TimeQuest Timing Analyzer report for uart_control
Sun Mar 25 00:06:14 2018
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'mypll|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Hold: 'mypll|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Minimum Pulse Width: 'in_Clock'
 15. Slow 1200mV 85C Model Minimum Pulse Width: 'mypll|altpll_component|auto_generated|pll1|clk[0]'
 16. Setup Times
 17. Hold Times
 18. Clock to Output Times
 19. Minimum Clock to Output Times
 20. Slow 1200mV 85C Model Metastability Summary
 21. Slow 1200mV 0C Model Fmax Summary
 22. Slow 1200mV 0C Model Setup Summary
 23. Slow 1200mV 0C Model Hold Summary
 24. Slow 1200mV 0C Model Recovery Summary
 25. Slow 1200mV 0C Model Removal Summary
 26. Slow 1200mV 0C Model Minimum Pulse Width Summary
 27. Slow 1200mV 0C Model Setup: 'mypll|altpll_component|auto_generated|pll1|clk[0]'
 28. Slow 1200mV 0C Model Hold: 'mypll|altpll_component|auto_generated|pll1|clk[0]'
 29. Slow 1200mV 0C Model Minimum Pulse Width: 'in_Clock'
 30. Slow 1200mV 0C Model Minimum Pulse Width: 'mypll|altpll_component|auto_generated|pll1|clk[0]'
 31. Setup Times
 32. Hold Times
 33. Clock to Output Times
 34. Minimum Clock to Output Times
 35. Slow 1200mV 0C Model Metastability Summary
 36. Fast 1200mV 0C Model Setup Summary
 37. Fast 1200mV 0C Model Hold Summary
 38. Fast 1200mV 0C Model Recovery Summary
 39. Fast 1200mV 0C Model Removal Summary
 40. Fast 1200mV 0C Model Minimum Pulse Width Summary
 41. Fast 1200mV 0C Model Setup: 'mypll|altpll_component|auto_generated|pll1|clk[0]'
 42. Fast 1200mV 0C Model Hold: 'mypll|altpll_component|auto_generated|pll1|clk[0]'
 43. Fast 1200mV 0C Model Minimum Pulse Width: 'in_Clock'
 44. Fast 1200mV 0C Model Minimum Pulse Width: 'mypll|altpll_component|auto_generated|pll1|clk[0]'
 45. Setup Times
 46. Hold Times
 47. Clock to Output Times
 48. Minimum Clock to Output Times
 49. Fast 1200mV 0C Model Metastability Summary
 50. Multicorner Timing Analysis Summary
 51. Setup Times
 52. Hold Times
 53. Clock to Output Times
 54. Minimum Clock to Output Times
 55. Board Trace Model Assignments
 56. Input Transition Times
 57. Signal Integrity Metrics (Slow 1200mv 0c Model)
 58. Signal Integrity Metrics (Slow 1200mv 85c Model)
 59. Signal Integrity Metrics (Fast 1200mv 0c Model)
 60. Setup Transfers
 61. Hold Transfers
 62. Report TCCS
 63. Report RSKM
 64. Unconstrained Paths
 65. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+--------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                        ;
+--------------------+-----------------------------------------------------+
; Quartus II Version ; Version 15.0.0 Build 145 04/22/2015 SJ Full Version ;
; Revision Name      ; uart_control                                        ;
; Device Family      ; Cyclone IV E                                        ;
; Device Name        ; EP4CE115F29C7                                       ;
; Timing Models      ; Final                                               ;
; Delay Model        ; Combined                                            ;
; Rise/Fall Delays   ; Enabled                                             ;
+--------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.25        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  25.0%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------------------+-------------------------------------------------------+
; Clock Name                                        ; Type      ; Period  ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                              ; Targets                                               ;
+---------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------------------+-------------------------------------------------------+
; in_Clock                                          ; Base      ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                     ; { in_Clock }                                          ;
; mypll|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 100.000 ; 10.0 MHz  ; 0.000 ; 50.000 ; 50.00      ; 5         ; 1           ;       ;        ;           ;            ; false    ; in_Clock ; mypll|altpll_component|auto_generated|pll1|inclk[0] ; { mypll|altpll_component|auto_generated|pll1|clk[0] } ;
+---------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------------------+-------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                      ;
+------------+-----------------+---------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                        ; Note ;
+------------+-----------------+---------------------------------------------------+------+
; 141.64 MHz ; 141.64 MHz      ; mypll|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+---------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                        ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; mypll|altpll_component|auto_generated|pll1|clk[0] ; 92.940 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                        ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.343 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                          ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; in_Clock                                          ; 9.894  ; 0.000         ;
; mypll|altpll_component|auto_generated|pll1|clk[0] ; 49.698 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'mypll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                      ;
+--------+-----------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                                                                                                       ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 92.940 ; mux_out[11]                 ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a26~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.263      ; 7.361      ;
; 92.985 ; mux_out[11]                 ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a24~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.257      ; 7.310      ;
; 93.107 ; mux_out[5]                  ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a24~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.257      ; 7.188      ;
; 93.121 ; mux_out[5]                  ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a26~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.263      ; 7.180      ;
; 93.343 ; mux_out[11]                 ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a43~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.274      ; 6.969      ;
; 93.363 ; mux_out[11]                 ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a27~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.269      ; 6.944      ;
; 93.367 ; mux_out[9]                  ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a26~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.263      ; 6.934      ;
; 93.368 ; mux_out[12]                 ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a43~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.274      ; 6.944      ;
; 93.379 ; mux_out[12]                 ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a24~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.257      ; 6.916      ;
; 93.380 ; mux_out[9]                  ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a27~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.269      ; 6.927      ;
; 93.382 ; mux_out[9]                  ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a24~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.257      ; 6.913      ;
; 93.383 ; mux_out[11]                 ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a6~porta_address_reg0  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.281      ; 6.936      ;
; 93.386 ; mux_out[12]                 ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a26~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.263      ; 6.915      ;
; 93.390 ; mux_out[12]                 ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a27~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.269      ; 6.917      ;
; 93.443 ; mux_out[5]                  ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a43~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.274      ; 6.869      ;
; 93.445 ; mux_out[5]                  ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a27~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.269      ; 6.862      ;
; 93.467 ; mux_out[5]                  ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a6~porta_address_reg0  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.281      ; 6.852      ;
; 93.613 ; mux_out[1]                  ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a24~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.257      ; 6.682      ;
; 93.650 ; Data_Writer:writer|Addr[12] ; Data_Writer:writer|Dout[6]                                                                                    ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 6.276      ;
; 93.650 ; Data_Writer:writer|Addr[12] ; Data_Writer:writer|Dout[4]                                                                                    ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 6.276      ;
; 93.650 ; Data_Writer:writer|Addr[12] ; Data_Writer:writer|Dout[3]                                                                                    ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 6.276      ;
; 93.650 ; Data_Writer:writer|Addr[12] ; Data_Writer:writer|Dout[2]                                                                                    ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 6.276      ;
; 93.650 ; Data_Writer:writer|Addr[12] ; Data_Writer:writer|Dout[0]                                                                                    ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 6.276      ;
; 93.679 ; Data_Writer:writer|Addr[12] ; Data_Writer:writer|Dout[1]                                                                                    ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.071     ; 6.248      ;
; 93.689 ; Data_Writer:writer|Addr[12] ; Data_Writer:writer|Dout[7]                                                                                    ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.070     ; 6.239      ;
; 93.689 ; Data_Writer:writer|Addr[12] ; Data_Writer:writer|Dout[5]                                                                                    ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.070     ; 6.239      ;
; 93.715 ; mux_out[12]                 ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a16~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.293      ; 6.616      ;
; 93.727 ; mux_out[12]                 ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a6~porta_address_reg0  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.281      ; 6.592      ;
; 93.728 ; mux_out[15]                 ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a35~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.257      ; 6.567      ;
; 93.728 ; mux_out[15]                 ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a35~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.257      ; 6.567      ;
; 93.729 ; mux_out[15]                 ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a35~porta_datain_reg0  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.263      ; 6.572      ;
; 93.732 ; mux_out[9]                  ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a54~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.286      ; 6.592      ;
; 93.735 ; mux_out[12]                 ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a54~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.286      ; 6.589      ;
; 93.738 ; mux_out[12]                 ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a7~porta_address_reg0  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.288      ; 6.588      ;
; 93.738 ; mux_out[9]                  ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a43~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.274      ; 6.574      ;
; 93.739 ; mux_out[11]                 ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a54~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.286      ; 6.585      ;
; 93.739 ; Data_Writer:writer|Addr[15] ; Data_Writer:writer|Dout[6]                                                                                    ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.059     ; 6.200      ;
; 93.739 ; Data_Writer:writer|Addr[15] ; Data_Writer:writer|Dout[4]                                                                                    ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.059     ; 6.200      ;
; 93.739 ; Data_Writer:writer|Addr[15] ; Data_Writer:writer|Dout[3]                                                                                    ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.059     ; 6.200      ;
; 93.739 ; Data_Writer:writer|Addr[15] ; Data_Writer:writer|Dout[2]                                                                                    ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.059     ; 6.200      ;
; 93.739 ; Data_Writer:writer|Addr[15] ; Data_Writer:writer|Dout[0]                                                                                    ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.059     ; 6.200      ;
; 93.741 ; mux_out[11]                 ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a7~porta_address_reg0  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.288      ; 6.585      ;
; 93.746 ; mux_out[9]                  ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a6~porta_address_reg0  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.281      ; 6.573      ;
; 93.768 ; Data_Writer:writer|Addr[15] ; Data_Writer:writer|Dout[1]                                                                                    ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.058     ; 6.172      ;
; 93.778 ; Data_Writer:writer|Addr[15] ; Data_Writer:writer|Dout[7]                                                                                    ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.057     ; 6.163      ;
; 93.778 ; Data_Writer:writer|Addr[15] ; Data_Writer:writer|Dout[5]                                                                                    ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.057     ; 6.163      ;
; 93.780 ; mux_out[11]                 ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a16~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.293      ; 6.551      ;
; 93.792 ; Data_Writer:writer|Addr[7]  ; Data_Writer:writer|Dout[6]                                                                                    ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.059     ; 6.147      ;
; 93.792 ; Data_Writer:writer|Addr[7]  ; Data_Writer:writer|Dout[4]                                                                                    ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.059     ; 6.147      ;
; 93.792 ; Data_Writer:writer|Addr[7]  ; Data_Writer:writer|Dout[3]                                                                                    ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.059     ; 6.147      ;
; 93.792 ; Data_Writer:writer|Addr[7]  ; Data_Writer:writer|Dout[2]                                                                                    ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.059     ; 6.147      ;
; 93.792 ; Data_Writer:writer|Addr[7]  ; Data_Writer:writer|Dout[0]                                                                                    ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.059     ; 6.147      ;
; 93.820 ; mux_out[3]                  ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a48~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.334      ; 6.552      ;
; 93.821 ; Data_Writer:writer|Addr[7]  ; Data_Writer:writer|Dout[1]                                                                                    ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.058     ; 6.119      ;
; 93.825 ; mux_out[5]                  ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a16~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.293      ; 6.506      ;
; 93.831 ; mux_out[3]                  ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a15~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.327      ; 6.534      ;
; 93.831 ; Data_Writer:writer|Addr[7]  ; Data_Writer:writer|Dout[7]                                                                                    ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.057     ; 6.110      ;
; 93.831 ; Data_Writer:writer|Addr[7]  ; Data_Writer:writer|Dout[5]                                                                                    ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.057     ; 6.110      ;
; 93.837 ; mux_out[5]                  ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a7~porta_address_reg0  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.288      ; 6.489      ;
; 93.843 ; mux_out[5]                  ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a54~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.286      ; 6.481      ;
; 93.865 ; mux_out[3]                  ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a59~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.331      ; 6.504      ;
; 93.866 ; mux_out[3]                  ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a8~porta_address_reg0  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.337      ; 6.509      ;
; 93.875 ; mux_out[14]                 ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a35~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.257      ; 6.420      ;
; 93.875 ; mux_out[14]                 ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a35~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.257      ; 6.420      ;
; 93.876 ; mux_out[14]                 ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a35~porta_datain_reg0  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.263      ; 6.425      ;
; 93.882 ; mux_out[8]                  ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a24~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.251      ; 6.407      ;
; 93.894 ; mux_out[8]                  ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a43~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.268      ; 6.412      ;
; 93.904 ; mux_out[14]                 ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a50~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.284      ; 6.418      ;
; 93.904 ; mux_out[14]                 ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a50~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.284      ; 6.418      ;
; 93.905 ; mux_out[14]                 ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a50~porta_datain_reg0  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.290      ; 6.423      ;
; 93.909 ; mux_out[8]                  ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a27~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.263      ; 6.392      ;
; 93.910 ; mux_out[5]                  ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a0~porta_address_reg0  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.297      ; 6.425      ;
; 93.920 ; mux_out[12]                 ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a35~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.270      ; 6.388      ;
; 93.923 ; mux_out[8]                  ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a26~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.257      ; 6.372      ;
; 93.928 ; mux_out[1]                  ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a26~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.263      ; 6.373      ;
; 93.931 ; mux_out[15]                 ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a50~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.284      ; 6.391      ;
; 93.931 ; mux_out[15]                 ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a50~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.284      ; 6.391      ;
; 93.932 ; mux_out[15]                 ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a22~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.259      ; 6.365      ;
; 93.932 ; mux_out[15]                 ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a22~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.259      ; 6.365      ;
; 93.932 ; mux_out[15]                 ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a50~porta_datain_reg0  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.290      ; 6.396      ;
; 93.934 ; mux_out[15]                 ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a22~porta_datain_reg0  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.265      ; 6.369      ;
; 93.949 ; mux_out[1]                  ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a43~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.274      ; 6.363      ;
; 93.965 ; mux_out[1]                  ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a27~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.269      ; 6.342      ;
; 93.969 ; mux_out[15]                 ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a23~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.246      ; 6.315      ;
; 93.969 ; mux_out[15]                 ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a23~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.246      ; 6.315      ;
; 93.969 ; mux_out[12]                 ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a23~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.259      ; 6.328      ;
; 93.971 ; mux_out[15]                 ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a23~porta_datain_reg0  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.252      ; 6.319      ;
; 93.977 ; mux_out[1]                  ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a6~porta_address_reg0  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.281      ; 6.342      ;
; 94.001 ; mux_out[3]                  ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a23~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.260      ; 6.297      ;
; 94.011 ; mux_out[15]                 ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a11~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.288      ; 6.315      ;
; 94.011 ; mux_out[15]                 ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a11~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.288      ; 6.315      ;
; 94.013 ; mux_out[15]                 ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a11~porta_datain_reg0  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.294      ; 6.319      ;
; 94.039 ; mux_out[15]                 ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a9~porta_we_reg        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.286      ; 6.285      ;
; 94.039 ; mux_out[15]                 ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a9~porta_address_reg0  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.286      ; 6.285      ;
; 94.041 ; mux_out[15]                 ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a9~porta_datain_reg0   ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.292      ; 6.289      ;
; 94.066 ; mux_out[12]                 ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a41~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.306      ; 6.278      ;
; 94.069 ; mux_out[13]                 ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a35~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.257      ; 6.226      ;
; 94.069 ; mux_out[13]                 ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a35~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.257      ; 6.226      ;
; 94.070 ; mux_out[13]                 ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a35~porta_datain_reg0  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.263      ; 6.231      ;
; 94.072 ; mux_out[14]                 ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a22~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.259      ; 6.225      ;
+--------+-----------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'mypll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                            ;
+-------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                         ; To Node                                                                                                       ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.343 ; mux_out[3]                                                                                        ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a29~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.434      ; 0.999      ;
; 0.345 ; mux_out[2]                                                                                        ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a29~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.434      ; 1.001      ;
; 0.351 ; mux_out[7]                                                                                        ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a29~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.434      ; 1.007      ;
; 0.355 ; mux_out[1]                                                                                        ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a29~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.434      ; 1.011      ;
; 0.379 ; mux_out[0]                                                                                        ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a29~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.434      ; 1.035      ;
; 0.393 ; mux_out[8]                                                                                        ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a30~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.434      ; 1.049      ;
; 0.400 ; mux_out[4]                                                                                        ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a29~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.434      ; 1.056      ;
; 0.400 ; mux_out[12]                                                                                       ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a29~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.434      ; 1.056      ;
; 0.402 ; uart_tx:transmitter|r_Tx_Active                                                                   ; uart_tx:transmitter|r_Tx_Active                                                                               ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; uart_tx:transmitter|o_Tx_Serial                                                                   ; uart_tx:transmitter|o_Tx_Serial                                                                               ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; uart_tx:transmitter|r_SM_Main.s_TX_STOP_BIT                                                       ; uart_tx:transmitter|r_SM_Main.s_TX_STOP_BIT                                                                   ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; uart_tx:transmitter|r_Bit_Index[2]                                                                ; uart_tx:transmitter|r_Bit_Index[2]                                                                            ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; uart_tx:transmitter|r_SM_Main.s_TX_DATA_BITS                                                      ; uart_tx:transmitter|r_SM_Main.s_TX_DATA_BITS                                                                  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; uart_tx:transmitter|r_Bit_Index[1]                                                                ; uart_tx:transmitter|r_Bit_Index[1]                                                                            ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; uart_tx:transmitter|r_SM_Main.s_TX_START_BIT                                                      ; uart_tx:transmitter|r_SM_Main.s_TX_START_BIT                                                                  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; uart_tx:transmitter|r_SM_Main.000                                                                 ; uart_tx:transmitter|r_SM_Main.000                                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.404 ; uart_rx:reciever|r_Rx_Byte[7]                                                                     ; uart_rx:reciever|r_Rx_Byte[7]                                                                                 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; uart_rx:reciever|r_Rx_Byte[6]                                                                     ; uart_rx:reciever|r_Rx_Byte[6]                                                                                 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; uart_rx:reciever|r_Rx_Byte[4]                                                                     ; uart_rx:reciever|r_Rx_Byte[4]                                                                                 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; uart_rx:reciever|r_Rx_Byte[3]                                                                     ; uart_rx:reciever|r_Rx_Byte[3]                                                                                 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; uart_rx:reciever|r_Rx_Byte[2]                                                                     ; uart_rx:reciever|r_Rx_Byte[2]                                                                                 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; uart_rx:reciever|r_Rx_Byte[1]                                                                     ; uart_rx:reciever|r_Rx_Byte[1]                                                                                 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; uart_rx:reciever|r_Rx_Byte[0]                                                                     ; uart_rx:reciever|r_Rx_Byte[0]                                                                                 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Data_retriever:retriever|STATE.DONE                                                               ; Data_retriever:retriever|STATE.DONE                                                                           ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Data_retriever:retriever|STATE.TRANSMITTING                                                       ; Data_retriever:retriever|STATE.TRANSMITTING                                                                   ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Data_retriever:retriever|wen                                                                      ; Data_retriever:retriever|wen                                                                                  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Data_retriever:retriever|STATE.00                                                                 ; Data_retriever:retriever|STATE.00                                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Data_retriever:retriever|flag                                                                     ; Data_retriever:retriever|flag                                                                                 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; STATE.TX_MODE                                                                                     ; STATE.TX_MODE                                                                                                 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; STATE.IDLE                                                                                        ; STATE.IDLE                                                                                                    ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; STATE.00                                                                                          ; STATE.00                                                                                                      ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; uart_rx:reciever|r_Rx_DV                                                                          ; uart_rx:reciever|r_Rx_DV                                                                                      ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; uart_rx:reciever|r_SM_Main.s_RX_STOP_BIT                                                          ; uart_rx:reciever|r_SM_Main.s_RX_STOP_BIT                                                                      ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; uart_rx:reciever|r_Bit_Index[1]                                                                   ; uart_rx:reciever|r_Bit_Index[1]                                                                               ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; uart_rx:reciever|r_Bit_Index[2]                                                                   ; uart_rx:reciever|r_Bit_Index[2]                                                                               ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; uart_rx:reciever|r_SM_Main.s_RX_DATA_BITS                                                         ; uart_rx:reciever|r_SM_Main.s_RX_DATA_BITS                                                                     ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; uart_rx:reciever|r_SM_Main.s_RX_START_BIT                                                         ; uart_rx:reciever|r_SM_Main.s_RX_START_BIT                                                                     ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; uart_rx:reciever|r_SM_Main.000                                                                    ; uart_rx:reciever|r_SM_Main.000                                                                                ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.405 ; Data_Writer:writer|STATE.STORING                                                                  ; Data_Writer:writer|STATE.STORING                                                                              ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Data_Writer:writer|flag                                                                           ; Data_Writer:writer|flag                                                                                       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.411 ; mux_out[9]                                                                                        ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a29~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.434      ; 1.067      ;
; 0.414 ; Data_Writer:writer|Dout[1]                                                                        ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a25~porta_datain_reg0  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 1.084      ;
; 0.423 ; mux_out[3]                                                                                        ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a30~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.440      ; 1.085      ;
; 0.424 ; STATE.00                                                                                          ; STATE.IDLE                                                                                                    ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.689      ;
; 0.430 ; uart_rx:reciever|r_Rx_Byte[4]                                                                     ; Data_Writer:writer|Dout[4]                                                                                    ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.695      ;
; 0.431 ; uart_rx:reciever|r_Rx_Byte[6]                                                                     ; Data_Writer:writer|Dout[6]                                                                                    ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; uart_rx:reciever|r_Rx_Byte[2]                                                                     ; Data_Writer:writer|Dout[2]                                                                                    ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; uart_rx:reciever|r_Rx_Byte[0]                                                                     ; Data_Writer:writer|Dout[0]                                                                                    ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.696      ;
; 0.432 ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|address_reg_a[2]     ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[2]             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.699      ;
; 0.432 ; uart_rx:reciever|r_Rx_Byte[3]                                                                     ; Data_Writer:writer|Dout[3]                                                                                    ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.697      ;
; 0.438 ; Data_retriever:retriever|flag                                                                     ; Data_retriever:retriever|fin                                                                                  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.703      ;
; 0.447 ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[2] ; uart_tx:transmitter|r_Tx_Data[6]                                                                              ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.714      ;
; 0.449 ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[2] ; uart_tx:transmitter|r_Tx_Data[7]                                                                              ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.716      ;
; 0.465 ; uart_tx:transmitter|r_Clock_Count[7]                                                              ; uart_tx:transmitter|r_Clock_Count[7]                                                                          ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.732      ;
; 0.465 ; uart_rx:reciever|r_Clock_Count[7]                                                                 ; uart_rx:reciever|r_Clock_Count[7]                                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.730      ;
; 0.473 ; uart_tx:transmitter|r_SM_Main.s_TX_DATA_BITS                                                      ; uart_tx:transmitter|r_Bit_Index[2]                                                                            ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.740      ;
; 0.474 ; Data_Writer:writer|Addr[10]                                                                       ; mux_out[10]                                                                                                   ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.739      ;
; 0.498 ; Data_retriever:retriever|STATE.DONE                                                               ; Data_retriever:retriever|flag                                                                                 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.763      ;
; 0.500 ; Data_retriever:retriever|STATE.DONE                                                               ; Data_retriever:retriever|wen                                                                                  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.765      ;
; 0.510 ; STATE.IDLE                                                                                        ; mux_out[12]                                                                                                   ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.775      ;
; 0.515 ; Data_Writer:writer|STATE.00                                                                       ; Data_Writer:writer|Wen                                                                                        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.779      ;
; 0.520 ; STATE.IDLE                                                                                        ; STATE.TX_MODE                                                                                                 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.785      ;
; 0.524 ; Data_Writer:writer|STATE.00                                                                       ; Data_Writer:writer|fin                                                                                        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.788      ;
; 0.526 ; STATE.IDLE                                                                                        ; STATE.00                                                                                                      ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.791      ;
; 0.536 ; Data_Writer:writer|Dout[4]                                                                        ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a28~porta_datain_reg0  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.456      ; 1.214      ;
; 0.576 ; Data_Writer:writer|STATE.STORING                                                                  ; Data_Writer:writer|STATE.00                                                                                   ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.840      ;
; 0.582 ; Data_Writer:writer|STATE.STORING                                                                  ; Data_Writer:writer|fin                                                                                        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.846      ;
; 0.592 ; uart_rx:reciever|r_Rx_Byte[1]                                                                     ; Data_Writer:writer|Dout[1]                                                                                    ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.856      ;
; 0.602 ; uart_rx:reciever|r_Rx_Byte[7]                                                                     ; Data_Writer:writer|Dout[7]                                                                                    ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.867      ;
; 0.606 ; Data_retriever:retriever|STATE.TRANSMITTING                                                       ; Data_retriever:retriever|addr[1]                                                                              ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.871      ;
; 0.633 ; Data_Writer:writer|Dout[7]                                                                        ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a55~porta_datain_reg0  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.466      ; 1.321      ;
; 0.640 ; uart_tx:transmitter|r_Clock_Count[1]                                                              ; uart_tx:transmitter|r_Clock_Count[1]                                                                          ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.907      ;
; 0.641 ; uart_tx:transmitter|r_Clock_Count[3]                                                              ; uart_tx:transmitter|r_Clock_Count[3]                                                                          ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.908      ;
; 0.643 ; uart_tx:transmitter|r_SM_Main.s_TX_DATA_BITS                                                      ; uart_tx:transmitter|r_Bit_Index[0]                                                                            ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.909      ;
; 0.646 ; uart_tx:transmitter|r_Clock_Count[2]                                                              ; uart_tx:transmitter|r_Clock_Count[2]                                                                          ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.913      ;
; 0.648 ; mux_out[1]                                                                                        ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a30~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.440      ; 1.310      ;
; 0.651 ; uart_tx:transmitter|r_Clock_Count[4]                                                              ; uart_tx:transmitter|r_Clock_Count[4]                                                                          ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.918      ;
; 0.652 ; uart_rx:reciever|r_Clock_Count[1]                                                                 ; uart_rx:reciever|r_Clock_Count[1]                                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.917      ;
; 0.654 ; Data_retriever:retriever|addr[8]                                                                  ; mux_out[8]                                                                                                    ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.919      ;
; 0.654 ; uart_rx:reciever|r_Clock_Count[3]                                                                 ; uart_rx:reciever|r_Clock_Count[3]                                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.919      ;
; 0.656 ; uart_tx:transmitter|r_Clock_Count[6]                                                              ; uart_tx:transmitter|r_Clock_Count[6]                                                                          ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.923      ;
; 0.658 ; uart_rx:reciever|r_Clock_Count[2]                                                                 ; uart_rx:reciever|r_Clock_Count[2]                                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.923      ;
; 0.661 ; uart_tx:transmitter|r_Clock_Count[5]                                                              ; uart_tx:transmitter|r_Clock_Count[5]                                                                          ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.928      ;
; 0.661 ; uart_tx:transmitter|r_Clock_Count[0]                                                              ; uart_tx:transmitter|r_Clock_Count[0]                                                                          ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.928      ;
; 0.662 ; uart_rx:reciever|r_Clock_Count[6]                                                                 ; uart_rx:reciever|r_Clock_Count[6]                                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.927      ;
; 0.665 ; uart_rx:reciever|r_Clock_Count[0]                                                                 ; uart_rx:reciever|r_Clock_Count[0]                                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.930      ;
; 0.665 ; uart_rx:reciever|r_Clock_Count[4]                                                                 ; uart_rx:reciever|r_Clock_Count[4]                                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.930      ;
; 0.670 ; Data_Writer:writer|Dout[7]                                                                        ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a63~porta_datain_reg0  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.471      ; 1.363      ;
; 0.670 ; Data_Writer:writer|STATE.STORING                                                                  ; Data_Writer:writer|flag                                                                                       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.934      ;
; 0.671 ; uart_rx:reciever|r_Clock_Count[5]                                                                 ; uart_rx:reciever|r_Clock_Count[5]                                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.936      ;
; 0.672 ; uart_rx:reciever|r_SM_Main.s_RX_START_BIT                                                         ; uart_rx:reciever|r_Rx_DV                                                                                      ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.937      ;
; 0.674 ; mux_out[2]                                                                                        ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a30~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.440      ; 1.336      ;
; 0.678 ; mux_out[8]                                                                                        ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a29~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.428      ; 1.328      ;
; 0.679 ; mux_out[4]                                                                                        ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a30~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.440      ; 1.341      ;
; 0.685 ; mux_out[10]                                                                                       ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a29~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 1.355      ;
; 0.685 ; uart_rx:reciever|r_Clock_Count[7]                                                                 ; uart_rx:reciever|r_SM_Main.s_CLEANUP                                                                          ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.950      ;
; 0.692 ; mux_out[7]                                                                                        ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a30~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.440      ; 1.354      ;
; 0.692 ; Data_retriever:retriever|STATE.00                                                                 ; Data_retriever:retriever|wen                                                                                  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.957      ;
; 0.693 ; Data_retriever:retriever|STATE.TRANSMITTING                                                       ; Data_retriever:retriever|addr[11]                                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.958      ;
; 0.709 ; mux_out[0]                                                                                        ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a30~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.440      ; 1.371      ;
+-------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'in_Clock'                                                                                           ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------+
; 9.894  ; 9.894        ; 0.000          ; Low Pulse Width  ; in_Clock ; Rise       ; in_Clock~input|o                                            ;
; 9.896  ; 9.896        ; 0.000          ; Low Pulse Width  ; in_Clock ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.896  ; 9.896        ; 0.000          ; Low Pulse Width  ; in_Clock ; Rise       ; mypll|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.917  ; 9.917        ; 0.000          ; Low Pulse Width  ; in_Clock ; Rise       ; mypll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; in_Clock ; Rise       ; in_Clock~input|i                                            ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; in_Clock ; Rise       ; in_Clock~input|i                                            ;
; 10.082 ; 10.082       ; 0.000          ; High Pulse Width ; in_Clock ; Rise       ; mypll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.102 ; 10.102       ; 0.000          ; High Pulse Width ; in_Clock ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.102 ; 10.102       ; 0.000          ; High Pulse Width ; in_Clock ; Rise       ; mypll|altpll_component|auto_generated|pll1|observablevcoout ;
; 10.106 ; 10.106       ; 0.000          ; High Pulse Width ; in_Clock ; Rise       ; in_Clock~input|o                                            ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; in_Clock ; Rise       ; in_Clock                                                    ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'mypll|altpll_component|auto_generated|pll1|clk[0]'                                                                            ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                       ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+----------------------------------------------+
; 49.698 ; 49.918       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|Addr[0]                   ;
; 49.698 ; 49.918       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|Addr[2]                   ;
; 49.698 ; 49.918       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|Addr[3]                   ;
; 49.698 ; 49.918       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|Addr[5]                   ;
; 49.698 ; 49.918       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|Addr[6]                   ;
; 49.700 ; 49.920       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|Addr[10]                  ;
; 49.700 ; 49.920       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|Addr[11]                  ;
; 49.700 ; 49.920       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|Addr[1]                   ;
; 49.700 ; 49.920       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|Addr[4]                   ;
; 49.700 ; 49.920       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|Addr[8]                   ;
; 49.700 ; 49.920       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|Addr[9]                   ;
; 49.700 ; 49.920       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mux_out[10]                                  ;
; 49.701 ; 49.921       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|Addr[15]                  ;
; 49.701 ; 49.921       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|Addr[7]                   ;
; 49.701 ; 49.921       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|Dout[5]                   ;
; 49.701 ; 49.921       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|Dout[7]                   ;
; 49.701 ; 49.921       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|STATE.00                  ;
; 49.701 ; 49.921       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|STATE.STORING             ;
; 49.701 ; 49.921       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|Wen                       ;
; 49.701 ; 49.921       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|fin                       ;
; 49.701 ; 49.921       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|flag                      ;
; 49.701 ; 49.921       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_retriever:retriever|STATE.00            ;
; 49.701 ; 49.921       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_retriever:retriever|STATE.DONE          ;
; 49.701 ; 49.921       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_retriever:retriever|STATE.TRANSMITTING  ;
; 49.701 ; 49.921       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_retriever:retriever|addr[0]             ;
; 49.701 ; 49.921       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_retriever:retriever|addr[10]            ;
; 49.701 ; 49.921       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_retriever:retriever|addr[11]            ;
; 49.701 ; 49.921       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_retriever:retriever|addr[12]            ;
; 49.701 ; 49.921       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_retriever:retriever|addr[13]            ;
; 49.701 ; 49.921       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_retriever:retriever|addr[14]            ;
; 49.701 ; 49.921       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_retriever:retriever|addr[15]            ;
; 49.701 ; 49.921       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_retriever:retriever|addr[1]             ;
; 49.701 ; 49.921       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_retriever:retriever|addr[2]             ;
; 49.701 ; 49.921       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_retriever:retriever|addr[3]             ;
; 49.701 ; 49.921       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_retriever:retriever|addr[4]             ;
; 49.701 ; 49.921       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_retriever:retriever|addr[5]             ;
; 49.701 ; 49.921       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_retriever:retriever|addr[6]             ;
; 49.701 ; 49.921       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_retriever:retriever|addr[7]             ;
; 49.701 ; 49.921       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_retriever:retriever|addr[8]             ;
; 49.701 ; 49.921       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_retriever:retriever|addr[9]             ;
; 49.701 ; 49.921       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_retriever:retriever|fin                 ;
; 49.701 ; 49.921       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_retriever:retriever|flag                ;
; 49.701 ; 49.921       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_retriever:retriever|wen                 ;
; 49.701 ; 49.921       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mux_out[13]                                  ;
; 49.701 ; 49.921       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mux_out[14]                                  ;
; 49.701 ; 49.921       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mux_out[15]                                  ;
; 49.701 ; 49.921       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mux_out[8]                                   ;
; 49.701 ; 49.921       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:reciever|r_Bit_Index[0]              ;
; 49.701 ; 49.921       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:reciever|r_Rx_Byte[1]                ;
; 49.701 ; 49.921       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:reciever|r_Rx_Byte[7]                ;
; 49.701 ; 49.921       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:reciever|r_Rx_DV                     ;
; 49.701 ; 49.921       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:reciever|r_Rx_Data                   ;
; 49.701 ; 49.921       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:reciever|r_SM_Main.000               ;
; 49.701 ; 49.921       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:reciever|r_SM_Main.s_RX_DATA_BITS    ;
; 49.701 ; 49.921       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:reciever|r_SM_Main.s_RX_START_BIT    ;
; 49.701 ; 49.921       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:reciever|r_SM_Main.s_RX_STOP_BIT     ;
; 49.701 ; 49.921       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:transmitter|o_Tx_Serial              ;
; 49.701 ; 49.921       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:transmitter|r_Bit_Index[1]           ;
; 49.701 ; 49.921       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:transmitter|r_Bit_Index[2]           ;
; 49.701 ; 49.921       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:transmitter|r_SM_Main.s_CLEANUP      ;
; 49.701 ; 49.921       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:transmitter|r_SM_Main.s_TX_DATA_BITS ;
; 49.701 ; 49.921       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:transmitter|r_SM_Main.s_TX_STOP_BIT  ;
; 49.701 ; 49.921       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:transmitter|r_Tx_Data[1]             ;
; 49.701 ; 49.921       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:transmitter|r_Tx_Data[2]             ;
; 49.701 ; 49.921       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:transmitter|r_Tx_Data[5]             ;
; 49.701 ; 49.921       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:transmitter|r_Tx_Done                ;
; 49.702 ; 49.922       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|Addr[12]                  ;
; 49.702 ; 49.922       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|Addr[13]                  ;
; 49.702 ; 49.922       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|Addr[14]                  ;
; 49.702 ; 49.922       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|Dout[0]                   ;
; 49.702 ; 49.922       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|Dout[1]                   ;
; 49.702 ; 49.922       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|Dout[2]                   ;
; 49.702 ; 49.922       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|Dout[3]                   ;
; 49.702 ; 49.922       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|Dout[4]                   ;
; 49.702 ; 49.922       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|Dout[6]                   ;
; 49.702 ; 49.922       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; STATE.00                                     ;
; 49.702 ; 49.922       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; STATE.IDLE                                   ;
; 49.702 ; 49.922       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; STATE.TX_MODE                                ;
; 49.702 ; 49.922       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mux_out[0]                                   ;
; 49.702 ; 49.922       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mux_out[11]                                  ;
; 49.702 ; 49.922       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mux_out[12]                                  ;
; 49.702 ; 49.922       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mux_out[1]                                   ;
; 49.702 ; 49.922       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mux_out[2]                                   ;
; 49.702 ; 49.922       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mux_out[3]                                   ;
; 49.702 ; 49.922       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mux_out[4]                                   ;
; 49.702 ; 49.922       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mux_out[5]                                   ;
; 49.702 ; 49.922       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mux_out[6]                                   ;
; 49.702 ; 49.922       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mux_out[7]                                   ;
; 49.702 ; 49.922       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mux_out[9]                                   ;
; 49.702 ; 49.922       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:reciever|r_Bit_Index[1]              ;
; 49.702 ; 49.922       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:reciever|r_Bit_Index[2]              ;
; 49.702 ; 49.922       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:reciever|r_Clock_Count[0]            ;
; 49.702 ; 49.922       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:reciever|r_Clock_Count[1]            ;
; 49.702 ; 49.922       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:reciever|r_Clock_Count[2]            ;
; 49.702 ; 49.922       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:reciever|r_Clock_Count[3]            ;
; 49.702 ; 49.922       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:reciever|r_Clock_Count[4]            ;
; 49.702 ; 49.922       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:reciever|r_Clock_Count[5]            ;
; 49.702 ; 49.922       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:reciever|r_Clock_Count[6]            ;
; 49.702 ; 49.922       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:reciever|r_Clock_Count[7]            ;
; 49.702 ; 49.922       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:reciever|r_Rx_Byte[0]                ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+----------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                  ;
+----------------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+----------------+------------+-------+-------+------------+---------------------------------------------------+
; dram_addr[*]   ; in_Clock   ; 6.457 ; 6.975 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[0]  ; in_Clock   ; 6.034 ; 6.574 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[1]  ; in_Clock   ; 6.457 ; 6.975 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[2]  ; in_Clock   ; 5.768 ; 6.223 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[3]  ; in_Clock   ; 6.077 ; 6.531 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[4]  ; in_Clock   ; 6.080 ; 6.608 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[5]  ; in_Clock   ; 6.363 ; 6.927 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[6]  ; in_Clock   ; 6.125 ; 6.617 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[7]  ; in_Clock   ; 5.811 ; 6.280 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[8]  ; in_Clock   ; 6.038 ; 6.517 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[9]  ; in_Clock   ; 6.065 ; 6.597 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[10] ; in_Clock   ; 6.410 ; 6.965 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[11] ; in_Clock   ; 6.013 ; 6.500 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[12] ; in_Clock   ; 6.262 ; 6.770 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[13] ; in_Clock   ; 6.133 ; 6.629 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[14] ; in_Clock   ; 6.023 ; 6.516 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[15] ; in_Clock   ; 6.294 ; 6.817 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
; retrieve_image ; in_Clock   ; 6.751 ; 7.151 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
; rx_serial      ; in_Clock   ; 4.788 ; 5.112 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
+----------------+------------+-------+-------+------------+---------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                     ;
+----------------+------------+--------+--------+------------+---------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+----------------+------------+--------+--------+------------+---------------------------------------------------+
; dram_addr[*]   ; in_Clock   ; -4.902 ; -5.330 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[0]  ; in_Clock   ; -5.100 ; -5.599 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[1]  ; in_Clock   ; -5.506 ; -5.984 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[2]  ; in_Clock   ; -4.902 ; -5.330 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[3]  ; in_Clock   ; -5.199 ; -5.627 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[4]  ; in_Clock   ; -5.144 ; -5.631 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[5]  ; in_Clock   ; -5.416 ; -5.937 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[6]  ; in_Clock   ; -5.246 ; -5.709 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[7]  ; in_Clock   ; -4.944 ; -5.386 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[8]  ; in_Clock   ; -5.160 ; -5.611 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[9]  ; in_Clock   ; -5.129 ; -5.620 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[10] ; in_Clock   ; -5.460 ; -5.969 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[11] ; in_Clock   ; -5.136 ; -5.594 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[12] ; in_Clock   ; -5.354 ; -5.825 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[13] ; in_Clock   ; -5.251 ; -5.718 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[14] ; in_Clock   ; -5.144 ; -5.608 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[15] ; in_Clock   ; -5.385 ; -5.867 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
; retrieve_image ; in_Clock   ; -4.624 ; -5.032 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
; rx_serial      ; in_Clock   ; -3.938 ; -4.267 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
+----------------+------------+--------+--------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                         ;
+---------------+------------+--------+--------+------------+---------------------------------------------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+---------------+------------+--------+--------+------------+---------------------------------------------------+
; dram_data[*]  ; in_Clock   ; 12.238 ; 12.157 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_data[0] ; in_Clock   ; 12.238 ; 12.157 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_data[1] ; in_Clock   ; 9.721  ; 9.766  ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_data[2] ; in_Clock   ; 10.455 ; 10.484 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_data[3] ; in_Clock   ; 12.161 ; 12.004 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_data[4] ; in_Clock   ; 11.317 ; 11.123 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_data[5] ; in_Clock   ; 10.516 ; 10.493 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_data[6] ; in_Clock   ; 11.692 ; 11.572 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_data[7] ; in_Clock   ; 10.340 ; 10.388 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
; retrieve_done ; in_Clock   ; 5.865  ; 5.794  ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
; tx_active     ; in_Clock   ; 6.606  ; 6.525  ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
; tx_serial     ; in_Clock   ; 6.583  ; 6.690  ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
; write_done    ; in_Clock   ; 5.750  ; 5.819  ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
+---------------+------------+--------+--------+------------+---------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                               ;
+---------------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+---------------+------------+-------+-------+------------+---------------------------------------------------+
; dram_data[*]  ; in_Clock   ; 5.504 ; 5.487 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_data[0] ; in_Clock   ; 8.263 ; 8.186 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_data[1] ; in_Clock   ; 6.860 ; 6.887 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_data[2] ; in_Clock   ; 7.063 ; 7.058 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_data[3] ; in_Clock   ; 8.308 ; 8.111 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_data[4] ; in_Clock   ; 7.770 ; 7.563 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_data[5] ; in_Clock   ; 6.846 ; 6.819 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_data[6] ; in_Clock   ; 6.605 ; 6.485 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_data[7] ; in_Clock   ; 5.504 ; 5.487 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
; retrieve_done ; in_Clock   ; 5.195 ; 5.125 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
; tx_active     ; in_Clock   ; 5.903 ; 5.824 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
; tx_serial     ; in_Clock   ; 5.881 ; 5.983 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
; write_done    ; in_Clock   ; 5.082 ; 5.147 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
+---------------+------------+-------+-------+------------+---------------------------------------------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                       ;
+------------+-----------------+---------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                        ; Note ;
+------------+-----------------+---------------------------------------------------+------+
; 151.26 MHz ; 151.26 MHz      ; mypll|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+---------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                         ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; mypll|altpll_component|auto_generated|pll1|clk[0] ; 93.389 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                         ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.344 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                           ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; in_Clock                                          ; 9.890  ; 0.000         ;
; mypll|altpll_component|auto_generated|pll1|clk[0] ; 49.702 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'mypll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                       ;
+--------+-----------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                                                                                                       ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 93.389 ; mux_out[11]                 ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a26~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.230      ; 6.871      ;
; 93.434 ; mux_out[11]                 ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a24~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.223      ; 6.819      ;
; 93.514 ; mux_out[5]                  ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a24~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.223      ; 6.739      ;
; 93.525 ; mux_out[5]                  ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a26~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.230      ; 6.735      ;
; 93.764 ; mux_out[11]                 ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a43~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.242      ; 6.508      ;
; 93.782 ; mux_out[11]                 ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a27~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.236      ; 6.484      ;
; 93.803 ; mux_out[11]                 ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a6~porta_address_reg0  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.248      ; 6.475      ;
; 93.836 ; mux_out[5]                  ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a27~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.236      ; 6.430      ;
; 93.836 ; mux_out[5]                  ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a43~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.242      ; 6.436      ;
; 93.857 ; mux_out[5]                  ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a6~porta_address_reg0  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.248      ; 6.421      ;
; 93.889 ; mux_out[9]                  ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a26~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.230      ; 6.371      ;
; 93.897 ; mux_out[12]                 ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a43~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.242      ; 6.375      ;
; 93.900 ; mux_out[9]                  ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a27~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.236      ; 6.366      ;
; 93.901 ; mux_out[9]                  ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a24~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.223      ; 6.352      ;
; 93.906 ; mux_out[12]                 ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a24~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.223      ; 6.347      ;
; 93.914 ; mux_out[12]                 ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a26~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.230      ; 6.346      ;
; 93.918 ; mux_out[12]                 ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a27~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.236      ; 6.348      ;
; 94.114 ; mux_out[15]                 ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a35~porta_datain_reg0  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.229      ; 6.145      ;
; 94.114 ; mux_out[15]                 ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a35~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.224      ; 6.140      ;
; 94.114 ; mux_out[15]                 ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a35~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.224      ; 6.140      ;
; 94.126 ; mux_out[1]                  ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a24~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.223      ; 6.127      ;
; 94.127 ; mux_out[11]                 ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a54~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.253      ; 6.156      ;
; 94.132 ; mux_out[11]                 ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a7~porta_address_reg0  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.257      ; 6.155      ;
; 94.153 ; Data_Writer:writer|Addr[12] ; Data_Writer:writer|Dout[6]                                                                                    ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.064     ; 5.782      ;
; 94.153 ; Data_Writer:writer|Addr[12] ; Data_Writer:writer|Dout[4]                                                                                    ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.064     ; 5.782      ;
; 94.153 ; Data_Writer:writer|Addr[12] ; Data_Writer:writer|Dout[3]                                                                                    ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.064     ; 5.782      ;
; 94.153 ; Data_Writer:writer|Addr[12] ; Data_Writer:writer|Dout[2]                                                                                    ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.064     ; 5.782      ;
; 94.153 ; Data_Writer:writer|Addr[12] ; Data_Writer:writer|Dout[0]                                                                                    ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.064     ; 5.782      ;
; 94.169 ; mux_out[11]                 ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a16~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.261      ; 6.122      ;
; 94.176 ; Data_Writer:writer|Addr[12] ; Data_Writer:writer|Dout[1]                                                                                    ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.064     ; 5.759      ;
; 94.184 ; Data_Writer:writer|Addr[12] ; Data_Writer:writer|Dout[7]                                                                                    ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.063     ; 5.752      ;
; 94.184 ; Data_Writer:writer|Addr[12] ; Data_Writer:writer|Dout[5]                                                                                    ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.063     ; 5.752      ;
; 94.190 ; mux_out[5]                  ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a16~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.261      ; 6.101      ;
; 94.202 ; mux_out[5]                  ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a7~porta_address_reg0  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.257      ; 6.085      ;
; 94.204 ; mux_out[5]                  ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a54~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.253      ; 6.079      ;
; 94.225 ; mux_out[12]                 ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a16~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.261      ; 6.066      ;
; 94.237 ; mux_out[9]                  ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a54~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.253      ; 6.046      ;
; 94.240 ; mux_out[12]                 ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a6~porta_address_reg0  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.248      ; 6.038      ;
; 94.242 ; mux_out[12]                 ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a54~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.253      ; 6.041      ;
; 94.243 ; mux_out[9]                  ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a43~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.242      ; 6.029      ;
; 94.244 ; Data_Writer:writer|Addr[15] ; Data_Writer:writer|Dout[6]                                                                                    ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.049     ; 5.706      ;
; 94.244 ; Data_Writer:writer|Addr[15] ; Data_Writer:writer|Dout[4]                                                                                    ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.049     ; 5.706      ;
; 94.244 ; Data_Writer:writer|Addr[15] ; Data_Writer:writer|Dout[3]                                                                                    ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.049     ; 5.706      ;
; 94.244 ; Data_Writer:writer|Addr[15] ; Data_Writer:writer|Dout[2]                                                                                    ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.049     ; 5.706      ;
; 94.244 ; Data_Writer:writer|Addr[15] ; Data_Writer:writer|Dout[0]                                                                                    ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.049     ; 5.706      ;
; 94.247 ; mux_out[12]                 ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a7~porta_address_reg0  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.257      ; 6.040      ;
; 94.250 ; mux_out[9]                  ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a6~porta_address_reg0  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.248      ; 6.028      ;
; 94.265 ; mux_out[5]                  ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a0~porta_address_reg0  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.264      ; 6.029      ;
; 94.267 ; Data_Writer:writer|Addr[15] ; Data_Writer:writer|Dout[1]                                                                                    ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.049     ; 5.683      ;
; 94.275 ; Data_Writer:writer|Addr[15] ; Data_Writer:writer|Dout[7]                                                                                    ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.048     ; 5.676      ;
; 94.275 ; Data_Writer:writer|Addr[15] ; Data_Writer:writer|Dout[5]                                                                                    ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.048     ; 5.676      ;
; 94.276 ; Data_Writer:writer|Addr[7]  ; Data_Writer:writer|Dout[6]                                                                                    ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.049     ; 5.674      ;
; 94.276 ; Data_Writer:writer|Addr[7]  ; Data_Writer:writer|Dout[4]                                                                                    ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.049     ; 5.674      ;
; 94.276 ; Data_Writer:writer|Addr[7]  ; Data_Writer:writer|Dout[3]                                                                                    ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.049     ; 5.674      ;
; 94.276 ; Data_Writer:writer|Addr[7]  ; Data_Writer:writer|Dout[2]                                                                                    ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.049     ; 5.674      ;
; 94.276 ; Data_Writer:writer|Addr[7]  ; Data_Writer:writer|Dout[0]                                                                                    ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.049     ; 5.674      ;
; 94.290 ; mux_out[8]                  ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a24~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.218      ; 5.958      ;
; 94.299 ; Data_Writer:writer|Addr[7]  ; Data_Writer:writer|Dout[1]                                                                                    ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.049     ; 5.651      ;
; 94.304 ; mux_out[8]                  ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a43~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.237      ; 5.963      ;
; 94.306 ; mux_out[14]                 ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a50~porta_datain_reg0  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.258      ; 5.982      ;
; 94.306 ; mux_out[14]                 ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a50~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.253      ; 5.977      ;
; 94.306 ; mux_out[14]                 ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a50~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.253      ; 5.977      ;
; 94.307 ; Data_Writer:writer|Addr[7]  ; Data_Writer:writer|Dout[7]                                                                                    ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.048     ; 5.644      ;
; 94.307 ; Data_Writer:writer|Addr[7]  ; Data_Writer:writer|Dout[5]                                                                                    ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.048     ; 5.644      ;
; 94.317 ; mux_out[8]                  ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a27~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.231      ; 5.944      ;
; 94.325 ; mux_out[15]                 ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a50~porta_datain_reg0  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.258      ; 5.963      ;
; 94.325 ; mux_out[15]                 ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a50~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.253      ; 5.958      ;
; 94.325 ; mux_out[15]                 ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a50~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.253      ; 5.958      ;
; 94.330 ; mux_out[8]                  ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a26~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.225      ; 5.925      ;
; 94.340 ; mux_out[14]                 ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a35~porta_datain_reg0  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.229      ; 5.919      ;
; 94.340 ; mux_out[14]                 ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a35~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.224      ; 5.914      ;
; 94.340 ; mux_out[14]                 ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a35~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.224      ; 5.914      ;
; 94.349 ; mux_out[12]                 ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a35~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.236      ; 5.917      ;
; 94.390 ; mux_out[12]                 ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a23~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.225      ; 5.865      ;
; 94.391 ; mux_out[3]                  ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a48~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.298      ; 5.937      ;
; 94.402 ; mux_out[3]                  ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a15~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.292      ; 5.920      ;
; 94.431 ; mux_out[3]                  ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a59~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.295      ; 5.894      ;
; 94.433 ; mux_out[3]                  ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a8~porta_address_reg0  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.301      ; 5.898      ;
; 94.438 ; mux_out[15]                 ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a39~porta_datain_reg0  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.237      ; 5.829      ;
; 94.438 ; mux_out[15]                 ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a39~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.232      ; 5.824      ;
; 94.438 ; mux_out[15]                 ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a39~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.232      ; 5.824      ;
; 94.442 ; mux_out[15]                 ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a22~porta_datain_reg0  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.233      ; 5.821      ;
; 94.442 ; mux_out[15]                 ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a22~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.228      ; 5.816      ;
; 94.442 ; mux_out[15]                 ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a22~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.228      ; 5.816      ;
; 94.443 ; mux_out[1]                  ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a26~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.230      ; 5.817      ;
; 94.451 ; mux_out[15]                 ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a38~porta_datain_reg0  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.240      ; 5.819      ;
; 94.451 ; mux_out[15]                 ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a38~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.235      ; 5.814      ;
; 94.451 ; mux_out[15]                 ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a38~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.235      ; 5.814      ;
; 94.454 ; mux_out[15]                 ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a34~porta_datain_reg0  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.244      ; 5.820      ;
; 94.454 ; mux_out[15]                 ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a34~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.239      ; 5.815      ;
; 94.454 ; mux_out[15]                 ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a34~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.239      ; 5.815      ;
; 94.464 ; mux_out[1]                  ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a43~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.242      ; 5.808      ;
; 94.469 ; mux_out[15]                 ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a23~porta_datain_reg0  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.218      ; 5.779      ;
; 94.469 ; mux_out[15]                 ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a23~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.213      ; 5.774      ;
; 94.469 ; mux_out[15]                 ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a23~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.213      ; 5.774      ;
; 94.475 ; mux_out[1]                  ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a6~porta_address_reg0  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.248      ; 5.803      ;
; 94.475 ; mux_out[1]                  ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a27~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.236      ; 5.791      ;
; 94.484 ; mux_out[14]                 ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a22~porta_datain_reg0  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.233      ; 5.779      ;
; 94.484 ; mux_out[14]                 ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a22~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.228      ; 5.774      ;
; 94.484 ; mux_out[14]                 ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a22~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.228      ; 5.774      ;
+--------+-----------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'mypll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                             ;
+-------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                         ; To Node                                                                                                       ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.344 ; mux_out[3]                                                                                        ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a29~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.387      ; 0.932      ;
; 0.348 ; mux_out[2]                                                                                        ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a29~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.386      ; 0.935      ;
; 0.351 ; mux_out[7]                                                                                        ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a29~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.387      ; 0.939      ;
; 0.353 ; uart_tx:transmitter|r_Tx_Active                                                                   ; uart_tx:transmitter|r_Tx_Active                                                                               ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; uart_tx:transmitter|o_Tx_Serial                                                                   ; uart_tx:transmitter|o_Tx_Serial                                                                               ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; uart_tx:transmitter|r_SM_Main.s_TX_STOP_BIT                                                       ; uart_tx:transmitter|r_SM_Main.s_TX_STOP_BIT                                                                   ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; uart_tx:transmitter|r_Bit_Index[2]                                                                ; uart_tx:transmitter|r_Bit_Index[2]                                                                            ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; uart_tx:transmitter|r_SM_Main.s_TX_DATA_BITS                                                      ; uart_tx:transmitter|r_SM_Main.s_TX_DATA_BITS                                                                  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; uart_tx:transmitter|r_Bit_Index[1]                                                                ; uart_tx:transmitter|r_Bit_Index[1]                                                                            ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; uart_tx:transmitter|r_SM_Main.s_TX_START_BIT                                                      ; uart_tx:transmitter|r_SM_Main.s_TX_START_BIT                                                                  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; uart_tx:transmitter|r_SM_Main.000                                                                 ; uart_tx:transmitter|r_SM_Main.000                                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; mux_out[1]                                                                                        ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a29~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.386      ; 0.940      ;
; 0.355 ; uart_rx:reciever|r_Rx_Byte[7]                                                                     ; uart_rx:reciever|r_Rx_Byte[7]                                                                                 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; uart_rx:reciever|r_Rx_Byte[1]                                                                     ; uart_rx:reciever|r_Rx_Byte[1]                                                                                 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Data_retriever:retriever|STATE.DONE                                                               ; Data_retriever:retriever|STATE.DONE                                                                           ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Data_retriever:retriever|STATE.TRANSMITTING                                                       ; Data_retriever:retriever|STATE.TRANSMITTING                                                                   ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Data_retriever:retriever|wen                                                                      ; Data_retriever:retriever|wen                                                                                  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Data_retriever:retriever|STATE.00                                                                 ; Data_retriever:retriever|STATE.00                                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Data_retriever:retriever|flag                                                                     ; Data_retriever:retriever|flag                                                                                 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; STATE.TX_MODE                                                                                     ; STATE.TX_MODE                                                                                                 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; STATE.IDLE                                                                                        ; STATE.IDLE                                                                                                    ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; STATE.00                                                                                          ; STATE.00                                                                                                      ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; uart_rx:reciever|r_Rx_DV                                                                          ; uart_rx:reciever|r_Rx_DV                                                                                      ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; uart_rx:reciever|r_SM_Main.s_RX_STOP_BIT                                                          ; uart_rx:reciever|r_SM_Main.s_RX_STOP_BIT                                                                      ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; uart_rx:reciever|r_Bit_Index[1]                                                                   ; uart_rx:reciever|r_Bit_Index[1]                                                                               ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; uart_rx:reciever|r_Bit_Index[2]                                                                   ; uart_rx:reciever|r_Bit_Index[2]                                                                               ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; uart_rx:reciever|r_SM_Main.s_RX_DATA_BITS                                                         ; uart_rx:reciever|r_SM_Main.s_RX_DATA_BITS                                                                     ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; uart_rx:reciever|r_SM_Main.s_RX_START_BIT                                                         ; uart_rx:reciever|r_SM_Main.s_RX_START_BIT                                                                     ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; uart_rx:reciever|r_SM_Main.000                                                                    ; uart_rx:reciever|r_SM_Main.000                                                                                ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.356 ; uart_rx:reciever|r_Rx_Byte[6]                                                                     ; uart_rx:reciever|r_Rx_Byte[6]                                                                                 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; uart_rx:reciever|r_Rx_Byte[4]                                                                     ; uart_rx:reciever|r_Rx_Byte[4]                                                                                 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; uart_rx:reciever|r_Rx_Byte[3]                                                                     ; uart_rx:reciever|r_Rx_Byte[3]                                                                                 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; uart_rx:reciever|r_Rx_Byte[2]                                                                     ; uart_rx:reciever|r_Rx_Byte[2]                                                                                 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; uart_rx:reciever|r_Rx_Byte[0]                                                                     ; uart_rx:reciever|r_Rx_Byte[0]                                                                                 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.357 ; Data_Writer:writer|STATE.STORING                                                                  ; Data_Writer:writer|STATE.STORING                                                                              ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; Data_Writer:writer|flag                                                                           ; Data_Writer:writer|flag                                                                                       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.597      ;
; 0.378 ; mux_out[0]                                                                                        ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a29~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.386      ; 0.965      ;
; 0.383 ; STATE.00                                                                                          ; STATE.IDLE                                                                                                    ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.625      ;
; 0.390 ; mux_out[8]                                                                                        ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a30~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.388      ; 0.979      ;
; 0.396 ; mux_out[12]                                                                                       ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a29~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.386      ; 0.983      ;
; 0.397 ; uart_rx:reciever|r_Rx_Byte[4]                                                                     ; Data_Writer:writer|Dout[4]                                                                                    ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.638      ;
; 0.398 ; uart_rx:reciever|r_Rx_Byte[6]                                                                     ; Data_Writer:writer|Dout[6]                                                                                    ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.639      ;
; 0.398 ; uart_rx:reciever|r_Rx_Byte[2]                                                                     ; Data_Writer:writer|Dout[2]                                                                                    ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.639      ;
; 0.398 ; uart_rx:reciever|r_Rx_Byte[0]                                                                     ; Data_Writer:writer|Dout[0]                                                                                    ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.639      ;
; 0.398 ; mux_out[4]                                                                                        ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a29~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.386      ; 0.985      ;
; 0.399 ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|address_reg_a[2]     ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[2]             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.642      ;
; 0.399 ; uart_rx:reciever|r_Rx_Byte[3]                                                                     ; Data_Writer:writer|Dout[3]                                                                                    ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.640      ;
; 0.403 ; Data_retriever:retriever|flag                                                                     ; Data_retriever:retriever|fin                                                                                  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.645      ;
; 0.405 ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[2] ; uart_tx:transmitter|r_Tx_Data[6]                                                                              ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.648      ;
; 0.407 ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[2] ; uart_tx:transmitter|r_Tx_Data[7]                                                                              ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.650      ;
; 0.411 ; mux_out[9]                                                                                        ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a29~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.386      ; 0.998      ;
; 0.416 ; Data_Writer:writer|Dout[1]                                                                        ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a25~porta_datain_reg0  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 1.018      ;
; 0.418 ; mux_out[3]                                                                                        ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a30~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.394      ; 1.013      ;
; 0.420 ; uart_rx:reciever|r_Clock_Count[7]                                                                 ; uart_rx:reciever|r_Clock_Count[7]                                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.662      ;
; 0.421 ; uart_tx:transmitter|r_Clock_Count[7]                                                              ; uart_tx:transmitter|r_Clock_Count[7]                                                                          ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.664      ;
; 0.427 ; uart_tx:transmitter|r_SM_Main.s_TX_DATA_BITS                                                      ; uart_tx:transmitter|r_Bit_Index[2]                                                                            ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.671      ;
; 0.439 ; Data_Writer:writer|Addr[10]                                                                       ; mux_out[10]                                                                                                   ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.680      ;
; 0.450 ; Data_retriever:retriever|STATE.DONE                                                               ; Data_retriever:retriever|flag                                                                                 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.692      ;
; 0.452 ; Data_retriever:retriever|STATE.DONE                                                               ; Data_retriever:retriever|wen                                                                                  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.694      ;
; 0.460 ; STATE.IDLE                                                                                        ; mux_out[12]                                                                                                   ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.702      ;
; 0.465 ; Data_Writer:writer|STATE.00                                                                       ; Data_Writer:writer|Wen                                                                                        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.705      ;
; 0.477 ; STATE.IDLE                                                                                        ; STATE.TX_MODE                                                                                                 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.719      ;
; 0.482 ; Data_Writer:writer|STATE.00                                                                       ; Data_Writer:writer|fin                                                                                        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.722      ;
; 0.482 ; STATE.IDLE                                                                                        ; STATE.00                                                                                                      ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.724      ;
; 0.517 ; Data_Writer:writer|Dout[4]                                                                        ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a28~porta_datain_reg0  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.408      ; 1.126      ;
; 0.524 ; Data_Writer:writer|STATE.STORING                                                                  ; Data_Writer:writer|STATE.00                                                                                   ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.764      ;
; 0.529 ; Data_Writer:writer|STATE.STORING                                                                  ; Data_Writer:writer|fin                                                                                        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.769      ;
; 0.545 ; uart_rx:reciever|r_Rx_Byte[1]                                                                     ; Data_Writer:writer|Dout[1]                                                                                    ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.786      ;
; 0.550 ; uart_rx:reciever|r_Rx_Byte[7]                                                                     ; Data_Writer:writer|Dout[7]                                                                                    ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.792      ;
; 0.554 ; Data_retriever:retriever|STATE.TRANSMITTING                                                       ; Data_retriever:retriever|addr[1]                                                                              ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.796      ;
; 0.585 ; uart_tx:transmitter|r_Clock_Count[1]                                                              ; uart_tx:transmitter|r_Clock_Count[1]                                                                          ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.828      ;
; 0.587 ; uart_tx:transmitter|r_Clock_Count[3]                                                              ; uart_tx:transmitter|r_Clock_Count[3]                                                                          ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.830      ;
; 0.591 ; uart_tx:transmitter|r_Clock_Count[2]                                                              ; uart_tx:transmitter|r_Clock_Count[2]                                                                          ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.834      ;
; 0.594 ; uart_tx:transmitter|r_Clock_Count[4]                                                              ; uart_tx:transmitter|r_Clock_Count[4]                                                                          ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.837      ;
; 0.595 ; uart_tx:transmitter|r_SM_Main.s_TX_DATA_BITS                                                      ; uart_tx:transmitter|r_Bit_Index[0]                                                                            ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.838      ;
; 0.595 ; Data_retriever:retriever|addr[8]                                                                  ; mux_out[8]                                                                                                    ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.837      ;
; 0.597 ; uart_rx:reciever|r_Clock_Count[1]                                                                 ; uart_rx:reciever|r_Clock_Count[1]                                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.839      ;
; 0.598 ; uart_rx:reciever|r_Clock_Count[3]                                                                 ; uart_rx:reciever|r_Clock_Count[3]                                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.840      ;
; 0.599 ; uart_tx:transmitter|r_Clock_Count[6]                                                              ; uart_tx:transmitter|r_Clock_Count[6]                                                                          ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.842      ;
; 0.601 ; uart_rx:reciever|r_Clock_Count[2]                                                                 ; uart_rx:reciever|r_Clock_Count[2]                                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.843      ;
; 0.603 ; uart_rx:reciever|r_Clock_Count[6]                                                                 ; uart_rx:reciever|r_Clock_Count[6]                                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.845      ;
; 0.605 ; uart_tx:transmitter|r_Clock_Count[5]                                                              ; uart_tx:transmitter|r_Clock_Count[5]                                                                          ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.848      ;
; 0.605 ; uart_tx:transmitter|r_Clock_Count[0]                                                              ; uart_tx:transmitter|r_Clock_Count[0]                                                                          ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.848      ;
; 0.607 ; uart_rx:reciever|r_Clock_Count[4]                                                                 ; uart_rx:reciever|r_Clock_Count[4]                                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.849      ;
; 0.609 ; uart_rx:reciever|r_Clock_Count[0]                                                                 ; uart_rx:reciever|r_Clock_Count[0]                                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.851      ;
; 0.611 ; mux_out[1]                                                                                        ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a30~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.393      ; 1.205      ;
; 0.612 ; uart_rx:reciever|r_Clock_Count[5]                                                                 ; uart_rx:reciever|r_Clock_Count[5]                                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.854      ;
; 0.612 ; Data_Writer:writer|STATE.STORING                                                                  ; Data_Writer:writer|flag                                                                                       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.852      ;
; 0.615 ; Data_Writer:writer|Dout[7]                                                                        ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a55~porta_datain_reg0  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.420      ; 1.236      ;
; 0.616 ; uart_rx:reciever|r_SM_Main.s_RX_START_BIT                                                         ; uart_rx:reciever|r_Rx_DV                                                                                      ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.858      ;
; 0.625 ; uart_rx:reciever|r_Clock_Count[7]                                                                 ; uart_rx:reciever|r_SM_Main.s_CLEANUP                                                                          ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.867      ;
; 0.632 ; Data_retriever:retriever|STATE.TRANSMITTING                                                       ; Data_retriever:retriever|addr[11]                                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.874      ;
; 0.632 ; Data_retriever:retriever|STATE.00                                                                 ; Data_retriever:retriever|wen                                                                                  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.874      ;
; 0.646 ; mux_out[2]                                                                                        ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a30~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.393      ; 1.240      ;
; 0.647 ; mux_out[4]                                                                                        ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a30~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.393      ; 1.241      ;
; 0.651 ; mux_out[8]                                                                                        ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a29~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.381      ; 1.233      ;
; 0.651 ; Data_Writer:writer|Addr[12]                                                                       ; mux_out[12]                                                                                                   ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.893      ;
; 0.652 ; Data_Writer:writer|Dout[7]                                                                        ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a63~porta_datain_reg0  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.424      ; 1.277      ;
; 0.652 ; Data_retriever:retriever|STATE.TRANSMITTING                                                       ; Data_retriever:retriever|addr[2]                                                                              ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.894      ;
; 0.656 ; mux_out[10]                                                                                       ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a29~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 1.258      ;
+-------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'in_Clock'                                                                                            ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------+
; 9.890  ; 9.890        ; 0.000          ; Low Pulse Width  ; in_Clock ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.890  ; 9.890        ; 0.000          ; Low Pulse Width  ; in_Clock ; Rise       ; mypll|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.915  ; 9.915        ; 0.000          ; Low Pulse Width  ; in_Clock ; Rise       ; in_Clock~input|o                                            ;
; 9.934  ; 9.934        ; 0.000          ; Low Pulse Width  ; in_Clock ; Rise       ; mypll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; in_Clock ; Rise       ; in_Clock~input|i                                            ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; in_Clock ; Rise       ; in_Clock~input|i                                            ;
; 10.065 ; 10.065       ; 0.000          ; High Pulse Width ; in_Clock ; Rise       ; mypll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.085 ; 10.085       ; 0.000          ; High Pulse Width ; in_Clock ; Rise       ; in_Clock~input|o                                            ;
; 10.109 ; 10.109       ; 0.000          ; High Pulse Width ; in_Clock ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.109 ; 10.109       ; 0.000          ; High Pulse Width ; in_Clock ; Rise       ; mypll|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; in_Clock ; Rise       ; in_Clock                                                    ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'mypll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                  ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+---------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                                                            ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+---------------------------------------------------------------------------------------------------+
; 49.702 ; 49.920       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|Addr[10]                                                                       ;
; 49.702 ; 49.920       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|Addr[11]                                                                       ;
; 49.702 ; 49.920       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|Addr[12]                                                                       ;
; 49.702 ; 49.920       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|Addr[1]                                                                        ;
; 49.702 ; 49.920       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|Addr[4]                                                                        ;
; 49.702 ; 49.920       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|Addr[8]                                                                        ;
; 49.702 ; 49.920       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|Addr[9]                                                                        ;
; 49.702 ; 49.920       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; STATE.00                                                                                          ;
; 49.702 ; 49.920       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; STATE.IDLE                                                                                        ;
; 49.702 ; 49.920       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; STATE.TX_MODE                                                                                     ;
; 49.702 ; 49.920       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mux_out[0]                                                                                        ;
; 49.702 ; 49.920       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mux_out[10]                                                                                       ;
; 49.702 ; 49.920       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mux_out[11]                                                                                       ;
; 49.702 ; 49.920       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mux_out[12]                                                                                       ;
; 49.702 ; 49.920       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mux_out[1]                                                                                        ;
; 49.702 ; 49.920       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mux_out[2]                                                                                        ;
; 49.702 ; 49.920       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mux_out[3]                                                                                        ;
; 49.702 ; 49.920       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mux_out[4]                                                                                        ;
; 49.702 ; 49.920       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mux_out[5]                                                                                        ;
; 49.702 ; 49.920       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mux_out[6]                                                                                        ;
; 49.702 ; 49.920       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mux_out[7]                                                                                        ;
; 49.702 ; 49.920       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mux_out[9]                                                                                        ;
; 49.703 ; 49.921       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|Addr[13]                                                                       ;
; 49.703 ; 49.921       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|Addr[14]                                                                       ;
; 49.703 ; 49.921       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|Addr[15]                                                                       ;
; 49.703 ; 49.921       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|Addr[7]                                                                        ;
; 49.703 ; 49.921       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|Dout[0]                                                                        ;
; 49.703 ; 49.921       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|Dout[1]                                                                        ;
; 49.703 ; 49.921       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|Dout[2]                                                                        ;
; 49.703 ; 49.921       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|Dout[3]                                                                        ;
; 49.703 ; 49.921       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|Dout[4]                                                                        ;
; 49.703 ; 49.921       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|Dout[5]                                                                        ;
; 49.703 ; 49.921       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|Dout[6]                                                                        ;
; 49.703 ; 49.921       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|Dout[7]                                                                        ;
; 49.703 ; 49.921       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|STATE.00                                                                       ;
; 49.703 ; 49.921       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|STATE.STORING                                                                  ;
; 49.703 ; 49.921       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|Wen                                                                            ;
; 49.703 ; 49.921       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|fin                                                                            ;
; 49.703 ; 49.921       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|flag                                                                           ;
; 49.703 ; 49.921       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|address_reg_a[0]     ;
; 49.703 ; 49.921       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|address_reg_a[1]     ;
; 49.703 ; 49.921       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|address_reg_a[2]     ;
; 49.703 ; 49.921       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
; 49.703 ; 49.921       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[1] ;
; 49.703 ; 49.921       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[2] ;
; 49.703 ; 49.921       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:reciever|r_Bit_Index[0]                                                                   ;
; 49.703 ; 49.921       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:reciever|r_Bit_Index[1]                                                                   ;
; 49.703 ; 49.921       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:reciever|r_Bit_Index[2]                                                                   ;
; 49.703 ; 49.921       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:reciever|r_Clock_Count[0]                                                                 ;
; 49.703 ; 49.921       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:reciever|r_Clock_Count[1]                                                                 ;
; 49.703 ; 49.921       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:reciever|r_Clock_Count[2]                                                                 ;
; 49.703 ; 49.921       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:reciever|r_Clock_Count[3]                                                                 ;
; 49.703 ; 49.921       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:reciever|r_Clock_Count[4]                                                                 ;
; 49.703 ; 49.921       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:reciever|r_Clock_Count[5]                                                                 ;
; 49.703 ; 49.921       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:reciever|r_Clock_Count[6]                                                                 ;
; 49.703 ; 49.921       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:reciever|r_Clock_Count[7]                                                                 ;
; 49.703 ; 49.921       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:reciever|r_Rx_Byte[0]                                                                     ;
; 49.703 ; 49.921       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:reciever|r_Rx_Byte[1]                                                                     ;
; 49.703 ; 49.921       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:reciever|r_Rx_Byte[2]                                                                     ;
; 49.703 ; 49.921       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:reciever|r_Rx_Byte[3]                                                                     ;
; 49.703 ; 49.921       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:reciever|r_Rx_Byte[4]                                                                     ;
; 49.703 ; 49.921       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:reciever|r_Rx_Byte[5]                                                                     ;
; 49.703 ; 49.921       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:reciever|r_Rx_Byte[6]                                                                     ;
; 49.703 ; 49.921       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:reciever|r_Rx_Byte[7]                                                                     ;
; 49.703 ; 49.921       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:reciever|r_Rx_DV                                                                          ;
; 49.703 ; 49.921       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:reciever|r_Rx_Data                                                                        ;
; 49.703 ; 49.921       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:reciever|r_SM_Main.000                                                                    ;
; 49.703 ; 49.921       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:reciever|r_SM_Main.s_CLEANUP                                                              ;
; 49.703 ; 49.921       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:reciever|r_SM_Main.s_RX_DATA_BITS                                                         ;
; 49.703 ; 49.921       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:reciever|r_SM_Main.s_RX_START_BIT                                                         ;
; 49.703 ; 49.921       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:reciever|r_SM_Main.s_RX_STOP_BIT                                                          ;
; 49.703 ; 49.921       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:transmitter|r_Tx_Data[1]                                                                  ;
; 49.703 ; 49.921       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:transmitter|r_Tx_Data[2]                                                                  ;
; 49.703 ; 49.921       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:transmitter|r_Tx_Data[5]                                                                  ;
; 49.703 ; 49.921       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:transmitter|r_Tx_Data[6]                                                                  ;
; 49.703 ; 49.921       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:transmitter|r_Tx_Data[7]                                                                  ;
; 49.704 ; 49.922       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|Addr[0]                                                                        ;
; 49.704 ; 49.922       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|Addr[2]                                                                        ;
; 49.704 ; 49.922       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|Addr[3]                                                                        ;
; 49.704 ; 49.922       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|Addr[5]                                                                        ;
; 49.704 ; 49.922       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|Addr[6]                                                                        ;
; 49.704 ; 49.922       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_retriever:retriever|STATE.00                                                                 ;
; 49.704 ; 49.922       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_retriever:retriever|STATE.DONE                                                               ;
; 49.704 ; 49.922       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_retriever:retriever|STATE.TRANSMITTING                                                       ;
; 49.704 ; 49.922       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_retriever:retriever|addr[0]                                                                  ;
; 49.704 ; 49.922       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_retriever:retriever|addr[10]                                                                 ;
; 49.704 ; 49.922       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_retriever:retriever|addr[11]                                                                 ;
; 49.704 ; 49.922       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_retriever:retriever|addr[12]                                                                 ;
; 49.704 ; 49.922       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_retriever:retriever|addr[13]                                                                 ;
; 49.704 ; 49.922       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_retriever:retriever|addr[14]                                                                 ;
; 49.704 ; 49.922       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_retriever:retriever|addr[15]                                                                 ;
; 49.704 ; 49.922       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_retriever:retriever|addr[1]                                                                  ;
; 49.704 ; 49.922       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_retriever:retriever|addr[2]                                                                  ;
; 49.704 ; 49.922       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_retriever:retriever|addr[3]                                                                  ;
; 49.704 ; 49.922       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_retriever:retriever|addr[4]                                                                  ;
; 49.704 ; 49.922       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_retriever:retriever|addr[5]                                                                  ;
; 49.704 ; 49.922       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_retriever:retriever|addr[6]                                                                  ;
; 49.704 ; 49.922       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_retriever:retriever|addr[7]                                                                  ;
; 49.704 ; 49.922       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_retriever:retriever|addr[8]                                                                  ;
; 49.704 ; 49.922       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_retriever:retriever|addr[9]                                                                  ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+---------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                  ;
+----------------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+----------------+------------+-------+-------+------------+---------------------------------------------------+
; dram_addr[*]   ; in_Clock   ; 5.734 ; 6.054 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[0]  ; in_Clock   ; 5.340 ; 5.694 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[1]  ; in_Clock   ; 5.734 ; 6.054 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[2]  ; in_Clock   ; 5.103 ; 5.377 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[3]  ; in_Clock   ; 5.394 ; 5.656 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[4]  ; in_Clock   ; 5.380 ; 5.723 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[5]  ; in_Clock   ; 5.644 ; 6.004 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[6]  ; in_Clock   ; 5.435 ; 5.727 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[7]  ; in_Clock   ; 5.143 ; 5.430 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[8]  ; in_Clock   ; 5.353 ; 5.637 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[9]  ; in_Clock   ; 5.366 ; 5.710 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[10] ; in_Clock   ; 5.689 ; 6.041 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[11] ; in_Clock   ; 5.328 ; 5.618 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[12] ; in_Clock   ; 5.554 ; 5.855 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[13] ; in_Clock   ; 5.436 ; 5.740 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[14] ; in_Clock   ; 5.338 ; 5.628 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[15] ; in_Clock   ; 5.585 ; 5.901 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
; retrieve_image ; in_Clock   ; 6.012 ; 6.195 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
; rx_serial      ; in_Clock   ; 4.157 ; 4.378 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
+----------------+------------+-------+-------+------------+---------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                     ;
+----------------+------------+--------+--------+------------+---------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+----------------+------------+--------+--------+------------+---------------------------------------------------+
; dram_addr[*]   ; in_Clock   ; -4.331 ; -4.585 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[0]  ; in_Clock   ; -4.507 ; -4.828 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[1]  ; in_Clock   ; -4.886 ; -5.173 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[2]  ; in_Clock   ; -4.331 ; -4.585 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[3]  ; in_Clock   ; -4.610 ; -4.853 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[4]  ; in_Clock   ; -4.545 ; -4.855 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[5]  ; in_Clock   ; -4.799 ; -5.125 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[6]  ; in_Clock   ; -4.651 ; -4.921 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[7]  ; in_Clock   ; -4.369 ; -4.635 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[8]  ; in_Clock   ; -4.570 ; -4.833 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[9]  ; in_Clock   ; -4.532 ; -4.843 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[10] ; in_Clock   ; -4.842 ; -5.157 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[11] ; in_Clock   ; -4.545 ; -4.814 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[12] ; in_Clock   ; -4.740 ; -5.016 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[13] ; in_Clock   ; -4.649 ; -4.932 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[14] ; in_Clock   ; -4.554 ; -4.823 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[15] ; in_Clock   ; -4.771 ; -5.059 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
; retrieve_image ; in_Clock   ; -4.057 ; -4.307 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
; rx_serial      ; in_Clock   ; -3.407 ; -3.627 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
+----------------+------------+--------+--------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                         ;
+---------------+------------+--------+--------+------------+---------------------------------------------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+---------------+------------+--------+--------+------------+---------------------------------------------------+
; dram_data[*]  ; in_Clock   ; 11.333 ; 11.109 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_data[0] ; in_Clock   ; 11.333 ; 11.109 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_data[1] ; in_Clock   ; 8.972  ; 8.894  ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_data[2] ; in_Clock   ; 9.664  ; 9.531  ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_data[3] ; in_Clock   ; 11.268 ; 10.890 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_data[4] ; in_Clock   ; 10.468 ; 10.155 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_data[5] ; in_Clock   ; 9.714  ; 9.579  ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_data[6] ; in_Clock   ; 10.847 ; 10.595 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_data[7] ; in_Clock   ; 9.563  ; 9.507  ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
; retrieve_done ; in_Clock   ; 5.430  ; 5.281  ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
; tx_active     ; in_Clock   ; 6.106  ; 5.952  ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
; tx_serial     ; in_Clock   ; 6.093  ; 6.076  ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
; write_done    ; in_Clock   ; 5.299  ; 5.288  ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
+---------------+------------+--------+--------+------------+---------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                               ;
+---------------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+---------------+------------+-------+-------+------------+---------------------------------------------------+
; dram_data[*]  ; in_Clock   ; 5.099 ; 5.000 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_data[0] ; in_Clock   ; 7.665 ; 7.472 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_data[1] ; in_Clock   ; 6.353 ; 6.280 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_data[2] ; in_Clock   ; 6.546 ; 6.413 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_data[3] ; in_Clock   ; 7.715 ; 7.392 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_data[4] ; in_Clock   ; 7.204 ; 6.907 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_data[5] ; in_Clock   ; 6.345 ; 6.217 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_data[6] ; in_Clock   ; 6.119 ; 5.909 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_data[7] ; in_Clock   ; 5.099 ; 5.000 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
; retrieve_done ; in_Clock   ; 4.813 ; 4.669 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
; tx_active     ; in_Clock   ; 5.460 ; 5.311 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
; tx_serial     ; in_Clock   ; 5.447 ; 5.430 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
; write_done    ; in_Clock   ; 4.686 ; 4.675 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
+---------------+------------+-------+-------+------------+---------------------------------------------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                         ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; mypll|altpll_component|auto_generated|pll1|clk[0] ; 95.979 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                         ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.145 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                           ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; in_Clock                                          ; 9.577  ; 0.000         ;
; mypll|altpll_component|auto_generated|pll1|clk[0] ; 49.757 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'mypll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                  ;
+--------+------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                                                                                                       ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 95.979 ; mux_out[11]            ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a26~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.130      ; 4.160      ;
; 95.997 ; mux_out[11]            ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a24~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.123      ; 4.135      ;
; 96.046 ; mux_out[5]             ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a24~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.123      ; 4.086      ;
; 96.059 ; mux_out[5]             ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a26~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.130      ; 4.080      ;
; 96.212 ; mux_out[11]            ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a43~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.142      ; 3.939      ;
; 96.219 ; mux_out[11]            ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a27~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.137      ; 3.927      ;
; 96.239 ; mux_out[11]            ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a6~porta_address_reg0  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.147      ; 3.917      ;
; 96.242 ; mux_out[12]            ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a24~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.123      ; 3.890      ;
; 96.246 ; mux_out[5]             ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a27~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.137      ; 3.900      ;
; 96.246 ; mux_out[5]             ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a43~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.142      ; 3.905      ;
; 96.246 ; mux_out[9]             ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a26~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.130      ; 3.893      ;
; 96.246 ; mux_out[9]             ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a24~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.123      ; 3.886      ;
; 96.250 ; mux_out[12]            ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a26~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.130      ; 3.889      ;
; 96.251 ; mux_out[12]            ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a43~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.142      ; 3.900      ;
; 96.256 ; mux_out[12]            ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a27~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.137      ; 3.890      ;
; 96.260 ; mux_out[9]             ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a27~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.137      ; 3.886      ;
; 96.266 ; mux_out[5]             ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a6~porta_address_reg0  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.147      ; 3.890      ;
; 96.373 ; mux_out[1]             ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a24~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.123      ; 3.759      ;
; 96.443 ; mux_out[11]            ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a54~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.151      ; 3.717      ;
; 96.450 ; mux_out[11]            ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a7~porta_address_reg0  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.157      ; 3.716      ;
; 96.455 ; mux_out[12]            ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a6~porta_address_reg0  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.147      ; 3.701      ;
; 96.461 ; mux_out[12]            ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a54~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.151      ; 3.699      ;
; 96.461 ; mux_out[12]            ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a16~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.161      ; 3.709      ;
; 96.462 ; mux_out[9]             ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a43~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.142      ; 3.689      ;
; 96.466 ; mux_out[9]             ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a54~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.151      ; 3.694      ;
; 96.467 ; mux_out[9]             ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a6~porta_address_reg0  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.147      ; 3.689      ;
; 96.468 ; mux_out[12]            ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a7~porta_address_reg0  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.157      ; 3.698      ;
; 96.476 ; mux_out[11]            ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a16~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.161      ; 3.694      ;
; 96.483 ; mux_out[5]             ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a7~porta_address_reg0  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.157      ; 3.683      ;
; 96.483 ; mux_out[5]             ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a54~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.151      ; 3.677      ;
; 96.483 ; mux_out[5]             ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a16~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.161      ; 3.687      ;
; 96.527 ; mux_out[3]             ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a15~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.183      ; 3.665      ;
; 96.528 ; mux_out[8]             ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a24~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.118      ; 3.599      ;
; 96.530 ; mux_out[3]             ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a48~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.190      ; 3.669      ;
; 96.536 ; mux_out[5]             ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a0~porta_address_reg0  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.164      ; 3.637      ;
; 96.547 ; mux_out[3]             ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a59~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.186      ; 3.648      ;
; 96.549 ; mux_out[1]             ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a26~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.130      ; 3.590      ;
; 96.554 ; mux_out[8]             ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a43~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.137      ; 3.592      ;
; 96.554 ; mux_out[8]             ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a26~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.125      ; 3.580      ;
; 96.555 ; mux_out[8]             ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a27~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.132      ; 3.586      ;
; 96.560 ; mux_out[3]             ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a8~porta_address_reg0  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.192      ; 3.641      ;
; 96.571 ; mux_out[1]             ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a43~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.142      ; 3.580      ;
; 96.573 ; mux_out[1]             ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a27~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.137      ; 3.573      ;
; 96.585 ; mux_out[12]            ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a35~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.134      ; 3.558      ;
; 96.595 ; mux_out[1]             ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a6~porta_address_reg0  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.147      ; 3.561      ;
; 96.606 ; mux_out[12]            ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a23~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.124      ; 3.527      ;
; 96.618 ; mux_out[3]             ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a23~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.125      ; 3.516      ;
; 96.651 ; mux_out[15]            ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a35~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.118      ; 3.476      ;
; 96.651 ; mux_out[15]            ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a35~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.118      ; 3.476      ;
; 96.653 ; mux_out[15]            ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a35~porta_datain_reg0  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.121      ; 3.477      ;
; 96.669 ; mux_out[12]            ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a41~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.172      ; 3.512      ;
; 96.669 ; mux_out[12]            ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a0~porta_address_reg0  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.164      ; 3.504      ;
; 96.675 ; mux_out[12]            ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a11~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.168      ; 3.502      ;
; 96.678 ; mux_out[12]            ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a44~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.170      ; 3.501      ;
; 96.687 ; mux_out[11]            ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a11~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.168      ; 3.490      ;
; 96.695 ; mux_out[11]            ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a0~porta_address_reg0  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.164      ; 3.478      ;
; 96.696 ; mux_out[9]             ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a7~porta_address_reg0  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.157      ; 3.470      ;
; 96.698 ; mux_out[11]            ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a44~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.170      ; 3.481      ;
; 96.701 ; mux_out[9]             ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a16~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.161      ; 3.469      ;
; 96.706 ; mux_out[3]             ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a58~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.198      ; 3.501      ;
; 96.708 ; mux_out[5]             ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a41~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.172      ; 3.473      ;
; 96.711 ; mux_out[5]             ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a44~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.170      ; 3.468      ;
; 96.721 ; mux_out[5]             ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a11~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.168      ; 3.456      ;
; 96.722 ; mux_out[3]             ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a42~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.196      ; 3.483      ;
; 96.724 ; mux_out[5]             ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a40~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.174      ; 3.459      ;
; 96.746 ; mux_out[3]             ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a4~porta_address_reg0  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.194      ; 3.457      ;
; 96.751 ; mux_out[8]             ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a6~porta_address_reg0  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.142      ; 3.400      ;
; 96.763 ; mux_out[14]            ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a50~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.153      ; 3.399      ;
; 96.763 ; mux_out[14]            ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a50~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.153      ; 3.399      ;
; 96.765 ; mux_out[14]            ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a50~porta_datain_reg0  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.156      ; 3.400      ;
; 96.770 ; mux_out[15]            ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a50~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.153      ; 3.392      ;
; 96.770 ; mux_out[15]            ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a50~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.153      ; 3.392      ;
; 96.772 ; mux_out[15]            ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a50~porta_datain_reg0  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.156      ; 3.393      ;
; 96.779 ; Data_Writer:writer|Wen ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a32~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.193      ; 3.423      ;
; 96.790 ; mux_out[4]             ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a23~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.124      ; 3.343      ;
; 96.792 ; mux_out[1]             ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a54~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.151      ; 3.368      ;
; 96.795 ; mux_out[8]             ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a35~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.129      ; 3.343      ;
; 96.799 ; mux_out[12]            ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a22~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.139      ; 3.349      ;
; 96.806 ; mux_out[4]             ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a35~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.134      ; 3.337      ;
; 96.810 ; Data_Writer:writer|Wen ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a36~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.187      ; 3.386      ;
; 96.811 ; mux_out[12]            ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a39~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.143      ; 3.341      ;
; 96.812 ; mux_out[14]            ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a22~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.123      ; 3.320      ;
; 96.812 ; mux_out[1]             ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a7~porta_address_reg0  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.157      ; 3.354      ;
; 96.812 ; mux_out[14]            ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a22~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.123      ; 3.320      ;
; 96.814 ; mux_out[14]            ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a22~porta_datain_reg0  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.126      ; 3.321      ;
; 96.817 ; mux_out[4]             ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a22~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.139      ; 3.331      ;
; 96.822 ; mux_out[14]            ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a23~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.108      ; 3.295      ;
; 96.822 ; mux_out[14]            ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a23~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.108      ; 3.295      ;
; 96.824 ; mux_out[14]            ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a23~porta_datain_reg0  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.111      ; 3.296      ;
; 96.826 ; mux_out[1]             ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a16~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.161      ; 3.344      ;
; 96.829 ; mux_out[12]            ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a38~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.146      ; 3.326      ;
; 96.830 ; mux_out[3]             ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a35~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.135      ; 3.314      ;
; 96.832 ; mux_out[1]             ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a0~porta_address_reg0  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.164      ; 3.341      ;
; 96.833 ; mux_out[12]            ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a20~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.152      ; 3.328      ;
; 96.835 ; mux_out[10]            ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a23~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.140      ; 3.314      ;
; 96.843 ; mux_out[10]            ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a35~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.150      ; 3.316      ;
; 96.852 ; mux_out[15]            ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a39~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.127      ; 3.284      ;
; 96.852 ; mux_out[15]            ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a39~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.127      ; 3.284      ;
; 96.854 ; mux_out[15]            ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a39~porta_datain_reg0  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.130      ; 3.285      ;
; 96.854 ; mux_out[10]            ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a22~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.155      ; 3.310      ;
+--------+------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'mypll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                             ;
+-------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                         ; To Node                                                                                                       ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.145 ; mux_out[2]                                                                                        ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a29~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.469      ;
; 0.145 ; mux_out[3]                                                                                        ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a29~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.470      ;
; 0.149 ; mux_out[7]                                                                                        ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a29~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.474      ;
; 0.150 ; mux_out[1]                                                                                        ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a29~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.474      ;
; 0.161 ; mux_out[0]                                                                                        ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a29~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.485      ;
; 0.167 ; mux_out[8]                                                                                        ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a30~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.493      ;
; 0.170 ; mux_out[12]                                                                                       ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a29~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.494      ;
; 0.171 ; Data_Writer:writer|Dout[1]                                                                        ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a25~porta_datain_reg0  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.505      ;
; 0.172 ; mux_out[3]                                                                                        ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a30~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.504      ;
; 0.172 ; mux_out[4]                                                                                        ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a29~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.496      ;
; 0.176 ; mux_out[9]                                                                                        ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a29~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.500      ;
; 0.181 ; uart_tx:transmitter|r_Tx_Active                                                                   ; uart_tx:transmitter|r_Tx_Active                                                                               ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; uart_tx:transmitter|r_SM_Main.s_TX_START_BIT                                                      ; uart_tx:transmitter|r_SM_Main.s_TX_START_BIT                                                                  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; uart_tx:transmitter|r_SM_Main.000                                                                 ; uart_tx:transmitter|r_SM_Main.000                                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; uart_tx:transmitter|o_Tx_Serial                                                                   ; uart_tx:transmitter|o_Tx_Serial                                                                               ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; uart_tx:transmitter|r_SM_Main.s_TX_STOP_BIT                                                       ; uart_tx:transmitter|r_SM_Main.s_TX_STOP_BIT                                                                   ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; uart_tx:transmitter|r_Bit_Index[2]                                                                ; uart_tx:transmitter|r_Bit_Index[2]                                                                            ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; uart_tx:transmitter|r_SM_Main.s_TX_DATA_BITS                                                      ; uart_tx:transmitter|r_SM_Main.s_TX_DATA_BITS                                                                  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; uart_tx:transmitter|r_Bit_Index[1]                                                                ; uart_tx:transmitter|r_Bit_Index[1]                                                                            ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; uart_rx:reciever|r_Rx_Byte[7]                                                                     ; uart_rx:reciever|r_Rx_Byte[7]                                                                                 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; uart_rx:reciever|r_Rx_Byte[1]                                                                     ; uart_rx:reciever|r_Rx_Byte[1]                                                                                 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Data_retriever:retriever|STATE.DONE                                                               ; Data_retriever:retriever|STATE.DONE                                                                           ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Data_retriever:retriever|STATE.TRANSMITTING                                                       ; Data_retriever:retriever|STATE.TRANSMITTING                                                                   ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Data_retriever:retriever|wen                                                                      ; Data_retriever:retriever|wen                                                                                  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Data_retriever:retriever|STATE.00                                                                 ; Data_retriever:retriever|STATE.00                                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Data_retriever:retriever|flag                                                                     ; Data_retriever:retriever|flag                                                                                 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; uart_rx:reciever|r_Rx_DV                                                                          ; uart_rx:reciever|r_Rx_DV                                                                                      ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; uart_rx:reciever|r_SM_Main.s_RX_STOP_BIT                                                          ; uart_rx:reciever|r_SM_Main.s_RX_STOP_BIT                                                                      ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; uart_rx:reciever|r_SM_Main.s_RX_DATA_BITS                                                         ; uart_rx:reciever|r_SM_Main.s_RX_DATA_BITS                                                                     ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; uart_rx:reciever|r_SM_Main.s_RX_START_BIT                                                         ; uart_rx:reciever|r_SM_Main.s_RX_START_BIT                                                                     ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; uart_rx:reciever|r_SM_Main.000                                                                    ; uart_rx:reciever|r_SM_Main.000                                                                                ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.183 ; uart_rx:reciever|r_Rx_Byte[6]                                                                     ; uart_rx:reciever|r_Rx_Byte[6]                                                                                 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; uart_rx:reciever|r_Rx_Byte[4]                                                                     ; uart_rx:reciever|r_Rx_Byte[4]                                                                                 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; uart_rx:reciever|r_Rx_Byte[3]                                                                     ; uart_rx:reciever|r_Rx_Byte[3]                                                                                 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; uart_rx:reciever|r_Rx_Byte[2]                                                                     ; uart_rx:reciever|r_Rx_Byte[2]                                                                                 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; uart_rx:reciever|r_Rx_Byte[0]                                                                     ; uart_rx:reciever|r_Rx_Byte[0]                                                                                 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; STATE.TX_MODE                                                                                     ; STATE.TX_MODE                                                                                                 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; STATE.IDLE                                                                                        ; STATE.IDLE                                                                                                    ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; STATE.00                                                                                          ; STATE.00                                                                                                      ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; uart_rx:reciever|r_Bit_Index[1]                                                                   ; uart_rx:reciever|r_Bit_Index[1]                                                                               ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; uart_rx:reciever|r_Bit_Index[2]                                                                   ; uart_rx:reciever|r_Bit_Index[2]                                                                               ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.184 ; Data_Writer:writer|STATE.STORING                                                                  ; Data_Writer:writer|STATE.STORING                                                                              ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Data_Writer:writer|flag                                                                           ; Data_Writer:writer|flag                                                                                       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.189 ; uart_rx:reciever|r_Rx_Byte[4]                                                                     ; Data_Writer:writer|Dout[4]                                                                                    ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.313      ;
; 0.190 ; uart_rx:reciever|r_Rx_Byte[6]                                                                     ; Data_Writer:writer|Dout[6]                                                                                    ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; uart_rx:reciever|r_Rx_Byte[2]                                                                     ; Data_Writer:writer|Dout[2]                                                                                    ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; uart_rx:reciever|r_Rx_Byte[0]                                                                     ; Data_Writer:writer|Dout[0]                                                                                    ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.314      ;
; 0.191 ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|address_reg_a[2]     ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[2]             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.317      ;
; 0.191 ; uart_rx:reciever|r_Rx_Byte[3]                                                                     ; Data_Writer:writer|Dout[3]                                                                                    ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.315      ;
; 0.193 ; Data_retriever:retriever|flag                                                                     ; Data_retriever:retriever|fin                                                                                  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.318      ;
; 0.196 ; STATE.00                                                                                          ; STATE.IDLE                                                                                                    ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.320      ;
; 0.204 ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[2] ; uart_tx:transmitter|r_Tx_Data[6]                                                                              ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.330      ;
; 0.205 ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[2] ; uart_tx:transmitter|r_Tx_Data[7]                                                                              ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.331      ;
; 0.212 ; uart_tx:transmitter|r_Clock_Count[7]                                                              ; uart_tx:transmitter|r_Clock_Count[7]                                                                          ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.338      ;
; 0.212 ; uart_rx:reciever|r_Clock_Count[7]                                                                 ; uart_rx:reciever|r_Clock_Count[7]                                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.337      ;
; 0.214 ; Data_Writer:writer|Addr[10]                                                                       ; mux_out[10]                                                                                                   ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.338      ;
; 0.219 ; uart_tx:transmitter|r_SM_Main.s_TX_DATA_BITS                                                      ; uart_tx:transmitter|r_Bit_Index[2]                                                                            ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.344      ;
; 0.225 ; Data_Writer:writer|Dout[4]                                                                        ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a28~porta_datain_reg0  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.238      ; 0.567      ;
; 0.233 ; Data_retriever:retriever|STATE.DONE                                                               ; Data_retriever:retriever|flag                                                                                 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.358      ;
; 0.238 ; STATE.IDLE                                                                                        ; mux_out[12]                                                                                                   ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.362      ;
; 0.238 ; Data_retriever:retriever|STATE.DONE                                                               ; Data_retriever:retriever|wen                                                                                  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.363      ;
; 0.239 ; STATE.IDLE                                                                                        ; STATE.TX_MODE                                                                                                 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.363      ;
; 0.242 ; Data_Writer:writer|STATE.00                                                                       ; Data_Writer:writer|fin                                                                                        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.365      ;
; 0.245 ; Data_Writer:writer|STATE.00                                                                       ; Data_Writer:writer|Wen                                                                                        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.368      ;
; 0.245 ; STATE.IDLE                                                                                        ; STATE.00                                                                                                      ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.369      ;
; 0.257 ; uart_rx:reciever|r_Rx_Byte[1]                                                                     ; Data_Writer:writer|Dout[1]                                                                                    ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.380      ;
; 0.263 ; uart_rx:reciever|r_Rx_Byte[7]                                                                     ; Data_Writer:writer|Dout[7]                                                                                    ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.388      ;
; 0.267 ; Data_Writer:writer|STATE.STORING                                                                  ; Data_Writer:writer|STATE.00                                                                                   ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.390      ;
; 0.271 ; mux_out[1]                                                                                        ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a30~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.602      ;
; 0.272 ; Data_Writer:writer|STATE.STORING                                                                  ; Data_Writer:writer|fin                                                                                        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.395      ;
; 0.276 ; Data_retriever:retriever|STATE.TRANSMITTING                                                       ; Data_retriever:retriever|addr[1]                                                                              ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.401      ;
; 0.279 ; Data_Writer:writer|Dout[7]                                                                        ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a55~porta_datain_reg0  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.247      ; 0.630      ;
; 0.285 ; uart_tx:transmitter|r_SM_Main.s_TX_DATA_BITS                                                      ; uart_tx:transmitter|r_Bit_Index[0]                                                                            ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.410      ;
; 0.285 ; mux_out[4]                                                                                        ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a30~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.616      ;
; 0.291 ; uart_tx:transmitter|r_Clock_Count[1]                                                              ; uart_tx:transmitter|r_Clock_Count[1]                                                                          ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.417      ;
; 0.291 ; Data_retriever:retriever|addr[8]                                                                  ; mux_out[8]                                                                                                    ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.415      ;
; 0.293 ; uart_tx:transmitter|r_Clock_Count[3]                                                              ; uart_tx:transmitter|r_Clock_Count[3]                                                                          ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.419      ;
; 0.293 ; Data_Writer:writer|Dout[7]                                                                        ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a63~porta_datain_reg0  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.252      ; 0.649      ;
; 0.294 ; uart_tx:transmitter|r_Clock_Count[2]                                                              ; uart_tx:transmitter|r_Clock_Count[2]                                                                          ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.420      ;
; 0.297 ; uart_tx:transmitter|r_Clock_Count[4]                                                              ; uart_tx:transmitter|r_Clock_Count[4]                                                                          ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.423      ;
; 0.298 ; uart_rx:reciever|r_Clock_Count[3]                                                                 ; uart_rx:reciever|r_Clock_Count[3]                                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.423      ;
; 0.299 ; uart_tx:transmitter|r_Clock_Count[6]                                                              ; uart_tx:transmitter|r_Clock_Count[6]                                                                          ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; mux_out[2]                                                                                        ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a30~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.630      ;
; 0.299 ; uart_rx:reciever|r_Clock_Count[1]                                                                 ; uart_rx:reciever|r_Clock_Count[1]                                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.424      ;
; 0.300 ; uart_rx:reciever|r_Clock_Count[2]                                                                 ; uart_rx:reciever|r_Clock_Count[2]                                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.425      ;
; 0.301 ; uart_tx:transmitter|r_Clock_Count[0]                                                              ; uart_tx:transmitter|r_Clock_Count[0]                                                                          ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.427      ;
; 0.303 ; uart_tx:transmitter|r_Clock_Count[5]                                                              ; uart_tx:transmitter|r_Clock_Count[5]                                                                          ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.429      ;
; 0.304 ; mux_out[7]                                                                                        ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a30~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.636      ;
; 0.304 ; uart_rx:reciever|r_Clock_Count[0]                                                                 ; uart_rx:reciever|r_Clock_Count[0]                                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.429      ;
; 0.304 ; uart_rx:reciever|r_Clock_Count[4]                                                                 ; uart_rx:reciever|r_Clock_Count[4]                                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.429      ;
; 0.304 ; uart_rx:reciever|r_SM_Main.s_RX_START_BIT                                                         ; uart_rx:reciever|r_Rx_DV                                                                                      ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.429      ;
; 0.305 ; mux_out[10]                                                                                       ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a29~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.236      ; 0.645      ;
; 0.305 ; uart_rx:reciever|r_Clock_Count[6]                                                                 ; uart_rx:reciever|r_Clock_Count[6]                                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.430      ;
; 0.306 ; mux_out[8]                                                                                        ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a29~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.215      ; 0.625      ;
; 0.309 ; uart_rx:reciever|r_Clock_Count[5]                                                                 ; uart_rx:reciever|r_Clock_Count[5]                                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.434      ;
; 0.310 ; Data_Writer:writer|STATE.STORING                                                                  ; Data_Writer:writer|flag                                                                                       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.433      ;
; 0.312 ; mux_out[0]                                                                                        ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a30~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.643      ;
; 0.314 ; mux_out[10]                                                                                       ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a30~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.243      ; 0.661      ;
; 0.314 ; uart_rx:reciever|r_Clock_Count[7]                                                                 ; uart_rx:reciever|r_SM_Main.s_CLEANUP                                                                          ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.439      ;
; 0.317 ; mux_out[3]                                                                                        ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a62~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.249      ; 0.670      ;
+-------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'in_Clock'                                                                                            ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------+
; 9.577  ; 9.577        ; 0.000          ; Low Pulse Width  ; in_Clock ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.577  ; 9.577        ; 0.000          ; Low Pulse Width  ; in_Clock ; Rise       ; mypll|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.621  ; 9.621        ; 0.000          ; Low Pulse Width  ; in_Clock ; Rise       ; in_Clock~input|o                                            ;
; 9.626  ; 9.626        ; 0.000          ; Low Pulse Width  ; in_Clock ; Rise       ; mypll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; in_Clock ; Rise       ; in_Clock~input|i                                            ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; in_Clock ; Rise       ; in_Clock~input|i                                            ;
; 10.374 ; 10.374       ; 0.000          ; High Pulse Width ; in_Clock ; Rise       ; mypll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.379 ; 10.379       ; 0.000          ; High Pulse Width ; in_Clock ; Rise       ; in_Clock~input|o                                            ;
; 10.421 ; 10.421       ; 0.000          ; High Pulse Width ; in_Clock ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.421 ; 10.421       ; 0.000          ; High Pulse Width ; in_Clock ; Rise       ; mypll|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; in_Clock ; Rise       ; in_Clock                                                    ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'mypll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                             ;
+--------+--------------+----------------+-----------------+---------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock                                             ; Clock Edge ; Target                                                                                                        ;
+--------+--------------+----------------+-----------------+---------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------+
; 49.757 ; 49.987       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a12~porta_address_reg0 ;
; 49.757 ; 49.987       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a12~porta_we_reg       ;
; 49.757 ; 49.987       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a52~porta_address_reg0 ;
; 49.757 ; 49.987       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a52~porta_we_reg       ;
; 49.757 ; 49.987       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a53~porta_address_reg0 ;
; 49.757 ; 49.987       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a53~porta_we_reg       ;
; 49.758 ; 49.988       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a10~porta_address_reg0 ;
; 49.758 ; 49.988       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a10~porta_we_reg       ;
; 49.758 ; 49.988       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a12                    ;
; 49.758 ; 49.988       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a16~porta_address_reg0 ;
; 49.758 ; 49.988       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a16~porta_we_reg       ;
; 49.758 ; 49.988       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a39~porta_address_reg0 ;
; 49.758 ; 49.988       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a39~porta_we_reg       ;
; 49.758 ; 49.988       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a3~porta_address_reg0  ;
; 49.758 ; 49.988       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a3~porta_we_reg        ;
; 49.758 ; 49.988       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a46~porta_address_reg0 ;
; 49.758 ; 49.988       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a46~porta_we_reg       ;
; 49.758 ; 49.988       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a52                    ;
; 49.758 ; 49.988       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a53                    ;
; 49.758 ; 49.988       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a5~porta_address_reg0  ;
; 49.758 ; 49.988       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a5~porta_we_reg        ;
; 49.759 ; 49.989       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a0~porta_address_reg0  ;
; 49.759 ; 49.989       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a0~porta_we_reg        ;
; 49.759 ; 49.989       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a10                    ;
; 49.759 ; 49.989       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a12~porta_datain_reg0  ;
; 49.759 ; 49.989       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a13~porta_address_reg0 ;
; 49.759 ; 49.989       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a13~porta_we_reg       ;
; 49.759 ; 49.989       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a14~porta_address_reg0 ;
; 49.759 ; 49.989       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a14~porta_we_reg       ;
; 49.759 ; 49.989       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a15~porta_address_reg0 ;
; 49.759 ; 49.989       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a15~porta_we_reg       ;
; 49.759 ; 49.989       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a16                    ;
; 49.759 ; 49.989       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a17~porta_address_reg0 ;
; 49.759 ; 49.989       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a17~porta_we_reg       ;
; 49.759 ; 49.989       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a1~porta_address_reg0  ;
; 49.759 ; 49.989       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a1~porta_we_reg        ;
; 49.759 ; 49.989       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a20~porta_address_reg0 ;
; 49.759 ; 49.989       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a20~porta_we_reg       ;
; 49.759 ; 49.989       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a22~porta_address_reg0 ;
; 49.759 ; 49.989       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a22~porta_we_reg       ;
; 49.759 ; 49.989       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a24~porta_address_reg0 ;
; 49.759 ; 49.989       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a24~porta_we_reg       ;
; 49.759 ; 49.989       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a3                     ;
; 49.759 ; 49.989       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a31~porta_address_reg0 ;
; 49.759 ; 49.989       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a31~porta_we_reg       ;
; 49.759 ; 49.989       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a32~porta_address_reg0 ;
; 49.759 ; 49.989       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a32~porta_we_reg       ;
; 49.759 ; 49.989       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a33~porta_address_reg0 ;
; 49.759 ; 49.989       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a33~porta_we_reg       ;
; 49.759 ; 49.989       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a36~porta_address_reg0 ;
; 49.759 ; 49.989       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a36~porta_we_reg       ;
; 49.759 ; 49.989       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a38~porta_address_reg0 ;
; 49.759 ; 49.989       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a38~porta_we_reg       ;
; 49.759 ; 49.989       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a39                    ;
; 49.759 ; 49.989       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a40~porta_address_reg0 ;
; 49.759 ; 49.989       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a40~porta_we_reg       ;
; 49.759 ; 49.989       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a41~porta_address_reg0 ;
; 49.759 ; 49.989       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a41~porta_we_reg       ;
; 49.759 ; 49.989       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a42~porta_address_reg0 ;
; 49.759 ; 49.989       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a42~porta_we_reg       ;
; 49.759 ; 49.989       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a44~porta_address_reg0 ;
; 49.759 ; 49.989       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a44~porta_we_reg       ;
; 49.759 ; 49.989       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a45~porta_address_reg0 ;
; 49.759 ; 49.989       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a45~porta_we_reg       ;
; 49.759 ; 49.989       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a46                    ;
; 49.759 ; 49.989       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a49~porta_address_reg0 ;
; 49.759 ; 49.989       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a49~porta_we_reg       ;
; 49.759 ; 49.989       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a4~porta_address_reg0  ;
; 49.759 ; 49.989       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a4~porta_we_reg        ;
; 49.759 ; 49.989       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a5                     ;
; 49.759 ; 49.989       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a50~porta_address_reg0 ;
; 49.759 ; 49.989       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a50~porta_we_reg       ;
; 49.759 ; 49.989       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a51~porta_address_reg0 ;
; 49.759 ; 49.989       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a51~porta_we_reg       ;
; 49.759 ; 49.989       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a52~porta_datain_reg0  ;
; 49.759 ; 49.989       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a53~porta_datain_reg0  ;
; 49.759 ; 49.989       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a54~porta_address_reg0 ;
; 49.759 ; 49.989       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a54~porta_we_reg       ;
; 49.759 ; 49.989       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a58~porta_address_reg0 ;
; 49.759 ; 49.989       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a58~porta_we_reg       ;
; 49.759 ; 49.989       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a59~porta_address_reg0 ;
; 49.759 ; 49.989       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a59~porta_we_reg       ;
; 49.759 ; 49.989       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a60~porta_address_reg0 ;
; 49.759 ; 49.989       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a60~porta_we_reg       ;
; 49.759 ; 49.989       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a62~porta_address_reg0 ;
; 49.759 ; 49.989       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a62~porta_we_reg       ;
; 49.759 ; 49.989       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a63~porta_address_reg0 ;
; 49.759 ; 49.989       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a63~porta_we_reg       ;
; 49.759 ; 49.989       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a7~porta_address_reg0  ;
; 49.759 ; 49.989       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a7~porta_we_reg        ;
; 49.759 ; 49.989       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a8~porta_address_reg0  ;
; 49.759 ; 49.989       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a8~porta_we_reg        ;
; 49.759 ; 49.989       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a9~porta_address_reg0  ;
; 49.759 ; 49.989       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a9~porta_we_reg        ;
; 49.760 ; 49.990       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a0                     ;
; 49.760 ; 49.990       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a1                     ;
; 49.760 ; 49.990       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a10~porta_datain_reg0  ;
; 49.760 ; 49.990       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a11~porta_address_reg0 ;
; 49.760 ; 49.990       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a11~porta_we_reg       ;
; 49.760 ; 49.990       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a13                    ;
+--------+--------------+----------------+-----------------+---------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                  ;
+----------------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+----------------+------------+-------+-------+------------+---------------------------------------------------+
; dram_addr[*]   ; in_Clock   ; 3.410 ; 4.176 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[0]  ; in_Clock   ; 3.200 ; 3.945 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[1]  ; in_Clock   ; 3.410 ; 4.176 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[2]  ; in_Clock   ; 3.056 ; 3.772 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[3]  ; in_Clock   ; 3.221 ; 3.952 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[4]  ; in_Clock   ; 3.217 ; 3.962 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[5]  ; in_Clock   ; 3.353 ; 4.132 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[6]  ; in_Clock   ; 3.246 ; 3.986 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[7]  ; in_Clock   ; 3.087 ; 3.805 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[8]  ; in_Clock   ; 3.186 ; 3.923 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[9]  ; in_Clock   ; 3.207 ; 3.954 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[10] ; in_Clock   ; 3.380 ; 4.159 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[11] ; in_Clock   ; 3.162 ; 3.902 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[12] ; in_Clock   ; 3.264 ; 4.027 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[13] ; in_Clock   ; 3.232 ; 3.982 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[14] ; in_Clock   ; 3.149 ; 3.890 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[15] ; in_Clock   ; 3.287 ; 4.054 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
; retrieve_image ; in_Clock   ; 3.442 ; 4.168 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
; rx_serial      ; in_Clock   ; 2.488 ; 3.075 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
+----------------+------------+-------+-------+------------+---------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                     ;
+----------------+------------+--------+--------+------------+---------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+----------------+------------+--------+--------+------------+---------------------------------------------------+
; dram_addr[*]   ; in_Clock   ; -2.613 ; -3.310 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[0]  ; in_Clock   ; -2.724 ; -3.447 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[1]  ; in_Clock   ; -2.925 ; -3.668 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[2]  ; in_Clock   ; -2.613 ; -3.310 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[3]  ; in_Clock   ; -2.772 ; -3.484 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[4]  ; in_Clock   ; -2.739 ; -3.462 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[5]  ; in_Clock   ; -2.870 ; -3.626 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[6]  ; in_Clock   ; -2.796 ; -3.517 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[7]  ; in_Clock   ; -2.643 ; -3.342 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[8]  ; in_Clock   ; -2.737 ; -3.454 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[9]  ; in_Clock   ; -2.729 ; -3.455 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[10] ; in_Clock   ; -2.896 ; -3.650 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[11] ; in_Clock   ; -2.713 ; -3.434 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[12] ; in_Clock   ; -2.804 ; -3.538 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[13] ; in_Clock   ; -2.781 ; -3.510 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[14] ; in_Clock   ; -2.700 ; -3.421 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[15] ; in_Clock   ; -2.827 ; -3.559 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
; retrieve_image ; in_Clock   ; -2.439 ; -3.093 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
; rx_serial      ; in_Clock   ; -2.055 ; -2.641 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
+----------------+------------+--------+--------+------------+---------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                       ;
+---------------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+---------------+------------+-------+-------+------------+---------------------------------------------------+
; dram_data[*]  ; in_Clock   ; 6.234 ; 6.534 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_data[0] ; in_Clock   ; 6.203 ; 6.534 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_data[1] ; in_Clock   ; 4.958 ; 5.203 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_data[2] ; in_Clock   ; 5.364 ; 5.631 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_data[3] ; in_Clock   ; 6.234 ; 6.523 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_data[4] ; in_Clock   ; 5.711 ; 5.989 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_data[5] ; in_Clock   ; 5.353 ; 5.569 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_data[6] ; in_Clock   ; 5.913 ; 6.169 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_data[7] ; in_Clock   ; 5.303 ; 5.497 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
; retrieve_done ; in_Clock   ; 2.981 ; 3.139 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
; tx_active     ; in_Clock   ; 3.355 ; 3.565 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
; tx_serial     ; in_Clock   ; 3.369 ; 3.638 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
; write_done    ; in_Clock   ; 2.909 ; 3.107 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
+---------------+------------+-------+-------+------------+---------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                               ;
+---------------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+---------------+------------+-------+-------+------------+---------------------------------------------------+
; dram_data[*]  ; in_Clock   ; 2.810 ; 2.971 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_data[0] ; in_Clock   ; 4.140 ; 4.412 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_data[1] ; in_Clock   ; 3.424 ; 3.620 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_data[2] ; in_Clock   ; 3.557 ; 3.760 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_data[3] ; in_Clock   ; 4.148 ; 4.393 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_data[4] ; in_Clock   ; 3.866 ; 4.074 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_data[5] ; in_Clock   ; 3.417 ; 3.584 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_data[6] ; in_Clock   ; 3.328 ; 3.537 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_data[7] ; in_Clock   ; 2.810 ; 2.971 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
; retrieve_done ; in_Clock   ; 2.632 ; 2.784 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
; tx_active     ; in_Clock   ; 2.989 ; 3.192 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
; tx_serial     ; in_Clock   ; 3.005 ; 3.263 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
; write_done    ; in_Clock   ; 2.562 ; 2.752 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
+---------------+------------+-------+-------+------------+---------------------------------------------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                            ;
+----------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                              ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                   ; 92.940 ; 0.145 ; N/A      ; N/A     ; 9.577               ;
;  in_Clock                                          ; N/A    ; N/A   ; N/A      ; N/A     ; 9.577               ;
;  mypll|altpll_component|auto_generated|pll1|clk[0] ; 92.940 ; 0.145 ; N/A      ; N/A     ; 49.698              ;
; Design-wide TNS                                    ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  in_Clock                                          ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+----------------------------------------------------+--------+-------+----------+---------+---------------------+


+--------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                  ;
+----------------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+----------------+------------+-------+-------+------------+---------------------------------------------------+
; dram_addr[*]   ; in_Clock   ; 6.457 ; 6.975 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[0]  ; in_Clock   ; 6.034 ; 6.574 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[1]  ; in_Clock   ; 6.457 ; 6.975 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[2]  ; in_Clock   ; 5.768 ; 6.223 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[3]  ; in_Clock   ; 6.077 ; 6.531 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[4]  ; in_Clock   ; 6.080 ; 6.608 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[5]  ; in_Clock   ; 6.363 ; 6.927 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[6]  ; in_Clock   ; 6.125 ; 6.617 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[7]  ; in_Clock   ; 5.811 ; 6.280 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[8]  ; in_Clock   ; 6.038 ; 6.517 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[9]  ; in_Clock   ; 6.065 ; 6.597 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[10] ; in_Clock   ; 6.410 ; 6.965 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[11] ; in_Clock   ; 6.013 ; 6.500 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[12] ; in_Clock   ; 6.262 ; 6.770 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[13] ; in_Clock   ; 6.133 ; 6.629 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[14] ; in_Clock   ; 6.023 ; 6.516 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[15] ; in_Clock   ; 6.294 ; 6.817 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
; retrieve_image ; in_Clock   ; 6.751 ; 7.151 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
; rx_serial      ; in_Clock   ; 4.788 ; 5.112 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
+----------------+------------+-------+-------+------------+---------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                     ;
+----------------+------------+--------+--------+------------+---------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+----------------+------------+--------+--------+------------+---------------------------------------------------+
; dram_addr[*]   ; in_Clock   ; -2.613 ; -3.310 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[0]  ; in_Clock   ; -2.724 ; -3.447 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[1]  ; in_Clock   ; -2.925 ; -3.668 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[2]  ; in_Clock   ; -2.613 ; -3.310 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[3]  ; in_Clock   ; -2.772 ; -3.484 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[4]  ; in_Clock   ; -2.739 ; -3.462 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[5]  ; in_Clock   ; -2.870 ; -3.626 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[6]  ; in_Clock   ; -2.796 ; -3.517 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[7]  ; in_Clock   ; -2.643 ; -3.342 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[8]  ; in_Clock   ; -2.737 ; -3.454 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[9]  ; in_Clock   ; -2.729 ; -3.455 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[10] ; in_Clock   ; -2.896 ; -3.650 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[11] ; in_Clock   ; -2.713 ; -3.434 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[12] ; in_Clock   ; -2.804 ; -3.538 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[13] ; in_Clock   ; -2.781 ; -3.510 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[14] ; in_Clock   ; -2.700 ; -3.421 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[15] ; in_Clock   ; -2.827 ; -3.559 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
; retrieve_image ; in_Clock   ; -2.439 ; -3.093 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
; rx_serial      ; in_Clock   ; -2.055 ; -2.641 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
+----------------+------------+--------+--------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                         ;
+---------------+------------+--------+--------+------------+---------------------------------------------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+---------------+------------+--------+--------+------------+---------------------------------------------------+
; dram_data[*]  ; in_Clock   ; 12.238 ; 12.157 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_data[0] ; in_Clock   ; 12.238 ; 12.157 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_data[1] ; in_Clock   ; 9.721  ; 9.766  ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_data[2] ; in_Clock   ; 10.455 ; 10.484 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_data[3] ; in_Clock   ; 12.161 ; 12.004 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_data[4] ; in_Clock   ; 11.317 ; 11.123 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_data[5] ; in_Clock   ; 10.516 ; 10.493 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_data[6] ; in_Clock   ; 11.692 ; 11.572 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_data[7] ; in_Clock   ; 10.340 ; 10.388 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
; retrieve_done ; in_Clock   ; 5.865  ; 5.794  ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
; tx_active     ; in_Clock   ; 6.606  ; 6.525  ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
; tx_serial     ; in_Clock   ; 6.583  ; 6.690  ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
; write_done    ; in_Clock   ; 5.750  ; 5.819  ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
+---------------+------------+--------+--------+------------+---------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                               ;
+---------------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+---------------+------------+-------+-------+------------+---------------------------------------------------+
; dram_data[*]  ; in_Clock   ; 2.810 ; 2.971 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_data[0] ; in_Clock   ; 4.140 ; 4.412 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_data[1] ; in_Clock   ; 3.424 ; 3.620 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_data[2] ; in_Clock   ; 3.557 ; 3.760 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_data[3] ; in_Clock   ; 4.148 ; 4.393 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_data[4] ; in_Clock   ; 3.866 ; 4.074 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_data[5] ; in_Clock   ; 3.417 ; 3.584 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_data[6] ; in_Clock   ; 3.328 ; 3.537 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_data[7] ; in_Clock   ; 2.810 ; 2.971 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
; retrieve_done ; in_Clock   ; 2.632 ; 2.784 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
; tx_active     ; in_Clock   ; 2.989 ; 3.192 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
; tx_serial     ; in_Clock   ; 3.005 ; 3.263 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
; write_done    ; in_Clock   ; 2.562 ; 2.752 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
+---------------+------------+-------+-------+------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; dram_data[0]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dram_data[1]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dram_data[2]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dram_data[3]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dram_data[4]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dram_data[5]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dram_data[6]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dram_data[7]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; write_done    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tx_serial     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; retrieve_done ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tx_active     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; ram_mode                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; retrieve_image          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dram_addr[14]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dram_addr[15]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dram_addr[13]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; in_Clock                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dram_addr[0]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dram_addr[1]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dram_addr[2]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dram_addr[3]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dram_addr[4]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dram_addr[5]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dram_addr[6]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dram_addr[7]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dram_addr[8]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dram_addr[9]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dram_addr[10]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dram_addr[11]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dram_addr[12]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; rx_serial               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; dram_data[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; dram_data[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; dram_data[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; dram_data[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; dram_data[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; dram_data[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; dram_data[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; dram_data[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; write_done    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; tx_serial     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; retrieve_done ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; tx_active     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; dram_data[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; dram_data[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; dram_data[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; dram_data[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; dram_data[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; dram_data[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; dram_data[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; dram_data[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; write_done    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; tx_serial     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; retrieve_done ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; tx_active     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; dram_data[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; dram_data[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; dram_data[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; dram_data[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; dram_data[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; dram_data[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; dram_data[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; dram_data[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; write_done    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; tx_serial     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; retrieve_done ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; tx_active     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                   ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 4484     ; 0        ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                    ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 4484     ; 0        ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 18    ; 18   ;
; Unconstrained Input Port Paths  ; 24    ; 24   ;
; Unconstrained Output Ports      ; 12    ; 12   ;
; Unconstrained Output Port Paths ; 92    ; 92   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 15.0.0 Build 145 04/22/2015 SJ Full Version
    Info: Processing started: Sun Mar 25 00:06:09 2018
Info: Command: quartus_sta uart_control -c uart_control
Info: qsta_default_script.tcl version: #11
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'uart_control.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name in_Clock in_Clock
    Info (332110): create_generated_clock -source {mypll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 5 -duty_cycle 50.00 -name {mypll|altpll_component|auto_generated|pll1|clk[0]} {mypll|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 92.940
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    92.940               0.000 mypll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.343
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.343               0.000 mypll|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.894
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.894               0.000 in_Clock 
    Info (332119):    49.698               0.000 mypll|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 93.389
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    93.389               0.000 mypll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.344
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.344               0.000 mypll|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.890
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.890               0.000 in_Clock 
    Info (332119):    49.702               0.000 mypll|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 95.979
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    95.979               0.000 mypll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.145
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.145               0.000 mypll|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.577
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.577               0.000 in_Clock 
    Info (332119):    49.757               0.000 mypll|altpll_component|auto_generated|pll1|clk[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 847 megabytes
    Info: Processing ended: Sun Mar 25 00:06:14 2018
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:03


