<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\jbmav\Documents\FPGA\RGB_screen\impl\gwsynthesis\RGB_screen.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Users\jbmav\Documents\FPGA\RGB_screen\src\RGB_screen.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.11.01 Education (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sun Jun  8 20:44:42 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>174</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>100</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>XTAL_IN</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.519</td>
<td></td>
<td></td>
<td>XTAL_IN_ibuf/I </td>
</tr>
<tr>
<td>2</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>5.005</td>
<td>199.800
<td>0.000</td>
<td>2.503</td>
<td>XTAL_IN_ibuf/I</td>
<td>XTAL_IN</td>
<td>chip_pll/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>3</td>
<td>chip_pll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>5.005</td>
<td>199.800
<td>0.000</td>
<td>2.503</td>
<td>XTAL_IN_ibuf/I</td>
<td>XTAL_IN</td>
<td>chip_pll/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>4</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>110.110</td>
<td>9.082
<td>0.000</td>
<td>55.055</td>
<td>XTAL_IN_ibuf/I</td>
<td>XTAL_IN</td>
<td>chip_pll/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>5</td>
<td>chip_pll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>15.015</td>
<td>66.600
<td>0.000</td>
<td>7.508</td>
<td>XTAL_IN_ibuf/I</td>
<td>XTAL_IN</td>
<td>chip_pll/rpll_inst/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>9.082(MHz)</td>
<td>81.949(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of XTAL_IN!</h4>
<h4>No timing paths to get frequency of chip_pll/rpll_inst/CLKOUT.default_gen_clk!</h4>
<h4>No timing paths to get frequency of chip_pll/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of chip_pll/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>XTAL_IN</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>XTAL_IN</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>chip_pll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>chip_pll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>chip_pll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>chip_pll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>97.907</td>
<td>VGAMod_inst/PixelCount_1_s0/Q</td>
<td>VGAMod_inst/PixelCount_0_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>110.110</td>
<td>0.000</td>
<td>11.803</td>
</tr>
<tr>
<td>2</td>
<td>98.550</td>
<td>VGAMod_inst/PixelCount_1_s0/Q</td>
<td>VGAMod_inst/PixelCount_10_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>110.110</td>
<td>0.000</td>
<td>11.160</td>
</tr>
<tr>
<td>3</td>
<td>99.442</td>
<td>VGAMod_inst/PixelCount_1_s0/Q</td>
<td>VGAMod_inst/PixelCount_11_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>110.110</td>
<td>0.000</td>
<td>10.268</td>
</tr>
<tr>
<td>4</td>
<td>99.494</td>
<td>VGAMod_inst/PixelCount_1_s0/Q</td>
<td>VGAMod_inst/PixelCount_9_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>110.110</td>
<td>0.000</td>
<td>10.216</td>
</tr>
<tr>
<td>5</td>
<td>99.494</td>
<td>VGAMod_inst/PixelCount_1_s0/Q</td>
<td>VGAMod_inst/PixelCount_13_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>110.110</td>
<td>0.000</td>
<td>10.216</td>
</tr>
<tr>
<td>6</td>
<td>99.504</td>
<td>VGAMod_inst/PixelCount_1_s0/Q</td>
<td>VGAMod_inst/PixelCount_4_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>110.110</td>
<td>0.000</td>
<td>10.206</td>
</tr>
<tr>
<td>7</td>
<td>99.561</td>
<td>VGAMod_inst/PixelCount_1_s0/Q</td>
<td>VGAMod_inst/PixelCount_5_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>110.110</td>
<td>0.000</td>
<td>10.149</td>
</tr>
<tr>
<td>8</td>
<td>99.561</td>
<td>VGAMod_inst/PixelCount_1_s0/Q</td>
<td>VGAMod_inst/PixelCount_12_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>110.110</td>
<td>0.000</td>
<td>10.149</td>
</tr>
<tr>
<td>9</td>
<td>99.571</td>
<td>VGAMod_inst/PixelCount_1_s0/Q</td>
<td>VGAMod_inst/PixelCount_8_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>110.110</td>
<td>0.000</td>
<td>10.139</td>
</tr>
<tr>
<td>10</td>
<td>99.571</td>
<td>VGAMod_inst/PixelCount_1_s0/Q</td>
<td>VGAMod_inst/PixelCount_6_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>110.110</td>
<td>0.000</td>
<td>10.139</td>
</tr>
<tr>
<td>11</td>
<td>99.590</td>
<td>VGAMod_inst/PixelCount_1_s0/Q</td>
<td>VGAMod_inst/PixelCount_15_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>110.110</td>
<td>0.000</td>
<td>10.120</td>
</tr>
<tr>
<td>12</td>
<td>99.590</td>
<td>VGAMod_inst/PixelCount_1_s0/Q</td>
<td>VGAMod_inst/PixelCount_14_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>110.110</td>
<td>0.000</td>
<td>10.120</td>
</tr>
<tr>
<td>13</td>
<td>99.771</td>
<td>VGAMod_inst/PixelCount_1_s0/Q</td>
<td>VGAMod_inst/PixelCount_7_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>110.110</td>
<td>0.000</td>
<td>9.939</td>
</tr>
<tr>
<td>14</td>
<td>99.781</td>
<td>VGAMod_inst/PixelCount_1_s0/Q</td>
<td>VGAMod_inst/PixelCount_2_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>110.110</td>
<td>0.000</td>
<td>9.929</td>
</tr>
<tr>
<td>15</td>
<td>100.436</td>
<td>VGAMod_inst/PixelCount_1_s0/Q</td>
<td>VGAMod_inst/LineCount_3_s1/CE</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>110.110</td>
<td>0.000</td>
<td>9.631</td>
</tr>
<tr>
<td>16</td>
<td>100.803</td>
<td>VGAMod_inst/PixelCount_1_s0/Q</td>
<td>VGAMod_inst/LineCount_0_s1/CE</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>110.110</td>
<td>0.000</td>
<td>9.264</td>
</tr>
<tr>
<td>17</td>
<td>100.803</td>
<td>VGAMod_inst/PixelCount_1_s0/Q</td>
<td>VGAMod_inst/LineCount_5_s1/CE</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>110.110</td>
<td>0.000</td>
<td>9.264</td>
</tr>
<tr>
<td>18</td>
<td>100.803</td>
<td>VGAMod_inst/PixelCount_1_s0/Q</td>
<td>VGAMod_inst/LineCount_6_s1/CE</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>110.110</td>
<td>0.000</td>
<td>9.264</td>
</tr>
<tr>
<td>19</td>
<td>100.841</td>
<td>VGAMod_inst/PixelCount_1_s0/Q</td>
<td>VGAMod_inst/LineCount_1_s1/CE</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>110.110</td>
<td>0.000</td>
<td>9.226</td>
</tr>
<tr>
<td>20</td>
<td>100.841</td>
<td>VGAMod_inst/PixelCount_1_s0/Q</td>
<td>VGAMod_inst/LineCount_2_s1/CE</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>110.110</td>
<td>0.000</td>
<td>9.226</td>
</tr>
<tr>
<td>21</td>
<td>101.203</td>
<td>VGAMod_inst/PixelCount_1_s0/Q</td>
<td>VGAMod_inst/LineCount_15_s1/CE</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>110.110</td>
<td>0.000</td>
<td>8.864</td>
</tr>
<tr>
<td>22</td>
<td>101.203</td>
<td>VGAMod_inst/PixelCount_1_s0/Q</td>
<td>VGAMod_inst/LineCount_4_s1/CE</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>110.110</td>
<td>0.000</td>
<td>8.864</td>
</tr>
<tr>
<td>23</td>
<td>101.203</td>
<td>VGAMod_inst/PixelCount_1_s0/Q</td>
<td>VGAMod_inst/LineCount_7_s1/CE</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>110.110</td>
<td>0.000</td>
<td>8.864</td>
</tr>
<tr>
<td>24</td>
<td>101.203</td>
<td>VGAMod_inst/PixelCount_1_s0/Q</td>
<td>VGAMod_inst/LineCount_14_s1/CE</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>110.110</td>
<td>0.000</td>
<td>8.864</td>
</tr>
<tr>
<td>25</td>
<td>101.210</td>
<td>VGAMod_inst/PixelCount_1_s0/Q</td>
<td>VGAMod_inst/LineCount_8_s1/CE</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>110.110</td>
<td>0.000</td>
<td>8.856</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.708</td>
<td>VGAMod_inst/LineCount_10_s1/Q</td>
<td>VGAMod_inst/LineCount_10_s1/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>2</td>
<td>0.709</td>
<td>VGAMod_inst/LineCount_0_s1/Q</td>
<td>VGAMod_inst/LineCount_0_s1/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>3</td>
<td>0.709</td>
<td>VGAMod_inst/LineCount_6_s1/Q</td>
<td>VGAMod_inst/LineCount_6_s1/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>4</td>
<td>0.709</td>
<td>VGAMod_inst/LineCount_12_s1/Q</td>
<td>VGAMod_inst/LineCount_12_s1/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>5</td>
<td>0.709</td>
<td>VGAMod_inst/LineCount_14_s1/Q</td>
<td>VGAMod_inst/LineCount_14_s1/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>6</td>
<td>0.709</td>
<td>VGAMod_inst/PixelCount_10_s0/Q</td>
<td>VGAMod_inst/PixelCount_10_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>7</td>
<td>0.710</td>
<td>VGAMod_inst/LineCount_1_s1/Q</td>
<td>VGAMod_inst/LineCount_1_s1/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>8</td>
<td>0.710</td>
<td>VGAMod_inst/LineCount_8_s1/Q</td>
<td>VGAMod_inst/LineCount_8_s1/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>9</td>
<td>0.711</td>
<td>VGAMod_inst/PixelCount_0_s0/Q</td>
<td>VGAMod_inst/PixelCount_0_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.711</td>
</tr>
<tr>
<td>10</td>
<td>0.711</td>
<td>VGAMod_inst/PixelCount_3_s0/Q</td>
<td>VGAMod_inst/PixelCount_3_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.711</td>
</tr>
<tr>
<td>11</td>
<td>0.711</td>
<td>VGAMod_inst/PixelCount_4_s0/Q</td>
<td>VGAMod_inst/PixelCount_4_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.711</td>
</tr>
<tr>
<td>12</td>
<td>0.711</td>
<td>VGAMod_inst/PixelCount_5_s0/Q</td>
<td>VGAMod_inst/PixelCount_5_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.711</td>
</tr>
<tr>
<td>13</td>
<td>0.711</td>
<td>VGAMod_inst/PixelCount_8_s0/Q</td>
<td>VGAMod_inst/PixelCount_8_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.711</td>
</tr>
<tr>
<td>14</td>
<td>0.711</td>
<td>VGAMod_inst/PixelCount_15_s0/Q</td>
<td>VGAMod_inst/PixelCount_15_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.711</td>
</tr>
<tr>
<td>15</td>
<td>0.712</td>
<td>VGAMod_inst/PixelCount_9_s0/Q</td>
<td>VGAMod_inst/PixelCount_9_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.712</td>
</tr>
<tr>
<td>16</td>
<td>0.892</td>
<td>VGAMod_inst/LineCount_15_s1/Q</td>
<td>VGAMod_inst/LineCount_15_s1/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.892</td>
</tr>
<tr>
<td>17</td>
<td>0.893</td>
<td>VGAMod_inst/PixelCount_11_s0/Q</td>
<td>VGAMod_inst/PixelCount_11_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.893</td>
</tr>
<tr>
<td>18</td>
<td>0.894</td>
<td>VGAMod_inst/LineCount_13_s1/Q</td>
<td>VGAMod_inst/LineCount_13_s1/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.894</td>
</tr>
<tr>
<td>19</td>
<td>0.894</td>
<td>VGAMod_inst/LineCount_3_s1/Q</td>
<td>VGAMod_inst/LineCount_3_s1/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.894</td>
</tr>
<tr>
<td>20</td>
<td>0.946</td>
<td>VGAMod_inst/LineCount_1_s1/Q</td>
<td>VGAMod_inst/LineCount_2_s1/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.946</td>
</tr>
<tr>
<td>21</td>
<td>1.060</td>
<td>VGAMod_inst/LineCount_4_s1/Q</td>
<td>VGAMod_inst/LineCount_4_s1/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.060</td>
</tr>
<tr>
<td>22</td>
<td>1.060</td>
<td>VGAMod_inst/LineCount_11_s1/Q</td>
<td>VGAMod_inst/LineCount_11_s1/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.060</td>
</tr>
<tr>
<td>23</td>
<td>1.061</td>
<td>VGAMod_inst/LineCount_9_s1/Q</td>
<td>VGAMod_inst/LineCount_9_s1/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.061</td>
</tr>
<tr>
<td>24</td>
<td>1.061</td>
<td>VGAMod_inst/PixelCount_12_s0/Q</td>
<td>VGAMod_inst/PixelCount_12_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.061</td>
</tr>
<tr>
<td>25</td>
<td>1.062</td>
<td>VGAMod_inst/PixelCount_14_s0/Q</td>
<td>VGAMod_inst/PixelCount_14_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.062</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>53.727</td>
<td>54.977</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>VGAMod_inst/PixelCount_15_s0</td>
</tr>
<tr>
<td>2</td>
<td>53.727</td>
<td>54.977</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>VGAMod_inst/PixelCount_13_s0</td>
</tr>
<tr>
<td>3</td>
<td>53.727</td>
<td>54.977</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>VGAMod_inst/PixelCount_9_s0</td>
</tr>
<tr>
<td>4</td>
<td>53.727</td>
<td>54.977</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>VGAMod_inst/PixelCount_1_s0</td>
</tr>
<tr>
<td>5</td>
<td>53.727</td>
<td>54.977</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>VGAMod_inst/LineCount_0_s1</td>
</tr>
<tr>
<td>6</td>
<td>53.727</td>
<td>54.977</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>VGAMod_inst/LineCount_1_s1</td>
</tr>
<tr>
<td>7</td>
<td>53.727</td>
<td>54.977</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>VGAMod_inst/PixelCount_2_s0</td>
</tr>
<tr>
<td>8</td>
<td>53.727</td>
<td>54.977</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>VGAMod_inst/LineCount_2_s1</td>
</tr>
<tr>
<td>9</td>
<td>53.727</td>
<td>54.977</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>VGAMod_inst/LineCount_3_s1</td>
</tr>
<tr>
<td>10</td>
<td>53.727</td>
<td>54.977</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>VGAMod_inst/PixelCount_10_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>97.907</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.382</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>112.290</td>
</tr>
<tr>
<td class="label">From</td>
<td>VGAMod_inst/PixelCount_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VGAMod_inst/PixelCount_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.336</td>
<td>2.336</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.580</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C15[0][B]</td>
<td>VGAMod_inst/PixelCount_1_s0/CLK</td>
</tr>
<tr>
<td>3.038</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R15C15[0][B]</td>
<td style=" font-weight:bold;">VGAMod_inst/PixelCount_1_s0/Q</td>
</tr>
<tr>
<td>4.679</td>
<td>1.641</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[2][B]</td>
<td>VGAMod_inst/n93_s3/I1</td>
</tr>
<tr>
<td>5.778</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R15C24[2][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n93_s3/F</td>
</tr>
<tr>
<td>5.800</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[2][A]</td>
<td>VGAMod_inst/LineCount_14_s5/I2</td>
</tr>
<tr>
<td>6.832</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R15C24[2][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/LineCount_14_s5/F</td>
</tr>
<tr>
<td>8.000</td>
<td>1.168</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[2][A]</td>
<td>VGAMod_inst/LineCount_14_s3/I3</td>
</tr>
<tr>
<td>9.032</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>30</td>
<td>R15C17[2][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/LineCount_14_s3/F</td>
</tr>
<tr>
<td>13.283</td>
<td>4.251</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C15[1][A]</td>
<td>VGAMod_inst/n97_s3/I1</td>
</tr>
<tr>
<td>14.382</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C15[1][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n97_s3/F</td>
</tr>
<tr>
<td>14.382</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C15[1][A]</td>
<td style=" font-weight:bold;">VGAMod_inst/PixelCount_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>110.110</td>
<td>110.110</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>110.110</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>112.446</td>
<td>2.336</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>112.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C15[1][A]</td>
<td>VGAMod_inst/PixelCount_0_s0/CLK</td>
</tr>
<tr>
<td>112.290</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C15[1][A]</td>
<td>VGAMod_inst/PixelCount_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>110.110</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.262, 36.111%; route: 7.082, 60.006%; tC2Q: 0.458, 3.883%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>98.550</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.739</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>112.290</td>
</tr>
<tr>
<td class="label">From</td>
<td>VGAMod_inst/PixelCount_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VGAMod_inst/PixelCount_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.336</td>
<td>2.336</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.580</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C15[0][B]</td>
<td>VGAMod_inst/PixelCount_1_s0/CLK</td>
</tr>
<tr>
<td>3.038</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R15C15[0][B]</td>
<td style=" font-weight:bold;">VGAMod_inst/PixelCount_1_s0/Q</td>
</tr>
<tr>
<td>4.679</td>
<td>1.641</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[2][B]</td>
<td>VGAMod_inst/n93_s3/I1</td>
</tr>
<tr>
<td>5.778</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R15C24[2][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n93_s3/F</td>
</tr>
<tr>
<td>5.800</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[2][A]</td>
<td>VGAMod_inst/LineCount_14_s5/I2</td>
</tr>
<tr>
<td>6.832</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R15C24[2][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/LineCount_14_s5/F</td>
</tr>
<tr>
<td>8.000</td>
<td>1.168</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[2][A]</td>
<td>VGAMod_inst/LineCount_14_s3/I3</td>
</tr>
<tr>
<td>9.032</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>30</td>
<td>R15C17[2][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/LineCount_14_s3/F</td>
</tr>
<tr>
<td>12.640</td>
<td>3.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C18[1][A]</td>
<td>VGAMod_inst/n87_s2/I0</td>
</tr>
<tr>
<td>13.739</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C18[1][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n87_s2/F</td>
</tr>
<tr>
<td>13.739</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C18[1][A]</td>
<td style=" font-weight:bold;">VGAMod_inst/PixelCount_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>110.110</td>
<td>110.110</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>110.110</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>112.446</td>
<td>2.336</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>112.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C18[1][A]</td>
<td>VGAMod_inst/PixelCount_10_s0/CLK</td>
</tr>
<tr>
<td>112.290</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C18[1][A]</td>
<td>VGAMod_inst/PixelCount_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>110.110</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.262, 38.191%; route: 6.439, 57.702%; tC2Q: 0.458, 4.107%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>99.442</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.848</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>112.290</td>
</tr>
<tr>
<td class="label">From</td>
<td>VGAMod_inst/PixelCount_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VGAMod_inst/PixelCount_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.336</td>
<td>2.336</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.580</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C15[0][B]</td>
<td>VGAMod_inst/PixelCount_1_s0/CLK</td>
</tr>
<tr>
<td>3.038</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R15C15[0][B]</td>
<td style=" font-weight:bold;">VGAMod_inst/PixelCount_1_s0/Q</td>
</tr>
<tr>
<td>4.679</td>
<td>1.641</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[2][B]</td>
<td>VGAMod_inst/n93_s3/I1</td>
</tr>
<tr>
<td>5.778</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R15C24[2][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n93_s3/F</td>
</tr>
<tr>
<td>5.800</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[2][A]</td>
<td>VGAMod_inst/LineCount_14_s5/I2</td>
</tr>
<tr>
<td>6.832</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R15C24[2][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/LineCount_14_s5/F</td>
</tr>
<tr>
<td>8.000</td>
<td>1.168</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[2][A]</td>
<td>VGAMod_inst/LineCount_14_s3/I3</td>
</tr>
<tr>
<td>9.032</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>30</td>
<td>R15C17[2][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/LineCount_14_s3/F</td>
</tr>
<tr>
<td>11.816</td>
<td>2.784</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[2][A]</td>
<td>VGAMod_inst/n86_s2/I2</td>
</tr>
<tr>
<td>12.848</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C21[2][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n86_s2/F</td>
</tr>
<tr>
<td>12.848</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[2][A]</td>
<td style=" font-weight:bold;">VGAMod_inst/PixelCount_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>110.110</td>
<td>110.110</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>110.110</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>112.446</td>
<td>2.336</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>112.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[2][A]</td>
<td>VGAMod_inst/PixelCount_11_s0/CLK</td>
</tr>
<tr>
<td>112.290</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C21[2][A]</td>
<td>VGAMod_inst/PixelCount_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>110.110</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.195, 40.854%; route: 5.615, 54.683%; tC2Q: 0.458, 4.464%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>99.494</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.796</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>112.290</td>
</tr>
<tr>
<td class="label">From</td>
<td>VGAMod_inst/PixelCount_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VGAMod_inst/PixelCount_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.336</td>
<td>2.336</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.580</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C15[0][B]</td>
<td>VGAMod_inst/PixelCount_1_s0/CLK</td>
</tr>
<tr>
<td>3.038</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R15C15[0][B]</td>
<td style=" font-weight:bold;">VGAMod_inst/PixelCount_1_s0/Q</td>
</tr>
<tr>
<td>4.679</td>
<td>1.641</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[2][B]</td>
<td>VGAMod_inst/n93_s3/I1</td>
</tr>
<tr>
<td>5.778</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R15C24[2][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n93_s3/F</td>
</tr>
<tr>
<td>5.800</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[2][A]</td>
<td>VGAMod_inst/LineCount_14_s5/I2</td>
</tr>
<tr>
<td>6.832</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R15C24[2][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/LineCount_14_s5/F</td>
</tr>
<tr>
<td>8.000</td>
<td>1.168</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[2][A]</td>
<td>VGAMod_inst/LineCount_14_s3/I3</td>
</tr>
<tr>
<td>9.032</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>30</td>
<td>R15C17[2][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/LineCount_14_s3/F</td>
</tr>
<tr>
<td>11.697</td>
<td>2.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[1][A]</td>
<td>VGAMod_inst/n88_s2/I2</td>
</tr>
<tr>
<td>12.796</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C23[1][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n88_s2/F</td>
</tr>
<tr>
<td>12.796</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[1][A]</td>
<td style=" font-weight:bold;">VGAMod_inst/PixelCount_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>110.110</td>
<td>110.110</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>110.110</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>112.446</td>
<td>2.336</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>112.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[1][A]</td>
<td>VGAMod_inst/PixelCount_9_s0/CLK</td>
</tr>
<tr>
<td>112.290</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C23[1][A]</td>
<td>VGAMod_inst/PixelCount_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>110.110</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.262, 41.718%; route: 5.496, 53.796%; tC2Q: 0.458, 4.486%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>99.494</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.796</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>112.290</td>
</tr>
<tr>
<td class="label">From</td>
<td>VGAMod_inst/PixelCount_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VGAMod_inst/PixelCount_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.336</td>
<td>2.336</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.580</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C15[0][B]</td>
<td>VGAMod_inst/PixelCount_1_s0/CLK</td>
</tr>
<tr>
<td>3.038</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R15C15[0][B]</td>
<td style=" font-weight:bold;">VGAMod_inst/PixelCount_1_s0/Q</td>
</tr>
<tr>
<td>4.679</td>
<td>1.641</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[2][B]</td>
<td>VGAMod_inst/n93_s3/I1</td>
</tr>
<tr>
<td>5.778</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R15C24[2][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n93_s3/F</td>
</tr>
<tr>
<td>5.800</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[2][A]</td>
<td>VGAMod_inst/LineCount_14_s5/I2</td>
</tr>
<tr>
<td>6.832</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R15C24[2][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/LineCount_14_s5/F</td>
</tr>
<tr>
<td>8.000</td>
<td>1.168</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[2][A]</td>
<td>VGAMod_inst/LineCount_14_s3/I3</td>
</tr>
<tr>
<td>9.032</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>30</td>
<td>R15C17[2][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/LineCount_14_s3/F</td>
</tr>
<tr>
<td>11.697</td>
<td>2.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[2][B]</td>
<td>VGAMod_inst/n84_s2/I0</td>
</tr>
<tr>
<td>12.796</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C23[2][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n84_s2/F</td>
</tr>
<tr>
<td>12.796</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[2][B]</td>
<td style=" font-weight:bold;">VGAMod_inst/PixelCount_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>110.110</td>
<td>110.110</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>110.110</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>112.446</td>
<td>2.336</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>112.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[2][B]</td>
<td>VGAMod_inst/PixelCount_13_s0/CLK</td>
</tr>
<tr>
<td>112.290</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C23[2][B]</td>
<td>VGAMod_inst/PixelCount_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>110.110</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.262, 41.718%; route: 5.496, 53.796%; tC2Q: 0.458, 4.486%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>99.504</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.786</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>112.290</td>
</tr>
<tr>
<td class="label">From</td>
<td>VGAMod_inst/PixelCount_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VGAMod_inst/PixelCount_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.336</td>
<td>2.336</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.580</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C15[0][B]</td>
<td>VGAMod_inst/PixelCount_1_s0/CLK</td>
</tr>
<tr>
<td>3.038</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R15C15[0][B]</td>
<td style=" font-weight:bold;">VGAMod_inst/PixelCount_1_s0/Q</td>
</tr>
<tr>
<td>4.679</td>
<td>1.641</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[2][B]</td>
<td>VGAMod_inst/n93_s3/I1</td>
</tr>
<tr>
<td>5.778</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R15C24[2][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n93_s3/F</td>
</tr>
<tr>
<td>5.800</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[2][A]</td>
<td>VGAMod_inst/LineCount_14_s5/I2</td>
</tr>
<tr>
<td>6.832</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R15C24[2][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/LineCount_14_s5/F</td>
</tr>
<tr>
<td>8.000</td>
<td>1.168</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[2][A]</td>
<td>VGAMod_inst/LineCount_14_s3/I3</td>
</tr>
<tr>
<td>9.032</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>30</td>
<td>R15C17[2][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/LineCount_14_s3/F</td>
</tr>
<tr>
<td>11.687</td>
<td>2.655</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[1][A]</td>
<td>VGAMod_inst/n93_s2/I0</td>
</tr>
<tr>
<td>12.786</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C22[1][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n93_s2/F</td>
</tr>
<tr>
<td>12.786</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[1][A]</td>
<td style=" font-weight:bold;">VGAMod_inst/PixelCount_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>110.110</td>
<td>110.110</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>110.110</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>112.446</td>
<td>2.336</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>112.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[1][A]</td>
<td>VGAMod_inst/PixelCount_4_s0/CLK</td>
</tr>
<tr>
<td>112.290</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C22[1][A]</td>
<td>VGAMod_inst/PixelCount_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>110.110</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.262, 41.758%; route: 5.486, 53.751%; tC2Q: 0.458, 4.491%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>99.561</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.729</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>112.290</td>
</tr>
<tr>
<td class="label">From</td>
<td>VGAMod_inst/PixelCount_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VGAMod_inst/PixelCount_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.336</td>
<td>2.336</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.580</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C15[0][B]</td>
<td>VGAMod_inst/PixelCount_1_s0/CLK</td>
</tr>
<tr>
<td>3.038</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R15C15[0][B]</td>
<td style=" font-weight:bold;">VGAMod_inst/PixelCount_1_s0/Q</td>
</tr>
<tr>
<td>4.679</td>
<td>1.641</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[2][B]</td>
<td>VGAMod_inst/n93_s3/I1</td>
</tr>
<tr>
<td>5.778</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R15C24[2][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n93_s3/F</td>
</tr>
<tr>
<td>5.800</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[2][A]</td>
<td>VGAMod_inst/LineCount_14_s5/I2</td>
</tr>
<tr>
<td>6.832</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R15C24[2][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/LineCount_14_s5/F</td>
</tr>
<tr>
<td>8.000</td>
<td>1.168</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[2][A]</td>
<td>VGAMod_inst/LineCount_14_s3/I3</td>
</tr>
<tr>
<td>9.032</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>30</td>
<td>R15C17[2][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/LineCount_14_s3/F</td>
</tr>
<tr>
<td>11.697</td>
<td>2.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[0][A]</td>
<td>VGAMod_inst/n92_s2/I2</td>
</tr>
<tr>
<td>12.729</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C23[0][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n92_s2/F</td>
</tr>
<tr>
<td>12.729</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[0][A]</td>
<td style=" font-weight:bold;">VGAMod_inst/PixelCount_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>110.110</td>
<td>110.110</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>110.110</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>112.446</td>
<td>2.336</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>112.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[0][A]</td>
<td>VGAMod_inst/PixelCount_5_s0/CLK</td>
</tr>
<tr>
<td>112.290</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C23[0][A]</td>
<td>VGAMod_inst/PixelCount_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>110.110</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.195, 41.333%; route: 5.496, 54.151%; tC2Q: 0.458, 4.516%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>99.561</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.729</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>112.290</td>
</tr>
<tr>
<td class="label">From</td>
<td>VGAMod_inst/PixelCount_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VGAMod_inst/PixelCount_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.336</td>
<td>2.336</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.580</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C15[0][B]</td>
<td>VGAMod_inst/PixelCount_1_s0/CLK</td>
</tr>
<tr>
<td>3.038</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R15C15[0][B]</td>
<td style=" font-weight:bold;">VGAMod_inst/PixelCount_1_s0/Q</td>
</tr>
<tr>
<td>4.679</td>
<td>1.641</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[2][B]</td>
<td>VGAMod_inst/n93_s3/I1</td>
</tr>
<tr>
<td>5.778</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R15C24[2][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n93_s3/F</td>
</tr>
<tr>
<td>5.800</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[2][A]</td>
<td>VGAMod_inst/LineCount_14_s5/I2</td>
</tr>
<tr>
<td>6.832</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R15C24[2][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/LineCount_14_s5/F</td>
</tr>
<tr>
<td>8.000</td>
<td>1.168</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[2][A]</td>
<td>VGAMod_inst/LineCount_14_s3/I3</td>
</tr>
<tr>
<td>9.032</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>30</td>
<td>R15C17[2][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/LineCount_14_s3/F</td>
</tr>
<tr>
<td>11.697</td>
<td>2.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[0][B]</td>
<td>VGAMod_inst/n85_s2/I2</td>
</tr>
<tr>
<td>12.729</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C23[0][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n85_s2/F</td>
</tr>
<tr>
<td>12.729</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[0][B]</td>
<td style=" font-weight:bold;">VGAMod_inst/PixelCount_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>110.110</td>
<td>110.110</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>110.110</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>112.446</td>
<td>2.336</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>112.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[0][B]</td>
<td>VGAMod_inst/PixelCount_12_s0/CLK</td>
</tr>
<tr>
<td>112.290</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C23[0][B]</td>
<td>VGAMod_inst/PixelCount_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>110.110</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.195, 41.333%; route: 5.496, 54.151%; tC2Q: 0.458, 4.516%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>99.571</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.719</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>112.290</td>
</tr>
<tr>
<td class="label">From</td>
<td>VGAMod_inst/PixelCount_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VGAMod_inst/PixelCount_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.336</td>
<td>2.336</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.580</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C15[0][B]</td>
<td>VGAMod_inst/PixelCount_1_s0/CLK</td>
</tr>
<tr>
<td>3.038</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R15C15[0][B]</td>
<td style=" font-weight:bold;">VGAMod_inst/PixelCount_1_s0/Q</td>
</tr>
<tr>
<td>4.679</td>
<td>1.641</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[2][B]</td>
<td>VGAMod_inst/n93_s3/I1</td>
</tr>
<tr>
<td>5.778</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R15C24[2][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n93_s3/F</td>
</tr>
<tr>
<td>5.800</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[2][A]</td>
<td>VGAMod_inst/LineCount_14_s5/I2</td>
</tr>
<tr>
<td>6.832</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R15C24[2][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/LineCount_14_s5/F</td>
</tr>
<tr>
<td>8.000</td>
<td>1.168</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[2][A]</td>
<td>VGAMod_inst/LineCount_14_s3/I3</td>
</tr>
<tr>
<td>9.032</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>30</td>
<td>R15C17[2][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/LineCount_14_s3/F</td>
</tr>
<tr>
<td>11.687</td>
<td>2.655</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[0][A]</td>
<td>VGAMod_inst/n89_s4/I0</td>
</tr>
<tr>
<td>12.719</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C22[0][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n89_s4/F</td>
</tr>
<tr>
<td>12.719</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[0][A]</td>
<td style=" font-weight:bold;">VGAMod_inst/PixelCount_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>110.110</td>
<td>110.110</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>110.110</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>112.446</td>
<td>2.336</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>112.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[0][A]</td>
<td>VGAMod_inst/PixelCount_8_s0/CLK</td>
</tr>
<tr>
<td>112.290</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C22[0][A]</td>
<td>VGAMod_inst/PixelCount_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>110.110</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.195, 41.373%; route: 5.486, 54.107%; tC2Q: 0.458, 4.520%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>99.571</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.719</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>112.290</td>
</tr>
<tr>
<td class="label">From</td>
<td>VGAMod_inst/PixelCount_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VGAMod_inst/PixelCount_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.336</td>
<td>2.336</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.580</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C15[0][B]</td>
<td>VGAMod_inst/PixelCount_1_s0/CLK</td>
</tr>
<tr>
<td>3.038</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R15C15[0][B]</td>
<td style=" font-weight:bold;">VGAMod_inst/PixelCount_1_s0/Q</td>
</tr>
<tr>
<td>4.679</td>
<td>1.641</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[2][B]</td>
<td>VGAMod_inst/n93_s3/I1</td>
</tr>
<tr>
<td>5.778</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R15C24[2][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n93_s3/F</td>
</tr>
<tr>
<td>5.800</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[2][A]</td>
<td>VGAMod_inst/LineCount_14_s5/I2</td>
</tr>
<tr>
<td>6.832</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R15C24[2][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/LineCount_14_s5/F</td>
</tr>
<tr>
<td>8.000</td>
<td>1.168</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[2][A]</td>
<td>VGAMod_inst/LineCount_14_s3/I3</td>
</tr>
<tr>
<td>9.032</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>30</td>
<td>R15C17[2][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/LineCount_14_s3/F</td>
</tr>
<tr>
<td>11.687</td>
<td>2.655</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[0][B]</td>
<td>VGAMod_inst/n91_s2/I0</td>
</tr>
<tr>
<td>12.719</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C22[0][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n91_s2/F</td>
</tr>
<tr>
<td>12.719</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[0][B]</td>
<td style=" font-weight:bold;">VGAMod_inst/PixelCount_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>110.110</td>
<td>110.110</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>110.110</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>112.446</td>
<td>2.336</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>112.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[0][B]</td>
<td>VGAMod_inst/PixelCount_6_s0/CLK</td>
</tr>
<tr>
<td>112.290</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C22[0][B]</td>
<td>VGAMod_inst/PixelCount_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>110.110</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.195, 41.373%; route: 5.486, 54.107%; tC2Q: 0.458, 4.520%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>99.590</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.700</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>112.290</td>
</tr>
<tr>
<td class="label">From</td>
<td>VGAMod_inst/PixelCount_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VGAMod_inst/PixelCount_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.336</td>
<td>2.336</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.580</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C15[0][B]</td>
<td>VGAMod_inst/PixelCount_1_s0/CLK</td>
</tr>
<tr>
<td>3.038</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R15C15[0][B]</td>
<td style=" font-weight:bold;">VGAMod_inst/PixelCount_1_s0/Q</td>
</tr>
<tr>
<td>4.679</td>
<td>1.641</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[2][B]</td>
<td>VGAMod_inst/n93_s3/I1</td>
</tr>
<tr>
<td>5.778</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R15C24[2][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n93_s3/F</td>
</tr>
<tr>
<td>5.800</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[2][A]</td>
<td>VGAMod_inst/LineCount_14_s5/I2</td>
</tr>
<tr>
<td>6.832</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R15C24[2][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/LineCount_14_s5/F</td>
</tr>
<tr>
<td>8.000</td>
<td>1.168</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[2][A]</td>
<td>VGAMod_inst/LineCount_14_s3/I3</td>
</tr>
<tr>
<td>9.032</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>30</td>
<td>R15C17[2][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/LineCount_14_s3/F</td>
</tr>
<tr>
<td>11.668</td>
<td>2.635</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[0][A]</td>
<td>VGAMod_inst/n82_s2/I2</td>
</tr>
<tr>
<td>12.700</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C24[0][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n82_s2/F</td>
</tr>
<tr>
<td>12.700</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[0][A]</td>
<td style=" font-weight:bold;">VGAMod_inst/PixelCount_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>110.110</td>
<td>110.110</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>110.110</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>112.446</td>
<td>2.336</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>112.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C24[0][A]</td>
<td>VGAMod_inst/PixelCount_15_s0/CLK</td>
</tr>
<tr>
<td>112.290</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C24[0][A]</td>
<td>VGAMod_inst/PixelCount_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>110.110</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.195, 41.453%; route: 5.466, 54.018%; tC2Q: 0.458, 4.529%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>99.590</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.700</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>112.290</td>
</tr>
<tr>
<td class="label">From</td>
<td>VGAMod_inst/PixelCount_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VGAMod_inst/PixelCount_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.336</td>
<td>2.336</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.580</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C15[0][B]</td>
<td>VGAMod_inst/PixelCount_1_s0/CLK</td>
</tr>
<tr>
<td>3.038</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R15C15[0][B]</td>
<td style=" font-weight:bold;">VGAMod_inst/PixelCount_1_s0/Q</td>
</tr>
<tr>
<td>4.679</td>
<td>1.641</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[2][B]</td>
<td>VGAMod_inst/n93_s3/I1</td>
</tr>
<tr>
<td>5.778</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R15C24[2][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n93_s3/F</td>
</tr>
<tr>
<td>5.800</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[2][A]</td>
<td>VGAMod_inst/LineCount_14_s5/I2</td>
</tr>
<tr>
<td>6.832</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R15C24[2][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/LineCount_14_s5/F</td>
</tr>
<tr>
<td>8.000</td>
<td>1.168</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[2][A]</td>
<td>VGAMod_inst/LineCount_14_s3/I3</td>
</tr>
<tr>
<td>9.032</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>30</td>
<td>R15C17[2][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/LineCount_14_s3/F</td>
</tr>
<tr>
<td>11.668</td>
<td>2.635</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[0][B]</td>
<td>VGAMod_inst/n83_s2/I2</td>
</tr>
<tr>
<td>12.700</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C24[0][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n83_s2/F</td>
</tr>
<tr>
<td>12.700</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[0][B]</td>
<td style=" font-weight:bold;">VGAMod_inst/PixelCount_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>110.110</td>
<td>110.110</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>110.110</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>112.446</td>
<td>2.336</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>112.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C24[0][B]</td>
<td>VGAMod_inst/PixelCount_14_s0/CLK</td>
</tr>
<tr>
<td>112.290</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C24[0][B]</td>
<td>VGAMod_inst/PixelCount_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>110.110</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.195, 41.453%; route: 5.466, 54.018%; tC2Q: 0.458, 4.529%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>99.771</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.519</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>112.290</td>
</tr>
<tr>
<td class="label">From</td>
<td>VGAMod_inst/PixelCount_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VGAMod_inst/PixelCount_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.336</td>
<td>2.336</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.580</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C15[0][B]</td>
<td>VGAMod_inst/PixelCount_1_s0/CLK</td>
</tr>
<tr>
<td>3.038</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R15C15[0][B]</td>
<td style=" font-weight:bold;">VGAMod_inst/PixelCount_1_s0/Q</td>
</tr>
<tr>
<td>4.679</td>
<td>1.641</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[2][B]</td>
<td>VGAMod_inst/n93_s3/I1</td>
</tr>
<tr>
<td>5.778</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R15C24[2][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n93_s3/F</td>
</tr>
<tr>
<td>5.800</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[2][A]</td>
<td>VGAMod_inst/LineCount_14_s5/I2</td>
</tr>
<tr>
<td>6.832</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R15C24[2][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/LineCount_14_s5/F</td>
</tr>
<tr>
<td>8.000</td>
<td>1.168</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[2][A]</td>
<td>VGAMod_inst/LineCount_14_s3/I3</td>
</tr>
<tr>
<td>9.032</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>30</td>
<td>R15C17[2][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/LineCount_14_s3/F</td>
</tr>
<tr>
<td>11.697</td>
<td>2.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[1][B]</td>
<td>VGAMod_inst/n90_s2/I2</td>
</tr>
<tr>
<td>12.519</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C23[1][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n90_s2/F</td>
</tr>
<tr>
<td>12.519</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[1][B]</td>
<td style=" font-weight:bold;">VGAMod_inst/PixelCount_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>110.110</td>
<td>110.110</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>110.110</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>112.446</td>
<td>2.336</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>112.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[1][B]</td>
<td>VGAMod_inst/PixelCount_7_s0/CLK</td>
</tr>
<tr>
<td>112.290</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C23[1][B]</td>
<td>VGAMod_inst/PixelCount_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>110.110</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.985, 40.094%; route: 5.496, 55.295%; tC2Q: 0.458, 4.611%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>99.781</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.509</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>112.290</td>
</tr>
<tr>
<td class="label">From</td>
<td>VGAMod_inst/PixelCount_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VGAMod_inst/PixelCount_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.336</td>
<td>2.336</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.580</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C15[0][B]</td>
<td>VGAMod_inst/PixelCount_1_s0/CLK</td>
</tr>
<tr>
<td>3.038</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R15C15[0][B]</td>
<td style=" font-weight:bold;">VGAMod_inst/PixelCount_1_s0/Q</td>
</tr>
<tr>
<td>4.679</td>
<td>1.641</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[2][B]</td>
<td>VGAMod_inst/n93_s3/I1</td>
</tr>
<tr>
<td>5.778</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R15C24[2][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n93_s3/F</td>
</tr>
<tr>
<td>5.800</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[2][A]</td>
<td>VGAMod_inst/LineCount_14_s5/I2</td>
</tr>
<tr>
<td>6.832</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R15C24[2][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/LineCount_14_s5/F</td>
</tr>
<tr>
<td>8.000</td>
<td>1.168</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[2][A]</td>
<td>VGAMod_inst/LineCount_14_s3/I3</td>
</tr>
<tr>
<td>9.032</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>30</td>
<td>R15C17[2][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/LineCount_14_s3/F</td>
</tr>
<tr>
<td>11.687</td>
<td>2.655</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[1][B]</td>
<td>VGAMod_inst/n95_s4/I0</td>
</tr>
<tr>
<td>12.509</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C22[1][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n95_s4/F</td>
</tr>
<tr>
<td>12.509</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[1][B]</td>
<td style=" font-weight:bold;">VGAMod_inst/PixelCount_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>110.110</td>
<td>110.110</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>110.110</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>112.446</td>
<td>2.336</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>112.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[1][B]</td>
<td>VGAMod_inst/PixelCount_2_s0/CLK</td>
</tr>
<tr>
<td>112.290</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C22[1][B]</td>
<td>VGAMod_inst/PixelCount_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>110.110</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.985, 40.133%; route: 5.486, 55.251%; tC2Q: 0.458, 4.616%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>100.436</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.211</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>112.646</td>
</tr>
<tr>
<td class="label">From</td>
<td>VGAMod_inst/PixelCount_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VGAMod_inst/LineCount_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.336</td>
<td>2.336</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.580</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C15[0][B]</td>
<td>VGAMod_inst/PixelCount_1_s0/CLK</td>
</tr>
<tr>
<td>3.038</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R15C15[0][B]</td>
<td style=" font-weight:bold;">VGAMod_inst/PixelCount_1_s0/Q</td>
</tr>
<tr>
<td>4.679</td>
<td>1.641</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[2][B]</td>
<td>VGAMod_inst/n93_s3/I1</td>
</tr>
<tr>
<td>5.778</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R15C24[2][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n93_s3/F</td>
</tr>
<tr>
<td>5.800</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[2][A]</td>
<td>VGAMod_inst/LineCount_14_s5/I2</td>
</tr>
<tr>
<td>6.832</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R15C24[2][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/LineCount_14_s5/F</td>
</tr>
<tr>
<td>8.000</td>
<td>1.168</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[2][A]</td>
<td>VGAMod_inst/LineCount_14_s3/I3</td>
</tr>
<tr>
<td>9.026</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>30</td>
<td>R15C17[2][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/LineCount_14_s3/F</td>
</tr>
<tr>
<td>12.211</td>
<td>3.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C15[2][A]</td>
<td style=" font-weight:bold;">VGAMod_inst/LineCount_3_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>110.110</td>
<td>110.110</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>110.110</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>112.446</td>
<td>2.336</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>112.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C15[2][A]</td>
<td>VGAMod_inst/LineCount_3_s1/CLK</td>
</tr>
<tr>
<td>112.646</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C15[2][A]</td>
<td>VGAMod_inst/LineCount_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>110.110</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.157, 32.779%; route: 6.016, 62.462%; tC2Q: 0.458, 4.759%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>100.803</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.843</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>112.646</td>
</tr>
<tr>
<td class="label">From</td>
<td>VGAMod_inst/PixelCount_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VGAMod_inst/LineCount_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.336</td>
<td>2.336</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.580</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C15[0][B]</td>
<td>VGAMod_inst/PixelCount_1_s0/CLK</td>
</tr>
<tr>
<td>3.038</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R15C15[0][B]</td>
<td style=" font-weight:bold;">VGAMod_inst/PixelCount_1_s0/Q</td>
</tr>
<tr>
<td>4.679</td>
<td>1.641</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[2][B]</td>
<td>VGAMod_inst/n93_s3/I1</td>
</tr>
<tr>
<td>5.778</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R15C24[2][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n93_s3/F</td>
</tr>
<tr>
<td>5.800</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[2][A]</td>
<td>VGAMod_inst/LineCount_14_s5/I2</td>
</tr>
<tr>
<td>6.832</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R15C24[2][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/LineCount_14_s5/F</td>
</tr>
<tr>
<td>8.000</td>
<td>1.168</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[2][A]</td>
<td>VGAMod_inst/LineCount_14_s3/I3</td>
</tr>
<tr>
<td>9.026</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>30</td>
<td>R15C17[2][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/LineCount_14_s3/F</td>
</tr>
<tr>
<td>11.843</td>
<td>2.817</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C17[1][A]</td>
<td style=" font-weight:bold;">VGAMod_inst/LineCount_0_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>110.110</td>
<td>110.110</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>110.110</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>112.446</td>
<td>2.336</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>112.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C17[1][A]</td>
<td>VGAMod_inst/LineCount_0_s1/CLK</td>
</tr>
<tr>
<td>112.646</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C17[1][A]</td>
<td>VGAMod_inst/LineCount_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>110.110</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.157, 34.080%; route: 5.648, 60.973%; tC2Q: 0.458, 4.948%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>100.803</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.843</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>112.646</td>
</tr>
<tr>
<td class="label">From</td>
<td>VGAMod_inst/PixelCount_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VGAMod_inst/LineCount_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.336</td>
<td>2.336</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.580</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C15[0][B]</td>
<td>VGAMod_inst/PixelCount_1_s0/CLK</td>
</tr>
<tr>
<td>3.038</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R15C15[0][B]</td>
<td style=" font-weight:bold;">VGAMod_inst/PixelCount_1_s0/Q</td>
</tr>
<tr>
<td>4.679</td>
<td>1.641</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[2][B]</td>
<td>VGAMod_inst/n93_s3/I1</td>
</tr>
<tr>
<td>5.778</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R15C24[2][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n93_s3/F</td>
</tr>
<tr>
<td>5.800</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[2][A]</td>
<td>VGAMod_inst/LineCount_14_s5/I2</td>
</tr>
<tr>
<td>6.832</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R15C24[2][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/LineCount_14_s5/F</td>
</tr>
<tr>
<td>8.000</td>
<td>1.168</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[2][A]</td>
<td>VGAMod_inst/LineCount_14_s3/I3</td>
</tr>
<tr>
<td>9.026</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>30</td>
<td>R15C17[2][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/LineCount_14_s3/F</td>
</tr>
<tr>
<td>11.843</td>
<td>2.817</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C17[0][B]</td>
<td style=" font-weight:bold;">VGAMod_inst/LineCount_5_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>110.110</td>
<td>110.110</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>110.110</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>112.446</td>
<td>2.336</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>112.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C17[0][B]</td>
<td>VGAMod_inst/LineCount_5_s1/CLK</td>
</tr>
<tr>
<td>112.646</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C17[0][B]</td>
<td>VGAMod_inst/LineCount_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>110.110</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.157, 34.080%; route: 5.648, 60.973%; tC2Q: 0.458, 4.948%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>100.803</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.843</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>112.646</td>
</tr>
<tr>
<td class="label">From</td>
<td>VGAMod_inst/PixelCount_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VGAMod_inst/LineCount_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.336</td>
<td>2.336</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.580</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C15[0][B]</td>
<td>VGAMod_inst/PixelCount_1_s0/CLK</td>
</tr>
<tr>
<td>3.038</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R15C15[0][B]</td>
<td style=" font-weight:bold;">VGAMod_inst/PixelCount_1_s0/Q</td>
</tr>
<tr>
<td>4.679</td>
<td>1.641</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[2][B]</td>
<td>VGAMod_inst/n93_s3/I1</td>
</tr>
<tr>
<td>5.778</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R15C24[2][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n93_s3/F</td>
</tr>
<tr>
<td>5.800</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[2][A]</td>
<td>VGAMod_inst/LineCount_14_s5/I2</td>
</tr>
<tr>
<td>6.832</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R15C24[2][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/LineCount_14_s5/F</td>
</tr>
<tr>
<td>8.000</td>
<td>1.168</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[2][A]</td>
<td>VGAMod_inst/LineCount_14_s3/I3</td>
</tr>
<tr>
<td>9.026</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>30</td>
<td>R15C17[2][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/LineCount_14_s3/F</td>
</tr>
<tr>
<td>11.843</td>
<td>2.817</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C17[0][A]</td>
<td style=" font-weight:bold;">VGAMod_inst/LineCount_6_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>110.110</td>
<td>110.110</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>110.110</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>112.446</td>
<td>2.336</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>112.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C17[0][A]</td>
<td>VGAMod_inst/LineCount_6_s1/CLK</td>
</tr>
<tr>
<td>112.646</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C17[0][A]</td>
<td>VGAMod_inst/LineCount_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>110.110</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.157, 34.080%; route: 5.648, 60.973%; tC2Q: 0.458, 4.948%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>100.841</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.805</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>112.646</td>
</tr>
<tr>
<td class="label">From</td>
<td>VGAMod_inst/PixelCount_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VGAMod_inst/LineCount_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.336</td>
<td>2.336</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.580</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C15[0][B]</td>
<td>VGAMod_inst/PixelCount_1_s0/CLK</td>
</tr>
<tr>
<td>3.038</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R15C15[0][B]</td>
<td style=" font-weight:bold;">VGAMod_inst/PixelCount_1_s0/Q</td>
</tr>
<tr>
<td>4.679</td>
<td>1.641</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[2][B]</td>
<td>VGAMod_inst/n93_s3/I1</td>
</tr>
<tr>
<td>5.778</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R15C24[2][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n93_s3/F</td>
</tr>
<tr>
<td>5.800</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[2][A]</td>
<td>VGAMod_inst/LineCount_14_s5/I2</td>
</tr>
<tr>
<td>6.832</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R15C24[2][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/LineCount_14_s5/F</td>
</tr>
<tr>
<td>8.000</td>
<td>1.168</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[2][A]</td>
<td>VGAMod_inst/LineCount_14_s3/I3</td>
</tr>
<tr>
<td>9.026</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>30</td>
<td>R15C17[2][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/LineCount_14_s3/F</td>
</tr>
<tr>
<td>11.805</td>
<td>2.779</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C18[0][A]</td>
<td style=" font-weight:bold;">VGAMod_inst/LineCount_1_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>110.110</td>
<td>110.110</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>110.110</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>112.446</td>
<td>2.336</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>112.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C18[0][A]</td>
<td>VGAMod_inst/LineCount_1_s1/CLK</td>
</tr>
<tr>
<td>112.646</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C18[0][A]</td>
<td>VGAMod_inst/LineCount_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>110.110</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.157, 34.219%; route: 5.610, 60.813%; tC2Q: 0.458, 4.968%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>100.841</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.805</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>112.646</td>
</tr>
<tr>
<td class="label">From</td>
<td>VGAMod_inst/PixelCount_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VGAMod_inst/LineCount_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.336</td>
<td>2.336</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.580</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C15[0][B]</td>
<td>VGAMod_inst/PixelCount_1_s0/CLK</td>
</tr>
<tr>
<td>3.038</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R15C15[0][B]</td>
<td style=" font-weight:bold;">VGAMod_inst/PixelCount_1_s0/Q</td>
</tr>
<tr>
<td>4.679</td>
<td>1.641</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[2][B]</td>
<td>VGAMod_inst/n93_s3/I1</td>
</tr>
<tr>
<td>5.778</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R15C24[2][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n93_s3/F</td>
</tr>
<tr>
<td>5.800</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[2][A]</td>
<td>VGAMod_inst/LineCount_14_s5/I2</td>
</tr>
<tr>
<td>6.832</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R15C24[2][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/LineCount_14_s5/F</td>
</tr>
<tr>
<td>8.000</td>
<td>1.168</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[2][A]</td>
<td>VGAMod_inst/LineCount_14_s3/I3</td>
</tr>
<tr>
<td>9.026</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>30</td>
<td>R15C17[2][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/LineCount_14_s3/F</td>
</tr>
<tr>
<td>11.805</td>
<td>2.779</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C18[0][B]</td>
<td style=" font-weight:bold;">VGAMod_inst/LineCount_2_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>110.110</td>
<td>110.110</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>110.110</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>112.446</td>
<td>2.336</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>112.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C18[0][B]</td>
<td>VGAMod_inst/LineCount_2_s1/CLK</td>
</tr>
<tr>
<td>112.646</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C18[0][B]</td>
<td>VGAMod_inst/LineCount_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>110.110</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.157, 34.219%; route: 5.610, 60.813%; tC2Q: 0.458, 4.968%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>101.203</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.443</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>112.646</td>
</tr>
<tr>
<td class="label">From</td>
<td>VGAMod_inst/PixelCount_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VGAMod_inst/LineCount_15_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.336</td>
<td>2.336</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.580</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C15[0][B]</td>
<td>VGAMod_inst/PixelCount_1_s0/CLK</td>
</tr>
<tr>
<td>3.038</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R15C15[0][B]</td>
<td style=" font-weight:bold;">VGAMod_inst/PixelCount_1_s0/Q</td>
</tr>
<tr>
<td>4.679</td>
<td>1.641</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[2][B]</td>
<td>VGAMod_inst/n93_s3/I1</td>
</tr>
<tr>
<td>5.778</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R15C24[2][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n93_s3/F</td>
</tr>
<tr>
<td>5.800</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[2][A]</td>
<td>VGAMod_inst/LineCount_14_s5/I2</td>
</tr>
<tr>
<td>6.832</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R15C24[2][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/LineCount_14_s5/F</td>
</tr>
<tr>
<td>8.000</td>
<td>1.168</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[2][A]</td>
<td>VGAMod_inst/LineCount_14_s3/I3</td>
</tr>
<tr>
<td>9.026</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>30</td>
<td>R15C17[2][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/LineCount_14_s3/F</td>
</tr>
<tr>
<td>11.443</td>
<td>2.417</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C20[2][A]</td>
<td style=" font-weight:bold;">VGAMod_inst/LineCount_15_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>110.110</td>
<td>110.110</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>110.110</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>112.446</td>
<td>2.336</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>112.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C20[2][A]</td>
<td>VGAMod_inst/LineCount_15_s1/CLK</td>
</tr>
<tr>
<td>112.646</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C20[2][A]</td>
<td>VGAMod_inst/LineCount_15_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>110.110</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.157, 35.617%; route: 5.248, 59.212%; tC2Q: 0.458, 5.171%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>101.203</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.443</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>112.646</td>
</tr>
<tr>
<td class="label">From</td>
<td>VGAMod_inst/PixelCount_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VGAMod_inst/LineCount_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.336</td>
<td>2.336</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.580</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C15[0][B]</td>
<td>VGAMod_inst/PixelCount_1_s0/CLK</td>
</tr>
<tr>
<td>3.038</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R15C15[0][B]</td>
<td style=" font-weight:bold;">VGAMod_inst/PixelCount_1_s0/Q</td>
</tr>
<tr>
<td>4.679</td>
<td>1.641</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[2][B]</td>
<td>VGAMod_inst/n93_s3/I1</td>
</tr>
<tr>
<td>5.778</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R15C24[2][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n93_s3/F</td>
</tr>
<tr>
<td>5.800</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[2][A]</td>
<td>VGAMod_inst/LineCount_14_s5/I2</td>
</tr>
<tr>
<td>6.832</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R15C24[2][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/LineCount_14_s5/F</td>
</tr>
<tr>
<td>8.000</td>
<td>1.168</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[2][A]</td>
<td>VGAMod_inst/LineCount_14_s3/I3</td>
</tr>
<tr>
<td>9.026</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>30</td>
<td>R15C17[2][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/LineCount_14_s3/F</td>
</tr>
<tr>
<td>11.443</td>
<td>2.417</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C20[1][B]</td>
<td style=" font-weight:bold;">VGAMod_inst/LineCount_4_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>110.110</td>
<td>110.110</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>110.110</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>112.446</td>
<td>2.336</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>112.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C20[1][B]</td>
<td>VGAMod_inst/LineCount_4_s1/CLK</td>
</tr>
<tr>
<td>112.646</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C20[1][B]</td>
<td>VGAMod_inst/LineCount_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>110.110</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.157, 35.617%; route: 5.248, 59.212%; tC2Q: 0.458, 5.171%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>101.203</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.443</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>112.646</td>
</tr>
<tr>
<td class="label">From</td>
<td>VGAMod_inst/PixelCount_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VGAMod_inst/LineCount_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.336</td>
<td>2.336</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.580</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C15[0][B]</td>
<td>VGAMod_inst/PixelCount_1_s0/CLK</td>
</tr>
<tr>
<td>3.038</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R15C15[0][B]</td>
<td style=" font-weight:bold;">VGAMod_inst/PixelCount_1_s0/Q</td>
</tr>
<tr>
<td>4.679</td>
<td>1.641</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[2][B]</td>
<td>VGAMod_inst/n93_s3/I1</td>
</tr>
<tr>
<td>5.778</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R15C24[2][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n93_s3/F</td>
</tr>
<tr>
<td>5.800</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[2][A]</td>
<td>VGAMod_inst/LineCount_14_s5/I2</td>
</tr>
<tr>
<td>6.832</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R15C24[2][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/LineCount_14_s5/F</td>
</tr>
<tr>
<td>8.000</td>
<td>1.168</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[2][A]</td>
<td>VGAMod_inst/LineCount_14_s3/I3</td>
</tr>
<tr>
<td>9.026</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>30</td>
<td>R15C17[2][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/LineCount_14_s3/F</td>
</tr>
<tr>
<td>11.443</td>
<td>2.417</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C20[0][B]</td>
<td style=" font-weight:bold;">VGAMod_inst/LineCount_7_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>110.110</td>
<td>110.110</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>110.110</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>112.446</td>
<td>2.336</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>112.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C20[0][B]</td>
<td>VGAMod_inst/LineCount_7_s1/CLK</td>
</tr>
<tr>
<td>112.646</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C20[0][B]</td>
<td>VGAMod_inst/LineCount_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>110.110</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.157, 35.617%; route: 5.248, 59.212%; tC2Q: 0.458, 5.171%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>101.203</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.443</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>112.646</td>
</tr>
<tr>
<td class="label">From</td>
<td>VGAMod_inst/PixelCount_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VGAMod_inst/LineCount_14_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.336</td>
<td>2.336</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.580</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C15[0][B]</td>
<td>VGAMod_inst/PixelCount_1_s0/CLK</td>
</tr>
<tr>
<td>3.038</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R15C15[0][B]</td>
<td style=" font-weight:bold;">VGAMod_inst/PixelCount_1_s0/Q</td>
</tr>
<tr>
<td>4.679</td>
<td>1.641</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[2][B]</td>
<td>VGAMod_inst/n93_s3/I1</td>
</tr>
<tr>
<td>5.778</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R15C24[2][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n93_s3/F</td>
</tr>
<tr>
<td>5.800</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[2][A]</td>
<td>VGAMod_inst/LineCount_14_s5/I2</td>
</tr>
<tr>
<td>6.832</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R15C24[2][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/LineCount_14_s5/F</td>
</tr>
<tr>
<td>8.000</td>
<td>1.168</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[2][A]</td>
<td>VGAMod_inst/LineCount_14_s3/I3</td>
</tr>
<tr>
<td>9.026</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>30</td>
<td>R15C17[2][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/LineCount_14_s3/F</td>
</tr>
<tr>
<td>11.443</td>
<td>2.417</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C20[1][A]</td>
<td style=" font-weight:bold;">VGAMod_inst/LineCount_14_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>110.110</td>
<td>110.110</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>110.110</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>112.446</td>
<td>2.336</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>112.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C20[1][A]</td>
<td>VGAMod_inst/LineCount_14_s1/CLK</td>
</tr>
<tr>
<td>112.646</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C20[1][A]</td>
<td>VGAMod_inst/LineCount_14_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>110.110</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.157, 35.617%; route: 5.248, 59.212%; tC2Q: 0.458, 5.171%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>101.210</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.436</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>112.646</td>
</tr>
<tr>
<td class="label">From</td>
<td>VGAMod_inst/PixelCount_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VGAMod_inst/LineCount_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.336</td>
<td>2.336</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.580</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C15[0][B]</td>
<td>VGAMod_inst/PixelCount_1_s0/CLK</td>
</tr>
<tr>
<td>3.038</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R15C15[0][B]</td>
<td style=" font-weight:bold;">VGAMod_inst/PixelCount_1_s0/Q</td>
</tr>
<tr>
<td>4.679</td>
<td>1.641</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[2][B]</td>
<td>VGAMod_inst/n93_s3/I1</td>
</tr>
<tr>
<td>5.778</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R15C24[2][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n93_s3/F</td>
</tr>
<tr>
<td>5.800</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[2][A]</td>
<td>VGAMod_inst/LineCount_14_s5/I2</td>
</tr>
<tr>
<td>6.832</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R15C24[2][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/LineCount_14_s5/F</td>
</tr>
<tr>
<td>8.000</td>
<td>1.168</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[2][A]</td>
<td>VGAMod_inst/LineCount_14_s3/I3</td>
</tr>
<tr>
<td>9.026</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>30</td>
<td>R15C17[2][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/LineCount_14_s3/F</td>
</tr>
<tr>
<td>11.436</td>
<td>2.410</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[0][A]</td>
<td style=" font-weight:bold;">VGAMod_inst/LineCount_8_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>110.110</td>
<td>110.110</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>110.110</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>112.446</td>
<td>2.336</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>112.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[0][A]</td>
<td>VGAMod_inst/LineCount_8_s1/CLK</td>
</tr>
<tr>
<td>112.646</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C21[0][A]</td>
<td>VGAMod_inst/LineCount_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>110.110</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.157, 35.647%; route: 5.241, 59.178%; tC2Q: 0.458, 5.175%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.228</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.520</td>
</tr>
<tr>
<td class="label">From</td>
<td>VGAMod_inst/LineCount_10_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>VGAMod_inst/LineCount_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.336</td>
<td>2.336</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.520</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[1][A]</td>
<td>VGAMod_inst/LineCount_10_s1/CLK</td>
</tr>
<tr>
<td>2.854</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R15C21[1][A]</td>
<td style=" font-weight:bold;">VGAMod_inst/LineCount_10_s1/Q</td>
</tr>
<tr>
<td>2.856</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[1][A]</td>
<td>VGAMod_inst/n55_s1/I2</td>
</tr>
<tr>
<td>3.228</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C21[1][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n55_s1/F</td>
</tr>
<tr>
<td>3.228</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[1][A]</td>
<td style=" font-weight:bold;">VGAMod_inst/LineCount_10_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.336</td>
<td>2.336</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.520</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[1][A]</td>
<td>VGAMod_inst/LineCount_10_s1/CLK</td>
</tr>
<tr>
<td>2.520</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C21[1][A]</td>
<td>VGAMod_inst/LineCount_10_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.229</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.520</td>
</tr>
<tr>
<td class="label">From</td>
<td>VGAMod_inst/LineCount_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>VGAMod_inst/LineCount_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.336</td>
<td>2.336</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.520</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C17[1][A]</td>
<td>VGAMod_inst/LineCount_0_s1/CLK</td>
</tr>
<tr>
<td>2.854</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R15C17[1][A]</td>
<td style=" font-weight:bold;">VGAMod_inst/LineCount_0_s1/Q</td>
</tr>
<tr>
<td>2.857</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C17[1][A]</td>
<td>VGAMod_inst/n65_s2/I0</td>
</tr>
<tr>
<td>3.229</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C17[1][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n65_s2/F</td>
</tr>
<tr>
<td>3.229</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[1][A]</td>
<td style=" font-weight:bold;">VGAMod_inst/LineCount_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.336</td>
<td>2.336</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.520</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C17[1][A]</td>
<td>VGAMod_inst/LineCount_0_s1/CLK</td>
</tr>
<tr>
<td>2.520</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C17[1][A]</td>
<td>VGAMod_inst/LineCount_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.229</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.520</td>
</tr>
<tr>
<td class="label">From</td>
<td>VGAMod_inst/LineCount_6_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>VGAMod_inst/LineCount_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.336</td>
<td>2.336</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.520</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C17[0][A]</td>
<td>VGAMod_inst/LineCount_6_s1/CLK</td>
</tr>
<tr>
<td>2.854</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R15C17[0][A]</td>
<td style=" font-weight:bold;">VGAMod_inst/LineCount_6_s1/Q</td>
</tr>
<tr>
<td>2.857</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C17[0][A]</td>
<td>VGAMod_inst/n59_s1/I2</td>
</tr>
<tr>
<td>3.229</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C17[0][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n59_s1/F</td>
</tr>
<tr>
<td>3.229</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[0][A]</td>
<td style=" font-weight:bold;">VGAMod_inst/LineCount_6_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.336</td>
<td>2.336</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.520</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C17[0][A]</td>
<td>VGAMod_inst/LineCount_6_s1/CLK</td>
</tr>
<tr>
<td>2.520</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C17[0][A]</td>
<td>VGAMod_inst/LineCount_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.229</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.520</td>
</tr>
<tr>
<td class="label">From</td>
<td>VGAMod_inst/LineCount_12_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>VGAMod_inst/LineCount_12_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.336</td>
<td>2.336</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.520</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C19[1][A]</td>
<td>VGAMod_inst/LineCount_12_s1/CLK</td>
</tr>
<tr>
<td>2.854</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R15C19[1][A]</td>
<td style=" font-weight:bold;">VGAMod_inst/LineCount_12_s1/Q</td>
</tr>
<tr>
<td>2.857</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C19[1][A]</td>
<td>VGAMod_inst/n53_s1/I2</td>
</tr>
<tr>
<td>3.229</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C19[1][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n53_s1/F</td>
</tr>
<tr>
<td>3.229</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C19[1][A]</td>
<td style=" font-weight:bold;">VGAMod_inst/LineCount_12_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.336</td>
<td>2.336</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.520</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C19[1][A]</td>
<td>VGAMod_inst/LineCount_12_s1/CLK</td>
</tr>
<tr>
<td>2.520</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C19[1][A]</td>
<td>VGAMod_inst/LineCount_12_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.229</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.520</td>
</tr>
<tr>
<td class="label">From</td>
<td>VGAMod_inst/LineCount_14_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>VGAMod_inst/LineCount_14_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.336</td>
<td>2.336</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.520</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C20[1][A]</td>
<td>VGAMod_inst/LineCount_14_s1/CLK</td>
</tr>
<tr>
<td>2.854</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R15C20[1][A]</td>
<td style=" font-weight:bold;">VGAMod_inst/LineCount_14_s1/Q</td>
</tr>
<tr>
<td>2.857</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C20[1][A]</td>
<td>VGAMod_inst/n51_s1/I2</td>
</tr>
<tr>
<td>3.229</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C20[1][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n51_s1/F</td>
</tr>
<tr>
<td>3.229</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[1][A]</td>
<td style=" font-weight:bold;">VGAMod_inst/LineCount_14_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.336</td>
<td>2.336</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.520</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C20[1][A]</td>
<td>VGAMod_inst/LineCount_14_s1/CLK</td>
</tr>
<tr>
<td>2.520</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C20[1][A]</td>
<td>VGAMod_inst/LineCount_14_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.229</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.520</td>
</tr>
<tr>
<td class="label">From</td>
<td>VGAMod_inst/PixelCount_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VGAMod_inst/PixelCount_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.336</td>
<td>2.336</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.520</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C18[1][A]</td>
<td>VGAMod_inst/PixelCount_10_s0/CLK</td>
</tr>
<tr>
<td>2.854</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R15C18[1][A]</td>
<td style=" font-weight:bold;">VGAMod_inst/PixelCount_10_s0/Q</td>
</tr>
<tr>
<td>2.857</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C18[1][A]</td>
<td>VGAMod_inst/n87_s2/I1</td>
</tr>
<tr>
<td>3.229</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C18[1][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n87_s2/F</td>
</tr>
<tr>
<td>3.229</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C18[1][A]</td>
<td style=" font-weight:bold;">VGAMod_inst/PixelCount_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.336</td>
<td>2.336</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.520</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C18[1][A]</td>
<td>VGAMod_inst/PixelCount_10_s0/CLK</td>
</tr>
<tr>
<td>2.520</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C18[1][A]</td>
<td>VGAMod_inst/PixelCount_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.230</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.520</td>
</tr>
<tr>
<td class="label">From</td>
<td>VGAMod_inst/LineCount_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>VGAMod_inst/LineCount_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.336</td>
<td>2.336</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.520</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C18[0][A]</td>
<td>VGAMod_inst/LineCount_1_s1/CLK</td>
</tr>
<tr>
<td>2.854</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R15C18[0][A]</td>
<td style=" font-weight:bold;">VGAMod_inst/LineCount_1_s1/Q</td>
</tr>
<tr>
<td>2.858</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C18[0][A]</td>
<td>VGAMod_inst/n64_s1/I1</td>
</tr>
<tr>
<td>3.230</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C18[0][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n64_s1/F</td>
</tr>
<tr>
<td>3.230</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C18[0][A]</td>
<td style=" font-weight:bold;">VGAMod_inst/LineCount_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.336</td>
<td>2.336</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.520</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C18[0][A]</td>
<td>VGAMod_inst/LineCount_1_s1/CLK</td>
</tr>
<tr>
<td>2.520</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C18[0][A]</td>
<td>VGAMod_inst/LineCount_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.230</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.520</td>
</tr>
<tr>
<td class="label">From</td>
<td>VGAMod_inst/LineCount_8_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>VGAMod_inst/LineCount_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.336</td>
<td>2.336</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.520</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[0][A]</td>
<td>VGAMod_inst/LineCount_8_s1/CLK</td>
</tr>
<tr>
<td>2.854</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R15C21[0][A]</td>
<td style=" font-weight:bold;">VGAMod_inst/LineCount_8_s1/Q</td>
</tr>
<tr>
<td>2.858</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[0][A]</td>
<td>VGAMod_inst/n57_s3/I0</td>
</tr>
<tr>
<td>3.230</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C21[0][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n57_s3/F</td>
</tr>
<tr>
<td>3.230</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[0][A]</td>
<td style=" font-weight:bold;">VGAMod_inst/LineCount_8_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.336</td>
<td>2.336</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.520</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[0][A]</td>
<td>VGAMod_inst/LineCount_8_s1/CLK</td>
</tr>
<tr>
<td>2.520</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C21[0][A]</td>
<td>VGAMod_inst/LineCount_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.711</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.232</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.520</td>
</tr>
<tr>
<td class="label">From</td>
<td>VGAMod_inst/PixelCount_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VGAMod_inst/PixelCount_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.336</td>
<td>2.336</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.520</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C15[1][A]</td>
<td>VGAMod_inst/PixelCount_0_s0/CLK</td>
</tr>
<tr>
<td>2.854</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R15C15[1][A]</td>
<td style=" font-weight:bold;">VGAMod_inst/PixelCount_0_s0/Q</td>
</tr>
<tr>
<td>2.860</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C15[1][A]</td>
<td>VGAMod_inst/n97_s3/I0</td>
</tr>
<tr>
<td>3.232</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C15[1][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n97_s3/F</td>
</tr>
<tr>
<td>3.232</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C15[1][A]</td>
<td style=" font-weight:bold;">VGAMod_inst/PixelCount_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.336</td>
<td>2.336</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.520</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C15[1][A]</td>
<td>VGAMod_inst/PixelCount_0_s0/CLK</td>
</tr>
<tr>
<td>2.520</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C15[1][A]</td>
<td>VGAMod_inst/PixelCount_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.303%; route: 0.006, 0.830%; tC2Q: 0.333, 46.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.711</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.232</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.520</td>
</tr>
<tr>
<td class="label">From</td>
<td>VGAMod_inst/PixelCount_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VGAMod_inst/PixelCount_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.336</td>
<td>2.336</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.520</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C25[0][A]</td>
<td>VGAMod_inst/PixelCount_3_s0/CLK</td>
</tr>
<tr>
<td>2.854</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R15C25[0][A]</td>
<td style=" font-weight:bold;">VGAMod_inst/PixelCount_3_s0/Q</td>
</tr>
<tr>
<td>2.860</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C25[0][A]</td>
<td>VGAMod_inst/n94_s2/I3</td>
</tr>
<tr>
<td>3.232</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C25[0][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n94_s2/F</td>
</tr>
<tr>
<td>3.232</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[0][A]</td>
<td style=" font-weight:bold;">VGAMod_inst/PixelCount_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.336</td>
<td>2.336</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.520</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C25[0][A]</td>
<td>VGAMod_inst/PixelCount_3_s0/CLK</td>
</tr>
<tr>
<td>2.520</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C25[0][A]</td>
<td>VGAMod_inst/PixelCount_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.303%; route: 0.006, 0.830%; tC2Q: 0.333, 46.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.711</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.232</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.520</td>
</tr>
<tr>
<td class="label">From</td>
<td>VGAMod_inst/PixelCount_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VGAMod_inst/PixelCount_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.336</td>
<td>2.336</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.520</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[1][A]</td>
<td>VGAMod_inst/PixelCount_4_s0/CLK</td>
</tr>
<tr>
<td>2.854</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>19</td>
<td>R15C22[1][A]</td>
<td style=" font-weight:bold;">VGAMod_inst/PixelCount_4_s0/Q</td>
</tr>
<tr>
<td>2.860</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[1][A]</td>
<td>VGAMod_inst/n93_s2/I1</td>
</tr>
<tr>
<td>3.232</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C22[1][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n93_s2/F</td>
</tr>
<tr>
<td>3.232</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[1][A]</td>
<td style=" font-weight:bold;">VGAMod_inst/PixelCount_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.336</td>
<td>2.336</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.520</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[1][A]</td>
<td>VGAMod_inst/PixelCount_4_s0/CLK</td>
</tr>
<tr>
<td>2.520</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C22[1][A]</td>
<td>VGAMod_inst/PixelCount_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.303%; route: 0.006, 0.830%; tC2Q: 0.333, 46.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.711</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.232</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.520</td>
</tr>
<tr>
<td class="label">From</td>
<td>VGAMod_inst/PixelCount_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VGAMod_inst/PixelCount_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.336</td>
<td>2.336</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.520</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[0][A]</td>
<td>VGAMod_inst/PixelCount_5_s0/CLK</td>
</tr>
<tr>
<td>2.854</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R15C23[0][A]</td>
<td style=" font-weight:bold;">VGAMod_inst/PixelCount_5_s0/Q</td>
</tr>
<tr>
<td>2.860</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[0][A]</td>
<td>VGAMod_inst/n92_s2/I3</td>
</tr>
<tr>
<td>3.232</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C23[0][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n92_s2/F</td>
</tr>
<tr>
<td>3.232</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[0][A]</td>
<td style=" font-weight:bold;">VGAMod_inst/PixelCount_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.336</td>
<td>2.336</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.520</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[0][A]</td>
<td>VGAMod_inst/PixelCount_5_s0/CLK</td>
</tr>
<tr>
<td>2.520</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C23[0][A]</td>
<td>VGAMod_inst/PixelCount_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.303%; route: 0.006, 0.830%; tC2Q: 0.333, 46.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.711</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.232</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.520</td>
</tr>
<tr>
<td class="label">From</td>
<td>VGAMod_inst/PixelCount_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VGAMod_inst/PixelCount_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.336</td>
<td>2.336</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.520</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[0][A]</td>
<td>VGAMod_inst/PixelCount_8_s0/CLK</td>
</tr>
<tr>
<td>2.854</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R15C22[0][A]</td>
<td style=" font-weight:bold;">VGAMod_inst/PixelCount_8_s0/Q</td>
</tr>
<tr>
<td>2.860</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[0][A]</td>
<td>VGAMod_inst/n89_s4/I1</td>
</tr>
<tr>
<td>3.232</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C22[0][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n89_s4/F</td>
</tr>
<tr>
<td>3.232</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[0][A]</td>
<td style=" font-weight:bold;">VGAMod_inst/PixelCount_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.336</td>
<td>2.336</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.520</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[0][A]</td>
<td>VGAMod_inst/PixelCount_8_s0/CLK</td>
</tr>
<tr>
<td>2.520</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C22[0][A]</td>
<td>VGAMod_inst/PixelCount_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.303%; route: 0.006, 0.830%; tC2Q: 0.333, 46.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.711</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.232</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.520</td>
</tr>
<tr>
<td class="label">From</td>
<td>VGAMod_inst/PixelCount_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VGAMod_inst/PixelCount_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.336</td>
<td>2.336</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.520</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C24[0][A]</td>
<td>VGAMod_inst/PixelCount_15_s0/CLK</td>
</tr>
<tr>
<td>2.854</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R15C24[0][A]</td>
<td style=" font-weight:bold;">VGAMod_inst/PixelCount_15_s0/Q</td>
</tr>
<tr>
<td>2.860</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C24[0][A]</td>
<td>VGAMod_inst/n82_s2/I3</td>
</tr>
<tr>
<td>3.232</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C24[0][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n82_s2/F</td>
</tr>
<tr>
<td>3.232</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[0][A]</td>
<td style=" font-weight:bold;">VGAMod_inst/PixelCount_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.336</td>
<td>2.336</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.520</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C24[0][A]</td>
<td>VGAMod_inst/PixelCount_15_s0/CLK</td>
</tr>
<tr>
<td>2.520</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C24[0][A]</td>
<td>VGAMod_inst/PixelCount_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.303%; route: 0.006, 0.830%; tC2Q: 0.333, 46.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.712</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.233</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.520</td>
</tr>
<tr>
<td class="label">From</td>
<td>VGAMod_inst/PixelCount_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VGAMod_inst/PixelCount_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.336</td>
<td>2.336</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.520</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[1][A]</td>
<td>VGAMod_inst/PixelCount_9_s0/CLK</td>
</tr>
<tr>
<td>2.854</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R15C23[1][A]</td>
<td style=" font-weight:bold;">VGAMod_inst/PixelCount_9_s0/Q</td>
</tr>
<tr>
<td>2.861</td>
<td>0.007</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[1][A]</td>
<td>VGAMod_inst/n88_s2/I3</td>
</tr>
<tr>
<td>3.233</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C23[1][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n88_s2/F</td>
</tr>
<tr>
<td>3.233</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[1][A]</td>
<td style=" font-weight:bold;">VGAMod_inst/PixelCount_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.336</td>
<td>2.336</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.520</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[1][A]</td>
<td>VGAMod_inst/PixelCount_9_s0/CLK</td>
</tr>
<tr>
<td>2.520</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C23[1][A]</td>
<td>VGAMod_inst/PixelCount_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.217%; route: 0.007, 0.994%; tC2Q: 0.333, 46.789%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.892</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.412</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.520</td>
</tr>
<tr>
<td class="label">From</td>
<td>VGAMod_inst/LineCount_15_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>VGAMod_inst/LineCount_15_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.336</td>
<td>2.336</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.520</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C20[2][A]</td>
<td>VGAMod_inst/LineCount_15_s1/CLK</td>
</tr>
<tr>
<td>2.854</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R15C20[2][A]</td>
<td style=" font-weight:bold;">VGAMod_inst/LineCount_15_s1/Q</td>
</tr>
<tr>
<td>2.856</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C20[2][A]</td>
<td>VGAMod_inst/n50_s1/I2</td>
</tr>
<tr>
<td>3.412</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C20[2][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n50_s1/F</td>
</tr>
<tr>
<td>3.412</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C20[2][A]</td>
<td style=" font-weight:bold;">VGAMod_inst/LineCount_15_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.336</td>
<td>2.336</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.520</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C20[2][A]</td>
<td>VGAMod_inst/LineCount_15_s1/CLK</td>
</tr>
<tr>
<td>2.520</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C20[2][A]</td>
<td>VGAMod_inst/LineCount_15_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 62.353%; route: 0.002, 0.265%; tC2Q: 0.333, 37.382%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.893</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.413</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.520</td>
</tr>
<tr>
<td class="label">From</td>
<td>VGAMod_inst/PixelCount_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VGAMod_inst/PixelCount_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.336</td>
<td>2.336</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.520</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[2][A]</td>
<td>VGAMod_inst/PixelCount_11_s0/CLK</td>
</tr>
<tr>
<td>2.854</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R15C21[2][A]</td>
<td style=" font-weight:bold;">VGAMod_inst/PixelCount_11_s0/Q</td>
</tr>
<tr>
<td>2.857</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[2][A]</td>
<td>VGAMod_inst/n86_s2/I3</td>
</tr>
<tr>
<td>3.413</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C21[2][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n86_s2/F</td>
</tr>
<tr>
<td>3.413</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[2][A]</td>
<td style=" font-weight:bold;">VGAMod_inst/PixelCount_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.336</td>
<td>2.336</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.520</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[2][A]</td>
<td>VGAMod_inst/PixelCount_11_s0/CLK</td>
</tr>
<tr>
<td>2.520</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C21[2][A]</td>
<td>VGAMod_inst/PixelCount_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 62.271%; route: 0.004, 0.397%; tC2Q: 0.333, 37.333%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.894</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.414</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.520</td>
</tr>
<tr>
<td class="label">From</td>
<td>VGAMod_inst/LineCount_13_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>VGAMod_inst/LineCount_13_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.336</td>
<td>2.336</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.520</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C19[2][A]</td>
<td>VGAMod_inst/LineCount_13_s1/CLK</td>
</tr>
<tr>
<td>2.854</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R15C19[2][A]</td>
<td style=" font-weight:bold;">VGAMod_inst/LineCount_13_s1/Q</td>
</tr>
<tr>
<td>2.858</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C19[2][A]</td>
<td>VGAMod_inst/n52_s1/I0</td>
</tr>
<tr>
<td>3.414</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C19[2][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n52_s1/F</td>
</tr>
<tr>
<td>3.414</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C19[2][A]</td>
<td style=" font-weight:bold;">VGAMod_inst/LineCount_13_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.336</td>
<td>2.336</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.520</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C19[2][A]</td>
<td>VGAMod_inst/LineCount_13_s1/CLK</td>
</tr>
<tr>
<td>2.520</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C19[2][A]</td>
<td>VGAMod_inst/LineCount_13_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 62.189%; route: 0.005, 0.528%; tC2Q: 0.333, 37.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.894</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.414</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.520</td>
</tr>
<tr>
<td class="label">From</td>
<td>VGAMod_inst/LineCount_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>VGAMod_inst/LineCount_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.336</td>
<td>2.336</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.520</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C15[2][A]</td>
<td>VGAMod_inst/LineCount_3_s1/CLK</td>
</tr>
<tr>
<td>2.854</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R15C15[2][A]</td>
<td style=" font-weight:bold;">VGAMod_inst/LineCount_3_s1/Q</td>
</tr>
<tr>
<td>2.858</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C15[2][A]</td>
<td>VGAMod_inst/n62_s1/I2</td>
</tr>
<tr>
<td>3.414</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C15[2][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n62_s1/F</td>
</tr>
<tr>
<td>3.414</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C15[2][A]</td>
<td style=" font-weight:bold;">VGAMod_inst/LineCount_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.336</td>
<td>2.336</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.520</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C15[2][A]</td>
<td>VGAMod_inst/LineCount_3_s1/CLK</td>
</tr>
<tr>
<td>2.520</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C15[2][A]</td>
<td>VGAMod_inst/LineCount_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 62.189%; route: 0.005, 0.528%; tC2Q: 0.333, 37.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.946</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.467</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.520</td>
</tr>
<tr>
<td class="label">From</td>
<td>VGAMod_inst/LineCount_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>VGAMod_inst/LineCount_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.336</td>
<td>2.336</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.520</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C18[0][A]</td>
<td>VGAMod_inst/LineCount_1_s1/CLK</td>
</tr>
<tr>
<td>2.854</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R15C18[0][A]</td>
<td style=" font-weight:bold;">VGAMod_inst/LineCount_1_s1/Q</td>
</tr>
<tr>
<td>3.095</td>
<td>0.241</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C18[0][B]</td>
<td>VGAMod_inst/n63_s3/I2</td>
</tr>
<tr>
<td>3.467</td>
<td>0.372</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C18[0][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n63_s3/F</td>
</tr>
<tr>
<td>3.467</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C18[0][B]</td>
<td style=" font-weight:bold;">VGAMod_inst/LineCount_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.336</td>
<td>2.336</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.520</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C18[0][B]</td>
<td>VGAMod_inst/LineCount_2_s1/CLK</td>
</tr>
<tr>
<td>2.520</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C18[0][B]</td>
<td>VGAMod_inst/LineCount_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 39.312%; route: 0.241, 25.462%; tC2Q: 0.333, 35.226%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.060</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.580</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.520</td>
</tr>
<tr>
<td class="label">From</td>
<td>VGAMod_inst/LineCount_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>VGAMod_inst/LineCount_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.336</td>
<td>2.336</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.520</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C20[1][B]</td>
<td>VGAMod_inst/LineCount_4_s1/CLK</td>
</tr>
<tr>
<td>2.854</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R15C20[1][B]</td>
<td style=" font-weight:bold;">VGAMod_inst/LineCount_4_s1/Q</td>
</tr>
<tr>
<td>2.856</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C20[1][B]</td>
<td>VGAMod_inst/n61_s1/I0</td>
</tr>
<tr>
<td>3.580</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C20[1][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n61_s1/F</td>
</tr>
<tr>
<td>3.580</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C20[1][B]</td>
<td style=" font-weight:bold;">VGAMod_inst/LineCount_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.336</td>
<td>2.336</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.520</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C20[1][B]</td>
<td>VGAMod_inst/LineCount_4_s1/CLK</td>
</tr>
<tr>
<td>2.520</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C20[1][B]</td>
<td>VGAMod_inst/LineCount_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 68.322%; route: 0.002, 0.223%; tC2Q: 0.333, 31.456%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.060</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.580</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.520</td>
</tr>
<tr>
<td class="label">From</td>
<td>VGAMod_inst/LineCount_11_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>VGAMod_inst/LineCount_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.336</td>
<td>2.336</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.520</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[1][B]</td>
<td>VGAMod_inst/LineCount_11_s1/CLK</td>
</tr>
<tr>
<td>2.854</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R15C21[1][B]</td>
<td style=" font-weight:bold;">VGAMod_inst/LineCount_11_s1/Q</td>
</tr>
<tr>
<td>2.856</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[1][B]</td>
<td>VGAMod_inst/n54_s1/I2</td>
</tr>
<tr>
<td>3.580</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C21[1][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n54_s1/F</td>
</tr>
<tr>
<td>3.580</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[1][B]</td>
<td style=" font-weight:bold;">VGAMod_inst/LineCount_11_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.336</td>
<td>2.336</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.520</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[1][B]</td>
<td>VGAMod_inst/LineCount_11_s1/CLK</td>
</tr>
<tr>
<td>2.520</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C21[1][B]</td>
<td>VGAMod_inst/LineCount_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 68.322%; route: 0.002, 0.223%; tC2Q: 0.333, 31.456%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.061</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.581</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.520</td>
</tr>
<tr>
<td class="label">From</td>
<td>VGAMod_inst/LineCount_9_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>VGAMod_inst/LineCount_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.336</td>
<td>2.336</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.520</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[0][B]</td>
<td>VGAMod_inst/LineCount_9_s1/CLK</td>
</tr>
<tr>
<td>2.854</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R15C21[0][B]</td>
<td style=" font-weight:bold;">VGAMod_inst/LineCount_9_s1/Q</td>
</tr>
<tr>
<td>2.857</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[0][B]</td>
<td>VGAMod_inst/n56_s1/I2</td>
</tr>
<tr>
<td>3.581</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C21[0][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n56_s1/F</td>
</tr>
<tr>
<td>3.581</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[0][B]</td>
<td style=" font-weight:bold;">VGAMod_inst/LineCount_9_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.336</td>
<td>2.336</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.520</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[0][B]</td>
<td>VGAMod_inst/LineCount_9_s1/CLK</td>
</tr>
<tr>
<td>2.520</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C21[0][B]</td>
<td>VGAMod_inst/LineCount_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 68.246%; route: 0.004, 0.334%; tC2Q: 0.333, 31.421%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.061</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.581</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.520</td>
</tr>
<tr>
<td class="label">From</td>
<td>VGAMod_inst/PixelCount_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VGAMod_inst/PixelCount_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.336</td>
<td>2.336</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.520</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[0][B]</td>
<td>VGAMod_inst/PixelCount_12_s0/CLK</td>
</tr>
<tr>
<td>2.854</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R15C23[0][B]</td>
<td style=" font-weight:bold;">VGAMod_inst/PixelCount_12_s0/Q</td>
</tr>
<tr>
<td>2.857</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[0][B]</td>
<td>VGAMod_inst/n85_s2/I3</td>
</tr>
<tr>
<td>3.581</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C23[0][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n85_s2/F</td>
</tr>
<tr>
<td>3.581</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[0][B]</td>
<td style=" font-weight:bold;">VGAMod_inst/PixelCount_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.336</td>
<td>2.336</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.520</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[0][B]</td>
<td>VGAMod_inst/PixelCount_12_s0/CLK</td>
</tr>
<tr>
<td>2.520</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C23[0][B]</td>
<td>VGAMod_inst/PixelCount_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 68.246%; route: 0.004, 0.334%; tC2Q: 0.333, 31.421%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.062</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.582</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.520</td>
</tr>
<tr>
<td class="label">From</td>
<td>VGAMod_inst/PixelCount_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VGAMod_inst/PixelCount_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.336</td>
<td>2.336</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.520</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C24[0][B]</td>
<td>VGAMod_inst/PixelCount_14_s0/CLK</td>
</tr>
<tr>
<td>2.854</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R15C24[0][B]</td>
<td style=" font-weight:bold;">VGAMod_inst/PixelCount_14_s0/Q</td>
</tr>
<tr>
<td>2.858</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C24[0][B]</td>
<td>VGAMod_inst/n83_s2/I3</td>
</tr>
<tr>
<td>3.582</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C24[0][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n83_s2/F</td>
</tr>
<tr>
<td>3.582</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C24[0][B]</td>
<td style=" font-weight:bold;">VGAMod_inst/PixelCount_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.336</td>
<td>2.336</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.520</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C24[0][B]</td>
<td>VGAMod_inst/PixelCount_14_s0/CLK</td>
</tr>
<tr>
<td>2.520</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C24[0][B]</td>
<td>VGAMod_inst/PixelCount_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 68.170%; route: 0.005, 0.445%; tC2Q: 0.333, 31.386%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>53.727</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>54.977</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>VGAMod_inst/PixelCount_15_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>55.055</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>55.055</td>
<td>0.000</td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>57.391</td>
<td>2.336</td>
<td>tCL</td>
<td>FF</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>57.653</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>VGAMod_inst/PixelCount_15_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>110.110</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>110.110</td>
<td>0.000</td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>112.446</td>
<td>2.336</td>
<td>tCL</td>
<td>RR</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>112.630</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>VGAMod_inst/PixelCount_15_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>53.727</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>54.977</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>VGAMod_inst/PixelCount_13_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>55.055</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>55.055</td>
<td>0.000</td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>57.391</td>
<td>2.336</td>
<td>tCL</td>
<td>FF</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>57.653</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>VGAMod_inst/PixelCount_13_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>110.110</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>110.110</td>
<td>0.000</td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>112.446</td>
<td>2.336</td>
<td>tCL</td>
<td>RR</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>112.630</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>VGAMod_inst/PixelCount_13_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>53.727</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>54.977</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>VGAMod_inst/PixelCount_9_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>55.055</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>55.055</td>
<td>0.000</td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>57.391</td>
<td>2.336</td>
<td>tCL</td>
<td>FF</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>57.653</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>VGAMod_inst/PixelCount_9_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>110.110</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>110.110</td>
<td>0.000</td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>112.446</td>
<td>2.336</td>
<td>tCL</td>
<td>RR</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>112.630</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>VGAMod_inst/PixelCount_9_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>53.727</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>54.977</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>VGAMod_inst/PixelCount_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>55.055</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>55.055</td>
<td>0.000</td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>57.391</td>
<td>2.336</td>
<td>tCL</td>
<td>FF</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>57.653</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>VGAMod_inst/PixelCount_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>110.110</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>110.110</td>
<td>0.000</td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>112.446</td>
<td>2.336</td>
<td>tCL</td>
<td>RR</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>112.630</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>VGAMod_inst/PixelCount_1_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>53.727</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>54.977</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>VGAMod_inst/LineCount_0_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>55.055</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>55.055</td>
<td>0.000</td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>57.391</td>
<td>2.336</td>
<td>tCL</td>
<td>FF</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>57.653</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>VGAMod_inst/LineCount_0_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>110.110</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>110.110</td>
<td>0.000</td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>112.446</td>
<td>2.336</td>
<td>tCL</td>
<td>RR</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>112.630</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>VGAMod_inst/LineCount_0_s1/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>53.727</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>54.977</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>VGAMod_inst/LineCount_1_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>55.055</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>55.055</td>
<td>0.000</td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>57.391</td>
<td>2.336</td>
<td>tCL</td>
<td>FF</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>57.653</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>VGAMod_inst/LineCount_1_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>110.110</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>110.110</td>
<td>0.000</td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>112.446</td>
<td>2.336</td>
<td>tCL</td>
<td>RR</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>112.630</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>VGAMod_inst/LineCount_1_s1/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>53.727</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>54.977</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>VGAMod_inst/PixelCount_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>55.055</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>55.055</td>
<td>0.000</td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>57.391</td>
<td>2.336</td>
<td>tCL</td>
<td>FF</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>57.653</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>VGAMod_inst/PixelCount_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>110.110</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>110.110</td>
<td>0.000</td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>112.446</td>
<td>2.336</td>
<td>tCL</td>
<td>RR</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>112.630</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>VGAMod_inst/PixelCount_2_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>53.727</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>54.977</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>VGAMod_inst/LineCount_2_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>55.055</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>55.055</td>
<td>0.000</td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>57.391</td>
<td>2.336</td>
<td>tCL</td>
<td>FF</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>57.653</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>VGAMod_inst/LineCount_2_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>110.110</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>110.110</td>
<td>0.000</td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>112.446</td>
<td>2.336</td>
<td>tCL</td>
<td>RR</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>112.630</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>VGAMod_inst/LineCount_2_s1/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>53.727</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>54.977</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>VGAMod_inst/LineCount_3_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>55.055</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>55.055</td>
<td>0.000</td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>57.391</td>
<td>2.336</td>
<td>tCL</td>
<td>FF</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>57.653</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>VGAMod_inst/LineCount_3_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>110.110</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>110.110</td>
<td>0.000</td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>112.446</td>
<td>2.336</td>
<td>tCL</td>
<td>RR</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>112.630</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>VGAMod_inst/LineCount_3_s1/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>53.727</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>54.977</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>VGAMod_inst/PixelCount_10_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>55.055</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>55.055</td>
<td>0.000</td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>57.391</td>
<td>2.336</td>
<td>tCL</td>
<td>FF</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>57.653</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>VGAMod_inst/PixelCount_10_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>110.110</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>110.110</td>
<td>0.000</td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>112.446</td>
<td>2.336</td>
<td>tCL</td>
<td>RR</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>112.630</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>VGAMod_inst/PixelCount_10_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>33</td>
<td>LCD_CLK_d</td>
<td>97.907</td>
<td>0.661</td>
</tr>
<tr>
<td>30</td>
<td>LineCount_14_8</td>
<td>97.907</td>
<td>4.251</td>
</tr>
<tr>
<td>19</td>
<td>PixelCount[4]</td>
<td>98.489</td>
<td>1.838</td>
</tr>
<tr>
<td>18</td>
<td>PixelCount[5]</td>
<td>99.239</td>
<td>1.799</td>
</tr>
<tr>
<td>17</td>
<td>LineCount_14_10</td>
<td>97.907</td>
<td>1.484</td>
</tr>
<tr>
<td>17</td>
<td>PixelCount[6]</td>
<td>98.724</td>
<td>1.658</td>
</tr>
<tr>
<td>14</td>
<td>PixelCount[7]</td>
<td>98.757</td>
<td>1.788</td>
</tr>
<tr>
<td>13</td>
<td>PixelCount[8]</td>
<td>99.934</td>
<td>1.507</td>
</tr>
<tr>
<td>12</td>
<td>PixelCount[2]</td>
<td>98.769</td>
<td>1.965</td>
</tr>
<tr>
<td>11</td>
<td>PixelCount[0]</td>
<td>98.530</td>
<td>2.448</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R15C23</td>
<td>79.17%</td>
</tr>
<tr>
<td>R15C22</td>
<td>72.22%</td>
</tr>
<tr>
<td>R15C21</td>
<td>69.44%</td>
</tr>
<tr>
<td>R15C17</td>
<td>63.89%</td>
</tr>
<tr>
<td>R15C24</td>
<td>62.50%</td>
</tr>
<tr>
<td>R15C18</td>
<td>59.72%</td>
</tr>
<tr>
<td>R15C25</td>
<td>56.94%</td>
</tr>
<tr>
<td>R15C20</td>
<td>51.39%</td>
</tr>
<tr>
<td>R15C15</td>
<td>47.22%</td>
</tr>
<tr>
<td>R15C19</td>
<td>41.67%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
