set_location IN_MUX_bfv_9_14_0_ 9 14 0 #ICE_CARRY_IN_MUX
set_location IN_MUX_bfv_9_15_0_ 9 15 0 #ICE_CARRY_IN_MUX
set_location IN_MUX_bfv_16_15_0_ 16 15 0 #ICE_CARRY_IN_MUX
set_location IN_MUX_bfv_16_18_0_ 16 18 0 #ICE_CARRY_IN_MUX
set_location IN_MUX_bfv_16_19_0_ 16 19 0 #ICE_CARRY_IN_MUX
set_location IN_MUX_bfv_13_12_0_ 13 12 0 #ICE_CARRY_IN_MUX
set_location IN_MUX_bfv_13_13_0_ 13 13 0 #ICE_CARRY_IN_MUX
set_location IN_MUX_bfv_14_11_0_ 14 11 0 #ICE_CARRY_IN_MUX
set_location IN_MUX_bfv_14_12_0_ 14 12 0 #ICE_CARRY_IN_MUX
set_location IN_MUX_bfv_17_6_0_ 17 6 0 #ICE_CARRY_IN_MUX
set_location IN_MUX_bfv_17_7_0_ 17 7 0 #ICE_CARRY_IN_MUX
set_location IN_MUX_bfv_17_10_0_ 17 10 0 #ICE_CARRY_IN_MUX
set_location IN_MUX_bfv_17_11_0_ 17 11 0 #ICE_CARRY_IN_MUX
set_location IN_MUX_bfv_13_2_0_ 13 2 0 #ICE_CARRY_IN_MUX
set_location IN_MUX_bfv_13_3_0_ 13 3 0 #ICE_CARRY_IN_MUX
set_location IN_MUX_bfv_15_3_0_ 15 3 0 #ICE_CARRY_IN_MUX
set_location IN_MUX_bfv_15_4_0_ 15 4 0 #ICE_CARRY_IN_MUX
set_location IN_MUX_bfv_17_2_0_ 17 2 0 #ICE_CARRY_IN_MUX
set_location IN_MUX_bfv_17_3_0_ 17 3 0 #ICE_CARRY_IN_MUX
set_location IN_MUX_bfv_15_5_0_ 15 5 0 #ICE_CARRY_IN_MUX
set_location IN_MUX_bfv_15_6_0_ 15 6 0 #ICE_CARRY_IN_MUX
set_location CONSTANT_ONE_LUT4 13 8 0 #SB_LUT4
set_location PLL_BUFFER_top_pll_inst.top_pll_inst_LOCK_THRU_LUT4_0 1 30 0 #SB_LUT4
set_location GB_BUFFER_wPllLocked_i_g_THRU_LUT4_0 12 30 0 #SB_LUT4
set_location uart_inst0.uart_inst0.un1_tx_clk_divider_1_cry_9_s1_THRU_LUT4_0 16 19 2 #SB_LUT4
set_location uart_inst0.uart_inst0.un1_tx_clk_divider_1_cry_8_s1_THRU_LUT4_0 16 19 1 #SB_LUT4
set_location uart_inst0.uart_inst0.un1_tx_clk_divider_1_cry_7_s1_THRU_LUT4_0 16 19 0 #SB_LUT4
set_location uart_inst0.uart_inst0.un1_tx_clk_divider_1_cry_6_s1_THRU_LUT4_0 16 18 7 #SB_LUT4
set_location uart_inst0.uart_inst0.un1_tx_clk_divider_1_cry_5_s1_THRU_LUT4_0 16 18 6 #SB_LUT4
set_location uart_inst0.uart_inst0.un1_tx_clk_divider_1_cry_4_s1_THRU_LUT4_0 16 18 5 #SB_LUT4
set_location uart_inst0.uart_inst0.un1_tx_clk_divider_1_cry_3_s1_THRU_LUT4_0 16 18 4 #SB_LUT4
set_location uart_inst0.uart_inst0.un1_tx_clk_divider_1_cry_2_s1_THRU_LUT4_0 16 18 3 #SB_LUT4
set_location uart_inst0.uart_inst0.un1_tx_clk_divider_1_cry_1_s1_THRU_LUT4_0 16 18 2 #SB_LUT4
set_location uart_inst0.uart_inst0.un1_tx_clk_divider_1_cry_12_s1_THRU_LUT4_0 16 19 5 #SB_LUT4
set_location uart_inst0.uart_inst0.un1_tx_clk_divider_1_cry_11_s1_THRU_LUT4_0 16 19 4 #SB_LUT4
set_location uart_inst0.uart_inst0.un1_tx_clk_divider_1_cry_10_s1_THRU_LUT4_0 16 19 3 #SB_LUT4
set_location uart_inst0.uart_inst0.un1_tx_clk_divider_1_cry_0_s1_THRU_LUT4_0 16 18 1 #SB_LUT4
set_location uart_inst0.uart_inst0.rx_countdown_cry_3_THRU_LUT4_0 16 15 4 #SB_LUT4
set_location uart_inst0.uart_inst0.rRxData_esr_6_THRU_LUT4_0 18 12 6 #SB_LUT4
set_location uart_inst0.uart_inst0.rRxData_esr_5_THRU_LUT4_0 18 12 5 #SB_LUT4
set_location uart_inst0.uart_inst0.rRxData_esr_4_THRU_LUT4_0 18 12 1 #SB_LUT4
set_location uart_inst0.uart_inst0.rRxData_esr_3_THRU_LUT4_0 18 12 3 #SB_LUT4
set_location uart_inst0.uart_inst0.rRxData_esr_2_THRU_LUT4_0 18 13 5 #SB_LUT4
set_location uart_inst0.uart_inst0.rRxData_esr_1_THRU_LUT4_0 18 12 0 #SB_LUT4
set_location uart_inst0.uart_inst0.rRxData_esr_0_THRU_LUT4_0 18 12 4 #SB_LUT4
set_location uart_inst0.tx_uart_fifo_inst.rRamRdAddr_8_THRU_LUT4_0 15 12 5 #SB_LUT4
set_location uart_inst0.tx_uart_fifo_inst.rRamRdAddr_7_THRU_LUT4_0 15 12 3 #SB_LUT4
set_location uart_inst0.tx_uart_fifo_inst.rRamRdAddr_6_THRU_LUT4_0 15 12 2 #SB_LUT4
set_location uart_inst0.tx_uart_fifo_inst.rRamRdAddr_5_THRU_LUT4_0 15 12 1 #SB_LUT4
set_location uart_inst0.tx_uart_fifo_inst.rRamRdAddr_4_THRU_LUT4_0 15 12 0 #SB_LUT4
set_location uart_inst0.tx_uart_fifo_inst.rRamRdAddr_2_THRU_LUT4_0 16 11 7 #SB_LUT4
set_location uart_inst0.tx_uart_fifo_inst.rRamRdAddrZ0Z_1_THRU_LUT4_0 16 11 6 #SB_LUT4
set_location uart_inst0.tx_uart_fifo_inst.ram512x8_inst.RDATA_7_THRU_LUT4_0 13 11 7 #SB_LUT4
set_location uart_inst0.tx_uart_fifo_inst.ram512x8_inst.RDATA_6_THRU_LUT4_0 13 11 6 #SB_LUT4
set_location uart_inst0.tx_uart_fifo_inst.ram512x8_inst.RDATA_5_THRU_LUT4_0 13 11 5 #SB_LUT4
set_location uart_inst0.tx_uart_fifo_inst.ram512x8_inst.RDATA_4_THRU_LUT4_0 13 11 4 #SB_LUT4
set_location uart_inst0.tx_uart_fifo_inst.ram512x8_inst.RDATA_3_THRU_LUT4_0 13 11 3 #SB_LUT4
set_location uart_inst0.tx_uart_fifo_inst.ram512x8_inst.RDATA_2_THRU_LUT4_0 13 11 2 #SB_LUT4
set_location uart_inst0.tx_uart_fifo_inst.ram512x8_inst.RDATA_1_THRU_LUT4_0 13 11 1 #SB_LUT4
set_location uart_inst0.tx_uart_fifo_inst.ram512x8_inst.RDATA_0_THRU_LUT4_0 13 11 0 #SB_LUT4
set_location uart_inst0.tx_uart_fifo_inst.rDataCount_RNID3RQ_3_rUartTxEn_REP_LUT4_0 13 7 4 #SB_LUT4
set_location uart_inst0.tx_uart_fifo_inst.m74_fifo_inst.tx_fifo_inst.rRamRdAddr_3_REP_LUT4_0 16 3 0 #SB_LUT4
set_location uart_inst0.tx_uart_fifo_inst.m73_fifo_inst.tx_fifo_inst.rRamRdAddr_0_REP_LUT4_0 16 3 7 #SB_LUT4
set_location uart_inst0.tx_uart_fifo_inst.m60_fifo_inst.rx_fifo_inst.rRamRdAddr_3_REP_LUT4_0 16 4 2 #SB_LUT4
set_location uart_inst0.tx_uart_fifo_inst.m59_fifo_inst.rx_fifo_inst.rRamRdAddr_0_REP_LUT4_0 16 5 7 #SB_LUT4
set_location uart_inst0.tx_uart_fifo_inst.m39_fifo_inst.ft2232h_inst.rFifoState_1_REP_LUT4_0 14 9 4 #SB_LUT4
set_location uart_inst0.tx_uart_fifo_inst.m21_fifo_inst.ft2232h_inst.rTxBusReady_esr_REP_LUT4_0 16 2 7 #SB_LUT4
set_location uart_inst0.tx_uart_fifo_inst.m21_fifo_inst.ft2232h_inst.rFifoState_3_REP_LUT4_0 14 6 6 #SB_LUT4
set_location uart_inst0.rx_uart_fifo_inst.rRamRdAddr_8_THRU_LUT4_0 16 12 1 #SB_LUT4
set_location uart_inst0.rx_uart_fifo_inst.rRamRdAddr_7_THRU_LUT4_0 16 11 5 #SB_LUT4
set_location uart_inst0.rx_uart_fifo_inst.rRamRdAddr_6_THRU_LUT4_0 16 11 4 #SB_LUT4
set_location uart_inst0.rx_uart_fifo_inst.rRamRdAddr_5_THRU_LUT4_0 16 11 3 #SB_LUT4
set_location uart_inst0.rx_uart_fifo_inst.rRamRdAddr_4_THRU_LUT4_0 16 11 2 #SB_LUT4
set_location uart_inst0.rx_uart_fifo_inst.rRamRdAddr_2_THRU_LUT4_0 16 11 1 #SB_LUT4
set_location uart_inst0.rx_uart_fifo_inst.rRamRdAddr_1_THRU_LUT4_0 16 11 0 #SB_LUT4
set_location uart_inst0.rx_uart_fifo_inst.ram512x8_inst.RDATA_4_THRU_LUT4_0 18 9 4 #SB_LUT4
set_location uart_inst0.rx_uart_fifo_inst.ram512x8_inst.RDATA_3_THRU_LUT4_0 18 9 3 #SB_LUT4
set_location uart_inst0.rx_uart_fifo_inst.ram512x8_inst.RDATA_2_THRU_LUT4_0 18 9 2 #SB_LUT4
set_location uart_inst0.rx_uart_fifo_inst.ram512x8_inst.RDATA_1_THRU_LUT4_0 18 9 1 #SB_LUT4
set_location uart_inst0.rx_uart_fifo_inst.ram512x8_inst.RDATA_0_THRU_LUT4_0 18 9 0 #SB_LUT4
set_location rUartRxFlag_THRU_LUT4_0 13 7 6 #SB_LUT4
set_location rUartRxData_esr_7_THRU_LUT4_0 15 8 5 #SB_LUT4
set_location rUartRxData_esr_6_THRU_LUT4_0 15 8 6 #SB_LUT4
set_location rUartRxData_esr_5_THRU_LUT4_0 15 8 0 #SB_LUT4
set_location rUartRxData_esr_4_THRU_LUT4_0 15 9 4 #SB_LUT4
set_location rUartRxData_esr_3_THRU_LUT4_0 15 9 3 #SB_LUT4
set_location rUartRxData_esr_2_THRU_LUT4_0 15 9 0 #SB_LUT4
set_location rUartRxData_esr_1_THRU_LUT4_0 15 9 5 #SB_LUT4
set_location rUartRxData_esr_0_THRU_LUT4_0 15 9 2 #SB_LUT4
set_location rRxData_7_THRU_LUT4_0 17 5 7 #SB_LUT4
set_location rRxData_6_THRU_LUT4_0 17 5 0 #SB_LUT4
set_location rRxData_5_THRU_LUT4_0 17 5 5 #SB_LUT4
set_location rRxData_4_THRU_LUT4_0 16 6 0 #SB_LUT4
set_location rRxData_3_THRU_LUT4_0 17 5 3 #SB_LUT4
set_location rRxData_2_THRU_LUT4_0 17 5 2 #SB_LUT4
set_location rRxData_1_THRU_LUT4_0 17 5 1 #SB_LUT4
set_location rRxData_0_THRU_LUT4_0 17 5 4 #SB_LUT4
set_location fifo_inst.tx_fifo_inst.rRamRdAddr_8_THRU_LUT4_0 15 4 3 #SB_LUT4
set_location fifo_inst.tx_fifo_inst.rRamRdAddr_7_THRU_LUT4_0 15 2 7 #SB_LUT4
set_location fifo_inst.tx_fifo_inst.rRamRdAddr_6_THRU_LUT4_0 15 2 2 #SB_LUT4
set_location fifo_inst.tx_fifo_inst.rRamRdAddr_5_THRU_LUT4_0 15 2 6 #SB_LUT4
set_location fifo_inst.tx_fifo_inst.rRamRdAddr_4_THRU_LUT4_0 16 3 6 #SB_LUT4
set_location fifo_inst.tx_fifo_inst.rRamRdAddr_2_THRU_LUT4_0 17 3 3 #SB_LUT4
set_location fifo_inst.tx_fifo_inst.rRamRdAddr_1_THRU_LUT4_0 15 4 1 #SB_LUT4
set_location fifo_inst.tx_fifo_inst.ram512x8_inst.RDATA_0_THRU_LUT4_0 15 1 4 #SB_LUT4
set_location fifo_inst.rx_fifo_inst.rRamRdAddr_8_THRU_LUT4_0 15 6 7 #SB_LUT4
set_location fifo_inst.rx_fifo_inst.rRamRdAddr_7_THRU_LUT4_0 16 4 0 #SB_LUT4
set_location fifo_inst.rx_fifo_inst.rRamRdAddr_6_THRU_LUT4_0 15 4 5 #SB_LUT4
set_location fifo_inst.rx_fifo_inst.rRamRdAddr_5_THRU_LUT4_0 15 6 1 #SB_LUT4
set_location fifo_inst.rx_fifo_inst.rRamRdAddr_4_THRU_LUT4_0 16 5 0 #SB_LUT4
set_location fifo_inst.rx_fifo_inst.rRamRdAddr_2_THRU_LUT4_0 15 4 2 #SB_LUT4
set_location fifo_inst.rx_fifo_inst.rRamRdAddr_1_THRU_LUT4_0 16 4 3 #SB_LUT4
set_location fifo_inst.ft2232h_inst.rFifoState_2_THRU_LUT4_0 14 9 3 #SB_LUT4
set_location uart_inst0.uart_inst0.rx_clk_divider_RNO[3] 9 14 3 #SB_LUT4
set_location uart_inst0.tx_uart_fifo_inst.ram512x8_inst.RDATA[2] 13 11 2 #SB_DFFNE
set_location fifo_inst.tx_fifo_inst.un1_rRamWrAddr_cry_6_c 13 2 6 #SB_CARRY
set_location uart_inst0.rx_uart_fifo_inst.rRamWrAddr_RNO[3] 17 7 2 #SB_LUT4
set_location fifo_inst.rx_fifo_inst.rRamRdAddr[4] 16 5 0 #SB_DFF
set_location uart_inst0.uart_inst0.rx_countdown_RNO[4] 15 14 1 #SB_LUT4
set_location uart_inst0.tx_uart_fifo_inst.rRamRdAddr[4] 15 12 0 #SB_DFFSR
set_location uart_inst0.rx_uart_fifo_inst.ram512x8_inst.mem_mem_0_0_RNO_1 18 10 6 #SB_LUT4
set_location uart_inst0.uart_inst0.wPllLocked_i 8 16 5 #SB_LUT4
set_location uart_inst0.uart_inst0.un2_rx_clk_divider_cry_13_c 9 15 5 #SB_CARRY
set_location uart_inst0.rx_uart_fifo_inst.rDataCount_RNO_0[3] 16 9 4 #SB_LUT4
set_location fifo_inst.tx_fifo_inst.rRamRdAddr[5] 15 2 6 #SB_DFF
set_location fifo_inst.ft2232h_inst.rFifoState[3] 14 6 6 #SB_DFFSR
set_location uart_inst0.tx_uart_fifo_inst.un1_rRamWrAddr_cry_3_c 13 12 3 #SB_CARRY
set_location uart_inst0.uart_inst0.rx_clk_divider[0] 10 15 6 #SB_DFFSR
set_location uart_inst0.uart_inst0.rx_clk_divider[13] 9 15 5 #SB_DFFSR
set_location uart_inst0.uart_inst0.rTxData_esr_RNO[0] 13 14 0 #SB_LUT4
set_location fifo_inst.tx_fifo_inst.rDataCount[0] 14 3 7 #SB_DFFSR
set_location uart_inst0.uart_inst0.un2_rx_clk_divider_cry_10_c 9 15 2 #SB_CARRY
set_location fifo_inst.rx_fifo_inst.un1_rRamWrAddr_cry_1_c 17 2 1 #SB_CARRY
set_location uart_inst0.uart_inst0.un2_rx_clk_divider_cry_2_c 9 14 2 #SB_CARRY
set_location fifo_inst.tx_fifo_inst.un1_rRamRdAddr_cry_4_c_RNIMJ1Q 15 3 5 #SB_LUT4
set_location fifo_inst.ft2232h_inst.rTxBusReady_esr 16 2 7 #SB_DFFESR
set_location uart_inst0.uart_inst0.un1_tx_clk_divider_1_cry_4_s1_c 16 18 4 #SB_CARRY
set_location uart_inst0.uart_inst0.tx_countdown_RNO_2[2] 17 18 3 #SB_LUT4
set_location rUartRxData_esr[1] 15 9 5 #SB_DFFESR
set_location fifo_inst.rx_fifo_inst.ram512x8_inst.RDATA[5] 18 4 2 #SB_DFFNE
set_location fifo_inst.rx_fifo_inst.rDataCount_RNO_2[2] 13 5 4 #SB_LUT4
set_location uart_inst0.uart_inst0.rTxRdEn_RNO 13 10 6 #SB_LUT4
set_location uart_inst0.tx_uart_fifo_inst.ram512x8_inst.RDATA[7] 13 11 7 #SB_DFFNE
set_location uart_inst0.tx_uart_fifo_inst.rRamRdAddr_RNIIP78[4] 15 10 3 #SB_LUT4
set_location uart_inst0.rx_uart_fifo_inst.rRamWrAddr_RNIRP0T[8] 18 7 1 #SB_LUT4
set_location uart_inst0.uart_inst0.tx_clk_divider_RNIQUQ11[4] 15 18 4 #SB_LUT4
set_location uart_inst0.uart_inst0.rx_countdown_cry_c[3] 16 15 3 #SB_CARRY
set_location uart_inst0.tx_uart_fifo_inst.rRamRdAddr[0] 15 10 6 #SB_DFFSR
set_location fifo_inst.rx_fifo_inst.rRamRdAddr[7] 16 4 0 #SB_DFF
set_location uart_inst0.uart_inst0.tx_countdown_RNO[2] 17 16 4 #SB_LUT4
set_location uart_inst0.uart_inst0.rx_countdown_RNO[3] 15 14 3 #SB_LUT4
set_location fifo_inst.tx_fifo_inst.rRamWrAddr[2] 13 2 2 #SB_DFF
set_location fifo_inst.tx_fifo_inst.rRamRdAddr[8] 15 4 3 #SB_DFF
set_location fifo_inst.tx_fifo_inst.rDataCount_RNO_2[2] 13 3 7 #SB_LUT4
set_location fifo_inst.rx_fifo_inst.un1_rRamRdAddr_cry_7_c_RNIO67C 15 6 0 #SB_LUT4
set_location fifo_inst.rx_fifo_inst.ram512x8_inst.RDATA_RNO[6] 18 4 6 #SB_LUT4
set_location uart_inst0.uart_inst0.rx_clk_divider[5] 9 14 5 #SB_DFFSS
set_location rUartTxData_esr[3] 16 7 3 #SB_DFFESR
set_location uart_inst0.uart_inst0.rTxData_esr_RNO[5] 13 15 6 #SB_LUT4
set_location fifo_inst.tx_fifo_inst.rDataCount[3] 12 2 4 #SB_DFFSR
set_location fifo_inst.rx_fifo_inst.rRamRdAddr_RNI0S8U[0] 15 5 0 #SB_LUT4
set_location rUartTxEn 13 7 4 #SB_DFFSR
set_location fifo_inst.rx_fifo_inst.rRamWrAddr[0] 18 2 7 #SB_DFF
set_location uart_inst0.tx_uart_fifo_inst.m65_bm 13 5 2 #SB_LUT4
set_location rUartRxData_esr[2] 15 9 0 #SB_DFFESR
set_location fifo_inst.rx_fifo_inst.ram512x8_inst.RDATA[0] 18 4 7 #SB_DFFNE
set_location uart_inst0.tx_uart_fifo_inst.m8_x0 14 3 4 #SB_LUT4
set_location uart_inst0.rx_uart_fifo_inst.rRamWrAddr_RNO_0[3] 17 6 3 #SB_LUT4
set_location uart_inst0.rx_uart_fifo_inst.rRamRdAddr[8] 16 12 1 #SB_DFFSR
set_location fifo_inst.rx_fifo_inst.rDataCount_RNO[0] 14 6 5 #SB_LUT4
set_location uart_inst0.uart_inst0.un1_tx_clk_divider_1_cry_7_s1_c 16 18 7 #SB_CARRY
set_location fifo_inst.rx_fifo_inst.un1_rRamRdAddr_cry_6_c_RNIM36C 15 5 7 #SB_LUT4
set_location uart_inst0.uart_inst0.un2_rx_clk_divider_cry_11_c 9 15 3 #SB_CARRY
set_location uart_inst0.uart_inst0.rx_countdown_cry_c[0] 16 15 0 #SB_CARRY
set_location fifo_inst.rx_fifo_inst.rRamRdAddr[2] 15 4 2 #SB_DFF
set_location uart_inst0.uart_inst0.tx_clk_divider_RNO[5] 15 19 6 #SB_LUT4
set_location uart_inst0.tx_uart_fifo_inst.m17 13 5 1 #SB_LUT4
set_location uart_inst0.rx_uart_fifo_inst.ram512x8_inst.RDATA[1] 18 9 1 #SB_DFFNE
set_location uart_inst0.rx_uart_fifo_inst.rRamWrAddr[4] 17 6 4 #SB_DFFSR
set_location fifo_inst.tx_fifo_inst.rRamWrAddr[7] 13 2 7 #SB_DFF
set_location fifo_inst.rx_fifo_inst.ram512x8_inst.RDATA_RNO[1] 18 4 3 #SB_LUT4
set_location rUartTxData_esr[0] 16 7 7 #SB_DFFESR
set_location uart_inst0.uart_inst0.tx_clk_divider_RNIEC1S[10] 15 19 0 #SB_LUT4
set_location uart_inst0.uart_inst0.rTxData_esr[0] 13 14 0 #SB_DFFESR
set_location uart_inst0.uart_inst0.tx_bits_remaining[3] 13 17 1 #SB_DFFSR
set_location uart_inst0.rx_uart_fifo_inst.rDataCount_RNIO7PT1[3] 17 9 3 #SB_LUT4
set_location uart_inst0.uart_inst0.un1_tx_clk_divider_1_cry_6_s1_c 16 18 6 #SB_CARRY
set_location uart_inst0.tx_uart_fifo_inst.rRamWrAddr[0] 12 13 2 #SB_DFFSR
set_location fifo_inst.rx_fifo_inst.rRamWrAddr[5] 17 2 5 #SB_DFF
set_location uart_inst0.uart_inst0.un2_rx_clk_divider_cry_0_c 9 14 0 #SB_CARRY
set_location uart_inst0.tx_uart_fifo_inst.un1_rRamRdAddr_cry_2_c 14 11 2 #SB_CARRY
set_location uart_inst0.uart_inst0.tx_clk_divider[4] 16 17 4 #SB_DFFSR
set_location uart_inst0.uart_inst0.rx_state_RNIJD833[1] 15 15 5 #SB_LUT4
set_location rRxData[7] 17 5 7 #SB_DFFE
set_location fifo_inst.tx_fifo_inst.un1_rRamRdAddr_cry_0_c 15 3 0 #SB_CARRY
set_location fifo_inst.rx_fifo_inst.rDataCount_RNO[3] 14 5 1 #SB_LUT4
set_location uart_inst0.rx_uart_fifo_inst.rDataCount[0] 17 9 1 #SB_DFFSR
set_location uart_inst0.uart_inst0.tx_clk_divider_RNO[2] 16 17 7 #SB_LUT4
set_location uart_inst0.tx_uart_fifo_inst.m39 12 5 0 #SB_LUT4
set_location uart_inst0.tx_uart_fifo_inst.m10 15 6 3 #SB_LUT4
set_location uart_inst0.rx_uart_fifo_inst.ram512x8_inst.RDATA[6] 18 8 1 #SB_DFFNE
set_location fifo_inst.tx_fifo_inst.rDataCount_RNO_1[2] 14 4 0 #SB_LUT4
set_location fifo_inst.rx_fifo_inst.rRamWrAddr_RNO[5] 17 2 5 #SB_LUT4
set_location uart_inst0.uart_inst0.un1_tx_clk_divider_1_cry_2_s1_c 16 18 2 #SB_CARRY
set_location uart_inst0.uart_inst0.rx_bits_remaining_RNO[2] 18 11 2 #SB_LUT4
set_location uart_inst0.tx_uart_fifo_inst.rRamWrAddr[3] 12 11 6 #SB_DFFSR
set_location uart_inst0.rx_uart_fifo_inst.un1_rRamRdAddr_cry_3_c 17 10 3 #SB_CARRY
set_location uart_inst0.rx_uart_fifo_inst.rRamWrAddr[3] 17 7 2 #SB_DFFSR
set_location fifo_inst.tx_fifo_inst.rRamWrAddr[4] 13 2 4 #SB_DFF
set_location uart_inst0.rx_uart_fifo_inst.ram512x8_inst.RDATA_RNO[5] 18 8 0 #SB_LUT4
set_location fifo_inst.ft2232h_inst.rWrDelay_RNO 14 6 3 #SB_LUT4
set_location uart_inst0.uart_inst0.un1_tx_clk_divider_1_cry_0_s1_c 16 18 0 #SB_CARRY
set_location uart_inst0.uart_inst0.rx_state_RNO[2] 16 16 2 #SB_LUT4
set_location uart_inst0.uart_inst0.rx_state[0] 15 16 6 #SB_DFF
set_location uart_inst0.uart_inst0.rTxData_esr[5] 13 15 6 #SB_DFFESR
set_location uart_inst0.rx_uart_fifo_inst.rDataCount_RNIG8UP[3] 16 9 2 #SB_LUT4
set_location uart_inst0.uart_inst0.un1_tx_clk_divider_1_cry_8_s1_c 16 19 0 #SB_CARRY
set_location fifo_inst.tx_fifo_inst.un1_rRamWrAddr_cry_5_c 13 2 5 #SB_CARRY
set_location fifo_inst.rx_fifo_inst.un1_rRamWrAddr_cry_7_c 17 2 7 #SB_CARRY
set_location fifo_inst.rx_fifo_inst.un1_rRamRdAddr_cry_0_c 15 5 0 #SB_CARRY
set_location uart_inst0.uart_inst0.un2_rx_clk_divider_cry_9_c 9 15 1 #SB_CARRY
set_location uart_inst0.uart_inst0.rx_clk_divider_RNO[14] 9 15 6 #SB_LUT4
set_location uart_inst0.tx_uart_fifo_inst.rRamRdAddr_RNIBDOK2[0] 14 11 0 #SB_LUT4
set_location fifo_inst.rx_fifo_inst.rRamWrAddr[6] 17 2 6 #SB_DFF
set_location uart_inst0.uart_inst0.tx_clk_divider_esr_RNI4CAI3[14] 15 18 3 #SB_LUT4
set_location uart_inst0.tx_uart_fifo_inst.rRamWrAddr_RNO[7] 13 12 7 #SB_LUT4
set_location uart_inst0.uart_inst0.tx_clk_divider[1] 16 17 5 #SB_DFFSR
set_location uart_inst0.uart_inst0.tx_bits_remaining_RNO_0[3] 14 16 4 #SB_LUT4
set_location uart_inst0.tx_uart_fifo_inst.m78_bm 13 3 5 #SB_LUT4
set_location rRxData[2] 17 5 2 #SB_DFFE
set_location uart_inst0.uart_inst0.un2_rx_clk_divider_cry_7_c 9 14 7 #SB_CARRY
set_location uart_inst0.uart_inst0.un1_tx_clk_divider_1_cry_5_s1_c 16 18 5 #SB_CARRY
set_location uart_inst0.uart_inst0.tx_state[0] 15 17 2 #SB_DFF
set_location uart_inst0.uart_inst0.rRxData_RNO[7] 16 13 1 #SB_LUT4
set_location uart_inst0.tx_uart_fifo_inst.m58_e_6 16 5 1 #SB_LUT4
set_location uart_inst0.rx_uart_fifo_inst.un1_rRamRdAddr_cry_0_c 17 10 0 #SB_CARRY
set_location fifo_inst.ft2232h_inst.rWrDelay 14 6 3 #SB_DFFSR
set_location fifo_inst.rx_fifo_inst.rRamRdAddr[8] 15 6 7 #SB_DFF
set_location rUartTxData_esr_RNO[0] 16 7 7 #SB_LUT4
set_location uart_inst0.uart_inst0.rx_bits_remaining_RNO[1] 18 14 5 #SB_LUT4
set_location uart_inst0.uart_inst0.rTxData[7] 13 16 2 #SB_DFFSR
set_location uart_inst0.tx_uart_fifo_inst.rRamWrAddr[6] 13 12 6 #SB_DFFSR
set_location uart_inst0.uart_inst0.tx_state_RNO[0] 15 17 2 #SB_LUT4
set_location uart_inst0.uart_inst0.tx_countdown[2] 17 16 4 #SB_DFFSR
set_location uart_inst0.rx_uart_fifo_inst.ram512x8_inst.RDATA_RNO[6] 18 8 1 #SB_LUT4
set_location uart_inst0.uart_inst0.tx_bits_remaining_RNO[1] 14 17 0 #SB_LUT4
set_location uart_inst0.uart_inst0.rx_state_RNO[5] 16 14 0 #SB_LUT4
set_location uart_inst0.tx_uart_fifo_inst.rRamRdAddr_RNO[3] 15 10 2 #SB_LUT4
set_location uart_inst0.uart_inst0.rTxData_esr[6] 13 15 1 #SB_DFFESR
set_location uart_inst0.uart_inst0.rRxData_esr[3] 18 12 3 #SB_DFFESR
set_location uart_inst0.tx_uart_fifo_inst.rDataCount_RNO[3] 13 9 6 #SB_LUT4
set_location uart_inst0.tx_uart_fifo_inst.m59 16 5 4 #SB_LUT4
set_location uart_inst0.uart_inst0.tx_state_RNI5DQO2[0] 14 16 2 #SB_LUT4
set_location uart_inst0.tx_uart_fifo_inst.rRamWrAddr_RNO[2] 13 12 2 #SB_LUT4
set_location uart_inst0.tx_uart_fifo_inst.rDataCount_RNIJHQM1[2] 14 10 6 #SB_LUT4
set_location fifo_inst.rx_fifo_inst.rDataCount[3] 14 5 1 #SB_DFFSR
set_location uart_inst0.uart_inst0.tx_clk_divider[2] 16 17 7 #SB_DFFSR
set_location uart_inst0.tx_uart_fifo_inst.rDataCount_RNO_0[1] 14 10 3 #SB_LUT4
set_location uart_inst0.rx_uart_fifo_inst.rDataCount_RNITL9D2[2] 17 8 3 #SB_LUT4
set_location rRxData[1] 17 5 1 #SB_DFFE
set_location fifo_inst.rx_fifo_inst.un1_rRamRdAddr_cry_0_c_RNIAHVB 15 5 1 #SB_LUT4
set_location rTxEn 12 2 6 #SB_DFFSR
set_location fifo_inst.tx_fifo_inst.un1_rRamWrAddr_cry_2_c 13 2 2 #SB_CARRY
set_location rUartTxData_esr_RNO[5] 15 7 1 #SB_LUT4
set_location fifo_inst.rx_fifo_inst.un1_rRamRdAddr_cry_7_c 15 5 7 #SB_CARRY
set_location uart_inst0.uart_inst0.rx_clk_divider_RNIRKBC1[9] 10 14 2 #SB_LUT4
set_location fifo_inst.tx_fifo_inst.rDataCount_fast[3] 14 3 6 #SB_DFFSR
set_location fifo_inst.rx_fifo_inst.un1_rRamRdAddr_cry_2_c 15 5 2 #SB_CARRY
set_location uart_inst0.uart_inst0.tx_countdown[1] 14 18 6 #SB_DFFSR
set_location uart_inst0.tx_uart_fifo_inst.m42 14 6 0 #SB_LUT4
set_location uart_inst0.uart_inst0.rTxData_RNO[7] 13 16 2 #SB_LUT4
set_location uart_inst0.tx_uart_fifo_inst.rRamRdAddr_RNO[0] 15 10 6 #SB_LUT4
set_location uart_inst0.tx_uart_fifo_inst.m72_e_5 16 3 2 #SB_LUT4
set_location fifo_inst.tx_fifo_inst.un1_rRamRdAddr_cry_7_c 15 3 7 #SB_CARRY
set_location uart_inst0.uart_inst0.rx_clk_divider[8] 9 15 0 #SB_DFFSR
set_location uart_inst0.uart_inst0.rRxData_esr[0] 18 12 4 #SB_DFFESR
set_location fifo_inst.rx_fifo_inst.un1_rRamWrAddr_cry_5_c 17 2 5 #SB_CARRY
set_location uart_inst0.rx_uart_fifo_inst.un1_rRamWrAddr_cry_4_c 17 6 4 #SB_CARRY
set_location fifo_inst.tx_fifo_inst.rDataCount_RNO[2] 14 4 1 #SB_LUT4
set_location uart_inst0.uart_inst0.rx_clk_divider_RNO[12] 9 15 4 #SB_LUT4
set_location uart_inst0.tx_uart_fifo_inst.m65_ns 13 5 3 #SB_LUT4
set_location uart_inst0.rx_uart_fifo_inst.un1_rRamRdAddr_cry_4_c_RNISCLS 17 10 5 #SB_LUT4
set_location uart_inst0.tx_uart_fifo_inst.rRamWrAddr_RNO[1] 13 12 1 #SB_LUT4
set_location uart_inst0.tx_uart_fifo_inst.m54_e 18 2 1 #SB_LUT4
set_location uart_inst0.uart_inst0.tx_bits_remaining_RNO_1[2] 15 17 4 #SB_LUT4
set_location uart_inst0.uart_inst0.rx_state_RNIPLGK2[0] 10 14 5 #SB_LUT4
set_location uart_inst0.tx_uart_fifo_inst.ram512x8_inst.mem_mem_0_0_RNO_5 15 11 1 #SB_LUT4
set_location uart_inst0.tx_uart_fifo_inst.ram512x8_inst.mem_mem_0_0_RNO 15 10 5 #SB_LUT4
set_location uart_inst0.rx_uart_fifo_inst.un1_rRamRdAddr_cry_0_c_RNIK0HS 17 10 1 #SB_LUT4
set_location fifo_inst.tx_fifo_inst.rDataCount_RNIDPRL[0] 12 3 7 #SB_LUT4
set_location fifo_inst.rx_fifo_inst.un1_rRamWrAddr_cry_4_c 17 2 4 #SB_CARRY
set_location fifo_inst.ft2232h_inst.rRxData[3] 20 3 3 #SB_DFFSR
set_location fifo_inst.ft2232h_inst.rFifoState_RNO_0[0] 14 8 4 #SB_LUT4
set_location uart_inst0.tx_uart_fifo_inst.un1_rRamRdAddr_cry_6_c_RNI4TB4 14 11 7 #SB_LUT4
set_location uart_inst0.tx_uart_fifo_inst.un1_rRamRdAddr_cry_3_c 14 11 3 #SB_CARRY
set_location uart_inst0.tx_uart_fifo_inst.rRamRdAddr_RNIGL56[8] 15 11 5 #SB_LUT4
set_location uart_inst0.rx_uart_fifo_inst.rRamRdAddr[3] 17 12 7 #SB_DFFSR
set_location rUartTxData_esr[1] 15 7 4 #SB_DFFESR
set_location fifo_inst.ft2232h_inst.rTx_n_RNO 14 6 4 #SB_LUT4
set_location fifo_inst.ft2232h_inst.rRxData_RNO[3] 20 3 3 #SB_LUT4
set_location uart_inst0.uart_inst0.rx_clk_divider_RNO[4] 9 14 4 #SB_LUT4
set_location uart_inst0.uart_inst0.rTxData_esr[1] 13 14 6 #SB_DFFESR
set_location uart_inst0.rx_uart_fifo_inst.rRamRdAddr_RNO[0] 17 12 2 #SB_LUT4
set_location fifo_inst.rx_fifo_inst.un1_rRamRdAddr_cry_6_c 15 5 6 #SB_CARRY
set_location uart_inst0.uart_inst0.un1_tx_clk_divider_1_cry_12_s1_c 16 19 4 #SB_CARRY
set_location uart_inst0.uart_inst0.tx_clk_divider_RNO[9] 16 17 2 #SB_LUT4
set_location uart_inst0.uart_inst0.tx_clk_divider[12] 16 17 3 #SB_DFFSR
set_location uart_inst0.uart_inst0.tx_bits_remaining[2] 14 17 6 #SB_DFFSR
set_location uart_inst0.tx_uart_fifo_inst.m54_e_5 18 2 0 #SB_LUT4
set_location uart_inst0.rx_uart_fifo_inst.rRamWrAddr_RNO[6] 17 6 6 #SB_LUT4
set_location uart_inst0.uart_inst0.rx_state_RNID5M13[2] 17 13 5 #SB_LUT4
set_location uart_inst0.rx_uart_fifo_inst.ram512x8_inst.mem_mem_0_0_RNO_4 18 10 3 #SB_LUT4
set_location uart_inst0.rx_uart_fifo_inst.rRamWrAddr_RNIMIH82[0] 18 7 2 #SB_LUT4
set_location fifo_inst.rx_fifo_inst.rRamWrAddr[2] 17 2 2 #SB_DFF
set_location uart_inst0.uart_inst0.rx_state_RNI4UTC3[1] 17 13 6 #SB_LUT4
set_location uart_inst0.rx_uart_fifo_inst.ram512x8_inst.mem_mem_0_0_RNO 18 10 2 #SB_LUT4
set_location fifo_inst.tx_fifo_inst.un1_rRamRdAddr_cry_3_c_RNIKG0Q 15 3 4 #SB_LUT4
set_location fifo_inst.tx_fifo_inst.rRamRdAddr[0] 16 3 7 #SB_DFF
set_location fifo_inst.rx_fifo_inst.un1_rRamRdAddr_cry_3_c_RNIGQ2C 15 5 4 #SB_LUT4
set_location uart_inst0.uart_inst0.tx_clk_divider[5] 15 19 6 #SB_DFFSS
set_location uart_inst0.uart_inst0.rTx 14 14 5 #SB_DFFSS
set_location uart_inst0.tx_uart_fifo_inst.rRamRdAddr_RNIJ3HI[1] 15 10 4 #SB_LUT4
set_location uart_inst0.tx_uart_fifo_inst.m23 15 6 6 #SB_LUT4
set_location rRxData[6] 17 5 0 #SB_DFFE
set_location fifo_inst.rx_fifo_inst.rDataCount_RNO[2] 13 6 6 #SB_LUT4
set_location uart_inst0.uart_inst0.rx_state_RNO_1[0] 15 16 5 #SB_LUT4
set_location uart_inst0.uart_inst0.rx_bits_remaining[2] 18 11 2 #SB_DFFSS
set_location uart_inst0.uart_inst0.rRxData_esr[5] 18 12 5 #SB_DFFESR
set_location uart_inst0.tx_uart_fifo_inst.un1_rRamRdAddr_cry_0_c 14 11 0 #SB_CARRY
set_location fifo_inst.rx_fifo_inst.un1_rRamRdAddr_cry_5_c_RNIK05C 15 5 6 #SB_LUT4
set_location uart_inst0.uart_inst0.tx_clk_divider_RNO[12] 16 17 3 #SB_LUT4
set_location uart_inst0.rx_uart_fifo_inst.rDataCount[1] 17 9 4 #SB_DFFSR
set_location fifo_inst.tx_fifo_inst.rDataCount_RNO[1] 14 4 5 #SB_LUT4
set_location uart_inst0.uart_inst0.tx_clk_divider_esr[14] 16 19 6 #SB_DFFESR
set_location uart_inst0.uart_inst0.tx_clk_divider_RNO[3] 17 17 4 #SB_LUT4
set_location uart_inst0.uart_inst0.rx_countdown[2] 15 14 2 #SB_DFFE
set_location uart_inst0.rx_uart_fifo_inst.ram512x8_inst.RDATA[7] 18 8 2 #SB_DFFNE
set_location fifo_inst.tx_fifo_inst.un1_rRamRdAddr_cry_1_c 15 3 1 #SB_CARRY
set_location fifo_inst.tx_fifo_inst.rRamWrAddr_RNO[4] 13 2 4 #SB_LUT4
set_location fifo_inst.rx_fifo_inst.rRamWrAddr_RNO[6] 17 2 6 #SB_LUT4
set_location uart_inst0.tx_uart_fifo_inst.rRamWrAddr_RNO_0[3] 13 12 3 #SB_LUT4
set_location uart_inst0.tx_uart_fifo_inst.rRamWrAddr[2] 13 12 2 #SB_DFFSR
set_location uart_inst0.rx_uart_fifo_inst.rRamWrAddr[2] 17 6 2 #SB_DFFSR
set_location uart_inst0.rx_uart_fifo_inst.rDataCount_RNO[2] 17 9 6 #SB_LUT4
set_location fifo_inst.tx_fifo_inst.rRamWrAddr[5] 13 2 5 #SB_DFF
set_location fifo_inst.rx_fifo_inst.ram512x8_inst.RDATA_RNO[3] 18 3 7 #SB_LUT4
set_location uart_inst0.uart_inst0.un2_rx_clk_divider_cry_8_c 9 15 0 #SB_CARRY
set_location uart_inst0.uart_inst0.rx_state_RNO_0[1] 15 16 2 #SB_LUT4
set_location uart_inst0.tx_uart_fifo_inst.ram512x8_inst.mem_mem_0_0_RNO_0 17 11 2 #SB_LUT4
set_location uart_inst0.tx_uart_fifo_inst.rDataCount_RNIKKMI2[3] 14 10 7 #SB_LUT4
set_location fifo_inst.tx_fifo_inst.un1_rRamWrAddr_cry_1_c 13 2 1 #SB_CARRY
set_location fifo_inst.tx_fifo_inst.un1_rRamRdAddr_cry_6_c 15 3 6 #SB_CARRY
set_location fifo_inst.ft2232h_inst.rRxData[4] 20 3 4 #SB_DFFSR
set_location uart_inst0.uart_inst0.rx_state_RNO[1] 15 16 3 #SB_LUT4
set_location uart_inst0.rx_uart_fifo_inst.un1_rRamWrAddr_cry_3_c 17 6 3 #SB_CARRY
set_location uart_inst0.rx_uart_fifo_inst.rRamRdAddr[0] 17 12 2 #SB_DFFSR
set_location fifo_inst.rx_fifo_inst.un1_rRamWrAddr_cry_2_c 17 2 2 #SB_CARRY
set_location fifo_inst.ft2232h_inst.rRxData_RNO[0] 20 3 6 #SB_LUT4
set_location uart_inst0.uart_inst0.un2_rx_clk_divider_cry_1_c 9 14 1 #SB_CARRY
set_location uart_inst0.uart_inst0.rx_state[3] 17 14 2 #SB_DFF
set_location uart_inst0.uart_inst0.rx_clk_divider_RNO[1] 9 14 1 #SB_LUT4
set_location uart_inst0.uart_inst0.rTxData_esr[2] 13 15 5 #SB_DFFESR
set_location uart_inst0.tx_uart_fifo_inst.ram512x8_inst.RDATA[0] 13 11 0 #SB_DFFNE
set_location fifo_inst.ft2232h_inst.rTxRdEn_esr_RNO 13 3 3 #SB_LUT4
set_location uart_inst0.uart_inst0.tx_bits_remaining[1] 14 17 0 #SB_DFFSR
set_location uart_inst0.tx_uart_fifo_inst.m55 18 2 2 #SB_LUT4
set_location uart_inst0.rx_uart_fifo_inst.rRamWrAddr_RNO[1] 17 6 1 #SB_LUT4
set_location rUartTxData_ess[6] 15 7 0 #SB_DFFESS
set_location uart_inst0.uart_inst0.un2_rx_clk_divider_cry_6_c 9 14 6 #SB_CARRY
set_location uart_inst0.uart_inst0.un1_tx_clk_divider_1_cry_9_s1_c 16 19 1 #SB_CARRY
set_location uart_inst0.tx_uart_fifo_inst.rRamRdAddr[2] 16 11 7 #SB_DFFSR
set_location uart_inst0.rx_uart_fifo_inst.ram512x8_inst.mem_mem_0_0_RNO_3 18 10 1 #SB_LUT4
set_location fifo_inst.rx_fifo_inst.rRamWrAddr[7] 17 2 7 #SB_DFF
set_location uart_inst0.tx_uart_fifo_inst.rRamWrAddr_RNO[6] 13 12 6 #SB_LUT4
set_location uart_inst0.tx_uart_fifo_inst.rRamWrAddr[8] 13 13 0 #SB_DFFSR
set_location uart_inst0.rx_uart_fifo_inst.rRamRdAddr_RNIA1EC1[8] 17 11 7 #SB_LUT4
set_location rTxData[0] 16 1 5 #SB_DFFSR
set_location fifo_inst.tx_fifo_inst.rRamRdAddr[7] 15 2 7 #SB_DFF
set_location fifo_inst.ft2232h_inst.rTx_n 14 6 4 #SB_DFFSS
set_location uart_inst0.uart_inst0.tx_countdown_RNO_0[2] 16 16 4 #SB_LUT4
set_location uart_inst0.uart_inst0.tx_clk_divider[6] 15 19 7 #SB_DFFSS
set_location uart_inst0.uart_inst0.rTx_RNO 14 14 5 #SB_LUT4
set_location rUartRxState_RNITBQ5[0] 16 8 3 #SB_LUT4
set_location rRxData[5] 17 5 5 #SB_DFFE
set_location fifo_inst.tx_fifo_inst.rDataCount_RNIEM211[2] 12 3 2 #SB_LUT4
set_location uart_inst0.uart_inst0.un1_tx_clk_divider_1_cry_3_s1_c 16 18 3 #SB_CARRY
set_location uart_inst0.uart_inst0.rx_clk_divider[2] 9 14 2 #SB_DFFSR
set_location uart_inst0.tx_uart_fifo_inst.m58_e_5 16 5 5 #SB_LUT4
set_location fifo_inst.tx_fifo_inst.ram512x8_inst.mem_mem_0_0 19 1 0 #SB_RAM40_4KNW
set_location fifo_inst.rx_fifo_inst.un1_rRamRdAddr_cry_1_c 15 5 1 #SB_CARRY
set_location uart_inst0.uart_inst0.un2_rx_clk_divider_cry_4_c 9 14 4 #SB_CARRY
set_location uart_inst0.uart_inst0.tx_clk_divider_RNO[11] 15 19 2 #SB_LUT4
set_location uart_inst0.uart_inst0.rx_countdown_RNO_0[2] 16 15 2 #SB_LUT4
set_location uart_inst0.uart_inst0.rx_bits_remaining_RNINTCJ[3] 17 14 3 #SB_LUT4
set_location uart_inst0.uart_inst0.rTxData_esr_RNO[2] 13 15 5 #SB_LUT4
set_location uart_inst0.rx_uart_fifo_inst.rDataCount_RNI2JT81[2] 17 8 5 #SB_LUT4
set_location uart_inst0.rx_uart_fifo_inst.rDataCount[2] 17 9 6 #SB_DFFSR
set_location fifo_inst.tx_fifo_inst.rDataCount_RNIQ7UO[3] 13 1 1 #SB_LUT4
set_location uart_inst0.uart_inst0.tx_countdown_RNO_1[2] 17 18 4 #SB_LUT4
set_location uart_inst0.uart_inst0.tx_clk_divider_RNO[0] 16 18 0 #SB_LUT4
set_location uart_inst0.uart_inst0.rx_countdown[5] 16 15 5 #SB_DFFE
set_location uart_inst0.uart_inst0.rRxData[7] 16 13 1 #SB_DFFSR
set_location uart_inst0.tx_uart_fifo_inst.rDataCount_RNIA3TL1[2] 13 10 5 #SB_LUT4
set_location uart_inst0.tx_uart_fifo_inst.m12 15 4 7 #SB_LUT4
set_location uart_inst0.rx_uart_fifo_inst.ram512x8_inst.RDATA[4] 18 9 4 #SB_DFFNE
set_location rUartTxData_esr_RNO[1] 15 7 4 #SB_LUT4
set_location fifo_inst.tx_fifo_inst.rRamWrAddr_RNO[1] 13 2 1 #SB_LUT4
set_location uart_inst0.uart_inst0.rx_bits_remaining_RNO[0] 18 11 3 #SB_LUT4
set_location uart_inst0.tx_uart_fifo_inst.rRamWrAddr_RNO_0[0] 13 12 0 #SB_LUT4
set_location uart_inst0.tx_uart_fifo_inst.rRamWrAddr[5] 13 12 5 #SB_DFFSR
set_location uart_inst0.tx_uart_fifo_inst.m61 18 2 7 #SB_LUT4
set_location uart_inst0.rx_uart_fifo_inst.rRamWrAddr[1] 17 6 1 #SB_DFFSR
set_location uart_inst0.uart_inst0.tx_state_RNI9VFM2[0] 14 16 1 #SB_LUT4
set_location uart_inst0.uart_inst0.rx_state_RNO_0[2] 16 16 7 #SB_LUT4
set_location uart_inst0.tx_uart_fifo_inst.ram512x8_inst.mem_mem_0_0_RNO_3 15 11 6 #SB_LUT4
set_location uart_inst0.rx_uart_fifo_inst.un1_rRamRdAddr_cry_6_c_RNI0JNS 17 10 7 #SB_LUT4
set_location uart_inst0.rx_uart_fifo_inst.ram512x8_inst.RDATA_RNO[7] 18 8 2 #SB_LUT4
set_location rUartRxData_esr[7] 15 8 5 #SB_DFFESR
set_location fifo_inst.rx_fifo_inst.ram512x8_inst.RDATA[7] 18 4 0 #SB_DFFNE
set_location uart_inst0.uart_inst0.un2_rx_clk_divider_cry_5_c 9 14 5 #SB_CARRY
set_location uart_inst0.uart_inst0.tx_bits_remaining_RNO[0] 14 16 7 #SB_LUT4
set_location uart_inst0.uart_inst0.rx_state_RNO[4] 15 16 4 #SB_LUT4
set_location uart_inst0.uart_inst0.rx_countdown_RNIHNBV2[0] 16 14 5 #SB_LUT4
set_location uart_inst0.tx_uart_fifo_inst.un1_rRamRdAddr_cry_1_c 14 11 1 #SB_CARRY
set_location uart_inst0.rx_uart_fifo_inst.rRamRdAddr[5] 16 11 3 #SB_DFFSR
set_location uart_inst0.rx_uart_fifo_inst.rDataCount_RNI2JT81_0[2] 17 8 2 #SB_LUT4
set_location fifo_inst.ft2232h_inst.rRxData_RNO[5] 18 1 1 #SB_LUT4
set_location uart_inst0.uart_inst0.tx_clk_divider_esr_RNIIIJI[14] 15 18 2 #SB_LUT4
set_location uart_inst0.uart_inst0.rx_state[6] 16 14 4 #SB_DFF
set_location uart_inst0.uart_inst0.rx_clk_divider_RNO[2] 9 14 2 #SB_LUT4
set_location uart_inst0.tx_uart_fifo_inst.ram512x8_inst.RDATA[5] 13 11 5 #SB_DFFNE
set_location uart_inst0.tx_uart_fifo_inst.m74 16 3 1 #SB_LUT4
set_location fifo_inst.tx_fifo_inst.un1_rRamRdAddr_cry_5_c 15 3 5 #SB_CARRY
set_location fifo_inst.tx_fifo_inst.rDataCount_RNO_0[2] 14 4 4 #SB_LUT4
set_location uart_inst0.uart_inst0.tx_clk_divider_esr_RNO_0[14] 15 17 7 #SB_LUT4
set_location uart_inst0.tx_uart_fifo_inst.rDataCount_RNO[0] 13 9 0 #SB_LUT4
set_location uart_inst0.tx_uart_fifo_inst.N_84_mux_i 17 4 5 #SB_LUT4
set_location uart_inst0.rx_uart_fifo_inst.un1_rRamRdAddr_cry_2_c 17 10 2 #SB_CARRY
set_location fifo_inst.rx_fifo_inst.rRamRdAddr[5] 15 6 1 #SB_DFF
set_location uart_inst0.uart_inst0.tx_state_RNO_0[0] 15 17 1 #SB_LUT4
set_location uart_inst0.uart_inst0.tx_countdown_RNO[0] 14 18 1 #SB_LUT4
set_location uart_inst0.uart_inst0.rx_countdown_RNO[5] 16 15 5 #SB_LUT4
set_location uart_inst0.tx_uart_fifo_inst.rRamRdAddr[7] 15 12 3 #SB_DFFSR
set_location uart_inst0.rx_uart_fifo_inst.un1_rRamRdAddr_cry_7_c 17 10 7 #SB_CARRY
set_location fifo_inst.rx_fifo_inst.rRamWrAddr[8] 17 3 0 #SB_DFF
set_location uart_inst0.tx_uart_fifo_inst.rRamWrAddr_RNO[5] 13 12 5 #SB_LUT4
set_location uart_inst0.tx_uart_fifo_inst.rDataCount_RNI1JE32[0] 13 4 5 #SB_LUT4
set_location uart_inst0.rx_uart_fifo_inst.un1_rRamWrAddr_cry_7_c 17 6 7 #SB_CARRY
set_location fifo_inst.tx_fifo_inst.un1_rRamRdAddr_cry_6_c_RNIQP3Q 15 3 7 #SB_LUT4
set_location fifo_inst.rx_fifo_inst.ram512x8_inst.RDATA_RNO[4] 18 3 1 #SB_LUT4
set_location fifo_inst.rx_fifo_inst.rDataCount[2] 13 6 6 #SB_DFFSR
set_location fifo_inst.ft2232h_inst.rFifoState[0] 14 2 2 #SB_DFFSS
set_location uart_inst0.uart_inst0.tx_countdown_RNIEGNA5[2] 15 17 6 #SB_LUT4
set_location uart_inst0.uart_inst0.tx_clk_divider[3] 17 17 4 #SB_DFFSS
set_location uart_inst0.tx_uart_fifo_inst.m29 14 7 0 #SB_LUT4
set_location rRxData[0] 17 5 4 #SB_DFFE
set_location uart_inst0.uart_inst0.tx_bits_remaining_RNIMJMP[3] 15 15 6 #SB_LUT4
set_location uart_inst0.uart_inst0.rx_clk_divider[7] 9 14 7 #SB_DFFSR
set_location uart_inst0.tx_uart_fifo_inst.m68_e 13 1 7 #SB_LUT4
set_location rUartTxData_esr[5] 15 7 1 #SB_DFFESR
set_location fifo_inst.rx_fifo_inst.rDataCount_RNILHIG[0] 14 5 0 #SB_LUT4
set_location uart_inst0.uart_inst0.un2_rx_clk_divider_cry_12_c 9 15 4 #SB_CARRY
set_location uart_inst0.uart_inst0.rx_countdown_RNIEE7V1[5] 15 15 3 #SB_LUT4
set_location uart_inst0.uart_inst0.rx_clk_divider_RNO[8] 9 15 0 #SB_LUT4
set_location uart_inst0.uart_inst0.rx_clk_divider[10] 9 15 2 #SB_DFFSR
set_location uart_inst0.tx_uart_fifo_inst.ram512x8_inst.mem_mem_0_0 19 11 0 #SB_RAM40_4KNW
set_location uart_inst0.tx_uart_fifo_inst.rDataCount[0] 13 9 0 #SB_DFFSR
set_location fifo_inst.tx_fifo_inst.rDataCount[1] 14 4 5 #SB_DFFSR
set_location fifo_inst.rx_fifo_inst.rDataCount_fast_RNO[3] 14 5 6 #SB_LUT4
set_location uart_inst0.tx_uart_fifo_inst.un1_rRamWrAddr_cry_7_c 13 12 7 #SB_CARRY
set_location uart_inst0.tx_uart_fifo_inst.m68_e_5 13 1 6 #SB_LUT4
set_location rUartTxData_esr_RNO[2] 16 7 6 #SB_LUT4
set_location rRxEn_RNO 14 6 1 #SB_LUT4
set_location fifo_inst.tx_fifo_inst.rRamWrAddr_RNO[2] 13 2 2 #SB_LUT4
set_location fifo_inst.rx_fifo_inst.rRamWrAddr_RNO[8] 17 3 0 #SB_LUT4
set_location uart_inst0.uart_inst0.tx_countdown_RNIEM2M1_0[2] 15 16 0 #SB_LUT4
set_location fifo_inst.rx_fifo_inst.un1_rRamRdAddr_cry_5_c 15 5 5 #SB_CARRY
set_location uart_inst0.uart_inst0.un1_tx_clk_divider_1_cry_10_s1_c 16 19 2 #SB_CARRY
set_location uart_inst0.uart_inst0.tx_countdown[0] 14 18 1 #SB_DFFSR
set_location rUartRxData_esr[0] 15 9 2 #SB_DFFESR
set_location fifo_inst.tx_fifo_inst.un1_rRamRdAddr_cry_5_c_RNIOM2Q 15 3 6 #SB_LUT4
set_location fifo_inst.rx_fifo_inst.ram512x8_inst.RDATA[2] 18 4 4 #SB_DFFNE
set_location uart_inst0.uart_inst0.un1_tx_clk_divider_1_cry_13_s1_c 16 19 5 #SB_CARRY
set_location uart_inst0.uart_inst0.tx_clk_divider[9] 16 17 2 #SB_DFFSR
set_location uart_inst0.uart_inst0.tx_bits_remaining_RNO[3] 13 17 1 #SB_LUT4
set_location uart_inst0.uart_inst0.un2_rx_clk_divider_cry_3_c 9 14 3 #SB_CARRY
set_location uart_inst0.uart_inst0.rx_state[5] 16 14 0 #SB_DFF
set_location uart_inst0.uart_inst0.rx_clk_divider[9] 9 15 1 #SB_DFFSR
set_location uart_inst0.uart_inst0.rRxData_esr[1] 18 12 0 #SB_DFFESR
set_location uart_inst0.tx_uart_fifo_inst.ram512x8_inst.RDATA[6] 13 11 6 #SB_DFFNE
set_location fifo_inst.rx_fifo_inst.rDataCount_fast[3] 14 5 6 #SB_DFFSR
set_location uart_inst0.uart_inst0.rx_countdown_cry_c[2] 16 15 2 #SB_CARRY
set_location uart_inst0.uart_inst0.rx_clk_divider_RNITHLH2[1] 10 14 4 #SB_LUT4
set_location uart_inst0.tx_uart_fifo_inst.un1_rFifoState_1_sqmuxa_0_i 16 5 2 #SB_LUT4
set_location fifo_inst.rx_fifo_inst.rRamRdAddr[0] 16 5 7 #SB_DFF
set_location uart_inst0.uart_inst0.tx_countdown_RNO[3] 15 18 1 #SB_LUT4
set_location uart_inst0.uart_inst0.tx_clk_divider_RNO[7] 16 17 0 #SB_LUT4
set_location uart_inst0.uart_inst0.rx_countdown_RNO[0] 15 14 6 #SB_LUT4
set_location uart_inst0.uart_inst0.rx_countdown_RNIFVQU2[0] 15 15 4 #SB_LUT4
set_location uart_inst0.uart_inst0.rx_clk_divider_RNO[11] 9 15 3 #SB_LUT4
set_location uart_inst0.tx_uart_fifo_inst.rRamRdAddr[8] 15 12 5 #SB_DFFSR
set_location uart_inst0.rx_uart_fifo_inst.ram512x8_inst.RDATA[3] 18 9 3 #SB_DFFNE
set_location rUartRxFlag 13 7 6 #SB_DFFSR
set_location fifo_inst.tx_fifo_inst.rRamWrAddr_RNO[8] 13 3 0 #SB_LUT4
set_location fifo_inst.rx_fifo_inst.rRamWrAddr_RNO[2] 17 2 2 #SB_LUT4
set_location uart_inst0.tx_uart_fifo_inst.un1_rRamRdAddr_cry_1_c_RNIQD64 14 11 2 #SB_LUT4
set_location uart_inst0.tx_uart_fifo_inst.rRamWrAddr_RNO[0] 12 13 2 #SB_LUT4
set_location uart_inst0.rx_uart_fifo_inst.rRamWrAddr[6] 17 6 6 #SB_DFFSR
set_location fifo_inst.tx_fifo_inst.rRamWrAddr[1] 13 2 1 #SB_DFF
set_location fifo_inst.rx_fifo_inst.un1_rRamRdAddr_cry_2_c_RNII9N9 15 5 3 #SB_LUT4
set_location fifo_inst.rx_fifo_inst.ram512x8_inst.RDATA_RNO[7] 18 4 0 #SB_LUT4
set_location fifo_inst.rx_fifo_inst.rDataCount[1] 13 6 3 #SB_DFFSR
set_location uart_inst0.tx_uart_fifo_inst.ram512x8_inst.mem_mem_0_0_RNO_4 18 11 7 #SB_LUT4
set_location uart_inst0.tx_uart_fifo_inst.rDataCount_RNO_0[3] 13 4 6 #SB_LUT4
set_location fifo_inst.ft2232h_inst.rRxData[0] 20 3 6 #SB_DFFSR
set_location uart_inst0.uart_inst0.rx_clk_divider[4] 9 14 4 #SB_DFFSR
set_location rUartTxData_esr[2] 16 7 6 #SB_DFFESR
set_location fifo_inst.tx_fifo_inst.un1_rRamRdAddr_cry_4_c 15 3 4 #SB_CARRY
set_location uart_inst0.uart_inst0.rx_clk_divider_RNO[5] 9 14 5 #SB_LUT4
set_location uart_inst0.uart_inst0.rTxData_esr_RNO[4] 13 15 4 #SB_LUT4
set_location uart_inst0.tx_uart_fifo_inst.m73 16 3 4 #SB_LUT4
set_location fifo_inst.tx_fifo_inst.rRamRdAddr_RNI9KL42[0] 15 3 0 #SB_LUT4
set_location fifo_inst.rx_fifo_inst.rDataCount_fast_RNO[0] 14 6 7 #SB_LUT4
set_location uart_inst0.uart_inst0.tx_state_RNI1319[0] 15 17 3 #SB_LUT4
set_location uart_inst0.uart_inst0.tx_clk_divider[11] 15 19 2 #SB_DFFSR
set_location uart_inst0.tx_uart_fifo_inst.rDataCount_RNIO6DU2[3] 13 4 7 #SB_LUT4
set_location uart_inst0.tx_uart_fifo_inst.m68_e_6 13 1 5 #SB_LUT4
set_location uart_inst0.rx_uart_fifo_inst.un1_rRamWrAddr_cry_1_c 17 6 1 #SB_CARRY
set_location uart_inst0.rx_uart_fifo_inst.rRamWrAddr_RNO[5] 17 6 5 #SB_LUT4
set_location rUartTxData_esr_RNO[7] 16 7 5 #SB_LUT4
set_location fifo_inst.ft2232h_inst.rFifoState_RNO[0] 14 2 2 #SB_LUT4
set_location uart_inst0.uart_inst0.rRxWrEn 16 9 3 #SB_DFFSR
set_location uart_inst0.rx_uart_fifo_inst.un1_rRamWrAddr_cry_6_c 17 6 6 #SB_CARRY
set_location uart_inst0.rx_uart_fifo_inst.ram512x8_inst.mem_mem_0_0_RNO_7 18 10 7 #SB_LUT4
set_location uart_inst0.rx_uart_fifo_inst.rDataCount_RNI3V391[2] 17 9 2 #SB_LUT4
set_location fifo_inst.rx_fifo_inst.rRamWrAddr[3] 18 2 2 #SB_DFF
set_location fifo_inst.ft2232h_inst.rTxBusReady_esr_RNO 16 5 3 #SB_LUT4
set_location uart_inst0.uart_inst0.tx_clk_divider_esr_RNO[14] 16 19 6 #SB_LUT4
set_location uart_inst0.rx_uart_fifo_inst.un1_rRamRdAddr_cry_5_c_RNIUFMS 17 10 6 #SB_LUT4
set_location fifo_inst.tx_fifo_inst.rRamRdAddr[3] 16 3 0 #SB_DFF
set_location fifo_inst.rx_fifo_inst.ram512x8_inst.RDATA[1] 18 4 3 #SB_DFFNE
set_location fifo_inst.ft2232h_inst.rRxWrEn_RNO 14 5 3 #SB_LUT4
set_location uart_inst0.uart_inst0.tx_countdown_RNIEM2M1[2] 15 17 0 #SB_LUT4
set_location uart_inst0.tx_uart_fifo_inst.rDataCount_RNI9H5T[3] 14 7 3 #SB_LUT4
set_location fifo_inst.rx_fifo_inst.rDataCount_RNO[1] 13 6 3 #SB_LUT4
set_location uart_inst0.uart_inst0.rx_bits_remaining[1] 18 14 5 #SB_DFFSS
set_location uart_inst0.uart_inst0.rRxData_esr[6] 18 12 6 #SB_DFFESR
set_location uart_inst0.tx_uart_fifo_inst.rDataCount_RNID3RQ[3] 14 7 2 #SB_LUT4
set_location fifo_inst.rx_fifo_inst.un1_rRamRdAddr_cry_3_c 15 5 3 #SB_CARRY
set_location uart_inst0.uart_inst0.rx_clk_divider_RNI0H8H[14] 10 14 0 #SB_LUT4
set_location uart_inst0.uart_inst0.rTxRdEn 13 10 6 #SB_DFFSR
set_location uart_inst0.tx_uart_fifo_inst.un1_rRamWrAddr_cry_6_c 13 12 6 #SB_CARRY
set_location fifo_inst.tx_fifo_inst.rRamWrAddr_RNI10581[0] 13 2 0 #SB_LUT4
set_location fifo_inst.tx_fifo_inst.rDataCount_RNO[0] 14 3 7 #SB_LUT4
set_location fifo_inst.rx_fifo_inst.rRamRdAddr[3] 16 4 2 #SB_DFF
set_location fifo_inst.ft2232h_inst.rTxRdEn_esr 13 4 3 #SB_DFFESR
set_location uart_inst0.uart_inst0.tx_clk_divider_RNO[4] 16 17 4 #SB_LUT4
set_location uart_inst0.uart_inst0.rx_countdown[1] 15 14 5 #SB_DFFE
set_location uart_inst0.rx_uart_fifo_inst.ram512x8_inst.RDATA[0] 18 9 0 #SB_DFFNE
set_location rRxEn 14 6 1 #SB_DFFSR
set_location fifo_inst.tx_fifo_inst.rRamWrAddr_RNO[5] 13 2 5 #SB_LUT4
set_location fifo_inst.rx_fifo_inst.un1_rRamRdAddr_cry_4_c 15 5 4 #SB_CARRY
set_location fifo_inst.rx_fifo_inst.rRamWrAddr_RNO[7] 17 2 7 #SB_LUT4
set_location uart_inst0.uart_inst0.rRxWrEn_RNO 16 9 3 #SB_LUT4
set_location uart_inst0.rx_uart_fifo_inst.un1_rRamRdAddr_cry_5_c 17 10 5 #SB_CARRY
set_location uart_inst0.rx_uart_fifo_inst.rRamWrAddr[5] 17 6 5 #SB_DFFSR
set_location uart_inst0.rx_uart_fifo_inst.rDataCount_RNO[3] 17 9 7 #SB_LUT4
set_location rTxData_RNO[0] 16 1 5 #SB_LUT4
set_location fifo_inst.tx_fifo_inst.rRamWrAddr[6] 13 2 6 #SB_DFF
set_location fifo_inst.rx_fifo_inst.ram512x8_inst.RDATA_RNO[2] 18 4 4 #SB_LUT4
set_location fifo_inst.ft2232h_inst.rRx_n 12 4 1 #SB_DFFSS
set_location uart_inst0.tx_uart_fifo_inst.ram512x8_inst.mem_mem_0_0_RNO_7 15 11 3 #SB_LUT4
set_location fifo_inst.tx_fifo_inst.un1_rRamRdAddr_cry_3_c 15 3 3 #SB_CARRY
set_location fifo_inst.ft2232h_inst.rRxWrEn 14 5 3 #SB_DFFSR
set_location fifo_inst.ft2232h_inst.rRxData[5] 18 1 1 #SB_DFFSR
set_location uart_inst0.uart_inst0.rx_state_RNO[0] 15 16 6 #SB_LUT4
set_location uart_inst0.uart_inst0.rx_bits_remaining_RNO_0[2] 17 13 3 #SB_LUT4
set_location uart_inst0.rx_uart_fifo_inst.un1_rRamRdAddr_cry_7_c_RNI2MOS 17 11 0 #SB_LUT4
set_location uart_inst0.rx_uart_fifo_inst.rRamRdAddr[1] 16 11 0 #SB_DFFSR
set_location fifo_inst.tx_fifo_inst.rDataCount_RNIA7U81[2] 12 3 1 #SB_LUT4
set_location fifo_inst.ft2232h_inst.rRxData_RNO[1] 20 3 2 #SB_LUT4
set_location uart_inst0.uart_inst0.rx_state[2] 16 16 2 #SB_DFF
set_location uart_inst0.uart_inst0.rx_clk_divider_RNO[6] 9 14 6 #SB_LUT4
set_location uart_inst0.uart_inst0.rx_clk_divider_RNI6IM3[1] 10 14 6 #SB_LUT4
set_location uart_inst0.uart_inst0.rTxData_esr[3] 13 15 3 #SB_DFFESR
set_location uart_inst0.tx_uart_fifo_inst.ram512x8_inst.RDATA[1] 13 11 1 #SB_DFFNE
set_location uart_inst0.tx_uart_fifo_inst.rDataCount[2] 13 10 0 #SB_DFFSR
set_location uart_inst0.rx_uart_fifo_inst.un1_rRamRdAddr_cry_2_c_RNIO6JS 17 10 3 #SB_LUT4
set_location rUartRxState[0] 17 8 0 #SB_DFF
set_location uart_inst0.uart_inst0.tx_bits_remaining[0] 14 16 7 #SB_DFF
set_location uart_inst0.tx_uart_fifo_inst.un1_rRamWrAddr_cry_5_c 13 12 5 #SB_CARRY
set_location uart_inst0.rx_uart_fifo_inst.rRamWrAddr_RNO[0] 17 7 3 #SB_LUT4
set_location fifo_inst.tx_fifo_inst.un1_rRamRdAddr_cry_7_c_RNISS4Q 15 4 0 #SB_LUT4
set_location fifo_inst.rx_fifo_inst.un1_rRamWrAddr_cry_0_c 17 2 0 #SB_CARRY
set_location uart_inst0.tx_uart_fifo_inst.rRamWrAddr[1] 13 12 1 #SB_DFFSR
set_location uart_inst0.tx_uart_fifo_inst.rRamRdAddr[3] 15 10 2 #SB_DFFSR
set_location uart_inst0.rx_uart_fifo_inst.ram512x8_inst.mem_mem_0_0_RNO_2 18 10 4 #SB_LUT4
set_location fifo_inst.rx_fifo_inst.rRamWrAddr[4] 17 2 4 #SB_DFF
set_location uart_inst0.uart_inst0.rx_state_RNI3F11[1] 16 14 6 #SB_LUT4
set_location fifo_inst.tx_fifo_inst.rRamWrAddr[8] 13 3 0 #SB_DFF
set_location fifo_inst.tx_fifo_inst.rRamRdAddr[6] 15 2 2 #SB_DFF
set_location fifo_inst.ft2232h_inst.rFifoState[4] 14 6 0 #SB_DFFSR
set_location uart_inst0.uart_inst0.tx_state_RNI5LM6[0] 14 15 4 #SB_LUT4
set_location uart_inst0.uart_inst0.tx_countdown_RNO_0[3] 15 18 0 #SB_LUT4
set_location uart_inst0.uart_inst0.tx_clk_divider[7] 16 17 0 #SB_DFFSR
set_location uart_inst0.uart_inst0.tx_bits_remaining_RNO_0[1] 14 16 5 #SB_LUT4
set_location rRxData[4] 16 6 0 #SB_DFFE
set_location uart_inst0.uart_inst0.rx_state_RNO_1[2] 16 16 1 #SB_LUT4
set_location uart_inst0.uart_inst0.rx_countdown_RNIBD513[0] 16 14 3 #SB_LUT4
set_location uart_inst0.uart_inst0.rx_clk_divider[3] 9 14 3 #SB_DFFSS
set_location uart_inst0.uart_inst0.rTx_RNO_1 14 15 6 #SB_LUT4
set_location uart_inst0.rx_uart_fifo_inst.un1_rRamRdAddr_cry_1_c_RNIM3IS 17 10 2 #SB_LUT4
set_location fifo_inst.rx_fifo_inst.ram512x8_inst.mem_mem_0_0 19 3 0 #SB_RAM40_4KNW
set_location uart_inst0.uart_inst0.tx_clk_divider_RNO[10] 15 19 1 #SB_LUT4
set_location uart_inst0.uart_inst0.rx_countdown_RNO_0[3] 16 15 3 #SB_LUT4
set_location uart_inst0.uart_inst0.rx_clk_divider[14] 9 15 6 #SB_DFFSR
set_location uart_inst0.uart_inst0.rTxData_esr_RNO[3] 13 15 3 #SB_LUT4
set_location uart_inst0.rx_uart_fifo_inst.rRamRdAddr_RNIA98R1[4] 17 11 6 #SB_LUT4
set_location uart_inst0.rx_uart_fifo_inst.rDataCount[3] 17 9 7 #SB_DFFSR
set_location uart_inst0.uart_inst0.tx_clk_divider_RNO[1] 16 17 5 #SB_LUT4
set_location uart_inst0.uart_inst0.rx_countdown[4] 15 14 1 #SB_DFFE
set_location uart_inst0.tx_uart_fifo_inst.un1_rRamRdAddr_cry_6_c 14 11 6 #SB_CARRY
set_location uart_inst0.tx_uart_fifo_inst.un1_rRamRdAddr_cry_4_c_RNI0N94 14 11 5 #SB_LUT4
set_location uart_inst0.rx_uart_fifo_inst.ram512x8_inst.RDATA[5] 18 8 0 #SB_DFFNE
set_location fifo_inst.tx_fifo_inst.un1_rRamWrAddr_cry_0_c 13 2 0 #SB_CARRY
set_location fifo_inst.tx_fifo_inst.rRamWrAddr_RNO[6] 13 2 6 #SB_LUT4
set_location fifo_inst.rx_fifo_inst.rRamWrAddr_RNO[4] 17 2 4 #SB_LUT4
set_location fifo_inst.rx_fifo_inst.rDataCount_RNO_1[2] 13 5 5 #SB_LUT4
set_location uart_inst0.uart_inst0.rx_bits_remaining_RNO[3] 17 14 7 #SB_LUT4
set_location uart_inst0.tx_uart_fifo_inst.un1_rRamRdAddr_cry_0_c_RNIOA54 14 11 1 #SB_LUT4
set_location uart_inst0.tx_uart_fifo_inst.rRamWrAddr[4] 13 12 4 #SB_DFFSR
set_location uart_inst0.tx_uart_fifo_inst.m60 16 4 4 #SB_LUT4
set_location uart_inst0.rx_uart_fifo_inst.ram512x8_inst.mem_mem_0_0 19 9 0 #SB_RAM40_4KNW
set_location uart_inst0.rx_uart_fifo_inst.rRamWrAddr[0] 17 7 3 #SB_DFFSR
set_location uart_inst0.rx_uart_fifo_inst.rDataCount_RNO[0] 17 9 1 #SB_LUT4
set_location fifo_inst.tx_fifo_inst.un1_rRamWrAddr_cry_7_c 13 2 7 #SB_CARRY
set_location fifo_inst.tx_fifo_inst.ram512x8_inst.RDATA[0] 15 1 4 #SB_DFFNE
set_location uart_inst0.uart_inst0.rx_state_RNO_0[3] 17 14 1 #SB_LUT4
set_location uart_inst0.tx_uart_fifo_inst.ram512x8_inst.mem_mem_0_0_RNO_2 15 10 1 #SB_LUT4
set_location rUartRxData_esr[4] 15 9 4 #SB_DFFESR
set_location fifo_inst.rx_fifo_inst.ram512x8_inst.RDATA[6] 18 4 6 #SB_DFFNE
set_location fifo_inst.ft2232h_inst.rRxData[6] 20 4 7 #SB_DFFSR
set_location uart_inst0.uart_inst0.rx_state_RNO[3] 17 14 2 #SB_LUT4
set_location uart_inst0.tx_uart_fifo_inst.un1_rRamRdAddr_cry_2_c_RNISG74 14 11 3 #SB_LUT4
set_location uart_inst0.tx_uart_fifo_inst.rDataCount_RNIPA3Q[3] 13 8 1 #SB_LUT4
set_location uart_inst0.rx_uart_fifo_inst.rRamRdAddr[6] 16 11 4 #SB_DFFSR
set_location fifo_inst.tx_fifo_inst.rDataCount_RNO_3[2] 13 3 1 #SB_LUT4
set_location fifo_inst.ft2232h_inst.rRxData_RNO[6] 20 4 7 #SB_LUT4
set_location uart_inst0.uart_inst0.rx_state[1] 15 16 3 #SB_DFF
set_location uart_inst0.uart_inst0.rTxData_esr[4] 13 15 4 #SB_DFFESR
set_location uart_inst0.tx_uart_fifo_inst.m75 13 1 4 #SB_LUT4
set_location fifo_inst.tx_fifo_inst.rDataCount_fast_RNO[3] 14 3 6 #SB_LUT4
set_location uart_inst0.tx_uart_fifo_inst.rDataCount_RNO[1] 14 9 7 #SB_LUT4
set_location uart_inst0.tx_uart_fifo_inst.m15_x0 14 5 4 #SB_LUT4
set_location uart_inst0.rx_uart_fifo_inst.un1_rRamRdAddr_cry_1_c 17 10 1 #SB_CARRY
set_location uart_inst0.tx_uart_fifo_inst.m58_e 16 5 6 #SB_LUT4
set_location uart_inst0.tx_uart_fifo_inst.rRamWrAddr_RNO[4] 13 12 4 #SB_LUT4
set_location fifo_inst.tx_fifo_inst.un1_rRamRdAddr_cry_2_c 15 3 2 #SB_CARRY
set_location uart_inst0.uart_inst0.tx_clk_divider[0] 16 18 0 #SB_DFFSR
set_location uart_inst0.uart_inst0.tx_bits_remaining_RNO_0[2] 15 17 5 #SB_LUT4
set_location rRxData[3] 17 5 3 #SB_DFFE
set_location fifo_inst.tx_fifo_inst.un1_rRamWrAddr_cry_4_c 13 2 4 #SB_CARRY
set_location uart_inst0.uart_inst0.tx_state[1] 15 16 1 #SB_DFF
set_location fifo_inst.rx_fifo_inst.un1_rRamWrAddr_cry_6_c 17 2 6 #SB_CARRY
set_location uart_inst0.uart_inst0.rx_state_RNO_2[0] 15 15 1 #SB_LUT4
set_location uart_inst0.uart_inst0.rx_clk_divider_RNO[9] 9 15 1 #SB_LUT4
set_location uart_inst0.tx_uart_fifo_inst.un1_rRamWrAddr_cry_4_c 13 12 4 #SB_CARRY
set_location uart_inst0.tx_uart_fifo_inst.un1_rRamRdAddr_cry_7_c_RNI60D4 14 12 0 #SB_LUT4
set_location uart_inst0.tx_uart_fifo_inst.rDataCount[1] 14 9 7 #SB_DFFSR
set_location rUartTxData_esr_RNO[3] 16 7 3 #SB_LUT4
set_location uart_inst0.tx_uart_fifo_inst.rRamWrAddr[7] 13 12 7 #SB_DFFSR
set_location uart_inst0.uart_inst0.tx_state_RNO[1] 15 16 1 #SB_LUT4
set_location uart_inst0.uart_inst0.tx_countdown[3] 15 18 1 #SB_DFFSR
set_location uart_inst0.tx_uart_fifo_inst.m7 14 4 7 #SB_LUT4
set_location uart_inst0.uart_inst0.tx_bits_remaining_RNO[2] 14 17 6 #SB_LUT4
set_location uart_inst0.uart_inst0.rx_state_RNO[6] 16 14 4 #SB_LUT4
set_location uart_inst0.uart_inst0.tx_state_RNIR8D01[0] 15 15 7 #SB_LUT4
set_location uart_inst0.uart_inst0.rx_state[4] 15 16 4 #SB_DFF
set_location uart_inst0.uart_inst0.rx_clk_divider_RNISPAG[5] 10 14 3 #SB_LUT4
set_location uart_inst0.uart_inst0.rRxData_esr[2] 18 13 5 #SB_DFFESR
set_location fifo_inst.rx_fifo_inst.rDataCount_fast[0] 14 6 7 #SB_DFFSR
set_location uart_inst0.tx_uart_fifo_inst.un1_rRamRdAddr_cry_7_c 14 11 7 #SB_CARRY
set_location uart_inst0.tx_uart_fifo_inst.rDataCount_RNO[2] 13 10 0 #SB_LUT4
set_location uart_inst0.uart_inst0.rx_clk_divider_RNO[10] 9 15 2 #SB_LUT4
set_location rUartRxEn_RNO 17 9 5 #SB_LUT4
set_location uart_inst0.tx_uart_fifo_inst.rRamWrAddr_RNO[3] 12 11 6 #SB_LUT4
set_location uart_inst0.tx_uart_fifo_inst.m69 13 1 2 #SB_LUT4
set_location fifo_inst.rx_fifo_inst.rDataCount[0] 14 6 5 #SB_DFFSR
set_location uart_inst0.uart_inst0.tx_state_RNI9VFM2_0[0] 14 16 6 #SB_LUT4
set_location uart_inst0.uart_inst0.rx_countdown_RNID5M13[0] 17 13 7 #SB_LUT4
set_location uart_inst0.tx_uart_fifo_inst.rDataCount_RNO_0[2] 14 10 0 #SB_LUT4
set_location fifo_inst.ft2232h_inst.rRxData[1] 20 3 2 #SB_DFFSR
set_location uart_inst0.uart_inst0.rx_state_RNIGVTK5[5] 16 14 7 #SB_LUT4
set_location uart_inst0.tx_uart_fifo_inst.un1_rRamRdAddr_cry_5_c_RNI2QA4 14 11 6 #SB_LUT4
set_location uart_inst0.tx_uart_fifo_inst.un1_rRamRdAddr_cry_4_c 14 11 4 #SB_CARRY
set_location uart_inst0.tx_uart_fifo_inst.m15_ns 14 5 5 #SB_LUT4
set_location uart_inst0.rx_uart_fifo_inst.un1_rRamRdAddr_cry_6_c 17 10 6 #SB_CARRY
set_location uart_inst0.uart_inst0.un1_tx_clk_divider_1_cry_11_s1_c 16 19 3 #SB_CARRY
set_location uart_inst0.uart_inst0.tx_clk_divider[10] 15 19 1 #SB_DFFSR
set_location uart_inst0.uart_inst0.rx_state_RNI1VB3[5] 15 15 2 #SB_LUT4
set_location uart_inst0.rx_uart_fifo_inst.rRamWrAddr_RNO[4] 17 6 4 #SB_LUT4
set_location rUartTxData_esr_RNO[4] 16 7 4 #SB_LUT4
set_location uart_inst0.rx_uart_fifo_inst.ram512x8_inst.mem_mem_0_0_RNO_6 18 10 5 #SB_LUT4
set_location uart_inst0.rx_uart_fifo_inst.rRamRdAddr_RNID4JC2[0] 17 10 0 #SB_LUT4
set_location uart_inst0.rx_uart_fifo_inst.rRamRdAddr_RNI17A54[1] 17 11 1 #SB_LUT4
set_location rUartRxEn 17 9 5 #SB_DFFSR
set_location fifo_inst.tx_fifo_inst.rRamRdAddr[2] 17 3 3 #SB_DFF
set_location uart_inst0.tx_uart_fifo_inst.m72_e_6 16 3 5 #SB_LUT4
set_location uart_inst0.tx_uart_fifo_inst.m21 13 4 3 #SB_LUT4
set_location uart_inst0.uart_inst0.rx_bits_remaining[0] 18 11 3 #SB_DFFSS
set_location fifo_inst.tx_fifo_inst.rDataCount_RNO[3] 12 2 4 #SB_LUT4
set_location fifo_inst.rx_fifo_inst.un1_rRamRdAddr_cry_1_c_RNICK0C 15 5 2 #SB_LUT4
set_location uart_inst0.uart_inst0.rx_countdown[0] 15 14 6 #SB_DFFE
set_location uart_inst0.uart_inst0.rx_clk_divider_RNO[13] 9 15 5 #SB_LUT4
set_location uart_inst0.rx_uart_fifo_inst.un1_rRamRdAddr_cry_3_c_RNIQ9KS 17 10 4 #SB_LUT4
set_location fifo_inst.tx_fifo_inst.un1_rRamWrAddr_cry_2_c_RNISJKU 13 2 3 #SB_LUT4
set_location fifo_inst.tx_fifo_inst.un1_rRamRdAddr_cry_0_c_RNIE7TP 15 3 1 #SB_LUT4
set_location uart_inst0.tx_uart_fifo_inst.un1_rRamRdAddr_cry_3_c_RNIUJ84 14 11 4 #SB_LUT4
set_location uart_inst0.tx_uart_fifo_inst.ram512x8_inst.mem_mem_0_0_RNO_6 15 11 2 #SB_LUT4
set_location fifo_inst.ft2232h_inst.rRxData[2] 20 3 0 #SB_DFFSR
set_location uart_inst0.uart_inst0.rx_bits_remaining_RNO_0[3] 17 14 6 #SB_LUT4
set_location uart_inst0.rx_uart_fifo_inst.rRamRdAddr[2] 16 11 1 #SB_DFFSR
set_location fifo_inst.ft2232h_inst.rRxData_RNO[2] 20 3 0 #SB_LUT4
set_location uart_inst0.uart_inst0.rx_clk_divider_RNO[7] 9 14 7 #SB_LUT4
set_location uart_inst0.tx_uart_fifo_inst.rDataCount[3] 13 9 6 #SB_DFFSR
set_location uart_inst0.rx_uart_fifo_inst.rRamRdAddr_RNO[3] 17 12 7 #SB_LUT4
set_location uart_inst0.uart_inst0.tx_clk_divider_RNO[8] 16 17 1 #SB_LUT4
set_location uart_inst0.uart_inst0.tx_clk_divider[13] 15 19 4 #SB_DFFSR
set_location uart_inst0.tx_uart_fifo_inst.m78_ns 13 4 1 #SB_LUT4
set_location uart_inst0.tx_uart_fifo_inst.m54_e_6 18 2 4 #SB_LUT4
set_location uart_inst0.rx_uart_fifo_inst.rRamWrAddr_RNO[7] 17 6 7 #SB_LUT4
set_location fifo_inst.ft2232h_inst.rRx_n_RNO 12 4 1 #SB_LUT4
set_location uart_inst0.rx_uart_fifo_inst.ram512x8_inst.mem_mem_0_0_RNO_5 18 10 0 #SB_LUT4
set_location uart_inst0.uart_inst0.tx_clk_divider_RNIAEQ11[0] 17 18 5 #SB_LUT4
set_location fifo_inst.tx_fifo_inst.rRamRdAddr[1] 15 4 1 #SB_DFF
set_location uart_inst0.tx_uart_fifo_inst.un1_rRamRdAddr_cry_5_c 14 11 5 #SB_CARRY
set_location uart_inst0.uart_inst0.rx_bits_remaining[3] 17 14 7 #SB_DFF
set_location uart_inst0.uart_inst0.rTx_RNO_0 14 15 7 #SB_LUT4
set_location uart_inst0.uart_inst0.rRxData_esr[4] 18 12 1 #SB_DFFESR
set_location fifo_inst.tx_fifo_inst.un1_rRamRdAddr_cry_1_c_RNIGAUP 15 3 2 #SB_LUT4
set_location uart_inst0.uart_inst0.tx_clk_divider_RNO[13] 15 19 4 #SB_LUT4
set_location uart_inst0.rx_uart_fifo_inst.un1_rRamRdAddr_cry_4_c 17 10 4 #SB_CARRY
set_location uart_inst0.uart_inst0.un1_tx_clk_divider_1_cry_1_s1_c 16 18 1 #SB_CARRY
set_location uart_inst0.uart_inst0.rx_countdown[3] 15 14 3 #SB_DFFE
set_location uart_inst0.rx_uart_fifo_inst.un1_rRamWrAddr_cry_2_c 17 6 2 #SB_CARRY
set_location fifo_inst.tx_fifo_inst.rRamWrAddr_RNO[7] 13 2 7 #SB_LUT4
set_location uart_inst0.rx_uart_fifo_inst.rDataCount_RNO[1] 17 9 4 #SB_LUT4
set_location uart_inst0.uart_inst0.rx_state_RNO_0[0] 15 16 7 #SB_LUT4
set_location uart_inst0.tx_uart_fifo_inst.ram512x8_inst.mem_mem_0_0_RNO_1 18 11 5 #SB_LUT4
set_location rUartRxData_esr[5] 15 8 0 #SB_DFFESR
set_location fifo_inst.ft2232h_inst.rRxData[7] 20 3 7 #SB_DFFSR
set_location uart_inst0.rx_uart_fifo_inst.rRamRdAddr[7] 16 11 5 #SB_DFFSR
set_location fifo_inst.ft2232h_inst.rRxData_RNO[7] 20 3 7 #SB_LUT4
set_location uart_inst0.uart_inst0.rx_clk_divider_RNO[0] 10 15 6 #SB_LUT4
set_location uart_inst0.tx_uart_fifo_inst.ram512x8_inst.RDATA[3] 13 11 3 #SB_DFFNE
set_location uart_inst0.tx_uart_fifo_inst.un1_rRamWrAddr_cry_2_c 13 12 2 #SB_CARRY
set_location uart_inst0.rx_uart_fifo_inst.rRamWrAddr_RNO[2] 17 6 2 #SB_LUT4
set_location rUartTxData_ess_RNO[6] 15 7 0 #SB_LUT4
set_location uart_inst0.tx_uart_fifo_inst.rRamRdAddr[5] 15 12 1 #SB_DFFSR
set_location uart_inst0.rx_uart_fifo_inst.ram512x8_inst.mem_mem_0_0_RNO_0 16 10 7 #SB_LUT4
set_location uart_inst0.rx_uart_fifo_inst.rDataCount_RNO_0[2] 17 8 1 #SB_LUT4
set_location fifo_inst.tx_fifo_inst.rRamRdAddr[4] 16 3 6 #SB_DFF
set_location fifo_inst.ft2232h_inst.rFifoState[2] 14 9 3 #SB_DFFSR
set_location fifo_inst.tx_fifo_inst.un1_rRamRdAddr_cry_2_c_RNIMVKN 15 3 3 #SB_LUT4
set_location fifo_inst.tx_fifo_inst.rDataCount_RNI9VTA[3] 12 2 6 #SB_LUT4
set_location uart_inst0.uart_inst0.rx_clk_divider[1] 9 14 1 #SB_DFFSR
set_location uart_inst0.tx_uart_fifo_inst.un1_rRamWrAddr_cry_1_c 13 12 1 #SB_CARRY
set_location rUartTxData_esr[7] 16 7 5 #SB_DFFESR
set_location uart_inst0.uart_inst0.rx_countdown_RNO_0[1] 16 15 1 #SB_LUT4
set_location uart_inst0.uart_inst0.rx_clk_divider[12] 9 15 4 #SB_DFFSR
set_location uart_inst0.uart_inst0.rx_bits_remaining_RNINTCJ[2] 17 13 1 #SB_LUT4
set_location uart_inst0.uart_inst0.rTxData_esr_RNO[1] 13 14 6 #SB_LUT4
set_location uart_inst0.uart_inst0.tx_countdown_RNO_1[3] 16 16 5 #SB_LUT4
set_location uart_inst0.tx_uart_fifo_inst.rRamWrAddr_RNIU317[4] 14 12 6 #SB_LUT4
set_location fifo_inst.rx_fifo_inst.un1_rRamWrAddr_cry_2_c_RNIOTMG 17 2 3 #SB_LUT4
set_location uart_inst0.tx_uart_fifo_inst.un1_rFifoState_12_0_i 13 3 2 #SB_LUT4
set_location uart_inst0.tx_uart_fifo_inst.rRamWrAddr_RNO[8] 13 13 0 #SB_LUT4
set_location uart_inst0.tx_uart_fifo_inst.rRamWrAddr_RNIVHG3[8] 12 12 0 #SB_LUT4
set_location uart_inst0.tx_uart_fifo_inst.m72_e 16 3 3 #SB_LUT4
set_location rUartRxData_esr[6] 15 8 6 #SB_DFFESR
set_location fifo_inst.rx_fifo_inst.ram512x8_inst.RDATA[4] 18 3 1 #SB_DFFNE
set_location uart_inst0.rx_uart_fifo_inst.rRamRdAddr[4] 16 11 2 #SB_DFFSR
set_location rFtdiRxState[0] 14 7 0 #SB_DFF
set_location fifo_inst.rx_fifo_inst.un1_rRamWrAddr_cry_3_c 17 2 3 #SB_CARRY
set_location fifo_inst.ft2232h_inst.rRxData_RNO[4] 20 3 4 #SB_LUT4
set_location uart_inst0.tx_uart_fifo_inst.ram512x8_inst.RDATA[4] 13 11 4 #SB_DFFNE
set_location uart_inst0.uart_inst0.rx_countdown_cry_c[4] 16 15 4 #SB_CARRY
set_location uart_inst0.tx_uart_fifo_inst.rRamRdAddr[1] 16 11 6 #SB_DFFSR
set_location uart_inst0.tx_uart_fifo_inst.m65_ns_1 13 5 6 #SB_LUT4
set_location uart_inst0.rx_uart_fifo_inst.un1_rRamWrAddr_cry_5_c 17 6 5 #SB_CARRY
set_location fifo_inst.rx_fifo_inst.rRamRdAddr[6] 15 4 5 #SB_DFF
set_location uart_inst0.uart_inst0.tx_countdown_RNO[1] 14 18 6 #SB_LUT4
set_location uart_inst0.uart_inst0.rx_countdown_RNO[2] 15 14 2 #SB_LUT4
set_location uart_inst0.tx_uart_fifo_inst.rRamRdAddr[6] 15 12 2 #SB_DFFSR
set_location uart_inst0.tx_uart_fifo_inst.m27_e 14 7 5 #SB_LUT4
set_location fifo_inst.tx_fifo_inst.un1_rRamWrAddr_cry_3_c 13 2 3 #SB_CARRY
set_location fifo_inst.rx_fifo_inst.rRamWrAddr_RNI9D19[0] 17 2 0 #SB_LUT4
set_location fifo_inst.ft2232h_inst.rFifoState_RNIM35O[0] 14 2 1 #SB_LUT4
set_location uart_inst0.rx_uart_fifo_inst.un1_rRamWrAddr_cry_0_c 17 6 0 #SB_CARRY
set_location uart_inst0.rx_uart_fifo_inst.rRamWrAddr[8] 17 7 0 #SB_DFFSR
set_location uart_inst0.rx_uart_fifo_inst.rDataCount_RNO_0[1] 16 8 6 #SB_LUT4
set_location fifo_inst.tx_fifo_inst.rRamWrAddr[3] 13 1 2 #SB_DFF
set_location fifo_inst.rx_fifo_inst.ram512x8_inst.RDATA_RNO[5] 18 4 2 #SB_LUT4
set_location fifo_inst.ft2232h_inst.rFifoState[1] 14 9 4 #SB_DFFSR
set_location uart_inst0.tx_uart_fifo_inst.rRamWrAddr_RNI0VO8[0] 12 12 1 #SB_LUT4
set_location uart_inst0.uart_inst0.rx_clk_divider[6] 9 14 6 #SB_DFFSS
set_location uart_inst0.tx_uart_fifo_inst.m8_ns 14 3 5 #SB_LUT4
set_location uart_inst0.tx_uart_fifo_inst.m78_ns_1 13 4 0 #SB_LUT4
set_location rUartTxData_esr[4] 16 7 4 #SB_DFFESR
set_location uart_inst0.uart_inst0.rx_clk_divider[11] 9 15 3 #SB_DFFSR
set_location uart_inst0.uart_inst0.rTxData_esr_RNO[6] 13 15 1 #SB_LUT4
set_location fifo_inst.tx_fifo_inst.rDataCount[2] 14 4 1 #SB_DFFSR
set_location fifo_inst.rx_fifo_inst.rRamWrAddr[1] 17 2 1 #SB_DFF
set_location uart_inst0.rx_uart_fifo_inst.rDataCount_RNIVUNE1[2] 17 8 0 #SB_LUT4
set_location GND -1 -1 -1 #GND
set_location rUartRxData_esr[3] 15 9 3 #SB_DFFESR
set_location fifo_inst.rx_fifo_inst.ram512x8_inst.RDATA[3] 18 3 7 #SB_DFFNE
set_location uart_inst0.uart_inst0.tx_clk_divider[8] 16 17 1 #SB_DFFSR
set_location uart_inst0.tx_uart_fifo_inst.un1_rRamWrAddr_cry_0_c 13 12 0 #SB_CARRY
set_location uart_inst0.rx_uart_fifo_inst.rRamWrAddr_RNO_0[0] 17 6 0 #SB_LUT4
set_location fifo_inst.rx_fifo_inst.un1_rRamRdAddr_cry_4_c_RNIIT3C 15 5 5 #SB_LUT4
set_location uart_inst0.uart_inst0.rx_countdown_cry_c[1] 16 15 1 #SB_CARRY
set_location uart_inst0.rx_uart_fifo_inst.rRamWrAddr_RNO[8] 17 7 0 #SB_LUT4
set_location fifo_inst.rx_fifo_inst.rRamRdAddr[1] 16 4 3 #SB_DFF
set_location fifo_inst.rx_fifo_inst.rDataCount_RNO_0[2] 13 5 7 #SB_LUT4
set_location uart_inst0.uart_inst0.tx_clk_divider_RNO[6] 15 19 7 #SB_LUT4
set_location uart_inst0.uart_inst0.rx_countdown_RNO[1] 15 14 5 #SB_LUT4
set_location uart_inst0.tx_uart_fifo_inst.m14 13 5 0 #SB_LUT4
set_location uart_inst0.rx_uart_fifo_inst.ram512x8_inst.RDATA[2] 18 9 2 #SB_DFFNE
set_location fifo_inst.rx_fifo_inst.rRamWrAddr_RNO[1] 17 2 1 #SB_LUT4
set_location uart_inst0.rx_uart_fifo_inst.rRamWrAddr_RNIMJ1Q1[4] 18 7 5 #SB_LUT4
set_location uart_inst0.rx_uart_fifo_inst.rRamWrAddr[7] 17 6 7 #SB_DFFSR
set_location fifo_inst.tx_fifo_inst.rRamWrAddr[0] 13 1 4 #SB_DFF
set_location fifo_inst.rx_fifo_inst.ram512x8_inst.RDATA_RNO[0] 18 4 7 #SB_LUT4
set_io ioFifoData[3] 19
set_io P1A9 46
set_io P1A1 4
set_io ioFifoData[0] 6
set_io P1A8 48
set_io oRx_n 11
set_io ioFifoData[5] 21
set_io ioFifoData[1] 9
set_io P1A7 3
set_io P1A3 47
set_io ioFifoData[6] 23
set_io ioFifoData[2] 18
set_io iTxE_n 27
set_io iRxF_n 26
set_io iClk 35
set_io P1A2 2
set_io BTN_N 10
set_io ioFifoData[7] 25
set_io oTx_n 37
set_io ioFifoData[4] 20
set_io P1A4 45
