
---------- Begin Simulation Statistics ----------
final_tick                               579202325000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  61855                       # Simulator instruction rate (inst/s)
host_mem_usage                                 701664                       # Number of bytes of host memory used
host_op_rate                                    62061                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  9902.67                       # Real time elapsed on the host
host_tick_rate                               58489487                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   612534400                       # Number of instructions simulated
sim_ops                                     614571987                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.579202                       # Number of seconds simulated
sim_ticks                                579202325000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            86.988858                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               78149017                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            89837962                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          7496175                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        121207116                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          10545836                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       10800157                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          254321                       # Number of indirect misses.
system.cpu0.branchPred.lookups              155247725                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1061844                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1018211                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          5193903                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 143203925                       # Number of branches committed
system.cpu0.commit.bw_lim_events             16342619                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        3058501                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       41276986                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           580271340                       # Number of instructions committed
system.cpu0.commit.committedOps             581290829                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1061965274                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.547373                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.307652                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    776261422     73.10%     73.10% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    174391309     16.42%     89.52% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     40121521      3.78%     93.30% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     36257240      3.41%     96.71% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     11093569      1.04%     97.76% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      4186188      0.39%     98.15% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1341252      0.13%     98.28% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      1970154      0.19%     98.46% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     16342619      1.54%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1061965274                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        46                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            11887117                       # Number of function calls committed.
system.cpu0.commit.int_insts                561266991                       # Number of committed integer instructions.
system.cpu0.commit.loads                    179948485                       # Number of loads committed
system.cpu0.commit.membars                    2037589                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      2037595      0.35%      0.35% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       322222142     55.43%     55.78% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        4135822      0.71%     56.49% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1017773      0.18%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      180966688     31.13%     87.80% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      70910763     12.20%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           16      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        581290829                       # Class of committed instruction
system.cpu0.commit.refs                     251877475                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  580271340                       # Number of Instructions Simulated
system.cpu0.committedOps                    581290829                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.977418                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.977418                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            172488003                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              2314077                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            77368107                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             636386729                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               448386511                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                441315165                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               5200267                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              4539129                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              2863767                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  155247725                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                110082682                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    620008020                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              3018550                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          223                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     648072319                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  22                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               15005080                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.135299                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         442742902                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          88694853                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.564799                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1070253713                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.606926                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.891207                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               609604467     56.96%     56.96% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               339965860     31.76%     88.72% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                72725854      6.80%     95.52% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                38198277      3.57%     99.09% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 4575362      0.43%     99.52% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 2918793      0.27%     99.79% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  220729      0.02%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 1021855      0.10%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 1022516      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1070253713                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       40                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      22                       # number of floating regfile writes
system.cpu0.idleCycles                       77185393                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             5264424                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               147284061                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.532372                       # Inst execution rate
system.cpu0.iew.exec_refs                   268471209                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  74896789                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              145990165                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            195482429                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1209857                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          2591382                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            76855692                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          622547633                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            193574420                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          5302014                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            610864374                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                934780                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              2269125                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               5200267                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              4213294                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        69116                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads         8422466                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        30869                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         7375                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      2391447                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     15533944                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      4926702                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          7375                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       977981                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       4286443                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                250938095                       # num instructions consuming a value
system.cpu0.iew.wb_count                    604984364                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.886981                       # average fanout of values written-back
system.cpu0.iew.wb_producers                222577431                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.527247                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     605029331                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               745146672                       # number of integer regfile reads
system.cpu0.int_regfile_writes              387423412                       # number of integer regfile writes
system.cpu0.ipc                              0.505710                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.505710                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          2038460      0.33%      0.33% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            337721020     54.81%     55.14% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             4138443      0.67%     55.81% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1018055      0.17%     55.98% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.98% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     55.98% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     55.98% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.98% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     55.98% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.98% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     55.98% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.98% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           196398262     31.87%     87.85% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           74852097     12.15%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             14      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            16      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             616166389                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     54                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                106                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           46                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes               170                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    1212466                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001968                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 218768     18.04%     18.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     18.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     18.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     18.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     18.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     18.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     18.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     18.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     18.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     18.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     18.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     18.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     18.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     18.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     18.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     18.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     18.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     18.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     18.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     18.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     18.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     18.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     18.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     18.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     18.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     18.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     18.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     18.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     18.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     18.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     18.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     18.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     18.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     18.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     18.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     18.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     18.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     18.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     18.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     18.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     18.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     18.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     18.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     18.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     18.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     18.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                889694     73.38%     91.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               104002      8.58%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             615340341                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        2303873953                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    604984318                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        663810952                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 618933500                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                616166389                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            3614133                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       41256800                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            75103                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        555632                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     18752071                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1070253713                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.575720                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.800297                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          621722043     58.09%     58.09% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          312904016     29.24%     87.33% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          111932773     10.46%     97.79% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           18220704      1.70%     99.49% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            3548280      0.33%     99.82% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1270835      0.12%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             458964      0.04%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             135148      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              60950      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1070253713                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.536993                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         11006306                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1929367                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           195482429                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           76855692                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                    883                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      1147439106                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    10965851                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              156509760                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            370560558                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               5958179                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               454728537                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               3945649                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                10802                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            770424580                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             630629599                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          405051180                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                437260846                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               6286281                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               5200267                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             16461940                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                34490614                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               40                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       770424540                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles         92363                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              2848                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 12898623                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          2844                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1668179511                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1253433972                       # The number of ROB writes
system.cpu0.timesIdled                       14447629                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  850                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            73.975954                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                4454971                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             6022188                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           826166                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          7674584                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            213687                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         373547                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          159860                       # Number of indirect misses.
system.cpu1.branchPred.lookups                8603901                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         3249                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1017925                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           488874                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   7095534                       # Number of branches committed
system.cpu1.commit.bw_lim_events               797792                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        3054430                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        4398867                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            32263060                       # Number of instructions committed
system.cpu1.commit.committedOps              33281158                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    189975219                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.175187                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.826762                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    176068998     92.68%     92.68% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      7016194      3.69%     96.37% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      2362307      1.24%     97.62% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      2025286      1.07%     98.68% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       519397      0.27%     98.96% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       172048      0.09%     99.05% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       948051      0.50%     99.55% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        65146      0.03%     99.58% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       797792      0.42%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    189975219                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              320818                       # Number of function calls committed.
system.cpu1.commit.int_insts                 31047840                       # Number of committed integer instructions.
system.cpu1.commit.loads                      9248587                       # Number of loads committed
system.cpu1.commit.membars                    2035968                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      2035968      6.12%      6.12% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        19082671     57.34%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             42      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              84      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       10266512     30.85%     94.30% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1895869      5.70%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         33281158                       # Class of committed instruction
system.cpu1.commit.refs                      12162393                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   32263060                       # Number of Instructions Simulated
system.cpu1.committedOps                     33281158                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.918685                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.918685                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            170016428                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               340687                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             4302775                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              39515986                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 5125592                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 13029452                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                489060                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               594470                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2118112                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                    8603901                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  5155367                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    184345543                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                51677                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           16                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      40280975                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   4                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles           16                       # Number of stall cycles due to pending traps
system.cpu1.fetch.SquashCycles                1652706                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.045057                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           5606712                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           4668658                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.210945                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         190778644                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.216479                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.651732                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               166024542     87.02%     87.02% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                14198465      7.44%     94.47% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 6157226      3.23%     97.69% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 3013364      1.58%     99.27% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1182397      0.62%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  199410      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                    2971      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      57      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     212      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           190778644                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         176252                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              515272                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 7653897                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.189134                       # Inst execution rate
system.cpu1.iew.exec_refs                    12928025                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   2945422                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              147735857                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             10248181                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1018574                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           318437                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             2977843                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           37672934                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts              9982603                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           590448                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             36116136                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                927222                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              1352632                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                489060                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              3348612                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        15636                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          156574                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         4869                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          144                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads          365                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads       999594                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores        64037                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           144                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect        89623                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        425649                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 20945811                       # num instructions consuming a value
system.cpu1.iew.wb_count                     35858233                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.878914                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 18409562                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.187784                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      35866283                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                44416623                       # number of integer regfile reads
system.cpu1.int_regfile_writes               24439103                       # number of integer regfile writes
system.cpu1.ipc                              0.168956                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.168956                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          2036073      5.55%      5.55% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             21669914     59.04%     64.58% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  45      0.00%     64.58% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   84      0.00%     64.58% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.58% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.58% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.58% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.58% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.58% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.58% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.58% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.58% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            11064679     30.14%     94.73% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1935777      5.27%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              36706584                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1084748                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.029552                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 187088     17.25%     17.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     17.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     17.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     17.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     17.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     17.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     17.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     17.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     17.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     17.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     17.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     17.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     17.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     17.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     17.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     17.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     17.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     17.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     17.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     17.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     17.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     17.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     17.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     17.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     17.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     17.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     17.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     17.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     17.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     17.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     17.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     17.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     17.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     17.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     17.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     17.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     17.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     17.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     17.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     17.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     17.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     17.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     17.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     17.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     17.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     17.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                802805     74.01%     91.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                94853      8.74%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              35755245                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         265337785                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     35858221                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         42064790                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  34618195                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 36706584                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            3054739                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        4391775                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            61251                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           309                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      1752136                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    190778644                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.192404                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.648934                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          168204954     88.17%     88.17% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           14897081      7.81%     95.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            4223314      2.21%     98.19% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            1509001      0.79%     98.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1401809      0.73%     99.72% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             177954      0.09%     99.81% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             242004      0.13%     99.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              93374      0.05%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              29153      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      190778644                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.192226                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          6159707                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          525143                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            10248181                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            2977843                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    103                       # number of misc regfile reads
system.cpu1.numCycles                       190954896                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   967441438                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              158210027                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             22412883                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               6714313                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 6416592                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               1390731                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                 6663                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             47635847                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              38651405                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           26672069                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 13412551                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               4021232                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                489060                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             12220265                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 4259186                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        47635835                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         30149                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               604                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 12700521                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           600                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   226857166                       # The number of ROB reads
system.cpu1.rob.rob_writes                   76164802                       # The number of ROB writes
system.cpu1.timesIdled                           1985                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          3874668                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                 1570                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             3896935                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                 91685                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      5231901                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      10432587                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      1105806                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        42989                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     33412671                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2194032                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     66803132                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2237021                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 579202325000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            3951334                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1590848                       # Transaction distribution
system.membus.trans_dist::CleanEvict          3609708                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              339                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            252                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1279467                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1279463                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       3951334                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           639                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     15663384                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               15663384                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    436585280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               436585280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              520                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           5232031                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 5232031    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             5232031                       # Request fanout histogram
system.membus.respLayer1.occupancy        27043837283                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.7                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         18117914890                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   579202325000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 579202325000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 579202325000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 579202325000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 579202325000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   579202325000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 579202325000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 579202325000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 579202325000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 579202325000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 16                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            8                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    685366187.500000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   928617720.919414                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            8    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       113000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2503760500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              8                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   573719395500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   5482929500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 579202325000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     92320248                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        92320248                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     92320248                       # number of overall hits
system.cpu0.icache.overall_hits::total       92320248                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     17762434                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      17762434                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     17762434                       # number of overall misses
system.cpu0.icache.overall_misses::total     17762434                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 231838655495                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 231838655495                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 231838655495                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 231838655495                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    110082682                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    110082682                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    110082682                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    110082682                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.161355                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.161355                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.161355                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.161355                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13052.189553                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13052.189553                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13052.189553                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13052.189553                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3206                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets          330                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               79                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              3                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    40.582278                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          110                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     16751610                       # number of writebacks
system.cpu0.icache.writebacks::total         16751610                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1010790                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1010790                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1010790                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1010790                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     16751644                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     16751644                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     16751644                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     16751644                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 205706659998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 205706659998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 205706659998                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 205706659998                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.152173                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.152173                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.152173                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.152173                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12279.789375                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12279.789375                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12279.789375                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12279.789375                       # average overall mshr miss latency
system.cpu0.icache.replacements              16751610                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     92320248                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       92320248                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     17762434                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     17762434                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 231838655495                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 231838655495                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    110082682                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    110082682                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.161355                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.161355                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13052.189553                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13052.189553                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1010790                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1010790                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     16751644                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     16751644                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 205706659998                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 205706659998                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.152173                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.152173                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12279.789375                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12279.789375                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 579202325000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999938                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          109071619                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         16751610                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             6.511113                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            92500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999938                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        236917006                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       236917006                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 579202325000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    227816381                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       227816381                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    227816381                       # number of overall hits
system.cpu0.dcache.overall_hits::total      227816381                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     25574310                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      25574310                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     25574310                       # number of overall misses
system.cpu0.dcache.overall_misses::total     25574310                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 578576001038                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 578576001038                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 578576001038                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 578576001038                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    253390691                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    253390691                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    253390691                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    253390691                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.100928                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.100928                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.100928                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.100928                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 22623.327904                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 22623.327904                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 22623.327904                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 22623.327904                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      3717531                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       128842                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            81515                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           1646                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    45.605484                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    78.275820                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     15589344                       # number of writebacks
system.cpu0.dcache.writebacks::total         15589344                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     10377849                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     10377849                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     10377849                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     10377849                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     15196461                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     15196461                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     15196461                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     15196461                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 259655022680                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 259655022680                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 259655022680                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 259655022680                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.059972                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.059972                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.059972                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.059972                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 17086.545524                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 17086.545524                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 17086.545524                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 17086.545524                       # average overall mshr miss latency
system.cpu0.dcache.replacements              15589344                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    163653282                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      163653282                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     18828475                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     18828475                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 365789899500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 365789899500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    182481757                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    182481757                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.103180                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.103180                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 19427.484143                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 19427.484143                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      6509830                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      6509830                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     12318645                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     12318645                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 184394975500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 184394975500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.067506                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.067506                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 14968.770957                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 14968.770957                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     64163099                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      64163099                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      6745835                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      6745835                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 212786101538                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 212786101538                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     70908934                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     70908934                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.095134                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.095134                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 31543.330298                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 31543.330298                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      3868019                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      3868019                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      2877816                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      2877816                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  75260047180                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  75260047180                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.040585                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.040585                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 26151.792602                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 26151.792602                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1166                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1166                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          749                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          749                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      7041500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      7041500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         1915                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1915                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.391123                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.391123                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  9401.201602                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  9401.201602                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          734                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          734                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           15                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           15                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1197500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1197500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.007833                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.007833                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 79833.333333                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 79833.333333                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         1709                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1709                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          133                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          133                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       618500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       618500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         1842                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1842                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.072204                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.072204                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4650.375940                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4650.375940                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          133                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          133                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       485500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       485500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.072204                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.072204                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3650.375940                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3650.375940                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       612349                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         612349                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       405862                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       405862                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  31313379000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  31313379000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1018211                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1018211                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.398603                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.398603                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 77152.773603                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 77152.773603                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       405862                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       405862                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  30907517000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  30907517000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.398603                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.398603                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 76152.773603                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 76152.773603                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 579202325000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.954815                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          244033804                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         15602098                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            15.641089                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           289500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.954815                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.998588                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998588                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        524427448                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       524427448                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 579202325000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            16716106                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            14462737                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                 603                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              213468                       # number of demand (read+write) hits
system.l2.demand_hits::total                 31392914                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           16716106                       # number of overall hits
system.l2.overall_hits::.cpu0.data           14462737                       # number of overall hits
system.l2.overall_hits::.cpu1.inst                603                       # number of overall hits
system.l2.overall_hits::.cpu1.data             213468                       # number of overall hits
system.l2.overall_hits::total                31392914                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             35535                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1125002                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              1511                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            832262                       # number of demand (read+write) misses
system.l2.demand_misses::total                1994310                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            35535                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1125002                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             1511                       # number of overall misses
system.l2.overall_misses::.cpu1.data           832262                       # number of overall misses
system.l2.overall_misses::total               1994310                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   3112903000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 106209002500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    140319000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  83320874500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     192783099000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   3112903000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 106209002500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    140319000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  83320874500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    192783099000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        16751641                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        15587739                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            2114                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1045730                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             33387224                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       16751641                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       15587739                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           2114                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1045730                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            33387224                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.002121                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.072172                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.714759                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.795867                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.059733                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.002121                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.072172                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.714759                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.795867                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.059733                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 87601.041227                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 94407.834386                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 92864.990073                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 100113.755644                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 96666.565880                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 87601.041227                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 94407.834386                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 92864.990073                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 100113.755644                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 96666.565880                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   3032771                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             1590848                       # number of writebacks
system.l2.writebacks::total                   1590848                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             90                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         140813                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst              8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          59812                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              200723                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            90                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        140813                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst             8                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         59812                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             200723                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        35445                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       984189                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         1503                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       772450                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1793587                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        35445                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       984189                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         1503                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       772450                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      3501378                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          5294965                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   2752698501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  86700575001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    124720500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  70786126501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 160364120503                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   2752698501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  86700575001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    124720500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  70786126501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 273073478930                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 433437599433                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.002116                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.063139                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.710974                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.738671                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.053721                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.002116                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.063139                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.710974                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.738671                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.158593                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 77661.122895                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 88093.420066                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 82981.037924                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 91638.457507                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 89409.725039                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 77661.122895                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 88093.420066                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 82981.037924                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 91638.457507                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 77990.288089                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 81858.444661                       # average overall mshr miss latency
system.l2.replacements                        7347285                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      4253194                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          4253194                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      4253194                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      4253194                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     29048962                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         29048962                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     29048962                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     29048962                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      3501378                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        3501378                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 273073478930                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 273073478930                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 77990.288089                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 77990.288089                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               7                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    8                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            24                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            23                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 47                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       179000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data        91500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       270500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           25                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           30                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               55                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.960000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.766667                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.854545                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  7458.333333                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  3978.260870                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  5755.319149                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           24                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           23                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            47                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       473500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       460500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       934000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.960000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.766667                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.854545                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 19729.166667                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20021.739130                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19872.340426                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu1.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           20                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               23                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           21                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             24                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.952381                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.958333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           20                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           23                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        60500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       393500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       454000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.952381                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.958333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20166.666667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        19675                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 19739.130435                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          2528782                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           101288                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               2630070                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         746407                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         638714                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1385121                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  72305201500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  64251545000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  136556746500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      3275189                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       740002                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           4015191                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.227897                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.863125                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.344970                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 96871.012062                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 100595.172487                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 98588.315750                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        79886                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        36955                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           116841                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       666521                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       601759                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1268280                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  59672706500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  55150285000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 114822991500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.203506                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.813186                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.315870                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 89528.621754                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 91648.458935                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 90534.417873                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      16716106                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst           603                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           16716709                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        35535                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         1511                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            37046                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   3112903000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    140319000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   3253222000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     16751641                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         2114                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       16753755                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.002121                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.714759                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.002211                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 87601.041227                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 92864.990073                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 87815.742590                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           90                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst            8                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            98                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        35445                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         1503                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        36948                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   2752698501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    124720500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   2877419001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.002116                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.710974                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.002205                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 77661.122895                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 82981.037924                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77877.530611                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     11933955                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       112180                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          12046135                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       378595                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       193548                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          572143                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  33903801000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  19069329500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  52973130500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     12312550                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       305728                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      12618278                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.030749                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.633073                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.045342                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 89551.634332                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 98525.066133                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 92587.221202                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        60927                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        22857                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        83784                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       317668                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       170691                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       488359                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  27027868501                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  15635841501                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  42663710002                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.025800                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.558310                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.038703                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 85082.125052                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 91603.198183                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 87361.367359                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           70                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            6                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                76                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          813                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           29                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             842                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     12129500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       775000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     12904500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          883                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           35                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           918                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.920725                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.828571                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.917211                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 14919.434194                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 26724.137931                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 15326.009501                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          201                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           10                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          211                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          612                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           19                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          631                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     12130992                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       372000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     12502992                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.693092                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.542857                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.687364                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19821.882353                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19578.947368                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19814.567353                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 579202325000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 579202325000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999906                       # Cycle average of tags in use
system.l2.tags.total_refs                    69919520                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   7347564                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      9.516014                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      30.648863                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        2.589710                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        7.550534                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.001384                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.940142                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    22.269273                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.478888                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.040464                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.117977                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000022                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.014690                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.347957                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            26                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            38                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           17                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            9                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.406250                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.593750                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 540870644                       # Number of tag accesses
system.l2.tags.data_accesses                540870644                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 579202325000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       2268480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      63393024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst         96192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      49764096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    219249216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          334771008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      2268480                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst        96192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2364672                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    101814272                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       101814272                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          35445                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         990516                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           1503                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         777564                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      3425769                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             5230797                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1590848                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1590848                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          3916559                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        109448842                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           166077                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         85918329                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    378536492                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             577986299                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      3916559                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       166077                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4082636                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      175783604                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            175783604                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      175783604                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         3916559                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       109448842                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          166077                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        85918329                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    378536492                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            753769902                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1570612.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     35443.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    961465.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      1503.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    761647.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   3411197.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003412488250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        96389                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        96390                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            10212532                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1478324                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     5230797                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1590848                       # Number of write requests accepted
system.mem_ctrls.readBursts                   5230797                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1590848                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  59542                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 20236                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            229776                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            224651                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            247756                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            355826                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            355698                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            420142                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            517325                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            437006                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            441538                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            350234                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           306900                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           269987                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           295449                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           246116                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           236533                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           236318                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             67962                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             65578                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             65758                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             65195                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            124661                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            141597                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            183973                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            147226                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            129172                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            112148                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            94307                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            82455                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            77000                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            74326                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            71252                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            67980                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.86                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 154043475666                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                25856275000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            251004506916                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     29788.41                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                48538.41                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  4061041                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  999103                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 78.53                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                63.61                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               5230797                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1590848                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1055086                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1122714                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1186335                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  648825                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  517741                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  358477                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  109885                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   79230                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   53483                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   16136                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  10230                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   6619                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   2869                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   1901                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   1080                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    553                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                     67                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                     23                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  10045                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  11091                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  38800                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  73699                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  94655                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 101750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 103340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 103610                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 103903                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 104607                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 106397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 111448                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 104690                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 102506                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 100118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  98464                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  98341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  98999                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   2459                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    794                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    354                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     97                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     60                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1681687                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    256.572454                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   182.165624                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   245.047819                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       442966     26.34%     26.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       741799     44.11%     70.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       162386      9.66%     80.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       122823      7.30%     87.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        52722      3.14%     90.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        27835      1.66%     92.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        24422      1.45%     93.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        16358      0.97%     94.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        90376      5.37%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1681687                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        96390                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      53.649289                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     49.356737                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    225.218018                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095        96385     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-8191            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::65536-69631            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         96390                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        96389                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.294173                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.275393                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.818306                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            83883     87.03%     87.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1353      1.40%     88.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             7749      8.04%     96.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             2427      2.52%     98.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              744      0.77%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              175      0.18%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               40      0.04%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               13      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         96389                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              330960320                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 3810688                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               100517760                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               334771008                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            101814272                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       571.41                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       173.55                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    577.99                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    175.78                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.82                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.46                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.36                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  579202296500                       # Total gap between requests
system.mem_ctrls.avgGap                      84906.54                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      2268352                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     61533760                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst        96192                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     48745408                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    218316608                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    100517760                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 3916337.870363348164                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 106238800.060065358877                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 166076.681408348959                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 84159551.673070371151                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 376926332.262219429016                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 173545159.715993881226                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        35445                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       990516                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         1503                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       777564                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      3425769                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1590848                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1281137207                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  45941489814                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     61757859                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  38633331495                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 165086790541                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 13779879199969                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     36144.37                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     46381.37                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     41089.73                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     49685.08                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     48189.70                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8661970.97                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    75.06                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           5804341620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           3085054170                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         17015155500                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         3699074700                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     45721225680.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     113877387300                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     126516945600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       315719184570                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        545.093089                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 327684901246                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  19340620000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 232176803754                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           6203003520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           3296947995                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         19907605200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         4499379000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     45721225680.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     157213436790                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      90023430240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       326865028425                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        564.336527                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 232327882105                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  19340620000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 327533822895                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                161                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           81                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    5967980154.320988                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   28261967740.772697                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           78     96.30%     96.30% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.23%     97.53% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.23%     98.77% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.23%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        20000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 221290604500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             81                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    95795932500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 483406392500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 579202325000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      5152960                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         5152960                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      5152960                       # number of overall hits
system.cpu1.icache.overall_hits::total        5152960                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         2407                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          2407                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         2407                       # number of overall misses
system.cpu1.icache.overall_misses::total         2407                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    166171499                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    166171499                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    166171499                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    166171499                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      5155367                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      5155367                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      5155367                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      5155367                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000467                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000467                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000467                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000467                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 69036.767345                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 69036.767345                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 69036.767345                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 69036.767345                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          196                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           98                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         2082                       # number of writebacks
system.cpu1.icache.writebacks::total             2082                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          293                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          293                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          293                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          293                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         2114                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         2114                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         2114                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         2114                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    150270999                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    150270999                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    150270999                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    150270999                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000410                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000410                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000410                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000410                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 71083.727058                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 71083.727058                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 71083.727058                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 71083.727058                       # average overall mshr miss latency
system.cpu1.icache.replacements                  2082                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      5152960                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        5152960                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         2407                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         2407                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    166171499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    166171499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      5155367                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      5155367                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000467                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000467                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 69036.767345                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 69036.767345                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          293                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          293                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         2114                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         2114                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    150270999                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    150270999                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000410                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000410                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 71083.727058                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 71083.727058                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 579202325000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.982317                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            5147571                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             2082                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          2472.416427                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        318627500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.982317                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999447                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999447                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           18                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         10312848                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        10312848                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 579202325000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      9430669                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         9430669                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      9430669                       # number of overall hits
system.cpu1.dcache.overall_hits::total        9430669                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      2240126                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2240126                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      2240126                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2240126                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 183404327525                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 183404327525                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 183404327525                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 183404327525                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     11670795                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     11670795                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     11670795                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     11670795                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.191943                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.191943                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.191943                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.191943                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 81872.326612                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 81872.326612                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 81872.326612                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 81872.326612                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs       964676                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        45163                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            17931                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            498                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    53.799342                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    90.688755                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1045091                       # number of writebacks
system.cpu1.dcache.writebacks::total          1045091                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1607582                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1607582                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1607582                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1607582                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       632544                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       632544                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       632544                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       632544                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  52527924624                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  52527924624                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  52527924624                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  52527924624                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.054199                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.054199                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.054199                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.054199                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 83042.325315                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 83042.325315                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 83042.325315                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 83042.325315                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1045091                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      8420414                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8420414                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      1354934                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1354934                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data  95425735500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  95425735500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      9775348                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9775348                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.138607                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.138607                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 70428.327505                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 70428.327505                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1048995                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1048995                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       305939                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       305939                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  20927513500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  20927513500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.031297                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.031297                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 68404.203125                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 68404.203125                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1010255                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1010255                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       885192                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       885192                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  87978592025                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  87978592025                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1895447                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1895447                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.467010                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.467010                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 99389.276027                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 99389.276027                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       558587                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       558587                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       326605                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       326605                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  31600411124                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  31600411124                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.172310                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.172310                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 96754.217247                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 96754.217247                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          314                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          314                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          142                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          142                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      7048000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      7048000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          456                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          456                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.311404                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.311404                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 49633.802817                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 49633.802817                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data           97                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           97                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           45                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           45                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      3828000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      3828000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.098684                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.098684                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 85066.666667                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 85066.666667                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          310                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          310                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          122                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          122                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1055000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1055000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          432                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          432                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.282407                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.282407                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  8647.540984                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  8647.540984                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          122                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          122                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       935000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       935000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.282407                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.282407                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  7663.934426                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  7663.934426                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        67000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        67000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        65000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        65000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       591846                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         591846                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       426079                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       426079                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  35600875500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  35600875500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1017925                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1017925                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.418576                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.418576                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 83554.635408                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 83554.635408                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       426079                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       426079                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  35174796500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  35174796500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.418576                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.418576                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 82554.635408                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 82554.635408                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 579202325000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           28.856910                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           11078334                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1058513                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            10.465940                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        318639000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    28.856910                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.901778                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.901778                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           24                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         26437756                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        26437756                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 579202325000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          29372797                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      5844042                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     29134915                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         5756437                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          5374797                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               7                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             342                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           253                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            595                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            2                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          4040709                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         4040709                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      16753758                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     12619041                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          918                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          918                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     50254893                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     46780459                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         6310                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3149696                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             100191358                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   2144207936                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1995332864                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       268544                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    133812288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             4273621632                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        12748891                       # Total snoops (count)
system.tol2bus.snoopTraffic                 103497024                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         46137105                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.073982                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.265644                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               42769801     92.70%     92.70% # Request fanout histogram
system.tol2bus.snoop_fanout::1                3322750      7.20%     99.90% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  43094      0.09%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   1460      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           46137105                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        66789676996                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       23403701560                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       25148208426                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.3                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1588482837                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           3177986                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            10503                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               914303627000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 129279                       # Simulator instruction rate (inst/s)
host_mem_usage                                 703252                       # Number of bytes of host memory used
host_op_rate                                   129595                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  6461.97                       # Real time elapsed on the host
host_tick_rate                               51857423                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   835400175                       # Number of instructions simulated
sim_ops                                     837439164                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.335101                       # Number of seconds simulated
sim_ticks                                335101302000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            99.833327                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               64161858                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            64268977                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          4366257                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         75444598                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits              5282                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          22410                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           17128                       # Number of indirect misses.
system.cpu0.branchPred.lookups               77079056                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         1641                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                           768                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          4364187                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  40085003                       # Number of branches committed
system.cpu0.commit.bw_lim_events             10525225                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls           2812                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      105695266                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           175324861                       # Number of instructions committed
system.cpu0.commit.committedOps             175325477                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    640007706                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.273943                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.249494                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    593493557     92.73%     92.73% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     13393082      2.09%     94.82% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     13197848      2.06%     96.89% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      2232781      0.35%     97.24% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       910367      0.14%     97.38% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      1269853      0.20%     97.58% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       249128      0.04%     97.62% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      4735865      0.74%     98.36% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     10525225      1.64%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    640007706                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                       315                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               10385                       # Number of function calls committed.
system.cpu0.commit.int_insts                174108007                       # Number of committed integer instructions.
system.cpu0.commit.loads                     52395942                       # Number of loads committed
system.cpu0.commit.membars                        984                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass         1035      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       121550841     69.33%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult            803      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv             234      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp            34      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           103      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv            17      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc           51      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       52396654     29.89%     99.22% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       1375595      0.78%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead           56      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           38      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        175325477                       # Class of committed instruction
system.cpu0.commit.refs                      53772343                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  175324861                       # Number of Instructions Simulated
system.cpu0.committedOps                    175325477                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              3.756859                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        3.756859                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            468966913                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                 2118                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            55763796                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             303044467                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                43946650                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                129843343                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               4365956                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                 4731                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             10218423                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   77079056                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 66531920                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    584645578                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              1398295                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           21                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     344800292                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 109                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           17                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                8736056                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.117022                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          68327532                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          64167140                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.523479                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         657341285                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.524540                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.818386                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               412027181     62.68%     62.68% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               166298549     25.30%     87.98% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                69285792     10.54%     98.52% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 3961719      0.60%     99.12% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 3271694      0.50%     99.62% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                   21329      0.00%     99.62% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 2473311      0.38%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     415      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    1295      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           657341285                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                      308                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                     212                       # number of floating regfile writes
system.cpu0.idleCycles                        1329420                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             4613921                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                52266888                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.473424                       # Inst execution rate
system.cpu0.iew.exec_refs                   146905191                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   1488187                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               69276224                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             83563200                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts              2008                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          3795407                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             2247958                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          279087841                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            145417004                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          3797252                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            311830846                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                594219                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents            260788389                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               4365956                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles            261519011                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked      8618238                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          150512                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses         1270                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         1580                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           55                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     31167258                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       871557                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          1580                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1395787                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       3218134                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                190310602                       # num instructions consuming a value
system.cpu0.iew.wb_count                    230465590                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.753919                       # average fanout of values written-back
system.cpu0.iew.wb_producers                143478868                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.349895                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     231307732                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               388716511                       # number of integer regfile reads
system.cpu0.int_regfile_writes              177559312                       # number of integer regfile writes
system.cpu0.ipc                              0.266180                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.266180                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass             1298      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            166461605     52.74%     52.74% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                1909      0.00%     52.74% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                  248      0.00%     52.74% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 16      0.00%     52.74% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                 34      0.00%     52.74% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                105      0.00%     52.74% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     52.74% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     52.74% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                 18      0.00%     52.74% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                51      0.00%     52.74% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     52.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     52.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     52.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     52.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     52.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     52.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     52.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     52.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     52.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     52.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     52.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     52.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     52.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     52.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     52.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     52.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     52.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     52.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     52.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     52.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     52.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     52.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     52.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     52.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     52.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     52.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     52.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     52.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     52.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     52.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     52.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     52.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     52.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     52.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     52.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     52.74% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           147490945     46.73%     99.47% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            1671772      0.53%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             58      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            38      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             315628097                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                    320                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                640                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses          318                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes               327                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                   15565266                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.049315                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                1270319      8.16%      8.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%      8.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%      8.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%      8.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      8.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%      8.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%      8.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      8.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%      8.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%      8.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%      8.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%      8.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%      8.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%      8.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%      8.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%      8.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%      8.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%      8.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%      8.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%      8.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%      8.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%      8.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%      8.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%      8.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%      8.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%      8.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%      8.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%      8.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%      8.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%      8.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%      8.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%      8.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%      8.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%      8.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%      8.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%      8.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%      8.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%      8.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%      8.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%      8.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%      8.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%      8.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%      8.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%      8.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%      8.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%      8.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead              14293771     91.83%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 1176      0.01%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             331191745                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        1307042624                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    230465272                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        382851399                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 279084780                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                315628097                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded               3061                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      103762367                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued          2880518                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           249                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     64856845                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    657341285                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.480159                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.135048                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          507417202     77.19%     77.19% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           77452206     11.78%     88.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           29765767      4.53%     93.50% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           12942459      1.97%     95.47% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           16697080      2.54%     98.01% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            8088993      1.23%     99.24% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            3020341      0.46%     99.70% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            1196247      0.18%     99.88% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             760990      0.12%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      657341285                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.479190                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          4943424                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          490935                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            83563200                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            2247958                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                    583                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                   221                       # number of misc regfile writes
system.cpu0.numCycles                       658670705                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    11531901                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              339219193                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            133870017                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              11473983                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                51225983                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents             125747894                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               317196                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            391985759                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             292187810                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          224721957                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                130402605                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                952790                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               4365956                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            132044685                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                90851948                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups              312                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       391985447                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles         82863                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              1168                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 54998966                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          1143                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   910500091                       # The number of ROB reads
system.cpu0.rob.rob_writes                  579399845                       # The number of ROB writes
system.cpu0.timesIdled                          17017                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  260                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.546842                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               11510462                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            11562860                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1538680                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         21129691                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits              2876                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          12870                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            9994                       # Number of indirect misses.
system.cpu1.branchPred.lookups               23142715                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted          322                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                           468                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1538169                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  10981625                       # Number of branches committed
system.cpu1.commit.bw_lim_events              2221088                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls           2598                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       36612257                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            47540914                       # Number of instructions committed
system.cpu1.commit.committedOps              47541700                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    134296381                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.354006                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.269951                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    116791853     86.97%     86.97% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      8269054      6.16%     93.12% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      4062389      3.02%     96.15% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3       981109      0.73%     96.88% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       587124      0.44%     97.32% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       755256      0.56%     97.88% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6        88495      0.07%     97.94% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       540013      0.40%     98.35% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      2221088      1.65%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    134296381                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls                4172                       # Number of function calls committed.
system.cpu1.commit.int_insts                 46325568                       # Number of committed integer instructions.
system.cpu1.commit.loads                     10872571                       # Number of loads committed
system.cpu1.commit.membars                       1138                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass         1138      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        35216882     74.08%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             80      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             160      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       10873039     22.87%     96.95% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1450401      3.05%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         47541700                       # Class of committed instruction
system.cpu1.commit.refs                      12323440                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   47540914                       # Number of Instructions Simulated
system.cpu1.committedOps                     47541700                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              2.954544                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.954544                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             83074839                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                  530                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            10172885                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              92855712                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                11853836                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 41338384                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1550585                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                 1492                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2391974                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   23142715                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 12914994                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    125322731                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               371776                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     106156111                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles                3102192                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.164762                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          13335791                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          11513338                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.755765                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         140209618                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.757136                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.144914                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                78783650     56.19%     56.19% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                35285172     25.17%     81.36% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                16449689     11.73%     93.09% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 5321130      3.80%     96.88% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 2090504      1.49%     98.37% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                   30129      0.02%     98.40% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 2248788      1.60%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      56      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     500      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           140209618                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                         252112                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1693648                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                14880984                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.494601                       # Inst execution rate
system.cpu1.iew.exec_refs                    18181730                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   1626713                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               45223774                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             19685449                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts              1567                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1921055                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             2347417                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           83951923                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             16555017                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1351940                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             69472466                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                265422                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents             17607621                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1550585                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             18057804                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       168991                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads           81944                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses          145                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation        12253                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      8812878                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       896548                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents         12253                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      1046830                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        646818                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 52127676                       # num instructions consuming a value
system.cpu1.iew.wb_count                     66731203                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.744987                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 38834455                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.475085                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      67119722                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                91439155                       # number of integer regfile reads
system.cpu1.int_regfile_writes               50615053                       # number of integer regfile writes
system.cpu1.ipc                              0.338462                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.338462                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass             1330      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             52063829     73.51%     73.51% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                1640      0.00%     73.52% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  160      0.00%     73.52% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     73.52% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     73.52% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     73.52% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     73.52% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     73.52% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     73.52% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     73.52% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     73.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     73.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     73.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     73.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     73.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     73.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     73.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     73.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     73.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     73.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     73.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     73.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     73.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     73.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     73.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     73.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     73.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     73.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     73.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     73.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     73.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     73.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     73.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     73.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     73.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     73.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     73.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     73.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     73.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     73.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     73.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     73.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     73.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     73.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     73.52% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            17083648     24.12%     97.64% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1673799      2.36%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              70824406                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     315631                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.004457                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                  83869     26.57%     26.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     26.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     26.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     26.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     26.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     26.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     26.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     26.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     26.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     26.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     26.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     26.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     26.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     26.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     26.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     26.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     26.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     26.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     26.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     26.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     26.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     26.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     26.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     26.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     26.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     26.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     26.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     26.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     26.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     26.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     26.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     26.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     26.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     26.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     26.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     26.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     26.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     26.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     26.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     26.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     26.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     26.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     26.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     26.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     26.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     26.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                231747     73.42%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   15      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              71138707                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         282248309                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     66731203                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        120374378                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  83949041                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 70824406                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded               2882                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       36410223                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            74248                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           284                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     23690377                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    140209618                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.505132                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.025210                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          102100963     72.82%     72.82% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           19247802     13.73%     86.55% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           11021700      7.86%     94.41% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            4032170      2.88%     97.28% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            2492311      1.78%     99.06% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             777609      0.55%     99.62% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             293436      0.21%     99.83% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             130227      0.09%     99.92% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             113400      0.08%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      140209618                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.504226                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          3717282                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          973314                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            19685449                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            2347417                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    192                       # number of misc regfile reads
system.cpu1.numCycles                       140461730                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   529643610                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               69124140                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             35111502                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               3198034                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                13666057                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              10551823                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               224079                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            121301074                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              89632909                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           67507295                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 41281769                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                965286                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1550585                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             14541015                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                32395793                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       121301074                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         46052                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts              1189                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  8717241                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts          1183                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   216228912                       # The number of ROB reads
system.cpu1.rob.rob_writes                  174228474                       # The number of ROB writes
system.cpu1.timesIdled                           2697                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         20748212                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                16739                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            20958721                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                602531                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     28060937                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      56042999                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       279742                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        77388                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     13835152                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     11004162                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     27670472                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       11081550                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 335101302000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           28038668                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       533913                       # Transaction distribution
system.membus.trans_dist::WritebackClean            2                       # Transaction distribution
system.membus.trans_dist::CleanEvict         27448529                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1702                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            447                       # Transaction distribution
system.membus.trans_dist::ReadExReq             19733                       # Transaction distribution
system.membus.trans_dist::ReadExResp            19730                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      28038670                       # Transaction distribution
system.membus.trans_dist::InvalidateReq             3                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     84101397                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               84101397                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1829908032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1829908032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1353                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          28060555                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                28060555    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            28060555                       # Request fanout histogram
system.membus.respLayer1.occupancy       143925914574                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             42.9                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         64737669913                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              19.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   335101302000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 335101302000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 335101302000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 335101302000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 335101302000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   335101302000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 335101302000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 335101302000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 335101302000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 335101302000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 36                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           18                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    320331083.333333                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   116496484.252334                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           18    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       173000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    366414500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             18                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   329335342500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   5765959500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 335101302000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     66514719                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        66514719                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     66514719                       # number of overall hits
system.cpu0.icache.overall_hits::total       66514719                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        17200                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         17200                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        17200                       # number of overall misses
system.cpu0.icache.overall_misses::total        17200                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   1130650499                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   1130650499                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   1130650499                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   1130650499                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     66531919                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     66531919                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     66531919                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     66531919                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000259                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000259                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000259                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000259                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 65735.494128                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 65735.494128                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 65735.494128                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 65735.494128                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2372                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               29                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    81.793103                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        15514                       # number of writebacks
system.cpu0.icache.writebacks::total            15514                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         1687                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         1687                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         1687                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         1687                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        15513                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        15513                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        15513                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        15513                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   1026258499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   1026258499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   1026258499                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   1026258499                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.000233                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000233                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.000233                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000233                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 66154.741120                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 66154.741120                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 66154.741120                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 66154.741120                       # average overall mshr miss latency
system.cpu0.icache.replacements                 15514                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     66514719                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       66514719                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        17200                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        17200                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   1130650499                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   1130650499                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     66531919                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     66531919                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000259                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000259                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 65735.494128                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 65735.494128                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         1687                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         1687                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        15513                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        15513                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   1026258499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   1026258499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.000233                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000233                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 66154.741120                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 66154.741120                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 335101302000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           66530504                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            15546                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          4279.589862                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        133079352                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       133079352                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 335101302000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     47509864                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        47509864                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     47509864                       # number of overall hits
system.cpu0.dcache.overall_hits::total       47509864                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     23062070                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      23062070                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     23062070                       # number of overall misses
system.cpu0.dcache.overall_misses::total     23062070                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1577682036344                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1577682036344                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1577682036344                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1577682036344                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     70571934                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     70571934                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     70571934                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     70571934                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.326788                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.326788                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.326788                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.326788                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 68410.252694                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 68410.252694                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 68410.252694                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 68410.252694                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs    380242891                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        82475                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs          8855748                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           1557                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    42.937411                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    52.970456                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     12661821                       # number of writebacks
system.cpu0.dcache.writebacks::total         12661821                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     10398187                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     10398187                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     10398187                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     10398187                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     12663883                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     12663883                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     12663883                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     12663883                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 1009856135540                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 1009856135540                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 1009856135540                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 1009856135540                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.179446                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.179446                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.179446                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.179446                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 79743.008960                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 79743.008960                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 79743.008960                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 79743.008960                       # average overall mshr miss latency
system.cpu0.dcache.replacements              12661820                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     46520740                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       46520740                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     22676310                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     22676310                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1553482527500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1553482527500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     69197050                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     69197050                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.327706                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.327706                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 68506.848226                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 68506.848226                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     10058295                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     10058295                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     12618015                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     12618015                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 1007327061000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 1007327061000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.182349                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.182349                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 79832.450746                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 79832.450746                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       989124                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        989124                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       385760                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       385760                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  24199508844                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  24199508844                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1374884                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1374884                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.280576                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.280576                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 62732.032466                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 62732.032466                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       339892                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       339892                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        45868                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        45868                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   2529074540                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   2529074540                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.033361                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.033361                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 55138.103689                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 55138.103689                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data          681                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          681                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          173                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          173                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      7279000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      7279000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data          854                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          854                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.202576                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.202576                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 42075.144509                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 42075.144509                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          161                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          161                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           12                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           12                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       252000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       252000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.014052                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.014052                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data        21000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        21000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data          526                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          526                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          219                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          219                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      1069000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      1069000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data          745                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          745                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.293960                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.293960                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4881.278539                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4881.278539                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          219                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          219                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       850000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       850000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.293960                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.293960                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3881.278539                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3881.278539                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data          660                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total            660                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data          108                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total          108                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data       436000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total       436000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data          768                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total          768                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.140625                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.140625                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data  4037.037037                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total  4037.037037                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            4                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            4                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data          104                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total          104                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data       328000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total       328000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.135417                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.135417                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data  3153.846154                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total  3153.846154                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 335101302000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.998404                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           60178268                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         12662660                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             4.752419                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.998404                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999950                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999950                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        153811230                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       153811230                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 335101302000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                5013                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             2815717                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                 537                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              228844                       # number of demand (read+write) hits
system.l2.demand_hits::total                  3050111                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               5013                       # number of overall hits
system.l2.overall_hits::.cpu0.data            2815717                       # number of overall hits
system.l2.overall_hits::.cpu1.inst                537                       # number of overall hits
system.l2.overall_hits::.cpu1.data             228844                       # number of overall hits
system.l2.overall_hits::total                 3050111                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             10500                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           9845018                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              2085                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            923020                       # number of demand (read+write) misses
system.l2.demand_misses::total               10780623                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            10500                       # number of overall misses
system.l2.overall_misses::.cpu0.data          9845018                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             2085                       # number of overall misses
system.l2.overall_misses::.cpu1.data           923020                       # number of overall misses
system.l2.overall_misses::total              10780623                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    947889500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 954085327922                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    190782499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  98810944474                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     1054034944395                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    947889500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 954085327922                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    190782499                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  98810944474                       # number of overall miss cycles
system.l2.overall_miss_latency::total    1054034944395                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           15513                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        12660735                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            2622                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1151864                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             13830734                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          15513                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       12660735                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           2622                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1151864                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            13830734                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.676852                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.777602                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.795195                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.801327                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.779469                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.676852                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.777602                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.795195                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.801327                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.779469                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 90275.190476                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 96910.470648                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 91502.397602                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 107051.791374                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 97771.246095                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 90275.190476                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 96910.470648                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 91502.397602                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 107051.791374                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 97771.246095                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs              76191                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      2536                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      30.043770                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  17755973                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              533912                       # number of writebacks
system.l2.writebacks::total                    533912                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             35                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         982201                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             30                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          55638                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total             1037904                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            35                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        982201                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            30                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         55638                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total            1037904                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        10465                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      8862817                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2055                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       867382                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           9742719                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        10465                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      8862817                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2055                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       867382                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     18589764                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         28332483                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    840975000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 809899341934                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    167862499                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  86622872977                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 897531052410                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    840975000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 809899341934                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    167862499                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  86622872977                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 1394115135353                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 2291646187763                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.674596                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.700024                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.783753                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.753025                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.704425                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.674596                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.700024                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.783753                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.753025                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      2.048516                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 80360.726230                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 91381.706509                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 81684.914355                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 99867.040101                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 92123.261731                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 80360.726230                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 91381.706509                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 81684.914355                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 99867.040101                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 74993.697357                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 80884.057630                       # average overall mshr miss latency
system.l2.replacements                       38597681                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       617571                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           617571                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks            1                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total              1                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks       617572                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       617572                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000002                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000002                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks            1                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total            1                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000002                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000002                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks     12940387                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         12940387                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks            2                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total              2                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks     12940389                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     12940389                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000000                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000000                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks            2                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total            2                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000000                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000000                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     18589764                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       18589764                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 1394115135353                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 1394115135353                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 74993.697357                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 74993.697357                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data             172                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              23                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  195                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           585                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data           168                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                753                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      4087500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data      1071500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      5159000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          757                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          191                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              948                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.772787                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.879581                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.794304                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  6987.179487                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  6377.976190                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  6851.261620                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data            8                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data            3                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total              11                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data          577                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data          165                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           742                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     11736999                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data      3458500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     15195499                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.762219                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.863874                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.782700                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20341.419411                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20960.606061                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20479.109164                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu1.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           46                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               50                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data       109000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       109000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           48                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             52                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.958333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.961538                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data        27250                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total         2180                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           46                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           49                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        59500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       916000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       975500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.750000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.958333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.942308                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 19833.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19913.043478                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 19908.163265                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            17750                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            15502                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 33252                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          26852                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          24056                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               50908                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   2221942000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   2015820500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    4237762500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        44602                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        39558                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             84160                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.602036                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.608120                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.604895                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 82747.728288                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 83796.994513                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 83243.547183                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        15739                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        15444                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            31183                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        11113                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data         8612                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          19725                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   1066754500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data    881483000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1948237500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.249159                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.217706                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.234375                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 95991.586430                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 102355.202044                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 98769.961977                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          5013                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst           537                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               5550                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        10500                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         2085                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            12585                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    947889500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    190782499                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   1138671999                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        15513                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         2622                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          18135                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.676852                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.795195                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.693962                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 90275.190476                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 91502.397602                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 90478.506079                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           35                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           30                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            65                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        10465                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2055                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        12520                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    840975000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    167862499                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   1008837499                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.674596                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.783753                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.690378                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 80360.726230                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 81684.914355                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 80578.075000                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      2797967                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       213342                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           3011309                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      9818166                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       898964                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        10717130                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 951863385922                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  96795123974                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 1048658509896                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     12616133                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1112306                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      13728439                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.778223                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.808198                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.780652                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 96949.204762                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 107674.082582                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 97848.818657                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       966462                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        40194                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total      1006656                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      8851704                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       858770                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      9710474                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 808832587434                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  85741389977                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 894573977411                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.701618                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.772063                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.707325                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 91375.918968                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 99842.088076                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 92124.645760                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data            1                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 1                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data            3                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total               3                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data            4                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total             4                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.750000                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.750000                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data            3                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total            3                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data        58500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total        58500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.750000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.750000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data        19500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total        19500                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 335101302000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 335101302000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    64.000000                       # Cycle average of tags in use
system.l2.tags.total_refs                    44673269                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  38597746                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.157406                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      21.844458                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.008834                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       14.140125                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.001405                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.680956                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    27.324222                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.341320                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000138                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.220939                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000022                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.010640                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.426941                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            40                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            24                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           31                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            9                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.625000                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.375000                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 257718306                       # Number of tag accesses
system.l2.tags.data_accesses                257718306                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 335101302000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst        669760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     569643008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        131520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      55601472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher   1169691712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1795737472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       669760                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       131520                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        801280                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     34170432                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        34170432                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          10465                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        8900672                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2055                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         868773                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     18276433                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            28058398                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       533913                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             533913                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          1998679                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       1699912846                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           392478                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        165924369                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   3490561526                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            5358789898                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      1998679                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       392478                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          2391158                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      101970454                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            101970454                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      101970454                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         1998679                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      1699912846                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          392478                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       165924369                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   3490561526                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           5460760352                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    505065.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     10465.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   8835904.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2055.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    858748.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  18220924.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.017944549750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        30886                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        30885                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            45120925                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             476304                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    28058400                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     533915                       # Number of write requests accepted
system.mem_ctrls.readBursts                  28058400                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   533915                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 130304                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 28850                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            477970                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            465585                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            436850                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            511441                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           4087067                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           5735122                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           4287243                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           3651194                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           2475681                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           1968072                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          1136112                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           583417                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           508794                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           554965                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           563575                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           485008                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             22186                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             19053                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             19130                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             20044                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             45517                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             53917                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             38425                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             41680                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             38712                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             47441                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            35100                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            25886                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            23761                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            25275                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            25593                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            23341                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       6.41                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.35                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 786856077873                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               139640480000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            1310507877873                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     28174.35                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                46924.35                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 24148110                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  432211                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 86.47                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                85.58                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              28058400                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               533915                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2334651                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2994415                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 3651099                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 3595752                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 3591772                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 3332260                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 2594749                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 2094885                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                 1416037                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  920670                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 592556                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 396617                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 183806                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 101255                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  63954                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  36600                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  19184                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   7056                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                    706                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                     72                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2743                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3501                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  19752                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  26272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  29020                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  30815                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  32088                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  32928                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  33481                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  33877                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  34261                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  35501                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  32375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  31785                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  31502                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  31331                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  31272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  31217                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    888                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    233                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     69                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      3852840                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    472.306276                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   356.012380                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   339.412301                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       142204      3.69%      3.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1503421     39.02%     42.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       249201      6.47%     49.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       499581     12.97%     62.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       284866      7.39%     69.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       131055      3.40%     72.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       157572      4.09%     77.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       119431      3.10%     80.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       765509     19.87%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      3852840                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        30885                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     904.254233                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    209.148098                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev  18738.862493                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-32767        30869     99.95%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::819200-851967           16      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         30885                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        30886                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.352781                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.326251                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.997229                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            26317     85.21%     85.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              819      2.65%     87.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2421      7.84%     95.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              762      2.47%     98.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              299      0.97%     99.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              117      0.38%     99.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               48      0.16%     99.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               31      0.10%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               34      0.11%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                9      0.03%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               16      0.05%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                7      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                5      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         30886                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             1787398144                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 8339456                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                32323904                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1795737600                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             34170560                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      5333.90                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        96.46                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   5358.79                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    101.97                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        42.42                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    41.67                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.75                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  335101327000                       # Total gap between requests
system.mem_ctrls.avgGap                      11719.98                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       669760                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    565497856                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       131520                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     54959872                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher   1166139136                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     32323904                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 1998679.193433871027                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 1687542998.564655065536                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 392478.331820984720                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 164009723.841657906771                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 3479960027.132332801819                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 96460096.714276567101                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        10465                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      8900672                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2055                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       868773                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     18276435                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       533915                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    406360028                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 441152115185                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     82141134                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  50629015181                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 818238246345                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 8306327758194                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     38830.39                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     49563.91                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     39971.35                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     58276.46                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     44770.12                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  15557397.26                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    86.45                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           9475329780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           5036276190                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         59087955360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1279495080                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     26452876320.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     148818842160                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       3357769920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       253508544810                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        756.513160                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   7405724381                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  11189880000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 316505697619                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          18033919260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           9585251610                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        140318642940                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1356949440                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     26452876320.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     151586275380                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1027299840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       348361214790                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower       1039.569864                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1352337847                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  11189880000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 322559084153                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                332                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          167                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    1586051017.964072                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   3269964616.131014                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          167    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        36500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value   8964665000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            167                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    70230782000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 264870520000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 335101302000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     12912165                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12912165                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     12912165                       # number of overall hits
system.cpu1.icache.overall_hits::total       12912165                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         2829                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          2829                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         2829                       # number of overall misses
system.cpu1.icache.overall_misses::total         2829                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    213336000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    213336000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    213336000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    213336000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     12914994                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12914994                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     12914994                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12914994                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000219                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000219                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000219                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000219                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 75410.392365                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 75410.392365                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 75410.392365                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 75410.392365                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         2622                       # number of writebacks
system.cpu1.icache.writebacks::total             2622                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          207                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          207                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          207                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          207                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         2622                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         2622                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         2622                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         2622                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    201097500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    201097500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    201097500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    201097500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000203                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000203                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000203                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000203                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 76696.224256                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 76696.224256                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 76696.224256                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 76696.224256                       # average overall mshr miss latency
system.cpu1.icache.replacements                  2622                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     12912165                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12912165                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         2829                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         2829                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    213336000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    213336000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     12914994                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12914994                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000219                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000219                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 75410.392365                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 75410.392365                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          207                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          207                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         2622                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         2622                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    201097500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    201097500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000203                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000203                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 76696.224256                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 76696.224256                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 335101302000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           12922290                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             2654                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          4868.986436                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         25832610                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        25832610                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 335101302000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     13168706                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        13168706                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     13168706                       # number of overall hits
system.cpu1.dcache.overall_hits::total       13168706                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      3540416                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       3540416                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      3540416                       # number of overall misses
system.cpu1.dcache.overall_misses::total      3540416                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 264938434480                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 264938434480                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 264938434480                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 264938434480                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     16709122                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16709122                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     16709122                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16709122                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.211885                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.211885                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.211885                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.211885                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 74832.571788                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 74832.571788                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 74832.571788                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 74832.571788                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs     11614269                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        42003                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           180044                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            624                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    64.507948                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    67.312500                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1152708                       # number of writebacks
system.cpu1.dcache.writebacks::total          1152708                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      2385710                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      2385710                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      2385710                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      2385710                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1154706                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1154706                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1154706                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1154706                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 103527550482                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 103527550482                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 103527550482                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 103527550482                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.069106                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.069106                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.069106                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.069106                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 89657.064640                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 89657.064640                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 89657.064640                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 89657.064640                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1152708                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     12094704                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       12094704                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      3164817                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      3164817                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 241057313000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 241057313000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     15259521                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     15259521                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.207399                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.207399                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 76167.852043                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 76167.852043                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      2050002                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      2050002                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1114815                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1114815                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 101268105000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 101268105000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.073057                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.073057                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 90838.484412                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 90838.484412                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1074002                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1074002                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       375599                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       375599                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  23881121480                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  23881121480                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1449601                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1449601                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.259105                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.259105                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 63581.429876                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 63581.429876                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       335708                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       335708                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        39891                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        39891                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   2259445482                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   2259445482                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.027519                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.027519                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 56640.482364                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 56640.482364                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          678                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          678                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          141                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          141                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     12198000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     12198000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          819                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          819                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.172161                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.172161                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 86510.638298                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 86510.638298                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data           54                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           54                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           87                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           87                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      6889000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      6889000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.106227                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.106227                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 79183.908046                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 79183.908046                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          563                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          563                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          231                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          231                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      2251000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      2251000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          794                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          794                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.290932                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.290932                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  9744.588745                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  9744.588745                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          231                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          231                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      2020000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      2020000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.290932                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.290932                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  8744.588745                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  8744.588745                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          306                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            306                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data          162                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total          162                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data       875500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total       875500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data          468                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total          468                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.346154                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.346154                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data  5404.320988                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total  5404.320988                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data          162                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total          162                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data       713500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total       713500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.346154                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.346154                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data  4404.320988                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total  4404.320988                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 335101302000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.073140                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           14329208                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1154466                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            12.411979                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.073140                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.971036                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.971036                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         34576845                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        34576845                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 335101302000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          13750852                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1151484                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     13215091                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        38063769                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         29181842                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               3                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1900                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           450                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           2350                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            84348                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           84348                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         18135                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     13732716                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq            4                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp            4                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        46541                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     37987547                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         7866                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3460004                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              41501958                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      1985792                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1620643648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       335616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    147492608                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1770457664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        67785341                       # Total snoops (count)
system.tol2bus.snoopTraffic                  34456320                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         81617194                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.140169                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.349883                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               70254364     86.08%     86.08% # Request fanout histogram
system.tol2bus.snoop_fanout::1               11285442     13.83%     99.91% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  77388      0.09%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           81617194                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        27668022253                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              8.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       18996596777                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          23283974                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1735270519                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           3935495                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             4501                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
