In this project, a cache simulator is implemented for an N-way set associative cache
with one word per block along with a main memory.
How would the hit/miss rate change with varying
associativity: 2- way, 4-way, 8-way using LRU for replacement.
This analysis is done.
