INFO: [VRFC 10-163] Analyzing VHDL file "/home/konstantinos/Documents/Vivado/project_1/project_1.srcs/sim_1/new/proccessor_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'proccessor_sim'
