
---------- Begin Simulation Statistics ----------
final_tick                                10429889000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 145174                       # Simulator instruction rate (inst/s)
host_mem_usage                                 735908                       # Number of bytes of host memory used
host_op_rate                                   228606                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    68.88                       # Real time elapsed on the host
host_tick_rate                              151414683                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000002                       # Number of instructions simulated
sim_ops                                      15747030                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.010430                       # Number of seconds simulated
sim_ticks                                 10429889000                       # Number of ticks simulated
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                16000                       # Clock period in ticks
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2112121                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               9699                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            169748                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           2644570                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits            1035554                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         2112121                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses          1076567                       # Number of indirect misses.
system.cpu.branchPred.lookups                 2644570                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  213248                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        88798                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   9892773                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  9148795                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts            169855                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    1224107                       # Number of branches committed
system.cpu.commit.bw_lim_events                447300                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             731                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts         6609725                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts             10000002                       # Number of instructions committed
system.cpu.commit.committedOps               15747030                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      9444941                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.667245                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.134147                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      3890866     41.20%     41.20% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      1894268     20.06%     61.25% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      1293762     13.70%     74.95% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       991586     10.50%     85.45% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       271013      2.87%     88.32% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       354348      3.75%     92.07% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       256298      2.71%     94.78% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        45500      0.48%     95.26% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       447300      4.74%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      9444941                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                     292526                       # Number of committed floating point instructions.
system.cpu.commit.function_calls               178106                       # Number of function calls committed.
system.cpu.commit.int_insts                  15713887                       # Number of committed integer instructions.
system.cpu.commit.loads                       2665236                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        17918      0.11%      0.11% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         11426652     72.56%     72.68% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              48      0.00%     72.68% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            25549      0.16%     72.84% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           6541      0.04%     72.88% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     72.88% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           1200      0.01%     72.89% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     72.89% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     72.89% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     72.89% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     72.89% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     72.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              16      0.00%     72.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     72.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             286      0.00%     72.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     72.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             236      0.00%     72.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           2404      0.02%     72.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     72.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     72.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            24      0.00%     72.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     72.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     72.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     72.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     72.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     72.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     72.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt         6489      0.04%     72.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     72.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     72.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult         2163      0.01%     72.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     72.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     72.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     72.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     72.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     72.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     72.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     72.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     72.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     72.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     72.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     72.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     72.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     72.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     72.96% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         2657469     16.88%     89.84% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        1326877      8.43%     98.27% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead         7767      0.05%     98.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite       265391      1.69%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          15747030                       # Class of committed instruction
system.cpu.commit.refs                        4257504                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                    10000002                       # Number of Instructions Simulated
system.cpu.committedOps                      15747030                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.042989                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.042989                       # CPI: Total CPI of All Threads
system.cpu.dcache.ReadReq_accesses::.cpu.data      2292112                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2292112                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 55406.070297                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 55406.070297                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 55915.215090                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 55915.215090                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits::.cpu.data      2259593                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2259593                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1801750000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1801750000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.014187                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.014187                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses::.cpu.data        32519                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         32519                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        22128                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        22128                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    581015000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    581015000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004533                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004533                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        10391                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10391                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses::.cpu.data      1592278                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1592278                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 58538.400567                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 58538.400567                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 56533.592866                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 56533.592866                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1556641                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1556641                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   2086132981                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2086132981                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.022381                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.022381                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses::.cpu.data        35637                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        35637                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            5                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            5                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   2014404981                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2014404981                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.022378                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.022378                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        35632                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        35632                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs    20.675676                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           51                       # average number of cycles each access was blocked
system.cpu.dcache.blocked::no_mshrs               481                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               5                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs         9945                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          255                       # number of cycles access was blocked
system.cpu.dcache.demand_accesses::.cpu.data      3884390                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3884390                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 57043.884339                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 57043.884339                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 56393.976512                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 56393.976512                       # average overall mshr miss latency
system.cpu.dcache.demand_hits::.cpu.data      3816234                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3816234                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency::.cpu.data   3887882981                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   3887882981                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate::.cpu.data     0.017546                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.017546                       # miss rate for demand accesses
system.cpu.dcache.demand_misses::.cpu.data        68156                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          68156                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits::.cpu.data        22133                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        22133                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   2595419981                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2595419981                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.011848                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.011848                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses::.cpu.data        46023                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        46023                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_accesses::.cpu.data      3884390                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3884390                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 57043.884339                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 57043.884339                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 56393.976512                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 56393.976512                       # average overall mshr miss latency
system.cpu.dcache.overall_hits::.cpu.data      3816234                       # number of overall hits
system.cpu.dcache.overall_hits::total         3816234                       # number of overall hits
system.cpu.dcache.overall_miss_latency::.cpu.data   3887882981                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   3887882981                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate::.cpu.data     0.017546                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.017546                       # miss rate for overall accesses
system.cpu.dcache.overall_misses::.cpu.data        68156                       # number of overall misses
system.cpu.dcache.overall_misses::total         68156                       # number of overall misses
system.cpu.dcache.overall_mshr_hits::.cpu.data        22133                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        22133                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   2595419981                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2595419981                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.011848                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.011848                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses::.cpu.data        46023                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        46023                       # number of overall MSHR misses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  10429889000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.replacements                  44999                       # number of replacements
system.cpu.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           41                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          979                       # Occupied blocks per task id
system.cpu.dcache.tags.avg_refs             83.920149                       # Average number of references to valid blocks.
system.cpu.dcache.tags.data_accesses          7814803                       # Number of data accesses
system.cpu.dcache.tags.occ_blocks::.cpu.data  1015.621701                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.991818                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.991818                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  10429889000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.sampled_refs             46023                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.tag_accesses           7814803                       # Number of tag accesses
system.cpu.dcache.tags.tagsinuse          1015.621701                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3862257                       # Total number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            245000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks::.writebacks        35649                       # number of writebacks
system.cpu.dcache.writebacks::total             35649                       # number of writebacks
system.cpu.decode.BlockedCycles               5041087                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts               24901659                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                  1580680                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   2778923                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                 170007                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                821775                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                     3217359                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                         33566                       # TLB misses on read requests
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  10429889000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.wrAccesses                     1677260                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                          1382                       # TLB misses on write requests
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  10429889000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  10429889000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.fetch.Branches                     2644570                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   1745774                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       8325567                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                 45870                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           10                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                       15546804                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  107                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            7                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles          1166                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                  340014                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.253557                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles            1895608                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            1248802                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.490601                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples           10392472                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.522952                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.348592                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  6052842     58.24%     58.24% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   226744      2.18%     60.42% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   256669      2.47%     62.89% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   442873      4.26%     67.16% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   249828      2.40%     69.56% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   478801      4.61%     74.17% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   227353      2.19%     76.35% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   265323      2.55%     78.91% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  2192039     21.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             10392472                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    460988                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   240323                       # number of floating regfile writes
system.cpu.icache.ReadReq_accesses::.cpu.inst      1745774                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1745774                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 48878.064944                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 48878.064944                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 48934.741607                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 48934.741607                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits::.cpu.inst      1742756                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1742756                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    147514000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    147514000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001729                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001729                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses::.cpu.inst         3018                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3018                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          367                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          367                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    129726000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    129726000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001519                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001519                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2651                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2651                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs    15.428571                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.blocked::no_mshrs                 7                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs          108                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.demand_accesses::.cpu.inst      1745774                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1745774                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 48878.064944                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 48878.064944                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 48934.741607                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 48934.741607                       # average overall mshr miss latency
system.cpu.icache.demand_hits::.cpu.inst      1742756                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1742756                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency::.cpu.inst    147514000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    147514000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001729                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001729                       # miss rate for demand accesses
system.cpu.icache.demand_misses::.cpu.inst         3018                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3018                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits::.cpu.inst          367                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          367                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    129726000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    129726000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001519                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001519                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses::.cpu.inst         2651                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2651                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_accesses::.cpu.inst      1745774                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1745774                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 48878.064944                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 48878.064944                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 48934.741607                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 48934.741607                       # average overall mshr miss latency
system.cpu.icache.overall_hits::.cpu.inst      1742756                       # number of overall hits
system.cpu.icache.overall_hits::total         1742756                       # number of overall hits
system.cpu.icache.overall_miss_latency::.cpu.inst    147514000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    147514000                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001729                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001729                       # miss rate for overall accesses
system.cpu.icache.overall_misses::.cpu.inst         3018                       # number of overall misses
system.cpu.icache.overall_misses::total          3018                       # number of overall misses
system.cpu.icache.overall_mshr_hits::.cpu.inst          367                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          367                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    129726000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    129726000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001519                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001519                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2651                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2651                       # number of overall MSHR misses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  10429889000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.replacements                   2395                       # number of replacements
system.cpu.icache.tags.age_task_id_blocks_1024::3          252                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu.icache.tags.avg_refs            658.395700                       # Average number of references to valid blocks.
system.cpu.icache.tags.data_accesses          3494199                       # Number of data accesses
system.cpu.icache.tags.occ_blocks::.cpu.inst   255.655784                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.998655                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.998655                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  10429889000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.sampled_refs              2651                       # Sample count of references to valid blocks.
system.cpu.icache.tags.tag_accesses           3494199                       # Number of tag accesses
system.cpu.icache.tags.tagsinuse           255.655784                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1745407                       # Total number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks::.writebacks         2395                       # number of writebacks
system.cpu.icache.writebacks::total              2395                       # number of writebacks
system.cpu.idleCycles                           37418                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               246603                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  1544907                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.870737                       # Inst execution rate
system.cpu.iew.exec_refs                      4896120                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1677233                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  907836                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               3605301                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts               1579                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              3285                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              1829858                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            22356741                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               3218887                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            407888                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              19511577                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   1837                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                930026                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 170007                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                932933                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           429                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads           892451                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          878                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation          194                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads           25                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       940046                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores       237590                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents            194                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       183415                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          63188                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  24983491                       # num instructions consuming a value
system.cpu.iew.wb_count                      19266190                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.572279                       # average fanout of values written-back
system.cpu.iew.wb_producers                  14297526                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.847209                       # insts written-back per cycle
system.cpu.iew.wb_sent                       19392197                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 32189448                       # number of integer regfile reads
system.cpu.int_regfile_writes                15912615                       # number of integer regfile writes
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  10429889000                       # Cumulative time (in ticks) in various power states
system.cpu.ipc                               0.958783                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.958783                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             45584      0.23%      0.23% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              14675228     73.67%     73.90% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  333      0.00%     73.90% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 28191      0.14%     74.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               88385      0.44%     74.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     74.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1243      0.01%     74.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     74.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     74.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     74.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     74.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     74.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   18      0.00%     74.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     74.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  567      0.00%     74.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     74.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  342      0.00%     74.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                2838      0.01%     74.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     74.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     74.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 28      0.00%     74.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     74.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     74.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     74.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     74.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     74.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     74.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt           72810      0.37%     74.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     74.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     74.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult          14594      0.07%     74.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     74.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     74.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     74.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     74.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     74.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     74.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     74.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     74.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     74.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     74.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     74.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     74.95% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              3197009     16.05%     91.00% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1444579      7.25%     98.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           82300      0.41%     98.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         265418      1.33%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               19919467                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  528999                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             1057732                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       495437                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            1010678                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      267048                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.013406                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  192017     71.90%     71.90% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     71.90% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     71.90% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     71.90% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     71.90% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     3      0.00%     71.90% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     71.90% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     71.90% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     71.90% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     71.90% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     71.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     71.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     71.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     42      0.02%     71.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     71.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      1      0.00%     71.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     71.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     71.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     71.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     71.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     71.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     71.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     71.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     71.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     71.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     71.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     71.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     71.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     71.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     71.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     71.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     71.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     71.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     71.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     71.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     71.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     71.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     71.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     71.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     71.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     71.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     71.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     71.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     71.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     71.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     71.92% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  69019     25.85%     97.77% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  5567      2.08%     99.85% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead               381      0.14%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               18      0.01%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               19611932                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           49516382                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     18770753                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          27955883                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   22353688                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  19919467                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                3053                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         6609647                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             75662                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved           2322                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     11073800                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      10392472                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.916721                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.119777                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             4088835     39.34%     39.34% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1474464     14.19%     53.53% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1172578     11.28%     64.81% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1340160     12.90%     77.71% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              901810      8.68%     86.39% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              582549      5.61%     91.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              432392      4.16%     96.15% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              232442      2.24%     98.39% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              167242      1.61%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        10392472                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.909844                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  10429889000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.wrAccesses                     1745977                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           399                       # TLB misses on write requests
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  10429889000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  10429889000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.memDep0.conflictingLoads             81902                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            96435                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              3605301                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1829858                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 8307993                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    675                       # number of misc regfile writes
system.cpu.numCycles                         10429890                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.pwrStateResidencyTicks::ON     10429889000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.BlockCycles                 1901631                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              21424635                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents               13                       # Number of times there has been no free registers
system.cpu.rename.IQFullEvents                 724175                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                  1940456                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                 773916                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  7374                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              65672078                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               24059230                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            30952598                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   3222082                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                1656362                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                 170007                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles               3145986                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  9527860                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            722286                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups         40140009                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          12310                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                913                       # count of serializing insts renamed
system.cpu.rename.skidInsts                   3732519                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            871                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                     31354396                       # The number of ROB reads
system.cpu.rob.rob_writes                    45675195                       # The number of ROB writes
system.cpu.timesIdled                             931                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    56                       # Number of system calls
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_misses::.writebacks          219                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           219                       # number of CleanEvict MSHR misses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 79092.213445                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 79092.213445                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher   2371896389                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total   2371896389                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher        29989                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total          29989                       # number of HardPFReq MSHR misses
system.l2.ReadCleanReq_accesses::.cpu.inst         2649                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2649                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 110645.427978                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 110645.427978                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 91826.703125                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 91826.703125                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           1927                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               1927                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_miss_latency::.cpu.inst     79885999                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     79885999                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.272556                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.272556                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_misses::.cpu.inst          722                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              722                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_mshr_hits::.cpu.inst           18                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            18                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     64645999                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     64645999                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.265761                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.265761                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          704                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          704                       # number of ReadCleanReq MSHR misses
system.l2.ReadExReq_accesses::.cpu.data         35632                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             35632                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency::.cpu.data 115162.495938                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 115162.495938                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 95173.330083                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 95173.330083                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data             23324                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 23324                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency::.cpu.data   1417420000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1417420000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate::.cpu.data     0.345420                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.345420                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses::.cpu.data           12308                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               12308                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_hits::.cpu.data            2                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total                2                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   1171203000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1171203000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.345364                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.345364                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses::.cpu.data        12306                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          12306                       # number of ReadExReq MSHR misses
system.l2.ReadSharedReq_accesses::.cpu.data        10391                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         10391                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 102665.101335                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 102665.101335                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 89713.840045                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 89713.840045                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          6345                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              6345                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_miss_latency::.cpu.data    415383000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    415383000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.389375                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.389375                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_misses::.cpu.data         4046                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            4046                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_mshr_hits::.cpu.data          520                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total          520                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    316331000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    316331000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.339332                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.339332                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_misses::.cpu.data         3526                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         3526                       # number of ReadSharedReq MSHR misses
system.l2.WritebackClean_accesses::.writebacks         2356                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         2356                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         2356                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             2356                       # number of WritebackClean hits
system.l2.WritebackDirty_accesses::.writebacks        35649                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        35649                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_hits::.writebacks        35649                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            35649                       # number of WritebackDirty hits
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.demand_accesses::.cpu.inst             2649                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            46023                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                48672                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency::.cpu.inst 110645.427978                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 112070.624924                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 112010.365367                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 91826.703125                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 93957.427994                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 93866.714985                       # average overall mshr miss latency
system.l2.demand_hits::.cpu.inst                 1927                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                29669                       # number of demand (read+write) hits
system.l2.demand_hits::total                    31596                       # number of demand (read+write) hits
system.l2.demand_miss_latency::.cpu.inst     79885999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   1832803000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1912688999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate::.cpu.inst        0.272556                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.355344                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.350838                       # miss rate for demand accesses
system.l2.demand_misses::.cpu.inst                722                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              16354                       # number of demand (read+write) misses
system.l2.demand_misses::total                  17076                       # number of demand (read+write) misses
system.l2.demand_mshr_hits::.cpu.inst              18                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data             522                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 540                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency::.cpu.inst     64645999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   1487534000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1552179999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.265761                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.344002                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.339744                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses::.cpu.inst           704                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         15832                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             16536                       # number of demand (read+write) MSHR misses
system.l2.overall_accesses::.cpu.inst            2649                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           46023                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               48672                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency::.cpu.inst 110645.427978                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 112070.624924                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 112010.365367                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 91826.703125                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 93957.427994                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 79092.213445                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 84343.393616                       # average overall mshr miss latency
system.l2.overall_hits::.cpu.inst                1927                       # number of overall hits
system.l2.overall_hits::.cpu.data               29669                       # number of overall hits
system.l2.overall_hits::total                   31596                       # number of overall hits
system.l2.overall_miss_latency::.cpu.inst     79885999                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   1832803000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1912688999                       # number of overall miss cycles
system.l2.overall_miss_rate::.cpu.inst       0.272556                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.355344                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.350838                       # miss rate for overall accesses
system.l2.overall_misses::.cpu.inst               722                       # number of overall misses
system.l2.overall_misses::.cpu.data             16354                       # number of overall misses
system.l2.overall_misses::total                 17076                       # number of overall misses
system.l2.overall_mshr_hits::.cpu.inst             18                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data            522                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                540                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency::.cpu.inst     64645999                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   1487534000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher   2371896389                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3924076388                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate::.cpu.inst     0.265761                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.344002                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.955888                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses::.cpu.inst          704                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        15832                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher        29989                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            46525                       # number of overall MSHR misses
system.l2.prefetcher.num_hwpf_issued            32762                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                   29                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified               32812                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                  1340                       # number of prefetches not generated due to page crossing
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED  10429889000                       # Cumulative time (in ticks) in various power states
system.l2.pwrStateResidencyTicks::UNDEFINED  10429889000                       # Cumulative time (in ticks) in various power states
system.l2.replacements                          42922                       # number of replacements
system.l2.tags.age_task_id_blocks_1022::1            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2           24                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3         2564                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1488                       # Occupied blocks per task id
system.l2.tags.avg_refs                      2.662789                       # Average number of references to valid blocks.
system.l2.tags.data_accesses                   815130                       # Number of data accesses
system.l2.tags.occ_blocks::.writebacks      84.140716                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        59.398837                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1353.698913                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher  2540.409756                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.020542                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.014502                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.330493                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.620217                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.985754                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022          2592                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          1504                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.632812                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.367188                       # Percentage of cache occupancy per task id
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  10429889000                       # Cumulative time (in ticks) in various power states
system.l2.tags.sampled_refs                     47018                       # Sample count of references to valid blocks.
system.l2.tags.tag_accesses                    815130                       # Number of tag accesses
system.l2.tags.tagsinuse                  4037.648223                       # Cycle average of tags in use
system.l2.tags.total_refs                      125199                       # Total number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.unused_prefetches                      1873                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks               32237                       # number of writebacks
system.l2.writebacks::total                     32237                       # number of writebacks
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgGap                     132302.93                       # Average gap between requests
system.mem_ctrls.avgMemAccLat                46266.15                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgPriority_.writebacks::samples     32237.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       704.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     15825.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples     29941.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgQLat                     27516.15                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgRdBW                       285.15                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    285.21                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgRdQLen                       2.89                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrBW                       197.65                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    197.81                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.avgWrQLen                      25.53                       # Average write queue length when enqueuing
system.mem_ctrls.busUtil                         3.77                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.23                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.54                       # Data bus utilization in percentage for writes
system.mem_ctrls.bw_inst_read::.cpu.inst      4319893                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4319893                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.inst           4319893                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          97148493                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    183742703                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             285211089                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      197813035                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          4319893                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         97148493                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    183742703                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            483024124                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      197813035                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            197813035                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bytesPerActivate::samples         9598                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    524.642634                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   349.060326                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   401.058477                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          799      8.32%      8.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         3367     35.08%     43.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          535      5.57%     48.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          571      5.95%     54.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          363      3.78%     58.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          214      2.23%     60.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          321      3.34%     64.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          224      2.33%     66.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         3204     33.38%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         9598                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                2974080                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadSys                 2974720                       # Total read bytes from the system interface side
system.mem_ctrls.bytesReadWrQ                     640                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2061440                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesWrittenSys              2063168                       # Total written bytes from the system interface side
system.mem_ctrls.bytes_inst_read::.cpu.inst        45056                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         45056                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.inst          45056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        1013248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher      1916416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2974720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2063168                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2063168                       # Number of bytes written to this memory
system.mem_ctrls.masterReadAccesses::.cpu.inst          704                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        15832                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher        29944                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAvgLat::.cpu.inst     40416.90                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     42631.07                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     48310.16                       # Per-master read average memory access latency
system.mem_ctrls.masterReadBytes::.cpu.inst        45056                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      1012800                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher      1916224                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 4319892.570285264403                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 97105539.665858387947                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 183724294.668907791376                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadTotalLat::.cpu.inst     28453501                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    674935058                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher   1446599541                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteAccesses::.writebacks        32237                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAvgLat::.writebacks   6950844.54                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteBytes::.writebacks      2061440                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteRate::.writebacks 197647357.512625515461                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteTotalLat::.writebacks 224074375500                       # Per-master write total memory access latency
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numReadWriteTurnArounds         1831                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numStayReadState              118246                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              30630                       # Number of times bus staying in WRITE state
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.numWriteReadTurnArounds         1831                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.num_reads::.cpu.inst             704                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           15832                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher        29944                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               46480                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        32237                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              32237                       # Number of write requests responded to by this memory
system.mem_ctrls.pageHitRate                    87.77                       # Row buffer hit rate, read and write combined
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.perBankRdBursts::0              3206                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2975                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              3068                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              3074                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              3136                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              2767                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2719                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2749                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              2601                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2688                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             2785                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             2920                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             3061                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2700                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             2903                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             3118                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2085                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1984                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2035                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1972                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2069                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1928                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1923                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1951                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2023                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1969                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2029                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2123                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2094                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1953                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1964                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2108                       # Per bank write bursts
system.mem_ctrls.priorityMaxLatency      0.003270735750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  10429889000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.rdPerTurnAround::samples         1831                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      25.373020                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     19.293842                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     92.885846                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          1797     98.14%     98.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           25      1.37%     99.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            6      0.33%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            2      0.11%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3712-3839            1      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1831                       # Reads before turning the bus around for writes
system.mem_ctrls.rdQLenPdf::0                   15717                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   14652                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   14308                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     829                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     504                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     252                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      92                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      56                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      34                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.readBursts                     46480                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 46480                       # Read request sizes (log2)
system.mem_ctrls.readReqs                       46480                       # Number of read requests accepted
system.mem_ctrls.readRowHitRate                 86.80                       # Row buffer hit rate for reads
system.mem_ctrls.readRowHits                    40336                       # Number of row buffer hits during reads
system.mem_ctrls.servicedByWrQ                     10                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.totBusLat                  232350000                       # Total ticks spent in databus transfers
system.mem_ctrls.totGap                   10414490000                       # Total gap between requests
system.mem_ctrls.totMemAccLat              2149988100                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totQLat                   1278675600                       # Total ticks spent queuing
system.mem_ctrls.wrPerTurnAround::samples         1831                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.591480                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.535853                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.435770                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              633     34.57%     34.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               49      2.68%     37.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              851     46.48%     83.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               70      3.82%     87.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              221     12.07%     99.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.05%     99.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.05%     99.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                2      0.11%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.05%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                1      0.05%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32                1      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1831                       # Writes before turning the bus around for reads
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    619                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    662                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1778                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1794                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1815                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1819                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1826                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1838                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1835                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1889                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1892                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1880                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2757                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1860                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1994                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2074                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1847                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2004                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.writeBursts                    32237                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                32237                       # Write request sizes (log2)
system.mem_ctrls.writeReqs                      32237                       # Number of write requests accepted
system.mem_ctrls.writeRowHitRate                89.17                       # Row buffer hit rate for writes
system.mem_ctrls.writeRowHits                   28746                       # Number of row buffer hits during writes
system.mem_ctrls_0.actBackEnergy            430355700                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.actEnergy                 34707540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      1118718480                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.averagePower            386.316868                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE     22672750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     139620000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF   6221284500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN    754309500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     838716282                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   2453285968                       # Time in different power states
system.mem_ctrls_0.preBackEnergy             21888960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.preEnergy                 18447495                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       289675200                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.readEnergy               169175160                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         330061680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy       1532905080                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             4029242055                       # Total energy per rank (pJ)
system.mem_ctrls_0.totalIdleTime           9428577468                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.writeEnergy               83243340                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            479417310                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.actEnergy                 33822180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       949712340                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.averagePower            375.103992                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE     16115000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     127920000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   6578013750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN    668581250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     956542772                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN   2082716228                       # Time in different power states
system.mem_ctrls_1.preBackEnergy             18856320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.preEnergy                 17976915                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy       256753440                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.readEnergy               162620640                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         302402880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy       1605803760                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy             3912292995                       # Total energy per rank (pJ)
system.mem_ctrls_1.totalIdleTime           9038483728                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.writeEnergy               84892860                       # Energy for write commands per rank (pJ)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       135199                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       135199                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 135199                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      5037888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      5037888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 5037888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pwrStateResidencyTicks::UNDEFINED  10429889000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy           218184478                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               2.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy          240334448                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.3                       # Layer utilization (%)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             46480                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   46480    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               46480                       # Request fanout histogram
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        42241                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         88719                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.trans_dist::ReadResp              34174                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        32237                       # Transaction distribution
system.membus.trans_dist::CleanEvict            10002                       # Transaction distribution
system.membus.trans_dist::ReadExReq             12306                       # Transaction distribution
system.membus.trans_dist::ReadExResp            12306                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         34174                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         7695                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       137045                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                144740                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       322816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      5227008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                5549824                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  10429889000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          172179993                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           7958994                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         138071997                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.3                       # Layer utilization (%)
system.tol2bus.snoopTraffic                   2063296                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           136862                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.007329                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.085293                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 135859     99.27%     99.27% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1003      0.73%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             136862                       # Request fanout histogram
system.tol2bus.snoop_filter.hit_multi_requests           54                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        47409                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          949                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        96085                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            949                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoops                           88188                       # Total snoops (count)
system.tol2bus.trans_dist::ReadResp             13042                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        67886                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         2395                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           20035                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq            45264                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            35632                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           35632                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2651                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        10391                       # Transaction distribution
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
