// Seed: 1507181382
module module_0;
  initial id_1 <= id_1;
  id_3(
      id_2, id_1, id_1, 1, 1
  );
  wor id_4;
  assign id_4 = 1;
endmodule
module module_1 (
    output wire id_0,
    output wire id_1,
    input tri0 id_2,
    output wire id_3,
    output wire id_4
    , id_29,
    output tri0 id_5,
    input tri0 id_6,
    input supply1 id_7,
    input wor id_8,
    output supply1 id_9,
    input wand id_10,
    output wor id_11,
    input wor id_12,
    input wor id_13,
    input uwire id_14,
    input supply1 id_15,
    input supply0 id_16,
    input tri1 id_17,
    output wand id_18,
    input uwire id_19,
    output tri0 id_20,
    output wor id_21,
    output supply1 id_22,
    inout wire id_23,
    output wor id_24,
    input supply0 id_25
    , id_30,
    input supply0 id_26,
    input supply1 id_27
);
  assign id_3 = id_23;
  module_0();
  assign id_29[1] = 1;
  always
    if (id_6) @(*) id_0 = 1;
    else
      #1 begin
        id_9 = 1;
      end
  assign id_11 = {1, ~1 & 1};
endmodule
