{
  "results": {
    "dockerfile": {
      "exist": false,
      "count": 0,
      "rootCount": 0,
      "subFolderCount": 0,
      "filepaths": []
    },
    "composefile": {
      "exist": false,
      "count": 0,
      "rootCount": 0,
      "subFolderCount": 0,
      "filepaths": []
    },
    "devcontainer": {
      "exist": false,
      "count": 0,
      "rootCount": 0,
      "subFolderCount": 0,
      "filepaths": []
    },
    "kustomize": {
      "exist": false,
      "count": 0,
      "rootCount": 0,
      "subFolderCount": 0,
      "filepaths": []
    },
    "helm": {
      "exist": false,
      "count": 0,
      "rootCount": 0,
      "subFolderCount": 0,
      "filepaths": []
    },
    "k8s": {
      "exist": false,
      "count": 0,
      "rootCount": 0,
      "subFolderCount": 0,
      "filepaths": []
    },
    "backstage": {
      "exist": false,
      "count": 0,
      "rootCount": 0,
      "subFolderCount": 0,
      "filepaths": []
    },
    "terraform": {
      "exist": false,
      "count": 0,
      "rootCount": 0,
      "subFolderCount": 0,
      "filepaths": []
    }
  },
  "info": {
    "id": 341497701,
    "name": "cv32e40x",
    "full_name": "openhwgroup/cv32e40x",
    "owner": {
      "login": "openhwgroup",
      "html_url": "https://github.com/openhwgroup",
      "type": "Organization"
    },
    "html_url": "https://github.com/openhwgroup/cv32e40x",
    "description": "4 stage, in-order, compute RISC-V core based on the CV32E40P",
    "url": "https://api.github.com/repos/openhwgroup/cv32e40x",
    "clone_url": "https://github.com/openhwgroup/cv32e40x.git",
    "homepage": "",
    "size": 9018,
    "stargazers_count": 123,
    "watchers_count": 123,
    "language": "SystemVerilog"
  }
}