// Seed: 3818420225
module module_0 (
    input  wand id_0,
    input  wor  id_1,
    input  wire id_2,
    output wire id_3,
    input  wire id_4,
    input  wand id_5,
    input  tri0 id_6
);
  wire id_8;
  ;
  assign module_1.id_1 = 0;
endmodule
module module_0 (
    input tri0 id_0,
    output tri id_1,
    input wire id_2,
    output tri id_3,
    output wor id_4,
    input supply1 id_5,
    input tri id_6,
    output wand id_7,
    output tri0 id_8,
    output supply1 id_9,
    output wand id_10,
    output uwire id_11,
    output supply0 id_12,
    input uwire id_13,
    output wire id_14,
    output tri module_1,
    output uwire id_16
);
  logic id_18 = id_18 - -1;
  module_0 modCall_1 (
      id_6,
      id_5,
      id_13,
      id_12,
      id_13,
      id_5,
      id_13
  );
endmodule
