17:47:38 INFO  : Registering command handlers for Vitis TCF services
17:47:38 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\GitHub\ReconHardware\FPGA_Files\Software\temp_xsdb_launch_script.tcl
17:47:40 INFO  : Platform repository initialization has completed.
17:47:41 INFO  : XSCT server has started successfully.
17:47:41 INFO  : plnx-install-location is set to ''
17:47:41 INFO  : Successfully done setting XSCT server connection channel  
17:47:43 INFO  : Successfully done setting workspace for the tool. 
17:47:43 INFO  : Successfully done query RDI_DATADIR 
17:52:42 INFO  : Result from executing command 'getProjects': pr_led
17:52:42 INFO  : Result from executing command 'getPlatforms': 
17:53:22 INFO  : Result from executing command 'getProjects': pr_led
17:53:22 INFO  : Result from executing command 'getPlatforms': pr_led|C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/pr_led.xpfm
17:53:23 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
17:53:34 INFO  : (SwPlaform) Successfully done setParamInSpec 
17:53:38 INFO  : (SwPlaform) Successfully done setParamInSpec 
17:53:40 INFO  : (SwPlaform) Successfully done setParamInSpec 
17:53:43 INFO  : (SwPlaform) Successfully done setParamInSpec 
17:53:43 INFO  : (SwPlatform) Successfully done update_mss 
17:53:43 INFO  : No changes in MSS file content so sources will not be generated.
17:55:52 INFO  : Result from executing command 'getProjects': pr_led
17:55:52 INFO  : Result from executing command 'getPlatforms': pr_led|C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/pr_led.xpfm
17:55:52 INFO  : Checking for BSP changes to sync application flags for project 'pr_led_sw'...
17:56:06 INFO  : Checking for BSP changes to sync application flags for project 'pr_led_sw'...
17:56:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:56:17 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:56:17 INFO  : 'jtag frequency' command is executed.
17:56:17 INFO  : Context for 'APU' is selected.
17:56:17 INFO  : System reset is completed.
17:56:20 INFO  : 'after 3000' command is executed.
17:56:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
17:56:22 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/bitstream/top.bit"
17:56:23 INFO  : Context for 'APU' is selected.
17:56:23 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa'.
17:56:23 INFO  : 'configparams force-mem-access 1' command is executed.
17:56:23 INFO  : Context for 'APU' is selected.
17:56:23 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/psinit/ps7_init.tcl' is done.
17:56:23 INFO  : 'ps7_init' command is executed.
17:56:23 INFO  : 'ps7_post_config' command is executed.
17:56:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:56:23 ERROR : Memory write error at 0x100000. MMU section translation fault
17:56:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/Debug/pr_led_sw.elf
----------------End of Script----------------

17:56:23 ERROR : Memory write error at 0x100000. MMU section translation fault
17:56:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:56:38 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:56:38 INFO  : 'jtag frequency' command is executed.
17:56:38 INFO  : Context for 'APU' is selected.
17:56:38 INFO  : System reset is completed.
17:56:41 INFO  : 'after 3000' command is executed.
17:56:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
17:56:44 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/bitstream/top.bit"
17:56:44 INFO  : Context for 'APU' is selected.
17:56:44 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa'.
17:56:44 INFO  : 'configparams force-mem-access 1' command is executed.
17:56:44 INFO  : Context for 'APU' is selected.
17:56:44 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/psinit/ps7_init.tcl' is done.
17:56:44 INFO  : 'ps7_init' command is executed.
17:56:44 INFO  : 'ps7_post_config' command is executed.
17:56:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:56:44 ERROR : Memory write error at 0x100000. MMU section translation fault
17:56:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/Debug/pr_led_sw.elf
----------------End of Script----------------

17:56:44 ERROR : Memory write error at 0x100000. MMU section translation fault
17:57:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:57:36 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:57:36 INFO  : 'jtag frequency' command is executed.
17:57:36 INFO  : Context for 'APU' is selected.
17:57:36 INFO  : System reset is completed.
17:57:39 INFO  : 'after 3000' command is executed.
17:57:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
17:57:41 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/bitstream/top.bit"
17:57:41 INFO  : Context for 'APU' is selected.
17:57:41 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa'.
17:57:41 INFO  : 'configparams force-mem-access 1' command is executed.
17:57:41 INFO  : Context for 'APU' is selected.
17:57:41 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/psinit/ps7_init.tcl' is done.
17:57:42 INFO  : 'ps7_init' command is executed.
17:57:42 INFO  : 'ps7_post_config' command is executed.
17:57:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:57:42 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/Debug/pr_led_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:57:42 INFO  : 'configparams force-mem-access 0' command is executed.
17:57:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/Debug/pr_led_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

17:57:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:57:42 INFO  : 'con' command is executed.
17:57:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:57:42 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_pr_led_sw_system_standalone.tcl'
17:58:34 INFO  : Disconnected from the channel tcfchan#5.
18:01:23 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss"
18:02:07 INFO  : (SwPlatform)  Successfully done add_library 
18:02:50 INFO  : (SwPlatform) Successfully done update_mss 
18:02:50 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
18:06:38 INFO  : Result from executing command 'getProjects': pr_led
18:06:38 INFO  : Result from executing command 'getPlatforms': pr_led|C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/pr_led.xpfm
18:06:54 INFO  : Checking for BSP changes to sync application flags for project 'pr_led_sw'...
18:06:54 INFO  : Updating application flags with new BSP settings...
18:06:54 INFO  : Successfully updated application flags for project pr_led_sw.
18:14:53 INFO  : Checking for BSP changes to sync application flags for project 'pr_led_sw'...
18:16:51 INFO  : Checking for BSP changes to sync application flags for project 'pr_led_sw'...
18:18:04 INFO  : Checking for BSP changes to sync application flags for project 'pr_led_sw'...
18:18:26 INFO  : Checking for BSP changes to sync application flags for project 'pr_led_sw'...
18:18:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:18:47 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:18:47 INFO  : 'jtag frequency' command is executed.
18:18:47 INFO  : Context for 'APU' is selected.
18:18:47 INFO  : System reset is completed.
18:18:50 INFO  : 'after 3000' command is executed.
18:18:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
18:18:53 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/bitstream/top.bit"
18:18:53 INFO  : Context for 'APU' is selected.
18:18:53 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa'.
18:18:53 INFO  : 'configparams force-mem-access 1' command is executed.
18:18:53 INFO  : Context for 'APU' is selected.
18:18:53 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/psinit/ps7_init.tcl' is done.
18:18:53 INFO  : 'ps7_init' command is executed.
18:18:53 INFO  : 'ps7_post_config' command is executed.
18:18:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:18:53 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/Debug/pr_led_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:18:53 INFO  : 'configparams force-mem-access 0' command is executed.
18:18:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/Debug/pr_led_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

18:18:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:18:54 INFO  : 'con' command is executed.
18:18:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:18:54 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_pr_led_sw_system_standalone.tcl'
18:19:55 INFO  : Disconnected from the channel tcfchan#12.
18:20:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:20:12 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:20:12 INFO  : 'jtag frequency' command is executed.
18:20:12 INFO  : Context for 'APU' is selected.
18:20:12 INFO  : System reset is completed.
18:20:15 INFO  : 'after 3000' command is executed.
18:20:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
18:20:17 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/bitstream/top.bit"
18:20:17 INFO  : Context for 'APU' is selected.
18:20:17 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa'.
18:20:17 INFO  : 'configparams force-mem-access 1' command is executed.
18:20:17 INFO  : Context for 'APU' is selected.
18:20:17 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/psinit/ps7_init.tcl' is done.
18:20:18 INFO  : 'ps7_init' command is executed.
18:20:18 INFO  : 'ps7_post_config' command is executed.
18:20:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:20:18 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/Debug/pr_led_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:20:18 INFO  : 'configparams force-mem-access 0' command is executed.
18:20:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/Debug/pr_led_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

18:20:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:20:18 INFO  : 'con' command is executed.
18:20:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:20:18 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_pr_led_sw_system_standalone.tcl'
18:22:37 INFO  : Disconnected from the channel tcfchan#13.
18:22:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:22:47 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:22:47 INFO  : 'jtag frequency' command is executed.
18:22:47 INFO  : Context for 'APU' is selected.
18:22:47 INFO  : System reset is completed.
18:22:50 INFO  : 'after 3000' command is executed.
18:22:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
18:22:52 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/bitstream/top.bit"
18:22:52 INFO  : Context for 'APU' is selected.
18:22:52 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa'.
18:22:52 INFO  : 'configparams force-mem-access 1' command is executed.
18:22:52 INFO  : Context for 'APU' is selected.
18:22:52 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/psinit/ps7_init.tcl' is done.
18:22:52 INFO  : 'ps7_init' command is executed.
18:22:53 INFO  : 'ps7_post_config' command is executed.
18:22:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:22:53 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/Debug/pr_led_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:22:53 INFO  : 'configparams force-mem-access 0' command is executed.
18:22:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/Debug/pr_led_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

18:22:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:22:53 INFO  : 'con' command is executed.
18:22:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:22:53 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_pr_led_sw_system_standalone.tcl'
18:23:07 INFO  : Disconnected from the channel tcfchan#14.
12:41:54 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\GitHub\ReconHardware\FPGA_Files\Software\temp_xsdb_launch_script.tcl
12:41:57 INFO  : XSCT server has started successfully.
12:41:57 INFO  : Successfully done setting XSCT server connection channel  
12:41:57 INFO  : plnx-install-location is set to ''
12:41:57 INFO  : Successfully done setting workspace for the tool. 
12:42:00 INFO  : Registering command handlers for Vitis TCF services
12:42:00 INFO  : Platform repository initialization has completed.
12:42:03 INFO  : Successfully done query RDI_DATADIR 
13:01:32 INFO  : Checking for BSP changes to sync application flags for project 'pr_led_sw'...
13:01:37 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa is already opened

13:01:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:01:45 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:01:45 INFO  : 'jtag frequency' command is executed.
13:01:46 INFO  : Context for 'APU' is selected.
13:01:46 INFO  : System reset is completed.
13:01:49 INFO  : 'after 3000' command is executed.
13:01:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
13:01:52 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/bitstream/top.bit"
13:01:52 INFO  : Context for 'APU' is selected.
13:01:52 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa'.
13:01:52 INFO  : 'configparams force-mem-access 1' command is executed.
13:01:52 INFO  : Context for 'APU' is selected.
13:01:52 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/psinit/ps7_init.tcl' is done.
13:01:52 INFO  : 'ps7_init' command is executed.
13:01:52 INFO  : 'ps7_post_config' command is executed.
13:01:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:01:53 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/Debug/pr_led_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:01:53 INFO  : 'configparams force-mem-access 0' command is executed.
13:01:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/Debug/pr_led_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

13:01:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:01:53 INFO  : 'con' command is executed.
13:01:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:01:53 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_pr_led_sw_system_standalone.tcl'
13:05:50 INFO  : Disconnected from the channel tcfchan#2.
13:05:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:05:56 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:05:56 INFO  : 'jtag frequency' command is executed.
13:05:56 INFO  : Context for 'APU' is selected.
13:05:56 INFO  : System reset is completed.
13:05:59 INFO  : 'after 3000' command is executed.
13:05:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
13:06:01 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/bitstream/top.bit"
13:06:01 INFO  : Context for 'APU' is selected.
13:06:05 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa'.
13:06:05 INFO  : 'configparams force-mem-access 1' command is executed.
13:06:05 INFO  : Context for 'APU' is selected.
13:06:05 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/psinit/ps7_init.tcl' is done.
13:06:05 INFO  : 'ps7_init' command is executed.
13:06:05 INFO  : 'ps7_post_config' command is executed.
13:06:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:06:05 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/Debug/pr_led_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:06:05 INFO  : 'configparams force-mem-access 0' command is executed.
13:06:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/Debug/pr_led_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

13:06:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:06:05 INFO  : 'con' command is executed.
13:06:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:06:05 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_pr_led_sw_system_standalone.tcl'
13:07:20 INFO  : Checking for BSP changes to sync application flags for project 'pr_led_sw'...
13:07:22 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa is already opened

13:07:35 INFO  : Disconnected from the channel tcfchan#3.
13:07:40 INFO  : Checking for BSP changes to sync application flags for project 'pr_led_sw'...
13:07:45 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa is already opened

13:08:39 INFO  : Result from executing command 'getProjects': pr_led
13:08:39 INFO  : Result from executing command 'getPlatforms': pr_led|C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/pr_led.xpfm
13:08:39 INFO  : Checking for BSP changes to sync application flags for project 'pr_led_sw'...
13:08:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:08:56 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:08:56 INFO  : 'jtag frequency' command is executed.
13:08:56 INFO  : Context for 'APU' is selected.
13:08:56 INFO  : System reset is completed.
13:08:59 INFO  : 'after 3000' command is executed.
13:08:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
13:09:02 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/bitstream/top.bit"
13:09:02 INFO  : Context for 'APU' is selected.
13:09:02 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa'.
13:09:02 INFO  : 'configparams force-mem-access 1' command is executed.
13:09:02 INFO  : Context for 'APU' is selected.
13:09:02 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/psinit/ps7_init.tcl' is done.
13:09:02 INFO  : 'ps7_init' command is executed.
13:09:02 INFO  : 'ps7_post_config' command is executed.
13:09:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:09:02 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/Debug/pr_led_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:09:02 INFO  : 'configparams force-mem-access 0' command is executed.
13:09:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/Debug/pr_led_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

13:09:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:09:03 INFO  : 'con' command is executed.
13:09:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:09:03 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_pr_led_sw_system_standalone.tcl'
13:18:17 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss"
13:22:14 INFO  : Result from executing command 'getProjects': pr_led
13:22:15 INFO  : Result from executing command 'getPlatforms': pr_led|C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/pr_led.xpfm
13:22:15 INFO  : Checking for BSP changes to sync application flags for project 'pr_led_sw'...
15:17:25 INFO  : Disconnected from the channel tcfchan#9.
15:22:47 INFO  : Checking for BSP changes to sync application flags for project 'pr_led_sw'...
15:23:06 INFO  : Checking for BSP changes to sync application flags for project 'pr_led_sw'...
15:23:17 INFO  : Checking for BSP changes to sync application flags for project 'pr_led_sw'...
15:23:46 INFO  : Checking for BSP changes to sync application flags for project 'pr_led_sw'...
15:24:21 INFO  : Checking for BSP changes to sync application flags for project 'pr_led_sw'...
15:24:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:24:46 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:24:46 INFO  : 'jtag frequency' command is executed.
15:24:46 INFO  : Context for 'APU' is selected.
15:24:46 INFO  : System reset is completed.
15:24:49 INFO  : 'after 3000' command is executed.
15:24:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
15:24:52 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/bitstream/top.bit"
15:24:52 INFO  : Context for 'APU' is selected.
15:24:52 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa'.
15:24:52 INFO  : 'configparams force-mem-access 1' command is executed.
15:24:52 INFO  : Context for 'APU' is selected.
15:24:52 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/psinit/ps7_init.tcl' is done.
15:24:52 INFO  : 'ps7_init' command is executed.
15:24:52 INFO  : 'ps7_post_config' command is executed.
15:24:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:24:52 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/Debug/pr_led_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:24:52 INFO  : 'configparams force-mem-access 0' command is executed.
15:24:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/Debug/pr_led_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

15:24:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:24:52 INFO  : 'con' command is executed.
15:24:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:24:52 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_pr_led_sw_system_standalone.tcl'
15:32:58 INFO  : Checking for BSP changes to sync application flags for project 'pr_led_sw'...
15:32:59 INFO  : Disconnected from the channel tcfchan#17.
15:35:37 INFO  : Checking for BSP changes to sync application flags for project 'pr_led_sw'...
15:41:52 INFO  : Checking for BSP changes to sync application flags for project 'pr_led_sw'...
15:42:16 INFO  : Checking for BSP changes to sync application flags for project 'pr_led_sw'...
15:42:37 INFO  : Checking for BSP changes to sync application flags for project 'pr_led_sw'...
15:42:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:42:57 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:42:57 INFO  : 'jtag frequency' command is executed.
15:42:57 INFO  : Context for 'APU' is selected.
15:42:57 INFO  : System reset is completed.
15:43:00 INFO  : 'after 3000' command is executed.
15:43:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
15:43:02 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/bitstream/top.bit"
15:43:02 INFO  : Context for 'APU' is selected.
15:43:03 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa'.
15:43:03 INFO  : 'configparams force-mem-access 1' command is executed.
15:43:03 INFO  : Context for 'APU' is selected.
15:43:03 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/psinit/ps7_init.tcl' is done.
15:43:03 INFO  : 'ps7_init' command is executed.
15:43:03 INFO  : 'ps7_post_config' command is executed.
15:43:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:43:03 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/Debug/pr_led_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:43:03 INFO  : 'configparams force-mem-access 0' command is executed.
15:43:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/Debug/pr_led_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

15:43:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:43:03 INFO  : 'con' command is executed.
15:43:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:43:03 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_pr_led_sw_system_standalone.tcl'
16:45:03 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\GitHub\ReconHardware\FPGA_Files\Software\temp_xsdb_launch_script.tcl
16:45:05 INFO  : XSCT server has started successfully.
16:45:06 INFO  : plnx-install-location is set to ''
16:45:06 INFO  : Successfully done setting XSCT server connection channel  
16:45:06 INFO  : Successfully done setting workspace for the tool. 
16:45:09 INFO  : Registering command handlers for Vitis TCF services
16:45:09 INFO  : Platform repository initialization has completed.
16:45:11 INFO  : Successfully done query RDI_DATADIR 
16:52:11 INFO  : Result from executing command 'getProjects': pr_led
16:52:11 INFO  : Result from executing command 'getPlatforms': pr_led|C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/pr_led.xpfm
16:52:12 INFO  : Checking for BSP changes to sync application flags for project 'pr_led_sw'...
16:52:46 INFO  : Checking for BSP changes to sync application flags for project 'pr_led_sw'...
16:53:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:53:19 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:53:19 INFO  : 'jtag frequency' command is executed.
16:53:19 INFO  : Context for 'APU' is selected.
16:53:19 INFO  : System reset is completed.
16:53:22 INFO  : 'after 3000' command is executed.
16:53:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
16:53:25 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/bitstream/top.bit"
16:53:25 INFO  : Context for 'APU' is selected.
16:53:25 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa'.
16:53:25 INFO  : 'configparams force-mem-access 1' command is executed.
16:53:25 INFO  : Context for 'APU' is selected.
16:53:25 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/psinit/ps7_init.tcl' is done.
16:53:25 INFO  : 'ps7_init' command is executed.
16:53:25 INFO  : 'ps7_post_config' command is executed.
16:53:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:53:26 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/Debug/pr_led_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:53:26 INFO  : 'configparams force-mem-access 0' command is executed.
16:53:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/Debug/pr_led_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

16:53:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:53:26 INFO  : 'con' command is executed.
16:53:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:53:26 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_pr_led_sw_system_standalone.tcl'
16:54:41 INFO  : Checking for BSP changes to sync application flags for project 'pr_led_sw'...
16:54:52 INFO  : Disconnected from the channel tcfchan#4.
16:54:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:54:52 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:54:52 INFO  : 'jtag frequency' command is executed.
16:54:53 INFO  : Context for 'APU' is selected.
16:54:53 INFO  : System reset is completed.
16:54:56 INFO  : 'after 3000' command is executed.
16:54:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
16:54:58 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/bitstream/top.bit"
16:54:58 INFO  : Context for 'APU' is selected.
16:55:02 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa'.
16:55:02 INFO  : 'configparams force-mem-access 1' command is executed.
16:55:02 INFO  : Context for 'APU' is selected.
16:55:02 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/psinit/ps7_init.tcl' is done.
16:55:02 INFO  : 'ps7_init' command is executed.
16:55:02 INFO  : 'ps7_post_config' command is executed.
16:55:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:55:02 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/Debug/pr_led_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:55:02 INFO  : 'configparams force-mem-access 0' command is executed.
16:55:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/Debug/pr_led_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

16:55:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:55:02 INFO  : 'con' command is executed.
16:55:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:55:02 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_pr_led_sw_system_standalone.tcl'
16:55:25 INFO  : Disconnected from the channel tcfchan#6.
16:56:05 INFO  : Checking for BSP changes to sync application flags for project 'pr_led_sw'...
16:56:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:56:14 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:56:14 INFO  : 'jtag frequency' command is executed.
16:56:14 INFO  : Context for 'APU' is selected.
16:56:14 INFO  : System reset is completed.
16:56:17 INFO  : 'after 3000' command is executed.
16:56:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
16:56:20 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/bitstream/top.bit"
16:56:20 INFO  : Context for 'APU' is selected.
16:56:20 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa'.
16:56:20 INFO  : 'configparams force-mem-access 1' command is executed.
16:56:20 INFO  : Context for 'APU' is selected.
16:56:20 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/psinit/ps7_init.tcl' is done.
16:56:20 INFO  : 'ps7_init' command is executed.
16:56:20 INFO  : 'ps7_post_config' command is executed.
16:56:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:56:20 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/Debug/pr_led_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:56:20 INFO  : 'configparams force-mem-access 0' command is executed.
16:56:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/Debug/pr_led_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

16:56:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:56:20 INFO  : 'con' command is executed.
16:56:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:56:20 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_pr_led_sw_system_standalone.tcl'
16:56:45 INFO  : Checking for BSP changes to sync application flags for project 'pr_led_sw'...
16:56:57 INFO  : Disconnected from the channel tcfchan#8.
16:56:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:56:57 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:56:57 INFO  : 'jtag frequency' command is executed.
16:56:57 INFO  : Context for 'APU' is selected.
16:56:58 INFO  : System reset is completed.
16:57:01 INFO  : 'after 3000' command is executed.
16:57:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
16:57:03 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/bitstream/top.bit"
16:57:03 INFO  : Context for 'APU' is selected.
16:57:03 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa'.
16:57:03 INFO  : 'configparams force-mem-access 1' command is executed.
16:57:03 INFO  : Context for 'APU' is selected.
16:57:03 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/psinit/ps7_init.tcl' is done.
16:57:03 INFO  : 'ps7_init' command is executed.
16:57:03 INFO  : 'ps7_post_config' command is executed.
16:57:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:57:04 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/Debug/pr_led_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:57:04 INFO  : 'configparams force-mem-access 0' command is executed.
16:57:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/Debug/pr_led_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

16:57:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:57:04 INFO  : 'con' command is executed.
16:57:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:57:04 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_pr_led_sw_system_standalone.tcl'
16:57:39 INFO  : Result from executing command 'getProjects': pr_led
16:57:39 INFO  : Result from executing command 'getPlatforms': pr_led|C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/pr_led.xpfm
16:57:39 INFO  : Checking for BSP changes to sync application flags for project 'pr_led_sw'...
16:57:49 INFO  : Disconnected from the channel tcfchan#10.
16:57:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:57:53 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:57:53 INFO  : 'jtag frequency' command is executed.
16:57:53 INFO  : Context for 'APU' is selected.
16:57:53 INFO  : System reset is completed.
16:57:56 INFO  : 'after 3000' command is executed.
16:57:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
16:57:59 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/bitstream/top.bit"
16:57:59 INFO  : Context for 'APU' is selected.
16:57:59 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa'.
16:57:59 INFO  : 'configparams force-mem-access 1' command is executed.
16:57:59 INFO  : Context for 'APU' is selected.
16:57:59 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/psinit/ps7_init.tcl' is done.
16:57:59 INFO  : 'ps7_init' command is executed.
16:57:59 INFO  : 'ps7_post_config' command is executed.
16:57:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:57:59 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/Debug/pr_led_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:57:59 INFO  : 'configparams force-mem-access 0' command is executed.
16:57:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/Debug/pr_led_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

16:57:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:57:59 INFO  : 'con' command is executed.
16:57:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:57:59 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_pr_led_sw_system_standalone.tcl'
17:04:05 INFO  : Disconnected from the channel tcfchan#13.
17:09:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:09:12 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:09:12 INFO  : 'jtag frequency' command is executed.
17:09:12 INFO  : Context for 'APU' is selected.
17:09:12 INFO  : System reset is completed.
17:09:15 INFO  : 'after 3000' command is executed.
17:09:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
17:09:17 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/bitstream/top.bit"
17:09:17 INFO  : Context for 'APU' is selected.
17:09:17 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa'.
17:09:17 INFO  : 'configparams force-mem-access 1' command is executed.
17:09:17 INFO  : Context for 'APU' is selected.
17:09:17 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/psinit/ps7_init.tcl' is done.
17:09:18 INFO  : 'ps7_init' command is executed.
17:09:18 INFO  : 'ps7_post_config' command is executed.
17:09:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:09:18 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/Debug/pr_led_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:09:18 INFO  : 'configparams force-mem-access 0' command is executed.
17:09:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/Debug/pr_led_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

17:09:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:09:18 INFO  : 'con' command is executed.
17:09:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:09:18 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_pr_led_sw_system_standalone.tcl'
17:21:24 INFO  : Checking for BSP changes to sync application flags for project 'pr_led_sw'...
17:21:33 INFO  : Disconnected from the channel tcfchan#14.
17:21:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:21:34 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:21:34 INFO  : 'jtag frequency' command is executed.
17:21:34 INFO  : Context for 'APU' is selected.
17:21:34 INFO  : System reset is completed.
17:21:37 INFO  : 'after 3000' command is executed.
17:21:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
17:21:39 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/bitstream/top.bit"
17:21:39 INFO  : Context for 'APU' is selected.
17:21:39 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa'.
17:21:39 INFO  : 'configparams force-mem-access 1' command is executed.
17:21:39 INFO  : Context for 'APU' is selected.
17:21:39 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/psinit/ps7_init.tcl' is done.
17:21:40 INFO  : 'ps7_init' command is executed.
17:21:40 INFO  : 'ps7_post_config' command is executed.
17:21:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:21:40 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/Debug/pr_led_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:21:40 INFO  : 'configparams force-mem-access 0' command is executed.
17:21:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/Debug/pr_led_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

17:21:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:21:40 INFO  : 'con' command is executed.
17:21:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:21:40 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_pr_led_sw_system_standalone.tcl'
17:22:16 INFO  : Disconnected from the channel tcfchan#16.
17:22:47 INFO  : Checking for BSP changes to sync application flags for project 'pr_led_sw'...
17:22:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:22:56 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:22:56 INFO  : 'jtag frequency' command is executed.
17:22:56 INFO  : Context for 'APU' is selected.
17:22:56 INFO  : System reset is completed.
17:22:59 INFO  : 'after 3000' command is executed.
17:22:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
17:23:01 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/bitstream/top.bit"
17:23:01 INFO  : Context for 'APU' is selected.
17:23:01 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa'.
17:23:01 INFO  : 'configparams force-mem-access 1' command is executed.
17:23:01 INFO  : Context for 'APU' is selected.
17:23:01 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/psinit/ps7_init.tcl' is done.
17:23:02 INFO  : 'ps7_init' command is executed.
17:23:02 INFO  : 'ps7_post_config' command is executed.
17:23:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:23:02 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/Debug/pr_led_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:23:02 INFO  : 'configparams force-mem-access 0' command is executed.
17:23:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/Debug/pr_led_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

17:23:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:23:02 INFO  : 'con' command is executed.
17:23:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:23:02 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_pr_led_sw_system_standalone.tcl'
17:23:39 INFO  : Disconnected from the channel tcfchan#18.
17:24:09 INFO  : Checking for BSP changes to sync application flags for project 'pr_led_sw'...
17:24:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:24:22 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:24:22 INFO  : 'jtag frequency' command is executed.
17:24:22 INFO  : Context for 'APU' is selected.
17:24:22 INFO  : System reset is completed.
17:24:25 INFO  : 'after 3000' command is executed.
17:24:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
17:24:27 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/bitstream/top.bit"
17:24:28 INFO  : Context for 'APU' is selected.
17:24:28 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa'.
17:24:28 INFO  : 'configparams force-mem-access 1' command is executed.
17:24:28 INFO  : Context for 'APU' is selected.
17:24:28 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/psinit/ps7_init.tcl' is done.
17:24:28 INFO  : 'ps7_init' command is executed.
17:24:28 INFO  : 'ps7_post_config' command is executed.
17:24:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:24:28 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/Debug/pr_led_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:24:28 INFO  : 'configparams force-mem-access 0' command is executed.
17:24:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/Debug/pr_led_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

17:24:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:24:28 INFO  : 'con' command is executed.
17:24:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:24:28 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_pr_led_sw_system_standalone.tcl'
17:25:26 INFO  : Checking for BSP changes to sync application flags for project 'pr_led_sw'...
17:25:39 INFO  : Disconnected from the channel tcfchan#20.
17:25:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:25:39 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:25:39 INFO  : 'jtag frequency' command is executed.
17:25:39 INFO  : Context for 'APU' is selected.
17:25:39 INFO  : System reset is completed.
17:25:42 INFO  : 'after 3000' command is executed.
17:25:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
17:25:45 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/bitstream/top.bit"
17:25:45 INFO  : Context for 'APU' is selected.
17:25:45 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa'.
17:25:45 INFO  : 'configparams force-mem-access 1' command is executed.
17:25:45 INFO  : Context for 'APU' is selected.
17:25:45 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/psinit/ps7_init.tcl' is done.
17:25:45 INFO  : 'ps7_init' command is executed.
17:25:45 INFO  : 'ps7_post_config' command is executed.
17:25:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:25:46 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/Debug/pr_led_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:25:46 INFO  : 'configparams force-mem-access 0' command is executed.
17:25:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/Debug/pr_led_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

17:25:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:25:46 INFO  : 'con' command is executed.
17:25:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:25:46 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_pr_led_sw_system_standalone.tcl'
17:26:30 INFO  : Checking for BSP changes to sync application flags for project 'pr_led_sw'...
17:30:09 INFO  : Checking for BSP changes to sync application flags for project 'pr_led_sw'...
17:30:19 INFO  : Disconnected from the channel tcfchan#22.
17:30:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:30:19 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:30:19 INFO  : 'jtag frequency' command is executed.
17:30:19 INFO  : Context for 'APU' is selected.
17:30:19 INFO  : System reset is completed.
17:30:22 INFO  : 'after 3000' command is executed.
17:30:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
17:30:25 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/bitstream/top.bit"
17:30:25 INFO  : Context for 'APU' is selected.
17:30:25 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa'.
17:30:25 INFO  : 'configparams force-mem-access 1' command is executed.
17:30:25 INFO  : Context for 'APU' is selected.
17:30:25 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/psinit/ps7_init.tcl' is done.
17:30:25 INFO  : 'ps7_init' command is executed.
17:30:25 INFO  : 'ps7_post_config' command is executed.
17:30:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:30:25 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/Debug/pr_led_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:30:25 INFO  : 'configparams force-mem-access 0' command is executed.
17:30:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/Debug/pr_led_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

17:30:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:30:25 INFO  : 'con' command is executed.
17:30:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:30:25 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_pr_led_sw_system_standalone.tcl'
17:34:53 INFO  : Checking for BSP changes to sync application flags for project 'pr_led_sw'...
17:45:33 INFO  : Checking for BSP changes to sync application flags for project 'pr_led_sw'...
17:46:14 INFO  : Checking for BSP changes to sync application flags for project 'pr_led_sw'...
17:46:24 INFO  : Disconnected from the channel tcfchan#25.
17:46:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:46:24 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:46:24 INFO  : 'jtag frequency' command is executed.
17:46:24 INFO  : Context for 'APU' is selected.
17:46:24 INFO  : System reset is completed.
17:46:27 INFO  : 'after 3000' command is executed.
17:46:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
17:46:30 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/bitstream/top.bit"
17:46:30 INFO  : Context for 'APU' is selected.
17:46:30 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa'.
17:46:30 INFO  : 'configparams force-mem-access 1' command is executed.
17:46:30 INFO  : Context for 'APU' is selected.
17:46:30 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/psinit/ps7_init.tcl' is done.
17:46:30 INFO  : 'ps7_init' command is executed.
17:46:30 INFO  : 'ps7_post_config' command is executed.
17:46:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:46:31 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/Debug/pr_led_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:46:31 INFO  : 'configparams force-mem-access 0' command is executed.
17:46:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/Debug/pr_led_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

17:46:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:46:31 INFO  : 'con' command is executed.
17:46:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:46:31 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_pr_led_sw_system_standalone.tcl'
17:47:00 INFO  : Disconnected from the channel tcfchan#29.
17:47:40 INFO  : Checking for BSP changes to sync application flags for project 'pr_led_sw'...
17:47:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:47:57 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:47:57 INFO  : 'jtag frequency' command is executed.
17:47:57 INFO  : Context for 'APU' is selected.
17:47:57 INFO  : System reset is completed.
17:48:00 INFO  : 'after 3000' command is executed.
17:48:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
17:48:03 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/bitstream/top.bit"
17:48:03 INFO  : Context for 'APU' is selected.
17:48:03 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa'.
17:48:03 INFO  : 'configparams force-mem-access 1' command is executed.
17:48:03 INFO  : Context for 'APU' is selected.
17:48:03 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/psinit/ps7_init.tcl' is done.
17:48:03 INFO  : 'ps7_init' command is executed.
17:48:03 INFO  : 'ps7_post_config' command is executed.
17:48:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:48:03 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/Debug/pr_led_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:48:03 INFO  : 'configparams force-mem-access 0' command is executed.
17:48:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/Debug/pr_led_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

17:48:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:48:03 INFO  : 'con' command is executed.
17:48:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:48:03 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_pr_led_sw_system_standalone.tcl'
17:55:02 INFO  : Checking for BSP changes to sync application flags for project 'pr_led_sw'...
17:55:12 INFO  : Disconnected from the channel tcfchan#31.
17:55:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:55:12 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:55:12 INFO  : 'jtag frequency' command is executed.
17:55:12 INFO  : Context for 'APU' is selected.
17:55:12 INFO  : System reset is completed.
17:55:15 INFO  : 'after 3000' command is executed.
17:55:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
17:55:18 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/bitstream/top.bit"
17:55:18 INFO  : Context for 'APU' is selected.
17:55:18 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa'.
17:55:18 INFO  : 'configparams force-mem-access 1' command is executed.
17:55:18 INFO  : Context for 'APU' is selected.
17:55:18 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/psinit/ps7_init.tcl' is done.
17:55:18 INFO  : 'ps7_init' command is executed.
17:55:18 INFO  : 'ps7_post_config' command is executed.
17:55:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:55:19 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/Debug/pr_led_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:55:19 INFO  : 'configparams force-mem-access 0' command is executed.
17:55:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/Debug/pr_led_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

17:55:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:55:19 INFO  : 'con' command is executed.
17:55:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:55:19 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_pr_led_sw_system_standalone.tcl'
17:56:09 INFO  : Checking for BSP changes to sync application flags for project 'pr_led_sw'...
17:56:12 INFO  : Disconnected from the channel tcfchan#33.
17:56:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:56:19 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:56:19 INFO  : 'jtag frequency' command is executed.
17:56:19 INFO  : Context for 'APU' is selected.
17:56:19 INFO  : System reset is completed.
17:56:22 INFO  : 'after 3000' command is executed.
17:56:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
17:56:25 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/bitstream/top.bit"
17:56:25 INFO  : Context for 'APU' is selected.
17:56:25 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa'.
17:56:25 INFO  : 'configparams force-mem-access 1' command is executed.
17:56:25 INFO  : Context for 'APU' is selected.
17:56:25 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/psinit/ps7_init.tcl' is done.
17:56:25 INFO  : 'ps7_init' command is executed.
17:56:26 INFO  : 'ps7_post_config' command is executed.
17:56:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:56:26 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/Debug/pr_led_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:56:26 INFO  : 'configparams force-mem-access 0' command is executed.
17:56:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/Debug/pr_led_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

17:56:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:56:26 INFO  : 'con' command is executed.
17:56:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:56:26 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_pr_led_sw_system_standalone.tcl'
17:57:02 INFO  : Checking for BSP changes to sync application flags for project 'pr_led_sw'...
17:57:11 INFO  : Disconnected from the channel tcfchan#35.
17:57:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:57:11 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:57:11 INFO  : 'jtag frequency' command is executed.
17:57:11 INFO  : Context for 'APU' is selected.
17:57:11 INFO  : System reset is completed.
17:57:14 INFO  : 'after 3000' command is executed.
17:57:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
17:57:17 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/bitstream/top.bit"
17:57:17 INFO  : Context for 'APU' is selected.
17:57:17 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa'.
17:57:17 INFO  : 'configparams force-mem-access 1' command is executed.
17:57:17 INFO  : Context for 'APU' is selected.
17:57:17 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/psinit/ps7_init.tcl' is done.
17:57:17 INFO  : 'ps7_init' command is executed.
17:57:17 INFO  : 'ps7_post_config' command is executed.
17:57:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:57:17 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/Debug/pr_led_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:57:17 INFO  : 'configparams force-mem-access 0' command is executed.
17:57:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/Debug/pr_led_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

17:57:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:57:18 INFO  : 'con' command is executed.
17:57:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:57:18 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_pr_led_sw_system_standalone.tcl'
17:59:19 INFO  : Disconnected from the channel tcfchan#37.
17:59:21 INFO  : Checking for BSP changes to sync application flags for project 'pr_led_sw'...
17:59:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:59:40 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:59:40 INFO  : 'jtag frequency' command is executed.
17:59:40 INFO  : Context for 'APU' is selected.
17:59:40 INFO  : System reset is completed.
17:59:43 INFO  : 'after 3000' command is executed.
17:59:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
17:59:45 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/bitstream/top.bit"
17:59:45 INFO  : Context for 'APU' is selected.
17:59:45 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa'.
17:59:45 INFO  : 'configparams force-mem-access 1' command is executed.
17:59:45 INFO  : Context for 'APU' is selected.
17:59:45 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/psinit/ps7_init.tcl' is done.
17:59:46 INFO  : 'ps7_init' command is executed.
17:59:46 INFO  : 'ps7_post_config' command is executed.
17:59:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:59:46 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/Debug/pr_led_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:59:46 INFO  : 'configparams force-mem-access 0' command is executed.
17:59:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/Debug/pr_led_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

17:59:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:59:46 INFO  : 'con' command is executed.
17:59:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:59:46 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_pr_led_sw_system_standalone.tcl'
19:24:31 INFO  : Checking for BSP changes to sync application flags for project 'pr_led_sw'...
19:25:07 INFO  : Checking for BSP changes to sync application flags for project 'pr_led_sw'...
19:26:47 INFO  : Checking for BSP changes to sync application flags for project 'pr_led_sw'...
19:27:20 INFO  : Disconnected from the channel tcfchan#39.
19:27:39 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\GitHub\ReconHardware\FPGA_Files\Software\temp_xsdb_launch_script.tcl
19:27:41 INFO  : XSCT server has started successfully.
19:27:41 INFO  : plnx-install-location is set to ''
19:27:41 INFO  : Successfully done setting XSCT server connection channel  
19:27:41 INFO  : Successfully done setting workspace for the tool. 
19:27:44 INFO  : Platform repository initialization has completed.
19:27:44 INFO  : Registering command handlers for Vitis TCF services
19:27:45 INFO  : Successfully done query RDI_DATADIR 
19:27:59 INFO  : Checking for BSP changes to sync application flags for project 'pr_led_sw'...
19:28:03 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa is already opened

19:28:59 INFO  : Checking for BSP changes to sync application flags for project 'pr_led_sw'...
19:29:02 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa is already opened

19:30:03 INFO  : Checking for BSP changes to sync application flags for project 'pr_led_sw'...
19:30:06 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa is already opened

19:30:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:30:25 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:30:25 INFO  : 'jtag frequency' command is executed.
19:30:25 INFO  : Context for 'APU' is selected.
19:30:25 INFO  : System reset is completed.
19:30:28 INFO  : 'after 3000' command is executed.
19:30:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
19:30:30 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/bitstream/top.bit"
19:30:30 INFO  : Context for 'APU' is selected.
19:30:30 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa'.
19:30:31 INFO  : 'configparams force-mem-access 1' command is executed.
19:30:31 INFO  : Context for 'APU' is selected.
19:30:31 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/psinit/ps7_init.tcl' is done.
19:30:31 INFO  : 'ps7_init' command is executed.
19:30:31 INFO  : 'ps7_post_config' command is executed.
19:30:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:30:31 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/Debug/pr_led_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:30:31 INFO  : 'configparams force-mem-access 0' command is executed.
19:30:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/Debug/pr_led_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

19:30:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:30:31 INFO  : 'con' command is executed.
19:30:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:30:31 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_pr_led_sw_system_standalone.tcl'
19:36:58 INFO  : Disconnected from the channel tcfchan#4.
19:38:34 INFO  : Hardware specification for platform project 'pr_led' is updated.
19:40:30 INFO  : Result from executing command 'getProjects': pr_led
19:40:30 INFO  : Result from executing command 'getPlatforms': pr_led|C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/pr_led.xpfm
19:40:41 WARN  : Failed to closehw "C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa"
Reason: Cannot close hw design 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa'.
Design is not opened in the current session.

19:40:48 INFO  : Checking for BSP changes to sync application flags for project 'pr_led_sw'...
19:40:48 INFO  : The hardware specfication used by project 'pr_led_sw' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
19:40:48 INFO  : The file 'C:\GitHub\ReconHardware\FPGA_Files\Software\pr_led_sw\_ide\bitstream\top.bit' stored in project is removed.
19:40:48 INFO  : The updated bitstream files are copied from platform to folder 'C:\GitHub\ReconHardware\FPGA_Files\Software\pr_led_sw\_ide\bitstream' in project 'pr_led_sw'.
19:40:48 INFO  : The file 'C:\GitHub\ReconHardware\FPGA_Files\Software\pr_led_sw\_ide\psinit\ps7_init.tcl' stored in project is removed.
19:40:53 INFO  : The updated ps init files are copied from platform to folder 'C:\GitHub\ReconHardware\FPGA_Files\Software\pr_led_sw\_ide\psinit' in project 'pr_led_sw'.
19:41:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:41:06 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:41:06 INFO  : 'jtag frequency' command is executed.
19:41:06 INFO  : Context for 'APU' is selected.
19:41:06 INFO  : System reset is completed.
19:41:09 INFO  : 'after 3000' command is executed.
19:41:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
19:41:11 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/bitstream/top.bit"
19:41:11 INFO  : Context for 'APU' is selected.
19:41:11 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa'.
19:41:11 INFO  : 'configparams force-mem-access 1' command is executed.
19:41:11 INFO  : Context for 'APU' is selected.
19:41:11 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/psinit/ps7_init.tcl' is done.
19:41:12 INFO  : 'ps7_init' command is executed.
19:41:12 INFO  : 'ps7_post_config' command is executed.
19:41:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:41:12 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/Debug/pr_led_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:41:12 INFO  : 'configparams force-mem-access 0' command is executed.
19:41:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/Debug/pr_led_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

19:41:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:41:12 INFO  : 'con' command is executed.
19:41:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:41:12 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_pr_led_sw_system_standalone.tcl'
19:43:34 INFO  : Disconnected from the channel tcfchan#7.
10:18:45 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\GitHub\ReconHardware\FPGA_Files\Software\temp_xsdb_launch_script.tcl
10:18:47 INFO  : XSCT server has started successfully.
10:18:47 INFO  : Successfully done setting XSCT server connection channel  
10:18:47 INFO  : plnx-install-location is set to ''
10:18:47 INFO  : Successfully done setting workspace for the tool. 
10:18:50 INFO  : Registering command handlers for Vitis TCF services
10:18:50 INFO  : Platform repository initialization has completed.
10:18:53 INFO  : Successfully done query RDI_DATADIR 
10:20:58 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss"
12:56:03 INFO  : Hardware specification for platform project 'pr_led' is updated.
12:56:10 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss"
12:56:23 INFO  : Result from executing command 'getProjects': pr_led
12:56:23 INFO  : Result from executing command 'getPlatforms': pr_led|C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/pr_led.xpfm
12:56:35 INFO  : Checking for BSP changes to sync application flags for project 'pr_led_sw'...
12:56:36 INFO  : The hardware specfication used by project 'pr_led_sw' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
12:56:36 INFO  : The file 'C:\GitHub\ReconHardware\FPGA_Files\Software\pr_led_sw\_ide\bitstream\top.bit' stored in project is removed.
12:56:36 INFO  : The updated bitstream files are copied from platform to folder 'C:\GitHub\ReconHardware\FPGA_Files\Software\pr_led_sw\_ide\bitstream' in project 'pr_led_sw'.
12:56:36 INFO  : The file 'C:\GitHub\ReconHardware\FPGA_Files\Software\pr_led_sw\_ide\psinit\ps7_init.tcl' stored in project is removed.
12:56:41 INFO  : The updated ps init files are copied from platform to folder 'C:\GitHub\ReconHardware\FPGA_Files\Software\pr_led_sw\_ide\psinit' in project 'pr_led_sw'.
12:56:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:56:47 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:56:47 INFO  : 'jtag frequency' command is executed.
12:56:47 INFO  : Context for 'APU' is selected.
12:56:48 INFO  : System reset is completed.
12:56:51 INFO  : 'after 3000' command is executed.
12:56:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
12:56:51 ERROR : couldn't open "C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/bitstream/top.bit": no such file or directory
12:56:51 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: couldn't open "C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/bitstream/top.bit": no such file or directory
12:56:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

12:56:51 ERROR : couldn't open "C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/bitstream/top.bit": no such file or directory
12:58:26 INFO  : Hardware specification for platform project 'pr_led' is updated.
12:58:36 INFO  : Result from executing command 'getProjects': pr_led
12:58:36 INFO  : Result from executing command 'getPlatforms': pr_led|C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/pr_led.xpfm
12:58:46 INFO  : The hardware specfication used by project 'pr_led_sw' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
12:58:46 INFO  : The file 'C:\GitHub\ReconHardware\FPGA_Files\Software\pr_led_sw\_ide\bitstream\pr_shifter.bit' stored in project is removed.
12:58:46 INFO  : The updated bitstream files are copied from platform to folder 'C:\GitHub\ReconHardware\FPGA_Files\Software\pr_led_sw\_ide\bitstream' in project 'pr_led_sw'.
12:58:46 INFO  : The file 'C:\GitHub\ReconHardware\FPGA_Files\Software\pr_led_sw\_ide\psinit\ps7_init.tcl' stored in project is removed.
12:58:51 INFO  : The updated ps init files are copied from platform to folder 'C:\GitHub\ReconHardware\FPGA_Files\Software\pr_led_sw\_ide\psinit' in project 'pr_led_sw'.
12:58:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:58:52 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:58:52 INFO  : 'jtag frequency' command is executed.
12:58:52 INFO  : Context for 'APU' is selected.
12:58:52 INFO  : System reset is completed.
12:58:55 INFO  : 'after 3000' command is executed.
12:58:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
12:58:57 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/bitstream/top.bit"
12:58:57 INFO  : Context for 'APU' is selected.
12:58:57 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa'.
12:58:57 INFO  : 'configparams force-mem-access 1' command is executed.
12:58:57 INFO  : Context for 'APU' is selected.
12:58:57 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/psinit/ps7_init.tcl' is done.
12:58:58 INFO  : 'ps7_init' command is executed.
12:58:58 INFO  : 'ps7_post_config' command is executed.
12:58:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:58:58 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/Debug/pr_led_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:58:58 INFO  : 'configparams force-mem-access 0' command is executed.
12:58:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/Debug/pr_led_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

12:58:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:58:58 INFO  : 'con' command is executed.
12:58:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:58:58 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_pr_led_sw_system_standalone.tcl'
12:59:16 INFO  : Disconnected from the channel tcfchan#3.
10:57:06 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\GitHub\ReconHardware\FPGA_Files\Software\temp_xsdb_launch_script.tcl
10:57:08 INFO  : XSCT server has started successfully.
10:57:09 INFO  : Successfully done setting XSCT server connection channel  
10:57:09 INFO  : plnx-install-location is set to ''
10:57:09 INFO  : Successfully done setting workspace for the tool. 
10:57:11 INFO  : Platform repository initialization has completed.
10:57:12 INFO  : Registering command handlers for Vitis TCF services
10:57:14 INFO  : Successfully done query RDI_DATADIR 
11:02:16 INFO  : Hardware specification for platform project 'pr_led' is updated.
11:02:51 INFO  : Result from executing command 'getProjects': pr_led
11:02:51 INFO  : Result from executing command 'getPlatforms': pr_led|C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/pr_led.xpfm
11:05:11 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss"
11:05:11 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
11:14:14 INFO  : Result from executing command 'getProjects': pr_led
11:14:14 INFO  : Result from executing command 'getPlatforms': pr_led|C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/pr_led.xpfm
11:38:57 INFO  : Checking for BSP changes to sync application flags for project 'pr_led_sw'...
11:38:57 INFO  : Updating application flags with new BSP settings...
11:38:57 INFO  : Successfully updated application flags for project pr_led_sw.
11:38:59 INFO  : The hardware specfication used by project 'pr_led_sw' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
11:38:59 INFO  : The file 'C:\GitHub\ReconHardware\FPGA_Files\Software\pr_led_sw\_ide\bitstream\top.bit' stored in project is removed.
11:38:59 INFO  : The updated bitstream files are copied from platform to folder 'C:\GitHub\ReconHardware\FPGA_Files\Software\pr_led_sw\_ide\bitstream' in project 'pr_led_sw'.
11:38:59 INFO  : The file 'C:\GitHub\ReconHardware\FPGA_Files\Software\pr_led_sw\_ide\psinit\ps7_init.tcl' stored in project is removed.
11:39:03 INFO  : The updated ps init files are copied from platform to folder 'C:\GitHub\ReconHardware\FPGA_Files\Software\pr_led_sw\_ide\psinit' in project 'pr_led_sw'.
11:41:20 INFO  : Checking for BSP changes to sync application flags for project 'pr_led_sw'...
11:41:44 INFO  : Checking for BSP changes to sync application flags for project 'pr_led_sw'...
11:41:58 INFO  : Checking for BSP changes to sync application flags for project 'pr_led_sw'...
11:42:13 INFO  : Checking for BSP changes to sync application flags for project 'pr_led_sw'...
11:42:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:42:28 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:42:28 INFO  : 'jtag frequency' command is executed.
11:42:28 INFO  : Context for 'APU' is selected.
11:42:28 INFO  : System reset is completed.
11:42:31 INFO  : 'after 3000' command is executed.
11:42:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:42:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
11:42:34 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/bitstream/top.bit"
11:42:34 INFO  : Context for 'APU' is selected.
11:42:34 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa'.
11:42:34 INFO  : 'configparams force-mem-access 1' command is executed.
11:42:34 INFO  : Context for 'APU' is selected.
11:42:34 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/psinit/ps7_init.tcl' is done.
11:42:34 INFO  : 'ps7_init' command is executed.
11:42:34 INFO  : 'ps7_post_config' command is executed.
11:42:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:42:35 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:42:35 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/Debug/pr_led_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:42:35 INFO  : 'jtag frequency' command is executed.
11:42:35 INFO  : 'configparams force-mem-access 0' command is executed.
11:42:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/Debug/pr_led_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

11:42:35 INFO  : Context for 'APU' is selected.
11:42:35 INFO  : System reset is completed.
11:42:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:42:38 INFO  : 'after 3000' command is executed.
11:42:38 ERROR : Already running
11:42:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
11:42:41 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/bitstream/top.bit"
11:42:41 INFO  : Context for 'APU' is selected.
11:42:41 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa'.
11:42:41 INFO  : 'configparams force-mem-access 1' command is executed.
11:42:41 INFO  : Context for 'APU' is selected.
11:42:41 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/psinit/ps7_init.tcl' is done.
11:42:41 INFO  : 'ps7_init' command is executed.
11:42:41 INFO  : 'ps7_post_config' command is executed.
11:42:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:42:41 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/Debug/pr_led_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:42:41 INFO  : 'configparams force-mem-access 0' command is executed.
11:42:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/Debug/pr_led_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

11:42:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:42:41 INFO  : 'con' command is executed.
11:42:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:42:41 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_pr_led_sw_system_standalone.tcl'
11:45:11 INFO  : Disconnected from the channel tcfchan#8.
11:45:14 INFO  : Checking for BSP changes to sync application flags for project 'pr_led_sw'...
11:45:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:45:21 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:45:21 INFO  : 'jtag frequency' command is executed.
11:45:21 INFO  : Context for 'APU' is selected.
11:45:21 INFO  : System reset is completed.
11:45:24 INFO  : 'after 3000' command is executed.
11:45:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
11:45:26 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/bitstream/top.bit"
11:45:26 INFO  : Context for 'APU' is selected.
11:45:26 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa'.
11:45:26 INFO  : 'configparams force-mem-access 1' command is executed.
11:45:26 INFO  : Context for 'APU' is selected.
11:45:26 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/psinit/ps7_init.tcl' is done.
11:45:27 INFO  : 'ps7_init' command is executed.
11:45:27 INFO  : 'ps7_post_config' command is executed.
11:45:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:45:27 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/Debug/pr_led_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:45:27 INFO  : 'configparams force-mem-access 0' command is executed.
11:45:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/Debug/pr_led_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

11:45:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:45:27 INFO  : 'con' command is executed.
11:45:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:45:27 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_pr_led_sw_system_standalone.tcl'
11:46:11 INFO  : Checking for BSP changes to sync application flags for project 'pr_led_sw'...
11:46:24 INFO  : Disconnected from the channel tcfchan#10.
11:46:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:46:24 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:46:24 INFO  : 'jtag frequency' command is executed.
11:46:24 INFO  : Context for 'APU' is selected.
11:46:24 INFO  : System reset is completed.
11:46:27 INFO  : 'after 3000' command is executed.
11:46:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
11:46:30 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/bitstream/top.bit"
11:46:30 INFO  : Context for 'APU' is selected.
11:46:30 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa'.
11:46:30 INFO  : 'configparams force-mem-access 1' command is executed.
11:46:30 INFO  : Context for 'APU' is selected.
11:46:30 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/psinit/ps7_init.tcl' is done.
11:46:30 INFO  : 'ps7_init' command is executed.
11:46:30 INFO  : 'ps7_post_config' command is executed.
11:46:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:46:30 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/Debug/pr_led_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:46:30 INFO  : 'configparams force-mem-access 0' command is executed.
11:46:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/Debug/pr_led_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

11:46:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:46:30 INFO  : 'con' command is executed.
11:46:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:46:30 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_pr_led_sw_system_standalone.tcl'
11:47:12 INFO  : Checking for BSP changes to sync application flags for project 'pr_led_sw'...
11:47:18 INFO  : Disconnected from the channel tcfchan#12.
11:47:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:47:18 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:47:18 INFO  : 'jtag frequency' command is executed.
11:47:18 INFO  : Context for 'APU' is selected.
11:47:18 INFO  : System reset is completed.
11:47:21 INFO  : 'after 3000' command is executed.
11:47:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
11:47:24 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/bitstream/top.bit"
11:47:24 INFO  : Context for 'APU' is selected.
11:47:24 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa'.
11:47:24 INFO  : 'configparams force-mem-access 1' command is executed.
11:47:24 INFO  : Context for 'APU' is selected.
11:47:24 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/psinit/ps7_init.tcl' is done.
11:47:24 INFO  : 'ps7_init' command is executed.
11:47:24 INFO  : 'ps7_post_config' command is executed.
11:47:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:47:24 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/Debug/pr_led_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:47:24 INFO  : 'configparams force-mem-access 0' command is executed.
11:47:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/Debug/pr_led_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

11:47:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:47:24 INFO  : 'con' command is executed.
11:47:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:47:24 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_pr_led_sw_system_standalone.tcl'
11:47:53 INFO  : Disconnected from the channel tcfchan#14.
11:48:10 INFO  : Checking for BSP changes to sync application flags for project 'pr_led_sw'...
11:48:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:48:16 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:48:16 INFO  : 'jtag frequency' command is executed.
11:48:16 INFO  : Context for 'APU' is selected.
11:48:16 INFO  : System reset is completed.
11:48:19 INFO  : 'after 3000' command is executed.
11:48:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
11:48:22 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/bitstream/top.bit"
11:48:22 INFO  : Context for 'APU' is selected.
11:48:22 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa'.
11:48:22 INFO  : 'configparams force-mem-access 1' command is executed.
11:48:22 INFO  : Context for 'APU' is selected.
11:48:22 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/psinit/ps7_init.tcl' is done.
11:48:22 INFO  : 'ps7_init' command is executed.
11:48:22 INFO  : 'ps7_post_config' command is executed.
11:48:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:48:22 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/Debug/pr_led_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:48:22 INFO  : 'configparams force-mem-access 0' command is executed.
11:48:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/Debug/pr_led_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

11:48:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:48:22 INFO  : 'con' command is executed.
11:48:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:48:22 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_pr_led_sw_system_standalone.tcl'
11:50:32 INFO  : Checking for BSP changes to sync application flags for project 'pr_led_sw'...
11:50:49 INFO  : Disconnected from the channel tcfchan#16.
11:50:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:50:52 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:50:52 INFO  : 'jtag frequency' command is executed.
11:50:52 INFO  : Context for 'APU' is selected.
11:50:52 INFO  : System reset is completed.
11:50:55 INFO  : 'after 3000' command is executed.
11:50:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
11:50:57 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/bitstream/top.bit"
11:50:57 INFO  : Context for 'APU' is selected.
11:50:57 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa'.
11:50:57 INFO  : 'configparams force-mem-access 1' command is executed.
11:50:57 INFO  : Context for 'APU' is selected.
11:50:57 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/psinit/ps7_init.tcl' is done.
11:50:58 INFO  : 'ps7_init' command is executed.
11:50:58 INFO  : 'ps7_post_config' command is executed.
11:50:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:50:58 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/Debug/pr_led_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:50:58 INFO  : 'configparams force-mem-access 0' command is executed.
11:50:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/Debug/pr_led_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

11:50:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:50:58 INFO  : 'con' command is executed.
11:50:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:50:58 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_pr_led_sw_system_standalone.tcl'
11:59:11 INFO  : Disconnected from the channel tcfchan#18.
11:59:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:59:19 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:59:19 INFO  : 'jtag frequency' command is executed.
11:59:19 INFO  : Context for 'APU' is selected.
11:59:19 INFO  : System reset is completed.
11:59:22 INFO  : 'after 3000' command is executed.
11:59:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
11:59:25 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/bitstream/top.bit"
11:59:25 INFO  : Context for 'APU' is selected.
11:59:25 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa'.
11:59:25 INFO  : 'configparams force-mem-access 1' command is executed.
11:59:25 INFO  : Context for 'APU' is selected.
11:59:25 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/psinit/ps7_init.tcl' is done.
11:59:25 INFO  : 'ps7_init' command is executed.
11:59:25 INFO  : 'ps7_post_config' command is executed.
11:59:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:59:25 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/Debug/pr_led_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:59:25 INFO  : 'configparams force-mem-access 0' command is executed.
11:59:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/Debug/pr_led_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

11:59:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:59:26 INFO  : 'con' command is executed.
11:59:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:59:26 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_pr_led_sw_system_standalone.tcl'
12:09:43 INFO  : Disconnected from the channel tcfchan#19.
12:13:05 INFO  : Checking for BSP changes to sync application flags for project 'pr_led_sw'...
12:13:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:13:15 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:13:15 INFO  : 'jtag frequency' command is executed.
12:13:15 INFO  : Context for 'APU' is selected.
12:13:15 INFO  : System reset is completed.
12:13:18 INFO  : 'after 3000' command is executed.
12:13:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
12:13:20 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/bitstream/top.bit"
12:13:20 INFO  : Context for 'APU' is selected.
12:13:20 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa'.
12:13:20 INFO  : 'configparams force-mem-access 1' command is executed.
12:13:20 INFO  : Context for 'APU' is selected.
12:13:20 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/psinit/ps7_init.tcl' is done.
12:13:21 INFO  : 'ps7_init' command is executed.
12:13:21 INFO  : 'ps7_post_config' command is executed.
12:13:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:13:21 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/Debug/pr_led_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:13:21 INFO  : 'configparams force-mem-access 0' command is executed.
12:13:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/Debug/pr_led_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

12:13:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:13:21 INFO  : 'con' command is executed.
12:13:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:13:21 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_pr_led_sw_system_standalone.tcl'
12:14:03 INFO  : Disconnected from the channel tcfchan#21.
12:15:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:15:27 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:15:27 INFO  : 'jtag frequency' command is executed.
12:15:27 INFO  : Context for 'APU' is selected.
12:15:27 INFO  : System reset is completed.
12:15:30 INFO  : 'after 3000' command is executed.
12:15:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
12:15:32 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/bitstream/top.bit"
12:15:32 INFO  : Context for 'APU' is selected.
12:15:32 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa'.
12:15:32 INFO  : 'configparams force-mem-access 1' command is executed.
12:15:32 INFO  : Context for 'APU' is selected.
12:15:32 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/psinit/ps7_init.tcl' is done.
12:15:33 INFO  : 'ps7_init' command is executed.
12:15:33 INFO  : 'ps7_post_config' command is executed.
12:15:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:15:33 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/Debug/pr_led_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:15:33 INFO  : 'configparams force-mem-access 0' command is executed.
12:15:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/Debug/pr_led_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

12:15:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:15:33 INFO  : 'con' command is executed.
12:15:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:15:33 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_pr_led_sw_system_standalone.tcl'
12:21:39 INFO  : Disconnected from the channel tcfchan#22.
12:21:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:21:41 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:21:41 INFO  : 'jtag frequency' command is executed.
12:21:41 INFO  : Context for 'APU' is selected.
12:21:42 INFO  : System reset is completed.
12:21:45 INFO  : 'after 3000' command is executed.
12:21:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
12:21:47 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/bitstream/top.bit"
12:21:47 INFO  : Context for 'APU' is selected.
12:21:47 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa'.
12:21:47 INFO  : 'configparams force-mem-access 1' command is executed.
12:21:47 INFO  : Context for 'APU' is selected.
12:21:47 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/psinit/ps7_init.tcl' is done.
12:21:47 INFO  : 'ps7_init' command is executed.
12:21:47 INFO  : 'ps7_post_config' command is executed.
12:21:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:21:48 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/Debug/pr_led_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:21:48 INFO  : 'configparams force-mem-access 0' command is executed.
12:21:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/Debug/pr_led_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

12:21:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:21:48 INFO  : 'con' command is executed.
12:21:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:21:48 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_pr_led_sw_system_standalone.tcl'
12:21:57 INFO  : Disconnected from the channel tcfchan#23.
12:21:59 INFO  : Checking for BSP changes to sync application flags for project 'pr_led_sw'...
12:22:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:22:17 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:22:17 INFO  : 'jtag frequency' command is executed.
12:22:17 INFO  : Context for 'APU' is selected.
12:22:17 INFO  : System reset is completed.
12:22:20 INFO  : 'after 3000' command is executed.
12:22:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
12:22:23 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/bitstream/top.bit"
12:22:23 INFO  : Context for 'APU' is selected.
12:22:23 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa'.
12:22:23 INFO  : 'configparams force-mem-access 1' command is executed.
12:22:23 INFO  : Context for 'APU' is selected.
12:22:23 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/psinit/ps7_init.tcl' is done.
12:22:23 INFO  : 'ps7_init' command is executed.
12:22:23 INFO  : 'ps7_post_config' command is executed.
12:22:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:22:23 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/Debug/pr_led_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:22:23 INFO  : 'configparams force-mem-access 0' command is executed.
12:22:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/Debug/pr_led_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

12:22:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:22:23 INFO  : 'con' command is executed.
12:22:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:22:23 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_pr_led_sw_system_standalone.tcl'
12:23:35 INFO  : Disconnected from the channel tcfchan#25.
12:27:13 INFO  : Checking for BSP changes to sync application flags for project 'pr_led_sw'...
12:27:40 INFO  : Checking for BSP changes to sync application flags for project 'pr_led_sw'...
12:27:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:27:49 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:27:49 INFO  : 'jtag frequency' command is executed.
12:27:49 INFO  : Context for 'APU' is selected.
12:27:49 INFO  : System reset is completed.
12:27:52 INFO  : 'after 3000' command is executed.
12:27:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
12:27:54 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/bitstream/top.bit"
12:27:54 INFO  : Context for 'APU' is selected.
12:27:54 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa'.
12:27:54 INFO  : 'configparams force-mem-access 1' command is executed.
12:27:54 INFO  : Context for 'APU' is selected.
12:27:54 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/psinit/ps7_init.tcl' is done.
12:27:55 INFO  : 'ps7_init' command is executed.
12:27:55 INFO  : 'ps7_post_config' command is executed.
12:27:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:27:55 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/Debug/pr_led_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:27:55 INFO  : 'configparams force-mem-access 0' command is executed.
12:27:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/Debug/pr_led_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

12:27:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:27:55 INFO  : 'con' command is executed.
12:27:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:27:55 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_pr_led_sw_system_standalone.tcl'
12:30:00 INFO  : Generated template bif file for pr_led_sw_system
12:30:06 INFO  : Invoking Bootgen: bootgen -image pr_led_sw_system.bif -arch zynq -o C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw_system/_ide/bootimage/BOOT.bin
12:30:07 INFO  : Bootgen command execution is done.
12:30:58 INFO  : Disconnected from the channel tcfchan#28.
12:32:34 INFO  : Invoking Bootgen: bootgen -image pr_led_sw_system.bif -arch zynq -o C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw_system/_ide/bootimage/BOOT.bin -w on
12:32:36 INFO  : Bootgen command execution is done.
12:33:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
