Classic Timing Analyzer report for main
Sat Jul 23 15:17:30 2011
Quartus II Version 9.1 Build 222 10/21/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'F_in'
  7. Clock Setup: 'SW2'
  8. Clock Setup: 'SW1'
  9. Clock Setup: 'SW0'
 10. Clock Setup: 'Clock'
 11. Clock Hold: 'SW2'
 12. Clock Hold: 'SW1'
 13. Clock Hold: 'Clock'
 14. tco
 15. tpd
 16. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                         ;
+------------------------------+------------------------------------------+---------------+------------------------------------------------+-------------------------------+-------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                                    ; From                          ; To                            ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+------------------------------------------------+-------------------------------+-------------------------------+------------+----------+--------------+
; Worst-case tco               ; N/A                                      ; None          ; 35.238 ns                                      ; flip_latch:b2v_inst2|Q4[1]    ; disp_data[0]                  ; Clock      ; --       ; 0            ;
; Worst-case tpd               ; N/A                                      ; None          ; 27.526 ns                                      ; SW2                           ; disp_data[0]                  ; --         ; --       ; 0            ;
; Clock Setup: 'Clock'         ; N/A                                      ; None          ; 81.01 MHz ( period = 12.344 ns )               ; gate_control:b2v_inst3|wire_1 ; gate_control:b2v_inst3|wire_2 ; Clock      ; Clock    ; 0            ;
; Clock Setup: 'F_in'          ; N/A                                      ; None          ; 183.69 MHz ( period = 5.444 ns )               ; counter:b2v_inst|Q0[3]        ; counter:b2v_inst|Q5[1]        ; F_in       ; F_in     ; 0            ;
; Clock Setup: 'SW1'           ; N/A                                      ; None          ; 242.60 MHz ( period = 4.122 ns )               ; gate_control:b2v_inst3|wire_1 ; gate_control:b2v_inst3|wire_2 ; SW1        ; SW1      ; 0            ;
; Clock Setup: 'SW2'           ; N/A                                      ; None          ; 264.97 MHz ( period = 3.774 ns )               ; gate_control:b2v_inst3|wire_1 ; gate_control:b2v_inst3|wire_2 ; SW2        ; SW2      ; 0            ;
; Clock Setup: 'SW0'           ; N/A                                      ; None          ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; gate_control:b2v_inst3|wire_1 ; gate_control:b2v_inst3|wire_2 ; SW0        ; SW0      ; 0            ;
; Clock Hold: 'Clock'          ; Not operational: Clock Skew > Data Delay ; None          ; N/A                                            ; gate_control:b2v_inst3|wire_1 ; gate_control:b2v_inst3|wire_1 ; Clock      ; Clock    ; 2            ;
; Clock Hold: 'SW1'            ; Not operational: Clock Skew > Data Delay ; None          ; N/A                                            ; gate_control:b2v_inst3|wire_1 ; gate_control:b2v_inst3|wire_1 ; SW1        ; SW1      ; 1            ;
; Clock Hold: 'SW2'            ; Not operational: Clock Skew > Data Delay ; None          ; N/A                                            ; gate_control:b2v_inst3|wire_1 ; gate_control:b2v_inst3|wire_1 ; SW2        ; SW2      ; 1            ;
; Total number of failed paths ;                                          ;               ;                                                ;                               ;                               ;            ;          ; 4            ;
+------------------------------+------------------------------------------+---------------+------------------------------------------------+-------------------------------+-------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C8Q208C8        ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; Off                ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; F_in            ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; SW2             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; SW1             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; SW0             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; Clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'F_in'                                                                                                                                                                                                                                         ;
+-----------------------------------------+-----------------------------------------------------+------------------------+------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                   ; To                     ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+------------------------+------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 183.69 MHz ( period = 5.444 ns )                    ; counter:b2v_inst|Q0[3] ; counter:b2v_inst|Q5[3] ; F_in       ; F_in     ; None                        ; None                      ; 5.175 ns                ;
; N/A                                     ; 183.69 MHz ( period = 5.444 ns )                    ; counter:b2v_inst|Q0[3] ; counter:b2v_inst|Q5[2] ; F_in       ; F_in     ; None                        ; None                      ; 5.175 ns                ;
; N/A                                     ; 183.69 MHz ( period = 5.444 ns )                    ; counter:b2v_inst|Q0[3] ; counter:b2v_inst|Q5[0] ; F_in       ; F_in     ; None                        ; None                      ; 5.175 ns                ;
; N/A                                     ; 183.69 MHz ( period = 5.444 ns )                    ; counter:b2v_inst|Q0[3] ; counter:b2v_inst|Q5[1] ; F_in       ; F_in     ; None                        ; None                      ; 5.175 ns                ;
; N/A                                     ; 185.46 MHz ( period = 5.392 ns )                    ; counter:b2v_inst|Q0[0] ; counter:b2v_inst|Q5[3] ; F_in       ; F_in     ; None                        ; None                      ; 5.123 ns                ;
; N/A                                     ; 185.46 MHz ( period = 5.392 ns )                    ; counter:b2v_inst|Q0[0] ; counter:b2v_inst|Q5[2] ; F_in       ; F_in     ; None                        ; None                      ; 5.123 ns                ;
; N/A                                     ; 185.46 MHz ( period = 5.392 ns )                    ; counter:b2v_inst|Q0[0] ; counter:b2v_inst|Q5[0] ; F_in       ; F_in     ; None                        ; None                      ; 5.123 ns                ;
; N/A                                     ; 185.46 MHz ( period = 5.392 ns )                    ; counter:b2v_inst|Q0[0] ; counter:b2v_inst|Q5[1] ; F_in       ; F_in     ; None                        ; None                      ; 5.123 ns                ;
; N/A                                     ; 187.72 MHz ( period = 5.327 ns )                    ; counter:b2v_inst|Q4[0] ; counter:b2v_inst|Q5[3] ; F_in       ; F_in     ; None                        ; None                      ; 5.060 ns                ;
; N/A                                     ; 187.72 MHz ( period = 5.327 ns )                    ; counter:b2v_inst|Q4[0] ; counter:b2v_inst|Q5[2] ; F_in       ; F_in     ; None                        ; None                      ; 5.060 ns                ;
; N/A                                     ; 187.72 MHz ( period = 5.327 ns )                    ; counter:b2v_inst|Q4[0] ; counter:b2v_inst|Q5[0] ; F_in       ; F_in     ; None                        ; None                      ; 5.060 ns                ;
; N/A                                     ; 187.72 MHz ( period = 5.327 ns )                    ; counter:b2v_inst|Q4[0] ; counter:b2v_inst|Q5[1] ; F_in       ; F_in     ; None                        ; None                      ; 5.060 ns                ;
; N/A                                     ; 187.83 MHz ( period = 5.324 ns )                    ; counter:b2v_inst|Q1[3] ; counter:b2v_inst|Q5[3] ; F_in       ; F_in     ; None                        ; None                      ; 5.055 ns                ;
; N/A                                     ; 187.83 MHz ( period = 5.324 ns )                    ; counter:b2v_inst|Q1[3] ; counter:b2v_inst|Q5[2] ; F_in       ; F_in     ; None                        ; None                      ; 5.055 ns                ;
; N/A                                     ; 187.83 MHz ( period = 5.324 ns )                    ; counter:b2v_inst|Q1[3] ; counter:b2v_inst|Q5[0] ; F_in       ; F_in     ; None                        ; None                      ; 5.055 ns                ;
; N/A                                     ; 187.83 MHz ( period = 5.324 ns )                    ; counter:b2v_inst|Q1[3] ; counter:b2v_inst|Q5[1] ; F_in       ; F_in     ; None                        ; None                      ; 5.055 ns                ;
; N/A                                     ; 189.00 MHz ( period = 5.291 ns )                    ; counter:b2v_inst|Q2[2] ; counter:b2v_inst|Q3[3] ; F_in       ; F_in     ; None                        ; None                      ; 5.023 ns                ;
; N/A                                     ; 189.00 MHz ( period = 5.291 ns )                    ; counter:b2v_inst|Q2[2] ; counter:b2v_inst|Q3[0] ; F_in       ; F_in     ; None                        ; None                      ; 5.023 ns                ;
; N/A                                     ; 189.00 MHz ( period = 5.291 ns )                    ; counter:b2v_inst|Q2[2] ; counter:b2v_inst|Q3[1] ; F_in       ; F_in     ; None                        ; None                      ; 5.023 ns                ;
; N/A                                     ; 189.00 MHz ( period = 5.291 ns )                    ; counter:b2v_inst|Q2[2] ; counter:b2v_inst|Q3[2] ; F_in       ; F_in     ; None                        ; None                      ; 5.023 ns                ;
; N/A                                     ; 189.21 MHz ( period = 5.285 ns )                    ; counter:b2v_inst|Q4[1] ; counter:b2v_inst|Q5[3] ; F_in       ; F_in     ; None                        ; None                      ; 5.018 ns                ;
; N/A                                     ; 189.21 MHz ( period = 5.285 ns )                    ; counter:b2v_inst|Q4[1] ; counter:b2v_inst|Q5[2] ; F_in       ; F_in     ; None                        ; None                      ; 5.018 ns                ;
; N/A                                     ; 189.21 MHz ( period = 5.285 ns )                    ; counter:b2v_inst|Q4[1] ; counter:b2v_inst|Q5[0] ; F_in       ; F_in     ; None                        ; None                      ; 5.018 ns                ;
; N/A                                     ; 189.21 MHz ( period = 5.285 ns )                    ; counter:b2v_inst|Q4[1] ; counter:b2v_inst|Q5[1] ; F_in       ; F_in     ; None                        ; None                      ; 5.018 ns                ;
; N/A                                     ; 189.90 MHz ( period = 5.266 ns )                    ; counter:b2v_inst|Q1[0] ; counter:b2v_inst|Q5[3] ; F_in       ; F_in     ; None                        ; None                      ; 4.997 ns                ;
; N/A                                     ; 189.90 MHz ( period = 5.266 ns )                    ; counter:b2v_inst|Q1[0] ; counter:b2v_inst|Q5[2] ; F_in       ; F_in     ; None                        ; None                      ; 4.997 ns                ;
; N/A                                     ; 189.90 MHz ( period = 5.266 ns )                    ; counter:b2v_inst|Q1[0] ; counter:b2v_inst|Q5[0] ; F_in       ; F_in     ; None                        ; None                      ; 4.997 ns                ;
; N/A                                     ; 189.90 MHz ( period = 5.266 ns )                    ; counter:b2v_inst|Q1[0] ; counter:b2v_inst|Q5[1] ; F_in       ; F_in     ; None                        ; None                      ; 4.997 ns                ;
; N/A                                     ; 191.90 MHz ( period = 5.211 ns )                    ; counter:b2v_inst|Q3[1] ; counter:b2v_inst|Q5[3] ; F_in       ; F_in     ; None                        ; None                      ; 4.947 ns                ;
; N/A                                     ; 191.90 MHz ( period = 5.211 ns )                    ; counter:b2v_inst|Q3[1] ; counter:b2v_inst|Q5[2] ; F_in       ; F_in     ; None                        ; None                      ; 4.947 ns                ;
; N/A                                     ; 191.90 MHz ( period = 5.211 ns )                    ; counter:b2v_inst|Q3[1] ; counter:b2v_inst|Q5[0] ; F_in       ; F_in     ; None                        ; None                      ; 4.947 ns                ;
; N/A                                     ; 191.90 MHz ( period = 5.211 ns )                    ; counter:b2v_inst|Q3[1] ; counter:b2v_inst|Q5[1] ; F_in       ; F_in     ; None                        ; None                      ; 4.947 ns                ;
; N/A                                     ; 193.54 MHz ( period = 5.167 ns )                    ; counter:b2v_inst|Q0[1] ; counter:b2v_inst|Q5[3] ; F_in       ; F_in     ; None                        ; None                      ; 4.898 ns                ;
; N/A                                     ; 193.54 MHz ( period = 5.167 ns )                    ; counter:b2v_inst|Q0[1] ; counter:b2v_inst|Q5[2] ; F_in       ; F_in     ; None                        ; None                      ; 4.898 ns                ;
; N/A                                     ; 193.54 MHz ( period = 5.167 ns )                    ; counter:b2v_inst|Q0[1] ; counter:b2v_inst|Q5[0] ; F_in       ; F_in     ; None                        ; None                      ; 4.898 ns                ;
; N/A                                     ; 193.54 MHz ( period = 5.167 ns )                    ; counter:b2v_inst|Q0[1] ; counter:b2v_inst|Q5[1] ; F_in       ; F_in     ; None                        ; None                      ; 4.898 ns                ;
; N/A                                     ; 194.93 MHz ( period = 5.130 ns )                    ; counter:b2v_inst|Q3[0] ; counter:b2v_inst|Q5[3] ; F_in       ; F_in     ; None                        ; None                      ; 4.866 ns                ;
; N/A                                     ; 194.93 MHz ( period = 5.130 ns )                    ; counter:b2v_inst|Q3[0] ; counter:b2v_inst|Q5[2] ; F_in       ; F_in     ; None                        ; None                      ; 4.866 ns                ;
; N/A                                     ; 194.93 MHz ( period = 5.130 ns )                    ; counter:b2v_inst|Q3[0] ; counter:b2v_inst|Q5[0] ; F_in       ; F_in     ; None                        ; None                      ; 4.866 ns                ;
; N/A                                     ; 194.93 MHz ( period = 5.130 ns )                    ; counter:b2v_inst|Q3[0] ; counter:b2v_inst|Q5[1] ; F_in       ; F_in     ; None                        ; None                      ; 4.866 ns                ;
; N/A                                     ; 195.66 MHz ( period = 5.111 ns )                    ; counter:b2v_inst|Q0[3] ; counter:b2v_inst|Q4[0] ; F_in       ; F_in     ; None                        ; None                      ; 4.845 ns                ;
; N/A                                     ; 195.66 MHz ( period = 5.111 ns )                    ; counter:b2v_inst|Q0[3] ; counter:b2v_inst|Q4[1] ; F_in       ; F_in     ; None                        ; None                      ; 4.845 ns                ;
; N/A                                     ; 195.66 MHz ( period = 5.111 ns )                    ; counter:b2v_inst|Q0[3] ; counter:b2v_inst|Q4[3] ; F_in       ; F_in     ; None                        ; None                      ; 4.845 ns                ;
; N/A                                     ; 195.66 MHz ( period = 5.111 ns )                    ; counter:b2v_inst|Q0[3] ; counter:b2v_inst|Q4[2] ; F_in       ; F_in     ; None                        ; None                      ; 4.845 ns                ;
; N/A                                     ; 195.77 MHz ( period = 5.108 ns )                    ; counter:b2v_inst|Q2[2] ; counter:b2v_inst|Q5[3] ; F_in       ; F_in     ; None                        ; None                      ; 4.840 ns                ;
; N/A                                     ; 195.77 MHz ( period = 5.108 ns )                    ; counter:b2v_inst|Q2[2] ; counter:b2v_inst|Q5[2] ; F_in       ; F_in     ; None                        ; None                      ; 4.840 ns                ;
; N/A                                     ; 195.77 MHz ( period = 5.108 ns )                    ; counter:b2v_inst|Q2[2] ; counter:b2v_inst|Q5[0] ; F_in       ; F_in     ; None                        ; None                      ; 4.840 ns                ;
; N/A                                     ; 195.77 MHz ( period = 5.108 ns )                    ; counter:b2v_inst|Q2[2] ; counter:b2v_inst|Q5[1] ; F_in       ; F_in     ; None                        ; None                      ; 4.840 ns                ;
; N/A                                     ; 197.67 MHz ( period = 5.059 ns )                    ; counter:b2v_inst|Q0[0] ; counter:b2v_inst|Q4[0] ; F_in       ; F_in     ; None                        ; None                      ; 4.793 ns                ;
; N/A                                     ; 197.67 MHz ( period = 5.059 ns )                    ; counter:b2v_inst|Q0[0] ; counter:b2v_inst|Q4[1] ; F_in       ; F_in     ; None                        ; None                      ; 4.793 ns                ;
; N/A                                     ; 197.67 MHz ( period = 5.059 ns )                    ; counter:b2v_inst|Q0[0] ; counter:b2v_inst|Q4[3] ; F_in       ; F_in     ; None                        ; None                      ; 4.793 ns                ;
; N/A                                     ; 197.67 MHz ( period = 5.059 ns )                    ; counter:b2v_inst|Q0[0] ; counter:b2v_inst|Q4[2] ; F_in       ; F_in     ; None                        ; None                      ; 4.793 ns                ;
; N/A                                     ; 198.18 MHz ( period = 5.046 ns )                    ; counter:b2v_inst|Q4[3] ; counter:b2v_inst|Q5[3] ; F_in       ; F_in     ; None                        ; None                      ; 4.779 ns                ;
; N/A                                     ; 198.18 MHz ( period = 5.046 ns )                    ; counter:b2v_inst|Q4[3] ; counter:b2v_inst|Q5[2] ; F_in       ; F_in     ; None                        ; None                      ; 4.779 ns                ;
; N/A                                     ; 198.18 MHz ( period = 5.046 ns )                    ; counter:b2v_inst|Q4[3] ; counter:b2v_inst|Q5[0] ; F_in       ; F_in     ; None                        ; None                      ; 4.779 ns                ;
; N/A                                     ; 198.18 MHz ( period = 5.046 ns )                    ; counter:b2v_inst|Q4[3] ; counter:b2v_inst|Q5[1] ; F_in       ; F_in     ; None                        ; None                      ; 4.779 ns                ;
; N/A                                     ; 198.53 MHz ( period = 5.037 ns )                    ; counter:b2v_inst|Q1[2] ; counter:b2v_inst|Q5[3] ; F_in       ; F_in     ; None                        ; None                      ; 4.768 ns                ;
; N/A                                     ; 198.53 MHz ( period = 5.037 ns )                    ; counter:b2v_inst|Q1[2] ; counter:b2v_inst|Q5[2] ; F_in       ; F_in     ; None                        ; None                      ; 4.768 ns                ;
; N/A                                     ; 198.53 MHz ( period = 5.037 ns )                    ; counter:b2v_inst|Q1[2] ; counter:b2v_inst|Q5[0] ; F_in       ; F_in     ; None                        ; None                      ; 4.768 ns                ;
; N/A                                     ; 198.53 MHz ( period = 5.037 ns )                    ; counter:b2v_inst|Q1[2] ; counter:b2v_inst|Q5[1] ; F_in       ; F_in     ; None                        ; None                      ; 4.768 ns                ;
; N/A                                     ; 199.28 MHz ( period = 5.018 ns )                    ; counter:b2v_inst|Q2[0] ; counter:b2v_inst|Q3[3] ; F_in       ; F_in     ; None                        ; None                      ; 4.750 ns                ;
; N/A                                     ; 199.28 MHz ( period = 5.018 ns )                    ; counter:b2v_inst|Q2[0] ; counter:b2v_inst|Q3[0] ; F_in       ; F_in     ; None                        ; None                      ; 4.750 ns                ;
; N/A                                     ; 199.28 MHz ( period = 5.018 ns )                    ; counter:b2v_inst|Q2[0] ; counter:b2v_inst|Q3[1] ; F_in       ; F_in     ; None                        ; None                      ; 4.750 ns                ;
; N/A                                     ; 199.28 MHz ( period = 5.018 ns )                    ; counter:b2v_inst|Q2[0] ; counter:b2v_inst|Q3[2] ; F_in       ; F_in     ; None                        ; None                      ; 4.750 ns                ;
; N/A                                     ; 200.36 MHz ( period = 4.991 ns )                    ; counter:b2v_inst|Q1[3] ; counter:b2v_inst|Q4[0] ; F_in       ; F_in     ; None                        ; None                      ; 4.725 ns                ;
; N/A                                     ; 200.36 MHz ( period = 4.991 ns )                    ; counter:b2v_inst|Q1[3] ; counter:b2v_inst|Q4[1] ; F_in       ; F_in     ; None                        ; None                      ; 4.725 ns                ;
; N/A                                     ; 200.36 MHz ( period = 4.991 ns )                    ; counter:b2v_inst|Q1[3] ; counter:b2v_inst|Q4[3] ; F_in       ; F_in     ; None                        ; None                      ; 4.725 ns                ;
; N/A                                     ; 200.36 MHz ( period = 4.991 ns )                    ; counter:b2v_inst|Q1[3] ; counter:b2v_inst|Q4[2] ; F_in       ; F_in     ; None                        ; None                      ; 4.725 ns                ;
; N/A                                     ; 201.25 MHz ( period = 4.969 ns )                    ; counter:b2v_inst|Q0[2] ; counter:b2v_inst|Q5[3] ; F_in       ; F_in     ; None                        ; None                      ; 4.700 ns                ;
; N/A                                     ; 201.25 MHz ( period = 4.969 ns )                    ; counter:b2v_inst|Q0[2] ; counter:b2v_inst|Q5[2] ; F_in       ; F_in     ; None                        ; None                      ; 4.700 ns                ;
; N/A                                     ; 201.25 MHz ( period = 4.969 ns )                    ; counter:b2v_inst|Q0[2] ; counter:b2v_inst|Q5[0] ; F_in       ; F_in     ; None                        ; None                      ; 4.700 ns                ;
; N/A                                     ; 201.25 MHz ( period = 4.969 ns )                    ; counter:b2v_inst|Q0[2] ; counter:b2v_inst|Q5[1] ; F_in       ; F_in     ; None                        ; None                      ; 4.700 ns                ;
; N/A                                     ; 201.37 MHz ( period = 4.966 ns )                    ; counter:b2v_inst|Q2[2] ; counter:b2v_inst|Q2[2] ; F_in       ; F_in     ; None                        ; None                      ; 4.702 ns                ;
; N/A                                     ; 202.14 MHz ( period = 4.947 ns )                    ; counter:b2v_inst|Q2[1] ; counter:b2v_inst|Q5[3] ; F_in       ; F_in     ; None                        ; None                      ; 4.679 ns                ;
; N/A                                     ; 202.14 MHz ( period = 4.947 ns )                    ; counter:b2v_inst|Q2[1] ; counter:b2v_inst|Q5[2] ; F_in       ; F_in     ; None                        ; None                      ; 4.679 ns                ;
; N/A                                     ; 202.14 MHz ( period = 4.947 ns )                    ; counter:b2v_inst|Q2[1] ; counter:b2v_inst|Q5[0] ; F_in       ; F_in     ; None                        ; None                      ; 4.679 ns                ;
; N/A                                     ; 202.14 MHz ( period = 4.947 ns )                    ; counter:b2v_inst|Q2[1] ; counter:b2v_inst|Q5[1] ; F_in       ; F_in     ; None                        ; None                      ; 4.679 ns                ;
; N/A                                     ; 202.72 MHz ( period = 4.933 ns )                    ; counter:b2v_inst|Q1[0] ; counter:b2v_inst|Q4[0] ; F_in       ; F_in     ; None                        ; None                      ; 4.667 ns                ;
; N/A                                     ; 202.72 MHz ( period = 4.933 ns )                    ; counter:b2v_inst|Q1[0] ; counter:b2v_inst|Q4[1] ; F_in       ; F_in     ; None                        ; None                      ; 4.667 ns                ;
; N/A                                     ; 202.72 MHz ( period = 4.933 ns )                    ; counter:b2v_inst|Q1[0] ; counter:b2v_inst|Q4[3] ; F_in       ; F_in     ; None                        ; None                      ; 4.667 ns                ;
; N/A                                     ; 202.72 MHz ( period = 4.933 ns )                    ; counter:b2v_inst|Q1[0] ; counter:b2v_inst|Q4[2] ; F_in       ; F_in     ; None                        ; None                      ; 4.667 ns                ;
; N/A                                     ; 202.84 MHz ( period = 4.930 ns )                    ; counter:b2v_inst|Q2[3] ; counter:b2v_inst|Q3[3] ; F_in       ; F_in     ; None                        ; None                      ; 4.662 ns                ;
; N/A                                     ; 202.84 MHz ( period = 4.930 ns )                    ; counter:b2v_inst|Q2[3] ; counter:b2v_inst|Q3[0] ; F_in       ; F_in     ; None                        ; None                      ; 4.662 ns                ;
; N/A                                     ; 202.84 MHz ( period = 4.930 ns )                    ; counter:b2v_inst|Q2[3] ; counter:b2v_inst|Q3[1] ; F_in       ; F_in     ; None                        ; None                      ; 4.662 ns                ;
; N/A                                     ; 202.84 MHz ( period = 4.930 ns )                    ; counter:b2v_inst|Q2[3] ; counter:b2v_inst|Q3[2] ; F_in       ; F_in     ; None                        ; None                      ; 4.662 ns                ;
; N/A                                     ; 205.00 MHz ( period = 4.878 ns )                    ; counter:b2v_inst|Q3[1] ; counter:b2v_inst|Q4[0] ; F_in       ; F_in     ; None                        ; None                      ; 4.617 ns                ;
; N/A                                     ; 205.00 MHz ( period = 4.878 ns )                    ; counter:b2v_inst|Q3[1] ; counter:b2v_inst|Q4[1] ; F_in       ; F_in     ; None                        ; None                      ; 4.617 ns                ;
; N/A                                     ; 205.00 MHz ( period = 4.878 ns )                    ; counter:b2v_inst|Q3[1] ; counter:b2v_inst|Q4[3] ; F_in       ; F_in     ; None                        ; None                      ; 4.617 ns                ;
; N/A                                     ; 205.00 MHz ( period = 4.878 ns )                    ; counter:b2v_inst|Q3[1] ; counter:b2v_inst|Q4[2] ; F_in       ; F_in     ; None                        ; None                      ; 4.617 ns                ;
; N/A                                     ; 205.34 MHz ( period = 4.870 ns )                    ; counter:b2v_inst|Q3[2] ; counter:b2v_inst|Q5[3] ; F_in       ; F_in     ; None                        ; None                      ; 4.606 ns                ;
; N/A                                     ; 205.34 MHz ( period = 4.870 ns )                    ; counter:b2v_inst|Q3[2] ; counter:b2v_inst|Q5[2] ; F_in       ; F_in     ; None                        ; None                      ; 4.606 ns                ;
; N/A                                     ; 205.34 MHz ( period = 4.870 ns )                    ; counter:b2v_inst|Q3[2] ; counter:b2v_inst|Q5[0] ; F_in       ; F_in     ; None                        ; None                      ; 4.606 ns                ;
; N/A                                     ; 205.34 MHz ( period = 4.870 ns )                    ; counter:b2v_inst|Q3[2] ; counter:b2v_inst|Q5[1] ; F_in       ; F_in     ; None                        ; None                      ; 4.606 ns                ;
; N/A                                     ; 206.10 MHz ( period = 4.852 ns )                    ; counter:b2v_inst|Q4[2] ; counter:b2v_inst|Q5[3] ; F_in       ; F_in     ; None                        ; None                      ; 4.585 ns                ;
; N/A                                     ; 206.10 MHz ( period = 4.852 ns )                    ; counter:b2v_inst|Q4[2] ; counter:b2v_inst|Q5[2] ; F_in       ; F_in     ; None                        ; None                      ; 4.585 ns                ;
; N/A                                     ; 206.10 MHz ( period = 4.852 ns )                    ; counter:b2v_inst|Q4[2] ; counter:b2v_inst|Q5[0] ; F_in       ; F_in     ; None                        ; None                      ; 4.585 ns                ;
; N/A                                     ; 206.10 MHz ( period = 4.852 ns )                    ; counter:b2v_inst|Q4[2] ; counter:b2v_inst|Q5[1] ; F_in       ; F_in     ; None                        ; None                      ; 4.585 ns                ;
; N/A                                     ; 206.19 MHz ( period = 4.850 ns )                    ; counter:b2v_inst|Q1[1] ; counter:b2v_inst|Q5[3] ; F_in       ; F_in     ; None                        ; None                      ; 4.581 ns                ;
; N/A                                     ; 206.19 MHz ( period = 4.850 ns )                    ; counter:b2v_inst|Q1[1] ; counter:b2v_inst|Q5[2] ; F_in       ; F_in     ; None                        ; None                      ; 4.581 ns                ;
; N/A                                     ; 206.19 MHz ( period = 4.850 ns )                    ; counter:b2v_inst|Q1[1] ; counter:b2v_inst|Q5[0] ; F_in       ; F_in     ; None                        ; None                      ; 4.581 ns                ;
; N/A                                     ; 206.19 MHz ( period = 4.850 ns )                    ; counter:b2v_inst|Q1[1] ; counter:b2v_inst|Q5[1] ; F_in       ; F_in     ; None                        ; None                      ; 4.581 ns                ;
; N/A                                     ; 206.57 MHz ( period = 4.841 ns )                    ; counter:b2v_inst|Q2[1] ; counter:b2v_inst|Q3[3] ; F_in       ; F_in     ; None                        ; None                      ; 4.573 ns                ;
; N/A                                     ; 206.57 MHz ( period = 4.841 ns )                    ; counter:b2v_inst|Q2[1] ; counter:b2v_inst|Q3[0] ; F_in       ; F_in     ; None                        ; None                      ; 4.573 ns                ;
; N/A                                     ; 206.57 MHz ( period = 4.841 ns )                    ; counter:b2v_inst|Q2[1] ; counter:b2v_inst|Q3[1] ; F_in       ; F_in     ; None                        ; None                      ; 4.573 ns                ;
; N/A                                     ; 206.57 MHz ( period = 4.841 ns )                    ; counter:b2v_inst|Q2[1] ; counter:b2v_inst|Q3[2] ; F_in       ; F_in     ; None                        ; None                      ; 4.573 ns                ;
; N/A                                     ; 206.87 MHz ( period = 4.834 ns )                    ; counter:b2v_inst|Q0[1] ; counter:b2v_inst|Q4[0] ; F_in       ; F_in     ; None                        ; None                      ; 4.568 ns                ;
; N/A                                     ; 206.87 MHz ( period = 4.834 ns )                    ; counter:b2v_inst|Q0[1] ; counter:b2v_inst|Q4[1] ; F_in       ; F_in     ; None                        ; None                      ; 4.568 ns                ;
; N/A                                     ; 206.87 MHz ( period = 4.834 ns )                    ; counter:b2v_inst|Q0[1] ; counter:b2v_inst|Q4[3] ; F_in       ; F_in     ; None                        ; None                      ; 4.568 ns                ;
; N/A                                     ; 206.87 MHz ( period = 4.834 ns )                    ; counter:b2v_inst|Q0[1] ; counter:b2v_inst|Q4[2] ; F_in       ; F_in     ; None                        ; None                      ; 4.568 ns                ;
; N/A                                     ; 208.46 MHz ( period = 4.797 ns )                    ; counter:b2v_inst|Q3[0] ; counter:b2v_inst|Q4[0] ; F_in       ; F_in     ; None                        ; None                      ; 4.536 ns                ;
; N/A                                     ; 208.46 MHz ( period = 4.797 ns )                    ; counter:b2v_inst|Q3[0] ; counter:b2v_inst|Q4[1] ; F_in       ; F_in     ; None                        ; None                      ; 4.536 ns                ;
; N/A                                     ; 208.46 MHz ( period = 4.797 ns )                    ; counter:b2v_inst|Q3[0] ; counter:b2v_inst|Q4[3] ; F_in       ; F_in     ; None                        ; None                      ; 4.536 ns                ;
; N/A                                     ; 208.46 MHz ( period = 4.797 ns )                    ; counter:b2v_inst|Q3[0] ; counter:b2v_inst|Q4[2] ; F_in       ; F_in     ; None                        ; None                      ; 4.536 ns                ;
; N/A                                     ; 209.42 MHz ( period = 4.775 ns )                    ; counter:b2v_inst|Q2[2] ; counter:b2v_inst|Q4[0] ; F_in       ; F_in     ; None                        ; None                      ; 4.510 ns                ;
; N/A                                     ; 209.42 MHz ( period = 4.775 ns )                    ; counter:b2v_inst|Q2[2] ; counter:b2v_inst|Q4[1] ; F_in       ; F_in     ; None                        ; None                      ; 4.510 ns                ;
; N/A                                     ; 209.42 MHz ( period = 4.775 ns )                    ; counter:b2v_inst|Q2[2] ; counter:b2v_inst|Q4[3] ; F_in       ; F_in     ; None                        ; None                      ; 4.510 ns                ;
; N/A                                     ; 209.42 MHz ( period = 4.775 ns )                    ; counter:b2v_inst|Q2[2] ; counter:b2v_inst|Q4[2] ; F_in       ; F_in     ; None                        ; None                      ; 4.510 ns                ;
; N/A                                     ; 209.64 MHz ( period = 4.770 ns )                    ; counter:b2v_inst|Q2[0] ; counter:b2v_inst|Q5[3] ; F_in       ; F_in     ; None                        ; None                      ; 4.502 ns                ;
; N/A                                     ; 209.64 MHz ( period = 4.770 ns )                    ; counter:b2v_inst|Q2[0] ; counter:b2v_inst|Q5[2] ; F_in       ; F_in     ; None                        ; None                      ; 4.502 ns                ;
; N/A                                     ; 209.64 MHz ( period = 4.770 ns )                    ; counter:b2v_inst|Q2[0] ; counter:b2v_inst|Q5[0] ; F_in       ; F_in     ; None                        ; None                      ; 4.502 ns                ;
; N/A                                     ; 209.64 MHz ( period = 4.770 ns )                    ; counter:b2v_inst|Q2[0] ; counter:b2v_inst|Q5[1] ; F_in       ; F_in     ; None                        ; None                      ; 4.502 ns                ;
; N/A                                     ; 212.09 MHz ( period = 4.715 ns )                    ; counter:b2v_inst|Q3[3] ; counter:b2v_inst|Q5[3] ; F_in       ; F_in     ; None                        ; None                      ; 4.451 ns                ;
; N/A                                     ; 212.09 MHz ( period = 4.715 ns )                    ; counter:b2v_inst|Q3[3] ; counter:b2v_inst|Q5[2] ; F_in       ; F_in     ; None                        ; None                      ; 4.451 ns                ;
; N/A                                     ; 212.09 MHz ( period = 4.715 ns )                    ; counter:b2v_inst|Q3[3] ; counter:b2v_inst|Q5[0] ; F_in       ; F_in     ; None                        ; None                      ; 4.451 ns                ;
; N/A                                     ; 212.09 MHz ( period = 4.715 ns )                    ; counter:b2v_inst|Q3[3] ; counter:b2v_inst|Q5[1] ; F_in       ; F_in     ; None                        ; None                      ; 4.451 ns                ;
; N/A                                     ; 212.59 MHz ( period = 4.704 ns )                    ; counter:b2v_inst|Q1[2] ; counter:b2v_inst|Q4[0] ; F_in       ; F_in     ; None                        ; None                      ; 4.438 ns                ;
; N/A                                     ; 212.59 MHz ( period = 4.704 ns )                    ; counter:b2v_inst|Q1[2] ; counter:b2v_inst|Q4[1] ; F_in       ; F_in     ; None                        ; None                      ; 4.438 ns                ;
; N/A                                     ; 212.59 MHz ( period = 4.704 ns )                    ; counter:b2v_inst|Q1[2] ; counter:b2v_inst|Q4[3] ; F_in       ; F_in     ; None                        ; None                      ; 4.438 ns                ;
; N/A                                     ; 212.59 MHz ( period = 4.704 ns )                    ; counter:b2v_inst|Q1[2] ; counter:b2v_inst|Q4[2] ; F_in       ; F_in     ; None                        ; None                      ; 4.438 ns                ;
; N/A                                     ; 215.47 MHz ( period = 4.641 ns )                    ; counter:b2v_inst|Q2[0] ; counter:b2v_inst|Q2[2] ; F_in       ; F_in     ; None                        ; None                      ; 4.377 ns                ;
; N/A                                     ; 215.70 MHz ( period = 4.636 ns )                    ; counter:b2v_inst|Q0[2] ; counter:b2v_inst|Q4[0] ; F_in       ; F_in     ; None                        ; None                      ; 4.370 ns                ;
; N/A                                     ; 215.70 MHz ( period = 4.636 ns )                    ; counter:b2v_inst|Q0[2] ; counter:b2v_inst|Q4[1] ; F_in       ; F_in     ; None                        ; None                      ; 4.370 ns                ;
; N/A                                     ; 215.70 MHz ( period = 4.636 ns )                    ; counter:b2v_inst|Q0[2] ; counter:b2v_inst|Q4[3] ; F_in       ; F_in     ; None                        ; None                      ; 4.370 ns                ;
; N/A                                     ; 215.70 MHz ( period = 4.636 ns )                    ; counter:b2v_inst|Q0[2] ; counter:b2v_inst|Q4[2] ; F_in       ; F_in     ; None                        ; None                      ; 4.370 ns                ;
; N/A                                     ; 215.84 MHz ( period = 4.633 ns )                    ; counter:b2v_inst|Q0[3] ; counter:b2v_inst|Q3[3] ; F_in       ; F_in     ; None                        ; None                      ; 4.364 ns                ;
; N/A                                     ; 215.84 MHz ( period = 4.633 ns )                    ; counter:b2v_inst|Q0[3] ; counter:b2v_inst|Q3[0] ; F_in       ; F_in     ; None                        ; None                      ; 4.364 ns                ;
; N/A                                     ; 215.84 MHz ( period = 4.633 ns )                    ; counter:b2v_inst|Q0[3] ; counter:b2v_inst|Q3[1] ; F_in       ; F_in     ; None                        ; None                      ; 4.364 ns                ;
; N/A                                     ; 215.84 MHz ( period = 4.633 ns )                    ; counter:b2v_inst|Q0[3] ; counter:b2v_inst|Q3[2] ; F_in       ; F_in     ; None                        ; None                      ; 4.364 ns                ;
; N/A                                     ; 216.45 MHz ( period = 4.620 ns )                    ; counter:b2v_inst|Q2[3] ; counter:b2v_inst|Q5[3] ; F_in       ; F_in     ; None                        ; None                      ; 4.352 ns                ;
; N/A                                     ; 216.45 MHz ( period = 4.620 ns )                    ; counter:b2v_inst|Q2[3] ; counter:b2v_inst|Q5[2] ; F_in       ; F_in     ; None                        ; None                      ; 4.352 ns                ;
; N/A                                     ; 216.45 MHz ( period = 4.620 ns )                    ; counter:b2v_inst|Q2[3] ; counter:b2v_inst|Q5[0] ; F_in       ; F_in     ; None                        ; None                      ; 4.352 ns                ;
; N/A                                     ; 216.45 MHz ( period = 4.620 ns )                    ; counter:b2v_inst|Q2[3] ; counter:b2v_inst|Q5[1] ; F_in       ; F_in     ; None                        ; None                      ; 4.352 ns                ;
; N/A                                     ; 216.73 MHz ( period = 4.614 ns )                    ; counter:b2v_inst|Q2[1] ; counter:b2v_inst|Q4[0] ; F_in       ; F_in     ; None                        ; None                      ; 4.349 ns                ;
; N/A                                     ; 216.73 MHz ( period = 4.614 ns )                    ; counter:b2v_inst|Q2[1] ; counter:b2v_inst|Q4[1] ; F_in       ; F_in     ; None                        ; None                      ; 4.349 ns                ;
; N/A                                     ; 216.73 MHz ( period = 4.614 ns )                    ; counter:b2v_inst|Q2[1] ; counter:b2v_inst|Q4[3] ; F_in       ; F_in     ; None                        ; None                      ; 4.349 ns                ;
; N/A                                     ; 216.73 MHz ( period = 4.614 ns )                    ; counter:b2v_inst|Q2[1] ; counter:b2v_inst|Q4[2] ; F_in       ; F_in     ; None                        ; None                      ; 4.349 ns                ;
; N/A                                     ; 218.29 MHz ( period = 4.581 ns )                    ; counter:b2v_inst|Q0[0] ; counter:b2v_inst|Q3[3] ; F_in       ; F_in     ; None                        ; None                      ; 4.312 ns                ;
; N/A                                     ; 218.29 MHz ( period = 4.581 ns )                    ; counter:b2v_inst|Q0[0] ; counter:b2v_inst|Q3[0] ; F_in       ; F_in     ; None                        ; None                      ; 4.312 ns                ;
; N/A                                     ; 218.29 MHz ( period = 4.581 ns )                    ; counter:b2v_inst|Q0[0] ; counter:b2v_inst|Q3[1] ; F_in       ; F_in     ; None                        ; None                      ; 4.312 ns                ;
; N/A                                     ; 218.29 MHz ( period = 4.581 ns )                    ; counter:b2v_inst|Q0[0] ; counter:b2v_inst|Q3[2] ; F_in       ; F_in     ; None                        ; None                      ; 4.312 ns                ;
; N/A                                     ; 218.72 MHz ( period = 4.572 ns )                    ; counter:b2v_inst|Q2[2] ; counter:b2v_inst|Q2[1] ; F_in       ; F_in     ; None                        ; None                      ; 4.308 ns                ;
; N/A                                     ; 220.41 MHz ( period = 4.537 ns )                    ; counter:b2v_inst|Q3[2] ; counter:b2v_inst|Q4[0] ; F_in       ; F_in     ; None                        ; None                      ; 4.276 ns                ;
; N/A                                     ; 220.41 MHz ( period = 4.537 ns )                    ; counter:b2v_inst|Q3[2] ; counter:b2v_inst|Q4[1] ; F_in       ; F_in     ; None                        ; None                      ; 4.276 ns                ;
; N/A                                     ; 220.41 MHz ( period = 4.537 ns )                    ; counter:b2v_inst|Q3[2] ; counter:b2v_inst|Q4[3] ; F_in       ; F_in     ; None                        ; None                      ; 4.276 ns                ;
; N/A                                     ; 220.41 MHz ( period = 4.537 ns )                    ; counter:b2v_inst|Q3[2] ; counter:b2v_inst|Q4[2] ; F_in       ; F_in     ; None                        ; None                      ; 4.276 ns                ;
; N/A                                     ; 221.39 MHz ( period = 4.517 ns )                    ; counter:b2v_inst|Q1[1] ; counter:b2v_inst|Q4[0] ; F_in       ; F_in     ; None                        ; None                      ; 4.251 ns                ;
; N/A                                     ; 221.39 MHz ( period = 4.517 ns )                    ; counter:b2v_inst|Q1[1] ; counter:b2v_inst|Q4[1] ; F_in       ; F_in     ; None                        ; None                      ; 4.251 ns                ;
; N/A                                     ; 221.39 MHz ( period = 4.517 ns )                    ; counter:b2v_inst|Q1[1] ; counter:b2v_inst|Q4[3] ; F_in       ; F_in     ; None                        ; None                      ; 4.251 ns                ;
; N/A                                     ; 221.39 MHz ( period = 4.517 ns )                    ; counter:b2v_inst|Q1[1] ; counter:b2v_inst|Q4[2] ; F_in       ; F_in     ; None                        ; None                      ; 4.251 ns                ;
; N/A                                     ; 223.81 MHz ( period = 4.468 ns )                    ; counter:b2v_inst|Q2[1] ; counter:b2v_inst|Q2[2] ; F_in       ; F_in     ; None                        ; None                      ; 4.204 ns                ;
; N/A                                     ; 225.38 MHz ( period = 4.437 ns )                    ; counter:b2v_inst|Q2[0] ; counter:b2v_inst|Q4[0] ; F_in       ; F_in     ; None                        ; None                      ; 4.172 ns                ;
; N/A                                     ; 225.38 MHz ( period = 4.437 ns )                    ; counter:b2v_inst|Q2[0] ; counter:b2v_inst|Q4[1] ; F_in       ; F_in     ; None                        ; None                      ; 4.172 ns                ;
; N/A                                     ; 225.38 MHz ( period = 4.437 ns )                    ; counter:b2v_inst|Q2[0] ; counter:b2v_inst|Q4[3] ; F_in       ; F_in     ; None                        ; None                      ; 4.172 ns                ;
; N/A                                     ; 225.38 MHz ( period = 4.437 ns )                    ; counter:b2v_inst|Q2[0] ; counter:b2v_inst|Q4[2] ; F_in       ; F_in     ; None                        ; None                      ; 4.172 ns                ;
; N/A                                     ; 228.21 MHz ( period = 4.382 ns )                    ; counter:b2v_inst|Q3[3] ; counter:b2v_inst|Q4[0] ; F_in       ; F_in     ; None                        ; None                      ; 4.121 ns                ;
; N/A                                     ; 228.21 MHz ( period = 4.382 ns )                    ; counter:b2v_inst|Q3[3] ; counter:b2v_inst|Q4[1] ; F_in       ; F_in     ; None                        ; None                      ; 4.121 ns                ;
; N/A                                     ; 228.21 MHz ( period = 4.382 ns )                    ; counter:b2v_inst|Q3[3] ; counter:b2v_inst|Q4[3] ; F_in       ; F_in     ; None                        ; None                      ; 4.121 ns                ;
; N/A                                     ; 228.21 MHz ( period = 4.382 ns )                    ; counter:b2v_inst|Q3[3] ; counter:b2v_inst|Q4[2] ; F_in       ; F_in     ; None                        ; None                      ; 4.121 ns                ;
; N/A                                     ; 229.25 MHz ( period = 4.362 ns )                    ; counter:b2v_inst|Q2[3] ; counter:b2v_inst|Q2[2] ; F_in       ; F_in     ; None                        ; None                      ; 4.098 ns                ;
; N/A                                     ; 229.57 MHz ( period = 4.356 ns )                    ; counter:b2v_inst|Q0[1] ; counter:b2v_inst|Q3[3] ; F_in       ; F_in     ; None                        ; None                      ; 4.087 ns                ;
; N/A                                     ; 229.57 MHz ( period = 4.356 ns )                    ; counter:b2v_inst|Q0[1] ; counter:b2v_inst|Q3[0] ; F_in       ; F_in     ; None                        ; None                      ; 4.087 ns                ;
; N/A                                     ; 229.57 MHz ( period = 4.356 ns )                    ; counter:b2v_inst|Q0[1] ; counter:b2v_inst|Q3[1] ; F_in       ; F_in     ; None                        ; None                      ; 4.087 ns                ;
; N/A                                     ; 229.57 MHz ( period = 4.356 ns )                    ; counter:b2v_inst|Q0[1] ; counter:b2v_inst|Q3[2] ; F_in       ; F_in     ; None                        ; None                      ; 4.087 ns                ;
; N/A                                     ; 231.05 MHz ( period = 4.328 ns )                    ; counter:b2v_inst|Q1[3] ; counter:b2v_inst|Q3[3] ; F_in       ; F_in     ; None                        ; None                      ; 4.059 ns                ;
; N/A                                     ; 231.05 MHz ( period = 4.328 ns )                    ; counter:b2v_inst|Q1[3] ; counter:b2v_inst|Q3[0] ; F_in       ; F_in     ; None                        ; None                      ; 4.059 ns                ;
; N/A                                     ; 231.05 MHz ( period = 4.328 ns )                    ; counter:b2v_inst|Q1[3] ; counter:b2v_inst|Q3[1] ; F_in       ; F_in     ; None                        ; None                      ; 4.059 ns                ;
; N/A                                     ; 231.05 MHz ( period = 4.328 ns )                    ; counter:b2v_inst|Q1[3] ; counter:b2v_inst|Q3[2] ; F_in       ; F_in     ; None                        ; None                      ; 4.059 ns                ;
; N/A                                     ; 232.61 MHz ( period = 4.299 ns )                    ; counter:b2v_inst|Q2[0] ; counter:b2v_inst|Q2[1] ; F_in       ; F_in     ; None                        ; None                      ; 4.035 ns                ;
; N/A                                     ; 233.26 MHz ( period = 4.287 ns )                    ; counter:b2v_inst|Q2[3] ; counter:b2v_inst|Q4[0] ; F_in       ; F_in     ; None                        ; None                      ; 4.022 ns                ;
; N/A                                     ; 233.26 MHz ( period = 4.287 ns )                    ; counter:b2v_inst|Q2[3] ; counter:b2v_inst|Q4[1] ; F_in       ; F_in     ; None                        ; None                      ; 4.022 ns                ;
; N/A                                     ; 233.26 MHz ( period = 4.287 ns )                    ; counter:b2v_inst|Q2[3] ; counter:b2v_inst|Q4[3] ; F_in       ; F_in     ; None                        ; None                      ; 4.022 ns                ;
; N/A                                     ; 233.26 MHz ( period = 4.287 ns )                    ; counter:b2v_inst|Q2[3] ; counter:b2v_inst|Q4[2] ; F_in       ; F_in     ; None                        ; None                      ; 4.022 ns                ;
; N/A                                     ; 234.19 MHz ( period = 4.270 ns )                    ; counter:b2v_inst|Q1[0] ; counter:b2v_inst|Q3[3] ; F_in       ; F_in     ; None                        ; None                      ; 4.001 ns                ;
; N/A                                     ; 234.19 MHz ( period = 4.270 ns )                    ; counter:b2v_inst|Q1[0] ; counter:b2v_inst|Q3[0] ; F_in       ; F_in     ; None                        ; None                      ; 4.001 ns                ;
; N/A                                     ; 234.19 MHz ( period = 4.270 ns )                    ; counter:b2v_inst|Q1[0] ; counter:b2v_inst|Q3[1] ; F_in       ; F_in     ; None                        ; None                      ; 4.001 ns                ;
; N/A                                     ; 234.19 MHz ( period = 4.270 ns )                    ; counter:b2v_inst|Q1[0] ; counter:b2v_inst|Q3[2] ; F_in       ; F_in     ; None                        ; None                      ; 4.001 ns                ;
; N/A                                     ; 237.47 MHz ( period = 4.211 ns )                    ; counter:b2v_inst|Q2[3] ; counter:b2v_inst|Q2[1] ; F_in       ; F_in     ; None                        ; None                      ; 3.947 ns                ;
; N/A                                     ; 240.50 MHz ( period = 4.158 ns )                    ; counter:b2v_inst|Q0[2] ; counter:b2v_inst|Q3[3] ; F_in       ; F_in     ; None                        ; None                      ; 3.889 ns                ;
; N/A                                     ; 240.50 MHz ( period = 4.158 ns )                    ; counter:b2v_inst|Q0[2] ; counter:b2v_inst|Q3[0] ; F_in       ; F_in     ; None                        ; None                      ; 3.889 ns                ;
; N/A                                     ; 240.50 MHz ( period = 4.158 ns )                    ; counter:b2v_inst|Q0[2] ; counter:b2v_inst|Q3[1] ; F_in       ; F_in     ; None                        ; None                      ; 3.889 ns                ;
; N/A                                     ; 240.50 MHz ( period = 4.158 ns )                    ; counter:b2v_inst|Q0[2] ; counter:b2v_inst|Q3[2] ; F_in       ; F_in     ; None                        ; None                      ; 3.889 ns                ;
; N/A                                     ; 240.96 MHz ( period = 4.150 ns )                    ; counter:b2v_inst|Q0[3] ; counter:b2v_inst|F_OUT ; F_in       ; F_in     ; None                        ; None                      ; 3.886 ns                ;
; N/A                                     ; 242.60 MHz ( period = 4.122 ns )                    ; counter:b2v_inst|Q2[1] ; counter:b2v_inst|Q2[1] ; F_in       ; F_in     ; None                        ; None                      ; 3.858 ns                ;
; N/A                                     ; 244.02 MHz ( period = 4.098 ns )                    ; counter:b2v_inst|Q0[0] ; counter:b2v_inst|F_OUT ; F_in       ; F_in     ; None                        ; None                      ; 3.834 ns                ;
; N/A                                     ; 247.46 MHz ( period = 4.041 ns )                    ; counter:b2v_inst|Q1[2] ; counter:b2v_inst|Q3[3] ; F_in       ; F_in     ; None                        ; None                      ; 3.772 ns                ;
; N/A                                     ; 247.46 MHz ( period = 4.041 ns )                    ; counter:b2v_inst|Q1[2] ; counter:b2v_inst|Q3[0] ; F_in       ; F_in     ; None                        ; None                      ; 3.772 ns                ;
; N/A                                     ; 247.46 MHz ( period = 4.041 ns )                    ; counter:b2v_inst|Q1[2] ; counter:b2v_inst|Q3[1] ; F_in       ; F_in     ; None                        ; None                      ; 3.772 ns                ;
; N/A                                     ; 247.46 MHz ( period = 4.041 ns )                    ; counter:b2v_inst|Q1[2] ; counter:b2v_inst|Q3[2] ; F_in       ; F_in     ; None                        ; None                      ; 3.772 ns                ;
; N/A                                     ; 248.14 MHz ( period = 4.030 ns )                    ; counter:b2v_inst|Q1[3] ; counter:b2v_inst|F_OUT ; F_in       ; F_in     ; None                        ; None                      ; 3.766 ns                ;
; N/A                                     ; 251.76 MHz ( period = 3.972 ns )                    ; counter:b2v_inst|Q1[0] ; counter:b2v_inst|F_OUT ; F_in       ; F_in     ; None                        ; None                      ; 3.708 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                        ;                        ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+------------------------+------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'SW2'                                                                                                                                                                                                                 ;
+-------+------------------------------------------------+-------------------------------+-------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                          ; To                            ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-------------------------------+-------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 264.97 MHz ( period = 3.774 ns )               ; gate_control:b2v_inst3|wire_1 ; gate_control:b2v_inst3|wire_2 ; SW2        ; SW2      ; None                        ; None                      ; 0.925 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; gate_control:b2v_inst3|wire_1 ; gate_control:b2v_inst3|wire_1 ; SW2        ; SW2      ; None                        ; None                      ; 0.501 ns                ;
+-------+------------------------------------------------+-------------------------------+-------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'SW1'                                                                                                                                                                                                                 ;
+-------+------------------------------------------------+-------------------------------+-------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                          ; To                            ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-------------------------------+-------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 242.60 MHz ( period = 4.122 ns )               ; gate_control:b2v_inst3|wire_1 ; gate_control:b2v_inst3|wire_2 ; SW1        ; SW1      ; None                        ; None                      ; 0.925 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; gate_control:b2v_inst3|wire_1 ; gate_control:b2v_inst3|wire_1 ; SW1        ; SW1      ; None                        ; None                      ; 0.501 ns                ;
+-------+------------------------------------------------+-------------------------------+-------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'SW0'                                                                                                                                                                                                                 ;
+-------+------------------------------------------------+-------------------------------+-------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                          ; To                            ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-------------------------------+-------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; gate_control:b2v_inst3|wire_1 ; gate_control:b2v_inst3|wire_2 ; SW0        ; SW0      ; None                        ; None                      ; 0.925 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; gate_control:b2v_inst3|wire_1 ; gate_control:b2v_inst3|wire_1 ; SW0        ; SW0      ; None                        ; None                      ; 0.501 ns                ;
+-------+------------------------------------------------+-------------------------------+-------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'Clock'                                                                                                                                                                                                                                                      ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------+-------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                          ; To                            ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------+-------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 81.01 MHz ( period = 12.344 ns )                    ; gate_control:b2v_inst3|wire_1 ; gate_control:b2v_inst3|wire_2 ; Clock      ; Clock    ; None                        ; None                      ; 0.925 ns                ;
; N/A                                     ; 150.60 MHz ( period = 6.640 ns )                    ; fdiv:b2v_inst1|cnt3[18]       ; fdiv:b2v_inst1|cnt3[15]       ; Clock      ; Clock    ; None                        ; None                      ; 6.385 ns                ;
; N/A                                     ; 150.60 MHz ( period = 6.640 ns )                    ; fdiv:b2v_inst1|cnt3[18]       ; fdiv:b2v_inst1|cnt3[13]       ; Clock      ; Clock    ; None                        ; None                      ; 6.385 ns                ;
; N/A                                     ; 150.60 MHz ( period = 6.640 ns )                    ; fdiv:b2v_inst1|cnt3[18]       ; fdiv:b2v_inst1|cnt3[14]       ; Clock      ; Clock    ; None                        ; None                      ; 6.385 ns                ;
; N/A                                     ; 150.60 MHz ( period = 6.640 ns )                    ; fdiv:b2v_inst1|cnt3[18]       ; fdiv:b2v_inst1|cnt3[7]        ; Clock      ; Clock    ; None                        ; None                      ; 6.385 ns                ;
; N/A                                     ; 150.60 MHz ( period = 6.640 ns )                    ; fdiv:b2v_inst1|cnt3[18]       ; fdiv:b2v_inst1|cnt3[8]        ; Clock      ; Clock    ; None                        ; None                      ; 6.385 ns                ;
; N/A                                     ; 150.60 MHz ( period = 6.640 ns )                    ; fdiv:b2v_inst1|cnt3[18]       ; fdiv:b2v_inst1|cnt3[6]        ; Clock      ; Clock    ; None                        ; None                      ; 6.385 ns                ;
; N/A                                     ; 150.60 MHz ( period = 6.640 ns )                    ; fdiv:b2v_inst1|cnt3[18]       ; fdiv:b2v_inst1|cnt3[5]        ; Clock      ; Clock    ; None                        ; None                      ; 6.385 ns                ;
; N/A                                     ; 150.60 MHz ( period = 6.640 ns )                    ; fdiv:b2v_inst1|cnt3[18]       ; fdiv:b2v_inst1|cnt3[12]       ; Clock      ; Clock    ; None                        ; None                      ; 6.385 ns                ;
; N/A                                     ; 150.60 MHz ( period = 6.640 ns )                    ; fdiv:b2v_inst1|cnt3[18]       ; fdiv:b2v_inst1|cnt3[10]       ; Clock      ; Clock    ; None                        ; None                      ; 6.385 ns                ;
; N/A                                     ; 150.60 MHz ( period = 6.640 ns )                    ; fdiv:b2v_inst1|cnt3[18]       ; fdiv:b2v_inst1|cnt3[11]       ; Clock      ; Clock    ; None                        ; None                      ; 6.385 ns                ;
; N/A                                     ; 150.60 MHz ( period = 6.640 ns )                    ; fdiv:b2v_inst1|cnt3[18]       ; fdiv:b2v_inst1|cnt3[9]        ; Clock      ; Clock    ; None                        ; None                      ; 6.385 ns                ;
; N/A                                     ; 150.60 MHz ( period = 6.640 ns )                    ; fdiv:b2v_inst1|cnt3[18]       ; fdiv:b2v_inst1|cnt3[3]        ; Clock      ; Clock    ; None                        ; None                      ; 6.385 ns                ;
; N/A                                     ; 150.60 MHz ( period = 6.640 ns )                    ; fdiv:b2v_inst1|cnt3[18]       ; fdiv:b2v_inst1|cnt3[4]        ; Clock      ; Clock    ; None                        ; None                      ; 6.385 ns                ;
; N/A                                     ; 150.60 MHz ( period = 6.640 ns )                    ; fdiv:b2v_inst1|cnt3[18]       ; fdiv:b2v_inst1|cnt3[2]        ; Clock      ; Clock    ; None                        ; None                      ; 6.385 ns                ;
; N/A                                     ; 150.60 MHz ( period = 6.640 ns )                    ; fdiv:b2v_inst1|cnt3[18]       ; fdiv:b2v_inst1|cnt3[1]        ; Clock      ; Clock    ; None                        ; None                      ; 6.385 ns                ;
; N/A                                     ; 150.60 MHz ( period = 6.640 ns )                    ; fdiv:b2v_inst1|cnt3[18]       ; fdiv:b2v_inst1|cnt3[0]        ; Clock      ; Clock    ; None                        ; None                      ; 6.385 ns                ;
; N/A                                     ; 150.85 MHz ( period = 6.629 ns )                    ; fdiv:b2v_inst1|cnt3[18]       ; fdiv:b2v_inst1|f10hz          ; Clock      ; Clock    ; None                        ; None                      ; 5.384 ns                ;
; N/A                                     ; 151.42 MHz ( period = 6.604 ns )                    ; fdiv:b2v_inst1|cnt3[17]       ; fdiv:b2v_inst1|cnt3[15]       ; Clock      ; Clock    ; None                        ; None                      ; 6.349 ns                ;
; N/A                                     ; 151.42 MHz ( period = 6.604 ns )                    ; fdiv:b2v_inst1|cnt3[17]       ; fdiv:b2v_inst1|cnt3[13]       ; Clock      ; Clock    ; None                        ; None                      ; 6.349 ns                ;
; N/A                                     ; 151.42 MHz ( period = 6.604 ns )                    ; fdiv:b2v_inst1|cnt3[17]       ; fdiv:b2v_inst1|cnt3[14]       ; Clock      ; Clock    ; None                        ; None                      ; 6.349 ns                ;
; N/A                                     ; 151.42 MHz ( period = 6.604 ns )                    ; fdiv:b2v_inst1|cnt3[17]       ; fdiv:b2v_inst1|cnt3[7]        ; Clock      ; Clock    ; None                        ; None                      ; 6.349 ns                ;
; N/A                                     ; 151.42 MHz ( period = 6.604 ns )                    ; fdiv:b2v_inst1|cnt3[17]       ; fdiv:b2v_inst1|cnt3[8]        ; Clock      ; Clock    ; None                        ; None                      ; 6.349 ns                ;
; N/A                                     ; 151.42 MHz ( period = 6.604 ns )                    ; fdiv:b2v_inst1|cnt3[17]       ; fdiv:b2v_inst1|cnt3[6]        ; Clock      ; Clock    ; None                        ; None                      ; 6.349 ns                ;
; N/A                                     ; 151.42 MHz ( period = 6.604 ns )                    ; fdiv:b2v_inst1|cnt3[17]       ; fdiv:b2v_inst1|cnt3[5]        ; Clock      ; Clock    ; None                        ; None                      ; 6.349 ns                ;
; N/A                                     ; 151.42 MHz ( period = 6.604 ns )                    ; fdiv:b2v_inst1|cnt3[17]       ; fdiv:b2v_inst1|cnt3[12]       ; Clock      ; Clock    ; None                        ; None                      ; 6.349 ns                ;
; N/A                                     ; 151.42 MHz ( period = 6.604 ns )                    ; fdiv:b2v_inst1|cnt3[17]       ; fdiv:b2v_inst1|cnt3[10]       ; Clock      ; Clock    ; None                        ; None                      ; 6.349 ns                ;
; N/A                                     ; 151.42 MHz ( period = 6.604 ns )                    ; fdiv:b2v_inst1|cnt3[17]       ; fdiv:b2v_inst1|cnt3[11]       ; Clock      ; Clock    ; None                        ; None                      ; 6.349 ns                ;
; N/A                                     ; 151.42 MHz ( period = 6.604 ns )                    ; fdiv:b2v_inst1|cnt3[17]       ; fdiv:b2v_inst1|cnt3[9]        ; Clock      ; Clock    ; None                        ; None                      ; 6.349 ns                ;
; N/A                                     ; 151.42 MHz ( period = 6.604 ns )                    ; fdiv:b2v_inst1|cnt3[17]       ; fdiv:b2v_inst1|cnt3[3]        ; Clock      ; Clock    ; None                        ; None                      ; 6.349 ns                ;
; N/A                                     ; 151.42 MHz ( period = 6.604 ns )                    ; fdiv:b2v_inst1|cnt3[17]       ; fdiv:b2v_inst1|cnt3[4]        ; Clock      ; Clock    ; None                        ; None                      ; 6.349 ns                ;
; N/A                                     ; 151.42 MHz ( period = 6.604 ns )                    ; fdiv:b2v_inst1|cnt3[17]       ; fdiv:b2v_inst1|cnt3[2]        ; Clock      ; Clock    ; None                        ; None                      ; 6.349 ns                ;
; N/A                                     ; 151.42 MHz ( period = 6.604 ns )                    ; fdiv:b2v_inst1|cnt3[17]       ; fdiv:b2v_inst1|cnt3[1]        ; Clock      ; Clock    ; None                        ; None                      ; 6.349 ns                ;
; N/A                                     ; 151.42 MHz ( period = 6.604 ns )                    ; fdiv:b2v_inst1|cnt3[17]       ; fdiv:b2v_inst1|cnt3[0]        ; Clock      ; Clock    ; None                        ; None                      ; 6.349 ns                ;
; N/A                                     ; 151.68 MHz ( period = 6.593 ns )                    ; fdiv:b2v_inst1|cnt3[17]       ; fdiv:b2v_inst1|f10hz          ; Clock      ; Clock    ; None                        ; None                      ; 5.348 ns                ;
; N/A                                     ; 154.97 MHz ( period = 6.453 ns )                    ; fdiv:b2v_inst1|cnt3[19]       ; fdiv:b2v_inst1|cnt3[15]       ; Clock      ; Clock    ; None                        ; None                      ; 6.198 ns                ;
; N/A                                     ; 154.97 MHz ( period = 6.453 ns )                    ; fdiv:b2v_inst1|cnt3[19]       ; fdiv:b2v_inst1|cnt3[13]       ; Clock      ; Clock    ; None                        ; None                      ; 6.198 ns                ;
; N/A                                     ; 154.97 MHz ( period = 6.453 ns )                    ; fdiv:b2v_inst1|cnt3[19]       ; fdiv:b2v_inst1|cnt3[14]       ; Clock      ; Clock    ; None                        ; None                      ; 6.198 ns                ;
; N/A                                     ; 154.97 MHz ( period = 6.453 ns )                    ; fdiv:b2v_inst1|cnt3[19]       ; fdiv:b2v_inst1|cnt3[7]        ; Clock      ; Clock    ; None                        ; None                      ; 6.198 ns                ;
; N/A                                     ; 154.97 MHz ( period = 6.453 ns )                    ; fdiv:b2v_inst1|cnt3[19]       ; fdiv:b2v_inst1|cnt3[8]        ; Clock      ; Clock    ; None                        ; None                      ; 6.198 ns                ;
; N/A                                     ; 154.97 MHz ( period = 6.453 ns )                    ; fdiv:b2v_inst1|cnt3[19]       ; fdiv:b2v_inst1|cnt3[6]        ; Clock      ; Clock    ; None                        ; None                      ; 6.198 ns                ;
; N/A                                     ; 154.97 MHz ( period = 6.453 ns )                    ; fdiv:b2v_inst1|cnt3[19]       ; fdiv:b2v_inst1|cnt3[5]        ; Clock      ; Clock    ; None                        ; None                      ; 6.198 ns                ;
; N/A                                     ; 154.97 MHz ( period = 6.453 ns )                    ; fdiv:b2v_inst1|cnt3[19]       ; fdiv:b2v_inst1|cnt3[12]       ; Clock      ; Clock    ; None                        ; None                      ; 6.198 ns                ;
; N/A                                     ; 154.97 MHz ( period = 6.453 ns )                    ; fdiv:b2v_inst1|cnt3[19]       ; fdiv:b2v_inst1|cnt3[10]       ; Clock      ; Clock    ; None                        ; None                      ; 6.198 ns                ;
; N/A                                     ; 154.97 MHz ( period = 6.453 ns )                    ; fdiv:b2v_inst1|cnt3[19]       ; fdiv:b2v_inst1|cnt3[11]       ; Clock      ; Clock    ; None                        ; None                      ; 6.198 ns                ;
; N/A                                     ; 154.97 MHz ( period = 6.453 ns )                    ; fdiv:b2v_inst1|cnt3[19]       ; fdiv:b2v_inst1|cnt3[9]        ; Clock      ; Clock    ; None                        ; None                      ; 6.198 ns                ;
; N/A                                     ; 154.97 MHz ( period = 6.453 ns )                    ; fdiv:b2v_inst1|cnt3[19]       ; fdiv:b2v_inst1|cnt3[3]        ; Clock      ; Clock    ; None                        ; None                      ; 6.198 ns                ;
; N/A                                     ; 154.97 MHz ( period = 6.453 ns )                    ; fdiv:b2v_inst1|cnt3[19]       ; fdiv:b2v_inst1|cnt3[4]        ; Clock      ; Clock    ; None                        ; None                      ; 6.198 ns                ;
; N/A                                     ; 154.97 MHz ( period = 6.453 ns )                    ; fdiv:b2v_inst1|cnt3[19]       ; fdiv:b2v_inst1|cnt3[2]        ; Clock      ; Clock    ; None                        ; None                      ; 6.198 ns                ;
; N/A                                     ; 154.97 MHz ( period = 6.453 ns )                    ; fdiv:b2v_inst1|cnt3[19]       ; fdiv:b2v_inst1|cnt3[1]        ; Clock      ; Clock    ; None                        ; None                      ; 6.198 ns                ;
; N/A                                     ; 154.97 MHz ( period = 6.453 ns )                    ; fdiv:b2v_inst1|cnt3[19]       ; fdiv:b2v_inst1|cnt3[0]        ; Clock      ; Clock    ; None                        ; None                      ; 6.198 ns                ;
; N/A                                     ; 155.23 MHz ( period = 6.442 ns )                    ; fdiv:b2v_inst1|cnt3[19]       ; fdiv:b2v_inst1|f10hz          ; Clock      ; Clock    ; None                        ; None                      ; 5.197 ns                ;
; N/A                                     ; 157.53 MHz ( period = 6.348 ns )                    ; fdiv:b2v_inst1|cnt4[2]        ; fdiv:b2v_inst1|f1hz           ; Clock      ; Clock    ; None                        ; None                      ; 4.471 ns                ;
; N/A                                     ; 157.88 MHz ( period = 6.334 ns )                    ; fdiv:b2v_inst1|cnt2[25]       ; fdiv:b2v_inst1|f100hz         ; Clock      ; Clock    ; None                        ; None                      ; 4.412 ns                ;
; N/A                                     ; 159.36 MHz ( period = 6.275 ns )                    ; fdiv:b2v_inst1|cnt3[20]       ; fdiv:b2v_inst1|cnt3[15]       ; Clock      ; Clock    ; None                        ; None                      ; 6.020 ns                ;
; N/A                                     ; 159.36 MHz ( period = 6.275 ns )                    ; fdiv:b2v_inst1|cnt3[20]       ; fdiv:b2v_inst1|cnt3[13]       ; Clock      ; Clock    ; None                        ; None                      ; 6.020 ns                ;
; N/A                                     ; 159.36 MHz ( period = 6.275 ns )                    ; fdiv:b2v_inst1|cnt3[20]       ; fdiv:b2v_inst1|cnt3[14]       ; Clock      ; Clock    ; None                        ; None                      ; 6.020 ns                ;
; N/A                                     ; 159.36 MHz ( period = 6.275 ns )                    ; fdiv:b2v_inst1|cnt3[20]       ; fdiv:b2v_inst1|cnt3[7]        ; Clock      ; Clock    ; None                        ; None                      ; 6.020 ns                ;
; N/A                                     ; 159.36 MHz ( period = 6.275 ns )                    ; fdiv:b2v_inst1|cnt3[20]       ; fdiv:b2v_inst1|cnt3[8]        ; Clock      ; Clock    ; None                        ; None                      ; 6.020 ns                ;
; N/A                                     ; 159.36 MHz ( period = 6.275 ns )                    ; fdiv:b2v_inst1|cnt3[20]       ; fdiv:b2v_inst1|cnt3[6]        ; Clock      ; Clock    ; None                        ; None                      ; 6.020 ns                ;
; N/A                                     ; 159.36 MHz ( period = 6.275 ns )                    ; fdiv:b2v_inst1|cnt3[20]       ; fdiv:b2v_inst1|cnt3[5]        ; Clock      ; Clock    ; None                        ; None                      ; 6.020 ns                ;
; N/A                                     ; 159.36 MHz ( period = 6.275 ns )                    ; fdiv:b2v_inst1|cnt3[20]       ; fdiv:b2v_inst1|cnt3[12]       ; Clock      ; Clock    ; None                        ; None                      ; 6.020 ns                ;
; N/A                                     ; 159.36 MHz ( period = 6.275 ns )                    ; fdiv:b2v_inst1|cnt3[20]       ; fdiv:b2v_inst1|cnt3[10]       ; Clock      ; Clock    ; None                        ; None                      ; 6.020 ns                ;
; N/A                                     ; 159.36 MHz ( period = 6.275 ns )                    ; fdiv:b2v_inst1|cnt3[20]       ; fdiv:b2v_inst1|cnt3[11]       ; Clock      ; Clock    ; None                        ; None                      ; 6.020 ns                ;
; N/A                                     ; 159.36 MHz ( period = 6.275 ns )                    ; fdiv:b2v_inst1|cnt3[20]       ; fdiv:b2v_inst1|cnt3[9]        ; Clock      ; Clock    ; None                        ; None                      ; 6.020 ns                ;
; N/A                                     ; 159.36 MHz ( period = 6.275 ns )                    ; fdiv:b2v_inst1|cnt3[20]       ; fdiv:b2v_inst1|cnt3[3]        ; Clock      ; Clock    ; None                        ; None                      ; 6.020 ns                ;
; N/A                                     ; 159.36 MHz ( period = 6.275 ns )                    ; fdiv:b2v_inst1|cnt3[20]       ; fdiv:b2v_inst1|cnt3[4]        ; Clock      ; Clock    ; None                        ; None                      ; 6.020 ns                ;
; N/A                                     ; 159.36 MHz ( period = 6.275 ns )                    ; fdiv:b2v_inst1|cnt3[20]       ; fdiv:b2v_inst1|cnt3[2]        ; Clock      ; Clock    ; None                        ; None                      ; 6.020 ns                ;
; N/A                                     ; 159.36 MHz ( period = 6.275 ns )                    ; fdiv:b2v_inst1|cnt3[20]       ; fdiv:b2v_inst1|cnt3[1]        ; Clock      ; Clock    ; None                        ; None                      ; 6.020 ns                ;
; N/A                                     ; 159.36 MHz ( period = 6.275 ns )                    ; fdiv:b2v_inst1|cnt3[20]       ; fdiv:b2v_inst1|cnt3[0]        ; Clock      ; Clock    ; None                        ; None                      ; 6.020 ns                ;
; N/A                                     ; 159.64 MHz ( period = 6.264 ns )                    ; fdiv:b2v_inst1|cnt3[20]       ; fdiv:b2v_inst1|f10hz          ; Clock      ; Clock    ; None                        ; None                      ; 5.019 ns                ;
; N/A                                     ; 159.72 MHz ( period = 6.261 ns )                    ; fdiv:b2v_inst1|cnt2[17]       ; fdiv:b2v_inst1|f100hz         ; Clock      ; Clock    ; None                        ; None                      ; 4.339 ns                ;
; N/A                                     ; 160.08 MHz ( period = 6.247 ns )                    ; fdiv:b2v_inst1|cnt3[18]       ; fdiv:b2v_inst1|cnt3[29]       ; Clock      ; Clock    ; None                        ; None                      ; 5.983 ns                ;
; N/A                                     ; 160.08 MHz ( period = 6.247 ns )                    ; fdiv:b2v_inst1|cnt3[18]       ; fdiv:b2v_inst1|cnt3[31]       ; Clock      ; Clock    ; None                        ; None                      ; 5.983 ns                ;
; N/A                                     ; 160.08 MHz ( period = 6.247 ns )                    ; fdiv:b2v_inst1|cnt3[18]       ; fdiv:b2v_inst1|cnt3[30]       ; Clock      ; Clock    ; None                        ; None                      ; 5.983 ns                ;
; N/A                                     ; 160.08 MHz ( period = 6.247 ns )                    ; fdiv:b2v_inst1|cnt3[18]       ; fdiv:b2v_inst1|cnt3[16]       ; Clock      ; Clock    ; None                        ; None                      ; 5.983 ns                ;
; N/A                                     ; 160.08 MHz ( period = 6.247 ns )                    ; fdiv:b2v_inst1|cnt3[18]       ; fdiv:b2v_inst1|cnt3[21]       ; Clock      ; Clock    ; None                        ; None                      ; 5.983 ns                ;
; N/A                                     ; 160.08 MHz ( period = 6.247 ns )                    ; fdiv:b2v_inst1|cnt3[18]       ; fdiv:b2v_inst1|cnt3[24]       ; Clock      ; Clock    ; None                        ; None                      ; 5.983 ns                ;
; N/A                                     ; 160.08 MHz ( period = 6.247 ns )                    ; fdiv:b2v_inst1|cnt3[18]       ; fdiv:b2v_inst1|cnt3[23]       ; Clock      ; Clock    ; None                        ; None                      ; 5.983 ns                ;
; N/A                                     ; 160.08 MHz ( period = 6.247 ns )                    ; fdiv:b2v_inst1|cnt3[18]       ; fdiv:b2v_inst1|cnt3[22]       ; Clock      ; Clock    ; None                        ; None                      ; 5.983 ns                ;
; N/A                                     ; 160.08 MHz ( period = 6.247 ns )                    ; fdiv:b2v_inst1|cnt3[18]       ; fdiv:b2v_inst1|cnt3[27]       ; Clock      ; Clock    ; None                        ; None                      ; 5.983 ns                ;
; N/A                                     ; 160.08 MHz ( period = 6.247 ns )                    ; fdiv:b2v_inst1|cnt3[18]       ; fdiv:b2v_inst1|cnt3[26]       ; Clock      ; Clock    ; None                        ; None                      ; 5.983 ns                ;
; N/A                                     ; 160.08 MHz ( period = 6.247 ns )                    ; fdiv:b2v_inst1|cnt3[18]       ; fdiv:b2v_inst1|cnt3[28]       ; Clock      ; Clock    ; None                        ; None                      ; 5.983 ns                ;
; N/A                                     ; 160.08 MHz ( period = 6.247 ns )                    ; fdiv:b2v_inst1|cnt3[18]       ; fdiv:b2v_inst1|cnt3[25]       ; Clock      ; Clock    ; None                        ; None                      ; 5.983 ns                ;
; N/A                                     ; 160.08 MHz ( period = 6.247 ns )                    ; fdiv:b2v_inst1|cnt3[18]       ; fdiv:b2v_inst1|cnt3[18]       ; Clock      ; Clock    ; None                        ; None                      ; 5.983 ns                ;
; N/A                                     ; 160.08 MHz ( period = 6.247 ns )                    ; fdiv:b2v_inst1|cnt3[18]       ; fdiv:b2v_inst1|cnt3[17]       ; Clock      ; Clock    ; None                        ; None                      ; 5.983 ns                ;
; N/A                                     ; 160.08 MHz ( period = 6.247 ns )                    ; fdiv:b2v_inst1|cnt3[18]       ; fdiv:b2v_inst1|cnt3[19]       ; Clock      ; Clock    ; None                        ; None                      ; 5.983 ns                ;
; N/A                                     ; 160.08 MHz ( period = 6.247 ns )                    ; fdiv:b2v_inst1|cnt3[18]       ; fdiv:b2v_inst1|cnt3[20]       ; Clock      ; Clock    ; None                        ; None                      ; 5.983 ns                ;
; N/A                                     ; 161.00 MHz ( period = 6.211 ns )                    ; fdiv:b2v_inst1|cnt3[17]       ; fdiv:b2v_inst1|cnt3[29]       ; Clock      ; Clock    ; None                        ; None                      ; 5.947 ns                ;
; N/A                                     ; 161.00 MHz ( period = 6.211 ns )                    ; fdiv:b2v_inst1|cnt3[17]       ; fdiv:b2v_inst1|cnt3[31]       ; Clock      ; Clock    ; None                        ; None                      ; 5.947 ns                ;
; N/A                                     ; 161.00 MHz ( period = 6.211 ns )                    ; fdiv:b2v_inst1|cnt3[17]       ; fdiv:b2v_inst1|cnt3[30]       ; Clock      ; Clock    ; None                        ; None                      ; 5.947 ns                ;
; N/A                                     ; 161.00 MHz ( period = 6.211 ns )                    ; fdiv:b2v_inst1|cnt3[17]       ; fdiv:b2v_inst1|cnt3[16]       ; Clock      ; Clock    ; None                        ; None                      ; 5.947 ns                ;
; N/A                                     ; 161.00 MHz ( period = 6.211 ns )                    ; fdiv:b2v_inst1|cnt3[17]       ; fdiv:b2v_inst1|cnt3[21]       ; Clock      ; Clock    ; None                        ; None                      ; 5.947 ns                ;
; N/A                                     ; 161.00 MHz ( period = 6.211 ns )                    ; fdiv:b2v_inst1|cnt3[17]       ; fdiv:b2v_inst1|cnt3[24]       ; Clock      ; Clock    ; None                        ; None                      ; 5.947 ns                ;
; N/A                                     ; 161.00 MHz ( period = 6.211 ns )                    ; fdiv:b2v_inst1|cnt3[17]       ; fdiv:b2v_inst1|cnt3[23]       ; Clock      ; Clock    ; None                        ; None                      ; 5.947 ns                ;
; N/A                                     ; 161.00 MHz ( period = 6.211 ns )                    ; fdiv:b2v_inst1|cnt3[17]       ; fdiv:b2v_inst1|cnt3[22]       ; Clock      ; Clock    ; None                        ; None                      ; 5.947 ns                ;
; N/A                                     ; 161.00 MHz ( period = 6.211 ns )                    ; fdiv:b2v_inst1|cnt3[17]       ; fdiv:b2v_inst1|cnt3[27]       ; Clock      ; Clock    ; None                        ; None                      ; 5.947 ns                ;
; N/A                                     ; 161.00 MHz ( period = 6.211 ns )                    ; fdiv:b2v_inst1|cnt3[17]       ; fdiv:b2v_inst1|cnt3[26]       ; Clock      ; Clock    ; None                        ; None                      ; 5.947 ns                ;
; N/A                                     ; 161.00 MHz ( period = 6.211 ns )                    ; fdiv:b2v_inst1|cnt3[17]       ; fdiv:b2v_inst1|cnt3[28]       ; Clock      ; Clock    ; None                        ; None                      ; 5.947 ns                ;
; N/A                                     ; 161.00 MHz ( period = 6.211 ns )                    ; fdiv:b2v_inst1|cnt3[17]       ; fdiv:b2v_inst1|cnt3[25]       ; Clock      ; Clock    ; None                        ; None                      ; 5.947 ns                ;
; N/A                                     ; 161.00 MHz ( period = 6.211 ns )                    ; fdiv:b2v_inst1|cnt3[17]       ; fdiv:b2v_inst1|cnt3[18]       ; Clock      ; Clock    ; None                        ; None                      ; 5.947 ns                ;
; N/A                                     ; 161.00 MHz ( period = 6.211 ns )                    ; fdiv:b2v_inst1|cnt3[17]       ; fdiv:b2v_inst1|cnt3[17]       ; Clock      ; Clock    ; None                        ; None                      ; 5.947 ns                ;
; N/A                                     ; 161.00 MHz ( period = 6.211 ns )                    ; fdiv:b2v_inst1|cnt3[17]       ; fdiv:b2v_inst1|cnt3[19]       ; Clock      ; Clock    ; None                        ; None                      ; 5.947 ns                ;
; N/A                                     ; 161.00 MHz ( period = 6.211 ns )                    ; fdiv:b2v_inst1|cnt3[17]       ; fdiv:b2v_inst1|cnt3[20]       ; Clock      ; Clock    ; None                        ; None                      ; 5.947 ns                ;
; N/A                                     ; 161.58 MHz ( period = 6.189 ns )                    ; fdiv:b2v_inst1|cnt2[5]        ; fdiv:b2v_inst1|f100hz         ; Clock      ; Clock    ; None                        ; None                      ; 4.275 ns                ;
; N/A                                     ; 163.83 MHz ( period = 6.104 ns )                    ; fdiv:b2v_inst1|cnt4[10]       ; fdiv:b2v_inst1|f1hz           ; Clock      ; Clock    ; None                        ; None                      ; 4.227 ns                ;
; N/A                                     ; 164.96 MHz ( period = 6.062 ns )                    ; fdiv:b2v_inst1|cnt2[1]        ; fdiv:b2v_inst1|f100hz         ; Clock      ; Clock    ; None                        ; None                      ; 4.148 ns                ;
; N/A                                     ; 165.02 MHz ( period = 6.060 ns )                    ; fdiv:b2v_inst1|cnt3[19]       ; fdiv:b2v_inst1|cnt3[29]       ; Clock      ; Clock    ; None                        ; None                      ; 5.796 ns                ;
; N/A                                     ; 165.02 MHz ( period = 6.060 ns )                    ; fdiv:b2v_inst1|cnt3[19]       ; fdiv:b2v_inst1|cnt3[31]       ; Clock      ; Clock    ; None                        ; None                      ; 5.796 ns                ;
; N/A                                     ; 165.02 MHz ( period = 6.060 ns )                    ; fdiv:b2v_inst1|cnt3[19]       ; fdiv:b2v_inst1|cnt3[30]       ; Clock      ; Clock    ; None                        ; None                      ; 5.796 ns                ;
; N/A                                     ; 165.02 MHz ( period = 6.060 ns )                    ; fdiv:b2v_inst1|cnt3[19]       ; fdiv:b2v_inst1|cnt3[16]       ; Clock      ; Clock    ; None                        ; None                      ; 5.796 ns                ;
; N/A                                     ; 165.02 MHz ( period = 6.060 ns )                    ; fdiv:b2v_inst1|cnt3[19]       ; fdiv:b2v_inst1|cnt3[21]       ; Clock      ; Clock    ; None                        ; None                      ; 5.796 ns                ;
; N/A                                     ; 165.02 MHz ( period = 6.060 ns )                    ; fdiv:b2v_inst1|cnt3[19]       ; fdiv:b2v_inst1|cnt3[24]       ; Clock      ; Clock    ; None                        ; None                      ; 5.796 ns                ;
; N/A                                     ; 165.02 MHz ( period = 6.060 ns )                    ; fdiv:b2v_inst1|cnt3[19]       ; fdiv:b2v_inst1|cnt3[23]       ; Clock      ; Clock    ; None                        ; None                      ; 5.796 ns                ;
; N/A                                     ; 165.02 MHz ( period = 6.060 ns )                    ; fdiv:b2v_inst1|cnt3[19]       ; fdiv:b2v_inst1|cnt3[22]       ; Clock      ; Clock    ; None                        ; None                      ; 5.796 ns                ;
; N/A                                     ; 165.02 MHz ( period = 6.060 ns )                    ; fdiv:b2v_inst1|cnt3[19]       ; fdiv:b2v_inst1|cnt3[27]       ; Clock      ; Clock    ; None                        ; None                      ; 5.796 ns                ;
; N/A                                     ; 165.02 MHz ( period = 6.060 ns )                    ; fdiv:b2v_inst1|cnt3[19]       ; fdiv:b2v_inst1|cnt3[26]       ; Clock      ; Clock    ; None                        ; None                      ; 5.796 ns                ;
; N/A                                     ; 165.02 MHz ( period = 6.060 ns )                    ; fdiv:b2v_inst1|cnt3[19]       ; fdiv:b2v_inst1|cnt3[28]       ; Clock      ; Clock    ; None                        ; None                      ; 5.796 ns                ;
; N/A                                     ; 165.02 MHz ( period = 6.060 ns )                    ; fdiv:b2v_inst1|cnt3[19]       ; fdiv:b2v_inst1|cnt3[25]       ; Clock      ; Clock    ; None                        ; None                      ; 5.796 ns                ;
; N/A                                     ; 165.02 MHz ( period = 6.060 ns )                    ; fdiv:b2v_inst1|cnt3[19]       ; fdiv:b2v_inst1|cnt3[18]       ; Clock      ; Clock    ; None                        ; None                      ; 5.796 ns                ;
; N/A                                     ; 165.02 MHz ( period = 6.060 ns )                    ; fdiv:b2v_inst1|cnt3[19]       ; fdiv:b2v_inst1|cnt3[17]       ; Clock      ; Clock    ; None                        ; None                      ; 5.796 ns                ;
; N/A                                     ; 165.02 MHz ( period = 6.060 ns )                    ; fdiv:b2v_inst1|cnt3[19]       ; fdiv:b2v_inst1|cnt3[19]       ; Clock      ; Clock    ; None                        ; None                      ; 5.796 ns                ;
; N/A                                     ; 165.02 MHz ( period = 6.060 ns )                    ; fdiv:b2v_inst1|cnt3[19]       ; fdiv:b2v_inst1|cnt3[20]       ; Clock      ; Clock    ; None                        ; None                      ; 5.796 ns                ;
; N/A                                     ; 165.78 MHz ( period = 6.032 ns )                    ; fdiv:b2v_inst1|cnt2[3]        ; fdiv:b2v_inst1|f100hz         ; Clock      ; Clock    ; None                        ; None                      ; 4.118 ns                ;
; N/A                                     ; 166.17 MHz ( period = 6.018 ns )                    ; fdiv:b2v_inst1|cnt2[7]        ; fdiv:b2v_inst1|f100hz         ; Clock      ; Clock    ; None                        ; None                      ; 4.104 ns                ;
; N/A                                     ; 166.53 MHz ( period = 6.005 ns )                    ; fdiv:b2v_inst1|cnt2[6]        ; fdiv:b2v_inst1|f100hz         ; Clock      ; Clock    ; None                        ; None                      ; 4.091 ns                ;
; N/A                                     ; 166.64 MHz ( period = 6.001 ns )                    ; fdiv:b2v_inst1|cnt2[8]        ; fdiv:b2v_inst1|f100hz         ; Clock      ; Clock    ; None                        ; None                      ; 4.087 ns                ;
; N/A                                     ; 166.89 MHz ( period = 5.992 ns )                    ; fdiv:b2v_inst1|cnt2[2]        ; fdiv:b2v_inst1|f100hz         ; Clock      ; Clock    ; None                        ; None                      ; 4.078 ns                ;
; N/A                                     ; 167.84 MHz ( period = 5.958 ns )                    ; fdiv:b2v_inst1|cnt4[24]       ; fdiv:b2v_inst1|f1hz           ; Clock      ; Clock    ; None                        ; None                      ; 4.086 ns                ;
; N/A                                     ; 168.32 MHz ( period = 5.941 ns )                    ; fdiv:b2v_inst1|cnt4[9]        ; fdiv:b2v_inst1|f1hz           ; Clock      ; Clock    ; None                        ; None                      ; 4.064 ns                ;
; N/A                                     ; 169.89 MHz ( period = 5.886 ns )                    ; fdiv:b2v_inst1|cnt2[4]        ; fdiv:b2v_inst1|f100hz         ; Clock      ; Clock    ; None                        ; None                      ; 3.972 ns                ;
; N/A                                     ; 170.01 MHz ( period = 5.882 ns )                    ; fdiv:b2v_inst1|cnt3[20]       ; fdiv:b2v_inst1|cnt3[29]       ; Clock      ; Clock    ; None                        ; None                      ; 5.618 ns                ;
; N/A                                     ; 170.01 MHz ( period = 5.882 ns )                    ; fdiv:b2v_inst1|cnt3[20]       ; fdiv:b2v_inst1|cnt3[31]       ; Clock      ; Clock    ; None                        ; None                      ; 5.618 ns                ;
; N/A                                     ; 170.01 MHz ( period = 5.882 ns )                    ; fdiv:b2v_inst1|cnt3[20]       ; fdiv:b2v_inst1|cnt3[30]       ; Clock      ; Clock    ; None                        ; None                      ; 5.618 ns                ;
; N/A                                     ; 170.01 MHz ( period = 5.882 ns )                    ; fdiv:b2v_inst1|cnt3[20]       ; fdiv:b2v_inst1|cnt3[16]       ; Clock      ; Clock    ; None                        ; None                      ; 5.618 ns                ;
; N/A                                     ; 170.01 MHz ( period = 5.882 ns )                    ; fdiv:b2v_inst1|cnt3[20]       ; fdiv:b2v_inst1|cnt3[21]       ; Clock      ; Clock    ; None                        ; None                      ; 5.618 ns                ;
; N/A                                     ; 170.01 MHz ( period = 5.882 ns )                    ; fdiv:b2v_inst1|cnt3[20]       ; fdiv:b2v_inst1|cnt3[24]       ; Clock      ; Clock    ; None                        ; None                      ; 5.618 ns                ;
; N/A                                     ; 170.01 MHz ( period = 5.882 ns )                    ; fdiv:b2v_inst1|cnt3[20]       ; fdiv:b2v_inst1|cnt3[23]       ; Clock      ; Clock    ; None                        ; None                      ; 5.618 ns                ;
; N/A                                     ; 170.01 MHz ( period = 5.882 ns )                    ; fdiv:b2v_inst1|cnt3[20]       ; fdiv:b2v_inst1|cnt3[22]       ; Clock      ; Clock    ; None                        ; None                      ; 5.618 ns                ;
; N/A                                     ; 170.01 MHz ( period = 5.882 ns )                    ; fdiv:b2v_inst1|cnt3[20]       ; fdiv:b2v_inst1|cnt3[27]       ; Clock      ; Clock    ; None                        ; None                      ; 5.618 ns                ;
; N/A                                     ; 170.01 MHz ( period = 5.882 ns )                    ; fdiv:b2v_inst1|cnt3[20]       ; fdiv:b2v_inst1|cnt3[26]       ; Clock      ; Clock    ; None                        ; None                      ; 5.618 ns                ;
; N/A                                     ; 170.01 MHz ( period = 5.882 ns )                    ; fdiv:b2v_inst1|cnt3[20]       ; fdiv:b2v_inst1|cnt3[28]       ; Clock      ; Clock    ; None                        ; None                      ; 5.618 ns                ;
; N/A                                     ; 170.01 MHz ( period = 5.882 ns )                    ; fdiv:b2v_inst1|cnt3[20]       ; fdiv:b2v_inst1|cnt3[25]       ; Clock      ; Clock    ; None                        ; None                      ; 5.618 ns                ;
; N/A                                     ; 170.01 MHz ( period = 5.882 ns )                    ; fdiv:b2v_inst1|cnt3[20]       ; fdiv:b2v_inst1|cnt3[18]       ; Clock      ; Clock    ; None                        ; None                      ; 5.618 ns                ;
; N/A                                     ; 170.01 MHz ( period = 5.882 ns )                    ; fdiv:b2v_inst1|cnt3[20]       ; fdiv:b2v_inst1|cnt3[17]       ; Clock      ; Clock    ; None                        ; None                      ; 5.618 ns                ;
; N/A                                     ; 170.01 MHz ( period = 5.882 ns )                    ; fdiv:b2v_inst1|cnt3[20]       ; fdiv:b2v_inst1|cnt3[19]       ; Clock      ; Clock    ; None                        ; None                      ; 5.618 ns                ;
; N/A                                     ; 170.01 MHz ( period = 5.882 ns )                    ; fdiv:b2v_inst1|cnt3[20]       ; fdiv:b2v_inst1|cnt3[20]       ; Clock      ; Clock    ; None                        ; None                      ; 5.618 ns                ;
; N/A                                     ; 170.62 MHz ( period = 5.861 ns )                    ; fdiv:b2v_inst1|cnt2[26]       ; fdiv:b2v_inst1|f100hz         ; Clock      ; Clock    ; None                        ; None                      ; 3.939 ns                ;
; N/A                                     ; 170.74 MHz ( period = 5.857 ns )                    ; fdiv:b2v_inst1|cnt2[18]       ; fdiv:b2v_inst1|f100hz         ; Clock      ; Clock    ; None                        ; None                      ; 3.935 ns                ;
; N/A                                     ; 170.85 MHz ( period = 5.853 ns )                    ; fdiv:b2v_inst1|cnt4[6]        ; fdiv:b2v_inst1|f1hz           ; Clock      ; Clock    ; None                        ; None                      ; 3.976 ns                ;
; N/A                                     ; 171.17 MHz ( period = 5.842 ns )                    ; fdiv:b2v_inst1|cnt4[1]        ; fdiv:b2v_inst1|f1hz           ; Clock      ; Clock    ; None                        ; None                      ; 3.965 ns                ;
; N/A                                     ; 171.79 MHz ( period = 5.821 ns )                    ; fdiv:b2v_inst1|cnt4[18]       ; fdiv:b2v_inst1|f1hz           ; Clock      ; Clock    ; None                        ; None                      ; 3.949 ns                ;
; N/A                                     ; 171.91 MHz ( period = 5.817 ns )                    ; fdiv:b2v_inst1|cnt2[15]       ; fdiv:b2v_inst1|f100hz         ; Clock      ; Clock    ; None                        ; None                      ; 3.903 ns                ;
; N/A                                     ; 172.35 MHz ( period = 5.802 ns )                    ; fdiv:b2v_inst1|cnt2[14]       ; fdiv:b2v_inst1|f100hz         ; Clock      ; Clock    ; None                        ; None                      ; 3.888 ns                ;
; N/A                                     ; 172.68 MHz ( period = 5.791 ns )                    ; fdiv:b2v_inst1|cnt4[17]       ; fdiv:b2v_inst1|f1hz           ; Clock      ; Clock    ; None                        ; None                      ; 3.919 ns                ;
; N/A                                     ; 172.86 MHz ( period = 5.785 ns )                    ; fdiv:b2v_inst1|cnt4[12]       ; fdiv:b2v_inst1|f1hz           ; Clock      ; Clock    ; None                        ; None                      ; 3.908 ns                ;
; N/A                                     ; 173.85 MHz ( period = 5.752 ns )                    ; fdiv:b2v_inst1|cnt4[3]        ; fdiv:b2v_inst1|f1hz           ; Clock      ; Clock    ; None                        ; None                      ; 3.875 ns                ;
; N/A                                     ; 173.97 MHz ( period = 5.748 ns )                    ; gate_control:b2v_inst3|wire_1 ; gate_control:b2v_inst3|wire_1 ; Clock      ; Clock    ; None                        ; None                      ; 0.501 ns                ;
; N/A                                     ; 174.03 MHz ( period = 5.746 ns )                    ; fdiv:b2v_inst1|cnt2[19]       ; fdiv:b2v_inst1|f100hz         ; Clock      ; Clock    ; None                        ; None                      ; 3.824 ns                ;
; N/A                                     ; 174.09 MHz ( period = 5.744 ns )                    ; fdiv:b2v_inst1|cnt4[2]        ; fdiv:b2v_inst1|cnt4[1]        ; Clock      ; Clock    ; None                        ; None                      ; 5.480 ns                ;
; N/A                                     ; 174.09 MHz ( period = 5.744 ns )                    ; fdiv:b2v_inst1|cnt4[2]        ; fdiv:b2v_inst1|cnt4[3]        ; Clock      ; Clock    ; None                        ; None                      ; 5.480 ns                ;
; N/A                                     ; 174.09 MHz ( period = 5.744 ns )                    ; fdiv:b2v_inst1|cnt4[2]        ; fdiv:b2v_inst1|cnt4[2]        ; Clock      ; Clock    ; None                        ; None                      ; 5.480 ns                ;
; N/A                                     ; 174.09 MHz ( period = 5.744 ns )                    ; fdiv:b2v_inst1|cnt4[2]        ; fdiv:b2v_inst1|cnt4[4]        ; Clock      ; Clock    ; None                        ; None                      ; 5.480 ns                ;
; N/A                                     ; 174.09 MHz ( period = 5.744 ns )                    ; fdiv:b2v_inst1|cnt4[2]        ; fdiv:b2v_inst1|cnt4[12]       ; Clock      ; Clock    ; None                        ; None                      ; 5.480 ns                ;
; N/A                                     ; 174.09 MHz ( period = 5.744 ns )                    ; fdiv:b2v_inst1|cnt4[2]        ; fdiv:b2v_inst1|cnt4[10]       ; Clock      ; Clock    ; None                        ; None                      ; 5.480 ns                ;
; N/A                                     ; 174.09 MHz ( period = 5.744 ns )                    ; fdiv:b2v_inst1|cnt4[2]        ; fdiv:b2v_inst1|cnt4[9]        ; Clock      ; Clock    ; None                        ; None                      ; 5.480 ns                ;
; N/A                                     ; 174.09 MHz ( period = 5.744 ns )                    ; fdiv:b2v_inst1|cnt4[2]        ; fdiv:b2v_inst1|cnt4[11]       ; Clock      ; Clock    ; None                        ; None                      ; 5.480 ns                ;
; N/A                                     ; 174.09 MHz ( period = 5.744 ns )                    ; fdiv:b2v_inst1|cnt4[2]        ; fdiv:b2v_inst1|cnt4[6]        ; Clock      ; Clock    ; None                        ; None                      ; 5.480 ns                ;
; N/A                                     ; 174.09 MHz ( period = 5.744 ns )                    ; fdiv:b2v_inst1|cnt4[2]        ; fdiv:b2v_inst1|cnt4[8]        ; Clock      ; Clock    ; None                        ; None                      ; 5.480 ns                ;
; N/A                                     ; 174.09 MHz ( period = 5.744 ns )                    ; fdiv:b2v_inst1|cnt4[2]        ; fdiv:b2v_inst1|cnt4[7]        ; Clock      ; Clock    ; None                        ; None                      ; 5.480 ns                ;
; N/A                                     ; 174.09 MHz ( period = 5.744 ns )                    ; fdiv:b2v_inst1|cnt4[2]        ; fdiv:b2v_inst1|cnt4[5]        ; Clock      ; Clock    ; None                        ; None                      ; 5.480 ns                ;
; N/A                                     ; 174.09 MHz ( period = 5.744 ns )                    ; fdiv:b2v_inst1|cnt4[2]        ; fdiv:b2v_inst1|cnt4[13]       ; Clock      ; Clock    ; None                        ; None                      ; 5.480 ns                ;
; N/A                                     ; 174.09 MHz ( period = 5.744 ns )                    ; fdiv:b2v_inst1|cnt4[2]        ; fdiv:b2v_inst1|cnt4[15]       ; Clock      ; Clock    ; None                        ; None                      ; 5.480 ns                ;
; N/A                                     ; 174.09 MHz ( period = 5.744 ns )                    ; fdiv:b2v_inst1|cnt4[2]        ; fdiv:b2v_inst1|cnt4[14]       ; Clock      ; Clock    ; None                        ; None                      ; 5.480 ns                ;
; N/A                                     ; 174.09 MHz ( period = 5.744 ns )                    ; fdiv:b2v_inst1|cnt4[2]        ; fdiv:b2v_inst1|cnt4[0]        ; Clock      ; Clock    ; None                        ; None                      ; 5.480 ns                ;
; N/A                                     ; 174.43 MHz ( period = 5.733 ns )                    ; fdiv:b2v_inst1|cnt2[10]       ; fdiv:b2v_inst1|f100hz         ; Clock      ; Clock    ; None                        ; None                      ; 3.819 ns                ;
; N/A                                     ; 174.52 MHz ( period = 5.730 ns )                    ; fdiv:b2v_inst1|cnt2[16]       ; fdiv:b2v_inst1|f100hz         ; Clock      ; Clock    ; None                        ; None                      ; 3.808 ns                ;
; N/A                                     ; 175.10 MHz ( period = 5.711 ns )                    ; fdiv:b2v_inst1|cnt4[11]       ; fdiv:b2v_inst1|f1hz           ; Clock      ; Clock    ; None                        ; None                      ; 3.834 ns                ;
; N/A                                     ; 175.81 MHz ( period = 5.688 ns )                    ; fdiv:b2v_inst1|cnt4[25]       ; fdiv:b2v_inst1|f1hz           ; Clock      ; Clock    ; None                        ; None                      ; 3.816 ns                ;
; N/A                                     ; 177.53 MHz ( period = 5.633 ns )                    ; fdiv:b2v_inst1|cnt4[19]       ; fdiv:b2v_inst1|f1hz           ; Clock      ; Clock    ; None                        ; None                      ; 3.761 ns                ;
; N/A                                     ; 177.65 MHz ( period = 5.629 ns )                    ; fdiv:b2v_inst1|cnt2[9]        ; fdiv:b2v_inst1|f100hz         ; Clock      ; Clock    ; None                        ; None                      ; 3.715 ns                ;
; N/A                                     ; 177.78 MHz ( period = 5.625 ns )                    ; fdiv:b2v_inst1|cnt2[25]       ; fdiv:b2v_inst1|cnt2[1]        ; Clock      ; Clock    ; None                        ; None                      ; 5.353 ns                ;
; N/A                                     ; 177.78 MHz ( period = 5.625 ns )                    ; fdiv:b2v_inst1|cnt2[25]       ; fdiv:b2v_inst1|cnt2[3]        ; Clock      ; Clock    ; None                        ; None                      ; 5.353 ns                ;
; N/A                                     ; 177.78 MHz ( period = 5.625 ns )                    ; fdiv:b2v_inst1|cnt2[25]       ; fdiv:b2v_inst1|cnt2[4]        ; Clock      ; Clock    ; None                        ; None                      ; 5.353 ns                ;
; N/A                                     ; 177.78 MHz ( period = 5.625 ns )                    ; fdiv:b2v_inst1|cnt2[25]       ; fdiv:b2v_inst1|cnt2[2]        ; Clock      ; Clock    ; None                        ; None                      ; 5.353 ns                ;
; N/A                                     ; 177.78 MHz ( period = 5.625 ns )                    ; fdiv:b2v_inst1|cnt2[25]       ; fdiv:b2v_inst1|cnt2[6]        ; Clock      ; Clock    ; None                        ; None                      ; 5.353 ns                ;
; N/A                                     ; 177.78 MHz ( period = 5.625 ns )                    ; fdiv:b2v_inst1|cnt2[25]       ; fdiv:b2v_inst1|cnt2[7]        ; Clock      ; Clock    ; None                        ; None                      ; 5.353 ns                ;
; N/A                                     ; 177.78 MHz ( period = 5.625 ns )                    ; fdiv:b2v_inst1|cnt2[25]       ; fdiv:b2v_inst1|cnt2[5]        ; Clock      ; Clock    ; None                        ; None                      ; 5.353 ns                ;
; N/A                                     ; 177.78 MHz ( period = 5.625 ns )                    ; fdiv:b2v_inst1|cnt2[25]       ; fdiv:b2v_inst1|cnt2[8]        ; Clock      ; Clock    ; None                        ; None                      ; 5.353 ns                ;
; N/A                                     ; 177.78 MHz ( period = 5.625 ns )                    ; fdiv:b2v_inst1|cnt2[25]       ; fdiv:b2v_inst1|cnt2[14]       ; Clock      ; Clock    ; None                        ; None                      ; 5.353 ns                ;
; N/A                                     ; 177.78 MHz ( period = 5.625 ns )                    ; fdiv:b2v_inst1|cnt2[25]       ; fdiv:b2v_inst1|cnt2[13]       ; Clock      ; Clock    ; None                        ; None                      ; 5.353 ns                ;
; N/A                                     ; 177.78 MHz ( period = 5.625 ns )                    ; fdiv:b2v_inst1|cnt2[25]       ; fdiv:b2v_inst1|cnt2[15]       ; Clock      ; Clock    ; None                        ; None                      ; 5.353 ns                ;
; N/A                                     ; 177.78 MHz ( period = 5.625 ns )                    ; fdiv:b2v_inst1|cnt2[25]       ; fdiv:b2v_inst1|cnt2[9]        ; Clock      ; Clock    ; None                        ; None                      ; 5.353 ns                ;
; N/A                                     ; 177.78 MHz ( period = 5.625 ns )                    ; fdiv:b2v_inst1|cnt2[25]       ; fdiv:b2v_inst1|cnt2[11]       ; Clock      ; Clock    ; None                        ; None                      ; 5.353 ns                ;
; N/A                                     ; 177.78 MHz ( period = 5.625 ns )                    ; fdiv:b2v_inst1|cnt2[25]       ; fdiv:b2v_inst1|cnt2[10]       ; Clock      ; Clock    ; None                        ; None                      ; 5.353 ns                ;
; N/A                                     ; 177.78 MHz ( period = 5.625 ns )                    ; fdiv:b2v_inst1|cnt2[25]       ; fdiv:b2v_inst1|cnt2[12]       ; Clock      ; Clock    ; None                        ; None                      ; 5.353 ns                ;
; N/A                                     ; 177.78 MHz ( period = 5.625 ns )                    ; fdiv:b2v_inst1|cnt2[25]       ; fdiv:b2v_inst1|cnt2[0]        ; Clock      ; Clock    ; None                        ; None                      ; 5.353 ns                ;
; N/A                                     ; 178.28 MHz ( period = 5.609 ns )                    ; fdiv:b2v_inst1|cnt2[12]       ; fdiv:b2v_inst1|f100hz         ; Clock      ; Clock    ; None                        ; None                      ; 3.695 ns                ;
; N/A                                     ; 178.60 MHz ( period = 5.599 ns )                    ; fdiv:b2v_inst1|cnt2[13]       ; fdiv:b2v_inst1|f100hz         ; Clock      ; Clock    ; None                        ; None                      ; 3.685 ns                ;
; N/A                                     ; 178.73 MHz ( period = 5.595 ns )                    ; fdiv:b2v_inst1|cnt2[11]       ; fdiv:b2v_inst1|f100hz         ; Clock      ; Clock    ; None                        ; None                      ; 3.681 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                               ;                               ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------+-------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'SW2'                                                                                                                                                                                                     ;
+------------------------------------------+-------------------------------+-------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                          ; To                            ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-------------------------------+-------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; gate_control:b2v_inst3|wire_1 ; gate_control:b2v_inst3|wire_1 ; SW2        ; SW2      ; None                       ; None                       ; 0.501 ns                 ;
+------------------------------------------+-------------------------------+-------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'SW1'                                                                                                                                                                                                     ;
+------------------------------------------+-------------------------------+-------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                          ; To                            ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-------------------------------+-------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; gate_control:b2v_inst3|wire_1 ; gate_control:b2v_inst3|wire_1 ; SW1        ; SW1      ; None                       ; None                       ; 0.501 ns                 ;
+------------------------------------------+-------------------------------+-------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'Clock'                                                                                                                                                                                                   ;
+------------------------------------------+-------------------------------+-------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                          ; To                            ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-------------------------------+-------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; gate_control:b2v_inst3|wire_1 ; gate_control:b2v_inst3|wire_1 ; Clock      ; Clock    ; None                       ; None                       ; 0.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; gate_control:b2v_inst3|wire_1 ; gate_control:b2v_inst3|wire_2 ; Clock      ; Clock    ; None                       ; None                       ; 0.925 ns                 ;
+------------------------------------------+-------------------------------+-------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                 ;
+-----------------------------------------+-----------------------------------------------------+------------+----------------------------+--------------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                       ; To           ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+----------------------------+--------------+------------+
; N/A                                     ; None                                                ; 35.238 ns  ; flip_latch:b2v_inst2|Q4[1] ; disp_data[0] ; Clock      ;
; N/A                                     ; None                                                ; 34.991 ns  ; flip_latch:b2v_inst2|Q5[1] ; disp_data[0] ; Clock      ;
; N/A                                     ; None                                                ; 34.769 ns  ; flip_latch:b2v_inst2|Q4[1] ; disp_data[2] ; Clock      ;
; N/A                                     ; None                                                ; 34.522 ns  ; flip_latch:b2v_inst2|Q5[1] ; disp_data[2] ; Clock      ;
; N/A                                     ; None                                                ; 34.423 ns  ; flip_latch:b2v_inst2|Q4[1] ; disp_data[1] ; Clock      ;
; N/A                                     ; None                                                ; 34.176 ns  ; flip_latch:b2v_inst2|Q5[1] ; disp_data[1] ; Clock      ;
; N/A                                     ; None                                                ; 34.084 ns  ; flip_latch:b2v_inst2|Q1[2] ; disp_data[0] ; Clock      ;
; N/A                                     ; None                                                ; 33.929 ns  ; flip_latch:b2v_inst2|Q4[1] ; disp_data[3] ; Clock      ;
; N/A                                     ; None                                                ; 33.891 ns  ; flip_latch:b2v_inst2|Q4[1] ; disp_data[5] ; Clock      ;
; N/A                                     ; None                                                ; 33.884 ns  ; flip_latch:b2v_inst2|Q4[1] ; disp_data[4] ; Clock      ;
; N/A                                     ; None                                                ; 33.876 ns  ; flip_latch:b2v_inst2|Q1[0] ; disp_data[0] ; Clock      ;
; N/A                                     ; None                                                ; 33.794 ns  ; flip_latch:b2v_inst2|Q4[1] ; disp_data[6] ; Clock      ;
; N/A                                     ; None                                                ; 33.682 ns  ; flip_latch:b2v_inst2|Q5[1] ; disp_data[3] ; Clock      ;
; N/A                                     ; None                                                ; 33.644 ns  ; flip_latch:b2v_inst2|Q5[1] ; disp_data[5] ; Clock      ;
; N/A                                     ; None                                                ; 33.637 ns  ; flip_latch:b2v_inst2|Q5[1] ; disp_data[4] ; Clock      ;
; N/A                                     ; None                                                ; 33.629 ns  ; flip_latch:b2v_inst2|Q2[1] ; disp_data[0] ; Clock      ;
; N/A                                     ; None                                                ; 33.610 ns  ; flip_latch:b2v_inst2|Q1[2] ; disp_data[2] ; Clock      ;
; N/A                                     ; None                                                ; 33.549 ns  ; flip_latch:b2v_inst2|Q5[2] ; disp_data[0] ; Clock      ;
; N/A                                     ; None                                                ; 33.547 ns  ; flip_latch:b2v_inst2|Q5[1] ; disp_data[6] ; Clock      ;
; N/A                                     ; None                                                ; 33.417 ns  ; flip_latch:b2v_inst2|Q1[0] ; disp_data[2] ; Clock      ;
; N/A                                     ; None                                                ; 33.402 ns  ; flip_latch:b2v_inst2|Q4[3] ; disp_data[0] ; Clock      ;
; N/A                                     ; None                                                ; 33.372 ns  ; flip_latch:b2v_inst2|Q3[1] ; disp_data[0] ; Clock      ;
; N/A                                     ; None                                                ; 33.354 ns  ; flip_latch:b2v_inst2|Q2[2] ; disp_data[0] ; Clock      ;
; N/A                                     ; None                                                ; 33.266 ns  ; flip_latch:b2v_inst2|Q1[2] ; disp_data[1] ; Clock      ;
; N/A                                     ; None                                                ; 33.192 ns  ; flip_latch:b2v_inst2|Q5[0] ; disp_data[0] ; Clock      ;
; N/A                                     ; None                                                ; 33.160 ns  ; flip_latch:b2v_inst2|Q2[1] ; disp_data[2] ; Clock      ;
; N/A                                     ; None                                                ; 33.144 ns  ; flip_latch:b2v_inst2|Q5[3] ; disp_data[0] ; Clock      ;
; N/A                                     ; None                                                ; 33.111 ns  ; flip_latch:b2v_inst2|Q3[2] ; disp_data[0] ; Clock      ;
; N/A                                     ; None                                                ; 33.090 ns  ; flip_latch:b2v_inst2|Q1[1] ; disp_data[0] ; Clock      ;
; N/A                                     ; None                                                ; 33.075 ns  ; flip_latch:b2v_inst2|Q5[2] ; disp_data[2] ; Clock      ;
; N/A                                     ; None                                                ; 33.069 ns  ; flip_latch:b2v_inst2|Q1[0] ; disp_data[1] ; Clock      ;
; N/A                                     ; None                                                ; 32.952 ns  ; flip_latch:b2v_inst2|Q4[3] ; disp_data[2] ; Clock      ;
; N/A                                     ; None                                                ; 32.903 ns  ; flip_latch:b2v_inst2|Q3[1] ; disp_data[2] ; Clock      ;
; N/A                                     ; None                                                ; 32.880 ns  ; flip_latch:b2v_inst2|Q2[2] ; disp_data[2] ; Clock      ;
; N/A                                     ; None                                                ; 32.855 ns  ; flip_latch:b2v_inst2|Q0[1] ; disp_data[0] ; Clock      ;
; N/A                                     ; None                                                ; 32.814 ns  ; flip_latch:b2v_inst2|Q2[1] ; disp_data[1] ; Clock      ;
; N/A                                     ; None                                                ; 32.786 ns  ; flip_latch:b2v_inst2|Q1[3] ; disp_data[0] ; Clock      ;
; N/A                                     ; None                                                ; 32.774 ns  ; flip_latch:b2v_inst2|Q1[2] ; disp_data[3] ; Clock      ;
; N/A                                     ; None                                                ; 32.738 ns  ; flip_latch:b2v_inst2|Q1[2] ; disp_data[5] ; Clock      ;
; N/A                                     ; None                                                ; 32.733 ns  ; flip_latch:b2v_inst2|Q5[0] ; disp_data[2] ; Clock      ;
; N/A                                     ; None                                                ; 32.732 ns  ; flip_latch:b2v_inst2|Q1[2] ; disp_data[4] ; Clock      ;
; N/A                                     ; None                                                ; 32.731 ns  ; flip_latch:b2v_inst2|Q5[2] ; disp_data[1] ; Clock      ;
; N/A                                     ; None                                                ; 32.694 ns  ; flip_latch:b2v_inst2|Q5[3] ; disp_data[2] ; Clock      ;
; N/A                                     ; None                                                ; 32.673 ns  ; flip_latch:b2v_inst2|Q2[0] ; disp_data[0] ; Clock      ;
; N/A                                     ; None                                                ; 32.640 ns  ; flip_latch:b2v_inst2|Q1[2] ; disp_data[6] ; Clock      ;
; N/A                                     ; None                                                ; 32.637 ns  ; flip_latch:b2v_inst2|Q3[2] ; disp_data[2] ; Clock      ;
; N/A                                     ; None                                                ; 32.621 ns  ; flip_latch:b2v_inst2|Q1[1] ; disp_data[2] ; Clock      ;
; N/A                                     ; None                                                ; 32.605 ns  ; flip_latch:b2v_inst2|Q4[3] ; disp_data[1] ; Clock      ;
; N/A                                     ; None                                                ; 32.576 ns  ; flip_latch:b2v_inst2|Q1[0] ; disp_data[3] ; Clock      ;
; N/A                                     ; None                                                ; 32.557 ns  ; flip_latch:b2v_inst2|Q3[1] ; disp_data[1] ; Clock      ;
; N/A                                     ; None                                                ; 32.536 ns  ; flip_latch:b2v_inst2|Q2[2] ; disp_data[1] ; Clock      ;
; N/A                                     ; None                                                ; 32.531 ns  ; flip_latch:b2v_inst2|Q1[0] ; disp_data[5] ; Clock      ;
; N/A                                     ; None                                                ; 32.527 ns  ; flip_latch:b2v_inst2|Q1[0] ; disp_data[4] ; Clock      ;
; N/A                                     ; None                                                ; 32.429 ns  ; flip_latch:b2v_inst2|Q1[0] ; disp_data[6] ; Clock      ;
; N/A                                     ; None                                                ; 32.386 ns  ; flip_latch:b2v_inst2|Q0[1] ; disp_data[2] ; Clock      ;
; N/A                                     ; None                                                ; 32.385 ns  ; flip_latch:b2v_inst2|Q5[0] ; disp_data[1] ; Clock      ;
; N/A                                     ; None                                                ; 32.347 ns  ; flip_latch:b2v_inst2|Q5[3] ; disp_data[1] ; Clock      ;
; N/A                                     ; None                                                ; 32.336 ns  ; flip_latch:b2v_inst2|Q1[3] ; disp_data[2] ; Clock      ;
; N/A                                     ; None                                                ; 32.320 ns  ; flip_latch:b2v_inst2|Q2[1] ; disp_data[3] ; Clock      ;
; N/A                                     ; None                                                ; 32.303 ns  ; flip_latch:b2v_inst2|Q2[3] ; disp_data[0] ; Clock      ;
; N/A                                     ; None                                                ; 32.293 ns  ; flip_latch:b2v_inst2|Q3[2] ; disp_data[1] ; Clock      ;
; N/A                                     ; None                                                ; 32.282 ns  ; flip_latch:b2v_inst2|Q2[1] ; disp_data[5] ; Clock      ;
; N/A                                     ; None                                                ; 32.275 ns  ; flip_latch:b2v_inst2|Q2[1] ; disp_data[4] ; Clock      ;
; N/A                                     ; None                                                ; 32.275 ns  ; flip_latch:b2v_inst2|Q1[1] ; disp_data[1] ; Clock      ;
; N/A                                     ; None                                                ; 32.239 ns  ; flip_latch:b2v_inst2|Q5[2] ; disp_data[3] ; Clock      ;
; N/A                                     ; None                                                ; 32.214 ns  ; flip_latch:b2v_inst2|Q2[0] ; disp_data[2] ; Clock      ;
; N/A                                     ; None                                                ; 32.203 ns  ; flip_latch:b2v_inst2|Q5[2] ; disp_data[5] ; Clock      ;
; N/A                                     ; None                                                ; 32.197 ns  ; flip_latch:b2v_inst2|Q5[2] ; disp_data[4] ; Clock      ;
; N/A                                     ; None                                                ; 32.185 ns  ; flip_latch:b2v_inst2|Q2[1] ; disp_data[6] ; Clock      ;
; N/A                                     ; None                                                ; 32.125 ns  ; flip_latch:b2v_inst2|Q4[2] ; disp_data[0] ; Clock      ;
; N/A                                     ; None                                                ; 32.111 ns  ; flip_latch:b2v_inst2|Q4[3] ; disp_data[3] ; Clock      ;
; N/A                                     ; None                                                ; 32.105 ns  ; flip_latch:b2v_inst2|Q5[2] ; disp_data[6] ; Clock      ;
; N/A                                     ; None                                                ; 32.066 ns  ; flip_latch:b2v_inst2|Q4[3] ; disp_data[5] ; Clock      ;
; N/A                                     ; None                                                ; 32.063 ns  ; flip_latch:b2v_inst2|Q4[3] ; disp_data[4] ; Clock      ;
; N/A                                     ; None                                                ; 32.063 ns  ; flip_latch:b2v_inst2|Q3[1] ; disp_data[3] ; Clock      ;
; N/A                                     ; None                                                ; 32.044 ns  ; flip_latch:b2v_inst2|Q2[2] ; disp_data[3] ; Clock      ;
; N/A                                     ; None                                                ; 32.040 ns  ; flip_latch:b2v_inst2|Q0[1] ; disp_data[1] ; Clock      ;
; N/A                                     ; None                                                ; 32.025 ns  ; flip_latch:b2v_inst2|Q3[1] ; disp_data[5] ; Clock      ;
; N/A                                     ; None                                                ; 32.018 ns  ; flip_latch:b2v_inst2|Q3[1] ; disp_data[4] ; Clock      ;
; N/A                                     ; None                                                ; 32.008 ns  ; flip_latch:b2v_inst2|Q2[2] ; disp_data[5] ; Clock      ;
; N/A                                     ; None                                                ; 32.002 ns  ; flip_latch:b2v_inst2|Q2[2] ; disp_data[4] ; Clock      ;
; N/A                                     ; None                                                ; 31.989 ns  ; flip_latch:b2v_inst2|Q1[3] ; disp_data[1] ; Clock      ;
; N/A                                     ; None                                                ; 31.965 ns  ; flip_latch:b2v_inst2|Q4[3] ; disp_data[6] ; Clock      ;
; N/A                                     ; None                                                ; 31.928 ns  ; flip_latch:b2v_inst2|Q3[1] ; disp_data[6] ; Clock      ;
; N/A                                     ; None                                                ; 31.910 ns  ; flip_latch:b2v_inst2|Q2[2] ; disp_data[6] ; Clock      ;
; N/A                                     ; None                                                ; 31.892 ns  ; flip_latch:b2v_inst2|Q5[0] ; disp_data[3] ; Clock      ;
; N/A                                     ; None                                                ; 31.876 ns  ; flip_latch:b2v_inst2|Q0[2] ; disp_data[0] ; Clock      ;
; N/A                                     ; None                                                ; 31.866 ns  ; flip_latch:b2v_inst2|Q2[0] ; disp_data[1] ; Clock      ;
; N/A                                     ; None                                                ; 31.853 ns  ; flip_latch:b2v_inst2|Q5[3] ; disp_data[3] ; Clock      ;
; N/A                                     ; None                                                ; 31.853 ns  ; flip_latch:b2v_inst2|Q2[3] ; disp_data[2] ; Clock      ;
; N/A                                     ; None                                                ; 31.847 ns  ; flip_latch:b2v_inst2|Q5[0] ; disp_data[5] ; Clock      ;
; N/A                                     ; None                                                ; 31.843 ns  ; flip_latch:b2v_inst2|Q5[0] ; disp_data[4] ; Clock      ;
; N/A                                     ; None                                                ; 31.808 ns  ; flip_latch:b2v_inst2|Q5[3] ; disp_data[5] ; Clock      ;
; N/A                                     ; None                                                ; 31.805 ns  ; flip_latch:b2v_inst2|Q5[3] ; disp_data[4] ; Clock      ;
; N/A                                     ; None                                                ; 31.801 ns  ; flip_latch:b2v_inst2|Q3[2] ; disp_data[3] ; Clock      ;
; N/A                                     ; None                                                ; 31.781 ns  ; flip_latch:b2v_inst2|Q1[1] ; disp_data[3] ; Clock      ;
; N/A                                     ; None                                                ; 31.765 ns  ; flip_latch:b2v_inst2|Q3[2] ; disp_data[5] ; Clock      ;
; N/A                                     ; None                                                ; 31.759 ns  ; flip_latch:b2v_inst2|Q3[2] ; disp_data[4] ; Clock      ;
; N/A                                     ; None                                                ; 31.755 ns  ; flip_latch:b2v_inst2|Q3[3] ; disp_data[0] ; Clock      ;
; N/A                                     ; None                                                ; 31.745 ns  ; flip_latch:b2v_inst2|Q5[0] ; disp_data[6] ; Clock      ;
; N/A                                     ; None                                                ; 31.743 ns  ; flip_latch:b2v_inst2|Q1[1] ; disp_data[5] ; Clock      ;
; N/A                                     ; None                                                ; 31.736 ns  ; flip_latch:b2v_inst2|Q1[1] ; disp_data[4] ; Clock      ;
; N/A                                     ; None                                                ; 31.731 ns  ; flip_latch:b2v_inst2|Q3[0] ; disp_data[0] ; Clock      ;
; N/A                                     ; None                                                ; 31.728 ns  ; flip_latch:b2v_inst2|Q4[0] ; disp_data[0] ; Clock      ;
; N/A                                     ; None                                                ; 31.707 ns  ; flip_latch:b2v_inst2|Q5[3] ; disp_data[6] ; Clock      ;
; N/A                                     ; None                                                ; 31.667 ns  ; flip_latch:b2v_inst2|Q3[2] ; disp_data[6] ; Clock      ;
; N/A                                     ; None                                                ; 31.651 ns  ; flip_latch:b2v_inst2|Q4[2] ; disp_data[2] ; Clock      ;
; N/A                                     ; None                                                ; 31.646 ns  ; flip_latch:b2v_inst2|Q1[1] ; disp_data[6] ; Clock      ;
; N/A                                     ; None                                                ; 31.546 ns  ; flip_latch:b2v_inst2|Q0[1] ; disp_data[3] ; Clock      ;
; N/A                                     ; None                                                ; 31.508 ns  ; flip_latch:b2v_inst2|Q0[1] ; disp_data[5] ; Clock      ;
; N/A                                     ; None                                                ; 31.506 ns  ; flip_latch:b2v_inst2|Q2[3] ; disp_data[1] ; Clock      ;
; N/A                                     ; None                                                ; 31.501 ns  ; flip_latch:b2v_inst2|Q0[1] ; disp_data[4] ; Clock      ;
; N/A                                     ; None                                                ; 31.495 ns  ; flip_latch:b2v_inst2|Q1[3] ; disp_data[3] ; Clock      ;
; N/A                                     ; None                                                ; 31.481 ns  ; flip_latch:b2v_inst2|Q0[0] ; disp_data[0] ; Clock      ;
; N/A                                     ; None                                                ; 31.450 ns  ; flip_latch:b2v_inst2|Q1[3] ; disp_data[5] ; Clock      ;
; N/A                                     ; None                                                ; 31.447 ns  ; flip_latch:b2v_inst2|Q1[3] ; disp_data[4] ; Clock      ;
; N/A                                     ; None                                                ; 31.411 ns  ; flip_latch:b2v_inst2|Q0[1] ; disp_data[6] ; Clock      ;
; N/A                                     ; None                                                ; 31.402 ns  ; flip_latch:b2v_inst2|Q0[2] ; disp_data[2] ; Clock      ;
; N/A                                     ; None                                                ; 31.373 ns  ; flip_latch:b2v_inst2|Q2[0] ; disp_data[3] ; Clock      ;
; N/A                                     ; None                                                ; 31.349 ns  ; flip_latch:b2v_inst2|Q1[3] ; disp_data[6] ; Clock      ;
; N/A                                     ; None                                                ; 31.328 ns  ; flip_latch:b2v_inst2|Q2[0] ; disp_data[5] ; Clock      ;
; N/A                                     ; None                                                ; 31.324 ns  ; flip_latch:b2v_inst2|Q2[0] ; disp_data[4] ; Clock      ;
; N/A                                     ; None                                                ; 31.307 ns  ; flip_latch:b2v_inst2|Q4[2] ; disp_data[1] ; Clock      ;
; N/A                                     ; None                                                ; 31.305 ns  ; flip_latch:b2v_inst2|Q3[3] ; disp_data[2] ; Clock      ;
; N/A                                     ; None                                                ; 31.272 ns  ; flip_latch:b2v_inst2|Q3[0] ; disp_data[2] ; Clock      ;
; N/A                                     ; None                                                ; 31.269 ns  ; flip_latch:b2v_inst2|Q4[0] ; disp_data[2] ; Clock      ;
; N/A                                     ; None                                                ; 31.226 ns  ; flip_latch:b2v_inst2|Q2[0] ; disp_data[6] ; Clock      ;
; N/A                                     ; None                                                ; 31.090 ns  ; flip_latch:b2v_inst2|Q0[3] ; disp_data[0] ; Clock      ;
; N/A                                     ; None                                                ; 31.058 ns  ; flip_latch:b2v_inst2|Q0[2] ; disp_data[1] ; Clock      ;
; N/A                                     ; None                                                ; 31.022 ns  ; flip_latch:b2v_inst2|Q0[0] ; disp_data[2] ; Clock      ;
; N/A                                     ; None                                                ; 31.012 ns  ; flip_latch:b2v_inst2|Q2[3] ; disp_data[3] ; Clock      ;
; N/A                                     ; None                                                ; 30.967 ns  ; flip_latch:b2v_inst2|Q2[3] ; disp_data[5] ; Clock      ;
; N/A                                     ; None                                                ; 30.964 ns  ; flip_latch:b2v_inst2|Q2[3] ; disp_data[4] ; Clock      ;
; N/A                                     ; None                                                ; 30.958 ns  ; flip_latch:b2v_inst2|Q3[3] ; disp_data[1] ; Clock      ;
; N/A                                     ; None                                                ; 30.924 ns  ; flip_latch:b2v_inst2|Q3[0] ; disp_data[1] ; Clock      ;
; N/A                                     ; None                                                ; 30.921 ns  ; flip_latch:b2v_inst2|Q4[0] ; disp_data[1] ; Clock      ;
; N/A                                     ; None                                                ; 30.866 ns  ; flip_latch:b2v_inst2|Q2[3] ; disp_data[6] ; Clock      ;
; N/A                                     ; None                                                ; 30.815 ns  ; flip_latch:b2v_inst2|Q4[2] ; disp_data[3] ; Clock      ;
; N/A                                     ; None                                                ; 30.779 ns  ; flip_latch:b2v_inst2|Q4[2] ; disp_data[5] ; Clock      ;
; N/A                                     ; None                                                ; 30.773 ns  ; flip_latch:b2v_inst2|Q4[2] ; disp_data[4] ; Clock      ;
; N/A                                     ; None                                                ; 30.681 ns  ; flip_latch:b2v_inst2|Q4[2] ; disp_data[6] ; Clock      ;
; N/A                                     ; None                                                ; 30.674 ns  ; flip_latch:b2v_inst2|Q0[0] ; disp_data[1] ; Clock      ;
; N/A                                     ; None                                                ; 30.640 ns  ; flip_latch:b2v_inst2|Q0[3] ; disp_data[2] ; Clock      ;
; N/A                                     ; None                                                ; 30.566 ns  ; flip_latch:b2v_inst2|Q0[2] ; disp_data[3] ; Clock      ;
; N/A                                     ; None                                                ; 30.530 ns  ; flip_latch:b2v_inst2|Q0[2] ; disp_data[5] ; Clock      ;
; N/A                                     ; None                                                ; 30.524 ns  ; flip_latch:b2v_inst2|Q0[2] ; disp_data[4] ; Clock      ;
; N/A                                     ; None                                                ; 30.464 ns  ; flip_latch:b2v_inst2|Q3[3] ; disp_data[3] ; Clock      ;
; N/A                                     ; None                                                ; 30.432 ns  ; flip_latch:b2v_inst2|Q0[2] ; disp_data[6] ; Clock      ;
; N/A                                     ; None                                                ; 30.431 ns  ; flip_latch:b2v_inst2|Q3[0] ; disp_data[3] ; Clock      ;
; N/A                                     ; None                                                ; 30.428 ns  ; flip_latch:b2v_inst2|Q4[0] ; disp_data[3] ; Clock      ;
; N/A                                     ; None                                                ; 30.419 ns  ; flip_latch:b2v_inst2|Q3[3] ; disp_data[5] ; Clock      ;
; N/A                                     ; None                                                ; 30.416 ns  ; flip_latch:b2v_inst2|Q3[3] ; disp_data[4] ; Clock      ;
; N/A                                     ; None                                                ; 30.386 ns  ; flip_latch:b2v_inst2|Q3[0] ; disp_data[5] ; Clock      ;
; N/A                                     ; None                                                ; 30.383 ns  ; flip_latch:b2v_inst2|Q4[0] ; disp_data[5] ; Clock      ;
; N/A                                     ; None                                                ; 30.382 ns  ; flip_latch:b2v_inst2|Q3[0] ; disp_data[4] ; Clock      ;
; N/A                                     ; None                                                ; 30.379 ns  ; flip_latch:b2v_inst2|Q4[0] ; disp_data[4] ; Clock      ;
; N/A                                     ; None                                                ; 30.318 ns  ; flip_latch:b2v_inst2|Q3[3] ; disp_data[6] ; Clock      ;
; N/A                                     ; None                                                ; 30.293 ns  ; flip_latch:b2v_inst2|Q0[3] ; disp_data[1] ; Clock      ;
; N/A                                     ; None                                                ; 30.284 ns  ; flip_latch:b2v_inst2|Q3[0] ; disp_data[6] ; Clock      ;
; N/A                                     ; None                                                ; 30.281 ns  ; flip_latch:b2v_inst2|Q4[0] ; disp_data[6] ; Clock      ;
; N/A                                     ; None                                                ; 30.181 ns  ; flip_latch:b2v_inst2|Q0[0] ; disp_data[3] ; Clock      ;
; N/A                                     ; None                                                ; 30.136 ns  ; flip_latch:b2v_inst2|Q0[0] ; disp_data[5] ; Clock      ;
; N/A                                     ; None                                                ; 30.132 ns  ; flip_latch:b2v_inst2|Q0[0] ; disp_data[4] ; Clock      ;
; N/A                                     ; None                                                ; 30.034 ns  ; flip_latch:b2v_inst2|Q0[0] ; disp_data[6] ; Clock      ;
; N/A                                     ; None                                                ; 29.799 ns  ; flip_latch:b2v_inst2|Q0[3] ; disp_data[3] ; Clock      ;
; N/A                                     ; None                                                ; 29.754 ns  ; flip_latch:b2v_inst2|Q0[3] ; disp_data[5] ; Clock      ;
; N/A                                     ; None                                                ; 29.751 ns  ; flip_latch:b2v_inst2|Q0[3] ; disp_data[4] ; Clock      ;
; N/A                                     ; None                                                ; 29.653 ns  ; flip_latch:b2v_inst2|Q0[3] ; disp_data[6] ; Clock      ;
; N/A                                     ; None                                                ; 26.045 ns  ; flip_latch:b2v_inst2|Q4[1] ; disp_data[0] ; SW1        ;
; N/A                                     ; None                                                ; 25.798 ns  ; flip_latch:b2v_inst2|Q5[1] ; disp_data[0] ; SW1        ;
; N/A                                     ; None                                                ; 25.576 ns  ; flip_latch:b2v_inst2|Q4[1] ; disp_data[2] ; SW1        ;
; N/A                                     ; None                                                ; 25.329 ns  ; flip_latch:b2v_inst2|Q5[1] ; disp_data[2] ; SW1        ;
; N/A                                     ; None                                                ; 25.305 ns  ; flip_latch:b2v_inst2|Q4[1] ; disp_data[0] ; SW0        ;
; N/A                                     ; None                                                ; 25.230 ns  ; flip_latch:b2v_inst2|Q4[1] ; disp_data[1] ; SW1        ;
; N/A                                     ; None                                                ; 25.210 ns  ; flip_latch:b2v_inst2|Q4[1] ; disp_data[0] ; SW2        ;
; N/A                                     ; None                                                ; 25.058 ns  ; flip_latch:b2v_inst2|Q5[1] ; disp_data[0] ; SW0        ;
; N/A                                     ; None                                                ; 24.983 ns  ; flip_latch:b2v_inst2|Q5[1] ; disp_data[1] ; SW1        ;
; N/A                                     ; None                                                ; 24.963 ns  ; flip_latch:b2v_inst2|Q5[1] ; disp_data[0] ; SW2        ;
; N/A                                     ; None                                                ; 24.891 ns  ; flip_latch:b2v_inst2|Q1[2] ; disp_data[0] ; SW1        ;
; N/A                                     ; None                                                ; 24.836 ns  ; flip_latch:b2v_inst2|Q4[1] ; disp_data[2] ; SW0        ;
; N/A                                     ; None                                                ; 24.741 ns  ; flip_latch:b2v_inst2|Q4[1] ; disp_data[2] ; SW2        ;
; N/A                                     ; None                                                ; 24.736 ns  ; flip_latch:b2v_inst2|Q4[1] ; disp_data[3] ; SW1        ;
; N/A                                     ; None                                                ; 24.698 ns  ; flip_latch:b2v_inst2|Q4[1] ; disp_data[5] ; SW1        ;
; N/A                                     ; None                                                ; 24.691 ns  ; flip_latch:b2v_inst2|Q4[1] ; disp_data[4] ; SW1        ;
; N/A                                     ; None                                                ; 24.683 ns  ; flip_latch:b2v_inst2|Q1[0] ; disp_data[0] ; SW1        ;
; N/A                                     ; None                                                ; 24.601 ns  ; flip_latch:b2v_inst2|Q4[1] ; disp_data[6] ; SW1        ;
; N/A                                     ; None                                                ; 24.589 ns  ; flip_latch:b2v_inst2|Q5[1] ; disp_data[2] ; SW0        ;
; N/A                                     ; None                                                ; 24.494 ns  ; flip_latch:b2v_inst2|Q5[1] ; disp_data[2] ; SW2        ;
; N/A                                     ; None                                                ; 24.490 ns  ; flip_latch:b2v_inst2|Q4[1] ; disp_data[1] ; SW0        ;
; N/A                                     ; None                                                ; 24.489 ns  ; flip_latch:b2v_inst2|Q5[1] ; disp_data[3] ; SW1        ;
; N/A                                     ; None                                                ; 24.451 ns  ; flip_latch:b2v_inst2|Q5[1] ; disp_data[5] ; SW1        ;
; N/A                                     ; None                                                ; 24.444 ns  ; flip_latch:b2v_inst2|Q5[1] ; disp_data[4] ; SW1        ;
; N/A                                     ; None                                                ; 24.436 ns  ; flip_latch:b2v_inst2|Q2[1] ; disp_data[0] ; SW1        ;
; N/A                                     ; None                                                ; 24.417 ns  ; flip_latch:b2v_inst2|Q1[2] ; disp_data[2] ; SW1        ;
; N/A                                     ; None                                                ; 24.395 ns  ; flip_latch:b2v_inst2|Q4[1] ; disp_data[1] ; SW2        ;
; N/A                                     ; None                                                ; 24.356 ns  ; flip_latch:b2v_inst2|Q5[2] ; disp_data[0] ; SW1        ;
; N/A                                     ; None                                                ; 24.354 ns  ; flip_latch:b2v_inst2|Q5[1] ; disp_data[6] ; SW1        ;
; N/A                                     ; None                                                ; 24.243 ns  ; flip_latch:b2v_inst2|Q5[1] ; disp_data[1] ; SW0        ;
; N/A                                     ; None                                                ; 24.224 ns  ; flip_latch:b2v_inst2|Q1[0] ; disp_data[2] ; SW1        ;
; N/A                                     ; None                                                ; 24.209 ns  ; flip_latch:b2v_inst2|Q4[3] ; disp_data[0] ; SW1        ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                            ;              ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+----------------------------+--------------+------------+


+-------------------------------------------------------------------+
; tpd                                                               ;
+-------+-------------------+-----------------+------+--------------+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To           ;
+-------+-------------------+-----------------+------+--------------+
; N/A   ; None              ; 27.526 ns       ; SW2  ; disp_data[0] ;
; N/A   ; None              ; 26.882 ns       ; SW2  ; disp_data[2] ;
; N/A   ; None              ; 26.561 ns       ; SW2  ; disp_data[1] ;
; N/A   ; None              ; 26.259 ns       ; SW2  ; disp_data[4] ;
; N/A   ; None              ; 26.169 ns       ; SW2  ; disp_data[6] ;
; N/A   ; None              ; 26.067 ns       ; SW2  ; disp_data[3] ;
; N/A   ; None              ; 26.054 ns       ; SW2  ; disp_data[5] ;
; N/A   ; None              ; 24.018 ns       ; SW0  ; disp_data[0] ;
; N/A   ; None              ; 23.711 ns       ; SW1  ; disp_data[0] ;
; N/A   ; None              ; 23.374 ns       ; SW0  ; disp_data[2] ;
; N/A   ; None              ; 23.067 ns       ; SW1  ; disp_data[2] ;
; N/A   ; None              ; 23.053 ns       ; SW0  ; disp_data[1] ;
; N/A   ; None              ; 22.751 ns       ; SW0  ; disp_data[4] ;
; N/A   ; None              ; 22.746 ns       ; SW1  ; disp_data[1] ;
; N/A   ; None              ; 22.661 ns       ; SW0  ; disp_data[6] ;
; N/A   ; None              ; 22.559 ns       ; SW0  ; disp_data[3] ;
; N/A   ; None              ; 22.546 ns       ; SW0  ; disp_data[5] ;
; N/A   ; None              ; 22.444 ns       ; SW1  ; disp_data[4] ;
; N/A   ; None              ; 22.354 ns       ; SW1  ; disp_data[6] ;
; N/A   ; None              ; 22.252 ns       ; SW1  ; disp_data[3] ;
; N/A   ; None              ; 22.239 ns       ; SW1  ; disp_data[5] ;
; N/A   ; None              ; 16.502 ns       ; SW2  ; dp           ;
; N/A   ; None              ; 12.994 ns       ; SW0  ; dp           ;
; N/A   ; None              ; 12.687 ns       ; SW1  ; dp           ;
+-------+-------------------+-----------------+------+--------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Full Version
    Info: Processing started: Sat Jul 23 15:17:29 2011
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off main -c main --timing_analysis_only
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Warning: Timing Analysis found one or more latches implemented as combinational loops
    Warning: Node "gate_control:b2v_inst3|fref" is a latch
    Warning: Node "gate_control:b2v_inst3|dp_s100hz" is a latch
    Warning: Node "gate_control:b2v_inst3|dp_s10hz" is a latch
    Warning: Node "gate_control:b2v_inst3|dp_s1hz" is a latch
    Warning: Node "dispdecoder:b2v_inst5|data_out[0]" is a latch
    Warning: Node "dispdecoder:b2v_inst5|data_out[1]" is a latch
    Warning: Node "dispdecoder:b2v_inst5|data_out[2]" is a latch
    Warning: Node "dispdecoder:b2v_inst5|data_out[3]" is a latch
    Warning: Node "dispdecoder:b2v_inst5|data_out[4]" is a latch
    Warning: Node "dispdecoder:b2v_inst5|data_out[5]" is a latch
    Warning: Node "dispdecoder:b2v_inst5|data_out[6]" is a latch
Warning: Found combinational loop of 1 nodes
    Warning: Node "dispdecoder:b2v_inst5|data_out[6]"
Warning: Found combinational loop of 1 nodes
    Warning: Node "dispdecoder:b2v_inst5|data_out[5]"
Warning: Found combinational loop of 1 nodes
    Warning: Node "dispdecoder:b2v_inst5|data_out[4]"
Warning: Found combinational loop of 1 nodes
    Warning: Node "dispdecoder:b2v_inst5|data_out[3]"
Warning: Found combinational loop of 1 nodes
    Warning: Node "dispdecoder:b2v_inst5|data_out[2]"
Warning: Found combinational loop of 1 nodes
    Warning: Node "dispdecoder:b2v_inst5|data_out[1]"
Warning: Found combinational loop of 1 nodes
    Warning: Node "dispdecoder:b2v_inst5|data_out[0]"
Warning: Found combinational loop of 1 nodes
    Warning: Node "gate_control:b2v_inst3|dp_s1hz"
Warning: Found combinational loop of 1 nodes
    Warning: Node "gate_control:b2v_inst3|dp_s100hz"
Warning: Found combinational loop of 1 nodes
    Warning: Node "gate_control:b2v_inst3|dp_s10hz"
Warning: Found combinational loop of 1 nodes
    Warning: Node "gate_control:b2v_inst3|fref"
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "F_in" is an undefined clock
    Info: Assuming node "SW2" is an undefined clock
    Info: Assuming node "SW1" is an undefined clock
    Info: Assuming node "SW0" is an undefined clock
    Info: Assuming node "Clock" is an undefined clock
Warning: Found 10 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "gate_control:b2v_inst3|wire_2" as buffer
    Info: Detected gated clock "gate_control:b2v_inst3|Latch_EN" as buffer
    Info: Detected ripple clock "fdiv:b2v_inst1|f10hz" as buffer
    Info: Detected ripple clock "fdiv:b2v_inst1|f1hz" as buffer
    Info: Detected ripple clock "fdiv:b2v_inst1|f1khz" as buffer
    Info: Detected gated clock "gate_control:b2v_inst3|fref~0" as buffer
    Info: Detected ripple clock "fdiv:b2v_inst1|f100hz" as buffer
    Info: Detected gated clock "gate_control:b2v_inst3|fref~1" as buffer
    Info: Detected gated clock "gate_control:b2v_inst3|dp_s1hz~0" as buffer
    Info: Detected ripple clock "gate_control:b2v_inst3|wire_1" as buffer
Info: Clock "F_in" has Internal fmax of 183.69 MHz between source register "counter:b2v_inst|Q0[3]" and destination register "counter:b2v_inst|Q5[3]" (period= 5.444 ns)
    Info: + Longest register to register delay is 5.175 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y18_N13; Fanout = 3; REG Node = 'counter:b2v_inst|Q0[3]'
        Info: 2: + IC(0.474 ns) + CELL(0.647 ns) = 1.121 ns; Loc. = LCCOMB_X26_Y18_N6; Fanout = 7; COMB Node = 'counter:b2v_inst|LessThan0~0'
        Info: 3: + IC(0.714 ns) + CELL(0.370 ns) = 2.205 ns; Loc. = LCCOMB_X26_Y18_N8; Fanout = 3; COMB Node = 'counter:b2v_inst|Q3[3]~0'
        Info: 4: + IC(0.386 ns) + CELL(0.370 ns) = 2.961 ns; Loc. = LCCOMB_X26_Y18_N4; Fanout = 4; COMB Node = 'counter:b2v_inst|Q5[3]~1'
        Info: 5: + IC(1.359 ns) + CELL(0.855 ns) = 5.175 ns; Loc. = LCFF_X22_Y17_N5; Fanout = 7; REG Node = 'counter:b2v_inst|Q5[3]'
        Info: Total cell delay = 2.242 ns ( 43.32 % )
        Info: Total interconnect delay = 2.933 ns ( 56.68 % )
    Info: - Smallest clock skew is -0.005 ns
        Info: + Shortest clock path from clock "F_in" to destination register is 2.852 ns
            Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'F_in'
            Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.269 ns; Loc. = CLKCTRL_G1; Fanout = 25; COMB Node = 'F_in~clkctrl'
            Info: 3: + IC(0.917 ns) + CELL(0.666 ns) = 2.852 ns; Loc. = LCFF_X22_Y17_N5; Fanout = 7; REG Node = 'counter:b2v_inst|Q5[3]'
            Info: Total cell delay = 1.796 ns ( 62.97 % )
            Info: Total interconnect delay = 1.056 ns ( 37.03 % )
        Info: - Longest clock path from clock "F_in" to source register is 2.857 ns
            Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'F_in'
            Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.269 ns; Loc. = CLKCTRL_G1; Fanout = 25; COMB Node = 'F_in~clkctrl'
            Info: 3: + IC(0.922 ns) + CELL(0.666 ns) = 2.857 ns; Loc. = LCFF_X26_Y18_N13; Fanout = 3; REG Node = 'counter:b2v_inst|Q0[3]'
            Info: Total cell delay = 1.796 ns ( 62.86 % )
            Info: Total interconnect delay = 1.061 ns ( 37.14 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Micro setup delay of destination is -0.040 ns
Info: Clock "SW2" has Internal fmax of 264.97 MHz between source register "gate_control:b2v_inst3|wire_1" and destination register "gate_control:b2v_inst3|wire_2" (period= 3.774 ns)
    Info: + Longest register to register delay is 0.925 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y17_N5; Fanout = 31; REG Node = 'gate_control:b2v_inst3|wire_1'
        Info: 2: + IC(0.465 ns) + CELL(0.460 ns) = 0.925 ns; Loc. = LCFF_X17_Y17_N17; Fanout = 1; REG Node = 'gate_control:b2v_inst3|wire_2'
        Info: Total cell delay = 0.460 ns ( 49.73 % )
        Info: Total interconnect delay = 0.465 ns ( 50.27 % )
    Info: - Smallest clock skew is -0.698 ns
        Info: + Shortest clock path from clock "SW2" to destination register is 4.692 ns
            Info: 1: + IC(0.000 ns) + CELL(1.005 ns) = 1.005 ns; Loc. = PIN_6; Fanout = 8; CLK Node = 'SW2'
            Info: 2: + IC(1.917 ns) + CELL(0.206 ns) = 3.128 ns; Loc. = LCCOMB_X17_Y17_N26; Fanout = 2; COMB Node = 'gate_control:b2v_inst3|fref~1'
            Info: 3: + IC(0.000 ns) + CELL(0.565 ns) = 3.693 ns; Loc. = LCCOMB_X17_Y17_N20; Fanout = 3; COMB LOOP Node = 'gate_control:b2v_inst3|fref'
                Info: Loc. = LCCOMB_X17_Y17_N20; Node "gate_control:b2v_inst3|fref"
            Info: 4: + IC(0.333 ns) + CELL(0.666 ns) = 4.692 ns; Loc. = LCFF_X17_Y17_N17; Fanout = 1; REG Node = 'gate_control:b2v_inst3|wire_2'
            Info: Total cell delay = 2.442 ns ( 52.05 % )
            Info: Total interconnect delay = 2.250 ns ( 47.95 % )
        Info: - Longest clock path from clock "SW2" to source register is 5.390 ns
            Info: 1: + IC(0.000 ns) + CELL(1.005 ns) = 1.005 ns; Loc. = PIN_6; Fanout = 8; CLK Node = 'SW2'
            Info: 2: + IC(1.919 ns) + CELL(0.202 ns) = 3.126 ns; Loc. = LCCOMB_X17_Y17_N8; Fanout = 1; COMB Node = 'gate_control:b2v_inst3|fref~0'
            Info: 3: + IC(0.381 ns) + CELL(0.319 ns) = 3.826 ns; Loc. = LCCOMB_X17_Y17_N26; Fanout = 2; COMB Node = 'gate_control:b2v_inst3|fref~1'
            Info: 4: + IC(0.000 ns) + CELL(0.565 ns) = 4.391 ns; Loc. = LCCOMB_X17_Y17_N20; Fanout = 3; COMB LOOP Node = 'gate_control:b2v_inst3|fref'
                Info: Loc. = LCCOMB_X17_Y17_N20; Node "gate_control:b2v_inst3|fref"
            Info: 5: + IC(0.333 ns) + CELL(0.666 ns) = 5.390 ns; Loc. = LCFF_X17_Y17_N5; Fanout = 31; REG Node = 'gate_control:b2v_inst3|wire_1'
            Info: Total cell delay = 2.757 ns ( 51.15 % )
            Info: Total interconnect delay = 2.633 ns ( 48.85 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Micro setup delay of destination is -0.040 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: Clock "SW1" has Internal fmax of 242.6 MHz between source register "gate_control:b2v_inst3|wire_1" and destination register "gate_control:b2v_inst3|wire_2" (period= 4.122 ns)
    Info: + Longest register to register delay is 0.925 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y17_N5; Fanout = 31; REG Node = 'gate_control:b2v_inst3|wire_1'
        Info: 2: + IC(0.465 ns) + CELL(0.460 ns) = 0.925 ns; Loc. = LCFF_X17_Y17_N17; Fanout = 1; REG Node = 'gate_control:b2v_inst3|wire_2'
        Info: Total cell delay = 0.460 ns ( 49.73 % )
        Info: Total interconnect delay = 0.465 ns ( 50.27 % )
    Info: - Smallest clock skew is -0.872 ns
        Info: + Shortest clock path from clock "SW1" to destination register is 5.353 ns
            Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_27; Fanout = 7; CLK Node = 'SW1'
            Info: 2: + IC(2.157 ns) + CELL(0.319 ns) = 3.606 ns; Loc. = LCCOMB_X17_Y17_N14; Fanout = 2; COMB Node = 'gate_control:b2v_inst3|dp_s1hz~0'
            Info: 3: + IC(0.000 ns) + CELL(0.748 ns) = 4.354 ns; Loc. = LCCOMB_X17_Y17_N20; Fanout = 3; COMB LOOP Node = 'gate_control:b2v_inst3|fref'
                Info: Loc. = LCCOMB_X17_Y17_N20; Node "gate_control:b2v_inst3|fref"
            Info: 4: + IC(0.333 ns) + CELL(0.666 ns) = 5.353 ns; Loc. = LCFF_X17_Y17_N17; Fanout = 1; REG Node = 'gate_control:b2v_inst3|wire_2'
            Info: Total cell delay = 2.863 ns ( 53.48 % )
            Info: Total interconnect delay = 2.490 ns ( 46.52 % )
        Info: - Longest clock path from clock "SW1" to source register is 6.225 ns
            Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_27; Fanout = 7; CLK Node = 'SW1'
            Info: 2: + IC(2.180 ns) + CELL(0.651 ns) = 3.961 ns; Loc. = LCCOMB_X17_Y17_N8; Fanout = 1; COMB Node = 'gate_control:b2v_inst3|fref~0'
            Info: 3: + IC(0.381 ns) + CELL(0.319 ns) = 4.661 ns; Loc. = LCCOMB_X17_Y17_N26; Fanout = 2; COMB Node = 'gate_control:b2v_inst3|fref~1'
            Info: 4: + IC(0.000 ns) + CELL(0.565 ns) = 5.226 ns; Loc. = LCCOMB_X17_Y17_N20; Fanout = 3; COMB LOOP Node = 'gate_control:b2v_inst3|fref'
                Info: Loc. = LCCOMB_X17_Y17_N20; Node "gate_control:b2v_inst3|fref"
            Info: 5: + IC(0.333 ns) + CELL(0.666 ns) = 6.225 ns; Loc. = LCFF_X17_Y17_N5; Fanout = 31; REG Node = 'gate_control:b2v_inst3|wire_1'
            Info: Total cell delay = 3.331 ns ( 53.51 % )
            Info: Total interconnect delay = 2.894 ns ( 46.49 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Micro setup delay of destination is -0.040 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: Clock "SW0" Internal fmax is restricted to 340.02 MHz between source register "gate_control:b2v_inst3|wire_1" and destination register "gate_control:b2v_inst3|wire_2"
    Info: fmax restricted to clock pin edge rate 2.941 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 0.925 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y17_N5; Fanout = 31; REG Node = 'gate_control:b2v_inst3|wire_1'
            Info: 2: + IC(0.465 ns) + CELL(0.460 ns) = 0.925 ns; Loc. = LCFF_X17_Y17_N17; Fanout = 1; REG Node = 'gate_control:b2v_inst3|wire_2'
            Info: Total cell delay = 0.460 ns ( 49.73 % )
            Info: Total interconnect delay = 0.465 ns ( 50.27 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "SW0" to destination register is 5.485 ns
                Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_28; Fanout = 5; CLK Node = 'SW0'
                Info: 2: + IC(1.974 ns) + CELL(0.624 ns) = 3.738 ns; Loc. = LCCOMB_X17_Y17_N14; Fanout = 2; COMB Node = 'gate_control:b2v_inst3|dp_s1hz~0'
                Info: 3: + IC(0.000 ns) + CELL(0.748 ns) = 4.486 ns; Loc. = LCCOMB_X17_Y17_N20; Fanout = 3; COMB LOOP Node = 'gate_control:b2v_inst3|fref'
                    Info: Loc. = LCCOMB_X17_Y17_N20; Node "gate_control:b2v_inst3|fref"
                Info: 4: + IC(0.333 ns) + CELL(0.666 ns) = 5.485 ns; Loc. = LCFF_X17_Y17_N17; Fanout = 1; REG Node = 'gate_control:b2v_inst3|wire_2'
                Info: Total cell delay = 3.178 ns ( 57.94 % )
                Info: Total interconnect delay = 2.307 ns ( 42.06 % )
            Info: - Longest clock path from clock "SW0" to source register is 5.485 ns
                Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_28; Fanout = 5; CLK Node = 'SW0'
                Info: 2: + IC(1.974 ns) + CELL(0.624 ns) = 3.738 ns; Loc. = LCCOMB_X17_Y17_N14; Fanout = 2; COMB Node = 'gate_control:b2v_inst3|dp_s1hz~0'
                Info: 3: + IC(0.000 ns) + CELL(0.748 ns) = 4.486 ns; Loc. = LCCOMB_X17_Y17_N20; Fanout = 3; COMB LOOP Node = 'gate_control:b2v_inst3|fref'
                    Info: Loc. = LCCOMB_X17_Y17_N20; Node "gate_control:b2v_inst3|fref"
                Info: 4: + IC(0.333 ns) + CELL(0.666 ns) = 5.485 ns; Loc. = LCFF_X17_Y17_N5; Fanout = 31; REG Node = 'gate_control:b2v_inst3|wire_1'
                Info: Total cell delay = 3.178 ns ( 57.94 % )
                Info: Total interconnect delay = 2.307 ns ( 42.06 % )
        Info: + Micro clock to output delay of source is 0.304 ns
        Info: + Micro setup delay of destination is -0.040 ns
        Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: Clock "Clock" has Internal fmax of 81.01 MHz between source register "gate_control:b2v_inst3|wire_1" and destination register "gate_control:b2v_inst3|wire_2" (period= 12.344 ns)
    Info: + Longest register to register delay is 0.925 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y17_N5; Fanout = 31; REG Node = 'gate_control:b2v_inst3|wire_1'
        Info: 2: + IC(0.465 ns) + CELL(0.460 ns) = 0.925 ns; Loc. = LCFF_X17_Y17_N17; Fanout = 1; REG Node = 'gate_control:b2v_inst3|wire_2'
        Info: Total cell delay = 0.460 ns ( 49.73 % )
        Info: Total interconnect delay = 0.465 ns ( 50.27 % )
    Info: - Smallest clock skew is -4.983 ns
        Info: + Shortest clock path from clock "Clock" to destination register is 10.435 ns
            Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 2; CLK Node = 'Clock'
            Info: 2: + IC(1.462 ns) + CELL(0.970 ns) = 3.572 ns; Loc. = LCFF_X13_Y10_N13; Fanout = 2; REG Node = 'fdiv:b2v_inst1|f1khz'
            Info: 3: + IC(1.518 ns) + CELL(0.970 ns) = 6.060 ns; Loc. = LCFF_X9_Y6_N31; Fanout = 3; REG Node = 'fdiv:b2v_inst1|f100hz'
            Info: 4: + IC(2.187 ns) + CELL(0.624 ns) = 8.871 ns; Loc. = LCCOMB_X17_Y17_N26; Fanout = 2; COMB Node = 'gate_control:b2v_inst3|fref~1'
            Info: 5: + IC(0.000 ns) + CELL(0.565 ns) = 9.436 ns; Loc. = LCCOMB_X17_Y17_N20; Fanout = 3; COMB LOOP Node = 'gate_control:b2v_inst3|fref'
                Info: Loc. = LCCOMB_X17_Y17_N20; Node "gate_control:b2v_inst3|fref"
            Info: 6: + IC(0.333 ns) + CELL(0.666 ns) = 10.435 ns; Loc. = LCFF_X17_Y17_N17; Fanout = 1; REG Node = 'gate_control:b2v_inst3|wire_2'
            Info: Total cell delay = 4.935 ns ( 47.29 % )
            Info: Total interconnect delay = 5.500 ns ( 52.71 % )
        Info: - Longest clock path from clock "Clock" to source register is 15.418 ns
            Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 2; CLK Node = 'Clock'
            Info: 2: + IC(1.462 ns) + CELL(0.970 ns) = 3.572 ns; Loc. = LCFF_X13_Y10_N13; Fanout = 2; REG Node = 'fdiv:b2v_inst1|f1khz'
            Info: 3: + IC(1.518 ns) + CELL(0.970 ns) = 6.060 ns; Loc. = LCFF_X9_Y6_N31; Fanout = 3; REG Node = 'fdiv:b2v_inst1|f100hz'
            Info: 4: + IC(1.879 ns) + CELL(0.970 ns) = 8.909 ns; Loc. = LCFF_X16_Y10_N13; Fanout = 3; REG Node = 'fdiv:b2v_inst1|f10hz'
            Info: 5: + IC(1.140 ns) + CELL(0.970 ns) = 11.019 ns; Loc. = LCFF_X15_Y14_N23; Fanout = 1; REG Node = 'fdiv:b2v_inst1|f1hz'
            Info: 6: + IC(1.511 ns) + CELL(0.624 ns) = 13.154 ns; Loc. = LCCOMB_X17_Y17_N8; Fanout = 1; COMB Node = 'gate_control:b2v_inst3|fref~0'
            Info: 7: + IC(0.381 ns) + CELL(0.319 ns) = 13.854 ns; Loc. = LCCOMB_X17_Y17_N26; Fanout = 2; COMB Node = 'gate_control:b2v_inst3|fref~1'
            Info: 8: + IC(0.000 ns) + CELL(0.565 ns) = 14.419 ns; Loc. = LCCOMB_X17_Y17_N20; Fanout = 3; COMB LOOP Node = 'gate_control:b2v_inst3|fref'
                Info: Loc. = LCCOMB_X17_Y17_N20; Node "gate_control:b2v_inst3|fref"
            Info: 9: + IC(0.333 ns) + CELL(0.666 ns) = 15.418 ns; Loc. = LCFF_X17_Y17_N5; Fanout = 31; REG Node = 'gate_control:b2v_inst3|wire_1'
            Info: Total cell delay = 7.194 ns ( 46.66 % )
            Info: Total interconnect delay = 8.224 ns ( 53.34 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Micro setup delay of destination is -0.040 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Warning: Circuit may not operate. Detected 1 non-operational path(s) clocked by clock "SW2" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "gate_control:b2v_inst3|wire_1" and destination pin or register "gate_control:b2v_inst3|wire_1" for clock "SW2" (Hold time is 199 ps)
    Info: + Largest clock skew is 0.698 ns
        Info: + Longest clock path from clock "SW2" to destination register is 5.390 ns
            Info: 1: + IC(0.000 ns) + CELL(1.005 ns) = 1.005 ns; Loc. = PIN_6; Fanout = 8; CLK Node = 'SW2'
            Info: 2: + IC(1.919 ns) + CELL(0.202 ns) = 3.126 ns; Loc. = LCCOMB_X17_Y17_N8; Fanout = 1; COMB Node = 'gate_control:b2v_inst3|fref~0'
            Info: 3: + IC(0.381 ns) + CELL(0.319 ns) = 3.826 ns; Loc. = LCCOMB_X17_Y17_N26; Fanout = 2; COMB Node = 'gate_control:b2v_inst3|fref~1'
            Info: 4: + IC(0.000 ns) + CELL(0.565 ns) = 4.391 ns; Loc. = LCCOMB_X17_Y17_N20; Fanout = 3; COMB LOOP Node = 'gate_control:b2v_inst3|fref'
                Info: Loc. = LCCOMB_X17_Y17_N20; Node "gate_control:b2v_inst3|fref"
            Info: 5: + IC(0.333 ns) + CELL(0.666 ns) = 5.390 ns; Loc. = LCFF_X17_Y17_N5; Fanout = 31; REG Node = 'gate_control:b2v_inst3|wire_1'
            Info: Total cell delay = 2.757 ns ( 51.15 % )
            Info: Total interconnect delay = 2.633 ns ( 48.85 % )
        Info: - Shortest clock path from clock "SW2" to source register is 4.692 ns
            Info: 1: + IC(0.000 ns) + CELL(1.005 ns) = 1.005 ns; Loc. = PIN_6; Fanout = 8; CLK Node = 'SW2'
            Info: 2: + IC(1.917 ns) + CELL(0.206 ns) = 3.128 ns; Loc. = LCCOMB_X17_Y17_N26; Fanout = 2; COMB Node = 'gate_control:b2v_inst3|fref~1'
            Info: 3: + IC(0.000 ns) + CELL(0.565 ns) = 3.693 ns; Loc. = LCCOMB_X17_Y17_N20; Fanout = 3; COMB LOOP Node = 'gate_control:b2v_inst3|fref'
                Info: Loc. = LCCOMB_X17_Y17_N20; Node "gate_control:b2v_inst3|fref"
            Info: 4: + IC(0.333 ns) + CELL(0.666 ns) = 4.692 ns; Loc. = LCFF_X17_Y17_N5; Fanout = 31; REG Node = 'gate_control:b2v_inst3|wire_1'
            Info: Total cell delay = 2.442 ns ( 52.05 % )
            Info: Total interconnect delay = 2.250 ns ( 47.95 % )
    Info: - Micro clock to output delay of source is 0.304 ns
    Info: - Shortest register to register delay is 0.501 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y17_N5; Fanout = 31; REG Node = 'gate_control:b2v_inst3|wire_1'
        Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X17_Y17_N4; Fanout = 1; COMB Node = 'gate_control:b2v_inst3|wire_1~0'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X17_Y17_N5; Fanout = 31; REG Node = 'gate_control:b2v_inst3|wire_1'
        Info: Total cell delay = 0.501 ns ( 100.00 % )
    Info: + Micro hold delay of destination is 0.306 ns
Warning: Circuit may not operate. Detected 1 non-operational path(s) clocked by clock "SW1" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "gate_control:b2v_inst3|wire_1" and destination pin or register "gate_control:b2v_inst3|wire_1" for clock "SW1" (Hold time is 373 ps)
    Info: + Largest clock skew is 0.872 ns
        Info: + Longest clock path from clock "SW1" to destination register is 6.225 ns
            Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_27; Fanout = 7; CLK Node = 'SW1'
            Info: 2: + IC(2.180 ns) + CELL(0.651 ns) = 3.961 ns; Loc. = LCCOMB_X17_Y17_N8; Fanout = 1; COMB Node = 'gate_control:b2v_inst3|fref~0'
            Info: 3: + IC(0.381 ns) + CELL(0.319 ns) = 4.661 ns; Loc. = LCCOMB_X17_Y17_N26; Fanout = 2; COMB Node = 'gate_control:b2v_inst3|fref~1'
            Info: 4: + IC(0.000 ns) + CELL(0.565 ns) = 5.226 ns; Loc. = LCCOMB_X17_Y17_N20; Fanout = 3; COMB LOOP Node = 'gate_control:b2v_inst3|fref'
                Info: Loc. = LCCOMB_X17_Y17_N20; Node "gate_control:b2v_inst3|fref"
            Info: 5: + IC(0.333 ns) + CELL(0.666 ns) = 6.225 ns; Loc. = LCFF_X17_Y17_N5; Fanout = 31; REG Node = 'gate_control:b2v_inst3|wire_1'
            Info: Total cell delay = 3.331 ns ( 53.51 % )
            Info: Total interconnect delay = 2.894 ns ( 46.49 % )
        Info: - Shortest clock path from clock "SW1" to source register is 5.353 ns
            Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_27; Fanout = 7; CLK Node = 'SW1'
            Info: 2: + IC(2.157 ns) + CELL(0.319 ns) = 3.606 ns; Loc. = LCCOMB_X17_Y17_N14; Fanout = 2; COMB Node = 'gate_control:b2v_inst3|dp_s1hz~0'
            Info: 3: + IC(0.000 ns) + CELL(0.748 ns) = 4.354 ns; Loc. = LCCOMB_X17_Y17_N20; Fanout = 3; COMB LOOP Node = 'gate_control:b2v_inst3|fref'
                Info: Loc. = LCCOMB_X17_Y17_N20; Node "gate_control:b2v_inst3|fref"
            Info: 4: + IC(0.333 ns) + CELL(0.666 ns) = 5.353 ns; Loc. = LCFF_X17_Y17_N5; Fanout = 31; REG Node = 'gate_control:b2v_inst3|wire_1'
            Info: Total cell delay = 2.863 ns ( 53.48 % )
            Info: Total interconnect delay = 2.490 ns ( 46.52 % )
    Info: - Micro clock to output delay of source is 0.304 ns
    Info: - Shortest register to register delay is 0.501 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y17_N5; Fanout = 31; REG Node = 'gate_control:b2v_inst3|wire_1'
        Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X17_Y17_N4; Fanout = 1; COMB Node = 'gate_control:b2v_inst3|wire_1~0'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X17_Y17_N5; Fanout = 31; REG Node = 'gate_control:b2v_inst3|wire_1'
        Info: Total cell delay = 0.501 ns ( 100.00 % )
    Info: + Micro hold delay of destination is 0.306 ns
Warning: Circuit may not operate. Detected 2 non-operational path(s) clocked by clock "Clock" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "gate_control:b2v_inst3|wire_1" and destination pin or register "gate_control:b2v_inst3|wire_1" for clock "Clock" (Hold time is 4.484 ns)
    Info: + Largest clock skew is 4.983 ns
        Info: + Longest clock path from clock "Clock" to destination register is 15.418 ns
            Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 2; CLK Node = 'Clock'
            Info: 2: + IC(1.462 ns) + CELL(0.970 ns) = 3.572 ns; Loc. = LCFF_X13_Y10_N13; Fanout = 2; REG Node = 'fdiv:b2v_inst1|f1khz'
            Info: 3: + IC(1.518 ns) + CELL(0.970 ns) = 6.060 ns; Loc. = LCFF_X9_Y6_N31; Fanout = 3; REG Node = 'fdiv:b2v_inst1|f100hz'
            Info: 4: + IC(1.879 ns) + CELL(0.970 ns) = 8.909 ns; Loc. = LCFF_X16_Y10_N13; Fanout = 3; REG Node = 'fdiv:b2v_inst1|f10hz'
            Info: 5: + IC(1.140 ns) + CELL(0.970 ns) = 11.019 ns; Loc. = LCFF_X15_Y14_N23; Fanout = 1; REG Node = 'fdiv:b2v_inst1|f1hz'
            Info: 6: + IC(1.511 ns) + CELL(0.624 ns) = 13.154 ns; Loc. = LCCOMB_X17_Y17_N8; Fanout = 1; COMB Node = 'gate_control:b2v_inst3|fref~0'
            Info: 7: + IC(0.381 ns) + CELL(0.319 ns) = 13.854 ns; Loc. = LCCOMB_X17_Y17_N26; Fanout = 2; COMB Node = 'gate_control:b2v_inst3|fref~1'
            Info: 8: + IC(0.000 ns) + CELL(0.565 ns) = 14.419 ns; Loc. = LCCOMB_X17_Y17_N20; Fanout = 3; COMB LOOP Node = 'gate_control:b2v_inst3|fref'
                Info: Loc. = LCCOMB_X17_Y17_N20; Node "gate_control:b2v_inst3|fref"
            Info: 9: + IC(0.333 ns) + CELL(0.666 ns) = 15.418 ns; Loc. = LCFF_X17_Y17_N5; Fanout = 31; REG Node = 'gate_control:b2v_inst3|wire_1'
            Info: Total cell delay = 7.194 ns ( 46.66 % )
            Info: Total interconnect delay = 8.224 ns ( 53.34 % )
        Info: - Shortest clock path from clock "Clock" to source register is 10.435 ns
            Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 2; CLK Node = 'Clock'
            Info: 2: + IC(1.462 ns) + CELL(0.970 ns) = 3.572 ns; Loc. = LCFF_X13_Y10_N13; Fanout = 2; REG Node = 'fdiv:b2v_inst1|f1khz'
            Info: 3: + IC(1.518 ns) + CELL(0.970 ns) = 6.060 ns; Loc. = LCFF_X9_Y6_N31; Fanout = 3; REG Node = 'fdiv:b2v_inst1|f100hz'
            Info: 4: + IC(2.187 ns) + CELL(0.624 ns) = 8.871 ns; Loc. = LCCOMB_X17_Y17_N26; Fanout = 2; COMB Node = 'gate_control:b2v_inst3|fref~1'
            Info: 5: + IC(0.000 ns) + CELL(0.565 ns) = 9.436 ns; Loc. = LCCOMB_X17_Y17_N20; Fanout = 3; COMB LOOP Node = 'gate_control:b2v_inst3|fref'
                Info: Loc. = LCCOMB_X17_Y17_N20; Node "gate_control:b2v_inst3|fref"
            Info: 6: + IC(0.333 ns) + CELL(0.666 ns) = 10.435 ns; Loc. = LCFF_X17_Y17_N5; Fanout = 31; REG Node = 'gate_control:b2v_inst3|wire_1'
            Info: Total cell delay = 4.935 ns ( 47.29 % )
            Info: Total interconnect delay = 5.500 ns ( 52.71 % )
    Info: - Micro clock to output delay of source is 0.304 ns
    Info: - Shortest register to register delay is 0.501 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y17_N5; Fanout = 31; REG Node = 'gate_control:b2v_inst3|wire_1'
        Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X17_Y17_N4; Fanout = 1; COMB Node = 'gate_control:b2v_inst3|wire_1~0'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X17_Y17_N5; Fanout = 31; REG Node = 'gate_control:b2v_inst3|wire_1'
        Info: Total cell delay = 0.501 ns ( 100.00 % )
    Info: + Micro hold delay of destination is 0.306 ns
Info: tco from clock "Clock" to destination pin "disp_data[0]" through register "flip_latch:b2v_inst2|Q4[1]" is 35.238 ns
    Info: + Longest clock path from clock "Clock" to source register is 20.541 ns
        Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 2; CLK Node = 'Clock'
        Info: 2: + IC(1.462 ns) + CELL(0.970 ns) = 3.572 ns; Loc. = LCFF_X13_Y10_N13; Fanout = 2; REG Node = 'fdiv:b2v_inst1|f1khz'
        Info: 3: + IC(1.518 ns) + CELL(0.970 ns) = 6.060 ns; Loc. = LCFF_X9_Y6_N31; Fanout = 3; REG Node = 'fdiv:b2v_inst1|f100hz'
        Info: 4: + IC(1.879 ns) + CELL(0.970 ns) = 8.909 ns; Loc. = LCFF_X16_Y10_N13; Fanout = 3; REG Node = 'fdiv:b2v_inst1|f10hz'
        Info: 5: + IC(1.140 ns) + CELL(0.970 ns) = 11.019 ns; Loc. = LCFF_X15_Y14_N23; Fanout = 1; REG Node = 'fdiv:b2v_inst1|f1hz'
        Info: 6: + IC(1.511 ns) + CELL(0.624 ns) = 13.154 ns; Loc. = LCCOMB_X17_Y17_N8; Fanout = 1; COMB Node = 'gate_control:b2v_inst3|fref~0'
        Info: 7: + IC(0.381 ns) + CELL(0.319 ns) = 13.854 ns; Loc. = LCCOMB_X17_Y17_N26; Fanout = 2; COMB Node = 'gate_control:b2v_inst3|fref~1'
        Info: 8: + IC(0.000 ns) + CELL(0.565 ns) = 14.419 ns; Loc. = LCCOMB_X17_Y17_N20; Fanout = 3; COMB LOOP Node = 'gate_control:b2v_inst3|fref'
            Info: Loc. = LCCOMB_X17_Y17_N20; Node "gate_control:b2v_inst3|fref"
        Info: 9: + IC(0.333 ns) + CELL(0.970 ns) = 15.722 ns; Loc. = LCFF_X17_Y17_N5; Fanout = 31; REG Node = 'gate_control:b2v_inst3|wire_1'
        Info: 10: + IC(0.462 ns) + CELL(0.544 ns) = 16.728 ns; Loc. = LCCOMB_X17_Y17_N16; Fanout = 1; COMB Node = 'gate_control:b2v_inst3|Latch_EN'
        Info: 11: + IC(2.230 ns) + CELL(0.000 ns) = 18.958 ns; Loc. = CLKCTRL_G7; Fanout = 24; COMB Node = 'gate_control:b2v_inst3|Latch_EN~clkctrl'
        Info: 12: + IC(0.917 ns) + CELL(0.666 ns) = 20.541 ns; Loc. = LCFF_X22_Y17_N29; Fanout = 1; REG Node = 'flip_latch:b2v_inst2|Q4[1]'
        Info: Total cell delay = 8.708 ns ( 42.39 % )
        Info: Total interconnect delay = 11.833 ns ( 57.61 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Longest register to pin delay is 14.393 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y17_N29; Fanout = 1; REG Node = 'flip_latch:b2v_inst2|Q4[1]'
        Info: 2: + IC(0.434 ns) + CELL(0.206 ns) = 0.640 ns; Loc. = LCCOMB_X22_Y17_N24; Fanout = 1; COMB Node = 'data_mux:b2v_inst8|Mux2~0'
        Info: 3: + IC(1.489 ns) + CELL(0.651 ns) = 2.780 ns; Loc. = LCCOMB_X25_Y18_N12; Fanout = 1; COMB Node = 'data_mux:b2v_inst8|Mux2~1'
        Info: 4: + IC(1.053 ns) + CELL(0.206 ns) = 4.039 ns; Loc. = LCCOMB_X25_Y17_N18; Fanout = 7; COMB Node = 'data_mux:b2v_inst8|Mux2~3'
        Info: 5: + IC(1.853 ns) + CELL(0.651 ns) = 6.543 ns; Loc. = LCCOMB_X18_Y16_N12; Fanout = 2; COMB Node = 'dispdecoder:b2v_inst5|WideOr6~0'
        Info: 6: + IC(0.000 ns) + CELL(1.044 ns) = 7.587 ns; Loc. = LCCOMB_X18_Y16_N26; Fanout = 2; COMB LOOP Node = 'dispdecoder:b2v_inst5|data_out[0]'
            Info: Loc. = LCCOMB_X18_Y16_N26; Node "dispdecoder:b2v_inst5|data_out[0]"
        Info: 7: + IC(3.710 ns) + CELL(3.096 ns) = 14.393 ns; Loc. = PIN_34; Fanout = 0; PIN Node = 'disp_data[0]'
        Info: Total cell delay = 5.854 ns ( 40.67 % )
        Info: Total interconnect delay = 8.539 ns ( 59.33 % )
Info: Longest tpd from source pin "SW2" to destination pin "disp_data[0]" is 27.526 ns
    Info: 1: + IC(0.000 ns) + CELL(1.005 ns) = 1.005 ns; Loc. = PIN_6; Fanout = 8; CLK Node = 'SW2'
    Info: 2: + IC(6.271 ns) + CELL(0.202 ns) = 7.478 ns; Loc. = LCCOMB_X17_Y17_N2; Fanout = 2; COMB Node = 'gate_control:b2v_inst3|comb~2'
    Info: 3: + IC(0.000 ns) + CELL(1.085 ns) = 8.563 ns; Loc. = LCCOMB_X17_Y17_N30; Fanout = 5; COMB LOOP Node = 'gate_control:b2v_inst3|dp_s100hz'
        Info: Loc. = LCCOMB_X17_Y17_N30; Node "gate_control:b2v_inst3|dp_s100hz"
    Info: 4: + IC(1.817 ns) + CELL(0.206 ns) = 10.586 ns; Loc. = LCCOMB_X21_Y18_N18; Fanout = 1; COMB Node = 'dispdecoder:b2v_inst5|Mux0~3'
    Info: 5: + IC(1.822 ns) + CELL(0.370 ns) = 12.778 ns; Loc. = LCCOMB_X16_Y16_N4; Fanout = 1; COMB Node = 'dispdecoder:b2v_inst5|Mux0~4'
    Info: 6: + IC(0.367 ns) + CELL(0.624 ns) = 13.769 ns; Loc. = LCCOMB_X16_Y16_N30; Fanout = 1; COMB Node = 'dispdecoder:b2v_inst5|Mux0~5'
    Info: 7: + IC(2.155 ns) + CELL(0.370 ns) = 16.294 ns; Loc. = LCCOMB_X25_Y18_N4; Fanout = 1; COMB Node = 'dispdecoder:b2v_inst5|Mux0~6'
    Info: 8: + IC(2.574 ns) + CELL(0.000 ns) = 18.868 ns; Loc. = CLKCTRL_G6; Fanout = 14; COMB Node = 'dispdecoder:b2v_inst5|Mux0~6clkctrl'
    Info: 9: + IC(0.000 ns) + CELL(1.852 ns) = 20.720 ns; Loc. = LCCOMB_X18_Y16_N26; Fanout = 2; COMB LOOP Node = 'dispdecoder:b2v_inst5|data_out[0]'
        Info: Loc. = LCCOMB_X18_Y16_N26; Node "dispdecoder:b2v_inst5|data_out[0]"
    Info: 10: + IC(3.710 ns) + CELL(3.096 ns) = 27.526 ns; Loc. = PIN_34; Fanout = 0; PIN Node = 'disp_data[0]'
    Info: Total cell delay = 8.810 ns ( 32.01 % )
    Info: Total interconnect delay = 18.716 ns ( 67.99 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 39 warnings
    Info: Peak virtual memory: 161 megabytes
    Info: Processing ended: Sat Jul 23 15:17:30 2011
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:02


