

================================================================
== Vitis HLS Report for 'embedding_layer_stream_9u_s'
================================================================
* Date:           Fri Aug  1 07:20:03 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        hls_component
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu19eg-ffvc1760-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.57 ns|  2.540 ns|     0.96 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  3.571 ns|  3.571 ns|    1|    1|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.54>
ST_1 : Operation 3 [1/1] ( I:1.30ns O:1.30ns )   --->   "%len_x_0_read = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %len_x_0" [./ComponentStream.h:35]   --->   Operation 3 'read' 'len_x_0_read' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 4> <FIFO>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i8 %len_x_0_read" [./ComponentStream.h:35]   --->   Operation 4 'zext' 'zext_ln35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%p_ZL26len_embedding_table_stream_0_addr = getelementptr i4 %p_ZL26len_embedding_table_stream_0, i64 0, i64 %zext_ln35" [./ComponentStream.h:35]   --->   Operation 5 'getelementptr' 'p_ZL26len_embedding_table_stream_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [2/2] (1.23ns)   --->   "%p_ZL26len_embedding_table_stream_0_load = load i11 %p_ZL26len_embedding_table_stream_0_addr" [./ComponentStream.h:35]   --->   Operation 6 'load' 'p_ZL26len_embedding_table_stream_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 1501> <ROM>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_ZL26len_embedding_table_stream_1_addr = getelementptr i4 %p_ZL26len_embedding_table_stream_1, i64 0, i64 %zext_ln35" [./ComponentStream.h:35]   --->   Operation 7 'getelementptr' 'p_ZL26len_embedding_table_stream_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [2/2] (1.23ns)   --->   "%p_ZL26len_embedding_table_stream_1_load = load i11 %p_ZL26len_embedding_table_stream_1_addr" [./ComponentStream.h:35]   --->   Operation 8 'load' 'p_ZL26len_embedding_table_stream_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 1501> <ROM>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_ZL26len_embedding_table_stream_2_addr = getelementptr i3 %p_ZL26len_embedding_table_stream_2, i64 0, i64 %zext_ln35" [./ComponentStream.h:35]   --->   Operation 9 'getelementptr' 'p_ZL26len_embedding_table_stream_2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [2/2] (1.23ns)   --->   "%p_ZL26len_embedding_table_stream_2_load = load i11 %p_ZL26len_embedding_table_stream_2_addr" [./ComponentStream.h:35]   --->   Operation 10 'load' 'p_ZL26len_embedding_table_stream_2_load' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 1501> <ROM>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_ZL26len_embedding_table_stream_3_addr = getelementptr i3 %p_ZL26len_embedding_table_stream_3, i64 0, i64 %zext_ln35" [./ComponentStream.h:35]   --->   Operation 11 'getelementptr' 'p_ZL26len_embedding_table_stream_3_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [2/2] (1.23ns)   --->   "%p_ZL26len_embedding_table_stream_3_load = load i11 %p_ZL26len_embedding_table_stream_3_addr" [./ComponentStream.h:35]   --->   Operation 12 'load' 'p_ZL26len_embedding_table_stream_3_load' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 1501> <ROM>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_ZL26len_embedding_table_stream_4_addr = getelementptr i2 %p_ZL26len_embedding_table_stream_4, i64 0, i64 %zext_ln35" [./ComponentStream.h:35]   --->   Operation 13 'getelementptr' 'p_ZL26len_embedding_table_stream_4_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [2/2] (1.23ns)   --->   "%p_ZL26len_embedding_table_stream_4_load = load i11 %p_ZL26len_embedding_table_stream_4_addr" [./ComponentStream.h:35]   --->   Operation 14 'load' 'p_ZL26len_embedding_table_stream_4_load' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 1501> <ROM>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_ZL26len_embedding_table_stream_5_addr = getelementptr i2 %p_ZL26len_embedding_table_stream_5, i64 0, i64 %zext_ln35" [./ComponentStream.h:35]   --->   Operation 15 'getelementptr' 'p_ZL26len_embedding_table_stream_5_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [2/2] (1.23ns)   --->   "%p_ZL26len_embedding_table_stream_5_load = load i11 %p_ZL26len_embedding_table_stream_5_addr" [./ComponentStream.h:35]   --->   Operation 16 'load' 'p_ZL26len_embedding_table_stream_5_load' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 1501> <ROM>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_ZL26len_embedding_table_stream_6_addr = getelementptr i5 %p_ZL26len_embedding_table_stream_6, i64 0, i64 %zext_ln35" [./ComponentStream.h:35]   --->   Operation 17 'getelementptr' 'p_ZL26len_embedding_table_stream_6_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [2/2] (1.23ns)   --->   "%p_ZL26len_embedding_table_stream_6_load = load i11 %p_ZL26len_embedding_table_stream_6_addr" [./ComponentStream.h:35]   --->   Operation 18 'load' 'p_ZL26len_embedding_table_stream_6_load' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 1501> <ROM>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_ZL26len_embedding_table_stream_7_addr = getelementptr i5 %p_ZL26len_embedding_table_stream_7, i64 0, i64 %zext_ln35" [./ComponentStream.h:35]   --->   Operation 19 'getelementptr' 'p_ZL26len_embedding_table_stream_7_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [2/2] (1.23ns)   --->   "%p_ZL26len_embedding_table_stream_7_load = load i11 %p_ZL26len_embedding_table_stream_7_addr" [./ComponentStream.h:35]   --->   Operation 20 'load' 'p_ZL26len_embedding_table_stream_7_load' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 1501> <ROM>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_ZL26len_embedding_table_stream_8_addr = getelementptr i5 %p_ZL26len_embedding_table_stream_8, i64 0, i64 %zext_ln35" [./ComponentStream.h:35]   --->   Operation 21 'getelementptr' 'p_ZL26len_embedding_table_stream_8_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [2/2] (1.23ns)   --->   "%p_ZL26len_embedding_table_stream_8_load = load i11 %p_ZL26len_embedding_table_stream_8_addr" [./ComponentStream.h:35]   --->   Operation 22 'load' 'p_ZL26len_embedding_table_stream_8_load' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 1501> <ROM>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%p_ZL26len_embedding_table_stream_9_addr = getelementptr i5 %p_ZL26len_embedding_table_stream_9, i64 0, i64 %zext_ln35" [./ComponentStream.h:35]   --->   Operation 23 'getelementptr' 'p_ZL26len_embedding_table_stream_9_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [2/2] (1.23ns)   --->   "%p_ZL26len_embedding_table_stream_9_load = load i11 %p_ZL26len_embedding_table_stream_9_addr" [./ComponentStream.h:35]   --->   Operation 24 'load' 'p_ZL26len_embedding_table_stream_9_load' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 1501> <ROM>
ST_1 : Operation 25 [1/1] ( I:1.30ns O:1.30ns )   --->   "%ipd_x_0_read = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %ipd_x_0" [./ComponentStream.h:36]   --->   Operation 25 'read' 'ipd_x_0_read' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 4> <FIFO>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln36 = zext i8 %ipd_x_0_read" [./ComponentStream.h:36]   --->   Operation 26 'zext' 'zext_ln36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%p_ZL26ipd_embedding_table_stream_0_addr = getelementptr i4 %p_ZL26ipd_embedding_table_stream_0, i64 0, i64 %zext_ln36" [./ComponentStream.h:36]   --->   Operation 27 'getelementptr' 'p_ZL26ipd_embedding_table_stream_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [2/2] (1.23ns)   --->   "%p_ZL26ipd_embedding_table_stream_0_load = load i12 %p_ZL26ipd_embedding_table_stream_0_addr" [./ComponentStream.h:36]   --->   Operation 28 'load' 'p_ZL26ipd_embedding_table_stream_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 2561> <ROM>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%p_ZL26ipd_embedding_table_stream_1_addr = getelementptr i4 %p_ZL26ipd_embedding_table_stream_1, i64 0, i64 %zext_ln36" [./ComponentStream.h:36]   --->   Operation 29 'getelementptr' 'p_ZL26ipd_embedding_table_stream_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [2/2] (1.23ns)   --->   "%p_ZL26ipd_embedding_table_stream_1_load = load i12 %p_ZL26ipd_embedding_table_stream_1_addr" [./ComponentStream.h:36]   --->   Operation 30 'load' 'p_ZL26ipd_embedding_table_stream_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 2561> <ROM>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%p_ZL26ipd_embedding_table_stream_2_addr = getelementptr i3 %p_ZL26ipd_embedding_table_stream_2, i64 0, i64 %zext_ln36" [./ComponentStream.h:36]   --->   Operation 31 'getelementptr' 'p_ZL26ipd_embedding_table_stream_2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [2/2] (1.23ns)   --->   "%p_ZL26ipd_embedding_table_stream_2_load = load i12 %p_ZL26ipd_embedding_table_stream_2_addr" [./ComponentStream.h:36]   --->   Operation 32 'load' 'p_ZL26ipd_embedding_table_stream_2_load' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 2561> <ROM>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%p_ZL26ipd_embedding_table_stream_3_addr = getelementptr i3 %p_ZL26ipd_embedding_table_stream_3, i64 0, i64 %zext_ln36" [./ComponentStream.h:36]   --->   Operation 33 'getelementptr' 'p_ZL26ipd_embedding_table_stream_3_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [2/2] (1.23ns)   --->   "%p_ZL26ipd_embedding_table_stream_3_load = load i12 %p_ZL26ipd_embedding_table_stream_3_addr" [./ComponentStream.h:36]   --->   Operation 34 'load' 'p_ZL26ipd_embedding_table_stream_3_load' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 2561> <ROM>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%p_ZL26ipd_embedding_table_stream_4_addr = getelementptr i2 %p_ZL26ipd_embedding_table_stream_4, i64 0, i64 %zext_ln36" [./ComponentStream.h:36]   --->   Operation 35 'getelementptr' 'p_ZL26ipd_embedding_table_stream_4_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [2/2] (1.23ns)   --->   "%p_ZL26ipd_embedding_table_stream_4_load = load i12 %p_ZL26ipd_embedding_table_stream_4_addr" [./ComponentStream.h:36]   --->   Operation 36 'load' 'p_ZL26ipd_embedding_table_stream_4_load' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 2561> <ROM>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%p_ZL26ipd_embedding_table_stream_5_addr = getelementptr i2 %p_ZL26ipd_embedding_table_stream_5, i64 0, i64 %zext_ln36" [./ComponentStream.h:36]   --->   Operation 37 'getelementptr' 'p_ZL26ipd_embedding_table_stream_5_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [2/2] (1.23ns)   --->   "%p_ZL26ipd_embedding_table_stream_5_load = load i12 %p_ZL26ipd_embedding_table_stream_5_addr" [./ComponentStream.h:36]   --->   Operation 38 'load' 'p_ZL26ipd_embedding_table_stream_5_load' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 2561> <ROM>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%p_ZL26ipd_embedding_table_stream_6_addr = getelementptr i5 %p_ZL26ipd_embedding_table_stream_6, i64 0, i64 %zext_ln36" [./ComponentStream.h:36]   --->   Operation 39 'getelementptr' 'p_ZL26ipd_embedding_table_stream_6_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [2/2] (1.23ns)   --->   "%p_ZL26ipd_embedding_table_stream_6_load = load i12 %p_ZL26ipd_embedding_table_stream_6_addr" [./ComponentStream.h:36]   --->   Operation 40 'load' 'p_ZL26ipd_embedding_table_stream_6_load' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 2561> <ROM>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%p_ZL26ipd_embedding_table_stream_7_addr = getelementptr i5 %p_ZL26ipd_embedding_table_stream_7, i64 0, i64 %zext_ln36" [./ComponentStream.h:36]   --->   Operation 41 'getelementptr' 'p_ZL26ipd_embedding_table_stream_7_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [2/2] (1.23ns)   --->   "%p_ZL26ipd_embedding_table_stream_7_load = load i12 %p_ZL26ipd_embedding_table_stream_7_addr" [./ComponentStream.h:36]   --->   Operation 42 'load' 'p_ZL26ipd_embedding_table_stream_7_load' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 2561> <ROM>
ST_1 : Operation 43 [1/1] ( I:1.30ns O:1.30ns )   --->   "%len_x_1_read = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %len_x_1" [./ComponentStream.h:35]   --->   Operation 43 'read' 'len_x_1_read' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 4> <FIFO>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln35_1 = zext i8 %len_x_1_read" [./ComponentStream.h:35]   --->   Operation 44 'zext' 'zext_ln35_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%p_ZL26len_embedding_table_stream_0_addr_1 = getelementptr i4 %p_ZL26len_embedding_table_stream_0, i64 0, i64 %zext_ln35_1" [./ComponentStream.h:35]   --->   Operation 45 'getelementptr' 'p_ZL26len_embedding_table_stream_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [2/2] (1.23ns)   --->   "%p_ZL26len_embedding_table_stream_0_load_1 = load i11 %p_ZL26len_embedding_table_stream_0_addr_1" [./ComponentStream.h:35]   --->   Operation 46 'load' 'p_ZL26len_embedding_table_stream_0_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 1501> <ROM>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%p_ZL26len_embedding_table_stream_1_addr_1 = getelementptr i4 %p_ZL26len_embedding_table_stream_1, i64 0, i64 %zext_ln35_1" [./ComponentStream.h:35]   --->   Operation 47 'getelementptr' 'p_ZL26len_embedding_table_stream_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [2/2] (1.23ns)   --->   "%p_ZL26len_embedding_table_stream_1_load_1 = load i11 %p_ZL26len_embedding_table_stream_1_addr_1" [./ComponentStream.h:35]   --->   Operation 48 'load' 'p_ZL26len_embedding_table_stream_1_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 1501> <ROM>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%p_ZL26len_embedding_table_stream_2_addr_1 = getelementptr i3 %p_ZL26len_embedding_table_stream_2, i64 0, i64 %zext_ln35_1" [./ComponentStream.h:35]   --->   Operation 49 'getelementptr' 'p_ZL26len_embedding_table_stream_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [2/2] (1.23ns)   --->   "%p_ZL26len_embedding_table_stream_2_load_1 = load i11 %p_ZL26len_embedding_table_stream_2_addr_1" [./ComponentStream.h:35]   --->   Operation 50 'load' 'p_ZL26len_embedding_table_stream_2_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 1501> <ROM>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%p_ZL26len_embedding_table_stream_3_addr_1 = getelementptr i3 %p_ZL26len_embedding_table_stream_3, i64 0, i64 %zext_ln35_1" [./ComponentStream.h:35]   --->   Operation 51 'getelementptr' 'p_ZL26len_embedding_table_stream_3_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [2/2] (1.23ns)   --->   "%p_ZL26len_embedding_table_stream_3_load_1 = load i11 %p_ZL26len_embedding_table_stream_3_addr_1" [./ComponentStream.h:35]   --->   Operation 52 'load' 'p_ZL26len_embedding_table_stream_3_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 1501> <ROM>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%p_ZL26len_embedding_table_stream_4_addr_1 = getelementptr i2 %p_ZL26len_embedding_table_stream_4, i64 0, i64 %zext_ln35_1" [./ComponentStream.h:35]   --->   Operation 53 'getelementptr' 'p_ZL26len_embedding_table_stream_4_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [2/2] (1.23ns)   --->   "%p_ZL26len_embedding_table_stream_4_load_1 = load i11 %p_ZL26len_embedding_table_stream_4_addr_1" [./ComponentStream.h:35]   --->   Operation 54 'load' 'p_ZL26len_embedding_table_stream_4_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 1501> <ROM>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%p_ZL26len_embedding_table_stream_5_addr_1 = getelementptr i2 %p_ZL26len_embedding_table_stream_5, i64 0, i64 %zext_ln35_1" [./ComponentStream.h:35]   --->   Operation 55 'getelementptr' 'p_ZL26len_embedding_table_stream_5_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [2/2] (1.23ns)   --->   "%p_ZL26len_embedding_table_stream_5_load_1 = load i11 %p_ZL26len_embedding_table_stream_5_addr_1" [./ComponentStream.h:35]   --->   Operation 56 'load' 'p_ZL26len_embedding_table_stream_5_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 1501> <ROM>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%p_ZL26len_embedding_table_stream_6_addr_1 = getelementptr i5 %p_ZL26len_embedding_table_stream_6, i64 0, i64 %zext_ln35_1" [./ComponentStream.h:35]   --->   Operation 57 'getelementptr' 'p_ZL26len_embedding_table_stream_6_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [2/2] (1.23ns)   --->   "%p_ZL26len_embedding_table_stream_6_load_1 = load i11 %p_ZL26len_embedding_table_stream_6_addr_1" [./ComponentStream.h:35]   --->   Operation 58 'load' 'p_ZL26len_embedding_table_stream_6_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 1501> <ROM>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%p_ZL26len_embedding_table_stream_7_addr_1 = getelementptr i5 %p_ZL26len_embedding_table_stream_7, i64 0, i64 %zext_ln35_1" [./ComponentStream.h:35]   --->   Operation 59 'getelementptr' 'p_ZL26len_embedding_table_stream_7_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [2/2] (1.23ns)   --->   "%p_ZL26len_embedding_table_stream_7_load_1 = load i11 %p_ZL26len_embedding_table_stream_7_addr_1" [./ComponentStream.h:35]   --->   Operation 60 'load' 'p_ZL26len_embedding_table_stream_7_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 1501> <ROM>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%p_ZL26len_embedding_table_stream_8_addr_1 = getelementptr i5 %p_ZL26len_embedding_table_stream_8, i64 0, i64 %zext_ln35_1" [./ComponentStream.h:35]   --->   Operation 61 'getelementptr' 'p_ZL26len_embedding_table_stream_8_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [2/2] (1.23ns)   --->   "%p_ZL26len_embedding_table_stream_8_load_1 = load i11 %p_ZL26len_embedding_table_stream_8_addr_1" [./ComponentStream.h:35]   --->   Operation 62 'load' 'p_ZL26len_embedding_table_stream_8_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 1501> <ROM>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%p_ZL26len_embedding_table_stream_9_addr_1 = getelementptr i5 %p_ZL26len_embedding_table_stream_9, i64 0, i64 %zext_ln35_1" [./ComponentStream.h:35]   --->   Operation 63 'getelementptr' 'p_ZL26len_embedding_table_stream_9_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [2/2] (1.23ns)   --->   "%p_ZL26len_embedding_table_stream_9_load_1 = load i11 %p_ZL26len_embedding_table_stream_9_addr_1" [./ComponentStream.h:35]   --->   Operation 64 'load' 'p_ZL26len_embedding_table_stream_9_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 1501> <ROM>
ST_1 : Operation 65 [1/1] ( I:1.30ns O:1.30ns )   --->   "%ipd_x_1_read = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %ipd_x_1" [./ComponentStream.h:36]   --->   Operation 65 'read' 'ipd_x_1_read' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 4> <FIFO>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln36_1 = zext i8 %ipd_x_1_read" [./ComponentStream.h:36]   --->   Operation 66 'zext' 'zext_ln36_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%p_ZL26ipd_embedding_table_stream_0_addr_1 = getelementptr i4 %p_ZL26ipd_embedding_table_stream_0, i64 0, i64 %zext_ln36_1" [./ComponentStream.h:36]   --->   Operation 67 'getelementptr' 'p_ZL26ipd_embedding_table_stream_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [2/2] (1.23ns)   --->   "%p_ZL26ipd_embedding_table_stream_0_load_1 = load i12 %p_ZL26ipd_embedding_table_stream_0_addr_1" [./ComponentStream.h:36]   --->   Operation 68 'load' 'p_ZL26ipd_embedding_table_stream_0_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 2561> <ROM>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%p_ZL26ipd_embedding_table_stream_1_addr_1 = getelementptr i4 %p_ZL26ipd_embedding_table_stream_1, i64 0, i64 %zext_ln36_1" [./ComponentStream.h:36]   --->   Operation 69 'getelementptr' 'p_ZL26ipd_embedding_table_stream_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [2/2] (1.23ns)   --->   "%p_ZL26ipd_embedding_table_stream_1_load_1 = load i12 %p_ZL26ipd_embedding_table_stream_1_addr_1" [./ComponentStream.h:36]   --->   Operation 70 'load' 'p_ZL26ipd_embedding_table_stream_1_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 2561> <ROM>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%p_ZL26ipd_embedding_table_stream_2_addr_1 = getelementptr i3 %p_ZL26ipd_embedding_table_stream_2, i64 0, i64 %zext_ln36_1" [./ComponentStream.h:36]   --->   Operation 71 'getelementptr' 'p_ZL26ipd_embedding_table_stream_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [2/2] (1.23ns)   --->   "%p_ZL26ipd_embedding_table_stream_2_load_1 = load i12 %p_ZL26ipd_embedding_table_stream_2_addr_1" [./ComponentStream.h:36]   --->   Operation 72 'load' 'p_ZL26ipd_embedding_table_stream_2_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 2561> <ROM>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%p_ZL26ipd_embedding_table_stream_3_addr_1 = getelementptr i3 %p_ZL26ipd_embedding_table_stream_3, i64 0, i64 %zext_ln36_1" [./ComponentStream.h:36]   --->   Operation 73 'getelementptr' 'p_ZL26ipd_embedding_table_stream_3_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [2/2] (1.23ns)   --->   "%p_ZL26ipd_embedding_table_stream_3_load_1 = load i12 %p_ZL26ipd_embedding_table_stream_3_addr_1" [./ComponentStream.h:36]   --->   Operation 74 'load' 'p_ZL26ipd_embedding_table_stream_3_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 2561> <ROM>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%p_ZL26ipd_embedding_table_stream_4_addr_1 = getelementptr i2 %p_ZL26ipd_embedding_table_stream_4, i64 0, i64 %zext_ln36_1" [./ComponentStream.h:36]   --->   Operation 75 'getelementptr' 'p_ZL26ipd_embedding_table_stream_4_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [2/2] (1.23ns)   --->   "%p_ZL26ipd_embedding_table_stream_4_load_1 = load i12 %p_ZL26ipd_embedding_table_stream_4_addr_1" [./ComponentStream.h:36]   --->   Operation 76 'load' 'p_ZL26ipd_embedding_table_stream_4_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 2561> <ROM>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%p_ZL26ipd_embedding_table_stream_5_addr_1 = getelementptr i2 %p_ZL26ipd_embedding_table_stream_5, i64 0, i64 %zext_ln36_1" [./ComponentStream.h:36]   --->   Operation 77 'getelementptr' 'p_ZL26ipd_embedding_table_stream_5_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [2/2] (1.23ns)   --->   "%p_ZL26ipd_embedding_table_stream_5_load_1 = load i12 %p_ZL26ipd_embedding_table_stream_5_addr_1" [./ComponentStream.h:36]   --->   Operation 78 'load' 'p_ZL26ipd_embedding_table_stream_5_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 2561> <ROM>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%p_ZL26ipd_embedding_table_stream_6_addr_1 = getelementptr i5 %p_ZL26ipd_embedding_table_stream_6, i64 0, i64 %zext_ln36_1" [./ComponentStream.h:36]   --->   Operation 79 'getelementptr' 'p_ZL26ipd_embedding_table_stream_6_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [2/2] (1.23ns)   --->   "%p_ZL26ipd_embedding_table_stream_6_load_1 = load i12 %p_ZL26ipd_embedding_table_stream_6_addr_1" [./ComponentStream.h:36]   --->   Operation 80 'load' 'p_ZL26ipd_embedding_table_stream_6_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 2561> <ROM>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%p_ZL26ipd_embedding_table_stream_7_addr_1 = getelementptr i5 %p_ZL26ipd_embedding_table_stream_7, i64 0, i64 %zext_ln36_1" [./ComponentStream.h:36]   --->   Operation 81 'getelementptr' 'p_ZL26ipd_embedding_table_stream_7_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [2/2] (1.23ns)   --->   "%p_ZL26ipd_embedding_table_stream_7_load_1 = load i12 %p_ZL26ipd_embedding_table_stream_7_addr_1" [./ComponentStream.h:36]   --->   Operation 82 'load' 'p_ZL26ipd_embedding_table_stream_7_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 2561> <ROM>
ST_1 : Operation 83 [1/1] ( I:1.30ns O:1.30ns )   --->   "%len_x_2_read = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %len_x_2" [./ComponentStream.h:35]   --->   Operation 83 'read' 'len_x_2_read' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 4> <FIFO>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln35_2 = zext i8 %len_x_2_read" [./ComponentStream.h:35]   --->   Operation 84 'zext' 'zext_ln35_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%p_ZL26len_embedding_table_stream_0_addr_2 = getelementptr i4 %p_ZL26len_embedding_table_stream_0, i64 0, i64 %zext_ln35_2" [./ComponentStream.h:35]   --->   Operation 85 'getelementptr' 'p_ZL26len_embedding_table_stream_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [2/2] (1.23ns)   --->   "%p_ZL26len_embedding_table_stream_0_load_2 = load i11 %p_ZL26len_embedding_table_stream_0_addr_2" [./ComponentStream.h:35]   --->   Operation 86 'load' 'p_ZL26len_embedding_table_stream_0_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 1501> <ROM>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%p_ZL26len_embedding_table_stream_1_addr_2 = getelementptr i4 %p_ZL26len_embedding_table_stream_1, i64 0, i64 %zext_ln35_2" [./ComponentStream.h:35]   --->   Operation 87 'getelementptr' 'p_ZL26len_embedding_table_stream_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [2/2] (1.23ns)   --->   "%p_ZL26len_embedding_table_stream_1_load_2 = load i11 %p_ZL26len_embedding_table_stream_1_addr_2" [./ComponentStream.h:35]   --->   Operation 88 'load' 'p_ZL26len_embedding_table_stream_1_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 1501> <ROM>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%p_ZL26len_embedding_table_stream_2_addr_2 = getelementptr i3 %p_ZL26len_embedding_table_stream_2, i64 0, i64 %zext_ln35_2" [./ComponentStream.h:35]   --->   Operation 89 'getelementptr' 'p_ZL26len_embedding_table_stream_2_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [2/2] (1.23ns)   --->   "%p_ZL26len_embedding_table_stream_2_load_2 = load i11 %p_ZL26len_embedding_table_stream_2_addr_2" [./ComponentStream.h:35]   --->   Operation 90 'load' 'p_ZL26len_embedding_table_stream_2_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 1501> <ROM>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%p_ZL26len_embedding_table_stream_3_addr_2 = getelementptr i3 %p_ZL26len_embedding_table_stream_3, i64 0, i64 %zext_ln35_2" [./ComponentStream.h:35]   --->   Operation 91 'getelementptr' 'p_ZL26len_embedding_table_stream_3_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [2/2] (1.23ns)   --->   "%p_ZL26len_embedding_table_stream_3_load_2 = load i11 %p_ZL26len_embedding_table_stream_3_addr_2" [./ComponentStream.h:35]   --->   Operation 92 'load' 'p_ZL26len_embedding_table_stream_3_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 1501> <ROM>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%p_ZL26len_embedding_table_stream_4_addr_2 = getelementptr i2 %p_ZL26len_embedding_table_stream_4, i64 0, i64 %zext_ln35_2" [./ComponentStream.h:35]   --->   Operation 93 'getelementptr' 'p_ZL26len_embedding_table_stream_4_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [2/2] (1.23ns)   --->   "%p_ZL26len_embedding_table_stream_4_load_2 = load i11 %p_ZL26len_embedding_table_stream_4_addr_2" [./ComponentStream.h:35]   --->   Operation 94 'load' 'p_ZL26len_embedding_table_stream_4_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 1501> <ROM>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%p_ZL26len_embedding_table_stream_5_addr_2 = getelementptr i2 %p_ZL26len_embedding_table_stream_5, i64 0, i64 %zext_ln35_2" [./ComponentStream.h:35]   --->   Operation 95 'getelementptr' 'p_ZL26len_embedding_table_stream_5_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [2/2] (1.23ns)   --->   "%p_ZL26len_embedding_table_stream_5_load_2 = load i11 %p_ZL26len_embedding_table_stream_5_addr_2" [./ComponentStream.h:35]   --->   Operation 96 'load' 'p_ZL26len_embedding_table_stream_5_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 1501> <ROM>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%p_ZL26len_embedding_table_stream_6_addr_2 = getelementptr i5 %p_ZL26len_embedding_table_stream_6, i64 0, i64 %zext_ln35_2" [./ComponentStream.h:35]   --->   Operation 97 'getelementptr' 'p_ZL26len_embedding_table_stream_6_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [2/2] (1.23ns)   --->   "%p_ZL26len_embedding_table_stream_6_load_2 = load i11 %p_ZL26len_embedding_table_stream_6_addr_2" [./ComponentStream.h:35]   --->   Operation 98 'load' 'p_ZL26len_embedding_table_stream_6_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 1501> <ROM>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%p_ZL26len_embedding_table_stream_7_addr_2 = getelementptr i5 %p_ZL26len_embedding_table_stream_7, i64 0, i64 %zext_ln35_2" [./ComponentStream.h:35]   --->   Operation 99 'getelementptr' 'p_ZL26len_embedding_table_stream_7_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [2/2] (1.23ns)   --->   "%p_ZL26len_embedding_table_stream_7_load_2 = load i11 %p_ZL26len_embedding_table_stream_7_addr_2" [./ComponentStream.h:35]   --->   Operation 100 'load' 'p_ZL26len_embedding_table_stream_7_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 1501> <ROM>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%p_ZL26len_embedding_table_stream_8_addr_2 = getelementptr i5 %p_ZL26len_embedding_table_stream_8, i64 0, i64 %zext_ln35_2" [./ComponentStream.h:35]   --->   Operation 101 'getelementptr' 'p_ZL26len_embedding_table_stream_8_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [2/2] (1.23ns)   --->   "%p_ZL26len_embedding_table_stream_8_load_2 = load i11 %p_ZL26len_embedding_table_stream_8_addr_2" [./ComponentStream.h:35]   --->   Operation 102 'load' 'p_ZL26len_embedding_table_stream_8_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 1501> <ROM>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%p_ZL26len_embedding_table_stream_9_addr_2 = getelementptr i5 %p_ZL26len_embedding_table_stream_9, i64 0, i64 %zext_ln35_2" [./ComponentStream.h:35]   --->   Operation 103 'getelementptr' 'p_ZL26len_embedding_table_stream_9_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [2/2] (1.23ns)   --->   "%p_ZL26len_embedding_table_stream_9_load_2 = load i11 %p_ZL26len_embedding_table_stream_9_addr_2" [./ComponentStream.h:35]   --->   Operation 104 'load' 'p_ZL26len_embedding_table_stream_9_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 1501> <ROM>
ST_1 : Operation 105 [1/1] ( I:1.30ns O:1.30ns )   --->   "%ipd_x_2_read = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %ipd_x_2" [./ComponentStream.h:36]   --->   Operation 105 'read' 'ipd_x_2_read' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 4> <FIFO>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln36_2 = zext i8 %ipd_x_2_read" [./ComponentStream.h:36]   --->   Operation 106 'zext' 'zext_ln36_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%p_ZL26ipd_embedding_table_stream_0_addr_2 = getelementptr i4 %p_ZL26ipd_embedding_table_stream_0, i64 0, i64 %zext_ln36_2" [./ComponentStream.h:36]   --->   Operation 107 'getelementptr' 'p_ZL26ipd_embedding_table_stream_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [2/2] (1.23ns)   --->   "%p_ZL26ipd_embedding_table_stream_0_load_2 = load i12 %p_ZL26ipd_embedding_table_stream_0_addr_2" [./ComponentStream.h:36]   --->   Operation 108 'load' 'p_ZL26ipd_embedding_table_stream_0_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 2561> <ROM>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%p_ZL26ipd_embedding_table_stream_1_addr_2 = getelementptr i4 %p_ZL26ipd_embedding_table_stream_1, i64 0, i64 %zext_ln36_2" [./ComponentStream.h:36]   --->   Operation 109 'getelementptr' 'p_ZL26ipd_embedding_table_stream_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [2/2] (1.23ns)   --->   "%p_ZL26ipd_embedding_table_stream_1_load_2 = load i12 %p_ZL26ipd_embedding_table_stream_1_addr_2" [./ComponentStream.h:36]   --->   Operation 110 'load' 'p_ZL26ipd_embedding_table_stream_1_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 2561> <ROM>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%p_ZL26ipd_embedding_table_stream_2_addr_2 = getelementptr i3 %p_ZL26ipd_embedding_table_stream_2, i64 0, i64 %zext_ln36_2" [./ComponentStream.h:36]   --->   Operation 111 'getelementptr' 'p_ZL26ipd_embedding_table_stream_2_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [2/2] (1.23ns)   --->   "%p_ZL26ipd_embedding_table_stream_2_load_2 = load i12 %p_ZL26ipd_embedding_table_stream_2_addr_2" [./ComponentStream.h:36]   --->   Operation 112 'load' 'p_ZL26ipd_embedding_table_stream_2_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 2561> <ROM>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%p_ZL26ipd_embedding_table_stream_3_addr_2 = getelementptr i3 %p_ZL26ipd_embedding_table_stream_3, i64 0, i64 %zext_ln36_2" [./ComponentStream.h:36]   --->   Operation 113 'getelementptr' 'p_ZL26ipd_embedding_table_stream_3_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [2/2] (1.23ns)   --->   "%p_ZL26ipd_embedding_table_stream_3_load_2 = load i12 %p_ZL26ipd_embedding_table_stream_3_addr_2" [./ComponentStream.h:36]   --->   Operation 114 'load' 'p_ZL26ipd_embedding_table_stream_3_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 2561> <ROM>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%p_ZL26ipd_embedding_table_stream_4_addr_2 = getelementptr i2 %p_ZL26ipd_embedding_table_stream_4, i64 0, i64 %zext_ln36_2" [./ComponentStream.h:36]   --->   Operation 115 'getelementptr' 'p_ZL26ipd_embedding_table_stream_4_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [2/2] (1.23ns)   --->   "%p_ZL26ipd_embedding_table_stream_4_load_2 = load i12 %p_ZL26ipd_embedding_table_stream_4_addr_2" [./ComponentStream.h:36]   --->   Operation 116 'load' 'p_ZL26ipd_embedding_table_stream_4_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 2561> <ROM>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%p_ZL26ipd_embedding_table_stream_5_addr_2 = getelementptr i2 %p_ZL26ipd_embedding_table_stream_5, i64 0, i64 %zext_ln36_2" [./ComponentStream.h:36]   --->   Operation 117 'getelementptr' 'p_ZL26ipd_embedding_table_stream_5_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [2/2] (1.23ns)   --->   "%p_ZL26ipd_embedding_table_stream_5_load_2 = load i12 %p_ZL26ipd_embedding_table_stream_5_addr_2" [./ComponentStream.h:36]   --->   Operation 118 'load' 'p_ZL26ipd_embedding_table_stream_5_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 2561> <ROM>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%p_ZL26ipd_embedding_table_stream_6_addr_2 = getelementptr i5 %p_ZL26ipd_embedding_table_stream_6, i64 0, i64 %zext_ln36_2" [./ComponentStream.h:36]   --->   Operation 119 'getelementptr' 'p_ZL26ipd_embedding_table_stream_6_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [2/2] (1.23ns)   --->   "%p_ZL26ipd_embedding_table_stream_6_load_2 = load i12 %p_ZL26ipd_embedding_table_stream_6_addr_2" [./ComponentStream.h:36]   --->   Operation 120 'load' 'p_ZL26ipd_embedding_table_stream_6_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 2561> <ROM>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%p_ZL26ipd_embedding_table_stream_7_addr_2 = getelementptr i5 %p_ZL26ipd_embedding_table_stream_7, i64 0, i64 %zext_ln36_2" [./ComponentStream.h:36]   --->   Operation 121 'getelementptr' 'p_ZL26ipd_embedding_table_stream_7_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [2/2] (1.23ns)   --->   "%p_ZL26ipd_embedding_table_stream_7_load_2 = load i12 %p_ZL26ipd_embedding_table_stream_7_addr_2" [./ComponentStream.h:36]   --->   Operation 122 'load' 'p_ZL26ipd_embedding_table_stream_7_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 2561> <ROM>
ST_1 : Operation 123 [1/1] ( I:1.30ns O:1.30ns )   --->   "%len_x_3_read = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %len_x_3" [./ComponentStream.h:35]   --->   Operation 123 'read' 'len_x_3_read' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 4> <FIFO>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln35_3 = zext i8 %len_x_3_read" [./ComponentStream.h:35]   --->   Operation 124 'zext' 'zext_ln35_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%p_ZL26len_embedding_table_stream_0_addr_3 = getelementptr i4 %p_ZL26len_embedding_table_stream_0, i64 0, i64 %zext_ln35_3" [./ComponentStream.h:35]   --->   Operation 125 'getelementptr' 'p_ZL26len_embedding_table_stream_0_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [2/2] (1.23ns)   --->   "%p_ZL26len_embedding_table_stream_0_load_3 = load i11 %p_ZL26len_embedding_table_stream_0_addr_3" [./ComponentStream.h:35]   --->   Operation 126 'load' 'p_ZL26len_embedding_table_stream_0_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 1501> <ROM>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%p_ZL26len_embedding_table_stream_1_addr_3 = getelementptr i4 %p_ZL26len_embedding_table_stream_1, i64 0, i64 %zext_ln35_3" [./ComponentStream.h:35]   --->   Operation 127 'getelementptr' 'p_ZL26len_embedding_table_stream_1_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [2/2] (1.23ns)   --->   "%p_ZL26len_embedding_table_stream_1_load_3 = load i11 %p_ZL26len_embedding_table_stream_1_addr_3" [./ComponentStream.h:35]   --->   Operation 128 'load' 'p_ZL26len_embedding_table_stream_1_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 1501> <ROM>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%p_ZL26len_embedding_table_stream_2_addr_3 = getelementptr i3 %p_ZL26len_embedding_table_stream_2, i64 0, i64 %zext_ln35_3" [./ComponentStream.h:35]   --->   Operation 129 'getelementptr' 'p_ZL26len_embedding_table_stream_2_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [2/2] (1.23ns)   --->   "%p_ZL26len_embedding_table_stream_2_load_3 = load i11 %p_ZL26len_embedding_table_stream_2_addr_3" [./ComponentStream.h:35]   --->   Operation 130 'load' 'p_ZL26len_embedding_table_stream_2_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 1501> <ROM>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%p_ZL26len_embedding_table_stream_3_addr_3 = getelementptr i3 %p_ZL26len_embedding_table_stream_3, i64 0, i64 %zext_ln35_3" [./ComponentStream.h:35]   --->   Operation 131 'getelementptr' 'p_ZL26len_embedding_table_stream_3_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [2/2] (1.23ns)   --->   "%p_ZL26len_embedding_table_stream_3_load_3 = load i11 %p_ZL26len_embedding_table_stream_3_addr_3" [./ComponentStream.h:35]   --->   Operation 132 'load' 'p_ZL26len_embedding_table_stream_3_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 1501> <ROM>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%p_ZL26len_embedding_table_stream_4_addr_3 = getelementptr i2 %p_ZL26len_embedding_table_stream_4, i64 0, i64 %zext_ln35_3" [./ComponentStream.h:35]   --->   Operation 133 'getelementptr' 'p_ZL26len_embedding_table_stream_4_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [2/2] (1.23ns)   --->   "%p_ZL26len_embedding_table_stream_4_load_3 = load i11 %p_ZL26len_embedding_table_stream_4_addr_3" [./ComponentStream.h:35]   --->   Operation 134 'load' 'p_ZL26len_embedding_table_stream_4_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 1501> <ROM>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%p_ZL26len_embedding_table_stream_5_addr_3 = getelementptr i2 %p_ZL26len_embedding_table_stream_5, i64 0, i64 %zext_ln35_3" [./ComponentStream.h:35]   --->   Operation 135 'getelementptr' 'p_ZL26len_embedding_table_stream_5_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [2/2] (1.23ns)   --->   "%p_ZL26len_embedding_table_stream_5_load_3 = load i11 %p_ZL26len_embedding_table_stream_5_addr_3" [./ComponentStream.h:35]   --->   Operation 136 'load' 'p_ZL26len_embedding_table_stream_5_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 1501> <ROM>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%p_ZL26len_embedding_table_stream_6_addr_3 = getelementptr i5 %p_ZL26len_embedding_table_stream_6, i64 0, i64 %zext_ln35_3" [./ComponentStream.h:35]   --->   Operation 137 'getelementptr' 'p_ZL26len_embedding_table_stream_6_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [2/2] (1.23ns)   --->   "%p_ZL26len_embedding_table_stream_6_load_3 = load i11 %p_ZL26len_embedding_table_stream_6_addr_3" [./ComponentStream.h:35]   --->   Operation 138 'load' 'p_ZL26len_embedding_table_stream_6_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 1501> <ROM>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%p_ZL26len_embedding_table_stream_7_addr_3 = getelementptr i5 %p_ZL26len_embedding_table_stream_7, i64 0, i64 %zext_ln35_3" [./ComponentStream.h:35]   --->   Operation 139 'getelementptr' 'p_ZL26len_embedding_table_stream_7_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [2/2] (1.23ns)   --->   "%p_ZL26len_embedding_table_stream_7_load_3 = load i11 %p_ZL26len_embedding_table_stream_7_addr_3" [./ComponentStream.h:35]   --->   Operation 140 'load' 'p_ZL26len_embedding_table_stream_7_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 1501> <ROM>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%p_ZL26len_embedding_table_stream_8_addr_3 = getelementptr i5 %p_ZL26len_embedding_table_stream_8, i64 0, i64 %zext_ln35_3" [./ComponentStream.h:35]   --->   Operation 141 'getelementptr' 'p_ZL26len_embedding_table_stream_8_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [2/2] (1.23ns)   --->   "%p_ZL26len_embedding_table_stream_8_load_3 = load i11 %p_ZL26len_embedding_table_stream_8_addr_3" [./ComponentStream.h:35]   --->   Operation 142 'load' 'p_ZL26len_embedding_table_stream_8_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 1501> <ROM>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%p_ZL26len_embedding_table_stream_9_addr_3 = getelementptr i5 %p_ZL26len_embedding_table_stream_9, i64 0, i64 %zext_ln35_3" [./ComponentStream.h:35]   --->   Operation 143 'getelementptr' 'p_ZL26len_embedding_table_stream_9_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [2/2] (1.23ns)   --->   "%p_ZL26len_embedding_table_stream_9_load_3 = load i11 %p_ZL26len_embedding_table_stream_9_addr_3" [./ComponentStream.h:35]   --->   Operation 144 'load' 'p_ZL26len_embedding_table_stream_9_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 1501> <ROM>
ST_1 : Operation 145 [1/1] ( I:1.30ns O:1.30ns )   --->   "%ipd_x_3_read = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %ipd_x_3" [./ComponentStream.h:36]   --->   Operation 145 'read' 'ipd_x_3_read' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 4> <FIFO>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%zext_ln36_3 = zext i8 %ipd_x_3_read" [./ComponentStream.h:36]   --->   Operation 146 'zext' 'zext_ln36_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%p_ZL26ipd_embedding_table_stream_0_addr_3 = getelementptr i4 %p_ZL26ipd_embedding_table_stream_0, i64 0, i64 %zext_ln36_3" [./ComponentStream.h:36]   --->   Operation 147 'getelementptr' 'p_ZL26ipd_embedding_table_stream_0_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 148 [2/2] (1.23ns)   --->   "%p_ZL26ipd_embedding_table_stream_0_load_3 = load i12 %p_ZL26ipd_embedding_table_stream_0_addr_3" [./ComponentStream.h:36]   --->   Operation 148 'load' 'p_ZL26ipd_embedding_table_stream_0_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 2561> <ROM>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%p_ZL26ipd_embedding_table_stream_1_addr_3 = getelementptr i4 %p_ZL26ipd_embedding_table_stream_1, i64 0, i64 %zext_ln36_3" [./ComponentStream.h:36]   --->   Operation 149 'getelementptr' 'p_ZL26ipd_embedding_table_stream_1_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 150 [2/2] (1.23ns)   --->   "%p_ZL26ipd_embedding_table_stream_1_load_3 = load i12 %p_ZL26ipd_embedding_table_stream_1_addr_3" [./ComponentStream.h:36]   --->   Operation 150 'load' 'p_ZL26ipd_embedding_table_stream_1_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 2561> <ROM>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%p_ZL26ipd_embedding_table_stream_2_addr_3 = getelementptr i3 %p_ZL26ipd_embedding_table_stream_2, i64 0, i64 %zext_ln36_3" [./ComponentStream.h:36]   --->   Operation 151 'getelementptr' 'p_ZL26ipd_embedding_table_stream_2_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 152 [2/2] (1.23ns)   --->   "%p_ZL26ipd_embedding_table_stream_2_load_3 = load i12 %p_ZL26ipd_embedding_table_stream_2_addr_3" [./ComponentStream.h:36]   --->   Operation 152 'load' 'p_ZL26ipd_embedding_table_stream_2_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 2561> <ROM>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%p_ZL26ipd_embedding_table_stream_3_addr_3 = getelementptr i3 %p_ZL26ipd_embedding_table_stream_3, i64 0, i64 %zext_ln36_3" [./ComponentStream.h:36]   --->   Operation 153 'getelementptr' 'p_ZL26ipd_embedding_table_stream_3_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 154 [2/2] (1.23ns)   --->   "%p_ZL26ipd_embedding_table_stream_3_load_3 = load i12 %p_ZL26ipd_embedding_table_stream_3_addr_3" [./ComponentStream.h:36]   --->   Operation 154 'load' 'p_ZL26ipd_embedding_table_stream_3_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 2561> <ROM>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%p_ZL26ipd_embedding_table_stream_4_addr_3 = getelementptr i2 %p_ZL26ipd_embedding_table_stream_4, i64 0, i64 %zext_ln36_3" [./ComponentStream.h:36]   --->   Operation 155 'getelementptr' 'p_ZL26ipd_embedding_table_stream_4_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 156 [2/2] (1.23ns)   --->   "%p_ZL26ipd_embedding_table_stream_4_load_3 = load i12 %p_ZL26ipd_embedding_table_stream_4_addr_3" [./ComponentStream.h:36]   --->   Operation 156 'load' 'p_ZL26ipd_embedding_table_stream_4_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 2561> <ROM>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%p_ZL26ipd_embedding_table_stream_5_addr_3 = getelementptr i2 %p_ZL26ipd_embedding_table_stream_5, i64 0, i64 %zext_ln36_3" [./ComponentStream.h:36]   --->   Operation 157 'getelementptr' 'p_ZL26ipd_embedding_table_stream_5_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 158 [2/2] (1.23ns)   --->   "%p_ZL26ipd_embedding_table_stream_5_load_3 = load i12 %p_ZL26ipd_embedding_table_stream_5_addr_3" [./ComponentStream.h:36]   --->   Operation 158 'load' 'p_ZL26ipd_embedding_table_stream_5_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 2561> <ROM>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%p_ZL26ipd_embedding_table_stream_6_addr_3 = getelementptr i5 %p_ZL26ipd_embedding_table_stream_6, i64 0, i64 %zext_ln36_3" [./ComponentStream.h:36]   --->   Operation 159 'getelementptr' 'p_ZL26ipd_embedding_table_stream_6_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 160 [2/2] (1.23ns)   --->   "%p_ZL26ipd_embedding_table_stream_6_load_3 = load i12 %p_ZL26ipd_embedding_table_stream_6_addr_3" [./ComponentStream.h:36]   --->   Operation 160 'load' 'p_ZL26ipd_embedding_table_stream_6_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 2561> <ROM>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%p_ZL26ipd_embedding_table_stream_7_addr_3 = getelementptr i5 %p_ZL26ipd_embedding_table_stream_7, i64 0, i64 %zext_ln36_3" [./ComponentStream.h:36]   --->   Operation 161 'getelementptr' 'p_ZL26ipd_embedding_table_stream_7_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 162 [2/2] (1.23ns)   --->   "%p_ZL26ipd_embedding_table_stream_7_load_3 = load i12 %p_ZL26ipd_embedding_table_stream_7_addr_3" [./ComponentStream.h:36]   --->   Operation 162 'load' 'p_ZL26ipd_embedding_table_stream_7_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 2561> <ROM>
ST_1 : Operation 163 [1/1] ( I:1.30ns O:1.30ns )   --->   "%len_x_4_read = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %len_x_4" [./ComponentStream.h:35]   --->   Operation 163 'read' 'len_x_4_read' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 4> <FIFO>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%zext_ln35_4 = zext i8 %len_x_4_read" [./ComponentStream.h:35]   --->   Operation 164 'zext' 'zext_ln35_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%p_ZL26len_embedding_table_stream_0_addr_4 = getelementptr i4 %p_ZL26len_embedding_table_stream_0, i64 0, i64 %zext_ln35_4" [./ComponentStream.h:35]   --->   Operation 165 'getelementptr' 'p_ZL26len_embedding_table_stream_0_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 166 [2/2] (1.23ns)   --->   "%p_ZL26len_embedding_table_stream_0_load_4 = load i11 %p_ZL26len_embedding_table_stream_0_addr_4" [./ComponentStream.h:35]   --->   Operation 166 'load' 'p_ZL26len_embedding_table_stream_0_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 1501> <ROM>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%p_ZL26len_embedding_table_stream_1_addr_4 = getelementptr i4 %p_ZL26len_embedding_table_stream_1, i64 0, i64 %zext_ln35_4" [./ComponentStream.h:35]   --->   Operation 167 'getelementptr' 'p_ZL26len_embedding_table_stream_1_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 168 [2/2] (1.23ns)   --->   "%p_ZL26len_embedding_table_stream_1_load_4 = load i11 %p_ZL26len_embedding_table_stream_1_addr_4" [./ComponentStream.h:35]   --->   Operation 168 'load' 'p_ZL26len_embedding_table_stream_1_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 1501> <ROM>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%p_ZL26len_embedding_table_stream_2_addr_4 = getelementptr i3 %p_ZL26len_embedding_table_stream_2, i64 0, i64 %zext_ln35_4" [./ComponentStream.h:35]   --->   Operation 169 'getelementptr' 'p_ZL26len_embedding_table_stream_2_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 170 [2/2] (1.23ns)   --->   "%p_ZL26len_embedding_table_stream_2_load_4 = load i11 %p_ZL26len_embedding_table_stream_2_addr_4" [./ComponentStream.h:35]   --->   Operation 170 'load' 'p_ZL26len_embedding_table_stream_2_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 1501> <ROM>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "%p_ZL26len_embedding_table_stream_3_addr_4 = getelementptr i3 %p_ZL26len_embedding_table_stream_3, i64 0, i64 %zext_ln35_4" [./ComponentStream.h:35]   --->   Operation 171 'getelementptr' 'p_ZL26len_embedding_table_stream_3_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 172 [2/2] (1.23ns)   --->   "%p_ZL26len_embedding_table_stream_3_load_4 = load i11 %p_ZL26len_embedding_table_stream_3_addr_4" [./ComponentStream.h:35]   --->   Operation 172 'load' 'p_ZL26len_embedding_table_stream_3_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 1501> <ROM>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "%p_ZL26len_embedding_table_stream_4_addr_4 = getelementptr i2 %p_ZL26len_embedding_table_stream_4, i64 0, i64 %zext_ln35_4" [./ComponentStream.h:35]   --->   Operation 173 'getelementptr' 'p_ZL26len_embedding_table_stream_4_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 174 [2/2] (1.23ns)   --->   "%p_ZL26len_embedding_table_stream_4_load_4 = load i11 %p_ZL26len_embedding_table_stream_4_addr_4" [./ComponentStream.h:35]   --->   Operation 174 'load' 'p_ZL26len_embedding_table_stream_4_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 1501> <ROM>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "%p_ZL26len_embedding_table_stream_5_addr_4 = getelementptr i2 %p_ZL26len_embedding_table_stream_5, i64 0, i64 %zext_ln35_4" [./ComponentStream.h:35]   --->   Operation 175 'getelementptr' 'p_ZL26len_embedding_table_stream_5_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 176 [2/2] (1.23ns)   --->   "%p_ZL26len_embedding_table_stream_5_load_4 = load i11 %p_ZL26len_embedding_table_stream_5_addr_4" [./ComponentStream.h:35]   --->   Operation 176 'load' 'p_ZL26len_embedding_table_stream_5_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 1501> <ROM>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "%p_ZL26len_embedding_table_stream_6_addr_4 = getelementptr i5 %p_ZL26len_embedding_table_stream_6, i64 0, i64 %zext_ln35_4" [./ComponentStream.h:35]   --->   Operation 177 'getelementptr' 'p_ZL26len_embedding_table_stream_6_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 178 [2/2] (1.23ns)   --->   "%p_ZL26len_embedding_table_stream_6_load_4 = load i11 %p_ZL26len_embedding_table_stream_6_addr_4" [./ComponentStream.h:35]   --->   Operation 178 'load' 'p_ZL26len_embedding_table_stream_6_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 1501> <ROM>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "%p_ZL26len_embedding_table_stream_7_addr_4 = getelementptr i5 %p_ZL26len_embedding_table_stream_7, i64 0, i64 %zext_ln35_4" [./ComponentStream.h:35]   --->   Operation 179 'getelementptr' 'p_ZL26len_embedding_table_stream_7_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 180 [2/2] (1.23ns)   --->   "%p_ZL26len_embedding_table_stream_7_load_4 = load i11 %p_ZL26len_embedding_table_stream_7_addr_4" [./ComponentStream.h:35]   --->   Operation 180 'load' 'p_ZL26len_embedding_table_stream_7_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 1501> <ROM>
ST_1 : Operation 181 [1/1] (0.00ns)   --->   "%p_ZL26len_embedding_table_stream_8_addr_4 = getelementptr i5 %p_ZL26len_embedding_table_stream_8, i64 0, i64 %zext_ln35_4" [./ComponentStream.h:35]   --->   Operation 181 'getelementptr' 'p_ZL26len_embedding_table_stream_8_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 182 [2/2] (1.23ns)   --->   "%p_ZL26len_embedding_table_stream_8_load_4 = load i11 %p_ZL26len_embedding_table_stream_8_addr_4" [./ComponentStream.h:35]   --->   Operation 182 'load' 'p_ZL26len_embedding_table_stream_8_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 1501> <ROM>
ST_1 : Operation 183 [1/1] (0.00ns)   --->   "%p_ZL26len_embedding_table_stream_9_addr_4 = getelementptr i5 %p_ZL26len_embedding_table_stream_9, i64 0, i64 %zext_ln35_4" [./ComponentStream.h:35]   --->   Operation 183 'getelementptr' 'p_ZL26len_embedding_table_stream_9_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 184 [2/2] (1.23ns)   --->   "%p_ZL26len_embedding_table_stream_9_load_4 = load i11 %p_ZL26len_embedding_table_stream_9_addr_4" [./ComponentStream.h:35]   --->   Operation 184 'load' 'p_ZL26len_embedding_table_stream_9_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 1501> <ROM>
ST_1 : Operation 185 [1/1] ( I:1.30ns O:1.30ns )   --->   "%ipd_x_4_read = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %ipd_x_4" [./ComponentStream.h:36]   --->   Operation 185 'read' 'ipd_x_4_read' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 4> <FIFO>
ST_1 : Operation 186 [1/1] (0.00ns)   --->   "%zext_ln36_4 = zext i8 %ipd_x_4_read" [./ComponentStream.h:36]   --->   Operation 186 'zext' 'zext_ln36_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 187 [1/1] (0.00ns)   --->   "%p_ZL26ipd_embedding_table_stream_0_addr_4 = getelementptr i4 %p_ZL26ipd_embedding_table_stream_0, i64 0, i64 %zext_ln36_4" [./ComponentStream.h:36]   --->   Operation 187 'getelementptr' 'p_ZL26ipd_embedding_table_stream_0_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 188 [2/2] (1.23ns)   --->   "%p_ZL26ipd_embedding_table_stream_0_load_4 = load i12 %p_ZL26ipd_embedding_table_stream_0_addr_4" [./ComponentStream.h:36]   --->   Operation 188 'load' 'p_ZL26ipd_embedding_table_stream_0_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 2561> <ROM>
ST_1 : Operation 189 [1/1] (0.00ns)   --->   "%p_ZL26ipd_embedding_table_stream_1_addr_4 = getelementptr i4 %p_ZL26ipd_embedding_table_stream_1, i64 0, i64 %zext_ln36_4" [./ComponentStream.h:36]   --->   Operation 189 'getelementptr' 'p_ZL26ipd_embedding_table_stream_1_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 190 [2/2] (1.23ns)   --->   "%p_ZL26ipd_embedding_table_stream_1_load_4 = load i12 %p_ZL26ipd_embedding_table_stream_1_addr_4" [./ComponentStream.h:36]   --->   Operation 190 'load' 'p_ZL26ipd_embedding_table_stream_1_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 2561> <ROM>
ST_1 : Operation 191 [1/1] (0.00ns)   --->   "%p_ZL26ipd_embedding_table_stream_2_addr_4 = getelementptr i3 %p_ZL26ipd_embedding_table_stream_2, i64 0, i64 %zext_ln36_4" [./ComponentStream.h:36]   --->   Operation 191 'getelementptr' 'p_ZL26ipd_embedding_table_stream_2_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 192 [2/2] (1.23ns)   --->   "%p_ZL26ipd_embedding_table_stream_2_load_4 = load i12 %p_ZL26ipd_embedding_table_stream_2_addr_4" [./ComponentStream.h:36]   --->   Operation 192 'load' 'p_ZL26ipd_embedding_table_stream_2_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 2561> <ROM>
ST_1 : Operation 193 [1/1] (0.00ns)   --->   "%p_ZL26ipd_embedding_table_stream_3_addr_4 = getelementptr i3 %p_ZL26ipd_embedding_table_stream_3, i64 0, i64 %zext_ln36_4" [./ComponentStream.h:36]   --->   Operation 193 'getelementptr' 'p_ZL26ipd_embedding_table_stream_3_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 194 [2/2] (1.23ns)   --->   "%p_ZL26ipd_embedding_table_stream_3_load_4 = load i12 %p_ZL26ipd_embedding_table_stream_3_addr_4" [./ComponentStream.h:36]   --->   Operation 194 'load' 'p_ZL26ipd_embedding_table_stream_3_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 2561> <ROM>
ST_1 : Operation 195 [1/1] (0.00ns)   --->   "%p_ZL26ipd_embedding_table_stream_4_addr_4 = getelementptr i2 %p_ZL26ipd_embedding_table_stream_4, i64 0, i64 %zext_ln36_4" [./ComponentStream.h:36]   --->   Operation 195 'getelementptr' 'p_ZL26ipd_embedding_table_stream_4_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 196 [2/2] (1.23ns)   --->   "%p_ZL26ipd_embedding_table_stream_4_load_4 = load i12 %p_ZL26ipd_embedding_table_stream_4_addr_4" [./ComponentStream.h:36]   --->   Operation 196 'load' 'p_ZL26ipd_embedding_table_stream_4_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 2561> <ROM>
ST_1 : Operation 197 [1/1] (0.00ns)   --->   "%p_ZL26ipd_embedding_table_stream_5_addr_4 = getelementptr i2 %p_ZL26ipd_embedding_table_stream_5, i64 0, i64 %zext_ln36_4" [./ComponentStream.h:36]   --->   Operation 197 'getelementptr' 'p_ZL26ipd_embedding_table_stream_5_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 198 [2/2] (1.23ns)   --->   "%p_ZL26ipd_embedding_table_stream_5_load_4 = load i12 %p_ZL26ipd_embedding_table_stream_5_addr_4" [./ComponentStream.h:36]   --->   Operation 198 'load' 'p_ZL26ipd_embedding_table_stream_5_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 2561> <ROM>
ST_1 : Operation 199 [1/1] (0.00ns)   --->   "%p_ZL26ipd_embedding_table_stream_6_addr_4 = getelementptr i5 %p_ZL26ipd_embedding_table_stream_6, i64 0, i64 %zext_ln36_4" [./ComponentStream.h:36]   --->   Operation 199 'getelementptr' 'p_ZL26ipd_embedding_table_stream_6_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 200 [2/2] (1.23ns)   --->   "%p_ZL26ipd_embedding_table_stream_6_load_4 = load i12 %p_ZL26ipd_embedding_table_stream_6_addr_4" [./ComponentStream.h:36]   --->   Operation 200 'load' 'p_ZL26ipd_embedding_table_stream_6_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 2561> <ROM>
ST_1 : Operation 201 [1/1] (0.00ns)   --->   "%p_ZL26ipd_embedding_table_stream_7_addr_4 = getelementptr i5 %p_ZL26ipd_embedding_table_stream_7, i64 0, i64 %zext_ln36_4" [./ComponentStream.h:36]   --->   Operation 201 'getelementptr' 'p_ZL26ipd_embedding_table_stream_7_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 202 [2/2] (1.23ns)   --->   "%p_ZL26ipd_embedding_table_stream_7_load_4 = load i12 %p_ZL26ipd_embedding_table_stream_7_addr_4" [./ComponentStream.h:36]   --->   Operation 202 'load' 'p_ZL26ipd_embedding_table_stream_7_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 2561> <ROM>
ST_1 : Operation 203 [1/1] ( I:1.30ns O:1.30ns )   --->   "%len_x_5_read = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %len_x_5" [./ComponentStream.h:35]   --->   Operation 203 'read' 'len_x_5_read' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 4> <FIFO>
ST_1 : Operation 204 [1/1] (0.00ns)   --->   "%zext_ln35_5 = zext i8 %len_x_5_read" [./ComponentStream.h:35]   --->   Operation 204 'zext' 'zext_ln35_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 205 [1/1] (0.00ns)   --->   "%p_ZL26len_embedding_table_stream_0_addr_5 = getelementptr i4 %p_ZL26len_embedding_table_stream_0, i64 0, i64 %zext_ln35_5" [./ComponentStream.h:35]   --->   Operation 205 'getelementptr' 'p_ZL26len_embedding_table_stream_0_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 206 [2/2] (1.23ns)   --->   "%p_ZL26len_embedding_table_stream_0_load_5 = load i11 %p_ZL26len_embedding_table_stream_0_addr_5" [./ComponentStream.h:35]   --->   Operation 206 'load' 'p_ZL26len_embedding_table_stream_0_load_5' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 1501> <ROM>
ST_1 : Operation 207 [1/1] (0.00ns)   --->   "%p_ZL26len_embedding_table_stream_1_addr_5 = getelementptr i4 %p_ZL26len_embedding_table_stream_1, i64 0, i64 %zext_ln35_5" [./ComponentStream.h:35]   --->   Operation 207 'getelementptr' 'p_ZL26len_embedding_table_stream_1_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 208 [2/2] (1.23ns)   --->   "%p_ZL26len_embedding_table_stream_1_load_5 = load i11 %p_ZL26len_embedding_table_stream_1_addr_5" [./ComponentStream.h:35]   --->   Operation 208 'load' 'p_ZL26len_embedding_table_stream_1_load_5' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 1501> <ROM>
ST_1 : Operation 209 [1/1] (0.00ns)   --->   "%p_ZL26len_embedding_table_stream_2_addr_5 = getelementptr i3 %p_ZL26len_embedding_table_stream_2, i64 0, i64 %zext_ln35_5" [./ComponentStream.h:35]   --->   Operation 209 'getelementptr' 'p_ZL26len_embedding_table_stream_2_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 210 [2/2] (1.23ns)   --->   "%p_ZL26len_embedding_table_stream_2_load_5 = load i11 %p_ZL26len_embedding_table_stream_2_addr_5" [./ComponentStream.h:35]   --->   Operation 210 'load' 'p_ZL26len_embedding_table_stream_2_load_5' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 1501> <ROM>
ST_1 : Operation 211 [1/1] (0.00ns)   --->   "%p_ZL26len_embedding_table_stream_3_addr_5 = getelementptr i3 %p_ZL26len_embedding_table_stream_3, i64 0, i64 %zext_ln35_5" [./ComponentStream.h:35]   --->   Operation 211 'getelementptr' 'p_ZL26len_embedding_table_stream_3_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 212 [2/2] (1.23ns)   --->   "%p_ZL26len_embedding_table_stream_3_load_5 = load i11 %p_ZL26len_embedding_table_stream_3_addr_5" [./ComponentStream.h:35]   --->   Operation 212 'load' 'p_ZL26len_embedding_table_stream_3_load_5' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 1501> <ROM>
ST_1 : Operation 213 [1/1] (0.00ns)   --->   "%p_ZL26len_embedding_table_stream_4_addr_5 = getelementptr i2 %p_ZL26len_embedding_table_stream_4, i64 0, i64 %zext_ln35_5" [./ComponentStream.h:35]   --->   Operation 213 'getelementptr' 'p_ZL26len_embedding_table_stream_4_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 214 [2/2] (1.23ns)   --->   "%p_ZL26len_embedding_table_stream_4_load_5 = load i11 %p_ZL26len_embedding_table_stream_4_addr_5" [./ComponentStream.h:35]   --->   Operation 214 'load' 'p_ZL26len_embedding_table_stream_4_load_5' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 1501> <ROM>
ST_1 : Operation 215 [1/1] (0.00ns)   --->   "%p_ZL26len_embedding_table_stream_5_addr_5 = getelementptr i2 %p_ZL26len_embedding_table_stream_5, i64 0, i64 %zext_ln35_5" [./ComponentStream.h:35]   --->   Operation 215 'getelementptr' 'p_ZL26len_embedding_table_stream_5_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 216 [2/2] (1.23ns)   --->   "%p_ZL26len_embedding_table_stream_5_load_5 = load i11 %p_ZL26len_embedding_table_stream_5_addr_5" [./ComponentStream.h:35]   --->   Operation 216 'load' 'p_ZL26len_embedding_table_stream_5_load_5' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 1501> <ROM>
ST_1 : Operation 217 [1/1] (0.00ns)   --->   "%p_ZL26len_embedding_table_stream_6_addr_5 = getelementptr i5 %p_ZL26len_embedding_table_stream_6, i64 0, i64 %zext_ln35_5" [./ComponentStream.h:35]   --->   Operation 217 'getelementptr' 'p_ZL26len_embedding_table_stream_6_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 218 [2/2] (1.23ns)   --->   "%p_ZL26len_embedding_table_stream_6_load_5 = load i11 %p_ZL26len_embedding_table_stream_6_addr_5" [./ComponentStream.h:35]   --->   Operation 218 'load' 'p_ZL26len_embedding_table_stream_6_load_5' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 1501> <ROM>
ST_1 : Operation 219 [1/1] (0.00ns)   --->   "%p_ZL26len_embedding_table_stream_7_addr_5 = getelementptr i5 %p_ZL26len_embedding_table_stream_7, i64 0, i64 %zext_ln35_5" [./ComponentStream.h:35]   --->   Operation 219 'getelementptr' 'p_ZL26len_embedding_table_stream_7_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 220 [2/2] (1.23ns)   --->   "%p_ZL26len_embedding_table_stream_7_load_5 = load i11 %p_ZL26len_embedding_table_stream_7_addr_5" [./ComponentStream.h:35]   --->   Operation 220 'load' 'p_ZL26len_embedding_table_stream_7_load_5' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 1501> <ROM>
ST_1 : Operation 221 [1/1] (0.00ns)   --->   "%p_ZL26len_embedding_table_stream_8_addr_5 = getelementptr i5 %p_ZL26len_embedding_table_stream_8, i64 0, i64 %zext_ln35_5" [./ComponentStream.h:35]   --->   Operation 221 'getelementptr' 'p_ZL26len_embedding_table_stream_8_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 222 [2/2] (1.23ns)   --->   "%p_ZL26len_embedding_table_stream_8_load_5 = load i11 %p_ZL26len_embedding_table_stream_8_addr_5" [./ComponentStream.h:35]   --->   Operation 222 'load' 'p_ZL26len_embedding_table_stream_8_load_5' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 1501> <ROM>
ST_1 : Operation 223 [1/1] (0.00ns)   --->   "%p_ZL26len_embedding_table_stream_9_addr_5 = getelementptr i5 %p_ZL26len_embedding_table_stream_9, i64 0, i64 %zext_ln35_5" [./ComponentStream.h:35]   --->   Operation 223 'getelementptr' 'p_ZL26len_embedding_table_stream_9_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 224 [2/2] (1.23ns)   --->   "%p_ZL26len_embedding_table_stream_9_load_5 = load i11 %p_ZL26len_embedding_table_stream_9_addr_5" [./ComponentStream.h:35]   --->   Operation 224 'load' 'p_ZL26len_embedding_table_stream_9_load_5' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 1501> <ROM>
ST_1 : Operation 225 [1/1] ( I:1.30ns O:1.30ns )   --->   "%ipd_x_5_read = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %ipd_x_5" [./ComponentStream.h:36]   --->   Operation 225 'read' 'ipd_x_5_read' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 4> <FIFO>
ST_1 : Operation 226 [1/1] (0.00ns)   --->   "%zext_ln36_5 = zext i8 %ipd_x_5_read" [./ComponentStream.h:36]   --->   Operation 226 'zext' 'zext_ln36_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 227 [1/1] (0.00ns)   --->   "%p_ZL26ipd_embedding_table_stream_0_addr_5 = getelementptr i4 %p_ZL26ipd_embedding_table_stream_0, i64 0, i64 %zext_ln36_5" [./ComponentStream.h:36]   --->   Operation 227 'getelementptr' 'p_ZL26ipd_embedding_table_stream_0_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 228 [2/2] (1.23ns)   --->   "%p_ZL26ipd_embedding_table_stream_0_load_5 = load i12 %p_ZL26ipd_embedding_table_stream_0_addr_5" [./ComponentStream.h:36]   --->   Operation 228 'load' 'p_ZL26ipd_embedding_table_stream_0_load_5' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 2561> <ROM>
ST_1 : Operation 229 [1/1] (0.00ns)   --->   "%p_ZL26ipd_embedding_table_stream_1_addr_5 = getelementptr i4 %p_ZL26ipd_embedding_table_stream_1, i64 0, i64 %zext_ln36_5" [./ComponentStream.h:36]   --->   Operation 229 'getelementptr' 'p_ZL26ipd_embedding_table_stream_1_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 230 [2/2] (1.23ns)   --->   "%p_ZL26ipd_embedding_table_stream_1_load_5 = load i12 %p_ZL26ipd_embedding_table_stream_1_addr_5" [./ComponentStream.h:36]   --->   Operation 230 'load' 'p_ZL26ipd_embedding_table_stream_1_load_5' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 2561> <ROM>
ST_1 : Operation 231 [1/1] (0.00ns)   --->   "%p_ZL26ipd_embedding_table_stream_2_addr_5 = getelementptr i3 %p_ZL26ipd_embedding_table_stream_2, i64 0, i64 %zext_ln36_5" [./ComponentStream.h:36]   --->   Operation 231 'getelementptr' 'p_ZL26ipd_embedding_table_stream_2_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 232 [2/2] (1.23ns)   --->   "%p_ZL26ipd_embedding_table_stream_2_load_5 = load i12 %p_ZL26ipd_embedding_table_stream_2_addr_5" [./ComponentStream.h:36]   --->   Operation 232 'load' 'p_ZL26ipd_embedding_table_stream_2_load_5' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 2561> <ROM>
ST_1 : Operation 233 [1/1] (0.00ns)   --->   "%p_ZL26ipd_embedding_table_stream_3_addr_5 = getelementptr i3 %p_ZL26ipd_embedding_table_stream_3, i64 0, i64 %zext_ln36_5" [./ComponentStream.h:36]   --->   Operation 233 'getelementptr' 'p_ZL26ipd_embedding_table_stream_3_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 234 [2/2] (1.23ns)   --->   "%p_ZL26ipd_embedding_table_stream_3_load_5 = load i12 %p_ZL26ipd_embedding_table_stream_3_addr_5" [./ComponentStream.h:36]   --->   Operation 234 'load' 'p_ZL26ipd_embedding_table_stream_3_load_5' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 2561> <ROM>
ST_1 : Operation 235 [1/1] (0.00ns)   --->   "%p_ZL26ipd_embedding_table_stream_4_addr_5 = getelementptr i2 %p_ZL26ipd_embedding_table_stream_4, i64 0, i64 %zext_ln36_5" [./ComponentStream.h:36]   --->   Operation 235 'getelementptr' 'p_ZL26ipd_embedding_table_stream_4_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 236 [2/2] (1.23ns)   --->   "%p_ZL26ipd_embedding_table_stream_4_load_5 = load i12 %p_ZL26ipd_embedding_table_stream_4_addr_5" [./ComponentStream.h:36]   --->   Operation 236 'load' 'p_ZL26ipd_embedding_table_stream_4_load_5' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 2561> <ROM>
ST_1 : Operation 237 [1/1] (0.00ns)   --->   "%p_ZL26ipd_embedding_table_stream_5_addr_5 = getelementptr i2 %p_ZL26ipd_embedding_table_stream_5, i64 0, i64 %zext_ln36_5" [./ComponentStream.h:36]   --->   Operation 237 'getelementptr' 'p_ZL26ipd_embedding_table_stream_5_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 238 [2/2] (1.23ns)   --->   "%p_ZL26ipd_embedding_table_stream_5_load_5 = load i12 %p_ZL26ipd_embedding_table_stream_5_addr_5" [./ComponentStream.h:36]   --->   Operation 238 'load' 'p_ZL26ipd_embedding_table_stream_5_load_5' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 2561> <ROM>
ST_1 : Operation 239 [1/1] (0.00ns)   --->   "%p_ZL26ipd_embedding_table_stream_6_addr_5 = getelementptr i5 %p_ZL26ipd_embedding_table_stream_6, i64 0, i64 %zext_ln36_5" [./ComponentStream.h:36]   --->   Operation 239 'getelementptr' 'p_ZL26ipd_embedding_table_stream_6_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 240 [2/2] (1.23ns)   --->   "%p_ZL26ipd_embedding_table_stream_6_load_5 = load i12 %p_ZL26ipd_embedding_table_stream_6_addr_5" [./ComponentStream.h:36]   --->   Operation 240 'load' 'p_ZL26ipd_embedding_table_stream_6_load_5' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 2561> <ROM>
ST_1 : Operation 241 [1/1] (0.00ns)   --->   "%p_ZL26ipd_embedding_table_stream_7_addr_5 = getelementptr i5 %p_ZL26ipd_embedding_table_stream_7, i64 0, i64 %zext_ln36_5" [./ComponentStream.h:36]   --->   Operation 241 'getelementptr' 'p_ZL26ipd_embedding_table_stream_7_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 242 [2/2] (1.23ns)   --->   "%p_ZL26ipd_embedding_table_stream_7_load_5 = load i12 %p_ZL26ipd_embedding_table_stream_7_addr_5" [./ComponentStream.h:36]   --->   Operation 242 'load' 'p_ZL26ipd_embedding_table_stream_7_load_5' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 2561> <ROM>
ST_1 : Operation 243 [1/1] ( I:1.30ns O:1.30ns )   --->   "%len_x_6_read = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %len_x_6" [./ComponentStream.h:35]   --->   Operation 243 'read' 'len_x_6_read' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 4> <FIFO>
ST_1 : Operation 244 [1/1] (0.00ns)   --->   "%zext_ln35_6 = zext i8 %len_x_6_read" [./ComponentStream.h:35]   --->   Operation 244 'zext' 'zext_ln35_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 245 [1/1] (0.00ns)   --->   "%p_ZL26len_embedding_table_stream_0_addr_6 = getelementptr i4 %p_ZL26len_embedding_table_stream_0, i64 0, i64 %zext_ln35_6" [./ComponentStream.h:35]   --->   Operation 245 'getelementptr' 'p_ZL26len_embedding_table_stream_0_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 246 [2/2] (1.23ns)   --->   "%p_ZL26len_embedding_table_stream_0_load_6 = load i11 %p_ZL26len_embedding_table_stream_0_addr_6" [./ComponentStream.h:35]   --->   Operation 246 'load' 'p_ZL26len_embedding_table_stream_0_load_6' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 1501> <ROM>
ST_1 : Operation 247 [1/1] (0.00ns)   --->   "%p_ZL26len_embedding_table_stream_1_addr_6 = getelementptr i4 %p_ZL26len_embedding_table_stream_1, i64 0, i64 %zext_ln35_6" [./ComponentStream.h:35]   --->   Operation 247 'getelementptr' 'p_ZL26len_embedding_table_stream_1_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 248 [2/2] (1.23ns)   --->   "%p_ZL26len_embedding_table_stream_1_load_6 = load i11 %p_ZL26len_embedding_table_stream_1_addr_6" [./ComponentStream.h:35]   --->   Operation 248 'load' 'p_ZL26len_embedding_table_stream_1_load_6' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 1501> <ROM>
ST_1 : Operation 249 [1/1] (0.00ns)   --->   "%p_ZL26len_embedding_table_stream_2_addr_6 = getelementptr i3 %p_ZL26len_embedding_table_stream_2, i64 0, i64 %zext_ln35_6" [./ComponentStream.h:35]   --->   Operation 249 'getelementptr' 'p_ZL26len_embedding_table_stream_2_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 250 [2/2] (1.23ns)   --->   "%p_ZL26len_embedding_table_stream_2_load_6 = load i11 %p_ZL26len_embedding_table_stream_2_addr_6" [./ComponentStream.h:35]   --->   Operation 250 'load' 'p_ZL26len_embedding_table_stream_2_load_6' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 1501> <ROM>
ST_1 : Operation 251 [1/1] (0.00ns)   --->   "%p_ZL26len_embedding_table_stream_3_addr_6 = getelementptr i3 %p_ZL26len_embedding_table_stream_3, i64 0, i64 %zext_ln35_6" [./ComponentStream.h:35]   --->   Operation 251 'getelementptr' 'p_ZL26len_embedding_table_stream_3_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 252 [2/2] (1.23ns)   --->   "%p_ZL26len_embedding_table_stream_3_load_6 = load i11 %p_ZL26len_embedding_table_stream_3_addr_6" [./ComponentStream.h:35]   --->   Operation 252 'load' 'p_ZL26len_embedding_table_stream_3_load_6' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 1501> <ROM>
ST_1 : Operation 253 [1/1] (0.00ns)   --->   "%p_ZL26len_embedding_table_stream_4_addr_6 = getelementptr i2 %p_ZL26len_embedding_table_stream_4, i64 0, i64 %zext_ln35_6" [./ComponentStream.h:35]   --->   Operation 253 'getelementptr' 'p_ZL26len_embedding_table_stream_4_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 254 [2/2] (1.23ns)   --->   "%p_ZL26len_embedding_table_stream_4_load_6 = load i11 %p_ZL26len_embedding_table_stream_4_addr_6" [./ComponentStream.h:35]   --->   Operation 254 'load' 'p_ZL26len_embedding_table_stream_4_load_6' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 1501> <ROM>
ST_1 : Operation 255 [1/1] (0.00ns)   --->   "%p_ZL26len_embedding_table_stream_5_addr_6 = getelementptr i2 %p_ZL26len_embedding_table_stream_5, i64 0, i64 %zext_ln35_6" [./ComponentStream.h:35]   --->   Operation 255 'getelementptr' 'p_ZL26len_embedding_table_stream_5_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 256 [2/2] (1.23ns)   --->   "%p_ZL26len_embedding_table_stream_5_load_6 = load i11 %p_ZL26len_embedding_table_stream_5_addr_6" [./ComponentStream.h:35]   --->   Operation 256 'load' 'p_ZL26len_embedding_table_stream_5_load_6' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 1501> <ROM>
ST_1 : Operation 257 [1/1] (0.00ns)   --->   "%p_ZL26len_embedding_table_stream_6_addr_6 = getelementptr i5 %p_ZL26len_embedding_table_stream_6, i64 0, i64 %zext_ln35_6" [./ComponentStream.h:35]   --->   Operation 257 'getelementptr' 'p_ZL26len_embedding_table_stream_6_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 258 [2/2] (1.23ns)   --->   "%p_ZL26len_embedding_table_stream_6_load_6 = load i11 %p_ZL26len_embedding_table_stream_6_addr_6" [./ComponentStream.h:35]   --->   Operation 258 'load' 'p_ZL26len_embedding_table_stream_6_load_6' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 1501> <ROM>
ST_1 : Operation 259 [1/1] (0.00ns)   --->   "%p_ZL26len_embedding_table_stream_7_addr_6 = getelementptr i5 %p_ZL26len_embedding_table_stream_7, i64 0, i64 %zext_ln35_6" [./ComponentStream.h:35]   --->   Operation 259 'getelementptr' 'p_ZL26len_embedding_table_stream_7_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 260 [2/2] (1.23ns)   --->   "%p_ZL26len_embedding_table_stream_7_load_6 = load i11 %p_ZL26len_embedding_table_stream_7_addr_6" [./ComponentStream.h:35]   --->   Operation 260 'load' 'p_ZL26len_embedding_table_stream_7_load_6' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 1501> <ROM>
ST_1 : Operation 261 [1/1] (0.00ns)   --->   "%p_ZL26len_embedding_table_stream_8_addr_6 = getelementptr i5 %p_ZL26len_embedding_table_stream_8, i64 0, i64 %zext_ln35_6" [./ComponentStream.h:35]   --->   Operation 261 'getelementptr' 'p_ZL26len_embedding_table_stream_8_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 262 [2/2] (1.23ns)   --->   "%p_ZL26len_embedding_table_stream_8_load_6 = load i11 %p_ZL26len_embedding_table_stream_8_addr_6" [./ComponentStream.h:35]   --->   Operation 262 'load' 'p_ZL26len_embedding_table_stream_8_load_6' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 1501> <ROM>
ST_1 : Operation 263 [1/1] (0.00ns)   --->   "%p_ZL26len_embedding_table_stream_9_addr_6 = getelementptr i5 %p_ZL26len_embedding_table_stream_9, i64 0, i64 %zext_ln35_6" [./ComponentStream.h:35]   --->   Operation 263 'getelementptr' 'p_ZL26len_embedding_table_stream_9_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 264 [2/2] (1.23ns)   --->   "%p_ZL26len_embedding_table_stream_9_load_6 = load i11 %p_ZL26len_embedding_table_stream_9_addr_6" [./ComponentStream.h:35]   --->   Operation 264 'load' 'p_ZL26len_embedding_table_stream_9_load_6' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 1501> <ROM>
ST_1 : Operation 265 [1/1] ( I:1.30ns O:1.30ns )   --->   "%ipd_x_6_read = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %ipd_x_6" [./ComponentStream.h:36]   --->   Operation 265 'read' 'ipd_x_6_read' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 4> <FIFO>
ST_1 : Operation 266 [1/1] (0.00ns)   --->   "%zext_ln36_6 = zext i8 %ipd_x_6_read" [./ComponentStream.h:36]   --->   Operation 266 'zext' 'zext_ln36_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 267 [1/1] (0.00ns)   --->   "%p_ZL26ipd_embedding_table_stream_0_addr_6 = getelementptr i4 %p_ZL26ipd_embedding_table_stream_0, i64 0, i64 %zext_ln36_6" [./ComponentStream.h:36]   --->   Operation 267 'getelementptr' 'p_ZL26ipd_embedding_table_stream_0_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 268 [2/2] (1.23ns)   --->   "%p_ZL26ipd_embedding_table_stream_0_load_6 = load i12 %p_ZL26ipd_embedding_table_stream_0_addr_6" [./ComponentStream.h:36]   --->   Operation 268 'load' 'p_ZL26ipd_embedding_table_stream_0_load_6' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 2561> <ROM>
ST_1 : Operation 269 [1/1] (0.00ns)   --->   "%p_ZL26ipd_embedding_table_stream_1_addr_6 = getelementptr i4 %p_ZL26ipd_embedding_table_stream_1, i64 0, i64 %zext_ln36_6" [./ComponentStream.h:36]   --->   Operation 269 'getelementptr' 'p_ZL26ipd_embedding_table_stream_1_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 270 [2/2] (1.23ns)   --->   "%p_ZL26ipd_embedding_table_stream_1_load_6 = load i12 %p_ZL26ipd_embedding_table_stream_1_addr_6" [./ComponentStream.h:36]   --->   Operation 270 'load' 'p_ZL26ipd_embedding_table_stream_1_load_6' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 2561> <ROM>
ST_1 : Operation 271 [1/1] (0.00ns)   --->   "%p_ZL26ipd_embedding_table_stream_2_addr_6 = getelementptr i3 %p_ZL26ipd_embedding_table_stream_2, i64 0, i64 %zext_ln36_6" [./ComponentStream.h:36]   --->   Operation 271 'getelementptr' 'p_ZL26ipd_embedding_table_stream_2_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 272 [2/2] (1.23ns)   --->   "%p_ZL26ipd_embedding_table_stream_2_load_6 = load i12 %p_ZL26ipd_embedding_table_stream_2_addr_6" [./ComponentStream.h:36]   --->   Operation 272 'load' 'p_ZL26ipd_embedding_table_stream_2_load_6' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 2561> <ROM>
ST_1 : Operation 273 [1/1] (0.00ns)   --->   "%p_ZL26ipd_embedding_table_stream_3_addr_6 = getelementptr i3 %p_ZL26ipd_embedding_table_stream_3, i64 0, i64 %zext_ln36_6" [./ComponentStream.h:36]   --->   Operation 273 'getelementptr' 'p_ZL26ipd_embedding_table_stream_3_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 274 [2/2] (1.23ns)   --->   "%p_ZL26ipd_embedding_table_stream_3_load_6 = load i12 %p_ZL26ipd_embedding_table_stream_3_addr_6" [./ComponentStream.h:36]   --->   Operation 274 'load' 'p_ZL26ipd_embedding_table_stream_3_load_6' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 2561> <ROM>
ST_1 : Operation 275 [1/1] (0.00ns)   --->   "%p_ZL26ipd_embedding_table_stream_4_addr_6 = getelementptr i2 %p_ZL26ipd_embedding_table_stream_4, i64 0, i64 %zext_ln36_6" [./ComponentStream.h:36]   --->   Operation 275 'getelementptr' 'p_ZL26ipd_embedding_table_stream_4_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 276 [2/2] (1.23ns)   --->   "%p_ZL26ipd_embedding_table_stream_4_load_6 = load i12 %p_ZL26ipd_embedding_table_stream_4_addr_6" [./ComponentStream.h:36]   --->   Operation 276 'load' 'p_ZL26ipd_embedding_table_stream_4_load_6' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 2561> <ROM>
ST_1 : Operation 277 [1/1] (0.00ns)   --->   "%p_ZL26ipd_embedding_table_stream_5_addr_6 = getelementptr i2 %p_ZL26ipd_embedding_table_stream_5, i64 0, i64 %zext_ln36_6" [./ComponentStream.h:36]   --->   Operation 277 'getelementptr' 'p_ZL26ipd_embedding_table_stream_5_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 278 [2/2] (1.23ns)   --->   "%p_ZL26ipd_embedding_table_stream_5_load_6 = load i12 %p_ZL26ipd_embedding_table_stream_5_addr_6" [./ComponentStream.h:36]   --->   Operation 278 'load' 'p_ZL26ipd_embedding_table_stream_5_load_6' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 2561> <ROM>
ST_1 : Operation 279 [1/1] (0.00ns)   --->   "%p_ZL26ipd_embedding_table_stream_6_addr_6 = getelementptr i5 %p_ZL26ipd_embedding_table_stream_6, i64 0, i64 %zext_ln36_6" [./ComponentStream.h:36]   --->   Operation 279 'getelementptr' 'p_ZL26ipd_embedding_table_stream_6_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 280 [2/2] (1.23ns)   --->   "%p_ZL26ipd_embedding_table_stream_6_load_6 = load i12 %p_ZL26ipd_embedding_table_stream_6_addr_6" [./ComponentStream.h:36]   --->   Operation 280 'load' 'p_ZL26ipd_embedding_table_stream_6_load_6' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 2561> <ROM>
ST_1 : Operation 281 [1/1] (0.00ns)   --->   "%p_ZL26ipd_embedding_table_stream_7_addr_6 = getelementptr i5 %p_ZL26ipd_embedding_table_stream_7, i64 0, i64 %zext_ln36_6" [./ComponentStream.h:36]   --->   Operation 281 'getelementptr' 'p_ZL26ipd_embedding_table_stream_7_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 282 [2/2] (1.23ns)   --->   "%p_ZL26ipd_embedding_table_stream_7_load_6 = load i12 %p_ZL26ipd_embedding_table_stream_7_addr_6" [./ComponentStream.h:36]   --->   Operation 282 'load' 'p_ZL26ipd_embedding_table_stream_7_load_6' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 2561> <ROM>
ST_1 : Operation 283 [1/1] ( I:1.30ns O:1.30ns )   --->   "%len_x_7_read = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %len_x_7" [./ComponentStream.h:35]   --->   Operation 283 'read' 'len_x_7_read' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 4> <FIFO>
ST_1 : Operation 284 [1/1] (0.00ns)   --->   "%zext_ln35_7 = zext i8 %len_x_7_read" [./ComponentStream.h:35]   --->   Operation 284 'zext' 'zext_ln35_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 285 [1/1] (0.00ns)   --->   "%p_ZL26len_embedding_table_stream_0_addr_7 = getelementptr i4 %p_ZL26len_embedding_table_stream_0, i64 0, i64 %zext_ln35_7" [./ComponentStream.h:35]   --->   Operation 285 'getelementptr' 'p_ZL26len_embedding_table_stream_0_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 286 [2/2] (1.23ns)   --->   "%p_ZL26len_embedding_table_stream_0_load_7 = load i11 %p_ZL26len_embedding_table_stream_0_addr_7" [./ComponentStream.h:35]   --->   Operation 286 'load' 'p_ZL26len_embedding_table_stream_0_load_7' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 1501> <ROM>
ST_1 : Operation 287 [1/1] (0.00ns)   --->   "%p_ZL26len_embedding_table_stream_1_addr_7 = getelementptr i4 %p_ZL26len_embedding_table_stream_1, i64 0, i64 %zext_ln35_7" [./ComponentStream.h:35]   --->   Operation 287 'getelementptr' 'p_ZL26len_embedding_table_stream_1_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 288 [2/2] (1.23ns)   --->   "%p_ZL26len_embedding_table_stream_1_load_7 = load i11 %p_ZL26len_embedding_table_stream_1_addr_7" [./ComponentStream.h:35]   --->   Operation 288 'load' 'p_ZL26len_embedding_table_stream_1_load_7' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 1501> <ROM>
ST_1 : Operation 289 [1/1] (0.00ns)   --->   "%p_ZL26len_embedding_table_stream_2_addr_7 = getelementptr i3 %p_ZL26len_embedding_table_stream_2, i64 0, i64 %zext_ln35_7" [./ComponentStream.h:35]   --->   Operation 289 'getelementptr' 'p_ZL26len_embedding_table_stream_2_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 290 [2/2] (1.23ns)   --->   "%p_ZL26len_embedding_table_stream_2_load_7 = load i11 %p_ZL26len_embedding_table_stream_2_addr_7" [./ComponentStream.h:35]   --->   Operation 290 'load' 'p_ZL26len_embedding_table_stream_2_load_7' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 1501> <ROM>
ST_1 : Operation 291 [1/1] (0.00ns)   --->   "%p_ZL26len_embedding_table_stream_3_addr_7 = getelementptr i3 %p_ZL26len_embedding_table_stream_3, i64 0, i64 %zext_ln35_7" [./ComponentStream.h:35]   --->   Operation 291 'getelementptr' 'p_ZL26len_embedding_table_stream_3_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 292 [2/2] (1.23ns)   --->   "%p_ZL26len_embedding_table_stream_3_load_7 = load i11 %p_ZL26len_embedding_table_stream_3_addr_7" [./ComponentStream.h:35]   --->   Operation 292 'load' 'p_ZL26len_embedding_table_stream_3_load_7' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 1501> <ROM>
ST_1 : Operation 293 [1/1] (0.00ns)   --->   "%p_ZL26len_embedding_table_stream_4_addr_7 = getelementptr i2 %p_ZL26len_embedding_table_stream_4, i64 0, i64 %zext_ln35_7" [./ComponentStream.h:35]   --->   Operation 293 'getelementptr' 'p_ZL26len_embedding_table_stream_4_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 294 [2/2] (1.23ns)   --->   "%p_ZL26len_embedding_table_stream_4_load_7 = load i11 %p_ZL26len_embedding_table_stream_4_addr_7" [./ComponentStream.h:35]   --->   Operation 294 'load' 'p_ZL26len_embedding_table_stream_4_load_7' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 1501> <ROM>
ST_1 : Operation 295 [1/1] (0.00ns)   --->   "%p_ZL26len_embedding_table_stream_5_addr_7 = getelementptr i2 %p_ZL26len_embedding_table_stream_5, i64 0, i64 %zext_ln35_7" [./ComponentStream.h:35]   --->   Operation 295 'getelementptr' 'p_ZL26len_embedding_table_stream_5_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 296 [2/2] (1.23ns)   --->   "%p_ZL26len_embedding_table_stream_5_load_7 = load i11 %p_ZL26len_embedding_table_stream_5_addr_7" [./ComponentStream.h:35]   --->   Operation 296 'load' 'p_ZL26len_embedding_table_stream_5_load_7' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 1501> <ROM>
ST_1 : Operation 297 [1/1] (0.00ns)   --->   "%p_ZL26len_embedding_table_stream_6_addr_7 = getelementptr i5 %p_ZL26len_embedding_table_stream_6, i64 0, i64 %zext_ln35_7" [./ComponentStream.h:35]   --->   Operation 297 'getelementptr' 'p_ZL26len_embedding_table_stream_6_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 298 [2/2] (1.23ns)   --->   "%p_ZL26len_embedding_table_stream_6_load_7 = load i11 %p_ZL26len_embedding_table_stream_6_addr_7" [./ComponentStream.h:35]   --->   Operation 298 'load' 'p_ZL26len_embedding_table_stream_6_load_7' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 1501> <ROM>
ST_1 : Operation 299 [1/1] (0.00ns)   --->   "%p_ZL26len_embedding_table_stream_7_addr_7 = getelementptr i5 %p_ZL26len_embedding_table_stream_7, i64 0, i64 %zext_ln35_7" [./ComponentStream.h:35]   --->   Operation 299 'getelementptr' 'p_ZL26len_embedding_table_stream_7_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 300 [2/2] (1.23ns)   --->   "%p_ZL26len_embedding_table_stream_7_load_7 = load i11 %p_ZL26len_embedding_table_stream_7_addr_7" [./ComponentStream.h:35]   --->   Operation 300 'load' 'p_ZL26len_embedding_table_stream_7_load_7' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 1501> <ROM>
ST_1 : Operation 301 [1/1] (0.00ns)   --->   "%p_ZL26len_embedding_table_stream_8_addr_7 = getelementptr i5 %p_ZL26len_embedding_table_stream_8, i64 0, i64 %zext_ln35_7" [./ComponentStream.h:35]   --->   Operation 301 'getelementptr' 'p_ZL26len_embedding_table_stream_8_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 302 [2/2] (1.23ns)   --->   "%p_ZL26len_embedding_table_stream_8_load_7 = load i11 %p_ZL26len_embedding_table_stream_8_addr_7" [./ComponentStream.h:35]   --->   Operation 302 'load' 'p_ZL26len_embedding_table_stream_8_load_7' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 1501> <ROM>
ST_1 : Operation 303 [1/1] (0.00ns)   --->   "%p_ZL26len_embedding_table_stream_9_addr_7 = getelementptr i5 %p_ZL26len_embedding_table_stream_9, i64 0, i64 %zext_ln35_7" [./ComponentStream.h:35]   --->   Operation 303 'getelementptr' 'p_ZL26len_embedding_table_stream_9_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 304 [2/2] (1.23ns)   --->   "%p_ZL26len_embedding_table_stream_9_load_7 = load i11 %p_ZL26len_embedding_table_stream_9_addr_7" [./ComponentStream.h:35]   --->   Operation 304 'load' 'p_ZL26len_embedding_table_stream_9_load_7' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 1501> <ROM>
ST_1 : Operation 305 [1/1] ( I:1.30ns O:1.30ns )   --->   "%ipd_x_7_read = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %ipd_x_7" [./ComponentStream.h:36]   --->   Operation 305 'read' 'ipd_x_7_read' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 4> <FIFO>
ST_1 : Operation 306 [1/1] (0.00ns)   --->   "%zext_ln36_7 = zext i8 %ipd_x_7_read" [./ComponentStream.h:36]   --->   Operation 306 'zext' 'zext_ln36_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 307 [1/1] (0.00ns)   --->   "%p_ZL26ipd_embedding_table_stream_0_addr_7 = getelementptr i4 %p_ZL26ipd_embedding_table_stream_0, i64 0, i64 %zext_ln36_7" [./ComponentStream.h:36]   --->   Operation 307 'getelementptr' 'p_ZL26ipd_embedding_table_stream_0_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 308 [2/2] (1.23ns)   --->   "%p_ZL26ipd_embedding_table_stream_0_load_7 = load i12 %p_ZL26ipd_embedding_table_stream_0_addr_7" [./ComponentStream.h:36]   --->   Operation 308 'load' 'p_ZL26ipd_embedding_table_stream_0_load_7' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 2561> <ROM>
ST_1 : Operation 309 [1/1] (0.00ns)   --->   "%p_ZL26ipd_embedding_table_stream_1_addr_7 = getelementptr i4 %p_ZL26ipd_embedding_table_stream_1, i64 0, i64 %zext_ln36_7" [./ComponentStream.h:36]   --->   Operation 309 'getelementptr' 'p_ZL26ipd_embedding_table_stream_1_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 310 [2/2] (1.23ns)   --->   "%p_ZL26ipd_embedding_table_stream_1_load_7 = load i12 %p_ZL26ipd_embedding_table_stream_1_addr_7" [./ComponentStream.h:36]   --->   Operation 310 'load' 'p_ZL26ipd_embedding_table_stream_1_load_7' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 2561> <ROM>
ST_1 : Operation 311 [1/1] (0.00ns)   --->   "%p_ZL26ipd_embedding_table_stream_2_addr_7 = getelementptr i3 %p_ZL26ipd_embedding_table_stream_2, i64 0, i64 %zext_ln36_7" [./ComponentStream.h:36]   --->   Operation 311 'getelementptr' 'p_ZL26ipd_embedding_table_stream_2_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 312 [2/2] (1.23ns)   --->   "%p_ZL26ipd_embedding_table_stream_2_load_7 = load i12 %p_ZL26ipd_embedding_table_stream_2_addr_7" [./ComponentStream.h:36]   --->   Operation 312 'load' 'p_ZL26ipd_embedding_table_stream_2_load_7' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 2561> <ROM>
ST_1 : Operation 313 [1/1] (0.00ns)   --->   "%p_ZL26ipd_embedding_table_stream_3_addr_7 = getelementptr i3 %p_ZL26ipd_embedding_table_stream_3, i64 0, i64 %zext_ln36_7" [./ComponentStream.h:36]   --->   Operation 313 'getelementptr' 'p_ZL26ipd_embedding_table_stream_3_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 314 [2/2] (1.23ns)   --->   "%p_ZL26ipd_embedding_table_stream_3_load_7 = load i12 %p_ZL26ipd_embedding_table_stream_3_addr_7" [./ComponentStream.h:36]   --->   Operation 314 'load' 'p_ZL26ipd_embedding_table_stream_3_load_7' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 2561> <ROM>
ST_1 : Operation 315 [1/1] (0.00ns)   --->   "%p_ZL26ipd_embedding_table_stream_4_addr_7 = getelementptr i2 %p_ZL26ipd_embedding_table_stream_4, i64 0, i64 %zext_ln36_7" [./ComponentStream.h:36]   --->   Operation 315 'getelementptr' 'p_ZL26ipd_embedding_table_stream_4_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 316 [2/2] (1.23ns)   --->   "%p_ZL26ipd_embedding_table_stream_4_load_7 = load i12 %p_ZL26ipd_embedding_table_stream_4_addr_7" [./ComponentStream.h:36]   --->   Operation 316 'load' 'p_ZL26ipd_embedding_table_stream_4_load_7' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 2561> <ROM>
ST_1 : Operation 317 [1/1] (0.00ns)   --->   "%p_ZL26ipd_embedding_table_stream_5_addr_7 = getelementptr i2 %p_ZL26ipd_embedding_table_stream_5, i64 0, i64 %zext_ln36_7" [./ComponentStream.h:36]   --->   Operation 317 'getelementptr' 'p_ZL26ipd_embedding_table_stream_5_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 318 [2/2] (1.23ns)   --->   "%p_ZL26ipd_embedding_table_stream_5_load_7 = load i12 %p_ZL26ipd_embedding_table_stream_5_addr_7" [./ComponentStream.h:36]   --->   Operation 318 'load' 'p_ZL26ipd_embedding_table_stream_5_load_7' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 2561> <ROM>
ST_1 : Operation 319 [1/1] (0.00ns)   --->   "%p_ZL26ipd_embedding_table_stream_6_addr_7 = getelementptr i5 %p_ZL26ipd_embedding_table_stream_6, i64 0, i64 %zext_ln36_7" [./ComponentStream.h:36]   --->   Operation 319 'getelementptr' 'p_ZL26ipd_embedding_table_stream_6_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 320 [2/2] (1.23ns)   --->   "%p_ZL26ipd_embedding_table_stream_6_load_7 = load i12 %p_ZL26ipd_embedding_table_stream_6_addr_7" [./ComponentStream.h:36]   --->   Operation 320 'load' 'p_ZL26ipd_embedding_table_stream_6_load_7' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 2561> <ROM>
ST_1 : Operation 321 [1/1] (0.00ns)   --->   "%p_ZL26ipd_embedding_table_stream_7_addr_7 = getelementptr i5 %p_ZL26ipd_embedding_table_stream_7, i64 0, i64 %zext_ln36_7" [./ComponentStream.h:36]   --->   Operation 321 'getelementptr' 'p_ZL26ipd_embedding_table_stream_7_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 322 [2/2] (1.23ns)   --->   "%p_ZL26ipd_embedding_table_stream_7_load_7 = load i12 %p_ZL26ipd_embedding_table_stream_7_addr_7" [./ComponentStream.h:36]   --->   Operation 322 'load' 'p_ZL26ipd_embedding_table_stream_7_load_7' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 2561> <ROM>
ST_1 : Operation 323 [1/1] ( I:1.30ns O:1.30ns )   --->   "%len_x_8_read = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %len_x_8" [./ComponentStream.h:35]   --->   Operation 323 'read' 'len_x_8_read' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 4> <FIFO>
ST_1 : Operation 324 [1/1] (0.00ns)   --->   "%zext_ln35_8 = zext i8 %len_x_8_read" [./ComponentStream.h:35]   --->   Operation 324 'zext' 'zext_ln35_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 325 [1/1] (0.00ns)   --->   "%p_ZL26len_embedding_table_stream_0_addr_8 = getelementptr i4 %p_ZL26len_embedding_table_stream_0, i64 0, i64 %zext_ln35_8" [./ComponentStream.h:35]   --->   Operation 325 'getelementptr' 'p_ZL26len_embedding_table_stream_0_addr_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 326 [2/2] (1.23ns)   --->   "%p_ZL26len_embedding_table_stream_0_load_8 = load i11 %p_ZL26len_embedding_table_stream_0_addr_8" [./ComponentStream.h:35]   --->   Operation 326 'load' 'p_ZL26len_embedding_table_stream_0_load_8' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 1501> <ROM>
ST_1 : Operation 327 [1/1] (0.00ns)   --->   "%p_ZL26len_embedding_table_stream_1_addr_8 = getelementptr i4 %p_ZL26len_embedding_table_stream_1, i64 0, i64 %zext_ln35_8" [./ComponentStream.h:35]   --->   Operation 327 'getelementptr' 'p_ZL26len_embedding_table_stream_1_addr_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 328 [2/2] (1.23ns)   --->   "%p_ZL26len_embedding_table_stream_1_load_8 = load i11 %p_ZL26len_embedding_table_stream_1_addr_8" [./ComponentStream.h:35]   --->   Operation 328 'load' 'p_ZL26len_embedding_table_stream_1_load_8' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 1501> <ROM>
ST_1 : Operation 329 [1/1] (0.00ns)   --->   "%p_ZL26len_embedding_table_stream_2_addr_8 = getelementptr i3 %p_ZL26len_embedding_table_stream_2, i64 0, i64 %zext_ln35_8" [./ComponentStream.h:35]   --->   Operation 329 'getelementptr' 'p_ZL26len_embedding_table_stream_2_addr_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 330 [2/2] (1.23ns)   --->   "%p_ZL26len_embedding_table_stream_2_load_8 = load i11 %p_ZL26len_embedding_table_stream_2_addr_8" [./ComponentStream.h:35]   --->   Operation 330 'load' 'p_ZL26len_embedding_table_stream_2_load_8' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 1501> <ROM>
ST_1 : Operation 331 [1/1] (0.00ns)   --->   "%p_ZL26len_embedding_table_stream_3_addr_8 = getelementptr i3 %p_ZL26len_embedding_table_stream_3, i64 0, i64 %zext_ln35_8" [./ComponentStream.h:35]   --->   Operation 331 'getelementptr' 'p_ZL26len_embedding_table_stream_3_addr_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 332 [2/2] (1.23ns)   --->   "%p_ZL26len_embedding_table_stream_3_load_8 = load i11 %p_ZL26len_embedding_table_stream_3_addr_8" [./ComponentStream.h:35]   --->   Operation 332 'load' 'p_ZL26len_embedding_table_stream_3_load_8' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 1501> <ROM>
ST_1 : Operation 333 [1/1] (0.00ns)   --->   "%p_ZL26len_embedding_table_stream_4_addr_8 = getelementptr i2 %p_ZL26len_embedding_table_stream_4, i64 0, i64 %zext_ln35_8" [./ComponentStream.h:35]   --->   Operation 333 'getelementptr' 'p_ZL26len_embedding_table_stream_4_addr_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 334 [2/2] (1.23ns)   --->   "%p_ZL26len_embedding_table_stream_4_load_8 = load i11 %p_ZL26len_embedding_table_stream_4_addr_8" [./ComponentStream.h:35]   --->   Operation 334 'load' 'p_ZL26len_embedding_table_stream_4_load_8' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 1501> <ROM>
ST_1 : Operation 335 [1/1] (0.00ns)   --->   "%p_ZL26len_embedding_table_stream_5_addr_8 = getelementptr i2 %p_ZL26len_embedding_table_stream_5, i64 0, i64 %zext_ln35_8" [./ComponentStream.h:35]   --->   Operation 335 'getelementptr' 'p_ZL26len_embedding_table_stream_5_addr_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 336 [2/2] (1.23ns)   --->   "%p_ZL26len_embedding_table_stream_5_load_8 = load i11 %p_ZL26len_embedding_table_stream_5_addr_8" [./ComponentStream.h:35]   --->   Operation 336 'load' 'p_ZL26len_embedding_table_stream_5_load_8' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 1501> <ROM>
ST_1 : Operation 337 [1/1] (0.00ns)   --->   "%p_ZL26len_embedding_table_stream_6_addr_8 = getelementptr i5 %p_ZL26len_embedding_table_stream_6, i64 0, i64 %zext_ln35_8" [./ComponentStream.h:35]   --->   Operation 337 'getelementptr' 'p_ZL26len_embedding_table_stream_6_addr_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 338 [2/2] (1.23ns)   --->   "%p_ZL26len_embedding_table_stream_6_load_8 = load i11 %p_ZL26len_embedding_table_stream_6_addr_8" [./ComponentStream.h:35]   --->   Operation 338 'load' 'p_ZL26len_embedding_table_stream_6_load_8' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 1501> <ROM>
ST_1 : Operation 339 [1/1] (0.00ns)   --->   "%p_ZL26len_embedding_table_stream_7_addr_8 = getelementptr i5 %p_ZL26len_embedding_table_stream_7, i64 0, i64 %zext_ln35_8" [./ComponentStream.h:35]   --->   Operation 339 'getelementptr' 'p_ZL26len_embedding_table_stream_7_addr_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 340 [2/2] (1.23ns)   --->   "%p_ZL26len_embedding_table_stream_7_load_8 = load i11 %p_ZL26len_embedding_table_stream_7_addr_8" [./ComponentStream.h:35]   --->   Operation 340 'load' 'p_ZL26len_embedding_table_stream_7_load_8' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 1501> <ROM>
ST_1 : Operation 341 [1/1] (0.00ns)   --->   "%p_ZL26len_embedding_table_stream_8_addr_8 = getelementptr i5 %p_ZL26len_embedding_table_stream_8, i64 0, i64 %zext_ln35_8" [./ComponentStream.h:35]   --->   Operation 341 'getelementptr' 'p_ZL26len_embedding_table_stream_8_addr_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 342 [2/2] (1.23ns)   --->   "%p_ZL26len_embedding_table_stream_8_load_8 = load i11 %p_ZL26len_embedding_table_stream_8_addr_8" [./ComponentStream.h:35]   --->   Operation 342 'load' 'p_ZL26len_embedding_table_stream_8_load_8' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 1501> <ROM>
ST_1 : Operation 343 [1/1] (0.00ns)   --->   "%p_ZL26len_embedding_table_stream_9_addr_8 = getelementptr i5 %p_ZL26len_embedding_table_stream_9, i64 0, i64 %zext_ln35_8" [./ComponentStream.h:35]   --->   Operation 343 'getelementptr' 'p_ZL26len_embedding_table_stream_9_addr_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 344 [2/2] (1.23ns)   --->   "%p_ZL26len_embedding_table_stream_9_load_8 = load i11 %p_ZL26len_embedding_table_stream_9_addr_8" [./ComponentStream.h:35]   --->   Operation 344 'load' 'p_ZL26len_embedding_table_stream_9_load_8' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 1501> <ROM>
ST_1 : Operation 345 [1/1] ( I:1.30ns O:1.30ns )   --->   "%ipd_x_8_read = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %ipd_x_8" [./ComponentStream.h:36]   --->   Operation 345 'read' 'ipd_x_8_read' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 4> <FIFO>
ST_1 : Operation 346 [1/1] (0.00ns)   --->   "%zext_ln36_8 = zext i8 %ipd_x_8_read" [./ComponentStream.h:36]   --->   Operation 346 'zext' 'zext_ln36_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 347 [1/1] (0.00ns)   --->   "%p_ZL26ipd_embedding_table_stream_0_addr_8 = getelementptr i4 %p_ZL26ipd_embedding_table_stream_0, i64 0, i64 %zext_ln36_8" [./ComponentStream.h:36]   --->   Operation 347 'getelementptr' 'p_ZL26ipd_embedding_table_stream_0_addr_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 348 [2/2] (1.23ns)   --->   "%p_ZL26ipd_embedding_table_stream_0_load_8 = load i12 %p_ZL26ipd_embedding_table_stream_0_addr_8" [./ComponentStream.h:36]   --->   Operation 348 'load' 'p_ZL26ipd_embedding_table_stream_0_load_8' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 2561> <ROM>
ST_1 : Operation 349 [1/1] (0.00ns)   --->   "%p_ZL26ipd_embedding_table_stream_1_addr_8 = getelementptr i4 %p_ZL26ipd_embedding_table_stream_1, i64 0, i64 %zext_ln36_8" [./ComponentStream.h:36]   --->   Operation 349 'getelementptr' 'p_ZL26ipd_embedding_table_stream_1_addr_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 350 [2/2] (1.23ns)   --->   "%p_ZL26ipd_embedding_table_stream_1_load_8 = load i12 %p_ZL26ipd_embedding_table_stream_1_addr_8" [./ComponentStream.h:36]   --->   Operation 350 'load' 'p_ZL26ipd_embedding_table_stream_1_load_8' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 2561> <ROM>
ST_1 : Operation 351 [1/1] (0.00ns)   --->   "%p_ZL26ipd_embedding_table_stream_2_addr_8 = getelementptr i3 %p_ZL26ipd_embedding_table_stream_2, i64 0, i64 %zext_ln36_8" [./ComponentStream.h:36]   --->   Operation 351 'getelementptr' 'p_ZL26ipd_embedding_table_stream_2_addr_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 352 [2/2] (1.23ns)   --->   "%p_ZL26ipd_embedding_table_stream_2_load_8 = load i12 %p_ZL26ipd_embedding_table_stream_2_addr_8" [./ComponentStream.h:36]   --->   Operation 352 'load' 'p_ZL26ipd_embedding_table_stream_2_load_8' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 2561> <ROM>
ST_1 : Operation 353 [1/1] (0.00ns)   --->   "%p_ZL26ipd_embedding_table_stream_3_addr_8 = getelementptr i3 %p_ZL26ipd_embedding_table_stream_3, i64 0, i64 %zext_ln36_8" [./ComponentStream.h:36]   --->   Operation 353 'getelementptr' 'p_ZL26ipd_embedding_table_stream_3_addr_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 354 [2/2] (1.23ns)   --->   "%p_ZL26ipd_embedding_table_stream_3_load_8 = load i12 %p_ZL26ipd_embedding_table_stream_3_addr_8" [./ComponentStream.h:36]   --->   Operation 354 'load' 'p_ZL26ipd_embedding_table_stream_3_load_8' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 2561> <ROM>
ST_1 : Operation 355 [1/1] (0.00ns)   --->   "%p_ZL26ipd_embedding_table_stream_4_addr_8 = getelementptr i2 %p_ZL26ipd_embedding_table_stream_4, i64 0, i64 %zext_ln36_8" [./ComponentStream.h:36]   --->   Operation 355 'getelementptr' 'p_ZL26ipd_embedding_table_stream_4_addr_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 356 [2/2] (1.23ns)   --->   "%p_ZL26ipd_embedding_table_stream_4_load_8 = load i12 %p_ZL26ipd_embedding_table_stream_4_addr_8" [./ComponentStream.h:36]   --->   Operation 356 'load' 'p_ZL26ipd_embedding_table_stream_4_load_8' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 2561> <ROM>
ST_1 : Operation 357 [1/1] (0.00ns)   --->   "%p_ZL26ipd_embedding_table_stream_5_addr_8 = getelementptr i2 %p_ZL26ipd_embedding_table_stream_5, i64 0, i64 %zext_ln36_8" [./ComponentStream.h:36]   --->   Operation 357 'getelementptr' 'p_ZL26ipd_embedding_table_stream_5_addr_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 358 [2/2] (1.23ns)   --->   "%p_ZL26ipd_embedding_table_stream_5_load_8 = load i12 %p_ZL26ipd_embedding_table_stream_5_addr_8" [./ComponentStream.h:36]   --->   Operation 358 'load' 'p_ZL26ipd_embedding_table_stream_5_load_8' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 2561> <ROM>
ST_1 : Operation 359 [1/1] (0.00ns)   --->   "%p_ZL26ipd_embedding_table_stream_6_addr_8 = getelementptr i5 %p_ZL26ipd_embedding_table_stream_6, i64 0, i64 %zext_ln36_8" [./ComponentStream.h:36]   --->   Operation 359 'getelementptr' 'p_ZL26ipd_embedding_table_stream_6_addr_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 360 [2/2] (1.23ns)   --->   "%p_ZL26ipd_embedding_table_stream_6_load_8 = load i12 %p_ZL26ipd_embedding_table_stream_6_addr_8" [./ComponentStream.h:36]   --->   Operation 360 'load' 'p_ZL26ipd_embedding_table_stream_6_load_8' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 2561> <ROM>
ST_1 : Operation 361 [1/1] (0.00ns)   --->   "%p_ZL26ipd_embedding_table_stream_7_addr_8 = getelementptr i5 %p_ZL26ipd_embedding_table_stream_7, i64 0, i64 %zext_ln36_8" [./ComponentStream.h:36]   --->   Operation 361 'getelementptr' 'p_ZL26ipd_embedding_table_stream_7_addr_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 362 [2/2] (1.23ns)   --->   "%p_ZL26ipd_embedding_table_stream_7_load_8 = load i12 %p_ZL26ipd_embedding_table_stream_7_addr_8" [./ComponentStream.h:36]   --->   Operation 362 'load' 'p_ZL26ipd_embedding_table_stream_7_load_8' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 2561> <ROM>

State 2 <SV = 1> <Delay = 2.54>
ST_2 : Operation 363 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %ipd_x_embedding_8, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 363 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 364 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %ipd_x_embedding_7, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 364 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 365 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %ipd_x_embedding_6, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 365 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 366 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %ipd_x_embedding_5, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 366 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 367 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %ipd_x_embedding_4, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 367 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 368 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %ipd_x_embedding_3, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 368 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 369 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %ipd_x_embedding_2, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 369 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 370 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %ipd_x_embedding_1, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 370 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 371 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %ipd_x_embedding_0, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 371 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 372 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i320 %len_x_embedding_8, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 372 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 373 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i320 %len_x_embedding_7, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 373 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 374 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i320 %len_x_embedding_6, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 374 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 375 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i320 %len_x_embedding_5, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 375 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 376 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i320 %len_x_embedding_4, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 376 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 377 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i320 %len_x_embedding_3, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 377 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 378 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i320 %len_x_embedding_2, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 378 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 379 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i320 %len_x_embedding_1, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 379 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 380 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i320 %len_x_embedding_0, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 380 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 381 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %ipd_x_8, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 381 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 382 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %ipd_x_7, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 382 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 383 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %ipd_x_6, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 383 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 384 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %ipd_x_5, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 384 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 385 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %ipd_x_4, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 385 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 386 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %ipd_x_3, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 386 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 387 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %ipd_x_2, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 387 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 388 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %ipd_x_1, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 388 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 389 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %ipd_x_0, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 389 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 390 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %len_x_8, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 390 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 391 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %len_x_7, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 391 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 392 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %len_x_6, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 392 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 393 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %len_x_5, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 393 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 394 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %len_x_4, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 394 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 395 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %len_x_3, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 395 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 396 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %len_x_2, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 396 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 397 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %len_x_1, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 397 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 398 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %len_x_0, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 398 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 399 [1/2] ( I:1.23ns O:1.23ns )   --->   "%p_ZL26len_embedding_table_stream_0_load = load i11 %p_ZL26len_embedding_table_stream_0_addr" [./ComponentStream.h:35]   --->   Operation 399 'load' 'p_ZL26len_embedding_table_stream_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 1501> <ROM>
ST_2 : Operation 400 [1/1] (0.00ns)   --->   "%p_ZL26len_embedding_table_stream_0_load_cast = zext i4 %p_ZL26len_embedding_table_stream_0_load" [./ComponentStream.h:35]   --->   Operation 400 'zext' 'p_ZL26len_embedding_table_stream_0_load_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 401 [1/2] ( I:1.23ns O:1.23ns )   --->   "%p_ZL26len_embedding_table_stream_1_load = load i11 %p_ZL26len_embedding_table_stream_1_addr" [./ComponentStream.h:35]   --->   Operation 401 'load' 'p_ZL26len_embedding_table_stream_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 1501> <ROM>
ST_2 : Operation 402 [1/1] (0.00ns)   --->   "%p_ZL26len_embedding_table_stream_1_load_cast = zext i4 %p_ZL26len_embedding_table_stream_1_load" [./ComponentStream.h:35]   --->   Operation 402 'zext' 'p_ZL26len_embedding_table_stream_1_load_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 403 [1/2] ( I:1.23ns O:1.23ns )   --->   "%p_ZL26len_embedding_table_stream_2_load = load i11 %p_ZL26len_embedding_table_stream_2_addr" [./ComponentStream.h:35]   --->   Operation 403 'load' 'p_ZL26len_embedding_table_stream_2_load' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 1501> <ROM>
ST_2 : Operation 404 [1/1] (0.00ns)   --->   "%p_ZL26len_embedding_table_stream_2_load_cast_cast_cast_cast_cast = sext i3 %p_ZL26len_embedding_table_stream_2_load" [./ComponentStream.h:35]   --->   Operation 404 'sext' 'p_ZL26len_embedding_table_stream_2_load_cast_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 405 [1/1] (0.00ns)   --->   "%p_ZL26len_embedding_table_stream_2_load_cast_cast_cast_cast_cast_cast = zext i4 %p_ZL26len_embedding_table_stream_2_load_cast_cast_cast_cast_cast" [./ComponentStream.h:35]   --->   Operation 405 'zext' 'p_ZL26len_embedding_table_stream_2_load_cast_cast_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 406 [1/2] ( I:1.23ns O:1.23ns )   --->   "%p_ZL26len_embedding_table_stream_3_load = load i11 %p_ZL26len_embedding_table_stream_3_addr" [./ComponentStream.h:35]   --->   Operation 406 'load' 'p_ZL26len_embedding_table_stream_3_load' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 1501> <ROM>
ST_2 : Operation 407 [1/1] (0.00ns)   --->   "%p_ZL26len_embedding_table_stream_3_load_cast_cast_cast_cast_cast = sext i3 %p_ZL26len_embedding_table_stream_3_load" [./ComponentStream.h:35]   --->   Operation 407 'sext' 'p_ZL26len_embedding_table_stream_3_load_cast_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 408 [1/1] (0.00ns)   --->   "%p_ZL26len_embedding_table_stream_3_load_cast_cast_cast_cast_cast_cast = zext i4 %p_ZL26len_embedding_table_stream_3_load_cast_cast_cast_cast_cast" [./ComponentStream.h:35]   --->   Operation 408 'zext' 'p_ZL26len_embedding_table_stream_3_load_cast_cast_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 409 [1/2] ( I:1.23ns O:1.23ns )   --->   "%p_ZL26len_embedding_table_stream_4_load = load i11 %p_ZL26len_embedding_table_stream_4_addr" [./ComponentStream.h:35]   --->   Operation 409 'load' 'p_ZL26len_embedding_table_stream_4_load' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 1501> <ROM>
ST_2 : Operation 410 [1/1] (0.00ns)   --->   "%p_ZL26len_embedding_table_stream_4_load_cast_cast_cast_cast_cast = sext i2 %p_ZL26len_embedding_table_stream_4_load" [./ComponentStream.h:35]   --->   Operation 410 'sext' 'p_ZL26len_embedding_table_stream_4_load_cast_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 411 [1/1] (0.00ns)   --->   "%p_ZL26len_embedding_table_stream_4_load_cast_cast_cast_cast_cast_cast = zext i4 %p_ZL26len_embedding_table_stream_4_load_cast_cast_cast_cast_cast" [./ComponentStream.h:35]   --->   Operation 411 'zext' 'p_ZL26len_embedding_table_stream_4_load_cast_cast_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 412 [1/2] ( I:1.23ns O:1.23ns )   --->   "%p_ZL26len_embedding_table_stream_5_load = load i11 %p_ZL26len_embedding_table_stream_5_addr" [./ComponentStream.h:35]   --->   Operation 412 'load' 'p_ZL26len_embedding_table_stream_5_load' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 1501> <ROM>
ST_2 : Operation 413 [1/1] (0.00ns)   --->   "%p_ZL26len_embedding_table_stream_5_load_cast_cast_cast_cast_cast = sext i2 %p_ZL26len_embedding_table_stream_5_load" [./ComponentStream.h:35]   --->   Operation 413 'sext' 'p_ZL26len_embedding_table_stream_5_load_cast_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 414 [1/1] (0.00ns)   --->   "%p_ZL26len_embedding_table_stream_5_load_cast_cast_cast_cast_cast_cast = zext i4 %p_ZL26len_embedding_table_stream_5_load_cast_cast_cast_cast_cast" [./ComponentStream.h:35]   --->   Operation 414 'zext' 'p_ZL26len_embedding_table_stream_5_load_cast_cast_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 415 [1/2] ( I:1.23ns O:1.23ns )   --->   "%p_ZL26len_embedding_table_stream_6_load = load i11 %p_ZL26len_embedding_table_stream_6_addr" [./ComponentStream.h:35]   --->   Operation 415 'load' 'p_ZL26len_embedding_table_stream_6_load' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 1501> <ROM>
ST_2 : Operation 416 [1/1] (0.00ns)   --->   "%p_ZL26len_embedding_table_stream_6_load_cast = zext i5 %p_ZL26len_embedding_table_stream_6_load" [./ComponentStream.h:35]   --->   Operation 416 'zext' 'p_ZL26len_embedding_table_stream_6_load_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 417 [1/2] ( I:1.23ns O:1.23ns )   --->   "%p_ZL26len_embedding_table_stream_7_load = load i11 %p_ZL26len_embedding_table_stream_7_addr" [./ComponentStream.h:35]   --->   Operation 417 'load' 'p_ZL26len_embedding_table_stream_7_load' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 1501> <ROM>
ST_2 : Operation 418 [1/1] (0.00ns)   --->   "%p_ZL26len_embedding_table_stream_7_load_cast = zext i5 %p_ZL26len_embedding_table_stream_7_load" [./ComponentStream.h:35]   --->   Operation 418 'zext' 'p_ZL26len_embedding_table_stream_7_load_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 419 [1/2] ( I:1.23ns O:1.23ns )   --->   "%p_ZL26len_embedding_table_stream_8_load = load i11 %p_ZL26len_embedding_table_stream_8_addr" [./ComponentStream.h:35]   --->   Operation 419 'load' 'p_ZL26len_embedding_table_stream_8_load' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 1501> <ROM>
ST_2 : Operation 420 [1/1] (0.00ns)   --->   "%p_ZL26len_embedding_table_stream_8_load_cast = zext i5 %p_ZL26len_embedding_table_stream_8_load" [./ComponentStream.h:35]   --->   Operation 420 'zext' 'p_ZL26len_embedding_table_stream_8_load_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 421 [1/2] ( I:1.23ns O:1.23ns )   --->   "%p_ZL26len_embedding_table_stream_9_load = load i11 %p_ZL26len_embedding_table_stream_9_addr" [./ComponentStream.h:35]   --->   Operation 421 'load' 'p_ZL26len_embedding_table_stream_9_load' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 1501> <ROM>
ST_2 : Operation 422 [1/2] ( I:1.23ns O:1.23ns )   --->   "%p_ZL26ipd_embedding_table_stream_0_load = load i12 %p_ZL26ipd_embedding_table_stream_0_addr" [./ComponentStream.h:36]   --->   Operation 422 'load' 'p_ZL26ipd_embedding_table_stream_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 2561> <ROM>
ST_2 : Operation 423 [1/1] (0.00ns)   --->   "%p_ZL26ipd_embedding_table_stream_0_load_cast = zext i4 %p_ZL26ipd_embedding_table_stream_0_load" [./ComponentStream.h:36]   --->   Operation 423 'zext' 'p_ZL26ipd_embedding_table_stream_0_load_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 424 [1/2] ( I:1.23ns O:1.23ns )   --->   "%p_ZL26ipd_embedding_table_stream_1_load = load i12 %p_ZL26ipd_embedding_table_stream_1_addr" [./ComponentStream.h:36]   --->   Operation 424 'load' 'p_ZL26ipd_embedding_table_stream_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 2561> <ROM>
ST_2 : Operation 425 [1/1] (0.00ns)   --->   "%p_ZL26ipd_embedding_table_stream_1_load_cast = zext i4 %p_ZL26ipd_embedding_table_stream_1_load" [./ComponentStream.h:36]   --->   Operation 425 'zext' 'p_ZL26ipd_embedding_table_stream_1_load_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 426 [1/2] ( I:1.23ns O:1.23ns )   --->   "%p_ZL26ipd_embedding_table_stream_2_load = load i12 %p_ZL26ipd_embedding_table_stream_2_addr" [./ComponentStream.h:36]   --->   Operation 426 'load' 'p_ZL26ipd_embedding_table_stream_2_load' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 2561> <ROM>
ST_2 : Operation 427 [1/1] (0.00ns)   --->   "%p_ZL26ipd_embedding_table_stream_2_load_cast_cast_cast_cast_cast = sext i3 %p_ZL26ipd_embedding_table_stream_2_load" [./ComponentStream.h:36]   --->   Operation 427 'sext' 'p_ZL26ipd_embedding_table_stream_2_load_cast_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 428 [1/1] (0.00ns)   --->   "%p_ZL26ipd_embedding_table_stream_2_load_cast_cast_cast_cast_cast_cast = zext i4 %p_ZL26ipd_embedding_table_stream_2_load_cast_cast_cast_cast_cast" [./ComponentStream.h:36]   --->   Operation 428 'zext' 'p_ZL26ipd_embedding_table_stream_2_load_cast_cast_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 429 [1/2] ( I:1.23ns O:1.23ns )   --->   "%p_ZL26ipd_embedding_table_stream_3_load = load i12 %p_ZL26ipd_embedding_table_stream_3_addr" [./ComponentStream.h:36]   --->   Operation 429 'load' 'p_ZL26ipd_embedding_table_stream_3_load' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 2561> <ROM>
ST_2 : Operation 430 [1/1] (0.00ns)   --->   "%p_ZL26ipd_embedding_table_stream_3_load_cast_cast_cast_cast_cast = sext i3 %p_ZL26ipd_embedding_table_stream_3_load" [./ComponentStream.h:36]   --->   Operation 430 'sext' 'p_ZL26ipd_embedding_table_stream_3_load_cast_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 431 [1/1] (0.00ns)   --->   "%p_ZL26ipd_embedding_table_stream_3_load_cast_cast_cast_cast_cast_cast = zext i4 %p_ZL26ipd_embedding_table_stream_3_load_cast_cast_cast_cast_cast" [./ComponentStream.h:36]   --->   Operation 431 'zext' 'p_ZL26ipd_embedding_table_stream_3_load_cast_cast_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 432 [1/2] ( I:1.23ns O:1.23ns )   --->   "%p_ZL26ipd_embedding_table_stream_4_load = load i12 %p_ZL26ipd_embedding_table_stream_4_addr" [./ComponentStream.h:36]   --->   Operation 432 'load' 'p_ZL26ipd_embedding_table_stream_4_load' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 2561> <ROM>
ST_2 : Operation 433 [1/1] (0.00ns)   --->   "%p_ZL26ipd_embedding_table_stream_4_load_cast_cast_cast_cast_cast = sext i2 %p_ZL26ipd_embedding_table_stream_4_load" [./ComponentStream.h:36]   --->   Operation 433 'sext' 'p_ZL26ipd_embedding_table_stream_4_load_cast_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 434 [1/1] (0.00ns)   --->   "%p_ZL26ipd_embedding_table_stream_4_load_cast_cast_cast_cast_cast_cast = zext i4 %p_ZL26ipd_embedding_table_stream_4_load_cast_cast_cast_cast_cast" [./ComponentStream.h:36]   --->   Operation 434 'zext' 'p_ZL26ipd_embedding_table_stream_4_load_cast_cast_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 435 [1/2] ( I:1.23ns O:1.23ns )   --->   "%p_ZL26ipd_embedding_table_stream_5_load = load i12 %p_ZL26ipd_embedding_table_stream_5_addr" [./ComponentStream.h:36]   --->   Operation 435 'load' 'p_ZL26ipd_embedding_table_stream_5_load' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 2561> <ROM>
ST_2 : Operation 436 [1/1] (0.00ns)   --->   "%p_ZL26ipd_embedding_table_stream_5_load_cast_cast_cast_cast_cast = sext i2 %p_ZL26ipd_embedding_table_stream_5_load" [./ComponentStream.h:36]   --->   Operation 436 'sext' 'p_ZL26ipd_embedding_table_stream_5_load_cast_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 437 [1/1] (0.00ns)   --->   "%p_ZL26ipd_embedding_table_stream_5_load_cast_cast_cast_cast_cast_cast = zext i4 %p_ZL26ipd_embedding_table_stream_5_load_cast_cast_cast_cast_cast" [./ComponentStream.h:36]   --->   Operation 437 'zext' 'p_ZL26ipd_embedding_table_stream_5_load_cast_cast_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 438 [1/2] ( I:1.23ns O:1.23ns )   --->   "%p_ZL26ipd_embedding_table_stream_6_load = load i12 %p_ZL26ipd_embedding_table_stream_6_addr" [./ComponentStream.h:36]   --->   Operation 438 'load' 'p_ZL26ipd_embedding_table_stream_6_load' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 2561> <ROM>
ST_2 : Operation 439 [1/1] (0.00ns)   --->   "%p_ZL26ipd_embedding_table_stream_6_load_cast = zext i5 %p_ZL26ipd_embedding_table_stream_6_load" [./ComponentStream.h:36]   --->   Operation 439 'zext' 'p_ZL26ipd_embedding_table_stream_6_load_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 440 [1/2] ( I:1.23ns O:1.23ns )   --->   "%p_ZL26ipd_embedding_table_stream_7_load = load i12 %p_ZL26ipd_embedding_table_stream_7_addr" [./ComponentStream.h:36]   --->   Operation 440 'load' 'p_ZL26ipd_embedding_table_stream_7_load' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 2561> <ROM>
ST_2 : Operation 441 [1/1] (0.00ns)   --->   "%or_ln38_s = bitconcatenate i293 @_ssdm_op_BitConcatenate.i293.i5.i32.i32.i32.i32.i32.i32.i32.i32.i32, i5 %p_ZL26len_embedding_table_stream_9_load, i32 %p_ZL26len_embedding_table_stream_8_load_cast, i32 %p_ZL26len_embedding_table_stream_7_load_cast, i32 %p_ZL26len_embedding_table_stream_6_load_cast, i32 %p_ZL26len_embedding_table_stream_5_load_cast_cast_cast_cast_cast_cast, i32 %p_ZL26len_embedding_table_stream_4_load_cast_cast_cast_cast_cast_cast, i32 %p_ZL26len_embedding_table_stream_3_load_cast_cast_cast_cast_cast_cast, i32 %p_ZL26len_embedding_table_stream_2_load_cast_cast_cast_cast_cast_cast, i32 %p_ZL26len_embedding_table_stream_1_load_cast, i32 %p_ZL26len_embedding_table_stream_0_load_cast" [./ComponentStream.h:38]   --->   Operation 441 'bitconcatenate' 'or_ln38_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 442 [1/1] (0.00ns)   --->   "%zext_ln38 = zext i293 %or_ln38_s" [./ComponentStream.h:38]   --->   Operation 442 'zext' 'zext_ln38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 443 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln38 = write void @_ssdm_op_Write.ap_fifo.volatile.i320P0A, i320 %len_x_embedding_0, i320 %zext_ln38" [./ComponentStream.h:38]   --->   Operation 443 'write' 'write_ln38' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 320> <Depth = 4> <FIFO>
ST_2 : Operation 444 [1/1] (0.00ns)   --->   "%or_ln39_s = bitconcatenate i229 @_ssdm_op_BitConcatenate.i229.i5.i32.i32.i32.i32.i32.i32.i32, i5 %p_ZL26ipd_embedding_table_stream_7_load, i32 %p_ZL26ipd_embedding_table_stream_6_load_cast, i32 %p_ZL26ipd_embedding_table_stream_5_load_cast_cast_cast_cast_cast_cast, i32 %p_ZL26ipd_embedding_table_stream_4_load_cast_cast_cast_cast_cast_cast, i32 %p_ZL26ipd_embedding_table_stream_3_load_cast_cast_cast_cast_cast_cast, i32 %p_ZL26ipd_embedding_table_stream_2_load_cast_cast_cast_cast_cast_cast, i32 %p_ZL26ipd_embedding_table_stream_1_load_cast, i32 %p_ZL26ipd_embedding_table_stream_0_load_cast" [./ComponentStream.h:39]   --->   Operation 444 'bitconcatenate' 'or_ln39_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 445 [1/1] (0.00ns)   --->   "%zext_ln39 = zext i229 %or_ln39_s" [./ComponentStream.h:39]   --->   Operation 445 'zext' 'zext_ln39' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 446 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln39 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %ipd_x_embedding_0, i256 %zext_ln39" [./ComponentStream.h:39]   --->   Operation 446 'write' 'write_ln39' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 4> <FIFO>
ST_2 : Operation 447 [1/2] ( I:1.23ns O:1.23ns )   --->   "%p_ZL26len_embedding_table_stream_0_load_1 = load i11 %p_ZL26len_embedding_table_stream_0_addr_1" [./ComponentStream.h:35]   --->   Operation 447 'load' 'p_ZL26len_embedding_table_stream_0_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 1501> <ROM>
ST_2 : Operation 448 [1/1] (0.00ns)   --->   "%p_ZL26len_embedding_table_stream_0_load_1_cast = zext i4 %p_ZL26len_embedding_table_stream_0_load_1" [./ComponentStream.h:35]   --->   Operation 448 'zext' 'p_ZL26len_embedding_table_stream_0_load_1_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 449 [1/2] ( I:1.23ns O:1.23ns )   --->   "%p_ZL26len_embedding_table_stream_1_load_1 = load i11 %p_ZL26len_embedding_table_stream_1_addr_1" [./ComponentStream.h:35]   --->   Operation 449 'load' 'p_ZL26len_embedding_table_stream_1_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 1501> <ROM>
ST_2 : Operation 450 [1/1] (0.00ns)   --->   "%p_ZL26len_embedding_table_stream_1_load_1_cast = zext i4 %p_ZL26len_embedding_table_stream_1_load_1" [./ComponentStream.h:35]   --->   Operation 450 'zext' 'p_ZL26len_embedding_table_stream_1_load_1_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 451 [1/2] ( I:1.23ns O:1.23ns )   --->   "%p_ZL26len_embedding_table_stream_2_load_1 = load i11 %p_ZL26len_embedding_table_stream_2_addr_1" [./ComponentStream.h:35]   --->   Operation 451 'load' 'p_ZL26len_embedding_table_stream_2_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 1501> <ROM>
ST_2 : Operation 452 [1/1] (0.00ns)   --->   "%p_ZL26len_embedding_table_stream_2_load_1_cast_cast_cast_cast_cast = sext i3 %p_ZL26len_embedding_table_stream_2_load_1" [./ComponentStream.h:35]   --->   Operation 452 'sext' 'p_ZL26len_embedding_table_stream_2_load_1_cast_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 453 [1/1] (0.00ns)   --->   "%p_ZL26len_embedding_table_stream_2_load_1_cast_cast_cast_cast_cast_cast = zext i4 %p_ZL26len_embedding_table_stream_2_load_1_cast_cast_cast_cast_cast" [./ComponentStream.h:35]   --->   Operation 453 'zext' 'p_ZL26len_embedding_table_stream_2_load_1_cast_cast_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 454 [1/2] ( I:1.23ns O:1.23ns )   --->   "%p_ZL26len_embedding_table_stream_3_load_1 = load i11 %p_ZL26len_embedding_table_stream_3_addr_1" [./ComponentStream.h:35]   --->   Operation 454 'load' 'p_ZL26len_embedding_table_stream_3_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 1501> <ROM>
ST_2 : Operation 455 [1/1] (0.00ns)   --->   "%p_ZL26len_embedding_table_stream_3_load_1_cast_cast_cast_cast_cast = sext i3 %p_ZL26len_embedding_table_stream_3_load_1" [./ComponentStream.h:35]   --->   Operation 455 'sext' 'p_ZL26len_embedding_table_stream_3_load_1_cast_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 456 [1/1] (0.00ns)   --->   "%p_ZL26len_embedding_table_stream_3_load_1_cast_cast_cast_cast_cast_cast = zext i4 %p_ZL26len_embedding_table_stream_3_load_1_cast_cast_cast_cast_cast" [./ComponentStream.h:35]   --->   Operation 456 'zext' 'p_ZL26len_embedding_table_stream_3_load_1_cast_cast_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 457 [1/2] ( I:1.23ns O:1.23ns )   --->   "%p_ZL26len_embedding_table_stream_4_load_1 = load i11 %p_ZL26len_embedding_table_stream_4_addr_1" [./ComponentStream.h:35]   --->   Operation 457 'load' 'p_ZL26len_embedding_table_stream_4_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 1501> <ROM>
ST_2 : Operation 458 [1/1] (0.00ns)   --->   "%p_ZL26len_embedding_table_stream_4_load_1_cast_cast_cast_cast_cast = sext i2 %p_ZL26len_embedding_table_stream_4_load_1" [./ComponentStream.h:35]   --->   Operation 458 'sext' 'p_ZL26len_embedding_table_stream_4_load_1_cast_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 459 [1/1] (0.00ns)   --->   "%p_ZL26len_embedding_table_stream_4_load_1_cast_cast_cast_cast_cast_cast = zext i4 %p_ZL26len_embedding_table_stream_4_load_1_cast_cast_cast_cast_cast" [./ComponentStream.h:35]   --->   Operation 459 'zext' 'p_ZL26len_embedding_table_stream_4_load_1_cast_cast_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 460 [1/2] ( I:1.23ns O:1.23ns )   --->   "%p_ZL26len_embedding_table_stream_5_load_1 = load i11 %p_ZL26len_embedding_table_stream_5_addr_1" [./ComponentStream.h:35]   --->   Operation 460 'load' 'p_ZL26len_embedding_table_stream_5_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 1501> <ROM>
ST_2 : Operation 461 [1/1] (0.00ns)   --->   "%p_ZL26len_embedding_table_stream_5_load_1_cast_cast_cast_cast_cast = sext i2 %p_ZL26len_embedding_table_stream_5_load_1" [./ComponentStream.h:35]   --->   Operation 461 'sext' 'p_ZL26len_embedding_table_stream_5_load_1_cast_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 462 [1/1] (0.00ns)   --->   "%p_ZL26len_embedding_table_stream_5_load_1_cast_cast_cast_cast_cast_cast = zext i4 %p_ZL26len_embedding_table_stream_5_load_1_cast_cast_cast_cast_cast" [./ComponentStream.h:35]   --->   Operation 462 'zext' 'p_ZL26len_embedding_table_stream_5_load_1_cast_cast_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 463 [1/2] ( I:1.23ns O:1.23ns )   --->   "%p_ZL26len_embedding_table_stream_6_load_1 = load i11 %p_ZL26len_embedding_table_stream_6_addr_1" [./ComponentStream.h:35]   --->   Operation 463 'load' 'p_ZL26len_embedding_table_stream_6_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 1501> <ROM>
ST_2 : Operation 464 [1/1] (0.00ns)   --->   "%p_ZL26len_embedding_table_stream_6_load_1_cast = zext i5 %p_ZL26len_embedding_table_stream_6_load_1" [./ComponentStream.h:35]   --->   Operation 464 'zext' 'p_ZL26len_embedding_table_stream_6_load_1_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 465 [1/2] ( I:1.23ns O:1.23ns )   --->   "%p_ZL26len_embedding_table_stream_7_load_1 = load i11 %p_ZL26len_embedding_table_stream_7_addr_1" [./ComponentStream.h:35]   --->   Operation 465 'load' 'p_ZL26len_embedding_table_stream_7_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 1501> <ROM>
ST_2 : Operation 466 [1/1] (0.00ns)   --->   "%p_ZL26len_embedding_table_stream_7_load_1_cast = zext i5 %p_ZL26len_embedding_table_stream_7_load_1" [./ComponentStream.h:35]   --->   Operation 466 'zext' 'p_ZL26len_embedding_table_stream_7_load_1_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 467 [1/2] ( I:1.23ns O:1.23ns )   --->   "%p_ZL26len_embedding_table_stream_8_load_1 = load i11 %p_ZL26len_embedding_table_stream_8_addr_1" [./ComponentStream.h:35]   --->   Operation 467 'load' 'p_ZL26len_embedding_table_stream_8_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 1501> <ROM>
ST_2 : Operation 468 [1/1] (0.00ns)   --->   "%p_ZL26len_embedding_table_stream_8_load_1_cast = zext i5 %p_ZL26len_embedding_table_stream_8_load_1" [./ComponentStream.h:35]   --->   Operation 468 'zext' 'p_ZL26len_embedding_table_stream_8_load_1_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 469 [1/2] ( I:1.23ns O:1.23ns )   --->   "%p_ZL26len_embedding_table_stream_9_load_1 = load i11 %p_ZL26len_embedding_table_stream_9_addr_1" [./ComponentStream.h:35]   --->   Operation 469 'load' 'p_ZL26len_embedding_table_stream_9_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 1501> <ROM>
ST_2 : Operation 470 [1/2] ( I:1.23ns O:1.23ns )   --->   "%p_ZL26ipd_embedding_table_stream_0_load_1 = load i12 %p_ZL26ipd_embedding_table_stream_0_addr_1" [./ComponentStream.h:36]   --->   Operation 470 'load' 'p_ZL26ipd_embedding_table_stream_0_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 2561> <ROM>
ST_2 : Operation 471 [1/1] (0.00ns)   --->   "%p_ZL26ipd_embedding_table_stream_0_load_1_cast = zext i4 %p_ZL26ipd_embedding_table_stream_0_load_1" [./ComponentStream.h:36]   --->   Operation 471 'zext' 'p_ZL26ipd_embedding_table_stream_0_load_1_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 472 [1/2] ( I:1.23ns O:1.23ns )   --->   "%p_ZL26ipd_embedding_table_stream_1_load_1 = load i12 %p_ZL26ipd_embedding_table_stream_1_addr_1" [./ComponentStream.h:36]   --->   Operation 472 'load' 'p_ZL26ipd_embedding_table_stream_1_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 2561> <ROM>
ST_2 : Operation 473 [1/1] (0.00ns)   --->   "%p_ZL26ipd_embedding_table_stream_1_load_1_cast = zext i4 %p_ZL26ipd_embedding_table_stream_1_load_1" [./ComponentStream.h:36]   --->   Operation 473 'zext' 'p_ZL26ipd_embedding_table_stream_1_load_1_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 474 [1/2] ( I:1.23ns O:1.23ns )   --->   "%p_ZL26ipd_embedding_table_stream_2_load_1 = load i12 %p_ZL26ipd_embedding_table_stream_2_addr_1" [./ComponentStream.h:36]   --->   Operation 474 'load' 'p_ZL26ipd_embedding_table_stream_2_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 2561> <ROM>
ST_2 : Operation 475 [1/1] (0.00ns)   --->   "%p_ZL26ipd_embedding_table_stream_2_load_1_cast_cast_cast_cast_cast = sext i3 %p_ZL26ipd_embedding_table_stream_2_load_1" [./ComponentStream.h:36]   --->   Operation 475 'sext' 'p_ZL26ipd_embedding_table_stream_2_load_1_cast_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 476 [1/1] (0.00ns)   --->   "%p_ZL26ipd_embedding_table_stream_2_load_1_cast_cast_cast_cast_cast_cast = zext i4 %p_ZL26ipd_embedding_table_stream_2_load_1_cast_cast_cast_cast_cast" [./ComponentStream.h:36]   --->   Operation 476 'zext' 'p_ZL26ipd_embedding_table_stream_2_load_1_cast_cast_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 477 [1/2] ( I:1.23ns O:1.23ns )   --->   "%p_ZL26ipd_embedding_table_stream_3_load_1 = load i12 %p_ZL26ipd_embedding_table_stream_3_addr_1" [./ComponentStream.h:36]   --->   Operation 477 'load' 'p_ZL26ipd_embedding_table_stream_3_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 2561> <ROM>
ST_2 : Operation 478 [1/1] (0.00ns)   --->   "%p_ZL26ipd_embedding_table_stream_3_load_1_cast_cast_cast_cast_cast = sext i3 %p_ZL26ipd_embedding_table_stream_3_load_1" [./ComponentStream.h:36]   --->   Operation 478 'sext' 'p_ZL26ipd_embedding_table_stream_3_load_1_cast_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 479 [1/1] (0.00ns)   --->   "%p_ZL26ipd_embedding_table_stream_3_load_1_cast_cast_cast_cast_cast_cast = zext i4 %p_ZL26ipd_embedding_table_stream_3_load_1_cast_cast_cast_cast_cast" [./ComponentStream.h:36]   --->   Operation 479 'zext' 'p_ZL26ipd_embedding_table_stream_3_load_1_cast_cast_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 480 [1/2] ( I:1.23ns O:1.23ns )   --->   "%p_ZL26ipd_embedding_table_stream_4_load_1 = load i12 %p_ZL26ipd_embedding_table_stream_4_addr_1" [./ComponentStream.h:36]   --->   Operation 480 'load' 'p_ZL26ipd_embedding_table_stream_4_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 2561> <ROM>
ST_2 : Operation 481 [1/1] (0.00ns)   --->   "%p_ZL26ipd_embedding_table_stream_4_load_1_cast_cast_cast_cast_cast = sext i2 %p_ZL26ipd_embedding_table_stream_4_load_1" [./ComponentStream.h:36]   --->   Operation 481 'sext' 'p_ZL26ipd_embedding_table_stream_4_load_1_cast_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 482 [1/1] (0.00ns)   --->   "%p_ZL26ipd_embedding_table_stream_4_load_1_cast_cast_cast_cast_cast_cast = zext i4 %p_ZL26ipd_embedding_table_stream_4_load_1_cast_cast_cast_cast_cast" [./ComponentStream.h:36]   --->   Operation 482 'zext' 'p_ZL26ipd_embedding_table_stream_4_load_1_cast_cast_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 483 [1/2] ( I:1.23ns O:1.23ns )   --->   "%p_ZL26ipd_embedding_table_stream_5_load_1 = load i12 %p_ZL26ipd_embedding_table_stream_5_addr_1" [./ComponentStream.h:36]   --->   Operation 483 'load' 'p_ZL26ipd_embedding_table_stream_5_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 2561> <ROM>
ST_2 : Operation 484 [1/1] (0.00ns)   --->   "%p_ZL26ipd_embedding_table_stream_5_load_1_cast_cast_cast_cast_cast = sext i2 %p_ZL26ipd_embedding_table_stream_5_load_1" [./ComponentStream.h:36]   --->   Operation 484 'sext' 'p_ZL26ipd_embedding_table_stream_5_load_1_cast_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 485 [1/1] (0.00ns)   --->   "%p_ZL26ipd_embedding_table_stream_5_load_1_cast_cast_cast_cast_cast_cast = zext i4 %p_ZL26ipd_embedding_table_stream_5_load_1_cast_cast_cast_cast_cast" [./ComponentStream.h:36]   --->   Operation 485 'zext' 'p_ZL26ipd_embedding_table_stream_5_load_1_cast_cast_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 486 [1/2] ( I:1.23ns O:1.23ns )   --->   "%p_ZL26ipd_embedding_table_stream_6_load_1 = load i12 %p_ZL26ipd_embedding_table_stream_6_addr_1" [./ComponentStream.h:36]   --->   Operation 486 'load' 'p_ZL26ipd_embedding_table_stream_6_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 2561> <ROM>
ST_2 : Operation 487 [1/1] (0.00ns)   --->   "%p_ZL26ipd_embedding_table_stream_6_load_1_cast = zext i5 %p_ZL26ipd_embedding_table_stream_6_load_1" [./ComponentStream.h:36]   --->   Operation 487 'zext' 'p_ZL26ipd_embedding_table_stream_6_load_1_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 488 [1/2] ( I:1.23ns O:1.23ns )   --->   "%p_ZL26ipd_embedding_table_stream_7_load_1 = load i12 %p_ZL26ipd_embedding_table_stream_7_addr_1" [./ComponentStream.h:36]   --->   Operation 488 'load' 'p_ZL26ipd_embedding_table_stream_7_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 2561> <ROM>
ST_2 : Operation 489 [1/1] (0.00ns)   --->   "%or_ln38_1 = bitconcatenate i293 @_ssdm_op_BitConcatenate.i293.i5.i32.i32.i32.i32.i32.i32.i32.i32.i32, i5 %p_ZL26len_embedding_table_stream_9_load_1, i32 %p_ZL26len_embedding_table_stream_8_load_1_cast, i32 %p_ZL26len_embedding_table_stream_7_load_1_cast, i32 %p_ZL26len_embedding_table_stream_6_load_1_cast, i32 %p_ZL26len_embedding_table_stream_5_load_1_cast_cast_cast_cast_cast_cast, i32 %p_ZL26len_embedding_table_stream_4_load_1_cast_cast_cast_cast_cast_cast, i32 %p_ZL26len_embedding_table_stream_3_load_1_cast_cast_cast_cast_cast_cast, i32 %p_ZL26len_embedding_table_stream_2_load_1_cast_cast_cast_cast_cast_cast, i32 %p_ZL26len_embedding_table_stream_1_load_1_cast, i32 %p_ZL26len_embedding_table_stream_0_load_1_cast" [./ComponentStream.h:38]   --->   Operation 489 'bitconcatenate' 'or_ln38_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 490 [1/1] (0.00ns)   --->   "%zext_ln38_1 = zext i293 %or_ln38_1" [./ComponentStream.h:38]   --->   Operation 490 'zext' 'zext_ln38_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 491 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln38 = write void @_ssdm_op_Write.ap_fifo.volatile.i320P0A, i320 %len_x_embedding_1, i320 %zext_ln38_1" [./ComponentStream.h:38]   --->   Operation 491 'write' 'write_ln38' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 320> <Depth = 4> <FIFO>
ST_2 : Operation 492 [1/1] (0.00ns)   --->   "%or_ln39_1 = bitconcatenate i229 @_ssdm_op_BitConcatenate.i229.i5.i32.i32.i32.i32.i32.i32.i32, i5 %p_ZL26ipd_embedding_table_stream_7_load_1, i32 %p_ZL26ipd_embedding_table_stream_6_load_1_cast, i32 %p_ZL26ipd_embedding_table_stream_5_load_1_cast_cast_cast_cast_cast_cast, i32 %p_ZL26ipd_embedding_table_stream_4_load_1_cast_cast_cast_cast_cast_cast, i32 %p_ZL26ipd_embedding_table_stream_3_load_1_cast_cast_cast_cast_cast_cast, i32 %p_ZL26ipd_embedding_table_stream_2_load_1_cast_cast_cast_cast_cast_cast, i32 %p_ZL26ipd_embedding_table_stream_1_load_1_cast, i32 %p_ZL26ipd_embedding_table_stream_0_load_1_cast" [./ComponentStream.h:39]   --->   Operation 492 'bitconcatenate' 'or_ln39_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 493 [1/1] (0.00ns)   --->   "%zext_ln39_1 = zext i229 %or_ln39_1" [./ComponentStream.h:39]   --->   Operation 493 'zext' 'zext_ln39_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 494 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln39 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %ipd_x_embedding_1, i256 %zext_ln39_1" [./ComponentStream.h:39]   --->   Operation 494 'write' 'write_ln39' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 4> <FIFO>
ST_2 : Operation 495 [1/2] ( I:1.23ns O:1.23ns )   --->   "%p_ZL26len_embedding_table_stream_0_load_2 = load i11 %p_ZL26len_embedding_table_stream_0_addr_2" [./ComponentStream.h:35]   --->   Operation 495 'load' 'p_ZL26len_embedding_table_stream_0_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 1501> <ROM>
ST_2 : Operation 496 [1/1] (0.00ns)   --->   "%p_ZL26len_embedding_table_stream_0_load_2_cast = zext i4 %p_ZL26len_embedding_table_stream_0_load_2" [./ComponentStream.h:35]   --->   Operation 496 'zext' 'p_ZL26len_embedding_table_stream_0_load_2_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 497 [1/2] ( I:1.23ns O:1.23ns )   --->   "%p_ZL26len_embedding_table_stream_1_load_2 = load i11 %p_ZL26len_embedding_table_stream_1_addr_2" [./ComponentStream.h:35]   --->   Operation 497 'load' 'p_ZL26len_embedding_table_stream_1_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 1501> <ROM>
ST_2 : Operation 498 [1/1] (0.00ns)   --->   "%p_ZL26len_embedding_table_stream_1_load_2_cast = zext i4 %p_ZL26len_embedding_table_stream_1_load_2" [./ComponentStream.h:35]   --->   Operation 498 'zext' 'p_ZL26len_embedding_table_stream_1_load_2_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 499 [1/2] ( I:1.23ns O:1.23ns )   --->   "%p_ZL26len_embedding_table_stream_2_load_2 = load i11 %p_ZL26len_embedding_table_stream_2_addr_2" [./ComponentStream.h:35]   --->   Operation 499 'load' 'p_ZL26len_embedding_table_stream_2_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 1501> <ROM>
ST_2 : Operation 500 [1/1] (0.00ns)   --->   "%p_ZL26len_embedding_table_stream_2_load_2_cast_cast_cast_cast_cast = sext i3 %p_ZL26len_embedding_table_stream_2_load_2" [./ComponentStream.h:35]   --->   Operation 500 'sext' 'p_ZL26len_embedding_table_stream_2_load_2_cast_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 501 [1/1] (0.00ns)   --->   "%p_ZL26len_embedding_table_stream_2_load_2_cast_cast_cast_cast_cast_cast = zext i4 %p_ZL26len_embedding_table_stream_2_load_2_cast_cast_cast_cast_cast" [./ComponentStream.h:35]   --->   Operation 501 'zext' 'p_ZL26len_embedding_table_stream_2_load_2_cast_cast_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 502 [1/2] ( I:1.23ns O:1.23ns )   --->   "%p_ZL26len_embedding_table_stream_3_load_2 = load i11 %p_ZL26len_embedding_table_stream_3_addr_2" [./ComponentStream.h:35]   --->   Operation 502 'load' 'p_ZL26len_embedding_table_stream_3_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 1501> <ROM>
ST_2 : Operation 503 [1/1] (0.00ns)   --->   "%p_ZL26len_embedding_table_stream_3_load_2_cast_cast_cast_cast_cast = sext i3 %p_ZL26len_embedding_table_stream_3_load_2" [./ComponentStream.h:35]   --->   Operation 503 'sext' 'p_ZL26len_embedding_table_stream_3_load_2_cast_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 504 [1/1] (0.00ns)   --->   "%p_ZL26len_embedding_table_stream_3_load_2_cast_cast_cast_cast_cast_cast = zext i4 %p_ZL26len_embedding_table_stream_3_load_2_cast_cast_cast_cast_cast" [./ComponentStream.h:35]   --->   Operation 504 'zext' 'p_ZL26len_embedding_table_stream_3_load_2_cast_cast_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 505 [1/2] ( I:1.23ns O:1.23ns )   --->   "%p_ZL26len_embedding_table_stream_4_load_2 = load i11 %p_ZL26len_embedding_table_stream_4_addr_2" [./ComponentStream.h:35]   --->   Operation 505 'load' 'p_ZL26len_embedding_table_stream_4_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 1501> <ROM>
ST_2 : Operation 506 [1/1] (0.00ns)   --->   "%p_ZL26len_embedding_table_stream_4_load_2_cast_cast_cast_cast_cast = sext i2 %p_ZL26len_embedding_table_stream_4_load_2" [./ComponentStream.h:35]   --->   Operation 506 'sext' 'p_ZL26len_embedding_table_stream_4_load_2_cast_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 507 [1/1] (0.00ns)   --->   "%p_ZL26len_embedding_table_stream_4_load_2_cast_cast_cast_cast_cast_cast = zext i4 %p_ZL26len_embedding_table_stream_4_load_2_cast_cast_cast_cast_cast" [./ComponentStream.h:35]   --->   Operation 507 'zext' 'p_ZL26len_embedding_table_stream_4_load_2_cast_cast_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 508 [1/2] ( I:1.23ns O:1.23ns )   --->   "%p_ZL26len_embedding_table_stream_5_load_2 = load i11 %p_ZL26len_embedding_table_stream_5_addr_2" [./ComponentStream.h:35]   --->   Operation 508 'load' 'p_ZL26len_embedding_table_stream_5_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 1501> <ROM>
ST_2 : Operation 509 [1/1] (0.00ns)   --->   "%p_ZL26len_embedding_table_stream_5_load_2_cast_cast_cast_cast_cast = sext i2 %p_ZL26len_embedding_table_stream_5_load_2" [./ComponentStream.h:35]   --->   Operation 509 'sext' 'p_ZL26len_embedding_table_stream_5_load_2_cast_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 510 [1/1] (0.00ns)   --->   "%p_ZL26len_embedding_table_stream_5_load_2_cast_cast_cast_cast_cast_cast = zext i4 %p_ZL26len_embedding_table_stream_5_load_2_cast_cast_cast_cast_cast" [./ComponentStream.h:35]   --->   Operation 510 'zext' 'p_ZL26len_embedding_table_stream_5_load_2_cast_cast_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 511 [1/2] ( I:1.23ns O:1.23ns )   --->   "%p_ZL26len_embedding_table_stream_6_load_2 = load i11 %p_ZL26len_embedding_table_stream_6_addr_2" [./ComponentStream.h:35]   --->   Operation 511 'load' 'p_ZL26len_embedding_table_stream_6_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 1501> <ROM>
ST_2 : Operation 512 [1/1] (0.00ns)   --->   "%p_ZL26len_embedding_table_stream_6_load_2_cast = zext i5 %p_ZL26len_embedding_table_stream_6_load_2" [./ComponentStream.h:35]   --->   Operation 512 'zext' 'p_ZL26len_embedding_table_stream_6_load_2_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 513 [1/2] ( I:1.23ns O:1.23ns )   --->   "%p_ZL26len_embedding_table_stream_7_load_2 = load i11 %p_ZL26len_embedding_table_stream_7_addr_2" [./ComponentStream.h:35]   --->   Operation 513 'load' 'p_ZL26len_embedding_table_stream_7_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 1501> <ROM>
ST_2 : Operation 514 [1/1] (0.00ns)   --->   "%p_ZL26len_embedding_table_stream_7_load_2_cast = zext i5 %p_ZL26len_embedding_table_stream_7_load_2" [./ComponentStream.h:35]   --->   Operation 514 'zext' 'p_ZL26len_embedding_table_stream_7_load_2_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 515 [1/2] ( I:1.23ns O:1.23ns )   --->   "%p_ZL26len_embedding_table_stream_8_load_2 = load i11 %p_ZL26len_embedding_table_stream_8_addr_2" [./ComponentStream.h:35]   --->   Operation 515 'load' 'p_ZL26len_embedding_table_stream_8_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 1501> <ROM>
ST_2 : Operation 516 [1/1] (0.00ns)   --->   "%p_ZL26len_embedding_table_stream_8_load_2_cast = zext i5 %p_ZL26len_embedding_table_stream_8_load_2" [./ComponentStream.h:35]   --->   Operation 516 'zext' 'p_ZL26len_embedding_table_stream_8_load_2_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 517 [1/2] ( I:1.23ns O:1.23ns )   --->   "%p_ZL26len_embedding_table_stream_9_load_2 = load i11 %p_ZL26len_embedding_table_stream_9_addr_2" [./ComponentStream.h:35]   --->   Operation 517 'load' 'p_ZL26len_embedding_table_stream_9_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 1501> <ROM>
ST_2 : Operation 518 [1/2] ( I:1.23ns O:1.23ns )   --->   "%p_ZL26ipd_embedding_table_stream_0_load_2 = load i12 %p_ZL26ipd_embedding_table_stream_0_addr_2" [./ComponentStream.h:36]   --->   Operation 518 'load' 'p_ZL26ipd_embedding_table_stream_0_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 2561> <ROM>
ST_2 : Operation 519 [1/1] (0.00ns)   --->   "%p_ZL26ipd_embedding_table_stream_0_load_2_cast = zext i4 %p_ZL26ipd_embedding_table_stream_0_load_2" [./ComponentStream.h:36]   --->   Operation 519 'zext' 'p_ZL26ipd_embedding_table_stream_0_load_2_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 520 [1/2] ( I:1.23ns O:1.23ns )   --->   "%p_ZL26ipd_embedding_table_stream_1_load_2 = load i12 %p_ZL26ipd_embedding_table_stream_1_addr_2" [./ComponentStream.h:36]   --->   Operation 520 'load' 'p_ZL26ipd_embedding_table_stream_1_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 2561> <ROM>
ST_2 : Operation 521 [1/1] (0.00ns)   --->   "%p_ZL26ipd_embedding_table_stream_1_load_2_cast = zext i4 %p_ZL26ipd_embedding_table_stream_1_load_2" [./ComponentStream.h:36]   --->   Operation 521 'zext' 'p_ZL26ipd_embedding_table_stream_1_load_2_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 522 [1/2] ( I:1.23ns O:1.23ns )   --->   "%p_ZL26ipd_embedding_table_stream_2_load_2 = load i12 %p_ZL26ipd_embedding_table_stream_2_addr_2" [./ComponentStream.h:36]   --->   Operation 522 'load' 'p_ZL26ipd_embedding_table_stream_2_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 2561> <ROM>
ST_2 : Operation 523 [1/1] (0.00ns)   --->   "%p_ZL26ipd_embedding_table_stream_2_load_2_cast_cast_cast_cast_cast = sext i3 %p_ZL26ipd_embedding_table_stream_2_load_2" [./ComponentStream.h:36]   --->   Operation 523 'sext' 'p_ZL26ipd_embedding_table_stream_2_load_2_cast_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 524 [1/1] (0.00ns)   --->   "%p_ZL26ipd_embedding_table_stream_2_load_2_cast_cast_cast_cast_cast_cast = zext i4 %p_ZL26ipd_embedding_table_stream_2_load_2_cast_cast_cast_cast_cast" [./ComponentStream.h:36]   --->   Operation 524 'zext' 'p_ZL26ipd_embedding_table_stream_2_load_2_cast_cast_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 525 [1/2] ( I:1.23ns O:1.23ns )   --->   "%p_ZL26ipd_embedding_table_stream_3_load_2 = load i12 %p_ZL26ipd_embedding_table_stream_3_addr_2" [./ComponentStream.h:36]   --->   Operation 525 'load' 'p_ZL26ipd_embedding_table_stream_3_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 2561> <ROM>
ST_2 : Operation 526 [1/1] (0.00ns)   --->   "%p_ZL26ipd_embedding_table_stream_3_load_2_cast_cast_cast_cast_cast = sext i3 %p_ZL26ipd_embedding_table_stream_3_load_2" [./ComponentStream.h:36]   --->   Operation 526 'sext' 'p_ZL26ipd_embedding_table_stream_3_load_2_cast_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 527 [1/1] (0.00ns)   --->   "%p_ZL26ipd_embedding_table_stream_3_load_2_cast_cast_cast_cast_cast_cast = zext i4 %p_ZL26ipd_embedding_table_stream_3_load_2_cast_cast_cast_cast_cast" [./ComponentStream.h:36]   --->   Operation 527 'zext' 'p_ZL26ipd_embedding_table_stream_3_load_2_cast_cast_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 528 [1/2] ( I:1.23ns O:1.23ns )   --->   "%p_ZL26ipd_embedding_table_stream_4_load_2 = load i12 %p_ZL26ipd_embedding_table_stream_4_addr_2" [./ComponentStream.h:36]   --->   Operation 528 'load' 'p_ZL26ipd_embedding_table_stream_4_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 2561> <ROM>
ST_2 : Operation 529 [1/1] (0.00ns)   --->   "%p_ZL26ipd_embedding_table_stream_4_load_2_cast_cast_cast_cast_cast = sext i2 %p_ZL26ipd_embedding_table_stream_4_load_2" [./ComponentStream.h:36]   --->   Operation 529 'sext' 'p_ZL26ipd_embedding_table_stream_4_load_2_cast_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 530 [1/1] (0.00ns)   --->   "%p_ZL26ipd_embedding_table_stream_4_load_2_cast_cast_cast_cast_cast_cast = zext i4 %p_ZL26ipd_embedding_table_stream_4_load_2_cast_cast_cast_cast_cast" [./ComponentStream.h:36]   --->   Operation 530 'zext' 'p_ZL26ipd_embedding_table_stream_4_load_2_cast_cast_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 531 [1/2] ( I:1.23ns O:1.23ns )   --->   "%p_ZL26ipd_embedding_table_stream_5_load_2 = load i12 %p_ZL26ipd_embedding_table_stream_5_addr_2" [./ComponentStream.h:36]   --->   Operation 531 'load' 'p_ZL26ipd_embedding_table_stream_5_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 2561> <ROM>
ST_2 : Operation 532 [1/1] (0.00ns)   --->   "%p_ZL26ipd_embedding_table_stream_5_load_2_cast_cast_cast_cast_cast = sext i2 %p_ZL26ipd_embedding_table_stream_5_load_2" [./ComponentStream.h:36]   --->   Operation 532 'sext' 'p_ZL26ipd_embedding_table_stream_5_load_2_cast_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 533 [1/1] (0.00ns)   --->   "%p_ZL26ipd_embedding_table_stream_5_load_2_cast_cast_cast_cast_cast_cast = zext i4 %p_ZL26ipd_embedding_table_stream_5_load_2_cast_cast_cast_cast_cast" [./ComponentStream.h:36]   --->   Operation 533 'zext' 'p_ZL26ipd_embedding_table_stream_5_load_2_cast_cast_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 534 [1/2] ( I:1.23ns O:1.23ns )   --->   "%p_ZL26ipd_embedding_table_stream_6_load_2 = load i12 %p_ZL26ipd_embedding_table_stream_6_addr_2" [./ComponentStream.h:36]   --->   Operation 534 'load' 'p_ZL26ipd_embedding_table_stream_6_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 2561> <ROM>
ST_2 : Operation 535 [1/1] (0.00ns)   --->   "%p_ZL26ipd_embedding_table_stream_6_load_2_cast = zext i5 %p_ZL26ipd_embedding_table_stream_6_load_2" [./ComponentStream.h:36]   --->   Operation 535 'zext' 'p_ZL26ipd_embedding_table_stream_6_load_2_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 536 [1/2] ( I:1.23ns O:1.23ns )   --->   "%p_ZL26ipd_embedding_table_stream_7_load_2 = load i12 %p_ZL26ipd_embedding_table_stream_7_addr_2" [./ComponentStream.h:36]   --->   Operation 536 'load' 'p_ZL26ipd_embedding_table_stream_7_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 2561> <ROM>
ST_2 : Operation 537 [1/1] (0.00ns)   --->   "%or_ln38_2 = bitconcatenate i293 @_ssdm_op_BitConcatenate.i293.i5.i32.i32.i32.i32.i32.i32.i32.i32.i32, i5 %p_ZL26len_embedding_table_stream_9_load_2, i32 %p_ZL26len_embedding_table_stream_8_load_2_cast, i32 %p_ZL26len_embedding_table_stream_7_load_2_cast, i32 %p_ZL26len_embedding_table_stream_6_load_2_cast, i32 %p_ZL26len_embedding_table_stream_5_load_2_cast_cast_cast_cast_cast_cast, i32 %p_ZL26len_embedding_table_stream_4_load_2_cast_cast_cast_cast_cast_cast, i32 %p_ZL26len_embedding_table_stream_3_load_2_cast_cast_cast_cast_cast_cast, i32 %p_ZL26len_embedding_table_stream_2_load_2_cast_cast_cast_cast_cast_cast, i32 %p_ZL26len_embedding_table_stream_1_load_2_cast, i32 %p_ZL26len_embedding_table_stream_0_load_2_cast" [./ComponentStream.h:38]   --->   Operation 537 'bitconcatenate' 'or_ln38_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 538 [1/1] (0.00ns)   --->   "%zext_ln38_2 = zext i293 %or_ln38_2" [./ComponentStream.h:38]   --->   Operation 538 'zext' 'zext_ln38_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 539 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln38 = write void @_ssdm_op_Write.ap_fifo.volatile.i320P0A, i320 %len_x_embedding_2, i320 %zext_ln38_2" [./ComponentStream.h:38]   --->   Operation 539 'write' 'write_ln38' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 320> <Depth = 4> <FIFO>
ST_2 : Operation 540 [1/1] (0.00ns)   --->   "%or_ln39_2 = bitconcatenate i229 @_ssdm_op_BitConcatenate.i229.i5.i32.i32.i32.i32.i32.i32.i32, i5 %p_ZL26ipd_embedding_table_stream_7_load_2, i32 %p_ZL26ipd_embedding_table_stream_6_load_2_cast, i32 %p_ZL26ipd_embedding_table_stream_5_load_2_cast_cast_cast_cast_cast_cast, i32 %p_ZL26ipd_embedding_table_stream_4_load_2_cast_cast_cast_cast_cast_cast, i32 %p_ZL26ipd_embedding_table_stream_3_load_2_cast_cast_cast_cast_cast_cast, i32 %p_ZL26ipd_embedding_table_stream_2_load_2_cast_cast_cast_cast_cast_cast, i32 %p_ZL26ipd_embedding_table_stream_1_load_2_cast, i32 %p_ZL26ipd_embedding_table_stream_0_load_2_cast" [./ComponentStream.h:39]   --->   Operation 540 'bitconcatenate' 'or_ln39_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 541 [1/1] (0.00ns)   --->   "%zext_ln39_2 = zext i229 %or_ln39_2" [./ComponentStream.h:39]   --->   Operation 541 'zext' 'zext_ln39_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 542 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln39 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %ipd_x_embedding_2, i256 %zext_ln39_2" [./ComponentStream.h:39]   --->   Operation 542 'write' 'write_ln39' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 4> <FIFO>
ST_2 : Operation 543 [1/2] ( I:1.23ns O:1.23ns )   --->   "%p_ZL26len_embedding_table_stream_0_load_3 = load i11 %p_ZL26len_embedding_table_stream_0_addr_3" [./ComponentStream.h:35]   --->   Operation 543 'load' 'p_ZL26len_embedding_table_stream_0_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 1501> <ROM>
ST_2 : Operation 544 [1/1] (0.00ns)   --->   "%p_ZL26len_embedding_table_stream_0_load_3_cast = zext i4 %p_ZL26len_embedding_table_stream_0_load_3" [./ComponentStream.h:35]   --->   Operation 544 'zext' 'p_ZL26len_embedding_table_stream_0_load_3_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 545 [1/2] ( I:1.23ns O:1.23ns )   --->   "%p_ZL26len_embedding_table_stream_1_load_3 = load i11 %p_ZL26len_embedding_table_stream_1_addr_3" [./ComponentStream.h:35]   --->   Operation 545 'load' 'p_ZL26len_embedding_table_stream_1_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 1501> <ROM>
ST_2 : Operation 546 [1/1] (0.00ns)   --->   "%p_ZL26len_embedding_table_stream_1_load_3_cast = zext i4 %p_ZL26len_embedding_table_stream_1_load_3" [./ComponentStream.h:35]   --->   Operation 546 'zext' 'p_ZL26len_embedding_table_stream_1_load_3_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 547 [1/2] ( I:1.23ns O:1.23ns )   --->   "%p_ZL26len_embedding_table_stream_2_load_3 = load i11 %p_ZL26len_embedding_table_stream_2_addr_3" [./ComponentStream.h:35]   --->   Operation 547 'load' 'p_ZL26len_embedding_table_stream_2_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 1501> <ROM>
ST_2 : Operation 548 [1/1] (0.00ns)   --->   "%p_ZL26len_embedding_table_stream_2_load_3_cast_cast_cast_cast_cast = sext i3 %p_ZL26len_embedding_table_stream_2_load_3" [./ComponentStream.h:35]   --->   Operation 548 'sext' 'p_ZL26len_embedding_table_stream_2_load_3_cast_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 549 [1/1] (0.00ns)   --->   "%p_ZL26len_embedding_table_stream_2_load_3_cast_cast_cast_cast_cast_cast = zext i4 %p_ZL26len_embedding_table_stream_2_load_3_cast_cast_cast_cast_cast" [./ComponentStream.h:35]   --->   Operation 549 'zext' 'p_ZL26len_embedding_table_stream_2_load_3_cast_cast_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 550 [1/2] ( I:1.23ns O:1.23ns )   --->   "%p_ZL26len_embedding_table_stream_3_load_3 = load i11 %p_ZL26len_embedding_table_stream_3_addr_3" [./ComponentStream.h:35]   --->   Operation 550 'load' 'p_ZL26len_embedding_table_stream_3_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 1501> <ROM>
ST_2 : Operation 551 [1/1] (0.00ns)   --->   "%p_ZL26len_embedding_table_stream_3_load_3_cast_cast_cast_cast_cast = sext i3 %p_ZL26len_embedding_table_stream_3_load_3" [./ComponentStream.h:35]   --->   Operation 551 'sext' 'p_ZL26len_embedding_table_stream_3_load_3_cast_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 552 [1/1] (0.00ns)   --->   "%p_ZL26len_embedding_table_stream_3_load_3_cast_cast_cast_cast_cast_cast = zext i4 %p_ZL26len_embedding_table_stream_3_load_3_cast_cast_cast_cast_cast" [./ComponentStream.h:35]   --->   Operation 552 'zext' 'p_ZL26len_embedding_table_stream_3_load_3_cast_cast_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 553 [1/2] ( I:1.23ns O:1.23ns )   --->   "%p_ZL26len_embedding_table_stream_4_load_3 = load i11 %p_ZL26len_embedding_table_stream_4_addr_3" [./ComponentStream.h:35]   --->   Operation 553 'load' 'p_ZL26len_embedding_table_stream_4_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 1501> <ROM>
ST_2 : Operation 554 [1/1] (0.00ns)   --->   "%p_ZL26len_embedding_table_stream_4_load_3_cast_cast_cast_cast_cast = sext i2 %p_ZL26len_embedding_table_stream_4_load_3" [./ComponentStream.h:35]   --->   Operation 554 'sext' 'p_ZL26len_embedding_table_stream_4_load_3_cast_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 555 [1/1] (0.00ns)   --->   "%p_ZL26len_embedding_table_stream_4_load_3_cast_cast_cast_cast_cast_cast = zext i4 %p_ZL26len_embedding_table_stream_4_load_3_cast_cast_cast_cast_cast" [./ComponentStream.h:35]   --->   Operation 555 'zext' 'p_ZL26len_embedding_table_stream_4_load_3_cast_cast_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 556 [1/2] ( I:1.23ns O:1.23ns )   --->   "%p_ZL26len_embedding_table_stream_5_load_3 = load i11 %p_ZL26len_embedding_table_stream_5_addr_3" [./ComponentStream.h:35]   --->   Operation 556 'load' 'p_ZL26len_embedding_table_stream_5_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 1501> <ROM>
ST_2 : Operation 557 [1/1] (0.00ns)   --->   "%p_ZL26len_embedding_table_stream_5_load_3_cast_cast_cast_cast_cast = sext i2 %p_ZL26len_embedding_table_stream_5_load_3" [./ComponentStream.h:35]   --->   Operation 557 'sext' 'p_ZL26len_embedding_table_stream_5_load_3_cast_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 558 [1/1] (0.00ns)   --->   "%p_ZL26len_embedding_table_stream_5_load_3_cast_cast_cast_cast_cast_cast = zext i4 %p_ZL26len_embedding_table_stream_5_load_3_cast_cast_cast_cast_cast" [./ComponentStream.h:35]   --->   Operation 558 'zext' 'p_ZL26len_embedding_table_stream_5_load_3_cast_cast_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 559 [1/2] ( I:1.23ns O:1.23ns )   --->   "%p_ZL26len_embedding_table_stream_6_load_3 = load i11 %p_ZL26len_embedding_table_stream_6_addr_3" [./ComponentStream.h:35]   --->   Operation 559 'load' 'p_ZL26len_embedding_table_stream_6_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 1501> <ROM>
ST_2 : Operation 560 [1/1] (0.00ns)   --->   "%p_ZL26len_embedding_table_stream_6_load_3_cast = zext i5 %p_ZL26len_embedding_table_stream_6_load_3" [./ComponentStream.h:35]   --->   Operation 560 'zext' 'p_ZL26len_embedding_table_stream_6_load_3_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 561 [1/2] ( I:1.23ns O:1.23ns )   --->   "%p_ZL26len_embedding_table_stream_7_load_3 = load i11 %p_ZL26len_embedding_table_stream_7_addr_3" [./ComponentStream.h:35]   --->   Operation 561 'load' 'p_ZL26len_embedding_table_stream_7_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 1501> <ROM>
ST_2 : Operation 562 [1/1] (0.00ns)   --->   "%p_ZL26len_embedding_table_stream_7_load_3_cast = zext i5 %p_ZL26len_embedding_table_stream_7_load_3" [./ComponentStream.h:35]   --->   Operation 562 'zext' 'p_ZL26len_embedding_table_stream_7_load_3_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 563 [1/2] ( I:1.23ns O:1.23ns )   --->   "%p_ZL26len_embedding_table_stream_8_load_3 = load i11 %p_ZL26len_embedding_table_stream_8_addr_3" [./ComponentStream.h:35]   --->   Operation 563 'load' 'p_ZL26len_embedding_table_stream_8_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 1501> <ROM>
ST_2 : Operation 564 [1/1] (0.00ns)   --->   "%p_ZL26len_embedding_table_stream_8_load_3_cast = zext i5 %p_ZL26len_embedding_table_stream_8_load_3" [./ComponentStream.h:35]   --->   Operation 564 'zext' 'p_ZL26len_embedding_table_stream_8_load_3_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 565 [1/2] ( I:1.23ns O:1.23ns )   --->   "%p_ZL26len_embedding_table_stream_9_load_3 = load i11 %p_ZL26len_embedding_table_stream_9_addr_3" [./ComponentStream.h:35]   --->   Operation 565 'load' 'p_ZL26len_embedding_table_stream_9_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 1501> <ROM>
ST_2 : Operation 566 [1/2] ( I:1.23ns O:1.23ns )   --->   "%p_ZL26ipd_embedding_table_stream_0_load_3 = load i12 %p_ZL26ipd_embedding_table_stream_0_addr_3" [./ComponentStream.h:36]   --->   Operation 566 'load' 'p_ZL26ipd_embedding_table_stream_0_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 2561> <ROM>
ST_2 : Operation 567 [1/1] (0.00ns)   --->   "%p_ZL26ipd_embedding_table_stream_0_load_3_cast = zext i4 %p_ZL26ipd_embedding_table_stream_0_load_3" [./ComponentStream.h:36]   --->   Operation 567 'zext' 'p_ZL26ipd_embedding_table_stream_0_load_3_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 568 [1/2] ( I:1.23ns O:1.23ns )   --->   "%p_ZL26ipd_embedding_table_stream_1_load_3 = load i12 %p_ZL26ipd_embedding_table_stream_1_addr_3" [./ComponentStream.h:36]   --->   Operation 568 'load' 'p_ZL26ipd_embedding_table_stream_1_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 2561> <ROM>
ST_2 : Operation 569 [1/1] (0.00ns)   --->   "%p_ZL26ipd_embedding_table_stream_1_load_3_cast = zext i4 %p_ZL26ipd_embedding_table_stream_1_load_3" [./ComponentStream.h:36]   --->   Operation 569 'zext' 'p_ZL26ipd_embedding_table_stream_1_load_3_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 570 [1/2] ( I:1.23ns O:1.23ns )   --->   "%p_ZL26ipd_embedding_table_stream_2_load_3 = load i12 %p_ZL26ipd_embedding_table_stream_2_addr_3" [./ComponentStream.h:36]   --->   Operation 570 'load' 'p_ZL26ipd_embedding_table_stream_2_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 2561> <ROM>
ST_2 : Operation 571 [1/1] (0.00ns)   --->   "%p_ZL26ipd_embedding_table_stream_2_load_3_cast_cast_cast_cast_cast = sext i3 %p_ZL26ipd_embedding_table_stream_2_load_3" [./ComponentStream.h:36]   --->   Operation 571 'sext' 'p_ZL26ipd_embedding_table_stream_2_load_3_cast_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 572 [1/1] (0.00ns)   --->   "%p_ZL26ipd_embedding_table_stream_2_load_3_cast_cast_cast_cast_cast_cast = zext i4 %p_ZL26ipd_embedding_table_stream_2_load_3_cast_cast_cast_cast_cast" [./ComponentStream.h:36]   --->   Operation 572 'zext' 'p_ZL26ipd_embedding_table_stream_2_load_3_cast_cast_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 573 [1/2] ( I:1.23ns O:1.23ns )   --->   "%p_ZL26ipd_embedding_table_stream_3_load_3 = load i12 %p_ZL26ipd_embedding_table_stream_3_addr_3" [./ComponentStream.h:36]   --->   Operation 573 'load' 'p_ZL26ipd_embedding_table_stream_3_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 2561> <ROM>
ST_2 : Operation 574 [1/1] (0.00ns)   --->   "%p_ZL26ipd_embedding_table_stream_3_load_3_cast_cast_cast_cast_cast = sext i3 %p_ZL26ipd_embedding_table_stream_3_load_3" [./ComponentStream.h:36]   --->   Operation 574 'sext' 'p_ZL26ipd_embedding_table_stream_3_load_3_cast_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 575 [1/1] (0.00ns)   --->   "%p_ZL26ipd_embedding_table_stream_3_load_3_cast_cast_cast_cast_cast_cast = zext i4 %p_ZL26ipd_embedding_table_stream_3_load_3_cast_cast_cast_cast_cast" [./ComponentStream.h:36]   --->   Operation 575 'zext' 'p_ZL26ipd_embedding_table_stream_3_load_3_cast_cast_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 576 [1/2] ( I:1.23ns O:1.23ns )   --->   "%p_ZL26ipd_embedding_table_stream_4_load_3 = load i12 %p_ZL26ipd_embedding_table_stream_4_addr_3" [./ComponentStream.h:36]   --->   Operation 576 'load' 'p_ZL26ipd_embedding_table_stream_4_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 2561> <ROM>
ST_2 : Operation 577 [1/1] (0.00ns)   --->   "%p_ZL26ipd_embedding_table_stream_4_load_3_cast_cast_cast_cast_cast = sext i2 %p_ZL26ipd_embedding_table_stream_4_load_3" [./ComponentStream.h:36]   --->   Operation 577 'sext' 'p_ZL26ipd_embedding_table_stream_4_load_3_cast_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 578 [1/1] (0.00ns)   --->   "%p_ZL26ipd_embedding_table_stream_4_load_3_cast_cast_cast_cast_cast_cast = zext i4 %p_ZL26ipd_embedding_table_stream_4_load_3_cast_cast_cast_cast_cast" [./ComponentStream.h:36]   --->   Operation 578 'zext' 'p_ZL26ipd_embedding_table_stream_4_load_3_cast_cast_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 579 [1/2] ( I:1.23ns O:1.23ns )   --->   "%p_ZL26ipd_embedding_table_stream_5_load_3 = load i12 %p_ZL26ipd_embedding_table_stream_5_addr_3" [./ComponentStream.h:36]   --->   Operation 579 'load' 'p_ZL26ipd_embedding_table_stream_5_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 2561> <ROM>
ST_2 : Operation 580 [1/1] (0.00ns)   --->   "%p_ZL26ipd_embedding_table_stream_5_load_3_cast_cast_cast_cast_cast = sext i2 %p_ZL26ipd_embedding_table_stream_5_load_3" [./ComponentStream.h:36]   --->   Operation 580 'sext' 'p_ZL26ipd_embedding_table_stream_5_load_3_cast_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 581 [1/1] (0.00ns)   --->   "%p_ZL26ipd_embedding_table_stream_5_load_3_cast_cast_cast_cast_cast_cast = zext i4 %p_ZL26ipd_embedding_table_stream_5_load_3_cast_cast_cast_cast_cast" [./ComponentStream.h:36]   --->   Operation 581 'zext' 'p_ZL26ipd_embedding_table_stream_5_load_3_cast_cast_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 582 [1/2] ( I:1.23ns O:1.23ns )   --->   "%p_ZL26ipd_embedding_table_stream_6_load_3 = load i12 %p_ZL26ipd_embedding_table_stream_6_addr_3" [./ComponentStream.h:36]   --->   Operation 582 'load' 'p_ZL26ipd_embedding_table_stream_6_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 2561> <ROM>
ST_2 : Operation 583 [1/1] (0.00ns)   --->   "%p_ZL26ipd_embedding_table_stream_6_load_3_cast = zext i5 %p_ZL26ipd_embedding_table_stream_6_load_3" [./ComponentStream.h:36]   --->   Operation 583 'zext' 'p_ZL26ipd_embedding_table_stream_6_load_3_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 584 [1/2] ( I:1.23ns O:1.23ns )   --->   "%p_ZL26ipd_embedding_table_stream_7_load_3 = load i12 %p_ZL26ipd_embedding_table_stream_7_addr_3" [./ComponentStream.h:36]   --->   Operation 584 'load' 'p_ZL26ipd_embedding_table_stream_7_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 2561> <ROM>
ST_2 : Operation 585 [1/1] (0.00ns)   --->   "%or_ln38_3 = bitconcatenate i293 @_ssdm_op_BitConcatenate.i293.i5.i32.i32.i32.i32.i32.i32.i32.i32.i32, i5 %p_ZL26len_embedding_table_stream_9_load_3, i32 %p_ZL26len_embedding_table_stream_8_load_3_cast, i32 %p_ZL26len_embedding_table_stream_7_load_3_cast, i32 %p_ZL26len_embedding_table_stream_6_load_3_cast, i32 %p_ZL26len_embedding_table_stream_5_load_3_cast_cast_cast_cast_cast_cast, i32 %p_ZL26len_embedding_table_stream_4_load_3_cast_cast_cast_cast_cast_cast, i32 %p_ZL26len_embedding_table_stream_3_load_3_cast_cast_cast_cast_cast_cast, i32 %p_ZL26len_embedding_table_stream_2_load_3_cast_cast_cast_cast_cast_cast, i32 %p_ZL26len_embedding_table_stream_1_load_3_cast, i32 %p_ZL26len_embedding_table_stream_0_load_3_cast" [./ComponentStream.h:38]   --->   Operation 585 'bitconcatenate' 'or_ln38_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 586 [1/1] (0.00ns)   --->   "%zext_ln38_3 = zext i293 %or_ln38_3" [./ComponentStream.h:38]   --->   Operation 586 'zext' 'zext_ln38_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 587 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln38 = write void @_ssdm_op_Write.ap_fifo.volatile.i320P0A, i320 %len_x_embedding_3, i320 %zext_ln38_3" [./ComponentStream.h:38]   --->   Operation 587 'write' 'write_ln38' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 320> <Depth = 4> <FIFO>
ST_2 : Operation 588 [1/1] (0.00ns)   --->   "%or_ln39_3 = bitconcatenate i229 @_ssdm_op_BitConcatenate.i229.i5.i32.i32.i32.i32.i32.i32.i32, i5 %p_ZL26ipd_embedding_table_stream_7_load_3, i32 %p_ZL26ipd_embedding_table_stream_6_load_3_cast, i32 %p_ZL26ipd_embedding_table_stream_5_load_3_cast_cast_cast_cast_cast_cast, i32 %p_ZL26ipd_embedding_table_stream_4_load_3_cast_cast_cast_cast_cast_cast, i32 %p_ZL26ipd_embedding_table_stream_3_load_3_cast_cast_cast_cast_cast_cast, i32 %p_ZL26ipd_embedding_table_stream_2_load_3_cast_cast_cast_cast_cast_cast, i32 %p_ZL26ipd_embedding_table_stream_1_load_3_cast, i32 %p_ZL26ipd_embedding_table_stream_0_load_3_cast" [./ComponentStream.h:39]   --->   Operation 588 'bitconcatenate' 'or_ln39_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 589 [1/1] (0.00ns)   --->   "%zext_ln39_3 = zext i229 %or_ln39_3" [./ComponentStream.h:39]   --->   Operation 589 'zext' 'zext_ln39_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 590 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln39 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %ipd_x_embedding_3, i256 %zext_ln39_3" [./ComponentStream.h:39]   --->   Operation 590 'write' 'write_ln39' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 4> <FIFO>
ST_2 : Operation 591 [1/2] ( I:1.23ns O:1.23ns )   --->   "%p_ZL26len_embedding_table_stream_0_load_4 = load i11 %p_ZL26len_embedding_table_stream_0_addr_4" [./ComponentStream.h:35]   --->   Operation 591 'load' 'p_ZL26len_embedding_table_stream_0_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 1501> <ROM>
ST_2 : Operation 592 [1/1] (0.00ns)   --->   "%p_ZL26len_embedding_table_stream_0_load_4_cast = zext i4 %p_ZL26len_embedding_table_stream_0_load_4" [./ComponentStream.h:35]   --->   Operation 592 'zext' 'p_ZL26len_embedding_table_stream_0_load_4_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 593 [1/2] ( I:1.23ns O:1.23ns )   --->   "%p_ZL26len_embedding_table_stream_1_load_4 = load i11 %p_ZL26len_embedding_table_stream_1_addr_4" [./ComponentStream.h:35]   --->   Operation 593 'load' 'p_ZL26len_embedding_table_stream_1_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 1501> <ROM>
ST_2 : Operation 594 [1/1] (0.00ns)   --->   "%p_ZL26len_embedding_table_stream_1_load_4_cast = zext i4 %p_ZL26len_embedding_table_stream_1_load_4" [./ComponentStream.h:35]   --->   Operation 594 'zext' 'p_ZL26len_embedding_table_stream_1_load_4_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 595 [1/2] ( I:1.23ns O:1.23ns )   --->   "%p_ZL26len_embedding_table_stream_2_load_4 = load i11 %p_ZL26len_embedding_table_stream_2_addr_4" [./ComponentStream.h:35]   --->   Operation 595 'load' 'p_ZL26len_embedding_table_stream_2_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 1501> <ROM>
ST_2 : Operation 596 [1/1] (0.00ns)   --->   "%p_ZL26len_embedding_table_stream_2_load_4_cast_cast_cast_cast_cast = sext i3 %p_ZL26len_embedding_table_stream_2_load_4" [./ComponentStream.h:35]   --->   Operation 596 'sext' 'p_ZL26len_embedding_table_stream_2_load_4_cast_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 597 [1/1] (0.00ns)   --->   "%p_ZL26len_embedding_table_stream_2_load_4_cast_cast_cast_cast_cast_cast = zext i4 %p_ZL26len_embedding_table_stream_2_load_4_cast_cast_cast_cast_cast" [./ComponentStream.h:35]   --->   Operation 597 'zext' 'p_ZL26len_embedding_table_stream_2_load_4_cast_cast_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 598 [1/2] ( I:1.23ns O:1.23ns )   --->   "%p_ZL26len_embedding_table_stream_3_load_4 = load i11 %p_ZL26len_embedding_table_stream_3_addr_4" [./ComponentStream.h:35]   --->   Operation 598 'load' 'p_ZL26len_embedding_table_stream_3_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 1501> <ROM>
ST_2 : Operation 599 [1/1] (0.00ns)   --->   "%p_ZL26len_embedding_table_stream_3_load_4_cast_cast_cast_cast_cast = sext i3 %p_ZL26len_embedding_table_stream_3_load_4" [./ComponentStream.h:35]   --->   Operation 599 'sext' 'p_ZL26len_embedding_table_stream_3_load_4_cast_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 600 [1/1] (0.00ns)   --->   "%p_ZL26len_embedding_table_stream_3_load_4_cast_cast_cast_cast_cast_cast = zext i4 %p_ZL26len_embedding_table_stream_3_load_4_cast_cast_cast_cast_cast" [./ComponentStream.h:35]   --->   Operation 600 'zext' 'p_ZL26len_embedding_table_stream_3_load_4_cast_cast_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 601 [1/2] ( I:1.23ns O:1.23ns )   --->   "%p_ZL26len_embedding_table_stream_4_load_4 = load i11 %p_ZL26len_embedding_table_stream_4_addr_4" [./ComponentStream.h:35]   --->   Operation 601 'load' 'p_ZL26len_embedding_table_stream_4_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 1501> <ROM>
ST_2 : Operation 602 [1/1] (0.00ns)   --->   "%p_ZL26len_embedding_table_stream_4_load_4_cast_cast_cast_cast_cast = sext i2 %p_ZL26len_embedding_table_stream_4_load_4" [./ComponentStream.h:35]   --->   Operation 602 'sext' 'p_ZL26len_embedding_table_stream_4_load_4_cast_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 603 [1/1] (0.00ns)   --->   "%p_ZL26len_embedding_table_stream_4_load_4_cast_cast_cast_cast_cast_cast = zext i4 %p_ZL26len_embedding_table_stream_4_load_4_cast_cast_cast_cast_cast" [./ComponentStream.h:35]   --->   Operation 603 'zext' 'p_ZL26len_embedding_table_stream_4_load_4_cast_cast_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 604 [1/2] ( I:1.23ns O:1.23ns )   --->   "%p_ZL26len_embedding_table_stream_5_load_4 = load i11 %p_ZL26len_embedding_table_stream_5_addr_4" [./ComponentStream.h:35]   --->   Operation 604 'load' 'p_ZL26len_embedding_table_stream_5_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 1501> <ROM>
ST_2 : Operation 605 [1/1] (0.00ns)   --->   "%p_ZL26len_embedding_table_stream_5_load_4_cast_cast_cast_cast_cast = sext i2 %p_ZL26len_embedding_table_stream_5_load_4" [./ComponentStream.h:35]   --->   Operation 605 'sext' 'p_ZL26len_embedding_table_stream_5_load_4_cast_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 606 [1/1] (0.00ns)   --->   "%p_ZL26len_embedding_table_stream_5_load_4_cast_cast_cast_cast_cast_cast = zext i4 %p_ZL26len_embedding_table_stream_5_load_4_cast_cast_cast_cast_cast" [./ComponentStream.h:35]   --->   Operation 606 'zext' 'p_ZL26len_embedding_table_stream_5_load_4_cast_cast_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 607 [1/2] ( I:1.23ns O:1.23ns )   --->   "%p_ZL26len_embedding_table_stream_6_load_4 = load i11 %p_ZL26len_embedding_table_stream_6_addr_4" [./ComponentStream.h:35]   --->   Operation 607 'load' 'p_ZL26len_embedding_table_stream_6_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 1501> <ROM>
ST_2 : Operation 608 [1/1] (0.00ns)   --->   "%p_ZL26len_embedding_table_stream_6_load_4_cast = zext i5 %p_ZL26len_embedding_table_stream_6_load_4" [./ComponentStream.h:35]   --->   Operation 608 'zext' 'p_ZL26len_embedding_table_stream_6_load_4_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 609 [1/2] ( I:1.23ns O:1.23ns )   --->   "%p_ZL26len_embedding_table_stream_7_load_4 = load i11 %p_ZL26len_embedding_table_stream_7_addr_4" [./ComponentStream.h:35]   --->   Operation 609 'load' 'p_ZL26len_embedding_table_stream_7_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 1501> <ROM>
ST_2 : Operation 610 [1/1] (0.00ns)   --->   "%p_ZL26len_embedding_table_stream_7_load_4_cast = zext i5 %p_ZL26len_embedding_table_stream_7_load_4" [./ComponentStream.h:35]   --->   Operation 610 'zext' 'p_ZL26len_embedding_table_stream_7_load_4_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 611 [1/2] ( I:1.23ns O:1.23ns )   --->   "%p_ZL26len_embedding_table_stream_8_load_4 = load i11 %p_ZL26len_embedding_table_stream_8_addr_4" [./ComponentStream.h:35]   --->   Operation 611 'load' 'p_ZL26len_embedding_table_stream_8_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 1501> <ROM>
ST_2 : Operation 612 [1/1] (0.00ns)   --->   "%p_ZL26len_embedding_table_stream_8_load_4_cast = zext i5 %p_ZL26len_embedding_table_stream_8_load_4" [./ComponentStream.h:35]   --->   Operation 612 'zext' 'p_ZL26len_embedding_table_stream_8_load_4_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 613 [1/2] ( I:1.23ns O:1.23ns )   --->   "%p_ZL26len_embedding_table_stream_9_load_4 = load i11 %p_ZL26len_embedding_table_stream_9_addr_4" [./ComponentStream.h:35]   --->   Operation 613 'load' 'p_ZL26len_embedding_table_stream_9_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 1501> <ROM>
ST_2 : Operation 614 [1/2] ( I:1.23ns O:1.23ns )   --->   "%p_ZL26ipd_embedding_table_stream_0_load_4 = load i12 %p_ZL26ipd_embedding_table_stream_0_addr_4" [./ComponentStream.h:36]   --->   Operation 614 'load' 'p_ZL26ipd_embedding_table_stream_0_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 2561> <ROM>
ST_2 : Operation 615 [1/1] (0.00ns)   --->   "%p_ZL26ipd_embedding_table_stream_0_load_4_cast = zext i4 %p_ZL26ipd_embedding_table_stream_0_load_4" [./ComponentStream.h:36]   --->   Operation 615 'zext' 'p_ZL26ipd_embedding_table_stream_0_load_4_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 616 [1/2] ( I:1.23ns O:1.23ns )   --->   "%p_ZL26ipd_embedding_table_stream_1_load_4 = load i12 %p_ZL26ipd_embedding_table_stream_1_addr_4" [./ComponentStream.h:36]   --->   Operation 616 'load' 'p_ZL26ipd_embedding_table_stream_1_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 2561> <ROM>
ST_2 : Operation 617 [1/1] (0.00ns)   --->   "%p_ZL26ipd_embedding_table_stream_1_load_4_cast = zext i4 %p_ZL26ipd_embedding_table_stream_1_load_4" [./ComponentStream.h:36]   --->   Operation 617 'zext' 'p_ZL26ipd_embedding_table_stream_1_load_4_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 618 [1/2] ( I:1.23ns O:1.23ns )   --->   "%p_ZL26ipd_embedding_table_stream_2_load_4 = load i12 %p_ZL26ipd_embedding_table_stream_2_addr_4" [./ComponentStream.h:36]   --->   Operation 618 'load' 'p_ZL26ipd_embedding_table_stream_2_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 2561> <ROM>
ST_2 : Operation 619 [1/1] (0.00ns)   --->   "%p_ZL26ipd_embedding_table_stream_2_load_4_cast_cast_cast_cast_cast = sext i3 %p_ZL26ipd_embedding_table_stream_2_load_4" [./ComponentStream.h:36]   --->   Operation 619 'sext' 'p_ZL26ipd_embedding_table_stream_2_load_4_cast_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 620 [1/1] (0.00ns)   --->   "%p_ZL26ipd_embedding_table_stream_2_load_4_cast_cast_cast_cast_cast_cast = zext i4 %p_ZL26ipd_embedding_table_stream_2_load_4_cast_cast_cast_cast_cast" [./ComponentStream.h:36]   --->   Operation 620 'zext' 'p_ZL26ipd_embedding_table_stream_2_load_4_cast_cast_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 621 [1/2] ( I:1.23ns O:1.23ns )   --->   "%p_ZL26ipd_embedding_table_stream_3_load_4 = load i12 %p_ZL26ipd_embedding_table_stream_3_addr_4" [./ComponentStream.h:36]   --->   Operation 621 'load' 'p_ZL26ipd_embedding_table_stream_3_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 2561> <ROM>
ST_2 : Operation 622 [1/1] (0.00ns)   --->   "%p_ZL26ipd_embedding_table_stream_3_load_4_cast_cast_cast_cast_cast = sext i3 %p_ZL26ipd_embedding_table_stream_3_load_4" [./ComponentStream.h:36]   --->   Operation 622 'sext' 'p_ZL26ipd_embedding_table_stream_3_load_4_cast_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 623 [1/1] (0.00ns)   --->   "%p_ZL26ipd_embedding_table_stream_3_load_4_cast_cast_cast_cast_cast_cast = zext i4 %p_ZL26ipd_embedding_table_stream_3_load_4_cast_cast_cast_cast_cast" [./ComponentStream.h:36]   --->   Operation 623 'zext' 'p_ZL26ipd_embedding_table_stream_3_load_4_cast_cast_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 624 [1/2] ( I:1.23ns O:1.23ns )   --->   "%p_ZL26ipd_embedding_table_stream_4_load_4 = load i12 %p_ZL26ipd_embedding_table_stream_4_addr_4" [./ComponentStream.h:36]   --->   Operation 624 'load' 'p_ZL26ipd_embedding_table_stream_4_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 2561> <ROM>
ST_2 : Operation 625 [1/1] (0.00ns)   --->   "%p_ZL26ipd_embedding_table_stream_4_load_4_cast_cast_cast_cast_cast = sext i2 %p_ZL26ipd_embedding_table_stream_4_load_4" [./ComponentStream.h:36]   --->   Operation 625 'sext' 'p_ZL26ipd_embedding_table_stream_4_load_4_cast_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 626 [1/1] (0.00ns)   --->   "%p_ZL26ipd_embedding_table_stream_4_load_4_cast_cast_cast_cast_cast_cast = zext i4 %p_ZL26ipd_embedding_table_stream_4_load_4_cast_cast_cast_cast_cast" [./ComponentStream.h:36]   --->   Operation 626 'zext' 'p_ZL26ipd_embedding_table_stream_4_load_4_cast_cast_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 627 [1/2] ( I:1.23ns O:1.23ns )   --->   "%p_ZL26ipd_embedding_table_stream_5_load_4 = load i12 %p_ZL26ipd_embedding_table_stream_5_addr_4" [./ComponentStream.h:36]   --->   Operation 627 'load' 'p_ZL26ipd_embedding_table_stream_5_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 2561> <ROM>
ST_2 : Operation 628 [1/1] (0.00ns)   --->   "%p_ZL26ipd_embedding_table_stream_5_load_4_cast_cast_cast_cast_cast = sext i2 %p_ZL26ipd_embedding_table_stream_5_load_4" [./ComponentStream.h:36]   --->   Operation 628 'sext' 'p_ZL26ipd_embedding_table_stream_5_load_4_cast_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 629 [1/1] (0.00ns)   --->   "%p_ZL26ipd_embedding_table_stream_5_load_4_cast_cast_cast_cast_cast_cast = zext i4 %p_ZL26ipd_embedding_table_stream_5_load_4_cast_cast_cast_cast_cast" [./ComponentStream.h:36]   --->   Operation 629 'zext' 'p_ZL26ipd_embedding_table_stream_5_load_4_cast_cast_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 630 [1/2] ( I:1.23ns O:1.23ns )   --->   "%p_ZL26ipd_embedding_table_stream_6_load_4 = load i12 %p_ZL26ipd_embedding_table_stream_6_addr_4" [./ComponentStream.h:36]   --->   Operation 630 'load' 'p_ZL26ipd_embedding_table_stream_6_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 2561> <ROM>
ST_2 : Operation 631 [1/1] (0.00ns)   --->   "%p_ZL26ipd_embedding_table_stream_6_load_4_cast = zext i5 %p_ZL26ipd_embedding_table_stream_6_load_4" [./ComponentStream.h:36]   --->   Operation 631 'zext' 'p_ZL26ipd_embedding_table_stream_6_load_4_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 632 [1/2] ( I:1.23ns O:1.23ns )   --->   "%p_ZL26ipd_embedding_table_stream_7_load_4 = load i12 %p_ZL26ipd_embedding_table_stream_7_addr_4" [./ComponentStream.h:36]   --->   Operation 632 'load' 'p_ZL26ipd_embedding_table_stream_7_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 2561> <ROM>
ST_2 : Operation 633 [1/1] (0.00ns)   --->   "%or_ln38_4 = bitconcatenate i293 @_ssdm_op_BitConcatenate.i293.i5.i32.i32.i32.i32.i32.i32.i32.i32.i32, i5 %p_ZL26len_embedding_table_stream_9_load_4, i32 %p_ZL26len_embedding_table_stream_8_load_4_cast, i32 %p_ZL26len_embedding_table_stream_7_load_4_cast, i32 %p_ZL26len_embedding_table_stream_6_load_4_cast, i32 %p_ZL26len_embedding_table_stream_5_load_4_cast_cast_cast_cast_cast_cast, i32 %p_ZL26len_embedding_table_stream_4_load_4_cast_cast_cast_cast_cast_cast, i32 %p_ZL26len_embedding_table_stream_3_load_4_cast_cast_cast_cast_cast_cast, i32 %p_ZL26len_embedding_table_stream_2_load_4_cast_cast_cast_cast_cast_cast, i32 %p_ZL26len_embedding_table_stream_1_load_4_cast, i32 %p_ZL26len_embedding_table_stream_0_load_4_cast" [./ComponentStream.h:38]   --->   Operation 633 'bitconcatenate' 'or_ln38_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 634 [1/1] (0.00ns)   --->   "%zext_ln38_4 = zext i293 %or_ln38_4" [./ComponentStream.h:38]   --->   Operation 634 'zext' 'zext_ln38_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 635 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln38 = write void @_ssdm_op_Write.ap_fifo.volatile.i320P0A, i320 %len_x_embedding_4, i320 %zext_ln38_4" [./ComponentStream.h:38]   --->   Operation 635 'write' 'write_ln38' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 320> <Depth = 4> <FIFO>
ST_2 : Operation 636 [1/1] (0.00ns)   --->   "%or_ln39_4 = bitconcatenate i229 @_ssdm_op_BitConcatenate.i229.i5.i32.i32.i32.i32.i32.i32.i32, i5 %p_ZL26ipd_embedding_table_stream_7_load_4, i32 %p_ZL26ipd_embedding_table_stream_6_load_4_cast, i32 %p_ZL26ipd_embedding_table_stream_5_load_4_cast_cast_cast_cast_cast_cast, i32 %p_ZL26ipd_embedding_table_stream_4_load_4_cast_cast_cast_cast_cast_cast, i32 %p_ZL26ipd_embedding_table_stream_3_load_4_cast_cast_cast_cast_cast_cast, i32 %p_ZL26ipd_embedding_table_stream_2_load_4_cast_cast_cast_cast_cast_cast, i32 %p_ZL26ipd_embedding_table_stream_1_load_4_cast, i32 %p_ZL26ipd_embedding_table_stream_0_load_4_cast" [./ComponentStream.h:39]   --->   Operation 636 'bitconcatenate' 'or_ln39_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 637 [1/1] (0.00ns)   --->   "%zext_ln39_4 = zext i229 %or_ln39_4" [./ComponentStream.h:39]   --->   Operation 637 'zext' 'zext_ln39_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 638 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln39 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %ipd_x_embedding_4, i256 %zext_ln39_4" [./ComponentStream.h:39]   --->   Operation 638 'write' 'write_ln39' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 4> <FIFO>
ST_2 : Operation 639 [1/2] ( I:1.23ns O:1.23ns )   --->   "%p_ZL26len_embedding_table_stream_0_load_5 = load i11 %p_ZL26len_embedding_table_stream_0_addr_5" [./ComponentStream.h:35]   --->   Operation 639 'load' 'p_ZL26len_embedding_table_stream_0_load_5' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 1501> <ROM>
ST_2 : Operation 640 [1/1] (0.00ns)   --->   "%p_ZL26len_embedding_table_stream_0_load_5_cast = zext i4 %p_ZL26len_embedding_table_stream_0_load_5" [./ComponentStream.h:35]   --->   Operation 640 'zext' 'p_ZL26len_embedding_table_stream_0_load_5_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 641 [1/2] ( I:1.23ns O:1.23ns )   --->   "%p_ZL26len_embedding_table_stream_1_load_5 = load i11 %p_ZL26len_embedding_table_stream_1_addr_5" [./ComponentStream.h:35]   --->   Operation 641 'load' 'p_ZL26len_embedding_table_stream_1_load_5' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 1501> <ROM>
ST_2 : Operation 642 [1/1] (0.00ns)   --->   "%p_ZL26len_embedding_table_stream_1_load_5_cast = zext i4 %p_ZL26len_embedding_table_stream_1_load_5" [./ComponentStream.h:35]   --->   Operation 642 'zext' 'p_ZL26len_embedding_table_stream_1_load_5_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 643 [1/2] ( I:1.23ns O:1.23ns )   --->   "%p_ZL26len_embedding_table_stream_2_load_5 = load i11 %p_ZL26len_embedding_table_stream_2_addr_5" [./ComponentStream.h:35]   --->   Operation 643 'load' 'p_ZL26len_embedding_table_stream_2_load_5' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 1501> <ROM>
ST_2 : Operation 644 [1/1] (0.00ns)   --->   "%p_ZL26len_embedding_table_stream_2_load_5_cast_cast_cast_cast_cast = sext i3 %p_ZL26len_embedding_table_stream_2_load_5" [./ComponentStream.h:35]   --->   Operation 644 'sext' 'p_ZL26len_embedding_table_stream_2_load_5_cast_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 645 [1/1] (0.00ns)   --->   "%p_ZL26len_embedding_table_stream_2_load_5_cast_cast_cast_cast_cast_cast = zext i4 %p_ZL26len_embedding_table_stream_2_load_5_cast_cast_cast_cast_cast" [./ComponentStream.h:35]   --->   Operation 645 'zext' 'p_ZL26len_embedding_table_stream_2_load_5_cast_cast_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 646 [1/2] ( I:1.23ns O:1.23ns )   --->   "%p_ZL26len_embedding_table_stream_3_load_5 = load i11 %p_ZL26len_embedding_table_stream_3_addr_5" [./ComponentStream.h:35]   --->   Operation 646 'load' 'p_ZL26len_embedding_table_stream_3_load_5' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 1501> <ROM>
ST_2 : Operation 647 [1/1] (0.00ns)   --->   "%p_ZL26len_embedding_table_stream_3_load_5_cast_cast_cast_cast_cast = sext i3 %p_ZL26len_embedding_table_stream_3_load_5" [./ComponentStream.h:35]   --->   Operation 647 'sext' 'p_ZL26len_embedding_table_stream_3_load_5_cast_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 648 [1/1] (0.00ns)   --->   "%p_ZL26len_embedding_table_stream_3_load_5_cast_cast_cast_cast_cast_cast = zext i4 %p_ZL26len_embedding_table_stream_3_load_5_cast_cast_cast_cast_cast" [./ComponentStream.h:35]   --->   Operation 648 'zext' 'p_ZL26len_embedding_table_stream_3_load_5_cast_cast_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 649 [1/2] ( I:1.23ns O:1.23ns )   --->   "%p_ZL26len_embedding_table_stream_4_load_5 = load i11 %p_ZL26len_embedding_table_stream_4_addr_5" [./ComponentStream.h:35]   --->   Operation 649 'load' 'p_ZL26len_embedding_table_stream_4_load_5' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 1501> <ROM>
ST_2 : Operation 650 [1/1] (0.00ns)   --->   "%p_ZL26len_embedding_table_stream_4_load_5_cast_cast_cast_cast_cast = sext i2 %p_ZL26len_embedding_table_stream_4_load_5" [./ComponentStream.h:35]   --->   Operation 650 'sext' 'p_ZL26len_embedding_table_stream_4_load_5_cast_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 651 [1/1] (0.00ns)   --->   "%p_ZL26len_embedding_table_stream_4_load_5_cast_cast_cast_cast_cast_cast = zext i4 %p_ZL26len_embedding_table_stream_4_load_5_cast_cast_cast_cast_cast" [./ComponentStream.h:35]   --->   Operation 651 'zext' 'p_ZL26len_embedding_table_stream_4_load_5_cast_cast_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 652 [1/2] ( I:1.23ns O:1.23ns )   --->   "%p_ZL26len_embedding_table_stream_5_load_5 = load i11 %p_ZL26len_embedding_table_stream_5_addr_5" [./ComponentStream.h:35]   --->   Operation 652 'load' 'p_ZL26len_embedding_table_stream_5_load_5' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 1501> <ROM>
ST_2 : Operation 653 [1/1] (0.00ns)   --->   "%p_ZL26len_embedding_table_stream_5_load_5_cast_cast_cast_cast_cast = sext i2 %p_ZL26len_embedding_table_stream_5_load_5" [./ComponentStream.h:35]   --->   Operation 653 'sext' 'p_ZL26len_embedding_table_stream_5_load_5_cast_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 654 [1/1] (0.00ns)   --->   "%p_ZL26len_embedding_table_stream_5_load_5_cast_cast_cast_cast_cast_cast = zext i4 %p_ZL26len_embedding_table_stream_5_load_5_cast_cast_cast_cast_cast" [./ComponentStream.h:35]   --->   Operation 654 'zext' 'p_ZL26len_embedding_table_stream_5_load_5_cast_cast_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 655 [1/2] ( I:1.23ns O:1.23ns )   --->   "%p_ZL26len_embedding_table_stream_6_load_5 = load i11 %p_ZL26len_embedding_table_stream_6_addr_5" [./ComponentStream.h:35]   --->   Operation 655 'load' 'p_ZL26len_embedding_table_stream_6_load_5' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 1501> <ROM>
ST_2 : Operation 656 [1/1] (0.00ns)   --->   "%p_ZL26len_embedding_table_stream_6_load_5_cast = zext i5 %p_ZL26len_embedding_table_stream_6_load_5" [./ComponentStream.h:35]   --->   Operation 656 'zext' 'p_ZL26len_embedding_table_stream_6_load_5_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 657 [1/2] ( I:1.23ns O:1.23ns )   --->   "%p_ZL26len_embedding_table_stream_7_load_5 = load i11 %p_ZL26len_embedding_table_stream_7_addr_5" [./ComponentStream.h:35]   --->   Operation 657 'load' 'p_ZL26len_embedding_table_stream_7_load_5' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 1501> <ROM>
ST_2 : Operation 658 [1/1] (0.00ns)   --->   "%p_ZL26len_embedding_table_stream_7_load_5_cast = zext i5 %p_ZL26len_embedding_table_stream_7_load_5" [./ComponentStream.h:35]   --->   Operation 658 'zext' 'p_ZL26len_embedding_table_stream_7_load_5_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 659 [1/2] ( I:1.23ns O:1.23ns )   --->   "%p_ZL26len_embedding_table_stream_8_load_5 = load i11 %p_ZL26len_embedding_table_stream_8_addr_5" [./ComponentStream.h:35]   --->   Operation 659 'load' 'p_ZL26len_embedding_table_stream_8_load_5' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 1501> <ROM>
ST_2 : Operation 660 [1/1] (0.00ns)   --->   "%p_ZL26len_embedding_table_stream_8_load_5_cast = zext i5 %p_ZL26len_embedding_table_stream_8_load_5" [./ComponentStream.h:35]   --->   Operation 660 'zext' 'p_ZL26len_embedding_table_stream_8_load_5_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 661 [1/2] ( I:1.23ns O:1.23ns )   --->   "%p_ZL26len_embedding_table_stream_9_load_5 = load i11 %p_ZL26len_embedding_table_stream_9_addr_5" [./ComponentStream.h:35]   --->   Operation 661 'load' 'p_ZL26len_embedding_table_stream_9_load_5' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 1501> <ROM>
ST_2 : Operation 662 [1/2] ( I:1.23ns O:1.23ns )   --->   "%p_ZL26ipd_embedding_table_stream_0_load_5 = load i12 %p_ZL26ipd_embedding_table_stream_0_addr_5" [./ComponentStream.h:36]   --->   Operation 662 'load' 'p_ZL26ipd_embedding_table_stream_0_load_5' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 2561> <ROM>
ST_2 : Operation 663 [1/1] (0.00ns)   --->   "%p_ZL26ipd_embedding_table_stream_0_load_5_cast = zext i4 %p_ZL26ipd_embedding_table_stream_0_load_5" [./ComponentStream.h:36]   --->   Operation 663 'zext' 'p_ZL26ipd_embedding_table_stream_0_load_5_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 664 [1/2] ( I:1.23ns O:1.23ns )   --->   "%p_ZL26ipd_embedding_table_stream_1_load_5 = load i12 %p_ZL26ipd_embedding_table_stream_1_addr_5" [./ComponentStream.h:36]   --->   Operation 664 'load' 'p_ZL26ipd_embedding_table_stream_1_load_5' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 2561> <ROM>
ST_2 : Operation 665 [1/1] (0.00ns)   --->   "%p_ZL26ipd_embedding_table_stream_1_load_5_cast = zext i4 %p_ZL26ipd_embedding_table_stream_1_load_5" [./ComponentStream.h:36]   --->   Operation 665 'zext' 'p_ZL26ipd_embedding_table_stream_1_load_5_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 666 [1/2] ( I:1.23ns O:1.23ns )   --->   "%p_ZL26ipd_embedding_table_stream_2_load_5 = load i12 %p_ZL26ipd_embedding_table_stream_2_addr_5" [./ComponentStream.h:36]   --->   Operation 666 'load' 'p_ZL26ipd_embedding_table_stream_2_load_5' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 2561> <ROM>
ST_2 : Operation 667 [1/1] (0.00ns)   --->   "%p_ZL26ipd_embedding_table_stream_2_load_5_cast_cast_cast_cast_cast = sext i3 %p_ZL26ipd_embedding_table_stream_2_load_5" [./ComponentStream.h:36]   --->   Operation 667 'sext' 'p_ZL26ipd_embedding_table_stream_2_load_5_cast_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 668 [1/1] (0.00ns)   --->   "%p_ZL26ipd_embedding_table_stream_2_load_5_cast_cast_cast_cast_cast_cast = zext i4 %p_ZL26ipd_embedding_table_stream_2_load_5_cast_cast_cast_cast_cast" [./ComponentStream.h:36]   --->   Operation 668 'zext' 'p_ZL26ipd_embedding_table_stream_2_load_5_cast_cast_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 669 [1/2] ( I:1.23ns O:1.23ns )   --->   "%p_ZL26ipd_embedding_table_stream_3_load_5 = load i12 %p_ZL26ipd_embedding_table_stream_3_addr_5" [./ComponentStream.h:36]   --->   Operation 669 'load' 'p_ZL26ipd_embedding_table_stream_3_load_5' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 2561> <ROM>
ST_2 : Operation 670 [1/1] (0.00ns)   --->   "%p_ZL26ipd_embedding_table_stream_3_load_5_cast_cast_cast_cast_cast = sext i3 %p_ZL26ipd_embedding_table_stream_3_load_5" [./ComponentStream.h:36]   --->   Operation 670 'sext' 'p_ZL26ipd_embedding_table_stream_3_load_5_cast_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 671 [1/1] (0.00ns)   --->   "%p_ZL26ipd_embedding_table_stream_3_load_5_cast_cast_cast_cast_cast_cast = zext i4 %p_ZL26ipd_embedding_table_stream_3_load_5_cast_cast_cast_cast_cast" [./ComponentStream.h:36]   --->   Operation 671 'zext' 'p_ZL26ipd_embedding_table_stream_3_load_5_cast_cast_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 672 [1/2] ( I:1.23ns O:1.23ns )   --->   "%p_ZL26ipd_embedding_table_stream_4_load_5 = load i12 %p_ZL26ipd_embedding_table_stream_4_addr_5" [./ComponentStream.h:36]   --->   Operation 672 'load' 'p_ZL26ipd_embedding_table_stream_4_load_5' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 2561> <ROM>
ST_2 : Operation 673 [1/1] (0.00ns)   --->   "%p_ZL26ipd_embedding_table_stream_4_load_5_cast_cast_cast_cast_cast = sext i2 %p_ZL26ipd_embedding_table_stream_4_load_5" [./ComponentStream.h:36]   --->   Operation 673 'sext' 'p_ZL26ipd_embedding_table_stream_4_load_5_cast_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 674 [1/1] (0.00ns)   --->   "%p_ZL26ipd_embedding_table_stream_4_load_5_cast_cast_cast_cast_cast_cast = zext i4 %p_ZL26ipd_embedding_table_stream_4_load_5_cast_cast_cast_cast_cast" [./ComponentStream.h:36]   --->   Operation 674 'zext' 'p_ZL26ipd_embedding_table_stream_4_load_5_cast_cast_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 675 [1/2] ( I:1.23ns O:1.23ns )   --->   "%p_ZL26ipd_embedding_table_stream_5_load_5 = load i12 %p_ZL26ipd_embedding_table_stream_5_addr_5" [./ComponentStream.h:36]   --->   Operation 675 'load' 'p_ZL26ipd_embedding_table_stream_5_load_5' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 2561> <ROM>
ST_2 : Operation 676 [1/1] (0.00ns)   --->   "%p_ZL26ipd_embedding_table_stream_5_load_5_cast_cast_cast_cast_cast = sext i2 %p_ZL26ipd_embedding_table_stream_5_load_5" [./ComponentStream.h:36]   --->   Operation 676 'sext' 'p_ZL26ipd_embedding_table_stream_5_load_5_cast_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 677 [1/1] (0.00ns)   --->   "%p_ZL26ipd_embedding_table_stream_5_load_5_cast_cast_cast_cast_cast_cast = zext i4 %p_ZL26ipd_embedding_table_stream_5_load_5_cast_cast_cast_cast_cast" [./ComponentStream.h:36]   --->   Operation 677 'zext' 'p_ZL26ipd_embedding_table_stream_5_load_5_cast_cast_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 678 [1/2] ( I:1.23ns O:1.23ns )   --->   "%p_ZL26ipd_embedding_table_stream_6_load_5 = load i12 %p_ZL26ipd_embedding_table_stream_6_addr_5" [./ComponentStream.h:36]   --->   Operation 678 'load' 'p_ZL26ipd_embedding_table_stream_6_load_5' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 2561> <ROM>
ST_2 : Operation 679 [1/1] (0.00ns)   --->   "%p_ZL26ipd_embedding_table_stream_6_load_5_cast = zext i5 %p_ZL26ipd_embedding_table_stream_6_load_5" [./ComponentStream.h:36]   --->   Operation 679 'zext' 'p_ZL26ipd_embedding_table_stream_6_load_5_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 680 [1/2] ( I:1.23ns O:1.23ns )   --->   "%p_ZL26ipd_embedding_table_stream_7_load_5 = load i12 %p_ZL26ipd_embedding_table_stream_7_addr_5" [./ComponentStream.h:36]   --->   Operation 680 'load' 'p_ZL26ipd_embedding_table_stream_7_load_5' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 2561> <ROM>
ST_2 : Operation 681 [1/1] (0.00ns)   --->   "%or_ln38_5 = bitconcatenate i293 @_ssdm_op_BitConcatenate.i293.i5.i32.i32.i32.i32.i32.i32.i32.i32.i32, i5 %p_ZL26len_embedding_table_stream_9_load_5, i32 %p_ZL26len_embedding_table_stream_8_load_5_cast, i32 %p_ZL26len_embedding_table_stream_7_load_5_cast, i32 %p_ZL26len_embedding_table_stream_6_load_5_cast, i32 %p_ZL26len_embedding_table_stream_5_load_5_cast_cast_cast_cast_cast_cast, i32 %p_ZL26len_embedding_table_stream_4_load_5_cast_cast_cast_cast_cast_cast, i32 %p_ZL26len_embedding_table_stream_3_load_5_cast_cast_cast_cast_cast_cast, i32 %p_ZL26len_embedding_table_stream_2_load_5_cast_cast_cast_cast_cast_cast, i32 %p_ZL26len_embedding_table_stream_1_load_5_cast, i32 %p_ZL26len_embedding_table_stream_0_load_5_cast" [./ComponentStream.h:38]   --->   Operation 681 'bitconcatenate' 'or_ln38_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 682 [1/1] (0.00ns)   --->   "%zext_ln38_5 = zext i293 %or_ln38_5" [./ComponentStream.h:38]   --->   Operation 682 'zext' 'zext_ln38_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 683 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln38 = write void @_ssdm_op_Write.ap_fifo.volatile.i320P0A, i320 %len_x_embedding_5, i320 %zext_ln38_5" [./ComponentStream.h:38]   --->   Operation 683 'write' 'write_ln38' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 320> <Depth = 4> <FIFO>
ST_2 : Operation 684 [1/1] (0.00ns)   --->   "%or_ln39_5 = bitconcatenate i229 @_ssdm_op_BitConcatenate.i229.i5.i32.i32.i32.i32.i32.i32.i32, i5 %p_ZL26ipd_embedding_table_stream_7_load_5, i32 %p_ZL26ipd_embedding_table_stream_6_load_5_cast, i32 %p_ZL26ipd_embedding_table_stream_5_load_5_cast_cast_cast_cast_cast_cast, i32 %p_ZL26ipd_embedding_table_stream_4_load_5_cast_cast_cast_cast_cast_cast, i32 %p_ZL26ipd_embedding_table_stream_3_load_5_cast_cast_cast_cast_cast_cast, i32 %p_ZL26ipd_embedding_table_stream_2_load_5_cast_cast_cast_cast_cast_cast, i32 %p_ZL26ipd_embedding_table_stream_1_load_5_cast, i32 %p_ZL26ipd_embedding_table_stream_0_load_5_cast" [./ComponentStream.h:39]   --->   Operation 684 'bitconcatenate' 'or_ln39_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 685 [1/1] (0.00ns)   --->   "%zext_ln39_5 = zext i229 %or_ln39_5" [./ComponentStream.h:39]   --->   Operation 685 'zext' 'zext_ln39_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 686 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln39 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %ipd_x_embedding_5, i256 %zext_ln39_5" [./ComponentStream.h:39]   --->   Operation 686 'write' 'write_ln39' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 4> <FIFO>
ST_2 : Operation 687 [1/2] ( I:1.23ns O:1.23ns )   --->   "%p_ZL26len_embedding_table_stream_0_load_6 = load i11 %p_ZL26len_embedding_table_stream_0_addr_6" [./ComponentStream.h:35]   --->   Operation 687 'load' 'p_ZL26len_embedding_table_stream_0_load_6' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 1501> <ROM>
ST_2 : Operation 688 [1/1] (0.00ns)   --->   "%p_ZL26len_embedding_table_stream_0_load_6_cast = zext i4 %p_ZL26len_embedding_table_stream_0_load_6" [./ComponentStream.h:35]   --->   Operation 688 'zext' 'p_ZL26len_embedding_table_stream_0_load_6_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 689 [1/2] ( I:1.23ns O:1.23ns )   --->   "%p_ZL26len_embedding_table_stream_1_load_6 = load i11 %p_ZL26len_embedding_table_stream_1_addr_6" [./ComponentStream.h:35]   --->   Operation 689 'load' 'p_ZL26len_embedding_table_stream_1_load_6' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 1501> <ROM>
ST_2 : Operation 690 [1/1] (0.00ns)   --->   "%p_ZL26len_embedding_table_stream_1_load_6_cast = zext i4 %p_ZL26len_embedding_table_stream_1_load_6" [./ComponentStream.h:35]   --->   Operation 690 'zext' 'p_ZL26len_embedding_table_stream_1_load_6_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 691 [1/2] ( I:1.23ns O:1.23ns )   --->   "%p_ZL26len_embedding_table_stream_2_load_6 = load i11 %p_ZL26len_embedding_table_stream_2_addr_6" [./ComponentStream.h:35]   --->   Operation 691 'load' 'p_ZL26len_embedding_table_stream_2_load_6' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 1501> <ROM>
ST_2 : Operation 692 [1/1] (0.00ns)   --->   "%p_ZL26len_embedding_table_stream_2_load_6_cast_cast_cast_cast_cast = sext i3 %p_ZL26len_embedding_table_stream_2_load_6" [./ComponentStream.h:35]   --->   Operation 692 'sext' 'p_ZL26len_embedding_table_stream_2_load_6_cast_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 693 [1/1] (0.00ns)   --->   "%p_ZL26len_embedding_table_stream_2_load_6_cast_cast_cast_cast_cast_cast = zext i4 %p_ZL26len_embedding_table_stream_2_load_6_cast_cast_cast_cast_cast" [./ComponentStream.h:35]   --->   Operation 693 'zext' 'p_ZL26len_embedding_table_stream_2_load_6_cast_cast_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 694 [1/2] ( I:1.23ns O:1.23ns )   --->   "%p_ZL26len_embedding_table_stream_3_load_6 = load i11 %p_ZL26len_embedding_table_stream_3_addr_6" [./ComponentStream.h:35]   --->   Operation 694 'load' 'p_ZL26len_embedding_table_stream_3_load_6' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 1501> <ROM>
ST_2 : Operation 695 [1/1] (0.00ns)   --->   "%p_ZL26len_embedding_table_stream_3_load_6_cast_cast_cast_cast_cast = sext i3 %p_ZL26len_embedding_table_stream_3_load_6" [./ComponentStream.h:35]   --->   Operation 695 'sext' 'p_ZL26len_embedding_table_stream_3_load_6_cast_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 696 [1/1] (0.00ns)   --->   "%p_ZL26len_embedding_table_stream_3_load_6_cast_cast_cast_cast_cast_cast = zext i4 %p_ZL26len_embedding_table_stream_3_load_6_cast_cast_cast_cast_cast" [./ComponentStream.h:35]   --->   Operation 696 'zext' 'p_ZL26len_embedding_table_stream_3_load_6_cast_cast_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 697 [1/2] ( I:1.23ns O:1.23ns )   --->   "%p_ZL26len_embedding_table_stream_4_load_6 = load i11 %p_ZL26len_embedding_table_stream_4_addr_6" [./ComponentStream.h:35]   --->   Operation 697 'load' 'p_ZL26len_embedding_table_stream_4_load_6' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 1501> <ROM>
ST_2 : Operation 698 [1/1] (0.00ns)   --->   "%p_ZL26len_embedding_table_stream_4_load_6_cast_cast_cast_cast_cast = sext i2 %p_ZL26len_embedding_table_stream_4_load_6" [./ComponentStream.h:35]   --->   Operation 698 'sext' 'p_ZL26len_embedding_table_stream_4_load_6_cast_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 699 [1/1] (0.00ns)   --->   "%p_ZL26len_embedding_table_stream_4_load_6_cast_cast_cast_cast_cast_cast = zext i4 %p_ZL26len_embedding_table_stream_4_load_6_cast_cast_cast_cast_cast" [./ComponentStream.h:35]   --->   Operation 699 'zext' 'p_ZL26len_embedding_table_stream_4_load_6_cast_cast_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 700 [1/2] ( I:1.23ns O:1.23ns )   --->   "%p_ZL26len_embedding_table_stream_5_load_6 = load i11 %p_ZL26len_embedding_table_stream_5_addr_6" [./ComponentStream.h:35]   --->   Operation 700 'load' 'p_ZL26len_embedding_table_stream_5_load_6' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 1501> <ROM>
ST_2 : Operation 701 [1/1] (0.00ns)   --->   "%p_ZL26len_embedding_table_stream_5_load_6_cast_cast_cast_cast_cast = sext i2 %p_ZL26len_embedding_table_stream_5_load_6" [./ComponentStream.h:35]   --->   Operation 701 'sext' 'p_ZL26len_embedding_table_stream_5_load_6_cast_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 702 [1/1] (0.00ns)   --->   "%p_ZL26len_embedding_table_stream_5_load_6_cast_cast_cast_cast_cast_cast = zext i4 %p_ZL26len_embedding_table_stream_5_load_6_cast_cast_cast_cast_cast" [./ComponentStream.h:35]   --->   Operation 702 'zext' 'p_ZL26len_embedding_table_stream_5_load_6_cast_cast_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 703 [1/2] ( I:1.23ns O:1.23ns )   --->   "%p_ZL26len_embedding_table_stream_6_load_6 = load i11 %p_ZL26len_embedding_table_stream_6_addr_6" [./ComponentStream.h:35]   --->   Operation 703 'load' 'p_ZL26len_embedding_table_stream_6_load_6' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 1501> <ROM>
ST_2 : Operation 704 [1/1] (0.00ns)   --->   "%p_ZL26len_embedding_table_stream_6_load_6_cast = zext i5 %p_ZL26len_embedding_table_stream_6_load_6" [./ComponentStream.h:35]   --->   Operation 704 'zext' 'p_ZL26len_embedding_table_stream_6_load_6_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 705 [1/2] ( I:1.23ns O:1.23ns )   --->   "%p_ZL26len_embedding_table_stream_7_load_6 = load i11 %p_ZL26len_embedding_table_stream_7_addr_6" [./ComponentStream.h:35]   --->   Operation 705 'load' 'p_ZL26len_embedding_table_stream_7_load_6' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 1501> <ROM>
ST_2 : Operation 706 [1/1] (0.00ns)   --->   "%p_ZL26len_embedding_table_stream_7_load_6_cast = zext i5 %p_ZL26len_embedding_table_stream_7_load_6" [./ComponentStream.h:35]   --->   Operation 706 'zext' 'p_ZL26len_embedding_table_stream_7_load_6_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 707 [1/2] ( I:1.23ns O:1.23ns )   --->   "%p_ZL26len_embedding_table_stream_8_load_6 = load i11 %p_ZL26len_embedding_table_stream_8_addr_6" [./ComponentStream.h:35]   --->   Operation 707 'load' 'p_ZL26len_embedding_table_stream_8_load_6' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 1501> <ROM>
ST_2 : Operation 708 [1/1] (0.00ns)   --->   "%p_ZL26len_embedding_table_stream_8_load_6_cast = zext i5 %p_ZL26len_embedding_table_stream_8_load_6" [./ComponentStream.h:35]   --->   Operation 708 'zext' 'p_ZL26len_embedding_table_stream_8_load_6_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 709 [1/2] ( I:1.23ns O:1.23ns )   --->   "%p_ZL26len_embedding_table_stream_9_load_6 = load i11 %p_ZL26len_embedding_table_stream_9_addr_6" [./ComponentStream.h:35]   --->   Operation 709 'load' 'p_ZL26len_embedding_table_stream_9_load_6' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 1501> <ROM>
ST_2 : Operation 710 [1/2] ( I:1.23ns O:1.23ns )   --->   "%p_ZL26ipd_embedding_table_stream_0_load_6 = load i12 %p_ZL26ipd_embedding_table_stream_0_addr_6" [./ComponentStream.h:36]   --->   Operation 710 'load' 'p_ZL26ipd_embedding_table_stream_0_load_6' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 2561> <ROM>
ST_2 : Operation 711 [1/1] (0.00ns)   --->   "%p_ZL26ipd_embedding_table_stream_0_load_6_cast = zext i4 %p_ZL26ipd_embedding_table_stream_0_load_6" [./ComponentStream.h:36]   --->   Operation 711 'zext' 'p_ZL26ipd_embedding_table_stream_0_load_6_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 712 [1/2] ( I:1.23ns O:1.23ns )   --->   "%p_ZL26ipd_embedding_table_stream_1_load_6 = load i12 %p_ZL26ipd_embedding_table_stream_1_addr_6" [./ComponentStream.h:36]   --->   Operation 712 'load' 'p_ZL26ipd_embedding_table_stream_1_load_6' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 2561> <ROM>
ST_2 : Operation 713 [1/1] (0.00ns)   --->   "%p_ZL26ipd_embedding_table_stream_1_load_6_cast = zext i4 %p_ZL26ipd_embedding_table_stream_1_load_6" [./ComponentStream.h:36]   --->   Operation 713 'zext' 'p_ZL26ipd_embedding_table_stream_1_load_6_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 714 [1/2] ( I:1.23ns O:1.23ns )   --->   "%p_ZL26ipd_embedding_table_stream_2_load_6 = load i12 %p_ZL26ipd_embedding_table_stream_2_addr_6" [./ComponentStream.h:36]   --->   Operation 714 'load' 'p_ZL26ipd_embedding_table_stream_2_load_6' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 2561> <ROM>
ST_2 : Operation 715 [1/1] (0.00ns)   --->   "%p_ZL26ipd_embedding_table_stream_2_load_6_cast_cast_cast_cast_cast = sext i3 %p_ZL26ipd_embedding_table_stream_2_load_6" [./ComponentStream.h:36]   --->   Operation 715 'sext' 'p_ZL26ipd_embedding_table_stream_2_load_6_cast_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 716 [1/1] (0.00ns)   --->   "%p_ZL26ipd_embedding_table_stream_2_load_6_cast_cast_cast_cast_cast_cast = zext i4 %p_ZL26ipd_embedding_table_stream_2_load_6_cast_cast_cast_cast_cast" [./ComponentStream.h:36]   --->   Operation 716 'zext' 'p_ZL26ipd_embedding_table_stream_2_load_6_cast_cast_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 717 [1/2] ( I:1.23ns O:1.23ns )   --->   "%p_ZL26ipd_embedding_table_stream_3_load_6 = load i12 %p_ZL26ipd_embedding_table_stream_3_addr_6" [./ComponentStream.h:36]   --->   Operation 717 'load' 'p_ZL26ipd_embedding_table_stream_3_load_6' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 2561> <ROM>
ST_2 : Operation 718 [1/1] (0.00ns)   --->   "%p_ZL26ipd_embedding_table_stream_3_load_6_cast_cast_cast_cast_cast = sext i3 %p_ZL26ipd_embedding_table_stream_3_load_6" [./ComponentStream.h:36]   --->   Operation 718 'sext' 'p_ZL26ipd_embedding_table_stream_3_load_6_cast_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 719 [1/1] (0.00ns)   --->   "%p_ZL26ipd_embedding_table_stream_3_load_6_cast_cast_cast_cast_cast_cast = zext i4 %p_ZL26ipd_embedding_table_stream_3_load_6_cast_cast_cast_cast_cast" [./ComponentStream.h:36]   --->   Operation 719 'zext' 'p_ZL26ipd_embedding_table_stream_3_load_6_cast_cast_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 720 [1/2] ( I:1.23ns O:1.23ns )   --->   "%p_ZL26ipd_embedding_table_stream_4_load_6 = load i12 %p_ZL26ipd_embedding_table_stream_4_addr_6" [./ComponentStream.h:36]   --->   Operation 720 'load' 'p_ZL26ipd_embedding_table_stream_4_load_6' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 2561> <ROM>
ST_2 : Operation 721 [1/1] (0.00ns)   --->   "%p_ZL26ipd_embedding_table_stream_4_load_6_cast_cast_cast_cast_cast = sext i2 %p_ZL26ipd_embedding_table_stream_4_load_6" [./ComponentStream.h:36]   --->   Operation 721 'sext' 'p_ZL26ipd_embedding_table_stream_4_load_6_cast_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 722 [1/1] (0.00ns)   --->   "%p_ZL26ipd_embedding_table_stream_4_load_6_cast_cast_cast_cast_cast_cast = zext i4 %p_ZL26ipd_embedding_table_stream_4_load_6_cast_cast_cast_cast_cast" [./ComponentStream.h:36]   --->   Operation 722 'zext' 'p_ZL26ipd_embedding_table_stream_4_load_6_cast_cast_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 723 [1/2] ( I:1.23ns O:1.23ns )   --->   "%p_ZL26ipd_embedding_table_stream_5_load_6 = load i12 %p_ZL26ipd_embedding_table_stream_5_addr_6" [./ComponentStream.h:36]   --->   Operation 723 'load' 'p_ZL26ipd_embedding_table_stream_5_load_6' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 2561> <ROM>
ST_2 : Operation 724 [1/1] (0.00ns)   --->   "%p_ZL26ipd_embedding_table_stream_5_load_6_cast_cast_cast_cast_cast = sext i2 %p_ZL26ipd_embedding_table_stream_5_load_6" [./ComponentStream.h:36]   --->   Operation 724 'sext' 'p_ZL26ipd_embedding_table_stream_5_load_6_cast_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 725 [1/1] (0.00ns)   --->   "%p_ZL26ipd_embedding_table_stream_5_load_6_cast_cast_cast_cast_cast_cast = zext i4 %p_ZL26ipd_embedding_table_stream_5_load_6_cast_cast_cast_cast_cast" [./ComponentStream.h:36]   --->   Operation 725 'zext' 'p_ZL26ipd_embedding_table_stream_5_load_6_cast_cast_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 726 [1/2] ( I:1.23ns O:1.23ns )   --->   "%p_ZL26ipd_embedding_table_stream_6_load_6 = load i12 %p_ZL26ipd_embedding_table_stream_6_addr_6" [./ComponentStream.h:36]   --->   Operation 726 'load' 'p_ZL26ipd_embedding_table_stream_6_load_6' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 2561> <ROM>
ST_2 : Operation 727 [1/1] (0.00ns)   --->   "%p_ZL26ipd_embedding_table_stream_6_load_6_cast = zext i5 %p_ZL26ipd_embedding_table_stream_6_load_6" [./ComponentStream.h:36]   --->   Operation 727 'zext' 'p_ZL26ipd_embedding_table_stream_6_load_6_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 728 [1/2] ( I:1.23ns O:1.23ns )   --->   "%p_ZL26ipd_embedding_table_stream_7_load_6 = load i12 %p_ZL26ipd_embedding_table_stream_7_addr_6" [./ComponentStream.h:36]   --->   Operation 728 'load' 'p_ZL26ipd_embedding_table_stream_7_load_6' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 2561> <ROM>
ST_2 : Operation 729 [1/1] (0.00ns)   --->   "%or_ln38_6 = bitconcatenate i293 @_ssdm_op_BitConcatenate.i293.i5.i32.i32.i32.i32.i32.i32.i32.i32.i32, i5 %p_ZL26len_embedding_table_stream_9_load_6, i32 %p_ZL26len_embedding_table_stream_8_load_6_cast, i32 %p_ZL26len_embedding_table_stream_7_load_6_cast, i32 %p_ZL26len_embedding_table_stream_6_load_6_cast, i32 %p_ZL26len_embedding_table_stream_5_load_6_cast_cast_cast_cast_cast_cast, i32 %p_ZL26len_embedding_table_stream_4_load_6_cast_cast_cast_cast_cast_cast, i32 %p_ZL26len_embedding_table_stream_3_load_6_cast_cast_cast_cast_cast_cast, i32 %p_ZL26len_embedding_table_stream_2_load_6_cast_cast_cast_cast_cast_cast, i32 %p_ZL26len_embedding_table_stream_1_load_6_cast, i32 %p_ZL26len_embedding_table_stream_0_load_6_cast" [./ComponentStream.h:38]   --->   Operation 729 'bitconcatenate' 'or_ln38_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 730 [1/1] (0.00ns)   --->   "%zext_ln38_6 = zext i293 %or_ln38_6" [./ComponentStream.h:38]   --->   Operation 730 'zext' 'zext_ln38_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 731 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln38 = write void @_ssdm_op_Write.ap_fifo.volatile.i320P0A, i320 %len_x_embedding_6, i320 %zext_ln38_6" [./ComponentStream.h:38]   --->   Operation 731 'write' 'write_ln38' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 320> <Depth = 4> <FIFO>
ST_2 : Operation 732 [1/1] (0.00ns)   --->   "%or_ln39_6 = bitconcatenate i229 @_ssdm_op_BitConcatenate.i229.i5.i32.i32.i32.i32.i32.i32.i32, i5 %p_ZL26ipd_embedding_table_stream_7_load_6, i32 %p_ZL26ipd_embedding_table_stream_6_load_6_cast, i32 %p_ZL26ipd_embedding_table_stream_5_load_6_cast_cast_cast_cast_cast_cast, i32 %p_ZL26ipd_embedding_table_stream_4_load_6_cast_cast_cast_cast_cast_cast, i32 %p_ZL26ipd_embedding_table_stream_3_load_6_cast_cast_cast_cast_cast_cast, i32 %p_ZL26ipd_embedding_table_stream_2_load_6_cast_cast_cast_cast_cast_cast, i32 %p_ZL26ipd_embedding_table_stream_1_load_6_cast, i32 %p_ZL26ipd_embedding_table_stream_0_load_6_cast" [./ComponentStream.h:39]   --->   Operation 732 'bitconcatenate' 'or_ln39_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 733 [1/1] (0.00ns)   --->   "%zext_ln39_6 = zext i229 %or_ln39_6" [./ComponentStream.h:39]   --->   Operation 733 'zext' 'zext_ln39_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 734 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln39 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %ipd_x_embedding_6, i256 %zext_ln39_6" [./ComponentStream.h:39]   --->   Operation 734 'write' 'write_ln39' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 4> <FIFO>
ST_2 : Operation 735 [1/2] ( I:1.23ns O:1.23ns )   --->   "%p_ZL26len_embedding_table_stream_0_load_7 = load i11 %p_ZL26len_embedding_table_stream_0_addr_7" [./ComponentStream.h:35]   --->   Operation 735 'load' 'p_ZL26len_embedding_table_stream_0_load_7' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 1501> <ROM>
ST_2 : Operation 736 [1/1] (0.00ns)   --->   "%p_ZL26len_embedding_table_stream_0_load_7_cast = zext i4 %p_ZL26len_embedding_table_stream_0_load_7" [./ComponentStream.h:35]   --->   Operation 736 'zext' 'p_ZL26len_embedding_table_stream_0_load_7_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 737 [1/2] ( I:1.23ns O:1.23ns )   --->   "%p_ZL26len_embedding_table_stream_1_load_7 = load i11 %p_ZL26len_embedding_table_stream_1_addr_7" [./ComponentStream.h:35]   --->   Operation 737 'load' 'p_ZL26len_embedding_table_stream_1_load_7' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 1501> <ROM>
ST_2 : Operation 738 [1/1] (0.00ns)   --->   "%p_ZL26len_embedding_table_stream_1_load_7_cast = zext i4 %p_ZL26len_embedding_table_stream_1_load_7" [./ComponentStream.h:35]   --->   Operation 738 'zext' 'p_ZL26len_embedding_table_stream_1_load_7_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 739 [1/2] ( I:1.23ns O:1.23ns )   --->   "%p_ZL26len_embedding_table_stream_2_load_7 = load i11 %p_ZL26len_embedding_table_stream_2_addr_7" [./ComponentStream.h:35]   --->   Operation 739 'load' 'p_ZL26len_embedding_table_stream_2_load_7' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 1501> <ROM>
ST_2 : Operation 740 [1/1] (0.00ns)   --->   "%p_ZL26len_embedding_table_stream_2_load_7_cast_cast_cast_cast_cast = sext i3 %p_ZL26len_embedding_table_stream_2_load_7" [./ComponentStream.h:35]   --->   Operation 740 'sext' 'p_ZL26len_embedding_table_stream_2_load_7_cast_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 741 [1/1] (0.00ns)   --->   "%p_ZL26len_embedding_table_stream_2_load_7_cast_cast_cast_cast_cast_cast = zext i4 %p_ZL26len_embedding_table_stream_2_load_7_cast_cast_cast_cast_cast" [./ComponentStream.h:35]   --->   Operation 741 'zext' 'p_ZL26len_embedding_table_stream_2_load_7_cast_cast_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 742 [1/2] ( I:1.23ns O:1.23ns )   --->   "%p_ZL26len_embedding_table_stream_3_load_7 = load i11 %p_ZL26len_embedding_table_stream_3_addr_7" [./ComponentStream.h:35]   --->   Operation 742 'load' 'p_ZL26len_embedding_table_stream_3_load_7' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 1501> <ROM>
ST_2 : Operation 743 [1/1] (0.00ns)   --->   "%p_ZL26len_embedding_table_stream_3_load_7_cast_cast_cast_cast_cast = sext i3 %p_ZL26len_embedding_table_stream_3_load_7" [./ComponentStream.h:35]   --->   Operation 743 'sext' 'p_ZL26len_embedding_table_stream_3_load_7_cast_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 744 [1/1] (0.00ns)   --->   "%p_ZL26len_embedding_table_stream_3_load_7_cast_cast_cast_cast_cast_cast = zext i4 %p_ZL26len_embedding_table_stream_3_load_7_cast_cast_cast_cast_cast" [./ComponentStream.h:35]   --->   Operation 744 'zext' 'p_ZL26len_embedding_table_stream_3_load_7_cast_cast_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 745 [1/2] ( I:1.23ns O:1.23ns )   --->   "%p_ZL26len_embedding_table_stream_4_load_7 = load i11 %p_ZL26len_embedding_table_stream_4_addr_7" [./ComponentStream.h:35]   --->   Operation 745 'load' 'p_ZL26len_embedding_table_stream_4_load_7' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 1501> <ROM>
ST_2 : Operation 746 [1/1] (0.00ns)   --->   "%p_ZL26len_embedding_table_stream_4_load_7_cast_cast_cast_cast_cast = sext i2 %p_ZL26len_embedding_table_stream_4_load_7" [./ComponentStream.h:35]   --->   Operation 746 'sext' 'p_ZL26len_embedding_table_stream_4_load_7_cast_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 747 [1/1] (0.00ns)   --->   "%p_ZL26len_embedding_table_stream_4_load_7_cast_cast_cast_cast_cast_cast = zext i4 %p_ZL26len_embedding_table_stream_4_load_7_cast_cast_cast_cast_cast" [./ComponentStream.h:35]   --->   Operation 747 'zext' 'p_ZL26len_embedding_table_stream_4_load_7_cast_cast_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 748 [1/2] ( I:1.23ns O:1.23ns )   --->   "%p_ZL26len_embedding_table_stream_5_load_7 = load i11 %p_ZL26len_embedding_table_stream_5_addr_7" [./ComponentStream.h:35]   --->   Operation 748 'load' 'p_ZL26len_embedding_table_stream_5_load_7' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 1501> <ROM>
ST_2 : Operation 749 [1/1] (0.00ns)   --->   "%p_ZL26len_embedding_table_stream_5_load_7_cast_cast_cast_cast_cast = sext i2 %p_ZL26len_embedding_table_stream_5_load_7" [./ComponentStream.h:35]   --->   Operation 749 'sext' 'p_ZL26len_embedding_table_stream_5_load_7_cast_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 750 [1/1] (0.00ns)   --->   "%p_ZL26len_embedding_table_stream_5_load_7_cast_cast_cast_cast_cast_cast = zext i4 %p_ZL26len_embedding_table_stream_5_load_7_cast_cast_cast_cast_cast" [./ComponentStream.h:35]   --->   Operation 750 'zext' 'p_ZL26len_embedding_table_stream_5_load_7_cast_cast_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 751 [1/2] ( I:1.23ns O:1.23ns )   --->   "%p_ZL26len_embedding_table_stream_6_load_7 = load i11 %p_ZL26len_embedding_table_stream_6_addr_7" [./ComponentStream.h:35]   --->   Operation 751 'load' 'p_ZL26len_embedding_table_stream_6_load_7' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 1501> <ROM>
ST_2 : Operation 752 [1/1] (0.00ns)   --->   "%p_ZL26len_embedding_table_stream_6_load_7_cast = zext i5 %p_ZL26len_embedding_table_stream_6_load_7" [./ComponentStream.h:35]   --->   Operation 752 'zext' 'p_ZL26len_embedding_table_stream_6_load_7_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 753 [1/2] ( I:1.23ns O:1.23ns )   --->   "%p_ZL26len_embedding_table_stream_7_load_7 = load i11 %p_ZL26len_embedding_table_stream_7_addr_7" [./ComponentStream.h:35]   --->   Operation 753 'load' 'p_ZL26len_embedding_table_stream_7_load_7' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 1501> <ROM>
ST_2 : Operation 754 [1/1] (0.00ns)   --->   "%p_ZL26len_embedding_table_stream_7_load_7_cast = zext i5 %p_ZL26len_embedding_table_stream_7_load_7" [./ComponentStream.h:35]   --->   Operation 754 'zext' 'p_ZL26len_embedding_table_stream_7_load_7_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 755 [1/2] ( I:1.23ns O:1.23ns )   --->   "%p_ZL26len_embedding_table_stream_8_load_7 = load i11 %p_ZL26len_embedding_table_stream_8_addr_7" [./ComponentStream.h:35]   --->   Operation 755 'load' 'p_ZL26len_embedding_table_stream_8_load_7' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 1501> <ROM>
ST_2 : Operation 756 [1/1] (0.00ns)   --->   "%p_ZL26len_embedding_table_stream_8_load_7_cast = zext i5 %p_ZL26len_embedding_table_stream_8_load_7" [./ComponentStream.h:35]   --->   Operation 756 'zext' 'p_ZL26len_embedding_table_stream_8_load_7_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 757 [1/2] ( I:1.23ns O:1.23ns )   --->   "%p_ZL26len_embedding_table_stream_9_load_7 = load i11 %p_ZL26len_embedding_table_stream_9_addr_7" [./ComponentStream.h:35]   --->   Operation 757 'load' 'p_ZL26len_embedding_table_stream_9_load_7' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 1501> <ROM>
ST_2 : Operation 758 [1/2] ( I:1.23ns O:1.23ns )   --->   "%p_ZL26ipd_embedding_table_stream_0_load_7 = load i12 %p_ZL26ipd_embedding_table_stream_0_addr_7" [./ComponentStream.h:36]   --->   Operation 758 'load' 'p_ZL26ipd_embedding_table_stream_0_load_7' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 2561> <ROM>
ST_2 : Operation 759 [1/1] (0.00ns)   --->   "%p_ZL26ipd_embedding_table_stream_0_load_7_cast = zext i4 %p_ZL26ipd_embedding_table_stream_0_load_7" [./ComponentStream.h:36]   --->   Operation 759 'zext' 'p_ZL26ipd_embedding_table_stream_0_load_7_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 760 [1/2] ( I:1.23ns O:1.23ns )   --->   "%p_ZL26ipd_embedding_table_stream_1_load_7 = load i12 %p_ZL26ipd_embedding_table_stream_1_addr_7" [./ComponentStream.h:36]   --->   Operation 760 'load' 'p_ZL26ipd_embedding_table_stream_1_load_7' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 2561> <ROM>
ST_2 : Operation 761 [1/1] (0.00ns)   --->   "%p_ZL26ipd_embedding_table_stream_1_load_7_cast = zext i4 %p_ZL26ipd_embedding_table_stream_1_load_7" [./ComponentStream.h:36]   --->   Operation 761 'zext' 'p_ZL26ipd_embedding_table_stream_1_load_7_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 762 [1/2] ( I:1.23ns O:1.23ns )   --->   "%p_ZL26ipd_embedding_table_stream_2_load_7 = load i12 %p_ZL26ipd_embedding_table_stream_2_addr_7" [./ComponentStream.h:36]   --->   Operation 762 'load' 'p_ZL26ipd_embedding_table_stream_2_load_7' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 2561> <ROM>
ST_2 : Operation 763 [1/1] (0.00ns)   --->   "%p_ZL26ipd_embedding_table_stream_2_load_7_cast_cast_cast_cast_cast = sext i3 %p_ZL26ipd_embedding_table_stream_2_load_7" [./ComponentStream.h:36]   --->   Operation 763 'sext' 'p_ZL26ipd_embedding_table_stream_2_load_7_cast_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 764 [1/1] (0.00ns)   --->   "%p_ZL26ipd_embedding_table_stream_2_load_7_cast_cast_cast_cast_cast_cast = zext i4 %p_ZL26ipd_embedding_table_stream_2_load_7_cast_cast_cast_cast_cast" [./ComponentStream.h:36]   --->   Operation 764 'zext' 'p_ZL26ipd_embedding_table_stream_2_load_7_cast_cast_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 765 [1/2] ( I:1.23ns O:1.23ns )   --->   "%p_ZL26ipd_embedding_table_stream_3_load_7 = load i12 %p_ZL26ipd_embedding_table_stream_3_addr_7" [./ComponentStream.h:36]   --->   Operation 765 'load' 'p_ZL26ipd_embedding_table_stream_3_load_7' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 2561> <ROM>
ST_2 : Operation 766 [1/1] (0.00ns)   --->   "%p_ZL26ipd_embedding_table_stream_3_load_7_cast_cast_cast_cast_cast = sext i3 %p_ZL26ipd_embedding_table_stream_3_load_7" [./ComponentStream.h:36]   --->   Operation 766 'sext' 'p_ZL26ipd_embedding_table_stream_3_load_7_cast_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 767 [1/1] (0.00ns)   --->   "%p_ZL26ipd_embedding_table_stream_3_load_7_cast_cast_cast_cast_cast_cast = zext i4 %p_ZL26ipd_embedding_table_stream_3_load_7_cast_cast_cast_cast_cast" [./ComponentStream.h:36]   --->   Operation 767 'zext' 'p_ZL26ipd_embedding_table_stream_3_load_7_cast_cast_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 768 [1/2] ( I:1.23ns O:1.23ns )   --->   "%p_ZL26ipd_embedding_table_stream_4_load_7 = load i12 %p_ZL26ipd_embedding_table_stream_4_addr_7" [./ComponentStream.h:36]   --->   Operation 768 'load' 'p_ZL26ipd_embedding_table_stream_4_load_7' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 2561> <ROM>
ST_2 : Operation 769 [1/1] (0.00ns)   --->   "%p_ZL26ipd_embedding_table_stream_4_load_7_cast_cast_cast_cast_cast = sext i2 %p_ZL26ipd_embedding_table_stream_4_load_7" [./ComponentStream.h:36]   --->   Operation 769 'sext' 'p_ZL26ipd_embedding_table_stream_4_load_7_cast_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 770 [1/1] (0.00ns)   --->   "%p_ZL26ipd_embedding_table_stream_4_load_7_cast_cast_cast_cast_cast_cast = zext i4 %p_ZL26ipd_embedding_table_stream_4_load_7_cast_cast_cast_cast_cast" [./ComponentStream.h:36]   --->   Operation 770 'zext' 'p_ZL26ipd_embedding_table_stream_4_load_7_cast_cast_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 771 [1/2] ( I:1.23ns O:1.23ns )   --->   "%p_ZL26ipd_embedding_table_stream_5_load_7 = load i12 %p_ZL26ipd_embedding_table_stream_5_addr_7" [./ComponentStream.h:36]   --->   Operation 771 'load' 'p_ZL26ipd_embedding_table_stream_5_load_7' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 2561> <ROM>
ST_2 : Operation 772 [1/1] (0.00ns)   --->   "%p_ZL26ipd_embedding_table_stream_5_load_7_cast_cast_cast_cast_cast = sext i2 %p_ZL26ipd_embedding_table_stream_5_load_7" [./ComponentStream.h:36]   --->   Operation 772 'sext' 'p_ZL26ipd_embedding_table_stream_5_load_7_cast_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 773 [1/1] (0.00ns)   --->   "%p_ZL26ipd_embedding_table_stream_5_load_7_cast_cast_cast_cast_cast_cast = zext i4 %p_ZL26ipd_embedding_table_stream_5_load_7_cast_cast_cast_cast_cast" [./ComponentStream.h:36]   --->   Operation 773 'zext' 'p_ZL26ipd_embedding_table_stream_5_load_7_cast_cast_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 774 [1/2] ( I:1.23ns O:1.23ns )   --->   "%p_ZL26ipd_embedding_table_stream_6_load_7 = load i12 %p_ZL26ipd_embedding_table_stream_6_addr_7" [./ComponentStream.h:36]   --->   Operation 774 'load' 'p_ZL26ipd_embedding_table_stream_6_load_7' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 2561> <ROM>
ST_2 : Operation 775 [1/1] (0.00ns)   --->   "%p_ZL26ipd_embedding_table_stream_6_load_7_cast = zext i5 %p_ZL26ipd_embedding_table_stream_6_load_7" [./ComponentStream.h:36]   --->   Operation 775 'zext' 'p_ZL26ipd_embedding_table_stream_6_load_7_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 776 [1/2] ( I:1.23ns O:1.23ns )   --->   "%p_ZL26ipd_embedding_table_stream_7_load_7 = load i12 %p_ZL26ipd_embedding_table_stream_7_addr_7" [./ComponentStream.h:36]   --->   Operation 776 'load' 'p_ZL26ipd_embedding_table_stream_7_load_7' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 2561> <ROM>
ST_2 : Operation 777 [1/1] (0.00ns)   --->   "%or_ln38_7 = bitconcatenate i293 @_ssdm_op_BitConcatenate.i293.i5.i32.i32.i32.i32.i32.i32.i32.i32.i32, i5 %p_ZL26len_embedding_table_stream_9_load_7, i32 %p_ZL26len_embedding_table_stream_8_load_7_cast, i32 %p_ZL26len_embedding_table_stream_7_load_7_cast, i32 %p_ZL26len_embedding_table_stream_6_load_7_cast, i32 %p_ZL26len_embedding_table_stream_5_load_7_cast_cast_cast_cast_cast_cast, i32 %p_ZL26len_embedding_table_stream_4_load_7_cast_cast_cast_cast_cast_cast, i32 %p_ZL26len_embedding_table_stream_3_load_7_cast_cast_cast_cast_cast_cast, i32 %p_ZL26len_embedding_table_stream_2_load_7_cast_cast_cast_cast_cast_cast, i32 %p_ZL26len_embedding_table_stream_1_load_7_cast, i32 %p_ZL26len_embedding_table_stream_0_load_7_cast" [./ComponentStream.h:38]   --->   Operation 777 'bitconcatenate' 'or_ln38_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 778 [1/1] (0.00ns)   --->   "%zext_ln38_7 = zext i293 %or_ln38_7" [./ComponentStream.h:38]   --->   Operation 778 'zext' 'zext_ln38_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 779 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln38 = write void @_ssdm_op_Write.ap_fifo.volatile.i320P0A, i320 %len_x_embedding_7, i320 %zext_ln38_7" [./ComponentStream.h:38]   --->   Operation 779 'write' 'write_ln38' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 320> <Depth = 4> <FIFO>
ST_2 : Operation 780 [1/1] (0.00ns)   --->   "%or_ln39_7 = bitconcatenate i229 @_ssdm_op_BitConcatenate.i229.i5.i32.i32.i32.i32.i32.i32.i32, i5 %p_ZL26ipd_embedding_table_stream_7_load_7, i32 %p_ZL26ipd_embedding_table_stream_6_load_7_cast, i32 %p_ZL26ipd_embedding_table_stream_5_load_7_cast_cast_cast_cast_cast_cast, i32 %p_ZL26ipd_embedding_table_stream_4_load_7_cast_cast_cast_cast_cast_cast, i32 %p_ZL26ipd_embedding_table_stream_3_load_7_cast_cast_cast_cast_cast_cast, i32 %p_ZL26ipd_embedding_table_stream_2_load_7_cast_cast_cast_cast_cast_cast, i32 %p_ZL26ipd_embedding_table_stream_1_load_7_cast, i32 %p_ZL26ipd_embedding_table_stream_0_load_7_cast" [./ComponentStream.h:39]   --->   Operation 780 'bitconcatenate' 'or_ln39_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 781 [1/1] (0.00ns)   --->   "%zext_ln39_7 = zext i229 %or_ln39_7" [./ComponentStream.h:39]   --->   Operation 781 'zext' 'zext_ln39_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 782 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln39 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %ipd_x_embedding_7, i256 %zext_ln39_7" [./ComponentStream.h:39]   --->   Operation 782 'write' 'write_ln39' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 4> <FIFO>
ST_2 : Operation 783 [1/2] ( I:1.23ns O:1.23ns )   --->   "%p_ZL26len_embedding_table_stream_0_load_8 = load i11 %p_ZL26len_embedding_table_stream_0_addr_8" [./ComponentStream.h:35]   --->   Operation 783 'load' 'p_ZL26len_embedding_table_stream_0_load_8' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 1501> <ROM>
ST_2 : Operation 784 [1/1] (0.00ns)   --->   "%p_ZL26len_embedding_table_stream_0_load_8_cast = zext i4 %p_ZL26len_embedding_table_stream_0_load_8" [./ComponentStream.h:35]   --->   Operation 784 'zext' 'p_ZL26len_embedding_table_stream_0_load_8_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 785 [1/2] ( I:1.23ns O:1.23ns )   --->   "%p_ZL26len_embedding_table_stream_1_load_8 = load i11 %p_ZL26len_embedding_table_stream_1_addr_8" [./ComponentStream.h:35]   --->   Operation 785 'load' 'p_ZL26len_embedding_table_stream_1_load_8' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 1501> <ROM>
ST_2 : Operation 786 [1/1] (0.00ns)   --->   "%p_ZL26len_embedding_table_stream_1_load_8_cast = zext i4 %p_ZL26len_embedding_table_stream_1_load_8" [./ComponentStream.h:35]   --->   Operation 786 'zext' 'p_ZL26len_embedding_table_stream_1_load_8_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 787 [1/2] ( I:1.23ns O:1.23ns )   --->   "%p_ZL26len_embedding_table_stream_2_load_8 = load i11 %p_ZL26len_embedding_table_stream_2_addr_8" [./ComponentStream.h:35]   --->   Operation 787 'load' 'p_ZL26len_embedding_table_stream_2_load_8' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 1501> <ROM>
ST_2 : Operation 788 [1/1] (0.00ns)   --->   "%p_ZL26len_embedding_table_stream_2_load_8_cast_cast_cast_cast_cast = sext i3 %p_ZL26len_embedding_table_stream_2_load_8" [./ComponentStream.h:35]   --->   Operation 788 'sext' 'p_ZL26len_embedding_table_stream_2_load_8_cast_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 789 [1/1] (0.00ns)   --->   "%p_ZL26len_embedding_table_stream_2_load_8_cast_cast_cast_cast_cast_cast = zext i4 %p_ZL26len_embedding_table_stream_2_load_8_cast_cast_cast_cast_cast" [./ComponentStream.h:35]   --->   Operation 789 'zext' 'p_ZL26len_embedding_table_stream_2_load_8_cast_cast_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 790 [1/2] ( I:1.23ns O:1.23ns )   --->   "%p_ZL26len_embedding_table_stream_3_load_8 = load i11 %p_ZL26len_embedding_table_stream_3_addr_8" [./ComponentStream.h:35]   --->   Operation 790 'load' 'p_ZL26len_embedding_table_stream_3_load_8' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 1501> <ROM>
ST_2 : Operation 791 [1/1] (0.00ns)   --->   "%p_ZL26len_embedding_table_stream_3_load_8_cast_cast_cast_cast_cast = sext i3 %p_ZL26len_embedding_table_stream_3_load_8" [./ComponentStream.h:35]   --->   Operation 791 'sext' 'p_ZL26len_embedding_table_stream_3_load_8_cast_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 792 [1/1] (0.00ns)   --->   "%p_ZL26len_embedding_table_stream_3_load_8_cast_cast_cast_cast_cast_cast = zext i4 %p_ZL26len_embedding_table_stream_3_load_8_cast_cast_cast_cast_cast" [./ComponentStream.h:35]   --->   Operation 792 'zext' 'p_ZL26len_embedding_table_stream_3_load_8_cast_cast_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 793 [1/2] ( I:1.23ns O:1.23ns )   --->   "%p_ZL26len_embedding_table_stream_4_load_8 = load i11 %p_ZL26len_embedding_table_stream_4_addr_8" [./ComponentStream.h:35]   --->   Operation 793 'load' 'p_ZL26len_embedding_table_stream_4_load_8' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 1501> <ROM>
ST_2 : Operation 794 [1/1] (0.00ns)   --->   "%p_ZL26len_embedding_table_stream_4_load_8_cast_cast_cast_cast_cast = sext i2 %p_ZL26len_embedding_table_stream_4_load_8" [./ComponentStream.h:35]   --->   Operation 794 'sext' 'p_ZL26len_embedding_table_stream_4_load_8_cast_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 795 [1/1] (0.00ns)   --->   "%p_ZL26len_embedding_table_stream_4_load_8_cast_cast_cast_cast_cast_cast = zext i4 %p_ZL26len_embedding_table_stream_4_load_8_cast_cast_cast_cast_cast" [./ComponentStream.h:35]   --->   Operation 795 'zext' 'p_ZL26len_embedding_table_stream_4_load_8_cast_cast_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 796 [1/2] ( I:1.23ns O:1.23ns )   --->   "%p_ZL26len_embedding_table_stream_5_load_8 = load i11 %p_ZL26len_embedding_table_stream_5_addr_8" [./ComponentStream.h:35]   --->   Operation 796 'load' 'p_ZL26len_embedding_table_stream_5_load_8' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 1501> <ROM>
ST_2 : Operation 797 [1/1] (0.00ns)   --->   "%p_ZL26len_embedding_table_stream_5_load_8_cast_cast_cast_cast_cast = sext i2 %p_ZL26len_embedding_table_stream_5_load_8" [./ComponentStream.h:35]   --->   Operation 797 'sext' 'p_ZL26len_embedding_table_stream_5_load_8_cast_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 798 [1/1] (0.00ns)   --->   "%p_ZL26len_embedding_table_stream_5_load_8_cast_cast_cast_cast_cast_cast = zext i4 %p_ZL26len_embedding_table_stream_5_load_8_cast_cast_cast_cast_cast" [./ComponentStream.h:35]   --->   Operation 798 'zext' 'p_ZL26len_embedding_table_stream_5_load_8_cast_cast_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 799 [1/2] ( I:1.23ns O:1.23ns )   --->   "%p_ZL26len_embedding_table_stream_6_load_8 = load i11 %p_ZL26len_embedding_table_stream_6_addr_8" [./ComponentStream.h:35]   --->   Operation 799 'load' 'p_ZL26len_embedding_table_stream_6_load_8' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 1501> <ROM>
ST_2 : Operation 800 [1/1] (0.00ns)   --->   "%p_ZL26len_embedding_table_stream_6_load_8_cast = zext i5 %p_ZL26len_embedding_table_stream_6_load_8" [./ComponentStream.h:35]   --->   Operation 800 'zext' 'p_ZL26len_embedding_table_stream_6_load_8_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 801 [1/2] ( I:1.23ns O:1.23ns )   --->   "%p_ZL26len_embedding_table_stream_7_load_8 = load i11 %p_ZL26len_embedding_table_stream_7_addr_8" [./ComponentStream.h:35]   --->   Operation 801 'load' 'p_ZL26len_embedding_table_stream_7_load_8' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 1501> <ROM>
ST_2 : Operation 802 [1/1] (0.00ns)   --->   "%p_ZL26len_embedding_table_stream_7_load_8_cast = zext i5 %p_ZL26len_embedding_table_stream_7_load_8" [./ComponentStream.h:35]   --->   Operation 802 'zext' 'p_ZL26len_embedding_table_stream_7_load_8_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 803 [1/2] ( I:1.23ns O:1.23ns )   --->   "%p_ZL26len_embedding_table_stream_8_load_8 = load i11 %p_ZL26len_embedding_table_stream_8_addr_8" [./ComponentStream.h:35]   --->   Operation 803 'load' 'p_ZL26len_embedding_table_stream_8_load_8' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 1501> <ROM>
ST_2 : Operation 804 [1/1] (0.00ns)   --->   "%p_ZL26len_embedding_table_stream_8_load_8_cast = zext i5 %p_ZL26len_embedding_table_stream_8_load_8" [./ComponentStream.h:35]   --->   Operation 804 'zext' 'p_ZL26len_embedding_table_stream_8_load_8_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 805 [1/2] ( I:1.23ns O:1.23ns )   --->   "%p_ZL26len_embedding_table_stream_9_load_8 = load i11 %p_ZL26len_embedding_table_stream_9_addr_8" [./ComponentStream.h:35]   --->   Operation 805 'load' 'p_ZL26len_embedding_table_stream_9_load_8' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 1501> <ROM>
ST_2 : Operation 806 [1/2] ( I:1.23ns O:1.23ns )   --->   "%p_ZL26ipd_embedding_table_stream_0_load_8 = load i12 %p_ZL26ipd_embedding_table_stream_0_addr_8" [./ComponentStream.h:36]   --->   Operation 806 'load' 'p_ZL26ipd_embedding_table_stream_0_load_8' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 2561> <ROM>
ST_2 : Operation 807 [1/1] (0.00ns)   --->   "%p_ZL26ipd_embedding_table_stream_0_load_8_cast = zext i4 %p_ZL26ipd_embedding_table_stream_0_load_8" [./ComponentStream.h:36]   --->   Operation 807 'zext' 'p_ZL26ipd_embedding_table_stream_0_load_8_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 808 [1/2] ( I:1.23ns O:1.23ns )   --->   "%p_ZL26ipd_embedding_table_stream_1_load_8 = load i12 %p_ZL26ipd_embedding_table_stream_1_addr_8" [./ComponentStream.h:36]   --->   Operation 808 'load' 'p_ZL26ipd_embedding_table_stream_1_load_8' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 2561> <ROM>
ST_2 : Operation 809 [1/1] (0.00ns)   --->   "%p_ZL26ipd_embedding_table_stream_1_load_8_cast = zext i4 %p_ZL26ipd_embedding_table_stream_1_load_8" [./ComponentStream.h:36]   --->   Operation 809 'zext' 'p_ZL26ipd_embedding_table_stream_1_load_8_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 810 [1/2] ( I:1.23ns O:1.23ns )   --->   "%p_ZL26ipd_embedding_table_stream_2_load_8 = load i12 %p_ZL26ipd_embedding_table_stream_2_addr_8" [./ComponentStream.h:36]   --->   Operation 810 'load' 'p_ZL26ipd_embedding_table_stream_2_load_8' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 2561> <ROM>
ST_2 : Operation 811 [1/1] (0.00ns)   --->   "%p_ZL26ipd_embedding_table_stream_2_load_8_cast_cast_cast_cast_cast = sext i3 %p_ZL26ipd_embedding_table_stream_2_load_8" [./ComponentStream.h:36]   --->   Operation 811 'sext' 'p_ZL26ipd_embedding_table_stream_2_load_8_cast_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 812 [1/1] (0.00ns)   --->   "%p_ZL26ipd_embedding_table_stream_2_load_8_cast_cast_cast_cast_cast_cast = zext i4 %p_ZL26ipd_embedding_table_stream_2_load_8_cast_cast_cast_cast_cast" [./ComponentStream.h:36]   --->   Operation 812 'zext' 'p_ZL26ipd_embedding_table_stream_2_load_8_cast_cast_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 813 [1/2] ( I:1.23ns O:1.23ns )   --->   "%p_ZL26ipd_embedding_table_stream_3_load_8 = load i12 %p_ZL26ipd_embedding_table_stream_3_addr_8" [./ComponentStream.h:36]   --->   Operation 813 'load' 'p_ZL26ipd_embedding_table_stream_3_load_8' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 2561> <ROM>
ST_2 : Operation 814 [1/1] (0.00ns)   --->   "%p_ZL26ipd_embedding_table_stream_3_load_8_cast_cast_cast_cast_cast = sext i3 %p_ZL26ipd_embedding_table_stream_3_load_8" [./ComponentStream.h:36]   --->   Operation 814 'sext' 'p_ZL26ipd_embedding_table_stream_3_load_8_cast_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 815 [1/1] (0.00ns)   --->   "%p_ZL26ipd_embedding_table_stream_3_load_8_cast_cast_cast_cast_cast_cast = zext i4 %p_ZL26ipd_embedding_table_stream_3_load_8_cast_cast_cast_cast_cast" [./ComponentStream.h:36]   --->   Operation 815 'zext' 'p_ZL26ipd_embedding_table_stream_3_load_8_cast_cast_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 816 [1/2] ( I:1.23ns O:1.23ns )   --->   "%p_ZL26ipd_embedding_table_stream_4_load_8 = load i12 %p_ZL26ipd_embedding_table_stream_4_addr_8" [./ComponentStream.h:36]   --->   Operation 816 'load' 'p_ZL26ipd_embedding_table_stream_4_load_8' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 2561> <ROM>
ST_2 : Operation 817 [1/1] (0.00ns)   --->   "%p_ZL26ipd_embedding_table_stream_4_load_8_cast_cast_cast_cast_cast = sext i2 %p_ZL26ipd_embedding_table_stream_4_load_8" [./ComponentStream.h:36]   --->   Operation 817 'sext' 'p_ZL26ipd_embedding_table_stream_4_load_8_cast_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 818 [1/1] (0.00ns)   --->   "%p_ZL26ipd_embedding_table_stream_4_load_8_cast_cast_cast_cast_cast_cast = zext i4 %p_ZL26ipd_embedding_table_stream_4_load_8_cast_cast_cast_cast_cast" [./ComponentStream.h:36]   --->   Operation 818 'zext' 'p_ZL26ipd_embedding_table_stream_4_load_8_cast_cast_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 819 [1/2] ( I:1.23ns O:1.23ns )   --->   "%p_ZL26ipd_embedding_table_stream_5_load_8 = load i12 %p_ZL26ipd_embedding_table_stream_5_addr_8" [./ComponentStream.h:36]   --->   Operation 819 'load' 'p_ZL26ipd_embedding_table_stream_5_load_8' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 2561> <ROM>
ST_2 : Operation 820 [1/1] (0.00ns)   --->   "%p_ZL26ipd_embedding_table_stream_5_load_8_cast_cast_cast_cast_cast = sext i2 %p_ZL26ipd_embedding_table_stream_5_load_8" [./ComponentStream.h:36]   --->   Operation 820 'sext' 'p_ZL26ipd_embedding_table_stream_5_load_8_cast_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 821 [1/1] (0.00ns)   --->   "%p_ZL26ipd_embedding_table_stream_5_load_8_cast_cast_cast_cast_cast_cast = zext i4 %p_ZL26ipd_embedding_table_stream_5_load_8_cast_cast_cast_cast_cast" [./ComponentStream.h:36]   --->   Operation 821 'zext' 'p_ZL26ipd_embedding_table_stream_5_load_8_cast_cast_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 822 [1/2] ( I:1.23ns O:1.23ns )   --->   "%p_ZL26ipd_embedding_table_stream_6_load_8 = load i12 %p_ZL26ipd_embedding_table_stream_6_addr_8" [./ComponentStream.h:36]   --->   Operation 822 'load' 'p_ZL26ipd_embedding_table_stream_6_load_8' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 2561> <ROM>
ST_2 : Operation 823 [1/1] (0.00ns)   --->   "%p_ZL26ipd_embedding_table_stream_6_load_8_cast = zext i5 %p_ZL26ipd_embedding_table_stream_6_load_8" [./ComponentStream.h:36]   --->   Operation 823 'zext' 'p_ZL26ipd_embedding_table_stream_6_load_8_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 824 [1/2] ( I:1.23ns O:1.23ns )   --->   "%p_ZL26ipd_embedding_table_stream_7_load_8 = load i12 %p_ZL26ipd_embedding_table_stream_7_addr_8" [./ComponentStream.h:36]   --->   Operation 824 'load' 'p_ZL26ipd_embedding_table_stream_7_load_8' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 2561> <ROM>
ST_2 : Operation 825 [1/1] (0.00ns)   --->   "%or_ln38_8 = bitconcatenate i293 @_ssdm_op_BitConcatenate.i293.i5.i32.i32.i32.i32.i32.i32.i32.i32.i32, i5 %p_ZL26len_embedding_table_stream_9_load_8, i32 %p_ZL26len_embedding_table_stream_8_load_8_cast, i32 %p_ZL26len_embedding_table_stream_7_load_8_cast, i32 %p_ZL26len_embedding_table_stream_6_load_8_cast, i32 %p_ZL26len_embedding_table_stream_5_load_8_cast_cast_cast_cast_cast_cast, i32 %p_ZL26len_embedding_table_stream_4_load_8_cast_cast_cast_cast_cast_cast, i32 %p_ZL26len_embedding_table_stream_3_load_8_cast_cast_cast_cast_cast_cast, i32 %p_ZL26len_embedding_table_stream_2_load_8_cast_cast_cast_cast_cast_cast, i32 %p_ZL26len_embedding_table_stream_1_load_8_cast, i32 %p_ZL26len_embedding_table_stream_0_load_8_cast" [./ComponentStream.h:38]   --->   Operation 825 'bitconcatenate' 'or_ln38_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 826 [1/1] (0.00ns)   --->   "%zext_ln38_8 = zext i293 %or_ln38_8" [./ComponentStream.h:38]   --->   Operation 826 'zext' 'zext_ln38_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 827 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln38 = write void @_ssdm_op_Write.ap_fifo.volatile.i320P0A, i320 %len_x_embedding_8, i320 %zext_ln38_8" [./ComponentStream.h:38]   --->   Operation 827 'write' 'write_ln38' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 320> <Depth = 4> <FIFO>
ST_2 : Operation 828 [1/1] (0.00ns)   --->   "%or_ln39_8 = bitconcatenate i229 @_ssdm_op_BitConcatenate.i229.i5.i32.i32.i32.i32.i32.i32.i32, i5 %p_ZL26ipd_embedding_table_stream_7_load_8, i32 %p_ZL26ipd_embedding_table_stream_6_load_8_cast, i32 %p_ZL26ipd_embedding_table_stream_5_load_8_cast_cast_cast_cast_cast_cast, i32 %p_ZL26ipd_embedding_table_stream_4_load_8_cast_cast_cast_cast_cast_cast, i32 %p_ZL26ipd_embedding_table_stream_3_load_8_cast_cast_cast_cast_cast_cast, i32 %p_ZL26ipd_embedding_table_stream_2_load_8_cast_cast_cast_cast_cast_cast, i32 %p_ZL26ipd_embedding_table_stream_1_load_8_cast, i32 %p_ZL26ipd_embedding_table_stream_0_load_8_cast" [./ComponentStream.h:39]   --->   Operation 828 'bitconcatenate' 'or_ln39_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 829 [1/1] (0.00ns)   --->   "%zext_ln39_8 = zext i229 %or_ln39_8" [./ComponentStream.h:39]   --->   Operation 829 'zext' 'zext_ln39_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 830 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln39 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %ipd_x_embedding_8, i256 %zext_ln39_8" [./ComponentStream.h:39]   --->   Operation 830 'write' 'write_ln39' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 4> <FIFO>
ST_2 : Operation 831 [1/1] (0.00ns)   --->   "%ret_ln41 = ret" [./ComponentStream.h:41]   --->   Operation 831 'ret' 'ret_ln41' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.571ns, clock uncertainty: 0.964ns.

 <State 1>: 2.540ns
The critical path consists of the following:
	fifo read operation ('len_x_0_read', ./ComponentStream.h:35) on port 'len_x_0' (./ComponentStream.h:35) [91]  (1.303 ns)
	'getelementptr' operation 11 bit ('p_ZL26len_embedding_table_stream_0_addr', ./ComponentStream.h:35) [93]  (0.000 ns)
	'load' operation 4 bit ('p_ZL26len_embedding_table_stream_0_load', ./ComponentStream.h:35) on array 'p_ZL26len_embedding_table_stream_0' [94]  (1.237 ns)

 <State 2>: 2.540ns
The critical path consists of the following:
	'load' operation 4 bit ('p_ZL26len_embedding_table_stream_0_load', ./ComponentStream.h:35) on array 'p_ZL26len_embedding_table_stream_0' [94]  (1.237 ns)
	fifo write operation ('write_ln38', ./ComponentStream.h:38) on port 'len_x_embedding_0' (./ComponentStream.h:38) [157]  (1.303 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
