
// Generated by Cadence Genus(TM) Synthesis Solution 19.11-s087_1
// Generated on: Oct 20 2022 12:18:54 CEST (Oct 20 2022 10:18:54 UTC)

// Verification Directory fv/lessthan_fir 

module lessthan_fir(in2, in1, out1);
  input [5:0] in2, in1;
  output out1;
  wire [5:0] in2, in1;
  wire out1;
  wire n_0, n_6, n_7, n_22, n_23, n_24;
  MAOI222D0BWP g321__6260(.A (n_6), .B (in2[3]), .C (n_0), .ZN (n_7));
  FCICIND1BWP g322__4319(.A (in2[2]), .B (n_23), .CIN (in1[2]), .CO
       (n_6));
  CKND0BWP g325(.I (in1[3]), .ZN (n_0));
  FCICIND1BWP g2(.A (n_22), .B (in2[1]), .CIN (in1[1]), .CO (n_23));
  IND2D1BWP g3(.A1 (in2[0]), .B1 (in1[0]), .ZN (n_22));
  FCICIND1BWP g329(.A (in1[5]), .B (n_24), .CIN (in2[5]), .CO (out1));
  FCICIND1BWP g330(.A (n_7), .B (in1[4]), .CIN (in2[4]), .CO (n_24));
endmodule

