# FIFO-design-using-Verilog-HDL
In this project, First-In-First-Out (FIFO) memory unit is designed using Verilog HDL.

The program can be found at
https://www.edaplayground.com/x/YWTc
