// Seed: 2387604009
module module_0 (
    output uwire id_0,
    input  tri   id_1,
    input  tri   id_2
);
  wire id_4;
  wire id_5;
  ;
  wire id_6;
  ;
  wire id_7;
endmodule
module module_1 (
    input wor id_0,
    output wire id_1,
    output supply0 id_2
);
  logic id_4;
  ;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_0
  );
endmodule
module module_2 (
    input  wire id_0,
    output tri1 id_1,
    output tri  id_2,
    output tri1 id_3
);
  module_0 modCall_1 (
      id_2,
      id_0,
      id_0
  );
  assign modCall_1.id_1 = 0;
  assign id_1 = 1'b0 ? 1 : -1;
  wire id_5;
endmodule
