 ****** HSPICE -- J-2014.09-2 64-BIT (Oct 22 2014) win64 ******                 
  Copyright (C) 2014 Synopsys, Inc. All Rights Reserved.                        
  Unpublished-rights reserved under US copyright laws.
  This program is protected by law and is subject to the
  terms and conditions of the license agreement from Synopsys.
  Use of this program is your acceptance to be bound by the
  license agreement. HSPICE is the trademark of Synopsys, Inc.
  Input File: pseudo 3-input xor.sp                                             
  Command line options: -i pseudo 3-input xor.sp -o pseudo 3-input xor.lis
  lic:  
  lic: FLEXlm: v10.9.8 
  lic: USER:   user                 HOSTNAME: LAPTOP-V0SVEGVF 
  lic: HOSTID: "e8f408ef740e 00ff95ffeb7e 005056c00001 005056c00008 e8f408ef740a
  e8f408ef740b eaf408e
  lic: Using FLEXlm license file: 
  lic: 27000@LAPTOP-V0SVEGVF 
  lic: Checkout 1 hspice 
  lic: License/Maintenance for hspice will expire on 30-dec-2030/2029.2029 
  lic: 1(in_use)/99(total) FLOATING license(s) on SERVER 27000@LAPTOP-V0SVEGVF 
  lic:   
 Init: read install configuration file: C:\synopsys\Hspice_J-2014.09-2\meta.cfg
  **warning** (pseudo 3-input xor.sp:16) Global net name, "vdd", in subckt pin list. The pin will be connected to the local net. Recommend to not use global net names in subckt pin lists.
1****** HSPICE -- J-2014.09-2 64-BIT (Oct 22 2014) win64 ******                 
 ******  
 pseudo 3-input xor

 ****** circuit name directory
 circuit number to circuit name directory
   number circuitname                     definition         multiplier
        0 main circuit
        1 xa1.                            xor1               1.00 
        2 xa1.xa1.                        inv1               1.00 
        3 xa1.xb1.                        inv1               1.00 
        4 xa1.xc1.                        inv1               1.00 
        5 xa1.xd1.                        inv1               1.00 
        6 xa1.xe1.                        inv1               1.00 
  **info** (pseudo 3-input xor.sp:50) DC voltage reset to initial transient source value              in source        0:va                  new dc=  0.1800D+01
  **warning** (pseudo 3-input xor.sp:9) Both nodes of element vgnd are connected together; Line ignored.
 

  
      
 **info** set option symb=1 internally to help for convergence.
 *****************************************************************
 ******  option summary
 ******
 runlvl  = 3         bypass  = 2         
  Opening plot unit= 79
 file=pseudo 3-input xor.pa0

 **info** dc convergence successful at Newton-Raphson method 
1****** HSPICE -- J-2014.09-2 64-BIT (Oct 22 2014) win64 ******                 
 ******  
 pseudo 3-input xor

 ****** operating point information tnom=  25.000 temp=  25.000 ******
 ****** operating point status is voltage   simulation time is     0.     
    node    =voltage      node    =voltage      node    =voltage

 +0:a       =   1.8000  0:b       =   1.8000  0:c       =   1.8000 
 +0:ck      =   0.      0:out2    =   1.8000  0:vdd     =   1.8000 
 +1:aout    =   8.1114n 1:bout    =   8.1114n 1:cout    =   8.1114n
 +1:net10   = 141.2912m 1:net11   =   1.5950  1:net12   = 141.2912m
 +1:net13   =   1.5817  1:net14   =   1.5653  1:net15   = 485.5781m
 +1:net16   = 158.3333m 1:net17   = 141.2912m 1:net9    = 141.2912m
 +1:out     =   1.8000  1:out1    =   8.1115n

 ******  
 pseudo 3-input xor

 ****** transient analysis tnom=  25.000 temp=  25.000 ******
 delayn1= 333.2208p  targ=  14.4832n   trig=  14.1500n
 pw=  70.3071u  from=   0.          to=  40.0000n
 pdp=  23.4278f

          ***** job concluded
1****** HSPICE -- J-2014.09-2 64-BIT (Oct 22 2014) win64 ******                 
 ******  
 pseudo 3-input xor

 ****** job statistics summary tnom=  25.000 temp=  25.000 ******

  ******  HSPICE Threads Information  ******

  Command Line Threads Count :     1
  Available CPU Count        :     8
  Actual Threads Count       :     1


  ****** Statistics of Ignored Elements ******
  Voltage Sources :       1

  ******  Circuit Statistics  ******
  # nodes       =      69 # elements   =      30
  # resistors   =       0 # capacitors =       1 # inductors   =       0
  # mutual_inds =       0 # vccs       =       0 # vcvs        =       0
  # cccs        =       0 # ccvs       =       0 # volt_srcs   =       5
  # curr_srcs   =       0 # diodes     =       0 # bjts        =       0
  # jfets       =       0 # mosfets    =      24 # U elements  =       0
  # T elements  =       0 # W elements =       0 # B elements  =       0
  # S elements  =       0 # P elements =       0 # va device   =       0
  # vector_srcs =       0 # N elements =       0


  ******  Runtime Statistics (seconds)  ******

  analysis           time    # points   tot. iter  conv.iter
  op point           0.00           1          36
  transient          0.05         401        1227         430 rev=        19
  readin             0.02
  errchk             0.00
  setup              0.00
  output             0.00


           peak memory used         44.12 megabytes
           total cpu time            0.06 seconds
           total elapsed time        0.10 seconds
           job started at     11:25:35 07/07/2023
           job ended   at     11:25:35 07/07/2023


  lic: Release hspice token(s) 
 lic: total license checkout elapse time:        0.03(s)
