<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.16"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>SmartSnippets DA1459x SDK: sdk/bsp/peripherals/include/hw_clk_da1459x.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">SmartSnippets DA1459x SDK
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.16 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_243a4ba6b4f893d71afbb5a3e90552fa.html">sdk</a></li><li class="navelem"><a class="el" href="dir_1b831ef1cecb49d6eddab2beb5a76e48.html">bsp</a></li><li class="navelem"><a class="el" href="dir_937144c9b7a1e4674ae40c2b5f1a4e9d.html">peripherals</a></li><li class="navelem"><a class="el" href="dir_4127c30225f0c1d044a3c954a898f814.html">include</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">hw_clk_da1459x.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="hw__clk__da1459x_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160; </div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">#ifndef HW_CLK_DA1459x_H_</span></div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="preprocessor">#define HW_CLK_DA1459x_H_</span></div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160; </div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160; </div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="preprocessor">#if dg_configUSE_HW_CLK</span></div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160; </div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="sdk__defs_8h.html">sdk_defs.h</a>&quot;</span></div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="hw__sys_8h.html">hw_sys.h</a>&quot;</span></div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="preprocessor">#if (dg_configHW_FCU_WAIT_CYCLES_MODE)</span></div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="preprocessor">#include &quot;../src/hw_sys_internal.h&quot;</span></div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160; </div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor">#define HW_CLK_DELAY_OVERHEAD_CYCLES   (72)</span></div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor">#define HW_CLK_CYCLES_PER_DELAY_REP    (4)</span></div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160; </div>
<div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="group___h_w___c_l_k.html#ga71efdbe654b99e26f0f7eca983fbdec5">   67</a></span>&#160;<span class="preprocessor">#define XTAL32M_USEC_TO_250K_CYCLES(x)  ((uint16_t)((x * (dg_configRC32M_FREQ/1000000) + 127) / 128))</span></div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160; </div>
<div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="group___h_w___c_l_k.html#ga4bf879172b0a40b4a7ec8b78cd37d060">   79</a></span>&#160;<span class="preprocessor">#define XTALRDY_CYCLES_TO_LP_CLK_CYCLES(x, lp_freq) ((((uint32_t)(x)) * lp_freq + dg_configRC32M_FREQ_MIN/(128) - 1) / (dg_configRC32M_FREQ_MIN/128))</span></div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160; </div>
<div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="group___c_l_o_c_k___t_y_p_e_s.html#gae5d1ec2909f7ec5f81a42045fed3294d">   89</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="group___c_l_o_c_k___t_y_p_e_s.html#gae5d1ec2909f7ec5f81a42045fed3294d">sys_clk_is_type</a> {</div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;        SYS_CLK_IS_XTAL32M = 0,</div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;        SYS_CLK_IS_RC32,</div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;        SYS_CLK_IS_LP,</div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;        SYS_CLK_IS_DBLR,</div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;        SYS_CLK_IS_INVALID</div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;} <a class="code" href="group___c_l_o_c_k___t_y_p_e_s.html#ga7d189ebdc922142673a4b04acc125c44">sys_clk_is_t</a>;</div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160; </div>
<div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="group___h_w___c_l_k.html#ga2ce56ab79fe9240c66afff18c4aa6081">  104</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="group___h_w___c_l_k.html#ga2ce56ab79fe9240c66afff18c4aa6081">cal_clk_sel_type</a> {</div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;        CALIBRATE_RCLP = 0,</div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;        CALIBRATE_RC32M,</div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;        CALIBRATE_XTAL32K,</div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;        CALIBRATE_RCX,</div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;        CALIBRATE_RCOSC,</div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;} <a class="code" href="group___h_w___c_l_k.html#gad81e5d0e0639e9dc7516f3756b3b1eff">cal_clk_t</a>;</div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160; </div>
<div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="group___h_w___c_l_k.html#gabdd658ef16d0717a38e5e7c6f48e7168">  115</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="group___h_w___c_l_k.html#gabdd658ef16d0717a38e5e7c6f48e7168">cal_ref_clk_sel_type</a> {</div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;        CALIBRATE_REF_DIVN = 0,</div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;        CALIBRATE_REF_RCLP,</div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;        CALIBRATE_REF_RC32M,</div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;        CALIBRATE_REF_XTAL32K,</div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;        CALIBRATE_REF_RCOSC,</div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;        CALIBRATE_REF_EXT,</div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;} <a class="code" href="group___h_w___c_l_k.html#gaac24090ba11856689a30b79aec799519">cal_ref_clk_t</a>;</div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160; </div>
<div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="group___h_w___c_l_k.html#ga80b42bde28ce2d446fe9e1895a11c5b2">  129</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="group___h_w___c_l_k.html#ga80b42bde28ce2d446fe9e1895a11c5b2">sysclk_type</a> {</div>
<div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="group___h_w___c_l_k.html#gga80b42bde28ce2d446fe9e1895a11c5b2a3e463bd9c840bf272459a1f8c3fee810">  130</a></span>&#160;        <a class="code" href="group___h_w___c_l_k.html#gga80b42bde28ce2d446fe9e1895a11c5b2a3e463bd9c840bf272459a1f8c3fee810">sysclk_RC32</a>    = 0,     </div>
<div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="group___h_w___c_l_k.html#gga80b42bde28ce2d446fe9e1895a11c5b2a2abcc1da6529daeef88f73362f097e96">  131</a></span>&#160;        <a class="code" href="group___h_w___c_l_k.html#gga80b42bde28ce2d446fe9e1895a11c5b2a2abcc1da6529daeef88f73362f097e96">sysclk_XTAL32M</a> = 2,     </div>
<div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="group___h_w___c_l_k.html#gga80b42bde28ce2d446fe9e1895a11c5b2aebab417cd5b504331b20664494f6b4e7">  132</a></span>&#160;        <a class="code" href="group___h_w___c_l_k.html#gga80b42bde28ce2d446fe9e1895a11c5b2aebab417cd5b504331b20664494f6b4e7">sysclk_DBLR64</a>  = 4,     </div>
<div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="group___h_w___c_l_k.html#gga80b42bde28ce2d446fe9e1895a11c5b2ad48c323a4d65e4f2ea55aca0526da4ed">  133</a></span>&#160;        <a class="code" href="group___h_w___c_l_k.html#gga80b42bde28ce2d446fe9e1895a11c5b2ad48c323a4d65e4f2ea55aca0526da4ed">sysclk_LP</a>      = 255,   </div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;} <a class="code" href="group___h_w___c_l_k.html#ga42297fa8f8149da6ac66c67b57a3704e">sys_clk_t</a>;</div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160; </div>
<div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="group___h_w___c_l_k.html#gafecbf1fa760d70f532573ed29e8410b0">  141</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="group___h_w___c_l_k.html#gafecbf1fa760d70f532573ed29e8410b0">rclp_mode_type</a> {</div>
<div class="line"><a name="l00142"></a><span class="lineno"><a class="line" href="group___h_w___c_l_k.html#ggafecbf1fa760d70f532573ed29e8410b0a02bc8a6c38a762fbc5efc054257dfacc">  142</a></span>&#160;        <a class="code" href="group___h_w___c_l_k.html#ggafecbf1fa760d70f532573ed29e8410b0a02bc8a6c38a762fbc5efc054257dfacc">RCLP_DEFAULT</a>    = 0,                                                            </div>
<div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="group___h_w___c_l_k.html#ggafecbf1fa760d70f532573ed29e8410b0aacd061eefb1313177507e28f0e973a0e">  143</a></span>&#160;        <a class="code" href="group___h_w___c_l_k.html#ggafecbf1fa760d70f532573ed29e8410b0aacd061eefb1313177507e28f0e973a0e">RCLP_FORCE_SLOW</a> = <a class="code" href="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s.html#gad64513d546ff37ecf97e5c3ef2df9adc">REG_MSK</a>(CRG_TOP, CLK_RCLP_REG, RCLP_LOW_SPEED_FORCE),         </div>
<div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="group___h_w___c_l_k.html#ggafecbf1fa760d70f532573ed29e8410b0a900d0041f7e3f1a4cfc489be6093864d">  144</a></span>&#160;        <a class="code" href="group___h_w___c_l_k.html#ggafecbf1fa760d70f532573ed29e8410b0a900d0041f7e3f1a4cfc489be6093864d">RCLP_FORCE_FAST</a> = <a class="code" href="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s.html#gad64513d546ff37ecf97e5c3ef2df9adc">REG_MSK</a>(CRG_TOP, CLK_RCLP_REG, RCLP_HIGH_SPEED_FORCE),        </div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;} <a class="code" href="group___h_w___c_l_k.html#gaf2c73246791cd6ddfc757eb881f298a5">rclp_mode_t</a>;</div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160; </div>
<div class="line"><a name="l00151"></a><span class="lineno"><a class="line" href="group___h_w___c_l_k.html#ga22acb4b29e5a6c305be1c1b70d3b373d">  151</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="group___h_w___c_l_k.html#ga22acb4b29e5a6c305be1c1b70d3b373d">cpu_clk_type</a> {</div>
<div class="line"><a name="l00152"></a><span class="lineno"><a class="line" href="group___h_w___c_l_k.html#gga22acb4b29e5a6c305be1c1b70d3b373daa646563ce69f32be0fe32ba626ee4a99">  152</a></span>&#160;        <a class="code" href="group___h_w___c_l_k.html#gga22acb4b29e5a6c305be1c1b70d3b373daa646563ce69f32be0fe32ba626ee4a99">cpuclk_2M</a> = 2,          </div>
<div class="line"><a name="l00153"></a><span class="lineno"><a class="line" href="group___h_w___c_l_k.html#gga22acb4b29e5a6c305be1c1b70d3b373da94d773148671eee7ab903b93e0c38412">  153</a></span>&#160;        <a class="code" href="group___h_w___c_l_k.html#gga22acb4b29e5a6c305be1c1b70d3b373da94d773148671eee7ab903b93e0c38412">cpuclk_4M</a> = 4,          </div>
<div class="line"><a name="l00154"></a><span class="lineno"><a class="line" href="group___h_w___c_l_k.html#gga22acb4b29e5a6c305be1c1b70d3b373da6c6fbe593f964f3b43d2cd6cbd9ba617">  154</a></span>&#160;        <a class="code" href="group___h_w___c_l_k.html#gga22acb4b29e5a6c305be1c1b70d3b373da6c6fbe593f964f3b43d2cd6cbd9ba617">cpuclk_8M</a> = 8,          </div>
<div class="line"><a name="l00155"></a><span class="lineno"><a class="line" href="group___h_w___c_l_k.html#gga22acb4b29e5a6c305be1c1b70d3b373da700b28937ae4790ada8fd4a87b29724b">  155</a></span>&#160;        <a class="code" href="group___h_w___c_l_k.html#gga22acb4b29e5a6c305be1c1b70d3b373da700b28937ae4790ada8fd4a87b29724b">cpuclk_16M</a> = 16,        </div>
<div class="line"><a name="l00156"></a><span class="lineno"><a class="line" href="group___h_w___c_l_k.html#gga22acb4b29e5a6c305be1c1b70d3b373da0967bcbcf535ccf90fea60cf815f7d80">  156</a></span>&#160;        <a class="code" href="group___h_w___c_l_k.html#gga22acb4b29e5a6c305be1c1b70d3b373da0967bcbcf535ccf90fea60cf815f7d80">cpuclk_32M</a> = 32,        </div>
<div class="line"><a name="l00157"></a><span class="lineno"><a class="line" href="group___h_w___c_l_k.html#gga22acb4b29e5a6c305be1c1b70d3b373dadb8bb4f3ea46ca02bffbc3a16e3b554a">  157</a></span>&#160;        <a class="code" href="group___h_w___c_l_k.html#gga22acb4b29e5a6c305be1c1b70d3b373dadb8bb4f3ea46ca02bffbc3a16e3b554a">cpuclk_64M</a> = 64         </div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;} <a class="code" href="group___h_w___c_l_k.html#gaae49d94cffe9c77837af61544d1c53f7">cpu_clk_t</a>;</div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160; </div>
<div class="line"><a name="l00165"></a><span class="lineno"><a class="line" href="group___h_w___c_l_k.html#ga4d857a97d9a76388c4dc96d0c907f314">  165</a></span>&#160;__STATIC_INLINE <span class="keywordtype">bool</span> <a class="code" href="group___h_w___c_l_k.html#ga4d857a97d9a76388c4dc96d0c907f314">hw_clk_check_rc32_status</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;{</div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s.html#ga9fb2882a2b00041e2c0b138aee1cb188">REG_GETF</a>(CRG_TOP, CLK_RC32M_REG, RC32M_ENABLE);</div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;}</div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160; </div>
<div class="line"><a name="l00173"></a><span class="lineno"><a class="line" href="group___h_w___c_l_k.html#ga3916922f20bb13b5bad7a4385fcd3f64">  173</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___h_w___c_l_k.html#ga3916922f20bb13b5bad7a4385fcd3f64">hw_clk_enable_rc32</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;{</div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;        <a class="code" href="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s.html#gab56605baef38ed520d44270ee49753c7">REG_SET_BIT</a>(CRG_TOP, CLK_RC32M_REG, RC32M_ENABLE);</div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;}</div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160; </div>
<div class="line"><a name="l00181"></a><span class="lineno"><a class="line" href="group___h_w___c_l_k.html#gae8faef0d9a329603fe4359a13366a492">  181</a></span>&#160;__STATIC_FORCEINLINE <span class="keywordtype">void</span> <a class="code" href="group___h_w___c_l_k.html#gae8faef0d9a329603fe4359a13366a492">hw_clk_disable_rc32</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;{</div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;        <a class="code" href="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s.html#ga6a64ebac64a517c780504a987654a6c5">REG_CLR_BIT</a>(CRG_TOP, CLK_RC32M_REG, RC32M_ENABLE);</div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;}</div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160; </div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___h_w___c_l_k.html#gaf27f46fb3c3cc869c4b6334109f6a021">hw_clk_set_xtalm_settling_time</a>(uint8_t cycles, <span class="keywordtype">bool</span> high_clock);</div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160; </div>
<div class="line"><a name="l00208"></a><span class="lineno"><a class="line" href="group___h_w___c_l_k.html#ga66ab08a2bd7c75b2d9739b89fb702d67">  208</a></span>&#160;__STATIC_FORCEINLINE uint16_t <a class="code" href="group___h_w___c_l_k.html#ga66ab08a2bd7c75b2d9739b89fb702d67">hw_clk_get_xtalm_settling_time</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;{</div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;        uint32_t val = CRG_XTAL-&gt;XTAL32M_IRQ_CTRL_REG;</div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;        uint16_t cycles = <a class="code" href="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s.html#ga5d220e32cfaaa73483dde00f280176b8">REG_GET_FIELD</a>(CRG_XTAL, XTAL32M_IRQ_CTRL_REG, XTAL32M_IRQ_CNT, val);</div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160; </div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s.html#ga5d220e32cfaaa73483dde00f280176b8">REG_GET_FIELD</a>(CRG_XTAL, XTAL32M_IRQ_CTRL_REG, XTAL32M_IRQ_CLK, val) == 1) {</div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;                <span class="comment">// 31.25kHz clock cycles. Convert them to 250kHz clock cycles.</span></div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;                cycles *= 8;</div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;        }</div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;        <span class="keywordflow">return</span> cycles;</div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;}</div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160; </div>
<div class="line"><a name="l00225"></a><span class="lineno"><a class="line" href="group___h_w___c_l_k.html#ga6f49e3f306f3d28123b007ae9c81ea40">  225</a></span>&#160;__STATIC_INLINE <span class="keywordtype">bool</span> <a class="code" href="group___h_w___c_l_k.html#ga6f49e3f306f3d28123b007ae9c81ea40">hw_clk_check_xtalm_status</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;{</div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s.html#ga9fb2882a2b00041e2c0b138aee1cb188">REG_GETF</a>(CRG_XTAL, XTAL32M_STAT0_REG, XTAL32M_READY) == 1;</div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;}</div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160; </div>
<div class="line"><a name="l00233"></a><span class="lineno"><a class="line" href="group___h_w___c_l_k.html#gaf85d86a2dad9c4fae7e08c45ecc3778b">  233</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___h_w___c_l_k.html#gaf85d86a2dad9c4fae7e08c45ecc3778b">hw_clk_enable_xtalm</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;{</div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;        <span class="comment">/* Do nothing if XTAL32M is already up and running. */</span></div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s.html#ga9fb2882a2b00041e2c0b138aee1cb188">REG_GETF</a>(CRG_TOP, CLK_CTRL_REG, RUNNING_AT_XTAL32M)) {</div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;                <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;        }</div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160; </div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;        <span class="comment">// Check if TIM power domain is enabled</span></div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;        ASSERT_WARNING(<a class="code" href="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s.html#ga9fb2882a2b00041e2c0b138aee1cb188">REG_GETF</a>(CRG_TOP, SYS_STAT_REG, TIM_IS_UP));</div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160; </div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;        <span class="comment">// Check the power supply</span></div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160; </div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;        <span class="comment">/* Enable the XTAL oscillator. */</span></div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;        <a class="code" href="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s.html#gab56605baef38ed520d44270ee49753c7">REG_SET_BIT</a>(CRG_XTAL, XTAL32M_CTRL_REG, XTAL32M_ENABLE);</div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;}</div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160; </div>
<div class="line"><a name="l00252"></a><span class="lineno"><a class="line" href="group___h_w___c_l_k.html#ga070de6e8995763245b69500ea50cf95f">  252</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___h_w___c_l_k.html#ga070de6e8995763245b69500ea50cf95f">hw_clk_disable_xtalm</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;{</div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;        <a class="code" href="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s.html#ga6a64ebac64a517c780504a987654a6c5">REG_CLR_BIT</a>(CRG_XTAL, XTAL32M_CTRL_REG, XTAL32M_ENABLE);</div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;}</div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160; </div>
<div class="line"><a name="l00262"></a><span class="lineno"><a class="line" href="group___h_w___c_l_k.html#ga2cdab4930fcd0551ca90d7b8c83dec9d">  262</a></span>&#160;__STATIC_INLINE <span class="keywordtype">bool</span> <a class="code" href="group___h_w___c_l_k.html#ga2cdab4930fcd0551ca90d7b8c83dec9d">hw_clk_is_xtalm_started</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;{</div>
<div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;        <span class="keywordflow">return</span> (<a class="code" href="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s.html#ga9fb2882a2b00041e2c0b138aee1cb188">REG_GETF</a>(CRG_XTAL, XTAL32M_STAT0_REG, XTAL32M_READY) &amp;&amp;</div>
<div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;                <a class="code" href="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s.html#ga9fb2882a2b00041e2c0b138aee1cb188">REG_GETF</a>(CRG_XTAL, XTAL32M_IRQ_STAT_REG, XTAL32M_IRQ_COUNT_STAT) == 0);</div>
<div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;}</div>
<div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160; </div>
<div class="line"><a name="l00273"></a><span class="lineno"><a class="line" href="group___h_w___c_l_k.html#gaaae548ec47e58610f2f6ba984abffdb6">  273</a></span>&#160;__STATIC_FORCEINLINE <a class="code" href="group___c_l_o_c_k___t_y_p_e_s.html#ga7d189ebdc922142673a4b04acc125c44">sys_clk_is_t</a> <a class="code" href="group___h_w___c_l_k.html#gaaae548ec47e58610f2f6ba984abffdb6">hw_clk_get_sysclk</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;{</div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;        <span class="keyword">static</span> <span class="keyword">const</span> uint32_t freq_msk = <a class="code" href="group___pos_mask__peripherals.html#ga39669dc6712e6025cb3e695e628a6074">CRG_TOP_CLK_CTRL_REG_RUNNING_AT_LP_CLK_Msk</a> |</div>
<div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;                                   <a class="code" href="group___pos_mask__peripherals.html#ga4bf6e96a85920df70f6824a3eacdef4d">CRG_TOP_CLK_CTRL_REG_RUNNING_AT_RC32M_Msk</a> |</div>
<div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;                                   <a class="code" href="group___pos_mask__peripherals.html#ga9af8f591f7e6821ca4c6e114f736c907">CRG_TOP_CLK_CTRL_REG_RUNNING_AT_XTAL32M_Msk</a> |</div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;                                   <a class="code" href="group___pos_mask__peripherals.html#gaab78a0caee58f912ca325e0d0175fb28">CRG_TOP_CLK_CTRL_REG_RUNNING_AT_DBLR64M_Msk</a>;</div>
<div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160; </div>
<div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;        <span class="keyword">static</span> <a class="code" href="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s.html#ga38ee533ae9188f1a75a8fe77dd9da354">__RETAINED_CONST_INIT</a> <span class="keyword">const</span> <a class="code" href="group___c_l_o_c_k___t_y_p_e_s.html#ga7d189ebdc922142673a4b04acc125c44">sys_clk_is_t</a> clocks[] = {</div>
<div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;                SYS_CLK_IS_LP,          <span class="comment">// 0b000</span></div>
<div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;                SYS_CLK_IS_RC32,        <span class="comment">// 0b001</span></div>
<div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;                SYS_CLK_IS_XTAL32M,     <span class="comment">// 0b010</span></div>
<div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;                SYS_CLK_IS_INVALID,</div>
<div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;                SYS_CLK_IS_DBLR         <span class="comment">// 0b100</span></div>
<div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;        };</div>
<div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160; </div>
<div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;        <span class="comment">// drop bit0 to reduce the size of clocks[]</span></div>
<div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;        uint32_t index = (CRG_TOP-&gt;CLK_CTRL_REG &amp; freq_msk) &gt;&gt; (<a class="code" href="group___pos_mask__peripherals.html#gaa85bb14c3b3897ac3f97a36e55b8aeca">CRG_TOP_CLK_CTRL_REG_RUNNING_AT_LP_CLK_Pos</a> + 1);</div>
<div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;        ASSERT_WARNING(index &lt;= 4);</div>
<div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160; </div>
<div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;        <a class="code" href="group___c_l_o_c_k___t_y_p_e_s.html#ga7d189ebdc922142673a4b04acc125c44">sys_clk_is_t</a> clk = clocks[index];</div>
<div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;        ASSERT_WARNING(clk != SYS_CLK_IS_INVALID);</div>
<div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;        <span class="keywordflow">return</span> clk;</div>
<div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;}</div>
<div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160; </div>
<div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;__RETAINED_CODE <a class="code" href="group___h_w___c_l_k.html#ga42297fa8f8149da6ac66c67b57a3704e">sys_clk_t</a> <a class="code" href="group___h_w___c_l_k.html#gad3069a70e7a5bf04a01d2568e4ea83fa">hw_clk_get_system_clock</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160; </div>
<div class="line"><a name="l00312"></a><span class="lineno"><a class="line" href="group___h_w___c_l_k.html#ga34184cf41f237bed6b59549990d67788">  312</a></span>&#160;__STATIC_INLINE <span class="keywordtype">bool</span> <a class="code" href="group___h_w___c_l_k.html#ga34184cf41f237bed6b59549990d67788">hw_clk_lp_is_xtal32k</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;{</div>
<div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s.html#ga9fb2882a2b00041e2c0b138aee1cb188">REG_GETF</a>(CRG_TOP, CLK_XTAL32K_REG, XTAL32K_ENABLE) &amp;&amp;</div>
<div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;              (<a class="code" href="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s.html#ga9fb2882a2b00041e2c0b138aee1cb188">REG_GETF</a>(CRG_TOP, CLK_CTRL_REG, LP_CLK_SEL) == LP_CLK_IS_XTAL32K);</div>
<div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;}</div>
<div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160; </div>
<div class="line"><a name="l00323"></a><span class="lineno"><a class="line" href="group___h_w___c_l_k.html#ga0375ae5113243d3b58f3d2e3f4e74557">  323</a></span>&#160;__STATIC_INLINE <span class="keywordtype">bool</span> <a class="code" href="group___h_w___c_l_k.html#ga0375ae5113243d3b58f3d2e3f4e74557">hw_clk_lp_is_rclp</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;{</div>
<div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;        <span class="keywordflow">return</span> (!<a class="code" href="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s.html#ga9fb2882a2b00041e2c0b138aee1cb188">REG_GETF</a>(CRG_TOP, CLK_RCLP_REG, RCLP_DISABLE)) &amp;&amp;</div>
<div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;              (<a class="code" href="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s.html#ga9fb2882a2b00041e2c0b138aee1cb188">REG_GETF</a>(CRG_TOP, CLK_CTRL_REG, LP_CLK_SEL) == LP_CLK_IS_RCLP);</div>
<div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;}</div>
<div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160; </div>
<div class="line"><a name="l00334"></a><span class="lineno"><a class="line" href="group___h_w___c_l_k.html#ga606c8e97c8c9a544f4b6fcefa1cf3812">  334</a></span>&#160;__STATIC_INLINE <span class="keywordtype">bool</span> <a class="code" href="group___h_w___c_l_k.html#ga606c8e97c8c9a544f4b6fcefa1cf3812">hw_clk_lp_is_rcx</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;{</div>
<div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s.html#ga9fb2882a2b00041e2c0b138aee1cb188">REG_GETF</a>(CRG_TOP, CLK_RCX_REG, RCX_ENABLE) &amp;&amp;</div>
<div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;              (<a class="code" href="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s.html#ga9fb2882a2b00041e2c0b138aee1cb188">REG_GETF</a>(CRG_TOP, CLK_CTRL_REG, LP_CLK_SEL) == LP_CLK_IS_RCX);</div>
<div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;}</div>
<div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160; </div>
<div class="line"><a name="l00345"></a><span class="lineno"><a class="line" href="group___h_w___c_l_k.html#gafa32e71a4ff30c46bf30a797085e0001">  345</a></span>&#160;__STATIC_INLINE <span class="keywordtype">bool</span> <a class="code" href="group___h_w___c_l_k.html#gafa32e71a4ff30c46bf30a797085e0001">hw_clk_lp_is_external</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;{</div>
<div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s.html#ga9fb2882a2b00041e2c0b138aee1cb188">REG_GETF</a>(CRG_TOP, CLK_CTRL_REG, LP_CLK_SEL) == LP_CLK_IS_EXTERNAL;</div>
<div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;}</div>
<div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160; </div>
<div class="line"><a name="l00358"></a><span class="lineno"><a class="line" href="group___h_w___c_l_k.html#gaa8e35b2c0a4fc51255a82824adc508f3">  358</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___h_w___c_l_k.html#gaa8e35b2c0a4fc51255a82824adc508f3">hw_clk_lp_set_rcx</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;{</div>
<div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;        ASSERT_WARNING(<a class="code" href="group___c_m_s_i_s___core___reg_acc_functions.html#ga4ff59fb9e280d19e79e6875863a65f0a">__get_PRIMASK</a>() == 1 || __get_BASEPRI());</div>
<div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;        ASSERT_WARNING(<a class="code" href="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s.html#ga9fb2882a2b00041e2c0b138aee1cb188">REG_GETF</a>(CRG_TOP, CLK_RCX_REG, RCX_ENABLE));</div>
<div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160; </div>
<div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;        <a class="code" href="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s.html#ga2c24255a359fa8ba8baaa2f689b9caa8">REG_SETF</a>(CRG_TOP, CLK_CTRL_REG, LP_CLK_SEL, LP_CLK_IS_RCX);</div>
<div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;}</div>
<div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160; </div>
<div class="line"><a name="l00374"></a><span class="lineno"><a class="line" href="group___h_w___c_l_k.html#gacce796cd0a9f5269e70952575f4d9da2">  374</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___h_w___c_l_k.html#gacce796cd0a9f5269e70952575f4d9da2">hw_clk_lp_set_xtal32k</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;{</div>
<div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;        ASSERT_WARNING(<a class="code" href="group___c_m_s_i_s___core___reg_acc_functions.html#ga4ff59fb9e280d19e79e6875863a65f0a">__get_PRIMASK</a>() == 1 || __get_BASEPRI());</div>
<div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;        ASSERT_WARNING(<a class="code" href="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s.html#ga9fb2882a2b00041e2c0b138aee1cb188">REG_GETF</a>(CRG_TOP, CLK_XTAL32K_REG, XTAL32K_ENABLE));</div>
<div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160; </div>
<div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;        <a class="code" href="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s.html#ga2c24255a359fa8ba8baaa2f689b9caa8">REG_SETF</a>(CRG_TOP, CLK_CTRL_REG, LP_CLK_SEL, LP_CLK_IS_XTAL32K);</div>
<div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;}</div>
<div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160; </div>
<div class="line"><a name="l00388"></a><span class="lineno"><a class="line" href="group___h_w___c_l_k.html#ga983b553163b27c84362315f5784f0d01">  388</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___h_w___c_l_k.html#ga983b553163b27c84362315f5784f0d01">hw_clk_lp_set_ext32k</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;{</div>
<div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;        ASSERT_WARNING(<a class="code" href="group___c_m_s_i_s___core___reg_acc_functions.html#ga4ff59fb9e280d19e79e6875863a65f0a">__get_PRIMASK</a>() == 1 || __get_BASEPRI());</div>
<div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160; </div>
<div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;        <a class="code" href="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s.html#ga2c24255a359fa8ba8baaa2f689b9caa8">REG_SETF</a>(CRG_TOP, CLK_CTRL_REG, LP_CLK_SEL, LP_CLK_IS_EXTERNAL);</div>
<div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;}</div>
<div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160; </div>
<div class="line"><a name="l00400"></a><span class="lineno"><a class="line" href="group___h_w___c_l_k.html#gae95ba3f8cdbaec00760cd91eb245021b">  400</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___h_w___c_l_k.html#gae95ba3f8cdbaec00760cd91eb245021b">hw_clk_set_rclp_mode</a>(<a class="code" href="group___h_w___c_l_k.html#gaf2c73246791cd6ddfc757eb881f298a5">rclp_mode_t</a> <a class="code" href="group___h_w___g_p_i_o.html#gaa199c74823032086e5cbf0bcc10be215">mode</a>)</div>
<div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;{</div>
<div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;        <a class="code" href="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s.html#gaf2dc82b4be76ae6c4c54d167412d643a">GLOBAL_INT_DISABLE</a>();</div>
<div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;        <span class="keywordflow">switch</span> (<a class="code" href="group___h_w___g_p_i_o.html#gaa199c74823032086e5cbf0bcc10be215">mode</a>) {</div>
<div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;        <span class="keywordflow">case</span> <a class="code" href="group___h_w___c_l_k.html#ggafecbf1fa760d70f532573ed29e8410b0a02bc8a6c38a762fbc5efc054257dfacc">RCLP_DEFAULT</a>:</div>
<div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;                <a class="code" href="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s.html#gab0bc5ce38f71bdff6368a89318522c7e">REG_SET_MASKED</a>(CRG_TOP, CLK_RCLP_REG, (<a class="code" href="group___h_w___c_l_k.html#ggafecbf1fa760d70f532573ed29e8410b0aacd061eefb1313177507e28f0e973a0e">RCLP_FORCE_SLOW</a> | <a class="code" href="group___h_w___c_l_k.html#ggafecbf1fa760d70f532573ed29e8410b0a900d0041f7e3f1a4cfc489be6093864d">RCLP_FORCE_FAST</a>), <a class="code" href="group___h_w___c_l_k.html#ggafecbf1fa760d70f532573ed29e8410b0a02bc8a6c38a762fbc5efc054257dfacc">RCLP_DEFAULT</a>);</div>
<div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;                <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;        <span class="keywordflow">case</span> <a class="code" href="group___h_w___c_l_k.html#ggafecbf1fa760d70f532573ed29e8410b0aacd061eefb1313177507e28f0e973a0e">RCLP_FORCE_SLOW</a>:</div>
<div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;                <a class="code" href="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s.html#gab0bc5ce38f71bdff6368a89318522c7e">REG_SET_MASKED</a>(CRG_TOP, CLK_RCLP_REG, (<a class="code" href="group___h_w___c_l_k.html#ggafecbf1fa760d70f532573ed29e8410b0aacd061eefb1313177507e28f0e973a0e">RCLP_FORCE_SLOW</a> | <a class="code" href="group___h_w___c_l_k.html#ggafecbf1fa760d70f532573ed29e8410b0a900d0041f7e3f1a4cfc489be6093864d">RCLP_FORCE_FAST</a>), <a class="code" href="group___h_w___c_l_k.html#ggafecbf1fa760d70f532573ed29e8410b0aacd061eefb1313177507e28f0e973a0e">RCLP_FORCE_SLOW</a>);</div>
<div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;                <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;        <span class="keywordflow">case</span> <a class="code" href="group___h_w___c_l_k.html#ggafecbf1fa760d70f532573ed29e8410b0a900d0041f7e3f1a4cfc489be6093864d">RCLP_FORCE_FAST</a>:</div>
<div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;                <a class="code" href="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s.html#gab0bc5ce38f71bdff6368a89318522c7e">REG_SET_MASKED</a>(CRG_TOP, CLK_RCLP_REG, (<a class="code" href="group___h_w___c_l_k.html#ggafecbf1fa760d70f532573ed29e8410b0aacd061eefb1313177507e28f0e973a0e">RCLP_FORCE_SLOW</a> | <a class="code" href="group___h_w___c_l_k.html#ggafecbf1fa760d70f532573ed29e8410b0a900d0041f7e3f1a4cfc489be6093864d">RCLP_FORCE_FAST</a>), <a class="code" href="group___h_w___c_l_k.html#ggafecbf1fa760d70f532573ed29e8410b0a900d0041f7e3f1a4cfc489be6093864d">RCLP_FORCE_FAST</a>);</div>
<div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;                <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;        <span class="keywordflow">default</span>:</div>
<div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;                ASSERT_WARNING(0);</div>
<div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;                <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;        }</div>
<div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;        <a class="code" href="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s.html#gaafb58c366b3a81872748702d26f51c06">GLOBAL_INT_RESTORE</a>();</div>
<div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;}</div>
<div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160; </div>
<div class="line"><a name="l00425"></a><span class="lineno"><a class="line" href="group___h_w___c_l_k.html#ga07a7f5b4ec4a902db0812ec8938cdc08">  425</a></span>&#160;__STATIC_INLINE <a class="code" href="group___h_w___c_l_k.html#gaf2c73246791cd6ddfc757eb881f298a5">rclp_mode_t</a> <a class="code" href="group___h_w___c_l_k.html#ga07a7f5b4ec4a902db0812ec8938cdc08">hw_clk_get_rclp_mode</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;{</div>
<div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;        <span class="keywordflow">return</span> (CRG_TOP-&gt;CLK_RCLP_REG &amp; (<a class="code" href="group___h_w___c_l_k.html#ggafecbf1fa760d70f532573ed29e8410b0aacd061eefb1313177507e28f0e973a0e">RCLP_FORCE_SLOW</a> | <a class="code" href="group___h_w___c_l_k.html#ggafecbf1fa760d70f532573ed29e8410b0a900d0041f7e3f1a4cfc489be6093864d">RCLP_FORCE_FAST</a>));</div>
<div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;}</div>
<div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160; </div>
<div class="line"><a name="l00433"></a><span class="lineno"><a class="line" href="group___h_w___c_l_k.html#ga76fea0ecd6e0025ebdfb1bc912a95c7d">  433</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___h_w___c_l_k.html#ga76fea0ecd6e0025ebdfb1bc912a95c7d">hw_clk_enable_rclp</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;{</div>
<div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;        <a class="code" href="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s.html#ga6a64ebac64a517c780504a987654a6c5">REG_CLR_BIT</a>(CRG_TOP, CLK_RCLP_REG, RCLP_DISABLE);</div>
<div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;}</div>
<div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160; </div>
<div class="line"><a name="l00443"></a><span class="lineno"><a class="line" href="group___h_w___c_l_k.html#ga88ac627af221d51a16b41623c86170d1">  443</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___h_w___c_l_k.html#ga88ac627af221d51a16b41623c86170d1">hw_clk_disable_rclp</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;{</div>
<div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;        ASSERT_WARNING(<a class="code" href="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s.html#ga9fb2882a2b00041e2c0b138aee1cb188">REG_GETF</a>(CRG_TOP, CLK_CTRL_REG, LP_CLK_SEL) != LP_CLK_IS_RCLP);</div>
<div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160; </div>
<div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;        <a class="code" href="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s.html#gab56605baef38ed520d44270ee49753c7">REG_SET_BIT</a>(CRG_TOP, CLK_RCLP_REG, RCLP_DISABLE);</div>
<div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;}</div>
<div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160; </div>
<div class="line"><a name="l00458"></a><span class="lineno"><a class="line" href="group___h_w___c_l_k.html#ga2d1a61f5cfd605b3f73a99129214eac5">  458</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___h_w___c_l_k.html#ga2d1a61f5cfd605b3f73a99129214eac5">hw_clk_lp_set_rclp</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;{</div>
<div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;        ASSERT_WARNING(<a class="code" href="group___c_m_s_i_s___core___reg_acc_functions.html#ga4ff59fb9e280d19e79e6875863a65f0a">__get_PRIMASK</a>() == 1 || __get_BASEPRI());</div>
<div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;        ASSERT_WARNING(!<a class="code" href="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s.html#ga9fb2882a2b00041e2c0b138aee1cb188">REG_GETF</a>(CRG_TOP, CLK_RCLP_REG, RCLP_DISABLE));</div>
<div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160; </div>
<div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;        <a class="code" href="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s.html#ga2c24255a359fa8ba8baaa2f689b9caa8">REG_SETF</a>(CRG_TOP, CLK_CTRL_REG, LP_CLK_SEL, LP_CLK_IS_RCLP);</div>
<div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;}</div>
<div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160; </div>
<div class="line"><a name="l00469"></a><span class="lineno"><a class="line" href="group___h_w___c_l_k.html#ga16d2d834d58b5c420d6c4d840f1494ff">  469</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___h_w___c_l_k.html#ga16d2d834d58b5c420d6c4d840f1494ff">hw_clk_configure_rcx</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;{</div>
<div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;        <span class="comment">// Reset values for CLK_RCX_REG register should be used</span></div>
<div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;}</div>
<div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160; </div>
<div class="line"><a name="l00477"></a><span class="lineno"><a class="line" href="group___h_w___c_l_k.html#ga55609489cc2e532cd7ebb9ed281697d1">  477</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___h_w___c_l_k.html#ga55609489cc2e532cd7ebb9ed281697d1">hw_clk_enable_rcx</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;{</div>
<div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;        <a class="code" href="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s.html#gab56605baef38ed520d44270ee49753c7">REG_SET_BIT</a>(CRG_TOP, CLK_RCX_REG, RCX_ENABLE);</div>
<div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;}</div>
<div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160; </div>
<div class="line"><a name="l00487"></a><span class="lineno"><a class="line" href="group___h_w___c_l_k.html#ga3b5ad430e1200905503eb286191dbdca">  487</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___h_w___c_l_k.html#ga3b5ad430e1200905503eb286191dbdca">hw_clk_disable_rcx</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;{</div>
<div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;        ASSERT_WARNING(<a class="code" href="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s.html#ga9fb2882a2b00041e2c0b138aee1cb188">REG_GETF</a>(CRG_TOP, CLK_CTRL_REG, LP_CLK_SEL) != LP_CLK_IS_RCX);</div>
<div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160; </div>
<div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;        <a class="code" href="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s.html#ga6a64ebac64a517c780504a987654a6c5">REG_CLR_BIT</a>(CRG_TOP, CLK_RCX_REG, RCX_ENABLE);</div>
<div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;}</div>
<div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160; </div>
<div class="line"><a name="l00497"></a><span class="lineno"><a class="line" href="group___h_w___c_l_k.html#ga79712c04080a9820166926f230540df1">  497</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___h_w___c_l_k.html#ga79712c04080a9820166926f230540df1">hw_clk_configure_xtal32k</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;{</div>
<div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;        <span class="comment">// Configure xtal.</span></div>
<div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;        uint32_t reg = CRG_TOP-&gt;CLK_XTAL32K_REG;</div>
<div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;        <a class="code" href="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s.html#ga329760b67dbf98c65bbf5bad97f87fbd">REG_SET_FIELD</a>(CRG_TOP, CLK_XTAL32K_REG, XTAL32K_CUR, reg, 5);</div>
<div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;        <a class="code" href="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s.html#ga329760b67dbf98c65bbf5bad97f87fbd">REG_SET_FIELD</a>(CRG_TOP, CLK_XTAL32K_REG, XTAL32K_RBIAS, reg, 3);</div>
<div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160; </div>
<div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;        <a class="code" href="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s.html#ga329760b67dbf98c65bbf5bad97f87fbd">REG_SET_FIELD</a>(CRG_TOP, CLK_XTAL32K_REG, XTAL32K_DISABLE_AMPREG, reg, <a class="code" href="group___c_l_o_c_k___s_e_t_t_i_n_g_s.html#ga8c3595dd30babeaa7ea6345c4037b151">dg_configEXT_LP_IS_DIGITAL</a>);</div>
<div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160; </div>
<div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;        CRG_TOP-&gt;CLK_XTAL32K_REG = reg;</div>
<div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;}</div>
<div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160; </div>
<div class="line"><a name="l00512"></a><span class="lineno"><a class="line" href="group___h_w___c_l_k.html#ga63d3e0340be4fc5a5540a3726dff0eb5">  512</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___h_w___c_l_k.html#ga63d3e0340be4fc5a5540a3726dff0eb5">hw_clk_enable_xtal32k</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;{</div>
<div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;        <a class="code" href="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s.html#gab56605baef38ed520d44270ee49753c7">REG_SET_BIT</a>(CRG_TOP, CLK_XTAL32K_REG, XTAL32K_ENABLE);</div>
<div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;}</div>
<div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160; </div>
<div class="line"><a name="l00522"></a><span class="lineno"><a class="line" href="group___h_w___c_l_k.html#ga8e1d520679f87d710e2141358a3e884f">  522</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___h_w___c_l_k.html#ga8e1d520679f87d710e2141358a3e884f">hw_clk_disable_xtal32k</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;{</div>
<div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;        ASSERT_WARNING(<a class="code" href="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s.html#ga9fb2882a2b00041e2c0b138aee1cb188">REG_GETF</a>(CRG_TOP, CLK_CTRL_REG, LP_CLK_SEL) != LP_CLK_IS_XTAL32K);</div>
<div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;        <a class="code" href="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s.html#ga6a64ebac64a517c780504a987654a6c5">REG_CLR_BIT</a>(CRG_TOP, CLK_XTAL32K_REG, XTAL32K_ENABLE);</div>
<div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;}</div>
<div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160; </div>
<div class="line"><a name="l00532"></a><span class="lineno"><a class="line" href="group___h_w___c_l_k.html#gaecc5b57fd4a63e7960e8b8b8367cd56d">  532</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___h_w___c_l_k.html#gaecc5b57fd4a63e7960e8b8b8367cd56d">hw_clk_calibration_enable_irq</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;{</div>
<div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;        <a class="code" href="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s.html#gab56605baef38ed520d44270ee49753c7">REG_SET_BIT</a>(ANAMISC_BIF, CLK_CAL_IRQ_REG, CLK_CAL_IRQ_EN);</div>
<div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;}</div>
<div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160; </div>
<div class="line"><a name="l00541"></a><span class="lineno"><a class="line" href="group___h_w___c_l_k.html#ga62c3c9a2041ba26d203b7e480e0dcb52">  541</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___h_w___c_l_k.html#ga62c3c9a2041ba26d203b7e480e0dcb52">hw_clk_calibration_clear_irq</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;{</div>
<div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;        <a class="code" href="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s.html#gab56605baef38ed520d44270ee49753c7">REG_SET_BIT</a>(ANAMISC_BIF, CLK_CAL_IRQ_REG, CLK_CAL_IRQ_CLR);</div>
<div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;}</div>
<div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160; </div>
<div class="line"><a name="l00551"></a><span class="lineno"><a class="line" href="group___h_w___c_l_k.html#gab31d5810ab2d7d9768b3ebf054da16c1">  551</a></span>&#160;__STATIC_INLINE <span class="keywordtype">bool</span> <a class="code" href="group___h_w___c_l_k.html#gab31d5810ab2d7d9768b3ebf054da16c1">hw_clk_calibration_status_irq</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;{</div>
<div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s.html#ga9fb2882a2b00041e2c0b138aee1cb188">REG_GETF</a>(ANAMISC_BIF, CLK_CAL_IRQ_REG, CLK_CAL_IRQ_STATUS) == 0;</div>
<div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;}</div>
<div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160; </div>
<div class="line"><a name="l00561"></a><span class="lineno"><a class="line" href="group___h_w___c_l_k.html#ga30dbdeb7f0c29c22aee4acf94940ecdb">  561</a></span>&#160;__STATIC_INLINE <span class="keywordtype">bool</span> <a class="code" href="group___h_w___c_l_k.html#ga30dbdeb7f0c29c22aee4acf94940ecdb">hw_clk_calibration_finished</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;{</div>
<div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s.html#ga9fb2882a2b00041e2c0b138aee1cb188">REG_GETF</a>(ANAMISC_BIF, CLK_REF_SEL_REG, REF_CAL_START) == 0;</div>
<div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;}</div>
<div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160; </div>
<div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___h_w___c_l_k.html#ga297265bf56a7dfe56c962ef0d532c8ba">hw_clk_start_calibration</a>(<a class="code" href="group___h_w___c_l_k.html#gad81e5d0e0639e9dc7516f3756b3b1eff">cal_clk_t</a> clk_type, <a class="code" href="group___h_w___c_l_k.html#gaac24090ba11856689a30b79aec799519">cal_ref_clk_t</a> clk_ref_type, uint16_t cycles);</div>
<div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160; </div>
<div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;uint32_t <a class="code" href="group___h_w___c_l_k.html#ga301d7df9fcd706403d77d7206abd7e3c">hw_clk_get_calibration_data</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160; </div>
<div class="line"><a name="l00599"></a><span class="lineno"><a class="line" href="group___h_w___c_l_k.html#gae4bed4497d1beb78eda45e33fa2dea24">  599</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___h_w___c_l_k.html#gae4bed4497d1beb78eda45e33fa2dea24">hw_clk_set_sysclk</a>(<a class="code" href="group___c_l_o_c_k___t_y_p_e_s.html#ga7d189ebdc922142673a4b04acc125c44">sys_clk_is_t</a> <a class="code" href="group___h_w___g_p_i_o.html#gaa199c74823032086e5cbf0bcc10be215">mode</a>)</div>
<div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;{</div>
<div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;        <span class="comment">/* Make sure a valid sys clock is requested */</span></div>
<div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;        ASSERT_WARNING(<a class="code" href="group___h_w___g_p_i_o.html#gaa199c74823032086e5cbf0bcc10be215">mode</a> &lt;= SYS_CLK_IS_DBLR);</div>
<div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160; </div>
<div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;        <span class="comment">/* Switch to Doubler is only allowed when current system clock is XTAL32M */</span></div>
<div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;        ASSERT_WARNING(<a class="code" href="group___h_w___g_p_i_o.html#gaa199c74823032086e5cbf0bcc10be215">mode</a> != SYS_CLK_IS_DBLR ||</div>
<div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;                <a class="code" href="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s.html#ga9fb2882a2b00041e2c0b138aee1cb188">REG_GETF</a>(CRG_TOP, CLK_CTRL_REG, RUNNING_AT_XTAL32M)  ||</div>
<div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;                <a class="code" href="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s.html#ga9fb2882a2b00041e2c0b138aee1cb188">REG_GETF</a>(CRG_TOP, CLK_CTRL_REG, RUNNING_AT_DBLR64M))</div>
<div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160; </div>
<div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;        <span class="comment">/* Switch to Doubler is only allowed when HDIV and PDIV are 0 */</span></div>
<div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;        ASSERT_WARNING(<a class="code" href="group___h_w___g_p_i_o.html#gaa199c74823032086e5cbf0bcc10be215">mode</a> != SYS_CLK_IS_DBLR || (<a class="code" href="group___h_w___c_l_k.html#gaa07facdcb27af84d2b23e79f8224b9d6">hw_clk_get_hclk_div</a>() == <a class="code" href="group___h_w___c_l_k.html#ggaa24433c177e14b8d84f1181e054cc585a81ad723ea08d5b0ebbf12d51c4f75415">ahb_div1</a> &amp;&amp;  <a class="code" href="group___h_w___c_l_k.html#ga558bd92dab97d8e252a054bf02e53d42">hw_clk_get_pclk_div</a>() == <a class="code" href="group___h_w___c_l_k.html#gga8d97f106a6ece91e29b164304d023ff6a905025d2ee1c801ba678c0c593e6cd3e">apb_div1</a>));</div>
<div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160; </div>
<div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;        <span class="comment">/* Switch from Doubler is only allowed when new system clock is XTAL32M */</span></div>
<div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;        ASSERT_WARNING(!<a class="code" href="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s.html#ga9fb2882a2b00041e2c0b138aee1cb188">REG_GETF</a>(CRG_TOP, CLK_CTRL_REG, RUNNING_AT_DBLR64M) ||</div>
<div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;                <a class="code" href="group___h_w___g_p_i_o.html#gaa199c74823032086e5cbf0bcc10be215">mode</a> == SYS_CLK_IS_XTAL32M  ||</div>
<div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;                <a class="code" href="group___h_w___g_p_i_o.html#gaa199c74823032086e5cbf0bcc10be215">mode</a> == SYS_CLK_IS_DBLR);</div>
<div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160; </div>
<div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;<span class="preprocessor">#if dg_configHW_FCU_WAIT_CYCLES_MODE</span></div>
<div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;        hw_sys_fcu_set_max_wait_cycles();</div>
<div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="group___h_w___g_p_i_o.html#gaa199c74823032086e5cbf0bcc10be215">mode</a> == SYS_CLK_IS_XTAL32M &amp;&amp; <a class="code" href="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s.html#ga9fb2882a2b00041e2c0b138aee1cb188">REG_GETF</a>(CRG_TOP, CLK_CTRL_REG, RUNNING_AT_RC32M)) {</div>
<div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;                <a class="code" href="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s.html#gab56605baef38ed520d44270ee49753c7">REG_SET_BIT</a>(CRG_TOP, CLK_SWITCH2XTAL_REG, SWITCH2XTAL);</div>
<div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;        }</div>
<div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;        <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;                <a class="code" href="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s.html#gaf2dc82b4be76ae6c4c54d167412d643a">GLOBAL_INT_DISABLE</a>();</div>
<div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;                <a class="code" href="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s.html#ga2c24255a359fa8ba8baaa2f689b9caa8">REG_SETF</a>(CRG_TOP, CLK_CTRL_REG, SYS_CLK_SEL, <a class="code" href="group___h_w___g_p_i_o.html#gaa199c74823032086e5cbf0bcc10be215">mode</a>);</div>
<div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;                <a class="code" href="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s.html#gaafb58c366b3a81872748702d26f51c06">GLOBAL_INT_RESTORE</a>();</div>
<div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;        }</div>
<div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160; </div>
<div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;        <span class="comment">/* Wait until the switch is done! */</span></div>
<div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;        <span class="keywordflow">switch</span> (<a class="code" href="group___h_w___g_p_i_o.html#gaa199c74823032086e5cbf0bcc10be215">mode</a>) {</div>
<div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;        <span class="keywordflow">case</span> SYS_CLK_IS_XTAL32M:</div>
<div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;                <span class="keywordflow">while</span> (!<a class="code" href="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s.html#ga9fb2882a2b00041e2c0b138aee1cb188">REG_GETF</a>(CRG_TOP, CLK_CTRL_REG, RUNNING_AT_XTAL32M)) {</div>
<div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;                }</div>
<div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;                <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160; </div>
<div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;        <span class="keywordflow">case</span> SYS_CLK_IS_RC32:</div>
<div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;                <span class="keywordflow">while</span> (!<a class="code" href="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s.html#ga9fb2882a2b00041e2c0b138aee1cb188">REG_GETF</a>(CRG_TOP, CLK_CTRL_REG, RUNNING_AT_RC32M)) {</div>
<div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;                }</div>
<div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;                <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160; </div>
<div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;        <span class="keywordflow">case</span> SYS_CLK_IS_LP:</div>
<div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;                <span class="keywordflow">while</span> (!<a class="code" href="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s.html#ga9fb2882a2b00041e2c0b138aee1cb188">REG_GETF</a>(CRG_TOP, CLK_CTRL_REG, RUNNING_AT_LP_CLK)) {</div>
<div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;                }</div>
<div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;                <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160; </div>
<div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;        <span class="keywordflow">case</span> SYS_CLK_IS_DBLR:</div>
<div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;                <span class="keywordflow">while</span> (!<a class="code" href="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s.html#ga9fb2882a2b00041e2c0b138aee1cb188">REG_GETF</a>(CRG_TOP, CLK_CTRL_REG, RUNNING_AT_DBLR64M)) {</div>
<div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;                }</div>
<div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;                <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;        <span class="keywordflow">default</span>:</div>
<div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;                ASSERT_WARNING(0);</div>
<div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;        }</div>
<div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;<span class="preprocessor">#if dg_configHW_FCU_WAIT_CYCLES_MODE</span></div>
<div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;        hw_sys_fcu_set_optimum_wait_cycles();</div>
<div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;}</div>
<div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160; </div>
<div class="line"><a name="l00663"></a><span class="lineno"><a class="line" href="group___h_w___c_l_k.html#ga655ee17edc519c552adcd47d93f6266f">  663</a></span>&#160;__STATIC_FORCEINLINE <span class="keywordtype">void</span> <a class="code" href="group___h_w___c_l_k.html#ga655ee17edc519c552adcd47d93f6266f">hw_clk_set_hclk_div</a>(<a class="code" href="group___h_w___c_l_k.html#ga9b599eb5a005e79a2f770281b11f3cd8">ahb_div_t</a> div)</div>
<div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;{</div>
<div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;        ASSERT_WARNING(div &lt;= <a class="code" href="group___h_w___c_l_k.html#ggaa24433c177e14b8d84f1181e054cc585aa05e36f3eb46d1f2640e94271f897ca1">ahb_div16</a>);</div>
<div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;        <a class="code" href="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s.html#gaf2dc82b4be76ae6c4c54d167412d643a">GLOBAL_INT_DISABLE</a>();</div>
<div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;<span class="preprocessor">#if dg_configHW_FCU_WAIT_CYCLES_MODE</span></div>
<div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;        hw_sys_fcu_set_max_wait_cycles();</div>
<div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;        <a class="code" href="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s.html#ga2c24255a359fa8ba8baaa2f689b9caa8">REG_SETF</a>(CRG_TOP, CLK_AMBA_REG, HCLK_DIV, div);</div>
<div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;        hw_sys_fcu_set_optimum_wait_cycles();</div>
<div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;<span class="preprocessor">#else</span></div>
<div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;        <a class="code" href="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s.html#ga2c24255a359fa8ba8baaa2f689b9caa8">REG_SETF</a>(CRG_TOP, CLK_AMBA_REG, HCLK_DIV, div);</div>
<div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;        <a class="code" href="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s.html#gaafb58c366b3a81872748702d26f51c06">GLOBAL_INT_RESTORE</a>();</div>
<div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;}</div>
<div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160; </div>
<div class="line"><a name="l00680"></a><span class="lineno"><a class="line" href="group___h_w___c_l_k.html#ga9ce982059bdf398d23fdf951c42aaeb1">  680</a></span>&#160;__STATIC_FORCEINLINE <span class="keywordtype">void</span> <a class="code" href="group___h_w___c_l_k.html#ga9ce982059bdf398d23fdf951c42aaeb1">hw_clk_dblr_sys_on</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;{</div>
<div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;        <a class="code" href="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s.html#gaf2dc82b4be76ae6c4c54d167412d643a">GLOBAL_INT_DISABLE</a>();</div>
<div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160; </div>
<div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;        <span class="comment">/* XTAL32M_LDO_LEVEL voltage must be set to 0.9V prior to enabling DBLR */</span></div>
<div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;        ASSERT_WARNING(<a class="code" href="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s.html#ga9fb2882a2b00041e2c0b138aee1cb188">REG_GETF</a>(CRG_TOP, POWER_LEVEL_REG, XTAL32M_LDO_LEVEL) &gt; 2);</div>
<div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160; </div>
<div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;        <span class="comment">/* Release the reset of the Doubler Control Logic */</span></div>
<div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;        <a class="code" href="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s.html#gab56605baef38ed520d44270ee49753c7">REG_SET_BIT</a>(CRG_XTAL, CLKDBLR_CTRL1_REG, RESET_N);</div>
<div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160; </div>
<div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;        <span class="comment">/* Turn on DBLR. */</span></div>
<div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;        <a class="code" href="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s.html#gab56605baef38ed520d44270ee49753c7">REG_SET_BIT</a>(CRG_XTAL, CLKDBLR_CTRL1_REG, ENABLE);</div>
<div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160; </div>
<div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;        <a class="code" href="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s.html#gaafb58c366b3a81872748702d26f51c06">GLOBAL_INT_RESTORE</a>();</div>
<div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;}</div>
<div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160; </div>
<div class="line"><a name="l00701"></a><span class="lineno"><a class="line" href="group___h_w___c_l_k.html#ga7e10d8e097535c5b06135faa43066f32">  701</a></span>&#160;__STATIC_FORCEINLINE <span class="keywordtype">void</span> <a class="code" href="group___h_w___c_l_k.html#ga7e10d8e097535c5b06135faa43066f32">hw_clk_dblr_sys_off</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;{</div>
<div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;        <a class="code" href="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s.html#gaf2dc82b4be76ae6c4c54d167412d643a">GLOBAL_INT_DISABLE</a>();</div>
<div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160; </div>
<div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;        <span class="comment">// The DBLR is not the system clk.</span></div>
<div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;        ASSERT_WARNING(!<a class="code" href="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s.html#ga9fb2882a2b00041e2c0b138aee1cb188">REG_GETF</a>(CRG_TOP, CLK_CTRL_REG, RUNNING_AT_DBLR64M));</div>
<div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160; </div>
<div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;        <span class="comment">/* Reset the Doubler Control Logic. */</span></div>
<div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;        <a class="code" href="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s.html#ga6a64ebac64a517c780504a987654a6c5">REG_CLR_BIT</a>(CRG_XTAL, CLKDBLR_CTRL1_REG, RESET_N);</div>
<div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160; </div>
<div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;        <span class="comment">/* Turn off DBLR. */</span></div>
<div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;        <a class="code" href="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s.html#ga6a64ebac64a517c780504a987654a6c5">REG_CLR_BIT</a>(CRG_XTAL, CLKDBLR_CTRL1_REG, ENABLE);</div>
<div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160; </div>
<div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;        <a class="code" href="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s.html#gaafb58c366b3a81872748702d26f51c06">GLOBAL_INT_RESTORE</a>();</div>
<div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;}</div>
<div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160; </div>
<div class="line"><a name="l00722"></a><span class="lineno"><a class="line" href="group___h_w___c_l_k.html#gaa9749ba688c269dda6bd468b0ad02708">  722</a></span>&#160;__STATIC_INLINE <span class="keywordtype">bool</span> <a class="code" href="group___h_w___c_l_k.html#gaa9749ba688c269dda6bd468b0ad02708">hw_clk_check_dblr_status</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;{</div>
<div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s.html#ga9fb2882a2b00041e2c0b138aee1cb188">REG_GETF</a>(CRG_XTAL, CLKDBLR_CTRL1_REG, ENABLE);</div>
<div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;}</div>
<div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160; </div>
<div class="line"><a name="l00732"></a><span class="lineno"><a class="line" href="group___h_w___c_l_k.html#gab0714a7d4fbbe1f2da18f172d5b24411">  732</a></span>&#160;__STATIC_INLINE <span class="keywordtype">bool</span> <a class="code" href="group___h_w___c_l_k.html#gab0714a7d4fbbe1f2da18f172d5b24411">hw_clk_is_dblr_ready</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;{</div>
<div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s.html#ga9fb2882a2b00041e2c0b138aee1cb188">REG_GETF</a>(CRG_XTAL, CLKDBLR_STATUS_REG , OUTPUT_READY);</div>
<div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;}</div>
<div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160; </div>
<div class="line"><a name="l00742"></a><span class="lineno"><a class="line" href="group___h_w___c_l_k.html#ga2fc015f080bb3c75682d74591b2611ee">  742</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___h_w___c_l_k.html#ga2fc015f080bb3c75682d74591b2611ee">hw_clk_enable_sysclk</a>(<a class="code" href="group___c_l_o_c_k___t_y_p_e_s.html#ga7d189ebdc922142673a4b04acc125c44">sys_clk_is_t</a> clk)</div>
<div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;{</div>
<div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;        <span class="keywordflow">switch</span> (clk) {</div>
<div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;        <span class="keywordflow">case</span> SYS_CLK_IS_XTAL32M:</div>
<div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;                <a class="code" href="group___h_w___c_l_k.html#gaf85d86a2dad9c4fae7e08c45ecc3778b">hw_clk_enable_xtalm</a>();</div>
<div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;                <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;        <span class="keywordflow">case</span> SYS_CLK_IS_RC32:</div>
<div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;                <a class="code" href="group___h_w___c_l_k.html#ga3916922f20bb13b5bad7a4385fcd3f64">hw_clk_enable_rc32</a>();</div>
<div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;                <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;        <span class="keywordflow">case</span> SYS_CLK_IS_DBLR:</div>
<div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;                <a class="code" href="group___h_w___c_l_k.html#ga9ce982059bdf398d23fdf951c42aaeb1">hw_clk_dblr_sys_on</a>();</div>
<div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;                <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;        <span class="keywordflow">default</span>:</div>
<div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;                <span class="comment">/* An invalid clock is requested */</span></div>
<div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;                ASSERT_WARNING(0);</div>
<div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;        }</div>
<div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;}</div>
<div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160; </div>
<div class="line"><a name="l00765"></a><span class="lineno"><a class="line" href="group___h_w___c_l_k.html#gafcad0bae1d1f54f7553be70b9779dde7">  765</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___h_w___c_l_k.html#gafcad0bae1d1f54f7553be70b9779dde7">hw_clk_disable_sysclk</a>(<a class="code" href="group___c_l_o_c_k___t_y_p_e_s.html#ga7d189ebdc922142673a4b04acc125c44">sys_clk_is_t</a> clk)</div>
<div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;{</div>
<div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;        <span class="keywordflow">switch</span> (clk) {</div>
<div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;        <span class="keywordflow">case</span> SYS_CLK_IS_XTAL32M:</div>
<div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;                <a class="code" href="group___h_w___c_l_k.html#ga070de6e8995763245b69500ea50cf95f">hw_clk_disable_xtalm</a>();</div>
<div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;                <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;        <span class="keywordflow">case</span> SYS_CLK_IS_RC32:</div>
<div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;                <a class="code" href="group___h_w___c_l_k.html#gae8faef0d9a329603fe4359a13366a492">hw_clk_disable_rc32</a>();</div>
<div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;                <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;        <span class="keywordflow">case</span> SYS_CLK_IS_DBLR:</div>
<div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;                <a class="code" href="group___h_w___c_l_k.html#ga7e10d8e097535c5b06135faa43066f32">hw_clk_dblr_sys_off</a>();</div>
<div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;                <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;        <span class="keywordflow">default</span>:</div>
<div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;                <span class="comment">/* An invalid clock is requested */</span></div>
<div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;                ASSERT_WARNING(0);</div>
<div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;        }</div>
<div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;}</div>
<div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160; </div>
<div class="line"><a name="l00788"></a><span class="lineno"><a class="line" href="group___h_w___c_l_k.html#gacfd66053128514c7a7b176eb29b8508c">  788</a></span>&#160;__STATIC_INLINE <span class="keywordtype">bool</span> <a class="code" href="group___h_w___c_l_k.html#gacfd66053128514c7a7b176eb29b8508c">hw_clk_is_enabled_sysclk</a>(<a class="code" href="group___c_l_o_c_k___t_y_p_e_s.html#ga7d189ebdc922142673a4b04acc125c44">sys_clk_is_t</a> clk)</div>
<div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;{</div>
<div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;        <span class="keywordflow">switch</span> (clk) {</div>
<div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;        <span class="keywordflow">case</span> SYS_CLK_IS_XTAL32M:</div>
<div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;                <span class="keywordflow">return</span> <a class="code" href="group___h_w___c_l_k.html#ga6f49e3f306f3d28123b007ae9c81ea40">hw_clk_check_xtalm_status</a>();</div>
<div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;        <span class="keywordflow">case</span> SYS_CLK_IS_RC32:</div>
<div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;                <span class="keywordflow">return</span> <a class="code" href="group___h_w___c_l_k.html#ga4d857a97d9a76388c4dc96d0c907f314">hw_clk_check_rc32_status</a>();</div>
<div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;        <span class="keywordflow">case</span> SYS_CLK_IS_DBLR:</div>
<div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;                <span class="keywordflow">return</span> <a class="code" href="group___h_w___c_l_k.html#gaa9749ba688c269dda6bd468b0ad02708">hw_clk_check_dblr_status</a>();</div>
<div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;        <span class="keywordflow">default</span>:</div>
<div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;                <span class="comment">/* An invalid clock is requested */</span></div>
<div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;                ASSERT_WARNING(0);</div>
<div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;                <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;        }</div>
<div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;}</div>
<div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160; </div>
<div class="line"><a name="l00807"></a><span class="lineno"><a class="line" href="group___h_w___c_l_k.html#ga7f4028b0378ff63bed6546b3565fa836">  807</a></span>&#160;__STATIC_FORCEINLINE <span class="keywordtype">void</span> <a class="code" href="group___h_w___c_l_k.html#ga7f4028b0378ff63bed6546b3565fa836">hw_clk_configure_ext32k_pins</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;{</div>
<div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;        GPIO-&gt; P1_14_MODE_REG = 0;</div>
<div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;}</div>
<div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160; </div>
<div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;int8_t <a class="code" href="group___h_w___c_l_k.html#ga1994fd78b6492182f05c141c9a36b56c">hw_clk_xtalm_configure_cur_set</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160; </div>
<div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___h_w___c_l_k.html#ga658e1fd8f838b49bb234647ce409a1f2">hw_clk_xtalm_configure_irq</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160; </div>
<div class="line"><a name="l00857"></a><span class="lineno"><a class="line" href="group___h_w___c_l_k.html#ga0b6dcdc720c418159e18efe6aec09db9">  857</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___h_w___c_l_k.html#ga0b6dcdc720c418159e18efe6aec09db9">hw_clk_xtalm_irq_enable</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;{</div>
<div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;        <a class="code" href="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s.html#gab56605baef38ed520d44270ee49753c7">REG_SET_BIT</a>(CRG_XTAL, XTAL32M_IRQ_CTRL_REG, XTAL32M_IRQ_ENABLE);</div>
<div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;}</div>
<div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160; </div>
<div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* dg_configUSE_HW_CLK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160; </div>
<div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160; </div>
<div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* HW_CLK_DA1459x_H_ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160; </div>
</div><!-- fragment --></div><!-- contents -->
<div class="ttc" id="agroup___h_w___c_l_k_html_ga16d2d834d58b5c420d6c4d840f1494ff"><div class="ttname"><a href="group___h_w___c_l_k.html#ga16d2d834d58b5c420d6c4d840f1494ff">hw_clk_configure_rcx</a></div><div class="ttdeci">__STATIC_INLINE void hw_clk_configure_rcx(void)</div><div class="ttdoc">Configure RCX. This must be done only once since the register is retained.</div><div class="ttdef"><b>Definition:</b> hw_clk_da1459x.h:469</div></div>
<div class="ttc" id="agroup___b_s_p___d_e_f_i_n_i_t_i_o_n_s_html_gab0bc5ce38f71bdff6368a89318522c7e"><div class="ttname"><a href="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s.html#gab0bc5ce38f71bdff6368a89318522c7e">REG_SET_MASKED</a></div><div class="ttdeci">#define REG_SET_MASKED(base, reg, mask, value)</div><div class="ttdoc">Sets register bits, indicated by the mask, to a value.</div><div class="ttdef"><b>Definition:</b> sdk_defs.h:794</div></div>
<div class="ttc" id="agroup___h_w___c_l_k_html_gae8faef0d9a329603fe4359a13366a492"><div class="ttname"><a href="group___h_w___c_l_k.html#gae8faef0d9a329603fe4359a13366a492">hw_clk_disable_rc32</a></div><div class="ttdeci">__STATIC_FORCEINLINE void hw_clk_disable_rc32(void)</div><div class="ttdoc">Deactivate the RC32M.</div><div class="ttdef"><b>Definition:</b> hw_clk_da1459x.h:181</div></div>
<div class="ttc" id="agroup___h_w___c_l_k_html_ga34184cf41f237bed6b59549990d67788"><div class="ttname"><a href="group___h_w___c_l_k.html#ga34184cf41f237bed6b59549990d67788">hw_clk_lp_is_xtal32k</a></div><div class="ttdeci">__STATIC_INLINE bool hw_clk_lp_is_xtal32k(void)</div><div class="ttdoc">Check whether the XTAL32K is the Low Power clock.</div><div class="ttdef"><b>Definition:</b> hw_clk_da1459x.h:312</div></div>
<div class="ttc" id="agroup___h_w___c_l_k_html_gga22acb4b29e5a6c305be1c1b70d3b373da94d773148671eee7ab903b93e0c38412"><div class="ttname"><a href="group___h_w___c_l_k.html#gga22acb4b29e5a6c305be1c1b70d3b373da94d773148671eee7ab903b93e0c38412">cpuclk_4M</a></div><div class="ttdoc">4 MHz</div><div class="ttdef"><b>Definition:</b> hw_clk_da1459x.h:153</div></div>
<div class="ttc" id="agroup___b_s_p___d_e_f_i_n_i_t_i_o_n_s_html_ga2c24255a359fa8ba8baaa2f689b9caa8"><div class="ttname"><a href="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s.html#ga2c24255a359fa8ba8baaa2f689b9caa8">REG_SETF</a></div><div class="ttdeci">#define REG_SETF(base, reg, field, new_val)</div><div class="ttdoc">Set the value of a register field.</div><div class="ttdef"><b>Definition:</b> sdk_defs.h:738</div></div>
<div class="ttc" id="agroup___b_s_p___d_e_f_i_n_i_t_i_o_n_s_html_ga6a64ebac64a517c780504a987654a6c5"><div class="ttname"><a href="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s.html#ga6a64ebac64a517c780504a987654a6c5">REG_CLR_BIT</a></div><div class="ttdeci">#define REG_CLR_BIT(base, reg, field)</div><div class="ttdoc">Clear a bit of a register.</div><div class="ttdef"><b>Definition:</b> sdk_defs.h:781</div></div>
<div class="ttc" id="agroup___h_w___c_l_k_html_gaecc5b57fd4a63e7960e8b8b8367cd56d"><div class="ttname"><a href="group___h_w___c_l_k.html#gaecc5b57fd4a63e7960e8b8b8367cd56d">hw_clk_calibration_enable_irq</a></div><div class="ttdeci">__STATIC_INLINE void hw_clk_calibration_enable_irq(void)</div><div class="ttdoc">Enable the clock calibration interrupt.</div><div class="ttdef"><b>Definition:</b> hw_clk_da1459x.h:532</div></div>
<div class="ttc" id="agroup___b_s_p___d_e_f_i_n_i_t_i_o_n_s_html_gab56605baef38ed520d44270ee49753c7"><div class="ttname"><a href="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s.html#gab56605baef38ed520d44270ee49753c7">REG_SET_BIT</a></div><div class="ttdeci">#define REG_SET_BIT(base, reg, field)</div><div class="ttdoc">Set a bit of a register.</div><div class="ttdef"><b>Definition:</b> sdk_defs.h:766</div></div>
<div class="ttc" id="agroup___h_w___c_l_k_html_gacfd66053128514c7a7b176eb29b8508c"><div class="ttname"><a href="group___h_w___c_l_k.html#gacfd66053128514c7a7b176eb29b8508c">hw_clk_is_enabled_sysclk</a></div><div class="ttdeci">__STATIC_INLINE bool hw_clk_is_enabled_sysclk(sys_clk_is_t clk)</div><div class="ttdoc">Check if a System clock is enabled.</div><div class="ttdef"><b>Definition:</b> hw_clk_da1459x.h:788</div></div>
<div class="ttc" id="agroup___h_w___c_l_k_html_gaf85d86a2dad9c4fae7e08c45ecc3778b"><div class="ttname"><a href="group___h_w___c_l_k.html#gaf85d86a2dad9c4fae7e08c45ecc3778b">hw_clk_enable_xtalm</a></div><div class="ttdeci">__STATIC_INLINE void hw_clk_enable_xtalm(void)</div><div class="ttdoc">Activate the XTAL32M.</div><div class="ttdef"><b>Definition:</b> hw_clk_da1459x.h:233</div></div>
<div class="ttc" id="agroup___h_w___c_l_k_html_gga80b42bde28ce2d446fe9e1895a11c5b2a3e463bd9c840bf272459a1f8c3fee810"><div class="ttname"><a href="group___h_w___c_l_k.html#gga80b42bde28ce2d446fe9e1895a11c5b2a3e463bd9c840bf272459a1f8c3fee810">sysclk_RC32</a></div><div class="ttdoc">RC32.</div><div class="ttdef"><b>Definition:</b> hw_clk_da1459x.h:130</div></div>
<div class="ttc" id="agroup___h_w___c_l_k_html_ga30dbdeb7f0c29c22aee4acf94940ecdb"><div class="ttname"><a href="group___h_w___c_l_k.html#ga30dbdeb7f0c29c22aee4acf94940ecdb">hw_clk_calibration_finished</a></div><div class="ttdeci">__STATIC_INLINE bool hw_clk_calibration_finished(void)</div><div class="ttdoc">Check the status of a requested calibration.</div><div class="ttdef"><b>Definition:</b> hw_clk_da1459x.h:561</div></div>
<div class="ttc" id="agroup___h_w___c_l_k_html_ga55609489cc2e532cd7ebb9ed281697d1"><div class="ttname"><a href="group___h_w___c_l_k.html#ga55609489cc2e532cd7ebb9ed281697d1">hw_clk_enable_rcx</a></div><div class="ttdeci">__STATIC_INLINE void hw_clk_enable_rcx(void)</div><div class="ttdoc">Enable RCX but does not set it as the LP clock.</div><div class="ttdef"><b>Definition:</b> hw_clk_da1459x.h:477</div></div>
<div class="ttc" id="ahw__sys_8h_html"><div class="ttname"><a href="hw__sys_8h.html">hw_sys.h</a></div><div class="ttdoc">System Driver header file.</div></div>
<div class="ttc" id="agroup___h_w___c_l_k_html_ga297265bf56a7dfe56c962ef0d532c8ba"><div class="ttname"><a href="group___h_w___c_l_k.html#ga297265bf56a7dfe56c962ef0d532c8ba">hw_clk_start_calibration</a></div><div class="ttdeci">void hw_clk_start_calibration(cal_clk_t clk_type, cal_ref_clk_t clk_ref_type, uint16_t cycles)</div><div class="ttdoc">Start calibration of a clock.</div></div>
<div class="ttc" id="agroup___h_w___c_l_k_html_ga6f49e3f306f3d28123b007ae9c81ea40"><div class="ttname"><a href="group___h_w___c_l_k.html#ga6f49e3f306f3d28123b007ae9c81ea40">hw_clk_check_xtalm_status</a></div><div class="ttdeci">__STATIC_INLINE bool hw_clk_check_xtalm_status(void)</div><div class="ttdoc">Check if the XTAL32M is enabled.</div><div class="ttdef"><b>Definition:</b> hw_clk_da1459x.h:225</div></div>
<div class="ttc" id="agroup___h_w___c_l_k_html_ga80b42bde28ce2d446fe9e1895a11c5b2"><div class="ttname"><a href="group___h_w___c_l_k.html#ga80b42bde28ce2d446fe9e1895a11c5b2">sysclk_type</a></div><div class="ttdeci">sysclk_type</div><div class="ttdoc">The system clock type.</div><div class="ttdef"><b>Definition:</b> hw_clk_da1459x.h:129</div></div>
<div class="ttc" id="asdk__defs_8h_html"><div class="ttname"><a href="sdk__defs_8h.html">sdk_defs.h</a></div><div class="ttdoc">Central include header file with platform definitions.</div></div>
<div class="ttc" id="agroup___h_w___c_l_k_html_gae95ba3f8cdbaec00760cd91eb245021b"><div class="ttname"><a href="group___h_w___c_l_k.html#gae95ba3f8cdbaec00760cd91eb245021b">hw_clk_set_rclp_mode</a></div><div class="ttdeci">__STATIC_INLINE void hw_clk_set_rclp_mode(rclp_mode_t mode)</div><div class="ttdoc">Configure RCLP.</div><div class="ttdef"><b>Definition:</b> hw_clk_da1459x.h:400</div></div>
<div class="ttc" id="agroup___pos_mask__peripherals_html_gaa85bb14c3b3897ac3f97a36e55b8aeca"><div class="ttname"><a href="group___pos_mask__peripherals.html#gaa85bb14c3b3897ac3f97a36e55b8aeca">CRG_TOP_CLK_CTRL_REG_RUNNING_AT_LP_CLK_Pos</a></div><div class="ttdeci">#define CRG_TOP_CLK_CTRL_REG_RUNNING_AT_LP_CLK_Pos</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:1958</div></div>
<div class="ttc" id="agroup___h_w___c_l_k_html_ggafecbf1fa760d70f532573ed29e8410b0aacd061eefb1313177507e28f0e973a0e"><div class="ttname"><a href="group___h_w___c_l_k.html#ggafecbf1fa760d70f532573ed29e8410b0aacd061eefb1313177507e28f0e973a0e">RCLP_FORCE_SLOW</a></div><div class="ttdoc">32kHz</div><div class="ttdef"><b>Definition:</b> hw_clk_da1459x.h:143</div></div>
<div class="ttc" id="agroup___h_w___c_l_k_html_ga63d3e0340be4fc5a5540a3726dff0eb5"><div class="ttname"><a href="group___h_w___c_l_k.html#ga63d3e0340be4fc5a5540a3726dff0eb5">hw_clk_enable_xtal32k</a></div><div class="ttdeci">__STATIC_INLINE void hw_clk_enable_xtal32k(void)</div><div class="ttdoc">Enable XTAL32K but do not set it as the LP clock.</div><div class="ttdef"><b>Definition:</b> hw_clk_da1459x.h:512</div></div>
<div class="ttc" id="agroup___h_w___c_l_k_html_gga22acb4b29e5a6c305be1c1b70d3b373dadb8bb4f3ea46ca02bffbc3a16e3b554a"><div class="ttname"><a href="group___h_w___c_l_k.html#gga22acb4b29e5a6c305be1c1b70d3b373dadb8bb4f3ea46ca02bffbc3a16e3b554a">cpuclk_64M</a></div><div class="ttdoc">64 MHz</div><div class="ttdef"><b>Definition:</b> hw_clk_da1459x.h:157</div></div>
<div class="ttc" id="agroup___c_l_o_c_k___t_y_p_e_s_html_ga7d189ebdc922142673a4b04acc125c44"><div class="ttname"><a href="group___c_l_o_c_k___t_y_p_e_s.html#ga7d189ebdc922142673a4b04acc125c44">sys_clk_is_t</a></div><div class="ttdeci">enum sys_clk_is_type sys_clk_is_t</div><div class="ttdoc">The type of the system clock.</div></div>
<div class="ttc" id="agroup___pos_mask__peripherals_html_ga39669dc6712e6025cb3e695e628a6074"><div class="ttname"><a href="group___pos_mask__peripherals.html#ga39669dc6712e6025cb3e695e628a6074">CRG_TOP_CLK_CTRL_REG_RUNNING_AT_LP_CLK_Msk</a></div><div class="ttdeci">#define CRG_TOP_CLK_CTRL_REG_RUNNING_AT_LP_CLK_Msk</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:1959</div></div>
<div class="ttc" id="agroup___h_w___c_l_k_html_gaaae548ec47e58610f2f6ba984abffdb6"><div class="ttname"><a href="group___h_w___c_l_k.html#gaaae548ec47e58610f2f6ba984abffdb6">hw_clk_get_sysclk</a></div><div class="ttdeci">__STATIC_FORCEINLINE sys_clk_is_t hw_clk_get_sysclk(void)</div><div class="ttdoc">Return the clock used as the system clock.</div><div class="ttdef"><b>Definition:</b> hw_clk_da1459x.h:273</div></div>
<div class="ttc" id="agroup___h_w___c_l_k_html_gga22acb4b29e5a6c305be1c1b70d3b373daa646563ce69f32be0fe32ba626ee4a99"><div class="ttname"><a href="group___h_w___c_l_k.html#gga22acb4b29e5a6c305be1c1b70d3b373daa646563ce69f32be0fe32ba626ee4a99">cpuclk_2M</a></div><div class="ttdoc">2 MHz</div><div class="ttdef"><b>Definition:</b> hw_clk_da1459x.h:152</div></div>
<div class="ttc" id="agroup___h_w___c_l_k_html_ga983b553163b27c84362315f5784f0d01"><div class="ttname"><a href="group___h_w___c_l_k.html#ga983b553163b27c84362315f5784f0d01">hw_clk_lp_set_ext32k</a></div><div class="ttdeci">__STATIC_INLINE void hw_clk_lp_set_ext32k(void)</div><div class="ttdoc">Set an external digital clock as the Low Power clock.</div><div class="ttdef"><b>Definition:</b> hw_clk_da1459x.h:388</div></div>
<div class="ttc" id="agroup___h_w___c_l_k_html_gga8d97f106a6ece91e29b164304d023ff6a905025d2ee1c801ba678c0c593e6cd3e"><div class="ttname"><a href="group___h_w___c_l_k.html#gga8d97f106a6ece91e29b164304d023ff6a905025d2ee1c801ba678c0c593e6cd3e">apb_div1</a></div><div class="ttdoc">Divide by 1.</div><div class="ttdef"><b>Definition:</b> hw_clk.h:88</div></div>
<div class="ttc" id="agroup___h_w___c_l_k_html_ga79712c04080a9820166926f230540df1"><div class="ttname"><a href="group___h_w___c_l_k.html#ga79712c04080a9820166926f230540df1">hw_clk_configure_xtal32k</a></div><div class="ttdeci">__STATIC_INLINE void hw_clk_configure_xtal32k(void)</div><div class="ttdoc">Configure XTAL32K. This must be done only once since the register is retained.</div><div class="ttdef"><b>Definition:</b> hw_clk_da1459x.h:497</div></div>
<div class="ttc" id="agroup___h_w___c_l_k_html_gga80b42bde28ce2d446fe9e1895a11c5b2a2abcc1da6529daeef88f73362f097e96"><div class="ttname"><a href="group___h_w___c_l_k.html#gga80b42bde28ce2d446fe9e1895a11c5b2a2abcc1da6529daeef88f73362f097e96">sysclk_XTAL32M</a></div><div class="ttdoc">32MHz</div><div class="ttdef"><b>Definition:</b> hw_clk_da1459x.h:131</div></div>
<div class="ttc" id="agroup___h_w___c_l_k_html_gabdd658ef16d0717a38e5e7c6f48e7168"><div class="ttname"><a href="group___h_w___c_l_k.html#gabdd658ef16d0717a38e5e7c6f48e7168">cal_ref_clk_sel_type</a></div><div class="ttdeci">cal_ref_clk_sel_type</div><div class="ttdoc">The reference clock used for calibration.</div><div class="ttdef"><b>Definition:</b> hw_clk_da1459x.h:115</div></div>
<div class="ttc" id="agroup___h_w___c_l_k_html_ga0375ae5113243d3b58f3d2e3f4e74557"><div class="ttname"><a href="group___h_w___c_l_k.html#ga0375ae5113243d3b58f3d2e3f4e74557">hw_clk_lp_is_rclp</a></div><div class="ttdeci">__STATIC_INLINE bool hw_clk_lp_is_rclp(void)</div><div class="ttdoc">Check whether the RCLP is the Low Power clock.</div><div class="ttdef"><b>Definition:</b> hw_clk_da1459x.h:323</div></div>
<div class="ttc" id="agroup___h_w___c_l_k_html_gaa9749ba688c269dda6bd468b0ad02708"><div class="ttname"><a href="group___h_w___c_l_k.html#gaa9749ba688c269dda6bd468b0ad02708">hw_clk_check_dblr_status</a></div><div class="ttdeci">__STATIC_INLINE bool hw_clk_check_dblr_status(void)</div><div class="ttdoc">Check if the Doubler is enabled.</div><div class="ttdef"><b>Definition:</b> hw_clk_da1459x.h:722</div></div>
<div class="ttc" id="agroup___pos_mask__peripherals_html_ga9af8f591f7e6821ca4c6e114f736c907"><div class="ttname"><a href="group___pos_mask__peripherals.html#ga9af8f591f7e6821ca4c6e114f736c907">CRG_TOP_CLK_CTRL_REG_RUNNING_AT_XTAL32M_Msk</a></div><div class="ttdeci">#define CRG_TOP_CLK_CTRL_REG_RUNNING_AT_XTAL32M_Msk</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:1955</div></div>
<div class="ttc" id="agroup___c_l_o_c_k___t_y_p_e_s_html_gae5d1ec2909f7ec5f81a42045fed3294d"><div class="ttname"><a href="group___c_l_o_c_k___t_y_p_e_s.html#gae5d1ec2909f7ec5f81a42045fed3294d">sys_clk_is_type</a></div><div class="ttdeci">sys_clk_is_type</div><div class="ttdoc">The type of the system clock.</div><div class="ttdef"><b>Definition:</b> hw_clk_da1459x.h:89</div></div>
<div class="ttc" id="agroup___h_w___c_l_k_html_ga0b6dcdc720c418159e18efe6aec09db9"><div class="ttname"><a href="group___h_w___c_l_k.html#ga0b6dcdc720c418159e18efe6aec09db9">hw_clk_xtalm_irq_enable</a></div><div class="ttdeci">__STATIC_INLINE void hw_clk_xtalm_irq_enable(void)</div><div class="ttdoc">Enable XTAL32M interrupt generation.</div><div class="ttdef"><b>Definition:</b> hw_clk_da1459x.h:857</div></div>
<div class="ttc" id="agroup___h_w___c_l_k_html_ga558bd92dab97d8e252a054bf02e53d42"><div class="ttname"><a href="group___h_w___c_l_k.html#ga558bd92dab97d8e252a054bf02e53d42">hw_clk_get_pclk_div</a></div><div class="ttdeci">__STATIC_FORCEINLINE apb_div_t hw_clk_get_pclk_div(void)</div><div class="ttdoc">Get the divider of the AMBA Peripheral Bus.</div><div class="ttdef"><b>Definition:</b> hw_clk.h:110</div></div>
<div class="ttc" id="agroup___h_w___c_l_k_html_ga8e1d520679f87d710e2141358a3e884f"><div class="ttname"><a href="group___h_w___c_l_k.html#ga8e1d520679f87d710e2141358a3e884f">hw_clk_disable_xtal32k</a></div><div class="ttdeci">__STATIC_INLINE void hw_clk_disable_xtal32k(void)</div><div class="ttdoc">Disable XTAL32K.</div><div class="ttdef"><b>Definition:</b> hw_clk_da1459x.h:522</div></div>
<div class="ttc" id="agroup___b_s_p___d_e_f_i_n_i_t_i_o_n_s_html_ga38ee533ae9188f1a75a8fe77dd9da354"><div class="ttname"><a href="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s.html#ga38ee533ae9188f1a75a8fe77dd9da354">__RETAINED_CONST_INIT</a></div><div class="ttdeci">#define __RETAINED_CONST_INIT</div><div class="ttdoc">Constant data retained memory attribute.</div><div class="ttdef"><b>Definition:</b> sdk_defs.h:329</div></div>
<div class="ttc" id="agroup___h_w___c_l_k_html_ga9ce982059bdf398d23fdf951c42aaeb1"><div class="ttname"><a href="group___h_w___c_l_k.html#ga9ce982059bdf398d23fdf951c42aaeb1">hw_clk_dblr_sys_on</a></div><div class="ttdeci">__STATIC_FORCEINLINE void hw_clk_dblr_sys_on(void)</div><div class="ttdoc">Enable the Doubler.</div><div class="ttdef"><b>Definition:</b> hw_clk_da1459x.h:680</div></div>
<div class="ttc" id="agroup___h_w___c_l_k_html_ga07a7f5b4ec4a902db0812ec8938cdc08"><div class="ttname"><a href="group___h_w___c_l_k.html#ga07a7f5b4ec4a902db0812ec8938cdc08">hw_clk_get_rclp_mode</a></div><div class="ttdeci">__STATIC_INLINE rclp_mode_t hw_clk_get_rclp_mode(void)</div><div class="ttdoc">Get RCLP mode of operation.</div><div class="ttdef"><b>Definition:</b> hw_clk_da1459x.h:425</div></div>
<div class="ttc" id="agroup___h_w___c_l_k_html_gaac24090ba11856689a30b79aec799519"><div class="ttname"><a href="group___h_w___c_l_k.html#gaac24090ba11856689a30b79aec799519">cal_ref_clk_t</a></div><div class="ttdeci">enum cal_ref_clk_sel_type cal_ref_clk_t</div><div class="ttdoc">The reference clock used for calibration.</div></div>
<div class="ttc" id="agroup___h_w___c_l_k_html_ga3b5ad430e1200905503eb286191dbdca"><div class="ttname"><a href="group___h_w___c_l_k.html#ga3b5ad430e1200905503eb286191dbdca">hw_clk_disable_rcx</a></div><div class="ttdeci">__STATIC_INLINE void hw_clk_disable_rcx(void)</div><div class="ttdoc">Disable RCX.</div><div class="ttdef"><b>Definition:</b> hw_clk_da1459x.h:487</div></div>
<div class="ttc" id="agroup___h_w___c_l_k_html_ga76fea0ecd6e0025ebdfb1bc912a95c7d"><div class="ttname"><a href="group___h_w___c_l_k.html#ga76fea0ecd6e0025ebdfb1bc912a95c7d">hw_clk_enable_rclp</a></div><div class="ttdeci">__STATIC_INLINE void hw_clk_enable_rclp(void)</div><div class="ttdoc">Enable RCLP.</div><div class="ttdef"><b>Definition:</b> hw_clk_da1459x.h:433</div></div>
<div class="ttc" id="agroup___h_w___c_l_k_html_gga22acb4b29e5a6c305be1c1b70d3b373da0967bcbcf535ccf90fea60cf815f7d80"><div class="ttname"><a href="group___h_w___c_l_k.html#gga22acb4b29e5a6c305be1c1b70d3b373da0967bcbcf535ccf90fea60cf815f7d80">cpuclk_32M</a></div><div class="ttdoc">32 MHz</div><div class="ttdef"><b>Definition:</b> hw_clk_da1459x.h:156</div></div>
<div class="ttc" id="agroup___h_w___c_l_k_html_gga22acb4b29e5a6c305be1c1b70d3b373da700b28937ae4790ada8fd4a87b29724b"><div class="ttname"><a href="group___h_w___c_l_k.html#gga22acb4b29e5a6c305be1c1b70d3b373da700b28937ae4790ada8fd4a87b29724b">cpuclk_16M</a></div><div class="ttdoc">16 MHz</div><div class="ttdef"><b>Definition:</b> hw_clk_da1459x.h:155</div></div>
<div class="ttc" id="agroup___h_w___c_l_k_html_gaa07facdcb27af84d2b23e79f8224b9d6"><div class="ttname"><a href="group___h_w___c_l_k.html#gaa07facdcb27af84d2b23e79f8224b9d6">hw_clk_get_hclk_div</a></div><div class="ttdeci">__STATIC_FORCEINLINE ahb_div_t hw_clk_get_hclk_div(void)</div><div class="ttdoc">Get the divider of the AMBA High Speed Bus.</div><div class="ttdef"><b>Definition:</b> hw_clk.h:100</div></div>
<div class="ttc" id="agroup___h_w___c_l_k_html_ga42297fa8f8149da6ac66c67b57a3704e"><div class="ttname"><a href="group___h_w___c_l_k.html#ga42297fa8f8149da6ac66c67b57a3704e">sys_clk_t</a></div><div class="ttdeci">enum sysclk_type sys_clk_t</div><div class="ttdoc">The system clock type.</div></div>
<div class="ttc" id="agroup___pos_mask__peripherals_html_gaab78a0caee58f912ca325e0d0175fb28"><div class="ttname"><a href="group___pos_mask__peripherals.html#gaab78a0caee58f912ca325e0d0175fb28">CRG_TOP_CLK_CTRL_REG_RUNNING_AT_DBLR64M_Msk</a></div><div class="ttdeci">#define CRG_TOP_CLK_CTRL_REG_RUNNING_AT_DBLR64M_Msk</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:1953</div></div>
<div class="ttc" id="agroup___h_w___c_l_k_html_gga22acb4b29e5a6c305be1c1b70d3b373da6c6fbe593f964f3b43d2cd6cbd9ba617"><div class="ttname"><a href="group___h_w___c_l_k.html#gga22acb4b29e5a6c305be1c1b70d3b373da6c6fbe593f964f3b43d2cd6cbd9ba617">cpuclk_8M</a></div><div class="ttdoc">8 MHz</div><div class="ttdef"><b>Definition:</b> hw_clk_da1459x.h:154</div></div>
<div class="ttc" id="agroup___h_w___c_l_k_html_gaf27f46fb3c3cc869c4b6334109f6a021"><div class="ttname"><a href="group___h_w___c_l_k.html#gaf27f46fb3c3cc869c4b6334109f6a021">hw_clk_set_xtalm_settling_time</a></div><div class="ttdeci">void hw_clk_set_xtalm_settling_time(uint8_t cycles, bool high_clock)</div><div class="ttdoc">Set the XTAL32M settling time.</div></div>
<div class="ttc" id="agroup___h_w___c_l_k_html_ga9b599eb5a005e79a2f770281b11f3cd8"><div class="ttname"><a href="group___h_w___c_l_k.html#ga9b599eb5a005e79a2f770281b11f3cd8">ahb_div_t</a></div><div class="ttdeci">enum ahbdiv_type ahb_div_t</div><div class="ttdoc">The AMBA High-Performance Bus (AHB) clock divider.</div></div>
<div class="ttc" id="agroup___h_w___c_l_k_html_gab0714a7d4fbbe1f2da18f172d5b24411"><div class="ttname"><a href="group___h_w___c_l_k.html#gab0714a7d4fbbe1f2da18f172d5b24411">hw_clk_is_dblr_ready</a></div><div class="ttdeci">__STATIC_INLINE bool hw_clk_is_dblr_ready(void)</div><div class="ttdoc">Check if the Doubler is available.</div><div class="ttdef"><b>Definition:</b> hw_clk_da1459x.h:732</div></div>
<div class="ttc" id="agroup___h_w___c_l_k_html_ga4d857a97d9a76388c4dc96d0c907f314"><div class="ttname"><a href="group___h_w___c_l_k.html#ga4d857a97d9a76388c4dc96d0c907f314">hw_clk_check_rc32_status</a></div><div class="ttdeci">__STATIC_INLINE bool hw_clk_check_rc32_status(void)</div><div class="ttdoc">Check if the RC32M is enabled.</div><div class="ttdef"><b>Definition:</b> hw_clk_da1459x.h:165</div></div>
<div class="ttc" id="agroup___h_w___c_l_k_html_ga070de6e8995763245b69500ea50cf95f"><div class="ttname"><a href="group___h_w___c_l_k.html#ga070de6e8995763245b69500ea50cf95f">hw_clk_disable_xtalm</a></div><div class="ttdeci">__STATIC_INLINE void hw_clk_disable_xtalm(void)</div><div class="ttdoc">Deactivate the XTAL32M.</div><div class="ttdef"><b>Definition:</b> hw_clk_da1459x.h:252</div></div>
<div class="ttc" id="agroup___b_s_p___d_e_f_i_n_i_t_i_o_n_s_html_gad64513d546ff37ecf97e5c3ef2df9adc"><div class="ttname"><a href="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s.html#gad64513d546ff37ecf97e5c3ef2df9adc">REG_MSK</a></div><div class="ttdeci">#define REG_MSK(base, reg, field)</div><div class="ttdoc">Access register field mask.</div><div class="ttdef"><b>Definition:</b> sdk_defs.h:583</div></div>
<div class="ttc" id="agroup___h_w___g_p_i_o_html_gaa199c74823032086e5cbf0bcc10be215"><div class="ttname"><a href="group___h_w___g_p_i_o.html#gaa199c74823032086e5cbf0bcc10be215">mode</a></div><div class="ttdeci">HW_GPIO_MODE mode</div><div class="ttdef"><b>Definition:</b> hw_gpio.h:211</div></div>
<div class="ttc" id="agroup___h_w___c_l_k_html_ga2ce56ab79fe9240c66afff18c4aa6081"><div class="ttname"><a href="group___h_w___c_l_k.html#ga2ce56ab79fe9240c66afff18c4aa6081">cal_clk_sel_type</a></div><div class="ttdeci">cal_clk_sel_type</div><div class="ttdoc">The type of clock to be calibrated.</div><div class="ttdef"><b>Definition:</b> hw_clk_da1459x.h:104</div></div>
<div class="ttc" id="agroup___h_w___c_l_k_html_ga301d7df9fcd706403d77d7206abd7e3c"><div class="ttname"><a href="group___h_w___c_l_k.html#ga301d7df9fcd706403d77d7206abd7e3c">hw_clk_get_calibration_data</a></div><div class="ttdeci">uint32_t hw_clk_get_calibration_data(void)</div><div class="ttdoc">Return the calibration results.</div></div>
<div class="ttc" id="agroup___h_w___c_l_k_html_gafa32e71a4ff30c46bf30a797085e0001"><div class="ttname"><a href="group___h_w___c_l_k.html#gafa32e71a4ff30c46bf30a797085e0001">hw_clk_lp_is_external</a></div><div class="ttdeci">__STATIC_INLINE bool hw_clk_lp_is_external(void)</div><div class="ttdoc">Check whether the RCX is the Low Power clock.</div><div class="ttdef"><b>Definition:</b> hw_clk_da1459x.h:345</div></div>
<div class="ttc" id="agroup___h_w___c_l_k_html_gaf2c73246791cd6ddfc757eb881f298a5"><div class="ttname"><a href="group___h_w___c_l_k.html#gaf2c73246791cd6ddfc757eb881f298a5">rclp_mode_t</a></div><div class="ttdeci">enum rclp_mode_type rclp_mode_t</div><div class="ttdoc">The RCLP mode.</div></div>
<div class="ttc" id="agroup___b_s_p___d_e_f_i_n_i_t_i_o_n_s_html_ga5d220e32cfaaa73483dde00f280176b8"><div class="ttname"><a href="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s.html#ga5d220e32cfaaa73483dde00f280176b8">REG_GET_FIELD</a></div><div class="ttdeci">#define REG_GET_FIELD(base, reg, field, var)</div><div class="ttdoc">Access register field value.</div><div class="ttdef"><b>Definition:</b> sdk_defs.h:607</div></div>
<div class="ttc" id="agroup___h_w___c_l_k_html_ga658e1fd8f838b49bb234647ce409a1f2"><div class="ttname"><a href="group___h_w___c_l_k.html#ga658e1fd8f838b49bb234647ce409a1f2">hw_clk_xtalm_configure_irq</a></div><div class="ttdeci">void hw_clk_xtalm_configure_irq(void)</div><div class="ttdoc">Configure XTAL32M IRQ counter start value.</div></div>
<div class="ttc" id="agroup___h_w___c_l_k_html_ga655ee17edc519c552adcd47d93f6266f"><div class="ttname"><a href="group___h_w___c_l_k.html#ga655ee17edc519c552adcd47d93f6266f">hw_clk_set_hclk_div</a></div><div class="ttdeci">__STATIC_FORCEINLINE void hw_clk_set_hclk_div(ahb_div_t div)</div><div class="ttdoc">Set the divider of the AMBA High Speed Bus.</div><div class="ttdef"><b>Definition:</b> hw_clk_da1459x.h:663</div></div>
<div class="ttc" id="agroup___h_w___c_l_k_html_gad81e5d0e0639e9dc7516f3756b3b1eff"><div class="ttname"><a href="group___h_w___c_l_k.html#gad81e5d0e0639e9dc7516f3756b3b1eff">cal_clk_t</a></div><div class="ttdeci">enum cal_clk_sel_type cal_clk_t</div><div class="ttdoc">The type of clock to be calibrated.</div></div>
<div class="ttc" id="agroup___h_w___c_l_k_html_ga3916922f20bb13b5bad7a4385fcd3f64"><div class="ttname"><a href="group___h_w___c_l_k.html#ga3916922f20bb13b5bad7a4385fcd3f64">hw_clk_enable_rc32</a></div><div class="ttdeci">__STATIC_INLINE void hw_clk_enable_rc32(void)</div><div class="ttdoc">Activate the RC32M.</div><div class="ttdef"><b>Definition:</b> hw_clk_da1459x.h:173</div></div>
<div class="ttc" id="agroup___h_w___c_l_k_html_ga606c8e97c8c9a544f4b6fcefa1cf3812"><div class="ttname"><a href="group___h_w___c_l_k.html#ga606c8e97c8c9a544f4b6fcefa1cf3812">hw_clk_lp_is_rcx</a></div><div class="ttdeci">__STATIC_INLINE bool hw_clk_lp_is_rcx(void)</div><div class="ttdoc">Check whether the RCX is the Low Power clock.</div><div class="ttdef"><b>Definition:</b> hw_clk_da1459x.h:334</div></div>
<div class="ttc" id="agroup___b_s_p___d_e_f_i_n_i_t_i_o_n_s_html_gaafb58c366b3a81872748702d26f51c06"><div class="ttname"><a href="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s.html#gaafb58c366b3a81872748702d26f51c06">GLOBAL_INT_RESTORE</a></div><div class="ttdeci">#define GLOBAL_INT_RESTORE()</div><div class="ttdoc">Macro to restore all interrupts.</div><div class="ttdef"><b>Definition:</b> sdk_defs.h:477</div></div>
<div class="ttc" id="agroup___h_w___c_l_k_html_ga66ab08a2bd7c75b2d9739b89fb702d67"><div class="ttname"><a href="group___h_w___c_l_k.html#ga66ab08a2bd7c75b2d9739b89fb702d67">hw_clk_get_xtalm_settling_time</a></div><div class="ttdeci">__STATIC_FORCEINLINE uint16_t hw_clk_get_xtalm_settling_time(void)</div><div class="ttdoc">Get the XTAL32M settling time (in 250kHz clock cycles).</div><div class="ttdef"><b>Definition:</b> hw_clk_da1459x.h:208</div></div>
<div class="ttc" id="agroup___h_w___c_l_k_html_gacce796cd0a9f5269e70952575f4d9da2"><div class="ttname"><a href="group___h_w___c_l_k.html#gacce796cd0a9f5269e70952575f4d9da2">hw_clk_lp_set_xtal32k</a></div><div class="ttdeci">__STATIC_INLINE void hw_clk_lp_set_xtal32k(void)</div><div class="ttdoc">Set XTAL32K as the Low Power clock.</div><div class="ttdef"><b>Definition:</b> hw_clk_da1459x.h:374</div></div>
<div class="ttc" id="agroup___h_w___c_l_k_html_gga80b42bde28ce2d446fe9e1895a11c5b2aebab417cd5b504331b20664494f6b4e7"><div class="ttname"><a href="group___h_w___c_l_k.html#gga80b42bde28ce2d446fe9e1895a11c5b2aebab417cd5b504331b20664494f6b4e7">sysclk_DBLR64</a></div><div class="ttdoc">64MHz</div><div class="ttdef"><b>Definition:</b> hw_clk_da1459x.h:132</div></div>
<div class="ttc" id="agroup___b_s_p___d_e_f_i_n_i_t_i_o_n_s_html_ga9fb2882a2b00041e2c0b138aee1cb188"><div class="ttname"><a href="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s.html#ga9fb2882a2b00041e2c0b138aee1cb188">REG_GETF</a></div><div class="ttdeci">#define REG_GETF(base, reg, field)</div><div class="ttdoc">Return the value of a register field.</div><div class="ttdef"><b>Definition:</b> sdk_defs.h:711</div></div>
<div class="ttc" id="agroup___h_w___c_l_k_html_ga88ac627af221d51a16b41623c86170d1"><div class="ttname"><a href="group___h_w___c_l_k.html#ga88ac627af221d51a16b41623c86170d1">hw_clk_disable_rclp</a></div><div class="ttdeci">__STATIC_INLINE void hw_clk_disable_rclp(void)</div><div class="ttdoc">Disable RCLP.</div><div class="ttdef"><b>Definition:</b> hw_clk_da1459x.h:443</div></div>
<div class="ttc" id="agroup___h_w___c_l_k_html_gafcad0bae1d1f54f7553be70b9779dde7"><div class="ttname"><a href="group___h_w___c_l_k.html#gafcad0bae1d1f54f7553be70b9779dde7">hw_clk_disable_sysclk</a></div><div class="ttdeci">__STATIC_INLINE void hw_clk_disable_sysclk(sys_clk_is_t clk)</div><div class="ttdoc">Deactivate a System clock.</div><div class="ttdef"><b>Definition:</b> hw_clk_da1459x.h:765</div></div>
<div class="ttc" id="agroup___h_w___c_l_k_html_ga2fc015f080bb3c75682d74591b2611ee"><div class="ttname"><a href="group___h_w___c_l_k.html#ga2fc015f080bb3c75682d74591b2611ee">hw_clk_enable_sysclk</a></div><div class="ttdeci">__STATIC_INLINE void hw_clk_enable_sysclk(sys_clk_is_t clk)</div><div class="ttdoc">Activate a System clock.</div><div class="ttdef"><b>Definition:</b> hw_clk_da1459x.h:742</div></div>
<div class="ttc" id="agroup___h_w___c_l_k_html_gaa8e35b2c0a4fc51255a82824adc508f3"><div class="ttname"><a href="group___h_w___c_l_k.html#gaa8e35b2c0a4fc51255a82824adc508f3">hw_clk_lp_set_rcx</a></div><div class="ttdeci">__STATIC_INLINE void hw_clk_lp_set_rcx(void)</div><div class="ttdoc">Set RCX as the Low Power clock.</div><div class="ttdef"><b>Definition:</b> hw_clk_da1459x.h:358</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___reg_acc_functions_html_ga4ff59fb9e280d19e79e6875863a65f0a"><div class="ttname"><a href="group___c_m_s_i_s___core___reg_acc_functions.html#ga4ff59fb9e280d19e79e6875863a65f0a">__get_PRIMASK</a></div><div class="ttdeci">__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)</div><div class="ttdoc">Get Priority Mask.</div><div class="ttdef"><b>Definition:</b> cmsis_gcc.h:390</div></div>
<div class="ttc" id="agroup___h_w___c_l_k_html_ga7f4028b0378ff63bed6546b3565fa836"><div class="ttname"><a href="group___h_w___c_l_k.html#ga7f4028b0378ff63bed6546b3565fa836">hw_clk_configure_ext32k_pins</a></div><div class="ttdeci">__STATIC_FORCEINLINE void hw_clk_configure_ext32k_pins(void)</div><div class="ttdoc">Configure pin to connect an external digital clock.</div><div class="ttdef"><b>Definition:</b> hw_clk_da1459x.h:807</div></div>
<div class="ttc" id="agroup___h_w___c_l_k_html_ga2d1a61f5cfd605b3f73a99129214eac5"><div class="ttname"><a href="group___h_w___c_l_k.html#ga2d1a61f5cfd605b3f73a99129214eac5">hw_clk_lp_set_rclp</a></div><div class="ttdeci">__STATIC_INLINE void hw_clk_lp_set_rclp(void)</div><div class="ttdoc">Set RCLP as the Low Power clock.</div><div class="ttdef"><b>Definition:</b> hw_clk_da1459x.h:458</div></div>
<div class="ttc" id="agroup___h_w___c_l_k_html_gga80b42bde28ce2d446fe9e1895a11c5b2ad48c323a4d65e4f2ea55aca0526da4ed"><div class="ttname"><a href="group___h_w___c_l_k.html#gga80b42bde28ce2d446fe9e1895a11c5b2ad48c323a4d65e4f2ea55aca0526da4ed">sysclk_LP</a></div><div class="ttdoc">not applicable</div><div class="ttdef"><b>Definition:</b> hw_clk_da1459x.h:133</div></div>
<div class="ttc" id="agroup___h_w___c_l_k_html_gafecbf1fa760d70f532573ed29e8410b0"><div class="ttname"><a href="group___h_w___c_l_k.html#gafecbf1fa760d70f532573ed29e8410b0">rclp_mode_type</a></div><div class="ttdeci">rclp_mode_type</div><div class="ttdoc">The RCLP mode.</div><div class="ttdef"><b>Definition:</b> hw_clk_da1459x.h:141</div></div>
<div class="ttc" id="agroup___b_s_p___d_e_f_i_n_i_t_i_o_n_s_html_ga329760b67dbf98c65bbf5bad97f87fbd"><div class="ttname"><a href="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s.html#ga329760b67dbf98c65bbf5bad97f87fbd">REG_SET_FIELD</a></div><div class="ttdeci">#define REG_SET_FIELD(base, reg, field, var, val)</div><div class="ttdoc">Set register field value.</div><div class="ttdef"><b>Definition:</b> sdk_defs.h:626</div></div>
<div class="ttc" id="agroup___pos_mask__peripherals_html_ga4bf6e96a85920df70f6824a3eacdef4d"><div class="ttname"><a href="group___pos_mask__peripherals.html#ga4bf6e96a85920df70f6824a3eacdef4d">CRG_TOP_CLK_CTRL_REG_RUNNING_AT_RC32M_Msk</a></div><div class="ttdeci">#define CRG_TOP_CLK_CTRL_REG_RUNNING_AT_RC32M_Msk</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:1957</div></div>
<div class="ttc" id="agroup___h_w___c_l_k_html_ggaa24433c177e14b8d84f1181e054cc585a81ad723ea08d5b0ebbf12d51c4f75415"><div class="ttname"><a href="group___h_w___c_l_k.html#ggaa24433c177e14b8d84f1181e054cc585a81ad723ea08d5b0ebbf12d51c4f75415">ahb_div1</a></div><div class="ttdoc">Divide by 1.</div><div class="ttdef"><b>Definition:</b> hw_clk.h:76</div></div>
<div class="ttc" id="agroup___h_w___c_l_k_html_gab31d5810ab2d7d9768b3ebf054da16c1"><div class="ttname"><a href="group___h_w___c_l_k.html#gab31d5810ab2d7d9768b3ebf054da16c1">hw_clk_calibration_status_irq</a></div><div class="ttdeci">__STATIC_INLINE bool hw_clk_calibration_status_irq(void)</div><div class="ttdoc">Read the status of the clock calibration interrupt.</div><div class="ttdef"><b>Definition:</b> hw_clk_da1459x.h:551</div></div>
<div class="ttc" id="agroup___h_w___c_l_k_html_ga62c3c9a2041ba26d203b7e480e0dcb52"><div class="ttname"><a href="group___h_w___c_l_k.html#ga62c3c9a2041ba26d203b7e480e0dcb52">hw_clk_calibration_clear_irq</a></div><div class="ttdeci">__STATIC_INLINE void hw_clk_calibration_clear_irq(void)</div><div class="ttdoc">Clear the clock calibration interrupt.</div><div class="ttdef"><b>Definition:</b> hw_clk_da1459x.h:541</div></div>
<div class="ttc" id="agroup___c_l_o_c_k___s_e_t_t_i_n_g_s_html_ga8c3595dd30babeaa7ea6345c4037b151"><div class="ttname"><a href="group___c_l_o_c_k___s_e_t_t_i_n_g_s.html#ga8c3595dd30babeaa7ea6345c4037b151">dg_configEXT_LP_IS_DIGITAL</a></div><div class="ttdeci">#define dg_configEXT_LP_IS_DIGITAL</div><div class="ttdoc">External LP type.</div><div class="ttdef"><b>Definition:</b> bsp_defaults.h:174</div></div>
<div class="ttc" id="agroup___h_w___c_l_k_html_ggafecbf1fa760d70f532573ed29e8410b0a02bc8a6c38a762fbc5efc054257dfacc"><div class="ttname"><a href="group___h_w___c_l_k.html#ggafecbf1fa760d70f532573ed29e8410b0a02bc8a6c38a762fbc5efc054257dfacc">RCLP_DEFAULT</a></div><div class="ttdoc">32kHz/512kHz</div><div class="ttdef"><b>Definition:</b> hw_clk_da1459x.h:142</div></div>
<div class="ttc" id="agroup___h_w___c_l_k_html_ga2cdab4930fcd0551ca90d7b8c83dec9d"><div class="ttname"><a href="group___h_w___c_l_k.html#ga2cdab4930fcd0551ca90d7b8c83dec9d">hw_clk_is_xtalm_started</a></div><div class="ttdeci">__STATIC_INLINE bool hw_clk_is_xtalm_started(void)</div><div class="ttdoc">Check if the XTAL32M has settled.</div><div class="ttdef"><b>Definition:</b> hw_clk_da1459x.h:262</div></div>
<div class="ttc" id="agroup___h_w___c_l_k_html_gaae49d94cffe9c77837af61544d1c53f7"><div class="ttname"><a href="group___h_w___c_l_k.html#gaae49d94cffe9c77837af61544d1c53f7">cpu_clk_t</a></div><div class="ttdeci">enum cpu_clk_type cpu_clk_t</div><div class="ttdoc">The CPU clock type (speed)</div></div>
<div class="ttc" id="agroup___b_s_p___d_e_f_i_n_i_t_i_o_n_s_html_gaf2dc82b4be76ae6c4c54d167412d643a"><div class="ttname"><a href="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s.html#gaf2dc82b4be76ae6c4c54d167412d643a">GLOBAL_INT_DISABLE</a></div><div class="ttdeci">#define GLOBAL_INT_DISABLE()</div><div class="ttdoc">Macro to disable all interrupts.</div><div class="ttdef"><b>Definition:</b> sdk_defs.h:452</div></div>
<div class="ttc" id="agroup___h_w___c_l_k_html_ga7e10d8e097535c5b06135faa43066f32"><div class="ttname"><a href="group___h_w___c_l_k.html#ga7e10d8e097535c5b06135faa43066f32">hw_clk_dblr_sys_off</a></div><div class="ttdeci">__STATIC_FORCEINLINE void hw_clk_dblr_sys_off(void)</div><div class="ttdoc">Disable the Doubler.</div><div class="ttdef"><b>Definition:</b> hw_clk_da1459x.h:701</div></div>
<div class="ttc" id="agroup___h_w___c_l_k_html_gae4bed4497d1beb78eda45e33fa2dea24"><div class="ttname"><a href="group___h_w___c_l_k.html#gae4bed4497d1beb78eda45e33fa2dea24">hw_clk_set_sysclk</a></div><div class="ttdeci">__STATIC_INLINE void hw_clk_set_sysclk(sys_clk_is_t mode)</div><div class="ttdoc">Set System clock.</div><div class="ttdef"><b>Definition:</b> hw_clk_da1459x.h:599</div></div>
<div class="ttc" id="agroup___h_w___c_l_k_html_ga1994fd78b6492182f05c141c9a36b56c"><div class="ttname"><a href="group___h_w___c_l_k.html#ga1994fd78b6492182f05c141c9a36b56c">hw_clk_xtalm_configure_cur_set</a></div><div class="ttdeci">int8_t hw_clk_xtalm_configure_cur_set(void)</div><div class="ttdoc">Configure XTAL32M current setting.</div></div>
<div class="ttc" id="agroup___h_w___c_l_k_html_ga22acb4b29e5a6c305be1c1b70d3b373d"><div class="ttname"><a href="group___h_w___c_l_k.html#ga22acb4b29e5a6c305be1c1b70d3b373d">cpu_clk_type</a></div><div class="ttdeci">cpu_clk_type</div><div class="ttdoc">The CPU clock type (speed)</div><div class="ttdef"><b>Definition:</b> hw_clk_da1459x.h:151</div></div>
<div class="ttc" id="agroup___h_w___c_l_k_html_ggafecbf1fa760d70f532573ed29e8410b0a900d0041f7e3f1a4cfc489be6093864d"><div class="ttname"><a href="group___h_w___c_l_k.html#ggafecbf1fa760d70f532573ed29e8410b0a900d0041f7e3f1a4cfc489be6093864d">RCLP_FORCE_FAST</a></div><div class="ttdoc">512kHz</div><div class="ttdef"><b>Definition:</b> hw_clk_da1459x.h:144</div></div>
<div class="ttc" id="agroup___h_w___c_l_k_html_gad3069a70e7a5bf04a01d2568e4ea83fa"><div class="ttname"><a href="group___h_w___c_l_k.html#gad3069a70e7a5bf04a01d2568e4ea83fa">hw_clk_get_system_clock</a></div><div class="ttdeci">__RETAINED_CODE sys_clk_t hw_clk_get_system_clock(void)</div><div class="ttdoc">Get the current system clock.</div></div>
<div class="ttc" id="agroup___h_w___c_l_k_html_ggaa24433c177e14b8d84f1181e054cc585aa05e36f3eb46d1f2640e94271f897ca1"><div class="ttname"><a href="group___h_w___c_l_k.html#ggaa24433c177e14b8d84f1181e054cc585aa05e36f3eb46d1f2640e94271f897ca1">ahb_div16</a></div><div class="ttdoc">Divide by 16.</div><div class="ttdef"><b>Definition:</b> hw_clk.h:80</div></div>
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Apr 1 2025 18:15:24 for SmartSnippets DA1459x SDK by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.16
</small></address>
</body>
</html>
