
*** Running vivado
    with args -log design_for_gpio_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source design_for_gpio_wrapper.tcl -notrace

awk: symbol lookup error: awk: undefined symbol: mpfr_z_sub

****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source design_for_gpio_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 30 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/daniele/Scrivania/Elaborato1_NoInt_Driver_C/gpio_project/gpio_project.srcs/sources_1/bd/design_for_gpio/ip/design_for_gpio_processing_system7_0_1/design_for_gpio_processing_system7_0_1.xdc] for cell 'design_for_gpio_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/daniele/Scrivania/Elaborato1_NoInt_Driver_C/gpio_project/gpio_project.srcs/sources_1/bd/design_for_gpio/ip/design_for_gpio_processing_system7_0_1/design_for_gpio_processing_system7_0_1.xdc] for cell 'design_for_gpio_i/processing_system7_0/inst'
Parsing XDC File [/home/daniele/Scrivania/Elaborato1_NoInt_Driver_C/gpio_project/gpio_project.srcs/sources_1/bd/design_for_gpio/ip/design_for_gpio_rst_ps7_0_100M_0/design_for_gpio_rst_ps7_0_100M_0_board.xdc] for cell 'design_for_gpio_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/daniele/Scrivania/Elaborato1_NoInt_Driver_C/gpio_project/gpio_project.srcs/sources_1/bd/design_for_gpio/ip/design_for_gpio_rst_ps7_0_100M_0/design_for_gpio_rst_ps7_0_100M_0_board.xdc] for cell 'design_for_gpio_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/daniele/Scrivania/Elaborato1_NoInt_Driver_C/gpio_project/gpio_project.srcs/sources_1/bd/design_for_gpio/ip/design_for_gpio_rst_ps7_0_100M_0/design_for_gpio_rst_ps7_0_100M_0.xdc] for cell 'design_for_gpio_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/daniele/Scrivania/Elaborato1_NoInt_Driver_C/gpio_project/gpio_project.srcs/sources_1/bd/design_for_gpio/ip/design_for_gpio_rst_ps7_0_100M_0/design_for_gpio_rst_ps7_0_100M_0.xdc] for cell 'design_for_gpio_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/daniele/Scrivania/Elaborato1_NoInt_Driver_C/gpio_project/gpio_project.srcs/constrs_1/new/pad_location.xdc]
Finished Parsing XDC File [/home/daniele/Scrivania/Elaborato1_NoInt_Driver_C/gpio_project/gpio_project.srcs/constrs_1/new/pad_location.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 12 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 12 instances

link_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1314.719 ; gain = 316.734 ; free physical = 9376 ; free virtual = 12996
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.21 . Memory (MB): peak = 1426.750 ; gain = 112.031 ; free physical = 9331 ; free virtual = 12951
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 19dc9ce5e

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 132f576cd

Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.15 . Memory (MB): peak = 1806.242 ; gain = 0.000 ; free physical = 8999 ; free virtual = 12619

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 14 cells.
Phase 2 Constant propagation | Checksum: 1e8bc78b2

Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:00.39 . Memory (MB): peak = 1806.242 ; gain = 0.000 ; free physical = 8998 ; free virtual = 12618

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 234 unconnected nets.
INFO: [Opt 31-11] Eliminated 324 unconnected cells.
Phase 3 Sweep | Checksum: 188821293

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.76 . Memory (MB): peak = 1806.242 ; gain = 0.000 ; free physical = 8998 ; free virtual = 12618

Phase 4 BUFG optimization
INFO: [Opt 31-12] Eliminated 0 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 4 BUFG optimization | Checksum: 11ff117d1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1806.242 ; gain = 0.000 ; free physical = 8998 ; free virtual = 12618

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1806.242 ; gain = 0.000 ; free physical = 8998 ; free virtual = 12618
Ending Logic Optimization Task | Checksum: 11ff117d1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1806.242 ; gain = 0.000 ; free physical = 8998 ; free virtual = 12618

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 11ff117d1

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1806.242 ; gain = 0.000 ; free physical = 8998 ; free virtual = 12618
INFO: [Common 17-83] Releasing license: Implementation
22 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1806.242 ; gain = 491.523 ; free physical = 8998 ; free virtual = 12618
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1830.254 ; gain = 0.000 ; free physical = 8996 ; free virtual = 12618
INFO: [Common 17-1381] The checkpoint '/home/daniele/Sistemi_Embedded/Esercitazione_7/Driver/Esercitazione_7/Driver_GPIO_Custom/Prima_Tipologia/vivado_project/project_gpio_custom/project_gpio_custom.runs/impl_1/design_for_gpio_wrapper_opt.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/daniele/Sistemi_Embedded/Esercitazione_7/Driver/Esercitazione_7/Driver_GPIO_Custom/Prima_Tipologia/vivado_project/project_gpio_custom/project_gpio_custom.runs/impl_1/design_for_gpio_wrapper_drc_opted.rpt.
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1870.273 ; gain = 0.000 ; free physical = 8983 ; free virtual = 12604
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1870.273 ; gain = 0.000 ; free physical = 8983 ; free virtual = 12604

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 172682181

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1870.273 ; gain = 0.000 ; free physical = 8982 ; free virtual = 12603

Phase 1.2 Build Placer Netlist Model
Phase 1.2 Build Placer Netlist Model | Checksum: 1e2840f7b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1912.934 ; gain = 42.660 ; free physical = 8974 ; free virtual = 12595

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 1e2840f7b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1912.934 ; gain = 42.660 ; free physical = 8974 ; free virtual = 12595
Phase 1 Placer Initialization | Checksum: 1e2840f7b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1912.934 ; gain = 42.660 ; free physical = 8974 ; free virtual = 12595

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 169511b4a

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 1968.961 ; gain = 98.688 ; free physical = 8971 ; free virtual = 12592

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 169511b4a

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 1968.961 ; gain = 98.688 ; free physical = 8971 ; free virtual = 12592

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 13c309e51

Time (s): cpu = 00:00:12 ; elapsed = 00:00:03 . Memory (MB): peak = 1968.961 ; gain = 98.688 ; free physical = 8971 ; free virtual = 12592

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 20b830cca

Time (s): cpu = 00:00:12 ; elapsed = 00:00:03 . Memory (MB): peak = 1968.961 ; gain = 98.688 ; free physical = 8971 ; free virtual = 12592

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 20b830cca

Time (s): cpu = 00:00:12 ; elapsed = 00:00:03 . Memory (MB): peak = 1968.961 ; gain = 98.688 ; free physical = 8971 ; free virtual = 12592

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 1aa552e46

Time (s): cpu = 00:00:12 ; elapsed = 00:00:03 . Memory (MB): peak = 1968.961 ; gain = 98.688 ; free physical = 8971 ; free virtual = 12592

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: c16e40b6

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 1968.961 ; gain = 98.688 ; free physical = 8972 ; free virtual = 12592

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 806a4191

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 1968.961 ; gain = 98.688 ; free physical = 8972 ; free virtual = 12592

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 806a4191

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 1968.961 ; gain = 98.688 ; free physical = 8972 ; free virtual = 12592
Phase 3 Detail Placement | Checksum: 806a4191

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 1968.961 ; gain = 98.688 ; free physical = 8972 ; free virtual = 12592

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.373. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 127386e45

Time (s): cpu = 00:00:14 ; elapsed = 00:00:04 . Memory (MB): peak = 1968.961 ; gain = 98.688 ; free physical = 8972 ; free virtual = 12592
Phase 4.1 Post Commit Optimization | Checksum: 127386e45

Time (s): cpu = 00:00:14 ; elapsed = 00:00:04 . Memory (MB): peak = 1968.961 ; gain = 98.688 ; free physical = 8972 ; free virtual = 12592

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 127386e45

Time (s): cpu = 00:00:15 ; elapsed = 00:00:04 . Memory (MB): peak = 1968.961 ; gain = 98.688 ; free physical = 8972 ; free virtual = 12592

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 127386e45

Time (s): cpu = 00:00:15 ; elapsed = 00:00:04 . Memory (MB): peak = 1968.961 ; gain = 98.688 ; free physical = 8972 ; free virtual = 12592

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1553bd8e8

Time (s): cpu = 00:00:15 ; elapsed = 00:00:04 . Memory (MB): peak = 1968.961 ; gain = 98.688 ; free physical = 8972 ; free virtual = 12592
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1553bd8e8

Time (s): cpu = 00:00:15 ; elapsed = 00:00:04 . Memory (MB): peak = 1968.961 ; gain = 98.688 ; free physical = 8972 ; free virtual = 12592
Ending Placer Task | Checksum: 8f2359ce

Time (s): cpu = 00:00:15 ; elapsed = 00:00:04 . Memory (MB): peak = 1968.961 ; gain = 98.688 ; free physical = 8972 ; free virtual = 12592
INFO: [Common 17-83] Releasing license: Implementation
38 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 1968.961 ; gain = 98.688 ; free physical = 8972 ; free virtual = 12592
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.30 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1968.961 ; gain = 0.000 ; free physical = 8969 ; free virtual = 12593
INFO: [Common 17-1381] The checkpoint '/home/daniele/Sistemi_Embedded/Esercitazione_7/Driver/Esercitazione_7/Driver_GPIO_Custom/Prima_Tipologia/vivado_project/project_gpio_custom/project_gpio_custom.runs/impl_1/design_for_gpio_wrapper_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.16 . Memory (MB): peak = 1968.961 ; gain = 0.000 ; free physical = 8969 ; free virtual = 12591
report_utilization: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.11 . Memory (MB): peak = 1968.961 ; gain = 0.000 ; free physical = 8969 ; free virtual = 12591
report_control_sets: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1968.961 ; gain = 0.000 ; free physical = 8968 ; free virtual = 12590
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 31b86735 ConstDB: 0 ShapeSum: 5d6af299 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 137925f1d

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1968.961 ; gain = 0.000 ; free physical = 8909 ; free virtual = 12531

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 137925f1d

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1968.961 ; gain = 0.000 ; free physical = 8909 ; free virtual = 12531

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 137925f1d

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1968.961 ; gain = 0.000 ; free physical = 8885 ; free virtual = 12507

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 137925f1d

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1968.961 ; gain = 0.000 ; free physical = 8885 ; free virtual = 12507
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 201ce38a7

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1968.961 ; gain = 0.000 ; free physical = 8874 ; free virtual = 12496
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.404  | TNS=0.000  | WHS=-0.157 | THS=-19.782|

Phase 2 Router Initialization | Checksum: 2145ac4cc

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1968.961 ; gain = 0.000 ; free physical = 8874 ; free virtual = 12497

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1568fc93e

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1968.961 ; gain = 0.000 ; free physical = 8874 ; free virtual = 12496

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 101
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: bde04f4e

Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 1968.961 ; gain = 0.000 ; free physical = 8874 ; free virtual = 12496
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.675  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: d871ec3a

Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 1968.961 ; gain = 0.000 ; free physical = 8874 ; free virtual = 12496

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 1416955dd

Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 1968.961 ; gain = 0.000 ; free physical = 8874 ; free virtual = 12496
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.675  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1a259a4ea

Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 1968.961 ; gain = 0.000 ; free physical = 8874 ; free virtual = 12496
Phase 4 Rip-up And Reroute | Checksum: 1a259a4ea

Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 1968.961 ; gain = 0.000 ; free physical = 8874 ; free virtual = 12496

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1a259a4ea

Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 1968.961 ; gain = 0.000 ; free physical = 8874 ; free virtual = 12496

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1a259a4ea

Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 1968.961 ; gain = 0.000 ; free physical = 8874 ; free virtual = 12496
Phase 5 Delay and Skew Optimization | Checksum: 1a259a4ea

Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 1968.961 ; gain = 0.000 ; free physical = 8874 ; free virtual = 12496

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1d07c46cf

Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 1968.961 ; gain = 0.000 ; free physical = 8874 ; free virtual = 12496
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.675  | TNS=0.000  | WHS=0.021  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1838d7a13

Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 1968.961 ; gain = 0.000 ; free physical = 8874 ; free virtual = 12496
Phase 6 Post Hold Fix | Checksum: 1838d7a13

Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 1968.961 ; gain = 0.000 ; free physical = 8874 ; free virtual = 12496

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.645974 %
  Global Horizontal Routing Utilization  = 0.944393 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 16da68c04

Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 1968.961 ; gain = 0.000 ; free physical = 8874 ; free virtual = 12496

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 16da68c04

Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 1968.961 ; gain = 0.000 ; free physical = 8871 ; free virtual = 12493

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 13b90763b

Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 1968.961 ; gain = 0.000 ; free physical = 8871 ; free virtual = 12493

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.675  | TNS=0.000  | WHS=0.021  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 13b90763b

Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 1968.961 ; gain = 0.000 ; free physical = 8871 ; free virtual = 12493
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 1968.961 ; gain = 0.000 ; free physical = 8871 ; free virtual = 12493

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
52 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:11 . Memory (MB): peak = 1968.961 ; gain = 0.000 ; free physical = 8871 ; free virtual = 12493
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.11 . Memory (MB): peak = 1968.961 ; gain = 0.000 ; free physical = 8866 ; free virtual = 12493
INFO: [Common 17-1381] The checkpoint '/home/daniele/Sistemi_Embedded/Esercitazione_7/Driver/Esercitazione_7/Driver_GPIO_Custom/Prima_Tipologia/vivado_project/project_gpio_custom/project_gpio_custom.runs/impl_1/design_for_gpio_wrapper_routed.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/daniele/Sistemi_Embedded/Esercitazione_7/Driver/Esercitazione_7/Driver_GPIO_Custom/Prima_Tipologia/vivado_project/project_gpio_custom/project_gpio_custom.runs/impl_1/design_for_gpio_wrapper_drc_routed.rpt.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/daniele/Sistemi_Embedded/Esercitazione_7/Driver/Esercitazione_7/Driver_GPIO_Custom/Prima_Tipologia/vivado_project/project_gpio_custom/project_gpio_custom.runs/impl_1/design_for_gpio_wrapper_methodology_drc_routed.rpt.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
Command: report_power -file design_for_gpio_wrapper_power_routed.rpt -pb design_for_gpio_wrapper_power_summary_routed.pb -rpx design_for_gpio_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
62 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
Command: write_bitstream -force -no_partial_bitfile design_for_gpio_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_for_gpio_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
69 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 2262.906 ; gain = 198.891 ; free physical = 8271 ; free virtual = 11909
INFO: [Common 17-206] Exiting Vivado at Sun Jul  9 15:25:36 2017...
