{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1508901689219 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1508901689225 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 24 23:21:29 2017 " "Processing started: Tue Oct 24 23:21:29 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1508901689225 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508901689225 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off hw9 -c hw9 " "Command: quartus_map --read_settings_files=on --write_settings_files=off hw9 -c hw9" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508901689225 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1508901689533 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1508901689533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/ece2504/homework09/src/hw9p4.v 1 1 " "Found 1 design units, including 1 entities, in source file /github/ece2504/homework09/src/hw9p4.v" { { "Info" "ISGN_ENTITY_NAME" "1 comb_ckt_2 " "Found entity 1: comb_ckt_2" {  } { { "../src/hw9p4.v" "" { Text "D:/GitHub/ECE2504/Homework09/src/hw9p4.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508901698915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508901698915 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "hw9p8.v(14) " "Verilog HDL Module Instantiation warning at hw9p8.v(14): ignored dangling comma in List of Port Connections" {  } { { "../src/hw9p8.v" "" { Text "D:/GitHub/ECE2504/Homework09/src/hw9p8.v" 14 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1508901698916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/ece2504/homework09/src/hw9p8.v 1 1 " "Found 1 design units, including 1 entities, in source file /github/ece2504/homework09/src/hw9p8.v" { { "Info" "ISGN_ENTITY_NAME" "1 case_study_2 " "Found entity 1: case_study_2" {  } { { "../src/hw9p8.v" "" { Text "D:/GitHub/ECE2504/Homework09/src/hw9p8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508901698916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508901698916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/ece2504/homework09/src/hw9p6.v 1 1 " "Found 1 design units, including 1 entities, in source file /github/ece2504/homework09/src/hw9p6.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplexer_4_to_1_cf_v " "Found entity 1: multiplexer_4_to_1_cf_v" {  } { { "../src/hw9p6.v" "" { Text "D:/GitHub/ECE2504/Homework09/src/hw9p6.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508901698917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508901698917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/ece2504/homework09/src/hw9p7.v 1 1 " "Found 1 design units, including 1 entities, in source file /github/ece2504/homework09/src/hw9p7.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_3_to_8 " "Found entity 1: decoder_3_to_8" {  } { { "../src/hw9p7.v" "" { Text "D:/GitHub/ECE2504/Homework09/src/hw9p7.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508901698918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508901698918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/ece2504/homework09/src/hw9p3.v 1 1 " "Found 1 design units, including 1 entities, in source file /github/ece2504/homework09/src/hw9p3.v" { { "Info" "ISGN_ENTITY_NAME" "1 p3_comb_ckt " "Found entity 1: p3_comb_ckt" {  } { { "../src/hw9p3.v" "" { Text "D:/GitHub/ECE2504/Homework09/src/hw9p3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508901698919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508901698919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/ece2504/homework09/src/hw9p1.v 3 3 " "Found 3 design units, including 3 entities, in source file /github/ece2504/homework09/src/hw9p1.v" { { "Info" "ISGN_ENTITY_NAME" "1 half_adder " "Found entity 1: half_adder" {  } { { "../src/hw9p1.v" "" { Text "D:/GitHub/ECE2504/Homework09/src/hw9p1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508901698920 ""} { "Info" "ISGN_ENTITY_NAME" "2 full_adder " "Found entity 2: full_adder" {  } { { "../src/hw9p1.v" "" { Text "D:/GitHub/ECE2504/Homework09/src/hw9p1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508901698920 ""} { "Info" "ISGN_ENTITY_NAME" "3 ripple_carry_adder " "Found entity 3: ripple_carry_adder" {  } { { "../src/hw9p1.v" "" { Text "D:/GitHub/ECE2504/Homework09/src/hw9p1.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508901698920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508901698920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw9.bdf 1 1 " "Found 1 design units, including 1 entities, in source file hw9.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 hw9 " "Found entity 1: hw9" {  } { { "hw9.bdf" "" { Schematic "D:/GitHub/ECE2504/Homework09/quartus/hw9.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508901698921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508901698921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/ece2504/schematics/hw9p2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /github/ece2504/schematics/hw9p2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 hw9p2 " "Found entity 1: hw9p2" {  } { { "../../schematics/hw9p2.bdf" "" { Schematic "D:/GitHub/ECE2504/schematics/hw9p2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508901698921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508901698921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/ece2504/schematics/hw9p3.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /github/ece2504/schematics/hw9p3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 hw9p3 " "Found entity 1: hw9p3" {  } { { "../../schematics/hw9p3.bdf" "" { Schematic "D:/GitHub/ECE2504/schematics/hw9p3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508901698922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508901698922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/ece2504/schematics/hw9p4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /github/ece2504/schematics/hw9p4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 hw9p4 " "Found entity 1: hw9p4" {  } { { "../../schematics/hw9p4.bdf" "" { Schematic "D:/GitHub/ECE2504/schematics/hw9p4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508901698923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508901698923 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "hw9 " "Elaborating entity \"hw9\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1508901698949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comb_ckt_2 comb_ckt_2:inst12 " "Elaborating entity \"comb_ckt_2\" for hierarchy \"comb_ckt_2:inst12\"" {  } { { "hw9.bdf" "inst12" { Schematic "D:/GitHub/ECE2504/Homework09/quartus/hw9.bdf" { { 440 704 816 584 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508901698951 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1508901699525 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1508901700073 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508901700073 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "10 " "Implemented 10 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1508901700143 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1508901700143 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3 " "Implemented 3 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1508901700143 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1508901700143 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "640 " "Peak virtual memory: 640 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1508901700182 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 24 23:21:40 2017 " "Processing ended: Tue Oct 24 23:21:40 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1508901700182 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1508901700182 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1508901700182 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1508901700182 ""}
