
cviceni1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000036a0  080001bc  080001bc  000011bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000070  0800385c  0800385c  0000485c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080038cc  080038cc  0000500c  2**0
                  CONTENTS
  4 .ARM          00000008  080038cc  080038cc  000048cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080038d4  080038d4  0000500c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080038d4  080038d4  000048d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080038d8  080038d8  000048d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20040000  080038dc  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000148  2004000c  080038e8  0000500c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20040154  080038e8  00005154  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000500c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000c761  00000000  00000000  0000503c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001ab9  00000000  00000000  0001179d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000009e0  00000000  00000000  00013258  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000799  00000000  00000000  00013c38  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00028619  00000000  00000000  000143d1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000c5b1  00000000  00000000  0003c9ea  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f97d9  00000000  00000000  00048f9b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00142774  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000027e0  00000000  00000000  001427b8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005e  00000000  00000000  00144f98  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001bc <__do_global_dtors_aux>:
 80001bc:	b510      	push	{r4, lr}
 80001be:	4c05      	ldr	r4, [pc, #20]	@ (80001d4 <__do_global_dtors_aux+0x18>)
 80001c0:	7823      	ldrb	r3, [r4, #0]
 80001c2:	b933      	cbnz	r3, 80001d2 <__do_global_dtors_aux+0x16>
 80001c4:	4b04      	ldr	r3, [pc, #16]	@ (80001d8 <__do_global_dtors_aux+0x1c>)
 80001c6:	b113      	cbz	r3, 80001ce <__do_global_dtors_aux+0x12>
 80001c8:	4804      	ldr	r0, [pc, #16]	@ (80001dc <__do_global_dtors_aux+0x20>)
 80001ca:	f3af 8000 	nop.w
 80001ce:	2301      	movs	r3, #1
 80001d0:	7023      	strb	r3, [r4, #0]
 80001d2:	bd10      	pop	{r4, pc}
 80001d4:	2004000c 	.word	0x2004000c
 80001d8:	00000000 	.word	0x00000000
 80001dc:	08003844 	.word	0x08003844

080001e0 <frame_dummy>:
 80001e0:	b508      	push	{r3, lr}
 80001e2:	4b03      	ldr	r3, [pc, #12]	@ (80001f0 <frame_dummy+0x10>)
 80001e4:	b11b      	cbz	r3, 80001ee <frame_dummy+0xe>
 80001e6:	4903      	ldr	r1, [pc, #12]	@ (80001f4 <frame_dummy+0x14>)
 80001e8:	4803      	ldr	r0, [pc, #12]	@ (80001f8 <frame_dummy+0x18>)
 80001ea:	f3af 8000 	nop.w
 80001ee:	bd08      	pop	{r3, pc}
 80001f0:	00000000 	.word	0x00000000
 80001f4:	20040010 	.word	0x20040010
 80001f8:	08003844 	.word	0x08003844

080001fc <__aeabi_uldivmod>:
 80001fc:	b953      	cbnz	r3, 8000214 <__aeabi_uldivmod+0x18>
 80001fe:	b94a      	cbnz	r2, 8000214 <__aeabi_uldivmod+0x18>
 8000200:	2900      	cmp	r1, #0
 8000202:	bf08      	it	eq
 8000204:	2800      	cmpeq	r0, #0
 8000206:	bf1c      	itt	ne
 8000208:	f04f 31ff 	movne.w	r1, #4294967295
 800020c:	f04f 30ff 	movne.w	r0, #4294967295
 8000210:	f000 b96a 	b.w	80004e8 <__aeabi_idiv0>
 8000214:	f1ad 0c08 	sub.w	ip, sp, #8
 8000218:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800021c:	f000 f806 	bl	800022c <__udivmoddi4>
 8000220:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000224:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000228:	b004      	add	sp, #16
 800022a:	4770      	bx	lr

0800022c <__udivmoddi4>:
 800022c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000230:	9d08      	ldr	r5, [sp, #32]
 8000232:	460c      	mov	r4, r1
 8000234:	2b00      	cmp	r3, #0
 8000236:	d14e      	bne.n	80002d6 <__udivmoddi4+0xaa>
 8000238:	4694      	mov	ip, r2
 800023a:	458c      	cmp	ip, r1
 800023c:	4686      	mov	lr, r0
 800023e:	fab2 f282 	clz	r2, r2
 8000242:	d962      	bls.n	800030a <__udivmoddi4+0xde>
 8000244:	b14a      	cbz	r2, 800025a <__udivmoddi4+0x2e>
 8000246:	f1c2 0320 	rsb	r3, r2, #32
 800024a:	4091      	lsls	r1, r2
 800024c:	fa20 f303 	lsr.w	r3, r0, r3
 8000250:	fa0c fc02 	lsl.w	ip, ip, r2
 8000254:	4319      	orrs	r1, r3
 8000256:	fa00 fe02 	lsl.w	lr, r0, r2
 800025a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800025e:	fa1f f68c 	uxth.w	r6, ip
 8000262:	fbb1 f4f7 	udiv	r4, r1, r7
 8000266:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800026a:	fb07 1114 	mls	r1, r7, r4, r1
 800026e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000272:	fb04 f106 	mul.w	r1, r4, r6
 8000276:	4299      	cmp	r1, r3
 8000278:	d90a      	bls.n	8000290 <__udivmoddi4+0x64>
 800027a:	eb1c 0303 	adds.w	r3, ip, r3
 800027e:	f104 30ff 	add.w	r0, r4, #4294967295
 8000282:	f080 8112 	bcs.w	80004aa <__udivmoddi4+0x27e>
 8000286:	4299      	cmp	r1, r3
 8000288:	f240 810f 	bls.w	80004aa <__udivmoddi4+0x27e>
 800028c:	3c02      	subs	r4, #2
 800028e:	4463      	add	r3, ip
 8000290:	1a59      	subs	r1, r3, r1
 8000292:	fa1f f38e 	uxth.w	r3, lr
 8000296:	fbb1 f0f7 	udiv	r0, r1, r7
 800029a:	fb07 1110 	mls	r1, r7, r0, r1
 800029e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002a2:	fb00 f606 	mul.w	r6, r0, r6
 80002a6:	429e      	cmp	r6, r3
 80002a8:	d90a      	bls.n	80002c0 <__udivmoddi4+0x94>
 80002aa:	eb1c 0303 	adds.w	r3, ip, r3
 80002ae:	f100 31ff 	add.w	r1, r0, #4294967295
 80002b2:	f080 80fc 	bcs.w	80004ae <__udivmoddi4+0x282>
 80002b6:	429e      	cmp	r6, r3
 80002b8:	f240 80f9 	bls.w	80004ae <__udivmoddi4+0x282>
 80002bc:	4463      	add	r3, ip
 80002be:	3802      	subs	r0, #2
 80002c0:	1b9b      	subs	r3, r3, r6
 80002c2:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 80002c6:	2100      	movs	r1, #0
 80002c8:	b11d      	cbz	r5, 80002d2 <__udivmoddi4+0xa6>
 80002ca:	40d3      	lsrs	r3, r2
 80002cc:	2200      	movs	r2, #0
 80002ce:	e9c5 3200 	strd	r3, r2, [r5]
 80002d2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002d6:	428b      	cmp	r3, r1
 80002d8:	d905      	bls.n	80002e6 <__udivmoddi4+0xba>
 80002da:	b10d      	cbz	r5, 80002e0 <__udivmoddi4+0xb4>
 80002dc:	e9c5 0100 	strd	r0, r1, [r5]
 80002e0:	2100      	movs	r1, #0
 80002e2:	4608      	mov	r0, r1
 80002e4:	e7f5      	b.n	80002d2 <__udivmoddi4+0xa6>
 80002e6:	fab3 f183 	clz	r1, r3
 80002ea:	2900      	cmp	r1, #0
 80002ec:	d146      	bne.n	800037c <__udivmoddi4+0x150>
 80002ee:	42a3      	cmp	r3, r4
 80002f0:	d302      	bcc.n	80002f8 <__udivmoddi4+0xcc>
 80002f2:	4290      	cmp	r0, r2
 80002f4:	f0c0 80f0 	bcc.w	80004d8 <__udivmoddi4+0x2ac>
 80002f8:	1a86      	subs	r6, r0, r2
 80002fa:	eb64 0303 	sbc.w	r3, r4, r3
 80002fe:	2001      	movs	r0, #1
 8000300:	2d00      	cmp	r5, #0
 8000302:	d0e6      	beq.n	80002d2 <__udivmoddi4+0xa6>
 8000304:	e9c5 6300 	strd	r6, r3, [r5]
 8000308:	e7e3      	b.n	80002d2 <__udivmoddi4+0xa6>
 800030a:	2a00      	cmp	r2, #0
 800030c:	f040 8090 	bne.w	8000430 <__udivmoddi4+0x204>
 8000310:	eba1 040c 	sub.w	r4, r1, ip
 8000314:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000318:	fa1f f78c 	uxth.w	r7, ip
 800031c:	2101      	movs	r1, #1
 800031e:	fbb4 f6f8 	udiv	r6, r4, r8
 8000322:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000326:	fb08 4416 	mls	r4, r8, r6, r4
 800032a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800032e:	fb07 f006 	mul.w	r0, r7, r6
 8000332:	4298      	cmp	r0, r3
 8000334:	d908      	bls.n	8000348 <__udivmoddi4+0x11c>
 8000336:	eb1c 0303 	adds.w	r3, ip, r3
 800033a:	f106 34ff 	add.w	r4, r6, #4294967295
 800033e:	d202      	bcs.n	8000346 <__udivmoddi4+0x11a>
 8000340:	4298      	cmp	r0, r3
 8000342:	f200 80cd 	bhi.w	80004e0 <__udivmoddi4+0x2b4>
 8000346:	4626      	mov	r6, r4
 8000348:	1a1c      	subs	r4, r3, r0
 800034a:	fa1f f38e 	uxth.w	r3, lr
 800034e:	fbb4 f0f8 	udiv	r0, r4, r8
 8000352:	fb08 4410 	mls	r4, r8, r0, r4
 8000356:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800035a:	fb00 f707 	mul.w	r7, r0, r7
 800035e:	429f      	cmp	r7, r3
 8000360:	d908      	bls.n	8000374 <__udivmoddi4+0x148>
 8000362:	eb1c 0303 	adds.w	r3, ip, r3
 8000366:	f100 34ff 	add.w	r4, r0, #4294967295
 800036a:	d202      	bcs.n	8000372 <__udivmoddi4+0x146>
 800036c:	429f      	cmp	r7, r3
 800036e:	f200 80b0 	bhi.w	80004d2 <__udivmoddi4+0x2a6>
 8000372:	4620      	mov	r0, r4
 8000374:	1bdb      	subs	r3, r3, r7
 8000376:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800037a:	e7a5      	b.n	80002c8 <__udivmoddi4+0x9c>
 800037c:	f1c1 0620 	rsb	r6, r1, #32
 8000380:	408b      	lsls	r3, r1
 8000382:	fa22 f706 	lsr.w	r7, r2, r6
 8000386:	431f      	orrs	r7, r3
 8000388:	fa20 fc06 	lsr.w	ip, r0, r6
 800038c:	fa04 f301 	lsl.w	r3, r4, r1
 8000390:	ea43 030c 	orr.w	r3, r3, ip
 8000394:	40f4      	lsrs	r4, r6
 8000396:	fa00 f801 	lsl.w	r8, r0, r1
 800039a:	0c38      	lsrs	r0, r7, #16
 800039c:	ea4f 4913 	mov.w	r9, r3, lsr #16
 80003a0:	fbb4 fef0 	udiv	lr, r4, r0
 80003a4:	fa1f fc87 	uxth.w	ip, r7
 80003a8:	fb00 441e 	mls	r4, r0, lr, r4
 80003ac:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80003b0:	fb0e f90c 	mul.w	r9, lr, ip
 80003b4:	45a1      	cmp	r9, r4
 80003b6:	fa02 f201 	lsl.w	r2, r2, r1
 80003ba:	d90a      	bls.n	80003d2 <__udivmoddi4+0x1a6>
 80003bc:	193c      	adds	r4, r7, r4
 80003be:	f10e 3aff 	add.w	sl, lr, #4294967295
 80003c2:	f080 8084 	bcs.w	80004ce <__udivmoddi4+0x2a2>
 80003c6:	45a1      	cmp	r9, r4
 80003c8:	f240 8081 	bls.w	80004ce <__udivmoddi4+0x2a2>
 80003cc:	f1ae 0e02 	sub.w	lr, lr, #2
 80003d0:	443c      	add	r4, r7
 80003d2:	eba4 0409 	sub.w	r4, r4, r9
 80003d6:	fa1f f983 	uxth.w	r9, r3
 80003da:	fbb4 f3f0 	udiv	r3, r4, r0
 80003de:	fb00 4413 	mls	r4, r0, r3, r4
 80003e2:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80003e6:	fb03 fc0c 	mul.w	ip, r3, ip
 80003ea:	45a4      	cmp	ip, r4
 80003ec:	d907      	bls.n	80003fe <__udivmoddi4+0x1d2>
 80003ee:	193c      	adds	r4, r7, r4
 80003f0:	f103 30ff 	add.w	r0, r3, #4294967295
 80003f4:	d267      	bcs.n	80004c6 <__udivmoddi4+0x29a>
 80003f6:	45a4      	cmp	ip, r4
 80003f8:	d965      	bls.n	80004c6 <__udivmoddi4+0x29a>
 80003fa:	3b02      	subs	r3, #2
 80003fc:	443c      	add	r4, r7
 80003fe:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000402:	fba0 9302 	umull	r9, r3, r0, r2
 8000406:	eba4 040c 	sub.w	r4, r4, ip
 800040a:	429c      	cmp	r4, r3
 800040c:	46ce      	mov	lr, r9
 800040e:	469c      	mov	ip, r3
 8000410:	d351      	bcc.n	80004b6 <__udivmoddi4+0x28a>
 8000412:	d04e      	beq.n	80004b2 <__udivmoddi4+0x286>
 8000414:	b155      	cbz	r5, 800042c <__udivmoddi4+0x200>
 8000416:	ebb8 030e 	subs.w	r3, r8, lr
 800041a:	eb64 040c 	sbc.w	r4, r4, ip
 800041e:	fa04 f606 	lsl.w	r6, r4, r6
 8000422:	40cb      	lsrs	r3, r1
 8000424:	431e      	orrs	r6, r3
 8000426:	40cc      	lsrs	r4, r1
 8000428:	e9c5 6400 	strd	r6, r4, [r5]
 800042c:	2100      	movs	r1, #0
 800042e:	e750      	b.n	80002d2 <__udivmoddi4+0xa6>
 8000430:	f1c2 0320 	rsb	r3, r2, #32
 8000434:	fa20 f103 	lsr.w	r1, r0, r3
 8000438:	fa0c fc02 	lsl.w	ip, ip, r2
 800043c:	fa24 f303 	lsr.w	r3, r4, r3
 8000440:	4094      	lsls	r4, r2
 8000442:	430c      	orrs	r4, r1
 8000444:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000448:	fa00 fe02 	lsl.w	lr, r0, r2
 800044c:	fa1f f78c 	uxth.w	r7, ip
 8000450:	fbb3 f0f8 	udiv	r0, r3, r8
 8000454:	fb08 3110 	mls	r1, r8, r0, r3
 8000458:	0c23      	lsrs	r3, r4, #16
 800045a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800045e:	fb00 f107 	mul.w	r1, r0, r7
 8000462:	4299      	cmp	r1, r3
 8000464:	d908      	bls.n	8000478 <__udivmoddi4+0x24c>
 8000466:	eb1c 0303 	adds.w	r3, ip, r3
 800046a:	f100 36ff 	add.w	r6, r0, #4294967295
 800046e:	d22c      	bcs.n	80004ca <__udivmoddi4+0x29e>
 8000470:	4299      	cmp	r1, r3
 8000472:	d92a      	bls.n	80004ca <__udivmoddi4+0x29e>
 8000474:	3802      	subs	r0, #2
 8000476:	4463      	add	r3, ip
 8000478:	1a5b      	subs	r3, r3, r1
 800047a:	b2a4      	uxth	r4, r4
 800047c:	fbb3 f1f8 	udiv	r1, r3, r8
 8000480:	fb08 3311 	mls	r3, r8, r1, r3
 8000484:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000488:	fb01 f307 	mul.w	r3, r1, r7
 800048c:	42a3      	cmp	r3, r4
 800048e:	d908      	bls.n	80004a2 <__udivmoddi4+0x276>
 8000490:	eb1c 0404 	adds.w	r4, ip, r4
 8000494:	f101 36ff 	add.w	r6, r1, #4294967295
 8000498:	d213      	bcs.n	80004c2 <__udivmoddi4+0x296>
 800049a:	42a3      	cmp	r3, r4
 800049c:	d911      	bls.n	80004c2 <__udivmoddi4+0x296>
 800049e:	3902      	subs	r1, #2
 80004a0:	4464      	add	r4, ip
 80004a2:	1ae4      	subs	r4, r4, r3
 80004a4:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80004a8:	e739      	b.n	800031e <__udivmoddi4+0xf2>
 80004aa:	4604      	mov	r4, r0
 80004ac:	e6f0      	b.n	8000290 <__udivmoddi4+0x64>
 80004ae:	4608      	mov	r0, r1
 80004b0:	e706      	b.n	80002c0 <__udivmoddi4+0x94>
 80004b2:	45c8      	cmp	r8, r9
 80004b4:	d2ae      	bcs.n	8000414 <__udivmoddi4+0x1e8>
 80004b6:	ebb9 0e02 	subs.w	lr, r9, r2
 80004ba:	eb63 0c07 	sbc.w	ip, r3, r7
 80004be:	3801      	subs	r0, #1
 80004c0:	e7a8      	b.n	8000414 <__udivmoddi4+0x1e8>
 80004c2:	4631      	mov	r1, r6
 80004c4:	e7ed      	b.n	80004a2 <__udivmoddi4+0x276>
 80004c6:	4603      	mov	r3, r0
 80004c8:	e799      	b.n	80003fe <__udivmoddi4+0x1d2>
 80004ca:	4630      	mov	r0, r6
 80004cc:	e7d4      	b.n	8000478 <__udivmoddi4+0x24c>
 80004ce:	46d6      	mov	lr, sl
 80004d0:	e77f      	b.n	80003d2 <__udivmoddi4+0x1a6>
 80004d2:	4463      	add	r3, ip
 80004d4:	3802      	subs	r0, #2
 80004d6:	e74d      	b.n	8000374 <__udivmoddi4+0x148>
 80004d8:	4606      	mov	r6, r0
 80004da:	4623      	mov	r3, r4
 80004dc:	4608      	mov	r0, r1
 80004de:	e70f      	b.n	8000300 <__udivmoddi4+0xd4>
 80004e0:	3e02      	subs	r6, #2
 80004e2:	4463      	add	r3, ip
 80004e4:	e730      	b.n	8000348 <__udivmoddi4+0x11c>
 80004e6:	bf00      	nop

080004e8 <__aeabi_idiv0>:
 80004e8:	4770      	bx	lr
 80004ea:	bf00      	nop

080004ec <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80004ec:	b580      	push	{r7, lr}
 80004ee:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80004f0:	f000 fb21 	bl	8000b36 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80004f4:	f000 f834 	bl	8000560 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80004f8:	f000 f91e 	bl	8000738 <MX_GPIO_Init>
  MX_LPUART1_UART_Init();
 80004fc:	f000 f882 	bl	8000604 <MX_LPUART1_UART_Init>
  MX_USART3_UART_Init();
 8000500:	f000 f8ce 	bl	80006a0 <MX_USART3_UART_Init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	  HAL_GPIO_WritePin(LD1_GPIO_Port, LD1_Pin, GPIO_PIN_SET);
 8000504:	2201      	movs	r2, #1
 8000506:	2110      	movs	r1, #16
 8000508:	4813      	ldr	r0, [pc, #76]	@ (8000558 <main+0x6c>)
 800050a:	f000 fe25 	bl	8001158 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_SET);
 800050e:	2201      	movs	r2, #1
 8000510:	2180      	movs	r1, #128	@ 0x80
 8000512:	4812      	ldr	r0, [pc, #72]	@ (800055c <main+0x70>)
 8000514:	f000 fe20 	bl	8001158 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_SET);
 8000518:	2201      	movs	r2, #1
 800051a:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800051e:	480f      	ldr	r0, [pc, #60]	@ (800055c <main+0x70>)
 8000520:	f000 fe1a 	bl	8001158 <HAL_GPIO_WritePin>
	  HAL_Delay(500);
 8000524:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000528:	f000 fb7a 	bl	8000c20 <HAL_Delay>
	  HAL_GPIO_WritePin(LD1_GPIO_Port, LD1_Pin, GPIO_PIN_RESET);
 800052c:	2200      	movs	r2, #0
 800052e:	2110      	movs	r1, #16
 8000530:	4809      	ldr	r0, [pc, #36]	@ (8000558 <main+0x6c>)
 8000532:	f000 fe11 	bl	8001158 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000536:	2200      	movs	r2, #0
 8000538:	2180      	movs	r1, #128	@ 0x80
 800053a:	4808      	ldr	r0, [pc, #32]	@ (800055c <main+0x70>)
 800053c:	f000 fe0c 	bl	8001158 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_RESET);
 8000540:	2200      	movs	r2, #0
 8000542:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000546:	4805      	ldr	r0, [pc, #20]	@ (800055c <main+0x70>)
 8000548:	f000 fe06 	bl	8001158 <HAL_GPIO_WritePin>
	  HAL_Delay(500);
 800054c:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000550:	f000 fb66 	bl	8000c20 <HAL_Delay>
	  HAL_GPIO_WritePin(LD1_GPIO_Port, LD1_Pin, GPIO_PIN_SET);
 8000554:	bf00      	nop
 8000556:	e7d5      	b.n	8000504 <main+0x18>
 8000558:	48001800 	.word	0x48001800
 800055c:	48000400 	.word	0x48000400

08000560 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000560:	b580      	push	{r7, lr}
 8000562:	b096      	sub	sp, #88	@ 0x58
 8000564:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000566:	f107 0314 	add.w	r3, r7, #20
 800056a:	2244      	movs	r2, #68	@ 0x44
 800056c:	2100      	movs	r1, #0
 800056e:	4618      	mov	r0, r3
 8000570:	f003 f93c 	bl	80037ec <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000574:	463b      	mov	r3, r7
 8000576:	2200      	movs	r2, #0
 8000578:	601a      	str	r2, [r3, #0]
 800057a:	605a      	str	r2, [r3, #4]
 800057c:	609a      	str	r2, [r3, #8]
 800057e:	60da      	str	r2, [r3, #12]
 8000580:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST) != HAL_OK)
 8000582:	2000      	movs	r0, #0
 8000584:	f000 fe20 	bl	80011c8 <HAL_PWREx_ControlVoltageScaling>
 8000588:	4603      	mov	r3, r0
 800058a:	2b00      	cmp	r3, #0
 800058c:	d001      	beq.n	8000592 <SystemClock_Config+0x32>
  {
    Error_Handler();
 800058e:	f000 f997 	bl	80008c0 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000592:	2302      	movs	r3, #2
 8000594:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000596:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800059a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800059c:	2340      	movs	r3, #64	@ 0x40
 800059e:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80005a0:	2302      	movs	r3, #2
 80005a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80005a4:	2302      	movs	r3, #2
 80005a6:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 2;
 80005a8:	2302      	movs	r3, #2
 80005aa:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 30;
 80005ac:	231e      	movs	r3, #30
 80005ae:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80005b0:	2302      	movs	r3, #2
 80005b2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80005b4:	2302      	movs	r3, #2
 80005b6:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80005b8:	2302      	movs	r3, #2
 80005ba:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80005bc:	f107 0314 	add.w	r3, r7, #20
 80005c0:	4618      	mov	r0, r3
 80005c2:	f000 feb5 	bl	8001330 <HAL_RCC_OscConfig>
 80005c6:	4603      	mov	r3, r0
 80005c8:	2b00      	cmp	r3, #0
 80005ca:	d001      	beq.n	80005d0 <SystemClock_Config+0x70>
  {
    Error_Handler();
 80005cc:	f000 f978 	bl	80008c0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80005d0:	230f      	movs	r3, #15
 80005d2:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80005d4:	2303      	movs	r3, #3
 80005d6:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80005d8:	2300      	movs	r3, #0
 80005da:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80005dc:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80005e0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80005e2:	2300      	movs	r3, #0
 80005e4:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80005e6:	463b      	mov	r3, r7
 80005e8:	2105      	movs	r1, #5
 80005ea:	4618      	mov	r0, r3
 80005ec:	f001 faba 	bl	8001b64 <HAL_RCC_ClockConfig>
 80005f0:	4603      	mov	r3, r0
 80005f2:	2b00      	cmp	r3, #0
 80005f4:	d001      	beq.n	80005fa <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80005f6:	f000 f963 	bl	80008c0 <Error_Handler>
  }
}
 80005fa:	bf00      	nop
 80005fc:	3758      	adds	r7, #88	@ 0x58
 80005fe:	46bd      	mov	sp, r7
 8000600:	bd80      	pop	{r7, pc}
	...

08000604 <MX_LPUART1_UART_Init>:
  * @brief LPUART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPUART1_UART_Init(void)
{
 8000604:	b580      	push	{r7, lr}
 8000606:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 8000608:	4b22      	ldr	r3, [pc, #136]	@ (8000694 <MX_LPUART1_UART_Init+0x90>)
 800060a:	4a23      	ldr	r2, [pc, #140]	@ (8000698 <MX_LPUART1_UART_Init+0x94>)
 800060c:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 209700;
 800060e:	4b21      	ldr	r3, [pc, #132]	@ (8000694 <MX_LPUART1_UART_Init+0x90>)
 8000610:	4a22      	ldr	r2, [pc, #136]	@ (800069c <MX_LPUART1_UART_Init+0x98>)
 8000612:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_7B;
 8000614:	4b1f      	ldr	r3, [pc, #124]	@ (8000694 <MX_LPUART1_UART_Init+0x90>)
 8000616:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800061a:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 800061c:	4b1d      	ldr	r3, [pc, #116]	@ (8000694 <MX_LPUART1_UART_Init+0x90>)
 800061e:	2200      	movs	r2, #0
 8000620:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 8000622:	4b1c      	ldr	r3, [pc, #112]	@ (8000694 <MX_LPUART1_UART_Init+0x90>)
 8000624:	2200      	movs	r2, #0
 8000626:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8000628:	4b1a      	ldr	r3, [pc, #104]	@ (8000694 <MX_LPUART1_UART_Init+0x90>)
 800062a:	220c      	movs	r2, #12
 800062c:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800062e:	4b19      	ldr	r3, [pc, #100]	@ (8000694 <MX_LPUART1_UART_Init+0x90>)
 8000630:	2200      	movs	r2, #0
 8000632:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000634:	4b17      	ldr	r3, [pc, #92]	@ (8000694 <MX_LPUART1_UART_Init+0x90>)
 8000636:	2200      	movs	r2, #0
 8000638:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800063a:	4b16      	ldr	r3, [pc, #88]	@ (8000694 <MX_LPUART1_UART_Init+0x90>)
 800063c:	2200      	movs	r2, #0
 800063e:	625a      	str	r2, [r3, #36]	@ 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000640:	4b14      	ldr	r3, [pc, #80]	@ (8000694 <MX_LPUART1_UART_Init+0x90>)
 8000642:	2200      	movs	r2, #0
 8000644:	629a      	str	r2, [r3, #40]	@ 0x28
  hlpuart1.FifoMode = UART_FIFOMODE_DISABLE;
 8000646:	4b13      	ldr	r3, [pc, #76]	@ (8000694 <MX_LPUART1_UART_Init+0x90>)
 8000648:	2200      	movs	r2, #0
 800064a:	665a      	str	r2, [r3, #100]	@ 0x64
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 800064c:	4811      	ldr	r0, [pc, #68]	@ (8000694 <MX_LPUART1_UART_Init+0x90>)
 800064e:	f002 fa5f 	bl	8002b10 <HAL_UART_Init>
 8000652:	4603      	mov	r3, r0
 8000654:	2b00      	cmp	r3, #0
 8000656:	d001      	beq.n	800065c <MX_LPUART1_UART_Init+0x58>
  {
    Error_Handler();
 8000658:	f000 f932 	bl	80008c0 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800065c:	2100      	movs	r1, #0
 800065e:	480d      	ldr	r0, [pc, #52]	@ (8000694 <MX_LPUART1_UART_Init+0x90>)
 8000660:	f002 fffa 	bl	8003658 <HAL_UARTEx_SetTxFifoThreshold>
 8000664:	4603      	mov	r3, r0
 8000666:	2b00      	cmp	r3, #0
 8000668:	d001      	beq.n	800066e <MX_LPUART1_UART_Init+0x6a>
  {
    Error_Handler();
 800066a:	f000 f929 	bl	80008c0 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800066e:	2100      	movs	r1, #0
 8000670:	4808      	ldr	r0, [pc, #32]	@ (8000694 <MX_LPUART1_UART_Init+0x90>)
 8000672:	f003 f82f 	bl	80036d4 <HAL_UARTEx_SetRxFifoThreshold>
 8000676:	4603      	mov	r3, r0
 8000678:	2b00      	cmp	r3, #0
 800067a:	d001      	beq.n	8000680 <MX_LPUART1_UART_Init+0x7c>
  {
    Error_Handler();
 800067c:	f000 f920 	bl	80008c0 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 8000680:	4804      	ldr	r0, [pc, #16]	@ (8000694 <MX_LPUART1_UART_Init+0x90>)
 8000682:	f002 ffb0 	bl	80035e6 <HAL_UARTEx_DisableFifoMode>
 8000686:	4603      	mov	r3, r0
 8000688:	2b00      	cmp	r3, #0
 800068a:	d001      	beq.n	8000690 <MX_LPUART1_UART_Init+0x8c>
  {
    Error_Handler();
 800068c:	f000 f918 	bl	80008c0 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 8000690:	bf00      	nop
 8000692:	bd80      	pop	{r7, pc}
 8000694:	20040028 	.word	0x20040028
 8000698:	40008000 	.word	0x40008000
 800069c:	00033324 	.word	0x00033324

080006a0 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80006a0:	b580      	push	{r7, lr}
 80006a2:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80006a4:	4b22      	ldr	r3, [pc, #136]	@ (8000730 <MX_USART3_UART_Init+0x90>)
 80006a6:	4a23      	ldr	r2, [pc, #140]	@ (8000734 <MX_USART3_UART_Init+0x94>)
 80006a8:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80006aa:	4b21      	ldr	r3, [pc, #132]	@ (8000730 <MX_USART3_UART_Init+0x90>)
 80006ac:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80006b0:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80006b2:	4b1f      	ldr	r3, [pc, #124]	@ (8000730 <MX_USART3_UART_Init+0x90>)
 80006b4:	2200      	movs	r2, #0
 80006b6:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80006b8:	4b1d      	ldr	r3, [pc, #116]	@ (8000730 <MX_USART3_UART_Init+0x90>)
 80006ba:	2200      	movs	r2, #0
 80006bc:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80006be:	4b1c      	ldr	r3, [pc, #112]	@ (8000730 <MX_USART3_UART_Init+0x90>)
 80006c0:	2200      	movs	r2, #0
 80006c2:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80006c4:	4b1a      	ldr	r3, [pc, #104]	@ (8000730 <MX_USART3_UART_Init+0x90>)
 80006c6:	220c      	movs	r2, #12
 80006c8:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80006ca:	4b19      	ldr	r3, [pc, #100]	@ (8000730 <MX_USART3_UART_Init+0x90>)
 80006cc:	2200      	movs	r2, #0
 80006ce:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80006d0:	4b17      	ldr	r3, [pc, #92]	@ (8000730 <MX_USART3_UART_Init+0x90>)
 80006d2:	2200      	movs	r2, #0
 80006d4:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80006d6:	4b16      	ldr	r3, [pc, #88]	@ (8000730 <MX_USART3_UART_Init+0x90>)
 80006d8:	2200      	movs	r2, #0
 80006da:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80006dc:	4b14      	ldr	r3, [pc, #80]	@ (8000730 <MX_USART3_UART_Init+0x90>)
 80006de:	2200      	movs	r2, #0
 80006e0:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80006e2:	4b13      	ldr	r3, [pc, #76]	@ (8000730 <MX_USART3_UART_Init+0x90>)
 80006e4:	2200      	movs	r2, #0
 80006e6:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80006e8:	4811      	ldr	r0, [pc, #68]	@ (8000730 <MX_USART3_UART_Init+0x90>)
 80006ea:	f002 fa11 	bl	8002b10 <HAL_UART_Init>
 80006ee:	4603      	mov	r3, r0
 80006f0:	2b00      	cmp	r3, #0
 80006f2:	d001      	beq.n	80006f8 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 80006f4:	f000 f8e4 	bl	80008c0 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80006f8:	2100      	movs	r1, #0
 80006fa:	480d      	ldr	r0, [pc, #52]	@ (8000730 <MX_USART3_UART_Init+0x90>)
 80006fc:	f002 ffac 	bl	8003658 <HAL_UARTEx_SetTxFifoThreshold>
 8000700:	4603      	mov	r3, r0
 8000702:	2b00      	cmp	r3, #0
 8000704:	d001      	beq.n	800070a <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8000706:	f000 f8db 	bl	80008c0 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800070a:	2100      	movs	r1, #0
 800070c:	4808      	ldr	r0, [pc, #32]	@ (8000730 <MX_USART3_UART_Init+0x90>)
 800070e:	f002 ffe1 	bl	80036d4 <HAL_UARTEx_SetRxFifoThreshold>
 8000712:	4603      	mov	r3, r0
 8000714:	2b00      	cmp	r3, #0
 8000716:	d001      	beq.n	800071c <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8000718:	f000 f8d2 	bl	80008c0 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 800071c:	4804      	ldr	r0, [pc, #16]	@ (8000730 <MX_USART3_UART_Init+0x90>)
 800071e:	f002 ff62 	bl	80035e6 <HAL_UARTEx_DisableFifoMode>
 8000722:	4603      	mov	r3, r0
 8000724:	2b00      	cmp	r3, #0
 8000726:	d001      	beq.n	800072c <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8000728:	f000 f8ca 	bl	80008c0 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800072c:	bf00      	nop
 800072e:	bd80      	pop	{r7, pc}
 8000730:	200400bc 	.word	0x200400bc
 8000734:	40004800 	.word	0x40004800

08000738 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000738:	b580      	push	{r7, lr}
 800073a:	b08c      	sub	sp, #48	@ 0x30
 800073c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800073e:	f107 031c 	add.w	r3, r7, #28
 8000742:	2200      	movs	r2, #0
 8000744:	601a      	str	r2, [r3, #0]
 8000746:	605a      	str	r2, [r3, #4]
 8000748:	609a      	str	r2, [r3, #8]
 800074a:	60da      	str	r2, [r3, #12]
 800074c:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800074e:	4b58      	ldr	r3, [pc, #352]	@ (80008b0 <MX_GPIO_Init+0x178>)
 8000750:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000752:	4a57      	ldr	r2, [pc, #348]	@ (80008b0 <MX_GPIO_Init+0x178>)
 8000754:	f043 0304 	orr.w	r3, r3, #4
 8000758:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800075a:	4b55      	ldr	r3, [pc, #340]	@ (80008b0 <MX_GPIO_Init+0x178>)
 800075c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800075e:	f003 0304 	and.w	r3, r3, #4
 8000762:	61bb      	str	r3, [r7, #24]
 8000764:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000766:	4b52      	ldr	r3, [pc, #328]	@ (80008b0 <MX_GPIO_Init+0x178>)
 8000768:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800076a:	4a51      	ldr	r2, [pc, #324]	@ (80008b0 <MX_GPIO_Init+0x178>)
 800076c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000770:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000772:	4b4f      	ldr	r3, [pc, #316]	@ (80008b0 <MX_GPIO_Init+0x178>)
 8000774:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000776:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800077a:	617b      	str	r3, [r7, #20]
 800077c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800077e:	4b4c      	ldr	r3, [pc, #304]	@ (80008b0 <MX_GPIO_Init+0x178>)
 8000780:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000782:	4a4b      	ldr	r2, [pc, #300]	@ (80008b0 <MX_GPIO_Init+0x178>)
 8000784:	f043 0302 	orr.w	r3, r3, #2
 8000788:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800078a:	4b49      	ldr	r3, [pc, #292]	@ (80008b0 <MX_GPIO_Init+0x178>)
 800078c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800078e:	f003 0302 	and.w	r3, r3, #2
 8000792:	613b      	str	r3, [r7, #16]
 8000794:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000796:	4b46      	ldr	r3, [pc, #280]	@ (80008b0 <MX_GPIO_Init+0x178>)
 8000798:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800079a:	4a45      	ldr	r2, [pc, #276]	@ (80008b0 <MX_GPIO_Init+0x178>)
 800079c:	f043 0308 	orr.w	r3, r3, #8
 80007a0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80007a2:	4b43      	ldr	r3, [pc, #268]	@ (80008b0 <MX_GPIO_Init+0x178>)
 80007a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80007a6:	f003 0308 	and.w	r3, r3, #8
 80007aa:	60fb      	str	r3, [r7, #12]
 80007ac:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80007ae:	4b40      	ldr	r3, [pc, #256]	@ (80008b0 <MX_GPIO_Init+0x178>)
 80007b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80007b2:	4a3f      	ldr	r2, [pc, #252]	@ (80008b0 <MX_GPIO_Init+0x178>)
 80007b4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80007b8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80007ba:	4b3d      	ldr	r3, [pc, #244]	@ (80008b0 <MX_GPIO_Init+0x178>)
 80007bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80007be:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80007c2:	60bb      	str	r3, [r7, #8]
 80007c4:	68bb      	ldr	r3, [r7, #8]
  HAL_PWREx_EnableVddIO2();
 80007c6:	f000 fda3 	bl	8001310 <HAL_PWREx_EnableVddIO2>
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80007ca:	4b39      	ldr	r3, [pc, #228]	@ (80008b0 <MX_GPIO_Init+0x178>)
 80007cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80007ce:	4a38      	ldr	r2, [pc, #224]	@ (80008b0 <MX_GPIO_Init+0x178>)
 80007d0:	f043 0301 	orr.w	r3, r3, #1
 80007d4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80007d6:	4b36      	ldr	r3, [pc, #216]	@ (80008b0 <MX_GPIO_Init+0x178>)
 80007d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80007da:	f003 0301 	and.w	r3, r3, #1
 80007de:	607b      	str	r3, [r7, #4]
 80007e0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 80007e2:	2200      	movs	r2, #0
 80007e4:	f44f 4181 	mov.w	r1, #16512	@ 0x4080
 80007e8:	4832      	ldr	r0, [pc, #200]	@ (80008b4 <MX_GPIO_Init+0x17c>)
 80007ea:	f000 fcb5 	bl	8001158 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, LD1_Pin|USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 80007ee:	2200      	movs	r2, #0
 80007f0:	2150      	movs	r1, #80	@ 0x50
 80007f2:	4831      	ldr	r0, [pc, #196]	@ (80008b8 <MX_GPIO_Init+0x180>)
 80007f4:	f000 fcb0 	bl	8001158 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80007f8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80007fc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80007fe:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000802:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000804:	2300      	movs	r3, #0
 8000806:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000808:	f107 031c 	add.w	r3, r7, #28
 800080c:	4619      	mov	r1, r3
 800080e:	482b      	ldr	r0, [pc, #172]	@ (80008bc <MX_GPIO_Init+0x184>)
 8000810:	f000 fb10 	bl	8000e34 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD3_Pin|LD2_Pin;
 8000814:	f44f 4381 	mov.w	r3, #16512	@ 0x4080
 8000818:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800081a:	2301      	movs	r3, #1
 800081c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800081e:	2300      	movs	r3, #0
 8000820:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000822:	2300      	movs	r3, #0
 8000824:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000826:	f107 031c 	add.w	r3, r7, #28
 800082a:	4619      	mov	r1, r3
 800082c:	4821      	ldr	r0, [pc, #132]	@ (80008b4 <MX_GPIO_Init+0x17c>)
 800082e:	f000 fb01 	bl	8000e34 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|USB_PowerSwitchOn_Pin;
 8000832:	2350      	movs	r3, #80	@ 0x50
 8000834:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000836:	2301      	movs	r3, #1
 8000838:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800083a:	2300      	movs	r3, #0
 800083c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800083e:	2300      	movs	r3, #0
 8000840:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000842:	f107 031c 	add.w	r3, r7, #28
 8000846:	4619      	mov	r1, r3
 8000848:	481b      	ldr	r0, [pc, #108]	@ (80008b8 <MX_GPIO_Init+0x180>)
 800084a:	f000 faf3 	bl	8000e34 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 800084e:	2320      	movs	r3, #32
 8000850:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000852:	2300      	movs	r3, #0
 8000854:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000856:	2300      	movs	r3, #0
 8000858:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 800085a:	f107 031c 	add.w	r3, r7, #28
 800085e:	4619      	mov	r1, r3
 8000860:	4815      	ldr	r0, [pc, #84]	@ (80008b8 <MX_GPIO_Init+0x180>)
 8000862:	f000 fae7 	bl	8000e34 <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_SOF_Pin USB_ID_Pin USB_DM_Pin USB_DP_Pin */
  GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8000866:	f44f 53e8 	mov.w	r3, #7424	@ 0x1d00
 800086a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800086c:	2302      	movs	r3, #2
 800086e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000870:	2300      	movs	r3, #0
 8000872:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000874:	2303      	movs	r3, #3
 8000876:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8000878:	230a      	movs	r3, #10
 800087a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800087c:	f107 031c 	add.w	r3, r7, #28
 8000880:	4619      	mov	r1, r3
 8000882:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000886:	f000 fad5 	bl	8000e34 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_VBUS_Pin */
  GPIO_InitStruct.Pin = USB_VBUS_Pin;
 800088a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800088e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000890:	2300      	movs	r3, #0
 8000892:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000894:	2300      	movs	r3, #0
 8000896:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 8000898:	f107 031c 	add.w	r3, r7, #28
 800089c:	4619      	mov	r1, r3
 800089e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80008a2:	f000 fac7 	bl	8000e34 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80008a6:	bf00      	nop
 80008a8:	3730      	adds	r7, #48	@ 0x30
 80008aa:	46bd      	mov	sp, r7
 80008ac:	bd80      	pop	{r7, pc}
 80008ae:	bf00      	nop
 80008b0:	40021000 	.word	0x40021000
 80008b4:	48000400 	.word	0x48000400
 80008b8:	48001800 	.word	0x48001800
 80008bc:	48000800 	.word	0x48000800

080008c0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80008c0:	b480      	push	{r7}
 80008c2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80008c4:	b672      	cpsid	i
}
 80008c6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80008c8:	bf00      	nop
 80008ca:	e7fd      	b.n	80008c8 <Error_Handler+0x8>

080008cc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80008cc:	b480      	push	{r7}
 80008ce:	b083      	sub	sp, #12
 80008d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80008d2:	4b0f      	ldr	r3, [pc, #60]	@ (8000910 <HAL_MspInit+0x44>)
 80008d4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80008d6:	4a0e      	ldr	r2, [pc, #56]	@ (8000910 <HAL_MspInit+0x44>)
 80008d8:	f043 0301 	orr.w	r3, r3, #1
 80008dc:	6613      	str	r3, [r2, #96]	@ 0x60
 80008de:	4b0c      	ldr	r3, [pc, #48]	@ (8000910 <HAL_MspInit+0x44>)
 80008e0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80008e2:	f003 0301 	and.w	r3, r3, #1
 80008e6:	607b      	str	r3, [r7, #4]
 80008e8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80008ea:	4b09      	ldr	r3, [pc, #36]	@ (8000910 <HAL_MspInit+0x44>)
 80008ec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80008ee:	4a08      	ldr	r2, [pc, #32]	@ (8000910 <HAL_MspInit+0x44>)
 80008f0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80008f4:	6593      	str	r3, [r2, #88]	@ 0x58
 80008f6:	4b06      	ldr	r3, [pc, #24]	@ (8000910 <HAL_MspInit+0x44>)
 80008f8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80008fa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80008fe:	603b      	str	r3, [r7, #0]
 8000900:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000902:	bf00      	nop
 8000904:	370c      	adds	r7, #12
 8000906:	46bd      	mov	sp, r7
 8000908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800090c:	4770      	bx	lr
 800090e:	bf00      	nop
 8000910:	40021000 	.word	0x40021000

08000914 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000914:	b580      	push	{r7, lr}
 8000916:	b0b0      	sub	sp, #192	@ 0xc0
 8000918:	af00      	add	r7, sp, #0
 800091a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800091c:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8000920:	2200      	movs	r2, #0
 8000922:	601a      	str	r2, [r3, #0]
 8000924:	605a      	str	r2, [r3, #4]
 8000926:	609a      	str	r2, [r3, #8]
 8000928:	60da      	str	r2, [r3, #12]
 800092a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800092c:	f107 0318 	add.w	r3, r7, #24
 8000930:	2294      	movs	r2, #148	@ 0x94
 8000932:	2100      	movs	r1, #0
 8000934:	4618      	mov	r0, r3
 8000936:	f002 ff59 	bl	80037ec <memset>
  if(huart->Instance==LPUART1)
 800093a:	687b      	ldr	r3, [r7, #4]
 800093c:	681b      	ldr	r3, [r3, #0]
 800093e:	4a43      	ldr	r2, [pc, #268]	@ (8000a4c <HAL_UART_MspInit+0x138>)
 8000940:	4293      	cmp	r3, r2
 8000942:	d13e      	bne.n	80009c2 <HAL_UART_MspInit+0xae>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8000944:	2320      	movs	r3, #32
 8000946:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8000948:	2300      	movs	r3, #0
 800094a:	66bb      	str	r3, [r7, #104]	@ 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800094c:	f107 0318 	add.w	r3, r7, #24
 8000950:	4618      	mov	r0, r3
 8000952:	f001 fbc5 	bl	80020e0 <HAL_RCCEx_PeriphCLKConfig>
 8000956:	4603      	mov	r3, r0
 8000958:	2b00      	cmp	r3, #0
 800095a:	d001      	beq.n	8000960 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 800095c:	f7ff ffb0 	bl	80008c0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8000960:	4b3b      	ldr	r3, [pc, #236]	@ (8000a50 <HAL_UART_MspInit+0x13c>)
 8000962:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8000964:	4a3a      	ldr	r2, [pc, #232]	@ (8000a50 <HAL_UART_MspInit+0x13c>)
 8000966:	f043 0301 	orr.w	r3, r3, #1
 800096a:	65d3      	str	r3, [r2, #92]	@ 0x5c
 800096c:	4b38      	ldr	r3, [pc, #224]	@ (8000a50 <HAL_UART_MspInit+0x13c>)
 800096e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8000970:	f003 0301 	and.w	r3, r3, #1
 8000974:	617b      	str	r3, [r7, #20]
 8000976:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOG_CLK_ENABLE();
 8000978:	4b35      	ldr	r3, [pc, #212]	@ (8000a50 <HAL_UART_MspInit+0x13c>)
 800097a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800097c:	4a34      	ldr	r2, [pc, #208]	@ (8000a50 <HAL_UART_MspInit+0x13c>)
 800097e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000982:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000984:	4b32      	ldr	r3, [pc, #200]	@ (8000a50 <HAL_UART_MspInit+0x13c>)
 8000986:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000988:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800098c:	613b      	str	r3, [r7, #16]
 800098e:	693b      	ldr	r3, [r7, #16]
    HAL_PWREx_EnableVddIO2();
 8000990:	f000 fcbe 	bl	8001310 <HAL_PWREx_EnableVddIO2>
    /**LPUART1 GPIO Configuration
    PG7     ------> LPUART1_TX
    PG8     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = STLINK_TX_Pin|STLINK_RX_Pin;
 8000994:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 8000998:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800099c:	2302      	movs	r3, #2
 800099e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009a2:	2300      	movs	r3, #0
 80009a4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80009a8:	2303      	movs	r3, #3
 80009aa:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 80009ae:	2308      	movs	r3, #8
 80009b0:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80009b4:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 80009b8:	4619      	mov	r1, r3
 80009ba:	4826      	ldr	r0, [pc, #152]	@ (8000a54 <HAL_UART_MspInit+0x140>)
 80009bc:	f000 fa3a 	bl	8000e34 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 80009c0:	e040      	b.n	8000a44 <HAL_UART_MspInit+0x130>
  else if(huart->Instance==USART3)
 80009c2:	687b      	ldr	r3, [r7, #4]
 80009c4:	681b      	ldr	r3, [r3, #0]
 80009c6:	4a24      	ldr	r2, [pc, #144]	@ (8000a58 <HAL_UART_MspInit+0x144>)
 80009c8:	4293      	cmp	r3, r2
 80009ca:	d13b      	bne.n	8000a44 <HAL_UART_MspInit+0x130>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 80009cc:	2304      	movs	r3, #4
 80009ce:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 80009d0:	2300      	movs	r3, #0
 80009d2:	65fb      	str	r3, [r7, #92]	@ 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80009d4:	f107 0318 	add.w	r3, r7, #24
 80009d8:	4618      	mov	r0, r3
 80009da:	f001 fb81 	bl	80020e0 <HAL_RCCEx_PeriphCLKConfig>
 80009de:	4603      	mov	r3, r0
 80009e0:	2b00      	cmp	r3, #0
 80009e2:	d001      	beq.n	80009e8 <HAL_UART_MspInit+0xd4>
      Error_Handler();
 80009e4:	f7ff ff6c 	bl	80008c0 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 80009e8:	4b19      	ldr	r3, [pc, #100]	@ (8000a50 <HAL_UART_MspInit+0x13c>)
 80009ea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80009ec:	4a18      	ldr	r2, [pc, #96]	@ (8000a50 <HAL_UART_MspInit+0x13c>)
 80009ee:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80009f2:	6593      	str	r3, [r2, #88]	@ 0x58
 80009f4:	4b16      	ldr	r3, [pc, #88]	@ (8000a50 <HAL_UART_MspInit+0x13c>)
 80009f6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80009f8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80009fc:	60fb      	str	r3, [r7, #12]
 80009fe:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000a00:	4b13      	ldr	r3, [pc, #76]	@ (8000a50 <HAL_UART_MspInit+0x13c>)
 8000a02:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a04:	4a12      	ldr	r2, [pc, #72]	@ (8000a50 <HAL_UART_MspInit+0x13c>)
 8000a06:	f043 0308 	orr.w	r3, r3, #8
 8000a0a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000a0c:	4b10      	ldr	r3, [pc, #64]	@ (8000a50 <HAL_UART_MspInit+0x13c>)
 8000a0e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a10:	f003 0308 	and.w	r3, r3, #8
 8000a14:	60bb      	str	r3, [r7, #8]
 8000a16:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8000a18:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000a1c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a20:	2302      	movs	r3, #2
 8000a22:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a26:	2300      	movs	r3, #0
 8000a28:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a2c:	2303      	movs	r3, #3
 8000a2e:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8000a32:	2307      	movs	r3, #7
 8000a34:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000a38:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8000a3c:	4619      	mov	r1, r3
 8000a3e:	4807      	ldr	r0, [pc, #28]	@ (8000a5c <HAL_UART_MspInit+0x148>)
 8000a40:	f000 f9f8 	bl	8000e34 <HAL_GPIO_Init>
}
 8000a44:	bf00      	nop
 8000a46:	37c0      	adds	r7, #192	@ 0xc0
 8000a48:	46bd      	mov	sp, r7
 8000a4a:	bd80      	pop	{r7, pc}
 8000a4c:	40008000 	.word	0x40008000
 8000a50:	40021000 	.word	0x40021000
 8000a54:	48001800 	.word	0x48001800
 8000a58:	40004800 	.word	0x40004800
 8000a5c:	48000c00 	.word	0x48000c00

08000a60 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000a60:	b480      	push	{r7}
 8000a62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000a64:	bf00      	nop
 8000a66:	e7fd      	b.n	8000a64 <NMI_Handler+0x4>

08000a68 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000a68:	b480      	push	{r7}
 8000a6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000a6c:	bf00      	nop
 8000a6e:	e7fd      	b.n	8000a6c <HardFault_Handler+0x4>

08000a70 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000a70:	b480      	push	{r7}
 8000a72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000a74:	bf00      	nop
 8000a76:	e7fd      	b.n	8000a74 <MemManage_Handler+0x4>

08000a78 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000a78:	b480      	push	{r7}
 8000a7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000a7c:	bf00      	nop
 8000a7e:	e7fd      	b.n	8000a7c <BusFault_Handler+0x4>

08000a80 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000a80:	b480      	push	{r7}
 8000a82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000a84:	bf00      	nop
 8000a86:	e7fd      	b.n	8000a84 <UsageFault_Handler+0x4>

08000a88 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000a88:	b480      	push	{r7}
 8000a8a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000a8c:	bf00      	nop
 8000a8e:	46bd      	mov	sp, r7
 8000a90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a94:	4770      	bx	lr

08000a96 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000a96:	b480      	push	{r7}
 8000a98:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000a9a:	bf00      	nop
 8000a9c:	46bd      	mov	sp, r7
 8000a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aa2:	4770      	bx	lr

08000aa4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000aa4:	b480      	push	{r7}
 8000aa6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000aa8:	bf00      	nop
 8000aaa:	46bd      	mov	sp, r7
 8000aac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ab0:	4770      	bx	lr

08000ab2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000ab2:	b580      	push	{r7, lr}
 8000ab4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000ab6:	f000 f893 	bl	8000be0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000aba:	bf00      	nop
 8000abc:	bd80      	pop	{r7, pc}
	...

08000ac0 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8000ac0:	b480      	push	{r7}
 8000ac2:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000ac4:	4b06      	ldr	r3, [pc, #24]	@ (8000ae0 <SystemInit+0x20>)
 8000ac6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000aca:	4a05      	ldr	r2, [pc, #20]	@ (8000ae0 <SystemInit+0x20>)
 8000acc:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000ad0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8000ad4:	bf00      	nop
 8000ad6:	46bd      	mov	sp, r7
 8000ad8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000adc:	4770      	bx	lr
 8000ade:	bf00      	nop
 8000ae0:	e000ed00 	.word	0xe000ed00

08000ae4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8000ae4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000b1c <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000ae8:	f7ff ffea 	bl	8000ac0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000aec:	480c      	ldr	r0, [pc, #48]	@ (8000b20 <LoopForever+0x6>)
  ldr r1, =_edata
 8000aee:	490d      	ldr	r1, [pc, #52]	@ (8000b24 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000af0:	4a0d      	ldr	r2, [pc, #52]	@ (8000b28 <LoopForever+0xe>)
  movs r3, #0
 8000af2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000af4:	e002      	b.n	8000afc <LoopCopyDataInit>

08000af6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000af6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000af8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000afa:	3304      	adds	r3, #4

08000afc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000afc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000afe:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000b00:	d3f9      	bcc.n	8000af6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000b02:	4a0a      	ldr	r2, [pc, #40]	@ (8000b2c <LoopForever+0x12>)
  ldr r4, =_ebss
 8000b04:	4c0a      	ldr	r4, [pc, #40]	@ (8000b30 <LoopForever+0x16>)
  movs r3, #0
 8000b06:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000b08:	e001      	b.n	8000b0e <LoopFillZerobss>

08000b0a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000b0a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000b0c:	3204      	adds	r2, #4

08000b0e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000b0e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000b10:	d3fb      	bcc.n	8000b0a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000b12:	f002 fe73 	bl	80037fc <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000b16:	f7ff fce9 	bl	80004ec <main>

08000b1a <LoopForever>:

LoopForever:
    b LoopForever
 8000b1a:	e7fe      	b.n	8000b1a <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8000b1c:	200a0000 	.word	0x200a0000
  ldr r0, =_sdata
 8000b20:	20040000 	.word	0x20040000
  ldr r1, =_edata
 8000b24:	2004000c 	.word	0x2004000c
  ldr r2, =_sidata
 8000b28:	080038dc 	.word	0x080038dc
  ldr r2, =_sbss
 8000b2c:	2004000c 	.word	0x2004000c
  ldr r4, =_ebss
 8000b30:	20040154 	.word	0x20040154

08000b34 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000b34:	e7fe      	b.n	8000b34 <ADC1_IRQHandler>

08000b36 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000b36:	b580      	push	{r7, lr}
 8000b38:	b082      	sub	sp, #8
 8000b3a:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000b3c:	2300      	movs	r3, #0
 8000b3e:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000b40:	2003      	movs	r0, #3
 8000b42:	f000 f943 	bl	8000dcc <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000b46:	2000      	movs	r0, #0
 8000b48:	f000 f80e 	bl	8000b68 <HAL_InitTick>
 8000b4c:	4603      	mov	r3, r0
 8000b4e:	2b00      	cmp	r3, #0
 8000b50:	d002      	beq.n	8000b58 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000b52:	2301      	movs	r3, #1
 8000b54:	71fb      	strb	r3, [r7, #7]
 8000b56:	e001      	b.n	8000b5c <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000b58:	f7ff feb8 	bl	80008cc <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000b5c:	79fb      	ldrb	r3, [r7, #7]
}
 8000b5e:	4618      	mov	r0, r3
 8000b60:	3708      	adds	r7, #8
 8000b62:	46bd      	mov	sp, r7
 8000b64:	bd80      	pop	{r7, pc}
	...

08000b68 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000b68:	b580      	push	{r7, lr}
 8000b6a:	b084      	sub	sp, #16
 8000b6c:	af00      	add	r7, sp, #0
 8000b6e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000b70:	2300      	movs	r3, #0
 8000b72:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8000b74:	4b17      	ldr	r3, [pc, #92]	@ (8000bd4 <HAL_InitTick+0x6c>)
 8000b76:	781b      	ldrb	r3, [r3, #0]
 8000b78:	2b00      	cmp	r3, #0
 8000b7a:	d023      	beq.n	8000bc4 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8000b7c:	4b16      	ldr	r3, [pc, #88]	@ (8000bd8 <HAL_InitTick+0x70>)
 8000b7e:	681a      	ldr	r2, [r3, #0]
 8000b80:	4b14      	ldr	r3, [pc, #80]	@ (8000bd4 <HAL_InitTick+0x6c>)
 8000b82:	781b      	ldrb	r3, [r3, #0]
 8000b84:	4619      	mov	r1, r3
 8000b86:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000b8a:	fbb3 f3f1 	udiv	r3, r3, r1
 8000b8e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000b92:	4618      	mov	r0, r3
 8000b94:	f000 f941 	bl	8000e1a <HAL_SYSTICK_Config>
 8000b98:	4603      	mov	r3, r0
 8000b9a:	2b00      	cmp	r3, #0
 8000b9c:	d10f      	bne.n	8000bbe <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000b9e:	687b      	ldr	r3, [r7, #4]
 8000ba0:	2b0f      	cmp	r3, #15
 8000ba2:	d809      	bhi.n	8000bb8 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000ba4:	2200      	movs	r2, #0
 8000ba6:	6879      	ldr	r1, [r7, #4]
 8000ba8:	f04f 30ff 	mov.w	r0, #4294967295
 8000bac:	f000 f919 	bl	8000de2 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000bb0:	4a0a      	ldr	r2, [pc, #40]	@ (8000bdc <HAL_InitTick+0x74>)
 8000bb2:	687b      	ldr	r3, [r7, #4]
 8000bb4:	6013      	str	r3, [r2, #0]
 8000bb6:	e007      	b.n	8000bc8 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8000bb8:	2301      	movs	r3, #1
 8000bba:	73fb      	strb	r3, [r7, #15]
 8000bbc:	e004      	b.n	8000bc8 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000bbe:	2301      	movs	r3, #1
 8000bc0:	73fb      	strb	r3, [r7, #15]
 8000bc2:	e001      	b.n	8000bc8 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000bc4:	2301      	movs	r3, #1
 8000bc6:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000bc8:	7bfb      	ldrb	r3, [r7, #15]
}
 8000bca:	4618      	mov	r0, r3
 8000bcc:	3710      	adds	r7, #16
 8000bce:	46bd      	mov	sp, r7
 8000bd0:	bd80      	pop	{r7, pc}
 8000bd2:	bf00      	nop
 8000bd4:	20040008 	.word	0x20040008
 8000bd8:	20040000 	.word	0x20040000
 8000bdc:	20040004 	.word	0x20040004

08000be0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000be0:	b480      	push	{r7}
 8000be2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000be4:	4b06      	ldr	r3, [pc, #24]	@ (8000c00 <HAL_IncTick+0x20>)
 8000be6:	781b      	ldrb	r3, [r3, #0]
 8000be8:	461a      	mov	r2, r3
 8000bea:	4b06      	ldr	r3, [pc, #24]	@ (8000c04 <HAL_IncTick+0x24>)
 8000bec:	681b      	ldr	r3, [r3, #0]
 8000bee:	4413      	add	r3, r2
 8000bf0:	4a04      	ldr	r2, [pc, #16]	@ (8000c04 <HAL_IncTick+0x24>)
 8000bf2:	6013      	str	r3, [r2, #0]
}
 8000bf4:	bf00      	nop
 8000bf6:	46bd      	mov	sp, r7
 8000bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bfc:	4770      	bx	lr
 8000bfe:	bf00      	nop
 8000c00:	20040008 	.word	0x20040008
 8000c04:	20040150 	.word	0x20040150

08000c08 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000c08:	b480      	push	{r7}
 8000c0a:	af00      	add	r7, sp, #0
  return uwTick;
 8000c0c:	4b03      	ldr	r3, [pc, #12]	@ (8000c1c <HAL_GetTick+0x14>)
 8000c0e:	681b      	ldr	r3, [r3, #0]
}
 8000c10:	4618      	mov	r0, r3
 8000c12:	46bd      	mov	sp, r7
 8000c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c18:	4770      	bx	lr
 8000c1a:	bf00      	nop
 8000c1c:	20040150 	.word	0x20040150

08000c20 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000c20:	b580      	push	{r7, lr}
 8000c22:	b084      	sub	sp, #16
 8000c24:	af00      	add	r7, sp, #0
 8000c26:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000c28:	f7ff ffee 	bl	8000c08 <HAL_GetTick>
 8000c2c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000c2e:	687b      	ldr	r3, [r7, #4]
 8000c30:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000c32:	68fb      	ldr	r3, [r7, #12]
 8000c34:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000c38:	d005      	beq.n	8000c46 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8000c3a:	4b0a      	ldr	r3, [pc, #40]	@ (8000c64 <HAL_Delay+0x44>)
 8000c3c:	781b      	ldrb	r3, [r3, #0]
 8000c3e:	461a      	mov	r2, r3
 8000c40:	68fb      	ldr	r3, [r7, #12]
 8000c42:	4413      	add	r3, r2
 8000c44:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000c46:	bf00      	nop
 8000c48:	f7ff ffde 	bl	8000c08 <HAL_GetTick>
 8000c4c:	4602      	mov	r2, r0
 8000c4e:	68bb      	ldr	r3, [r7, #8]
 8000c50:	1ad3      	subs	r3, r2, r3
 8000c52:	68fa      	ldr	r2, [r7, #12]
 8000c54:	429a      	cmp	r2, r3
 8000c56:	d8f7      	bhi.n	8000c48 <HAL_Delay+0x28>
  {
  }
}
 8000c58:	bf00      	nop
 8000c5a:	bf00      	nop
 8000c5c:	3710      	adds	r7, #16
 8000c5e:	46bd      	mov	sp, r7
 8000c60:	bd80      	pop	{r7, pc}
 8000c62:	bf00      	nop
 8000c64:	20040008 	.word	0x20040008

08000c68 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000c68:	b480      	push	{r7}
 8000c6a:	b085      	sub	sp, #20
 8000c6c:	af00      	add	r7, sp, #0
 8000c6e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000c70:	687b      	ldr	r3, [r7, #4]
 8000c72:	f003 0307 	and.w	r3, r3, #7
 8000c76:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000c78:	4b0c      	ldr	r3, [pc, #48]	@ (8000cac <__NVIC_SetPriorityGrouping+0x44>)
 8000c7a:	68db      	ldr	r3, [r3, #12]
 8000c7c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000c7e:	68ba      	ldr	r2, [r7, #8]
 8000c80:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000c84:	4013      	ands	r3, r2
 8000c86:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000c88:	68fb      	ldr	r3, [r7, #12]
 8000c8a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000c8c:	68bb      	ldr	r3, [r7, #8]
 8000c8e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000c90:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000c94:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000c98:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000c9a:	4a04      	ldr	r2, [pc, #16]	@ (8000cac <__NVIC_SetPriorityGrouping+0x44>)
 8000c9c:	68bb      	ldr	r3, [r7, #8]
 8000c9e:	60d3      	str	r3, [r2, #12]
}
 8000ca0:	bf00      	nop
 8000ca2:	3714      	adds	r7, #20
 8000ca4:	46bd      	mov	sp, r7
 8000ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000caa:	4770      	bx	lr
 8000cac:	e000ed00 	.word	0xe000ed00

08000cb0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000cb0:	b480      	push	{r7}
 8000cb2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000cb4:	4b04      	ldr	r3, [pc, #16]	@ (8000cc8 <__NVIC_GetPriorityGrouping+0x18>)
 8000cb6:	68db      	ldr	r3, [r3, #12]
 8000cb8:	0a1b      	lsrs	r3, r3, #8
 8000cba:	f003 0307 	and.w	r3, r3, #7
}
 8000cbe:	4618      	mov	r0, r3
 8000cc0:	46bd      	mov	sp, r7
 8000cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cc6:	4770      	bx	lr
 8000cc8:	e000ed00 	.word	0xe000ed00

08000ccc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000ccc:	b480      	push	{r7}
 8000cce:	b083      	sub	sp, #12
 8000cd0:	af00      	add	r7, sp, #0
 8000cd2:	4603      	mov	r3, r0
 8000cd4:	6039      	str	r1, [r7, #0]
 8000cd6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000cd8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000cdc:	2b00      	cmp	r3, #0
 8000cde:	db0a      	blt.n	8000cf6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ce0:	683b      	ldr	r3, [r7, #0]
 8000ce2:	b2da      	uxtb	r2, r3
 8000ce4:	490c      	ldr	r1, [pc, #48]	@ (8000d18 <__NVIC_SetPriority+0x4c>)
 8000ce6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000cea:	0112      	lsls	r2, r2, #4
 8000cec:	b2d2      	uxtb	r2, r2
 8000cee:	440b      	add	r3, r1
 8000cf0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000cf4:	e00a      	b.n	8000d0c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000cf6:	683b      	ldr	r3, [r7, #0]
 8000cf8:	b2da      	uxtb	r2, r3
 8000cfa:	4908      	ldr	r1, [pc, #32]	@ (8000d1c <__NVIC_SetPriority+0x50>)
 8000cfc:	79fb      	ldrb	r3, [r7, #7]
 8000cfe:	f003 030f 	and.w	r3, r3, #15
 8000d02:	3b04      	subs	r3, #4
 8000d04:	0112      	lsls	r2, r2, #4
 8000d06:	b2d2      	uxtb	r2, r2
 8000d08:	440b      	add	r3, r1
 8000d0a:	761a      	strb	r2, [r3, #24]
}
 8000d0c:	bf00      	nop
 8000d0e:	370c      	adds	r7, #12
 8000d10:	46bd      	mov	sp, r7
 8000d12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d16:	4770      	bx	lr
 8000d18:	e000e100 	.word	0xe000e100
 8000d1c:	e000ed00 	.word	0xe000ed00

08000d20 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000d20:	b480      	push	{r7}
 8000d22:	b089      	sub	sp, #36	@ 0x24
 8000d24:	af00      	add	r7, sp, #0
 8000d26:	60f8      	str	r0, [r7, #12]
 8000d28:	60b9      	str	r1, [r7, #8]
 8000d2a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000d2c:	68fb      	ldr	r3, [r7, #12]
 8000d2e:	f003 0307 	and.w	r3, r3, #7
 8000d32:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000d34:	69fb      	ldr	r3, [r7, #28]
 8000d36:	f1c3 0307 	rsb	r3, r3, #7
 8000d3a:	2b04      	cmp	r3, #4
 8000d3c:	bf28      	it	cs
 8000d3e:	2304      	movcs	r3, #4
 8000d40:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000d42:	69fb      	ldr	r3, [r7, #28]
 8000d44:	3304      	adds	r3, #4
 8000d46:	2b06      	cmp	r3, #6
 8000d48:	d902      	bls.n	8000d50 <NVIC_EncodePriority+0x30>
 8000d4a:	69fb      	ldr	r3, [r7, #28]
 8000d4c:	3b03      	subs	r3, #3
 8000d4e:	e000      	b.n	8000d52 <NVIC_EncodePriority+0x32>
 8000d50:	2300      	movs	r3, #0
 8000d52:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d54:	f04f 32ff 	mov.w	r2, #4294967295
 8000d58:	69bb      	ldr	r3, [r7, #24]
 8000d5a:	fa02 f303 	lsl.w	r3, r2, r3
 8000d5e:	43da      	mvns	r2, r3
 8000d60:	68bb      	ldr	r3, [r7, #8]
 8000d62:	401a      	ands	r2, r3
 8000d64:	697b      	ldr	r3, [r7, #20]
 8000d66:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000d68:	f04f 31ff 	mov.w	r1, #4294967295
 8000d6c:	697b      	ldr	r3, [r7, #20]
 8000d6e:	fa01 f303 	lsl.w	r3, r1, r3
 8000d72:	43d9      	mvns	r1, r3
 8000d74:	687b      	ldr	r3, [r7, #4]
 8000d76:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d78:	4313      	orrs	r3, r2
         );
}
 8000d7a:	4618      	mov	r0, r3
 8000d7c:	3724      	adds	r7, #36	@ 0x24
 8000d7e:	46bd      	mov	sp, r7
 8000d80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d84:	4770      	bx	lr
	...

08000d88 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000d88:	b580      	push	{r7, lr}
 8000d8a:	b082      	sub	sp, #8
 8000d8c:	af00      	add	r7, sp, #0
 8000d8e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000d90:	687b      	ldr	r3, [r7, #4]
 8000d92:	3b01      	subs	r3, #1
 8000d94:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000d98:	d301      	bcc.n	8000d9e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000d9a:	2301      	movs	r3, #1
 8000d9c:	e00f      	b.n	8000dbe <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000d9e:	4a0a      	ldr	r2, [pc, #40]	@ (8000dc8 <SysTick_Config+0x40>)
 8000da0:	687b      	ldr	r3, [r7, #4]
 8000da2:	3b01      	subs	r3, #1
 8000da4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000da6:	210f      	movs	r1, #15
 8000da8:	f04f 30ff 	mov.w	r0, #4294967295
 8000dac:	f7ff ff8e 	bl	8000ccc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000db0:	4b05      	ldr	r3, [pc, #20]	@ (8000dc8 <SysTick_Config+0x40>)
 8000db2:	2200      	movs	r2, #0
 8000db4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000db6:	4b04      	ldr	r3, [pc, #16]	@ (8000dc8 <SysTick_Config+0x40>)
 8000db8:	2207      	movs	r2, #7
 8000dba:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000dbc:	2300      	movs	r3, #0
}
 8000dbe:	4618      	mov	r0, r3
 8000dc0:	3708      	adds	r7, #8
 8000dc2:	46bd      	mov	sp, r7
 8000dc4:	bd80      	pop	{r7, pc}
 8000dc6:	bf00      	nop
 8000dc8:	e000e010 	.word	0xe000e010

08000dcc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000dcc:	b580      	push	{r7, lr}
 8000dce:	b082      	sub	sp, #8
 8000dd0:	af00      	add	r7, sp, #0
 8000dd2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000dd4:	6878      	ldr	r0, [r7, #4]
 8000dd6:	f7ff ff47 	bl	8000c68 <__NVIC_SetPriorityGrouping>
}
 8000dda:	bf00      	nop
 8000ddc:	3708      	adds	r7, #8
 8000dde:	46bd      	mov	sp, r7
 8000de0:	bd80      	pop	{r7, pc}

08000de2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000de2:	b580      	push	{r7, lr}
 8000de4:	b086      	sub	sp, #24
 8000de6:	af00      	add	r7, sp, #0
 8000de8:	4603      	mov	r3, r0
 8000dea:	60b9      	str	r1, [r7, #8]
 8000dec:	607a      	str	r2, [r7, #4]
 8000dee:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8000df0:	2300      	movs	r3, #0
 8000df2:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000df4:	f7ff ff5c 	bl	8000cb0 <__NVIC_GetPriorityGrouping>
 8000df8:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000dfa:	687a      	ldr	r2, [r7, #4]
 8000dfc:	68b9      	ldr	r1, [r7, #8]
 8000dfe:	6978      	ldr	r0, [r7, #20]
 8000e00:	f7ff ff8e 	bl	8000d20 <NVIC_EncodePriority>
 8000e04:	4602      	mov	r2, r0
 8000e06:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000e0a:	4611      	mov	r1, r2
 8000e0c:	4618      	mov	r0, r3
 8000e0e:	f7ff ff5d 	bl	8000ccc <__NVIC_SetPriority>
}
 8000e12:	bf00      	nop
 8000e14:	3718      	adds	r7, #24
 8000e16:	46bd      	mov	sp, r7
 8000e18:	bd80      	pop	{r7, pc}

08000e1a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000e1a:	b580      	push	{r7, lr}
 8000e1c:	b082      	sub	sp, #8
 8000e1e:	af00      	add	r7, sp, #0
 8000e20:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000e22:	6878      	ldr	r0, [r7, #4]
 8000e24:	f7ff ffb0 	bl	8000d88 <SysTick_Config>
 8000e28:	4603      	mov	r3, r0
}
 8000e2a:	4618      	mov	r0, r3
 8000e2c:	3708      	adds	r7, #8
 8000e2e:	46bd      	mov	sp, r7
 8000e30:	bd80      	pop	{r7, pc}
	...

08000e34 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000e34:	b480      	push	{r7}
 8000e36:	b087      	sub	sp, #28
 8000e38:	af00      	add	r7, sp, #0
 8000e3a:	6078      	str	r0, [r7, #4]
 8000e3c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000e3e:	2300      	movs	r3, #0
 8000e40:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000e42:	e166      	b.n	8001112 <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000e44:	683b      	ldr	r3, [r7, #0]
 8000e46:	681a      	ldr	r2, [r3, #0]
 8000e48:	2101      	movs	r1, #1
 8000e4a:	697b      	ldr	r3, [r7, #20]
 8000e4c:	fa01 f303 	lsl.w	r3, r1, r3
 8000e50:	4013      	ands	r3, r2
 8000e52:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000e54:	68fb      	ldr	r3, [r7, #12]
 8000e56:	2b00      	cmp	r3, #0
 8000e58:	f000 8158 	beq.w	800110c <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000e5c:	683b      	ldr	r3, [r7, #0]
 8000e5e:	685b      	ldr	r3, [r3, #4]
 8000e60:	f003 0303 	and.w	r3, r3, #3
 8000e64:	2b01      	cmp	r3, #1
 8000e66:	d005      	beq.n	8000e74 <HAL_GPIO_Init+0x40>
 8000e68:	683b      	ldr	r3, [r7, #0]
 8000e6a:	685b      	ldr	r3, [r3, #4]
 8000e6c:	f003 0303 	and.w	r3, r3, #3
 8000e70:	2b02      	cmp	r3, #2
 8000e72:	d130      	bne.n	8000ed6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000e74:	687b      	ldr	r3, [r7, #4]
 8000e76:	689b      	ldr	r3, [r3, #8]
 8000e78:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8000e7a:	697b      	ldr	r3, [r7, #20]
 8000e7c:	005b      	lsls	r3, r3, #1
 8000e7e:	2203      	movs	r2, #3
 8000e80:	fa02 f303 	lsl.w	r3, r2, r3
 8000e84:	43db      	mvns	r3, r3
 8000e86:	693a      	ldr	r2, [r7, #16]
 8000e88:	4013      	ands	r3, r2
 8000e8a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000e8c:	683b      	ldr	r3, [r7, #0]
 8000e8e:	68da      	ldr	r2, [r3, #12]
 8000e90:	697b      	ldr	r3, [r7, #20]
 8000e92:	005b      	lsls	r3, r3, #1
 8000e94:	fa02 f303 	lsl.w	r3, r2, r3
 8000e98:	693a      	ldr	r2, [r7, #16]
 8000e9a:	4313      	orrs	r3, r2
 8000e9c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000e9e:	687b      	ldr	r3, [r7, #4]
 8000ea0:	693a      	ldr	r2, [r7, #16]
 8000ea2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000ea4:	687b      	ldr	r3, [r7, #4]
 8000ea6:	685b      	ldr	r3, [r3, #4]
 8000ea8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000eaa:	2201      	movs	r2, #1
 8000eac:	697b      	ldr	r3, [r7, #20]
 8000eae:	fa02 f303 	lsl.w	r3, r2, r3
 8000eb2:	43db      	mvns	r3, r3
 8000eb4:	693a      	ldr	r2, [r7, #16]
 8000eb6:	4013      	ands	r3, r2
 8000eb8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000eba:	683b      	ldr	r3, [r7, #0]
 8000ebc:	685b      	ldr	r3, [r3, #4]
 8000ebe:	091b      	lsrs	r3, r3, #4
 8000ec0:	f003 0201 	and.w	r2, r3, #1
 8000ec4:	697b      	ldr	r3, [r7, #20]
 8000ec6:	fa02 f303 	lsl.w	r3, r2, r3
 8000eca:	693a      	ldr	r2, [r7, #16]
 8000ecc:	4313      	orrs	r3, r2
 8000ece:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000ed0:	687b      	ldr	r3, [r7, #4]
 8000ed2:	693a      	ldr	r2, [r7, #16]
 8000ed4:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000ed6:	683b      	ldr	r3, [r7, #0]
 8000ed8:	685b      	ldr	r3, [r3, #4]
 8000eda:	f003 0303 	and.w	r3, r3, #3
 8000ede:	2b03      	cmp	r3, #3
 8000ee0:	d017      	beq.n	8000f12 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8000ee2:	687b      	ldr	r3, [r7, #4]
 8000ee4:	68db      	ldr	r3, [r3, #12]
 8000ee6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8000ee8:	697b      	ldr	r3, [r7, #20]
 8000eea:	005b      	lsls	r3, r3, #1
 8000eec:	2203      	movs	r2, #3
 8000eee:	fa02 f303 	lsl.w	r3, r2, r3
 8000ef2:	43db      	mvns	r3, r3
 8000ef4:	693a      	ldr	r2, [r7, #16]
 8000ef6:	4013      	ands	r3, r2
 8000ef8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000efa:	683b      	ldr	r3, [r7, #0]
 8000efc:	689a      	ldr	r2, [r3, #8]
 8000efe:	697b      	ldr	r3, [r7, #20]
 8000f00:	005b      	lsls	r3, r3, #1
 8000f02:	fa02 f303 	lsl.w	r3, r2, r3
 8000f06:	693a      	ldr	r2, [r7, #16]
 8000f08:	4313      	orrs	r3, r2
 8000f0a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000f0c:	687b      	ldr	r3, [r7, #4]
 8000f0e:	693a      	ldr	r2, [r7, #16]
 8000f10:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000f12:	683b      	ldr	r3, [r7, #0]
 8000f14:	685b      	ldr	r3, [r3, #4]
 8000f16:	f003 0303 	and.w	r3, r3, #3
 8000f1a:	2b02      	cmp	r3, #2
 8000f1c:	d123      	bne.n	8000f66 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000f1e:	697b      	ldr	r3, [r7, #20]
 8000f20:	08da      	lsrs	r2, r3, #3
 8000f22:	687b      	ldr	r3, [r7, #4]
 8000f24:	3208      	adds	r2, #8
 8000f26:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000f2a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000f2c:	697b      	ldr	r3, [r7, #20]
 8000f2e:	f003 0307 	and.w	r3, r3, #7
 8000f32:	009b      	lsls	r3, r3, #2
 8000f34:	220f      	movs	r2, #15
 8000f36:	fa02 f303 	lsl.w	r3, r2, r3
 8000f3a:	43db      	mvns	r3, r3
 8000f3c:	693a      	ldr	r2, [r7, #16]
 8000f3e:	4013      	ands	r3, r2
 8000f40:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000f42:	683b      	ldr	r3, [r7, #0]
 8000f44:	691a      	ldr	r2, [r3, #16]
 8000f46:	697b      	ldr	r3, [r7, #20]
 8000f48:	f003 0307 	and.w	r3, r3, #7
 8000f4c:	009b      	lsls	r3, r3, #2
 8000f4e:	fa02 f303 	lsl.w	r3, r2, r3
 8000f52:	693a      	ldr	r2, [r7, #16]
 8000f54:	4313      	orrs	r3, r2
 8000f56:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000f58:	697b      	ldr	r3, [r7, #20]
 8000f5a:	08da      	lsrs	r2, r3, #3
 8000f5c:	687b      	ldr	r3, [r7, #4]
 8000f5e:	3208      	adds	r2, #8
 8000f60:	6939      	ldr	r1, [r7, #16]
 8000f62:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000f66:	687b      	ldr	r3, [r7, #4]
 8000f68:	681b      	ldr	r3, [r3, #0]
 8000f6a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8000f6c:	697b      	ldr	r3, [r7, #20]
 8000f6e:	005b      	lsls	r3, r3, #1
 8000f70:	2203      	movs	r2, #3
 8000f72:	fa02 f303 	lsl.w	r3, r2, r3
 8000f76:	43db      	mvns	r3, r3
 8000f78:	693a      	ldr	r2, [r7, #16]
 8000f7a:	4013      	ands	r3, r2
 8000f7c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000f7e:	683b      	ldr	r3, [r7, #0]
 8000f80:	685b      	ldr	r3, [r3, #4]
 8000f82:	f003 0203 	and.w	r2, r3, #3
 8000f86:	697b      	ldr	r3, [r7, #20]
 8000f88:	005b      	lsls	r3, r3, #1
 8000f8a:	fa02 f303 	lsl.w	r3, r2, r3
 8000f8e:	693a      	ldr	r2, [r7, #16]
 8000f90:	4313      	orrs	r3, r2
 8000f92:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000f94:	687b      	ldr	r3, [r7, #4]
 8000f96:	693a      	ldr	r2, [r7, #16]
 8000f98:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000f9a:	683b      	ldr	r3, [r7, #0]
 8000f9c:	685b      	ldr	r3, [r3, #4]
 8000f9e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8000fa2:	2b00      	cmp	r3, #0
 8000fa4:	f000 80b2 	beq.w	800110c <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000fa8:	4b61      	ldr	r3, [pc, #388]	@ (8001130 <HAL_GPIO_Init+0x2fc>)
 8000faa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000fac:	4a60      	ldr	r2, [pc, #384]	@ (8001130 <HAL_GPIO_Init+0x2fc>)
 8000fae:	f043 0301 	orr.w	r3, r3, #1
 8000fb2:	6613      	str	r3, [r2, #96]	@ 0x60
 8000fb4:	4b5e      	ldr	r3, [pc, #376]	@ (8001130 <HAL_GPIO_Init+0x2fc>)
 8000fb6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000fb8:	f003 0301 	and.w	r3, r3, #1
 8000fbc:	60bb      	str	r3, [r7, #8]
 8000fbe:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000fc0:	4a5c      	ldr	r2, [pc, #368]	@ (8001134 <HAL_GPIO_Init+0x300>)
 8000fc2:	697b      	ldr	r3, [r7, #20]
 8000fc4:	089b      	lsrs	r3, r3, #2
 8000fc6:	3302      	adds	r3, #2
 8000fc8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000fcc:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000fce:	697b      	ldr	r3, [r7, #20]
 8000fd0:	f003 0303 	and.w	r3, r3, #3
 8000fd4:	009b      	lsls	r3, r3, #2
 8000fd6:	220f      	movs	r2, #15
 8000fd8:	fa02 f303 	lsl.w	r3, r2, r3
 8000fdc:	43db      	mvns	r3, r3
 8000fde:	693a      	ldr	r2, [r7, #16]
 8000fe0:	4013      	ands	r3, r2
 8000fe2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000fe4:	687b      	ldr	r3, [r7, #4]
 8000fe6:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8000fea:	d02b      	beq.n	8001044 <HAL_GPIO_Init+0x210>
 8000fec:	687b      	ldr	r3, [r7, #4]
 8000fee:	4a52      	ldr	r2, [pc, #328]	@ (8001138 <HAL_GPIO_Init+0x304>)
 8000ff0:	4293      	cmp	r3, r2
 8000ff2:	d025      	beq.n	8001040 <HAL_GPIO_Init+0x20c>
 8000ff4:	687b      	ldr	r3, [r7, #4]
 8000ff6:	4a51      	ldr	r2, [pc, #324]	@ (800113c <HAL_GPIO_Init+0x308>)
 8000ff8:	4293      	cmp	r3, r2
 8000ffa:	d01f      	beq.n	800103c <HAL_GPIO_Init+0x208>
 8000ffc:	687b      	ldr	r3, [r7, #4]
 8000ffe:	4a50      	ldr	r2, [pc, #320]	@ (8001140 <HAL_GPIO_Init+0x30c>)
 8001000:	4293      	cmp	r3, r2
 8001002:	d019      	beq.n	8001038 <HAL_GPIO_Init+0x204>
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	4a4f      	ldr	r2, [pc, #316]	@ (8001144 <HAL_GPIO_Init+0x310>)
 8001008:	4293      	cmp	r3, r2
 800100a:	d013      	beq.n	8001034 <HAL_GPIO_Init+0x200>
 800100c:	687b      	ldr	r3, [r7, #4]
 800100e:	4a4e      	ldr	r2, [pc, #312]	@ (8001148 <HAL_GPIO_Init+0x314>)
 8001010:	4293      	cmp	r3, r2
 8001012:	d00d      	beq.n	8001030 <HAL_GPIO_Init+0x1fc>
 8001014:	687b      	ldr	r3, [r7, #4]
 8001016:	4a4d      	ldr	r2, [pc, #308]	@ (800114c <HAL_GPIO_Init+0x318>)
 8001018:	4293      	cmp	r3, r2
 800101a:	d007      	beq.n	800102c <HAL_GPIO_Init+0x1f8>
 800101c:	687b      	ldr	r3, [r7, #4]
 800101e:	4a4c      	ldr	r2, [pc, #304]	@ (8001150 <HAL_GPIO_Init+0x31c>)
 8001020:	4293      	cmp	r3, r2
 8001022:	d101      	bne.n	8001028 <HAL_GPIO_Init+0x1f4>
 8001024:	2307      	movs	r3, #7
 8001026:	e00e      	b.n	8001046 <HAL_GPIO_Init+0x212>
 8001028:	2308      	movs	r3, #8
 800102a:	e00c      	b.n	8001046 <HAL_GPIO_Init+0x212>
 800102c:	2306      	movs	r3, #6
 800102e:	e00a      	b.n	8001046 <HAL_GPIO_Init+0x212>
 8001030:	2305      	movs	r3, #5
 8001032:	e008      	b.n	8001046 <HAL_GPIO_Init+0x212>
 8001034:	2304      	movs	r3, #4
 8001036:	e006      	b.n	8001046 <HAL_GPIO_Init+0x212>
 8001038:	2303      	movs	r3, #3
 800103a:	e004      	b.n	8001046 <HAL_GPIO_Init+0x212>
 800103c:	2302      	movs	r3, #2
 800103e:	e002      	b.n	8001046 <HAL_GPIO_Init+0x212>
 8001040:	2301      	movs	r3, #1
 8001042:	e000      	b.n	8001046 <HAL_GPIO_Init+0x212>
 8001044:	2300      	movs	r3, #0
 8001046:	697a      	ldr	r2, [r7, #20]
 8001048:	f002 0203 	and.w	r2, r2, #3
 800104c:	0092      	lsls	r2, r2, #2
 800104e:	4093      	lsls	r3, r2
 8001050:	693a      	ldr	r2, [r7, #16]
 8001052:	4313      	orrs	r3, r2
 8001054:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001056:	4937      	ldr	r1, [pc, #220]	@ (8001134 <HAL_GPIO_Init+0x300>)
 8001058:	697b      	ldr	r3, [r7, #20]
 800105a:	089b      	lsrs	r3, r3, #2
 800105c:	3302      	adds	r3, #2
 800105e:	693a      	ldr	r2, [r7, #16]
 8001060:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001064:	4b3b      	ldr	r3, [pc, #236]	@ (8001154 <HAL_GPIO_Init+0x320>)
 8001066:	689b      	ldr	r3, [r3, #8]
 8001068:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800106a:	68fb      	ldr	r3, [r7, #12]
 800106c:	43db      	mvns	r3, r3
 800106e:	693a      	ldr	r2, [r7, #16]
 8001070:	4013      	ands	r3, r2
 8001072:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001074:	683b      	ldr	r3, [r7, #0]
 8001076:	685b      	ldr	r3, [r3, #4]
 8001078:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800107c:	2b00      	cmp	r3, #0
 800107e:	d003      	beq.n	8001088 <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 8001080:	693a      	ldr	r2, [r7, #16]
 8001082:	68fb      	ldr	r3, [r7, #12]
 8001084:	4313      	orrs	r3, r2
 8001086:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001088:	4a32      	ldr	r2, [pc, #200]	@ (8001154 <HAL_GPIO_Init+0x320>)
 800108a:	693b      	ldr	r3, [r7, #16]
 800108c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800108e:	4b31      	ldr	r3, [pc, #196]	@ (8001154 <HAL_GPIO_Init+0x320>)
 8001090:	68db      	ldr	r3, [r3, #12]
 8001092:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001094:	68fb      	ldr	r3, [r7, #12]
 8001096:	43db      	mvns	r3, r3
 8001098:	693a      	ldr	r2, [r7, #16]
 800109a:	4013      	ands	r3, r2
 800109c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800109e:	683b      	ldr	r3, [r7, #0]
 80010a0:	685b      	ldr	r3, [r3, #4]
 80010a2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80010a6:	2b00      	cmp	r3, #0
 80010a8:	d003      	beq.n	80010b2 <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 80010aa:	693a      	ldr	r2, [r7, #16]
 80010ac:	68fb      	ldr	r3, [r7, #12]
 80010ae:	4313      	orrs	r3, r2
 80010b0:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80010b2:	4a28      	ldr	r2, [pc, #160]	@ (8001154 <HAL_GPIO_Init+0x320>)
 80010b4:	693b      	ldr	r3, [r7, #16]
 80010b6:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80010b8:	4b26      	ldr	r3, [pc, #152]	@ (8001154 <HAL_GPIO_Init+0x320>)
 80010ba:	685b      	ldr	r3, [r3, #4]
 80010bc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80010be:	68fb      	ldr	r3, [r7, #12]
 80010c0:	43db      	mvns	r3, r3
 80010c2:	693a      	ldr	r2, [r7, #16]
 80010c4:	4013      	ands	r3, r2
 80010c6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80010c8:	683b      	ldr	r3, [r7, #0]
 80010ca:	685b      	ldr	r3, [r3, #4]
 80010cc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80010d0:	2b00      	cmp	r3, #0
 80010d2:	d003      	beq.n	80010dc <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 80010d4:	693a      	ldr	r2, [r7, #16]
 80010d6:	68fb      	ldr	r3, [r7, #12]
 80010d8:	4313      	orrs	r3, r2
 80010da:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80010dc:	4a1d      	ldr	r2, [pc, #116]	@ (8001154 <HAL_GPIO_Init+0x320>)
 80010de:	693b      	ldr	r3, [r7, #16]
 80010e0:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 80010e2:	4b1c      	ldr	r3, [pc, #112]	@ (8001154 <HAL_GPIO_Init+0x320>)
 80010e4:	681b      	ldr	r3, [r3, #0]
 80010e6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80010e8:	68fb      	ldr	r3, [r7, #12]
 80010ea:	43db      	mvns	r3, r3
 80010ec:	693a      	ldr	r2, [r7, #16]
 80010ee:	4013      	ands	r3, r2
 80010f0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80010f2:	683b      	ldr	r3, [r7, #0]
 80010f4:	685b      	ldr	r3, [r3, #4]
 80010f6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80010fa:	2b00      	cmp	r3, #0
 80010fc:	d003      	beq.n	8001106 <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 80010fe:	693a      	ldr	r2, [r7, #16]
 8001100:	68fb      	ldr	r3, [r7, #12]
 8001102:	4313      	orrs	r3, r2
 8001104:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001106:	4a13      	ldr	r2, [pc, #76]	@ (8001154 <HAL_GPIO_Init+0x320>)
 8001108:	693b      	ldr	r3, [r7, #16]
 800110a:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800110c:	697b      	ldr	r3, [r7, #20]
 800110e:	3301      	adds	r3, #1
 8001110:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001112:	683b      	ldr	r3, [r7, #0]
 8001114:	681a      	ldr	r2, [r3, #0]
 8001116:	697b      	ldr	r3, [r7, #20]
 8001118:	fa22 f303 	lsr.w	r3, r2, r3
 800111c:	2b00      	cmp	r3, #0
 800111e:	f47f ae91 	bne.w	8000e44 <HAL_GPIO_Init+0x10>
  }
}
 8001122:	bf00      	nop
 8001124:	bf00      	nop
 8001126:	371c      	adds	r7, #28
 8001128:	46bd      	mov	sp, r7
 800112a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800112e:	4770      	bx	lr
 8001130:	40021000 	.word	0x40021000
 8001134:	40010000 	.word	0x40010000
 8001138:	48000400 	.word	0x48000400
 800113c:	48000800 	.word	0x48000800
 8001140:	48000c00 	.word	0x48000c00
 8001144:	48001000 	.word	0x48001000
 8001148:	48001400 	.word	0x48001400
 800114c:	48001800 	.word	0x48001800
 8001150:	48001c00 	.word	0x48001c00
 8001154:	40010400 	.word	0x40010400

08001158 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001158:	b480      	push	{r7}
 800115a:	b083      	sub	sp, #12
 800115c:	af00      	add	r7, sp, #0
 800115e:	6078      	str	r0, [r7, #4]
 8001160:	460b      	mov	r3, r1
 8001162:	807b      	strh	r3, [r7, #2]
 8001164:	4613      	mov	r3, r2
 8001166:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001168:	787b      	ldrb	r3, [r7, #1]
 800116a:	2b00      	cmp	r3, #0
 800116c:	d003      	beq.n	8001176 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800116e:	887a      	ldrh	r2, [r7, #2]
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001174:	e002      	b.n	800117c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001176:	887a      	ldrh	r2, [r7, #2]
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800117c:	bf00      	nop
 800117e:	370c      	adds	r7, #12
 8001180:	46bd      	mov	sp, r7
 8001182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001186:	4770      	bx	lr

08001188 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8001188:	b480      	push	{r7}
 800118a:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800118c:	4b0d      	ldr	r3, [pc, #52]	@ (80011c4 <HAL_PWREx_GetVoltageRange+0x3c>)
 800118e:	681b      	ldr	r3, [r3, #0]
 8001190:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8001194:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001198:	d102      	bne.n	80011a0 <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 800119a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800119e:	e00b      	b.n	80011b8 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 80011a0:	4b08      	ldr	r3, [pc, #32]	@ (80011c4 <HAL_PWREx_GetVoltageRange+0x3c>)
 80011a2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80011a6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80011aa:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80011ae:	d102      	bne.n	80011b6 <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 80011b0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80011b4:	e000      	b.n	80011b8 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 80011b6:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 80011b8:	4618      	mov	r0, r3
 80011ba:	46bd      	mov	sp, r7
 80011bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011c0:	4770      	bx	lr
 80011c2:	bf00      	nop
 80011c4:	40007000 	.word	0x40007000

080011c8 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80011c8:	b480      	push	{r7}
 80011ca:	b085      	sub	sp, #20
 80011cc:	af00      	add	r7, sp, #0
 80011ce:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	2b00      	cmp	r3, #0
 80011d4:	d141      	bne.n	800125a <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80011d6:	4b4b      	ldr	r3, [pc, #300]	@ (8001304 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80011d8:	681b      	ldr	r3, [r3, #0]
 80011da:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80011de:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80011e2:	d131      	bne.n	8001248 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80011e4:	4b47      	ldr	r3, [pc, #284]	@ (8001304 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80011e6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80011ea:	4a46      	ldr	r2, [pc, #280]	@ (8001304 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80011ec:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80011f0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80011f4:	4b43      	ldr	r3, [pc, #268]	@ (8001304 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80011f6:	681b      	ldr	r3, [r3, #0]
 80011f8:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80011fc:	4a41      	ldr	r2, [pc, #260]	@ (8001304 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80011fe:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001202:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8001204:	4b40      	ldr	r3, [pc, #256]	@ (8001308 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8001206:	681b      	ldr	r3, [r3, #0]
 8001208:	2232      	movs	r2, #50	@ 0x32
 800120a:	fb02 f303 	mul.w	r3, r2, r3
 800120e:	4a3f      	ldr	r2, [pc, #252]	@ (800130c <HAL_PWREx_ControlVoltageScaling+0x144>)
 8001210:	fba2 2303 	umull	r2, r3, r2, r3
 8001214:	0c9b      	lsrs	r3, r3, #18
 8001216:	3301      	adds	r3, #1
 8001218:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800121a:	e002      	b.n	8001222 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 800121c:	68fb      	ldr	r3, [r7, #12]
 800121e:	3b01      	subs	r3, #1
 8001220:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001222:	4b38      	ldr	r3, [pc, #224]	@ (8001304 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001224:	695b      	ldr	r3, [r3, #20]
 8001226:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800122a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800122e:	d102      	bne.n	8001236 <HAL_PWREx_ControlVoltageScaling+0x6e>
 8001230:	68fb      	ldr	r3, [r7, #12]
 8001232:	2b00      	cmp	r3, #0
 8001234:	d1f2      	bne.n	800121c <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001236:	4b33      	ldr	r3, [pc, #204]	@ (8001304 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001238:	695b      	ldr	r3, [r3, #20]
 800123a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800123e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001242:	d158      	bne.n	80012f6 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8001244:	2303      	movs	r3, #3
 8001246:	e057      	b.n	80012f8 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001248:	4b2e      	ldr	r3, [pc, #184]	@ (8001304 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800124a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800124e:	4a2d      	ldr	r2, [pc, #180]	@ (8001304 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001250:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001254:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8001258:	e04d      	b.n	80012f6 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001260:	d141      	bne.n	80012e6 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8001262:	4b28      	ldr	r3, [pc, #160]	@ (8001304 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001264:	681b      	ldr	r3, [r3, #0]
 8001266:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800126a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800126e:	d131      	bne.n	80012d4 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001270:	4b24      	ldr	r3, [pc, #144]	@ (8001304 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001272:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001276:	4a23      	ldr	r2, [pc, #140]	@ (8001304 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001278:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800127c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001280:	4b20      	ldr	r3, [pc, #128]	@ (8001304 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001282:	681b      	ldr	r3, [r3, #0]
 8001284:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001288:	4a1e      	ldr	r2, [pc, #120]	@ (8001304 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800128a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800128e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8001290:	4b1d      	ldr	r3, [pc, #116]	@ (8001308 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8001292:	681b      	ldr	r3, [r3, #0]
 8001294:	2232      	movs	r2, #50	@ 0x32
 8001296:	fb02 f303 	mul.w	r3, r2, r3
 800129a:	4a1c      	ldr	r2, [pc, #112]	@ (800130c <HAL_PWREx_ControlVoltageScaling+0x144>)
 800129c:	fba2 2303 	umull	r2, r3, r2, r3
 80012a0:	0c9b      	lsrs	r3, r3, #18
 80012a2:	3301      	adds	r3, #1
 80012a4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80012a6:	e002      	b.n	80012ae <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 80012a8:	68fb      	ldr	r3, [r7, #12]
 80012aa:	3b01      	subs	r3, #1
 80012ac:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80012ae:	4b15      	ldr	r3, [pc, #84]	@ (8001304 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80012b0:	695b      	ldr	r3, [r3, #20]
 80012b2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80012b6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80012ba:	d102      	bne.n	80012c2 <HAL_PWREx_ControlVoltageScaling+0xfa>
 80012bc:	68fb      	ldr	r3, [r7, #12]
 80012be:	2b00      	cmp	r3, #0
 80012c0:	d1f2      	bne.n	80012a8 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80012c2:	4b10      	ldr	r3, [pc, #64]	@ (8001304 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80012c4:	695b      	ldr	r3, [r3, #20]
 80012c6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80012ca:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80012ce:	d112      	bne.n	80012f6 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80012d0:	2303      	movs	r3, #3
 80012d2:	e011      	b.n	80012f8 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80012d4:	4b0b      	ldr	r3, [pc, #44]	@ (8001304 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80012d6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80012da:	4a0a      	ldr	r2, [pc, #40]	@ (8001304 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80012dc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80012e0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80012e4:	e007      	b.n	80012f6 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80012e6:	4b07      	ldr	r3, [pc, #28]	@ (8001304 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80012e8:	681b      	ldr	r3, [r3, #0]
 80012ea:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80012ee:	4a05      	ldr	r2, [pc, #20]	@ (8001304 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80012f0:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80012f4:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80012f6:	2300      	movs	r3, #0
}
 80012f8:	4618      	mov	r0, r3
 80012fa:	3714      	adds	r7, #20
 80012fc:	46bd      	mov	sp, r7
 80012fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001302:	4770      	bx	lr
 8001304:	40007000 	.word	0x40007000
 8001308:	20040000 	.word	0x20040000
 800130c:	431bde83 	.word	0x431bde83

08001310 <HAL_PWREx_EnableVddIO2>:
  * @brief Enable VDDIO2 supply.
  * @note  Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddIO2(void)
{
 8001310:	b480      	push	{r7}
 8001312:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_IOSV);
 8001314:	4b05      	ldr	r3, [pc, #20]	@ (800132c <HAL_PWREx_EnableVddIO2+0x1c>)
 8001316:	685b      	ldr	r3, [r3, #4]
 8001318:	4a04      	ldr	r2, [pc, #16]	@ (800132c <HAL_PWREx_EnableVddIO2+0x1c>)
 800131a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800131e:	6053      	str	r3, [r2, #4]
}
 8001320:	bf00      	nop
 8001322:	46bd      	mov	sp, r7
 8001324:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001328:	4770      	bx	lr
 800132a:	bf00      	nop
 800132c:	40007000 	.word	0x40007000

08001330 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001330:	b580      	push	{r7, lr}
 8001332:	b088      	sub	sp, #32
 8001334:	af00      	add	r7, sp, #0
 8001336:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	2b00      	cmp	r3, #0
 800133c:	d102      	bne.n	8001344 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800133e:	2301      	movs	r3, #1
 8001340:	f000 bc08 	b.w	8001b54 <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001344:	4b96      	ldr	r3, [pc, #600]	@ (80015a0 <HAL_RCC_OscConfig+0x270>)
 8001346:	689b      	ldr	r3, [r3, #8]
 8001348:	f003 030c 	and.w	r3, r3, #12
 800134c:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800134e:	4b94      	ldr	r3, [pc, #592]	@ (80015a0 <HAL_RCC_OscConfig+0x270>)
 8001350:	68db      	ldr	r3, [r3, #12]
 8001352:	f003 0303 	and.w	r3, r3, #3
 8001356:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	681b      	ldr	r3, [r3, #0]
 800135c:	f003 0310 	and.w	r3, r3, #16
 8001360:	2b00      	cmp	r3, #0
 8001362:	f000 80e4 	beq.w	800152e <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001366:	69bb      	ldr	r3, [r7, #24]
 8001368:	2b00      	cmp	r3, #0
 800136a:	d007      	beq.n	800137c <HAL_RCC_OscConfig+0x4c>
 800136c:	69bb      	ldr	r3, [r7, #24]
 800136e:	2b0c      	cmp	r3, #12
 8001370:	f040 808b 	bne.w	800148a <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8001374:	697b      	ldr	r3, [r7, #20]
 8001376:	2b01      	cmp	r3, #1
 8001378:	f040 8087 	bne.w	800148a <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800137c:	4b88      	ldr	r3, [pc, #544]	@ (80015a0 <HAL_RCC_OscConfig+0x270>)
 800137e:	681b      	ldr	r3, [r3, #0]
 8001380:	f003 0302 	and.w	r3, r3, #2
 8001384:	2b00      	cmp	r3, #0
 8001386:	d005      	beq.n	8001394 <HAL_RCC_OscConfig+0x64>
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	699b      	ldr	r3, [r3, #24]
 800138c:	2b00      	cmp	r3, #0
 800138e:	d101      	bne.n	8001394 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8001390:	2301      	movs	r3, #1
 8001392:	e3df      	b.n	8001b54 <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	6a1a      	ldr	r2, [r3, #32]
 8001398:	4b81      	ldr	r3, [pc, #516]	@ (80015a0 <HAL_RCC_OscConfig+0x270>)
 800139a:	681b      	ldr	r3, [r3, #0]
 800139c:	f003 0308 	and.w	r3, r3, #8
 80013a0:	2b00      	cmp	r3, #0
 80013a2:	d004      	beq.n	80013ae <HAL_RCC_OscConfig+0x7e>
 80013a4:	4b7e      	ldr	r3, [pc, #504]	@ (80015a0 <HAL_RCC_OscConfig+0x270>)
 80013a6:	681b      	ldr	r3, [r3, #0]
 80013a8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80013ac:	e005      	b.n	80013ba <HAL_RCC_OscConfig+0x8a>
 80013ae:	4b7c      	ldr	r3, [pc, #496]	@ (80015a0 <HAL_RCC_OscConfig+0x270>)
 80013b0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80013b4:	091b      	lsrs	r3, r3, #4
 80013b6:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80013ba:	4293      	cmp	r3, r2
 80013bc:	d223      	bcs.n	8001406 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	6a1b      	ldr	r3, [r3, #32]
 80013c2:	4618      	mov	r0, r3
 80013c4:	f000 fdcc 	bl	8001f60 <RCC_SetFlashLatencyFromMSIRange>
 80013c8:	4603      	mov	r3, r0
 80013ca:	2b00      	cmp	r3, #0
 80013cc:	d001      	beq.n	80013d2 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 80013ce:	2301      	movs	r3, #1
 80013d0:	e3c0      	b.n	8001b54 <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80013d2:	4b73      	ldr	r3, [pc, #460]	@ (80015a0 <HAL_RCC_OscConfig+0x270>)
 80013d4:	681b      	ldr	r3, [r3, #0]
 80013d6:	4a72      	ldr	r2, [pc, #456]	@ (80015a0 <HAL_RCC_OscConfig+0x270>)
 80013d8:	f043 0308 	orr.w	r3, r3, #8
 80013dc:	6013      	str	r3, [r2, #0]
 80013de:	4b70      	ldr	r3, [pc, #448]	@ (80015a0 <HAL_RCC_OscConfig+0x270>)
 80013e0:	681b      	ldr	r3, [r3, #0]
 80013e2:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	6a1b      	ldr	r3, [r3, #32]
 80013ea:	496d      	ldr	r1, [pc, #436]	@ (80015a0 <HAL_RCC_OscConfig+0x270>)
 80013ec:	4313      	orrs	r3, r2
 80013ee:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80013f0:	4b6b      	ldr	r3, [pc, #428]	@ (80015a0 <HAL_RCC_OscConfig+0x270>)
 80013f2:	685b      	ldr	r3, [r3, #4]
 80013f4:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	69db      	ldr	r3, [r3, #28]
 80013fc:	021b      	lsls	r3, r3, #8
 80013fe:	4968      	ldr	r1, [pc, #416]	@ (80015a0 <HAL_RCC_OscConfig+0x270>)
 8001400:	4313      	orrs	r3, r2
 8001402:	604b      	str	r3, [r1, #4]
 8001404:	e025      	b.n	8001452 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001406:	4b66      	ldr	r3, [pc, #408]	@ (80015a0 <HAL_RCC_OscConfig+0x270>)
 8001408:	681b      	ldr	r3, [r3, #0]
 800140a:	4a65      	ldr	r2, [pc, #404]	@ (80015a0 <HAL_RCC_OscConfig+0x270>)
 800140c:	f043 0308 	orr.w	r3, r3, #8
 8001410:	6013      	str	r3, [r2, #0]
 8001412:	4b63      	ldr	r3, [pc, #396]	@ (80015a0 <HAL_RCC_OscConfig+0x270>)
 8001414:	681b      	ldr	r3, [r3, #0]
 8001416:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	6a1b      	ldr	r3, [r3, #32]
 800141e:	4960      	ldr	r1, [pc, #384]	@ (80015a0 <HAL_RCC_OscConfig+0x270>)
 8001420:	4313      	orrs	r3, r2
 8001422:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001424:	4b5e      	ldr	r3, [pc, #376]	@ (80015a0 <HAL_RCC_OscConfig+0x270>)
 8001426:	685b      	ldr	r3, [r3, #4]
 8001428:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	69db      	ldr	r3, [r3, #28]
 8001430:	021b      	lsls	r3, r3, #8
 8001432:	495b      	ldr	r1, [pc, #364]	@ (80015a0 <HAL_RCC_OscConfig+0x270>)
 8001434:	4313      	orrs	r3, r2
 8001436:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001438:	69bb      	ldr	r3, [r7, #24]
 800143a:	2b00      	cmp	r3, #0
 800143c:	d109      	bne.n	8001452 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	6a1b      	ldr	r3, [r3, #32]
 8001442:	4618      	mov	r0, r3
 8001444:	f000 fd8c 	bl	8001f60 <RCC_SetFlashLatencyFromMSIRange>
 8001448:	4603      	mov	r3, r0
 800144a:	2b00      	cmp	r3, #0
 800144c:	d001      	beq.n	8001452 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 800144e:	2301      	movs	r3, #1
 8001450:	e380      	b.n	8001b54 <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001452:	f000 fcc1 	bl	8001dd8 <HAL_RCC_GetSysClockFreq>
 8001456:	4602      	mov	r2, r0
 8001458:	4b51      	ldr	r3, [pc, #324]	@ (80015a0 <HAL_RCC_OscConfig+0x270>)
 800145a:	689b      	ldr	r3, [r3, #8]
 800145c:	091b      	lsrs	r3, r3, #4
 800145e:	f003 030f 	and.w	r3, r3, #15
 8001462:	4950      	ldr	r1, [pc, #320]	@ (80015a4 <HAL_RCC_OscConfig+0x274>)
 8001464:	5ccb      	ldrb	r3, [r1, r3]
 8001466:	f003 031f 	and.w	r3, r3, #31
 800146a:	fa22 f303 	lsr.w	r3, r2, r3
 800146e:	4a4e      	ldr	r2, [pc, #312]	@ (80015a8 <HAL_RCC_OscConfig+0x278>)
 8001470:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8001472:	4b4e      	ldr	r3, [pc, #312]	@ (80015ac <HAL_RCC_OscConfig+0x27c>)
 8001474:	681b      	ldr	r3, [r3, #0]
 8001476:	4618      	mov	r0, r3
 8001478:	f7ff fb76 	bl	8000b68 <HAL_InitTick>
 800147c:	4603      	mov	r3, r0
 800147e:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8001480:	7bfb      	ldrb	r3, [r7, #15]
 8001482:	2b00      	cmp	r3, #0
 8001484:	d052      	beq.n	800152c <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8001486:	7bfb      	ldrb	r3, [r7, #15]
 8001488:	e364      	b.n	8001b54 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	699b      	ldr	r3, [r3, #24]
 800148e:	2b00      	cmp	r3, #0
 8001490:	d032      	beq.n	80014f8 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8001492:	4b43      	ldr	r3, [pc, #268]	@ (80015a0 <HAL_RCC_OscConfig+0x270>)
 8001494:	681b      	ldr	r3, [r3, #0]
 8001496:	4a42      	ldr	r2, [pc, #264]	@ (80015a0 <HAL_RCC_OscConfig+0x270>)
 8001498:	f043 0301 	orr.w	r3, r3, #1
 800149c:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800149e:	f7ff fbb3 	bl	8000c08 <HAL_GetTick>
 80014a2:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80014a4:	e008      	b.n	80014b8 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80014a6:	f7ff fbaf 	bl	8000c08 <HAL_GetTick>
 80014aa:	4602      	mov	r2, r0
 80014ac:	693b      	ldr	r3, [r7, #16]
 80014ae:	1ad3      	subs	r3, r2, r3
 80014b0:	2b02      	cmp	r3, #2
 80014b2:	d901      	bls.n	80014b8 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 80014b4:	2303      	movs	r3, #3
 80014b6:	e34d      	b.n	8001b54 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80014b8:	4b39      	ldr	r3, [pc, #228]	@ (80015a0 <HAL_RCC_OscConfig+0x270>)
 80014ba:	681b      	ldr	r3, [r3, #0]
 80014bc:	f003 0302 	and.w	r3, r3, #2
 80014c0:	2b00      	cmp	r3, #0
 80014c2:	d0f0      	beq.n	80014a6 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80014c4:	4b36      	ldr	r3, [pc, #216]	@ (80015a0 <HAL_RCC_OscConfig+0x270>)
 80014c6:	681b      	ldr	r3, [r3, #0]
 80014c8:	4a35      	ldr	r2, [pc, #212]	@ (80015a0 <HAL_RCC_OscConfig+0x270>)
 80014ca:	f043 0308 	orr.w	r3, r3, #8
 80014ce:	6013      	str	r3, [r2, #0]
 80014d0:	4b33      	ldr	r3, [pc, #204]	@ (80015a0 <HAL_RCC_OscConfig+0x270>)
 80014d2:	681b      	ldr	r3, [r3, #0]
 80014d4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	6a1b      	ldr	r3, [r3, #32]
 80014dc:	4930      	ldr	r1, [pc, #192]	@ (80015a0 <HAL_RCC_OscConfig+0x270>)
 80014de:	4313      	orrs	r3, r2
 80014e0:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80014e2:	4b2f      	ldr	r3, [pc, #188]	@ (80015a0 <HAL_RCC_OscConfig+0x270>)
 80014e4:	685b      	ldr	r3, [r3, #4]
 80014e6:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	69db      	ldr	r3, [r3, #28]
 80014ee:	021b      	lsls	r3, r3, #8
 80014f0:	492b      	ldr	r1, [pc, #172]	@ (80015a0 <HAL_RCC_OscConfig+0x270>)
 80014f2:	4313      	orrs	r3, r2
 80014f4:	604b      	str	r3, [r1, #4]
 80014f6:	e01a      	b.n	800152e <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80014f8:	4b29      	ldr	r3, [pc, #164]	@ (80015a0 <HAL_RCC_OscConfig+0x270>)
 80014fa:	681b      	ldr	r3, [r3, #0]
 80014fc:	4a28      	ldr	r2, [pc, #160]	@ (80015a0 <HAL_RCC_OscConfig+0x270>)
 80014fe:	f023 0301 	bic.w	r3, r3, #1
 8001502:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001504:	f7ff fb80 	bl	8000c08 <HAL_GetTick>
 8001508:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800150a:	e008      	b.n	800151e <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800150c:	f7ff fb7c 	bl	8000c08 <HAL_GetTick>
 8001510:	4602      	mov	r2, r0
 8001512:	693b      	ldr	r3, [r7, #16]
 8001514:	1ad3      	subs	r3, r2, r3
 8001516:	2b02      	cmp	r3, #2
 8001518:	d901      	bls.n	800151e <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 800151a:	2303      	movs	r3, #3
 800151c:	e31a      	b.n	8001b54 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800151e:	4b20      	ldr	r3, [pc, #128]	@ (80015a0 <HAL_RCC_OscConfig+0x270>)
 8001520:	681b      	ldr	r3, [r3, #0]
 8001522:	f003 0302 	and.w	r3, r3, #2
 8001526:	2b00      	cmp	r3, #0
 8001528:	d1f0      	bne.n	800150c <HAL_RCC_OscConfig+0x1dc>
 800152a:	e000      	b.n	800152e <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800152c:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	681b      	ldr	r3, [r3, #0]
 8001532:	f003 0301 	and.w	r3, r3, #1
 8001536:	2b00      	cmp	r3, #0
 8001538:	d073      	beq.n	8001622 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 800153a:	69bb      	ldr	r3, [r7, #24]
 800153c:	2b08      	cmp	r3, #8
 800153e:	d005      	beq.n	800154c <HAL_RCC_OscConfig+0x21c>
 8001540:	69bb      	ldr	r3, [r7, #24]
 8001542:	2b0c      	cmp	r3, #12
 8001544:	d10e      	bne.n	8001564 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001546:	697b      	ldr	r3, [r7, #20]
 8001548:	2b03      	cmp	r3, #3
 800154a:	d10b      	bne.n	8001564 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800154c:	4b14      	ldr	r3, [pc, #80]	@ (80015a0 <HAL_RCC_OscConfig+0x270>)
 800154e:	681b      	ldr	r3, [r3, #0]
 8001550:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001554:	2b00      	cmp	r3, #0
 8001556:	d063      	beq.n	8001620 <HAL_RCC_OscConfig+0x2f0>
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	685b      	ldr	r3, [r3, #4]
 800155c:	2b00      	cmp	r3, #0
 800155e:	d15f      	bne.n	8001620 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8001560:	2301      	movs	r3, #1
 8001562:	e2f7      	b.n	8001b54 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	685b      	ldr	r3, [r3, #4]
 8001568:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800156c:	d106      	bne.n	800157c <HAL_RCC_OscConfig+0x24c>
 800156e:	4b0c      	ldr	r3, [pc, #48]	@ (80015a0 <HAL_RCC_OscConfig+0x270>)
 8001570:	681b      	ldr	r3, [r3, #0]
 8001572:	4a0b      	ldr	r2, [pc, #44]	@ (80015a0 <HAL_RCC_OscConfig+0x270>)
 8001574:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001578:	6013      	str	r3, [r2, #0]
 800157a:	e025      	b.n	80015c8 <HAL_RCC_OscConfig+0x298>
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	685b      	ldr	r3, [r3, #4]
 8001580:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001584:	d114      	bne.n	80015b0 <HAL_RCC_OscConfig+0x280>
 8001586:	4b06      	ldr	r3, [pc, #24]	@ (80015a0 <HAL_RCC_OscConfig+0x270>)
 8001588:	681b      	ldr	r3, [r3, #0]
 800158a:	4a05      	ldr	r2, [pc, #20]	@ (80015a0 <HAL_RCC_OscConfig+0x270>)
 800158c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001590:	6013      	str	r3, [r2, #0]
 8001592:	4b03      	ldr	r3, [pc, #12]	@ (80015a0 <HAL_RCC_OscConfig+0x270>)
 8001594:	681b      	ldr	r3, [r3, #0]
 8001596:	4a02      	ldr	r2, [pc, #8]	@ (80015a0 <HAL_RCC_OscConfig+0x270>)
 8001598:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800159c:	6013      	str	r3, [r2, #0]
 800159e:	e013      	b.n	80015c8 <HAL_RCC_OscConfig+0x298>
 80015a0:	40021000 	.word	0x40021000
 80015a4:	0800385c 	.word	0x0800385c
 80015a8:	20040000 	.word	0x20040000
 80015ac:	20040004 	.word	0x20040004
 80015b0:	4ba0      	ldr	r3, [pc, #640]	@ (8001834 <HAL_RCC_OscConfig+0x504>)
 80015b2:	681b      	ldr	r3, [r3, #0]
 80015b4:	4a9f      	ldr	r2, [pc, #636]	@ (8001834 <HAL_RCC_OscConfig+0x504>)
 80015b6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80015ba:	6013      	str	r3, [r2, #0]
 80015bc:	4b9d      	ldr	r3, [pc, #628]	@ (8001834 <HAL_RCC_OscConfig+0x504>)
 80015be:	681b      	ldr	r3, [r3, #0]
 80015c0:	4a9c      	ldr	r2, [pc, #624]	@ (8001834 <HAL_RCC_OscConfig+0x504>)
 80015c2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80015c6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	685b      	ldr	r3, [r3, #4]
 80015cc:	2b00      	cmp	r3, #0
 80015ce:	d013      	beq.n	80015f8 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80015d0:	f7ff fb1a 	bl	8000c08 <HAL_GetTick>
 80015d4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80015d6:	e008      	b.n	80015ea <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80015d8:	f7ff fb16 	bl	8000c08 <HAL_GetTick>
 80015dc:	4602      	mov	r2, r0
 80015de:	693b      	ldr	r3, [r7, #16]
 80015e0:	1ad3      	subs	r3, r2, r3
 80015e2:	2b64      	cmp	r3, #100	@ 0x64
 80015e4:	d901      	bls.n	80015ea <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80015e6:	2303      	movs	r3, #3
 80015e8:	e2b4      	b.n	8001b54 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80015ea:	4b92      	ldr	r3, [pc, #584]	@ (8001834 <HAL_RCC_OscConfig+0x504>)
 80015ec:	681b      	ldr	r3, [r3, #0]
 80015ee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80015f2:	2b00      	cmp	r3, #0
 80015f4:	d0f0      	beq.n	80015d8 <HAL_RCC_OscConfig+0x2a8>
 80015f6:	e014      	b.n	8001622 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80015f8:	f7ff fb06 	bl	8000c08 <HAL_GetTick>
 80015fc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80015fe:	e008      	b.n	8001612 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001600:	f7ff fb02 	bl	8000c08 <HAL_GetTick>
 8001604:	4602      	mov	r2, r0
 8001606:	693b      	ldr	r3, [r7, #16]
 8001608:	1ad3      	subs	r3, r2, r3
 800160a:	2b64      	cmp	r3, #100	@ 0x64
 800160c:	d901      	bls.n	8001612 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800160e:	2303      	movs	r3, #3
 8001610:	e2a0      	b.n	8001b54 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001612:	4b88      	ldr	r3, [pc, #544]	@ (8001834 <HAL_RCC_OscConfig+0x504>)
 8001614:	681b      	ldr	r3, [r3, #0]
 8001616:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800161a:	2b00      	cmp	r3, #0
 800161c:	d1f0      	bne.n	8001600 <HAL_RCC_OscConfig+0x2d0>
 800161e:	e000      	b.n	8001622 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001620:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	681b      	ldr	r3, [r3, #0]
 8001626:	f003 0302 	and.w	r3, r3, #2
 800162a:	2b00      	cmp	r3, #0
 800162c:	d060      	beq.n	80016f0 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800162e:	69bb      	ldr	r3, [r7, #24]
 8001630:	2b04      	cmp	r3, #4
 8001632:	d005      	beq.n	8001640 <HAL_RCC_OscConfig+0x310>
 8001634:	69bb      	ldr	r3, [r7, #24]
 8001636:	2b0c      	cmp	r3, #12
 8001638:	d119      	bne.n	800166e <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800163a:	697b      	ldr	r3, [r7, #20]
 800163c:	2b02      	cmp	r3, #2
 800163e:	d116      	bne.n	800166e <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001640:	4b7c      	ldr	r3, [pc, #496]	@ (8001834 <HAL_RCC_OscConfig+0x504>)
 8001642:	681b      	ldr	r3, [r3, #0]
 8001644:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001648:	2b00      	cmp	r3, #0
 800164a:	d005      	beq.n	8001658 <HAL_RCC_OscConfig+0x328>
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	68db      	ldr	r3, [r3, #12]
 8001650:	2b00      	cmp	r3, #0
 8001652:	d101      	bne.n	8001658 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8001654:	2301      	movs	r3, #1
 8001656:	e27d      	b.n	8001b54 <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001658:	4b76      	ldr	r3, [pc, #472]	@ (8001834 <HAL_RCC_OscConfig+0x504>)
 800165a:	685b      	ldr	r3, [r3, #4]
 800165c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	691b      	ldr	r3, [r3, #16]
 8001664:	061b      	lsls	r3, r3, #24
 8001666:	4973      	ldr	r1, [pc, #460]	@ (8001834 <HAL_RCC_OscConfig+0x504>)
 8001668:	4313      	orrs	r3, r2
 800166a:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800166c:	e040      	b.n	80016f0 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	68db      	ldr	r3, [r3, #12]
 8001672:	2b00      	cmp	r3, #0
 8001674:	d023      	beq.n	80016be <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001676:	4b6f      	ldr	r3, [pc, #444]	@ (8001834 <HAL_RCC_OscConfig+0x504>)
 8001678:	681b      	ldr	r3, [r3, #0]
 800167a:	4a6e      	ldr	r2, [pc, #440]	@ (8001834 <HAL_RCC_OscConfig+0x504>)
 800167c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001680:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001682:	f7ff fac1 	bl	8000c08 <HAL_GetTick>
 8001686:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001688:	e008      	b.n	800169c <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800168a:	f7ff fabd 	bl	8000c08 <HAL_GetTick>
 800168e:	4602      	mov	r2, r0
 8001690:	693b      	ldr	r3, [r7, #16]
 8001692:	1ad3      	subs	r3, r2, r3
 8001694:	2b02      	cmp	r3, #2
 8001696:	d901      	bls.n	800169c <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8001698:	2303      	movs	r3, #3
 800169a:	e25b      	b.n	8001b54 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800169c:	4b65      	ldr	r3, [pc, #404]	@ (8001834 <HAL_RCC_OscConfig+0x504>)
 800169e:	681b      	ldr	r3, [r3, #0]
 80016a0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80016a4:	2b00      	cmp	r3, #0
 80016a6:	d0f0      	beq.n	800168a <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80016a8:	4b62      	ldr	r3, [pc, #392]	@ (8001834 <HAL_RCC_OscConfig+0x504>)
 80016aa:	685b      	ldr	r3, [r3, #4]
 80016ac:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	691b      	ldr	r3, [r3, #16]
 80016b4:	061b      	lsls	r3, r3, #24
 80016b6:	495f      	ldr	r1, [pc, #380]	@ (8001834 <HAL_RCC_OscConfig+0x504>)
 80016b8:	4313      	orrs	r3, r2
 80016ba:	604b      	str	r3, [r1, #4]
 80016bc:	e018      	b.n	80016f0 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80016be:	4b5d      	ldr	r3, [pc, #372]	@ (8001834 <HAL_RCC_OscConfig+0x504>)
 80016c0:	681b      	ldr	r3, [r3, #0]
 80016c2:	4a5c      	ldr	r2, [pc, #368]	@ (8001834 <HAL_RCC_OscConfig+0x504>)
 80016c4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80016c8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80016ca:	f7ff fa9d 	bl	8000c08 <HAL_GetTick>
 80016ce:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80016d0:	e008      	b.n	80016e4 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80016d2:	f7ff fa99 	bl	8000c08 <HAL_GetTick>
 80016d6:	4602      	mov	r2, r0
 80016d8:	693b      	ldr	r3, [r7, #16]
 80016da:	1ad3      	subs	r3, r2, r3
 80016dc:	2b02      	cmp	r3, #2
 80016de:	d901      	bls.n	80016e4 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80016e0:	2303      	movs	r3, #3
 80016e2:	e237      	b.n	8001b54 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80016e4:	4b53      	ldr	r3, [pc, #332]	@ (8001834 <HAL_RCC_OscConfig+0x504>)
 80016e6:	681b      	ldr	r3, [r3, #0]
 80016e8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80016ec:	2b00      	cmp	r3, #0
 80016ee:	d1f0      	bne.n	80016d2 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	681b      	ldr	r3, [r3, #0]
 80016f4:	f003 0308 	and.w	r3, r3, #8
 80016f8:	2b00      	cmp	r3, #0
 80016fa:	d03c      	beq.n	8001776 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	695b      	ldr	r3, [r3, #20]
 8001700:	2b00      	cmp	r3, #0
 8001702:	d01c      	beq.n	800173e <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001704:	4b4b      	ldr	r3, [pc, #300]	@ (8001834 <HAL_RCC_OscConfig+0x504>)
 8001706:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800170a:	4a4a      	ldr	r2, [pc, #296]	@ (8001834 <HAL_RCC_OscConfig+0x504>)
 800170c:	f043 0301 	orr.w	r3, r3, #1
 8001710:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001714:	f7ff fa78 	bl	8000c08 <HAL_GetTick>
 8001718:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800171a:	e008      	b.n	800172e <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800171c:	f7ff fa74 	bl	8000c08 <HAL_GetTick>
 8001720:	4602      	mov	r2, r0
 8001722:	693b      	ldr	r3, [r7, #16]
 8001724:	1ad3      	subs	r3, r2, r3
 8001726:	2b02      	cmp	r3, #2
 8001728:	d901      	bls.n	800172e <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800172a:	2303      	movs	r3, #3
 800172c:	e212      	b.n	8001b54 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800172e:	4b41      	ldr	r3, [pc, #260]	@ (8001834 <HAL_RCC_OscConfig+0x504>)
 8001730:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001734:	f003 0302 	and.w	r3, r3, #2
 8001738:	2b00      	cmp	r3, #0
 800173a:	d0ef      	beq.n	800171c <HAL_RCC_OscConfig+0x3ec>
 800173c:	e01b      	b.n	8001776 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800173e:	4b3d      	ldr	r3, [pc, #244]	@ (8001834 <HAL_RCC_OscConfig+0x504>)
 8001740:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001744:	4a3b      	ldr	r2, [pc, #236]	@ (8001834 <HAL_RCC_OscConfig+0x504>)
 8001746:	f023 0301 	bic.w	r3, r3, #1
 800174a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800174e:	f7ff fa5b 	bl	8000c08 <HAL_GetTick>
 8001752:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001754:	e008      	b.n	8001768 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001756:	f7ff fa57 	bl	8000c08 <HAL_GetTick>
 800175a:	4602      	mov	r2, r0
 800175c:	693b      	ldr	r3, [r7, #16]
 800175e:	1ad3      	subs	r3, r2, r3
 8001760:	2b02      	cmp	r3, #2
 8001762:	d901      	bls.n	8001768 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8001764:	2303      	movs	r3, #3
 8001766:	e1f5      	b.n	8001b54 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001768:	4b32      	ldr	r3, [pc, #200]	@ (8001834 <HAL_RCC_OscConfig+0x504>)
 800176a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800176e:	f003 0302 	and.w	r3, r3, #2
 8001772:	2b00      	cmp	r3, #0
 8001774:	d1ef      	bne.n	8001756 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	681b      	ldr	r3, [r3, #0]
 800177a:	f003 0304 	and.w	r3, r3, #4
 800177e:	2b00      	cmp	r3, #0
 8001780:	f000 80a6 	beq.w	80018d0 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001784:	2300      	movs	r3, #0
 8001786:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8001788:	4b2a      	ldr	r3, [pc, #168]	@ (8001834 <HAL_RCC_OscConfig+0x504>)
 800178a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800178c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001790:	2b00      	cmp	r3, #0
 8001792:	d10d      	bne.n	80017b0 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001794:	4b27      	ldr	r3, [pc, #156]	@ (8001834 <HAL_RCC_OscConfig+0x504>)
 8001796:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001798:	4a26      	ldr	r2, [pc, #152]	@ (8001834 <HAL_RCC_OscConfig+0x504>)
 800179a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800179e:	6593      	str	r3, [r2, #88]	@ 0x58
 80017a0:	4b24      	ldr	r3, [pc, #144]	@ (8001834 <HAL_RCC_OscConfig+0x504>)
 80017a2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80017a4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80017a8:	60bb      	str	r3, [r7, #8]
 80017aa:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80017ac:	2301      	movs	r3, #1
 80017ae:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80017b0:	4b21      	ldr	r3, [pc, #132]	@ (8001838 <HAL_RCC_OscConfig+0x508>)
 80017b2:	681b      	ldr	r3, [r3, #0]
 80017b4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80017b8:	2b00      	cmp	r3, #0
 80017ba:	d118      	bne.n	80017ee <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80017bc:	4b1e      	ldr	r3, [pc, #120]	@ (8001838 <HAL_RCC_OscConfig+0x508>)
 80017be:	681b      	ldr	r3, [r3, #0]
 80017c0:	4a1d      	ldr	r2, [pc, #116]	@ (8001838 <HAL_RCC_OscConfig+0x508>)
 80017c2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80017c6:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80017c8:	f7ff fa1e 	bl	8000c08 <HAL_GetTick>
 80017cc:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80017ce:	e008      	b.n	80017e2 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80017d0:	f7ff fa1a 	bl	8000c08 <HAL_GetTick>
 80017d4:	4602      	mov	r2, r0
 80017d6:	693b      	ldr	r3, [r7, #16]
 80017d8:	1ad3      	subs	r3, r2, r3
 80017da:	2b02      	cmp	r3, #2
 80017dc:	d901      	bls.n	80017e2 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80017de:	2303      	movs	r3, #3
 80017e0:	e1b8      	b.n	8001b54 <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80017e2:	4b15      	ldr	r3, [pc, #84]	@ (8001838 <HAL_RCC_OscConfig+0x508>)
 80017e4:	681b      	ldr	r3, [r3, #0]
 80017e6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80017ea:	2b00      	cmp	r3, #0
 80017ec:	d0f0      	beq.n	80017d0 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	689b      	ldr	r3, [r3, #8]
 80017f2:	2b01      	cmp	r3, #1
 80017f4:	d108      	bne.n	8001808 <HAL_RCC_OscConfig+0x4d8>
 80017f6:	4b0f      	ldr	r3, [pc, #60]	@ (8001834 <HAL_RCC_OscConfig+0x504>)
 80017f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80017fc:	4a0d      	ldr	r2, [pc, #52]	@ (8001834 <HAL_RCC_OscConfig+0x504>)
 80017fe:	f043 0301 	orr.w	r3, r3, #1
 8001802:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001806:	e029      	b.n	800185c <HAL_RCC_OscConfig+0x52c>
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	689b      	ldr	r3, [r3, #8]
 800180c:	2b05      	cmp	r3, #5
 800180e:	d115      	bne.n	800183c <HAL_RCC_OscConfig+0x50c>
 8001810:	4b08      	ldr	r3, [pc, #32]	@ (8001834 <HAL_RCC_OscConfig+0x504>)
 8001812:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001816:	4a07      	ldr	r2, [pc, #28]	@ (8001834 <HAL_RCC_OscConfig+0x504>)
 8001818:	f043 0304 	orr.w	r3, r3, #4
 800181c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001820:	4b04      	ldr	r3, [pc, #16]	@ (8001834 <HAL_RCC_OscConfig+0x504>)
 8001822:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001826:	4a03      	ldr	r2, [pc, #12]	@ (8001834 <HAL_RCC_OscConfig+0x504>)
 8001828:	f043 0301 	orr.w	r3, r3, #1
 800182c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001830:	e014      	b.n	800185c <HAL_RCC_OscConfig+0x52c>
 8001832:	bf00      	nop
 8001834:	40021000 	.word	0x40021000
 8001838:	40007000 	.word	0x40007000
 800183c:	4b9d      	ldr	r3, [pc, #628]	@ (8001ab4 <HAL_RCC_OscConfig+0x784>)
 800183e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001842:	4a9c      	ldr	r2, [pc, #624]	@ (8001ab4 <HAL_RCC_OscConfig+0x784>)
 8001844:	f023 0301 	bic.w	r3, r3, #1
 8001848:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800184c:	4b99      	ldr	r3, [pc, #612]	@ (8001ab4 <HAL_RCC_OscConfig+0x784>)
 800184e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001852:	4a98      	ldr	r2, [pc, #608]	@ (8001ab4 <HAL_RCC_OscConfig+0x784>)
 8001854:	f023 0304 	bic.w	r3, r3, #4
 8001858:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	689b      	ldr	r3, [r3, #8]
 8001860:	2b00      	cmp	r3, #0
 8001862:	d016      	beq.n	8001892 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001864:	f7ff f9d0 	bl	8000c08 <HAL_GetTick>
 8001868:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800186a:	e00a      	b.n	8001882 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800186c:	f7ff f9cc 	bl	8000c08 <HAL_GetTick>
 8001870:	4602      	mov	r2, r0
 8001872:	693b      	ldr	r3, [r7, #16]
 8001874:	1ad3      	subs	r3, r2, r3
 8001876:	f241 3288 	movw	r2, #5000	@ 0x1388
 800187a:	4293      	cmp	r3, r2
 800187c:	d901      	bls.n	8001882 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 800187e:	2303      	movs	r3, #3
 8001880:	e168      	b.n	8001b54 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001882:	4b8c      	ldr	r3, [pc, #560]	@ (8001ab4 <HAL_RCC_OscConfig+0x784>)
 8001884:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001888:	f003 0302 	and.w	r3, r3, #2
 800188c:	2b00      	cmp	r3, #0
 800188e:	d0ed      	beq.n	800186c <HAL_RCC_OscConfig+0x53c>
 8001890:	e015      	b.n	80018be <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001892:	f7ff f9b9 	bl	8000c08 <HAL_GetTick>
 8001896:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001898:	e00a      	b.n	80018b0 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800189a:	f7ff f9b5 	bl	8000c08 <HAL_GetTick>
 800189e:	4602      	mov	r2, r0
 80018a0:	693b      	ldr	r3, [r7, #16]
 80018a2:	1ad3      	subs	r3, r2, r3
 80018a4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80018a8:	4293      	cmp	r3, r2
 80018aa:	d901      	bls.n	80018b0 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80018ac:	2303      	movs	r3, #3
 80018ae:	e151      	b.n	8001b54 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80018b0:	4b80      	ldr	r3, [pc, #512]	@ (8001ab4 <HAL_RCC_OscConfig+0x784>)
 80018b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80018b6:	f003 0302 	and.w	r3, r3, #2
 80018ba:	2b00      	cmp	r3, #0
 80018bc:	d1ed      	bne.n	800189a <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80018be:	7ffb      	ldrb	r3, [r7, #31]
 80018c0:	2b01      	cmp	r3, #1
 80018c2:	d105      	bne.n	80018d0 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80018c4:	4b7b      	ldr	r3, [pc, #492]	@ (8001ab4 <HAL_RCC_OscConfig+0x784>)
 80018c6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80018c8:	4a7a      	ldr	r2, [pc, #488]	@ (8001ab4 <HAL_RCC_OscConfig+0x784>)
 80018ca:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80018ce:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	f003 0320 	and.w	r3, r3, #32
 80018d8:	2b00      	cmp	r3, #0
 80018da:	d03c      	beq.n	8001956 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80018e0:	2b00      	cmp	r3, #0
 80018e2:	d01c      	beq.n	800191e <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80018e4:	4b73      	ldr	r3, [pc, #460]	@ (8001ab4 <HAL_RCC_OscConfig+0x784>)
 80018e6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80018ea:	4a72      	ldr	r2, [pc, #456]	@ (8001ab4 <HAL_RCC_OscConfig+0x784>)
 80018ec:	f043 0301 	orr.w	r3, r3, #1
 80018f0:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80018f4:	f7ff f988 	bl	8000c08 <HAL_GetTick>
 80018f8:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80018fa:	e008      	b.n	800190e <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80018fc:	f7ff f984 	bl	8000c08 <HAL_GetTick>
 8001900:	4602      	mov	r2, r0
 8001902:	693b      	ldr	r3, [r7, #16]
 8001904:	1ad3      	subs	r3, r2, r3
 8001906:	2b02      	cmp	r3, #2
 8001908:	d901      	bls.n	800190e <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 800190a:	2303      	movs	r3, #3
 800190c:	e122      	b.n	8001b54 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800190e:	4b69      	ldr	r3, [pc, #420]	@ (8001ab4 <HAL_RCC_OscConfig+0x784>)
 8001910:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001914:	f003 0302 	and.w	r3, r3, #2
 8001918:	2b00      	cmp	r3, #0
 800191a:	d0ef      	beq.n	80018fc <HAL_RCC_OscConfig+0x5cc>
 800191c:	e01b      	b.n	8001956 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800191e:	4b65      	ldr	r3, [pc, #404]	@ (8001ab4 <HAL_RCC_OscConfig+0x784>)
 8001920:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001924:	4a63      	ldr	r2, [pc, #396]	@ (8001ab4 <HAL_RCC_OscConfig+0x784>)
 8001926:	f023 0301 	bic.w	r3, r3, #1
 800192a:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800192e:	f7ff f96b 	bl	8000c08 <HAL_GetTick>
 8001932:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8001934:	e008      	b.n	8001948 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001936:	f7ff f967 	bl	8000c08 <HAL_GetTick>
 800193a:	4602      	mov	r2, r0
 800193c:	693b      	ldr	r3, [r7, #16]
 800193e:	1ad3      	subs	r3, r2, r3
 8001940:	2b02      	cmp	r3, #2
 8001942:	d901      	bls.n	8001948 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8001944:	2303      	movs	r3, #3
 8001946:	e105      	b.n	8001b54 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8001948:	4b5a      	ldr	r3, [pc, #360]	@ (8001ab4 <HAL_RCC_OscConfig+0x784>)
 800194a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800194e:	f003 0302 	and.w	r3, r3, #2
 8001952:	2b00      	cmp	r3, #0
 8001954:	d1ef      	bne.n	8001936 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800195a:	2b00      	cmp	r3, #0
 800195c:	f000 80f9 	beq.w	8001b52 <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001964:	2b02      	cmp	r3, #2
 8001966:	f040 80cf 	bne.w	8001b08 <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 800196a:	4b52      	ldr	r3, [pc, #328]	@ (8001ab4 <HAL_RCC_OscConfig+0x784>)
 800196c:	68db      	ldr	r3, [r3, #12]
 800196e:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001970:	697b      	ldr	r3, [r7, #20]
 8001972:	f003 0203 	and.w	r2, r3, #3
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800197a:	429a      	cmp	r2, r3
 800197c:	d12c      	bne.n	80019d8 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800197e:	697b      	ldr	r3, [r7, #20]
 8001980:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001988:	3b01      	subs	r3, #1
 800198a:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800198c:	429a      	cmp	r2, r3
 800198e:	d123      	bne.n	80019d8 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001990:	697b      	ldr	r3, [r7, #20]
 8001992:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800199a:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800199c:	429a      	cmp	r2, r3
 800199e:	d11b      	bne.n	80019d8 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80019a0:	697b      	ldr	r3, [r7, #20]
 80019a2:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80019aa:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80019ac:	429a      	cmp	r2, r3
 80019ae:	d113      	bne.n	80019d8 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80019b0:	697b      	ldr	r3, [r7, #20]
 80019b2:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80019ba:	085b      	lsrs	r3, r3, #1
 80019bc:	3b01      	subs	r3, #1
 80019be:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80019c0:	429a      	cmp	r2, r3
 80019c2:	d109      	bne.n	80019d8 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80019c4:	697b      	ldr	r3, [r7, #20]
 80019c6:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019ce:	085b      	lsrs	r3, r3, #1
 80019d0:	3b01      	subs	r3, #1
 80019d2:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80019d4:	429a      	cmp	r2, r3
 80019d6:	d071      	beq.n	8001abc <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80019d8:	69bb      	ldr	r3, [r7, #24]
 80019da:	2b0c      	cmp	r3, #12
 80019dc:	d068      	beq.n	8001ab0 <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80019de:	4b35      	ldr	r3, [pc, #212]	@ (8001ab4 <HAL_RCC_OscConfig+0x784>)
 80019e0:	681b      	ldr	r3, [r3, #0]
 80019e2:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80019e6:	2b00      	cmp	r3, #0
 80019e8:	d105      	bne.n	80019f6 <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 80019ea:	4b32      	ldr	r3, [pc, #200]	@ (8001ab4 <HAL_RCC_OscConfig+0x784>)
 80019ec:	681b      	ldr	r3, [r3, #0]
 80019ee:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80019f2:	2b00      	cmp	r3, #0
 80019f4:	d001      	beq.n	80019fa <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 80019f6:	2301      	movs	r3, #1
 80019f8:	e0ac      	b.n	8001b54 <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80019fa:	4b2e      	ldr	r3, [pc, #184]	@ (8001ab4 <HAL_RCC_OscConfig+0x784>)
 80019fc:	681b      	ldr	r3, [r3, #0]
 80019fe:	4a2d      	ldr	r2, [pc, #180]	@ (8001ab4 <HAL_RCC_OscConfig+0x784>)
 8001a00:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001a04:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8001a06:	f7ff f8ff 	bl	8000c08 <HAL_GetTick>
 8001a0a:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001a0c:	e008      	b.n	8001a20 <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001a0e:	f7ff f8fb 	bl	8000c08 <HAL_GetTick>
 8001a12:	4602      	mov	r2, r0
 8001a14:	693b      	ldr	r3, [r7, #16]
 8001a16:	1ad3      	subs	r3, r2, r3
 8001a18:	2b02      	cmp	r3, #2
 8001a1a:	d901      	bls.n	8001a20 <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 8001a1c:	2303      	movs	r3, #3
 8001a1e:	e099      	b.n	8001b54 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001a20:	4b24      	ldr	r3, [pc, #144]	@ (8001ab4 <HAL_RCC_OscConfig+0x784>)
 8001a22:	681b      	ldr	r3, [r3, #0]
 8001a24:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001a28:	2b00      	cmp	r3, #0
 8001a2a:	d1f0      	bne.n	8001a0e <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001a2c:	4b21      	ldr	r3, [pc, #132]	@ (8001ab4 <HAL_RCC_OscConfig+0x784>)
 8001a2e:	68da      	ldr	r2, [r3, #12]
 8001a30:	4b21      	ldr	r3, [pc, #132]	@ (8001ab8 <HAL_RCC_OscConfig+0x788>)
 8001a32:	4013      	ands	r3, r2
 8001a34:	687a      	ldr	r2, [r7, #4]
 8001a36:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8001a38:	687a      	ldr	r2, [r7, #4]
 8001a3a:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8001a3c:	3a01      	subs	r2, #1
 8001a3e:	0112      	lsls	r2, r2, #4
 8001a40:	4311      	orrs	r1, r2
 8001a42:	687a      	ldr	r2, [r7, #4]
 8001a44:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8001a46:	0212      	lsls	r2, r2, #8
 8001a48:	4311      	orrs	r1, r2
 8001a4a:	687a      	ldr	r2, [r7, #4]
 8001a4c:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8001a4e:	0852      	lsrs	r2, r2, #1
 8001a50:	3a01      	subs	r2, #1
 8001a52:	0552      	lsls	r2, r2, #21
 8001a54:	4311      	orrs	r1, r2
 8001a56:	687a      	ldr	r2, [r7, #4]
 8001a58:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8001a5a:	0852      	lsrs	r2, r2, #1
 8001a5c:	3a01      	subs	r2, #1
 8001a5e:	0652      	lsls	r2, r2, #25
 8001a60:	4311      	orrs	r1, r2
 8001a62:	687a      	ldr	r2, [r7, #4]
 8001a64:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8001a66:	06d2      	lsls	r2, r2, #27
 8001a68:	430a      	orrs	r2, r1
 8001a6a:	4912      	ldr	r1, [pc, #72]	@ (8001ab4 <HAL_RCC_OscConfig+0x784>)
 8001a6c:	4313      	orrs	r3, r2
 8001a6e:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8001a70:	4b10      	ldr	r3, [pc, #64]	@ (8001ab4 <HAL_RCC_OscConfig+0x784>)
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	4a0f      	ldr	r2, [pc, #60]	@ (8001ab4 <HAL_RCC_OscConfig+0x784>)
 8001a76:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001a7a:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001a7c:	4b0d      	ldr	r3, [pc, #52]	@ (8001ab4 <HAL_RCC_OscConfig+0x784>)
 8001a7e:	68db      	ldr	r3, [r3, #12]
 8001a80:	4a0c      	ldr	r2, [pc, #48]	@ (8001ab4 <HAL_RCC_OscConfig+0x784>)
 8001a82:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001a86:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8001a88:	f7ff f8be 	bl	8000c08 <HAL_GetTick>
 8001a8c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001a8e:	e008      	b.n	8001aa2 <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001a90:	f7ff f8ba 	bl	8000c08 <HAL_GetTick>
 8001a94:	4602      	mov	r2, r0
 8001a96:	693b      	ldr	r3, [r7, #16]
 8001a98:	1ad3      	subs	r3, r2, r3
 8001a9a:	2b02      	cmp	r3, #2
 8001a9c:	d901      	bls.n	8001aa2 <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 8001a9e:	2303      	movs	r3, #3
 8001aa0:	e058      	b.n	8001b54 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001aa2:	4b04      	ldr	r3, [pc, #16]	@ (8001ab4 <HAL_RCC_OscConfig+0x784>)
 8001aa4:	681b      	ldr	r3, [r3, #0]
 8001aa6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001aaa:	2b00      	cmp	r3, #0
 8001aac:	d0f0      	beq.n	8001a90 <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001aae:	e050      	b.n	8001b52 <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8001ab0:	2301      	movs	r3, #1
 8001ab2:	e04f      	b.n	8001b54 <HAL_RCC_OscConfig+0x824>
 8001ab4:	40021000 	.word	0x40021000
 8001ab8:	019d800c 	.word	0x019d800c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001abc:	4b27      	ldr	r3, [pc, #156]	@ (8001b5c <HAL_RCC_OscConfig+0x82c>)
 8001abe:	681b      	ldr	r3, [r3, #0]
 8001ac0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001ac4:	2b00      	cmp	r3, #0
 8001ac6:	d144      	bne.n	8001b52 <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8001ac8:	4b24      	ldr	r3, [pc, #144]	@ (8001b5c <HAL_RCC_OscConfig+0x82c>)
 8001aca:	681b      	ldr	r3, [r3, #0]
 8001acc:	4a23      	ldr	r2, [pc, #140]	@ (8001b5c <HAL_RCC_OscConfig+0x82c>)
 8001ace:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001ad2:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001ad4:	4b21      	ldr	r3, [pc, #132]	@ (8001b5c <HAL_RCC_OscConfig+0x82c>)
 8001ad6:	68db      	ldr	r3, [r3, #12]
 8001ad8:	4a20      	ldr	r2, [pc, #128]	@ (8001b5c <HAL_RCC_OscConfig+0x82c>)
 8001ada:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001ade:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8001ae0:	f7ff f892 	bl	8000c08 <HAL_GetTick>
 8001ae4:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001ae6:	e008      	b.n	8001afa <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001ae8:	f7ff f88e 	bl	8000c08 <HAL_GetTick>
 8001aec:	4602      	mov	r2, r0
 8001aee:	693b      	ldr	r3, [r7, #16]
 8001af0:	1ad3      	subs	r3, r2, r3
 8001af2:	2b02      	cmp	r3, #2
 8001af4:	d901      	bls.n	8001afa <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 8001af6:	2303      	movs	r3, #3
 8001af8:	e02c      	b.n	8001b54 <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001afa:	4b18      	ldr	r3, [pc, #96]	@ (8001b5c <HAL_RCC_OscConfig+0x82c>)
 8001afc:	681b      	ldr	r3, [r3, #0]
 8001afe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001b02:	2b00      	cmp	r3, #0
 8001b04:	d0f0      	beq.n	8001ae8 <HAL_RCC_OscConfig+0x7b8>
 8001b06:	e024      	b.n	8001b52 <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001b08:	69bb      	ldr	r3, [r7, #24]
 8001b0a:	2b0c      	cmp	r3, #12
 8001b0c:	d01f      	beq.n	8001b4e <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001b0e:	4b13      	ldr	r3, [pc, #76]	@ (8001b5c <HAL_RCC_OscConfig+0x82c>)
 8001b10:	681b      	ldr	r3, [r3, #0]
 8001b12:	4a12      	ldr	r2, [pc, #72]	@ (8001b5c <HAL_RCC_OscConfig+0x82c>)
 8001b14:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001b18:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b1a:	f7ff f875 	bl	8000c08 <HAL_GetTick>
 8001b1e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001b20:	e008      	b.n	8001b34 <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001b22:	f7ff f871 	bl	8000c08 <HAL_GetTick>
 8001b26:	4602      	mov	r2, r0
 8001b28:	693b      	ldr	r3, [r7, #16]
 8001b2a:	1ad3      	subs	r3, r2, r3
 8001b2c:	2b02      	cmp	r3, #2
 8001b2e:	d901      	bls.n	8001b34 <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 8001b30:	2303      	movs	r3, #3
 8001b32:	e00f      	b.n	8001b54 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001b34:	4b09      	ldr	r3, [pc, #36]	@ (8001b5c <HAL_RCC_OscConfig+0x82c>)
 8001b36:	681b      	ldr	r3, [r3, #0]
 8001b38:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001b3c:	2b00      	cmp	r3, #0
 8001b3e:	d1f0      	bne.n	8001b22 <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8001b40:	4b06      	ldr	r3, [pc, #24]	@ (8001b5c <HAL_RCC_OscConfig+0x82c>)
 8001b42:	68da      	ldr	r2, [r3, #12]
 8001b44:	4905      	ldr	r1, [pc, #20]	@ (8001b5c <HAL_RCC_OscConfig+0x82c>)
 8001b46:	4b06      	ldr	r3, [pc, #24]	@ (8001b60 <HAL_RCC_OscConfig+0x830>)
 8001b48:	4013      	ands	r3, r2
 8001b4a:	60cb      	str	r3, [r1, #12]
 8001b4c:	e001      	b.n	8001b52 <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8001b4e:	2301      	movs	r3, #1
 8001b50:	e000      	b.n	8001b54 <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 8001b52:	2300      	movs	r3, #0
}
 8001b54:	4618      	mov	r0, r3
 8001b56:	3720      	adds	r7, #32
 8001b58:	46bd      	mov	sp, r7
 8001b5a:	bd80      	pop	{r7, pc}
 8001b5c:	40021000 	.word	0x40021000
 8001b60:	feeefffc 	.word	0xfeeefffc

08001b64 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001b64:	b580      	push	{r7, lr}
 8001b66:	b086      	sub	sp, #24
 8001b68:	af00      	add	r7, sp, #0
 8001b6a:	6078      	str	r0, [r7, #4]
 8001b6c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8001b6e:	2300      	movs	r3, #0
 8001b70:	617b      	str	r3, [r7, #20]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	2b00      	cmp	r3, #0
 8001b76:	d101      	bne.n	8001b7c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8001b78:	2301      	movs	r3, #1
 8001b7a:	e11d      	b.n	8001db8 <HAL_RCC_ClockConfig+0x254>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001b7c:	4b90      	ldr	r3, [pc, #576]	@ (8001dc0 <HAL_RCC_ClockConfig+0x25c>)
 8001b7e:	681b      	ldr	r3, [r3, #0]
 8001b80:	f003 030f 	and.w	r3, r3, #15
 8001b84:	683a      	ldr	r2, [r7, #0]
 8001b86:	429a      	cmp	r2, r3
 8001b88:	d910      	bls.n	8001bac <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001b8a:	4b8d      	ldr	r3, [pc, #564]	@ (8001dc0 <HAL_RCC_ClockConfig+0x25c>)
 8001b8c:	681b      	ldr	r3, [r3, #0]
 8001b8e:	f023 020f 	bic.w	r2, r3, #15
 8001b92:	498b      	ldr	r1, [pc, #556]	@ (8001dc0 <HAL_RCC_ClockConfig+0x25c>)
 8001b94:	683b      	ldr	r3, [r7, #0]
 8001b96:	4313      	orrs	r3, r2
 8001b98:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001b9a:	4b89      	ldr	r3, [pc, #548]	@ (8001dc0 <HAL_RCC_ClockConfig+0x25c>)
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	f003 030f 	and.w	r3, r3, #15
 8001ba2:	683a      	ldr	r2, [r7, #0]
 8001ba4:	429a      	cmp	r2, r3
 8001ba6:	d001      	beq.n	8001bac <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8001ba8:	2301      	movs	r3, #1
 8001baa:	e105      	b.n	8001db8 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	f003 0302 	and.w	r3, r3, #2
 8001bb4:	2b00      	cmp	r3, #0
 8001bb6:	d010      	beq.n	8001bda <HAL_RCC_ClockConfig+0x76>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	689a      	ldr	r2, [r3, #8]
 8001bbc:	4b81      	ldr	r3, [pc, #516]	@ (8001dc4 <HAL_RCC_ClockConfig+0x260>)
 8001bbe:	689b      	ldr	r3, [r3, #8]
 8001bc0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001bc4:	429a      	cmp	r2, r3
 8001bc6:	d908      	bls.n	8001bda <HAL_RCC_ClockConfig+0x76>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001bc8:	4b7e      	ldr	r3, [pc, #504]	@ (8001dc4 <HAL_RCC_ClockConfig+0x260>)
 8001bca:	689b      	ldr	r3, [r3, #8]
 8001bcc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	689b      	ldr	r3, [r3, #8]
 8001bd4:	497b      	ldr	r1, [pc, #492]	@ (8001dc4 <HAL_RCC_ClockConfig+0x260>)
 8001bd6:	4313      	orrs	r3, r2
 8001bd8:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	f003 0301 	and.w	r3, r3, #1
 8001be2:	2b00      	cmp	r3, #0
 8001be4:	d079      	beq.n	8001cda <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	685b      	ldr	r3, [r3, #4]
 8001bea:	2b03      	cmp	r3, #3
 8001bec:	d11e      	bne.n	8001c2c <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001bee:	4b75      	ldr	r3, [pc, #468]	@ (8001dc4 <HAL_RCC_ClockConfig+0x260>)
 8001bf0:	681b      	ldr	r3, [r3, #0]
 8001bf2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001bf6:	2b00      	cmp	r3, #0
 8001bf8:	d101      	bne.n	8001bfe <HAL_RCC_ClockConfig+0x9a>
      {
        return HAL_ERROR;
 8001bfa:	2301      	movs	r3, #1
 8001bfc:	e0dc      	b.n	8001db8 <HAL_RCC_ClockConfig+0x254>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 8001bfe:	f000 fa09 	bl	8002014 <RCC_GetSysClockFreqFromPLLSource>
 8001c02:	4603      	mov	r3, r0
 8001c04:	4a70      	ldr	r2, [pc, #448]	@ (8001dc8 <HAL_RCC_ClockConfig+0x264>)
 8001c06:	4293      	cmp	r3, r2
 8001c08:	d946      	bls.n	8001c98 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8001c0a:	4b6e      	ldr	r3, [pc, #440]	@ (8001dc4 <HAL_RCC_ClockConfig+0x260>)
 8001c0c:	689b      	ldr	r3, [r3, #8]
 8001c0e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001c12:	2b00      	cmp	r3, #0
 8001c14:	d140      	bne.n	8001c98 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8001c16:	4b6b      	ldr	r3, [pc, #428]	@ (8001dc4 <HAL_RCC_ClockConfig+0x260>)
 8001c18:	689b      	ldr	r3, [r3, #8]
 8001c1a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8001c1e:	4a69      	ldr	r2, [pc, #420]	@ (8001dc4 <HAL_RCC_ClockConfig+0x260>)
 8001c20:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001c24:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8001c26:	2380      	movs	r3, #128	@ 0x80
 8001c28:	617b      	str	r3, [r7, #20]
 8001c2a:	e035      	b.n	8001c98 <HAL_RCC_ClockConfig+0x134>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	685b      	ldr	r3, [r3, #4]
 8001c30:	2b02      	cmp	r3, #2
 8001c32:	d107      	bne.n	8001c44 <HAL_RCC_ClockConfig+0xe0>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001c34:	4b63      	ldr	r3, [pc, #396]	@ (8001dc4 <HAL_RCC_ClockConfig+0x260>)
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001c3c:	2b00      	cmp	r3, #0
 8001c3e:	d115      	bne.n	8001c6c <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8001c40:	2301      	movs	r3, #1
 8001c42:	e0b9      	b.n	8001db8 <HAL_RCC_ClockConfig+0x254>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	685b      	ldr	r3, [r3, #4]
 8001c48:	2b00      	cmp	r3, #0
 8001c4a:	d107      	bne.n	8001c5c <HAL_RCC_ClockConfig+0xf8>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001c4c:	4b5d      	ldr	r3, [pc, #372]	@ (8001dc4 <HAL_RCC_ClockConfig+0x260>)
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	f003 0302 	and.w	r3, r3, #2
 8001c54:	2b00      	cmp	r3, #0
 8001c56:	d109      	bne.n	8001c6c <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8001c58:	2301      	movs	r3, #1
 8001c5a:	e0ad      	b.n	8001db8 <HAL_RCC_ClockConfig+0x254>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001c5c:	4b59      	ldr	r3, [pc, #356]	@ (8001dc4 <HAL_RCC_ClockConfig+0x260>)
 8001c5e:	681b      	ldr	r3, [r3, #0]
 8001c60:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001c64:	2b00      	cmp	r3, #0
 8001c66:	d101      	bne.n	8001c6c <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8001c68:	2301      	movs	r3, #1
 8001c6a:	e0a5      	b.n	8001db8 <HAL_RCC_ClockConfig+0x254>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 8001c6c:	f000 f8b4 	bl	8001dd8 <HAL_RCC_GetSysClockFreq>
 8001c70:	4603      	mov	r3, r0
 8001c72:	4a55      	ldr	r2, [pc, #340]	@ (8001dc8 <HAL_RCC_ClockConfig+0x264>)
 8001c74:	4293      	cmp	r3, r2
 8001c76:	d90f      	bls.n	8001c98 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8001c78:	4b52      	ldr	r3, [pc, #328]	@ (8001dc4 <HAL_RCC_ClockConfig+0x260>)
 8001c7a:	689b      	ldr	r3, [r3, #8]
 8001c7c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001c80:	2b00      	cmp	r3, #0
 8001c82:	d109      	bne.n	8001c98 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8001c84:	4b4f      	ldr	r3, [pc, #316]	@ (8001dc4 <HAL_RCC_ClockConfig+0x260>)
 8001c86:	689b      	ldr	r3, [r3, #8]
 8001c88:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8001c8c:	4a4d      	ldr	r2, [pc, #308]	@ (8001dc4 <HAL_RCC_ClockConfig+0x260>)
 8001c8e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001c92:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8001c94:	2380      	movs	r3, #128	@ 0x80
 8001c96:	617b      	str	r3, [r7, #20]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001c98:	4b4a      	ldr	r3, [pc, #296]	@ (8001dc4 <HAL_RCC_ClockConfig+0x260>)
 8001c9a:	689b      	ldr	r3, [r3, #8]
 8001c9c:	f023 0203 	bic.w	r2, r3, #3
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	685b      	ldr	r3, [r3, #4]
 8001ca4:	4947      	ldr	r1, [pc, #284]	@ (8001dc4 <HAL_RCC_ClockConfig+0x260>)
 8001ca6:	4313      	orrs	r3, r2
 8001ca8:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001caa:	f7fe ffad 	bl	8000c08 <HAL_GetTick>
 8001cae:	6138      	str	r0, [r7, #16]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001cb0:	e00a      	b.n	8001cc8 <HAL_RCC_ClockConfig+0x164>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001cb2:	f7fe ffa9 	bl	8000c08 <HAL_GetTick>
 8001cb6:	4602      	mov	r2, r0
 8001cb8:	693b      	ldr	r3, [r7, #16]
 8001cba:	1ad3      	subs	r3, r2, r3
 8001cbc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001cc0:	4293      	cmp	r3, r2
 8001cc2:	d901      	bls.n	8001cc8 <HAL_RCC_ClockConfig+0x164>
      {
        return HAL_TIMEOUT;
 8001cc4:	2303      	movs	r3, #3
 8001cc6:	e077      	b.n	8001db8 <HAL_RCC_ClockConfig+0x254>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001cc8:	4b3e      	ldr	r3, [pc, #248]	@ (8001dc4 <HAL_RCC_ClockConfig+0x260>)
 8001cca:	689b      	ldr	r3, [r3, #8]
 8001ccc:	f003 020c 	and.w	r2, r3, #12
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	685b      	ldr	r3, [r3, #4]
 8001cd4:	009b      	lsls	r3, r3, #2
 8001cd6:	429a      	cmp	r2, r3
 8001cd8:	d1eb      	bne.n	8001cb2 <HAL_RCC_ClockConfig+0x14e>
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /* Is intermediate HCLK prescaler 2 applied internally, resume with HCLK prescaler 1 */
  if(hpre == RCC_SYSCLK_DIV2)
 8001cda:	697b      	ldr	r3, [r7, #20]
 8001cdc:	2b80      	cmp	r3, #128	@ 0x80
 8001cde:	d105      	bne.n	8001cec <HAL_RCC_ClockConfig+0x188>
  {
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8001ce0:	4b38      	ldr	r3, [pc, #224]	@ (8001dc4 <HAL_RCC_ClockConfig+0x260>)
 8001ce2:	689b      	ldr	r3, [r3, #8]
 8001ce4:	4a37      	ldr	r2, [pc, #220]	@ (8001dc4 <HAL_RCC_ClockConfig+0x260>)
 8001ce6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8001cea:	6093      	str	r3, [r2, #8]
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	f003 0302 	and.w	r3, r3, #2
 8001cf4:	2b00      	cmp	r3, #0
 8001cf6:	d010      	beq.n	8001d1a <HAL_RCC_ClockConfig+0x1b6>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	689a      	ldr	r2, [r3, #8]
 8001cfc:	4b31      	ldr	r3, [pc, #196]	@ (8001dc4 <HAL_RCC_ClockConfig+0x260>)
 8001cfe:	689b      	ldr	r3, [r3, #8]
 8001d00:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001d04:	429a      	cmp	r2, r3
 8001d06:	d208      	bcs.n	8001d1a <HAL_RCC_ClockConfig+0x1b6>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001d08:	4b2e      	ldr	r3, [pc, #184]	@ (8001dc4 <HAL_RCC_ClockConfig+0x260>)
 8001d0a:	689b      	ldr	r3, [r3, #8]
 8001d0c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	689b      	ldr	r3, [r3, #8]
 8001d14:	492b      	ldr	r1, [pc, #172]	@ (8001dc4 <HAL_RCC_ClockConfig+0x260>)
 8001d16:	4313      	orrs	r3, r2
 8001d18:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001d1a:	4b29      	ldr	r3, [pc, #164]	@ (8001dc0 <HAL_RCC_ClockConfig+0x25c>)
 8001d1c:	681b      	ldr	r3, [r3, #0]
 8001d1e:	f003 030f 	and.w	r3, r3, #15
 8001d22:	683a      	ldr	r2, [r7, #0]
 8001d24:	429a      	cmp	r2, r3
 8001d26:	d210      	bcs.n	8001d4a <HAL_RCC_ClockConfig+0x1e6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001d28:	4b25      	ldr	r3, [pc, #148]	@ (8001dc0 <HAL_RCC_ClockConfig+0x25c>)
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	f023 020f 	bic.w	r2, r3, #15
 8001d30:	4923      	ldr	r1, [pc, #140]	@ (8001dc0 <HAL_RCC_ClockConfig+0x25c>)
 8001d32:	683b      	ldr	r3, [r7, #0]
 8001d34:	4313      	orrs	r3, r2
 8001d36:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001d38:	4b21      	ldr	r3, [pc, #132]	@ (8001dc0 <HAL_RCC_ClockConfig+0x25c>)
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	f003 030f 	and.w	r3, r3, #15
 8001d40:	683a      	ldr	r2, [r7, #0]
 8001d42:	429a      	cmp	r2, r3
 8001d44:	d001      	beq.n	8001d4a <HAL_RCC_ClockConfig+0x1e6>
    {
      return HAL_ERROR;
 8001d46:	2301      	movs	r3, #1
 8001d48:	e036      	b.n	8001db8 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	f003 0304 	and.w	r3, r3, #4
 8001d52:	2b00      	cmp	r3, #0
 8001d54:	d008      	beq.n	8001d68 <HAL_RCC_ClockConfig+0x204>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001d56:	4b1b      	ldr	r3, [pc, #108]	@ (8001dc4 <HAL_RCC_ClockConfig+0x260>)
 8001d58:	689b      	ldr	r3, [r3, #8]
 8001d5a:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	68db      	ldr	r3, [r3, #12]
 8001d62:	4918      	ldr	r1, [pc, #96]	@ (8001dc4 <HAL_RCC_ClockConfig+0x260>)
 8001d64:	4313      	orrs	r3, r2
 8001d66:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	f003 0308 	and.w	r3, r3, #8
 8001d70:	2b00      	cmp	r3, #0
 8001d72:	d009      	beq.n	8001d88 <HAL_RCC_ClockConfig+0x224>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001d74:	4b13      	ldr	r3, [pc, #76]	@ (8001dc4 <HAL_RCC_ClockConfig+0x260>)
 8001d76:	689b      	ldr	r3, [r3, #8]
 8001d78:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	691b      	ldr	r3, [r3, #16]
 8001d80:	00db      	lsls	r3, r3, #3
 8001d82:	4910      	ldr	r1, [pc, #64]	@ (8001dc4 <HAL_RCC_ClockConfig+0x260>)
 8001d84:	4313      	orrs	r3, r2
 8001d86:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001d88:	f000 f826 	bl	8001dd8 <HAL_RCC_GetSysClockFreq>
 8001d8c:	4602      	mov	r2, r0
 8001d8e:	4b0d      	ldr	r3, [pc, #52]	@ (8001dc4 <HAL_RCC_ClockConfig+0x260>)
 8001d90:	689b      	ldr	r3, [r3, #8]
 8001d92:	091b      	lsrs	r3, r3, #4
 8001d94:	f003 030f 	and.w	r3, r3, #15
 8001d98:	490c      	ldr	r1, [pc, #48]	@ (8001dcc <HAL_RCC_ClockConfig+0x268>)
 8001d9a:	5ccb      	ldrb	r3, [r1, r3]
 8001d9c:	f003 031f 	and.w	r3, r3, #31
 8001da0:	fa22 f303 	lsr.w	r3, r2, r3
 8001da4:	4a0a      	ldr	r2, [pc, #40]	@ (8001dd0 <HAL_RCC_ClockConfig+0x26c>)
 8001da6:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8001da8:	4b0a      	ldr	r3, [pc, #40]	@ (8001dd4 <HAL_RCC_ClockConfig+0x270>)
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	4618      	mov	r0, r3
 8001dae:	f7fe fedb 	bl	8000b68 <HAL_InitTick>
 8001db2:	4603      	mov	r3, r0
 8001db4:	73fb      	strb	r3, [r7, #15]

  return status;
 8001db6:	7bfb      	ldrb	r3, [r7, #15]
}
 8001db8:	4618      	mov	r0, r3
 8001dba:	3718      	adds	r7, #24
 8001dbc:	46bd      	mov	sp, r7
 8001dbe:	bd80      	pop	{r7, pc}
 8001dc0:	40022000 	.word	0x40022000
 8001dc4:	40021000 	.word	0x40021000
 8001dc8:	04c4b400 	.word	0x04c4b400
 8001dcc:	0800385c 	.word	0x0800385c
 8001dd0:	20040000 	.word	0x20040000
 8001dd4:	20040004 	.word	0x20040004

08001dd8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001dd8:	b480      	push	{r7}
 8001dda:	b089      	sub	sp, #36	@ 0x24
 8001ddc:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8001dde:	2300      	movs	r3, #0
 8001de0:	61fb      	str	r3, [r7, #28]
 8001de2:	2300      	movs	r3, #0
 8001de4:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001de6:	4b3e      	ldr	r3, [pc, #248]	@ (8001ee0 <HAL_RCC_GetSysClockFreq+0x108>)
 8001de8:	689b      	ldr	r3, [r3, #8]
 8001dea:	f003 030c 	and.w	r3, r3, #12
 8001dee:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001df0:	4b3b      	ldr	r3, [pc, #236]	@ (8001ee0 <HAL_RCC_GetSysClockFreq+0x108>)
 8001df2:	68db      	ldr	r3, [r3, #12]
 8001df4:	f003 0303 	and.w	r3, r3, #3
 8001df8:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001dfa:	693b      	ldr	r3, [r7, #16]
 8001dfc:	2b00      	cmp	r3, #0
 8001dfe:	d005      	beq.n	8001e0c <HAL_RCC_GetSysClockFreq+0x34>
 8001e00:	693b      	ldr	r3, [r7, #16]
 8001e02:	2b0c      	cmp	r3, #12
 8001e04:	d121      	bne.n	8001e4a <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8001e06:	68fb      	ldr	r3, [r7, #12]
 8001e08:	2b01      	cmp	r3, #1
 8001e0a:	d11e      	bne.n	8001e4a <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8001e0c:	4b34      	ldr	r3, [pc, #208]	@ (8001ee0 <HAL_RCC_GetSysClockFreq+0x108>)
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	f003 0308 	and.w	r3, r3, #8
 8001e14:	2b00      	cmp	r3, #0
 8001e16:	d107      	bne.n	8001e28 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8001e18:	4b31      	ldr	r3, [pc, #196]	@ (8001ee0 <HAL_RCC_GetSysClockFreq+0x108>)
 8001e1a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001e1e:	0a1b      	lsrs	r3, r3, #8
 8001e20:	f003 030f 	and.w	r3, r3, #15
 8001e24:	61fb      	str	r3, [r7, #28]
 8001e26:	e005      	b.n	8001e34 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8001e28:	4b2d      	ldr	r3, [pc, #180]	@ (8001ee0 <HAL_RCC_GetSysClockFreq+0x108>)
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	091b      	lsrs	r3, r3, #4
 8001e2e:	f003 030f 	and.w	r3, r3, #15
 8001e32:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8001e34:	4a2b      	ldr	r2, [pc, #172]	@ (8001ee4 <HAL_RCC_GetSysClockFreq+0x10c>)
 8001e36:	69fb      	ldr	r3, [r7, #28]
 8001e38:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001e3c:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001e3e:	693b      	ldr	r3, [r7, #16]
 8001e40:	2b00      	cmp	r3, #0
 8001e42:	d10d      	bne.n	8001e60 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8001e44:	69fb      	ldr	r3, [r7, #28]
 8001e46:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001e48:	e00a      	b.n	8001e60 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8001e4a:	693b      	ldr	r3, [r7, #16]
 8001e4c:	2b04      	cmp	r3, #4
 8001e4e:	d102      	bne.n	8001e56 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8001e50:	4b25      	ldr	r3, [pc, #148]	@ (8001ee8 <HAL_RCC_GetSysClockFreq+0x110>)
 8001e52:	61bb      	str	r3, [r7, #24]
 8001e54:	e004      	b.n	8001e60 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8001e56:	693b      	ldr	r3, [r7, #16]
 8001e58:	2b08      	cmp	r3, #8
 8001e5a:	d101      	bne.n	8001e60 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8001e5c:	4b23      	ldr	r3, [pc, #140]	@ (8001eec <HAL_RCC_GetSysClockFreq+0x114>)
 8001e5e:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8001e60:	693b      	ldr	r3, [r7, #16]
 8001e62:	2b0c      	cmp	r3, #12
 8001e64:	d134      	bne.n	8001ed0 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001e66:	4b1e      	ldr	r3, [pc, #120]	@ (8001ee0 <HAL_RCC_GetSysClockFreq+0x108>)
 8001e68:	68db      	ldr	r3, [r3, #12]
 8001e6a:	f003 0303 	and.w	r3, r3, #3
 8001e6e:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8001e70:	68bb      	ldr	r3, [r7, #8]
 8001e72:	2b02      	cmp	r3, #2
 8001e74:	d003      	beq.n	8001e7e <HAL_RCC_GetSysClockFreq+0xa6>
 8001e76:	68bb      	ldr	r3, [r7, #8]
 8001e78:	2b03      	cmp	r3, #3
 8001e7a:	d003      	beq.n	8001e84 <HAL_RCC_GetSysClockFreq+0xac>
 8001e7c:	e005      	b.n	8001e8a <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8001e7e:	4b1a      	ldr	r3, [pc, #104]	@ (8001ee8 <HAL_RCC_GetSysClockFreq+0x110>)
 8001e80:	617b      	str	r3, [r7, #20]
      break;
 8001e82:	e005      	b.n	8001e90 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8001e84:	4b19      	ldr	r3, [pc, #100]	@ (8001eec <HAL_RCC_GetSysClockFreq+0x114>)
 8001e86:	617b      	str	r3, [r7, #20]
      break;
 8001e88:	e002      	b.n	8001e90 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8001e8a:	69fb      	ldr	r3, [r7, #28]
 8001e8c:	617b      	str	r3, [r7, #20]
      break;
 8001e8e:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001e90:	4b13      	ldr	r3, [pc, #76]	@ (8001ee0 <HAL_RCC_GetSysClockFreq+0x108>)
 8001e92:	68db      	ldr	r3, [r3, #12]
 8001e94:	091b      	lsrs	r3, r3, #4
 8001e96:	f003 030f 	and.w	r3, r3, #15
 8001e9a:	3301      	adds	r3, #1
 8001e9c:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8001e9e:	4b10      	ldr	r3, [pc, #64]	@ (8001ee0 <HAL_RCC_GetSysClockFreq+0x108>)
 8001ea0:	68db      	ldr	r3, [r3, #12]
 8001ea2:	0a1b      	lsrs	r3, r3, #8
 8001ea4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8001ea8:	697a      	ldr	r2, [r7, #20]
 8001eaa:	fb03 f202 	mul.w	r2, r3, r2
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	fbb2 f3f3 	udiv	r3, r2, r3
 8001eb4:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001eb6:	4b0a      	ldr	r3, [pc, #40]	@ (8001ee0 <HAL_RCC_GetSysClockFreq+0x108>)
 8001eb8:	68db      	ldr	r3, [r3, #12]
 8001eba:	0e5b      	lsrs	r3, r3, #25
 8001ebc:	f003 0303 	and.w	r3, r3, #3
 8001ec0:	3301      	adds	r3, #1
 8001ec2:	005b      	lsls	r3, r3, #1
 8001ec4:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8001ec6:	697a      	ldr	r2, [r7, #20]
 8001ec8:	683b      	ldr	r3, [r7, #0]
 8001eca:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ece:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8001ed0:	69bb      	ldr	r3, [r7, #24]
}
 8001ed2:	4618      	mov	r0, r3
 8001ed4:	3724      	adds	r7, #36	@ 0x24
 8001ed6:	46bd      	mov	sp, r7
 8001ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001edc:	4770      	bx	lr
 8001ede:	bf00      	nop
 8001ee0:	40021000 	.word	0x40021000
 8001ee4:	08003874 	.word	0x08003874
 8001ee8:	00f42400 	.word	0x00f42400
 8001eec:	007a1200 	.word	0x007a1200

08001ef0 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001ef0:	b480      	push	{r7}
 8001ef2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001ef4:	4b03      	ldr	r3, [pc, #12]	@ (8001f04 <HAL_RCC_GetHCLKFreq+0x14>)
 8001ef6:	681b      	ldr	r3, [r3, #0]
}
 8001ef8:	4618      	mov	r0, r3
 8001efa:	46bd      	mov	sp, r7
 8001efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f00:	4770      	bx	lr
 8001f02:	bf00      	nop
 8001f04:	20040000 	.word	0x20040000

08001f08 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001f08:	b580      	push	{r7, lr}
 8001f0a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8001f0c:	f7ff fff0 	bl	8001ef0 <HAL_RCC_GetHCLKFreq>
 8001f10:	4602      	mov	r2, r0
 8001f12:	4b06      	ldr	r3, [pc, #24]	@ (8001f2c <HAL_RCC_GetPCLK1Freq+0x24>)
 8001f14:	689b      	ldr	r3, [r3, #8]
 8001f16:	0a1b      	lsrs	r3, r3, #8
 8001f18:	f003 0307 	and.w	r3, r3, #7
 8001f1c:	4904      	ldr	r1, [pc, #16]	@ (8001f30 <HAL_RCC_GetPCLK1Freq+0x28>)
 8001f1e:	5ccb      	ldrb	r3, [r1, r3]
 8001f20:	f003 031f 	and.w	r3, r3, #31
 8001f24:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001f28:	4618      	mov	r0, r3
 8001f2a:	bd80      	pop	{r7, pc}
 8001f2c:	40021000 	.word	0x40021000
 8001f30:	0800386c 	.word	0x0800386c

08001f34 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001f34:	b580      	push	{r7, lr}
 8001f36:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8001f38:	f7ff ffda 	bl	8001ef0 <HAL_RCC_GetHCLKFreq>
 8001f3c:	4602      	mov	r2, r0
 8001f3e:	4b06      	ldr	r3, [pc, #24]	@ (8001f58 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001f40:	689b      	ldr	r3, [r3, #8]
 8001f42:	0adb      	lsrs	r3, r3, #11
 8001f44:	f003 0307 	and.w	r3, r3, #7
 8001f48:	4904      	ldr	r1, [pc, #16]	@ (8001f5c <HAL_RCC_GetPCLK2Freq+0x28>)
 8001f4a:	5ccb      	ldrb	r3, [r1, r3]
 8001f4c:	f003 031f 	and.w	r3, r3, #31
 8001f50:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001f54:	4618      	mov	r0, r3
 8001f56:	bd80      	pop	{r7, pc}
 8001f58:	40021000 	.word	0x40021000
 8001f5c:	0800386c 	.word	0x0800386c

08001f60 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8001f60:	b580      	push	{r7, lr}
 8001f62:	b086      	sub	sp, #24
 8001f64:	af00      	add	r7, sp, #0
 8001f66:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8001f68:	2300      	movs	r3, #0
 8001f6a:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8001f6c:	4b27      	ldr	r3, [pc, #156]	@ (800200c <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8001f6e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f70:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001f74:	2b00      	cmp	r3, #0
 8001f76:	d003      	beq.n	8001f80 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8001f78:	f7ff f906 	bl	8001188 <HAL_PWREx_GetVoltageRange>
 8001f7c:	6178      	str	r0, [r7, #20]
 8001f7e:	e014      	b.n	8001faa <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8001f80:	4b22      	ldr	r3, [pc, #136]	@ (800200c <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8001f82:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f84:	4a21      	ldr	r2, [pc, #132]	@ (800200c <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8001f86:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001f8a:	6593      	str	r3, [r2, #88]	@ 0x58
 8001f8c:	4b1f      	ldr	r3, [pc, #124]	@ (800200c <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8001f8e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f90:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001f94:	60fb      	str	r3, [r7, #12]
 8001f96:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8001f98:	f7ff f8f6 	bl	8001188 <HAL_PWREx_GetVoltageRange>
 8001f9c:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8001f9e:	4b1b      	ldr	r3, [pc, #108]	@ (800200c <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8001fa0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001fa2:	4a1a      	ldr	r2, [pc, #104]	@ (800200c <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8001fa4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001fa8:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001faa:	697b      	ldr	r3, [r7, #20]
 8001fac:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001fb0:	d10b      	bne.n	8001fca <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	2b80      	cmp	r3, #128	@ 0x80
 8001fb6:	d913      	bls.n	8001fe0 <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	2ba0      	cmp	r3, #160	@ 0xa0
 8001fbc:	d902      	bls.n	8001fc4 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8001fbe:	2302      	movs	r3, #2
 8001fc0:	613b      	str	r3, [r7, #16]
 8001fc2:	e00d      	b.n	8001fe0 <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8001fc4:	2301      	movs	r3, #1
 8001fc6:	613b      	str	r3, [r7, #16]
 8001fc8:	e00a      	b.n	8001fe0 <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	2b7f      	cmp	r3, #127	@ 0x7f
 8001fce:	d902      	bls.n	8001fd6 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 8001fd0:	2302      	movs	r3, #2
 8001fd2:	613b      	str	r3, [r7, #16]
 8001fd4:	e004      	b.n	8001fe0 <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	2b70      	cmp	r3, #112	@ 0x70
 8001fda:	d101      	bne.n	8001fe0 <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8001fdc:	2301      	movs	r3, #1
 8001fde:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8001fe0:	4b0b      	ldr	r3, [pc, #44]	@ (8002010 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	f023 020f 	bic.w	r2, r3, #15
 8001fe8:	4909      	ldr	r1, [pc, #36]	@ (8002010 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8001fea:	693b      	ldr	r3, [r7, #16]
 8001fec:	4313      	orrs	r3, r2
 8001fee:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8001ff0:	4b07      	ldr	r3, [pc, #28]	@ (8002010 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	f003 030f 	and.w	r3, r3, #15
 8001ff8:	693a      	ldr	r2, [r7, #16]
 8001ffa:	429a      	cmp	r2, r3
 8001ffc:	d001      	beq.n	8002002 <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 8001ffe:	2301      	movs	r3, #1
 8002000:	e000      	b.n	8002004 <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 8002002:	2300      	movs	r3, #0
}
 8002004:	4618      	mov	r0, r3
 8002006:	3718      	adds	r7, #24
 8002008:	46bd      	mov	sp, r7
 800200a:	bd80      	pop	{r7, pc}
 800200c:	40021000 	.word	0x40021000
 8002010:	40022000 	.word	0x40022000

08002014 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8002014:	b480      	push	{r7}
 8002016:	b087      	sub	sp, #28
 8002018:	af00      	add	r7, sp, #0
  uint32_t msirange, pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800201a:	4b2d      	ldr	r3, [pc, #180]	@ (80020d0 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800201c:	68db      	ldr	r3, [r3, #12]
 800201e:	f003 0303 	and.w	r3, r3, #3
 8002022:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8002024:	68fb      	ldr	r3, [r7, #12]
 8002026:	2b03      	cmp	r3, #3
 8002028:	d00b      	beq.n	8002042 <RCC_GetSysClockFreqFromPLLSource+0x2e>
 800202a:	68fb      	ldr	r3, [r7, #12]
 800202c:	2b03      	cmp	r3, #3
 800202e:	d825      	bhi.n	800207c <RCC_GetSysClockFreqFromPLLSource+0x68>
 8002030:	68fb      	ldr	r3, [r7, #12]
 8002032:	2b01      	cmp	r3, #1
 8002034:	d008      	beq.n	8002048 <RCC_GetSysClockFreqFromPLLSource+0x34>
 8002036:	68fb      	ldr	r3, [r7, #12]
 8002038:	2b02      	cmp	r3, #2
 800203a:	d11f      	bne.n	800207c <RCC_GetSysClockFreqFromPLLSource+0x68>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 800203c:	4b25      	ldr	r3, [pc, #148]	@ (80020d4 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 800203e:	613b      	str	r3, [r7, #16]
    break;
 8002040:	e01f      	b.n	8002082 <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 8002042:	4b25      	ldr	r3, [pc, #148]	@ (80020d8 <RCC_GetSysClockFreqFromPLLSource+0xc4>)
 8002044:	613b      	str	r3, [r7, #16]
    break;
 8002046:	e01c      	b.n	8002082 <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8002048:	4b21      	ldr	r3, [pc, #132]	@ (80020d0 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	f003 0308 	and.w	r3, r3, #8
 8002050:	2b00      	cmp	r3, #0
 8002052:	d107      	bne.n	8002064 <RCC_GetSysClockFreqFromPLLSource+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8002054:	4b1e      	ldr	r3, [pc, #120]	@ (80020d0 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8002056:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800205a:	0a1b      	lsrs	r3, r3, #8
 800205c:	f003 030f 	and.w	r3, r3, #15
 8002060:	617b      	str	r3, [r7, #20]
 8002062:	e005      	b.n	8002070 <RCC_GetSysClockFreqFromPLLSource+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8002064:	4b1a      	ldr	r3, [pc, #104]	@ (80020d0 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	091b      	lsrs	r3, r3, #4
 800206a:	f003 030f 	and.w	r3, r3, #15
 800206e:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    pllvco = MSIRangeTable[msirange];
 8002070:	4a1a      	ldr	r2, [pc, #104]	@ (80020dc <RCC_GetSysClockFreqFromPLLSource+0xc8>)
 8002072:	697b      	ldr	r3, [r7, #20]
 8002074:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002078:	613b      	str	r3, [r7, #16]
    break;
 800207a:	e002      	b.n	8002082 <RCC_GetSysClockFreqFromPLLSource+0x6e>
  default:
    /* unexpected */
    pllvco = 0;
 800207c:	2300      	movs	r3, #0
 800207e:	613b      	str	r3, [r7, #16]
    break;
 8002080:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002082:	4b13      	ldr	r3, [pc, #76]	@ (80020d0 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8002084:	68db      	ldr	r3, [r3, #12]
 8002086:	091b      	lsrs	r3, r3, #4
 8002088:	f003 030f 	and.w	r3, r3, #15
 800208c:	3301      	adds	r3, #1
 800208e:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8002090:	4b0f      	ldr	r3, [pc, #60]	@ (80020d0 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8002092:	68db      	ldr	r3, [r3, #12]
 8002094:	0a1b      	lsrs	r3, r3, #8
 8002096:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800209a:	693a      	ldr	r2, [r7, #16]
 800209c:	fb03 f202 	mul.w	r2, r3, r2
 80020a0:	68bb      	ldr	r3, [r7, #8]
 80020a2:	fbb2 f3f3 	udiv	r3, r2, r3
 80020a6:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80020a8:	4b09      	ldr	r3, [pc, #36]	@ (80020d0 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80020aa:	68db      	ldr	r3, [r3, #12]
 80020ac:	0e5b      	lsrs	r3, r3, #25
 80020ae:	f003 0303 	and.w	r3, r3, #3
 80020b2:	3301      	adds	r3, #1
 80020b4:	005b      	lsls	r3, r3, #1
 80020b6:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 80020b8:	693a      	ldr	r2, [r7, #16]
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	fbb2 f3f3 	udiv	r3, r2, r3
 80020c0:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 80020c2:	683b      	ldr	r3, [r7, #0]
}
 80020c4:	4618      	mov	r0, r3
 80020c6:	371c      	adds	r7, #28
 80020c8:	46bd      	mov	sp, r7
 80020ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ce:	4770      	bx	lr
 80020d0:	40021000 	.word	0x40021000
 80020d4:	00f42400 	.word	0x00f42400
 80020d8:	007a1200 	.word	0x007a1200
 80020dc:	08003874 	.word	0x08003874

080020e0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80020e0:	b580      	push	{r7, lr}
 80020e2:	b086      	sub	sp, #24
 80020e4:	af00      	add	r7, sp, #0
 80020e6:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80020e8:	2300      	movs	r3, #0
 80020ea:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80020ec:	2300      	movs	r3, #0
 80020ee:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80020f8:	2b00      	cmp	r3, #0
 80020fa:	d040      	beq.n	800217e <HAL_RCCEx_PeriphCLKConfig+0x9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002100:	2b80      	cmp	r3, #128	@ 0x80
 8002102:	d02a      	beq.n	800215a <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8002104:	2b80      	cmp	r3, #128	@ 0x80
 8002106:	d825      	bhi.n	8002154 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8002108:	2b60      	cmp	r3, #96	@ 0x60
 800210a:	d026      	beq.n	800215a <HAL_RCCEx_PeriphCLKConfig+0x7a>
 800210c:	2b60      	cmp	r3, #96	@ 0x60
 800210e:	d821      	bhi.n	8002154 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8002110:	2b40      	cmp	r3, #64	@ 0x40
 8002112:	d006      	beq.n	8002122 <HAL_RCCEx_PeriphCLKConfig+0x42>
 8002114:	2b40      	cmp	r3, #64	@ 0x40
 8002116:	d81d      	bhi.n	8002154 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8002118:	2b00      	cmp	r3, #0
 800211a:	d009      	beq.n	8002130 <HAL_RCCEx_PeriphCLKConfig+0x50>
 800211c:	2b20      	cmp	r3, #32
 800211e:	d010      	beq.n	8002142 <HAL_RCCEx_PeriphCLKConfig+0x62>
 8002120:	e018      	b.n	8002154 <HAL_RCCEx_PeriphCLKConfig+0x74>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002122:	4b89      	ldr	r3, [pc, #548]	@ (8002348 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002124:	68db      	ldr	r3, [r3, #12]
 8002126:	4a88      	ldr	r2, [pc, #544]	@ (8002348 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002128:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800212c:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 800212e:	e015      	b.n	800215c <HAL_RCCEx_PeriphCLKConfig+0x7c>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	3304      	adds	r3, #4
 8002134:	2100      	movs	r1, #0
 8002136:	4618      	mov	r0, r3
 8002138:	f000 fb02 	bl	8002740 <RCCEx_PLLSAI1_Config>
 800213c:	4603      	mov	r3, r0
 800213e:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002140:	e00c      	b.n	800215c <HAL_RCCEx_PeriphCLKConfig+0x7c>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	3320      	adds	r3, #32
 8002146:	2100      	movs	r1, #0
 8002148:	4618      	mov	r0, r3
 800214a:	f000 fbed 	bl	8002928 <RCCEx_PLLSAI2_Config>
 800214e:	4603      	mov	r3, r0
 8002150:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002152:	e003      	b.n	800215c <HAL_RCCEx_PeriphCLKConfig+0x7c>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002154:	2301      	movs	r3, #1
 8002156:	74fb      	strb	r3, [r7, #19]
      break;
 8002158:	e000      	b.n	800215c <HAL_RCCEx_PeriphCLKConfig+0x7c>
      break;
 800215a:	bf00      	nop
    }

    if(ret == HAL_OK)
 800215c:	7cfb      	ldrb	r3, [r7, #19]
 800215e:	2b00      	cmp	r3, #0
 8002160:	d10b      	bne.n	800217a <HAL_RCCEx_PeriphCLKConfig+0x9a>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002162:	4b79      	ldr	r3, [pc, #484]	@ (8002348 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002164:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002168:	f023 02e0 	bic.w	r2, r3, #224	@ 0xe0
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002170:	4975      	ldr	r1, [pc, #468]	@ (8002348 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002172:	4313      	orrs	r3, r2
 8002174:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 8002178:	e001      	b.n	800217e <HAL_RCCEx_PeriphCLKConfig+0x9e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800217a:	7cfb      	ldrb	r3, [r7, #19]
 800217c:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002186:	2b00      	cmp	r3, #0
 8002188:	d047      	beq.n	800221a <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800218e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002192:	d030      	beq.n	80021f6 <HAL_RCCEx_PeriphCLKConfig+0x116>
 8002194:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002198:	d82a      	bhi.n	80021f0 <HAL_RCCEx_PeriphCLKConfig+0x110>
 800219a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800219e:	d02a      	beq.n	80021f6 <HAL_RCCEx_PeriphCLKConfig+0x116>
 80021a0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80021a4:	d824      	bhi.n	80021f0 <HAL_RCCEx_PeriphCLKConfig+0x110>
 80021a6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80021aa:	d008      	beq.n	80021be <HAL_RCCEx_PeriphCLKConfig+0xde>
 80021ac:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80021b0:	d81e      	bhi.n	80021f0 <HAL_RCCEx_PeriphCLKConfig+0x110>
 80021b2:	2b00      	cmp	r3, #0
 80021b4:	d00a      	beq.n	80021cc <HAL_RCCEx_PeriphCLKConfig+0xec>
 80021b6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80021ba:	d010      	beq.n	80021de <HAL_RCCEx_PeriphCLKConfig+0xfe>
 80021bc:	e018      	b.n	80021f0 <HAL_RCCEx_PeriphCLKConfig+0x110>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80021be:	4b62      	ldr	r3, [pc, #392]	@ (8002348 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80021c0:	68db      	ldr	r3, [r3, #12]
 80021c2:	4a61      	ldr	r2, [pc, #388]	@ (8002348 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80021c4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80021c8:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80021ca:	e015      	b.n	80021f8 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	3304      	adds	r3, #4
 80021d0:	2100      	movs	r1, #0
 80021d2:	4618      	mov	r0, r3
 80021d4:	f000 fab4 	bl	8002740 <RCCEx_PLLSAI1_Config>
 80021d8:	4603      	mov	r3, r0
 80021da:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80021dc:	e00c      	b.n	80021f8 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	3320      	adds	r3, #32
 80021e2:	2100      	movs	r1, #0
 80021e4:	4618      	mov	r0, r3
 80021e6:	f000 fb9f 	bl	8002928 <RCCEx_PLLSAI2_Config>
 80021ea:	4603      	mov	r3, r0
 80021ec:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80021ee:	e003      	b.n	80021f8 <HAL_RCCEx_PeriphCLKConfig+0x118>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80021f0:	2301      	movs	r3, #1
 80021f2:	74fb      	strb	r3, [r7, #19]
      break;
 80021f4:	e000      	b.n	80021f8 <HAL_RCCEx_PeriphCLKConfig+0x118>
      break;
 80021f6:	bf00      	nop
    }

    if(ret == HAL_OK)
 80021f8:	7cfb      	ldrb	r3, [r7, #19]
 80021fa:	2b00      	cmp	r3, #0
 80021fc:	d10b      	bne.n	8002216 <HAL_RCCEx_PeriphCLKConfig+0x136>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80021fe:	4b52      	ldr	r3, [pc, #328]	@ (8002348 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002200:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002204:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800220c:	494e      	ldr	r1, [pc, #312]	@ (8002348 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800220e:	4313      	orrs	r3, r2
 8002210:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 8002214:	e001      	b.n	800221a <HAL_RCCEx_PeriphCLKConfig+0x13a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002216:	7cfb      	ldrb	r3, [r7, #19]
 8002218:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002222:	2b00      	cmp	r3, #0
 8002224:	f000 809f 	beq.w	8002366 <HAL_RCCEx_PeriphCLKConfig+0x286>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002228:	2300      	movs	r3, #0
 800222a:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800222c:	4b46      	ldr	r3, [pc, #280]	@ (8002348 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800222e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002230:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002234:	2b00      	cmp	r3, #0
 8002236:	d101      	bne.n	800223c <HAL_RCCEx_PeriphCLKConfig+0x15c>
 8002238:	2301      	movs	r3, #1
 800223a:	e000      	b.n	800223e <HAL_RCCEx_PeriphCLKConfig+0x15e>
 800223c:	2300      	movs	r3, #0
 800223e:	2b00      	cmp	r3, #0
 8002240:	d00d      	beq.n	800225e <HAL_RCCEx_PeriphCLKConfig+0x17e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002242:	4b41      	ldr	r3, [pc, #260]	@ (8002348 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002244:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002246:	4a40      	ldr	r2, [pc, #256]	@ (8002348 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002248:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800224c:	6593      	str	r3, [r2, #88]	@ 0x58
 800224e:	4b3e      	ldr	r3, [pc, #248]	@ (8002348 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002250:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002252:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002256:	60bb      	str	r3, [r7, #8]
 8002258:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800225a:	2301      	movs	r3, #1
 800225c:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800225e:	4b3b      	ldr	r3, [pc, #236]	@ (800234c <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	4a3a      	ldr	r2, [pc, #232]	@ (800234c <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8002264:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002268:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800226a:	f7fe fccd 	bl	8000c08 <HAL_GetTick>
 800226e:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002270:	e009      	b.n	8002286 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002272:	f7fe fcc9 	bl	8000c08 <HAL_GetTick>
 8002276:	4602      	mov	r2, r0
 8002278:	68fb      	ldr	r3, [r7, #12]
 800227a:	1ad3      	subs	r3, r2, r3
 800227c:	2b02      	cmp	r3, #2
 800227e:	d902      	bls.n	8002286 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        ret = HAL_TIMEOUT;
 8002280:	2303      	movs	r3, #3
 8002282:	74fb      	strb	r3, [r7, #19]
        break;
 8002284:	e005      	b.n	8002292 <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002286:	4b31      	ldr	r3, [pc, #196]	@ (800234c <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800228e:	2b00      	cmp	r3, #0
 8002290:	d0ef      	beq.n	8002272 <HAL_RCCEx_PeriphCLKConfig+0x192>
      }
    }

    if(ret == HAL_OK)
 8002292:	7cfb      	ldrb	r3, [r7, #19]
 8002294:	2b00      	cmp	r3, #0
 8002296:	d15b      	bne.n	8002350 <HAL_RCCEx_PeriphCLKConfig+0x270>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002298:	4b2b      	ldr	r3, [pc, #172]	@ (8002348 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800229a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800229e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80022a2:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80022a4:	697b      	ldr	r3, [r7, #20]
 80022a6:	2b00      	cmp	r3, #0
 80022a8:	d01f      	beq.n	80022ea <HAL_RCCEx_PeriphCLKConfig+0x20a>
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80022b0:	697a      	ldr	r2, [r7, #20]
 80022b2:	429a      	cmp	r2, r3
 80022b4:	d019      	beq.n	80022ea <HAL_RCCEx_PeriphCLKConfig+0x20a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80022b6:	4b24      	ldr	r3, [pc, #144]	@ (8002348 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80022b8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80022bc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80022c0:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80022c2:	4b21      	ldr	r3, [pc, #132]	@ (8002348 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80022c4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80022c8:	4a1f      	ldr	r2, [pc, #124]	@ (8002348 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80022ca:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80022ce:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80022d2:	4b1d      	ldr	r3, [pc, #116]	@ (8002348 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80022d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80022d8:	4a1b      	ldr	r2, [pc, #108]	@ (8002348 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80022da:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80022de:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80022e2:	4a19      	ldr	r2, [pc, #100]	@ (8002348 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80022e4:	697b      	ldr	r3, [r7, #20]
 80022e6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80022ea:	697b      	ldr	r3, [r7, #20]
 80022ec:	f003 0301 	and.w	r3, r3, #1
 80022f0:	2b00      	cmp	r3, #0
 80022f2:	d016      	beq.n	8002322 <HAL_RCCEx_PeriphCLKConfig+0x242>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80022f4:	f7fe fc88 	bl	8000c08 <HAL_GetTick>
 80022f8:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80022fa:	e00b      	b.n	8002314 <HAL_RCCEx_PeriphCLKConfig+0x234>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80022fc:	f7fe fc84 	bl	8000c08 <HAL_GetTick>
 8002300:	4602      	mov	r2, r0
 8002302:	68fb      	ldr	r3, [r7, #12]
 8002304:	1ad3      	subs	r3, r2, r3
 8002306:	f241 3288 	movw	r2, #5000	@ 0x1388
 800230a:	4293      	cmp	r3, r2
 800230c:	d902      	bls.n	8002314 <HAL_RCCEx_PeriphCLKConfig+0x234>
          {
            ret = HAL_TIMEOUT;
 800230e:	2303      	movs	r3, #3
 8002310:	74fb      	strb	r3, [r7, #19]
            break;
 8002312:	e006      	b.n	8002322 <HAL_RCCEx_PeriphCLKConfig+0x242>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002314:	4b0c      	ldr	r3, [pc, #48]	@ (8002348 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002316:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800231a:	f003 0302 	and.w	r3, r3, #2
 800231e:	2b00      	cmp	r3, #0
 8002320:	d0ec      	beq.n	80022fc <HAL_RCCEx_PeriphCLKConfig+0x21c>
          }
        }
      }

      if(ret == HAL_OK)
 8002322:	7cfb      	ldrb	r3, [r7, #19]
 8002324:	2b00      	cmp	r3, #0
 8002326:	d10c      	bne.n	8002342 <HAL_RCCEx_PeriphCLKConfig+0x262>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002328:	4b07      	ldr	r3, [pc, #28]	@ (8002348 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800232a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800232e:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002338:	4903      	ldr	r1, [pc, #12]	@ (8002348 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800233a:	4313      	orrs	r3, r2
 800233c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8002340:	e008      	b.n	8002354 <HAL_RCCEx_PeriphCLKConfig+0x274>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002342:	7cfb      	ldrb	r3, [r7, #19]
 8002344:	74bb      	strb	r3, [r7, #18]
 8002346:	e005      	b.n	8002354 <HAL_RCCEx_PeriphCLKConfig+0x274>
 8002348:	40021000 	.word	0x40021000
 800234c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002350:	7cfb      	ldrb	r3, [r7, #19]
 8002352:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002354:	7c7b      	ldrb	r3, [r7, #17]
 8002356:	2b01      	cmp	r3, #1
 8002358:	d105      	bne.n	8002366 <HAL_RCCEx_PeriphCLKConfig+0x286>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800235a:	4ba0      	ldr	r3, [pc, #640]	@ (80025dc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800235c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800235e:	4a9f      	ldr	r2, [pc, #636]	@ (80025dc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002360:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002364:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	f003 0301 	and.w	r3, r3, #1
 800236e:	2b00      	cmp	r3, #0
 8002370:	d00a      	beq.n	8002388 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002372:	4b9a      	ldr	r3, [pc, #616]	@ (80025dc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002374:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002378:	f023 0203 	bic.w	r2, r3, #3
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002380:	4996      	ldr	r1, [pc, #600]	@ (80025dc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002382:	4313      	orrs	r3, r2
 8002384:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	f003 0302 	and.w	r3, r3, #2
 8002390:	2b00      	cmp	r3, #0
 8002392:	d00a      	beq.n	80023aa <HAL_RCCEx_PeriphCLKConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002394:	4b91      	ldr	r3, [pc, #580]	@ (80025dc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002396:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800239a:	f023 020c 	bic.w	r2, r3, #12
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023a2:	498e      	ldr	r1, [pc, #568]	@ (80025dc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80023a4:	4313      	orrs	r3, r2
 80023a6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	f003 0304 	and.w	r3, r3, #4
 80023b2:	2b00      	cmp	r3, #0
 80023b4:	d00a      	beq.n	80023cc <HAL_RCCEx_PeriphCLKConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80023b6:	4b89      	ldr	r3, [pc, #548]	@ (80025dc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80023b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80023bc:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80023c4:	4985      	ldr	r1, [pc, #532]	@ (80025dc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80023c6:	4313      	orrs	r3, r2
 80023c8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	f003 0308 	and.w	r3, r3, #8
 80023d4:	2b00      	cmp	r3, #0
 80023d6:	d00a      	beq.n	80023ee <HAL_RCCEx_PeriphCLKConfig+0x30e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80023d8:	4b80      	ldr	r3, [pc, #512]	@ (80025dc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80023da:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80023de:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80023e6:	497d      	ldr	r1, [pc, #500]	@ (80025dc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80023e8:	4313      	orrs	r3, r2
 80023ea:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	f003 0310 	and.w	r3, r3, #16
 80023f6:	2b00      	cmp	r3, #0
 80023f8:	d00a      	beq.n	8002410 <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80023fa:	4b78      	ldr	r3, [pc, #480]	@ (80025dc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80023fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002400:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002408:	4974      	ldr	r1, [pc, #464]	@ (80025dc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800240a:	4313      	orrs	r3, r2
 800240c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	f003 0320 	and.w	r3, r3, #32
 8002418:	2b00      	cmp	r3, #0
 800241a:	d00a      	beq.n	8002432 <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800241c:	4b6f      	ldr	r3, [pc, #444]	@ (80025dc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800241e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002422:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800242a:	496c      	ldr	r1, [pc, #432]	@ (80025dc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800242c:	4313      	orrs	r3, r2
 800242e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800243a:	2b00      	cmp	r3, #0
 800243c:	d00a      	beq.n	8002454 <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800243e:	4b67      	ldr	r3, [pc, #412]	@ (80025dc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002440:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002444:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800244c:	4963      	ldr	r1, [pc, #396]	@ (80025dc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800244e:	4313      	orrs	r3, r2
 8002450:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800245c:	2b00      	cmp	r3, #0
 800245e:	d00a      	beq.n	8002476 <HAL_RCCEx_PeriphCLKConfig+0x396>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8002460:	4b5e      	ldr	r3, [pc, #376]	@ (80025dc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002462:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002466:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800246e:	495b      	ldr	r1, [pc, #364]	@ (80025dc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002470:	4313      	orrs	r3, r2
 8002472:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800247e:	2b00      	cmp	r3, #0
 8002480:	d00a      	beq.n	8002498 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002482:	4b56      	ldr	r3, [pc, #344]	@ (80025dc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002484:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002488:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002490:	4952      	ldr	r1, [pc, #328]	@ (80025dc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002492:	4313      	orrs	r3, r2
 8002494:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80024a0:	2b00      	cmp	r3, #0
 80024a2:	d00a      	beq.n	80024ba <HAL_RCCEx_PeriphCLKConfig+0x3da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80024a4:	4b4d      	ldr	r3, [pc, #308]	@ (80025dc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80024a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80024aa:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80024b2:	494a      	ldr	r1, [pc, #296]	@ (80025dc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80024b4:	4313      	orrs	r3, r2
 80024b6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80024c2:	2b00      	cmp	r3, #0
 80024c4:	d00a      	beq.n	80024dc <HAL_RCCEx_PeriphCLKConfig+0x3fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80024c6:	4b45      	ldr	r3, [pc, #276]	@ (80025dc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80024c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80024cc:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80024d4:	4941      	ldr	r1, [pc, #260]	@ (80025dc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80024d6:	4313      	orrs	r3, r2
 80024d8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80024e4:	2b00      	cmp	r3, #0
 80024e6:	d00a      	beq.n	80024fe <HAL_RCCEx_PeriphCLKConfig+0x41e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80024e8:	4b3c      	ldr	r3, [pc, #240]	@ (80025dc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80024ea:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80024ee:	f023 0203 	bic.w	r2, r3, #3
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80024f6:	4939      	ldr	r1, [pc, #228]	@ (80025dc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80024f8:	4313      	orrs	r3, r2
 80024fa:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002506:	2b00      	cmp	r3, #0
 8002508:	d028      	beq.n	800255c <HAL_RCCEx_PeriphCLKConfig+0x47c>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800250a:	4b34      	ldr	r3, [pc, #208]	@ (80025dc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800250c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002510:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002518:	4930      	ldr	r1, [pc, #192]	@ (80025dc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800251a:	4313      	orrs	r3, r2
 800251c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002524:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002528:	d106      	bne.n	8002538 <HAL_RCCEx_PeriphCLKConfig+0x458>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800252a:	4b2c      	ldr	r3, [pc, #176]	@ (80025dc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800252c:	68db      	ldr	r3, [r3, #12]
 800252e:	4a2b      	ldr	r2, [pc, #172]	@ (80025dc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002530:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002534:	60d3      	str	r3, [r2, #12]
 8002536:	e011      	b.n	800255c <HAL_RCCEx_PeriphCLKConfig+0x47c>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800253c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002540:	d10c      	bne.n	800255c <HAL_RCCEx_PeriphCLKConfig+0x47c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	3304      	adds	r3, #4
 8002546:	2101      	movs	r1, #1
 8002548:	4618      	mov	r0, r3
 800254a:	f000 f8f9 	bl	8002740 <RCCEx_PLLSAI1_Config>
 800254e:	4603      	mov	r3, r0
 8002550:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8002552:	7cfb      	ldrb	r3, [r7, #19]
 8002554:	2b00      	cmp	r3, #0
 8002556:	d001      	beq.n	800255c <HAL_RCCEx_PeriphCLKConfig+0x47c>
        {
          /* set overall return value */
          status = ret;
 8002558:	7cfb      	ldrb	r3, [r7, #19]
 800255a:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002564:	2b00      	cmp	r3, #0
 8002566:	d04d      	beq.n	8002604 <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800256c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002570:	d108      	bne.n	8002584 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
 8002572:	4b1a      	ldr	r3, [pc, #104]	@ (80025dc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002574:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002578:	4a18      	ldr	r2, [pc, #96]	@ (80025dc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800257a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800257e:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8002582:	e012      	b.n	80025aa <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 8002584:	4b15      	ldr	r3, [pc, #84]	@ (80025dc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002586:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800258a:	4a14      	ldr	r2, [pc, #80]	@ (80025dc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800258c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8002590:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8002594:	4b11      	ldr	r3, [pc, #68]	@ (80025dc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002596:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800259a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80025a2:	490e      	ldr	r1, [pc, #56]	@ (80025dc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80025a4:	4313      	orrs	r3, r2
 80025a6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80025ae:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80025b2:	d106      	bne.n	80025c2 <HAL_RCCEx_PeriphCLKConfig+0x4e2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80025b4:	4b09      	ldr	r3, [pc, #36]	@ (80025dc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80025b6:	68db      	ldr	r3, [r3, #12]
 80025b8:	4a08      	ldr	r2, [pc, #32]	@ (80025dc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80025ba:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80025be:	60d3      	str	r3, [r2, #12]
 80025c0:	e020      	b.n	8002604 <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
#if defined(RCC_CCIPR2_SDMMCSEL)
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP) /* PLL "P" ? */
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80025c6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80025ca:	d109      	bne.n	80025e0 <HAL_RCCEx_PeriphCLKConfig+0x500>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80025cc:	4b03      	ldr	r3, [pc, #12]	@ (80025dc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80025ce:	68db      	ldr	r3, [r3, #12]
 80025d0:	4a02      	ldr	r2, [pc, #8]	@ (80025dc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80025d2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80025d6:	60d3      	str	r3, [r2, #12]
 80025d8:	e014      	b.n	8002604 <HAL_RCCEx_PeriphCLKConfig+0x524>
 80025da:	bf00      	nop
 80025dc:	40021000 	.word	0x40021000
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80025e4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80025e8:	d10c      	bne.n	8002604 <HAL_RCCEx_PeriphCLKConfig+0x524>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	3304      	adds	r3, #4
 80025ee:	2101      	movs	r1, #1
 80025f0:	4618      	mov	r0, r3
 80025f2:	f000 f8a5 	bl	8002740 <RCCEx_PLLSAI1_Config>
 80025f6:	4603      	mov	r3, r0
 80025f8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80025fa:	7cfb      	ldrb	r3, [r7, #19]
 80025fc:	2b00      	cmp	r3, #0
 80025fe:	d001      	beq.n	8002604 <HAL_RCCEx_PeriphCLKConfig+0x524>
      {
        /* set overall return value */
        status = ret;
 8002600:	7cfb      	ldrb	r3, [r7, #19]
 8002602:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800260c:	2b00      	cmp	r3, #0
 800260e:	d028      	beq.n	8002662 <HAL_RCCEx_PeriphCLKConfig+0x582>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8002610:	4b4a      	ldr	r3, [pc, #296]	@ (800273c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002612:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002616:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800261e:	4947      	ldr	r1, [pc, #284]	@ (800273c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002620:	4313      	orrs	r3, r2
 8002622:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800262a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800262e:	d106      	bne.n	800263e <HAL_RCCEx_PeriphCLKConfig+0x55e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002630:	4b42      	ldr	r3, [pc, #264]	@ (800273c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002632:	68db      	ldr	r3, [r3, #12]
 8002634:	4a41      	ldr	r2, [pc, #260]	@ (800273c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002636:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800263a:	60d3      	str	r3, [r2, #12]
 800263c:	e011      	b.n	8002662 <HAL_RCCEx_PeriphCLKConfig+0x582>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002642:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002646:	d10c      	bne.n	8002662 <HAL_RCCEx_PeriphCLKConfig+0x582>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	3304      	adds	r3, #4
 800264c:	2101      	movs	r1, #1
 800264e:	4618      	mov	r0, r3
 8002650:	f000 f876 	bl	8002740 <RCCEx_PLLSAI1_Config>
 8002654:	4603      	mov	r3, r0
 8002656:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002658:	7cfb      	ldrb	r3, [r7, #19]
 800265a:	2b00      	cmp	r3, #0
 800265c:	d001      	beq.n	8002662 <HAL_RCCEx_PeriphCLKConfig+0x582>
      {
        /* set overall return value */
        status = ret;
 800265e:	7cfb      	ldrb	r3, [r7, #19]
 8002660:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800266a:	2b00      	cmp	r3, #0
 800266c:	d01e      	beq.n	80026ac <HAL_RCCEx_PeriphCLKConfig+0x5cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800266e:	4b33      	ldr	r3, [pc, #204]	@ (800273c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002670:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002674:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800267e:	492f      	ldr	r1, [pc, #188]	@ (800273c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002680:	4313      	orrs	r3, r2
 8002682:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800268c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002690:	d10c      	bne.n	80026ac <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	3304      	adds	r3, #4
 8002696:	2102      	movs	r1, #2
 8002698:	4618      	mov	r0, r3
 800269a:	f000 f851 	bl	8002740 <RCCEx_PLLSAI1_Config>
 800269e:	4603      	mov	r3, r0
 80026a0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80026a2:	7cfb      	ldrb	r3, [r7, #19]
 80026a4:	2b00      	cmp	r3, #0
 80026a6:	d001      	beq.n	80026ac <HAL_RCCEx_PeriphCLKConfig+0x5cc>
      {
        /* set overall return value */
        status = ret;
 80026a8:	7cfb      	ldrb	r3, [r7, #19]
 80026aa:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80026b4:	2b00      	cmp	r3, #0
 80026b6:	d00b      	beq.n	80026d0 <HAL_RCCEx_PeriphCLKConfig+0x5f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80026b8:	4b20      	ldr	r3, [pc, #128]	@ (800273c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80026ba:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80026be:	f023 0204 	bic.w	r2, r3, #4
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80026c8:	491c      	ldr	r1, [pc, #112]	@ (800273c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80026ca:	4313      	orrs	r3, r2
 80026cc:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80026d8:	2b00      	cmp	r3, #0
 80026da:	d00b      	beq.n	80026f4 <HAL_RCCEx_PeriphCLKConfig+0x614>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 80026dc:	4b17      	ldr	r3, [pc, #92]	@ (800273c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80026de:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80026e2:	f023 0218 	bic.w	r2, r3, #24
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80026ec:	4913      	ldr	r1, [pc, #76]	@ (800273c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80026ee:	4313      	orrs	r3, r2
 80026f0:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* DSI */

#if defined(OCTOSPI1) || defined(OCTOSPI2)

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80026fc:	2b00      	cmp	r3, #0
 80026fe:	d017      	beq.n	8002730 <HAL_RCCEx_PeriphCLKConfig+0x650>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8002700:	4b0e      	ldr	r3, [pc, #56]	@ (800273c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002702:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002706:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002710:	490a      	ldr	r1, [pc, #40]	@ (800273c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002712:	4313      	orrs	r3, r2
 8002714:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800271e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8002722:	d105      	bne.n	8002730 <HAL_RCCEx_PeriphCLKConfig+0x650>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002724:	4b05      	ldr	r3, [pc, #20]	@ (800273c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002726:	68db      	ldr	r3, [r3, #12]
 8002728:	4a04      	ldr	r2, [pc, #16]	@ (800273c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800272a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800272e:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8002730:	7cbb      	ldrb	r3, [r7, #18]
}
 8002732:	4618      	mov	r0, r3
 8002734:	3718      	adds	r7, #24
 8002736:	46bd      	mov	sp, r7
 8002738:	bd80      	pop	{r7, pc}
 800273a:	bf00      	nop
 800273c:	40021000 	.word	0x40021000

08002740 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8002740:	b580      	push	{r7, lr}
 8002742:	b084      	sub	sp, #16
 8002744:	af00      	add	r7, sp, #0
 8002746:	6078      	str	r0, [r7, #4]
 8002748:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800274a:	2300      	movs	r3, #0
 800274c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800274e:	4b72      	ldr	r3, [pc, #456]	@ (8002918 <RCCEx_PLLSAI1_Config+0x1d8>)
 8002750:	68db      	ldr	r3, [r3, #12]
 8002752:	f003 0303 	and.w	r3, r3, #3
 8002756:	2b00      	cmp	r3, #0
 8002758:	d00e      	beq.n	8002778 <RCCEx_PLLSAI1_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800275a:	4b6f      	ldr	r3, [pc, #444]	@ (8002918 <RCCEx_PLLSAI1_Config+0x1d8>)
 800275c:	68db      	ldr	r3, [r3, #12]
 800275e:	f003 0203 	and.w	r2, r3, #3
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	429a      	cmp	r2, r3
 8002768:	d103      	bne.n	8002772 <RCCEx_PLLSAI1_Config+0x32>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	681b      	ldr	r3, [r3, #0]
       ||
 800276e:	2b00      	cmp	r3, #0
 8002770:	d142      	bne.n	80027f8 <RCCEx_PLLSAI1_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
#endif
      )
    {
      status = HAL_ERROR;
 8002772:	2301      	movs	r3, #1
 8002774:	73fb      	strb	r3, [r7, #15]
 8002776:	e03f      	b.n	80027f8 <RCCEx_PLLSAI1_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	2b03      	cmp	r3, #3
 800277e:	d018      	beq.n	80027b2 <RCCEx_PLLSAI1_Config+0x72>
 8002780:	2b03      	cmp	r3, #3
 8002782:	d825      	bhi.n	80027d0 <RCCEx_PLLSAI1_Config+0x90>
 8002784:	2b01      	cmp	r3, #1
 8002786:	d002      	beq.n	800278e <RCCEx_PLLSAI1_Config+0x4e>
 8002788:	2b02      	cmp	r3, #2
 800278a:	d009      	beq.n	80027a0 <RCCEx_PLLSAI1_Config+0x60>
 800278c:	e020      	b.n	80027d0 <RCCEx_PLLSAI1_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800278e:	4b62      	ldr	r3, [pc, #392]	@ (8002918 <RCCEx_PLLSAI1_Config+0x1d8>)
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	f003 0302 	and.w	r3, r3, #2
 8002796:	2b00      	cmp	r3, #0
 8002798:	d11d      	bne.n	80027d6 <RCCEx_PLLSAI1_Config+0x96>
      {
        status = HAL_ERROR;
 800279a:	2301      	movs	r3, #1
 800279c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800279e:	e01a      	b.n	80027d6 <RCCEx_PLLSAI1_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80027a0:	4b5d      	ldr	r3, [pc, #372]	@ (8002918 <RCCEx_PLLSAI1_Config+0x1d8>)
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80027a8:	2b00      	cmp	r3, #0
 80027aa:	d116      	bne.n	80027da <RCCEx_PLLSAI1_Config+0x9a>
      {
        status = HAL_ERROR;
 80027ac:	2301      	movs	r3, #1
 80027ae:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80027b0:	e013      	b.n	80027da <RCCEx_PLLSAI1_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80027b2:	4b59      	ldr	r3, [pc, #356]	@ (8002918 <RCCEx_PLLSAI1_Config+0x1d8>)
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80027ba:	2b00      	cmp	r3, #0
 80027bc:	d10f      	bne.n	80027de <RCCEx_PLLSAI1_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80027be:	4b56      	ldr	r3, [pc, #344]	@ (8002918 <RCCEx_PLLSAI1_Config+0x1d8>)
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80027c6:	2b00      	cmp	r3, #0
 80027c8:	d109      	bne.n	80027de <RCCEx_PLLSAI1_Config+0x9e>
        {
          status = HAL_ERROR;
 80027ca:	2301      	movs	r3, #1
 80027cc:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80027ce:	e006      	b.n	80027de <RCCEx_PLLSAI1_Config+0x9e>
    default:
      status = HAL_ERROR;
 80027d0:	2301      	movs	r3, #1
 80027d2:	73fb      	strb	r3, [r7, #15]
      break;
 80027d4:	e004      	b.n	80027e0 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 80027d6:	bf00      	nop
 80027d8:	e002      	b.n	80027e0 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 80027da:	bf00      	nop
 80027dc:	e000      	b.n	80027e0 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 80027de:	bf00      	nop
    }

    if(status == HAL_OK)
 80027e0:	7bfb      	ldrb	r3, [r7, #15]
 80027e2:	2b00      	cmp	r3, #0
 80027e4:	d108      	bne.n	80027f8 <RCCEx_PLLSAI1_Config+0xb8>
    {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
 80027e6:	4b4c      	ldr	r3, [pc, #304]	@ (8002918 <RCCEx_PLLSAI1_Config+0x1d8>)
 80027e8:	68db      	ldr	r3, [r3, #12]
 80027ea:	f023 0203 	bic.w	r2, r3, #3
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	4949      	ldr	r1, [pc, #292]	@ (8002918 <RCCEx_PLLSAI1_Config+0x1d8>)
 80027f4:	4313      	orrs	r3, r2
 80027f6:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 80027f8:	7bfb      	ldrb	r3, [r7, #15]
 80027fa:	2b00      	cmp	r3, #0
 80027fc:	f040 8086 	bne.w	800290c <RCCEx_PLLSAI1_Config+0x1cc>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8002800:	4b45      	ldr	r3, [pc, #276]	@ (8002918 <RCCEx_PLLSAI1_Config+0x1d8>)
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	4a44      	ldr	r2, [pc, #272]	@ (8002918 <RCCEx_PLLSAI1_Config+0x1d8>)
 8002806:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800280a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800280c:	f7fe f9fc 	bl	8000c08 <HAL_GetTick>
 8002810:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8002812:	e009      	b.n	8002828 <RCCEx_PLLSAI1_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002814:	f7fe f9f8 	bl	8000c08 <HAL_GetTick>
 8002818:	4602      	mov	r2, r0
 800281a:	68bb      	ldr	r3, [r7, #8]
 800281c:	1ad3      	subs	r3, r2, r3
 800281e:	2b02      	cmp	r3, #2
 8002820:	d902      	bls.n	8002828 <RCCEx_PLLSAI1_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 8002822:	2303      	movs	r3, #3
 8002824:	73fb      	strb	r3, [r7, #15]
        break;
 8002826:	e005      	b.n	8002834 <RCCEx_PLLSAI1_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8002828:	4b3b      	ldr	r3, [pc, #236]	@ (8002918 <RCCEx_PLLSAI1_Config+0x1d8>)
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002830:	2b00      	cmp	r3, #0
 8002832:	d1ef      	bne.n	8002814 <RCCEx_PLLSAI1_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8002834:	7bfb      	ldrb	r3, [r7, #15]
 8002836:	2b00      	cmp	r3, #0
 8002838:	d168      	bne.n	800290c <RCCEx_PLLSAI1_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800283a:	683b      	ldr	r3, [r7, #0]
 800283c:	2b00      	cmp	r3, #0
 800283e:	d113      	bne.n	8002868 <RCCEx_PLLSAI1_Config+0x128>
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002840:	4b35      	ldr	r3, [pc, #212]	@ (8002918 <RCCEx_PLLSAI1_Config+0x1d8>)
 8002842:	691a      	ldr	r2, [r3, #16]
 8002844:	4b35      	ldr	r3, [pc, #212]	@ (800291c <RCCEx_PLLSAI1_Config+0x1dc>)
 8002846:	4013      	ands	r3, r2
 8002848:	687a      	ldr	r2, [r7, #4]
 800284a:	6892      	ldr	r2, [r2, #8]
 800284c:	0211      	lsls	r1, r2, #8
 800284e:	687a      	ldr	r2, [r7, #4]
 8002850:	68d2      	ldr	r2, [r2, #12]
 8002852:	06d2      	lsls	r2, r2, #27
 8002854:	4311      	orrs	r1, r2
 8002856:	687a      	ldr	r2, [r7, #4]
 8002858:	6852      	ldr	r2, [r2, #4]
 800285a:	3a01      	subs	r2, #1
 800285c:	0112      	lsls	r2, r2, #4
 800285e:	430a      	orrs	r2, r1
 8002860:	492d      	ldr	r1, [pc, #180]	@ (8002918 <RCCEx_PLLSAI1_Config+0x1d8>)
 8002862:	4313      	orrs	r3, r2
 8002864:	610b      	str	r3, [r1, #16]
 8002866:	e02d      	b.n	80028c4 <RCCEx_PLLSAI1_Config+0x184>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8002868:	683b      	ldr	r3, [r7, #0]
 800286a:	2b01      	cmp	r3, #1
 800286c:	d115      	bne.n	800289a <RCCEx_PLLSAI1_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800286e:	4b2a      	ldr	r3, [pc, #168]	@ (8002918 <RCCEx_PLLSAI1_Config+0x1d8>)
 8002870:	691a      	ldr	r2, [r3, #16]
 8002872:	4b2b      	ldr	r3, [pc, #172]	@ (8002920 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002874:	4013      	ands	r3, r2
 8002876:	687a      	ldr	r2, [r7, #4]
 8002878:	6892      	ldr	r2, [r2, #8]
 800287a:	0211      	lsls	r1, r2, #8
 800287c:	687a      	ldr	r2, [r7, #4]
 800287e:	6912      	ldr	r2, [r2, #16]
 8002880:	0852      	lsrs	r2, r2, #1
 8002882:	3a01      	subs	r2, #1
 8002884:	0552      	lsls	r2, r2, #21
 8002886:	4311      	orrs	r1, r2
 8002888:	687a      	ldr	r2, [r7, #4]
 800288a:	6852      	ldr	r2, [r2, #4]
 800288c:	3a01      	subs	r2, #1
 800288e:	0112      	lsls	r2, r2, #4
 8002890:	430a      	orrs	r2, r1
 8002892:	4921      	ldr	r1, [pc, #132]	@ (8002918 <RCCEx_PLLSAI1_Config+0x1d8>)
 8002894:	4313      	orrs	r3, r2
 8002896:	610b      	str	r3, [r1, #16]
 8002898:	e014      	b.n	80028c4 <RCCEx_PLLSAI1_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800289a:	4b1f      	ldr	r3, [pc, #124]	@ (8002918 <RCCEx_PLLSAI1_Config+0x1d8>)
 800289c:	691a      	ldr	r2, [r3, #16]
 800289e:	4b21      	ldr	r3, [pc, #132]	@ (8002924 <RCCEx_PLLSAI1_Config+0x1e4>)
 80028a0:	4013      	ands	r3, r2
 80028a2:	687a      	ldr	r2, [r7, #4]
 80028a4:	6892      	ldr	r2, [r2, #8]
 80028a6:	0211      	lsls	r1, r2, #8
 80028a8:	687a      	ldr	r2, [r7, #4]
 80028aa:	6952      	ldr	r2, [r2, #20]
 80028ac:	0852      	lsrs	r2, r2, #1
 80028ae:	3a01      	subs	r2, #1
 80028b0:	0652      	lsls	r2, r2, #25
 80028b2:	4311      	orrs	r1, r2
 80028b4:	687a      	ldr	r2, [r7, #4]
 80028b6:	6852      	ldr	r2, [r2, #4]
 80028b8:	3a01      	subs	r2, #1
 80028ba:	0112      	lsls	r2, r2, #4
 80028bc:	430a      	orrs	r2, r1
 80028be:	4916      	ldr	r1, [pc, #88]	@ (8002918 <RCCEx_PLLSAI1_Config+0x1d8>)
 80028c0:	4313      	orrs	r3, r2
 80028c2:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80028c4:	4b14      	ldr	r3, [pc, #80]	@ (8002918 <RCCEx_PLLSAI1_Config+0x1d8>)
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	4a13      	ldr	r2, [pc, #76]	@ (8002918 <RCCEx_PLLSAI1_Config+0x1d8>)
 80028ca:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80028ce:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80028d0:	f7fe f99a 	bl	8000c08 <HAL_GetTick>
 80028d4:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80028d6:	e009      	b.n	80028ec <RCCEx_PLLSAI1_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80028d8:	f7fe f996 	bl	8000c08 <HAL_GetTick>
 80028dc:	4602      	mov	r2, r0
 80028de:	68bb      	ldr	r3, [r7, #8]
 80028e0:	1ad3      	subs	r3, r2, r3
 80028e2:	2b02      	cmp	r3, #2
 80028e4:	d902      	bls.n	80028ec <RCCEx_PLLSAI1_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 80028e6:	2303      	movs	r3, #3
 80028e8:	73fb      	strb	r3, [r7, #15]
          break;
 80028ea:	e005      	b.n	80028f8 <RCCEx_PLLSAI1_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80028ec:	4b0a      	ldr	r3, [pc, #40]	@ (8002918 <RCCEx_PLLSAI1_Config+0x1d8>)
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80028f4:	2b00      	cmp	r3, #0
 80028f6:	d0ef      	beq.n	80028d8 <RCCEx_PLLSAI1_Config+0x198>
        }
      }

      if(status == HAL_OK)
 80028f8:	7bfb      	ldrb	r3, [r7, #15]
 80028fa:	2b00      	cmp	r3, #0
 80028fc:	d106      	bne.n	800290c <RCCEx_PLLSAI1_Config+0x1cc>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80028fe:	4b06      	ldr	r3, [pc, #24]	@ (8002918 <RCCEx_PLLSAI1_Config+0x1d8>)
 8002900:	691a      	ldr	r2, [r3, #16]
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	699b      	ldr	r3, [r3, #24]
 8002906:	4904      	ldr	r1, [pc, #16]	@ (8002918 <RCCEx_PLLSAI1_Config+0x1d8>)
 8002908:	4313      	orrs	r3, r2
 800290a:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 800290c:	7bfb      	ldrb	r3, [r7, #15]
}
 800290e:	4618      	mov	r0, r3
 8002910:	3710      	adds	r7, #16
 8002912:	46bd      	mov	sp, r7
 8002914:	bd80      	pop	{r7, pc}
 8002916:	bf00      	nop
 8002918:	40021000 	.word	0x40021000
 800291c:	07ff800f 	.word	0x07ff800f
 8002920:	ff9f800f 	.word	0xff9f800f
 8002924:	f9ff800f 	.word	0xf9ff800f

08002928 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8002928:	b580      	push	{r7, lr}
 800292a:	b084      	sub	sp, #16
 800292c:	af00      	add	r7, sp, #0
 800292e:	6078      	str	r0, [r7, #4]
 8002930:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8002932:	2300      	movs	r3, #0
 8002934:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8002936:	4b72      	ldr	r3, [pc, #456]	@ (8002b00 <RCCEx_PLLSAI2_Config+0x1d8>)
 8002938:	68db      	ldr	r3, [r3, #12]
 800293a:	f003 0303 	and.w	r3, r3, #3
 800293e:	2b00      	cmp	r3, #0
 8002940:	d00e      	beq.n	8002960 <RCCEx_PLLSAI2_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8002942:	4b6f      	ldr	r3, [pc, #444]	@ (8002b00 <RCCEx_PLLSAI2_Config+0x1d8>)
 8002944:	68db      	ldr	r3, [r3, #12]
 8002946:	f003 0203 	and.w	r2, r3, #3
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	429a      	cmp	r2, r3
 8002950:	d103      	bne.n	800295a <RCCEx_PLLSAI2_Config+0x32>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	681b      	ldr	r3, [r3, #0]
       ||
 8002956:	2b00      	cmp	r3, #0
 8002958:	d142      	bne.n	80029e0 <RCCEx_PLLSAI2_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
#endif
      )
    {
      status = HAL_ERROR;
 800295a:	2301      	movs	r3, #1
 800295c:	73fb      	strb	r3, [r7, #15]
 800295e:	e03f      	b.n	80029e0 <RCCEx_PLLSAI2_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	2b03      	cmp	r3, #3
 8002966:	d018      	beq.n	800299a <RCCEx_PLLSAI2_Config+0x72>
 8002968:	2b03      	cmp	r3, #3
 800296a:	d825      	bhi.n	80029b8 <RCCEx_PLLSAI2_Config+0x90>
 800296c:	2b01      	cmp	r3, #1
 800296e:	d002      	beq.n	8002976 <RCCEx_PLLSAI2_Config+0x4e>
 8002970:	2b02      	cmp	r3, #2
 8002972:	d009      	beq.n	8002988 <RCCEx_PLLSAI2_Config+0x60>
 8002974:	e020      	b.n	80029b8 <RCCEx_PLLSAI2_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8002976:	4b62      	ldr	r3, [pc, #392]	@ (8002b00 <RCCEx_PLLSAI2_Config+0x1d8>)
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	f003 0302 	and.w	r3, r3, #2
 800297e:	2b00      	cmp	r3, #0
 8002980:	d11d      	bne.n	80029be <RCCEx_PLLSAI2_Config+0x96>
      {
        status = HAL_ERROR;
 8002982:	2301      	movs	r3, #1
 8002984:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002986:	e01a      	b.n	80029be <RCCEx_PLLSAI2_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8002988:	4b5d      	ldr	r3, [pc, #372]	@ (8002b00 <RCCEx_PLLSAI2_Config+0x1d8>)
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002990:	2b00      	cmp	r3, #0
 8002992:	d116      	bne.n	80029c2 <RCCEx_PLLSAI2_Config+0x9a>
      {
        status = HAL_ERROR;
 8002994:	2301      	movs	r3, #1
 8002996:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002998:	e013      	b.n	80029c2 <RCCEx_PLLSAI2_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800299a:	4b59      	ldr	r3, [pc, #356]	@ (8002b00 <RCCEx_PLLSAI2_Config+0x1d8>)
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	d10f      	bne.n	80029c6 <RCCEx_PLLSAI2_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80029a6:	4b56      	ldr	r3, [pc, #344]	@ (8002b00 <RCCEx_PLLSAI2_Config+0x1d8>)
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	d109      	bne.n	80029c6 <RCCEx_PLLSAI2_Config+0x9e>
        {
          status = HAL_ERROR;
 80029b2:	2301      	movs	r3, #1
 80029b4:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80029b6:	e006      	b.n	80029c6 <RCCEx_PLLSAI2_Config+0x9e>
    default:
      status = HAL_ERROR;
 80029b8:	2301      	movs	r3, #1
 80029ba:	73fb      	strb	r3, [r7, #15]
      break;
 80029bc:	e004      	b.n	80029c8 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 80029be:	bf00      	nop
 80029c0:	e002      	b.n	80029c8 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 80029c2:	bf00      	nop
 80029c4:	e000      	b.n	80029c8 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 80029c6:	bf00      	nop
    }

    if(status == HAL_OK)
 80029c8:	7bfb      	ldrb	r3, [r7, #15]
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	d108      	bne.n	80029e0 <RCCEx_PLLSAI2_Config+0xb8>
    {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
 80029ce:	4b4c      	ldr	r3, [pc, #304]	@ (8002b00 <RCCEx_PLLSAI2_Config+0x1d8>)
 80029d0:	68db      	ldr	r3, [r3, #12]
 80029d2:	f023 0203 	bic.w	r2, r3, #3
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	4949      	ldr	r1, [pc, #292]	@ (8002b00 <RCCEx_PLLSAI2_Config+0x1d8>)
 80029dc:	4313      	orrs	r3, r2
 80029de:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 80029e0:	7bfb      	ldrb	r3, [r7, #15]
 80029e2:	2b00      	cmp	r3, #0
 80029e4:	f040 8086 	bne.w	8002af4 <RCCEx_PLLSAI2_Config+0x1cc>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 80029e8:	4b45      	ldr	r3, [pc, #276]	@ (8002b00 <RCCEx_PLLSAI2_Config+0x1d8>)
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	4a44      	ldr	r2, [pc, #272]	@ (8002b00 <RCCEx_PLLSAI2_Config+0x1d8>)
 80029ee:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80029f2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80029f4:	f7fe f908 	bl	8000c08 <HAL_GetTick>
 80029f8:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80029fa:	e009      	b.n	8002a10 <RCCEx_PLLSAI2_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80029fc:	f7fe f904 	bl	8000c08 <HAL_GetTick>
 8002a00:	4602      	mov	r2, r0
 8002a02:	68bb      	ldr	r3, [r7, #8]
 8002a04:	1ad3      	subs	r3, r2, r3
 8002a06:	2b02      	cmp	r3, #2
 8002a08:	d902      	bls.n	8002a10 <RCCEx_PLLSAI2_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 8002a0a:	2303      	movs	r3, #3
 8002a0c:	73fb      	strb	r3, [r7, #15]
        break;
 8002a0e:	e005      	b.n	8002a1c <RCCEx_PLLSAI2_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8002a10:	4b3b      	ldr	r3, [pc, #236]	@ (8002b00 <RCCEx_PLLSAI2_Config+0x1d8>)
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002a18:	2b00      	cmp	r3, #0
 8002a1a:	d1ef      	bne.n	80029fc <RCCEx_PLLSAI2_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8002a1c:	7bfb      	ldrb	r3, [r7, #15]
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d168      	bne.n	8002af4 <RCCEx_PLLSAI2_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8002a22:	683b      	ldr	r3, [r7, #0]
 8002a24:	2b00      	cmp	r3, #0
 8002a26:	d113      	bne.n	8002a50 <RCCEx_PLLSAI2_Config+0x128>
        assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8002a28:	4b35      	ldr	r3, [pc, #212]	@ (8002b00 <RCCEx_PLLSAI2_Config+0x1d8>)
 8002a2a:	695a      	ldr	r2, [r3, #20]
 8002a2c:	4b35      	ldr	r3, [pc, #212]	@ (8002b04 <RCCEx_PLLSAI2_Config+0x1dc>)
 8002a2e:	4013      	ands	r3, r2
 8002a30:	687a      	ldr	r2, [r7, #4]
 8002a32:	6892      	ldr	r2, [r2, #8]
 8002a34:	0211      	lsls	r1, r2, #8
 8002a36:	687a      	ldr	r2, [r7, #4]
 8002a38:	68d2      	ldr	r2, [r2, #12]
 8002a3a:	06d2      	lsls	r2, r2, #27
 8002a3c:	4311      	orrs	r1, r2
 8002a3e:	687a      	ldr	r2, [r7, #4]
 8002a40:	6852      	ldr	r2, [r2, #4]
 8002a42:	3a01      	subs	r2, #1
 8002a44:	0112      	lsls	r2, r2, #4
 8002a46:	430a      	orrs	r2, r1
 8002a48:	492d      	ldr	r1, [pc, #180]	@ (8002b00 <RCCEx_PLLSAI2_Config+0x1d8>)
 8002a4a:	4313      	orrs	r3, r2
 8002a4c:	614b      	str	r3, [r1, #20]
 8002a4e:	e02d      	b.n	8002aac <RCCEx_PLLSAI2_Config+0x184>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }
#if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
      else if(Divider == DIVIDER_Q_UPDATE)
 8002a50:	683b      	ldr	r3, [r7, #0]
 8002a52:	2b01      	cmp	r3, #1
 8002a54:	d115      	bne.n	8002a82 <RCCEx_PLLSAI2_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI2Q_VALUE(PllSai2->PLLSAI2Q));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8002a56:	4b2a      	ldr	r3, [pc, #168]	@ (8002b00 <RCCEx_PLLSAI2_Config+0x1d8>)
 8002a58:	695a      	ldr	r2, [r3, #20]
 8002a5a:	4b2b      	ldr	r3, [pc, #172]	@ (8002b08 <RCCEx_PLLSAI2_Config+0x1e0>)
 8002a5c:	4013      	ands	r3, r2
 8002a5e:	687a      	ldr	r2, [r7, #4]
 8002a60:	6892      	ldr	r2, [r2, #8]
 8002a62:	0211      	lsls	r1, r2, #8
 8002a64:	687a      	ldr	r2, [r7, #4]
 8002a66:	6912      	ldr	r2, [r2, #16]
 8002a68:	0852      	lsrs	r2, r2, #1
 8002a6a:	3a01      	subs	r2, #1
 8002a6c:	0552      	lsls	r2, r2, #21
 8002a6e:	4311      	orrs	r1, r2
 8002a70:	687a      	ldr	r2, [r7, #4]
 8002a72:	6852      	ldr	r2, [r2, #4]
 8002a74:	3a01      	subs	r2, #1
 8002a76:	0112      	lsls	r2, r2, #4
 8002a78:	430a      	orrs	r2, r1
 8002a7a:	4921      	ldr	r1, [pc, #132]	@ (8002b00 <RCCEx_PLLSAI2_Config+0x1d8>)
 8002a7c:	4313      	orrs	r3, r2
 8002a7e:	614b      	str	r3, [r1, #20]
 8002a80:	e014      	b.n	8002aac <RCCEx_PLLSAI2_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8002a82:	4b1f      	ldr	r3, [pc, #124]	@ (8002b00 <RCCEx_PLLSAI2_Config+0x1d8>)
 8002a84:	695a      	ldr	r2, [r3, #20]
 8002a86:	4b21      	ldr	r3, [pc, #132]	@ (8002b0c <RCCEx_PLLSAI2_Config+0x1e4>)
 8002a88:	4013      	ands	r3, r2
 8002a8a:	687a      	ldr	r2, [r7, #4]
 8002a8c:	6892      	ldr	r2, [r2, #8]
 8002a8e:	0211      	lsls	r1, r2, #8
 8002a90:	687a      	ldr	r2, [r7, #4]
 8002a92:	6952      	ldr	r2, [r2, #20]
 8002a94:	0852      	lsrs	r2, r2, #1
 8002a96:	3a01      	subs	r2, #1
 8002a98:	0652      	lsls	r2, r2, #25
 8002a9a:	4311      	orrs	r1, r2
 8002a9c:	687a      	ldr	r2, [r7, #4]
 8002a9e:	6852      	ldr	r2, [r2, #4]
 8002aa0:	3a01      	subs	r2, #1
 8002aa2:	0112      	lsls	r2, r2, #4
 8002aa4:	430a      	orrs	r2, r1
 8002aa6:	4916      	ldr	r1, [pc, #88]	@ (8002b00 <RCCEx_PLLSAI2_Config+0x1d8>)
 8002aa8:	4313      	orrs	r3, r2
 8002aaa:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8002aac:	4b14      	ldr	r3, [pc, #80]	@ (8002b00 <RCCEx_PLLSAI2_Config+0x1d8>)
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	4a13      	ldr	r2, [pc, #76]	@ (8002b00 <RCCEx_PLLSAI2_Config+0x1d8>)
 8002ab2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002ab6:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002ab8:	f7fe f8a6 	bl	8000c08 <HAL_GetTick>
 8002abc:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8002abe:	e009      	b.n	8002ad4 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8002ac0:	f7fe f8a2 	bl	8000c08 <HAL_GetTick>
 8002ac4:	4602      	mov	r2, r0
 8002ac6:	68bb      	ldr	r3, [r7, #8]
 8002ac8:	1ad3      	subs	r3, r2, r3
 8002aca:	2b02      	cmp	r3, #2
 8002acc:	d902      	bls.n	8002ad4 <RCCEx_PLLSAI2_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 8002ace:	2303      	movs	r3, #3
 8002ad0:	73fb      	strb	r3, [r7, #15]
          break;
 8002ad2:	e005      	b.n	8002ae0 <RCCEx_PLLSAI2_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8002ad4:	4b0a      	ldr	r3, [pc, #40]	@ (8002b00 <RCCEx_PLLSAI2_Config+0x1d8>)
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002adc:	2b00      	cmp	r3, #0
 8002ade:	d0ef      	beq.n	8002ac0 <RCCEx_PLLSAI2_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8002ae0:	7bfb      	ldrb	r3, [r7, #15]
 8002ae2:	2b00      	cmp	r3, #0
 8002ae4:	d106      	bne.n	8002af4 <RCCEx_PLLSAI2_Config+0x1cc>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8002ae6:	4b06      	ldr	r3, [pc, #24]	@ (8002b00 <RCCEx_PLLSAI2_Config+0x1d8>)
 8002ae8:	695a      	ldr	r2, [r3, #20]
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	699b      	ldr	r3, [r3, #24]
 8002aee:	4904      	ldr	r1, [pc, #16]	@ (8002b00 <RCCEx_PLLSAI2_Config+0x1d8>)
 8002af0:	4313      	orrs	r3, r2
 8002af2:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8002af4:	7bfb      	ldrb	r3, [r7, #15]
}
 8002af6:	4618      	mov	r0, r3
 8002af8:	3710      	adds	r7, #16
 8002afa:	46bd      	mov	sp, r7
 8002afc:	bd80      	pop	{r7, pc}
 8002afe:	bf00      	nop
 8002b00:	40021000 	.word	0x40021000
 8002b04:	07ff800f 	.word	0x07ff800f
 8002b08:	ff9f800f 	.word	0xff9f800f
 8002b0c:	f9ff800f 	.word	0xf9ff800f

08002b10 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002b10:	b580      	push	{r7, lr}
 8002b12:	b082      	sub	sp, #8
 8002b14:	af00      	add	r7, sp, #0
 8002b16:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	2b00      	cmp	r3, #0
 8002b1c:	d101      	bne.n	8002b22 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002b1e:	2301      	movs	r3, #1
 8002b20:	e042      	b.n	8002ba8 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002b28:	2b00      	cmp	r3, #0
 8002b2a:	d106      	bne.n	8002b3a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	2200      	movs	r2, #0
 8002b30:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002b34:	6878      	ldr	r0, [r7, #4]
 8002b36:	f7fd feed 	bl	8000914 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	2224      	movs	r2, #36	@ 0x24
 8002b3e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	681a      	ldr	r2, [r3, #0]
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	f022 0201 	bic.w	r2, r2, #1
 8002b50:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	d002      	beq.n	8002b60 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8002b5a:	6878      	ldr	r0, [r7, #4]
 8002b5c:	f000 fb24 	bl	80031a8 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002b60:	6878      	ldr	r0, [r7, #4]
 8002b62:	f000 f825 	bl	8002bb0 <UART_SetConfig>
 8002b66:	4603      	mov	r3, r0
 8002b68:	2b01      	cmp	r3, #1
 8002b6a:	d101      	bne.n	8002b70 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8002b6c:	2301      	movs	r3, #1
 8002b6e:	e01b      	b.n	8002ba8 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	685a      	ldr	r2, [r3, #4]
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002b7e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	689a      	ldr	r2, [r3, #8]
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002b8e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	681a      	ldr	r2, [r3, #0]
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	f042 0201 	orr.w	r2, r2, #1
 8002b9e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002ba0:	6878      	ldr	r0, [r7, #4]
 8002ba2:	f000 fba3 	bl	80032ec <UART_CheckIdleState>
 8002ba6:	4603      	mov	r3, r0
}
 8002ba8:	4618      	mov	r0, r3
 8002baa:	3708      	adds	r7, #8
 8002bac:	46bd      	mov	sp, r7
 8002bae:	bd80      	pop	{r7, pc}

08002bb0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002bb0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002bb4:	b08c      	sub	sp, #48	@ 0x30
 8002bb6:	af00      	add	r7, sp, #0
 8002bb8:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8002bba:	2300      	movs	r3, #0
 8002bbc:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002bc0:	697b      	ldr	r3, [r7, #20]
 8002bc2:	689a      	ldr	r2, [r3, #8]
 8002bc4:	697b      	ldr	r3, [r7, #20]
 8002bc6:	691b      	ldr	r3, [r3, #16]
 8002bc8:	431a      	orrs	r2, r3
 8002bca:	697b      	ldr	r3, [r7, #20]
 8002bcc:	695b      	ldr	r3, [r3, #20]
 8002bce:	431a      	orrs	r2, r3
 8002bd0:	697b      	ldr	r3, [r7, #20]
 8002bd2:	69db      	ldr	r3, [r3, #28]
 8002bd4:	4313      	orrs	r3, r2
 8002bd6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002bd8:	697b      	ldr	r3, [r7, #20]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	681a      	ldr	r2, [r3, #0]
 8002bde:	4baa      	ldr	r3, [pc, #680]	@ (8002e88 <UART_SetConfig+0x2d8>)
 8002be0:	4013      	ands	r3, r2
 8002be2:	697a      	ldr	r2, [r7, #20]
 8002be4:	6812      	ldr	r2, [r2, #0]
 8002be6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8002be8:	430b      	orrs	r3, r1
 8002bea:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002bec:	697b      	ldr	r3, [r7, #20]
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	685b      	ldr	r3, [r3, #4]
 8002bf2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8002bf6:	697b      	ldr	r3, [r7, #20]
 8002bf8:	68da      	ldr	r2, [r3, #12]
 8002bfa:	697b      	ldr	r3, [r7, #20]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	430a      	orrs	r2, r1
 8002c00:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002c02:	697b      	ldr	r3, [r7, #20]
 8002c04:	699b      	ldr	r3, [r3, #24]
 8002c06:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8002c08:	697b      	ldr	r3, [r7, #20]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	4a9f      	ldr	r2, [pc, #636]	@ (8002e8c <UART_SetConfig+0x2dc>)
 8002c0e:	4293      	cmp	r3, r2
 8002c10:	d004      	beq.n	8002c1c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8002c12:	697b      	ldr	r3, [r7, #20]
 8002c14:	6a1b      	ldr	r3, [r3, #32]
 8002c16:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002c18:	4313      	orrs	r3, r2
 8002c1a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002c1c:	697b      	ldr	r3, [r7, #20]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	689b      	ldr	r3, [r3, #8]
 8002c22:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8002c26:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8002c2a:	697a      	ldr	r2, [r7, #20]
 8002c2c:	6812      	ldr	r2, [r2, #0]
 8002c2e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8002c30:	430b      	orrs	r3, r1
 8002c32:	6093      	str	r3, [r2, #8]

#if defined(USART_PRESC_PRESCALER)
  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8002c34:	697b      	ldr	r3, [r7, #20]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c3a:	f023 010f 	bic.w	r1, r3, #15
 8002c3e:	697b      	ldr	r3, [r7, #20]
 8002c40:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002c42:	697b      	ldr	r3, [r7, #20]
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	430a      	orrs	r2, r1
 8002c48:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002c4a:	697b      	ldr	r3, [r7, #20]
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	4a90      	ldr	r2, [pc, #576]	@ (8002e90 <UART_SetConfig+0x2e0>)
 8002c50:	4293      	cmp	r3, r2
 8002c52:	d125      	bne.n	8002ca0 <UART_SetConfig+0xf0>
 8002c54:	4b8f      	ldr	r3, [pc, #572]	@ (8002e94 <UART_SetConfig+0x2e4>)
 8002c56:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002c5a:	f003 0303 	and.w	r3, r3, #3
 8002c5e:	2b03      	cmp	r3, #3
 8002c60:	d81a      	bhi.n	8002c98 <UART_SetConfig+0xe8>
 8002c62:	a201      	add	r2, pc, #4	@ (adr r2, 8002c68 <UART_SetConfig+0xb8>)
 8002c64:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002c68:	08002c79 	.word	0x08002c79
 8002c6c:	08002c89 	.word	0x08002c89
 8002c70:	08002c81 	.word	0x08002c81
 8002c74:	08002c91 	.word	0x08002c91
 8002c78:	2301      	movs	r3, #1
 8002c7a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002c7e:	e116      	b.n	8002eae <UART_SetConfig+0x2fe>
 8002c80:	2302      	movs	r3, #2
 8002c82:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002c86:	e112      	b.n	8002eae <UART_SetConfig+0x2fe>
 8002c88:	2304      	movs	r3, #4
 8002c8a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002c8e:	e10e      	b.n	8002eae <UART_SetConfig+0x2fe>
 8002c90:	2308      	movs	r3, #8
 8002c92:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002c96:	e10a      	b.n	8002eae <UART_SetConfig+0x2fe>
 8002c98:	2310      	movs	r3, #16
 8002c9a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002c9e:	e106      	b.n	8002eae <UART_SetConfig+0x2fe>
 8002ca0:	697b      	ldr	r3, [r7, #20]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	4a7c      	ldr	r2, [pc, #496]	@ (8002e98 <UART_SetConfig+0x2e8>)
 8002ca6:	4293      	cmp	r3, r2
 8002ca8:	d138      	bne.n	8002d1c <UART_SetConfig+0x16c>
 8002caa:	4b7a      	ldr	r3, [pc, #488]	@ (8002e94 <UART_SetConfig+0x2e4>)
 8002cac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002cb0:	f003 030c 	and.w	r3, r3, #12
 8002cb4:	2b0c      	cmp	r3, #12
 8002cb6:	d82d      	bhi.n	8002d14 <UART_SetConfig+0x164>
 8002cb8:	a201      	add	r2, pc, #4	@ (adr r2, 8002cc0 <UART_SetConfig+0x110>)
 8002cba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002cbe:	bf00      	nop
 8002cc0:	08002cf5 	.word	0x08002cf5
 8002cc4:	08002d15 	.word	0x08002d15
 8002cc8:	08002d15 	.word	0x08002d15
 8002ccc:	08002d15 	.word	0x08002d15
 8002cd0:	08002d05 	.word	0x08002d05
 8002cd4:	08002d15 	.word	0x08002d15
 8002cd8:	08002d15 	.word	0x08002d15
 8002cdc:	08002d15 	.word	0x08002d15
 8002ce0:	08002cfd 	.word	0x08002cfd
 8002ce4:	08002d15 	.word	0x08002d15
 8002ce8:	08002d15 	.word	0x08002d15
 8002cec:	08002d15 	.word	0x08002d15
 8002cf0:	08002d0d 	.word	0x08002d0d
 8002cf4:	2300      	movs	r3, #0
 8002cf6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002cfa:	e0d8      	b.n	8002eae <UART_SetConfig+0x2fe>
 8002cfc:	2302      	movs	r3, #2
 8002cfe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002d02:	e0d4      	b.n	8002eae <UART_SetConfig+0x2fe>
 8002d04:	2304      	movs	r3, #4
 8002d06:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002d0a:	e0d0      	b.n	8002eae <UART_SetConfig+0x2fe>
 8002d0c:	2308      	movs	r3, #8
 8002d0e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002d12:	e0cc      	b.n	8002eae <UART_SetConfig+0x2fe>
 8002d14:	2310      	movs	r3, #16
 8002d16:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002d1a:	e0c8      	b.n	8002eae <UART_SetConfig+0x2fe>
 8002d1c:	697b      	ldr	r3, [r7, #20]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	4a5e      	ldr	r2, [pc, #376]	@ (8002e9c <UART_SetConfig+0x2ec>)
 8002d22:	4293      	cmp	r3, r2
 8002d24:	d125      	bne.n	8002d72 <UART_SetConfig+0x1c2>
 8002d26:	4b5b      	ldr	r3, [pc, #364]	@ (8002e94 <UART_SetConfig+0x2e4>)
 8002d28:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002d2c:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8002d30:	2b30      	cmp	r3, #48	@ 0x30
 8002d32:	d016      	beq.n	8002d62 <UART_SetConfig+0x1b2>
 8002d34:	2b30      	cmp	r3, #48	@ 0x30
 8002d36:	d818      	bhi.n	8002d6a <UART_SetConfig+0x1ba>
 8002d38:	2b20      	cmp	r3, #32
 8002d3a:	d00a      	beq.n	8002d52 <UART_SetConfig+0x1a2>
 8002d3c:	2b20      	cmp	r3, #32
 8002d3e:	d814      	bhi.n	8002d6a <UART_SetConfig+0x1ba>
 8002d40:	2b00      	cmp	r3, #0
 8002d42:	d002      	beq.n	8002d4a <UART_SetConfig+0x19a>
 8002d44:	2b10      	cmp	r3, #16
 8002d46:	d008      	beq.n	8002d5a <UART_SetConfig+0x1aa>
 8002d48:	e00f      	b.n	8002d6a <UART_SetConfig+0x1ba>
 8002d4a:	2300      	movs	r3, #0
 8002d4c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002d50:	e0ad      	b.n	8002eae <UART_SetConfig+0x2fe>
 8002d52:	2302      	movs	r3, #2
 8002d54:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002d58:	e0a9      	b.n	8002eae <UART_SetConfig+0x2fe>
 8002d5a:	2304      	movs	r3, #4
 8002d5c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002d60:	e0a5      	b.n	8002eae <UART_SetConfig+0x2fe>
 8002d62:	2308      	movs	r3, #8
 8002d64:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002d68:	e0a1      	b.n	8002eae <UART_SetConfig+0x2fe>
 8002d6a:	2310      	movs	r3, #16
 8002d6c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002d70:	e09d      	b.n	8002eae <UART_SetConfig+0x2fe>
 8002d72:	697b      	ldr	r3, [r7, #20]
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	4a4a      	ldr	r2, [pc, #296]	@ (8002ea0 <UART_SetConfig+0x2f0>)
 8002d78:	4293      	cmp	r3, r2
 8002d7a:	d125      	bne.n	8002dc8 <UART_SetConfig+0x218>
 8002d7c:	4b45      	ldr	r3, [pc, #276]	@ (8002e94 <UART_SetConfig+0x2e4>)
 8002d7e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002d82:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8002d86:	2bc0      	cmp	r3, #192	@ 0xc0
 8002d88:	d016      	beq.n	8002db8 <UART_SetConfig+0x208>
 8002d8a:	2bc0      	cmp	r3, #192	@ 0xc0
 8002d8c:	d818      	bhi.n	8002dc0 <UART_SetConfig+0x210>
 8002d8e:	2b80      	cmp	r3, #128	@ 0x80
 8002d90:	d00a      	beq.n	8002da8 <UART_SetConfig+0x1f8>
 8002d92:	2b80      	cmp	r3, #128	@ 0x80
 8002d94:	d814      	bhi.n	8002dc0 <UART_SetConfig+0x210>
 8002d96:	2b00      	cmp	r3, #0
 8002d98:	d002      	beq.n	8002da0 <UART_SetConfig+0x1f0>
 8002d9a:	2b40      	cmp	r3, #64	@ 0x40
 8002d9c:	d008      	beq.n	8002db0 <UART_SetConfig+0x200>
 8002d9e:	e00f      	b.n	8002dc0 <UART_SetConfig+0x210>
 8002da0:	2300      	movs	r3, #0
 8002da2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002da6:	e082      	b.n	8002eae <UART_SetConfig+0x2fe>
 8002da8:	2302      	movs	r3, #2
 8002daa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002dae:	e07e      	b.n	8002eae <UART_SetConfig+0x2fe>
 8002db0:	2304      	movs	r3, #4
 8002db2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002db6:	e07a      	b.n	8002eae <UART_SetConfig+0x2fe>
 8002db8:	2308      	movs	r3, #8
 8002dba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002dbe:	e076      	b.n	8002eae <UART_SetConfig+0x2fe>
 8002dc0:	2310      	movs	r3, #16
 8002dc2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002dc6:	e072      	b.n	8002eae <UART_SetConfig+0x2fe>
 8002dc8:	697b      	ldr	r3, [r7, #20]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	4a35      	ldr	r2, [pc, #212]	@ (8002ea4 <UART_SetConfig+0x2f4>)
 8002dce:	4293      	cmp	r3, r2
 8002dd0:	d12a      	bne.n	8002e28 <UART_SetConfig+0x278>
 8002dd2:	4b30      	ldr	r3, [pc, #192]	@ (8002e94 <UART_SetConfig+0x2e4>)
 8002dd4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002dd8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002ddc:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8002de0:	d01a      	beq.n	8002e18 <UART_SetConfig+0x268>
 8002de2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8002de6:	d81b      	bhi.n	8002e20 <UART_SetConfig+0x270>
 8002de8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002dec:	d00c      	beq.n	8002e08 <UART_SetConfig+0x258>
 8002dee:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002df2:	d815      	bhi.n	8002e20 <UART_SetConfig+0x270>
 8002df4:	2b00      	cmp	r3, #0
 8002df6:	d003      	beq.n	8002e00 <UART_SetConfig+0x250>
 8002df8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002dfc:	d008      	beq.n	8002e10 <UART_SetConfig+0x260>
 8002dfe:	e00f      	b.n	8002e20 <UART_SetConfig+0x270>
 8002e00:	2300      	movs	r3, #0
 8002e02:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002e06:	e052      	b.n	8002eae <UART_SetConfig+0x2fe>
 8002e08:	2302      	movs	r3, #2
 8002e0a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002e0e:	e04e      	b.n	8002eae <UART_SetConfig+0x2fe>
 8002e10:	2304      	movs	r3, #4
 8002e12:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002e16:	e04a      	b.n	8002eae <UART_SetConfig+0x2fe>
 8002e18:	2308      	movs	r3, #8
 8002e1a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002e1e:	e046      	b.n	8002eae <UART_SetConfig+0x2fe>
 8002e20:	2310      	movs	r3, #16
 8002e22:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002e26:	e042      	b.n	8002eae <UART_SetConfig+0x2fe>
 8002e28:	697b      	ldr	r3, [r7, #20]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	4a17      	ldr	r2, [pc, #92]	@ (8002e8c <UART_SetConfig+0x2dc>)
 8002e2e:	4293      	cmp	r3, r2
 8002e30:	d13a      	bne.n	8002ea8 <UART_SetConfig+0x2f8>
 8002e32:	4b18      	ldr	r3, [pc, #96]	@ (8002e94 <UART_SetConfig+0x2e4>)
 8002e34:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002e38:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8002e3c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8002e40:	d01a      	beq.n	8002e78 <UART_SetConfig+0x2c8>
 8002e42:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8002e46:	d81b      	bhi.n	8002e80 <UART_SetConfig+0x2d0>
 8002e48:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002e4c:	d00c      	beq.n	8002e68 <UART_SetConfig+0x2b8>
 8002e4e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002e52:	d815      	bhi.n	8002e80 <UART_SetConfig+0x2d0>
 8002e54:	2b00      	cmp	r3, #0
 8002e56:	d003      	beq.n	8002e60 <UART_SetConfig+0x2b0>
 8002e58:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002e5c:	d008      	beq.n	8002e70 <UART_SetConfig+0x2c0>
 8002e5e:	e00f      	b.n	8002e80 <UART_SetConfig+0x2d0>
 8002e60:	2300      	movs	r3, #0
 8002e62:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002e66:	e022      	b.n	8002eae <UART_SetConfig+0x2fe>
 8002e68:	2302      	movs	r3, #2
 8002e6a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002e6e:	e01e      	b.n	8002eae <UART_SetConfig+0x2fe>
 8002e70:	2304      	movs	r3, #4
 8002e72:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002e76:	e01a      	b.n	8002eae <UART_SetConfig+0x2fe>
 8002e78:	2308      	movs	r3, #8
 8002e7a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002e7e:	e016      	b.n	8002eae <UART_SetConfig+0x2fe>
 8002e80:	2310      	movs	r3, #16
 8002e82:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002e86:	e012      	b.n	8002eae <UART_SetConfig+0x2fe>
 8002e88:	cfff69f3 	.word	0xcfff69f3
 8002e8c:	40008000 	.word	0x40008000
 8002e90:	40013800 	.word	0x40013800
 8002e94:	40021000 	.word	0x40021000
 8002e98:	40004400 	.word	0x40004400
 8002e9c:	40004800 	.word	0x40004800
 8002ea0:	40004c00 	.word	0x40004c00
 8002ea4:	40005000 	.word	0x40005000
 8002ea8:	2310      	movs	r3, #16
 8002eaa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8002eae:	697b      	ldr	r3, [r7, #20]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	4aae      	ldr	r2, [pc, #696]	@ (800316c <UART_SetConfig+0x5bc>)
 8002eb4:	4293      	cmp	r3, r2
 8002eb6:	f040 8097 	bne.w	8002fe8 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8002eba:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8002ebe:	2b08      	cmp	r3, #8
 8002ec0:	d823      	bhi.n	8002f0a <UART_SetConfig+0x35a>
 8002ec2:	a201      	add	r2, pc, #4	@ (adr r2, 8002ec8 <UART_SetConfig+0x318>)
 8002ec4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002ec8:	08002eed 	.word	0x08002eed
 8002ecc:	08002f0b 	.word	0x08002f0b
 8002ed0:	08002ef5 	.word	0x08002ef5
 8002ed4:	08002f0b 	.word	0x08002f0b
 8002ed8:	08002efb 	.word	0x08002efb
 8002edc:	08002f0b 	.word	0x08002f0b
 8002ee0:	08002f0b 	.word	0x08002f0b
 8002ee4:	08002f0b 	.word	0x08002f0b
 8002ee8:	08002f03 	.word	0x08002f03
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002eec:	f7ff f80c 	bl	8001f08 <HAL_RCC_GetPCLK1Freq>
 8002ef0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8002ef2:	e010      	b.n	8002f16 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002ef4:	4b9e      	ldr	r3, [pc, #632]	@ (8003170 <UART_SetConfig+0x5c0>)
 8002ef6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8002ef8:	e00d      	b.n	8002f16 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002efa:	f7fe ff6d 	bl	8001dd8 <HAL_RCC_GetSysClockFreq>
 8002efe:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8002f00:	e009      	b.n	8002f16 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002f02:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002f06:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8002f08:	e005      	b.n	8002f16 <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 8002f0a:	2300      	movs	r3, #0
 8002f0c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8002f0e:	2301      	movs	r3, #1
 8002f10:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8002f14:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8002f16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f18:	2b00      	cmp	r3, #0
 8002f1a:	f000 8130 	beq.w	800317e <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8002f1e:	697b      	ldr	r3, [r7, #20]
 8002f20:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f22:	4a94      	ldr	r2, [pc, #592]	@ (8003174 <UART_SetConfig+0x5c4>)
 8002f24:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002f28:	461a      	mov	r2, r3
 8002f2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f2c:	fbb3 f3f2 	udiv	r3, r3, r2
 8002f30:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8002f32:	697b      	ldr	r3, [r7, #20]
 8002f34:	685a      	ldr	r2, [r3, #4]
 8002f36:	4613      	mov	r3, r2
 8002f38:	005b      	lsls	r3, r3, #1
 8002f3a:	4413      	add	r3, r2
 8002f3c:	69ba      	ldr	r2, [r7, #24]
 8002f3e:	429a      	cmp	r2, r3
 8002f40:	d305      	bcc.n	8002f4e <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8002f42:	697b      	ldr	r3, [r7, #20]
 8002f44:	685b      	ldr	r3, [r3, #4]
 8002f46:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8002f48:	69ba      	ldr	r2, [r7, #24]
 8002f4a:	429a      	cmp	r2, r3
 8002f4c:	d903      	bls.n	8002f56 <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 8002f4e:	2301      	movs	r3, #1
 8002f50:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8002f54:	e113      	b.n	800317e <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8002f56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f58:	2200      	movs	r2, #0
 8002f5a:	60bb      	str	r3, [r7, #8]
 8002f5c:	60fa      	str	r2, [r7, #12]
 8002f5e:	697b      	ldr	r3, [r7, #20]
 8002f60:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f62:	4a84      	ldr	r2, [pc, #528]	@ (8003174 <UART_SetConfig+0x5c4>)
 8002f64:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002f68:	b29b      	uxth	r3, r3
 8002f6a:	2200      	movs	r2, #0
 8002f6c:	603b      	str	r3, [r7, #0]
 8002f6e:	607a      	str	r2, [r7, #4]
 8002f70:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002f74:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8002f78:	f7fd f940 	bl	80001fc <__aeabi_uldivmod>
 8002f7c:	4602      	mov	r2, r0
 8002f7e:	460b      	mov	r3, r1
 8002f80:	4610      	mov	r0, r2
 8002f82:	4619      	mov	r1, r3
 8002f84:	f04f 0200 	mov.w	r2, #0
 8002f88:	f04f 0300 	mov.w	r3, #0
 8002f8c:	020b      	lsls	r3, r1, #8
 8002f8e:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8002f92:	0202      	lsls	r2, r0, #8
 8002f94:	6979      	ldr	r1, [r7, #20]
 8002f96:	6849      	ldr	r1, [r1, #4]
 8002f98:	0849      	lsrs	r1, r1, #1
 8002f9a:	2000      	movs	r0, #0
 8002f9c:	460c      	mov	r4, r1
 8002f9e:	4605      	mov	r5, r0
 8002fa0:	eb12 0804 	adds.w	r8, r2, r4
 8002fa4:	eb43 0905 	adc.w	r9, r3, r5
 8002fa8:	697b      	ldr	r3, [r7, #20]
 8002faa:	685b      	ldr	r3, [r3, #4]
 8002fac:	2200      	movs	r2, #0
 8002fae:	469a      	mov	sl, r3
 8002fb0:	4693      	mov	fp, r2
 8002fb2:	4652      	mov	r2, sl
 8002fb4:	465b      	mov	r3, fp
 8002fb6:	4640      	mov	r0, r8
 8002fb8:	4649      	mov	r1, r9
 8002fba:	f7fd f91f 	bl	80001fc <__aeabi_uldivmod>
 8002fbe:	4602      	mov	r2, r0
 8002fc0:	460b      	mov	r3, r1
 8002fc2:	4613      	mov	r3, r2
 8002fc4:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8002fc6:	6a3b      	ldr	r3, [r7, #32]
 8002fc8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8002fcc:	d308      	bcc.n	8002fe0 <UART_SetConfig+0x430>
 8002fce:	6a3b      	ldr	r3, [r7, #32]
 8002fd0:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002fd4:	d204      	bcs.n	8002fe0 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 8002fd6:	697b      	ldr	r3, [r7, #20]
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	6a3a      	ldr	r2, [r7, #32]
 8002fdc:	60da      	str	r2, [r3, #12]
 8002fde:	e0ce      	b.n	800317e <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8002fe0:	2301      	movs	r3, #1
 8002fe2:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8002fe6:	e0ca      	b.n	800317e <UART_SetConfig+0x5ce>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002fe8:	697b      	ldr	r3, [r7, #20]
 8002fea:	69db      	ldr	r3, [r3, #28]
 8002fec:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002ff0:	d166      	bne.n	80030c0 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 8002ff2:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8002ff6:	2b08      	cmp	r3, #8
 8002ff8:	d827      	bhi.n	800304a <UART_SetConfig+0x49a>
 8002ffa:	a201      	add	r2, pc, #4	@ (adr r2, 8003000 <UART_SetConfig+0x450>)
 8002ffc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003000:	08003025 	.word	0x08003025
 8003004:	0800302d 	.word	0x0800302d
 8003008:	08003035 	.word	0x08003035
 800300c:	0800304b 	.word	0x0800304b
 8003010:	0800303b 	.word	0x0800303b
 8003014:	0800304b 	.word	0x0800304b
 8003018:	0800304b 	.word	0x0800304b
 800301c:	0800304b 	.word	0x0800304b
 8003020:	08003043 	.word	0x08003043
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003024:	f7fe ff70 	bl	8001f08 <HAL_RCC_GetPCLK1Freq>
 8003028:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800302a:	e014      	b.n	8003056 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800302c:	f7fe ff82 	bl	8001f34 <HAL_RCC_GetPCLK2Freq>
 8003030:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8003032:	e010      	b.n	8003056 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003034:	4b4e      	ldr	r3, [pc, #312]	@ (8003170 <UART_SetConfig+0x5c0>)
 8003036:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8003038:	e00d      	b.n	8003056 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800303a:	f7fe fecd 	bl	8001dd8 <HAL_RCC_GetSysClockFreq>
 800303e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8003040:	e009      	b.n	8003056 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003042:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003046:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8003048:	e005      	b.n	8003056 <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 800304a:	2300      	movs	r3, #0
 800304c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800304e:	2301      	movs	r3, #1
 8003050:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8003054:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003056:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003058:	2b00      	cmp	r3, #0
 800305a:	f000 8090 	beq.w	800317e <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800305e:	697b      	ldr	r3, [r7, #20]
 8003060:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003062:	4a44      	ldr	r2, [pc, #272]	@ (8003174 <UART_SetConfig+0x5c4>)
 8003064:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003068:	461a      	mov	r2, r3
 800306a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800306c:	fbb3 f3f2 	udiv	r3, r3, r2
 8003070:	005a      	lsls	r2, r3, #1
 8003072:	697b      	ldr	r3, [r7, #20]
 8003074:	685b      	ldr	r3, [r3, #4]
 8003076:	085b      	lsrs	r3, r3, #1
 8003078:	441a      	add	r2, r3
 800307a:	697b      	ldr	r3, [r7, #20]
 800307c:	685b      	ldr	r3, [r3, #4]
 800307e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003082:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003084:	6a3b      	ldr	r3, [r7, #32]
 8003086:	2b0f      	cmp	r3, #15
 8003088:	d916      	bls.n	80030b8 <UART_SetConfig+0x508>
 800308a:	6a3b      	ldr	r3, [r7, #32]
 800308c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003090:	d212      	bcs.n	80030b8 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003092:	6a3b      	ldr	r3, [r7, #32]
 8003094:	b29b      	uxth	r3, r3
 8003096:	f023 030f 	bic.w	r3, r3, #15
 800309a:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800309c:	6a3b      	ldr	r3, [r7, #32]
 800309e:	085b      	lsrs	r3, r3, #1
 80030a0:	b29b      	uxth	r3, r3
 80030a2:	f003 0307 	and.w	r3, r3, #7
 80030a6:	b29a      	uxth	r2, r3
 80030a8:	8bfb      	ldrh	r3, [r7, #30]
 80030aa:	4313      	orrs	r3, r2
 80030ac:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 80030ae:	697b      	ldr	r3, [r7, #20]
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	8bfa      	ldrh	r2, [r7, #30]
 80030b4:	60da      	str	r2, [r3, #12]
 80030b6:	e062      	b.n	800317e <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 80030b8:	2301      	movs	r3, #1
 80030ba:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80030be:	e05e      	b.n	800317e <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 80030c0:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80030c4:	2b08      	cmp	r3, #8
 80030c6:	d828      	bhi.n	800311a <UART_SetConfig+0x56a>
 80030c8:	a201      	add	r2, pc, #4	@ (adr r2, 80030d0 <UART_SetConfig+0x520>)
 80030ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80030ce:	bf00      	nop
 80030d0:	080030f5 	.word	0x080030f5
 80030d4:	080030fd 	.word	0x080030fd
 80030d8:	08003105 	.word	0x08003105
 80030dc:	0800311b 	.word	0x0800311b
 80030e0:	0800310b 	.word	0x0800310b
 80030e4:	0800311b 	.word	0x0800311b
 80030e8:	0800311b 	.word	0x0800311b
 80030ec:	0800311b 	.word	0x0800311b
 80030f0:	08003113 	.word	0x08003113
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80030f4:	f7fe ff08 	bl	8001f08 <HAL_RCC_GetPCLK1Freq>
 80030f8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80030fa:	e014      	b.n	8003126 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80030fc:	f7fe ff1a 	bl	8001f34 <HAL_RCC_GetPCLK2Freq>
 8003100:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8003102:	e010      	b.n	8003126 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003104:	4b1a      	ldr	r3, [pc, #104]	@ (8003170 <UART_SetConfig+0x5c0>)
 8003106:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8003108:	e00d      	b.n	8003126 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800310a:	f7fe fe65 	bl	8001dd8 <HAL_RCC_GetSysClockFreq>
 800310e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8003110:	e009      	b.n	8003126 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003112:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003116:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8003118:	e005      	b.n	8003126 <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 800311a:	2300      	movs	r3, #0
 800311c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800311e:	2301      	movs	r3, #1
 8003120:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8003124:	bf00      	nop
    }

    if (pclk != 0U)
 8003126:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003128:	2b00      	cmp	r3, #0
 800312a:	d028      	beq.n	800317e <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800312c:	697b      	ldr	r3, [r7, #20]
 800312e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003130:	4a10      	ldr	r2, [pc, #64]	@ (8003174 <UART_SetConfig+0x5c4>)
 8003132:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003136:	461a      	mov	r2, r3
 8003138:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800313a:	fbb3 f2f2 	udiv	r2, r3, r2
 800313e:	697b      	ldr	r3, [r7, #20]
 8003140:	685b      	ldr	r3, [r3, #4]
 8003142:	085b      	lsrs	r3, r3, #1
 8003144:	441a      	add	r2, r3
 8003146:	697b      	ldr	r3, [r7, #20]
 8003148:	685b      	ldr	r3, [r3, #4]
 800314a:	fbb2 f3f3 	udiv	r3, r2, r3
 800314e:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003150:	6a3b      	ldr	r3, [r7, #32]
 8003152:	2b0f      	cmp	r3, #15
 8003154:	d910      	bls.n	8003178 <UART_SetConfig+0x5c8>
 8003156:	6a3b      	ldr	r3, [r7, #32]
 8003158:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800315c:	d20c      	bcs.n	8003178 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800315e:	6a3b      	ldr	r3, [r7, #32]
 8003160:	b29a      	uxth	r2, r3
 8003162:	697b      	ldr	r3, [r7, #20]
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	60da      	str	r2, [r3, #12]
 8003168:	e009      	b.n	800317e <UART_SetConfig+0x5ce>
 800316a:	bf00      	nop
 800316c:	40008000 	.word	0x40008000
 8003170:	00f42400 	.word	0x00f42400
 8003174:	080038a4 	.word	0x080038a4
      }
      else
      {
        ret = HAL_ERROR;
 8003178:	2301      	movs	r3, #1
 800317a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
    }
  }

#if defined(USART_CR1_FIFOEN)
  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800317e:	697b      	ldr	r3, [r7, #20]
 8003180:	2201      	movs	r2, #1
 8003182:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8003186:	697b      	ldr	r3, [r7, #20]
 8003188:	2201      	movs	r2, #1
 800318a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800318e:	697b      	ldr	r3, [r7, #20]
 8003190:	2200      	movs	r2, #0
 8003192:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8003194:	697b      	ldr	r3, [r7, #20]
 8003196:	2200      	movs	r2, #0
 8003198:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800319a:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 800319e:	4618      	mov	r0, r3
 80031a0:	3730      	adds	r7, #48	@ 0x30
 80031a2:	46bd      	mov	sp, r7
 80031a4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

080031a8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80031a8:	b480      	push	{r7}
 80031aa:	b083      	sub	sp, #12
 80031ac:	af00      	add	r7, sp, #0
 80031ae:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80031b4:	f003 0308 	and.w	r3, r3, #8
 80031b8:	2b00      	cmp	r3, #0
 80031ba:	d00a      	beq.n	80031d2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	685b      	ldr	r3, [r3, #4]
 80031c2:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	430a      	orrs	r2, r1
 80031d0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80031d6:	f003 0301 	and.w	r3, r3, #1
 80031da:	2b00      	cmp	r3, #0
 80031dc:	d00a      	beq.n	80031f4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	685b      	ldr	r3, [r3, #4]
 80031e4:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	430a      	orrs	r2, r1
 80031f2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80031f8:	f003 0302 	and.w	r3, r3, #2
 80031fc:	2b00      	cmp	r3, #0
 80031fe:	d00a      	beq.n	8003216 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	685b      	ldr	r3, [r3, #4]
 8003206:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	430a      	orrs	r2, r1
 8003214:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800321a:	f003 0304 	and.w	r3, r3, #4
 800321e:	2b00      	cmp	r3, #0
 8003220:	d00a      	beq.n	8003238 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	685b      	ldr	r3, [r3, #4]
 8003228:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	430a      	orrs	r2, r1
 8003236:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800323c:	f003 0310 	and.w	r3, r3, #16
 8003240:	2b00      	cmp	r3, #0
 8003242:	d00a      	beq.n	800325a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	689b      	ldr	r3, [r3, #8]
 800324a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	430a      	orrs	r2, r1
 8003258:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800325e:	f003 0320 	and.w	r3, r3, #32
 8003262:	2b00      	cmp	r3, #0
 8003264:	d00a      	beq.n	800327c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	689b      	ldr	r3, [r3, #8]
 800326c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	430a      	orrs	r2, r1
 800327a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003280:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003284:	2b00      	cmp	r3, #0
 8003286:	d01a      	beq.n	80032be <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	685b      	ldr	r3, [r3, #4]
 800328e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	430a      	orrs	r2, r1
 800329c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80032a2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80032a6:	d10a      	bne.n	80032be <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	685b      	ldr	r3, [r3, #4]
 80032ae:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	430a      	orrs	r2, r1
 80032bc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80032c2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	d00a      	beq.n	80032e0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	685b      	ldr	r3, [r3, #4]
 80032d0:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	430a      	orrs	r2, r1
 80032de:	605a      	str	r2, [r3, #4]
  }
}
 80032e0:	bf00      	nop
 80032e2:	370c      	adds	r7, #12
 80032e4:	46bd      	mov	sp, r7
 80032e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032ea:	4770      	bx	lr

080032ec <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80032ec:	b580      	push	{r7, lr}
 80032ee:	b098      	sub	sp, #96	@ 0x60
 80032f0:	af02      	add	r7, sp, #8
 80032f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	2200      	movs	r2, #0
 80032f8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80032fc:	f7fd fc84 	bl	8000c08 <HAL_GetTick>
 8003300:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	f003 0308 	and.w	r3, r3, #8
 800330c:	2b08      	cmp	r3, #8
 800330e:	d12f      	bne.n	8003370 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003310:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8003314:	9300      	str	r3, [sp, #0]
 8003316:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003318:	2200      	movs	r2, #0
 800331a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800331e:	6878      	ldr	r0, [r7, #4]
 8003320:	f000 f88e 	bl	8003440 <UART_WaitOnFlagUntilTimeout>
 8003324:	4603      	mov	r3, r0
 8003326:	2b00      	cmp	r3, #0
 8003328:	d022      	beq.n	8003370 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003330:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003332:	e853 3f00 	ldrex	r3, [r3]
 8003336:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8003338:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800333a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800333e:	653b      	str	r3, [r7, #80]	@ 0x50
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	461a      	mov	r2, r3
 8003346:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003348:	647b      	str	r3, [r7, #68]	@ 0x44
 800334a:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800334c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800334e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003350:	e841 2300 	strex	r3, r2, [r1]
 8003354:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8003356:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003358:	2b00      	cmp	r3, #0
 800335a:	d1e6      	bne.n	800332a <UART_CheckIdleState+0x3e>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	2220      	movs	r2, #32
 8003360:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	2200      	movs	r2, #0
 8003368:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800336c:	2303      	movs	r3, #3
 800336e:	e063      	b.n	8003438 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	f003 0304 	and.w	r3, r3, #4
 800337a:	2b04      	cmp	r3, #4
 800337c:	d149      	bne.n	8003412 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800337e:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8003382:	9300      	str	r3, [sp, #0]
 8003384:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003386:	2200      	movs	r2, #0
 8003388:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800338c:	6878      	ldr	r0, [r7, #4]
 800338e:	f000 f857 	bl	8003440 <UART_WaitOnFlagUntilTimeout>
 8003392:	4603      	mov	r3, r0
 8003394:	2b00      	cmp	r3, #0
 8003396:	d03c      	beq.n	8003412 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800339e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033a0:	e853 3f00 	ldrex	r3, [r3]
 80033a4:	623b      	str	r3, [r7, #32]
   return(result);
 80033a6:	6a3b      	ldr	r3, [r7, #32]
 80033a8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80033ac:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	461a      	mov	r2, r3
 80033b4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80033b6:	633b      	str	r3, [r7, #48]	@ 0x30
 80033b8:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80033ba:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80033bc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80033be:	e841 2300 	strex	r3, r2, [r1]
 80033c2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80033c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80033c6:	2b00      	cmp	r3, #0
 80033c8:	d1e6      	bne.n	8003398 <UART_CheckIdleState+0xac>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	3308      	adds	r3, #8
 80033d0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80033d2:	693b      	ldr	r3, [r7, #16]
 80033d4:	e853 3f00 	ldrex	r3, [r3]
 80033d8:	60fb      	str	r3, [r7, #12]
   return(result);
 80033da:	68fb      	ldr	r3, [r7, #12]
 80033dc:	f023 0301 	bic.w	r3, r3, #1
 80033e0:	64bb      	str	r3, [r7, #72]	@ 0x48
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	3308      	adds	r3, #8
 80033e8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80033ea:	61fa      	str	r2, [r7, #28]
 80033ec:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80033ee:	69b9      	ldr	r1, [r7, #24]
 80033f0:	69fa      	ldr	r2, [r7, #28]
 80033f2:	e841 2300 	strex	r3, r2, [r1]
 80033f6:	617b      	str	r3, [r7, #20]
   return(result);
 80033f8:	697b      	ldr	r3, [r7, #20]
 80033fa:	2b00      	cmp	r3, #0
 80033fc:	d1e5      	bne.n	80033ca <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	2220      	movs	r2, #32
 8003402:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	2200      	movs	r2, #0
 800340a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800340e:	2303      	movs	r3, #3
 8003410:	e012      	b.n	8003438 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	2220      	movs	r2, #32
 8003416:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	2220      	movs	r2, #32
 800341e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	2200      	movs	r2, #0
 8003426:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	2200      	movs	r2, #0
 800342c:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	2200      	movs	r2, #0
 8003432:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8003436:	2300      	movs	r3, #0
}
 8003438:	4618      	mov	r0, r3
 800343a:	3758      	adds	r7, #88	@ 0x58
 800343c:	46bd      	mov	sp, r7
 800343e:	bd80      	pop	{r7, pc}

08003440 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003440:	b580      	push	{r7, lr}
 8003442:	b084      	sub	sp, #16
 8003444:	af00      	add	r7, sp, #0
 8003446:	60f8      	str	r0, [r7, #12]
 8003448:	60b9      	str	r1, [r7, #8]
 800344a:	603b      	str	r3, [r7, #0]
 800344c:	4613      	mov	r3, r2
 800344e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003450:	e04f      	b.n	80034f2 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003452:	69bb      	ldr	r3, [r7, #24]
 8003454:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003458:	d04b      	beq.n	80034f2 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800345a:	f7fd fbd5 	bl	8000c08 <HAL_GetTick>
 800345e:	4602      	mov	r2, r0
 8003460:	683b      	ldr	r3, [r7, #0]
 8003462:	1ad3      	subs	r3, r2, r3
 8003464:	69ba      	ldr	r2, [r7, #24]
 8003466:	429a      	cmp	r2, r3
 8003468:	d302      	bcc.n	8003470 <UART_WaitOnFlagUntilTimeout+0x30>
 800346a:	69bb      	ldr	r3, [r7, #24]
 800346c:	2b00      	cmp	r3, #0
 800346e:	d101      	bne.n	8003474 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003470:	2303      	movs	r3, #3
 8003472:	e04e      	b.n	8003512 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003474:	68fb      	ldr	r3, [r7, #12]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	f003 0304 	and.w	r3, r3, #4
 800347e:	2b00      	cmp	r3, #0
 8003480:	d037      	beq.n	80034f2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8003482:	68bb      	ldr	r3, [r7, #8]
 8003484:	2b80      	cmp	r3, #128	@ 0x80
 8003486:	d034      	beq.n	80034f2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8003488:	68bb      	ldr	r3, [r7, #8]
 800348a:	2b40      	cmp	r3, #64	@ 0x40
 800348c:	d031      	beq.n	80034f2 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800348e:	68fb      	ldr	r3, [r7, #12]
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	69db      	ldr	r3, [r3, #28]
 8003494:	f003 0308 	and.w	r3, r3, #8
 8003498:	2b08      	cmp	r3, #8
 800349a:	d110      	bne.n	80034be <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800349c:	68fb      	ldr	r3, [r7, #12]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	2208      	movs	r2, #8
 80034a2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80034a4:	68f8      	ldr	r0, [r7, #12]
 80034a6:	f000 f838 	bl	800351a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80034aa:	68fb      	ldr	r3, [r7, #12]
 80034ac:	2208      	movs	r2, #8
 80034ae:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80034b2:	68fb      	ldr	r3, [r7, #12]
 80034b4:	2200      	movs	r2, #0
 80034b6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 80034ba:	2301      	movs	r3, #1
 80034bc:	e029      	b.n	8003512 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80034be:	68fb      	ldr	r3, [r7, #12]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	69db      	ldr	r3, [r3, #28]
 80034c4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80034c8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80034cc:	d111      	bne.n	80034f2 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80034d6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80034d8:	68f8      	ldr	r0, [r7, #12]
 80034da:	f000 f81e 	bl	800351a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80034de:	68fb      	ldr	r3, [r7, #12]
 80034e0:	2220      	movs	r2, #32
 80034e2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80034e6:	68fb      	ldr	r3, [r7, #12]
 80034e8:	2200      	movs	r2, #0
 80034ea:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 80034ee:	2303      	movs	r3, #3
 80034f0:	e00f      	b.n	8003512 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80034f2:	68fb      	ldr	r3, [r7, #12]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	69da      	ldr	r2, [r3, #28]
 80034f8:	68bb      	ldr	r3, [r7, #8]
 80034fa:	4013      	ands	r3, r2
 80034fc:	68ba      	ldr	r2, [r7, #8]
 80034fe:	429a      	cmp	r2, r3
 8003500:	bf0c      	ite	eq
 8003502:	2301      	moveq	r3, #1
 8003504:	2300      	movne	r3, #0
 8003506:	b2db      	uxtb	r3, r3
 8003508:	461a      	mov	r2, r3
 800350a:	79fb      	ldrb	r3, [r7, #7]
 800350c:	429a      	cmp	r2, r3
 800350e:	d0a0      	beq.n	8003452 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003510:	2300      	movs	r3, #0
}
 8003512:	4618      	mov	r0, r3
 8003514:	3710      	adds	r7, #16
 8003516:	46bd      	mov	sp, r7
 8003518:	bd80      	pop	{r7, pc}

0800351a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800351a:	b480      	push	{r7}
 800351c:	b095      	sub	sp, #84	@ 0x54
 800351e:	af00      	add	r7, sp, #0
 8003520:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003528:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800352a:	e853 3f00 	ldrex	r3, [r3]
 800352e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8003530:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003532:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003536:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	461a      	mov	r2, r3
 800353e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003540:	643b      	str	r3, [r7, #64]	@ 0x40
 8003542:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003544:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003546:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003548:	e841 2300 	strex	r3, r2, [r1]
 800354c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800354e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003550:	2b00      	cmp	r3, #0
 8003552:	d1e6      	bne.n	8003522 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	3308      	adds	r3, #8
 800355a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800355c:	6a3b      	ldr	r3, [r7, #32]
 800355e:	e853 3f00 	ldrex	r3, [r3]
 8003562:	61fb      	str	r3, [r7, #28]
   return(result);
 8003564:	69fb      	ldr	r3, [r7, #28]
 8003566:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800356a:	f023 0301 	bic.w	r3, r3, #1
 800356e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	3308      	adds	r3, #8
 8003576:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003578:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800357a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800357c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800357e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003580:	e841 2300 	strex	r3, r2, [r1]
 8003584:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003586:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003588:	2b00      	cmp	r3, #0
 800358a:	d1e3      	bne.n	8003554 <UART_EndRxTransfer+0x3a>
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003590:	2b01      	cmp	r3, #1
 8003592:	d118      	bne.n	80035c6 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800359a:	68fb      	ldr	r3, [r7, #12]
 800359c:	e853 3f00 	ldrex	r3, [r3]
 80035a0:	60bb      	str	r3, [r7, #8]
   return(result);
 80035a2:	68bb      	ldr	r3, [r7, #8]
 80035a4:	f023 0310 	bic.w	r3, r3, #16
 80035a8:	647b      	str	r3, [r7, #68]	@ 0x44
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	461a      	mov	r2, r3
 80035b0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80035b2:	61bb      	str	r3, [r7, #24]
 80035b4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80035b6:	6979      	ldr	r1, [r7, #20]
 80035b8:	69ba      	ldr	r2, [r7, #24]
 80035ba:	e841 2300 	strex	r3, r2, [r1]
 80035be:	613b      	str	r3, [r7, #16]
   return(result);
 80035c0:	693b      	ldr	r3, [r7, #16]
 80035c2:	2b00      	cmp	r3, #0
 80035c4:	d1e6      	bne.n	8003594 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	2220      	movs	r2, #32
 80035ca:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	2200      	movs	r2, #0
 80035d2:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	2200      	movs	r2, #0
 80035d8:	675a      	str	r2, [r3, #116]	@ 0x74
}
 80035da:	bf00      	nop
 80035dc:	3754      	adds	r7, #84	@ 0x54
 80035de:	46bd      	mov	sp, r7
 80035e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035e4:	4770      	bx	lr

080035e6 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80035e6:	b480      	push	{r7}
 80035e8:	b085      	sub	sp, #20
 80035ea:	af00      	add	r7, sp, #0
 80035ec:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80035f4:	2b01      	cmp	r3, #1
 80035f6:	d101      	bne.n	80035fc <HAL_UARTEx_DisableFifoMode+0x16>
 80035f8:	2302      	movs	r3, #2
 80035fa:	e027      	b.n	800364c <HAL_UARTEx_DisableFifoMode+0x66>
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	2201      	movs	r2, #1
 8003600:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	2224      	movs	r2, #36	@ 0x24
 8003608:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	681a      	ldr	r2, [r3, #0]
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	f022 0201 	bic.w	r2, r2, #1
 8003622:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8003624:	68fb      	ldr	r3, [r7, #12]
 8003626:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800362a:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	2200      	movs	r2, #0
 8003630:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	68fa      	ldr	r2, [r7, #12]
 8003638:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	2220      	movs	r2, #32
 800363e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	2200      	movs	r2, #0
 8003646:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800364a:	2300      	movs	r3, #0
}
 800364c:	4618      	mov	r0, r3
 800364e:	3714      	adds	r7, #20
 8003650:	46bd      	mov	sp, r7
 8003652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003656:	4770      	bx	lr

08003658 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8003658:	b580      	push	{r7, lr}
 800365a:	b084      	sub	sp, #16
 800365c:	af00      	add	r7, sp, #0
 800365e:	6078      	str	r0, [r7, #4]
 8003660:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8003668:	2b01      	cmp	r3, #1
 800366a:	d101      	bne.n	8003670 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800366c:	2302      	movs	r3, #2
 800366e:	e02d      	b.n	80036cc <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	2201      	movs	r2, #1
 8003674:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	2224      	movs	r2, #36	@ 0x24
 800367c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	681a      	ldr	r2, [r3, #0]
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	f022 0201 	bic.w	r2, r2, #1
 8003696:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	689b      	ldr	r3, [r3, #8]
 800369e:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	683a      	ldr	r2, [r7, #0]
 80036a8:	430a      	orrs	r2, r1
 80036aa:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80036ac:	6878      	ldr	r0, [r7, #4]
 80036ae:	f000 f84f 	bl	8003750 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	68fa      	ldr	r2, [r7, #12]
 80036b8:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	2220      	movs	r2, #32
 80036be:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	2200      	movs	r2, #0
 80036c6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80036ca:	2300      	movs	r3, #0
}
 80036cc:	4618      	mov	r0, r3
 80036ce:	3710      	adds	r7, #16
 80036d0:	46bd      	mov	sp, r7
 80036d2:	bd80      	pop	{r7, pc}

080036d4 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80036d4:	b580      	push	{r7, lr}
 80036d6:	b084      	sub	sp, #16
 80036d8:	af00      	add	r7, sp, #0
 80036da:	6078      	str	r0, [r7, #4]
 80036dc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80036e4:	2b01      	cmp	r3, #1
 80036e6:	d101      	bne.n	80036ec <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80036e8:	2302      	movs	r3, #2
 80036ea:	e02d      	b.n	8003748 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	2201      	movs	r2, #1
 80036f0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	2224      	movs	r2, #36	@ 0x24
 80036f8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	681a      	ldr	r2, [r3, #0]
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	f022 0201 	bic.w	r2, r2, #1
 8003712:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	689b      	ldr	r3, [r3, #8]
 800371a:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	683a      	ldr	r2, [r7, #0]
 8003724:	430a      	orrs	r2, r1
 8003726:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8003728:	6878      	ldr	r0, [r7, #4]
 800372a:	f000 f811 	bl	8003750 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	68fa      	ldr	r2, [r7, #12]
 8003734:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	2220      	movs	r2, #32
 800373a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	2200      	movs	r2, #0
 8003742:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8003746:	2300      	movs	r3, #0
}
 8003748:	4618      	mov	r0, r3
 800374a:	3710      	adds	r7, #16
 800374c:	46bd      	mov	sp, r7
 800374e:	bd80      	pop	{r7, pc}

08003750 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8003750:	b480      	push	{r7}
 8003752:	b085      	sub	sp, #20
 8003754:	af00      	add	r7, sp, #0
 8003756:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800375c:	2b00      	cmp	r3, #0
 800375e:	d108      	bne.n	8003772 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	2201      	movs	r2, #1
 8003764:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	2201      	movs	r2, #1
 800376c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8003770:	e031      	b.n	80037d6 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8003772:	2308      	movs	r3, #8
 8003774:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8003776:	2308      	movs	r3, #8
 8003778:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	689b      	ldr	r3, [r3, #8]
 8003780:	0e5b      	lsrs	r3, r3, #25
 8003782:	b2db      	uxtb	r3, r3
 8003784:	f003 0307 	and.w	r3, r3, #7
 8003788:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	689b      	ldr	r3, [r3, #8]
 8003790:	0f5b      	lsrs	r3, r3, #29
 8003792:	b2db      	uxtb	r3, r3
 8003794:	f003 0307 	and.w	r3, r3, #7
 8003798:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800379a:	7bbb      	ldrb	r3, [r7, #14]
 800379c:	7b3a      	ldrb	r2, [r7, #12]
 800379e:	4911      	ldr	r1, [pc, #68]	@ (80037e4 <UARTEx_SetNbDataToProcess+0x94>)
 80037a0:	5c8a      	ldrb	r2, [r1, r2]
 80037a2:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 80037a6:	7b3a      	ldrb	r2, [r7, #12]
 80037a8:	490f      	ldr	r1, [pc, #60]	@ (80037e8 <UARTEx_SetNbDataToProcess+0x98>)
 80037aa:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80037ac:	fb93 f3f2 	sdiv	r3, r3, r2
 80037b0:	b29a      	uxth	r2, r3
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80037b8:	7bfb      	ldrb	r3, [r7, #15]
 80037ba:	7b7a      	ldrb	r2, [r7, #13]
 80037bc:	4909      	ldr	r1, [pc, #36]	@ (80037e4 <UARTEx_SetNbDataToProcess+0x94>)
 80037be:	5c8a      	ldrb	r2, [r1, r2]
 80037c0:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 80037c4:	7b7a      	ldrb	r2, [r7, #13]
 80037c6:	4908      	ldr	r1, [pc, #32]	@ (80037e8 <UARTEx_SetNbDataToProcess+0x98>)
 80037c8:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80037ca:	fb93 f3f2 	sdiv	r3, r3, r2
 80037ce:	b29a      	uxth	r2, r3
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 80037d6:	bf00      	nop
 80037d8:	3714      	adds	r7, #20
 80037da:	46bd      	mov	sp, r7
 80037dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037e0:	4770      	bx	lr
 80037e2:	bf00      	nop
 80037e4:	080038bc 	.word	0x080038bc
 80037e8:	080038c4 	.word	0x080038c4

080037ec <memset>:
 80037ec:	4402      	add	r2, r0
 80037ee:	4603      	mov	r3, r0
 80037f0:	4293      	cmp	r3, r2
 80037f2:	d100      	bne.n	80037f6 <memset+0xa>
 80037f4:	4770      	bx	lr
 80037f6:	f803 1b01 	strb.w	r1, [r3], #1
 80037fa:	e7f9      	b.n	80037f0 <memset+0x4>

080037fc <__libc_init_array>:
 80037fc:	b570      	push	{r4, r5, r6, lr}
 80037fe:	4d0d      	ldr	r5, [pc, #52]	@ (8003834 <__libc_init_array+0x38>)
 8003800:	4c0d      	ldr	r4, [pc, #52]	@ (8003838 <__libc_init_array+0x3c>)
 8003802:	1b64      	subs	r4, r4, r5
 8003804:	10a4      	asrs	r4, r4, #2
 8003806:	2600      	movs	r6, #0
 8003808:	42a6      	cmp	r6, r4
 800380a:	d109      	bne.n	8003820 <__libc_init_array+0x24>
 800380c:	4d0b      	ldr	r5, [pc, #44]	@ (800383c <__libc_init_array+0x40>)
 800380e:	4c0c      	ldr	r4, [pc, #48]	@ (8003840 <__libc_init_array+0x44>)
 8003810:	f000 f818 	bl	8003844 <_init>
 8003814:	1b64      	subs	r4, r4, r5
 8003816:	10a4      	asrs	r4, r4, #2
 8003818:	2600      	movs	r6, #0
 800381a:	42a6      	cmp	r6, r4
 800381c:	d105      	bne.n	800382a <__libc_init_array+0x2e>
 800381e:	bd70      	pop	{r4, r5, r6, pc}
 8003820:	f855 3b04 	ldr.w	r3, [r5], #4
 8003824:	4798      	blx	r3
 8003826:	3601      	adds	r6, #1
 8003828:	e7ee      	b.n	8003808 <__libc_init_array+0xc>
 800382a:	f855 3b04 	ldr.w	r3, [r5], #4
 800382e:	4798      	blx	r3
 8003830:	3601      	adds	r6, #1
 8003832:	e7f2      	b.n	800381a <__libc_init_array+0x1e>
 8003834:	080038d4 	.word	0x080038d4
 8003838:	080038d4 	.word	0x080038d4
 800383c:	080038d4 	.word	0x080038d4
 8003840:	080038d8 	.word	0x080038d8

08003844 <_init>:
 8003844:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003846:	bf00      	nop
 8003848:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800384a:	bc08      	pop	{r3}
 800384c:	469e      	mov	lr, r3
 800384e:	4770      	bx	lr

08003850 <_fini>:
 8003850:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003852:	bf00      	nop
 8003854:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003856:	bc08      	pop	{r3}
 8003858:	469e      	mov	lr, r3
 800385a:	4770      	bx	lr
