// Seed: 3855387426
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  assign module_1.id_13 = 0;
endmodule
module module_1 #(
    parameter id_2 = 32'd12,
    parameter id_7 = 32'd7
) (
    output wor id_0,
    input wor id_1,
    input supply0 _id_2,
    input wire id_3,
    input supply1 id_4,
    input wand id_5,
    input wire id_6,
    input tri _id_7,
    input wor id_8,
    output uwire id_9,
    input wor id_10,
    input wire id_11,
    output tri0 id_12,
    input wand id_13,
    input wire id_14,
    input uwire id_15,
    output tri0 id_16,
    output wire id_17,
    input supply1 id_18
);
  assign id_16 = -1;
  parameter id_20 = 1 <= 1 - -1;
  logic [1 : id_7] id_21;
  wire id_22;
  module_0 modCall_1 (
      id_21,
      id_21
  );
  assign id_22 = id_18;
  always @* begin : LABEL_0
    if (1 == id_20[1 : id_2] | 1'b0 | 1) id_22 -= 1 - id_21 - id_3;
  end
endmodule
