
object.riscv:	file format elf32-littleriscv

Disassembly of section .text:

80000000 <_start>:
80000000: 97 41 00 00  	auipc	gp, 4
80000004: 93 81 81 80  	addi	gp, gp, -2040
80000008: 93 0e 00 02  	li	t4, 32
8000000c: d7 fe 0e 0d  	vsetvli	t4, t4, e32, m1, ta, ma
80000010: b7 2e 00 00  	lui	t4, 2
80000014: f3 ae 0e 30  	csrrs	t4, mstatus, t4
80000018: 93 0e 00 00  	li	t4, 0
8000001c: 73 23 50 80  	csrr	t1, 2053
80000020: f3 23 60 80  	csrr	t2, 2054
80000024: 13 0e 00 40  	li	t3, 1024
80000028: 33 03 c3 03  	mul	t1, t1, t3
8000002c: 33 01 73 00  	add	sp, t1, t2
80000030: 13 02 00 00  	li	tp, 0
80000034: 73 2f 10 80  	csrr	t5, 2049
80000038: 13 0e 00 40  	li	t3, 1024
8000003c: 33 0f cf 03  	mul	t5, t5, t3
80000040: 33 84 e3 01  	add	s0, t2, t5

80000044 <.Lpcrel_hi1>:
80000044: 17 35 00 00  	auipc	a0, 3
80000048: 13 05 45 fc  	addi	a0, a0, -60

8000004c <.Lpcrel_hi2>:
8000004c: 17 36 00 00  	auipc	a2, 3
80000050: 13 06 c6 fb  	addi	a2, a2, -68
80000054: 63 08 c5 00  	beq	a0, a2, 0x80000064 <.Ltmp0>

80000058 <.Ltmp1>:
80000058: 23 20 05 00  	sw	zero, 0(a0)
8000005c: 13 05 45 00  	addi	a0, a0, 4
80000060: e3 6c c5 fe  	bltu	a0, a2, 0x80000058 <.Ltmp1>

80000064 <.Ltmp0>:
80000064: f3 22 30 80  	csrr	t0, 2051
80000068: 03 a3 02 00  	lw	t1, 0(t0)
8000006c: 03 a5 42 00  	lw	a0, 4(t0)
80000070: 83 a3 02 03  	lw	t2, 48(t0)
80000074: 03 ae 42 03  	lw	t3, 52(t0)

80000078 <.Lpcrel_hi3>:
80000078: 97 3e 00 00  	auipc	t4, 3
8000007c: 93 8e 8e f8  	addi	t4, t4, -120

80000080 <.Lpcrel_hi4>:
80000080: 17 3f 00 00  	auipc	t5, 3
80000084: 13 0f 4f f8  	addi	t5, t5, -124
80000088: 23 a0 7e 00  	sw	t2, 0(t4)
8000008c: 23 20 cf 01  	sw	t3, 0(t5)

80000090 <.Lpcrel_hi5>:
80000090: 97 0f 00 00  	auipc	t6, 0
80000094: 93 8f 8f 01  	addi	t6, t6, 24
80000098: 73 90 5f 30  	csrw	mtvec, t6
8000009c: e7 00 03 00  	jalr	t1
800000a0: 0b 40 00 00  	endprg	x0, x0, x0
800000a4: 6f 00 40 00  	j	0x800000a8 <spike_end>

800000a8 <spike_end>:
800000a8: 13 03 10 00  	li	t1, 1

800000ac <.Lpcrel_hi6>:
800000ac: 97 12 00 00  	auipc	t0, 1
800000b0: 93 82 42 f5  	addi	t0, t0, -172
800000b4: 23 a0 62 00  	sw	t1, 0(t0)

800000b8 <Attention>:
800000b8: 13 01 81 01  	addi	sp, sp, 24
800000bc: 23 24 11 fe  	sw	ra, -24(sp)
800000c0: 83 22 05 01  	lw	t0, 16(a0)
800000c4: 23 2e 51 fe  	sw	t0, -4(sp)
800000c8: 83 22 c5 00  	lw	t0, 12(a0)
800000cc: 23 2c 51 fe  	sw	t0, -8(sp)
800000d0: 83 22 85 00  	lw	t0, 8(a0)
800000d4: 23 2a 51 fe  	sw	t0, -12(sp)
800000d8: 83 22 05 00  	lw	t0, 0(a0)
800000dc: 23 28 51 fe  	sw	t0, -16(sp)
800000e0: b7 02 01 00  	lui	t0, 16
800000e4: 93 82 f2 ff  	addi	t0, t0, -1
800000e8: 23 26 51 fe  	sw	t0, -20(sp)
800000ec: 57 40 00 5e  	vmv.v.x	v0, zero
800000f0: ef 00 40 27  	jal	0x80000364 <_Z13get_global_idj>
800000f4: 03 26 01 ff  	lw	a2, -16(sp)
800000f8: 83 25 41 ff  	lw	a1, -12(sp)
800000fc: 03 25 c1 ff  	lw	a0, -4(sp)
80000100: 83 24 c1 fe  	lw	s1, -20(sp)
80000104: 83 23 81 ff  	lw	t2, -8(sp)
80000108: d7 30 01 96  	vsll.vi	v1, v0, 2
8000010c: 57 41 16 02  	vadd.vx	v2, v1, a2
80000110: 7b 21 01 00  	vlw12.v	v2, 0(v2)
80000114: d7 12 20 4a  	vfcvt.xu.f.v	v5, v2
80000118: 57 c1 15 02  	vadd.vx	v2, v1, a1
8000011c: 7b 21 01 00  	vlw12.v	v2, 0(v2)
80000120: d7 c1 13 02  	vadd.vx	v3, v1, t2
80000124: 7b a2 01 00  	vlw12.v	v4, 0(v3)
80000128: 57 11 20 4a  	vfcvt.xu.f.v	v2, v2
8000012c: 57 13 40 4a  	vfcvt.xu.f.v	v6, v4
80000130: 57 42 15 02  	vadd.vx	v4, v1, a0
80000134: 7b 22 02 00  	vlw12.v	v4, 0(v4)
80000138: 61 c3 22 00  	<unknown>
8000013c: 0b c0 00 04  	barrier	x0, x0, 1
80000140: d7 32 68 a2  	vsrl.vi	v5, v6, 16
80000144: 57 c3 64 26  	vand.vx	v6, v6, s1
80000148: d7 12 51 4a  	vfcvt.f.xu.v	v5, v5
8000014c: 7b e0 51 08  	vsw12.v	v5, 128(v3)
80000150: d7 12 61 4a  	vfcvt.f.xu.v	v5, v6
80000154: 7b e0 51 00  	vsw12.v	v5, 0(v3)
80000158: 8b 63 50 0a  	vfexp	v7, v5
8000015c: 7b a3 01 08  	vlw12.v	v6, 128(v3)
80000160: 8b 82 01 08  	vadd12.vi	v5, v3, 128
80000164: 0b 63 60 0a  	vfexp	v6, v6
80000168: 7b e0 71 00  	vsw12.v	v7, 0(v3)
8000016c: 7b e0 61 08  	vsw12.v	v6, 128(v3)
80000170: 57 b4 00 02  	vadd.vi	v8, v0, 1
80000174: 13 03 10 00  	li	t1, 1
80000178: 93 02 00 02  	li	t0, 32
8000017c: d7 44 03 5e  	vmv.v.x	v9, t1
80000180: 6f 00 c0 01  	j	0x8000019c <.LBB0_2>

80000184 <.LBB0_1>:
80000184: 5b 20 00 00  	join	zero, zero, 0
80000188: 57 c5 02 5e  	vmv.v.x	v10, t0
8000018c: 0b c0 00 04  	barrier	x0, x0, 1

80000190 <.Lpcrel_hi0>:
80000190: 17 03 00 00  	auipc	t1, 0
80000194: 5b 30 43 05  	setrpc	zero, t1, 84
80000198: 5b 76 95 04  	vbgeu	v9, v10, 0x800001e4 <.LBB0_4>

8000019c <.LBB0_2>:
8000019c: 7b a5 01 00  	vlw12.v	v10, 0(v3)
800001a0: 57 95 a4 2e  	<unknown>
800001a4: fb a5 02 00  	vlw12.v	v11, 0(v5)
800001a8: 57 46 00 5e  	vmv.v.x	v12, zero
800001ac: d7 95 b4 2e  	<unknown>
800001b0: d7 b4 90 96  	vsll.vi	v9, v9, 1
800001b4: 8b 96 14 00  	vsub12.vi	v13, v9, 1
800001b8: d7 06 d4 26  	vand.vv	v13, v13, v8

800001bc <.Lpcrel_hi1>:
800001bc: 17 03 00 00  	auipc	t1, 0
800001c0: 5b 30 83 fc  	setrpc	zero, t1, -56
800001c4: db 10 d6 fc  	vbne	v13, v12, 0x80000184 <.LBB0_1>
800001c8: 7b a6 01 00  	vlw12.v	v12, 0(v3)
800001cc: 57 15 a6 02  	vfadd.vv	v10, v10, v12
800001d0: 7b e0 a1 00  	vsw12.v	v10, 0(v3)
800001d4: 7b a5 02 00  	vlw12.v	v10, 0(v5)
800001d8: 57 15 b5 02  	vfadd.vv	v10, v11, v10
800001dc: 7b e0 a2 00  	vsw12.v	v10, 0(v5)
800001e0: 6f f0 5f fa  	j	0x80000184 <.LBB0_1>

800001e4 <.LBB0_4>:
800001e4: 5b 20 00 00  	join	zero, zero, 0
800001e8: 83 a2 c3 07  	lw	t0, 124(t2)
800001ec: 03 a3 c3 0f  	lw	t1, 252(t2)
800001f0: 57 c4 02 5e  	vmv.v.x	v8, t0
800001f4: d7 13 74 82  	vfdiv.vv	v7, v7, v8
800001f8: 7b e0 71 00  	vsw12.v	v7, 0(v3)
800001fc: d7 43 03 5e  	vmv.v.x	v7, t1
80000200: 57 93 63 82  	vfdiv.vv	v6, v6, v7
80000204: 7b e0 62 00  	vsw12.v	v6, 0(v5)
80000208: d7 92 60 4a  	vfcvt.x.f.v	v5, v6
8000020c: 7b a3 01 00  	vlw12.v	v6, 0(v3)
80000210: 57 12 40 4a  	vfcvt.xu.f.v	v4, v4
80000214: 57 93 60 4a  	vfcvt.x.f.v	v6, v6
80000218: d7 32 58 96  	vsll.vi	v5, v5, 16
8000021c: d7 82 62 02  	vadd.vv	v5, v6, v5
80000220: d7 12 51 4a  	vfcvt.f.xu.v	v5, v5
80000224: 7b e0 51 00  	vsw12.v	v5, 0(v3)
80000228: 61 c2 22 00  	<unknown>
8000022c: 0b 82 00 20  	vadd12.vi	v4, v1, 512
80000230: 57 41 46 02  	vadd.vx	v2, v4, a2
80000234: 7b 21 01 00  	vlw12.v	v2, 0(v2)
80000238: d7 12 20 4a  	vfcvt.xu.f.v	v5, v2
8000023c: 57 c1 45 02  	vadd.vx	v2, v4, a1
80000240: 7b 21 01 00  	vlw12.v	v2, 0(v2)
80000244: d7 c1 43 02  	vadd.vx	v3, v4, t2
80000248: 7b a3 01 00  	vlw12.v	v6, 0(v3)
8000024c: 57 11 20 4a  	vfcvt.xu.f.v	v2, v2
80000250: d7 c3 03 5e  	vmv.v.x	v7, t2
80000254: 57 13 60 4a  	vfcvt.xu.f.v	v6, v6
80000258: 57 42 45 02  	vadd.vx	v4, v4, a0
8000025c: 7b 22 02 00  	vlw12.v	v4, 0(v4)
80000260: 61 c3 22 00  	<unknown>
80000264: 0b c0 00 04  	barrier	x0, x0, 1
80000268: d7 32 68 a2  	vsrl.vi	v5, v6, 16
8000026c: 57 c3 64 26  	vand.vx	v6, v6, s1
80000270: d7 83 13 02  	vadd.vv	v7, v1, v7
80000274: d7 10 51 4a  	vfcvt.f.xu.v	v1, v5
80000278: 7b e0 13 28  	vsw12.v	v1, 640(v7)
8000027c: d7 10 61 4a  	vfcvt.f.xu.v	v1, v6
80000280: 7b e0 11 00  	vsw12.v	v1, 0(v3)
80000284: 0b 63 10 0a  	vfexp	v6, v1
80000288: fb a2 03 28  	vlw12.v	v5, 640(v7)
8000028c: 8b 80 03 28  	vadd12.vi	v1, v7, 640
80000290: 8b 62 50 0a  	vfexp	v5, v5
80000294: 7b e0 61 00  	vsw12.v	v6, 0(v3)
80000298: 7b e0 53 28  	vsw12.v	v5, 640(v7)
8000029c: 0b 00 10 08  	vadd12.vi	v0, v0, 129
800002a0: 13 03 10 00  	li	t1, 1
800002a4: 93 02 00 02  	li	t0, 32
800002a8: d7 43 03 5e  	vmv.v.x	v7, t1
800002ac: 6f 00 c0 01  	j	0x800002c8 <.LBB0_6>

800002b0 <.LBB0_5>:
800002b0: 5b 20 00 00  	join	zero, zero, 0
800002b4: 57 c4 02 5e  	vmv.v.x	v8, t0
800002b8: 0b c0 00 04  	barrier	x0, x0, 1

800002bc <.Lpcrel_hi2>:
800002bc: 17 03 00 00  	auipc	t1, 0
800002c0: 5b 30 43 05  	setrpc	zero, t1, 84
800002c4: 5b 76 74 04  	vbgeu	v7, v8, 0x80000310 <.LBB0_8>

800002c8 <.LBB0_6>:
800002c8: 7b a4 01 00  	vlw12.v	v8, 0(v3)
800002cc: 57 94 83 2e  	<unknown>
800002d0: fb a4 00 00  	vlw12.v	v9, 0(v1)
800002d4: 57 45 00 5e  	vmv.v.x	v10, zero
800002d8: d7 94 93 2e  	<unknown>
800002dc: d7 b3 70 96  	vsll.vi	v7, v7, 1
800002e0: 8b 95 13 00  	vsub12.vi	v11, v7, 1
800002e4: d7 05 b0 26  	vand.vv	v11, v11, v0

800002e8 <.Lpcrel_hi3>:
800002e8: 17 03 00 00  	auipc	t1, 0
800002ec: 5b 30 83 fc  	setrpc	zero, t1, -56
800002f0: db 10 b5 fc  	vbne	v11, v10, 0x800002b0 <.LBB0_5>
800002f4: 7b a5 01 00  	vlw12.v	v10, 0(v3)
800002f8: 57 14 85 02  	vfadd.vv	v8, v8, v10
800002fc: 7b e0 81 00  	vsw12.v	v8, 0(v3)
80000300: 7b a4 00 00  	vlw12.v	v8, 0(v1)
80000304: 57 14 94 02  	vfadd.vv	v8, v9, v8
80000308: 7b e0 80 00  	vsw12.v	v8, 0(v1)
8000030c: 6f f0 5f fa  	j	0x800002b0 <.LBB0_5>

80000310 <.LBB0_8>:
80000310: 5b 20 00 00  	join	zero, zero, 0
80000314: 83 a2 c3 07  	lw	t0, 124(t2)
80000318: 03 a3 c3 0f  	lw	t1, 252(t2)
8000031c: 57 c0 02 5e  	vmv.v.x	v0, t0
80000320: 57 10 60 82  	vfdiv.vv	v0, v6, v0
80000324: 7b e0 01 00  	vsw12.v	v0, 0(v3)
80000328: 57 40 03 5e  	vmv.v.x	v0, t1
8000032c: 57 10 50 82  	vfdiv.vv	v0, v5, v0
80000330: 7b e0 00 00  	vsw12.v	v0, 0(v1)
80000334: 57 90 00 4a  	vfcvt.x.f.v	v0, v0
80000338: fb a0 01 00  	vlw12.v	v1, 0(v3)
8000033c: 57 12 40 4a  	vfcvt.xu.f.v	v4, v4
80000340: d7 90 10 4a  	vfcvt.x.f.v	v1, v1
80000344: 57 30 08 96  	vsll.vi	v0, v0, 16
80000348: 57 00 10 02  	vadd.vv	v0, v1, v0
8000034c: 57 10 01 4a  	vfcvt.f.xu.v	v0, v0
80000350: 7b e0 01 00  	vsw12.v	v0, 0(v3)
80000354: 61 42 20 00  	<unknown>
80000358: 83 20 81 fe  	lw	ra, -24(sp)
8000035c: 13 01 81 fe  	addi	sp, sp, -24
80000360: 67 80 00 00  	ret

80000364 <_Z13get_global_idj>:
80000364: 13 01 41 00  	addi	sp, sp, 4
80000368: 23 2e 11 fe  	sw	ra, -4(sp)
8000036c: 93 02 20 00  	li	t0, 2
80000370: d7 c0 02 5e  	vmv.v.x	v1, t0

80000374 <.Lpcrel_hi0>:
80000374: 17 03 00 00  	auipc	t1, 0
80000378: 5b 30 c3 04  	setrpc	zero, t1, 76
8000037c: 5b 88 00 02  	vbeq	v0, v1, 0x800003ac <.LBB0_4>
80000380: 93 02 10 00  	li	t0, 1
80000384: d7 c0 02 5e  	vmv.v.x	v1, t0

80000388 <.Lpcrel_hi1>:
80000388: 17 03 00 00  	auipc	t1, 0
8000038c: 5b 30 83 03  	setrpc	zero, t1, 56
80000390: 5b 82 00 02  	vbeq	v0, v1, 0x800003b4 <.LBB0_5>
80000394: d7 40 00 5e  	vmv.v.x	v1, zero

80000398 <.Lpcrel_hi2>:
80000398: 17 03 00 00  	auipc	t1, 0
8000039c: 5b 30 83 02  	setrpc	zero, t1, 40
800003a0: 5b 9e 00 00  	vbne	v0, v1, 0x800003bc <.LBB0_6>
800003a4: ef 00 80 10  	jal	0x800004ac <__builtin_riscv_global_id_x>
800003a8: 6f 00 80 01  	j	0x800003c0 <.LBB0_7>

800003ac <.LBB0_4>:
800003ac: ef 00 40 16  	jal	0x80000510 <__builtin_riscv_global_id_z>
800003b0: 6f 00 00 01  	j	0x800003c0 <.LBB0_7>

800003b4 <.LBB0_5>:
800003b4: ef 00 c0 12  	jal	0x800004e0 <__builtin_riscv_global_id_y>
800003b8: 6f 00 80 00  	j	0x800003c0 <.LBB0_7>

800003bc <.LBB0_6>:
800003bc: 57 40 00 5e  	vmv.v.x	v0, zero

800003c0 <.LBB0_7>:
800003c0: 5b 20 00 00  	join	zero, zero, 0
800003c4: 83 20 c1 ff  	lw	ra, -4(sp)
800003c8: 13 01 c1 ff  	addi	sp, sp, -4
800003cc: 67 80 00 00  	ret

800003d0 <__builtin_riscv_workitem_id_x>:
800003d0: 13 01 41 00  	addi	sp, sp, 4
800003d4: 23 2e 11 fe  	sw	ra, -4(sp)
800003d8: 73 25 30 80  	csrr	a0, 2051
800003dc: 83 22 85 00  	lw	t0, 8(a0)
800003e0: 73 23 00 80  	csrr	t1, 2048
800003e4: 57 a1 08 52  	vid.v	v2
800003e8: 57 40 23 02  	vadd.vx	v0, v2, t1
800003ec: 03 2e 85 01  	lw	t3, 24(a0)
800003f0: 57 60 0e 8a  	vremu.vx	v0, v0, t3
800003f4: 83 20 c1 ff  	lw	ra, -4(sp)
800003f8: 13 01 c1 ff  	addi	sp, sp, -4
800003fc: 67 80 00 00  	ret

80000400 <__builtin_riscv_workitem_id_y>:
80000400: 13 01 41 00  	addi	sp, sp, 4
80000404: 23 2e 11 fe  	sw	ra, -4(sp)
80000408: 73 25 30 80  	csrr	a0, 2051
8000040c: 83 22 85 00  	lw	t0, 8(a0)
80000410: 73 23 00 80  	csrr	t1, 2048
80000414: 57 a1 08 52  	vid.v	v2
80000418: 57 40 23 02  	vadd.vx	v0, v2, t1
8000041c: 03 2e 85 01  	lw	t3, 24(a0)
80000420: 83 2e c5 01  	lw	t4, 28(a0)
80000424: 33 8f ce 03  	mul	t5, t4, t3
80000428: 57 60 0f 8a  	vremu.vx	v0, v0, t5
8000042c: 57 60 0e 82  	vdivu.vx	v0, v0, t3
80000430: d7 c0 0e 5e  	vmv.v.x	v1, t4

80000434 <.hi2>:
80000434: 17 03 00 00  	auipc	t1, 0
80000438: 5b 30 43 01  	setrpc	zero, t1, 20
8000043c: 5b c6 00 00  	vblt	v0, v1, 0x80000448 <.end2>
80000440: 13 0f f0 ff  	li	t5, -1
80000444: 57 40 1f 02  	vadd.vx	v0, v1, t5

80000448 <.end2>:
80000448: 5b 20 00 00  	join	zero, zero, 0
8000044c: 83 20 c1 ff  	lw	ra, -4(sp)
80000450: 13 01 c1 ff  	addi	sp, sp, -4
80000454: 67 80 00 00  	ret

80000458 <__builtin_riscv_workitem_id_z>:
80000458: 13 01 41 00  	addi	sp, sp, 4
8000045c: 23 2e 11 fe  	sw	ra, -4(sp)
80000460: 73 25 30 80  	csrr	a0, 2051
80000464: 73 23 00 80  	csrr	t1, 2048
80000468: 57 a1 08 52  	vid.v	v2
8000046c: 57 40 23 02  	vadd.vx	v0, v2, t1
80000470: 03 2e 85 01  	lw	t3, 24(a0)
80000474: 83 2e c5 01  	lw	t4, 28(a0)
80000478: 03 2f 05 02  	lw	t5, 32(a0)
8000047c: b3 8e ce 03  	mul	t4, t4, t3
80000480: 57 e0 0e 82  	vdivu.vx	v0, v0, t4
80000484: d7 40 0f 5e  	vmv.v.x	v1, t5

80000488 <.hi3>:
80000488: 17 03 00 00  	auipc	t1, 0
8000048c: 5b 30 43 01  	setrpc	zero, t1, 20
80000490: 5b c6 00 00  	vblt	v0, v1, 0x8000049c <.end3>
80000494: 13 0f f0 ff  	li	t5, -1
80000498: 57 40 1f 02  	vadd.vx	v0, v1, t5

8000049c <.end3>:
8000049c: 5b 20 00 00  	join	zero, zero, 0
800004a0: 83 20 c1 ff  	lw	ra, -4(sp)
800004a4: 13 01 c1 ff  	addi	sp, sp, -4
800004a8: 67 80 00 00  	ret

800004ac <__builtin_riscv_global_id_x>:
800004ac: 13 01 41 00  	addi	sp, sp, 4
800004b0: 23 2e 11 fe  	sw	ra, -4(sp)
800004b4: ef f0 df f1  	jal	0x800003d0 <__builtin_riscv_workitem_id_x>
800004b8: 73 25 30 80  	csrr	a0, 2051
800004bc: 73 23 80 80  	csrr	t1, 2056
800004c0: 03 2e 85 01  	lw	t3, 24(a0)
800004c4: 83 2e 45 02  	lw	t4, 36(a0)
800004c8: b3 0f c3 03  	mul	t6, t1, t3
800004cc: b3 8f df 01  	add	t6, t6, t4
800004d0: 57 c0 0f 02  	vadd.vx	v0, v0, t6
800004d4: 83 20 c1 ff  	lw	ra, -4(sp)
800004d8: 13 01 c1 ff  	addi	sp, sp, -4
800004dc: 67 80 00 00  	ret

800004e0 <__builtin_riscv_global_id_y>:
800004e0: 13 01 41 00  	addi	sp, sp, 4
800004e4: 23 2e 11 fe  	sw	ra, -4(sp)
800004e8: ef f0 9f f1  	jal	0x80000400 <__builtin_riscv_workitem_id_y>
800004ec: 73 23 90 80  	csrr	t1, 2057
800004f0: 83 23 c5 01  	lw	t2, 28(a0)
800004f4: 83 2e 85 02  	lw	t4, 40(a0)
800004f8: 33 0e 73 02  	mul	t3, t1, t2
800004fc: 33 0e de 01  	add	t3, t3, t4
80000500: 57 40 0e 02  	vadd.vx	v0, v0, t3
80000504: 83 20 c1 ff  	lw	ra, -4(sp)
80000508: 13 01 c1 ff  	addi	sp, sp, -4
8000050c: 67 80 00 00  	ret

80000510 <__builtin_riscv_global_id_z>:
80000510: 13 01 41 00  	addi	sp, sp, 4
80000514: 23 2e 11 fe  	sw	ra, -4(sp)
80000518: ef f0 1f f4  	jal	0x80000458 <__builtin_riscv_workitem_id_z>
8000051c: 73 25 30 80  	csrr	a0, 2051
80000520: 73 23 a0 80  	csrr	t1, 2058
80000524: 83 23 05 02  	lw	t2, 32(a0)
80000528: 03 2e c5 02  	lw	t3, 44(a0)
8000052c: b3 83 63 02  	mul	t2, t2, t1
80000530: b3 83 c3 01  	add	t2, t2, t3
80000534: 57 c0 03 02  	vadd.vx	v0, v0, t2
80000538: 83 20 c1 ff  	lw	ra, -4(sp)
8000053c: 13 01 c1 ff  	addi	sp, sp, -4
80000540: 67 80 00 00  	ret
