Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date              : Wed Nov 18 12:28:19 2020
| Host              : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.8.2003 (Core)
| Command           : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design            : main
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.25 05-09-2019
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 162 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 58 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.772        0.000                      0                20960        0.041        0.000                      0                20960        3.225        0.000                       0                  8872  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 1.772        0.000                      0                20960        0.041        0.000                      0                20960        3.225        0.000                       0                  8872  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        1.772ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.041ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.225ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.772ns  (required time - arrival time)
  Source:                 fsm17/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            C1_1/mem_reg[2][1][29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.210ns  (logic 1.265ns (24.280%)  route 3.945ns (75.720%))
  Logic Levels:           11  (CARRY8=1 LUT3=1 LUT5=2 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=9191, unset)         0.035     0.035    fsm17/clk
    SLICE_X22Y76         FDRE                                         r  fsm17/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y76         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.097     0.132 r  fsm17/out_reg[2]/Q
                         net (fo=18, routed)          0.271     0.403    fsm17/out_reg_n_0_[2]
    SLICE_X23Y75         LUT5 (Prop_H5LUT_SLICEL_I3_O)
                                                      0.118     0.521 r  fsm17/out[1]_i_5__10/O
                         net (fo=7, routed)           0.263     0.784    fsm6/mem[0][0][31]_i_34__0_0
    SLICE_X20Y74         LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.113     0.897 r  fsm6/mem[0][0][31]_i_21__2/O
                         net (fo=3, routed)           0.435     1.332    fsm5/mem_reg[2][3][31]_2
    SLICE_X16Y69         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.066     1.398 r  fsm5/mem[0][0][31]_i_8__7/O
                         net (fo=39, routed)          0.537     1.935    fsm6/mem[0][0][31]_i_5__3_0
    SLICE_X22Y57         LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.080     2.015 f  fsm6/mem[0][0][31]_i_34/O
                         net (fo=1, routed)           0.233     2.248    i0/out[0]_i_20
    SLICE_X22Y57         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.100     2.348 r  i0/mem[0][0][31]_i_14/O
                         net (fo=130, routed)         0.742     3.090    C1_1/out_reg[0]_i_10_1
    SLICE_X16Y61         LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.066     3.156 r  C1_1/out[24]_i_20/O
                         net (fo=1, routed)           0.016     3.172    C1_1/out[24]_i_20_n_0
    SLICE_X16Y61         MUXF7 (Prop_F7MUX_GH_SLICEM_I0_O)
                                                      0.086     3.258 r  C1_1/out_reg[24]_i_10/O
                         net (fo=2, routed)           0.000     3.258    C1_1/out_reg[24]_i_10_n_0
    SLICE_X16Y61         MUXF8 (Prop_F8MUX_TOP_SLICEM_I0_O)
                                                      0.028     3.286 r  C1_1/out_reg[24]_i_2__7/O
                         net (fo=3, routed)           0.607     3.893    add6/C1_1_read_data[24]
    SLICE_X20Y54         LUT3 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.150     4.043 r  add6/mem[0][0][31]_i_32/O
                         net (fo=1, routed)           0.014     4.057    add6/mem[0][0][31]_i_32_n_0
    SLICE_X20Y54         CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[5])
                                                      0.298     4.355 r  add6/mem_reg[0][0][31]_i_10/O[5]
                         net (fo=1, routed)           0.285     4.640    A_read0_0_1_00/out[29]
    SLICE_X18Y54         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.063     4.703 r  A_read0_0_1_00/mem[0][0][29]_i_1/O
                         net (fo=16, routed)          0.542     5.245    C1_1/D[29]
    SLICE_X17Y57         FDRE                                         r  C1_1/mem_reg[2][1][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=9191, unset)         0.025     7.025    C1_1/clk
    SLICE_X17Y57         FDRE                                         r  C1_1/mem_reg[2][1][29]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X17Y57         FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.027     7.017    C1_1/mem_reg[2][1][29]
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                          -5.245    
  -------------------------------------------------------------------
                         slack                                  1.772    

Slack (MET) :             1.805ns  (required time - arrival time)
  Source:                 fsm17/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            C1_1/mem_reg[0][3][29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.178ns  (logic 1.265ns (24.430%)  route 3.913ns (75.570%))
  Logic Levels:           11  (CARRY8=1 LUT3=1 LUT5=2 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=9191, unset)         0.035     0.035    fsm17/clk
    SLICE_X22Y76         FDRE                                         r  fsm17/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y76         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.097     0.132 r  fsm17/out_reg[2]/Q
                         net (fo=18, routed)          0.271     0.403    fsm17/out_reg_n_0_[2]
    SLICE_X23Y75         LUT5 (Prop_H5LUT_SLICEL_I3_O)
                                                      0.118     0.521 r  fsm17/out[1]_i_5__10/O
                         net (fo=7, routed)           0.263     0.784    fsm6/mem[0][0][31]_i_34__0_0
    SLICE_X20Y74         LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.113     0.897 r  fsm6/mem[0][0][31]_i_21__2/O
                         net (fo=3, routed)           0.435     1.332    fsm5/mem_reg[2][3][31]_2
    SLICE_X16Y69         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.066     1.398 r  fsm5/mem[0][0][31]_i_8__7/O
                         net (fo=39, routed)          0.537     1.935    fsm6/mem[0][0][31]_i_5__3_0
    SLICE_X22Y57         LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.080     2.015 f  fsm6/mem[0][0][31]_i_34/O
                         net (fo=1, routed)           0.233     2.248    i0/out[0]_i_20
    SLICE_X22Y57         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.100     2.348 r  i0/mem[0][0][31]_i_14/O
                         net (fo=130, routed)         0.742     3.090    C1_1/out_reg[0]_i_10_1
    SLICE_X16Y61         LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.066     3.156 r  C1_1/out[24]_i_20/O
                         net (fo=1, routed)           0.016     3.172    C1_1/out[24]_i_20_n_0
    SLICE_X16Y61         MUXF7 (Prop_F7MUX_GH_SLICEM_I0_O)
                                                      0.086     3.258 r  C1_1/out_reg[24]_i_10/O
                         net (fo=2, routed)           0.000     3.258    C1_1/out_reg[24]_i_10_n_0
    SLICE_X16Y61         MUXF8 (Prop_F8MUX_TOP_SLICEM_I0_O)
                                                      0.028     3.286 r  C1_1/out_reg[24]_i_2__7/O
                         net (fo=3, routed)           0.607     3.893    add6/C1_1_read_data[24]
    SLICE_X20Y54         LUT3 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.150     4.043 r  add6/mem[0][0][31]_i_32/O
                         net (fo=1, routed)           0.014     4.057    add6/mem[0][0][31]_i_32_n_0
    SLICE_X20Y54         CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[5])
                                                      0.298     4.355 r  add6/mem_reg[0][0][31]_i_10/O[5]
                         net (fo=1, routed)           0.285     4.640    A_read0_0_1_00/out[29]
    SLICE_X18Y54         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.063     4.703 r  A_read0_0_1_00/mem[0][0][29]_i_1/O
                         net (fo=16, routed)          0.510     5.213    C1_1/D[29]
    SLICE_X16Y56         FDRE                                         r  C1_1/mem_reg[0][3][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=9191, unset)         0.026     7.026    C1_1/clk
    SLICE_X16Y56         FDRE                                         r  C1_1/mem_reg[0][3][29]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X16Y56         FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.027     7.018    C1_1/mem_reg[0][3][29]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -5.213    
  -------------------------------------------------------------------
                         slack                                  1.805    

Slack (MET) :             1.818ns  (required time - arrival time)
  Source:                 fsm17/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            C1_1/mem_reg[3][0][29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.165ns  (logic 1.265ns (24.492%)  route 3.900ns (75.508%))
  Logic Levels:           11  (CARRY8=1 LUT3=1 LUT5=2 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=9191, unset)         0.035     0.035    fsm17/clk
    SLICE_X22Y76         FDRE                                         r  fsm17/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y76         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.097     0.132 r  fsm17/out_reg[2]/Q
                         net (fo=18, routed)          0.271     0.403    fsm17/out_reg_n_0_[2]
    SLICE_X23Y75         LUT5 (Prop_H5LUT_SLICEL_I3_O)
                                                      0.118     0.521 r  fsm17/out[1]_i_5__10/O
                         net (fo=7, routed)           0.263     0.784    fsm6/mem[0][0][31]_i_34__0_0
    SLICE_X20Y74         LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.113     0.897 r  fsm6/mem[0][0][31]_i_21__2/O
                         net (fo=3, routed)           0.435     1.332    fsm5/mem_reg[2][3][31]_2
    SLICE_X16Y69         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.066     1.398 r  fsm5/mem[0][0][31]_i_8__7/O
                         net (fo=39, routed)          0.537     1.935    fsm6/mem[0][0][31]_i_5__3_0
    SLICE_X22Y57         LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.080     2.015 f  fsm6/mem[0][0][31]_i_34/O
                         net (fo=1, routed)           0.233     2.248    i0/out[0]_i_20
    SLICE_X22Y57         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.100     2.348 r  i0/mem[0][0][31]_i_14/O
                         net (fo=130, routed)         0.742     3.090    C1_1/out_reg[0]_i_10_1
    SLICE_X16Y61         LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.066     3.156 r  C1_1/out[24]_i_20/O
                         net (fo=1, routed)           0.016     3.172    C1_1/out[24]_i_20_n_0
    SLICE_X16Y61         MUXF7 (Prop_F7MUX_GH_SLICEM_I0_O)
                                                      0.086     3.258 r  C1_1/out_reg[24]_i_10/O
                         net (fo=2, routed)           0.000     3.258    C1_1/out_reg[24]_i_10_n_0
    SLICE_X16Y61         MUXF8 (Prop_F8MUX_TOP_SLICEM_I0_O)
                                                      0.028     3.286 r  C1_1/out_reg[24]_i_2__7/O
                         net (fo=3, routed)           0.607     3.893    add6/C1_1_read_data[24]
    SLICE_X20Y54         LUT3 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.150     4.043 r  add6/mem[0][0][31]_i_32/O
                         net (fo=1, routed)           0.014     4.057    add6/mem[0][0][31]_i_32_n_0
    SLICE_X20Y54         CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[5])
                                                      0.298     4.355 r  add6/mem_reg[0][0][31]_i_10/O[5]
                         net (fo=1, routed)           0.285     4.640    A_read0_0_1_00/out[29]
    SLICE_X18Y54         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.063     4.703 r  A_read0_0_1_00/mem[0][0][29]_i_1/O
                         net (fo=16, routed)          0.497     5.200    C1_1/D[29]
    SLICE_X16Y57         FDRE                                         r  C1_1/mem_reg[3][0][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=9191, unset)         0.026     7.026    C1_1/clk
    SLICE_X16Y57         FDRE                                         r  C1_1/mem_reg[3][0][29]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X16Y57         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.027     7.018    C1_1/mem_reg[3][0][29]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -5.200    
  -------------------------------------------------------------------
                         slack                                  1.818    

Slack (MET) :             1.832ns  (required time - arrival time)
  Source:                 fsm17/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            C1_0/mem_reg[3][2][27]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.149ns  (logic 1.341ns (26.044%)  route 3.808ns (73.956%))
  Logic Levels:           13  (CARRY8=4 LUT3=1 LUT5=3 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=9191, unset)         0.035     0.035    fsm17/clk
    SLICE_X22Y76         FDRE                                         r  fsm17/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y76         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.097     0.132 f  fsm17/out_reg[2]/Q
                         net (fo=18, routed)          0.271     0.403    fsm17/out_reg_n_0_[2]
    SLICE_X23Y75         LUT5 (Prop_H5LUT_SLICEL_I3_O)
                                                      0.118     0.521 f  fsm17/out[1]_i_5__10/O
                         net (fo=7, routed)           0.263     0.784    fsm6/mem[0][0][31]_i_34__0_0
    SLICE_X20Y74         LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.113     0.897 f  fsm6/mem[0][0][31]_i_21__2/O
                         net (fo=3, routed)           0.420     1.317    fsm3/done_reg_1
    SLICE_X16Y70         LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.039     1.356 f  fsm3/mem[0][0][31]_i_9__3/O
                         net (fo=37, routed)          0.375     1.731    fsm15/done_reg_22
    SLICE_X21Y69         LUT5 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.080     1.811 r  fsm15/mem[0][0][31]_i_15__2/O
                         net (fo=1, routed)           0.225     2.036    fsm15/mem[0][0][31]_i_15__2_n_0
    SLICE_X21Y69         LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     2.184 r  fsm15/mem[0][0][31]_i_6__0/O
                         net (fo=112, routed)         0.673     2.857    C1_0/out_reg[31]_4
    SLICE_X17Y63         MUXF7 (Prop_F7MUX_AB_SLICEL_S_O)
                                                      0.086     2.943 r  C1_0/out_reg[2]_i_3__6/O
                         net (fo=1, routed)           0.000     2.943    C1_0/out_reg[2]_i_3__6_n_0
    SLICE_X17Y63         MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.027     2.970 r  C1_0/out_reg[2]_i_2__6/O
                         net (fo=3, routed)           0.575     3.545    add10/C1_0_read_data[2]
    SLICE_X24Y65         LUT3 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.098     3.643 r  add10/mem[0][0][7]_i_16/O
                         net (fo=1, routed)           0.023     3.666    add10/mem[0][0][7]_i_16_n_0
    SLICE_X24Y65         CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.203     3.869 r  add10/mem_reg[0][0][7]_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.897    add10/mem_reg[0][0][7]_i_2_n_0
    SLICE_X24Y66         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     3.920 r  add10/mem_reg[0][0][15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.948    add10/mem_reg[0][0][15]_i_2_n_0
    SLICE_X24Y67         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     3.971 r  add10/mem_reg[0][0][23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.999    add10/mem_reg[0][0][23]_i_2_n_0
    SLICE_X24Y68         CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.104     4.103 r  add10/mem_reg[0][0][31]_i_11/O[3]
                         net (fo=1, routed)           0.176     4.279    A_read0_0_1_00/mem_reg[2][3][31]_0[27]
    SLICE_X24Y69         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.182     4.461 r  A_read0_0_1_00/mem[0][0][27]_i_1__0/O
                         net (fo=16, routed)          0.723     5.184    C1_0/mem_reg[2][3][31]_0[27]
    SLICE_X17Y67         FDRE                                         r  C1_0/mem_reg[3][2][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=9191, unset)         0.024     7.024    C1_0/clk
    SLICE_X17Y67         FDRE                                         r  C1_0/mem_reg[3][2][27]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X17Y67         FDRE (Setup_BFF2_SLICEL_C_D)
                                                      0.027     7.016    C1_0/mem_reg[3][2][27]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -5.184    
  -------------------------------------------------------------------
                         slack                                  1.832    

Slack (MET) :             1.864ns  (required time - arrival time)
  Source:                 fsm17/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            C1_1/mem_reg[0][1][29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.118ns  (logic 1.265ns (24.717%)  route 3.853ns (75.283%))
  Logic Levels:           11  (CARRY8=1 LUT3=1 LUT5=2 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=9191, unset)         0.035     0.035    fsm17/clk
    SLICE_X22Y76         FDRE                                         r  fsm17/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y76         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.097     0.132 r  fsm17/out_reg[2]/Q
                         net (fo=18, routed)          0.271     0.403    fsm17/out_reg_n_0_[2]
    SLICE_X23Y75         LUT5 (Prop_H5LUT_SLICEL_I3_O)
                                                      0.118     0.521 r  fsm17/out[1]_i_5__10/O
                         net (fo=7, routed)           0.263     0.784    fsm6/mem[0][0][31]_i_34__0_0
    SLICE_X20Y74         LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.113     0.897 r  fsm6/mem[0][0][31]_i_21__2/O
                         net (fo=3, routed)           0.435     1.332    fsm5/mem_reg[2][3][31]_2
    SLICE_X16Y69         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.066     1.398 r  fsm5/mem[0][0][31]_i_8__7/O
                         net (fo=39, routed)          0.537     1.935    fsm6/mem[0][0][31]_i_5__3_0
    SLICE_X22Y57         LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.080     2.015 f  fsm6/mem[0][0][31]_i_34/O
                         net (fo=1, routed)           0.233     2.248    i0/out[0]_i_20
    SLICE_X22Y57         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.100     2.348 r  i0/mem[0][0][31]_i_14/O
                         net (fo=130, routed)         0.742     3.090    C1_1/out_reg[0]_i_10_1
    SLICE_X16Y61         LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.066     3.156 r  C1_1/out[24]_i_20/O
                         net (fo=1, routed)           0.016     3.172    C1_1/out[24]_i_20_n_0
    SLICE_X16Y61         MUXF7 (Prop_F7MUX_GH_SLICEM_I0_O)
                                                      0.086     3.258 r  C1_1/out_reg[24]_i_10/O
                         net (fo=2, routed)           0.000     3.258    C1_1/out_reg[24]_i_10_n_0
    SLICE_X16Y61         MUXF8 (Prop_F8MUX_TOP_SLICEM_I0_O)
                                                      0.028     3.286 r  C1_1/out_reg[24]_i_2__7/O
                         net (fo=3, routed)           0.607     3.893    add6/C1_1_read_data[24]
    SLICE_X20Y54         LUT3 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.150     4.043 r  add6/mem[0][0][31]_i_32/O
                         net (fo=1, routed)           0.014     4.057    add6/mem[0][0][31]_i_32_n_0
    SLICE_X20Y54         CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[5])
                                                      0.298     4.355 r  add6/mem_reg[0][0][31]_i_10/O[5]
                         net (fo=1, routed)           0.285     4.640    A_read0_0_1_00/out[29]
    SLICE_X18Y54         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.063     4.703 r  A_read0_0_1_00/mem[0][0][29]_i_1/O
                         net (fo=16, routed)          0.450     5.153    C1_1/D[29]
    SLICE_X17Y57         FDRE                                         r  C1_1/mem_reg[0][1][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=9191, unset)         0.025     7.025    C1_1/clk
    SLICE_X17Y57         FDRE                                         r  C1_1/mem_reg[0][1][29]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X17Y57         FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.027     7.017    C1_1/mem_reg[0][1][29]
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                          -5.153    
  -------------------------------------------------------------------
                         slack                                  1.864    

Slack (MET) :             1.866ns  (required time - arrival time)
  Source:                 fsm17/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            C1_1/mem_reg[2][2][29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.115ns  (logic 1.265ns (24.731%)  route 3.850ns (75.269%))
  Logic Levels:           11  (CARRY8=1 LUT3=1 LUT5=2 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=9191, unset)         0.035     0.035    fsm17/clk
    SLICE_X22Y76         FDRE                                         r  fsm17/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y76         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.097     0.132 r  fsm17/out_reg[2]/Q
                         net (fo=18, routed)          0.271     0.403    fsm17/out_reg_n_0_[2]
    SLICE_X23Y75         LUT5 (Prop_H5LUT_SLICEL_I3_O)
                                                      0.118     0.521 r  fsm17/out[1]_i_5__10/O
                         net (fo=7, routed)           0.263     0.784    fsm6/mem[0][0][31]_i_34__0_0
    SLICE_X20Y74         LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.113     0.897 r  fsm6/mem[0][0][31]_i_21__2/O
                         net (fo=3, routed)           0.435     1.332    fsm5/mem_reg[2][3][31]_2
    SLICE_X16Y69         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.066     1.398 r  fsm5/mem[0][0][31]_i_8__7/O
                         net (fo=39, routed)          0.537     1.935    fsm6/mem[0][0][31]_i_5__3_0
    SLICE_X22Y57         LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.080     2.015 f  fsm6/mem[0][0][31]_i_34/O
                         net (fo=1, routed)           0.233     2.248    i0/out[0]_i_20
    SLICE_X22Y57         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.100     2.348 r  i0/mem[0][0][31]_i_14/O
                         net (fo=130, routed)         0.742     3.090    C1_1/out_reg[0]_i_10_1
    SLICE_X16Y61         LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.066     3.156 r  C1_1/out[24]_i_20/O
                         net (fo=1, routed)           0.016     3.172    C1_1/out[24]_i_20_n_0
    SLICE_X16Y61         MUXF7 (Prop_F7MUX_GH_SLICEM_I0_O)
                                                      0.086     3.258 r  C1_1/out_reg[24]_i_10/O
                         net (fo=2, routed)           0.000     3.258    C1_1/out_reg[24]_i_10_n_0
    SLICE_X16Y61         MUXF8 (Prop_F8MUX_TOP_SLICEM_I0_O)
                                                      0.028     3.286 r  C1_1/out_reg[24]_i_2__7/O
                         net (fo=3, routed)           0.607     3.893    add6/C1_1_read_data[24]
    SLICE_X20Y54         LUT3 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.150     4.043 r  add6/mem[0][0][31]_i_32/O
                         net (fo=1, routed)           0.014     4.057    add6/mem[0][0][31]_i_32_n_0
    SLICE_X20Y54         CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[5])
                                                      0.298     4.355 r  add6/mem_reg[0][0][31]_i_10/O[5]
                         net (fo=1, routed)           0.285     4.640    A_read0_0_1_00/out[29]
    SLICE_X18Y54         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.063     4.703 r  A_read0_0_1_00/mem[0][0][29]_i_1/O
                         net (fo=16, routed)          0.447     5.150    C1_1/D[29]
    SLICE_X17Y57         FDRE                                         r  C1_1/mem_reg[2][2][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=9191, unset)         0.024     7.024    C1_1/clk
    SLICE_X17Y57         FDRE                                         r  C1_1/mem_reg[2][2][29]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X17Y57         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.027     7.016    C1_1/mem_reg[2][2][29]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -5.150    
  -------------------------------------------------------------------
                         slack                                  1.866    

Slack (MET) :             1.870ns  (required time - arrival time)
  Source:                 fsm17/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            C1_1/mem_reg[3][2][29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.112ns  (logic 1.265ns (24.746%)  route 3.847ns (75.254%))
  Logic Levels:           11  (CARRY8=1 LUT3=1 LUT5=2 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=9191, unset)         0.035     0.035    fsm17/clk
    SLICE_X22Y76         FDRE                                         r  fsm17/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y76         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.097     0.132 r  fsm17/out_reg[2]/Q
                         net (fo=18, routed)          0.271     0.403    fsm17/out_reg_n_0_[2]
    SLICE_X23Y75         LUT5 (Prop_H5LUT_SLICEL_I3_O)
                                                      0.118     0.521 r  fsm17/out[1]_i_5__10/O
                         net (fo=7, routed)           0.263     0.784    fsm6/mem[0][0][31]_i_34__0_0
    SLICE_X20Y74         LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.113     0.897 r  fsm6/mem[0][0][31]_i_21__2/O
                         net (fo=3, routed)           0.435     1.332    fsm5/mem_reg[2][3][31]_2
    SLICE_X16Y69         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.066     1.398 r  fsm5/mem[0][0][31]_i_8__7/O
                         net (fo=39, routed)          0.537     1.935    fsm6/mem[0][0][31]_i_5__3_0
    SLICE_X22Y57         LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.080     2.015 f  fsm6/mem[0][0][31]_i_34/O
                         net (fo=1, routed)           0.233     2.248    i0/out[0]_i_20
    SLICE_X22Y57         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.100     2.348 r  i0/mem[0][0][31]_i_14/O
                         net (fo=130, routed)         0.742     3.090    C1_1/out_reg[0]_i_10_1
    SLICE_X16Y61         LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.066     3.156 r  C1_1/out[24]_i_20/O
                         net (fo=1, routed)           0.016     3.172    C1_1/out[24]_i_20_n_0
    SLICE_X16Y61         MUXF7 (Prop_F7MUX_GH_SLICEM_I0_O)
                                                      0.086     3.258 r  C1_1/out_reg[24]_i_10/O
                         net (fo=2, routed)           0.000     3.258    C1_1/out_reg[24]_i_10_n_0
    SLICE_X16Y61         MUXF8 (Prop_F8MUX_TOP_SLICEM_I0_O)
                                                      0.028     3.286 r  C1_1/out_reg[24]_i_2__7/O
                         net (fo=3, routed)           0.607     3.893    add6/C1_1_read_data[24]
    SLICE_X20Y54         LUT3 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.150     4.043 r  add6/mem[0][0][31]_i_32/O
                         net (fo=1, routed)           0.014     4.057    add6/mem[0][0][31]_i_32_n_0
    SLICE_X20Y54         CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[5])
                                                      0.298     4.355 r  add6/mem_reg[0][0][31]_i_10/O[5]
                         net (fo=1, routed)           0.285     4.640    A_read0_0_1_00/out[29]
    SLICE_X18Y54         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.063     4.703 r  A_read0_0_1_00/mem[0][0][29]_i_1/O
                         net (fo=16, routed)          0.444     5.147    C1_1/D[29]
    SLICE_X17Y58         FDRE                                         r  C1_1/mem_reg[3][2][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=9191, unset)         0.025     7.025    C1_1/clk
    SLICE_X17Y58         FDRE                                         r  C1_1/mem_reg[3][2][29]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X17Y58         FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.027     7.017    C1_1/mem_reg[3][2][29]
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                          -5.147    
  -------------------------------------------------------------------
                         slack                                  1.870    

Slack (MET) :             1.879ns  (required time - arrival time)
  Source:                 fsm17/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            C1_0/mem_reg[3][0][27]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.103ns  (logic 1.341ns (26.279%)  route 3.762ns (73.721%))
  Logic Levels:           13  (CARRY8=4 LUT3=1 LUT5=3 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=9191, unset)         0.035     0.035    fsm17/clk
    SLICE_X22Y76         FDRE                                         r  fsm17/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y76         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.097     0.132 f  fsm17/out_reg[2]/Q
                         net (fo=18, routed)          0.271     0.403    fsm17/out_reg_n_0_[2]
    SLICE_X23Y75         LUT5 (Prop_H5LUT_SLICEL_I3_O)
                                                      0.118     0.521 f  fsm17/out[1]_i_5__10/O
                         net (fo=7, routed)           0.263     0.784    fsm6/mem[0][0][31]_i_34__0_0
    SLICE_X20Y74         LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.113     0.897 f  fsm6/mem[0][0][31]_i_21__2/O
                         net (fo=3, routed)           0.420     1.317    fsm3/done_reg_1
    SLICE_X16Y70         LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.039     1.356 f  fsm3/mem[0][0][31]_i_9__3/O
                         net (fo=37, routed)          0.375     1.731    fsm15/done_reg_22
    SLICE_X21Y69         LUT5 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.080     1.811 r  fsm15/mem[0][0][31]_i_15__2/O
                         net (fo=1, routed)           0.225     2.036    fsm15/mem[0][0][31]_i_15__2_n_0
    SLICE_X21Y69         LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     2.184 r  fsm15/mem[0][0][31]_i_6__0/O
                         net (fo=112, routed)         0.673     2.857    C1_0/out_reg[31]_4
    SLICE_X17Y63         MUXF7 (Prop_F7MUX_AB_SLICEL_S_O)
                                                      0.086     2.943 r  C1_0/out_reg[2]_i_3__6/O
                         net (fo=1, routed)           0.000     2.943    C1_0/out_reg[2]_i_3__6_n_0
    SLICE_X17Y63         MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.027     2.970 r  C1_0/out_reg[2]_i_2__6/O
                         net (fo=3, routed)           0.575     3.545    add10/C1_0_read_data[2]
    SLICE_X24Y65         LUT3 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.098     3.643 r  add10/mem[0][0][7]_i_16/O
                         net (fo=1, routed)           0.023     3.666    add10/mem[0][0][7]_i_16_n_0
    SLICE_X24Y65         CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.203     3.869 r  add10/mem_reg[0][0][7]_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.897    add10/mem_reg[0][0][7]_i_2_n_0
    SLICE_X24Y66         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     3.920 r  add10/mem_reg[0][0][15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.948    add10/mem_reg[0][0][15]_i_2_n_0
    SLICE_X24Y67         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     3.971 r  add10/mem_reg[0][0][23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.999    add10/mem_reg[0][0][23]_i_2_n_0
    SLICE_X24Y68         CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.104     4.103 r  add10/mem_reg[0][0][31]_i_11/O[3]
                         net (fo=1, routed)           0.176     4.279    A_read0_0_1_00/mem_reg[2][3][31]_0[27]
    SLICE_X24Y69         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.182     4.461 r  A_read0_0_1_00/mem[0][0][27]_i_1__0/O
                         net (fo=16, routed)          0.677     5.138    C1_0/mem_reg[2][3][31]_0[27]
    SLICE_X17Y67         FDRE                                         r  C1_0/mem_reg[3][0][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=9191, unset)         0.025     7.025    C1_0/clk
    SLICE_X17Y67         FDRE                                         r  C1_0/mem_reg[3][0][27]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X17Y67         FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.027     7.017    C1_0/mem_reg[3][0][27]
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                          -5.138    
  -------------------------------------------------------------------
                         slack                                  1.879    

Slack (MET) :             1.882ns  (required time - arrival time)
  Source:                 fsm17/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            C1_1/mem_reg[1][1][29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.099ns  (logic 1.265ns (24.809%)  route 3.834ns (75.191%))
  Logic Levels:           11  (CARRY8=1 LUT3=1 LUT5=2 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=9191, unset)         0.035     0.035    fsm17/clk
    SLICE_X22Y76         FDRE                                         r  fsm17/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y76         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.097     0.132 r  fsm17/out_reg[2]/Q
                         net (fo=18, routed)          0.271     0.403    fsm17/out_reg_n_0_[2]
    SLICE_X23Y75         LUT5 (Prop_H5LUT_SLICEL_I3_O)
                                                      0.118     0.521 r  fsm17/out[1]_i_5__10/O
                         net (fo=7, routed)           0.263     0.784    fsm6/mem[0][0][31]_i_34__0_0
    SLICE_X20Y74         LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.113     0.897 r  fsm6/mem[0][0][31]_i_21__2/O
                         net (fo=3, routed)           0.435     1.332    fsm5/mem_reg[2][3][31]_2
    SLICE_X16Y69         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.066     1.398 r  fsm5/mem[0][0][31]_i_8__7/O
                         net (fo=39, routed)          0.537     1.935    fsm6/mem[0][0][31]_i_5__3_0
    SLICE_X22Y57         LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.080     2.015 f  fsm6/mem[0][0][31]_i_34/O
                         net (fo=1, routed)           0.233     2.248    i0/out[0]_i_20
    SLICE_X22Y57         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.100     2.348 r  i0/mem[0][0][31]_i_14/O
                         net (fo=130, routed)         0.742     3.090    C1_1/out_reg[0]_i_10_1
    SLICE_X16Y61         LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.066     3.156 r  C1_1/out[24]_i_20/O
                         net (fo=1, routed)           0.016     3.172    C1_1/out[24]_i_20_n_0
    SLICE_X16Y61         MUXF7 (Prop_F7MUX_GH_SLICEM_I0_O)
                                                      0.086     3.258 r  C1_1/out_reg[24]_i_10/O
                         net (fo=2, routed)           0.000     3.258    C1_1/out_reg[24]_i_10_n_0
    SLICE_X16Y61         MUXF8 (Prop_F8MUX_TOP_SLICEM_I0_O)
                                                      0.028     3.286 r  C1_1/out_reg[24]_i_2__7/O
                         net (fo=3, routed)           0.607     3.893    add6/C1_1_read_data[24]
    SLICE_X20Y54         LUT3 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.150     4.043 r  add6/mem[0][0][31]_i_32/O
                         net (fo=1, routed)           0.014     4.057    add6/mem[0][0][31]_i_32_n_0
    SLICE_X20Y54         CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[5])
                                                      0.298     4.355 r  add6/mem_reg[0][0][31]_i_10/O[5]
                         net (fo=1, routed)           0.285     4.640    A_read0_0_1_00/out[29]
    SLICE_X18Y54         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.063     4.703 r  A_read0_0_1_00/mem[0][0][29]_i_1/O
                         net (fo=16, routed)          0.431     5.134    C1_1/D[29]
    SLICE_X17Y57         FDRE                                         r  C1_1/mem_reg[1][1][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=9191, unset)         0.024     7.024    C1_1/clk
    SLICE_X17Y57         FDRE                                         r  C1_1/mem_reg[1][1][29]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X17Y57         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.027     7.016    C1_1/mem_reg[1][1][29]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -5.134    
  -------------------------------------------------------------------
                         slack                                  1.882    

Slack (MET) :             1.886ns  (required time - arrival time)
  Source:                 fsm17/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            C1_1/mem_reg[1][2][29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.095ns  (logic 1.265ns (24.828%)  route 3.830ns (75.172%))
  Logic Levels:           11  (CARRY8=1 LUT3=1 LUT5=2 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=9191, unset)         0.035     0.035    fsm17/clk
    SLICE_X22Y76         FDRE                                         r  fsm17/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y76         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.097     0.132 r  fsm17/out_reg[2]/Q
                         net (fo=18, routed)          0.271     0.403    fsm17/out_reg_n_0_[2]
    SLICE_X23Y75         LUT5 (Prop_H5LUT_SLICEL_I3_O)
                                                      0.118     0.521 r  fsm17/out[1]_i_5__10/O
                         net (fo=7, routed)           0.263     0.784    fsm6/mem[0][0][31]_i_34__0_0
    SLICE_X20Y74         LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.113     0.897 r  fsm6/mem[0][0][31]_i_21__2/O
                         net (fo=3, routed)           0.435     1.332    fsm5/mem_reg[2][3][31]_2
    SLICE_X16Y69         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.066     1.398 r  fsm5/mem[0][0][31]_i_8__7/O
                         net (fo=39, routed)          0.537     1.935    fsm6/mem[0][0][31]_i_5__3_0
    SLICE_X22Y57         LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.080     2.015 f  fsm6/mem[0][0][31]_i_34/O
                         net (fo=1, routed)           0.233     2.248    i0/out[0]_i_20
    SLICE_X22Y57         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.100     2.348 r  i0/mem[0][0][31]_i_14/O
                         net (fo=130, routed)         0.742     3.090    C1_1/out_reg[0]_i_10_1
    SLICE_X16Y61         LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.066     3.156 r  C1_1/out[24]_i_20/O
                         net (fo=1, routed)           0.016     3.172    C1_1/out[24]_i_20_n_0
    SLICE_X16Y61         MUXF7 (Prop_F7MUX_GH_SLICEM_I0_O)
                                                      0.086     3.258 r  C1_1/out_reg[24]_i_10/O
                         net (fo=2, routed)           0.000     3.258    C1_1/out_reg[24]_i_10_n_0
    SLICE_X16Y61         MUXF8 (Prop_F8MUX_TOP_SLICEM_I0_O)
                                                      0.028     3.286 r  C1_1/out_reg[24]_i_2__7/O
                         net (fo=3, routed)           0.607     3.893    add6/C1_1_read_data[24]
    SLICE_X20Y54         LUT3 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.150     4.043 r  add6/mem[0][0][31]_i_32/O
                         net (fo=1, routed)           0.014     4.057    add6/mem[0][0][31]_i_32_n_0
    SLICE_X20Y54         CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[5])
                                                      0.298     4.355 r  add6/mem_reg[0][0][31]_i_10/O[5]
                         net (fo=1, routed)           0.285     4.640    A_read0_0_1_00/out[29]
    SLICE_X18Y54         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.063     4.703 r  A_read0_0_1_00/mem[0][0][29]_i_1/O
                         net (fo=16, routed)          0.427     5.130    C1_1/D[29]
    SLICE_X17Y58         FDRE                                         r  C1_1/mem_reg[1][2][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=9191, unset)         0.024     7.024    C1_1/clk
    SLICE_X17Y58         FDRE                                         r  C1_1/mem_reg[1][2][29]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X17Y58         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.027     7.016    C1_1/mem_reg[1][2][29]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -5.130    
  -------------------------------------------------------------------
                         slack                                  1.886    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 mult_pipe16/out_tmp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe16/out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.039ns (41.489%)  route 0.055ns (58.511%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=9191, unset)         0.013     0.013    mult_pipe16/clk
    SLICE_X22Y49         FDRE                                         r  mult_pipe16/out_tmp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y49         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  mult_pipe16/out_tmp_reg[1]/Q
                         net (fo=1, routed)           0.055     0.107    mult_pipe16/p_1_in[1]
    SLICE_X23Y49         FDRE                                         r  mult_pipe16/out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=9191, unset)         0.019     0.019    mult_pipe16/clk
    SLICE_X23Y49         FDRE                                         r  mult_pipe16/out_reg[1]/C
                         clock pessimism              0.000     0.019    
    SLICE_X23Y49         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     0.066    mult_pipe16/out_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.107    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 par_done_reg51/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            par_done_reg51/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.054ns (57.447%)  route 0.040ns (42.553%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=9191, unset)         0.012     0.012    par_done_reg51/clk
    SLICE_X23Y71         FDRE                                         r  par_done_reg51/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y71         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  par_done_reg51/out_reg[0]/Q
                         net (fo=3, routed)           0.025     0.076    fsm15/par_done_reg51_out
    SLICE_X23Y71         LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.015     0.091 r  fsm15/out[0]_i_1__132/O
                         net (fo=1, routed)           0.015     0.106    par_done_reg51/out_reg[0]_0
    SLICE_X23Y71         FDRE                                         r  par_done_reg51/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=9191, unset)         0.018     0.018    par_done_reg51/clk
    SLICE_X23Y71         FDRE                                         r  par_done_reg51/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X23Y71         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    par_done_reg51/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 bin_read5_0/out_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            v_0_0_00/out_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.039ns (40.206%)  route 0.058ns (59.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=9191, unset)         0.012     0.012    bin_read5_0/clk
    SLICE_X36Y73         FDRE                                         r  bin_read5_0/out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y73         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bin_read5_0/out_reg[27]/Q
                         net (fo=1, routed)           0.058     0.109    v_0_0_00/out_reg[27]_1
    SLICE_X36Y73         FDRE                                         r  v_0_0_00/out_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=9191, unset)         0.019     0.019    v_0_0_00/clk
    SLICE_X36Y73         FDRE                                         r  v_0_0_00/out_reg[27]/C
                         clock pessimism              0.000     0.019    
    SLICE_X36Y73         FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.047     0.066    v_0_0_00/out_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 mult_pipe3/out_tmp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe3/out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.039ns (40.206%)  route 0.058ns (59.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=9191, unset)         0.013     0.013    mult_pipe3/clk
    SLICE_X18Y47         FDRE                                         r  mult_pipe3/out_tmp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y47         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  mult_pipe3/out_tmp_reg[4]/Q
                         net (fo=1, routed)           0.058     0.110    mult_pipe3/p_1_in[4]
    SLICE_X18Y48         FDRE                                         r  mult_pipe3/out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=9191, unset)         0.019     0.019    mult_pipe3/clk
    SLICE_X18Y48         FDRE                                         r  mult_pipe3/out_reg[4]/C
                         clock pessimism              0.000     0.019    
    SLICE_X18Y48         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     0.066    mult_pipe3/out_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 par_done_reg17/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            par_reset3/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.053ns (54.639%)  route 0.044ns (45.361%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=9191, unset)         0.012     0.012    par_done_reg17/clk
    SLICE_X22Y74         FDRE                                         r  par_done_reg17/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y74         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  par_done_reg17/out_reg[0]/Q
                         net (fo=3, routed)           0.028     0.079    fsm6/par_done_reg17_out
    SLICE_X22Y74         LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.014     0.093 r  fsm6/out[0]_i_1__163/O
                         net (fo=1, routed)           0.016     0.109    par_reset3/out_reg[0]_0
    SLICE_X22Y74         FDRE                                         r  par_reset3/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=9191, unset)         0.018     0.018    par_reset3/clk
    SLICE_X22Y74         FDRE                                         r  par_reset3/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X22Y74         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    par_reset3/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 bin_read5_0/out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            v_0_0_00/out_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.040ns (40.816%)  route 0.058ns (59.184%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=9191, unset)         0.013     0.013    bin_read5_0/clk
    SLICE_X36Y74         FDRE                                         r  bin_read5_0/out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y74         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.040     0.053 r  bin_read5_0/out_reg[31]/Q
                         net (fo=1, routed)           0.058     0.111    v_0_0_00/out_reg[31]_1
    SLICE_X36Y73         FDRE                                         r  v_0_0_00/out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=9191, unset)         0.018     0.018    v_0_0_00/clk
    SLICE_X36Y73         FDRE                                         r  v_0_0_00/out_reg[31]/C
                         clock pessimism              0.000     0.018    
    SLICE_X36Y73         FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.047     0.065    v_0_0_00/out_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 cond_computed6/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            cond_computed6/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.054ns (55.102%)  route 0.044ns (44.898%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=9191, unset)         0.013     0.013    cond_computed6/clk
    SLICE_X17Y71         FDRE                                         r  cond_computed6/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y71         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  cond_computed6/out_reg[0]/Q
                         net (fo=4, routed)           0.027     0.079    cond_computed6/cond_computed6_out
    SLICE_X17Y71         LUT4 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.015     0.094 r  cond_computed6/out[0]_i_1__64/O
                         net (fo=1, routed)           0.017     0.111    cond_computed6/out[0]_i_1__64_n_0
    SLICE_X17Y71         FDRE                                         r  cond_computed6/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=9191, unset)         0.019     0.019    cond_computed6/clk
    SLICE_X17Y71         FDRE                                         r  cond_computed6/out_reg[0]/C
                         clock pessimism              0.000     0.019    
    SLICE_X17Y71         FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     0.065    cond_computed6/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 par_done_reg17/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            par_done_reg17/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.053ns (54.082%)  route 0.045ns (45.918%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=9191, unset)         0.012     0.012    par_done_reg17/clk
    SLICE_X22Y74         FDRE                                         r  par_done_reg17/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y74         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  par_done_reg17/out_reg[0]/Q
                         net (fo=3, routed)           0.028     0.079    fsm6/par_done_reg17_out
    SLICE_X22Y74         LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.014     0.093 r  fsm6/out[0]_i_1__96/O
                         net (fo=1, routed)           0.017     0.110    par_done_reg17/out_reg[0]_0
    SLICE_X22Y74         FDRE                                         r  par_done_reg17/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=9191, unset)         0.018     0.018    par_done_reg17/clk
    SLICE_X22Y74         FDRE                                         r  par_done_reg17/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X22Y74         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.064    par_done_reg17/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 cond_computed17/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            cond_computed17/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.053ns (54.082%)  route 0.045ns (45.918%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=9191, unset)         0.012     0.012    cond_computed17/clk
    SLICE_X17Y74         FDRE                                         r  cond_computed17/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y74         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  cond_computed17/out_reg[0]/Q
                         net (fo=4, routed)           0.029     0.080    cond_computed17/cond_computed17_out
    SLICE_X17Y74         LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.014     0.094 r  cond_computed17/out[0]_i_1__139/O
                         net (fo=1, routed)           0.016     0.110    cond_computed17/out[0]_i_1__139_n_0
    SLICE_X17Y74         FDRE                                         r  cond_computed17/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=9191, unset)         0.018     0.018    cond_computed17/clk
    SLICE_X17Y74         FDRE                                         r  cond_computed17/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X17Y74         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    cond_computed17/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 cond_computed19/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            cond_computed19/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.054ns (55.102%)  route 0.044ns (44.898%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=9191, unset)         0.012     0.012    cond_computed19/clk
    SLICE_X17Y75         FDRE                                         r  cond_computed19/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y75         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  cond_computed19/out_reg[0]/Q
                         net (fo=4, routed)           0.029     0.080    par_done_reg54/cond_computed19_out
    SLICE_X17Y75         LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.015     0.095 r  par_done_reg54/out[0]_i_1__145/O
                         net (fo=1, routed)           0.015     0.110    cond_computed19/out_reg[0]_0
    SLICE_X17Y75         FDRE                                         r  cond_computed19/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=9191, unset)         0.018     0.018    cond_computed19/clk
    SLICE_X17Y75         FDRE                                         r  cond_computed19/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X17Y75         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    cond_computed19/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  0.046    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X1Y20  mult_pipe3/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X1Y40  mult_pipe18/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y15  mult_pipe17/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X1Y34  mult_pipe14/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y30  mult_pipe13/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y36  mult_pipe7/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y39  mult_pipe10/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y40  mult_pipe6/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X0Y24  mult_pipe1/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X1Y19  mult_pipe3/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X18Y77   A0_0/done_reg/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X18Y77   A0_0/done_reg/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X22Y77   A0_0/mem_reg[0][0][0]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X15Y80   A0_0/mem_reg[0][0][10]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X15Y80   A0_0/mem_reg[0][0][10]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X23Y80   A0_0/mem_reg[0][0][11]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X23Y80   A0_0/mem_reg[0][0][11]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X22Y77   A0_0/mem_reg[0][0][12]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X16Y83   A0_0/mem_reg[0][0][13]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X17Y79   A0_0/mem_reg[0][0][14]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X18Y77   A0_0/done_reg/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X18Y77   A0_0/done_reg/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X22Y77   A0_0/mem_reg[0][0][0]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X22Y77   A0_0/mem_reg[0][0][0]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X15Y80   A0_0/mem_reg[0][0][10]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X15Y80   A0_0/mem_reg[0][0][10]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X23Y80   A0_0/mem_reg[0][0][11]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X23Y80   A0_0/mem_reg[0][0][11]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X22Y77   A0_0/mem_reg[0][0][12]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X22Y77   A0_0/mem_reg[0][0][12]/C



