{"name":"CalculatorProject","timePeriod":500,"clockEnabled":true,"projectId":"z9ORiZk0UOkQNYrtJFsz","focussedCircuit":17948582942,"orderedTabs":["17948582942"],"scopes":[{"layout":{"width":100,"height":40,"title_x":50,"title_y":13,"titleEnabled":true},"verilogMetadata":{"isVerilogCircuit":false,"isMainCircuit":false,"code":"// Write Some Verilog Code Here!","subCircuitScopeIds":[]},"allNodes":[],"id":17948582942,"name":"Main","restrictedCircuitElementsUsed":[],"nodes":[]}]}