Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Apr 20 12:33:18 2021
| Host         : DESKTOP-N24P1LS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file System_wrapper_timing_summary_routed.rpt -pb System_wrapper_timing_summary_routed.pb -rpx System_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : System_wrapper
| Device       : 7z007s-clg225
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (70)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (102)
5. checking no_input_delay (0)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (70)
-------------------------
 There are 70 register/latch pins with no clock driven by root clock pin: System_i/AXIS_I2S_Transmitter/U0/SCLK_Int_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (102)
--------------------------------------------------
 There are 102 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     10.054        0.000                      0                 6763        0.049        0.000                      0                 6731        2.000        0.000                       0                  2863  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                          Waveform(ns)         Period(ns)      Frequency(MHz)
-----                          ------------         ----------      --------------
Clock125                       {0.000 4.000}        8.000           125.000         
  ClkAudio_System_clk_wiz_0_0  {0.000 40.690}       81.380          12.288          
  clkfbout_System_clk_wiz_0_0  {0.000 28.000}       56.000          17.857          
clk_fpga_0                     {0.000 10.000}       20.000          50.000          
clk_fpga_1                     {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
Clock125                                                                                                                                                                         2.000        0.000                       0                     1  
  ClkAudio_System_clk_wiz_0_0       76.093        0.000                      0                  207        0.117        0.000                      0                  207       39.710        0.000                       0                   198  
  clkfbout_System_clk_wiz_0_0                                                                                                                                                   44.000        0.000                       0                     3  
clk_fpga_0                          10.054        0.000                      0                 6524        0.049        0.000                      0                 6524        7.500        0.000                       0                  2661  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                   To Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                   --------                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0                   ClkAudio_System_clk_wiz_0_0       18.607        0.000                      0                   32                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  Clock125
  To Clock:  Clock125

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Clock125
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { Clock125 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y0  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  ClkAudio_System_clk_wiz_0_0
  To Clock:  ClkAudio_System_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       76.093ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.117ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       39.710ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             76.093ns  (required time - arrival time)
  Source:                 System_i/AXIS_I2S_Transmitter/U0/Counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ClkAudio_System_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            System_i/AXIS_I2S_Transmitter/U0/Counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by ClkAudio_System_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             ClkAudio_System_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (ClkAudio_System_clk_wiz_0_0 rise@81.380ns - ClkAudio_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.434ns  (logic 1.993ns (44.947%)  route 2.441ns (55.053%))
  Logic Levels:           7  (CARRY4=5 LUT2=2)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.376ns = ( 80.004 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.719ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.474ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkAudio_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L12                                               0.000     0.000 r  Clock125 (IN)
                         net (fo=0)                   0.000     0.000    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    L12                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_System_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.250 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.490    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/ClkAudio_System_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.389 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=197, routed)         1.670    -0.719    System_i/AXIS_I2S_Transmitter/U0/MCLK
    SLICE_X22Y49         FDRE                                         r  System_i/AXIS_I2S_Transmitter/U0/Counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y49         FDRE (Prop_fdre_C_Q)         0.456    -0.263 f  System_i/AXIS_I2S_Transmitter/U0/Counter_reg[3]/Q
                         net (fo=2, routed)           0.827     0.564    System_i/AXIS_I2S_Transmitter/U0/Counter_reg[3]
    SLICE_X23Y51         LUT2 (Prop_lut2_I1_O)        0.124     0.688 r  System_i/AXIS_I2S_Transmitter/U0/Counter1_carry_i_4/O
                         net (fo=1, routed)           0.000     0.688    System_i/AXIS_I2S_Transmitter/U0/Counter1_carry_i_4_n_0
    SLICE_X23Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.238 r  System_i/AXIS_I2S_Transmitter/U0/Counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.238    System_i/AXIS_I2S_Transmitter/U0/Counter1_carry_n_0
    SLICE_X23Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.352 r  System_i/AXIS_I2S_Transmitter/U0/Counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.352    System_i/AXIS_I2S_Transmitter/U0/Counter1_carry__0_n_0
    SLICE_X23Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.466 r  System_i/AXIS_I2S_Transmitter/U0/Counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.466    System_i/AXIS_I2S_Transmitter/U0/Counter1_carry__1_n_0
    SLICE_X23Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.580 r  System_i/AXIS_I2S_Transmitter/U0/Counter1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.580    System_i/AXIS_I2S_Transmitter/U0/Counter1
    SLICE_X23Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.802 r  System_i/AXIS_I2S_Transmitter/U0/Counter1_carry__3/O[0]
                         net (fo=2, routed)           0.752     2.554    System_i/AXIS_I2S_Transmitter/U0/Counter1_carry__3_n_7
    SLICE_X24Y52         LUT2 (Prop_lut2_I0_O)        0.299     2.853 r  System_i/AXIS_I2S_Transmitter/U0/Counter[0]_i_1/O
                         net (fo=32, routed)          0.862     3.715    System_i/AXIS_I2S_Transmitter/U0/Counter[0]_i_1_n_0
    SLICE_X22Y50         FDRE                                         r  System_i/AXIS_I2S_Transmitter/U0/Counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock ClkAudio_System_clk_wiz_0_0 rise edge)
                                                     81.380    81.380 r  
    L12                                               0.000    81.380 r  Clock125 (IN)
                         net (fo=0)                   0.000    81.380    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    L12                  IBUF (Prop_ibuf_I_O)         1.405    82.785 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.947    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_System_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    76.828 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    78.427    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/ClkAudio_System_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    78.518 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=197, routed)         1.486    80.004    System_i/AXIS_I2S_Transmitter/U0/MCLK
    SLICE_X22Y50         FDRE                                         r  System_i/AXIS_I2S_Transmitter/U0/Counter_reg[4]/C
                         clock pessimism              0.473    80.477    
                         clock uncertainty           -0.240    80.237    
    SLICE_X22Y50         FDRE (Setup_fdre_C_R)       -0.429    79.808    System_i/AXIS_I2S_Transmitter/U0/Counter_reg[4]
  -------------------------------------------------------------------
                         required time                         79.808    
                         arrival time                          -3.715    
  -------------------------------------------------------------------
                         slack                                 76.093    

Slack (MET) :             76.093ns  (required time - arrival time)
  Source:                 System_i/AXIS_I2S_Transmitter/U0/Counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ClkAudio_System_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            System_i/AXIS_I2S_Transmitter/U0/Counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by ClkAudio_System_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             ClkAudio_System_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (ClkAudio_System_clk_wiz_0_0 rise@81.380ns - ClkAudio_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.434ns  (logic 1.993ns (44.947%)  route 2.441ns (55.053%))
  Logic Levels:           7  (CARRY4=5 LUT2=2)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.376ns = ( 80.004 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.719ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.474ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkAudio_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L12                                               0.000     0.000 r  Clock125 (IN)
                         net (fo=0)                   0.000     0.000    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    L12                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_System_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.250 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.490    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/ClkAudio_System_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.389 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=197, routed)         1.670    -0.719    System_i/AXIS_I2S_Transmitter/U0/MCLK
    SLICE_X22Y49         FDRE                                         r  System_i/AXIS_I2S_Transmitter/U0/Counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y49         FDRE (Prop_fdre_C_Q)         0.456    -0.263 f  System_i/AXIS_I2S_Transmitter/U0/Counter_reg[3]/Q
                         net (fo=2, routed)           0.827     0.564    System_i/AXIS_I2S_Transmitter/U0/Counter_reg[3]
    SLICE_X23Y51         LUT2 (Prop_lut2_I1_O)        0.124     0.688 r  System_i/AXIS_I2S_Transmitter/U0/Counter1_carry_i_4/O
                         net (fo=1, routed)           0.000     0.688    System_i/AXIS_I2S_Transmitter/U0/Counter1_carry_i_4_n_0
    SLICE_X23Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.238 r  System_i/AXIS_I2S_Transmitter/U0/Counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.238    System_i/AXIS_I2S_Transmitter/U0/Counter1_carry_n_0
    SLICE_X23Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.352 r  System_i/AXIS_I2S_Transmitter/U0/Counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.352    System_i/AXIS_I2S_Transmitter/U0/Counter1_carry__0_n_0
    SLICE_X23Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.466 r  System_i/AXIS_I2S_Transmitter/U0/Counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.466    System_i/AXIS_I2S_Transmitter/U0/Counter1_carry__1_n_0
    SLICE_X23Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.580 r  System_i/AXIS_I2S_Transmitter/U0/Counter1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.580    System_i/AXIS_I2S_Transmitter/U0/Counter1
    SLICE_X23Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.802 r  System_i/AXIS_I2S_Transmitter/U0/Counter1_carry__3/O[0]
                         net (fo=2, routed)           0.752     2.554    System_i/AXIS_I2S_Transmitter/U0/Counter1_carry__3_n_7
    SLICE_X24Y52         LUT2 (Prop_lut2_I0_O)        0.299     2.853 r  System_i/AXIS_I2S_Transmitter/U0/Counter[0]_i_1/O
                         net (fo=32, routed)          0.862     3.715    System_i/AXIS_I2S_Transmitter/U0/Counter[0]_i_1_n_0
    SLICE_X22Y50         FDRE                                         r  System_i/AXIS_I2S_Transmitter/U0/Counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock ClkAudio_System_clk_wiz_0_0 rise edge)
                                                     81.380    81.380 r  
    L12                                               0.000    81.380 r  Clock125 (IN)
                         net (fo=0)                   0.000    81.380    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    L12                  IBUF (Prop_ibuf_I_O)         1.405    82.785 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.947    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_System_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    76.828 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    78.427    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/ClkAudio_System_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    78.518 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=197, routed)         1.486    80.004    System_i/AXIS_I2S_Transmitter/U0/MCLK
    SLICE_X22Y50         FDRE                                         r  System_i/AXIS_I2S_Transmitter/U0/Counter_reg[5]/C
                         clock pessimism              0.473    80.477    
                         clock uncertainty           -0.240    80.237    
    SLICE_X22Y50         FDRE (Setup_fdre_C_R)       -0.429    79.808    System_i/AXIS_I2S_Transmitter/U0/Counter_reg[5]
  -------------------------------------------------------------------
                         required time                         79.808    
                         arrival time                          -3.715    
  -------------------------------------------------------------------
                         slack                                 76.093    

Slack (MET) :             76.093ns  (required time - arrival time)
  Source:                 System_i/AXIS_I2S_Transmitter/U0/Counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ClkAudio_System_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            System_i/AXIS_I2S_Transmitter/U0/Counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by ClkAudio_System_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             ClkAudio_System_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (ClkAudio_System_clk_wiz_0_0 rise@81.380ns - ClkAudio_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.434ns  (logic 1.993ns (44.947%)  route 2.441ns (55.053%))
  Logic Levels:           7  (CARRY4=5 LUT2=2)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.376ns = ( 80.004 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.719ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.474ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkAudio_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L12                                               0.000     0.000 r  Clock125 (IN)
                         net (fo=0)                   0.000     0.000    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    L12                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_System_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.250 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.490    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/ClkAudio_System_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.389 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=197, routed)         1.670    -0.719    System_i/AXIS_I2S_Transmitter/U0/MCLK
    SLICE_X22Y49         FDRE                                         r  System_i/AXIS_I2S_Transmitter/U0/Counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y49         FDRE (Prop_fdre_C_Q)         0.456    -0.263 f  System_i/AXIS_I2S_Transmitter/U0/Counter_reg[3]/Q
                         net (fo=2, routed)           0.827     0.564    System_i/AXIS_I2S_Transmitter/U0/Counter_reg[3]
    SLICE_X23Y51         LUT2 (Prop_lut2_I1_O)        0.124     0.688 r  System_i/AXIS_I2S_Transmitter/U0/Counter1_carry_i_4/O
                         net (fo=1, routed)           0.000     0.688    System_i/AXIS_I2S_Transmitter/U0/Counter1_carry_i_4_n_0
    SLICE_X23Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.238 r  System_i/AXIS_I2S_Transmitter/U0/Counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.238    System_i/AXIS_I2S_Transmitter/U0/Counter1_carry_n_0
    SLICE_X23Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.352 r  System_i/AXIS_I2S_Transmitter/U0/Counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.352    System_i/AXIS_I2S_Transmitter/U0/Counter1_carry__0_n_0
    SLICE_X23Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.466 r  System_i/AXIS_I2S_Transmitter/U0/Counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.466    System_i/AXIS_I2S_Transmitter/U0/Counter1_carry__1_n_0
    SLICE_X23Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.580 r  System_i/AXIS_I2S_Transmitter/U0/Counter1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.580    System_i/AXIS_I2S_Transmitter/U0/Counter1
    SLICE_X23Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.802 r  System_i/AXIS_I2S_Transmitter/U0/Counter1_carry__3/O[0]
                         net (fo=2, routed)           0.752     2.554    System_i/AXIS_I2S_Transmitter/U0/Counter1_carry__3_n_7
    SLICE_X24Y52         LUT2 (Prop_lut2_I0_O)        0.299     2.853 r  System_i/AXIS_I2S_Transmitter/U0/Counter[0]_i_1/O
                         net (fo=32, routed)          0.862     3.715    System_i/AXIS_I2S_Transmitter/U0/Counter[0]_i_1_n_0
    SLICE_X22Y50         FDRE                                         r  System_i/AXIS_I2S_Transmitter/U0/Counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock ClkAudio_System_clk_wiz_0_0 rise edge)
                                                     81.380    81.380 r  
    L12                                               0.000    81.380 r  Clock125 (IN)
                         net (fo=0)                   0.000    81.380    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    L12                  IBUF (Prop_ibuf_I_O)         1.405    82.785 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.947    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_System_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    76.828 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    78.427    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/ClkAudio_System_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    78.518 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=197, routed)         1.486    80.004    System_i/AXIS_I2S_Transmitter/U0/MCLK
    SLICE_X22Y50         FDRE                                         r  System_i/AXIS_I2S_Transmitter/U0/Counter_reg[6]/C
                         clock pessimism              0.473    80.477    
                         clock uncertainty           -0.240    80.237    
    SLICE_X22Y50         FDRE (Setup_fdre_C_R)       -0.429    79.808    System_i/AXIS_I2S_Transmitter/U0/Counter_reg[6]
  -------------------------------------------------------------------
                         required time                         79.808    
                         arrival time                          -3.715    
  -------------------------------------------------------------------
                         slack                                 76.093    

Slack (MET) :             76.093ns  (required time - arrival time)
  Source:                 System_i/AXIS_I2S_Transmitter/U0/Counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ClkAudio_System_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            System_i/AXIS_I2S_Transmitter/U0/Counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by ClkAudio_System_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             ClkAudio_System_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (ClkAudio_System_clk_wiz_0_0 rise@81.380ns - ClkAudio_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.434ns  (logic 1.993ns (44.947%)  route 2.441ns (55.053%))
  Logic Levels:           7  (CARRY4=5 LUT2=2)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.376ns = ( 80.004 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.719ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.474ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkAudio_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L12                                               0.000     0.000 r  Clock125 (IN)
                         net (fo=0)                   0.000     0.000    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    L12                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_System_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.250 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.490    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/ClkAudio_System_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.389 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=197, routed)         1.670    -0.719    System_i/AXIS_I2S_Transmitter/U0/MCLK
    SLICE_X22Y49         FDRE                                         r  System_i/AXIS_I2S_Transmitter/U0/Counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y49         FDRE (Prop_fdre_C_Q)         0.456    -0.263 f  System_i/AXIS_I2S_Transmitter/U0/Counter_reg[3]/Q
                         net (fo=2, routed)           0.827     0.564    System_i/AXIS_I2S_Transmitter/U0/Counter_reg[3]
    SLICE_X23Y51         LUT2 (Prop_lut2_I1_O)        0.124     0.688 r  System_i/AXIS_I2S_Transmitter/U0/Counter1_carry_i_4/O
                         net (fo=1, routed)           0.000     0.688    System_i/AXIS_I2S_Transmitter/U0/Counter1_carry_i_4_n_0
    SLICE_X23Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.238 r  System_i/AXIS_I2S_Transmitter/U0/Counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.238    System_i/AXIS_I2S_Transmitter/U0/Counter1_carry_n_0
    SLICE_X23Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.352 r  System_i/AXIS_I2S_Transmitter/U0/Counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.352    System_i/AXIS_I2S_Transmitter/U0/Counter1_carry__0_n_0
    SLICE_X23Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.466 r  System_i/AXIS_I2S_Transmitter/U0/Counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.466    System_i/AXIS_I2S_Transmitter/U0/Counter1_carry__1_n_0
    SLICE_X23Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.580 r  System_i/AXIS_I2S_Transmitter/U0/Counter1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.580    System_i/AXIS_I2S_Transmitter/U0/Counter1
    SLICE_X23Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.802 r  System_i/AXIS_I2S_Transmitter/U0/Counter1_carry__3/O[0]
                         net (fo=2, routed)           0.752     2.554    System_i/AXIS_I2S_Transmitter/U0/Counter1_carry__3_n_7
    SLICE_X24Y52         LUT2 (Prop_lut2_I0_O)        0.299     2.853 r  System_i/AXIS_I2S_Transmitter/U0/Counter[0]_i_1/O
                         net (fo=32, routed)          0.862     3.715    System_i/AXIS_I2S_Transmitter/U0/Counter[0]_i_1_n_0
    SLICE_X22Y50         FDRE                                         r  System_i/AXIS_I2S_Transmitter/U0/Counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock ClkAudio_System_clk_wiz_0_0 rise edge)
                                                     81.380    81.380 r  
    L12                                               0.000    81.380 r  Clock125 (IN)
                         net (fo=0)                   0.000    81.380    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    L12                  IBUF (Prop_ibuf_I_O)         1.405    82.785 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.947    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_System_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    76.828 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    78.427    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/ClkAudio_System_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    78.518 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=197, routed)         1.486    80.004    System_i/AXIS_I2S_Transmitter/U0/MCLK
    SLICE_X22Y50         FDRE                                         r  System_i/AXIS_I2S_Transmitter/U0/Counter_reg[7]/C
                         clock pessimism              0.473    80.477    
                         clock uncertainty           -0.240    80.237    
    SLICE_X22Y50         FDRE (Setup_fdre_C_R)       -0.429    79.808    System_i/AXIS_I2S_Transmitter/U0/Counter_reg[7]
  -------------------------------------------------------------------
                         required time                         79.808    
                         arrival time                          -3.715    
  -------------------------------------------------------------------
                         slack                                 76.093    

Slack (MET) :             76.151ns  (required time - arrival time)
  Source:                 System_i/AXIS_I2S_Transmitter/U0/Counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ClkAudio_System_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            System_i/AXIS_I2S_Transmitter/U0/Counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by ClkAudio_System_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             ClkAudio_System_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (ClkAudio_System_clk_wiz_0_0 rise@81.380ns - ClkAudio_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.376ns  (logic 1.993ns (45.549%)  route 2.383ns (54.451%))
  Logic Levels:           7  (CARRY4=5 LUT2=2)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.377ns = ( 80.003 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.719ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.474ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkAudio_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L12                                               0.000     0.000 r  Clock125 (IN)
                         net (fo=0)                   0.000     0.000    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    L12                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_System_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.250 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.490    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/ClkAudio_System_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.389 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=197, routed)         1.670    -0.719    System_i/AXIS_I2S_Transmitter/U0/MCLK
    SLICE_X22Y49         FDRE                                         r  System_i/AXIS_I2S_Transmitter/U0/Counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y49         FDRE (Prop_fdre_C_Q)         0.456    -0.263 f  System_i/AXIS_I2S_Transmitter/U0/Counter_reg[3]/Q
                         net (fo=2, routed)           0.827     0.564    System_i/AXIS_I2S_Transmitter/U0/Counter_reg[3]
    SLICE_X23Y51         LUT2 (Prop_lut2_I1_O)        0.124     0.688 r  System_i/AXIS_I2S_Transmitter/U0/Counter1_carry_i_4/O
                         net (fo=1, routed)           0.000     0.688    System_i/AXIS_I2S_Transmitter/U0/Counter1_carry_i_4_n_0
    SLICE_X23Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.238 r  System_i/AXIS_I2S_Transmitter/U0/Counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.238    System_i/AXIS_I2S_Transmitter/U0/Counter1_carry_n_0
    SLICE_X23Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.352 r  System_i/AXIS_I2S_Transmitter/U0/Counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.352    System_i/AXIS_I2S_Transmitter/U0/Counter1_carry__0_n_0
    SLICE_X23Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.466 r  System_i/AXIS_I2S_Transmitter/U0/Counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.466    System_i/AXIS_I2S_Transmitter/U0/Counter1_carry__1_n_0
    SLICE_X23Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.580 r  System_i/AXIS_I2S_Transmitter/U0/Counter1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.580    System_i/AXIS_I2S_Transmitter/U0/Counter1
    SLICE_X23Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.802 r  System_i/AXIS_I2S_Transmitter/U0/Counter1_carry__3/O[0]
                         net (fo=2, routed)           0.752     2.554    System_i/AXIS_I2S_Transmitter/U0/Counter1_carry__3_n_7
    SLICE_X24Y52         LUT2 (Prop_lut2_I0_O)        0.299     2.853 r  System_i/AXIS_I2S_Transmitter/U0/Counter[0]_i_1/O
                         net (fo=32, routed)          0.804     3.657    System_i/AXIS_I2S_Transmitter/U0/Counter[0]_i_1_n_0
    SLICE_X22Y55         FDRE                                         r  System_i/AXIS_I2S_Transmitter/U0/Counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock ClkAudio_System_clk_wiz_0_0 rise edge)
                                                     81.380    81.380 r  
    L12                                               0.000    81.380 r  Clock125 (IN)
                         net (fo=0)                   0.000    81.380    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    L12                  IBUF (Prop_ibuf_I_O)         1.405    82.785 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.947    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_System_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    76.828 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    78.427    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/ClkAudio_System_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    78.518 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=197, routed)         1.485    80.003    System_i/AXIS_I2S_Transmitter/U0/MCLK
    SLICE_X22Y55         FDRE                                         r  System_i/AXIS_I2S_Transmitter/U0/Counter_reg[24]/C
                         clock pessimism              0.473    80.476    
                         clock uncertainty           -0.240    80.236    
    SLICE_X22Y55         FDRE (Setup_fdre_C_R)       -0.429    79.807    System_i/AXIS_I2S_Transmitter/U0/Counter_reg[24]
  -------------------------------------------------------------------
                         required time                         79.807    
                         arrival time                          -3.657    
  -------------------------------------------------------------------
                         slack                                 76.151    

Slack (MET) :             76.151ns  (required time - arrival time)
  Source:                 System_i/AXIS_I2S_Transmitter/U0/Counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ClkAudio_System_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            System_i/AXIS_I2S_Transmitter/U0/Counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by ClkAudio_System_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             ClkAudio_System_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (ClkAudio_System_clk_wiz_0_0 rise@81.380ns - ClkAudio_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.376ns  (logic 1.993ns (45.549%)  route 2.383ns (54.451%))
  Logic Levels:           7  (CARRY4=5 LUT2=2)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.377ns = ( 80.003 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.719ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.474ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkAudio_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L12                                               0.000     0.000 r  Clock125 (IN)
                         net (fo=0)                   0.000     0.000    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    L12                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_System_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.250 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.490    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/ClkAudio_System_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.389 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=197, routed)         1.670    -0.719    System_i/AXIS_I2S_Transmitter/U0/MCLK
    SLICE_X22Y49         FDRE                                         r  System_i/AXIS_I2S_Transmitter/U0/Counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y49         FDRE (Prop_fdre_C_Q)         0.456    -0.263 f  System_i/AXIS_I2S_Transmitter/U0/Counter_reg[3]/Q
                         net (fo=2, routed)           0.827     0.564    System_i/AXIS_I2S_Transmitter/U0/Counter_reg[3]
    SLICE_X23Y51         LUT2 (Prop_lut2_I1_O)        0.124     0.688 r  System_i/AXIS_I2S_Transmitter/U0/Counter1_carry_i_4/O
                         net (fo=1, routed)           0.000     0.688    System_i/AXIS_I2S_Transmitter/U0/Counter1_carry_i_4_n_0
    SLICE_X23Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.238 r  System_i/AXIS_I2S_Transmitter/U0/Counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.238    System_i/AXIS_I2S_Transmitter/U0/Counter1_carry_n_0
    SLICE_X23Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.352 r  System_i/AXIS_I2S_Transmitter/U0/Counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.352    System_i/AXIS_I2S_Transmitter/U0/Counter1_carry__0_n_0
    SLICE_X23Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.466 r  System_i/AXIS_I2S_Transmitter/U0/Counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.466    System_i/AXIS_I2S_Transmitter/U0/Counter1_carry__1_n_0
    SLICE_X23Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.580 r  System_i/AXIS_I2S_Transmitter/U0/Counter1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.580    System_i/AXIS_I2S_Transmitter/U0/Counter1
    SLICE_X23Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.802 r  System_i/AXIS_I2S_Transmitter/U0/Counter1_carry__3/O[0]
                         net (fo=2, routed)           0.752     2.554    System_i/AXIS_I2S_Transmitter/U0/Counter1_carry__3_n_7
    SLICE_X24Y52         LUT2 (Prop_lut2_I0_O)        0.299     2.853 r  System_i/AXIS_I2S_Transmitter/U0/Counter[0]_i_1/O
                         net (fo=32, routed)          0.804     3.657    System_i/AXIS_I2S_Transmitter/U0/Counter[0]_i_1_n_0
    SLICE_X22Y55         FDRE                                         r  System_i/AXIS_I2S_Transmitter/U0/Counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock ClkAudio_System_clk_wiz_0_0 rise edge)
                                                     81.380    81.380 r  
    L12                                               0.000    81.380 r  Clock125 (IN)
                         net (fo=0)                   0.000    81.380    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    L12                  IBUF (Prop_ibuf_I_O)         1.405    82.785 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.947    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_System_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    76.828 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    78.427    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/ClkAudio_System_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    78.518 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=197, routed)         1.485    80.003    System_i/AXIS_I2S_Transmitter/U0/MCLK
    SLICE_X22Y55         FDRE                                         r  System_i/AXIS_I2S_Transmitter/U0/Counter_reg[25]/C
                         clock pessimism              0.473    80.476    
                         clock uncertainty           -0.240    80.236    
    SLICE_X22Y55         FDRE (Setup_fdre_C_R)       -0.429    79.807    System_i/AXIS_I2S_Transmitter/U0/Counter_reg[25]
  -------------------------------------------------------------------
                         required time                         79.807    
                         arrival time                          -3.657    
  -------------------------------------------------------------------
                         slack                                 76.151    

Slack (MET) :             76.151ns  (required time - arrival time)
  Source:                 System_i/AXIS_I2S_Transmitter/U0/Counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ClkAudio_System_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            System_i/AXIS_I2S_Transmitter/U0/Counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by ClkAudio_System_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             ClkAudio_System_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (ClkAudio_System_clk_wiz_0_0 rise@81.380ns - ClkAudio_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.376ns  (logic 1.993ns (45.549%)  route 2.383ns (54.451%))
  Logic Levels:           7  (CARRY4=5 LUT2=2)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.377ns = ( 80.003 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.719ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.474ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkAudio_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L12                                               0.000     0.000 r  Clock125 (IN)
                         net (fo=0)                   0.000     0.000    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    L12                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_System_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.250 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.490    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/ClkAudio_System_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.389 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=197, routed)         1.670    -0.719    System_i/AXIS_I2S_Transmitter/U0/MCLK
    SLICE_X22Y49         FDRE                                         r  System_i/AXIS_I2S_Transmitter/U0/Counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y49         FDRE (Prop_fdre_C_Q)         0.456    -0.263 f  System_i/AXIS_I2S_Transmitter/U0/Counter_reg[3]/Q
                         net (fo=2, routed)           0.827     0.564    System_i/AXIS_I2S_Transmitter/U0/Counter_reg[3]
    SLICE_X23Y51         LUT2 (Prop_lut2_I1_O)        0.124     0.688 r  System_i/AXIS_I2S_Transmitter/U0/Counter1_carry_i_4/O
                         net (fo=1, routed)           0.000     0.688    System_i/AXIS_I2S_Transmitter/U0/Counter1_carry_i_4_n_0
    SLICE_X23Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.238 r  System_i/AXIS_I2S_Transmitter/U0/Counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.238    System_i/AXIS_I2S_Transmitter/U0/Counter1_carry_n_0
    SLICE_X23Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.352 r  System_i/AXIS_I2S_Transmitter/U0/Counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.352    System_i/AXIS_I2S_Transmitter/U0/Counter1_carry__0_n_0
    SLICE_X23Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.466 r  System_i/AXIS_I2S_Transmitter/U0/Counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.466    System_i/AXIS_I2S_Transmitter/U0/Counter1_carry__1_n_0
    SLICE_X23Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.580 r  System_i/AXIS_I2S_Transmitter/U0/Counter1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.580    System_i/AXIS_I2S_Transmitter/U0/Counter1
    SLICE_X23Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.802 r  System_i/AXIS_I2S_Transmitter/U0/Counter1_carry__3/O[0]
                         net (fo=2, routed)           0.752     2.554    System_i/AXIS_I2S_Transmitter/U0/Counter1_carry__3_n_7
    SLICE_X24Y52         LUT2 (Prop_lut2_I0_O)        0.299     2.853 r  System_i/AXIS_I2S_Transmitter/U0/Counter[0]_i_1/O
                         net (fo=32, routed)          0.804     3.657    System_i/AXIS_I2S_Transmitter/U0/Counter[0]_i_1_n_0
    SLICE_X22Y55         FDRE                                         r  System_i/AXIS_I2S_Transmitter/U0/Counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock ClkAudio_System_clk_wiz_0_0 rise edge)
                                                     81.380    81.380 r  
    L12                                               0.000    81.380 r  Clock125 (IN)
                         net (fo=0)                   0.000    81.380    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    L12                  IBUF (Prop_ibuf_I_O)         1.405    82.785 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.947    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_System_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    76.828 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    78.427    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/ClkAudio_System_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    78.518 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=197, routed)         1.485    80.003    System_i/AXIS_I2S_Transmitter/U0/MCLK
    SLICE_X22Y55         FDRE                                         r  System_i/AXIS_I2S_Transmitter/U0/Counter_reg[26]/C
                         clock pessimism              0.473    80.476    
                         clock uncertainty           -0.240    80.236    
    SLICE_X22Y55         FDRE (Setup_fdre_C_R)       -0.429    79.807    System_i/AXIS_I2S_Transmitter/U0/Counter_reg[26]
  -------------------------------------------------------------------
                         required time                         79.807    
                         arrival time                          -3.657    
  -------------------------------------------------------------------
                         slack                                 76.151    

Slack (MET) :             76.151ns  (required time - arrival time)
  Source:                 System_i/AXIS_I2S_Transmitter/U0/Counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ClkAudio_System_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            System_i/AXIS_I2S_Transmitter/U0/Counter_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by ClkAudio_System_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             ClkAudio_System_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (ClkAudio_System_clk_wiz_0_0 rise@81.380ns - ClkAudio_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.376ns  (logic 1.993ns (45.549%)  route 2.383ns (54.451%))
  Logic Levels:           7  (CARRY4=5 LUT2=2)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.377ns = ( 80.003 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.719ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.474ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkAudio_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L12                                               0.000     0.000 r  Clock125 (IN)
                         net (fo=0)                   0.000     0.000    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    L12                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_System_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.250 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.490    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/ClkAudio_System_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.389 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=197, routed)         1.670    -0.719    System_i/AXIS_I2S_Transmitter/U0/MCLK
    SLICE_X22Y49         FDRE                                         r  System_i/AXIS_I2S_Transmitter/U0/Counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y49         FDRE (Prop_fdre_C_Q)         0.456    -0.263 f  System_i/AXIS_I2S_Transmitter/U0/Counter_reg[3]/Q
                         net (fo=2, routed)           0.827     0.564    System_i/AXIS_I2S_Transmitter/U0/Counter_reg[3]
    SLICE_X23Y51         LUT2 (Prop_lut2_I1_O)        0.124     0.688 r  System_i/AXIS_I2S_Transmitter/U0/Counter1_carry_i_4/O
                         net (fo=1, routed)           0.000     0.688    System_i/AXIS_I2S_Transmitter/U0/Counter1_carry_i_4_n_0
    SLICE_X23Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.238 r  System_i/AXIS_I2S_Transmitter/U0/Counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.238    System_i/AXIS_I2S_Transmitter/U0/Counter1_carry_n_0
    SLICE_X23Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.352 r  System_i/AXIS_I2S_Transmitter/U0/Counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.352    System_i/AXIS_I2S_Transmitter/U0/Counter1_carry__0_n_0
    SLICE_X23Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.466 r  System_i/AXIS_I2S_Transmitter/U0/Counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.466    System_i/AXIS_I2S_Transmitter/U0/Counter1_carry__1_n_0
    SLICE_X23Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.580 r  System_i/AXIS_I2S_Transmitter/U0/Counter1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.580    System_i/AXIS_I2S_Transmitter/U0/Counter1
    SLICE_X23Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.802 r  System_i/AXIS_I2S_Transmitter/U0/Counter1_carry__3/O[0]
                         net (fo=2, routed)           0.752     2.554    System_i/AXIS_I2S_Transmitter/U0/Counter1_carry__3_n_7
    SLICE_X24Y52         LUT2 (Prop_lut2_I0_O)        0.299     2.853 r  System_i/AXIS_I2S_Transmitter/U0/Counter[0]_i_1/O
                         net (fo=32, routed)          0.804     3.657    System_i/AXIS_I2S_Transmitter/U0/Counter[0]_i_1_n_0
    SLICE_X22Y55         FDRE                                         r  System_i/AXIS_I2S_Transmitter/U0/Counter_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock ClkAudio_System_clk_wiz_0_0 rise edge)
                                                     81.380    81.380 r  
    L12                                               0.000    81.380 r  Clock125 (IN)
                         net (fo=0)                   0.000    81.380    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    L12                  IBUF (Prop_ibuf_I_O)         1.405    82.785 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.947    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_System_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    76.828 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    78.427    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/ClkAudio_System_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    78.518 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=197, routed)         1.485    80.003    System_i/AXIS_I2S_Transmitter/U0/MCLK
    SLICE_X22Y55         FDRE                                         r  System_i/AXIS_I2S_Transmitter/U0/Counter_reg[27]/C
                         clock pessimism              0.473    80.476    
                         clock uncertainty           -0.240    80.236    
    SLICE_X22Y55         FDRE (Setup_fdre_C_R)       -0.429    79.807    System_i/AXIS_I2S_Transmitter/U0/Counter_reg[27]
  -------------------------------------------------------------------
                         required time                         79.807    
                         arrival time                          -3.657    
  -------------------------------------------------------------------
                         slack                                 76.151    

Slack (MET) :             76.261ns  (required time - arrival time)
  Source:                 System_i/AXIS_I2S_Transmitter/U0/Counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by ClkAudio_System_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            System_i/AXIS_I2S_Transmitter/U0/Counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by ClkAudio_System_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             ClkAudio_System_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (ClkAudio_System_clk_wiz_0_0 rise@81.380ns - ClkAudio_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.288ns  (logic 1.879ns (43.816%)  route 2.409ns (56.184%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.365ns = ( 80.015 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.730ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.474ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkAudio_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L12                                               0.000     0.000 r  Clock125 (IN)
                         net (fo=0)                   0.000     0.000    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    L12                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_System_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.250 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.490    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/ClkAudio_System_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.389 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=197, routed)         1.659    -0.730    System_i/AXIS_I2S_Transmitter/U0/MCLK
    SLICE_X22Y51         FDRE                                         r  System_i/AXIS_I2S_Transmitter/U0/Counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y51         FDRE (Prop_fdre_C_Q)         0.456    -0.274 f  System_i/AXIS_I2S_Transmitter/U0/Counter_reg[11]/Q
                         net (fo=2, routed)           0.811     0.537    System_i/AXIS_I2S_Transmitter/U0/Counter_reg[11]
    SLICE_X23Y52         LUT2 (Prop_lut2_I1_O)        0.124     0.661 r  System_i/AXIS_I2S_Transmitter/U0/Counter1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     0.661    System_i/AXIS_I2S_Transmitter/U0/Counter1_carry__0_i_3_n_0
    SLICE_X23Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.211 r  System_i/AXIS_I2S_Transmitter/U0/Counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.211    System_i/AXIS_I2S_Transmitter/U0/Counter1_carry__0_n_0
    SLICE_X23Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.325 r  System_i/AXIS_I2S_Transmitter/U0/Counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.325    System_i/AXIS_I2S_Transmitter/U0/Counter1_carry__1_n_0
    SLICE_X23Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.439 r  System_i/AXIS_I2S_Transmitter/U0/Counter1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.439    System_i/AXIS_I2S_Transmitter/U0/Counter1
    SLICE_X23Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.661 r  System_i/AXIS_I2S_Transmitter/U0/Counter1_carry__3/O[0]
                         net (fo=2, routed)           0.752     2.413    System_i/AXIS_I2S_Transmitter/U0/Counter1_carry__3_n_7
    SLICE_X24Y52         LUT2 (Prop_lut2_I0_O)        0.299     2.712 r  System_i/AXIS_I2S_Transmitter/U0/Counter[0]_i_1/O
                         net (fo=32, routed)          0.846     3.559    System_i/AXIS_I2S_Transmitter/U0/Counter[0]_i_1_n_0
    SLICE_X22Y49         FDRE                                         r  System_i/AXIS_I2S_Transmitter/U0/Counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock ClkAudio_System_clk_wiz_0_0 rise edge)
                                                     81.380    81.380 r  
    L12                                               0.000    81.380 r  Clock125 (IN)
                         net (fo=0)                   0.000    81.380    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    L12                  IBUF (Prop_ibuf_I_O)         1.405    82.785 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.947    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_System_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    76.828 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    78.427    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/ClkAudio_System_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    78.518 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=197, routed)         1.496    80.015    System_i/AXIS_I2S_Transmitter/U0/MCLK
    SLICE_X22Y49         FDRE                                         r  System_i/AXIS_I2S_Transmitter/U0/Counter_reg[0]/C
                         clock pessimism              0.473    80.488    
                         clock uncertainty           -0.240    80.248    
    SLICE_X22Y49         FDRE (Setup_fdre_C_R)       -0.429    79.819    System_i/AXIS_I2S_Transmitter/U0/Counter_reg[0]
  -------------------------------------------------------------------
                         required time                         79.819    
                         arrival time                          -3.559    
  -------------------------------------------------------------------
                         slack                                 76.261    

Slack (MET) :             76.261ns  (required time - arrival time)
  Source:                 System_i/AXIS_I2S_Transmitter/U0/Counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by ClkAudio_System_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            System_i/AXIS_I2S_Transmitter/U0/Counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by ClkAudio_System_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             ClkAudio_System_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (ClkAudio_System_clk_wiz_0_0 rise@81.380ns - ClkAudio_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.288ns  (logic 1.879ns (43.816%)  route 2.409ns (56.184%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.365ns = ( 80.015 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.730ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.474ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkAudio_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L12                                               0.000     0.000 r  Clock125 (IN)
                         net (fo=0)                   0.000     0.000    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    L12                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_System_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.250 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.490    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/ClkAudio_System_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.389 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=197, routed)         1.659    -0.730    System_i/AXIS_I2S_Transmitter/U0/MCLK
    SLICE_X22Y51         FDRE                                         r  System_i/AXIS_I2S_Transmitter/U0/Counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y51         FDRE (Prop_fdre_C_Q)         0.456    -0.274 f  System_i/AXIS_I2S_Transmitter/U0/Counter_reg[11]/Q
                         net (fo=2, routed)           0.811     0.537    System_i/AXIS_I2S_Transmitter/U0/Counter_reg[11]
    SLICE_X23Y52         LUT2 (Prop_lut2_I1_O)        0.124     0.661 r  System_i/AXIS_I2S_Transmitter/U0/Counter1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     0.661    System_i/AXIS_I2S_Transmitter/U0/Counter1_carry__0_i_3_n_0
    SLICE_X23Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.211 r  System_i/AXIS_I2S_Transmitter/U0/Counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.211    System_i/AXIS_I2S_Transmitter/U0/Counter1_carry__0_n_0
    SLICE_X23Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.325 r  System_i/AXIS_I2S_Transmitter/U0/Counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.325    System_i/AXIS_I2S_Transmitter/U0/Counter1_carry__1_n_0
    SLICE_X23Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.439 r  System_i/AXIS_I2S_Transmitter/U0/Counter1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.439    System_i/AXIS_I2S_Transmitter/U0/Counter1
    SLICE_X23Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.661 r  System_i/AXIS_I2S_Transmitter/U0/Counter1_carry__3/O[0]
                         net (fo=2, routed)           0.752     2.413    System_i/AXIS_I2S_Transmitter/U0/Counter1_carry__3_n_7
    SLICE_X24Y52         LUT2 (Prop_lut2_I0_O)        0.299     2.712 r  System_i/AXIS_I2S_Transmitter/U0/Counter[0]_i_1/O
                         net (fo=32, routed)          0.846     3.559    System_i/AXIS_I2S_Transmitter/U0/Counter[0]_i_1_n_0
    SLICE_X22Y49         FDRE                                         r  System_i/AXIS_I2S_Transmitter/U0/Counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock ClkAudio_System_clk_wiz_0_0 rise edge)
                                                     81.380    81.380 r  
    L12                                               0.000    81.380 r  Clock125 (IN)
                         net (fo=0)                   0.000    81.380    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    L12                  IBUF (Prop_ibuf_I_O)         1.405    82.785 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.947    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_System_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    76.828 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    78.427    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/ClkAudio_System_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    78.518 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=197, routed)         1.496    80.015    System_i/AXIS_I2S_Transmitter/U0/MCLK
    SLICE_X22Y49         FDRE                                         r  System_i/AXIS_I2S_Transmitter/U0/Counter_reg[1]/C
                         clock pessimism              0.473    80.488    
                         clock uncertainty           -0.240    80.248    
    SLICE_X22Y49         FDRE (Setup_fdre_C_R)       -0.429    79.819    System_i/AXIS_I2S_Transmitter/U0/Counter_reg[1]
  -------------------------------------------------------------------
                         required time                         79.819    
                         arrival time                          -3.559    
  -------------------------------------------------------------------
                         slack                                 76.261    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 System_i/AXIS_I2S_Transmitter/U0/Counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ClkAudio_System_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            System_i/AXIS_I2S_Transmitter/U0/Counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ClkAudio_System_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             ClkAudio_System_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkAudio_System_clk_wiz_0_0 rise@0.000ns - ClkAudio_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.355ns (72.545%)  route 0.134ns (27.455%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkAudio_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L12                                               0.000     0.000 r  Clock125 (IN)
                         net (fo=0)                   0.000     0.000    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    L12                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_System_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.588 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.106    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/ClkAudio_System_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.080 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=197, routed)         0.561    -0.520    System_i/AXIS_I2S_Transmitter/U0/MCLK
    SLICE_X22Y49         FDRE                                         r  System_i/AXIS_I2S_Transmitter/U0/Counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.379 r  System_i/AXIS_I2S_Transmitter/U0/Counter_reg[2]/Q
                         net (fo=2, routed)           0.134    -0.245    System_i/AXIS_I2S_Transmitter/U0/Counter_reg[2]
    SLICE_X22Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.085 r  System_i/AXIS_I2S_Transmitter/U0/Counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001    -0.084    System_i/AXIS_I2S_Transmitter/U0/Counter_reg[0]_i_2_n_0
    SLICE_X22Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.030 r  System_i/AXIS_I2S_Transmitter/U0/Counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.030    System_i/AXIS_I2S_Transmitter/U0/Counter_reg[4]_i_1_n_7
    SLICE_X22Y50         FDRE                                         r  System_i/AXIS_I2S_Transmitter/U0/Counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkAudio_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L12                                               0.000     0.000 r  Clock125 (IN)
                         net (fo=0)                   0.000     0.000    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    L12                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_System_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.139 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.611    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/ClkAudio_System_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.582 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=197, routed)         0.828    -0.754    System_i/AXIS_I2S_Transmitter/U0/MCLK
    SLICE_X22Y50         FDRE                                         r  System_i/AXIS_I2S_Transmitter/U0/Counter_reg[4]/C
                         clock pessimism              0.502    -0.252    
    SLICE_X22Y50         FDRE (Hold_fdre_C_D)         0.105    -0.147    System_i/AXIS_I2S_Transmitter/U0/Counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.147    
                         arrival time                          -0.030    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[0][13]/C
                            (rising edge-triggered cell FDRE clocked by ClkAudio_System_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[1][13]/D
                            (rising edge-triggered cell FDRE clocked by ClkAudio_System_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             ClkAudio_System_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkAudio_System_clk_wiz_0_0 rise@0.000ns - ClkAudio_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkAudio_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L12                                               0.000     0.000 r  Clock125 (IN)
                         net (fo=0)                   0.000     0.000    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    L12                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_System_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.588 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.106    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/ClkAudio_System_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.080 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=197, routed)         0.564    -0.517    System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_clk
    SLICE_X7Y54          FDRE                                         r  System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[0][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y54          FDRE (Prop_fdre_C_Q)         0.141    -0.376 r  System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[0][13]/Q
                         net (fo=1, routed)           0.056    -0.320    System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff[0][13]
    SLICE_X7Y54          FDRE                                         r  System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[1][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkAudio_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L12                                               0.000     0.000 r  Clock125 (IN)
                         net (fo=0)                   0.000     0.000    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    L12                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_System_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.139 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.611    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/ClkAudio_System_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.582 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=197, routed)         0.833    -0.749    System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_clk
    SLICE_X7Y54          FDRE                                         r  System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[1][13]/C
                         clock pessimism              0.232    -0.517    
    SLICE_X7Y54          FDRE (Hold_fdre_C_D)         0.076    -0.441    System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[1][13]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[0][25]/C
                            (rising edge-triggered cell FDRE clocked by ClkAudio_System_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[1][25]/D
                            (rising edge-triggered cell FDRE clocked by ClkAudio_System_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             ClkAudio_System_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkAudio_System_clk_wiz_0_0 rise@0.000ns - ClkAudio_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkAudio_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L12                                               0.000     0.000 r  Clock125 (IN)
                         net (fo=0)                   0.000     0.000    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    L12                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_System_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.588 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.106    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/ClkAudio_System_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.080 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=197, routed)         0.583    -0.498    System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_clk
    SLICE_X3Y56          FDRE                                         r  System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[0][25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.141    -0.357 r  System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[0][25]/Q
                         net (fo=1, routed)           0.056    -0.301    System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff[0][25]
    SLICE_X3Y56          FDRE                                         r  System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[1][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkAudio_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L12                                               0.000     0.000 r  Clock125 (IN)
                         net (fo=0)                   0.000     0.000    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    L12                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_System_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.139 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.611    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/ClkAudio_System_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.582 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=197, routed)         0.852    -0.730    System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_clk
    SLICE_X3Y56          FDRE                                         r  System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[1][25]/C
                         clock pessimism              0.232    -0.498    
    SLICE_X3Y56          FDRE (Hold_fdre_C_D)         0.076    -0.422    System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[1][25]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[0][31]/C
                            (rising edge-triggered cell FDRE clocked by ClkAudio_System_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[1][31]/D
                            (rising edge-triggered cell FDRE clocked by ClkAudio_System_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             ClkAudio_System_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkAudio_System_clk_wiz_0_0 rise@0.000ns - ClkAudio_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkAudio_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L12                                               0.000     0.000 r  Clock125 (IN)
                         net (fo=0)                   0.000     0.000    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    L12                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_System_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.588 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.106    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/ClkAudio_System_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.080 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=197, routed)         0.582    -0.499    System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_clk
    SLICE_X5Y58          FDRE                                         r  System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[0][31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y58          FDRE (Prop_fdre_C_Q)         0.141    -0.358 r  System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[0][31]/Q
                         net (fo=1, routed)           0.056    -0.302    System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff[0][31]
    SLICE_X5Y58          FDRE                                         r  System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[1][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkAudio_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L12                                               0.000     0.000 r  Clock125 (IN)
                         net (fo=0)                   0.000     0.000    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    L12                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_System_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.139 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.611    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/ClkAudio_System_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.582 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=197, routed)         0.851    -0.731    System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_clk
    SLICE_X5Y58          FDRE                                         r  System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[1][31]/C
                         clock pessimism              0.232    -0.499    
    SLICE_X5Y58          FDRE (Hold_fdre_C_D)         0.076    -0.423    System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[1][31]
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by ClkAudio_System_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by ClkAudio_System_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             ClkAudio_System_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkAudio_System_clk_wiz_0_0 rise@0.000ns - ClkAudio_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkAudio_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L12                                               0.000     0.000 r  Clock125 (IN)
                         net (fo=0)                   0.000     0.000    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    L12                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_System_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.588 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.106    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/ClkAudio_System_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.080 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=197, routed)         0.581    -0.500    System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_clk
    SLICE_X1Y54          FDRE                                         r  System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y54          FDRE (Prop_fdre_C_Q)         0.141    -0.359 r  System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[0][0]/Q
                         net (fo=1, routed)           0.056    -0.303    System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff[0][0]
    SLICE_X1Y54          FDRE                                         r  System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkAudio_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L12                                               0.000     0.000 r  Clock125 (IN)
                         net (fo=0)                   0.000     0.000    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    L12                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_System_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.139 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.611    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/ClkAudio_System_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.582 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=197, routed)         0.850    -0.732    System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_clk
    SLICE_X1Y54          FDRE                                         r  System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[1][0]/C
                         clock pessimism              0.232    -0.500    
    SLICE_X1Y54          FDRE (Hold_fdre_C_D)         0.075    -0.425    System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[1][0]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[0][11]/C
                            (rising edge-triggered cell FDRE clocked by ClkAudio_System_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[1][11]/D
                            (rising edge-triggered cell FDRE clocked by ClkAudio_System_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             ClkAudio_System_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkAudio_System_clk_wiz_0_0 rise@0.000ns - ClkAudio_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkAudio_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L12                                               0.000     0.000 r  Clock125 (IN)
                         net (fo=0)                   0.000     0.000    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    L12                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_System_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.588 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.106    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/ClkAudio_System_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.080 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=197, routed)         0.564    -0.517    System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_clk
    SLICE_X7Y54          FDRE                                         r  System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[0][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y54          FDRE (Prop_fdre_C_Q)         0.141    -0.376 r  System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[0][11]/Q
                         net (fo=1, routed)           0.056    -0.320    System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff[0][11]
    SLICE_X7Y54          FDRE                                         r  System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[1][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkAudio_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L12                                               0.000     0.000 r  Clock125 (IN)
                         net (fo=0)                   0.000     0.000    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    L12                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_System_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.139 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.611    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/ClkAudio_System_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.582 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=197, routed)         0.833    -0.749    System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_clk
    SLICE_X7Y54          FDRE                                         r  System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[1][11]/C
                         clock pessimism              0.232    -0.517    
    SLICE_X7Y54          FDRE (Hold_fdre_C_D)         0.075    -0.442    System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[1][11]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[0][15]/C
                            (rising edge-triggered cell FDRE clocked by ClkAudio_System_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[1][15]/D
                            (rising edge-triggered cell FDRE clocked by ClkAudio_System_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             ClkAudio_System_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkAudio_System_clk_wiz_0_0 rise@0.000ns - ClkAudio_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkAudio_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L12                                               0.000     0.000 r  Clock125 (IN)
                         net (fo=0)                   0.000     0.000    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    L12                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_System_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.588 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.106    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/ClkAudio_System_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.080 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=197, routed)         0.564    -0.517    System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_clk
    SLICE_X9Y55          FDRE                                         r  System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[0][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y55          FDRE (Prop_fdre_C_Q)         0.141    -0.376 r  System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[0][15]/Q
                         net (fo=1, routed)           0.056    -0.320    System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff[0][15]
    SLICE_X9Y55          FDRE                                         r  System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[1][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkAudio_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L12                                               0.000     0.000 r  Clock125 (IN)
                         net (fo=0)                   0.000     0.000    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    L12                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_System_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.139 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.611    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/ClkAudio_System_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.582 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=197, routed)         0.833    -0.749    System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_clk
    SLICE_X9Y55          FDRE                                         r  System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[1][15]/C
                         clock pessimism              0.232    -0.517    
    SLICE_X9Y55          FDRE (Hold_fdre_C_D)         0.075    -0.442    System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[1][15]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[0][19]/C
                            (rising edge-triggered cell FDRE clocked by ClkAudio_System_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[1][19]/D
                            (rising edge-triggered cell FDRE clocked by ClkAudio_System_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             ClkAudio_System_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkAudio_System_clk_wiz_0_0 rise@0.000ns - ClkAudio_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkAudio_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L12                                               0.000     0.000 r  Clock125 (IN)
                         net (fo=0)                   0.000     0.000    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    L12                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_System_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.588 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.106    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/ClkAudio_System_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.080 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=197, routed)         0.581    -0.500    System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_clk
    SLICE_X1Y55          FDRE                                         r  System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[0][19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.141    -0.359 r  System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[0][19]/Q
                         net (fo=1, routed)           0.056    -0.303    System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff[0][19]
    SLICE_X1Y55          FDRE                                         r  System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[1][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkAudio_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L12                                               0.000     0.000 r  Clock125 (IN)
                         net (fo=0)                   0.000     0.000    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    L12                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_System_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.139 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.611    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/ClkAudio_System_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.582 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=197, routed)         0.850    -0.732    System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_clk
    SLICE_X1Y55          FDRE                                         r  System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[1][19]/C
                         clock pessimism              0.232    -0.500    
    SLICE_X1Y55          FDRE (Hold_fdre_C_D)         0.075    -0.425    System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[1][19]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[0][24]/C
                            (rising edge-triggered cell FDRE clocked by ClkAudio_System_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[1][24]/D
                            (rising edge-triggered cell FDRE clocked by ClkAudio_System_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             ClkAudio_System_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkAudio_System_clk_wiz_0_0 rise@0.000ns - ClkAudio_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkAudio_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L12                                               0.000     0.000 r  Clock125 (IN)
                         net (fo=0)                   0.000     0.000    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    L12                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_System_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.588 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.106    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/ClkAudio_System_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.080 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=197, routed)         0.583    -0.498    System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_clk
    SLICE_X3Y56          FDRE                                         r  System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[0][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.141    -0.357 r  System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[0][24]/Q
                         net (fo=1, routed)           0.056    -0.301    System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff[0][24]
    SLICE_X3Y56          FDRE                                         r  System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[1][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkAudio_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L12                                               0.000     0.000 r  Clock125 (IN)
                         net (fo=0)                   0.000     0.000    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    L12                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_System_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.139 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.611    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/ClkAudio_System_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.582 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=197, routed)         0.852    -0.730    System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_clk
    SLICE_X3Y56          FDRE                                         r  System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[1][24]/C
                         clock pessimism              0.232    -0.498    
    SLICE_X3Y56          FDRE (Hold_fdre_C_D)         0.075    -0.423    System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[1][24]
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[0][27]/C
                            (rising edge-triggered cell FDRE clocked by ClkAudio_System_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[1][27]/D
                            (rising edge-triggered cell FDRE clocked by ClkAudio_System_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             ClkAudio_System_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkAudio_System_clk_wiz_0_0 rise@0.000ns - ClkAudio_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkAudio_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L12                                               0.000     0.000 r  Clock125 (IN)
                         net (fo=0)                   0.000     0.000    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    L12                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_System_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.588 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.106    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/ClkAudio_System_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.080 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=197, routed)         0.582    -0.499    System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_clk
    SLICE_X3Y57          FDRE                                         r  System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[0][27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y57          FDRE (Prop_fdre_C_Q)         0.141    -0.358 r  System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[0][27]/Q
                         net (fo=1, routed)           0.056    -0.302    System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff[0][27]
    SLICE_X3Y57          FDRE                                         r  System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[1][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkAudio_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L12                                               0.000     0.000 r  Clock125 (IN)
                         net (fo=0)                   0.000     0.000    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    L12                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_System_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.139 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.611    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/ClkAudio_System_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.582 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=197, routed)         0.851    -0.731    System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_clk
    SLICE_X3Y57          FDRE                                         r  System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[1][27]/C
                         clock pessimism              0.232    -0.499    
    SLICE_X3Y57          FDRE (Hold_fdre_C_D)         0.075    -0.424    System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[1][27]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ClkAudio_System_clk_wiz_0_0
Waveform(ns):       { 0.000 40.690 }
Period(ns):         81.380
Sources:            { System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         81.380      79.225     BUFGCTRL_X0Y0    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         81.380      80.131     MMCME2_ADV_X0Y0  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         81.380      80.380     SLICE_X6Y54      System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[0][12]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.380      80.380     SLICE_X7Y54      System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[0][13]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.380      80.380     SLICE_X8Y54      System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[0][14]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.380      80.380     SLICE_X9Y55      System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[0][15]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.380      80.380     SLICE_X8Y55      System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[0][16]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.380      80.380     SLICE_X6Y55      System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[0][17]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.380      80.380     SLICE_X2Y53      System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[0][18]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.380      80.380     SLICE_X1Y55      System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[0][19]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       81.380      131.980    MMCME2_ADV_X0Y0  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         40.690      39.710     SLICE_X30Y57     System_i/Reset_Audio/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         40.690      39.710     SLICE_X30Y57     System_i/Reset_Audio/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X2Y53      System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[0][18]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X1Y55      System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[0][19]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X2Y54      System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[0][1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X4Y56      System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[0][20]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X2Y54      System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[0][21]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X2Y53      System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[0][22]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X2Y55      System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[0][23]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X3Y56      System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[0][24]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         40.690      39.710     SLICE_X30Y57     System_i/Reset_Audio/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         40.690      39.710     SLICE_X30Y57     System_i/Reset_Audio/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X22Y53     System_i/AXIS_I2S_Transmitter/U0/Counter_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X22Y53     System_i/AXIS_I2S_Transmitter/U0/Counter_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X22Y53     System_i/AXIS_I2S_Transmitter/U0/Counter_reg[18]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X22Y53     System_i/AXIS_I2S_Transmitter/U0/Counter_reg[19]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X22Y54     System_i/AXIS_I2S_Transmitter/U0/Counter_reg[20]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X22Y54     System_i/AXIS_I2S_Transmitter/U0/Counter_reg[21]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X22Y54     System_i/AXIS_I2S_Transmitter/U0/Counter_reg[22]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X22Y54     System_i/AXIS_I2S_Transmitter/U0/Counter_reg[23]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_System_clk_wiz_0_0
  To Clock:  clkfbout_System_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       44.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_System_clk_wiz_0_0
Waveform(ns):       { 0.000 28.000 }
Period(ns):         56.000
Sources:            { System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         56.000      53.845     BUFGCTRL_X0Y2    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         56.000      54.751     MMCME2_ADV_X0Y0  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         56.000      54.751     MMCME2_ADV_X0Y0  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       56.000      44.000     MMCME2_ADV_X0Y0  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       56.000      157.360    MMCME2_ADV_X0Y0  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       10.054ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.054ns  (required time - arrival time)
  Source:                 System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.662ns  (logic 1.396ns (14.448%)  route 8.266ns (85.552%))
  Logic Levels:           5  (LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.260ns = ( 23.260 - 20.000 ) 
    Source Clock Delay      (SCD):    3.719ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2661, routed)        1.680     3.719    System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X12Y37         FDRE                                         r  System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y37         FDRE (Prop_fdre_C_Q)         0.518     4.237 r  System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/Q
                         net (fo=304, routed)         5.259     9.497    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/s_axi_rdata_i_reg[0]_2[1]
    SLICE_X28Y56         LUT6 (Prop_lut6_I2_O)        0.124     9.621 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/s_axi_rdata_i[11]_i_10/O
                         net (fo=1, routed)           0.000     9.621    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/s_axi_rdata_i[11]_i_10_n_0
    SLICE_X28Y56         MUXF7 (Prop_muxf7_I0_O)      0.209     9.830 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/s_axi_rdata_i_reg[11]_i_5/O
                         net (fo=1, routed)           1.118    10.948    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/s_axi_rdata_i_reg[11]_i_5_n_0
    SLICE_X27Y53         LUT6 (Prop_lut6_I1_O)        0.297    11.245 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/s_axi_rdata_i[11]_i_3/O
                         net (fo=1, routed)           0.936    12.181    System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_rdata_i_reg[11]
    SLICE_X16Y46         LUT5 (Prop_lut5_I4_O)        0.124    12.305 r  System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_rdata_i[11]_i_2/O
                         net (fo=1, routed)           0.952    13.258    System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_rdata_i[11]_i_2_n_0
    SLICE_X16Y42         LUT6 (Prop_lut6_I3_O)        0.124    13.382 r  System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_rdata_i[11]_i_1/O
                         net (fo=1, routed)           0.000    13.382    System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/IP2Bus_Data[20]
    SLICE_X16Y42         FDRE                                         r  System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2661, routed)        1.502    23.260    System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X16Y42         FDRE                                         r  System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[11]/C
                         clock pessimism              0.397    23.656    
                         clock uncertainty           -0.302    23.354    
    SLICE_X16Y42         FDRE (Setup_fdre_C_D)        0.081    23.435    System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[11]
  -------------------------------------------------------------------
                         required time                         23.435    
                         arrival time                         -13.382    
  -------------------------------------------------------------------
                         slack                                 10.054    

Slack (MET) :             10.281ns  (required time - arrival time)
  Source:                 System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.431ns  (logic 1.396ns (14.802%)  route 8.035ns (85.198%))
  Logic Levels:           5  (LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.260ns = ( 23.260 - 20.000 ) 
    Source Clock Delay      (SCD):    3.719ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2661, routed)        1.680     3.719    System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X12Y37         FDRE                                         r  System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y37         FDRE (Prop_fdre_C_Q)         0.518     4.237 r  System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/Q
                         net (fo=304, routed)         5.558     9.795    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/s_axi_rdata_i_reg[0]_2[1]
    SLICE_X28Y52         LUT6 (Prop_lut6_I2_O)        0.124     9.919 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/s_axi_rdata_i[10]_i_8/O
                         net (fo=1, routed)           0.000     9.919    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/s_axi_rdata_i[10]_i_8_n_0
    SLICE_X28Y52         MUXF7 (Prop_muxf7_I0_O)      0.209    10.128 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/s_axi_rdata_i_reg[10]_i_4/O
                         net (fo=1, routed)           1.201    11.329    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/s_axi_rdata_i_reg[10]_i_4_n_0
    SLICE_X25Y50         LUT6 (Prop_lut6_I0_O)        0.297    11.626 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/s_axi_rdata_i[10]_i_3/O
                         net (fo=1, routed)           0.825    12.452    System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_rdata_i_reg[10]
    SLICE_X15Y43         LUT5 (Prop_lut5_I4_O)        0.124    12.576 r  System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_rdata_i[10]_i_2/O
                         net (fo=1, routed)           0.451    13.026    System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_rdata_i[10]_i_2_n_0
    SLICE_X16Y42         LUT6 (Prop_lut6_I5_O)        0.124    13.150 r  System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_rdata_i[10]_i_1/O
                         net (fo=1, routed)           0.000    13.150    System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/IP2Bus_Data[21]
    SLICE_X16Y42         FDRE                                         r  System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2661, routed)        1.502    23.260    System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X16Y42         FDRE                                         r  System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[10]/C
                         clock pessimism              0.397    23.656    
                         clock uncertainty           -0.302    23.354    
    SLICE_X16Y42         FDRE (Setup_fdre_C_D)        0.077    23.431    System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[10]
  -------------------------------------------------------------------
                         required time                         23.431    
                         arrival time                         -13.150    
  -------------------------------------------------------------------
                         slack                                 10.281    

Slack (MET) :             10.364ns  (required time - arrival time)
  Source:                 System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.353ns  (logic 1.406ns (15.032%)  route 7.947ns (84.968%))
  Logic Levels:           5  (LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.261ns = ( 23.261 - 20.000 ) 
    Source Clock Delay      (SCD):    3.719ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2661, routed)        1.680     3.719    System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X12Y37         FDRE                                         r  System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y37         FDRE (Prop_fdre_C_Q)         0.518     4.237 r  System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/Q
                         net (fo=304, routed)         5.262     9.500    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/s_axi_rdata_i_reg[0]_2[1]
    SLICE_X29Y56         LUT6 (Prop_lut6_I2_O)        0.124     9.624 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/s_axi_rdata_i[8]_i_11/O
                         net (fo=1, routed)           0.000     9.624    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/s_axi_rdata_i[8]_i_11_n_0
    SLICE_X29Y56         MUXF7 (Prop_muxf7_I1_O)      0.217     9.841 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/s_axi_rdata_i_reg[8]_i_5/O
                         net (fo=1, routed)           0.942    10.782    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/s_axi_rdata_i_reg[8]_i_5_n_0
    SLICE_X29Y54         LUT6 (Prop_lut6_I1_O)        0.299    11.081 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/s_axi_rdata_i[8]_i_3/O
                         net (fo=1, routed)           1.299    12.380    System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_rdata_i_reg[8]
    SLICE_X17Y47         LUT5 (Prop_lut5_I4_O)        0.124    12.504 r  System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_rdata_i[8]_i_2/O
                         net (fo=1, routed)           0.445    12.949    System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_rdata_i[8]_i_2_n_0
    SLICE_X16Y44         LUT6 (Prop_lut6_I3_O)        0.124    13.073 r  System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_rdata_i[8]_i_1/O
                         net (fo=1, routed)           0.000    13.073    System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/IP2Bus_Data[23]
    SLICE_X16Y44         FDRE                                         r  System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2661, routed)        1.503    23.261    System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X16Y44         FDRE                                         r  System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[8]/C
                         clock pessimism              0.397    23.657    
                         clock uncertainty           -0.302    23.355    
    SLICE_X16Y44         FDRE (Setup_fdre_C_D)        0.081    23.436    System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[8]
  -------------------------------------------------------------------
                         required time                         23.436    
                         arrival time                         -13.073    
  -------------------------------------------------------------------
                         slack                                 10.364    

Slack (MET) :             10.487ns  (required time - arrival time)
  Source:                 System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.180ns  (logic 1.401ns (15.262%)  route 7.779ns (84.738%))
  Logic Levels:           5  (LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.261ns = ( 23.261 - 20.000 ) 
    Source Clock Delay      (SCD):    3.719ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2661, routed)        1.680     3.719    System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X12Y37         FDRE                                         r  System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y37         FDRE (Prop_fdre_C_Q)         0.518     4.237 r  System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/Q
                         net (fo=304, routed)         5.715     9.953    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/s_axi_rdata_i_reg[0]_2[1]
    SLICE_X27Y56         LUT6 (Prop_lut6_I2_O)        0.124    10.077 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/s_axi_rdata_i[15]_i_15/O
                         net (fo=1, routed)           0.000    10.077    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/s_axi_rdata_i[15]_i_15_n_0
    SLICE_X27Y56         MUXF7 (Prop_muxf7_I0_O)      0.212    10.289 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/s_axi_rdata_i_reg[15]_i_10/O
                         net (fo=1, routed)           0.719    11.008    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/s_axi_rdata_i_reg[15]_i_10_n_0
    SLICE_X27Y53         LUT6 (Prop_lut6_I1_O)        0.299    11.307 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/s_axi_rdata_i[15]_i_5/O
                         net (fo=1, routed)           0.761    12.067    System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_rdata_i_reg[15]_0
    SLICE_X18Y48         LUT5 (Prop_lut5_I4_O)        0.124    12.191 r  System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_rdata_i[15]_i_2/O
                         net (fo=1, routed)           0.584    12.775    System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_rdata_i[15]_i_2_n_0
    SLICE_X17Y45         LUT5 (Prop_lut5_I0_O)        0.124    12.899 r  System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_rdata_i[15]_i_1/O
                         net (fo=1, routed)           0.000    12.899    System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/IP2Bus_Data[16]
    SLICE_X17Y45         FDRE                                         r  System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2661, routed)        1.503    23.261    System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X17Y45         FDRE                                         r  System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[15]/C
                         clock pessimism              0.397    23.657    
                         clock uncertainty           -0.302    23.355    
    SLICE_X17Y45         FDRE (Setup_fdre_C_D)        0.031    23.386    System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[15]
  -------------------------------------------------------------------
                         required time                         23.386    
                         arrival time                         -12.899    
  -------------------------------------------------------------------
                         slack                                 10.487    

Slack (MET) :             10.895ns  (required time - arrival time)
  Source:                 System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.770ns  (logic 1.401ns (15.974%)  route 7.369ns (84.026%))
  Logic Levels:           5  (LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.261ns = ( 23.261 - 20.000 ) 
    Source Clock Delay      (SCD):    3.719ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2661, routed)        1.680     3.719    System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X12Y37         FDRE                                         r  System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y37         FDRE (Prop_fdre_C_Q)         0.518     4.237 r  System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/Q
                         net (fo=304, routed)         5.458     9.695    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/s_axi_rdata_i_reg[0]_2[1]
    SLICE_X23Y57         LUT6 (Prop_lut6_I2_O)        0.124     9.819 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/s_axi_rdata_i[14]_i_10/O
                         net (fo=1, routed)           0.000     9.819    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/s_axi_rdata_i[14]_i_10_n_0
    SLICE_X23Y57         MUXF7 (Prop_muxf7_I0_O)      0.212    10.031 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/s_axi_rdata_i_reg[14]_i_5/O
                         net (fo=1, routed)           0.654    10.685    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/s_axi_rdata_i_reg[14]_i_5_n_0
    SLICE_X23Y56         LUT6 (Prop_lut6_I1_O)        0.299    10.984 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/s_axi_rdata_i[14]_i_3/O
                         net (fo=1, routed)           0.822    11.805    System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_rdata_i_reg[14]
    SLICE_X17Y46         LUT5 (Prop_lut5_I4_O)        0.124    11.929 r  System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_rdata_i[14]_i_2/O
                         net (fo=1, routed)           0.436    12.366    System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_rdata_i[14]_i_2_n_0
    SLICE_X17Y45         LUT5 (Prop_lut5_I0_O)        0.124    12.490 r  System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_rdata_i[14]_i_1/O
                         net (fo=1, routed)           0.000    12.490    System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/IP2Bus_Data[17]
    SLICE_X17Y45         FDRE                                         r  System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2661, routed)        1.503    23.261    System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X17Y45         FDRE                                         r  System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[14]/C
                         clock pessimism              0.397    23.657    
                         clock uncertainty           -0.302    23.355    
    SLICE_X17Y45         FDRE (Setup_fdre_C_D)        0.029    23.384    System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[14]
  -------------------------------------------------------------------
                         required time                         23.384    
                         arrival time                         -12.490    
  -------------------------------------------------------------------
                         slack                                 10.895    

Slack (MET) :             11.023ns  (required time - arrival time)
  Source:                 System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            System_i/ClockingWizard/inst/CLK_CORE_DRP_I/mmcm_drp_inst/current_state_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.970ns  (logic 0.580ns (7.277%)  route 7.390ns (92.723%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.246ns = ( 23.246 - 20.000 ) 
    Source Clock Delay      (SCD):    3.722ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2661, routed)        1.683     3.722    System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X13Y42         FDRE                                         r  System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y42         FDRE (Prop_fdre_C_Q)         0.456     4.178 r  System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=75, routed)          1.865     6.044    System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]
    SLICE_X15Y36         LUT2 (Prop_lut2_I0_O)        0.124     6.168 r  System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state[3]_i_1/O
                         net (fo=1090, routed)        5.525    11.693    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/mmcm_drp_inst/SR[0]
    SLICE_X32Y26         FDRE                                         r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/mmcm_drp_inst/current_state_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2661, routed)        1.488    23.246    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X32Y26         FDRE                                         r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/mmcm_drp_inst/current_state_reg[3]/C
                         clock pessimism              0.296    23.542    
                         clock uncertainty           -0.302    23.240    
    SLICE_X32Y26         FDRE (Setup_fdre_C_R)       -0.524    22.716    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/mmcm_drp_inst/current_state_reg[3]
  -------------------------------------------------------------------
                         required time                         22.716    
                         arrival time                         -11.693    
  -------------------------------------------------------------------
                         slack                                 11.023    

Slack (MET) :             11.105ns  (required time - arrival time)
  Source:                 System_i/FIFO/U0/COMP_IPIC2AXI_S/gtxd.sig_txd_packet_size_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            System_i/FIFO/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.040ns  (logic 3.397ns (42.253%)  route 4.643ns (57.747%))
  Logic Levels:           12  (CARRY4=8 LUT1=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.296ns = ( 23.296 - 20.000 ) 
    Source Clock Delay      (SCD):    3.722ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2661, routed)        1.683     3.722    System_i/FIFO/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X10Y42         FDRE                                         r  System_i/FIFO/U0/COMP_IPIC2AXI_S/gtxd.sig_txd_packet_size_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y42         FDRE (Prop_fdre_C_Q)         0.518     4.240 f  System_i/FIFO/U0/COMP_IPIC2AXI_S/gtxd.sig_txd_packet_size_reg[1]/Q
                         net (fo=4, routed)           0.848     5.088    System_i/FIFO/U0/COMP_IPIC2AXI_S/gtxd.sig_txd_packet_size_reg[1]
    SLICE_X9Y42          LUT1 (Prop_lut1_I0_O)        0.124     5.212 r  System_i/FIFO/U0/COMP_IPIC2AXI_S/i__carry_i_19/O
                         net (fo=1, routed)           0.000     5.212    System_i/FIFO/U0/COMP_IPIC2AXI_S/i__carry_i_19_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.744 r  System_i/FIFO/U0/COMP_IPIC2AXI_S/i__carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.744    System_i/FIFO/U0/COMP_IPIC2AXI_S/i__carry_i_7_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.858 r  System_i/FIFO/U0/COMP_IPIC2AXI_S/i__carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.858    System_i/FIFO/U0/COMP_IPIC2AXI_S/i__carry_i_6_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.972 r  System_i/FIFO/U0/COMP_IPIC2AXI_S/i__carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.972    System_i/FIFO/U0/COMP_IPIC2AXI_S/i__carry_i_5_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.086 r  System_i/FIFO/U0/COMP_IPIC2AXI_S/i__carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.086    System_i/FIFO/U0/COMP_IPIC2AXI_S/i__carry__0_i_7_n_0
    SLICE_X9Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.200 r  System_i/FIFO/U0/COMP_IPIC2AXI_S/i__carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.200    System_i/FIFO/U0/COMP_IPIC2AXI_S/i__carry__0_i_6_n_0
    SLICE_X9Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.314 r  System_i/FIFO/U0/COMP_IPIC2AXI_S/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.314    System_i/FIFO/U0/COMP_IPIC2AXI_S/i__carry__0_i_5_n_0
    SLICE_X9Y48          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.627 r  System_i/FIFO/U0/COMP_IPIC2AXI_S/i__carry__1_i_5/O[3]
                         net (fo=1, routed)           0.594     7.221    System_i/FIFO/U0/COMP_IPIC2AXI_S/R[28]
    SLICE_X8Y47          LUT6 (Prop_lut6_I3_O)        0.306     7.527 r  System_i/FIFO/U0/COMP_IPIC2AXI_S/i__carry__1_i_2__0/O
                         net (fo=1, routed)           0.000     7.527    System_i/FIFO/U0/COMP_IPIC2AXI_S/i__carry__1_i_2__0_n_0
    SLICE_X8Y47          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     8.101 r  System_i/FIFO/U0/COMP_IPIC2AXI_S/eqOp_inferred__2/i__carry__1/CO[2]
                         net (fo=2, routed)           0.963     9.064    System_i/FIFO/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_sb_wr_en_reg[0]
    SLICE_X12Y46         LUT6 (Prop_lut6_I4_O)        0.310     9.374 r  System_i/FIFO/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_sb_wr_en_i_1/O
                         net (fo=2, routed)           0.970    10.344    System_i/FIFO/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_sb_wr_en
    SLICE_X12Y42         LUT5 (Prop_lut5_I2_O)        0.150    10.494 r  System_i/FIFO/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_wr_data[31]_i_1/O
                         net (fo=32, routed)          1.268    11.762    System_i/FIFO/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[31]_0[0]
    SLICE_X2Y52          FDRE                                         r  System_i/FIFO/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2661, routed)        1.539    23.296    System_i/FIFO/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X2Y52          FDRE                                         r  System_i/FIFO/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[13]/C
                         clock pessimism              0.282    23.578    
                         clock uncertainty           -0.302    23.276    
    SLICE_X2Y52          FDRE (Setup_fdre_C_CE)      -0.409    22.867    System_i/FIFO/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[13]
  -------------------------------------------------------------------
                         required time                         22.867    
                         arrival time                         -11.762    
  -------------------------------------------------------------------
                         slack                                 11.105    

Slack (MET) :             11.105ns  (required time - arrival time)
  Source:                 System_i/FIFO/U0/COMP_IPIC2AXI_S/gtxd.sig_txd_packet_size_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            System_i/FIFO/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.040ns  (logic 3.397ns (42.253%)  route 4.643ns (57.747%))
  Logic Levels:           12  (CARRY4=8 LUT1=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.296ns = ( 23.296 - 20.000 ) 
    Source Clock Delay      (SCD):    3.722ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2661, routed)        1.683     3.722    System_i/FIFO/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X10Y42         FDRE                                         r  System_i/FIFO/U0/COMP_IPIC2AXI_S/gtxd.sig_txd_packet_size_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y42         FDRE (Prop_fdre_C_Q)         0.518     4.240 f  System_i/FIFO/U0/COMP_IPIC2AXI_S/gtxd.sig_txd_packet_size_reg[1]/Q
                         net (fo=4, routed)           0.848     5.088    System_i/FIFO/U0/COMP_IPIC2AXI_S/gtxd.sig_txd_packet_size_reg[1]
    SLICE_X9Y42          LUT1 (Prop_lut1_I0_O)        0.124     5.212 r  System_i/FIFO/U0/COMP_IPIC2AXI_S/i__carry_i_19/O
                         net (fo=1, routed)           0.000     5.212    System_i/FIFO/U0/COMP_IPIC2AXI_S/i__carry_i_19_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.744 r  System_i/FIFO/U0/COMP_IPIC2AXI_S/i__carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.744    System_i/FIFO/U0/COMP_IPIC2AXI_S/i__carry_i_7_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.858 r  System_i/FIFO/U0/COMP_IPIC2AXI_S/i__carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.858    System_i/FIFO/U0/COMP_IPIC2AXI_S/i__carry_i_6_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.972 r  System_i/FIFO/U0/COMP_IPIC2AXI_S/i__carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.972    System_i/FIFO/U0/COMP_IPIC2AXI_S/i__carry_i_5_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.086 r  System_i/FIFO/U0/COMP_IPIC2AXI_S/i__carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.086    System_i/FIFO/U0/COMP_IPIC2AXI_S/i__carry__0_i_7_n_0
    SLICE_X9Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.200 r  System_i/FIFO/U0/COMP_IPIC2AXI_S/i__carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.200    System_i/FIFO/U0/COMP_IPIC2AXI_S/i__carry__0_i_6_n_0
    SLICE_X9Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.314 r  System_i/FIFO/U0/COMP_IPIC2AXI_S/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.314    System_i/FIFO/U0/COMP_IPIC2AXI_S/i__carry__0_i_5_n_0
    SLICE_X9Y48          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.627 r  System_i/FIFO/U0/COMP_IPIC2AXI_S/i__carry__1_i_5/O[3]
                         net (fo=1, routed)           0.594     7.221    System_i/FIFO/U0/COMP_IPIC2AXI_S/R[28]
    SLICE_X8Y47          LUT6 (Prop_lut6_I3_O)        0.306     7.527 r  System_i/FIFO/U0/COMP_IPIC2AXI_S/i__carry__1_i_2__0/O
                         net (fo=1, routed)           0.000     7.527    System_i/FIFO/U0/COMP_IPIC2AXI_S/i__carry__1_i_2__0_n_0
    SLICE_X8Y47          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     8.101 r  System_i/FIFO/U0/COMP_IPIC2AXI_S/eqOp_inferred__2/i__carry__1/CO[2]
                         net (fo=2, routed)           0.963     9.064    System_i/FIFO/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_sb_wr_en_reg[0]
    SLICE_X12Y46         LUT6 (Prop_lut6_I4_O)        0.310     9.374 r  System_i/FIFO/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_sb_wr_en_i_1/O
                         net (fo=2, routed)           0.970    10.344    System_i/FIFO/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_sb_wr_en
    SLICE_X12Y42         LUT5 (Prop_lut5_I2_O)        0.150    10.494 r  System_i/FIFO/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_wr_data[31]_i_1/O
                         net (fo=32, routed)          1.268    11.762    System_i/FIFO/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[31]_0[0]
    SLICE_X2Y52          FDRE                                         r  System_i/FIFO/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2661, routed)        1.539    23.296    System_i/FIFO/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X2Y52          FDRE                                         r  System_i/FIFO/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[14]/C
                         clock pessimism              0.282    23.578    
                         clock uncertainty           -0.302    23.276    
    SLICE_X2Y52          FDRE (Setup_fdre_C_CE)      -0.409    22.867    System_i/FIFO/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[14]
  -------------------------------------------------------------------
                         required time                         22.867    
                         arrival time                         -11.762    
  -------------------------------------------------------------------
                         slack                                 11.105    

Slack (MET) :             11.105ns  (required time - arrival time)
  Source:                 System_i/FIFO/U0/COMP_IPIC2AXI_S/gtxd.sig_txd_packet_size_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            System_i/FIFO/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.040ns  (logic 3.397ns (42.253%)  route 4.643ns (57.747%))
  Logic Levels:           12  (CARRY4=8 LUT1=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.296ns = ( 23.296 - 20.000 ) 
    Source Clock Delay      (SCD):    3.722ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2661, routed)        1.683     3.722    System_i/FIFO/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X10Y42         FDRE                                         r  System_i/FIFO/U0/COMP_IPIC2AXI_S/gtxd.sig_txd_packet_size_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y42         FDRE (Prop_fdre_C_Q)         0.518     4.240 f  System_i/FIFO/U0/COMP_IPIC2AXI_S/gtxd.sig_txd_packet_size_reg[1]/Q
                         net (fo=4, routed)           0.848     5.088    System_i/FIFO/U0/COMP_IPIC2AXI_S/gtxd.sig_txd_packet_size_reg[1]
    SLICE_X9Y42          LUT1 (Prop_lut1_I0_O)        0.124     5.212 r  System_i/FIFO/U0/COMP_IPIC2AXI_S/i__carry_i_19/O
                         net (fo=1, routed)           0.000     5.212    System_i/FIFO/U0/COMP_IPIC2AXI_S/i__carry_i_19_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.744 r  System_i/FIFO/U0/COMP_IPIC2AXI_S/i__carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.744    System_i/FIFO/U0/COMP_IPIC2AXI_S/i__carry_i_7_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.858 r  System_i/FIFO/U0/COMP_IPIC2AXI_S/i__carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.858    System_i/FIFO/U0/COMP_IPIC2AXI_S/i__carry_i_6_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.972 r  System_i/FIFO/U0/COMP_IPIC2AXI_S/i__carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.972    System_i/FIFO/U0/COMP_IPIC2AXI_S/i__carry_i_5_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.086 r  System_i/FIFO/U0/COMP_IPIC2AXI_S/i__carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.086    System_i/FIFO/U0/COMP_IPIC2AXI_S/i__carry__0_i_7_n_0
    SLICE_X9Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.200 r  System_i/FIFO/U0/COMP_IPIC2AXI_S/i__carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.200    System_i/FIFO/U0/COMP_IPIC2AXI_S/i__carry__0_i_6_n_0
    SLICE_X9Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.314 r  System_i/FIFO/U0/COMP_IPIC2AXI_S/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.314    System_i/FIFO/U0/COMP_IPIC2AXI_S/i__carry__0_i_5_n_0
    SLICE_X9Y48          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.627 r  System_i/FIFO/U0/COMP_IPIC2AXI_S/i__carry__1_i_5/O[3]
                         net (fo=1, routed)           0.594     7.221    System_i/FIFO/U0/COMP_IPIC2AXI_S/R[28]
    SLICE_X8Y47          LUT6 (Prop_lut6_I3_O)        0.306     7.527 r  System_i/FIFO/U0/COMP_IPIC2AXI_S/i__carry__1_i_2__0/O
                         net (fo=1, routed)           0.000     7.527    System_i/FIFO/U0/COMP_IPIC2AXI_S/i__carry__1_i_2__0_n_0
    SLICE_X8Y47          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     8.101 r  System_i/FIFO/U0/COMP_IPIC2AXI_S/eqOp_inferred__2/i__carry__1/CO[2]
                         net (fo=2, routed)           0.963     9.064    System_i/FIFO/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_sb_wr_en_reg[0]
    SLICE_X12Y46         LUT6 (Prop_lut6_I4_O)        0.310     9.374 r  System_i/FIFO/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_sb_wr_en_i_1/O
                         net (fo=2, routed)           0.970    10.344    System_i/FIFO/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_sb_wr_en
    SLICE_X12Y42         LUT5 (Prop_lut5_I2_O)        0.150    10.494 r  System_i/FIFO/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_wr_data[31]_i_1/O
                         net (fo=32, routed)          1.268    11.762    System_i/FIFO/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[31]_0[0]
    SLICE_X2Y52          FDRE                                         r  System_i/FIFO/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2661, routed)        1.539    23.296    System_i/FIFO/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X2Y52          FDRE                                         r  System_i/FIFO/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[17]/C
                         clock pessimism              0.282    23.578    
                         clock uncertainty           -0.302    23.276    
    SLICE_X2Y52          FDRE (Setup_fdre_C_CE)      -0.409    22.867    System_i/FIFO/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[17]
  -------------------------------------------------------------------
                         required time                         22.867    
                         arrival time                         -11.762    
  -------------------------------------------------------------------
                         slack                                 11.105    

Slack (MET) :             11.110ns  (required time - arrival time)
  Source:                 System_i/FIFO/U0/COMP_IPIC2AXI_S/gtxd.sig_txd_packet_size_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            System_i/FIFO/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.034ns  (logic 3.397ns (42.281%)  route 4.637ns (57.719%))
  Logic Levels:           12  (CARRY4=8 LUT1=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.296ns = ( 23.296 - 20.000 ) 
    Source Clock Delay      (SCD):    3.722ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2661, routed)        1.683     3.722    System_i/FIFO/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X10Y42         FDRE                                         r  System_i/FIFO/U0/COMP_IPIC2AXI_S/gtxd.sig_txd_packet_size_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y42         FDRE (Prop_fdre_C_Q)         0.518     4.240 f  System_i/FIFO/U0/COMP_IPIC2AXI_S/gtxd.sig_txd_packet_size_reg[1]/Q
                         net (fo=4, routed)           0.848     5.088    System_i/FIFO/U0/COMP_IPIC2AXI_S/gtxd.sig_txd_packet_size_reg[1]
    SLICE_X9Y42          LUT1 (Prop_lut1_I0_O)        0.124     5.212 r  System_i/FIFO/U0/COMP_IPIC2AXI_S/i__carry_i_19/O
                         net (fo=1, routed)           0.000     5.212    System_i/FIFO/U0/COMP_IPIC2AXI_S/i__carry_i_19_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.744 r  System_i/FIFO/U0/COMP_IPIC2AXI_S/i__carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.744    System_i/FIFO/U0/COMP_IPIC2AXI_S/i__carry_i_7_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.858 r  System_i/FIFO/U0/COMP_IPIC2AXI_S/i__carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.858    System_i/FIFO/U0/COMP_IPIC2AXI_S/i__carry_i_6_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.972 r  System_i/FIFO/U0/COMP_IPIC2AXI_S/i__carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.972    System_i/FIFO/U0/COMP_IPIC2AXI_S/i__carry_i_5_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.086 r  System_i/FIFO/U0/COMP_IPIC2AXI_S/i__carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.086    System_i/FIFO/U0/COMP_IPIC2AXI_S/i__carry__0_i_7_n_0
    SLICE_X9Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.200 r  System_i/FIFO/U0/COMP_IPIC2AXI_S/i__carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.200    System_i/FIFO/U0/COMP_IPIC2AXI_S/i__carry__0_i_6_n_0
    SLICE_X9Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.314 r  System_i/FIFO/U0/COMP_IPIC2AXI_S/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.314    System_i/FIFO/U0/COMP_IPIC2AXI_S/i__carry__0_i_5_n_0
    SLICE_X9Y48          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.627 r  System_i/FIFO/U0/COMP_IPIC2AXI_S/i__carry__1_i_5/O[3]
                         net (fo=1, routed)           0.594     7.221    System_i/FIFO/U0/COMP_IPIC2AXI_S/R[28]
    SLICE_X8Y47          LUT6 (Prop_lut6_I3_O)        0.306     7.527 r  System_i/FIFO/U0/COMP_IPIC2AXI_S/i__carry__1_i_2__0/O
                         net (fo=1, routed)           0.000     7.527    System_i/FIFO/U0/COMP_IPIC2AXI_S/i__carry__1_i_2__0_n_0
    SLICE_X8Y47          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     8.101 r  System_i/FIFO/U0/COMP_IPIC2AXI_S/eqOp_inferred__2/i__carry__1/CO[2]
                         net (fo=2, routed)           0.963     9.064    System_i/FIFO/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_sb_wr_en_reg[0]
    SLICE_X12Y46         LUT6 (Prop_lut6_I4_O)        0.310     9.374 r  System_i/FIFO/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_sb_wr_en_i_1/O
                         net (fo=2, routed)           0.970    10.344    System_i/FIFO/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_sb_wr_en
    SLICE_X12Y42         LUT5 (Prop_lut5_I2_O)        0.150    10.494 r  System_i/FIFO/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_wr_data[31]_i_1/O
                         net (fo=32, routed)          1.263    11.757    System_i/FIFO/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[31]_0[0]
    SLICE_X3Y52          FDRE                                         r  System_i/FIFO/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2661, routed)        1.539    23.296    System_i/FIFO/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X3Y52          FDRE                                         r  System_i/FIFO/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[25]/C
                         clock pessimism              0.282    23.578    
                         clock uncertainty           -0.302    23.276    
    SLICE_X3Y52          FDRE (Setup_fdre_C_CE)      -0.409    22.867    System_i/FIFO/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[25]
  -------------------------------------------------------------------
                         required time                         22.867    
                         arrival time                         -11.757    
  -------------------------------------------------------------------
                         slack                                 11.110    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 System_i/FIFO/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            System_i/FIFO/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.747%)  route 0.183ns (55.253%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.780ns
    Source Clock Delay      (SCD):    1.399ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2661, routed)        0.569     1.399    System_i/FIFO/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X8Y49          FDRE                                         r  System_i/FIFO/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y49          FDRE (Prop_fdre_C_Q)         0.148     1.547 r  System_i/FIFO/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[5]/Q
                         net (fo=1, routed)           0.183     1.730    System_i/FIFO/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/Q[5]
    SLICE_X7Y50          FDRE                                         r  System_i/FIFO/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2661, routed)        0.832     1.780    System_i/FIFO/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/s_axi_aclk
    SLICE_X7Y50          FDRE                                         r  System_i/FIFO/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[5]/C
                         clock pessimism             -0.118     1.662    
    SLICE_X7Y50          FDRE (Hold_fdre_C_D)         0.018     1.680    System_i/FIFO/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.680    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 System_i/FIFO/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            System_i/FIFO/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.186ns (45.507%)  route 0.223ns (54.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.777ns
    Source Clock Delay      (SCD):    1.396ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2661, routed)        0.566     1.396    System_i/FIFO/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrpp1_inst/wr_clk
    SLICE_X15Y49         FDRE                                         r  System_i/FIFO/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y49         FDRE (Prop_fdre_C_Q)         0.141     1.537 r  System_i/FIFO/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[3]/Q
                         net (fo=9, routed)           0.223     1.760    System_i/FIFO/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrpp1_inst/Q[3]
    SLICE_X15Y50         LUT6 (Prop_lut6_I3_O)        0.045     1.805 r  System_i/FIFO/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrpp1_inst/count_value_i[6]_i_1__1/O
                         net (fo=1, routed)           0.000     1.805    System_i/FIFO/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrpp1_inst/count_value_i[6]_i_1__1_n_0
    SLICE_X15Y50         FDRE                                         r  System_i/FIFO/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2661, routed)        0.829     1.777    System_i/FIFO/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrpp1_inst/wr_clk
    SLICE_X15Y50         FDRE                                         r  System_i/FIFO/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[6]/C
                         clock pessimism             -0.118     1.659    
    SLICE_X15Y50         FDRE (Hold_fdre_C_D)         0.092     1.751    System_i/FIFO/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.751    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 System_i/FIFO/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            System_i/FIFO/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.342ns (81.063%)  route 0.080ns (18.937%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.799ns
    Source Clock Delay      (SCD):    1.418ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2661, routed)        0.588     1.418    System_i/FIFO/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/s_aclk
    SLICE_X5Y49          FDRE                                         r  System_i/FIFO/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.141     1.559 r  System_i/FIFO/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[17]/Q
                         net (fo=5, routed)           0.079     1.638    System_i/FIFO/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[17]
    SLICE_X5Y49          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     1.785 r  System_i/FIFO/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.786    System_i/FIFO/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[16]_i_1_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.840 r  System_i/FIFO/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.840    System_i/FIFO/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[20]_i_1_n_7
    SLICE_X5Y50          FDRE                                         r  System_i/FIFO/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2661, routed)        0.851     1.799    System_i/FIFO/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/s_aclk
    SLICE_X5Y50          FDRE                                         r  System_i/FIFO/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[20]/C
                         clock pessimism             -0.118     1.681    
    SLICE_X5Y50          FDRE (Hold_fdre_C_D)         0.105     1.786    System_i/FIFO/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.786    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 System_i/ProcessingSystem_AXILite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            System_i/ProcessingSystem_AXILite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.800ns
    Source Clock Delay      (SCD):    1.414ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2661, routed)        0.584     1.414    System_i/ProcessingSystem_AXILite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X1Y41          FDRE                                         r  System_i/ProcessingSystem_AXILite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDRE (Prop_fdre_C_Q)         0.141     1.555 r  System_i/ProcessingSystem_AXILite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/Q
                         net (fo=1, routed)           0.110     1.665    System_i/ProcessingSystem_AXILite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[8]
    SLICE_X0Y41          SRLC32E                                      r  System_i/ProcessingSystem_AXILite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2661, routed)        0.852     1.800    System_i/ProcessingSystem_AXILite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X0Y41          SRLC32E                                      r  System_i/ProcessingSystem_AXILite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.373     1.427    
    SLICE_X0Y41          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.610    System_i/ProcessingSystem_AXILite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.665    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 System_i/FIFO/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            System_i/FIFO/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.186ns (45.396%)  route 0.224ns (54.604%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.777ns
    Source Clock Delay      (SCD):    1.396ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2661, routed)        0.566     1.396    System_i/FIFO/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrpp1_inst/wr_clk
    SLICE_X15Y49         FDRE                                         r  System_i/FIFO/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y49         FDRE (Prop_fdre_C_Q)         0.141     1.537 r  System_i/FIFO/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[3]/Q
                         net (fo=9, routed)           0.224     1.761    System_i/FIFO/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrpp1_inst/Q[3]
    SLICE_X15Y50         LUT5 (Prop_lut5_I0_O)        0.045     1.806 r  System_i/FIFO/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrpp1_inst/count_value_i[5]_i_1__1/O
                         net (fo=1, routed)           0.000     1.806    System_i/FIFO/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrpp1_inst/count_value_i[5]_i_1__1_n_0
    SLICE_X15Y50         FDRE                                         r  System_i/FIFO/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2661, routed)        0.829     1.777    System_i/FIFO/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrpp1_inst/wr_clk
    SLICE_X15Y50         FDRE                                         r  System_i/FIFO/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[5]/C
                         clock pessimism             -0.118     1.659    
    SLICE_X15Y50         FDRE (Hold_fdre_C_D)         0.091     1.750    System_i/FIFO/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.750    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 System_i/FIFO/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            System_i/FIFO/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.141ns (36.137%)  route 0.249ns (63.863%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.780ns
    Source Clock Delay      (SCD):    1.399ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2661, routed)        0.569     1.399    System_i/FIFO/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X9Y49          FDRE                                         r  System_i/FIFO/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y49          FDRE (Prop_fdre_C_Q)         0.141     1.540 r  System_i/FIFO/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[2]/Q
                         net (fo=1, routed)           0.249     1.789    System_i/FIFO/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/Q[2]
    SLICE_X9Y50          FDRE                                         r  System_i/FIFO/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2661, routed)        0.832     1.780    System_i/FIFO/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/s_axi_aclk
    SLICE_X9Y50          FDRE                                         r  System_i/FIFO/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[2]/C
                         clock pessimism             -0.118     1.662    
    SLICE_X9Y50          FDRE (Hold_fdre_C_D)         0.070     1.732    System_i/FIFO/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.732    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 System_i/ProcessingSystem_AXILite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            System_i/ProcessingSystem_AXILite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.183ns (41.377%)  route 0.259ns (58.623%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.804ns
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2661, routed)        0.582     1.412    System_i/ProcessingSystem_AXILite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X2Y50          FDRE                                         r  System_i/ProcessingSystem_AXILite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.141     1.553 r  System_i/ProcessingSystem_AXILite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[11]/Q
                         net (fo=1, routed)           0.259     1.812    System_i/ProcessingSystem_AXILite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg_n_0_[11]
    SLICE_X2Y49          LUT3 (Prop_lut3_I2_O)        0.042     1.854 r  System_i/ProcessingSystem_AXILite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[11]_i_1__1/O
                         net (fo=1, routed)           0.000     1.854    System_i/ProcessingSystem_AXILite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[11]_i_1__1_n_0
    SLICE_X2Y49          FDRE                                         r  System_i/ProcessingSystem_AXILite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2661, routed)        0.856     1.804    System_i/ProcessingSystem_AXILite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X2Y49          FDRE                                         r  System_i/ProcessingSystem_AXILite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/C
                         clock pessimism             -0.118     1.686    
    SLICE_X2Y49          FDRE (Hold_fdre_C_D)         0.107     1.793    System_i/ProcessingSystem_AXILite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.793    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 System_i/FIFO/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            System_i/FIFO/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.353ns (81.544%)  route 0.080ns (18.456%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.799ns
    Source Clock Delay      (SCD):    1.418ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2661, routed)        0.588     1.418    System_i/FIFO/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/s_aclk
    SLICE_X5Y49          FDRE                                         r  System_i/FIFO/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.141     1.559 r  System_i/FIFO/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[17]/Q
                         net (fo=5, routed)           0.079     1.638    System_i/FIFO/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[17]
    SLICE_X5Y49          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     1.785 r  System_i/FIFO/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.786    System_i/FIFO/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[16]_i_1_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.851 r  System_i/FIFO/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.851    System_i/FIFO/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[20]_i_1_n_5
    SLICE_X5Y50          FDRE                                         r  System_i/FIFO/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2661, routed)        0.851     1.799    System_i/FIFO/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/s_aclk
    SLICE_X5Y50          FDRE                                         r  System_i/FIFO/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[22]/C
                         clock pessimism             -0.118     1.681    
    SLICE_X5Y50          FDRE (Hold_fdre_C_D)         0.105     1.786    System_i/FIFO/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.786    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 System_i/ProcessingSystem_AXILite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            System_i/ProcessingSystem_AXILite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.800ns
    Source Clock Delay      (SCD):    1.414ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2661, routed)        0.584     1.414    System_i/ProcessingSystem_AXILite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X1Y41          FDRE                                         r  System_i/ProcessingSystem_AXILite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDRE (Prop_fdre_C_Q)         0.141     1.555 r  System_i/ProcessingSystem_AXILite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[11]/Q
                         net (fo=1, routed)           0.056     1.611    System_i/ProcessingSystem_AXILite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[12]
    SLICE_X0Y41          SRLC32E                                      r  System_i/ProcessingSystem_AXILite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2661, routed)        0.852     1.800    System_i/ProcessingSystem_AXILite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X0Y41          SRLC32E                                      r  System_i/ProcessingSystem_AXILite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32/CLK
                         clock pessimism             -0.373     1.427    
    SLICE_X0Y41          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.544    System_i/ProcessingSystem_AXILite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.611    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 System_i/Reset_ProcessingSystem/U0/EXT_LPF/lpf_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            System_i/Reset_ProcessingSystem/U0/SEQ/seq_clr_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.908%)  route 0.180ns (56.092%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.773ns
    Source Clock Delay      (SCD):    1.384ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2661, routed)        0.554     1.384    System_i/Reset_ProcessingSystem/U0/EXT_LPF/slowest_sync_clk
    SLICE_X23Y60         FDRE                                         r  System_i/Reset_ProcessingSystem/U0/EXT_LPF/lpf_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y60         FDRE (Prop_fdre_C_Q)         0.141     1.525 r  System_i/Reset_ProcessingSystem/U0/EXT_LPF/lpf_int_reg/Q
                         net (fo=4, routed)           0.180     1.705    System_i/Reset_ProcessingSystem/U0/SEQ/lpf_int
    SLICE_X21Y60         FDRE                                         r  System_i/Reset_ProcessingSystem/U0/SEQ/seq_clr_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2661, routed)        0.825     1.773    System_i/Reset_ProcessingSystem/U0/SEQ/slowest_sync_clk
    SLICE_X21Y60         FDRE                                         r  System_i/Reset_ProcessingSystem/U0/SEQ/seq_clr_reg/C
                         clock pessimism             -0.123     1.650    
    SLICE_X21Y60         FDRE (Hold_fdre_C_R)        -0.018     1.632    System_i/Reset_ProcessingSystem/U0/SEQ/seq_clr_reg
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.705    
  -------------------------------------------------------------------
                         slack                                  0.073    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/DCLK     n/a            4.999         20.000      15.001     MMCME2_ADV_X0Y0  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/DCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y10     System_i/FIFO/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y10     System_i/FIFO/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16   System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X20Y46     System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clkfbout_reg_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X20Y45     System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clkfbout_reg_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X20Y46     System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clkfbout_reg_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X20Y45     System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clkfbout_reg_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X20Y44     System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clkfbout_reg_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X20Y45     System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clkfbout_reg_reg[15]/C
Low Pulse Width   Slow    MMCME2_ADV/DCLK     n/a            2.499         10.000      7.501      MMCME2_ADV_X0Y0  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/DCLK
Low Pulse Width   Fast    MMCME2_ADV/DCLK     n/a            2.499         10.000      7.501      MMCME2_ADV_X0Y0  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/DCLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X8Y40      System_i/ProcessingSystem_AXILite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X6Y41      System_i/ProcessingSystem_AXILite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X6Y41      System_i/ProcessingSystem_AXILite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X6Y42      System_i/ProcessingSystem_AXILite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X6Y42      System_i/ProcessingSystem_AXILite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X6Y42      System_i/ProcessingSystem_AXILite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X6Y43      System_i/ProcessingSystem_AXILite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X6Y44      System_i/ProcessingSystem_AXILite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Fast    MMCME2_ADV/DCLK     n/a            2.499         10.000      7.500      MMCME2_ADV_X0Y0  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/DCLK
High Pulse Width  Slow    MMCME2_ADV/DCLK     n/a            2.499         10.000      7.500      MMCME2_ADV_X0Y0  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/DCLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X4Y46      System_i/ProcessingSystem_AXILite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X4Y46      System_i/ProcessingSystem_AXILite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X4Y46      System_i/ProcessingSystem_AXILite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X4Y46      System_i/ProcessingSystem_AXILite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X6Y49      System_i/ProcessingSystem_AXILite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X6Y49      System_i/ProcessingSystem_AXILite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X6Y49      System_i/ProcessingSystem_AXILite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X6Y49      System_i/ProcessingSystem_AXILite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  ClkAudio_System_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       18.607ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.607ns  (required time - arrival time)
  Source:                 System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by ClkAudio_System_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             ClkAudio_System_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.124ns  (logic 0.478ns (42.523%)  route 0.646ns (57.477%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y53                                       0.000     0.000 r  System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/src_gray_ff_reg[9]/C
    SLICE_X6Y53          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.646     1.124    System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/async_path[9]
    SLICE_X7Y57          FDRE                                         r  System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X7Y57          FDRE (Setup_fdre_C_D)       -0.269    19.731    System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                         19.731    
                         arrival time                          -1.124    
  -------------------------------------------------------------------
                         slack                                 18.607    

Slack (MET) :             18.628ns  (required time - arrival time)
  Source:                 System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/src_gray_ff_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[0][27]/D
                            (rising edge-triggered cell FDRE clocked by ClkAudio_System_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             ClkAudio_System_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.129ns  (logic 0.419ns (37.108%)  route 0.710ns (62.892%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y55                                       0.000     0.000 r  System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/src_gray_ff_reg[27]/C
    SLICE_X3Y55          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/src_gray_ff_reg[27]/Q
                         net (fo=1, routed)           0.710     1.129    System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/async_path[27]
    SLICE_X3Y57          FDRE                                         r  System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[0][27]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X3Y57          FDRE (Setup_fdre_C_D)       -0.243    19.757    System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[0][27]
  -------------------------------------------------------------------
                         required time                         19.757    
                         arrival time                          -1.129    
  -------------------------------------------------------------------
                         slack                                 18.628    

Slack (MET) :             18.668ns  (required time - arrival time)
  Source:                 System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by ClkAudio_System_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             ClkAudio_System_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.060ns  (logic 0.478ns (45.086%)  route 0.582ns (54.914%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y54                                       0.000     0.000 r  System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/src_gray_ff_reg[3]/C
    SLICE_X4Y54          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.582     1.060    System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/async_path[3]
    SLICE_X5Y54          FDRE                                         r  System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X5Y54          FDRE (Setup_fdre_C_D)       -0.272    19.728    System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         19.728    
                         arrival time                          -1.060    
  -------------------------------------------------------------------
                         slack                                 18.668    

Slack (MET) :             18.672ns  (required time - arrival time)
  Source:                 System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/src_gray_ff_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[0][29]/D
                            (rising edge-triggered cell FDRE clocked by ClkAudio_System_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             ClkAudio_System_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.060ns  (logic 0.419ns (39.512%)  route 0.641ns (60.488%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y55                                       0.000     0.000 r  System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/src_gray_ff_reg[29]/C
    SLICE_X3Y55          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/src_gray_ff_reg[29]/Q
                         net (fo=1, routed)           0.641     1.060    System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/async_path[29]
    SLICE_X2Y57          FDRE                                         r  System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[0][29]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X2Y57          FDRE (Setup_fdre_C_D)       -0.268    19.732    System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[0][29]
  -------------------------------------------------------------------
                         required time                         19.732    
                         arrival time                          -1.060    
  -------------------------------------------------------------------
                         slack                                 18.672    

Slack (MET) :             18.672ns  (required time - arrival time)
  Source:                 System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/src_gray_ff_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[0][15]/D
                            (rising edge-triggered cell FDRE clocked by ClkAudio_System_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             ClkAudio_System_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.059ns  (logic 0.478ns (45.154%)  route 0.581ns (54.846%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y53                                       0.000     0.000 r  System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/src_gray_ff_reg[15]/C
    SLICE_X8Y53          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/src_gray_ff_reg[15]/Q
                         net (fo=1, routed)           0.581     1.059    System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/async_path[15]
    SLICE_X9Y55          FDRE                                         r  System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[0][15]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X9Y55          FDRE (Setup_fdre_C_D)       -0.269    19.731    System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[0][15]
  -------------------------------------------------------------------
                         required time                         19.731    
                         arrival time                          -1.059    
  -------------------------------------------------------------------
                         slack                                 18.672    

Slack (MET) :             18.716ns  (required time - arrival time)
  Source:                 System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by ClkAudio_System_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             ClkAudio_System_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.067ns  (logic 0.478ns (44.815%)  route 0.589ns (55.185%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y53                                       0.000     0.000 r  System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/src_gray_ff_reg[7]/C
    SLICE_X6Y53          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.589     1.067    System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/async_path[7]
    SLICE_X6Y54          FDRE                                         r  System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X6Y54          FDRE (Setup_fdre_C_D)       -0.217    19.783    System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         19.783    
                         arrival time                          -1.067    
  -------------------------------------------------------------------
                         slack                                 18.716    

Slack (MET) :             18.725ns  (required time - arrival time)
  Source:                 System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/src_gray_ff_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[0][23]/D
                            (rising edge-triggered cell FDRE clocked by ClkAudio_System_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             ClkAudio_System_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.007ns  (logic 0.419ns (41.621%)  route 0.588ns (58.379%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53                                       0.000     0.000 r  System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/src_gray_ff_reg[23]/C
    SLICE_X3Y53          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/src_gray_ff_reg[23]/Q
                         net (fo=1, routed)           0.588     1.007    System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/async_path[23]
    SLICE_X2Y55          FDRE                                         r  System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[0][23]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X2Y55          FDRE (Setup_fdre_C_D)       -0.268    19.732    System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[0][23]
  -------------------------------------------------------------------
                         required time                         19.732    
                         arrival time                          -1.007    
  -------------------------------------------------------------------
                         slack                                 18.725    

Slack (MET) :             18.749ns  (required time - arrival time)
  Source:                 System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/src_gray_ff_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[0][17]/D
                            (rising edge-triggered cell FDRE clocked by ClkAudio_System_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             ClkAudio_System_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.050ns  (logic 0.478ns (45.510%)  route 0.572ns (54.490%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y53                                       0.000     0.000 r  System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/src_gray_ff_reg[17]/C
    SLICE_X6Y53          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/src_gray_ff_reg[17]/Q
                         net (fo=1, routed)           0.572     1.050    System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/async_path[17]
    SLICE_X6Y55          FDRE                                         r  System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[0][17]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X6Y55          FDRE (Setup_fdre_C_D)       -0.201    19.799    System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[0][17]
  -------------------------------------------------------------------
                         required time                         19.799    
                         arrival time                          -1.050    
  -------------------------------------------------------------------
                         slack                                 18.749    

Slack (MET) :             18.789ns  (required time - arrival time)
  Source:                 System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by ClkAudio_System_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             ClkAudio_System_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.116ns  (logic 0.518ns (46.428%)  route 0.598ns (53.572%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y53                                       0.000     0.000 r  System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/src_gray_ff_reg[6]/C
    SLICE_X6Y53          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.598     1.116    System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/async_path[6]
    SLICE_X5Y56          FDRE                                         r  System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X5Y56          FDRE (Setup_fdre_C_D)       -0.095    19.905    System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                         19.905    
                         arrival time                          -1.116    
  -------------------------------------------------------------------
                         slack                                 18.789    

Slack (MET) :             18.790ns  (required time - arrival time)
  Source:                 System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/src_gray_ff_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[0][11]/D
                            (rising edge-triggered cell FDRE clocked by ClkAudio_System_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             ClkAudio_System_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.943ns  (logic 0.478ns (50.707%)  route 0.465ns (49.293%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y53                                       0.000     0.000 r  System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/src_gray_ff_reg[11]/C
    SLICE_X8Y53          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/src_gray_ff_reg[11]/Q
                         net (fo=1, routed)           0.465     0.943    System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/async_path[11]
    SLICE_X7Y54          FDRE                                         r  System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X7Y54          FDRE (Setup_fdre_C_D)       -0.267    19.733    System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[0][11]
  -------------------------------------------------------------------
                         required time                         19.733    
                         arrival time                          -0.943    
  -------------------------------------------------------------------
                         slack                                 18.790    





