<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#summary" style=" font-size: 16px;">Synthesis Details</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#performance" style=" font-size: 14px;">Max Frequency Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>E:\git\Pmod\Pmod_DS2\src\MicroCode.v<br>
E:\git\Pmod\Pmod_DS2\src\apu.v<br>
E:\git\Pmod\Pmod_DS2\src\autofire.v<br>
E:\git\Pmod\Pmod_DS2\src\compat.v<br>
E:\git\Pmod\Pmod_DS2\src\config.sv<br>
E:\git\Pmod\Pmod_DS2\src\cpu.v<br>
E:\git\Pmod\Pmod_DS2\src\dualshock_controller.v<br>
E:\git\Pmod\Pmod_DS2\src\game_loader.v<br>
E:\git\Pmod\Pmod_DS2\src\gowin_clkdiv\gowin_clkdiv.v<br>
E:\git\Pmod\Pmod_DS2\src\gowin_pll\gowin_pll.v<br>
E:\git\Pmod\Pmod_DS2\src\gowin_rpll_usb.v<br>
E:\git\Pmod\Pmod_DS2\src\hdmi\gowin_pll\gowin_pll_hdmi.v<br>
E:\git\Pmod\Pmod_DS2\src\hdmi2\audio_clock_regeneration_packet.sv<br>
E:\git\Pmod\Pmod_DS2\src\hdmi2\audio_info_frame.sv<br>
E:\git\Pmod\Pmod_DS2\src\hdmi2\audio_sample_packet.sv<br>
E:\git\Pmod\Pmod_DS2\src\hdmi2\auxiliary_video_information_info_frame.sv<br>
E:\git\Pmod\Pmod_DS2\src\hdmi2\hdmi.sv<br>
E:\git\Pmod\Pmod_DS2\src\hdmi2\packet_assembler.sv<br>
E:\git\Pmod\Pmod_DS2\src\hdmi2\packet_picker.sv<br>
E:\git\Pmod\Pmod_DS2\src\hdmi2\serializer.sv<br>
E:\git\Pmod\Pmod_DS2\src\hdmi2\source_product_description_info_frame.sv<br>
E:\git\Pmod\Pmod_DS2\src\hdmi2\tmds_channel.sv<br>
E:\git\Pmod\Pmod_DS2\src\hw_sound.v<br>
E:\git\Pmod\Pmod_DS2\src\hw_uart.v<br>
E:\git\Pmod\Pmod_DS2\src\memory_controller.v<br>
E:\git\Pmod\Pmod_DS2\src\mmu.v<br>
E:\git\Pmod\Pmod_DS2\src\nes.v<br>
E:\git\Pmod\Pmod_DS2\src\nes2hdmi.sv<br>
E:\git\Pmod\Pmod_DS2\src\nes_tang25k.v<br>
E:\git\Pmod\Pmod_DS2\src\ppu.v<br>
E:\git\Pmod\Pmod_DS2\src\sd_file_list_reader.v<br>
E:\git\Pmod\Pmod_DS2\src\sd_loader.v<br>
E:\git\Pmod\Pmod_DS2\src\sd_reader.sv<br>
E:\git\Pmod\Pmod_DS2\src\sdcmd_ctrl.sv<br>
E:\git\Pmod\Pmod_DS2\src\sdram.v<br>
E:\git\Pmod\Pmod_DS2\src\uart_tx_V2.v<br>
E:\git\Pmod\Pmod_DS2\src\usb_hid_host.v<br>
E:\git\Pmod\Pmod_DS2\src\usb_hid_host_rom.v<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.11.01 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5A-LV25MG121NES</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5A-25</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>A</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Thu Jul 31 22:55:03 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="summary">Synthesis Details</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module</td>
<td>NES_Tang25k</td>
</tr>
<tr>
<td class="label">Synthesis Process</td>
<td>Running parser:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.984s, Elapsed time = 0h 0m 0.906s, Peak memory usage = 503.379MB<br/>Running netlist conversion:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 0MB<br/>Running device independent optimization:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 0: CPU time = 0h 0m 0.796s, Elapsed time = 0h 0m 0.822s, Peak memory usage = 503.379MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 1: CPU time = 0h 0m 0.093s, Elapsed time = 0h 0m 0.101s, Peak memory usage = 503.379MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 2: CPU time = 0h 0m 0.312s, Elapsed time = 0h 0m 0.283s, Peak memory usage = 503.379MB<br/>Running inference:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 0: CPU time = 0h 0m 0.078s, Elapsed time = 0h 0m 0.124s, Peak memory usage = 503.379MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 1: CPU time = 0h 0m 0.046s, Elapsed time = 0h 0m 0.044s, Peak memory usage = 503.379MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 2: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.01s, Peak memory usage = 503.379MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 3: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.018s, Peak memory usage = 503.379MB<br/>Running technical mapping:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 0: CPU time = 0h 0m 0.406s, Elapsed time = 0h 0m 0.396s, Peak memory usage = 503.379MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 1: CPU time = 0h 0m 0.062s, Elapsed time = 0h 0m 0.062s, Peak memory usage = 503.379MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 2: CPU time = 0h 0m 0.078s, Elapsed time = 0h 0m 0.084s, Peak memory usage = 503.379MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 3: CPU time = 0h 0m 6s, Elapsed time = 0h 0m 6s, Peak memory usage = 503.379MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 4: CPU time = 0h 0m 0.156s, Elapsed time = 0h 0m 0.19s, Peak memory usage = 503.379MB<br/>Generate output files:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.171s, Elapsed time = 0h 0m 0.17s, Peak memory usage = 503.379MB<br/></td>
</tr>
<tr>
<td class="label">Total Time and Memory Usage</td>
<td>CPU time = 0h 0m 9s, Elapsed time = 0h 0m 9s, Peak memory usage = 503.379MB</td>
</tr>
</table>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
</tr>
<tr>
<td class="label"><b>I/O Port </b></td>
<td>23</td>
</tr>
<tr>
<td class="label"><b>I/O Buf </b></td>
<td>18</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>5</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOBUF</td>
<td>7</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspTBUF</td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspELVDS_OBUF</td>
<td>4</td>
</tr>
<tr>
<td class="label"><b>Register </b></td>
<td>889</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFSE</td>
<td>34</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFRE</td>
<td>855</td>
</tr>
<tr>
<td class="label"><b>LUT </b></td>
<td>2018</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT2</td>
<td>124</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT3</td>
<td>569</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT4</td>
<td>1325</td>
</tr>
<tr>
<td class="label"><b>ALU </b></td>
<td>157</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspALU</td>
<td>157</td>
</tr>
<tr>
<td class="label"><b>INV </b></td>
<td>23</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspINV</td>
<td>23</td>
</tr>
<tr>
<td class="label"><b>IOLOGIC </b></td>
<td>3</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOSER10</td>
<td>3</td>
</tr>
<tr>
<td class="label"><b>DSP </b></td>
<td></td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspMULTADDALU12X12</td>
<td>3</td>
</tr>
<tr>
<td class="label"><b>BSRAM </b></td>
<td>26</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspSDPB</td>
<td>25</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbsppROM</td>
<td>1</td>
</tr>
<tr>
<td class="label"><b>CLOCK </b></td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspCLKDIV</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspPLLA</td>
<td>1</td>
</tr>
</table>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
<td><b>Utilization</b></td>
</tr>
<tr>
<td class="label">Logic</td>
<td>2198(2041 LUT, 157 ALU) / 23040</td>
<td>10%</td>
</tr>
<tr>
<td class="label">Register</td>
<td>889 / 23280</td>
<td>4%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as Latch</td>
<td>0 / 23280</td>
<td>0%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as FF</td>
<td>889 / 23280</td>
<td>4%</td>
</tr>
<tr>
<td class="label">BSRAM</td>
<td>26 / 56</td>
<td>47%</td>
</tr>
</table>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Type</th>
<th>Period</th>
<th>Frequency(MHz)</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>1</td>
<td>sys_clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.000</td>
<td>0.000</td>
<td>10.000</td>
<td> </td>
<td> </td>
<td>sys_clk_ibuf/I </td>
</tr>
<tr>
<td>2</td>
<td>u_hdmi/clk_audio</td>
<td>Base</td>
<td>10.000</td>
<td>100.000</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>u_hdmi/clk_audio_s0/Q </td>
</tr>
<tr>
<td>3</td>
<td>sclk</td>
<td>Base</td>
<td>10.000</td>
<td>100.000</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>sclk_s1/Q </td>
</tr>
<tr>
<td>4</td>
<td>controller/pls/W_TXSET</td>
<td>Base</td>
<td>10.000</td>
<td>100.000</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>controller/pls/W_TXSET_s/F </td>
</tr>
<tr>
<td>5</td>
<td>controller/pls/joystick_clk_d</td>
<td>Base</td>
<td>10.000</td>
<td>100.000</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>controller/pls/joystick_clk_d_s/F </td>
</tr>
<tr>
<td>6</td>
<td>controller/pls/W_RXWT</td>
<td>Base</td>
<td>10.000</td>
<td>100.000</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>controller/pls/W_RXWT_s/F </td>
</tr>
<tr>
<td>7</td>
<td>controller2/pls/W_TXSET</td>
<td>Base</td>
<td>10.000</td>
<td>100.000</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>controller2/pls/W_TXSET_s/F </td>
</tr>
<tr>
<td>8</td>
<td>controller2/pls/joystick_clk2_d</td>
<td>Base</td>
<td>10.000</td>
<td>100.000</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>controller2/pls/joystick_clk2_d_s/F </td>
</tr>
<tr>
<td>9</td>
<td>controller2/pls/W_RXWT</td>
<td>Base</td>
<td>10.000</td>
<td>100.000</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>controller2/pls/W_RXWT_s/F </td>
</tr>
<tr>
<td>10</td>
<td>pll_clk/PLLA_inst/CLKOUT2.default_gen_clk</td>
<td>Generated</td>
<td>2.667</td>
<td>375.000</td>
<td>0.000</td>
<td>1.333</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>pll_clk/PLLA_inst/CLKOUT2 </td>
</tr>
<tr>
<td>11</td>
<td>pll_clk/PLLA_inst/CLKOUT3.default_gen_clk</td>
<td>Generated</td>
<td>40.000</td>
<td>25.000</td>
<td>0.000</td>
<td>20.000</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>pll_clk/PLLA_inst/CLKOUT3 </td>
</tr>
<tr>
<td>12</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>13.333</td>
<td>75.000</td>
<td>0.000</td>
<td>6.667</td>
<td>pll_clk/PLLA_inst/CLKOUT2</td>
<td>pll_clk/PLLA_inst/CLKOUT2.default_gen_clk</td>
<td>clk_div/clkdiv_inst/CLKOUT </td>
</tr>
</table>
<h2><a name="performance">Max Frequency Summary:</a></h2>
<table class="summary_table">
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>sys_clk</td>
<td>50.000(MHz)</td>
<td>153.404(MHz)</td>
<td>8</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>u_hdmi/clk_audio</td>
<td>100.000(MHz)</td>
<td>341.006(MHz)</td>
<td>3</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>sclk</td>
<td>100.000(MHz)</td>
<td>249.844(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>controller/pls/W_TXSET</td>
<td>100.000(MHz)</td>
<td>138.696(MHz)</td>
<td>9</td>
<td>TOP</td>
</tr>
<tr>
<td>5</td>
<td>controller/pls/joystick_clk_d</td>
<td>100.000(MHz)</td>
<td>1217.656(MHz)</td>
<td>1</td>
<td>TOP</td>
</tr>
<tr>
<td>6</td>
<td>controller2/pls/W_TXSET</td>
<td>100.000(MHz)</td>
<td>167.926(MHz)</td>
<td>7</td>
<td>TOP</td>
</tr>
<tr>
<td>7</td>
<td>controller2/pls/joystick_clk2_d</td>
<td>100.000(MHz)</td>
<td>1217.656(MHz)</td>
<td>1</td>
<td>TOP</td>
</tr>
<tr>
<td>8</td>
<td>pll_clk/PLLA_inst/CLKOUT3.default_gen_clk</td>
<td>25.000(MHz)</td>
<td>130.336(MHz)</td>
<td>9</td>
<td>TOP</td>
</tr>
<tr>
<td>9</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>75.000(MHz)</td>
<td>73.415(MHz)</td>
<td>15</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<h3>Path&nbsp1</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.288</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.295</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.007</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/hdmi/video_data_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/hdmi/tmds_gen[2].tmds_channel/acc_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.362</td>
<td>0.362</td>
<td>tCL</td>
<td>RR</td>
<td>698</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.737</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/hdmi/video_data_16_s0/CLK</td>
</tr>
<tr>
<td>1.120</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>u_hdmi/hdmi/video_data_16_s0/Q</td>
</tr>
<tr>
<td>1.495</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/hdmi/tmds_gen[2].tmds_channel/n92_s9/I0</td>
</tr>
<tr>
<td>2.021</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/hdmi/tmds_gen[2].tmds_channel/n92_s9/F</td>
</tr>
<tr>
<td>2.396</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/hdmi/tmds_gen[2].tmds_channel/n92_s6/I0</td>
</tr>
<tr>
<td>2.922</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>u_hdmi/hdmi/tmds_gen[2].tmds_channel/n92_s6/F</td>
</tr>
<tr>
<td>3.297</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/hdmi/tmds_gen[2].tmds_channel/n122_s16/I2</td>
</tr>
<tr>
<td>3.759</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/hdmi/tmds_gen[2].tmds_channel/n122_s16/F</td>
</tr>
<tr>
<td>4.134</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/hdmi/tmds_gen[2].tmds_channel/n122_s11/I0</td>
</tr>
<tr>
<td>4.660</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>u_hdmi/hdmi/tmds_gen[2].tmds_channel/n122_s11/F</td>
</tr>
<tr>
<td>5.035</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/hdmi/tmds_gen[2].tmds_channel/n122_s7/I2</td>
</tr>
<tr>
<td>5.496</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>u_hdmi/hdmi/tmds_gen[2].tmds_channel/n122_s7/F</td>
</tr>
<tr>
<td>5.871</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/hdmi/tmds_gen[2].tmds_channel/n122_s8/I1</td>
</tr>
<tr>
<td>6.387</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>u_hdmi/hdmi/tmds_gen[2].tmds_channel/n122_s8/F</td>
</tr>
<tr>
<td>6.762</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/hdmi/tmds_gen[2].tmds_channel/n122_s4/I2</td>
</tr>
<tr>
<td>7.224</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>u_hdmi/hdmi/tmds_gen[2].tmds_channel/n122_s4/F</td>
</tr>
<tr>
<td>7.599</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/hdmi/tmds_gen[2].tmds_channel/N1q_m07_2_s7/I1</td>
</tr>
<tr>
<td>8.115</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>u_hdmi/hdmi/tmds_gen[2].tmds_channel/N1q_m07_2_s7/F</td>
</tr>
<tr>
<td>8.490</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_hdmi/hdmi/tmds_gen[2].tmds_channel/n143_s/I1</td>
</tr>
<tr>
<td>9.220</td>
<td>0.730</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>u_hdmi/hdmi/tmds_gen[2].tmds_channel/n143_s/SUM</td>
</tr>
<tr>
<td>9.595</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/hdmi/tmds_gen[2].tmds_channel/acc_add_4_s5/I1</td>
</tr>
<tr>
<td>10.111</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/hdmi/tmds_gen[2].tmds_channel/acc_add_4_s5/F</td>
</tr>
<tr>
<td>10.486</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/hdmi/tmds_gen[2].tmds_channel/acc_add_4_s3/I0</td>
</tr>
<tr>
<td>11.012</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/hdmi/tmds_gen[2].tmds_channel/acc_add_4_s3/F</td>
</tr>
<tr>
<td>11.387</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/hdmi/tmds_gen[2].tmds_channel/acc_add_4_s1/I0</td>
</tr>
<tr>
<td>11.914</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/hdmi/tmds_gen[2].tmds_channel/acc_add_4_s1/F</td>
</tr>
<tr>
<td>12.289</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/hdmi/tmds_gen[2].tmds_channel/acc_add_4_s0/I0</td>
</tr>
<tr>
<td>12.815</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/hdmi/tmds_gen[2].tmds_channel/acc_add_4_s0/F</td>
</tr>
<tr>
<td>13.190</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_hdmi/hdmi/tmds_gen[2].tmds_channel/n286_s/I1</td>
</tr>
<tr>
<td>13.920</td>
<td>0.730</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/hdmi/tmds_gen[2].tmds_channel/n286_s/SUM</td>
</tr>
<tr>
<td>14.295</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/hdmi/tmds_gen[2].tmds_channel/acc_4_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>13.333</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.696</td>
<td>0.362</td>
<td>tCL</td>
<td>RR</td>
<td>698</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>14.071</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/hdmi/tmds_gen[2].tmds_channel/acc_4_s0/CLK</td>
</tr>
<tr>
<td>14.007</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_hdmi/hdmi/tmds_gen[2].tmds_channel/acc_4_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>13.333</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.375, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 7.550, 55.689%; route: 5.625, 41.490%; tC2Q: 0.382, 2.821%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.375, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp2</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.220</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.227</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.007</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/hdmi/video_data_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/hdmi/tmds_gen[0].tmds_channel/acc_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.362</td>
<td>0.362</td>
<td>tCL</td>
<td>RR</td>
<td>698</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.737</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/hdmi/video_data_0_s0/CLK</td>
</tr>
<tr>
<td>1.120</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>17</td>
<td>u_hdmi/hdmi/video_data_0_s0/Q</td>
</tr>
<tr>
<td>1.495</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/hdmi/tmds_gen[0].tmds_channel/n92_s9/I0</td>
</tr>
<tr>
<td>2.021</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/hdmi/tmds_gen[0].tmds_channel/n92_s9/F</td>
</tr>
<tr>
<td>2.396</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/hdmi/tmds_gen[0].tmds_channel/n92_s4/I0</td>
</tr>
<tr>
<td>2.922</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>u_hdmi/hdmi/tmds_gen[0].tmds_channel/n92_s4/F</td>
</tr>
<tr>
<td>3.297</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/hdmi/tmds_gen[0].tmds_channel/n92_s1/I1</td>
</tr>
<tr>
<td>3.814</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/hdmi/tmds_gen[0].tmds_channel/n92_s1/F</td>
</tr>
<tr>
<td>4.189</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/hdmi/tmds_gen[0].tmds_channel/n92_s0/I0</td>
</tr>
<tr>
<td>4.715</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>u_hdmi/hdmi/tmds_gen[0].tmds_channel/n92_s0/F</td>
</tr>
<tr>
<td>5.090</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/hdmi/tmds_gen[0].tmds_channel/N1q_m07_1_s10/I0</td>
</tr>
<tr>
<td>5.616</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>u_hdmi/hdmi/tmds_gen[0].tmds_channel/N1q_m07_1_s10/F</td>
</tr>
<tr>
<td>5.991</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/hdmi/tmds_gen[0].tmds_channel/n175_s1/I0</td>
</tr>
<tr>
<td>6.517</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>u_hdmi/hdmi/tmds_gen[0].tmds_channel/n175_s1/F</td>
</tr>
<tr>
<td>6.892</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/hdmi/tmds_gen[0].tmds_channel/N1q_m07_2_s7/I1</td>
</tr>
<tr>
<td>7.409</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>u_hdmi/hdmi/tmds_gen[0].tmds_channel/N1q_m07_2_s7/F</td>
</tr>
<tr>
<td>7.784</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/hdmi/tmds_gen[0].tmds_channel/N0q_m07_2_s6/I3</td>
</tr>
<tr>
<td>8.046</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>u_hdmi/hdmi/tmds_gen[0].tmds_channel/N0q_m07_2_s6/F</td>
</tr>
<tr>
<td>8.421</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_hdmi/hdmi/tmds_gen[0].tmds_channel/n143_s/I0</td>
</tr>
<tr>
<td>9.152</td>
<td>0.731</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>u_hdmi/hdmi/tmds_gen[0].tmds_channel/n143_s/SUM</td>
</tr>
<tr>
<td>9.527</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/hdmi/tmds_gen[0].tmds_channel/acc_add_4_s5/I1</td>
</tr>
<tr>
<td>10.044</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/hdmi/tmds_gen[0].tmds_channel/acc_add_4_s5/F</td>
</tr>
<tr>
<td>10.419</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/hdmi/tmds_gen[0].tmds_channel/acc_add_4_s3/I0</td>
</tr>
<tr>
<td>10.945</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/hdmi/tmds_gen[0].tmds_channel/acc_add_4_s3/F</td>
</tr>
<tr>
<td>11.320</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/hdmi/tmds_gen[0].tmds_channel/acc_add_4_s1/I0</td>
</tr>
<tr>
<td>11.846</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/hdmi/tmds_gen[0].tmds_channel/acc_add_4_s1/F</td>
</tr>
<tr>
<td>12.221</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/hdmi/tmds_gen[0].tmds_channel/acc_add_4_s0/I0</td>
</tr>
<tr>
<td>12.747</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/hdmi/tmds_gen[0].tmds_channel/acc_add_4_s0/F</td>
</tr>
<tr>
<td>13.122</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_hdmi/hdmi/tmds_gen[0].tmds_channel/n286_s/I1</td>
</tr>
<tr>
<td>13.852</td>
<td>0.730</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/hdmi/tmds_gen[0].tmds_channel/n286_s/SUM</td>
</tr>
<tr>
<td>14.227</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/hdmi/tmds_gen[0].tmds_channel/acc_4_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>13.333</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.696</td>
<td>0.362</td>
<td>tCL</td>
<td>RR</td>
<td>698</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>14.071</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/hdmi/tmds_gen[0].tmds_channel/acc_4_s0/CLK</td>
</tr>
<tr>
<td>14.007</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_hdmi/hdmi/tmds_gen[0].tmds_channel/acc_4_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>13.333</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.375, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 7.483, 55.467%; route: 5.625, 41.698%; tC2Q: 0.382, 2.835%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.375, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp3</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.100</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.107</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.007</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/hdmi/video_data_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/hdmi/tmds_gen[1].tmds_channel/acc_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.362</td>
<td>0.362</td>
<td>tCL</td>
<td>RR</td>
<td>698</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.737</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/hdmi/video_data_8_s0/CLK</td>
</tr>
<tr>
<td>1.120</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>u_hdmi/hdmi/video_data_8_s0/Q</td>
</tr>
<tr>
<td>1.495</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/hdmi/tmds_gen[1].tmds_channel/n92_s7/I0</td>
</tr>
<tr>
<td>2.021</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/hdmi/tmds_gen[1].tmds_channel/n92_s7/F</td>
</tr>
<tr>
<td>2.396</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/hdmi/tmds_gen[1].tmds_channel/n92_s3/I0</td>
</tr>
<tr>
<td>2.922</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>u_hdmi/hdmi/tmds_gen[1].tmds_channel/n92_s3/F</td>
</tr>
<tr>
<td>3.297</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/hdmi/tmds_gen[1].tmds_channel/N1q_m07_3_s10/I0</td>
</tr>
<tr>
<td>3.824</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>u_hdmi/hdmi/tmds_gen[1].tmds_channel/N1q_m07_3_s10/F</td>
</tr>
<tr>
<td>4.199</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/hdmi/tmds_gen[1].tmds_channel/N1q_m07_3_s6/I2</td>
</tr>
<tr>
<td>4.660</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>u_hdmi/hdmi/tmds_gen[1].tmds_channel/N1q_m07_3_s6/F</td>
</tr>
<tr>
<td>5.035</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/hdmi/tmds_gen[1].tmds_channel/n122_s14/I0</td>
</tr>
<tr>
<td>5.561</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>u_hdmi/hdmi/tmds_gen[1].tmds_channel/n122_s14/F</td>
</tr>
<tr>
<td>5.936</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/hdmi/tmds_gen[1].tmds_channel/n122_s1/I2</td>
</tr>
<tr>
<td>6.397</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>u_hdmi/hdmi/tmds_gen[1].tmds_channel/n122_s1/F</td>
</tr>
<tr>
<td>6.772</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/hdmi/tmds_gen[1].tmds_channel/N1q_m07_2_s8/I3</td>
</tr>
<tr>
<td>7.035</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>u_hdmi/hdmi/tmds_gen[1].tmds_channel/N1q_m07_2_s8/F</td>
</tr>
<tr>
<td>7.410</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/hdmi/tmds_gen[1].tmds_channel/N0q_m07_2_s5/I1</td>
</tr>
<tr>
<td>7.926</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>u_hdmi/hdmi/tmds_gen[1].tmds_channel/N0q_m07_2_s5/F</td>
</tr>
<tr>
<td>8.301</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_hdmi/hdmi/tmds_gen[1].tmds_channel/n143_s/I0</td>
</tr>
<tr>
<td>9.032</td>
<td>0.731</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>u_hdmi/hdmi/tmds_gen[1].tmds_channel/n143_s/SUM</td>
</tr>
<tr>
<td>9.407</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/hdmi/tmds_gen[1].tmds_channel/acc_add_4_s5/I1</td>
</tr>
<tr>
<td>9.924</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/hdmi/tmds_gen[1].tmds_channel/acc_add_4_s5/F</td>
</tr>
<tr>
<td>10.299</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/hdmi/tmds_gen[1].tmds_channel/acc_add_4_s3/I0</td>
</tr>
<tr>
<td>10.825</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/hdmi/tmds_gen[1].tmds_channel/acc_add_4_s3/F</td>
</tr>
<tr>
<td>11.200</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/hdmi/tmds_gen[1].tmds_channel/acc_add_4_s1/I0</td>
</tr>
<tr>
<td>11.726</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/hdmi/tmds_gen[1].tmds_channel/acc_add_4_s1/F</td>
</tr>
<tr>
<td>12.101</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/hdmi/tmds_gen[1].tmds_channel/acc_add_4_s0/I0</td>
</tr>
<tr>
<td>12.627</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/hdmi/tmds_gen[1].tmds_channel/acc_add_4_s0/F</td>
</tr>
<tr>
<td>13.002</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_hdmi/hdmi/tmds_gen[1].tmds_channel/n286_s/I1</td>
</tr>
<tr>
<td>13.732</td>
<td>0.730</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/hdmi/tmds_gen[1].tmds_channel/n286_s/SUM</td>
</tr>
<tr>
<td>14.107</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/hdmi/tmds_gen[1].tmds_channel/acc_4_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>13.333</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.696</td>
<td>0.362</td>
<td>tCL</td>
<td>RR</td>
<td>698</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>14.071</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/hdmi/tmds_gen[1].tmds_channel/acc_4_s0/CLK</td>
</tr>
<tr>
<td>14.007</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_hdmi/hdmi/tmds_gen[1].tmds_channel/acc_4_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>13.333</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.375, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 7.362, 55.067%; route: 5.625, 42.072%; tC2Q: 0.382, 2.861%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.375, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp4</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.591</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.416</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.007</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/hdmi/video_data_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/hdmi/tmds_gen[2].tmds_channel/acc_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.362</td>
<td>0.362</td>
<td>tCL</td>
<td>RR</td>
<td>698</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.737</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/hdmi/video_data_16_s0/CLK</td>
</tr>
<tr>
<td>1.120</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>u_hdmi/hdmi/video_data_16_s0/Q</td>
</tr>
<tr>
<td>1.495</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/hdmi/tmds_gen[2].tmds_channel/n92_s9/I0</td>
</tr>
<tr>
<td>2.021</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/hdmi/tmds_gen[2].tmds_channel/n92_s9/F</td>
</tr>
<tr>
<td>2.396</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/hdmi/tmds_gen[2].tmds_channel/n92_s6/I0</td>
</tr>
<tr>
<td>2.922</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>u_hdmi/hdmi/tmds_gen[2].tmds_channel/n92_s6/F</td>
</tr>
<tr>
<td>3.297</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/hdmi/tmds_gen[2].tmds_channel/n122_s16/I2</td>
</tr>
<tr>
<td>3.759</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/hdmi/tmds_gen[2].tmds_channel/n122_s16/F</td>
</tr>
<tr>
<td>4.134</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/hdmi/tmds_gen[2].tmds_channel/n122_s11/I0</td>
</tr>
<tr>
<td>4.660</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>u_hdmi/hdmi/tmds_gen[2].tmds_channel/n122_s11/F</td>
</tr>
<tr>
<td>5.035</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/hdmi/tmds_gen[2].tmds_channel/n122_s7/I2</td>
</tr>
<tr>
<td>5.496</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>u_hdmi/hdmi/tmds_gen[2].tmds_channel/n122_s7/F</td>
</tr>
<tr>
<td>5.871</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/hdmi/tmds_gen[2].tmds_channel/n122_s8/I1</td>
</tr>
<tr>
<td>6.387</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>u_hdmi/hdmi/tmds_gen[2].tmds_channel/n122_s8/F</td>
</tr>
<tr>
<td>6.762</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/hdmi/tmds_gen[2].tmds_channel/n122_s4/I2</td>
</tr>
<tr>
<td>7.224</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>u_hdmi/hdmi/tmds_gen[2].tmds_channel/n122_s4/F</td>
</tr>
<tr>
<td>7.599</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/hdmi/tmds_gen[2].tmds_channel/N1q_m07_2_s7/I1</td>
</tr>
<tr>
<td>8.115</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>u_hdmi/hdmi/tmds_gen[2].tmds_channel/N1q_m07_2_s7/F</td>
</tr>
<tr>
<td>8.490</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_hdmi/hdmi/tmds_gen[2].tmds_channel/n131_s1/I0</td>
</tr>
<tr>
<td>9.221</td>
<td>0.731</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>u_hdmi/hdmi/tmds_gen[2].tmds_channel/n131_s1/SUM</td>
</tr>
<tr>
<td>9.596</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/hdmi/tmds_gen[2].tmds_channel/acc_add_2_s3/I2</td>
</tr>
<tr>
<td>10.057</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/hdmi/tmds_gen[2].tmds_channel/acc_add_2_s3/F</td>
</tr>
<tr>
<td>10.432</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/hdmi/tmds_gen[2].tmds_channel/acc_add_2_s1/I0</td>
</tr>
<tr>
<td>10.959</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/hdmi/tmds_gen[2].tmds_channel/acc_add_2_s1/F</td>
</tr>
<tr>
<td>11.334</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/hdmi/tmds_gen[2].tmds_channel/acc_add_2_s0/I0</td>
</tr>
<tr>
<td>11.860</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/hdmi/tmds_gen[2].tmds_channel/acc_add_2_s0/F</td>
</tr>
<tr>
<td>12.235</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_hdmi/hdmi/tmds_gen[2].tmds_channel/n288_s/I1</td>
</tr>
<tr>
<td>12.797</td>
<td>0.562</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>u_hdmi/hdmi/tmds_gen[2].tmds_channel/n288_s/COUT</td>
</tr>
<tr>
<td>12.797</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_hdmi/hdmi/tmds_gen[2].tmds_channel/n287_s/CIN</td>
</tr>
<tr>
<td>13.041</td>
<td>0.244</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>u_hdmi/hdmi/tmds_gen[2].tmds_channel/n287_s/SUM</td>
</tr>
<tr>
<td>13.416</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/hdmi/tmds_gen[2].tmds_channel/acc_3_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>13.333</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.696</td>
<td>0.362</td>
<td>tCL</td>
<td>RR</td>
<td>698</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>14.071</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/hdmi/tmds_gen[2].tmds_channel/acc_3_s0/CLK</td>
</tr>
<tr>
<td>14.007</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_hdmi/hdmi/tmds_gen[2].tmds_channel/acc_3_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>13.333</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.375, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 7.046, 55.575%; route: 5.250, 41.408%; tC2Q: 0.382, 3.017%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.375, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp5</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.667</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.007</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/hdmi/video_data_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/hdmi/tmds_gen[2].tmds_channel/acc_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.362</td>
<td>0.362</td>
<td>tCL</td>
<td>RR</td>
<td>698</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.737</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/hdmi/video_data_16_s0/CLK</td>
</tr>
<tr>
<td>1.120</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>u_hdmi/hdmi/video_data_16_s0/Q</td>
</tr>
<tr>
<td>1.495</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/hdmi/tmds_gen[2].tmds_channel/n92_s9/I0</td>
</tr>
<tr>
<td>2.021</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/hdmi/tmds_gen[2].tmds_channel/n92_s9/F</td>
</tr>
<tr>
<td>2.396</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/hdmi/tmds_gen[2].tmds_channel/n92_s6/I0</td>
</tr>
<tr>
<td>2.922</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>u_hdmi/hdmi/tmds_gen[2].tmds_channel/n92_s6/F</td>
</tr>
<tr>
<td>3.297</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/hdmi/tmds_gen[2].tmds_channel/n122_s16/I2</td>
</tr>
<tr>
<td>3.759</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/hdmi/tmds_gen[2].tmds_channel/n122_s16/F</td>
</tr>
<tr>
<td>4.134</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/hdmi/tmds_gen[2].tmds_channel/n122_s11/I0</td>
</tr>
<tr>
<td>4.660</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>u_hdmi/hdmi/tmds_gen[2].tmds_channel/n122_s11/F</td>
</tr>
<tr>
<td>5.035</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/hdmi/tmds_gen[2].tmds_channel/n122_s7/I2</td>
</tr>
<tr>
<td>5.496</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>u_hdmi/hdmi/tmds_gen[2].tmds_channel/n122_s7/F</td>
</tr>
<tr>
<td>5.871</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/hdmi/tmds_gen[2].tmds_channel/n122_s8/I1</td>
</tr>
<tr>
<td>6.387</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>u_hdmi/hdmi/tmds_gen[2].tmds_channel/n122_s8/F</td>
</tr>
<tr>
<td>6.762</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/hdmi/tmds_gen[2].tmds_channel/n122_s4/I2</td>
</tr>
<tr>
<td>7.224</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>u_hdmi/hdmi/tmds_gen[2].tmds_channel/n122_s4/F</td>
</tr>
<tr>
<td>7.599</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/hdmi/tmds_gen[2].tmds_channel/N1q_m07_2_s7/I1</td>
</tr>
<tr>
<td>8.115</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>u_hdmi/hdmi/tmds_gen[2].tmds_channel/N1q_m07_2_s7/F</td>
</tr>
<tr>
<td>8.490</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_hdmi/hdmi/tmds_gen[2].tmds_channel/n131_s1/I0</td>
</tr>
<tr>
<td>9.221</td>
<td>0.731</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>u_hdmi/hdmi/tmds_gen[2].tmds_channel/n131_s1/SUM</td>
</tr>
<tr>
<td>9.596</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/hdmi/tmds_gen[2].tmds_channel/acc_add_2_s3/I2</td>
</tr>
<tr>
<td>10.057</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/hdmi/tmds_gen[2].tmds_channel/acc_add_2_s3/F</td>
</tr>
<tr>
<td>10.432</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/hdmi/tmds_gen[2].tmds_channel/acc_add_2_s1/I0</td>
</tr>
<tr>
<td>10.959</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/hdmi/tmds_gen[2].tmds_channel/acc_add_2_s1/F</td>
</tr>
<tr>
<td>11.334</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/hdmi/tmds_gen[2].tmds_channel/acc_add_2_s0/I0</td>
</tr>
<tr>
<td>11.860</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/hdmi/tmds_gen[2].tmds_channel/acc_add_2_s0/F</td>
</tr>
<tr>
<td>12.235</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_hdmi/hdmi/tmds_gen[2].tmds_channel/n288_s/I1</td>
</tr>
<tr>
<td>12.965</td>
<td>0.730</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/hdmi/tmds_gen[2].tmds_channel/n288_s/SUM</td>
</tr>
<tr>
<td>13.340</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/hdmi/tmds_gen[2].tmds_channel/acc_2_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>13.333</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.696</td>
<td>0.362</td>
<td>tCL</td>
<td>RR</td>
<td>698</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>14.071</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/hdmi/tmds_gen[2].tmds_channel/acc_2_s0/CLK</td>
</tr>
<tr>
<td>14.007</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_hdmi/hdmi/tmds_gen[2].tmds_channel/acc_2_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>13.333</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.375, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 6.970, 55.307%; route: 5.250, 41.658%; tC2Q: 0.382, 3.035%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.375, 100.000%</td></tr>
</table>
<br/>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
