---
id: IEEEStd1076.6-1999
title:
- type: title-main
  content: IEEE Standard for VHDL Register Transfer Level Synthesis
  format: text/plain
- type: main
  content: IEEE Standard for VHDL Register Transfer Level Synthesis
  format: text/plain
link:
  content: https://ieeexplore.ieee.org/document/836335
  type: src
type: standard
docid:
- id: IEEE Std 1076.6-1999
  type: IEEE
- id: 978-0-7381-1820-8
  type: ISBN
- id: 10.1109/IEEESTD.2000.91308
  type: DOI
docnumber: 1076.6-1999
date:
- type: created
  value: '2000'
- type: published
  value: '2016-10-20'
- type: issued
  value: '1999-09-16'
contributor:
  organization:
    name: Institute of Electrical and Electronics Engineers
    abbreviation: IEEE
    url: http://www.ieee.org
    contact:
      city: New York
      country: USA
  role: publisher
revdate: '2016-10-20'
language: en
script: Latn
abstract:
  content: A standard syntax and semantics for VHDL register transfer level (RTL)
    synthesis is defined. The subset of IEEE 1076 (VHDL) that is suitable for RTL
    synthesis is defined, along with the semantics of that subset for the synthesis
    domain.
  language: en
  script: Latn
  format: text/plain
copyright:
  owner:
    name: Institute of Electrical and Electronics Engineers
    abbreviation: IEEE
    url: http://www.ieee.org
  from: '2000'
relation:
  type: obsoletedBy
  bibitem:
    formattedref:
      content: IEEE Std 1076.6-2004 (Revision of IEEE Std 1076.6-1999)
      format: text/plain
fetched: '2021-09-27'
keyword:
- Hardware design languages
- pragma
- register transfer level (RTL)
- synthesis
- VHDL
ics:
  code: '35.060'
  text: Languages used in information technology
