git clone --depth 1 --no-tags https://github.com/Osalbam/dig2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/483644726
git clone --depth 1 --no-tags https://github.com/sazimi13/snake.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/487186995
git clone --depth 1 --no-tags https://github.com/alan9137/HW3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/485241325
git clone --depth 1 --no-tags https://github.com/RobertCrist/ECE-371-Lab-3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/483040552
git clone --depth 1 --no-tags https://github.com/Diegoapp55/Lab2-Digital-II.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/482543642
git clone --depth 1 --no-tags https://github.com/jennycs0830/Computer-Organization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/483481881
git clone --depth 1 --no-tags https://github.com/dassaniGeet/Y86-64_Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/486206246
git clone --depth 1 --no-tags https://github.com/buntyhim/Vaman_m4_LCD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/486578160
git clone --depth 1 --no-tags https://github.com/Mayank-Parasar/verilog-course-code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/481850155
git clone --depth 1 --no-tags https://github.com/Zach-Bravo/Lab8_Submission_CompArch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/484888323
git clone --depth 1 --no-tags https://github.com/DorAgababa/DorAgababa.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/484673653
git clone --depth 1 --no-tags https://github.com/kartikrenake/adld-course-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/484446815
git clone --depth 1 --no-tags https://github.com/JosephBarchanowicz/Verilog-project-files.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/486056232
git clone --depth 1 --no-tags https://github.com/frankling2020/Some-Projects-Labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/487478597
git clone --depth 1 --no-tags https://github.com/TILOS-AI-Institute/MacroPlacement.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/489147019
git clone --depth 1 --no-tags https://github.com/ZiyangYE/General-Slow-DDR3-Interface.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/494141537
git clone --depth 1 --no-tags https://github.com/christoph-weiser/mpw6.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/487981411
git clone --depth 1 --no-tags https://github.com/eimtechnology/STEPFPGA-MXO2Core.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/490887847
git clone --depth 1 --no-tags https://github.com/myriadrf/LimeSDR-Mini-v2_GW.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/491169855
git clone --depth 1 --no-tags https://github.com/lydiawunan/LOSTIN.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/489237475
git clone --depth 1 --no-tags https://github.com/kerryliukk/NTHU-ICLAB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/492827091
git clone --depth 1 --no-tags https://github.com/ZiyangYE/LicheeTang20K_DDR_Test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/492116991
git clone --depth 1 --no-tags https://github.com/mattvenn/instrumented_adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/493300329
git clone --depth 1 --no-tags https://github.com/imocanu/riscv-ml.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/489980666
git clone --depth 1 --no-tags https://github.com/skiphansen/panog2_ldr.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/492851699
git clone --depth 1 --no-tags https://github.com/badgeteam/mch2022-firmware-ice40.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/489954058
git clone --depth 1 --no-tags https://github.com/x402/rv32cpu-bk0717a.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/491474748
git clone --depth 1 --no-tags https://github.com/RPTU-EIS/RISCV-Core.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/491077781
git clone --depth 1 --no-tags https://github.com/hyupupup/conv_systolic_array.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/490151200
git clone --depth 1 --no-tags https://github.com/xddcore/NutShellTeam.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/489702084
git clone --depth 1 --no-tags https://github.com/Ghanshu03101997/Ring-Oscillator-RO-PUF-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/491540697
git clone --depth 1 --no-tags https://github.com/ad-astra-et-ultra/RISC-V-CPU-Core.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/491084450
git clone --depth 1 --no-tags https://github.com/zona8815/Arbiter-PUF.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/488650445
git clone --depth 1 --no-tags https://github.com/Qazalbash/Processor-on-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/493267244
git clone --depth 1 --no-tags https://github.com/BambooWhispering/FPGA-histogram_equalization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/492143787
git clone --depth 1 --no-tags https://github.com/SkylerYCW/NCTU_2022_Spring_ICLab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/490562609
git clone --depth 1 --no-tags https://github.com/cpyhal3515/Simple_RISC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/490116048
git clone --depth 1 --no-tags https://github.com/yonghaekim/AOS-RISC-V.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/490832459
git clone --depth 1 --no-tags https://github.com/HexSDR/UDP_GPSDO_FOR_SDRPI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/490341269
git clone --depth 1 --no-tags https://github.com/msiddalingaiah/Centurion.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/490716708
git clone --depth 1 --no-tags https://github.com/bjonnh/ulx3s-synth.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/487703879
git clone --depth 1 --no-tags https://github.com/smunaut/mch2022-ice40.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/489954269
git clone --depth 1 --no-tags https://github.com/j-cyoung/miniRV-1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/489893880
git clone --depth 1 --no-tags https://github.com/kx-Huang/MIPS-simulator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/490649362
git clone --depth 1 --no-tags https://github.com/AnandNag003/1X3-Router-design-verification-and-code-coverage.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/493180119
git clone --depth 1 --no-tags https://github.com/abdelazeem201/Cordic-Algorithm-ASIC-chip.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/491417932
git clone --depth 1 --no-tags https://github.com/lycfly/EasyNPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/488892086
git clone --depth 1 --no-tags https://github.com/apahm/sata3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/488204243
git clone --depth 1 --no-tags https://github.com/rosmarinocc/CPU54.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/491150978
git clone --depth 1 --no-tags https://github.com/BambooWhispering/FPGA-Sobel_edge_detect.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/492147188
git clone --depth 1 --no-tags https://github.com/MiSTer-devel/Arcade-SNK_TripleZ80_MiSTer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/490456910
git clone --depth 1 --no-tags https://github.com/JohnBagshaw/SoC-FPGA-Interface-Peripherals.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/493434729
git clone --depth 1 --no-tags https://github.com/oamin12/AES.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/489523687
git clone --depth 1 --no-tags https://github.com/ShannonM-code/floating-point-multiplication.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/492968382
git clone --depth 1 --no-tags https://github.com/AnasMations/MIPS-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/491491037
git clone --depth 1 --no-tags https://github.com/captain-amygdala/huidu-hd-d16.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/492127006
git clone --depth 1 --no-tags https://github.com/jfw225/mnist-cnn-fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/492052179
git clone --depth 1 --no-tags https://github.com/phuvg/apb_protocol.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/493648968
git clone --depth 1 --no-tags https://github.com/SykpeWookal/RPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/491831039
git clone --depth 1 --no-tags https://github.com/NaitikSanas/efinix_demos.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/492140857
git clone --depth 1 --no-tags https://github.com/yoonhyeonjoon/ChiselGuide.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/491021109
git clone --depth 1 --no-tags https://github.com/FrancesoM/HDL_FFT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/494117590
git clone --depth 1 --no-tags https://github.com/ekiwi/comparing-random-testing-and-bmc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/494226220
git clone --depth 1 --no-tags https://github.com/kmakhno/ad9648_ll_ip.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/489311655
git clone --depth 1 --no-tags https://github.com/suwesh/32-bit-RISC-Processor-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/488685842
git clone --depth 1 --no-tags https://github.com/pingzhili/Computer_Architecture_22SP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/489882892
git clone --depth 1 --no-tags https://github.com/wintermelon008/FINAL-CPU-RISCV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/488845284
git clone --depth 1 --no-tags https://github.com/elvislzy/rv32imzicsr_pipeline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/490083218
git clone --depth 1 --no-tags https://github.com/Pinguparty/FPGA_Pong.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/488940388
git clone --depth 1 --no-tags https://github.com/anmol109/AMBA-AXI4-Lite.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/489075769
git clone --depth 1 --no-tags https://github.com/lachuy/ImageProcessing.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/492651917
git clone --depth 1 --no-tags https://github.com/Fluuuegel/USTC-COD-Lab-2022.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/492496812
git clone --depth 1 --no-tags https://github.com/zona8815/AES_System_with_Arbiter_PUF.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/488660558
git clone --depth 1 --no-tags https://github.com/sitongzhai/firrtlsynthesis.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/493019833
git clone --depth 1 --no-tags https://github.com/QiaoHui7/FFT_Radix_6.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/491107123
git clone --depth 1 --no-tags https://github.com/AndrianDevFPGA/Full-Adder-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/489737377
git clone --depth 1 --no-tags https://github.com/razibShahadat/FPGA---Verilog-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/492170531
git clone --depth 1 --no-tags https://github.com/Inory-Megumi/fir_top.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/488114909
git clone --depth 1 --no-tags https://github.com/Zach-Bravo/CompArch_Project_Final.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/488275929
git clone --depth 1 --no-tags https://github.com/AndrianDevFPGA/SequenceNumberDetector.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/491893499
git clone --depth 1 --no-tags https://github.com/Ghanshu03101997/RAM-Verilog-Code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/491613864
git clone --depth 1 --no-tags https://github.com/f-castello/ms.14_dlx.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/491293837
git clone --depth 1 --no-tags https://github.com/sinemckontas/cse3038-project2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/492977268
git clone --depth 1 --no-tags https://github.com/smabbasht/Pedometer-RISC-V-Research.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/493166958
git clone --depth 1 --no-tags https://github.com/nimamaguale/hw5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/494084076
git clone --depth 1 --no-tags https://github.com/FGranda2/Time-Synchronization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/490951031
git clone --depth 1 --no-tags https://github.com/kmakhno/axis_packet_generator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/489754105
git clone --depth 1 --no-tags https://github.com/Woomou/validator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/490299936
git clone --depth 1 --no-tags https://github.com/Ghanshu03101997/4-bit-carry-look-Ahed-Adder-verilog-code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/491606132
git clone --depth 1 --no-tags https://github.com/sandeep260301/RISC-V.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/493570740
git clone --depth 1 --no-tags https://github.com/idkname4048228/Digital-Design-vivado.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/493164353
git clone --depth 1 --no-tags https://github.com/GyeongHoKim/riscv_core.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/490146507
git clone --depth 1 --no-tags https://github.com/gjghlinix/IP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/487872024
git clone --depth 1 --no-tags https://github.com/AndrianDevFPGA/Packetization-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/490598001
git clone --depth 1 --no-tags https://github.com/windgod31202/PRPG_3bitsLFSR.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/492573812
git clone --depth 1 --no-tags https://github.com/BrenoRev/Projeto-Forno-Microondas.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/490046888
