
---------- Begin Simulation Statistics ----------
host_inst_rate                                 329721                       # Simulator instruction rate (inst/s)
host_mem_usage                                 406772                       # Number of bytes of host memory used
host_seconds                                    60.66                       # Real time elapsed on the host
host_tick_rate                              292971433                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000010                       # Number of instructions simulated
sim_seconds                                  0.017771                       # Number of seconds simulated
sim_ticks                                 17770985000                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            4255697                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 19641.955623                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 18037.183829                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                4233433                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency      437308500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.005232                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses                22264                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits              8387                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency    250302000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.003261                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses           13877                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses           2851610                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 55517.908365                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 62733.371455                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits               2799905                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency    2870553452                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.018132                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses               51705                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits            25438                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency   1647817468                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.009211                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses          26267                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs 15265.992472                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 34358.547456                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                 242.303801                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs              3985                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets            8176                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs     60834980                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets    280915484                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             7107307                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 44719.571064                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 47282.768733                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 7033338                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency      3307861952                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.010407                       # miss rate for demand accesses
system.cpu.dcache.demand_misses                 73969                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits              33825                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency   1898119468                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.005648                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses            40144                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.965683                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0            988.858977                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            7107307                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 44719.571064                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 47282.768733                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                7033338                       # number of overall hits
system.cpu.dcache.overall_miss_latency     3307861952                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.010407                       # miss rate for overall accesses
system.cpu.dcache.overall_misses                73969                       # number of overall misses
system.cpu.dcache.overall_mshr_hits             33825                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency   1898119468                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.005648                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses           40144                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                  28097                       # number of replacements
system.cpu.dcache.sampled_refs                  29121                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse                988.858977                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  7056129                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle           505700649000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                    25299                       # number of writebacks
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           11106431                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 14291.722243                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 11394.655450                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               11031459                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency     1071479000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.006750                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                74972                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits              2223                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency    828927000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.006550                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses           72747                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets        59200                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs                 151.637260                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               5                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets       296000                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            11106431                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 14291.722243                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 11394.655450                       # average overall mshr miss latency
system.cpu.icache.demand_hits                11031459                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency      1071479000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.006750                       # miss rate for demand accesses
system.cpu.icache.demand_misses                 74972                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits               2223                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency    828927000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.006550                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses            72747                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.809352                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0            414.388288                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           11106431                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 14291.722243                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 11394.655450                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               11031459                       # number of overall hits
system.cpu.icache.overall_miss_latency     1071479000                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.006750                       # miss rate for overall accesses
system.cpu.icache.overall_misses                74972                       # number of overall misses
system.cpu.icache.overall_mshr_hits              2223                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency    828927000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.006550                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses           72747                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                  72308                       # number of replacements
system.cpu.icache.sampled_refs                  72749                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                414.388288                       # Cycle average of tags in use
system.cpu.icache.total_refs                 11031459                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 0                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               0                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 110558.463027                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency      1868880259                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses                 16904                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                    15244                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency     125178.234153                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 118061.155838                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits                         8287                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency            870864975                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                0.456376                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                       6957                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_hits                     662                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_miss_latency       743194976                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate           0.412949                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                  6295                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                      86626                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       77236.696231                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  60556.369786                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                          85724                       # number of ReadReq hits
system.l2.ReadReq_miss_latency               69667500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.010413                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                          902                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                        13                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency          53713500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.010239                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                     887                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_accesses                   11023                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency    57706.259820                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 41780.923614                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency           636096102                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate                      1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses                     11023                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency      460551121                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate                 1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses                11023                       # number of UpgradeReq MSHR misses
system.l2.Writeback_accesses                    25299                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                        25299                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           5.249406                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                      101870                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        119675.846164                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   110959.130604                       # average overall mshr miss latency
system.l2.demand_hits                           94011                       # number of demand (read+write) hits
system.l2.demand_miss_latency               940532475                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.077147                       # miss rate for demand accesses
system.l2.demand_misses                          7859                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                        675                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency          796908476                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.070502                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                     7182                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.087586                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.228554                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                   1435.003206                       # Average occupied blocks per context
system.l2.occ_blocks::1                   3744.624980                       # Average occupied blocks per context
system.l2.overall_accesses                     101870                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       119675.846164                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  110677.934692                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                          94011                       # number of overall hits
system.l2.overall_miss_latency              940532475                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.077147                       # miss rate for overall accesses
system.l2.overall_misses                         7859                       # number of overall misses
system.l2.overall_mshr_hits                       675                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency        2665788735                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             0.236439                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                   24086                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.440310                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                          7443                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher        20513                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted               0                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified        44649                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued            21730                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit         2406                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                           9233                       # number of replacements
system.l2.sampled_refs                          17245                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                       5179.628186                       # Cycle average of tags in use
system.l2.total_refs                            90526                       # Total number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                             8660                       # number of writebacks
system.switch_cpus.dtb.data_accesses          3533281                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              3533187                       # DTB hits
system.switch_cpus.dtb.data_misses                 94                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          2118869                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              2118830                       # DTB read hits
system.switch_cpus.dtb.read_misses                 39                       # DTB read misses
system.switch_cpus.dtb.write_accesses         1414412                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits             1414357                       # DTB write hits
system.switch_cpus.dtb.write_misses                55                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10000112                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10000095                       # ITB hits
system.switch_cpus.itb.fetch_misses                17                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 29353965                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   3723635                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits         248868                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups       399481                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect            7                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect        40229                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted       461534                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups         476974                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS           5813                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches       363562                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events       372332                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples      5822380                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     1.745941                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     2.428882                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0      2869939     49.29%     49.29% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1       908508     15.60%     64.90% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2       417087      7.16%     72.06% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3       400877      6.89%     78.94% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4       402071      6.91%     85.85% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5       191681      3.29%     89.14% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6       144321      2.48%     91.62% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7       115564      1.98%     93.61% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8       372332      6.39%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total      5822380                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10165532                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         2313029                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          3782914                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts        40200                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10165532                       # The number of committed instructions
system.switch_cpus_1.commit.commitSquashedInsts       876277                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000007                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000007                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     0.618800                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               0.618800                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles       993113                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred           31                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved         9602                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     12146948                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      3086619                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      1730079                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles       169709                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts           83                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles        12568                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        3858725                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            3857440                       # DTB hits
system.switch_cpus_1.dtb.data_misses             1285                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        2328857                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            2328632                       # DTB read hits
system.switch_cpus_1.dtb.read_misses              225                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses       1529868                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits           1528808                       # DTB write hits
system.switch_cpus_1.dtb.write_misses            1060                       # DTB write misses
system.switch_cpus_1.fetch.Branches            476974                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         1106334                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             2873673                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes        31592                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             12315165                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        110161                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.077080                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      1106334                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches       254681                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.990168                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples      5992089                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     2.055237                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.349717                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0        4224768     70.51%     70.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1          30221      0.50%     71.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2          75250      1.26%     72.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3          47070      0.79%     73.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4         161743      2.70%     75.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5          46909      0.78%     76.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6          48700      0.81%     77.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7          39907      0.67%     78.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        1317521     21.99%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total      5992089                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles                195915                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches         376288                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop              178978                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           1.703873                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            4073982                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores          1577771                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers         7524132                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            10371976                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.752631                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         5662898                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             1.676142                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             10377000                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts        42348                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles         69427                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      2568436                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts       246955                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts      1696229                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     11044080                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      2496211                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts       109460                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     10543571                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents         1530                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents          275                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles       169709                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles         4910                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked       159595                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads        38935                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses            8                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation         3510                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads       255383                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores       226333                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents         3510                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect         3459                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect        38889                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     1.616031                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               1.616031                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu      3934754     36.94%     36.94% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult       389459      3.66%     40.59% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%     40.59% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd      1331756     12.50%     53.09% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp            0      0.00%     53.09% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt        18222      0.17%     53.26% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult       851847      8.00%     61.26% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv         6162      0.06%     61.32% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt            0      0.00%     61.32% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      2526705     23.72%     85.04% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite      1594127     14.96%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     10653032                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt       362132                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.033993                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu        51198     14.14%     14.14% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult        52967     14.63%     28.76% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%     28.76% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd        16477      4.55%     33.31% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp            0      0.00%     33.31% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt            0      0.00%     33.31% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult        97724     26.99%     60.30% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv            0      0.00%     60.30% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%     60.30% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead       102736     28.37%     88.67% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite        41030     11.33%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples      5992089                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     1.777849                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     2.015013                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0      2442672     40.76%     40.76% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1       982921     16.40%     57.17% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2       643564     10.74%     67.91% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3       590756      9.86%     77.77% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       607103     10.13%     87.90% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5       345299      5.76%     93.66% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6       239579      4.00%     97.66% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7       103226      1.72%     99.38% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8        36969      0.62%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total      5992089                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           1.721562                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         10865102                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        10653032                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined       864901                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued        36289                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined       578118                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       1106356                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           1106334                       # ITB hits
system.switch_cpus_1.itb.fetch_misses              22                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads       648417                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores       474944                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      2568436                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores      1696229                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles                6188004                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles       496699                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      8012480                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents        55426                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      3183673                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents       436258                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents          350                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     18046520                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     11900190                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands      9213688                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      1641722                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles       169709                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles       500285                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps      1201151                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts       953004                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                 28842                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
