Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Dec  9 01:17:05 2019
| Host         : LAPTOP-LHCIPRAJ running 64-bit major release  (build 9200)
| Command      : report_drc -file top_level_drc_routed.rpt -pb top_level_drc_routed.pb -rpx top_level_drc_routed.rpx
| Design       : top_level
| Device       : xc7a100tcsg324-1
| Speed File   : -1
| Design State : Fully Routed
---------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 10
+-----------+----------+-----------------------------------------------------+------------+
| Rule      | Severity | Description                                         | Violations |
+-----------+----------+-----------------------------------------------------+------------+
| CFGBVS-1  | Warning  | Missing CFGBVS and CONFIG_VOLTAGE Design Properties | 1          |
| PDRC-62   | Warning  | SLICEM_5lutO5_B5                                    | 1          |
| RPBF-3    | Warning  | IO port buffering is incomplete                     | 7          |
| RTSTAT-10 | Warning  | No routable loads                                   | 1          |
+-----------+----------+-----------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
CFGBVS-1#1 Warning
Missing CFGBVS and CONFIG_VOLTAGE Design Properties  
Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
Related violations: <none>

PDRC-62#1 Warning
SLICEM_5lutO5_B5  
Dangling output pin O5 on site SLICE_X56Y99:B5LUT. For this programming the O5 output pin should have a signal.
Related violations: <none>

RPBF-3#1 Warning
IO port buffering is incomplete  
Device port sd_cmd expects both input and output buffering but the buffers are incomplete.
Related violations: <none>

RPBF-3#2 Warning
IO port buffering is incomplete  
Device port sd_dat[0] expects both input and output buffering but the buffers are incomplete.
Related violations: <none>

RPBF-3#3 Warning
IO port buffering is incomplete  
Device port sd_dat[1] expects both input and output buffering but the buffers are incomplete.
Related violations: <none>

RPBF-3#4 Warning
IO port buffering is incomplete  
Device port sd_dat[2] expects both input and output buffering but the buffers are incomplete.
Related violations: <none>

RPBF-3#5 Warning
IO port buffering is incomplete  
Device port sd_dat[3] expects both input and output buffering but the buffers are incomplete.
Related violations: <none>

RPBF-3#6 Warning
IO port buffering is incomplete  
Device port sd_reset expects both input and output buffering but the buffers are incomplete.
Related violations: <none>

RPBF-3#7 Warning
IO port buffering is incomplete  
Device port sd_sck expects both input and output buffering but the buffers are incomplete.
Related violations: <none>

RTSTAT-10#1 Warning
No routable loads  
18 net(s) have no routable loads. The problem bus(es) and/or net(s) are sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, sfx_manager/sfx5/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, sfx_manager/sfx1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, sfx_manager/sfx5/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, sfx_manager/sfx1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i, sfx_manager/sfx5/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i, sfx_manager/sfx1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i (the first 15 of 18 listed).
Related violations: <none>


