Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Reading design: Main.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Main.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Main"
Output Format                      : NGC
Target Device                      : xc4vlx60-10-ff1148

---- Source Options
Top Module Name                    : Main
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Number of Regional Clock Buffers   : 32
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/lib/Parameters.vhd" in Library work.
Architecture parameters of Entity parameters is up to date.
Compiling vhdl file "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/lib/ISERDES_8bit.vhd" in Library work.
Architecture behavioral of Entity iserdes_8bit is up to date.
Compiling vhdl file "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/lib/FindMaxAmp.vhd" in Library work.
Architecture behavioral of Entity findmaxamp is up to date.
Compiling vhdl file "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/lib/V_Counter.vhd" in Library work.
Architecture utility of Entity v_counter is up to date.
Compiling vhdl file "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" in Library work.
Entity <main> compiled.
Entity <main> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <Main> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ISERDES_8bit> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <FindMaxAmp> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <V_Counter> in library <work> (architecture <Utility>) with generics.
	DATA_WIDTH = 24


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <Main> in library <work> (Architecture <behavioral>).
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_Clk40> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_Clk40> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_Clk40> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_Clk40> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_Clk40> in unit <Main>.
    Set user-defined property "BUFR_DIVIDE =  2" for instance <DivClk> in unit <Main>.
    Set user-defined property "SIM_DEVICE =  VIRTEX4" for instance <DivClk> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_FCT_160> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_FCT_160> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_FCT_160> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_FCT_160> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_FCT_160> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[0].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[0].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[0].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[0].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[0].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[0].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[0].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[1].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[1].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[1].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[1].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[1].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[1].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[1].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[2].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[2].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[2].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[2].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[2].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[2].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[2].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[3].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[3].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[3].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[3].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[3].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[3].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[3].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[4].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[4].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[4].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[4].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[4].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[4].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[4].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[5].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[5].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[5].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[5].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[5].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[5].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[5].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[6].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[6].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[6].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[6].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[6].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[6].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[6].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[7].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[7].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[7].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[7].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[7].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[7].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[7].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[8].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[8].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[8].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[8].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[8].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[8].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[8].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[9].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[9].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[9].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[9].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[9].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[9].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[9].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[10].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[10].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[10].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[10].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[10].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[10].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[10].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[11].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[11].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[11].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[11].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[11].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[11].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[11].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[12].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[12].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[12].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[12].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[12].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[12].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[12].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[13].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[13].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[13].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[13].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[13].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[13].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[13].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[14].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[14].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[14].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[14].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[14].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[14].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[14].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[15].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[15].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[15].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[15].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[15].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[15].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[15].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[16].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[16].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[16].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[16].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[16].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[16].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[16].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[17].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[17].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[17].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[17].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[17].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[17].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[17].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[18].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[18].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[18].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[18].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[18].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[18].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[18].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[19].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[19].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[19].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[19].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[19].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[19].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[19].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[20].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[20].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[20].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[20].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[20].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[20].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[20].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[21].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[21].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[21].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[21].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[21].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[21].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[21].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[22].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[22].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[22].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[22].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[22].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[22].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[22].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[23].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[23].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[23].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[23].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[23].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[23].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[23].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[24].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[24].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[24].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[24].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[24].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[24].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[24].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[25].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[25].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[25].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[25].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[25].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[25].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[25].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[26].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[26].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[26].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[26].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[26].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[26].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[26].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[27].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[27].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[27].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[27].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[27].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[27].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[27].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[28].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[28].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[28].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[28].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[28].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[28].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[28].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[29].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[29].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[29].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[29].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[29].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[29].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[29].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[30].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[30].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[30].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[30].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[30].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[30].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[30].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[31].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[31].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[31].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[31].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[31].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[31].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[31].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[32].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[32].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[32].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[32].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[32].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[32].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[32].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[33].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[33].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[33].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[33].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[33].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[33].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[33].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[34].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[34].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[34].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[34].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[34].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[34].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[34].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[35].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[35].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[35].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[35].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[35].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[35].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[35].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[36].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[36].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[36].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[36].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[36].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[36].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[36].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[37].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[37].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[37].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[37].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[37].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[37].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[37].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[38].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[38].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[38].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[38].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[38].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[38].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[38].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[39].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[39].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[39].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[39].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[39].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[39].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[39].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[40].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[40].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[40].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[40].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[40].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[40].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[40].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[41].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[41].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[41].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[41].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[41].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[41].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[41].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[42].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[42].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[42].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[42].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[42].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[42].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[42].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[43].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[43].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[43].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[43].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[43].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[43].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[43].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[44].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[44].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[44].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[44].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[44].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[44].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[44].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[45].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[45].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[45].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[45].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[45].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[45].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[45].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[46].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[46].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[46].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[46].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[46].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[46].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[46].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[47].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[47].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[47].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[47].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[47].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[47].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[47].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[48].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[48].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[48].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[48].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[48].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[48].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[48].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[49].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[49].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[49].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[49].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[49].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[49].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[49].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[50].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[50].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[50].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[50].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[50].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[50].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[50].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[51].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[51].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[51].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[51].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[51].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[51].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[51].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[52].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[52].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[52].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[52].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[52].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[52].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[52].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[53].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[53].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[53].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[53].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[53].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[53].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[53].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[54].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[54].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[54].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[54].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[54].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[54].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[54].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[55].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[55].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[55].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[55].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[55].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[55].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[55].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[56].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[56].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[56].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[56].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[56].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[56].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[56].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[57].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[57].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[57].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[57].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[57].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[57].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[57].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[58].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[58].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[58].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[58].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[58].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[58].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[58].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[59].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[59].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[59].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[59].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[59].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[59].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[59].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[60].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[60].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[60].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[60].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[60].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[60].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[60].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[61].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[61].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[61].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[61].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[61].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[61].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[61].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[62].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[62].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[62].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[62].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[62].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[62].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[62].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[63].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[63].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[63].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[63].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[63].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[63].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[63].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[64].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[64].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[64].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[64].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[64].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[64].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[64].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[65].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[65].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[65].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[65].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[65].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[65].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[65].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[66].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[66].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[66].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[66].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[66].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[66].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[66].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[67].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[67].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[67].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[67].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[67].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[67].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[67].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[68].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[68].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[68].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[68].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[68].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[68].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[68].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[69].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[69].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[69].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[69].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[69].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[69].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[69].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[70].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[70].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[70].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[70].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[70].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[70].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[70].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[71].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[71].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[71].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[71].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[71].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[71].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[71].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[72].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[72].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[72].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[72].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[72].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[72].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[72].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[73].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[73].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[73].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[73].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[73].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[73].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[73].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[74].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[74].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[74].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[74].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[74].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[74].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[74].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[75].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[75].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[75].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[75].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[75].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[75].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[75].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[76].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[76].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[76].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[76].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[76].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[76].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[76].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[77].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[77].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[77].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[77].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[77].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[77].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[77].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[78].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[78].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[78].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[78].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[78].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[78].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[78].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[79].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[79].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[79].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[79].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[79].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[79].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[79].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[80].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[80].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[80].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[80].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[80].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[80].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[80].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[81].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[81].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[81].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[81].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[81].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[81].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[81].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[82].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[82].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[82].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[82].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[82].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[82].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[82].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[83].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[83].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[83].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[83].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[83].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[83].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[83].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[84].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[84].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[84].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[84].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[84].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[84].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[84].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[85].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[85].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[85].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[85].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[85].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[85].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[85].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[86].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[86].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[86].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[86].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[86].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[86].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[86].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[87].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[87].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[87].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[87].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[87].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[87].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[87].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[88].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[88].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[88].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[88].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[88].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[88].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[88].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[89].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[89].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[89].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[89].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[89].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[89].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[89].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[90].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[90].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[90].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[90].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[90].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[90].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[90].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[91].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[91].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[91].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[91].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[91].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[91].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[91].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[92].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[92].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[92].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[92].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[92].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[92].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[92].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[93].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[93].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[93].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[93].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[93].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[93].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[93].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[94].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[94].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[94].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[94].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[94].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[94].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[94].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[95].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[95].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[95].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[95].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[95].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[95].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[95].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[96].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[96].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[96].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[96].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[96].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[96].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[96].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[97].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[97].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[97].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[97].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[97].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[97].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[97].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[98].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[98].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[98].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[98].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[98].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[98].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[98].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[99].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[99].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[99].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[99].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[99].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[99].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[99].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[100].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[100].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[100].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[100].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[100].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[100].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[100].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[101].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[101].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[101].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[101].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[101].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[101].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[101].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[102].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[102].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[102].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[102].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[102].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[102].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[102].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[103].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[103].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[103].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[103].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[103].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[103].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[103].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[104].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[104].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[104].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[104].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[104].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[104].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[104].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[105].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[105].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[105].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[105].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[105].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[105].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[105].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[106].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[106].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[106].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[106].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[106].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[106].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[106].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[107].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[107].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[107].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[107].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[107].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[107].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[107].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[108].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[108].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[108].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[108].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[108].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[108].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[108].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[109].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[109].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[109].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[109].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[109].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[109].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[109].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[110].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[110].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[110].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[110].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[110].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[110].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[110].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[111].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[111].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[111].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[111].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[111].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[111].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[111].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[112].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[112].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[112].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[112].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[112].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[112].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[112].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[113].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[113].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[113].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[113].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[113].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[113].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[113].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[114].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[114].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[114].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[114].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[114].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[114].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[114].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[115].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[115].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[115].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[115].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[115].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[115].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[115].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[116].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[116].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[116].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[116].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[116].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[116].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[116].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[117].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[117].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[117].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[117].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[117].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[117].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[117].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[118].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[118].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[118].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[118].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[118].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[118].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[118].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[119].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[119].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[119].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[119].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[119].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[119].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[119].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[120].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[120].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[120].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[120].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[120].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[120].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[120].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[121].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[121].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[121].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[121].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[121].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[121].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[121].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[122].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[122].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[122].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[122].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[122].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[122].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[122].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[123].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[123].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[123].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[123].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[123].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[123].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[123].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[124].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[124].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[124].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[124].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[124].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[124].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[124].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[125].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[125].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[125].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[125].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[125].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[125].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[125].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[126].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[126].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[126].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[126].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[126].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[126].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[126].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[127].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[127].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[127].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[127].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[127].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[127].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[127].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[128].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[128].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[128].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[128].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[128].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[128].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[128].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[129].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[129].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[129].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[129].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[129].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[129].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[129].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[130].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[130].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[130].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[130].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[130].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[130].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[130].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[131].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[131].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[131].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[131].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[131].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[131].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[131].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[132].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[132].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[132].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[132].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[132].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[132].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[132].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[133].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[133].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[133].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[133].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[133].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[133].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[133].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[134].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[134].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[134].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[134].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[134].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[134].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[134].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[135].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[135].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[135].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[135].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[135].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[135].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[135].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[136].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[136].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[136].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[136].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[136].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[136].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[136].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[137].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[137].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[137].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[137].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[137].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[137].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[137].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[138].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[138].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[138].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[138].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[138].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[138].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[138].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[139].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[139].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[139].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[139].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[139].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[139].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[139].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[140].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[140].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[140].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[140].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[140].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[140].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[140].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[141].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[141].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[141].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[141].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[141].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[141].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[141].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[142].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[142].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[142].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[142].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[142].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[142].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[142].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[143].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[143].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[143].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[143].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[143].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[143].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[143].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[144].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[144].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[144].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[144].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[144].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[144].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[144].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[145].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[145].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[145].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[145].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[145].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[145].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[145].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[146].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[146].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[146].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[146].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[146].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[146].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[146].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[147].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[147].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[147].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[147].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[147].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[147].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[147].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[148].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[148].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[148].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[148].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[148].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[148].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[148].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[149].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[149].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[149].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[149].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[149].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[149].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[149].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[150].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[150].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[150].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[150].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[150].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[150].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[150].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[151].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[151].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[151].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[151].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[151].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[151].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[151].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[152].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[152].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[152].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[152].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[152].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[152].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[152].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[153].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[153].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[153].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[153].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[153].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[153].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[153].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[154].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[154].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[154].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[154].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[154].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[154].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[154].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[155].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[155].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[155].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[155].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[155].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[155].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[155].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[156].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[156].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[156].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[156].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[156].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[156].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[156].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[157].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[157].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[157].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[157].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[157].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[157].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[157].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[158].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[158].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[158].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[158].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[158].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[158].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[158].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[159].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[159].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[159].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[159].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[159].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[159].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[159].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[160].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[160].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[160].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[160].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[160].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[160].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[160].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[161].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[161].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[161].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[161].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[161].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[161].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[161].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[162].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[162].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[162].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[162].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[162].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[162].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[162].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[163].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[163].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[163].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[163].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[163].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[163].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[163].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[164].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[164].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[164].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[164].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[164].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[164].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[164].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[165].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[165].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[165].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[165].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[165].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[165].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[165].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[166].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[166].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[166].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[166].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[166].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[166].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[166].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[167].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[167].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[167].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[167].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[167].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[167].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[167].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[168].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[168].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[168].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[168].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[168].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[168].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[168].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[169].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[169].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[169].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[169].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[169].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[169].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[169].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[170].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[170].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[170].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[170].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[170].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[170].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[170].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[171].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[171].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[171].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[171].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[171].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[171].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[171].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[172].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[172].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[172].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[172].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[172].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[172].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[172].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[173].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[173].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[173].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[173].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[173].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[173].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[173].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[174].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[174].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[174].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[174].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[174].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[174].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[174].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[175].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[175].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[175].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[175].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[175].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[175].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[175].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[176].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[176].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[176].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[176].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[176].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[176].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[176].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[177].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[177].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[177].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[177].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[177].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[177].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[177].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[178].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[178].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[178].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[178].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[178].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[178].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[178].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[179].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[179].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[179].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[179].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[179].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[179].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[179].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[180].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[180].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[180].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[180].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[180].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[180].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[180].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[181].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[181].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[181].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[181].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[181].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[181].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[181].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[182].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[182].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[182].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[182].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[182].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[182].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[182].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[183].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[183].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[183].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[183].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[183].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[183].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[183].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[184].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[184].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[184].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[184].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[184].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[184].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[184].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[185].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[185].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[185].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[185].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[185].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[185].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[185].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[186].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[186].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[186].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[186].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[186].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[186].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[186].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[187].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[187].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[187].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[187].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[187].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[187].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[187].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[188].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[188].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[188].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[188].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[188].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[188].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[188].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[189].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[189].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[189].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[189].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[189].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[189].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[189].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[190].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[190].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[190].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[190].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[190].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[190].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[190].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[191].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[191].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[191].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[191].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[191].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[191].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[191].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[192].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[192].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[192].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[192].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[192].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[192].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[192].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[193].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[193].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[193].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[193].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[193].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[193].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[193].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[194].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[194].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[194].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[194].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[194].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[194].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[194].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[195].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[195].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[195].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[195].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[195].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[195].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[195].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[196].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[196].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[196].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[196].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[196].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[196].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[196].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[197].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[197].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[197].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[197].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[197].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[197].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[197].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[198].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[198].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[198].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[198].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[198].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[198].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[198].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[199].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[199].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[199].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[199].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[199].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[199].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[199].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[200].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[200].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[200].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[200].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[200].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[200].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[200].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[201].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[201].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[201].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[201].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[201].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[201].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[201].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[202].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[202].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[202].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[202].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[202].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[202].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[202].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[203].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[203].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[203].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[203].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[203].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[203].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[203].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[204].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[204].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[204].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[204].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[204].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[204].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[204].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[205].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[205].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[205].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[205].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[205].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[205].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[205].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[206].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[206].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[206].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[206].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[206].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[206].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[206].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[207].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[207].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[207].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[207].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[207].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[207].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[207].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[208].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[208].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[208].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[208].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[208].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[208].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[208].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[209].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[209].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[209].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[209].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[209].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[209].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[209].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[210].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[210].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[210].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[210].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[210].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[210].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[210].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[211].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[211].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[211].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[211].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[211].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[211].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[211].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[212].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[212].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[212].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[212].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[212].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[212].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[212].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[213].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[213].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[213].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[213].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[213].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[213].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[213].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[214].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[214].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[214].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[214].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[214].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[214].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[214].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[215].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[215].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[215].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[215].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[215].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[215].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[215].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[216].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[216].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[216].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[216].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[216].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[216].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[216].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[217].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[217].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[217].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[217].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[217].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[217].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[217].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[218].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[218].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[218].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[218].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[218].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[218].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[218].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[219].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[219].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[219].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[219].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[219].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[219].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[219].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[220].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[220].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[220].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[220].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[220].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[220].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[220].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[221].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[221].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[221].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[221].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[221].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[221].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[221].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[222].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[222].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[222].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[222].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[222].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[222].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[222].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[223].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[223].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[223].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[223].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[223].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[223].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[223].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[224].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[224].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[224].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[224].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[224].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[224].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[224].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[225].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[225].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[225].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[225].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[225].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[225].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[225].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[226].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[226].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[226].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[226].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[226].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[226].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[226].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[227].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[227].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[227].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[227].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[227].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[227].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[227].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[228].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[228].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[228].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[228].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[228].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[228].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[228].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[229].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[229].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[229].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[229].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[229].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[229].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[229].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[230].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[230].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[230].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[230].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[230].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[230].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[230].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[231].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[231].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[231].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[231].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[231].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[231].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[231].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[232].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[232].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[232].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[232].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[232].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[232].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[232].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[233].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[233].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[233].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[233].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[233].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[233].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[233].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[234].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[234].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[234].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[234].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[234].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[234].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[234].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[235].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[235].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[235].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[235].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[235].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[235].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[235].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[236].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[236].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[236].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[236].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[236].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[236].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[236].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[237].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[237].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[237].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[237].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[237].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[237].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[237].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[238].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[238].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[238].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[238].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[238].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[238].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[238].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[239].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[239].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[239].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[239].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[239].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[239].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[239].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[240].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[240].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[240].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[240].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[240].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[240].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[240].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[241].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[241].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[241].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[241].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[241].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[241].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[241].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[242].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[242].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[242].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[242].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[242].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[242].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[242].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[243].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[243].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[243].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[243].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[243].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[243].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[243].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[244].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[244].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[244].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[244].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[244].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[244].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[244].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[245].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[245].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[245].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[245].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[245].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[245].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[245].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[246].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[246].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[246].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[246].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[246].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[246].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[246].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[247].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[247].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[247].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[247].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[247].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[247].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[247].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[248].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[248].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[248].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[248].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[248].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[248].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[248].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[249].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[249].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[249].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[249].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[249].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[249].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[249].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[250].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[250].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[250].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[250].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[250].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[250].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[250].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[251].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[251].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[251].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[251].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[251].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[251].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[251].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[252].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[252].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[252].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[252].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[252].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[252].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[252].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[253].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[253].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[253].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[253].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[253].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[253].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[253].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[254].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[254].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[254].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[254].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[254].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[254].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[254].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[255].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[255].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[255].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[255].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[255].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[255].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[255].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[256].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[256].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[256].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[256].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[256].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[256].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[256].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[257].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[257].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[257].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[257].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[257].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[257].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[257].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[258].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[258].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[258].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[258].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[258].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[258].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[258].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[259].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[259].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[259].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[259].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[259].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[259].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[259].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[260].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[260].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[260].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[260].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[260].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[260].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[260].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[261].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[261].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[261].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[261].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[261].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[261].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[261].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[262].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[262].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[262].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[262].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[262].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[262].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[262].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[263].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[263].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[263].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[263].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[263].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[263].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[263].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[264].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[264].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[264].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[264].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[264].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[264].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[264].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[265].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[265].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[265].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[265].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[265].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[265].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[265].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[266].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[266].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[266].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[266].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[266].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[266].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[266].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[267].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[267].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[267].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[267].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[267].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[267].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[267].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[268].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[268].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[268].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[268].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[268].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[268].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[268].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[269].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[269].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[269].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[269].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[269].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[269].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[269].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[270].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[270].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[270].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[270].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[270].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[270].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[270].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[271].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[271].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[271].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[271].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[271].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[271].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[271].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[272].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[272].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[272].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[272].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[272].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[272].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[272].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[273].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[273].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[273].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[273].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[273].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[273].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[273].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[274].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[274].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[274].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[274].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[274].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[274].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[274].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[275].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[275].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[275].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[275].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[275].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[275].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[275].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[276].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[276].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[276].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[276].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[276].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[276].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[276].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[277].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[277].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[277].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[277].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[277].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[277].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[277].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[278].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[278].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[278].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[278].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[278].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[278].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[278].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[279].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[279].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[279].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[279].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[279].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[279].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[279].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[280].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[280].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[280].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[280].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[280].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[280].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[280].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[281].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[281].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[281].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[281].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[281].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[281].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[281].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[282].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[282].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[282].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[282].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[282].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[282].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[282].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[283].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[283].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[283].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[283].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[283].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[283].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[283].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[284].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[284].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[284].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[284].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[284].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[284].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[284].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[285].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[285].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[285].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[285].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[285].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[285].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[285].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[286].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[286].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[286].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[286].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[286].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[286].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[286].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[287].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[287].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[287].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[287].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[287].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[287].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[287].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[288].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[288].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[288].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[288].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[288].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[288].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[288].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[289].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[289].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[289].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[289].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[289].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[289].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[289].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[290].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[290].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[290].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[290].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[290].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[290].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[290].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[291].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[291].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[291].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[291].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[291].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[291].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[291].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[292].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[292].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[292].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[292].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[292].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[292].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[292].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[293].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[293].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[293].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[293].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[293].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[293].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[293].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[294].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[294].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[294].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[294].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[294].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[294].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[294].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[295].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[295].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[295].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[295].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[295].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[295].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[295].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[296].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[296].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[296].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[296].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[296].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[296].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[296].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[297].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[297].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[297].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[297].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[297].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[297].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[297].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[298].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[298].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[298].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[298].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[298].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[298].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[298].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[299].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[299].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[299].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[299].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[299].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[299].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[299].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[300].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[300].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[300].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[300].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[300].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[300].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[300].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[301].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[301].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[301].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[301].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[301].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[301].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[301].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[302].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[302].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[302].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[302].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[302].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[302].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[302].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[303].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[303].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[303].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[303].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[303].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[303].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[303].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[304].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[304].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[304].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[304].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[304].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[304].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[304].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[305].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[305].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[305].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[305].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[305].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[305].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[305].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[306].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[306].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[306].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[306].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[306].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[306].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[306].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[307].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[307].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[307].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[307].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[307].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[307].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[307].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[308].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[308].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[308].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[308].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[308].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[308].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[308].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[309].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[309].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[309].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[309].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[309].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[309].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[309].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[310].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[310].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[310].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[310].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[310].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[310].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[310].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[311].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[311].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[311].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[311].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[311].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[311].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[311].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[312].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[312].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[312].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[312].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[312].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[312].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[312].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[313].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[313].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[313].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[313].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[313].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[313].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[313].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[314].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[314].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[314].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[314].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[314].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[314].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[314].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[315].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[315].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[315].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[315].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[315].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[315].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[315].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[316].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[316].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[316].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[316].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[316].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[316].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[316].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[317].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[317].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[317].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[317].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[317].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[317].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[317].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[318].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[318].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[318].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[318].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[318].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[318].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[318].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[319].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[319].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[319].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[319].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[319].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[319].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[319].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[320].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[320].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[320].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[320].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[320].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[320].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[320].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[321].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[321].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[321].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[321].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[321].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[321].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[321].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[322].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[322].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[322].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[322].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[322].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[322].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[322].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[323].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[323].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[323].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[323].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[323].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[323].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[323].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[324].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[324].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[324].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[324].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[324].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[324].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[324].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[325].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[325].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[325].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[325].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[325].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[325].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[325].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[326].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[326].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[326].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[326].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[326].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[326].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[326].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[327].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[327].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[327].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[327].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[327].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[327].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[327].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[328].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[328].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[328].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[328].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[328].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[328].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[328].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[329].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[329].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[329].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[329].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[329].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[329].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[329].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[330].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[330].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[330].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[330].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[330].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[330].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[330].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[331].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[331].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[331].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[331].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[331].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[331].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[331].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[332].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[332].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[332].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[332].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[332].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[332].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[332].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[333].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[333].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[333].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[333].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[333].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[333].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[333].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[334].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[334].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[334].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[334].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[334].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[334].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[334].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[335].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[335].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[335].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[335].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[335].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[335].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[335].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[336].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[336].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[336].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[336].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[336].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[336].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[336].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[337].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[337].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[337].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[337].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[337].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[337].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[337].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[338].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[338].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[338].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[338].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[338].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[338].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[338].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[339].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[339].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[339].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[339].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[339].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[339].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[339].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[340].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[340].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[340].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[340].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[340].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[340].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[340].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[341].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[341].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[341].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[341].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[341].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[341].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[341].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[342].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[342].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[342].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[342].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[342].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[342].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[342].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[343].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[343].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[343].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[343].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[343].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[343].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[343].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[344].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[344].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[344].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[344].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[344].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[344].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[344].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[345].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[345].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[345].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[345].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[345].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[345].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[345].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[346].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[346].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[346].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[346].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[346].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[346].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[346].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[347].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[347].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[347].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[347].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[347].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[347].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[347].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[348].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[348].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[348].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[348].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[348].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[348].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[348].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[349].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[349].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[349].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[349].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[349].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[349].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[349].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[350].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[350].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[350].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[350].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[350].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[350].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[350].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[351].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[351].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[351].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[351].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[351].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[351].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[351].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[352].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[352].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[352].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[352].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[352].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[352].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[352].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[353].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[353].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[353].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[353].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[353].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[353].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[353].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[354].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[354].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[354].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[354].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[354].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[354].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[354].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[355].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[355].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[355].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[355].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[355].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[355].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[355].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[356].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[356].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[356].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[356].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[356].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[356].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[356].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[357].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[357].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[357].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[357].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[357].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[357].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[357].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[358].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[358].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[358].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[358].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[358].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[358].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[358].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[359].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[359].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[359].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[359].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[359].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[359].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[359].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[360].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[360].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[360].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[360].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[360].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[360].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[360].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[361].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[361].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[361].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[361].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[361].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[361].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[361].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[362].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[362].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[362].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[362].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[362].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[362].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[362].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[363].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[363].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[363].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[363].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[363].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[363].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[363].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[364].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[364].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[364].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[364].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[364].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[364].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[364].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[365].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[365].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[365].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[365].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[365].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[365].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[365].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[366].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[366].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[366].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[366].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[366].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[366].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[366].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[367].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[367].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[367].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[367].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[367].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[367].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[367].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[368].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[368].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[368].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[368].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[368].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[368].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[368].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[369].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[369].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[369].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[369].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[369].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[369].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[369].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[370].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[370].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[370].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[370].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[370].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[370].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[370].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[371].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[371].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[371].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[371].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[371].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[371].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[371].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[372].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[372].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[372].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[372].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[372].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[372].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[372].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[373].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[373].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[373].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[373].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[373].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[373].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[373].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[374].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[374].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[374].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[374].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[374].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[374].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[374].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[375].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[375].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[375].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[375].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[375].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[375].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[375].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[376].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[376].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[376].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[376].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[376].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[376].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[376].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[377].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[377].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[377].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[377].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[377].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[377].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[377].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[378].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[378].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[378].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[378].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[378].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[378].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[378].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[379].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[379].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[379].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[379].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[379].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[379].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[379].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[380].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[380].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[380].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[380].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[380].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[380].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[380].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[381].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[381].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[381].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[381].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[381].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[381].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[381].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[382].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[382].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[382].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[382].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[382].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[382].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[382].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[383].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[383].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[383].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[383].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[383].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[383].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[383].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[384].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[384].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[384].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[384].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[384].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[384].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[384].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[385].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[385].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[385].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[385].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[385].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[385].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[385].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[386].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[386].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[386].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[386].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[386].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[386].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[386].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[387].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[387].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[387].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[387].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[387].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[387].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[387].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[388].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[388].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[388].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[388].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[388].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[388].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[388].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[389].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[389].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[389].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[389].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[389].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[389].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[389].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[390].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[390].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[390].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[390].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[390].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[390].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[390].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[391].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[391].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[391].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[391].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[391].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[391].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[391].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[392].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[392].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[392].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[392].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[392].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[392].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[392].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[393].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[393].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[393].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[393].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[393].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[393].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[393].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[394].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[394].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[394].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[394].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[394].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[394].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[394].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[395].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[395].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[395].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[395].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[395].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[395].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[395].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[396].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[396].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[396].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[396].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[396].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[396].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[396].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[397].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[397].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[397].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[397].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[397].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[397].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[397].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[398].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[398].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[398].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[398].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[398].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[398].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[398].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[399].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[399].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[399].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[399].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[399].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[399].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[399].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[400].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[400].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[400].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[400].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[400].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[400].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[400].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[401].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[401].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[401].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[401].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[401].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[401].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[401].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[402].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[402].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[402].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[402].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[402].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[402].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[402].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[403].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[403].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[403].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[403].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[403].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[403].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[403].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[404].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[404].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[404].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[404].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[404].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[404].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[404].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[405].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[405].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[405].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[405].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[405].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[405].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[405].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[406].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[406].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[406].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[406].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[406].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[406].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[406].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[407].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[407].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[407].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[407].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[407].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[407].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[407].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[408].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[408].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[408].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[408].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[408].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[408].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[408].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[409].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[409].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[409].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[409].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[409].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[409].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[409].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[410].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[410].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[410].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[410].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[410].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[410].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[410].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[411].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[411].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[411].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[411].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[411].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[411].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[411].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[412].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[412].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[412].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[412].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[412].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[412].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[412].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[413].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[413].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[413].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[413].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[413].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[413].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[413].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[414].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[414].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[414].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[414].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[414].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[414].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[414].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[415].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[415].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[415].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[415].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[415].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[415].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[415].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[416].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[416].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[416].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[416].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[416].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[416].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[416].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[417].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[417].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[417].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[417].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[417].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[417].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[417].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[418].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[418].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[418].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[418].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[418].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[418].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[418].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[419].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[419].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[419].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[419].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[419].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[419].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[419].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[420].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[420].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[420].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[420].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[420].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[420].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[420].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[421].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[421].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[421].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[421].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[421].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[421].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[421].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[422].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[422].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[422].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[422].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[422].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[422].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[422].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[423].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[423].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[423].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[423].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[423].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[423].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[423].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[424].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[424].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[424].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[424].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[424].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[424].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[424].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[425].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[425].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[425].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[425].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[425].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[425].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[425].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[426].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[426].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[426].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[426].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[426].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[426].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[426].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[427].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[427].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[427].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[427].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[427].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[427].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[427].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[428].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[428].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[428].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[428].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[428].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[428].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[428].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[429].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[429].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[429].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[429].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[429].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[429].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[429].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[430].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[430].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[430].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[430].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[430].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[430].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[430].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[431].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[431].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[431].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[431].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[431].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[431].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[431].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[432].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[432].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[432].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[432].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[432].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[432].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[432].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[433].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[433].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[433].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[433].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[433].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[433].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[433].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[434].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[434].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[434].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[434].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[434].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[434].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[434].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[435].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[435].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[435].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[435].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[435].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[435].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[435].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[436].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[436].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[436].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[436].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[436].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[436].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[436].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[437].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[437].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[437].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[437].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[437].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[437].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[437].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[438].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[438].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[438].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[438].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[438].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[438].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[438].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[439].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[439].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[439].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[439].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[439].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[439].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[439].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[440].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[440].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[440].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[440].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[440].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[440].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[440].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[441].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[441].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[441].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[441].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[441].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[441].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[441].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[442].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[442].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[442].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[442].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[442].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[442].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[442].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[443].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[443].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[443].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[443].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[443].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[443].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[443].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[444].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[444].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[444].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[444].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[444].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[444].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[444].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[445].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[445].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[445].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[445].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[445].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[445].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[445].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[446].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[446].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[446].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[446].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[446].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[446].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[446].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[447].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[447].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[447].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[447].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[447].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[447].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[447].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[448].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[448].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[448].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[448].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[448].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[448].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[448].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[449].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[449].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[449].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[449].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[449].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[449].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[449].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[450].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[450].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[450].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[450].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[450].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[450].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[450].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[451].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[451].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[451].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[451].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[451].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[451].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[451].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[452].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[452].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[452].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[452].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[452].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[452].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[452].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[453].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[453].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[453].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[453].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[453].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[453].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[453].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[454].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[454].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[454].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[454].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[454].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[454].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[454].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[455].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[455].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[455].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[455].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[455].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[455].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[455].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[456].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[456].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[456].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[456].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[456].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[456].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[456].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[457].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[457].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[457].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[457].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[457].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[457].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[457].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[458].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[458].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[458].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[458].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[458].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[458].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[458].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[459].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[459].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[459].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[459].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[459].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[459].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[459].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[460].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[460].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[460].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[460].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[460].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[460].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[460].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[461].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[461].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[461].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[461].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[461].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[461].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[461].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[462].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[462].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[462].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[462].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[462].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[462].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[462].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[463].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[463].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[463].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[463].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[463].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[463].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[463].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[464].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[464].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[464].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[464].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[464].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[464].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[464].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[465].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[465].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[465].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[465].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[465].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[465].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[465].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[466].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[466].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[466].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[466].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[466].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[466].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[466].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[467].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[467].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[467].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[467].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[467].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[467].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[467].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[468].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[468].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[468].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[468].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[468].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[468].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[468].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[469].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[469].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[469].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[469].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[469].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[469].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[469].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[470].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[470].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[470].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[470].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[470].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[470].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[470].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[471].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[471].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[471].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[471].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[471].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[471].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[471].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[472].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[472].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[472].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[472].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[472].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[472].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[472].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[473].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[473].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[473].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[473].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[473].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[473].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[473].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[474].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[474].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[474].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[474].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[474].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[474].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[474].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[475].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[475].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[475].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[475].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[475].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[475].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[475].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[476].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[476].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[476].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[476].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[476].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[476].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[476].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[477].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[477].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[477].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[477].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[477].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[477].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[477].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[478].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[478].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[478].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[478].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[478].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[478].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[478].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[479].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[479].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[479].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[479].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[479].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[479].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[479].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[480].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[480].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[480].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[480].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[480].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[480].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[480].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[481].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[481].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[481].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[481].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[481].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[481].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[481].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[482].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[482].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[482].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[482].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[482].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[482].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[482].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[483].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[483].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[483].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[483].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[483].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[483].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[483].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[484].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[484].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[484].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[484].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[484].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[484].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[484].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[485].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[485].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[485].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[485].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[485].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[485].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[485].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[486].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[486].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[486].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[486].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[486].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[486].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[486].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[487].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[487].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[487].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[487].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[487].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[487].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[487].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[488].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[488].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[488].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[488].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[488].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[488].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[488].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[489].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[489].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[489].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[489].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[489].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[489].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[489].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[490].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[490].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[490].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[490].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[490].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[490].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[490].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[491].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[491].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[491].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[491].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[491].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[491].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[491].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[492].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[492].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[492].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[492].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[492].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[492].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[492].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[493].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[493].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[493].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[493].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[493].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[493].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[493].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[494].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[494].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[494].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[494].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[494].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[494].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[494].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[495].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[495].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[495].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[495].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[495].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[495].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[495].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[496].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[496].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[496].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[496].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[496].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[496].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[496].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[497].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[497].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[497].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[497].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[497].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[497].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[497].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[498].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[498].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[498].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[498].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[498].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[498].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[498].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[499].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[499].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[499].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[499].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[499].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[499].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[499].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[500].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[500].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[500].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[500].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[500].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[500].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[500].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[501].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[501].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[501].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[501].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[501].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[501].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[501].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[502].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[502].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[502].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[502].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[502].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[502].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[502].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[503].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[503].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[503].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[503].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[503].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[503].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[503].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[504].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[504].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[504].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[504].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[504].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[504].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[504].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[505].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[505].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[505].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[505].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[505].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[505].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[505].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[506].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[506].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[506].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[506].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[506].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[506].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[506].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[507].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[507].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[507].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[507].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[507].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[507].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[507].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[508].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[508].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[508].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[508].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[508].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[508].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[508].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[509].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[509].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[509].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[509].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[509].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[509].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[509].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[510].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[510].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[510].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[510].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[510].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[510].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[510].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[511].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[511].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[511].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[511].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[511].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[511].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[511].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 196: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADCPrev[0].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADCPrev[0].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADCPrev[0].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADCPrev[0].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADCPrev[0].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADCPrev[0].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADCPrev[0].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 218: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADCPrev[1].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADCPrev[1].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADCPrev[1].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADCPrev[1].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADCPrev[1].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADCPrev[1].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADCPrev[1].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 218: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADCPrev[2].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADCPrev[2].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADCPrev[2].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADCPrev[2].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADCPrev[2].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADCPrev[2].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADCPrev[2].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 218: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADCPrev[3].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADCPrev[3].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADCPrev[3].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADCPrev[3].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADCPrev[3].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADCPrev[3].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADCPrev[3].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 218: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADCPrev[4].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADCPrev[4].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADCPrev[4].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADCPrev[4].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADCPrev[4].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADCPrev[4].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADCPrev[4].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 218: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADCPrev[5].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADCPrev[5].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADCPrev[5].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADCPrev[5].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADCPrev[5].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADCPrev[5].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADCPrev[5].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 218: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADCPrev[6].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADCPrev[6].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADCPrev[6].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADCPrev[6].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADCPrev[6].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADCPrev[6].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADCPrev[6].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 218: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADCPrev[7].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADCPrev[7].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADCPrev[7].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADCPrev[7].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADCPrev[7].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADCPrev[7].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADCPrev[7].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 218: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADCPrev[8].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADCPrev[8].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADCPrev[8].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADCPrev[8].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADCPrev[8].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADCPrev[8].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADCPrev[8].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 218: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADCPrev[9].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADCPrev[9].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADCPrev[9].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADCPrev[9].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADCPrev[9].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADCPrev[9].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADCPrev[9].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 218: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADCPrev[10].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADCPrev[10].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADCPrev[10].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADCPrev[10].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADCPrev[10].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADCPrev[10].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADCPrev[10].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 218: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADCPrev[11].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADCPrev[11].LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADCPrev[11].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADCPrev[11].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADCPrev[11].LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADCPrev[11].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADCPrev[11].LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 218: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_DCO[0].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_DCO[0].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_DCO[0].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_DCO[0].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_DCO[0].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_DCO[1].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_DCO[1].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_DCO[1].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_DCO[1].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_DCO[1].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_DCO[2].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_DCO[2].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_DCO[2].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_DCO[2].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_DCO[2].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_DCO[3].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_DCO[3].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_DCO[3].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_DCO[3].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_DCO[3].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_DCO[4].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_DCO[4].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_DCO[4].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_DCO[4].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_DCO[4].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_DCO[5].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_DCO[5].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_DCO[5].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_DCO[5].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_DCO[5].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_DCO[6].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_DCO[6].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_DCO[6].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_DCO[6].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_DCO[6].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_DCO[7].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_DCO[7].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_DCO[7].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_DCO[7].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_DCO[7].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_DCO[8].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_DCO[8].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_DCO[8].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_DCO[8].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_DCO[8].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_DCO[9].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_DCO[9].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_DCO[9].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_DCO[9].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_DCO[9].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_DCO[10].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_DCO[10].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_DCO[10].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_DCO[10].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_DCO[10].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_DCO[11].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_DCO[11].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_DCO[11].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_DCO[11].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_DCO[11].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_DCO[12].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_DCO[12].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_DCO[12].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_DCO[12].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_DCO[12].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_DCO[13].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_DCO[13].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_DCO[13].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_DCO[13].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_DCO[13].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_DCO[14].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_DCO[14].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_DCO[14].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_DCO[14].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_DCO[14].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_DCO[15].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_DCO[15].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_DCO[15].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_DCO[15].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_DCO[15].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_DCO[16].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_DCO[16].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_DCO[16].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_DCO[16].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_DCO[16].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_DCO[17].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_DCO[17].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_DCO[17].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_DCO[17].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_DCO[17].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_DCO[18].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_DCO[18].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_DCO[18].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_DCO[18].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_DCO[18].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_DCO[19].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_DCO[19].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_DCO[19].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_DCO[19].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_DCO[19].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_DCO[20].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_DCO[20].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_DCO[20].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_DCO[20].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_DCO[20].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_DCO[21].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_DCO[21].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_DCO[21].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_DCO[21].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_DCO[21].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_DCO[22].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_DCO[22].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_DCO[22].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_DCO[22].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_DCO[22].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_DCO[23].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_DCO[23].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_DCO[23].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_DCO[23].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_DCO[23].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_DCO[24].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_DCO[24].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_DCO[24].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_DCO[24].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_DCO[24].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_DCO[25].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_DCO[25].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_DCO[25].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_DCO[25].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_DCO[25].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_DCO[26].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_DCO[26].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_DCO[26].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_DCO[26].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_DCO[26].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_DCO[27].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_DCO[27].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_DCO[27].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_DCO[27].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_DCO[27].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_DCO[28].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_DCO[28].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_DCO[28].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_DCO[28].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_DCO[28].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_DCO[29].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_DCO[29].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_DCO[29].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_DCO[29].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_DCO[29].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_DCO[30].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_DCO[30].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_DCO[30].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_DCO[30].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_DCO[30].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_DCO[31].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_DCO[31].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_DCO[31].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_DCO[31].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_DCO[31].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_DCO[32].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_DCO[32].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_DCO[32].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_DCO[32].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_DCO[32].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_DCO[33].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_DCO[33].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_DCO[33].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_DCO[33].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_DCO[33].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_DCO[34].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_DCO[34].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_DCO[34].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_DCO[34].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_DCO[34].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_DCO[35].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_DCO[35].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_DCO[35].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_DCO[35].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_DCO[35].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_DCO[36].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_DCO[36].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_DCO[36].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_DCO[36].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_DCO[36].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_DCO[37].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_DCO[37].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_DCO[37].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_DCO[37].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_DCO[37].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_DCO[38].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_DCO[38].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_DCO[38].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_DCO[38].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_DCO[38].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_DCO[39].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_DCO[39].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_DCO[39].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_DCO[39].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_DCO[39].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_DCO[40].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_DCO[40].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_DCO[40].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_DCO[40].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_DCO[40].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_DCO[41].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_DCO[41].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_DCO[41].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_DCO[41].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_DCO[41].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_DCO[42].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_DCO[42].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_DCO[42].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_DCO[42].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_DCO[42].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_DCO[43].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_DCO[43].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_DCO[43].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_DCO[43].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_DCO[43].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_DCO[44].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_DCO[44].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_DCO[44].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_DCO[44].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_DCO[44].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_DCO[45].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_DCO[45].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_DCO[45].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_DCO[45].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_DCO[45].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_DCO[46].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_DCO[46].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_DCO[46].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_DCO[46].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_DCO[46].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_DCO[47].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_DCO[47].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_DCO[47].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_DCO[47].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_DCO[47].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_DCO[48].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_DCO[48].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_DCO[48].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_DCO[48].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_DCO[48].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_DCO[49].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_DCO[49].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_DCO[49].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_DCO[49].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_DCO[49].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_DCO[50].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_DCO[50].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_DCO[50].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_DCO[50].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_DCO[50].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_DCO[51].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_DCO[51].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_DCO[51].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_DCO[51].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_DCO[51].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_DCO[52].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_DCO[52].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_DCO[52].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_DCO[52].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_DCO[52].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_DCO[53].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_DCO[53].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_DCO[53].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_DCO[53].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_DCO[53].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_DCO[54].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_DCO[54].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_DCO[54].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_DCO[54].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_DCO[54].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_DCO[55].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_DCO[55].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_DCO[55].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_DCO[55].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_DCO[55].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_DCO[56].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_DCO[56].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_DCO[56].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_DCO[56].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_DCO[56].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_DCO[57].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_DCO[57].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_DCO[57].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_DCO[57].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_DCO[57].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_DCO[58].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_DCO[58].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_DCO[58].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_DCO[58].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_DCO[58].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_DCO[59].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_DCO[59].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_DCO[59].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_DCO[59].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_DCO[59].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_DCO[60].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_DCO[60].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_DCO[60].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_DCO[60].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_DCO[60].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_DCO[61].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_DCO[61].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_DCO[61].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_DCO[61].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_DCO[61].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_DCO[62].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_DCO[62].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_DCO[62].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_DCO[62].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_DCO[62].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_DCO[63].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_DCO[63].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_DCO[63].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_DCO[63].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_DCO[63].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_DCO[64].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_DCO[64].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_DCO[64].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_DCO[64].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_DCO[64].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_DCO[65].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_DCO[65].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_DCO[65].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_DCO[65].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_DCO[65].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_DCO[66].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_DCO[66].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_DCO[66].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_DCO[66].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_DCO[66].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_DCO[67].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_DCO[67].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_DCO[67].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_DCO[67].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_DCO[67].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_DCO[68].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_DCO[68].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_DCO[68].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_DCO[68].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_DCO[68].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_DCO[69].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_DCO[69].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_DCO[69].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_DCO[69].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_DCO[69].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_DCO[70].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_DCO[70].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_DCO[70].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_DCO[70].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_DCO[70].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_DCO[71].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_DCO[71].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_DCO[71].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_DCO[71].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_DCO[71].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_DCO[72].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_DCO[72].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_DCO[72].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_DCO[72].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_DCO[72].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_DCO[73].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_DCO[73].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_DCO[73].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_DCO[73].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_DCO[73].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_DCO[74].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_DCO[74].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_DCO[74].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_DCO[74].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_DCO[74].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_DCO[75].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_DCO[75].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_DCO[75].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_DCO[75].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_DCO[75].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_DCO[76].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_DCO[76].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_DCO[76].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_DCO[76].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_DCO[76].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_DCO[77].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_DCO[77].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_DCO[77].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_DCO[77].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_DCO[77].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_DCO[78].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_DCO[78].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_DCO[78].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_DCO[78].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_DCO[78].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_DCO[79].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_DCO[79].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_DCO[79].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_DCO[79].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_DCO[79].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_DCO[80].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_DCO[80].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_DCO[80].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_DCO[80].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_DCO[80].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_DCO[81].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_DCO[81].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_DCO[81].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_DCO[81].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_DCO[81].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_DCO[82].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_DCO[82].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_DCO[82].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_DCO[82].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_DCO[82].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_DCO[83].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_DCO[83].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_DCO[83].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_DCO[83].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_DCO[83].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_DCO[84].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_DCO[84].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_DCO[84].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_DCO[84].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_DCO[84].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_DCO[85].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_DCO[85].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_DCO[85].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_DCO[85].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_DCO[85].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_DCO[86].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_DCO[86].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_DCO[86].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_DCO[86].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_DCO[86].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_DCO[87].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_DCO[87].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_DCO[87].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_DCO[87].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_DCO[87].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_DCO[88].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_DCO[88].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_DCO[88].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_DCO[88].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_DCO[88].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_DCO[89].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_DCO[89].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_DCO[89].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_DCO[89].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_DCO[89].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_DCO[90].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_DCO[90].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_DCO[90].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_DCO[90].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_DCO[90].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_DCO[91].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_DCO[91].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_DCO[91].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_DCO[91].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_DCO[91].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_DCO[92].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_DCO[92].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_DCO[92].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_DCO[92].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_DCO[92].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_DCO[93].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_DCO[93].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_DCO[93].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_DCO[93].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_DCO[93].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_DCO[94].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_DCO[94].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_DCO[94].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_DCO[94].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_DCO[94].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_DCO[95].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_DCO[95].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_DCO[95].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_DCO[95].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_DCO[95].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_DCO[96].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_DCO[96].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_DCO[96].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_DCO[96].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_DCO[96].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_DCO[97].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_DCO[97].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_DCO[97].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_DCO[97].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_DCO[97].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_DCO[98].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_DCO[98].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_DCO[98].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_DCO[98].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_DCO[98].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_DCO[99].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_DCO[99].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_DCO[99].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_DCO[99].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_DCO[99].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_DCO[100].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_DCO[100].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_DCO[100].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_DCO[100].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_DCO[100].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_DCO[101].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_DCO[101].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_DCO[101].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_DCO[101].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_DCO[101].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_DCO[102].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_DCO[102].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_DCO[102].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_DCO[102].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_DCO[102].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_DCO[103].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_DCO[103].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_DCO[103].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_DCO[103].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_DCO[103].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_DCO[104].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_DCO[104].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_DCO[104].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_DCO[104].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_DCO[104].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_DCO[105].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_DCO[105].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_DCO[105].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_DCO[105].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_DCO[105].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_DCO[106].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_DCO[106].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_DCO[106].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_DCO[106].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_DCO[106].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_DCO[107].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_DCO[107].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_DCO[107].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_DCO[107].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_DCO[107].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_DCO[108].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_DCO[108].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_DCO[108].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_DCO[108].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_DCO[108].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_DCO[109].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_DCO[109].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_DCO[109].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_DCO[109].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_DCO[109].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_DCO[110].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_DCO[110].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_DCO[110].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_DCO[110].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_DCO[110].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_DCO[111].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_DCO[111].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_DCO[111].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_DCO[111].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_DCO[111].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_DCO[112].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_DCO[112].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_DCO[112].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_DCO[112].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_DCO[112].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_DCO[113].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_DCO[113].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_DCO[113].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_DCO[113].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_DCO[113].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_DCO[114].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_DCO[114].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_DCO[114].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_DCO[114].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_DCO[114].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_DCO[115].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_DCO[115].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_DCO[115].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_DCO[115].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_DCO[115].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_DCO[116].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_DCO[116].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_DCO[116].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_DCO[116].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_DCO[116].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_DCO[117].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_DCO[117].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_DCO[117].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_DCO[117].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_DCO[117].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_DCO[118].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_DCO[118].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_DCO[118].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_DCO[118].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_DCO[118].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_DCO[119].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_DCO[119].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_DCO[119].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_DCO[119].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_DCO[119].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_DCO[120].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_DCO[120].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_DCO[120].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_DCO[120].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_DCO[120].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_DCO[121].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_DCO[121].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_DCO[121].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_DCO[121].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_DCO[121].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_DCO[122].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_DCO[122].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_DCO[122].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_DCO[122].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_DCO[122].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_DCO[123].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_DCO[123].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_DCO[123].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_DCO[123].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_DCO[123].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_DCO[124].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_DCO[124].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_DCO[124].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_DCO[124].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_DCO[124].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_DCO[125].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_DCO[125].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_DCO[125].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_DCO[125].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_DCO[125].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_DCO[126].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_DCO[126].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_DCO[126].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_DCO[126].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_DCO[126].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_DCO[127].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_DCO[127].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_DCO[127].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_DCO[127].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_DCO[127].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_FCO[0].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_FCO[0].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_FCO[0].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_FCO[0].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_FCO[0].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_FCO[1].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_FCO[1].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_FCO[1].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_FCO[1].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_FCO[1].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_FCO[2].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_FCO[2].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_FCO[2].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_FCO[2].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_FCO[2].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_FCO[3].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_FCO[3].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_FCO[3].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_FCO[3].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_FCO[3].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_FCO[4].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_FCO[4].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_FCO[4].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_FCO[4].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_FCO[4].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_FCO[5].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_FCO[5].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_FCO[5].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_FCO[5].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_FCO[5].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_FCO[6].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_FCO[6].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_FCO[6].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_FCO[6].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_FCO[6].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_FCO[7].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_FCO[7].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_FCO[7].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_FCO[7].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_FCO[7].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_FCO[8].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_FCO[8].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_FCO[8].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_FCO[8].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_FCO[8].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_FCO[9].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_FCO[9].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_FCO[9].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_FCO[9].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_FCO[9].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_FCO[10].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_FCO[10].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_FCO[10].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_FCO[10].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_FCO[10].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_FCO[11].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_FCO[11].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_FCO[11].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_FCO[11].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_FCO[11].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_FCO[12].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_FCO[12].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_FCO[12].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_FCO[12].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_FCO[12].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_FCO[13].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_FCO[13].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_FCO[13].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_FCO[13].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_FCO[13].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_FCO[14].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_FCO[14].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_FCO[14].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_FCO[14].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_FCO[14].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_FCO[15].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_FCO[15].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_FCO[15].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_FCO[15].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_FCO[15].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_FCO[16].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_FCO[16].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_FCO[16].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_FCO[16].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_FCO[16].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_FCO[17].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_FCO[17].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_FCO[17].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_FCO[17].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_FCO[17].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_FCO[18].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_FCO[18].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_FCO[18].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_FCO[18].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_FCO[18].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_FCO[19].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_FCO[19].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_FCO[19].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_FCO[19].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_FCO[19].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_FCO[20].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_FCO[20].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_FCO[20].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_FCO[20].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_FCO[20].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_FCO[21].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_FCO[21].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_FCO[21].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_FCO[21].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_FCO[21].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_FCO[22].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_FCO[22].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_FCO[22].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_FCO[22].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_FCO[22].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_FCO[23].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_FCO[23].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_FCO[23].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_FCO[23].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_FCO[23].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_FCO[24].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_FCO[24].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_FCO[24].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_FCO[24].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_FCO[24].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_FCO[25].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_FCO[25].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_FCO[25].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_FCO[25].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_FCO[25].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_FCO[26].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_FCO[26].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_FCO[26].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_FCO[26].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_FCO[26].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_FCO[27].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_FCO[27].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_FCO[27].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_FCO[27].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_FCO[27].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_FCO[28].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_FCO[28].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_FCO[28].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_FCO[28].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_FCO[28].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_FCO[29].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_FCO[29].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_FCO[29].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_FCO[29].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_FCO[29].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_FCO[30].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_FCO[30].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_FCO[30].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_FCO[30].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_FCO[30].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_FCO[31].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_FCO[31].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_FCO[31].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_FCO[31].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_FCO[31].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_FCO[32].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_FCO[32].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_FCO[32].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_FCO[32].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_FCO[32].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_FCO[33].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_FCO[33].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_FCO[33].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_FCO[33].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_FCO[33].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_FCO[34].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_FCO[34].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_FCO[34].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_FCO[34].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_FCO[34].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_FCO[35].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_FCO[35].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_FCO[35].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_FCO[35].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_FCO[35].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_FCO[36].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_FCO[36].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_FCO[36].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_FCO[36].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_FCO[36].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_FCO[37].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_FCO[37].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_FCO[37].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_FCO[37].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_FCO[37].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_FCO[38].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_FCO[38].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_FCO[38].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_FCO[38].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_FCO[38].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_FCO[39].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_FCO[39].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_FCO[39].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_FCO[39].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_FCO[39].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_FCO[40].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_FCO[40].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_FCO[40].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_FCO[40].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_FCO[40].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_FCO[41].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_FCO[41].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_FCO[41].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_FCO[41].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_FCO[41].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_FCO[42].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_FCO[42].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_FCO[42].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_FCO[42].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_FCO[42].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_FCO[43].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_FCO[43].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_FCO[43].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_FCO[43].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_FCO[43].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_FCO[44].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_FCO[44].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_FCO[44].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_FCO[44].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_FCO[44].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_FCO[45].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_FCO[45].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_FCO[45].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_FCO[45].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_FCO[45].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_FCO[46].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_FCO[46].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_FCO[46].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_FCO[46].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_FCO[46].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_FCO[47].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_FCO[47].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_FCO[47].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_FCO[47].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_FCO[47].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_FCO[48].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_FCO[48].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_FCO[48].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_FCO[48].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_FCO[48].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_FCO[49].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_FCO[49].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_FCO[49].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_FCO[49].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_FCO[49].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_FCO[50].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_FCO[50].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_FCO[50].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_FCO[50].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_FCO[50].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_FCO[51].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_FCO[51].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_FCO[51].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_FCO[51].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_FCO[51].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_FCO[52].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_FCO[52].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_FCO[52].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_FCO[52].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_FCO[52].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_FCO[53].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_FCO[53].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_FCO[53].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_FCO[53].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_FCO[53].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_FCO[54].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_FCO[54].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_FCO[54].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_FCO[54].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_FCO[54].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_FCO[55].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_FCO[55].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_FCO[55].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_FCO[55].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_FCO[55].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_FCO[56].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_FCO[56].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_FCO[56].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_FCO[56].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_FCO[56].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_FCO[57].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_FCO[57].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_FCO[57].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_FCO[57].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_FCO[57].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_FCO[58].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_FCO[58].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_FCO[58].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_FCO[58].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_FCO[58].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_FCO[59].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_FCO[59].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_FCO[59].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_FCO[59].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_FCO[59].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_FCO[60].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_FCO[60].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_FCO[60].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_FCO[60].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_FCO[60].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_FCO[61].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_FCO[61].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_FCO[61].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_FCO[61].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_FCO[61].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_FCO[62].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_FCO[62].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_FCO[62].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_FCO[62].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_FCO[62].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_FCO[63].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_FCO[63].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_FCO[63].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_FCO[63].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_FCO[63].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_FCO[64].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_FCO[64].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_FCO[64].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_FCO[64].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_FCO[64].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_FCO[65].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_FCO[65].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_FCO[65].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_FCO[65].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_FCO[65].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_FCO[66].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_FCO[66].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_FCO[66].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_FCO[66].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_FCO[66].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_FCO[67].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_FCO[67].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_FCO[67].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_FCO[67].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_FCO[67].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_FCO[68].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_FCO[68].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_FCO[68].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_FCO[68].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_FCO[68].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_FCO[69].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_FCO[69].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_FCO[69].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_FCO[69].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_FCO[69].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_FCO[70].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_FCO[70].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_FCO[70].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_FCO[70].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_FCO[70].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_FCO[71].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_FCO[71].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_FCO[71].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_FCO[71].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_FCO[71].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_FCO[72].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_FCO[72].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_FCO[72].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_FCO[72].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_FCO[72].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_FCO[73].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_FCO[73].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_FCO[73].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_FCO[73].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_FCO[73].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_FCO[74].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_FCO[74].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_FCO[74].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_FCO[74].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_FCO[74].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_FCO[75].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_FCO[75].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_FCO[75].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_FCO[75].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_FCO[75].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_FCO[76].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_FCO[76].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_FCO[76].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_FCO[76].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_FCO[76].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_FCO[77].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_FCO[77].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_FCO[77].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_FCO[77].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_FCO[77].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_FCO[78].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_FCO[78].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_FCO[78].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_FCO[78].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_FCO[78].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_FCO[79].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_FCO[79].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_FCO[79].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_FCO[79].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_FCO[79].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_FCO[80].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_FCO[80].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_FCO[80].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_FCO[80].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_FCO[80].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_FCO[81].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_FCO[81].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_FCO[81].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_FCO[81].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_FCO[81].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_FCO[82].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_FCO[82].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_FCO[82].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_FCO[82].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_FCO[82].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_FCO[83].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_FCO[83].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_FCO[83].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_FCO[83].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_FCO[83].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_FCO[84].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_FCO[84].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_FCO[84].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_FCO[84].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_FCO[84].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_FCO[85].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_FCO[85].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_FCO[85].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_FCO[85].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_FCO[85].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_FCO[86].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_FCO[86].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_FCO[86].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_FCO[86].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_FCO[86].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_FCO[87].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_FCO[87].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_FCO[87].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_FCO[87].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_FCO[87].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_FCO[88].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_FCO[88].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_FCO[88].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_FCO[88].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_FCO[88].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_FCO[89].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_FCO[89].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_FCO[89].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_FCO[89].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_FCO[89].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_FCO[90].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_FCO[90].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_FCO[90].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_FCO[90].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_FCO[90].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_FCO[91].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_FCO[91].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_FCO[91].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_FCO[91].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_FCO[91].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_FCO[92].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_FCO[92].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_FCO[92].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_FCO[92].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_FCO[92].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_FCO[93].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_FCO[93].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_FCO[93].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_FCO[93].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_FCO[93].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_FCO[94].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_FCO[94].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_FCO[94].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_FCO[94].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_FCO[94].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_FCO[95].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_FCO[95].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_FCO[95].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_FCO[95].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_FCO[95].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_FCO[96].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_FCO[96].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_FCO[96].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_FCO[96].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_FCO[96].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_FCO[97].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_FCO[97].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_FCO[97].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_FCO[97].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_FCO[97].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_FCO[98].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_FCO[98].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_FCO[98].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_FCO[98].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_FCO[98].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_FCO[99].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_FCO[99].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_FCO[99].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_FCO[99].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_FCO[99].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_FCO[100].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_FCO[100].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_FCO[100].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_FCO[100].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_FCO[100].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_FCO[101].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_FCO[101].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_FCO[101].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_FCO[101].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_FCO[101].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_FCO[102].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_FCO[102].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_FCO[102].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_FCO[102].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_FCO[102].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_FCO[103].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_FCO[103].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_FCO[103].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_FCO[103].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_FCO[103].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_FCO[104].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_FCO[104].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_FCO[104].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_FCO[104].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_FCO[104].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_FCO[105].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_FCO[105].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_FCO[105].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_FCO[105].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_FCO[105].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_FCO[106].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_FCO[106].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_FCO[106].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_FCO[106].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_FCO[106].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_FCO[107].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_FCO[107].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_FCO[107].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_FCO[107].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_FCO[107].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_FCO[108].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_FCO[108].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_FCO[108].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_FCO[108].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_FCO[108].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_FCO[109].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_FCO[109].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_FCO[109].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_FCO[109].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_FCO[109].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_FCO[110].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_FCO[110].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_FCO[110].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_FCO[110].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_FCO[110].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_FCO[111].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_FCO[111].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_FCO[111].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_FCO[111].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_FCO[111].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_FCO[112].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_FCO[112].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_FCO[112].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_FCO[112].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_FCO[112].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_FCO[113].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_FCO[113].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_FCO[113].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_FCO[113].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_FCO[113].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_FCO[114].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_FCO[114].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_FCO[114].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_FCO[114].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_FCO[114].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_FCO[115].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_FCO[115].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_FCO[115].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_FCO[115].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_FCO[115].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_FCO[116].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_FCO[116].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_FCO[116].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_FCO[116].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_FCO[116].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_FCO[117].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_FCO[117].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_FCO[117].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_FCO[117].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_FCO[117].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_FCO[118].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_FCO[118].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_FCO[118].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_FCO[118].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_FCO[118].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_FCO[119].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_FCO[119].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_FCO[119].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_FCO[119].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_FCO[119].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_FCO[120].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_FCO[120].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_FCO[120].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_FCO[120].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_FCO[120].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_FCO[121].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_FCO[121].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_FCO[121].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_FCO[121].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_FCO[121].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_FCO[122].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_FCO[122].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_FCO[122].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_FCO[122].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_FCO[122].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_FCO[123].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_FCO[123].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_FCO[123].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_FCO[123].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_FCO[123].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_FCO[124].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_FCO[124].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_FCO[124].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_FCO[124].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_FCO[124].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_FCO[125].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_FCO[125].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_FCO[125].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_FCO[125].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_FCO[125].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_FCO[126].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_FCO[126].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_FCO[126].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_FCO[126].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_FCO[126].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_FCO[127].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_FCO[127].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_FCO[127].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_FCO[127].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_FCO[127].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_DCOPrev[0].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_DCOPrev[0].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_DCOPrev[0].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_DCOPrev[0].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_DCOPrev[0].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_DCOPrev[1].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_DCOPrev[1].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_DCOPrev[1].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_DCOPrev[1].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_DCOPrev[1].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_DCOPrev[2].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_DCOPrev[2].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_DCOPrev[2].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_DCOPrev[2].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_DCOPrev[2].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_DCOPrev[3].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_DCOPrev[3].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_DCOPrev[3].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_DCOPrev[3].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_DCOPrev[3].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_DCOPrev[4].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_DCOPrev[4].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_DCOPrev[4].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_DCOPrev[4].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_DCOPrev[4].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_DCOPrev[5].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_DCOPrev[5].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_DCOPrev[5].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_DCOPrev[5].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_DCOPrev[5].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_DCOPrev[6].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_DCOPrev[6].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_DCOPrev[6].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_DCOPrev[6].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_DCOPrev[6].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_DCOPrev[7].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_DCOPrev[7].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_DCOPrev[7].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_DCOPrev[7].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_DCOPrev[7].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_DCOPrev[8].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_DCOPrev[8].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_DCOPrev[8].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_DCOPrev[8].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_DCOPrev[8].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_DCOPrev[9].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_DCOPrev[9].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_DCOPrev[9].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_DCOPrev[9].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_DCOPrev[9].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_DCOPrev[10].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_DCOPrev[10].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_DCOPrev[10].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_DCOPrev[10].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_DCOPrev[10].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_DCOPrev[11].LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_DCOPrev[11].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_DCOPrev[11].LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_DCOPrev[11].LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_DCOPrev[11].LVDS_signal> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_signal> in unit <Main>.
WARNING:Xst:753 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 281: Unconnected output port 'ThrNum4' of component 'FindMaxAmp'.
WARNING:Xst:753 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 281: Unconnected output port 'ThrNum5' of component 'FindMaxAmp'.
WARNING:Xst:753 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 281: Unconnected output port 'SaveTrigData' of component 'FindMaxAmp'.
WARNING:Xst:753 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 281: Unconnected output port 'Error' of component 'FindMaxAmp'.
WARNING:Xst:753 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 281: Unconnected output port 'test' of component 'FindMaxAmp'.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 316: Unconnected input port 'cnt_en' of component 'V_Counter' is tied to default value.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 316: Unconnected input port 'sclr' of component 'V_Counter' is tied to default value.
WARNING:Xst:752 - "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 316: Unconnected input port 'dir' of component 'V_Counter' is tied to default value.
Entity <Main> analyzed. Unit <Main> generated.

Analyzing Entity <ISERDES_8bit> in library <work> (Architecture <Behavioral>).
    Set user-defined property "BITSLIP_ENABLE =  TRUE" for instance <adc_serdes_1> in unit <ISERDES_8bit>.
    Set user-defined property "DATA_RATE =  DDR" for instance <adc_serdes_1> in unit <ISERDES_8bit>.
    Set user-defined property "DATA_WIDTH =  8" for instance <adc_serdes_1> in unit <ISERDES_8bit>.
    Set user-defined property "INIT_Q1 =  0" for instance <adc_serdes_1> in unit <ISERDES_8bit>.
    Set user-defined property "INIT_Q2 =  0" for instance <adc_serdes_1> in unit <ISERDES_8bit>.
    Set user-defined property "INIT_Q3 =  0" for instance <adc_serdes_1> in unit <ISERDES_8bit>.
    Set user-defined property "INIT_Q4 =  0" for instance <adc_serdes_1> in unit <ISERDES_8bit>.
    Set user-defined property "INTERFACE_TYPE =  NETWORKING" for instance <adc_serdes_1> in unit <ISERDES_8bit>.
    Set user-defined property "IOBDELAY =  NONE" for instance <adc_serdes_1> in unit <ISERDES_8bit>.
    Set user-defined property "IOBDELAY_TYPE =  DEFAULT" for instance <adc_serdes_1> in unit <ISERDES_8bit>.
    Set user-defined property "IOBDELAY_VALUE =  0" for instance <adc_serdes_1> in unit <ISERDES_8bit>.
    Set user-defined property "NUM_CE =  1" for instance <adc_serdes_1> in unit <ISERDES_8bit>.
    Set user-defined property "SERDES_MODE =  MASTER" for instance <adc_serdes_1> in unit <ISERDES_8bit>.
    Set user-defined property "SRVAL_Q1 =  0" for instance <adc_serdes_1> in unit <ISERDES_8bit>.
    Set user-defined property "SRVAL_Q2 =  0" for instance <adc_serdes_1> in unit <ISERDES_8bit>.
    Set user-defined property "SRVAL_Q3 =  0" for instance <adc_serdes_1> in unit <ISERDES_8bit>.
    Set user-defined property "SRVAL_Q4 =  0" for instance <adc_serdes_1> in unit <ISERDES_8bit>.
    Set user-defined property "BITSLIP_ENABLE =  TRUE" for instance <adc_serdes_2> in unit <ISERDES_8bit>.
    Set user-defined property "DATA_RATE =  DDR" for instance <adc_serdes_2> in unit <ISERDES_8bit>.
    Set user-defined property "DATA_WIDTH =  8" for instance <adc_serdes_2> in unit <ISERDES_8bit>.
    Set user-defined property "INIT_Q1 =  0" for instance <adc_serdes_2> in unit <ISERDES_8bit>.
    Set user-defined property "INIT_Q2 =  0" for instance <adc_serdes_2> in unit <ISERDES_8bit>.
    Set user-defined property "INIT_Q3 =  0" for instance <adc_serdes_2> in unit <ISERDES_8bit>.
    Set user-defined property "INIT_Q4 =  0" for instance <adc_serdes_2> in unit <ISERDES_8bit>.
    Set user-defined property "INTERFACE_TYPE =  NETWORKING" for instance <adc_serdes_2> in unit <ISERDES_8bit>.
    Set user-defined property "IOBDELAY =  NONE" for instance <adc_serdes_2> in unit <ISERDES_8bit>.
    Set user-defined property "IOBDELAY_TYPE =  DEFAULT" for instance <adc_serdes_2> in unit <ISERDES_8bit>.
    Set user-defined property "IOBDELAY_VALUE =  0" for instance <adc_serdes_2> in unit <ISERDES_8bit>.
    Set user-defined property "NUM_CE =  1" for instance <adc_serdes_2> in unit <ISERDES_8bit>.
    Set user-defined property "SERDES_MODE =  SLAVE" for instance <adc_serdes_2> in unit <ISERDES_8bit>.
    Set user-defined property "SRVAL_Q1 =  0" for instance <adc_serdes_2> in unit <ISERDES_8bit>.
    Set user-defined property "SRVAL_Q2 =  0" for instance <adc_serdes_2> in unit <ISERDES_8bit>.
    Set user-defined property "SRVAL_Q3 =  0" for instance <adc_serdes_2> in unit <ISERDES_8bit>.
    Set user-defined property "SRVAL_Q4 =  0" for instance <adc_serdes_2> in unit <ISERDES_8bit>.
Entity <ISERDES_8bit> analyzed. Unit <ISERDES_8bit> generated.

Analyzing Entity <FindMaxAmp> in library <work> (Architecture <Behavioral>).
Entity <FindMaxAmp> analyzed. Unit <FindMaxAmp> generated.

Analyzing generic Entity <V_Counter> in library <work> (Architecture <Utility>).
	DATA_WIDTH = 24
Entity <V_Counter> analyzed. Unit <V_Counter> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <FindMaxAmp>.
    Related source file is "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/lib/FindMaxAmp.vhd".
WARNING:Xst:1305 - Output <FastTrig> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <MaxAmp> is never assigned. Tied to value 0000000000.
WARNING:Xst:1305 - Output <SaveTrigData> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <Reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <Trig> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <RegInit> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <In_Data<512>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <MaxCellNumber> is never assigned. Tied to value 0000000000.
WARNING:Xst:647 - Input <Clock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <ThrNum1> is never assigned. Tied to value 0000.
WARNING:Xst:1305 - Output <ThrNum2> is never assigned. Tied to value 0000.
WARNING:Xst:1305 - Output <Error> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <ThrNum3> is never assigned. Tied to value 0000.
WARNING:Xst:1305 - Output <ThrNum4> is never assigned. Tied to value 0000.
WARNING:Xst:1305 - Output <ThrNum5> is never assigned. Tied to value 0000.
WARNING:Xst:647 - Input <In_DataPrev> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <test> is never assigned. Tied to value 0000000000000000.
WARNING:Xst:1780 - Signal <Sub_ped_delay<512>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <Sub_ped<512>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1781 - Signal <Ped_ch<0:511>> is used but never assigned. Tied to default value.
WARNING:Xst:1780 - Signal <Ped_ch<512>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Aver2<0:511>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <Aver2<512>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <FindMaxAmp> synthesized.


Synthesizing Unit <V_Counter>.
    Related source file is "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/lib/V_Counter.vhd".
WARNING:Xst:647 - Input <cnt_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 25-bit up counter for signal <count>.
    Summary:
	inferred   1 Counter(s).
Unit <V_Counter> synthesized.


Synthesizing Unit <ISERDES_8bit>.
    Related source file is "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/lib/ISERDES_8bit.vhd".
Unit <ISERDES_8bit> synthesized.


Synthesizing Unit <Main>.
    Related source file is "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd".
WARNING:Xst:1306 - Output <ADC_CSB> is never assigned.
WARNING:Xst:647 - Input <TxClk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1306 - Output <ADC_SDIO> is never assigned.
WARNING:Xst:647 - Input <Qclock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Col> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Sw_Quartz> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1306 - Output <Led2> is never assigned.
WARNING:Xst:1306 - Output <Led3> is never assigned.
WARNING:Xst:1306 - Output <Led4> is never assigned.
WARNING:Xst:1306 - Output <Led5> is never assigned.
WARNING:Xst:647 - Input <Crs> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <RxD> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLL_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ExtReset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1306 - Output <TriggerData<63:34>> is never assigned.
WARNING:Xst:1306 - Output <TxD> is never assigned.
WARNING:Xst:647 - Input <RxClk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <RxDv> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Sw_FCTClk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1306 - Output <Test> is never assigned.
WARNING:Xst:1306 - Output <ADC_SCLK> is never assigned.
WARNING:Xst:1306 - Output <TxEn> is never assigned.
WARNING:Xst:1780 - Signal <s_fadc_sdio> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <s_fadc_sclk> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <s_fadc_csb> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <s_clock_locked> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <TrigIn> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <TestCnt<24:23>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <TestCnt<21:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <Reset> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:1780 - Signal <InDataReg_p> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <InDataReg_n> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <InDataReg<512>> is used but never assigned. This sourceless signal will be automatically connected to value 00000000.
WARNING:Xst:1780 - Signal <InDataPrevReg_p> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <InDataPrevReg_n> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <InDataPrevReg<12>> is used but never assigned. This sourceless signal will be automatically connected to value 00000000.
WARNING:Xst:646 - Signal <ADC_FCO> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ADC_DCOPrev<11:3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <Main> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                                             : 1
 25-bit up counter                                     : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 1
 25-bit up counter                                     : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2677 - Node <CntTest/count_23> of sequential type is unconnected in block <Main>.
WARNING:Xst:2677 - Node <CntTest/count_24> of sequential type is unconnected in block <Main>.

Optimizing unit <Main> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Main, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 23
 Flip-Flops                                            : 23

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Main.ngr
Top Level Output File Name         : Main
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 1694

Cell Usage :
# BELS                             : 70
#      GND                         : 1
#      INV                         : 1
#      LUT1                        : 22
#      MUXCY                       : 22
#      VCC                         : 1
#      XORCY                       : 23
# FlipFlops/Latches                : 23
#      FD                          : 23
# Clock Buffers                    : 1
#      BUFG                        : 1
# IO Buffers                       : 833
#      IBUFDS                      : 525
#      IBUFGDS                     : 270
#      OBUF                        : 38
# Others                           : 1049
#      BUFR                        : 1
#      ISERDES                     : 1048
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 4vlx60ff1148-10 

 Number of Slices:                       12  out of  26624     0%  
 Number of Slice Flip Flops:             23  out of  53248     0%  
 Number of 4 input LUTs:                 23  out of  53248     0%  
 Number of IOs:                        1694
 Number of bonded IOBs:                1628  out of    640   254% (*) 
 Number of GCLKs:                         1  out of     32     3%  
 Number of BUFRs:                         1  out of     32     3%  
 Number of ISERDESs:                   1048  out of    640   163% (*) 

WARNING:Xst:1336 -  (*) More than 100% of Device resources are used

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
FCT_40                             | IBUFGDS+BUFG+BUFR      | 1072  |
ADC_DCO_LVDSPrev<2>                | IBUFGDS                | 8     |
ADC_DCO_LVDSPrev<1>                | IBUFGDS                | 8     |
ADC_DCO_LVDSPrev<0>                | IBUFGDS                | 8     |
ADC_DCO_LVDS<127>                  | IBUFGDS                | 8     |
ADC_DCO_LVDS<126>                  | IBUFGDS                | 8     |
ADC_DCO_LVDS<125>                  | IBUFGDS                | 8     |
ADC_DCO_LVDS<124>                  | IBUFGDS                | 8     |
ADC_DCO_LVDS<123>                  | IBUFGDS                | 8     |
ADC_DCO_LVDS<122>                  | IBUFGDS                | 8     |
ADC_DCO_LVDS<121>                  | IBUFGDS                | 8     |
ADC_DCO_LVDS<120>                  | IBUFGDS                | 8     |
ADC_DCO_LVDS<119>                  | IBUFGDS                | 8     |
ADC_DCO_LVDS<118>                  | IBUFGDS                | 8     |
ADC_DCO_LVDS<117>                  | IBUFGDS                | 8     |
ADC_DCO_LVDS<116>                  | IBUFGDS                | 8     |
ADC_DCO_LVDS<115>                  | IBUFGDS                | 8     |
ADC_DCO_LVDS<114>                  | IBUFGDS                | 8     |
ADC_DCO_LVDS<113>                  | IBUFGDS                | 8     |
ADC_DCO_LVDS<112>                  | IBUFGDS                | 8     |
ADC_DCO_LVDS<111>                  | IBUFGDS                | 8     |
ADC_DCO_LVDS<110>                  | IBUFGDS                | 8     |
ADC_DCO_LVDS<109>                  | IBUFGDS                | 8     |
ADC_DCO_LVDS<108>                  | IBUFGDS                | 8     |
ADC_DCO_LVDS<107>                  | IBUFGDS                | 8     |
ADC_DCO_LVDS<106>                  | IBUFGDS                | 8     |
ADC_DCO_LVDS<105>                  | IBUFGDS                | 8     |
ADC_DCO_LVDS<104>                  | IBUFGDS                | 8     |
ADC_DCO_LVDS<103>                  | IBUFGDS                | 8     |
ADC_DCO_LVDS<102>                  | IBUFGDS                | 8     |
ADC_DCO_LVDS<101>                  | IBUFGDS                | 8     |
ADC_DCO_LVDS<100>                  | IBUFGDS                | 8     |
ADC_DCO_LVDS<99>                   | IBUFGDS                | 8     |
ADC_DCO_LVDS<98>                   | IBUFGDS                | 8     |
ADC_DCO_LVDS<97>                   | IBUFGDS                | 8     |
ADC_DCO_LVDS<96>                   | IBUFGDS                | 8     |
ADC_DCO_LVDS<95>                   | IBUFGDS                | 8     |
ADC_DCO_LVDS<94>                   | IBUFGDS                | 8     |
ADC_DCO_LVDS<93>                   | IBUFGDS                | 8     |
ADC_DCO_LVDS<92>                   | IBUFGDS                | 8     |
ADC_DCO_LVDS<91>                   | IBUFGDS                | 8     |
ADC_DCO_LVDS<90>                   | IBUFGDS                | 8     |
ADC_DCO_LVDS<89>                   | IBUFGDS                | 8     |
ADC_DCO_LVDS<88>                   | IBUFGDS                | 8     |
ADC_DCO_LVDS<87>                   | IBUFGDS                | 8     |
ADC_DCO_LVDS<86>                   | IBUFGDS                | 8     |
ADC_DCO_LVDS<85>                   | IBUFGDS                | 8     |
ADC_DCO_LVDS<84>                   | IBUFGDS                | 8     |
ADC_DCO_LVDS<83>                   | IBUFGDS                | 8     |
ADC_DCO_LVDS<82>                   | IBUFGDS                | 8     |
ADC_DCO_LVDS<81>                   | IBUFGDS                | 8     |
ADC_DCO_LVDS<80>                   | IBUFGDS                | 8     |
ADC_DCO_LVDS<79>                   | IBUFGDS                | 8     |
ADC_DCO_LVDS<78>                   | IBUFGDS                | 8     |
ADC_DCO_LVDS<77>                   | IBUFGDS                | 8     |
ADC_DCO_LVDS<76>                   | IBUFGDS                | 8     |
ADC_DCO_LVDS<75>                   | IBUFGDS                | 8     |
ADC_DCO_LVDS<74>                   | IBUFGDS                | 8     |
ADC_DCO_LVDS<73>                   | IBUFGDS                | 8     |
ADC_DCO_LVDS<72>                   | IBUFGDS                | 8     |
ADC_DCO_LVDS<71>                   | IBUFGDS                | 8     |
ADC_DCO_LVDS<70>                   | IBUFGDS                | 8     |
ADC_DCO_LVDS<69>                   | IBUFGDS                | 8     |
ADC_DCO_LVDS<68>                   | IBUFGDS                | 8     |
ADC_DCO_LVDS<67>                   | IBUFGDS                | 8     |
ADC_DCO_LVDS<66>                   | IBUFGDS                | 8     |
ADC_DCO_LVDS<65>                   | IBUFGDS                | 8     |
ADC_DCO_LVDS<64>                   | IBUFGDS                | 8     |
ADC_DCO_LVDS<63>                   | IBUFGDS                | 8     |
ADC_DCO_LVDS<62>                   | IBUFGDS                | 8     |
ADC_DCO_LVDS<61>                   | IBUFGDS                | 8     |
ADC_DCO_LVDS<60>                   | IBUFGDS                | 8     |
ADC_DCO_LVDS<59>                   | IBUFGDS                | 8     |
ADC_DCO_LVDS<58>                   | IBUFGDS                | 8     |
ADC_DCO_LVDS<57>                   | IBUFGDS                | 8     |
ADC_DCO_LVDS<56>                   | IBUFGDS                | 8     |
ADC_DCO_LVDS<55>                   | IBUFGDS                | 8     |
ADC_DCO_LVDS<54>                   | IBUFGDS                | 8     |
ADC_DCO_LVDS<53>                   | IBUFGDS                | 8     |
ADC_DCO_LVDS<52>                   | IBUFGDS                | 8     |
ADC_DCO_LVDS<51>                   | IBUFGDS                | 8     |
ADC_DCO_LVDS<50>                   | IBUFGDS                | 8     |
ADC_DCO_LVDS<49>                   | IBUFGDS                | 8     |
ADC_DCO_LVDS<48>                   | IBUFGDS                | 8     |
ADC_DCO_LVDS<47>                   | IBUFGDS                | 8     |
ADC_DCO_LVDS<46>                   | IBUFGDS                | 8     |
ADC_DCO_LVDS<45>                   | IBUFGDS                | 8     |
ADC_DCO_LVDS<44>                   | IBUFGDS                | 8     |
ADC_DCO_LVDS<43>                   | IBUFGDS                | 8     |
ADC_DCO_LVDS<42>                   | IBUFGDS                | 8     |
ADC_DCO_LVDS<41>                   | IBUFGDS                | 8     |
ADC_DCO_LVDS<40>                   | IBUFGDS                | 8     |
ADC_DCO_LVDS<39>                   | IBUFGDS                | 8     |
ADC_DCO_LVDS<38>                   | IBUFGDS                | 8     |
ADC_DCO_LVDS<37>                   | IBUFGDS                | 8     |
ADC_DCO_LVDS<36>                   | IBUFGDS                | 8     |
ADC_DCO_LVDS<35>                   | IBUFGDS                | 8     |
ADC_DCO_LVDS<34>                   | IBUFGDS                | 8     |
ADC_DCO_LVDS<33>                   | IBUFGDS                | 8     |
ADC_DCO_LVDS<32>                   | IBUFGDS                | 8     |
ADC_DCO_LVDS<31>                   | IBUFGDS                | 8     |
ADC_DCO_LVDS<30>                   | IBUFGDS                | 8     |
ADC_DCO_LVDS<29>                   | IBUFGDS                | 8     |
ADC_DCO_LVDS<28>                   | IBUFGDS                | 8     |
ADC_DCO_LVDS<27>                   | IBUFGDS                | 8     |
ADC_DCO_LVDS<26>                   | IBUFGDS                | 8     |
ADC_DCO_LVDS<25>                   | IBUFGDS                | 8     |
ADC_DCO_LVDS<24>                   | IBUFGDS                | 8     |
ADC_DCO_LVDS<23>                   | IBUFGDS                | 8     |
ADC_DCO_LVDS<22>                   | IBUFGDS                | 8     |
ADC_DCO_LVDS<21>                   | IBUFGDS                | 8     |
ADC_DCO_LVDS<20>                   | IBUFGDS                | 8     |
ADC_DCO_LVDS<19>                   | IBUFGDS                | 8     |
ADC_DCO_LVDS<18>                   | IBUFGDS                | 8     |
ADC_DCO_LVDS<17>                   | IBUFGDS                | 8     |
ADC_DCO_LVDS<16>                   | IBUFGDS                | 8     |
ADC_DCO_LVDS<15>                   | IBUFGDS                | 8     |
ADC_DCO_LVDS<14>                   | IBUFGDS                | 8     |
ADC_DCO_LVDS<13>                   | IBUFGDS                | 8     |
ADC_DCO_LVDS<12>                   | IBUFGDS                | 8     |
ADC_DCO_LVDS<11>                   | IBUFGDS                | 8     |
ADC_DCO_LVDS<10>                   | IBUFGDS                | 8     |
ADC_DCO_LVDS<9>                    | IBUFGDS                | 8     |
ADC_DCO_LVDS<8>                    | IBUFGDS                | 8     |
ADC_DCO_LVDS<7>                    | IBUFGDS                | 8     |
ADC_DCO_LVDS<6>                    | IBUFGDS                | 8     |
ADC_DCO_LVDS<5>                    | IBUFGDS                | 8     |
ADC_DCO_LVDS<4>                    | IBUFGDS                | 8     |
ADC_DCO_LVDS<3>                    | IBUFGDS                | 8     |
ADC_DCO_LVDS<2>                    | IBUFGDS                | 8     |
ADC_DCO_LVDS<1>                    | IBUFGDS                | 8     |
ADC_DCO_LVDS<0>                    | IBUFGDS                | 8     |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
InDataPrevReg<12><0>(XST_GND:G)    | NONE(DivClk)           | 4193  |
ADCInDataLVDS<0>                   | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<100>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<101>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<102>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<103>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<104>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<105>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<106>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<107>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<108>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<109>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<10>                  | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<110>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<111>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<112>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<113>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<114>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<115>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<116>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<117>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<118>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<119>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<11>                  | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<120>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<121>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<122>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<123>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<124>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<125>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<126>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<127>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<128>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<129>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<12>                  | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<130>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<131>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<132>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<133>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<134>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<135>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<136>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<137>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<138>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<139>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<13>                  | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<140>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<141>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<142>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<143>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<144>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<145>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<146>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<147>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<148>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<149>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<14>                  | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<150>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<151>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<152>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<153>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<154>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<155>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<156>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<157>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<158>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<159>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<15>                  | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<160>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<161>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<162>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<163>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<164>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<165>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<166>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<167>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<168>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<169>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<16>                  | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<170>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<171>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<172>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<173>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<174>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<175>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<176>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<177>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<178>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<179>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<17>                  | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<180>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<181>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<182>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<183>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<184>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<185>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<186>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<187>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<188>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<189>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<18>                  | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<190>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<191>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<192>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<193>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<194>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<195>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<196>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<197>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<198>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<199>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<19>                  | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<1>                   | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<200>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<201>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<202>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<203>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<204>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<205>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<206>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<207>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<208>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<209>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<20>                  | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<210>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<211>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<212>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<213>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<214>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<215>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<216>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<217>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<218>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<219>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<21>                  | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<220>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<221>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<222>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<223>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<224>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<225>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<226>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<227>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<228>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<229>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<22>                  | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<230>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<231>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<232>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<233>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<234>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<235>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<236>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<237>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<238>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<239>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<23>                  | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<240>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<241>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<242>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<243>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<244>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<245>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<246>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<247>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<248>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<249>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<24>                  | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<250>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<251>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<252>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<253>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<254>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<255>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<256>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<257>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<258>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<259>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<25>                  | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<260>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<261>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<262>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<263>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<264>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<265>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<266>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<267>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<268>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<269>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<26>                  | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<270>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<271>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<272>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<273>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<274>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<275>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<276>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<277>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<278>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<279>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<27>                  | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<280>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<281>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<282>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<283>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<284>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<285>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<286>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<287>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<288>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<289>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<28>                  | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<290>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<291>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<292>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<293>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<294>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<295>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<296>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<297>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<298>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<299>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<29>                  | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<2>                   | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<300>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<301>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<302>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<303>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<304>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<305>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<306>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<307>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<308>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<309>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<30>                  | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<310>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<311>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<312>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<313>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<314>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<315>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<316>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<317>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<318>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<319>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<31>                  | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<320>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<321>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<322>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<323>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<324>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<325>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<326>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<327>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<328>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<329>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<32>                  | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<330>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<331>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<332>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<333>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<334>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<335>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<336>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<337>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<338>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<339>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<33>                  | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<340>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<341>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<342>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<343>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<344>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<345>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<346>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<347>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<348>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<349>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<34>                  | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<350>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<351>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<352>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<353>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<354>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<355>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<356>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<357>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<358>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<359>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<35>                  | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<360>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<361>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<362>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<363>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<364>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<365>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<366>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<367>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<368>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<369>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<36>                  | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<370>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<371>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<372>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<373>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<374>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<375>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<376>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<377>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<378>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<379>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<37>                  | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<380>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<381>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<382>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<383>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<384>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<385>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<386>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<387>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<388>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<389>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<38>                  | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<390>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<391>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<392>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<393>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<394>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<395>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<396>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<397>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<398>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<399>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<39>                  | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<3>                   | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<400>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<401>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<402>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<403>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<404>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<405>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<406>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<407>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<408>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<409>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<40>                  | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<410>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<411>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<412>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<413>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<414>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<415>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<416>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<417>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<418>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<419>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<41>                  | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<420>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<421>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<422>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<423>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<424>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<425>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<426>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<427>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<428>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<429>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<42>                  | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<430>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<431>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<432>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<433>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<434>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<435>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<436>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<437>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<438>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<439>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<43>                  | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<440>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<441>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<442>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<443>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<444>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<445>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<446>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<447>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<448>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<449>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<44>                  | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<450>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<451>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<452>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<453>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<454>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<455>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<456>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<457>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<458>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<459>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<45>                  | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<460>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<461>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<462>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<463>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<464>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<465>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<466>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<467>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<468>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<469>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<46>                  | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<470>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<471>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<472>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<473>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<474>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<475>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<476>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<477>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<478>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<479>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<47>                  | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<480>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<481>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<482>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<483>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<484>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<485>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<486>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<487>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<488>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<489>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<48>                  | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<490>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<491>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<492>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<493>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<494>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<495>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<496>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<497>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<498>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<499>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<49>                  | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<4>                   | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<500>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<501>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<502>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<503>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<504>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<505>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<506>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<507>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<508>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<509>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<50>                  | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<510>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<511>                 | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<51>                  | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<52>                  | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<53>                  | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<54>                  | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<55>                  | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<56>                  | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<57>                  | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<58>                  | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<59>                  | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<5>                   | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<60>                  | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<61>                  | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<62>                  | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<63>                  | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<64>                  | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<65>                  | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<66>                  | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<67>                  | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<68>                  | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<69>                  | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<6>                   | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<70>                  | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<71>                  | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<72>                  | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<73>                  | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<74>                  | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<75>                  | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<76>                  | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<77>                  | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<78>                  | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<79>                  | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<7>                   | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<80>                  | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<81>                  | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<82>                  | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<83>                  | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<84>                  | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<85>                  | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<86>                  | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<87>                  | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<88>                  | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<89>                  | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<8>                   | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<90>                  | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<91>                  | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<92>                  | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<93>                  | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<94>                  | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<95>                  | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<96>                  | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<97>                  | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<98>                  | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<99>                  | IBUFDS+ISERDES         | 4     |
ADCInDataLVDS<9>                   | IBUFDS+ISERDES         | 4     |
ADCInDataLVDSPrev<0>               | IBUFDS+ISERDES         | 4     |
ADCInDataLVDSPrev<10>              | IBUFDS+ISERDES         | 4     |
ADCInDataLVDSPrev<11>              | IBUFDS+ISERDES         | 4     |
ADCInDataLVDSPrev<1>               | IBUFDS+ISERDES         | 4     |
ADCInDataLVDSPrev<2>               | IBUFDS+ISERDES         | 4     |
ADCInDataLVDSPrev<3>               | IBUFDS+ISERDES         | 4     |
ADCInDataLVDSPrev<4>               | IBUFDS+ISERDES         | 4     |
ADCInDataLVDSPrev<5>               | IBUFDS+ISERDES         | 4     |
ADCInDataLVDSPrev<6>               | IBUFDS+ISERDES         | 4     |
ADCInDataLVDSPrev<7>               | IBUFDS+ISERDES         | 4     |
ADCInDataLVDSPrev<8>               | IBUFDS+ISERDES         | 4     |
ADCInDataLVDSPrev<9>               | IBUFDS+ISERDES         | 4     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -10

   Minimum period: 2.760ns (Maximum Frequency: 362.260MHz)
   Minimum input arrival time before clock: 1.660ns
   Maximum output required time after clock: 4.694ns
   Maximum combinational path delay: 5.282ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'FCT_40'
  Clock period: 2.760ns (frequency: 362.260MHz)
  Total number of paths / destination ports: 276 / 23
-------------------------------------------------------------------------
Delay:               2.760ns (Levels of Logic = 24)
  Source:            CntTest/count_0 (FF)
  Destination:       CntTest/count_22 (FF)
  Source Clock:      FCT_40 rising
  Destination Clock: FCT_40 rising

  Data Path: CntTest/count_0 to CntTest/count_22
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.360   0.360  CntTest/count_0 (CntTest/count_0)
     INV:I->O              1   0.358   0.000  CntTest/Mcount_count_lut<0>_INV_0 (CntTest/Mcount_count_lut<0>)
     MUXCY:S->O            1   0.366   0.000  CntTest/Mcount_count_cy<0> (CntTest/Mcount_count_cy<0>)
     MUXCY:CI->O           1   0.044   0.000  CntTest/Mcount_count_cy<1> (CntTest/Mcount_count_cy<1>)
     MUXCY:CI->O           1   0.044   0.000  CntTest/Mcount_count_cy<2> (CntTest/Mcount_count_cy<2>)
     MUXCY:CI->O           1   0.044   0.000  CntTest/Mcount_count_cy<3> (CntTest/Mcount_count_cy<3>)
     MUXCY:CI->O           1   0.044   0.000  CntTest/Mcount_count_cy<4> (CntTest/Mcount_count_cy<4>)
     MUXCY:CI->O           1   0.044   0.000  CntTest/Mcount_count_cy<5> (CntTest/Mcount_count_cy<5>)
     MUXCY:CI->O           1   0.044   0.000  CntTest/Mcount_count_cy<6> (CntTest/Mcount_count_cy<6>)
     MUXCY:CI->O           1   0.044   0.000  CntTest/Mcount_count_cy<7> (CntTest/Mcount_count_cy<7>)
     MUXCY:CI->O           1   0.045   0.000  CntTest/Mcount_count_cy<8> (CntTest/Mcount_count_cy<8>)
     MUXCY:CI->O           1   0.044   0.000  CntTest/Mcount_count_cy<9> (CntTest/Mcount_count_cy<9>)
     MUXCY:CI->O           1   0.044   0.000  CntTest/Mcount_count_cy<10> (CntTest/Mcount_count_cy<10>)
     MUXCY:CI->O           1   0.044   0.000  CntTest/Mcount_count_cy<11> (CntTest/Mcount_count_cy<11>)
     MUXCY:CI->O           1   0.044   0.000  CntTest/Mcount_count_cy<12> (CntTest/Mcount_count_cy<12>)
     MUXCY:CI->O           1   0.044   0.000  CntTest/Mcount_count_cy<13> (CntTest/Mcount_count_cy<13>)
     MUXCY:CI->O           1   0.044   0.000  CntTest/Mcount_count_cy<14> (CntTest/Mcount_count_cy<14>)
     MUXCY:CI->O           1   0.044   0.000  CntTest/Mcount_count_cy<15> (CntTest/Mcount_count_cy<15>)
     MUXCY:CI->O           1   0.044   0.000  CntTest/Mcount_count_cy<16> (CntTest/Mcount_count_cy<16>)
     MUXCY:CI->O           1   0.044   0.000  CntTest/Mcount_count_cy<17> (CntTest/Mcount_count_cy<17>)
     MUXCY:CI->O           1   0.044   0.000  CntTest/Mcount_count_cy<18> (CntTest/Mcount_count_cy<18>)
     MUXCY:CI->O           1   0.044   0.000  CntTest/Mcount_count_cy<19> (CntTest/Mcount_count_cy<19>)
     MUXCY:CI->O           1   0.044   0.000  CntTest/Mcount_count_cy<20> (CntTest/Mcount_count_cy<20>)
     MUXCY:CI->O           0   0.044   0.000  CntTest/Mcount_count_cy<21> (CntTest/Mcount_count_cy<21>)
     XORCY:CI->O           1   0.360   0.000  CntTest/Mcount_count_xor<22> (Result<22>)
     FD:D                      0.022          CntTest/count_22
    ----------------------------------------
    Total                      2.760ns (2.401ns logic, 0.360ns route)
                                       (87.0% logic, 13.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'FCT_40'
  Total number of paths / destination ports: 1048 / 524
-------------------------------------------------------------------------
Offset:              1.660ns (Levels of Logic = 1)
  Source:            ADCInDataLVDSPrev<11> (PAD)
  Destination:       LVDS_buf_ADCPrev[11].SERDES/adc_serdes_1 (UNKNOWN)
  Destination Clock: FCT_40 rising

  Data Path: ADCInDataLVDSPrev<11> to LVDS_buf_ADCPrev[11].SERDES/adc_serdes_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUFDS:I->O           1   0.965   0.360  LVDS_buf_ADCPrev[11].LVDS_signal (ADCInDataPrev<11>)
     ISERDES:D                 0.335          LVDS_buf_ADCPrev[11].SERDES/adc_serdes_1
    ----------------------------------------
    Total                      1.660ns (1.300ns logic, 0.360ns route)
                                       (78.3% logic, 21.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'FCT_40'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.694ns (Levels of Logic = 1)
  Source:            CntTest/count_22 (FF)
  Destination:       Led1 (PAD)
  Source Clock:      FCT_40 rising

  Data Path: CntTest/count_22 to Led1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.360   0.377  CntTest/count_22 (CntTest/count_22)
     OBUF:I->O                 3.957          Led1_OBUF (Led1)
    ----------------------------------------
    Total                      4.694ns (4.317ns logic, 0.377ns route)
                                       (92.0% logic, 8.0% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Delay:               5.282ns (Levels of Logic = 2)
  Source:            FCT_40 (PAD)
  Destination:       ADC_CLK (PAD)

  Data Path: FCT_40 to ADC_CLK
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUFGDS:I->O          1   0.965   0.360  LVDS_Clk40 (ADC_CLK_OBUF1)
     OBUF:I->O                 3.957          ADC_CLK_OBUF (ADC_CLK)
    ----------------------------------------
    Total                      5.282ns (4.922ns logic, 0.360ns route)
                                       (93.2% logic, 6.8% route)

=========================================================================


Total REAL time to Xst completion: 73.00 secs
Total CPU time to Xst completion: 73.27 secs
 
--> 

Total memory usage is 417028 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  597 (   0 filtered)
Number of infos    :    0 (   0 filtered)

