<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable>
  <columns>
   <connections preferredWidth="175" />
   <irq preferredWidth="63" />
   <export preferredWidth="195" />
   <name preferredWidth="230" />
  </columns>
 </systemtable>
 <clocktable>
  <columns>
   <clockname preferredWidth="236" />
   <clocksource preferredWidth="234" />
   <frequency preferredWidth="222" />
  </columns>
 </clocktable>
 <window width="1920" height="1046" x="0" y="0" />
 <library
   expandedCategories="Library,Library/Peripherals/Microcontroller Peripherals,Library/Peripherals,Project" />
 <hdlexample language="VERILOG" />
 <generation path="_PROJECT_NAME_" />
</preferences>
