verilog xil_defaultlib  \
"../../../../pipeline_cpu_riscv.srcs/sources_1/ip/instruction_mem_1/sim/instruction_mem.v" \

verilog xil_defaultlib "glbl.v"

nosort
