Classic Timing Analyzer report for cmpt4
Mon Feb 08 17:17:22 2016
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                            ;
+------------------------------+-------+---------------+------------------------------------------------+----------+----------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From     ; To       ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+----------+----------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 0.916 ns                                       ; ena      ; d_int[3] ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 6.650 ns                                       ; d_int[3] ; d[3]     ; clk        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 0.057 ns                                       ; ena      ; d_int[2] ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; d_int[1] ; d_int[3] ; clk        ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;          ;          ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+----------+----------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C20F484C7       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                       ;
+-------+------------------------------------------------+----------+----------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From     ; To       ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+----------+----------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; d_int[1] ; d_int[3] ; clk        ; clk      ; None                        ; None                      ; 1.412 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; d_int[0] ; d_int[3] ; clk        ; clk      ; None                        ; None                      ; 1.266 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; d_int[1] ; d_int[2] ; clk        ; clk      ; None                        ; None                      ; 1.143 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; d_int[2] ; d_int[3] ; clk        ; clk      ; None                        ; None                      ; 1.095 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; d_int[0] ; d_int[2] ; clk        ; clk      ; None                        ; None                      ; 1.038 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; d_int[0] ; d_int[1] ; clk        ; clk      ; None                        ; None                      ; 0.869 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; d_int[0] ; d_int[0] ; clk        ; clk      ; None                        ; None                      ; 0.454 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; d_int[1] ; d_int[1] ; clk        ; clk      ; None                        ; None                      ; 0.454 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; d_int[2] ; d_int[2] ; clk        ; clk      ; None                        ; None                      ; 0.454 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; d_int[3] ; d_int[3] ; clk        ; clk      ; None                        ; None                      ; 0.454 ns                ;
+-------+------------------------------------------------+----------+----------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------+
; tsu                                                            ;
+-------+--------------+------------+------+----------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To       ; To Clock ;
+-------+--------------+------------+------+----------+----------+
; N/A   ; None         ; 0.916 ns   ; ena  ; d_int[3] ; clk      ;
; N/A   ; None         ; 0.192 ns   ; ena  ; d_int[0] ; clk      ;
; N/A   ; None         ; 0.191 ns   ; ena  ; d_int[1] ; clk      ;
; N/A   ; None         ; 0.191 ns   ; ena  ; d_int[2] ; clk      ;
+-------+--------------+------------+------+----------+----------+


+------------------------------------------------------------------+
; tco                                                              ;
+-------+--------------+------------+----------+------+------------+
; Slack ; Required tco ; Actual tco ; From     ; To   ; From Clock ;
+-------+--------------+------------+----------+------+------------+
; N/A   ; None         ; 6.650 ns   ; d_int[3] ; d[3] ; clk        ;
; N/A   ; None         ; 6.332 ns   ; d_int[0] ; d[0] ; clk        ;
; N/A   ; None         ; 6.328 ns   ; d_int[1] ; d[1] ; clk        ;
; N/A   ; None         ; 6.323 ns   ; d_int[2] ; d[2] ; clk        ;
+-------+--------------+------------+----------+------+------------+


+----------------------------------------------------------------------+
; th                                                                   ;
+---------------+-------------+-----------+------+----------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To       ; To Clock ;
+---------------+-------------+-----------+------+----------+----------+
; N/A           ; None        ; 0.057 ns  ; ena  ; d_int[1] ; clk      ;
; N/A           ; None        ; 0.057 ns  ; ena  ; d_int[2] ; clk      ;
; N/A           ; None        ; 0.056 ns  ; ena  ; d_int[0] ; clk      ;
; N/A           ; None        ; -0.668 ns ; ena  ; d_int[3] ; clk      ;
+---------------+-------------+-----------+------+----------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Mon Feb 08 17:17:21 2016
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off cmpt4 -c cmpt4 --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Info: Clock "clk" Internal fmax is restricted to 405.02 MHz between source register "d_int[1]" and destination register "d_int[3]"
    Info: fmax restricted to clock pin edge rate 2.469 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.412 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X49_Y7_N3; Fanout = 4; REG Node = 'd_int[1]'
            Info: 2: + IC(0.360 ns) + CELL(0.491 ns) = 0.851 ns; Loc. = LCCOMB_X49_Y7_N0; Fanout = 1; COMB Node = 'd_int[3]~3'
            Info: 3: + IC(0.287 ns) + CELL(0.178 ns) = 1.316 ns; Loc. = LCCOMB_X49_Y7_N22; Fanout = 1; COMB Node = 'd_int[3]~4'
            Info: 4: + IC(0.000 ns) + CELL(0.096 ns) = 1.412 ns; Loc. = LCFF_X49_Y7_N23; Fanout = 2; REG Node = 'd_int[3]'
            Info: Total cell delay = 0.765 ns ( 54.18 % )
            Info: Total interconnect delay = 0.647 ns ( 45.82 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "clk" to destination register is 2.604 ns
                Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_T21; Fanout = 4; CLK Node = 'clk'
                Info: 2: + IC(1.128 ns) + CELL(0.602 ns) = 2.604 ns; Loc. = LCFF_X49_Y7_N23; Fanout = 2; REG Node = 'd_int[3]'
                Info: Total cell delay = 1.476 ns ( 56.68 % )
                Info: Total interconnect delay = 1.128 ns ( 43.32 % )
            Info: - Longest clock path from clock "clk" to source register is 2.604 ns
                Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_T21; Fanout = 4; CLK Node = 'clk'
                Info: 2: + IC(1.128 ns) + CELL(0.602 ns) = 2.604 ns; Loc. = LCFF_X49_Y7_N3; Fanout = 4; REG Node = 'd_int[1]'
                Info: Total cell delay = 1.476 ns ( 56.68 % )
                Info: Total interconnect delay = 1.128 ns ( 43.32 % )
        Info: + Micro clock to output delay of source is 0.277 ns
        Info: + Micro setup delay of destination is -0.038 ns
Info: tsu for register "d_int[3]" (data pin = "ena", clock pin = "clk") is 0.916 ns
    Info: + Longest pin to register delay is 3.558 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L22; Fanout = 4; PIN Node = 'ena'
        Info: 2: + IC(1.459 ns) + CELL(0.512 ns) = 2.997 ns; Loc. = LCCOMB_X49_Y7_N0; Fanout = 1; COMB Node = 'd_int[3]~3'
        Info: 3: + IC(0.287 ns) + CELL(0.178 ns) = 3.462 ns; Loc. = LCCOMB_X49_Y7_N22; Fanout = 1; COMB Node = 'd_int[3]~4'
        Info: 4: + IC(0.000 ns) + CELL(0.096 ns) = 3.558 ns; Loc. = LCFF_X49_Y7_N23; Fanout = 2; REG Node = 'd_int[3]'
        Info: Total cell delay = 1.812 ns ( 50.93 % )
        Info: Total interconnect delay = 1.746 ns ( 49.07 % )
    Info: + Micro setup delay of destination is -0.038 ns
    Info: - Shortest clock path from clock "clk" to destination register is 2.604 ns
        Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_T21; Fanout = 4; CLK Node = 'clk'
        Info: 2: + IC(1.128 ns) + CELL(0.602 ns) = 2.604 ns; Loc. = LCFF_X49_Y7_N23; Fanout = 2; REG Node = 'd_int[3]'
        Info: Total cell delay = 1.476 ns ( 56.68 % )
        Info: Total interconnect delay = 1.128 ns ( 43.32 % )
Info: tco from clock "clk" to destination pin "d[3]" through register "d_int[3]" is 6.650 ns
    Info: + Longest clock path from clock "clk" to source register is 2.604 ns
        Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_T21; Fanout = 4; CLK Node = 'clk'
        Info: 2: + IC(1.128 ns) + CELL(0.602 ns) = 2.604 ns; Loc. = LCFF_X49_Y7_N23; Fanout = 2; REG Node = 'd_int[3]'
        Info: Total cell delay = 1.476 ns ( 56.68 % )
        Info: Total interconnect delay = 1.128 ns ( 43.32 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Longest register to pin delay is 3.769 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X49_Y7_N23; Fanout = 2; REG Node = 'd_int[3]'
        Info: 2: + IC(0.919 ns) + CELL(2.850 ns) = 3.769 ns; Loc. = PIN_V21; Fanout = 0; PIN Node = 'd[3]'
        Info: Total cell delay = 2.850 ns ( 75.62 % )
        Info: Total interconnect delay = 0.919 ns ( 24.38 % )
Info: th for register "d_int[1]" (data pin = "ena", clock pin = "clk") is 0.057 ns
    Info: + Longest clock path from clock "clk" to destination register is 2.604 ns
        Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_T21; Fanout = 4; CLK Node = 'clk'
        Info: 2: + IC(1.128 ns) + CELL(0.602 ns) = 2.604 ns; Loc. = LCFF_X49_Y7_N3; Fanout = 4; REG Node = 'd_int[1]'
        Info: Total cell delay = 1.476 ns ( 56.68 % )
        Info: Total interconnect delay = 1.128 ns ( 43.32 % )
    Info: + Micro hold delay of destination is 0.286 ns
    Info: - Shortest pin to register delay is 2.833 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L22; Fanout = 4; PIN Node = 'ena'
        Info: 2: + IC(1.190 ns) + CELL(0.521 ns) = 2.737 ns; Loc. = LCCOMB_X49_Y7_N2; Fanout = 1; COMB Node = 'd_int[1]~1'
        Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 2.833 ns; Loc. = LCFF_X49_Y7_N3; Fanout = 4; REG Node = 'd_int[1]'
        Info: Total cell delay = 1.643 ns ( 58.00 % )
        Info: Total interconnect delay = 1.190 ns ( 42.00 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 175 megabytes
    Info: Processing ended: Mon Feb 08 17:17:22 2016
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


