
main.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         000001d0  00800200  00006bf8  00006c8c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00006bf8  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000835  008003d0  008003d0  00006e5c  2**0
                  ALLOC
  3 .stab         00013650  00000000  00000000  00006e5c  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00009cd9  00000000  00000000  0001a4ac  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .comment      00000011  00000000  00000000  00024185  2**0
                  CONTENTS, READONLY
  6 .debug_info   00001160  00000000  00000000  00024196  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00001072  00000000  00000000  000252f6  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   0000001d  00000000  00000000  00026368  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    000006de  00000000  00000000  00026385  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 13 03 	jmp	0x626	; 0x626 <__ctors_end>
       4:	0c 94 46 2f 	jmp	0x5e8c	; 0x5e8c <__vector_1>
       8:	0c 94 78 2f 	jmp	0x5ef0	; 0x5ef0 <__vector_2>
       c:	0c 94 aa 2f 	jmp	0x5f54	; 0x5f54 <__vector_3>
      10:	0c 94 32 03 	jmp	0x664	; 0x664 <__bad_interrupt>
      14:	0c 94 32 03 	jmp	0x664	; 0x664 <__bad_interrupt>
      18:	0c 94 32 03 	jmp	0x664	; 0x664 <__bad_interrupt>
      1c:	0c 94 32 03 	jmp	0x664	; 0x664 <__bad_interrupt>
      20:	0c 94 32 03 	jmp	0x664	; 0x664 <__bad_interrupt>
      24:	0c 94 14 2f 	jmp	0x5e28	; 0x5e28 <__vector_9>
      28:	0c 94 32 03 	jmp	0x664	; 0x664 <__bad_interrupt>
      2c:	0c 94 32 03 	jmp	0x664	; 0x664 <__bad_interrupt>
      30:	0c 94 32 03 	jmp	0x664	; 0x664 <__bad_interrupt>
      34:	0c 94 73 2d 	jmp	0x5ae6	; 0x5ae6 <__vector_13>
      38:	0c 94 32 03 	jmp	0x664	; 0x664 <__bad_interrupt>
      3c:	0c 94 73 2d 	jmp	0x5ae6	; 0x5ae6 <__vector_13>
      40:	0c 94 32 03 	jmp	0x664	; 0x664 <__bad_interrupt>
      44:	0c 94 32 03 	jmp	0x664	; 0x664 <__bad_interrupt>
      48:	0c 94 32 03 	jmp	0x664	; 0x664 <__bad_interrupt>
      4c:	0c 94 32 03 	jmp	0x664	; 0x664 <__bad_interrupt>
      50:	0c 94 32 03 	jmp	0x664	; 0x664 <__bad_interrupt>
      54:	0c 94 32 03 	jmp	0x664	; 0x664 <__bad_interrupt>
      58:	0c 94 32 03 	jmp	0x664	; 0x664 <__bad_interrupt>
      5c:	0c 94 32 03 	jmp	0x664	; 0x664 <__bad_interrupt>
      60:	0c 94 32 03 	jmp	0x664	; 0x664 <__bad_interrupt>
      64:	0c 94 32 03 	jmp	0x664	; 0x664 <__bad_interrupt>
      68:	0c 94 32 03 	jmp	0x664	; 0x664 <__bad_interrupt>
      6c:	0c 94 32 03 	jmp	0x664	; 0x664 <__bad_interrupt>
      70:	0c 94 32 03 	jmp	0x664	; 0x664 <__bad_interrupt>
      74:	0c 94 32 03 	jmp	0x664	; 0x664 <__bad_interrupt>
      78:	0c 94 32 03 	jmp	0x664	; 0x664 <__bad_interrupt>
      7c:	0c 94 32 03 	jmp	0x664	; 0x664 <__bad_interrupt>
      80:	0c 94 a6 2d 	jmp	0x5b4c	; 0x5b4c <__vector_32>
      84:	0c 94 32 03 	jmp	0x664	; 0x664 <__bad_interrupt>
      88:	0c 94 32 03 	jmp	0x664	; 0x664 <__bad_interrupt>
      8c:	0c 94 32 03 	jmp	0x664	; 0x664 <__bad_interrupt>
      90:	0c 94 32 03 	jmp	0x664	; 0x664 <__bad_interrupt>
      94:	0c 94 32 03 	jmp	0x664	; 0x664 <__bad_interrupt>
      98:	0c 94 32 03 	jmp	0x664	; 0x664 <__bad_interrupt>
      9c:	0c 94 74 05 	jmp	0xae8	; 0xae8 <__vector_39>
      a0:	0c 94 32 03 	jmp	0x664	; 0x664 <__bad_interrupt>
      a4:	0c 94 32 03 	jmp	0x664	; 0x664 <__bad_interrupt>
      a8:	0c 94 32 03 	jmp	0x664	; 0x664 <__bad_interrupt>
      ac:	0c 94 32 03 	jmp	0x664	; 0x664 <__bad_interrupt>
      b0:	0c 94 32 03 	jmp	0x664	; 0x664 <__bad_interrupt>
      b4:	0c 94 32 03 	jmp	0x664	; 0x664 <__bad_interrupt>
      b8:	0c 94 32 03 	jmp	0x664	; 0x664 <__bad_interrupt>
      bc:	0c 94 32 03 	jmp	0x664	; 0x664 <__bad_interrupt>
      c0:	0c 94 32 03 	jmp	0x664	; 0x664 <__bad_interrupt>
      c4:	0c 94 32 03 	jmp	0x664	; 0x664 <__bad_interrupt>
      c8:	0c 94 32 03 	jmp	0x664	; 0x664 <__bad_interrupt>
      cc:	0c 94 32 03 	jmp	0x664	; 0x664 <__bad_interrupt>
      d0:	0c 94 32 03 	jmp	0x664	; 0x664 <__bad_interrupt>
      d4:	0c 94 32 03 	jmp	0x664	; 0x664 <__bad_interrupt>
      d8:	0c 94 32 03 	jmp	0x664	; 0x664 <__bad_interrupt>
      dc:	0c 94 32 03 	jmp	0x664	; 0x664 <__bad_interrupt>
      e0:	0c 94 32 03 	jmp	0x664	; 0x664 <__bad_interrupt>
      e4:	0c 94 28 10 	jmp	0x2050	; 0x2050 <__vector_57>
      e8:	0c 94 19 10 	jmp	0x2032	; 0x2032 <__vector_58>
      ec:	0c 94 e9 0f 	jmp	0x1fd2	; 0x1fd2 <__vector_59>
      f0:	0c 94 d9 10 	jmp	0x21b2	; 0x21b2 <__vector_60>
      f4:	0c 94 da 0f 	jmp	0x1fb4	; 0x1fb4 <__vector_61>
      f8:	0c 94 cb 0f 	jmp	0x1f96	; 0x1f96 <__vector_62>
      fc:	0c 94 b9 0f 	jmp	0x1f72	; 0x1f72 <__vector_63>
     100:	0c 94 aa 0f 	jmp	0x1f54	; 0x1f54 <__vector_64>
     104:	0c 94 32 03 	jmp	0x664	; 0x664 <__bad_interrupt>
     108:	0c 94 32 03 	jmp	0x664	; 0x664 <__bad_interrupt>
     10c:	0c 94 32 03 	jmp	0x664	; 0x664 <__bad_interrupt>
     110:	0c 94 32 03 	jmp	0x664	; 0x664 <__bad_interrupt>
     114:	0c 94 32 03 	jmp	0x664	; 0x664 <__bad_interrupt>
     118:	0c 94 32 03 	jmp	0x664	; 0x664 <__bad_interrupt>
     11c:	0c 94 32 03 	jmp	0x664	; 0x664 <__bad_interrupt>
     120:	59 12       	cpse	r5, r25
     122:	66 12       	cpse	r6, r22
     124:	73 12       	cpse	r7, r19
     126:	80 12       	cpse	r8, r16
     128:	8d 12       	cpse	r8, r29
     12a:	9a 12       	cpse	r9, r26
     12c:	a7 12       	cpse	r10, r23
     12e:	ca 12       	cpse	r12, r26
     130:	d8 12       	cpse	r13, r24
     132:	e6 12       	cpse	r14, r22
     134:	f4 12       	cpse	r15, r20
     136:	02 13       	cpse	r16, r18
     138:	10 13       	cpse	r17, r16
     13a:	1e 13       	cpse	r17, r30
     13c:	41 13       	cpse	r20, r17
     13e:	43 13       	cpse	r20, r19
     140:	45 13       	cpse	r20, r21
     142:	47 13       	cpse	r20, r23
     144:	49 13       	cpse	r20, r25
     146:	4b 13       	cpse	r20, r27
     148:	4d 13       	cpse	r20, r29
     14a:	6c 13       	cpse	r22, r28
     14c:	8f 13       	cpse	r24, r31
     14e:	b3 13       	cpse	r27, r19
     150:	d6 13       	cpse	r29, r22
     152:	f9 13       	cpse	r31, r25
     154:	1c 14       	cp	r1, r12
     156:	3f 14       	cp	r3, r15
     158:	79 14       	cp	r7, r9
     15a:	86 14       	cp	r8, r6
     15c:	93 14       	cp	r9, r3
     15e:	a0 14       	cp	r10, r0
     160:	ad 14       	cp	r10, r13
     162:	ba 14       	cp	r11, r10
     164:	c7 14       	cp	r12, r7
     166:	e0 14       	cp	r14, r0
     168:	ed 14       	cp	r14, r13
     16a:	fa 14       	cp	r15, r10
     16c:	07 15       	cp	r16, r7
     16e:	14 15       	cp	r17, r4
     170:	21 15       	cp	r18, r1
     172:	2e 15       	cp	r18, r14
     174:	51 1c       	adc	r5, r1
     176:	57 1c       	adc	r5, r7
     178:	5a 1c       	adc	r5, r10
     17a:	5d 1c       	adc	r5, r13
     17c:	60 1c       	adc	r6, r0
     17e:	63 1c       	adc	r6, r3
     180:	69 1c       	adc	r6, r9
     182:	66 1c       	adc	r6, r6
     184:	6c 1c       	adc	r6, r12
     186:	6f 1c       	adc	r6, r15
     188:	72 1c       	adc	r7, r2
     18a:	7b 1c       	adc	r7, r11
     18c:	7e 1c       	adc	r7, r14
     18e:	81 1c       	adc	r8, r1
     190:	84 1c       	adc	r8, r4
     192:	78 1c       	adc	r7, r8
     194:	4e 1c       	adc	r4, r14
     196:	54 1c       	adc	r5, r4
     198:	87 1c       	adc	r8, r7
     19a:	8a 1c       	adc	r8, r10
     19c:	75 1c       	adc	r7, r5
     19e:	4b 1c       	adc	r4, r11
     1a0:	73 1d       	adc	r23, r3
     1a2:	76 1d       	adc	r23, r6
     1a4:	81 1d       	adc	r24, r1
     1a6:	86 1d       	adc	r24, r6
     1a8:	8d 1d       	adc	r24, r13
     1aa:	96 1d       	adc	r25, r6
     1ac:	99 1d       	adc	r25, r9
     1ae:	9e 1d       	adc	r25, r14
     1b0:	a5 1d       	adc	r26, r5
     1b2:	ae 1d       	adc	r26, r14

000001b4 <__trampolines_end>:
     1b4:	43 6f       	ori	r20, 0xF3	; 243
     1b6:	75 6c       	ori	r23, 0xC5	; 197
     1b8:	64 20       	and	r6, r4
     1ba:	6e 6f       	ori	r22, 0xFE	; 254
     1bc:	74 20       	and	r7, r4
     1be:	61 64       	ori	r22, 0x41	; 65
     1c0:	64 20       	and	r6, r4
     1c2:	73 6c       	ori	r23, 0xC3	; 195
     1c4:	6f 74       	andi	r22, 0x4F	; 79
     1c6:	21 0d       	add	r18, r1
     1c8:	0a 00       	.word	0x000a	; ????

000001ca <__c.3571>:
     1ca:	4e 61 6e 6f 2d 52 4b 20 56 65 72 73 69 6f 6e 20     Nano-RK Version 
	...

000001db <__c.3558>:
     1db:	41 70 70 20 74 78 5f 62 75 66 20 53 65 6e 74 0d     App tx_buf Sent.
     1eb:	0a 00                                               ..

000001ed <__c.3776>:
     1ed:	46 61 69 6c 65 64 20 74 6f 20 72 65 67 69 73 74     Failed to regist
     1fd:	65 72 20 73 69 67 6e 61 6c 0d 0a 00                 er signal...

00000209 <__c.3746>:
     209:	54 44 4d 41 20 45 52 52 4f 52 3a 20 63 72 65 61     TDMA ERROR: crea
     219:	74 69 6e 67 20 65 6e 61 62 6c 65 20 73 69 67 6e     ting enable sign
     229:	61 6c 20 66 61 69 6c 65 64 0d 0a 00                 al failed...

00000235 <__c.3744>:
     235:	54 44 4d 41 20 45 52 52 4f 52 3a 20 63 72 65 61     TDMA ERROR: crea
     245:	74 69 6e 67 20 74 78 20 73 69 67 6e 61 6c 20 66     ting tx signal f
     255:	61 69 6c 65 64 0d 0a 00                             ailed...

0000025d <__c.3742>:
     25d:	54 44 4d 41 20 45 52 52 4f 52 3a 20 63 72 65 61     TDMA ERROR: crea
     26d:	74 69 6e 67 20 72 78 20 73 69 67 6e 61 6c 20 66     ting rx signal f
     27d:	61 69 6c 65 64 0d 0a 00                             ailed...

00000285 <__c.3717>:
     285:	54 44 4d 41 20 54 58 3a 20 57 6f 6b 65 20 75 70     TDMA TX: Woke up
     295:	20 6f 6e 20 77 72 6f 6e 67 20 73 69 67 6e 61 6c      on wrong signal
     2a5:	0d 0a 00                                            ...

000002a8 <__c.3715>:
     2a8:	54 44 4d 41 20 54 58 3a 20 45 72 72 6f 72 20 63     TDMA TX: Error c
     2b8:	61 6c 6c 69 6e 67 20 65 76 65 6e 74 20 77 61 69     alling event wai
     2c8:	74 0d 0a 00                                         t...

000002cc <__c.3341>:
     2cc:	0d 0a 4e 61 6e 6f 2d 52 4b 20 54 61 73 6b 20 53     ..Nano-RK Task S
     2dc:	74 61 74 69 73 74 69 63 73 3a 0d 0a 00              tatistics:...

000002e9 <__c.3336>:
     2e9:	0d 0a 00                                            ...

000002ec <__c.3334>:
     2ec:	0d 0a 20 20 20 4f 76 65 72 66 6c 6f 77 20 45 72     ..   Overflow Er
     2fc:	72 6f 72 20 53 74 61 74 75 73 3a 20 00              ror Status: .

00000309 <__c.3332>:
     309:	0d 0a 20 20 20 4b 65 72 6e 65 6c 20 56 69 6f 6c     ..   Kernel Viol
     319:	61 74 69 6f 6e 73 3a 20 00                          ations: .

00000322 <__c.3330>:
     322:	0d 0a 20 20 20 50 72 65 65 6d 70 74 69 6f 6e 73     ..   Preemptions
     332:	3a 20 00                                            : .

00000335 <__c.3328>:
     335:	0d 0a 20 20 20 53 77 61 70 2d 69 6e 73 3a 20 00     ..   Swap-ins: .

00000345 <__c.3326>:
     345:	0d 0a 20 20 20 54 69 6d 65 20 5b 4d 69 6e 2c 4c     ..   Time [Min,L
     355:	61 73 74 2c 4d 61 78 5d 3a 20 00                    ast,Max]: .

00000360 <__c.3324>:
     360:	0d 0a 20 20 20 54 6f 74 61 6c 20 43 50 55 3a 20     ..   Total CPU: 
	...

00000371 <__c.3322>:
     371:	0d 0a 20 20 20 49 64 6c 65 20 54 61 73 6b 20 44     ..   Idle Task D
     381:	65 65 70 20 53 6c 65 65 70 20 54 69 6d 65 3a 20     eep Sleep Time: 
	...

00000392 <__c.3320>:
     392:	0d 0a 20 20 20 54 6f 74 61 6c 20 53 79 73 74 65     ..   Total Syste
     3a2:	6d 20 55 70 74 69 6d 65 3a 20 00                    m Uptime: .

000003ad <__c.3318>:
     3ad:	20 54 61 73 6b 20 49 44 3a 20 00                     Task ID: .

000003b8 <__c.3420>:
     3b8:	55 4e 4b 4f 57 4e 00                                UNKOWN.

000003bf <__c.3417>:
     3bf:	45 78 74 65 72 6e 61 6c 20 52 65 73 65 74 00        External Reset.

000003ce <__c.3414>:
     3ce:	42 72 6f 77 6e 20 4f 75 74 20 44 65 74 65 63 74     Brown Out Detect
	...

000003df <__c.3411>:
     3df:	46 61 69 6c 65 64 20 74 6f 20 63 72 65 61 74 65     Failed to create
     3ef:	20 53 65 6d 61 70 68 6f 72 65 00                     Semaphore.

000003fa <__c.3408>:
     3fa:	46 61 69 6c 65 64 20 74 6f 20 63 72 65 61 74 65     Failed to create
     40a:	20 53 69 67 6e 61 6c 00                              Signal.

00000412 <__c.3405>:
     412:	4b 65 72 6e 65 6c 20 66 75 6e 63 74 69 6f 6e 20     Kernel function 
     422:	6e 6f 74 20 69 6d 70 6c 65 6d 65 6e 74 65 64 00     not implemented.

00000432 <__c.3402>:
     432:	44 65 76 69 63 65 20 44 72 69 76 65 72 20 45 72     Device Driver Er
     442:	72 6f 72 00                                         ror.

00000446 <__c.3399>:
     446:	57 61 74 63 68 64 6f 67 20 52 65 73 74 61 72 74     Watchdog Restart
	...

00000457 <__c.3396>:
     457:	53 57 20 57 61 74 63 68 64 6f 67 20 52 65 73 74     SW Watchdog Rest
     467:	61 72 74 00                                         art.

0000046b <__c.3393>:
     46b:	54 69 6d 65 72 20 4f 76 65 72 66 6c 6f 77 00        Timer Overflow.

0000047a <__c.3390>:
     47a:	55 6e 68 61 6e 64 6c 65 64 20 49 6e 74 65 72 72     Unhandled Interr
     48a:	75 70 74 20 56 65 63 74 6f 72 00                    upt Vector.

00000495 <__c.3387>:
     495:	4c 6f 77 20 56 6f 6c 74 61 67 65 00                 Low Voltage.

000004a1 <__c.3384>:
     4a1:	45 78 74 72 61 20 54 61 73 6b 20 73 74 61 72 74     Extra Task start
     4b1:	65 64 2c 20 69 73 20 6e 72 6b 5f 63 66 67 2e 68     ed, is nrk_cfg.h
     4c1:	20 6f 6b 3f 00                                       ok?.

000004c6 <__c.3381>:
     4c6:	49 64 6c 65 20 6f 72 20 4b 65 72 6e 65 6c 20 53     Idle or Kernel S
     4d6:	74 61 63 6b 20 4f 76 65 72 66 6c 6f 77 00           tack Overflow.

000004e4 <__c.3378>:
     4e4:	55 6e 65 78 70 65 63 74 65 64 20 52 65 73 74 61     Unexpected Resta
     4f4:	72 74 00                                            rt.

000004f7 <__c.3375>:
     4f7:	44 75 70 6c 69 63 61 74 65 64 20 54 61 73 6b 20     Duplicated Task 
     507:	49 44 00                                            ID.

0000050a <__c.3372>:
     50a:	53 63 68 65 64 75 6c 65 72 20 4d 69 73 73 65 64     Scheduler Missed
     51a:	20 57 61 6b 65 75 70 00                              Wakeup.

00000522 <__c.3369>:
     522:	54 61 73 6b 20 52 65 73 65 72 76 65 20 56 69 6f     Task Reserve Vio
     532:	6c 61 74 65 64 00                                   lated.

00000538 <__c.3366>:
     538:	52 65 73 65 72 76 65 20 45 72 72 6f 72 20 69 6e     Reserve Error in
     548:	20 53 63 68 65 64 75 6c 65 72 00                     Scheduler.

00000553 <__c.3363>:
     553:	49 6e 76 61 6c 69 64 20 53 74 61 63 6b 20 50 6f     Invalid Stack Po
     563:	69 6e 74 65 72 00                                   inter.

00000569 <__c.3360>:
     569:	54 61 73 6b 20 53 74 61 63 6b 20 4f 76 65 72 66     Task Stack Overf
     579:	6c 6f 77 00                                         low.

0000057d <__c.3357>:
     57d:	53 74 61 63 6b 20 77 61 73 20 6e 6f 74 20 64 65     Stack was not de
     58d:	66 69 6e 65 64 20 61 73 20 6c 61 72 67 65 20 65     fined as large e
     59d:	6e 6f 75 67 68 21 00                                nough!.

000005a4 <__c.3353>:
     5a4:	54 61 73 6b 20 70 65 72 69 6f 64 20 74 6f 6f 20     Task period too 
     5b4:	6c 61 72 67 65 2e 20 50 65 72 69 6f 64 20 6d 75     large. Period mu
     5c4:	73 74 20 62 65 20 6c 65 73 73 20 74 68 61 6e 20     st be less than 
     5d4:	36 31 20 73 65 63 6f 6e 64 73 2e 00                 61 seconds..

000005e0 <__c.3350>:
     5e0:	29 3a 20 00                                         ): .

000005e4 <__c.3348>:
     5e4:	2a 4e 52 4b 20 45 52 52 4f 52 28 00                 *NRK ERROR(.

000005f0 <__c.3341>:
     5f0:	4e 52 4b 20 52 65 62 6f 6f 74 2e 2e 2e 0d 0a 00     NRK Reboot......

00000600 <__c.3249>:
     600:	0d 0a 53 54 41 43 4b 20 44 55 4d 50 0d 0a 00        ..STACK DUMP...

0000060f <__c.2228>:
     60f:	45 46 47 65 66 67 00                                EFGefg.

00000616 <__c.2222>:
     616:	20 2b 2d 2e 30 31 32 33 34 35 36 37 38 39 68 00      +-.0123456789h.

00000626 <__ctors_end>:
     626:	11 24       	eor	r1, r1
     628:	1f be       	out	0x3f, r1	; 63
     62a:	cf ef       	ldi	r28, 0xFF	; 255
     62c:	d1 e4       	ldi	r29, 0x41	; 65
     62e:	de bf       	out	0x3e, r29	; 62
     630:	cd bf       	out	0x3d, r28	; 61

00000632 <__do_copy_data>:
     632:	13 e0       	ldi	r17, 0x03	; 3
     634:	a0 e0       	ldi	r26, 0x00	; 0
     636:	b2 e0       	ldi	r27, 0x02	; 2
     638:	e8 ef       	ldi	r30, 0xF8	; 248
     63a:	fb e6       	ldi	r31, 0x6B	; 107
     63c:	00 e0       	ldi	r16, 0x00	; 0
     63e:	0b bf       	out	0x3b, r16	; 59
     640:	02 c0       	rjmp	.+4      	; 0x646 <__do_copy_data+0x14>
     642:	07 90       	elpm	r0, Z+
     644:	0d 92       	st	X+, r0
     646:	a0 3d       	cpi	r26, 0xD0	; 208
     648:	b1 07       	cpc	r27, r17
     64a:	d9 f7       	brne	.-10     	; 0x642 <__do_copy_data+0x10>

0000064c <__do_clear_bss>:
     64c:	1c e0       	ldi	r17, 0x0C	; 12
     64e:	a0 ed       	ldi	r26, 0xD0	; 208
     650:	b3 e0       	ldi	r27, 0x03	; 3
     652:	01 c0       	rjmp	.+2      	; 0x656 <.do_clear_bss_start>

00000654 <.do_clear_bss_loop>:
     654:	1d 92       	st	X+, r1

00000656 <.do_clear_bss_start>:
     656:	a5 30       	cpi	r26, 0x05	; 5
     658:	b1 07       	cpc	r27, r17
     65a:	e1 f7       	brne	.-8      	; 0x654 <.do_clear_bss_loop>
     65c:	0e 94 bf 30 	call	0x617e	; 0x617e <main>
     660:	0c 94 fa 35 	jmp	0x6bf4	; 0x6bf4 <_exit>

00000664 <__bad_interrupt>:
     664:	0c 94 69 2d 	jmp	0x5ad2	; 0x5ad2 <__vector_default>

00000668 <tx_task>:
  }
}


void tx_task ()
{
     668:	cf 93       	push	r28
     66a:	df 93       	push	r29
     66c:	cd b7       	in	r28, 0x3d	; 61
     66e:	de b7       	in	r29, 0x3e	; 62
     670:	28 97       	sbiw	r28, 0x08	; 8
     672:	0f b6       	in	r0, 0x3f	; 63
     674:	f8 94       	cli
     676:	de bf       	out	0x3e, r29	; 62
     678:	0f be       	out	0x3f, r0	; 63
     67a:	cd bf       	out	0x3d, r28	; 61
  int8_t v;
  uint8_t len, cnt;
  nrk_time_t t;


  printf ("Tx Task PID=%u\r\n", nrk_get_pid ());
     67c:	0e 94 16 25 	call	0x4a2c	; 0x4a2c <nrk_get_pid>
     680:	1f 92       	push	r1
     682:	8f 93       	push	r24
     684:	88 e7       	ldi	r24, 0x78	; 120
     686:	92 e0       	ldi	r25, 0x02	; 2
     688:	9f 93       	push	r25
     68a:	8f 93       	push	r24
     68c:	0e 94 bc 33 	call	0x6778	; 0x6778 <printf>
  t.secs = 5;
     690:	85 e0       	ldi	r24, 0x05	; 5
     692:	90 e0       	ldi	r25, 0x00	; 0
     694:	a0 e0       	ldi	r26, 0x00	; 0
     696:	b0 e0       	ldi	r27, 0x00	; 0
     698:	89 83       	std	Y+1, r24	; 0x01
     69a:	9a 83       	std	Y+2, r25	; 0x02
     69c:	ab 83       	std	Y+3, r26	; 0x03
     69e:	bc 83       	std	Y+4, r27	; 0x04
  t.nano_secs = 0;
     6a0:	1d 82       	std	Y+5, r1	; 0x05
     6a2:	1e 82       	std	Y+6, r1	; 0x06
     6a4:	1f 82       	std	Y+7, r1	; 0x07
     6a6:	18 86       	std	Y+8, r1	; 0x08

  // // setup a software watch dog timer
  nrk_sw_wdt_init(0, &t, NULL);
     6a8:	40 e0       	ldi	r20, 0x00	; 0
     6aa:	50 e0       	ldi	r21, 0x00	; 0
     6ac:	be 01       	movw	r22, r28
     6ae:	6f 5f       	subi	r22, 0xFF	; 255
     6b0:	7f 4f       	sbci	r23, 0xFF	; 255
     6b2:	80 e0       	ldi	r24, 0x00	; 0
     6b4:	90 e0       	ldi	r25, 0x00	; 0
     6b6:	0e 94 4a 2b 	call	0x5694	; 0x5694 <nrk_sw_wdt_init>
  nrk_sw_wdt_start(0);
     6ba:	80 e0       	ldi	r24, 0x00	; 0
     6bc:	90 e0       	ldi	r25, 0x00	; 0
     6be:	0e 94 c5 2b 	call	0x578a	; 0x578a <nrk_sw_wdt_start>


  while (!tdma_started())
     6c2:	0f 90       	pop	r0
     6c4:	0f 90       	pop	r0
     6c6:	0f 90       	pop	r0
     6c8:	0f 90       	pop	r0
     6ca:	0e 94 7a 08 	call	0x10f4	; 0x10f4 <tdma_started>
     6ce:	81 11       	cpse	r24, r1
     6d0:	03 c0       	rjmp	.+6      	; 0x6d8 <tx_task+0x70>
    nrk_wait_until_next_period ();
     6d2:	0e 94 6d 23 	call	0x46da	; 0x46da <nrk_wait_until_next_period>
     6d6:	f9 cf       	rjmp	.-14     	; 0x6ca <tx_task+0x62>

    // if sensor data hasn't been gathered yet
    if (!packetReady)
      nrk_wait_until_next_period();

    sprintf(tx_buf,"Hello from %d\r\n",mac_address);
     6d8:	89 e8       	ldi	r24, 0x89	; 137
     6da:	e8 2e       	mov	r14, r24
     6dc:	82 e0       	ldi	r24, 0x02	; 2
     6de:	f8 2e       	mov	r15, r24
     6e0:	0c ec       	ldi	r16, 0xCC	; 204
     6e2:	18 e0       	ldi	r17, 0x08	; 8

  cnt = 0;

  while (1) {
    // Update watchdog timer
    nrk_sw_wdt_update(0);
     6e4:	80 e0       	ldi	r24, 0x00	; 0
     6e6:	90 e0       	ldi	r25, 0x00	; 0
     6e8:	0e 94 6e 2b 	call	0x56dc	; 0x56dc <nrk_sw_wdt_update>

    // if sensor data hasn't been gathered yet
    if (!packetReady)
     6ec:	80 91 27 06 	lds	r24, 0x0627
     6f0:	81 11       	cpse	r24, r1
     6f2:	02 c0       	rjmp	.+4      	; 0x6f8 <tx_task+0x90>
      nrk_wait_until_next_period();
     6f4:	0e 94 6d 23 	call	0x46da	; 0x46da <nrk_wait_until_next_period>

    sprintf(tx_buf,"Hello from %d\r\n",mac_address);
     6f8:	80 91 ca 06 	lds	r24, 0x06CA
     6fc:	8f 93       	push	r24
     6fe:	80 91 c9 06 	lds	r24, 0x06C9
     702:	8f 93       	push	r24
     704:	ff 92       	push	r15
     706:	ef 92       	push	r14
     708:	1f 93       	push	r17
     70a:	0f 93       	push	r16
     70c:	0e 94 06 34 	call	0x680c	; 0x680c <sprintf>
    tx_len = strlen(tx_buf);
     710:	f8 01       	movw	r30, r16
     712:	01 90       	ld	r0, Z+
     714:	00 20       	and	r0, r0
     716:	e9 f7       	brne	.-6      	; 0x712 <tx_task+0xaa>
     718:	31 97       	sbiw	r30, 0x01	; 1
     71a:	af 01       	movw	r20, r30
     71c:	4c 5c       	subi	r20, 0xCC	; 204
     71e:	58 40       	sbci	r21, 0x08	; 8
     720:	40 93 d7 09 	sts	0x09D7, r20
    
    v = tdma_send (&tx_tdma_fd, &tx_buf, tx_len, TDMA_BLOCKING);
     724:	20 e0       	ldi	r18, 0x00	; 0
     726:	6c ec       	ldi	r22, 0xCC	; 204
     728:	78 e0       	ldi	r23, 0x08	; 8
     72a:	85 ea       	ldi	r24, 0xA5	; 165
     72c:	97 e0       	ldi	r25, 0x07	; 7
     72e:	0e 94 45 06 	call	0xc8a	; 0xc8a <tdma_send>
    if (v == NRK_OK) {
     732:	0f 90       	pop	r0
     734:	0f 90       	pop	r0
     736:	0f 90       	pop	r0
     738:	0f 90       	pop	r0
     73a:	0f 90       	pop	r0
     73c:	0f 90       	pop	r0
     73e:	81 30       	cpi	r24, 0x01	; 1
     740:	29 f4       	brne	.+10     	; 0x74c <tx_task+0xe4>
      nrk_kprintf (PSTR ("App tx_buf Sent\r\n"));
     742:	8b ed       	ldi	r24, 0xDB	; 219
     744:	91 e0       	ldi	r25, 0x01	; 1
     746:	0e 94 25 12 	call	0x244a	; 0x244a <nrk_kprintf>
     74a:	cc cf       	rjmp	.-104    	; 0x6e4 <tx_task+0x7c>
    }
    else
      printf("packet sending error!\r\n");
     74c:	89 e9       	ldi	r24, 0x99	; 153
     74e:	92 e0       	ldi	r25, 0x02	; 2
     750:	0e 94 d6 33 	call	0x67ac	; 0x67ac <puts>
     754:	c7 cf       	rjmp	.-114    	; 0x6e4 <tx_task+0x7c>

00000756 <TWI_Act_On_Failure_In_Last_Transmission>:

uint8_t aes_key[] = {0x00,0x11,0x22,0x33,0x44,0x55,0x66,0x77,0x88,0x99,0xaa,0xbb,0xcc,0xdd,0xee, 0xff};


unsigned char TWI_Act_On_Failure_In_Last_Transmission ( unsigned char TWIerrorMsg )
{
     756:	cf 93       	push	r28
     758:	c8 2f       	mov	r28, r24
                    // and take appropriate actions.
                    // Se header file for a list of possible failures messages.
                    
                    // Here is a simple sample, where if received a NACK on the slave address,
                    // then a retransmission will be initiated.
if ( (TWIerrorMsg == TWI_MTX_ADR_NACK) | (TWIerrorMsg == TWI_MRX_ADR_NACK) ){
     75a:	88 34       	cpi	r24, 0x48	; 72
     75c:	11 f0       	breq	.+4      	; 0x762 <TWI_Act_On_Failure_In_Last_Transmission+0xc>
     75e:	80 32       	cpi	r24, 0x20	; 32
     760:	11 f4       	brne	.+4      	; 0x766 <TWI_Act_On_Failure_In_Last_Transmission+0x10>
    TWI_Start_Transceiver();
     762:	0e 94 50 05 	call	0xaa0	; 0xaa0 <TWI_Start_Transceiver>
}
printf("%c \n",TWIerrorMsg);
     766:	1f 92       	push	r1
     768:	cf 93       	push	r28
     76a:	80 eb       	ldi	r24, 0xB0	; 176
     76c:	92 e0       	ldi	r25, 0x02	; 2
     76e:	9f 93       	push	r25
     770:	8f 93       	push	r24
     772:	0e 94 bc 33 	call	0x6778	; 0x6778 <printf>
    
  return TWIerrorMsg; 
     776:	0f 90       	pop	r0
     778:	0f 90       	pop	r0
     77a:	0f 90       	pop	r0
     77c:	0f 90       	pop	r0
}
     77e:	8c 2f       	mov	r24, r28
     780:	cf 91       	pop	r28
     782:	08 95       	ret

00000784 <init_itg3200>:
  return 0;
}

void init_itg3200() {
    /* put in standby mode while we change fifo control bits */
  i2c_buf[0] = ITG3200_ADDRESS | FALSE<<TWI_READ_BIT;
     784:	e6 eb       	ldi	r30, 0xB6	; 182
     786:	f6 e0       	ldi	r31, 0x06	; 6
     788:	80 ed       	ldi	r24, 0xD0	; 208
     78a:	80 83       	st	Z, r24
  i2c_buf[1] = ITG3200_REGISTER_DLPF;
     78c:	86 e1       	ldi	r24, 0x16	; 22
     78e:	81 83       	std	Z+1, r24	; 0x01
  i2c_buf[2] = ITG3200_FULLSCALE | ITG3200_42HZ;
     790:	8b e1       	ldi	r24, 0x1B	; 27
     792:	82 83       	std	Z+2, r24	; 0x02
  TWI_Start_Transceiver_With_Data(i2c_buf, 3);
     794:	63 e0       	ldi	r22, 0x03	; 3
     796:	cf 01       	movw	r24, r30
     798:	0c 94 2e 05 	jmp	0xa5c	; 0xa5c <TWI_Start_Transceiver_With_Data>

0000079c <init_hmc5843>:
}

void init_hmc5843() {
    /* put in standby mode while we change fifo control bits */
  i2c_buf[0] = HMC5843_ADDRESS | FALSE<<TWI_READ_BIT;
     79c:	e6 eb       	ldi	r30, 0xB6	; 182
     79e:	f6 e0       	ldi	r31, 0x06	; 6
     7a0:	8c e3       	ldi	r24, 0x3C	; 60
     7a2:	80 83       	st	Z, r24
  i2c_buf[1] = HMC5843_REGISTER_MEASMODE;
     7a4:	82 e0       	ldi	r24, 0x02	; 2
     7a6:	81 83       	std	Z+1, r24	; 0x01
  i2c_buf[2] = HMC5843_MEASMODE_CONT;
     7a8:	12 82       	std	Z+2, r1	; 0x02
  TWI_Start_Transceiver_With_Data(i2c_buf, 3);
     7aa:	63 e0       	ldi	r22, 0x03	; 3
     7ac:	cf 01       	movw	r24, r30
     7ae:	0c 94 2e 05 	jmp	0xa5c	; 0xa5c <TWI_Start_Transceiver_With_Data>

000007b2 <init_adxl345>:
}


void init_adxl345() {
     7b2:	0f 93       	push	r16
     7b4:	1f 93       	push	r17
     7b6:	cf 93       	push	r28
     7b8:	df 93       	push	r29
  unsigned int read = 0;

  /* put in standby mode while we change fifo control bits */
  i2c_buf[0] = ADXL345_ADDRESS | FALSE<<TWI_READ_BIT;
     7ba:	c6 eb       	ldi	r28, 0xB6	; 182
     7bc:	d6 e0       	ldi	r29, 0x06	; 6
     7be:	16 ea       	ldi	r17, 0xA6	; 166
     7c0:	18 83       	st	Y, r17
  i2c_buf[1] = ADXL_REGISTER_PWRCTL;
     7c2:	0d e2       	ldi	r16, 0x2D	; 45
     7c4:	09 83       	std	Y+1, r16	; 0x01
  i2c_buf[2] = ADXL_PWRCTL_STBY;
     7c6:	1a 82       	std	Y+2, r1	; 0x02
  TWI_Start_Transceiver_With_Data(i2c_buf, 3);
     7c8:	63 e0       	ldi	r22, 0x03	; 3
     7ca:	ce 01       	movw	r24, r28
     7cc:	0e 94 2e 05 	call	0xa5c	; 0xa5c <TWI_Start_Transceiver_With_Data>

  /* set the fifo mode to stream */
  i2c_buf[0] = ADXL345_ADDRESS | FALSE<<TWI_READ_BIT;
     7d0:	18 83       	st	Y, r17
  i2c_buf[1] = ADXL_REGISTER_FIFOCTL;
     7d2:	88 e3       	ldi	r24, 0x38	; 56
     7d4:	89 83       	std	Y+1, r24	; 0x01
  i2c_buf[2] = ADXL_FIFOCTL_STREAM;
     7d6:	80 e8       	ldi	r24, 0x80	; 128
     7d8:	8a 83       	std	Y+2, r24	; 0x02
  TWI_Start_Transceiver_With_Data(i2c_buf,3);
     7da:	63 e0       	ldi	r22, 0x03	; 3
     7dc:	ce 01       	movw	r24, r28
     7de:	0e 94 2e 05 	call	0xa5c	; 0xa5c <TWI_Start_Transceiver_With_Data>


  /* set to measure mode */
  i2c_buf[0] = ADXL345_ADDRESS | FALSE<<TWI_READ_BIT;
     7e2:	18 83       	st	Y, r17
  i2c_buf[1] = ADXL_REGISTER_PWRCTL;
     7e4:	09 83       	std	Y+1, r16	; 0x01
  i2c_buf[2] = ADXL_PWRCTL_MEASURE;
     7e6:	88 e0       	ldi	r24, 0x08	; 8
     7e8:	8a 83       	std	Y+2, r24	; 0x02
  TWI_Start_Transceiver_With_Data(i2c_buf, 3);
     7ea:	63 e0       	ldi	r22, 0x03	; 3
     7ec:	ce 01       	movw	r24, r28
}
     7ee:	df 91       	pop	r29
     7f0:	cf 91       	pop	r28
     7f2:	1f 91       	pop	r17
     7f4:	0f 91       	pop	r16

  /* set to measure mode */
  i2c_buf[0] = ADXL345_ADDRESS | FALSE<<TWI_READ_BIT;
  i2c_buf[1] = ADXL_REGISTER_PWRCTL;
  i2c_buf[2] = ADXL_PWRCTL_MEASURE;
  TWI_Start_Transceiver_With_Data(i2c_buf, 3);
     7f6:	0c 94 2e 05 	jmp	0xa5c	; 0xa5c <TWI_Start_Transceiver_With_Data>

000007fa <task_imu>:
}

void task_imu(){
     7fa:	cf 93       	push	r28
     7fc:	df 93       	push	r29
     7fe:	00 d0       	rcall	.+0      	; 0x800 <task_imu+0x6>
     800:	cd b7       	in	r28, 0x3d	; 61
     802:	de b7       	in	r29, 0x3e	; 62
    packetReady = false;
    i = 0;
    tx_buf[i++] = NODE_ADDR;
    tx_buf[i++] = sequenceNo++;

    i2c_buf[0] = (ADXL345_ADDRESS) | (FALSE<<TWI_READ_BIT);
     804:	86 ea       	ldi	r24, 0xA6	; 166
     806:	f8 2e       	mov	r15, r24
    i2c_buf[1] = ADXL345_REGISTER_XLSB;
     808:	92 e3       	ldi	r25, 0x32	; 50
     80a:	e9 2e       	mov	r14, r25
    TWI_Start_Transceiver_With_Data(i2c_buf, 2);

    /* Read first byte */
    i2c_buf[0] = (ADXL345_ADDRESS) | (TRUE<<TWI_READ_BIT);
     80c:	27 ea       	ldi	r18, 0xA7	; 167
     80e:	d2 2e       	mov	r13, r18

    for (count = 0; count < ADXL_SIZE; count++){
      tx_buf[i++] = i2c_buf[count+1];
    }

    i2c_buf[0] = (ITG3200_ADDRESS) | (FALSE<<TWI_READ_BIT);
     810:	30 ed       	ldi	r19, 0xD0	; 208
     812:	c3 2e       	mov	r12, r19
    i2c_buf[1] = ITG3200_REGISTER_XMSB;
     814:	4d e1       	ldi	r20, 0x1D	; 29
     816:	b4 2e       	mov	r11, r20
    TWI_Start_Transceiver_With_Data(i2c_buf, 2);

    /* Read first byte */
    i2c_buf[0] = (ITG3200_ADDRESS) | (TRUE<<TWI_READ_BIT);
     818:	51 ed       	ldi	r21, 0xD1	; 209
     81a:	a5 2e       	mov	r10, r21

    for (count = 0; count < ITG3200_SIZE; count++){
      tx_buf[i++] = i2c_buf[count+1];
    }

    i2c_buf[0] = (HMC5843_ADDRESS) | (FALSE<<TWI_READ_BIT);
     81c:	6c e3       	ldi	r22, 0x3C	; 60
     81e:	96 2e       	mov	r9, r22
    i2c_buf[1] = HMC5843_REGISTER_XMSB;
     820:	73 e0       	ldi	r23, 0x03	; 3
     822:	87 2e       	mov	r8, r23
    TWI_Start_Transceiver_With_Data(i2c_buf, 2);

    /* Read first byte */
    i2c_buf[0] = (HMC5843_ADDRESS) | (TRUE<<TWI_READ_BIT);
     824:	ed e3       	ldi	r30, 0x3D	; 61
     826:	7e 2e       	mov	r7, r30
    TWI_Start_Transceiver_With_Data(i2c_buf, 7);

    for (count = 0; count < HMC5843_SIZE; count++){
      tx_buf[i++] = i2c_buf[count+1];
    }
    tx_len = i;
     828:	04 e1       	ldi	r16, 0x14	; 20
    packetReady = true;
     82a:	11 e0       	ldi	r17, 0x01	; 1
void task_imu(){
  unsigned int i;
  unsigned int count;
  
  while(1){
    packetReady = false;
     82c:	10 92 27 06 	sts	0x0627, r1
    i = 0;
    tx_buf[i++] = NODE_ADDR;
     830:	10 92 cc 08 	sts	0x08CC, r1
    tx_buf[i++] = sequenceNo++;
     834:	80 91 c7 06 	lds	r24, 0x06C7
     838:	90 91 c8 06 	lds	r25, 0x06C8
     83c:	9c 01       	movw	r18, r24
     83e:	2f 5f       	subi	r18, 0xFF	; 255
     840:	3f 4f       	sbci	r19, 0xFF	; 255
     842:	30 93 c8 06 	sts	0x06C8, r19
     846:	20 93 c7 06 	sts	0x06C7, r18
     84a:	80 93 cd 08 	sts	0x08CD, r24

    i2c_buf[0] = (ADXL345_ADDRESS) | (FALSE<<TWI_READ_BIT);
     84e:	f0 92 b6 06 	sts	0x06B6, r15
    i2c_buf[1] = ADXL345_REGISTER_XLSB;
     852:	e0 92 b7 06 	sts	0x06B7, r14
    TWI_Start_Transceiver_With_Data(i2c_buf, 2);
     856:	62 e0       	ldi	r22, 0x02	; 2
     858:	86 eb       	ldi	r24, 0xB6	; 182
     85a:	96 e0       	ldi	r25, 0x06	; 6
     85c:	0e 94 2e 05 	call	0xa5c	; 0xa5c <TWI_Start_Transceiver_With_Data>

    /* Read first byte */
    i2c_buf[0] = (ADXL345_ADDRESS) | (TRUE<<TWI_READ_BIT);
     860:	d0 92 b6 06 	sts	0x06B6, r13
    TWI_Start_Transceiver_With_Data(i2c_buf, 7);
     864:	67 e0       	ldi	r22, 0x07	; 7
     866:	86 eb       	ldi	r24, 0xB6	; 182
     868:	96 e0       	ldi	r25, 0x06	; 6
     86a:	0e 94 2e 05 	call	0xa5c	; 0xa5c <TWI_Start_Transceiver_With_Data>
  
  while(1){
    packetReady = false;
    i = 0;
    tx_buf[i++] = NODE_ADDR;
    tx_buf[i++] = sequenceNo++;
     86e:	82 e0       	ldi	r24, 0x02	; 2
     870:	90 e0       	ldi	r25, 0x00	; 0
    /* Read first byte */
    i2c_buf[0] = (ADXL345_ADDRESS) | (TRUE<<TWI_READ_BIT);
    TWI_Start_Transceiver_With_Data(i2c_buf, 7);

    for (count = 0; count < ADXL_SIZE; count++){
      tx_buf[i++] = i2c_buf[count+1];
     872:	2c 01       	movw	r4, r24
     874:	2f ef       	ldi	r18, 0xFF	; 255
     876:	42 1a       	sub	r4, r18
     878:	52 0a       	sbc	r5, r18
     87a:	fc 01       	movw	r30, r24
     87c:	eb 54       	subi	r30, 0x4B	; 75
     87e:	f9 4f       	sbci	r31, 0xF9	; 249
     880:	20 81       	ld	r18, Z
     882:	fc 01       	movw	r30, r24
     884:	e4 53       	subi	r30, 0x34	; 52
     886:	f7 4f       	sbci	r31, 0xF7	; 247
     888:	20 83       	st	Z, r18
     88a:	c2 01       	movw	r24, r4

    /* Read first byte */
    i2c_buf[0] = (ADXL345_ADDRESS) | (TRUE<<TWI_READ_BIT);
    TWI_Start_Transceiver_With_Data(i2c_buf, 7);

    for (count = 0; count < ADXL_SIZE; count++){
     88c:	88 30       	cpi	r24, 0x08	; 8
     88e:	91 05       	cpc	r25, r1
     890:	81 f7       	brne	.-32     	; 0x872 <task_imu+0x78>
      tx_buf[i++] = i2c_buf[count+1];
    }

    i2c_buf[0] = (ITG3200_ADDRESS) | (FALSE<<TWI_READ_BIT);
     892:	c0 92 b6 06 	sts	0x06B6, r12
    i2c_buf[1] = ITG3200_REGISTER_XMSB;
     896:	b0 92 b7 06 	sts	0x06B7, r11
    TWI_Start_Transceiver_With_Data(i2c_buf, 2);
     89a:	62 e0       	ldi	r22, 0x02	; 2
     89c:	86 eb       	ldi	r24, 0xB6	; 182
     89e:	96 e0       	ldi	r25, 0x06	; 6
     8a0:	0e 94 2e 05 	call	0xa5c	; 0xa5c <TWI_Start_Transceiver_With_Data>

    /* Read first byte */
    i2c_buf[0] = (ITG3200_ADDRESS) | (TRUE<<TWI_READ_BIT);
     8a4:	a0 92 b6 06 	sts	0x06B6, r10
    TWI_Start_Transceiver_With_Data(i2c_buf, 7);
     8a8:	67 e0       	ldi	r22, 0x07	; 7
     8aa:	86 eb       	ldi	r24, 0xB6	; 182
     8ac:	96 e0       	ldi	r25, 0x06	; 6
     8ae:	0e 94 2e 05 	call	0xa5c	; 0xa5c <TWI_Start_Transceiver_With_Data>

    for (count = 0; count < ITG3200_SIZE; count++){
      tx_buf[i++] = i2c_buf[count+1];
     8b2:	92 01       	movw	r18, r4
     8b4:	2f 5f       	subi	r18, 0xFF	; 255
     8b6:	3f 4f       	sbci	r19, 0xFF	; 255
     8b8:	f2 01       	movw	r30, r4
     8ba:	e1 55       	subi	r30, 0x51	; 81
     8bc:	f9 4f       	sbci	r31, 0xF9	; 249
     8be:	80 81       	ld	r24, Z
     8c0:	f2 01       	movw	r30, r4
     8c2:	e4 53       	subi	r30, 0x34	; 52
     8c4:	f7 4f       	sbci	r31, 0xF7	; 247
     8c6:	80 83       	st	Z, r24
     8c8:	29 01       	movw	r4, r18

    /* Read first byte */
    i2c_buf[0] = (ITG3200_ADDRESS) | (TRUE<<TWI_READ_BIT);
    TWI_Start_Transceiver_With_Data(i2c_buf, 7);

    for (count = 0; count < ITG3200_SIZE; count++){
     8ca:	2e 30       	cpi	r18, 0x0E	; 14
     8cc:	31 05       	cpc	r19, r1
     8ce:	89 f7       	brne	.-30     	; 0x8b2 <task_imu+0xb8>
      tx_buf[i++] = i2c_buf[count+1];
    }

    i2c_buf[0] = (HMC5843_ADDRESS) | (FALSE<<TWI_READ_BIT);
     8d0:	90 92 b6 06 	sts	0x06B6, r9
    i2c_buf[1] = HMC5843_REGISTER_XMSB;
     8d4:	80 92 b7 06 	sts	0x06B7, r8
    TWI_Start_Transceiver_With_Data(i2c_buf, 2);
     8d8:	62 e0       	ldi	r22, 0x02	; 2
     8da:	86 eb       	ldi	r24, 0xB6	; 182
     8dc:	96 e0       	ldi	r25, 0x06	; 6
     8de:	29 83       	std	Y+1, r18	; 0x01
     8e0:	3a 83       	std	Y+2, r19	; 0x02
     8e2:	0e 94 2e 05 	call	0xa5c	; 0xa5c <TWI_Start_Transceiver_With_Data>

    /* Read first byte */
    i2c_buf[0] = (HMC5843_ADDRESS) | (TRUE<<TWI_READ_BIT);
     8e6:	70 92 b6 06 	sts	0x06B6, r7
    TWI_Start_Transceiver_With_Data(i2c_buf, 7);
     8ea:	67 e0       	ldi	r22, 0x07	; 7
     8ec:	86 eb       	ldi	r24, 0xB6	; 182
     8ee:	96 e0       	ldi	r25, 0x06	; 6
     8f0:	0e 94 2e 05 	call	0xa5c	; 0xa5c <TWI_Start_Transceiver_With_Data>
     8f4:	3a 81       	ldd	r19, Y+2	; 0x02
     8f6:	29 81       	ldd	r18, Y+1	; 0x01
     8f8:	f9 01       	movw	r30, r18
     8fa:	e7 55       	subi	r30, 0x57	; 87
     8fc:	f9 4f       	sbci	r31, 0xF9	; 249

    for (count = 0; count < HMC5843_SIZE; count++){
      tx_buf[i++] = i2c_buf[count+1];
     8fe:	80 81       	ld	r24, Z
     900:	f9 01       	movw	r30, r18
     902:	e4 53       	subi	r30, 0x34	; 52
     904:	f7 4f       	sbci	r31, 0xF7	; 247
     906:	80 83       	st	Z, r24
     908:	2f 5f       	subi	r18, 0xFF	; 255
     90a:	3f 4f       	sbci	r19, 0xFF	; 255

    /* Read first byte */
    i2c_buf[0] = (HMC5843_ADDRESS) | (TRUE<<TWI_READ_BIT);
    TWI_Start_Transceiver_With_Data(i2c_buf, 7);

    for (count = 0; count < HMC5843_SIZE; count++){
     90c:	24 31       	cpi	r18, 0x14	; 20
     90e:	31 05       	cpc	r19, r1
     910:	99 f7       	brne	.-26     	; 0x8f8 <task_imu+0xfe>
      tx_buf[i++] = i2c_buf[count+1];
    }
    tx_len = i;
     912:	00 93 d7 09 	sts	0x09D7, r16
    packetReady = true;
     916:	10 93 27 06 	sts	0x0627, r17
    nrk_wait_until_next_period();
     91a:	0e 94 6d 23 	call	0x46da	; 0x46da <nrk_wait_until_next_period>
  }
     91e:	86 cf       	rjmp	.-244    	; 0x82c <task_imu+0x32>

00000920 <rx_task>:
      printf("packet sending error!\r\n");
  }
}

void rx_task ()
{
     920:	cf 93       	push	r28
     922:	df 93       	push	r29
     924:	1f 92       	push	r1
     926:	cd b7       	in	r28, 0x3d	; 61
     928:	de b7       	in	r29, 0x3e	; 62
  int8_t v;
  uint8_t len, i;


  cnt = 0;
  nrk_kprintf (PSTR ("Nano-RK Version "));
     92a:	8a ec       	ldi	r24, 0xCA	; 202
     92c:	91 e0       	ldi	r25, 0x01	; 1
     92e:	0e 94 25 12 	call	0x244a	; 0x244a <nrk_kprintf>
  printf ("%d\r\n", NRK_VERSION);
     932:	1f 92       	push	r1
     934:	85 e6       	ldi	r24, 0x65	; 101
     936:	8f 93       	push	r24
     938:	84 e9       	ldi	r24, 0x94	; 148
     93a:	92 e0       	ldi	r25, 0x02	; 2
     93c:	9f 93       	push	r25
     93e:	8f 93       	push	r24
     940:	0e 94 bc 33 	call	0x6778	; 0x6778 <printf>


  printf ("RX Task PID=%u\r\n", nrk_get_pid ());
     944:	0e 94 16 25 	call	0x4a2c	; 0x4a2c <nrk_get_pid>
     948:	1f 92       	push	r1
     94a:	8f 93       	push	r24
     94c:	85 eb       	ldi	r24, 0xB5	; 181
     94e:	92 e0       	ldi	r25, 0x02	; 2
     950:	9f 93       	push	r25
     952:	8f 93       	push	r24
     954:	0e 94 bc 33 	call	0x6778	; 0x6778 <printf>

  tdma_init (TDMA_CLIENT, DEFAULT_CHANNEL, mac_address);
     958:	40 91 c9 06 	lds	r20, 0x06C9
     95c:	50 91 ca 06 	lds	r21, 0x06CA
     960:	6d e0       	ldi	r22, 0x0D	; 13
     962:	82 e0       	ldi	r24, 0x02	; 2
     964:	0e 94 bd 07 	call	0xf7a	; 0xf7a <tdma_init>
  // tdma_aes_setkey(aes_key);
  // tdma_aes_enable();



  while (!tdma_started ())
     968:	0f b6       	in	r0, 0x3f	; 63
     96a:	f8 94       	cli
     96c:	de bf       	out	0x3e, r29	; 62
     96e:	0f be       	out	0x3f, r0	; 63
     970:	cd bf       	out	0x3d, r28	; 61
     972:	0e 94 7a 08 	call	0x10f4	; 0x10f4 <tdma_started>
     976:	81 11       	cpse	r24, r1
     978:	03 c0       	rjmp	.+6      	; 0x980 <rx_task+0x60>
    nrk_wait_until_next_period ();
     97a:	0e 94 6d 23 	call	0x46da	; 0x46da <nrk_wait_until_next_period>
     97e:	f9 cf       	rjmp	.-14     	; 0x972 <rx_task+0x52>

  v = tdma_tx_slot_add (mac_address&0xFFFF);
     980:	80 91 c9 06 	lds	r24, 0x06C9
     984:	90 91 ca 06 	lds	r25, 0x06CA
     988:	0e 94 03 06 	call	0xc06	; 0xc06 <tdma_tx_slot_add>

  if (v != NRK_OK)
     98c:	81 30       	cpi	r24, 0x01	; 1
     98e:	21 f0       	breq	.+8      	; 0x998 <rx_task+0x78>
    nrk_kprintf (PSTR ("Could not add slot!\r\n"));
     990:	84 eb       	ldi	r24, 0xB4	; 180
     992:	91 e0       	ldi	r25, 0x01	; 1
     994:	0e 94 25 12 	call	0x244a	; 0x244a <nrk_kprintf>

  while (1) {

    v = tdma_recv (&rx_tdma_fd, &rx_buf, &len, TDMA_BLOCKING);
     998:	20 e0       	ldi	r18, 0x00	; 0
     99a:	ae 01       	movw	r20, r28
     99c:	4f 5f       	subi	r20, 0xFF	; 255
     99e:	5f 4f       	sbci	r21, 0xFF	; 255
     9a0:	67 eb       	ldi	r22, 0xB7	; 183
     9a2:	77 e0       	ldi	r23, 0x07	; 7
     9a4:	89 ed       	ldi	r24, 0xD9	; 217
     9a6:	99 e0       	ldi	r25, 0x09	; 9
     9a8:	0e 94 ec 06 	call	0xdd8	; 0xdd8 <tdma_recv>
    if (v == NRK_OK) {
     9ac:	81 30       	cpi	r24, 0x01	; 1
     9ae:	21 f0       	breq	.+8      	; 0x9b8 <rx_task+0x98>
      // for (i = 0; i < len; i++)
        // printf ("%c", rx_buf[i]);
      // printf ("\r\n");
    }
    else
      printf("packet receiving error!\r\n");
     9b0:	86 ec       	ldi	r24, 0xC6	; 198
     9b2:	92 e0       	ldi	r25, 0x02	; 2
     9b4:	0e 94 d6 33 	call	0x67ac	; 0x67ac <puts>

     nrk_wait_until_next_period();
     9b8:	0e 94 6d 23 	call	0x46da	; 0x46da <nrk_wait_until_next_period>
  }
     9bc:	ed cf       	rjmp	.-38     	; 0x998 <rx_task+0x78>

000009be <nrk_create_taskset>:
  // rx_task_info.cpu_reserve.nano_secs = 30 * NANOS_PER_MS;
  // rx_task_info.offset.secs = 0;
  // rx_task_info.offset.nano_secs = 0;
  // nrk_activate_task (&rx_task_info);

  nrk_task_set_entry_function (&tx_task_info, tx_task);
     9be:	64 e3       	ldi	r22, 0x34	; 52
     9c0:	73 e0       	ldi	r23, 0x03	; 3
     9c2:	89 ea       	ldi	r24, 0xA9	; 169
     9c4:	98 e0       	ldi	r25, 0x08	; 8
     9c6:	0e 94 1a 30 	call	0x6034	; 0x6034 <nrk_task_set_entry_function>
  nrk_task_set_stk (&tx_task_info, tx_task_stack, NRK_APP_STACKSIZE);
     9ca:	40 e8       	ldi	r20, 0x80	; 128
     9cc:	50 e0       	ldi	r21, 0x00	; 0
     9ce:	66 e3       	ldi	r22, 0x36	; 54
     9d0:	76 e0       	ldi	r23, 0x06	; 6
     9d2:	89 ea       	ldi	r24, 0xA9	; 169
     9d4:	98 e0       	ldi	r25, 0x08	; 8
     9d6:	0e 94 1e 30 	call	0x603c	; 0x603c <nrk_task_set_stk>
  tx_task_info.prio = 1;
     9da:	e9 ea       	ldi	r30, 0xA9	; 169
     9dc:	f8 e0       	ldi	r31, 0x08	; 8
     9de:	81 e0       	ldi	r24, 0x01	; 1
     9e0:	80 87       	std	Z+8, r24	; 0x08
  tx_task_info.FirstActivation = TRUE;
     9e2:	87 83       	std	Z+7, r24	; 0x07
  tx_task_info.Type = BASIC_TASK;
     9e4:	81 87       	std	Z+9, r24	; 0x09
  tx_task_info.SchType = PREEMPTIVE;
     9e6:	82 87       	std	Z+10, r24	; 0x0a
  tx_task_info.period.secs = 0;
     9e8:	13 86       	std	Z+11, r1	; 0x0b
     9ea:	14 86       	std	Z+12, r1	; 0x0c
     9ec:	15 86       	std	Z+13, r1	; 0x0d
     9ee:	16 86       	std	Z+14, r1	; 0x0e
  tx_task_info.period.nano_secs = 25 * NANOS_PER_MS;
     9f0:	80 e4       	ldi	r24, 0x40	; 64
     9f2:	98 e7       	ldi	r25, 0x78	; 120
     9f4:	ad e7       	ldi	r26, 0x7D	; 125
     9f6:	b1 e0       	ldi	r27, 0x01	; 1
     9f8:	87 87       	std	Z+15, r24	; 0x0f
     9fa:	90 8b       	std	Z+16, r25	; 0x10
     9fc:	a1 8b       	std	Z+17, r26	; 0x11
     9fe:	b2 8b       	std	Z+18, r27	; 0x12
  tx_task_info.cpu_reserve.secs = 0;
     a00:	13 8a       	std	Z+19, r1	; 0x13
     a02:	14 8a       	std	Z+20, r1	; 0x14
     a04:	15 8a       	std	Z+21, r1	; 0x15
     a06:	16 8a       	std	Z+22, r1	; 0x16
  tx_task_info.cpu_reserve.nano_secs = 30 * NANOS_PER_MS;
     a08:	80 e8       	ldi	r24, 0x80	; 128
     a0a:	93 ec       	ldi	r25, 0xC3	; 195
     a0c:	a9 ec       	ldi	r26, 0xC9	; 201
     a0e:	b1 e0       	ldi	r27, 0x01	; 1
     a10:	87 8b       	std	Z+23, r24	; 0x17
     a12:	90 8f       	std	Z+24, r25	; 0x18
     a14:	a1 8f       	std	Z+25, r26	; 0x19
     a16:	b2 8f       	std	Z+26, r27	; 0x1a
  tx_task_info.offset.secs = 0;
     a18:	13 8e       	std	Z+27, r1	; 0x1b
     a1a:	14 8e       	std	Z+28, r1	; 0x1c
     a1c:	15 8e       	std	Z+29, r1	; 0x1d
     a1e:	16 8e       	std	Z+30, r1	; 0x1e
  tx_task_info.offset.nano_secs = 0;
     a20:	17 8e       	std	Z+31, r1	; 0x1f
     a22:	10 a2       	std	Z+32, r1	; 0x20
     a24:	11 a2       	std	Z+33, r1	; 0x21
     a26:	12 a2       	std	Z+34, r1	; 0x22
  nrk_activate_task (&tx_task_info);
     a28:	cf 01       	movw	r24, r30
     a2a:	0e 94 db 22 	call	0x45b6	; 0x45b6 <nrk_activate_task>

  tdma_task_config ();
     a2e:	0c 94 7a 0c 	jmp	0x18f4	; 0x18f4 <tdma_task_config>

00000a32 <TWI_Master_Initialise>:

void TWI_Master_Initialise(void)

{

  TWBR = TWI_TWBR;                                  // Set bit rate register (Baudrate). Defined in header file.
     a32:	8a e0       	ldi	r24, 0x0A	; 10
     a34:	80 93 b8 00 	sts	0x00B8, r24

// TWSR = TWI_TWPS;                                  // Not used. Driver presumes prescaler to be 00.

  TWDR = 0xFF;                                      // Default content = SDA released.
     a38:	8f ef       	ldi	r24, 0xFF	; 255
     a3a:	80 93 bb 00 	sts	0x00BB, r24

  TWCR = (1<<TWEN)|                                 // Enable TWI-interface and release TWI pins.
     a3e:	84 e0       	ldi	r24, 0x04	; 4
     a40:	80 93 bc 00 	sts	0x00BC, r24
     a44:	08 95       	ret

00000a46 <TWI_Transceiver_Busy>:

unsigned char TWI_Transceiver_Busy( void )

{

  return ( TWCR & (1<<TWIE) );                  // IF TWI Interrupt is enabled then the Transceiver is busy
     a46:	80 91 bc 00 	lds	r24, 0x00BC

}
     a4a:	81 70       	andi	r24, 0x01	; 1
     a4c:	08 95       	ret

00000a4e <TWI_Get_State_Info>:

unsigned char TWI_Transceiver_Busy( void )

{

  return ( TWCR & (1<<TWIE) );                  // IF TWI Interrupt is enabled then the Transceiver is busy
     a4e:	80 91 bc 00 	lds	r24, 0x00BC

unsigned char TWI_Get_State_Info( void )

{

  while ( TWI_Transceiver_Busy() );             // Wait until TWI has completed the transmission.
     a52:	80 fd       	sbrc	r24, 0
     a54:	fc cf       	rjmp	.-8      	; 0xa4e <TWI_Get_State_Info>

  return ( TWI_state );                         // Return error state.

}
     a56:	80 91 10 02 	lds	r24, 0x0210
     a5a:	08 95       	ret

00000a5c <TWI_Start_Transceiver_With_Data>:

unsigned char TWI_Transceiver_Busy( void )

{

  return ( TWCR & (1<<TWIE) );                  // IF TWI Interrupt is enabled then the Transceiver is busy
     a5c:	20 91 bc 00 	lds	r18, 0x00BC
void TWI_Start_Transceiver_With_Data( unsigned char *msg, unsigned char msgSize )

{
  unsigned char temp;

  while ( TWI_Transceiver_Busy() );             // Wait until TWI is ready for next transmission.
     a60:	20 fd       	sbrc	r18, 0
     a62:	fc cf       	rjmp	.-8      	; 0xa5c <TWI_Start_Transceiver_With_Data>

  TWI_msgSize = msgSize;                        // Number of data to transmit.
     a64:	60 93 d2 03 	sts	0x03D2, r22
  TWI_buf[0]  = msg[0];                         // Store slave address with R/W setting.
     a68:	fc 01       	movw	r30, r24
     a6a:	20 81       	ld	r18, Z
     a6c:	20 93 d3 03 	sts	0x03D3, r18
  if (!( msg[0] & (TRUE<<TWI_READ_BIT) ))       // If it is a write operation, then also copy data.
     a70:	20 ff       	sbrs	r18, 0
     a72:	09 c0       	rjmp	.+18     	; 0xa86 <TWI_Start_Transceiver_With_Data+0x2a>
  {
    for ( temp = 1; temp < msgSize; temp++ )
      TWI_buf[ temp ] = msg[ temp ];
  }

  TWI_statusReg.all = 0;      
     a74:	10 92 d0 03 	sts	0x03D0, r1
  TWI_state         = TWI_NO_STATE ;
     a78:	88 ef       	ldi	r24, 0xF8	; 248
     a7a:	80 93 10 02 	sts	0x0210, r24
  TWCR = (1<<TWEN)|                             // TWI Interface enabled.
     a7e:	85 ea       	ldi	r24, 0xA5	; 165
     a80:	80 93 bc 00 	sts	0x00BC, r24
     a84:	08 95       	ret
     a86:	fc 01       	movw	r30, r24
     a88:	31 96       	adiw	r30, 0x01	; 1
     a8a:	23 ed       	ldi	r18, 0xD3	; 211
     a8c:	33 e0       	ldi	r19, 0x03	; 3

  while ( TWI_Transceiver_Busy() );             // Wait until TWI is ready for next transmission.

  TWI_msgSize = msgSize;                        // Number of data to transmit.
  TWI_buf[0]  = msg[0];                         // Store slave address with R/W setting.
  if (!( msg[0] & (TRUE<<TWI_READ_BIT) ))       // If it is a write operation, then also copy data.
     a8e:	d9 01       	movw	r26, r18
     a90:	11 96       	adiw	r26, 0x01	; 1
     a92:	8a 2f       	mov	r24, r26
     a94:	82 1b       	sub	r24, r18
  {
    for ( temp = 1; temp < msgSize; temp++ )
     a96:	86 17       	cp	r24, r22
     a98:	68 f7       	brcc	.-38     	; 0xa74 <TWI_Start_Transceiver_With_Data+0x18>
      TWI_buf[ temp ] = msg[ temp ];
     a9a:	81 91       	ld	r24, Z+
     a9c:	8c 93       	st	X, r24
     a9e:	f8 cf       	rjmp	.-16     	; 0xa90 <TWI_Start_Transceiver_With_Data+0x34>

00000aa0 <TWI_Start_Transceiver>:

unsigned char TWI_Transceiver_Busy( void )

{

  return ( TWCR & (1<<TWIE) );                  // IF TWI Interrupt is enabled then the Transceiver is busy
     aa0:	80 91 bc 00 	lds	r24, 0x00BC
****************************************************************************/

void TWI_Start_Transceiver( void )

{
  while ( TWI_Transceiver_Busy() );             // Wait until TWI is ready for next transmission.
     aa4:	80 fd       	sbrc	r24, 0
     aa6:	fc cf       	rjmp	.-8      	; 0xaa0 <TWI_Start_Transceiver>
  TWI_statusReg.all = 0;      
     aa8:	10 92 d0 03 	sts	0x03D0, r1
  TWI_state         = TWI_NO_STATE ;
     aac:	88 ef       	ldi	r24, 0xF8	; 248
     aae:	80 93 10 02 	sts	0x0210, r24
  TWCR = (1<<TWEN)|                             // TWI Interface enabled.
     ab2:	85 ea       	ldi	r24, 0xA5	; 165
     ab4:	80 93 bc 00 	sts	0x00BC, r24
     ab8:	08 95       	ret

00000aba <TWI_Get_Data_From_Transceiver>:

unsigned char TWI_Transceiver_Busy( void )

{

  return ( TWCR & (1<<TWIE) );                  // IF TWI Interrupt is enabled then the Transceiver is busy
     aba:	20 91 bc 00 	lds	r18, 0x00BC
unsigned char TWI_Get_Data_From_Transceiver( unsigned char *msg, unsigned char msgSize )

{
  unsigned char i;

  while ( TWI_Transceiver_Busy() );             // Wait until TWI is ready for next transmission.
     abe:	20 fd       	sbrc	r18, 0
     ac0:	fc cf       	rjmp	.-8      	; 0xaba <TWI_Get_Data_From_Transceiver>

  if( TWI_statusReg.lastTransOK )               // Last transmission competed successfully.              
     ac2:	20 91 d0 03 	lds	r18, 0x03D0
     ac6:	20 fd       	sbrc	r18, 0
     ac8:	04 c0       	rjmp	.+8      	; 0xad2 <TWI_Get_Data_From_Transceiver+0x18>
    for ( i=0; i<msgSize; i++ )                 // Copy data from Transceiver buffer.
    {
      msg[ i ] = TWI_buf[ i ];
    }
  }
  return( TWI_statusReg.lastTransOK );                                   
     aca:	80 91 d0 03 	lds	r24, 0x03D0
     ace:	81 70       	andi	r24, 0x01	; 1
     ad0:	08 95       	ret
     ad2:	23 ed       	ldi	r18, 0xD3	; 211
     ad4:	33 e0       	ldi	r19, 0x03	; 3
     ad6:	fc 01       	movw	r30, r24
{
  unsigned char i;

  while ( TWI_Transceiver_Busy() );             // Wait until TWI is ready for next transmission.

  if( TWI_statusReg.lastTransOK )               // Last transmission competed successfully.              
     ad8:	d9 01       	movw	r26, r18
     ada:	8a 2f       	mov	r24, r26
     adc:	82 1b       	sub	r24, r18
  {                                             
    for ( i=0; i<msgSize; i++ )                 // Copy data from Transceiver buffer.
     ade:	86 17       	cp	r24, r22
     ae0:	a0 f7       	brcc	.-24     	; 0xaca <TWI_Get_Data_From_Transceiver+0x10>
    {
      msg[ i ] = TWI_buf[ i ];
     ae2:	8d 91       	ld	r24, X+
     ae4:	81 93       	st	Z+, r24
     ae6:	f9 cf       	rjmp	.-14     	; 0xada <TWI_Get_Data_From_Transceiver+0x20>

00000ae8 <__vector_39>:
that is whenever a TWI event has occurred. This function should not be called directly from the main
application.
****************************************************************************/

ISR(TWI_vect) 
{
     ae8:	1f 92       	push	r1
     aea:	0f 92       	push	r0
     aec:	0f b6       	in	r0, 0x3f	; 63
     aee:	0f 92       	push	r0
     af0:	11 24       	eor	r1, r1
     af2:	0b b6       	in	r0, 0x3b	; 59
     af4:	0f 92       	push	r0
     af6:	2f 93       	push	r18
     af8:	3f 93       	push	r19
     afa:	8f 93       	push	r24
     afc:	9f 93       	push	r25
     afe:	ef 93       	push	r30
     b00:	ff 93       	push	r31
  static unsigned char TWI_bufPtr;


  switch (TWSR)
     b02:	80 91 b9 00 	lds	r24, 0x00B9
     b06:	88 32       	cpi	r24, 0x28	; 40
     b08:	01 f1       	breq	.+64     	; 0xb4a <__vector_39+0x62>
     b0a:	40 f4       	brcc	.+16     	; 0xb1c <__vector_39+0x34>
     b0c:	80 31       	cpi	r24, 0x10	; 16
     b0e:	d9 f0       	breq	.+54     	; 0xb46 <__vector_39+0x5e>
     b10:	88 31       	cpi	r24, 0x18	; 24
     b12:	d9 f0       	breq	.+54     	; 0xb4a <__vector_39+0x62>
     b14:	88 30       	cpi	r24, 0x08	; 8
     b16:	09 f0       	breq	.+2      	; 0xb1a <__vector_39+0x32>
     b18:	4a c0       	rjmp	.+148    	; 0xbae <__vector_39+0xc6>
     b1a:	15 c0       	rjmp	.+42     	; 0xb46 <__vector_39+0x5e>
     b1c:	80 34       	cpi	r24, 0x40	; 64
     b1e:	91 f1       	breq	.+100    	; 0xb84 <__vector_39+0x9c>
     b20:	28 f4       	brcc	.+10     	; 0xb2c <__vector_39+0x44>
     b22:	88 33       	cpi	r24, 0x38	; 56
     b24:	09 f0       	breq	.+2      	; 0xb28 <__vector_39+0x40>
     b26:	43 c0       	rjmp	.+134    	; 0xbae <__vector_39+0xc6>
             (0<<TWIE)|(1<<TWINT)|                      // Disable TWI Interrupt and clear the flag
             (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
             (0<<TWWC);                                 //
      break;      
    case TWI_ARB_LOST:          // Arbitration lost
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     b28:	85 ea       	ldi	r24, 0xA5	; 165
     b2a:	46 c0       	rjmp	.+140    	; 0xbb8 <__vector_39+0xd0>
ISR(TWI_vect) 
{
  static unsigned char TWI_bufPtr;


  switch (TWSR)
     b2c:	80 35       	cpi	r24, 0x50	; 80
     b2e:	f1 f0       	breq	.+60     	; 0xb6c <__vector_39+0x84>
     b30:	88 35       	cpi	r24, 0x58	; 88
     b32:	e9 f5       	brne	.+122    	; 0xbae <__vector_39+0xc6>
               (0<<TWWC);                                 // 
      }    
      break; 

    case TWI_MRX_DATA_NACK:     // Data byte has been received and NACK tramsmitted
      TWI_buf[TWI_bufPtr] = TWDR;
     b34:	80 91 bb 00 	lds	r24, 0x00BB
     b38:	e0 91 d1 03 	lds	r30, 0x03D1
     b3c:	f0 e0       	ldi	r31, 0x00	; 0
     b3e:	ed 52       	subi	r30, 0x2D	; 45
     b40:	fc 4f       	sbci	r31, 0xFC	; 252
     b42:	80 83       	st	Z, r24
     b44:	2d c0       	rjmp	.+90     	; 0xba0 <__vector_39+0xb8>

  switch (TWSR)
  {
    case TWI_START:             // START has been transmitted  
    case TWI_REP_START:         // Repeated START has been transmitted
      TWI_bufPtr = 0;                                     // Set buffer pointer to the TWI Address location
     b46:	10 92 d1 03 	sts	0x03D1, r1
    case TWI_MTX_ADR_ACK:       // SLA+W has been tramsmitted and ACK received
    case TWI_MTX_DATA_ACK:      // Data byte has been tramsmitted and ACK received
      if (TWI_bufPtr < TWI_msgSize)
     b4a:	e0 91 d1 03 	lds	r30, 0x03D1
     b4e:	80 91 d2 03 	lds	r24, 0x03D2
     b52:	e8 17       	cp	r30, r24
     b54:	28 f5       	brcc	.+74     	; 0xba0 <__vector_39+0xb8>
      {
        TWDR = TWI_buf[TWI_bufPtr++];
     b56:	81 e0       	ldi	r24, 0x01	; 1
     b58:	8e 0f       	add	r24, r30
     b5a:	80 93 d1 03 	sts	0x03D1, r24
     b5e:	f0 e0       	ldi	r31, 0x00	; 0
     b60:	ed 52       	subi	r30, 0x2D	; 45
     b62:	fc 4f       	sbci	r31, 0xFC	; 252
     b64:	80 81       	ld	r24, Z
     b66:	80 93 bb 00 	sts	0x00BB, r24
     b6a:	18 c0       	rjmp	.+48     	; 0xb9c <__vector_39+0xb4>
               (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
               (0<<TWWC);                                 //
      }
      break;
    case TWI_MRX_DATA_ACK:      // Data byte has been received and ACK tramsmitted
      TWI_buf[TWI_bufPtr++] = TWDR;
     b6c:	e0 91 d1 03 	lds	r30, 0x03D1
     b70:	81 e0       	ldi	r24, 0x01	; 1
     b72:	8e 0f       	add	r24, r30
     b74:	80 93 d1 03 	sts	0x03D1, r24
     b78:	80 91 bb 00 	lds	r24, 0x00BB
     b7c:	f0 e0       	ldi	r31, 0x00	; 0
     b7e:	ed 52       	subi	r30, 0x2D	; 45
     b80:	fc 4f       	sbci	r31, 0xFC	; 252
     b82:	80 83       	st	Z, r24

    case TWI_MRX_ADR_ACK:       // SLA+R has been tramsmitted and ACK received
      if (TWI_bufPtr < (TWI_msgSize-1) )                  // Detect the last byte to NACK it.
     b84:	20 91 d1 03 	lds	r18, 0x03D1
     b88:	30 e0       	ldi	r19, 0x00	; 0
     b8a:	80 91 d2 03 	lds	r24, 0x03D2
     b8e:	90 e0       	ldi	r25, 0x00	; 0
     b90:	01 97       	sbiw	r24, 0x01	; 1
     b92:	28 17       	cp	r18, r24
     b94:	39 07       	cpc	r19, r25
     b96:	14 f4       	brge	.+4      	; 0xb9c <__vector_39+0xb4>
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     b98:	85 ec       	ldi	r24, 0xC5	; 197
     b9a:	0e c0       	rjmp	.+28     	; 0xbb8 <__vector_39+0xd0>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to read next byte
               (1<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send ACK after reception
               (0<<TWWC);                                 //  
      }else                    // Send NACK after next reception
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     b9c:	85 e8       	ldi	r24, 0x85	; 133
     b9e:	0c c0       	rjmp	.+24     	; 0xbb8 <__vector_39+0xd0>
      }    
      break; 

    case TWI_MRX_DATA_NACK:     // Data byte has been received and NACK tramsmitted
      TWI_buf[TWI_bufPtr] = TWDR;
      TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
     ba0:	80 91 d0 03 	lds	r24, 0x03D0
     ba4:	81 60       	ori	r24, 0x01	; 1
     ba6:	80 93 d0 03 	sts	0x03D0, r24
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     baa:	84 e9       	ldi	r24, 0x94	; 148
     bac:	05 c0       	rjmp	.+10     	; 0xbb8 <__vector_39+0xd0>
    case TWI_MRX_ADR_NACK:      // SLA+R has been tramsmitted and NACK received    
    case TWI_MTX_DATA_NACK:     // Data byte has been tramsmitted and NACK received
//    case TWI_NO_STATE              // No relevant state information available; TWINT = 0
    case TWI_BUS_ERROR:         // Bus error due to an illegal START or STOP condition
    default:     
      TWI_state = TWSR;                                 // Store TWSR and automatically sets clears noErrors bit.
     bae:	80 91 b9 00 	lds	r24, 0x00B9
     bb2:	80 93 10 02 	sts	0x0210, r24
                                                        // Reset TWI Interface
      TWCR = (1<<TWEN)|                                 // Enable TWI-interface and release TWI pins
     bb6:	84 e0       	ldi	r24, 0x04	; 4
     bb8:	80 93 bc 00 	sts	0x00BC, r24
             (0<<TWIE)|(0<<TWINT)|                      // Disable Interupt
             (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // No Signal requests
             (0<<TWWC);                                 //
  }

}
     bbc:	ff 91       	pop	r31
     bbe:	ef 91       	pop	r30
     bc0:	9f 91       	pop	r25
     bc2:	8f 91       	pop	r24
     bc4:	3f 91       	pop	r19
     bc6:	2f 91       	pop	r18
     bc8:	0f 90       	pop	r0
     bca:	0b be       	out	0x3b, r0	; 59
     bcc:	0f 90       	pop	r0
     bce:	0f be       	out	0x3f, r0	; 63
     bd0:	0f 90       	pop	r0
     bd2:	1f 90       	pop	r1
     bd4:	18 95       	reti

00000bd6 <rf_rx_callback>:
 */
RF_RX_INFO *rf_rx_callback (RF_RX_INFO * pRRI)
{
  // Any code here gets called the instant a packet is received from the interrupt   
  return pRRI;
}
     bd6:	08 95       	ret

00000bd8 <tdma_aes_setkey>:

void tdma_aes_setkey(uint8_t *key)
{
uint8_t i;
	aes_setkey(key);
     bd8:	0c 94 25 11 	jmp	0x224a	; 0x224a <aes_setkey>

00000bdc <tdma_aes_enable>:
}


void tdma_aes_enable()
{
  _tdma_aes_enabled=1;
     bdc:	81 e0       	ldi	r24, 0x01	; 1
     bde:	80 93 13 04 	sts	0x0413, r24
     be2:	08 95       	ret

00000be4 <tdma_aes_disable>:
}

void tdma_aes_disable()
{
  _tdma_aes_enabled=1;
     be4:	81 e0       	ldi	r24, 0x01	; 1
     be6:	80 93 13 04 	sts	0x0413, r24
     bea:	08 95       	ret

00000bec <tdma_sync_ok>:
}

uint8_t tdma_sync_ok()
{
return sync_status;
}
     bec:	80 91 e0 03 	lds	r24, 0x03E0
     bf0:	08 95       	ret

00000bf2 <tdma_set_error_callback>:

int8_t tdma_set_error_callback(void (*fp)(void))
{
	if(fp==NULL ) return NRK_ERROR;
     bf2:	00 97       	sbiw	r24, 0x00	; 0
     bf4:	31 f0       	breq	.+12     	; 0xc02 <tdma_set_error_callback+0x10>
	tdma_error_callback=fp;
     bf6:	90 93 df 03 	sts	0x03DF, r25
     bfa:	80 93 de 03 	sts	0x03DE, r24
return NRK_OK;
     bfe:	81 e0       	ldi	r24, 0x01	; 1
     c00:	08 95       	ret
return sync_status;
}

int8_t tdma_set_error_callback(void (*fp)(void))
{
	if(fp==NULL ) return NRK_ERROR;
     c02:	8f ef       	ldi	r24, 0xFF	; 255
	tdma_error_callback=fp;
return NRK_OK;
}
     c04:	08 95       	ret

00000c06 <tdma_tx_slot_add>:


int8_t tdma_tx_slot_add (uint16_t slot)
{
  tdma_tx_sched[0] = slot;
     c06:	90 93 16 04 	sts	0x0416, r25
     c0a:	80 93 15 04 	sts	0x0415, r24
  tdma_tx_slots = 1;
     c0e:	81 e0       	ldi	r24, 0x01	; 1
     c10:	80 93 14 04 	sts	0x0414, r24
  return NRK_OK;
}
     c14:	08 95       	ret

00000c16 <tdma_tx_reserve_set>:
  else
    return NRK_ERROR;
#else
  return NRK_ERROR;
#endif
}
     c16:	8f ef       	ldi	r24, 0xFF	; 255
     c18:	08 95       	ret

00000c1a <tdma_tx_reserve_get>:
  else
    return 0;
#else
  return 0;
#endif
}
     c1a:	80 e0       	ldi	r24, 0x00	; 0
     c1c:	90 e0       	ldi	r25, 0x00	; 0
     c1e:	08 95       	ret

00000c20 <tdma_set_rf_power>:

int8_t tdma_set_rf_power (uint8_t power)
{
  if (power > 31)
     c20:	80 32       	cpi	r24, 0x20	; 32
     c22:	20 f4       	brcc	.+8      	; 0xc2c <tdma_set_rf_power+0xc>
    return NRK_ERROR;
  rf_tx_power (power);
     c24:	0e 94 04 0d 	call	0x1a08	; 0x1a08 <rf_tx_power>
  return NRK_OK;
     c28:	81 e0       	ldi	r24, 0x01	; 1
     c2a:	08 95       	ret
}

int8_t tdma_set_rf_power (uint8_t power)
{
  if (power > 31)
    return NRK_ERROR;
     c2c:	8f ef       	ldi	r24, 0xFF	; 255
  rf_tx_power (power);
  return NRK_OK;
}
     c2e:	08 95       	ret

00000c30 <tdma_set_channel>:

int8_t tdma_set_channel (uint8_t chan)
{
  if (chan > 26)
     c30:	8b 31       	cpi	r24, 0x1B	; 27
     c32:	68 f4       	brcc	.+26     	; 0xc4e <tdma_set_channel+0x1e>
     c34:	68 2f       	mov	r22, r24
    return NRK_ERROR;
  tdma_chan = chan;
     c36:	80 93 06 04 	sts	0x0406, r24
//rf_init (&tdma_rfRxInfo, chan, 0xFFFF, 0x00000);
  rf_init (&tdma_rfRxInfo, chan, 0x2420, 0x1214);
     c3a:	24 e1       	ldi	r18, 0x14	; 20
     c3c:	32 e1       	ldi	r19, 0x12	; 18
     c3e:	40 e2       	ldi	r20, 0x20	; 32
     c40:	54 e2       	ldi	r21, 0x24	; 36
     c42:	8a e2       	ldi	r24, 0x2A	; 42
     c44:	96 e0       	ldi	r25, 0x06	; 6
     c46:	0e 94 46 0d 	call	0x1a8c	; 0x1a8c <rf_init>
  return NRK_OK;
     c4a:	81 e0       	ldi	r24, 0x01	; 1
     c4c:	08 95       	ret
}

int8_t tdma_set_channel (uint8_t chan)
{
  if (chan > 26)
    return NRK_ERROR;
     c4e:	8f ef       	ldi	r24, 0xFF	; 255
  tdma_chan = chan;
//rf_init (&tdma_rfRxInfo, chan, 0xFFFF, 0x00000);
  rf_init (&tdma_rfRxInfo, chan, 0x2420, 0x1214);
  return NRK_OK;
}
     c50:	08 95       	ret

00000c52 <tdma_set_slot_len_ms>:

int8_t tdma_set_slot_len_ms (uint16_t len)
{
  tdma_slot_len_ms = len;
     c52:	90 93 0e 04 	sts	0x040E, r25
     c56:	80 93 0d 04 	sts	0x040D, r24
  _tdma_slot_time.nano_secs = len * NANOS_PER_MS;
     c5a:	ec ee       	ldi	r30, 0xEC	; 236
     c5c:	f3 e0       	ldi	r31, 0x03	; 3
     c5e:	dc 01       	movw	r26, r24
     c60:	20 e4       	ldi	r18, 0x40	; 64
     c62:	32 e4       	ldi	r19, 0x42	; 66
     c64:	4f e0       	ldi	r20, 0x0F	; 15
     c66:	50 e0       	ldi	r21, 0x00	; 0
     c68:	0e 94 52 32 	call	0x64a4	; 0x64a4 <__muluhisi3>
     c6c:	64 83       	std	Z+4, r22	; 0x04
     c6e:	75 83       	std	Z+5, r23	; 0x05
     c70:	86 83       	std	Z+6, r24	; 0x06
     c72:	97 83       	std	Z+7, r25	; 0x07
  _tdma_slot_time.secs = 0;
     c74:	10 82       	st	Z, r1
     c76:	11 82       	std	Z+1, r1	; 0x01
     c78:	12 82       	std	Z+2, r1	; 0x02
     c7a:	13 82       	std	Z+3, r1	; 0x03
  return NRK_OK;
}
     c7c:	81 e0       	ldi	r24, 0x01	; 1
     c7e:	08 95       	ret

00000c80 <tdma_set_slots_per_cycle>:


int8_t tdma_set_slots_per_cycle (uint16_t slots_per_cycle)
{

  tdma_slots_per_cycle = slots_per_cycle;
     c80:	90 93 0c 04 	sts	0x040C, r25
     c84:	80 93 0b 04 	sts	0x040B, r24
}
     c88:	08 95       	ret

00000c8a <tdma_send>:

int8_t tdma_send (tdma_info * fd, uint8_t * buf, uint8_t len, uint8_t flags)
{
     c8a:	cf 92       	push	r12
     c8c:	df 92       	push	r13
     c8e:	ef 92       	push	r14
     c90:	ff 92       	push	r15
     c92:	cf 93       	push	r28
     c94:	df 93       	push	r29
     c96:	00 d0       	rcall	.+0      	; 0xc98 <tdma_send+0xe>
     c98:	cd b7       	in	r28, 0x3d	; 61
     c9a:	de b7       	in	r29, 0x3e	; 62
     c9c:	6c 01       	movw	r12, r24
     c9e:	7b 01       	movw	r14, r22
  uint32_t mask;
  uint8_t i;

  if (tx_data_ready == 1)
     ca0:	80 91 0f 04 	lds	r24, 0x040F
     ca4:	81 30       	cpi	r24, 0x01	; 1
     ca6:	09 f4       	brne	.+2      	; 0xcaa <tdma_send+0x20>
     ca8:	8d c0       	rjmp	.+282    	; 0xdc4 <tdma_send+0x13a>
    return NRK_ERROR;
  if (len == 0)
     caa:	44 23       	and	r20, r20
     cac:	09 f4       	brne	.+2      	; 0xcb0 <tdma_send+0x26>
     cae:	8a c0       	rjmp	.+276    	; 0xdc4 <tdma_send+0x13a>
    return NRK_ERROR;
  if (buf == NULL)
     cb0:	61 15       	cp	r22, r1
     cb2:	71 05       	cpc	r23, r1
     cb4:	09 f4       	brne	.+2      	; 0xcb8 <tdma_send+0x2e>
     cb6:	86 c0       	rjmp	.+268    	; 0xdc4 <tdma_send+0x13a>
    return NRK_ERROR;
  if (fd == NULL)
     cb8:	c1 14       	cp	r12, r1
     cba:	d1 04       	cpc	r13, r1
     cbc:	09 f4       	brne	.+2      	; 0xcc0 <tdma_send+0x36>
     cbe:	82 c0       	rjmp	.+260    	; 0xdc4 <tdma_send+0x13a>
    if (nrk_reserve_consume (tx_reserve) == NRK_ERROR) {
      return NRK_ERROR;
    }
  }
#endif
  if (flags == TDMA_BLOCKING)
     cc0:	21 11       	cpse	r18, r1
     cc2:	08 c0       	rjmp	.+16     	; 0xcd4 <tdma_send+0x4a>
    nrk_signal_register (tdma_tx_pkt_done_signal);
     cc4:	80 91 3e 09 	lds	r24, 0x093E
     cc8:	2a 83       	std	Y+2, r18	; 0x02
     cca:	49 83       	std	Y+1, r20	; 0x01
     ccc:	0e 94 c6 1f 	call	0x3f8c	; 0x3f8c <nrk_signal_register>
     cd0:	49 81       	ldd	r20, Y+1	; 0x01
     cd2:	2a 81       	ldd	r18, Y+2	; 0x02

  tx_data_ready = 1;
     cd4:	81 e0       	ldi	r24, 0x01	; 1
     cd6:	80 93 0f 04 	sts	0x040F, r24

  tdma_rfTxInfo.pPayload = tdma_tx_buf;
     cda:	8d e8       	ldi	r24, 0x8D	; 141
     cdc:	94 e0       	ldi	r25, 0x04	; 4
     cde:	90 93 f3 06 	sts	0x06F3, r25
     ce2:	80 93 f2 06 	sts	0x06F2, r24
// Setup the header data
  tdma_rfTxInfo.pPayload[TDMA_SLOT_HIGH] = (fd->slot >> 8) & 0xff;
     ce6:	f6 01       	movw	r30, r12
     ce8:	81 81       	ldd	r24, Z+1	; 0x01
     cea:	80 93 8e 04 	sts	0x048E, r24
  tdma_rfTxInfo.pPayload[TDMA_SLOT_LOW] = (fd->slot & 0xff);
     cee:	80 81       	ld	r24, Z
     cf0:	80 93 8d 04 	sts	0x048D, r24
  tdma_rfTxInfo.pPayload[TDMA_DST_HIGH] = (fd->dst >> 8) & 0xff;
     cf4:	85 81       	ldd	r24, Z+5	; 0x05
     cf6:	96 81       	ldd	r25, Z+6	; 0x06
     cf8:	90 93 90 04 	sts	0x0490, r25
  tdma_rfTxInfo.pPayload[TDMA_DST_LOW] = (fd->dst & 0xff);
     cfc:	80 93 8f 04 	sts	0x048F, r24
//  tdma_rfTxInfo.pPayload[TDMA_SRC_HIGH] = (fd->src >> 8) & 0xff;
  tdma_rfTxInfo.pPayload[TDMA_SRC_HIGH] = (tdma_my_mac & 0xff);
     d00:	80 91 12 04 	lds	r24, 0x0412
     d04:	80 93 92 04 	sts	0x0492, r24
  tdma_rfTxInfo.pPayload[TDMA_SRC_LOW] = (tdma_my_mac >> 8) & 0xff;
     d08:	10 92 91 04 	sts	0x0491, r1
  fd->seq_num++;
     d0c:	81 85       	ldd	r24, Z+9	; 0x09
     d0e:	92 85       	ldd	r25, Z+10	; 0x0a
     d10:	01 96       	adiw	r24, 0x01	; 1
     d12:	92 87       	std	Z+10, r25	; 0x0a
     d14:	81 87       	std	Z+9, r24	; 0x09
  tdma_rfTxInfo.pPayload[TDMA_SEQ_NUM_HIGH] = ((fd->seq_num>>8) & 0xff);
     d16:	90 93 94 04 	sts	0x0494, r25
  tdma_rfTxInfo.pPayload[TDMA_SEQ_NUM_LOW] = (fd->seq_num & 0xff);
     d1a:	80 93 93 04 	sts	0x0493, r24
  tdma_rfTxInfo.pPayload[TDMA_CYCLE_SIZE_HIGH] = (fd->cycle_size >> 8) & 0xff;
     d1e:	83 81       	ldd	r24, Z+3	; 0x03
     d20:	80 93 96 04 	sts	0x0496, r24
  tdma_rfTxInfo.pPayload[TDMA_CYCLE_SIZE_LOW] = (fd->cycle_size & 0xff);
     d24:	82 81       	ldd	r24, Z+2	; 0x02
     d26:	80 93 95 04 	sts	0x0495, r24
  tdma_rfTxInfo.pPayload[TDMA_TTL] = tdma_ttl<<4 | tdma_ttl;
     d2a:	30 91 10 04 	lds	r19, 0x0410
     d2e:	f0 e1       	ldi	r31, 0x10	; 16
     d30:	3f 9f       	mul	r19, r31
     d32:	c0 01       	movw	r24, r0
     d34:	11 24       	eor	r1, r1
     d36:	83 2b       	or	r24, r19
     d38:	80 93 97 04 	sts	0x0497, r24
     d3c:	5e 2d       	mov	r21, r14

// Copy the user payload to the back of the header
  for (i = 0; i < len; i++)
     d3e:	f7 01       	movw	r30, r14
     d40:	8c e0       	ldi	r24, 0x0C	; 12
     d42:	90 e0       	ldi	r25, 0x00	; 0
     d44:	3e 2f       	mov	r19, r30
     d46:	35 1b       	sub	r19, r21
     d48:	34 17       	cp	r19, r20
     d4a:	50 f4       	brcc	.+20     	; 0xd60 <tdma_send+0xd6>
    tdma_rfTxInfo.pPayload[i + TDMA_PCF_HEADER] = buf[i];
     d4c:	31 91       	ld	r19, Z+
     d4e:	a0 91 f2 06 	lds	r26, 0x06F2
     d52:	b0 91 f3 06 	lds	r27, 0x06F3
     d56:	a8 0f       	add	r26, r24
     d58:	b9 1f       	adc	r27, r25
     d5a:	3c 93       	st	X, r19
     d5c:	01 96       	adiw	r24, 0x01	; 1
     d5e:	f2 cf       	rjmp	.-28     	; 0xd44 <tdma_send+0xba>
// Set packet length with header
  tdma_rfTxInfo.length = len + TDMA_PCF_HEADER;
     d60:	44 5f       	subi	r20, 0xF4	; 244
     d62:	40 93 f1 06 	sts	0x06F1, r20
#ifdef DEBUG
  nrk_kprintf (PSTR ("Waiting for tx done signal\r\n"));
#endif

  if (flags == TDMA_BLOCKING) {
     d66:	21 11       	cpse	r18, r1
     d68:	2b c0       	rjmp	.+86     	; 0xdc0 <tdma_send+0x136>
    mask = nrk_event_wait (SIG (tdma_tx_pkt_done_signal));
     d6a:	81 e0       	ldi	r24, 0x01	; 1
     d6c:	90 e0       	ldi	r25, 0x00	; 0
     d6e:	a0 e0       	ldi	r26, 0x00	; 0
     d70:	b0 e0       	ldi	r27, 0x00	; 0
     d72:	bc 01       	movw	r22, r24
     d74:	cd 01       	movw	r24, r26
     d76:	00 90 3e 09 	lds	r0, 0x093E
     d7a:	04 c0       	rjmp	.+8      	; 0xd84 <tdma_send+0xfa>
     d7c:	66 0f       	add	r22, r22
     d7e:	77 1f       	adc	r23, r23
     d80:	88 1f       	adc	r24, r24
     d82:	99 1f       	adc	r25, r25
     d84:	0a 94       	dec	r0
     d86:	d2 f7       	brpl	.-12     	; 0xd7c <tdma_send+0xf2>
     d88:	0e 94 69 20 	call	0x40d2	; 0x40d2 <nrk_event_wait>
     d8c:	6b 01       	movw	r12, r22
     d8e:	7c 01       	movw	r14, r24
    if (mask == 0)
     d90:	61 15       	cp	r22, r1
     d92:	71 05       	cpc	r23, r1
     d94:	81 05       	cpc	r24, r1
     d96:	91 05       	cpc	r25, r1
     d98:	21 f4       	brne	.+8      	; 0xda2 <tdma_send+0x118>
      nrk_kprintf (PSTR ("TDMA TX: Error calling event wait\r\n"));
     d9a:	88 ea       	ldi	r24, 0xA8	; 168
     d9c:	92 e0       	ldi	r25, 0x02	; 2
     d9e:	0e 94 25 12 	call	0x244a	; 0x244a <nrk_kprintf>
    if ((mask & SIG (tdma_tx_pkt_done_signal)) == 0)
     da2:	00 90 3e 09 	lds	r0, 0x093E
     da6:	04 c0       	rjmp	.+8      	; 0xdb0 <tdma_send+0x126>
     da8:	f6 94       	lsr	r15
     daa:	e7 94       	ror	r14
     dac:	d7 94       	ror	r13
     dae:	c7 94       	ror	r12
     db0:	0a 94       	dec	r0
     db2:	d2 f7       	brpl	.-12     	; 0xda8 <tdma_send+0x11e>
     db4:	c0 fc       	sbrc	r12, 0
     db6:	04 c0       	rjmp	.+8      	; 0xdc0 <tdma_send+0x136>
      nrk_kprintf (PSTR ("TDMA TX: Woke up on wrong signal\r\n"));
     db8:	85 e8       	ldi	r24, 0x85	; 133
     dba:	92 e0       	ldi	r25, 0x02	; 2
     dbc:	0e 94 25 12 	call	0x244a	; 0x244a <nrk_kprintf>
    return NRK_OK;
     dc0:	81 e0       	ldi	r24, 0x01	; 1
     dc2:	01 c0       	rjmp	.+2      	; 0xdc6 <tdma_send+0x13c>
{
  uint32_t mask;
  uint8_t i;

  if (tx_data_ready == 1)
    return NRK_ERROR;
     dc4:	8f ef       	ldi	r24, 0xFF	; 255
      nrk_kprintf (PSTR ("TDMA TX: Woke up on wrong signal\r\n"));
    return NRK_OK;
  }

  return NRK_OK;
}
     dc6:	0f 90       	pop	r0
     dc8:	0f 90       	pop	r0
     dca:	df 91       	pop	r29
     dcc:	cf 91       	pop	r28
     dce:	ff 90       	pop	r15
     dd0:	ef 90       	pop	r14
     dd2:	df 90       	pop	r13
     dd4:	cf 90       	pop	r12
     dd6:	08 95       	ret

00000dd8 <tdma_recv>:

int8_t tdma_recv (tdma_info * fd, uint8_t * buf, uint8_t * len, uint8_t flags)
{
     dd8:	8f 92       	push	r8
     dda:	9f 92       	push	r9
     ddc:	af 92       	push	r10
     dde:	bf 92       	push	r11
     de0:	cf 92       	push	r12
     de2:	df 92       	push	r13
     de4:	ef 92       	push	r14
     de6:	ff 92       	push	r15
     de8:	0f 93       	push	r16
     dea:	1f 93       	push	r17
     dec:	cf 93       	push	r28
     dee:	df 93       	push	r29
     df0:	1f 92       	push	r1
     df2:	cd b7       	in	r28, 0x3d	; 61
     df4:	de b7       	in	r29, 0x3e	; 62
     df6:	4c 01       	movw	r8, r24
     df8:	8b 01       	movw	r16, r22
     dfa:	5a 01       	movw	r10, r20
     dfc:	80 91 08 04 	lds	r24, 0x0408
  nrk_sig_mask_t event;
  uint8_t i;
  if (flags == TDMA_BLOCKING) {
     e00:	21 11       	cpse	r18, r1
     e02:	1c c0       	rjmp	.+56     	; 0xe3c <tdma_recv+0x64>
    if (tdma_rx_buf_empty == 1) {
     e04:	81 30       	cpi	r24, 0x01	; 1
     e06:	f1 f4       	brne	.+60     	; 0xe44 <tdma_recv+0x6c>
      nrk_signal_register (tdma_rx_pkt_signal);
     e08:	80 91 3d 09 	lds	r24, 0x093D
     e0c:	29 83       	std	Y+1, r18	; 0x01
     e0e:	0e 94 c6 1f 	call	0x3f8c	; 0x3f8c <nrk_signal_register>
      event = nrk_event_wait (SIG (tdma_rx_pkt_signal));
     e12:	81 e0       	ldi	r24, 0x01	; 1
     e14:	90 e0       	ldi	r25, 0x00	; 0
     e16:	a0 e0       	ldi	r26, 0x00	; 0
     e18:	b0 e0       	ldi	r27, 0x00	; 0
     e1a:	bc 01       	movw	r22, r24
     e1c:	cd 01       	movw	r24, r26
     e1e:	00 90 3d 09 	lds	r0, 0x093D
     e22:	04 c0       	rjmp	.+8      	; 0xe2c <tdma_recv+0x54>
     e24:	66 0f       	add	r22, r22
     e26:	77 1f       	adc	r23, r23
     e28:	88 1f       	adc	r24, r24
     e2a:	99 1f       	adc	r25, r25
     e2c:	0a 94       	dec	r0
     e2e:	d2 f7       	brpl	.-12     	; 0xe24 <tdma_recv+0x4c>
     e30:	0e 94 69 20 	call	0x40d2	; 0x40d2 <nrk_event_wait>
     e34:	6b 01       	movw	r12, r22
     e36:	7c 01       	movw	r14, r24
     e38:	29 81       	ldd	r18, Y+1	; 0x01
     e3a:	04 c0       	rjmp	.+8      	; 0xe44 <tdma_recv+0x6c>
    }
  }
  else if (tdma_rx_buf_empty == 1)
     e3c:	81 30       	cpi	r24, 0x01	; 1
     e3e:	11 f4       	brne	.+4      	; 0xe44 <tdma_recv+0x6c>
    return NRK_ERROR;
     e40:	8f ef       	ldi	r24, 0xFF	; 255
     e42:	7c c0       	rjmp	.+248    	; 0xf3c <tdma_recv+0x164>

  if (tdma_rfRxInfo.length < TDMA_PCF_HEADER)
     e44:	80 91 2d 06 	lds	r24, 0x062D
     e48:	8c 30       	cpi	r24, 0x0C	; 12
     e4a:	d4 f3       	brlt	.-12     	; 0xe40 <tdma_recv+0x68>
    return NRK_ERROR;
  // Set the length
  *len = (uint8_t) (tdma_rfRxInfo.length - TDMA_PCF_HEADER);
     e4c:	8c 50       	subi	r24, 0x0C	; 12
     e4e:	d5 01       	movw	r26, r10
     e50:	8c 93       	st	X, r24
  // Copy the payload data
  for (i = 0; i < *len; i++)
     e52:	80 e0       	ldi	r24, 0x00	; 0
     e54:	f5 01       	movw	r30, r10
     e56:	90 81       	ld	r25, Z
     e58:	89 17       	cp	r24, r25
     e5a:	78 f4       	brcc	.+30     	; 0xe7a <tdma_recv+0xa2>
    buf[i] = tdma_rfRxInfo.pPayload[i + TDMA_PCF_HEADER];
     e5c:	48 2f       	mov	r20, r24
     e5e:	50 e0       	ldi	r21, 0x00	; 0
     e60:	e0 91 2f 06 	lds	r30, 0x062F
     e64:	f0 91 30 06 	lds	r31, 0x0630
     e68:	e4 0f       	add	r30, r20
     e6a:	f5 1f       	adc	r31, r21
     e6c:	94 85       	ldd	r25, Z+12	; 0x0c
     e6e:	f8 01       	movw	r30, r16
     e70:	e4 0f       	add	r30, r20
     e72:	f5 1f       	adc	r31, r21
     e74:	90 83       	st	Z, r25
  if (tdma_rfRxInfo.length < TDMA_PCF_HEADER)
    return NRK_ERROR;
  // Set the length
  *len = (uint8_t) (tdma_rfRxInfo.length - TDMA_PCF_HEADER);
  // Copy the payload data
  for (i = 0; i < *len; i++)
     e76:	8f 5f       	subi	r24, 0xFF	; 255
     e78:	ed cf       	rjmp	.-38     	; 0xe54 <tdma_recv+0x7c>
    buf[i] = tdma_rfRxInfo.pPayload[i + TDMA_PCF_HEADER];

  // Fill the information struct
  fd->rssi = tdma_rfRxInfo.rssi;
     e7a:	80 91 32 06 	lds	r24, 0x0632
     e7e:	99 27       	eor	r25, r25
     e80:	87 fd       	sbrc	r24, 7
     e82:	90 95       	com	r25
     e84:	d4 01       	movw	r26, r8
     e86:	1e 96       	adiw	r26, 0x0e	; 14
     e88:	9c 93       	st	X, r25
     e8a:	8e 93       	st	-X, r24
     e8c:	1d 97       	sbiw	r26, 0x0d	; 13
  fd->actualRssi = tdma_rfRxInfo.actualRssi;
     e8e:	80 91 33 06 	lds	r24, 0x0633
     e92:	1f 96       	adiw	r26, 0x0f	; 15
     e94:	8c 93       	st	X, r24
     e96:	1f 97       	sbiw	r26, 0x0f	; 15
  fd->energyDetectionLevel = tdma_rfRxInfo.energyDetectionLevel;
     e98:	80 91 34 06 	lds	r24, 0x0634
     e9c:	50 96       	adiw	r26, 0x10	; 16
     e9e:	8c 93       	st	X, r24
     ea0:	50 97       	sbiw	r26, 0x10	; 16
  fd->linkQualityIndication = tdma_rfRxInfo.linkQualityIndication;
     ea2:	80 91 35 06 	lds	r24, 0x0635
     ea6:	51 96       	adiw	r26, 0x11	; 17
     ea8:	8c 93       	st	X, r24
     eaa:	51 97       	sbiw	r26, 0x11	; 17
  fd->src =
    ((uint16_t) tdma_rfRxInfo.pPayload[TDMA_SRC_HIGH] << 8) | tdma_rfRxInfo.
     eac:	e0 91 2f 06 	lds	r30, 0x062F
     eb0:	f0 91 30 06 	lds	r31, 0x0630
     eb4:	85 81       	ldd	r24, Z+5	; 0x05
     eb6:	90 e0       	ldi	r25, 0x00	; 0
     eb8:	98 2f       	mov	r25, r24
     eba:	88 27       	eor	r24, r24
     ebc:	34 81       	ldd	r19, Z+4	; 0x04
     ebe:	83 2b       	or	r24, r19
  // Fill the information struct
  fd->rssi = tdma_rfRxInfo.rssi;
  fd->actualRssi = tdma_rfRxInfo.actualRssi;
  fd->energyDetectionLevel = tdma_rfRxInfo.energyDetectionLevel;
  fd->linkQualityIndication = tdma_rfRxInfo.linkQualityIndication;
  fd->src =
     ec0:	18 96       	adiw	r26, 0x08	; 8
     ec2:	9c 93       	st	X, r25
     ec4:	8e 93       	st	-X, r24
     ec6:	17 97       	sbiw	r26, 0x07	; 7
    ((uint16_t) tdma_rfRxInfo.pPayload[TDMA_SRC_HIGH] << 8) | tdma_rfRxInfo.
    pPayload[TDMA_SRC_LOW];
  fd->dst =
    ((uint16_t) tdma_rfRxInfo.pPayload[TDMA_DST_HIGH] << 8) | tdma_rfRxInfo.
     ec8:	83 81       	ldd	r24, Z+3	; 0x03
     eca:	90 e0       	ldi	r25, 0x00	; 0
     ecc:	98 2f       	mov	r25, r24
     ece:	88 27       	eor	r24, r24
     ed0:	32 81       	ldd	r19, Z+2	; 0x02
     ed2:	83 2b       	or	r24, r19
  fd->energyDetectionLevel = tdma_rfRxInfo.energyDetectionLevel;
  fd->linkQualityIndication = tdma_rfRxInfo.linkQualityIndication;
  fd->src =
    ((uint16_t) tdma_rfRxInfo.pPayload[TDMA_SRC_HIGH] << 8) | tdma_rfRxInfo.
    pPayload[TDMA_SRC_LOW];
  fd->dst =
     ed4:	16 96       	adiw	r26, 0x06	; 6
     ed6:	9c 93       	st	X, r25
     ed8:	8e 93       	st	-X, r24
     eda:	15 97       	sbiw	r26, 0x05	; 5
    ((uint16_t) tdma_rfRxInfo.pPayload[TDMA_DST_HIGH] << 8) | tdma_rfRxInfo.
    pPayload[TDMA_DST_LOW];
  fd->slot =
    ((uint16_t) tdma_rfRxInfo.pPayload[TDMA_SLOT_HIGH] << 8) | tdma_rfRxInfo.
     edc:	81 81       	ldd	r24, Z+1	; 0x01
     ede:	90 e0       	ldi	r25, 0x00	; 0
     ee0:	98 2f       	mov	r25, r24
     ee2:	88 27       	eor	r24, r24
     ee4:	30 81       	ld	r19, Z
     ee6:	83 2b       	or	r24, r19
    ((uint16_t) tdma_rfRxInfo.pPayload[TDMA_SRC_HIGH] << 8) | tdma_rfRxInfo.
    pPayload[TDMA_SRC_LOW];
  fd->dst =
    ((uint16_t) tdma_rfRxInfo.pPayload[TDMA_DST_HIGH] << 8) | tdma_rfRxInfo.
    pPayload[TDMA_DST_LOW];
  fd->slot =
     ee8:	11 96       	adiw	r26, 0x01	; 1
     eea:	9c 93       	st	X, r25
     eec:	8e 93       	st	-X, r24
    ((uint16_t) tdma_rfRxInfo.pPayload[TDMA_SLOT_HIGH] << 8) | tdma_rfRxInfo.
    pPayload[TDMA_SLOT_LOW];
  fd->seq_num =
    ((uint16_t) tdma_rfRxInfo.
     eee:	87 81       	ldd	r24, Z+7	; 0x07
     ef0:	90 e0       	ldi	r25, 0x00	; 0
     pPayload[TDMA_SEQ_NUM_HIGH] << 8) | tdma_rfRxInfo.
     ef2:	98 2f       	mov	r25, r24
     ef4:	88 27       	eor	r24, r24
     ef6:	36 81       	ldd	r19, Z+6	; 0x06
     ef8:	83 2b       	or	r24, r19
    ((uint16_t) tdma_rfRxInfo.pPayload[TDMA_DST_HIGH] << 8) | tdma_rfRxInfo.
    pPayload[TDMA_DST_LOW];
  fd->slot =
    ((uint16_t) tdma_rfRxInfo.pPayload[TDMA_SLOT_HIGH] << 8) | tdma_rfRxInfo.
    pPayload[TDMA_SLOT_LOW];
  fd->seq_num =
     efa:	1a 96       	adiw	r26, 0x0a	; 10
     efc:	9c 93       	st	X, r25
     efe:	8e 93       	st	-X, r24
     f00:	19 97       	sbiw	r26, 0x09	; 9
    ((uint16_t) tdma_rfRxInfo.
     pPayload[TDMA_SEQ_NUM_HIGH] << 8) | tdma_rfRxInfo.
    pPayload[TDMA_SEQ_NUM_LOW];
  fd->cycle_size =
    ((uint16_t) tdma_rfRxInfo.
     f02:	81 85       	ldd	r24, Z+9	; 0x09
     f04:	90 e0       	ldi	r25, 0x00	; 0
     pPayload[TDMA_CYCLE_SIZE_HIGH] << 8) | tdma_rfRxInfo.
     f06:	98 2f       	mov	r25, r24
     f08:	88 27       	eor	r24, r24
     f0a:	30 85       	ldd	r19, Z+8	; 0x08
     f0c:	83 2b       	or	r24, r19
    pPayload[TDMA_SLOT_LOW];
  fd->seq_num =
    ((uint16_t) tdma_rfRxInfo.
     pPayload[TDMA_SEQ_NUM_HIGH] << 8) | tdma_rfRxInfo.
    pPayload[TDMA_SEQ_NUM_LOW];
  fd->cycle_size =
     f0e:	13 96       	adiw	r26, 0x03	; 3
     f10:	9c 93       	st	X, r25
     f12:	8e 93       	st	-X, r24
     f14:	12 97       	sbiw	r26, 0x02	; 2
    ((uint16_t) tdma_rfRxInfo.
     pPayload[TDMA_CYCLE_SIZE_HIGH] << 8) | tdma_rfRxInfo.
    pPayload[TDMA_CYCLE_SIZE_LOW];

  fd->ttl= (uint8_t) tdma_rfRxInfo.pPayload[TDMA_TTL]; 
     f16:	82 85       	ldd	r24, Z+10	; 0x0a
     f18:	1c 96       	adiw	r26, 0x0c	; 12
     f1a:	8c 93       	st	X, r24


  // Check if it was a time out instead of packet RX signal
  if (flags == TDMA_BLOCKING)
     f1c:	21 11       	cpse	r18, r1
     f1e:	0b c0       	rjmp	.+22     	; 0xf36 <tdma_recv+0x15e>
    if ((event & SIG (tdma_rx_pkt_signal)) == 0)
     f20:	00 90 3d 09 	lds	r0, 0x093D
     f24:	04 c0       	rjmp	.+8      	; 0xf2e <tdma_recv+0x156>
     f26:	f6 94       	lsr	r15
     f28:	e7 94       	ror	r14
     f2a:	d7 94       	ror	r13
     f2c:	c7 94       	ror	r12
     f2e:	0a 94       	dec	r0
     f30:	d2 f7       	brpl	.-12     	; 0xf26 <tdma_recv+0x14e>
     f32:	c0 fe       	sbrs	r12, 0
     f34:	85 cf       	rjmp	.-246    	; 0xe40 <tdma_recv+0x68>
      return NRK_ERROR;

  // Set the buffer as empty
  tdma_rx_buf_empty = 1;
     f36:	81 e0       	ldi	r24, 0x01	; 1
     f38:	80 93 08 04 	sts	0x0408, r24
  return NRK_OK;

}
     f3c:	0f 90       	pop	r0
     f3e:	df 91       	pop	r29
     f40:	cf 91       	pop	r28
     f42:	1f 91       	pop	r17
     f44:	0f 91       	pop	r16
     f46:	ff 90       	pop	r15
     f48:	ef 90       	pop	r14
     f4a:	df 90       	pop	r13
     f4c:	cf 90       	pop	r12
     f4e:	bf 90       	pop	r11
     f50:	af 90       	pop	r10
     f52:	9f 90       	pop	r9
     f54:	8f 90       	pop	r8
     f56:	08 95       	ret

00000f58 <tdma_rx_pkt_set_buffer>:


int8_t tdma_rx_pkt_set_buffer (uint8_t * buf, uint8_t size)
{
  if (buf == NULL)
     f58:	00 97       	sbiw	r24, 0x00	; 0
     f5a:	51 f0       	breq	.+20     	; 0xf70 <tdma_rx_pkt_set_buffer+0x18>
    return NRK_ERROR;
  tdma_rfRxInfo.pPayload = buf;
     f5c:	90 93 30 06 	sts	0x0630, r25
     f60:	80 93 2f 06 	sts	0x062F, r24
  tdma_rfRxInfo.max_length = size;
     f64:	60 93 2e 06 	sts	0x062E, r22
  tdma_rx_buf_empty = 1;
     f68:	81 e0       	ldi	r24, 0x01	; 1
     f6a:	80 93 08 04 	sts	0x0408, r24
  return NRK_OK;
     f6e:	08 95       	ret


int8_t tdma_rx_pkt_set_buffer (uint8_t * buf, uint8_t size)
{
  if (buf == NULL)
    return NRK_ERROR;
     f70:	8f ef       	ldi	r24, 0xFF	; 255
  tdma_rfRxInfo.pPayload = buf;
  tdma_rfRxInfo.max_length = size;
  tdma_rx_buf_empty = 1;
  return NRK_OK;
}
     f72:	08 95       	ret

00000f74 <tdma_ttl_set>:

void tdma_ttl_set(uint8_t ttl)
{
tdma_ttl=ttl;
     f74:	80 93 10 04 	sts	0x0410, r24
     f78:	08 95       	ret

00000f7a <tdma_init>:
}

int8_t tdma_init (uint8_t mode, uint8_t chan, uint16_t my_mac)
{
     f7a:	0f 93       	push	r16
     f7c:	1f 93       	push	r17
     f7e:	cf 93       	push	r28
     f80:	df 93       	push	r29
     f82:	16 2f       	mov	r17, r22
     f84:	d4 2f       	mov	r29, r20
     f86:	05 2f       	mov	r16, r21
  tx_reserve = -1;
     f88:	9f ef       	ldi	r25, 0xFF	; 255
     f8a:	90 93 e3 03 	sts	0x03E3, r25
  tdma_rx_failure_cnt = 0;
     f8e:	10 92 e2 03 	sts	0x03E2, r1
     f92:	10 92 e1 03 	sts	0x03E1, r1
  tdma_mode = mode;
     f96:	80 93 11 04 	sts	0x0411, r24
  tdma_tx_slots = 0;
     f9a:	10 92 14 04 	sts	0x0414, r1
  tdma_ttl=TDMA_DEFAULT_TTL;
     f9e:	83 e0       	ldi	r24, 0x03	; 3
     fa0:	80 93 10 04 	sts	0x0410, r24
  sync_status=0;
     fa4:	10 92 e0 03 	sts	0x03E0, r1
    nrk_gpio_direction(NRK_MOSI,NRK_PIN_OUTPUT);
    nrk_gpio_direction(NRK_MISO,NRK_PIN_OUTPUT);
  #endif


  tdma_slots_per_cycle = TDMA_DEFAULT_SLOTS_PER_CYCLE;
     fa8:	80 e0       	ldi	r24, 0x00	; 0
     faa:	94 e0       	ldi	r25, 0x04	; 4
     fac:	90 93 0c 04 	sts	0x040C, r25
     fb0:	80 93 0b 04 	sts	0x040B, r24

  _tdma_slot_time.nano_secs = TDMA_DEFAULT_SLOT_MS * NANOS_PER_MS;
     fb4:	80 e8       	ldi	r24, 0x80	; 128
     fb6:	96 e9       	ldi	r25, 0x96	; 150
     fb8:	a8 e9       	ldi	r26, 0x98	; 152
     fba:	b0 e0       	ldi	r27, 0x00	; 0
     fbc:	80 93 f0 03 	sts	0x03F0, r24
     fc0:	90 93 f1 03 	sts	0x03F1, r25
     fc4:	a0 93 f2 03 	sts	0x03F2, r26
     fc8:	b0 93 f3 03 	sts	0x03F3, r27
  _tdma_slot_time.secs = 0;
     fcc:	10 92 ec 03 	sts	0x03EC, r1
     fd0:	10 92 ed 03 	sts	0x03ED, r1
     fd4:	10 92 ee 03 	sts	0x03EE, r1
     fd8:	10 92 ef 03 	sts	0x03EF, r1

  tdma_rx_pkt_signal = nrk_signal_create ();
     fdc:	0e 94 b6 1e 	call	0x3d6c	; 0x3d6c <nrk_signal_create>
     fe0:	c8 2f       	mov	r28, r24
     fe2:	80 93 3d 09 	sts	0x093D, r24
  if (tdma_rx_pkt_signal == NRK_ERROR) {
     fe6:	8f 3f       	cpi	r24, 0xFF	; 255
     fe8:	19 f4       	brne	.+6      	; 0xff0 <tdma_init+0x76>
    nrk_kprintf (PSTR ("TDMA ERROR: creating rx signal failed\r\n"));
     fea:	8d e5       	ldi	r24, 0x5D	; 93
     fec:	92 e0       	ldi	r25, 0x02	; 2
     fee:	09 c0       	rjmp	.+18     	; 0x1002 <tdma_init+0x88>
    nrk_kernel_error_add (NRK_SIGNAL_CREATE_ERROR, nrk_cur_task_TCB->task_ID);
    return NRK_ERROR;
  }
  tdma_tx_pkt_done_signal = nrk_signal_create ();
     ff0:	0e 94 b6 1e 	call	0x3d6c	; 0x3d6c <nrk_signal_create>
     ff4:	c8 2f       	mov	r28, r24
     ff6:	80 93 3e 09 	sts	0x093E, r24
  if (tdma_tx_pkt_done_signal == NRK_ERROR) {
     ffa:	8f 3f       	cpi	r24, 0xFF	; 255
     ffc:	69 f4       	brne	.+26     	; 0x1018 <tdma_init+0x9e>
    nrk_kprintf (PSTR ("TDMA ERROR: creating tx signal failed\r\n"));
     ffe:	85 e3       	ldi	r24, 0x35	; 53
    1000:	92 e0       	ldi	r25, 0x02	; 2
    1002:	0e 94 25 12 	call	0x244a	; 0x244a <nrk_kprintf>
    nrk_kernel_error_add (NRK_SIGNAL_CREATE_ERROR, nrk_cur_task_TCB->task_ID);
    1006:	e0 91 98 0b 	lds	r30, 0x0B98
    100a:	f0 91 99 0b 	lds	r31, 0x0B99
    100e:	60 85       	ldd	r22, Z+8	; 0x08
    1010:	8e e0       	ldi	r24, 0x0E	; 14
    1012:	0e 94 fe 1c 	call	0x39fc	; 0x39fc <nrk_kernel_error_add>
    return NRK_ERROR;
    1016:	2d c0       	rjmp	.+90     	; 0x1072 <tdma_init+0xf8>
  }
  tdma_enable_signal = nrk_signal_create ();
    1018:	0e 94 b6 1e 	call	0x3d6c	; 0x3d6c <nrk_signal_create>
    101c:	c8 2f       	mov	r28, r24
    101e:	80 93 d8 09 	sts	0x09D8, r24
  if (tdma_enable_signal == NRK_ERROR) {
    1022:	8f 3f       	cpi	r24, 0xFF	; 255
    1024:	19 f4       	brne	.+6      	; 0x102c <tdma_init+0xb2>
    nrk_kprintf (PSTR ("TDMA ERROR: creating enable signal failed\r\n"));
    1026:	89 e0       	ldi	r24, 0x09	; 9
    1028:	92 e0       	ldi	r25, 0x02	; 2
    102a:	eb cf       	rjmp	.-42     	; 0x1002 <tdma_init+0x88>

int8_t tdma_rx_pkt_set_buffer (uint8_t * buf, uint8_t size)
{
  if (buf == NULL)
    return NRK_ERROR;
  tdma_rfRxInfo.pPayload = buf;
    102c:	8d e1       	ldi	r24, 0x1D	; 29
    102e:	94 e0       	ldi	r25, 0x04	; 4
    1030:	90 93 30 06 	sts	0x0630, r25
    1034:	80 93 2f 06 	sts	0x062F, r24
  tdma_rfRxInfo.max_length = size;
    1038:	80 e7       	ldi	r24, 0x70	; 112
    103a:	80 93 2e 06 	sts	0x062E, r24
  }


  // Set the one main rx buffer
  tdma_rx_pkt_set_buffer (tdma_rx_buf, TDMA_MAX_PKT_SIZE);
  tdma_rx_buf_empty = 1;
    103e:	c1 e0       	ldi	r28, 0x01	; 1
    1040:	c0 93 08 04 	sts	0x0408, r28
  tx_data_ready = 0;
    1044:	10 92 0f 04 	sts	0x040F, r1


  // Setup the radio 
  rf_init (&tdma_rfRxInfo, chan, 0xffff, my_mac);
    1048:	2d 2f       	mov	r18, r29
    104a:	30 2f       	mov	r19, r16
    104c:	4f ef       	ldi	r20, 0xFF	; 255
    104e:	5f ef       	ldi	r21, 0xFF	; 255
    1050:	61 2f       	mov	r22, r17
    1052:	8a e2       	ldi	r24, 0x2A	; 42
    1054:	96 e0       	ldi	r25, 0x06	; 6
    1056:	0e 94 46 0d 	call	0x1a8c	; 0x1a8c <rf_init>
  tdma_chan = chan;
    105a:	10 93 06 04 	sts	0x0406, r17
  tdma_my_mac = my_mac;
    105e:	d0 93 12 04 	sts	0x0412, r29

  //FASTSPI_SETREG (CC2420_RSSI, 0xE580); // CCA THR=-25
  //FASTSPI_SETREG (CC2420_TXCTRL, 0x80FF);       // TX TURNAROUND = 128 us
  //FASTSPI_SETREG (CC2420_RXCTRL1, 0x0A56);
  // default cca thresh of -45
  rf_set_cca_thresh (-45);
    1062:	83 ed       	ldi	r24, 0xD3	; 211
    1064:	9f ef       	ldi	r25, 0xFF	; 255
    1066:	0e 94 37 10 	call	0x206e	; 0x206e <rf_set_cca_thresh>

  asm volatile ("":::"memory");
  tdma_running = 1;
    106a:	c0 93 07 04 	sts	0x0407, r28
  tdma_is_enabled = 1;
    106e:	c0 93 05 04 	sts	0x0405, r28
  return NRK_OK;
}
    1072:	8c 2f       	mov	r24, r28
    1074:	df 91       	pop	r29
    1076:	cf 91       	pop	r28
    1078:	1f 91       	pop	r17
    107a:	0f 91       	pop	r16
    107c:	08 95       	ret

0000107e <tdma_get_rx_pkt_signal>:


nrk_sig_t tdma_get_rx_pkt_signal ()
{
  nrk_signal_register (tdma_rx_pkt_signal);
    107e:	80 91 3d 09 	lds	r24, 0x093D
    1082:	0e 94 c6 1f 	call	0x3f8c	; 0x3f8c <nrk_signal_register>
  return (tdma_rx_pkt_signal);
}
    1086:	80 91 3d 09 	lds	r24, 0x093D
    108a:	08 95       	ret

0000108c <tdma_get_tx_done_signal>:

nrk_sig_t tdma_get_tx_done_signal ()
{
  nrk_signal_register (tdma_tx_pkt_done_signal);
    108c:	80 91 3e 09 	lds	r24, 0x093E
    1090:	0e 94 c6 1f 	call	0x3f8c	; 0x3f8c <nrk_signal_register>
  return (tdma_tx_pkt_done_signal);
}
    1094:	80 91 3e 09 	lds	r24, 0x093E
    1098:	08 95       	ret

0000109a <tdma_rx_pkt_get>:


uint8_t *tdma_rx_pkt_get (uint8_t * len, int8_t * rssi)
{

  if (tdma_rx_buf_empty == 1) {
    109a:	20 91 08 04 	lds	r18, 0x0408
    109e:	21 30       	cpi	r18, 0x01	; 1
    10a0:	39 f4       	brne	.+14     	; 0x10b0 <tdma_rx_pkt_get+0x16>
    *len = 0;
    10a2:	fc 01       	movw	r30, r24
    10a4:	10 82       	st	Z, r1
    *rssi = 0;
    10a6:	fb 01       	movw	r30, r22
    10a8:	10 82       	st	Z, r1
    return NULL;
    10aa:	80 e0       	ldi	r24, 0x00	; 0
    10ac:	90 e0       	ldi	r25, 0x00	; 0
    10ae:	08 95       	ret
  }
  *len = tdma_rfRxInfo.length;
    10b0:	20 91 2d 06 	lds	r18, 0x062D
    10b4:	fc 01       	movw	r30, r24
    10b6:	20 83       	st	Z, r18
  *rssi = tdma_rfRxInfo.rssi;
    10b8:	80 91 32 06 	lds	r24, 0x0632
    10bc:	fb 01       	movw	r30, r22
    10be:	80 83       	st	Z, r24
  return tdma_rfRxInfo.pPayload;
    10c0:	80 91 2f 06 	lds	r24, 0x062F
    10c4:	90 91 30 06 	lds	r25, 0x0630
}
    10c8:	08 95       	ret

000010ca <tdma_rx_pkt_release>:


int8_t tdma_rx_pkt_release(void)
{
    tdma_rx_buf_empty=1;
    10ca:	81 e0       	ldi	r24, 0x01	; 1
    10cc:	80 93 08 04 	sts	0x0408, r24
return NRK_OK;
}
    10d0:	08 95       	ret

000010d2 <tdma_disable>:


void tdma_disable ()
{
  tdma_is_enabled = 0;
    10d2:	10 92 05 04 	sts	0x0405, r1
  rf_power_down ();
    10d6:	0c 94 c5 0c 	jmp	0x198a	; 0x198a <rf_power_down>

000010da <tdma_enable>:
}

void tdma_enable ()
{
  tdma_is_enabled = 1;
    10da:	81 e0       	ldi	r24, 0x01	; 1
    10dc:	80 93 05 04 	sts	0x0405, r24
  rf_power_up ();
    10e0:	0e 94 eb 0c 	call	0x19d6	; 0x19d6 <rf_power_up>
  nrk_event_signal (tdma_enable_signal);
    10e4:	80 91 d8 09 	lds	r24, 0x09D8
    10e8:	0c 94 f8 1f 	jmp	0x3ff0	; 0x3ff0 <nrk_event_signal>

000010ec <tdma_wakeup>:

}

void tdma_wakeup()
{
tdma_wakeup_flag=1;
    10ec:	81 e0       	ldi	r24, 0x01	; 1
    10ee:	80 93 20 06 	sts	0x0620, r24
    10f2:	08 95       	ret

000010f4 <tdma_started>:

}

int8_t tdma_started ()
{
  return tdma_running;
    10f4:	80 91 07 04 	lds	r24, 0x0407
}
    10f8:	08 95       	ret

000010fa <_tdma_rx_master>:
{
  int8_t v, i;
  static uint8_t cnt=0;
  v = 0;
  
  if (tdma_rx_buf_empty != 1) {
    10fa:	80 91 08 04 	lds	r24, 0x0408
    10fe:	81 30       	cpi	r24, 0x01	; 1
    1100:	99 f0       	breq	.+38     	; 0x1128 <_tdma_rx_master+0x2e>
    rf_rx_off();
    1102:	0e 94 bc 0d 	call	0x1b78	; 0x1b78 <rf_rx_off>
    rf_rx_on();
    1106:	0e 94 b6 0d 	call	0x1b6c	; 0x1b6c <rf_rx_on>
    cnt++;
    110a:	80 91 dd 03 	lds	r24, 0x03DD
    110e:	8f 5f       	subi	r24, 0xFF	; 255
    1110:	80 93 dd 03 	sts	0x03DD, r24
    // catch annoying race condition, FIXME: why does this really happen?
    if(cnt>2){ tdma_rx_buf_empty=0;
    1114:	83 30       	cpi	r24, 0x03	; 3
    1116:	30 f0       	brcs	.+12     	; 0x1124 <_tdma_rx_master+0x2a>
    1118:	10 92 08 04 	sts	0x0408, r1
          nrk_event_signal (tdma_rx_pkt_signal);
    111c:	80 91 3d 09 	lds	r24, 0x093D
    1120:	0e 94 f8 1f 	call	0x3ff0	; 0x3ff0 <nrk_event_signal>
	}
    return NRK_ERROR;
    1124:	8f ef       	ldi	r24, 0xFF	; 255
    1126:	08 95       	ret
    }
cnt=0;
    1128:	10 92 dd 03 	sts	0x03DD, r1
  #ifdef GPIO_DEBUG
    nrk_gpio_set(NRK_MISO);
  #endif
//  if (rf_rx_check_fifop () == 1) {
  //    v = rf_polling_rx_packet ();
  v = rf_rx_packet_nonblock ();
    112c:	0e 94 c0 0e 	call	0x1d80	; 0x1d80 <rf_rx_packet_nonblock>
      if (v == 1) {
    1130:	81 30       	cpi	r24, 0x01	; 1
    1132:	91 f5       	brne	.+100    	; 0x1198 <_tdma_rx_master+0x9e>
        // Grab packet, do good stuff
        if (tdma_rfRxInfo.length > TDMA_PCF_HEADER) {
    1134:	60 91 2d 06 	lds	r22, 0x062D
    1138:	6d 30       	cpi	r22, 0x0D	; 13
    113a:	6c f1       	brlt	.+90     	; 0x1196 <_tdma_rx_master+0x9c>
	if(_tdma_aes_enabled)
    113c:	80 91 13 04 	lds	r24, 0x0413
    1140:	81 11       	cpse	r24, r1
    1142:	07 c0       	rjmp	.+14     	; 0x1152 <_tdma_rx_master+0x58>
   		 	nrk_gpio_clr(NRK_MISO);
  		#endif
			return NRK_ERROR; 
		}
	 }
	  tdma_rx_buf_empty = 0;
    1144:	10 92 08 04 	sts	0x0408, r1
          nrk_event_signal (tdma_rx_pkt_signal);
    1148:	80 91 3d 09 	lds	r24, 0x093D
    114c:	0e 94 f8 1f 	call	0x3ff0	; 0x3ff0 <nrk_event_signal>
    1150:	22 c0       	rjmp	.+68     	; 0x1196 <_tdma_rx_master+0x9c>
      if (v == 1) {
        // Grab packet, do good stuff
        if (tdma_rfRxInfo.length > TDMA_PCF_HEADER) {
	if(_tdma_aes_enabled)
	{
          aes_decrypt(tdma_rfRxInfo.pPayload, tdma_rfRxInfo.length );
    1152:	80 91 2f 06 	lds	r24, 0x062F
    1156:	90 91 30 06 	lds	r25, 0x0630
    115a:	0e 94 96 11 	call	0x232c	; 0x232c <aes_decrypt>
	  if(tdma_rfRxInfo.pPayload[tdma_rfRxInfo.length-1]!= 0xCA ||
    115e:	80 91 2f 06 	lds	r24, 0x062F
    1162:	90 91 30 06 	lds	r25, 0x0630
    1166:	20 91 2d 06 	lds	r18, 0x062D
    116a:	82 0f       	add	r24, r18
    116c:	91 1d       	adc	r25, r1
    116e:	27 fd       	sbrc	r18, 7
    1170:	9a 95       	dec	r25
    1172:	fc 01       	movw	r30, r24
    1174:	31 97       	sbiw	r30, 0x01	; 1
    1176:	20 81       	ld	r18, Z
    1178:	2a 3c       	cpi	r18, 0xCA	; 202
    117a:	a1 f6       	brne	.-88     	; 0x1124 <_tdma_rx_master+0x2a>
	     tdma_rfRxInfo.pPayload[tdma_rfRxInfo.length-2]!= 0xFE ||
    117c:	31 97       	sbiw	r30, 0x01	; 1
        // Grab packet, do good stuff
        if (tdma_rfRxInfo.length > TDMA_PCF_HEADER) {
	if(_tdma_aes_enabled)
	{
          aes_decrypt(tdma_rfRxInfo.pPayload, tdma_rfRxInfo.length );
	  if(tdma_rfRxInfo.pPayload[tdma_rfRxInfo.length-1]!= 0xCA ||
    117e:	20 81       	ld	r18, Z
    1180:	2e 3f       	cpi	r18, 0xFE	; 254
    1182:	81 f6       	brne	.-96     	; 0x1124 <_tdma_rx_master+0x2a>
	     tdma_rfRxInfo.pPayload[tdma_rfRxInfo.length-2]!= 0xFE ||
	     tdma_rfRxInfo.pPayload[tdma_rfRxInfo.length-3]!= 0xBE ||
    1184:	31 97       	sbiw	r30, 0x01	; 1
        if (tdma_rfRxInfo.length > TDMA_PCF_HEADER) {
	if(_tdma_aes_enabled)
	{
          aes_decrypt(tdma_rfRxInfo.pPayload, tdma_rfRxInfo.length );
	  if(tdma_rfRxInfo.pPayload[tdma_rfRxInfo.length-1]!= 0xCA ||
	     tdma_rfRxInfo.pPayload[tdma_rfRxInfo.length-2]!= 0xFE ||
    1186:	20 81       	ld	r18, Z
    1188:	2e 3b       	cpi	r18, 0xBE	; 190
    118a:	61 f6       	brne	.-104    	; 0x1124 <_tdma_rx_master+0x2a>
	     tdma_rfRxInfo.pPayload[tdma_rfRxInfo.length-3]!= 0xBE ||
	     tdma_rfRxInfo.pPayload[tdma_rfRxInfo.length-4]!= 0xEF ) 
    118c:	31 97       	sbiw	r30, 0x01	; 1
	if(_tdma_aes_enabled)
	{
          aes_decrypt(tdma_rfRxInfo.pPayload, tdma_rfRxInfo.length );
	  if(tdma_rfRxInfo.pPayload[tdma_rfRxInfo.length-1]!= 0xCA ||
	     tdma_rfRxInfo.pPayload[tdma_rfRxInfo.length-2]!= 0xFE ||
	     tdma_rfRxInfo.pPayload[tdma_rfRxInfo.length-3]!= 0xBE ||
    118e:	80 81       	ld	r24, Z
    1190:	8f 3e       	cpi	r24, 0xEF	; 239
    1192:	c1 f2       	breq	.-80     	; 0x1144 <_tdma_rx_master+0x4a>
    1194:	c7 cf       	rjmp	.-114    	; 0x1124 <_tdma_rx_master+0x2a>
//  if (rf_rx_check_fifop () == 1) {
  //    v = rf_polling_rx_packet ();
  v = rf_rx_packet_nonblock ();
      if (v == 1) {
        // Grab packet, do good stuff
        if (tdma_rfRxInfo.length > TDMA_PCF_HEADER) {
    1196:	81 e0       	ldi	r24, 0x01	; 1
  #ifdef GPIO_DEBUG
    nrk_gpio_clr(NRK_MISO);
  #endif

  return v;
}
    1198:	08 95       	ret

0000119a <_tdma_rx>:


int8_t _tdma_rx ()
{
    119a:	cf 93       	push	r28
    119c:	df 93       	push	r29
  int8_t v, i;
  v = 0;

  if (tdma_rx_buf_empty != 1)
    119e:	80 91 08 04 	lds	r24, 0x0408
    11a2:	81 30       	cpi	r24, 0x01	; 1
    11a4:	11 f0       	breq	.+4      	; 0x11aa <_tdma_rx+0x10>
    return NRK_ERROR;
    11a6:	8f ef       	ldi	r24, 0xFF	; 255
    11a8:	40 c0       	rjmp	.+128    	; 0x122a <_tdma_rx+0x90>
    11aa:	d4 e6       	ldi	r29, 0x64	; 100
    nrk_gpio_set(NRK_MISO);
  #endif
//  if (rf_rx_check_fifop () == 1) {
    for (i = 0; i < 100; i++) {
  //    v = rf_polling_rx_packet ();
  v = rf_rx_packet_nonblock ();
    11ac:	0e 94 c0 0e 	call	0x1d80	; 0x1d80 <rf_rx_packet_nonblock>
    11b0:	c8 2f       	mov	r28, r24
      if (v == 1) {
    11b2:	81 30       	cpi	r24, 0x01	; 1
    11b4:	89 f5       	brne	.+98     	; 0x1218 <_tdma_rx+0x7e>
        // Grab packet, do good stuff
        if (tdma_rfRxInfo.length > TDMA_PCF_HEADER) {
    11b6:	60 91 2d 06 	lds	r22, 0x062D
    11ba:	6d 30       	cpi	r22, 0x0D	; 13
    11bc:	ac f1       	brlt	.+106    	; 0x1228 <_tdma_rx+0x8e>
	if(_tdma_aes_enabled)
    11be:	80 91 13 04 	lds	r24, 0x0413
    11c2:	81 11       	cpse	r24, r1
    11c4:	07 c0       	rjmp	.+14     	; 0x11d4 <_tdma_rx+0x3a>
    nrk_gpio_clr(NRK_MISO);
  #endif
			return NRK_ERROR; 
			}
	 }
	  tdma_rx_buf_empty = 0;
    11c6:	10 92 08 04 	sts	0x0408, r1
          nrk_event_signal (tdma_rx_pkt_signal);
    11ca:	80 91 3d 09 	lds	r24, 0x093D
    11ce:	0e 94 f8 1f 	call	0x3ff0	; 0x3ff0 <nrk_event_signal>
    11d2:	2a c0       	rjmp	.+84     	; 0x1228 <_tdma_rx+0x8e>
      if (v == 1) {
        // Grab packet, do good stuff
        if (tdma_rfRxInfo.length > TDMA_PCF_HEADER) {
	if(_tdma_aes_enabled)
	{
          aes_decrypt(tdma_rfRxInfo.pPayload, tdma_rfRxInfo.length );
    11d4:	80 91 2f 06 	lds	r24, 0x062F
    11d8:	90 91 30 06 	lds	r25, 0x0630
    11dc:	0e 94 96 11 	call	0x232c	; 0x232c <aes_decrypt>
	  if(tdma_rfRxInfo.pPayload[tdma_rfRxInfo.length-1]!= 0xCA ||
    11e0:	80 91 2f 06 	lds	r24, 0x062F
    11e4:	90 91 30 06 	lds	r25, 0x0630
    11e8:	20 91 2d 06 	lds	r18, 0x062D
    11ec:	82 0f       	add	r24, r18
    11ee:	91 1d       	adc	r25, r1
    11f0:	27 fd       	sbrc	r18, 7
    11f2:	9a 95       	dec	r25
    11f4:	fc 01       	movw	r30, r24
    11f6:	31 97       	sbiw	r30, 0x01	; 1
    11f8:	20 81       	ld	r18, Z
    11fa:	2a 3c       	cpi	r18, 0xCA	; 202
    11fc:	a1 f6       	brne	.-88     	; 0x11a6 <_tdma_rx+0xc>
	     tdma_rfRxInfo.pPayload[tdma_rfRxInfo.length-2]!= 0xFE ||
    11fe:	31 97       	sbiw	r30, 0x01	; 1
        // Grab packet, do good stuff
        if (tdma_rfRxInfo.length > TDMA_PCF_HEADER) {
	if(_tdma_aes_enabled)
	{
          aes_decrypt(tdma_rfRxInfo.pPayload, tdma_rfRxInfo.length );
	  if(tdma_rfRxInfo.pPayload[tdma_rfRxInfo.length-1]!= 0xCA ||
    1200:	20 81       	ld	r18, Z
    1202:	2e 3f       	cpi	r18, 0xFE	; 254
    1204:	81 f6       	brne	.-96     	; 0x11a6 <_tdma_rx+0xc>
	     tdma_rfRxInfo.pPayload[tdma_rfRxInfo.length-2]!= 0xFE ||
	     tdma_rfRxInfo.pPayload[tdma_rfRxInfo.length-3]!= 0xBE ||
    1206:	31 97       	sbiw	r30, 0x01	; 1
        if (tdma_rfRxInfo.length > TDMA_PCF_HEADER) {
	if(_tdma_aes_enabled)
	{
          aes_decrypt(tdma_rfRxInfo.pPayload, tdma_rfRxInfo.length );
	  if(tdma_rfRxInfo.pPayload[tdma_rfRxInfo.length-1]!= 0xCA ||
	     tdma_rfRxInfo.pPayload[tdma_rfRxInfo.length-2]!= 0xFE ||
    1208:	20 81       	ld	r18, Z
    120a:	2e 3b       	cpi	r18, 0xBE	; 190
    120c:	61 f6       	brne	.-104    	; 0x11a6 <_tdma_rx+0xc>
	     tdma_rfRxInfo.pPayload[tdma_rfRxInfo.length-3]!= 0xBE ||
	     tdma_rfRxInfo.pPayload[tdma_rfRxInfo.length-4]!= 0xEF ) {
    120e:	31 97       	sbiw	r30, 0x01	; 1
	if(_tdma_aes_enabled)
	{
          aes_decrypt(tdma_rfRxInfo.pPayload, tdma_rfRxInfo.length );
	  if(tdma_rfRxInfo.pPayload[tdma_rfRxInfo.length-1]!= 0xCA ||
	     tdma_rfRxInfo.pPayload[tdma_rfRxInfo.length-2]!= 0xFE ||
	     tdma_rfRxInfo.pPayload[tdma_rfRxInfo.length-3]!= 0xBE ||
    1210:	80 81       	ld	r24, Z
    1212:	8f 3e       	cpi	r24, 0xEF	; 239
    1214:	c1 f2       	breq	.-80     	; 0x11c6 <_tdma_rx+0x2c>
    1216:	c7 cf       	rjmp	.-114    	; 0x11a6 <_tdma_rx+0xc>
	  tdma_rx_buf_empty = 0;
          nrk_event_signal (tdma_rx_pkt_signal);
        }
        break;
      }
      nrk_spin_wait_us (100);
    1218:	84 e6       	ldi	r24, 0x64	; 100
    121a:	90 e0       	ldi	r25, 0x00	; 0
    121c:	0e 94 18 2c 	call	0x5830	; 0x5830 <nrk_spin_wait_us>
    1220:	d1 50       	subi	r29, 0x01	; 1

  #ifdef GPIO_DEBUG
    nrk_gpio_set(NRK_MISO);
  #endif
//  if (rf_rx_check_fifop () == 1) {
    for (i = 0; i < 100; i++) {
    1222:	21 f6       	brne	.-120    	; 0x11ac <_tdma_rx+0x12>
    1224:	8c 2f       	mov	r24, r28
    1226:	01 c0       	rjmp	.+2      	; 0x122a <_tdma_rx+0x90>
  //    v = rf_polling_rx_packet ();
  v = rf_rx_packet_nonblock ();
    1228:	81 e0       	ldi	r24, 0x01	; 1

  #ifdef GPIO_DEBUG
    nrk_gpio_clr(NRK_MISO);
  #endif
  return v;
}
    122a:	df 91       	pop	r29
    122c:	cf 91       	pop	r28
    122e:	08 95       	ret

00001230 <_tdma_tx>:


int8_t _tdma_tx ()
{
    1230:	0f 93       	push	r16
    1232:	1f 93       	push	r17
    1234:	cf 93       	push	r28
  int8_t v;
  uint8_t checksum, i;
  uint8_t *data_start, *frame_start = &TRXFBST;
 

if(_tdma_aes_enabled)
    1236:	90 91 13 04 	lds	r25, 0x0413
    123a:	99 23       	and	r25, r25
    123c:	09 f4       	brne	.+2      	; 0x1240 <_tdma_tx+0x10>
    123e:	43 c0       	rjmp	.+134    	; 0x12c6 <_tdma_tx+0x96>
{
   // Add 0xCAFEBEEF as a magic number for AES MAC
   tdma_rfTxInfo.length=tdma_rfTxInfo.length+4;
    1240:	20 91 f1 06 	lds	r18, 0x06F1
    1244:	84 e0       	ldi	r24, 0x04	; 4
    1246:	82 0f       	add	r24, r18

   // Make packet a multiple of 16
   if((tdma_rfTxInfo.length%16)!=0) tdma_rfTxInfo.length=((tdma_rfTxInfo.length/16)+1)*16;
    1248:	38 2f       	mov	r19, r24
    124a:	3f 70       	andi	r19, 0x0F	; 15
    124c:	31 f0       	breq	.+12     	; 0x125a <_tdma_tx+0x2a>
    124e:	87 ff       	sbrs	r24, 7
    1250:	02 c0       	rjmp	.+4      	; 0x1256 <_tdma_tx+0x26>
    1252:	83 e1       	ldi	r24, 0x13	; 19
    1254:	82 0f       	add	r24, r18
    1256:	80 7f       	andi	r24, 0xF0	; 240
    1258:	80 5f       	subi	r24, 0xF0	; 240
    125a:	80 93 f1 06 	sts	0x06F1, r24
   
//   printf( "l2: %d\r\n",tdma_rfTxInfo.length );
   tdma_rfTxInfo.pPayload[tdma_rfTxInfo.length-1]=0xCA;
    125e:	80 91 f1 06 	lds	r24, 0x06F1
    1262:	e0 91 f2 06 	lds	r30, 0x06F2
    1266:	f0 91 f3 06 	lds	r31, 0x06F3
    126a:	e8 0f       	add	r30, r24
    126c:	f1 1d       	adc	r31, r1
    126e:	87 fd       	sbrc	r24, 7
    1270:	fa 95       	dec	r31
    1272:	31 97       	sbiw	r30, 0x01	; 1
    1274:	8a ec       	ldi	r24, 0xCA	; 202
    1276:	80 83       	st	Z, r24
   tdma_rfTxInfo.pPayload[tdma_rfTxInfo.length-2]=0xFE;
    1278:	80 91 f1 06 	lds	r24, 0x06F1
    127c:	e0 91 f2 06 	lds	r30, 0x06F2
    1280:	f0 91 f3 06 	lds	r31, 0x06F3
    1284:	e8 0f       	add	r30, r24
    1286:	f1 1d       	adc	r31, r1
    1288:	87 fd       	sbrc	r24, 7
    128a:	fa 95       	dec	r31
    128c:	32 97       	sbiw	r30, 0x02	; 2
    128e:	8e ef       	ldi	r24, 0xFE	; 254
    1290:	80 83       	st	Z, r24
   tdma_rfTxInfo.pPayload[tdma_rfTxInfo.length-3]=0xBE;
    1292:	80 91 f1 06 	lds	r24, 0x06F1
    1296:	e0 91 f2 06 	lds	r30, 0x06F2
    129a:	f0 91 f3 06 	lds	r31, 0x06F3
    129e:	e8 0f       	add	r30, r24
    12a0:	f1 1d       	adc	r31, r1
    12a2:	87 fd       	sbrc	r24, 7
    12a4:	fa 95       	dec	r31
    12a6:	33 97       	sbiw	r30, 0x03	; 3
    12a8:	8e eb       	ldi	r24, 0xBE	; 190
    12aa:	80 83       	st	Z, r24
   tdma_rfTxInfo.pPayload[tdma_rfTxInfo.length-4]=0xEF;
    12ac:	80 91 f1 06 	lds	r24, 0x06F1
    12b0:	e0 91 f2 06 	lds	r30, 0x06F2
    12b4:	f0 91 f3 06 	lds	r31, 0x06F3
    12b8:	e8 0f       	add	r30, r24
    12ba:	f1 1d       	adc	r31, r1
    12bc:	87 fd       	sbrc	r24, 7
    12be:	fa 95       	dec	r31
    12c0:	34 97       	sbiw	r30, 0x04	; 4
    12c2:	8f ee       	ldi	r24, 0xEF	; 239
    12c4:	80 83       	st	Z, r24
}
  checksum=0;
  for(i=0; i<tdma_rfTxInfo.length; i++ )
    12c6:	60 91 f1 06 	lds	r22, 0x06F1
    12ca:	06 2f       	mov	r16, r22
    12cc:	11 27       	eor	r17, r17
    12ce:	07 fd       	sbrc	r16, 7
    12d0:	10 95       	com	r17
	checksum+=tdma_rfTxInfo.pPayload[i];
    12d2:	e0 91 f2 06 	lds	r30, 0x06F2
    12d6:	f0 91 f3 06 	lds	r31, 0x06F3
    12da:	c0 e0       	ldi	r28, 0x00	; 0
    12dc:	40 e0       	ldi	r20, 0x00	; 0
   tdma_rfTxInfo.pPayload[tdma_rfTxInfo.length-2]=0xFE;
   tdma_rfTxInfo.pPayload[tdma_rfTxInfo.length-3]=0xBE;
   tdma_rfTxInfo.pPayload[tdma_rfTxInfo.length-4]=0xEF;
}
  checksum=0;
  for(i=0; i<tdma_rfTxInfo.length; i++ )
    12de:	24 2f       	mov	r18, r20
    12e0:	30 e0       	ldi	r19, 0x00	; 0
    12e2:	20 17       	cp	r18, r16
    12e4:	31 07       	cpc	r19, r17
    12e6:	3c f4       	brge	.+14     	; 0x12f6 <_tdma_tx+0xc6>
	checksum+=tdma_rfTxInfo.pPayload[i];
    12e8:	2e 0f       	add	r18, r30
    12ea:	3f 1f       	adc	r19, r31
    12ec:	d9 01       	movw	r26, r18
    12ee:	8c 91       	ld	r24, X
    12f0:	c8 0f       	add	r28, r24
   tdma_rfTxInfo.pPayload[tdma_rfTxInfo.length-2]=0xFE;
   tdma_rfTxInfo.pPayload[tdma_rfTxInfo.length-3]=0xBE;
   tdma_rfTxInfo.pPayload[tdma_rfTxInfo.length-4]=0xEF;
}
  checksum=0;
  for(i=0; i<tdma_rfTxInfo.length; i++ )
    12f2:	4f 5f       	subi	r20, 0xFF	; 255
    12f4:	f4 cf       	rjmp	.-24     	; 0x12de <_tdma_tx+0xae>
	checksum+=tdma_rfTxInfo.pPayload[i];

if(_tdma_aes_enabled)   aes_encrypt(tdma_rfTxInfo.pPayload, tdma_rfTxInfo.length );
    12f6:	99 23       	and	r25, r25
    12f8:	19 f0       	breq	.+6      	; 0x1300 <_tdma_tx+0xd0>
    12fa:	cf 01       	movw	r24, r30
    12fc:	0e 94 47 11 	call	0x228e	; 0x228e <aes_encrypt>
  

  data_start = frame_start + 9 + 1 + tdma_rfTxInfo.length;
    1300:	e0 91 f1 06 	lds	r30, 0x06F1
    1304:	ff 27       	eor	r31, r31
    1306:	e7 fd       	sbrc	r30, 7
    1308:	f0 95       	com	r31
  memcpy(data_start, &checksum, sizeof(uint8_t));
    130a:	e6 57       	subi	r30, 0x76	; 118
    130c:	fe 4f       	sbci	r31, 0xFE	; 254
    130e:	c0 83       	st	Z, r28
    nrk_gpio_set(NRK_MOSI);
  #endif

for(i=0; i<TX_PKT_RETRY; i++ )
{
  v = rf_tx_packet (&tdma_rfTxInfo);
    1310:	8f ee       	ldi	r24, 0xEF	; 239
    1312:	96 e0       	ldi	r25, 0x06	; 6
    1314:	0e 94 c2 0d 	call	0x1b84	; 0x1b84 <rf_tx_packet>
  // Too delay or not?
}

  tx_data_ready = 0;
    1318:	10 92 0f 04 	sts	0x040F, r1
  nrk_event_signal (tdma_tx_pkt_done_signal);
    131c:	80 91 3e 09 	lds	r24, 0x093E
    1320:	0e 94 f8 1f 	call	0x3ff0	; 0x3ff0 <nrk_event_signal>
  #ifdef GPIO_DEBUG
    nrk_gpio_clr(NRK_MOSI);
  #endif
  return NRK_OK;
}
    1324:	81 e0       	ldi	r24, 0x01	; 1
    1326:	cf 91       	pop	r28
    1328:	1f 91       	pop	r17
    132a:	0f 91       	pop	r16
    132c:	08 95       	ret

0000132e <tdma_nw_task>:
  nrk_event_signal (tdma_enable_signal);
}


void tdma_nw_task ()
{
    132e:	cf 93       	push	r28
    1330:	df 93       	push	r29
    1332:	00 d0       	rcall	.+0      	; 0x1334 <tdma_nw_task+0x6>
    1334:	cd b7       	in	r28, 0x3d	; 61
    1336:	de b7       	in	r29, 0x3e	; 62
  int8_t v, i;
  uint16_t slot, tmp,tmp2,sync;
  nrk_sig_mask_t event;

  do {
    nrk_wait_until_next_period ();
    1338:	0e 94 6d 23 	call	0x46da	; 0x46da <nrk_wait_until_next_period>

}

int8_t tdma_started ()
{
  return tdma_running;
    133c:	80 91 07 04 	lds	r24, 0x0407
  uint16_t slot, tmp,tmp2,sync;
  nrk_sig_mask_t event;

  do {
    nrk_wait_until_next_period ();
  } while (!tdma_started ());
    1340:	88 23       	and	r24, r24
    1342:	d1 f3       	breq	.-12     	; 0x1338 <tdma_nw_task+0xa>

//register the signal after bmac_init has been called
  v = nrk_signal_register (tdma_enable_signal);
    1344:	80 91 d8 09 	lds	r24, 0x09D8
    1348:	0e 94 c6 1f 	call	0x3f8c	; 0x3f8c <nrk_signal_register>
    134c:	8a 83       	std	Y+2, r24	; 0x02
  if (v == NRK_ERROR)
    134e:	8f 3f       	cpi	r24, 0xFF	; 255
    1350:	21 f4       	brne	.+8      	; 0x135a <tdma_nw_task+0x2c>
    nrk_kprintf (PSTR ("Failed to register signal\r\n"));
    1352:	8d ee       	ldi	r24, 0xED	; 237
    1354:	91 e0       	ldi	r25, 0x01	; 1
    1356:	0e 94 25 12 	call	0x244a	; 0x244a <nrk_kprintf>
      slot++;
	// For the last slot, we wakeup a bit late to make sure all other nodes have woken up in time to
	// receive the beacon message.  
      if (slot > tdma_slots_per_cycle ){
        nrk_wait_until_ticks(TDMA_WAKEUP_GAURD_TIME_MS);
	slot = 0;
    135a:	61 2c       	mov	r6, r1
    135c:	71 2c       	mov	r7, r1

      // Transmit on slot
      if (tx_data_ready == 1) {
        tdma_rfTxInfo.pPayload[TDMA_SLOT_LOW] = slot & 0xff;    // slot
        tdma_rfTxInfo.pPayload[TDMA_SLOT_HIGH] = slot >> 8;
        tdma_rfTxInfo.destAddr = 0xffff;
    135e:	22 24       	eor	r2, r2
    1360:	2a 94       	dec	r2
    1362:	32 2c       	mov	r3, r2
//rf_set_rx (&tdma_rfRxInfo, tdma_chan);



  while (1) {
    if (tdma_mode == TDMA_HOST) {
    1364:	80 91 11 04 	lds	r24, 0x0411
    1368:	81 30       	cpi	r24, 0x01	; 1
    136a:	09 f0       	breq	.+2      	; 0x136e <tdma_nw_task+0x40>
    136c:	e1 c0       	rjmp	.+450    	; 0x1530 <tdma_nw_task+0x202>
	    sync_status=1; // HOST is always synced
    136e:	80 93 e0 03 	sts	0x03E0, r24
      // This is the downstream transmit slot
      if (slot == 0) {
    1372:	61 14       	cp	r6, r1
    1374:	71 04       	cpc	r7, r1
    1376:	09 f0       	breq	.+2      	; 0x137a <tdma_nw_task+0x4c>
    1378:	88 c0       	rjmp	.+272    	; 0x148a <tdma_nw_task+0x15c>

        //  for(i=0; i<100; i++ ) tdma_rfTxInfo.pPayload[i] = 0;  
        //rf_rx_off();
        // If there is no pending packet, lets make an empty one
        if (tx_data_ready == 0) {
    137a:	80 91 0f 04 	lds	r24, 0x040F
    137e:	81 11       	cpse	r24, r1
    1380:	16 c0       	rjmp	.+44     	; 0x13ae <tdma_nw_task+0x80>
          tdma_rfTxInfo.pPayload = tdma_tx_buf;
    1382:	2d e8       	ldi	r18, 0x8D	; 141
    1384:	34 e0       	ldi	r19, 0x04	; 4
    1386:	30 93 f3 06 	sts	0x06F3, r19
    138a:	20 93 f2 06 	sts	0x06F2, r18
          // Setup the header data
          tdma_rfTxInfo.pPayload[TDMA_DST_LOW] = 0xff;  // dst
    138e:	3f ef       	ldi	r19, 0xFF	; 255
    1390:	30 93 8f 04 	sts	0x048F, r19
          tdma_rfTxInfo.pPayload[TDMA_DST_HIGH] = 0xff;
    1394:	30 93 90 04 	sts	0x0490, r19
          tdma_rfTxInfo.pPayload[TDMA_SRC_LOW] = 0x00;  // src
    1398:	10 92 91 04 	sts	0x0491, r1
          tdma_rfTxInfo.pPayload[TDMA_SRC_HIGH] = 0x00;
    139c:	10 92 92 04 	sts	0x0492, r1
          tdma_rfTxInfo.pPayload[TDMA_SEQ_NUM_LOW] = 0x00;      // seq num
    13a0:	10 92 93 04 	sts	0x0493, r1
          tdma_rfTxInfo.pPayload[TDMA_SEQ_NUM_HIGH] = 0x00;
    13a4:	10 92 94 04 	sts	0x0494, r1
          tdma_rfTxInfo.length = TDMA_PCF_HEADER;
    13a8:	8c e0       	ldi	r24, 0x0C	; 12
    13aa:	80 93 f1 06 	sts	0x06F1, r24
        }
        tdma_rfTxInfo.pPayload[TDMA_CYCLE_SIZE_LOW] = tdma_slots_per_cycle & 0xff;      // cycle size 
    13ae:	e0 91 f2 06 	lds	r30, 0x06F2
    13b2:	f0 91 f3 06 	lds	r31, 0x06F3
    13b6:	90 91 0b 04 	lds	r25, 0x040B
    13ba:	80 91 0c 04 	lds	r24, 0x040C
    13be:	90 87       	std	Z+8, r25	; 0x08
        tdma_rfTxInfo.pPayload[TDMA_CYCLE_SIZE_HIGH] =
    13c0:	81 87       	std	Z+9, r24	; 0x09
          tdma_slots_per_cycle >> 8;
        tdma_rfTxInfo.pPayload[TDMA_SLOT_LOW] = 0;      // slot
    13c2:	10 82       	st	Z, r1
        tdma_rfTxInfo.pPayload[TDMA_SLOT_HIGH] = 0;
    13c4:	e0 91 f2 06 	lds	r30, 0x06F2
    13c8:	f0 91 f3 06 	lds	r31, 0x06F3
    13cc:	11 82       	std	Z+1, r1	; 0x01
        tdma_rfTxInfo.pPayload[TDMA_TTL] = tdma_ttl<<4 | (tdma_ttl);
    13ce:	e0 91 f2 06 	lds	r30, 0x06F2
    13d2:	f0 91 f3 06 	lds	r31, 0x06F3
    13d6:	20 91 10 04 	lds	r18, 0x0410
    13da:	30 e1       	ldi	r19, 0x10	; 16
    13dc:	23 9f       	mul	r18, r19
    13de:	c0 01       	movw	r24, r0
    13e0:	11 24       	eor	r1, r1
    13e2:	82 2b       	or	r24, r18
    13e4:	82 87       	std	Z+10, r24	; 0x0a
        tdma_rfTxInfo.pPayload[TDMA_SLOT_SIZE] = tdma_slot_len_ms;
    13e6:	80 91 0d 04 	lds	r24, 0x040D
    13ea:	83 87       	std	Z+11, r24	; 0x0b
        nrk_time_get (&_tdma_next_wakeup);
    13ec:	84 ee       	ldi	r24, 0xE4	; 228
    13ee:	93 e0       	ldi	r25, 0x03	; 3
    13f0:	0e 94 1c 25 	call	0x4a38	; 0x4a38 <nrk_time_get>
        tdma_rfTxInfo.destAddr = 0xffff;
    13f4:	30 92 f0 06 	sts	0x06F0, r3
    13f8:	20 92 ef 06 	sts	0x06EF, r2
        tdma_rfTxInfo.ackRequest = 0;
    13fc:	10 92 f5 06 	sts	0x06F5, r1
        tdma_rfTxInfo.cca = 0;
    1400:	10 92 f4 06 	sts	0x06F4, r1
        _tdma_tx ();
    1404:	0e 94 18 09 	call	0x1230	; 0x1230 <_tdma_tx>
        rf_rx_on ();
    1408:	0e 94 b6 0d 	call	0x1b6c	; 0x1b6c <rf_rx_on>
	if(tdma_wakeup_flag==1)
    140c:	80 91 20 06 	lds	r24, 0x0620
    1410:	81 30       	cpi	r24, 0x01	; 1
    1412:	09 f0       	breq	.+2      	; 0x1416 <tdma_nw_task+0xe8>
    1414:	43 c0       	rjmp	.+134    	; 0x149c <tdma_nw_task+0x16e>
    1416:	41 2c       	mov	r4, r1
    1418:	51 2c       	mov	r5, r1
		{
		for(slot=0; slot<1000; slot++ )
			{
				if((slot%5)==0)nrk_led_toggle(BLUE_LED);
    141a:	c2 01       	movw	r24, r4
    141c:	65 e0       	ldi	r22, 0x05	; 5
    141e:	70 e0       	ldi	r23, 0x00	; 0
    1420:	0e 94 6d 32 	call	0x64da	; 0x64da <__udivmodhi4>
    1424:	89 2b       	or	r24, r25
    1426:	21 f4       	brne	.+8      	; 0x1430 <tdma_nw_task+0x102>
    1428:	83 e0       	ldi	r24, 0x03	; 3
    142a:	90 e0       	ldi	r25, 0x00	; 0
    142c:	0e 94 48 15 	call	0x2a90	; 0x2a90 <nrk_led_toggle>
        			tdma_rfTxInfo.pPayload[TDMA_SLOT_LOW] = 0xff;      // slot
    1430:	e0 91 f2 06 	lds	r30, 0x06F2
    1434:	f0 91 f3 06 	lds	r31, 0x06F3
    1438:	8f ef       	ldi	r24, 0xFF	; 255
    143a:	80 83       	st	Z, r24
        			tdma_rfTxInfo.pPayload[TDMA_SLOT_HIGH] = 0xff;
    143c:	e0 91 f2 06 	lds	r30, 0x06F2
    1440:	f0 91 f3 06 	lds	r31, 0x06F3
    1444:	81 83       	std	Z+1, r24	; 0x01
          			tdma_rfTxInfo.pPayload[TDMA_SRC_LOW] = 0x0;  // src
    1446:	e0 91 f2 06 	lds	r30, 0x06F2
    144a:	f0 91 f3 06 	lds	r31, 0x06F3
    144e:	14 82       	std	Z+4, r1	; 0x04
          			tdma_rfTxInfo.pPayload[TDMA_SRC_HIGH] = 0x0;
    1450:	e0 91 f2 06 	lds	r30, 0x06F2
    1454:	f0 91 f3 06 	lds	r31, 0x06F3
    1458:	15 82       	std	Z+5, r1	; 0x05
          			tdma_rfTxInfo.length = TDMA_PCF_HEADER;
    145a:	9c e0       	ldi	r25, 0x0C	; 12
    145c:	90 93 f1 06 	sts	0x06F1, r25
        			_tdma_tx ();
    1460:	0e 94 18 09 	call	0x1230	; 0x1230 <_tdma_tx>
        			//rf_rx_on ();
				nrk_wait_until_ticks(10);
    1464:	8a e0       	ldi	r24, 0x0A	; 10
    1466:	90 e0       	ldi	r25, 0x00	; 0
    1468:	0e 94 14 24 	call	0x4828	; 0x4828 <nrk_wait_until_ticks>
        tdma_rfTxInfo.cca = 0;
        _tdma_tx ();
        rf_rx_on ();
	if(tdma_wakeup_flag==1)
		{
		for(slot=0; slot<1000; slot++ )
    146c:	ef ef       	ldi	r30, 0xFF	; 255
    146e:	4e 1a       	sub	r4, r30
    1470:	5e 0a       	sbc	r5, r30
    1472:	f8 ee       	ldi	r31, 0xE8	; 232
    1474:	4f 16       	cp	r4, r31
    1476:	f3 e0       	ldi	r31, 0x03	; 3
    1478:	5f 06       	cpc	r5, r31
    147a:	79 f6       	brne	.-98     	; 0x141a <tdma_nw_task+0xec>
          			tdma_rfTxInfo.length = TDMA_PCF_HEADER;
        			_tdma_tx ();
        			//rf_rx_on ();
				nrk_wait_until_ticks(10);
			}
		nrk_led_clr(BLUE_LED);
    147c:	83 e0       	ldi	r24, 0x03	; 3
    147e:	90 e0       	ldi	r25, 0x00	; 0
    1480:	0e 94 5f 15 	call	0x2abe	; 0x2abe <nrk_led_clr>
		slot=0;
		tdma_wakeup_flag=0;
    1484:	10 92 20 06 	sts	0x0620, r1
    1488:	09 c0       	rjmp	.+18     	; 0x149c <tdma_nw_task+0x16e>
        // Upstream data slot
        // This configures the packet receive interrupt to call the _tdma_rx_master function
        // The _tdma_rx_master function triggers a signal to the tdma_rx function.
        // rf_rx_on();
	// rx_end_callback(&_tdma_rx_master);
        _tdma_rx_master();
    148a:	0e 94 7d 08 	call	0x10fa	; 0x10fa <_tdma_rx_master>
        if (v == 1)
    148e:	2a 81       	ldd	r18, Y+2	; 0x02
    1490:	21 30       	cpi	r18, 0x01	; 1
    1492:	21 f4       	brne	.+8      	; 0x149c <tdma_nw_task+0x16e>
          tdma_last_tx_slot = slot;
    1494:	70 92 0a 04 	sts	0x040A, r7
    1498:	60 92 09 04 	sts	0x0409, r6
      }
      slot++;
    149c:	3f ef       	ldi	r19, 0xFF	; 255
    149e:	63 1a       	sub	r6, r19
    14a0:	73 0a       	sbc	r7, r19
	// For the last slot, we wakeup a bit late to make sure all other nodes have woken up in time to
	// receive the beacon message.  
      if (slot > tdma_slots_per_cycle ){
    14a2:	80 91 0b 04 	lds	r24, 0x040B
    14a6:	90 91 0c 04 	lds	r25, 0x040C
    14aa:	86 15       	cp	r24, r6
    14ac:	97 05       	cpc	r25, r7
    14ae:	28 f4       	brcc	.+10     	; 0x14ba <tdma_nw_task+0x18c>
        nrk_wait_until_ticks(TDMA_WAKEUP_GAURD_TIME_MS);
    14b0:	8a e0       	ldi	r24, 0x0A	; 10
    14b2:	90 e0       	ldi	r25, 0x00	; 0
    14b4:	0e 94 14 24 	call	0x4828	; 0x4828 <nrk_wait_until_ticks>
    14b8:	ec c1       	rjmp	.+984    	; 0x1892 <tdma_nw_task+0x564>
	slot = 0;
	}
      else {
      nrk_time_add (&_tdma_next_wakeup, _tdma_next_wakeup, _tdma_slot_time);
    14ba:	80 90 ec 03 	lds	r8, 0x03EC
    14be:	90 90 ed 03 	lds	r9, 0x03ED
    14c2:	a0 90 ee 03 	lds	r10, 0x03EE
    14c6:	b0 90 ef 03 	lds	r11, 0x03EF
    14ca:	c0 90 f0 03 	lds	r12, 0x03F0
    14ce:	d0 90 f1 03 	lds	r13, 0x03F1
    14d2:	e0 90 f2 03 	lds	r14, 0x03F2
    14d6:	f0 90 f3 03 	lds	r15, 0x03F3
    14da:	00 91 e4 03 	lds	r16, 0x03E4
    14de:	10 91 e5 03 	lds	r17, 0x03E5
    14e2:	20 91 e6 03 	lds	r18, 0x03E6
    14e6:	30 91 e7 03 	lds	r19, 0x03E7
    14ea:	40 91 e8 03 	lds	r20, 0x03E8
    14ee:	50 91 e9 03 	lds	r21, 0x03E9
    14f2:	60 91 ea 03 	lds	r22, 0x03EA
    14f6:	70 91 eb 03 	lds	r23, 0x03EB
    14fa:	84 ee       	ldi	r24, 0xE4	; 228
    14fc:	93 e0       	ldi	r25, 0x03	; 3
    14fe:	0e 94 26 26 	call	0x4c4c	; 0x4c4c <nrk_time_add>
      nrk_time_compact_nanos (&_tdma_next_wakeup);
    1502:	84 ee       	ldi	r24, 0xE4	; 228
    1504:	93 e0       	ldi	r25, 0x03	; 3
    1506:	0e 94 05 26 	call	0x4c0a	; 0x4c0a <nrk_time_compact_nanos>
      nrk_wait_until (_tdma_next_wakeup);
    150a:	20 91 e4 03 	lds	r18, 0x03E4
    150e:	30 91 e5 03 	lds	r19, 0x03E5
    1512:	40 91 e6 03 	lds	r20, 0x03E6
    1516:	50 91 e7 03 	lds	r21, 0x03E7
    151a:	60 91 e8 03 	lds	r22, 0x03E8
    151e:	70 91 e9 03 	lds	r23, 0x03E9
    1522:	80 91 ea 03 	lds	r24, 0x03EA
    1526:	90 91 eb 03 	lds	r25, 0x03EB
    152a:	0e 94 c0 24 	call	0x4980	; 0x4980 <nrk_wait_until>
    152e:	1a cf       	rjmp	.-460    	; 0x1364 <tdma_nw_task+0x36>
	
      }
    }
    // TDMA slave node
    else {
      if (slot == 0) {
    1530:	67 28       	or	r6, r7
    1532:	09 f0       	breq	.+2      	; 0x1536 <tdma_nw_task+0x208>
    1534:	57 c0       	rjmp	.+174    	; 0x15e4 <tdma_nw_task+0x2b6>

	//rf_rx_off ();
	//rf_power_down();
	      	
	sync=0;
	rf_power_up();
    1536:	0e 94 eb 0c 	call	0x19d6	; 0x19d6 <rf_power_up>
	rf_rx_on ();
    153a:	0e 94 b6 0d 	call	0x1b6c	; 0x1b6c <rf_rx_on>
      if (slot == 0) {

	//rf_rx_off ();
	//rf_power_down();
	      	
	sync=0;
    153e:	61 2c       	mov	r6, r1
    1540:	71 2c       	mov	r7, r1
	rf_power_up();
	rf_rx_on ();
        do {
          v = _tdma_rx ();
    1542:	0e 94 cd 08 	call	0x119a	; 0x119a <_tdma_rx>
    1546:	8a 83       	std	Y+2, r24	; 0x02
          nrk_time_get (&_tdma_next_wakeup);
    1548:	84 ee       	ldi	r24, 0xE4	; 228
    154a:	93 e0       	ldi	r25, 0x03	; 3
    154c:	0e 94 1c 25 	call	0x4a38	; 0x4a38 <nrk_time_get>
          if (v == NRK_OK) {
    1550:	8a 81       	ldd	r24, Y+2	; 0x02
    1552:	81 30       	cpi	r24, 0x01	; 1
    1554:	09 f5       	brne	.+66     	; 0x1598 <tdma_nw_task+0x26a>

	    // See if its part of a wakeup packet stream
            tmp =
              (tdma_rfRxInfo.pPayload[TDMA_SRC_HIGH] << 8) | tdma_rfRxInfo.
    1556:	e0 91 2f 06 	lds	r30, 0x062F
    155a:	f0 91 30 06 	lds	r31, 0x0630
              pPayload[TDMA_SRC_LOW];
	    // Check if its slot 0 packet
            tmp2 =
              (tdma_rfRxInfo.pPayload[TDMA_SLOT_HIGH] << 8) | tdma_rfRxInfo.
    155e:	81 81       	ldd	r24, Z+1	; 0x01
    1560:	90 e0       	ldi	r25, 0x00	; 0
    1562:	98 2f       	mov	r25, r24
    1564:	88 27       	eor	r24, r24
    1566:	20 81       	ld	r18, Z
    1568:	82 2b       	or	r24, r18
          nrk_time_get (&_tdma_next_wakeup);
          if (v == NRK_OK) {

	    // See if its part of a wakeup packet stream
            tmp =
              (tdma_rfRxInfo.pPayload[TDMA_SRC_HIGH] << 8) | tdma_rfRxInfo.
    156a:	25 81       	ldd	r18, Z+5	; 0x05
    156c:	30 e0       	ldi	r19, 0x00	; 0
    156e:	32 2f       	mov	r19, r18
    1570:	22 27       	eor	r18, r18
    1572:	44 81       	ldd	r20, Z+4	; 0x04
    1574:	24 2b       	or	r18, r20
	    // Check if its slot 0 packet
            tmp2 =
              (tdma_rfRxInfo.pPayload[TDMA_SLOT_HIGH] << 8) | tdma_rfRxInfo.
              pPayload[TDMA_SLOT_LOW];

	    if(tmp==0x0 && tmp2==0xffff) sync=0;
    1576:	23 2b       	or	r18, r19
    1578:	21 f4       	brne	.+8      	; 0x1582 <tdma_nw_task+0x254>
    157a:	8f 3f       	cpi	r24, 0xFF	; 255
    157c:	2f ef       	ldi	r18, 0xFF	; 255
    157e:	92 07       	cpc	r25, r18
    1580:	21 f0       	breq	.+8      	; 0x158a <tdma_nw_task+0x25c>

            if (tmp2 != 0) {
    1582:	89 2b       	or	r24, r25
    1584:	09 f4       	brne	.+2      	; 0x1588 <tdma_nw_task+0x25a>
    1586:	88 c1       	rjmp	.+784    	; 0x1898 <tdma_nw_task+0x56a>
    1588:	02 c0       	rjmp	.+4      	; 0x158e <tdma_nw_task+0x260>
	    // Check if its slot 0 packet
            tmp2 =
              (tdma_rfRxInfo.pPayload[TDMA_SLOT_HIGH] << 8) | tdma_rfRxInfo.
              pPayload[TDMA_SLOT_LOW];

	    if(tmp==0x0 && tmp2==0xffff) sync=0;
    158a:	61 2c       	mov	r6, r1
    158c:	71 2c       	mov	r7, r1

            if (tmp2 != 0) {
              v = NRK_ERROR;
          	tdma_rx_buf_empty = 1;
    158e:	31 e0       	ldi	r19, 0x01	; 1
    1590:	30 93 08 04 	sts	0x0408, r19
    1594:	8f ef       	ldi	r24, 0xFF	; 255
    1596:	8a 83       	std	Y+2, r24	; 0x02
            _tdma_slot_time.nano_secs = tdma_slot_len_ms * NANOS_PER_MS;
            _tdma_slot_time.secs = 0;
	    }
          }
	  // Make this time based so that it doesn't get shorter with non sync packets
	  if(sync>=100) { 
    1598:	94 e6       	ldi	r25, 0x64	; 100
    159a:	69 16       	cp	r6, r25
    159c:	71 04       	cpc	r7, r1
    159e:	c0 f0       	brcs	.+48     	; 0x15d0 <tdma_nw_task+0x2a2>
		  		sync_status=0; /*nrk_led_set(RED_LED);*/ 
    15a0:	10 92 e0 03 	sts	0x03E0, r1
				//sync=30000; 
				if(tdma_error_callback!=NULL ) i=tdma_error_callback(sync-100);
    15a4:	e0 91 de 03 	lds	r30, 0x03DE
    15a8:	f0 91 df 03 	lds	r31, 0x03DF
    15ac:	30 97       	sbiw	r30, 0x00	; 0
    15ae:	29 f0       	breq	.+10     	; 0x15ba <tdma_nw_task+0x28c>
    15b0:	c3 01       	movw	r24, r6
    15b2:	84 56       	subi	r24, 0x64	; 100
    15b4:	91 09       	sbc	r25, r1
    15b6:	09 95       	icall
    15b8:	89 83       	std	Y+1, r24	; 0x01
		if(i==NRK_OK) { tdma_rx_buf_empty=1; /*nrk_kprintf( PSTR("sync=0\r\n"));*/ sync=0; }
    15ba:	e9 81       	ldd	r30, Y+1	; 0x01
    15bc:	e1 30       	cpi	r30, 0x01	; 1
    15be:	19 f4       	brne	.+6      	; 0x15c6 <tdma_nw_task+0x298>
    15c0:	61 2c       	mov	r6, r1
    15c2:	71 2c       	mov	r7, r1
    15c4:	05 c0       	rjmp	.+10     	; 0x15d0 <tdma_nw_task+0x2a2>
	  } 
	  if(sync<30000 ) sync++;
    15c6:	f0 e3       	ldi	r31, 0x30	; 48
    15c8:	6f 16       	cp	r6, r31
    15ca:	f5 e7       	ldi	r31, 0x75	; 117
    15cc:	7f 06       	cpc	r7, r31
    15ce:	18 f4       	brcc	.+6      	; 0x15d6 <tdma_nw_task+0x2a8>
    15d0:	2f ef       	ldi	r18, 0xFF	; 255
    15d2:	62 1a       	sub	r6, r18
    15d4:	72 0a       	sbc	r7, r18
}


int8_t tdma_rx_pkt_release(void)
{
    tdma_rx_buf_empty=1;
    15d6:	31 e0       	ldi	r19, 0x01	; 1
    15d8:	30 93 08 04 	sts	0x0408, r19
				if(tdma_error_callback!=NULL ) i=tdma_error_callback(sync-100);
		if(i==NRK_OK) { tdma_rx_buf_empty=1; /*nrk_kprintf( PSTR("sync=0\r\n"));*/ sync=0; }
	  } 
	  if(sync<30000 ) sync++;
	tdma_rx_pkt_release();
        } while (v != NRK_OK);
    15dc:	8a 81       	ldd	r24, Y+2	; 0x02
    15de:	81 30       	cpi	r24, 0x01	; 1
    15e0:	09 f0       	breq	.+2      	; 0x15e4 <tdma_nw_task+0x2b6>
    15e2:	af cf       	rjmp	.-162    	; 0x1542 <tdma_nw_task+0x214>
      //if(sync==30000)  sync_status=1; /*nrk_led_clr(RED_LED);*/ 
      }

      // Compute TTL offset
      ttl_delay=(tdma_rfRxInfo.pPayload[TDMA_TTL]>>4)-(tdma_rfRxInfo.pPayload[TDMA_TTL]&0xf);
    15e4:	e0 91 2f 06 	lds	r30, 0x062F
    15e8:	f0 91 30 06 	lds	r31, 0x0630
    15ec:	92 85       	ldd	r25, Z+10	; 0x0a
    15ee:	89 2f       	mov	r24, r25
    15f0:	82 95       	swap	r24
    15f2:	8f 70       	andi	r24, 0x0F	; 15
    15f4:	9f 70       	andi	r25, 0x0F	; 15
    15f6:	89 1b       	sub	r24, r25
      if(ttl_delay>16) ttl_delay=0;
    15f8:	81 31       	cpi	r24, 0x11	; 17
    15fa:	18 f4       	brcc	.+6      	; 0x1602 <tdma_nw_task+0x2d4>
        } while (v != NRK_OK);
      //if(sync==30000)  sync_status=1; /*nrk_led_clr(RED_LED);*/ 
      }

      // Compute TTL offset
      ttl_delay=(tdma_rfRxInfo.pPayload[TDMA_TTL]>>4)-(tdma_rfRxInfo.pPayload[TDMA_TTL]&0xf);
    15fc:	80 93 04 04 	sts	0x0404, r24
    1600:	02 c0       	rjmp	.+4      	; 0x1606 <tdma_nw_task+0x2d8>
      if(ttl_delay>16) ttl_delay=0;
    1602:	10 92 04 04 	sts	0x0404, r1
      _ttl_delay_total.secs=0;
    1606:	10 92 fc 03 	sts	0x03FC, r1
    160a:	10 92 fd 03 	sts	0x03FD, r1
    160e:	10 92 fe 03 	sts	0x03FE, r1
    1612:	10 92 ff 03 	sts	0x03FF, r1
      _ttl_delay_total.nano_secs=0;
    1616:	10 92 00 04 	sts	0x0400, r1
    161a:	10 92 01 04 	sts	0x0401, r1
    161e:	10 92 02 04 	sts	0x0402, r1
    1622:	10 92 03 04 	sts	0x0403, r1
      _ttl_delay_per_tx.secs=0;
    1626:	10 92 f4 03 	sts	0x03F4, r1
    162a:	10 92 f5 03 	sts	0x03F5, r1
    162e:	10 92 f6 03 	sts	0x03F6, r1
    1632:	10 92 f7 03 	sts	0x03F7, r1
      _ttl_delay_per_tx.nano_secs=0;

      _ttl_delay_per_tx.secs=0;
      _ttl_delay_per_tx.nano_secs=((uint32_t)tdma_rfRxInfo.length+(uint32_t)17)*32000;   // (payload_bytes + header) * 32 us
    1636:	a0 91 2d 06 	lds	r26, 0x062D
    163a:	bb 27       	eor	r27, r27
    163c:	a7 fd       	sbrc	r26, 7
    163e:	b0 95       	com	r27
    1640:	20 e0       	ldi	r18, 0x00	; 0
    1642:	3d e7       	ldi	r19, 0x7D	; 125
    1644:	0e 94 4b 32 	call	0x6496	; 0x6496 <__usmulhisi3>
    1648:	dc 01       	movw	r26, r24
    164a:	cb 01       	movw	r24, r22
    164c:	93 5b       	subi	r25, 0xB3	; 179
    164e:	a7 4f       	sbci	r26, 0xF7	; 247
    1650:	bf 4f       	sbci	r27, 0xFF	; 255
    1652:	80 93 f8 03 	sts	0x03F8, r24
    1656:	90 93 f9 03 	sts	0x03F9, r25
    165a:	a0 93 fa 03 	sts	0x03FA, r26
    165e:	b0 93 fb 03 	sts	0x03FB, r27

      for (tmp = 0; tmp < ttl_delay; tmp++)
    1662:	61 2c       	mov	r6, r1
    1664:	71 2c       	mov	r7, r1
    1666:	80 91 04 04 	lds	r24, 0x0404
    166a:	90 e0       	ldi	r25, 0x00	; 0
    166c:	68 16       	cp	r6, r24
    166e:	79 06       	cpc	r7, r25
    1670:	40 f5       	brcc	.+80     	; 0x16c2 <tdma_nw_task+0x394>
        nrk_time_add (&_ttl_delay_total, _ttl_delay_total, _ttl_delay_per_tx);
    1672:	80 90 f4 03 	lds	r8, 0x03F4
    1676:	90 90 f5 03 	lds	r9, 0x03F5
    167a:	a0 90 f6 03 	lds	r10, 0x03F6
    167e:	b0 90 f7 03 	lds	r11, 0x03F7
    1682:	c0 90 f8 03 	lds	r12, 0x03F8
    1686:	d0 90 f9 03 	lds	r13, 0x03F9
    168a:	e0 90 fa 03 	lds	r14, 0x03FA
    168e:	f0 90 fb 03 	lds	r15, 0x03FB
    1692:	00 91 fc 03 	lds	r16, 0x03FC
    1696:	10 91 fd 03 	lds	r17, 0x03FD
    169a:	20 91 fe 03 	lds	r18, 0x03FE
    169e:	30 91 ff 03 	lds	r19, 0x03FF
    16a2:	40 91 00 04 	lds	r20, 0x0400
    16a6:	50 91 01 04 	lds	r21, 0x0401
    16aa:	60 91 02 04 	lds	r22, 0x0402
    16ae:	70 91 03 04 	lds	r23, 0x0403
    16b2:	8c ef       	ldi	r24, 0xFC	; 252
    16b4:	93 e0       	ldi	r25, 0x03	; 3
    16b6:	0e 94 26 26 	call	0x4c4c	; 0x4c4c <nrk_time_add>
      _ttl_delay_per_tx.nano_secs=0;

      _ttl_delay_per_tx.secs=0;
      _ttl_delay_per_tx.nano_secs=((uint32_t)tdma_rfRxInfo.length+(uint32_t)17)*32000;   // (payload_bytes + header) * 32 us

      for (tmp = 0; tmp < ttl_delay; tmp++)
    16ba:	9f ef       	ldi	r25, 0xFF	; 255
    16bc:	69 1a       	sub	r6, r25
    16be:	79 0a       	sbc	r7, r25
    16c0:	d2 cf       	rjmp	.-92     	; 0x1666 <tdma_nw_task+0x338>
        nrk_time_add (&_ttl_delay_total, _ttl_delay_total, _ttl_delay_per_tx);


      sync_status=1;
    16c2:	e1 e0       	ldi	r30, 0x01	; 1
    16c4:	e0 93 e0 03 	sts	0x03E0, r30
	rf_rx_off ();
    16c8:	0e 94 bc 0d 	call	0x1b78	; 0x1b78 <rf_rx_off>
	rf_power_down();
    16cc:	0e 94 c5 0c 	call	0x198a	; 0x198a <rf_power_down>

      // Find next slot
      slot = tdma_tx_sched[0];
    16d0:	80 91 15 04 	lds	r24, 0x0415
    16d4:	90 91 16 04 	lds	r25, 0x0416
      if (slot > tdma_slots_per_cycle)
    16d8:	60 90 0b 04 	lds	r6, 0x040B
    16dc:	70 90 0c 04 	lds	r7, 0x040C
    16e0:	86 15       	cp	r24, r6
    16e2:	97 05       	cpc	r25, r7
    16e4:	08 f4       	brcc	.+2      	; 0x16e8 <tdma_nw_task+0x3ba>
    16e6:	3c 01       	movw	r6, r24
        slot = tdma_slots_per_cycle;
 //         nrk_time_get (&tmp_time);
//      printf( "tt=%lu %lu\r\n",tmp_time.secs,tmp_time.nano_secs/NANOS_PER_MS);
//      printf( "nw=%lu %lu\r\n",_tdma_next_wakeup.secs,_tdma_next_wakeup.nano_secs/NANOS_PER_MS);
      for (tmp = 0; tmp < slot; tmp++)
    16e8:	41 2c       	mov	r4, r1
    16ea:	51 2c       	mov	r5, r1
    16ec:	46 14       	cp	r4, r6
    16ee:	57 04       	cpc	r5, r7
    16f0:	41 f1       	breq	.+80     	; 0x1742 <tdma_nw_task+0x414>
        nrk_time_add (&_tdma_next_wakeup, _tdma_next_wakeup, _tdma_slot_time);
    16f2:	80 90 ec 03 	lds	r8, 0x03EC
    16f6:	90 90 ed 03 	lds	r9, 0x03ED
    16fa:	a0 90 ee 03 	lds	r10, 0x03EE
    16fe:	b0 90 ef 03 	lds	r11, 0x03EF
    1702:	c0 90 f0 03 	lds	r12, 0x03F0
    1706:	d0 90 f1 03 	lds	r13, 0x03F1
    170a:	e0 90 f2 03 	lds	r14, 0x03F2
    170e:	f0 90 f3 03 	lds	r15, 0x03F3
    1712:	00 91 e4 03 	lds	r16, 0x03E4
    1716:	10 91 e5 03 	lds	r17, 0x03E5
    171a:	20 91 e6 03 	lds	r18, 0x03E6
    171e:	30 91 e7 03 	lds	r19, 0x03E7
    1722:	40 91 e8 03 	lds	r20, 0x03E8
    1726:	50 91 e9 03 	lds	r21, 0x03E9
    172a:	60 91 ea 03 	lds	r22, 0x03EA
    172e:	70 91 eb 03 	lds	r23, 0x03EB
    1732:	84 ee       	ldi	r24, 0xE4	; 228
    1734:	93 e0       	ldi	r25, 0x03	; 3
    1736:	0e 94 26 26 	call	0x4c4c	; 0x4c4c <nrk_time_add>
      if (slot > tdma_slots_per_cycle)
        slot = tdma_slots_per_cycle;
 //         nrk_time_get (&tmp_time);
//      printf( "tt=%lu %lu\r\n",tmp_time.secs,tmp_time.nano_secs/NANOS_PER_MS);
//      printf( "nw=%lu %lu\r\n",_tdma_next_wakeup.secs,_tdma_next_wakeup.nano_secs/NANOS_PER_MS);
      for (tmp = 0; tmp < slot; tmp++)
    173a:	ff ef       	ldi	r31, 0xFF	; 255
    173c:	4f 1a       	sub	r4, r31
    173e:	5f 0a       	sbc	r5, r31
    1740:	d5 cf       	rjmp	.-86     	; 0x16ec <tdma_nw_task+0x3be>
        nrk_time_add (&_tdma_next_wakeup, _tdma_next_wakeup, _tdma_slot_time);
      // Subtract TTL delay time
      nrk_time_sub(&_tdma_next_wakeup, _tdma_next_wakeup, _ttl_delay_total);
    1742:	80 90 fc 03 	lds	r8, 0x03FC
    1746:	90 90 fd 03 	lds	r9, 0x03FD
    174a:	a0 90 fe 03 	lds	r10, 0x03FE
    174e:	b0 90 ff 03 	lds	r11, 0x03FF
    1752:	c0 90 00 04 	lds	r12, 0x0400
    1756:	d0 90 01 04 	lds	r13, 0x0401
    175a:	e0 90 02 04 	lds	r14, 0x0402
    175e:	f0 90 03 04 	lds	r15, 0x0403
    1762:	00 91 e4 03 	lds	r16, 0x03E4
    1766:	10 91 e5 03 	lds	r17, 0x03E5
    176a:	20 91 e6 03 	lds	r18, 0x03E6
    176e:	30 91 e7 03 	lds	r19, 0x03E7
    1772:	40 91 e8 03 	lds	r20, 0x03E8
    1776:	50 91 e9 03 	lds	r21, 0x03E9
    177a:	60 91 ea 03 	lds	r22, 0x03EA
    177e:	70 91 eb 03 	lds	r23, 0x03EB
    1782:	84 ee       	ldi	r24, 0xE4	; 228
    1784:	93 e0       	ldi	r25, 0x03	; 3
    1786:	0e 94 79 25 	call	0x4af2	; 0x4af2 <nrk_time_sub>

      nrk_time_compact_nanos (&_tdma_next_wakeup);
    178a:	84 ee       	ldi	r24, 0xE4	; 228
    178c:	93 e0       	ldi	r25, 0x03	; 3
    178e:	0e 94 05 26 	call	0x4c0a	; 0x4c0a <nrk_time_compact_nanos>

  //    printf( "nw2=%lu %lu\r\n",_tdma_next_wakeup.secs,_tdma_next_wakeup.nano_secs/NANOS_PER_MS);
      nrk_wait_until (_tdma_next_wakeup);
    1792:	20 91 e4 03 	lds	r18, 0x03E4
    1796:	30 91 e5 03 	lds	r19, 0x03E5
    179a:	40 91 e6 03 	lds	r20, 0x03E6
    179e:	50 91 e7 03 	lds	r21, 0x03E7
    17a2:	60 91 e8 03 	lds	r22, 0x03E8
    17a6:	70 91 e9 03 	lds	r23, 0x03E9
    17aa:	80 91 ea 03 	lds	r24, 0x03EA
    17ae:	90 91 eb 03 	lds	r25, 0x03EB
    17b2:	0e 94 c0 24 	call	0x4980	; 0x4980 <nrk_wait_until>

      // Transmit on slot
      if (tx_data_ready == 1) {
    17b6:	80 91 0f 04 	lds	r24, 0x040F
    17ba:	81 30       	cpi	r24, 0x01	; 1
    17bc:	b1 f4       	brne	.+44     	; 0x17ea <tdma_nw_task+0x4bc>
        tdma_rfTxInfo.pPayload[TDMA_SLOT_LOW] = slot & 0xff;    // slot
    17be:	e0 91 f2 06 	lds	r30, 0x06F2
    17c2:	f0 91 f3 06 	lds	r31, 0x06F3
    17c6:	60 82       	st	Z, r6
        tdma_rfTxInfo.pPayload[TDMA_SLOT_HIGH] = slot >> 8;
    17c8:	e0 91 f2 06 	lds	r30, 0x06F2
    17cc:	f0 91 f3 06 	lds	r31, 0x06F3
    17d0:	71 82       	std	Z+1, r7	; 0x01
        tdma_rfTxInfo.destAddr = 0xffff;
    17d2:	30 92 f0 06 	sts	0x06F0, r3
    17d6:	20 92 ef 06 	sts	0x06EF, r2
        tdma_rfTxInfo.ackRequest = 0;
    17da:	10 92 f5 06 	sts	0x06F5, r1
        tdma_rfTxInfo.cca = 0;
    17de:	10 92 f4 06 	sts	0x06F4, r1
	rf_power_up();
    17e2:	0e 94 eb 0c 	call	0x19d6	; 0x19d6 <rf_power_up>
        _tdma_tx ();
    17e6:	0e 94 18 09 	call	0x1230	; 0x1230 <_tdma_tx>
      }

      // Sleep until end of cycle 
	rf_rx_off ();
    17ea:	0e 94 bc 0d 	call	0x1b78	; 0x1b78 <rf_rx_off>
	rf_power_down();
    17ee:	0e 94 c5 0c 	call	0x198a	; 0x198a <rf_power_down>
      for (tmp = 0; tmp < ((uint16_t)tdma_slots_per_cycle - (uint16_t)slot); tmp++)
    17f2:	41 2c       	mov	r4, r1
    17f4:	51 2c       	mov	r5, r1
    17f6:	80 91 0b 04 	lds	r24, 0x040B
    17fa:	90 91 0c 04 	lds	r25, 0x040C
    17fe:	86 19       	sub	r24, r6
    1800:	97 09       	sbc	r25, r7
    1802:	48 16       	cp	r4, r24
    1804:	59 06       	cpc	r5, r25
    1806:	40 f5       	brcc	.+80     	; 0x1858 <tdma_nw_task+0x52a>
        nrk_time_add (&_tdma_next_wakeup, _tdma_next_wakeup, _tdma_slot_time);
    1808:	80 90 ec 03 	lds	r8, 0x03EC
    180c:	90 90 ed 03 	lds	r9, 0x03ED
    1810:	a0 90 ee 03 	lds	r10, 0x03EE
    1814:	b0 90 ef 03 	lds	r11, 0x03EF
    1818:	c0 90 f0 03 	lds	r12, 0x03F0
    181c:	d0 90 f1 03 	lds	r13, 0x03F1
    1820:	e0 90 f2 03 	lds	r14, 0x03F2
    1824:	f0 90 f3 03 	lds	r15, 0x03F3
    1828:	00 91 e4 03 	lds	r16, 0x03E4
    182c:	10 91 e5 03 	lds	r17, 0x03E5
    1830:	20 91 e6 03 	lds	r18, 0x03E6
    1834:	30 91 e7 03 	lds	r19, 0x03E7
    1838:	40 91 e8 03 	lds	r20, 0x03E8
    183c:	50 91 e9 03 	lds	r21, 0x03E9
    1840:	60 91 ea 03 	lds	r22, 0x03EA
    1844:	70 91 eb 03 	lds	r23, 0x03EB
    1848:	84 ee       	ldi	r24, 0xE4	; 228
    184a:	93 e0       	ldi	r25, 0x03	; 3
    184c:	0e 94 26 26 	call	0x4c4c	; 0x4c4c <nrk_time_add>
      }

      // Sleep until end of cycle 
	rf_rx_off ();
	rf_power_down();
      for (tmp = 0; tmp < ((uint16_t)tdma_slots_per_cycle - (uint16_t)slot); tmp++)
    1850:	2f ef       	ldi	r18, 0xFF	; 255
    1852:	42 1a       	sub	r4, r18
    1854:	52 0a       	sbc	r5, r18
    1856:	cf cf       	rjmp	.-98     	; 0x17f6 <tdma_nw_task+0x4c8>
        nrk_time_add (&_tdma_next_wakeup, _tdma_next_wakeup, _tdma_slot_time);
      nrk_time_compact_nanos (&_tdma_next_wakeup);
    1858:	84 ee       	ldi	r24, 0xE4	; 228
    185a:	93 e0       	ldi	r25, 0x03	; 3
    185c:	0e 94 05 26 	call	0x4c0a	; 0x4c0a <nrk_time_compact_nanos>
      nrk_wait_until (_tdma_next_wakeup);
    1860:	20 91 e4 03 	lds	r18, 0x03E4
    1864:	30 91 e5 03 	lds	r19, 0x03E5
    1868:	40 91 e6 03 	lds	r20, 0x03E6
    186c:	50 91 e7 03 	lds	r21, 0x03E7
    1870:	60 91 e8 03 	lds	r22, 0x03E8
    1874:	70 91 e9 03 	lds	r23, 0x03E9
    1878:	80 91 ea 03 	lds	r24, 0x03EA
    187c:	90 91 eb 03 	lds	r25, 0x03EB
    1880:	0e 94 c0 24 	call	0x4980	; 0x4980 <nrk_wait_until>
      slot = 0;
      while(!tdma_is_enabled) nrk_wait_until_next_period();
    1884:	80 91 05 04 	lds	r24, 0x0405
    1888:	81 11       	cpse	r24, r1
    188a:	03 c0       	rjmp	.+6      	; 0x1892 <tdma_nw_task+0x564>
    188c:	0e 94 6d 23 	call	0x46da	; 0x46da <nrk_wait_until_next_period>
    1890:	f9 cf       	rjmp	.-14     	; 0x1884 <tdma_nw_task+0x556>
		
      slot=0;
    1892:	61 2c       	mov	r6, r1
    1894:	71 2c       	mov	r7, r1
    1896:	66 cd       	rjmp	.-1332   	; 0x1364 <tdma_nw_task+0x36>
	      	//rf_rx_on();
	    }
	    if(v!=NRK_ERROR)
	    {
	    // set TTL to TTL_MAX from gateway
	    tdma_ttl = tdma_rfRxInfo.pPayload[TDMA_TTL]>>4;
    1898:	82 85       	ldd	r24, Z+10	; 0x0a
    189a:	82 95       	swap	r24
    189c:	8f 70       	andi	r24, 0x0F	; 15
    189e:	80 93 10 04 	sts	0x0410, r24
            tdma_slots_per_cycle =
              (tdma_rfRxInfo.
               pPayload[TDMA_CYCLE_SIZE_HIGH] << 8) | tdma_rfRxInfo.
    18a2:	81 85       	ldd	r24, Z+9	; 0x09
    18a4:	90 e0       	ldi	r25, 0x00	; 0
    18a6:	98 2f       	mov	r25, r24
    18a8:	88 27       	eor	r24, r24
    18aa:	20 85       	ldd	r18, Z+8	; 0x08
    18ac:	82 2b       	or	r24, r18
	    }
	    if(v!=NRK_ERROR)
	    {
	    // set TTL to TTL_MAX from gateway
	    tdma_ttl = tdma_rfRxInfo.pPayload[TDMA_TTL]>>4;
            tdma_slots_per_cycle =
    18ae:	90 93 0c 04 	sts	0x040C, r25
    18b2:	80 93 0b 04 	sts	0x040B, r24
              (tdma_rfRxInfo.
               pPayload[TDMA_CYCLE_SIZE_HIGH] << 8) | tdma_rfRxInfo.
              pPayload[TDMA_CYCLE_SIZE_LOW];
            tdma_slot_len_ms = tdma_rfRxInfo.pPayload[TDMA_SLOT_SIZE];
    18b6:	a3 85       	ldd	r26, Z+11	; 0x0b
    18b8:	8a 2f       	mov	r24, r26
    18ba:	90 e0       	ldi	r25, 0x00	; 0
    18bc:	90 93 0e 04 	sts	0x040E, r25
    18c0:	80 93 0d 04 	sts	0x040D, r24
            _tdma_slot_time.nano_secs = tdma_slot_len_ms * NANOS_PER_MS;
    18c4:	dc 01       	movw	r26, r24
    18c6:	20 e4       	ldi	r18, 0x40	; 64
    18c8:	32 e4       	ldi	r19, 0x42	; 66
    18ca:	4f e0       	ldi	r20, 0x0F	; 15
    18cc:	50 e0       	ldi	r21, 0x00	; 0
    18ce:	0e 94 52 32 	call	0x64a4	; 0x64a4 <__muluhisi3>
    18d2:	60 93 f0 03 	sts	0x03F0, r22
    18d6:	70 93 f1 03 	sts	0x03F1, r23
    18da:	80 93 f2 03 	sts	0x03F2, r24
    18de:	90 93 f3 03 	sts	0x03F3, r25
            _tdma_slot_time.secs = 0;
    18e2:	10 92 ec 03 	sts	0x03EC, r1
    18e6:	10 92 ed 03 	sts	0x03ED, r1
    18ea:	10 92 ee 03 	sts	0x03EE, r1
    18ee:	10 92 ef 03 	sts	0x03EF, r1
    18f2:	52 ce       	rjmp	.-860    	; 0x1598 <tdma_nw_task+0x26a>

000018f4 <tdma_task_config>:
}


void tdma_task_config ()
{
  nrk_task_set_entry_function (&tdma_task, tdma_nw_task);
    18f4:	67 e9       	ldi	r22, 0x97	; 151
    18f6:	79 e0       	ldi	r23, 0x09	; 9
    18f8:	8d ef       	ldi	r24, 0xFD	; 253
    18fa:	95 e0       	ldi	r25, 0x05	; 5
    18fc:	0e 94 1a 30 	call	0x6034	; 0x6034 <nrk_task_set_entry_function>
  nrk_task_set_stk (&tdma_task, tdma_task_stack, TDMA_STACKSIZE);
    1900:	40 e0       	ldi	r20, 0x00	; 0
    1902:	51 e0       	ldi	r21, 0x01	; 1
    1904:	6d ef       	ldi	r22, 0xFD	; 253
    1906:	74 e0       	ldi	r23, 0x04	; 4
    1908:	8d ef       	ldi	r24, 0xFD	; 253
    190a:	95 e0       	ldi	r25, 0x05	; 5
    190c:	0e 94 1e 30 	call	0x603c	; 0x603c <nrk_task_set_stk>
  tdma_task.prio = TDMA_TASK_PRIORITY;
    1910:	ed ef       	ldi	r30, 0xFD	; 253
    1912:	f5 e0       	ldi	r31, 0x05	; 5
    1914:	84 e1       	ldi	r24, 0x14	; 20
    1916:	80 87       	std	Z+8, r24	; 0x08
  tdma_task.FirstActivation = TRUE;
    1918:	81 e0       	ldi	r24, 0x01	; 1
    191a:	87 83       	std	Z+7, r24	; 0x07
  tdma_task.Type = BASIC_TASK;
    191c:	81 87       	std	Z+9, r24	; 0x09
  tdma_task.SchType = PREEMPTIVE;
    191e:	82 87       	std	Z+10, r24	; 0x0a
  tdma_task.period.secs = 1;
    1920:	81 e0       	ldi	r24, 0x01	; 1
    1922:	90 e0       	ldi	r25, 0x00	; 0
    1924:	a0 e0       	ldi	r26, 0x00	; 0
    1926:	b0 e0       	ldi	r27, 0x00	; 0
    1928:	83 87       	std	Z+11, r24	; 0x0b
    192a:	94 87       	std	Z+12, r25	; 0x0c
    192c:	a5 87       	std	Z+13, r26	; 0x0d
    192e:	b6 87       	std	Z+14, r27	; 0x0e
  tdma_task.period.nano_secs = 0; // 20 * NANOS_PER_MS;
    1930:	17 86       	std	Z+15, r1	; 0x0f
    1932:	10 8a       	std	Z+16, r1	; 0x10
    1934:	11 8a       	std	Z+17, r1	; 0x11
    1936:	12 8a       	std	Z+18, r1	; 0x12
  tdma_task.cpu_reserve.secs = PCF_TDMA_TIMEOUT;       // bmac reserve , 0 to disable
    1938:	87 e0       	ldi	r24, 0x07	; 7
    193a:	90 e0       	ldi	r25, 0x00	; 0
    193c:	a0 e0       	ldi	r26, 0x00	; 0
    193e:	b0 e0       	ldi	r27, 0x00	; 0
    1940:	83 8b       	std	Z+19, r24	; 0x13
    1942:	94 8b       	std	Z+20, r25	; 0x14
    1944:	a5 8b       	std	Z+21, r26	; 0x15
    1946:	b6 8b       	std	Z+22, r27	; 0x16
  tdma_task.cpu_reserve.nano_secs = 0;
    1948:	17 8a       	std	Z+23, r1	; 0x17
    194a:	10 8e       	std	Z+24, r1	; 0x18
    194c:	11 8e       	std	Z+25, r1	; 0x19
    194e:	12 8e       	std	Z+26, r1	; 0x1a
  tdma_task.offset.secs = 0;
    1950:	13 8e       	std	Z+27, r1	; 0x1b
    1952:	14 8e       	std	Z+28, r1	; 0x1c
    1954:	15 8e       	std	Z+29, r1	; 0x1d
    1956:	16 8e       	std	Z+30, r1	; 0x1e
  tdma_task.offset.nano_secs = 0;
    1958:	17 8e       	std	Z+31, r1	; 0x1f
    195a:	10 a2       	std	Z+32, r1	; 0x20
    195c:	11 a2       	std	Z+33, r1	; 0x21
    195e:	12 a2       	std	Z+34, r1	; 0x22
  nrk_activate_task (&tdma_task);
    1960:	cf 01       	movw	r24, r30
    1962:	0c 94 db 22 	jmp	0x45b6	; 0x45b6 <nrk_activate_task>

00001966 <rf_cmd>:


/* Safely change the radio state */
static void rf_cmd(uint8_t cmd)
{
	while((TRX_STATUS & 0x1F) == STATE_TRANSITION_IN_PROGRESS)
    1966:	90 91 41 01 	lds	r25, 0x0141
    196a:	9f 71       	andi	r25, 0x1F	; 31
    196c:	9f 31       	cpi	r25, 0x1F	; 31
    196e:	d9 f3       	breq	.-10     	; 0x1966 <rf_cmd>
		continue;
	TRX_STATE = cmd;
    1970:	80 93 42 01 	sts	0x0142, r24
    1974:	08 95       	ret

00001976 <set_wireless_prog>:
uint8_t reset_val[] = {0x43, 0x15, 0xa6, 0xd9, 0x3d, 0x31, 0x82, 0xf1, 0x8c, 0xa7, 0x4f, 0xc5, 0x99, 0x97, 0x04, 0xac};


void set_wireless_prog(uint8_t val)
{
   wireless_prog = val;
    1976:	80 93 21 06 	sts	0x0621, r24
    197a:	08 95       	ret

0000197c <rf_enable_glossy>:
}

void rf_enable_glossy()
{
	use_glossy = 1;
    197c:	81 e0       	ldi	r24, 0x01	; 1
    197e:	80 93 71 0a 	sts	0x0A71, r24
    1982:	08 95       	ret

00001984 <rf_disable_glossy>:
}

void rf_disable_glossy()
{
	use_glossy = 0;
    1984:	10 92 71 0a 	sts	0x0A71, r1
    1988:	08 95       	ret

0000198a <rf_power_down>:

void rf_power_down()
{
	uint8_t status;

	while((TRX_STATUS & 0x1F) == STATE_TRANSITION_IN_PROGRESS)
    198a:	80 91 41 01 	lds	r24, 0x0141
    198e:	8f 71       	andi	r24, 0x1F	; 31
    1990:	8f 31       	cpi	r24, 0x1F	; 31
    1992:	d9 f3       	breq	.-10     	; 0x198a <rf_power_down>
		continue;

	/* For some reason comparing to SLEEP doesn't work, but 0 does */
	status = (TRX_STATUS & 0x1F);
    1994:	80 91 41 01 	lds	r24, 0x0141
    1998:	8f 71       	andi	r24, 0x1F	; 31
	if((status == 0) || (status == 0xF))
    199a:	e1 f0       	breq	.+56     	; 0x19d4 <rf_power_down+0x4a>
    199c:	8f 30       	cpi	r24, 0x0F	; 15
    199e:	d1 f0       	breq	.+52     	; 0x19d4 <rf_power_down+0x4a>
		return;
	/* Disable TRX if it is enabled */
	if((TRX_STATUS & 0x1F) != TRX_OFF){
    19a0:	80 91 41 01 	lds	r24, 0x0141
    19a4:	8f 71       	andi	r24, 0x1F	; 31
    19a6:	88 30       	cpi	r24, 0x08	; 8
    19a8:	31 f4       	brne	.+12     	; 0x19b6 <rf_power_down+0x2c>
		do{
			status = (TRX_STATUS & 0x1F);
		}while(status != TRX_OFF);
	}

	TRXPR |= (1 << SLPTR);
    19aa:	80 91 39 01 	lds	r24, 0x0139
    19ae:	82 60       	ori	r24, 0x02	; 2
    19b0:	80 93 39 01 	sts	0x0139, r24
    19b4:	0b c0       	rjmp	.+22     	; 0x19cc <rf_power_down+0x42>
	status = (TRX_STATUS & 0x1F);
	if((status == 0) || (status == 0xF))
		return;
	/* Disable TRX if it is enabled */
	if((TRX_STATUS & 0x1F) != TRX_OFF){
		rf_cmd(TRX_OFF);
    19b6:	88 e0       	ldi	r24, 0x08	; 8
    19b8:	0e 94 b3 0c 	call	0x1966	; 0x1966 <rf_cmd>
		do{
			status = (TRX_STATUS & 0x1F);
    19bc:	80 91 41 01 	lds	r24, 0x0141
    19c0:	8f 71       	andi	r24, 0x1F	; 31
		}while(status != TRX_OFF);
    19c2:	88 30       	cpi	r24, 0x08	; 8
    19c4:	d9 f7       	brne	.-10     	; 0x19bc <rf_power_down+0x32>
    19c6:	f1 cf       	rjmp	.-30     	; 0x19aa <rf_power_down+0x20>
	}

	TRXPR |= (1 << SLPTR);
	do{
		status = (TRX_STATUS & 0x1F);
	}while((status != 0) && (status != 0xF));
    19c8:	8f 30       	cpi	r24, 0x0F	; 15
    19ca:	21 f0       	breq	.+8      	; 0x19d4 <rf_power_down+0x4a>
		}while(status != TRX_OFF);
	}

	TRXPR |= (1 << SLPTR);
	do{
		status = (TRX_STATUS & 0x1F);
    19cc:	80 91 41 01 	lds	r24, 0x0141
    19d0:	8f 71       	andi	r24, 0x1F	; 31
	}while((status != 0) && (status != 0xF));
    19d2:	d1 f7       	brne	.-12     	; 0x19c8 <rf_power_down+0x3e>
    19d4:	08 95       	ret

000019d6 <rf_power_up>:

void rf_power_up()
{
	uint8_t status;

	while((TRX_STATUS & 0x1F) == STATE_TRANSITION_IN_PROGRESS)
    19d6:	80 91 41 01 	lds	r24, 0x0141
    19da:	8f 71       	andi	r24, 0x1F	; 31
    19dc:	8f 31       	cpi	r24, 0x1F	; 31
    19de:	d9 f3       	breq	.-10     	; 0x19d6 <rf_power_up>
		continue;
	/* For some reason comparing to SLEEP doesn't work, but 0 does */
	status = (TRX_STATUS & 0x1F);
    19e0:	80 91 41 01 	lds	r24, 0x0141
    19e4:	8f 71       	andi	r24, 0x1F	; 31
	if((status != 0) && (status != 0xF))
    19e6:	11 f0       	breq	.+4      	; 0x19ec <rf_power_up+0x16>
    19e8:	8f 30       	cpi	r24, 0x0F	; 15
    19ea:	51 f4       	brne	.+20     	; 0x1a00 <rf_power_up+0x2a>
		return;

	/* Wake up */
	TRXPR &= ~(1 << SLPTR);
    19ec:	80 91 39 01 	lds	r24, 0x0139
    19f0:	8d 7f       	andi	r24, 0xFD	; 253
    19f2:	80 93 39 01 	sts	0x0139, r24
	while((TRX_STATUS & 0x1F) != TRX_OFF)
    19f6:	80 91 41 01 	lds	r24, 0x0141
    19fa:	8f 71       	andi	r24, 0x1F	; 31
    19fc:	88 30       	cpi	r24, 0x08	; 8
    19fe:	d9 f7       	brne	.-10     	; 0x19f6 <rf_power_up+0x20>
    1a00:	08 95       	ret

00001a02 <rf_pll_on>:
	TRX_STATE = cmd;
}

void rf_pll_on()
{
   rf_cmd(PLL_ON);
    1a02:	89 e0       	ldi	r24, 0x09	; 9
    1a04:	0c 94 b3 0c 	jmp	0x1966	; 0x1966 <rf_cmd>

00001a08 <rf_tx_power>:
}


void rf_tx_power(uint8_t pwr)
{
	PHY_TX_PWR &= 0xF0;
    1a08:	e5 e4       	ldi	r30, 0x45	; 69
    1a0a:	f1 e0       	ldi	r31, 0x01	; 1
    1a0c:	90 81       	ld	r25, Z
    1a0e:	90 7f       	andi	r25, 0xF0	; 240
    1a10:	90 83       	st	Z, r25
	PHY_TX_PWR |= (pwr & 0xF);
    1a12:	90 81       	ld	r25, Z
    1a14:	8f 70       	andi	r24, 0x0F	; 15
    1a16:	98 2b       	or	r25, r24
    1a18:	90 83       	st	Z, r25
    1a1a:	08 95       	ret

00001a1c <rf_addr_decode_enable>:
}

void rf_addr_decode_enable()
{
	XAH_CTRL_1 &= ~(1 << AACK_PROM_MODE);
    1a1c:	e7 e5       	ldi	r30, 0x57	; 87
    1a1e:	f1 e0       	ldi	r31, 0x01	; 1
    1a20:	80 81       	ld	r24, Z
    1a22:	8d 7f       	andi	r24, 0xFD	; 253
    1a24:	80 83       	st	Z, r24
    1a26:	08 95       	ret

00001a28 <rf_addr_decode_disable>:
}


void rf_addr_decode_disable()
{
	XAH_CTRL_1 |= (1 << AACK_PROM_MODE);
    1a28:	e7 e5       	ldi	r30, 0x57	; 87
    1a2a:	f1 e0       	ldi	r31, 0x01	; 1
    1a2c:	80 81       	ld	r24, Z
    1a2e:	82 60       	ori	r24, 0x02	; 2
    1a30:	80 83       	st	Z, r24
    1a32:	08 95       	ret

00001a34 <rf_auto_ack_enable>:
}


void rf_auto_ack_enable()
{
	CSMA_SEED_1 &= ~(1 << AACK_DIS_ACK);
    1a34:	ee e6       	ldi	r30, 0x6E	; 110
    1a36:	f1 e0       	ldi	r31, 0x01	; 1
    1a38:	80 81       	ld	r24, Z
    1a3a:	8f 7e       	andi	r24, 0xEF	; 239
    1a3c:	80 83       	st	Z, r24
    1a3e:	08 95       	ret

00001a40 <rf_auto_ack_disable>:
}

void rf_auto_ack_disable()
{
	CSMA_SEED_1 |= (1 << AACK_DIS_ACK);
    1a40:	ee e6       	ldi	r30, 0x6E	; 110
    1a42:	f1 e0       	ldi	r31, 0x01	; 1
    1a44:	80 81       	ld	r24, Z
    1a46:	80 61       	ori	r24, 0x10	; 16
    1a48:	80 83       	st	Z, r24
    1a4a:	08 95       	ret

00001a4c <rf_addr_decode_set_my_mac>:


void rf_addr_decode_set_my_mac(uint16_t my_mac)
{
	/* Set short MAC address */
	SHORT_ADDR_0 = (my_mac & 0xFF); 
    1a4c:	80 93 60 01 	sts	0x0160, r24
	SHORT_ADDR_1 = (my_mac >> 8);
    1a50:	90 93 61 01 	sts	0x0161, r25
	rfSettings.myAddr = my_mac;
    1a54:	90 93 7b 0a 	sts	0x0A7B, r25
    1a58:	80 93 7a 0a 	sts	0x0A7A, r24
    1a5c:	08 95       	ret

00001a5e <rf_set_rx>:
}


void rf_set_rx(RF_RX_INFO *pRRI, uint8_t channel )
{
	rfSettings.pRxInfo = pRRI;
    1a5e:	90 93 75 0a 	sts	0x0A75, r25
    1a62:	80 93 74 0a 	sts	0x0A74, r24
	PHY_CC_CCA &= ~(0x1F);
    1a66:	e8 e4       	ldi	r30, 0x48	; 72
    1a68:	f1 e0       	ldi	r31, 0x01	; 1
    1a6a:	80 81       	ld	r24, Z
    1a6c:	80 7e       	andi	r24, 0xE0	; 224
    1a6e:	80 83       	st	Z, r24
	PHY_CC_CCA |= (channel << CHANNEL0);
    1a70:	80 81       	ld	r24, Z
    1a72:	68 2b       	or	r22, r24
    1a74:	60 83       	st	Z, r22
    1a76:	08 95       	ret

00001a78 <rx_start_callback>:
}

void rx_start_callback(void (*func)(void)){
	rx_start_func = func;
    1a78:	90 93 25 06 	sts	0x0625, r25
    1a7c:	80 93 24 06 	sts	0x0624, r24
    1a80:	08 95       	ret

00001a82 <rx_end_callback>:
}

void rx_end_callback(void (*func)(void)){
	rx_end_func = func;
    1a82:	90 93 23 06 	sts	0x0623, r25
    1a86:	80 93 22 06 	sts	0x0622, r24
    1a8a:	08 95       	ret

00001a8c <rf_init>:
}


void rf_init(RF_RX_INFO *pRRI, uint8_t channel, uint16_t panId, uint16_t myAddr)
{ 
    1a8c:	0f 93       	push	r16
    1a8e:	1f 93       	push	r17
    1a90:	cf 93       	push	r28
    1a92:	df 93       	push	r29
    1a94:	fc 01       	movw	r30, r24
    1a96:	d9 01       	movw	r26, r18

*/


	/* Turn on auto crc calculation */
	TRX_CTRL_1 = (1 << TX_AUTO_CRC_ON);
    1a98:	80 e2       	ldi	r24, 0x20	; 32
    1a9a:	80 93 44 01 	sts	0x0144, r24
	/* Set PA buffer lead time to 6 us and TX power to 3.0 dBm (maximum) */
	PHY_TX_PWR = (1 << PA_BUF_LT1) | (1 << PA_BUF_LT0) | (0 << TX_PWR0);
    1a9e:	80 ec       	ldi	r24, 0xC0	; 192
    1aa0:	80 93 45 01 	sts	0x0145, r24
	/* CCA Mode and Channel selection */
	PHY_CC_CCA = (0 << CCA_MODE1) | (1 << CCA_MODE0) | (channel << CHANNEL0);
    1aa4:	60 62       	ori	r22, 0x20	; 32
    1aa6:	60 93 48 01 	sts	0x0148, r22
	/* Set CCA energy threshold */
	CCA_THRES = 0xC5;
    1aaa:	85 ec       	ldi	r24, 0xC5	; 197
    1aac:	80 93 49 01 	sts	0x0149, r24
	/* Start of frame delimiter */
	SFD_VALUE = 0xA7;
    1ab0:	87 ea       	ldi	r24, 0xA7	; 167
    1ab2:	80 93 4b 01 	sts	0x014B, r24
	/* Dynamic buffer protection on and data rate is 250 kb/s */
	TRX_CTRL_2 = (1 << RX_SAFE_MODE) | (0 << OQPSK_DATA_RATE1) | (0 << OQPSK_DATA_RATE0);
    1ab6:	80 e8       	ldi	r24, 0x80	; 128
    1ab8:	80 93 4c 01 	sts	0x014C, r24
	
	/* Set short MAC address */
	SHORT_ADDR_0 = (myAddr & 0xFF); SHORT_ADDR_1 = (myAddr >> 8);
    1abc:	20 93 60 01 	sts	0x0160, r18
    1ac0:	b0 93 61 01 	sts	0x0161, r27
	/* Set PAN ID */
	PAN_ID_0 = (panId & 0xFF); PAN_ID_1 = (panId >> 8);
    1ac4:	40 93 62 01 	sts	0x0162, r20
    1ac8:	50 93 63 01 	sts	0x0163, r21
	
	/* 2-bit random value generated by radio hardware */
	#define RADIO_RAND ((PHY_RSSI >> RND_VALUE0) & 0x3)
	/* Set random csma seed */
	CSMA_SEED_0 = (RADIO_RAND << 6) | (RADIO_RAND << 4) 
    1acc:	c6 e4       	ldi	r28, 0x46	; 70
    1ace:	d1 e0       	ldi	r29, 0x01	; 1
    1ad0:	08 81       	ld	r16, Y
    1ad2:	88 81       	ld	r24, Y
			| (RADIO_RAND << 2) | (RADIO_RAND << 0);
    1ad4:	98 81       	ld	r25, Y
    1ad6:	28 81       	ld	r18, Y
	PAN_ID_0 = (panId & 0xFF); PAN_ID_1 = (panId >> 8);
	
	/* 2-bit random value generated by radio hardware */
	#define RADIO_RAND ((PHY_RSSI >> RND_VALUE0) & 0x3)
	/* Set random csma seed */
	CSMA_SEED_0 = (RADIO_RAND << 6) | (RADIO_RAND << 4) 
    1ad8:	30 2f       	mov	r19, r16
    1ada:	32 95       	swap	r19
    1adc:	36 95       	lsr	r19
    1ade:	37 70       	andi	r19, 0x07	; 7
    1ae0:	60 e4       	ldi	r22, 0x40	; 64
    1ae2:	36 9f       	mul	r19, r22
    1ae4:	80 01       	movw	r16, r0
    1ae6:	11 24       	eor	r1, r1
    1ae8:	22 95       	swap	r18
    1aea:	26 95       	lsr	r18
    1aec:	23 70       	andi	r18, 0x03	; 3
    1aee:	62 2f       	mov	r22, r18
    1af0:	60 2b       	or	r22, r16
    1af2:	82 95       	swap	r24
    1af4:	86 95       	lsr	r24
    1af6:	83 70       	andi	r24, 0x03	; 3
    1af8:	70 e1       	ldi	r23, 0x10	; 16
    1afa:	87 9f       	mul	r24, r23
    1afc:	90 01       	movw	r18, r0
    1afe:	11 24       	eor	r1, r1
    1b00:	26 2b       	or	r18, r22
			| (RADIO_RAND << 2) | (RADIO_RAND << 0);
    1b02:	92 95       	swap	r25
    1b04:	96 95       	lsr	r25
    1b06:	93 70       	andi	r25, 0x03	; 3
    1b08:	84 e0       	ldi	r24, 0x04	; 4
    1b0a:	98 9f       	mul	r25, r24
    1b0c:	b0 01       	movw	r22, r0
    1b0e:	11 24       	eor	r1, r1
	PAN_ID_0 = (panId & 0xFF); PAN_ID_1 = (panId >> 8);
	
	/* 2-bit random value generated by radio hardware */
	#define RADIO_RAND ((PHY_RSSI >> RND_VALUE0) & 0x3)
	/* Set random csma seed */
	CSMA_SEED_0 = (RADIO_RAND << 6) | (RADIO_RAND << 4) 
    1b10:	62 2b       	or	r22, r18
    1b12:	60 93 6d 01 	sts	0x016D, r22
			| (RADIO_RAND << 2) | (RADIO_RAND << 0);
	/* Will ACK received frames with version numbers of 0 or 1 */
	CSMA_SEED_1 = (0 << AACK_FVN_MODE1) | (1 << AACK_FVN_MODE0) 
			| (RADIO_RAND << CSMA_SEED_11) | (RADIO_RAND << CSMA_SEED_10);
    1b16:	88 81       	ld	r24, Y
    1b18:	98 81       	ld	r25, Y
	#define RADIO_RAND ((PHY_RSSI >> RND_VALUE0) & 0x3)
	/* Set random csma seed */
	CSMA_SEED_0 = (RADIO_RAND << 6) | (RADIO_RAND << 4) 
			| (RADIO_RAND << 2) | (RADIO_RAND << 0);
	/* Will ACK received frames with version numbers of 0 or 1 */
	CSMA_SEED_1 = (0 << AACK_FVN_MODE1) | (1 << AACK_FVN_MODE0) 
    1b1a:	92 95       	swap	r25
    1b1c:	96 95       	lsr	r25
    1b1e:	93 70       	andi	r25, 0x03	; 3
    1b20:	39 2f       	mov	r19, r25
    1b22:	30 64       	ori	r19, 0x40	; 64
			| (RADIO_RAND << CSMA_SEED_11) | (RADIO_RAND << CSMA_SEED_10);
    1b24:	98 2f       	mov	r25, r24
    1b26:	92 95       	swap	r25
    1b28:	96 70       	andi	r25, 0x06	; 6
	#define RADIO_RAND ((PHY_RSSI >> RND_VALUE0) & 0x3)
	/* Set random csma seed */
	CSMA_SEED_0 = (RADIO_RAND << 6) | (RADIO_RAND << 4) 
			| (RADIO_RAND << 2) | (RADIO_RAND << 0);
	/* Will ACK received frames with version numbers of 0 or 1 */
	CSMA_SEED_1 = (0 << AACK_FVN_MODE1) | (1 << AACK_FVN_MODE0) 
    1b2a:	93 2b       	or	r25, r19
    1b2c:	90 93 6e 01 	sts	0x016E, r25
			| (RADIO_RAND << CSMA_SEED_11) | (RADIO_RAND << CSMA_SEED_10);

	/* don't re-transmit frames or perform cca multiple times, slotted op is off */
	XAH_CTRL_0 = (0 << MAX_FRAME_RETRIES0) | (0 << MAX_CSMA_RETRIES0)
    1b30:	10 92 6c 01 	sts	0x016C, r1
			| (0 << SLOTTED_OPERATION);
   
   /* Enable all radio interrupts */
	IRQ_MASK = (1 << AWAKE_EN) | (1 << TX_END_EN) | (1 << AMI_EN) | (1 << CCA_ED_DONE_EN)
    1b34:	8f ef       	ldi	r24, 0xFF	; 255
    1b36:	80 93 4e 01 	sts	0x014E, r24
			| (1 << RX_END_EN) | (1 << RX_START_EN) | (1 << PLL_UNLOCK_EN) | (1 << PLL_LOCK_EN);

	/* Initialize settings struct */
	rfSettings.pRxInfo = pRRI;
    1b3a:	c4 e7       	ldi	r28, 0x74	; 116
    1b3c:	da e0       	ldi	r29, 0x0A	; 10
    1b3e:	f9 83       	std	Y+1, r31	; 0x01
    1b40:	e8 83       	st	Y, r30
	rfSettings.txSeqNumber = 0;
    1b42:	1a 82       	std	Y+2, r1	; 0x02
	rfSettings.ackReceived = 0;
    1b44:	1b 82       	std	Y+3, r1	; 0x03
	rfSettings.panId = panId;
    1b46:	5d 83       	std	Y+5, r21	; 0x05
    1b48:	4c 83       	std	Y+4, r20	; 0x04
	rfSettings.myAddr = myAddr;
    1b4a:	bf 83       	std	Y+7, r27	; 0x07
    1b4c:	ae 83       	std	Y+6, r26	; 0x06
	rfSettings.receiveOn = 0;
    1b4e:	18 86       	std	Y+8, r1	; 0x08

	rf_ready = 1;
    1b50:	81 e0       	ldi	r24, 0x01	; 1
    1b52:	80 93 8e 0a 	sts	0x0A8E, r24
   rx_ready = 0;
    1b56:	10 92 a5 0a 	sts	0x0AA5, r1
   tx_done = 0;
    1b5a:	10 92 7d 0a 	sts	0x0A7D, r1

	use_glossy = 0;
    1b5e:	10 92 71 0a 	sts	0x0A71, r1

} // rf_init() 
    1b62:	df 91       	pop	r29
    1b64:	cf 91       	pop	r28
    1b66:	1f 91       	pop	r17
    1b68:	0f 91       	pop	r16
    1b6a:	08 95       	ret

00001b6c <rf_rx_on>:
	rf_cc2591_rx_on();
#endif
#ifdef GLOSSY_TESTING
	clear_packet_flags();
#endif
	rf_cmd(RX_AACK_ON);
    1b6c:	86 e1       	ldi	r24, 0x16	; 22
    1b6e:	0c 94 b3 0c 	jmp	0x1966	; 0x1966 <rf_cmd>

00001b72 <rf_polling_rx_on>:

#ifdef RADIO_CC2591
	rf_cc2591_rx_on();
#endif

	rf_cmd(RX_AACK_ON);
    1b72:	86 e1       	ldi	r24, 0x16	; 22
    1b74:	0c 94 b3 0c 	jmp	0x1966	; 0x1966 <rf_cmd>

00001b78 <rf_rx_off>:
#ifdef RADIO_PRIORITY_CEILING
  nrk_sem_post(radio_sem);
#endif
  //	DISABLE_FIFOP_INT();
*/
   rf_cmd(TRX_OFF);
    1b78:	88 e0       	ldi	r24, 0x08	; 8
    1b7a:	0e 94 b3 0c 	call	0x1966	; 0x1966 <rf_cmd>
   rx_ready = 0;
    1b7e:	10 92 a5 0a 	sts	0x0AA5, r1
    1b82:	08 95       	ret

00001b84 <rf_tx_packet>:
//			Successful transmission (acknowledgment received)
//-------------------------------------------------------------------------------------------------------


uint8_t rf_tx_packet(RF_TX_INFO *pRTI)
{
    1b84:	0f 93       	push	r16
    1b86:	1f 93       	push	r17
    1b88:	cf 93       	push	r28
    1b8a:	df 93       	push	r29
    1b8c:	fc 01       	movw	r30, r24
	*/

	uint8_t trx_status, trx_error, *data_start, *frame_start = &TRXFBST;
	uint16_t i;

	if(!rf_ready) 
    1b8e:	80 91 8e 0a 	lds	r24, 0x0A8E
    1b92:	81 11       	cpse	r24, r1
    1b94:	02 c0       	rjmp	.+4      	; 0x1b9a <rf_tx_packet+0x16>
		return NRK_ERROR;
    1b96:	8f ef       	ldi	r24, 0xFF	; 255
    1b98:	ab c0       	rjmp	.+342    	; 0x1cf0 <rf_tx_packet+0x16c>

	/* TODO: Setting FCF bits is probably slow. Optimize later. */
	fcf.frame_type = 1;
	fcf.sec_en = 0;
	fcf.frame_pending = 0;
	fcf.ack_request = pRTI->ackRequest;
    1b9a:	26 81       	ldd	r18, Z+6	; 0x06
	fcf.dest_addr_mode = 2;
	fcf.frame_version = 0;
	fcf.src_addr_mode = 2;
	
	/* Build the rest of the MAC header */
	rfSettings.txSeqNumber++;
    1b9c:	80 91 76 0a 	lds	r24, 0x0A76
    1ba0:	8f 5f       	subi	r24, 0xFF	; 255
    1ba2:	80 93 76 0a 	sts	0x0A76, r24
	machead->fcf = fcf;
    1ba6:	90 91 81 01 	lds	r25, 0x0181
    1baa:	90 7e       	andi	r25, 0xE0	; 224
    1bac:	91 60       	ori	r25, 0x01	; 1
    1bae:	20 fb       	bst	r18, 0
    1bb0:	95 f9       	bld	r25, 5
    1bb2:	9f 73       	andi	r25, 0x3F	; 63
    1bb4:	90 64       	ori	r25, 0x40	; 64
    1bb6:	90 93 81 01 	sts	0x0181, r25
    1bba:	88 e8       	ldi	r24, 0x88	; 136
    1bbc:	80 93 82 01 	sts	0x0182, r24
	if (use_glossy) {
    1bc0:	80 91 71 0a 	lds	r24, 0x0A71
    1bc4:	88 23       	and	r24, r24
    1bc6:	61 f0       	breq	.+24     	; 0x1be0 <rf_tx_packet+0x5c>
		machead->seq_num = 0xFF;
    1bc8:	8f ef       	ldi	r24, 0xFF	; 255
    1bca:	80 93 83 01 	sts	0x0183, r24
		machead->src_addr = 0xAAAA;
    1bce:	8a ea       	ldi	r24, 0xAA	; 170
    1bd0:	9a ea       	ldi	r25, 0xAA	; 170
    1bd2:	90 93 89 01 	sts	0x0189, r25
    1bd6:	80 93 88 01 	sts	0x0188, r24
		machead->dest_addr = 0xFFFF;
    1bda:	8f ef       	ldi	r24, 0xFF	; 255
    1bdc:	9f ef       	ldi	r25, 0xFF	; 255
    1bde:	10 c0       	rjmp	.+32     	; 0x1c00 <rf_tx_packet+0x7c>
		machead->dest_pan_id = (PAN_ID_1 << 8) | PAN_ID_0;
	} else {
		machead->seq_num = rfSettings.txSeqNumber;
    1be0:	80 91 76 0a 	lds	r24, 0x0A76
    1be4:	80 93 83 01 	sts	0x0183, r24
		machead->src_addr = (SHORT_ADDR_1 << 8) | SHORT_ADDR_0;
    1be8:	20 91 61 01 	lds	r18, 0x0161
    1bec:	80 91 60 01 	lds	r24, 0x0160
    1bf0:	90 e0       	ldi	r25, 0x00	; 0
    1bf2:	92 2b       	or	r25, r18
    1bf4:	90 93 89 01 	sts	0x0189, r25
    1bf8:	80 93 88 01 	sts	0x0188, r24
		machead->dest_addr = pRTI->destAddr;
    1bfc:	80 81       	ld	r24, Z
    1bfe:	91 81       	ldd	r25, Z+1	; 0x01
    1c00:	90 93 87 01 	sts	0x0187, r25
    1c04:	80 93 86 01 	sts	0x0186, r24
		machead->dest_pan_id = (PAN_ID_1 << 8) | PAN_ID_0;
    1c08:	20 91 63 01 	lds	r18, 0x0163
    1c0c:	80 91 62 01 	lds	r24, 0x0162
    1c10:	90 e0       	ldi	r25, 0x00	; 0
    1c12:	92 2b       	or	r25, r18
    1c14:	90 93 85 01 	sts	0x0185, r25
    1c18:	80 93 84 01 	sts	0x0184, r24
    1c1c:	8f 01       	movw	r16, r30
	}
	//machead->src_pan_id = (PAN_ID_1 << 8) | PAN_ID_0;
	
	/* Copy data payload into packet */
	data_start = frame_start + sizeof(ieee_mac_frame_header_t) + 1;
	memcpy(data_start, pRTI->pPayload, pRTI->length);
    1c1e:	42 81       	ldd	r20, Z+2	; 0x02
    1c20:	55 27       	eor	r21, r21
    1c22:	47 fd       	sbrc	r20, 7
    1c24:	50 95       	com	r21
    1c26:	63 81       	ldd	r22, Z+3	; 0x03
    1c28:	74 81       	ldd	r23, Z+4	; 0x04
    1c2a:	8a e8       	ldi	r24, 0x8A	; 138
    1c2c:	91 e0       	ldi	r25, 0x01	; 1
    1c2e:	0e 94 22 33 	call	0x6644	; 0x6644 <memcpy>
	/* Set the size of the packet */
	*frame_start = sizeof(ieee_mac_frame_header_t) + pRTI->length + 2;
    1c32:	f8 01       	movw	r30, r16
    1c34:	82 81       	ldd	r24, Z+2	; 0x02
    1c36:	85 5f       	subi	r24, 0xF5	; 245
    1c38:	80 93 80 01 	sts	0x0180, r24
	
	vprintf("packet length: %d bytes\r\n", *frame_start);

	/* Wait for radio to be in a ready state */
	do{
		trx_status = (TRX_STATUS & 0x1F);
    1c3c:	80 91 41 01 	lds	r24, 0x0141
    1c40:	d8 2f       	mov	r29, r24
    1c42:	df 71       	andi	r29, 0x1F	; 31
	}while((trx_status == BUSY_TX) || (trx_status == BUSY_RX)
    1c44:	9f ef       	ldi	r25, 0xFF	; 255
    1c46:	9d 0f       	add	r25, r29
			|| (trx_status == BUSY_RX_AACK) || (trx_status == BUSY_TX_ARET)
			|| (trx_status == STATE_TRANSITION_IN_PROGRESS));
    1c48:	92 30       	cpi	r25, 0x02	; 2
    1c4a:	c0 f3       	brcs	.-16     	; 0x1c3c <rf_tx_packet+0xb8>

	/* Wait for radio to be in a ready state */
	do{
		trx_status = (TRX_STATUS & 0x1F);
	}while((trx_status == BUSY_TX) || (trx_status == BUSY_RX)
			|| (trx_status == BUSY_RX_AACK) || (trx_status == BUSY_TX_ARET)
    1c4c:	d1 31       	cpi	r29, 0x11	; 17
    1c4e:	b1 f3       	breq	.-20     	; 0x1c3c <rf_tx_packet+0xb8>
    1c50:	d2 31       	cpi	r29, 0x12	; 18
    1c52:	a1 f3       	breq	.-24     	; 0x1c3c <rf_tx_packet+0xb8>
			|| (trx_status == STATE_TRANSITION_IN_PROGRESS));
    1c54:	df 31       	cpi	r29, 0x1F	; 31
    1c56:	91 f3       	breq	.-28     	; 0x1c3c <rf_tx_packet+0xb8>
	
	/* Return error if radio not in a tx-ready state */
	if((trx_status != TRX_OFF) && (trx_status != RX_ON) 
    1c58:	98 ef       	ldi	r25, 0xF8	; 248
    1c5a:	9d 0f       	add	r25, r29
    1c5c:	92 30       	cpi	r25, 0x02	; 2
    1c5e:	20 f0       	brcs	.+8      	; 0x1c68 <rf_tx_packet+0xe4>
    1c60:	8f 70       	andi	r24, 0x0F	; 15
    1c62:	86 30       	cpi	r24, 0x06	; 6
    1c64:	09 f0       	breq	.+2      	; 0x1c68 <rf_tx_packet+0xe4>
    1c66:	97 cf       	rjmp	.-210    	; 0x1b96 <rf_tx_packet+0x12>
			&& (trx_status != RX_AACK_ON) && (trx_status != PLL_ON)){
		return NRK_ERROR;
	}

	rf_cmd(RX_AACK_ON);
    1c68:	86 e1       	ldi	r24, 0x16	; 22
    1c6a:	0e 94 b3 0c 	call	0x1966	; 0x1966 <rf_cmd>

	/* Perform CCA if requested */
	if(pRTI->cca){
    1c6e:	f8 01       	movw	r30, r16
    1c70:	85 81       	ldd	r24, Z+5	; 0x05
    1c72:	81 11       	cpse	r24, r1
    1c74:	0b c0       	rjmp	.+22     	; 0x1c8c <rf_tx_packet+0x108>
			continue;
		if(!(TRX_STATUS & (1 << CCA_STATUS)))
			return NRK_ERROR;
	}

	rf_cmd(PLL_ON);
    1c76:	89 e0       	ldi	r24, 0x09	; 9
    1c78:	0e 94 b3 0c 	call	0x1966	; 0x1966 <rf_cmd>
	if(pRTI->ackRequest)
    1c7c:	f8 01       	movw	r30, r16
    1c7e:	86 81       	ldd	r24, Z+6	; 0x06
    1c80:	88 23       	and	r24, r24
    1c82:	91 f0       	breq	.+36     	; 0x1ca8 <rf_tx_packet+0x124>
		rf_cmd(TX_ARET_ON);
    1c84:	89 e1       	ldi	r24, 0x19	; 25
    1c86:	0e 94 b3 0c 	call	0x1966	; 0x1966 <rf_cmd>
    1c8a:	0e c0       	rjmp	.+28     	; 0x1ca8 <rf_tx_packet+0x124>

	rf_cmd(RX_AACK_ON);

	/* Perform CCA if requested */
	if(pRTI->cca){
		PHY_CC_CCA |= (1 << CCA_REQUEST);
    1c8c:	80 91 48 01 	lds	r24, 0x0148
    1c90:	80 68       	ori	r24, 0x80	; 128
    1c92:	80 93 48 01 	sts	0x0148, r24
		while(!(TRX_STATUS & (1 << CCA_DONE)))
    1c96:	80 91 41 01 	lds	r24, 0x0141
    1c9a:	87 ff       	sbrs	r24, 7
    1c9c:	fc cf       	rjmp	.-8      	; 0x1c96 <rf_tx_packet+0x112>
			continue;
		if(!(TRX_STATUS & (1 << CCA_STATUS)))
    1c9e:	80 91 41 01 	lds	r24, 0x0141
    1ca2:	86 ff       	sbrs	r24, 6
    1ca4:	78 cf       	rjmp	.-272    	; 0x1b96 <rf_tx_packet+0x12>
    1ca6:	e7 cf       	rjmp	.-50     	; 0x1c76 <rf_tx_packet+0xf2>
	
#ifdef RADIO_CC2591
		rf_cc2591_tx_on();
#endif

   tx_done = 0;
    1ca8:	10 92 7d 0a 	sts	0x0A7D, r1
   // Send packet. 0x2 is equivalent to TX_START
   rf_cmd(0x2);
    1cac:	82 e0       	ldi	r24, 0x02	; 2
    1cae:	0e 94 b3 0c 	call	0x1966	; 0x1966 <rf_cmd>
   for(i=0; (i<65000) && !tx_done; i++){
    1cb2:	80 e0       	ldi	r24, 0x00	; 0
    1cb4:	90 e0       	ldi	r25, 0x00	; 0
    1cb6:	20 91 7d 0a 	lds	r18, 0x0A7D
    1cba:	21 11       	cpse	r18, r1
    1cbc:	05 c0       	rjmp	.+10     	; 0x1cc8 <rf_tx_packet+0x144>
    1cbe:	01 96       	adiw	r24, 0x01	; 1
    1cc0:	88 3e       	cpi	r24, 0xE8	; 232
    1cc2:	fd ef       	ldi	r31, 0xFD	; 253
    1cc4:	9f 07       	cpc	r25, r31
    1cc6:	b9 f7       	brne	.-18     	; 0x1cb6 <rf_tx_packet+0x132>
      continue;
   }

   /* note error if ACK requested and not received */
	trx_error = ((pRTI->ackRequest && 
    1cc8:	f8 01       	movw	r30, r16
    1cca:	26 81       	ldd	r18, Z+6	; 0x06
    1ccc:	22 23       	and	r18, r18
    1cce:	31 f0       	breq	.+12     	; 0x1cdc <rf_tx_packet+0x158>
			(((TRX_STATE >> TRAC_STATUS0) & 0x7) != 0))
    1cd0:	20 91 42 01 	lds	r18, 0x0142
    1cd4:	22 95       	swap	r18
    1cd6:	26 95       	lsr	r18
    1cd8:	27 70       	andi	r18, 0x07	; 7
   for(i=0; (i<65000) && !tx_done; i++){
      continue;
   }

   /* note error if ACK requested and not received */
	trx_error = ((pRTI->ackRequest && 
    1cda:	29 f4       	brne	.+10     	; 0x1ce6 <rf_tx_packet+0x162>
			(((TRX_STATE >> TRAC_STATUS0) & 0x7) != 0))
			|| (i == 65000)) ? NRK_ERROR : NRK_OK;
    1cdc:	88 3e       	cpi	r24, 0xE8	; 232
    1cde:	9d 4f       	sbci	r25, 0xFD	; 253
    1ce0:	11 f0       	breq	.+4      	; 0x1ce6 <rf_tx_packet+0x162>
   for(i=0; (i<65000) && !tx_done; i++){
      continue;
   }

   /* note error if ACK requested and not received */
	trx_error = ((pRTI->ackRequest && 
    1ce2:	c1 e0       	ldi	r28, 0x01	; 1
    1ce4:	01 c0       	rjmp	.+2      	; 0x1ce8 <rf_tx_packet+0x164>
    1ce6:	cf ef       	ldi	r28, 0xFF	; 255
			(((TRX_STATE >> TRAC_STATUS0) & 0x7) != 0))
			|| (i == 65000)) ? NRK_ERROR : NRK_OK;
	rf_cmd(trx_status);
    1ce8:	8d 2f       	mov	r24, r29
    1cea:	0e 94 b3 0c 	call	0x1966	; 0x1966 <rf_cmd>

#ifdef RADIO_CC2591
	if (trx_error == NRK_ERROR) rf_cc2591_rx_on();
#endif

	return trx_error;
    1cee:	8c 2f       	mov	r24, r28
}
    1cf0:	df 91       	pop	r29
    1cf2:	cf 91       	pop	r28
    1cf4:	1f 91       	pop	r17
    1cf6:	0f 91       	pop	r16
    1cf8:	08 95       	ret

00001cfa <rf_tx_packet_resend>:
uint8_t rf_tx_packet_resend()
{
   uint8_t trx_error;
   uint16_t i;

   tx_done = 0;
    1cfa:	10 92 7d 0a 	sts	0x0A7D, r1
   // Send packet. 0x2 is equivalent to TX_START
   rf_cmd(0x2);
    1cfe:	82 e0       	ldi	r24, 0x02	; 2
    1d00:	0e 94 b3 0c 	call	0x1966	; 0x1966 <rf_cmd>
    1d04:	88 ee       	ldi	r24, 0xE8	; 232
    1d06:	9d ef       	ldi	r25, 0xFD	; 253
   for(i=0; (i<65000) && !tx_done; i++)
    1d08:	20 91 7d 0a 	lds	r18, 0x0A7D
    1d0c:	21 11       	cpse	r18, r1
    1d0e:	04 c0       	rjmp	.+8      	; 0x1d18 <rf_tx_packet_resend+0x1e>
    1d10:	01 97       	sbiw	r24, 0x01	; 1
    1d12:	d1 f7       	brne	.-12     	; 0x1d08 <rf_tx_packet_resend+0xe>
      continue;
   trx_error = (i == 65000) ? NRK_ERROR : NRK_OK;
    1d14:	8f ef       	ldi	r24, 0xFF	; 255

   return trx_error;
}
    1d16:	08 95       	ret
   tx_done = 0;
   // Send packet. 0x2 is equivalent to TX_START
   rf_cmd(0x2);
   for(i=0; (i<65000) && !tx_done; i++)
      continue;
   trx_error = (i == 65000) ? NRK_ERROR : NRK_OK;
    1d18:	81 e0       	ldi	r24, 0x01	; 1
    1d1a:	08 95       	ret

00001d1c <rf_cca_check>:

/* Returns 1 if the channel is clear
 * Returns 0 if the channel is being used
 */
int8_t rf_cca_check()
{
    1d1c:	cf 93       	push	r28
    1d1e:	df 93       	push	r29
	uint8_t trx_status, cca_value;

	if(!rf_ready)
    1d20:	80 91 8e 0a 	lds	r24, 0x0A8E
    1d24:	88 23       	and	r24, r24
    1d26:	41 f1       	breq	.+80     	; 0x1d78 <rf_cca_check+0x5c>
		return NRK_ERROR;

	/* Wait for radio to be in a ready state */
	do{
		trx_status = (TRX_STATUS & 0x1F);
    1d28:	80 91 41 01 	lds	r24, 0x0141
    1d2c:	c8 2f       	mov	r28, r24
    1d2e:	cf 71       	andi	r28, 0x1F	; 31
	}while((trx_status == BUSY_TX) || (trx_status == BUSY_RX)
    1d30:	9f ef       	ldi	r25, 0xFF	; 255
    1d32:	9c 0f       	add	r25, r28
			|| (trx_status == BUSY_RX_AACK) || (trx_status == BUSY_TX_ARET)
			|| (trx_status == STATE_TRANSITION_IN_PROGRESS)); 
    1d34:	92 30       	cpi	r25, 0x02	; 2
    1d36:	c0 f3       	brcs	.-16     	; 0x1d28 <rf_cca_check+0xc>

	/* Wait for radio to be in a ready state */
	do{
		trx_status = (TRX_STATUS & 0x1F);
	}while((trx_status == BUSY_TX) || (trx_status == BUSY_RX)
			|| (trx_status == BUSY_RX_AACK) || (trx_status == BUSY_TX_ARET)
    1d38:	c1 31       	cpi	r28, 0x11	; 17
    1d3a:	b1 f3       	breq	.-20     	; 0x1d28 <rf_cca_check+0xc>
    1d3c:	c2 31       	cpi	r28, 0x12	; 18
    1d3e:	a1 f3       	breq	.-24     	; 0x1d28 <rf_cca_check+0xc>
			|| (trx_status == STATE_TRANSITION_IN_PROGRESS)); 
    1d40:	cf 31       	cpi	r28, 0x1F	; 31
    1d42:	91 f3       	breq	.-28     	; 0x1d28 <rf_cca_check+0xc>

	/* Return error if radio not in a tx-ready state */
	if((trx_status != TRX_OFF) && (trx_status != RX_ON) 
    1d44:	c8 30       	cpi	r28, 0x08	; 8
    1d46:	19 f0       	breq	.+6      	; 0x1d4e <rf_cca_check+0x32>
    1d48:	8f 70       	andi	r24, 0x0F	; 15
    1d4a:	86 30       	cpi	r24, 0x06	; 6
    1d4c:	a9 f4       	brne	.+42     	; 0x1d78 <rf_cca_check+0x5c>
			&& (trx_status != RX_AACK_ON))
		return NRK_ERROR;
	
	rf_cmd(RX_AACK_ON);
    1d4e:	86 e1       	ldi	r24, 0x16	; 22
    1d50:	0e 94 b3 0c 	call	0x1966	; 0x1966 <rf_cmd>

	PHY_CC_CCA |= (1 << CCA_REQUEST);
    1d54:	80 91 48 01 	lds	r24, 0x0148
    1d58:	80 68       	ori	r24, 0x80	; 128
    1d5a:	80 93 48 01 	sts	0x0148, r24
	while(!(TRX_STATUS & (1 << CCA_DONE)))
    1d5e:	80 91 41 01 	lds	r24, 0x0141
    1d62:	87 ff       	sbrs	r24, 7
    1d64:	fc cf       	rjmp	.-8      	; 0x1d5e <rf_cca_check+0x42>
		continue;
	cca_value = (TRX_STATUS & (1 << CCA_STATUS)) ? 1 : 0;
    1d66:	d0 91 41 01 	lds	r29, 0x0141
	rf_cmd(trx_status);
    1d6a:	8c 2f       	mov	r24, r28
    1d6c:	0e 94 b3 0c 	call	0x1966	; 0x1966 <rf_cmd>
	rf_cmd(RX_AACK_ON);

	PHY_CC_CCA |= (1 << CCA_REQUEST);
	while(!(TRX_STATUS & (1 << CCA_DONE)))
		continue;
	cca_value = (TRX_STATUS & (1 << CCA_STATUS)) ? 1 : 0;
    1d70:	d6 fb       	bst	r29, 6
    1d72:	88 27       	eor	r24, r24
    1d74:	80 f9       	bld	r24, 0
	rf_cmd(trx_status);

	return cca_value;
    1d76:	01 c0       	rjmp	.+2      	; 0x1d7a <rf_cca_check+0x5e>
int8_t rf_cca_check()
{
	uint8_t trx_status, cca_value;

	if(!rf_ready)
		return NRK_ERROR;
    1d78:	8f ef       	ldi	r24, 0xFF	; 255
		continue;
	cca_value = (TRX_STATUS & (1 << CCA_STATUS)) ? 1 : 0;
	rf_cmd(trx_status);

	return cca_value;
}
    1d7a:	df 91       	pop	r29
    1d7c:	cf 91       	pop	r28
    1d7e:	08 95       	ret

00001d80 <rf_rx_packet_nonblock>:
	#endif
	*/
	
	uint8_t *frame_start = &TRXFBST;

	if(!rf_ready)
    1d80:	80 91 8e 0a 	lds	r24, 0x0A8E
    1d84:	88 23       	and	r24, r24
    1d86:	09 f4       	brne	.+2      	; 0x1d8a <rf_rx_packet_nonblock+0xa>
    1d88:	e3 c0       	rjmp	.+454    	; 0x1f50 <rf_rx_packet_nonblock+0x1d0>
		return NRK_ERROR;

   if(!rx_ready)
    1d8a:	80 91 a5 0a 	lds	r24, 0x0AA5
    1d8e:	88 23       	and	r24, r24
    1d90:	09 f4       	brne	.+2      	; 0x1d94 <rf_rx_packet_nonblock+0x14>
    1d92:	dc c0       	rjmp	.+440    	; 0x1f4c <rf_rx_packet_nonblock+0x1cc>
      return 0;
   else if((TST_RX_LENGTH - 2) > rfSettings.pRxInfo->max_length)
    1d94:	80 91 7b 01 	lds	r24, 0x017B
    1d98:	e0 91 74 0a 	lds	r30, 0x0A74
    1d9c:	f0 91 75 0a 	lds	r31, 0x0A75
    1da0:	90 e0       	ldi	r25, 0x00	; 0
    1da2:	02 97       	sbiw	r24, 0x02	; 2
    1da4:	24 81       	ldd	r18, Z+4	; 0x04
    1da6:	33 27       	eor	r19, r19
    1da8:	27 fd       	sbrc	r18, 7
    1daa:	30 95       	com	r19
    1dac:	28 17       	cp	r18, r24
    1dae:	39 07       	cpc	r19, r25
    1db0:	0c f4       	brge	.+2      	; 0x1db4 <rf_rx_packet_nonblock+0x34>
    1db2:	ce c0       	rjmp	.+412    	; 0x1f50 <rf_rx_packet_nonblock+0x1d0>
		return NRK_ERROR;


	ieee_mac_frame_header_t *machead = frame_start;

	rfSettings.pRxInfo->seqNumber = machead->seq_num;
    1db4:	e0 91 74 0a 	lds	r30, 0x0A74
    1db8:	f0 91 75 0a 	lds	r31, 0x0A75
    1dbc:	80 91 82 01 	lds	r24, 0x0182
    1dc0:	80 83       	st	Z, r24
	rfSettings.pRxInfo->srcAddr = machead->src_addr;
    1dc2:	e0 91 74 0a 	lds	r30, 0x0A74
    1dc6:	f0 91 75 0a 	lds	r31, 0x0A75
    1dca:	80 91 87 01 	lds	r24, 0x0187
    1dce:	90 91 88 01 	lds	r25, 0x0188
    1dd2:	92 83       	std	Z+2, r25	; 0x02
    1dd4:	81 83       	std	Z+1, r24	; 0x01
	rfSettings.pRxInfo->length = TST_RX_LENGTH - sizeof(ieee_mac_frame_header_t) - 2;
    1dd6:	e0 91 74 0a 	lds	r30, 0x0A74
    1dda:	f0 91 75 0a 	lds	r31, 0x0A75
    1dde:	80 91 7b 01 	lds	r24, 0x017B
    1de2:	8b 50       	subi	r24, 0x0B	; 11
    1de4:	83 83       	std	Z+3, r24	; 0x03

	if((rfSettings.pRxInfo->length > rfSettings.pRxInfo->max_length)
    1de6:	a0 91 74 0a 	lds	r26, 0x0A74
    1dea:	b0 91 75 0a 	lds	r27, 0x0A75
    1dee:	e0 91 74 0a 	lds	r30, 0x0A74
    1df2:	f0 91 75 0a 	lds	r31, 0x0A75
    1df6:	13 96       	adiw	r26, 0x03	; 3
    1df8:	9c 91       	ld	r25, X
    1dfa:	84 81       	ldd	r24, Z+4	; 0x04
    1dfc:	89 17       	cp	r24, r25
    1dfe:	3c f0       	brlt	.+14     	; 0x1e0e <rf_rx_packet_nonblock+0x8e>
			|| (rfSettings.pRxInfo->length < 0)){
    1e00:	e0 91 74 0a 	lds	r30, 0x0A74
    1e04:	f0 91 75 0a 	lds	r31, 0x0A75
    1e08:	83 81       	ldd	r24, Z+3	; 0x03
    1e0a:	87 ff       	sbrs	r24, 7
    1e0c:	0d c0       	rjmp	.+26     	; 0x1e28 <rf_rx_packet_nonblock+0xa8>
		rx_ready = 0;
    1e0e:	10 92 a5 0a 	sts	0x0AA5, r1
      TRX_CTRL_2 &= ~(1 << RX_SAFE_MODE);
    1e12:	80 91 4c 01 	lds	r24, 0x014C
    1e16:	8f 77       	andi	r24, 0x7F	; 127
    1e18:	80 93 4c 01 	sts	0x014C, r24
		TRX_CTRL_2 |= (1 << RX_SAFE_MODE);
    1e1c:	80 91 4c 01 	lds	r24, 0x014C
    1e20:	80 68       	ori	r24, 0x80	; 128
    1e22:	80 93 4c 01 	sts	0x014C, r24
    1e26:	94 c0       	rjmp	.+296    	; 0x1f50 <rf_rx_packet_nonblock+0x1d0>
		return NRK_ERROR;
	}

	memcpy(rfSettings.pRxInfo->pPayload, frame_start 
			+ sizeof(ieee_mac_frame_header_t), rfSettings.pRxInfo->length);
    1e28:	a0 91 74 0a 	lds	r26, 0x0A74
    1e2c:	b0 91 75 0a 	lds	r27, 0x0A75
      TRX_CTRL_2 &= ~(1 << RX_SAFE_MODE);
		TRX_CTRL_2 |= (1 << RX_SAFE_MODE);
		return NRK_ERROR;
	}

	memcpy(rfSettings.pRxInfo->pPayload, frame_start 
    1e30:	e0 91 74 0a 	lds	r30, 0x0A74
    1e34:	f0 91 75 0a 	lds	r31, 0x0A75
    1e38:	13 96       	adiw	r26, 0x03	; 3
    1e3a:	4c 91       	ld	r20, X
    1e3c:	55 27       	eor	r21, r21
    1e3e:	47 fd       	sbrc	r20, 7
    1e40:	50 95       	com	r21
    1e42:	69 e8       	ldi	r22, 0x89	; 137
    1e44:	71 e0       	ldi	r23, 0x01	; 1
    1e46:	85 81       	ldd	r24, Z+5	; 0x05
    1e48:	96 81       	ldd	r25, Z+6	; 0x06
    1e4a:	0e 94 22 33 	call	0x6644	; 0x6644 <memcpy>
			+ sizeof(ieee_mac_frame_header_t), rfSettings.pRxInfo->length);

   /* if reset packet received, perform reset */
   if(wireless_prog && (rfSettings.pRxInfo->length == 16)){
    1e4e:	80 91 21 06 	lds	r24, 0x0621
    1e52:	88 23       	and	r24, r24
    1e54:	09 f4       	brne	.+2      	; 0x1e58 <rf_rx_packet_nonblock+0xd8>
    1e56:	3e c0       	rjmp	.+124    	; 0x1ed4 <rf_rx_packet_nonblock+0x154>
    1e58:	e0 91 74 0a 	lds	r30, 0x0A74
    1e5c:	f0 91 75 0a 	lds	r31, 0x0A75
    1e60:	83 81       	ldd	r24, Z+3	; 0x03
    1e62:	80 31       	cpi	r24, 0x10	; 16
    1e64:	b9 f5       	brne	.+110    	; 0x1ed4 <rf_rx_packet_nonblock+0x154>
      if(strncmp(reset_val, rfSettings.pRxInfo->pPayload, 4) == 0){
    1e66:	e0 91 74 0a 	lds	r30, 0x0A74
    1e6a:	f0 91 75 0a 	lds	r31, 0x0A75
    1e6e:	65 81       	ldd	r22, Z+5	; 0x05
    1e70:	76 81       	ldd	r23, Z+6	; 0x06
    1e72:	44 e0       	ldi	r20, 0x04	; 4
    1e74:	50 e0       	ldi	r21, 0x00	; 0
    1e76:	81 e1       	ldi	r24, 0x11	; 17
    1e78:	92 e0       	ldi	r25, 0x02	; 2
    1e7a:	0e 94 2b 33 	call	0x6656	; 0x6656 <strncmp>
    1e7e:	89 2b       	or	r24, r25
    1e80:	49 f5       	brne	.+82     	; 0x1ed4 <rf_rx_packet_nonblock+0x154>
         if(strncmp(reset_val, rfSettings.pRxInfo->pPayload, 16) == 0){
    1e82:	e0 91 74 0a 	lds	r30, 0x0A74
    1e86:	f0 91 75 0a 	lds	r31, 0x0A75
    1e8a:	65 81       	ldd	r22, Z+5	; 0x05
    1e8c:	76 81       	ldd	r23, Z+6	; 0x06
    1e8e:	40 e1       	ldi	r20, 0x10	; 16
    1e90:	50 e0       	ldi	r21, 0x00	; 0
    1e92:	81 e1       	ldi	r24, 0x11	; 17
    1e94:	92 e0       	ldi	r25, 0x02	; 2
    1e96:	0e 94 2b 33 	call	0x6656	; 0x6656 <strncmp>
    1e9a:	89 2b       	or	r24, r25
    1e9c:	d9 f4       	brne	.+54     	; 0x1ed4 <rf_rx_packet_nonblock+0x154>
            wdt_enable(WDTO_500MS);
    1e9e:	9d e0       	ldi	r25, 0x0D	; 13
    1ea0:	88 e1       	ldi	r24, 0x18	; 24
    1ea2:	0f b6       	in	r0, 0x3f	; 63
    1ea4:	f8 94       	cli
    1ea6:	a8 95       	wdr
    1ea8:	80 93 60 00 	sts	0x0060, r24
    1eac:	0f be       	out	0x3f, r0	; 63
    1eae:	90 93 60 00 	sts	0x0060, r25
            nrk_led_set(0);
    1eb2:	80 e0       	ldi	r24, 0x00	; 0
    1eb4:	90 e0       	ldi	r25, 0x00	; 0
    1eb6:	0e 94 76 15 	call	0x2aec	; 0x2aec <nrk_led_set>
            nrk_led_set(1);
    1eba:	81 e0       	ldi	r24, 0x01	; 1
    1ebc:	90 e0       	ldi	r25, 0x00	; 0
    1ebe:	0e 94 76 15 	call	0x2aec	; 0x2aec <nrk_led_set>
            nrk_led_set(2);
    1ec2:	82 e0       	ldi	r24, 0x02	; 2
    1ec4:	90 e0       	ldi	r25, 0x00	; 0
    1ec6:	0e 94 76 15 	call	0x2aec	; 0x2aec <nrk_led_set>
            nrk_led_set(3);
    1eca:	83 e0       	ldi	r24, 0x03	; 3
    1ecc:	90 e0       	ldi	r25, 0x00	; 0
    1ece:	0e 94 76 15 	call	0x2aec	; 0x2aec <nrk_led_set>
    1ed2:	ff cf       	rjmp	.-2      	; 0x1ed2 <rf_rx_packet_nonblock+0x152>
      }
   }

	/* I am assuming that ackRequest is supposed to
	 * be set, not read, by rf_basic */
	rfSettings.pRxInfo->ackRequest = machead->fcf.ack_request;
    1ed4:	e0 91 74 0a 	lds	r30, 0x0A74
    1ed8:	f0 91 75 0a 	lds	r31, 0x0A75
    1edc:	80 91 80 01 	lds	r24, 0x0180
    1ee0:	85 fb       	bst	r24, 5
    1ee2:	88 27       	eor	r24, r24
    1ee4:	80 f9       	bld	r24, 0
    1ee6:	87 83       	std	Z+7, r24	; 0x07
	//rfSettings.pRxInfo->rssi = *(frame_start + TST_RX_LENGTH);
	rfSettings.pRxInfo->rssi = PHY_ED_LEVEL;
    1ee8:	e0 91 74 0a 	lds	r30, 0x0A74
    1eec:	f0 91 75 0a 	lds	r31, 0x0A75
    1ef0:	80 91 47 01 	lds	r24, 0x0147
    1ef4:	80 87       	std	Z+8, r24	; 0x08
	rfSettings.pRxInfo->actualRssi = PHY_RSSI >> 3;
    1ef6:	e0 91 74 0a 	lds	r30, 0x0A74
    1efa:	f0 91 75 0a 	lds	r31, 0x0A75
    1efe:	80 91 46 01 	lds	r24, 0x0146
    1f02:	86 95       	lsr	r24
    1f04:	86 95       	lsr	r24
    1f06:	86 95       	lsr	r24
    1f08:	81 87       	std	Z+9, r24	; 0x09
	rfSettings.pRxInfo->energyDetectionLevel = PHY_ED_LEVEL;
    1f0a:	e0 91 74 0a 	lds	r30, 0x0A74
    1f0e:	f0 91 75 0a 	lds	r31, 0x0A75
    1f12:	80 91 47 01 	lds	r24, 0x0147
    1f16:	82 87       	std	Z+10, r24	; 0x0a
	rfSettings.pRxInfo->linkQualityIndication = *(frame_start + TST_RX_LENGTH);
    1f18:	a0 91 74 0a 	lds	r26, 0x0A74
    1f1c:	b0 91 75 0a 	lds	r27, 0x0A75
    1f20:	e0 91 7b 01 	lds	r30, 0x017B
    1f24:	f0 e0       	ldi	r31, 0x00	; 0
    1f26:	e0 58       	subi	r30, 0x80	; 128
    1f28:	fe 4f       	sbci	r31, 0xFE	; 254
    1f2a:	80 81       	ld	r24, Z
    1f2c:	1b 96       	adiw	r26, 0x0b	; 11
    1f2e:	8c 93       	st	X, r24

	/* Reset frame buffer protection */
	rx_ready = 0;
    1f30:	10 92 a5 0a 	sts	0x0AA5, r1
   TRX_CTRL_2 &= ~(1 << RX_SAFE_MODE);
    1f34:	80 91 4c 01 	lds	r24, 0x014C
    1f38:	8f 77       	andi	r24, 0x7F	; 127
    1f3a:	80 93 4c 01 	sts	0x014C, r24
	TRX_CTRL_2 |= (1 << RX_SAFE_MODE);
    1f3e:	80 91 4c 01 	lds	r24, 0x014C
    1f42:	80 68       	ori	r24, 0x80	; 128
    1f44:	80 93 4c 01 	sts	0x014C, r24

	return NRK_OK;
    1f48:	81 e0       	ldi	r24, 0x01	; 1
    1f4a:	08 95       	ret

	if(!rf_ready)
		return NRK_ERROR;

   if(!rx_ready)
      return 0;
    1f4c:	80 e0       	ldi	r24, 0x00	; 0
    1f4e:	08 95       	ret
	*/
	
	uint8_t *frame_start = &TRXFBST;

	if(!rf_ready)
		return NRK_ERROR;
    1f50:	8f ef       	ldi	r24, 0xFF	; 255
	rx_ready = 0;
   TRX_CTRL_2 &= ~(1 << RX_SAFE_MODE);
	TRX_CTRL_2 |= (1 << RX_SAFE_MODE);

	return NRK_OK;
}
    1f52:	08 95       	ret

00001f54 <__vector_64>:

/* These interrupt handlers are useful for finding
 * out the exact order of events during a transmission */

SIGNAL(TRX24_AWAKE_vect)
{
    1f54:	1f 92       	push	r1
    1f56:	0f 92       	push	r0
    1f58:	0f b6       	in	r0, 0x3f	; 63
    1f5a:	0f 92       	push	r0
    1f5c:	11 24       	eor	r1, r1
    1f5e:	8f 93       	push	r24
	vprintf("RADIO AWAKE IRQ!\r\n");
	IRQ_STATUS = (1 << AWAKE);
    1f60:	80 e8       	ldi	r24, 0x80	; 128
    1f62:	80 93 4f 01 	sts	0x014F, r24

	return;
}
    1f66:	8f 91       	pop	r24
    1f68:	0f 90       	pop	r0
    1f6a:	0f be       	out	0x3f, r0	; 63
    1f6c:	0f 90       	pop	r0
    1f6e:	1f 90       	pop	r1
    1f70:	18 95       	reti

00001f72 <__vector_63>:

SIGNAL(TRX24_TX_END_vect)
{
    1f72:	1f 92       	push	r1
    1f74:	0f 92       	push	r0
    1f76:	0f b6       	in	r0, 0x3f	; 63
    1f78:	0f 92       	push	r0
    1f7a:	11 24       	eor	r1, r1
    1f7c:	8f 93       	push	r24
	vprintf("TX_END IRQ!\r\n");
	tx_done = 1;
    1f7e:	81 e0       	ldi	r24, 0x01	; 1
    1f80:	80 93 7d 0a 	sts	0x0A7D, r24
   IRQ_STATUS = (1 << TX_END);
    1f84:	80 e4       	ldi	r24, 0x40	; 64
    1f86:	80 93 4f 01 	sts	0x014F, r24
#ifdef RADIO_CC2591
	rf_cc2591_rx_on();
#endif

	return;
}
    1f8a:	8f 91       	pop	r24
    1f8c:	0f 90       	pop	r0
    1f8e:	0f be       	out	0x3f, r0	; 63
    1f90:	0f 90       	pop	r0
    1f92:	1f 90       	pop	r1
    1f94:	18 95       	reti

00001f96 <__vector_62>:

SIGNAL(TRX24_XAH_AMI_vect)
{
    1f96:	1f 92       	push	r1
    1f98:	0f 92       	push	r0
    1f9a:	0f b6       	in	r0, 0x3f	; 63
    1f9c:	0f 92       	push	r0
    1f9e:	11 24       	eor	r1, r1
    1fa0:	8f 93       	push	r24
	vprintf("AMI IRQ!\r\n");
	IRQ_STATUS = (1 << AMI);
    1fa2:	80 e2       	ldi	r24, 0x20	; 32
    1fa4:	80 93 4f 01 	sts	0x014F, r24

	return;
}
    1fa8:	8f 91       	pop	r24
    1faa:	0f 90       	pop	r0
    1fac:	0f be       	out	0x3f, r0	; 63
    1fae:	0f 90       	pop	r0
    1fb0:	1f 90       	pop	r1
    1fb2:	18 95       	reti

00001fb4 <__vector_61>:

SIGNAL(TRX24_CCA_ED_DONE_vect)
{
    1fb4:	1f 92       	push	r1
    1fb6:	0f 92       	push	r0
    1fb8:	0f b6       	in	r0, 0x3f	; 63
    1fba:	0f 92       	push	r0
    1fbc:	11 24       	eor	r1, r1
    1fbe:	8f 93       	push	r24
	vprintf("CCA_ED_DONE IRQ!\r\n");
	IRQ_STATUS = (1 << CCA_ED_DONE);
    1fc0:	80 e1       	ldi	r24, 0x10	; 16
    1fc2:	80 93 4f 01 	sts	0x014F, r24

	return;
}
    1fc6:	8f 91       	pop	r24
    1fc8:	0f 90       	pop	r0
    1fca:	0f be       	out	0x3f, r0	; 63
    1fcc:	0f 90       	pop	r0
    1fce:	1f 90       	pop	r1
    1fd0:	18 95       	reti

00001fd2 <__vector_59>:

SIGNAL(TRX24_RX_START_vect)
{
    1fd2:	1f 92       	push	r1
    1fd4:	0f 92       	push	r0
    1fd6:	0f b6       	in	r0, 0x3f	; 63
    1fd8:	0f 92       	push	r0
    1fda:	11 24       	eor	r1, r1
    1fdc:	0b b6       	in	r0, 0x3b	; 59
    1fde:	0f 92       	push	r0
    1fe0:	2f 93       	push	r18
    1fe2:	3f 93       	push	r19
    1fe4:	4f 93       	push	r20
    1fe6:	5f 93       	push	r21
    1fe8:	6f 93       	push	r22
    1fea:	7f 93       	push	r23
    1fec:	8f 93       	push	r24
    1fee:	9f 93       	push	r25
    1ff0:	af 93       	push	r26
    1ff2:	bf 93       	push	r27
    1ff4:	ef 93       	push	r30
    1ff6:	ff 93       	push	r31
	vprintf("RX_START IRQ!\r\n");
	IRQ_STATUS = (1 << RX_START);
    1ff8:	84 e0       	ldi	r24, 0x04	; 4
    1ffa:	80 93 4f 01 	sts	0x014F, r24

	if(rx_start_func)
    1ffe:	e0 91 24 06 	lds	r30, 0x0624
    2002:	f0 91 25 06 	lds	r31, 0x0625
    2006:	30 97       	sbiw	r30, 0x00	; 0
    2008:	09 f0       	breq	.+2      	; 0x200c <__vector_59+0x3a>
		rx_start_func();
    200a:	09 95       	icall

	return;
}
    200c:	ff 91       	pop	r31
    200e:	ef 91       	pop	r30
    2010:	bf 91       	pop	r27
    2012:	af 91       	pop	r26
    2014:	9f 91       	pop	r25
    2016:	8f 91       	pop	r24
    2018:	7f 91       	pop	r23
    201a:	6f 91       	pop	r22
    201c:	5f 91       	pop	r21
    201e:	4f 91       	pop	r20
    2020:	3f 91       	pop	r19
    2022:	2f 91       	pop	r18
    2024:	0f 90       	pop	r0
    2026:	0b be       	out	0x3b, r0	; 59
    2028:	0f 90       	pop	r0
    202a:	0f be       	out	0x3f, r0	; 63
    202c:	0f 90       	pop	r0
    202e:	1f 90       	pop	r1
    2030:	18 95       	reti

00002032 <__vector_58>:

SIGNAL(TRX24_PLL_UNLOCK_vect)
{
    2032:	1f 92       	push	r1
    2034:	0f 92       	push	r0
    2036:	0f b6       	in	r0, 0x3f	; 63
    2038:	0f 92       	push	r0
    203a:	11 24       	eor	r1, r1
    203c:	8f 93       	push	r24
	vprintf("PLL_UNLOCK IRQ!\r\n");
	IRQ_STATUS = (1 << PLL_UNLOCK);
    203e:	82 e0       	ldi	r24, 0x02	; 2
    2040:	80 93 4f 01 	sts	0x014F, r24

	return;
}
    2044:	8f 91       	pop	r24
    2046:	0f 90       	pop	r0
    2048:	0f be       	out	0x3f, r0	; 63
    204a:	0f 90       	pop	r0
    204c:	1f 90       	pop	r1
    204e:	18 95       	reti

00002050 <__vector_57>:

SIGNAL(TRX24_PLL_LOCK_vect)
{
    2050:	1f 92       	push	r1
    2052:	0f 92       	push	r0
    2054:	0f b6       	in	r0, 0x3f	; 63
    2056:	0f 92       	push	r0
    2058:	11 24       	eor	r1, r1
    205a:	8f 93       	push	r24
	vprintf("PLL_LOCK IRQ!\r\n");
	IRQ_STATUS = (1 << PLL_LOCK);
    205c:	81 e0       	ldi	r24, 0x01	; 1
    205e:	80 93 4f 01 	sts	0x014F, r24

	return;
}
    2062:	8f 91       	pop	r24
    2064:	0f 90       	pop	r0
    2066:	0f be       	out	0x3f, r0	; 63
    2068:	0f 90       	pop	r0
    206a:	1f 90       	pop	r1
    206c:	18 95       	reti

0000206e <rf_set_cca_thresh>:



void rf_set_cca_thresh(int8_t t)
{
	CCA_THRES &= 0xF0;
    206e:	e9 e4       	ldi	r30, 0x49	; 73
    2070:	f1 e0       	ldi	r31, 0x01	; 1
    2072:	90 81       	ld	r25, Z
    2074:	90 7f       	andi	r25, 0xF0	; 240
    2076:	90 83       	st	Z, r25
	CCA_THRES |= (t & 0xF);
    2078:	90 81       	ld	r25, Z
    207a:	8f 70       	andi	r24, 0x0F	; 15
    207c:	98 2b       	or	r25, r24
    207e:	90 83       	st	Z, r25
    2080:	08 95       	ret

00002082 <rf_security_last_pkt_status>:
// Returns 1 if the last packet was encrypted, 0 otherwise
uint8_t rf_security_last_pkt_status()
{
	//return last_pkt_encrypted;
	return NRK_ERROR;
}
    2082:	8f ef       	ldi	r24, 0xFF	; 255
    2084:	08 95       	ret

00002086 <rf_security_set_ctr_counter>:


void rf_security_set_ctr_counter(uint8_t *counter)
{
    2086:	08 95       	ret

00002088 <rf_security_set_key>:
	return;
}


void rf_security_set_key(uint8_t *key)
{
    2088:	08 95       	ret

0000208a <rf_security_disable>:
}



void rf_security_disable()
{
    208a:	08 95       	ret

0000208c <rf_tx_tdma_packet>:


uint8_t rf_tx_tdma_packet(RF_TX_INFO *pRTI, uint16_t slot_start_time, uint16_t tx_guard_time) {
//    return success;
	return NRK_ERROR;
}
    208c:	8f ef       	ldi	r24, 0xFF	; 255
    208e:	08 95       	ret

00002090 <rf_get_sem>:


nrk_sem_t* rf_get_sem()
{
return radio_sem;
}
    2090:	80 91 6f 0a 	lds	r24, 0x0A6F
    2094:	90 91 70 0a 	lds	r25, 0x0A70
    2098:	08 95       	ret

0000209a <rf_flush_rx_fifo>:



inline void rf_flush_rx_fifo()
{
    209a:	08 95       	ret

0000209c <rf_busy>:

uint8_t rf_busy()
{
//return SFD_IS_1;
return 1;
}
    209c:	81 e0       	ldi	r24, 0x01	; 1
    209e:	08 95       	ret

000020a0 <rf_rx_check_fifop>:
/* Implement */
uint8_t rf_rx_check_fifop()
{
//return FIFOP_IS_1;
return 1;
}
    20a0:	81 e0       	ldi	r24, 0x01	; 1
    20a2:	08 95       	ret

000020a4 <rf_rx_check_sfd>:

uint8_t rf_rx_check_sfd()
{
//return SFD_IS_1;
return 1;
}
    20a4:	81 e0       	ldi	r24, 0x01	; 1
    20a6:	08 95       	ret

000020a8 <rf_carrier_on>:
/**********************************************************
 * start sending a carrier pulse
 * assumes wdrf_radio_test_mode() was called before doing this
 */
void rf_carrier_on()
{
    20a8:	08 95       	ret

000020aa <rf_carrier_off>:

/**********************************************************
 * stop sending a carrier pulse; set the radio to idle state
 */
void rf_carrier_off()
{
    20aa:	08 95       	ret

000020ac <rf_test_mode>:
}



void rf_test_mode()
{
    20ac:	08 95       	ret

000020ae <rf_data_mode>:


/**********************************************************
 * set the radio into "normal" mode (buffered TXFIFO) and go into (data) receive */
void rf_data_mode()
{
    20ae:	08 95       	ret

000020b0 <rf_rx_set_serial>:
 * RX data is received through sampling the FIFO pin, timing is done using FIFOP 
 * Use rf_rx_on() to start rcv, then wait for SFD / FIFOP. Sample during each high edge of FIFOP
 * This can be undone by using rf_data_mode()
 */
void rf_rx_set_serial()
{
    20b0:	08 95       	ret

000020b2 <rf_tx_set_serial>:
 * to go up and down, then set next bit etc.
 * NOTE: You must set the FIFO pin to output mode in order to do this!
 * This can be undone by calling rf_data_mode()
 */
void rf_tx_set_serial()
{
    20b2:	08 95       	ret

000020b4 <rf_set_preamble_length>:
 * arg is equal to number of bytes - 1.
 * (3 bytes is 802.15.4 compliant, so length arg would be 2)
 * Length arg supports values 0 to 15. See the datasheet of course for more details
 */
void rf_set_preamble_length(uint8_t length)
{
    20b4:	08 95       	ret

000020b6 <rf_set_cca_mode>:
}


void rf_set_cca_mode(uint8_t mode)
{
    20b6:	08 95       	ret

000020b8 <rf_cc2591_tx_on>:
	PORTG	|= 0x1;
	DDRE	|= 0xE0;
	PORTE	|= 0xE0;
*/
	
	DDRG	&= ~(0x1);  // Set RXTX as input
    20b8:	98 98       	cbi	0x13, 0	; 19
	DDRE |= 0xE0;
    20ba:	8d b1       	in	r24, 0x0d	; 13
    20bc:	80 6e       	ori	r24, 0xE0	; 224
    20be:	8d b9       	out	0x0d, r24	; 13
	// PAEN=1  EN=0  HGM=x RXTX=NC
	// PAEN = PE.7
	// EN = PE.6
	// HGM= PE.5
	PORTE |= 0xA0;
    20c0:	8e b1       	in	r24, 0x0e	; 14
    20c2:	80 6a       	ori	r24, 0xA0	; 160
    20c4:	8e b9       	out	0x0e, r24	; 14
    20c6:	08 95       	ret

000020c8 <rf_cc2591_rx_on>:
	DDRG	|= 0x1;
	PORTG	&= ~(0x1);
	DDRE	|= 0xE0;
	PORTE	|= 0xE0;
*/
	DDRG	&= ~(0x1);  // Set RXTX as input
    20c8:	98 98       	cbi	0x13, 0	; 19
	DDRE |= 0xE0;
    20ca:	8d b1       	in	r24, 0x0d	; 13
    20cc:	80 6e       	ori	r24, 0xE0	; 224
    20ce:	8d b9       	out	0x0d, r24	; 13
	// PAEN=0  EN=1  HGM=1 RXTX=NC
	// PAEN = PE.7
	// EN = PE.6
	// HGM= PE.5
	PORTE |= 0x60;
    20d0:	8e b1       	in	r24, 0x0e	; 14
    20d2:	80 66       	ori	r24, 0x60	; 96
    20d4:	8e b9       	out	0x0e, r24	; 14
    20d6:	08 95       	ret

000020d8 <rf_glossy_interrupt>:
	curr_count = 0;
}
#endif

void rf_glossy_interrupt()
{
    20d8:	cf 92       	push	r12
    20da:	df 92       	push	r13
    20dc:	ef 92       	push	r14
    20de:	ff 92       	push	r15
    20e0:	0f 93       	push	r16
    20e2:	1f 93       	push	r17
    20e4:	cf 93       	push	r28
    20e6:	df 93       	push	r29
    20e8:	cd b7       	in	r28, 0x3d	; 61
    20ea:	de b7       	in	r29, 0x3e	; 62
    20ec:	27 97       	sbiw	r28, 0x07	; 7
    20ee:	0f b6       	in	r0, 0x3f	; 63
    20f0:	f8 94       	cli
    20f2:	de bf       	out	0x3e, r29	; 62
    20f4:	0f be       	out	0x3f, r0	; 63
    20f6:	cd bf       	out	0x3d, r28	; 61
	nrk_int_disable();
    20f8:	0e 94 93 16 	call	0x2d26	; 0x2d26 <nrk_int_disable>

	RF_RX_INFO rfRxInfo = *(rfSettings.pRxInfo);
    20fc:	e0 91 74 0a 	lds	r30, 0x0A74
    2100:	f0 91 75 0a 	lds	r31, 0x0A75
    2104:	c0 80       	ld	r12, Z
    2106:	d3 80       	ldd	r13, Z+3	; 0x03
    2108:	e5 80       	ldd	r14, Z+5	; 0x05
    210a:	f6 80       	ldd	r15, Z+6	; 0x06
    210c:	00 85       	ldd	r16, Z+8	; 0x08
	RF_TX_INFO rfTxInfo;

	/* Grab packet */
	int err = rf_rx_packet_nonblock();
    210e:	0e 94 c0 0e 	call	0x1d80	; 0x1d80 <rf_rx_packet_nonblock>
	if (err < 1) {
    2112:	18 16       	cp	r1, r24
    2114:	1c f0       	brlt	.+6      	; 0x211c <rf_glossy_interrupt+0x44>
		printf("rf_rx_packet_nonblock failed]\r\n");
    2116:	8f ed       	ldi	r24, 0xDF	; 223
    2118:	92 e0       	ldi	r25, 0x02	; 2
    211a:	06 c0       	rjmp	.+12     	; 0x2128 <rf_glossy_interrupt+0x50>
		nrk_int_enable();
		return;
	}

	/* TTL should be the first byte of the payload */
	uint8_t ttl = rfRxInfo.pPayload[0];
    211c:	f7 01       	movw	r30, r14
    211e:	10 81       	ld	r17, Z
	if (ttl == 0) {
    2120:	11 11       	cpse	r17, r1
    2122:	07 c0       	rjmp	.+14     	; 0x2132 <rf_glossy_interrupt+0x5a>
#ifndef GLOSSY_TESTING
		printf("Packet is done bouncing around!\r\n\n");
    2124:	8e ef       	ldi	r24, 0xFE	; 254
    2126:	92 e0       	ldi	r25, 0x02	; 2
    2128:	0e 94 d6 33 	call	0x67ac	; 0x67ac <puts>
#endif
		nrk_int_enable();
    212c:	0e 94 95 16 	call	0x2d2a	; 0x2d2a <nrk_int_enable>
		return;
    2130:	31 c0       	rjmp	.+98     	; 0x2194 <rf_glossy_interrupt+0xbc>
	} else if (ttl == 5) {
    2132:	15 30       	cpi	r17, 0x05	; 5
    2134:	21 f4       	brne	.+8      	; 0x213e <rf_glossy_interrupt+0x66>
#ifndef GLOSSY_TESTING
		printf("\n");
    2136:	8a e0       	ldi	r24, 0x0A	; 10
    2138:	90 e0       	ldi	r25, 0x00	; 0
    213a:	0e 94 d0 33 	call	0x67a0	; 0x67a0 <putchar>

	/* Print packet information */
#ifndef GLOSSY_TESTING
	int8_t rssi = rfRxInfo.rssi;
	uint8_t snum = rfRxInfo.seqNumber;
	printf("SEQ:%4u\tTTL:%2d\tRSSI:%4d\tPayload: [%s]\r\n", 
    213e:	c7 01       	movw	r24, r14
    2140:	01 96       	adiw	r24, 0x01	; 1
    2142:	9f 93       	push	r25
    2144:	8f 93       	push	r24
    2146:	80 2f       	mov	r24, r16
    2148:	99 27       	eor	r25, r25
    214a:	87 fd       	sbrc	r24, 7
    214c:	90 95       	com	r25
    214e:	9f 93       	push	r25
    2150:	0f 93       	push	r16
    2152:	1f 92       	push	r1
    2154:	1f 93       	push	r17
    2156:	1f 92       	push	r1
    2158:	cf 92       	push	r12
    215a:	80 e2       	ldi	r24, 0x20	; 32
    215c:	93 e0       	ldi	r25, 0x03	; 3
    215e:	9f 93       	push	r25
    2160:	8f 93       	push	r24
    2162:	0e 94 bc 33 	call	0x6778	; 0x6778 <printf>
					snum, ttl, rssi, rfRxInfo.pPayload + 1);
#endif
	/* Copy pointer to payload and length */
	rfTxInfo.pPayload = rfRxInfo.pPayload;
    2166:	fd 82       	std	Y+5, r15	; 0x05
    2168:	ec 82       	std	Y+4, r14	; 0x04
	rfTxInfo.pPayload[0] = ttl - 1;
    216a:	11 50       	subi	r17, 0x01	; 1
    216c:	f7 01       	movw	r30, r14
    216e:	10 83       	st	Z, r17
	rfTxInfo.length = rfRxInfo.length;
    2170:	db 82       	std	Y+3, r13	; 0x03
	rfTxInfo.cca = 0;
    2172:	1e 82       	std	Y+6, r1	; 0x06
	rfTxInfo.ackRequest = 0;
    2174:	1f 82       	std	Y+7, r1	; 0x07
	rfTxInfo.destAddr = 0xFFFF;
    2176:	8f ef       	ldi	r24, 0xFF	; 255
    2178:	9f ef       	ldi	r25, 0xFF	; 255
    217a:	9a 83       	std	Y+2, r25	; 0x02
    217c:	89 83       	std	Y+1, r24	; 0x01
		rf_tx_packet(&rfTxInfo);
	} else {
		nrk_int_enable();
	}
#else
	nrk_int_enable();
    217e:	0e 94 95 16 	call	0x2d2a	; 0x2d2a <nrk_int_enable>
	rf_tx_packet(&rfTxInfo);
    2182:	ce 01       	movw	r24, r28
    2184:	01 96       	adiw	r24, 0x01	; 1
    2186:	0e 94 c2 0d 	call	0x1b84	; 0x1b84 <rf_tx_packet>
#endif
	return;
    218a:	0f b6       	in	r0, 0x3f	; 63
    218c:	f8 94       	cli
    218e:	de bf       	out	0x3e, r29	; 62
    2190:	0f be       	out	0x3f, r0	; 63
    2192:	cd bf       	out	0x3d, r28	; 61
}
    2194:	27 96       	adiw	r28, 0x07	; 7
    2196:	0f b6       	in	r0, 0x3f	; 63
    2198:	f8 94       	cli
    219a:	de bf       	out	0x3e, r29	; 62
    219c:	0f be       	out	0x3f, r0	; 63
    219e:	cd bf       	out	0x3d, r28	; 61
    21a0:	df 91       	pop	r29
    21a2:	cf 91       	pop	r28
    21a4:	1f 91       	pop	r17
    21a6:	0f 91       	pop	r16
    21a8:	ff 90       	pop	r15
    21aa:	ef 90       	pop	r14
    21ac:	df 90       	pop	r13
    21ae:	cf 90       	pop	r12
    21b0:	08 95       	ret

000021b2 <__vector_60>:
	return NRK_OK;
}


SIGNAL(TRX24_RX_END_vect)
{	
    21b2:	1f 92       	push	r1
    21b4:	0f 92       	push	r0
    21b6:	0f b6       	in	r0, 0x3f	; 63
    21b8:	0f 92       	push	r0
    21ba:	11 24       	eor	r1, r1
    21bc:	0b b6       	in	r0, 0x3b	; 59
    21be:	0f 92       	push	r0
    21c0:	2f 93       	push	r18
    21c2:	3f 93       	push	r19
    21c4:	4f 93       	push	r20
    21c6:	5f 93       	push	r21
    21c8:	6f 93       	push	r22
    21ca:	7f 93       	push	r23
    21cc:	8f 93       	push	r24
    21ce:	9f 93       	push	r25
    21d0:	af 93       	push	r26
    21d2:	bf 93       	push	r27
    21d4:	ef 93       	push	r30
    21d6:	ff 93       	push	r31
	uint8_t i, *byte_ptr = &TRXFBST;

	/* Verbose mode print block */
	vprintf("RX_END IRQ!\r\n");	
	for(i=0; i<TST_RX_LENGTH; i++){
    21d8:	80 e0       	ldi	r24, 0x00	; 0
    21da:	90 91 7b 01 	lds	r25, 0x017B
    21de:	89 17       	cp	r24, r25
    21e0:	10 f4       	brcc	.+4      	; 0x21e6 <__vector_60+0x34>
    21e2:	8f 5f       	subi	r24, 0xFF	; 255
    21e4:	fa cf       	rjmp	.-12     	; 0x21da <__vector_60+0x28>
		if(((i+1) % 16) == 0)
			vprintf("\r\n");
	}
	vprintf("\r\n");

   if((PHY_RSSI >> RX_CRC_VALID) & 0x1){
    21e6:	80 91 46 01 	lds	r24, 0x0146
    21ea:	87 ff       	sbrs	r24, 7
    21ec:	04 c0       	rjmp	.+8      	; 0x21f6 <__vector_60+0x44>
      rx_ready = 1;
    21ee:	81 e0       	ldi	r24, 0x01	; 1
    21f0:	80 93 a5 0a 	sts	0x0AA5, r24
    21f4:	04 c0       	rjmp	.+8      	; 0x21fe <__vector_60+0x4c>
   } else {
      printf("RX end failed checksum!\r\n");
    21f6:	89 e4       	ldi	r24, 0x49	; 73
    21f8:	93 e0       	ldi	r25, 0x03	; 3
    21fa:	0e 94 d6 33 	call	0x67ac	; 0x67ac <puts>
   }
   IRQ_STATUS = (1 << RX_END);
    21fe:	88 e0       	ldi	r24, 0x08	; 8
    2200:	80 93 4f 01 	sts	0x014F, r24
	
	if((PHY_RSSI >> RX_CRC_VALID) & 0x1) {
    2204:	80 91 46 01 	lds	r24, 0x0146
    2208:	87 ff       	sbrs	r24, 7
    220a:	05 c0       	rjmp	.+10     	; 0x2216 <__vector_60+0x64>
		if (use_glossy) rf_glossy_interrupt();
    220c:	80 91 71 0a 	lds	r24, 0x0A71
    2210:	81 11       	cpse	r24, r1
    2212:	0e 94 6c 10 	call	0x20d8	; 0x20d8 <rf_glossy_interrupt>
	}

	if(rx_end_func)
    2216:	e0 91 22 06 	lds	r30, 0x0622
    221a:	f0 91 23 06 	lds	r31, 0x0623
    221e:	30 97       	sbiw	r30, 0x00	; 0
    2220:	09 f0       	breq	.+2      	; 0x2224 <__vector_60+0x72>
		rx_end_func();
    2222:	09 95       	icall

	return;
}
    2224:	ff 91       	pop	r31
    2226:	ef 91       	pop	r30
    2228:	bf 91       	pop	r27
    222a:	af 91       	pop	r26
    222c:	9f 91       	pop	r25
    222e:	8f 91       	pop	r24
    2230:	7f 91       	pop	r23
    2232:	6f 91       	pop	r22
    2234:	5f 91       	pop	r21
    2236:	4f 91       	pop	r20
    2238:	3f 91       	pop	r19
    223a:	2f 91       	pop	r18
    223c:	0f 90       	pop	r0
    223e:	0b be       	out	0x3b, r0	; 59
    2240:	0f 90       	pop	r0
    2242:	0f be       	out	0x3f, r0	; 63
    2244:	0f 90       	pop	r0
    2246:	1f 90       	pop	r1
    2248:	18 95       	reti

0000224a <aes_setkey>:


/* AES encryption and decryption */

void aes_setkey(uint8_t *key)
{
    224a:	ae e7       	ldi	r26, 0x7E	; 126
    224c:	ba e0       	ldi	r27, 0x0A	; 10
    224e:	fc 01       	movw	r30, r24
    2250:	40 96       	adiw	r24, 0x10	; 16
   uint8_t i;

   for(i=0; i<16; i++){
      ekey[i] = key[i];
    2252:	20 81       	ld	r18, Z
    2254:	2d 93       	st	X+, r18
      AES_KEY = key[i];
    2256:	21 91       	ld	r18, Z+
    2258:	20 93 3f 01 	sts	0x013F, r18

void aes_setkey(uint8_t *key)
{
   uint8_t i;

   for(i=0; i<16; i++){
    225c:	e8 17       	cp	r30, r24
    225e:	f9 07       	cpc	r31, r25
    2260:	c1 f7       	brne	.-16     	; 0x2252 <aes_setkey+0x8>
    2262:	80 e1       	ldi	r24, 0x10	; 16
      ekey[i] = key[i];
      AES_KEY = key[i];
   }
   for(i=0; i<16; i++){
      AES_STATE = 0x00;
    2264:	10 92 3e 01 	sts	0x013E, r1
    2268:	81 50       	subi	r24, 0x01	; 1

   for(i=0; i<16; i++){
      ekey[i] = key[i];
      AES_KEY = key[i];
   }
   for(i=0; i<16; i++){
    226a:	e1 f7       	brne	.-8      	; 0x2264 <aes_setkey+0x1a>
      AES_STATE = 0x00;
   }
   AES_CTRL = (1 << AES_REQUEST);
    226c:	80 e8       	ldi	r24, 0x80	; 128
    226e:	80 93 3c 01 	sts	0x013C, r24

   while(!(AES_STATUS & (1 << AES_DONE))){
    2272:	80 91 3d 01 	lds	r24, 0x013D
    2276:	80 ff       	sbrs	r24, 0
    2278:	fc cf       	rjmp	.-8      	; 0x2272 <aes_setkey+0x28>
    227a:	ef e8       	ldi	r30, 0x8F	; 143
    227c:	fa e0       	ldi	r31, 0x0A	; 10
    227e:	80 e1       	ldi	r24, 0x10	; 16
    2280:	8e 0f       	add	r24, r30
      continue;
   }
   for(i=0; i<16; i++){
      dkey[i] = AES_KEY;
    2282:	90 91 3f 01 	lds	r25, 0x013F
    2286:	91 93       	st	Z+, r25
   AES_CTRL = (1 << AES_REQUEST);

   while(!(AES_STATUS & (1 << AES_DONE))){
      continue;
   }
   for(i=0; i<16; i++){
    2288:	8e 13       	cpse	r24, r30
    228a:	fb cf       	rjmp	.-10     	; 0x2282 <aes_setkey+0x38>
      dkey[i] = AES_KEY;
   }
}
    228c:	08 95       	ret

0000228e <aes_encrypt>:


uint8_t aes_encrypt(uint8_t *data, uint8_t len)
{
    228e:	cf 93       	push	r28
    2290:	df 93       	push	r29
    2292:	dc 01       	movw	r26, r24
   uint8_t i, j;

   if(len==0 || len%16!=0)
    2294:	66 23       	and	r22, r22
    2296:	09 f4       	brne	.+2      	; 0x229a <aes_encrypt+0xc>
    2298:	45 c0       	rjmp	.+138    	; 0x2324 <aes_encrypt+0x96>
    229a:	86 2f       	mov	r24, r22
    229c:	8f 70       	andi	r24, 0x0F	; 15
    229e:	09 f0       	breq	.+2      	; 0x22a2 <aes_encrypt+0x14>
    22a0:	41 c0       	rjmp	.+130    	; 0x2324 <aes_encrypt+0x96>
    22a2:	ee e7       	ldi	r30, 0x7E	; 126
    22a4:	fa e0       	ldi	r31, 0x0A	; 10
    22a6:	90 e1       	ldi	r25, 0x10	; 16
    22a8:	9e 0f       	add	r25, r30
      return 1;

   for(i=0; i<16; i++)
      AES_KEY = ekey[i];
    22aa:	21 91       	ld	r18, Z+
    22ac:	20 93 3f 01 	sts	0x013F, r18
   uint8_t i, j;

   if(len==0 || len%16!=0)
      return 1;

   for(i=0; i<16; i++)
    22b0:	9e 13       	cpse	r25, r30
    22b2:	fb cf       	rjmp	.-10     	; 0x22aa <aes_encrypt+0x1c>
    22b4:	90 e0       	ldi	r25, 0x00	; 0
      AES_KEY = ekey[i];

   for(i=0; 16*i<len; i++){ 
    22b6:	70 e0       	ldi	r23, 0x00	; 0
      if(i==0)
         AES_CTRL = (0 << AES_MODE) | (0 << AES_DIR);
      else
         AES_CTRL = (1 << AES_MODE) | (0 << AES_DIR);
    22b8:	e0 e2       	ldi	r30, 0x20	; 32
      return 1;

   for(i=0; i<16; i++)
      AES_KEY = ekey[i];

   for(i=0; 16*i<len; i++){ 
    22ba:	40 e1       	ldi	r20, 0x10	; 16
    22bc:	94 9f       	mul	r25, r20
    22be:	90 01       	movw	r18, r0
    22c0:	11 24       	eor	r1, r1
    22c2:	26 17       	cp	r18, r22
    22c4:	37 07       	cpc	r19, r23
    22c6:	7c f5       	brge	.+94     	; 0x2326 <aes_encrypt+0x98>
      if(i==0)
    22c8:	91 11       	cpse	r25, r1
    22ca:	03 c0       	rjmp	.+6      	; 0x22d2 <aes_encrypt+0x44>
         AES_CTRL = (0 << AES_MODE) | (0 << AES_DIR);
    22cc:	10 92 3c 01 	sts	0x013C, r1
    22d0:	02 c0       	rjmp	.+4      	; 0x22d6 <aes_encrypt+0x48>
      else
         AES_CTRL = (1 << AES_MODE) | (0 << AES_DIR);
    22d2:	e0 93 3c 01 	sts	0x013C, r30

uint8_t aes_encrypt(uint8_t *data, uint8_t len)
{
   uint8_t i, j;

   if(len==0 || len%16!=0)
    22d6:	40 e0       	ldi	r20, 0x00	; 0
    22d8:	50 e0       	ldi	r21, 0x00	; 0
    22da:	2a 0f       	add	r18, r26
    22dc:	3b 1f       	adc	r19, r27
    22de:	e9 01       	movw	r28, r18
    22e0:	c4 0f       	add	r28, r20
    22e2:	d5 1f       	adc	r29, r21
         AES_CTRL = (0 << AES_MODE) | (0 << AES_DIR);
      else
         AES_CTRL = (1 << AES_MODE) | (0 << AES_DIR);
      
      for(j=0; j<16; j++)
         AES_STATE = data[16*i+j];
    22e4:	f8 81       	ld	r31, Y
    22e6:	f0 93 3e 01 	sts	0x013E, r31
    22ea:	4f 5f       	subi	r20, 0xFF	; 255
    22ec:	5f 4f       	sbci	r21, 0xFF	; 255
      if(i==0)
         AES_CTRL = (0 << AES_MODE) | (0 << AES_DIR);
      else
         AES_CTRL = (1 << AES_MODE) | (0 << AES_DIR);
      
      for(j=0; j<16; j++)
    22ee:	40 31       	cpi	r20, 0x10	; 16
    22f0:	51 05       	cpc	r21, r1
    22f2:	a9 f7       	brne	.-22     	; 0x22de <aes_encrypt+0x50>
         AES_STATE = data[16*i+j];
      AES_CTRL |= (1 << AES_REQUEST);
    22f4:	40 91 3c 01 	lds	r20, 0x013C
    22f8:	40 68       	ori	r20, 0x80	; 128
    22fa:	40 93 3c 01 	sts	0x013C, r20
      while(!(AES_STATUS & (1 << AES_DONE)))
    22fe:	40 91 3d 01 	lds	r20, 0x013D
    2302:	40 ff       	sbrs	r20, 0
    2304:	fc cf       	rjmp	.-8      	; 0x22fe <aes_encrypt+0x70>
    2306:	40 e0       	ldi	r20, 0x00	; 0
    2308:	50 e0       	ldi	r21, 0x00	; 0
         continue;
      for(j=0; j<16; j++)
         data[16*i+j] = AES_STATE;
    230a:	f0 91 3e 01 	lds	r31, 0x013E
    230e:	e9 01       	movw	r28, r18
    2310:	c4 0f       	add	r28, r20
    2312:	d5 1f       	adc	r29, r21
    2314:	f8 83       	st	Y, r31
    2316:	4f 5f       	subi	r20, 0xFF	; 255
    2318:	5f 4f       	sbci	r21, 0xFF	; 255
      for(j=0; j<16; j++)
         AES_STATE = data[16*i+j];
      AES_CTRL |= (1 << AES_REQUEST);
      while(!(AES_STATUS & (1 << AES_DONE)))
         continue;
      for(j=0; j<16; j++)
    231a:	40 31       	cpi	r20, 0x10	; 16
    231c:	51 05       	cpc	r21, r1
    231e:	a9 f7       	brne	.-22     	; 0x230a <aes_encrypt+0x7c>
      return 1;

   for(i=0; i<16; i++)
      AES_KEY = ekey[i];

   for(i=0; 16*i<len; i++){ 
    2320:	9f 5f       	subi	r25, 0xFF	; 255
    2322:	cb cf       	rjmp	.-106    	; 0x22ba <aes_encrypt+0x2c>
uint8_t aes_encrypt(uint8_t *data, uint8_t len)
{
   uint8_t i, j;

   if(len==0 || len%16!=0)
      return 1;
    2324:	81 e0       	ldi	r24, 0x01	; 1
         continue;
      for(j=0; j<16; j++)
         data[16*i+j] = AES_STATE;
   }
   return 0;
}
    2326:	df 91       	pop	r29
    2328:	cf 91       	pop	r28
    232a:	08 95       	ret

0000232c <aes_decrypt>:

uint8_t aes_decrypt(uint8_t *data, uint8_t len)
{
    232c:	0f 93       	push	r16
    232e:	1f 93       	push	r17
    2330:	cf 93       	push	r28
    2332:	df 93       	push	r29
    2334:	dc 01       	movw	r26, r24
   int8_t i;
   uint8_t j;

   if(len==1 || len%16!=0)
    2336:	61 30       	cpi	r22, 0x01	; 1
    2338:	09 f4       	brne	.+2      	; 0x233c <aes_decrypt+0x10>
    233a:	58 c0       	rjmp	.+176    	; 0x23ec <aes_decrypt+0xc0>
    233c:	86 2f       	mov	r24, r22
    233e:	8f 70       	andi	r24, 0x0F	; 15
    2340:	09 f0       	breq	.+2      	; 0x2344 <aes_decrypt+0x18>
    2342:	54 c0       	rjmp	.+168    	; 0x23ec <aes_decrypt+0xc0>
    2344:	ef e8       	ldi	r30, 0x8F	; 143
    2346:	fa e0       	ldi	r31, 0x0A	; 10
    2348:	90 e1       	ldi	r25, 0x10	; 16
    234a:	9e 0f       	add	r25, r30
      return 1;

   for(i=0; i<16; i++)
      AES_KEY = dkey[i];
    234c:	21 91       	ld	r18, Z+
    234e:	20 93 3f 01 	sts	0x013F, r18
   uint8_t j;

   if(len==1 || len%16!=0)
      return 1;

   for(i=0; i<16; i++)
    2352:	9e 13       	cpse	r25, r30
    2354:	fb cf       	rjmp	.-10     	; 0x234c <aes_decrypt+0x20>
      AES_KEY = dkey[i];

   for(i=(len/16)-1; i>=0; i--){ 
    2356:	62 95       	swap	r22
    2358:	6f 70       	andi	r22, 0x0F	; 15
    235a:	61 50       	subi	r22, 0x01	; 1
      AES_CTRL = (0 << AES_MODE) | (1 << AES_DIR);
    235c:	78 e0       	ldi	r23, 0x08	; 8
      return 1;

   for(i=0; i<16; i++)
      AES_KEY = dkey[i];

   for(i=(len/16)-1; i>=0; i--){ 
    235e:	6f 3f       	cpi	r22, 0xFF	; 255
    2360:	09 f4       	brne	.+2      	; 0x2364 <aes_decrypt+0x38>
    2362:	45 c0       	rjmp	.+138    	; 0x23ee <aes_decrypt+0xc2>
      AES_CTRL = (0 << AES_MODE) | (1 << AES_DIR);
    2364:	70 93 3c 01 	sts	0x013C, r23
      
      for(j=0; j<16; j++)
         AES_STATE = data[16*i+j];
    2368:	46 2f       	mov	r20, r22
    236a:	55 27       	eor	r21, r21
    236c:	47 fd       	sbrc	r20, 7
    236e:	50 95       	com	r21
    2370:	20 e0       	ldi	r18, 0x00	; 0
    2372:	30 e0       	ldi	r19, 0x00	; 0
    2374:	ed 01       	movw	r28, r26
    2376:	90 e1       	ldi	r25, 0x10	; 16
    2378:	69 02       	muls	r22, r25
    237a:	c0 0d       	add	r28, r0
    237c:	d1 1d       	adc	r29, r1
    237e:	11 24       	eor	r1, r1
    2380:	fe 01       	movw	r30, r28
    2382:	e2 0f       	add	r30, r18
    2384:	f3 1f       	adc	r31, r19
    2386:	90 81       	ld	r25, Z
    2388:	90 93 3e 01 	sts	0x013E, r25
    238c:	2f 5f       	subi	r18, 0xFF	; 255
    238e:	3f 4f       	sbci	r19, 0xFF	; 255
      AES_KEY = dkey[i];

   for(i=(len/16)-1; i>=0; i--){ 
      AES_CTRL = (0 << AES_MODE) | (1 << AES_DIR);
      
      for(j=0; j<16; j++)
    2390:	20 31       	cpi	r18, 0x10	; 16
    2392:	31 05       	cpc	r19, r1
    2394:	a9 f7       	brne	.-22     	; 0x2380 <aes_decrypt+0x54>
         AES_STATE = data[16*i+j];
      AES_CTRL |= (1 << AES_REQUEST);
    2396:	90 91 3c 01 	lds	r25, 0x013C
    239a:	90 68       	ori	r25, 0x80	; 128
    239c:	90 93 3c 01 	sts	0x013C, r25
      while(!(AES_STATUS & (1 << AES_DONE)))
    23a0:	90 91 3d 01 	lds	r25, 0x013D
    23a4:	90 ff       	sbrs	r25, 0
    23a6:	fc cf       	rjmp	.-8      	; 0x23a0 <aes_decrypt+0x74>
         continue;
      for(j=0; j<16; j++){
         data[16*i+j] = AES_STATE;
         if(i!=0)
            data[16*i+j] ^= data[16*(i-1)+j];
    23a8:	41 50       	subi	r20, 0x01	; 1
    23aa:	51 09       	sbc	r21, r1
    23ac:	94 e0       	ldi	r25, 0x04	; 4
    23ae:	44 0f       	add	r20, r20
    23b0:	55 1f       	adc	r21, r21
    23b2:	9a 95       	dec	r25
    23b4:	e1 f7       	brne	.-8      	; 0x23ae <aes_decrypt+0x82>
    23b6:	20 e0       	ldi	r18, 0x00	; 0
    23b8:	30 e0       	ldi	r19, 0x00	; 0
         AES_STATE = data[16*i+j];
      AES_CTRL |= (1 << AES_REQUEST);
      while(!(AES_STATUS & (1 << AES_DONE)))
         continue;
      for(j=0; j<16; j++){
         data[16*i+j] = AES_STATE;
    23ba:	90 91 3e 01 	lds	r25, 0x013E
    23be:	8e 01       	movw	r16, r28
    23c0:	02 0f       	add	r16, r18
    23c2:	13 1f       	adc	r17, r19
    23c4:	f8 01       	movw	r30, r16
    23c6:	90 83       	st	Z, r25
         if(i!=0)
    23c8:	66 23       	and	r22, r22
    23ca:	49 f0       	breq	.+18     	; 0x23de <aes_decrypt+0xb2>
    23cc:	f9 01       	movw	r30, r18
    23ce:	e4 0f       	add	r30, r20
    23d0:	f5 1f       	adc	r31, r21
    23d2:	ea 0f       	add	r30, r26
    23d4:	fb 1f       	adc	r31, r27
            data[16*i+j] ^= data[16*(i-1)+j];
    23d6:	e0 81       	ld	r30, Z
    23d8:	9e 27       	eor	r25, r30
    23da:	f8 01       	movw	r30, r16
    23dc:	90 83       	st	Z, r25
    23de:	2f 5f       	subi	r18, 0xFF	; 255
    23e0:	3f 4f       	sbci	r19, 0xFF	; 255
      for(j=0; j<16; j++)
         AES_STATE = data[16*i+j];
      AES_CTRL |= (1 << AES_REQUEST);
      while(!(AES_STATUS & (1 << AES_DONE)))
         continue;
      for(j=0; j<16; j++){
    23e2:	20 31       	cpi	r18, 0x10	; 16
    23e4:	31 05       	cpc	r19, r1
    23e6:	49 f7       	brne	.-46     	; 0x23ba <aes_decrypt+0x8e>
    23e8:	61 50       	subi	r22, 0x01	; 1
    23ea:	b9 cf       	rjmp	.-142    	; 0x235e <aes_decrypt+0x32>
{
   int8_t i;
   uint8_t j;

   if(len==1 || len%16!=0)
      return 1;
    23ec:	81 e0       	ldi	r24, 0x01	; 1
         if(i!=0)
            data[16*i+j] ^= data[16*(i-1)+j];
      }
   }
   return 0;
}
    23ee:	df 91       	pop	r29
    23f0:	cf 91       	pop	r28
    23f2:	1f 91       	pop	r17
    23f4:	0f 91       	pop	r16
    23f6:	08 95       	ret

000023f8 <getc0>:
return 0;
}

char getc0(void){
        unsigned char tmp;
        UART0_WAIT_AND_RECEIVE(tmp);
    23f8:	80 91 c0 00 	lds	r24, 0x00C0
    23fc:	87 ff       	sbrs	r24, 7
    23fe:	fc cf       	rjmp	.-8      	; 0x23f8 <getc0>
    2400:	80 91 c0 00 	lds	r24, 0x00C0
    2404:	8f 77       	andi	r24, 0x7F	; 127
    2406:	80 93 c0 00 	sts	0x00C0, r24
    240a:	80 91 c6 00 	lds	r24, 0x00C6
        return tmp;
}
    240e:	08 95       	ret

00002410 <putc0>:
}
*/

void putc0(char x)
{
     UART0_WAIT_AND_SEND(x);
    2410:	90 91 c0 00 	lds	r25, 0x00C0
    2414:	95 ff       	sbrs	r25, 5
    2416:	fc cf       	rjmp	.-8      	; 0x2410 <putc0>
    2418:	90 91 c0 00 	lds	r25, 0x00C0
    241c:	9f 7d       	andi	r25, 0xDF	; 223
    241e:	90 93 c0 00 	sts	0x00C0, r25
    2422:	80 93 c6 00 	sts	0x00C6, r24
    2426:	08 95       	ret

00002428 <nrk_uart_rx_signal_get>:
#else

nrk_sig_t nrk_uart_rx_signal_get()
{
   return NRK_ERROR;
}
    2428:	8f ef       	ldi	r24, 0xFF	; 255
    242a:	08 95       	ret

0000242c <nrk_uart_data_ready>:


uint8_t nrk_uart_data_ready(uint8_t uart_num)
{
if(uart_num==1)
    242c:	81 30       	cpi	r24, 0x01	; 1
    242e:	19 f4       	brne	.+6      	; 0x2436 <nrk_uart_data_ready+0xa>
        {
        if( UCSR1A & BM(RXC1) ) return 1;
    2430:	80 91 c8 00 	lds	r24, 0x00C8
    2434:	04 c0       	rjmp	.+8      	; 0x243e <nrk_uart_data_ready+0x12>
        }
if(uart_num==0)
    2436:	81 11       	cpse	r24, r1
    2438:	06 c0       	rjmp	.+12     	; 0x2446 <nrk_uart_data_ready+0x1a>
        {
        if( UCSR0A & BM(RXC0) ) return 1;
    243a:	80 91 c0 00 	lds	r24, 0x00C0
    243e:	88 1f       	adc	r24, r24
    2440:	88 27       	eor	r24, r24
    2442:	88 1f       	adc	r24, r24
    2444:	08 95       	ret
        }
return 0;
    2446:	80 e0       	ldi	r24, 0x00	; 0
}
    2448:	08 95       	ret

0000244a <nrk_kprintf>:
}

#endif

void nrk_kprintf( const char *addr)
{
    244a:	cf 93       	push	r28
    244c:	df 93       	push	r29
 char c;
   while((c=pgm_read_byte(addr++)))
    244e:	fc 01       	movw	r30, r24
    2450:	24 91       	lpm	r18, Z
    2452:	ec 01       	movw	r28, r24
    2454:	21 96       	adiw	r28, 0x01	; 1
    2456:	22 23       	and	r18, r18
    2458:	51 f0       	breq	.+20     	; 0x246e <nrk_kprintf+0x24>
        putchar(c);
    245a:	60 91 fd 0b 	lds	r22, 0x0BFD
    245e:	70 91 fe 0b 	lds	r23, 0x0BFE
    2462:	82 2f       	mov	r24, r18
    2464:	90 e0       	ldi	r25, 0x00	; 0
    2466:	0e 94 84 33 	call	0x6708	; 0x6708 <fputc>
    246a:	ce 01       	movw	r24, r28
    246c:	f0 cf       	rjmp	.-32     	; 0x244e <nrk_kprintf+0x4>
}
    246e:	df 91       	pop	r29
    2470:	cf 91       	pop	r28
    2472:	08 95       	ret

00002474 <PORT_INIT>:

#ifdef SPI_SS_PULLUP
        DDRB  = BM(MOSI) | BM(SCK) | BM(SPI_SS);  
        PORTB = BM(MOSI) | BM(SCK) | BM(SPI_SS); 
#else
        DDRB  = BM(MOSI) | BM(SCK);  
    2474:	86 e0       	ldi	r24, 0x06	; 6
    2476:	84 b9       	out	0x04, r24	; 4
        PORTB = BM(MOSI) | BM(SCK); 
    2478:	85 b9       	out	0x05, r24	; 5
#endif
        DDRD  = BM(LED_0) | BM(LED_1) | BM(LED_2) | BM(LED_3) |  BM(UART1_TXD) ; 
    247a:	88 ef       	ldi	r24, 0xF8	; 248
    247c:	8a b9       	out	0x0a, r24	; 10
	PORTD = BM(LED_0)|BM(LED_1)|BM(LED_2)|BM(LED_3);
    247e:	80 ef       	ldi	r24, 0xF0	; 240
    2480:	8b b9       	out	0x0b, r24	; 11
        DDRE = BM(UART0_TXD); 
    2482:	82 e0       	ldi	r24, 0x02	; 2
    2484:	8d b9       	out	0x0d, r24	; 13
    2486:	08 95       	ret

00002488 <nrk_setup_ports>:
        putchar(c);
}

void nrk_setup_ports()
{
PORT_INIT();
    2488:	0c 94 3a 12 	jmp	0x2474	; 0x2474 <PORT_INIT>

0000248c <nrk_gpio_set>:
//-------------------------------
// GPIO handling functions

int8_t nrk_gpio_set(uint8_t pin)
{
        if (pin == NRK_INVALID_PIN_VAL) return -1;
    248c:	8f 3f       	cpi	r24, 0xFF	; 255
    248e:	09 f4       	brne	.+2      	; 0x2492 <nrk_gpio_set+0x6>
    2490:	6c c0       	rjmp	.+216    	; 0x256a <nrk_gpio_set+0xde>
        switch (pin & 0x07) {
    2492:	e8 2f       	mov	r30, r24
    2494:	e7 70       	andi	r30, 0x07	; 7
    2496:	4e 2f       	mov	r20, r30
    2498:	50 e0       	ldi	r21, 0x00	; 0
    249a:	47 30       	cpi	r20, 0x07	; 7
    249c:	51 05       	cpc	r21, r1
    249e:	08 f0       	brcs	.+2      	; 0x24a2 <nrk_gpio_set+0x16>
    24a0:	64 c0       	rjmp	.+200    	; 0x256a <nrk_gpio_set+0xde>
    24a2:	fa 01       	movw	r30, r20
    24a4:	e0 57       	subi	r30, 0x70	; 112
    24a6:	ff 4f       	sbci	r31, 0xFF	; 255
    24a8:	86 95       	lsr	r24
    24aa:	86 95       	lsr	r24
    24ac:	86 95       	lsr	r24
    24ae:	0c 94 02 33 	jmp	0x6604	; 0x6604 <__tablejump2__>
                case NRK_PORTA:
                        do { PORTA |= BM((pin & 0xF8) >> 3); } while(0); break; 
    24b2:	42 b1       	in	r20, 0x02	; 2
    24b4:	21 e0       	ldi	r18, 0x01	; 1
    24b6:	30 e0       	ldi	r19, 0x00	; 0
    24b8:	b9 01       	movw	r22, r18
    24ba:	02 c0       	rjmp	.+4      	; 0x24c0 <nrk_gpio_set+0x34>
    24bc:	66 0f       	add	r22, r22
    24be:	77 1f       	adc	r23, r23
    24c0:	8a 95       	dec	r24
    24c2:	e2 f7       	brpl	.-8      	; 0x24bc <nrk_gpio_set+0x30>
    24c4:	cb 01       	movw	r24, r22
    24c6:	84 2b       	or	r24, r20
    24c8:	82 b9       	out	0x02, r24	; 2
    24ca:	4d c0       	rjmp	.+154    	; 0x2566 <nrk_gpio_set+0xda>
                case NRK_PORTB:
                        do { PORTB |= BM((pin & 0xF8) >> 3); } while(0); break; 
    24cc:	45 b1       	in	r20, 0x05	; 5
    24ce:	21 e0       	ldi	r18, 0x01	; 1
    24d0:	30 e0       	ldi	r19, 0x00	; 0
    24d2:	b9 01       	movw	r22, r18
    24d4:	02 c0       	rjmp	.+4      	; 0x24da <nrk_gpio_set+0x4e>
    24d6:	66 0f       	add	r22, r22
    24d8:	77 1f       	adc	r23, r23
    24da:	8a 95       	dec	r24
    24dc:	e2 f7       	brpl	.-8      	; 0x24d6 <nrk_gpio_set+0x4a>
    24de:	cb 01       	movw	r24, r22
    24e0:	84 2b       	or	r24, r20
    24e2:	85 b9       	out	0x05, r24	; 5
    24e4:	40 c0       	rjmp	.+128    	; 0x2566 <nrk_gpio_set+0xda>
                case NRK_PORTC:
                        do { PORTC |= BM((pin & 0xF8) >> 3); } while(0); break; 
    24e6:	48 b1       	in	r20, 0x08	; 8
    24e8:	21 e0       	ldi	r18, 0x01	; 1
    24ea:	30 e0       	ldi	r19, 0x00	; 0
    24ec:	b9 01       	movw	r22, r18
    24ee:	02 c0       	rjmp	.+4      	; 0x24f4 <nrk_gpio_set+0x68>
    24f0:	66 0f       	add	r22, r22
    24f2:	77 1f       	adc	r23, r23
    24f4:	8a 95       	dec	r24
    24f6:	e2 f7       	brpl	.-8      	; 0x24f0 <nrk_gpio_set+0x64>
    24f8:	cb 01       	movw	r24, r22
    24fa:	84 2b       	or	r24, r20
    24fc:	88 b9       	out	0x08, r24	; 8
    24fe:	33 c0       	rjmp	.+102    	; 0x2566 <nrk_gpio_set+0xda>
                case NRK_PORTD:
                        do { PORTD |= BM((pin & 0xF8) >> 3); } while(0); break; 
    2500:	4b b1       	in	r20, 0x0b	; 11
    2502:	21 e0       	ldi	r18, 0x01	; 1
    2504:	30 e0       	ldi	r19, 0x00	; 0
    2506:	b9 01       	movw	r22, r18
    2508:	02 c0       	rjmp	.+4      	; 0x250e <nrk_gpio_set+0x82>
    250a:	66 0f       	add	r22, r22
    250c:	77 1f       	adc	r23, r23
    250e:	8a 95       	dec	r24
    2510:	e2 f7       	brpl	.-8      	; 0x250a <nrk_gpio_set+0x7e>
    2512:	cb 01       	movw	r24, r22
    2514:	84 2b       	or	r24, r20
    2516:	8b b9       	out	0x0b, r24	; 11
    2518:	26 c0       	rjmp	.+76     	; 0x2566 <nrk_gpio_set+0xda>
                case NRK_PORTE:
                        do { PORTE |= BM((pin & 0xF8) >> 3); } while(0); break; 
    251a:	4e b1       	in	r20, 0x0e	; 14
    251c:	21 e0       	ldi	r18, 0x01	; 1
    251e:	30 e0       	ldi	r19, 0x00	; 0
    2520:	b9 01       	movw	r22, r18
    2522:	02 c0       	rjmp	.+4      	; 0x2528 <nrk_gpio_set+0x9c>
    2524:	66 0f       	add	r22, r22
    2526:	77 1f       	adc	r23, r23
    2528:	8a 95       	dec	r24
    252a:	e2 f7       	brpl	.-8      	; 0x2524 <nrk_gpio_set+0x98>
    252c:	cb 01       	movw	r24, r22
    252e:	84 2b       	or	r24, r20
    2530:	8e b9       	out	0x0e, r24	; 14
    2532:	19 c0       	rjmp	.+50     	; 0x2566 <nrk_gpio_set+0xda>
                case NRK_PORTF:
                        do { PORTF |= BM((pin & 0xF8) >> 3); } while(0); break; 
    2534:	41 b3       	in	r20, 0x11	; 17
    2536:	21 e0       	ldi	r18, 0x01	; 1
    2538:	30 e0       	ldi	r19, 0x00	; 0
    253a:	b9 01       	movw	r22, r18
    253c:	02 c0       	rjmp	.+4      	; 0x2542 <nrk_gpio_set+0xb6>
    253e:	66 0f       	add	r22, r22
    2540:	77 1f       	adc	r23, r23
    2542:	8a 95       	dec	r24
    2544:	e2 f7       	brpl	.-8      	; 0x253e <nrk_gpio_set+0xb2>
    2546:	cb 01       	movw	r24, r22
    2548:	84 2b       	or	r24, r20
    254a:	81 bb       	out	0x11, r24	; 17
    254c:	0c c0       	rjmp	.+24     	; 0x2566 <nrk_gpio_set+0xda>
                case NRK_PORTG:
                        do { PORTG |= BM((pin & 0xF8) >> 3); } while(0); break; 
    254e:	44 b3       	in	r20, 0x14	; 20
    2550:	21 e0       	ldi	r18, 0x01	; 1
    2552:	30 e0       	ldi	r19, 0x00	; 0
    2554:	b9 01       	movw	r22, r18
    2556:	02 c0       	rjmp	.+4      	; 0x255c <nrk_gpio_set+0xd0>
    2558:	66 0f       	add	r22, r22
    255a:	77 1f       	adc	r23, r23
    255c:	8a 95       	dec	r24
    255e:	e2 f7       	brpl	.-8      	; 0x2558 <nrk_gpio_set+0xcc>
    2560:	cb 01       	movw	r24, r22
    2562:	84 2b       	or	r24, r20
    2564:	84 bb       	out	0x14, r24	; 20
                default: return -1;
        }
        return 1;
    2566:	81 e0       	ldi	r24, 0x01	; 1
                case NRK_PORTE:
                        do { PORTE |= BM((pin & 0xF8) >> 3); } while(0); break; 
                case NRK_PORTF:
                        do { PORTF |= BM((pin & 0xF8) >> 3); } while(0); break; 
                case NRK_PORTG:
                        do { PORTG |= BM((pin & 0xF8) >> 3); } while(0); break; 
    2568:	08 95       	ret
                default: return -1;
    256a:	8f ef       	ldi	r24, 0xFF	; 255
        }
        return 1;
}
    256c:	08 95       	ret

0000256e <nrk_gpio_clr>:

int8_t nrk_gpio_clr(uint8_t pin)
{
        if (pin == NRK_INVALID_PIN_VAL) return -1;
    256e:	8f 3f       	cpi	r24, 0xFF	; 255
    2570:	09 f4       	brne	.+2      	; 0x2574 <nrk_gpio_clr+0x6>
    2572:	73 c0       	rjmp	.+230    	; 0x265a <nrk_gpio_clr+0xec>
        switch (pin & 0x07) {
    2574:	e8 2f       	mov	r30, r24
    2576:	e7 70       	andi	r30, 0x07	; 7
    2578:	4e 2f       	mov	r20, r30
    257a:	50 e0       	ldi	r21, 0x00	; 0
    257c:	47 30       	cpi	r20, 0x07	; 7
    257e:	51 05       	cpc	r21, r1
    2580:	08 f0       	brcs	.+2      	; 0x2584 <nrk_gpio_clr+0x16>
    2582:	6b c0       	rjmp	.+214    	; 0x265a <nrk_gpio_clr+0xec>
    2584:	fa 01       	movw	r30, r20
    2586:	e9 56       	subi	r30, 0x69	; 105
    2588:	ff 4f       	sbci	r31, 0xFF	; 255
    258a:	86 95       	lsr	r24
    258c:	86 95       	lsr	r24
    258e:	86 95       	lsr	r24
    2590:	0c 94 02 33 	jmp	0x6604	; 0x6604 <__tablejump2__>
                case NRK_PORTA:
                        do { PORTA &= ~BM((pin & 0xF8) >> 3); } while(0); break;
    2594:	42 b1       	in	r20, 0x02	; 2
    2596:	21 e0       	ldi	r18, 0x01	; 1
    2598:	30 e0       	ldi	r19, 0x00	; 0
    259a:	b9 01       	movw	r22, r18
    259c:	02 c0       	rjmp	.+4      	; 0x25a2 <nrk_gpio_clr+0x34>
    259e:	66 0f       	add	r22, r22
    25a0:	77 1f       	adc	r23, r23
    25a2:	8a 95       	dec	r24
    25a4:	e2 f7       	brpl	.-8      	; 0x259e <nrk_gpio_clr+0x30>
    25a6:	cb 01       	movw	r24, r22
    25a8:	80 95       	com	r24
    25aa:	84 23       	and	r24, r20
    25ac:	82 b9       	out	0x02, r24	; 2
    25ae:	53 c0       	rjmp	.+166    	; 0x2656 <nrk_gpio_clr+0xe8>
                case NRK_PORTB:
                        do { PORTB &= ~BM((pin & 0xF8) >> 3); } while(0); break;
    25b0:	45 b1       	in	r20, 0x05	; 5
    25b2:	21 e0       	ldi	r18, 0x01	; 1
    25b4:	30 e0       	ldi	r19, 0x00	; 0
    25b6:	b9 01       	movw	r22, r18
    25b8:	02 c0       	rjmp	.+4      	; 0x25be <nrk_gpio_clr+0x50>
    25ba:	66 0f       	add	r22, r22
    25bc:	77 1f       	adc	r23, r23
    25be:	8a 95       	dec	r24
    25c0:	e2 f7       	brpl	.-8      	; 0x25ba <nrk_gpio_clr+0x4c>
    25c2:	cb 01       	movw	r24, r22
    25c4:	80 95       	com	r24
    25c6:	84 23       	and	r24, r20
    25c8:	85 b9       	out	0x05, r24	; 5
    25ca:	45 c0       	rjmp	.+138    	; 0x2656 <nrk_gpio_clr+0xe8>
                case NRK_PORTC:
                        do { PORTC &= ~BM((pin & 0xF8) >> 3); } while(0); break; 
    25cc:	48 b1       	in	r20, 0x08	; 8
    25ce:	21 e0       	ldi	r18, 0x01	; 1
    25d0:	30 e0       	ldi	r19, 0x00	; 0
    25d2:	b9 01       	movw	r22, r18
    25d4:	02 c0       	rjmp	.+4      	; 0x25da <nrk_gpio_clr+0x6c>
    25d6:	66 0f       	add	r22, r22
    25d8:	77 1f       	adc	r23, r23
    25da:	8a 95       	dec	r24
    25dc:	e2 f7       	brpl	.-8      	; 0x25d6 <nrk_gpio_clr+0x68>
    25de:	cb 01       	movw	r24, r22
    25e0:	80 95       	com	r24
    25e2:	84 23       	and	r24, r20
    25e4:	88 b9       	out	0x08, r24	; 8
    25e6:	37 c0       	rjmp	.+110    	; 0x2656 <nrk_gpio_clr+0xe8>
                case NRK_PORTD:
                        do { PORTD &= ~BM((pin & 0xF8) >> 3); } while(0); break; 
    25e8:	4b b1       	in	r20, 0x0b	; 11
    25ea:	21 e0       	ldi	r18, 0x01	; 1
    25ec:	30 e0       	ldi	r19, 0x00	; 0
    25ee:	b9 01       	movw	r22, r18
    25f0:	02 c0       	rjmp	.+4      	; 0x25f6 <nrk_gpio_clr+0x88>
    25f2:	66 0f       	add	r22, r22
    25f4:	77 1f       	adc	r23, r23
    25f6:	8a 95       	dec	r24
    25f8:	e2 f7       	brpl	.-8      	; 0x25f2 <nrk_gpio_clr+0x84>
    25fa:	cb 01       	movw	r24, r22
    25fc:	80 95       	com	r24
    25fe:	84 23       	and	r24, r20
    2600:	8b b9       	out	0x0b, r24	; 11
    2602:	29 c0       	rjmp	.+82     	; 0x2656 <nrk_gpio_clr+0xe8>
                case NRK_PORTE:
                        do { PORTE &= ~BM((pin & 0xF8) >> 3); } while(0); break; 
    2604:	4e b1       	in	r20, 0x0e	; 14
    2606:	21 e0       	ldi	r18, 0x01	; 1
    2608:	30 e0       	ldi	r19, 0x00	; 0
    260a:	b9 01       	movw	r22, r18
    260c:	02 c0       	rjmp	.+4      	; 0x2612 <nrk_gpio_clr+0xa4>
    260e:	66 0f       	add	r22, r22
    2610:	77 1f       	adc	r23, r23
    2612:	8a 95       	dec	r24
    2614:	e2 f7       	brpl	.-8      	; 0x260e <nrk_gpio_clr+0xa0>
    2616:	cb 01       	movw	r24, r22
    2618:	80 95       	com	r24
    261a:	84 23       	and	r24, r20
    261c:	8e b9       	out	0x0e, r24	; 14
    261e:	1b c0       	rjmp	.+54     	; 0x2656 <nrk_gpio_clr+0xe8>
                case NRK_PORTF:
                        do { PORTF &= ~BM((pin & 0xF8) >> 3); } while(0); break; 
    2620:	41 b3       	in	r20, 0x11	; 17
    2622:	21 e0       	ldi	r18, 0x01	; 1
    2624:	30 e0       	ldi	r19, 0x00	; 0
    2626:	b9 01       	movw	r22, r18
    2628:	02 c0       	rjmp	.+4      	; 0x262e <nrk_gpio_clr+0xc0>
    262a:	66 0f       	add	r22, r22
    262c:	77 1f       	adc	r23, r23
    262e:	8a 95       	dec	r24
    2630:	e2 f7       	brpl	.-8      	; 0x262a <nrk_gpio_clr+0xbc>
    2632:	cb 01       	movw	r24, r22
    2634:	80 95       	com	r24
    2636:	84 23       	and	r24, r20
    2638:	81 bb       	out	0x11, r24	; 17
    263a:	0d c0       	rjmp	.+26     	; 0x2656 <nrk_gpio_clr+0xe8>
                case NRK_PORTG:
                        do { PORTG &= ~BM((pin & 0xF8) >> 3); } while(0); break; 
    263c:	44 b3       	in	r20, 0x14	; 20
    263e:	21 e0       	ldi	r18, 0x01	; 1
    2640:	30 e0       	ldi	r19, 0x00	; 0
    2642:	b9 01       	movw	r22, r18
    2644:	02 c0       	rjmp	.+4      	; 0x264a <nrk_gpio_clr+0xdc>
    2646:	66 0f       	add	r22, r22
    2648:	77 1f       	adc	r23, r23
    264a:	8a 95       	dec	r24
    264c:	e2 f7       	brpl	.-8      	; 0x2646 <nrk_gpio_clr+0xd8>
    264e:	cb 01       	movw	r24, r22
    2650:	80 95       	com	r24
    2652:	84 23       	and	r24, r20
    2654:	84 bb       	out	0x14, r24	; 20
                default: return -1;
        }
        return 1;
    2656:	81 e0       	ldi	r24, 0x01	; 1
                case NRK_PORTE:
                        do { PORTE &= ~BM((pin & 0xF8) >> 3); } while(0); break; 
                case NRK_PORTF:
                        do { PORTF &= ~BM((pin & 0xF8) >> 3); } while(0); break; 
                case NRK_PORTG:
                        do { PORTG &= ~BM((pin & 0xF8) >> 3); } while(0); break; 
    2658:	08 95       	ret
                default: return -1;
    265a:	8f ef       	ldi	r24, 0xFF	; 255
        }
        return 1;
}
    265c:	08 95       	ret

0000265e <nrk_gpio_get>:

int8_t nrk_gpio_get(uint8_t pin)
{
    if (pin == NRK_INVALID_PIN_VAL) return -1;
    265e:	8f 3f       	cpi	r24, 0xFF	; 255
    2660:	31 f1       	breq	.+76     	; 0x26ae <nrk_gpio_get+0x50>
        switch (pin & 0x07) {
    2662:	e8 2f       	mov	r30, r24
    2664:	e7 70       	andi	r30, 0x07	; 7
    2666:	4e 2f       	mov	r20, r30
    2668:	50 e0       	ldi	r21, 0x00	; 0
    266a:	47 30       	cpi	r20, 0x07	; 7
    266c:	51 05       	cpc	r21, r1
    266e:	f8 f4       	brcc	.+62     	; 0x26ae <nrk_gpio_get+0x50>
    2670:	fa 01       	movw	r30, r20
    2672:	e2 56       	subi	r30, 0x62	; 98
    2674:	ff 4f       	sbci	r31, 0xFF	; 255
    2676:	28 2f       	mov	r18, r24
    2678:	26 95       	lsr	r18
    267a:	26 95       	lsr	r18
    267c:	26 95       	lsr	r18
    267e:	0c 94 02 33 	jmp	0x6604	; 0x6604 <__tablejump2__>
                case NRK_PORTA:
                        return !!(PINA & BM((pin & 0xF8) >> 3));
    2682:	90 b1       	in	r25, 0x00	; 0
    2684:	0b c0       	rjmp	.+22     	; 0x269c <nrk_gpio_get+0x3e>
                case NRK_PORTB:
                        return !!(PINB & BM((pin & 0xF8) >> 3));
    2686:	93 b1       	in	r25, 0x03	; 3
    2688:	09 c0       	rjmp	.+18     	; 0x269c <nrk_gpio_get+0x3e>
                case NRK_PORTC:
                        return !!(PINC & BM((pin & 0xF8) >> 3));
    268a:	96 b1       	in	r25, 0x06	; 6
    268c:	07 c0       	rjmp	.+14     	; 0x269c <nrk_gpio_get+0x3e>
                case NRK_PORTD:
                        return !!(PIND & BM((pin & 0xF8) >> 3));
    268e:	99 b1       	in	r25, 0x09	; 9
    2690:	05 c0       	rjmp	.+10     	; 0x269c <nrk_gpio_get+0x3e>
                case NRK_PORTE:
                        return !!(PINE & BM((pin & 0xF8) >> 3));
    2692:	9c b1       	in	r25, 0x0c	; 12
    2694:	03 c0       	rjmp	.+6      	; 0x269c <nrk_gpio_get+0x3e>
                case NRK_PORTF:
                        return !!(PINF & BM((pin & 0xF8) >> 3));
    2696:	9f b1       	in	r25, 0x0f	; 15
    2698:	01 c0       	rjmp	.+2      	; 0x269c <nrk_gpio_get+0x3e>
                case NRK_PORTG:
                        return !!(PING & BM((pin & 0xF8) >> 3));
    269a:	92 b3       	in	r25, 0x12	; 18
    269c:	89 2f       	mov	r24, r25
    269e:	90 e0       	ldi	r25, 0x00	; 0
    26a0:	02 c0       	rjmp	.+4      	; 0x26a6 <nrk_gpio_get+0x48>
    26a2:	95 95       	asr	r25
    26a4:	87 95       	ror	r24
    26a6:	2a 95       	dec	r18
    26a8:	e2 f7       	brpl	.-8      	; 0x26a2 <nrk_gpio_get+0x44>
    26aa:	81 70       	andi	r24, 0x01	; 1
    26ac:	08 95       	ret
                default: return -1;
    26ae:	8f ef       	ldi	r24, 0xFF	; 255
        }
        return 1;
}
    26b0:	08 95       	ret

000026b2 <nrk_gpio_toggle>:

int8_t nrk_gpio_toggle(uint8_t pin)
{
    if (pin == NRK_INVALID_PIN_VAL) return -1;
    26b2:	8f 3f       	cpi	r24, 0xFF	; 255
    26b4:	09 f4       	brne	.+2      	; 0x26b8 <nrk_gpio_toggle+0x6>
    26b6:	06 c1       	rjmp	.+524    	; 0x28c4 <nrk_gpio_toggle+0x212>
        switch (pin & 0x07) {
    26b8:	e8 2f       	mov	r30, r24
    26ba:	e7 70       	andi	r30, 0x07	; 7
    26bc:	4e 2f       	mov	r20, r30
    26be:	50 e0       	ldi	r21, 0x00	; 0
    26c0:	47 30       	cpi	r20, 0x07	; 7
    26c2:	51 05       	cpc	r21, r1
    26c4:	08 f0       	brcs	.+2      	; 0x26c8 <nrk_gpio_toggle+0x16>
    26c6:	fe c0       	rjmp	.+508    	; 0x28c4 <nrk_gpio_toggle+0x212>
    26c8:	fa 01       	movw	r30, r20
    26ca:	eb 55       	subi	r30, 0x5B	; 91
    26cc:	ff 4f       	sbci	r31, 0xFF	; 255
    26ce:	86 95       	lsr	r24
    26d0:	86 95       	lsr	r24
    26d2:	86 95       	lsr	r24
    26d4:	0c 94 02 33 	jmp	0x6604	; 0x6604 <__tablejump2__>
                case NRK_PORTA:
                        if ((PINA & BM((pin & 0xF8) >> 3)) == 0) {
    26d8:	20 b1       	in	r18, 0x00	; 0
    26da:	30 e0       	ldi	r19, 0x00	; 0
    26dc:	08 2e       	mov	r0, r24
    26de:	02 c0       	rjmp	.+4      	; 0x26e4 <nrk_gpio_toggle+0x32>
    26e0:	35 95       	asr	r19
    26e2:	27 95       	ror	r18
    26e4:	0a 94       	dec	r0
    26e6:	e2 f7       	brpl	.-8      	; 0x26e0 <nrk_gpio_toggle+0x2e>
                                do { PORTA |= BM((pin & 0xF8) >> 3); } while(0);
    26e8:	42 b1       	in	r20, 0x02	; 2
int8_t nrk_gpio_toggle(uint8_t pin)
{
    if (pin == NRK_INVALID_PIN_VAL) return -1;
        switch (pin & 0x07) {
                case NRK_PORTA:
                        if ((PINA & BM((pin & 0xF8) >> 3)) == 0) {
    26ea:	20 fd       	sbrc	r18, 0
    26ec:	0b c0       	rjmp	.+22     	; 0x2704 <nrk_gpio_toggle+0x52>
                                do { PORTA |= BM((pin & 0xF8) >> 3); } while(0);
    26ee:	21 e0       	ldi	r18, 0x01	; 1
    26f0:	30 e0       	ldi	r19, 0x00	; 0
    26f2:	b9 01       	movw	r22, r18
    26f4:	02 c0       	rjmp	.+4      	; 0x26fa <nrk_gpio_toggle+0x48>
    26f6:	66 0f       	add	r22, r22
    26f8:	77 1f       	adc	r23, r23
    26fa:	8a 95       	dec	r24
    26fc:	e2 f7       	brpl	.-8      	; 0x26f6 <nrk_gpio_toggle+0x44>
    26fe:	cb 01       	movw	r24, r22
    2700:	84 2b       	or	r24, r20
    2702:	0b c0       	rjmp	.+22     	; 0x271a <nrk_gpio_toggle+0x68>
                        } else {
                                do { PORTA &= ~BM((pin & 0xF8) >> 3); } while(0);
    2704:	21 e0       	ldi	r18, 0x01	; 1
    2706:	30 e0       	ldi	r19, 0x00	; 0
    2708:	b9 01       	movw	r22, r18
    270a:	02 c0       	rjmp	.+4      	; 0x2710 <nrk_gpio_toggle+0x5e>
    270c:	66 0f       	add	r22, r22
    270e:	77 1f       	adc	r23, r23
    2710:	8a 95       	dec	r24
    2712:	e2 f7       	brpl	.-8      	; 0x270c <nrk_gpio_toggle+0x5a>
    2714:	cb 01       	movw	r24, r22
    2716:	80 95       	com	r24
    2718:	84 23       	and	r24, r20
    271a:	82 b9       	out	0x02, r24	; 2
    271c:	16 c0       	rjmp	.+44     	; 0x274a <nrk_gpio_toggle+0x98>
                        }
                        break;
                case NRK_PORTB:
                        if ((PINB & BM((pin & 0xF8) >> 3)) == 0) {
    271e:	23 b1       	in	r18, 0x03	; 3
    2720:	30 e0       	ldi	r19, 0x00	; 0
    2722:	08 2e       	mov	r0, r24
    2724:	02 c0       	rjmp	.+4      	; 0x272a <nrk_gpio_toggle+0x78>
    2726:	35 95       	asr	r19
    2728:	27 95       	ror	r18
    272a:	0a 94       	dec	r0
    272c:	e2 f7       	brpl	.-8      	; 0x2726 <nrk_gpio_toggle+0x74>
                                do { PORTB |= BM((pin & 0xF8) >> 3); } while(0);
    272e:	45 b1       	in	r20, 0x05	; 5
                        } else {
                                do { PORTA &= ~BM((pin & 0xF8) >> 3); } while(0);
                        }
                        break;
                case NRK_PORTB:
                        if ((PINB & BM((pin & 0xF8) >> 3)) == 0) {
    2730:	20 fd       	sbrc	r18, 0
    2732:	0d c0       	rjmp	.+26     	; 0x274e <nrk_gpio_toggle+0x9c>
                                do { PORTB |= BM((pin & 0xF8) >> 3); } while(0);
    2734:	21 e0       	ldi	r18, 0x01	; 1
    2736:	30 e0       	ldi	r19, 0x00	; 0
    2738:	b9 01       	movw	r22, r18
    273a:	02 c0       	rjmp	.+4      	; 0x2740 <nrk_gpio_toggle+0x8e>
    273c:	66 0f       	add	r22, r22
    273e:	77 1f       	adc	r23, r23
    2740:	8a 95       	dec	r24
    2742:	e2 f7       	brpl	.-8      	; 0x273c <nrk_gpio_toggle+0x8a>
    2744:	cb 01       	movw	r24, r22
    2746:	84 2b       	or	r24, r20
    2748:	85 b9       	out	0x05, r24	; 5
                                do { PORTG &= ~BM((pin & 0xF8) >> 3); } while(0);
                        }
                        break;
                 default: return -1;
        }
        return 1;
    274a:	81 e0       	ldi	r24, 0x01	; 1
    274c:	08 95       	ret
                        break;
                case NRK_PORTB:
                        if ((PINB & BM((pin & 0xF8) >> 3)) == 0) {
                                do { PORTB |= BM((pin & 0xF8) >> 3); } while(0);
                        } else {
                                do { PORTB &= ~BM((pin & 0xF8) >> 3); } while(0);
    274e:	21 e0       	ldi	r18, 0x01	; 1
    2750:	30 e0       	ldi	r19, 0x00	; 0
    2752:	b9 01       	movw	r22, r18
    2754:	02 c0       	rjmp	.+4      	; 0x275a <nrk_gpio_toggle+0xa8>
    2756:	66 0f       	add	r22, r22
    2758:	77 1f       	adc	r23, r23
    275a:	8a 95       	dec	r24
    275c:	e2 f7       	brpl	.-8      	; 0x2756 <nrk_gpio_toggle+0xa4>
    275e:	cb 01       	movw	r24, r22
    2760:	80 95       	com	r24
    2762:	84 23       	and	r24, r20
    2764:	f1 cf       	rjmp	.-30     	; 0x2748 <nrk_gpio_toggle+0x96>
                        }
                        break;
                case NRK_PORTC:
                        if ((PINC & BM((pin & 0xF8) >> 3)) == 0) {
    2766:	26 b1       	in	r18, 0x06	; 6
    2768:	30 e0       	ldi	r19, 0x00	; 0
    276a:	08 2e       	mov	r0, r24
    276c:	02 c0       	rjmp	.+4      	; 0x2772 <nrk_gpio_toggle+0xc0>
    276e:	35 95       	asr	r19
    2770:	27 95       	ror	r18
    2772:	0a 94       	dec	r0
    2774:	e2 f7       	brpl	.-8      	; 0x276e <nrk_gpio_toggle+0xbc>
                                do { PORTC |= BM((pin & 0xF8) >> 3); } while(0);
    2776:	48 b1       	in	r20, 0x08	; 8
                        } else {
                                do { PORTB &= ~BM((pin & 0xF8) >> 3); } while(0);
                        }
                        break;
                case NRK_PORTC:
                        if ((PINC & BM((pin & 0xF8) >> 3)) == 0) {
    2778:	20 fd       	sbrc	r18, 0
    277a:	0b c0       	rjmp	.+22     	; 0x2792 <nrk_gpio_toggle+0xe0>
                                do { PORTC |= BM((pin & 0xF8) >> 3); } while(0);
    277c:	21 e0       	ldi	r18, 0x01	; 1
    277e:	30 e0       	ldi	r19, 0x00	; 0
    2780:	b9 01       	movw	r22, r18
    2782:	02 c0       	rjmp	.+4      	; 0x2788 <nrk_gpio_toggle+0xd6>
    2784:	66 0f       	add	r22, r22
    2786:	77 1f       	adc	r23, r23
    2788:	8a 95       	dec	r24
    278a:	e2 f7       	brpl	.-8      	; 0x2784 <nrk_gpio_toggle+0xd2>
    278c:	cb 01       	movw	r24, r22
    278e:	84 2b       	or	r24, r20
    2790:	0b c0       	rjmp	.+22     	; 0x27a8 <nrk_gpio_toggle+0xf6>
                        } else {
                                do { PORTC &= ~BM((pin & 0xF8) >> 3); } while(0);
    2792:	21 e0       	ldi	r18, 0x01	; 1
    2794:	30 e0       	ldi	r19, 0x00	; 0
    2796:	b9 01       	movw	r22, r18
    2798:	02 c0       	rjmp	.+4      	; 0x279e <nrk_gpio_toggle+0xec>
    279a:	66 0f       	add	r22, r22
    279c:	77 1f       	adc	r23, r23
    279e:	8a 95       	dec	r24
    27a0:	e2 f7       	brpl	.-8      	; 0x279a <nrk_gpio_toggle+0xe8>
    27a2:	cb 01       	movw	r24, r22
    27a4:	80 95       	com	r24
    27a6:	84 23       	and	r24, r20
    27a8:	88 b9       	out	0x08, r24	; 8
    27aa:	cf cf       	rjmp	.-98     	; 0x274a <nrk_gpio_toggle+0x98>
                        }
                        break;
                case NRK_PORTD:
                        if ((PIND & BM((pin & 0xF8) >> 3)) == 0) {
    27ac:	29 b1       	in	r18, 0x09	; 9
    27ae:	30 e0       	ldi	r19, 0x00	; 0
    27b0:	08 2e       	mov	r0, r24
    27b2:	02 c0       	rjmp	.+4      	; 0x27b8 <nrk_gpio_toggle+0x106>
    27b4:	35 95       	asr	r19
    27b6:	27 95       	ror	r18
    27b8:	0a 94       	dec	r0
    27ba:	e2 f7       	brpl	.-8      	; 0x27b4 <nrk_gpio_toggle+0x102>
                                do { PORTD |= BM((pin & 0xF8) >> 3); } while(0);
    27bc:	4b b1       	in	r20, 0x0b	; 11
                        } else {
                                do { PORTC &= ~BM((pin & 0xF8) >> 3); } while(0);
                        }
                        break;
                case NRK_PORTD:
                        if ((PIND & BM((pin & 0xF8) >> 3)) == 0) {
    27be:	20 fd       	sbrc	r18, 0
    27c0:	0b c0       	rjmp	.+22     	; 0x27d8 <nrk_gpio_toggle+0x126>
                                do { PORTD |= BM((pin & 0xF8) >> 3); } while(0);
    27c2:	21 e0       	ldi	r18, 0x01	; 1
    27c4:	30 e0       	ldi	r19, 0x00	; 0
    27c6:	b9 01       	movw	r22, r18
    27c8:	02 c0       	rjmp	.+4      	; 0x27ce <nrk_gpio_toggle+0x11c>
    27ca:	66 0f       	add	r22, r22
    27cc:	77 1f       	adc	r23, r23
    27ce:	8a 95       	dec	r24
    27d0:	e2 f7       	brpl	.-8      	; 0x27ca <nrk_gpio_toggle+0x118>
    27d2:	cb 01       	movw	r24, r22
    27d4:	84 2b       	or	r24, r20
    27d6:	0b c0       	rjmp	.+22     	; 0x27ee <nrk_gpio_toggle+0x13c>
                        } else {
                                do { PORTD &= ~BM((pin & 0xF8) >> 3); } while(0);
    27d8:	21 e0       	ldi	r18, 0x01	; 1
    27da:	30 e0       	ldi	r19, 0x00	; 0
    27dc:	b9 01       	movw	r22, r18
    27de:	02 c0       	rjmp	.+4      	; 0x27e4 <nrk_gpio_toggle+0x132>
    27e0:	66 0f       	add	r22, r22
    27e2:	77 1f       	adc	r23, r23
    27e4:	8a 95       	dec	r24
    27e6:	e2 f7       	brpl	.-8      	; 0x27e0 <nrk_gpio_toggle+0x12e>
    27e8:	cb 01       	movw	r24, r22
    27ea:	80 95       	com	r24
    27ec:	84 23       	and	r24, r20
    27ee:	8b b9       	out	0x0b, r24	; 11
    27f0:	ac cf       	rjmp	.-168    	; 0x274a <nrk_gpio_toggle+0x98>
                        }
                        break;
                case NRK_PORTE:
                        if ((PINE & BM((pin & 0xF8) >> 3)) == 0) {
    27f2:	2c b1       	in	r18, 0x0c	; 12
    27f4:	30 e0       	ldi	r19, 0x00	; 0
    27f6:	08 2e       	mov	r0, r24
    27f8:	02 c0       	rjmp	.+4      	; 0x27fe <nrk_gpio_toggle+0x14c>
    27fa:	35 95       	asr	r19
    27fc:	27 95       	ror	r18
    27fe:	0a 94       	dec	r0
    2800:	e2 f7       	brpl	.-8      	; 0x27fa <nrk_gpio_toggle+0x148>
                                do { PORTE |= BM((pin & 0xF8) >> 3); } while(0);
    2802:	4e b1       	in	r20, 0x0e	; 14
                        } else {
                                do { PORTD &= ~BM((pin & 0xF8) >> 3); } while(0);
                        }
                        break;
                case NRK_PORTE:
                        if ((PINE & BM((pin & 0xF8) >> 3)) == 0) {
    2804:	20 fd       	sbrc	r18, 0
    2806:	0b c0       	rjmp	.+22     	; 0x281e <nrk_gpio_toggle+0x16c>
                                do { PORTE |= BM((pin & 0xF8) >> 3); } while(0);
    2808:	21 e0       	ldi	r18, 0x01	; 1
    280a:	30 e0       	ldi	r19, 0x00	; 0
    280c:	b9 01       	movw	r22, r18
    280e:	02 c0       	rjmp	.+4      	; 0x2814 <nrk_gpio_toggle+0x162>
    2810:	66 0f       	add	r22, r22
    2812:	77 1f       	adc	r23, r23
    2814:	8a 95       	dec	r24
    2816:	e2 f7       	brpl	.-8      	; 0x2810 <nrk_gpio_toggle+0x15e>
    2818:	cb 01       	movw	r24, r22
    281a:	84 2b       	or	r24, r20
    281c:	0b c0       	rjmp	.+22     	; 0x2834 <nrk_gpio_toggle+0x182>
                        } else {
                                do { PORTE &= ~BM((pin & 0xF8) >> 3); } while(0);
    281e:	21 e0       	ldi	r18, 0x01	; 1
    2820:	30 e0       	ldi	r19, 0x00	; 0
    2822:	b9 01       	movw	r22, r18
    2824:	02 c0       	rjmp	.+4      	; 0x282a <nrk_gpio_toggle+0x178>
    2826:	66 0f       	add	r22, r22
    2828:	77 1f       	adc	r23, r23
    282a:	8a 95       	dec	r24
    282c:	e2 f7       	brpl	.-8      	; 0x2826 <nrk_gpio_toggle+0x174>
    282e:	cb 01       	movw	r24, r22
    2830:	80 95       	com	r24
    2832:	84 23       	and	r24, r20
    2834:	8e b9       	out	0x0e, r24	; 14
    2836:	89 cf       	rjmp	.-238    	; 0x274a <nrk_gpio_toggle+0x98>
                        }
                        break;
                case NRK_PORTF:
                        if ((PINF & BM((pin & 0xF8) >> 3)) == 0) {
    2838:	2f b1       	in	r18, 0x0f	; 15
    283a:	30 e0       	ldi	r19, 0x00	; 0
    283c:	08 2e       	mov	r0, r24
    283e:	02 c0       	rjmp	.+4      	; 0x2844 <nrk_gpio_toggle+0x192>
    2840:	35 95       	asr	r19
    2842:	27 95       	ror	r18
    2844:	0a 94       	dec	r0
    2846:	e2 f7       	brpl	.-8      	; 0x2840 <nrk_gpio_toggle+0x18e>
                                do { PORTF |= BM((pin & 0xF8) >> 3); } while(0);
    2848:	41 b3       	in	r20, 0x11	; 17
                        } else {
                                do { PORTE &= ~BM((pin & 0xF8) >> 3); } while(0);
                        }
                        break;
                case NRK_PORTF:
                        if ((PINF & BM((pin & 0xF8) >> 3)) == 0) {
    284a:	20 fd       	sbrc	r18, 0
    284c:	0b c0       	rjmp	.+22     	; 0x2864 <nrk_gpio_toggle+0x1b2>
                                do { PORTF |= BM((pin & 0xF8) >> 3); } while(0);
    284e:	21 e0       	ldi	r18, 0x01	; 1
    2850:	30 e0       	ldi	r19, 0x00	; 0
    2852:	b9 01       	movw	r22, r18
    2854:	02 c0       	rjmp	.+4      	; 0x285a <nrk_gpio_toggle+0x1a8>
    2856:	66 0f       	add	r22, r22
    2858:	77 1f       	adc	r23, r23
    285a:	8a 95       	dec	r24
    285c:	e2 f7       	brpl	.-8      	; 0x2856 <nrk_gpio_toggle+0x1a4>
    285e:	cb 01       	movw	r24, r22
    2860:	84 2b       	or	r24, r20
    2862:	0b c0       	rjmp	.+22     	; 0x287a <nrk_gpio_toggle+0x1c8>
                        } else {
                                do { PORTF &= ~BM((pin & 0xF8) >> 3); } while(0);
    2864:	21 e0       	ldi	r18, 0x01	; 1
    2866:	30 e0       	ldi	r19, 0x00	; 0
    2868:	b9 01       	movw	r22, r18
    286a:	02 c0       	rjmp	.+4      	; 0x2870 <nrk_gpio_toggle+0x1be>
    286c:	66 0f       	add	r22, r22
    286e:	77 1f       	adc	r23, r23
    2870:	8a 95       	dec	r24
    2872:	e2 f7       	brpl	.-8      	; 0x286c <nrk_gpio_toggle+0x1ba>
    2874:	cb 01       	movw	r24, r22
    2876:	80 95       	com	r24
    2878:	84 23       	and	r24, r20
    287a:	81 bb       	out	0x11, r24	; 17
    287c:	66 cf       	rjmp	.-308    	; 0x274a <nrk_gpio_toggle+0x98>
                        }
                        break;
                case NRK_PORTG:
                        if ((PING & BM((pin & 0xF8) >> 3)) == 0) {
    287e:	22 b3       	in	r18, 0x12	; 18
    2880:	30 e0       	ldi	r19, 0x00	; 0
    2882:	08 2e       	mov	r0, r24
    2884:	02 c0       	rjmp	.+4      	; 0x288a <nrk_gpio_toggle+0x1d8>
    2886:	35 95       	asr	r19
    2888:	27 95       	ror	r18
    288a:	0a 94       	dec	r0
    288c:	e2 f7       	brpl	.-8      	; 0x2886 <nrk_gpio_toggle+0x1d4>
                                do { PORTG |= BM((pin & 0xF8) >> 3); } while(0);
    288e:	44 b3       	in	r20, 0x14	; 20
                        } else {
                                do { PORTF &= ~BM((pin & 0xF8) >> 3); } while(0);
                        }
                        break;
                case NRK_PORTG:
                        if ((PING & BM((pin & 0xF8) >> 3)) == 0) {
    2890:	20 fd       	sbrc	r18, 0
    2892:	0b c0       	rjmp	.+22     	; 0x28aa <nrk_gpio_toggle+0x1f8>
                                do { PORTG |= BM((pin & 0xF8) >> 3); } while(0);
    2894:	21 e0       	ldi	r18, 0x01	; 1
    2896:	30 e0       	ldi	r19, 0x00	; 0
    2898:	b9 01       	movw	r22, r18
    289a:	02 c0       	rjmp	.+4      	; 0x28a0 <nrk_gpio_toggle+0x1ee>
    289c:	66 0f       	add	r22, r22
    289e:	77 1f       	adc	r23, r23
    28a0:	8a 95       	dec	r24
    28a2:	e2 f7       	brpl	.-8      	; 0x289c <nrk_gpio_toggle+0x1ea>
    28a4:	cb 01       	movw	r24, r22
    28a6:	84 2b       	or	r24, r20
    28a8:	0b c0       	rjmp	.+22     	; 0x28c0 <nrk_gpio_toggle+0x20e>
                        } else {
                                do { PORTG &= ~BM((pin & 0xF8) >> 3); } while(0);
    28aa:	21 e0       	ldi	r18, 0x01	; 1
    28ac:	30 e0       	ldi	r19, 0x00	; 0
    28ae:	b9 01       	movw	r22, r18
    28b0:	02 c0       	rjmp	.+4      	; 0x28b6 <nrk_gpio_toggle+0x204>
    28b2:	66 0f       	add	r22, r22
    28b4:	77 1f       	adc	r23, r23
    28b6:	8a 95       	dec	r24
    28b8:	e2 f7       	brpl	.-8      	; 0x28b2 <nrk_gpio_toggle+0x200>
    28ba:	cb 01       	movw	r24, r22
    28bc:	80 95       	com	r24
    28be:	84 23       	and	r24, r20
    28c0:	84 bb       	out	0x14, r24	; 20
    28c2:	43 cf       	rjmp	.-378    	; 0x274a <nrk_gpio_toggle+0x98>
                        }
                        break;
                 default: return -1;
    28c4:	8f ef       	ldi	r24, 0xFF	; 255
        }
        return 1;
}
    28c6:	08 95       	ret

000028c8 <nrk_gpio_direction>:

int8_t nrk_gpio_direction(uint8_t pin, uint8_t pin_direction)
{
        if (pin == NRK_INVALID_PIN_VAL) return -1;
    28c8:	8f 3f       	cpi	r24, 0xFF	; 255
    28ca:	09 f4       	brne	.+2      	; 0x28ce <nrk_gpio_direction+0x6>
    28cc:	d5 c0       	rjmp	.+426    	; 0x2a78 <nrk_gpio_direction+0x1b0>
    28ce:	e8 2f       	mov	r30, r24
    28d0:	e7 70       	andi	r30, 0x07	; 7
        if (pin_direction == NRK_PIN_INPUT) {
                switch (pin & 0x07) {
    28d2:	4e 2f       	mov	r20, r30
    28d4:	50 e0       	ldi	r21, 0x00	; 0
}

int8_t nrk_gpio_direction(uint8_t pin, uint8_t pin_direction)
{
        if (pin == NRK_INVALID_PIN_VAL) return -1;
        if (pin_direction == NRK_PIN_INPUT) {
    28d6:	61 11       	cpse	r22, r1
    28d8:	67 c0       	rjmp	.+206    	; 0x29a8 <nrk_gpio_direction+0xe0>
                switch (pin & 0x07) {
    28da:	47 30       	cpi	r20, 0x07	; 7
    28dc:	51 05       	cpc	r21, r1
    28de:	08 f0       	brcs	.+2      	; 0x28e2 <nrk_gpio_direction+0x1a>
    28e0:	cb c0       	rjmp	.+406    	; 0x2a78 <nrk_gpio_direction+0x1b0>
    28e2:	fa 01       	movw	r30, r20
    28e4:	e4 55       	subi	r30, 0x54	; 84
    28e6:	ff 4f       	sbci	r31, 0xFF	; 255
    28e8:	86 95       	lsr	r24
    28ea:	86 95       	lsr	r24
    28ec:	86 95       	lsr	r24
    28ee:	0c 94 02 33 	jmp	0x6604	; 0x6604 <__tablejump2__>
                        case NRK_PORTA:
                                DDRA &= ~BM((pin & 0xF8) >> 3); 
    28f2:	41 b1       	in	r20, 0x01	; 1
    28f4:	21 e0       	ldi	r18, 0x01	; 1
    28f6:	30 e0       	ldi	r19, 0x00	; 0
    28f8:	b9 01       	movw	r22, r18
    28fa:	02 c0       	rjmp	.+4      	; 0x2900 <nrk_gpio_direction+0x38>
    28fc:	66 0f       	add	r22, r22
    28fe:	77 1f       	adc	r23, r23
    2900:	8a 95       	dec	r24
    2902:	e2 f7       	brpl	.-8      	; 0x28fc <nrk_gpio_direction+0x34>
    2904:	cb 01       	movw	r24, r22
    2906:	80 95       	com	r24
    2908:	84 23       	and	r24, r20
    290a:	65 c0       	rjmp	.+202    	; 0x29d6 <nrk_gpio_direction+0x10e>
                                //PORTA |= BM((pin & 0xF8) >> 3); 
                                break;
                        case NRK_PORTB:
                                DDRB &= ~BM((pin & 0xF8) >> 3); 
    290c:	44 b1       	in	r20, 0x04	; 4
    290e:	21 e0       	ldi	r18, 0x01	; 1
    2910:	30 e0       	ldi	r19, 0x00	; 0
    2912:	b9 01       	movw	r22, r18
    2914:	02 c0       	rjmp	.+4      	; 0x291a <nrk_gpio_direction+0x52>
    2916:	66 0f       	add	r22, r22
    2918:	77 1f       	adc	r23, r23
    291a:	8a 95       	dec	r24
    291c:	e2 f7       	brpl	.-8      	; 0x2916 <nrk_gpio_direction+0x4e>
    291e:	cb 01       	movw	r24, r22
    2920:	80 95       	com	r24
    2922:	84 23       	and	r24, r20
    2924:	65 c0       	rjmp	.+202    	; 0x29f0 <nrk_gpio_direction+0x128>
                                //PORTB |= BM((pin & 0xF8) >> 3); 
                                break;
                        case NRK_PORTC:
                                DDRC &= ~BM((pin & 0xF8) >> 3); 
    2926:	47 b1       	in	r20, 0x07	; 7
    2928:	21 e0       	ldi	r18, 0x01	; 1
    292a:	30 e0       	ldi	r19, 0x00	; 0
    292c:	b9 01       	movw	r22, r18
    292e:	02 c0       	rjmp	.+4      	; 0x2934 <nrk_gpio_direction+0x6c>
    2930:	66 0f       	add	r22, r22
    2932:	77 1f       	adc	r23, r23
    2934:	8a 95       	dec	r24
    2936:	e2 f7       	brpl	.-8      	; 0x2930 <nrk_gpio_direction+0x68>
    2938:	cb 01       	movw	r24, r22
    293a:	80 95       	com	r24
    293c:	84 23       	and	r24, r20
    293e:	65 c0       	rjmp	.+202    	; 0x2a0a <nrk_gpio_direction+0x142>
                                //PORTC |= BM((pin & 0xF8) >> 3); 
                                break;
                        case NRK_PORTD:
                                DDRD &= ~BM((pin & 0xF8) >> 3); 
    2940:	4a b1       	in	r20, 0x0a	; 10
    2942:	21 e0       	ldi	r18, 0x01	; 1
    2944:	30 e0       	ldi	r19, 0x00	; 0
    2946:	b9 01       	movw	r22, r18
    2948:	02 c0       	rjmp	.+4      	; 0x294e <nrk_gpio_direction+0x86>
    294a:	66 0f       	add	r22, r22
    294c:	77 1f       	adc	r23, r23
    294e:	8a 95       	dec	r24
    2950:	e2 f7       	brpl	.-8      	; 0x294a <nrk_gpio_direction+0x82>
    2952:	cb 01       	movw	r24, r22
    2954:	80 95       	com	r24
    2956:	84 23       	and	r24, r20
    2958:	65 c0       	rjmp	.+202    	; 0x2a24 <nrk_gpio_direction+0x15c>
                                //PORTD |= BM((pin & 0xF8) >> 3); 
                                break;
                        case NRK_PORTE:
                                DDRE &= ~BM((pin & 0xF8) >> 3); 
    295a:	4d b1       	in	r20, 0x0d	; 13
    295c:	21 e0       	ldi	r18, 0x01	; 1
    295e:	30 e0       	ldi	r19, 0x00	; 0
    2960:	b9 01       	movw	r22, r18
    2962:	02 c0       	rjmp	.+4      	; 0x2968 <nrk_gpio_direction+0xa0>
    2964:	66 0f       	add	r22, r22
    2966:	77 1f       	adc	r23, r23
    2968:	8a 95       	dec	r24
    296a:	e2 f7       	brpl	.-8      	; 0x2964 <nrk_gpio_direction+0x9c>
    296c:	cb 01       	movw	r24, r22
    296e:	80 95       	com	r24
    2970:	84 23       	and	r24, r20
    2972:	65 c0       	rjmp	.+202    	; 0x2a3e <nrk_gpio_direction+0x176>
                                //PORTE |= BM((pin & 0xF8) >> 3); 
                                break;
                        case NRK_PORTF:
                                DDRF &= ~BM((pin & 0xF8) >> 3);
    2974:	40 b3       	in	r20, 0x10	; 16
    2976:	21 e0       	ldi	r18, 0x01	; 1
    2978:	30 e0       	ldi	r19, 0x00	; 0
    297a:	b9 01       	movw	r22, r18
    297c:	02 c0       	rjmp	.+4      	; 0x2982 <nrk_gpio_direction+0xba>
    297e:	66 0f       	add	r22, r22
    2980:	77 1f       	adc	r23, r23
    2982:	8a 95       	dec	r24
    2984:	e2 f7       	brpl	.-8      	; 0x297e <nrk_gpio_direction+0xb6>
    2986:	cb 01       	movw	r24, r22
    2988:	80 95       	com	r24
    298a:	84 23       	and	r24, r20
    298c:	65 c0       	rjmp	.+202    	; 0x2a58 <nrk_gpio_direction+0x190>
                                //PORTF |= BM((pin & 0xF8) >> 3); 
                                break;
                        case NRK_PORTG:
                                DDRG &= ~BM((pin & 0xF8) >> 3);
    298e:	43 b3       	in	r20, 0x13	; 19
    2990:	21 e0       	ldi	r18, 0x01	; 1
    2992:	30 e0       	ldi	r19, 0x00	; 0
    2994:	b9 01       	movw	r22, r18
    2996:	02 c0       	rjmp	.+4      	; 0x299c <nrk_gpio_direction+0xd4>
    2998:	66 0f       	add	r22, r22
    299a:	77 1f       	adc	r23, r23
    299c:	8a 95       	dec	r24
    299e:	e2 f7       	brpl	.-8      	; 0x2998 <nrk_gpio_direction+0xd0>
    29a0:	cb 01       	movw	r24, r22
    29a2:	80 95       	com	r24
    29a4:	84 23       	and	r24, r20
    29a6:	65 c0       	rjmp	.+202    	; 0x2a72 <nrk_gpio_direction+0x1aa>
                                //PORTG |= BM((pin & 0xF8) >> 3); 
                                break;
                        default: return -1;
                }
        } else {
                switch (pin & 0x07) {
    29a8:	47 30       	cpi	r20, 0x07	; 7
    29aa:	51 05       	cpc	r21, r1
    29ac:	08 f0       	brcs	.+2      	; 0x29b0 <nrk_gpio_direction+0xe8>
    29ae:	64 c0       	rjmp	.+200    	; 0x2a78 <nrk_gpio_direction+0x1b0>
    29b0:	fa 01       	movw	r30, r20
    29b2:	ed 54       	subi	r30, 0x4D	; 77
    29b4:	ff 4f       	sbci	r31, 0xFF	; 255
    29b6:	86 95       	lsr	r24
    29b8:	86 95       	lsr	r24
    29ba:	86 95       	lsr	r24
    29bc:	0c 94 02 33 	jmp	0x6604	; 0x6604 <__tablejump2__>
                        case NRK_PORTA:
                                DDRA |= BM((pin & 0xF8) >> 3); break;
    29c0:	41 b1       	in	r20, 0x01	; 1
    29c2:	21 e0       	ldi	r18, 0x01	; 1
    29c4:	30 e0       	ldi	r19, 0x00	; 0
    29c6:	b9 01       	movw	r22, r18
    29c8:	02 c0       	rjmp	.+4      	; 0x29ce <nrk_gpio_direction+0x106>
    29ca:	66 0f       	add	r22, r22
    29cc:	77 1f       	adc	r23, r23
    29ce:	8a 95       	dec	r24
    29d0:	e2 f7       	brpl	.-8      	; 0x29ca <nrk_gpio_direction+0x102>
    29d2:	cb 01       	movw	r24, r22
    29d4:	84 2b       	or	r24, r20
    29d6:	81 b9       	out	0x01, r24	; 1
    29d8:	4d c0       	rjmp	.+154    	; 0x2a74 <nrk_gpio_direction+0x1ac>
                        case NRK_PORTB:
                                DDRB |= BM((pin & 0xF8) >> 3); break;
    29da:	44 b1       	in	r20, 0x04	; 4
    29dc:	21 e0       	ldi	r18, 0x01	; 1
    29de:	30 e0       	ldi	r19, 0x00	; 0
    29e0:	b9 01       	movw	r22, r18
    29e2:	02 c0       	rjmp	.+4      	; 0x29e8 <nrk_gpio_direction+0x120>
    29e4:	66 0f       	add	r22, r22
    29e6:	77 1f       	adc	r23, r23
    29e8:	8a 95       	dec	r24
    29ea:	e2 f7       	brpl	.-8      	; 0x29e4 <nrk_gpio_direction+0x11c>
    29ec:	cb 01       	movw	r24, r22
    29ee:	84 2b       	or	r24, r20
    29f0:	84 b9       	out	0x04, r24	; 4
    29f2:	40 c0       	rjmp	.+128    	; 0x2a74 <nrk_gpio_direction+0x1ac>
                        case NRK_PORTC:
                                DDRC |= BM((pin & 0xF8) >> 3); break;
    29f4:	47 b1       	in	r20, 0x07	; 7
    29f6:	21 e0       	ldi	r18, 0x01	; 1
    29f8:	30 e0       	ldi	r19, 0x00	; 0
    29fa:	b9 01       	movw	r22, r18
    29fc:	02 c0       	rjmp	.+4      	; 0x2a02 <nrk_gpio_direction+0x13a>
    29fe:	66 0f       	add	r22, r22
    2a00:	77 1f       	adc	r23, r23
    2a02:	8a 95       	dec	r24
    2a04:	e2 f7       	brpl	.-8      	; 0x29fe <nrk_gpio_direction+0x136>
    2a06:	cb 01       	movw	r24, r22
    2a08:	84 2b       	or	r24, r20
    2a0a:	87 b9       	out	0x07, r24	; 7
    2a0c:	33 c0       	rjmp	.+102    	; 0x2a74 <nrk_gpio_direction+0x1ac>
                        case NRK_PORTD:
                                DDRD |= BM((pin & 0xF8) >> 3); break;
    2a0e:	4a b1       	in	r20, 0x0a	; 10
    2a10:	21 e0       	ldi	r18, 0x01	; 1
    2a12:	30 e0       	ldi	r19, 0x00	; 0
    2a14:	b9 01       	movw	r22, r18
    2a16:	02 c0       	rjmp	.+4      	; 0x2a1c <nrk_gpio_direction+0x154>
    2a18:	66 0f       	add	r22, r22
    2a1a:	77 1f       	adc	r23, r23
    2a1c:	8a 95       	dec	r24
    2a1e:	e2 f7       	brpl	.-8      	; 0x2a18 <nrk_gpio_direction+0x150>
    2a20:	cb 01       	movw	r24, r22
    2a22:	84 2b       	or	r24, r20
    2a24:	8a b9       	out	0x0a, r24	; 10
    2a26:	26 c0       	rjmp	.+76     	; 0x2a74 <nrk_gpio_direction+0x1ac>
                        case NRK_PORTE:
                                DDRE |= BM((pin & 0xF8) >> 3); break;
    2a28:	4d b1       	in	r20, 0x0d	; 13
    2a2a:	21 e0       	ldi	r18, 0x01	; 1
    2a2c:	30 e0       	ldi	r19, 0x00	; 0
    2a2e:	b9 01       	movw	r22, r18
    2a30:	02 c0       	rjmp	.+4      	; 0x2a36 <nrk_gpio_direction+0x16e>
    2a32:	66 0f       	add	r22, r22
    2a34:	77 1f       	adc	r23, r23
    2a36:	8a 95       	dec	r24
    2a38:	e2 f7       	brpl	.-8      	; 0x2a32 <nrk_gpio_direction+0x16a>
    2a3a:	cb 01       	movw	r24, r22
    2a3c:	84 2b       	or	r24, r20
    2a3e:	8d b9       	out	0x0d, r24	; 13
    2a40:	19 c0       	rjmp	.+50     	; 0x2a74 <nrk_gpio_direction+0x1ac>
                        case NRK_PORTF:
                                DDRF |= BM((pin & 0xF8) >> 3); break;
    2a42:	40 b3       	in	r20, 0x10	; 16
    2a44:	21 e0       	ldi	r18, 0x01	; 1
    2a46:	30 e0       	ldi	r19, 0x00	; 0
    2a48:	b9 01       	movw	r22, r18
    2a4a:	02 c0       	rjmp	.+4      	; 0x2a50 <nrk_gpio_direction+0x188>
    2a4c:	66 0f       	add	r22, r22
    2a4e:	77 1f       	adc	r23, r23
    2a50:	8a 95       	dec	r24
    2a52:	e2 f7       	brpl	.-8      	; 0x2a4c <nrk_gpio_direction+0x184>
    2a54:	cb 01       	movw	r24, r22
    2a56:	84 2b       	or	r24, r20
    2a58:	80 bb       	out	0x10, r24	; 16
    2a5a:	0c c0       	rjmp	.+24     	; 0x2a74 <nrk_gpio_direction+0x1ac>
                        case NRK_PORTG:
                                DDRG |= BM((pin & 0xF8) >> 3); break;
    2a5c:	43 b3       	in	r20, 0x13	; 19
    2a5e:	21 e0       	ldi	r18, 0x01	; 1
    2a60:	30 e0       	ldi	r19, 0x00	; 0
    2a62:	b9 01       	movw	r22, r18
    2a64:	02 c0       	rjmp	.+4      	; 0x2a6a <nrk_gpio_direction+0x1a2>
    2a66:	66 0f       	add	r22, r22
    2a68:	77 1f       	adc	r23, r23
    2a6a:	8a 95       	dec	r24
    2a6c:	e2 f7       	brpl	.-8      	; 0x2a66 <nrk_gpio_direction+0x19e>
    2a6e:	cb 01       	movw	r24, r22
    2a70:	84 2b       	or	r24, r20
    2a72:	83 bb       	out	0x13, r24	; 19
                        default: return -1;
                }
        }
        return 1;
    2a74:	81 e0       	ldi	r24, 0x01	; 1
                        case NRK_PORTE:
                                DDRE |= BM((pin & 0xF8) >> 3); break;
                        case NRK_PORTF:
                                DDRF |= BM((pin & 0xF8) >> 3); break;
                        case NRK_PORTG:
                                DDRG |= BM((pin & 0xF8) >> 3); break;
    2a76:	08 95       	ret
                        default: return -1;
    2a78:	8f ef       	ldi	r24, 0xFF	; 255
                }
        }
        return 1;
}
    2a7a:	08 95       	ret

00002a7c <nrk_get_button>:

int8_t nrk_get_button(uint8_t b)
{
if(b==0) {
    2a7c:	81 11       	cpse	r24, r1
    2a7e:	06 c0       	rjmp	.+12     	; 0x2a8c <nrk_get_button+0x10>
	 return( !(PINA & BM(BUTTON))); 
    2a80:	80 b1       	in	r24, 0x00	; 0
    2a82:	86 95       	lsr	r24
    2a84:	81 70       	andi	r24, 0x01	; 1
    2a86:	91 e0       	ldi	r25, 0x01	; 1
    2a88:	89 27       	eor	r24, r25
    2a8a:	08 95       	ret
	} 
return -1;
    2a8c:	8f ef       	ldi	r24, 0xFF	; 255
}
    2a8e:	08 95       	ret

00002a90 <nrk_led_toggle>:

int8_t nrk_led_toggle( int led )
{
if(led==0) { nrk_gpio_toggle(NRK_LED_0); return 1; }
    2a90:	00 97       	sbiw	r24, 0x00	; 0
    2a92:	11 f4       	brne	.+4      	; 0x2a98 <nrk_led_toggle+0x8>
    2a94:	83 e2       	ldi	r24, 0x23	; 35
    2a96:	0d c0       	rjmp	.+26     	; 0x2ab2 <nrk_led_toggle+0x22>
if(led==1) { nrk_gpio_toggle(NRK_LED_1); return 1; }
    2a98:	81 30       	cpi	r24, 0x01	; 1
    2a9a:	91 05       	cpc	r25, r1
    2a9c:	11 f4       	brne	.+4      	; 0x2aa2 <nrk_led_toggle+0x12>
    2a9e:	8b e2       	ldi	r24, 0x2B	; 43
    2aa0:	08 c0       	rjmp	.+16     	; 0x2ab2 <nrk_led_toggle+0x22>
if(led==2) { nrk_gpio_toggle(NRK_LED_2); return 1; }
    2aa2:	82 30       	cpi	r24, 0x02	; 2
    2aa4:	91 05       	cpc	r25, r1
    2aa6:	11 f4       	brne	.+4      	; 0x2aac <nrk_led_toggle+0x1c>
    2aa8:	83 e3       	ldi	r24, 0x33	; 51
    2aaa:	03 c0       	rjmp	.+6      	; 0x2ab2 <nrk_led_toggle+0x22>
if(led==3) { nrk_gpio_toggle(NRK_LED_3); return 1; }
    2aac:	03 97       	sbiw	r24, 0x03	; 3
    2aae:	29 f4       	brne	.+10     	; 0x2aba <nrk_led_toggle+0x2a>
    2ab0:	8b e3       	ldi	r24, 0x3B	; 59
    2ab2:	0e 94 59 13 	call	0x26b2	; 0x26b2 <nrk_gpio_toggle>
    2ab6:	81 e0       	ldi	r24, 0x01	; 1
    2ab8:	08 95       	ret
return -1;
    2aba:	8f ef       	ldi	r24, 0xFF	; 255
}
    2abc:	08 95       	ret

00002abe <nrk_led_clr>:

int8_t nrk_led_clr( int led )
{
if(led==0) { nrk_gpio_set(NRK_LED_0); return 1; }
    2abe:	00 97       	sbiw	r24, 0x00	; 0
    2ac0:	11 f4       	brne	.+4      	; 0x2ac6 <nrk_led_clr+0x8>
    2ac2:	83 e2       	ldi	r24, 0x23	; 35
    2ac4:	0d c0       	rjmp	.+26     	; 0x2ae0 <nrk_led_clr+0x22>
if(led==1) { nrk_gpio_set(NRK_LED_1); return 1; }
    2ac6:	81 30       	cpi	r24, 0x01	; 1
    2ac8:	91 05       	cpc	r25, r1
    2aca:	11 f4       	brne	.+4      	; 0x2ad0 <nrk_led_clr+0x12>
    2acc:	8b e2       	ldi	r24, 0x2B	; 43
    2ace:	08 c0       	rjmp	.+16     	; 0x2ae0 <nrk_led_clr+0x22>
if(led==2) { nrk_gpio_set(NRK_LED_2); return 1; }
    2ad0:	82 30       	cpi	r24, 0x02	; 2
    2ad2:	91 05       	cpc	r25, r1
    2ad4:	11 f4       	brne	.+4      	; 0x2ada <nrk_led_clr+0x1c>
    2ad6:	83 e3       	ldi	r24, 0x33	; 51
    2ad8:	03 c0       	rjmp	.+6      	; 0x2ae0 <nrk_led_clr+0x22>
if(led==3) { nrk_gpio_set(NRK_LED_3); return 1; }
    2ada:	03 97       	sbiw	r24, 0x03	; 3
    2adc:	29 f4       	brne	.+10     	; 0x2ae8 <nrk_led_clr+0x2a>
    2ade:	8b e3       	ldi	r24, 0x3B	; 59
    2ae0:	0e 94 46 12 	call	0x248c	; 0x248c <nrk_gpio_set>
    2ae4:	81 e0       	ldi	r24, 0x01	; 1
    2ae6:	08 95       	ret
return -1;
    2ae8:	8f ef       	ldi	r24, 0xFF	; 255
}
    2aea:	08 95       	ret

00002aec <nrk_led_set>:

int8_t nrk_led_set( int led )
{
if(led==0) { nrk_gpio_clr(NRK_LED_0); return 1; }
    2aec:	00 97       	sbiw	r24, 0x00	; 0
    2aee:	11 f4       	brne	.+4      	; 0x2af4 <nrk_led_set+0x8>
    2af0:	83 e2       	ldi	r24, 0x23	; 35
    2af2:	0d c0       	rjmp	.+26     	; 0x2b0e <nrk_led_set+0x22>
if(led==1) { nrk_gpio_clr(NRK_LED_1); return 1; }
    2af4:	81 30       	cpi	r24, 0x01	; 1
    2af6:	91 05       	cpc	r25, r1
    2af8:	11 f4       	brne	.+4      	; 0x2afe <nrk_led_set+0x12>
    2afa:	8b e2       	ldi	r24, 0x2B	; 43
    2afc:	08 c0       	rjmp	.+16     	; 0x2b0e <nrk_led_set+0x22>
if(led==2) { nrk_gpio_clr(NRK_LED_2); return 1; }
    2afe:	82 30       	cpi	r24, 0x02	; 2
    2b00:	91 05       	cpc	r25, r1
    2b02:	11 f4       	brne	.+4      	; 0x2b08 <nrk_led_set+0x1c>
    2b04:	83 e3       	ldi	r24, 0x33	; 51
    2b06:	03 c0       	rjmp	.+6      	; 0x2b0e <nrk_led_set+0x22>
if(led==3) { nrk_gpio_clr(NRK_LED_3); return 1; }
    2b08:	03 97       	sbiw	r24, 0x03	; 3
    2b0a:	29 f4       	brne	.+10     	; 0x2b16 <nrk_led_set+0x2a>
    2b0c:	8b e3       	ldi	r24, 0x3B	; 59
    2b0e:	0e 94 b7 12 	call	0x256e	; 0x256e <nrk_gpio_clr>
    2b12:	81 e0       	ldi	r24, 0x01	; 1
    2b14:	08 95       	ret
return -1;
    2b16:	8f ef       	ldi	r24, 0xFF	; 255
}
    2b18:	08 95       	ret

00002b1a <nrk_gpio_pullups>:

int8_t nrk_gpio_pullups(uint8_t enable)
{
if(enable) MCUCR &= ~BM(PUD);
    2b1a:	88 23       	and	r24, r24
    2b1c:	19 f0       	breq	.+6      	; 0x2b24 <nrk_gpio_pullups+0xa>
    2b1e:	85 b7       	in	r24, 0x35	; 53
    2b20:	8f 7e       	andi	r24, 0xEF	; 239
    2b22:	02 c0       	rjmp	.+4      	; 0x2b28 <nrk_gpio_pullups+0xe>
else MCUCR |= BM(PUD);
    2b24:	85 b7       	in	r24, 0x35	; 53
    2b26:	80 61       	ori	r24, 0x10	; 16
    2b28:	85 bf       	out	0x35, r24	; 53
return NRK_OK;
}
    2b2a:	81 e0       	ldi	r24, 0x01	; 1
    2b2c:	08 95       	ret

00002b2e <putc1>:
     UART0_WAIT_AND_SEND(x);
}

void putc1(char x)
{
     UART1_WAIT_AND_SEND(x);
    2b2e:	90 91 c8 00 	lds	r25, 0x00C8
    2b32:	95 ff       	sbrs	r25, 5
    2b34:	fc cf       	rjmp	.-8      	; 0x2b2e <putc1>
    2b36:	80 93 ce 00 	sts	0x00CE, r24
    2b3a:	08 95       	ret

00002b3c <setup_uart0>:
}

void setup_uart0(uint16_t baudrate)
{
//INIT_UART1( UART_BAUDRATE_115K2, (UART_OPT_NO_PARITY|UART_OPT_8_BITS_PER_CHAR|UART_OPT_ONE_STOP_BIT));
INIT_UART0( baudrate, (UART_OPT_NO_PARITY|UART_OPT_8_BITS_PER_CHAR|UART_OPT_ONE_STOP_BIT));
    2b3c:	90 93 c5 00 	sts	0x00C5, r25
    2b40:	80 93 c4 00 	sts	0x00C4, r24
    2b44:	86 e0       	ldi	r24, 0x06	; 6
    2b46:	80 93 c2 00 	sts	0x00C2, r24
    2b4a:	e1 ec       	ldi	r30, 0xC1	; 193
    2b4c:	f0 e0       	ldi	r31, 0x00	; 0
    2b4e:	80 81       	ld	r24, Z
    2b50:	8b 7f       	andi	r24, 0xFB	; 251
    2b52:	80 83       	st	Z, r24
    2b54:	a0 ec       	ldi	r26, 0xC0	; 192
    2b56:	b0 e0       	ldi	r27, 0x00	; 0
    2b58:	8c 91       	ld	r24, X
    2b5a:	82 60       	ori	r24, 0x02	; 2
    2b5c:	8c 93       	st	X, r24
ENABLE_UART0();
    2b5e:	80 81       	ld	r24, Z
    2b60:	88 61       	ori	r24, 0x18	; 24
    2b62:	80 83       	st	Z, r24
    2b64:	08 95       	ret

00002b66 <setup_uart1>:
}

void setup_uart1(uint16_t baudrate)
{
//INIT_UART1( UART_BAUDRATE_115K2, (UART_OPT_NO_PARITY|UART_OPT_8_BITS_PER_CHAR|UART_OPT_ONE_STOP_BIT));
INIT_UART1( baudrate, (UART_OPT_NO_PARITY|UART_OPT_8_BITS_PER_CHAR|UART_OPT_ONE_STOP_BIT));
    2b66:	90 93 cd 00 	sts	0x00CD, r25
    2b6a:	80 93 cc 00 	sts	0x00CC, r24
    2b6e:	86 e0       	ldi	r24, 0x06	; 6
    2b70:	80 93 ca 00 	sts	0x00CA, r24
    2b74:	e9 ec       	ldi	r30, 0xC9	; 201
    2b76:	f0 e0       	ldi	r31, 0x00	; 0
    2b78:	80 81       	ld	r24, Z
    2b7a:	8b 7f       	andi	r24, 0xFB	; 251
    2b7c:	80 83       	st	Z, r24
    2b7e:	a8 ec       	ldi	r26, 0xC8	; 200
    2b80:	b0 e0       	ldi	r27, 0x00	; 0
    2b82:	8c 91       	ld	r24, X
    2b84:	82 60       	ori	r24, 0x02	; 2
    2b86:	8c 93       	st	X, r24
ENABLE_UART1();
    2b88:	80 81       	ld	r24, Z
    2b8a:	88 61       	ori	r24, 0x18	; 24
    2b8c:	80 83       	st	Z, r24
    2b8e:	08 95       	ret

00002b90 <nrk_setup_uart>:
 *
 * More advanced UART usage will require manually
 * setting parameters.
 */
void nrk_setup_uart(uint16_t baudrate)
{
    2b90:	cf 93       	push	r28
    2b92:	df 93       	push	r29

//  setup_uart1(baudrate);
//  stdout = fdevopen( (void *)putc1, (void *)getc1);
//  stdin = fdevopen( (void *)putc1, (void *)getc1);

  setup_uart0(baudrate);
    2b94:	0e 94 9e 15 	call	0x2b3c	; 0x2b3c <setup_uart0>

  stdout = fdevopen( (void *)putc0, (void *)getc0);
    2b98:	6c ef       	ldi	r22, 0xFC	; 252
    2b9a:	71 e1       	ldi	r23, 0x11	; 17
    2b9c:	88 e0       	ldi	r24, 0x08	; 8
    2b9e:	92 e1       	ldi	r25, 0x12	; 18
    2ba0:	0e 94 39 33 	call	0x6672	; 0x6672 <fdevopen>
    2ba4:	cb ef       	ldi	r28, 0xFB	; 251
    2ba6:	db e0       	ldi	r29, 0x0B	; 11
    2ba8:	9b 83       	std	Y+3, r25	; 0x03
    2baa:	8a 83       	std	Y+2, r24	; 0x02
  stdin = fdevopen( (void *)putc0, (void *)getc0);
    2bac:	6c ef       	ldi	r22, 0xFC	; 252
    2bae:	71 e1       	ldi	r23, 0x11	; 17
    2bb0:	88 e0       	ldi	r24, 0x08	; 8
    2bb2:	92 e1       	ldi	r25, 0x12	; 18
    2bb4:	0e 94 39 33 	call	0x6672	; 0x6672 <fdevopen>
    2bb8:	99 83       	std	Y+1, r25	; 0x01
    2bba:	88 83       	st	Y, r24
   uart_rx_buf_start=0;
   uart_rx_buf_end=0;
   ENABLE_UART0_RX_INT();
#endif

}
    2bbc:	df 91       	pop	r29
    2bbe:	cf 91       	pop	r28
    2bc0:	08 95       	ret

00002bc2 <getc1>:

char getc1()
{
char tmp;

UART1_WAIT_AND_RECEIVE(tmp);
    2bc2:	80 91 c8 00 	lds	r24, 0x00C8
    2bc6:	87 ff       	sbrs	r24, 7
    2bc8:	fc cf       	rjmp	.-8      	; 0x2bc2 <getc1>
    2bca:	80 91 c8 00 	lds	r24, 0x00C8
    2bce:	8f 77       	andi	r24, 0x7F	; 127
    2bd0:	80 93 c8 00 	sts	0x00C8, r24
    2bd4:	80 91 ce 00 	lds	r24, 0x00CE
return tmp;
}
    2bd8:	08 95       	ret

00002bda <halWait>:
	...
    do {
        NOP();
        NOP();
        NOP();
        NOP();
    } while (--timeout);
    2be2:	01 97       	sbiw	r24, 0x01	; 1
    2be4:	d1 f7       	brne	.-12     	; 0x2bda <halWait>

} // halWait
    2be6:	08 95       	ret

00002be8 <nrk_eeprom_read_byte>:
#include <nrk_error.h>

uint8_t nrk_eeprom_read_byte( uint16_t addr )
{
uint8_t v;
v=eeprom_read_byte((uint8_t*)addr);
    2be8:	0c 94 94 34 	jmp	0x6928	; 0x6928 <__eerd_byte_m128rfa1>

00002bec <nrk_eeprom_write_byte>:
return v;
}

int8_t nrk_eeprom_write_byte( uint16_t addr, uint8_t value )
{
eeprom_write_byte( (uint8_t*)addr, value );
    2bec:	0e 94 9c 34 	call	0x6938	; 0x6938 <__eewr_byte_m128rfa1>
}
    2bf0:	08 95       	ret

00002bf2 <read_eeprom_mac_address>:

int8_t read_eeprom_mac_address(uint32_t *mac_addr)
{
    2bf2:	ef 92       	push	r14
    2bf4:	ff 92       	push	r15
    2bf6:	0f 93       	push	r16
    2bf8:	1f 93       	push	r17
    2bfa:	cf 93       	push	r28
    2bfc:	df 93       	push	r29
    2bfe:	7c 01       	movw	r14, r24
uint8_t checksum,ct;
uint8_t *buf;
buf=(uint8_t *)mac_addr;
checksum=buf[0]+buf[1]+buf[2]+buf[3];
buf[3]=eeprom_read_byte ((uint8_t*)EE_MAC_ADDR_0);
    2c00:	80 e0       	ldi	r24, 0x00	; 0
    2c02:	90 e0       	ldi	r25, 0x00	; 0
    2c04:	0e 94 94 34 	call	0x6928	; 0x6928 <__eerd_byte_m128rfa1>
    2c08:	18 2f       	mov	r17, r24
    2c0a:	f7 01       	movw	r30, r14
    2c0c:	83 83       	std	Z+3, r24	; 0x03
buf[2]=eeprom_read_byte ((uint8_t*)EE_MAC_ADDR_1);
    2c0e:	81 e0       	ldi	r24, 0x01	; 1
    2c10:	90 e0       	ldi	r25, 0x00	; 0
    2c12:	0e 94 94 34 	call	0x6928	; 0x6928 <__eerd_byte_m128rfa1>
    2c16:	08 2f       	mov	r16, r24
    2c18:	f7 01       	movw	r30, r14
    2c1a:	82 83       	std	Z+2, r24	; 0x02
buf[1]=eeprom_read_byte ((uint8_t*)EE_MAC_ADDR_2);
    2c1c:	82 e0       	ldi	r24, 0x02	; 2
    2c1e:	90 e0       	ldi	r25, 0x00	; 0
    2c20:	0e 94 94 34 	call	0x6928	; 0x6928 <__eerd_byte_m128rfa1>
    2c24:	d8 2f       	mov	r29, r24
    2c26:	f7 01       	movw	r30, r14
    2c28:	81 83       	std	Z+1, r24	; 0x01
buf[0]=eeprom_read_byte ((uint8_t*)EE_MAC_ADDR_3);
    2c2a:	83 e0       	ldi	r24, 0x03	; 3
    2c2c:	90 e0       	ldi	r25, 0x00	; 0
    2c2e:	0e 94 94 34 	call	0x6928	; 0x6928 <__eerd_byte_m128rfa1>
    2c32:	c8 2f       	mov	r28, r24
    2c34:	f7 01       	movw	r30, r14
    2c36:	80 83       	st	Z, r24
checksum=eeprom_read_byte ((uint8_t*)EE_MAC_ADDR_CHKSUM);
    2c38:	84 e0       	ldi	r24, 0x04	; 4
    2c3a:	90 e0       	ldi	r25, 0x00	; 0
    2c3c:	0e 94 94 34 	call	0x6928	; 0x6928 <__eerd_byte_m128rfa1>
    2c40:	10 0f       	add	r17, r16
    2c42:	d1 0f       	add	r29, r17
ct=buf[0];
ct+=buf[1];
ct+=buf[2];
ct+=buf[3];
    2c44:	cd 0f       	add	r28, r29
if(checksum==ct) return NRK_OK;
    2c46:	8c 17       	cp	r24, r28
    2c48:	11 f0       	breq	.+4      	; 0x2c4e <read_eeprom_mac_address+0x5c>

return NRK_ERROR;
    2c4a:	8f ef       	ldi	r24, 0xFF	; 255
    2c4c:	01 c0       	rjmp	.+2      	; 0x2c50 <read_eeprom_mac_address+0x5e>
checksum=eeprom_read_byte ((uint8_t*)EE_MAC_ADDR_CHKSUM);
ct=buf[0];
ct+=buf[1];
ct+=buf[2];
ct+=buf[3];
if(checksum==ct) return NRK_OK;
    2c4e:	81 e0       	ldi	r24, 0x01	; 1

return NRK_ERROR;
}
    2c50:	df 91       	pop	r29
    2c52:	cf 91       	pop	r28
    2c54:	1f 91       	pop	r17
    2c56:	0f 91       	pop	r16
    2c58:	ff 90       	pop	r15
    2c5a:	ef 90       	pop	r14
    2c5c:	08 95       	ret

00002c5e <read_eeprom_channel>:

int8_t read_eeprom_channel(uint8_t *channel)
{
    2c5e:	cf 93       	push	r28
    2c60:	df 93       	push	r29
    2c62:	ec 01       	movw	r28, r24
  *channel=eeprom_read_byte ((uint8_t*)EE_CHANNEL);
    2c64:	85 e0       	ldi	r24, 0x05	; 5
    2c66:	90 e0       	ldi	r25, 0x00	; 0
    2c68:	0e 94 94 34 	call	0x6928	; 0x6928 <__eerd_byte_m128rfa1>
    2c6c:	88 83       	st	Y, r24
return NRK_OK;
}
    2c6e:	81 e0       	ldi	r24, 0x01	; 1
    2c70:	df 91       	pop	r29
    2c72:	cf 91       	pop	r28
    2c74:	08 95       	ret

00002c76 <write_eeprom_load_img_pages>:

int8_t write_eeprom_load_img_pages(uint8_t *load_pages)
{
  eeprom_write_byte ((uint8_t*)EE_LOAD_IMG_PAGES, *load_pages);
    2c76:	fc 01       	movw	r30, r24
    2c78:	60 81       	ld	r22, Z
    2c7a:	86 e0       	ldi	r24, 0x06	; 6
    2c7c:	90 e0       	ldi	r25, 0x00	; 0
    2c7e:	0e 94 9c 34 	call	0x6938	; 0x6938 <__eewr_byte_m128rfa1>
  return NRK_OK;
}
    2c82:	81 e0       	ldi	r24, 0x01	; 1
    2c84:	08 95       	ret

00002c86 <read_eeprom_load_img_pages>:

int8_t read_eeprom_load_img_pages(uint8_t *load_pages)
{
    2c86:	cf 93       	push	r28
    2c88:	df 93       	push	r29
    2c8a:	ec 01       	movw	r28, r24
  *load_pages=eeprom_read_byte ((uint8_t*)EE_LOAD_IMG_PAGES);
    2c8c:	86 e0       	ldi	r24, 0x06	; 6
    2c8e:	90 e0       	ldi	r25, 0x00	; 0
    2c90:	0e 94 94 34 	call	0x6928	; 0x6928 <__eerd_byte_m128rfa1>
    2c94:	88 83       	st	Y, r24
  return NRK_OK;
}
    2c96:	81 e0       	ldi	r24, 0x01	; 1
    2c98:	df 91       	pop	r29
    2c9a:	cf 91       	pop	r28
    2c9c:	08 95       	ret

00002c9e <read_eeprom_aes_key>:

int8_t read_eeprom_aes_key(uint8_t *aes_key)
{
    2c9e:	0f 93       	push	r16
    2ca0:	1f 93       	push	r17
    2ca2:	cf 93       	push	r28
    2ca4:	df 93       	push	r29
    2ca6:	8c 01       	movw	r16, r24
    2ca8:	c0 e0       	ldi	r28, 0x00	; 0
    2caa:	d0 e0       	ldi	r29, 0x00	; 0
uint8_t i;
for(i=0; i<16; i++ )
  aes_key[i]=eeprom_read_byte ((uint8_t*)(EE_AES_KEY+i));
    2cac:	ce 01       	movw	r24, r28
    2cae:	08 96       	adiw	r24, 0x08	; 8
    2cb0:	0e 94 94 34 	call	0x6928	; 0x6928 <__eerd_byte_m128rfa1>
    2cb4:	f8 01       	movw	r30, r16
    2cb6:	81 93       	st	Z+, r24
    2cb8:	8f 01       	movw	r16, r30
    2cba:	21 96       	adiw	r28, 0x01	; 1
}

int8_t read_eeprom_aes_key(uint8_t *aes_key)
{
uint8_t i;
for(i=0; i<16; i++ )
    2cbc:	c0 31       	cpi	r28, 0x10	; 16
    2cbe:	d1 05       	cpc	r29, r1
    2cc0:	a9 f7       	brne	.-22     	; 0x2cac <read_eeprom_aes_key+0xe>
  aes_key[i]=eeprom_read_byte ((uint8_t*)(EE_AES_KEY+i));
  return NRK_OK;
}
    2cc2:	81 e0       	ldi	r24, 0x01	; 1
    2cc4:	df 91       	pop	r29
    2cc6:	cf 91       	pop	r28
    2cc8:	1f 91       	pop	r17
    2cca:	0f 91       	pop	r16
    2ccc:	08 95       	ret

00002cce <write_eeprom_aes_key>:

int8_t write_eeprom_aes_key(uint8_t *aes_key)
{
    2cce:	0f 93       	push	r16
    2cd0:	1f 93       	push	r17
    2cd2:	cf 93       	push	r28
    2cd4:	df 93       	push	r29
    2cd6:	8c 01       	movw	r16, r24
    2cd8:	c0 e0       	ldi	r28, 0x00	; 0
    2cda:	d0 e0       	ldi	r29, 0x00	; 0
uint8_t i;
for(i=0; i<16; i++ )
  eeprom_write_byte ((uint8_t*)(EE_AES_KEY+i),aes_key[i]);
    2cdc:	f8 01       	movw	r30, r16
    2cde:	61 91       	ld	r22, Z+
    2ce0:	8f 01       	movw	r16, r30
    2ce2:	ce 01       	movw	r24, r28
    2ce4:	08 96       	adiw	r24, 0x08	; 8
    2ce6:	0e 94 9c 34 	call	0x6938	; 0x6938 <__eewr_byte_m128rfa1>
    2cea:	21 96       	adiw	r28, 0x01	; 1
}

int8_t write_eeprom_aes_key(uint8_t *aes_key)
{
uint8_t i;
for(i=0; i<16; i++ )
    2cec:	c0 31       	cpi	r28, 0x10	; 16
    2cee:	d1 05       	cpc	r29, r1
    2cf0:	a9 f7       	brne	.-22     	; 0x2cdc <write_eeprom_aes_key+0xe>
  eeprom_write_byte ((uint8_t*)(EE_AES_KEY+i),aes_key[i]);
  return NRK_OK;
}
    2cf2:	81 e0       	ldi	r24, 0x01	; 1
    2cf4:	df 91       	pop	r29
    2cf6:	cf 91       	pop	r28
    2cf8:	1f 91       	pop	r17
    2cfa:	0f 91       	pop	r16
    2cfc:	08 95       	ret

00002cfe <read_eeprom_current_image_checksum>:

int8_t read_eeprom_current_image_checksum(uint8_t *image_checksum)
{
    2cfe:	cf 93       	push	r28
    2d00:	df 93       	push	r29
    2d02:	ec 01       	movw	r28, r24
  *image_checksum=eeprom_read_byte ((uint8_t*)EE_CURRENT_IMAGE_CHECKSUM);
    2d04:	87 e0       	ldi	r24, 0x07	; 7
    2d06:	90 e0       	ldi	r25, 0x00	; 0
    2d08:	0e 94 94 34 	call	0x6928	; 0x6928 <__eerd_byte_m128rfa1>
    2d0c:	88 83       	st	Y, r24
  return NRK_OK;
}
    2d0e:	81 e0       	ldi	r24, 0x01	; 1
    2d10:	df 91       	pop	r29
    2d12:	cf 91       	pop	r28
    2d14:	08 95       	ret

00002d16 <write_eeprom_current_image_checksum>:

int8_t write_eeprom_current_image_checksum(uint8_t *image_checksum)
{
  eeprom_write_byte ((uint8_t*)EE_CURRENT_IMAGE_CHECKSUM, *image_checksum);
    2d16:	fc 01       	movw	r30, r24
    2d18:	60 81       	ld	r22, Z
    2d1a:	87 e0       	ldi	r24, 0x07	; 7
    2d1c:	90 e0       	ldi	r25, 0x00	; 0
    2d1e:	0e 94 9c 34 	call	0x6938	; 0x6938 <__eewr_byte_m128rfa1>
  return NRK_OK;
}
    2d22:	81 e0       	ldi	r24, 0x01	; 1
    2d24:	08 95       	ret

00002d26 <nrk_int_disable>:
#include <nrk_reserve.h>
#include <nrk_cfg.h>
#include <nrk_stats.h>

inline void nrk_int_disable(void) {
  DISABLE_GLOBAL_INT();
    2d26:	f8 94       	cli
    2d28:	08 95       	ret

00002d2a <nrk_int_enable>:
};

inline void nrk_int_enable(void) {
  ENABLE_GLOBAL_INT();
    2d2a:	78 94       	sei
    2d2c:	08 95       	ret

00002d2e <nrk_halt>:
uint8_t nrk_task_init_cnt;


void nrk_halt()
{
nrk_int_disable();
    2d2e:	0e 94 93 16 	call	0x2d26	; 0x2d26 <nrk_int_disable>
while(1);
    2d32:	ff cf       	rjmp	.-2      	; 0x2d32 <nrk_halt+0x4>

00002d34 <nrk_init>:
 *  - Init global variables
 *  - Init event list
 *  - Create idle task
 */
void nrk_init()
{
    2d34:	cf 93       	push	r28
    2d36:	df 93       	push	r29
    2d38:	cd b7       	in	r28, 0x3d	; 61
    2d3a:	de b7       	in	r29, 0x3e	; 62
    2d3c:	a3 97       	sbiw	r28, 0x23	; 35
    2d3e:	0f b6       	in	r0, 0x3f	; 63
    2d40:	f8 94       	cli
    2d42:	de bf       	out	0x3e, r29	; 62
    2d44:	0f be       	out	0x3f, r0	; 63
    2d46:	cd bf       	out	0x3d, r28	; 61
	
    uint8_t i;	
//    unsigned char *stkc;
	
   nrk_task_type IdleTask;
   nrk_wakeup_signal = nrk_signal_create();
    2d48:	0e 94 b6 1e 	call	0x3d6c	; 0x3d6c <nrk_signal_create>
    2d4c:	80 93 88 0b 	sts	0x0B88, r24
   if(nrk_wakeup_signal==NRK_ERROR) nrk_kernel_error_add(NRK_SIGNAL_CREATE_ERROR,0);
    2d50:	8f 3f       	cpi	r24, 0xFF	; 255
    2d52:	21 f4       	brne	.+8      	; 0x2d5c <nrk_init+0x28>
    2d54:	60 e0       	ldi	r22, 0x00	; 0
    2d56:	8e e0       	ldi	r24, 0x0E	; 14
    2d58:	0e 94 fe 1c 	call	0x39fc	; 0x39fc <nrk_kernel_error_add>
   //if((volatile)TCCR1B!=0) nrk_kernel_error_add(NRK_STACK_OVERFLOW,0); 
#ifndef NRK_SOFT_REBOOT_ON_ERROR
   i=_nrk_startup_error();
    2d5c:	0e 94 e2 2d 	call	0x5bc4	; 0x5bc4 <_nrk_startup_error>
   if((i&0x1)!=0) nrk_kernel_error_add(NRK_BAD_STARTUP,0);
    2d60:	80 ff       	sbrs	r24, 0
    2d62:	04 c0       	rjmp	.+8      	; 0x2d6c <nrk_init+0x38>
    2d64:	60 e0       	ldi	r22, 0x00	; 0
    2d66:	86 e0       	ldi	r24, 0x06	; 6
    2d68:	0e 94 fe 1c 	call	0x39fc	; 0x39fc <nrk_kernel_error_add>
	   }
   #endif
   #endif

   #ifdef NRK_WATCHDOG
    if(nrk_watchdog_check()==NRK_ERROR) 
    2d6c:	0e 94 f9 2f 	call	0x5ff2	; 0x5ff2 <nrk_watchdog_check>
    2d70:	8f 3f       	cpi	r24, 0xFF	; 255
    2d72:	31 f4       	brne	.+12     	; 0x2d80 <nrk_init+0x4c>
	{
    	nrk_watchdog_disable();
    2d74:	0e 94 dc 2f 	call	0x5fb8	; 0x5fb8 <nrk_watchdog_disable>
	nrk_kernel_error_add(NRK_WATCHDOG_ERROR,0);
    2d78:	60 e0       	ldi	r22, 0x00	; 0
    2d7a:	80 e1       	ldi	r24, 0x10	; 16
    2d7c:	0e 94 fe 1c 	call	0x39fc	; 0x39fc <nrk_kernel_error_add>
	}
    nrk_watchdog_enable();
    2d80:	0e 94 ea 2f 	call	0x5fd4	; 0x5fd4 <nrk_watchdog_enable>
*/	
 
   // printf( "Init kernel_entry= %d %d\n",kernel_entry[1], kernel_entry[0] );

    
    nrk_cur_task_prio = 0;
    2d84:	10 92 8b 0b 	sts	0x0B8B, r1
    nrk_cur_task_TCB = NULL;
    2d88:	10 92 99 0b 	sts	0x0B99, r1
    2d8c:	10 92 98 0b 	sts	0x0B98, r1
    
    nrk_high_ready_TCB = NULL;
    2d90:	10 92 8a 0b 	sts	0x0B8A, r1
    2d94:	10 92 89 0b 	sts	0x0B89, r1
    nrk_high_ready_prio = 0; 
    2d98:	10 92 9a 0b 	sts	0x0B9A, r1

   #ifdef NRK_STATS_TRACKER
	nrk_stats_reset();
    2d9c:	0e 94 43 18 	call	0x3086	; 0x3086 <nrk_stats_reset>
    #ifdef NRK_MAX_RESERVES 
    // Setup the reserve structures
    _nrk_reserve_init();
    #endif

    _nrk_resource_cnt=0; //NRK_MAX_RESOURCE_CNT;
    2da0:	10 92 97 0b 	sts	0x0B97, r1

for(i=0;i<NRK_MAX_RESOURCE_CNT;i++)
{
    nrk_sem_list[i].count=-1;
    2da4:	8f ef       	ldi	r24, 0xFF	; 255
    2da6:	80 93 81 0b 	sts	0x0B81, r24
    nrk_sem_list[i].value=-1;
    2daa:	80 93 83 0b 	sts	0x0B83, r24
    nrk_sem_list[i].resource_ceiling=-1;
    2dae:	80 93 82 0b 	sts	0x0B82, r24

    _nrk_resource_cnt=0; //NRK_MAX_RESOURCE_CNT;

for(i=0;i<NRK_MAX_RESOURCE_CNT;i++)
{
    nrk_sem_list[i].count=-1;
    2db2:	80 93 84 0b 	sts	0x0B84, r24
    nrk_sem_list[i].value=-1;
    2db6:	80 93 86 0b 	sts	0x0B86, r24
    nrk_sem_list[i].resource_ceiling=-1;
    2dba:	80 93 85 0b 	sts	0x0B85, r24
    2dbe:	80 e0       	ldi	r24, 0x00	; 0
    2dc0:	90 e0       	ldi	r25, 0x00	; 0
    //nrk_resource_ceiling[i]=-1;
    
}        
    for (i= 0; i<NRK_MAX_TASKS; i++)
	{
        nrk_task_TCB[i].task_prio = TCB_EMPTY_PRIO;
    2dc2:	33 e6       	ldi	r19, 0x63	; 99
        nrk_task_TCB[i].task_ID = -1; 
    2dc4:	2f ef       	ldi	r18, 0xFF	; 255
    2dc6:	fc 01       	movw	r30, r24
    2dc8:	e8 55       	subi	r30, 0x58	; 88
    2dca:	f5 4f       	sbci	r31, 0xF5	; 245
    //nrk_resource_ceiling[i]=-1;
    
}        
    for (i= 0; i<NRK_MAX_TASKS; i++)
	{
        nrk_task_TCB[i].task_prio = TCB_EMPTY_PRIO;
    2dcc:	32 87       	std	Z+10, r19	; 0x0a
        nrk_task_TCB[i].task_ID = -1; 
    2dce:	20 87       	std	Z+8, r18	; 0x08
    2dd0:	8b 96       	adiw	r24, 0x2b	; 43
    //nrk_resource_count[i]=-1;
    //nrk_resource_value[i]=-1;
    //nrk_resource_ceiling[i]=-1;
    
}        
    for (i= 0; i<NRK_MAX_TASKS; i++)
    2dd2:	87 3d       	cpi	r24, 0xD7	; 215
    2dd4:	91 05       	cpc	r25, r1
    2dd6:	b9 f7       	brne	.-18     	; 0x2dc6 <nrk_init+0x92>
    2dd8:	e4 ed       	ldi	r30, 0xD4	; 212
    2dda:	fb e0       	ldi	r31, 0x0B	; 11
    2ddc:	cf 01       	movw	r24, r30
    2dde:	05 96       	adiw	r24, 0x05	; 5
  
       
    // Setup a double linked list of Ready Tasks 
    for (i=0;i<NRK_MAX_TASKS;i++)
	{
		_nrk_readyQ[i].Next	=	&_nrk_readyQ[i+1];
    2de0:	94 83       	std	Z+4, r25	; 0x04
    2de2:	83 83       	std	Z+3, r24	; 0x03
		_nrk_readyQ[i+1].Prev	=	&_nrk_readyQ[i];
    2de4:	f7 83       	std	Z+7, r31	; 0x07
    2de6:	e6 83       	std	Z+6, r30	; 0x06
    2de8:	fc 01       	movw	r30, r24
        nrk_task_TCB[i].task_ID = -1; 
        }
  
       
    // Setup a double linked list of Ready Tasks 
    for (i=0;i<NRK_MAX_TASKS;i++)
    2dea:	8b e0       	ldi	r24, 0x0B	; 11
    2dec:	ed 3e       	cpi	r30, 0xED	; 237
    2dee:	f8 07       	cpc	r31, r24
    2df0:	a9 f7       	brne	.-22     	; 0x2ddc <nrk_init+0xa8>
	{
		_nrk_readyQ[i].Next	=	&_nrk_readyQ[i+1];
		_nrk_readyQ[i+1].Prev	=	&_nrk_readyQ[i];
	}
	
	_nrk_readyQ[0].Prev	=	NULL;
    2df2:	10 92 d6 0b 	sts	0x0BD6, r1
    2df6:	10 92 d5 0b 	sts	0x0BD5, r1
	_nrk_readyQ[NRK_MAX_TASKS].Next	=	NULL;
    2dfa:	10 92 f1 0b 	sts	0x0BF1, r1
    2dfe:	10 92 f0 0b 	sts	0x0BF0, r1
	_head_node = NULL;
    2e02:	10 92 8e 0b 	sts	0x0B8E, r1
    2e06:	10 92 8d 0b 	sts	0x0B8D, r1
	_free_node = &_nrk_readyQ[0];
    2e0a:	84 ed       	ldi	r24, 0xD4	; 212
    2e0c:	9b e0       	ldi	r25, 0x0B	; 11
    2e0e:	90 93 a7 0a 	sts	0x0AA7, r25
    2e12:	80 93 a6 0a 	sts	0x0AA6, r24
	
	
	

	nrk_task_set_entry_function( &IdleTask, nrk_idle_task);
    2e16:	66 ea       	ldi	r22, 0xA6	; 166
    2e18:	77 e2       	ldi	r23, 0x27	; 39
    2e1a:	ce 01       	movw	r24, r28
    2e1c:	01 96       	adiw	r24, 0x01	; 1
    2e1e:	0e 94 1a 30 	call	0x6034	; 0x6034 <nrk_task_set_entry_function>
	nrk_task_set_stk( &IdleTask, nrk_idle_task_stk, NRK_TASK_IDLE_STK_SIZE);
    2e22:	40 e8       	ldi	r20, 0x80	; 128
    2e24:	50 e0       	ldi	r21, 0x00	; 0
    2e26:	6b ee       	ldi	r22, 0xEB	; 235
    2e28:	79 e0       	ldi	r23, 0x09	; 9
    2e2a:	ce 01       	movw	r24, r28
    2e2c:	01 96       	adiw	r24, 0x01	; 1
    2e2e:	0e 94 1e 30 	call	0x603c	; 0x603c <nrk_task_set_stk>
	nrk_idle_task_stk[0]=STK_CANARY_VAL;	
    2e32:	85 e5       	ldi	r24, 0x55	; 85
    2e34:	80 93 eb 09 	sts	0x09EB, r24
	//IdleTask.task_ID = NRK_IDLE_TASK_ID;
	IdleTask.prio = 0;
    2e38:	19 86       	std	Y+9, r1	; 0x09
	IdleTask.period.secs = 0;
    2e3a:	1c 86       	std	Y+12, r1	; 0x0c
    2e3c:	1d 86       	std	Y+13, r1	; 0x0d
    2e3e:	1e 86       	std	Y+14, r1	; 0x0e
    2e40:	1f 86       	std	Y+15, r1	; 0x0f
	IdleTask.period.nano_secs = 0;
    2e42:	18 8a       	std	Y+16, r1	; 0x10
    2e44:	19 8a       	std	Y+17, r1	; 0x11
    2e46:	1a 8a       	std	Y+18, r1	; 0x12
    2e48:	1b 8a       	std	Y+19, r1	; 0x13
	IdleTask.cpu_reserve.secs = 0;
    2e4a:	1c 8a       	std	Y+20, r1	; 0x14
    2e4c:	1d 8a       	std	Y+21, r1	; 0x15
    2e4e:	1e 8a       	std	Y+22, r1	; 0x16
    2e50:	1f 8a       	std	Y+23, r1	; 0x17
	IdleTask.cpu_reserve.nano_secs = 0;
    2e52:	18 8e       	std	Y+24, r1	; 0x18
    2e54:	19 8e       	std	Y+25, r1	; 0x19
    2e56:	1a 8e       	std	Y+26, r1	; 0x1a
    2e58:	1b 8e       	std	Y+27, r1	; 0x1b
	IdleTask.offset.secs = 0;
    2e5a:	1c 8e       	std	Y+28, r1	; 0x1c
    2e5c:	1d 8e       	std	Y+29, r1	; 0x1d
    2e5e:	1e 8e       	std	Y+30, r1	; 0x1e
    2e60:	1f 8e       	std	Y+31, r1	; 0x1f
	IdleTask.offset.nano_secs = 0;
    2e62:	18 a2       	std	Y+32, r1	; 0x20
    2e64:	19 a2       	std	Y+33, r1	; 0x21
    2e66:	1a a2       	std	Y+34, r1	; 0x22
    2e68:	1b a2       	std	Y+35, r1	; 0x23
	IdleTask.FirstActivation = TRUE;
    2e6a:	81 e0       	ldi	r24, 0x01	; 1
    2e6c:	88 87       	std	Y+8, r24	; 0x08
	IdleTask.Type = IDLE_TASK;
    2e6e:	92 e0       	ldi	r25, 0x02	; 2
    2e70:	9a 87       	std	Y+10, r25	; 0x0a
	IdleTask.SchType = PREEMPTIVE;
    2e72:	8b 87       	std	Y+11, r24	; 0x0b
	nrk_activate_task(&IdleTask);
    2e74:	ce 01       	movw	r24, r28
    2e76:	01 96       	adiw	r24, 0x01	; 1
    2e78:	0e 94 db 22 	call	0x45b6	; 0x45b6 <nrk_activate_task>
	
}
    2e7c:	a3 96       	adiw	r28, 0x23	; 35
    2e7e:	0f b6       	in	r0, 0x3f	; 63
    2e80:	f8 94       	cli
    2e82:	de bf       	out	0x3e, r29	; 62
    2e84:	0f be       	out	0x3f, r0	; 63
    2e86:	cd bf       	out	0x3d, r28	; 61
    2e88:	df 91       	pop	r29
    2e8a:	cf 91       	pop	r28
    2e8c:	08 95       	ret

00002e8e <nrk_start>:




void nrk_start (void)
{
    2e8e:	00 eb       	ldi	r16, 0xB0	; 176
    2e90:	1a e0       	ldi	r17, 0x0A	; 10
	/*
		- Get highest priority task from rdy list
		- set cur prio and start the task 
	*/
    // Check to make sure all tasks unique
    for(i=0; i<NRK_MAX_TASKS; i++ )
    2e92:	c0 e0       	ldi	r28, 0x00	; 0
    {
	task_ID = nrk_task_TCB[i].task_ID;
    2e94:	f8 01       	movw	r30, r16
    2e96:	d0 80       	ld	r13, Z
	// only check activated tasks
	if(task_ID!=-1)
    2e98:	ff ef       	ldi	r31, 0xFF	; 255
    2e9a:	df 12       	cpse	r13, r31
    2e9c:	22 c0       	rjmp	.+68     	; 0x2ee2 <nrk_start+0x54>
	/*
		- Get highest priority task from rdy list
		- set cur prio and start the task 
	*/
    // Check to make sure all tasks unique
    for(i=0; i<NRK_MAX_TASKS; i++ )
    2e9e:	cf 5f       	subi	r28, 0xFF	; 255
    2ea0:	05 5d       	subi	r16, 0xD5	; 213
    2ea2:	1f 4f       	sbci	r17, 0xFF	; 255
    2ea4:	c5 30       	cpi	r28, 0x05	; 5
    2ea6:	b1 f7       	brne	.-20     	; 0x2e94 <nrk_start+0x6>
		}
	}

    }

    task_ID = nrk_get_high_ready_task_ID();	
    2ea8:	0e 94 ca 21 	call	0x4394	; 0x4394 <nrk_get_high_ready_task_ID>
    nrk_high_ready_prio = nrk_task_TCB[task_ID].task_prio;
    2eac:	2b e2       	ldi	r18, 0x2B	; 43
    2eae:	82 02       	muls	r24, r18
    2eb0:	c0 01       	movw	r24, r0
    2eb2:	11 24       	eor	r1, r1
    2eb4:	fc 01       	movw	r30, r24
    2eb6:	e8 55       	subi	r30, 0x58	; 88
    2eb8:	f5 4f       	sbci	r31, 0xF5	; 245
    2eba:	82 85       	ldd	r24, Z+10	; 0x0a
    2ebc:	80 93 9a 0b 	sts	0x0B9A, r24
    nrk_high_ready_TCB = nrk_cur_task_TCB = &nrk_task_TCB[task_ID];           
    2ec0:	f0 93 99 0b 	sts	0x0B99, r31
    2ec4:	e0 93 98 0b 	sts	0x0B98, r30
    2ec8:	f0 93 8a 0b 	sts	0x0B8A, r31
    2ecc:	e0 93 89 0b 	sts	0x0B89, r30
    nrk_cur_task_prio = nrk_high_ready_prio;
    2ed0:	80 93 8b 0b 	sts	0x0B8B, r24
    
    //TODO: this way on msp
    // *stkc++ = (uint16_t)((uint16_t)_nrk_timer_tick&0xFF);
    // *stkc = (uint16_t)((uint16_t)_nrk_timer_tick>>8); 
*/
    nrk_target_start();
    2ed4:	0e 94 90 30 	call	0x6120	; 0x6120 <nrk_target_start>
    nrk_stack_pointer_init(); 
    2ed8:	0e 94 7a 30 	call	0x60f4	; 0x60f4 <nrk_stack_pointer_init>
    nrk_start_high_ready_task();	
    2edc:	0e 94 94 30 	call	0x6128	; 0x6128 <nrk_start_high_ready_task>
    2ee0:	16 c0       	rjmp	.+44     	; 0x2f0e <nrk_start+0x80>
    2ee2:	80 eb       	ldi	r24, 0xB0	; 176
    2ee4:	e8 2e       	mov	r14, r24
    2ee6:	8a e0       	ldi	r24, 0x0A	; 10
    2ee8:	f8 2e       	mov	r15, r24
    2eea:	d0 e0       	ldi	r29, 0x00	; 0
	// only check activated tasks
	if(task_ID!=-1)
	{
    		for(j=0; j<NRK_MAX_TASKS; j++ )
		{
			if(i!=j && task_ID==nrk_task_TCB[j].task_ID)
    2eec:	cd 17       	cp	r28, r29
    2eee:	41 f0       	breq	.+16     	; 0x2f00 <nrk_start+0x72>
    2ef0:	f7 01       	movw	r30, r14
    2ef2:	80 81       	ld	r24, Z
    2ef4:	d8 12       	cpse	r13, r24
    2ef6:	04 c0       	rjmp	.+8      	; 0x2f00 <nrk_start+0x72>
			{
			nrk_kernel_error_add(NRK_DUP_TASK_ID,task_ID);
    2ef8:	6d 2d       	mov	r22, r13
    2efa:	85 e0       	ldi	r24, 0x05	; 5
    2efc:	0e 94 fe 1c 	call	0x39fc	; 0x39fc <nrk_kernel_error_add>
    {
	task_ID = nrk_task_TCB[i].task_ID;
	// only check activated tasks
	if(task_ID!=-1)
	{
    		for(j=0; j<NRK_MAX_TASKS; j++ )
    2f00:	df 5f       	subi	r29, 0xFF	; 255
    2f02:	fb e2       	ldi	r31, 0x2B	; 43
    2f04:	ef 0e       	add	r14, r31
    2f06:	f1 1c       	adc	r15, r1
    2f08:	d5 30       	cpi	r29, 0x05	; 5
    2f0a:	81 f7       	brne	.-32     	; 0x2eec <nrk_start+0x5e>
    2f0c:	c8 cf       	rjmp	.-112    	; 0x2e9e <nrk_start+0x10>
    nrk_target_start();
    nrk_stack_pointer_init(); 
    nrk_start_high_ready_task();	

    // you should never get here    
    while(1);
    2f0e:	ff cf       	rjmp	.-2      	; 0x2f0e <nrk_start+0x80>

00002f10 <nrk_TCB_init>:
}


int8_t nrk_TCB_init (nrk_task_type *Task, NRK_STK *ptos, NRK_STK *pbos, uint16_t stk_size, void *pext, uint16_t opt)
{
    2f10:	cf 92       	push	r12
    2f12:	df 92       	push	r13
    2f14:	ef 92       	push	r14
    2f16:	ff 92       	push	r15
    2f18:	0f 93       	push	r16
    2f1a:	1f 93       	push	r17
    2f1c:	cf 93       	push	r28
    2f1e:	df 93       	push	r29
    2f20:	ec 01       	movw	r28, r24
    2f22:	8b 01       	movw	r16, r22
    2f24:	7a 01       	movw	r14, r20
	
    //  Already in critical section so no needenter critical section
    if(Task->Type!=IDLE_TASK)
    2f26:	89 85       	ldd	r24, Y+9	; 0x09
    2f28:	82 30       	cpi	r24, 0x02	; 2
    2f2a:	21 f0       	breq	.+8      	; 0x2f34 <nrk_TCB_init+0x24>
    	Task->task_ID=nrk_task_init_cnt;
    2f2c:	80 91 87 0b 	lds	r24, 0x0B87
    2f30:	88 83       	st	Y, r24
    2f32:	01 c0       	rjmp	.+2      	; 0x2f36 <nrk_TCB_init+0x26>
    else Task->task_ID=NRK_IDLE_TASK_ID;
    2f34:	18 82       	st	Y, r1

    if(nrk_task_init_cnt>=NRK_MAX_TASKS) nrk_kernel_error_add(NRK_EXTRA_TASK,0);
    2f36:	80 91 87 0b 	lds	r24, 0x0B87
    2f3a:	85 30       	cpi	r24, 0x05	; 5
    2f3c:	20 f0       	brcs	.+8      	; 0x2f46 <nrk_TCB_init+0x36>
    2f3e:	60 e0       	ldi	r22, 0x00	; 0
    2f40:	87 e0       	ldi	r24, 0x07	; 7
    2f42:	0e 94 fe 1c 	call	0x39fc	; 0x39fc <nrk_kernel_error_add>
    if(Task->Type!=IDLE_TASK) nrk_task_init_cnt++; 
    2f46:	89 85       	ldd	r24, Y+9	; 0x09
    2f48:	82 30       	cpi	r24, 0x02	; 2
    2f4a:	29 f0       	breq	.+10     	; 0x2f56 <nrk_TCB_init+0x46>
    2f4c:	80 91 87 0b 	lds	r24, 0x0B87
    2f50:	8f 5f       	subi	r24, 0xFF	; 255
    2f52:	80 93 87 0b 	sts	0x0B87, r24
    if(nrk_task_init_cnt==NRK_IDLE_TASK_ID) nrk_task_init_cnt++;
    2f56:	80 91 87 0b 	lds	r24, 0x0B87
    2f5a:	81 11       	cpse	r24, r1
    2f5c:	03 c0       	rjmp	.+6      	; 0x2f64 <nrk_TCB_init+0x54>
    2f5e:	81 e0       	ldi	r24, 0x01	; 1
    2f60:	80 93 87 0b 	sts	0x0B87, r24
    //initialize member of TCB structure
    nrk_task_TCB[Task->task_ID].OSTaskStkPtr = ptos;
    2f64:	38 81       	ld	r19, Y
    2f66:	2b e2       	ldi	r18, 0x2B	; 43
    2f68:	32 03       	mulsu	r19, r18
    2f6a:	f0 01       	movw	r30, r0
    2f6c:	11 24       	eor	r1, r1
    2f6e:	e8 55       	subi	r30, 0x58	; 88
    2f70:	f5 4f       	sbci	r31, 0xF5	; 245
    2f72:	11 83       	std	Z+1, r17	; 0x01
    2f74:	00 83       	st	Z, r16
    nrk_task_TCB[Task->task_ID].task_prio = Task->prio;
    2f76:	88 85       	ldd	r24, Y+8	; 0x08
    2f78:	82 87       	std	Z+10, r24	; 0x0a
    nrk_task_TCB[Task->task_ID].task_state = SUSPENDED;
    2f7a:	38 81       	ld	r19, Y
    2f7c:	32 03       	mulsu	r19, r18
    2f7e:	f0 01       	movw	r30, r0
    2f80:	11 24       	eor	r1, r1
    2f82:	e8 55       	subi	r30, 0x58	; 88
    2f84:	f5 4f       	sbci	r31, 0xF5	; 245
    2f86:	83 e0       	ldi	r24, 0x03	; 3
    2f88:	81 87       	std	Z+9, r24	; 0x09
    
    nrk_task_TCB[Task->task_ID].task_ID = Task->task_ID;
    2f8a:	38 81       	ld	r19, Y
    2f8c:	32 03       	mulsu	r19, r18
    2f8e:	f0 01       	movw	r30, r0
    2f90:	11 24       	eor	r1, r1
    2f92:	e8 55       	subi	r30, 0x58	; 88
    2f94:	f5 4f       	sbci	r31, 0xF5	; 245
    2f96:	30 87       	std	Z+8, r19	; 0x08
    nrk_task_TCB[Task->task_ID].suspend_flag = 0;
    2f98:	08 81       	ld	r16, Y
    2f9a:	02 03       	mulsu	r16, r18
    2f9c:	80 01       	movw	r16, r0
    2f9e:	11 24       	eor	r1, r1
    2fa0:	08 55       	subi	r16, 0x58	; 88
    2fa2:	15 4f       	sbci	r17, 0xF5	; 245
    2fa4:	f8 01       	movw	r30, r16
    2fa6:	15 82       	std	Z+5, r1	; 0x05
    nrk_task_TCB[Task->task_ID].period= _nrk_time_to_ticks_long( &(Task->period) );
    2fa8:	ce 01       	movw	r24, r28
    2faa:	0b 96       	adiw	r24, 0x0b	; 11
    2fac:	0e 94 38 27 	call	0x4e70	; 0x4e70 <_nrk_time_to_ticks_long>
    2fb0:	f8 01       	movw	r30, r16
    2fb2:	61 a3       	std	Z+33, r22	; 0x21
    2fb4:	72 a3       	std	Z+34, r23	; 0x22
    2fb6:	83 a3       	std	Z+35, r24	; 0x23
    2fb8:	94 a3       	std	Z+36, r25	; 0x24
    if(Task->period.secs > 4294967) nrk_kernel_error_add(NRK_PERIOD_OVERFLOW,Task->task_ID);
    2fba:	8b 85       	ldd	r24, Y+11	; 0x0b
    2fbc:	9c 85       	ldd	r25, Y+12	; 0x0c
    2fbe:	ad 85       	ldd	r26, Y+13	; 0x0d
    2fc0:	be 85       	ldd	r27, Y+14	; 0x0e
    2fc2:	88 33       	cpi	r24, 0x38	; 56
    2fc4:	99 48       	sbci	r25, 0x89	; 137
    2fc6:	a1 44       	sbci	r26, 0x41	; 65
    2fc8:	b1 05       	cpc	r27, r1
    2fca:	20 f0       	brcs	.+8      	; 0x2fd4 <nrk_TCB_init+0xc4>
    2fcc:	68 81       	ld	r22, Y
    2fce:	86 e1       	ldi	r24, 0x16	; 22
    2fd0:	0e 94 fe 1c 	call	0x39fc	; 0x39fc <nrk_kernel_error_add>
    nrk_task_TCB[Task->task_ID].next_wakeup= _nrk_time_to_ticks_long( &(Task->offset));
    2fd4:	c8 80       	ld	r12, Y
    2fd6:	dd 24       	eor	r13, r13
    2fd8:	c7 fc       	sbrc	r12, 7
    2fda:	d0 94       	com	r13
    2fdc:	ce 01       	movw	r24, r28
    2fde:	4b 96       	adiw	r24, 0x1b	; 27
    2fe0:	0e 94 38 27 	call	0x4e70	; 0x4e70 <_nrk_time_to_ticks_long>
    2fe4:	1b e2       	ldi	r17, 0x2B	; 43
    2fe6:	1c 9d       	mul	r17, r12
    2fe8:	f0 01       	movw	r30, r0
    2fea:	1d 9d       	mul	r17, r13
    2fec:	f0 0d       	add	r31, r0
    2fee:	11 24       	eor	r1, r1
    2ff0:	e8 55       	subi	r30, 0x58	; 88
    2ff2:	f5 4f       	sbci	r31, 0xF5	; 245
    2ff4:	65 8b       	std	Z+21, r22	; 0x15
    2ff6:	76 8b       	std	Z+22, r23	; 0x16
    2ff8:	87 8b       	std	Z+23, r24	; 0x17
    2ffa:	90 8f       	std	Z+24, r25	; 0x18
    nrk_task_TCB[Task->task_ID].next_period= nrk_task_TCB[Task->task_ID].period+nrk_task_TCB[Task->task_ID].next_wakeup;
    2ffc:	28 81       	ld	r18, Y
    2ffe:	21 03       	mulsu	r18, r17
    3000:	c0 01       	movw	r24, r0
    3002:	11 24       	eor	r1, r1
    3004:	9c 01       	movw	r18, r24
    3006:	28 55       	subi	r18, 0x58	; 88
    3008:	35 4f       	sbci	r19, 0xF5	; 245
    300a:	69 01       	movw	r12, r18
    300c:	f9 01       	movw	r30, r18
    300e:	45 89       	ldd	r20, Z+21	; 0x15
    3010:	56 89       	ldd	r21, Z+22	; 0x16
    3012:	67 89       	ldd	r22, Z+23	; 0x17
    3014:	70 8d       	ldd	r23, Z+24	; 0x18
    3016:	81 a1       	ldd	r24, Z+33	; 0x21
    3018:	92 a1       	ldd	r25, Z+34	; 0x22
    301a:	a3 a1       	ldd	r26, Z+35	; 0x23
    301c:	b4 a1       	ldd	r27, Z+36	; 0x24
    301e:	84 0f       	add	r24, r20
    3020:	95 1f       	adc	r25, r21
    3022:	a6 1f       	adc	r26, r22
    3024:	b7 1f       	adc	r27, r23
    3026:	81 8f       	std	Z+25, r24	; 0x19
    3028:	92 8f       	std	Z+26, r25	; 0x1a
    302a:	a3 8f       	std	Z+27, r26	; 0x1b
    302c:	b4 8f       	std	Z+28, r27	; 0x1c
    nrk_task_TCB[Task->task_ID].cpu_reserve= _nrk_time_to_ticks_long(&(Task->cpu_reserve));
    302e:	ce 01       	movw	r24, r28
    3030:	43 96       	adiw	r24, 0x13	; 19
    3032:	0e 94 38 27 	call	0x4e70	; 0x4e70 <_nrk_time_to_ticks_long>
    3036:	f6 01       	movw	r30, r12
    3038:	65 a3       	std	Z+37, r22	; 0x25
    303a:	76 a3       	std	Z+38, r23	; 0x26
    303c:	87 a3       	std	Z+39, r24	; 0x27
    303e:	90 a7       	std	Z+40, r25	; 0x28
    nrk_task_TCB[Task->task_ID].cpu_remaining = nrk_task_TCB[Task->task_ID].cpu_reserve;
    3040:	28 81       	ld	r18, Y
    3042:	21 03       	mulsu	r18, r17
    3044:	f0 01       	movw	r30, r0
    3046:	11 24       	eor	r1, r1
    3048:	e8 55       	subi	r30, 0x58	; 88
    304a:	f5 4f       	sbci	r31, 0xF5	; 245
    304c:	85 a1       	ldd	r24, Z+37	; 0x25
    304e:	96 a1       	ldd	r25, Z+38	; 0x26
    3050:	a7 a1       	ldd	r26, Z+39	; 0x27
    3052:	b0 a5       	ldd	r27, Z+40	; 0x28
    3054:	85 8f       	std	Z+29, r24	; 0x1d
    3056:	96 8f       	std	Z+30, r25	; 0x1e
    3058:	a7 8f       	std	Z+31, r26	; 0x1f
    305a:	b0 a3       	std	Z+32, r27	; 0x20
    nrk_task_TCB[Task->task_ID].num_periods = 1;
    305c:	81 e0       	ldi	r24, 0x01	; 1
    305e:	90 e0       	ldi	r25, 0x00	; 0
    3060:	92 a7       	std	Z+42, r25	; 0x2a
    3062:	81 a7       	std	Z+41, r24	; 0x29
    nrk_task_TCB[Task->task_ID].OSTCBStkBottom = pbos;
    3064:	f3 82       	std	Z+3, r15	; 0x03
    3066:	e2 82       	std	Z+2, r14	; 0x02
    nrk_task_TCB[Task->task_ID].errno= NRK_OK;
    3068:	84 87       	std	Z+12, r24	; 0x0c
	         

			
    return NRK_OK;

}
    306a:	df 91       	pop	r29
    306c:	cf 91       	pop	r28
    306e:	1f 91       	pop	r17
    3070:	0f 91       	pop	r16
    3072:	ff 90       	pop	r15
    3074:	ef 90       	pop	r14
    3076:	df 90       	pop	r13
    3078:	cf 90       	pop	r12
    307a:	08 95       	ret

0000307c <_nrk_timer_tick>:
void _nrk_timer_tick(void)
{
	// want to do something before the scheduler gets called? 
	// Go ahead and put it here...

	_nrk_scheduler();
    307c:	0c 94 ca 27 	jmp	0x4f94	; 0x4f94 <_nrk_scheduler>

00003080 <nrk_version>:


uint16_t nrk_version (void)
{
    return (NRK_VERSION);
}
    3080:	85 e6       	ldi	r24, 0x65	; 101
    3082:	90 e0       	ldi	r25, 0x00	; 0
    3084:	08 95       	ret

00003086 <nrk_stats_reset>:
#ifdef NRK_STATS_TRACKER
void nrk_stats_reset()
{
    uint8_t i;

    _nrk_stats_sleep_time.secs=0;
    3086:	10 92 f6 06 	sts	0x06F6, r1
    308a:	10 92 f7 06 	sts	0x06F7, r1
    308e:	10 92 f8 06 	sts	0x06F8, r1
    3092:	10 92 f9 06 	sts	0x06F9, r1
    _nrk_stats_sleep_time.nano_secs=0;
    3096:	10 92 fa 06 	sts	0x06FA, r1
    309a:	10 92 fb 06 	sts	0x06FB, r1
    309e:	10 92 fc 06 	sts	0x06FC, r1
    30a2:	10 92 fd 06 	sts	0x06FD, r1
    30a6:	e0 e4       	ldi	r30, 0x40	; 64
    30a8:	f9 e0       	ldi	r31, 0x09	; 9
    30aa:	80 e0       	ldi	r24, 0x00	; 0
    30ac:	90 e0       	ldi	r25, 0x00	; 0
    for(i=0; i<NRK_MAX_TASKS; i++ )
    {
        cur_task_stats[i].total_ticks=0;
    30ae:	10 82       	st	Z, r1
    30b0:	11 82       	std	Z+1, r1	; 0x01
    30b2:	12 82       	std	Z+2, r1	; 0x02
    30b4:	13 82       	std	Z+3, r1	; 0x03
        cur_task_stats[i].max_exec_ticks=0;
    30b6:	10 86       	std	Z+8, r1	; 0x08
    30b8:	11 86       	std	Z+9, r1	; 0x09
    30ba:	12 86       	std	Z+10, r1	; 0x0a
    30bc:	13 86       	std	Z+11, r1	; 0x0b
        cur_task_stats[i].min_exec_ticks=0;
    30be:	14 82       	std	Z+4, r1	; 0x04
    30c0:	15 82       	std	Z+5, r1	; 0x05
    30c2:	16 82       	std	Z+6, r1	; 0x06
    30c4:	17 82       	std	Z+7, r1	; 0x07
        cur_task_stats[i].last_exec_ticks=0;
    30c6:	14 86       	std	Z+12, r1	; 0x0c
    30c8:	15 86       	std	Z+13, r1	; 0x0d
    30ca:	16 86       	std	Z+14, r1	; 0x0e
    30cc:	17 86       	std	Z+15, r1	; 0x0f
        cur_task_stats[i].swapped_in=0;
    30ce:	10 8a       	std	Z+16, r1	; 0x10
    30d0:	11 8a       	std	Z+17, r1	; 0x11
    30d2:	12 8a       	std	Z+18, r1	; 0x12
    30d4:	13 8a       	std	Z+19, r1	; 0x13
        cur_task_stats[i].preempted=0;
    30d6:	10 8e       	std	Z+24, r1	; 0x18
    30d8:	11 8e       	std	Z+25, r1	; 0x19
    30da:	12 8e       	std	Z+26, r1	; 0x1a
    30dc:	13 8e       	std	Z+27, r1	; 0x1b
    30de:	dc 01       	movw	r26, r24
    30e0:	a0 5c       	subi	r26, 0xC0	; 192
    30e2:	b6 4f       	sbci	r27, 0xF6	; 246
        cur_task_stats[i].violations=0;
    30e4:	5c 96       	adiw	r26, 0x1c	; 28
    30e6:	1c 92       	st	X, r1
    30e8:	5c 97       	sbiw	r26, 0x1c	; 28
        cur_task_stats[i].overflow=0;
    30ea:	5d 96       	adiw	r26, 0x1d	; 29
    30ec:	1c 92       	st	X, r1
    30ee:	7e 96       	adiw	r30, 0x1e	; 30
    30f0:	4e 96       	adiw	r24, 0x1e	; 30
{
    uint8_t i;

    _nrk_stats_sleep_time.secs=0;
    _nrk_stats_sleep_time.nano_secs=0;
    for(i=0; i<NRK_MAX_TASKS; i++ )
    30f2:	86 39       	cpi	r24, 0x96	; 150
    30f4:	91 05       	cpc	r25, r1
    30f6:	d9 f6       	brne	.-74     	; 0x30ae <nrk_stats_reset+0x28>
        cur_task_stats[i].preempted=0;
        cur_task_stats[i].violations=0;
        cur_task_stats[i].overflow=0;
    }

}
    30f8:	08 95       	ret

000030fa <_nrk_stats_sleep>:


void _nrk_stats_sleep(uint8_t t)
{
    30fa:	0f 93       	push	r16
    30fc:	1f 93       	push	r17
//_nrk_stats_sleep_time+=t;
    _nrk_stats_sleep_time.nano_secs+=t*NANOS_PER_TICK;
    30fe:	e6 ef       	ldi	r30, 0xF6	; 246
    3100:	f6 e0       	ldi	r31, 0x06	; 6
    3102:	a8 2f       	mov	r26, r24
    3104:	b0 e0       	ldi	r27, 0x00	; 0
    3106:	23 eb       	ldi	r18, 0xB3	; 179
    3108:	36 ee       	ldi	r19, 0xE6	; 230
    310a:	4e e0       	ldi	r20, 0x0E	; 14
    310c:	50 e0       	ldi	r21, 0x00	; 0
    310e:	0e 94 52 32 	call	0x64a4	; 0x64a4 <__muluhisi3>
    3112:	04 81       	ldd	r16, Z+4	; 0x04
    3114:	15 81       	ldd	r17, Z+5	; 0x05
    3116:	26 81       	ldd	r18, Z+6	; 0x06
    3118:	37 81       	ldd	r19, Z+7	; 0x07
    311a:	dc 01       	movw	r26, r24
    311c:	cb 01       	movw	r24, r22
    311e:	80 0f       	add	r24, r16
    3120:	91 1f       	adc	r25, r17
    3122:	a2 1f       	adc	r26, r18
    3124:	b3 1f       	adc	r27, r19
    3126:	84 83       	std	Z+4, r24	; 0x04
    3128:	95 83       	std	Z+5, r25	; 0x05
    312a:	a6 83       	std	Z+6, r26	; 0x06
    312c:	b7 83       	std	Z+7, r27	; 0x07
    nrk_time_compact_nanos(&_nrk_stats_sleep_time);
    312e:	cf 01       	movw	r24, r30
}
    3130:	1f 91       	pop	r17
    3132:	0f 91       	pop	r16

void _nrk_stats_sleep(uint8_t t)
{
//_nrk_stats_sleep_time+=t;
    _nrk_stats_sleep_time.nano_secs+=t*NANOS_PER_TICK;
    nrk_time_compact_nanos(&_nrk_stats_sleep_time);
    3134:	0c 94 05 26 	jmp	0x4c0a	; 0x4c0a <nrk_time_compact_nanos>

00003138 <nrk_stats_get_deep_sleep>:
}

void nrk_stats_get_deep_sleep(nrk_time_t *t)
{
    t->secs=_nrk_stats_sleep_time.secs;
    3138:	e6 ef       	ldi	r30, 0xF6	; 246
    313a:	f6 e0       	ldi	r31, 0x06	; 6
    313c:	40 81       	ld	r20, Z
    313e:	51 81       	ldd	r21, Z+1	; 0x01
    3140:	62 81       	ldd	r22, Z+2	; 0x02
    3142:	73 81       	ldd	r23, Z+3	; 0x03
    3144:	dc 01       	movw	r26, r24
    3146:	4d 93       	st	X+, r20
    3148:	5d 93       	st	X+, r21
    314a:	6d 93       	st	X+, r22
    314c:	7c 93       	st	X, r23
    314e:	13 97       	sbiw	r26, 0x03	; 3
    t->nano_secs=_nrk_stats_sleep_time.nano_secs;
    3150:	44 81       	ldd	r20, Z+4	; 0x04
    3152:	55 81       	ldd	r21, Z+5	; 0x05
    3154:	66 81       	ldd	r22, Z+6	; 0x06
    3156:	77 81       	ldd	r23, Z+7	; 0x07
    3158:	fc 01       	movw	r30, r24
    315a:	44 83       	std	Z+4, r20	; 0x04
    315c:	55 83       	std	Z+5, r21	; 0x05
    315e:	66 83       	std	Z+6, r22	; 0x06
    3160:	77 83       	std	Z+7, r23	; 0x07
    3162:	08 95       	ret

00003164 <_nrk_stats_add_violation>:
}

void _nrk_stats_add_violation(uint8_t task_id)
{
    if( cur_task_stats[task_id].overflow==1) return;
    3164:	2e e1       	ldi	r18, 0x1E	; 30
    3166:	82 9f       	mul	r24, r18
    3168:	c0 01       	movw	r24, r0
    316a:	11 24       	eor	r1, r1
    316c:	fc 01       	movw	r30, r24
    316e:	e0 5c       	subi	r30, 0xC0	; 192
    3170:	f6 4f       	sbci	r31, 0xF6	; 246
    3172:	85 8d       	ldd	r24, Z+29	; 0x1d
    3174:	81 30       	cpi	r24, 0x01	; 1
    3176:	39 f0       	breq	.+14     	; 0x3186 <_nrk_stats_add_violation+0x22>
    cur_task_stats[task_id].violations++;
    3178:	84 8d       	ldd	r24, Z+28	; 0x1c
    317a:	8f 5f       	subi	r24, 0xFF	; 255
    317c:	84 8f       	std	Z+28, r24	; 0x1c
    if(cur_task_stats[task_id].violations==255) cur_task_stats[task_id].overflow=1;
    317e:	8f 3f       	cpi	r24, 0xFF	; 255
    3180:	11 f4       	brne	.+4      	; 0x3186 <_nrk_stats_add_violation+0x22>
    3182:	81 e0       	ldi	r24, 0x01	; 1
    3184:	85 8f       	std	Z+29, r24	; 0x1d
    3186:	08 95       	ret

00003188 <_nrk_stats_task_start>:


// task_id is the PID of the task in question
void _nrk_stats_task_start(uint8_t task_id)
{
    if( cur_task_stats[task_id].overflow==1) return;
    3188:	2e e1       	ldi	r18, 0x1E	; 30
    318a:	82 9f       	mul	r24, r18
    318c:	c0 01       	movw	r24, r0
    318e:	11 24       	eor	r1, r1
    3190:	fc 01       	movw	r30, r24
    3192:	e0 5c       	subi	r30, 0xC0	; 192
    3194:	f6 4f       	sbci	r31, 0xF6	; 246
    3196:	85 8d       	ldd	r24, Z+29	; 0x1d
    3198:	81 30       	cpi	r24, 0x01	; 1
    319a:	b1 f0       	breq	.+44     	; 0x31c8 <_nrk_stats_task_start+0x40>
    cur_task_stats[task_id].cur_ticks=0;
    319c:	14 8a       	std	Z+20, r1	; 0x14
    319e:	15 8a       	std	Z+21, r1	; 0x15
    31a0:	16 8a       	std	Z+22, r1	; 0x16
    31a2:	17 8a       	std	Z+23, r1	; 0x17
    cur_task_stats[task_id].swapped_in++;
    31a4:	80 89       	ldd	r24, Z+16	; 0x10
    31a6:	91 89       	ldd	r25, Z+17	; 0x11
    31a8:	a2 89       	ldd	r26, Z+18	; 0x12
    31aa:	b3 89       	ldd	r27, Z+19	; 0x13
    31ac:	01 96       	adiw	r24, 0x01	; 1
    31ae:	a1 1d       	adc	r26, r1
    31b0:	b1 1d       	adc	r27, r1
    31b2:	80 8b       	std	Z+16, r24	; 0x10
    31b4:	91 8b       	std	Z+17, r25	; 0x11
    31b6:	a2 8b       	std	Z+18, r26	; 0x12
    31b8:	b3 8b       	std	Z+19, r27	; 0x13
    if(cur_task_stats[task_id].swapped_in==(UINT32_MAX-1)) cur_task_stats[task_id].overflow=1;
    31ba:	8e 3f       	cpi	r24, 0xFE	; 254
    31bc:	9f 4f       	sbci	r25, 0xFF	; 255
    31be:	af 4f       	sbci	r26, 0xFF	; 255
    31c0:	bf 4f       	sbci	r27, 0xFF	; 255
    31c2:	11 f4       	brne	.+4      	; 0x31c8 <_nrk_stats_task_start+0x40>
    31c4:	81 e0       	ldi	r24, 0x01	; 1
    31c6:	85 8f       	std	Z+29, r24	; 0x1d
    31c8:	08 95       	ret

000031ca <_nrk_stats_task_preempted>:
}


void _nrk_stats_task_preempted(uint8_t task_id, uint8_t ticks)
{
    31ca:	0f 93       	push	r16
    31cc:	1f 93       	push	r17
    if( cur_task_stats[task_id].overflow==1) return;
    31ce:	2e e1       	ldi	r18, 0x1E	; 30
    31d0:	82 9f       	mul	r24, r18
    31d2:	c0 01       	movw	r24, r0
    31d4:	11 24       	eor	r1, r1
    31d6:	fc 01       	movw	r30, r24
    31d8:	e0 5c       	subi	r30, 0xC0	; 192
    31da:	f6 4f       	sbci	r31, 0xF6	; 246
    31dc:	85 8d       	ldd	r24, Z+29	; 0x1d
    31de:	81 30       	cpi	r24, 0x01	; 1
    31e0:	71 f1       	breq	.+92     	; 0x323e <_nrk_stats_task_preempted+0x74>
    cur_task_stats[task_id].preempted++;
    31e2:	80 8d       	ldd	r24, Z+24	; 0x18
    31e4:	91 8d       	ldd	r25, Z+25	; 0x19
    31e6:	a2 8d       	ldd	r26, Z+26	; 0x1a
    31e8:	b3 8d       	ldd	r27, Z+27	; 0x1b
    31ea:	01 96       	adiw	r24, 0x01	; 1
    31ec:	a1 1d       	adc	r26, r1
    31ee:	b1 1d       	adc	r27, r1
    31f0:	80 8f       	std	Z+24, r24	; 0x18
    31f2:	91 8f       	std	Z+25, r25	; 0x19
    31f4:	a2 8f       	std	Z+26, r26	; 0x1a
    31f6:	b3 8f       	std	Z+27, r27	; 0x1b
    cur_task_stats[task_id].cur_ticks+=ticks;
    31f8:	46 2f       	mov	r20, r22
    31fa:	50 e0       	ldi	r21, 0x00	; 0
    31fc:	60 e0       	ldi	r22, 0x00	; 0
    31fe:	70 e0       	ldi	r23, 0x00	; 0
    3200:	04 89       	ldd	r16, Z+20	; 0x14
    3202:	15 89       	ldd	r17, Z+21	; 0x15
    3204:	26 89       	ldd	r18, Z+22	; 0x16
    3206:	37 89       	ldd	r19, Z+23	; 0x17
    3208:	04 0f       	add	r16, r20
    320a:	15 1f       	adc	r17, r21
    320c:	26 1f       	adc	r18, r22
    320e:	37 1f       	adc	r19, r23
    3210:	04 8b       	std	Z+20, r16	; 0x14
    3212:	15 8b       	std	Z+21, r17	; 0x15
    3214:	26 8b       	std	Z+22, r18	; 0x16
    3216:	37 8b       	std	Z+23, r19	; 0x17
    cur_task_stats[task_id].total_ticks+=ticks;
    3218:	00 81       	ld	r16, Z
    321a:	11 81       	ldd	r17, Z+1	; 0x01
    321c:	22 81       	ldd	r18, Z+2	; 0x02
    321e:	33 81       	ldd	r19, Z+3	; 0x03
    3220:	40 0f       	add	r20, r16
    3222:	51 1f       	adc	r21, r17
    3224:	62 1f       	adc	r22, r18
    3226:	73 1f       	adc	r23, r19
    3228:	40 83       	st	Z, r20
    322a:	51 83       	std	Z+1, r21	; 0x01
    322c:	62 83       	std	Z+2, r22	; 0x02
    322e:	73 83       	std	Z+3, r23	; 0x03
    if(cur_task_stats[task_id].preempted==(UINT32_MAX-1)) cur_task_stats[task_id].overflow=1;
    3230:	8e 3f       	cpi	r24, 0xFE	; 254
    3232:	9f 4f       	sbci	r25, 0xFF	; 255
    3234:	af 4f       	sbci	r26, 0xFF	; 255
    3236:	bf 4f       	sbci	r27, 0xFF	; 255
    3238:	11 f4       	brne	.+4      	; 0x323e <_nrk_stats_task_preempted+0x74>
    323a:	81 e0       	ldi	r24, 0x01	; 1
    323c:	85 8f       	std	Z+29, r24	; 0x1d
}
    323e:	1f 91       	pop	r17
    3240:	0f 91       	pop	r16
    3242:	08 95       	ret

00003244 <_nrk_stats_task_suspend>:

void _nrk_stats_task_suspend(uint8_t task_id, uint8_t ticks)
{
    3244:	cf 92       	push	r12
    3246:	df 92       	push	r13
    3248:	ef 92       	push	r14
    324a:	ff 92       	push	r15
    if( cur_task_stats[task_id].overflow==1) return;
    324c:	28 2f       	mov	r18, r24
    324e:	30 e0       	ldi	r19, 0x00	; 0
    3250:	9e e1       	ldi	r25, 0x1E	; 30
    3252:	89 9f       	mul	r24, r25
    3254:	f0 01       	movw	r30, r0
    3256:	11 24       	eor	r1, r1
    3258:	e0 5c       	subi	r30, 0xC0	; 192
    325a:	f6 4f       	sbci	r31, 0xF6	; 246
    325c:	85 8d       	ldd	r24, Z+29	; 0x1d
    325e:	81 30       	cpi	r24, 0x01	; 1
    3260:	09 f4       	brne	.+2      	; 0x3264 <_nrk_stats_task_suspend+0x20>
    3262:	4b c0       	rjmp	.+150    	; 0x32fa <_nrk_stats_task_suspend+0xb6>
    cur_task_stats[task_id].last_exec_ticks = cur_task_stats[task_id].cur_ticks+ticks;
    3264:	46 2f       	mov	r20, r22
    3266:	50 e0       	ldi	r21, 0x00	; 0
    3268:	60 e0       	ldi	r22, 0x00	; 0
    326a:	70 e0       	ldi	r23, 0x00	; 0
    326c:	84 89       	ldd	r24, Z+20	; 0x14
    326e:	95 89       	ldd	r25, Z+21	; 0x15
    3270:	a6 89       	ldd	r26, Z+22	; 0x16
    3272:	b7 89       	ldd	r27, Z+23	; 0x17
    3274:	84 0f       	add	r24, r20
    3276:	95 1f       	adc	r25, r21
    3278:	a6 1f       	adc	r26, r22
    327a:	b7 1f       	adc	r27, r23
    327c:	84 87       	std	Z+12, r24	; 0x0c
    327e:	95 87       	std	Z+13, r25	; 0x0d
    3280:	a6 87       	std	Z+14, r26	; 0x0e
    3282:	b7 87       	std	Z+15, r27	; 0x0f
    cur_task_stats[task_id].total_ticks+=ticks;
    3284:	c0 80       	ld	r12, Z
    3286:	d1 80       	ldd	r13, Z+1	; 0x01
    3288:	e2 80       	ldd	r14, Z+2	; 0x02
    328a:	f3 80       	ldd	r15, Z+3	; 0x03
    328c:	4c 0d       	add	r20, r12
    328e:	5d 1d       	adc	r21, r13
    3290:	6e 1d       	adc	r22, r14
    3292:	7f 1d       	adc	r23, r15
    3294:	40 83       	st	Z, r20
    3296:	51 83       	std	Z+1, r21	; 0x01
    3298:	62 83       	std	Z+2, r22	; 0x02
    329a:	73 83       	std	Z+3, r23	; 0x03

    if(cur_task_stats[task_id].min_exec_ticks==0 || cur_task_stats[task_id].last_exec_ticks<cur_task_stats[task_id].min_exec_ticks)
    329c:	44 81       	ldd	r20, Z+4	; 0x04
    329e:	55 81       	ldd	r21, Z+5	; 0x05
    32a0:	66 81       	ldd	r22, Z+6	; 0x06
    32a2:	77 81       	ldd	r23, Z+7	; 0x07
    32a4:	41 15       	cp	r20, r1
    32a6:	51 05       	cpc	r21, r1
    32a8:	61 05       	cpc	r22, r1
    32aa:	71 05       	cpc	r23, r1
    32ac:	29 f0       	breq	.+10     	; 0x32b8 <_nrk_stats_task_suspend+0x74>
    32ae:	84 17       	cp	r24, r20
    32b0:	95 07       	cpc	r25, r21
    32b2:	a6 07       	cpc	r26, r22
    32b4:	b7 07       	cpc	r27, r23
    32b6:	60 f4       	brcc	.+24     	; 0x32d0 <_nrk_stats_task_suspend+0x8c>
        cur_task_stats[task_id].min_exec_ticks=cur_task_stats[task_id].last_exec_ticks;
    32b8:	4e e1       	ldi	r20, 0x1E	; 30
    32ba:	42 9f       	mul	r20, r18
    32bc:	f0 01       	movw	r30, r0
    32be:	43 9f       	mul	r20, r19
    32c0:	f0 0d       	add	r31, r0
    32c2:	11 24       	eor	r1, r1
    32c4:	e0 5c       	subi	r30, 0xC0	; 192
    32c6:	f6 4f       	sbci	r31, 0xF6	; 246
    32c8:	84 83       	std	Z+4, r24	; 0x04
    32ca:	95 83       	std	Z+5, r25	; 0x05
    32cc:	a6 83       	std	Z+6, r26	; 0x06
    32ce:	b7 83       	std	Z+7, r27	; 0x07

    if(cur_task_stats[task_id].last_exec_ticks>cur_task_stats[task_id].max_exec_ticks)
    32d0:	4e e1       	ldi	r20, 0x1E	; 30
    32d2:	42 9f       	mul	r20, r18
    32d4:	f0 01       	movw	r30, r0
    32d6:	43 9f       	mul	r20, r19
    32d8:	f0 0d       	add	r31, r0
    32da:	11 24       	eor	r1, r1
    32dc:	e0 5c       	subi	r30, 0xC0	; 192
    32de:	f6 4f       	sbci	r31, 0xF6	; 246
    32e0:	40 85       	ldd	r20, Z+8	; 0x08
    32e2:	51 85       	ldd	r21, Z+9	; 0x09
    32e4:	62 85       	ldd	r22, Z+10	; 0x0a
    32e6:	73 85       	ldd	r23, Z+11	; 0x0b
    32e8:	48 17       	cp	r20, r24
    32ea:	59 07       	cpc	r21, r25
    32ec:	6a 07       	cpc	r22, r26
    32ee:	7b 07       	cpc	r23, r27
    32f0:	20 f4       	brcc	.+8      	; 0x32fa <_nrk_stats_task_suspend+0xb6>
        cur_task_stats[task_id].max_exec_ticks=cur_task_stats[task_id].last_exec_ticks;
    32f2:	80 87       	std	Z+8, r24	; 0x08
    32f4:	91 87       	std	Z+9, r25	; 0x09
    32f6:	a2 87       	std	Z+10, r26	; 0x0a
    32f8:	b3 87       	std	Z+11, r27	; 0x0b

}
    32fa:	ff 90       	pop	r15
    32fc:	ef 90       	pop	r14
    32fe:	df 90       	pop	r13
    3300:	cf 90       	pop	r12
    3302:	08 95       	ret

00003304 <nrk_stats_display_pid>:



void nrk_stats_display_pid(uint8_t pid)
{
    3304:	8f 92       	push	r8
    3306:	9f 92       	push	r9
    3308:	af 92       	push	r10
    330a:	bf 92       	push	r11
    330c:	cf 92       	push	r12
    330e:	df 92       	push	r13
    3310:	ef 92       	push	r14
    3312:	ff 92       	push	r15
    3314:	0f 93       	push	r16
    3316:	1f 93       	push	r17
    3318:	cf 93       	push	r28
    331a:	df 93       	push	r29
    331c:	cd b7       	in	r28, 0x3d	; 61
    331e:	de b7       	in	r29, 0x3e	; 62
    3320:	28 97       	sbiw	r28, 0x08	; 8
    3322:	0f b6       	in	r0, 0x3f	; 63
    3324:	f8 94       	cli
    3326:	de bf       	out	0x3e, r29	; 62
    3328:	0f be       	out	0x3f, r0	; 63
    332a:	cd bf       	out	0x3d, r28	; 61
    332c:	18 2f       	mov	r17, r24
    nrk_time_t t;

    nrk_kprintf( PSTR( " Task ID: "));
    332e:	8d ea       	ldi	r24, 0xAD	; 173
    3330:	93 e0       	ldi	r25, 0x03	; 3
    3332:	0e 94 25 12 	call	0x244a	; 0x244a <nrk_kprintf>
    printf( "%d",pid );
    3336:	a1 2e       	mov	r10, r17
    3338:	b1 2c       	mov	r11, r1
    333a:	1f 92       	push	r1
    333c:	1f 93       	push	r17
    333e:	82 e6       	ldi	r24, 0x62	; 98
    3340:	93 e0       	ldi	r25, 0x03	; 3
    3342:	9f 93       	push	r25
    3344:	8f 93       	push	r24
    3346:	0e 94 bc 33 	call	0x6778	; 0x6778 <printf>
    if(pid==NRK_IDLE_TASK_ID)
    334a:	0f 90       	pop	r0
    334c:	0f 90       	pop	r0
    334e:	0f 90       	pop	r0
    3350:	0f 90       	pop	r0
    3352:	11 11       	cpse	r17, r1
    3354:	52 c0       	rjmp	.+164    	; 0x33fa <nrk_stats_display_pid+0xf6>
    {
        nrk_kprintf( PSTR( "\r\n   Total System Uptime: "));
    3356:	82 e9       	ldi	r24, 0x92	; 146
    3358:	93 e0       	ldi	r25, 0x03	; 3
    335a:	0e 94 25 12 	call	0x244a	; 0x244a <nrk_kprintf>
        nrk_time_get(&t);
    335e:	ce 01       	movw	r24, r28
    3360:	01 96       	adiw	r24, 0x01	; 1
    3362:	0e 94 1c 25 	call	0x4a38	; 0x4a38 <nrk_time_get>
        printf( "%lu secs %lu ms", t.secs, t.nano_secs/NANOS_PER_MS );
    3366:	6d 81       	ldd	r22, Y+5	; 0x05
    3368:	7e 81       	ldd	r23, Y+6	; 0x06
    336a:	8f 81       	ldd	r24, Y+7	; 0x07
    336c:	98 85       	ldd	r25, Y+8	; 0x08
    336e:	e0 e4       	ldi	r30, 0x40	; 64
    3370:	ce 2e       	mov	r12, r30
    3372:	e2 e4       	ldi	r30, 0x42	; 66
    3374:	de 2e       	mov	r13, r30
    3376:	ef e0       	ldi	r30, 0x0F	; 15
    3378:	ee 2e       	mov	r14, r30
    337a:	f1 2c       	mov	r15, r1
    337c:	a7 01       	movw	r20, r14
    337e:	96 01       	movw	r18, r12
    3380:	0e 94 81 32 	call	0x6502	; 0x6502 <__udivmodsi4>
    3384:	5f 93       	push	r21
    3386:	4f 93       	push	r20
    3388:	3f 93       	push	r19
    338a:	2f 93       	push	r18
    338c:	8c 81       	ldd	r24, Y+4	; 0x04
    338e:	8f 93       	push	r24
    3390:	8b 81       	ldd	r24, Y+3	; 0x03
    3392:	8f 93       	push	r24
    3394:	8a 81       	ldd	r24, Y+2	; 0x02
    3396:	8f 93       	push	r24
    3398:	89 81       	ldd	r24, Y+1	; 0x01
    339a:	8f 93       	push	r24
    339c:	05 e6       	ldi	r16, 0x65	; 101
    339e:	13 e0       	ldi	r17, 0x03	; 3
    33a0:	1f 93       	push	r17
    33a2:	0f 93       	push	r16
    33a4:	0e 94 bc 33 	call	0x6778	; 0x6778 <printf>
        nrk_kprintf( PSTR( "\r\n   Idle Task Deep Sleep Time: "));
    33a8:	81 e7       	ldi	r24, 0x71	; 113
    33aa:	93 e0       	ldi	r25, 0x03	; 3
    33ac:	0e 94 25 12 	call	0x244a	; 0x244a <nrk_kprintf>
        //t=_nrk_ticks_to_time(_nrk_stats_sleep_time);
        //printf( "%lu secs %lu ms", t.secs, t.nano_secs/NANOS_PER_MS );
        printf( "%lu secs %lu ms", _nrk_stats_sleep_time.secs, _nrk_stats_sleep_time.nano_secs/NANOS_PER_MS);
    33b0:	60 91 fa 06 	lds	r22, 0x06FA
    33b4:	70 91 fb 06 	lds	r23, 0x06FB
    33b8:	80 91 fc 06 	lds	r24, 0x06FC
    33bc:	90 91 fd 06 	lds	r25, 0x06FD
    33c0:	a7 01       	movw	r20, r14
    33c2:	96 01       	movw	r18, r12
    33c4:	0e 94 81 32 	call	0x6502	; 0x6502 <__udivmodsi4>
    33c8:	5f 93       	push	r21
    33ca:	4f 93       	push	r20
    33cc:	3f 93       	push	r19
    33ce:	2f 93       	push	r18
    33d0:	80 91 f9 06 	lds	r24, 0x06F9
    33d4:	8f 93       	push	r24
    33d6:	80 91 f8 06 	lds	r24, 0x06F8
    33da:	8f 93       	push	r24
    33dc:	80 91 f7 06 	lds	r24, 0x06F7
    33e0:	8f 93       	push	r24
    33e2:	80 91 f6 06 	lds	r24, 0x06F6
    33e6:	8f 93       	push	r24
    33e8:	1f 93       	push	r17
    33ea:	0f 93       	push	r16
    33ec:	0e 94 bc 33 	call	0x6778	; 0x6778 <printf>
    33f0:	0f b6       	in	r0, 0x3f	; 63
    33f2:	f8 94       	cli
    33f4:	de bf       	out	0x3e, r29	; 62
    33f6:	0f be       	out	0x3f, r0	; 63
    33f8:	cd bf       	out	0x3d, r28	; 61
    }
    nrk_kprintf( PSTR( "\r\n   Total CPU: "));
    33fa:	80 e6       	ldi	r24, 0x60	; 96
    33fc:	93 e0       	ldi	r25, 0x03	; 3
    33fe:	0e 94 25 12 	call	0x244a	; 0x244a <nrk_kprintf>
    t=_nrk_ticks_to_time(cur_task_stats[pid].total_ticks);
    3402:	8e e1       	ldi	r24, 0x1E	; 30
    3404:	8a 9d       	mul	r24, r10
    3406:	80 01       	movw	r16, r0
    3408:	8b 9d       	mul	r24, r11
    340a:	10 0d       	add	r17, r0
    340c:	11 24       	eor	r1, r1
    340e:	00 5c       	subi	r16, 0xC0	; 192
    3410:	16 4f       	sbci	r17, 0xF6	; 246
    3412:	f8 01       	movw	r30, r16
    3414:	60 81       	ld	r22, Z
    3416:	71 81       	ldd	r23, Z+1	; 0x01
    3418:	82 81       	ldd	r24, Z+2	; 0x02
    341a:	93 81       	ldd	r25, Z+3	; 0x03
    341c:	0e 94 01 27 	call	0x4e02	; 0x4e02 <_nrk_ticks_to_time>
    3420:	29 83       	std	Y+1, r18	; 0x01
    3422:	3a 83       	std	Y+2, r19	; 0x02
    3424:	4b 83       	std	Y+3, r20	; 0x03
    3426:	5c 83       	std	Y+4, r21	; 0x04
    3428:	6d 83       	std	Y+5, r22	; 0x05
    342a:	7e 83       	std	Y+6, r23	; 0x06
    342c:	8f 83       	std	Y+7, r24	; 0x07
    342e:	98 87       	std	Y+8, r25	; 0x08
    printf( "%lu secs %lu ms", t.secs, t.nano_secs/NANOS_PER_MS );
    3430:	6d 81       	ldd	r22, Y+5	; 0x05
    3432:	7e 81       	ldd	r23, Y+6	; 0x06
    3434:	8f 81       	ldd	r24, Y+7	; 0x07
    3436:	98 85       	ldd	r25, Y+8	; 0x08
    3438:	20 e4       	ldi	r18, 0x40	; 64
    343a:	82 2e       	mov	r8, r18
    343c:	22 e4       	ldi	r18, 0x42	; 66
    343e:	92 2e       	mov	r9, r18
    3440:	2f e0       	ldi	r18, 0x0F	; 15
    3442:	a2 2e       	mov	r10, r18
    3444:	b1 2c       	mov	r11, r1
    3446:	a5 01       	movw	r20, r10
    3448:	94 01       	movw	r18, r8
    344a:	0e 94 81 32 	call	0x6502	; 0x6502 <__udivmodsi4>
    344e:	5f 93       	push	r21
    3450:	4f 93       	push	r20
    3452:	3f 93       	push	r19
    3454:	2f 93       	push	r18
    3456:	8c 81       	ldd	r24, Y+4	; 0x04
    3458:	8f 93       	push	r24
    345a:	8b 81       	ldd	r24, Y+3	; 0x03
    345c:	8f 93       	push	r24
    345e:	8a 81       	ldd	r24, Y+2	; 0x02
    3460:	8f 93       	push	r24
    3462:	89 81       	ldd	r24, Y+1	; 0x01
    3464:	8f 93       	push	r24
    3466:	35 e6       	ldi	r19, 0x65	; 101
    3468:	e3 2e       	mov	r14, r19
    346a:	33 e0       	ldi	r19, 0x03	; 3
    346c:	f3 2e       	mov	r15, r19
    346e:	ff 92       	push	r15
    3470:	ef 92       	push	r14
    3472:	0e 94 bc 33 	call	0x6778	; 0x6778 <printf>
    nrk_kprintf( PSTR( "\r\n   Time [Min,Last,Max]: "));
    3476:	85 e4       	ldi	r24, 0x45	; 69
    3478:	93 e0       	ldi	r25, 0x03	; 3
    347a:	0e 94 25 12 	call	0x244a	; 0x244a <nrk_kprintf>
    t=_nrk_ticks_to_time(cur_task_stats[pid].min_exec_ticks);
    347e:	f8 01       	movw	r30, r16
    3480:	64 81       	ldd	r22, Z+4	; 0x04
    3482:	75 81       	ldd	r23, Z+5	; 0x05
    3484:	86 81       	ldd	r24, Z+6	; 0x06
    3486:	97 81       	ldd	r25, Z+7	; 0x07
    3488:	0e 94 01 27 	call	0x4e02	; 0x4e02 <_nrk_ticks_to_time>
    348c:	29 83       	std	Y+1, r18	; 0x01
    348e:	3a 83       	std	Y+2, r19	; 0x02
    3490:	4b 83       	std	Y+3, r20	; 0x03
    3492:	5c 83       	std	Y+4, r21	; 0x04
    3494:	6d 83       	std	Y+5, r22	; 0x05
    3496:	7e 83       	std	Y+6, r23	; 0x06
    3498:	8f 83       	std	Y+7, r24	; 0x07
    349a:	98 87       	std	Y+8, r25	; 0x08
    printf( "%lu secs %lu ms, ", t.secs, t.nano_secs/NANOS_PER_MS );
    349c:	6d 81       	ldd	r22, Y+5	; 0x05
    349e:	7e 81       	ldd	r23, Y+6	; 0x06
    34a0:	8f 81       	ldd	r24, Y+7	; 0x07
    34a2:	98 85       	ldd	r25, Y+8	; 0x08
    34a4:	a5 01       	movw	r20, r10
    34a6:	94 01       	movw	r18, r8
    34a8:	0e 94 81 32 	call	0x6502	; 0x6502 <__udivmodsi4>
    34ac:	5f 93       	push	r21
    34ae:	4f 93       	push	r20
    34b0:	3f 93       	push	r19
    34b2:	2f 93       	push	r18
    34b4:	8c 81       	ldd	r24, Y+4	; 0x04
    34b6:	8f 93       	push	r24
    34b8:	8b 81       	ldd	r24, Y+3	; 0x03
    34ba:	8f 93       	push	r24
    34bc:	8a 81       	ldd	r24, Y+2	; 0x02
    34be:	8f 93       	push	r24
    34c0:	89 81       	ldd	r24, Y+1	; 0x01
    34c2:	8f 93       	push	r24
    34c4:	45 e7       	ldi	r20, 0x75	; 117
    34c6:	c4 2e       	mov	r12, r20
    34c8:	43 e0       	ldi	r20, 0x03	; 3
    34ca:	d4 2e       	mov	r13, r20
    34cc:	df 92       	push	r13
    34ce:	cf 92       	push	r12
    34d0:	0e 94 bc 33 	call	0x6778	; 0x6778 <printf>
    t=_nrk_ticks_to_time(cur_task_stats[pid].last_exec_ticks);
    34d4:	f8 01       	movw	r30, r16
    34d6:	64 85       	ldd	r22, Z+12	; 0x0c
    34d8:	75 85       	ldd	r23, Z+13	; 0x0d
    34da:	86 85       	ldd	r24, Z+14	; 0x0e
    34dc:	97 85       	ldd	r25, Z+15	; 0x0f
    34de:	0e 94 01 27 	call	0x4e02	; 0x4e02 <_nrk_ticks_to_time>
    34e2:	29 83       	std	Y+1, r18	; 0x01
    34e4:	3a 83       	std	Y+2, r19	; 0x02
    34e6:	4b 83       	std	Y+3, r20	; 0x03
    34e8:	5c 83       	std	Y+4, r21	; 0x04
    34ea:	6d 83       	std	Y+5, r22	; 0x05
    34ec:	7e 83       	std	Y+6, r23	; 0x06
    34ee:	8f 83       	std	Y+7, r24	; 0x07
    34f0:	98 87       	std	Y+8, r25	; 0x08
    printf( "%lu secs %lu ms, ", t.secs, t.nano_secs/NANOS_PER_MS );
    34f2:	6d 81       	ldd	r22, Y+5	; 0x05
    34f4:	7e 81       	ldd	r23, Y+6	; 0x06
    34f6:	8f 81       	ldd	r24, Y+7	; 0x07
    34f8:	98 85       	ldd	r25, Y+8	; 0x08
    34fa:	a5 01       	movw	r20, r10
    34fc:	94 01       	movw	r18, r8
    34fe:	0e 94 81 32 	call	0x6502	; 0x6502 <__udivmodsi4>
    3502:	5f 93       	push	r21
    3504:	4f 93       	push	r20
    3506:	3f 93       	push	r19
    3508:	2f 93       	push	r18
    350a:	8c 81       	ldd	r24, Y+4	; 0x04
    350c:	8f 93       	push	r24
    350e:	8b 81       	ldd	r24, Y+3	; 0x03
    3510:	8f 93       	push	r24
    3512:	8a 81       	ldd	r24, Y+2	; 0x02
    3514:	8f 93       	push	r24
    3516:	89 81       	ldd	r24, Y+1	; 0x01
    3518:	8f 93       	push	r24
    351a:	df 92       	push	r13
    351c:	cf 92       	push	r12
    351e:	0e 94 bc 33 	call	0x6778	; 0x6778 <printf>
    t=_nrk_ticks_to_time(cur_task_stats[pid].max_exec_ticks);
    3522:	f8 01       	movw	r30, r16
    3524:	60 85       	ldd	r22, Z+8	; 0x08
    3526:	71 85       	ldd	r23, Z+9	; 0x09
    3528:	82 85       	ldd	r24, Z+10	; 0x0a
    352a:	93 85       	ldd	r25, Z+11	; 0x0b
    352c:	0e 94 01 27 	call	0x4e02	; 0x4e02 <_nrk_ticks_to_time>
    3530:	29 83       	std	Y+1, r18	; 0x01
    3532:	3a 83       	std	Y+2, r19	; 0x02
    3534:	4b 83       	std	Y+3, r20	; 0x03
    3536:	5c 83       	std	Y+4, r21	; 0x04
    3538:	6d 83       	std	Y+5, r22	; 0x05
    353a:	7e 83       	std	Y+6, r23	; 0x06
    353c:	8f 83       	std	Y+7, r24	; 0x07
    353e:	98 87       	std	Y+8, r25	; 0x08
    printf( "%lu secs %lu ms", t.secs, t.nano_secs/NANOS_PER_MS );
    3540:	6d 81       	ldd	r22, Y+5	; 0x05
    3542:	7e 81       	ldd	r23, Y+6	; 0x06
    3544:	8f 81       	ldd	r24, Y+7	; 0x07
    3546:	98 85       	ldd	r25, Y+8	; 0x08
    3548:	a5 01       	movw	r20, r10
    354a:	94 01       	movw	r18, r8
    354c:	0e 94 81 32 	call	0x6502	; 0x6502 <__udivmodsi4>
    3550:	5f 93       	push	r21
    3552:	4f 93       	push	r20
    3554:	3f 93       	push	r19
    3556:	2f 93       	push	r18
    3558:	8c 81       	ldd	r24, Y+4	; 0x04
    355a:	8f 93       	push	r24
    355c:	8b 81       	ldd	r24, Y+3	; 0x03
    355e:	8f 93       	push	r24
    3560:	8a 81       	ldd	r24, Y+2	; 0x02
    3562:	8f 93       	push	r24
    3564:	89 81       	ldd	r24, Y+1	; 0x01
    3566:	8f 93       	push	r24
    3568:	ff 92       	push	r15
    356a:	ef 92       	push	r14
    356c:	0e 94 bc 33 	call	0x6778	; 0x6778 <printf>
    nrk_kprintf( PSTR( "\r\n   Swap-ins: "));
    3570:	0f b6       	in	r0, 0x3f	; 63
    3572:	f8 94       	cli
    3574:	de bf       	out	0x3e, r29	; 62
    3576:	0f be       	out	0x3f, r0	; 63
    3578:	cd bf       	out	0x3d, r28	; 61
    357a:	85 e3       	ldi	r24, 0x35	; 53
    357c:	93 e0       	ldi	r25, 0x03	; 3
    357e:	0e 94 25 12 	call	0x244a	; 0x244a <nrk_kprintf>
    printf( "%lu",cur_task_stats[pid].swapped_in );
    3582:	f8 01       	movw	r30, r16
    3584:	70 96       	adiw	r30, 0x10	; 16
    3586:	83 81       	ldd	r24, Z+3	; 0x03
    3588:	8f 93       	push	r24
    358a:	82 81       	ldd	r24, Z+2	; 0x02
    358c:	8f 93       	push	r24
    358e:	81 81       	ldd	r24, Z+1	; 0x01
    3590:	8f 93       	push	r24
    3592:	f8 01       	movw	r30, r16
    3594:	80 89       	ldd	r24, Z+16	; 0x10
    3596:	8f 93       	push	r24
    3598:	57 e8       	ldi	r21, 0x87	; 135
    359a:	e5 2e       	mov	r14, r21
    359c:	53 e0       	ldi	r21, 0x03	; 3
    359e:	f5 2e       	mov	r15, r21
    35a0:	ff 92       	push	r15
    35a2:	ef 92       	push	r14
    35a4:	0e 94 bc 33 	call	0x6778	; 0x6778 <printf>
    nrk_kprintf( PSTR( "\r\n   Preemptions: "));
    35a8:	82 e2       	ldi	r24, 0x22	; 34
    35aa:	93 e0       	ldi	r25, 0x03	; 3
    35ac:	0e 94 25 12 	call	0x244a	; 0x244a <nrk_kprintf>
    printf( "%lu",cur_task_stats[pid].preempted);
    35b0:	f8 01       	movw	r30, r16
    35b2:	78 96       	adiw	r30, 0x18	; 24
    35b4:	83 81       	ldd	r24, Z+3	; 0x03
    35b6:	8f 93       	push	r24
    35b8:	82 81       	ldd	r24, Z+2	; 0x02
    35ba:	8f 93       	push	r24
    35bc:	81 81       	ldd	r24, Z+1	; 0x01
    35be:	8f 93       	push	r24
    35c0:	f8 01       	movw	r30, r16
    35c2:	80 8d       	ldd	r24, Z+24	; 0x18
    35c4:	8f 93       	push	r24
    35c6:	ff 92       	push	r15
    35c8:	ef 92       	push	r14
    35ca:	0e 94 bc 33 	call	0x6778	; 0x6778 <printf>
    nrk_kprintf( PSTR( "\r\n   Kernel Violations: "));
    35ce:	89 e0       	ldi	r24, 0x09	; 9
    35d0:	93 e0       	ldi	r25, 0x03	; 3
    35d2:	0e 94 25 12 	call	0x244a	; 0x244a <nrk_kprintf>
    printf( "%u",cur_task_stats[pid].violations);
    35d6:	f8 01       	movw	r30, r16
    35d8:	84 8d       	ldd	r24, Z+28	; 0x1c
    35da:	1f 92       	push	r1
    35dc:	8f 93       	push	r24
    35de:	6b e8       	ldi	r22, 0x8B	; 139
    35e0:	e6 2e       	mov	r14, r22
    35e2:	63 e0       	ldi	r22, 0x03	; 3
    35e4:	f6 2e       	mov	r15, r22
    35e6:	ff 92       	push	r15
    35e8:	ef 92       	push	r14
    35ea:	0e 94 bc 33 	call	0x6778	; 0x6778 <printf>
    nrk_kprintf( PSTR( "\r\n   Overflow Error Status: "));
    35ee:	8c ee       	ldi	r24, 0xEC	; 236
    35f0:	92 e0       	ldi	r25, 0x02	; 2
    35f2:	0e 94 25 12 	call	0x244a	; 0x244a <nrk_kprintf>
    printf( "%u",cur_task_stats[pid].overflow);
    35f6:	f8 01       	movw	r30, r16
    35f8:	85 8d       	ldd	r24, Z+29	; 0x1d
    35fa:	1f 92       	push	r1
    35fc:	8f 93       	push	r24
    35fe:	ff 92       	push	r15
    3600:	ef 92       	push	r14
    3602:	0e 94 bc 33 	call	0x6778	; 0x6778 <printf>
    nrk_kprintf( PSTR("\r\n") );
    3606:	89 ee       	ldi	r24, 0xE9	; 233
    3608:	92 e0       	ldi	r25, 0x02	; 2
    360a:	0e 94 25 12 	call	0x244a	; 0x244a <nrk_kprintf>
    360e:	0f b6       	in	r0, 0x3f	; 63
    3610:	f8 94       	cli
    3612:	de bf       	out	0x3e, r29	; 62
    3614:	0f be       	out	0x3f, r0	; 63
    3616:	cd bf       	out	0x3d, r28	; 61

}
    3618:	28 96       	adiw	r28, 0x08	; 8
    361a:	0f b6       	in	r0, 0x3f	; 63
    361c:	f8 94       	cli
    361e:	de bf       	out	0x3e, r29	; 62
    3620:	0f be       	out	0x3f, r0	; 63
    3622:	cd bf       	out	0x3d, r28	; 61
    3624:	df 91       	pop	r29
    3626:	cf 91       	pop	r28
    3628:	1f 91       	pop	r17
    362a:	0f 91       	pop	r16
    362c:	ff 90       	pop	r15
    362e:	ef 90       	pop	r14
    3630:	df 90       	pop	r13
    3632:	cf 90       	pop	r12
    3634:	bf 90       	pop	r11
    3636:	af 90       	pop	r10
    3638:	9f 90       	pop	r9
    363a:	8f 90       	pop	r8
    363c:	08 95       	ret

0000363e <nrk_stats_display_all>:


void nrk_stats_display_all()
{
    363e:	cf 93       	push	r28
    uint8_t i;
    nrk_kprintf( PSTR( "\r\nNano-RK Task Statistics:\r\n" ));
    3640:	8c ec       	ldi	r24, 0xCC	; 204
    3642:	92 e0       	ldi	r25, 0x02	; 2
    3644:	0e 94 25 12 	call	0x244a	; 0x244a <nrk_kprintf>

    for(i=0; i<NRK_MAX_TASKS; i++ )
    3648:	c0 e0       	ldi	r28, 0x00	; 0
        nrk_stats_display_pid(i);
    364a:	8c 2f       	mov	r24, r28
    364c:	0e 94 82 19 	call	0x3304	; 0x3304 <nrk_stats_display_pid>
void nrk_stats_display_all()
{
    uint8_t i;
    nrk_kprintf( PSTR( "\r\nNano-RK Task Statistics:\r\n" ));

    for(i=0; i<NRK_MAX_TASKS; i++ )
    3650:	cf 5f       	subi	r28, 0xFF	; 255
    3652:	c5 30       	cpi	r28, 0x05	; 5
    3654:	d1 f7       	brne	.-12     	; 0x364a <nrk_stats_display_all+0xc>
        nrk_stats_display_pid(i);
}
    3656:	cf 91       	pop	r28
    3658:	08 95       	ret

0000365a <nrk_stats_get>:


int8_t nrk_stats_get(uint8_t pid, nrk_task_stat_t *t)
{
    365a:	db 01       	movw	r26, r22
    if(pid>=NRK_MAX_TASKS) return NRK_ERROR;
    365c:	85 30       	cpi	r24, 0x05	; 5
    365e:	08 f0       	brcs	.+2      	; 0x3662 <nrk_stats_get+0x8>
    3660:	54 c0       	rjmp	.+168    	; 0x370a <nrk_stats_get+0xb0>

    t->total_ticks=cur_task_stats[pid].total_ticks;
    3662:	9e e1       	ldi	r25, 0x1E	; 30
    3664:	89 9f       	mul	r24, r25
    3666:	f0 01       	movw	r30, r0
    3668:	11 24       	eor	r1, r1
    366a:	e0 5c       	subi	r30, 0xC0	; 192
    366c:	f6 4f       	sbci	r31, 0xF6	; 246
    366e:	40 81       	ld	r20, Z
    3670:	51 81       	ldd	r21, Z+1	; 0x01
    3672:	62 81       	ldd	r22, Z+2	; 0x02
    3674:	73 81       	ldd	r23, Z+3	; 0x03
    3676:	4d 93       	st	X+, r20
    3678:	5d 93       	st	X+, r21
    367a:	6d 93       	st	X+, r22
    367c:	7c 93       	st	X, r23
    367e:	13 97       	sbiw	r26, 0x03	; 3
    t->min_exec_ticks=cur_task_stats[pid].min_exec_ticks;
    3680:	44 81       	ldd	r20, Z+4	; 0x04
    3682:	55 81       	ldd	r21, Z+5	; 0x05
    3684:	66 81       	ldd	r22, Z+6	; 0x06
    3686:	77 81       	ldd	r23, Z+7	; 0x07
    3688:	14 96       	adiw	r26, 0x04	; 4
    368a:	4d 93       	st	X+, r20
    368c:	5d 93       	st	X+, r21
    368e:	6d 93       	st	X+, r22
    3690:	7c 93       	st	X, r23
    3692:	17 97       	sbiw	r26, 0x07	; 7
    t->max_exec_ticks=cur_task_stats[pid].max_exec_ticks;
    3694:	40 85       	ldd	r20, Z+8	; 0x08
    3696:	51 85       	ldd	r21, Z+9	; 0x09
    3698:	62 85       	ldd	r22, Z+10	; 0x0a
    369a:	73 85       	ldd	r23, Z+11	; 0x0b
    369c:	18 96       	adiw	r26, 0x08	; 8
    369e:	4d 93       	st	X+, r20
    36a0:	5d 93       	st	X+, r21
    36a2:	6d 93       	st	X+, r22
    36a4:	7c 93       	st	X, r23
    36a6:	1b 97       	sbiw	r26, 0x0b	; 11
    t->last_exec_ticks=cur_task_stats[pid].last_exec_ticks;
    36a8:	44 85       	ldd	r20, Z+12	; 0x0c
    36aa:	55 85       	ldd	r21, Z+13	; 0x0d
    36ac:	66 85       	ldd	r22, Z+14	; 0x0e
    36ae:	77 85       	ldd	r23, Z+15	; 0x0f
    36b0:	1c 96       	adiw	r26, 0x0c	; 12
    36b2:	4d 93       	st	X+, r20
    36b4:	5d 93       	st	X+, r21
    36b6:	6d 93       	st	X+, r22
    36b8:	7c 93       	st	X, r23
    36ba:	1f 97       	sbiw	r26, 0x0f	; 15
    t->swapped_in=cur_task_stats[pid].swapped_in;
    36bc:	40 89       	ldd	r20, Z+16	; 0x10
    36be:	51 89       	ldd	r21, Z+17	; 0x11
    36c0:	62 89       	ldd	r22, Z+18	; 0x12
    36c2:	73 89       	ldd	r23, Z+19	; 0x13
    36c4:	50 96       	adiw	r26, 0x10	; 16
    36c6:	4d 93       	st	X+, r20
    36c8:	5d 93       	st	X+, r21
    36ca:	6d 93       	st	X+, r22
    36cc:	7c 93       	st	X, r23
    36ce:	53 97       	sbiw	r26, 0x13	; 19
    t->cur_ticks=cur_task_stats[pid].cur_ticks;
    36d0:	44 89       	ldd	r20, Z+20	; 0x14
    36d2:	55 89       	ldd	r21, Z+21	; 0x15
    36d4:	66 89       	ldd	r22, Z+22	; 0x16
    36d6:	77 89       	ldd	r23, Z+23	; 0x17
    36d8:	54 96       	adiw	r26, 0x14	; 20
    36da:	4d 93       	st	X+, r20
    36dc:	5d 93       	st	X+, r21
    36de:	6d 93       	st	X+, r22
    36e0:	7c 93       	st	X, r23
    36e2:	57 97       	sbiw	r26, 0x17	; 23
    t->preempted=cur_task_stats[pid].preempted;
    36e4:	40 8d       	ldd	r20, Z+24	; 0x18
    36e6:	51 8d       	ldd	r21, Z+25	; 0x19
    36e8:	62 8d       	ldd	r22, Z+26	; 0x1a
    36ea:	73 8d       	ldd	r23, Z+27	; 0x1b
    36ec:	58 96       	adiw	r26, 0x18	; 24
    36ee:	4d 93       	st	X+, r20
    36f0:	5d 93       	st	X+, r21
    36f2:	6d 93       	st	X+, r22
    36f4:	7c 93       	st	X, r23
    36f6:	5b 97       	sbiw	r26, 0x1b	; 27
    t->violations=cur_task_stats[pid].violations;
    36f8:	84 8d       	ldd	r24, Z+28	; 0x1c
    36fa:	5c 96       	adiw	r26, 0x1c	; 28
    36fc:	8c 93       	st	X, r24
    36fe:	5c 97       	sbiw	r26, 0x1c	; 28
    t->overflow=cur_task_stats[pid].overflow;
    3700:	85 8d       	ldd	r24, Z+29	; 0x1d
    3702:	5d 96       	adiw	r26, 0x1d	; 29
    3704:	8c 93       	st	X, r24

    return NRK_OK;
    3706:	81 e0       	ldi	r24, 0x01	; 1
    3708:	08 95       	ret
}


int8_t nrk_stats_get(uint8_t pid, nrk_task_stat_t *t)
{
    if(pid>=NRK_MAX_TASKS) return NRK_ERROR;
    370a:	8f ef       	ldi	r24, 0xFF	; 255
    t->preempted=cur_task_stats[pid].preempted;
    t->violations=cur_task_stats[pid].violations;
    t->overflow=cur_task_stats[pid].overflow;

    return NRK_OK;
}
    370c:	08 95       	ret

0000370e <_nrk_errno_set>:
inline void blink_morse_code_error( uint8_t number );


void _nrk_errno_set (NRK_ERRNO error_code)
{
    nrk_cur_task_TCB->errno = error_code;
    370e:	e0 91 98 0b 	lds	r30, 0x0B98
    3712:	f0 91 99 0b 	lds	r31, 0x0B99
    3716:	84 87       	std	Z+12, r24	; 0x0c
    3718:	08 95       	ret

0000371a <nrk_errno_get>:
}

uint8_t nrk_errno_get ()
{
    return nrk_cur_task_TCB->errno;
    371a:	e0 91 98 0b 	lds	r30, 0x0B98
    371e:	f0 91 99 0b 	lds	r31, 0x0B99
}
    3722:	84 85       	ldd	r24, Z+12	; 0x0c
    3724:	08 95       	ret

00003726 <_nrk_log_error>:

#ifdef NRK_LOG_ERRORS
void _nrk_log_error(uint8_t error_num, uint8_t error_task)
{
    3726:	cf 93       	push	r28
    3728:	df 93       	push	r29
    372a:	d8 2f       	mov	r29, r24
    372c:	c6 2f       	mov	r28, r22

    // 1) Load error cnt and add 1
    error_cnt=nrk_eeprom_read_byte(NRK_ERROR_EEPROM_INDEX);
    372e:	80 e0       	ldi	r24, 0x00	; 0
    3730:	92 e0       	ldi	r25, 0x02	; 2
    3732:	0e 94 f4 15 	call	0x2be8	; 0x2be8 <nrk_eeprom_read_byte>
    error_cnt++;
    3736:	8f 5f       	subi	r24, 0xFF	; 255
    if(error_cnt==255) error_cnt=0;
    3738:	8f 3f       	cpi	r24, 0xFF	; 255
    373a:	19 f0       	breq	.+6      	; 0x3742 <_nrk_log_error+0x1c>
void _nrk_log_error(uint8_t error_num, uint8_t error_task)
{

    // 1) Load error cnt and add 1
    error_cnt=nrk_eeprom_read_byte(NRK_ERROR_EEPROM_INDEX);
    error_cnt++;
    373c:	80 93 26 06 	sts	0x0626, r24
    3740:	02 c0       	rjmp	.+4      	; 0x3746 <_nrk_log_error+0x20>
    if(error_cnt==255) error_cnt=0;
    3742:	10 92 26 06 	sts	0x0626, r1
    // 2) write error
    nrk_eeprom_write_byte(NRK_ERROR_EEPROM_INDEX+1+((uint16_t)error_cnt*6),error_num);
    3746:	20 91 26 06 	lds	r18, 0x0626
    374a:	36 e0       	ldi	r19, 0x06	; 6
    374c:	23 9f       	mul	r18, r19
    374e:	c0 01       	movw	r24, r0
    3750:	11 24       	eor	r1, r1
    3752:	6d 2f       	mov	r22, r29
    3754:	8f 5f       	subi	r24, 0xFF	; 255
    3756:	9d 4f       	sbci	r25, 0xFD	; 253
    3758:	0e 94 f6 15 	call	0x2bec	; 0x2bec <nrk_eeprom_write_byte>
    nrk_eeprom_write_byte(NRK_ERROR_EEPROM_INDEX+1+((uint16_t)error_cnt*6+1),error_task);
    375c:	80 91 26 06 	lds	r24, 0x0626
    3760:	46 e0       	ldi	r20, 0x06	; 6
    3762:	84 9f       	mul	r24, r20
    3764:	c0 01       	movw	r24, r0
    3766:	11 24       	eor	r1, r1
    3768:	6c 2f       	mov	r22, r28
    376a:	8e 5f       	subi	r24, 0xFE	; 254
    376c:	9d 4f       	sbci	r25, 0xFD	; 253
    376e:	0e 94 f6 15 	call	0x2bec	; 0x2bec <nrk_eeprom_write_byte>
    nrk_eeprom_write_byte(NRK_ERROR_EEPROM_INDEX+1+((uint16_t)error_cnt*6+2),(nrk_system_time.secs>>24)&0xff);
    3772:	20 91 26 06 	lds	r18, 0x0626
    3776:	40 91 8f 0b 	lds	r20, 0x0B8F
    377a:	50 91 90 0b 	lds	r21, 0x0B90
    377e:	60 91 91 0b 	lds	r22, 0x0B91
    3782:	70 91 92 0b 	lds	r23, 0x0B92
    3786:	67 2f       	mov	r22, r23
    3788:	77 27       	eor	r23, r23
    378a:	88 27       	eor	r24, r24
    378c:	99 27       	eor	r25, r25
    378e:	46 e0       	ldi	r20, 0x06	; 6
    3790:	24 9f       	mul	r18, r20
    3792:	90 01       	movw	r18, r0
    3794:	11 24       	eor	r1, r1
    3796:	c9 01       	movw	r24, r18
    3798:	8d 5f       	subi	r24, 0xFD	; 253
    379a:	9d 4f       	sbci	r25, 0xFD	; 253
    379c:	0e 94 f6 15 	call	0x2bec	; 0x2bec <nrk_eeprom_write_byte>
    nrk_eeprom_write_byte(NRK_ERROR_EEPROM_INDEX+1+((uint16_t)error_cnt*6+3),(nrk_system_time.secs>>16)&0xff);
    37a0:	20 91 26 06 	lds	r18, 0x0626
    37a4:	40 91 8f 0b 	lds	r20, 0x0B8F
    37a8:	50 91 90 0b 	lds	r21, 0x0B90
    37ac:	60 91 91 0b 	lds	r22, 0x0B91
    37b0:	70 91 92 0b 	lds	r23, 0x0B92
    37b4:	88 27       	eor	r24, r24
    37b6:	99 27       	eor	r25, r25
    37b8:	46 e0       	ldi	r20, 0x06	; 6
    37ba:	24 9f       	mul	r18, r20
    37bc:	90 01       	movw	r18, r0
    37be:	11 24       	eor	r1, r1
    37c0:	c9 01       	movw	r24, r18
    37c2:	8c 5f       	subi	r24, 0xFC	; 252
    37c4:	9d 4f       	sbci	r25, 0xFD	; 253
    37c6:	0e 94 f6 15 	call	0x2bec	; 0x2bec <nrk_eeprom_write_byte>
    nrk_eeprom_write_byte(NRK_ERROR_EEPROM_INDEX+1+((uint16_t)error_cnt*6+4),(nrk_system_time.secs>>8)&0xff);
    37ca:	20 91 26 06 	lds	r18, 0x0626
    37ce:	40 91 8f 0b 	lds	r20, 0x0B8F
    37d2:	50 91 90 0b 	lds	r21, 0x0B90
    37d6:	60 91 91 0b 	lds	r22, 0x0B91
    37da:	70 91 92 0b 	lds	r23, 0x0B92
    37de:	99 27       	eor	r25, r25
    37e0:	87 2f       	mov	r24, r23
    37e2:	76 2f       	mov	r23, r22
    37e4:	65 2f       	mov	r22, r21
    37e6:	46 e0       	ldi	r20, 0x06	; 6
    37e8:	24 9f       	mul	r18, r20
    37ea:	90 01       	movw	r18, r0
    37ec:	11 24       	eor	r1, r1
    37ee:	c9 01       	movw	r24, r18
    37f0:	8b 5f       	subi	r24, 0xFB	; 251
    37f2:	9d 4f       	sbci	r25, 0xFD	; 253
    37f4:	0e 94 f6 15 	call	0x2bec	; 0x2bec <nrk_eeprom_write_byte>
    nrk_eeprom_write_byte(NRK_ERROR_EEPROM_INDEX+1+((uint16_t)error_cnt*6+5),(nrk_system_time.secs)&0xff);
    37f8:	80 91 26 06 	lds	r24, 0x0626
    37fc:	26 e0       	ldi	r18, 0x06	; 6
    37fe:	82 9f       	mul	r24, r18
    3800:	c0 01       	movw	r24, r0
    3802:	11 24       	eor	r1, r1
    3804:	60 91 8f 0b 	lds	r22, 0x0B8F
    3808:	8a 5f       	subi	r24, 0xFA	; 250
    380a:	9d 4f       	sbci	r25, 0xFD	; 253
    380c:	0e 94 f6 15 	call	0x2bec	; 0x2bec <nrk_eeprom_write_byte>
    // 3) write error cnt back
    nrk_eeprom_write_byte(NRK_ERROR_EEPROM_INDEX,error_cnt);
    3810:	60 91 26 06 	lds	r22, 0x0626
    3814:	80 e0       	ldi	r24, 0x00	; 0
    3816:	92 e0       	ldi	r25, 0x02	; 2
}
    3818:	df 91       	pop	r29
    381a:	cf 91       	pop	r28
    nrk_eeprom_write_byte(NRK_ERROR_EEPROM_INDEX+1+((uint16_t)error_cnt*6+2),(nrk_system_time.secs>>24)&0xff);
    nrk_eeprom_write_byte(NRK_ERROR_EEPROM_INDEX+1+((uint16_t)error_cnt*6+3),(nrk_system_time.secs>>16)&0xff);
    nrk_eeprom_write_byte(NRK_ERROR_EEPROM_INDEX+1+((uint16_t)error_cnt*6+4),(nrk_system_time.secs>>8)&0xff);
    nrk_eeprom_write_byte(NRK_ERROR_EEPROM_INDEX+1+((uint16_t)error_cnt*6+5),(nrk_system_time.secs)&0xff);
    // 3) write error cnt back
    nrk_eeprom_write_byte(NRK_ERROR_EEPROM_INDEX,error_cnt);
    381c:	0c 94 f6 15 	jmp	0x2bec	; 0x2bec <nrk_eeprom_write_byte>

00003820 <nrk_error_get>:

}


uint8_t nrk_error_get (uint8_t * task_id, uint8_t * code)
{
    3820:	fc 01       	movw	r30, r24
    if (error_num == 0)
    3822:	80 91 d6 09 	lds	r24, 0x09D6
    3826:	88 23       	and	r24, r24
    3828:	31 f0       	breq	.+12     	; 0x3836 <nrk_error_get+0x16>
        return 0;
    *code = error_num;
    382a:	db 01       	movw	r26, r22
    382c:	8c 93       	st	X, r24
    *task_id = error_task;
    382e:	80 91 c6 06 	lds	r24, 0x06C6
    3832:	80 83       	st	Z, r24
    return 1;
    3834:	81 e0       	ldi	r24, 0x01	; 1
}
    3836:	08 95       	ret

00003838 <nrk_error_print>:
uint8_t i,t;




    if (error_num == 0)
    3838:	80 91 d6 09 	lds	r24, 0x09D6
    383c:	88 23       	and	r24, r24
    383e:	09 f4       	brne	.+2      	; 0x3842 <nrk_error_print+0xa>
    3840:	83 c0       	rjmp	.+262    	; 0x3948 <nrk_error_print+0x110>
    while (1)
    {

#endif

        nrk_kprintf (PSTR ("*NRK ERROR("));
    3842:	84 ee       	ldi	r24, 0xE4	; 228
    3844:	95 e0       	ldi	r25, 0x05	; 5
    3846:	0e 94 25 12 	call	0x244a	; 0x244a <nrk_kprintf>
        printf ("%d", error_task);
    384a:	80 91 c6 06 	lds	r24, 0x06C6
    384e:	1f 92       	push	r1
    3850:	8f 93       	push	r24
    3852:	82 e6       	ldi	r24, 0x62	; 98
    3854:	93 e0       	ldi	r25, 0x03	; 3
    3856:	9f 93       	push	r25
    3858:	8f 93       	push	r24
    385a:	0e 94 bc 33 	call	0x6778	; 0x6778 <printf>
        nrk_kprintf (PSTR ("): "));
    385e:	80 ee       	ldi	r24, 0xE0	; 224
    3860:	95 e0       	ldi	r25, 0x05	; 5
    3862:	0e 94 25 12 	call	0x244a	; 0x244a <nrk_kprintf>
        if (error_num > NRK_NUM_ERRORS)
    3866:	0f 90       	pop	r0
    3868:	0f 90       	pop	r0
    386a:	0f 90       	pop	r0
    386c:	0f 90       	pop	r0
    386e:	80 91 d6 09 	lds	r24, 0x09D6
    3872:	88 31       	cpi	r24, 0x18	; 24
    3874:	10 f0       	brcs	.+4      	; 0x387a <nrk_error_print+0x42>
            error_num = NRK_UNKOWN;
    3876:	10 92 d6 09 	sts	0x09D6, r1
        switch (error_num)
    387a:	e0 91 d6 09 	lds	r30, 0x09D6
    387e:	8e 2f       	mov	r24, r30
    3880:	90 e0       	ldi	r25, 0x00	; 0
    3882:	fc 01       	movw	r30, r24
    3884:	31 97       	sbiw	r30, 0x01	; 1
    3886:	e6 31       	cpi	r30, 0x16	; 22
    3888:	f1 05       	cpc	r31, r1
    388a:	08 f0       	brcs	.+2      	; 0x388e <nrk_error_print+0x56>
    388c:	46 c0       	rjmp	.+140    	; 0x391a <nrk_error_print+0xe2>
    388e:	e6 54       	subi	r30, 0x46	; 70
    3890:	ff 4f       	sbci	r31, 0xFF	; 255
    3892:	0c 94 02 33 	jmp	0x6604	; 0x6604 <__tablejump2__>
        {
        case NRK_PERIOD_OVERFLOW:
            nrk_kprintf (PSTR ("Task period too large. Period must be less than 61 seconds."));
    3896:	84 ea       	ldi	r24, 0xA4	; 164
    3898:	95 e0       	ldi	r25, 0x05	; 5
    389a:	41 c0       	rjmp	.+130    	; 0x391e <nrk_error_print+0xe6>
            break;
        case NRK_STACK_TOO_SMALL:
            nrk_kprintf (PSTR ("Stack was not defined as large enough!"));
    389c:	8d e7       	ldi	r24, 0x7D	; 125
    389e:	95 e0       	ldi	r25, 0x05	; 5
    38a0:	3e c0       	rjmp	.+124    	; 0x391e <nrk_error_print+0xe6>
            break;
        case NRK_STACK_OVERFLOW:
            nrk_kprintf (PSTR ("Task Stack Overflow"));
    38a2:	89 e6       	ldi	r24, 0x69	; 105
    38a4:	95 e0       	ldi	r25, 0x05	; 5
    38a6:	3b c0       	rjmp	.+118    	; 0x391e <nrk_error_print+0xe6>
            break;
        case NRK_INVALID_STACK_POINTER:
            nrk_kprintf (PSTR ("Invalid Stack Pointer"));
    38a8:	83 e5       	ldi	r24, 0x53	; 83
    38aa:	95 e0       	ldi	r25, 0x05	; 5
    38ac:	38 c0       	rjmp	.+112    	; 0x391e <nrk_error_print+0xe6>
            break;
        case NRK_RESERVE_ERROR:
            nrk_kprintf (PSTR ("Reserve Error in Scheduler"));
    38ae:	88 e3       	ldi	r24, 0x38	; 56
    38b0:	95 e0       	ldi	r25, 0x05	; 5
    38b2:	35 c0       	rjmp	.+106    	; 0x391e <nrk_error_print+0xe6>
            break;
        case NRK_RESERVE_VIOLATED:
            nrk_kprintf (PSTR ("Task Reserve Violated"));
    38b4:	82 e2       	ldi	r24, 0x22	; 34
    38b6:	95 e0       	ldi	r25, 0x05	; 5
    38b8:	32 c0       	rjmp	.+100    	; 0x391e <nrk_error_print+0xe6>
            break;
        case NRK_WAKEUP_MISSED:
            nrk_kprintf (PSTR ("Scheduler Missed Wakeup"));
    38ba:	8a e0       	ldi	r24, 0x0A	; 10
    38bc:	95 e0       	ldi	r25, 0x05	; 5
    38be:	2f c0       	rjmp	.+94     	; 0x391e <nrk_error_print+0xe6>
            break;
        case NRK_DUP_TASK_ID:
            nrk_kprintf (PSTR ("Duplicated Task ID"));
    38c0:	87 ef       	ldi	r24, 0xF7	; 247
    38c2:	94 e0       	ldi	r25, 0x04	; 4
    38c4:	2c c0       	rjmp	.+88     	; 0x391e <nrk_error_print+0xe6>
            break;
        case NRK_BAD_STARTUP:
            nrk_kprintf (PSTR ("Unexpected Restart"));
    38c6:	84 ee       	ldi	r24, 0xE4	; 228
    38c8:	94 e0       	ldi	r25, 0x04	; 4
    38ca:	29 c0       	rjmp	.+82     	; 0x391e <nrk_error_print+0xe6>
            break;
        case NRK_STACK_SMASH:
            nrk_kprintf (PSTR ("Idle or Kernel Stack Overflow"));
    38cc:	86 ec       	ldi	r24, 0xC6	; 198
    38ce:	94 e0       	ldi	r25, 0x04	; 4
    38d0:	26 c0       	rjmp	.+76     	; 0x391e <nrk_error_print+0xe6>
            break;
        case NRK_EXTRA_TASK:
            nrk_kprintf (PSTR ("Extra Task started, is nrk_cfg.h ok?"));
    38d2:	81 ea       	ldi	r24, 0xA1	; 161
    38d4:	94 e0       	ldi	r25, 0x04	; 4
    38d6:	23 c0       	rjmp	.+70     	; 0x391e <nrk_error_print+0xe6>
            break;
        case NRK_LOW_VOLTAGE:
            nrk_kprintf (PSTR ("Low Voltage"));
    38d8:	85 e9       	ldi	r24, 0x95	; 149
    38da:	94 e0       	ldi	r25, 0x04	; 4
    38dc:	20 c0       	rjmp	.+64     	; 0x391e <nrk_error_print+0xe6>
            break;
        case NRK_SEG_FAULT:
            nrk_kprintf (PSTR ("Unhandled Interrupt Vector"));
    38de:	8a e7       	ldi	r24, 0x7A	; 122
    38e0:	94 e0       	ldi	r25, 0x04	; 4
    38e2:	1d c0       	rjmp	.+58     	; 0x391e <nrk_error_print+0xe6>
            break;
        case NRK_TIMER_OVERFLOW:
            nrk_kprintf (PSTR ("Timer Overflow"));
    38e4:	8b e6       	ldi	r24, 0x6B	; 107
    38e6:	94 e0       	ldi	r25, 0x04	; 4
    38e8:	1a c0       	rjmp	.+52     	; 0x391e <nrk_error_print+0xe6>
            break;
        case NRK_SW_WATCHDOG_ERROR:
            nrk_kprintf (PSTR ("SW Watchdog Restart"));
    38ea:	87 e5       	ldi	r24, 0x57	; 87
    38ec:	94 e0       	ldi	r25, 0x04	; 4
    38ee:	17 c0       	rjmp	.+46     	; 0x391e <nrk_error_print+0xe6>
            break;
        case NRK_WATCHDOG_ERROR:
            nrk_kprintf (PSTR ("Watchdog Restart"));
    38f0:	86 e4       	ldi	r24, 0x46	; 70
    38f2:	94 e0       	ldi	r25, 0x04	; 4
    38f4:	14 c0       	rjmp	.+40     	; 0x391e <nrk_error_print+0xe6>
            break;
        case NRK_DEVICE_DRIVER:
            nrk_kprintf (PSTR ("Device Driver Error"));
    38f6:	82 e3       	ldi	r24, 0x32	; 50
    38f8:	94 e0       	ldi	r25, 0x04	; 4
    38fa:	11 c0       	rjmp	.+34     	; 0x391e <nrk_error_print+0xe6>
            break;
        case NRK_UNIMPLEMENTED:
            nrk_kprintf (PSTR ("Kernel function not implemented"));
    38fc:	82 e1       	ldi	r24, 0x12	; 18
    38fe:	94 e0       	ldi	r25, 0x04	; 4
    3900:	0e c0       	rjmp	.+28     	; 0x391e <nrk_error_print+0xe6>
            break;
        case NRK_SIGNAL_CREATE_ERROR:
            nrk_kprintf (PSTR ("Failed to create Signal"));
    3902:	8a ef       	ldi	r24, 0xFA	; 250
    3904:	93 e0       	ldi	r25, 0x03	; 3
    3906:	0b c0       	rjmp	.+22     	; 0x391e <nrk_error_print+0xe6>
            break;
        case NRK_SEMAPHORE_CREATE_ERROR:
            nrk_kprintf (PSTR ("Failed to create Semaphore"));
    3908:	8f ed       	ldi	r24, 0xDF	; 223
    390a:	93 e0       	ldi	r25, 0x03	; 3
    390c:	08 c0       	rjmp	.+16     	; 0x391e <nrk_error_print+0xe6>
            break;
        case NRK_BOD_ERROR:
            nrk_kprintf (PSTR ("Brown Out Detect"));
    390e:	8e ec       	ldi	r24, 0xCE	; 206
    3910:	93 e0       	ldi	r25, 0x03	; 3
    3912:	05 c0       	rjmp	.+10     	; 0x391e <nrk_error_print+0xe6>
            break;
        case NRK_EXT_RST_ERROR:
            nrk_kprintf (PSTR ("External Reset"));
    3914:	8f eb       	ldi	r24, 0xBF	; 191
    3916:	93 e0       	ldi	r25, 0x03	; 3
    3918:	02 c0       	rjmp	.+4      	; 0x391e <nrk_error_print+0xe6>
            break;
        default:
            nrk_kprintf (PSTR ("UNKOWN"));
    391a:	88 eb       	ldi	r24, 0xB8	; 184
    391c:	93 e0       	ldi	r25, 0x03	; 3
    391e:	0e 94 25 12 	call	0x244a	; 0x244a <nrk_kprintf>
        }
        putchar ('\r');
    3922:	60 91 fd 0b 	lds	r22, 0x0BFD
    3926:	70 91 fe 0b 	lds	r23, 0x0BFE
    392a:	8d e0       	ldi	r24, 0x0D	; 13
    392c:	90 e0       	ldi	r25, 0x00	; 0
    392e:	0e 94 84 33 	call	0x6708	; 0x6708 <fputc>
        putchar ('\n');
    3932:	60 91 fd 0b 	lds	r22, 0x0BFD
    3936:	70 91 fe 0b 	lds	r23, 0x0BFE
    393a:	8a e0       	ldi	r24, 0x0A	; 10
    393c:	90 e0       	ldi	r25, 0x00	; 0
    393e:	0e 94 84 33 	call	0x6708	; 0x6708 <fputc>
}


#endif

    return error_num;
    3942:	80 91 d6 09 	lds	r24, 0x09D6
    3946:	08 95       	ret




    if (error_num == 0)
        return 0;
    3948:	80 e0       	ldi	r24, 0x00	; 0


#endif

    return error_num;
}
    394a:	08 95       	ret

0000394c <clear_regs>:

inline void clear_regs()
{

        GTCCR=0;
    394c:	13 bc       	out	0x23, r1	; 35
        ASSR=0;
    394e:	10 92 b6 00 	sts	0x00B6, r1

        OCR0B=0;
    3952:	18 bc       	out	0x28, r1	; 40
        OCR0A=0;
    3954:	17 bc       	out	0x27, r1	; 39
        TCNT0=0;
    3956:	16 bc       	out	0x26, r1	; 38
        TCCR0B=0;
    3958:	15 bc       	out	0x25, r1	; 37
        TCCR0A=0;
    395a:	14 bc       	out	0x24, r1	; 36

        EIMSK=0;
    395c:	1d ba       	out	0x1d, r1	; 29
        EIFR=0;
    395e:	1c ba       	out	0x1c, r1	; 28
        PCIFR=0;
    3960:	1b ba       	out	0x1b, r1	; 27


        OCR3B =0;
    3962:	10 92 9b 00 	sts	0x009B, r1
    3966:	10 92 9a 00 	sts	0x009A, r1
        OCR3A =0;
    396a:	10 92 99 00 	sts	0x0099, r1
    396e:	10 92 98 00 	sts	0x0098, r1
        TCNT3 =0;
    3972:	10 92 95 00 	sts	0x0095, r1
    3976:	10 92 94 00 	sts	0x0094, r1
        TCCR3B=0;
    397a:	10 92 91 00 	sts	0x0091, r1
        TCCR3A=0;
    397e:	10 92 90 00 	sts	0x0090, r1
        TIFR3=0;
    3982:	18 ba       	out	0x18, r1	; 24
        TIMSK3=0;
    3984:	10 92 71 00 	sts	0x0071, r1


        OCR2B =0;
    3988:	10 92 b4 00 	sts	0x00B4, r1
        OCR2A =0;
    398c:	10 92 b3 00 	sts	0x00B3, r1
        TCNT2 =0;
    3990:	10 92 b2 00 	sts	0x00B2, r1
        TCCR2B=0;
    3994:	10 92 b1 00 	sts	0x00B1, r1
        TCCR2A=0;
    3998:	e0 eb       	ldi	r30, 0xB0	; 176
    399a:	f0 e0       	ldi	r31, 0x00	; 0
    399c:	10 82       	st	Z, r1
        TCCR2A=0;
    399e:	10 82       	st	Z, r1
        TIFR2=0;
    39a0:	17 ba       	out	0x17, r1	; 23
        TIMSK2=0;
    39a2:	10 92 70 00 	sts	0x0070, r1


	// set all bits to 1 in order to clear
	MCUSR=0xff;
    39a6:	8f ef       	ldi	r24, 0xFF	; 255
    39a8:	84 bf       	out	0x34, r24	; 52
    39aa:	08 95       	ret

000039ac <nrk_error_handle>:
    		nrk_watchdog_disable();
	#endif
#endif

#ifdef NRK_REBOOT_ON_ERROR
    nrk_int_disable ();
    39ac:	0e 94 93 16 	call	0x2d26	; 0x2d26 <nrk_int_disable>
    nrk_watchdog_disable();
    39b0:	0e 94 dc 2f 	call	0x5fb8	; 0x5fb8 <nrk_watchdog_disable>
                        ::);
#endif

#ifdef NRK_REBOOT_ON_ERROR
        // wait for watchdog to kick in
        if(error_num!=NRK_WATCHDOG_ERROR && error_num!=NRK_BOD_ERROR && error_num!=NRK_EXT_RST_ERROR)
    39b4:	80 91 d6 09 	lds	r24, 0x09D6
    39b8:	80 31       	cpi	r24, 0x10	; 16
    39ba:	71 f0       	breq	.+28     	; 0x39d8 <nrk_error_handle+0x2c>
    39bc:	83 51       	subi	r24, 0x13	; 19
    39be:	82 30       	cpi	r24, 0x02	; 2
    39c0:	58 f0       	brcs	.+22     	; 0x39d8 <nrk_error_handle+0x2c>
        {
	    clear_regs();
    39c2:	0e 94 a6 1c 	call	0x394c	; 0x394c <clear_regs>
	    #ifdef NRK_REPORT_ERRORS
	    nrk_kprintf(PSTR("NRK Reboot...\r\n" ));
    39c6:	80 ef       	ldi	r24, 0xF0	; 240
    39c8:	95 e0       	ldi	r25, 0x05	; 5
    39ca:	0e 94 25 12 	call	0x244a	; 0x244a <nrk_kprintf>
	    #endif NRK_REPORT_ERRORS
            nrk_watchdog_enable();
    39ce:	0e 94 ea 2f 	call	0x5fd4	; 0x5fd4 <nrk_watchdog_enable>
            nrk_int_disable();
    39d2:	0e 94 93 16 	call	0x2d26	; 0x2d26 <nrk_int_disable>
    39d6:	ff cf       	rjmp	.-2      	; 0x39d6 <nrk_error_handle+0x2a>
        pause();
        blink_morse_code_error( error_num);
    }

#endif  /*  */
    error_num = 0;
    39d8:	10 92 d6 09 	sts	0x09D6, r1
    39dc:	08 95       	ret

000039de <nrk_error_add>:
}
#endif

void nrk_error_add (uint8_t n)
{
    error_num = n;
    39de:	80 93 d6 09 	sts	0x09D6, r24
    error_task = nrk_cur_task_TCB->task_ID;
    39e2:	e0 91 98 0b 	lds	r30, 0x0B98
    39e6:	f0 91 99 0b 	lds	r31, 0x0B99
    39ea:	60 85       	ldd	r22, Z+8	; 0x08
    39ec:	60 93 c6 06 	sts	0x06C6, r22

#ifdef NRK_LOG_ERRORS
    _nrk_log_error(error_num, error_task);
    39f0:	0e 94 93 1b 	call	0x3726	; 0x3726 <_nrk_log_error>
#endif

#ifdef NRK_REPORT_ERRORS
    nrk_error_print ();
    39f4:	0e 94 1c 1c 	call	0x3838	; 0x3838 <nrk_error_print>
#endif 

nrk_error_handle();
    39f8:	0c 94 d6 1c 	jmp	0x39ac	; 0x39ac <nrk_error_handle>

000039fc <nrk_kernel_error_add>:

}

void nrk_kernel_error_add (uint8_t n, uint8_t task)
{
    error_num = n;
    39fc:	80 93 d6 09 	sts	0x09D6, r24
    error_task = task;
    3a00:	60 93 c6 06 	sts	0x06C6, r22

#ifdef NRK_LOG_ERRORS
    _nrk_log_error(error_num, error_task);
    3a04:	0e 94 93 1b 	call	0x3726	; 0x3726 <_nrk_log_error>
#endif

#ifdef NRK_REPORT_ERRORS
    nrk_error_print ();
    3a08:	0e 94 1c 1c 	call	0x3838	; 0x3838 <nrk_error_print>
#endif 

nrk_error_handle();
    3a0c:	0c 94 d6 1c 	jmp	0x39ac	; 0x39ac <nrk_error_handle>

00003a10 <pause>:
    }

}

void pause()
{
    3a10:	cf 93       	push	r28
    3a12:	df 93       	push	r29
    3a14:	1f 92       	push	r1
    3a16:	cd b7       	in	r28, 0x3d	; 61
    3a18:	de b7       	in	r29, 0x3e	; 62
    volatile uint8_t t;
    for (t = 0; t < 100; t++)
    3a1a:	19 82       	std	Y+1, r1	; 0x01
    3a1c:	89 81       	ldd	r24, Y+1	; 0x01
    3a1e:	84 36       	cpi	r24, 0x64	; 100
    3a20:	40 f4       	brcc	.+16     	; 0x3a32 <pause+0x22>
        nrk_spin_wait_us (2000);
    3a22:	80 ed       	ldi	r24, 0xD0	; 208
    3a24:	97 e0       	ldi	r25, 0x07	; 7
    3a26:	0e 94 18 2c 	call	0x5830	; 0x5830 <nrk_spin_wait_us>
}

void pause()
{
    volatile uint8_t t;
    for (t = 0; t < 100; t++)
    3a2a:	89 81       	ldd	r24, Y+1	; 0x01
    3a2c:	8f 5f       	subi	r24, 0xFF	; 255
    3a2e:	89 83       	std	Y+1, r24	; 0x01
    3a30:	f5 cf       	rjmp	.-22     	; 0x3a1c <pause+0xc>
        nrk_spin_wait_us (2000);
}
    3a32:	0f 90       	pop	r0
    3a34:	df 91       	pop	r29
    3a36:	cf 91       	pop	r28
    3a38:	08 95       	ret

00003a3a <blink_dash>:

}

void blink_dash()
{
    nrk_led_set (GREEN_LED);
    3a3a:	81 e0       	ldi	r24, 0x01	; 1
    3a3c:	90 e0       	ldi	r25, 0x00	; 0
    3a3e:	0e 94 76 15 	call	0x2aec	; 0x2aec <nrk_led_set>
    pause();
    3a42:	0e 94 08 1d 	call	0x3a10	; 0x3a10 <pause>
    pause();
    3a46:	0e 94 08 1d 	call	0x3a10	; 0x3a10 <pause>
    pause();
    3a4a:	0e 94 08 1d 	call	0x3a10	; 0x3a10 <pause>
    nrk_led_clr(GREEN_LED);
    3a4e:	81 e0       	ldi	r24, 0x01	; 1
    3a50:	90 e0       	ldi	r25, 0x00	; 0
    3a52:	0e 94 5f 15 	call	0x2abe	; 0x2abe <nrk_led_clr>
    pause();
    3a56:	0c 94 08 1d 	jmp	0x3a10	; 0x3a10 <pause>

00003a5a <blink_dot>:
}

void blink_dot()
{
    nrk_led_set(GREEN_LED);
    3a5a:	81 e0       	ldi	r24, 0x01	; 1
    3a5c:	90 e0       	ldi	r25, 0x00	; 0
    3a5e:	0e 94 76 15 	call	0x2aec	; 0x2aec <nrk_led_set>
    pause();
    3a62:	0e 94 08 1d 	call	0x3a10	; 0x3a10 <pause>
    nrk_led_clr(GREEN_LED);
    3a66:	81 e0       	ldi	r24, 0x01	; 1
    3a68:	90 e0       	ldi	r25, 0x00	; 0
    3a6a:	0e 94 5f 15 	call	0x2abe	; 0x2abe <nrk_led_clr>
    pause();
    3a6e:	0c 94 08 1d 	jmp	0x3a10	; 0x3a10 <pause>

00003a72 <blink_morse_code_error>:
}


void blink_morse_code_error( uint8_t number )
{
    3a72:	ff 92       	push	r15
    3a74:	0f 93       	push	r16
    3a76:	1f 93       	push	r17
    3a78:	cf 93       	push	r28
    3a7a:	df 93       	push	r29
    3a7c:	00 d0       	rcall	.+0      	; 0x3a7e <blink_morse_code_error+0xc>
    3a7e:	1f 92       	push	r1
    3a80:	cd b7       	in	r28, 0x3d	; 61
    3a82:	de b7       	in	r29, 0x3e	; 62
    uint8_t i;
    char str[3];

    sprintf( str,"%d",number );
    3a84:	1f 92       	push	r1
    3a86:	8f 93       	push	r24
    3a88:	82 e6       	ldi	r24, 0x62	; 98
    3a8a:	93 e0       	ldi	r25, 0x03	; 3
    3a8c:	9f 93       	push	r25
    3a8e:	8f 93       	push	r24
    3a90:	8e 01       	movw	r16, r28
    3a92:	0f 5f       	subi	r16, 0xFF	; 255
    3a94:	1f 4f       	sbci	r17, 0xFF	; 255
    3a96:	1f 93       	push	r17
    3a98:	0f 93       	push	r16
    3a9a:	0e 94 06 34 	call	0x680c	; 0x680c <sprintf>

    for(i=0; i<strlen(str); i++ )
    3a9e:	0f 90       	pop	r0
    3aa0:	0f 90       	pop	r0
    3aa2:	0f 90       	pop	r0
    3aa4:	0f 90       	pop	r0
    3aa6:	0f 90       	pop	r0
    3aa8:	0f 90       	pop	r0
    3aaa:	f1 2c       	mov	r15, r1
    3aac:	f8 01       	movw	r30, r16
    3aae:	01 90       	ld	r0, Z+
    3ab0:	00 20       	and	r0, r0
    3ab2:	e9 f7       	brne	.-6      	; 0x3aae <blink_morse_code_error+0x3c>
    3ab4:	31 97       	sbiw	r30, 0x01	; 1
    3ab6:	e0 1b       	sub	r30, r16
    3ab8:	f1 0b       	sbc	r31, r17
    3aba:	8f 2d       	mov	r24, r15
    3abc:	90 e0       	ldi	r25, 0x00	; 0
    3abe:	8e 17       	cp	r24, r30
    3ac0:	9f 07       	cpc	r25, r31
    3ac2:	08 f0       	brcs	.+2      	; 0x3ac6 <blink_morse_code_error+0x54>
    3ac4:	5d c0       	rjmp	.+186    	; 0x3b80 <blink_morse_code_error+0x10e>
    {
        switch( str[i])
    3ac6:	f8 01       	movw	r30, r16
    3ac8:	e8 0f       	add	r30, r24
    3aca:	f9 1f       	adc	r31, r25
    3acc:	e0 81       	ld	r30, Z
    3ace:	8e 2f       	mov	r24, r30
    3ad0:	90 e0       	ldi	r25, 0x00	; 0
    3ad2:	fc 01       	movw	r30, r24
    3ad4:	f0 97       	sbiw	r30, 0x30	; 48
    3ad6:	ea 30       	cpi	r30, 0x0A	; 10
    3ad8:	f1 05       	cpc	r31, r1
    3ada:	08 f0       	brcs	.+2      	; 0x3ade <blink_morse_code_error+0x6c>
    3adc:	49 c0       	rjmp	.+146    	; 0x3b70 <blink_morse_code_error+0xfe>
    3ade:	e0 53       	subi	r30, 0x30	; 48
    3ae0:	ff 4f       	sbci	r31, 0xFF	; 255
    3ae2:	0c 94 02 33 	jmp	0x6604	; 0x6604 <__tablejump2__>
        {
        case '0':
            blink_dash();
    3ae6:	0e 94 1d 1d 	call	0x3a3a	; 0x3a3a <blink_dash>
    3aea:	02 c0       	rjmp	.+4      	; 0x3af0 <blink_morse_code_error+0x7e>
            blink_dash();
            blink_dash();
            blink_dash();
            break;
        case '1':
            blink_dot();
    3aec:	0e 94 2d 1d 	call	0x3a5a	; 0x3a5a <blink_dot>
            blink_dash();
    3af0:	0e 94 1d 1d 	call	0x3a3a	; 0x3a3a <blink_dash>
            blink_dash();
    3af4:	0e 94 1d 1d 	call	0x3a3a	; 0x3a3a <blink_dash>
            blink_dash();
    3af8:	0e 94 1d 1d 	call	0x3a3a	; 0x3a3a <blink_dash>
            blink_dash();
    3afc:	0e 94 1d 1d 	call	0x3a3a	; 0x3a3a <blink_dash>
            break;
    3b00:	37 c0       	rjmp	.+110    	; 0x3b70 <blink_morse_code_error+0xfe>
        case '2':
            blink_dot();
    3b02:	0e 94 2d 1d 	call	0x3a5a	; 0x3a5a <blink_dot>
            blink_dot();
    3b06:	0e 94 2d 1d 	call	0x3a5a	; 0x3a5a <blink_dot>
    3b0a:	f4 cf       	rjmp	.-24     	; 0x3af4 <blink_morse_code_error+0x82>
            blink_dash();
            blink_dash();
            blink_dash();
            break;
        case '3':
            blink_dot();
    3b0c:	0e 94 2d 1d 	call	0x3a5a	; 0x3a5a <blink_dot>
            blink_dot();
    3b10:	0e 94 2d 1d 	call	0x3a5a	; 0x3a5a <blink_dot>
            blink_dot();
    3b14:	0e 94 2d 1d 	call	0x3a5a	; 0x3a5a <blink_dot>
    3b18:	ef cf       	rjmp	.-34     	; 0x3af8 <blink_morse_code_error+0x86>
            blink_dash();
            blink_dash();
            break;
        case '4':
            blink_dot();
    3b1a:	0e 94 2d 1d 	call	0x3a5a	; 0x3a5a <blink_dot>
            blink_dot();
    3b1e:	0e 94 2d 1d 	call	0x3a5a	; 0x3a5a <blink_dot>
            blink_dot();
    3b22:	0e 94 2d 1d 	call	0x3a5a	; 0x3a5a <blink_dot>
            blink_dot();
    3b26:	0e 94 2d 1d 	call	0x3a5a	; 0x3a5a <blink_dot>
    3b2a:	e8 cf       	rjmp	.-48     	; 0x3afc <blink_morse_code_error+0x8a>
            blink_dash();
            break;
        case '5':
            blink_dot();
    3b2c:	0e 94 2d 1d 	call	0x3a5a	; 0x3a5a <blink_dot>
    3b30:	02 c0       	rjmp	.+4      	; 0x3b36 <blink_morse_code_error+0xc4>
            blink_dot();
            blink_dot();
            blink_dot();
            break;
        case '6':
            blink_dash();
    3b32:	0e 94 1d 1d 	call	0x3a3a	; 0x3a3a <blink_dash>
            blink_dot();
    3b36:	0e 94 2d 1d 	call	0x3a5a	; 0x3a5a <blink_dot>
    3b3a:	04 c0       	rjmp	.+8      	; 0x3b44 <blink_morse_code_error+0xd2>
            blink_dot();
            blink_dot();
            blink_dot();
            break;
        case '7':
            blink_dash();
    3b3c:	0e 94 1d 1d 	call	0x3a3a	; 0x3a3a <blink_dash>
            blink_dash();
    3b40:	0e 94 1d 1d 	call	0x3a3a	; 0x3a3a <blink_dash>
            blink_dot();
    3b44:	0e 94 2d 1d 	call	0x3a5a	; 0x3a5a <blink_dot>
    3b48:	06 c0       	rjmp	.+12     	; 0x3b56 <blink_morse_code_error+0xe4>
            blink_dot();
            blink_dot();
            break;
        case '8':
            blink_dash();
    3b4a:	0e 94 1d 1d 	call	0x3a3a	; 0x3a3a <blink_dash>
            blink_dash();
    3b4e:	0e 94 1d 1d 	call	0x3a3a	; 0x3a3a <blink_dash>
            blink_dash();
    3b52:	0e 94 1d 1d 	call	0x3a3a	; 0x3a3a <blink_dash>
            blink_dot();
    3b56:	0e 94 2d 1d 	call	0x3a5a	; 0x3a5a <blink_dot>
    3b5a:	08 c0       	rjmp	.+16     	; 0x3b6c <blink_morse_code_error+0xfa>
            blink_dot();
            break;
        case '9':
            blink_dash();
    3b5c:	0e 94 1d 1d 	call	0x3a3a	; 0x3a3a <blink_dash>
            blink_dash();
    3b60:	0e 94 1d 1d 	call	0x3a3a	; 0x3a3a <blink_dash>
            blink_dash();
    3b64:	0e 94 1d 1d 	call	0x3a3a	; 0x3a3a <blink_dash>
            blink_dash();
    3b68:	0e 94 1d 1d 	call	0x3a3a	; 0x3a3a <blink_dash>
            blink_dot();
    3b6c:	0e 94 2d 1d 	call	0x3a5a	; 0x3a5a <blink_dot>
            break;
        }
        pause();
    3b70:	0e 94 08 1d 	call	0x3a10	; 0x3a10 <pause>
        pause();
    3b74:	0e 94 08 1d 	call	0x3a10	; 0x3a10 <pause>
        pause();
    3b78:	0e 94 08 1d 	call	0x3a10	; 0x3a10 <pause>
    uint8_t i;
    char str[3];

    sprintf( str,"%d",number );

    for(i=0; i<strlen(str); i++ )
    3b7c:	f3 94       	inc	r15
    3b7e:	96 cf       	rjmp	.-212    	; 0x3aac <blink_morse_code_error+0x3a>
        pause();
        pause();
        pause();
    }

}
    3b80:	0f 90       	pop	r0
    3b82:	0f 90       	pop	r0
    3b84:	0f 90       	pop	r0
    3b86:	df 91       	pop	r29
    3b88:	cf 91       	pop	r28
    3b8a:	1f 91       	pop	r17
    3b8c:	0f 91       	pop	r16
    3b8e:	ff 90       	pop	r15
    3b90:	08 95       	ret

00003b92 <dump_stack_info>:
#include <nrk_error.h>
#include <nrk_stack_check.h>
#include <stdio.h>

void dump_stack_info()
{
    3b92:	6f 92       	push	r6
    3b94:	7f 92       	push	r7
    3b96:	8f 92       	push	r8
    3b98:	9f 92       	push	r9
    3b9a:	af 92       	push	r10
    3b9c:	bf 92       	push	r11
    3b9e:	cf 92       	push	r12
    3ba0:	df 92       	push	r13
    3ba2:	ef 92       	push	r14
    3ba4:	ff 92       	push	r15
    3ba6:	0f 93       	push	r16
    3ba8:	1f 93       	push	r17
    3baa:	cf 93       	push	r28
    3bac:	df 93       	push	r29
    unsigned int *stk;
    unsigned char *stkc;
    uint8_t i;

    nrk_kprintf( PSTR("\r\nSTACK DUMP\r\n"));
    3bae:	80 e0       	ldi	r24, 0x00	; 0
    3bb0:	96 e0       	ldi	r25, 0x06	; 6
    3bb2:	0e 94 25 12 	call	0x244a	; 0x244a <nrk_kprintf>

    printf( "cur: %d ",nrk_cur_task_TCB->task_ID);
    3bb6:	e0 91 98 0b 	lds	r30, 0x0B98
    3bba:	f0 91 99 0b 	lds	r31, 0x0B99
    3bbe:	80 85       	ldd	r24, Z+8	; 0x08
    3bc0:	28 2f       	mov	r18, r24
    3bc2:	33 27       	eor	r19, r19
    3bc4:	27 fd       	sbrc	r18, 7
    3bc6:	30 95       	com	r19
    3bc8:	3f 93       	push	r19
    3bca:	8f 93       	push	r24
    3bcc:	8e e8       	ldi	r24, 0x8E	; 142
    3bce:	93 e0       	ldi	r25, 0x03	; 3
    3bd0:	9f 93       	push	r25
    3bd2:	8f 93       	push	r24
    3bd4:	0e 94 bc 33 	call	0x6778	; 0x6778 <printf>
    stk= (unsigned int *)nrk_cur_task_TCB->OSTCBStkBottom;
    3bd8:	e0 91 98 0b 	lds	r30, 0x0B98
    3bdc:	f0 91 99 0b 	lds	r31, 0x0B99
    3be0:	c2 81       	ldd	r28, Z+2	; 0x02
    3be2:	d3 81       	ldd	r29, Z+3	; 0x03
    stkc = (unsigned char*)stk;
    printf( "bottom = %x ",(uint16_t)stkc );
    3be4:	df 93       	push	r29
    3be6:	cf 93       	push	r28
    3be8:	82 ec       	ldi	r24, 0xC2	; 194
    3bea:	93 e0       	ldi	r25, 0x03	; 3
    3bec:	9f 93       	push	r25
    3bee:	8f 93       	push	r24
    3bf0:	0e 94 bc 33 	call	0x6778	; 0x6778 <printf>
    printf( "canary = %x ",*stkc );
    3bf4:	88 81       	ld	r24, Y
    3bf6:	1f 92       	push	r1
    3bf8:	8f 93       	push	r24
    3bfa:	87 e9       	ldi	r24, 0x97	; 151
    3bfc:	93 e0       	ldi	r25, 0x03	; 3
    3bfe:	9f 93       	push	r25
    3c00:	8f 93       	push	r24
    3c02:	0e 94 bc 33 	call	0x6778	; 0x6778 <printf>
    stk= (unsigned int *)nrk_cur_task_TCB->OSTaskStkPtr;
    3c06:	e0 91 98 0b 	lds	r30, 0x0B98
    3c0a:	f0 91 99 0b 	lds	r31, 0x0B99
    stkc = (unsigned char*)stk;
    printf( "stk = %x ",(uint16_t)stkc );
    3c0e:	81 81       	ldd	r24, Z+1	; 0x01
    3c10:	8f 93       	push	r24
    3c12:	80 81       	ld	r24, Z
    3c14:	8f 93       	push	r24
    3c16:	84 ea       	ldi	r24, 0xA4	; 164
    3c18:	93 e0       	ldi	r25, 0x03	; 3
    3c1a:	9f 93       	push	r25
    3c1c:	8f 93       	push	r24
    3c1e:	0e 94 bc 33 	call	0x6778	; 0x6778 <printf>
    printf( "tcb addr = %x\r\n",(uint16_t)nrk_cur_task_TCB);
    3c22:	80 91 99 0b 	lds	r24, 0x0B99
    3c26:	8f 93       	push	r24
    3c28:	80 91 98 0b 	lds	r24, 0x0B98
    3c2c:	8f 93       	push	r24
    3c2e:	8e ea       	ldi	r24, 0xAE	; 174
    3c30:	93 e0       	ldi	r25, 0x03	; 3
    3c32:	9f 93       	push	r25
    3c34:	8f 93       	push	r24
    3c36:	0e 94 bc 33 	call	0x6778	; 0x6778 <printf>
    3c3a:	c8 ea       	ldi	r28, 0xA8	; 168
    3c3c:	da e0       	ldi	r29, 0x0A	; 10
    3c3e:	ed b7       	in	r30, 0x3d	; 61
    3c40:	fe b7       	in	r31, 0x3e	; 62
    3c42:	74 96       	adiw	r30, 0x14	; 20
    3c44:	0f b6       	in	r0, 0x3f	; 63
    3c46:	f8 94       	cli
    3c48:	fe bf       	out	0x3e, r31	; 62
    3c4a:	0f be       	out	0x3f, r0	; 63
    3c4c:	ed bf       	out	0x3d, r30	; 61
    3c4e:	00 e0       	ldi	r16, 0x00	; 0
    3c50:	10 e0       	ldi	r17, 0x00	; 0

    for(i=0; i<NRK_MAX_TASKS; i++ )
    {
        stk= (unsigned int *)nrk_task_TCB[i].OSTCBStkBottom;
        stkc = (unsigned char*)stk;
        printf( "%d: bottom = %x ",i,(uint16_t)stkc );
    3c52:	8e eb       	ldi	r24, 0xBE	; 190
    3c54:	68 2e       	mov	r6, r24
    3c56:	83 e0       	ldi	r24, 0x03	; 3
    3c58:	78 2e       	mov	r7, r24
        printf( "canary = %x ",*stkc );
    3c5a:	97 e9       	ldi	r25, 0x97	; 151
    3c5c:	89 2e       	mov	r8, r25
    3c5e:	93 e0       	ldi	r25, 0x03	; 3
    3c60:	99 2e       	mov	r9, r25
        stk= (unsigned int *)nrk_task_TCB[i].OSTaskStkPtr;
        stkc = (unsigned char*)stk;
        printf( "stk = %x ",(uint16_t)stkc );
    3c62:	24 ea       	ldi	r18, 0xA4	; 164
    3c64:	a2 2e       	mov	r10, r18
    3c66:	23 e0       	ldi	r18, 0x03	; 3
    3c68:	b2 2e       	mov	r11, r18
        printf( "tcb addr = %x\r\n",(uint16_t)&nrk_task_TCB[i]);
    3c6a:	3e ea       	ldi	r19, 0xAE	; 174
    3c6c:	c3 2e       	mov	r12, r19
    3c6e:	33 e0       	ldi	r19, 0x03	; 3
    3c70:	d3 2e       	mov	r13, r19
    printf( "stk = %x ",(uint16_t)stkc );
    printf( "tcb addr = %x\r\n",(uint16_t)nrk_cur_task_TCB);

    for(i=0; i<NRK_MAX_TASKS; i++ )
    {
        stk= (unsigned int *)nrk_task_TCB[i].OSTCBStkBottom;
    3c72:	ea 80       	ldd	r14, Y+2	; 0x02
    3c74:	fb 80       	ldd	r15, Y+3	; 0x03
        stkc = (unsigned char*)stk;
        printf( "%d: bottom = %x ",i,(uint16_t)stkc );
    3c76:	ff 92       	push	r15
    3c78:	ef 92       	push	r14
    3c7a:	1f 93       	push	r17
    3c7c:	0f 93       	push	r16
    3c7e:	7f 92       	push	r7
    3c80:	6f 92       	push	r6
    3c82:	0e 94 bc 33 	call	0x6778	; 0x6778 <printf>
        printf( "canary = %x ",*stkc );
    3c86:	f7 01       	movw	r30, r14
    3c88:	80 81       	ld	r24, Z
    3c8a:	1f 92       	push	r1
    3c8c:	8f 93       	push	r24
    3c8e:	9f 92       	push	r9
    3c90:	8f 92       	push	r8
    3c92:	0e 94 bc 33 	call	0x6778	; 0x6778 <printf>
        stk= (unsigned int *)nrk_task_TCB[i].OSTaskStkPtr;
        stkc = (unsigned char*)stk;
        printf( "stk = %x ",(uint16_t)stkc );
    3c96:	89 81       	ldd	r24, Y+1	; 0x01
    3c98:	8f 93       	push	r24
    3c9a:	88 81       	ld	r24, Y
    3c9c:	8f 93       	push	r24
    3c9e:	bf 92       	push	r11
    3ca0:	af 92       	push	r10
    3ca2:	0e 94 bc 33 	call	0x6778	; 0x6778 <printf>
        printf( "tcb addr = %x\r\n",(uint16_t)&nrk_task_TCB[i]);
    3ca6:	df 93       	push	r29
    3ca8:	cf 93       	push	r28
    3caa:	df 92       	push	r13
    3cac:	cf 92       	push	r12
    3cae:	0e 94 bc 33 	call	0x6778	; 0x6778 <printf>
    3cb2:	0f 5f       	subi	r16, 0xFF	; 255
    3cb4:	1f 4f       	sbci	r17, 0xFF	; 255
    3cb6:	ab 96       	adiw	r28, 0x2b	; 43
    stk= (unsigned int *)nrk_cur_task_TCB->OSTaskStkPtr;
    stkc = (unsigned char*)stk;
    printf( "stk = %x ",(uint16_t)stkc );
    printf( "tcb addr = %x\r\n",(uint16_t)nrk_cur_task_TCB);

    for(i=0; i<NRK_MAX_TASKS; i++ )
    3cb8:	ed b7       	in	r30, 0x3d	; 61
    3cba:	fe b7       	in	r31, 0x3e	; 62
    3cbc:	72 96       	adiw	r30, 0x12	; 18
    3cbe:	0f b6       	in	r0, 0x3f	; 63
    3cc0:	f8 94       	cli
    3cc2:	fe bf       	out	0x3e, r31	; 62
    3cc4:	0f be       	out	0x3f, r0	; 63
    3cc6:	ed bf       	out	0x3d, r30	; 61
    3cc8:	05 30       	cpi	r16, 0x05	; 5
    3cca:	11 05       	cpc	r17, r1
    3ccc:	91 f6       	brne	.-92     	; 0x3c72 <dump_stack_info+0xe0>
        printf( "stk = %x ",(uint16_t)stkc );
        printf( "tcb addr = %x\r\n",(uint16_t)&nrk_task_TCB[i]);

    }

}
    3cce:	df 91       	pop	r29
    3cd0:	cf 91       	pop	r28
    3cd2:	1f 91       	pop	r17
    3cd4:	0f 91       	pop	r16
    3cd6:	ff 90       	pop	r15
    3cd8:	ef 90       	pop	r14
    3cda:	df 90       	pop	r13
    3cdc:	cf 90       	pop	r12
    3cde:	bf 90       	pop	r11
    3ce0:	af 90       	pop	r10
    3ce2:	9f 90       	pop	r9
    3ce4:	8f 90       	pop	r8
    3ce6:	7f 90       	pop	r7
    3ce8:	6f 90       	pop	r6
    3cea:	08 95       	ret

00003cec <nrk_stack_check>:
 * If the end of the stack was overwritten, then flag an error.
 *
 * */
//inline void nrk_stack_check()
void nrk_stack_check()
{
    3cec:	cf 93       	push	r28
    3cee:	df 93       	push	r29
#ifdef NRK_STACK_CHECK

    unsigned int *stk ;  // 2 bytes
    unsigned char *stkc; // 1 byte

    stk  = (unsigned int *)nrk_cur_task_TCB->OSTCBStkBottom;          /* Load stack pointer */
    3cf0:	e0 91 98 0b 	lds	r30, 0x0B98
    3cf4:	f0 91 99 0b 	lds	r31, 0x0B99
    3cf8:	c2 81       	ldd	r28, Z+2	; 0x02
    3cfa:	d3 81       	ldd	r29, Z+3	; 0x03
    stkc = (unsigned char*)stk;
    if(*stkc != STK_CANARY_VAL)
    3cfc:	88 81       	ld	r24, Y
    3cfe:	85 35       	cpi	r24, 0x55	; 85
    3d00:	39 f0       	breq	.+14     	; 0x3d10 <nrk_stack_check+0x24>
    {
#ifdef NRK_REPORT_ERRORS
        dump_stack_info();
    3d02:	0e 94 c9 1d 	call	0x3b92	; 0x3b92 <dump_stack_info>
#endif
        nrk_error_add( NRK_STACK_OVERFLOW );
    3d06:	81 e0       	ldi	r24, 0x01	; 1
    3d08:	0e 94 ef 1c 	call	0x39de	; 0x39de <nrk_error_add>
        *stkc=STK_CANARY_VAL;
    3d0c:	85 e5       	ldi	r24, 0x55	; 85
    3d0e:	88 83       	st	Y, r24
    }

    stk  = (unsigned int *)nrk_cur_task_TCB->OSTaskStkPtr;          /* Load stack pointer */
    3d10:	e0 91 98 0b 	lds	r30, 0x0B98
    3d14:	f0 91 99 0b 	lds	r31, 0x0B99
    stkc = (unsigned char*)stk;
    if(stkc > (unsigned char *)RAMEND )
    3d18:	80 81       	ld	r24, Z
    3d1a:	91 81       	ldd	r25, Z+1	; 0x01
    3d1c:	81 15       	cp	r24, r1
    3d1e:	92 44       	sbci	r25, 0x42	; 66
    3d20:	38 f0       	brcs	.+14     	; 0x3d30 <nrk_stack_check+0x44>
    {
#ifdef NRK_REPORT_ERRORS
        dump_stack_info();
    3d22:	0e 94 c9 1d 	call	0x3b92	; 0x3b92 <dump_stack_info>
#endif
        nrk_error_add( NRK_INVALID_STACK_POINTER);
    3d26:	82 e1       	ldi	r24, 0x12	; 18




#endif
}
    3d28:	df 91       	pop	r29
    3d2a:	cf 91       	pop	r28
    if(stkc > (unsigned char *)RAMEND )
    {
#ifdef NRK_REPORT_ERRORS
        dump_stack_info();
#endif
        nrk_error_add( NRK_INVALID_STACK_POINTER);
    3d2c:	0c 94 ef 1c 	jmp	0x39de	; 0x39de <nrk_error_add>




#endif
}
    3d30:	df 91       	pop	r29
    3d32:	cf 91       	pop	r28
    3d34:	08 95       	ret

00003d36 <nrk_stack_check_pid>:
#ifdef NRK_STACK_CHECK

    unsigned int *stk ;  // 2 bytes
    unsigned char *stkc; // 1 byte

    stk  = (unsigned int *)nrk_task_TCB[pid].OSTCBStkBottom;          /* Load stack pointer */
    3d36:	2b e2       	ldi	r18, 0x2B	; 43
    3d38:	82 02       	muls	r24, r18
    3d3a:	c0 01       	movw	r24, r0
    3d3c:	11 24       	eor	r1, r1
    3d3e:	fc 01       	movw	r30, r24
    3d40:	e8 55       	subi	r30, 0x58	; 88
    3d42:	f5 4f       	sbci	r31, 0xF5	; 245
    3d44:	a2 81       	ldd	r26, Z+2	; 0x02
    3d46:	b3 81       	ldd	r27, Z+3	; 0x03
    stkc = (unsigned char*)stk;
    if(*stkc != STK_CANARY_VAL)
    3d48:	8c 91       	ld	r24, X
    3d4a:	85 35       	cpi	r24, 0x55	; 85
    3d4c:	19 f0       	breq	.+6      	; 0x3d54 <nrk_stack_check_pid+0x1e>
    {
        *stkc=STK_CANARY_VAL;
    3d4e:	85 e5       	ldi	r24, 0x55	; 85
    3d50:	8c 93       	st	X, r24
    3d52:	08 c0       	rjmp	.+16     	; 0x3d64 <nrk_stack_check_pid+0x2e>
        return NRK_ERROR;
    }
    stk  = (unsigned int *)nrk_task_TCB[pid].OSTaskStkPtr;          /* Load stack pointer */
    stkc = (unsigned char*)stk;
    if(stkc > (unsigned char *)RAMEND )
    3d54:	80 81       	ld	r24, Z
    3d56:	91 81       	ldd	r25, Z+1	; 0x01
    3d58:	81 15       	cp	r24, r1
    3d5a:	92 44       	sbci	r25, 0x42	; 66
    3d5c:	28 f0       	brcs	.+10     	; 0x3d68 <nrk_stack_check_pid+0x32>
    {
        nrk_error_add( NRK_INVALID_STACK_POINTER);
    3d5e:	82 e1       	ldi	r24, 0x12	; 18
    3d60:	0e 94 ef 1c 	call	0x39de	; 0x39de <nrk_error_add>
        return NRK_ERROR;
    3d64:	8f ef       	ldi	r24, 0xFF	; 255
    3d66:	08 95       	ret
    }
#endif
    return NRK_OK;
    3d68:	81 e0       	ldi	r24, 0x01	; 1
}
    3d6a:	08 95       	ret

00003d6c <nrk_signal_create>:
#include <nrk_cfg.h>
#include <nrk_cpu.h>
#include <nrk_defs.h>

int8_t nrk_signal_create()
{
    3d6c:	0f 93       	push	r16
    3d6e:	1f 93       	push	r17
	uint8_t i=0;
	for(i=0;i<32;i++)   
	{                         
		if( !(_nrk_signal_list & SIG(i)))
    3d70:	40 91 7e 07 	lds	r20, 0x077E
    3d74:	50 91 7f 07 	lds	r21, 0x077F
    3d78:	60 91 80 07 	lds	r22, 0x0780
    3d7c:	70 91 81 07 	lds	r23, 0x0781
    3d80:	80 e0       	ldi	r24, 0x00	; 0
    3d82:	90 e0       	ldi	r25, 0x00	; 0
    3d84:	8a 01       	movw	r16, r20
    3d86:	9b 01       	movw	r18, r22
    3d88:	08 2e       	mov	r0, r24
    3d8a:	04 c0       	rjmp	.+8      	; 0x3d94 <nrk_signal_create+0x28>
    3d8c:	36 95       	lsr	r19
    3d8e:	27 95       	ror	r18
    3d90:	17 95       	ror	r17
    3d92:	07 95       	ror	r16
    3d94:	0a 94       	dec	r0
    3d96:	d2 f7       	brpl	.-12     	; 0x3d8c <nrk_signal_create+0x20>
    3d98:	00 fd       	sbrc	r16, 0
    3d9a:	19 c0       	rjmp	.+50     	; 0x3dce <nrk_signal_create+0x62>
		{    
			_nrk_signal_list|=SIG(i);
    3d9c:	01 e0       	ldi	r16, 0x01	; 1
    3d9e:	10 e0       	ldi	r17, 0x00	; 0
    3da0:	20 e0       	ldi	r18, 0x00	; 0
    3da2:	30 e0       	ldi	r19, 0x00	; 0
    3da4:	08 2e       	mov	r0, r24
    3da6:	04 c0       	rjmp	.+8      	; 0x3db0 <nrk_signal_create+0x44>
    3da8:	00 0f       	add	r16, r16
    3daa:	11 1f       	adc	r17, r17
    3dac:	22 1f       	adc	r18, r18
    3dae:	33 1f       	adc	r19, r19
    3db0:	0a 94       	dec	r0
    3db2:	d2 f7       	brpl	.-12     	; 0x3da8 <nrk_signal_create+0x3c>
    3db4:	40 2b       	or	r20, r16
    3db6:	51 2b       	or	r21, r17
    3db8:	62 2b       	or	r22, r18
    3dba:	73 2b       	or	r23, r19
    3dbc:	40 93 7e 07 	sts	0x077E, r20
    3dc0:	50 93 7f 07 	sts	0x077F, r21
    3dc4:	60 93 80 07 	sts	0x0780, r22
    3dc8:	70 93 81 07 	sts	0x0781, r23
			return i;
    3dcc:	05 c0       	rjmp	.+10     	; 0x3dd8 <nrk_signal_create+0x6c>
    3dce:	01 96       	adiw	r24, 0x01	; 1
#include <nrk_defs.h>

int8_t nrk_signal_create()
{
	uint8_t i=0;
	for(i=0;i<32;i++)   
    3dd0:	80 32       	cpi	r24, 0x20	; 32
    3dd2:	91 05       	cpc	r25, r1
    3dd4:	b9 f6       	brne	.-82     	; 0x3d84 <nrk_signal_create+0x18>
		{    
			_nrk_signal_list|=SIG(i);
			return i;
		}
	}
	return NRK_ERROR;
    3dd6:	8f ef       	ldi	r24, 0xFF	; 255


}
    3dd8:	1f 91       	pop	r17
    3dda:	0f 91       	pop	r16
    3ddc:	08 95       	ret

00003dde <nrk_signal_get_registered_mask>:

uint32_t nrk_signal_get_registered_mask()
{
        return nrk_cur_task_TCB->registered_signal_mask;
    3dde:	e0 91 98 0b 	lds	r30, 0x0B98
    3de2:	f0 91 99 0b 	lds	r31, 0x0B99
    3de6:	65 85       	ldd	r22, Z+13	; 0x0d
    3de8:	76 85       	ldd	r23, Z+14	; 0x0e
    3dea:	87 85       	ldd	r24, Z+15	; 0x0f
    3dec:	90 89       	ldd	r25, Z+16	; 0x10
}
    3dee:	08 95       	ret

00003df0 <nrk_signal_delete>:

//return the number removed from signal set
int8_t nrk_signal_delete(nrk_sig_t sig_id)
{
    3df0:	cf 92       	push	r12
    3df2:	df 92       	push	r13
    3df4:	ef 92       	push	r14
    3df6:	ff 92       	push	r15
    3df8:	0f 93       	push	r16
    3dfa:	1f 93       	push	r17
    3dfc:	cf 93       	push	r28
    3dfe:	df 93       	push	r29
	uint8_t task_ID;
	uint32_t sig_mask;

	sig_mask=SIG(sig_id);
    3e00:	c1 2c       	mov	r12, r1
    3e02:	d1 2c       	mov	r13, r1
    3e04:	76 01       	movw	r14, r12
    3e06:	c3 94       	inc	r12
    3e08:	08 2e       	mov	r0, r24
    3e0a:	04 c0       	rjmp	.+8      	; 0x3e14 <nrk_signal_delete+0x24>
    3e0c:	cc 0c       	add	r12, r12
    3e0e:	dd 1c       	adc	r13, r13
    3e10:	ee 1c       	adc	r14, r14
    3e12:	ff 1c       	adc	r15, r15
    3e14:	0a 94       	dec	r0
    3e16:	d2 f7       	brpl	.-12     	; 0x3e0c <nrk_signal_delete+0x1c>

	if( (sig_mask & _nrk_signal_list)==0) return NRK_ERROR; 
    3e18:	40 91 7e 07 	lds	r20, 0x077E
    3e1c:	50 91 7f 07 	lds	r21, 0x077F
    3e20:	60 91 80 07 	lds	r22, 0x0780
    3e24:	70 91 81 07 	lds	r23, 0x0781
    3e28:	4c 21       	and	r20, r12
    3e2a:	5d 21       	and	r21, r13
    3e2c:	6e 21       	and	r22, r14
    3e2e:	7f 21       	and	r23, r15
    3e30:	45 2b       	or	r20, r21
    3e32:	46 2b       	or	r20, r22
    3e34:	47 2b       	or	r20, r23
    3e36:	09 f4       	brne	.+2      	; 0x3e3a <nrk_signal_delete+0x4a>
    3e38:	60 c0       	rjmp	.+192    	; 0x3efa <nrk_signal_delete+0x10a>
    3e3a:	08 2f       	mov	r16, r24

	nrk_int_disable();
    3e3c:	0e 94 93 16 	call	0x2d26	; 0x2d26 <nrk_int_disable>
    3e40:	e1 eb       	ldi	r30, 0xB1	; 177
    3e42:	fa e0       	ldi	r31, 0x0A	; 10
		      //  printf("delete t(%i) signal(%li)\r\n",task_ID,nrk_task_TCB[task_ID].registered_signal_mask);
			nrk_task_TCB[task_ID].active_signal_mask=0;
			nrk_task_TCB[task_ID].event_suspend=0;
			nrk_task_TCB[task_ID].task_state=SUSPENDED;
		}
		nrk_task_TCB[task_ID].registered_signal_mask&=~sig_mask; //cheaper to remove than do a check
    3e44:	b7 01       	movw	r22, r14
    3e46:	a6 01       	movw	r20, r12
    3e48:	40 95       	com	r20
    3e4a:	50 95       	com	r21
    3e4c:	60 95       	com	r22
    3e4e:	70 95       	com	r23
		if(nrk_task_TCB[task_ID].registered_signal_mask==sig_mask) //check to make sure its only signal its waiting on 
		{
		      //  printf("delete t(%i) signal(%li)\r\n",task_ID,nrk_task_TCB[task_ID].registered_signal_mask);
			nrk_task_TCB[task_ID].active_signal_mask=0;
			nrk_task_TCB[task_ID].event_suspend=0;
			nrk_task_TCB[task_ID].task_state=SUSPENDED;
    3e50:	13 e0       	ldi	r17, 0x03	; 3
    3e52:	df 01       	movw	r26, r30
    3e54:	11 97       	sbiw	r26, 0x01	; 1

	if( (sig_mask & _nrk_signal_list)==0) return NRK_ERROR; 

	nrk_int_disable();
	for (task_ID=0; task_ID < NRK_MAX_TASKS; task_ID++){
		if(nrk_task_TCB[task_ID].task_ID==-1) continue;
    3e56:	8c 91       	ld	r24, X
    3e58:	8f 3f       	cpi	r24, 0xFF	; 255
    3e5a:	39 f1       	breq	.+78     	; 0x3eaa <nrk_signal_delete+0xba>
		// Check for tasks waiting on the signal
		// If there is a task that is waiting on just this signal
		// then we need to change it to the normal SUSPEND state
		if(nrk_task_TCB[task_ID].registered_signal_mask==sig_mask) //check to make sure its only signal its waiting on 
    3e5c:	84 81       	ldd	r24, Z+4	; 0x04
    3e5e:	95 81       	ldd	r25, Z+5	; 0x05
    3e60:	a6 81       	ldd	r26, Z+6	; 0x06
    3e62:	b7 81       	ldd	r27, Z+7	; 0x07
    3e64:	8c 15       	cp	r24, r12
    3e66:	9d 05       	cpc	r25, r13
    3e68:	ae 05       	cpc	r26, r14
    3e6a:	bf 05       	cpc	r27, r15
    3e6c:	51 f4       	brne	.+20     	; 0x3e82 <nrk_signal_delete+0x92>
		{
		      //  printf("delete t(%i) signal(%li)\r\n",task_ID,nrk_task_TCB[task_ID].registered_signal_mask);
			nrk_task_TCB[task_ID].active_signal_mask=0;
    3e6e:	10 86       	std	Z+8, r1	; 0x08
    3e70:	11 86       	std	Z+9, r1	; 0x09
    3e72:	12 86       	std	Z+10, r1	; 0x0a
    3e74:	13 86       	std	Z+11, r1	; 0x0b
    3e76:	9f 01       	movw	r18, r30
    3e78:	22 50       	subi	r18, 0x02	; 2
    3e7a:	31 09       	sbc	r19, r1
			nrk_task_TCB[task_ID].event_suspend=0;
    3e7c:	e9 01       	movw	r28, r18
    3e7e:	18 82       	st	Y, r1
			nrk_task_TCB[task_ID].task_state=SUSPENDED;
    3e80:	10 83       	st	Z, r17
		}
		nrk_task_TCB[task_ID].registered_signal_mask&=~sig_mask; //cheaper to remove than do a check
    3e82:	84 23       	and	r24, r20
    3e84:	95 23       	and	r25, r21
    3e86:	a6 23       	and	r26, r22
    3e88:	b7 23       	and	r27, r23
    3e8a:	84 83       	std	Z+4, r24	; 0x04
    3e8c:	95 83       	std	Z+5, r25	; 0x05
    3e8e:	a6 83       	std	Z+6, r26	; 0x06
    3e90:	b7 83       	std	Z+7, r27	; 0x07
		nrk_task_TCB[task_ID].active_signal_mask&=~sig_mask; //cheaper to remove than do a check
    3e92:	80 85       	ldd	r24, Z+8	; 0x08
    3e94:	91 85       	ldd	r25, Z+9	; 0x09
    3e96:	a2 85       	ldd	r26, Z+10	; 0x0a
    3e98:	b3 85       	ldd	r27, Z+11	; 0x0b
    3e9a:	84 23       	and	r24, r20
    3e9c:	95 23       	and	r25, r21
    3e9e:	a6 23       	and	r26, r22
    3ea0:	b7 23       	and	r27, r23
    3ea2:	80 87       	std	Z+8, r24	; 0x08
    3ea4:	91 87       	std	Z+9, r25	; 0x09
    3ea6:	a2 87       	std	Z+10, r26	; 0x0a
    3ea8:	b3 87       	std	Z+11, r27	; 0x0b
    3eaa:	bb 96       	adiw	r30, 0x2b	; 43
	sig_mask=SIG(sig_id);

	if( (sig_mask & _nrk_signal_list)==0) return NRK_ERROR; 

	nrk_int_disable();
	for (task_ID=0; task_ID < NRK_MAX_TASKS; task_ID++){
    3eac:	db e0       	ldi	r29, 0x0B	; 11
    3eae:	e8 38       	cpi	r30, 0x88	; 136
    3eb0:	fd 07       	cpc	r31, r29
    3eb2:	79 f6       	brne	.-98     	; 0x3e52 <nrk_signal_delete+0x62>
		nrk_task_TCB[task_ID].registered_signal_mask&=~sig_mask; //cheaper to remove than do a check
		nrk_task_TCB[task_ID].active_signal_mask&=~sig_mask; //cheaper to remove than do a check

	}
	
	_nrk_signal_list&=~SIG(sig_id);
    3eb4:	8e ef       	ldi	r24, 0xFE	; 254
    3eb6:	9f ef       	ldi	r25, 0xFF	; 255
    3eb8:	af ef       	ldi	r26, 0xFF	; 255
    3eba:	bf ef       	ldi	r27, 0xFF	; 255
    3ebc:	04 c0       	rjmp	.+8      	; 0x3ec6 <nrk_signal_delete+0xd6>
    3ebe:	88 0f       	add	r24, r24
    3ec0:	99 1f       	adc	r25, r25
    3ec2:	aa 1f       	adc	r26, r26
    3ec4:	bb 1f       	adc	r27, r27
    3ec6:	0a 95       	dec	r16
    3ec8:	d2 f7       	brpl	.-12     	; 0x3ebe <nrk_signal_delete+0xce>
    3eca:	40 91 7e 07 	lds	r20, 0x077E
    3ece:	50 91 7f 07 	lds	r21, 0x077F
    3ed2:	60 91 80 07 	lds	r22, 0x0780
    3ed6:	70 91 81 07 	lds	r23, 0x0781
    3eda:	84 23       	and	r24, r20
    3edc:	95 23       	and	r25, r21
    3ede:	a6 23       	and	r26, r22
    3ee0:	b7 23       	and	r27, r23
    3ee2:	80 93 7e 07 	sts	0x077E, r24
    3ee6:	90 93 7f 07 	sts	0x077F, r25
    3eea:	a0 93 80 07 	sts	0x0780, r26
    3eee:	b0 93 81 07 	sts	0x0781, r27
	nrk_int_enable();
    3ef2:	0e 94 95 16 	call	0x2d2a	; 0x2d2a <nrk_int_enable>

	return NRK_OK;
    3ef6:	81 e0       	ldi	r24, 0x01	; 1
    3ef8:	01 c0       	rjmp	.+2      	; 0x3efc <nrk_signal_delete+0x10c>
	uint8_t task_ID;
	uint32_t sig_mask;

	sig_mask=SIG(sig_id);

	if( (sig_mask & _nrk_signal_list)==0) return NRK_ERROR; 
    3efa:	8f ef       	ldi	r24, 0xFF	; 255
	
	_nrk_signal_list&=~SIG(sig_id);
	nrk_int_enable();

	return NRK_OK;
}
    3efc:	df 91       	pop	r29
    3efe:	cf 91       	pop	r28
    3f00:	1f 91       	pop	r17
    3f02:	0f 91       	pop	r16
    3f04:	ff 90       	pop	r15
    3f06:	ef 90       	pop	r14
    3f08:	df 90       	pop	r13
    3f0a:	cf 90       	pop	r12
    3f0c:	08 95       	ret

00003f0e <nrk_signal_unregister>:


int8_t nrk_signal_unregister(int8_t sig_id)
{
    3f0e:	0f 93       	push	r16
    3f10:	1f 93       	push	r17
uint32_t sig_mask;

sig_mask=SIG(sig_id);
    3f12:	41 e0       	ldi	r20, 0x01	; 1
    3f14:	50 e0       	ldi	r21, 0x00	; 0
    3f16:	60 e0       	ldi	r22, 0x00	; 0
    3f18:	70 e0       	ldi	r23, 0x00	; 0
    3f1a:	8a 01       	movw	r16, r20
    3f1c:	9b 01       	movw	r18, r22
    3f1e:	04 c0       	rjmp	.+8      	; 0x3f28 <nrk_signal_unregister+0x1a>
    3f20:	00 0f       	add	r16, r16
    3f22:	11 1f       	adc	r17, r17
    3f24:	22 1f       	adc	r18, r18
    3f26:	33 1f       	adc	r19, r19
    3f28:	8a 95       	dec	r24
    3f2a:	d2 f7       	brpl	.-12     	; 0x3f20 <nrk_signal_unregister+0x12>
    3f2c:	d9 01       	movw	r26, r18
    3f2e:	c8 01       	movw	r24, r16

	if(nrk_cur_task_TCB->registered_signal_mask & sig_mask)
    3f30:	e0 91 98 0b 	lds	r30, 0x0B98
    3f34:	f0 91 99 0b 	lds	r31, 0x0B99
    3f38:	45 85       	ldd	r20, Z+13	; 0x0d
    3f3a:	56 85       	ldd	r21, Z+14	; 0x0e
    3f3c:	67 85       	ldd	r22, Z+15	; 0x0f
    3f3e:	70 89       	ldd	r23, Z+16	; 0x10
    3f40:	04 23       	and	r16, r20
    3f42:	15 23       	and	r17, r21
    3f44:	26 23       	and	r18, r22
    3f46:	37 23       	and	r19, r23
    3f48:	01 2b       	or	r16, r17
    3f4a:	02 2b       	or	r16, r18
    3f4c:	03 2b       	or	r16, r19
    3f4e:	d1 f0       	breq	.+52     	; 0x3f84 <nrk_signal_unregister+0x76>
	{
		nrk_cur_task_TCB->registered_signal_mask&=~(sig_mask); 	
    3f50:	80 95       	com	r24
    3f52:	90 95       	com	r25
    3f54:	a0 95       	com	r26
    3f56:	b0 95       	com	r27
    3f58:	48 23       	and	r20, r24
    3f5a:	59 23       	and	r21, r25
    3f5c:	6a 23       	and	r22, r26
    3f5e:	7b 23       	and	r23, r27
    3f60:	45 87       	std	Z+13, r20	; 0x0d
    3f62:	56 87       	std	Z+14, r21	; 0x0e
    3f64:	67 87       	std	Z+15, r22	; 0x0f
    3f66:	70 8b       	std	Z+16, r23	; 0x10
		nrk_cur_task_TCB->active_signal_mask&=~(sig_mask); 	
    3f68:	41 89       	ldd	r20, Z+17	; 0x11
    3f6a:	52 89       	ldd	r21, Z+18	; 0x12
    3f6c:	63 89       	ldd	r22, Z+19	; 0x13
    3f6e:	74 89       	ldd	r23, Z+20	; 0x14
    3f70:	84 23       	and	r24, r20
    3f72:	95 23       	and	r25, r21
    3f74:	a6 23       	and	r26, r22
    3f76:	b7 23       	and	r27, r23
    3f78:	81 8b       	std	Z+17, r24	; 0x11
    3f7a:	92 8b       	std	Z+18, r25	; 0x12
    3f7c:	a3 8b       	std	Z+19, r26	; 0x13
    3f7e:	b4 8b       	std	Z+20, r27	; 0x14
	}
	else
		return NRK_ERROR;
return NRK_OK;
    3f80:	81 e0       	ldi	r24, 0x01	; 1
    3f82:	01 c0       	rjmp	.+2      	; 0x3f86 <nrk_signal_unregister+0x78>
	{
		nrk_cur_task_TCB->registered_signal_mask&=~(sig_mask); 	
		nrk_cur_task_TCB->active_signal_mask&=~(sig_mask); 	
	}
	else
		return NRK_ERROR;
    3f84:	8f ef       	ldi	r24, 0xFF	; 255
return NRK_OK;
}
    3f86:	1f 91       	pop	r17
    3f88:	0f 91       	pop	r16
    3f8a:	08 95       	ret

00003f8c <nrk_signal_register>:

int8_t nrk_signal_register(int8_t sig_id)
{
    3f8c:	28 2f       	mov	r18, r24

	// Make sure the signal was created...
	if(SIG(sig_id) & _nrk_signal_list )
    3f8e:	40 91 7e 07 	lds	r20, 0x077E
    3f92:	50 91 7f 07 	lds	r21, 0x077F
    3f96:	60 91 80 07 	lds	r22, 0x0780
    3f9a:	70 91 81 07 	lds	r23, 0x0781
    3f9e:	08 2e       	mov	r0, r24
    3fa0:	04 c0       	rjmp	.+8      	; 0x3faa <nrk_signal_register+0x1e>
    3fa2:	76 95       	lsr	r23
    3fa4:	67 95       	ror	r22
    3fa6:	57 95       	ror	r21
    3fa8:	47 95       	ror	r20
    3faa:	0a 94       	dec	r0
    3fac:	d2 f7       	brpl	.-12     	; 0x3fa2 <nrk_signal_register+0x16>
    3fae:	40 ff       	sbrs	r20, 0
    3fb0:	1d c0       	rjmp	.+58     	; 0x3fec <nrk_signal_register+0x60>
	{
		nrk_cur_task_TCB->registered_signal_mask|=SIG(sig_id); 	
    3fb2:	e0 91 98 0b 	lds	r30, 0x0B98
    3fb6:	f0 91 99 0b 	lds	r31, 0x0B99
    3fba:	81 e0       	ldi	r24, 0x01	; 1
    3fbc:	90 e0       	ldi	r25, 0x00	; 0
    3fbe:	a0 e0       	ldi	r26, 0x00	; 0
    3fc0:	b0 e0       	ldi	r27, 0x00	; 0
    3fc2:	04 c0       	rjmp	.+8      	; 0x3fcc <nrk_signal_register+0x40>
    3fc4:	88 0f       	add	r24, r24
    3fc6:	99 1f       	adc	r25, r25
    3fc8:	aa 1f       	adc	r26, r26
    3fca:	bb 1f       	adc	r27, r27
    3fcc:	2a 95       	dec	r18
    3fce:	d2 f7       	brpl	.-12     	; 0x3fc4 <nrk_signal_register+0x38>
    3fd0:	45 85       	ldd	r20, Z+13	; 0x0d
    3fd2:	56 85       	ldd	r21, Z+14	; 0x0e
    3fd4:	67 85       	ldd	r22, Z+15	; 0x0f
    3fd6:	70 89       	ldd	r23, Z+16	; 0x10
    3fd8:	84 2b       	or	r24, r20
    3fda:	95 2b       	or	r25, r21
    3fdc:	a6 2b       	or	r26, r22
    3fde:	b7 2b       	or	r27, r23
    3fe0:	85 87       	std	Z+13, r24	; 0x0d
    3fe2:	96 87       	std	Z+14, r25	; 0x0e
    3fe4:	a7 87       	std	Z+15, r26	; 0x0f
    3fe6:	b0 8b       	std	Z+16, r27	; 0x10
		return NRK_OK;
    3fe8:	81 e0       	ldi	r24, 0x01	; 1
    3fea:	08 95       	ret
	}
            
	return NRK_ERROR;
    3fec:	8f ef       	ldi	r24, 0xFF	; 255
}
    3fee:	08 95       	ret

00003ff0 <nrk_event_signal>:

int8_t nrk_event_signal(int8_t sig_id)
{
    3ff0:	cf 92       	push	r12
    3ff2:	df 92       	push	r13
    3ff4:	ef 92       	push	r14
    3ff6:	ff 92       	push	r15
    3ff8:	cf 93       	push	r28
	uint8_t task_ID;
	uint8_t event_occured=0;
	uint32_t sig_mask;
    uint8_t timer;

	sig_mask=SIG(sig_id);
    3ffa:	c1 2c       	mov	r12, r1
    3ffc:	d1 2c       	mov	r13, r1
    3ffe:	76 01       	movw	r14, r12
    4000:	c3 94       	inc	r12
    4002:	04 c0       	rjmp	.+8      	; 0x400c <nrk_event_signal+0x1c>
    4004:	cc 0c       	add	r12, r12
    4006:	dd 1c       	adc	r13, r13
    4008:	ee 1c       	adc	r14, r14
    400a:	ff 1c       	adc	r15, r15
    400c:	8a 95       	dec	r24
    400e:	d2 f7       	brpl	.-12     	; 0x4004 <nrk_event_signal+0x14>
	// Check if signal was created
	// Signal was not created
	if((sig_mask & _nrk_signal_list)==0 ) { _nrk_errno_set(1); return NRK_ERROR;}
    4010:	80 91 7e 07 	lds	r24, 0x077E
    4014:	90 91 7f 07 	lds	r25, 0x077F
    4018:	a0 91 80 07 	lds	r26, 0x0780
    401c:	b0 91 81 07 	lds	r27, 0x0781
    4020:	8c 21       	and	r24, r12
    4022:	9d 21       	and	r25, r13
    4024:	ae 21       	and	r26, r14
    4026:	bf 21       	and	r27, r15
    4028:	89 2b       	or	r24, r25
    402a:	8a 2b       	or	r24, r26
    402c:	8b 2b       	or	r24, r27
    402e:	11 f4       	brne	.+4      	; 0x4034 <nrk_event_signal+0x44>
    4030:	81 e0       	ldi	r24, 0x01	; 1
    4032:	44 c0       	rjmp	.+136    	; 0x40bc <nrk_event_signal+0xcc>
	
	//needs to be atomic otherwise run the risk of multiple tasks being scheduled late and not in order of priority.  
	nrk_int_disable();
    4034:	0e 94 93 16 	call	0x2d26	; 0x2d26 <nrk_int_disable>
    4038:	ef ea       	ldi	r30, 0xAF	; 175
    403a:	fa e0       	ldi	r31, 0x0A	; 10
    403c:	a1 eb       	ldi	r26, 0xB1	; 177
    403e:	ba e0       	ldi	r27, 0x0A	; 10

int8_t nrk_event_signal(int8_t sig_id)
{

	uint8_t task_ID;
	uint8_t event_occured=0;
    4040:	c0 e0       	ldi	r28, 0x00	; 0
	//	{
	//	printf( "task %d is event suspended\r\n",task_ID );
			if(nrk_task_TCB[task_ID].event_suspend==SIG_EVENT_SUSPENDED)
				if((nrk_task_TCB[task_ID].active_signal_mask & sig_mask))
				{
					nrk_task_TCB[task_ID].task_state=SUSPENDED;
    4042:	83 e0       	ldi	r24, 0x03	; 3


	//	if (nrk_task_TCB[task_ID].task_state == EVENT_SUSPENDED)   
	//	{
	//	printf( "task %d is event suspended\r\n",task_ID );
			if(nrk_task_TCB[task_ID].event_suspend==SIG_EVENT_SUSPENDED)
    4044:	90 81       	ld	r25, Z
    4046:	91 30       	cpi	r25, 0x01	; 1
    4048:	b9 f4       	brne	.+46     	; 0x4078 <nrk_event_signal+0x88>
				if((nrk_task_TCB[task_ID].active_signal_mask & sig_mask))
    404a:	42 85       	ldd	r20, Z+10	; 0x0a
    404c:	53 85       	ldd	r21, Z+11	; 0x0b
    404e:	64 85       	ldd	r22, Z+12	; 0x0c
    4050:	75 85       	ldd	r23, Z+13	; 0x0d
    4052:	4c 21       	and	r20, r12
    4054:	5d 21       	and	r21, r13
    4056:	6e 21       	and	r22, r14
    4058:	7f 21       	and	r23, r15
    405a:	45 2b       	or	r20, r21
    405c:	46 2b       	or	r20, r22
    405e:	47 2b       	or	r20, r23
    4060:	59 f0       	breq	.+22     	; 0x4078 <nrk_event_signal+0x88>
				{
					nrk_task_TCB[task_ID].task_state=SUSPENDED;
    4062:	8c 93       	st	X, r24
					nrk_task_TCB[task_ID].next_wakeup=0;
    4064:	16 86       	std	Z+14, r1	; 0x0e
    4066:	17 86       	std	Z+15, r1	; 0x0f
    4068:	10 8a       	std	Z+16, r1	; 0x10
    406a:	11 8a       	std	Z+17, r1	; 0x11
					nrk_task_TCB[task_ID].event_suspend=0;
    406c:	10 82       	st	Z, r1
					// Add the event trigger here so it is returned
					// from nrk_event_wait()
					nrk_task_TCB[task_ID].active_signal_mask=sig_mask;
    406e:	c2 86       	std	Z+10, r12	; 0x0a
    4070:	d3 86       	std	Z+11, r13	; 0x0b
    4072:	e4 86       	std	Z+12, r14	; 0x0c
    4074:	f5 86       	std	Z+13, r15	; 0x0d
					event_occured=1;
    4076:	c1 e0       	ldi	r28, 0x01	; 1
				}

			if(nrk_task_TCB[task_ID].event_suspend==RSRC_EVENT_SUSPENDED)
    4078:	90 81       	ld	r25, Z
    407a:	92 30       	cpi	r25, 0x02	; 2
    407c:	a1 f4       	brne	.+40     	; 0x40a6 <nrk_event_signal+0xb6>
				if((nrk_task_TCB[task_ID].active_signal_mask == sig_mask))
    407e:	42 85       	ldd	r20, Z+10	; 0x0a
    4080:	53 85       	ldd	r21, Z+11	; 0x0b
    4082:	64 85       	ldd	r22, Z+12	; 0x0c
    4084:	75 85       	ldd	r23, Z+13	; 0x0d
    4086:	4c 15       	cp	r20, r12
    4088:	5d 05       	cpc	r21, r13
    408a:	6e 05       	cpc	r22, r14
    408c:	7f 05       	cpc	r23, r15
    408e:	59 f4       	brne	.+22     	; 0x40a6 <nrk_event_signal+0xb6>
				{
					nrk_task_TCB[task_ID].task_state=SUSPENDED;
    4090:	8c 93       	st	X, r24
					nrk_task_TCB[task_ID].next_wakeup=0;
    4092:	16 86       	std	Z+14, r1	; 0x0e
    4094:	17 86       	std	Z+15, r1	; 0x0f
    4096:	10 8a       	std	Z+16, r1	; 0x10
    4098:	11 8a       	std	Z+17, r1	; 0x11
					nrk_task_TCB[task_ID].event_suspend=0;
    409a:	10 82       	st	Z, r1
					// Add the event trigger here so it is returned
					// from nrk_event_wait()
					nrk_task_TCB[task_ID].active_signal_mask=0;
    409c:	12 86       	std	Z+10, r1	; 0x0a
    409e:	13 86       	std	Z+11, r1	; 0x0b
    40a0:	14 86       	std	Z+12, r1	; 0x0c
    40a2:	15 86       	std	Z+13, r1	; 0x0d
					event_occured=1;
    40a4:	c1 e0       	ldi	r28, 0x01	; 1
    40a6:	bb 96       	adiw	r30, 0x2b	; 43
    40a8:	9b 96       	adiw	r26, 0x2b	; 43
	// Signal was not created
	if((sig_mask & _nrk_signal_list)==0 ) { _nrk_errno_set(1); return NRK_ERROR;}
	
	//needs to be atomic otherwise run the risk of multiple tasks being scheduled late and not in order of priority.  
	nrk_int_disable();
	for (task_ID=0; task_ID < NRK_MAX_TASKS; task_ID++){
    40aa:	9b e0       	ldi	r25, 0x0B	; 11
    40ac:	e6 38       	cpi	r30, 0x86	; 134
    40ae:	f9 07       	cpc	r31, r25
    40b0:	49 f6       	brne	.-110    	; 0x4044 <nrk_event_signal+0x54>
					event_occured=1;
				}   

	//	}
	}
	nrk_int_enable();
    40b2:	0e 94 95 16 	call	0x2d2a	; 0x2d2a <nrk_int_enable>
	if(event_occured)
    40b6:	c1 11       	cpse	r28, r1
    40b8:	05 c0       	rjmp	.+10     	; 0x40c4 <nrk_event_signal+0xd4>
			nrk_wait_until_ticks (0);
		*/
		return NRK_OK;
	} 
	// No task was waiting on the signal
	_nrk_errno_set(2);
    40ba:	82 e0       	ldi	r24, 0x02	; 2
    40bc:	0e 94 87 1b 	call	0x370e	; 0x370e <_nrk_errno_set>
	return NRK_ERROR;
    40c0:	8f ef       	ldi	r24, 0xFF	; 255
    40c2:	01 c0       	rjmp	.+2      	; 0x40c6 <nrk_event_signal+0xd6>
            			_nrk_set_next_wakeup (timer);
			}	
		else
			nrk_wait_until_ticks (0);
		*/
		return NRK_OK;
    40c4:	81 e0       	ldi	r24, 0x01	; 1
	} 
	// No task was waiting on the signal
	_nrk_errno_set(2);
	return NRK_ERROR;
}
    40c6:	cf 91       	pop	r28
    40c8:	ff 90       	pop	r15
    40ca:	ef 90       	pop	r14
    40cc:	df 90       	pop	r13
    40ce:	cf 90       	pop	r12
    40d0:	08 95       	ret

000040d2 <nrk_event_wait>:


uint32_t nrk_event_wait(uint32_t event_mask)
{
    40d2:	0f 93       	push	r16
    40d4:	1f 93       	push	r17

	// FIXME: Should go through list and check that all masks are registered, not just 1
	if(event_mask &  nrk_cur_task_TCB->registered_signal_mask)
    40d6:	e0 91 98 0b 	lds	r30, 0x0B98
    40da:	f0 91 99 0b 	lds	r31, 0x0B99
    40de:	05 85       	ldd	r16, Z+13	; 0x0d
    40e0:	16 85       	ldd	r17, Z+14	; 0x0e
    40e2:	27 85       	ldd	r18, Z+15	; 0x0f
    40e4:	30 89       	ldd	r19, Z+16	; 0x10
    40e6:	06 23       	and	r16, r22
    40e8:	17 23       	and	r17, r23
    40ea:	28 23       	and	r18, r24
    40ec:	39 23       	and	r19, r25
    40ee:	01 15       	cp	r16, r1
    40f0:	11 05       	cpc	r17, r1
    40f2:	21 05       	cpc	r18, r1
    40f4:	31 05       	cpc	r19, r1
    40f6:	11 f1       	breq	.+68     	; 0x413c <nrk_event_wait+0x6a>
    40f8:	dc 01       	movw	r26, r24
    40fa:	cb 01       	movw	r24, r22
	  {
	   nrk_cur_task_TCB->active_signal_mask=event_mask; 
    40fc:	81 8b       	std	Z+17, r24	; 0x11
    40fe:	92 8b       	std	Z+18, r25	; 0x12
    4100:	a3 8b       	std	Z+19, r26	; 0x13
    4102:	b4 8b       	std	Z+20, r27	; 0x14
	   nrk_cur_task_TCB->event_suspend=SIG_EVENT_SUSPENDED; 
    4104:	21 e0       	ldi	r18, 0x01	; 1
    4106:	27 83       	std	Z+7, r18	; 0x07
	else
	  {
	   return 0;
	  }

	if(event_mask & SIG(nrk_wakeup_signal))
    4108:	00 90 88 0b 	lds	r0, 0x0B88
    410c:	04 c0       	rjmp	.+8      	; 0x4116 <nrk_event_wait+0x44>
    410e:	b6 95       	lsr	r27
    4110:	a7 95       	ror	r26
    4112:	97 95       	ror	r25
    4114:	87 95       	ror	r24
    4116:	0a 94       	dec	r0
    4118:	d2 f7       	brpl	.-12     	; 0x410e <nrk_event_wait+0x3c>
    411a:	80 ff       	sbrs	r24, 0
    411c:	03 c0       	rjmp	.+6      	; 0x4124 <nrk_event_wait+0x52>
		nrk_wait_until_nw();
    411e:	0e 94 43 24 	call	0x4886	; 0x4886 <nrk_wait_until_nw>
    4122:	04 c0       	rjmp	.+8      	; 0x412c <nrk_event_wait+0x5a>
	else
		nrk_wait_until_ticks(0);
    4124:	80 e0       	ldi	r24, 0x00	; 0
    4126:	90 e0       	ldi	r25, 0x00	; 0
    4128:	0e 94 14 24 	call	0x4828	; 0x4828 <nrk_wait_until_ticks>
	//unmask the signal when its return so it has logical value like 1 to or whatever was user defined
	return ( (nrk_cur_task_TCB->active_signal_mask));
    412c:	e0 91 98 0b 	lds	r30, 0x0B98
    4130:	f0 91 99 0b 	lds	r31, 0x0B99
    4134:	01 89       	ldd	r16, Z+17	; 0x11
    4136:	12 89       	ldd	r17, Z+18	; 0x12
    4138:	23 89       	ldd	r18, Z+19	; 0x13
    413a:	34 89       	ldd	r19, Z+20	; 0x14
}
    413c:	c9 01       	movw	r24, r18
    413e:	b8 01       	movw	r22, r16
    4140:	1f 91       	pop	r17
    4142:	0f 91       	pop	r16
    4144:	08 95       	ret

00004146 <nrk_sem_create>:
}

nrk_sem_t* nrk_sem_create(uint8_t count,uint8_t ceiling_prio)
{
uint8_t i;
	if(_nrk_resource_cnt>=(NRK_MAX_RESOURCE_CNT-1))
    4146:	90 91 97 0b 	lds	r25, 0x0B97
    414a:	91 11       	cpse	r25, r1
    414c:	1d c0       	rjmp	.+58     	; 0x4188 <nrk_sem_create+0x42>
		return NULL;  
	for(i=0; i<NRK_MAX_RESOURCE_CNT; i++ )
		{
		   if(nrk_sem_list[i].count==-1) break;
    414e:	90 91 81 0b 	lds	r25, 0x0B81
    4152:	9f 3f       	cpi	r25, 0xFF	; 255
    4154:	31 f0       	breq	.+12     	; 0x4162 <nrk_sem_create+0x1c>
    4156:	90 91 84 0b 	lds	r25, 0x0B84
    415a:	9f 3f       	cpi	r25, 0xFF	; 255
    415c:	21 f0       	breq	.+8      	; 0x4166 <nrk_sem_create+0x20>
nrk_sem_t* nrk_sem_create(uint8_t count,uint8_t ceiling_prio)
{
uint8_t i;
	if(_nrk_resource_cnt>=(NRK_MAX_RESOURCE_CNT-1))
		return NULL;  
	for(i=0; i<NRK_MAX_RESOURCE_CNT; i++ )
    415e:	e2 e0       	ldi	r30, 0x02	; 2
    4160:	03 c0       	rjmp	.+6      	; 0x4168 <nrk_sem_create+0x22>
		{
		   if(nrk_sem_list[i].count==-1) break;
    4162:	e0 e0       	ldi	r30, 0x00	; 0
    4164:	01 c0       	rjmp	.+2      	; 0x4168 <nrk_sem_create+0x22>
nrk_sem_t* nrk_sem_create(uint8_t count,uint8_t ceiling_prio)
{
uint8_t i;
	if(_nrk_resource_cnt>=(NRK_MAX_RESOURCE_CNT-1))
		return NULL;  
	for(i=0; i<NRK_MAX_RESOURCE_CNT; i++ )
    4166:	e1 e0       	ldi	r30, 0x01	; 1
		{
		   if(nrk_sem_list[i].count==-1) break;
		}
	                                              
	nrk_sem_list[i].value=count;
    4168:	f0 e0       	ldi	r31, 0x00	; 0
    416a:	9f 01       	movw	r18, r30
    416c:	22 0f       	add	r18, r18
    416e:	33 1f       	adc	r19, r19
    4170:	e2 0f       	add	r30, r18
    4172:	f3 1f       	adc	r31, r19
    4174:	ef 57       	subi	r30, 0x7F	; 127
    4176:	f4 4f       	sbci	r31, 0xF4	; 244
    4178:	82 83       	std	Z+2, r24	; 0x02
	nrk_sem_list[i].count=count;
    417a:	80 83       	st	Z, r24
	nrk_sem_list[i].resource_ceiling=ceiling_prio;
    417c:	61 83       	std	Z+1, r22	; 0x01
	_nrk_resource_cnt++;
    417e:	81 e0       	ldi	r24, 0x01	; 1
    4180:	80 93 97 0b 	sts	0x0B97, r24
	return	&nrk_sem_list[i];
    4184:	cf 01       	movw	r24, r30
    4186:	08 95       	ret

nrk_sem_t* nrk_sem_create(uint8_t count,uint8_t ceiling_prio)
{
uint8_t i;
	if(_nrk_resource_cnt>=(NRK_MAX_RESOURCE_CNT-1))
		return NULL;  
    4188:	80 e0       	ldi	r24, 0x00	; 0
    418a:	90 e0       	ldi	r25, 0x00	; 0
	nrk_sem_list[i].value=count;
	nrk_sem_list[i].count=count;
	nrk_sem_list[i].resource_ceiling=ceiling_prio;
	_nrk_resource_cnt++;
	return	&nrk_sem_list[i];
}
    418c:	08 95       	ret

0000418e <nrk_get_resource_index>:

int8_t nrk_get_resource_index(nrk_sem_t *resrc)
{
	int8_t id;
		for(id=0;id<NRK_MAX_RESOURCE_CNT;id++)
			if((nrk_sem_t *)(&nrk_sem_list[id])==(nrk_sem_t*)resrc)
    418e:	2b e0       	ldi	r18, 0x0B	; 11
    4190:	81 38       	cpi	r24, 0x81	; 129
    4192:	92 07       	cpc	r25, r18
    4194:	29 f0       	breq	.+10     	; 0x41a0 <nrk_get_resource_index+0x12>
    4196:	84 58       	subi	r24, 0x84	; 132
    4198:	9b 40       	sbci	r25, 0x0B	; 11
    419a:	21 f4       	brne	.+8      	; 0x41a4 <nrk_get_resource_index+0x16>
}

int8_t nrk_get_resource_index(nrk_sem_t *resrc)
{
	int8_t id;
		for(id=0;id<NRK_MAX_RESOURCE_CNT;id++)
    419c:	81 e0       	ldi	r24, 0x01	; 1
    419e:	08 95       	ret
    41a0:	80 e0       	ldi	r24, 0x00	; 0
			if((nrk_sem_t *)(&nrk_sem_list[id])==(nrk_sem_t*)resrc)
				return id;
    41a2:	08 95       	ret
	return NRK_ERROR;
    41a4:	8f ef       	ldi	r24, 0xFF	; 255
}
    41a6:	08 95       	ret

000041a8 <nrk_sem_query>:
}

int8_t nrk_sem_query(nrk_sem_t *rsrc )
{
	int8_t id;
	id=nrk_get_resource_index(rsrc);  
    41a8:	0e 94 c7 20 	call	0x418e	; 0x418e <nrk_get_resource_index>
	if(id==-1) { _nrk_errno_set(1); return NRK_ERROR;}
    41ac:	8f 3f       	cpi	r24, 0xFF	; 255
    41ae:	11 f4       	brne	.+4      	; 0x41b4 <nrk_sem_query+0xc>
    41b0:	81 e0       	ldi	r24, 0x01	; 1
    41b2:	02 c0       	rjmp	.+4      	; 0x41b8 <nrk_sem_query+0x10>
	if(id==NRK_MAX_RESOURCE_CNT) { _nrk_errno_set(2); return NRK_ERROR; }
    41b4:	82 30       	cpi	r24, 0x02	; 2
    41b6:	21 f4       	brne	.+8      	; 0x41c0 <nrk_sem_query+0x18>
    41b8:	0e 94 87 1b 	call	0x370e	; 0x370e <_nrk_errno_set>
    41bc:	8f ef       	ldi	r24, 0xFF	; 255
    41be:	08 95       	ret
	
	return(nrk_sem_list[id].value);
    41c0:	99 27       	eor	r25, r25
    41c2:	87 fd       	sbrc	r24, 7
    41c4:	90 95       	com	r25
    41c6:	fc 01       	movw	r30, r24
    41c8:	ee 0f       	add	r30, r30
    41ca:	ff 1f       	adc	r31, r31
    41cc:	8e 0f       	add	r24, r30
    41ce:	9f 1f       	adc	r25, r31
    41d0:	fc 01       	movw	r30, r24
    41d2:	ef 57       	subi	r30, 0x7F	; 127
    41d4:	f4 4f       	sbci	r31, 0xF4	; 244
    41d6:	82 81       	ldd	r24, Z+2	; 0x02
}
    41d8:	08 95       	ret

000041da <nrk_sem_pend>:



int8_t nrk_sem_pend(nrk_sem_t *rsrc )
{
    41da:	ef 92       	push	r14
    41dc:	ff 92       	push	r15
    41de:	0f 93       	push	r16
    41e0:	1f 93       	push	r17
    41e2:	cf 93       	push	r28
    41e4:	df 93       	push	r29
    41e6:	1f 92       	push	r1
    41e8:	cd b7       	in	r28, 0x3d	; 61
    41ea:	de b7       	in	r29, 0x3e	; 62
	int8_t id;
	id=nrk_get_resource_index(rsrc);  
    41ec:	0e 94 c7 20 	call	0x418e	; 0x418e <nrk_get_resource_index>
	if(id==-1) { _nrk_errno_set(1); return NRK_ERROR;}
    41f0:	8f 3f       	cpi	r24, 0xFF	; 255
    41f2:	11 f4       	brne	.+4      	; 0x41f8 <nrk_sem_pend+0x1e>
    41f4:	81 e0       	ldi	r24, 0x01	; 1
    41f6:	02 c0       	rjmp	.+4      	; 0x41fc <nrk_sem_pend+0x22>
	if(id==NRK_MAX_RESOURCE_CNT) { _nrk_errno_set(2); return NRK_ERROR; }
    41f8:	82 30       	cpi	r24, 0x02	; 2
    41fa:	21 f4       	brne	.+8      	; 0x4204 <__stack+0x5>
    41fc:	0e 94 87 1b 	call	0x370e	; 0x370e <_nrk_errno_set>
    4200:	8f ef       	ldi	r24, 0xFF	; 255
    4202:	41 c0       	rjmp	.+130    	; 0x4286 <__stack+0x87>
	
	nrk_int_disable();
    4204:	89 83       	std	Y+1, r24	; 0x01
    4206:	0e 94 93 16 	call	0x2d26	; 0x2d26 <nrk_int_disable>
	if(nrk_sem_list[id].value==0)
    420a:	89 81       	ldd	r24, Y+1	; 0x01
    420c:	e8 2e       	mov	r14, r24
    420e:	ff 24       	eor	r15, r15
    4210:	e7 fc       	sbrc	r14, 7
    4212:	f0 94       	com	r15
    4214:	87 01       	movw	r16, r14
    4216:	00 0f       	add	r16, r16
    4218:	11 1f       	adc	r17, r17
    421a:	f8 01       	movw	r30, r16
    421c:	ee 0d       	add	r30, r14
    421e:	ff 1d       	adc	r31, r15
    4220:	ef 57       	subi	r30, 0x7F	; 127
    4222:	f4 4f       	sbci	r31, 0xF4	; 244
    4224:	92 81       	ldd	r25, Z+2	; 0x02
    4226:	91 11       	cpse	r25, r1
    4228:	16 c0       	rjmp	.+44     	; 0x4256 <__stack+0x57>
	{
		nrk_cur_task_TCB->event_suspend|=RSRC_EVENT_SUSPENDED;
    422a:	e0 91 98 0b 	lds	r30, 0x0B98
    422e:	f0 91 99 0b 	lds	r31, 0x0B99
    4232:	97 81       	ldd	r25, Z+7	; 0x07
    4234:	92 60       	ori	r25, 0x02	; 2
    4236:	97 83       	std	Z+7, r25	; 0x07
		nrk_cur_task_TCB->active_signal_mask=id;
    4238:	99 27       	eor	r25, r25
    423a:	87 fd       	sbrc	r24, 7
    423c:	90 95       	com	r25
    423e:	a9 2f       	mov	r26, r25
    4240:	b9 2f       	mov	r27, r25
    4242:	81 8b       	std	Z+17, r24	; 0x11
    4244:	92 8b       	std	Z+18, r25	; 0x12
    4246:	a3 8b       	std	Z+19, r26	; 0x13
    4248:	b4 8b       	std	Z+20, r27	; 0x14
		// Wait on suspend event
		nrk_int_enable();
    424a:	0e 94 95 16 	call	0x2d2a	; 0x2d2a <nrk_int_enable>
		nrk_wait_until_ticks(0);
    424e:	80 e0       	ldi	r24, 0x00	; 0
    4250:	90 e0       	ldi	r25, 0x00	; 0
    4252:	0e 94 14 24 	call	0x4828	; 0x4828 <nrk_wait_until_ticks>
	}

	nrk_sem_list[id].value--;	
    4256:	0e 0d       	add	r16, r14
    4258:	1f 1d       	adc	r17, r15
    425a:	d8 01       	movw	r26, r16
    425c:	af 57       	subi	r26, 0x7F	; 127
    425e:	b4 4f       	sbci	r27, 0xF4	; 244
    4260:	12 96       	adiw	r26, 0x02	; 2
    4262:	8c 91       	ld	r24, X
    4264:	12 97       	sbiw	r26, 0x02	; 2
    4266:	81 50       	subi	r24, 0x01	; 1
    4268:	12 96       	adiw	r26, 0x02	; 2
    426a:	8c 93       	st	X, r24
    426c:	12 97       	sbiw	r26, 0x02	; 2
	nrk_cur_task_TCB->task_prio_ceil=nrk_sem_list[id].resource_ceiling;
    426e:	e0 91 98 0b 	lds	r30, 0x0B98
    4272:	f0 91 99 0b 	lds	r31, 0x0B99
    4276:	11 96       	adiw	r26, 0x01	; 1
    4278:	8c 91       	ld	r24, X
    427a:	83 87       	std	Z+11, r24	; 0x0b
	nrk_cur_task_TCB->elevated_prio_flag=1;
    427c:	81 e0       	ldi	r24, 0x01	; 1
    427e:	84 83       	std	Z+4, r24	; 0x04
	nrk_int_enable();
    4280:	0e 94 95 16 	call	0x2d2a	; 0x2d2a <nrk_int_enable>

	return NRK_OK;
    4284:	81 e0       	ldi	r24, 0x01	; 1
}
    4286:	0f 90       	pop	r0
    4288:	df 91       	pop	r29
    428a:	cf 91       	pop	r28
    428c:	1f 91       	pop	r17
    428e:	0f 91       	pop	r16
    4290:	ff 90       	pop	r15
    4292:	ef 90       	pop	r14
    4294:	08 95       	ret

00004296 <nrk_sem_post>:



int8_t nrk_sem_post(nrk_sem_t *rsrc)
{
    4296:	0f 93       	push	r16
    4298:	1f 93       	push	r17
    429a:	cf 93       	push	r28
    429c:	df 93       	push	r29
    429e:	1f 92       	push	r1
    42a0:	cd b7       	in	r28, 0x3d	; 61
    42a2:	de b7       	in	r29, 0x3e	; 62
	int8_t id=nrk_get_resource_index(rsrc);	
    42a4:	0e 94 c7 20 	call	0x418e	; 0x418e <nrk_get_resource_index>
	int8_t task_ID;
	if(id==-1) { _nrk_errno_set(1); return NRK_ERROR;}
    42a8:	8f 3f       	cpi	r24, 0xFF	; 255
    42aa:	11 f4       	brne	.+4      	; 0x42b0 <nrk_sem_post+0x1a>
    42ac:	81 e0       	ldi	r24, 0x01	; 1
    42ae:	02 c0       	rjmp	.+4      	; 0x42b4 <nrk_sem_post+0x1e>
	if(id==NRK_MAX_RESOURCE_CNT) { _nrk_errno_set(2); return NRK_ERROR; }
    42b0:	82 30       	cpi	r24, 0x02	; 2
    42b2:	21 f4       	brne	.+8      	; 0x42bc <nrk_sem_post+0x26>
    42b4:	0e 94 87 1b 	call	0x370e	; 0x370e <_nrk_errno_set>
    42b8:	8f ef       	ldi	r24, 0xFF	; 255
    42ba:	44 c0       	rjmp	.+136    	; 0x4344 <nrk_sem_post+0xae>

	if(nrk_sem_list[id].value<nrk_sem_list[id].count)
    42bc:	48 2f       	mov	r20, r24
    42be:	55 27       	eor	r21, r21
    42c0:	47 fd       	sbrc	r20, 7
    42c2:	50 95       	com	r21
    42c4:	9a 01       	movw	r18, r20
    42c6:	22 0f       	add	r18, r18
    42c8:	33 1f       	adc	r19, r19
    42ca:	24 0f       	add	r18, r20
    42cc:	35 1f       	adc	r19, r21
    42ce:	89 01       	movw	r16, r18
    42d0:	0f 57       	subi	r16, 0x7F	; 127
    42d2:	14 4f       	sbci	r17, 0xF4	; 244
    42d4:	f8 01       	movw	r30, r16
    42d6:	22 81       	ldd	r18, Z+2	; 0x02
    42d8:	90 81       	ld	r25, Z
    42da:	29 17       	cp	r18, r25
    42dc:	94 f5       	brge	.+100    	; 0x4342 <nrk_sem_post+0xac>
	{
		// Signal RSRC Event		
		nrk_int_disable();
    42de:	89 83       	std	Y+1, r24	; 0x01
    42e0:	0e 94 93 16 	call	0x2d26	; 0x2d26 <nrk_int_disable>

		nrk_sem_list[id].value++;
    42e4:	f8 01       	movw	r30, r16
    42e6:	92 81       	ldd	r25, Z+2	; 0x02
    42e8:	9f 5f       	subi	r25, 0xFF	; 255
    42ea:	92 83       	std	Z+2, r25	; 0x02
		nrk_cur_task_TCB->elevated_prio_flag=0;
    42ec:	e0 91 98 0b 	lds	r30, 0x0B98
    42f0:	f0 91 99 0b 	lds	r31, 0x0B99
    42f4:	14 82       	std	Z+4, r1	; 0x04
    42f6:	ef ea       	ldi	r30, 0xAF	; 175
    42f8:	fa e0       	ldi	r31, 0x0A	; 10

		for (task_ID=0; task_ID < NRK_MAX_TASKS; task_ID++){
			if(nrk_task_TCB[task_ID].event_suspend==RSRC_EVENT_SUSPENDED)
				if((nrk_task_TCB[task_ID].active_signal_mask == id))
    42fa:	89 81       	ldd	r24, Y+1	; 0x01
    42fc:	99 27       	eor	r25, r25
    42fe:	87 fd       	sbrc	r24, 7
    4300:	90 95       	com	r25
    4302:	a9 2f       	mov	r26, r25
    4304:	b9 2f       	mov	r27, r25
				{
					nrk_task_TCB[task_ID].task_state=SUSPENDED;
    4306:	23 e0       	ldi	r18, 0x03	; 3

		nrk_sem_list[id].value++;
		nrk_cur_task_TCB->elevated_prio_flag=0;

		for (task_ID=0; task_ID < NRK_MAX_TASKS; task_ID++){
			if(nrk_task_TCB[task_ID].event_suspend==RSRC_EVENT_SUSPENDED)
    4308:	30 81       	ld	r19, Z
    430a:	32 30       	cpi	r19, 0x02	; 2
    430c:	99 f4       	brne	.+38     	; 0x4334 <nrk_sem_post+0x9e>
				if((nrk_task_TCB[task_ID].active_signal_mask == id))
    430e:	42 85       	ldd	r20, Z+10	; 0x0a
    4310:	53 85       	ldd	r21, Z+11	; 0x0b
    4312:	64 85       	ldd	r22, Z+12	; 0x0c
    4314:	75 85       	ldd	r23, Z+13	; 0x0d
    4316:	48 17       	cp	r20, r24
    4318:	59 07       	cpc	r21, r25
    431a:	6a 07       	cpc	r22, r26
    431c:	7b 07       	cpc	r23, r27
    431e:	51 f4       	brne	.+20     	; 0x4334 <nrk_sem_post+0x9e>
				{
					nrk_task_TCB[task_ID].task_state=SUSPENDED;
    4320:	22 83       	std	Z+2, r18	; 0x02
					nrk_task_TCB[task_ID].next_wakeup=0;
    4322:	16 86       	std	Z+14, r1	; 0x0e
    4324:	17 86       	std	Z+15, r1	; 0x0f
    4326:	10 8a       	std	Z+16, r1	; 0x10
    4328:	11 8a       	std	Z+17, r1	; 0x11
					nrk_task_TCB[task_ID].event_suspend=0;
    432a:	10 82       	st	Z, r1
					nrk_task_TCB[task_ID].active_signal_mask=0;
    432c:	12 86       	std	Z+10, r1	; 0x0a
    432e:	13 86       	std	Z+11, r1	; 0x0b
    4330:	14 86       	std	Z+12, r1	; 0x0c
    4332:	15 86       	std	Z+13, r1	; 0x0d
    4334:	bb 96       	adiw	r30, 0x2b	; 43
		nrk_int_disable();

		nrk_sem_list[id].value++;
		nrk_cur_task_TCB->elevated_prio_flag=0;

		for (task_ID=0; task_ID < NRK_MAX_TASKS; task_ID++){
    4336:	3b e0       	ldi	r19, 0x0B	; 11
    4338:	e6 38       	cpi	r30, 0x86	; 134
    433a:	f3 07       	cpc	r31, r19
    433c:	29 f7       	brne	.-54     	; 0x4308 <nrk_sem_post+0x72>
					nrk_task_TCB[task_ID].event_suspend=0;
					nrk_task_TCB[task_ID].active_signal_mask=0;
				}   

		}
		nrk_int_enable();
    433e:	0e 94 95 16 	call	0x2d2a	; 0x2d2a <nrk_int_enable>
	}
		
return NRK_OK;
    4342:	81 e0       	ldi	r24, 0x01	; 1
}
    4344:	0f 90       	pop	r0
    4346:	df 91       	pop	r29
    4348:	cf 91       	pop	r28
    434a:	1f 91       	pop	r17
    434c:	0f 91       	pop	r16
    434e:	08 95       	ret

00004350 <nrk_sem_delete>:

int8_t  nrk_sem_delete(nrk_sem_t *rsrc)
{
int8_t id=nrk_get_resource_index(rsrc);	
    4350:	0e 94 c7 20 	call	0x418e	; 0x418e <nrk_get_resource_index>
	int8_t task_ID;
	if(id==-1) { _nrk_errno_set(1); return NRK_ERROR;}
    4354:	8f 3f       	cpi	r24, 0xFF	; 255
    4356:	11 f4       	brne	.+4      	; 0x435c <nrk_sem_delete+0xc>
    4358:	81 e0       	ldi	r24, 0x01	; 1
    435a:	02 c0       	rjmp	.+4      	; 0x4360 <nrk_sem_delete+0x10>
	if(id==NRK_MAX_RESOURCE_CNT) { _nrk_errno_set(2); return NRK_ERROR; }
    435c:	82 30       	cpi	r24, 0x02	; 2
    435e:	21 f4       	brne	.+8      	; 0x4368 <nrk_sem_delete+0x18>
    4360:	0e 94 87 1b 	call	0x370e	; 0x370e <_nrk_errno_set>
    4364:	8f ef       	ldi	r24, 0xFF	; 255
    4366:	08 95       	ret

	nrk_sem_list[id].count=-1;
    4368:	99 27       	eor	r25, r25
    436a:	87 fd       	sbrc	r24, 7
    436c:	90 95       	com	r25
    436e:	fc 01       	movw	r30, r24
    4370:	ee 0f       	add	r30, r30
    4372:	ff 1f       	adc	r31, r31
    4374:	8e 0f       	add	r24, r30
    4376:	9f 1f       	adc	r25, r31
    4378:	fc 01       	movw	r30, r24
    437a:	ef 57       	subi	r30, 0x7F	; 127
    437c:	f4 4f       	sbci	r31, 0xF4	; 244
    437e:	8f ef       	ldi	r24, 0xFF	; 255
    4380:	80 83       	st	Z, r24
	nrk_sem_list[id].value=-1;
    4382:	82 83       	std	Z+2, r24	; 0x02
	nrk_sem_list[id].resource_ceiling=-1;
    4384:	81 83       	std	Z+1, r24	; 0x01
	_nrk_resource_cnt--;
    4386:	80 91 97 0b 	lds	r24, 0x0B97
    438a:	81 50       	subi	r24, 0x01	; 1
    438c:	80 93 97 0b 	sts	0x0B97, r24
return NRK_OK;
    4390:	81 e0       	ldi	r24, 0x01	; 1
}
    4392:	08 95       	ret

00004394 <nrk_get_high_ready_task_ID>:

inline void _nrk_wait_for_scheduler ();

uint8_t nrk_get_high_ready_task_ID ()
{
    return (_head_node->task_ID);
    4394:	e0 91 8d 0b 	lds	r30, 0x0B8D
    4398:	f0 91 8e 0b 	lds	r31, 0x0B8E
}
    439c:	80 81       	ld	r24, Z
    439e:	08 95       	ret

000043a0 <nrk_print_readyQ>:

void nrk_print_readyQ ()
{
    nrk_queue *ptr;
    ptr = _head_node;
    43a0:	e0 91 8d 0b 	lds	r30, 0x0B8D
    43a4:	f0 91 8e 0b 	lds	r31, 0x0B8E
    //nrk_kprintf (PSTR ("nrk_queue: "));
    while (ptr != NULL)
    43a8:	30 97       	sbiw	r30, 0x00	; 0
    43aa:	21 f0       	breq	.+8      	; 0x43b4 <nrk_print_readyQ+0x14>
    {
        //printf ("%d ", ptr->task_ID);
        ptr = ptr->Next;
    43ac:	03 80       	ldd	r0, Z+3	; 0x03
    43ae:	f4 81       	ldd	r31, Z+4	; 0x04
    43b0:	e0 2d       	mov	r30, r0
    43b2:	fa cf       	rjmp	.-12     	; 0x43a8 <nrk_print_readyQ+0x8>
    }
    //nrk_kprintf (PSTR ("\n\r"));
}
    43b4:	08 95       	ret

000043b6 <nrk_add_to_readyQ>:


void nrk_add_to_readyQ (int8_t task_ID)
{
    43b6:	af 92       	push	r10
    43b8:	bf 92       	push	r11
    43ba:	cf 92       	push	r12
    43bc:	df 92       	push	r13
    43be:	ef 92       	push	r14
    43c0:	ff 92       	push	r15
    43c2:	0f 93       	push	r16
    43c4:	1f 93       	push	r17
    43c6:	cf 93       	push	r28
    43c8:	df 93       	push	r29
    nrk_queue *NextNode;
    nrk_queue *CurNode;

    //printf( "nrk_add_to_readyQ %d\n",task_ID );
    // nrk_queue full
    if (_free_node == NULL)
    43ca:	e0 91 a6 0a 	lds	r30, 0x0AA6
    43ce:	f0 91 a7 0a 	lds	r31, 0x0AA7
    43d2:	30 97       	sbiw	r30, 0x00	; 0
    43d4:	09 f4       	brne	.+2      	; 0x43d8 <nrk_add_to_readyQ+0x22>
    43d6:	94 c0       	rjmp	.+296    	; 0x4500 <nrk_add_to_readyQ+0x14a>
    {
        return;
    }


    NextNode = _head_node;
    43d8:	00 91 8d 0b 	lds	r16, 0x0B8D
    43dc:	10 91 8e 0b 	lds	r17, 0x0B8E
    CurNode = _free_node;

    if (_head_node != NULL)
    43e0:	01 15       	cp	r16, r1
    43e2:	11 05       	cpc	r17, r1
    43e4:	09 f4       	brne	.+2      	; 0x43e8 <nrk_add_to_readyQ+0x32>
    43e6:	4c c0       	rjmp	.+152    	; 0x4480 <nrk_add_to_readyQ+0xca>
    43e8:	d8 01       	movw	r26, r16
    {

        while (NextNode != NULL)
        {
            if (nrk_task_TCB[NextNode->task_ID].elevated_prio_flag)
    43ea:	4b e2       	ldi	r20, 0x2B	; 43
                if (nrk_task_TCB[NextNode->task_ID].task_prio_ceil <
                        nrk_task_TCB[task_ID].task_prio)
    43ec:	58 2f       	mov	r21, r24
    43ee:	54 03       	mulsu	r21, r20
    43f0:	90 01       	movw	r18, r0
    43f2:	11 24       	eor	r1, r1
    43f4:	28 55       	subi	r18, 0x58	; 88
    43f6:	35 4f       	sbci	r19, 0xF5	; 245
    43f8:	79 01       	movw	r14, r18
    43fa:	9a e0       	ldi	r25, 0x0A	; 10
    43fc:	e9 0e       	add	r14, r25
    43fe:	f1 1c       	adc	r15, r1
                    break;
            if (nrk_task_TCB[task_ID].elevated_prio_flag)
    4400:	69 01       	movw	r12, r18
    4402:	c4 e0       	ldi	r28, 0x04	; 4
    4404:	cc 0e       	add	r12, r28
    4406:	d1 1c       	adc	r13, r1
                if (nrk_task_TCB[NextNode->task_ID].task_prio <
                        nrk_task_TCB[task_ID].task_prio_ceil)
    4408:	59 01       	movw	r10, r18
    440a:	db e0       	ldi	r29, 0x0B	; 11
    440c:	ad 0e       	add	r10, r29
    440e:	b1 1c       	adc	r11, r1
    if (_head_node != NULL)
    {

        while (NextNode != NULL)
        {
            if (nrk_task_TCB[NextNode->task_ID].elevated_prio_flag)
    4410:	2c 91       	ld	r18, X
    4412:	30 e0       	ldi	r19, 0x00	; 0
    4414:	42 9f       	mul	r20, r18
    4416:	b0 01       	movw	r22, r0
    4418:	43 9f       	mul	r20, r19
    441a:	70 0d       	add	r23, r0
    441c:	11 24       	eor	r1, r1
    441e:	68 55       	subi	r22, 0x58	; 88
    4420:	75 4f       	sbci	r23, 0xF5	; 245
    4422:	eb 01       	movw	r28, r22
    4424:	9c 81       	ldd	r25, Y+4	; 0x04
    4426:	99 23       	and	r25, r25
    4428:	29 f0       	breq	.+10     	; 0x4434 <nrk_add_to_readyQ+0x7e>
                if (nrk_task_TCB[NextNode->task_ID].task_prio_ceil <
    442a:	5b 85       	ldd	r21, Y+11	; 0x0b
    442c:	e7 01       	movw	r28, r14
    442e:	98 81       	ld	r25, Y
    4430:	59 17       	cp	r21, r25
    4432:	40 f1       	brcs	.+80     	; 0x4484 <nrk_add_to_readyQ+0xce>
                        nrk_task_TCB[task_ID].task_prio)
                    break;
            if (nrk_task_TCB[task_ID].elevated_prio_flag)
    4434:	e6 01       	movw	r28, r12
    4436:	98 81       	ld	r25, Y
    4438:	99 23       	and	r25, r25
    443a:	69 f0       	breq	.+26     	; 0x4456 <nrk_add_to_readyQ+0xa0>
                if (nrk_task_TCB[NextNode->task_ID].task_prio <
    443c:	42 9f       	mul	r20, r18
    443e:	b0 01       	movw	r22, r0
    4440:	43 9f       	mul	r20, r19
    4442:	70 0d       	add	r23, r0
    4444:	11 24       	eor	r1, r1
    4446:	68 55       	subi	r22, 0x58	; 88
    4448:	75 4f       	sbci	r23, 0xF5	; 245
    444a:	eb 01       	movw	r28, r22
    444c:	5a 85       	ldd	r21, Y+10	; 0x0a
    444e:	e5 01       	movw	r28, r10
    4450:	98 81       	ld	r25, Y
    4452:	59 17       	cp	r21, r25
    4454:	b8 f0       	brcs	.+46     	; 0x4484 <nrk_add_to_readyQ+0xce>
                        nrk_task_TCB[task_ID].task_prio_ceil)
                    break;
            if (nrk_task_TCB[NextNode->task_ID].task_prio <
    4456:	42 9f       	mul	r20, r18
    4458:	b0 01       	movw	r22, r0
    445a:	43 9f       	mul	r20, r19
    445c:	70 0d       	add	r23, r0
    445e:	11 24       	eor	r1, r1
    4460:	9b 01       	movw	r18, r22
    4462:	28 55       	subi	r18, 0x58	; 88
    4464:	35 4f       	sbci	r19, 0xF5	; 245
    4466:	e9 01       	movw	r28, r18
    4468:	2a 85       	ldd	r18, Y+10	; 0x0a
    446a:	e7 01       	movw	r28, r14
    446c:	98 81       	ld	r25, Y
    446e:	29 17       	cp	r18, r25
    4470:	48 f0       	brcs	.+18     	; 0x4484 <nrk_add_to_readyQ+0xce>
                    nrk_task_TCB[task_ID].task_prio)
                break;

            NextNode = NextNode->Next;
    4472:	13 96       	adiw	r26, 0x03	; 3
    4474:	0d 90       	ld	r0, X+
    4476:	bc 91       	ld	r27, X
    4478:	a0 2d       	mov	r26, r0
    CurNode = _free_node;

    if (_head_node != NULL)
    {

        while (NextNode != NULL)
    447a:	10 97       	sbiw	r26, 0x00	; 0
    447c:	49 f6       	brne	.-110    	; 0x4410 <nrk_add_to_readyQ+0x5a>
    447e:	02 c0       	rjmp	.+4      	; 0x4484 <nrk_add_to_readyQ+0xce>
    4480:	a0 e0       	ldi	r26, 0x00	; 0
    4482:	b0 e0       	ldi	r27, 0x00	; 0
        // Issues - 1 comes, becomes 2', 1 more comes (2' 1) then 2 comes where should it be placed ?
        // 2' 2  1 or 2 2' 1 in ready q , what happens after 2'->1, what if 2'->2

    }

    CurNode->task_ID = task_ID;
    4484:	80 83       	st	Z, r24
    _free_node = _free_node->Next;
    4486:	c3 81       	ldd	r28, Z+3	; 0x03
    4488:	d4 81       	ldd	r29, Z+4	; 0x04
    448a:	d0 93 a7 0a 	sts	0x0AA7, r29
    448e:	c0 93 a6 0a 	sts	0x0AA6, r28

    if (NextNode == _head_node)
    4492:	a0 17       	cp	r26, r16
    4494:	b1 07       	cpc	r27, r17
    4496:	b1 f4       	brne	.+44     	; 0x44c4 <nrk_add_to_readyQ+0x10e>
    {
        //at start
        if (_head_node != NULL)
    4498:	10 97       	sbiw	r26, 0x00	; 0
    449a:	49 f0       	breq	.+18     	; 0x44ae <nrk_add_to_readyQ+0xf8>
        {
            CurNode->Next = _head_node;
    449c:	b4 83       	std	Z+4, r27	; 0x04
    449e:	a3 83       	std	Z+3, r26	; 0x03
            CurNode->Prev = NULL;
    44a0:	12 82       	std	Z+2, r1	; 0x02
    44a2:	11 82       	std	Z+1, r1	; 0x01
            _head_node->Prev = CurNode;
    44a4:	12 96       	adiw	r26, 0x02	; 2
    44a6:	fc 93       	st	X, r31
    44a8:	ee 93       	st	-X, r30
    44aa:	11 97       	sbiw	r26, 0x01	; 1
    44ac:	06 c0       	rjmp	.+12     	; 0x44ba <nrk_add_to_readyQ+0x104>
        }
        else
        {
            CurNode->Next = NULL;
    44ae:	14 82       	std	Z+4, r1	; 0x04
    44b0:	13 82       	std	Z+3, r1	; 0x03
            CurNode->Prev = NULL;
    44b2:	12 82       	std	Z+2, r1	; 0x02
    44b4:	11 82       	std	Z+1, r1	; 0x01
            _free_node->Prev = CurNode;
    44b6:	fa 83       	std	Y+2, r31	; 0x02
    44b8:	e9 83       	std	Y+1, r30	; 0x01
        }
        _head_node = CurNode;
    44ba:	f0 93 8e 0b 	sts	0x0B8E, r31
    44be:	e0 93 8d 0b 	sts	0x0B8D, r30
    44c2:	1e c0       	rjmp	.+60     	; 0x4500 <nrk_add_to_readyQ+0x14a>

    }
    else
    {
        if (NextNode != _free_node)
    44c4:	ac 17       	cp	r26, r28
    44c6:	bd 07       	cpc	r27, r29
    44c8:	79 f0       	breq	.+30     	; 0x44e8 <nrk_add_to_readyQ+0x132>
        {
            // Insert  in middle

            CurNode->Prev = NextNode->Prev;
    44ca:	11 96       	adiw	r26, 0x01	; 1
    44cc:	8d 91       	ld	r24, X+
    44ce:	9c 91       	ld	r25, X
    44d0:	12 97       	sbiw	r26, 0x02	; 2
    44d2:	92 83       	std	Z+2, r25	; 0x02
    44d4:	81 83       	std	Z+1, r24	; 0x01
            CurNode->Next = NextNode;
    44d6:	b4 83       	std	Z+4, r27	; 0x04
    44d8:	a3 83       	std	Z+3, r26	; 0x03
            (NextNode->Prev)->Next = CurNode;
    44da:	11 96       	adiw	r26, 0x01	; 1
    44dc:	cd 91       	ld	r28, X+
    44de:	dc 91       	ld	r29, X
    44e0:	12 97       	sbiw	r26, 0x02	; 2
    44e2:	fc 83       	std	Y+4, r31	; 0x04
    44e4:	eb 83       	std	Y+3, r30	; 0x03
    44e6:	08 c0       	rjmp	.+16     	; 0x44f8 <nrk_add_to_readyQ+0x142>
            NextNode->Prev = CurNode;
        }
        else
        {
            //insert at end
            CurNode->Next = NULL;
    44e8:	14 82       	std	Z+4, r1	; 0x04
    44ea:	13 82       	std	Z+3, r1	; 0x03
            CurNode->Prev = _free_node->Prev;
    44ec:	11 96       	adiw	r26, 0x01	; 1
    44ee:	8d 91       	ld	r24, X+
    44f0:	9c 91       	ld	r25, X
    44f2:	12 97       	sbiw	r26, 0x02	; 2
    44f4:	92 83       	std	Z+2, r25	; 0x02
    44f6:	81 83       	std	Z+1, r24	; 0x01
            _free_node->Prev = CurNode;
    44f8:	12 96       	adiw	r26, 0x02	; 2
    44fa:	fc 93       	st	X, r31
    44fc:	ee 93       	st	-X, r30
    44fe:	11 97       	sbiw	r26, 0x01	; 1
        }

    }

}
    4500:	df 91       	pop	r29
    4502:	cf 91       	pop	r28
    4504:	1f 91       	pop	r17
    4506:	0f 91       	pop	r16
    4508:	ff 90       	pop	r15
    450a:	ef 90       	pop	r14
    450c:	df 90       	pop	r13
    450e:	cf 90       	pop	r12
    4510:	bf 90       	pop	r11
    4512:	af 90       	pop	r10
    4514:	08 95       	ret

00004516 <nrk_rem_from_readyQ>:


void nrk_rem_from_readyQ (int8_t task_ID)
{
    4516:	cf 93       	push	r28
    4518:	df 93       	push	r29
       }
     */

//      printf("nrk_rem_from_readyQ_nrk_queue %d\n",task_ID);

    if (_head_node == NULL)
    451a:	e0 91 8d 0b 	lds	r30, 0x0B8D
    451e:	f0 91 8e 0b 	lds	r31, 0x0B8E
    4522:	30 97       	sbiw	r30, 0x00	; 0
    4524:	09 f4       	brne	.+2      	; 0x4528 <nrk_rem_from_readyQ+0x12>
    4526:	44 c0       	rjmp	.+136    	; 0x45b0 <nrk_rem_from_readyQ+0x9a>
        return;

    CurNode = _head_node;

    if (_head_node->task_ID == task_ID)
    4528:	99 27       	eor	r25, r25
    452a:	87 fd       	sbrc	r24, 7
    452c:	90 95       	com	r25
    452e:	20 81       	ld	r18, Z
    4530:	30 e0       	ldi	r19, 0x00	; 0
    4532:	28 17       	cp	r18, r24
    4534:	39 07       	cpc	r19, r25
    4536:	81 f4       	brne	.+32     	; 0x4558 <nrk_rem_from_readyQ+0x42>
    {
        //REmove from start
        _head_node = _head_node->Next;
    4538:	a3 81       	ldd	r26, Z+3	; 0x03
    453a:	b4 81       	ldd	r27, Z+4	; 0x04
    453c:	b0 93 8e 0b 	sts	0x0B8E, r27
    4540:	a0 93 8d 0b 	sts	0x0B8D, r26
        _head_node->Prev = NULL;
    4544:	12 96       	adiw	r26, 0x02	; 2
    4546:	1c 92       	st	X, r1
    4548:	1e 92       	st	-X, r1
    454a:	11 97       	sbiw	r26, 0x01	; 1
    454c:	18 c0       	rjmp	.+48     	; 0x457e <nrk_rem_from_readyQ+0x68>
    }
    else
    {
        while ((CurNode != NULL) && (CurNode->task_ID != task_ID))
            CurNode = CurNode->Next;
    454e:	03 80       	ldd	r0, Z+3	; 0x03
    4550:	f4 81       	ldd	r31, Z+4	; 0x04
    4552:	e0 2d       	mov	r30, r0
        _head_node = _head_node->Next;
        _head_node->Prev = NULL;
    }
    else
    {
        while ((CurNode != NULL) && (CurNode->task_ID != task_ID))
    4554:	30 97       	sbiw	r30, 0x00	; 0
    4556:	61 f1       	breq	.+88     	; 0x45b0 <nrk_rem_from_readyQ+0x9a>
    4558:	20 81       	ld	r18, Z
    455a:	30 e0       	ldi	r19, 0x00	; 0
    455c:	28 17       	cp	r18, r24
    455e:	39 07       	cpc	r19, r25
    4560:	b1 f7       	brne	.-20     	; 0x454e <nrk_rem_from_readyQ+0x38>
            CurNode = CurNode->Next;
        if (CurNode == NULL)
            return;


        (CurNode->Prev)->Next = CurNode->Next;      //Both for middle and end
    4562:	c1 81       	ldd	r28, Z+1	; 0x01
    4564:	d2 81       	ldd	r29, Z+2	; 0x02
    4566:	83 81       	ldd	r24, Z+3	; 0x03
    4568:	94 81       	ldd	r25, Z+4	; 0x04
    456a:	9c 83       	std	Y+4, r25	; 0x04
    456c:	8b 83       	std	Y+3, r24	; 0x03
        if (CurNode->Next != NULL)
    456e:	a3 81       	ldd	r26, Z+3	; 0x03
    4570:	b4 81       	ldd	r27, Z+4	; 0x04
    4572:	10 97       	sbiw	r26, 0x00	; 0
    4574:	21 f0       	breq	.+8      	; 0x457e <nrk_rem_from_readyQ+0x68>
            (CurNode->Next)->Prev = CurNode->Prev;    // Only for middle
    4576:	12 96       	adiw	r26, 0x02	; 2
    4578:	dc 93       	st	X, r29
    457a:	ce 93       	st	-X, r28
    457c:	11 97       	sbiw	r26, 0x01	; 1
    }



    // Add to free list
    if (_free_node == NULL)
    457e:	a0 91 a6 0a 	lds	r26, 0x0AA6
    4582:	b0 91 a7 0a 	lds	r27, 0x0AA7
    4586:	10 97       	sbiw	r26, 0x00	; 0
    4588:	39 f4       	brne	.+14     	; 0x4598 <nrk_rem_from_readyQ+0x82>
    {
        _free_node = CurNode;
    458a:	f0 93 a7 0a 	sts	0x0AA7, r31
    458e:	e0 93 a6 0a 	sts	0x0AA6, r30
        _free_node->Next = NULL;
    4592:	14 82       	std	Z+4, r1	; 0x04
    4594:	13 82       	std	Z+3, r1	; 0x03
    4596:	0a c0       	rjmp	.+20     	; 0x45ac <nrk_rem_from_readyQ+0x96>
    }
    else
    {
        CurNode->Next = _free_node;
    4598:	b4 83       	std	Z+4, r27	; 0x04
    459a:	a3 83       	std	Z+3, r26	; 0x03
        _free_node->Prev = CurNode;
    459c:	12 96       	adiw	r26, 0x02	; 2
    459e:	fc 93       	st	X, r31
    45a0:	ee 93       	st	-X, r30
    45a2:	11 97       	sbiw	r26, 0x01	; 1
        _free_node = CurNode;
    45a4:	f0 93 a7 0a 	sts	0x0AA7, r31
    45a8:	e0 93 a6 0a 	sts	0x0AA6, r30
    }
    _free_node->Prev = NULL;
    45ac:	12 82       	std	Z+2, r1	; 0x02
    45ae:	11 82       	std	Z+1, r1	; 0x01
}
    45b0:	df 91       	pop	r29
    45b2:	cf 91       	pop	r28
    45b4:	08 95       	ret

000045b6 <nrk_activate_task>:




nrk_status_t nrk_activate_task (nrk_task_type * Task)
{
    45b6:	ef 92       	push	r14
    45b8:	ff 92       	push	r15
    45ba:	0f 93       	push	r16
    45bc:	1f 93       	push	r17
    45be:	cf 93       	push	r28
    45c0:	df 93       	push	r29
    45c2:	ec 01       	movw	r28, r24
    uint8_t rtype;
    void *topOfStackPtr;

    topOfStackPtr =
    45c4:	4b 81       	ldd	r20, Y+3	; 0x03
    45c6:	5c 81       	ldd	r21, Y+4	; 0x04
    45c8:	69 81       	ldd	r22, Y+1	; 0x01
    45ca:	7a 81       	ldd	r23, Y+2	; 0x02
    45cc:	8d 81       	ldd	r24, Y+5	; 0x05
    45ce:	9e 81       	ldd	r25, Y+6	; 0x06
    45d0:	0e 94 3c 30 	call	0x6078	; 0x6078 <nrk_task_stk_init>
        (void *) nrk_task_stk_init (Task->task, Task->Ptos, Task->Pbos);

    //printf("activate %d\n",(int)Task.task_ID);
    if (Task->FirstActivation == TRUE)
    45d4:	2f 81       	ldd	r18, Y+7	; 0x07
    45d6:	22 23       	and	r18, r18
    45d8:	71 f0       	breq	.+28     	; 0x45f6 <nrk_activate_task+0x40>
    {
        rtype = nrk_TCB_init (Task, topOfStackPtr, Task->Pbos, 0, (void *) 0, 0);
    45da:	4b 81       	ldd	r20, Y+3	; 0x03
    45dc:	5c 81       	ldd	r21, Y+4	; 0x04
    45de:	e1 2c       	mov	r14, r1
    45e0:	f1 2c       	mov	r15, r1
    45e2:	00 e0       	ldi	r16, 0x00	; 0
    45e4:	10 e0       	ldi	r17, 0x00	; 0
    45e6:	20 e0       	ldi	r18, 0x00	; 0
    45e8:	30 e0       	ldi	r19, 0x00	; 0
    45ea:	bc 01       	movw	r22, r24
    45ec:	ce 01       	movw	r24, r28
    45ee:	0e 94 88 17 	call	0x2f10	; 0x2f10 <nrk_TCB_init>
        Task->FirstActivation = FALSE;
    45f2:	1f 82       	std	Y+7, r1	; 0x07
    45f4:	0c c0       	rjmp	.+24     	; 0x460e <nrk_activate_task+0x58>

    }
    else
    {
        if (nrk_task_TCB[Task->task_ID].task_state != SUSPENDED)
    45f6:	e8 81       	ld	r30, Y
    45f8:	2b e2       	ldi	r18, 0x2B	; 43
    45fa:	e2 02       	muls	r30, r18
    45fc:	f0 01       	movw	r30, r0
    45fe:	11 24       	eor	r1, r1
    4600:	e8 55       	subi	r30, 0x58	; 88
    4602:	f5 4f       	sbci	r31, 0xF5	; 245
    4604:	21 85       	ldd	r18, Z+9	; 0x09
    4606:	23 30       	cpi	r18, 0x03	; 3
    4608:	b9 f4       	brne	.+46     	; 0x4638 <nrk_activate_task+0x82>
            return NRK_ERROR;
        //Re-init some parts of TCB

        nrk_task_TCB[Task->task_ID].OSTaskStkPtr = (NRK_STK *) topOfStackPtr;
    460a:	91 83       	std	Z+1, r25	; 0x01
    460c:	80 83       	st	Z, r24
    // If Idle Task then Add to ready Q
    //if(Task->task_ID==0) nrk_add_to_readyQ(Task->task_ID);
    //nrk_add_to_readyQ(Task->task_ID);
    //printf( "task %d nw %d \r\n",Task->task_ID,nrk_task_TCB[Task->task_ID].next_wakeup);
    //printf( "task %d nw %d \r\n",Task->task_ID,Task->offset.secs);
    if (nrk_task_TCB[Task->task_ID].next_wakeup == 0)
    460e:	e8 81       	ld	r30, Y
    4610:	8b e2       	ldi	r24, 0x2B	; 43
    4612:	e8 02       	muls	r30, r24
    4614:	f0 01       	movw	r30, r0
    4616:	11 24       	eor	r1, r1
    4618:	e8 55       	subi	r30, 0x58	; 88
    461a:	f5 4f       	sbci	r31, 0xF5	; 245
    461c:	85 89       	ldd	r24, Z+21	; 0x15
    461e:	96 89       	ldd	r25, Z+22	; 0x16
    4620:	a7 89       	ldd	r26, Z+23	; 0x17
    4622:	b0 8d       	ldd	r27, Z+24	; 0x18
    4624:	89 2b       	or	r24, r25
    4626:	8a 2b       	or	r24, r26
    4628:	8b 2b       	or	r24, r27
    462a:	41 f4       	brne	.+16     	; 0x463c <nrk_activate_task+0x86>
    {
        nrk_task_TCB[Task->task_ID].task_state = READY;
    462c:	82 e0       	ldi	r24, 0x02	; 2
    462e:	81 87       	std	Z+9, r24	; 0x09
        nrk_add_to_readyQ (Task->task_ID);
    4630:	88 81       	ld	r24, Y
    4632:	0e 94 db 21 	call	0x43b6	; 0x43b6 <nrk_add_to_readyQ>
    4636:	02 c0       	rjmp	.+4      	; 0x463c <nrk_activate_task+0x86>

    }
    else
    {
        if (nrk_task_TCB[Task->task_ID].task_state != SUSPENDED)
            return NRK_ERROR;
    4638:	8f ef       	ldi	r24, 0xFF	; 255
    463a:	01 c0       	rjmp	.+2      	; 0x463e <nrk_activate_task+0x88>
    {
        nrk_task_TCB[Task->task_ID].task_state = READY;
        nrk_add_to_readyQ (Task->task_ID);
    }

    return NRK_OK;
    463c:	81 e0       	ldi	r24, 0x01	; 1
}
    463e:	df 91       	pop	r29
    4640:	cf 91       	pop	r28
    4642:	1f 91       	pop	r17
    4644:	0f 91       	pop	r16
    4646:	ff 90       	pop	r15
    4648:	ef 90       	pop	r14
    464a:	08 95       	ret

0000464c <nrk_set_next_wakeup>:
    _nrk_wait_for_scheduler ();
    return NRK_OK;
}

int8_t nrk_set_next_wakeup (nrk_time_t t)
{
    464c:	1f 93       	push	r17
    464e:	cf 93       	push	r28
    4650:	df 93       	push	r29
    4652:	cd b7       	in	r28, 0x3d	; 61
    4654:	de b7       	in	r29, 0x3e	; 62
    4656:	28 97       	sbiw	r28, 0x08	; 8
    4658:	0f b6       	in	r0, 0x3f	; 63
    465a:	f8 94       	cli
    465c:	de bf       	out	0x3e, r29	; 62
    465e:	0f be       	out	0x3f, r0	; 63
    4660:	cd bf       	out	0x3d, r28	; 61
    4662:	29 83       	std	Y+1, r18	; 0x01
    4664:	3a 83       	std	Y+2, r19	; 0x02
    4666:	4b 83       	std	Y+3, r20	; 0x03
    4668:	5c 83       	std	Y+4, r21	; 0x04
    466a:	6d 83       	std	Y+5, r22	; 0x05
    466c:	7e 83       	std	Y+6, r23	; 0x06
    466e:	8f 83       	std	Y+7, r24	; 0x07
    4670:	98 87       	std	Y+8, r25	; 0x08
    uint8_t timer;
    uint16_t nw;
    nrk_int_disable ();
    4672:	0e 94 93 16 	call	0x2d26	; 0x2d26 <nrk_int_disable>
    timer = _nrk_os_timer_get ();
    4676:	0e 94 66 2d 	call	0x5acc	; 0x5acc <_nrk_os_timer_get>
    467a:	18 2f       	mov	r17, r24
    nw = _nrk_time_to_ticks_long(&t);
    467c:	ce 01       	movw	r24, r28
    467e:	01 96       	adiw	r24, 0x01	; 1
    4680:	0e 94 38 27 	call	0x4e70	; 0x4e70 <_nrk_time_to_ticks_long>
    if (nw <= TIME_PAD)
    4684:	63 30       	cpi	r22, 0x03	; 3
    4686:	71 05       	cpc	r23, r1
    4688:	98 f0       	brcs	.+38     	; 0x46b0 <nrk_set_next_wakeup+0x64>
        return NRK_ERROR;
    nrk_cur_task_TCB->next_wakeup = nw + timer;
    468a:	e0 91 98 0b 	lds	r30, 0x0B98
    468e:	f0 91 99 0b 	lds	r31, 0x0B99
    4692:	21 2f       	mov	r18, r17
    4694:	30 e0       	ldi	r19, 0x00	; 0
    4696:	62 0f       	add	r22, r18
    4698:	73 1f       	adc	r23, r19
    469a:	cb 01       	movw	r24, r22
    469c:	a0 e0       	ldi	r26, 0x00	; 0
    469e:	b0 e0       	ldi	r27, 0x00	; 0
    46a0:	85 8b       	std	Z+21, r24	; 0x15
    46a2:	96 8b       	std	Z+22, r25	; 0x16
    46a4:	a7 8b       	std	Z+23, r26	; 0x17
    46a6:	b0 8f       	std	Z+24, r27	; 0x18
    			_nrk_prev_timer_val=timer;
    			_nrk_set_next_wakeup(timer);
    		}
    */
//      nrk_cur_task_TCB->nw_flag=1;
    nrk_int_enable ();
    46a8:	0e 94 95 16 	call	0x2d2a	; 0x2d2a <nrk_int_enable>

    return NRK_OK;
    46ac:	81 e0       	ldi	r24, 0x01	; 1
    46ae:	01 c0       	rjmp	.+2      	; 0x46b2 <nrk_set_next_wakeup+0x66>
    uint16_t nw;
    nrk_int_disable ();
    timer = _nrk_os_timer_get ();
    nw = _nrk_time_to_ticks_long(&t);
    if (nw <= TIME_PAD)
        return NRK_ERROR;
    46b0:	8f ef       	ldi	r24, 0xFF	; 255
    */
//      nrk_cur_task_TCB->nw_flag=1;
    nrk_int_enable ();

    return NRK_OK;
}
    46b2:	28 96       	adiw	r28, 0x08	; 8
    46b4:	0f b6       	in	r0, 0x3f	; 63
    46b6:	f8 94       	cli
    46b8:	de bf       	out	0x3e, r29	; 62
    46ba:	0f be       	out	0x3f, r0	; 63
    46bc:	cd bf       	out	0x3d, r28	; 61
    46be:	df 91       	pop	r29
    46c0:	cf 91       	pop	r28
    46c2:	1f 91       	pop	r17
    46c4:	08 95       	ret

000046c6 <_nrk_wait_for_scheduler>:
{

    //TIMSK = BM (OCIE1A);
    do
    {
        nrk_idle ();                // wait for the interrupt to tick... // pdiener: halt CPU here until any interrupt triggers
    46c6:	0e 94 0f 30 	call	0x601e	; 0x601e <nrk_idle>
    }
    while ((volatile uint8_t) nrk_cur_task_TCB->suspend_flag == 1); // pdiener: make shure that was the right interrupt
    46ca:	e0 91 98 0b 	lds	r30, 0x0B98
    46ce:	f0 91 99 0b 	lds	r31, 0x0B99
    46d2:	85 81       	ldd	r24, Z+5	; 0x05
    46d4:	81 11       	cpse	r24, r1
    46d6:	f7 cf       	rjmp	.-18     	; 0x46c6 <_nrk_wait_for_scheduler>

    //TIMSK = BM (OCIE1A) | BM(OCIE0);
}
    46d8:	08 95       	ret

000046da <nrk_wait_until_next_period>:
    nrk_wait_until_next_period ();
    return NRK_OK;
}

int8_t nrk_wait_until_next_period ()
{
    46da:	cf 93       	push	r28
    uint8_t timer;

    nrk_stack_check ();
    46dc:	0e 94 76 1e 	call	0x3cec	; 0x3cec <nrk_stack_check>
// Next Period Wakeup Time is Set inside scheduler when a task becomes Runnable
    nrk_int_disable ();
    46e0:	0e 94 93 16 	call	0x2d26	; 0x2d26 <nrk_int_disable>
    nrk_cur_task_TCB->num_periods = 1;
    46e4:	e0 91 98 0b 	lds	r30, 0x0B98
    46e8:	f0 91 99 0b 	lds	r31, 0x0B99
    46ec:	81 e0       	ldi	r24, 0x01	; 1
    46ee:	90 e0       	ldi	r25, 0x00	; 0
    46f0:	92 a7       	std	Z+42, r25	; 0x2a
    46f2:	81 a7       	std	Z+41, r24	; 0x29
    nrk_cur_task_TCB->suspend_flag = 1;
    46f4:	85 83       	std	Z+5, r24	; 0x05
    timer = _nrk_os_timer_get ();
    46f6:	0e 94 66 2d 	call	0x5acc	; 0x5acc <_nrk_os_timer_get>
    46fa:	c8 2f       	mov	r28, r24

//nrk_cur_task_TCB->cpu_remaining=_nrk_prev_timer_val+1;

    if (timer < (MAX_SCHED_WAKEUP_TIME - TIME_PAD))
    46fc:	88 3f       	cpi	r24, 0xF8	; 248
    46fe:	80 f4       	brcc	.+32     	; 0x4720 <nrk_wait_until_next_period+0x46>
        if ((timer + TIME_PAD) <= _nrk_get_next_wakeup ())
    4700:	0e 94 00 2d 	call	0x5a00	; 0x5a00 <_nrk_get_next_wakeup>
    4704:	2c 2f       	mov	r18, r28
    4706:	30 e0       	ldi	r19, 0x00	; 0
    4708:	2f 5f       	subi	r18, 0xFF	; 255
    470a:	3f 4f       	sbci	r19, 0xFF	; 255
    470c:	90 e0       	ldi	r25, 0x00	; 0
    470e:	28 17       	cp	r18, r24
    4710:	39 07       	cpc	r19, r25
    4712:	34 f4       	brge	.+12     	; 0x4720 <nrk_wait_until_next_period+0x46>
        {
            timer += TIME_PAD;
    4714:	82 e0       	ldi	r24, 0x02	; 2
    4716:	8c 0f       	add	r24, r28
            _nrk_prev_timer_val = timer;                  // pdiener: why is this only set in this special case?
    4718:	80 93 3f 09 	sts	0x093F, r24
            _nrk_set_next_wakeup (timer);                 // pdiener: Set next wakeup to NOW
    471c:	0e 94 04 2d 	call	0x5a08	; 0x5a08 <_nrk_set_next_wakeup>
        }

    nrk_int_enable ();
    4720:	0e 94 95 16 	call	0x2d2a	; 0x2d2a <nrk_int_enable>
    _nrk_wait_for_scheduler ();
    4724:	0e 94 63 23 	call	0x46c6	; 0x46c6 <_nrk_wait_for_scheduler>
    return NRK_OK;
}
    4728:	81 e0       	ldi	r24, 0x01	; 1
    472a:	cf 91       	pop	r28
    472c:	08 95       	ret

0000472e <nrk_terminate_task>:



nrk_status_t nrk_terminate_task ()
{
    nrk_rem_from_readyQ (nrk_cur_task_TCB->task_ID);
    472e:	e0 91 98 0b 	lds	r30, 0x0B98
    4732:	f0 91 99 0b 	lds	r31, 0x0B99
    4736:	80 85       	ldd	r24, Z+8	; 0x08
    4738:	0e 94 8b 22 	call	0x4516	; 0x4516 <nrk_rem_from_readyQ>
    nrk_cur_task_TCB->task_state = FINISHED;
    473c:	e0 91 98 0b 	lds	r30, 0x0B98
    4740:	f0 91 99 0b 	lds	r31, 0x0B99
    4744:	84 e0       	ldi	r24, 0x04	; 4
    4746:	81 87       	std	Z+9, r24	; 0x09

    // HAHA, there is NO next period...
    nrk_wait_until_next_period ();
    4748:	0e 94 6d 23 	call	0x46da	; 0x46da <nrk_wait_until_next_period>
    return NRK_OK;
}
    474c:	81 e0       	ldi	r24, 0x01	; 1
    474e:	08 95       	ret

00004750 <nrk_wait_until_next_n_periods>:
    _nrk_wait_for_scheduler ();
    return NRK_OK;
}

int8_t nrk_wait_until_next_n_periods (uint16_t p)
{
    4750:	cf 93       	push	r28
    4752:	df 93       	push	r29
    4754:	ec 01       	movw	r28, r24
    uint8_t timer;

    nrk_stack_check ();
    4756:	0e 94 76 1e 	call	0x3cec	; 0x3cec <nrk_stack_check>

    if (p == 0)
    475a:	20 97       	sbiw	r28, 0x00	; 0
    475c:	11 f4       	brne	.+4      	; 0x4762 <nrk_wait_until_next_n_periods+0x12>
        p = 1;
    475e:	c1 e0       	ldi	r28, 0x01	; 1
    4760:	d0 e0       	ldi	r29, 0x00	; 0
// Next Period Wakeup Time is Set inside scheduler when a task becomes Runnable
    nrk_int_disable ();
    4762:	0e 94 93 16 	call	0x2d26	; 0x2d26 <nrk_int_disable>
    nrk_cur_task_TCB->suspend_flag = 1;
    4766:	e0 91 98 0b 	lds	r30, 0x0B98
    476a:	f0 91 99 0b 	lds	r31, 0x0B99
    476e:	81 e0       	ldi	r24, 0x01	; 1
    4770:	85 83       	std	Z+5, r24	; 0x05
    nrk_cur_task_TCB->num_periods = p;
    4772:	d2 a7       	std	Z+42, r29	; 0x2a
    4774:	c1 a7       	std	Z+41, r28	; 0x29
    timer = _nrk_os_timer_get ();
    4776:	0e 94 66 2d 	call	0x5acc	; 0x5acc <_nrk_os_timer_get>
    477a:	c8 2f       	mov	r28, r24

//nrk_cur_task_TCB->cpu_remaining=_nrk_prev_timer_val+1;

// +2 allows for potential time conflict resolution
    if (timer < (MAX_SCHED_WAKEUP_TIME - TIME_PAD))       // 254 8bit overflow point - 2
    477c:	88 3f       	cpi	r24, 0xF8	; 248
    477e:	80 f4       	brcc	.+32     	; 0x47a0 <nrk_wait_until_next_n_periods+0x50>
        if ((timer + TIME_PAD) <= _nrk_get_next_wakeup ())
    4780:	0e 94 00 2d 	call	0x5a00	; 0x5a00 <_nrk_get_next_wakeup>
    4784:	2c 2f       	mov	r18, r28
    4786:	30 e0       	ldi	r19, 0x00	; 0
    4788:	2f 5f       	subi	r18, 0xFF	; 255
    478a:	3f 4f       	sbci	r19, 0xFF	; 255
    478c:	90 e0       	ldi	r25, 0x00	; 0
    478e:	28 17       	cp	r18, r24
    4790:	39 07       	cpc	r19, r25
    4792:	34 f4       	brge	.+12     	; 0x47a0 <nrk_wait_until_next_n_periods+0x50>
        {
            timer += TIME_PAD;
    4794:	82 e0       	ldi	r24, 0x02	; 2
    4796:	8c 0f       	add	r24, r28
            _nrk_prev_timer_val = timer;
    4798:	80 93 3f 09 	sts	0x093F, r24
            _nrk_set_next_wakeup (timer);                 // pdiener: Set next wakeup to NOW
    479c:	0e 94 04 2d 	call	0x5a08	; 0x5a08 <_nrk_set_next_wakeup>
        }

    nrk_int_enable ();
    47a0:	0e 94 95 16 	call	0x2d2a	; 0x2d2a <nrk_int_enable>
    _nrk_wait_for_scheduler ();
    47a4:	0e 94 63 23 	call	0x46c6	; 0x46c6 <_nrk_wait_for_scheduler>
    return NRK_OK;
}
    47a8:	81 e0       	ldi	r24, 0x01	; 1
    47aa:	df 91       	pop	r29
    47ac:	cf 91       	pop	r28
    47ae:	08 95       	ret

000047b0 <nrk_wait_ticks>:
 * timer ticks after the curret OS tick timer.
 *
 */

int8_t nrk_wait_ticks (uint16_t ticks)
{
    47b0:	ef 92       	push	r14
    47b2:	ff 92       	push	r15
    47b4:	0f 93       	push	r16
    47b6:	1f 93       	push	r17
    47b8:	cf 93       	push	r28
    47ba:	8c 01       	movw	r16, r24
    uint8_t timer;
    nrk_int_disable ();
    47bc:	0e 94 93 16 	call	0x2d26	; 0x2d26 <nrk_int_disable>
    nrk_cur_task_TCB->suspend_flag = 1;
    47c0:	e0 91 98 0b 	lds	r30, 0x0B98
    47c4:	f0 91 99 0b 	lds	r31, 0x0B99
    47c8:	81 e0       	ldi	r24, 0x01	; 1
    47ca:	85 83       	std	Z+5, r24	; 0x05
    timer = _nrk_os_timer_get ();
    47cc:	0e 94 66 2d 	call	0x5acc	; 0x5acc <_nrk_os_timer_get>
    47d0:	c8 2f       	mov	r28, r24
    nrk_cur_task_TCB->next_wakeup = ticks + timer;
    47d2:	e0 91 98 0b 	lds	r30, 0x0B98
    47d6:	f0 91 99 0b 	lds	r31, 0x0B99
    47da:	e8 2e       	mov	r14, r24
    47dc:	f1 2c       	mov	r15, r1
    47de:	c7 01       	movw	r24, r14
    47e0:	80 0f       	add	r24, r16
    47e2:	91 1f       	adc	r25, r17
    47e4:	a0 e0       	ldi	r26, 0x00	; 0
    47e6:	b0 e0       	ldi	r27, 0x00	; 0
    47e8:	85 8b       	std	Z+21, r24	; 0x15
    47ea:	96 8b       	std	Z+22, r25	; 0x16
    47ec:	a7 8b       	std	Z+23, r26	; 0x17
    47ee:	b0 8f       	std	Z+24, r27	; 0x18

    if (timer < MAX_SCHED_WAKEUP_TIME - TIME_PAD)
    47f0:	c8 3f       	cpi	r28, 0xF8	; 248
    47f2:	78 f4       	brcc	.+30     	; 0x4812 <nrk_wait_ticks+0x62>
        if ((timer + TIME_PAD) <= _nrk_get_next_wakeup ())
    47f4:	0e 94 00 2d 	call	0x5a00	; 0x5a00 <_nrk_get_next_wakeup>
    47f8:	9f ef       	ldi	r25, 0xFF	; 255
    47fa:	e9 1a       	sub	r14, r25
    47fc:	f9 0a       	sbc	r15, r25
    47fe:	90 e0       	ldi	r25, 0x00	; 0
    4800:	e8 16       	cp	r14, r24
    4802:	f9 06       	cpc	r15, r25
    4804:	34 f4       	brge	.+12     	; 0x4812 <nrk_wait_ticks+0x62>
        {
            timer += TIME_PAD;
    4806:	82 e0       	ldi	r24, 0x02	; 2
    4808:	8c 0f       	add	r24, r28
            _nrk_prev_timer_val = timer;
    480a:	80 93 3f 09 	sts	0x093F, r24
            _nrk_set_next_wakeup (timer);
    480e:	0e 94 04 2d 	call	0x5a08	; 0x5a08 <_nrk_set_next_wakeup>
        }
//else nrk_cur_task_TCB->next_wakeup=ticks+1;
    nrk_int_enable ();
    4812:	0e 94 95 16 	call	0x2d2a	; 0x2d2a <nrk_int_enable>
//while(nrk_cur_task_TCB->suspend_flag==1);
    _nrk_wait_for_scheduler ();
    4816:	0e 94 63 23 	call	0x46c6	; 0x46c6 <_nrk_wait_for_scheduler>
    return NRK_OK;
}
    481a:	81 e0       	ldi	r24, 0x01	; 1
    481c:	cf 91       	pop	r28
    481e:	1f 91       	pop	r17
    4820:	0f 91       	pop	r16
    4822:	ff 90       	pop	r15
    4824:	ef 90       	pop	r14
    4826:	08 95       	ret

00004828 <nrk_wait_until_ticks>:
 * taking into account any task processing time.
 *
 */

int8_t nrk_wait_until_ticks (uint16_t ticks)
{
    4828:	cf 93       	push	r28
    482a:	df 93       	push	r29
    482c:	ec 01       	movw	r28, r24
    uint8_t timer;
    nrk_int_disable ();
    482e:	0e 94 93 16 	call	0x2d26	; 0x2d26 <nrk_int_disable>
    nrk_cur_task_TCB->suspend_flag = 1;
    4832:	e0 91 98 0b 	lds	r30, 0x0B98
    4836:	f0 91 99 0b 	lds	r31, 0x0B99
    483a:	21 e0       	ldi	r18, 0x01	; 1
    483c:	25 83       	std	Z+5, r18	; 0x05
    nrk_cur_task_TCB->next_wakeup = ticks;
    483e:	ce 01       	movw	r24, r28
    4840:	a0 e0       	ldi	r26, 0x00	; 0
    4842:	b0 e0       	ldi	r27, 0x00	; 0
    4844:	85 8b       	std	Z+21, r24	; 0x15
    4846:	96 8b       	std	Z+22, r25	; 0x16
    4848:	a7 8b       	std	Z+23, r26	; 0x17
    484a:	b0 8f       	std	Z+24, r27	; 0x18
    // printf( "t %u\r\n",ticks );
    timer = _nrk_os_timer_get ();
    484c:	0e 94 66 2d 	call	0x5acc	; 0x5acc <_nrk_os_timer_get>
    4850:	c8 2f       	mov	r28, r24

    if (timer < MAX_SCHED_WAKEUP_TIME - TIME_PAD)
    4852:	88 3f       	cpi	r24, 0xF8	; 248
    4854:	80 f4       	brcc	.+32     	; 0x4876 <nrk_wait_until_ticks+0x4e>
        if ((timer + TIME_PAD) <= _nrk_get_next_wakeup ())
    4856:	0e 94 00 2d 	call	0x5a00	; 0x5a00 <_nrk_get_next_wakeup>
    485a:	2c 2f       	mov	r18, r28
    485c:	30 e0       	ldi	r19, 0x00	; 0
    485e:	2f 5f       	subi	r18, 0xFF	; 255
    4860:	3f 4f       	sbci	r19, 0xFF	; 255
    4862:	90 e0       	ldi	r25, 0x00	; 0
    4864:	28 17       	cp	r18, r24
    4866:	39 07       	cpc	r19, r25
    4868:	34 f4       	brge	.+12     	; 0x4876 <nrk_wait_until_ticks+0x4e>
        {
            timer += TIME_PAD;
    486a:	82 e0       	ldi	r24, 0x02	; 2
    486c:	8c 0f       	add	r24, r28
            _nrk_prev_timer_val = timer;
    486e:	80 93 3f 09 	sts	0x093F, r24
            _nrk_set_next_wakeup (timer);
    4872:	0e 94 04 2d 	call	0x5a08	; 0x5a08 <_nrk_set_next_wakeup>
        }
//else nrk_cur_task_TCB->next_wakeup=ticks+1;
    nrk_int_enable ();
    4876:	0e 94 95 16 	call	0x2d2a	; 0x2d2a <nrk_int_enable>
//while(nrk_cur_task_TCB->suspend_flag==1);
    _nrk_wait_for_scheduler ();
    487a:	0e 94 63 23 	call	0x46c6	; 0x46c6 <_nrk_wait_for_scheduler>
    return NRK_OK;
}
    487e:	81 e0       	ldi	r24, 0x01	; 1
    4880:	df 91       	pop	r29
    4882:	cf 91       	pop	r28
    4884:	08 95       	ret

00004886 <nrk_wait_until_nw>:
 * taking into account any task processing time.
 *
 */

int8_t nrk_wait_until_nw ()
{
    4886:	cf 93       	push	r28
    uint8_t timer;
    nrk_int_disable ();
    4888:	0e 94 93 16 	call	0x2d26	; 0x2d26 <nrk_int_disable>
    nrk_cur_task_TCB->suspend_flag = 1;
    488c:	e0 91 98 0b 	lds	r30, 0x0B98
    4890:	f0 91 99 0b 	lds	r31, 0x0B99
    4894:	81 e0       	ldi	r24, 0x01	; 1
    4896:	85 83       	std	Z+5, r24	; 0x05
    nrk_cur_task_TCB->nw_flag = 1;
    4898:	86 83       	std	Z+6, r24	; 0x06
    timer = _nrk_os_timer_get ();
    489a:	0e 94 66 2d 	call	0x5acc	; 0x5acc <_nrk_os_timer_get>
    489e:	c8 2f       	mov	r28, r24

    if (timer < MAX_SCHED_WAKEUP_TIME - TIME_PAD)
    48a0:	88 3f       	cpi	r24, 0xF8	; 248
    48a2:	80 f4       	brcc	.+32     	; 0x48c4 <nrk_wait_until_nw+0x3e>
        if ((timer + TIME_PAD) <= _nrk_get_next_wakeup ())
    48a4:	0e 94 00 2d 	call	0x5a00	; 0x5a00 <_nrk_get_next_wakeup>
    48a8:	2c 2f       	mov	r18, r28
    48aa:	30 e0       	ldi	r19, 0x00	; 0
    48ac:	2f 5f       	subi	r18, 0xFF	; 255
    48ae:	3f 4f       	sbci	r19, 0xFF	; 255
    48b0:	90 e0       	ldi	r25, 0x00	; 0
    48b2:	28 17       	cp	r18, r24
    48b4:	39 07       	cpc	r19, r25
    48b6:	34 f4       	brge	.+12     	; 0x48c4 <nrk_wait_until_nw+0x3e>
        {
            timer += TIME_PAD;
    48b8:	82 e0       	ldi	r24, 0x02	; 2
    48ba:	8c 0f       	add	r24, r28
            _nrk_prev_timer_val = timer;
    48bc:	80 93 3f 09 	sts	0x093F, r24
            _nrk_set_next_wakeup (timer);
    48c0:	0e 94 04 2d 	call	0x5a08	; 0x5a08 <_nrk_set_next_wakeup>
        }
//else nrk_cur_task_TCB->next_wakeup=ticks+1;
    nrk_int_enable ();
    48c4:	0e 94 95 16 	call	0x2d2a	; 0x2d2a <nrk_int_enable>
//while(nrk_cur_task_TCB->suspend_flag==1);
    _nrk_wait_for_scheduler ();
    48c8:	0e 94 63 23 	call	0x46c6	; 0x46c6 <_nrk_wait_for_scheduler>
    return NRK_OK;
}
    48cc:	81 e0       	ldi	r24, 0x01	; 1
    48ce:	cf 91       	pop	r28
    48d0:	08 95       	ret

000048d2 <nrk_wait>:


int8_t nrk_wait (nrk_time_t t)
{
    48d2:	1f 93       	push	r17
    48d4:	cf 93       	push	r28
    48d6:	df 93       	push	r29
    48d8:	cd b7       	in	r28, 0x3d	; 61
    48da:	de b7       	in	r29, 0x3e	; 62
    48dc:	28 97       	sbiw	r28, 0x08	; 8
    48de:	0f b6       	in	r0, 0x3f	; 63
    48e0:	f8 94       	cli
    48e2:	de bf       	out	0x3e, r29	; 62
    48e4:	0f be       	out	0x3f, r0	; 63
    48e6:	cd bf       	out	0x3d, r28	; 61
    48e8:	29 83       	std	Y+1, r18	; 0x01
    48ea:	3a 83       	std	Y+2, r19	; 0x02
    48ec:	4b 83       	std	Y+3, r20	; 0x03
    48ee:	5c 83       	std	Y+4, r21	; 0x04
    48f0:	6d 83       	std	Y+5, r22	; 0x05
    48f2:	7e 83       	std	Y+6, r23	; 0x06
    48f4:	8f 83       	std	Y+7, r24	; 0x07
    48f6:	98 87       	std	Y+8, r25	; 0x08
    uint8_t timer;
    uint32_t nw;

    nrk_stack_check ();
    48f8:	0e 94 76 1e 	call	0x3cec	; 0x3cec <nrk_stack_check>

    nrk_int_disable ();
    48fc:	0e 94 93 16 	call	0x2d26	; 0x2d26 <nrk_int_disable>
    nrk_cur_task_TCB->suspend_flag = 1;
    4900:	e0 91 98 0b 	lds	r30, 0x0B98
    4904:	f0 91 99 0b 	lds	r31, 0x0B99
    4908:	81 e0       	ldi	r24, 0x01	; 1
    490a:	85 83       	std	Z+5, r24	; 0x05
    nrk_cur_task_TCB->num_periods = 1;
    490c:	81 e0       	ldi	r24, 0x01	; 1
    490e:	90 e0       	ldi	r25, 0x00	; 0
    4910:	92 a7       	std	Z+42, r25	; 0x2a
    4912:	81 a7       	std	Z+41, r24	; 0x29
    timer = _nrk_os_timer_get ();
    4914:	0e 94 66 2d 	call	0x5acc	; 0x5acc <_nrk_os_timer_get>
    4918:	18 2f       	mov	r17, r24

//printf( "t1 %lu %lu\n",t.secs, t.nano_secs/NANOS_PER_MS);

    nw = _nrk_time_to_ticks_long (&t);
    491a:	ce 01       	movw	r24, r28
    491c:	01 96       	adiw	r24, 0x01	; 1
    491e:	0e 94 38 27 	call	0x4e70	; 0x4e70 <_nrk_time_to_ticks_long>
// printf( "t2 %u %u\r\n",timer, nw);
    nrk_cur_task_TCB->next_wakeup = nw + timer;
    4922:	e0 91 98 0b 	lds	r30, 0x0B98
    4926:	f0 91 99 0b 	lds	r31, 0x0B99
    492a:	dc 01       	movw	r26, r24
    492c:	cb 01       	movw	r24, r22
    492e:	81 0f       	add	r24, r17
    4930:	91 1d       	adc	r25, r1
    4932:	a1 1d       	adc	r26, r1
    4934:	b1 1d       	adc	r27, r1
    4936:	85 8b       	std	Z+21, r24	; 0x15
    4938:	96 8b       	std	Z+22, r25	; 0x16
    493a:	a7 8b       	std	Z+23, r26	; 0x17
    493c:	b0 8f       	std	Z+24, r27	; 0x18
//printf( "wu %u\n",nrk_cur_task_TCB->next_wakeup );
    if (timer < (MAX_SCHED_WAKEUP_TIME - TIME_PAD))
    493e:	18 3f       	cpi	r17, 0xF8	; 248
    4940:	80 f4       	brcc	.+32     	; 0x4962 <nrk_wait+0x90>
    {
        if ((timer + TIME_PAD) <= _nrk_get_next_wakeup ())
    4942:	0e 94 00 2d 	call	0x5a00	; 0x5a00 <_nrk_get_next_wakeup>
    4946:	21 2f       	mov	r18, r17
    4948:	30 e0       	ldi	r19, 0x00	; 0
    494a:	2f 5f       	subi	r18, 0xFF	; 255
    494c:	3f 4f       	sbci	r19, 0xFF	; 255
    494e:	90 e0       	ldi	r25, 0x00	; 0
    4950:	28 17       	cp	r18, r24
    4952:	39 07       	cpc	r19, r25
    4954:	34 f4       	brge	.+12     	; 0x4962 <nrk_wait+0x90>
        {
            timer += TIME_PAD;
    4956:	82 e0       	ldi	r24, 0x02	; 2
    4958:	81 0f       	add	r24, r17
            _nrk_prev_timer_val = timer;
    495a:	80 93 3f 09 	sts	0x093F, r24
            _nrk_set_next_wakeup (timer);
    495e:	0e 94 04 2d 	call	0x5a08	; 0x5a08 <_nrk_set_next_wakeup>
        }
    }
    nrk_int_enable ();
    4962:	0e 94 95 16 	call	0x2d2a	; 0x2d2a <nrk_int_enable>

    _nrk_wait_for_scheduler ();
    4966:	0e 94 63 23 	call	0x46c6	; 0x46c6 <_nrk_wait_for_scheduler>
    return NRK_OK;
}
    496a:	81 e0       	ldi	r24, 0x01	; 1
    496c:	28 96       	adiw	r28, 0x08	; 8
    496e:	0f b6       	in	r0, 0x3f	; 63
    4970:	f8 94       	cli
    4972:	de bf       	out	0x3e, r29	; 62
    4974:	0f be       	out	0x3f, r0	; 63
    4976:	cd bf       	out	0x3d, r28	; 61
    4978:	df 91       	pop	r29
    497a:	cf 91       	pop	r28
    497c:	1f 91       	pop	r17
    497e:	08 95       	ret

00004980 <nrk_wait_until>:
    //TIMSK = BM (OCIE1A) | BM(OCIE0);
}


int8_t nrk_wait_until (nrk_time_t t)
{
    4980:	8f 92       	push	r8
    4982:	9f 92       	push	r9
    4984:	af 92       	push	r10
    4986:	bf 92       	push	r11
    4988:	cf 92       	push	r12
    498a:	df 92       	push	r13
    498c:	ef 92       	push	r14
    498e:	ff 92       	push	r15
    4990:	0f 93       	push	r16
    4992:	1f 93       	push	r17
    4994:	cf 93       	push	r28
    4996:	df 93       	push	r29
    4998:	cd b7       	in	r28, 0x3d	; 61
    499a:	de b7       	in	r29, 0x3e	; 62
    499c:	60 97       	sbiw	r28, 0x10	; 16
    499e:	0f b6       	in	r0, 0x3f	; 63
    49a0:	f8 94       	cli
    49a2:	de bf       	out	0x3e, r29	; 62
    49a4:	0f be       	out	0x3f, r0	; 63
    49a6:	cd bf       	out	0x3d, r28	; 61
    49a8:	29 87       	std	Y+9, r18	; 0x09
    49aa:	3a 87       	std	Y+10, r19	; 0x0a
    49ac:	4b 87       	std	Y+11, r20	; 0x0b
    49ae:	5c 87       	std	Y+12, r21	; 0x0c
    49b0:	6d 87       	std	Y+13, r22	; 0x0d
    49b2:	7e 87       	std	Y+14, r23	; 0x0e
    49b4:	8f 87       	std	Y+15, r24	; 0x0f
    49b6:	98 8b       	std	Y+16, r25	; 0x10
    //c = _nrk_os_timer_get ();
    //do{
    //}while(_nrk_os_timer_get()==c);

    //ttt=c+1;
    nrk_time_get (&ct);
    49b8:	ce 01       	movw	r24, r28
    49ba:	01 96       	adiw	r24, 0x01	; 1
    49bc:	0e 94 1c 25 	call	0x4a38	; 0x4a38 <nrk_time_get>

    v = nrk_time_sub (&t, t, ct);
    49c0:	89 80       	ldd	r8, Y+1	; 0x01
    49c2:	9a 80       	ldd	r9, Y+2	; 0x02
    49c4:	ab 80       	ldd	r10, Y+3	; 0x03
    49c6:	bc 80       	ldd	r11, Y+4	; 0x04
    49c8:	cd 80       	ldd	r12, Y+5	; 0x05
    49ca:	de 80       	ldd	r13, Y+6	; 0x06
    49cc:	ef 80       	ldd	r14, Y+7	; 0x07
    49ce:	f8 84       	ldd	r15, Y+8	; 0x08
    49d0:	09 85       	ldd	r16, Y+9	; 0x09
    49d2:	1a 85       	ldd	r17, Y+10	; 0x0a
    49d4:	2b 85       	ldd	r18, Y+11	; 0x0b
    49d6:	3c 85       	ldd	r19, Y+12	; 0x0c
    49d8:	4d 85       	ldd	r20, Y+13	; 0x0d
    49da:	5e 85       	ldd	r21, Y+14	; 0x0e
    49dc:	6f 85       	ldd	r22, Y+15	; 0x0f
    49de:	78 89       	ldd	r23, Y+16	; 0x10
    49e0:	ce 01       	movw	r24, r28
    49e2:	09 96       	adiw	r24, 0x09	; 9
    49e4:	0e 94 79 25 	call	0x4af2	; 0x4af2 <nrk_time_sub>
    //nrk_time_compact_nanos(&t);
    if (v == NRK_ERROR)
    49e8:	8f 3f       	cpi	r24, 0xFF	; 255
    49ea:	61 f0       	breq	.+24     	; 0x4a04 <nrk_wait_until+0x84>
//if(t.secs==ct.secs && t.nano_secs<ct.nano_secs) return 0;

//t.secs-=ct.secs;
//t.nano_secs-=ct.nano_secs;
//
    nrk_wait (t);
    49ec:	29 85       	ldd	r18, Y+9	; 0x09
    49ee:	3a 85       	ldd	r19, Y+10	; 0x0a
    49f0:	4b 85       	ldd	r20, Y+11	; 0x0b
    49f2:	5c 85       	ldd	r21, Y+12	; 0x0c
    49f4:	6d 85       	ldd	r22, Y+13	; 0x0d
    49f6:	7e 85       	ldd	r23, Y+14	; 0x0e
    49f8:	8f 85       	ldd	r24, Y+15	; 0x0f
    49fa:	98 89       	ldd	r25, Y+16	; 0x10
    49fc:	0e 94 69 24 	call	0x48d2	; 0x48d2 <nrk_wait>

    return NRK_OK;
    4a00:	81 e0       	ldi	r24, 0x01	; 1
    4a02:	01 c0       	rjmp	.+2      	; 0x4a06 <nrk_wait_until+0x86>

    v = nrk_time_sub (&t, t, ct);
    //nrk_time_compact_nanos(&t);
    if (v == NRK_ERROR)
    {
        return NRK_ERROR;
    4a04:	8f ef       	ldi	r24, 0xFF	; 255
//t.nano_secs-=ct.nano_secs;
//
    nrk_wait (t);

    return NRK_OK;
}
    4a06:	60 96       	adiw	r28, 0x10	; 16
    4a08:	0f b6       	in	r0, 0x3f	; 63
    4a0a:	f8 94       	cli
    4a0c:	de bf       	out	0x3e, r29	; 62
    4a0e:	0f be       	out	0x3f, r0	; 63
    4a10:	cd bf       	out	0x3d, r28	; 61
    4a12:	df 91       	pop	r29
    4a14:	cf 91       	pop	r28
    4a16:	1f 91       	pop	r17
    4a18:	0f 91       	pop	r16
    4a1a:	ff 90       	pop	r15
    4a1c:	ef 90       	pop	r14
    4a1e:	df 90       	pop	r13
    4a20:	cf 90       	pop	r12
    4a22:	bf 90       	pop	r11
    4a24:	af 90       	pop	r10
    4a26:	9f 90       	pop	r9
    4a28:	8f 90       	pop	r8
    4a2a:	08 95       	ret

00004a2c <nrk_get_pid>:


uint8_t nrk_get_pid ()
{
    return nrk_cur_task_TCB->task_ID;
    4a2c:	e0 91 98 0b 	lds	r30, 0x0B98
    4a30:	f0 91 99 0b 	lds	r31, 0x0B99
}
    4a34:	80 85       	ldd	r24, Z+8	; 0x08
    4a36:	08 95       	ret

00004a38 <nrk_time_get>:
#include <nrk.h>
#include <nrk_timer.h>
#include <nrk_error.h>

void nrk_time_get(nrk_time_t *t)
{
    4a38:	0f 93       	push	r16
    4a3a:	1f 93       	push	r17
    4a3c:	cf 93       	push	r28
    4a3e:	df 93       	push	r29
    4a40:	ec 01       	movw	r28, r24
 //t->nano_secs=(((uint32_t)_nrk_precision_os_timer_get()%PRECISION_TICKS_PER_TICK)*(uint32_t)NANOS_PER_PRECISION_TICK);
#ifdef NRK_SUB_TICK_TIMING
       	t->nano_secs=(((uint32_t)_nrk_precision_os_timer_get())*(uint32_t)NANOS_PER_PRECISION_TICK);
#else
       	t->nano_secs=0;
    4a42:	1c 82       	std	Y+4, r1	; 0x04
    4a44:	1d 82       	std	Y+5, r1	; 0x05
    4a46:	1e 82       	std	Y+6, r1	; 0x06
    4a48:	1f 82       	std	Y+7, r1	; 0x07

#endif

 t->secs=nrk_system_time.secs;
    4a4a:	80 91 8f 0b 	lds	r24, 0x0B8F
    4a4e:	90 91 90 0b 	lds	r25, 0x0B90
    4a52:	a0 91 91 0b 	lds	r26, 0x0B91
    4a56:	b0 91 92 0b 	lds	r27, 0x0B92
    4a5a:	88 83       	st	Y, r24
    4a5c:	99 83       	std	Y+1, r25	; 0x01
    4a5e:	aa 83       	std	Y+2, r26	; 0x02
    4a60:	bb 83       	std	Y+3, r27	; 0x03
 t->nano_secs+=nrk_system_time.nano_secs;
    4a62:	80 91 93 0b 	lds	r24, 0x0B93
    4a66:	90 91 94 0b 	lds	r25, 0x0B94
    4a6a:	a0 91 95 0b 	lds	r26, 0x0B95
    4a6e:	b0 91 96 0b 	lds	r27, 0x0B96
    4a72:	8c 83       	std	Y+4, r24	; 0x04
    4a74:	9d 83       	std	Y+5, r25	; 0x05
    4a76:	ae 83       	std	Y+6, r26	; 0x06
    4a78:	bf 83       	std	Y+7, r27	; 0x07
 
   t->nano_secs+=((uint32_t)_nrk_os_timer_get()*(uint32_t)NANOS_PER_TICK);
    4a7a:	0e 94 66 2d 	call	0x5acc	; 0x5acc <_nrk_os_timer_get>
    4a7e:	a8 2f       	mov	r26, r24
    4a80:	b0 e0       	ldi	r27, 0x00	; 0
    4a82:	23 eb       	ldi	r18, 0xB3	; 179
    4a84:	36 ee       	ldi	r19, 0xE6	; 230
    4a86:	4e e0       	ldi	r20, 0x0E	; 14
    4a88:	50 e0       	ldi	r21, 0x00	; 0
    4a8a:	0e 94 52 32 	call	0x64a4	; 0x64a4 <__muluhisi3>
    4a8e:	0c 81       	ldd	r16, Y+4	; 0x04
    4a90:	1d 81       	ldd	r17, Y+5	; 0x05
    4a92:	2e 81       	ldd	r18, Y+6	; 0x06
    4a94:	3f 81       	ldd	r19, Y+7	; 0x07
    4a96:	dc 01       	movw	r26, r24
    4a98:	cb 01       	movw	r24, r22
    4a9a:	80 0f       	add	r24, r16
    4a9c:	91 1f       	adc	r25, r17
    4a9e:	a2 1f       	adc	r26, r18
    4aa0:	b3 1f       	adc	r27, r19
    4aa2:	8c 83       	std	Y+4, r24	; 0x04
    4aa4:	9d 83       	std	Y+5, r25	; 0x05
    4aa6:	ae 83       	std	Y+6, r26	; 0x06
    4aa8:	bf 83       	std	Y+7, r27	; 0x07
  

    while(t->nano_secs>=(uint32_t)NANOS_PER_SEC)
    4aaa:	8c 81       	ldd	r24, Y+4	; 0x04
    4aac:	9d 81       	ldd	r25, Y+5	; 0x05
    4aae:	ae 81       	ldd	r26, Y+6	; 0x06
    4ab0:	bf 81       	ldd	r27, Y+7	; 0x07
    4ab2:	81 15       	cp	r24, r1
    4ab4:	2a ec       	ldi	r18, 0xCA	; 202
    4ab6:	92 07       	cpc	r25, r18
    4ab8:	2a e9       	ldi	r18, 0x9A	; 154
    4aba:	a2 07       	cpc	r26, r18
    4abc:	2b e3       	ldi	r18, 0x3B	; 59
    4abe:	b2 07       	cpc	r27, r18
    4ac0:	98 f0       	brcs	.+38     	; 0x4ae8 <nrk_time_get+0xb0>
    {
    t->nano_secs-=(uint32_t)NANOS_PER_SEC;
    4ac2:	9a 5c       	subi	r25, 0xCA	; 202
    4ac4:	aa 49       	sbci	r26, 0x9A	; 154
    4ac6:	bb 43       	sbci	r27, 0x3B	; 59
    4ac8:	8c 83       	std	Y+4, r24	; 0x04
    4aca:	9d 83       	std	Y+5, r25	; 0x05
    4acc:	ae 83       	std	Y+6, r26	; 0x06
    4ace:	bf 83       	std	Y+7, r27	; 0x07
    t->secs++;
    4ad0:	88 81       	ld	r24, Y
    4ad2:	99 81       	ldd	r25, Y+1	; 0x01
    4ad4:	aa 81       	ldd	r26, Y+2	; 0x02
    4ad6:	bb 81       	ldd	r27, Y+3	; 0x03
    4ad8:	01 96       	adiw	r24, 0x01	; 1
    4ada:	a1 1d       	adc	r26, r1
    4adc:	b1 1d       	adc	r27, r1
    4ade:	88 83       	st	Y, r24
    4ae0:	99 83       	std	Y+1, r25	; 0x01
    4ae2:	aa 83       	std	Y+2, r26	; 0x02
    4ae4:	bb 83       	std	Y+3, r27	; 0x03
    4ae6:	e1 cf       	rjmp	.-62     	; 0x4aaa <nrk_time_get+0x72>
    }

}
    4ae8:	df 91       	pop	r29
    4aea:	cf 91       	pop	r28
    4aec:	1f 91       	pop	r17
    4aee:	0f 91       	pop	r16
    4af0:	08 95       	ret

00004af2 <nrk_time_sub>:
/*
 * result = high-low
 *
 */
int8_t nrk_time_sub(nrk_time_t *result,nrk_time_t high, nrk_time_t low)
{
    4af2:	8f 92       	push	r8
    4af4:	9f 92       	push	r9
    4af6:	af 92       	push	r10
    4af8:	bf 92       	push	r11
    4afa:	cf 92       	push	r12
    4afc:	df 92       	push	r13
    4afe:	ef 92       	push	r14
    4b00:	ff 92       	push	r15
    4b02:	0f 93       	push	r16
    4b04:	1f 93       	push	r17
    4b06:	cf 93       	push	r28
    4b08:	df 93       	push	r29
    4b0a:	cd b7       	in	r28, 0x3d	; 61
    4b0c:	de b7       	in	r29, 0x3e	; 62
    4b0e:	60 97       	sbiw	r28, 0x10	; 16
    4b10:	0f b6       	in	r0, 0x3f	; 63
    4b12:	f8 94       	cli
    4b14:	de bf       	out	0x3e, r29	; 62
    4b16:	0f be       	out	0x3f, r0	; 63
    4b18:	cd bf       	out	0x3d, r28	; 61
    4b1a:	fc 01       	movw	r30, r24
    4b1c:	09 83       	std	Y+1, r16	; 0x01
    4b1e:	1a 83       	std	Y+2, r17	; 0x02
    4b20:	2b 83       	std	Y+3, r18	; 0x03
    4b22:	3c 83       	std	Y+4, r19	; 0x04
    4b24:	4d 83       	std	Y+5, r20	; 0x05
    4b26:	5e 83       	std	Y+6, r21	; 0x06
    4b28:	6f 83       	std	Y+7, r22	; 0x07
    4b2a:	78 87       	std	Y+8, r23	; 0x08
    4b2c:	89 86       	std	Y+9, r8	; 0x09
    4b2e:	9a 86       	std	Y+10, r9	; 0x0a
    4b30:	ab 86       	std	Y+11, r10	; 0x0b
    4b32:	bc 86       	std	Y+12, r11	; 0x0c
    4b34:	cd 86       	std	Y+13, r12	; 0x0d
    4b36:	de 86       	std	Y+14, r13	; 0x0e
    4b38:	ef 86       	std	Y+15, r14	; 0x0f
    4b3a:	f8 8a       	std	Y+16, r15	; 0x10
    4b3c:	09 81       	ldd	r16, Y+1	; 0x01
    4b3e:	1a 81       	ldd	r17, Y+2	; 0x02
    4b40:	2b 81       	ldd	r18, Y+3	; 0x03
    4b42:	3c 81       	ldd	r19, Y+4	; 0x04
    4b44:	4d 81       	ldd	r20, Y+5	; 0x05
    4b46:	5e 81       	ldd	r21, Y+6	; 0x06
    4b48:	6f 81       	ldd	r22, Y+7	; 0x07
    4b4a:	78 85       	ldd	r23, Y+8	; 0x08
    4b4c:	c9 84       	ldd	r12, Y+9	; 0x09
    4b4e:	da 84       	ldd	r13, Y+10	; 0x0a
    4b50:	eb 84       	ldd	r14, Y+11	; 0x0b
    4b52:	fc 84       	ldd	r15, Y+12	; 0x0c
    4b54:	8d 85       	ldd	r24, Y+13	; 0x0d
    4b56:	9e 85       	ldd	r25, Y+14	; 0x0e
    4b58:	af 85       	ldd	r26, Y+15	; 0x0f
    4b5a:	b8 89       	ldd	r27, Y+16	; 0x10
if(high.secs<low.secs) return NRK_ERROR; 
    4b5c:	0c 15       	cp	r16, r12
    4b5e:	1d 05       	cpc	r17, r13
    4b60:	2e 05       	cpc	r18, r14
    4b62:	3f 05       	cpc	r19, r15
    4b64:	f0 f1       	brcs	.+124    	; 0x4be2 <nrk_time_sub+0xf0>
if(low.secs==high.secs)
    4b66:	c0 16       	cp	r12, r16
    4b68:	d1 06       	cpc	r13, r17
    4b6a:	e2 06       	cpc	r14, r18
    4b6c:	f3 06       	cpc	r15, r19
    4b6e:	91 f4       	brne	.+36     	; 0x4b94 <nrk_time_sub+0xa2>
	{
	if((uint32_t)low.nano_secs>(uint32_t)high.nano_secs)  return NRK_ERROR;  
    4b70:	48 17       	cp	r20, r24
    4b72:	59 07       	cpc	r21, r25
    4b74:	6a 07       	cpc	r22, r26
    4b76:	7b 07       	cpc	r23, r27
    4b78:	a0 f1       	brcs	.+104    	; 0x4be2 <nrk_time_sub+0xf0>
	result->nano_secs=(uint32_t)high.nano_secs-(uint32_t)low.nano_secs;
    4b7a:	48 1b       	sub	r20, r24
    4b7c:	59 0b       	sbc	r21, r25
    4b7e:	6a 0b       	sbc	r22, r26
    4b80:	7b 0b       	sbc	r23, r27
    4b82:	44 83       	std	Z+4, r20	; 0x04
    4b84:	55 83       	std	Z+5, r21	; 0x05
    4b86:	66 83       	std	Z+6, r22	; 0x06
    4b88:	77 83       	std	Z+7, r23	; 0x07
	result->secs=0;
    4b8a:	10 82       	st	Z, r1
    4b8c:	11 82       	std	Z+1, r1	; 0x01
    4b8e:	12 82       	std	Z+2, r1	; 0x02
    4b90:	13 82       	std	Z+3, r1	; 0x03
    4b92:	25 c0       	rjmp	.+74     	; 0x4bde <nrk_time_sub+0xec>
	return NRK_OK;
	}
if(low.nano_secs > high.nano_secs)
    4b94:	48 17       	cp	r20, r24
    4b96:	59 07       	cpc	r21, r25
    4b98:	6a 07       	cpc	r22, r26
    4b9a:	7b 07       	cpc	r23, r27
    4b9c:	80 f4       	brcc	.+32     	; 0x4bbe <nrk_time_sub+0xcc>
{
	high.secs--;
    4b9e:	01 50       	subi	r16, 0x01	; 1
    4ba0:	11 09       	sbc	r17, r1
    4ba2:	21 09       	sbc	r18, r1
    4ba4:	31 09       	sbc	r19, r1
	high.nano_secs+=(uint32_t)NANOS_PER_SEC;
	result->secs=high.secs-low.secs;
    4ba6:	0c 19       	sub	r16, r12
    4ba8:	1d 09       	sbc	r17, r13
    4baa:	2e 09       	sbc	r18, r14
    4bac:	3f 09       	sbc	r19, r15
    4bae:	00 83       	st	Z, r16
    4bb0:	11 83       	std	Z+1, r17	; 0x01
    4bb2:	22 83       	std	Z+2, r18	; 0x02
    4bb4:	33 83       	std	Z+3, r19	; 0x03
	return NRK_OK;
	}
if(low.nano_secs > high.nano_secs)
{
	high.secs--;
	high.nano_secs+=(uint32_t)NANOS_PER_SEC;
    4bb6:	56 53       	subi	r21, 0x36	; 54
    4bb8:	65 46       	sbci	r22, 0x65	; 101
    4bba:	74 4c       	sbci	r23, 0xC4	; 196
    4bbc:	08 c0       	rjmp	.+16     	; 0x4bce <nrk_time_sub+0xdc>
	result->secs=high.secs-low.secs;
	result->nano_secs=high.nano_secs-low.nano_secs;
	return NRK_OK;
}

result->secs=high.secs-low.secs;
    4bbe:	0c 19       	sub	r16, r12
    4bc0:	1d 09       	sbc	r17, r13
    4bc2:	2e 09       	sbc	r18, r14
    4bc4:	3f 09       	sbc	r19, r15
    4bc6:	00 83       	st	Z, r16
    4bc8:	11 83       	std	Z+1, r17	; 0x01
    4bca:	22 83       	std	Z+2, r18	; 0x02
    4bcc:	33 83       	std	Z+3, r19	; 0x03
result->nano_secs=high.nano_secs-low.nano_secs;
    4bce:	48 1b       	sub	r20, r24
    4bd0:	59 0b       	sbc	r21, r25
    4bd2:	6a 0b       	sbc	r22, r26
    4bd4:	7b 0b       	sbc	r23, r27
    4bd6:	44 83       	std	Z+4, r20	; 0x04
    4bd8:	55 83       	std	Z+5, r21	; 0x05
    4bda:	66 83       	std	Z+6, r22	; 0x06
    4bdc:	77 83       	std	Z+7, r23	; 0x07
return NRK_OK;
    4bde:	81 e0       	ldi	r24, 0x01	; 1
    4be0:	01 c0       	rjmp	.+2      	; 0x4be4 <nrk_time_sub+0xf2>
 * result = high-low
 *
 */
int8_t nrk_time_sub(nrk_time_t *result,nrk_time_t high, nrk_time_t low)
{
if(high.secs<low.secs) return NRK_ERROR; 
    4be2:	8f ef       	ldi	r24, 0xFF	; 255
}

result->secs=high.secs-low.secs;
result->nano_secs=high.nano_secs-low.nano_secs;
return NRK_OK;
}
    4be4:	60 96       	adiw	r28, 0x10	; 16
    4be6:	0f b6       	in	r0, 0x3f	; 63
    4be8:	f8 94       	cli
    4bea:	de bf       	out	0x3e, r29	; 62
    4bec:	0f be       	out	0x3f, r0	; 63
    4bee:	cd bf       	out	0x3d, r28	; 61
    4bf0:	df 91       	pop	r29
    4bf2:	cf 91       	pop	r28
    4bf4:	1f 91       	pop	r17
    4bf6:	0f 91       	pop	r16
    4bf8:	ff 90       	pop	r15
    4bfa:	ef 90       	pop	r14
    4bfc:	df 90       	pop	r13
    4bfe:	cf 90       	pop	r12
    4c00:	bf 90       	pop	r11
    4c02:	af 90       	pop	r10
    4c04:	9f 90       	pop	r9
    4c06:	8f 90       	pop	r8
    4c08:	08 95       	ret

00004c0a <nrk_time_compact_nanos>:
 * the nano seconds field, this function will move the nano
 * seconds into the seconds field.
 *
 */
inline void nrk_time_compact_nanos(nrk_time_t *t)
{
    4c0a:	fc 01       	movw	r30, r24
  while(t->nano_secs>=NANOS_PER_SEC)
    4c0c:	44 81       	ldd	r20, Z+4	; 0x04
    4c0e:	55 81       	ldd	r21, Z+5	; 0x05
    4c10:	66 81       	ldd	r22, Z+6	; 0x06
    4c12:	77 81       	ldd	r23, Z+7	; 0x07
    4c14:	41 15       	cp	r20, r1
    4c16:	8a ec       	ldi	r24, 0xCA	; 202
    4c18:	58 07       	cpc	r21, r24
    4c1a:	8a e9       	ldi	r24, 0x9A	; 154
    4c1c:	68 07       	cpc	r22, r24
    4c1e:	8b e3       	ldi	r24, 0x3B	; 59
    4c20:	78 07       	cpc	r23, r24
    4c22:	98 f0       	brcs	.+38     	; 0x4c4a <nrk_time_compact_nanos+0x40>
    {
    t->nano_secs-=NANOS_PER_SEC;
    4c24:	5a 5c       	subi	r21, 0xCA	; 202
    4c26:	6a 49       	sbci	r22, 0x9A	; 154
    4c28:	7b 43       	sbci	r23, 0x3B	; 59
    4c2a:	44 83       	std	Z+4, r20	; 0x04
    4c2c:	55 83       	std	Z+5, r21	; 0x05
    4c2e:	66 83       	std	Z+6, r22	; 0x06
    4c30:	77 83       	std	Z+7, r23	; 0x07
    t->secs++;
    4c32:	80 81       	ld	r24, Z
    4c34:	91 81       	ldd	r25, Z+1	; 0x01
    4c36:	a2 81       	ldd	r26, Z+2	; 0x02
    4c38:	b3 81       	ldd	r27, Z+3	; 0x03
    4c3a:	01 96       	adiw	r24, 0x01	; 1
    4c3c:	a1 1d       	adc	r26, r1
    4c3e:	b1 1d       	adc	r27, r1
    4c40:	80 83       	st	Z, r24
    4c42:	91 83       	std	Z+1, r25	; 0x01
    4c44:	a2 83       	std	Z+2, r26	; 0x02
    4c46:	b3 83       	std	Z+3, r27	; 0x03
    4c48:	e1 cf       	rjmp	.-62     	; 0x4c0c <nrk_time_compact_nanos+0x2>
    }
}
    4c4a:	08 95       	ret

00004c4c <nrk_time_add>:
/*
 * result = a+b
 *
 */
int8_t nrk_time_add(nrk_time_t *result,nrk_time_t a, nrk_time_t b)
{
    4c4c:	8f 92       	push	r8
    4c4e:	9f 92       	push	r9
    4c50:	af 92       	push	r10
    4c52:	bf 92       	push	r11
    4c54:	cf 92       	push	r12
    4c56:	df 92       	push	r13
    4c58:	ef 92       	push	r14
    4c5a:	ff 92       	push	r15
    4c5c:	0f 93       	push	r16
    4c5e:	1f 93       	push	r17
    4c60:	cf 93       	push	r28
    4c62:	df 93       	push	r29
    4c64:	cd b7       	in	r28, 0x3d	; 61
    4c66:	de b7       	in	r29, 0x3e	; 62
    4c68:	60 97       	sbiw	r28, 0x10	; 16
    4c6a:	0f b6       	in	r0, 0x3f	; 63
    4c6c:	f8 94       	cli
    4c6e:	de bf       	out	0x3e, r29	; 62
    4c70:	0f be       	out	0x3f, r0	; 63
    4c72:	cd bf       	out	0x3d, r28	; 61
    4c74:	09 83       	std	Y+1, r16	; 0x01
    4c76:	1a 83       	std	Y+2, r17	; 0x02
    4c78:	2b 83       	std	Y+3, r18	; 0x03
    4c7a:	3c 83       	std	Y+4, r19	; 0x04
    4c7c:	4d 83       	std	Y+5, r20	; 0x05
    4c7e:	5e 83       	std	Y+6, r21	; 0x06
    4c80:	6f 83       	std	Y+7, r22	; 0x07
    4c82:	78 87       	std	Y+8, r23	; 0x08
    4c84:	89 86       	std	Y+9, r8	; 0x09
    4c86:	9a 86       	std	Y+10, r9	; 0x0a
    4c88:	ab 86       	std	Y+11, r10	; 0x0b
    4c8a:	bc 86       	std	Y+12, r11	; 0x0c
    4c8c:	cd 86       	std	Y+13, r12	; 0x0d
    4c8e:	de 86       	std	Y+14, r13	; 0x0e
    4c90:	ef 86       	std	Y+15, r14	; 0x0f
    4c92:	f8 8a       	std	Y+16, r15	; 0x10
result->secs=a.secs+b.secs;
    4c94:	09 85       	ldd	r16, Y+9	; 0x09
    4c96:	1a 85       	ldd	r17, Y+10	; 0x0a
    4c98:	2b 85       	ldd	r18, Y+11	; 0x0b
    4c9a:	3c 85       	ldd	r19, Y+12	; 0x0c
    4c9c:	49 81       	ldd	r20, Y+1	; 0x01
    4c9e:	5a 81       	ldd	r21, Y+2	; 0x02
    4ca0:	6b 81       	ldd	r22, Y+3	; 0x03
    4ca2:	7c 81       	ldd	r23, Y+4	; 0x04
    4ca4:	40 0f       	add	r20, r16
    4ca6:	51 1f       	adc	r21, r17
    4ca8:	62 1f       	adc	r22, r18
    4caa:	73 1f       	adc	r23, r19
    4cac:	fc 01       	movw	r30, r24
    4cae:	40 83       	st	Z, r20
    4cb0:	51 83       	std	Z+1, r21	; 0x01
    4cb2:	62 83       	std	Z+2, r22	; 0x02
    4cb4:	73 83       	std	Z+3, r23	; 0x03
result->nano_secs=a.nano_secs+b.nano_secs;
    4cb6:	0d 85       	ldd	r16, Y+13	; 0x0d
    4cb8:	1e 85       	ldd	r17, Y+14	; 0x0e
    4cba:	2f 85       	ldd	r18, Y+15	; 0x0f
    4cbc:	38 89       	ldd	r19, Y+16	; 0x10
    4cbe:	4d 81       	ldd	r20, Y+5	; 0x05
    4cc0:	5e 81       	ldd	r21, Y+6	; 0x06
    4cc2:	6f 81       	ldd	r22, Y+7	; 0x07
    4cc4:	78 85       	ldd	r23, Y+8	; 0x08
    4cc6:	40 0f       	add	r20, r16
    4cc8:	51 1f       	adc	r21, r17
    4cca:	62 1f       	adc	r22, r18
    4ccc:	73 1f       	adc	r23, r19
    4cce:	44 83       	std	Z+4, r20	; 0x04
    4cd0:	55 83       	std	Z+5, r21	; 0x05
    4cd2:	66 83       	std	Z+6, r22	; 0x06
    4cd4:	77 83       	std	Z+7, r23	; 0x07
nrk_time_compact_nanos(result);
    4cd6:	0e 94 05 26 	call	0x4c0a	; 0x4c0a <nrk_time_compact_nanos>
return NRK_OK;
}
    4cda:	81 e0       	ldi	r24, 0x01	; 1
    4cdc:	60 96       	adiw	r28, 0x10	; 16
    4cde:	0f b6       	in	r0, 0x3f	; 63
    4ce0:	f8 94       	cli
    4ce2:	de bf       	out	0x3e, r29	; 62
    4ce4:	0f be       	out	0x3f, r0	; 63
    4ce6:	cd bf       	out	0x3d, r28	; 61
    4ce8:	df 91       	pop	r29
    4cea:	cf 91       	pop	r28
    4cec:	1f 91       	pop	r17
    4cee:	0f 91       	pop	r16
    4cf0:	ff 90       	pop	r15
    4cf2:	ef 90       	pop	r14
    4cf4:	df 90       	pop	r13
    4cf6:	cf 90       	pop	r12
    4cf8:	bf 90       	pop	r11
    4cfa:	af 90       	pop	r10
    4cfc:	9f 90       	pop	r9
    4cfe:	8f 90       	pop	r8
    4d00:	08 95       	ret

00004d02 <nrk_time_set>:



void nrk_time_set(uint32_t secs, uint32_t nano_secs)
{
  nrk_system_time.secs=secs;
    4d02:	ef e8       	ldi	r30, 0x8F	; 143
    4d04:	fb e0       	ldi	r31, 0x0B	; 11
    4d06:	60 83       	st	Z, r22
    4d08:	71 83       	std	Z+1, r23	; 0x01
    4d0a:	82 83       	std	Z+2, r24	; 0x02
    4d0c:	93 83       	std	Z+3, r25	; 0x03
  nrk_system_time.nano_secs=nano_secs;
    4d0e:	24 83       	std	Z+4, r18	; 0x04
    4d10:	35 83       	std	Z+5, r19	; 0x05
    4d12:	46 83       	std	Z+6, r20	; 0x06
    4d14:	57 83       	std	Z+7, r21	; 0x07
    4d16:	08 95       	ret

00004d18 <_nrk_time_to_ticks>:
}

uint16_t _nrk_time_to_ticks(nrk_time_t *t)
{
    4d18:	2f 92       	push	r2
    4d1a:	3f 92       	push	r3
    4d1c:	4f 92       	push	r4
    4d1e:	5f 92       	push	r5
    4d20:	6f 92       	push	r6
    4d22:	7f 92       	push	r7
    4d24:	8f 92       	push	r8
    4d26:	9f 92       	push	r9
    4d28:	af 92       	push	r10
    4d2a:	bf 92       	push	r11
    4d2c:	cf 92       	push	r12
    4d2e:	df 92       	push	r13
    4d30:	ef 92       	push	r14
    4d32:	ff 92       	push	r15
    4d34:	0f 93       	push	r16
    4d36:	1f 93       	push	r17
    4d38:	fc 01       	movw	r30, r24
uint16_t ticks;
uint64_t tmp;
uint8_t i;
// FIXME: This will overflow
if(t->secs>0)
    4d3a:	c0 80       	ld	r12, Z
    4d3c:	d1 80       	ldd	r13, Z+1	; 0x01
    4d3e:	e2 80       	ldd	r14, Z+2	; 0x02
    4d40:	f3 80       	ldd	r15, Z+3	; 0x03
    4d42:	c1 14       	cp	r12, r1
    4d44:	d1 04       	cpc	r13, r1
    4d46:	e1 04       	cpc	r14, r1
    4d48:	f1 04       	cpc	r15, r1
    4d4a:	e1 f1       	breq	.+120    	; 0x4dc4 <_nrk_time_to_ticks+0xac>
{
   tmp=t->nano_secs;
    4d4c:	84 81       	ldd	r24, Z+4	; 0x04
    4d4e:	95 81       	ldd	r25, Z+5	; 0x05
    4d50:	a6 81       	ldd	r26, Z+6	; 0x06
    4d52:	b7 81       	ldd	r27, Z+7	; 0x07
   if(t->secs>65) return 0;
    4d54:	22 e4       	ldi	r18, 0x42	; 66
    4d56:	c2 16       	cp	r12, r18
    4d58:	d1 04       	cpc	r13, r1
    4d5a:	e1 04       	cpc	r14, r1
    4d5c:	f1 04       	cpc	r15, r1
    4d5e:	f0 f5       	brcc	.+124    	; 0x4ddc <_nrk_time_to_ticks+0xc4>
uint64_t tmp;
uint8_t i;
// FIXME: This will overflow
if(t->secs>0)
{
   tmp=t->nano_secs;
    4d60:	1c 01       	movw	r2, r24
    4d62:	2d 01       	movw	r4, r26
    4d64:	61 2c       	mov	r6, r1
    4d66:	71 2c       	mov	r7, r1
    4d68:	43 01       	movw	r8, r6
    4d6a:	e0 e0       	ldi	r30, 0x00	; 0
   if(t->secs>65) return 0;
   for(i=0; i<t->secs; i++ ) tmp+=NANOS_PER_SEC; // t->nano_secs+=NANOS_PER_SEC;
    4d6c:	8e 2f       	mov	r24, r30
    4d6e:	90 e0       	ldi	r25, 0x00	; 0
    4d70:	a0 e0       	ldi	r26, 0x00	; 0
    4d72:	b0 e0       	ldi	r27, 0x00	; 0
    4d74:	8c 15       	cp	r24, r12
    4d76:	9d 05       	cpc	r25, r13
    4d78:	ae 05       	cpc	r26, r14
    4d7a:	bf 05       	cpc	r27, r15
    4d7c:	88 f4       	brcc	.+34     	; 0x4da0 <_nrk_time_to_ticks+0x88>
    4d7e:	91 01       	movw	r18, r2
    4d80:	a2 01       	movw	r20, r4
    4d82:	b3 01       	movw	r22, r6
    4d84:	c4 01       	movw	r24, r8
    4d86:	36 53       	subi	r19, 0x36	; 54
    4d88:	45 46       	sbci	r20, 0x65	; 101
    4d8a:	54 4c       	sbci	r21, 0xC4	; 196
    4d8c:	6f 4f       	sbci	r22, 0xFF	; 255
    4d8e:	7f 4f       	sbci	r23, 0xFF	; 255
    4d90:	8f 4f       	sbci	r24, 0xFF	; 255
    4d92:	9f 4f       	sbci	r25, 0xFF	; 255
    4d94:	19 01       	movw	r2, r18
    4d96:	2a 01       	movw	r4, r20
    4d98:	3b 01       	movw	r6, r22
    4d9a:	4c 01       	movw	r8, r24
    4d9c:	ef 5f       	subi	r30, 0xFF	; 255
    4d9e:	e6 cf       	rjmp	.-52     	; 0x4d6c <_nrk_time_to_ticks+0x54>
   ticks=tmp/(uint32_t)NANOS_PER_TICK;
    4da0:	83 eb       	ldi	r24, 0xB3	; 179
    4da2:	a8 2e       	mov	r10, r24
    4da4:	96 ee       	ldi	r25, 0xE6	; 230
    4da6:	b9 2e       	mov	r11, r25
    4da8:	2e e0       	ldi	r18, 0x0E	; 14
    4daa:	c2 2e       	mov	r12, r18
    4dac:	d1 2c       	mov	r13, r1
    4dae:	e1 2c       	mov	r14, r1
    4db0:	f1 2c       	mov	r15, r1
    4db2:	00 e0       	ldi	r16, 0x00	; 0
    4db4:	10 e0       	ldi	r17, 0x00	; 0
    4db6:	91 01       	movw	r18, r2
    4db8:	a2 01       	movw	r20, r4
    4dba:	b3 01       	movw	r22, r6
    4dbc:	c4 01       	movw	r24, r8
    4dbe:	0e 94 a5 32 	call	0x654a	; 0x654a <__udivdi3>
    4dc2:	0a c0       	rjmp	.+20     	; 0x4dd8 <_nrk_time_to_ticks+0xc0>
   //ticks=t->nano_secs/(uint32_t)NANOS_PER_TICK;
}else
{
ticks=t->nano_secs/(uint32_t)NANOS_PER_TICK;
    4dc4:	64 81       	ldd	r22, Z+4	; 0x04
    4dc6:	75 81       	ldd	r23, Z+5	; 0x05
    4dc8:	86 81       	ldd	r24, Z+6	; 0x06
    4dca:	97 81       	ldd	r25, Z+7	; 0x07
    4dcc:	23 eb       	ldi	r18, 0xB3	; 179
    4dce:	36 ee       	ldi	r19, 0xE6	; 230
    4dd0:	4e e0       	ldi	r20, 0x0E	; 14
    4dd2:	50 e0       	ldi	r21, 0x00	; 0
    4dd4:	0e 94 81 32 	call	0x6502	; 0x6502 <__udivmodsi4>
    4dd8:	c9 01       	movw	r24, r18
    4dda:	02 c0       	rjmp	.+4      	; 0x4de0 <_nrk_time_to_ticks+0xc8>
uint8_t i;
// FIXME: This will overflow
if(t->secs>0)
{
   tmp=t->nano_secs;
   if(t->secs>65) return 0;
    4ddc:	80 e0       	ldi	r24, 0x00	; 0
    4dde:	90 e0       	ldi	r25, 0x00	; 0
}
*/
//ticks=t->nano_secs/(uint32_t)NANOS_PER_TICK;
//ticks+=t->secs*(uint32_t)TICKS_PER_SEC;
return ticks;
}
    4de0:	1f 91       	pop	r17
    4de2:	0f 91       	pop	r16
    4de4:	ff 90       	pop	r15
    4de6:	ef 90       	pop	r14
    4de8:	df 90       	pop	r13
    4dea:	cf 90       	pop	r12
    4dec:	bf 90       	pop	r11
    4dee:	af 90       	pop	r10
    4df0:	9f 90       	pop	r9
    4df2:	8f 90       	pop	r8
    4df4:	7f 90       	pop	r7
    4df6:	6f 90       	pop	r6
    4df8:	5f 90       	pop	r5
    4dfa:	4f 90       	pop	r4
    4dfc:	3f 90       	pop	r3
    4dfe:	2f 90       	pop	r2
    4e00:	08 95       	ret

00004e02 <_nrk_ticks_to_time>:

nrk_time_t _nrk_ticks_to_time(uint32_t ticks)
{
    4e02:	cf 92       	push	r12
    4e04:	df 92       	push	r13
    4e06:	ef 92       	push	r14
    4e08:	ff 92       	push	r15
    4e0a:	cf 93       	push	r28
    4e0c:	df 93       	push	r29
    4e0e:	cd b7       	in	r28, 0x3d	; 61
    4e10:	de b7       	in	r29, 0x3e	; 62
    4e12:	28 97       	sbiw	r28, 0x08	; 8
    4e14:	0f b6       	in	r0, 0x3f	; 63
    4e16:	f8 94       	cli
    4e18:	de bf       	out	0x3e, r29	; 62
    4e1a:	0f be       	out	0x3f, r0	; 63
    4e1c:	cd bf       	out	0x3d, r28	; 61
nrk_time_t t;

t.secs=ticks/TICKS_PER_SEC;
    4e1e:	6b 01       	movw	r12, r22
    4e20:	7c 01       	movw	r14, r24
    4e22:	2a e0       	ldi	r18, 0x0A	; 10
    4e24:	f6 94       	lsr	r15
    4e26:	e7 94       	ror	r14
    4e28:	d7 94       	ror	r13
    4e2a:	c7 94       	ror	r12
    4e2c:	2a 95       	dec	r18
    4e2e:	d1 f7       	brne	.-12     	; 0x4e24 <_nrk_ticks_to_time+0x22>
t.nano_secs=(ticks%TICKS_PER_SEC)*NANOS_PER_TICK;

return t;
    4e30:	c9 82       	std	Y+1, r12	; 0x01
    4e32:	da 82       	std	Y+2, r13	; 0x02
    4e34:	eb 82       	std	Y+3, r14	; 0x03
    4e36:	fc 82       	std	Y+4, r15	; 0x04
nrk_time_t _nrk_ticks_to_time(uint32_t ticks)
{
nrk_time_t t;

t.secs=ticks/TICKS_PER_SEC;
t.nano_secs=(ticks%TICKS_PER_SEC)*NANOS_PER_TICK;
    4e38:	9b 01       	movw	r18, r22
    4e3a:	ac 01       	movw	r20, r24
    4e3c:	33 70       	andi	r19, 0x03	; 3
    4e3e:	44 27       	eor	r20, r20
    4e40:	55 27       	eor	r21, r21
    4e42:	63 eb       	ldi	r22, 0xB3	; 179
    4e44:	76 ee       	ldi	r23, 0xE6	; 230
    4e46:	8e e0       	ldi	r24, 0x0E	; 14
    4e48:	90 e0       	ldi	r25, 0x00	; 0
    4e4a:	0e 94 5d 32 	call	0x64ba	; 0x64ba <__mulsi3>

return t;
    4e4e:	2c 2d       	mov	r18, r12
    4e50:	3a 81       	ldd	r19, Y+2	; 0x02
    4e52:	4b 81       	ldd	r20, Y+3	; 0x03
    4e54:	5c 81       	ldd	r21, Y+4	; 0x04
}
    4e56:	28 96       	adiw	r28, 0x08	; 8
    4e58:	0f b6       	in	r0, 0x3f	; 63
    4e5a:	f8 94       	cli
    4e5c:	de bf       	out	0x3e, r29	; 62
    4e5e:	0f be       	out	0x3f, r0	; 63
    4e60:	cd bf       	out	0x3d, r28	; 61
    4e62:	df 91       	pop	r29
    4e64:	cf 91       	pop	r28
    4e66:	ff 90       	pop	r15
    4e68:	ef 90       	pop	r14
    4e6a:	df 90       	pop	r13
    4e6c:	cf 90       	pop	r12
    4e6e:	08 95       	ret

00004e70 <_nrk_time_to_ticks_long>:

uint32_t _nrk_time_to_ticks_long(nrk_time_t *t)
{
    4e70:	2f 92       	push	r2
    4e72:	3f 92       	push	r3
    4e74:	4f 92       	push	r4
    4e76:	5f 92       	push	r5
    4e78:	6f 92       	push	r6
    4e7a:	7f 92       	push	r7
    4e7c:	8f 92       	push	r8
    4e7e:	9f 92       	push	r9
    4e80:	af 92       	push	r10
    4e82:	bf 92       	push	r11
    4e84:	cf 92       	push	r12
    4e86:	df 92       	push	r13
    4e88:	ef 92       	push	r14
    4e8a:	ff 92       	push	r15
    4e8c:	0f 93       	push	r16
    4e8e:	1f 93       	push	r17
    4e90:	fc 01       	movw	r30, r24
uint32_t ticks;
uint64_t tmp;
uint8_t i;
// FIXME: This will overflow
if(t->secs>0)
    4e92:	c0 80       	ld	r12, Z
    4e94:	d1 80       	ldd	r13, Z+1	; 0x01
    4e96:	e2 80       	ldd	r14, Z+2	; 0x02
    4e98:	f3 80       	ldd	r15, Z+3	; 0x03
    4e9a:	c1 14       	cp	r12, r1
    4e9c:	d1 04       	cpc	r13, r1
    4e9e:	e1 04       	cpc	r14, r1
    4ea0:	f1 04       	cpc	r15, r1
    4ea2:	b9 f1       	breq	.+110    	; 0x4f12 <_nrk_time_to_ticks_long+0xa2>
{
   tmp=t->nano_secs;
    4ea4:	84 81       	ldd	r24, Z+4	; 0x04
    4ea6:	95 81       	ldd	r25, Z+5	; 0x05
    4ea8:	a6 81       	ldd	r26, Z+6	; 0x06
    4eaa:	b7 81       	ldd	r27, Z+7	; 0x07
    4eac:	1c 01       	movw	r2, r24
    4eae:	2d 01       	movw	r4, r26
    4eb0:	61 2c       	mov	r6, r1
    4eb2:	71 2c       	mov	r7, r1
    4eb4:	43 01       	movw	r8, r6
   for(i=0; i<t->secs; i++ ) tmp+=NANOS_PER_SEC; // t->nano_secs+=NANOS_PER_SEC;
    4eb6:	e0 e0       	ldi	r30, 0x00	; 0
    4eb8:	8e 2f       	mov	r24, r30
    4eba:	90 e0       	ldi	r25, 0x00	; 0
    4ebc:	a0 e0       	ldi	r26, 0x00	; 0
    4ebe:	b0 e0       	ldi	r27, 0x00	; 0
    4ec0:	8c 15       	cp	r24, r12
    4ec2:	9d 05       	cpc	r25, r13
    4ec4:	ae 05       	cpc	r26, r14
    4ec6:	bf 05       	cpc	r27, r15
    4ec8:	88 f4       	brcc	.+34     	; 0x4eec <_nrk_time_to_ticks_long+0x7c>
    4eca:	91 01       	movw	r18, r2
    4ecc:	a2 01       	movw	r20, r4
    4ece:	b3 01       	movw	r22, r6
    4ed0:	c4 01       	movw	r24, r8
    4ed2:	36 53       	subi	r19, 0x36	; 54
    4ed4:	45 46       	sbci	r20, 0x65	; 101
    4ed6:	54 4c       	sbci	r21, 0xC4	; 196
    4ed8:	6f 4f       	sbci	r22, 0xFF	; 255
    4eda:	7f 4f       	sbci	r23, 0xFF	; 255
    4edc:	8f 4f       	sbci	r24, 0xFF	; 255
    4ede:	9f 4f       	sbci	r25, 0xFF	; 255
    4ee0:	19 01       	movw	r2, r18
    4ee2:	2a 01       	movw	r4, r20
    4ee4:	3b 01       	movw	r6, r22
    4ee6:	4c 01       	movw	r8, r24
    4ee8:	ef 5f       	subi	r30, 0xFF	; 255
    4eea:	e6 cf       	rjmp	.-52     	; 0x4eb8 <_nrk_time_to_ticks_long+0x48>
   ticks=tmp/(uint32_t)NANOS_PER_TICK;
    4eec:	83 eb       	ldi	r24, 0xB3	; 179
    4eee:	a8 2e       	mov	r10, r24
    4ef0:	96 ee       	ldi	r25, 0xE6	; 230
    4ef2:	b9 2e       	mov	r11, r25
    4ef4:	2e e0       	ldi	r18, 0x0E	; 14
    4ef6:	c2 2e       	mov	r12, r18
    4ef8:	d1 2c       	mov	r13, r1
    4efa:	e1 2c       	mov	r14, r1
    4efc:	f1 2c       	mov	r15, r1
    4efe:	00 e0       	ldi	r16, 0x00	; 0
    4f00:	10 e0       	ldi	r17, 0x00	; 0
    4f02:	91 01       	movw	r18, r2
    4f04:	a2 01       	movw	r20, r4
    4f06:	b3 01       	movw	r22, r6
    4f08:	c4 01       	movw	r24, r8
    4f0a:	0e 94 a5 32 	call	0x654a	; 0x654a <__udivdi3>
    4f0e:	ca 01       	movw	r24, r20
    4f10:	0b c0       	rjmp	.+22     	; 0x4f28 <_nrk_time_to_ticks_long+0xb8>
   //ticks=t->nano_secs/(uint32_t)NANOS_PER_TICK;
}else
{
ticks=t->nano_secs/(uint32_t)NANOS_PER_TICK;
    4f12:	64 81       	ldd	r22, Z+4	; 0x04
    4f14:	75 81       	ldd	r23, Z+5	; 0x05
    4f16:	86 81       	ldd	r24, Z+6	; 0x06
    4f18:	97 81       	ldd	r25, Z+7	; 0x07
    4f1a:	23 eb       	ldi	r18, 0xB3	; 179
    4f1c:	36 ee       	ldi	r19, 0xE6	; 230
    4f1e:	4e e0       	ldi	r20, 0x0E	; 14
    4f20:	50 e0       	ldi	r21, 0x00	; 0
    4f22:	0e 94 81 32 	call	0x6502	; 0x6502 <__udivmodsi4>
    4f26:	ca 01       	movw	r24, r20
}
return ticks;
}
    4f28:	b9 01       	movw	r22, r18
    4f2a:	1f 91       	pop	r17
    4f2c:	0f 91       	pop	r16
    4f2e:	ff 90       	pop	r15
    4f30:	ef 90       	pop	r14
    4f32:	df 90       	pop	r13
    4f34:	cf 90       	pop	r12
    4f36:	bf 90       	pop	r11
    4f38:	af 90       	pop	r10
    4f3a:	9f 90       	pop	r9
    4f3c:	8f 90       	pop	r8
    4f3e:	7f 90       	pop	r7
    4f40:	6f 90       	pop	r6
    4f42:	5f 90       	pop	r5
    4f44:	4f 90       	pop	r4
    4f46:	3f 90       	pop	r3
    4f48:	2f 90       	pop	r2
    4f4a:	08 95       	ret

00004f4c <nrk_idle_task>:
    }
    else {
	#ifndef NRK_NO_POWER_DOWN
	    // Allow last UART byte to get out
    	    nrk_spin_wait_us(10);  
	    _nrk_cpu_state=CPU_SLEEP;
    4f4c:	c2 e0       	ldi	r28, 0x02	; 2
{
  nrk_stack_check(); 
  
  if(_nrk_get_next_wakeup()<=NRK_SLEEP_WAKEUP_TIME) 
    {
	    _nrk_cpu_state=CPU_IDLE;
    4f4e:	d1 e0       	ldi	r29, 0x01	; 1
{
volatile unsigned char *stkc;
// unsigned int *stk ;  // 2 bytes
while(1)
{
  nrk_stack_check(); 
    4f50:	0e 94 76 1e 	call	0x3cec	; 0x3cec <nrk_stack_check>
  
  if(_nrk_get_next_wakeup()<=NRK_SLEEP_WAKEUP_TIME) 
    4f54:	0e 94 00 2d 	call	0x5a00	; 0x5a00 <_nrk_get_next_wakeup>
    4f58:	84 30       	cpi	r24, 0x04	; 4
    4f5a:	28 f4       	brcc	.+10     	; 0x4f66 <nrk_idle_task+0x1a>
    {
	    _nrk_cpu_state=CPU_IDLE;
    4f5c:	d0 93 8c 0b 	sts	0x0B8C, r29
	    nrk_idle();
    4f60:	0e 94 0f 30 	call	0x601e	; 0x601e <nrk_idle>
    4f64:	08 c0       	rjmp	.+16     	; 0x4f76 <nrk_idle_task+0x2a>
    }
    else {
	#ifndef NRK_NO_POWER_DOWN
	    // Allow last UART byte to get out
    	    nrk_spin_wait_us(10);  
    4f66:	8a e0       	ldi	r24, 0x0A	; 10
    4f68:	90 e0       	ldi	r25, 0x00	; 0
    4f6a:	0e 94 18 2c 	call	0x5830	; 0x5830 <nrk_spin_wait_us>
	    _nrk_cpu_state=CPU_SLEEP;
    4f6e:	c0 93 8c 0b 	sts	0x0B8C, r28
	    nrk_sleep();
    4f72:	0e 94 03 30 	call	0x6006	; 0x6006 <nrk_sleep>
	    nrk_idle();
	#endif
    }
 
#ifdef NRK_STACK_CHECK
   if(nrk_idle_task_stk[0]!=STK_CANARY_VAL) nrk_error_add(NRK_STACK_SMASH);
    4f76:	80 91 eb 09 	lds	r24, 0x09EB
    4f7a:	85 35       	cpi	r24, 0x55	; 85
    4f7c:	19 f0       	breq	.+6      	; 0x4f84 <nrk_idle_task+0x38>
    4f7e:	88 e0       	ldi	r24, 0x08	; 8
    4f80:	0e 94 ef 1c 	call	0x39de	; 0x39de <nrk_error_add>
   #ifdef KERNEL_STK_ARRAY
   	if(nrk_kernel_stk[0]!=STK_CANARY_VAL) nrk_error_add(NRK_STACK_SMASH);
   #else
   	stkc=(unsigned char*)(NRK_KERNEL_STK_TOP-NRK_KERNEL_STACKSIZE);
   	if(*stkc!=STK_CANARY_VAL) nrk_error_add(NRK_STACK_SMASH);
    4f84:	80 91 fe 40 	lds	r24, 0x40FE
    4f88:	85 35       	cpi	r24, 0x55	; 85
    4f8a:	11 f3       	breq	.-60     	; 0x4f50 <nrk_idle_task+0x4>
    4f8c:	88 e0       	ldi	r24, 0x08	; 8
    4f8e:	0e 94 ef 1c 	call	0x39de	; 0x39de <nrk_error_add>
    4f92:	de cf       	rjmp	.-68     	; 0x4f50 <nrk_idle_task+0x4>

00004f94 <_nrk_scheduler>:
// For rfa1:
//#define CONTEXT_SWAP_TIME_BOUND    1500 

uint8_t t;
void inline _nrk_scheduler()
{
    4f94:	2f 92       	push	r2
    4f96:	3f 92       	push	r3
    4f98:	4f 92       	push	r4
    4f9a:	5f 92       	push	r5
    4f9c:	6f 92       	push	r6
    4f9e:	7f 92       	push	r7
    4fa0:	8f 92       	push	r8
    4fa2:	9f 92       	push	r9
    4fa4:	af 92       	push	r10
    4fa6:	bf 92       	push	r11
    4fa8:	cf 92       	push	r12
    4faa:	df 92       	push	r13
    4fac:	ef 92       	push	r14
    4fae:	ff 92       	push	r15
    4fb0:	0f 93       	push	r16
    4fb2:	1f 93       	push	r17
    4fb4:	cf 93       	push	r28
    4fb6:	df 93       	push	r29
    4fb8:	00 d0       	rcall	.+0      	; 0x4fba <_nrk_scheduler+0x26>
    4fba:	1f 92       	push	r1
    4fbc:	cd b7       	in	r28, 0x3d	; 61
    4fbe:	de b7       	in	r29, 0x3e	; 62
    int8_t task_ID;
    uint16_t next_wake;
    uint16_t start_time_stamp;

    nrk_int_enable();   // this should be removed...  Not needed
    4fc0:	0e 94 95 16 	call	0x2d2a	; 0x2d2a <nrk_int_enable>


#ifndef NRK_NO_BOUNDED_CONTEXT_SWAP
    _nrk_precision_os_timer_reset();
    4fc4:	0e 94 34 2c 	call	0x5868	; 0x5868 <_nrk_precision_os_timer_reset>
    _nrk_high_speed_timer_reset();
    4fc8:	0e 94 52 2c 	call	0x58a4	; 0x58a4 <_nrk_high_speed_timer_reset>
    start_time_stamp=_nrk_high_speed_timer_get();
    4fcc:	0e 94 5a 2c 	call	0x58b4	; 0x58b4 <_nrk_high_speed_timer_get>
    4fd0:	1c 01       	movw	r2, r24
#endif
    _nrk_set_next_wakeup(MAX_SCHED_WAKEUP_TIME);
    4fd2:	8a ef       	ldi	r24, 0xFA	; 250
    4fd4:	0e 94 04 2d 	call	0x5a08	; 0x5a08 <_nrk_set_next_wakeup>
    next_wake=60000;
    // Safety zone starts here....


#ifdef NRK_WATCHDOG
    nrk_watchdog_reset();
    4fd8:	0e 94 00 30 	call	0x6000	; 0x6000 <nrk_watchdog_reset>
#endif

#ifdef NRK_SW_WDT
    _nrk_sw_wdt_check();
    4fdc:	0e 94 ce 2a 	call	0x559c	; 0x559c <_nrk_sw_wdt_check>
    if((_nrk_cpu_state!=CPU_ACTIVE) && (_nrk_os_timer_get()>nrk_max_sleep_wakeup_time))
        nrk_max_sleep_wakeup_time=_nrk_os_timer_get();
#endif
    //while(_nrk_time_trigger>0)
    //{
    nrk_system_time.nano_secs+=((uint32_t)_nrk_prev_timer_val*NANOS_PER_TICK);
    4fe0:	b0 90 3f 09 	lds	r11, 0x093F
    4fe4:	ab 2d       	mov	r26, r11
    4fe6:	b0 e0       	ldi	r27, 0x00	; 0
    4fe8:	23 eb       	ldi	r18, 0xB3	; 179
    4fea:	36 ee       	ldi	r19, 0xE6	; 230
    4fec:	4e e0       	ldi	r20, 0x0E	; 14
    4fee:	50 e0       	ldi	r21, 0x00	; 0
    4ff0:	0e 94 52 32 	call	0x64a4	; 0x64a4 <__muluhisi3>
    4ff4:	00 91 93 0b 	lds	r16, 0x0B93
    4ff8:	10 91 94 0b 	lds	r17, 0x0B94
    4ffc:	20 91 95 0b 	lds	r18, 0x0B95
    5000:	30 91 96 0b 	lds	r19, 0x0B96
    5004:	6b 01       	movw	r12, r22
    5006:	7c 01       	movw	r14, r24
    5008:	c0 0e       	add	r12, r16
    500a:	d1 1e       	adc	r13, r17
    500c:	e2 1e       	adc	r14, r18
    500e:	f3 1e       	adc	r15, r19
    nrk_system_time.nano_secs-=(nrk_system_time.nano_secs%(uint32_t)NANOS_PER_TICK);
    5010:	c7 01       	movw	r24, r14
    5012:	b6 01       	movw	r22, r12
    5014:	23 eb       	ldi	r18, 0xB3	; 179
    5016:	36 ee       	ldi	r19, 0xE6	; 230
    5018:	4e e0       	ldi	r20, 0x0E	; 14
    501a:	50 e0       	ldi	r21, 0x00	; 0
    501c:	0e 94 81 32 	call	0x6502	; 0x6502 <__udivmodsi4>
    5020:	c6 1a       	sub	r12, r22
    5022:	d7 0a       	sbc	r13, r23
    5024:	e8 0a       	sbc	r14, r24
    5026:	f9 0a       	sbc	r15, r25
    5028:	c0 92 93 0b 	sts	0x0B93, r12
    502c:	d0 92 94 0b 	sts	0x0B94, r13
    5030:	e0 92 95 0b 	sts	0x0B95, r14
    5034:	f0 92 96 0b 	sts	0x0B96, r15

#ifdef NRK_STATS_TRACKER
    if(nrk_cur_task_TCB->task_ID==NRK_IDLE_TASK_ID)
    5038:	e0 91 98 0b 	lds	r30, 0x0B98
    503c:	f0 91 99 0b 	lds	r31, 0x0B99
    5040:	80 85       	ldd	r24, Z+8	; 0x08
    5042:	81 11       	cpse	r24, r1
    5044:	30 c0       	rjmp	.+96     	; 0x50a6 <_nrk_scheduler+0x112>
    {
        if(_nrk_cpu_state==CPU_SLEEP) _nrk_stats_sleep(_nrk_prev_timer_val);
    5046:	80 91 8c 0b 	lds	r24, 0x0B8C
    504a:	82 30       	cpi	r24, 0x02	; 2
    504c:	19 f4       	brne	.+6      	; 0x5054 <_nrk_scheduler+0xc0>
    504e:	8b 2d       	mov	r24, r11
    5050:	0e 94 7d 18 	call	0x30fa	; 0x30fa <_nrk_stats_sleep>
        _nrk_stats_task_preempted(nrk_cur_task_TCB->task_ID, _nrk_prev_timer_val);
    5054:	e0 91 98 0b 	lds	r30, 0x0B98
    5058:	f0 91 99 0b 	lds	r31, 0x0B99
    505c:	60 91 3f 09 	lds	r22, 0x093F
    5060:	80 85       	ldd	r24, Z+8	; 0x08
    5062:	0e 94 e5 18 	call	0x31ca	; 0x31ca <_nrk_stats_task_preempted>
        // Add 0 time since the preempted call before set the correct value
        _nrk_stats_task_suspend(nrk_cur_task_TCB->task_ID, 0);
    5066:	e0 91 98 0b 	lds	r30, 0x0B98
    506a:	f0 91 99 0b 	lds	r31, 0x0B99
    506e:	60 e0       	ldi	r22, 0x00	; 0
    5070:	80 85       	ldd	r24, Z+8	; 0x08
    5072:	0e 94 22 19 	call	0x3244	; 0x3244 <_nrk_stats_task_suspend>
    5076:	80 91 93 0b 	lds	r24, 0x0B93
    507a:	90 91 94 0b 	lds	r25, 0x0B94
    507e:	a0 91 95 0b 	lds	r26, 0x0B95
    5082:	b0 91 96 0b 	lds	r27, 0x0B96
    5086:	00 91 8f 0b 	lds	r16, 0x0B8F
    508a:	10 91 90 0b 	lds	r17, 0x0B90
    508e:	20 91 91 0b 	lds	r18, 0x0B91
    5092:	30 91 92 0b 	lds	r19, 0x0B92

    while(nrk_system_time.nano_secs>=NANOS_PER_SEC)
    {
        nrk_system_time.nano_secs-=NANOS_PER_SEC;
        nrk_system_time.secs++;
        nrk_system_time.nano_secs-=(nrk_system_time.nano_secs%(uint32_t)NANOS_PER_TICK);
    5096:	43 eb       	ldi	r20, 0xB3	; 179
    5098:	84 2e       	mov	r8, r20
    509a:	46 ee       	ldi	r20, 0xE6	; 230
    509c:	94 2e       	mov	r9, r20
    509e:	4e e0       	ldi	r20, 0x0E	; 14
    50a0:	a4 2e       	mov	r10, r20
    50a2:	b1 2c       	mov	r11, r1
    50a4:	07 c0       	rjmp	.+14     	; 0x50b4 <_nrk_scheduler+0x120>
        // Add 0 time since the preempted call before set the correct value
        _nrk_stats_task_suspend(nrk_cur_task_TCB->task_ID, 0);
    }
    else
    {
        if(nrk_cur_task_TCB->suspend_flag==1)
    50a6:	95 81       	ldd	r25, Z+5	; 0x05
            _nrk_stats_task_suspend(nrk_cur_task_TCB->task_ID, _nrk_prev_timer_val);
    50a8:	6b 2d       	mov	r22, r11
        // Add 0 time since the preempted call before set the correct value
        _nrk_stats_task_suspend(nrk_cur_task_TCB->task_ID, 0);
    }
    else
    {
        if(nrk_cur_task_TCB->suspend_flag==1)
    50aa:	91 11       	cpse	r25, r1
    50ac:	e2 cf       	rjmp	.-60     	; 0x5072 <_nrk_scheduler+0xde>
            _nrk_stats_task_suspend(nrk_cur_task_TCB->task_ID, _nrk_prev_timer_val);
        else
            _nrk_stats_task_preempted(nrk_cur_task_TCB->task_ID, _nrk_prev_timer_val);
    50ae:	0e 94 e5 18 	call	0x31ca	; 0x31ca <_nrk_stats_task_preempted>
    50b2:	e1 cf       	rjmp	.-62     	; 0x5076 <_nrk_scheduler+0xe2>
    50b4:	68 01       	movw	r12, r16
    50b6:	79 01       	movw	r14, r18
    50b8:	4f ef       	ldi	r20, 0xFF	; 255
    50ba:	c4 1a       	sub	r12, r20
    50bc:	d4 0a       	sbc	r13, r20
    50be:	e4 0a       	sbc	r14, r20
    50c0:	f4 0a       	sbc	r15, r20
    }
#endif

    while(nrk_system_time.nano_secs>=NANOS_PER_SEC)
    50c2:	81 15       	cp	r24, r1
    50c4:	5a ec       	ldi	r21, 0xCA	; 202
    50c6:	95 07       	cpc	r25, r21
    50c8:	5a e9       	ldi	r21, 0x9A	; 154
    50ca:	a5 07       	cpc	r26, r21
    50cc:	5b e3       	ldi	r21, 0x3B	; 59
    50ce:	b5 07       	cpc	r27, r21
    50d0:	c8 f0       	brcs	.+50     	; 0x5104 <_nrk_scheduler+0x170>
    {
        nrk_system_time.nano_secs-=NANOS_PER_SEC;
    50d2:	2c 01       	movw	r4, r24
    50d4:	3d 01       	movw	r6, r26
    50d6:	2a ec       	ldi	r18, 0xCA	; 202
    50d8:	52 1a       	sub	r5, r18
    50da:	2a e9       	ldi	r18, 0x9A	; 154
    50dc:	62 0a       	sbc	r6, r18
    50de:	2b e3       	ldi	r18, 0x3B	; 59
    50e0:	72 0a       	sbc	r7, r18
        nrk_system_time.secs++;
        nrk_system_time.nano_secs-=(nrk_system_time.nano_secs%(uint32_t)NANOS_PER_TICK);
    50e2:	c3 01       	movw	r24, r6
    50e4:	b2 01       	movw	r22, r4
    50e6:	a5 01       	movw	r20, r10
    50e8:	94 01       	movw	r18, r8
    50ea:	0e 94 81 32 	call	0x6502	; 0x6502 <__udivmodsi4>
    50ee:	a3 01       	movw	r20, r6
    50f0:	92 01       	movw	r18, r4
    50f2:	26 1b       	sub	r18, r22
    50f4:	37 0b       	sbc	r19, r23
    50f6:	48 0b       	sbc	r20, r24
    50f8:	59 0b       	sbc	r21, r25
    50fa:	da 01       	movw	r26, r20
    50fc:	c9 01       	movw	r24, r18
    50fe:	97 01       	movw	r18, r14
    5100:	86 01       	movw	r16, r12
    5102:	d8 cf       	rjmp	.-80     	; 0x50b4 <_nrk_scheduler+0x120>
    5104:	80 93 93 0b 	sts	0x0B93, r24
    5108:	90 93 94 0b 	sts	0x0B94, r25
    510c:	a0 93 95 0b 	sts	0x0B95, r26
    5110:	b0 93 96 0b 	sts	0x0B96, r27
    5114:	00 93 8f 0b 	sts	0x0B8F, r16
    5118:	10 93 90 0b 	sts	0x0B90, r17
    511c:	20 93 91 0b 	sts	0x0B91, r18
    5120:	30 93 92 0b 	sts	0x0B92, r19
    }
    //  _nrk_time_trigger--;
    //}
    if(nrk_cur_task_TCB->suspend_flag==1 && nrk_cur_task_TCB->task_state!=FINISHED)
    5124:	e0 91 98 0b 	lds	r30, 0x0B98
    5128:	f0 91 99 0b 	lds	r31, 0x0B99
    512c:	85 81       	ldd	r24, Z+5	; 0x05
    512e:	88 23       	and	r24, r24
    5130:	39 f1       	breq	.+78     	; 0x5180 <_nrk_scheduler+0x1ec>
    5132:	81 85       	ldd	r24, Z+9	; 0x09
    5134:	84 30       	cpi	r24, 0x04	; 4
    5136:	21 f1       	breq	.+72     	; 0x5180 <_nrk_scheduler+0x1ec>
    {
        //	nrk_cur_task_TCB->task_state = EVENT_SUSPENDED;

        if(nrk_cur_task_TCB->event_suspend==RSRC_EVENT_SUSPENDED)
    5138:	87 81       	ldd	r24, Z+7	; 0x07
    513a:	82 30       	cpi	r24, 0x02	; 2
    513c:	29 f0       	breq	.+10     	; 0x5148 <_nrk_scheduler+0x1b4>
            nrk_cur_task_TCB->task_state = EVENT_SUSPENDED;
        else if( nrk_cur_task_TCB->event_suspend>0 && nrk_cur_task_TCB->nw_flag==0)
    513e:	88 23       	and	r24, r24
    5140:	41 f0       	breq	.+16     	; 0x5152 <_nrk_scheduler+0x1be>
    5142:	86 81       	ldd	r24, Z+6	; 0x06
    5144:	81 11       	cpse	r24, r1
    5146:	02 c0       	rjmp	.+4      	; 0x514c <_nrk_scheduler+0x1b8>
            nrk_cur_task_TCB->task_state = EVENT_SUSPENDED;
    5148:	85 e0       	ldi	r24, 0x05	; 5
    514a:	01 c0       	rjmp	.+2      	; 0x514e <_nrk_scheduler+0x1ba>
        else if( nrk_cur_task_TCB->event_suspend>0 && nrk_cur_task_TCB->nw_flag==1)
            nrk_cur_task_TCB->task_state = SUSPENDED;
    514c:	83 e0       	ldi	r24, 0x03	; 3
    514e:	81 87       	std	Z+9, r24	; 0x09
    5150:	14 c0       	rjmp	.+40     	; 0x517a <_nrk_scheduler+0x1e6>
        else
        {
            nrk_cur_task_TCB->task_state = SUSPENDED;
    5152:	83 e0       	ldi	r24, 0x03	; 3
    5154:	81 87       	std	Z+9, r24	; 0x09
            nrk_cur_task_TCB->event_suspend=0;
    5156:	17 82       	std	Z+7, r1	; 0x07
            nrk_cur_task_TCB->nw_flag=0;
    5158:	16 82       	std	Z+6, r1	; 0x06
	    // agr added to fix initial startup scheduling problem
            if(nrk_cur_task_TCB->next_wakeup==0) {
    515a:	85 89       	ldd	r24, Z+21	; 0x15
    515c:	96 89       	ldd	r25, Z+22	; 0x16
    515e:	a7 89       	ldd	r26, Z+23	; 0x17
    5160:	b0 8d       	ldd	r27, Z+24	; 0x18
    5162:	89 2b       	or	r24, r25
    5164:	8a 2b       	or	r24, r26
    5166:	8b 2b       	or	r24, r27
    5168:	41 f4       	brne	.+16     	; 0x517a <_nrk_scheduler+0x1e6>
		nrk_cur_task_TCB->next_wakeup=nrk_cur_task_TCB->next_period;
    516a:	81 8d       	ldd	r24, Z+25	; 0x19
    516c:	92 8d       	ldd	r25, Z+26	; 0x1a
    516e:	a3 8d       	ldd	r26, Z+27	; 0x1b
    5170:	b4 8d       	ldd	r27, Z+28	; 0x1c
    5172:	85 8b       	std	Z+21, r24	; 0x15
    5174:	96 8b       	std	Z+22, r25	; 0x16
    5176:	a7 8b       	std	Z+23, r26	; 0x17
    5178:	b0 8f       	std	Z+24, r27	; 0x18
		}
        }
        nrk_rem_from_readyQ(nrk_cur_task_TCB->task_ID);
    517a:	80 85       	ldd	r24, Z+8	; 0x08
    517c:	0e 94 8b 22 	call	0x4516	; 0x4516 <nrk_rem_from_readyQ>

    // Update cpu used value for ended task
    // If the task has used its reserve, suspend task
    // Don't disable IdleTask which is 0
    // Don't decrease cpu_remaining if reserve is 0 and hence disabled
    if(nrk_cur_task_TCB->cpu_reserve!=0 && nrk_cur_task_TCB->task_ID!=NRK_IDLE_TASK_ID && nrk_cur_task_TCB->task_state!=FINISHED )
    5180:	e0 91 98 0b 	lds	r30, 0x0B98
    5184:	f0 91 99 0b 	lds	r31, 0x0B99
    5188:	85 a1       	ldd	r24, Z+37	; 0x25
    518a:	96 a1       	ldd	r25, Z+38	; 0x26
    518c:	a7 a1       	ldd	r26, Z+39	; 0x27
    518e:	b0 a5       	ldd	r27, Z+40	; 0x28
    5190:	89 2b       	or	r24, r25
    5192:	8a 2b       	or	r24, r26
    5194:	8b 2b       	or	r24, r27
    5196:	09 f4       	brne	.+2      	; 0x519a <_nrk_scheduler+0x206>
    5198:	4e c0       	rjmp	.+156    	; 0x5236 <_nrk_scheduler+0x2a2>
    519a:	80 85       	ldd	r24, Z+8	; 0x08
    519c:	88 23       	and	r24, r24
    519e:	09 f4       	brne	.+2      	; 0x51a2 <_nrk_scheduler+0x20e>
    51a0:	4a c0       	rjmp	.+148    	; 0x5236 <_nrk_scheduler+0x2a2>
    51a2:	91 85       	ldd	r25, Z+9	; 0x09
    51a4:	94 30       	cpi	r25, 0x04	; 4
    51a6:	09 f4       	brne	.+2      	; 0x51aa <_nrk_scheduler+0x216>
    51a8:	46 c0       	rjmp	.+140    	; 0x5236 <_nrk_scheduler+0x2a2>
    {
        if(nrk_cur_task_TCB->cpu_remaining<_nrk_prev_timer_val)
    51aa:	45 8d       	ldd	r20, Z+29	; 0x1d
    51ac:	56 8d       	ldd	r21, Z+30	; 0x1e
    51ae:	67 8d       	ldd	r22, Z+31	; 0x1f
    51b0:	70 a1       	ldd	r23, Z+32	; 0x20
    51b2:	00 91 3f 09 	lds	r16, 0x093F
    51b6:	10 e0       	ldi	r17, 0x00	; 0
    51b8:	20 e0       	ldi	r18, 0x00	; 0
    51ba:	30 e0       	ldi	r19, 0x00	; 0
    51bc:	40 17       	cp	r20, r16
    51be:	51 07       	cpc	r21, r17
    51c0:	62 07       	cpc	r22, r18
    51c2:	73 07       	cpc	r23, r19
    51c4:	98 f4       	brcc	.+38     	; 0x51ec <_nrk_scheduler+0x258>
        {
#ifdef NRK_STATS_TRACKER
            _nrk_stats_add_violation(nrk_cur_task_TCB->task_ID);
    51c6:	0e 94 b2 18 	call	0x3164	; 0x3164 <_nrk_stats_add_violation>
#endif
            nrk_kernel_error_add(NRK_RESERVE_ERROR,nrk_cur_task_TCB->task_ID);
    51ca:	e0 91 98 0b 	lds	r30, 0x0B98
    51ce:	f0 91 99 0b 	lds	r31, 0x0B99
    51d2:	60 85       	ldd	r22, Z+8	; 0x08
    51d4:	82 e0       	ldi	r24, 0x02	; 2
    51d6:	0e 94 fe 1c 	call	0x39fc	; 0x39fc <nrk_kernel_error_add>
            nrk_cur_task_TCB->cpu_remaining=0;
    51da:	e0 91 98 0b 	lds	r30, 0x0B98
    51de:	f0 91 99 0b 	lds	r31, 0x0B99
    51e2:	15 8e       	std	Z+29, r1	; 0x1d
    51e4:	16 8e       	std	Z+30, r1	; 0x1e
    51e6:	17 8e       	std	Z+31, r1	; 0x1f
    51e8:	10 a2       	std	Z+32, r1	; 0x20
    51ea:	08 c0       	rjmp	.+16     	; 0x51fc <_nrk_scheduler+0x268>
        }
        else
            nrk_cur_task_TCB->cpu_remaining-=_nrk_prev_timer_val;
    51ec:	40 1b       	sub	r20, r16
    51ee:	51 0b       	sbc	r21, r17
    51f0:	62 0b       	sbc	r22, r18
    51f2:	73 0b       	sbc	r23, r19
    51f4:	45 8f       	std	Z+29, r20	; 0x1d
    51f6:	56 8f       	std	Z+30, r21	; 0x1e
    51f8:	67 8f       	std	Z+31, r22	; 0x1f
    51fa:	70 a3       	std	Z+32, r23	; 0x20

        task_ID= nrk_cur_task_TCB->task_ID;
    51fc:	e0 91 98 0b 	lds	r30, 0x0B98
    5200:	f0 91 99 0b 	lds	r31, 0x0B99
    5204:	10 85       	ldd	r17, Z+8	; 0x08

        if (nrk_cur_task_TCB->cpu_remaining ==0 )
    5206:	85 8d       	ldd	r24, Z+29	; 0x1d
    5208:	96 8d       	ldd	r25, Z+30	; 0x1e
    520a:	a7 8d       	ldd	r26, Z+31	; 0x1f
    520c:	b0 a1       	ldd	r27, Z+32	; 0x20
    520e:	89 2b       	or	r24, r25
    5210:	8a 2b       	or	r24, r26
    5212:	8b 2b       	or	r24, r27
    5214:	81 f4       	brne	.+32     	; 0x5236 <_nrk_scheduler+0x2a2>
        {
#ifdef NRK_STATS_TRACKER
            _nrk_stats_add_violation(nrk_cur_task_TCB->task_ID);
    5216:	81 2f       	mov	r24, r17
    5218:	0e 94 b2 18 	call	0x3164	; 0x3164 <_nrk_stats_add_violation>
#endif
            nrk_kernel_error_add(NRK_RESERVE_VIOLATED,task_ID);
    521c:	61 2f       	mov	r22, r17
    521e:	83 e0       	ldi	r24, 0x03	; 3
    5220:	0e 94 fe 1c 	call	0x39fc	; 0x39fc <nrk_kernel_error_add>
            nrk_cur_task_TCB->task_state = SUSPENDED;
    5224:	e0 91 98 0b 	lds	r30, 0x0B98
    5228:	f0 91 99 0b 	lds	r31, 0x0B99
    522c:	83 e0       	ldi	r24, 0x03	; 3
    522e:	81 87       	std	Z+9, r24	; 0x09
            nrk_rem_from_readyQ(task_ID);
    5230:	81 2f       	mov	r24, r17
    5232:	0e 94 8b 22 	call	0x4516	; 0x4516 <nrk_rem_from_readyQ>
    5236:	81 eb       	ldi	r24, 0xB1	; 177
    5238:	9a e0       	ldi	r25, 0x0A	; 10
    523a:	9b 83       	std	Y+3, r25	; 0x03
    523c:	8a 83       	std	Y+2, r24	; 0x02

    while(nrk_system_time.nano_secs>=NANOS_PER_SEC)
    {
        nrk_system_time.nano_secs-=NANOS_PER_SEC;
        nrk_system_time.secs++;
        nrk_system_time.nano_secs-=(nrk_system_time.nano_secs%(uint32_t)NANOS_PER_TICK);
    523e:	00 e6       	ldi	r16, 0x60	; 96
    5240:	1a ee       	ldi	r17, 0xEA	; 234
    5242:	19 82       	std	Y+1, r1	; 0x01
                    nrk_task_TCB[task_ID].cpu_remaining = nrk_task_TCB[task_ID].cpu_reserve;
                    //nrk_task_TCB[task_ID].next_wakeup = nrk_task_TCB[task_ID].next_period;
                    //nrk_task_TCB[task_ID].num_periods--;
                    nrk_task_TCB[task_ID].next_wakeup = (nrk_task_TCB[task_ID].period*(nrk_task_TCB[task_ID].num_periods-1));
                    nrk_task_TCB[task_ID].next_period = (nrk_task_TCB[task_ID].period*(nrk_task_TCB[task_ID].num_periods-1));
                    if(nrk_task_TCB[task_ID].period==0) nrk_task_TCB[task_ID].next_wakeup = MAX_SCHED_WAKEUP_TIME;
    5244:	2a ef       	ldi	r18, 0xFA	; 250
    5246:	c2 2e       	mov	r12, r18
    5248:	d1 2c       	mov	r13, r1
    524a:	e1 2c       	mov	r14, r1
    524c:	f1 2c       	mov	r15, r1
             //printf( "Task: %d nw: %d\n",task_ID,nrk_task_TCB[task_ID].next_wakeup);
            // If a task needs to become READY, make it ready
            if (nrk_task_TCB[task_ID].next_wakeup == 0)
            {
                // printf( "Adding back %d\n",task_ID );
                if(nrk_task_TCB[task_ID].event_suspend>0 && nrk_task_TCB[task_ID].nw_flag==1) nrk_task_TCB[task_ID].active_signal_mask=SIG(nrk_wakeup_signal);
    524e:	81 2c       	mov	r8, r1
    5250:	91 2c       	mov	r9, r1
    5252:	54 01       	movw	r10, r8
    5254:	83 94       	inc	r8
    5256:	ea 81       	ldd	r30, Y+2	; 0x02
    5258:	fb 81       	ldd	r31, Y+3	; 0x03
    525a:	31 97       	sbiw	r30, 0x01	; 1

    // Add eligable tasks back to the ready Queue
    // At the same time find the next earliest wakeup
    for (task_ID=0; task_ID < NRK_MAX_TASKS; task_ID++)
    {
        if(nrk_task_TCB[task_ID].task_ID==-1) continue;
    525c:	80 81       	ld	r24, Z
    525e:	8f 3f       	cpi	r24, 0xFF	; 255
    5260:	09 f4       	brne	.+2      	; 0x5264 <_nrk_scheduler+0x2d0>
    5262:	04 c1       	rjmp	.+520    	; 0x546c <_nrk_scheduler+0x4d8>
    5264:	ea 81       	ldd	r30, Y+2	; 0x02
    5266:	fb 81       	ldd	r31, Y+3	; 0x03
    5268:	34 97       	sbiw	r30, 0x04	; 4
        nrk_task_TCB[task_ID].suspend_flag=0;
    526a:	10 82       	st	Z, r1
        if( nrk_task_TCB[task_ID].task_ID!=NRK_IDLE_TASK_ID && nrk_task_TCB[task_ID].task_state!=FINISHED )
    526c:	88 23       	and	r24, r24
    526e:	09 f4       	brne	.+2      	; 0x5272 <_nrk_scheduler+0x2de>
    5270:	67 c0       	rjmp	.+206    	; 0x5340 <_nrk_scheduler+0x3ac>
    5272:	ea 81       	ldd	r30, Y+2	; 0x02
    5274:	fb 81       	ldd	r31, Y+3	; 0x03
    5276:	80 81       	ld	r24, Z
    5278:	84 30       	cpi	r24, 0x04	; 4
    527a:	09 f4       	brne	.+2      	; 0x527e <_nrk_scheduler+0x2ea>
    527c:	61 c0       	rjmp	.+194    	; 0x5340 <_nrk_scheduler+0x3ac>
        {
            if(  nrk_task_TCB[task_ID].next_wakeup >= _nrk_prev_timer_val )
    527e:	44 84       	ldd	r4, Z+12	; 0x0c
    5280:	55 84       	ldd	r5, Z+13	; 0x0d
    5282:	66 84       	ldd	r6, Z+14	; 0x0e
    5284:	77 84       	ldd	r7, Z+15	; 0x0f
    5286:	60 91 3f 09 	lds	r22, 0x093F
    528a:	70 e0       	ldi	r23, 0x00	; 0
    528c:	80 e0       	ldi	r24, 0x00	; 0
    528e:	90 e0       	ldi	r25, 0x00	; 0
    5290:	46 16       	cp	r4, r22
    5292:	57 06       	cpc	r5, r23
    5294:	68 06       	cpc	r6, r24
    5296:	79 06       	cpc	r7, r25
    5298:	48 f0       	brcs	.+18     	; 0x52ac <_nrk_scheduler+0x318>
                nrk_task_TCB[task_ID].next_wakeup-=_nrk_prev_timer_val;
    529a:	46 1a       	sub	r4, r22
    529c:	57 0a       	sbc	r5, r23
    529e:	68 0a       	sbc	r6, r24
    52a0:	79 0a       	sbc	r7, r25
    52a2:	44 86       	std	Z+12, r4	; 0x0c
    52a4:	55 86       	std	Z+13, r5	; 0x0d
    52a6:	66 86       	std	Z+14, r6	; 0x0e
    52a8:	77 86       	std	Z+15, r7	; 0x0f
    52aa:	06 c0       	rjmp	.+12     	; 0x52b8 <_nrk_scheduler+0x324>
            else
            {
                nrk_task_TCB[task_ID].next_wakeup=0;
    52ac:	ea 81       	ldd	r30, Y+2	; 0x02
    52ae:	fb 81       	ldd	r31, Y+3	; 0x03
    52b0:	14 86       	std	Z+12, r1	; 0x0c
    52b2:	15 86       	std	Z+13, r1	; 0x0d
    52b4:	16 86       	std	Z+14, r1	; 0x0e
    52b6:	17 86       	std	Z+15, r1	; 0x0f
            }
            // Do next period book keeping.
            // next_period needs to be set such that the period is kept consistent even if other
            // wait until functions are called.
            if( nrk_task_TCB[task_ID].next_period >= _nrk_prev_timer_val )
    52b8:	ea 81       	ldd	r30, Y+2	; 0x02
    52ba:	fb 81       	ldd	r31, Y+3	; 0x03
    52bc:	40 88       	ldd	r4, Z+16	; 0x10
    52be:	51 88       	ldd	r5, Z+17	; 0x11
    52c0:	62 88       	ldd	r6, Z+18	; 0x12
    52c2:	73 88       	ldd	r7, Z+19	; 0x13
    52c4:	46 16       	cp	r4, r22
    52c6:	57 06       	cpc	r5, r23
    52c8:	68 06       	cpc	r6, r24
    52ca:	79 06       	cpc	r7, r25
    52cc:	48 f0       	brcs	.+18     	; 0x52e0 <_nrk_scheduler+0x34c>
                nrk_task_TCB[task_ID].next_period-=_nrk_prev_timer_val;
    52ce:	46 1a       	sub	r4, r22
    52d0:	57 0a       	sbc	r5, r23
    52d2:	68 0a       	sbc	r6, r24
    52d4:	79 0a       	sbc	r7, r25
    52d6:	40 8a       	std	Z+16, r4	; 0x10
    52d8:	51 8a       	std	Z+17, r5	; 0x11
    52da:	62 8a       	std	Z+18, r6	; 0x12
    52dc:	73 8a       	std	Z+19, r7	; 0x13
    52de:	1e c0       	rjmp	.+60     	; 0x531c <_nrk_scheduler+0x388>
            else
            {
                if(nrk_task_TCB[task_ID].period>_nrk_prev_timer_val)
    52e0:	ea 81       	ldd	r30, Y+2	; 0x02
    52e2:	fb 81       	ldd	r31, Y+3	; 0x03
    52e4:	20 8d       	ldd	r18, Z+24	; 0x18
    52e6:	31 8d       	ldd	r19, Z+25	; 0x19
    52e8:	42 8d       	ldd	r20, Z+26	; 0x1a
    52ea:	53 8d       	ldd	r21, Z+27	; 0x1b
    52ec:	62 17       	cp	r22, r18
    52ee:	73 07       	cpc	r23, r19
    52f0:	84 07       	cpc	r24, r20
    52f2:	95 07       	cpc	r25, r21
    52f4:	58 f4       	brcc	.+22     	; 0x530c <_nrk_scheduler+0x378>
                    nrk_task_TCB[task_ID].next_period= nrk_task_TCB[task_ID].period-_nrk_prev_timer_val;
    52f6:	29 01       	movw	r4, r18
    52f8:	3a 01       	movw	r6, r20
    52fa:	46 1a       	sub	r4, r22
    52fc:	57 0a       	sbc	r5, r23
    52fe:	68 0a       	sbc	r6, r24
    5300:	79 0a       	sbc	r7, r25
    5302:	40 8a       	std	Z+16, r4	; 0x10
    5304:	51 8a       	std	Z+17, r5	; 0x11
    5306:	62 8a       	std	Z+18, r6	; 0x12
    5308:	73 8a       	std	Z+19, r7	; 0x13
    530a:	08 c0       	rjmp	.+16     	; 0x531c <_nrk_scheduler+0x388>
                else
                    nrk_task_TCB[task_ID].next_period= _nrk_prev_timer_val % nrk_task_TCB[task_ID].period;
    530c:	0e 94 81 32 	call	0x6502	; 0x6502 <__udivmodsi4>
    5310:	ea 81       	ldd	r30, Y+2	; 0x02
    5312:	fb 81       	ldd	r31, Y+3	; 0x03
    5314:	60 8b       	std	Z+16, r22	; 0x10
    5316:	71 8b       	std	Z+17, r23	; 0x11
    5318:	82 8b       	std	Z+18, r24	; 0x12
    531a:	93 8b       	std	Z+19, r25	; 0x13
            }
            if(nrk_task_TCB[task_ID].next_period==0) nrk_task_TCB[task_ID].next_period=nrk_task_TCB[task_ID].period;
    531c:	ea 81       	ldd	r30, Y+2	; 0x02
    531e:	fb 81       	ldd	r31, Y+3	; 0x03
    5320:	80 89       	ldd	r24, Z+16	; 0x10
    5322:	91 89       	ldd	r25, Z+17	; 0x11
    5324:	a2 89       	ldd	r26, Z+18	; 0x12
    5326:	b3 89       	ldd	r27, Z+19	; 0x13
    5328:	89 2b       	or	r24, r25
    532a:	8a 2b       	or	r24, r26
    532c:	8b 2b       	or	r24, r27
    532e:	41 f4       	brne	.+16     	; 0x5340 <_nrk_scheduler+0x3ac>
    5330:	80 8d       	ldd	r24, Z+24	; 0x18
    5332:	91 8d       	ldd	r25, Z+25	; 0x19
    5334:	a2 8d       	ldd	r26, Z+26	; 0x1a
    5336:	b3 8d       	ldd	r27, Z+27	; 0x1b
    5338:	80 8b       	std	Z+16, r24	; 0x10
    533a:	91 8b       	std	Z+17, r25	; 0x11
    533c:	a2 8b       	std	Z+18, r26	; 0x12
    533e:	b3 8b       	std	Z+19, r27	; 0x13

        }


        // Look for Next Task that Might Wakeup to interrupt current task
        if (nrk_task_TCB[task_ID].task_state == SUSPENDED )
    5340:	ea 81       	ldd	r30, Y+2	; 0x02
    5342:	fb 81       	ldd	r31, Y+3	; 0x03
    5344:	80 81       	ld	r24, Z
    5346:	83 30       	cpi	r24, 0x03	; 3
    5348:	09 f0       	breq	.+2      	; 0x534c <_nrk_scheduler+0x3b8>
    534a:	90 c0       	rjmp	.+288    	; 0x546c <_nrk_scheduler+0x4d8>
        {
             //printf( "Task: %d nw: %d\n",task_ID,nrk_task_TCB[task_ID].next_wakeup);
            // If a task needs to become READY, make it ready
            if (nrk_task_TCB[task_ID].next_wakeup == 0)
    534c:	84 85       	ldd	r24, Z+12	; 0x0c
    534e:	95 85       	ldd	r25, Z+13	; 0x0d
    5350:	a6 85       	ldd	r26, Z+14	; 0x0e
    5352:	b7 85       	ldd	r27, Z+15	; 0x0f
    5354:	89 2b       	or	r24, r25
    5356:	8a 2b       	or	r24, r26
    5358:	8b 2b       	or	r24, r27
    535a:	09 f0       	breq	.+2      	; 0x535e <_nrk_scheduler+0x3ca>
    535c:	74 c0       	rjmp	.+232    	; 0x5446 <_nrk_scheduler+0x4b2>
    535e:	df 01       	movw	r26, r30
    5360:	12 97       	sbiw	r26, 0x02	; 2
            {
                // printf( "Adding back %d\n",task_ID );
                if(nrk_task_TCB[task_ID].event_suspend>0 && nrk_task_TCB[task_ID].nw_flag==1) nrk_task_TCB[task_ID].active_signal_mask=SIG(nrk_wakeup_signal);
    5362:	8c 91       	ld	r24, X
    5364:	9f 01       	movw	r18, r30
    5366:	23 50       	subi	r18, 0x03	; 3
    5368:	31 09       	sbc	r19, r1
    536a:	88 23       	and	r24, r24
    536c:	a9 f0       	breq	.+42     	; 0x5398 <_nrk_scheduler+0x404>
    536e:	f9 01       	movw	r30, r18
    5370:	80 81       	ld	r24, Z
    5372:	88 23       	and	r24, r24
    5374:	89 f0       	breq	.+34     	; 0x5398 <_nrk_scheduler+0x404>
    5376:	b5 01       	movw	r22, r10
    5378:	a4 01       	movw	r20, r8
    537a:	00 90 88 0b 	lds	r0, 0x0B88
    537e:	04 c0       	rjmp	.+8      	; 0x5388 <_nrk_scheduler+0x3f4>
    5380:	44 0f       	add	r20, r20
    5382:	55 1f       	adc	r21, r21
    5384:	66 1f       	adc	r22, r22
    5386:	77 1f       	adc	r23, r23
    5388:	0a 94       	dec	r0
    538a:	d2 f7       	brpl	.-12     	; 0x5380 <_nrk_scheduler+0x3ec>
    538c:	ea 81       	ldd	r30, Y+2	; 0x02
    538e:	fb 81       	ldd	r31, Y+3	; 0x03
    5390:	40 87       	std	Z+8, r20	; 0x08
    5392:	51 87       	std	Z+9, r21	; 0x09
    5394:	62 87       	std	Z+10, r22	; 0x0a
    5396:	73 87       	std	Z+11, r23	; 0x0b
                //if(nrk_task_TCB[task_ID].event_suspend==0) nrk_task_TCB[task_ID].active_signal_mask=0;
                nrk_task_TCB[task_ID].event_suspend=0;
    5398:	1c 92       	st	X, r1
                nrk_task_TCB[task_ID].nw_flag=0;
    539a:	f9 01       	movw	r30, r18
    539c:	10 82       	st	Z, r1
                nrk_task_TCB[task_ID].suspend_flag=0;
                if(nrk_task_TCB[task_ID].num_periods==1)
    539e:	ea 81       	ldd	r30, Y+2	; 0x02
    53a0:	fb 81       	ldd	r31, Y+3	; 0x03
    53a2:	a0 a1       	ldd	r26, Z+32	; 0x20
    53a4:	b1 a1       	ldd	r27, Z+33	; 0x21
    53a6:	a1 30       	cpi	r26, 0x01	; 1
    53a8:	b1 05       	cpc	r27, r1
    53aa:	19 f5       	brne	.+70     	; 0x53f2 <_nrk_scheduler+0x45e>
                {
                    nrk_task_TCB[task_ID].cpu_remaining = nrk_task_TCB[task_ID].cpu_reserve;
    53ac:	84 8d       	ldd	r24, Z+28	; 0x1c
    53ae:	95 8d       	ldd	r25, Z+29	; 0x1d
    53b0:	a6 8d       	ldd	r26, Z+30	; 0x1e
    53b2:	b7 8d       	ldd	r27, Z+31	; 0x1f
    53b4:	84 8b       	std	Z+20, r24	; 0x14
    53b6:	95 8b       	std	Z+21, r25	; 0x15
    53b8:	a6 8b       	std	Z+22, r26	; 0x16
    53ba:	b7 8b       	std	Z+23, r27	; 0x17
                    nrk_task_TCB[task_ID].task_state = READY;
    53bc:	92 e0       	ldi	r25, 0x02	; 2
    53be:	49 2e       	mov	r4, r25
    53c0:	40 82       	st	Z, r4
                    nrk_task_TCB[task_ID].next_wakeup = nrk_task_TCB[task_ID].next_period;
    53c2:	80 89       	ldd	r24, Z+16	; 0x10
    53c4:	91 89       	ldd	r25, Z+17	; 0x11
    53c6:	a2 89       	ldd	r26, Z+18	; 0x12
    53c8:	b3 89       	ldd	r27, Z+19	; 0x13
    53ca:	84 87       	std	Z+12, r24	; 0x0c
    53cc:	95 87       	std	Z+13, r25	; 0x0d
    53ce:	a6 87       	std	Z+14, r26	; 0x0e
    53d0:	b7 87       	std	Z+15, r27	; 0x0f
                    // If there is no period set, don't wakeup periodically
                    if(nrk_task_TCB[task_ID].period==0) nrk_task_TCB[task_ID].next_wakeup = MAX_SCHED_WAKEUP_TIME;
    53d2:	80 8d       	ldd	r24, Z+24	; 0x18
    53d4:	91 8d       	ldd	r25, Z+25	; 0x19
    53d6:	a2 8d       	ldd	r26, Z+26	; 0x1a
    53d8:	b3 8d       	ldd	r27, Z+27	; 0x1b
    53da:	89 2b       	or	r24, r25
    53dc:	8a 2b       	or	r24, r26
    53de:	8b 2b       	or	r24, r27
    53e0:	21 f4       	brne	.+8      	; 0x53ea <_nrk_scheduler+0x456>
    53e2:	c4 86       	std	Z+12, r12	; 0x0c
    53e4:	d5 86       	std	Z+13, r13	; 0x0d
    53e6:	e6 86       	std	Z+14, r14	; 0x0e
    53e8:	f7 86       	std	Z+15, r15	; 0x0f
		    nrk_add_to_readyQ(task_ID);
    53ea:	89 81       	ldd	r24, Y+1	; 0x01
    53ec:	0e 94 db 21 	call	0x43b6	; 0x43b6 <nrk_add_to_readyQ>
    53f0:	2a c0       	rjmp	.+84     	; 0x5446 <_nrk_scheduler+0x4b2>
                }
                else
                {
                    nrk_task_TCB[task_ID].cpu_remaining = nrk_task_TCB[task_ID].cpu_reserve;
    53f2:	ea 81       	ldd	r30, Y+2	; 0x02
    53f4:	fb 81       	ldd	r31, Y+3	; 0x03
    53f6:	44 8d       	ldd	r20, Z+28	; 0x1c
    53f8:	55 8d       	ldd	r21, Z+29	; 0x1d
    53fa:	66 8d       	ldd	r22, Z+30	; 0x1e
    53fc:	77 8d       	ldd	r23, Z+31	; 0x1f
    53fe:	44 8b       	std	Z+20, r20	; 0x14
    5400:	55 8b       	std	Z+21, r21	; 0x15
    5402:	66 8b       	std	Z+22, r22	; 0x16
    5404:	77 8b       	std	Z+23, r23	; 0x17
                    //nrk_task_TCB[task_ID].next_wakeup = nrk_task_TCB[task_ID].next_period;
                    //nrk_task_TCB[task_ID].num_periods--;
                    nrk_task_TCB[task_ID].next_wakeup = (nrk_task_TCB[task_ID].period*(nrk_task_TCB[task_ID].num_periods-1));
    5406:	40 8c       	ldd	r4, Z+24	; 0x18
    5408:	51 8c       	ldd	r5, Z+25	; 0x19
    540a:	62 8c       	ldd	r6, Z+26	; 0x1a
    540c:	73 8c       	ldd	r7, Z+27	; 0x1b
    540e:	11 97       	sbiw	r26, 0x01	; 1
    5410:	a3 01       	movw	r20, r6
    5412:	92 01       	movw	r18, r4
    5414:	0e 94 52 32 	call	0x64a4	; 0x64a4 <__muluhisi3>
    5418:	64 87       	std	Z+12, r22	; 0x0c
    541a:	75 87       	std	Z+13, r23	; 0x0d
    541c:	86 87       	std	Z+14, r24	; 0x0e
    541e:	97 87       	std	Z+15, r25	; 0x0f
                    nrk_task_TCB[task_ID].next_period = (nrk_task_TCB[task_ID].period*(nrk_task_TCB[task_ID].num_periods-1));
    5420:	60 8b       	std	Z+16, r22	; 0x10
    5422:	71 8b       	std	Z+17, r23	; 0x11
    5424:	82 8b       	std	Z+18, r24	; 0x12
    5426:	93 8b       	std	Z+19, r25	; 0x13
                    if(nrk_task_TCB[task_ID].period==0) nrk_task_TCB[task_ID].next_wakeup = MAX_SCHED_WAKEUP_TIME;
    5428:	45 28       	or	r4, r5
    542a:	46 28       	or	r4, r6
    542c:	47 28       	or	r4, r7
    542e:	21 f4       	brne	.+8      	; 0x5438 <_nrk_scheduler+0x4a4>
    5430:	c4 86       	std	Z+12, r12	; 0x0c
    5432:	d5 86       	std	Z+13, r13	; 0x0d
    5434:	e6 86       	std	Z+14, r14	; 0x0e
    5436:	f7 86       	std	Z+15, r15	; 0x0f
                    nrk_task_TCB[task_ID].num_periods=1;
    5438:	44 24       	eor	r4, r4
    543a:	43 94       	inc	r4
    543c:	51 2c       	mov	r5, r1
    543e:	ea 81       	ldd	r30, Y+2	; 0x02
    5440:	fb 81       	ldd	r31, Y+3	; 0x03
    5442:	51 a2       	std	Z+33, r5	; 0x21
    5444:	40 a2       	std	Z+32, r4	; 0x20
                    //			printf( "np = %d\r\n",nrk_task_TCB[task_ID].next_wakeup);
                    //			nrk_task_TCB[task_ID].num_periods=1;
                }
            }

            if(nrk_task_TCB[task_ID].next_wakeup!=0 &&
    5446:	ea 81       	ldd	r30, Y+2	; 0x02
    5448:	fb 81       	ldd	r31, Y+3	; 0x03
    544a:	84 85       	ldd	r24, Z+12	; 0x0c
    544c:	95 85       	ldd	r25, Z+13	; 0x0d
    544e:	a6 85       	ldd	r26, Z+14	; 0x0e
    5450:	b7 85       	ldd	r27, Z+15	; 0x0f
    5452:	00 97       	sbiw	r24, 0x00	; 0
    5454:	a1 05       	cpc	r26, r1
    5456:	b1 05       	cpc	r27, r1
    5458:	49 f0       	breq	.+18     	; 0x546c <_nrk_scheduler+0x4d8>
                    nrk_task_TCB[task_ID].next_wakeup<next_wake )
    545a:	a8 01       	movw	r20, r16
    545c:	60 e0       	ldi	r22, 0x00	; 0
    545e:	70 e0       	ldi	r23, 0x00	; 0
                    //			printf( "np = %d\r\n",nrk_task_TCB[task_ID].next_wakeup);
                    //			nrk_task_TCB[task_ID].num_periods=1;
                }
            }

            if(nrk_task_TCB[task_ID].next_wakeup!=0 &&
    5460:	84 17       	cp	r24, r20
    5462:	95 07       	cpc	r25, r21
    5464:	a6 07       	cpc	r26, r22
    5466:	b7 07       	cpc	r27, r23
    5468:	08 f4       	brcc	.+2      	; 0x546c <_nrk_scheduler+0x4d8>
                    nrk_task_TCB[task_ID].next_wakeup<next_wake )
            {
                // Find closest next_wake task
                next_wake=nrk_task_TCB[task_ID].next_wakeup;
    546a:	8c 01       	movw	r16, r24
    546c:	f9 81       	ldd	r31, Y+1	; 0x01
    546e:	ff 5f       	subi	r31, 0xFF	; 255
    5470:	f9 83       	std	Y+1, r31	; 0x01
    5472:	2a 81       	ldd	r18, Y+2	; 0x02
    5474:	3b 81       	ldd	r19, Y+3	; 0x03
    5476:	25 5d       	subi	r18, 0xD5	; 213
    5478:	3f 4f       	sbci	r19, 0xFF	; 255
    547a:	3b 83       	std	Y+3, r19	; 0x03
    547c:	2a 83       	std	Y+2, r18	; 0x02

    // Check I/O nrk_queues to add tasks with remaining cpu back...

    // Add eligable tasks back to the ready Queue
    // At the same time find the next earliest wakeup
    for (task_ID=0; task_ID < NRK_MAX_TASKS; task_ID++)
    547e:	f5 30       	cpi	r31, 0x05	; 5
    5480:	09 f0       	breq	.+2      	; 0x5484 <_nrk_scheduler+0x4f0>
    5482:	e9 ce       	rjmp	.-558    	; 0x5256 <_nrk_scheduler+0x2c2>
        }
    }


#ifdef NRK_STATS_TRACKER
    _nrk_stats_task_start(nrk_cur_task_TCB->task_ID);
    5484:	e0 91 98 0b 	lds	r30, 0x0B98
    5488:	f0 91 99 0b 	lds	r31, 0x0B99
    548c:	80 85       	ldd	r24, Z+8	; 0x08
    548e:	0e 94 c4 18 	call	0x3188	; 0x3188 <_nrk_stats_task_start>
#endif
    task_ID = nrk_get_high_ready_task_ID();
    5492:	0e 94 ca 21 	call	0x4394	; 0x4394 <nrk_get_high_ready_task_ID>
    5496:	f8 2e       	mov	r15, r24
    nrk_high_ready_prio = nrk_task_TCB[task_ID].task_prio;
    5498:	3b e2       	ldi	r19, 0x2B	; 43
    549a:	83 02       	muls	r24, r19
    549c:	f0 01       	movw	r30, r0
    549e:	11 24       	eor	r1, r1
    54a0:	e8 55       	subi	r30, 0x58	; 88
    54a2:	f5 4f       	sbci	r31, 0xF5	; 245
    54a4:	22 85       	ldd	r18, Z+10	; 0x0a
    54a6:	20 93 9a 0b 	sts	0x0B9A, r18
    nrk_high_ready_TCB = &nrk_task_TCB[task_ID];
    54aa:	f0 93 8a 0b 	sts	0x0B8A, r31
    54ae:	e0 93 89 0b 	sts	0x0B89, r30
    // task_ID holds the highest priority READY task ID
    // So nrk_task_TCB[task_ID].cpu_remaining holds the READY task's end time

    // Now we pick the next wakeup (either the end of the current task, or the possible resume
    // of a suspended task)
    if(task_ID!=NRK_IDLE_TASK_ID)
    54b2:	88 23       	and	r24, r24
    54b4:	f9 f0       	breq	.+62     	; 0x54f4 <_nrk_scheduler+0x560>
    {
        // You are a non-Idle Task
        if(nrk_task_TCB[task_ID].cpu_reserve!=0 && nrk_task_TCB[task_ID].cpu_remaining<MAX_SCHED_WAKEUP_TIME)
    54b6:	85 a1       	ldd	r24, Z+37	; 0x25
    54b8:	96 a1       	ldd	r25, Z+38	; 0x26
    54ba:	a7 a1       	ldd	r26, Z+39	; 0x27
    54bc:	b0 a5       	ldd	r27, Z+40	; 0x28
    54be:	89 2b       	or	r24, r25
    54c0:	8a 2b       	or	r24, r26
    54c2:	8b 2b       	or	r24, r27
    54c4:	99 f0       	breq	.+38     	; 0x54ec <_nrk_scheduler+0x558>
    54c6:	85 8d       	ldd	r24, Z+29	; 0x1d
    54c8:	96 8d       	ldd	r25, Z+30	; 0x1e
    54ca:	a7 8d       	ldd	r26, Z+31	; 0x1f
    54cc:	b0 a1       	ldd	r27, Z+32	; 0x20
    54ce:	8a 3f       	cpi	r24, 0xFA	; 250
    54d0:	91 05       	cpc	r25, r1
    54d2:	a1 05       	cpc	r26, r1
    54d4:	b1 05       	cpc	r27, r1
    54d6:	50 f4       	brcc	.+20     	; 0x54ec <_nrk_scheduler+0x558>
        {
            if(next_wake>nrk_task_TCB[task_ID].cpu_remaining)
    54d8:	a8 01       	movw	r20, r16
    54da:	60 e0       	ldi	r22, 0x00	; 0
    54dc:	70 e0       	ldi	r23, 0x00	; 0
    54de:	84 17       	cp	r24, r20
    54e0:	95 07       	cpc	r25, r21
    54e2:	a6 07       	cpc	r26, r22
    54e4:	b7 07       	cpc	r27, r23
    54e6:	e8 f4       	brcc	.+58     	; 0x5522 <_nrk_scheduler+0x58e>
                next_wake=nrk_task_TCB[task_ID].cpu_remaining;
    54e8:	8c 01       	movw	r16, r24
    54ea:	1b c0       	rjmp	.+54     	; 0x5522 <_nrk_scheduler+0x58e>
    54ec:	0b 3f       	cpi	r16, 0xFB	; 251
    54ee:	11 05       	cpc	r17, r1
    54f0:	c0 f0       	brcs	.+48     	; 0x5522 <_nrk_scheduler+0x58e>
    54f2:	12 c0       	rjmp	.+36     	; 0x5518 <_nrk_scheduler+0x584>
        // Make sure you wake up from the idle task a little earlier
        // if you would go into deep sleep...
        // After waking from deep sleep, the next context swap must be at least
        // NRK_SLEEP_WAKEUP_TIME-1 away to make sure the CPU wakes up in time.
#ifndef NRK_NO_POWER_DOWN
        if(next_wake>NRK_SLEEP_WAKEUP_TIME)
    54f4:	04 30       	cpi	r16, 0x04	; 4
    54f6:	11 05       	cpc	r17, r1
    54f8:	a0 f0       	brcs	.+40     	; 0x5522 <_nrk_scheduler+0x58e>
        {
            if(next_wake-NRK_SLEEP_WAKEUP_TIME<MAX_SCHED_WAKEUP_TIME)
    54fa:	c8 01       	movw	r24, r16
    54fc:	03 97       	sbiw	r24, 0x03	; 3
    54fe:	8a 3f       	cpi	r24, 0xFA	; 250
    5500:	91 05       	cpc	r25, r1
    5502:	38 f4       	brcc	.+14     	; 0x5512 <_nrk_scheduler+0x57e>
    5504:	8c 01       	movw	r16, r24
    5506:	82 30       	cpi	r24, 0x02	; 2
    5508:	91 05       	cpc	r25, r1
    550a:	58 f4       	brcc	.+22     	; 0x5522 <_nrk_scheduler+0x58e>
    550c:	02 e0       	ldi	r16, 0x02	; 2
    550e:	10 e0       	ldi	r17, 0x00	; 0
    5510:	08 c0       	rjmp	.+16     	; 0x5522 <_nrk_scheduler+0x58e>
                else
                {
                    next_wake=next_wake-NRK_SLEEP_WAKEUP_TIME;
                }
            }
            else if(next_wake>NRK_SLEEP_WAKEUP_TIME+MAX_SCHED_WAKEUP_TIME)
    5512:	0d 3f       	cpi	r16, 0xFD	; 253
    5514:	11 05       	cpc	r17, r1
    5516:	19 f0       	breq	.+6      	; 0x551e <_nrk_scheduler+0x58a>
            {
                next_wake=MAX_SCHED_WAKEUP_TIME;
    5518:	0a ef       	ldi	r16, 0xFA	; 250
    551a:	10 e0       	ldi	r17, 0x00	; 0
    551c:	02 c0       	rjmp	.+4      	; 0x5522 <_nrk_scheduler+0x58e>
            }
            else
            {
                next_wake=MAX_SCHED_WAKEUP_TIME-NRK_SLEEP_WAKEUP_TIME;
    551e:	07 ef       	ldi	r16, 0xF7	; 247
    5520:	10 e0       	ldi	r17, 0x00	; 0
//  If we disable power down, we still need to wakeup before the overflow
#ifdef NRK_NO_POWER_DOWN
    if(next_wake>MAX_SCHED_WAKEUP_TIME)  next_wake=MAX_SCHED_WAKEUP_TIME;
#endif
    //printf( "nw = %d %d %d\r\n",task_ID,_nrk_cpu_state,next_wake);
    nrk_cur_task_prio = nrk_high_ready_prio;
    5522:	20 93 8b 0b 	sts	0x0B8B, r18
    nrk_cur_task_TCB  = nrk_high_ready_TCB;
    5526:	f0 93 99 0b 	sts	0x0B99, r31
    552a:	e0 93 98 0b 	sts	0x0B98, r30
        nrk_kprintf( PSTR( "KERNEL TEST: BAD TCB!\r\n" ));
    }
#endif
    //printf( "n %u %u %u %u\r\n",task_ID, _nrk_prev_timer_val, next_wake,_nrk_os_timer_get());

    _nrk_prev_timer_val=next_wake;
    552e:	00 93 3f 09 	sts	0x093F, r16

    // Maybe the signals are triggering this problem?
    if((_nrk_os_timer_get()+1)>=next_wake)  // just bigger then, or equal?
    5532:	0e 94 66 2d 	call	0x5acc	; 0x5acc <_nrk_os_timer_get>
    5536:	28 2f       	mov	r18, r24
    5538:	30 e0       	ldi	r19, 0x00	; 0
    553a:	2f 5f       	subi	r18, 0xFF	; 255
    553c:	3f 4f       	sbci	r19, 0xFF	; 255
    553e:	20 17       	cp	r18, r16
    5540:	31 07       	cpc	r19, r17
    5542:	40 f0       	brcs	.+16     	; 0x5554 <_nrk_scheduler+0x5c0>
        if(!(task_ID==NRK_IDLE_TASK_ID && _nrk_cpu_state==CPU_SLEEP))
            nrk_kernel_error_add(NRK_WAKEUP_MISSED,task_ID);
#endif
        // This is bad news, but keeps things running
        // +2 just in case we are on the edge of the last tick
        next_wake=_nrk_os_timer_get()+2;
    5544:	0e 94 66 2d 	call	0x5acc	; 0x5acc <_nrk_os_timer_get>
    5548:	08 2f       	mov	r16, r24
    554a:	10 e0       	ldi	r17, 0x00	; 0
    554c:	0e 5f       	subi	r16, 0xFE	; 254
    554e:	1f 4f       	sbci	r17, 0xFF	; 255
        _nrk_prev_timer_val=next_wake;
    5550:	00 93 3f 09 	sts	0x093F, r16
    }

    if(task_ID!=NRK_IDLE_TASK_ID) _nrk_cpu_state=CPU_ACTIVE;
    5554:	f1 10       	cpse	r15, r1
    5556:	10 92 8c 0b 	sts	0x0B8C, r1

    _nrk_set_next_wakeup(next_wake);
    555a:	80 2f       	mov	r24, r16
    555c:	0e 94 04 2d 	call	0x5a08	; 0x5a08 <_nrk_set_next_wakeup>

#ifndef NRK_NO_BOUNDED_CONTEXT_SWAP
    // Bound Context Swap to 100us
    nrk_high_speed_timer_wait(start_time_stamp,CONTEXT_SWAP_TIME_BOUND);
    5560:	6c ed       	ldi	r22, 0xDC	; 220
    5562:	75 e0       	ldi	r23, 0x05	; 5
    5564:	c1 01       	movw	r24, r2
    5566:	0e 94 6c 2c 	call	0x58d8	; 0x58d8 <nrk_high_speed_timer_wait>
#endif
    nrk_stack_pointer_restore();
    556a:	0e 94 89 30 	call	0x6112	; 0x6112 <nrk_stack_pointer_restore>
    //nrk_int_enable();
    nrk_start_high_ready_task();

}
    556e:	0f 90       	pop	r0
    5570:	0f 90       	pop	r0
    5572:	0f 90       	pop	r0
    5574:	df 91       	pop	r29
    5576:	cf 91       	pop	r28
    5578:	1f 91       	pop	r17
    557a:	0f 91       	pop	r16
    557c:	ff 90       	pop	r15
    557e:	ef 90       	pop	r14
    5580:	df 90       	pop	r13
    5582:	cf 90       	pop	r12
    5584:	bf 90       	pop	r11
    5586:	af 90       	pop	r10
    5588:	9f 90       	pop	r9
    558a:	8f 90       	pop	r8
    558c:	7f 90       	pop	r7
    558e:	6f 90       	pop	r6
    5590:	5f 90       	pop	r5
    5592:	4f 90       	pop	r4
    5594:	3f 90       	pop	r3
    5596:	2f 90       	pop	r2
    // Bound Context Swap to 100us
    nrk_high_speed_timer_wait(start_time_stamp,CONTEXT_SWAP_TIME_BOUND);
#endif
    nrk_stack_pointer_restore();
    //nrk_int_enable();
    nrk_start_high_ready_task();
    5598:	0c 94 94 30 	jmp	0x6128	; 0x6128 <nrk_start_high_ready_task>

0000559c <_nrk_sw_wdt_check>:
    559c:	3f 92       	push	r3
    559e:	4f 92       	push	r4
    55a0:	5f 92       	push	r5
    55a2:	6f 92       	push	r6
    55a4:	7f 92       	push	r7
    55a6:	8f 92       	push	r8
    55a8:	9f 92       	push	r9
    55aa:	af 92       	push	r10
    55ac:	bf 92       	push	r11
    55ae:	cf 92       	push	r12
    55b0:	df 92       	push	r13
    55b2:	ef 92       	push	r14
    55b4:	ff 92       	push	r15
    55b6:	0f 93       	push	r16
    55b8:	1f 93       	push	r17
    55ba:	cf 93       	push	r28
    55bc:	df 93       	push	r29
    55be:	cd b7       	in	r28, 0x3d	; 61
    55c0:	de b7       	in	r29, 0x3e	; 62
    55c2:	60 97       	sbiw	r28, 0x10	; 16
    55c4:	0f b6       	in	r0, 0x3f	; 63
    55c6:	f8 94       	cli
    55c8:	de bf       	out	0x3e, r29	; 62
    55ca:	0f be       	out	0x3f, r0	; 63
    55cc:	cd bf       	out	0x3d, r28	; 61
    55ce:	ce 01       	movw	r24, r28
    55d0:	09 96       	adiw	r24, 0x09	; 9
    55d2:	0e 94 1c 25 	call	0x4a38	; 0x4a38 <nrk_time_get>
    55d6:	8b e9       	ldi	r24, 0x9B	; 155
    55d8:	48 2e       	mov	r4, r24
    55da:	8b e0       	ldi	r24, 0x0B	; 11
    55dc:	58 2e       	mov	r5, r24
    55de:	61 2c       	mov	r6, r1
    55e0:	71 2c       	mov	r7, r1
    55e2:	93 e1       	ldi	r25, 0x13	; 19
    55e4:	39 2e       	mov	r3, r25
    55e6:	d2 01       	movw	r26, r4
    55e8:	12 96       	adiw	r26, 0x02	; 2
    55ea:	8c 91       	ld	r24, X
    55ec:	81 30       	cpi	r24, 0x01	; 1
    55ee:	51 f5       	brne	.+84     	; 0x5644 <_nrk_sw_wdt_check+0xa8>
    55f0:	36 9c       	mul	r3, r6
    55f2:	f0 01       	movw	r30, r0
    55f4:	37 9c       	mul	r3, r7
    55f6:	f0 0d       	add	r31, r0
    55f8:	11 24       	eor	r1, r1
    55fa:	ea 55       	subi	r30, 0x5A	; 90
    55fc:	f4 4f       	sbci	r31, 0xF4	; 244
    55fe:	89 84       	ldd	r8, Y+9	; 0x09
    5600:	9a 84       	ldd	r9, Y+10	; 0x0a
    5602:	ab 84       	ldd	r10, Y+11	; 0x0b
    5604:	bc 84       	ldd	r11, Y+12	; 0x0c
    5606:	cd 84       	ldd	r12, Y+13	; 0x0d
    5608:	de 84       	ldd	r13, Y+14	; 0x0e
    560a:	ef 84       	ldd	r14, Y+15	; 0x0f
    560c:	f8 88       	ldd	r15, Y+16	; 0x10
    560e:	00 81       	ld	r16, Z
    5610:	11 81       	ldd	r17, Z+1	; 0x01
    5612:	22 81       	ldd	r18, Z+2	; 0x02
    5614:	33 81       	ldd	r19, Z+3	; 0x03
    5616:	44 81       	ldd	r20, Z+4	; 0x04
    5618:	55 81       	ldd	r21, Z+5	; 0x05
    561a:	66 81       	ldd	r22, Z+6	; 0x06
    561c:	77 81       	ldd	r23, Z+7	; 0x07
    561e:	ce 01       	movw	r24, r28
    5620:	01 96       	adiw	r24, 0x01	; 1
    5622:	0e 94 79 25 	call	0x4af2	; 0x4af2 <nrk_time_sub>
    5626:	8f 3f       	cpi	r24, 0xFF	; 255
    5628:	69 f4       	brne	.+26     	; 0x5644 <_nrk_sw_wdt_check+0xa8>
    562a:	66 2d       	mov	r22, r6
    562c:	85 e1       	ldi	r24, 0x15	; 21
    562e:	0e 94 fe 1c 	call	0x39fc	; 0x39fc <nrk_kernel_error_add>
    5632:	d2 01       	movw	r26, r4
    5634:	ed 91       	ld	r30, X+
    5636:	fc 91       	ld	r31, X
    5638:	30 97       	sbiw	r30, 0x00	; 0
    563a:	19 f4       	brne	.+6      	; 0x5642 <_nrk_sw_wdt_check+0xa6>
    563c:	0e 94 97 16 	call	0x2d2e	; 0x2d2e <nrk_halt>
    5640:	01 c0       	rjmp	.+2      	; 0x5644 <_nrk_sw_wdt_check+0xa8>
    5642:	09 95       	icall
    5644:	bf ef       	ldi	r27, 0xFF	; 255
    5646:	6b 1a       	sub	r6, r27
    5648:	7b 0a       	sbc	r7, r27
    564a:	e3 e1       	ldi	r30, 0x13	; 19
    564c:	4e 0e       	add	r4, r30
    564e:	51 1c       	adc	r5, r1
    5650:	f3 e0       	ldi	r31, 0x03	; 3
    5652:	6f 16       	cp	r6, r31
    5654:	71 04       	cpc	r7, r1
    5656:	39 f6       	brne	.-114    	; 0x55e6 <_nrk_sw_wdt_check+0x4a>
    5658:	60 96       	adiw	r28, 0x10	; 16
    565a:	0f b6       	in	r0, 0x3f	; 63
    565c:	f8 94       	cli
    565e:	de bf       	out	0x3e, r29	; 62
    5660:	0f be       	out	0x3f, r0	; 63
    5662:	cd bf       	out	0x3d, r28	; 61
    5664:	df 91       	pop	r29
    5666:	cf 91       	pop	r28
    5668:	1f 91       	pop	r17
    566a:	0f 91       	pop	r16
    566c:	ff 90       	pop	r15
    566e:	ef 90       	pop	r14
    5670:	df 90       	pop	r13
    5672:	cf 90       	pop	r12
    5674:	bf 90       	pop	r11
    5676:	af 90       	pop	r10
    5678:	9f 90       	pop	r9
    567a:	8f 90       	pop	r8
    567c:	7f 90       	pop	r7
    567e:	6f 90       	pop	r6
    5680:	5f 90       	pop	r5
    5682:	4f 90       	pop	r4
    5684:	3f 90       	pop	r3
    5686:	08 95       	ret

00005688 <_nrk_sw_wdt_init>:

void _nrk_sw_wdt_init()
{
    uint8_t i;
    for(i=0; i<NRK_MAX_SW_WDT; i++ )
        sw_wdts[i].active=0;
    5688:	eb e9       	ldi	r30, 0x9B	; 155
    568a:	fb e0       	ldi	r31, 0x0B	; 11
    568c:	12 82       	std	Z+2, r1	; 0x02
    568e:	15 8a       	std	Z+21, r1	; 0x15
    5690:	10 a6       	std	Z+40, r1	; 0x28
    5692:	08 95       	ret

00005694 <nrk_sw_wdt_init>:
}

int8_t nrk_sw_wdt_init(uint8_t id, nrk_time_t *period, void *func)
{
    5694:	cf 93       	push	r28
    5696:	df 93       	push	r29
    if(id>=NRK_MAX_SW_WDT) return NRK_ERROR;
    5698:	83 30       	cpi	r24, 0x03	; 3
    569a:	e0 f4       	brcc	.+56     	; 0x56d4 <nrk_sw_wdt_init+0x40>
    sw_wdts[id].error_func=func;
    569c:	93 e1       	ldi	r25, 0x13	; 19
    569e:	89 9f       	mul	r24, r25
    56a0:	f0 01       	movw	r30, r0
    56a2:	11 24       	eor	r1, r1
    56a4:	e5 56       	subi	r30, 0x65	; 101
    56a6:	f4 4f       	sbci	r31, 0xF4	; 244
    56a8:	51 83       	std	Z+1, r21	; 0x01
    56aa:	40 83       	st	Z, r20
    sw_wdts[id].period.secs=period->secs;
    56ac:	eb 01       	movw	r28, r22
    56ae:	88 81       	ld	r24, Y
    56b0:	99 81       	ldd	r25, Y+1	; 0x01
    56b2:	aa 81       	ldd	r26, Y+2	; 0x02
    56b4:	bb 81       	ldd	r27, Y+3	; 0x03
    56b6:	83 83       	std	Z+3, r24	; 0x03
    56b8:	94 83       	std	Z+4, r25	; 0x04
    56ba:	a5 83       	std	Z+5, r26	; 0x05
    56bc:	b6 83       	std	Z+6, r27	; 0x06
    sw_wdts[id].period.nano_secs=period->nano_secs;
    56be:	8c 81       	ldd	r24, Y+4	; 0x04
    56c0:	9d 81       	ldd	r25, Y+5	; 0x05
    56c2:	ae 81       	ldd	r26, Y+6	; 0x06
    56c4:	bf 81       	ldd	r27, Y+7	; 0x07
    56c6:	87 83       	std	Z+7, r24	; 0x07
    56c8:	90 87       	std	Z+8, r25	; 0x08
    56ca:	a1 87       	std	Z+9, r26	; 0x09
    56cc:	b2 87       	std	Z+10, r27	; 0x0a
    sw_wdts[id].active=0;
    56ce:	12 82       	std	Z+2, r1	; 0x02
    return NRK_OK;
    56d0:	81 e0       	ldi	r24, 0x01	; 1
    56d2:	01 c0       	rjmp	.+2      	; 0x56d6 <nrk_sw_wdt_init+0x42>
        sw_wdts[i].active=0;
}

int8_t nrk_sw_wdt_init(uint8_t id, nrk_time_t *period, void *func)
{
    if(id>=NRK_MAX_SW_WDT) return NRK_ERROR;
    56d4:	8f ef       	ldi	r24, 0xFF	; 255
    sw_wdts[id].error_func=func;
    sw_wdts[id].period.secs=period->secs;
    sw_wdts[id].period.nano_secs=period->nano_secs;
    sw_wdts[id].active=0;
    return NRK_OK;
}
    56d6:	df 91       	pop	r29
    56d8:	cf 91       	pop	r28
    56da:	08 95       	ret

000056dc <nrk_sw_wdt_update>:

int8_t nrk_sw_wdt_update(uint8_t id)
{
    56dc:	cf 92       	push	r12
    56de:	df 92       	push	r13
    56e0:	ef 92       	push	r14
    56e2:	ff 92       	push	r15
    56e4:	0f 93       	push	r16
    56e6:	1f 93       	push	r17
    56e8:	cf 93       	push	r28
    56ea:	df 93       	push	r29
    56ec:	cd b7       	in	r28, 0x3d	; 61
    56ee:	de b7       	in	r29, 0x3e	; 62
    56f0:	28 97       	sbiw	r28, 0x08	; 8
    56f2:	0f b6       	in	r0, 0x3f	; 63
    56f4:	f8 94       	cli
    56f6:	de bf       	out	0x3e, r29	; 62
    56f8:	0f be       	out	0x3f, r0	; 63
    56fa:	cd bf       	out	0x3d, r28	; 61
    nrk_time_t now;
    if(id>=NRK_MAX_SW_WDT) return NRK_ERROR;
    56fc:	83 30       	cpi	r24, 0x03	; 3
    56fe:	a8 f5       	brcc	.+106    	; 0x576a <nrk_sw_wdt_update+0x8e>
    5700:	18 2f       	mov	r17, r24
    nrk_time_get(&now);
    5702:	ce 01       	movw	r24, r28
    5704:	01 96       	adiw	r24, 0x01	; 1
    5706:	0e 94 1c 25 	call	0x4a38	; 0x4a38 <nrk_time_get>
    sw_wdts[id].next_period.secs=now.secs+sw_wdts[id].period.secs;
    570a:	23 e1       	ldi	r18, 0x13	; 19
    570c:	12 9f       	mul	r17, r18
    570e:	c0 01       	movw	r24, r0
    5710:	11 24       	eor	r1, r1
    5712:	8c 01       	movw	r16, r24
    5714:	05 56       	subi	r16, 0x65	; 101
    5716:	14 4f       	sbci	r17, 0xF4	; 244
    5718:	f8 01       	movw	r30, r16
    571a:	c3 80       	ldd	r12, Z+3	; 0x03
    571c:	d4 80       	ldd	r13, Z+4	; 0x04
    571e:	e5 80       	ldd	r14, Z+5	; 0x05
    5720:	f6 80       	ldd	r15, Z+6	; 0x06
    5722:	49 81       	ldd	r20, Y+1	; 0x01
    5724:	5a 81       	ldd	r21, Y+2	; 0x02
    5726:	6b 81       	ldd	r22, Y+3	; 0x03
    5728:	7c 81       	ldd	r23, Y+4	; 0x04
    572a:	4c 0d       	add	r20, r12
    572c:	5d 1d       	adc	r21, r13
    572e:	6e 1d       	adc	r22, r14
    5730:	7f 1d       	adc	r23, r15
    5732:	43 87       	std	Z+11, r20	; 0x0b
    5734:	54 87       	std	Z+12, r21	; 0x0c
    5736:	65 87       	std	Z+13, r22	; 0x0d
    5738:	76 87       	std	Z+14, r23	; 0x0e
    sw_wdts[id].next_period.nano_secs=now.nano_secs+sw_wdts[id].period.nano_secs;
    573a:	c7 80       	ldd	r12, Z+7	; 0x07
    573c:	d0 84       	ldd	r13, Z+8	; 0x08
    573e:	e1 84       	ldd	r14, Z+9	; 0x09
    5740:	f2 84       	ldd	r15, Z+10	; 0x0a
    5742:	4d 81       	ldd	r20, Y+5	; 0x05
    5744:	5e 81       	ldd	r21, Y+6	; 0x06
    5746:	6f 81       	ldd	r22, Y+7	; 0x07
    5748:	78 85       	ldd	r23, Y+8	; 0x08
    574a:	4c 0d       	add	r20, r12
    574c:	5d 1d       	adc	r21, r13
    574e:	6e 1d       	adc	r22, r14
    5750:	7f 1d       	adc	r23, r15
    5752:	47 87       	std	Z+15, r20	; 0x0f
    5754:	50 8b       	std	Z+16, r21	; 0x10
    5756:	61 8b       	std	Z+17, r22	; 0x11
    5758:	72 8b       	std	Z+18, r23	; 0x12
    nrk_time_compact_nanos(&(sw_wdts[id].next_period));
    575a:	8a 55       	subi	r24, 0x5A	; 90
    575c:	94 4f       	sbci	r25, 0xF4	; 244
    575e:	0e 94 05 26 	call	0x4c0a	; 0x4c0a <nrk_time_compact_nanos>
    sw_wdts[id].active=1;
    5762:	81 e0       	ldi	r24, 0x01	; 1
    5764:	f8 01       	movw	r30, r16
    5766:	82 83       	std	Z+2, r24	; 0x02
    return NRK_OK;
    5768:	01 c0       	rjmp	.+2      	; 0x576c <nrk_sw_wdt_update+0x90>
}

int8_t nrk_sw_wdt_update(uint8_t id)
{
    nrk_time_t now;
    if(id>=NRK_MAX_SW_WDT) return NRK_ERROR;
    576a:	8f ef       	ldi	r24, 0xFF	; 255
    sw_wdts[id].next_period.secs=now.secs+sw_wdts[id].period.secs;
    sw_wdts[id].next_period.nano_secs=now.nano_secs+sw_wdts[id].period.nano_secs;
    nrk_time_compact_nanos(&(sw_wdts[id].next_period));
    sw_wdts[id].active=1;
    return NRK_OK;
}
    576c:	28 96       	adiw	r28, 0x08	; 8
    576e:	0f b6       	in	r0, 0x3f	; 63
    5770:	f8 94       	cli
    5772:	de bf       	out	0x3e, r29	; 62
    5774:	0f be       	out	0x3f, r0	; 63
    5776:	cd bf       	out	0x3d, r28	; 61
    5778:	df 91       	pop	r29
    577a:	cf 91       	pop	r28
    577c:	1f 91       	pop	r17
    577e:	0f 91       	pop	r16
    5780:	ff 90       	pop	r15
    5782:	ef 90       	pop	r14
    5784:	df 90       	pop	r13
    5786:	cf 90       	pop	r12
    5788:	08 95       	ret

0000578a <nrk_sw_wdt_start>:

int8_t nrk_sw_wdt_start(uint8_t id)
{
    578a:	1f 93       	push	r17
    578c:	cf 93       	push	r28
    578e:	df 93       	push	r29
    5790:	cd b7       	in	r28, 0x3d	; 61
    5792:	de b7       	in	r29, 0x3e	; 62
    5794:	28 97       	sbiw	r28, 0x08	; 8
    5796:	0f b6       	in	r0, 0x3f	; 63
    5798:	f8 94       	cli
    579a:	de bf       	out	0x3e, r29	; 62
    579c:	0f be       	out	0x3f, r0	; 63
    579e:	cd bf       	out	0x3d, r28	; 61
    nrk_time_t now;
    if(id>=NRK_MAX_SW_WDT) return NRK_ERROR;
    57a0:	83 30       	cpi	r24, 0x03	; 3
    57a2:	70 f5       	brcc	.+92     	; 0x5800 <nrk_sw_wdt_start+0x76>
    57a4:	18 2f       	mov	r17, r24
    nrk_time_get(&now);
    57a6:	ce 01       	movw	r24, r28
    57a8:	01 96       	adiw	r24, 0x01	; 1
    57aa:	0e 94 1c 25 	call	0x4a38	; 0x4a38 <nrk_time_get>
    sw_wdts[id].next_period.secs=now.secs+sw_wdts[id].period.secs;
    57ae:	83 e1       	ldi	r24, 0x13	; 19
    57b0:	18 9f       	mul	r17, r24
    57b2:	f0 01       	movw	r30, r0
    57b4:	11 24       	eor	r1, r1
    57b6:	e5 56       	subi	r30, 0x65	; 101
    57b8:	f4 4f       	sbci	r31, 0xF4	; 244
    57ba:	43 81       	ldd	r20, Z+3	; 0x03
    57bc:	54 81       	ldd	r21, Z+4	; 0x04
    57be:	65 81       	ldd	r22, Z+5	; 0x05
    57c0:	76 81       	ldd	r23, Z+6	; 0x06
    57c2:	89 81       	ldd	r24, Y+1	; 0x01
    57c4:	9a 81       	ldd	r25, Y+2	; 0x02
    57c6:	ab 81       	ldd	r26, Y+3	; 0x03
    57c8:	bc 81       	ldd	r27, Y+4	; 0x04
    57ca:	84 0f       	add	r24, r20
    57cc:	95 1f       	adc	r25, r21
    57ce:	a6 1f       	adc	r26, r22
    57d0:	b7 1f       	adc	r27, r23
    57d2:	83 87       	std	Z+11, r24	; 0x0b
    57d4:	94 87       	std	Z+12, r25	; 0x0c
    57d6:	a5 87       	std	Z+13, r26	; 0x0d
    57d8:	b6 87       	std	Z+14, r27	; 0x0e
    sw_wdts[id].next_period.nano_secs=now.nano_secs+sw_wdts[id].period.nano_secs;
    57da:	47 81       	ldd	r20, Z+7	; 0x07
    57dc:	50 85       	ldd	r21, Z+8	; 0x08
    57de:	61 85       	ldd	r22, Z+9	; 0x09
    57e0:	72 85       	ldd	r23, Z+10	; 0x0a
    57e2:	8d 81       	ldd	r24, Y+5	; 0x05
    57e4:	9e 81       	ldd	r25, Y+6	; 0x06
    57e6:	af 81       	ldd	r26, Y+7	; 0x07
    57e8:	b8 85       	ldd	r27, Y+8	; 0x08
    57ea:	84 0f       	add	r24, r20
    57ec:	95 1f       	adc	r25, r21
    57ee:	a6 1f       	adc	r26, r22
    57f0:	b7 1f       	adc	r27, r23
    57f2:	87 87       	std	Z+15, r24	; 0x0f
    57f4:	90 8b       	std	Z+16, r25	; 0x10
    57f6:	a1 8b       	std	Z+17, r26	; 0x11
    57f8:	b2 8b       	std	Z+18, r27	; 0x12
    sw_wdts[id].active=1;
    57fa:	81 e0       	ldi	r24, 0x01	; 1
    57fc:	82 83       	std	Z+2, r24	; 0x02

    return NRK_OK;
    57fe:	01 c0       	rjmp	.+2      	; 0x5802 <nrk_sw_wdt_start+0x78>
}

int8_t nrk_sw_wdt_start(uint8_t id)
{
    nrk_time_t now;
    if(id>=NRK_MAX_SW_WDT) return NRK_ERROR;
    5800:	8f ef       	ldi	r24, 0xFF	; 255
    sw_wdts[id].next_period.secs=now.secs+sw_wdts[id].period.secs;
    sw_wdts[id].next_period.nano_secs=now.nano_secs+sw_wdts[id].period.nano_secs;
    sw_wdts[id].active=1;

    return NRK_OK;
}
    5802:	28 96       	adiw	r28, 0x08	; 8
    5804:	0f b6       	in	r0, 0x3f	; 63
    5806:	f8 94       	cli
    5808:	de bf       	out	0x3e, r29	; 62
    580a:	0f be       	out	0x3f, r0	; 63
    580c:	cd bf       	out	0x3d, r28	; 61
    580e:	df 91       	pop	r29
    5810:	cf 91       	pop	r28
    5812:	1f 91       	pop	r17
    5814:	08 95       	ret

00005816 <nrk_sw_wdt_stop>:

int8_t nrk_sw_wdt_stop(uint8_t id)
{
    if(id>=NRK_MAX_SW_WDT) return NRK_ERROR;
    5816:	83 30       	cpi	r24, 0x03	; 3
    5818:	48 f4       	brcc	.+18     	; 0x582c <nrk_sw_wdt_stop+0x16>
    sw_wdts[id].active=0;
    581a:	93 e1       	ldi	r25, 0x13	; 19
    581c:	89 9f       	mul	r24, r25
    581e:	f0 01       	movw	r30, r0
    5820:	11 24       	eor	r1, r1
    5822:	e5 56       	subi	r30, 0x65	; 101
    5824:	f4 4f       	sbci	r31, 0xF4	; 244
    5826:	12 82       	std	Z+2, r1	; 0x02
    return NRK_OK;
    5828:	81 e0       	ldi	r24, 0x01	; 1
    582a:	08 95       	ret
    return NRK_OK;
}

int8_t nrk_sw_wdt_stop(uint8_t id)
{
    if(id>=NRK_MAX_SW_WDT) return NRK_ERROR;
    582c:	8f ef       	ldi	r24, 0xFF	; 255
    sw_wdts[id].active=0;
    return NRK_OK;
}
    582e:	08 95       	ret

00005830 <nrk_spin_wait_us>:
	...
        NOP();
        NOP();
        NOP();
        NOP();
        NOP();
    } while (--timeout);
    5848:	01 97       	sbiw	r24, 0x01	; 1
    584a:	91 f7       	brne	.-28     	; 0x5830 <nrk_spin_wait_us>

}
    584c:	08 95       	ret

0000584e <_nrk_precision_os_timer_stop>:
  _nrk_time_trigger=0;
}

void _nrk_precision_os_timer_stop()
{
  TCCR5B=0; // no clock
    584e:	10 92 21 01 	sts	0x0121, r1
    5852:	08 95       	ret

00005854 <_nrk_precision_os_timer_start>:

void _nrk_precision_os_timer_start()
{
  // Set timer 5 to count up to the number of timer 5 ticks per OS tick and then reset to 0
  // Whenever you read it, this should indicate the offset into the OS tick
  TCCR5B=BM(WGM52) | BM(CS50);  // clk I/O no prescale, CTC match on OCR5A
    5854:	89 e0       	ldi	r24, 0x09	; 9
    5856:	80 93 21 01 	sts	0x0121, r24
  OCR5A=PRECISION_TICKS_PER_TICK;  // Reset to 0 each tick...
    585a:	8d e8       	ldi	r24, 0x8D	; 141
    585c:	9c e3       	ldi	r25, 0x3C	; 60
    585e:	90 93 29 01 	sts	0x0129, r25
    5862:	80 93 28 01 	sts	0x0128, r24
    5866:	08 95       	ret

00005868 <_nrk_precision_os_timer_reset>:
}

void _nrk_precision_os_timer_reset()
{
  //GTCCR |= BM(PSRSYNC);              // reset prescaler
  TCNT5=0;  // 16 bit
    5868:	10 92 25 01 	sts	0x0125, r1
    586c:	10 92 24 01 	sts	0x0124, r1
    5870:	08 95       	ret

00005872 <_nrk_precision_os_timer_get>:
}

inline uint16_t _nrk_precision_os_timer_get()
{
    5872:	cf 93       	push	r28
    5874:	df 93       	push	r29
    5876:	00 d0       	rcall	.+0      	; 0x5878 <_nrk_precision_os_timer_get+0x6>
    5878:	cd b7       	in	r28, 0x3d	; 61
    587a:	de b7       	in	r29, 0x3e	; 62
volatile uint16_t tmp;
  tmp=TCNT5;
    587c:	80 91 24 01 	lds	r24, 0x0124
    5880:	90 91 25 01 	lds	r25, 0x0125
    5884:	9a 83       	std	Y+2, r25	; 0x02
    5886:	89 83       	std	Y+1, r24	; 0x01
  
  return tmp;
    5888:	89 81       	ldd	r24, Y+1	; 0x01
    588a:	9a 81       	ldd	r25, Y+2	; 0x02
}
    588c:	0f 90       	pop	r0
    588e:	0f 90       	pop	r0
    5890:	df 91       	pop	r29
    5892:	cf 91       	pop	r28
    5894:	08 95       	ret

00005896 <_nrk_high_speed_timer_stop>:

void _nrk_high_speed_timer_stop()
{
  TCCR1B=0;  // no clock 
    5896:	10 92 81 00 	sts	0x0081, r1
    589a:	08 95       	ret

0000589c <_nrk_high_speed_timer_start>:
}

void _nrk_high_speed_timer_start()
{
  TCCR1B=BM(CS10);  // clk I/O no prescaler 
    589c:	81 e0       	ldi	r24, 0x01	; 1
    589e:	80 93 81 00 	sts	0x0081, r24
    58a2:	08 95       	ret

000058a4 <_nrk_high_speed_timer_reset>:

void _nrk_high_speed_timer_reset()
{
//  nrk_int_disable();
  //SFIOR |= BM(PSR321);              // reset prescaler
  GTCCR |= BM(PSRSYNC);              // reset prescaler
    58a4:	83 b5       	in	r24, 0x23	; 35
    58a6:	81 60       	ori	r24, 0x01	; 1
    58a8:	83 bd       	out	0x23, r24	; 35
  TCNT1=0;
    58aa:	10 92 85 00 	sts	0x0085, r1
    58ae:	10 92 84 00 	sts	0x0084, r1
    58b2:	08 95       	ret

000058b4 <_nrk_high_speed_timer_get>:
ticks=tmp;
do{}while(_nrk_high_speed_timer_get()<ticks);
}

inline uint16_t _nrk_high_speed_timer_get()
{
    58b4:	cf 93       	push	r28
    58b6:	df 93       	push	r29
    58b8:	00 d0       	rcall	.+0      	; 0x58ba <_nrk_high_speed_timer_get+0x6>
    58ba:	cd b7       	in	r28, 0x3d	; 61
    58bc:	de b7       	in	r29, 0x3e	; 62
volatile uint16_t tmp;
  //nrk_int_disable();
  tmp=TCNT1;
    58be:	80 91 84 00 	lds	r24, 0x0084
    58c2:	90 91 85 00 	lds	r25, 0x0085
    58c6:	9a 83       	std	Y+2, r25	; 0x02
    58c8:	89 83       	std	Y+1, r24	; 0x01
  //nrk_int_enable();
  return tmp;
    58ca:	89 81       	ldd	r24, Y+1	; 0x01
    58cc:	9a 81       	ldd	r25, Y+2	; 0x02
}
    58ce:	0f 90       	pop	r0
    58d0:	0f 90       	pop	r0
    58d2:	df 91       	pop	r29
    58d4:	cf 91       	pop	r28
    58d6:	08 95       	ret

000058d8 <nrk_high_speed_timer_wait>:
  This function blocks for n ticks of the high speed timer after the
  start number of ticks.  It will handle the overflow that can occur.
  Do not use this for delays longer than 8ms!
*/
void nrk_high_speed_timer_wait( uint16_t start, uint16_t ticks )
{
    58d8:	cf 92       	push	r12
    58da:	df 92       	push	r13
    58dc:	ef 92       	push	r14
    58de:	ff 92       	push	r15
    58e0:	cf 93       	push	r28
    58e2:	df 93       	push	r29
uint32_t tmp;

// Adjust for 16MHz clock
// Copy into tmp to avoid overflow problem
tmp=start*2;
    58e4:	ec 01       	movw	r28, r24
    58e6:	cc 0f       	add	r28, r28
    58e8:	dd 1f       	adc	r29, r29
if(tmp>65400) start=0;
    58ea:	c9 37       	cpi	r28, 0x79	; 121
    58ec:	8f ef       	ldi	r24, 0xFF	; 255
    58ee:	d8 07       	cpc	r29, r24
    58f0:	10 f0       	brcs	.+4      	; 0x58f6 <nrk_high_speed_timer_wait+0x1e>
    58f2:	c0 e0       	ldi	r28, 0x00	; 0
    58f4:	d0 e0       	ldi	r29, 0x00	; 0
else start=tmp;
tmp=(uint32_t)start+(uint32_t)ticks;
    58f6:	6b 01       	movw	r12, r22
    58f8:	e1 2c       	mov	r14, r1
    58fa:	f1 2c       	mov	r15, r1
    58fc:	cc 0e       	add	r12, r28
    58fe:	dd 1e       	adc	r13, r29
    5900:	e1 1c       	adc	r14, r1
    5902:	f1 1c       	adc	r15, r1
if(tmp>65536) 
    5904:	81 e0       	ldi	r24, 0x01	; 1
    5906:	c8 16       	cp	r12, r24
    5908:	d1 04       	cpc	r13, r1
    590a:	e8 06       	cpc	r14, r24
    590c:	f1 04       	cpc	r15, r1
    590e:	40 f0       	brcs	.+16     	; 0x5920 <nrk_high_speed_timer_wait+0x48>
	{
	tmp-=65536;
    5910:	81 e0       	ldi	r24, 0x01	; 1
    5912:	e8 1a       	sub	r14, r24
    5914:	f1 08       	sbc	r15, r1
	do{}while(_nrk_high_speed_timer_get()>start);
    5916:	0e 94 5a 2c 	call	0x58b4	; 0x58b4 <_nrk_high_speed_timer_get>
    591a:	c8 17       	cp	r28, r24
    591c:	d9 07       	cpc	r29, r25
    591e:	d8 f3       	brcs	.-10     	; 0x5916 <nrk_high_speed_timer_wait+0x3e>
	}

ticks=tmp;
do{}while(_nrk_high_speed_timer_get()<ticks);
    5920:	0e 94 5a 2c 	call	0x58b4	; 0x58b4 <_nrk_high_speed_timer_get>
    5924:	8c 15       	cp	r24, r12
    5926:	9d 05       	cpc	r25, r13
    5928:	d8 f3       	brcs	.-10     	; 0x5920 <nrk_high_speed_timer_wait+0x48>
}
    592a:	df 91       	pop	r29
    592c:	cf 91       	pop	r28
    592e:	ff 90       	pop	r15
    5930:	ef 90       	pop	r14
    5932:	df 90       	pop	r13
    5934:	cf 90       	pop	r12
    5936:	08 95       	ret

00005938 <_nrk_os_timer_stop>:
  return tmp;
}

inline void _nrk_os_timer_stop()
{
  TCCR2B=0;  // stop timer 
    5938:	10 92 b1 00 	sts	0x00B1, r1
  TIMSK2 &=  ~BM(OCIE2A) ;
    593c:	e0 e7       	ldi	r30, 0x70	; 112
    593e:	f0 e0       	ldi	r31, 0x00	; 0
    5940:	80 81       	ld	r24, Z
    5942:	8d 7f       	andi	r24, 0xFD	; 253
    5944:	80 83       	st	Z, r24
  //TIMSK2 &=  ~BM(OCIE2B) ;
  TIMSK2 &=  ~BM(TOIE2) ;
    5946:	80 81       	ld	r24, Z
    5948:	8e 7f       	andi	r24, 0xFE	; 254
    594a:	80 83       	st	Z, r24
    594c:	08 95       	ret

0000594e <_nrk_os_timer_set>:
}

inline void _nrk_os_timer_set(uint8_t v)
{
TCNT2=v;
    594e:	80 93 b2 00 	sts	0x00B2, r24
    5952:	08 95       	ret

00005954 <_nrk_os_timer_start>:
   
inline void _nrk_os_timer_start()
{
  //GTCCR |= BM(PSRASY);              // reset prescaler
  //TCNT2 = 0;                  // reset counter
  TIMSK2 |=   BM(OCIE2A)| BM(TOIE2);// | BM(OCIE2B);//| BM(TICIE1);    // Enable interrupt
    5954:	e0 e7       	ldi	r30, 0x70	; 112
    5956:	f0 e0       	ldi	r31, 0x00	; 0
    5958:	80 81       	ld	r24, Z
    595a:	83 60       	ori	r24, 0x03	; 3
    595c:	80 83       	st	Z, r24
  TCCR2B = BM(CS21) | BM(CS20); //|     // reset counter on interrupt, set divider to 128
    595e:	83 e0       	ldi	r24, 0x03	; 3
    5960:	80 93 b1 00 	sts	0x00B1, r24
    5964:	08 95       	ret

00005966 <_nrk_os_timer_reset>:
}

inline void _nrk_os_timer_reset()
{

    GTCCR |= BM(PSRASY);              // reset prescaler
    5966:	83 b5       	in	r24, 0x23	; 35
    5968:	82 60       	ori	r24, 0x02	; 2
    596a:	83 bd       	out	0x23, r24	; 35
    TCNT2 = 0;                  // reset counter
    596c:	10 92 b2 00 	sts	0x00B2, r1
    _nrk_time_trigger=0;
    5970:	10 92 cb 06 	sts	0x06CB, r1
    _nrk_prev_timer_val=0;
    5974:	10 92 3f 09 	sts	0x093F, r1
    5978:	08 95       	ret

0000597a <_nrk_setup_timer>:
    } while (--timeout);

}


void _nrk_setup_timer() {
    597a:	cf 93       	push	r28
    597c:	df 93       	push	r29
  _nrk_prev_timer_val=254;
    597e:	8e ef       	ldi	r24, 0xFE	; 254
    5980:	80 93 3f 09 	sts	0x093F, r24
 
// Timer 0 Setup as Asynchronous timer running from 32Khz Clock
  ASSR = BM(AS2);
    5984:	80 e2       	ldi	r24, 0x20	; 32
    5986:	80 93 b6 00 	sts	0x00B6, r24
  OCR2A = _nrk_prev_timer_val;
    598a:	80 91 3f 09 	lds	r24, 0x093F
    598e:	80 93 b3 00 	sts	0x00B3, r24
  //OCR2B = 2;
  TIFR2 =   BM(OCF2A) | BM(TOV2); //| BM(OCF2B2) ;       // Clear interrupt flag
    5992:	83 e0       	ldi	r24, 0x03	; 3
    5994:	87 bb       	out	0x17, r24	; 23
  TCCR2A = BM(WGM21);
    5996:	92 e0       	ldi	r25, 0x02	; 2
    5998:	90 93 b0 00 	sts	0x00B0, r25
  TCCR2B = BM(CS21) | BM(CS20); //|      // reset counter on interrupt, set divider to 128
    599c:	80 93 b1 00 	sts	0x00B1, r24
  GTCCR |= BM(PSRASY);              // reset prescaler
    59a0:	93 b5       	in	r25, 0x23	; 35
    59a2:	92 60       	ori	r25, 0x02	; 2
    59a4:	93 bd       	out	0x23, r25	; 35
   // Clear interrupt flag
  TIFR2 =   BM(OCF2A) | BM(TOV2);    
    59a6:	87 bb       	out	0x17, r24	; 23
  // reset counter on interrupt, set divider to 128
  TCCR0A = BM(WGM01) | BM(CS01) | BM(CS00); 
    59a8:	84 bd       	out	0x24, r24	; 36
  // reset prescaler
  //GTCCR |= TSM;              
  GTCCR |= BM(PSRASY);              // reset prescaler
    59aa:	83 b5       	in	r24, 0x23	; 35
    59ac:	82 60       	ori	r24, 0x02	; 2
    59ae:	83 bd       	out	0x23, r24	; 35

// Timer 1 High Precision Timer
// No interrupt, prescaler 1, Normal Operation
  TCCR1A=0;  
    59b0:	10 92 80 00 	sts	0x0080, r1
  TCCR1B=BM(CS10);  // clk I/O no prescale
    59b4:	81 e0       	ldi	r24, 0x01	; 1
    59b6:	80 93 81 00 	sts	0x0081, r24
  TCNT1=0;  // 16 bit
    59ba:	10 92 85 00 	sts	0x0085, r1
    59be:	10 92 84 00 	sts	0x0084, r1
  GTCCR |= BM(PSRASY);              // reset prescaler
    59c2:	83 b5       	in	r24, 0x23	; 35
    59c4:	82 60       	ori	r24, 0x02	; 2
    59c6:	83 bd       	out	0x23, r24	; 35
  GTCCR |= BM(PSRSYNC);              // reset prescaler
    59c8:	83 b5       	in	r24, 0x23	; 35
    59ca:	81 60       	ori	r24, 0x01	; 1
    59cc:	83 bd       	out	0x23, r24	; 35

// Timer 5 High Precision Time Sync Timer
// No interrupt, prescaler 1, Normal Operation
  TCCR5A=0;
    59ce:	10 92 20 01 	sts	0x0120, r1
  //TIFR5=0; // Clear interrupt flags
  //TIMSK5=BM(TOIE5); // Overflow interrupt enable
  TCNT5=0;  // 16 bit
    59d2:	c4 e2       	ldi	r28, 0x24	; 36
    59d4:	d1 e0       	ldi	r29, 0x01	; 1
    59d6:	19 82       	std	Y+1, r1	; 0x01
    59d8:	18 82       	st	Y, r1
  GTCCR |= BM(PSRASY);              // reset prescaler
    59da:	83 b5       	in	r24, 0x23	; 35
    59dc:	82 60       	ori	r24, 0x02	; 2
    59de:	83 bd       	out	0x23, r24	; 35
  GTCCR |= BM(PSRSYNC);              // reset prescaler
    59e0:	83 b5       	in	r24, 0x23	; 35
    59e2:	81 60       	ori	r24, 0x01	; 1
    59e4:	83 bd       	out	0x23, r24	; 35

  _nrk_os_timer_reset();
    59e6:	0e 94 b3 2c 	call	0x5966	; 0x5966 <_nrk_os_timer_reset>
}

void _nrk_precision_os_timer_reset()
{
  //GTCCR |= BM(PSRSYNC);              // reset prescaler
  TCNT5=0;  // 16 bit
    59ea:	19 82       	std	Y+1, r1	; 0x01
    59ec:	18 82       	st	Y, r1
  GTCCR |= BM(PSRASY);              // reset prescaler
  GTCCR |= BM(PSRSYNC);              // reset prescaler

  _nrk_os_timer_reset();
  _nrk_precision_os_timer_reset();
  _nrk_os_timer_start();
    59ee:	0e 94 aa 2c 	call	0x5954	; 0x5954 <_nrk_os_timer_start>
  _nrk_precision_os_timer_start();
    59f2:	0e 94 2a 2c 	call	0x5854	; 0x5854 <_nrk_precision_os_timer_start>
  _nrk_time_trigger=0;
    59f6:	10 92 cb 06 	sts	0x06CB, r1
}
    59fa:	df 91       	pop	r29
    59fc:	cf 91       	pop	r28
    59fe:	08 95       	ret

00005a00 <_nrk_get_next_wakeup>:
}


uint8_t _nrk_get_next_wakeup()
{
	return (uint8_t)(OCR2A+1);
    5a00:	80 91 b3 00 	lds	r24, 0x00B3
}
    5a04:	8f 5f       	subi	r24, 0xFF	; 255
    5a06:	08 95       	ret

00005a08 <_nrk_set_next_wakeup>:

void _nrk_set_next_wakeup(uint8_t nw)
{
   OCR2A = nw-1;
    5a08:	81 50       	subi	r24, 0x01	; 1
    5a0a:	80 93 b3 00 	sts	0x00B3, r24
    5a0e:	08 95       	ret

00005a10 <nrk_timer_int_stop>:
}

int8_t nrk_timer_int_stop(uint8_t timer )
{
if(timer==NRK_APP_TIMER_0)
    5a10:	81 11       	cpse	r24, r1
    5a12:	02 c0       	rjmp	.+4      	; 0x5a18 <nrk_timer_int_stop+0x8>
	{
	TIMSK3 = 0;
    5a14:	10 92 71 00 	sts	0x0071, r1
	}
return NRK_ERROR;
}
    5a18:	8f ef       	ldi	r24, 0xFF	; 255
    5a1a:	08 95       	ret

00005a1c <nrk_timer_int_reset>:

int8_t nrk_timer_int_reset(uint8_t timer )
{
if(timer==NRK_APP_TIMER_0)
    5a1c:	81 11       	cpse	r24, r1
    5a1e:	06 c0       	rjmp	.+12     	; 0x5a2c <nrk_timer_int_reset+0x10>
	{
	TCNT3=0;
    5a20:	10 92 95 00 	sts	0x0095, r1
    5a24:	10 92 94 00 	sts	0x0094, r1
	return NRK_OK;
    5a28:	81 e0       	ldi	r24, 0x01	; 1
    5a2a:	08 95       	ret
	}
return NRK_ERROR;
    5a2c:	8f ef       	ldi	r24, 0xFF	; 255
}
    5a2e:	08 95       	ret

00005a30 <nrk_timer_int_read>:

uint16_t nrk_timer_int_read(uint8_t timer )
{
if(timer==NRK_APP_TIMER_0)
    5a30:	81 11       	cpse	r24, r1
    5a32:	05 c0       	rjmp	.+10     	; 0x5a3e <nrk_timer_int_read+0xe>
	{
	return TCNT3;
    5a34:	80 91 94 00 	lds	r24, 0x0094
    5a38:	90 91 95 00 	lds	r25, 0x0095
    5a3c:	08 95       	ret
	}
return 0;
    5a3e:	80 e0       	ldi	r24, 0x00	; 0
    5a40:	90 e0       	ldi	r25, 0x00	; 0

}
    5a42:	08 95       	ret

00005a44 <nrk_timer_int_start>:

int8_t  nrk_timer_int_start(uint8_t timer)
{
if(timer==NRK_APP_TIMER_0)
    5a44:	81 11       	cpse	r24, r1
    5a46:	05 c0       	rjmp	.+10     	; 0x5a52 <nrk_timer_int_start+0xe>
	{
		TIMSK3 = BM(OCIE3A);
    5a48:	82 e0       	ldi	r24, 0x02	; 2
    5a4a:	80 93 71 00 	sts	0x0071, r24
	return NRK_OK;
    5a4e:	81 e0       	ldi	r24, 0x01	; 1
    5a50:	08 95       	ret
	}
return NRK_ERROR;
    5a52:	8f ef       	ldi	r24, 0xFF	; 255
}
    5a54:	08 95       	ret

00005a56 <nrk_timer_int_configure>:

int8_t  nrk_timer_int_configure(uint8_t timer, uint16_t prescaler, uint16_t compare_value, void *callback_func)
{
if(timer==NRK_APP_TIMER_0)
    5a56:	81 11       	cpse	r24, r1
    5a58:	35 c0       	rjmp	.+106    	; 0x5ac4 <nrk_timer_int_configure+0x6e>
	{
	if(prescaler>0 && prescaler<6 ) app_timer0_prescale=prescaler;
    5a5a:	cb 01       	movw	r24, r22
    5a5c:	01 97       	sbiw	r24, 0x01	; 1
    5a5e:	05 97       	sbiw	r24, 0x05	; 5
    5a60:	10 f4       	brcc	.+4      	; 0x5a66 <nrk_timer_int_configure+0x10>
    5a62:	60 93 3c 09 	sts	0x093C, r22
	TCCR3A = 0;  
    5a66:	10 92 90 00 	sts	0x0090, r1
	TCCR3B = BM(WGM32);  // Automatic restart on compare, count up
    5a6a:	88 e0       	ldi	r24, 0x08	; 8
    5a6c:	80 93 91 00 	sts	0x0091, r24
        OCR3AH = (compare_value >> 8) & 0xFF;	
    5a70:	50 93 99 00 	sts	0x0099, r21
  	OCR3AL = (compare_value & 0xFF );
    5a74:	40 93 98 00 	sts	0x0098, r20
	app_timer0_callback=callback_func;
    5a78:	30 93 29 06 	sts	0x0629, r19
    5a7c:	20 93 28 06 	sts	0x0628, r18
	if(app_timer0_prescale==1) TCCR3B |= BM(CS30);  
    5a80:	80 91 3c 09 	lds	r24, 0x093C
    5a84:	81 30       	cpi	r24, 0x01	; 1
    5a86:	21 f4       	brne	.+8      	; 0x5a90 <nrk_timer_int_configure+0x3a>
    5a88:	80 91 91 00 	lds	r24, 0x0091
    5a8c:	81 60       	ori	r24, 0x01	; 1
    5a8e:	11 c0       	rjmp	.+34     	; 0x5ab2 <nrk_timer_int_configure+0x5c>
	// Divide by 1
	else if(app_timer0_prescale==2) TCCR3B |= BM(CS31); 
    5a90:	82 30       	cpi	r24, 0x02	; 2
    5a92:	21 f4       	brne	.+8      	; 0x5a9c <nrk_timer_int_configure+0x46>
    5a94:	80 91 91 00 	lds	r24, 0x0091
    5a98:	82 60       	ori	r24, 0x02	; 2
    5a9a:	0b c0       	rjmp	.+22     	; 0x5ab2 <nrk_timer_int_configure+0x5c>
	// Divide by 8
	else if(app_timer0_prescale==3) TCCR3B |= BM(CS31) | BM(CS30);  
    5a9c:	83 30       	cpi	r24, 0x03	; 3
    5a9e:	21 f4       	brne	.+8      	; 0x5aa8 <nrk_timer_int_configure+0x52>
    5aa0:	80 91 91 00 	lds	r24, 0x0091
    5aa4:	83 60       	ori	r24, 0x03	; 3
    5aa6:	05 c0       	rjmp	.+10     	; 0x5ab2 <nrk_timer_int_configure+0x5c>
	// Divide by 64
	else if(app_timer0_prescale==4) TCCR3B |= BM(CS32) ;  
    5aa8:	84 30       	cpi	r24, 0x04	; 4
    5aaa:	31 f4       	brne	.+12     	; 0x5ab8 <nrk_timer_int_configure+0x62>
    5aac:	80 91 91 00 	lds	r24, 0x0091
    5ab0:	84 60       	ori	r24, 0x04	; 4
    5ab2:	80 93 91 00 	sts	0x0091, r24
    5ab6:	08 c0       	rjmp	.+16     	; 0x5ac8 <nrk_timer_int_configure+0x72>
	// Divide by 256 
	else if(app_timer0_prescale==5) TCCR3B |= BM(CS32) | BM(CS30);  
    5ab8:	85 30       	cpi	r24, 0x05	; 5
    5aba:	31 f4       	brne	.+12     	; 0x5ac8 <nrk_timer_int_configure+0x72>
    5abc:	80 91 91 00 	lds	r24, 0x0091
    5ac0:	85 60       	ori	r24, 0x05	; 5
    5ac2:	f7 cf       	rjmp	.-18     	; 0x5ab2 <nrk_timer_int_configure+0x5c>
	// Divide by 1024
	return NRK_OK;
	}

return NRK_ERROR;
    5ac4:	8f ef       	ldi	r24, 0xFF	; 255
    5ac6:	08 95       	ret
	// Divide by 64
	else if(app_timer0_prescale==4) TCCR3B |= BM(CS32) ;  
	// Divide by 256 
	else if(app_timer0_prescale==5) TCCR3B |= BM(CS32) | BM(CS30);  
	// Divide by 1024
	return NRK_OK;
    5ac8:	81 e0       	ldi	r24, 0x01	; 1
	}

return NRK_ERROR;
}
    5aca:	08 95       	ret

00005acc <_nrk_os_timer_get>:


inline uint8_t _nrk_os_timer_get()
{
  return (volatile uint8_t)TCNT2;
    5acc:	80 91 b2 00 	lds	r24, 0x00B2
}
    5ad0:	08 95       	ret

00005ad2 <__vector_default>:

//--------------------------------------------------------------------------------------
//  Default ISR 
//--------------------------------------------------------------------------------------
SIGNAL(__vector_default) {
    5ad2:	1f 92       	push	r1
    5ad4:	0f 92       	push	r0
    5ad6:	0f b6       	in	r0, 0x3f	; 63
    5ad8:	0f 92       	push	r0
    5ada:	11 24       	eor	r1, r1
	nrk_kernel_error_add(NRK_SEG_FAULT,0);
    5adc:	60 e0       	ldi	r22, 0x00	; 0
    5ade:	8a e0       	ldi	r24, 0x0A	; 10
    5ae0:	0e 94 fe 1c 	call	0x39fc	; 0x39fc <nrk_kernel_error_add>
	while(1);
    5ae4:	ff cf       	rjmp	.-2      	; 0x5ae4 <__vector_default+0x12>

00005ae6 <__vector_13>:

// This is the SUSPEND for the OS timer Tick
void TIMER2_COMPA_vect( void ) __attribute__ ( ( signal,naked ));
void TIMER2_COMPA_vect(void) {

asm volatile (
    5ae6:	0f 92       	push	r0
    5ae8:	0f b6       	in	r0, 0x3f	; 63
    5aea:	0f 92       	push	r0
    5aec:	1f 92       	push	r1
    5aee:	2f 92       	push	r2
    5af0:	3f 92       	push	r3
    5af2:	4f 92       	push	r4
    5af4:	5f 92       	push	r5
    5af6:	6f 92       	push	r6
    5af8:	7f 92       	push	r7
    5afa:	8f 92       	push	r8
    5afc:	9f 92       	push	r9
    5afe:	af 92       	push	r10
    5b00:	bf 92       	push	r11
    5b02:	cf 92       	push	r12
    5b04:	df 92       	push	r13
    5b06:	ef 92       	push	r14
    5b08:	ff 92       	push	r15
    5b0a:	0f 93       	push	r16
    5b0c:	1f 93       	push	r17
    5b0e:	2f 93       	push	r18
    5b10:	3f 93       	push	r19
    5b12:	4f 93       	push	r20
    5b14:	5f 93       	push	r21
    5b16:	6f 93       	push	r22
    5b18:	7f 93       	push	r23
    5b1a:	8f 93       	push	r24
    5b1c:	9f 93       	push	r25
    5b1e:	af 93       	push	r26
    5b20:	bf 93       	push	r27
    5b22:	cf 93       	push	r28
    5b24:	df 93       	push	r29
    5b26:	ef 93       	push	r30
    5b28:	ff 93       	push	r31
    5b2a:	a0 91 98 0b 	lds	r26, 0x0B98
    5b2e:	b0 91 99 0b 	lds	r27, 0x0B99
    5b32:	0d b6       	in	r0, 0x3d	; 61
    5b34:	0d 92       	st	X+, r0
    5b36:	0e b6       	in	r0, 0x3e	; 62
    5b38:	0d 92       	st	X+, r0
    5b3a:	1f 92       	push	r1
    5b3c:	a0 91 a7 08 	lds	r26, 0x08A7
    5b40:	b0 91 a8 08 	lds	r27, 0x08A8
    5b44:	1e 90       	ld	r1, -X
    5b46:	be bf       	out	0x3e, r27	; 62
    5b48:	ad bf       	out	0x3d, r26	; 61
    5b4a:	08 95       	ret

00005b4c <__vector_32>:
);

}


SIGNAL(TIMER3_COMPA_vect) {
    5b4c:	1f 92       	push	r1
    5b4e:	0f 92       	push	r0
    5b50:	0f b6       	in	r0, 0x3f	; 63
    5b52:	0f 92       	push	r0
    5b54:	11 24       	eor	r1, r1
    5b56:	0b b6       	in	r0, 0x3b	; 59
    5b58:	0f 92       	push	r0
    5b5a:	2f 93       	push	r18
    5b5c:	3f 93       	push	r19
    5b5e:	4f 93       	push	r20
    5b60:	5f 93       	push	r21
    5b62:	6f 93       	push	r22
    5b64:	7f 93       	push	r23
    5b66:	8f 93       	push	r24
    5b68:	9f 93       	push	r25
    5b6a:	af 93       	push	r26
    5b6c:	bf 93       	push	r27
    5b6e:	ef 93       	push	r30
    5b70:	ff 93       	push	r31
	if(app_timer0_callback!=NULL) app_timer0_callback();
    5b72:	e0 91 28 06 	lds	r30, 0x0628
    5b76:	f0 91 29 06 	lds	r31, 0x0629
    5b7a:	30 97       	sbiw	r30, 0x00	; 0
    5b7c:	11 f0       	breq	.+4      	; 0x5b82 <__vector_32+0x36>
    5b7e:	09 95       	icall
    5b80:	04 c0       	rjmp	.+8      	; 0x5b8a <__vector_32+0x3e>
	else
	nrk_kernel_error_add(NRK_SEG_FAULT,0);
    5b82:	60 e0       	ldi	r22, 0x00	; 0
    5b84:	8a e0       	ldi	r24, 0x0A	; 10
    5b86:	0e 94 fe 1c 	call	0x39fc	; 0x39fc <nrk_kernel_error_add>
	return;  	
}
    5b8a:	ff 91       	pop	r31
    5b8c:	ef 91       	pop	r30
    5b8e:	bf 91       	pop	r27
    5b90:	af 91       	pop	r26
    5b92:	9f 91       	pop	r25
    5b94:	8f 91       	pop	r24
    5b96:	7f 91       	pop	r23
    5b98:	6f 91       	pop	r22
    5b9a:	5f 91       	pop	r21
    5b9c:	4f 91       	pop	r20
    5b9e:	3f 91       	pop	r19
    5ba0:	2f 91       	pop	r18
    5ba2:	0f 90       	pop	r0
    5ba4:	0b be       	out	0x3b, r0	; 59
    5ba6:	0f 90       	pop	r0
    5ba8:	0f be       	out	0x3f, r0	; 63
    5baa:	0f 90       	pop	r0
    5bac:	1f 90       	pop	r1
    5bae:	18 95       	reti

00005bb0 <SIG_OUTPUT_COMPARE1A>:

//--------------------------------------------------------------------------------------
//  TIMER 1 COMPARE ISR
//--------------------------------------------------------------------------------------
SIGNAL(SIG_OUTPUT_COMPARE1A) {
    5bb0:	1f 92       	push	r1
    5bb2:	0f 92       	push	r0
    5bb4:	0f b6       	in	r0, 0x3f	; 63
    5bb6:	0f 92       	push	r0
    5bb8:	11 24       	eor	r1, r1

	return;  	
} 
    5bba:	0f 90       	pop	r0
    5bbc:	0f be       	out	0x3f, r0	; 63
    5bbe:	0f 90       	pop	r0
    5bc0:	1f 90       	pop	r1
    5bc2:	18 95       	reti

00005bc4 <_nrk_startup_error>:
// Use the timer settings that are normally 0 on reset to detect
// if the OS has reboot by accident


// Check Watchdog timer
if( (MCUSR & (1<<WDRF)) != 0 )
    5bc4:	04 b6       	in	r0, 0x34	; 52
    5bc6:	03 fe       	sbrs	r0, 3
    5bc8:	02 c0       	rjmp	.+4      	; 0x5bce <_nrk_startup_error+0xa>
	{
	// don't clear wdt
	error|=0x10;
    5bca:	80 e1       	ldi	r24, 0x10	; 16
    5bcc:	01 c0       	rjmp	.+2      	; 0x5bd0 <_nrk_startup_error+0xc>
#include <nrk_error.h>

uint8_t _nrk_startup_error()
{
uint8_t error;
error=0;
    5bce:	80 e0       	ldi	r24, 0x00	; 0
	error|=0x10;
	}


// Check Brown Out 
if( (MCUSR & (1<<BORF)) != 0 )
    5bd0:	04 b6       	in	r0, 0x34	; 52
    5bd2:	02 fe       	sbrs	r0, 2
    5bd4:	06 c0       	rjmp	.+12     	; 0x5be2 <_nrk_startup_error+0x1e>
	{
	MCUSR &= ~(1<<BORF);	
    5bd6:	94 b7       	in	r25, 0x34	; 52
    5bd8:	9b 7f       	andi	r25, 0xFB	; 251
    5bda:	94 bf       	out	0x34, r25	; 52
	// Only add brownout if it isn't the first bootup
	if( (MCUSR & (1<<PORF)) == 0 )
    5bdc:	04 b6       	in	r0, 0x34	; 52
    5bde:	00 fe       	sbrs	r0, 0
		error|=0x04;
    5be0:	84 60       	ori	r24, 0x04	; 4
	}

// Check External Reset 
if( (MCUSR & (1<<EXTRF)) != 0 )
    5be2:	04 b6       	in	r0, 0x34	; 52
    5be4:	01 fe       	sbrs	r0, 1
    5be6:	05 c0       	rjmp	.+10     	; 0x5bf2 <_nrk_startup_error+0x2e>
	{
	MCUSR &= ~(1<<EXTRF);	
    5be8:	94 b7       	in	r25, 0x34	; 52
    5bea:	9d 7f       	andi	r25, 0xFD	; 253
    5bec:	94 bf       	out	0x34, r25	; 52
	error|=0x02;
    5bee:	82 60       	ori	r24, 0x02	; 2
    5bf0:	08 95       	ret
	}

// If any of the above errors went off, then the next errors will
// incorrectly be set!  So make sure to bail early!
if(error!=0) return error;
    5bf2:	81 11       	cpse	r24, r1
    5bf4:	0c c0       	rjmp	.+24     	; 0x5c0e <_nrk_startup_error+0x4a>


// Check if normal power up state is set and then clear it
if( (MCUSR & (1<<PORF)) != 0 )
    5bf6:	04 b6       	in	r0, 0x34	; 52
    5bf8:	00 fe       	sbrs	r0, 0
    5bfa:	04 c0       	rjmp	.+8      	; 0x5c04 <_nrk_startup_error+0x40>
	{
	MCUSR &= ~(1<<PORF);
    5bfc:	94 b7       	in	r25, 0x34	; 52
    5bfe:	9e 7f       	andi	r25, 0xFE	; 254
    5c00:	94 bf       	out	0x34, r25	; 52
    5c02:	01 c0       	rjmp	.+2      	; 0x5c06 <_nrk_startup_error+0x42>
	}
	else {
	error|=0x01;
    5c04:	81 e0       	ldi	r24, 0x01	; 1
	}

// check uart state 
if((volatile uint8_t)TCCR2A!=0) error|=0x01;
    5c06:	90 91 b0 00 	lds	r25, 0x00B0
    5c0a:	91 11       	cpse	r25, r1
    5c0c:	81 e0       	ldi	r24, 0x01	; 1

return error;
}
    5c0e:	08 95       	ret

00005c10 <nrk_ext_int_enable>:
#include <nrk_cfg.h>


int8_t  nrk_ext_int_enable(uint8_t pin )
{
if(pin==NRK_EXT_INT_0) { EIMSK |= BM(INT0); return NRK_OK; }
    5c10:	81 11       	cpse	r24, r1
    5c12:	02 c0       	rjmp	.+4      	; 0x5c18 <nrk_ext_int_enable+0x8>
    5c14:	e8 9a       	sbi	0x1d, 0	; 29
    5c16:	39 c0       	rjmp	.+114    	; 0x5c8a <nrk_ext_int_enable+0x7a>
if(pin==NRK_EXT_INT_1) { EIMSK |= BM(INT1); return NRK_OK; }
    5c18:	81 30       	cpi	r24, 0x01	; 1
    5c1a:	11 f4       	brne	.+4      	; 0x5c20 <nrk_ext_int_enable+0x10>
    5c1c:	e9 9a       	sbi	0x1d, 1	; 29
    5c1e:	08 95       	ret
if(pin==NRK_EXT_INT_2) { EIMSK |= BM(INT2); return NRK_OK; }
    5c20:	82 30       	cpi	r24, 0x02	; 2
    5c22:	11 f4       	brne	.+4      	; 0x5c28 <nrk_ext_int_enable+0x18>
    5c24:	ea 9a       	sbi	0x1d, 2	; 29
    5c26:	31 c0       	rjmp	.+98     	; 0x5c8a <nrk_ext_int_enable+0x7a>
if(pin==NRK_PC_INT_0 ) { PCMSK0 |= BM(PCINT0); return NRK_OK; }
    5c28:	83 30       	cpi	r24, 0x03	; 3
    5c2a:	21 f4       	brne	.+8      	; 0x5c34 <nrk_ext_int_enable+0x24>
    5c2c:	80 91 6b 00 	lds	r24, 0x006B
    5c30:	81 60       	ori	r24, 0x01	; 1
    5c32:	29 c0       	rjmp	.+82     	; 0x5c86 <nrk_ext_int_enable+0x76>
if(pin==NRK_PC_INT_1 ) { PCMSK0 |= BM(PCINT1); return NRK_OK; }
    5c34:	84 30       	cpi	r24, 0x04	; 4
    5c36:	21 f4       	brne	.+8      	; 0x5c40 <nrk_ext_int_enable+0x30>
    5c38:	80 91 6b 00 	lds	r24, 0x006B
    5c3c:	82 60       	ori	r24, 0x02	; 2
    5c3e:	23 c0       	rjmp	.+70     	; 0x5c86 <nrk_ext_int_enable+0x76>
if(pin==NRK_PC_INT_2 ) { PCMSK0 |= BM(PCINT2); return NRK_OK; }
    5c40:	85 30       	cpi	r24, 0x05	; 5
    5c42:	21 f4       	brne	.+8      	; 0x5c4c <nrk_ext_int_enable+0x3c>
    5c44:	80 91 6b 00 	lds	r24, 0x006B
    5c48:	84 60       	ori	r24, 0x04	; 4
    5c4a:	1d c0       	rjmp	.+58     	; 0x5c86 <nrk_ext_int_enable+0x76>
if(pin==NRK_PC_INT_3 ) { PCMSK0 |= BM(PCINT3); return NRK_OK; }
    5c4c:	86 30       	cpi	r24, 0x06	; 6
    5c4e:	21 f4       	brne	.+8      	; 0x5c58 <nrk_ext_int_enable+0x48>
    5c50:	80 91 6b 00 	lds	r24, 0x006B
    5c54:	88 60       	ori	r24, 0x08	; 8
    5c56:	17 c0       	rjmp	.+46     	; 0x5c86 <nrk_ext_int_enable+0x76>
if(pin==NRK_PC_INT_4 ) { PCMSK0 |= BM(PCINT4); return NRK_OK; }
    5c58:	87 30       	cpi	r24, 0x07	; 7
    5c5a:	21 f4       	brne	.+8      	; 0x5c64 <nrk_ext_int_enable+0x54>
    5c5c:	80 91 6b 00 	lds	r24, 0x006B
    5c60:	80 61       	ori	r24, 0x10	; 16
    5c62:	11 c0       	rjmp	.+34     	; 0x5c86 <nrk_ext_int_enable+0x76>
if(pin==NRK_PC_INT_5 ) { PCMSK0 |= BM(PCINT5); return NRK_OK; }
    5c64:	88 30       	cpi	r24, 0x08	; 8
    5c66:	21 f4       	brne	.+8      	; 0x5c70 <nrk_ext_int_enable+0x60>
    5c68:	80 91 6b 00 	lds	r24, 0x006B
    5c6c:	80 62       	ori	r24, 0x20	; 32
    5c6e:	0b c0       	rjmp	.+22     	; 0x5c86 <nrk_ext_int_enable+0x76>
if(pin==NRK_PC_INT_6 ) { PCMSK0 |= BM(PCINT6); return NRK_OK; }
    5c70:	89 30       	cpi	r24, 0x09	; 9
    5c72:	21 f4       	brne	.+8      	; 0x5c7c <nrk_ext_int_enable+0x6c>
    5c74:	80 91 6b 00 	lds	r24, 0x006B
    5c78:	80 64       	ori	r24, 0x40	; 64
    5c7a:	05 c0       	rjmp	.+10     	; 0x5c86 <nrk_ext_int_enable+0x76>
if(pin==NRK_PC_INT_7 ) { PCMSK0 |= BM(PCINT7); return NRK_OK; }
    5c7c:	8a 30       	cpi	r24, 0x0A	; 10
    5c7e:	39 f4       	brne	.+14     	; 0x5c8e <nrk_ext_int_enable+0x7e>
    5c80:	80 91 6b 00 	lds	r24, 0x006B
    5c84:	80 68       	ori	r24, 0x80	; 128
    5c86:	80 93 6b 00 	sts	0x006B, r24
    5c8a:	81 e0       	ldi	r24, 0x01	; 1
    5c8c:	08 95       	ret
return NRK_ERROR;
    5c8e:	8f ef       	ldi	r24, 0xFF	; 255
}
    5c90:	08 95       	ret

00005c92 <nrk_ext_int_disable>:

int8_t  nrk_ext_int_disable(uint8_t pin )
{
if(pin==NRK_EXT_INT_0) { EIMSK &= ~BM(INT0); return NRK_OK; }
    5c92:	81 11       	cpse	r24, r1
    5c94:	02 c0       	rjmp	.+4      	; 0x5c9a <nrk_ext_int_disable+0x8>
    5c96:	e8 98       	cbi	0x1d, 0	; 29
    5c98:	39 c0       	rjmp	.+114    	; 0x5d0c <nrk_ext_int_disable+0x7a>
if(pin==NRK_EXT_INT_1) { EIMSK &= ~BM(INT1); return NRK_OK; }
    5c9a:	81 30       	cpi	r24, 0x01	; 1
    5c9c:	11 f4       	brne	.+4      	; 0x5ca2 <nrk_ext_int_disable+0x10>
    5c9e:	e9 98       	cbi	0x1d, 1	; 29
    5ca0:	08 95       	ret
if(pin==NRK_EXT_INT_2) { EIMSK &= ~BM(INT1); return NRK_OK; }
    5ca2:	82 30       	cpi	r24, 0x02	; 2
    5ca4:	11 f4       	brne	.+4      	; 0x5caa <nrk_ext_int_disable+0x18>
    5ca6:	e9 98       	cbi	0x1d, 1	; 29
    5ca8:	31 c0       	rjmp	.+98     	; 0x5d0c <nrk_ext_int_disable+0x7a>
if(pin==NRK_PC_INT_0 ) { PCMSK0 &= ~BM(PCINT0); return NRK_OK; }
    5caa:	83 30       	cpi	r24, 0x03	; 3
    5cac:	21 f4       	brne	.+8      	; 0x5cb6 <nrk_ext_int_disable+0x24>
    5cae:	80 91 6b 00 	lds	r24, 0x006B
    5cb2:	8e 7f       	andi	r24, 0xFE	; 254
    5cb4:	29 c0       	rjmp	.+82     	; 0x5d08 <nrk_ext_int_disable+0x76>
if(pin==NRK_PC_INT_1 ) { PCMSK0 &= ~BM(PCINT1); return NRK_OK; }
    5cb6:	84 30       	cpi	r24, 0x04	; 4
    5cb8:	21 f4       	brne	.+8      	; 0x5cc2 <nrk_ext_int_disable+0x30>
    5cba:	80 91 6b 00 	lds	r24, 0x006B
    5cbe:	8d 7f       	andi	r24, 0xFD	; 253
    5cc0:	23 c0       	rjmp	.+70     	; 0x5d08 <nrk_ext_int_disable+0x76>
if(pin==NRK_PC_INT_2 ) { PCMSK0 &= ~BM(PCINT2); return NRK_OK; }
    5cc2:	85 30       	cpi	r24, 0x05	; 5
    5cc4:	21 f4       	brne	.+8      	; 0x5cce <nrk_ext_int_disable+0x3c>
    5cc6:	80 91 6b 00 	lds	r24, 0x006B
    5cca:	8b 7f       	andi	r24, 0xFB	; 251
    5ccc:	1d c0       	rjmp	.+58     	; 0x5d08 <nrk_ext_int_disable+0x76>
if(pin==NRK_PC_INT_3 ) { PCMSK0 &= ~BM(PCINT3); return NRK_OK; }
    5cce:	86 30       	cpi	r24, 0x06	; 6
    5cd0:	21 f4       	brne	.+8      	; 0x5cda <nrk_ext_int_disable+0x48>
    5cd2:	80 91 6b 00 	lds	r24, 0x006B
    5cd6:	87 7f       	andi	r24, 0xF7	; 247
    5cd8:	17 c0       	rjmp	.+46     	; 0x5d08 <nrk_ext_int_disable+0x76>
if(pin==NRK_PC_INT_4 ) { PCMSK0 &= ~BM(PCINT4); return NRK_OK; }
    5cda:	87 30       	cpi	r24, 0x07	; 7
    5cdc:	21 f4       	brne	.+8      	; 0x5ce6 <nrk_ext_int_disable+0x54>
    5cde:	80 91 6b 00 	lds	r24, 0x006B
    5ce2:	8f 7e       	andi	r24, 0xEF	; 239
    5ce4:	11 c0       	rjmp	.+34     	; 0x5d08 <nrk_ext_int_disable+0x76>
if(pin==NRK_PC_INT_5 ) { PCMSK0 &= ~BM(PCINT5); return NRK_OK; }
    5ce6:	88 30       	cpi	r24, 0x08	; 8
    5ce8:	21 f4       	brne	.+8      	; 0x5cf2 <nrk_ext_int_disable+0x60>
    5cea:	80 91 6b 00 	lds	r24, 0x006B
    5cee:	8f 7d       	andi	r24, 0xDF	; 223
    5cf0:	0b c0       	rjmp	.+22     	; 0x5d08 <nrk_ext_int_disable+0x76>
if(pin==NRK_PC_INT_6 ) { PCMSK0 &= ~BM(PCINT6); return NRK_OK; }
    5cf2:	89 30       	cpi	r24, 0x09	; 9
    5cf4:	21 f4       	brne	.+8      	; 0x5cfe <nrk_ext_int_disable+0x6c>
    5cf6:	80 91 6b 00 	lds	r24, 0x006B
    5cfa:	8f 7b       	andi	r24, 0xBF	; 191
    5cfc:	05 c0       	rjmp	.+10     	; 0x5d08 <nrk_ext_int_disable+0x76>
if(pin==NRK_PC_INT_7 ) { PCMSK0 &= ~BM(PCINT7); return NRK_OK; }
    5cfe:	8a 30       	cpi	r24, 0x0A	; 10
    5d00:	39 f4       	brne	.+14     	; 0x5d10 <nrk_ext_int_disable+0x7e>
    5d02:	80 91 6b 00 	lds	r24, 0x006B
    5d06:	8f 77       	andi	r24, 0x7F	; 127
    5d08:	80 93 6b 00 	sts	0x006B, r24
    5d0c:	81 e0       	ldi	r24, 0x01	; 1
    5d0e:	08 95       	ret
return NRK_ERROR;
    5d10:	8f ef       	ldi	r24, 0xFF	; 255
}
    5d12:	08 95       	ret

00005d14 <nrk_ext_int_configure>:



int8_t  nrk_ext_int_configure(uint8_t pin, uint8_t mode, void *callback_func)
{
if(pin==NRK_EXT_INT_0)
    5d14:	81 11       	cpse	r24, r1
    5d16:	26 c0       	rjmp	.+76     	; 0x5d64 <nrk_ext_int_configure+0x50>
	{
	ext_int0_callback=callback_func;
    5d18:	50 93 f6 0b 	sts	0x0BF6, r21
    5d1c:	40 93 f5 0b 	sts	0x0BF5, r20
	if(mode==NRK_LOW_TRIGGER) EICRA &= ~(BM(ISC01) | BM(ISC00));
    5d20:	61 11       	cpse	r22, r1
    5d22:	04 c0       	rjmp	.+8      	; 0x5d2c <nrk_ext_int_configure+0x18>
    5d24:	80 91 69 00 	lds	r24, 0x0069
    5d28:	8c 7f       	andi	r24, 0xFC	; 252
    5d2a:	3d c0       	rjmp	.+122    	; 0x5da6 <nrk_ext_int_configure+0x92>
	if(mode==NRK_LEVEL_TRIGGER) 
    5d2c:	61 30       	cpi	r22, 0x01	; 1
    5d2e:	49 f4       	brne	.+18     	; 0x5d42 <nrk_ext_int_configure+0x2e>
		{ EICRA &= (~BM(ISC01)); EICRA |= BM(ISC00); }
    5d30:	80 91 69 00 	lds	r24, 0x0069
    5d34:	8d 7f       	andi	r24, 0xFD	; 253
    5d36:	80 93 69 00 	sts	0x0069, r24
    5d3a:	80 91 69 00 	lds	r24, 0x0069
    5d3e:	81 60       	ori	r24, 0x01	; 1
    5d40:	32 c0       	rjmp	.+100    	; 0x5da6 <nrk_ext_int_configure+0x92>
	if(mode==NRK_FALLING_EDGE) 
    5d42:	62 30       	cpi	r22, 0x02	; 2
    5d44:	49 f4       	brne	.+18     	; 0x5d58 <nrk_ext_int_configure+0x44>
		{ EICRA |= BM(ISC01); EICRA &= (~BM(ISC00)); }
    5d46:	80 91 69 00 	lds	r24, 0x0069
    5d4a:	82 60       	ori	r24, 0x02	; 2
    5d4c:	80 93 69 00 	sts	0x0069, r24
    5d50:	80 91 69 00 	lds	r24, 0x0069
    5d54:	8e 7f       	andi	r24, 0xFE	; 254
    5d56:	27 c0       	rjmp	.+78     	; 0x5da6 <nrk_ext_int_configure+0x92>
	if(mode==NRK_RISING_EDGE) EICRA |= BM(ISC01) | BM(ISC00);
    5d58:	63 30       	cpi	r22, 0x03	; 3
    5d5a:	39 f5       	brne	.+78     	; 0x5daa <nrk_ext_int_configure+0x96>
    5d5c:	80 91 69 00 	lds	r24, 0x0069
    5d60:	83 60       	ori	r24, 0x03	; 3
    5d62:	21 c0       	rjmp	.+66     	; 0x5da6 <nrk_ext_int_configure+0x92>
	return NRK_OK;
	}
if(pin==NRK_EXT_INT_1)
    5d64:	81 30       	cpi	r24, 0x01	; 1
    5d66:	49 f5       	brne	.+82     	; 0x5dba <nrk_ext_int_configure+0xa6>
	{
	ext_int1_callback=callback_func;
    5d68:	50 93 f4 0b 	sts	0x0BF4, r21
    5d6c:	40 93 f3 0b 	sts	0x0BF3, r20
	if(mode==NRK_LOW_TRIGGER) EICRA &= ~(BM(ISC11) | BM(ISC10));
    5d70:	61 11       	cpse	r22, r1
    5d72:	04 c0       	rjmp	.+8      	; 0x5d7c <nrk_ext_int_configure+0x68>
    5d74:	80 91 69 00 	lds	r24, 0x0069
    5d78:	83 7f       	andi	r24, 0xF3	; 243
    5d7a:	15 c0       	rjmp	.+42     	; 0x5da6 <nrk_ext_int_configure+0x92>
	if(mode==NRK_LEVEL_TRIGGER) 
    5d7c:	61 30       	cpi	r22, 0x01	; 1
    5d7e:	49 f4       	brne	.+18     	; 0x5d92 <nrk_ext_int_configure+0x7e>
		{ EICRA &= (~BM(ISC11)); EICRA |= BM(ISC10); }
    5d80:	80 91 69 00 	lds	r24, 0x0069
    5d84:	87 7f       	andi	r24, 0xF7	; 247
    5d86:	80 93 69 00 	sts	0x0069, r24
    5d8a:	80 91 69 00 	lds	r24, 0x0069
    5d8e:	84 60       	ori	r24, 0x04	; 4
    5d90:	0a c0       	rjmp	.+20     	; 0x5da6 <nrk_ext_int_configure+0x92>
	if(mode==NRK_FALLING_EDGE) 
    5d92:	62 30       	cpi	r22, 0x02	; 2
    5d94:	61 f4       	brne	.+24     	; 0x5dae <nrk_ext_int_configure+0x9a>
		{ EICRA |= BM(ISC11); EICRA &= (~BM(ISC10)); }
    5d96:	80 91 69 00 	lds	r24, 0x0069
    5d9a:	88 60       	ori	r24, 0x08	; 8
    5d9c:	80 93 69 00 	sts	0x0069, r24
    5da0:	80 91 69 00 	lds	r24, 0x0069
    5da4:	8b 7f       	andi	r24, 0xFB	; 251
    5da6:	80 93 69 00 	sts	0x0069, r24
	if(mode==NRK_RISING_EDGE) EICRA |= BM(ISC11) | BM(ISC10);
	return NRK_OK;
    5daa:	81 e0       	ldi	r24, 0x01	; 1
    5dac:	08 95       	ret
	if(mode==NRK_LOW_TRIGGER) EICRA &= ~(BM(ISC11) | BM(ISC10));
	if(mode==NRK_LEVEL_TRIGGER) 
		{ EICRA &= (~BM(ISC11)); EICRA |= BM(ISC10); }
	if(mode==NRK_FALLING_EDGE) 
		{ EICRA |= BM(ISC11); EICRA &= (~BM(ISC10)); }
	if(mode==NRK_RISING_EDGE) EICRA |= BM(ISC11) | BM(ISC10);
    5dae:	63 30       	cpi	r22, 0x03	; 3
    5db0:	e1 f7       	brne	.-8      	; 0x5daa <nrk_ext_int_configure+0x96>
    5db2:	80 91 69 00 	lds	r24, 0x0069
    5db6:	8c 60       	ori	r24, 0x0C	; 12
    5db8:	f6 cf       	rjmp	.-20     	; 0x5da6 <nrk_ext_int_configure+0x92>
	return NRK_OK;
	}
if(pin==NRK_EXT_INT_2)
    5dba:	82 30       	cpi	r24, 0x02	; 2
    5dbc:	31 f5       	brne	.+76     	; 0x5e0a <nrk_ext_int_configure+0xf6>
	{
	ext_int2_callback=callback_func;
    5dbe:	50 93 f8 0b 	sts	0x0BF8, r21
    5dc2:	40 93 f7 0b 	sts	0x0BF7, r20
	if(mode==NRK_LOW_TRIGGER) EICRA &= ~(BM(ISC21) | BM(ISC20));
    5dc6:	61 11       	cpse	r22, r1
    5dc8:	04 c0       	rjmp	.+8      	; 0x5dd2 <nrk_ext_int_configure+0xbe>
    5dca:	80 91 69 00 	lds	r24, 0x0069
    5dce:	8f 7c       	andi	r24, 0xCF	; 207
    5dd0:	ea cf       	rjmp	.-44     	; 0x5da6 <nrk_ext_int_configure+0x92>
	if(mode==NRK_LEVEL_TRIGGER) 
    5dd2:	61 30       	cpi	r22, 0x01	; 1
    5dd4:	49 f4       	brne	.+18     	; 0x5de8 <nrk_ext_int_configure+0xd4>
		{ EICRA &= (~BM(ISC21)); EICRA |= BM(ISC20); }
    5dd6:	80 91 69 00 	lds	r24, 0x0069
    5dda:	8f 7d       	andi	r24, 0xDF	; 223
    5ddc:	80 93 69 00 	sts	0x0069, r24
    5de0:	80 91 69 00 	lds	r24, 0x0069
    5de4:	80 61       	ori	r24, 0x10	; 16
    5de6:	df cf       	rjmp	.-66     	; 0x5da6 <nrk_ext_int_configure+0x92>
	if(mode==NRK_FALLING_EDGE) 
    5de8:	62 30       	cpi	r22, 0x02	; 2
    5dea:	49 f4       	brne	.+18     	; 0x5dfe <nrk_ext_int_configure+0xea>
		{ EICRA |= BM(ISC21); EICRA &= (~BM(ISC20)); }
    5dec:	80 91 69 00 	lds	r24, 0x0069
    5df0:	80 62       	ori	r24, 0x20	; 32
    5df2:	80 93 69 00 	sts	0x0069, r24
    5df6:	80 91 69 00 	lds	r24, 0x0069
    5dfa:	8f 7e       	andi	r24, 0xEF	; 239
    5dfc:	d4 cf       	rjmp	.-88     	; 0x5da6 <nrk_ext_int_configure+0x92>
	if(mode==NRK_RISING_EDGE) EICRA |= BM(ISC21) | BM(ISC20);
    5dfe:	63 30       	cpi	r22, 0x03	; 3
    5e00:	a1 f6       	brne	.-88     	; 0x5daa <nrk_ext_int_configure+0x96>
    5e02:	80 91 69 00 	lds	r24, 0x0069
    5e06:	80 63       	ori	r24, 0x30	; 48
    5e08:	ce cf       	rjmp	.-100    	; 0x5da6 <nrk_ext_int_configure+0x92>
	return NRK_OK;
	}



if(pin==NRK_PC_INT_0 || pin==NRK_PC_INT_1 || pin==NRK_PC_INT_2 || pin==NRK_PC_INT_3 || pin==NRK_PC_INT_4 || pin==NRK_PC_INT_5 || pin==NRK_PC_INT_6 || pin==NRK_PC_INT_7){
    5e0a:	83 50       	subi	r24, 0x03	; 3
    5e0c:	88 30       	cpi	r24, 0x08	; 8
    5e0e:	50 f4       	brcc	.+20     	; 0x5e24 <nrk_ext_int_configure+0x110>
	PCICR |= BM(PCIE0);	
    5e10:	80 91 68 00 	lds	r24, 0x0068
    5e14:	81 60       	ori	r24, 0x01	; 1
    5e16:	80 93 68 00 	sts	0x0068, r24
	pc_int0_callback=callback_func;
    5e1a:	50 93 fa 0b 	sts	0x0BFA, r21
    5e1e:	40 93 f9 0b 	sts	0x0BF9, r20
    5e22:	c3 cf       	rjmp	.-122    	; 0x5daa <nrk_ext_int_configure+0x96>
	return NRK_OK;
	}
return NRK_ERROR;
    5e24:	8f ef       	ldi	r24, 0xFF	; 255
}
    5e26:	08 95       	ret

00005e28 <__vector_9>:

#ifndef NRK_DISABLE_EXT_INT
SIGNAL(PCINT0_vect) {
    5e28:	1f 92       	push	r1
    5e2a:	0f 92       	push	r0
    5e2c:	0f b6       	in	r0, 0x3f	; 63
    5e2e:	0f 92       	push	r0
    5e30:	11 24       	eor	r1, r1
    5e32:	0b b6       	in	r0, 0x3b	; 59
    5e34:	0f 92       	push	r0
    5e36:	2f 93       	push	r18
    5e38:	3f 93       	push	r19
    5e3a:	4f 93       	push	r20
    5e3c:	5f 93       	push	r21
    5e3e:	6f 93       	push	r22
    5e40:	7f 93       	push	r23
    5e42:	8f 93       	push	r24
    5e44:	9f 93       	push	r25
    5e46:	af 93       	push	r26
    5e48:	bf 93       	push	r27
    5e4a:	ef 93       	push	r30
    5e4c:	ff 93       	push	r31
	if(pc_int0_callback!=NULL) pc_int0_callback();
    5e4e:	e0 91 f9 0b 	lds	r30, 0x0BF9
    5e52:	f0 91 fa 0b 	lds	r31, 0x0BFA
    5e56:	30 97       	sbiw	r30, 0x00	; 0
    5e58:	11 f0       	breq	.+4      	; 0x5e5e <__vector_9+0x36>
    5e5a:	09 95       	icall
    5e5c:	04 c0       	rjmp	.+8      	; 0x5e66 <__vector_9+0x3e>
	else
	nrk_kernel_error_add(NRK_SEG_FAULT,0);
    5e5e:	60 e0       	ldi	r22, 0x00	; 0
    5e60:	8a e0       	ldi	r24, 0x0A	; 10
    5e62:	0e 94 fe 1c 	call	0x39fc	; 0x39fc <nrk_kernel_error_add>
	return;  	
}
    5e66:	ff 91       	pop	r31
    5e68:	ef 91       	pop	r30
    5e6a:	bf 91       	pop	r27
    5e6c:	af 91       	pop	r26
    5e6e:	9f 91       	pop	r25
    5e70:	8f 91       	pop	r24
    5e72:	7f 91       	pop	r23
    5e74:	6f 91       	pop	r22
    5e76:	5f 91       	pop	r21
    5e78:	4f 91       	pop	r20
    5e7a:	3f 91       	pop	r19
    5e7c:	2f 91       	pop	r18
    5e7e:	0f 90       	pop	r0
    5e80:	0b be       	out	0x3b, r0	; 59
    5e82:	0f 90       	pop	r0
    5e84:	0f be       	out	0x3f, r0	; 63
    5e86:	0f 90       	pop	r0
    5e88:	1f 90       	pop	r1
    5e8a:	18 95       	reti

00005e8c <__vector_1>:


SIGNAL(INT0_vect) {
    5e8c:	1f 92       	push	r1
    5e8e:	0f 92       	push	r0
    5e90:	0f b6       	in	r0, 0x3f	; 63
    5e92:	0f 92       	push	r0
    5e94:	11 24       	eor	r1, r1
    5e96:	0b b6       	in	r0, 0x3b	; 59
    5e98:	0f 92       	push	r0
    5e9a:	2f 93       	push	r18
    5e9c:	3f 93       	push	r19
    5e9e:	4f 93       	push	r20
    5ea0:	5f 93       	push	r21
    5ea2:	6f 93       	push	r22
    5ea4:	7f 93       	push	r23
    5ea6:	8f 93       	push	r24
    5ea8:	9f 93       	push	r25
    5eaa:	af 93       	push	r26
    5eac:	bf 93       	push	r27
    5eae:	ef 93       	push	r30
    5eb0:	ff 93       	push	r31
	if(ext_int0_callback!=NULL) ext_int0_callback();
    5eb2:	e0 91 f5 0b 	lds	r30, 0x0BF5
    5eb6:	f0 91 f6 0b 	lds	r31, 0x0BF6
    5eba:	30 97       	sbiw	r30, 0x00	; 0
    5ebc:	11 f0       	breq	.+4      	; 0x5ec2 <__vector_1+0x36>
    5ebe:	09 95       	icall
    5ec0:	04 c0       	rjmp	.+8      	; 0x5eca <__vector_1+0x3e>
	else
	nrk_kernel_error_add(NRK_SEG_FAULT,0);
    5ec2:	60 e0       	ldi	r22, 0x00	; 0
    5ec4:	8a e0       	ldi	r24, 0x0A	; 10
    5ec6:	0e 94 fe 1c 	call	0x39fc	; 0x39fc <nrk_kernel_error_add>
	return;  	
}
    5eca:	ff 91       	pop	r31
    5ecc:	ef 91       	pop	r30
    5ece:	bf 91       	pop	r27
    5ed0:	af 91       	pop	r26
    5ed2:	9f 91       	pop	r25
    5ed4:	8f 91       	pop	r24
    5ed6:	7f 91       	pop	r23
    5ed8:	6f 91       	pop	r22
    5eda:	5f 91       	pop	r21
    5edc:	4f 91       	pop	r20
    5ede:	3f 91       	pop	r19
    5ee0:	2f 91       	pop	r18
    5ee2:	0f 90       	pop	r0
    5ee4:	0b be       	out	0x3b, r0	; 59
    5ee6:	0f 90       	pop	r0
    5ee8:	0f be       	out	0x3f, r0	; 63
    5eea:	0f 90       	pop	r0
    5eec:	1f 90       	pop	r1
    5eee:	18 95       	reti

00005ef0 <__vector_2>:

SIGNAL(INT1_vect) {
    5ef0:	1f 92       	push	r1
    5ef2:	0f 92       	push	r0
    5ef4:	0f b6       	in	r0, 0x3f	; 63
    5ef6:	0f 92       	push	r0
    5ef8:	11 24       	eor	r1, r1
    5efa:	0b b6       	in	r0, 0x3b	; 59
    5efc:	0f 92       	push	r0
    5efe:	2f 93       	push	r18
    5f00:	3f 93       	push	r19
    5f02:	4f 93       	push	r20
    5f04:	5f 93       	push	r21
    5f06:	6f 93       	push	r22
    5f08:	7f 93       	push	r23
    5f0a:	8f 93       	push	r24
    5f0c:	9f 93       	push	r25
    5f0e:	af 93       	push	r26
    5f10:	bf 93       	push	r27
    5f12:	ef 93       	push	r30
    5f14:	ff 93       	push	r31
	if(ext_int1_callback!=NULL) ext_int1_callback();
    5f16:	e0 91 f3 0b 	lds	r30, 0x0BF3
    5f1a:	f0 91 f4 0b 	lds	r31, 0x0BF4
    5f1e:	30 97       	sbiw	r30, 0x00	; 0
    5f20:	11 f0       	breq	.+4      	; 0x5f26 <__vector_2+0x36>
    5f22:	09 95       	icall
    5f24:	04 c0       	rjmp	.+8      	; 0x5f2e <__vector_2+0x3e>
	else
	nrk_kernel_error_add(NRK_SEG_FAULT,0);
    5f26:	60 e0       	ldi	r22, 0x00	; 0
    5f28:	8a e0       	ldi	r24, 0x0A	; 10
    5f2a:	0e 94 fe 1c 	call	0x39fc	; 0x39fc <nrk_kernel_error_add>
	return;  	
}
    5f2e:	ff 91       	pop	r31
    5f30:	ef 91       	pop	r30
    5f32:	bf 91       	pop	r27
    5f34:	af 91       	pop	r26
    5f36:	9f 91       	pop	r25
    5f38:	8f 91       	pop	r24
    5f3a:	7f 91       	pop	r23
    5f3c:	6f 91       	pop	r22
    5f3e:	5f 91       	pop	r21
    5f40:	4f 91       	pop	r20
    5f42:	3f 91       	pop	r19
    5f44:	2f 91       	pop	r18
    5f46:	0f 90       	pop	r0
    5f48:	0b be       	out	0x3b, r0	; 59
    5f4a:	0f 90       	pop	r0
    5f4c:	0f be       	out	0x3f, r0	; 63
    5f4e:	0f 90       	pop	r0
    5f50:	1f 90       	pop	r1
    5f52:	18 95       	reti

00005f54 <__vector_3>:

SIGNAL(INT2_vect) {
    5f54:	1f 92       	push	r1
    5f56:	0f 92       	push	r0
    5f58:	0f b6       	in	r0, 0x3f	; 63
    5f5a:	0f 92       	push	r0
    5f5c:	11 24       	eor	r1, r1
    5f5e:	0b b6       	in	r0, 0x3b	; 59
    5f60:	0f 92       	push	r0
    5f62:	2f 93       	push	r18
    5f64:	3f 93       	push	r19
    5f66:	4f 93       	push	r20
    5f68:	5f 93       	push	r21
    5f6a:	6f 93       	push	r22
    5f6c:	7f 93       	push	r23
    5f6e:	8f 93       	push	r24
    5f70:	9f 93       	push	r25
    5f72:	af 93       	push	r26
    5f74:	bf 93       	push	r27
    5f76:	ef 93       	push	r30
    5f78:	ff 93       	push	r31
	if(ext_int2_callback!=NULL) ext_int2_callback();
    5f7a:	e0 91 f7 0b 	lds	r30, 0x0BF7
    5f7e:	f0 91 f8 0b 	lds	r31, 0x0BF8
    5f82:	30 97       	sbiw	r30, 0x00	; 0
    5f84:	11 f0       	breq	.+4      	; 0x5f8a <__vector_3+0x36>
    5f86:	09 95       	icall
    5f88:	04 c0       	rjmp	.+8      	; 0x5f92 <__vector_3+0x3e>
	else
	nrk_kernel_error_add(NRK_SEG_FAULT,0);
    5f8a:	60 e0       	ldi	r22, 0x00	; 0
    5f8c:	8a e0       	ldi	r24, 0x0A	; 10
    5f8e:	0e 94 fe 1c 	call	0x39fc	; 0x39fc <nrk_kernel_error_add>
	return;  	
}
    5f92:	ff 91       	pop	r31
    5f94:	ef 91       	pop	r30
    5f96:	bf 91       	pop	r27
    5f98:	af 91       	pop	r26
    5f9a:	9f 91       	pop	r25
    5f9c:	8f 91       	pop	r24
    5f9e:	7f 91       	pop	r23
    5fa0:	6f 91       	pop	r22
    5fa2:	5f 91       	pop	r21
    5fa4:	4f 91       	pop	r20
    5fa6:	3f 91       	pop	r19
    5fa8:	2f 91       	pop	r18
    5faa:	0f 90       	pop	r0
    5fac:	0b be       	out	0x3b, r0	; 59
    5fae:	0f 90       	pop	r0
    5fb0:	0f be       	out	0x3f, r0	; 63
    5fb2:	0f 90       	pop	r0
    5fb4:	1f 90       	pop	r1
    5fb6:	18 95       	reti

00005fb8 <nrk_watchdog_disable>:
return NRK_ERROR;
}

inline void nrk_watchdog_reset()
{
wdt_reset();
    5fb8:	a8 95       	wdr
#include <util/atomic.h>

void nrk_watchdog_disable()
{
nrk_watchdog_reset();
ATOMIC_BLOCK(ATOMIC_RESTORESTATE)
    5fba:	9f b7       	in	r25, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
    5fbc:	f8 94       	cli
{
	MCUSR &= ~(1<<WDRF);
    5fbe:	84 b7       	in	r24, 0x34	; 52
    5fc0:	87 7f       	andi	r24, 0xF7	; 247
    5fc2:	84 bf       	out	0x34, r24	; 52
	WDTCSR |= (1<<WDCE) | (1<<WDE);
    5fc4:	e0 e6       	ldi	r30, 0x60	; 96
    5fc6:	f0 e0       	ldi	r31, 0x00	; 0
    5fc8:	80 81       	ld	r24, Z
    5fca:	88 61       	ori	r24, 0x18	; 24
    5fcc:	80 83       	st	Z, r24
	WDTCSR = 0;
    5fce:	10 82       	st	Z, r1
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
    5fd0:	9f bf       	out	0x3f, r25	; 63
    __asm__ volatile ("" ::: "memory");
    5fd2:	08 95       	ret

00005fd4 <nrk_watchdog_enable>:

void nrk_watchdog_enable()
{
// Enable watchdog with 1024K cycle timeout
// No Interrupt Trigger
ATOMIC_BLOCK(ATOMIC_RESTORESTATE)
    5fd4:	9f b7       	in	r25, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
    5fd6:	f8 94       	cli
return NRK_ERROR;
}

inline void nrk_watchdog_reset()
{
wdt_reset();
    5fd8:	a8 95       	wdr
// Enable watchdog with 1024K cycle timeout
// No Interrupt Trigger
ATOMIC_BLOCK(ATOMIC_RESTORESTATE)
{
nrk_watchdog_reset();
MCUSR &= ~(1<<WDRF);
    5fda:	84 b7       	in	r24, 0x34	; 52
    5fdc:	87 7f       	andi	r24, 0xF7	; 247
    5fde:	84 bf       	out	0x34, r24	; 52
WDTCSR |= (1<<WDCE) | (1<<WDE);
    5fe0:	e0 e6       	ldi	r30, 0x60	; 96
    5fe2:	f0 e0       	ldi	r31, 0x00	; 0
    5fe4:	80 81       	ld	r24, Z
    5fe6:	88 61       	ori	r24, 0x18	; 24
    5fe8:	80 83       	st	Z, r24
WDTCSR = (1<<WDE) | (1<<WDP2) | (1<<WDP0);
    5fea:	8d e0       	ldi	r24, 0x0D	; 13
    5fec:	80 83       	st	Z, r24
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
    5fee:	9f bf       	out	0x3f, r25	; 63
    __asm__ volatile ("" ::: "memory");
    5ff0:	08 95       	ret

00005ff2 <nrk_watchdog_check>:
}

int8_t nrk_watchdog_check()
{

if((MCUSR & (1<<WDRF))==0) return NRK_OK;
    5ff2:	04 b6       	in	r0, 0x34	; 52
    5ff4:	03 fe       	sbrs	r0, 3
    5ff6:	02 c0       	rjmp	.+4      	; 0x5ffc <nrk_watchdog_check+0xa>
return NRK_ERROR;
    5ff8:	8f ef       	ldi	r24, 0xFF	; 255
    5ffa:	08 95       	ret
}

int8_t nrk_watchdog_check()
{

if((MCUSR & (1<<WDRF))==0) return NRK_OK;
    5ffc:	81 e0       	ldi	r24, 0x01	; 1
return NRK_ERROR;
}
    5ffe:	08 95       	ret

00006000 <nrk_watchdog_reset>:

inline void nrk_watchdog_reset()
{
wdt_reset();
    6000:	a8 95       	wdr
    6002:	08 95       	ret

00006004 <nrk_battery_save>:
*********************************************************************************************************
*/


void nrk_battery_save()
{
    6004:	08 95       	ret

00006006 <nrk_sleep>:

void nrk_sleep()
{
    //PRR0 = 0xff;
    //PRR1 = 0xff;
    set_sleep_mode (SLEEP_MODE_PWR_SAVE);
    6006:	83 b7       	in	r24, 0x33	; 51
    6008:	81 7f       	andi	r24, 0xF1	; 241
    600a:	86 60       	ori	r24, 0x06	; 6
    600c:	83 bf       	out	0x33, r24	; 51
    sleep_mode ();
    600e:	83 b7       	in	r24, 0x33	; 51
    6010:	81 60       	ori	r24, 0x01	; 1
    6012:	83 bf       	out	0x33, r24	; 51
    6014:	88 95       	sleep
    6016:	83 b7       	in	r24, 0x33	; 51
    6018:	8e 7f       	andi	r24, 0xFE	; 254
    601a:	83 bf       	out	0x33, r24	; 51
    601c:	08 95       	ret

0000601e <nrk_idle>:
}

void nrk_idle()
{

    set_sleep_mode( SLEEP_MODE_IDLE);
    601e:	83 b7       	in	r24, 0x33	; 51
    6020:	81 7f       	andi	r24, 0xF1	; 241
    6022:	83 bf       	out	0x33, r24	; 51
    sleep_mode ();
    6024:	83 b7       	in	r24, 0x33	; 51
    6026:	81 60       	ori	r24, 0x01	; 1
    6028:	83 bf       	out	0x33, r24	; 51
    602a:	88 95       	sleep
    602c:	83 b7       	in	r24, 0x33	; 51
    602e:	8e 7f       	andi	r24, 0xFE	; 254
    6030:	83 bf       	out	0x33, r24	; 51
    6032:	08 95       	ret

00006034 <nrk_task_set_entry_function>:

}

void nrk_task_set_entry_function( nrk_task_type *task, void *func )
{
task->task=func;
    6034:	fc 01       	movw	r30, r24
    6036:	76 83       	std	Z+6, r23	; 0x06
    6038:	65 83       	std	Z+5, r22	; 0x05
    603a:	08 95       	ret

0000603c <nrk_task_set_stk>:
}

void nrk_task_set_stk( nrk_task_type *task, NRK_STK stk_base[], uint16_t stk_size )
{
    603c:	ef 92       	push	r14
    603e:	ff 92       	push	r15
    6040:	0f 93       	push	r16
    6042:	1f 93       	push	r17
    6044:	cf 93       	push	r28
    6046:	df 93       	push	r29
    6048:	8c 01       	movw	r16, r24
    604a:	7b 01       	movw	r14, r22
    604c:	ea 01       	movw	r28, r20

if(stk_size<32) nrk_error_add(NRK_STACK_TOO_SMALL);
    604e:	40 32       	cpi	r20, 0x20	; 32
    6050:	51 05       	cpc	r21, r1
    6052:	18 f4       	brcc	.+6      	; 0x605a <nrk_task_set_stk+0x1e>
    6054:	81 e1       	ldi	r24, 0x11	; 17
    6056:	0e 94 ef 1c 	call	0x39de	; 0x39de <nrk_error_add>
task->Ptos = (void *) &stk_base[stk_size-1];
    605a:	21 97       	sbiw	r28, 0x01	; 1
    605c:	ce 0d       	add	r28, r14
    605e:	df 1d       	adc	r29, r15
    6060:	f8 01       	movw	r30, r16
    6062:	d2 83       	std	Z+2, r29	; 0x02
    6064:	c1 83       	std	Z+1, r28	; 0x01
task->Pbos = (void *) &stk_base[0];
    6066:	f4 82       	std	Z+4, r15	; 0x04
    6068:	e3 82       	std	Z+3, r14	; 0x03

}
    606a:	df 91       	pop	r29
    606c:	cf 91       	pop	r28
    606e:	1f 91       	pop	r17
    6070:	0f 91       	pop	r16
    6072:	ff 90       	pop	r15
    6074:	ef 90       	pop	r14
    6076:	08 95       	ret

00006078 <nrk_task_stk_init>:
    uint16_t *stk ;  // 2 bytes
    uint8_t *stkc; // 1 byte

    stk    = (unsigned int *)pbos;          /* Load stack pointer */ 
    stkc = (unsigned char*)stk;
    *stkc = STK_CANARY_VAL;  // Flag for Stack Overflow    
    6078:	25 e5       	ldi	r18, 0x55	; 85
    607a:	fa 01       	movw	r30, r20
    607c:	20 83       	st	Z, r18
    *(--stk) = 0x4344;   // C D    	
    *(--stk) = 0x4142;   // A B
*/
    --stk;
    stkc = (unsigned char*)stk;	
    *stkc++ = (unsigned char)((unsigned int)(task)/ 256);
    607e:	fb 01       	movw	r30, r22
    6080:	32 97       	sbiw	r30, 0x02	; 2
    6082:	90 83       	st	Z, r25
    *stkc = (unsigned char)((unsigned int)(task)%256);
    6084:	31 96       	adiw	r30, 0x01	; 1
    6086:	80 83       	st	Z, r24
	
    *(--stk) = 0;
    6088:	33 97       	sbiw	r30, 0x03	; 3
    608a:	11 82       	std	Z+1, r1	; 0x01
    608c:	10 82       	st	Z, r1
    *(--stk) = 0;       
    608e:	32 97       	sbiw	r30, 0x02	; 2
    6090:	11 82       	std	Z+1, r1	; 0x01
    6092:	10 82       	st	Z, r1
    *(--stk) = 0;                        
    6094:	32 97       	sbiw	r30, 0x02	; 2
    6096:	11 82       	std	Z+1, r1	; 0x01
    6098:	10 82       	st	Z, r1
    *(--stk) = 0;                        
    609a:	32 97       	sbiw	r30, 0x02	; 2
    609c:	11 82       	std	Z+1, r1	; 0x01
    609e:	10 82       	st	Z, r1
    *(--stk) = 0;                         
    60a0:	32 97       	sbiw	r30, 0x02	; 2
    60a2:	11 82       	std	Z+1, r1	; 0x01
    60a4:	10 82       	st	Z, r1
    *(--stk) = 0;                         
    60a6:	32 97       	sbiw	r30, 0x02	; 2
    60a8:	11 82       	std	Z+1, r1	; 0x01
    60aa:	10 82       	st	Z, r1
    *(--stk) = 0;                        
    60ac:	32 97       	sbiw	r30, 0x02	; 2
    60ae:	11 82       	std	Z+1, r1	; 0x01
    60b0:	10 82       	st	Z, r1
    *(--stk) = 0; 
    60b2:	32 97       	sbiw	r30, 0x02	; 2
    60b4:	11 82       	std	Z+1, r1	; 0x01
    60b6:	10 82       	st	Z, r1

    *(--stk) = 0; 
    60b8:	32 97       	sbiw	r30, 0x02	; 2
    60ba:	11 82       	std	Z+1, r1	; 0x01
    60bc:	10 82       	st	Z, r1
    *(--stk) = 0; 
    60be:	32 97       	sbiw	r30, 0x02	; 2
    60c0:	11 82       	std	Z+1, r1	; 0x01
    60c2:	10 82       	st	Z, r1
    *(--stk) = 0; 
    60c4:	32 97       	sbiw	r30, 0x02	; 2
    60c6:	11 82       	std	Z+1, r1	; 0x01
    60c8:	10 82       	st	Z, r1
    *(--stk) = 0; 
    60ca:	32 97       	sbiw	r30, 0x02	; 2
    60cc:	11 82       	std	Z+1, r1	; 0x01
    60ce:	10 82       	st	Z, r1
    *(--stk) = 0; 
    60d0:	32 97       	sbiw	r30, 0x02	; 2
    60d2:	11 82       	std	Z+1, r1	; 0x01
    60d4:	10 82       	st	Z, r1
    *(--stk) = 0; 
    60d6:	32 97       	sbiw	r30, 0x02	; 2
    60d8:	11 82       	std	Z+1, r1	; 0x01
    60da:	10 82       	st	Z, r1
    *(--stk) = 0; 
    60dc:	32 97       	sbiw	r30, 0x02	; 2
    60de:	11 82       	std	Z+1, r1	; 0x01
    60e0:	10 82       	st	Z, r1
    *(--stk) = 0; 
    60e2:	32 97       	sbiw	r30, 0x02	; 2
    60e4:	11 82       	std	Z+1, r1	; 0x01
    60e6:	10 82       	st	Z, r1
    *(--stk) = 0;
    60e8:	cb 01       	movw	r24, r22
    60ea:	84 97       	sbiw	r24, 0x24	; 36
    60ec:	fc 01       	movw	r30, r24
    60ee:	11 82       	std	Z+1, r1	; 0x01
    60f0:	10 82       	st	Z, r1


    return ((void *)stk);
}
    60f2:	08 95       	ret

000060f4 <nrk_stack_pointer_init>:
        stkc = (uint16_t*)&nrk_kernel_stk[NRK_KERNEL_STACKSIZE-1];
        nrk_kernel_stk[0]=STK_CANARY_VAL;
        nrk_kernel_stk_ptr = &nrk_kernel_stk[NRK_KERNEL_STACKSIZE-1];
    #else
        stkc = (unsigned char *)(NRK_KERNEL_STK_TOP-NRK_KERNEL_STACKSIZE);
        *stkc = STK_CANARY_VAL;
    60f4:	85 e5       	ldi	r24, 0x55	; 85
    60f6:	80 93 fe 40 	sts	0x40FE, r24
        stkc = (unsigned char *)NRK_KERNEL_STK_TOP;
        nrk_kernel_stk_ptr = (unsigned char *)NRK_KERNEL_STK_TOP;
    60fa:	ee ef       	ldi	r30, 0xFE	; 254
    60fc:	f1 e4       	ldi	r31, 0x41	; 65
    60fe:	f0 93 a8 08 	sts	0x08A8, r31
    6102:	e0 93 a7 08 	sts	0x08A7, r30
    #endif
    *stkc++ = (uint16_t)((uint16_t)_nrk_timer_tick>>8);
    6106:	8e e3       	ldi	r24, 0x3E	; 62
    6108:	98 e1       	ldi	r25, 0x18	; 24
    610a:	90 83       	st	Z, r25
    *stkc = (uint16_t)((uint16_t)_nrk_timer_tick&0xFF);
    610c:	80 93 ff 41 	sts	0x41FF, r24
    6110:	08 95       	ret

00006112 <nrk_stack_pointer_restore>:
#ifdef KERNEL_STK_ARRAY
        stkc = (uint16_t*)&nrk_kernel_stk[NRK_KERNEL_STACKSIZE-1];
#else
        stkc = (unsigned char *)NRK_KERNEL_STK_TOP;
#endif
        *stkc++ = (uint16_t)((uint16_t)_nrk_timer_tick>>8);
    6112:	8e e3       	ldi	r24, 0x3E	; 62
    6114:	98 e1       	ldi	r25, 0x18	; 24
    6116:	90 93 fe 41 	sts	0x41FE, r25
        *stkc = (uint16_t)((uint16_t)_nrk_timer_tick&0xFF);
    611a:	80 93 ff 41 	sts	0x41FF, r24
    611e:	08 95       	ret

00006120 <nrk_target_start>:

/* start the target running */
void nrk_target_start(void)
{

  _nrk_setup_timer();
    6120:	0e 94 bd 2c 	call	0x597a	; 0x597a <_nrk_setup_timer>
  nrk_int_enable();  
    6124:	0c 94 95 16 	jmp	0x2d2a	; 0x2d2a <nrk_int_enable>

00006128 <nrk_start_high_ready_task>:
    6128:	a0 91 89 0b 	lds	r26, 0x0B89
    612c:	b0 91 8a 0b 	lds	r27, 0x0B8A
    6130:	cd 91       	ld	r28, X+
    6132:	cd bf       	out	0x3d, r28	; 61
    6134:	dd 91       	ld	r29, X+
    6136:	de bf       	out	0x3e, r29	; 62
    6138:	ff 91       	pop	r31
    613a:	ef 91       	pop	r30
    613c:	df 91       	pop	r29
    613e:	cf 91       	pop	r28
    6140:	bf 91       	pop	r27
    6142:	af 91       	pop	r26
    6144:	9f 91       	pop	r25
    6146:	8f 91       	pop	r24
    6148:	7f 91       	pop	r23
    614a:	6f 91       	pop	r22
    614c:	5f 91       	pop	r21
    614e:	4f 91       	pop	r20
    6150:	3f 91       	pop	r19
    6152:	2f 91       	pop	r18
    6154:	1f 91       	pop	r17
    6156:	0f 91       	pop	r16
    6158:	ff 90       	pop	r15
    615a:	ef 90       	pop	r14
    615c:	df 90       	pop	r13
    615e:	cf 90       	pop	r12
    6160:	bf 90       	pop	r11
    6162:	af 90       	pop	r10
    6164:	9f 90       	pop	r9
    6166:	8f 90       	pop	r8
    6168:	7f 90       	pop	r7
    616a:	6f 90       	pop	r6
    616c:	5f 90       	pop	r5
    616e:	4f 90       	pop	r4
    6170:	3f 90       	pop	r3
    6172:	2f 90       	pop	r2
    6174:	1f 90       	pop	r1
    6176:	0f 90       	pop	r0
    6178:	0f be       	out	0x3f, r0	; 63
    617a:	0f 90       	pop	r0
    617c:	18 95       	reti

0000617e <main>:
void nrk_create_taskset();

int
main ()
{
  nrk_setup_ports();
    617e:	0e 94 44 12 	call	0x2488	; 0x2488 <nrk_setup_ports>
  nrk_setup_uart(UART_BAUDRATE_115K2);
    6182:	80 e1       	ldi	r24, 0x10	; 16
    6184:	90 e0       	ldi	r25, 0x00	; 0
    6186:	0e 94 c8 15 	call	0x2b90	; 0x2b90 <nrk_setup_uart>

  tdma_init (TDMA_CLIENT, DEFAULT_CHANNEL, mac_address);
    618a:	40 91 c9 06 	lds	r20, 0x06C9
    618e:	50 91 ca 06 	lds	r21, 0x06CA
    6192:	6d e0       	ldi	r22, 0x0D	; 13
    6194:	82 e0       	ldi	r24, 0x02	; 2
    6196:	0e 94 bd 07 	call	0xf7a	; 0xf7a <tdma_init>

  //tdma_aes_setkey(aes_key);
  //tdma_aes_enable();

  tdma_tx_slot_add (mac_address&0xFFFF);
    619a:	80 91 c9 06 	lds	r24, 0x06C9
    619e:	90 91 ca 06 	lds	r25, 0x06CA
    61a2:	0e 94 03 06 	call	0xc06	; 0xc06 <tdma_tx_slot_add>

  TWI_Master_Initialise();
    61a6:	0e 94 19 05 	call	0xa32	; 0xa32 <TWI_Master_Initialise>
  sei();
    61aa:	78 94       	sei
  // init_adxl345();
  // init_itg3200();
  // init_hmc5843();
  /* initialize sequence number, used to sync with master */
  sequenceNo = 0; 
    61ac:	10 92 c8 06 	sts	0x06C8, r1
    61b0:	10 92 c7 06 	sts	0x06C7, r1

  /* initialize tx_buf ready flag */
  packetReady = true;
    61b4:	81 e0       	ldi	r24, 0x01	; 1
    61b6:	80 93 27 06 	sts	0x0627, r24
  
  nrk_init();
    61ba:	0e 94 9a 16 	call	0x2d34	; 0x2d34 <nrk_init>

  mac_address = CLIENT_MAC;
    61be:	81 e0       	ldi	r24, 0x01	; 1
    61c0:	90 e0       	ldi	r25, 0x00	; 0
    61c2:	90 93 ca 06 	sts	0x06CA, r25
    61c6:	80 93 c9 06 	sts	0x06C9, r24

  nrk_led_clr(ORANGE_LED);
    61ca:	82 e0       	ldi	r24, 0x02	; 2
    61cc:	90 e0       	ldi	r25, 0x00	; 0
    61ce:	0e 94 5f 15 	call	0x2abe	; 0x2abe <nrk_led_clr>
  nrk_led_clr(BLUE_LED);
    61d2:	83 e0       	ldi	r24, 0x03	; 3
    61d4:	90 e0       	ldi	r25, 0x00	; 0
    61d6:	0e 94 5f 15 	call	0x2abe	; 0x2abe <nrk_led_clr>
  nrk_led_clr(GREEN_LED);
    61da:	81 e0       	ldi	r24, 0x01	; 1
    61dc:	90 e0       	ldi	r25, 0x00	; 0
    61de:	0e 94 5f 15 	call	0x2abe	; 0x2abe <nrk_led_clr>
  nrk_led_clr(RED_LED);
    61e2:	80 e0       	ldi	r24, 0x00	; 0
    61e4:	90 e0       	ldi	r25, 0x00	; 0
    61e6:	0e 94 5f 15 	call	0x2abe	; 0x2abe <nrk_led_clr>
 
  nrk_time_set(0,0);
    61ea:	20 e0       	ldi	r18, 0x00	; 0
    61ec:	30 e0       	ldi	r19, 0x00	; 0
    61ee:	a9 01       	movw	r20, r18
    61f0:	60 e0       	ldi	r22, 0x00	; 0
    61f2:	70 e0       	ldi	r23, 0x00	; 0
    61f4:	cb 01       	movw	r24, r22
    61f6:	0e 94 81 26 	call	0x4d02	; 0x4d02 <nrk_time_set>
  nrk_create_taskset();
    61fa:	0e 94 df 04 	call	0x9be	; 0x9be <nrk_create_taskset>
  nrk_start();
    61fe:	0e 94 47 17 	call	0x2e8e	; 0x2e8e <nrk_start>
  
  return 0;
}
    6202:	80 e0       	ldi	r24, 0x00	; 0
    6204:	90 e0       	ldi	r25, 0x00	; 0
    6206:	08 95       	ret

00006208 <vfprintf>:
    6208:	6f 92       	push	r6
    620a:	7f 92       	push	r7
    620c:	8f 92       	push	r8
    620e:	9f 92       	push	r9
    6210:	af 92       	push	r10
    6212:	bf 92       	push	r11
    6214:	cf 92       	push	r12
    6216:	df 92       	push	r13
    6218:	ef 92       	push	r14
    621a:	ff 92       	push	r15
    621c:	0f 93       	push	r16
    621e:	1f 93       	push	r17
    6220:	cf 93       	push	r28
    6222:	df 93       	push	r29
    6224:	cd b7       	in	r28, 0x3d	; 61
    6226:	de b7       	in	r29, 0x3e	; 62
    6228:	2c 97       	sbiw	r28, 0x0c	; 12
    622a:	0f b6       	in	r0, 0x3f	; 63
    622c:	f8 94       	cli
    622e:	de bf       	out	0x3e, r29	; 62
    6230:	0f be       	out	0x3f, r0	; 63
    6232:	cd bf       	out	0x3d, r28	; 61
    6234:	6c 01       	movw	r12, r24
    6236:	5b 01       	movw	r10, r22
    6238:	7a 01       	movw	r14, r20
    623a:	fc 01       	movw	r30, r24
    623c:	17 82       	std	Z+7, r1	; 0x07
    623e:	16 82       	std	Z+6, r1	; 0x06
    6240:	83 81       	ldd	r24, Z+3	; 0x03
    6242:	81 ff       	sbrs	r24, 1
    6244:	0e c1       	rjmp	.+540    	; 0x6462 <vfprintf+0x25a>
    6246:	ce 01       	movw	r24, r28
    6248:	01 96       	adiw	r24, 0x01	; 1
    624a:	4c 01       	movw	r8, r24
    624c:	f6 01       	movw	r30, r12
    624e:	03 81       	ldd	r16, Z+3	; 0x03
    6250:	f5 01       	movw	r30, r10
    6252:	03 fd       	sbrc	r16, 3
    6254:	15 91       	lpm	r17, Z+
    6256:	03 ff       	sbrs	r16, 3
    6258:	11 91       	ld	r17, Z+
    625a:	5f 01       	movw	r10, r30
    625c:	11 23       	and	r17, r17
    625e:	09 f4       	brne	.+2      	; 0x6262 <vfprintf+0x5a>
    6260:	fc c0       	rjmp	.+504    	; 0x645a <vfprintf+0x252>
    6262:	15 32       	cpi	r17, 0x25	; 37
    6264:	49 f4       	brne	.+18     	; 0x6278 <vfprintf+0x70>
    6266:	03 fd       	sbrc	r16, 3
    6268:	15 91       	lpm	r17, Z+
    626a:	03 ff       	sbrs	r16, 3
    626c:	11 91       	ld	r17, Z+
    626e:	5f 01       	movw	r10, r30
    6270:	15 32       	cpi	r17, 0x25	; 37
    6272:	11 f0       	breq	.+4      	; 0x6278 <vfprintf+0x70>
    6274:	20 e0       	ldi	r18, 0x00	; 0
    6276:	1b c0       	rjmp	.+54     	; 0x62ae <vfprintf+0xa6>
    6278:	b6 01       	movw	r22, r12
    627a:	81 2f       	mov	r24, r17
    627c:	90 e0       	ldi	r25, 0x00	; 0
    627e:	0e 94 84 33 	call	0x6708	; 0x6708 <fputc>
    6282:	37 01       	movw	r6, r14
    6284:	73 01       	movw	r14, r6
    6286:	e2 cf       	rjmp	.-60     	; 0x624c <vfprintf+0x44>
    6288:	11 23       	and	r17, r17
    628a:	09 f4       	brne	.+2      	; 0x628e <vfprintf+0x86>
    628c:	e6 c0       	rjmp	.+460    	; 0x645a <vfprintf+0x252>
    628e:	61 2f       	mov	r22, r17
    6290:	70 e0       	ldi	r23, 0x00	; 0
    6292:	86 e1       	ldi	r24, 0x16	; 22
    6294:	96 e0       	ldi	r25, 0x06	; 6
    6296:	2c 87       	std	Y+12, r18	; 0x0c
    6298:	0e 94 17 33 	call	0x662e	; 0x662e <strchr_P>
    629c:	2c 85       	ldd	r18, Y+12	; 0x0c
    629e:	89 2b       	or	r24, r25
    62a0:	49 f0       	breq	.+18     	; 0x62b4 <vfprintf+0xac>
    62a2:	f5 01       	movw	r30, r10
    62a4:	03 fd       	sbrc	r16, 3
    62a6:	15 91       	lpm	r17, Z+
    62a8:	03 ff       	sbrs	r16, 3
    62aa:	11 91       	ld	r17, Z+
    62ac:	5f 01       	movw	r10, r30
    62ae:	27 ff       	sbrs	r18, 7
    62b0:	eb cf       	rjmp	.-42     	; 0x6288 <vfprintf+0x80>
    62b2:	09 c0       	rjmp	.+18     	; 0x62c6 <vfprintf+0xbe>
    62b4:	13 32       	cpi	r17, 0x23	; 35
    62b6:	29 f0       	breq	.+10     	; 0x62c2 <vfprintf+0xba>
    62b8:	1c 36       	cpi	r17, 0x6C	; 108
    62ba:	09 f0       	breq	.+2      	; 0x62be <vfprintf+0xb6>
    62bc:	d5 c0       	rjmp	.+426    	; 0x6468 <vfprintf+0x260>
    62be:	20 68       	ori	r18, 0x80	; 128
    62c0:	f0 cf       	rjmp	.-32     	; 0x62a2 <vfprintf+0x9a>
    62c2:	20 e1       	ldi	r18, 0x10	; 16
    62c4:	ee cf       	rjmp	.-36     	; 0x62a2 <vfprintf+0x9a>
    62c6:	02 2f       	mov	r16, r18
    62c8:	11 23       	and	r17, r17
    62ca:	09 f4       	brne	.+2      	; 0x62ce <vfprintf+0xc6>
    62cc:	c6 c0       	rjmp	.+396    	; 0x645a <vfprintf+0x252>
    62ce:	61 2f       	mov	r22, r17
    62d0:	70 e0       	ldi	r23, 0x00	; 0
    62d2:	8f e0       	ldi	r24, 0x0F	; 15
    62d4:	96 e0       	ldi	r25, 0x06	; 6
    62d6:	2c 87       	std	Y+12, r18	; 0x0c
    62d8:	0e 94 17 33 	call	0x662e	; 0x662e <strchr_P>
    62dc:	2c 85       	ldd	r18, Y+12	; 0x0c
    62de:	89 2b       	or	r24, r25
    62e0:	41 f0       	breq	.+16     	; 0x62f2 <vfprintf+0xea>
    62e2:	37 01       	movw	r6, r14
    62e4:	f4 e0       	ldi	r31, 0x04	; 4
    62e6:	6f 0e       	add	r6, r31
    62e8:	71 1c       	adc	r7, r1
    62ea:	b6 01       	movw	r22, r12
    62ec:	8f e3       	ldi	r24, 0x3F	; 63
    62ee:	90 e0       	ldi	r25, 0x00	; 0
    62f0:	11 c0       	rjmp	.+34     	; 0x6314 <vfprintf+0x10c>
    62f2:	13 36       	cpi	r17, 0x63	; 99
    62f4:	39 f0       	breq	.+14     	; 0x6304 <vfprintf+0xfc>
    62f6:	13 37       	cpi	r17, 0x73	; 115
    62f8:	81 f0       	breq	.+32     	; 0x631a <vfprintf+0x112>
    62fa:	13 35       	cpi	r17, 0x53	; 83
    62fc:	19 f5       	brne	.+70     	; 0x6344 <vfprintf+0x13c>
    62fe:	02 2f       	mov	r16, r18
    6300:	01 60       	ori	r16, 0x01	; 1
    6302:	0b c0       	rjmp	.+22     	; 0x631a <vfprintf+0x112>
    6304:	37 01       	movw	r6, r14
    6306:	82 e0       	ldi	r24, 0x02	; 2
    6308:	68 0e       	add	r6, r24
    630a:	71 1c       	adc	r7, r1
    630c:	b6 01       	movw	r22, r12
    630e:	f7 01       	movw	r30, r14
    6310:	80 81       	ld	r24, Z
    6312:	91 81       	ldd	r25, Z+1	; 0x01
    6314:	0e 94 84 33 	call	0x6708	; 0x6708 <fputc>
    6318:	b5 cf       	rjmp	.-150    	; 0x6284 <vfprintf+0x7c>
    631a:	37 01       	movw	r6, r14
    631c:	f2 e0       	ldi	r31, 0x02	; 2
    631e:	6f 0e       	add	r6, r31
    6320:	71 1c       	adc	r7, r1
    6322:	f7 01       	movw	r30, r14
    6324:	e0 80       	ld	r14, Z
    6326:	f1 80       	ldd	r15, Z+1	; 0x01
    6328:	f7 01       	movw	r30, r14
    632a:	00 fd       	sbrc	r16, 0
    632c:	85 91       	lpm	r24, Z+
    632e:	00 ff       	sbrs	r16, 0
    6330:	81 91       	ld	r24, Z+
    6332:	7f 01       	movw	r14, r30
    6334:	88 23       	and	r24, r24
    6336:	09 f4       	brne	.+2      	; 0x633a <vfprintf+0x132>
    6338:	a5 cf       	rjmp	.-182    	; 0x6284 <vfprintf+0x7c>
    633a:	b6 01       	movw	r22, r12
    633c:	90 e0       	ldi	r25, 0x00	; 0
    633e:	0e 94 84 33 	call	0x6708	; 0x6708 <fputc>
    6342:	f2 cf       	rjmp	.-28     	; 0x6328 <vfprintf+0x120>
    6344:	14 36       	cpi	r17, 0x64	; 100
    6346:	11 f0       	breq	.+4      	; 0x634c <vfprintf+0x144>
    6348:	19 36       	cpi	r17, 0x69	; 105
    634a:	29 f5       	brne	.+74     	; 0x6396 <vfprintf+0x18e>
    634c:	37 01       	movw	r6, r14
    634e:	27 ff       	sbrs	r18, 7
    6350:	09 c0       	rjmp	.+18     	; 0x6364 <vfprintf+0x15c>
    6352:	f4 e0       	ldi	r31, 0x04	; 4
    6354:	6f 0e       	add	r6, r31
    6356:	71 1c       	adc	r7, r1
    6358:	f7 01       	movw	r30, r14
    635a:	60 81       	ld	r22, Z
    635c:	71 81       	ldd	r23, Z+1	; 0x01
    635e:	82 81       	ldd	r24, Z+2	; 0x02
    6360:	93 81       	ldd	r25, Z+3	; 0x03
    6362:	0a c0       	rjmp	.+20     	; 0x6378 <vfprintf+0x170>
    6364:	f2 e0       	ldi	r31, 0x02	; 2
    6366:	6f 0e       	add	r6, r31
    6368:	71 1c       	adc	r7, r1
    636a:	f7 01       	movw	r30, r14
    636c:	60 81       	ld	r22, Z
    636e:	71 81       	ldd	r23, Z+1	; 0x01
    6370:	88 27       	eor	r24, r24
    6372:	77 fd       	sbrc	r23, 7
    6374:	80 95       	com	r24
    6376:	98 2f       	mov	r25, r24
    6378:	02 2f       	mov	r16, r18
    637a:	0f 7e       	andi	r16, 0xEF	; 239
    637c:	97 ff       	sbrs	r25, 7
    637e:	08 c0       	rjmp	.+16     	; 0x6390 <vfprintf+0x188>
    6380:	90 95       	com	r25
    6382:	80 95       	com	r24
    6384:	70 95       	com	r23
    6386:	61 95       	neg	r22
    6388:	7f 4f       	sbci	r23, 0xFF	; 255
    638a:	8f 4f       	sbci	r24, 0xFF	; 255
    638c:	9f 4f       	sbci	r25, 0xFF	; 255
    638e:	00 64       	ori	r16, 0x40	; 64
    6390:	2a e0       	ldi	r18, 0x0A	; 10
    6392:	30 e0       	ldi	r19, 0x00	; 0
    6394:	33 c0       	rjmp	.+102    	; 0x63fc <vfprintf+0x1f4>
    6396:	10 37       	cpi	r17, 0x70	; 112
    6398:	99 f0       	breq	.+38     	; 0x63c0 <vfprintf+0x1b8>
    639a:	40 f4       	brcc	.+16     	; 0x63ac <vfprintf+0x1a4>
    639c:	18 35       	cpi	r17, 0x58	; 88
    639e:	b1 f0       	breq	.+44     	; 0x63cc <vfprintf+0x1c4>
    63a0:	1f 36       	cpi	r17, 0x6F	; 111
    63a2:	09 f0       	breq	.+2      	; 0x63a6 <vfprintf+0x19e>
    63a4:	5a c0       	rjmp	.+180    	; 0x645a <vfprintf+0x252>
    63a6:	28 e0       	ldi	r18, 0x08	; 8
    63a8:	30 e0       	ldi	r19, 0x00	; 0
    63aa:	14 c0       	rjmp	.+40     	; 0x63d4 <vfprintf+0x1cc>
    63ac:	15 37       	cpi	r17, 0x75	; 117
    63ae:	19 f0       	breq	.+6      	; 0x63b6 <vfprintf+0x1ae>
    63b0:	18 37       	cpi	r17, 0x78	; 120
    63b2:	41 f0       	breq	.+16     	; 0x63c4 <vfprintf+0x1bc>
    63b4:	52 c0       	rjmp	.+164    	; 0x645a <vfprintf+0x252>
    63b6:	02 2f       	mov	r16, r18
    63b8:	0f 7e       	andi	r16, 0xEF	; 239
    63ba:	2a e0       	ldi	r18, 0x0A	; 10
    63bc:	30 e0       	ldi	r19, 0x00	; 0
    63be:	0a c0       	rjmp	.+20     	; 0x63d4 <vfprintf+0x1cc>
    63c0:	02 2f       	mov	r16, r18
    63c2:	00 61       	ori	r16, 0x10	; 16
    63c4:	04 62       	ori	r16, 0x24	; 36
    63c6:	20 e1       	ldi	r18, 0x10	; 16
    63c8:	30 e0       	ldi	r19, 0x00	; 0
    63ca:	04 c0       	rjmp	.+8      	; 0x63d4 <vfprintf+0x1cc>
    63cc:	02 2f       	mov	r16, r18
    63ce:	04 60       	ori	r16, 0x04	; 4
    63d0:	20 e1       	ldi	r18, 0x10	; 16
    63d2:	32 e0       	ldi	r19, 0x02	; 2
    63d4:	37 01       	movw	r6, r14
    63d6:	07 ff       	sbrs	r16, 7
    63d8:	09 c0       	rjmp	.+18     	; 0x63ec <vfprintf+0x1e4>
    63da:	f4 e0       	ldi	r31, 0x04	; 4
    63dc:	6f 0e       	add	r6, r31
    63de:	71 1c       	adc	r7, r1
    63e0:	f7 01       	movw	r30, r14
    63e2:	60 81       	ld	r22, Z
    63e4:	71 81       	ldd	r23, Z+1	; 0x01
    63e6:	82 81       	ldd	r24, Z+2	; 0x02
    63e8:	93 81       	ldd	r25, Z+3	; 0x03
    63ea:	08 c0       	rjmp	.+16     	; 0x63fc <vfprintf+0x1f4>
    63ec:	f2 e0       	ldi	r31, 0x02	; 2
    63ee:	6f 0e       	add	r6, r31
    63f0:	71 1c       	adc	r7, r1
    63f2:	f7 01       	movw	r30, r14
    63f4:	60 81       	ld	r22, Z
    63f6:	71 81       	ldd	r23, Z+1	; 0x01
    63f8:	80 e0       	ldi	r24, 0x00	; 0
    63fa:	90 e0       	ldi	r25, 0x00	; 0
    63fc:	a4 01       	movw	r20, r8
    63fe:	0e 94 36 34 	call	0x686c	; 0x686c <__ultoa_invert>
    6402:	18 2f       	mov	r17, r24
    6404:	18 19       	sub	r17, r8
    6406:	06 ff       	sbrs	r16, 6
    6408:	05 c0       	rjmp	.+10     	; 0x6414 <vfprintf+0x20c>
    640a:	b6 01       	movw	r22, r12
    640c:	8d e2       	ldi	r24, 0x2D	; 45
    640e:	90 e0       	ldi	r25, 0x00	; 0
    6410:	0e 94 84 33 	call	0x6708	; 0x6708 <fputc>
    6414:	04 ff       	sbrs	r16, 4
    6416:	15 c0       	rjmp	.+42     	; 0x6442 <vfprintf+0x23a>
    6418:	fe 01       	movw	r30, r28
    641a:	e1 0f       	add	r30, r17
    641c:	f1 1d       	adc	r31, r1
    641e:	80 81       	ld	r24, Z
    6420:	80 33       	cpi	r24, 0x30	; 48
    6422:	79 f0       	breq	.+30     	; 0x6442 <vfprintf+0x23a>
    6424:	b6 01       	movw	r22, r12
    6426:	80 e3       	ldi	r24, 0x30	; 48
    6428:	90 e0       	ldi	r25, 0x00	; 0
    642a:	0e 94 84 33 	call	0x6708	; 0x6708 <fputc>
    642e:	02 ff       	sbrs	r16, 2
    6430:	08 c0       	rjmp	.+16     	; 0x6442 <vfprintf+0x23a>
    6432:	00 72       	andi	r16, 0x20	; 32
    6434:	80 2f       	mov	r24, r16
    6436:	90 e0       	ldi	r25, 0x00	; 0
    6438:	b6 01       	movw	r22, r12
    643a:	88 5a       	subi	r24, 0xA8	; 168
    643c:	9f 4f       	sbci	r25, 0xFF	; 255
    643e:	0e 94 84 33 	call	0x6708	; 0x6708 <fputc>
    6442:	11 50       	subi	r17, 0x01	; 1
    6444:	f4 01       	movw	r30, r8
    6446:	e1 0f       	add	r30, r17
    6448:	f1 1d       	adc	r31, r1
    644a:	80 81       	ld	r24, Z
    644c:	b6 01       	movw	r22, r12
    644e:	90 e0       	ldi	r25, 0x00	; 0
    6450:	0e 94 84 33 	call	0x6708	; 0x6708 <fputc>
    6454:	11 11       	cpse	r17, r1
    6456:	f5 cf       	rjmp	.-22     	; 0x6442 <vfprintf+0x23a>
    6458:	15 cf       	rjmp	.-470    	; 0x6284 <vfprintf+0x7c>
    645a:	f6 01       	movw	r30, r12
    645c:	86 81       	ldd	r24, Z+6	; 0x06
    645e:	97 81       	ldd	r25, Z+7	; 0x07
    6460:	05 c0       	rjmp	.+10     	; 0x646c <vfprintf+0x264>
    6462:	8f ef       	ldi	r24, 0xFF	; 255
    6464:	9f ef       	ldi	r25, 0xFF	; 255
    6466:	02 c0       	rjmp	.+4      	; 0x646c <vfprintf+0x264>
    6468:	02 2f       	mov	r16, r18
    646a:	31 cf       	rjmp	.-414    	; 0x62ce <vfprintf+0xc6>
    646c:	2c 96       	adiw	r28, 0x0c	; 12
    646e:	0f b6       	in	r0, 0x3f	; 63
    6470:	f8 94       	cli
    6472:	de bf       	out	0x3e, r29	; 62
    6474:	0f be       	out	0x3f, r0	; 63
    6476:	cd bf       	out	0x3d, r28	; 61
    6478:	df 91       	pop	r29
    647a:	cf 91       	pop	r28
    647c:	1f 91       	pop	r17
    647e:	0f 91       	pop	r16
    6480:	ff 90       	pop	r15
    6482:	ef 90       	pop	r14
    6484:	df 90       	pop	r13
    6486:	cf 90       	pop	r12
    6488:	bf 90       	pop	r11
    648a:	af 90       	pop	r10
    648c:	9f 90       	pop	r9
    648e:	8f 90       	pop	r8
    6490:	7f 90       	pop	r7
    6492:	6f 90       	pop	r6
    6494:	08 95       	ret

00006496 <__usmulhisi3>:
    6496:	0e 94 08 33 	call	0x6610	; 0x6610 <__umulhisi3>

0000649a <__usmulhisi3_tail>:
    649a:	b7 ff       	sbrs	r27, 7
    649c:	08 95       	ret
    649e:	82 1b       	sub	r24, r18
    64a0:	93 0b       	sbc	r25, r19
    64a2:	08 95       	ret

000064a4 <__muluhisi3>:
    64a4:	0e 94 08 33 	call	0x6610	; 0x6610 <__umulhisi3>
    64a8:	a5 9f       	mul	r26, r21
    64aa:	90 0d       	add	r25, r0
    64ac:	b4 9f       	mul	r27, r20
    64ae:	90 0d       	add	r25, r0
    64b0:	a4 9f       	mul	r26, r20
    64b2:	80 0d       	add	r24, r0
    64b4:	91 1d       	adc	r25, r1
    64b6:	11 24       	eor	r1, r1
    64b8:	08 95       	ret

000064ba <__mulsi3>:
    64ba:	db 01       	movw	r26, r22
    64bc:	8f 93       	push	r24
    64be:	9f 93       	push	r25
    64c0:	0e 94 52 32 	call	0x64a4	; 0x64a4 <__muluhisi3>
    64c4:	bf 91       	pop	r27
    64c6:	af 91       	pop	r26
    64c8:	a2 9f       	mul	r26, r18
    64ca:	80 0d       	add	r24, r0
    64cc:	91 1d       	adc	r25, r1
    64ce:	a3 9f       	mul	r26, r19
    64d0:	90 0d       	add	r25, r0
    64d2:	b2 9f       	mul	r27, r18
    64d4:	90 0d       	add	r25, r0
    64d6:	11 24       	eor	r1, r1
    64d8:	08 95       	ret

000064da <__udivmodhi4>:
    64da:	aa 1b       	sub	r26, r26
    64dc:	bb 1b       	sub	r27, r27
    64de:	51 e1       	ldi	r21, 0x11	; 17
    64e0:	07 c0       	rjmp	.+14     	; 0x64f0 <__udivmodhi4_ep>

000064e2 <__udivmodhi4_loop>:
    64e2:	aa 1f       	adc	r26, r26
    64e4:	bb 1f       	adc	r27, r27
    64e6:	a6 17       	cp	r26, r22
    64e8:	b7 07       	cpc	r27, r23
    64ea:	10 f0       	brcs	.+4      	; 0x64f0 <__udivmodhi4_ep>
    64ec:	a6 1b       	sub	r26, r22
    64ee:	b7 0b       	sbc	r27, r23

000064f0 <__udivmodhi4_ep>:
    64f0:	88 1f       	adc	r24, r24
    64f2:	99 1f       	adc	r25, r25
    64f4:	5a 95       	dec	r21
    64f6:	a9 f7       	brne	.-22     	; 0x64e2 <__udivmodhi4_loop>
    64f8:	80 95       	com	r24
    64fa:	90 95       	com	r25
    64fc:	bc 01       	movw	r22, r24
    64fe:	cd 01       	movw	r24, r26
    6500:	08 95       	ret

00006502 <__udivmodsi4>:
    6502:	a1 e2       	ldi	r26, 0x21	; 33
    6504:	1a 2e       	mov	r1, r26
    6506:	aa 1b       	sub	r26, r26
    6508:	bb 1b       	sub	r27, r27
    650a:	fd 01       	movw	r30, r26
    650c:	0d c0       	rjmp	.+26     	; 0x6528 <__udivmodsi4_ep>

0000650e <__udivmodsi4_loop>:
    650e:	aa 1f       	adc	r26, r26
    6510:	bb 1f       	adc	r27, r27
    6512:	ee 1f       	adc	r30, r30
    6514:	ff 1f       	adc	r31, r31
    6516:	a2 17       	cp	r26, r18
    6518:	b3 07       	cpc	r27, r19
    651a:	e4 07       	cpc	r30, r20
    651c:	f5 07       	cpc	r31, r21
    651e:	20 f0       	brcs	.+8      	; 0x6528 <__udivmodsi4_ep>
    6520:	a2 1b       	sub	r26, r18
    6522:	b3 0b       	sbc	r27, r19
    6524:	e4 0b       	sbc	r30, r20
    6526:	f5 0b       	sbc	r31, r21

00006528 <__udivmodsi4_ep>:
    6528:	66 1f       	adc	r22, r22
    652a:	77 1f       	adc	r23, r23
    652c:	88 1f       	adc	r24, r24
    652e:	99 1f       	adc	r25, r25
    6530:	1a 94       	dec	r1
    6532:	69 f7       	brne	.-38     	; 0x650e <__udivmodsi4_loop>
    6534:	60 95       	com	r22
    6536:	70 95       	com	r23
    6538:	80 95       	com	r24
    653a:	90 95       	com	r25
    653c:	9b 01       	movw	r18, r22
    653e:	ac 01       	movw	r20, r24
    6540:	bd 01       	movw	r22, r26
    6542:	cf 01       	movw	r24, r30
    6544:	08 95       	ret

00006546 <__umoddi3>:
    6546:	68 94       	set
    6548:	01 c0       	rjmp	.+2      	; 0x654c <__udivdi3_umoddi3>

0000654a <__udivdi3>:
    654a:	e8 94       	clt

0000654c <__udivdi3_umoddi3>:
    654c:	8f 92       	push	r8
    654e:	9f 92       	push	r9
    6550:	cf 93       	push	r28
    6552:	df 93       	push	r29
    6554:	0e 94 b1 32 	call	0x6562	; 0x6562 <__udivmod64>
    6558:	df 91       	pop	r29
    655a:	cf 91       	pop	r28
    655c:	9f 90       	pop	r9
    655e:	8f 90       	pop	r8
    6560:	08 95       	ret

00006562 <__udivmod64>:
    6562:	88 24       	eor	r8, r8
    6564:	99 24       	eor	r9, r9
    6566:	f4 01       	movw	r30, r8
    6568:	e4 01       	movw	r28, r8
    656a:	b0 e4       	ldi	r27, 0x40	; 64
    656c:	9f 93       	push	r25
    656e:	aa 27       	eor	r26, r26
    6570:	9a 15       	cp	r25, r10
    6572:	8b 04       	cpc	r8, r11
    6574:	9c 04       	cpc	r9, r12
    6576:	ed 05       	cpc	r30, r13
    6578:	fe 05       	cpc	r31, r14
    657a:	cf 05       	cpc	r28, r15
    657c:	d0 07       	cpc	r29, r16
    657e:	a1 07       	cpc	r26, r17
    6580:	98 f4       	brcc	.+38     	; 0x65a8 <__udivmod64+0x46>
    6582:	ad 2f       	mov	r26, r29
    6584:	dc 2f       	mov	r29, r28
    6586:	cf 2f       	mov	r28, r31
    6588:	fe 2f       	mov	r31, r30
    658a:	e9 2d       	mov	r30, r9
    658c:	98 2c       	mov	r9, r8
    658e:	89 2e       	mov	r8, r25
    6590:	98 2f       	mov	r25, r24
    6592:	87 2f       	mov	r24, r23
    6594:	76 2f       	mov	r23, r22
    6596:	65 2f       	mov	r22, r21
    6598:	54 2f       	mov	r21, r20
    659a:	43 2f       	mov	r20, r19
    659c:	32 2f       	mov	r19, r18
    659e:	22 27       	eor	r18, r18
    65a0:	b8 50       	subi	r27, 0x08	; 8
    65a2:	31 f7       	brne	.-52     	; 0x6570 <__udivmod64+0xe>
    65a4:	bf 91       	pop	r27
    65a6:	27 c0       	rjmp	.+78     	; 0x65f6 <__udivmod64+0x94>
    65a8:	1b 2e       	mov	r1, r27
    65aa:	bf 91       	pop	r27
    65ac:	bb 27       	eor	r27, r27
    65ae:	22 0f       	add	r18, r18
    65b0:	33 1f       	adc	r19, r19
    65b2:	44 1f       	adc	r20, r20
    65b4:	55 1f       	adc	r21, r21
    65b6:	66 1f       	adc	r22, r22
    65b8:	77 1f       	adc	r23, r23
    65ba:	88 1f       	adc	r24, r24
    65bc:	99 1f       	adc	r25, r25
    65be:	88 1c       	adc	r8, r8
    65c0:	99 1c       	adc	r9, r9
    65c2:	ee 1f       	adc	r30, r30
    65c4:	ff 1f       	adc	r31, r31
    65c6:	cc 1f       	adc	r28, r28
    65c8:	dd 1f       	adc	r29, r29
    65ca:	aa 1f       	adc	r26, r26
    65cc:	bb 1f       	adc	r27, r27
    65ce:	8a 14       	cp	r8, r10
    65d0:	9b 04       	cpc	r9, r11
    65d2:	ec 05       	cpc	r30, r12
    65d4:	fd 05       	cpc	r31, r13
    65d6:	ce 05       	cpc	r28, r14
    65d8:	df 05       	cpc	r29, r15
    65da:	a0 07       	cpc	r26, r16
    65dc:	b1 07       	cpc	r27, r17
    65de:	48 f0       	brcs	.+18     	; 0x65f2 <__udivmod64+0x90>
    65e0:	8a 18       	sub	r8, r10
    65e2:	9b 08       	sbc	r9, r11
    65e4:	ec 09       	sbc	r30, r12
    65e6:	fd 09       	sbc	r31, r13
    65e8:	ce 09       	sbc	r28, r14
    65ea:	df 09       	sbc	r29, r15
    65ec:	a0 0b       	sbc	r26, r16
    65ee:	b1 0b       	sbc	r27, r17
    65f0:	21 60       	ori	r18, 0x01	; 1
    65f2:	1a 94       	dec	r1
    65f4:	e1 f6       	brne	.-72     	; 0x65ae <__udivmod64+0x4c>
    65f6:	2e f4       	brtc	.+10     	; 0x6602 <__udivmod64+0xa0>
    65f8:	94 01       	movw	r18, r8
    65fa:	af 01       	movw	r20, r30
    65fc:	be 01       	movw	r22, r28
    65fe:	cd 01       	movw	r24, r26
    6600:	00 0c       	add	r0, r0
    6602:	08 95       	ret

00006604 <__tablejump2__>:
    6604:	ee 0f       	add	r30, r30
    6606:	ff 1f       	adc	r31, r31

00006608 <__tablejump__>:
    6608:	05 90       	lpm	r0, Z+
    660a:	f4 91       	lpm	r31, Z
    660c:	e0 2d       	mov	r30, r0
    660e:	09 94       	ijmp

00006610 <__umulhisi3>:
    6610:	a2 9f       	mul	r26, r18
    6612:	b0 01       	movw	r22, r0
    6614:	b3 9f       	mul	r27, r19
    6616:	c0 01       	movw	r24, r0
    6618:	a3 9f       	mul	r26, r19
    661a:	70 0d       	add	r23, r0
    661c:	81 1d       	adc	r24, r1
    661e:	11 24       	eor	r1, r1
    6620:	91 1d       	adc	r25, r1
    6622:	b2 9f       	mul	r27, r18
    6624:	70 0d       	add	r23, r0
    6626:	81 1d       	adc	r24, r1
    6628:	11 24       	eor	r1, r1
    662a:	91 1d       	adc	r25, r1
    662c:	08 95       	ret

0000662e <strchr_P>:
    662e:	fc 01       	movw	r30, r24
    6630:	05 90       	lpm	r0, Z+
    6632:	06 16       	cp	r0, r22
    6634:	21 f0       	breq	.+8      	; 0x663e <strchr_P+0x10>
    6636:	00 20       	and	r0, r0
    6638:	d9 f7       	brne	.-10     	; 0x6630 <strchr_P+0x2>
    663a:	c0 01       	movw	r24, r0
    663c:	08 95       	ret
    663e:	31 97       	sbiw	r30, 0x01	; 1
    6640:	cf 01       	movw	r24, r30
    6642:	08 95       	ret

00006644 <memcpy>:
    6644:	fb 01       	movw	r30, r22
    6646:	dc 01       	movw	r26, r24
    6648:	02 c0       	rjmp	.+4      	; 0x664e <memcpy+0xa>
    664a:	01 90       	ld	r0, Z+
    664c:	0d 92       	st	X+, r0
    664e:	41 50       	subi	r20, 0x01	; 1
    6650:	50 40       	sbci	r21, 0x00	; 0
    6652:	d8 f7       	brcc	.-10     	; 0x664a <memcpy+0x6>
    6654:	08 95       	ret

00006656 <strncmp>:
    6656:	fb 01       	movw	r30, r22
    6658:	dc 01       	movw	r26, r24
    665a:	41 50       	subi	r20, 0x01	; 1
    665c:	50 40       	sbci	r21, 0x00	; 0
    665e:	30 f0       	brcs	.+12     	; 0x666c <strncmp+0x16>
    6660:	8d 91       	ld	r24, X+
    6662:	01 90       	ld	r0, Z+
    6664:	80 19       	sub	r24, r0
    6666:	19 f4       	brne	.+6      	; 0x666e <strncmp+0x18>
    6668:	00 20       	and	r0, r0
    666a:	b9 f7       	brne	.-18     	; 0x665a <strncmp+0x4>
    666c:	88 1b       	sub	r24, r24
    666e:	99 0b       	sbc	r25, r25
    6670:	08 95       	ret

00006672 <fdevopen>:
    6672:	0f 93       	push	r16
    6674:	1f 93       	push	r17
    6676:	cf 93       	push	r28
    6678:	df 93       	push	r29
    667a:	00 97       	sbiw	r24, 0x00	; 0
    667c:	31 f4       	brne	.+12     	; 0x668a <fdevopen+0x18>
    667e:	61 15       	cp	r22, r1
    6680:	71 05       	cpc	r23, r1
    6682:	19 f4       	brne	.+6      	; 0x668a <fdevopen+0x18>
    6684:	80 e0       	ldi	r24, 0x00	; 0
    6686:	90 e0       	ldi	r25, 0x00	; 0
    6688:	3a c0       	rjmp	.+116    	; 0x66fe <fdevopen+0x8c>
    668a:	8b 01       	movw	r16, r22
    668c:	ec 01       	movw	r28, r24
    668e:	6e e0       	ldi	r22, 0x0E	; 14
    6690:	70 e0       	ldi	r23, 0x00	; 0
    6692:	81 e0       	ldi	r24, 0x01	; 1
    6694:	90 e0       	ldi	r25, 0x00	; 0
    6696:	0e 94 aa 34 	call	0x6954	; 0x6954 <calloc>
    669a:	fc 01       	movw	r30, r24
    669c:	00 97       	sbiw	r24, 0x00	; 0
    669e:	91 f3       	breq	.-28     	; 0x6684 <fdevopen+0x12>
    66a0:	80 e8       	ldi	r24, 0x80	; 128
    66a2:	83 83       	std	Z+3, r24	; 0x03
    66a4:	01 15       	cp	r16, r1
    66a6:	11 05       	cpc	r17, r1
    66a8:	71 f0       	breq	.+28     	; 0x66c6 <fdevopen+0x54>
    66aa:	13 87       	std	Z+11, r17	; 0x0b
    66ac:	02 87       	std	Z+10, r16	; 0x0a
    66ae:	81 e8       	ldi	r24, 0x81	; 129
    66b0:	83 83       	std	Z+3, r24	; 0x03
    66b2:	80 91 fb 0b 	lds	r24, 0x0BFB
    66b6:	90 91 fc 0b 	lds	r25, 0x0BFC
    66ba:	89 2b       	or	r24, r25
    66bc:	21 f4       	brne	.+8      	; 0x66c6 <fdevopen+0x54>
    66be:	f0 93 fc 0b 	sts	0x0BFC, r31
    66c2:	e0 93 fb 0b 	sts	0x0BFB, r30
    66c6:	20 97       	sbiw	r28, 0x00	; 0
    66c8:	c9 f0       	breq	.+50     	; 0x66fc <fdevopen+0x8a>
    66ca:	d1 87       	std	Z+9, r29	; 0x09
    66cc:	c0 87       	std	Z+8, r28	; 0x08
    66ce:	83 81       	ldd	r24, Z+3	; 0x03
    66d0:	82 60       	ori	r24, 0x02	; 2
    66d2:	83 83       	std	Z+3, r24	; 0x03
    66d4:	80 91 fd 0b 	lds	r24, 0x0BFD
    66d8:	90 91 fe 0b 	lds	r25, 0x0BFE
    66dc:	89 2b       	or	r24, r25
    66de:	71 f4       	brne	.+28     	; 0x66fc <fdevopen+0x8a>
    66e0:	f0 93 fe 0b 	sts	0x0BFE, r31
    66e4:	e0 93 fd 0b 	sts	0x0BFD, r30
    66e8:	80 91 ff 0b 	lds	r24, 0x0BFF
    66ec:	90 91 00 0c 	lds	r25, 0x0C00
    66f0:	89 2b       	or	r24, r25
    66f2:	21 f4       	brne	.+8      	; 0x66fc <fdevopen+0x8a>
    66f4:	f0 93 00 0c 	sts	0x0C00, r31
    66f8:	e0 93 ff 0b 	sts	0x0BFF, r30
    66fc:	cf 01       	movw	r24, r30
    66fe:	df 91       	pop	r29
    6700:	cf 91       	pop	r28
    6702:	1f 91       	pop	r17
    6704:	0f 91       	pop	r16
    6706:	08 95       	ret

00006708 <fputc>:
    6708:	0f 93       	push	r16
    670a:	1f 93       	push	r17
    670c:	cf 93       	push	r28
    670e:	df 93       	push	r29
    6710:	fb 01       	movw	r30, r22
    6712:	23 81       	ldd	r18, Z+3	; 0x03
    6714:	21 fd       	sbrc	r18, 1
    6716:	03 c0       	rjmp	.+6      	; 0x671e <fputc+0x16>
    6718:	8f ef       	ldi	r24, 0xFF	; 255
    671a:	9f ef       	ldi	r25, 0xFF	; 255
    671c:	28 c0       	rjmp	.+80     	; 0x676e <fputc+0x66>
    671e:	22 ff       	sbrs	r18, 2
    6720:	16 c0       	rjmp	.+44     	; 0x674e <fputc+0x46>
    6722:	46 81       	ldd	r20, Z+6	; 0x06
    6724:	57 81       	ldd	r21, Z+7	; 0x07
    6726:	24 81       	ldd	r18, Z+4	; 0x04
    6728:	35 81       	ldd	r19, Z+5	; 0x05
    672a:	42 17       	cp	r20, r18
    672c:	53 07       	cpc	r21, r19
    672e:	44 f4       	brge	.+16     	; 0x6740 <fputc+0x38>
    6730:	a0 81       	ld	r26, Z
    6732:	b1 81       	ldd	r27, Z+1	; 0x01
    6734:	9d 01       	movw	r18, r26
    6736:	2f 5f       	subi	r18, 0xFF	; 255
    6738:	3f 4f       	sbci	r19, 0xFF	; 255
    673a:	31 83       	std	Z+1, r19	; 0x01
    673c:	20 83       	st	Z, r18
    673e:	8c 93       	st	X, r24
    6740:	26 81       	ldd	r18, Z+6	; 0x06
    6742:	37 81       	ldd	r19, Z+7	; 0x07
    6744:	2f 5f       	subi	r18, 0xFF	; 255
    6746:	3f 4f       	sbci	r19, 0xFF	; 255
    6748:	37 83       	std	Z+7, r19	; 0x07
    674a:	26 83       	std	Z+6, r18	; 0x06
    674c:	10 c0       	rjmp	.+32     	; 0x676e <fputc+0x66>
    674e:	eb 01       	movw	r28, r22
    6750:	09 2f       	mov	r16, r25
    6752:	18 2f       	mov	r17, r24
    6754:	00 84       	ldd	r0, Z+8	; 0x08
    6756:	f1 85       	ldd	r31, Z+9	; 0x09
    6758:	e0 2d       	mov	r30, r0
    675a:	09 95       	icall
    675c:	89 2b       	or	r24, r25
    675e:	e1 f6       	brne	.-72     	; 0x6718 <fputc+0x10>
    6760:	8e 81       	ldd	r24, Y+6	; 0x06
    6762:	9f 81       	ldd	r25, Y+7	; 0x07
    6764:	01 96       	adiw	r24, 0x01	; 1
    6766:	9f 83       	std	Y+7, r25	; 0x07
    6768:	8e 83       	std	Y+6, r24	; 0x06
    676a:	81 2f       	mov	r24, r17
    676c:	90 2f       	mov	r25, r16
    676e:	df 91       	pop	r29
    6770:	cf 91       	pop	r28
    6772:	1f 91       	pop	r17
    6774:	0f 91       	pop	r16
    6776:	08 95       	ret

00006778 <printf>:
    6778:	cf 93       	push	r28
    677a:	df 93       	push	r29
    677c:	cd b7       	in	r28, 0x3d	; 61
    677e:	de b7       	in	r29, 0x3e	; 62
    6780:	ae 01       	movw	r20, r28
    6782:	4b 5f       	subi	r20, 0xFB	; 251
    6784:	5f 4f       	sbci	r21, 0xFF	; 255
    6786:	fa 01       	movw	r30, r20
    6788:	61 91       	ld	r22, Z+
    678a:	71 91       	ld	r23, Z+
    678c:	af 01       	movw	r20, r30
    678e:	80 91 fd 0b 	lds	r24, 0x0BFD
    6792:	90 91 fe 0b 	lds	r25, 0x0BFE
    6796:	0e 94 04 31 	call	0x6208	; 0x6208 <vfprintf>
    679a:	df 91       	pop	r29
    679c:	cf 91       	pop	r28
    679e:	08 95       	ret

000067a0 <putchar>:
    67a0:	60 91 fd 0b 	lds	r22, 0x0BFD
    67a4:	70 91 fe 0b 	lds	r23, 0x0BFE
    67a8:	0c 94 84 33 	jmp	0x6708	; 0x6708 <fputc>

000067ac <puts>:
    67ac:	0f 93       	push	r16
    67ae:	1f 93       	push	r17
    67b0:	cf 93       	push	r28
    67b2:	df 93       	push	r29
    67b4:	e0 91 fd 0b 	lds	r30, 0x0BFD
    67b8:	f0 91 fe 0b 	lds	r31, 0x0BFE
    67bc:	23 81       	ldd	r18, Z+3	; 0x03
    67be:	21 ff       	sbrs	r18, 1
    67c0:	1b c0       	rjmp	.+54     	; 0x67f8 <puts+0x4c>
    67c2:	8c 01       	movw	r16, r24
    67c4:	d0 e0       	ldi	r29, 0x00	; 0
    67c6:	c0 e0       	ldi	r28, 0x00	; 0
    67c8:	f8 01       	movw	r30, r16
    67ca:	81 91       	ld	r24, Z+
    67cc:	8f 01       	movw	r16, r30
    67ce:	60 91 fd 0b 	lds	r22, 0x0BFD
    67d2:	70 91 fe 0b 	lds	r23, 0x0BFE
    67d6:	db 01       	movw	r26, r22
    67d8:	18 96       	adiw	r26, 0x08	; 8
    67da:	ed 91       	ld	r30, X+
    67dc:	fc 91       	ld	r31, X
    67de:	19 97       	sbiw	r26, 0x09	; 9
    67e0:	88 23       	and	r24, r24
    67e2:	31 f0       	breq	.+12     	; 0x67f0 <puts+0x44>
    67e4:	09 95       	icall
    67e6:	89 2b       	or	r24, r25
    67e8:	79 f3       	breq	.-34     	; 0x67c8 <puts+0x1c>
    67ea:	df ef       	ldi	r29, 0xFF	; 255
    67ec:	cf ef       	ldi	r28, 0xFF	; 255
    67ee:	ec cf       	rjmp	.-40     	; 0x67c8 <puts+0x1c>
    67f0:	8a e0       	ldi	r24, 0x0A	; 10
    67f2:	09 95       	icall
    67f4:	89 2b       	or	r24, r25
    67f6:	19 f0       	breq	.+6      	; 0x67fe <puts+0x52>
    67f8:	8f ef       	ldi	r24, 0xFF	; 255
    67fa:	9f ef       	ldi	r25, 0xFF	; 255
    67fc:	02 c0       	rjmp	.+4      	; 0x6802 <puts+0x56>
    67fe:	8d 2f       	mov	r24, r29
    6800:	9c 2f       	mov	r25, r28
    6802:	df 91       	pop	r29
    6804:	cf 91       	pop	r28
    6806:	1f 91       	pop	r17
    6808:	0f 91       	pop	r16
    680a:	08 95       	ret

0000680c <sprintf>:
    680c:	0f 93       	push	r16
    680e:	1f 93       	push	r17
    6810:	cf 93       	push	r28
    6812:	df 93       	push	r29
    6814:	cd b7       	in	r28, 0x3d	; 61
    6816:	de b7       	in	r29, 0x3e	; 62
    6818:	2e 97       	sbiw	r28, 0x0e	; 14
    681a:	0f b6       	in	r0, 0x3f	; 63
    681c:	f8 94       	cli
    681e:	de bf       	out	0x3e, r29	; 62
    6820:	0f be       	out	0x3f, r0	; 63
    6822:	cd bf       	out	0x3d, r28	; 61
    6824:	0d 89       	ldd	r16, Y+21	; 0x15
    6826:	1e 89       	ldd	r17, Y+22	; 0x16
    6828:	86 e0       	ldi	r24, 0x06	; 6
    682a:	8c 83       	std	Y+4, r24	; 0x04
    682c:	1a 83       	std	Y+2, r17	; 0x02
    682e:	09 83       	std	Y+1, r16	; 0x01
    6830:	8f ef       	ldi	r24, 0xFF	; 255
    6832:	9f e7       	ldi	r25, 0x7F	; 127
    6834:	9e 83       	std	Y+6, r25	; 0x06
    6836:	8d 83       	std	Y+5, r24	; 0x05
    6838:	ae 01       	movw	r20, r28
    683a:	47 5e       	subi	r20, 0xE7	; 231
    683c:	5f 4f       	sbci	r21, 0xFF	; 255
    683e:	6f 89       	ldd	r22, Y+23	; 0x17
    6840:	78 8d       	ldd	r23, Y+24	; 0x18
    6842:	ce 01       	movw	r24, r28
    6844:	01 96       	adiw	r24, 0x01	; 1
    6846:	0e 94 04 31 	call	0x6208	; 0x6208 <vfprintf>
    684a:	2f 81       	ldd	r18, Y+7	; 0x07
    684c:	38 85       	ldd	r19, Y+8	; 0x08
    684e:	f8 01       	movw	r30, r16
    6850:	e2 0f       	add	r30, r18
    6852:	f3 1f       	adc	r31, r19
    6854:	10 82       	st	Z, r1
    6856:	2e 96       	adiw	r28, 0x0e	; 14
    6858:	0f b6       	in	r0, 0x3f	; 63
    685a:	f8 94       	cli
    685c:	de bf       	out	0x3e, r29	; 62
    685e:	0f be       	out	0x3f, r0	; 63
    6860:	cd bf       	out	0x3d, r28	; 61
    6862:	df 91       	pop	r29
    6864:	cf 91       	pop	r28
    6866:	1f 91       	pop	r17
    6868:	0f 91       	pop	r16
    686a:	08 95       	ret

0000686c <__ultoa_invert>:
    686c:	fa 01       	movw	r30, r20
    686e:	aa 27       	eor	r26, r26
    6870:	28 30       	cpi	r18, 0x08	; 8
    6872:	51 f1       	breq	.+84     	; 0x68c8 <__ultoa_invert+0x5c>
    6874:	20 31       	cpi	r18, 0x10	; 16
    6876:	81 f1       	breq	.+96     	; 0x68d8 <__ultoa_invert+0x6c>
    6878:	e8 94       	clt
    687a:	6f 93       	push	r22
    687c:	6e 7f       	andi	r22, 0xFE	; 254
    687e:	6e 5f       	subi	r22, 0xFE	; 254
    6880:	7f 4f       	sbci	r23, 0xFF	; 255
    6882:	8f 4f       	sbci	r24, 0xFF	; 255
    6884:	9f 4f       	sbci	r25, 0xFF	; 255
    6886:	af 4f       	sbci	r26, 0xFF	; 255
    6888:	b1 e0       	ldi	r27, 0x01	; 1
    688a:	3e d0       	rcall	.+124    	; 0x6908 <__ultoa_invert+0x9c>
    688c:	b4 e0       	ldi	r27, 0x04	; 4
    688e:	3c d0       	rcall	.+120    	; 0x6908 <__ultoa_invert+0x9c>
    6890:	67 0f       	add	r22, r23
    6892:	78 1f       	adc	r23, r24
    6894:	89 1f       	adc	r24, r25
    6896:	9a 1f       	adc	r25, r26
    6898:	a1 1d       	adc	r26, r1
    689a:	68 0f       	add	r22, r24
    689c:	79 1f       	adc	r23, r25
    689e:	8a 1f       	adc	r24, r26
    68a0:	91 1d       	adc	r25, r1
    68a2:	a1 1d       	adc	r26, r1
    68a4:	6a 0f       	add	r22, r26
    68a6:	71 1d       	adc	r23, r1
    68a8:	81 1d       	adc	r24, r1
    68aa:	91 1d       	adc	r25, r1
    68ac:	a1 1d       	adc	r26, r1
    68ae:	20 d0       	rcall	.+64     	; 0x68f0 <__ultoa_invert+0x84>
    68b0:	09 f4       	brne	.+2      	; 0x68b4 <__ultoa_invert+0x48>
    68b2:	68 94       	set
    68b4:	3f 91       	pop	r19
    68b6:	2a e0       	ldi	r18, 0x0A	; 10
    68b8:	26 9f       	mul	r18, r22
    68ba:	11 24       	eor	r1, r1
    68bc:	30 19       	sub	r19, r0
    68be:	30 5d       	subi	r19, 0xD0	; 208
    68c0:	31 93       	st	Z+, r19
    68c2:	de f6       	brtc	.-74     	; 0x687a <__ultoa_invert+0xe>
    68c4:	cf 01       	movw	r24, r30
    68c6:	08 95       	ret
    68c8:	46 2f       	mov	r20, r22
    68ca:	47 70       	andi	r20, 0x07	; 7
    68cc:	40 5d       	subi	r20, 0xD0	; 208
    68ce:	41 93       	st	Z+, r20
    68d0:	b3 e0       	ldi	r27, 0x03	; 3
    68d2:	0f d0       	rcall	.+30     	; 0x68f2 <__ultoa_invert+0x86>
    68d4:	c9 f7       	brne	.-14     	; 0x68c8 <__ultoa_invert+0x5c>
    68d6:	f6 cf       	rjmp	.-20     	; 0x68c4 <__ultoa_invert+0x58>
    68d8:	46 2f       	mov	r20, r22
    68da:	4f 70       	andi	r20, 0x0F	; 15
    68dc:	40 5d       	subi	r20, 0xD0	; 208
    68de:	4a 33       	cpi	r20, 0x3A	; 58
    68e0:	18 f0       	brcs	.+6      	; 0x68e8 <__ultoa_invert+0x7c>
    68e2:	49 5d       	subi	r20, 0xD9	; 217
    68e4:	31 fd       	sbrc	r19, 1
    68e6:	40 52       	subi	r20, 0x20	; 32
    68e8:	41 93       	st	Z+, r20
    68ea:	02 d0       	rcall	.+4      	; 0x68f0 <__ultoa_invert+0x84>
    68ec:	a9 f7       	brne	.-22     	; 0x68d8 <__ultoa_invert+0x6c>
    68ee:	ea cf       	rjmp	.-44     	; 0x68c4 <__ultoa_invert+0x58>
    68f0:	b4 e0       	ldi	r27, 0x04	; 4
    68f2:	a6 95       	lsr	r26
    68f4:	97 95       	ror	r25
    68f6:	87 95       	ror	r24
    68f8:	77 95       	ror	r23
    68fa:	67 95       	ror	r22
    68fc:	ba 95       	dec	r27
    68fe:	c9 f7       	brne	.-14     	; 0x68f2 <__ultoa_invert+0x86>
    6900:	00 97       	sbiw	r24, 0x00	; 0
    6902:	61 05       	cpc	r22, r1
    6904:	71 05       	cpc	r23, r1
    6906:	08 95       	ret
    6908:	9b 01       	movw	r18, r22
    690a:	ac 01       	movw	r20, r24
    690c:	0a 2e       	mov	r0, r26
    690e:	06 94       	lsr	r0
    6910:	57 95       	ror	r21
    6912:	47 95       	ror	r20
    6914:	37 95       	ror	r19
    6916:	27 95       	ror	r18
    6918:	ba 95       	dec	r27
    691a:	c9 f7       	brne	.-14     	; 0x690e <__ultoa_invert+0xa2>
    691c:	62 0f       	add	r22, r18
    691e:	73 1f       	adc	r23, r19
    6920:	84 1f       	adc	r24, r20
    6922:	95 1f       	adc	r25, r21
    6924:	a0 1d       	adc	r26, r0
    6926:	08 95       	ret

00006928 <__eerd_byte_m128rfa1>:
    6928:	f9 99       	sbic	0x1f, 1	; 31
    692a:	fe cf       	rjmp	.-4      	; 0x6928 <__eerd_byte_m128rfa1>
    692c:	92 bd       	out	0x22, r25	; 34
    692e:	81 bd       	out	0x21, r24	; 33
    6930:	f8 9a       	sbi	0x1f, 0	; 31
    6932:	99 27       	eor	r25, r25
    6934:	80 b5       	in	r24, 0x20	; 32
    6936:	08 95       	ret

00006938 <__eewr_byte_m128rfa1>:
    6938:	26 2f       	mov	r18, r22

0000693a <__eewr_r18_m128rfa1>:
    693a:	f9 99       	sbic	0x1f, 1	; 31
    693c:	fe cf       	rjmp	.-4      	; 0x693a <__eewr_r18_m128rfa1>
    693e:	1f ba       	out	0x1f, r1	; 31
    6940:	92 bd       	out	0x22, r25	; 34
    6942:	81 bd       	out	0x21, r24	; 33
    6944:	20 bd       	out	0x20, r18	; 32
    6946:	0f b6       	in	r0, 0x3f	; 63
    6948:	f8 94       	cli
    694a:	fa 9a       	sbi	0x1f, 2	; 31
    694c:	f9 9a       	sbi	0x1f, 1	; 31
    694e:	0f be       	out	0x3f, r0	; 63
    6950:	01 96       	adiw	r24, 0x01	; 1
    6952:	08 95       	ret

00006954 <calloc>:
    6954:	0f 93       	push	r16
    6956:	1f 93       	push	r17
    6958:	cf 93       	push	r28
    695a:	df 93       	push	r29
    695c:	86 9f       	mul	r24, r22
    695e:	80 01       	movw	r16, r0
    6960:	87 9f       	mul	r24, r23
    6962:	10 0d       	add	r17, r0
    6964:	96 9f       	mul	r25, r22
    6966:	10 0d       	add	r17, r0
    6968:	11 24       	eor	r1, r1
    696a:	c8 01       	movw	r24, r16
    696c:	0e 94 c6 34 	call	0x698c	; 0x698c <malloc>
    6970:	ec 01       	movw	r28, r24
    6972:	00 97       	sbiw	r24, 0x00	; 0
    6974:	29 f0       	breq	.+10     	; 0x6980 <calloc+0x2c>
    6976:	a8 01       	movw	r20, r16
    6978:	60 e0       	ldi	r22, 0x00	; 0
    697a:	70 e0       	ldi	r23, 0x00	; 0
    697c:	0e 94 f3 35 	call	0x6be6	; 0x6be6 <memset>
    6980:	ce 01       	movw	r24, r28
    6982:	df 91       	pop	r29
    6984:	cf 91       	pop	r28
    6986:	1f 91       	pop	r17
    6988:	0f 91       	pop	r16
    698a:	08 95       	ret

0000698c <malloc>:
    698c:	cf 93       	push	r28
    698e:	df 93       	push	r29
    6990:	82 30       	cpi	r24, 0x02	; 2
    6992:	91 05       	cpc	r25, r1
    6994:	10 f4       	brcc	.+4      	; 0x699a <malloc+0xe>
    6996:	82 e0       	ldi	r24, 0x02	; 2
    6998:	90 e0       	ldi	r25, 0x00	; 0
    699a:	e0 91 03 0c 	lds	r30, 0x0C03
    699e:	f0 91 04 0c 	lds	r31, 0x0C04
    69a2:	20 e0       	ldi	r18, 0x00	; 0
    69a4:	30 e0       	ldi	r19, 0x00	; 0
    69a6:	c0 e0       	ldi	r28, 0x00	; 0
    69a8:	d0 e0       	ldi	r29, 0x00	; 0
    69aa:	30 97       	sbiw	r30, 0x00	; 0
    69ac:	11 f1       	breq	.+68     	; 0x69f2 <malloc+0x66>
    69ae:	40 81       	ld	r20, Z
    69b0:	51 81       	ldd	r21, Z+1	; 0x01
    69b2:	48 17       	cp	r20, r24
    69b4:	59 07       	cpc	r21, r25
    69b6:	c0 f0       	brcs	.+48     	; 0x69e8 <malloc+0x5c>
    69b8:	48 17       	cp	r20, r24
    69ba:	59 07       	cpc	r21, r25
    69bc:	61 f4       	brne	.+24     	; 0x69d6 <malloc+0x4a>
    69be:	82 81       	ldd	r24, Z+2	; 0x02
    69c0:	93 81       	ldd	r25, Z+3	; 0x03
    69c2:	20 97       	sbiw	r28, 0x00	; 0
    69c4:	19 f0       	breq	.+6      	; 0x69cc <malloc+0x40>
    69c6:	9b 83       	std	Y+3, r25	; 0x03
    69c8:	8a 83       	std	Y+2, r24	; 0x02
    69ca:	2b c0       	rjmp	.+86     	; 0x6a22 <malloc+0x96>
    69cc:	90 93 04 0c 	sts	0x0C04, r25
    69d0:	80 93 03 0c 	sts	0x0C03, r24
    69d4:	26 c0       	rjmp	.+76     	; 0x6a22 <malloc+0x96>
    69d6:	21 15       	cp	r18, r1
    69d8:	31 05       	cpc	r19, r1
    69da:	19 f0       	breq	.+6      	; 0x69e2 <malloc+0x56>
    69dc:	42 17       	cp	r20, r18
    69de:	53 07       	cpc	r21, r19
    69e0:	18 f4       	brcc	.+6      	; 0x69e8 <malloc+0x5c>
    69e2:	9a 01       	movw	r18, r20
    69e4:	be 01       	movw	r22, r28
    69e6:	df 01       	movw	r26, r30
    69e8:	ef 01       	movw	r28, r30
    69ea:	02 80       	ldd	r0, Z+2	; 0x02
    69ec:	f3 81       	ldd	r31, Z+3	; 0x03
    69ee:	e0 2d       	mov	r30, r0
    69f0:	dc cf       	rjmp	.-72     	; 0x69aa <malloc+0x1e>
    69f2:	21 15       	cp	r18, r1
    69f4:	31 05       	cpc	r19, r1
    69f6:	09 f1       	breq	.+66     	; 0x6a3a <malloc+0xae>
    69f8:	28 1b       	sub	r18, r24
    69fa:	39 0b       	sbc	r19, r25
    69fc:	24 30       	cpi	r18, 0x04	; 4
    69fe:	31 05       	cpc	r19, r1
    6a00:	90 f4       	brcc	.+36     	; 0x6a26 <malloc+0x9a>
    6a02:	12 96       	adiw	r26, 0x02	; 2
    6a04:	8d 91       	ld	r24, X+
    6a06:	9c 91       	ld	r25, X
    6a08:	13 97       	sbiw	r26, 0x03	; 3
    6a0a:	61 15       	cp	r22, r1
    6a0c:	71 05       	cpc	r23, r1
    6a0e:	21 f0       	breq	.+8      	; 0x6a18 <malloc+0x8c>
    6a10:	fb 01       	movw	r30, r22
    6a12:	93 83       	std	Z+3, r25	; 0x03
    6a14:	82 83       	std	Z+2, r24	; 0x02
    6a16:	04 c0       	rjmp	.+8      	; 0x6a20 <malloc+0x94>
    6a18:	90 93 04 0c 	sts	0x0C04, r25
    6a1c:	80 93 03 0c 	sts	0x0C03, r24
    6a20:	fd 01       	movw	r30, r26
    6a22:	32 96       	adiw	r30, 0x02	; 2
    6a24:	44 c0       	rjmp	.+136    	; 0x6aae <malloc+0x122>
    6a26:	fd 01       	movw	r30, r26
    6a28:	e2 0f       	add	r30, r18
    6a2a:	f3 1f       	adc	r31, r19
    6a2c:	81 93       	st	Z+, r24
    6a2e:	91 93       	st	Z+, r25
    6a30:	22 50       	subi	r18, 0x02	; 2
    6a32:	31 09       	sbc	r19, r1
    6a34:	2d 93       	st	X+, r18
    6a36:	3c 93       	st	X, r19
    6a38:	3a c0       	rjmp	.+116    	; 0x6aae <malloc+0x122>
    6a3a:	20 91 01 0c 	lds	r18, 0x0C01
    6a3e:	30 91 02 0c 	lds	r19, 0x0C02
    6a42:	23 2b       	or	r18, r19
    6a44:	41 f4       	brne	.+16     	; 0x6a56 <malloc+0xca>
    6a46:	20 91 23 02 	lds	r18, 0x0223
    6a4a:	30 91 24 02 	lds	r19, 0x0224
    6a4e:	30 93 02 0c 	sts	0x0C02, r19
    6a52:	20 93 01 0c 	sts	0x0C01, r18
    6a56:	20 91 21 02 	lds	r18, 0x0221
    6a5a:	30 91 22 02 	lds	r19, 0x0222
    6a5e:	21 15       	cp	r18, r1
    6a60:	31 05       	cpc	r19, r1
    6a62:	41 f4       	brne	.+16     	; 0x6a74 <malloc+0xe8>
    6a64:	2d b7       	in	r18, 0x3d	; 61
    6a66:	3e b7       	in	r19, 0x3e	; 62
    6a68:	40 91 25 02 	lds	r20, 0x0225
    6a6c:	50 91 26 02 	lds	r21, 0x0226
    6a70:	24 1b       	sub	r18, r20
    6a72:	35 0b       	sbc	r19, r21
    6a74:	e0 91 01 0c 	lds	r30, 0x0C01
    6a78:	f0 91 02 0c 	lds	r31, 0x0C02
    6a7c:	e2 17       	cp	r30, r18
    6a7e:	f3 07       	cpc	r31, r19
    6a80:	a0 f4       	brcc	.+40     	; 0x6aaa <malloc+0x11e>
    6a82:	2e 1b       	sub	r18, r30
    6a84:	3f 0b       	sbc	r19, r31
    6a86:	28 17       	cp	r18, r24
    6a88:	39 07       	cpc	r19, r25
    6a8a:	78 f0       	brcs	.+30     	; 0x6aaa <malloc+0x11e>
    6a8c:	ac 01       	movw	r20, r24
    6a8e:	4e 5f       	subi	r20, 0xFE	; 254
    6a90:	5f 4f       	sbci	r21, 0xFF	; 255
    6a92:	24 17       	cp	r18, r20
    6a94:	35 07       	cpc	r19, r21
    6a96:	48 f0       	brcs	.+18     	; 0x6aaa <malloc+0x11e>
    6a98:	4e 0f       	add	r20, r30
    6a9a:	5f 1f       	adc	r21, r31
    6a9c:	50 93 02 0c 	sts	0x0C02, r21
    6aa0:	40 93 01 0c 	sts	0x0C01, r20
    6aa4:	81 93       	st	Z+, r24
    6aa6:	91 93       	st	Z+, r25
    6aa8:	02 c0       	rjmp	.+4      	; 0x6aae <malloc+0x122>
    6aaa:	e0 e0       	ldi	r30, 0x00	; 0
    6aac:	f0 e0       	ldi	r31, 0x00	; 0
    6aae:	cf 01       	movw	r24, r30
    6ab0:	df 91       	pop	r29
    6ab2:	cf 91       	pop	r28
    6ab4:	08 95       	ret

00006ab6 <free>:
    6ab6:	0f 93       	push	r16
    6ab8:	1f 93       	push	r17
    6aba:	cf 93       	push	r28
    6abc:	df 93       	push	r29
    6abe:	00 97       	sbiw	r24, 0x00	; 0
    6ac0:	09 f4       	brne	.+2      	; 0x6ac4 <free+0xe>
    6ac2:	8c c0       	rjmp	.+280    	; 0x6bdc <free+0x126>
    6ac4:	fc 01       	movw	r30, r24
    6ac6:	32 97       	sbiw	r30, 0x02	; 2
    6ac8:	13 82       	std	Z+3, r1	; 0x03
    6aca:	12 82       	std	Z+2, r1	; 0x02
    6acc:	00 91 03 0c 	lds	r16, 0x0C03
    6ad0:	10 91 04 0c 	lds	r17, 0x0C04
    6ad4:	01 15       	cp	r16, r1
    6ad6:	11 05       	cpc	r17, r1
    6ad8:	81 f4       	brne	.+32     	; 0x6afa <free+0x44>
    6ada:	20 81       	ld	r18, Z
    6adc:	31 81       	ldd	r19, Z+1	; 0x01
    6ade:	82 0f       	add	r24, r18
    6ae0:	93 1f       	adc	r25, r19
    6ae2:	20 91 01 0c 	lds	r18, 0x0C01
    6ae6:	30 91 02 0c 	lds	r19, 0x0C02
    6aea:	28 17       	cp	r18, r24
    6aec:	39 07       	cpc	r19, r25
    6aee:	79 f5       	brne	.+94     	; 0x6b4e <free+0x98>
    6af0:	f0 93 02 0c 	sts	0x0C02, r31
    6af4:	e0 93 01 0c 	sts	0x0C01, r30
    6af8:	71 c0       	rjmp	.+226    	; 0x6bdc <free+0x126>
    6afa:	d8 01       	movw	r26, r16
    6afc:	40 e0       	ldi	r20, 0x00	; 0
    6afe:	50 e0       	ldi	r21, 0x00	; 0
    6b00:	ae 17       	cp	r26, r30
    6b02:	bf 07       	cpc	r27, r31
    6b04:	50 f4       	brcc	.+20     	; 0x6b1a <free+0x64>
    6b06:	12 96       	adiw	r26, 0x02	; 2
    6b08:	2d 91       	ld	r18, X+
    6b0a:	3c 91       	ld	r19, X
    6b0c:	13 97       	sbiw	r26, 0x03	; 3
    6b0e:	ad 01       	movw	r20, r26
    6b10:	21 15       	cp	r18, r1
    6b12:	31 05       	cpc	r19, r1
    6b14:	09 f1       	breq	.+66     	; 0x6b58 <free+0xa2>
    6b16:	d9 01       	movw	r26, r18
    6b18:	f3 cf       	rjmp	.-26     	; 0x6b00 <free+0x4a>
    6b1a:	9d 01       	movw	r18, r26
    6b1c:	da 01       	movw	r26, r20
    6b1e:	33 83       	std	Z+3, r19	; 0x03
    6b20:	22 83       	std	Z+2, r18	; 0x02
    6b22:	60 81       	ld	r22, Z
    6b24:	71 81       	ldd	r23, Z+1	; 0x01
    6b26:	86 0f       	add	r24, r22
    6b28:	97 1f       	adc	r25, r23
    6b2a:	82 17       	cp	r24, r18
    6b2c:	93 07       	cpc	r25, r19
    6b2e:	69 f4       	brne	.+26     	; 0x6b4a <free+0x94>
    6b30:	ec 01       	movw	r28, r24
    6b32:	28 81       	ld	r18, Y
    6b34:	39 81       	ldd	r19, Y+1	; 0x01
    6b36:	26 0f       	add	r18, r22
    6b38:	37 1f       	adc	r19, r23
    6b3a:	2e 5f       	subi	r18, 0xFE	; 254
    6b3c:	3f 4f       	sbci	r19, 0xFF	; 255
    6b3e:	31 83       	std	Z+1, r19	; 0x01
    6b40:	20 83       	st	Z, r18
    6b42:	8a 81       	ldd	r24, Y+2	; 0x02
    6b44:	9b 81       	ldd	r25, Y+3	; 0x03
    6b46:	93 83       	std	Z+3, r25	; 0x03
    6b48:	82 83       	std	Z+2, r24	; 0x02
    6b4a:	45 2b       	or	r20, r21
    6b4c:	29 f4       	brne	.+10     	; 0x6b58 <free+0xa2>
    6b4e:	f0 93 04 0c 	sts	0x0C04, r31
    6b52:	e0 93 03 0c 	sts	0x0C03, r30
    6b56:	42 c0       	rjmp	.+132    	; 0x6bdc <free+0x126>
    6b58:	13 96       	adiw	r26, 0x03	; 3
    6b5a:	fc 93       	st	X, r31
    6b5c:	ee 93       	st	-X, r30
    6b5e:	12 97       	sbiw	r26, 0x02	; 2
    6b60:	ed 01       	movw	r28, r26
    6b62:	49 91       	ld	r20, Y+
    6b64:	59 91       	ld	r21, Y+
    6b66:	9e 01       	movw	r18, r28
    6b68:	24 0f       	add	r18, r20
    6b6a:	35 1f       	adc	r19, r21
    6b6c:	e2 17       	cp	r30, r18
    6b6e:	f3 07       	cpc	r31, r19
    6b70:	71 f4       	brne	.+28     	; 0x6b8e <free+0xd8>
    6b72:	80 81       	ld	r24, Z
    6b74:	91 81       	ldd	r25, Z+1	; 0x01
    6b76:	84 0f       	add	r24, r20
    6b78:	95 1f       	adc	r25, r21
    6b7a:	02 96       	adiw	r24, 0x02	; 2
    6b7c:	11 96       	adiw	r26, 0x01	; 1
    6b7e:	9c 93       	st	X, r25
    6b80:	8e 93       	st	-X, r24
    6b82:	82 81       	ldd	r24, Z+2	; 0x02
    6b84:	93 81       	ldd	r25, Z+3	; 0x03
    6b86:	13 96       	adiw	r26, 0x03	; 3
    6b88:	9c 93       	st	X, r25
    6b8a:	8e 93       	st	-X, r24
    6b8c:	12 97       	sbiw	r26, 0x02	; 2
    6b8e:	e0 e0       	ldi	r30, 0x00	; 0
    6b90:	f0 e0       	ldi	r31, 0x00	; 0
    6b92:	d8 01       	movw	r26, r16
    6b94:	12 96       	adiw	r26, 0x02	; 2
    6b96:	8d 91       	ld	r24, X+
    6b98:	9c 91       	ld	r25, X
    6b9a:	13 97       	sbiw	r26, 0x03	; 3
    6b9c:	00 97       	sbiw	r24, 0x00	; 0
    6b9e:	19 f0       	breq	.+6      	; 0x6ba6 <free+0xf0>
    6ba0:	f8 01       	movw	r30, r16
    6ba2:	8c 01       	movw	r16, r24
    6ba4:	f6 cf       	rjmp	.-20     	; 0x6b92 <free+0xdc>
    6ba6:	8d 91       	ld	r24, X+
    6ba8:	9c 91       	ld	r25, X
    6baa:	98 01       	movw	r18, r16
    6bac:	2e 5f       	subi	r18, 0xFE	; 254
    6bae:	3f 4f       	sbci	r19, 0xFF	; 255
    6bb0:	82 0f       	add	r24, r18
    6bb2:	93 1f       	adc	r25, r19
    6bb4:	20 91 01 0c 	lds	r18, 0x0C01
    6bb8:	30 91 02 0c 	lds	r19, 0x0C02
    6bbc:	28 17       	cp	r18, r24
    6bbe:	39 07       	cpc	r19, r25
    6bc0:	69 f4       	brne	.+26     	; 0x6bdc <free+0x126>
    6bc2:	30 97       	sbiw	r30, 0x00	; 0
    6bc4:	29 f4       	brne	.+10     	; 0x6bd0 <free+0x11a>
    6bc6:	10 92 04 0c 	sts	0x0C04, r1
    6bca:	10 92 03 0c 	sts	0x0C03, r1
    6bce:	02 c0       	rjmp	.+4      	; 0x6bd4 <free+0x11e>
    6bd0:	13 82       	std	Z+3, r1	; 0x03
    6bd2:	12 82       	std	Z+2, r1	; 0x02
    6bd4:	10 93 02 0c 	sts	0x0C02, r17
    6bd8:	00 93 01 0c 	sts	0x0C01, r16
    6bdc:	df 91       	pop	r29
    6bde:	cf 91       	pop	r28
    6be0:	1f 91       	pop	r17
    6be2:	0f 91       	pop	r16
    6be4:	08 95       	ret

00006be6 <memset>:
    6be6:	dc 01       	movw	r26, r24
    6be8:	01 c0       	rjmp	.+2      	; 0x6bec <memset+0x6>
    6bea:	6d 93       	st	X+, r22
    6bec:	41 50       	subi	r20, 0x01	; 1
    6bee:	50 40       	sbci	r21, 0x00	; 0
    6bf0:	e0 f7       	brcc	.-8      	; 0x6bea <memset+0x4>
    6bf2:	08 95       	ret

00006bf4 <_exit>:
    6bf4:	f8 94       	cli

00006bf6 <__stop_program>:
    6bf6:	ff cf       	rjmp	.-2      	; 0x6bf6 <__stop_program>
