# Reading C:/intelFPGA/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do Lab5_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/ECE385_Project_Files/Lab5 {C:/ECE385_Project_Files/Lab5/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:46:12 on Mar 26,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/ECE385_Project_Files/Lab5" C:/ECE385_Project_Files/Lab5/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 19:46:12 on Mar 26,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/ECE385_Project_Files/Lab5 {C:/ECE385_Project_Files/Lab5/Synchronizers.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:46:12 on Mar 26,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/ECE385_Project_Files/Lab5" C:/ECE385_Project_Files/Lab5/Synchronizers.sv 
# -- Compiling module sync
# -- Compiling module sync_r0
# -- Compiling module sync_r1
# 
# Top level modules:
# 	sync
# 	sync_r0
# 	sync_r1
# End time: 19:46:12 on Mar 26,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/ECE385_Project_Files/Lab5 {C:/ECE385_Project_Files/Lab5/Control.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:46:12 on Mar 26,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/ECE385_Project_Files/Lab5" C:/ECE385_Project_Files/Lab5/Control.sv 
# -- Compiling module control
# 
# Top level modules:
# 	control
# End time: 19:46:12 on Mar 26,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/ECE385_Project_Files/Lab5 {C:/ECE385_Project_Files/Lab5/Reg_8.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:46:12 on Mar 26,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/ECE385_Project_Files/Lab5" C:/ECE385_Project_Files/Lab5/Reg_8.sv 
# -- Compiling module reg_8
# 
# Top level modules:
# 	reg_8
# End time: 19:46:13 on Mar 26,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/ECE385_Project_Files/Lab5 {C:/ECE385_Project_Files/Lab5/Adder_subtractor.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:46:13 on Mar 26,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/ECE385_Project_Files/Lab5" C:/ECE385_Project_Files/Lab5/Adder_subtractor.sv 
# -- Compiling module adder_subtractor
# -- Compiling module full_adder
# 
# Top level modules:
# 	adder_subtractor
# End time: 19:46:13 on Mar 26,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/ECE385_Project_Files/Lab5 {C:/ECE385_Project_Files/Lab5/Dreg.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:46:13 on Mar 26,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/ECE385_Project_Files/Lab5" C:/ECE385_Project_Files/Lab5/Dreg.sv 
# -- Compiling module Dreg
# 
# Top level modules:
# 	Dreg
# End time: 19:46:13 on Mar 26,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/ECE385_Project_Files/Lab5 {C:/ECE385_Project_Files/Lab5/lab5_toplevel.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:46:13 on Mar 26,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/ECE385_Project_Files/Lab5" C:/ECE385_Project_Files/Lab5/lab5_toplevel.sv 
# -- Compiling module lab5_toplevel
# 
# Top level modules:
# 	lab5_toplevel
# End time: 19:46:14 on Mar 26,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/ECE385_Project_Files/Lab5 {C:/ECE385_Project_Files/Lab5/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:46:14 on Mar 26,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/ECE385_Project_Files/Lab5" C:/ECE385_Project_Files/Lab5/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 19:46:14 on Mar 26,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 19:46:14 on Mar 26,2020
# Loading sv_std.std
# Loading work.testbench
# Loading work.lab5_toplevel
# Loading work.control
# Loading work.reg_8
# Loading work.adder_subtractor
# Loading work.full_adder
# Loading work.Dreg
# Loading work.HexDriver
# Loading work.sync
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 6000 ns
# Success!
# end of the testbench!
# End time: 20:38:18 on Mar 26,2020, Elapsed time: 0:52:04
# Errors: 0, Warnings: 0
