

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-ffe0a1a00e984ecce9bf36e17ab94c4de0de8108_modified_0.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   70 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          2,2,2,2,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   70 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_n_mem_for_l2wb_pcommit                   32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel_for_l2wb_pcommit                    2 # number of memory subpartition in each memory module
-gpgpu_dl2_bsize_for_l2wb_pcommit                  128 # default 128 bytes
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:1:128:256,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      20 # L1 Hit Latency
-gpgpu_smem_latency                    20 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      80 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                65536 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config            536870913 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   60 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:32:128:24,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=3:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=2:CDLR=3:WR=10:nbkgrp=4:CCDL=2:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  160 # ROP queue latency (default 85)
-dram_latency                         200 # DRAM latency (default 30)
-dram_write_latency                   600 # DRAM write latency (default 100)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCB.CCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1132.0:1132.0:1132.0:850.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled               3acf4816f28a61137a29f806736c3982  /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/sad/build/nvm_default/sad
Extracting PTX file and ptxas options    1: sad.1.sm_70.ptx -arch=sm_70
Extracting PTX file and ptxas options    2: sad.2.sm_70.ptx -arch=sm_70
Extracting PTX file and ptxas options    3: sad.3.sm_70.ptx -arch=sm_70
      0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     3 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    3 # switching from write to read (changes tWTR)
WR                                     10 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      2 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    2 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 64
addr_dec_mask[CHIP]  = 0000000000001f00 	high:13 low:8
addr_dec_mask[BK]    = 00000000000e2000 	high:20 low:13
addr_dec_mask[ROW]   = 00000001fff00000 	high:33 low:20
addr_dec_mask[COL]   = 000000000001c0ff 	high:17 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000002000
GPGPU-Sim uArch: clock freqs: 1132000000.000000:1132000000.000000:1132000000.000000:850000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000088339222615:0.00000000088339222615:0.00000000088339222615:0.00000000117647058824
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/sad/build/nvm_default/sad
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/sad/build/nvm_default/sad
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/sad/build/nvm_default/sad
Running md5sum using "md5sum /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/sad/build/nvm_default/sad "
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/sad/build/nvm_default/sad
Extracting specific PTX file named sad.1.sm_70.ptx 
Extracting specific PTX file named sad.2.sm_70.ptx 
Extracting specific PTX file named sad.3.sm_70.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z16mb_sad_calc_nvmdPtS_ii : hostFun 0x0x403136, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing sad.1.sm_70.ptx
GPGPU-Sim PTX: allocating global region for "ref" from 0x100 to 0x104 (global memory space)
GPGPU-Sim PTX: allocating global region for "NVM_log" from 0x180 to 0x2000180 (global memory space)
GPGPU-Sim PTX: allocating global region for "NVM_flag" from 0x2000180 to 0x2400180 (global memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z16mb_sad_calc_nvmoPtS_ii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z16mb_sad_calc_nvmuPtS_ii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z16mb_sad_calc_nvmqPtS_ii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z16mb_sad_calc_nvmwPtS_ii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z16mb_sad_calc_nvm1PtS_ii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z16mb_sad_calc_nvm2PtS_ii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z16mb_sad_calc_nvmjPtS_ii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z16mb_sad_calc_nvmlPtS_ii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z16mb_sad_calc_nvmgPtS_ii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z16mb_sad_calc_nvm3PtS_ii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z16mb_sad_calc_nvm4PtS_ii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z16mb_sad_calc_nvmiPtS_ii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z16mb_sad_calc_nvm6PtS_ii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z16mb_sad_calc_nvm5PtS_ii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z11mb_sad_calcPtS_ii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z16mb_sad_calc_nvmbPtS_ii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z16mb_sad_calc_nvmdPtS_ii'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file sad.1.sm_70.ptx
GPGPU-Sim PTX: Parsing sad.2.sm_70.ptx
GPGPU-Sim PTX: instruction assembly for function '_Z17larger_sad_calc_8Ptii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z22larger_sad_calc_8_nvmoPtii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z22larger_sad_calc_8_nvmuPtii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z22larger_sad_calc_8_nvmbPtii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z18larger_sad_calc_16Ptii'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file sad.2.sm_70.ptx
GPGPU-Sim PTX: Parsing sad.3.sm_70.ptx
GPGPU-Sim PTX: instruction assembly for function '_Z11kernel_l2wbv'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z15kernel_l2wb_pctv'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file sad.3.sm_70.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from sad.1.sm_70.ptx
GPGPU-Sim PTX: Kernel '_Z16mb_sad_calc_nvmdPtS_ii' : regs=48, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: Kernel '_Z16mb_sad_calc_nvmbPtS_ii' : regs=48, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: Kernel '_Z11mb_sad_calcPtS_ii' : regs=48, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: Kernel '_Z16mb_sad_calc_nvm5PtS_ii' : regs=64, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: Kernel '_Z16mb_sad_calc_nvm6PtS_ii' : regs=64, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: Kernel '_Z16mb_sad_calc_nvmiPtS_ii' : regs=56, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: Kernel '_Z16mb_sad_calc_nvm4PtS_ii' : regs=56, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: Kernel '_Z16mb_sad_calc_nvm3PtS_ii' : regs=56, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: Kernel '_Z16mb_sad_calc_nvmgPtS_ii' : regs=56, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: Kernel '_Z16mb_sad_calc_nvmlPtS_ii' : regs=48, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: Kernel '_Z16mb_sad_calc_nvmjPtS_ii' : regs=48, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: Kernel '_Z16mb_sad_calc_nvm2PtS_ii' : regs=48, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: Kernel '_Z16mb_sad_calc_nvm1PtS_ii' : regs=48, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: Kernel '_Z16mb_sad_calc_nvmwPtS_ii' : regs=56, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: Kernel '_Z16mb_sad_calc_nvmqPtS_ii' : regs=56, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: Kernel '_Z16mb_sad_calc_nvmuPtS_ii' : regs=56, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: Kernel '_Z16mb_sad_calc_nvmoPtS_ii' : regs=56, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: Loading PTXInfo from sad.2.sm_70.ptx
GPGPU-Sim PTX: Kernel '_Z18larger_sad_calc_16Ptii' : regs=32, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z22larger_sad_calc_8_nvmbPtii' : regs=32, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z22larger_sad_calc_8_nvmuPtii' : regs=32, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z22larger_sad_calc_8_nvmoPtii' : regs=32, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z17larger_sad_calc_8Ptii' : regs=32, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Loading PTXInfo from sad.3.sm_70.ptx
GPGPU-Sim PTX: Kernel '_Z15kernel_l2wb_pctv' : regs=8, lmem=0, smem=0, cmem=352
GPGPU-Sim PTX: Kernel '_Z11kernel_l2wbv' : regs=8, lmem=0, smem=0, cmem=352
GPGPU-Sim PTX: __cudaRegisterFunction _Z16mb_sad_calc_nvmbPtS_ii : hostFun 0x0x402fc3, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z11mb_sad_calcPtS_ii : hostFun 0x0x402e50, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z16mb_sad_calc_nvm5PtS_ii : hostFun 0x0x402cdd, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z16mb_sad_calc_nvm6PtS_ii : hostFun 0x0x402b6a, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z16mb_sad_calc_nvmiPtS_ii : hostFun 0x0x4029f7, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z16mb_sad_calc_nvm4PtS_ii : hostFun 0x0x402884, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z16mb_sad_calc_nvm3PtS_ii : hostFun 0x0x402711, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z16mb_sad_calc_nvmgPtS_ii : hostFun 0x0x40259e, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z16mb_sad_calc_nvmlPtS_ii : hostFun 0x0x40242b, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z16mb_sad_calc_nvmjPtS_ii : hostFun 0x0x4022b8, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z16mb_sad_calc_nvm2PtS_ii : hostFun 0x0x402145, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z16mb_sad_calc_nvm1PtS_ii : hostFun 0x0x401fd2, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z16mb_sad_calc_nvmwPtS_ii : hostFun 0x0x401e5f, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z16mb_sad_calc_nvmqPtS_ii : hostFun 0x0x401cec, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z16mb_sad_calc_nvmuPtS_ii : hostFun 0x0x401b79, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z16mb_sad_calc_nvmoPtS_ii : hostFun 0x0x401a06, fat_cubin_handle = 1
GPGPU-Sim PTX: in __cudaRegisterTexture:
GPGPU-Sim PTX:   int dim = 2
GPGPU-Sim PTX:   int norm = 0
GPGPU-Sim PTX:   int ext = 0
GPGPU-Sim PTX:   Execution warning: Not finished implementing "void __cudaRegisterTextureInternal(void**, const textureReference*, const void**, const char*, int, int, int, gpgpu_context*)"
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x6132a0; deviceAddress = NVM_log; deviceName = NVM_log
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 33554432 bytes
GPGPU-Sim PTX registering global NVM_log hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x26132a0; deviceAddress = NVM_flag; deviceName = NVM_flag
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4194304 bytes
GPGPU-Sim PTX registering global NVM_flag hostVar to name mapping
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/sad/build/nvm_default/sad
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/sad/build/nvm_default/sad
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 2, filename=default
GPGPU-Sim PTX: __cudaRegisterFunction _Z18larger_sad_calc_16Ptii : hostFun 0x0x403ff1, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z22larger_sad_calc_8_nvmbPtii : hostFun 0x0x403e9a, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z22larger_sad_calc_8_nvmuPtii : hostFun 0x0x403d43, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z22larger_sad_calc_8_nvmoPtii : hostFun 0x0x403bec, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z17larger_sad_calc_8Ptii : hostFun 0x0x403a95, fat_cubin_handle = 2
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/sad/build/nvm_default/sad
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/sad/build/nvm_default/sad
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 3, filename=default
GPGPU-Sim PTX: __cudaRegisterFunction _Z15kernel_l2wb_pctv : hostFun 0x0x40676c, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z11kernel_l2wbv : hostFun 0x0x406672, fat_cubin_handle = 3
GPGPU-Sim PTX: cudaMallocArray: devPtr32 = -1073691136
GPGPU-Sim PTX: in cudaBindTextureToArray: 0x613220 0x11fa75c0
GPGPU-Sim PTX:   devPtr32 = c000c600
GPGPU-Sim PTX:   Name corresponding to textureReference: ref
GPGPU-Sim PTX:   Texture Normalized? = 0
GPGPU-Sim PTX:   texel size = 2
GPGPU-Sim PTX:   texture cache linesize = 128
GPGPU-Sim PTX:   Tx = 16; Ty = 4, Tx_numbits = 4, Ty_numbits = 2
GPGPU-Sim PTX:   Texel size = 2 bytes; texel_size_numbits = 1
GPGPU-Sim PTX:   Binding texture to array starting at devPtr32 = 0xc000c600
GPGPU-Sim PTX:   Texel size = 2 bytes
event update
width * height = 99
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd05405698..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd05405690..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd0540568c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd05405688..

GPGPU-Sim PTX: cudaLaunch for 0x0x401b79 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z16mb_sad_calc_nvmuPtS_ii'...
GPGPU-Sim PTX: Finding dominators for '_Z16mb_sad_calc_nvmuPtS_ii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z16mb_sad_calc_nvmuPtS_ii'...
GPGPU-Sim PTX: Finding postdominators for '_Z16mb_sad_calc_nvmuPtS_ii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z16mb_sad_calc_nvmuPtS_ii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z16mb_sad_calc_nvmuPtS_ii'...
GPGPU-Sim PTX: reconvergence points for _Z16mb_sad_calc_nvmuPtS_ii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x668 (sad.1.sm_70.ptx:264) @%p3 bra BB1_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbe8 (sad.1.sm_70.ptx:454) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x6a8 (sad.1.sm_70.ptx:273) @%p4 bra BB1_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbe8 (sad.1.sm_70.ptx:454) ret;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xbe0 (sad.1.sm_70.ptx:451) @%p5 bra BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbe8 (sad.1.sm_70.ptx:454) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z16mb_sad_calc_nvmuPtS_ii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z16mb_sad_calc_nvmuPtS_ii'.
GPGPU-Sim PTX: pushing kernel '_Z16mb_sad_calc_nvmuPtS_ii' to stream 0, gridDim= (44,36,1) blockDim = (61,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z16mb_sad_calc_nvmuPtS_ii'
GPGPU-Sim uArch: CTA/core = 18, limited by: regs
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z16mb_sad_calc_nvmuPtS_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z16mb_sad_calc_nvmuPtS_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z16mb_sad_calc_nvmuPtS_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z16mb_sad_calc_nvmuPtS_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z16mb_sad_calc_nvmuPtS_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z16mb_sad_calc_nvmuPtS_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z16mb_sad_calc_nvmuPtS_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z16mb_sad_calc_nvmuPtS_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z16mb_sad_calc_nvmuPtS_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z16mb_sad_calc_nvmuPtS_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z16mb_sad_calc_nvmuPtS_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z16mb_sad_calc_nvmuPtS_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z16mb_sad_calc_nvmuPtS_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z16mb_sad_calc_nvmuPtS_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z16mb_sad_calc_nvmuPtS_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z16mb_sad_calc_nvmuPtS_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z16mb_sad_calc_nvmuPtS_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z16mb_sad_calc_nvmuPtS_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z16mb_sad_calc_nvmuPtS_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z16mb_sad_calc_nvmuPtS_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z16mb_sad_calc_nvmuPtS_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z16mb_sad_calc_nvmuPtS_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z16mb_sad_calc_nvmuPtS_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z16mb_sad_calc_nvmuPtS_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z16mb_sad_calc_nvmuPtS_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z16mb_sad_calc_nvmuPtS_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z16mb_sad_calc_nvmuPtS_ii'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z16mb_sad_calc_nvmuPtS_ii'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z16mb_sad_calc_nvmuPtS_ii'
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z16mb_sad_calc_nvmuPtS_ii'
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z16mb_sad_calc_nvmuPtS_ii'
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z16mb_sad_calc_nvmuPtS_ii'
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z16mb_sad_calc_nvmuPtS_ii'
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z16mb_sad_calc_nvmuPtS_ii'
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z16mb_sad_calc_nvmuPtS_ii'
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z16mb_sad_calc_nvmuPtS_ii'
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z16mb_sad_calc_nvmuPtS_ii'
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_Z16mb_sad_calc_nvmuPtS_ii'
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_Z16mb_sad_calc_nvmuPtS_ii'
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_Z16mb_sad_calc_nvmuPtS_ii'
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_Z16mb_sad_calc_nvmuPtS_ii'
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_Z16mb_sad_calc_nvmuPtS_ii'
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_Z16mb_sad_calc_nvmuPtS_ii'
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_Z16mb_sad_calc_nvmuPtS_ii'
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_Z16mb_sad_calc_nvmuPtS_ii'
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_Z16mb_sad_calc_nvmuPtS_ii'
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_Z16mb_sad_calc_nvmuPtS_ii'
GPGPU-Sim uArch: Shader 48 bind to kernel 1 '_Z16mb_sad_calc_nvmuPtS_ii'
GPGPU-Sim uArch: Shader 49 bind to kernel 1 '_Z16mb_sad_calc_nvmuPtS_ii'
GPGPU-Sim uArch: Shader 50 bind to kernel 1 '_Z16mb_sad_calc_nvmuPtS_ii'
GPGPU-Sim uArch: Shader 51 bind to kernel 1 '_Z16mb_sad_calc_nvmuPtS_ii'
GPGPU-Sim uArch: Shader 52 bind to kernel 1 '_Z16mb_sad_calc_nvmuPtS_ii'
GPGPU-Sim uArch: Shader 53 bind to kernel 1 '_Z16mb_sad_calc_nvmuPtS_ii'
GPGPU-Sim uArch: Shader 54 bind to kernel 1 '_Z16mb_sad_calc_nvmuPtS_ii'
GPGPU-Sim uArch: Shader 55 bind to kernel 1 '_Z16mb_sad_calc_nvmuPtS_ii'
GPGPU-Sim uArch: Shader 56 bind to kernel 1 '_Z16mb_sad_calc_nvmuPtS_ii'
GPGPU-Sim uArch: Shader 57 bind to kernel 1 '_Z16mb_sad_calc_nvmuPtS_ii'
GPGPU-Sim uArch: Shader 58 bind to kernel 1 '_Z16mb_sad_calc_nvmuPtS_ii'
GPGPU-Sim uArch: Shader 59 bind to kernel 1 '_Z16mb_sad_calc_nvmuPtS_ii'
GPGPU-Sim uArch: Shader 60 bind to kernel 1 '_Z16mb_sad_calc_nvmuPtS_ii'
GPGPU-Sim uArch: Shader 61 bind to kernel 1 '_Z16mb_sad_calc_nvmuPtS_ii'
GPGPU-Sim uArch: Shader 62 bind to kernel 1 '_Z16mb_sad_calc_nvmuPtS_ii'
GPGPU-Sim uArch: Shader 63 bind to kernel 1 '_Z16mb_sad_calc_nvmuPtS_ii'
GPGPU-Sim uArch: Shader 64 bind to kernel 1 '_Z16mb_sad_calc_nvmuPtS_ii'
GPGPU-Sim uArch: Shader 65 bind to kernel 1 '_Z16mb_sad_calc_nvmuPtS_ii'
GPGPU-Sim uArch: Shader 66 bind to kernel 1 '_Z16mb_sad_calc_nvmuPtS_ii'
GPGPU-Sim uArch: Shader 67 bind to kernel 1 '_Z16mb_sad_calc_nvmuPtS_ii'
GPGPU-Sim uArch: Shader 68 bind to kernel 1 '_Z16mb_sad_calc_nvmuPtS_ii'
GPGPU-Sim uArch: Shader 69 bind to kernel 1 '_Z16mb_sad_calc_nvmuPtS_ii'
GPGPU-Sim uArch: Shader 70 bind to kernel 1 '_Z16mb_sad_calc_nvmuPtS_ii'
GPGPU-Sim uArch: Shader 71 bind to kernel 1 '_Z16mb_sad_calc_nvmuPtS_ii'
GPGPU-Sim uArch: Shader 72 bind to kernel 1 '_Z16mb_sad_calc_nvmuPtS_ii'
GPGPU-Sim uArch: Shader 73 bind to kernel 1 '_Z16mb_sad_calc_nvmuPtS_ii'
GPGPU-Sim uArch: Shader 74 bind to kernel 1 '_Z16mb_sad_calc_nvmuPtS_ii'
GPGPU-Sim uArch: Shader 75 bind to kernel 1 '_Z16mb_sad_calc_nvmuPtS_ii'
GPGPU-Sim uArch: Shader 76 bind to kernel 1 '_Z16mb_sad_calc_nvmuPtS_ii'
GPGPU-Sim uArch: Shader 77 bind to kernel 1 '_Z16mb_sad_calc_nvmuPtS_ii'
GPGPU-Sim uArch: Shader 78 bind to kernel 1 '_Z16mb_sad_calc_nvmuPtS_ii'
GPGPU-Sim uArch: Shader 79 bind to kernel 1 '_Z16mb_sad_calc_nvmuPtS_ii'
Destroy streams for kernel 1: size 0
kernel_name = _Z16mb_sad_calc_nvmuPtS_ii 
kernel_launch_uid = 1 
gpu_sim_cycle = 441361
gpu_sim_insn = 246327840
gpu_ipc =     558.1097
gpu_tot_sim_cycle = 441361
gpu_tot_sim_insn = 246327840
gpu_tot_ipc =     558.1097
gpu_tot_issued_cta = 1584
gpu_occupancy = 49.2151% 
gpu_tot_occupancy = 49.2151% 
max_total_param_size = 0
gpu_stall_dramfull = 15412816
gpu_stall_icnt2sh    = 511
partiton_level_parallism =      16.6108
partiton_level_parallism_total  =      16.6108
partiton_level_parallism_util =      17.0174
partiton_level_parallism_util_total  =      17.0174
L2_BW  =     605.5005 GB/Sec
L2_BW_total  =     605.5005 GB/Sec
gpu_total_sim_rate=79434
############## bottleneck_stats #############
cycles: core 441361, icnt 441361, l2 441361, dram 331410
gpu_ipc	558.110
gpu_tot_issued_cta = 1584, average cycles = 279
n_dram_writes	 0, n_dram_reads	 0
n_GLOBAL_ACC_R	 0 
n_LOCAL_ACC_R	 0 
n_CONST_ACC_R	 0 
n_TEXTURE_ACC_R	 0 
n_GLOBAL_ACC_W	 0 
n_LOCAL_ACC_W	 0 
n_L1_WRBK_ACC	 0 
n_L2_WRBK_ACC	 1717010 
n_L1_WR_ALLOC_R	 0 
n_L2_WR_ALLOC_R	 0 

n_sm	 80, n_schedulers	 4
scheduler util	0.058	80
L1D data util	0.234	80	0.261	61
L1D tag util	0.078	80	0.086	53
L2 data util	0.310	64	0.312	58
L2 tag util	0.132	64	0.133	42
n_l2_access	 3728012
icnt s2m util	0.000	0	0.000	42	flits per packet: -nan
icnt m2s util	0.000	0	0.000	42	flits per packet: -nan
sum=0
n_mem	 32
dram util	0.365	32	0.366	0

latency_l1_hit:	10196158, num_l1_reqs:	509702
L1 hit latency:	20
latency_l2_hit:	-1387384294, num_l2_reqs:	1894192
L2 hit latency:	1534
latency_dram:	-1143082561, num_dram_reqs:	1833820
DRAM latency:	1718

n_reg	65536, n_smem	98304, n_thread	2048, n_tb	32
reg file	0.984
smem size	0.000
thread slot	0.562
TB slot    	0.562
L1I tag util	0.117	80	0.130	37

n_mem_pipe	1, n_sp_pipe	4, n_sfu_pipe	4
mem pipe util	0.060	80	0.067	37
sp pipe util	0.000	0	0.000	37
sfu pipe util	0.000	0	0.000	37
ldst mem cycle	0.152	80	0.169	37

smem port	0.000	0

n_reg_bank	16
reg port	0.089	16	0.095	8
L1D tag util	0.078	80	0.086	53
L1D fill util	0.006	80	0.007	61
n_l1d_mshr	4096
L1D mshr util	0.002	80
n_l1d_missq	16
L1D missq util	0.008	80
L1D hit rate	0.186
L1D miss rate	0.777
L1D rsfail rate	0.037
L2 tag util	0.132	64	0.133	42
L2 fill util	0.000	0	0.000	42
n_l2_mshr	192
n_l2_missq	32
L2 mshr util	0.000	0	0.000	42
L2 missq util	0.002	64	0.002	58
L2 hit rate	0.508
L2 miss rate	0.492
L2 rsfail rate	0.000

dram activity	0.643	32	0.654	26

load trans eff	0.062
load trans sz	32.000
load_useful_bytes 1824768, load_transaction_bytes 29196288, icnt_m2s_bytes 0
n_gmem_load_insns 912384, n_gmem_load_accesses 912384
n_smem_access_insn 0, n_smem_accesses 0

tmp_counter/12	0.304

run 0.008, fetch 0.000, sync 0.325, control 0.000, data 0.666, struct 0.001
############ end_bottleneck_stats #############

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 33300, Miss = 26882, Miss_rate = 0.807, Pending_hits = 0, Reservation_fails = 1430
	L1D_cache_core[1]: Access = 33300, Miss = 26843, Miss_rate = 0.806, Pending_hits = 0, Reservation_fails = 1609
	L1D_cache_core[2]: Access = 34965, Miss = 28167, Miss_rate = 0.806, Pending_hits = 0, Reservation_fails = 2087
	L1D_cache_core[3]: Access = 31635, Miss = 25528, Miss_rate = 0.807, Pending_hits = 0, Reservation_fails = 1620
	L1D_cache_core[4]: Access = 34965, Miss = 28064, Miss_rate = 0.803, Pending_hits = 0, Reservation_fails = 1236
	L1D_cache_core[5]: Access = 34965, Miss = 28064, Miss_rate = 0.803, Pending_hits = 0, Reservation_fails = 2062
	L1D_cache_core[6]: Access = 33300, Miss = 26910, Miss_rate = 0.808, Pending_hits = 0, Reservation_fails = 2345
	L1D_cache_core[7]: Access = 34965, Miss = 28126, Miss_rate = 0.804, Pending_hits = 0, Reservation_fails = 1542
	L1D_cache_core[8]: Access = 33300, Miss = 26936, Miss_rate = 0.809, Pending_hits = 0, Reservation_fails = 1368
	L1D_cache_core[9]: Access = 31635, Miss = 25606, Miss_rate = 0.809, Pending_hits = 0, Reservation_fails = 649
	L1D_cache_core[10]: Access = 31635, Miss = 25505, Miss_rate = 0.806, Pending_hits = 0, Reservation_fails = 1564
	L1D_cache_core[11]: Access = 33300, Miss = 26869, Miss_rate = 0.807, Pending_hits = 0, Reservation_fails = 1049
	L1D_cache_core[12]: Access = 33300, Miss = 26846, Miss_rate = 0.806, Pending_hits = 0, Reservation_fails = 358
	L1D_cache_core[13]: Access = 33300, Miss = 26873, Miss_rate = 0.807, Pending_hits = 0, Reservation_fails = 848
	L1D_cache_core[14]: Access = 31635, Miss = 25588, Miss_rate = 0.809, Pending_hits = 0, Reservation_fails = 1752
	L1D_cache_core[15]: Access = 33300, Miss = 26851, Miss_rate = 0.806, Pending_hits = 0, Reservation_fails = 604
	L1D_cache_core[16]: Access = 31635, Miss = 25616, Miss_rate = 0.810, Pending_hits = 0, Reservation_fails = 890
	L1D_cache_core[17]: Access = 31635, Miss = 25550, Miss_rate = 0.808, Pending_hits = 0, Reservation_fails = 1631
	L1D_cache_core[18]: Access = 33300, Miss = 26771, Miss_rate = 0.804, Pending_hits = 0, Reservation_fails = 1000
	L1D_cache_core[19]: Access = 31635, Miss = 25416, Miss_rate = 0.803, Pending_hits = 0, Reservation_fails = 1420
	L1D_cache_core[20]: Access = 33300, Miss = 26830, Miss_rate = 0.806, Pending_hits = 0, Reservation_fails = 390
	L1D_cache_core[21]: Access = 33300, Miss = 26811, Miss_rate = 0.805, Pending_hits = 0, Reservation_fails = 558
	L1D_cache_core[22]: Access = 31635, Miss = 25508, Miss_rate = 0.806, Pending_hits = 0, Reservation_fails = 2417
	L1D_cache_core[23]: Access = 33300, Miss = 26864, Miss_rate = 0.807, Pending_hits = 0, Reservation_fails = 1679
	L1D_cache_core[24]: Access = 31635, Miss = 25445, Miss_rate = 0.804, Pending_hits = 0, Reservation_fails = 959
	L1D_cache_core[25]: Access = 34965, Miss = 28120, Miss_rate = 0.804, Pending_hits = 0, Reservation_fails = 929
	L1D_cache_core[26]: Access = 34965, Miss = 28205, Miss_rate = 0.807, Pending_hits = 0, Reservation_fails = 741
	L1D_cache_core[27]: Access = 29970, Miss = 24229, Miss_rate = 0.808, Pending_hits = 0, Reservation_fails = 1944
	L1D_cache_core[28]: Access = 33300, Miss = 26871, Miss_rate = 0.807, Pending_hits = 0, Reservation_fails = 1208
	L1D_cache_core[29]: Access = 33300, Miss = 26933, Miss_rate = 0.809, Pending_hits = 0, Reservation_fails = 963
	L1D_cache_core[30]: Access = 31635, Miss = 25582, Miss_rate = 0.809, Pending_hits = 0, Reservation_fails = 926
	L1D_cache_core[31]: Access = 31635, Miss = 25495, Miss_rate = 0.806, Pending_hits = 0, Reservation_fails = 1764
	L1D_cache_core[32]: Access = 33300, Miss = 27002, Miss_rate = 0.811, Pending_hits = 0, Reservation_fails = 318
	L1D_cache_core[33]: Access = 31635, Miss = 25512, Miss_rate = 0.806, Pending_hits = 0, Reservation_fails = 961
	L1D_cache_core[34]: Access = 33300, Miss = 27052, Miss_rate = 0.812, Pending_hits = 0, Reservation_fails = 893
	L1D_cache_core[35]: Access = 34965, Miss = 28196, Miss_rate = 0.806, Pending_hits = 0, Reservation_fails = 892
	L1D_cache_core[36]: Access = 33300, Miss = 26822, Miss_rate = 0.805, Pending_hits = 0, Reservation_fails = 1127
	L1D_cache_core[37]: Access = 36630, Miss = 29558, Miss_rate = 0.807, Pending_hits = 0, Reservation_fails = 817
	L1D_cache_core[38]: Access = 33300, Miss = 26908, Miss_rate = 0.808, Pending_hits = 0, Reservation_fails = 721
	L1D_cache_core[39]: Access = 29970, Miss = 24241, Miss_rate = 0.809, Pending_hits = 0, Reservation_fails = 919
	L1D_cache_core[40]: Access = 31635, Miss = 25575, Miss_rate = 0.808, Pending_hits = 0, Reservation_fails = 2133
	L1D_cache_core[41]: Access = 29970, Miss = 24337, Miss_rate = 0.812, Pending_hits = 0, Reservation_fails = 1303
	L1D_cache_core[42]: Access = 29970, Miss = 24307, Miss_rate = 0.811, Pending_hits = 0, Reservation_fails = 710
	L1D_cache_core[43]: Access = 34965, Miss = 27986, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 1532
	L1D_cache_core[44]: Access = 31635, Miss = 25484, Miss_rate = 0.806, Pending_hits = 0, Reservation_fails = 1773
	L1D_cache_core[45]: Access = 29970, Miss = 24268, Miss_rate = 0.810, Pending_hits = 0, Reservation_fails = 2252
	L1D_cache_core[46]: Access = 31635, Miss = 25580, Miss_rate = 0.809, Pending_hits = 0, Reservation_fails = 1659
	L1D_cache_core[47]: Access = 33300, Miss = 26781, Miss_rate = 0.804, Pending_hits = 0, Reservation_fails = 1740
	L1D_cache_core[48]: Access = 31635, Miss = 25504, Miss_rate = 0.806, Pending_hits = 0, Reservation_fails = 899
	L1D_cache_core[49]: Access = 33300, Miss = 26784, Miss_rate = 0.804, Pending_hits = 0, Reservation_fails = 303
	L1D_cache_core[50]: Access = 34965, Miss = 28154, Miss_rate = 0.805, Pending_hits = 0, Reservation_fails = 387
	L1D_cache_core[51]: Access = 33300, Miss = 26750, Miss_rate = 0.803, Pending_hits = 0, Reservation_fails = 1541
	L1D_cache_core[52]: Access = 29970, Miss = 24117, Miss_rate = 0.805, Pending_hits = 0, Reservation_fails = 847
	L1D_cache_core[53]: Access = 34965, Miss = 28226, Miss_rate = 0.807, Pending_hits = 0, Reservation_fails = 3054
	L1D_cache_core[54]: Access = 33300, Miss = 26753, Miss_rate = 0.803, Pending_hits = 0, Reservation_fails = 2097
	L1D_cache_core[55]: Access = 34965, Miss = 28109, Miss_rate = 0.804, Pending_hits = 0, Reservation_fails = 1332
	L1D_cache_core[56]: Access = 31635, Miss = 25549, Miss_rate = 0.808, Pending_hits = 0, Reservation_fails = 1019
	L1D_cache_core[57]: Access = 33300, Miss = 26844, Miss_rate = 0.806, Pending_hits = 0, Reservation_fails = 738
	L1D_cache_core[58]: Access = 31635, Miss = 25611, Miss_rate = 0.810, Pending_hits = 0, Reservation_fails = 209
	L1D_cache_core[59]: Access = 34965, Miss = 28124, Miss_rate = 0.804, Pending_hits = 0, Reservation_fails = 1708
	L1D_cache_core[60]: Access = 33300, Miss = 26898, Miss_rate = 0.808, Pending_hits = 0, Reservation_fails = 1358
	L1D_cache_core[61]: Access = 36630, Miss = 29642, Miss_rate = 0.809, Pending_hits = 0, Reservation_fails = 1101
	L1D_cache_core[62]: Access = 34965, Miss = 28254, Miss_rate = 0.808, Pending_hits = 0, Reservation_fails = 1473
	L1D_cache_core[63]: Access = 31635, Miss = 25491, Miss_rate = 0.806, Pending_hits = 0, Reservation_fails = 1638
	L1D_cache_core[64]: Access = 34965, Miss = 28211, Miss_rate = 0.807, Pending_hits = 0, Reservation_fails = 608
	L1D_cache_core[65]: Access = 31635, Miss = 25488, Miss_rate = 0.806, Pending_hits = 0, Reservation_fails = 601
	L1D_cache_core[66]: Access = 33300, Miss = 26807, Miss_rate = 0.805, Pending_hits = 0, Reservation_fails = 1808
	L1D_cache_core[67]: Access = 33300, Miss = 26860, Miss_rate = 0.807, Pending_hits = 0, Reservation_fails = 1512
	L1D_cache_core[68]: Access = 34965, Miss = 28072, Miss_rate = 0.803, Pending_hits = 0, Reservation_fails = 1531
	L1D_cache_core[69]: Access = 31635, Miss = 25558, Miss_rate = 0.808, Pending_hits = 0, Reservation_fails = 804
	L1D_cache_core[70]: Access = 33300, Miss = 26928, Miss_rate = 0.809, Pending_hits = 0, Reservation_fails = 1142
	L1D_cache_core[71]: Access = 33300, Miss = 26842, Miss_rate = 0.806, Pending_hits = 0, Reservation_fails = 1573
	L1D_cache_core[72]: Access = 31635, Miss = 25611, Miss_rate = 0.810, Pending_hits = 0, Reservation_fails = 145
	L1D_cache_core[73]: Access = 31635, Miss = 25615, Miss_rate = 0.810, Pending_hits = 0, Reservation_fails = 1472
	L1D_cache_core[74]: Access = 29970, Miss = 24327, Miss_rate = 0.812, Pending_hits = 0, Reservation_fails = 2133
	L1D_cache_core[75]: Access = 33300, Miss = 26733, Miss_rate = 0.803, Pending_hits = 0, Reservation_fails = 1750
	L1D_cache_core[76]: Access = 34965, Miss = 28226, Miss_rate = 0.807, Pending_hits = 0, Reservation_fails = 1735
	L1D_cache_core[77]: Access = 34965, Miss = 28265, Miss_rate = 0.808, Pending_hits = 0, Reservation_fails = 711
	L1D_cache_core[78]: Access = 34965, Miss = 28264, Miss_rate = 0.808, Pending_hits = 0, Reservation_fails = 1911
	L1D_cache_core[79]: Access = 31635, Miss = 25528, Miss_rate = 0.807, Pending_hits = 0, Reservation_fails = 2256
	L1D_total_cache_accesses = 2637360
	L1D_total_cache_misses = 2127658
	L1D_total_cache_miss_rate = 0.8067
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 102688
	L1D_cache_data_port_util = 0.015
	L1D_cache_fill_port_util = 0.006
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 8175273
	L1T_total_cache_misses = 15393
	L1T_total_cache_miss_rate = 0.0019
	L1T_total_cache_pending_hits = 8159880
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 509702
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 216210
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2014
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 186472
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 8159880
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 15393
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1724976
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 100674
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 912384
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][TOTAL_ACCESS] = 8175273
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1724976

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2014
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 100674
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 
distro:
2573, 2573, 2573, 2573, 2573, 2573, 2573, 2573, 2573, 2573, 2573, 2573, 2573, 2573, 2573, 2573, 5146, 5146, 5146, 5146, 2573, 2573, 2573, 2573, 2573, 2573, 2573, 2573, 2573, 2573, 2573, 2573, 2573, 2573, 2573, 2573, 
gpgpu_n_tot_thrd_icount = 260840448
gpgpu_n_tot_w_icount = 8151264
gpgpu_n_stall_shd_mem = 15321882
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 216488
gpgpu_n_mem_write_global = 7099488
gpgpu_n_mem_texture = 15393
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 27599616
gpgpu_n_store_insn = 5174928
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 27599616
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 386496
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1702629
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 5260464
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4123688	W0_Idle:7261906	W0_Scoreboard:116246406	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:1995840	W29:2079792	W30:0	W31:0	W32:4075632
single_issue_nums: WS0:2055827	WS1:2055827	WS2:2019805	WS3:2019805	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1731904 {8:216488,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 111995136 {8:5374512,40:1724976,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 123144 {8:15393,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 8659520 {40:216488,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 56795904 {8:7099488,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 2462880 {40:61572,}
maxmflatency = 7540 
max_icnt2mem_latency = 6303 
maxmrqlatency = 571 
max_icnt2sh_latency = 949 
averagemflatency = 2158 
avg_icnt2mem_latency = 1273 
avg_mrq_latency = 29 
avg_icnt2sh_latency = 8 
mrq_lat_table:240366 	179518 	107229 	181520 	287506 	535464 	159998 	24671 	733 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	353071 	186097 	833217 	2148944 	3456131 	400088 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	351477 	95751 	63731 	248809 	117741 	108166 	203956 	507279 	1401197 	2874237 	1289100 	69925 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	5754570 	805046 	357750 	211759 	109218 	61541 	30212 	23551 	23901 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	14 	58 	72 	96 	607 	24 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        58        56        56        55        42        50        37        51        46        38        51        50        37        35        58        59 
dram[1]:        56        50        58        51        42        49        37        43        44        35        42        51        29        50        55        56 
dram[2]:        56        51        58        50        34        36        35        43        43        36        44        36        35        52        56        56 
dram[3]:        56        51        59        58        39        35        36        32        38        35        45        37        48        58        49        56 
dram[4]:        56        51        57        58        37        35        42        29        37        35        42        40        36        58        49        50 
dram[5]:        58        53        56        56        44        37        42        35        36        37        38        36        29        57        51        50 
dram[6]:        58        56        56        56        42        34        44        36        36        43        36        37        36        55        57        51 
dram[7]:        54        56        58        56        36        42        50        36        43        44        35        38        29        49        51        58 
dram[8]:        51        56        59        56        36        42        44        36        36        41        30        41        29        49        50        58 
dram[9]:        41        58        58        46        35        67        42        36        40        42        35        42        30        49        42        57 
dram[10]:        38        58        58        43        43        72        48        36        49        41        43        43        35        48        49        56 
dram[11]:        46        58        58        44        47        46        51        37        51        43        44        31        38        51        54        56 
dram[12]:        58        58        50        44        43        44        50        42        51        51        43        35        35        49        56        56 
dram[13]:        56        53        52        50        44        48        46        45        44        56        42        42        35        43        57        57 
dram[14]:        56        49        49        56        43        50        41        40        42        56        40        44        39        46        59        58 
dram[15]:        56        49        47        56        42        36        42        43        36        36        35        44        37        42        58        58 
dram[16]:        56        42        49        56        42        49        42        35        35        42        41        44        44        42        58        58 
dram[17]:        58        42        52        58        43        53        43        30        37        42        36        49        42        36        49        57 
dram[18]:        58        45        50        54        43        42        50        28        33        42        35        49        42        33        49        56 
dram[19]:        50        43        51        50        35        43        50        30        29        40        34        49        32        39        49        56 
dram[20]:        44        44        51        44        30        49        51        35        32        40        31        49        36        36        49        56 
dram[21]:        36        42        44        50        29        59        51        36        35        34        29        49        35        37        37        57 
dram[22]:        35        44        45        51        32        57        43        35        55        31        30        51        42        41        39        58 
dram[23]:        40        51        43        51        32        58        36        35        49        37        58        51        43        35        51        58 
dram[24]:        44        51        43        45        39        54        40        36        49        38        59        50        42        39        50        58 
dram[25]:        44        50        44        44        43        43        56        37        50        44        57        46        36        42        49        57 
dram[26]:        45        49        44        42        35        44        36        31        51        36        49        57        35        43        47        56 
dram[27]:        38        56        42        42        35        42        41        39        48        36        49        58        29        45        39        56 
dram[28]:        37        56        44        58        36        42        37        36        42        49        44        52        36        48        42        56 
dram[29]:        56        57        51        56        36        50        38        37        35        51        41        49        39        50        42        57 
dram[30]:        56        58        56        56        50        58        51        42        38        49        43        46        35        49        44        58 
dram[31]:        56        58        58        58        47        49        51        43        37        49        43        46        35        47        57        58 
maximum service time to same row:
dram[0]:     13842     14779     13997     14136     13687     13710     13751     13771     14137     13574     14016     14771     16131     13960     13699     13847 
dram[1]:     13932     14830     13977     14154     13678     13706     13596     13871     14117     13626     14658     14798     14498     15011     13694     14198 
dram[2]:     13923     14740     13758     14140     13670     13755     13590     13855     14103     13618     14669     14815     14400     15007     13686     14190 
dram[3]:     13916     14681     13751     14113     13666     13746     13582     13674     14081     13611     14642     14806     14357     14911     13675     14161 
dram[4]:     13908     14583     13744     14096     13791     13735     13574     13667     14658     13608     14534     14743     14248     14409     13670     14153 
dram[5]:     14368     14595     13735     14068     13787     13639     13569     13659     14602     13592     14443     14835     14238     14313     14875     14084 
dram[6]:     14200     14601     13726     14060     13779     13309     13561     13651     14561     13585     14369     13755     13754     14298     14832     14077 
dram[7]:     14186     14574     14081     14055     13774     13301     13554     13647     14099     13577     14446     13750     13746     14304     14855     14063 
dram[8]:     14158     14601     14068     14039     13859     13296     13546     13643     14088     13569     14467     13742     13739     14277     14895     14045 
dram[9]:     14156     14514     14043     14021     13831     13285     13542     13763     14079     13562     14974     13735     13731     14177     14906     14033 
dram[10]:     14188     14523     14020     14305     13818     13281     13846     13763     14056     13616     15593     13727     13730     14149     15032     14930 
dram[11]:     14654     14598     14023     14364     13810     13414     13854     13751     13975     13608     15513     13862     13779     14141     14903     14963 
dram[12]:     14613     14720     14148     14369     13806     13406     13847     13747     13956     13602     15382     13868     13771     14160     14864     14951 
dram[13]:     14478     15092     14132     13960     13880     13401     13839     14043     13943     13596     15271     13851     13763     14172     14734     15016 
dram[14]:     14240     15119     14128     13949     13867     13394     13830     14210     13932     13766     16084     13832     13759     16729     15449     14939 
dram[15]:     14225     15360     14049     13927     13862     13573     13822     14178     13924     13798     15988     14924     13897     17052     15416     13944 
dram[16]:     14217     14743     14057     13913     13869     13565     13815     14165     13579     13787     15971     15301     13887     17022     15485     13915 
dram[17]:     14192     14627     14013     13889     13743     13557     13804     14156     13571     13782     14879     15224     13867     16907     15522     13896 
dram[18]:     14176     14526     13987     14172     13734     13549     13631     15442     13565     13869     14764     15128     13851     16811     15003     13876 
dram[19]:     14166     14313     13976     14149     13726     15981     13623     13790     13557     13686     14710     15048     13847     16709     14931     13862 
dram[20]:     14166     14408     14040     14132     13711     16967     13616     13783     13550     13674     14726     15072     13975     16235     14970     13855 
dram[21]:     14153     14738     14032     14092     13698     17473     13600     13772     13612     13664     14623     15059     13968     16332     14354     13838 
dram[22]:     14124     14598     14019     14069     13694     16874     13588     13766     13607     13647     14238     14796     13961     16279     14393     13830 
dram[23]:     14120     14573     14009     14076     13744     16964     13586     13754     13591     13643     14213     14742     13959     16271     14373     13823 
dram[24]:     14229     14461     14003     14358     13490     16740     13731     13754     13582     13771     14888     14525     14397     16229     13859     13887 
dram[25]:     14212     15369     14606     14189     13482     16590     13720     13746     13699     13766     14194     14434     14400     16014     13844     13879 
dram[26]:     14181     15325     14603     14180     13477     14472     13707     13738     13691     13760     14170     14389     14224     16272     13818     13872 
dram[27]:     14899     15326     14579     14177     13469     13704     13614     13715     13604     13746     15091     14373     14197     16248     13808     13867 
dram[28]:     14946     13904     14561     14182     13462     13703     13614     13702     13598     13988     15231     14457     14012     16219     13790     13808 
dram[29]:     15016     13889     14260     14196     13461     13835     13607     13787     13591     13976     15133     14073     14007     16200     13867     13798 
dram[30]:     14859     13875     14233     14025     13730     13826     13603     13778     13582     13968     15052     14057     13975     16321     13860     13787 
dram[31]:     14956     13858     14173     14008     13719     13699     13591     13766     13574     13948     14947     14039     13964     16280     13854     13776 
average row accesses per activate:
dram[0]:  9.924836  9.481250  9.873786 10.401361 10.667598 10.295812 10.484536 11.518414 10.419178 10.732558  9.398754  9.050746  9.453416  8.845930  9.724359 10.271187 
dram[1]:  9.147591  9.442724 10.092409  9.617088 10.361413 10.017858 10.368957 10.654450 10.657304  9.937838  9.710611  9.702875  9.382716  9.269938  9.649681 10.508651 
dram[2]:  9.053731  9.330276  9.928572  9.851132 10.829545  9.620098 10.298734 10.975676 10.670423 10.288515  9.796117  9.588608  8.159459  9.324159 10.338983  9.498432 
dram[3]:  9.123494  9.664557  9.747603  9.778846 11.008696  9.666667 10.511628 10.518135 10.160858 10.002732  9.831716  9.315951  8.862573  9.801282  9.793549  8.839650 
dram[4]: 10.300675  9.132133  9.924836 10.249158 10.111405 10.255208 10.041975 10.074442 10.336065 10.222841  9.591772  9.181818  9.153614  9.215152  9.114458  9.168674 
dram[5]:  9.632912  9.431677 10.616725  9.255320  9.945169  9.869674 10.600522 10.109726 10.534819  9.945800  9.041916  9.733974  9.689102  9.953947  9.866449  9.249240 
dram[6]:  9.456522  9.801282 11.213235  9.851132  9.349753  9.314421 10.943397 10.286802 11.117647 10.300562  9.170732  9.659236  9.163142 10.089701 10.228956  8.484593 
dram[7]:  9.445821  9.475155 10.191276  9.315951 10.136364 10.068877 11.554286 10.184343 10.885057 10.668605  9.781350  9.351851  9.309816  9.512500  9.809677  9.026707 
dram[8]: 10.049342  9.559749 10.938628 10.718309  9.738461 10.457447 10.649076 10.276649 11.242603 10.988060  9.319018  8.745665  8.842566  9.857605  9.221885  9.630915 
dram[9]:  9.944445 10.283784 10.780142 10.198653  9.745502  9.974684 10.706349 10.207070 11.224189 10.665698  8.571023  9.655064  9.832258  9.369231  9.087349 10.756184 
dram[10]:  9.380805 10.282828 10.780919  9.574133  9.916450 10.020356 10.860590 10.090225 11.668712 10.707603  9.008928  9.778846  9.266055  9.588608  9.323077 10.146667 
dram[11]:  9.139394 10.412970 10.739436  9.853896 10.187166 10.460107 10.668421 10.764075 11.600610 10.825444  9.526814  8.760807  8.671429 10.214046  9.545455  9.496875 
dram[12]:  9.563292 10.350340 10.143333 11.003623  9.110844 10.997199 11.807580 10.335038 11.058140 10.901492  9.966997  9.421053  9.117470 10.009869  9.209726  9.044910 
dram[13]: 10.059801 10.656140 10.151007 10.498270 10.076923 11.524927 11.002725  9.722892 10.798295 10.934524  8.784883  9.725240  9.625397  8.946902  9.338462 10.056292 
dram[14]:  8.825073 10.770318 10.882143  9.957377  9.650633 10.848066 11.243017 10.034739 11.489426 10.742690  8.796512 10.146667 10.164430  9.086567  9.774194  9.635783 
dram[15]:  9.123123  9.855306 10.839286  9.278288  9.734015 10.969359 11.720930 10.234848 10.709302 10.435898  9.739550  9.901960  9.796117  9.756411  9.947712  8.839181 
dram[16]:  9.523511  9.273556 10.009933 10.574394  9.674300 11.225071 12.333333  9.829268 10.616279 11.598102  9.769968  9.970491  9.257668  9.835484  9.648734  8.811047 
dram[17]:  9.580441  9.358895 10.780142 11.160583  9.781491 11.789790 12.691824  9.841849 10.249300 10.812317  9.026628  9.533123  9.424149  9.175226  8.812139  9.218182 
dram[18]:  9.712903 10.046205 11.120438 10.157190  9.506234 11.465117 12.402439  9.575472 10.892537 10.129834  9.017804 10.400685  9.970589  8.702005  8.935294  9.585443 
dram[19]:  9.517460  9.677216 10.557094 10.552083  9.966058 11.732142 11.964705  9.272311 11.643312 10.566092  8.777456 10.352739  9.388199  9.528302 10.000000  9.087087 
dram[20]:  9.281734  9.677216  9.980328 10.615385  9.584352 11.372093 12.071217 10.290076 11.246154 11.054380  9.610760 10.192568  9.399381 10.062500  9.873786  8.445378 
dram[21]:  9.917763  9.107463  9.960656 10.881721  9.989821 12.337540 12.616822 10.489637 10.679300 11.012048  9.812903 10.113334  9.305810  9.416667  8.949853  9.389408 
dram[22]:  9.804561  8.716332 10.938628 10.123746  9.448442 12.130841 11.636103  9.646081 10.791177  9.962060  8.533708 10.532872  9.461060  8.708571  9.278288  9.563292 
dram[23]:  9.356037  9.810289 11.395522 10.063123  9.372315 11.119658 11.331476 10.333333 11.102719 10.200000  9.035821 10.378839  9.588608  9.234042  9.733974  9.612180 
dram[24]:  9.086826  9.651898 10.294915  9.811688  9.701235 11.618343 11.428169  9.861314 10.721408 11.002994  9.892157  9.976897 10.086957  9.062687  9.231003  9.859477 
dram[25]:  9.747603  8.721265 10.062914 11.080292  9.732674 11.551320 11.879412 10.107232 10.866468 11.823152  9.751613  9.256881  8.748555  8.967551  8.632479  9.774194 
dram[26]:  9.769231  9.259147 10.486207 10.199325  9.871536 11.722388 11.146006  9.752997 10.512894 11.461060  8.532578 10.036184  9.734824  8.463687  8.746398 10.089701 
dram[27]:  9.528302  9.944445 11.680769  9.603834 10.092308 11.316092 11.043596  9.880778 10.916667 11.329230  9.253822 10.508591  9.424149  8.521127  8.768786 10.408935 
dram[28]:  8.929204  9.775641 10.885715  9.764516 10.228572 10.902778 10.615183 10.056931 11.344615 10.683140  9.807074  9.902280  9.671974  9.113772  9.712461 10.161616 
dram[29]:  9.305810  9.174699 10.046205 10.460481  9.881909 11.446064 11.485876 10.475578 10.910979 12.026316 10.132891  9.730769  9.841935  8.935484  9.041667  9.338462 
dram[30]:  9.747603  9.245455  9.647619 10.532872 10.601078 11.730539 11.514205 10.715039 10.436260 12.052631  9.249240  9.963935  9.634069  8.355371  9.360000 10.026230 
dram[31]:  9.080838  9.080358 10.882563  9.905538 10.726776 11.258620 11.062671 10.611979 10.824047 10.759531  8.880117  9.714744  9.594339  8.702005  9.733119  9.551724 
average row locality = 1717010/171159 = 10.031667
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:      6921      6921      6921      6947      8569      8888      9094      9126      8485      8309      6793      6734      6890      6859      6886      6903 
dram[1]:      6782      6901      6894      6692      8525      8752      9141      9132      8479      8307      6877      6922      6957      6868      6883      6912 
dram[2]:      6732      6917      6938      6756      8509      8831      9240      9132      8590      8392      6890      6864      6724      6932      6946      6694 
dram[3]:      6728      6913      6893      6862      8609      8931      9296      9172      8537      8292      6910      6756      6750      6934      6841      6707 
dram[4]:      6981      6887      6909      6949      8611      8954      9142      9134      8441      8267      6841      6691      6817      6840      6801      6891 
dram[5]:      6876      6904      6922      6799      8499      8799      9057      9096      8446      8256      6748      6884      6905      6855      6908      6969 
dram[6]:      6767      6946      6919      6754      8428      8831      9171      9056      8498      8331      6847      6953      6831      6912      6893      6725 
dram[7]:      6714      6880      6827      6749      8579      8964      9200      9134      8576      8388      6960      6760      6763      6914      6876      6760 
dram[8]:      6912      6818      6863      6948      8631      8975      9177      9195      8534      8311      6861      6675      6718      6859      6762      6830 
dram[9]:      6972      6932      6933      6858      8498      8888      9054      9049      8499      8282      6693      6863      6934      6809      6825      6954 
dram[10]:      6760      6945      6930      6762      8497      8811      9058      8976      8478      8247      6854      6983      6902      6882      6929      6882 
dram[11]:      6649      6900      6870      6702      8584      8881      9159      9057      8655      8329      6909      6864      6817      6978      6919      6799 
dram[12]:      6808      6793      6800      6871      8567      8944      9264      9200      8617      8291      6864      6791      6693      6846      6777      6719 
dram[13]:      6933      6858      6886      6942      8626      8921      9063      9054      8534      8310      6711      6800      6836      6724      6818      6917 
dram[14]:      6814      6950      6962      6773      8551      8790      9005      9093      8460      8211      6771      6931      6935      6875      6872      6891 
dram[15]:      6796      6957      6842      6678      8499      8846      9109      9100      8335      8277      6852      6905      6878      6943      6958      6805 
dram[16]:      6802      6800      6699      6874      8579      8875      9183      9147      8333      8381      6978      6862      6720      6913      6870      6717 
dram[17]:      6908      6845      6875      6994      8673      8963      9130      9194      8204      8362      6798      6739      6849      6744      6763      6864 
dram[18]:      6868      6892      6955      6837      8610      8871      9083      9139      8125      8181      6749      6898      6950      6795      6825      6938 
dram[19]:      6783      6978      6907      6776      8537      8826      9120      9019      8252      8255      6786      6899      6874      6874      7001      6859 
dram[20]:      6686      6881      6762      6772      8825      8750      9197      9098      8365      8298      6954      6878      6850      6984      6883      6712 
dram[21]:      6854      6753      6799      6898      8954      8868      9179      9262      8299      8310      6877      6776      6832      6804      6662      6816 
dram[22]:      6862      6825      6852      6893      8983      8802      9126      9212      8233      8218      6713      6834      6892      6759      6790      6889 
dram[23]:      6911      6996      6985      6841      8805      8733      9133      9090      8239      8227      6706      6922      6898      6809      6896      6838 
dram[24]:      6783      6888      6770      6736      8806      8797      9097      9037      8314      8293      6909      6878      6868      6958      6923      6835 
dram[25]:      6865      6690      6767      6888      8880      8880      9119      9261      8374      8318      6872      6812      6795      6852      6745      6815 
dram[26]:      6944      6782      6821      6890      8943      8885      9170      9274      8297      8323      6638      6887      6923      6716      6749      6891 
dram[27]:      6906      6923      6957      6829      8940      8859      9077      9107      8164      8253      6733      6933      6905      6703      6798      6907 
dram[28]:      6841      6950      6876      6745      8829      8813      9079      9054      8398      8188      6863      6893      6898      6945      6948      6878 
dram[29]:      6878      6766      6714      6860      8800      8788      9178      9202      8359      8227      6958      6917      6917      6916      6807      6820 
dram[30]:      6931      6763      6731      6927      8962      8797      9179      9277      8398      8326      6781      6868      6899      6686      6753      6930 
dram[31]:      6882      6821      6969      6929      8953      8859      9109      9251      8275      8160      6738      6875      6909      6754      6691      6884 
total dram writes = 3871369
bank skew: 9296/6638 = 1.40
chip skew: 121246/120716 = 1.00
average mf latency per bank:
dram[0]:      24171     27561      1381      1740      1155      1582      1222      1531      1230      1594      1499      1926      1494      1858      1484      1782
dram[1]:      24532     28011      1388      1812      1196      1596      1223      1556      1198      1621      1473      1948      1446      1942      1416      1848
dram[2]:      29596     26777      1835      1710      1586      1497      1592      1509      1567      1520      1952      1793      1948      1807      1888      1759
dram[3]:      24587     29670      1388      1953      1163      1735      1181      1756      1178      1776      1469      2132      1465      2100      1447      2064
dram[4]:      27175     24529      1674      1459      1431      1342      1434      1314      1509      1336      1820      1643      1790      1576      1789      1515
dram[5]:      25290     25571      1489      1592      1270      1447      1245      1409      1336      1443      1621      1709      1566      1680      1585      1603
dram[6]:      25355     23270      1450      1393      1261      1277      1225      1219      1304      1245      1555      1519      1546      1497      1565      1478
dram[7]:      24156     29409      1349      1901      1174      1743      1126      1709      1178      1722      1453      2130      1471      2025      1458      2026
dram[8]:      29355     23718      1894      1320      1675      1283      1635      1229      1680      1234      2021      1600      2045      1473      2029      1499
dram[9]:      27085     22761      1669      1273      1524      1219      1483      1211      1522      1182      1916      1464      1822      1391      1821      1363
dram[10]:      22167     25391      1148      1561      1063      1441      1040      1437      1039      1408      1312      1722      1288      1648      1283      1672
dram[11]:      26549     25392      1514      1581      1367      1444      1303      1446      1315      1420      1674      1722      1671      1633      1655      1625
dram[12]:      30074     21577      1926      1155      1724      1059      1629      1061      1687      1051      2055      1360      2114      1252      2052      1302
dram[13]:      21959     27551      1221      1688      1078      1543      1011      1612      1060      1587      1358      1974      1324      1914      1302      1864
dram[14]:      25702     22753      1497      1321      1361      1196      1260      1244      1342      1225      1668      1476      1602      1446      1598      1424
dram[15]:      22223     27012      1200      1787      1062      1513       975      1642      1046      1600      1291      1928      1258      1871      1225      1934
dram[16]:      21941     28535      1195      1851      1076      1565       944      1706      1038      1676      1259      2004      1287      1954      1228      2016
dram[17]:      23245     27318      1320      1709      1204      1445      1088      1637      1191      1582      1401      1964      1424      1910      1394      1910
dram[18]:      23978     26284      1341      1664      1268      1369      1123      1565      1287      1549      1510      1798      1507      1796      1467      1771
dram[19]:      26714     21990      1542      1320      1490      1059      1293      1237      1457      1184      1734      1391      1738      1394      1663      1392
dram[20]:      23937     24103      1312      1478      1215      1214      1064      1382      1168      1347      1392      1597      1452      1582      1394      1613
dram[21]:      21416     26927      1108      1733      1048      1416       931      1591      1019      1543      1238      1846      1286      1843      1231      1851
dram[22]:      24369     25567      1356      1644      1298      1370      1144      1530      1290      1483      1585      1715      1568      1740      1544      1692
dram[23]:      19934     27581       989      1889       946      1553       842      1781       929      1731      1145      1974      1150      2004      1127      1972
dram[24]:      20508     26228      1032      1747       964      1387       855      1614       940      1565      1147      1797      1158      1813      1124      1849
dram[25]:      28697     22136      1768      1267      1662      1039      1539      1162      1654      1140      1995      1286      1989      1333      1979      1350
dram[26]:      19885     28266       999      1863       907      1538       868      1707       937      1679      1173      1938      1100      2010      1098      1983
dram[27]:      21589     23712      1121      1519      1041      1198      1016      1350      1092      1346      1303      1548      1276      1629      1234      1595
dram[28]:      22776     21158      1256      1275      1167       983      1116      1123      1132      1142      1355      1318      1356      1346      1299      1371
dram[29]:      23260     24610      1327      1543      1187      1197      1144      1336      1182      1384      1422      1573      1434      1582      1415      1633
dram[30]:      24849     23771      1508      1442      1324      1171      1293      1252      1341      1290      1652      1529      1624      1570      1611      1506
dram[31]:      19362     29059       969      1973       857      1614       850      1742       908      1776      1124      2094      1073      2120      1048      2043
maximum mf latency per bank:
dram[0]:       6499      7479      4694      6156      5071      5522      5147      5064      4942      6025      5206      5381      5306      5484      5276      6144
dram[1]:       6920      7146      5441      5865      5430      5927      5723      4667      4817      5751      5369      5355      5458      5484      5466      5991
dram[2]:       7157      7056      5620      5868      5501      5737      5903      4744      5375      5798      5590      5248      6042      6009      5435      5954
dram[3]:       6863      7280      5260      5988      4728      6054      5075      4980      4844      5732      5471      5604      5672      6208      5018      6114
dram[4]:       7451      6791      6313      4954      5683      5332      5514      4527      5650      5092      6168      4621      6466      5131      6055      4749
dram[5]:       7003      7134      5598      5636      4869      6026      5368      4587      5084      5709      5595      5338      5984      5886      5463      5013
dram[6]:       6841      7188      5252      5550      4914      5339      5202      4604      5017      5803      5678      5756      5824      5554      5480      5012
dram[7]:       7044      6935      5140      5242      5155      5367      6525      4828      6339      5588      6506      5368      6061      5193      5404      5450
dram[8]:       7076      6909      5430      4806      5490      5421      6401      4519      6467      5365      6631      5248      5833      5037      5568      4740
dram[9]:       7057      6886      5044      4780      4905      5324      6404      4624      6459      5375      6666      5129      5893      4956      5612      4934
dram[10]:       7402      6663      5457      4612      4850      5531      6641      4919      6769      5104      6921      4929      6131      4682      5732      4518
dram[11]:       7362      6729      5679      4660      5284      4893      6283      5179      6352      5335      6470      4857      5591      4696      6305      4319
dram[12]:       6885      7163      4972      4903      4877      5244      5551      5822      5885      5678      6072      5142      5607      5157      5261      5211
dram[13]:       6806      7203      4923      5072      4604      5470      5516      6023      5769      5870      5967      5357      5199      5254      5174      5482
dram[14]:       6801      7312      5124      5062      4541      5587      5506      5988      5747      5746      6002      5303      5188      5297      5294      5347
dram[15]:       7031      7183      5520      5568      6257      5386      5798      5645      6006      5650      6245      4941      5141      5233      5752      5047
dram[16]:       6692      7540      4870      6271      5914      6089      5440      6367      5252      6267      5164      5724      4714      5523      4974      5710
dram[17]:       7057      7177      5166      5952      6210      5603      5142      5971      5405      5923      5465      5322      4844      5127      5178      5337
dram[18]:       6685      7308      4761      5988      5926      5467      4854      5975      5167      5961      5311      5834      4604      5297      4905      5375
dram[19]:       6714      7115      4647      5900      5976      5337      4996      5689      5229      5676      5436      5673      5861      5811      5013      5115
dram[20]:       7051      6945      4637      5012      6020      5301      5375      4913      5930      5830      5399      5457      5949      5674      4982      4941
dram[21]:       6825      7452      4506      5630      5774      5539      5082      5541      5737      6190      5013      6076      5902      6149      4692      5438
dram[22]:       6767      7063      5172      5530      5724      5505      4922      5507      5745      6091      5151      5754      5830      5972      4852      5268
dram[23]:       6957      6870      5464      5552      5933      5342      5128      5344      6035      5836      5428      5292      5823      5716      5469      5098
dram[24]:       6757      7239      5132      5727      5673      5506      4787      5658      5901      6308      5261      5730      5714      6169      5069      5776
dram[25]:       7129      7078      5431      5239      5791      5272      5610      5360      5920      5296      5619      6141      6022      5963      5821      5780
dram[26]:       7489      6979      5766      4750      5058      5104      5844      5159      6106      5051      5670      5563      6239      5545      5683      5234
dram[27]:       7421      6674      5107      4920      5299      5105      6058      5333      6102      4878      5893      5436      6284      5254      5994      5168
dram[28]:       7089      7214      4789      5187      4919      5557      5770      5803      5850      5515      5514      5954      5979      6150      5451      5604
dram[29]:       7383      6959      5041      5494      4734      5222      5715      5589      6236      5475      5117      5921      5151      6171      5548      5904
dram[30]:       7000      7357      5271      5858      5213      5562      4624      5969      5212      5920      4647      6264      5133      6578      5367      6302
dram[31]:       7133      7194      5639      5316      5043      5521      4748      5757      5538      5431      4689      5591      5046      6047      5684      5795
Memory Partition 0: 
Cache L2_bank_000:

Cache L2_bank_001:

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=331410 n_nop=204508 n_act=5348 n_pre=5332 n_ref_event=0 n_req=53761 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=121246 bw_util=0.3658
n_activity=229297 dram_eff=0.5288
bk0: 0a 309435i bk1: 0a 309929i bk2: 0a 309941i bk3: 0a 310676i bk4: 0a 306472i bk5: 0a 303692i bk6: 0a 304315i bk7: 0a 304578i bk8: 0a 305706i bk9: 0a 306694i bk10: 0a 309639i bk11: 0a 309445i bk12: 0a 309567i bk13: 0a 308969i bk14: 0a 310169i bk15: 0a 309393i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900523
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.900523
Bank_Level_Parallism = 2.021052
Bank_Level_Parallism_Col = 1.834758
Bank_Level_Parallism_Ready = 1.422645
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 1.524451 

BW Util details:
bwutil = 0.365849 
total_CMD = 331410 
util_bw = 121246 
Wasted_Col = 70274 
Wasted_Row = 20103 
Idle = 119787 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 26623 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 65333 
rwq = 0 
CCDLc_limit_alone = 65333 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 331410 
n_nop = 204508 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 121246 
n_act = 5348 
n_pre = 5332 
n_ref = 0 
n_req = 53761 
total_req = 121246 

Dual Bus Interface Util: 
issued_total_row = 10680 
issued_total_col = 121246 
Row_Bus_Util =  0.032226 
CoL_Bus_Util = 0.365849 
Either_Row_CoL_Bus_Util = 0.382915 
Issued_on_Two_Bus_Simul_Util = 0.015159 
issued_two_Eff = 0.039590 
queue_avg = 3.591627 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=50 avg=3.59163
Memory Partition 1: 
Cache L2_bank_002:

Cache L2_bank_003:

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=331410 n_nop=204631 n_act=5412 n_pre=5396 n_ref_event=0 n_req=53726 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=121024 bw_util=0.3652
n_activity=227534 dram_eff=0.5319
bk0: 0a 309454i bk1: 0a 309686i bk2: 0a 309988i bk3: 0a 310101i bk4: 0a 305590i bk5: 0a 304366i bk6: 0a 303735i bk7: 0a 303887i bk8: 0a 306253i bk9: 0a 306036i bk10: 0a 309407i bk11: 0a 309350i bk12: 0a 309060i bk13: 0a 309609i bk14: 0a 309729i bk15: 0a 310165i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.899267
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.899267
Bank_Level_Parallism = 2.041158
Bank_Level_Parallism_Col = 1.847577
Bank_Level_Parallism_Ready = 1.422164
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 1.530100 

BW Util details:
bwutil = 0.365179 
total_CMD = 331410 
util_bw = 121024 
Wasted_Col = 69482 
Wasted_Row = 20095 
Idle = 120809 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 26846 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 63834 
rwq = 0 
CCDLc_limit_alone = 63834 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 331410 
n_nop = 204631 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 121024 
n_act = 5412 
n_pre = 5396 
n_ref = 0 
n_req = 53726 
total_req = 121024 

Dual Bus Interface Util: 
issued_total_row = 10808 
issued_total_col = 121024 
Row_Bus_Util =  0.032612 
CoL_Bus_Util = 0.365179 
Either_Row_CoL_Bus_Util = 0.382544 
Issued_on_Two_Bus_Simul_Util = 0.015247 
issued_two_Eff = 0.039857 
queue_avg = 3.650355 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=38 avg=3.65035
Memory Partition 2: 
Cache L2_bank_004:

Cache L2_bank_005:

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=331410 n_nop=204522 n_act=5452 n_pre=5436 n_ref_event=0 n_req=53718 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=121087 bw_util=0.3654
n_activity=227243 dram_eff=0.5329
bk0: 0a 309076i bk1: 0a 309477i bk2: 0a 309978i bk3: 0a 310452i bk4: 0a 305083i bk5: 0a 304001i bk6: 0a 303042i bk7: 0a 303818i bk8: 0a 305292i bk9: 0a 305327i bk10: 0a 309503i bk11: 0a 309249i bk12: 0a 308444i bk13: 0a 309226i bk14: 0a 309729i bk15: 0a 309449i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.898507
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.898507
Bank_Level_Parallism = 2.075635
Bank_Level_Parallism_Col = 1.879622
Bank_Level_Parallism_Ready = 1.451337
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 1.549866 

BW Util details:
bwutil = 0.365369 
total_CMD = 331410 
util_bw = 121087 
Wasted_Col = 68451 
Wasted_Row = 20100 
Idle = 121772 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 26946 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 63190 
rwq = 0 
CCDLc_limit_alone = 63190 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 331410 
n_nop = 204522 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 121087 
n_act = 5452 
n_pre = 5436 
n_ref = 0 
n_req = 53718 
total_req = 121087 

Dual Bus Interface Util: 
issued_total_row = 10888 
issued_total_col = 121087 
Row_Bus_Util =  0.032854 
CoL_Bus_Util = 0.365369 
Either_Row_CoL_Bus_Util = 0.382873 
Issued_on_Two_Bus_Simul_Util = 0.015350 
issued_two_Eff = 0.040090 
queue_avg = 3.733125 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=54 avg=3.73313
Memory Partition 3: 
Cache L2_bank_006:

Cache L2_bank_007:

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=331410 n_nop=204418 n_act=5477 n_pre=5461 n_ref_event=0 n_req=53709 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=121131 bw_util=0.3655
n_activity=227617 dram_eff=0.5322
bk0: 0a 309469i bk1: 0a 309507i bk2: 0a 309783i bk3: 0a 310119i bk4: 0a 306414i bk5: 0a 304258i bk6: 0a 303424i bk7: 0a 304030i bk8: 0a 305100i bk9: 0a 305845i bk10: 0a 309531i bk11: 0a 309597i bk12: 0a 309297i bk13: 0a 309648i bk14: 0a 309893i bk15: 0a 309062i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.898025
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.898025
Bank_Level_Parallism = 2.048971
Bank_Level_Parallism_Col = 1.852404
Bank_Level_Parallism_Ready = 1.425349
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 1.538793 

BW Util details:
bwutil = 0.365502 
total_CMD = 331410 
util_bw = 121131 
Wasted_Col = 69058 
Wasted_Row = 20303 
Idle = 120918 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 27083 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 63557 
rwq = 0 
CCDLc_limit_alone = 63557 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 331410 
n_nop = 204418 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 121131 
n_act = 5477 
n_pre = 5461 
n_ref = 0 
n_req = 53709 
total_req = 121131 

Dual Bus Interface Util: 
issued_total_row = 10938 
issued_total_col = 121131 
Row_Bus_Util =  0.033004 
CoL_Bus_Util = 0.365502 
Either_Row_CoL_Bus_Util = 0.383187 
Issued_on_Two_Bus_Simul_Util = 0.015319 
issued_two_Eff = 0.039979 
queue_avg = 3.670746 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=49 avg=3.67075
Memory Partition 4: 
Cache L2_bank_008:

Cache L2_bank_009:

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=331410 n_nop=204379 n_act=5498 n_pre=5482 n_ref_event=0 n_req=53712 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=121156 bw_util=0.3656
n_activity=229337 dram_eff=0.5283
bk0: 0a 309758i bk1: 0a 309402i bk2: 0a 310128i bk3: 0a 310754i bk4: 0a 305492i bk5: 0a 305248i bk6: 0a 303377i bk7: 0a 303667i bk8: 0a 304914i bk9: 0a 306201i bk10: 0a 310450i bk11: 0a 310148i bk12: 0a 309083i bk13: 0a 310152i bk14: 0a 309311i bk15: 0a 309239i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.897639
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.897639
Bank_Level_Parallism = 2.018095
Bank_Level_Parallism_Col = 1.822983
Bank_Level_Parallism_Ready = 1.408572
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 1.521410 

BW Util details:
bwutil = 0.365577 
total_CMD = 331410 
util_bw = 121156 
Wasted_Col = 70910 
Wasted_Row = 20485 
Idle = 118859 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 27547 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 64928 
rwq = 0 
CCDLc_limit_alone = 64928 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 331410 
n_nop = 204379 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 121156 
n_act = 5498 
n_pre = 5482 
n_ref = 0 
n_req = 53712 
total_req = 121156 

Dual Bus Interface Util: 
issued_total_row = 10980 
issued_total_col = 121156 
Row_Bus_Util =  0.033131 
CoL_Bus_Util = 0.365577 
Either_Row_CoL_Bus_Util = 0.383305 
Issued_on_Two_Bus_Simul_Util = 0.015404 
issued_two_Eff = 0.040187 
queue_avg = 3.650569 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=46 avg=3.65057
Memory Partition 5: 
Cache L2_bank_010:

Cache L2_bank_011:

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=331410 n_nop=204729 n_act=5446 n_pre=5430 n_ref_event=0 n_req=53664 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=120923 bw_util=0.3649
n_activity=227876 dram_eff=0.5307
bk0: 0a 309309i bk1: 0a 310069i bk2: 0a 310161i bk3: 0a 310360i bk4: 0a 305136i bk5: 0a 304769i bk6: 0a 304020i bk7: 0a 303923i bk8: 0a 304573i bk9: 0a 305955i bk10: 0a 308546i bk11: 0a 309974i bk12: 0a 308755i bk13: 0a 310130i bk14: 0a 309878i bk15: 0a 309617i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.898517
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.898517
Bank_Level_Parallism = 2.043177
Bank_Level_Parallism_Col = 1.850442
Bank_Level_Parallism_Ready = 1.433036
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 1.539085 

BW Util details:
bwutil = 0.364874 
total_CMD = 331410 
util_bw = 120923 
Wasted_Col = 69673 
Wasted_Row = 20374 
Idle = 120440 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 26912 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 64044 
rwq = 0 
CCDLc_limit_alone = 64044 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 331410 
n_nop = 204729 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 120923 
n_act = 5446 
n_pre = 5430 
n_ref = 0 
n_req = 53664 
total_req = 120923 

Dual Bus Interface Util: 
issued_total_row = 10876 
issued_total_col = 120923 
Row_Bus_Util =  0.032817 
CoL_Bus_Util = 0.364874 
Either_Row_CoL_Bus_Util = 0.382249 
Issued_on_Two_Bus_Simul_Util = 0.015443 
issued_two_Eff = 0.040401 
queue_avg = 3.682716 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=46 avg=3.68272
Memory Partition 6: 
Cache L2_bank_012:

Cache L2_bank_013:

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=331410 n_nop=204702 n_act=5433 n_pre=5417 n_ref_event=0 n_req=53671 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=120862 bw_util=0.3647
n_activity=229988 dram_eff=0.5255
bk0: 0a 309565i bk1: 0a 310022i bk2: 0a 311452i bk3: 0a 311227i bk4: 0a 304851i bk5: 0a 304008i bk6: 0a 304411i bk7: 0a 303812i bk8: 0a 305815i bk9: 0a 306062i bk10: 0a 309037i bk11: 0a 309742i bk12: 0a 308923i bk13: 0a 310775i bk14: 0a 309902i bk15: 0a 309609i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.898772
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.898772
Bank_Level_Parallism = 2.011456
Bank_Level_Parallism_Col = 1.820693
Bank_Level_Parallism_Ready = 1.414746
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 1.526172 

BW Util details:
bwutil = 0.364690 
total_CMD = 331410 
util_bw = 120862 
Wasted_Col = 70608 
Wasted_Row = 20823 
Idle = 119117 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 27525 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 63547 
rwq = 0 
CCDLc_limit_alone = 63547 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 331410 
n_nop = 204702 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 120862 
n_act = 5433 
n_pre = 5417 
n_ref = 0 
n_req = 53671 
total_req = 120862 

Dual Bus Interface Util: 
issued_total_row = 10850 
issued_total_col = 120862 
Row_Bus_Util =  0.032739 
CoL_Bus_Util = 0.364690 
Either_Row_CoL_Bus_Util = 0.382330 
Issued_on_Two_Bus_Simul_Util = 0.015099 
issued_two_Eff = 0.039492 
queue_avg = 3.564941 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=52 avg=3.56494
Memory Partition 7: 
Cache L2_bank_014:

Cache L2_bank_015:

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=331410 n_nop=204495 n_act=5401 n_pre=5385 n_ref_event=0 n_req=53683 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=121044 bw_util=0.3652
n_activity=229763 dram_eff=0.5268
bk0: 0a 309555i bk1: 0a 310101i bk2: 0a 309821i bk3: 0a 310492i bk4: 0a 305488i bk5: 0a 304735i bk6: 0a 305104i bk7: 0a 303694i bk8: 0a 305658i bk9: 0a 306587i bk10: 0a 309011i bk11: 0a 309826i bk12: 0a 309355i bk13: 0a 309888i bk14: 0a 309714i bk15: 0a 309878i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.899391
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.899391
Bank_Level_Parallism = 2.018411
Bank_Level_Parallism_Col = 1.830167
Bank_Level_Parallism_Ready = 1.420938
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 1.531246 

BW Util details:
bwutil = 0.365239 
total_CMD = 331410 
util_bw = 121044 
Wasted_Col = 70039 
Wasted_Row = 20636 
Idle = 119691 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 27186 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 63272 
rwq = 0 
CCDLc_limit_alone = 63272 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 331410 
n_nop = 204495 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 121044 
n_act = 5401 
n_pre = 5385 
n_ref = 0 
n_req = 53683 
total_req = 121044 

Dual Bus Interface Util: 
issued_total_row = 10786 
issued_total_col = 121044 
Row_Bus_Util =  0.032546 
CoL_Bus_Util = 0.365239 
Either_Row_CoL_Bus_Util = 0.382955 
Issued_on_Two_Bus_Simul_Util = 0.014831 
issued_two_Eff = 0.038727 
queue_avg = 3.558517 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=45 avg=3.55852
Memory Partition 8: 
Cache L2_bank_016:

Cache L2_bank_017:

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=331410 n_nop=204452 n_act=5365 n_pre=5349 n_ref_event=0 n_req=53695 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=121069 bw_util=0.3653
n_activity=231924 dram_eff=0.522
bk0: 0a 309910i bk1: 0a 310866i bk2: 0a 310826i bk3: 0a 311039i bk4: 0a 304551i bk5: 0a 305424i bk6: 0a 303794i bk7: 0a 304175i bk8: 0a 305676i bk9: 0a 306689i bk10: 0a 308851i bk11: 0a 309325i bk12: 0a 309457i bk13: 0a 310961i bk14: 0a 309271i bk15: 0a 310771i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900084
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.900084
Bank_Level_Parallism = 1.987425
Bank_Level_Parallism_Col = 1.799638
Bank_Level_Parallism_Ready = 1.407354
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 1.502245 

BW Util details:
bwutil = 0.365315 
total_CMD = 331410 
util_bw = 121069 
Wasted_Col = 72203 
Wasted_Row = 20406 
Idle = 117732 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 27357 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 66515 
rwq = 0 
CCDLc_limit_alone = 66515 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 331410 
n_nop = 204452 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 121069 
n_act = 5365 
n_pre = 5349 
n_ref = 0 
n_req = 53695 
total_req = 121069 

Dual Bus Interface Util: 
issued_total_row = 10714 
issued_total_col = 121069 
Row_Bus_Util =  0.032329 
CoL_Bus_Util = 0.365315 
Either_Row_CoL_Bus_Util = 0.383084 
Issued_on_Two_Bus_Simul_Util = 0.014559 
issued_two_Eff = 0.038005 
queue_avg = 3.509439 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=47 avg=3.50944
Memory Partition 9: 
Cache L2_bank_018:

Cache L2_bank_019:

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=331410 n_nop=204577 n_act=5340 n_pre=5324 n_ref_event=0 n_req=53672 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=121043 bw_util=0.3652
n_activity=229854 dram_eff=0.5266
bk0: 0a 309778i bk1: 0a 311369i bk2: 0a 310434i bk3: 0a 311263i bk4: 0a 304606i bk5: 0a 305242i bk6: 0a 304203i bk7: 0a 305086i bk8: 0a 305547i bk9: 0a 306615i bk10: 0a 308995i bk11: 0a 309909i bk12: 0a 309637i bk13: 0a 310525i bk14: 0a 309106i bk15: 0a 310893i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900507
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.900507
Bank_Level_Parallism = 1.996621
Bank_Level_Parallism_Col = 1.809031
Bank_Level_Parallism_Ready = 1.404393
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 1.515811 

BW Util details:
bwutil = 0.365236 
total_CMD = 331410 
util_bw = 121043 
Wasted_Col = 70838 
Wasted_Row = 19989 
Idle = 119540 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 26889 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 65012 
rwq = 0 
CCDLc_limit_alone = 65012 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 331410 
n_nop = 204577 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 121043 
n_act = 5340 
n_pre = 5324 
n_ref = 0 
n_req = 53672 
total_req = 121043 

Dual Bus Interface Util: 
issued_total_row = 10664 
issued_total_col = 121043 
Row_Bus_Util =  0.032178 
CoL_Bus_Util = 0.365236 
Either_Row_CoL_Bus_Util = 0.382707 
Issued_on_Two_Bus_Simul_Util = 0.014707 
issued_two_Eff = 0.038428 
queue_avg = 3.475321 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=41 avg=3.47532
Memory Partition 10: 
Cache L2_bank_020:

Cache L2_bank_021:

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=331410 n_nop=204755 n_act=5352 n_pre=5336 n_ref_event=0 n_req=53661 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=120896 bw_util=0.3648
n_activity=230534 dram_eff=0.5244
bk0: 0a 309584i bk1: 0a 311214i bk2: 0a 310140i bk3: 0a 310353i bk4: 0a 305359i bk5: 0a 305396i bk6: 0a 305025i bk7: 0a 304914i bk8: 0a 306479i bk9: 0a 307616i bk10: 0a 308731i bk11: 0a 309767i bk12: 0a 309436i bk13: 0a 310504i bk14: 0a 309544i bk15: 0a 311057i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900263
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.900263
Bank_Level_Parallism = 1.982767
Bank_Level_Parallism_Col = 1.795945
Bank_Level_Parallism_Ready = 1.394248
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 1.509509 

BW Util details:
bwutil = 0.364793 
total_CMD = 331410 
util_bw = 120896 
Wasted_Col = 71287 
Wasted_Row = 20198 
Idle = 119029 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 27081 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 65107 
rwq = 0 
CCDLc_limit_alone = 65107 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 331410 
n_nop = 204755 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 120896 
n_act = 5352 
n_pre = 5336 
n_ref = 0 
n_req = 53661 
total_req = 120896 

Dual Bus Interface Util: 
issued_total_row = 10688 
issued_total_col = 120896 
Row_Bus_Util =  0.032250 
CoL_Bus_Util = 0.364793 
Either_Row_CoL_Bus_Util = 0.382170 
Issued_on_Two_Bus_Simul_Util = 0.014873 
issued_two_Eff = 0.038917 
queue_avg = 3.435952 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=48 avg=3.43595
Memory Partition 11: 
Cache L2_bank_022:

Cache L2_bank_023:

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=331410 n_nop=204501 n_act=5336 n_pre=5320 n_ref_event=0 n_req=53661 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=121072 bw_util=0.3653
n_activity=231726 dram_eff=0.5225
bk0: 0a 309684i bk1: 0a 310966i bk2: 0a 310584i bk3: 0a 311254i bk4: 0a 305343i bk5: 0a 305865i bk6: 0a 303887i bk7: 0a 305487i bk8: 0a 305724i bk9: 0a 307354i bk10: 0a 309913i bk11: 0a 309444i bk12: 0a 308544i bk13: 0a 310589i bk14: 0a 309283i bk15: 0a 310956i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900561
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.900561
Bank_Level_Parallism = 1.973536
Bank_Level_Parallism_Col = 1.790690
Bank_Level_Parallism_Ready = 1.396723
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 1.504478 

BW Util details:
bwutil = 0.365324 
total_CMD = 331410 
util_bw = 121072 
Wasted_Col = 72044 
Wasted_Row = 20381 
Idle = 117913 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 27370 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 65545 
rwq = 0 
CCDLc_limit_alone = 65545 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 331410 
n_nop = 204501 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 121072 
n_act = 5336 
n_pre = 5320 
n_ref = 0 
n_req = 53661 
total_req = 121072 

Dual Bus Interface Util: 
issued_total_row = 10656 
issued_total_col = 121072 
Row_Bus_Util =  0.032154 
CoL_Bus_Util = 0.365324 
Either_Row_CoL_Bus_Util = 0.382937 
Issued_on_Two_Bus_Simul_Util = 0.014541 
issued_two_Eff = 0.037972 
queue_avg = 3.452835 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=51 avg=3.45283
Memory Partition 12: 
Cache L2_bank_024:

Cache L2_bank_025:

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=331410 n_nop=204867 n_act=5296 n_pre=5280 n_ref_event=0 n_req=53583 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=120845 bw_util=0.3646
n_activity=229084 dram_eff=0.5275
bk0: 0a 309744i bk1: 0a 311014i bk2: 0a 310818i bk3: 0a 311827i bk4: 0a 304087i bk5: 0a 306487i bk6: 0a 304900i bk7: 0a 303998i bk8: 0a 304713i bk9: 0a 307391i bk10: 0a 309868i bk11: 0a 310398i bk12: 0a 309783i bk13: 0a 311154i bk14: 0a 309523i bk15: 0a 310272i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.901163
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.901163
Bank_Level_Parallism = 1.996550
Bank_Level_Parallism_Col = 1.805589
Bank_Level_Parallism_Ready = 1.403550
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 1.519711 

BW Util details:
bwutil = 0.364639 
total_CMD = 331410 
util_bw = 120845 
Wasted_Col = 70348 
Wasted_Row = 19253 
Idle = 120964 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 26770 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 62825 
rwq = 0 
CCDLc_limit_alone = 62825 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 331410 
n_nop = 204867 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 120845 
n_act = 5296 
n_pre = 5280 
n_ref = 0 
n_req = 53583 
total_req = 120845 

Dual Bus Interface Util: 
issued_total_row = 10576 
issued_total_col = 120845 
Row_Bus_Util =  0.031912 
CoL_Bus_Util = 0.364639 
Either_Row_CoL_Bus_Util = 0.381832 
Issued_on_Two_Bus_Simul_Util = 0.014719 
issued_two_Eff = 0.038548 
queue_avg = 3.455053 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.45505
Memory Partition 13: 
Cache L2_bank_026:

Cache L2_bank_027:

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=331410 n_nop=204867 n_act=5299 n_pre=5283 n_ref_event=0 n_req=53604 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=120933 bw_util=0.3649
n_activity=227891 dram_eff=0.5307
bk0: 0a 310131i bk1: 0a 311372i bk2: 0a 310939i bk3: 0a 311402i bk4: 0a 304972i bk5: 0a 306476i bk6: 0a 305265i bk7: 0a 304462i bk8: 0a 305153i bk9: 0a 307053i bk10: 0a 309771i bk11: 0a 310723i bk12: 0a 310122i bk13: 0a 310442i bk14: 0a 310101i bk15: 0a 311274i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.901145
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.901145
Bank_Level_Parallism = 1.983050
Bank_Level_Parallism_Col = 1.788854
Bank_Level_Parallism_Ready = 1.380483
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 1.516199 

BW Util details:
bwutil = 0.364904 
total_CMD = 331410 
util_bw = 120933 
Wasted_Col = 70015 
Wasted_Row = 19085 
Idle = 121377 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 26198 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 62953 
rwq = 0 
CCDLc_limit_alone = 62953 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 331410 
n_nop = 204867 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 120933 
n_act = 5299 
n_pre = 5283 
n_ref = 0 
n_req = 53604 
total_req = 120933 

Dual Bus Interface Util: 
issued_total_row = 10582 
issued_total_col = 120933 
Row_Bus_Util =  0.031930 
CoL_Bus_Util = 0.364904 
Either_Row_CoL_Bus_Util = 0.381832 
Issued_on_Two_Bus_Simul_Util = 0.015003 
issued_two_Eff = 0.039291 
queue_avg = 3.373278 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=59 avg=3.37328
Memory Partition 14: 
Cache L2_bank_028:

Cache L2_bank_029:

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=331410 n_nop=204671 n_act=5302 n_pre=5286 n_ref_event=0 n_req=53633 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=120884 bw_util=0.3648
n_activity=231141 dram_eff=0.523
bk0: 0a 308908i bk1: 0a 311703i bk2: 0a 310922i bk3: 0a 311515i bk4: 0a 305057i bk5: 0a 306869i bk6: 0a 306113i bk7: 0a 304826i bk8: 0a 306593i bk9: 0a 307745i bk10: 0a 309303i bk11: 0a 310661i bk12: 0a 310306i bk13: 0a 309937i bk14: 0a 309701i bk15: 0a 310768i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.901143
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.901143
Bank_Level_Parallism = 1.950961
Bank_Level_Parallism_Col = 1.768797
Bank_Level_Parallism_Ready = 1.368543
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 1.502478 

BW Util details:
bwutil = 0.364757 
total_CMD = 331410 
util_bw = 120884 
Wasted_Col = 71335 
Wasted_Row = 20633 
Idle = 118558 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 27176 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 63999 
rwq = 0 
CCDLc_limit_alone = 63999 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 331410 
n_nop = 204671 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 120884 
n_act = 5302 
n_pre = 5286 
n_ref = 0 
n_req = 53633 
total_req = 120884 

Dual Bus Interface Util: 
issued_total_row = 10588 
issued_total_col = 120884 
Row_Bus_Util =  0.031948 
CoL_Bus_Util = 0.364757 
Either_Row_CoL_Bus_Util = 0.382424 
Issued_on_Two_Bus_Simul_Util = 0.014281 
issued_two_Eff = 0.037344 
queue_avg = 3.339872 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=48 avg=3.33987
Memory Partition 15: 
Cache L2_bank_030:

Cache L2_bank_031:

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=331410 n_nop=204866 n_act=5322 n_pre=5306 n_ref_event=0 n_req=53545 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=120780 bw_util=0.3644
n_activity=230193 dram_eff=0.5247
bk0: 0a 308846i bk1: 0a 310557i bk2: 0a 310712i bk3: 0a 310766i bk4: 0a 305290i bk5: 0a 306563i bk6: 0a 305478i bk7: 0a 304712i bk8: 0a 306628i bk9: 0a 306838i bk10: 0a 310300i bk11: 0a 310593i bk12: 0a 310305i bk13: 0a 310315i bk14: 0a 308750i bk15: 0a 309616i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900607
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.900607
Bank_Level_Parallism = 1.981648
Bank_Level_Parallism_Col = 1.794241
Bank_Level_Parallism_Ready = 1.392987
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 1.514371 

BW Util details:
bwutil = 0.364443 
total_CMD = 331410 
util_bw = 120780 
Wasted_Col = 70690 
Wasted_Row = 20392 
Idle = 119548 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 26896 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 63888 
rwq = 0 
CCDLc_limit_alone = 63888 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 331410 
n_nop = 204866 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 120780 
n_act = 5322 
n_pre = 5306 
n_ref = 0 
n_req = 53545 
total_req = 120780 

Dual Bus Interface Util: 
issued_total_row = 10628 
issued_total_col = 120780 
Row_Bus_Util =  0.032069 
CoL_Bus_Util = 0.364443 
Either_Row_CoL_Bus_Util = 0.381835 
Issued_on_Two_Bus_Simul_Util = 0.014677 
issued_two_Eff = 0.038437 
queue_avg = 3.458897 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.4589
Memory Partition 16: 
Cache L2_bank_032:

Cache L2_bank_033:

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=331410 n_nop=204889 n_act=5294 n_pre=5278 n_ref_event=0 n_req=53536 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=120733 bw_util=0.3643
n_activity=230719 dram_eff=0.5233
bk0: 0a 309353i bk1: 0a 309729i bk2: 0a 310908i bk3: 0a 311168i bk4: 0a 304578i bk5: 0a 306446i bk6: 0a 305681i bk7: 0a 304332i bk8: 0a 306561i bk9: 0a 307032i bk10: 0a 309786i bk11: 0a 310596i bk12: 0a 310324i bk13: 0a 310549i bk14: 0a 309613i bk15: 0a 310286i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.901113
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.901113
Bank_Level_Parallism = 1.977272
Bank_Level_Parallism_Col = 1.794610
Bank_Level_Parallism_Ready = 1.394615
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 1.512134 

BW Util details:
bwutil = 0.364301 
total_CMD = 331410 
util_bw = 120733 
Wasted_Col = 70723 
Wasted_Row = 20530 
Idle = 119424 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 26875 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 63918 
rwq = 0 
CCDLc_limit_alone = 63918 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 331410 
n_nop = 204889 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 120733 
n_act = 5294 
n_pre = 5278 
n_ref = 0 
n_req = 53536 
total_req = 120733 

Dual Bus Interface Util: 
issued_total_row = 10572 
issued_total_col = 120733 
Row_Bus_Util =  0.031900 
CoL_Bus_Util = 0.364301 
Either_Row_CoL_Bus_Util = 0.381766 
Issued_on_Two_Bus_Simul_Util = 0.014435 
issued_two_Eff = 0.037812 
queue_avg = 3.443807 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.44381
Memory Partition 17: 
Cache L2_bank_034:

Cache L2_bank_035:

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=331410 n_nop=204669 n_act=5333 n_pre=5317 n_ref_event=0 n_req=53589 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=120905 bw_util=0.3648
n_activity=231923 dram_eff=0.5213
bk0: 0a 309534i bk1: 0a 310604i bk2: 0a 311187i bk3: 0a 311483i bk4: 0a 304550i bk5: 0a 306954i bk6: 0a 306076i bk7: 0a 304292i bk8: 0a 306325i bk9: 0a 307289i bk10: 0a 309465i bk11: 0a 311060i bk12: 0a 310320i bk13: 0a 310564i bk14: 0a 309337i bk15: 0a 310274i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900483
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.900483
Bank_Level_Parallism = 1.951612
Bank_Level_Parallism_Col = 1.768065
Bank_Level_Parallism_Ready = 1.374550
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 1.503933 

BW Util details:
bwutil = 0.364820 
total_CMD = 331410 
util_bw = 120905 
Wasted_Col = 71840 
Wasted_Row = 20840 
Idle = 117825 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 27524 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 64033 
rwq = 0 
CCDLc_limit_alone = 64033 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 331410 
n_nop = 204669 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 120905 
n_act = 5333 
n_pre = 5317 
n_ref = 0 
n_req = 53589 
total_req = 120905 

Dual Bus Interface Util: 
issued_total_row = 10650 
issued_total_col = 120905 
Row_Bus_Util =  0.032135 
CoL_Bus_Util = 0.364820 
Either_Row_CoL_Bus_Util = 0.382430 
Issued_on_Two_Bus_Simul_Util = 0.014526 
issued_two_Eff = 0.037983 
queue_avg = 3.401834 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=60 avg=3.40183
Memory Partition 18: 
Cache L2_bank_036:

Cache L2_bank_037:

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=331410 n_nop=204809 n_act=5320 n_pre=5304 n_ref_event=0 n_req=53570 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=120716 bw_util=0.3642
n_activity=230945 dram_eff=0.5227
bk0: 0a 310099i bk1: 0a 311311i bk2: 0a 310590i bk3: 0a 311983i bk4: 0a 304783i bk5: 0a 307223i bk6: 0a 305706i bk7: 0a 304226i bk8: 0a 307064i bk9: 0a 308083i bk10: 0a 309926i bk11: 0a 311404i bk12: 0a 310085i bk13: 0a 310202i bk14: 0a 309344i bk15: 0a 310455i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900691
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.900691
Bank_Level_Parallism = 1.942638
Bank_Level_Parallism_Col = 1.758736
Bank_Level_Parallism_Ready = 1.364517
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 1.502890 

BW Util details:
bwutil = 0.364250 
total_CMD = 331410 
util_bw = 120716 
Wasted_Col = 71582 
Wasted_Row = 20632 
Idle = 118480 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 27652 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 63767 
rwq = 0 
CCDLc_limit_alone = 63767 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 331410 
n_nop = 204809 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 120716 
n_act = 5320 
n_pre = 5304 
n_ref = 0 
n_req = 53570 
total_req = 120716 

Dual Bus Interface Util: 
issued_total_row = 10624 
issued_total_col = 120716 
Row_Bus_Util =  0.032057 
CoL_Bus_Util = 0.364250 
Either_Row_CoL_Bus_Util = 0.382007 
Issued_on_Two_Bus_Simul_Util = 0.014300 
issued_two_Eff = 0.037433 
queue_avg = 3.308687 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=43 avg=3.30869
Memory Partition 19: 
Cache L2_bank_038:

Cache L2_bank_039:

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=331410 n_nop=204837 n_act=5282 n_pre=5266 n_ref_event=0 n_req=53547 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=120746 bw_util=0.3643
n_activity=232273 dram_eff=0.5198
bk0: 0a 309710i bk1: 0a 311041i bk2: 0a 310468i bk3: 0a 312101i bk4: 0a 305784i bk5: 0a 307284i bk6: 0a 305610i bk7: 0a 304891i bk8: 0a 306797i bk9: 0a 308000i bk10: 0a 309571i bk11: 0a 310998i bk12: 0a 309416i bk13: 0a 311356i bk14: 0a 309887i bk15: 0a 310377i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.901358
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.901358
Bank_Level_Parallism = 1.928191
Bank_Level_Parallism_Col = 1.748186
Bank_Level_Parallism_Ready = 1.358811
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 1.483390 

BW Util details:
bwutil = 0.364340 
total_CMD = 331410 
util_bw = 120746 
Wasted_Col = 72752 
Wasted_Row = 20597 
Idle = 117315 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 27279 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 65388 
rwq = 0 
CCDLc_limit_alone = 65388 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 331410 
n_nop = 204837 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 120746 
n_act = 5282 
n_pre = 5266 
n_ref = 0 
n_req = 53547 
total_req = 120746 

Dual Bus Interface Util: 
issued_total_row = 10548 
issued_total_col = 120746 
Row_Bus_Util =  0.031828 
CoL_Bus_Util = 0.364340 
Either_Row_CoL_Bus_Util = 0.381923 
Issued_on_Two_Bus_Simul_Util = 0.014245 
issued_two_Eff = 0.037299 
queue_avg = 3.327661 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=3.32766
Memory Partition 20: 
Cache L2_bank_040:

Cache L2_bank_041:

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=331410 n_nop=204653 n_act=5274 n_pre=5258 n_ref_event=0 n_req=53609 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=120895 bw_util=0.3648
n_activity=232159 dram_eff=0.5207
bk0: 0a 309523i bk1: 0a 310751i bk2: 0a 310820i bk3: 0a 311940i bk4: 0a 304514i bk5: 0a 307259i bk6: 0a 305749i bk7: 0a 305001i bk8: 0a 306645i bk9: 0a 308254i bk10: 0a 309658i bk11: 0a 311409i bk12: 0a 308975i bk13: 0a 310906i bk14: 0a 310106i bk15: 0a 309995i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.901621
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.901621
Bank_Level_Parallism = 1.934897
Bank_Level_Parallism_Col = 1.759004
Bank_Level_Parallism_Ready = 1.368105
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 1.489209 

BW Util details:
bwutil = 0.364790 
total_CMD = 331410 
util_bw = 120895 
Wasted_Col = 72559 
Wasted_Row = 20854 
Idle = 117102 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 27515 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 64678 
rwq = 0 
CCDLc_limit_alone = 64678 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 331410 
n_nop = 204653 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 120895 
n_act = 5274 
n_pre = 5258 
n_ref = 0 
n_req = 53609 
total_req = 120895 

Dual Bus Interface Util: 
issued_total_row = 10532 
issued_total_col = 120895 
Row_Bus_Util =  0.031779 
CoL_Bus_Util = 0.364790 
Either_Row_CoL_Bus_Util = 0.382478 
Issued_on_Two_Bus_Simul_Util = 0.014091 
issued_two_Eff = 0.036842 
queue_avg = 3.356622 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=40 avg=3.35662
Memory Partition 21: 
Cache L2_bank_042:

Cache L2_bank_043:

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=331410 n_nop=204612 n_act=5236 n_pre=5220 n_ref_event=0 n_req=53613 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=120943 bw_util=0.3649
n_activity=231693 dram_eff=0.522
bk0: 0a 310437i bk1: 0a 311102i bk2: 0a 310500i bk3: 0a 311560i bk4: 0a 304558i bk5: 0a 307848i bk6: 0a 305354i bk7: 0a 305186i bk8: 0a 305848i bk9: 0a 308311i bk10: 0a 309948i bk11: 0a 311839i bk12: 0a 309037i bk13: 0a 311206i bk14: 0a 310061i bk15: 0a 311320i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.902337
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.902337
Bank_Level_Parallism = 1.932186
Bank_Level_Parallism_Col = 1.756701
Bank_Level_Parallism_Ready = 1.363535
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 1.496608 

BW Util details:
bwutil = 0.364935 
total_CMD = 331410 
util_bw = 120943 
Wasted_Col = 71726 
Wasted_Row = 20591 
Idle = 118150 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 27139 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 63628 
rwq = 0 
CCDLc_limit_alone = 63628 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 331410 
n_nop = 204612 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 120943 
n_act = 5236 
n_pre = 5220 
n_ref = 0 
n_req = 53613 
total_req = 120943 

Dual Bus Interface Util: 
issued_total_row = 10456 
issued_total_col = 120943 
Row_Bus_Util =  0.031550 
CoL_Bus_Util = 0.364935 
Either_Row_CoL_Bus_Util = 0.382602 
Issued_on_Two_Bus_Simul_Util = 0.013883 
issued_two_Eff = 0.036286 
queue_avg = 3.345153 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=41 avg=3.34515
Memory Partition 22: 
Cache L2_bank_044:

Cache L2_bank_045:

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=331410 n_nop=204532 n_act=5408 n_pre=5392 n_ref_event=0 n_req=53633 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=120883 bw_util=0.3648
n_activity=233747 dram_eff=0.5172
bk0: 0a 309635i bk1: 0a 310881i bk2: 0a 311586i bk3: 0a 311786i bk4: 0a 304590i bk5: 0a 308121i bk6: 0a 305492i bk7: 0a 303838i bk8: 0a 307124i bk9: 0a 307604i bk10: 0a 309865i bk11: 0a 311524i bk12: 0a 309277i bk13: 0a 311198i bk14: 0a 309907i bk15: 0a 311021i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.899167
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.899167
Bank_Level_Parallism = 1.917777
Bank_Level_Parallism_Col = 1.734704
Bank_Level_Parallism_Ready = 1.346236
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 1.487652 

BW Util details:
bwutil = 0.364754 
total_CMD = 331410 
util_bw = 120883 
Wasted_Col = 73109 
Wasted_Row = 21228 
Idle = 116190 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 28163 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 64718 
rwq = 0 
CCDLc_limit_alone = 64718 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 331410 
n_nop = 204532 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 120883 
n_act = 5408 
n_pre = 5392 
n_ref = 0 
n_req = 53633 
total_req = 120883 

Dual Bus Interface Util: 
issued_total_row = 10800 
issued_total_col = 120883 
Row_Bus_Util =  0.032588 
CoL_Bus_Util = 0.364754 
Either_Row_CoL_Bus_Util = 0.382843 
Issued_on_Two_Bus_Simul_Util = 0.014499 
issued_two_Eff = 0.037871 
queue_avg = 3.305063 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=40 avg=3.30506
Memory Partition 23: 
Cache L2_bank_046:

Cache L2_bank_047:

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=331410 n_nop=204391 n_act=5313 n_pre=5297 n_ref_event=0 n_req=53634 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=121029 bw_util=0.3652
n_activity=233964 dram_eff=0.5173
bk0: 0a 309508i bk1: 0a 310906i bk2: 0a 311574i bk3: 0a 311978i bk4: 0a 304966i bk5: 0a 307157i bk6: 0a 305156i bk7: 0a 305332i bk8: 0a 306978i bk9: 0a 307620i bk10: 0a 309358i bk11: 0a 311588i bk12: 0a 309718i bk13: 0a 311024i bk14: 0a 310225i bk15: 0a 311123i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900940
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.900940
Bank_Level_Parallism = 1.908698
Bank_Level_Parallism_Col = 1.735841
Bank_Level_Parallism_Ready = 1.348338
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 1.483716 

BW Util details:
bwutil = 0.365194 
total_CMD = 331410 
util_bw = 121029 
Wasted_Col = 73360 
Wasted_Row = 21456 
Idle = 115565 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 28029 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 65189 
rwq = 0 
CCDLc_limit_alone = 65189 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 331410 
n_nop = 204391 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 121029 
n_act = 5313 
n_pre = 5297 
n_ref = 0 
n_req = 53634 
total_req = 121029 

Dual Bus Interface Util: 
issued_total_row = 10610 
issued_total_col = 121029 
Row_Bus_Util =  0.032015 
CoL_Bus_Util = 0.365194 
Either_Row_CoL_Bus_Util = 0.383268 
Issued_on_Two_Bus_Simul_Util = 0.013940 
issued_two_Eff = 0.036373 
queue_avg = 3.328656 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=40 avg=3.32866
Memory Partition 24: 
Cache L2_bank_048:

Cache L2_bank_049:

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=331410 n_nop=204585 n_act=5315 n_pre=5299 n_ref_event=0 n_req=53597 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=120892 bw_util=0.3648
n_activity=232943 dram_eff=0.519
bk0: 0a 309819i bk1: 0a 311027i bk2: 0a 310673i bk3: 0a 311648i bk4: 0a 304552i bk5: 0a 307540i bk6: 0a 304886i bk7: 0a 305149i bk8: 0a 305811i bk9: 0a 308003i bk10: 0a 310447i bk11: 0a 311449i bk12: 0a 310479i bk13: 0a 310654i bk14: 0a 309525i bk15: 0a 311582i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900834
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.900834
Bank_Level_Parallism = 1.924616
Bank_Level_Parallism_Col = 1.749063
Bank_Level_Parallism_Ready = 1.359594
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 1.495182 

BW Util details:
bwutil = 0.364781 
total_CMD = 331410 
util_bw = 120892 
Wasted_Col = 72513 
Wasted_Row = 21138 
Idle = 116867 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 27659 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 63604 
rwq = 0 
CCDLc_limit_alone = 63604 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 331410 
n_nop = 204585 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 120892 
n_act = 5315 
n_pre = 5299 
n_ref = 0 
n_req = 53597 
total_req = 120892 

Dual Bus Interface Util: 
issued_total_row = 10614 
issued_total_col = 120892 
Row_Bus_Util =  0.032027 
CoL_Bus_Util = 0.364781 
Either_Row_CoL_Bus_Util = 0.382683 
Issued_on_Two_Bus_Simul_Util = 0.014124 
issued_two_Eff = 0.036909 
queue_avg = 3.301889 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=43 avg=3.30189
Memory Partition 25: 
Cache L2_bank_050:

Cache L2_bank_051:

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=331410 n_nop=204556 n_act=5354 n_pre=5338 n_ref_event=0 n_req=53640 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=120933 bw_util=0.3649
n_activity=233273 dram_eff=0.5184
bk0: 0a 309930i bk1: 0a 310820i bk2: 0a 310992i bk3: 0a 312355i bk4: 0a 304331i bk5: 0a 307040i bk6: 0a 305274i bk7: 0a 304214i bk8: 0a 306331i bk9: 0a 308353i bk10: 0a 310159i bk11: 0a 310217i bk12: 0a 309120i bk13: 0a 310396i bk14: 0a 309523i bk15: 0a 311472i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900186
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.900186
Bank_Level_Parallism = 1.936281
Bank_Level_Parallism_Col = 1.758353
Bank_Level_Parallism_Ready = 1.367832
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 1.500624 

BW Util details:
bwutil = 0.364904 
total_CMD = 331410 
util_bw = 120933 
Wasted_Col = 72300 
Wasted_Row = 21443 
Idle = 116734 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 27715 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 63468 
rwq = 0 
CCDLc_limit_alone = 63468 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 331410 
n_nop = 204556 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 120933 
n_act = 5354 
n_pre = 5338 
n_ref = 0 
n_req = 53640 
total_req = 120933 

Dual Bus Interface Util: 
issued_total_row = 10692 
issued_total_col = 120933 
Row_Bus_Util =  0.032262 
CoL_Bus_Util = 0.364904 
Either_Row_CoL_Bus_Util = 0.382771 
Issued_on_Two_Bus_Simul_Util = 0.014396 
issued_two_Eff = 0.037610 
queue_avg = 3.352799 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=52 avg=3.3528
Memory Partition 26: 
Cache L2_bank_052:

Cache L2_bank_053:

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=331410 n_nop=204261 n_act=5384 n_pre=5368 n_ref_event=0 n_req=53664 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=121133 bw_util=0.3655
n_activity=234945 dram_eff=0.5156
bk0: 0a 310057i bk1: 0a 311381i bk2: 0a 311196i bk3: 0a 311843i bk4: 0a 304356i bk5: 0a 307655i bk6: 0a 304828i bk7: 0a 304526i bk8: 0a 306171i bk9: 0a 307947i bk10: 0a 309500i bk11: 0a 311684i bk12: 0a 310055i bk13: 0a 310651i bk14: 0a 309879i bk15: 0a 311565i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.899672
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.899672
Bank_Level_Parallism = 1.905599
Bank_Level_Parallism_Col = 1.726095
Bank_Level_Parallism_Ready = 1.341600
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 1.480265 

BW Util details:
bwutil = 0.365508 
total_CMD = 331410 
util_bw = 121133 
Wasted_Col = 74049 
Wasted_Row = 21511 
Idle = 114717 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 28476 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 65295 
rwq = 0 
CCDLc_limit_alone = 65295 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 331410 
n_nop = 204261 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 121133 
n_act = 5384 
n_pre = 5368 
n_ref = 0 
n_req = 53664 
total_req = 121133 

Dual Bus Interface Util: 
issued_total_row = 10752 
issued_total_col = 121133 
Row_Bus_Util =  0.032443 
CoL_Bus_Util = 0.365508 
Either_Row_CoL_Bus_Util = 0.383661 
Issued_on_Two_Bus_Simul_Util = 0.014290 
issued_two_Eff = 0.037248 
queue_avg = 3.327202 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=39 avg=3.3272
Memory Partition 27: 
Cache L2_bank_054:

Cache L2_bank_055:

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=331410 n_nop=204405 n_act=5307 n_pre=5291 n_ref_event=0 n_req=53670 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=120994 bw_util=0.3651
n_activity=234257 dram_eff=0.5165
bk0: 0a 309731i bk1: 0a 311857i bk2: 0a 310939i bk3: 0a 311525i bk4: 0a 304628i bk5: 0a 307426i bk6: 0a 304993i bk7: 0a 305018i bk8: 0a 306569i bk9: 0a 308146i bk10: 0a 309968i bk11: 0a 311327i bk12: 0a 309723i bk13: 0a 310446i bk14: 0a 309501i bk15: 0a 312018i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.901118
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.901118
Bank_Level_Parallism = 1.905500
Bank_Level_Parallism_Col = 1.732626
Bank_Level_Parallism_Ready = 1.351794
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 1.484185 

BW Util details:
bwutil = 0.365089 
total_CMD = 331410 
util_bw = 120994 
Wasted_Col = 73956 
Wasted_Row = 21484 
Idle = 114976 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 28177 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 65560 
rwq = 0 
CCDLc_limit_alone = 65560 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 331410 
n_nop = 204405 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 120994 
n_act = 5307 
n_pre = 5291 
n_ref = 0 
n_req = 53670 
total_req = 120994 

Dual Bus Interface Util: 
issued_total_row = 10598 
issued_total_col = 120994 
Row_Bus_Util =  0.031979 
CoL_Bus_Util = 0.365089 
Either_Row_CoL_Bus_Util = 0.383226 
Issued_on_Two_Bus_Simul_Util = 0.013841 
issued_two_Eff = 0.036117 
queue_avg = 3.318482 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=45 avg=3.31848
Memory Partition 28: 
Cache L2_bank_056:

Cache L2_bank_057:

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=331410 n_nop=204152 n_act=5317 n_pre=5301 n_ref_event=0 n_req=53724 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=121198 bw_util=0.3657
n_activity=234305 dram_eff=0.5173
bk0: 0a 309712i bk1: 0a 311796i bk2: 0a 310840i bk3: 0a 312016i bk4: 0a 305080i bk5: 0a 307163i bk6: 0a 304572i bk7: 0a 305464i bk8: 0a 307039i bk9: 0a 308050i bk10: 0a 310413i bk11: 0a 311215i bk12: 0a 309843i bk13: 0a 310434i bk14: 0a 309929i bk15: 0a 311496i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.901031
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.901031
Bank_Level_Parallism = 1.900594
Bank_Level_Parallism_Col = 1.728902
Bank_Level_Parallism_Ready = 1.345113
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 1.485404 

BW Util details:
bwutil = 0.365704 
total_CMD = 331410 
util_bw = 121198 
Wasted_Col = 73537 
Wasted_Row = 21630 
Idle = 115045 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 28225 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 64821 
rwq = 0 
CCDLc_limit_alone = 64821 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 331410 
n_nop = 204152 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 121198 
n_act = 5317 
n_pre = 5301 
n_ref = 0 
n_req = 53724 
total_req = 121198 

Dual Bus Interface Util: 
issued_total_row = 10618 
issued_total_col = 121198 
Row_Bus_Util =  0.032039 
CoL_Bus_Util = 0.365704 
Either_Row_CoL_Bus_Util = 0.383990 
Issued_on_Two_Bus_Simul_Util = 0.013753 
issued_two_Eff = 0.035817 
queue_avg = 3.239987 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=55 avg=3.23999
Memory Partition 29: 
Cache L2_bank_058:

Cache L2_bank_059:

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=331410 n_nop=204362 n_act=5303 n_pre=5287 n_ref_event=0 n_req=53767 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=121107 bw_util=0.3654
n_activity=232358 dram_eff=0.5212
bk0: 0a 310263i bk1: 0a 311339i bk2: 0a 310895i bk3: 0a 311780i bk4: 0a 305030i bk5: 0a 307307i bk6: 0a 304784i bk7: 0a 305536i bk8: 0a 306340i bk9: 0a 308395i bk10: 0a 310509i bk11: 0a 310863i bk12: 0a 309612i bk13: 0a 310348i bk14: 0a 309153i bk15: 0a 311313i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.901371
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.901371
Bank_Level_Parallism = 1.927829
Bank_Level_Parallism_Col = 1.748873
Bank_Level_Parallism_Ready = 1.355157
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 1.497401 

BW Util details:
bwutil = 0.365430 
total_CMD = 331410 
util_bw = 121107 
Wasted_Col = 72252 
Wasted_Row = 20799 
Idle = 117252 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 27931 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 64781 
rwq = 0 
CCDLc_limit_alone = 64781 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 331410 
n_nop = 204362 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 121107 
n_act = 5303 
n_pre = 5287 
n_ref = 0 
n_req = 53767 
total_req = 121107 

Dual Bus Interface Util: 
issued_total_row = 10590 
issued_total_col = 121107 
Row_Bus_Util =  0.031954 
CoL_Bus_Util = 0.365430 
Either_Row_CoL_Bus_Util = 0.383356 
Issued_on_Two_Bus_Simul_Util = 0.014028 
issued_two_Eff = 0.036592 
queue_avg = 3.307441 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.30744
Memory Partition 30: 
Cache L2_bank_060:

Cache L2_bank_061:

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=331410 n_nop=204217 n_act=5284 n_pre=5268 n_ref_event=0 n_req=53767 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=121208 bw_util=0.3657
n_activity=234167 dram_eff=0.5176
bk0: 0a 310423i bk1: 0a 311094i bk2: 0a 311303i bk3: 0a 312113i bk4: 0a 304936i bk5: 0a 307757i bk6: 0a 305377i bk7: 0a 305593i bk8: 0a 306302i bk9: 0a 308286i bk10: 0a 310096i bk11: 0a 311123i bk12: 0a 309648i bk13: 0a 310594i bk14: 0a 310144i bk15: 0a 311599i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.901724
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.901724
Bank_Level_Parallism = 1.893798
Bank_Level_Parallism_Col = 1.722490
Bank_Level_Parallism_Ready = 1.341067
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 1.479556 

BW Util details:
bwutil = 0.365734 
total_CMD = 331410 
util_bw = 121208 
Wasted_Col = 73954 
Wasted_Row = 21302 
Idle = 114946 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 28220 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 65773 
rwq = 0 
CCDLc_limit_alone = 65773 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 331410 
n_nop = 204217 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 121208 
n_act = 5284 
n_pre = 5268 
n_ref = 0 
n_req = 53767 
total_req = 121208 

Dual Bus Interface Util: 
issued_total_row = 10552 
issued_total_col = 121208 
Row_Bus_Util =  0.031840 
CoL_Bus_Util = 0.365734 
Either_Row_CoL_Bus_Util = 0.383794 
Issued_on_Two_Bus_Simul_Util = 0.013781 
issued_two_Eff = 0.035906 
queue_avg = 3.245500 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.2455
Memory Partition 31: 
Cache L2_bank_062:

Cache L2_bank_063:

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=331410 n_nop=204277 n_act=5356 n_pre=5340 n_ref_event=0 n_req=53752 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=121059 bw_util=0.3653
n_activity=233479 dram_eff=0.5185
bk0: 0a 309757i bk1: 0a 311045i bk2: 0a 310648i bk3: 0a 311761i bk4: 0a 304795i bk5: 0a 307641i bk6: 0a 304673i bk7: 0a 304383i bk8: 0a 306943i bk9: 0a 308152i bk10: 0a 309395i bk11: 0a 311143i bk12: 0a 309676i bk13: 0a 310661i bk14: 0a 310530i bk15: 0a 311081i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900357
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.900357
Bank_Level_Parallism = 1.927684
Bank_Level_Parallism_Col = 1.749593
Bank_Level_Parallism_Ready = 1.362848
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 1.502728 

BW Util details:
bwutil = 0.365285 
total_CMD = 331410 
util_bw = 121059 
Wasted_Col = 72494 
Wasted_Row = 21227 
Idle = 116630 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 28062 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 63632 
rwq = 0 
CCDLc_limit_alone = 63632 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 331410 
n_nop = 204277 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 121059 
n_act = 5356 
n_pre = 5340 
n_ref = 0 
n_req = 53752 
total_req = 121059 

Dual Bus Interface Util: 
issued_total_row = 10696 
issued_total_col = 121059 
Row_Bus_Util =  0.032274 
CoL_Bus_Util = 0.365285 
Either_Row_CoL_Bus_Util = 0.383612 
Issued_on_Two_Bus_Simul_Util = 0.013946 
issued_two_Eff = 0.036356 
queue_avg = 3.257092 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=45 avg=3.25709

========= L2 cache stats =========
L2_cache_bank[0]: Access = 58654, Miss = 28658, Miss_rate = 0.489, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 58492, Miss = 28678, Miss_rate = 0.490, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 58625, Miss = 28660, Miss_rate = 0.489, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 58432, Miss = 28665, Miss_rate = 0.491, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 58582, Miss = 28664, Miss_rate = 0.489, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 58471, Miss = 28665, Miss_rate = 0.490, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 58600, Miss = 28651, Miss_rate = 0.489, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 58455, Miss = 28662, Miss_rate = 0.490, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 58556, Miss = 28652, Miss_rate = 0.489, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 58480, Miss = 28668, Miss_rate = 0.490, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 58620, Miss = 28649, Miss_rate = 0.489, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 58518, Miss = 28664, Miss_rate = 0.490, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 58253, Miss = 28654, Miss_rate = 0.492, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 58443, Miss = 28664, Miss_rate = 0.490, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 58442, Miss = 28668, Miss_rate = 0.491, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 58391, Miss = 28657, Miss_rate = 0.491, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 58303, Miss = 28658, Miss_rate = 0.492, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 58410, Miss = 28667, Miss_rate = 0.491, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 58443, Miss = 28650, Miss_rate = 0.490, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 58167, Miss = 28678, Miss_rate = 0.493, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 58498, Miss = 28643, Miss_rate = 0.490, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 57904, Miss = 28672, Miss_rate = 0.495, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 58616, Miss = 28667, Miss_rate = 0.489, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 57982, Miss = 28672, Miss_rate = 0.494, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 58425, Miss = 28652, Miss_rate = 0.490, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 57963, Miss = 28666, Miss_rate = 0.495, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 58656, Miss = 28669, Miss_rate = 0.489, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 57921, Miss = 28665, Miss_rate = 0.495, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 58600, Miss = 28670, Miss_rate = 0.489, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 57996, Miss = 28653, Miss_rate = 0.494, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 58445, Miss = 28569, Miss_rate = 0.489, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 57792, Miss = 28645, Miss_rate = 0.496, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 58397, Miss = 28528, Miss_rate = 0.489, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 57774, Miss = 28644, Miss_rate = 0.496, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 58483, Miss = 28534, Miss_rate = 0.488, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 57822, Miss = 28672, Miss_rate = 0.496, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 58330, Miss = 28535, Miss_rate = 0.489, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 57765, Miss = 28656, Miss_rate = 0.496, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 58330, Miss = 28549, Miss_rate = 0.489, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 57875, Miss = 28655, Miss_rate = 0.495, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 58629, Miss = 28664, Miss_rate = 0.489, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 57969, Miss = 28661, Miss_rate = 0.494, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 58719, Miss = 28676, Miss_rate = 0.488, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 57665, Miss = 28665, Miss_rate = 0.497, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 58633, Miss = 28675, Miss_rate = 0.489, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 57557, Miss = 28658, Miss_rate = 0.498, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 58716, Miss = 28681, Miss_rate = 0.488, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 57615, Miss = 28655, Miss_rate = 0.497, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 58704, Miss = 28680, Miss_rate = 0.489, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 57571, Miss = 28658, Miss_rate = 0.498, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 58583, Miss = 28664, Miss_rate = 0.489, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 57623, Miss = 28660, Miss_rate = 0.497, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 58699, Miss = 28664, Miss_rate = 0.488, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 57462, Miss = 28673, Miss_rate = 0.499, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 58622, Miss = 28660, Miss_rate = 0.489, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 57520, Miss = 28671, Miss_rate = 0.498, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 58708, Miss = 28666, Miss_rate = 0.488, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 57573, Miss = 28673, Miss_rate = 0.498, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 58677, Miss = 28660, Miss_rate = 0.488, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 57651, Miss = 28671, Miss_rate = 0.497, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 58523, Miss = 28651, Miss_rate = 0.490, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 57547, Miss = 28665, Miss_rate = 0.498, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 58644, Miss = 28664, Miss_rate = 0.489, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 57491, Miss = 28657, Miss_rate = 0.498, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 3728012
L2_total_cache_misses = 1833820
L2_total_cache_miss_rate = 0.4919
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 216488
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 61572
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1616132
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 27744
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1806076
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 216488
	L2_cache_stats_breakdown[TEXTURE_ACC_R][TOTAL_ACCESS] = 61572
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3449952
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.204
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=7377548
icnt_total_pkts_simt_to_mem=7331369
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 7331369
Req_Network_cycles = 441361
Req_Network_injected_packets_per_cycle =      16.6108 
Req_Network_conflicts_per_cycle =      34.4662
Req_Network_conflicts_per_cycle_util =      35.3110
Req_Bank_Level_Parallism =      17.0180
Req_Network_in_buffer_full_per_cycle =       2.8535
Req_Network_in_buffer_avg_util =     110.6236
Req_Network_out_buffer_full_per_cycle =       1.2562
Req_Network_out_buffer_avg_util =     192.5670

Reply_Network_injected_packets_num = 7377548
Reply_Network_cycles = 441361
Reply_Network_injected_packets_per_cycle =       16.7155
Reply_Network_conflicts_per_cycle =        7.0447
Reply_Network_conflicts_per_cycle_util =       7.2000
Reply_Bank_Level_Parallism =      17.0840
Reply_Network_in_buffer_full_per_cycle =       0.0012
Reply_Network_in_buffer_avg_util =       1.7827
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.2089
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 51 min, 41 sec (3101 sec)
gpgpu_simulation_rate = 79434 (inst/sec)
gpgpu_simulation_rate = 142 (cycle/sec)
gpgpu_silicon_slowdown = 7971830x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd054056a8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd054056a4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd054056a0..

GPGPU-Sim PTX: cudaLaunch for 0x0x403d43 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z22larger_sad_calc_8_nvmuPtii'...
GPGPU-Sim PTX: Finding dominators for '_Z22larger_sad_calc_8_nvmuPtii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z22larger_sad_calc_8_nvmuPtii'...
GPGPU-Sim PTX: Finding postdominators for '_Z22larger_sad_calc_8_nvmuPtii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z22larger_sad_calc_8_nvmuPtii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z22larger_sad_calc_8_nvmuPtii'...
GPGPU-Sim PTX: reconvergence points for _Z22larger_sad_calc_8_nvmuPtii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x97a8 (sad.2.sm_70.ptx:861) @%p1 bra BB2_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9870 (sad.2.sm_70.ptx:889) mov.u32 %r257, %tid.x;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x9880 (sad.2.sm_70.ptx:891) @%p2 bra BB2_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa750 (sad.2.sm_70.ptx:1659) ret;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x98b8 (sad.2.sm_70.ptx:899) @%p3 bra BB2_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa088 (sad.2.sm_70.ptx:1278) setp.lt.u32%p6, %r37, 4;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x98f0 (sad.2.sm_70.ptx:907) @%p4 bra BB2_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9e18 (sad.2.sm_70.ptx:1158) shr.u32 %r130, %r14, 1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x9928 (sad.2.sm_70.ptx:915) @%p5 bra BB2_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9ba8 (sad.2.sm_70.ptx:1038) shr.u32 %r93, %r14, 1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0xa090 (sad.2.sm_70.ptx:1279) @%p6 bra BB2_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa750 (sad.2.sm_70.ptx:1659) ret;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0xa748 (sad.2.sm_70.ptx:1656) @%p7 bra BB2_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa750 (sad.2.sm_70.ptx:1659) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z22larger_sad_calc_8_nvmuPtii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z22larger_sad_calc_8_nvmuPtii'.
GPGPU-Sim PTX: pushing kernel '_Z22larger_sad_calc_8_nvmuPtii' to stream 0, gridDim= (11,9,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 67 bind to kernel 2 '_Z22larger_sad_calc_8_nvmuPtii'
GPGPU-Sim uArch: CTA/core = 16, limited by: threads regs
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 68 bind to kernel 2 '_Z22larger_sad_calc_8_nvmuPtii'
GPGPU-Sim uArch: Shader 69 bind to kernel 2 '_Z22larger_sad_calc_8_nvmuPtii'
GPGPU-Sim uArch: Shader 70 bind to kernel 2 '_Z22larger_sad_calc_8_nvmuPtii'
GPGPU-Sim uArch: Shader 71 bind to kernel 2 '_Z22larger_sad_calc_8_nvmuPtii'
GPGPU-Sim uArch: Shader 72 bind to kernel 2 '_Z22larger_sad_calc_8_nvmuPtii'
GPGPU-Sim uArch: Shader 73 bind to kernel 2 '_Z22larger_sad_calc_8_nvmuPtii'
GPGPU-Sim uArch: Shader 74 bind to kernel 2 '_Z22larger_sad_calc_8_nvmuPtii'
GPGPU-Sim uArch: Shader 75 bind to kernel 2 '_Z22larger_sad_calc_8_nvmuPtii'
GPGPU-Sim uArch: Shader 76 bind to kernel 2 '_Z22larger_sad_calc_8_nvmuPtii'
GPGPU-Sim uArch: Shader 77 bind to kernel 2 '_Z22larger_sad_calc_8_nvmuPtii'
GPGPU-Sim uArch: Shader 78 bind to kernel 2 '_Z22larger_sad_calc_8_nvmuPtii'
GPGPU-Sim uArch: Shader 79 bind to kernel 2 '_Z22larger_sad_calc_8_nvmuPtii'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z22larger_sad_calc_8_nvmuPtii'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z22larger_sad_calc_8_nvmuPtii'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z22larger_sad_calc_8_nvmuPtii'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z22larger_sad_calc_8_nvmuPtii'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z22larger_sad_calc_8_nvmuPtii'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z22larger_sad_calc_8_nvmuPtii'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z22larger_sad_calc_8_nvmuPtii'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z22larger_sad_calc_8_nvmuPtii'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z22larger_sad_calc_8_nvmuPtii'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z22larger_sad_calc_8_nvmuPtii'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z22larger_sad_calc_8_nvmuPtii'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z22larger_sad_calc_8_nvmuPtii'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z22larger_sad_calc_8_nvmuPtii'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z22larger_sad_calc_8_nvmuPtii'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z22larger_sad_calc_8_nvmuPtii'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z22larger_sad_calc_8_nvmuPtii'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z22larger_sad_calc_8_nvmuPtii'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z22larger_sad_calc_8_nvmuPtii'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z22larger_sad_calc_8_nvmuPtii'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z22larger_sad_calc_8_nvmuPtii'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z22larger_sad_calc_8_nvmuPtii'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z22larger_sad_calc_8_nvmuPtii'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z22larger_sad_calc_8_nvmuPtii'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z22larger_sad_calc_8_nvmuPtii'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z22larger_sad_calc_8_nvmuPtii'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z22larger_sad_calc_8_nvmuPtii'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z22larger_sad_calc_8_nvmuPtii'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z22larger_sad_calc_8_nvmuPtii'
GPGPU-Sim uArch: Shader 28 bind to kernel 2 '_Z22larger_sad_calc_8_nvmuPtii'
GPGPU-Sim uArch: Shader 29 bind to kernel 2 '_Z22larger_sad_calc_8_nvmuPtii'
GPGPU-Sim uArch: Shader 30 bind to kernel 2 '_Z22larger_sad_calc_8_nvmuPtii'
GPGPU-Sim uArch: Shader 31 bind to kernel 2 '_Z22larger_sad_calc_8_nvmuPtii'
GPGPU-Sim uArch: Shader 32 bind to kernel 2 '_Z22larger_sad_calc_8_nvmuPtii'
GPGPU-Sim uArch: Shader 33 bind to kernel 2 '_Z22larger_sad_calc_8_nvmuPtii'
GPGPU-Sim uArch: Shader 34 bind to kernel 2 '_Z22larger_sad_calc_8_nvmuPtii'
GPGPU-Sim uArch: Shader 35 bind to kernel 2 '_Z22larger_sad_calc_8_nvmuPtii'
GPGPU-Sim uArch: Shader 36 bind to kernel 2 '_Z22larger_sad_calc_8_nvmuPtii'
GPGPU-Sim uArch: Shader 37 bind to kernel 2 '_Z22larger_sad_calc_8_nvmuPtii'
GPGPU-Sim uArch: Shader 38 bind to kernel 2 '_Z22larger_sad_calc_8_nvmuPtii'
GPGPU-Sim uArch: Shader 39 bind to kernel 2 '_Z22larger_sad_calc_8_nvmuPtii'
GPGPU-Sim uArch: Shader 40 bind to kernel 2 '_Z22larger_sad_calc_8_nvmuPtii'
GPGPU-Sim uArch: Shader 41 bind to kernel 2 '_Z22larger_sad_calc_8_nvmuPtii'
GPGPU-Sim uArch: Shader 42 bind to kernel 2 '_Z22larger_sad_calc_8_nvmuPtii'
GPGPU-Sim uArch: Shader 43 bind to kernel 2 '_Z22larger_sad_calc_8_nvmuPtii'
GPGPU-Sim uArch: Shader 44 bind to kernel 2 '_Z22larger_sad_calc_8_nvmuPtii'
GPGPU-Sim uArch: Shader 45 bind to kernel 2 '_Z22larger_sad_calc_8_nvmuPtii'
GPGPU-Sim uArch: Shader 46 bind to kernel 2 '_Z22larger_sad_calc_8_nvmuPtii'
GPGPU-Sim uArch: Shader 47 bind to kernel 2 '_Z22larger_sad_calc_8_nvmuPtii'
GPGPU-Sim uArch: Shader 48 bind to kernel 2 '_Z22larger_sad_calc_8_nvmuPtii'
GPGPU-Sim uArch: Shader 49 bind to kernel 2 '_Z22larger_sad_calc_8_nvmuPtii'
GPGPU-Sim uArch: Shader 50 bind to kernel 2 '_Z22larger_sad_calc_8_nvmuPtii'
GPGPU-Sim uArch: Shader 51 bind to kernel 2 '_Z22larger_sad_calc_8_nvmuPtii'
GPGPU-Sim uArch: Shader 52 bind to kernel 2 '_Z22larger_sad_calc_8_nvmuPtii'
GPGPU-Sim uArch: Shader 53 bind to kernel 2 '_Z22larger_sad_calc_8_nvmuPtii'
GPGPU-Sim uArch: Shader 54 bind to kernel 2 '_Z22larger_sad_calc_8_nvmuPtii'
GPGPU-Sim uArch: Shader 55 bind to kernel 2 '_Z22larger_sad_calc_8_nvmuPtii'
GPGPU-Sim uArch: Shader 56 bind to kernel 2 '_Z22larger_sad_calc_8_nvmuPtii'
GPGPU-Sim uArch: Shader 57 bind to kernel 2 '_Z22larger_sad_calc_8_nvmuPtii'
GPGPU-Sim uArch: Shader 58 bind to kernel 2 '_Z22larger_sad_calc_8_nvmuPtii'
GPGPU-Sim uArch: Shader 59 bind to kernel 2 '_Z22larger_sad_calc_8_nvmuPtii'
GPGPU-Sim uArch: Shader 60 bind to kernel 2 '_Z22larger_sad_calc_8_nvmuPtii'
GPGPU-Sim uArch: Shader 61 bind to kernel 2 '_Z22larger_sad_calc_8_nvmuPtii'
GPGPU-Sim uArch: Shader 62 bind to kernel 2 '_Z22larger_sad_calc_8_nvmuPtii'
GPGPU-Sim uArch: Shader 63 bind to kernel 2 '_Z22larger_sad_calc_8_nvmuPtii'
GPGPU-Sim uArch: Shader 64 bind to kernel 2 '_Z22larger_sad_calc_8_nvmuPtii'
GPGPU-Sim uArch: Shader 65 bind to kernel 2 '_Z22larger_sad_calc_8_nvmuPtii'
GPGPU-Sim uArch: Shader 66 bind to kernel 2 '_Z22larger_sad_calc_8_nvmuPtii'
Destroy streams for kernel 2: size 0
kernel_name = _Z22larger_sad_calc_8_nvmuPtii 
kernel_launch_uid = 2 
gpu_sim_cycle = 184102
gpu_sim_insn = 12489840
gpu_ipc =      67.8420
gpu_tot_sim_cycle = 625463
gpu_tot_sim_insn = 258817680
gpu_tot_ipc =     413.8018
gpu_tot_issued_cta = 1683
gpu_occupancy = 7.6715% 
gpu_tot_occupancy = 37.1232% 
max_total_param_size = 0
gpu_stall_dramfull = 16343024
gpu_stall_icnt2sh    = 511
partiton_level_parallism =      14.9794
partiton_level_parallism_total  =      16.1306
partiton_level_parallism_util =      15.8921
partiton_level_parallism_util_total  =      16.6943
L2_BW  =     542.6127 GB/Sec
L2_BW_total  =     586.9898 GB/Sec
gpu_total_sim_rate=68926
############## bottleneck_stats #############
cycles: core 184102, icnt 184102, l2 184102, dram 138239
gpu_ipc	67.842
gpu_tot_issued_cta = 1683, average cycles = 109
n_dram_writes	 0, n_dram_reads	 0
n_GLOBAL_ACC_R	 28990 
n_LOCAL_ACC_R	 0 
n_CONST_ACC_R	 0 
n_TEXTURE_ACC_R	 0 
n_GLOBAL_ACC_W	 0 
n_LOCAL_ACC_W	 0 
n_L1_WRBK_ACC	 0 
n_L2_WRBK_ACC	 46093 
n_L1_WR_ALLOC_R	 0 
n_L2_WR_ALLOC_R	 0 

n_sm	 80, n_schedulers	 4
scheduler util	0.007	80
L1D data util	0.083	80	0.135	0
L1D tag util	0.021	80	0.034	0
L2 data util	0.035	64	0.036	27
L2 tag util	0.040	64	0.040	61
n_l2_access	 476772
icnt s2m util	0.000	0	0.000	61	flits per packet: -nan
icnt m2s util	0.000	0	0.000	61	flits per packet: -nan
sum=0
n_mem	 32
dram util	0.036	32	0.037	27

latency_l1_hit:	240, num_l1_reqs:	12
L1 hit latency:	20
latency_l2_hit:	36659836, num_l2_reqs:	145304
L2 hit latency:	252
latency_dram:	108922370, num_dram_reqs:	331468
DRAM latency:	328

n_reg	65536, n_smem	98304, n_thread	2048, n_tb	32
reg file	1.000
smem size	0.000
thread slot	1.000
TB slot    	0.500
L1I tag util	0.014	80	0.023	0

n_mem_pipe	1, n_sp_pipe	4, n_sfu_pipe	4
mem pipe util	0.014	80	0.023	0
sp pipe util	0.000	0	0.000	0
sfu pipe util	0.000	0	0.000	0
ldst mem cycle	0.166	80	0.269	0

smem port	0.000	0

n_reg_bank	16
reg port	0.006	16	0.008	1
L1D tag util	0.021	80	0.034	0
L1D fill util	0.009	80	0.015	0
n_l1d_mshr	4096
L1D mshr util	0.001	80
n_l1d_missq	16
L1D missq util	0.001	80
L1D hit rate	0.000
L1D miss rate	1.000
L1D rsfail rate	0.000
L2 tag util	0.040	64	0.040	61
L2 fill util	0.002	64	0.003	9
n_l2_mshr	192
n_l2_missq	32
L2 mshr util	0.011	64	0.013	27
L2 missq util	0.000	64	0.000	61
L2 hit rate	0.305
L2 miss rate	0.695
L2 rsfail rate	0.000

dram activity	0.205	32	0.213	27

load trans eff	0.792
load trans sz	32.000
load_useful_bytes 3453120, load_transaction_bytes 4359168, icnt_m2s_bytes 0
n_gmem_load_insns 28512, n_gmem_load_accesses 136224
n_smem_access_insn 0, n_smem_accesses 0

tmp_counter/12	0.237

run 0.006, fetch 0.000, sync 0.915, control 0.000, data 0.079, struct 0.000
############ end_bottleneck_stats #############

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 39492, Miss = 33074, Miss_rate = 0.837, Pending_hits = 0, Reservation_fails = 1430
	L1D_cache_core[1]: Access = 39492, Miss = 33035, Miss_rate = 0.836, Pending_hits = 0, Reservation_fails = 1609
	L1D_cache_core[2]: Access = 41157, Miss = 34359, Miss_rate = 0.835, Pending_hits = 0, Reservation_fails = 2087
	L1D_cache_core[3]: Access = 37827, Miss = 31720, Miss_rate = 0.839, Pending_hits = 0, Reservation_fails = 1620
	L1D_cache_core[4]: Access = 41157, Miss = 34256, Miss_rate = 0.832, Pending_hits = 0, Reservation_fails = 1236
	L1D_cache_core[5]: Access = 41157, Miss = 34256, Miss_rate = 0.832, Pending_hits = 0, Reservation_fails = 2062
	L1D_cache_core[6]: Access = 36396, Miss = 30006, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 2345
	L1D_cache_core[7]: Access = 38061, Miss = 31222, Miss_rate = 0.820, Pending_hits = 0, Reservation_fails = 1542
	L1D_cache_core[8]: Access = 36396, Miss = 30032, Miss_rate = 0.825, Pending_hits = 0, Reservation_fails = 1368
	L1D_cache_core[9]: Access = 34731, Miss = 28702, Miss_rate = 0.826, Pending_hits = 0, Reservation_fails = 649
	L1D_cache_core[10]: Access = 34731, Miss = 28601, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 1564
	L1D_cache_core[11]: Access = 36396, Miss = 29961, Miss_rate = 0.823, Pending_hits = 0, Reservation_fails = 1049
	L1D_cache_core[12]: Access = 36396, Miss = 29942, Miss_rate = 0.823, Pending_hits = 0, Reservation_fails = 358
	L1D_cache_core[13]: Access = 36396, Miss = 29969, Miss_rate = 0.823, Pending_hits = 0, Reservation_fails = 848
	L1D_cache_core[14]: Access = 34731, Miss = 28684, Miss_rate = 0.826, Pending_hits = 0, Reservation_fails = 1752
	L1D_cache_core[15]: Access = 36396, Miss = 29947, Miss_rate = 0.823, Pending_hits = 0, Reservation_fails = 604
	L1D_cache_core[16]: Access = 34731, Miss = 28712, Miss_rate = 0.827, Pending_hits = 0, Reservation_fails = 890
	L1D_cache_core[17]: Access = 34731, Miss = 28646, Miss_rate = 0.825, Pending_hits = 0, Reservation_fails = 1631
	L1D_cache_core[18]: Access = 36396, Miss = 29867, Miss_rate = 0.821, Pending_hits = 0, Reservation_fails = 1000
	L1D_cache_core[19]: Access = 34731, Miss = 28511, Miss_rate = 0.821, Pending_hits = 0, Reservation_fails = 1420
	L1D_cache_core[20]: Access = 36396, Miss = 29926, Miss_rate = 0.822, Pending_hits = 0, Reservation_fails = 390
	L1D_cache_core[21]: Access = 36396, Miss = 29907, Miss_rate = 0.822, Pending_hits = 0, Reservation_fails = 558
	L1D_cache_core[22]: Access = 34731, Miss = 28604, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 2417
	L1D_cache_core[23]: Access = 36396, Miss = 29960, Miss_rate = 0.823, Pending_hits = 0, Reservation_fails = 1679
	L1D_cache_core[24]: Access = 34731, Miss = 28537, Miss_rate = 0.822, Pending_hits = 0, Reservation_fails = 959
	L1D_cache_core[25]: Access = 38061, Miss = 31216, Miss_rate = 0.820, Pending_hits = 0, Reservation_fails = 929
	L1D_cache_core[26]: Access = 38061, Miss = 31301, Miss_rate = 0.822, Pending_hits = 0, Reservation_fails = 741
	L1D_cache_core[27]: Access = 33066, Miss = 27325, Miss_rate = 0.826, Pending_hits = 0, Reservation_fails = 1944
	L1D_cache_core[28]: Access = 36396, Miss = 29967, Miss_rate = 0.823, Pending_hits = 0, Reservation_fails = 1208
	L1D_cache_core[29]: Access = 36396, Miss = 30029, Miss_rate = 0.825, Pending_hits = 0, Reservation_fails = 963
	L1D_cache_core[30]: Access = 34731, Miss = 28678, Miss_rate = 0.826, Pending_hits = 0, Reservation_fails = 926
	L1D_cache_core[31]: Access = 34731, Miss = 28591, Miss_rate = 0.823, Pending_hits = 0, Reservation_fails = 1764
	L1D_cache_core[32]: Access = 36396, Miss = 30098, Miss_rate = 0.827, Pending_hits = 0, Reservation_fails = 318
	L1D_cache_core[33]: Access = 34731, Miss = 28608, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 961
	L1D_cache_core[34]: Access = 36396, Miss = 30148, Miss_rate = 0.828, Pending_hits = 0, Reservation_fails = 893
	L1D_cache_core[35]: Access = 38061, Miss = 31292, Miss_rate = 0.822, Pending_hits = 0, Reservation_fails = 892
	L1D_cache_core[36]: Access = 36396, Miss = 29918, Miss_rate = 0.822, Pending_hits = 0, Reservation_fails = 1127
	L1D_cache_core[37]: Access = 39726, Miss = 32654, Miss_rate = 0.822, Pending_hits = 0, Reservation_fails = 817
	L1D_cache_core[38]: Access = 36396, Miss = 30004, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 721
	L1D_cache_core[39]: Access = 33066, Miss = 27337, Miss_rate = 0.827, Pending_hits = 0, Reservation_fails = 919
	L1D_cache_core[40]: Access = 34731, Miss = 28671, Miss_rate = 0.826, Pending_hits = 0, Reservation_fails = 2133
	L1D_cache_core[41]: Access = 33066, Miss = 27433, Miss_rate = 0.830, Pending_hits = 0, Reservation_fails = 1303
	L1D_cache_core[42]: Access = 33066, Miss = 27403, Miss_rate = 0.829, Pending_hits = 0, Reservation_fails = 710
	L1D_cache_core[43]: Access = 38061, Miss = 31082, Miss_rate = 0.817, Pending_hits = 0, Reservation_fails = 1532
	L1D_cache_core[44]: Access = 34731, Miss = 28580, Miss_rate = 0.823, Pending_hits = 0, Reservation_fails = 1773
	L1D_cache_core[45]: Access = 33066, Miss = 27364, Miss_rate = 0.828, Pending_hits = 0, Reservation_fails = 2252
	L1D_cache_core[46]: Access = 34731, Miss = 28676, Miss_rate = 0.826, Pending_hits = 0, Reservation_fails = 1659
	L1D_cache_core[47]: Access = 36396, Miss = 29877, Miss_rate = 0.821, Pending_hits = 0, Reservation_fails = 1740
	L1D_cache_core[48]: Access = 34731, Miss = 28600, Miss_rate = 0.823, Pending_hits = 0, Reservation_fails = 899
	L1D_cache_core[49]: Access = 36396, Miss = 29880, Miss_rate = 0.821, Pending_hits = 0, Reservation_fails = 303
	L1D_cache_core[50]: Access = 38061, Miss = 31250, Miss_rate = 0.821, Pending_hits = 0, Reservation_fails = 387
	L1D_cache_core[51]: Access = 36396, Miss = 29846, Miss_rate = 0.820, Pending_hits = 0, Reservation_fails = 1541
	L1D_cache_core[52]: Access = 33066, Miss = 27213, Miss_rate = 0.823, Pending_hits = 0, Reservation_fails = 847
	L1D_cache_core[53]: Access = 38061, Miss = 31322, Miss_rate = 0.823, Pending_hits = 0, Reservation_fails = 3054
	L1D_cache_core[54]: Access = 36396, Miss = 29849, Miss_rate = 0.820, Pending_hits = 0, Reservation_fails = 2097
	L1D_cache_core[55]: Access = 38061, Miss = 31205, Miss_rate = 0.820, Pending_hits = 0, Reservation_fails = 1332
	L1D_cache_core[56]: Access = 34731, Miss = 28645, Miss_rate = 0.825, Pending_hits = 0, Reservation_fails = 1019
	L1D_cache_core[57]: Access = 36396, Miss = 29940, Miss_rate = 0.823, Pending_hits = 0, Reservation_fails = 738
	L1D_cache_core[58]: Access = 34731, Miss = 28707, Miss_rate = 0.827, Pending_hits = 0, Reservation_fails = 209
	L1D_cache_core[59]: Access = 38061, Miss = 31220, Miss_rate = 0.820, Pending_hits = 0, Reservation_fails = 1708
	L1D_cache_core[60]: Access = 36396, Miss = 29994, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 1358
	L1D_cache_core[61]: Access = 39726, Miss = 32738, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 1101
	L1D_cache_core[62]: Access = 38061, Miss = 31350, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 1473
	L1D_cache_core[63]: Access = 34731, Miss = 28587, Miss_rate = 0.823, Pending_hits = 0, Reservation_fails = 1638
	L1D_cache_core[64]: Access = 38061, Miss = 31307, Miss_rate = 0.823, Pending_hits = 0, Reservation_fails = 608
	L1D_cache_core[65]: Access = 34731, Miss = 28584, Miss_rate = 0.823, Pending_hits = 0, Reservation_fails = 601
	L1D_cache_core[66]: Access = 36396, Miss = 29900, Miss_rate = 0.822, Pending_hits = 0, Reservation_fails = 1808
	L1D_cache_core[67]: Access = 39492, Miss = 33052, Miss_rate = 0.837, Pending_hits = 0, Reservation_fails = 1512
	L1D_cache_core[68]: Access = 41157, Miss = 34264, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 1531
	L1D_cache_core[69]: Access = 37827, Miss = 31750, Miss_rate = 0.839, Pending_hits = 0, Reservation_fails = 804
	L1D_cache_core[70]: Access = 39492, Miss = 33120, Miss_rate = 0.839, Pending_hits = 0, Reservation_fails = 1142
	L1D_cache_core[71]: Access = 39492, Miss = 33034, Miss_rate = 0.836, Pending_hits = 0, Reservation_fails = 1573
	L1D_cache_core[72]: Access = 37827, Miss = 31803, Miss_rate = 0.841, Pending_hits = 0, Reservation_fails = 145
	L1D_cache_core[73]: Access = 37827, Miss = 31807, Miss_rate = 0.841, Pending_hits = 0, Reservation_fails = 1472
	L1D_cache_core[74]: Access = 36162, Miss = 30519, Miss_rate = 0.844, Pending_hits = 0, Reservation_fails = 2133
	L1D_cache_core[75]: Access = 39492, Miss = 32925, Miss_rate = 0.834, Pending_hits = 0, Reservation_fails = 1750
	L1D_cache_core[76]: Access = 41157, Miss = 34418, Miss_rate = 0.836, Pending_hits = 0, Reservation_fails = 1735
	L1D_cache_core[77]: Access = 41157, Miss = 34457, Miss_rate = 0.837, Pending_hits = 0, Reservation_fails = 711
	L1D_cache_core[78]: Access = 41157, Miss = 34456, Miss_rate = 0.837, Pending_hits = 0, Reservation_fails = 1911
	L1D_cache_core[79]: Access = 37827, Miss = 31720, Miss_rate = 0.839, Pending_hits = 0, Reservation_fails = 2256
	L1D_total_cache_accesses = 2943864
	L1D_total_cache_misses = 2434150
	L1D_total_cache_miss_rate = 0.8269
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 102688
	L1D_cache_data_port_util = 0.011
	L1D_cache_fill_port_util = 0.007
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 8175273
	L1T_total_cache_misses = 15393
	L1T_total_cache_miss_rate = 0.0019
	L1T_total_cache_pending_hits = 8159880
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 509714
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 352405
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2014
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 186489
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 8159880
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 15393
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1895256
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 100674
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1048608
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][TOTAL_ACCESS] = 8175273
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1895256

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2014
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 100674
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 
distro:
3646, 3646, 3646, 3646, 3646, 3646, 3646, 3646, 2573, 2573, 2573, 2573, 2573, 2573, 2573, 2573, 5146, 5146, 5146, 5146, 2573, 2573, 2573, 2573, 2573, 2573, 2573, 2573, 2573, 2573, 2573, 2573, 2573, 2573, 2573, 2573, 
gpgpu_n_tot_thrd_icount = 274437504
gpgpu_n_tot_w_icount = 8576172
gpgpu_n_stall_shd_mem = 17944194
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 352700
gpgpu_n_mem_write_global = 9721008
gpgpu_n_mem_texture = 15393
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 28462896
gpgpu_n_store_insn = 8412228
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 27599616
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 424512
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1944981
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 7640424
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4125025	W0_Idle:57418309	W0_Scoreboard:121411806	W1:33660	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:1995840	W29:2079792	W30:0	W31:0	W32:4466880
single_issue_nums: WS0:2162054	WS1:2162054	WS2:2126032	WS3:2126032	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2821600 {8:352700,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 138416256 {8:7825752,40:1895256,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 123144 {8:15393,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 14108000 {40:352700,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 77768064 {8:9721008,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 2462880 {40:61572,}
maxmflatency = 7540 
max_icnt2mem_latency = 6303 
maxmrqlatency = 571 
max_icnt2sh_latency = 949 
averagemflatency = 1828 
avg_icnt2mem_latency = 931 
avg_mrq_latency = 28 
avg_icnt2sh_latency = 7 
mrq_lat_table:275385 	198433 	108182 	183574 	297319 	543235 	160555 	24672 	733 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	651619 	317598 	1818071 	3490397 	3457507 	400088 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	2124309 	446081 	154213 	559461 	192902 	172289 	266230 	536114 	1404240 	2874237 	1289100 	69925 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	8081103 	1102674 	435453 	244820 	124693 	67977 	31108 	23551 	23901 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	15 	59 	366 	157 	607 	24 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        58        56       119       203       586       536       579       733       610       482        51        50        37        35        58        59 
dram[1]:        56        50       111       205       584       573       599       735       618       478        42        51        29        50        55        56 
dram[2]:        56        51       121       207       609       544       600       638       626       480        44        36        35        52        56        56 
dram[3]:        56        51       114       207       610       544       607       621       634       468        45        37        48        58        49        56 
dram[4]:        56        51       114       193       625       536       665       628       635       481        42        40        36        58        49        50 
dram[5]:        58        53       122       207       577       543       692       626       628       486        38        36        29        57        51        50 
dram[6]:        58        56       136       208       579       558       702       607       615       479        36        37        36        55        57        51 
dram[7]:        54        56       135       204       488       558       702       606       628       472        35        38        29        49        51        58 
dram[8]:        51        56       133       178       486       542       681       625       624       458        30        41        29        49        50        58 
dram[9]:        41        58       133       183       484       608       692       628       585       464        35        42        30        49        42        57 
dram[10]:        38        58       132       185       460       649       700       628       575       464        43        43        35        48        49        56 
dram[11]:        46        58       142       200       442       724       700       533       599       469        44        31        38        51        54        56 
dram[12]:        58        58       143       193       449       725       682       528       600       453        43        35        35        49        56        56 
dram[13]:        56        53       145       200       464       704       754       527       600       472        42        42        35        43        57        57 
dram[14]:        56        49       176       200       465       714       800       517       584       472        40        44        39        46        59        58 
dram[15]:        56        49       212       208       500       721       801       499       500       500        35        44        40        42        58        58 
dram[16]:        56        42       210       197       407       721       799       505       482       482        41        44        44        42        58        58 
dram[17]:        58        42       211       212       391       692       807       515       478       492        36        49        42        36        49        57 
dram[18]:        58        45       207       214       393       770       835       507       465       494        35        49        42        33        49        56 
dram[19]:        50        43       214       214       389       814       835       507       491       498        44        49        32        39        49        56 
dram[20]:        44        44       215       213       391       816       805       488       500       496        43        49        36        36        49        56 
dram[21]:        36        42       212       128       435       812       787       491       465       493        29        49        35        37        37        57 
dram[22]:        35        44       199       108       393       800       812       454       459       507        30        51        42        41        39        58 
dram[23]:        40        51       212       107       445       814       827       438       465       507        58        51        43        35        51        58 
dram[24]:        44        51       210       105       484       786       833       440       468       491        59        50        42        39        50        58 
dram[25]:        44        50       212        98       482       773       738       455       464       466        57        46        36        42        49        57 
dram[26]:        45        49       214       107       481       744       721       457       458       480        49        57        35        43        47        56 
dram[27]:        38        56       207       107       475       770       735       510       453       482        49        58        29        45        39        56 
dram[28]:        37        56       200       115       473       773       735       544       472       486        44        52        36        48        42        56 
dram[29]:        56        57       201       118       477       777       720       554       472       463        41        49        39        50        42        57 
dram[30]:        56        58       198       115       486       684       702       553       472       472        43        46        35        49        44        58 
dram[31]:        56        58       186       121       479       669       728       581       463       479        43        46        35        47        57        58 
maximum service time to same row:
dram[0]:     13842     19044     13997     14136     13687     13710     13751     13771     14137     13574     14016     14771     16131     13960     13699     19404 
dram[1]:     19409     14830     13977     14154     13678     13706     13596     13871     14117     16040     14658     14798     17491     15011     13694     14198 
dram[2]:     13923     14740     15185     14140     13670     13755     17701     13855     14103     13618     14669     14815     14400     15007     13686     14190 
dram[3]:     13916     14681     13751     14113     13666     18203     13582     13674     14081     14458     14642     14806     23662     14911     13675     14161 
dram[4]:     13908     14583     13744     14096     13791     13735     15119     13667     14658     13608     14534     14743     15134     19650     13670     14153 
dram[5]:     14368     14595     13735     14068     13787     13639     16723     13659     14602     13592     14443     14835     15212     19009     14875     14084 
dram[6]:     14200     14601     13726     14060     13779     17123     13561     13651     14561     13585     14369     14471     24692     14298     15500     14077 
dram[7]:     14186     14574     14081     14055     13774     13301     13554     14891     14099     13577     14446     13897     23493     14304     14855     14063 
dram[8]:     14158     14601     14068     14039     13859     13296     13546     13643     14088     13569     14467     13742     14416     14444     14895     14045 
dram[9]:     14156     14514     14043     14021     13831     15454     13542     13763     14079     13562     14974     13735     15081     14177     14906     14033 
dram[10]:     14188     14523     14020     14305     13818     14500     13846     13763     14056     13616     15593     13727     15957     15304     15032     14930 
dram[11]:     14654     14598     14023     14364     13810     15015     13854     13751     13975     13608     15513     13862     15434     15891     14903     14963 
dram[12]:     14613     14720     14148     14369     13806     13406     13847     13789     13956     13602     15382     13868     15016     15590     14864     14951 
dram[13]:     14478     15092     14132     13960     13880     13401     13839     14043     13943     14558     15271     13851     15748     16383     14734     15016 
dram[14]:     14240     15119     14128     13949     13867     13394     13830     14210     14455     15039     16084     13832     26212     16729     15449     14939 
dram[15]:     14225     15360     14049     13927     13862     13573     13822     14713     13924     13798     15988     14924     13897     23947     15416     13944 
dram[16]:     14217     14743     14057     13913     13869     13565     13815     14165     13579     13787     15971     16199     13887     20626     15485     14717 
dram[17]:     14192     14627     14013     13889     13743     13557     13804     14156     13571     13782     14879     15480     14826     24358     15522     14378 
dram[18]:     14176     14526     13987     14172     13734     13549     13631     15442     13565     13869     14764     15128     18667     16811     15003     15217 
dram[19]:     14166     23102     13976     14149     13726     15981     13623     13790     13557     13686     14710     15048     18490     16709     14931     14435 
dram[20]:     14166     14408     14040     14132     13711     16967     13616     13783     13550     13674     14726     15072     19740     16235     14970     15220 
dram[21]:     14153     14738     14032     14092     13698     17473     13600     13772     13612     13664     14623     15059     15101     24835     14354     23413 
dram[22]:     14124     14598     14019     14069     13694     16874     13588     18858     13607     13647     14238     14796     14295     16663     14393     14102 
dram[23]:     14120     19838     14009     14076     13744     16964     13586     13754     14368     13643     21400     14742     14151     24361     15161     14529 
dram[24]:     14980     14461     14003     14358     13835     16740     13731     13754     14320     13771     14888     14921     14397     16229     13859     13887 
dram[25]:     14212     15369     14606     18481     13482     16590     13720     13746     13699     13766     14475     14434     14400     16014     13844     13879 
dram[26]:     14181     15325     14603     14180     16964     14472     13707     13738     13691     14171     14170     14764     14224     16272     13818     13872 
dram[27]:     14899     15326     14579     14177     13469     13704     13614     13715     13604     13848     15091     23156     14220     16248     13808     17959 
dram[28]:     14946     13904     14561     14182     13462     13703     13614     14532     13598     13988     15270     23280     14571     16219     14749     13808 
dram[29]:     15016     13889     14260     14196     13461     13835     13607     13787     13591     13976     15133     15301     15086     16200     14320     13798 
dram[30]:     14859     14942     14233     14025     13730     13826     13603     14770     19466     13968     15836     23884     14875     16321     15133     13787 
dram[31]:     14956     13858     14173     14008     13719     13699     13591     13766     13574     13948     15182     20135     14268     16280     15525     15712 
average row accesses per activate:
dram[0]:  8.303665  8.295812  8.292747  8.253846  9.077982  9.062222  9.145652  9.696551  8.802222  9.264564  8.084616  7.954774  8.071247  7.636364  8.240310  8.537838 
dram[1]:  7.832512  8.247396  8.165395  8.010000  9.038724  8.822511  9.025641  9.226580  9.133949  8.698630  8.237597  8.321989  7.766423  7.885000  8.287958  8.611413 
dram[2]:  7.866337  8.068877  8.070175  8.488064  9.121282  8.512552  9.074946  9.445190  9.013699  8.734091  8.319262  8.154242  7.013274  7.964824  8.733517  8.141752 
dram[3]:  7.809406  8.323760  8.108313  8.234536  9.275059  8.425620  9.059958  9.060086  8.662281  8.610360  8.437666  8.094629  7.729268  8.345550  8.401055  7.534606 
dram[4]:  8.569893  7.915423  8.185090  8.172589  8.695175  8.684322  8.835073  8.684426  8.755012  8.817552  8.306283  7.932331  7.912935  7.902985  7.959900  7.687500 
dram[5]:  8.022556  8.340369  8.728767  7.640476  8.562500  8.519751  9.125541  8.790795  9.036613  8.706150  7.887500  8.343008  8.286089  8.333333  8.464000  7.794189 
dram[6]:  8.185090  8.374670  8.867403  8.158163  8.146091  8.167331  9.357778  8.940678  9.524155  8.794930  7.974490  8.164103  7.866667  8.457219  8.863129  7.298851 
dram[7]:  8.295039  8.114213  8.316062  7.955446  8.727876  8.770878  9.774942  8.862579  9.304964  9.173494  8.374670  8.053435  8.022727  8.417990  8.330709  7.823529 
dram[8]:  8.572192  8.076142  8.789474  8.409922  8.293501  9.059734  9.088744  8.813417  9.441527  9.420792  7.984925  7.615942  7.636145  8.405263  7.868812  8.101522 
dram[9]:  8.557641  8.696721  8.822715  8.137404  8.500000  8.778970  9.168490  8.843882  9.528846  9.175481  7.408451  8.501333  8.312500  8.007519  7.802469  8.907822 
dram[10]:  7.979899  8.666667  8.648648  7.860294  8.463675  8.787097  9.257143  8.827369  9.808933  9.178744  7.761671  8.369792  7.825123  8.269633  8.232376  8.416886 
dram[11]:  7.944304  8.855556  8.821428  8.323760  8.745055  9.111856  9.283186  9.552752  9.801980  9.146283  8.095116  7.602871  7.442353  8.594595  8.337696  7.952500 
dram[12]:  8.339522  8.849582  8.341146  8.763085  7.761811  9.401376 10.086124  9.051613  9.376778  9.358025  8.371353  8.117347  7.824691  8.335078  7.866667  7.868486 
dram[13]:  8.486631  8.938028  8.311346  8.402089  8.672527  9.806220  9.446953  8.462626  9.213457  9.313869  7.560859  8.408488  8.365789  7.746959  7.932331  8.356771 
dram[14]:  7.444965  8.974504  8.980282  8.139949  8.236514  9.344828  9.858156  8.697722  9.737745  9.246377  7.612981  8.584906  8.628726  7.849383  8.236363  7.950000 
dram[15]:  7.890275  8.387435  8.663957  7.691566  8.347368  9.458139 10.077108  8.913320  9.009390  8.936620  8.293963  8.548388  8.219072  8.356956  8.487936  7.523809 
dram[16]:  8.234375  7.997500  8.270833  8.615591  8.299790  9.597190 10.465000  8.434608  9.081534  9.865285  8.355091  8.655827  7.959596  8.458886  8.287207  7.536817 
dram[17]:  8.276042  8.179487  8.977401  8.884615  8.487124 10.041769 10.678572  8.580777  8.676538  9.114558  7.839901  8.372340  8.196891  7.830467  7.675481  8.037974 
dram[18]:  8.228572  8.781768  9.120344  8.388021  8.320084  9.630589 10.446651  8.348515  9.057143  8.880841  7.937186  8.858334  8.583333  7.583333  7.762836  8.150895 
dram[19]:  8.077319  8.432361  8.488064  8.508021  8.723684  9.726191 10.250000  8.252446  9.636364  9.111905  7.665860  8.735538  8.207253  8.053572  8.489362  7.720195 
dram[20]:  8.397297  8.213367  8.202564  8.688524  8.279919  9.581177 10.475124  8.934043  9.577889  9.384236  8.164948  8.686813  8.133333  8.587132  8.208226  7.396714 
dram[21]:  8.657458  7.930174  8.425926  8.661246  8.632135 10.404580 10.578947  8.970149  9.073986  9.321867  8.321149  8.611413  7.994962  8.216495  7.910670  8.063613 
dram[22]:  8.200000  7.788698  8.838889  8.163265  8.225352 10.051980 10.071942  8.418838  9.297561  8.582959  7.548694  8.832870  8.134021  7.627685  8.053030  8.042713 
dram[23]:  7.942211  8.389474  9.128572  8.184615  8.113320  9.523474  9.711982  8.976596  9.422222  8.776498  7.850746  8.741758  8.242188  7.900497  8.204663  7.977330 
dram[24]:  7.947104  8.215939  8.352481  8.068528  8.475103  9.873786  9.813519  8.583673  9.376847  9.371922  8.379311  8.555256  8.585831  7.760391  7.834975  8.400531 
dram[25]:  8.405835  7.598086  8.285714  8.933147  8.419421  9.907990  9.875587  8.779166  9.146283  9.840617  8.179949  8.120513  7.574519  7.624402  7.308756  8.309711 
dram[26]:  8.296875  8.068703  8.794444  8.183674  8.673036  9.927008  9.492064  8.533334  9.047281  9.638889  7.408451  8.663935  8.270833  7.225513  7.533333  8.607046 
dram[27]:  8.068182  8.486631  9.311954  7.969773  8.590437  9.517483  9.392858  8.566802  9.352942  9.561403  7.897500  9.002801  8.002513  7.319445  7.524823  8.782370 
dram[28]:  7.800000  8.375328  8.665769  8.125319  8.800429  9.350918  9.130435  8.900844  9.634086  9.137767  8.358839  8.567204  8.290576  7.878412  8.068010  8.556757 
dram[29]:  8.307087  7.724638  8.168367  8.630728  8.705129  9.664303  9.908451  9.105376  9.286407  9.880829  8.356956  8.418667  8.537635  7.644231  7.801471  8.015190 
dram[30]:  8.400000  7.883663  7.915633  8.646900  9.142858 10.022058  9.736720  9.461884  8.997647  9.898702  7.859259  8.700549  8.245478  7.311060  7.940000  8.553191 
dram[31]:  7.806846  7.947236  8.703804  8.103536  9.291572  9.780723  9.535148  9.211329  9.241546  8.985883  7.685230  8.322835  8.366492  7.561905  8.274869  8.124051 
average row locality = 1792093/209384 = 8.558883
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        53        49        40        51        53        58        55        72        74        48        57        46        39        63        55        46 
dram[1]:        49        35        42        51        63        59        65        78        78        53        51        53        60        50        45        51 
dram[2]:        52        33        60        42        90        60        75        81        72        82        41        59        65        35        47        45 
dram[3]:        42        47        55        39        78        79        81        68        69        83        54        49        52        42        60        45 
dram[4]:        56        55        46        61        58        76        74        81        66        64        56        47        53        49        65        71 
dram[5]:        66        29        35        53        69        67        74        67        86        69        48        39        49        43        54        80 
dram[6]:        59        35        47        48        77        71        73        82        72        59        35        69        55        41        43        61 
dram[7]:        35        52        58        50        68        63        81        67        67        53        40        50        49        38        45        64 
dram[8]:        63        53        48        65        68        74        77        74        74        43        53        43        44        60        57        57 
dram[9]:        53        42        38        63        65        62        61        65        76        58        55        48        57        64        55        59 
dram[10]:        54        31        46        49        76        50        78        77        64        52        47        61        56        43        37        59 
dram[11]:        43        49        52        43        76        57        65        69        66        67        41        51        49        36        55        50 
dram[12]:        36        49        52        43        71        87        82        76        60        60        54        49        60        52        70        63 
dram[13]:        61        47        27        61        59        84        65        73        80        66        58        37        51        62        52        74 
dram[14]:        55        33        24        50        69        55        65        80        86        59        45        59        62        46        55        77 
dram[15]:        41        39        53        51        67        54        69        81        71        54        35        57        67        52        39        50 
dram[16]:        33        58        51        44        68        72        71        75        56        55        47        57        49        53        41        65 
dram[17]:        51        44        35        65        53        67        68        71        70        50        52        41        33        62        54        52 
dram[18]:        53        35        33        55        74        62        56        73        72        49        42        63        49        57        49        70 
dram[19]:        51        31        50        45        73        56        66        81        78        65        40        55        50        39        45        60 
dram[20]:        21        49        46        41        73        68        64        72        66        71        45        50        51        43        50        49 
dram[21]:        34        46        37        47        59        91        83        73        51        56        58        46        46        44        61        58 
dram[22]:        58        34        35        57        64        76        57        58        53        64        51        45        40        58        61        81 
dram[23]:        54        42        28        48        73        63        59        81        61        54        39        63        42        53        50        71 
dram[24]:        34        55        52        57        67        54        66        71        63        52        46        58        53        50        51        56 
dram[25]:        37        49        43        62        55        73        85        83        69        59        59        39        42        54        56        51 
dram[26]:        55        46        25        66        62        71        60        72        71        53        59        34        39        56        46        60 
dram[27]:        58        42        34        53        95        53        69        89        67        51        50        62        51        52        64        62 
dram[28]:        39        51        54        42        80        64        61        69        75        82        35        55        39        38        73        57 
dram[29]:        22        60        55        45        59        86        69        67        59        77        45        41        36        47        57        42 
dram[30]:        54        46        47        55        71        88        78        70        53        63        53        39        42        55        55        63 
dram[31]:        67        36        38        58        65        56        65        67        50        68        52        57        48        54        54        71 
total dram reads = 28990
bank skew: 95/21 = 4.52
chip skew: 978/859 = 1.14
number of total write accesses:
dram[0]:      7164      7155      7200      7284      8825      9118      9327      9360      8734      8535      7033      6983      7145      7103      7145      7131 
dram[1]:      7051      7142      7195      7033      8787      9000      9385      9387      8708      8541      7099      7164      7223      7094      7131      7146 
dram[2]:      6995      7155      7218      7083      8748      9065      9488      9349      8836      8632      7127      7110      6972      7176      7181      6947 
dram[3]:      6974      7172      7205      7163      8890      9145      9508      9435      8792      8511      7158      6990      6991      7188      7094      6949 
dram[4]:      7212      7130      7179      7288      8877      9174      9389      9403      8694      8498      7090      6947      7078      7102      7046      7121 
dram[5]:      7140      7172      7199      7128      8771      9046      9293      9328      8690      8496      6992      7132      7136      7075      7152      7234 
dram[6]:      7003      7185      7229      7061      8674      9082      9391      9301      8757      8574      7068      7190      7108      7150      7142      6962 
dram[7]:      6967      7158      7149      7083      8812      9199      9433      9381      8806      8607      7198      7013      7037      7180      7123      7007 
dram[8]:      7166      7081      7116      7260      8884      9203      9406      9421      8770      8542      7114      6927      6991      7113      7015      7076 
dram[9]:      7235      7197      7223      7168      8748      9118      9286      9300      8746      8535      6941      7122      7182      7054      7061      7191 
dram[10]:      7024      7197      7221      7096      8749      9084      9300      9233      8717      8491      7081      7267      7166      7113      7158      7133 
dram[11]:      6888      7162      7172      7015      8841      9121      9380      9275      8901      8562      7156      7110      7047      7229      7150      7062 
dram[12]:      7061      7049      7100      7164      8827      9166      9484      9462      8877      8510      7096      7044      6944      7102      7023      6973 
dram[13]:      7184      7105      7141      7289      8878      9154      9294      9283      8802      8555      6960      7059      7111      6975      7049      7192 
dram[14]:      7088      7191      7275      7086      8805      9024      9223      9312      8699      8479      7035      7168      7184      7115      7103      7140 
dram[15]:      7032      7233      7151      6981      8761      9062      9342      9339      8572      8533      7094      7162      7153      7177      7195      7056 
dram[16]:      7067      7065      6987      7168      8828      9104      9402      9396      8561      8603      7246      7130      6952      7150      7108      6953 
dram[17]:      7161      7115      7155      7311      8939      9210      9348      9418      8444      8597      7038      6991      7099      6997      7027      7101 
dram[18]:      7151      7150      7240      7184      8860      9103      9326      9394      8372      8419      6982      7163      7214      7054      7072      7181 
dram[19]:      7022      7237      7191      7048      8787      9079      9369      9266      8492      8495      7034      7159      7135      7117      7245      7108 
dram[20]:      6928      7122      7075      7066      9081      9000      9412      9324      8613      8515      7180      7144      7090      7245      7144      6960 
dram[21]:      7099      7014      7120      7206      9219      9099      9410      9507      8555      8532      7119      7035      7082      7066      6914      7084 
dram[22]:      7112      7086      7162      7206      9219      9053      9360      9450      8484      8463      6968      7080      7134      7004      7053      7159 
dram[23]:      7153      7260      7307      7147      9037      8982      9378      9314      8475      8469      6964      7154      7156      7039      7120      7110 
dram[24]:      7037      7153      7095      7002      9051      9050      9352      9272      8558      8515      7142      7140      7108      7185      7179      7086 
dram[25]:      7103      6962      7079      7187      9136      9115      9341      9476      8599      8558      7156      7082      7034      7111      6993      7054 
dram[26]:      7190      7030      7094      7217      9226      9113      9396      9510      8541      8564      6868      7135      7174      6959      7000      7131 
dram[27]:      7209      7169      7302      7104      9202      9120      9318      9345      8399      8482      6969      7202      7156      6946      7035      7167 
dram[28]:      7111      7197      7184      7045      9071      9056      9319      9306      8640      8444      7097      7147      7143      7193      7195      7140 
dram[29]:      7151      7029      7013      7181      9039      9015      9409      9457      8606      8449      7200      7137      7168      7165      7063      7073 
dram[30]:      7190      7012      7039      7229      9208      9019      9422      9519      8646      8571      7038      7120      7161      6942      6985      7200 
dram[31]:      7140      7044      7268      7225      9196      9093      9331      9485      8517      8404      6987      7109      7177      7000      6937      7142 
total dram writes = 4001114
bank skew: 9519/6868 = 1.39
chip skew: 125301/124720 = 1.00
average mf latency per bank:
dram[0]:      28349     31498      1357      1683      1144      1560      1212      1510      1216      1571      1471      1878      1465      1812      1454      1745
dram[1]:      28912     32097      1364      1751      1186      1571      1216      1531      1193      1597      1457      1902      1419      1900      1394      1807
dram[2]:      33838     31156      1793      1664      1565      1480      1572      1496      1545      1498      1914      1756      1901      1771      1852      1720
dram[3]:      29157     33948      1363      1908      1153      1717      1178      1729      1170      1754      1445      2088      1442      2051      1422      2020
dram[4]:      31695     29106      1646      1426      1416      1335      1420      1300      1491      1327      1782      1614      1751      1546      1753      1494
dram[5]:      29691     29784      1467      1548      1258      1430      1238      1394      1324      1424      1591      1675      1543      1652      1559      1565
dram[6]:      29822     27615      1420      1365      1251      1263      1219      1208      1290      1232      1534      1490      1512      1473      1536      1452
dram[7]:      28770     33688      1321      1849      1170      1723      1123      1688      1172      1706      1431      2080      1444      1980      1434      1980
dram[8]:      33402     28300      1856      1299      1649      1277      1614      1224      1653      1230      1972      1574      1987      1448      1977      1476
dram[9]:      31233     27155      1633      1252      1504      1212      1468      1201      1500      1172      1872      1438      1782      1368      1785      1345
dram[10]:      26725     29785      1137      1523      1061      1423      1039      1421      1037      1394      1301      1681      1270      1623      1272      1639
dram[11]:      31099     29440      1481      1543      1352      1428      1296      1432      1303      1403      1643      1686      1643      1601      1626      1589
dram[12]:      34896     26021      1885      1142      1705      1058      1619      1056      1667      1050      2022      1340      2068      1235      2011      1282
dram[13]:      26589     32104      1215      1644      1077      1530      1014      1597      1057      1567      1343      1934      1302      1871      1292      1819
dram[14]:      30262     27250      1475      1299      1350      1191      1258      1238      1333      1212      1638      1455      1576      1426      1577      1400
dram[15]:      26863     30801      1180      1736      1057      1496       976      1615      1043      1570      1274      1876      1235      1830      1213      1884
dram[16]:      26429     32430      1180      1803      1070      1543       945      1676      1035      1652      1238      1946      1269      1908      1214      1964
dram[17]:      27421     31075      1298      1658      1190      1423      1084      1612      1179      1558      1376      1912      1398      1856      1366      1864
dram[18]:      28293     30690      1322      1617      1256      1357      1117      1543      1273      1529      1487      1753      1477      1754      1443      1735
dram[19]:      30897     26351      1510      1303      1467      1054      1279      1226      1435      1175      1697      1367      1695      1373      1630      1368
dram[20]:      28596     28354      1289      1447      1205      1203      1064      1369      1160      1335      1375      1562      1431      1549      1370      1580
dram[21]:      25998     31438      1092      1694      1043      1404       933      1572      1014      1528      1224      1806      1268      1804      1214      1807
dram[22]:      28633     30138      1330      1607      1288      1357      1139      1516      1276      1465      1553      1683      1541      1707      1512      1652
dram[23]:      24268     31544       977      1835       945      1530       844      1754       929      1702      1130      1929      1133      1959      1118      1915
dram[24]:      24962     30479      1019      1715       962      1373       856      1595       939      1549      1137      1757      1146      1782      1111      1809
dram[25]:      33192     26739      1726      1251      1639      1040      1523      1160      1634      1137      1940      1269      1948      1314      1935      1335
dram[26]:      24184     32337       992      1803       902      1519       869      1681       934      1651      1159      1893      1086      1958      1084      1933
dram[27]:      26462     28284      1115      1495      1045      1191      1023      1339      1096      1336      1298      1519      1269      1599      1229      1564
dram[28]:      27340     25503      1239      1256      1161       982      1112      1116      1127      1132      1340      1297      1340      1327      1281      1347
dram[29]:      27546     28774      1302      1504      1177      1188      1137      1319      1171      1367      1397      1547      1409      1550      1387      1597
dram[30]:      29218     28362      1477      1414      1312      1168      1284      1245      1327      1278      1618      1504      1593      1540      1584      1475
dram[31]:      23823     33314       964      1918       860      1593       856      1717       911      1743      1114      2046      1060      2066      1041      1987
maximum mf latency per bank:
dram[0]:       6499      7479      4694      6156      5071      5522      5147      5064      4942      6025      5206      5381      5306      5484      5276      6144
dram[1]:       6920      7146      5441      5865      5430      5927      5723      4667      4817      5751      5369      5355      5458      5484      5466      5991
dram[2]:       7157      7056      5620      5868      5501      5737      5903      4744      5375      5798      5590      5248      6042      6009      5435      5954
dram[3]:       6863      7280      5260      5988      4728      6054      5075      4980      4844      5732      5471      5604      5672      6208      5018      6114
dram[4]:       7451      6791      6313      4954      5683      5332      5514      4527      5650      5092      6168      4621      6466      5131      6055      4749
dram[5]:       7003      7134      5598      5636      4869      6026      5368      4587      5084      5709      5595      5338      5984      5886      5463      5013
dram[6]:       6841      7188      5252      5550      4914      5339      5202      4604      5017      5803      5678      5756      5824      5554      5480      5012
dram[7]:       7044      6935      5140      5242      5155      5367      6525      4828      6339      5588      6506      5368      6061      5193      5404      5450
dram[8]:       7076      6909      5430      4806      5490      5421      6401      4519      6467      5365      6631      5248      5833      5037      5568      4740
dram[9]:       7057      6886      5044      4780      4905      5324      6404      4624      6459      5375      6666      5129      5893      4956      5612      4934
dram[10]:       7402      6663      5457      4612      4850      5531      6641      4919      6769      5104      6921      4929      6131      4682      5732      4518
dram[11]:       7362      6729      5679      4660      5284      4893      6283      5179      6352      5335      6470      4857      5591      4696      6305      4319
dram[12]:       6885      7163      4972      4903      4877      5244      5551      5822      5885      5678      6072      5142      5607      5157      5261      5211
dram[13]:       6806      7203      4923      5072      4604      5470      5516      6023      5769      5870      5967      5357      5199      5254      5174      5482
dram[14]:       6801      7312      5124      5062      4541      5587      5506      5988      5747      5746      6002      5303      5188      5297      5294      5347
dram[15]:       7031      7183      5520      5568      6257      5386      5798      5645      6006      5650      6245      4941      5141      5233      5752      5047
dram[16]:       6692      7540      4870      6271      5914      6089      5440      6367      5252      6267      5164      5724      4714      5523      4974      5710
dram[17]:       7057      7177      5166      5952      6210      5603      5142      5971      5405      5923      5465      5322      4844      5127      5178      5337
dram[18]:       6685      7308      4761      5988      5926      5467      4854      5975      5167      5961      5311      5834      4604      5297      4905      5375
dram[19]:       6714      7115      4647      5900      5976      5337      4996      5689      5229      5676      5436      5673      5861      5811      5013      5115
dram[20]:       7051      6945      4637      5012      6020      5301      5375      4913      5930      5830      5399      5457      5949      5674      4982      4941
dram[21]:       6825      7452      4506      5630      5774      5539      5082      5541      5737      6190      5013      6076      5902      6149      4692      5438
dram[22]:       6767      7063      5172      5530      5724      5505      4922      5507      5745      6091      5151      5754      5830      5972      4852      5268
dram[23]:       6957      6870      5464      5552      5933      5342      5128      5344      6035      5836      5428      5292      5823      5716      5469      5098
dram[24]:       6757      7239      5132      5727      5673      5506      4787      5658      5901      6308      5261      5730      5714      6169      5069      5776
dram[25]:       7129      7078      5431      5239      5791      5272      5610      5360      5920      5296      5619      6141      6022      5963      5821      5780
dram[26]:       7489      6979      5766      4750      5058      5104      5844      5159      6106      5051      5670      5563      6239      5545      5683      5234
dram[27]:       7421      6674      5107      4920      5299      5105      6058      5333      6102      4878      5893      5436      6284      5254      5994      5168
dram[28]:       7089      7214      4789      5187      4919      5557      5770      5803      5850      5515      5514      5954      5979      6150      5451      5604
dram[29]:       7383      6959      5041      5494      4734      5222      5715      5589      6236      5475      5117      5921      5151      6171      5548      5904
dram[30]:       7000      7357      5271      5858      5213      5562      4624      5969      5212      5920      4647      6264      5133      6578      5367      6302
dram[31]:       7133      7194      5639      5316      5043      5521      4748      5757      5538      5431      4689      5591      5046      6047      5684      5795
Memory Partition 0: 
Cache L2_bank_000:

Cache L2_bank_001:

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=469649 n_nop=335679 n_act=6539 n_pre=6523 n_ref_event=0 n_req=56031 n_rd=859 n_rd_L2_A=0 n_write=0 n_wr_bk=125242 bw_util=0.2685
n_activity=273831 dram_eff=0.4605
bk0: 53a 445450i bk1: 49a 446311i bk2: 40a 446004i bk3: 51a 445963i bk4: 53a 442455i bk5: 58a 440032i bk6: 55a 440443i bk7: 72a 440434i bk8: 74a 441512i bk9: 48a 442947i bk10: 57a 445877i bk11: 46a 445775i bk12: 39a 445786i bk13: 63a 445024i bk14: 55a 446163i bk15: 46a 445524i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.883297
Row_Buffer_Locality_read = 0.703143
Row_Buffer_Locality_write = 0.886102
Bank_Level_Parallism = 1.942131
Bank_Level_Parallism_Col = 1.784039
Bank_Level_Parallism_Ready = 1.408038
write_to_read_ratio_blp_rw_average = 0.983215
GrpLevelPara = 1.493124 

BW Util details:
bwutil = 0.268501 
total_CMD = 469649 
util_bw = 126101 
Wasted_Col = 83255 
Wasted_Row = 29925 
Idle = 230368 

BW Util Bottlenecks: 
RCDc_limit = 2755 
RCDWRc_limit = 34469 
WTRc_limit = 721 
RTWc_limit = 1947 
CCDLc_limit = 68619 
rwq = 0 
CCDLc_limit_alone = 68461 
WTRc_limit_alone = 657 
RTWc_limit_alone = 1853 

Commands details: 
total_CMD = 469649 
n_nop = 335679 
Read = 859 
Write = 0 
L2_Alloc = 0 
L2_WB = 125242 
n_act = 6539 
n_pre = 6523 
n_ref = 0 
n_req = 56031 
total_req = 126101 

Dual Bus Interface Util: 
issued_total_row = 13062 
issued_total_col = 126101 
Row_Bus_Util =  0.027812 
CoL_Bus_Util = 0.268501 
Either_Row_CoL_Bus_Util = 0.285256 
Issued_on_Two_Bus_Simul_Util = 0.011057 
issued_two_Eff = 0.038762 
queue_avg = 2.565601 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=50 avg=2.5656
Memory Partition 1: 
Cache L2_bank_002:

Cache L2_bank_003:

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=469649 n_nop=335684 n_act=6608 n_pre=6592 n_ref_event=0 n_req=56043 n_rd=883 n_rd_L2_A=0 n_write=0 n_wr_bk=125086 bw_util=0.2682
n_activity=272934 dram_eff=0.4615
bk0: 49a 445493i bk1: 35a 446102i bk2: 42a 445687i bk3: 51a 445791i bk4: 63a 441740i bk5: 59a 440580i bk6: 65a 439813i bk7: 78a 439831i bk8: 78a 442235i bk9: 53a 442294i bk10: 51a 445643i bk11: 53a 445530i bk12: 60a 444855i bk13: 50a 445696i bk14: 45a 446017i bk15: 51a 446266i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.882091
Row_Buffer_Locality_read = 0.713477
Row_Buffer_Locality_write = 0.884790
Bank_Level_Parallism = 1.955369
Bank_Level_Parallism_Col = 1.792575
Bank_Level_Parallism_Ready = 1.407061
write_to_read_ratio_blp_rw_average = 0.982832
GrpLevelPara = 1.496942 

BW Util details:
bwutil = 0.268219 
total_CMD = 469649 
util_bw = 125969 
Wasted_Col = 82768 
Wasted_Row = 30018 
Idle = 230894 

BW Util Bottlenecks: 
RCDc_limit = 2739 
RCDWRc_limit = 34726 
WTRc_limit = 629 
RTWc_limit = 2051 
CCDLc_limit = 67207 
rwq = 0 
CCDLc_limit_alone = 67044 
WTRc_limit_alone = 555 
RTWc_limit_alone = 1962 

Commands details: 
total_CMD = 469649 
n_nop = 335684 
Read = 883 
Write = 0 
L2_Alloc = 0 
L2_WB = 125086 
n_act = 6608 
n_pre = 6592 
n_ref = 0 
n_req = 56043 
total_req = 125969 

Dual Bus Interface Util: 
issued_total_row = 13200 
issued_total_col = 125969 
Row_Bus_Util =  0.028106 
CoL_Bus_Util = 0.268219 
Either_Row_CoL_Bus_Util = 0.285245 
Issued_on_Two_Bus_Simul_Util = 0.011081 
issued_two_Eff = 0.038846 
queue_avg = 2.602033 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=38 avg=2.60203
Memory Partition 2: 
Cache L2_bank_004:

Cache L2_bank_005:

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=469649 n_nop=335577 n_act=6649 n_pre=6633 n_ref_event=0 n_req=56070 n_rd=939 n_rd_L2_A=0 n_write=0 n_wr_bk=125082 bw_util=0.2683
n_activity=273010 dram_eff=0.4616
bk0: 52a 445292i bk1: 33a 445819i bk2: 60a 445617i bk3: 42a 446638i bk4: 90a 440824i bk5: 60a 440196i bk6: 75a 439186i bk7: 81a 439877i bk8: 72a 441143i bk9: 82a 441172i bk10: 41a 445699i bk11: 59a 445371i bk12: 65a 444457i bk13: 35a 445402i bk14: 47a 445999i bk15: 45a 445656i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.881416
Row_Buffer_Locality_read = 0.706070
Row_Buffer_Locality_write = 0.884403
Bank_Level_Parallism = 1.983722
Bank_Level_Parallism_Col = 1.820482
Bank_Level_Parallism_Ready = 1.434920
write_to_read_ratio_blp_rw_average = 0.981296
GrpLevelPara = 1.514642 

BW Util details:
bwutil = 0.268330 
total_CMD = 469649 
util_bw = 126021 
Wasted_Col = 81854 
Wasted_Row = 30115 
Idle = 231659 

BW Util Bottlenecks: 
RCDc_limit = 3072 
RCDWRc_limit = 34657 
WTRc_limit = 492 
RTWc_limit = 2029 
CCDLc_limit = 66490 
rwq = 0 
CCDLc_limit_alone = 66358 
WTRc_limit_alone = 449 
RTWc_limit_alone = 1940 

Commands details: 
total_CMD = 469649 
n_nop = 335577 
Read = 939 
Write = 0 
L2_Alloc = 0 
L2_WB = 125082 
n_act = 6649 
n_pre = 6633 
n_ref = 0 
n_req = 56070 
total_req = 126021 

Dual Bus Interface Util: 
issued_total_row = 13282 
issued_total_col = 126021 
Row_Bus_Util =  0.028281 
CoL_Bus_Util = 0.268330 
Either_Row_CoL_Bus_Util = 0.285473 
Issued_on_Two_Bus_Simul_Util = 0.011138 
issued_two_Eff = 0.039016 
queue_avg = 2.661460 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=54 avg=2.66146
Memory Partition 3: 
Cache L2_bank_006:

Cache L2_bank_007:

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=469649 n_nop=335425 n_act=6676 n_pre=6660 n_ref_event=0 n_req=56084 n_rd=943 n_rd_L2_A=0 n_write=0 n_wr_bk=125165 bw_util=0.2685
n_activity=273063 dram_eff=0.4618
bk0: 42a 445607i bk1: 47a 445666i bk2: 55a 445558i bk3: 39a 446103i bk4: 78a 442184i bk5: 79a 440219i bk6: 81a 439312i bk7: 68a 439868i bk8: 69a 440931i bk9: 83a 441873i bk10: 54a 445791i bk11: 49a 445975i bk12: 52a 445565i bk13: 42a 445876i bk14: 60a 446077i bk15: 45a 445146i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.880964
Row_Buffer_Locality_read = 0.698834
Row_Buffer_Locality_write = 0.884079
Bank_Level_Parallism = 1.961061
Bank_Level_Parallism_Col = 1.797096
Bank_Level_Parallism_Ready = 1.410149
write_to_read_ratio_blp_rw_average = 0.981254
GrpLevelPara = 1.505154 

BW Util details:
bwutil = 0.268515 
total_CMD = 469649 
util_bw = 126108 
Wasted_Col = 82500 
Wasted_Row = 30404 
Idle = 230637 

BW Util Bottlenecks: 
RCDc_limit = 3147 
RCDWRc_limit = 34773 
WTRc_limit = 625 
RTWc_limit = 2105 
CCDLc_limit = 66926 
rwq = 0 
CCDLc_limit_alone = 66760 
WTRc_limit_alone = 554 
RTWc_limit_alone = 2010 

Commands details: 
total_CMD = 469649 
n_nop = 335425 
Read = 943 
Write = 0 
L2_Alloc = 0 
L2_WB = 125165 
n_act = 6676 
n_pre = 6660 
n_ref = 0 
n_req = 56084 
total_req = 126108 

Dual Bus Interface Util: 
issued_total_row = 13336 
issued_total_col = 126108 
Row_Bus_Util =  0.028396 
CoL_Bus_Util = 0.268515 
Either_Row_CoL_Bus_Util = 0.285796 
Issued_on_Two_Bus_Simul_Util = 0.011115 
issued_two_Eff = 0.038890 
queue_avg = 2.618198 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=49 avg=2.6182
Memory Partition 4: 
Cache L2_bank_008:

Cache L2_bank_009:

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=469649 n_nop=335249 n_act=6734 n_pre=6718 n_ref_event=0 n_req=56127 n_rd=978 n_rd_L2_A=0 n_write=0 n_wr_bk=125228 bw_util=0.2687
n_activity=276097 dram_eff=0.4571
bk0: 56a 445862i bk1: 55a 445531i bk2: 46a 446054i bk3: 61a 446144i bk4: 58a 441522i bk5: 76a 441017i bk6: 74a 439484i bk7: 81a 439393i bk8: 66a 440761i bk9: 64a 442289i bk10: 56a 446718i bk11: 47a 446391i bk12: 53a 445250i bk13: 49a 446297i bk14: 65a 445650i bk15: 71a 445059i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.880022
Row_Buffer_Locality_read = 0.706544
Row_Buffer_Locality_write = 0.883099
Bank_Level_Parallism = 1.930750
Bank_Level_Parallism_Col = 1.766885
Bank_Level_Parallism_Ready = 1.393270
write_to_read_ratio_blp_rw_average = 0.980635
GrpLevelPara = 1.487272 

BW Util details:
bwutil = 0.268724 
total_CMD = 469649 
util_bw = 126206 
Wasted_Col = 84809 
Wasted_Row = 30906 
Idle = 227728 

BW Util Bottlenecks: 
RCDc_limit = 3145 
RCDWRc_limit = 35538 
WTRc_limit = 694 
RTWc_limit = 1986 
CCDLc_limit = 68368 
rwq = 0 
CCDLc_limit_alone = 68217 
WTRc_limit_alone = 640 
RTWc_limit_alone = 1889 

Commands details: 
total_CMD = 469649 
n_nop = 335249 
Read = 978 
Write = 0 
L2_Alloc = 0 
L2_WB = 125228 
n_act = 6734 
n_pre = 6718 
n_ref = 0 
n_req = 56127 
total_req = 126206 

Dual Bus Interface Util: 
issued_total_row = 13452 
issued_total_col = 126206 
Row_Bus_Util =  0.028643 
CoL_Bus_Util = 0.268724 
Either_Row_CoL_Bus_Util = 0.286171 
Issued_on_Two_Bus_Simul_Util = 0.011196 
issued_two_Eff = 0.039122 
queue_avg = 2.606344 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=46 avg=2.60634
Memory Partition 5: 
Cache L2_bank_010:

Cache L2_bank_011:

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=469649 n_nop=335740 n_act=6650 n_pre=6634 n_ref_event=0 n_req=56034 n_rd=928 n_rd_L2_A=0 n_write=0 n_wr_bk=124984 bw_util=0.2681
n_activity=272119 dram_eff=0.4627
bk0: 66a 445078i bk1: 29a 446592i bk2: 35a 446184i bk3: 53a 445847i bk4: 69a 441011i bk5: 67a 440641i bk6: 74a 439965i bk7: 67a 440007i bk8: 86a 440581i bk9: 69a 442081i bk10: 48a 444875i bk11: 39a 446261i bk12: 49a 444983i bk13: 43a 446256i bk14: 54a 446199i bk15: 80a 445370i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.881322
Row_Buffer_Locality_read = 0.702586
Row_Buffer_Locality_write = 0.884332
Bank_Level_Parallism = 1.962118
Bank_Level_Parallism_Col = 1.797240
Bank_Level_Parallism_Ready = 1.417585
write_to_read_ratio_blp_rw_average = 0.981553
GrpLevelPara = 1.506228 

BW Util details:
bwutil = 0.268098 
total_CMD = 469649 
util_bw = 125912 
Wasted_Col = 82822 
Wasted_Row = 30032 
Idle = 230883 

BW Util Bottlenecks: 
RCDc_limit = 3014 
RCDWRc_limit = 34599 
WTRc_limit = 710 
RTWc_limit = 1914 
CCDLc_limit = 67469 
rwq = 0 
CCDLc_limit_alone = 67289 
WTRc_limit_alone = 618 
RTWc_limit_alone = 1826 

Commands details: 
total_CMD = 469649 
n_nop = 335740 
Read = 928 
Write = 0 
L2_Alloc = 0 
L2_WB = 124984 
n_act = 6650 
n_pre = 6634 
n_ref = 0 
n_req = 56034 
total_req = 125912 

Dual Bus Interface Util: 
issued_total_row = 13284 
issued_total_col = 125912 
Row_Bus_Util =  0.028285 
CoL_Bus_Util = 0.268098 
Either_Row_CoL_Bus_Util = 0.285126 
Issued_on_Two_Bus_Simul_Util = 0.011257 
issued_two_Eff = 0.039482 
queue_avg = 2.628983 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=46 avg=2.62898
Memory Partition 6: 
Cache L2_bank_012:

Cache L2_bank_013:

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=469649 n_nop=335751 n_act=6634 n_pre=6618 n_ref_event=0 n_req=56023 n_rd=927 n_rd_L2_A=0 n_write=0 n_wr_bk=124877 bw_util=0.2679
n_activity=275846 dram_eff=0.4561
bk0: 59a 445873i bk1: 35a 446274i bk2: 47a 447208i bk3: 48a 447066i bk4: 77a 440785i bk5: 71a 439874i bk6: 73a 440396i bk7: 82a 439689i bk8: 72a 441775i bk9: 59a 441979i bk10: 35a 445453i bk11: 69a 445845i bk12: 55a 444951i bk13: 41a 446911i bk14: 43a 446355i bk15: 61a 445587i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.881584
Row_Buffer_Locality_read = 0.702265
Row_Buffer_Locality_write = 0.884601
Bank_Level_Parallism = 1.927921
Bank_Level_Parallism_Col = 1.766172
Bank_Level_Parallism_Ready = 1.399796
write_to_read_ratio_blp_rw_average = 0.981830
GrpLevelPara = 1.491793 

BW Util details:
bwutil = 0.267868 
total_CMD = 469649 
util_bw = 125804 
Wasted_Col = 84300 
Wasted_Row = 30770 
Idle = 228775 

BW Util Bottlenecks: 
RCDc_limit = 3046 
RCDWRc_limit = 35335 
WTRc_limit = 621 
RTWc_limit = 2057 
CCDLc_limit = 66982 
rwq = 0 
CCDLc_limit_alone = 66792 
WTRc_limit_alone = 551 
RTWc_limit_alone = 1937 

Commands details: 
total_CMD = 469649 
n_nop = 335751 
Read = 927 
Write = 0 
L2_Alloc = 0 
L2_WB = 124877 
n_act = 6634 
n_pre = 6618 
n_ref = 0 
n_req = 56023 
total_req = 125804 

Dual Bus Interface Util: 
issued_total_row = 13252 
issued_total_col = 125804 
Row_Bus_Util =  0.028217 
CoL_Bus_Util = 0.267868 
Either_Row_CoL_Bus_Util = 0.285102 
Issued_on_Two_Bus_Simul_Util = 0.010983 
issued_two_Eff = 0.038522 
queue_avg = 2.544130 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=52 avg=2.54413
Memory Partition 7: 
Cache L2_bank_014:

Cache L2_bank_015:

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=469649 n_nop=335557 n_act=6563 n_pre=6547 n_ref_event=0 n_req=56051 n_rd=880 n_rd_L2_A=0 n_write=0 n_wr_bk=125153 bw_util=0.2684
n_activity=274583 dram_eff=0.459
bk0: 35a 445981i bk1: 52a 446118i bk2: 58a 445480i bk3: 50a 446400i bk4: 68a 441538i bk5: 63a 440827i bk6: 81a 441023i bk7: 67a 439723i bk8: 67a 441749i bk9: 53a 442830i bk10: 40a 445327i bk11: 50a 445970i bk12: 49a 445427i bk13: 38a 446363i bk14: 45a 445825i bk15: 64a 446056i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.882910
Row_Buffer_Locality_read = 0.710227
Row_Buffer_Locality_write = 0.885665
Bank_Level_Parallism = 1.935031
Bank_Level_Parallism_Col = 1.776625
Bank_Level_Parallism_Ready = 1.405537
write_to_read_ratio_blp_rw_average = 0.982787
GrpLevelPara = 1.497806 

BW Util details:
bwutil = 0.268356 
total_CMD = 469649 
util_bw = 126033 
Wasted_Col = 83101 
Wasted_Row = 30551 
Idle = 229964 

BW Util Bottlenecks: 
RCDc_limit = 2800 
RCDWRc_limit = 34852 
WTRc_limit = 663 
RTWc_limit = 1777 
CCDLc_limit = 66654 
rwq = 0 
CCDLc_limit_alone = 66505 
WTRc_limit_alone = 589 
RTWc_limit_alone = 1702 

Commands details: 
total_CMD = 469649 
n_nop = 335557 
Read = 880 
Write = 0 
L2_Alloc = 0 
L2_WB = 125153 
n_act = 6563 
n_pre = 6547 
n_ref = 0 
n_req = 56051 
total_req = 126033 

Dual Bus Interface Util: 
issued_total_row = 13110 
issued_total_col = 126033 
Row_Bus_Util =  0.027914 
CoL_Bus_Util = 0.268356 
Either_Row_CoL_Bus_Util = 0.285515 
Issued_on_Two_Bus_Simul_Util = 0.010755 
issued_two_Eff = 0.037668 
queue_avg = 2.544234 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=45 avg=2.54423
Memory Partition 8: 
Cache L2_bank_016:

Cache L2_bank_017:

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=469649 n_nop=335382 n_act=6608 n_pre=6592 n_ref_event=0 n_req=56063 n_rd=953 n_rd_L2_A=0 n_write=0 n_wr_bk=125085 bw_util=0.2684
n_activity=279450 dram_eff=0.451
bk0: 63a 446041i bk1: 53a 446882i bk2: 48a 446768i bk3: 65a 446406i bk4: 68a 440270i bk5: 74a 441493i bk6: 77a 439720i bk7: 74a 440082i bk8: 74a 441608i bk9: 43a 442872i bk10: 53a 445049i bk11: 43a 445619i bk12: 44a 445521i bk13: 60a 447112i bk14: 57a 445224i bk15: 57a 446850i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.882133
Row_Buffer_Locality_read = 0.699895
Row_Buffer_Locality_write = 0.885284
Bank_Level_Parallism = 1.903941
Bank_Level_Parallism_Col = 1.747258
Bank_Level_Parallism_Ready = 1.392604
write_to_read_ratio_blp_rw_average = 0.981265
GrpLevelPara = 1.470722 

BW Util details:
bwutil = 0.268366 
total_CMD = 469649 
util_bw = 126038 
Wasted_Col = 86112 
Wasted_Row = 30993 
Idle = 226506 

BW Util Bottlenecks: 
RCDc_limit = 3193 
RCDWRc_limit = 35454 
WTRc_limit = 571 
RTWc_limit = 2096 
CCDLc_limit = 69822 
rwq = 0 
CCDLc_limit_alone = 69695 
WTRc_limit_alone = 535 
RTWc_limit_alone = 2005 

Commands details: 
total_CMD = 469649 
n_nop = 335382 
Read = 953 
Write = 0 
L2_Alloc = 0 
L2_WB = 125085 
n_act = 6608 
n_pre = 6592 
n_ref = 0 
n_req = 56063 
total_req = 126038 

Dual Bus Interface Util: 
issued_total_row = 13200 
issued_total_col = 126038 
Row_Bus_Util =  0.028106 
CoL_Bus_Util = 0.268366 
Either_Row_CoL_Bus_Util = 0.285888 
Issued_on_Two_Bus_Simul_Util = 0.010585 
issued_two_Eff = 0.037023 
queue_avg = 2.504219 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=47 avg=2.50422
Memory Partition 9: 
Cache L2_bank_018:

Cache L2_bank_019:

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=469649 n_nop=335573 n_act=6533 n_pre=6517 n_ref_event=0 n_req=56036 n_rd=921 n_rd_L2_A=0 n_write=0 n_wr_bk=125107 bw_util=0.2683
n_activity=275939 dram_eff=0.4567
bk0: 53a 446053i bk1: 42a 447543i bk2: 38a 446445i bk3: 63a 446757i bk4: 65a 440665i bk5: 62a 441504i bk6: 61a 440168i bk7: 65a 441093i bk8: 76a 441582i bk9: 58a 442688i bk10: 55a 445069i bk11: 48a 446441i bk12: 57a 445711i bk13: 64a 446568i bk14: 55a 445170i bk15: 59a 447039i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.883414
Row_Buffer_Locality_read = 0.711183
Row_Buffer_Locality_write = 0.886292
Bank_Level_Parallism = 1.913384
Bank_Level_Parallism_Col = 1.755955
Bank_Level_Parallism_Ready = 1.389548
write_to_read_ratio_blp_rw_average = 0.981879
GrpLevelPara = 1.482709 

BW Util details:
bwutil = 0.268345 
total_CMD = 469649 
util_bw = 126028 
Wasted_Col = 84318 
Wasted_Row = 30026 
Idle = 229277 

BW Util Bottlenecks: 
RCDc_limit = 2943 
RCDWRc_limit = 34708 
WTRc_limit = 600 
RTWc_limit = 1942 
CCDLc_limit = 68365 
rwq = 0 
CCDLc_limit_alone = 68202 
WTRc_limit_alone = 544 
RTWc_limit_alone = 1835 

Commands details: 
total_CMD = 469649 
n_nop = 335573 
Read = 921 
Write = 0 
L2_Alloc = 0 
L2_WB = 125107 
n_act = 6533 
n_pre = 6517 
n_ref = 0 
n_req = 56036 
total_req = 126028 

Dual Bus Interface Util: 
issued_total_row = 13050 
issued_total_col = 126028 
Row_Bus_Util =  0.027787 
CoL_Bus_Util = 0.268345 
Either_Row_CoL_Bus_Util = 0.285481 
Issued_on_Two_Bus_Simul_Util = 0.010651 
issued_two_Eff = 0.037307 
queue_avg = 2.481617 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=41 avg=2.48162
Memory Partition 10: 
Cache L2_bank_020:

Cache L2_bank_021:

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=469649 n_nop=335710 n_act=6563 n_pre=6547 n_ref_event=0 n_req=56012 n_rd=880 n_rd_L2_A=0 n_write=0 n_wr_bk=125030 bw_util=0.2681
n_activity=275885 dram_eff=0.4564
bk0: 54a 445644i bk1: 31a 447453i bk2: 46a 445880i bk3: 49a 445991i bk4: 76a 441096i bk5: 50a 441429i bk6: 78a 440953i bk7: 77a 440956i bk8: 64a 442539i bk9: 52a 443721i bk10: 47a 444948i bk11: 61a 445842i bk12: 56a 445336i bk13: 43a 446879i bk14: 37a 446022i bk15: 59a 447042i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.882829
Row_Buffer_Locality_read = 0.694318
Row_Buffer_Locality_write = 0.885838
Bank_Level_Parallism = 1.904431
Bank_Level_Parallism_Col = 1.745292
Bank_Level_Parallism_Ready = 1.380010
write_to_read_ratio_blp_rw_average = 0.982490
GrpLevelPara = 1.478507 

BW Util details:
bwutil = 0.268094 
total_CMD = 469649 
util_bw = 125910 
Wasted_Col = 84707 
Wasted_Row = 30224 
Idle = 228808 

BW Util Bottlenecks: 
RCDc_limit = 2953 
RCDWRc_limit = 34988 
WTRc_limit = 566 
RTWc_limit = 1879 
CCDLc_limit = 68437 
rwq = 0 
CCDLc_limit_alone = 68312 
WTRc_limit_alone = 525 
RTWc_limit_alone = 1795 

Commands details: 
total_CMD = 469649 
n_nop = 335710 
Read = 880 
Write = 0 
L2_Alloc = 0 
L2_WB = 125030 
n_act = 6563 
n_pre = 6547 
n_ref = 0 
n_req = 56012 
total_req = 125910 

Dual Bus Interface Util: 
issued_total_row = 13110 
issued_total_col = 125910 
Row_Bus_Util =  0.027914 
CoL_Bus_Util = 0.268094 
Either_Row_CoL_Bus_Util = 0.285190 
Issued_on_Two_Bus_Simul_Util = 0.010819 
issued_two_Eff = 0.037935 
queue_avg = 2.455630 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=48 avg=2.45563
Memory Partition 11: 
Cache L2_bank_022:

Cache L2_bank_023:

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=469649 n_nop=335689 n_act=6497 n_pre=6481 n_ref_event=0 n_req=55948 n_rd=869 n_rd_L2_A=0 n_write=0 n_wr_bk=125071 bw_util=0.2682
n_activity=276398 dram_eff=0.4556
bk0: 43a 446064i bk1: 49a 447252i bk2: 52a 446506i bk3: 43a 447310i bk4: 76a 441154i bk5: 57a 442034i bk6: 65a 440055i bk7: 69a 441899i bk8: 66a 441735i bk9: 67a 443317i bk10: 41a 446136i bk11: 51a 445624i bk12: 49a 444705i bk13: 36a 446773i bk14: 55a 445676i bk15: 50a 446908i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.883874
Row_Buffer_Locality_read = 0.712313
Row_Buffer_Locality_write = 0.886581
Bank_Level_Parallism = 1.895888
Bank_Level_Parallism_Col = 1.740150
Bank_Level_Parallism_Ready = 1.382452
write_to_read_ratio_blp_rw_average = 0.982863
GrpLevelPara = 1.472931 

BW Util details:
bwutil = 0.268158 
total_CMD = 469649 
util_bw = 125940 
Wasted_Col = 85134 
Wasted_Row = 30071 
Idle = 228504 

BW Util Bottlenecks: 
RCDc_limit = 2744 
RCDWRc_limit = 35032 
WTRc_limit = 603 
RTWc_limit = 1733 
CCDLc_limit = 68853 
rwq = 0 
CCDLc_limit_alone = 68716 
WTRc_limit_alone = 529 
RTWc_limit_alone = 1670 

Commands details: 
total_CMD = 469649 
n_nop = 335689 
Read = 869 
Write = 0 
L2_Alloc = 0 
L2_WB = 125071 
n_act = 6497 
n_pre = 6481 
n_ref = 0 
n_req = 55948 
total_req = 125940 

Dual Bus Interface Util: 
issued_total_row = 12978 
issued_total_col = 125940 
Row_Bus_Util =  0.027633 
CoL_Bus_Util = 0.268158 
Either_Row_CoL_Bus_Util = 0.285234 
Issued_on_Two_Bus_Simul_Util = 0.010557 
issued_two_Eff = 0.037011 
queue_avg = 2.463727 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=51 avg=2.46373
Memory Partition 12: 
Cache L2_bank_024:

Cache L2_bank_025:

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=469649 n_nop=335843 n_act=6501 n_pre=6485 n_ref_event=0 n_req=55967 n_rd=964 n_rd_L2_A=0 n_write=0 n_wr_bk=124882 bw_util=0.268
n_activity=275693 dram_eff=0.4565
bk0: 36a 446227i bk1: 49a 447296i bk2: 52a 446575i bk3: 43a 447609i bk4: 71a 439608i bk5: 87a 442502i bk6: 82a 440958i bk7: 76a 440077i bk8: 60a 440657i bk9: 60a 443638i bk10: 54a 445978i bk11: 49a 446683i bk12: 60a 445914i bk13: 52a 447112i bk14: 70a 445543i bk15: 63a 446515i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.883842
Row_Buffer_Locality_read = 0.714730
Row_Buffer_Locality_write = 0.886806
Bank_Level_Parallism = 1.912126
Bank_Level_Parallism_Col = 1.752390
Bank_Level_Parallism_Ready = 1.388673
write_to_read_ratio_blp_rw_average = 0.980975
GrpLevelPara = 1.486471 

BW Util details:
bwutil = 0.267958 
total_CMD = 469649 
util_bw = 125846 
Wasted_Col = 83874 
Wasted_Row = 29521 
Idle = 230408 

BW Util Bottlenecks: 
RCDc_limit = 3009 
RCDWRc_limit = 34585 
WTRc_limit = 689 
RTWc_limit = 1866 
CCDLc_limit = 66173 
rwq = 0 
CCDLc_limit_alone = 66033 
WTRc_limit_alone = 635 
RTWc_limit_alone = 1780 

Commands details: 
total_CMD = 469649 
n_nop = 335843 
Read = 964 
Write = 0 
L2_Alloc = 0 
L2_WB = 124882 
n_act = 6501 
n_pre = 6485 
n_ref = 0 
n_req = 55967 
total_req = 125846 

Dual Bus Interface Util: 
issued_total_row = 12986 
issued_total_col = 125846 
Row_Bus_Util =  0.027650 
CoL_Bus_Util = 0.267958 
Either_Row_CoL_Bus_Util = 0.284906 
Issued_on_Two_Bus_Simul_Util = 0.010702 
issued_two_Eff = 0.037562 
queue_avg = 2.466195 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.46619
Memory Partition 13: 
Cache L2_bank_026:

Cache L2_bank_027:

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=469649 n_nop=335782 n_act=6514 n_pre=6498 n_ref_event=0 n_req=56008 n_rd=957 n_rd_L2_A=0 n_write=0 n_wr_bk=125031 bw_util=0.2683
n_activity=273595 dram_eff=0.4605
bk0: 61a 446154i bk1: 47a 447536i bk2: 27a 446939i bk3: 61a 446882i bk4: 59a 441018i bk5: 84a 442515i bk6: 65a 441301i bk7: 73a 440426i bk8: 80a 441055i bk9: 66a 443043i bk10: 58a 445766i bk11: 37a 447055i bk12: 51a 446408i bk13: 62a 446448i bk14: 52a 446292i bk15: 74a 447105i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.883695
Row_Buffer_Locality_read = 0.708464
Row_Buffer_Locality_write = 0.886741
Bank_Level_Parallism = 1.906126
Bank_Level_Parallism_Col = 1.739685
Bank_Level_Parallism_Ready = 1.366432
write_to_read_ratio_blp_rw_average = 0.981303
GrpLevelPara = 1.485578 

BW Util details:
bwutil = 0.268260 
total_CMD = 469649 
util_bw = 125988 
Wasted_Col = 83445 
Wasted_Row = 28982 
Idle = 231234 

BW Util Bottlenecks: 
RCDc_limit = 3011 
RCDWRc_limit = 34044 
WTRc_limit = 736 
RTWc_limit = 2002 
CCDLc_limit = 66356 
rwq = 0 
CCDLc_limit_alone = 66207 
WTRc_limit_alone = 676 
RTWc_limit_alone = 1913 

Commands details: 
total_CMD = 469649 
n_nop = 335782 
Read = 957 
Write = 0 
L2_Alloc = 0 
L2_WB = 125031 
n_act = 6514 
n_pre = 6498 
n_ref = 0 
n_req = 56008 
total_req = 125988 

Dual Bus Interface Util: 
issued_total_row = 13012 
issued_total_col = 125988 
Row_Bus_Util =  0.027706 
CoL_Bus_Util = 0.268260 
Either_Row_CoL_Bus_Util = 0.285036 
Issued_on_Two_Bus_Simul_Util = 0.010929 
issued_two_Eff = 0.038344 
queue_avg = 2.411573 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=59 avg=2.41157
Memory Partition 14: 
Cache L2_bank_028:

Cache L2_bank_029:

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=469649 n_nop=335656 n_act=6519 n_pre=6503 n_ref_event=0 n_req=56007 n_rd=920 n_rd_L2_A=0 n_write=0 n_wr_bk=124927 bw_util=0.268
n_activity=277239 dram_eff=0.4539
bk0: 55a 444574i bk1: 33a 447930i bk2: 24a 446908i bk3: 50a 447250i bk4: 69a 440844i bk5: 55a 443025i bk6: 65a 442444i bk7: 80a 440775i bk8: 86a 442586i bk9: 59a 443869i bk10: 45a 445489i bk11: 59a 446871i bk12: 62a 446476i bk13: 46a 446158i bk14: 55a 445838i bk15: 77a 446483i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.883604
Row_Buffer_Locality_read = 0.706522
Row_Buffer_Locality_write = 0.886561
Bank_Level_Parallism = 1.874404
Bank_Level_Parallism_Col = 1.718951
Bank_Level_Parallism_Ready = 1.355614
write_to_read_ratio_blp_rw_average = 0.982153
GrpLevelPara = 1.470591 

BW Util details:
bwutil = 0.267960 
total_CMD = 469649 
util_bw = 125847 
Wasted_Col = 85018 
Wasted_Row = 30743 
Idle = 228041 

BW Util Bottlenecks: 
RCDc_limit = 3000 
RCDWRc_limit = 35146 
WTRc_limit = 553 
RTWc_limit = 2150 
CCDLc_limit = 67299 
rwq = 0 
CCDLc_limit_alone = 67166 
WTRc_limit_alone = 525 
RTWc_limit_alone = 2045 

Commands details: 
total_CMD = 469649 
n_nop = 335656 
Read = 920 
Write = 0 
L2_Alloc = 0 
L2_WB = 124927 
n_act = 6519 
n_pre = 6503 
n_ref = 0 
n_req = 56007 
total_req = 125847 

Dual Bus Interface Util: 
issued_total_row = 13022 
issued_total_col = 125847 
Row_Bus_Util =  0.027727 
CoL_Bus_Util = 0.267960 
Either_Row_CoL_Bus_Util = 0.285305 
Issued_on_Two_Bus_Simul_Util = 0.010382 
issued_two_Eff = 0.036390 
queue_avg = 2.385173 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=48 avg=2.38517
Memory Partition 15: 
Cache L2_bank_030:

Cache L2_bank_031:

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=469649 n_nop=335879 n_act=6527 n_pre=6511 n_ref_event=0 n_req=55871 n_rd=880 n_rd_L2_A=0 n_write=0 n_wr_bk=124843 bw_util=0.2677
n_activity=276563 dram_eff=0.4546
bk0: 41a 445102i bk1: 39a 446687i bk2: 53a 446358i bk3: 51a 446540i bk4: 67a 441122i bk5: 54a 442835i bk6: 69a 441718i bk7: 81a 440777i bk8: 71a 442482i bk9: 54a 442959i bk10: 35a 446635i bk11: 57a 446869i bk12: 67a 446229i bk13: 52a 446569i bk14: 39a 445091i bk15: 50a 445575i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.883177
Row_Buffer_Locality_read = 0.706818
Row_Buffer_Locality_write = 0.886000
Bank_Level_Parallism = 1.899550
Bank_Level_Parallism_Col = 1.741652
Bank_Level_Parallism_Ready = 1.378729
write_to_read_ratio_blp_rw_average = 0.982903
GrpLevelPara = 1.482068 

BW Util details:
bwutil = 0.267696 
total_CMD = 469649 
util_bw = 125723 
Wasted_Col = 84188 
Wasted_Row = 30518 
Idle = 229220 

BW Util Bottlenecks: 
RCDc_limit = 2834 
RCDWRc_limit = 34910 
WTRc_limit = 584 
RTWc_limit = 1797 
CCDLc_limit = 67114 
rwq = 0 
CCDLc_limit_alone = 67003 
WTRc_limit_alone = 540 
RTWc_limit_alone = 1730 

Commands details: 
total_CMD = 469649 
n_nop = 335879 
Read = 880 
Write = 0 
L2_Alloc = 0 
L2_WB = 124843 
n_act = 6527 
n_pre = 6511 
n_ref = 0 
n_req = 55871 
total_req = 125723 

Dual Bus Interface Util: 
issued_total_row = 13038 
issued_total_col = 125723 
Row_Bus_Util =  0.027761 
CoL_Bus_Util = 0.267696 
Either_Row_CoL_Bus_Util = 0.284830 
Issued_on_Two_Bus_Simul_Util = 0.010627 
issued_two_Eff = 0.037310 
queue_avg = 2.467583 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.46758
Memory Partition 16: 
Cache L2_bank_032:

Cache L2_bank_033:

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=469649 n_nop=336004 n_act=6473 n_pre=6457 n_ref_event=0 n_req=55854 n_rd=895 n_rd_L2_A=0 n_write=0 n_wr_bk=124720 bw_util=0.2675
n_activity=275476 dram_eff=0.456
bk0: 33a 445631i bk1: 58a 445890i bk2: 51a 446760i bk3: 44a 447079i bk4: 68a 440415i bk5: 72a 442579i bk6: 71a 441823i bk7: 75a 440104i bk8: 56a 442692i bk9: 55a 443264i bk10: 47a 445923i bk11: 57a 446844i bk12: 49a 446551i bk13: 53a 446853i bk14: 41a 445914i bk15: 65a 446285i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.884109
Row_Buffer_Locality_read = 0.702793
Row_Buffer_Locality_write = 0.887061
Bank_Level_Parallism = 1.898407
Bank_Level_Parallism_Col = 1.743261
Bank_Level_Parallism_Ready = 1.380560
write_to_read_ratio_blp_rw_average = 0.982135
GrpLevelPara = 1.480199 

BW Util details:
bwutil = 0.267466 
total_CMD = 469649 
util_bw = 125615 
Wasted_Col = 83993 
Wasted_Row = 30399 
Idle = 229642 

BW Util Bottlenecks: 
RCDc_limit = 2972 
RCDWRc_limit = 34605 
WTRc_limit = 514 
RTWc_limit = 1944 
CCDLc_limit = 67193 
rwq = 0 
CCDLc_limit_alone = 67053 
WTRc_limit_alone = 455 
RTWc_limit_alone = 1863 

Commands details: 
total_CMD = 469649 
n_nop = 336004 
Read = 895 
Write = 0 
L2_Alloc = 0 
L2_WB = 124720 
n_act = 6473 
n_pre = 6457 
n_ref = 0 
n_req = 55854 
total_req = 125615 

Dual Bus Interface Util: 
issued_total_row = 12930 
issued_total_col = 125615 
Row_Bus_Util =  0.027531 
CoL_Bus_Util = 0.267466 
Either_Row_CoL_Bus_Util = 0.284564 
Issued_on_Two_Bus_Simul_Util = 0.010433 
issued_two_Eff = 0.036664 
queue_avg = 2.458483 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.45848
Memory Partition 17: 
Cache L2_bank_034:

Cache L2_bank_035:

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=469649 n_nop=335823 n_act=6490 n_pre=6474 n_ref_event=0 n_req=55882 n_rd=868 n_rd_L2_A=0 n_write=0 n_wr_bk=124951 bw_util=0.2679
n_activity=276979 dram_eff=0.4543
bk0: 51a 445880i bk1: 44a 446998i bk2: 35a 447328i bk3: 65a 447074i bk4: 53a 440482i bk5: 67a 443059i bk6: 68a 442177i bk7: 71a 440360i bk8: 70a 442259i bk9: 50a 443347i bk10: 52a 445711i bk11: 41a 447560i bk12: 33a 446688i bk13: 62a 446547i bk14: 54a 445495i bk15: 52a 446604i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.883862
Row_Buffer_Locality_read = 0.713134
Row_Buffer_Locality_write = 0.886556
Bank_Level_Parallism = 1.873707
Bank_Level_Parallism_Col = 1.718321
Bank_Level_Parallism_Ready = 1.361098
write_to_read_ratio_blp_rw_average = 0.982724
GrpLevelPara = 1.472028 

BW Util details:
bwutil = 0.267900 
total_CMD = 469649 
util_bw = 125819 
Wasted_Col = 85032 
Wasted_Row = 30754 
Idle = 228044 

BW Util Bottlenecks: 
RCDc_limit = 2748 
RCDWRc_limit = 35179 
WTRc_limit = 589 
RTWc_limit = 1731 
CCDLc_limit = 67408 
rwq = 0 
CCDLc_limit_alone = 67282 
WTRc_limit_alone = 532 
RTWc_limit_alone = 1662 

Commands details: 
total_CMD = 469649 
n_nop = 335823 
Read = 868 
Write = 0 
L2_Alloc = 0 
L2_WB = 124951 
n_act = 6490 
n_pre = 6474 
n_ref = 0 
n_req = 55882 
total_req = 125819 

Dual Bus Interface Util: 
issued_total_row = 12964 
issued_total_col = 125819 
Row_Bus_Util =  0.027604 
CoL_Bus_Util = 0.267900 
Either_Row_CoL_Bus_Util = 0.284949 
Issued_on_Two_Bus_Simul_Util = 0.010555 
issued_two_Eff = 0.037041 
queue_avg = 2.427108 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=60 avg=2.42711
Memory Partition 18: 
Cache L2_bank_036:

Cache L2_bank_037:

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=469649 n_nop=335802 n_act=6489 n_pre=6473 n_ref_event=0 n_req=55940 n_rd=892 n_rd_L2_A=0 n_write=0 n_wr_bk=124865 bw_util=0.2678
n_activity=275177 dram_eff=0.457
bk0: 53a 446154i bk1: 35a 447726i bk2: 33a 446696i bk3: 55a 447535i bk4: 74a 440716i bk5: 62a 443206i bk6: 56a 441786i bk7: 73a 439962i bk8: 72a 442817i bk9: 49a 444441i bk10: 42a 446402i bk11: 63a 447574i bk12: 49a 446441i bk13: 57a 446306i bk14: 49a 445525i bk15: 70a 446579i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.884001
Row_Buffer_Locality_read = 0.705157
Row_Buffer_Locality_write = 0.886899
Bank_Level_Parallism = 1.872018
Bank_Level_Parallism_Col = 1.712327
Bank_Level_Parallism_Ready = 1.351328
write_to_read_ratio_blp_rw_average = 0.982749
GrpLevelPara = 1.473816 

BW Util details:
bwutil = 0.267768 
total_CMD = 469649 
util_bw = 125757 
Wasted_Col = 84582 
Wasted_Row = 30288 
Idle = 229022 

BW Util Bottlenecks: 
RCDc_limit = 2894 
RCDWRc_limit = 35241 
WTRc_limit = 632 
RTWc_limit = 1858 
CCDLc_limit = 67115 
rwq = 0 
CCDLc_limit_alone = 66992 
WTRc_limit_alone = 588 
RTWc_limit_alone = 1779 

Commands details: 
total_CMD = 469649 
n_nop = 335802 
Read = 892 
Write = 0 
L2_Alloc = 0 
L2_WB = 124865 
n_act = 6489 
n_pre = 6473 
n_ref = 0 
n_req = 55940 
total_req = 125757 

Dual Bus Interface Util: 
issued_total_row = 12962 
issued_total_col = 125757 
Row_Bus_Util =  0.027599 
CoL_Bus_Util = 0.267768 
Either_Row_CoL_Bus_Util = 0.284994 
Issued_on_Two_Bus_Simul_Util = 0.010374 
issued_two_Eff = 0.036400 
queue_avg = 2.365315 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=43 avg=2.36532
Memory Partition 19: 
Cache L2_bank_038:

Cache L2_bank_039:

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=469649 n_nop=335913 n_act=6472 n_pre=6456 n_ref_event=0 n_req=55868 n_rd=885 n_rd_L2_A=0 n_write=0 n_wr_bk=124784 bw_util=0.2676
n_activity=276291 dram_eff=0.4548
bk0: 51a 445864i bk1: 31a 447430i bk2: 50a 446162i bk3: 45a 447791i bk4: 73a 441938i bk5: 56a 443134i bk6: 66a 441772i bk7: 81a 440995i bk8: 78a 442710i bk9: 65a 444106i bk10: 40a 445802i bk11: 55a 447091i bk12: 50a 445739i bk13: 39a 447526i bk14: 45a 446082i bk15: 60a 446361i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.884156
Row_Buffer_Locality_read = 0.707345
Row_Buffer_Locality_write = 0.887001
Bank_Level_Parallism = 1.862238
Bank_Level_Parallism_Col = 1.704010
Bank_Level_Parallism_Ready = 1.346100
write_to_read_ratio_blp_rw_average = 0.982972
GrpLevelPara = 1.456496 

BW Util details:
bwutil = 0.267581 
total_CMD = 469649 
util_bw = 125669 
Wasted_Col = 85783 
Wasted_Row = 30058 
Idle = 228139 

BW Util Bottlenecks: 
RCDc_limit = 2891 
RCDWRc_limit = 35015 
WTRc_limit = 536 
RTWc_limit = 2049 
CCDLc_limit = 68698 
rwq = 0 
CCDLc_limit_alone = 68570 
WTRc_limit_alone = 468 
RTWc_limit_alone = 1989 

Commands details: 
total_CMD = 469649 
n_nop = 335913 
Read = 885 
Write = 0 
L2_Alloc = 0 
L2_WB = 124784 
n_act = 6472 
n_pre = 6456 
n_ref = 0 
n_req = 55868 
total_req = 125669 

Dual Bus Interface Util: 
issued_total_row = 12928 
issued_total_col = 125669 
Row_Bus_Util =  0.027527 
CoL_Bus_Util = 0.267581 
Either_Row_CoL_Bus_Util = 0.284757 
Issued_on_Two_Bus_Simul_Util = 0.010350 
issued_two_Eff = 0.036348 
queue_avg = 2.375208 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=2.37521
Memory Partition 20: 
Cache L2_bank_040:

Cache L2_bank_041:

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=469649 n_nop=335835 n_act=6439 n_pre=6423 n_ref_event=0 n_req=55916 n_rd=859 n_rd_L2_A=0 n_write=0 n_wr_bk=124899 bw_util=0.2678
n_activity=275956 dram_eff=0.4557
bk0: 21a 446273i bk1: 49a 446936i bk2: 46a 446453i bk3: 41a 447925i bk4: 73a 440403i bk5: 68a 443199i bk6: 64a 442130i bk7: 72a 441026i bk8: 66a 442713i bk9: 71a 444311i bk10: 45a 445810i bk11: 50a 447578i bk12: 51a 445224i bk13: 43a 447160i bk14: 50a 445984i bk15: 49a 446230i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.884845
Row_Buffer_Locality_read = 0.705471
Row_Buffer_Locality_write = 0.887644
Bank_Level_Parallism = 1.866486
Bank_Level_Parallism_Col = 1.713125
Bank_Level_Parallism_Ready = 1.355278
write_to_read_ratio_blp_rw_average = 0.983537
GrpLevelPara = 1.460526 

BW Util details:
bwutil = 0.267770 
total_CMD = 469649 
util_bw = 125758 
Wasted_Col = 85443 
Wasted_Row = 30400 
Idle = 228048 

BW Util Bottlenecks: 
RCDc_limit = 2802 
RCDWRc_limit = 35107 
WTRc_limit = 520 
RTWc_limit = 1799 
CCDLc_limit = 67971 
rwq = 0 
CCDLc_limit_alone = 67828 
WTRc_limit_alone = 460 
RTWc_limit_alone = 1716 

Commands details: 
total_CMD = 469649 
n_nop = 335835 
Read = 859 
Write = 0 
L2_Alloc = 0 
L2_WB = 124899 
n_act = 6439 
n_pre = 6423 
n_ref = 0 
n_req = 55916 
total_req = 125758 

Dual Bus Interface Util: 
issued_total_row = 12862 
issued_total_col = 125758 
Row_Bus_Util =  0.027386 
CoL_Bus_Util = 0.267770 
Either_Row_CoL_Bus_Util = 0.284923 
Issued_on_Two_Bus_Simul_Util = 0.010233 
issued_two_Eff = 0.035916 
queue_avg = 2.398040 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=40 avg=2.39804
Memory Partition 21: 
Cache L2_bank_042:

Cache L2_bank_043:

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=469649 n_nop=335628 n_act=6402 n_pre=6386 n_ref_event=0 n_req=55966 n_rd=890 n_rd_L2_A=0 n_write=0 n_wr_bk=125061 bw_util=0.2682
n_activity=276827 dram_eff=0.455
bk0: 34a 446931i bk1: 46a 447384i bk2: 37a 446517i bk3: 47a 447182i bk4: 59a 440425i bk5: 91a 443828i bk6: 83a 441362i bk7: 73a 441129i bk8: 51a 441720i bk9: 56a 444412i bk10: 58a 446142i bk11: 46a 447987i bk12: 46a 445173i bk13: 44a 447627i bk14: 61a 446423i bk15: 58a 447466i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.885609
Row_Buffer_Locality_read = 0.712360
Row_Buffer_Locality_write = 0.888409
Bank_Level_Parallism = 1.857931
Bank_Level_Parallism_Col = 1.708688
Bank_Level_Parallism_Ready = 1.350636
write_to_read_ratio_blp_rw_average = 0.982463
GrpLevelPara = 1.465730 

BW Util details:
bwutil = 0.268181 
total_CMD = 469649 
util_bw = 125951 
Wasted_Col = 85039 
Wasted_Row = 30484 
Idle = 228175 

BW Util Bottlenecks: 
RCDc_limit = 2843 
RCDWRc_limit = 34844 
WTRc_limit = 624 
RTWc_limit = 1865 
CCDLc_limit = 66976 
rwq = 0 
CCDLc_limit_alone = 66827 
WTRc_limit_alone = 558 
RTWc_limit_alone = 1782 

Commands details: 
total_CMD = 469649 
n_nop = 335628 
Read = 890 
Write = 0 
L2_Alloc = 0 
L2_WB = 125061 
n_act = 6402 
n_pre = 6386 
n_ref = 0 
n_req = 55966 
total_req = 125951 

Dual Bus Interface Util: 
issued_total_row = 12788 
issued_total_col = 125951 
Row_Bus_Util =  0.027229 
CoL_Bus_Util = 0.268181 
Either_Row_CoL_Bus_Util = 0.285364 
Issued_on_Two_Bus_Simul_Util = 0.010046 
issued_two_Eff = 0.035203 
queue_avg = 2.391899 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=41 avg=2.3919
Memory Partition 22: 
Cache L2_bank_044:

Cache L2_bank_045:

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=469649 n_nop=335534 n_act=6598 n_pre=6582 n_ref_event=0 n_req=55990 n_rd=892 n_rd_L2_A=0 n_write=0 n_wr_bk=124993 bw_util=0.268
n_activity=279443 dram_eff=0.4505
bk0: 58a 445610i bk1: 34a 447328i bk2: 35a 447371i bk3: 57a 447336i bk4: 64a 440662i bk5: 76a 443906i bk6: 57a 441751i bk7: 58a 439918i bk8: 53a 443305i bk9: 64a 443590i bk10: 51a 446121i bk11: 45a 447737i bk12: 40a 445609i bk13: 58a 447439i bk14: 61a 446045i bk15: 81a 446875i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.882158
Row_Buffer_Locality_read = 0.700673
Row_Buffer_Locality_write = 0.885096
Bank_Level_Parallism = 1.844480
Bank_Level_Parallism_Col = 1.687038
Bank_Level_Parallism_Ready = 1.333455
write_to_read_ratio_blp_rw_average = 0.982257
GrpLevelPara = 1.457199 

BW Util details:
bwutil = 0.268041 
total_CMD = 469649 
util_bw = 125885 
Wasted_Col = 86679 
Wasted_Row = 31283 
Idle = 225802 

BW Util Bottlenecks: 
RCDc_limit = 2932 
RCDWRc_limit = 35949 
WTRc_limit = 627 
RTWc_limit = 1812 
CCDLc_limit = 68108 
rwq = 0 
CCDLc_limit_alone = 67975 
WTRc_limit_alone = 594 
RTWc_limit_alone = 1712 

Commands details: 
total_CMD = 469649 
n_nop = 335534 
Read = 892 
Write = 0 
L2_Alloc = 0 
L2_WB = 124993 
n_act = 6598 
n_pre = 6582 
n_ref = 0 
n_req = 55990 
total_req = 125885 

Dual Bus Interface Util: 
issued_total_row = 13180 
issued_total_col = 125885 
Row_Bus_Util =  0.028064 
CoL_Bus_Util = 0.268041 
Either_Row_CoL_Bus_Util = 0.285564 
Issued_on_Two_Bus_Simul_Util = 0.010540 
issued_two_Eff = 0.036909 
queue_avg = 2.363039 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=40 avg=2.36304
Memory Partition 23: 
Cache L2_bank_046:

Cache L2_bank_047:

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=469649 n_nop=335445 n_act=6525 n_pre=6509 n_ref_event=0 n_req=55946 n_rd=881 n_rd_L2_A=0 n_write=0 n_wr_bk=125065 bw_util=0.2682
n_activity=279310 dram_eff=0.4509
bk0: 54a 445533i bk1: 42a 447147i bk2: 28a 447362i bk3: 48a 447620i bk4: 73a 440863i bk5: 63a 443258i bk6: 59a 441204i bk7: 81a 441454i bk8: 61a 442916i bk9: 54a 443761i bk10: 39a 445658i bk11: 63a 447745i bk12: 42a 445969i bk13: 53a 447127i bk14: 50a 446434i bk15: 71a 446821i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.883370
Row_Buffer_Locality_read = 0.687855
Row_Buffer_Locality_write = 0.886498
Bank_Level_Parallism = 1.839222
Bank_Level_Parallism_Col = 1.690263
Bank_Level_Parallism_Ready = 1.335811
write_to_read_ratio_blp_rw_average = 0.982455
GrpLevelPara = 1.455355 

BW Util details:
bwutil = 0.268170 
total_CMD = 469649 
util_bw = 125946 
Wasted_Col = 86799 
Wasted_Row = 31629 
Idle = 225275 

BW Util Bottlenecks: 
RCDc_limit = 3003 
RCDWRc_limit = 35930 
WTRc_limit = 662 
RTWc_limit = 1958 
CCDLc_limit = 68425 
rwq = 0 
CCDLc_limit_alone = 68272 
WTRc_limit_alone = 605 
RTWc_limit_alone = 1862 

Commands details: 
total_CMD = 469649 
n_nop = 335445 
Read = 881 
Write = 0 
L2_Alloc = 0 
L2_WB = 125065 
n_act = 6525 
n_pre = 6509 
n_ref = 0 
n_req = 55946 
total_req = 125946 

Dual Bus Interface Util: 
issued_total_row = 13034 
issued_total_col = 125946 
Row_Bus_Util =  0.027753 
CoL_Bus_Util = 0.268170 
Either_Row_CoL_Bus_Util = 0.285754 
Issued_on_Two_Bus_Simul_Util = 0.010169 
issued_two_Eff = 0.035588 
queue_avg = 2.379305 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=40 avg=2.3793
Memory Partition 24: 
Cache L2_bank_048:

Cache L2_bank_049:

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=469649 n_nop=335711 n_act=6495 n_pre=6479 n_ref_event=0 n_req=55916 n_rd=885 n_rd_L2_A=0 n_write=0 n_wr_bk=124925 bw_util=0.2679
n_activity=277250 dram_eff=0.4538
bk0: 34a 446217i bk1: 55a 447157i bk2: 52a 446324i bk3: 57a 447536i bk4: 67a 440449i bk5: 54a 443614i bk6: 66a 440903i bk7: 71a 441133i bk8: 63a 442151i bk9: 52a 444161i bk10: 46a 446583i bk11: 58a 447655i bk12: 53a 446788i bk13: 50a 446816i bk14: 51a 445440i bk15: 56a 447719i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.883844
Row_Buffer_Locality_read = 0.701695
Row_Buffer_Locality_write = 0.886773
Bank_Level_Parallism = 1.856670
Bank_Level_Parallism_Col = 1.704103
Bank_Level_Parallism_Ready = 1.346610
write_to_read_ratio_blp_rw_average = 0.982469
GrpLevelPara = 1.467714 

BW Util details:
bwutil = 0.267881 
total_CMD = 469649 
util_bw = 125810 
Wasted_Col = 85600 
Wasted_Row = 30773 
Idle = 227466 

BW Util Bottlenecks: 
RCDc_limit = 2940 
RCDWRc_limit = 35324 
WTRc_limit = 592 
RTWc_limit = 2007 
CCDLc_limit = 66867 
rwq = 0 
CCDLc_limit_alone = 66755 
WTRc_limit_alone = 557 
RTWc_limit_alone = 1930 

Commands details: 
total_CMD = 469649 
n_nop = 335711 
Read = 885 
Write = 0 
L2_Alloc = 0 
L2_WB = 124925 
n_act = 6495 
n_pre = 6479 
n_ref = 0 
n_req = 55916 
total_req = 125810 

Dual Bus Interface Util: 
issued_total_row = 12974 
issued_total_col = 125810 
Row_Bus_Util =  0.027625 
CoL_Bus_Util = 0.267881 
Either_Row_CoL_Bus_Util = 0.285187 
Issued_on_Two_Bus_Simul_Util = 0.010318 
issued_two_Eff = 0.036181 
queue_avg = 2.359566 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=43 avg=2.35957
Memory Partition 25: 
Cache L2_bank_050:

Cache L2_bank_051:

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=469649 n_nop=335521 n_act=6576 n_pre=6560 n_ref_event=0 n_req=55997 n_rd=916 n_rd_L2_A=0 n_write=0 n_wr_bk=124986 bw_util=0.2681
n_activity=279168 dram_eff=0.451
bk0: 37a 446283i bk1: 49a 446968i bk2: 43a 446811i bk3: 62a 448158i bk4: 55a 440338i bk5: 73a 443132i bk6: 85a 441173i bk7: 83a 440271i bk8: 69a 442404i bk9: 59a 444326i bk10: 59a 446108i bk11: 39a 446595i bk12: 42a 445421i bk13: 54a 446359i bk14: 56a 445462i bk15: 51a 447674i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.882565
Row_Buffer_Locality_read = 0.696507
Row_Buffer_Locality_write = 0.885659
Bank_Level_Parallism = 1.859905
Bank_Level_Parallism_Col = 1.708868
Bank_Level_Parallism_Ready = 1.354609
write_to_read_ratio_blp_rw_average = 0.981477
GrpLevelPara = 1.468350 

BW Util details:
bwutil = 0.268077 
total_CMD = 469649 
util_bw = 125902 
Wasted_Col = 85870 
Wasted_Row = 31734 
Idle = 226143 

BW Util Bottlenecks: 
RCDc_limit = 3103 
RCDWRc_limit = 35630 
WTRc_limit = 503 
RTWc_limit = 1674 
CCDLc_limit = 66922 
rwq = 0 
CCDLc_limit_alone = 66809 
WTRc_limit_alone = 468 
RTWc_limit_alone = 1596 

Commands details: 
total_CMD = 469649 
n_nop = 335521 
Read = 916 
Write = 0 
L2_Alloc = 0 
L2_WB = 124986 
n_act = 6576 
n_pre = 6560 
n_ref = 0 
n_req = 55997 
total_req = 125902 

Dual Bus Interface Util: 
issued_total_row = 13136 
issued_total_col = 125902 
Row_Bus_Util =  0.027970 
CoL_Bus_Util = 0.268077 
Either_Row_CoL_Bus_Util = 0.285592 
Issued_on_Two_Bus_Simul_Util = 0.010455 
issued_two_Eff = 0.036607 
queue_avg = 2.394414 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=52 avg=2.39441
Memory Partition 26: 
Cache L2_bank_052:

Cache L2_bank_053:

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=469649 n_nop=335406 n_act=6570 n_pre=6554 n_ref_event=0 n_req=55965 n_rd=875 n_rd_L2_A=0 n_write=0 n_wr_bk=125148 bw_util=0.2683
n_activity=279513 dram_eff=0.4509
bk0: 55a 446233i bk1: 46a 447690i bk2: 25a 447407i bk3: 66a 447377i bk4: 62a 440351i bk5: 71a 443742i bk6: 60a 440852i bk7: 72a 440478i bk8: 71a 442235i bk9: 53a 444001i bk10: 59a 445754i bk11: 34a 448156i bk12: 39a 446253i bk13: 56a 446559i bk14: 46a 446028i bk15: 60a 447797i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.882605
Row_Buffer_Locality_read = 0.698286
Row_Buffer_Locality_write = 0.885533
Bank_Level_Parallism = 1.836449
Bank_Level_Parallism_Col = 1.680123
Bank_Level_Parallism_Ready = 1.329329
write_to_read_ratio_blp_rw_average = 0.982515
GrpLevelPara = 1.450701 

BW Util details:
bwutil = 0.268334 
total_CMD = 469649 
util_bw = 126023 
Wasted_Col = 87405 
Wasted_Row = 31303 
Idle = 224918 

BW Util Bottlenecks: 
RCDc_limit = 2952 
RCDWRc_limit = 36206 
WTRc_limit = 546 
RTWc_limit = 1868 
CCDLc_limit = 68673 
rwq = 0 
CCDLc_limit_alone = 68520 
WTRc_limit_alone = 488 
RTWc_limit_alone = 1773 

Commands details: 
total_CMD = 469649 
n_nop = 335406 
Read = 875 
Write = 0 
L2_Alloc = 0 
L2_WB = 125148 
n_act = 6570 
n_pre = 6554 
n_ref = 0 
n_req = 55965 
total_req = 126023 

Dual Bus Interface Util: 
issued_total_row = 13124 
issued_total_col = 126023 
Row_Bus_Util =  0.027944 
CoL_Bus_Util = 0.268334 
Either_Row_CoL_Bus_Util = 0.285837 
Issued_on_Two_Bus_Simul_Util = 0.010442 
issued_two_Eff = 0.036531 
queue_avg = 2.376558 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=39 avg=2.37656
Memory Partition 27: 
Cache L2_bank_054:

Cache L2_bank_055:

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=469649 n_nop=335249 n_act=6542 n_pre=6526 n_ref_event=0 n_req=56104 n_rd=952 n_rd_L2_A=0 n_write=0 n_wr_bk=125125 bw_util=0.2684
n_activity=281007 dram_eff=0.4487
bk0: 58a 445581i bk1: 42a 448052i bk2: 34a 446718i bk3: 53a 447381i bk4: 95a 440229i bk5: 53a 443351i bk6: 69a 440927i bk7: 89a 440870i bk8: 67a 442756i bk9: 51a 444305i bk10: 50a 446138i bk11: 62a 447580i bk12: 51a 445810i bk13: 52a 446436i bk14: 64a 445509i bk15: 62a 448184i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.883395
Row_Buffer_Locality_read = 0.695378
Row_Buffer_Locality_write = 0.886641
Bank_Level_Parallism = 1.832626
Bank_Level_Parallism_Col = 1.685246
Bank_Level_Parallism_Ready = 1.339110
write_to_read_ratio_blp_rw_average = 0.980806
GrpLevelPara = 1.453139 

BW Util details:
bwutil = 0.268449 
total_CMD = 469649 
util_bw = 126077 
Wasted_Col = 87885 
Wasted_Row = 31948 
Idle = 223739 

BW Util Bottlenecks: 
RCDc_limit = 3270 
RCDWRc_limit = 36132 
WTRc_limit = 520 
RTWc_limit = 1879 
CCDLc_limit = 69051 
rwq = 0 
CCDLc_limit_alone = 68931 
WTRc_limit_alone = 471 
RTWc_limit_alone = 1808 

Commands details: 
total_CMD = 469649 
n_nop = 335249 
Read = 952 
Write = 0 
L2_Alloc = 0 
L2_WB = 125125 
n_act = 6542 
n_pre = 6526 
n_ref = 0 
n_req = 56104 
total_req = 126077 

Dual Bus Interface Util: 
issued_total_row = 13068 
issued_total_col = 126077 
Row_Bus_Util =  0.027825 
CoL_Bus_Util = 0.268449 
Either_Row_CoL_Bus_Util = 0.286171 
Issued_on_Two_Bus_Simul_Util = 0.010103 
issued_two_Eff = 0.035305 
queue_avg = 2.373624 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=45 avg=2.37362
Memory Partition 28: 
Cache L2_bank_056:

Cache L2_bank_057:

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=469649 n_nop=335166 n_act=6507 n_pre=6491 n_ref_event=0 n_req=56096 n_rd=914 n_rd_L2_A=0 n_write=0 n_wr_bk=125288 bw_util=0.2687
n_activity=279218 dram_eff=0.452
bk0: 39a 445901i bk1: 51a 448074i bk2: 54a 446455i bk3: 42a 447936i bk4: 80a 440960i bk5: 64a 443267i bk6: 61a 440560i bk7: 69a 441580i bk8: 75a 443144i bk9: 82a 444100i bk10: 35a 446664i bk11: 55a 447555i bk12: 39a 446063i bk13: 38a 446737i bk14: 73a 445826i bk15: 57a 447625i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.884002
Row_Buffer_Locality_read = 0.708972
Row_Buffer_Locality_write = 0.886901
Bank_Level_Parallism = 1.832258
Bank_Level_Parallism_Col = 1.683632
Bank_Level_Parallism_Ready = 1.332515
write_to_read_ratio_blp_rw_average = 0.982049
GrpLevelPara = 1.456364 

BW Util details:
bwutil = 0.268716 
total_CMD = 469649 
util_bw = 126202 
Wasted_Col = 86735 
Wasted_Row = 31588 
Idle = 225124 

BW Util Bottlenecks: 
RCDc_limit = 2927 
RCDWRc_limit = 35981 
WTRc_limit = 596 
RTWc_limit = 1625 
CCDLc_limit = 68179 
rwq = 0 
CCDLc_limit_alone = 68086 
WTRc_limit_alone = 557 
RTWc_limit_alone = 1571 

Commands details: 
total_CMD = 469649 
n_nop = 335166 
Read = 914 
Write = 0 
L2_Alloc = 0 
L2_WB = 125288 
n_act = 6507 
n_pre = 6491 
n_ref = 0 
n_req = 56096 
total_req = 126202 

Dual Bus Interface Util: 
issued_total_row = 12998 
issued_total_col = 126202 
Row_Bus_Util =  0.027676 
CoL_Bus_Util = 0.268716 
Either_Row_CoL_Bus_Util = 0.286348 
Issued_on_Two_Bus_Simul_Util = 0.010044 
issued_two_Eff = 0.035075 
queue_avg = 2.316034 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=55 avg=2.31603
Memory Partition 29: 
Cache L2_bank_058:

Cache L2_bank_059:

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=469649 n_nop=335471 n_act=6485 n_pre=6469 n_ref_event=0 n_req=56070 n_rd=867 n_rd_L2_A=0 n_write=0 n_wr_bk=125155 bw_util=0.2683
n_activity=277911 dram_eff=0.4535
bk0: 22a 446865i bk1: 60a 447239i bk2: 55a 446570i bk3: 45a 447708i bk4: 59a 441306i bk5: 86a 443321i bk6: 69a 441020i bk7: 67a 441575i bk8: 59a 442417i bk9: 77a 444269i bk10: 45a 446511i bk11: 41a 447311i bk12: 36a 446000i bk13: 47a 446458i bk14: 57a 445301i bk15: 42a 447571i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.884341
Row_Buffer_Locality_read = 0.710496
Row_Buffer_Locality_write = 0.887071
Bank_Level_Parallism = 1.852337
Bank_Level_Parallism_Col = 1.700412
Bank_Level_Parallism_Ready = 1.342408
write_to_read_ratio_blp_rw_average = 0.983115
GrpLevelPara = 1.466104 

BW Util details:
bwutil = 0.268332 
total_CMD = 469649 
util_bw = 126022 
Wasted_Col = 85494 
Wasted_Row = 30887 
Idle = 227246 

BW Util Bottlenecks: 
RCDc_limit = 2772 
RCDWRc_limit = 35782 
WTRc_limit = 564 
RTWc_limit = 1587 
CCDLc_limit = 68098 
rwq = 0 
CCDLc_limit_alone = 67997 
WTRc_limit_alone = 537 
RTWc_limit_alone = 1513 

Commands details: 
total_CMD = 469649 
n_nop = 335471 
Read = 867 
Write = 0 
L2_Alloc = 0 
L2_WB = 125155 
n_act = 6485 
n_pre = 6469 
n_ref = 0 
n_req = 56070 
total_req = 126022 

Dual Bus Interface Util: 
issued_total_row = 12954 
issued_total_col = 126022 
Row_Bus_Util =  0.027582 
CoL_Bus_Util = 0.268332 
Either_Row_CoL_Bus_Util = 0.285698 
Issued_on_Two_Bus_Simul_Util = 0.010216 
issued_two_Eff = 0.035758 
queue_avg = 2.362867 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.36287
Memory Partition 30: 
Cache L2_bank_060:

Cache L2_bank_061:

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=469649 n_nop=335205 n_act=6469 n_pre=6453 n_ref_event=0 n_req=56137 n_rd=932 n_rd_L2_A=0 n_write=0 n_wr_bk=125301 bw_util=0.2688
n_activity=278787 dram_eff=0.4528
bk0: 54a 446638i bk1: 46a 447148i bk2: 47a 447004i bk3: 55a 448008i bk4: 71a 440850i bk5: 88a 443846i bk6: 78a 441173i bk7: 70a 441784i bk8: 53a 442407i bk9: 63a 444164i bk10: 53a 446206i bk11: 39a 447500i bk12: 42a 445748i bk13: 55a 446680i bk14: 55a 446224i bk15: 63a 447725i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.884764
Row_Buffer_Locality_read = 0.718884
Row_Buffer_Locality_write = 0.887565
Bank_Level_Parallism = 1.830649
Bank_Level_Parallism_Col = 1.681580
Bank_Level_Parallism_Ready = 1.329169
write_to_read_ratio_blp_rw_average = 0.983048
GrpLevelPara = 1.453632 

BW Util details:
bwutil = 0.268782 
total_CMD = 469649 
util_bw = 126233 
Wasted_Col = 87063 
Wasted_Row = 31107 
Idle = 225246 

BW Util Bottlenecks: 
RCDc_limit = 2837 
RCDWRc_limit = 35975 
WTRc_limit = 685 
RTWc_limit = 2175 
CCDLc_limit = 69141 
rwq = 0 
CCDLc_limit_alone = 68987 
WTRc_limit_alone = 641 
RTWc_limit_alone = 2065 

Commands details: 
total_CMD = 469649 
n_nop = 335205 
Read = 932 
Write = 0 
L2_Alloc = 0 
L2_WB = 125301 
n_act = 6469 
n_pre = 6453 
n_ref = 0 
n_req = 56137 
total_req = 126233 

Dual Bus Interface Util: 
issued_total_row = 12922 
issued_total_col = 126233 
Row_Bus_Util =  0.027514 
CoL_Bus_Util = 0.268782 
Either_Row_CoL_Bus_Util = 0.286265 
Issued_on_Two_Bus_Simul_Util = 0.010031 
issued_two_Eff = 0.035041 
queue_avg = 2.320984 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.32098
Memory Partition 31: 
Cache L2_bank_062:

Cache L2_bank_063:

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=469649 n_nop=335397 n_act=6537 n_pre=6521 n_ref_event=0 n_req=56071 n_rd=906 n_rd_L2_A=0 n_write=0 n_wr_bk=125055 bw_util=0.2682
n_activity=278895 dram_eff=0.4516
bk0: 67a 445801i bk1: 36a 447473i bk2: 38a 446357i bk3: 58a 447394i bk4: 65a 440885i bk5: 56a 443912i bk6: 65a 440821i bk7: 67a 440458i bk8: 50a 443090i bk9: 68a 443977i bk10: 52a 445612i bk11: 57a 447413i bk12: 48a 446044i bk13: 54a 446865i bk14: 54a 446749i bk15: 71a 447151i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.883416
Row_Buffer_Locality_read = 0.696468
Row_Buffer_Locality_write = 0.886486
Bank_Level_Parallism = 1.853533
Bank_Level_Parallism_Col = 1.700708
Bank_Level_Parallism_Ready = 1.349823
write_to_read_ratio_blp_rw_average = 0.981499
GrpLevelPara = 1.471265 

BW Util details:
bwutil = 0.268202 
total_CMD = 469649 
util_bw = 125961 
Wasted_Col = 85899 
Wasted_Row = 31164 
Idle = 226625 

BW Util Bottlenecks: 
RCDc_limit = 3043 
RCDWRc_limit = 35729 
WTRc_limit = 612 
RTWc_limit = 1770 
CCDLc_limit = 66895 
rwq = 0 
CCDLc_limit_alone = 66773 
WTRc_limit_alone = 558 
RTWc_limit_alone = 1702 

Commands details: 
total_CMD = 469649 
n_nop = 335397 
Read = 906 
Write = 0 
L2_Alloc = 0 
L2_WB = 125055 
n_act = 6537 
n_pre = 6521 
n_ref = 0 
n_req = 56071 
total_req = 125961 

Dual Bus Interface Util: 
issued_total_row = 13058 
issued_total_col = 125961 
Row_Bus_Util =  0.027804 
CoL_Bus_Util = 0.268202 
Either_Row_CoL_Bus_Util = 0.285856 
Issued_on_Two_Bus_Simul_Util = 0.010150 
issued_two_Eff = 0.035508 
queue_avg = 2.326733 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=45 avg=2.32673

========= L2 cache stats =========
L2_cache_bank[0]: Access = 66106, Miss = 33819, Miss_rate = 0.512, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 65944, Miss = 33864, Miss_rate = 0.514, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 66079, Miss = 33834, Miss_rate = 0.512, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 65883, Miss = 33833, Miss_rate = 0.514, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 66035, Miss = 33903, Miss_rate = 0.513, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 65922, Miss = 33851, Miss_rate = 0.514, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 66051, Miss = 33844, Miss_rate = 0.512, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 65909, Miss = 33862, Miss_rate = 0.514, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 66007, Miss = 33862, Miss_rate = 0.513, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 65933, Miss = 33904, Miss_rate = 0.514, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 66073, Miss = 33866, Miss_rate = 0.513, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 65970, Miss = 33831, Miss_rate = 0.513, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 65706, Miss = 33844, Miss_rate = 0.515, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 65895, Miss = 33870, Miss_rate = 0.514, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 65895, Miss = 33828, Miss_rate = 0.513, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 65842, Miss = 33782, Miss_rate = 0.513, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 65755, Miss = 33888, Miss_rate = 0.515, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 65863, Miss = 33882, Miss_rate = 0.514, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 65895, Miss = 33839, Miss_rate = 0.514, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 65618, Miss = 33860, Miss_rate = 0.516, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 65952, Miss = 33836, Miss_rate = 0.513, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 65355, Miss = 33789, Miss_rate = 0.517, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 66069, Miss = 33859, Miss_rate = 0.512, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 65435, Miss = 33824, Miss_rate = 0.517, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 65876, Miss = 33870, Miss_rate = 0.514, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 65417, Miss = 33889, Miss_rate = 0.518, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 66109, Miss = 33875, Miss_rate = 0.512, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 65373, Miss = 33884, Miss_rate = 0.518, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 66053, Miss = 33839, Miss_rate = 0.512, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 65448, Miss = 33853, Miss_rate = 0.517, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 65888, Miss = 33736, Miss_rate = 0.512, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 65244, Miss = 33796, Miss_rate = 0.518, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 65840, Miss = 33688, Miss_rate = 0.512, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 65227, Miss = 33848, Miss_rate = 0.519, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 65925, Miss = 33686, Miss_rate = 0.511, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 65273, Miss = 33876, Miss_rate = 0.519, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 65774, Miss = 33693, Miss_rate = 0.512, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 65216, Miss = 33816, Miss_rate = 0.519, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 65772, Miss = 33724, Miss_rate = 0.513, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 65325, Miss = 33829, Miss_rate = 0.518, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 66063, Miss = 33784, Miss_rate = 0.511, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 65422, Miss = 33818, Miss_rate = 0.517, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 66149, Miss = 33802, Miss_rate = 0.511, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 65117, Miss = 33857, Miss_rate = 0.520, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 66066, Miss = 33792, Miss_rate = 0.511, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 65009, Miss = 33831, Miss_rate = 0.520, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 66149, Miss = 33808, Miss_rate = 0.511, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 65067, Miss = 33860, Miss_rate = 0.520, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 66134, Miss = 33818, Miss_rate = 0.511, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 65023, Miss = 33832, Miss_rate = 0.520, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 66016, Miss = 33827, Miss_rate = 0.512, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 65076, Miss = 33851, Miss_rate = 0.520, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 66145, Miss = 33808, Miss_rate = 0.511, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 64913, Miss = 33867, Miss_rate = 0.522, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 66076, Miss = 33848, Miss_rate = 0.512, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 64970, Miss = 33855, Miss_rate = 0.521, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 66161, Miss = 33852, Miss_rate = 0.512, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 65026, Miss = 33843, Miss_rate = 0.520, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 66129, Miss = 33779, Miss_rate = 0.511, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 65104, Miss = 33872, Miss_rate = 0.520, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 65975, Miss = 33836, Miss_rate = 0.513, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 65002, Miss = 33873, Miss_rate = 0.521, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 66097, Miss = 33829, Miss_rate = 0.512, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 64943, Miss = 33870, Miss_rate = 0.522, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 4204784
L2_total_cache_misses = 2165288
L2_total_cache_miss_rate = 0.5150
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 323710
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 7768
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 21222
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 61572
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1654214
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 134936
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 2001362
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 352700
	L2_cache_stats_breakdown[TEXTURE_ACC_R][TOTAL_ACCESS] = 61572
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3790512
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.150
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=10135280
icnt_total_pkts_simt_to_mem=10089101
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 10089101
Req_Network_cycles = 625463
Req_Network_injected_packets_per_cycle =      16.1306 
Req_Network_conflicts_per_cycle =      24.6342
Req_Network_conflicts_per_cycle_util =      25.4672
Req_Bank_Level_Parallism =      16.6760
Req_Network_in_buffer_full_per_cycle =       2.0136
Req_Network_in_buffer_avg_util =      78.1556
Req_Network_out_buffer_full_per_cycle =       0.8865
Req_Network_out_buffer_avg_util =     136.6840

Reply_Network_injected_packets_num = 10135280
Reply_Network_cycles = 625463
Reply_Network_injected_packets_per_cycle =       16.2044
Reply_Network_conflicts_per_cycle =        6.5696
Reply_Network_conflicts_per_cycle_util =       6.8239
Reply_Bank_Level_Parallism =      16.8317
Reply_Network_in_buffer_full_per_cycle =       0.0008
Reply_Network_in_buffer_avg_util =       1.3560
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.2026
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 2 min, 35 sec (3755 sec)
gpgpu_simulation_rate = 68926 (inst/sec)
gpgpu_simulation_rate = 166 (cycle/sec)
gpgpu_silicon_slowdown = 6819277x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: *** exit detected ***
