//! Exact helper-backed EVEX `VPALIGNR` Full Mem coverage.

use std::collections::HashMap;

use super::*;
use crate::smir::ir::ops::{OpKind, SmirOp, X86OpHint, X86VecAlign};
use crate::smir::ir::types::{
    Address, ArchReg, BlockId, DispSize, FunctionId, MemWidth, OpId, OpWidth, SourceArch,
    SrcOperand, VReg, VecElementType, VecWidth, VirtualId, X86Reg,
};
use crate::smir::ir::{SmirBlock, SmirFunction, Terminator, X86InstructionBytes};
use crate::smir::lift::x86_64::X86_64Lifter;
use crate::smir::lift::{ControlFlow, LiftContext, SmirLifter};
use crate::smir::lower::SmirLowerer;
use crate::smir::lower::runtime::{
    X86JitEvexAlignrMemorySequence, is_native_clobber_safe_excluding,
    is_x86_aarch64_native_clobber_safe_excluding, uses_x86_native_vectors_excluding,
    x86_jit_evex_alignr_memory_sequence, x86_native_replay_feature_requirements,
    x86_native_vector_features_supported_excluding,
    x86_native_vector_uses_avx_ymm16_only_excluding,
};
use crate::smir::lower::x86_64::X86_64Lowerer;
use crate::smir::optimize::OptLevel;

#[cfg(target_arch = "x86_64")]
mod native;
mod semantics;

const PC: u64 = 0x7D40;
const LEVELS: [OptLevel; 3] = [OptLevel::O0, OptLevel::O1, OptLevel::O2];

#[derive(Clone, Copy, Debug, PartialEq, Eq)]
enum MaskControl {
    None,
    Merge,
    Zero,
}

impl MaskControl {
    const ALL: [Self; 3] = [Self::None, Self::Merge, Self::Zero];

    const fn fields(self) -> (u8, bool) {
        match self {
            Self::None => (0, false),
            Self::Merge => (3, false),
            Self::Zero => (1, true),
        }
    }
}

#[derive(Clone, Copy, Debug, PartialEq, Eq)]
struct AlignrMemoryCase {
    width: VecWidth,
    destination: u8,
    high: u8,
    control: MaskControl,
    immediate: u8,
    w: bool,
}

impl AlignrMemoryCase {
    const fn ll(self) -> u8 {
        match self.width {
            VecWidth::V128 => 0,
            VecWidth::V256 => 1,
            VecWidth::V512 => 2,
            _ => unreachable!(),
        }
    }

    const fn mask(self) -> u8 {
        self.control.fields().0
    }

    const fn zeroing(self) -> bool {
        self.control.fields().1
    }

    fn bytes(self) -> Vec<u8> {
        memory_encoding(self, false)
    }
}

fn memory_encoding(case: AlignrMemoryCase, sib: bool) -> Vec<u8> {
    assert!(case.destination < 32 && case.high < 32);
    assert!(case.mask() < 8 && (!case.zeroing() || case.mask() != 0));
    let p0 = 0x63
        | if case.destination & 8 == 0 { 0x80 } else { 0 }
        | if case.destination & 16 == 0 { 0x10 } else { 0 };
    let p1 = (u8::from(case.w) << 7) | (((!case.high) & 0x0F) << 3) | 0x05;
    let p2 = (u8::from(case.zeroing()) << 7)
        | (case.ll() << 5)
        | (u8::from(case.high < 16) << 3)
        | case.mask();
    let mut bytes = vec![
        0x62,
        p0,
        p1,
        p2,
        0x0F,
        ((case.destination & 7) << 3) | if sib { 4 } else { 3 },
    ];
    if sib {
        bytes.push(0x48);
    }
    bytes.push(case.immediate);
    bytes
}

fn scanner_encoding(
    w: bool,
    source1: u8,
    ll: u8,
    mask: u8,
    zeroing: bool,
    immediate: u8,
) -> Vec<u8> {
    assert!(source1 < 16 && ll < 3 && mask < 8 && (!zeroing || mask != 0));
    vec![
        0x62,
        0xF3,
        (u8::from(w) << 7) | (((!source1) & 0x0F) << 3) | 0x05,
        (u8::from(zeroing) << 7) | (ll << 5) | 0x08 | mask,
        0x0F,
        0x02,
        immediate,
    ]
}

fn lift_bytes(bytes: &[u8]) -> SmirFunction {
    let mut lifter = X86_64Lifter::strict();
    let mut context = LiftContext::new(SourceArch::X86_64);
    let result = lifter
        .lift_insn(PC, bytes, &mut context)
        .unwrap_or_else(|error| panic!("{bytes:02X?}: {error:?}"));
    assert_eq!(result.bytes_consumed, bytes.len(), "{bytes:02X?}");
    assert!(matches!(result.control_flow, ControlFlow::Fallthrough));

    let mut block = SmirBlock::new(BlockId(0), PC);
    block.ops = result.ops;
    block.set_terminator(Terminator::Return { values: Vec::new() });
    let mut function = SmirFunction::new(FunctionId(0), block.id, PC);
    function.add_block(block);
    function.x86_instruction_bytes.insert(
        (BlockId(0), PC),
        X86InstructionBytes::new(bytes).expect("EVEX VPALIGNR provenance"),
    );
    function
}

fn lift_case(case: AlignrMemoryCase) -> SmirFunction {
    lift_bytes(&case.bytes())
}

fn optimize(mut function: SmirFunction, level: OptLevel) -> SmirFunction {
    crate::smir::optimize::optimize_function(&mut function, level);
    function
}

fn sequence_index(function: &SmirFunction) -> usize {
    function.blocks[0]
        .ops
        .iter()
        .position(|op| matches!(op.kind, OpKind::VLoad { .. }))
        .expect("EVEX VPALIGNR Full Mem load")
}

fn virtual_counts(function: &SmirFunction) -> (HashMap<VReg, usize>, HashMap<VReg, usize>) {
    let mut definitions = HashMap::new();
    let mut uses = HashMap::new();
    for op in &function.blocks[0].ops {
        for register in op.kind.dests() {
            if matches!(register, VReg::Virtual(_)) {
                *definitions.entry(register).or_insert(0) += 1;
            }
        }
        for register in op.kind.source_vregs() {
            if matches!(register, VReg::Virtual(_)) {
                *uses.entry(register).or_insert(0) += 1;
            }
        }
    }
    (definitions, uses)
}

fn sequence(function: &SmirFunction, allow_mem: bool) -> Option<X86JitEvexAlignrMemorySequence> {
    let index = sequence_index(function);
    let (definitions, uses) = virtual_counts(function);
    x86_jit_evex_alignr_memory_sequence(
        &function.blocks[0],
        index,
        allow_mem,
        &function.x86_instruction_bytes,
        &definitions,
        &uses,
    )
}

fn lower(function: &SmirFunction, case: AlignrMemoryCase) -> (Vec<u8>, usize) {
    let excluded = HashMap::new();
    assert!(is_native_clobber_safe_excluding(function, &excluded, true));
    assert!(!is_native_clobber_safe_excluding(
        function, &excluded, false
    ));
    assert!(!is_x86_aarch64_native_clobber_safe_excluding(
        function, &excluded
    ));
    assert!(uses_x86_native_vectors_excluding(function, &excluded));
    assert!(!x86_native_vector_uses_avx_ymm16_only_excluding(
        function, &excluded
    ));

    let requirements = x86_native_replay_feature_requirements(function, &excluded);
    assert!(requirements.any, "{case:?}");
    assert!(requirements.needs_avx, "{case:?}");
    assert!(requirements.needs_avx512bw, "{case:?}");
    assert_eq!(
        requirements.needs_avx512vl,
        case.width != VecWidth::V512,
        "{case:?}"
    );
    assert!(!requirements.needs_avx512dq, "{case:?}");
    assert!(!requirements.needs_avx512fp16, "{case:?}");
    assert!(!requirements.all_spans_support_avx_ymm16, "{case:?}");
    #[cfg(target_arch = "x86_64")]
    assert_eq!(
        x86_native_vector_features_supported_excluding(function, &excluded),
        std::is_x86_feature_detected!("avx512f")
            && std::is_x86_feature_detected!("avx512bw")
            && (case.width == VecWidth::V512 || std::is_x86_feature_detected!("avx512vl")),
        "{case:?}"
    );
    #[cfg(not(target_arch = "x86_64"))]
    assert!(!x86_native_vector_features_supported_excluding(
        function, &excluded
    ));

    let mut lowerer = X86_64Lowerer::new();
    lowerer.set_mem_helpers(true);
    lowerer.set_preserve_vector_mem_helpers(true);
    lowerer.set_jit_fault_deopt_guards(true);
    let result = lowerer
        .lower_function(function)
        .unwrap_or_else(|error| panic!("{case:?}: EVEX VPALIGNR lowering: {error:?}"));
    assert!(result.relocations.is_empty(), "{case:?}");
    (
        lowerer
            .finalize()
            .expect("finalize helper-backed EVEX VPALIGNR"),
        result.entry_offset,
    )
}

fn representative_cases() -> [AlignrMemoryCase; 6] {
    [
        AlignrMemoryCase {
            width: VecWidth::V128,
            destination: 1,
            high: 2,
            control: MaskControl::None,
            immediate: 0,
            w: false,
        },
        AlignrMemoryCase {
            width: VecWidth::V128,
            destination: 9,
            high: 10,
            control: MaskControl::Merge,
            immediate: 15,
            w: true,
        },
        AlignrMemoryCase {
            width: VecWidth::V256,
            destination: 17,
            high: 18,
            control: MaskControl::Zero,
            immediate: 16,
            w: false,
        },
        AlignrMemoryCase {
            width: VecWidth::V256,
            destination: 31,
            high: 31,
            control: MaskControl::Merge,
            immediate: 31,
            w: true,
        },
        AlignrMemoryCase {
            width: VecWidth::V512,
            destination: 25,
            high: 26,
            control: MaskControl::Zero,
            immediate: 32,
            w: false,
        },
        AlignrMemoryCase {
            width: VecWidth::V512,
            destination: 0,
            high: 0,
            control: MaskControl::Merge,
            immediate: u8::MAX,
            w: true,
        },
    ]
}

#[test]
fn all_54_scanner_cells_lift_optimize_admit_and_lower_exactly() {
    let mut admitted = 0usize;
    for w in [false, true] {
        for source1 in [0u8, 1, 15] {
            for ll in 0u8..=2 {
                for (mask, zeroing) in [(0u8, false), (1, false), (1, true)] {
                    let bytes = scanner_encoding(w, source1, ll, mask, zeroing, 0xA5);
                    let function = optimize(lift_bytes(&bytes), OptLevel::O2);
                    let matched = sequence(&function, true)
                        .unwrap_or_else(|| panic!("{bytes:02X?}: missing exact sequence"));
                    assert_eq!(matched.memory_size, 16u32 << ll, "{bytes:02X?}");
                    assert_eq!(matched.encoding.w, w, "{bytes:02X?}");
                    assert_eq!(matched.encoding.high, source1, "{bytes:02X?}");
                    let case = AlignrMemoryCase {
                        width: [VecWidth::V128, VecWidth::V256, VecWidth::V512][usize::from(ll)],
                        destination: 0,
                        high: source1,
                        control: match (mask, zeroing) {
                            (0, false) => MaskControl::None,
                            (_, false) => MaskControl::Merge,
                            (_, true) => MaskControl::Zero,
                        },
                        immediate: 0xA5,
                        w,
                    };
                    let (code, _) = lower(&function, case);
                    assert!(
                        code.windows(matched.encoding.register_instruction.as_slice().len())
                            .any(
                                |window| window == matched.encoding.register_instruction.as_slice()
                            )
                    );
                    admitted += 1;
                }
            }
        }
    }
    assert_eq!(admitted, 54);
}

#[test]
fn representative_wig_mask_alias_immediate_and_optimization_profiles_admit() {
    let mut admitted = 0usize;
    for case in representative_cases() {
        for level in LEVELS {
            let function = optimize(lift_case(case), level);
            let matched = sequence(&function, true)
                .unwrap_or_else(|| panic!("{level:?} {case:?}: missing exact sequence"));
            assert_eq!(matched.encoding.width, case.width);
            assert_eq!(matched.encoding.destination, case.destination);
            assert_eq!(matched.encoding.high, case.high);
            assert_eq!(matched.encoding.immediate, case.immediate);
            assert_eq!(matched.encoding.w, case.w);
            assert_eq!(
                matched.encoding.writemask,
                (case.mask() != 0).then_some(case.mask())
            );
            assert_eq!(matched.encoding.zeroing, case.zeroing());
            let (code, _) = lower(&function, case);
            assert!(
                code.windows(matched.encoding.register_instruction.as_slice().len())
                    .any(|window| window == matched.encoding.register_instruction.as_slice())
            );
            admitted += 1;
        }
    }
    assert_eq!(admitted, representative_cases().len() * LEVELS.len());
}

fn assert_rejected(name: &str, function: &SmirFunction) {
    assert!(
        sequence(function, true).is_none(),
        "{name}: exact matcher admitted malformed sequence"
    );
    assert!(
        !is_native_clobber_safe_excluding(function, &HashMap::new(), true),
        "{name}: native gate admitted malformed sequence"
    );
}

#[test]
fn matcher_fails_closed_for_provenance_fault_selector_mask_and_boundary_mutations() {
    let case = AlignrMemoryCase {
        width: VecWidth::V512,
        destination: 25,
        high: 26,
        control: MaskControl::Merge,
        immediate: 17,
        w: true,
    };
    let base = optimize(lift_case(case), OptLevel::O0);
    let index = sequence_index(&base);

    let mut missing_provenance = base.clone();
    missing_provenance.x86_instruction_bytes.clear();

    let mut wrong_provenance = base.clone();
    let mut wrong_bytes = case.bytes();
    *wrong_bytes.last_mut().unwrap() = case.immediate.wrapping_add(1);
    wrong_provenance.x86_instruction_bytes.insert(
        (BlockId(0), PC),
        X86InstructionBytes::new(&wrong_bytes).unwrap(),
    );

    let mut unaligned_hint = base.clone();
    unaligned_hint.blocks[0].ops[index].x86_hint =
        Some(X86OpHint::VecAlign(X86VecAlign::Unaligned));

    let mut virtual_address = base.clone();
    match &mut virtual_address.blocks[0].ops[index].kind {
        OpKind::VLoad { addr, .. } => {
            *addr = Address::Direct(VReg::Virtual(VirtualId(0xFFFF)));
        }
        _ => unreachable!("VPALIGNR starts with VLoad"),
    }

    let mut wrong_constant = base.clone();
    let selector = wrong_constant.blocks[0]
        .ops
        .iter_mut()
        .skip(index + 3)
        .find(|op| {
            matches!(
                op.kind,
                OpKind::Mov {
                    src: SrcOperand::Imm(_),
                    width: OpWidth::W64,
                    ..
                }
            )
        })
        .expect("selector constant");
    match &mut selector.kind {
        OpKind::Mov {
            src: SrcOperand::Imm(value),
            ..
        } => *value += 1,
        _ => unreachable!(),
    }

    let mut wrong_insert = base.clone();
    let insert = wrong_insert.blocks[0]
        .ops
        .iter_mut()
        .skip(index + 1)
        .find(|op| matches!(op.kind, OpKind::VInsertLane { lane: 0, .. }))
        .expect("selector insert");
    match &mut insert.kind {
        OpKind::VInsertLane { lane, .. } => *lane = 1,
        _ => unreachable!(),
    }

    let mut wrong_high = base.clone();
    let shuffle = wrong_high.blocks[0]
        .ops
        .iter_mut()
        .find(|op| matches!(op.kind, OpKind::VShuffle { .. }))
        .expect("align shuffle");
    match &mut shuffle.kind {
        OpKind::VShuffle { src2, .. } => {
            *src2 = Some(VReg::Arch(ArchReg::X86(X86Reg::Zmm(25))));
        }
        _ => unreachable!(),
    }

    let mut child_hint = base.clone();
    child_hint.blocks[0].ops[index + 1].x86_hint = Some(X86OpHint::VecAlign(X86VecAlign::Aligned));

    let mut child_pc = base.clone();
    child_pc.blocks[0].ops[index + 1].guest_pc += 1;

    let mut wrong_mask = base.clone();
    let shift = wrong_mask.blocks[0]
        .ops
        .iter_mut()
        .find(|op| {
            matches!(
                op.kind,
                OpKind::Shr {
                    amount: SrcOperand::Imm(1),
                    ..
                }
            )
        })
        .expect("mask lane-one shift");
    match &mut shift.kind {
        OpKind::Shr {
            amount: SrcOperand::Imm(amount),
            ..
        } => *amount = 2,
        _ => unreachable!(),
    }

    let mut same_pc_tail = base.clone();
    same_pc_tail.blocks[0]
        .ops
        .push(SmirOp::new(OpId(0x7F00), PC, OpKind::Nop));

    let loaded = match base.blocks[0].ops[index].kind {
        OpKind::VLoad { dst, .. } => dst,
        _ => unreachable!(),
    };
    let mut external_use = base.clone();
    external_use.blocks[0].ops.push(SmirOp::new(
        OpId(0x7F01),
        PC + 1,
        OpKind::VMov {
            dst: VReg::Arch(ArchReg::X86(X86Reg::Zmm(0))),
            src: loaded,
            width: VecWidth::V512,
        },
    ));

    for (name, function) in [
        ("missing provenance", missing_provenance),
        ("immediate provenance differs", wrong_provenance),
        ("noncanonical unaligned hint", unaligned_hint),
        ("address contains a virtual register", virtual_address),
        ("selector constant differs", wrong_constant),
        ("selector insertion lane differs", wrong_insert),
        ("high source differs", wrong_high),
        ("semantic child has a hint", child_hint),
        ("semantic child PC differs", child_pc),
        ("mask predicate differs", wrong_mask),
        ("same-PC operation follows sequence", same_pc_tail),
        ("loaded temporary escapes sequence", external_use),
    ] {
        assert_rejected(name, &function);
    }
    assert!(sequence(&base, false).is_none());
}

#[test]
fn avx_only_vector_bridge_is_rejected() {
    let case = representative_cases()[2];
    let function = optimize(lift_case(case), OptLevel::O2);
    let mut lowerer = X86_64Lowerer::new();
    lowerer.set_mem_helpers(true);
    lowerer.set_preserve_vector_mem_helpers(true);
    lowerer.set_avx_ymm16_vector_state(true);
    let error = lowerer
        .lower_function(&function)
        .expect_err("AVX-only bridge must reject EVEX VPALIGNR");
    assert!(
        format!("{error:?}").contains("AVX-only vector bridge"),
        "{error:?}"
    );
}

#[test]
fn rip_segment_addr32_full_tuple_and_apx_b4_x4_addresses_remain_exact() {
    let case = AlignrMemoryCase {
        width: VecWidth::V512,
        destination: 9,
        high: 14,
        control: MaskControl::Merge,
        immediate: 0x63,
        w: false,
    };
    let vector = case.bytes();
    let mut rip = vector.clone();
    rip[5] = (rip[5] & 0x38) | 0x05;
    rip.splice(6..6, 0x20i32.to_le_bytes());
    let mut addr32 = vector.clone();
    addr32.insert(0, 0x67);
    let mut fs = vector.clone();
    fs.insert(0, 0x64);
    let mut gs_addr32 = vector.clone();
    gs_addr32[5] = (gs_addr32[5] & 0x38) | 0x44;
    gs_addr32.splice(6..6, [0x8B, 0x02]);
    gs_addr32.insert(0, 0x67);
    gs_addr32.insert(0, 0x65);

    let x86 = |register| VReg::Arch(ArchReg::X86(register));
    let address_cases = [
        (
            "RIP+disp32",
            rip.clone(),
            Address::PcRel {
                offset: 0x20,
                disp_size: DispSize::Disp32,
                base: Some(PC + rip.len() as u64),
            },
        ),
        (
            "addr32 base",
            addr32,
            Address::X86Addr32(Box::new(Address::Direct(x86(X86Reg::Rbx)))),
        ),
        (
            "FS Full Mem",
            fs,
            Address::SegmentRel {
                segment: x86(X86Reg::FsBase),
                base: Some(x86(X86Reg::Rbx)),
                index: None,
                scale: 1,
                disp: 0,
            },
        ),
        (
            "GS addr32 SIB compressed Full Mem",
            gs_addr32,
            Address::X86Addr32(Box::new(Address::SegmentRel {
                segment: x86(X86Reg::GsBase),
                base: Some(x86(X86Reg::Rbx)),
                index: Some(x86(X86Reg::Rcx)),
                scale: 4,
                disp: 128,
            })),
        ),
    ];
    for (name, bytes, expected_address) in address_cases {
        for level in LEVELS {
            let function = optimize(lift_bytes(&bytes), level);
            assert!(
                function.blocks[0].ops.iter().any(|op| match &op.kind {
                    OpKind::VLoad { addr, .. } => addr == &expected_address,
                    _ => false,
                }),
                "{name} {level:?}: {:#?}",
                function.blocks[0].ops
            );
            sequence(&function, true).unwrap_or_else(|| panic!("{name} {level:?}"));
        }
    }

    let mut apx = memory_encoding(case, true);
    apx[1] |= 0x08; // EVEX.B4 extends base to R16
    apx[2] &= !0x04; // EVEX.X4/!U extends index to R17
    let expected_address = Address::BaseIndexScale {
        base: Some(x86(X86Reg::R16)),
        index: x86(X86Reg::R17),
        scale: 2,
        disp: 0,
        disp_size: DispSize::Auto,
    };
    for level in LEVELS {
        let function = optimize(lift_bytes(&apx), level);
        assert!(
            matches!(
                function.blocks[0].ops.first().map(|op| &op.kind),
                Some(OpKind::X86RequireApx)
            ),
            "{level:?} {apx:02X?}: {:#?}",
            function.blocks[0].ops
        );
        assert!(
            function.blocks[0].ops.iter().any(|op| match &op.kind {
                OpKind::VLoad { addr, .. } => addr == &expected_address,
                _ => false,
            }),
            "{level:?} {apx:02X?}: {:#?}",
            function.blocks[0].ops
        );
        sequence(&function, true).unwrap_or_else(|| panic!("{level:?} {apx:02X?}"));
    }
}
