$comment
	File created using the following command:
		vcd file counter1021.msim.vcd -direction
$end
$date
	Wed Sep 11 15:55:24 2024
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module counter1021_vlg_vec_tst $end
$var reg 1 ! aclr $end
$var reg 1 " aload $end
$var reg 1 # clock $end
$var reg 8 $ data [7:0] $end
$var wire 1 % q [7] $end
$var wire 1 & q [6] $end
$var wire 1 ' q [5] $end
$var wire 1 ( q [4] $end
$var wire 1 ) q [3] $end
$var wire 1 * q [2] $end
$var wire 1 + q [1] $end
$var wire 1 , q [0] $end

$scope module i1 $end
$var wire 1 - gnd $end
$var wire 1 . vcc $end
$var wire 1 / unknown $end
$var tri1 1 0 devclrn $end
$var tri1 1 1 devpor $end
$var tri1 1 2 devoe $end
$var wire 1 3 q[0]~output_o $end
$var wire 1 4 q[1]~output_o $end
$var wire 1 5 q[2]~output_o $end
$var wire 1 6 q[3]~output_o $end
$var wire 1 7 q[4]~output_o $end
$var wire 1 8 q[5]~output_o $end
$var wire 1 9 q[6]~output_o $end
$var wire 1 : q[7]~output_o $end
$var wire 1 ; clock~input_o $end
$var wire 1 < clock~inputclkctrl_outclk $end
$var wire 1 = LPM_COUNTER_component|auto_generated|counter_comb_bita0~combout $end
$var wire 1 > data[0]~input_o $end
$var wire 1 ? aclr~input_o $end
$var wire 1 @ aload~input_o $end
$var wire 1 A aload~inputclkctrl_outclk $end
$var wire 1 B LPM_COUNTER_component|auto_generated|latch_signal[0]~8_combout $end
$var wire 1 C LPM_COUNTER_component|auto_generated|counter_reg_bit[0]~0_combout $end
$var wire 1 D LPM_COUNTER_component|auto_generated|safe_q[0]~8_combout $end
$var wire 1 E LPM_COUNTER_component|auto_generated|safe_q[0]~0_combout $end
$var wire 1 F data[1]~input_o $end
$var wire 1 G LPM_COUNTER_component|auto_generated|latch_signal[1]~9_combout $end
$var wire 1 H LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT $end
$var wire 1 I LPM_COUNTER_component|auto_generated|counter_comb_bita1~combout $end
$var wire 1 J LPM_COUNTER_component|auto_generated|counter_reg_bit[1]~1_combout $end
$var wire 1 K LPM_COUNTER_component|auto_generated|safe_q[1]~1_combout $end
$var wire 1 L data[2]~input_o $end
$var wire 1 M LPM_COUNTER_component|auto_generated|latch_signal[2]~10_combout $end
$var wire 1 N LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT $end
$var wire 1 O LPM_COUNTER_component|auto_generated|counter_comb_bita2~combout $end
$var wire 1 P LPM_COUNTER_component|auto_generated|counter_reg_bit[2]~2_combout $end
$var wire 1 Q LPM_COUNTER_component|auto_generated|safe_q[2]~2_combout $end
$var wire 1 R data[3]~input_o $end
$var wire 1 S LPM_COUNTER_component|auto_generated|latch_signal[3]~11_combout $end
$var wire 1 T LPM_COUNTER_component|auto_generated|counter_comb_bita2~COUT $end
$var wire 1 U LPM_COUNTER_component|auto_generated|counter_comb_bita3~combout $end
$var wire 1 V LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~3_combout $end
$var wire 1 W LPM_COUNTER_component|auto_generated|safe_q[3]~3_combout $end
$var wire 1 X data[4]~input_o $end
$var wire 1 Y LPM_COUNTER_component|auto_generated|latch_signal[4]~12_combout $end
$var wire 1 Z LPM_COUNTER_component|auto_generated|counter_comb_bita3~COUT $end
$var wire 1 [ LPM_COUNTER_component|auto_generated|counter_comb_bita4~combout $end
$var wire 1 \ LPM_COUNTER_component|auto_generated|counter_reg_bit[4]~4_combout $end
$var wire 1 ] LPM_COUNTER_component|auto_generated|safe_q[4]~4_combout $end
$var wire 1 ^ data[5]~input_o $end
$var wire 1 _ LPM_COUNTER_component|auto_generated|counter_comb_bita4~COUT $end
$var wire 1 ` LPM_COUNTER_component|auto_generated|counter_comb_bita5~combout $end
$var wire 1 a LPM_COUNTER_component|auto_generated|latch_signal[5]~13_combout $end
$var wire 1 b LPM_COUNTER_component|auto_generated|counter_reg_bit[5]~5_combout $end
$var wire 1 c LPM_COUNTER_component|auto_generated|safe_q[5]~5_combout $end
$var wire 1 d data[6]~input_o $end
$var wire 1 e LPM_COUNTER_component|auto_generated|latch_signal[6]~14_combout $end
$var wire 1 f LPM_COUNTER_component|auto_generated|counter_comb_bita5~COUT $end
$var wire 1 g LPM_COUNTER_component|auto_generated|counter_comb_bita6~combout $end
$var wire 1 h LPM_COUNTER_component|auto_generated|counter_reg_bit[6]~6_combout $end
$var wire 1 i LPM_COUNTER_component|auto_generated|safe_q[6]~6_combout $end
$var wire 1 j data[7]~input_o $end
$var wire 1 k LPM_COUNTER_component|auto_generated|latch_signal[7]~15_combout $end
$var wire 1 l LPM_COUNTER_component|auto_generated|counter_comb_bita6~COUT $end
$var wire 1 m LPM_COUNTER_component|auto_generated|counter_comb_bita7~combout $end
$var wire 1 n LPM_COUNTER_component|auto_generated|counter_reg_bit[7]~7_combout $end
$var wire 1 o LPM_COUNTER_component|auto_generated|safe_q[7]~7_combout $end
$var wire 1 p LPM_COUNTER_component|auto_generated|counter_reg_bit [7] $end
$var wire 1 q LPM_COUNTER_component|auto_generated|counter_reg_bit [6] $end
$var wire 1 r LPM_COUNTER_component|auto_generated|counter_reg_bit [5] $end
$var wire 1 s LPM_COUNTER_component|auto_generated|counter_reg_bit [4] $end
$var wire 1 t LPM_COUNTER_component|auto_generated|counter_reg_bit [3] $end
$var wire 1 u LPM_COUNTER_component|auto_generated|counter_reg_bit [2] $end
$var wire 1 v LPM_COUNTER_component|auto_generated|counter_reg_bit [1] $end
$var wire 1 w LPM_COUNTER_component|auto_generated|counter_reg_bit [0] $end
$var wire 1 x LPM_COUNTER_component|auto_generated|pre_hazard [7] $end
$var wire 1 y LPM_COUNTER_component|auto_generated|pre_hazard [6] $end
$var wire 1 z LPM_COUNTER_component|auto_generated|pre_hazard [5] $end
$var wire 1 { LPM_COUNTER_component|auto_generated|pre_hazard [4] $end
$var wire 1 | LPM_COUNTER_component|auto_generated|pre_hazard [3] $end
$var wire 1 } LPM_COUNTER_component|auto_generated|pre_hazard [2] $end
$var wire 1 ~ LPM_COUNTER_component|auto_generated|pre_hazard [1] $end
$var wire 1 !! LPM_COUNTER_component|auto_generated|pre_hazard [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
b0 $
x,
x+
x*
x)
x(
x'
x&
x%
0-
1.
x/
10
11
12
x3
x4
x5
x6
x7
x8
x9
x:
0;
0<
x=
0>
0?
0@
0A
xB
xC
0D
xE
0F
xG
xH
xI
xJ
xK
0L
xM
xN
xO
xP
xQ
0R
xS
xT
xU
xV
xW
0X
xY
xZ
x[
x\
x]
0^
x_
x`
xa
xb
xc
0d
xe
xf
xg
xh
xi
0j
xk
xl
xm
xn
xo
0w
0v
0u
0t
0s
0r
0q
0p
x!!
x~
x}
x|
x{
xz
xy
xx
$end
#10000
1#
1;
1<
xp
xq
xr
xs
xt
xu
xv
xw
#20000
0#
0;
0<
#30000
1#
1;
1<
#40000
0#
0;
0<
#50000
1#
1;
1<
#60000
0#
0;
0<
#70000
1#
1;
1<
#80000
0#
0;
0<
#90000
1#
1;
1<
#100000
0#
0;
0<
#110000
1#
1;
1<
#120000
0#
0;
0<
#130000
1#
1;
1<
#140000
0#
0;
0<
#150000
1#
1;
1<
#160000
0#
0;
0<
#170000
1#
1;
1<
#180000
0#
0;
0<
#190000
1#
1;
1<
#200000
0#
0;
0<
#210000
1#
1;
1<
#220000
0#
0;
0<
#230000
1#
1;
1<
#240000
0#
0;
0<
#250000
1#
1;
1<
#260000
0#
0;
0<
#270000
1#
1;
1<
#280000
0#
0;
0<
#290000
1#
1;
1<
#300000
0#
0;
0<
#310000
1#
1;
1<
#320000
0#
0;
0<
#330000
1#
1;
1<
#340000
0#
0;
0<
#350000
1#
1;
1<
#360000
1!
0#
1?
0;
0<
1k
1e
1a
1Y
1S
1M
1G
1D
1B
0o
0i
0c
0]
0W
0Q
0K
0E
03
04
05
06
07
08
09
0:
0%
0&
0'
0(
0)
0*
0+
0,
0w
0v
0u
0t
0s
0r
0q
0p
1!!
1~
1}
1|
1{
1z
1y
1x
0H
1=
1N
0T
1Z
0_
1f
0l
0I
0O
0U
0[
0`
0g
0m
1C
0J
0P
0V
0\
0b
0h
0n
#370000
1#
1;
1<
#380000
0#
0;
0<
#390000
1#
1;
1<
#400000
0#
0;
0<
#410000
1#
1;
1<
#420000
0!
0#
0?
0;
0<
0D
#430000
1#
1;
1<
1w
0!!
1H
0=
1E
13
1I
1,
0C
1J
#440000
0#
0;
0<
#450000
1#
1;
1<
1v
0w
0~
1!!
0N
0I
0H
1=
1K
0E
03
14
1O
1N
1I
1+
0,
0J
1C
0O
1P
1J
0P
#460000
0#
0;
0<
#470000
1#
1;
1<
1w
0!!
1H
0=
1E
13
0N
0I
1,
0C
1O
0J
1P
#480000
0#
0;
0<
#490000
1#
1;
1<
1u
0v
0w
0}
1~
1!!
1T
0O
1N
1I
0H
1=
1Q
0K
0E
03
04
15
1U
0T
1O
0I
1*
0+
0,
0P
1J
1C
0U
1V
1P
0J
0V
#500000
0#
0;
0<
#510000
1#
1;
1<
1w
0!!
1H
0=
1E
13
1I
1,
0C
1J
#520000
0#
0;
0<
#530000
1#
1;
1<
1v
0w
0~
1!!
0N
0I
0H
1=
1K
0E
03
14
1T
0O
1N
1I
1+
0,
0J
1C
1U
0T
1O
0P
1J
0U
1V
1P
0V
#540000
0#
0;
0<
#550000
1#
1;
1<
1w
0!!
1H
0=
1E
13
0N
0I
1,
0C
1T
0O
0J
1U
0P
1V
#560000
0#
0;
0<
#570000
1#
1;
1<
1t
0u
0v
0w
0|
1}
1~
1!!
0Z
0U
0T
1O
1N
1I
0H
1=
1W
0Q
0K
0E
03
04
05
16
1[
1Z
1U
0O
0I
1)
0*
0+
0,
0V
1P
1J
1C
0[
1\
1V
0P
0J
0\
#580000
0#
0;
0<
#590000
1#
1;
1<
1w
0!!
1H
0=
1E
13
1I
1,
0C
1J
#600000
0#
0;
0<
#610000
1#
1;
1<
1v
0w
0~
1!!
0N
0I
0H
1=
1K
0E
03
14
1O
1N
1I
1+
0,
0J
1C
0O
1P
1J
0P
#620000
0#
0;
0<
#630000
1#
1;
1<
1w
0!!
1H
0=
1E
13
0N
0I
1,
0C
1O
0J
1P
#640000
0#
0;
0<
#650000
1#
1;
1<
1u
0v
0w
0}
1~
1!!
1T
0O
1N
1I
0H
1=
1Q
0K
0E
03
04
15
0Z
0U
0T
1O
0I
1*
0+
0,
0P
1J
1C
1[
1Z
1U
0V
1P
0J
0[
1\
1V
0\
#660000
0#
0;
0<
#670000
1#
1;
1<
1w
0!!
1H
0=
1E
13
1I
1,
0C
1J
#680000
0#
0;
0<
#690000
1#
1;
1<
1v
0w
0~
1!!
0N
0I
0H
1=
1K
0E
03
14
1T
0O
1N
1I
1+
0,
0J
1C
0Z
0U
0T
1O
0P
1J
1[
1Z
1U
0V
1P
0[
1\
1V
0\
#700000
0#
0;
0<
#710000
1#
1;
1<
1w
0!!
1H
0=
1E
13
0N
0I
1,
0C
1T
0O
0J
0Z
0U
0P
1[
0V
1\
#720000
0#
0;
0<
#730000
1#
1;
1<
1s
0t
0u
0v
0w
0{
1|
1}
1~
1!!
1_
0[
1Z
1U
0T
1O
1N
1I
0H
1=
1]
0W
0Q
0K
0E
03
04
05
06
17
1`
0_
1[
0U
0O
0I
1(
0)
0*
0+
0,
0\
1V
1P
1J
1C
0`
1b
1\
0V
0P
0J
0b
#740000
0#
0;
0<
#750000
1#
1;
1<
1w
0!!
1H
0=
1E
13
1I
1,
0C
1J
#760000
0#
0;
0<
#770000
1#
1;
1<
1v
0w
0~
1!!
0N
0I
0H
1=
1K
0E
03
14
1O
1N
1I
1+
0,
0J
1C
0O
1P
1J
0P
#780000
0#
0;
0<
#790000
1#
1;
1<
1w
0!!
1H
0=
1E
13
0N
0I
1,
0C
1O
0J
1P
#800000
0#
0;
0<
#810000
1#
1;
1<
1u
0v
0w
0}
1~
1!!
1T
0O
1N
1I
0H
1=
1Q
0K
0E
03
04
15
1U
0T
1O
0I
1*
0+
0,
0P
1J
1C
0U
1V
1P
0J
0V
#820000
0#
0;
0<
#830000
1#
1;
1<
1w
0!!
1H
0=
1E
13
1I
1,
0C
1J
#840000
0#
0;
0<
#850000
1#
1;
1<
1v
0w
0~
1!!
0N
0I
0H
1=
1K
0E
03
14
1T
0O
1N
1I
1+
0,
0J
1C
1U
0T
1O
0P
1J
0U
1V
1P
0V
#860000
0#
0;
0<
#870000
1#
1;
1<
1w
0!!
1H
0=
1E
13
0N
0I
1,
0C
1T
0O
0J
1U
0P
1V
#880000
0#
0;
0<
#890000
1#
1;
1<
1t
0u
0v
0w
0|
1}
1~
1!!
0Z
0U
0T
1O
1N
1I
0H
1=
1W
0Q
0K
0E
03
04
05
16
1_
0[
1Z
1U
0O
0I
1)
0*
0+
0,
0V
1P
1J
1C
1`
0_
1[
0\
1V
0P
0J
0`
1b
1\
0b
#900000
0#
0;
0<
#910000
1#
1;
1<
1w
0!!
1H
0=
1E
13
1I
1,
0C
1J
#920000
0#
0;
0<
#930000
1#
1;
1<
1v
0w
0~
1!!
0N
0I
0H
1=
1K
0E
03
14
1O
1N
1I
1+
0,
0J
1C
0O
1P
1J
0P
#940000
0#
0;
0<
#950000
1#
1;
1<
1w
0!!
1H
0=
1E
13
0N
0I
1,
0C
1O
0J
1P
#960000
0#
0;
0<
#970000
1#
1;
1<
1u
0v
0w
0}
1~
1!!
1T
0O
1N
1I
0H
1=
1Q
0K
0E
03
04
15
0Z
0U
0T
1O
0I
1*
0+
0,
0P
1J
1C
1_
0[
1Z
1U
0V
1P
0J
1`
0_
1[
0\
1V
0`
1b
1\
0b
#980000
0#
0;
0<
#990000
1#
1;
1<
1w
0!!
1H
0=
1E
13
1I
1,
0C
1J
#1000000
