$date
	Fri Sep 30 23:19:01 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test $end
$var wire 1 ! AgB $end
$var reg 2 " A [1:0] $end
$var reg 2 # B [1:0] $end
$scope module a $end
$var wire 2 $ A [1:0] $end
$var wire 1 ! AgBr $end
$var wire 2 % B [1:0] $end
$var reg 1 & AgB $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0&
b11 %
b0 $
b11 #
b0 "
0!
$end
#24
b1 "
b1 $
#36
b10 "
b10 $
#51
b11 "
b11 $
#66
b10 #
b10 %
b0 "
b0 $
#90
b1 "
b1 $
#102
b10 "
b10 $
#117
1!
1&
b11 "
b11 $
#134
0!
0&
b1 #
b1 %
b0 "
b0 $
#158
b1 "
b1 $
#170
1!
1&
b10 "
b10 $
#185
b11 "
b11 $
#208
0!
0&
b0 #
b0 %
b0 "
b0 $
#232
1!
1&
b1 "
b1 $
#244
b10 "
b10 $
#259
b11 "
b11 $
