{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1648848963700 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1648848963701 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 01 15:36:03 2022 " "Processing started: Fri Apr 01 15:36:03 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1648848963701 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648848963701 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cont9a -c cont9a " "Command: quartus_map --read_settings_files=on --write_settings_files=off cont9a -c cont9a" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648848963701 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1648848964416 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1648848964416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/proyectos_fpga/cont9/cont9.v 1 1 " "Found 1 design units, including 1 entities, in source file /proyectos_fpga/cont9/cont9.v" { { "Info" "ISGN_ENTITY_NAME" "1 cont9 " "Found entity 1: cont9" {  } { { "../cont9/cont9.v" "" { Text "C:/Proyectos_FPGA/cont9/cont9.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648848978421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648848978421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/proyectos_fpga/complementos/7segmentos (1).v 1 1 " "Found 1 design units, including 1 entities, in source file /proyectos_fpga/complementos/7segmentos (1).v" { { "Info" "ISGN_ENTITY_NAME" "1 bcd7s " "Found entity 1: bcd7s" {  } { { "../Complementos/7segmentos (1).v" "" { Text "C:/Proyectos_FPGA/Complementos/7segmentos (1).v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648848978424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648848978424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/proyectos_fpga/complementos/escalador.v 1 1 " "Found 1 design units, including 1 entities, in source file /proyectos_fpga/complementos/escalador.v" { { "Info" "ISGN_ENTITY_NAME" "1 escalador " "Found entity 1: escalador" {  } { { "../Complementos/escalador.v" "" { Text "C:/Proyectos_FPGA/Complementos/escalador.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648848978427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648848978427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cont9a.v 1 1 " "Found 1 design units, including 1 entities, in source file cont9a.v" { { "Info" "ISGN_ENTITY_NAME" "1 cont9a " "Found entity 1: cont9a" {  } { { "cont9a.v" "" { Text "C:/Proyectos_FPGA/cont9a/cont9a.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648848978432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648848978432 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk3 cont9a.v(11) " "Verilog HDL Implicit Net warning at cont9a.v(11): created implicit net for \"clk3\"" {  } { { "cont9a.v" "" { Text "C:/Proyectos_FPGA/cont9a/cont9a.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648848978433 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "bdc cont9a.v(14) " "Verilog HDL Implicit Net warning at cont9a.v(14): created implicit net for \"bdc\"" {  } { { "cont9a.v" "" { Text "C:/Proyectos_FPGA/cont9a/cont9a.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648848978433 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cont9a " "Elaborating entity \"cont9a\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1648848978569 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clk3 cont9a.v(11) " "Verilog HDL or VHDL warning at cont9a.v(11): object \"clk3\" assigned a value but never read" {  } { { "cont9a.v" "" { Text "C:/Proyectos_FPGA/cont9a/cont9a.v" 11 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1648848978574 "|cont9a"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "escalador escalador:x0 " "Elaborating entity \"escalador\" for hierarchy \"escalador:x0\"" {  } { { "cont9a.v" "x0" { Text "C:/Proyectos_FPGA/cont9a/cont9a.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648848978610 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 escalador.v(27) " "Verilog HDL assignment warning at escalador.v(27): truncated value with size 32 to match size of target (25)" {  } { { "../Complementos/escalador.v" "" { Text "C:/Proyectos_FPGA/Complementos/escalador.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1648848978612 "|cont9a|escalador:x0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 escalador.v(37) " "Verilog HDL assignment warning at escalador.v(37): truncated value with size 32 to match size of target (1)" {  } { { "../Complementos/escalador.v" "" { Text "C:/Proyectos_FPGA/Complementos/escalador.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1648848978613 "|cont9a|escalador:x0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cont9 cont9:x1 " "Elaborating entity \"cont9\" for hierarchy \"cont9:x1\"" {  } { { "cont9a.v" "x1" { Text "C:/Proyectos_FPGA/cont9a/cont9a.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648848978628 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 cont9.v(39) " "Verilog HDL assignment warning at cont9.v(39): truncated value with size 32 to match size of target (26)" {  } { { "../cont9/cont9.v" "" { Text "C:/Proyectos_FPGA/cont9/cont9.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1648848978629 "|cont9a|cont9:x1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 cont9.v(53) " "Verilog HDL assignment warning at cont9.v(53): truncated value with size 32 to match size of target (4)" {  } { { "../cont9/cont9.v" "" { Text "C:/Proyectos_FPGA/cont9/cont9.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1648848978630 "|cont9a|cont9:x1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 cont9.v(59) " "Verilog HDL assignment warning at cont9.v(59): truncated value with size 32 to match size of target (4)" {  } { { "../cont9/cont9.v" "" { Text "C:/Proyectos_FPGA/cont9/cont9.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1648848978631 "|cont9a|cont9:x1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd7s bcd7s:x2 " "Elaborating entity \"bcd7s\" for hierarchy \"bcd7s:x2\"" {  } { { "cont9a.v" "x2" { Text "C:/Proyectos_FPGA/cont9a/cont9a.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648848978645 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1648848978923 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sal\[0\] VCC " "Pin \"sal\[0\]\" is stuck at VCC" {  } { { "cont9a.v" "" { Text "C:/Proyectos_FPGA/cont9a/cont9a.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648848978949 "|cont9a|sal[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sal\[1\] VCC " "Pin \"sal\[1\]\" is stuck at VCC" {  } { { "cont9a.v" "" { Text "C:/Proyectos_FPGA/cont9a/cont9a.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648848978949 "|cont9a|sal[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sal\[2\] VCC " "Pin \"sal\[2\]\" is stuck at VCC" {  } { { "cont9a.v" "" { Text "C:/Proyectos_FPGA/cont9a/cont9a.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648848978949 "|cont9a|sal[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sal\[3\] VCC " "Pin \"sal\[3\]\" is stuck at VCC" {  } { { "cont9a.v" "" { Text "C:/Proyectos_FPGA/cont9a/cont9a.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648848978949 "|cont9a|sal[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sal\[4\] VCC " "Pin \"sal\[4\]\" is stuck at VCC" {  } { { "cont9a.v" "" { Text "C:/Proyectos_FPGA/cont9a/cont9a.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648848978949 "|cont9a|sal[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sal\[5\] VCC " "Pin \"sal\[5\]\" is stuck at VCC" {  } { { "cont9a.v" "" { Text "C:/Proyectos_FPGA/cont9a/cont9a.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648848978949 "|cont9a|sal[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sal\[6\] GND " "Pin \"sal\[6\]\" is stuck at GND" {  } { { "cont9a.v" "" { Text "C:/Proyectos_FPGA/cont9a/cont9a.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648848978949 "|cont9a|sal[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sal\[7\] GND " "Pin \"sal\[7\]\" is stuck at GND" {  } { { "cont9a.v" "" { Text "C:/Proyectos_FPGA/cont9a/cont9a.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648848978949 "|cont9a|sal[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1648848978949 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "cont9a.v" "" { Text "C:/Proyectos_FPGA/cont9a/cont9a.v" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1648848978973 "|cont9a|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst " "No output dependent on input pin \"rst\"" {  } { { "cont9a.v" "" { Text "C:/Proyectos_FPGA/cont9a/cont9a.v" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1648848978973 "|cont9a|rst"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1648848978973 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "10 " "Implemented 10 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1648848978974 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1648848978974 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1648848978974 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 22 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4705 " "Peak virtual memory: 4705 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1648848979215 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 01 15:36:19 2022 " "Processing ended: Fri Apr 01 15:36:19 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1648848979215 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1648848979215 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1648848979215 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1648848979215 ""}
