[13:54:12.921] <TB1>     INFO: *** Welcome to pxar ***
[13:54:12.921] <TB1>     INFO: *** Today: 2016/04/25
[13:54:12.927] <TB1>     INFO: *** Version: b2a7-dirty
[13:54:12.927] <TB1>     INFO: readRocDacs: /home/silpix5/allTestResults/M-L-2-50_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-L-2-50_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//dacParameters_C15.dat
[13:54:12.928] <TB1>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-L-2-50_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-L-2-50_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:54:12.928] <TB1>     INFO: readMaskFile: /home/silpix5/allTestResults/M-L-2-50_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//defaultMaskFile.dat
[13:54:12.928] <TB1>     INFO: readTrimFile: /home/silpix5/allTestResults/M-L-2-50_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-L-2-50_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//trimParameters_C15.dat
[13:54:13.008] <TB1>     INFO:         clk: 4
[13:54:13.008] <TB1>     INFO:         ctr: 4
[13:54:13.008] <TB1>     INFO:         sda: 19
[13:54:13.008] <TB1>     INFO:         tin: 9
[13:54:13.008] <TB1>     INFO:         level: 15
[13:54:13.008] <TB1>     INFO:         triggerdelay: 0
[13:54:13.008] <TB1>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[13:54:13.008] <TB1>     INFO: Log level: DEBUG
[13:54:13.019] <TB1>     INFO: Found DTB DTB_WRECOM
[13:54:13.028] <TB1>    QUIET: Connection to board DTB_WRECOM opened.
[13:54:13.032] <TB1>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    26
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WRECOM
MAC address: 40D85511801A
Hostname:    pixelDTB026
Comment:     
------------------------------------------------------
[13:54:13.034] <TB1>     INFO: RPC call hashes of host and DTB match: 398089610
[13:54:14.603] <TB1>     INFO: DUT info: 
[13:54:14.603] <TB1>     INFO: The DUT currently contains the following objects:
[13:54:14.603] <TB1>     INFO:  2 TBM Cores tbm08c (2 ON)
[13:54:14.603] <TB1>     INFO: 	TBM Core alpha (0): 7 registers set
[13:54:14.603] <TB1>     INFO: 	TBM Core beta  (1): 7 registers set
[13:54:14.603] <TB1>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[13:54:14.603] <TB1>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[13:54:14.604] <TB1>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[13:54:14.604] <TB1>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[13:54:14.604] <TB1>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[13:54:14.604] <TB1>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[13:54:14.604] <TB1>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[13:54:14.604] <TB1>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[13:54:14.604] <TB1>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[13:54:14.604] <TB1>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[13:54:14.604] <TB1>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[13:54:14.604] <TB1>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[13:54:14.604] <TB1>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[13:54:14.604] <TB1>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[13:54:14.604] <TB1>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[13:54:14.604] <TB1>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[13:54:14.604] <TB1>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[13:54:14.604] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[13:54:14.604] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:54:14.604] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:54:14.604] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:54:14.604] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:54:14.604] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[13:54:14.604] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:54:14.604] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[13:54:14.604] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[13:54:14.604] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:54:14.604] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:54:14.604] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[13:54:14.604] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:54:14.604] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:54:14.604] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:54:14.604] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:54:14.604] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[13:54:14.604] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[13:54:14.604] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[13:54:14.604] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[13:54:14.604] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[13:54:14.604] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[13:54:14.604] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[13:54:14.604] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[13:54:14.604] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[13:54:14.604] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[13:54:14.604] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[13:54:14.605] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[13:54:14.605] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[13:54:14.605] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[13:54:14.605] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[13:54:14.605] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[13:54:14.605] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:54:14.605] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[13:54:14.605] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[13:54:14.605] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[13:54:14.605] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[13:54:14.605] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[13:54:14.605] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[13:54:14.605] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:54:14.605] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[13:54:14.605] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[13:54:14.605] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[13:54:14.605] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[13:54:14.605] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:54:14.605] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[13:54:14.605] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:54:14.605] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[13:54:14.605] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:54:14.605] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[13:54:14.605] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[13:54:14.605] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[13:54:14.605] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[13:54:14.605] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:54:14.605] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[13:54:14.605] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[13:54:14.605] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[13:54:14.605] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[13:54:14.605] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[13:54:14.605] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:54:14.605] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[13:54:14.605] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[13:54:14.605] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[13:54:14.605] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[13:54:14.605] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[13:54:14.605] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:54:14.605] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:54:14.605] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:54:14.605] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[13:54:14.605] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[13:54:14.605] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:54:14.605] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:54:14.605] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[13:54:14.605] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:54:14.605] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[13:54:14.605] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[13:54:14.605] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[13:54:14.605] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[13:54:14.605] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[13:54:14.605] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[13:54:14.605] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:54:14.605] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:54:14.605] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[13:54:14.606] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[13:54:14.606] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[13:54:14.606] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[13:54:14.606] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[13:54:14.606] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[13:54:14.606] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[13:54:14.606] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[13:54:14.606] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:54:14.606] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[13:54:14.606] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[13:54:14.606] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[13:54:14.606] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[13:54:14.606] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:54:14.606] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:54:14.606] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[13:54:14.606] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[13:54:14.606] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[13:54:14.606] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[13:54:14.606] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[13:54:14.606] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:54:14.606] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:54:14.606] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[13:54:14.606] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[13:54:14.606] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[13:54:14.606] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[13:54:14.606] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[13:54:14.606] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:54:14.606] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[13:54:14.606] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[13:54:14.606] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[13:54:14.606] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:54:14.606] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[13:54:14.606] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[13:54:14.606] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[13:54:14.606] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[13:54:14.606] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[13:54:14.606] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[13:54:14.606] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[13:54:14.606] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[13:54:14.606] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[13:54:14.606] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:54:14.606] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[13:54:14.606] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[13:54:14.606] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:54:14.606] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:54:14.606] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[13:54:14.606] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:54:14.606] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[13:54:14.606] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:54:14.606] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[13:54:14.606] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[13:54:14.606] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[13:54:14.606] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[13:54:14.606] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[13:54:14.606] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[13:54:14.606] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:54:14.606] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[13:54:14.606] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[13:54:14.606] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[13:54:14.606] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[13:54:14.606] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[13:54:14.606] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[13:54:14.606] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[13:54:14.606] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[13:54:14.606] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[13:54:14.606] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[13:54:14.606] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[13:54:14.606] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[13:54:14.606] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[13:54:14.606] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[13:54:14.606] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:54:14.606] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:54:14.606] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:54:14.606] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[13:54:14.607] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[13:54:14.607] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[13:54:14.607] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[13:54:14.607] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[13:54:14.607] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[13:54:14.607] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[13:54:14.607] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[13:54:14.607] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:54:14.607] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:54:14.609] <TB1>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 32989184
[13:54:14.609] <TB1>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x1a1df90
[13:54:14.609] <TB1>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x1994770
[13:54:14.609] <TB1>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7f4ab1d94010
[13:54:14.609] <TB1>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7f4ab7fff510
[13:54:14.609] <TB1>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 33054720 fPxarMemory = 0x7f4ab1d94010
[13:54:14.610] <TB1>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 360.9mA
[13:54:14.611] <TB1>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 471.1mA
[13:54:14.611] <TB1>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 15.8 C
[13:54:14.611] <TB1>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[13:54:15.011] <TB1>     INFO: enter 'restricted' command line mode
[13:54:15.012] <TB1>     INFO: enter test to run
[13:54:15.012] <TB1>     INFO:   test: FPIXTest no parameter change
[13:54:15.012] <TB1>     INFO:   running: fpixtest
[13:54:15.012] <TB1>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[13:54:15.014] <TB1>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[13:54:15.015] <TB1>     INFO: ######################################################################
[13:54:15.015] <TB1>     INFO: PixTestFPIXTest::doTest()
[13:54:15.015] <TB1>     INFO: ######################################################################
[13:54:15.018] <TB1>     INFO: ######################################################################
[13:54:15.018] <TB1>     INFO: PixTestPretest::doTest()
[13:54:15.018] <TB1>     INFO: ######################################################################
[13:54:15.021] <TB1>     INFO:    ----------------------------------------------------------------------
[13:54:15.021] <TB1>     INFO:    PixTestPretest::programROC() 
[13:54:15.021] <TB1>     INFO:    ----------------------------------------------------------------------
[13:54:33.038] <TB1>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[13:54:33.039] <TB1>     INFO: IA differences per ROC:  16.9 17.7 16.1 17.7 18.5 16.9 16.9 17.7 19.3 17.7 20.1 18.5 16.9 17.7 18.5 18.5
[13:54:33.107] <TB1>     INFO:    ----------------------------------------------------------------------
[13:54:33.107] <TB1>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[13:54:33.107] <TB1>     INFO:    ----------------------------------------------------------------------
[13:54:33.209] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L285> offset current from other 15 ROCs is 65.5312 mA
[13:54:33.311] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 0 iter 0 Vana 78 Ia 21.2687 mA
[13:54:33.412] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  1 Vana  94 Ia 24.4688 mA
[13:54:33.513] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  2 Vana  92 Ia 24.4688 mA
[13:54:33.614] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  3 Vana  90 Ia 23.6688 mA
[13:54:33.715] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  4 Vana  92 Ia 24.4688 mA
[13:54:33.816] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  5 Vana  90 Ia 23.6688 mA
[13:54:33.917] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  6 Vana  92 Ia 24.4688 mA
[13:54:34.018] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  7 Vana  90 Ia 23.6688 mA
[13:54:34.118] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  8 Vana  92 Ia 24.4688 mA
[13:54:34.219] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  9 Vana  90 Ia 23.6688 mA
[13:54:34.320] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter 10 Vana  92 Ia 24.4688 mA
[13:54:34.421] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter 11 Vana  90 Ia 24.4688 mA
[13:54:34.522] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 1 iter 0 Vana 78 Ia 22.8688 mA
[13:54:34.624] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  1 Vana  85 Ia 24.4688 mA
[13:54:34.724] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  2 Vana  83 Ia 24.4688 mA
[13:54:34.826] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  3 Vana  81 Ia 23.6688 mA
[13:54:34.926] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  4 Vana  83 Ia 24.4688 mA
[13:54:35.027] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  5 Vana  81 Ia 23.6688 mA
[13:54:35.128] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  6 Vana  83 Ia 24.4688 mA
[13:54:35.229] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  7 Vana  81 Ia 23.6688 mA
[13:54:35.329] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  8 Vana  83 Ia 24.4688 mA
[13:54:35.431] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  9 Vana  81 Ia 23.6688 mA
[13:54:35.531] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter 10 Vana  83 Ia 24.4688 mA
[13:54:35.633] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter 11 Vana  81 Ia 23.6688 mA
[13:54:35.734] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 2 iter 0 Vana 78 Ia 21.2687 mA
[13:54:35.835] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  1 Vana  94 Ia 23.6688 mA
[13:54:35.935] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  2 Vana  96 Ia 24.4688 mA
[13:54:36.037] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  3 Vana  94 Ia 23.6688 mA
[13:54:36.138] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  4 Vana  96 Ia 24.4688 mA
[13:54:36.239] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  5 Vana  94 Ia 23.6688 mA
[13:54:36.339] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  6 Vana  96 Ia 24.4688 mA
[13:54:36.440] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  7 Vana  94 Ia 23.6688 mA
[13:54:36.541] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  8 Vana  96 Ia 24.4688 mA
[13:54:36.642] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  9 Vana  94 Ia 23.6688 mA
[13:54:36.742] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter 10 Vana  96 Ia 24.4688 mA
[13:54:36.843] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter 11 Vana  94 Ia 23.6688 mA
[13:54:36.944] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 3 iter 0 Vana 78 Ia 22.0687 mA
[13:54:37.045] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  1 Vana  90 Ia 25.2688 mA
[13:54:37.146] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  2 Vana  83 Ia 23.6688 mA
[13:54:37.247] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  3 Vana  85 Ia 24.4688 mA
[13:54:37.347] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  4 Vana  83 Ia 23.6688 mA
[13:54:37.448] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  5 Vana  85 Ia 23.6688 mA
[13:54:37.549] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  6 Vana  87 Ia 24.4688 mA
[13:54:37.650] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  7 Vana  85 Ia 23.6688 mA
[13:54:37.750] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  8 Vana  87 Ia 24.4688 mA
[13:54:37.851] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  9 Vana  85 Ia 24.4688 mA
[13:54:37.952] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter 10 Vana  83 Ia 23.6688 mA
[13:54:38.053] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter 11 Vana  85 Ia 23.6688 mA
[13:54:38.154] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 4 iter 0 Vana 78 Ia 22.8688 mA
[13:54:38.255] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  1 Vana  85 Ia 25.2688 mA
[13:54:38.355] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  2 Vana  78 Ia 22.8688 mA
[13:54:38.456] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  3 Vana  85 Ia 24.4688 mA
[13:54:38.557] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  4 Vana  83 Ia 24.4688 mA
[13:54:38.659] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  5 Vana  81 Ia 24.4688 mA
[13:54:38.760] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  6 Vana  79 Ia 22.8688 mA
[13:54:38.861] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  7 Vana  86 Ia 25.2688 mA
[13:54:38.962] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  8 Vana  79 Ia 22.8688 mA
[13:54:39.062] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  9 Vana  86 Ia 25.2688 mA
[13:54:39.163] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter 10 Vana  79 Ia 22.8688 mA
[13:54:39.264] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter 11 Vana  86 Ia 25.2688 mA
[13:54:39.365] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 5 iter 0 Vana 78 Ia 21.2687 mA
[13:54:39.466] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  1 Vana  94 Ia 25.2688 mA
[13:54:39.567] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  2 Vana  87 Ia 23.6688 mA
[13:54:39.668] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  3 Vana  89 Ia 23.6688 mA
[13:54:39.769] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  4 Vana  91 Ia 23.6688 mA
[13:54:39.869] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  5 Vana  93 Ia 24.4688 mA
[13:54:39.970] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  6 Vana  91 Ia 24.4688 mA
[13:54:40.070] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  7 Vana  89 Ia 23.6688 mA
[13:54:40.171] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  8 Vana  91 Ia 23.6688 mA
[13:54:40.271] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  9 Vana  93 Ia 24.4688 mA
[13:54:40.372] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter 10 Vana  91 Ia 24.4688 mA
[13:54:40.473] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter 11 Vana  89 Ia 23.6688 mA
[13:54:40.575] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 6 iter 0 Vana 78 Ia 22.0687 mA
[13:54:40.675] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  1 Vana  90 Ia 24.4688 mA
[13:54:40.776] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  2 Vana  88 Ia 23.6688 mA
[13:54:40.877] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  3 Vana  90 Ia 24.4688 mA
[13:54:40.977] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  4 Vana  88 Ia 23.6688 mA
[13:54:41.078] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  5 Vana  90 Ia 24.4688 mA
[13:54:41.179] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  6 Vana  88 Ia 23.6688 mA
[13:54:41.279] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  7 Vana  90 Ia 23.6688 mA
[13:54:41.380] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  8 Vana  92 Ia 24.4688 mA
[13:54:41.483] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  9 Vana  90 Ia 24.4688 mA
[13:54:41.584] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter 10 Vana  88 Ia 23.6688 mA
[13:54:41.685] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter 11 Vana  90 Ia 23.6688 mA
[13:54:41.786] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 7 iter 0 Vana 78 Ia 22.8688 mA
[13:54:41.887] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  1 Vana  85 Ia 24.4688 mA
[13:54:41.988] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  2 Vana  83 Ia 23.6688 mA
[13:54:42.088] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  3 Vana  85 Ia 24.4688 mA
[13:54:42.189] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  4 Vana  83 Ia 23.6688 mA
[13:54:42.290] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  5 Vana  85 Ia 24.4688 mA
[13:54:42.390] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  6 Vana  83 Ia 23.6688 mA
[13:54:42.492] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  7 Vana  85 Ia 24.4688 mA
[13:54:42.593] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  8 Vana  83 Ia 23.6688 mA
[13:54:42.694] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  9 Vana  85 Ia 24.4688 mA
[13:54:42.794] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter 10 Vana  83 Ia 23.6688 mA
[13:54:42.895] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter 11 Vana  85 Ia 24.4688 mA
[13:54:42.997] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 8 iter 0 Vana 78 Ia 23.6688 mA
[13:54:43.097] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  1 Vana  80 Ia 24.4688 mA
[13:54:43.198] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  2 Vana  78 Ia 23.6688 mA
[13:54:43.299] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  3 Vana  80 Ia 24.4688 mA
[13:54:43.399] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  4 Vana  78 Ia 23.6688 mA
[13:54:43.500] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  5 Vana  80 Ia 24.4688 mA
[13:54:43.600] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  6 Vana  78 Ia 23.6688 mA
[13:54:43.701] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  7 Vana  80 Ia 24.4688 mA
[13:54:43.801] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  8 Vana  78 Ia 23.6688 mA
[13:54:43.902] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  9 Vana  80 Ia 24.4688 mA
[13:54:43.003] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter 10 Vana  78 Ia 23.6688 mA
[13:54:44.103] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter 11 Vana  80 Ia 24.4688 mA
[13:54:44.204] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 9 iter 0 Vana 78 Ia 22.0687 mA
[13:54:44.305] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  1 Vana  90 Ia 24.4688 mA
[13:54:44.406] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  2 Vana  88 Ia 24.4688 mA
[13:54:44.506] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  3 Vana  86 Ia 24.4688 mA
[13:54:44.607] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  4 Vana  84 Ia 23.6688 mA
[13:54:44.708] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  5 Vana  86 Ia 24.4688 mA
[13:54:44.809] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  6 Vana  84 Ia 23.6688 mA
[13:54:44.909] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  7 Vana  86 Ia 24.4688 mA
[13:54:45.010] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  8 Vana  84 Ia 23.6688 mA
[13:54:45.110] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  9 Vana  86 Ia 24.4688 mA
[13:54:45.211] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter 10 Vana  84 Ia 23.6688 mA
[13:54:45.312] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter 11 Vana  86 Ia 24.4688 mA
[13:54:45.414] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 10 iter 0 Vana 78 Ia 24.4688 mA
[13:54:45.515] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  1 Vana  76 Ia 24.4688 mA
[13:54:45.615] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  2 Vana  74 Ia 23.6688 mA
[13:54:45.716] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  3 Vana  76 Ia 24.4688 mA
[13:54:45.817] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  4 Vana  74 Ia 23.6688 mA
[13:54:45.918] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  5 Vana  76 Ia 24.4688 mA
[13:54:46.018] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  6 Vana  74 Ia 23.6688 mA
[13:54:46.119] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  7 Vana  76 Ia 23.6688 mA
[13:54:46.220] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  8 Vana  78 Ia 24.4688 mA
[13:54:46.320] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  9 Vana  76 Ia 23.6688 mA
[13:54:46.421] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter 10 Vana  78 Ia 24.4688 mA
[13:54:46.522] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter 11 Vana  76 Ia 24.4688 mA
[13:54:46.623] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 11 iter 0 Vana 78 Ia 22.8688 mA
[13:54:46.724] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  1 Vana  85 Ia 25.2688 mA
[13:54:46.825] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  2 Vana  78 Ia 22.8688 mA
[13:54:46.926] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  3 Vana  85 Ia 25.2688 mA
[13:54:47.027] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  4 Vana  78 Ia 22.8688 mA
[13:54:47.127] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  5 Vana  85 Ia 24.4688 mA
[13:54:47.228] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  6 Vana  83 Ia 24.4688 mA
[13:54:47.329] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  7 Vana  81 Ia 23.6688 mA
[13:54:47.430] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  8 Vana  83 Ia 24.4688 mA
[13:54:47.531] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  9 Vana  81 Ia 23.6688 mA
[13:54:47.631] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter 10 Vana  83 Ia 24.4688 mA
[13:54:47.732] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter 11 Vana  81 Ia 23.6688 mA
[13:54:47.834] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 12 iter 0 Vana 78 Ia 20.4688 mA
[13:54:47.934] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  1 Vana  99 Ia 26.0687 mA
[13:54:48.036] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  2 Vana  88 Ia 22.8688 mA
[13:54:48.137] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  3 Vana  95 Ia 25.2688 mA
[13:54:48.237] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  4 Vana  88 Ia 23.6688 mA
[13:54:48.337] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  5 Vana  90 Ia 23.6688 mA
[13:54:48.438] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  6 Vana  92 Ia 24.4688 mA
[13:54:48.539] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  7 Vana  90 Ia 23.6688 mA
[13:54:48.639] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  8 Vana  92 Ia 23.6688 mA
[13:54:48.740] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  9 Vana  94 Ia 24.4688 mA
[13:54:48.841] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter 10 Vana  92 Ia 24.4688 mA
[13:54:48.942] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter 11 Vana  90 Ia 23.6688 mA
[13:54:49.043] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 13 iter 0 Vana 78 Ia 22.0687 mA
[13:54:49.144] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  1 Vana  90 Ia 23.6688 mA
[13:54:49.245] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  2 Vana  92 Ia 24.4688 mA
[13:54:49.346] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  3 Vana  90 Ia 24.4688 mA
[13:54:49.447] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  4 Vana  88 Ia 24.4688 mA
[13:54:49.547] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  5 Vana  86 Ia 23.6688 mA
[13:54:49.648] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  6 Vana  88 Ia 23.6688 mA
[13:54:49.749] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  7 Vana  90 Ia 24.4688 mA
[13:54:49.850] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  8 Vana  88 Ia 23.6688 mA
[13:54:49.951] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  9 Vana  90 Ia 24.4688 mA
[13:54:50.052] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter 10 Vana  88 Ia 23.6688 mA
[13:54:50.153] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter 11 Vana  90 Ia 24.4688 mA
[13:54:50.255] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 14 iter 0 Vana 78 Ia 22.0687 mA
[13:54:50.356] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  1 Vana  90 Ia 25.2688 mA
[13:54:50.456] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  2 Vana  83 Ia 23.6688 mA
[13:54:50.557] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  3 Vana  85 Ia 24.4688 mA
[13:54:50.658] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  4 Vana  83 Ia 24.4688 mA
[13:54:50.759] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  5 Vana  81 Ia 23.6688 mA
[13:54:50.860] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  6 Vana  83 Ia 24.4688 mA
[13:54:50.961] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  7 Vana  81 Ia 22.8688 mA
[13:54:51.062] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  8 Vana  88 Ia 25.2688 mA
[13:54:51.163] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  9 Vana  81 Ia 23.6688 mA
[13:54:51.264] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter 10 Vana  83 Ia 23.6688 mA
[13:54:51.364] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter 11 Vana  85 Ia 24.4688 mA
[13:54:51.466] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 15 iter 0 Vana 78 Ia 22.8688 mA
[13:54:51.567] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  1 Vana  85 Ia 25.2688 mA
[13:54:51.668] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  2 Vana  78 Ia 23.6688 mA
[13:54:51.769] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  3 Vana  80 Ia 23.6688 mA
[13:54:51.869] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  4 Vana  82 Ia 24.4688 mA
[13:54:51.970] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  5 Vana  80 Ia 24.4688 mA
[13:54:52.071] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  6 Vana  78 Ia 22.8688 mA
[13:54:52.172] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  7 Vana  85 Ia 25.2688 mA
[13:54:52.273] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  8 Vana  78 Ia 22.8688 mA
[13:54:52.373] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  9 Vana  85 Ia 25.2688 mA
[13:54:52.474] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter 10 Vana  78 Ia 22.8688 mA
[13:54:52.575] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter 11 Vana  85 Ia 25.2688 mA
[13:54:52.603] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  0 Vana  90
[13:54:52.603] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  1 Vana  81
[13:54:52.603] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  2 Vana  94
[13:54:52.603] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  3 Vana  85
[13:54:52.604] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  4 Vana  86
[13:54:52.604] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  5 Vana  89
[13:54:52.604] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  6 Vana  90
[13:54:52.604] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  7 Vana  85
[13:54:52.604] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  8 Vana  80
[13:54:52.604] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  9 Vana  86
[13:54:52.604] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 10 Vana  76
[13:54:52.605] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 11 Vana  81
[13:54:52.605] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 12 Vana  90
[13:54:52.605] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 13 Vana  90
[13:54:52.605] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 14 Vana  85
[13:54:52.605] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 15 Vana  85
[13:54:54.445] <TB1>     INFO: PixTestPretest::setVana() done, Module Ia 393.1 mA = 24.5688 mA/ROC
[13:54:54.445] <TB1>     INFO: i(loss) [mA/ROC]:     20.9  20.1  20.1  20.1  21.7  20.1  20.9  20.9  20.9  20.9  20.1  20.1  20.1  20.9  20.9  21.7
[13:54:54.478] <TB1>     INFO:    ----------------------------------------------------------------------
[13:54:54.478] <TB1>     INFO:    PixTestPretest::findWorkingPixel()
[13:54:54.478] <TB1>     INFO:    ----------------------------------------------------------------------
[13:54:54.613] <TB1>     INFO: Expecting 231680 events.
[13:55:02.719] <TB1>     INFO: 231680 events read in total (7388ms).
[13:55:02.874] <TB1>     INFO: Test took 8393ms.
[13:55:03.075] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C0 OK, with vthrComp = 100 and Delta(CalDel) = 57
[13:55:03.078] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C1 OK, with vthrComp = 80 and Delta(CalDel) = 55
[13:55:03.081] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C2 OK, with vthrComp = 94 and Delta(CalDel) = 63
[13:55:03.085] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C3 OK, with vthrComp = 99 and Delta(CalDel) = 60
[13:55:03.088] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C4 OK, with vthrComp = 111 and Delta(CalDel) = 57
[13:55:03.092] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C5 OK, with vthrComp = 86 and Delta(CalDel) = 61
[13:55:03.096] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C6 OK, with vthrComp = 100 and Delta(CalDel) = 61
[13:55:03.099] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C7 OK, with vthrComp = 108 and Delta(CalDel) = 62
[13:55:03.103] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C8 OK, with vthrComp = 97 and Delta(CalDel) = 63
[13:55:03.106] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C9 OK, with vthrComp = 104 and Delta(CalDel) = 62
[13:55:03.110] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C10 OK, with vthrComp = 86 and Delta(CalDel) = 63
[13:55:03.114] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C11 OK, with vthrComp = 108 and Delta(CalDel) = 62
[13:55:03.117] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C12 OK, with vthrComp = 91 and Delta(CalDel) = 65
[13:55:03.121] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C13 OK, with vthrComp = 100 and Delta(CalDel) = 58
[13:55:03.125] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C14 OK, with vthrComp = 96 and Delta(CalDel) = 58
[13:55:03.129] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C15 OK, with vthrComp = 105 and Delta(CalDel) = 62
[13:55:03.170] <TB1>     INFO: Found working pixel in all ROCs: col/row = 12/22
[13:55:03.202] <TB1>     INFO:    ----------------------------------------------------------------------
[13:55:03.202] <TB1>     INFO:    PixTestPretest::setVthrCompCalDel()
[13:55:03.202] <TB1>     INFO:    ----------------------------------------------------------------------
[13:55:03.338] <TB1>     INFO: Expecting 231680 events.
[13:55:11.446] <TB1>     INFO: 231680 events read in total (7390ms).
[13:55:11.451] <TB1>     INFO: Test took 8246ms.
[13:55:11.476] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 123 +/- 28.5
[13:55:11.793] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 132 +/- 28.5
[13:55:11.797] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 147 +/- 31
[13:55:11.801] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 144 +/- 31
[13:55:11.805] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 127 +/- 29.5
[13:55:11.809] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 143 +/- 31
[13:55:11.813] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 143 +/- 31
[13:55:11.816] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 136 +/- 29.5
[13:55:11.820] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 142 +/- 31.5
[13:55:11.824] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 136 +/- 29
[13:55:11.828] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 135 +/- 31
[13:55:11.831] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 137 +/- 30.5
[13:55:11.835] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 161 +/- 32.5
[13:55:11.838] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 116 +/- 28.5
[13:55:11.841] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 123 +/- 29.5
[13:55:11.845] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 138 +/- 31
[13:55:11.880] <TB1>     INFO: PixTestPretest::setVthrCompCalDel() done
[13:55:11.880] <TB1>     INFO: CalDel:      123   132   147   144   127   143   143   136   142   136   135   137   161   116   123   138
[13:55:11.880] <TB1>     INFO: VthrComp:     51    51    51    51    51    51    51    51    51    51    51    51    51    51    51    51
[13:55:11.884] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-50_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//dacParameters_C0.dat
[13:55:11.884] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-50_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//dacParameters_C1.dat
[13:55:11.884] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-50_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//dacParameters_C2.dat
[13:55:11.884] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-50_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//dacParameters_C3.dat
[13:55:11.884] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-50_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//dacParameters_C4.dat
[13:55:11.885] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-50_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//dacParameters_C5.dat
[13:55:11.885] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-50_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//dacParameters_C6.dat
[13:55:11.885] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-50_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//dacParameters_C7.dat
[13:55:11.885] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-50_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//dacParameters_C8.dat
[13:55:11.885] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-50_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//dacParameters_C9.dat
[13:55:11.885] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-50_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//dacParameters_C10.dat
[13:55:11.885] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-50_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//dacParameters_C11.dat
[13:55:11.885] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-50_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//dacParameters_C12.dat
[13:55:11.886] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-50_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//dacParameters_C13.dat
[13:55:11.886] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-50_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//dacParameters_C14.dat
[13:55:11.886] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-50_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//dacParameters_C15.dat
[13:55:11.886] <TB1>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-L-2-50_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//tbmParameters_C0a.dat
[13:55:11.886] <TB1>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-L-2-50_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:55:11.886] <TB1>     INFO: PixTestPretest::doTest() done, duration: 56 seconds
[13:55:11.886] <TB1>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[13:55:11.973] <TB1>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[13:55:11.973] <TB1>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[13:55:11.973] <TB1>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[13:55:11.973] <TB1>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[13:55:11.976] <TB1>     INFO: ######################################################################
[13:55:11.976] <TB1>     INFO: PixTestTiming::doTest()
[13:55:11.976] <TB1>     INFO: ######################################################################
[13:55:11.977] <TB1>     INFO:    ----------------------------------------------------------------------
[13:55:11.977] <TB1>     INFO:    PixTestTiming::TBMPhaseScan()
[13:55:11.977] <TB1>     INFO:    ----------------------------------------------------------------------
[13:55:11.977] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[13:55:13.873] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[13:55:16.146] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[13:55:18.426] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[13:55:20.698] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[13:55:22.971] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[13:55:25.244] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[13:55:27.517] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[13:55:29.790] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[13:55:32.063] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[13:55:34.336] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[13:55:36.609] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[13:55:38.882] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[13:55:41.155] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[13:55:43.428] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[13:55:45.701] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[13:55:47.975] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[13:55:51.938] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[13:55:53.457] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[13:55:54.977] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[13:55:56.498] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[13:55:58.018] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[13:55:59.539] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[13:56:01.062] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[13:56:02.581] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[13:56:04.100] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[13:56:05.621] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[13:56:07.141] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[13:56:08.662] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[13:56:10.181] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[13:56:11.701] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[13:56:13.221] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[13:56:14.741] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[13:56:16.261] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[13:56:17.781] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[13:56:19.301] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[13:56:20.821] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[13:56:22.341] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[13:56:23.862] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[13:56:25.382] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[13:56:26.902] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[13:56:29.176] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[13:56:30.695] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[13:56:32.216] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[13:56:33.736] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[13:56:35.256] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[13:56:36.776] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[13:56:38.296] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[13:56:39.816] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[13:56:42.089] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[13:56:44.362] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[13:56:46.635] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[13:56:48.907] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[13:56:51.182] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[13:56:53.453] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[13:56:55.727] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[13:56:57.000] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[13:57:00.273] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[13:57:02.545] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[13:57:04.818] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[13:57:07.091] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[13:57:09.364] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[13:57:11.638] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[13:57:13.911] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[13:57:16.185] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[13:57:18.459] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[13:57:20.733] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[13:57:23.006] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[13:57:25.279] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[13:57:27.552] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[13:57:29.825] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[13:57:32.099] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[13:57:34.373] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[13:57:36.646] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[13:57:38.919] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[13:57:41.192] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[13:57:43.466] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[13:57:45.739] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[13:57:48.013] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[13:57:50.287] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[13:57:52.560] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[13:57:54.079] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[13:57:55.599] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[13:57:57.119] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[13:57:58.640] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[13:58:00.160] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[13:58:01.679] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[13:58:03.198] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[13:58:04.718] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[13:58:06.240] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[13:58:07.759] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[13:58:09.277] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[13:58:10.797] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[13:58:12.317] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[13:58:13.837] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[13:58:15.356] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[13:58:16.876] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[13:58:18.397] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[13:58:19.919] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[13:58:21.440] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[13:58:22.962] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[13:58:24.483] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[13:58:26.005] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[13:58:27.528] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[13:58:29.049] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[13:58:31.323] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[13:58:32.843] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[13:58:34.365] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[13:58:35.885] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[13:58:37.407] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[13:58:38.927] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[13:58:40.447] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[13:58:41.968] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[13:58:44.242] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[13:58:46.515] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[13:58:48.788] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[13:58:51.062] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[13:58:53.335] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[13:58:55.608] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[13:58:57.881] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[13:59:00.155] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[13:59:02.428] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[13:59:04.700] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[13:59:06.974] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[13:59:09.248] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[13:59:11.521] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[13:59:13.794] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[13:59:16.067] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[13:59:18.725] <TB1>     INFO: TBM Phase Settings: 236
[13:59:18.725] <TB1>     INFO: 400MHz Phase: 3
[13:59:18.725] <TB1>     INFO: 160MHz Phase: 7
[13:59:18.725] <TB1>     INFO: Functional Phase Area: 4
[13:59:18.729] <TB1>     INFO: Test took 246753 ms.
[13:59:18.729] <TB1>     INFO: PixTestTiming::TBMPhaseScan() done.
[13:59:18.730] <TB1>     INFO:    ----------------------------------------------------------------------
[13:59:18.730] <TB1>     INFO:    PixTestTiming::ROCDelayScan()
[13:59:18.730] <TB1>     INFO:    ----------------------------------------------------------------------
[13:59:18.730] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[13:59:19.870] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[13:59:22.518] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[13:59:24.978] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[13:59:27.625] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[13:59:30.836] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[13:59:33.860] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[13:59:36.319] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[13:59:38.967] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[13:59:40.485] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[13:59:42.005] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[13:59:43.524] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[13:59:45.044] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[13:59:46.564] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[13:59:48.083] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[13:59:49.602] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[13:59:51.122] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[13:59:52.641] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[13:59:54.915] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[13:59:57.188] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[13:59:59.461] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[14:00:01.734] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[14:00:04.008] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[14:00:06.281] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[14:00:08.554] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[14:00:10.075] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[14:00:12.348] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[14:00:14.623] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[14:00:16.896] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[14:00:19.169] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[14:00:21.442] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[14:00:23.716] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[14:00:25.989] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[14:00:27.508] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[14:00:29.782] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[14:00:32.055] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[14:00:34.328] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[14:00:36.602] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[14:00:38.875] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[14:00:41.148] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[14:00:43.421] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[14:00:44.941] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[14:00:47.214] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[14:00:49.487] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[14:00:51.760] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[14:00:54.034] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[14:00:56.308] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[14:00:58.584] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[14:01:00.857] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[14:01:02.376] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[14:01:04.649] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[14:01:06.923] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[14:01:09.196] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[14:01:11.469] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[14:01:13.742] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[14:01:16.030] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[14:01:18.303] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[14:01:19.822] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[14:01:21.343] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[14:01:22.862] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[14:01:24.382] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[14:01:25.901] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[14:01:27.423] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[14:01:28.943] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[14:01:30.845] <TB1>     INFO: ROC Delay Settings: 228
[14:01:30.845] <TB1>     INFO: ROC Header-Trailer/Token Delay: 11
[14:01:30.845] <TB1>     INFO: ROC Port 0 Delay: 4
[14:01:30.845] <TB1>     INFO: ROC Port 1 Delay: 4
[14:01:30.845] <TB1>     INFO: Functional ROC Area: 5
[14:01:30.848] <TB1>     INFO: Test took 132119 ms.
[14:01:30.848] <TB1>     INFO: PixTestTiming::ROCDelayScan() done.
[14:01:30.848] <TB1>     INFO:    ----------------------------------------------------------------------
[14:01:30.848] <TB1>     INFO:    PixTestTiming::TimingTest()
[14:01:30.848] <TB1>     INFO:    ----------------------------------------------------------------------
[14:01:31.988] <TB1>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 80c0 4838 4838 4838 4838 4838 4838 4838 4838 e062 c000 a101 80c0 4838 4838 4838 4838 4838 4838 4838 4838 e062 c000 
[14:01:31.988] <TB1>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 8000 4838 4838 4838 4838 4838 4838 4838 4838 e022 c000 a102 8000 4838 4838 4838 4838 4838 4838 4838 4838 e022 c000 
[14:01:31.988] <TB1>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 8040 4838 4838 4838 4838 4838 4838 4838 4838 e022 c000 a103 8040 4838 4838 4838 4839 4838 4838 4838 4838 e022 c000 
[14:01:31.988] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[14:01:46.161] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:01:46.161] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[14:02:00.299] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:02:00.299] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[14:02:14.407] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:02:14.407] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[14:02:28.544] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:02:28.544] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[14:02:42.644] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:02:42.644] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[14:02:56.737] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:02:56.737] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[14:03:10.847] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:03:10.847] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[14:03:24.951] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:03:24.951] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[14:03:39.032] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:03:39.033] <TB1>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[14:03:53.111] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:03:53.493] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:03:53.505] <TB1>     INFO: Decoding statistics:
[14:03:53.505] <TB1>     INFO:   General information:
[14:03:53.505] <TB1>     INFO: 	 16bit words read:         240000000
[14:03:53.505] <TB1>     INFO: 	 valid events total:       20000000
[14:03:53.505] <TB1>     INFO: 	 empty events:             20000000
[14:03:53.505] <TB1>     INFO: 	 valid events with pixels: 0
[14:03:53.505] <TB1>     INFO: 	 valid pixel hits:         0
[14:03:53.505] <TB1>     INFO:   Event errors: 	           0
[14:03:53.505] <TB1>     INFO: 	 start marker:             0
[14:03:53.505] <TB1>     INFO: 	 stop marker:              0
[14:03:53.505] <TB1>     INFO: 	 overflow:                 0
[14:03:53.505] <TB1>     INFO: 	 invalid 5bit words:       0
[14:03:53.505] <TB1>     INFO: 	 invalid XOR eye diagram:  0
[14:03:53.505] <TB1>     INFO:   TBM errors: 		           0
[14:03:53.505] <TB1>     INFO: 	 flawed TBM headers:       0
[14:03:53.505] <TB1>     INFO: 	 flawed TBM trailers:      0
[14:03:53.505] <TB1>     INFO: 	 event ID mismatches:      0
[14:03:53.505] <TB1>     INFO:   ROC errors: 		           0
[14:03:53.505] <TB1>     INFO: 	 missing ROC header(s):    0
[14:03:53.505] <TB1>     INFO: 	 misplaced readback start: 0
[14:03:53.505] <TB1>     INFO:   Pixel decoding errors:	   0
[14:03:53.505] <TB1>     INFO: 	 pixel data incomplete:    0
[14:03:53.505] <TB1>     INFO: 	 pixel address:            0
[14:03:53.505] <TB1>     INFO: 	 pulse height fill bit:    0
[14:03:53.505] <TB1>     INFO: 	 buffer corruption:        0
[14:03:53.505] <TB1>     INFO:    ----------------------------------------------------------------------
[14:03:53.506] <TB1>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[14:03:53.506] <TB1>     INFO:    ----------------------------------------------------------------------
[14:03:53.506] <TB1>     INFO:    ----------------------------------------------------------------------
[14:03:53.506] <TB1>     INFO:    Read back bit status: 1
[14:03:53.506] <TB1>     INFO:    ----------------------------------------------------------------------
[14:03:53.506] <TB1>     INFO:    ----------------------------------------------------------------------
[14:03:53.506] <TB1>     INFO:    Timings are good!
[14:03:53.506] <TB1>     INFO:    ----------------------------------------------------------------------
[14:03:53.506] <TB1>     INFO: Test took 142658 ms.
[14:03:53.506] <TB1>     INFO: PixTestTiming::TimingTest() done.
[14:03:53.506] <TB1>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-L-2-50_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//tbmParameters_C0a.dat
[14:03:53.506] <TB1>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-L-2-50_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//tbmParameters_C0b.dat
[14:03:53.506] <TB1>     INFO: PixTestTiming::doTest took 521533 ms.
[14:03:53.506] <TB1>     INFO: PixTestTiming::doTest() done
[14:03:53.506] <TB1>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[14:03:53.506] <TB1>     INFO: Write out TBMPhaseScan_0_V0
[14:03:53.506] <TB1>     INFO: Write out TBMPhaseScan_1_V0
[14:03:53.506] <TB1>     INFO: Write out CombinedTBMPhaseScan_V0
[14:03:53.506] <TB1>     INFO: Write out ROCDelayScan3_V0
[14:03:53.507] <TB1>    DEBUG: <PixTestAlive.cc/init:L77> PixTestAlive::init()
[14:03:53.507] <TB1>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[14:03:53.858] <TB1>     INFO: ######################################################################
[14:03:53.858] <TB1>     INFO: PixTestAlive::doTest()
[14:03:53.858] <TB1>     INFO: ######################################################################
[14:03:53.862] <TB1>     INFO:    ----------------------------------------------------------------------
[14:03:53.862] <TB1>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:03:53.862] <TB1>     INFO:    ----------------------------------------------------------------------
[14:03:53.864] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:03:54.209] <TB1>     INFO: Expecting 41600 events.
[14:03:58.281] <TB1>     INFO: 41600 events read in total (3357ms).
[14:03:58.282] <TB1>     INFO: Test took 4418ms.
[14:03:58.290] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:03:58.290] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[14:03:58.290] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[14:03:58.666] <TB1>     INFO: PixTestAlive::aliveTest() done
[14:03:58.666] <TB1>     INFO: number of dead pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:03:58.666] <TB1>    DEBUG: <PixTestAlive.cc/aliveTest:L188> number of red-efficiency pixels:     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:03:58.669] <TB1>     INFO:    ----------------------------------------------------------------------
[14:03:58.669] <TB1>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:03:58.669] <TB1>     INFO:    ----------------------------------------------------------------------
[14:03:58.670] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:03:59.015] <TB1>     INFO: Expecting 41600 events.
[14:04:01.977] <TB1>     INFO: 41600 events read in total (2247ms).
[14:04:01.978] <TB1>     INFO: Test took 3308ms.
[14:04:01.978] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:04:01.978] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[14:04:01.978] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[14:04:01.978] <TB1>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[14:04:02.380] <TB1>     INFO: PixTestAlive::maskTest() done
[14:04:02.380] <TB1>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:04:02.382] <TB1>     INFO:    ----------------------------------------------------------------------
[14:04:02.383] <TB1>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:04:02.383] <TB1>     INFO:    ----------------------------------------------------------------------
[14:04:02.384] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:04:02.726] <TB1>     INFO: Expecting 41600 events.
[14:04:06.782] <TB1>     INFO: 41600 events read in total (3341ms).
[14:04:06.783] <TB1>     INFO: Test took 4399ms.
[14:04:06.790] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:04:06.791] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[14:04:06.791] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[14:04:07.165] <TB1>     INFO: PixTestAlive::addressDecodingTest() done
[14:04:07.165] <TB1>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:04:07.165] <TB1>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[14:04:07.165] <TB1>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L109> PixTestAlive dtor
[14:04:07.173] <TB1>     INFO: ######################################################################
[14:04:07.173] <TB1>     INFO: PixTestTrim::doTest()
[14:04:07.173] <TB1>     INFO: ######################################################################
[14:04:07.176] <TB1>     INFO:    ----------------------------------------------------------------------
[14:04:07.176] <TB1>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[14:04:07.176] <TB1>     INFO:    ----------------------------------------------------------------------
[14:04:07.252] <TB1>     INFO: ---> VthrComp thr map (minimal VthrComp)
[14:04:07.252] <TB1>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[14:04:07.276] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:04:07.276] <TB1>     INFO:     run 1 of 1
[14:04:07.276] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:04:07.618] <TB1>     INFO: Expecting 5025280 events.
[14:04:52.243] <TB1>     INFO: 1376744 events read in total (43910ms).
[14:05:35.875] <TB1>     INFO: 2739872 events read in total (87542ms).
[14:06:19.643] <TB1>     INFO: 4112040 events read in total (131311ms).
[14:06:48.637] <TB1>     INFO: 5025280 events read in total (160304ms).
[14:06:48.678] <TB1>     INFO: Test took 161402ms.
[14:06:48.739] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:06:48.870] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:06:50.286] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:06:51.677] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:06:53.113] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:06:54.898] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:06:56.567] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:06:58.106] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:06:59.711] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:07:01.317] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:07:02.934] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:07:04.545] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:07:06.023] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:07:07.526] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:07:08.967] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:07:10.498] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:07:12.008] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:07:13.468] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 223571968
[14:07:13.471] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.32 minThrLimit = 90.3005 minThrNLimit = 113.377 -> result = 90.32 -> 90
[14:07:13.472] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.682 minThrLimit = 90.6741 minThrNLimit = 114.185 -> result = 90.682 -> 90
[14:07:13.472] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 92.8723 minThrLimit = 92.8703 minThrNLimit = 116.435 -> result = 92.8723 -> 92
[14:07:13.473] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 100.678 minThrLimit = 100.668 minThrNLimit = 127.07 -> result = 100.678 -> 100
[14:07:13.473] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 102.133 minThrLimit = 102.129 minThrNLimit = 133.296 -> result = 102.133 -> 102
[14:07:13.474] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 88.105 minThrLimit = 88.0873 minThrNLimit = 110.459 -> result = 88.105 -> 88
[14:07:13.474] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 97.5617 minThrLimit = 97.5604 minThrNLimit = 122.66 -> result = 97.5617 -> 97
[14:07:13.475] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 93.1539 minThrLimit = 93.1396 minThrNLimit = 119.05 -> result = 93.1539 -> 93
[14:07:13.475] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 101.695 minThrLimit = 101.682 minThrNLimit = 128.237 -> result = 101.695 -> 101
[14:07:13.475] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.9254 minThrLimit = 90.8941 minThrNLimit = 118.227 -> result = 90.9254 -> 90
[14:07:13.476] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 98.0646 minThrLimit = 98.0305 minThrNLimit = 124.76 -> result = 98.0646 -> 98
[14:07:13.476] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 99.3953 minThrLimit = 99.3841 minThrNLimit = 125.056 -> result = 99.3953 -> 99
[14:07:13.477] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.3753 minThrLimit = 87.3735 minThrNLimit = 109.498 -> result = 87.3753 -> 87
[14:07:13.477] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 102.799 minThrLimit = 102.798 minThrNLimit = 129.387 -> result = 102.799 -> 102
[14:07:13.478] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.0409 minThrLimit = 91.0382 minThrNLimit = 119.378 -> result = 91.0409 -> 91
[14:07:13.478] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 101.41 minThrLimit = 101.398 minThrNLimit = 128.861 -> result = 101.41 -> 101
[14:07:13.478] <TB1>     INFO: ROC 0 VthrComp = 90
[14:07:13.478] <TB1>     INFO: ROC 1 VthrComp = 90
[14:07:13.478] <TB1>     INFO: ROC 2 VthrComp = 92
[14:07:13.478] <TB1>     INFO: ROC 3 VthrComp = 100
[14:07:13.479] <TB1>     INFO: ROC 4 VthrComp = 102
[14:07:13.479] <TB1>     INFO: ROC 5 VthrComp = 88
[14:07:13.480] <TB1>     INFO: ROC 6 VthrComp = 97
[14:07:13.480] <TB1>     INFO: ROC 7 VthrComp = 93
[14:07:13.480] <TB1>     INFO: ROC 8 VthrComp = 101
[14:07:13.481] <TB1>     INFO: ROC 9 VthrComp = 90
[14:07:13.481] <TB1>     INFO: ROC 10 VthrComp = 98
[14:07:13.481] <TB1>     INFO: ROC 11 VthrComp = 99
[14:07:13.482] <TB1>     INFO: ROC 12 VthrComp = 87
[14:07:13.482] <TB1>     INFO: ROC 13 VthrComp = 102
[14:07:13.482] <TB1>     INFO: ROC 14 VthrComp = 91
[14:07:13.482] <TB1>     INFO: ROC 15 VthrComp = 101
[14:07:13.482] <TB1>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[14:07:13.482] <TB1>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[14:07:13.502] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:07:13.502] <TB1>     INFO:     run 1 of 1
[14:07:13.502] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:07:13.845] <TB1>     INFO: Expecting 5025280 events.
[14:07:49.628] <TB1>     INFO: 882024 events read in total (35068ms).
[14:08:25.072] <TB1>     INFO: 1762760 events read in total (70512ms).
[14:09:00.395] <TB1>     INFO: 2643016 events read in total (105835ms).
[14:09:35.616] <TB1>     INFO: 3514968 events read in total (141056ms).
[14:10:10.850] <TB1>     INFO: 4383216 events read in total (176290ms).
[14:10:37.166] <TB1>     INFO: 5025280 events read in total (202606ms).
[14:10:37.239] <TB1>     INFO: Test took 203736ms.
[14:10:37.414] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:10:37.774] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:10:39.564] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:10:41.221] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:10:42.842] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:10:44.468] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:10:46.082] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:10:47.691] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:10:49.293] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:10:50.922] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:10:52.552] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:10:54.127] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:10:55.699] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:10:57.285] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:10:58.872] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:11:00.490] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:11:02.076] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:11:03.651] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 279625728
[14:11:03.654] <TB1>     INFO:    roc 0 with ID = 0  has maximal Vcal 59.1579 for pixel 0/61 mean/min/max = 46.09/33.022/59.1579
[14:11:03.655] <TB1>     INFO:    roc 1 with ID = 1  has maximal Vcal 56.7472 for pixel 14/13 mean/min/max = 45.6369/34.4968/56.7769
[14:11:03.656] <TB1>     INFO:    roc 2 with ID = 2  has maximal Vcal 56.0846 for pixel 7/1 mean/min/max = 45.3121/34.4402/56.184
[14:11:03.656] <TB1>     INFO:    roc 3 with ID = 3  has maximal Vcal 56.171 for pixel 8/2 mean/min/max = 44.5314/32.7819/56.281
[14:11:03.656] <TB1>     INFO:    roc 4 with ID = 4  has maximal Vcal 55.0708 for pixel 45/2 mean/min/max = 43.4887/31.7608/55.2165
[14:11:03.657] <TB1>     INFO:    roc 5 with ID = 5  has maximal Vcal 56.1729 for pixel 51/11 mean/min/max = 45.0752/33.9708/56.1796
[14:11:03.657] <TB1>     INFO:    roc 6 with ID = 6  has maximal Vcal 57.6943 for pixel 7/1 mean/min/max = 45.0081/31.905/58.1113
[14:11:03.658] <TB1>     INFO:    roc 7 with ID = 7  has maximal Vcal 56.9871 for pixel 8/79 mean/min/max = 44.8716/32.6753/57.068
[14:11:03.658] <TB1>     INFO:    roc 8 with ID = 8  has maximal Vcal 56.4653 for pixel 7/3 mean/min/max = 44.7112/32.6955/56.7268
[14:11:03.658] <TB1>     INFO:    roc 9 with ID = 9  has maximal Vcal 54.6713 for pixel 5/4 mean/min/max = 44.8989/34.7928/55.0049
[14:11:03.659] <TB1>     INFO:    roc 10 with ID = 10  has maximal Vcal 53.3435 for pixel 23/4 mean/min/max = 42.8894/31.5271/54.2517
[14:11:03.659] <TB1>     INFO:    roc 11 with ID = 11  has maximal Vcal 54.6928 for pixel 10/0 mean/min/max = 43.4036/32.1098/54.6973
[14:11:03.659] <TB1>     INFO:    roc 12 with ID = 12  has maximal Vcal 55.7422 for pixel 4/65 mean/min/max = 44.508/32.4101/56.6058
[14:11:03.660] <TB1>     INFO:    roc 13 with ID = 13  has maximal Vcal 57.8235 for pixel 15/2 mean/min/max = 45.6256/33.2137/58.0375
[14:11:03.660] <TB1>     INFO:    roc 14 with ID = 14  has maximal Vcal 55.373 for pixel 5/9 mean/min/max = 44.4734/33.2646/55.6822
[14:11:03.660] <TB1>     INFO:    roc 15 with ID = 15  has maximal Vcal 55.077 for pixel 17/0 mean/min/max = 43.5782/31.8458/55.3106
[14:11:03.661] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:11:03.792] <TB1>     INFO: Expecting 411648 events.
[14:11:11.392] <TB1>     INFO: 411648 events read in total (6885ms).
[14:11:11.398] <TB1>     INFO: Expecting 411648 events.
[14:11:19.139] <TB1>     INFO: 411648 events read in total (7071ms).
[14:11:19.148] <TB1>     INFO: Expecting 411648 events.
[14:11:26.807] <TB1>     INFO: 411648 events read in total (7001ms).
[14:11:26.819] <TB1>     INFO: Expecting 411648 events.
[14:11:34.429] <TB1>     INFO: 411648 events read in total (6948ms).
[14:11:34.443] <TB1>     INFO: Expecting 411648 events.
[14:11:42.023] <TB1>     INFO: 411648 events read in total (6927ms).
[14:11:42.041] <TB1>     INFO: Expecting 411648 events.
[14:11:49.468] <TB1>     INFO: 411648 events read in total (6776ms).
[14:11:49.488] <TB1>     INFO: Expecting 411648 events.
[14:11:56.940] <TB1>     INFO: 411648 events read in total (6796ms).
[14:11:56.963] <TB1>     INFO: Expecting 411648 events.
[14:12:04.378] <TB1>     INFO: 411648 events read in total (6764ms).
[14:12:04.404] <TB1>     INFO: Expecting 411648 events.
[14:12:12.077] <TB1>     INFO: 411648 events read in total (7021ms).
[14:12:12.103] <TB1>     INFO: Expecting 411648 events.
[14:12:19.773] <TB1>     INFO: 411648 events read in total (7026ms).
[14:12:19.804] <TB1>     INFO: Expecting 411648 events.
[14:12:27.434] <TB1>     INFO: 411648 events read in total (6992ms).
[14:12:27.466] <TB1>     INFO: Expecting 411648 events.
[14:12:35.149] <TB1>     INFO: 411648 events read in total (7045ms).
[14:12:35.185] <TB1>     INFO: Expecting 411648 events.
[14:12:42.862] <TB1>     INFO: 411648 events read in total (7042ms).
[14:12:42.898] <TB1>     INFO: Expecting 411648 events.
[14:12:50.549] <TB1>     INFO: 411648 events read in total (7019ms).
[14:12:50.590] <TB1>     INFO: Expecting 411648 events.
[14:12:58.214] <TB1>     INFO: 411648 events read in total (6996ms).
[14:12:58.258] <TB1>     INFO: Expecting 411648 events.
[14:13:05.895] <TB1>     INFO: 411648 events read in total (7015ms).
[14:13:05.939] <TB1>     INFO: Test took 122278ms.
[14:13:06.449] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1455 < 35 for itrim = 107; old thr = 33.4988 ... break
[14:13:06.492] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2651 < 35 for itrim = 114; old thr = 32.8285 ... break
[14:13:06.530] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.6512 < 35 for itrim+1 = 98; old thr = 34.4995 ... break
[14:13:06.580] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.9637 < 35 for itrim+1 = 112; old thr = 34.57 ... break
[14:13:06.628] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0698 < 35 for itrim = 104; old thr = 34.8585 ... break
[14:13:06.663] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.068 < 35 for itrim = 92; old thr = 34.7555 ... break
[14:13:06.702] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.8394 < 35 for itrim+1 = 99; old thr = 34.3722 ... break
[14:13:06.731] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.1387 < 35 for itrim+1 = 93; old thr = 34.9103 ... break
[14:13:06.772] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2884 < 35 for itrim = 109; old thr = 34.2956 ... break
[14:13:06.816] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.4603 < 35 for itrim+1 = 106; old thr = 34.6401 ... break
[14:13:06.819] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 197.042 < 35 for itrim+1 = 170; old thr = 16.6742 ... break
[14:13:06.856] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1122 < 35 for itrim = 102; old thr = 34.5164 ... break
[14:13:06.894] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0052 < 35 for itrim = 111; old thr = 33.5595 ... break
[14:13:06.938] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.011 < 35 for itrim = 110; old thr = 34.7771 ... break
[14:13:06.983] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.185 < 35 for itrim = 115; old thr = 34.3124 ... break
[14:13:07.026] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.9204 < 35 for itrim+1 = 103; old thr = 34.3739 ... break
[14:13:07.102] <TB1>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[14:13:07.113] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:13:07.113] <TB1>     INFO:     run 1 of 1
[14:13:07.113] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:13:07.464] <TB1>     INFO: Expecting 5025280 events.
[14:13:42.914] <TB1>     INFO: 864144 events read in total (34735ms).
[14:14:17.751] <TB1>     INFO: 1727840 events read in total (69572ms).
[14:14:52.870] <TB1>     INFO: 2590880 events read in total (104692ms).
[14:15:27.933] <TB1>     INFO: 3445624 events read in total (139754ms).
[14:16:02.914] <TB1>     INFO: 4296736 events read in total (174735ms).
[14:16:33.186] <TB1>     INFO: 5025280 events read in total (205007ms).
[14:16:33.267] <TB1>     INFO: Test took 206154ms.
[14:16:33.454] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:16:33.847] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:16:35.471] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:16:37.182] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:16:38.877] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:16:40.604] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:16:42.286] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:16:44.016] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:16:45.785] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:16:47.736] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:16:49.500] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:16:51.079] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:16:52.641] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:16:54.165] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:16:55.688] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:16:57.255] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:16:58.799] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:17:00.308] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 258199552
[14:17:00.310] <TB1>     INFO: ---> TrimStepCorr4 extremal thresholds: 4.499969 .. 81.995274
[14:17:00.384] <TB1>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 4 .. 91 (-1/-1) hits flags = 528 (plus default)
[14:17:00.395] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:17:00.395] <TB1>     INFO:     run 1 of 1
[14:17:00.395] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:17:00.742] <TB1>     INFO: Expecting 2928640 events.
[14:17:38.328] <TB1>     INFO: 962216 events read in total (36871ms).
[14:18:15.754] <TB1>     INFO: 1921520 events read in total (74297ms).
[14:18:52.243] <TB1>     INFO: 2870192 events read in total (110788ms).
[14:18:54.891] <TB1>     INFO: 2928640 events read in total (113434ms).
[14:18:54.929] <TB1>     INFO: Test took 114534ms.
[14:18:55.026] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:18:55.223] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:18:56.501] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:18:57.781] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:18:59.058] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:19:00.344] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:19:01.629] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:19:02.908] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:19:04.194] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:19:05.477] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:19:06.762] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:19:08.040] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:19:09.343] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:19:10.626] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:19:11.916] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:19:13.203] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:19:14.485] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:19:15.775] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 437690368
[14:19:15.858] <TB1>     INFO: ---> TrimStepCorr2 extremal thresholds: 15.870339 .. 43.079808
[14:19:15.934] <TB1>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 5 .. 53 (-1/-1) hits flags = 528 (plus default)
[14:19:15.945] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:19:15.945] <TB1>     INFO:     run 1 of 1
[14:19:15.945] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:19:16.293] <TB1>     INFO: Expecting 1630720 events.
[14:19:57.800] <TB1>     INFO: 1191264 events read in total (40793ms).
[14:20:13.463] <TB1>     INFO: 1630720 events read in total (56456ms).
[14:20:13.486] <TB1>     INFO: Test took 57542ms.
[14:20:13.522] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:20:13.593] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:20:14.605] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:20:15.607] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:20:16.618] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:20:17.635] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:20:18.657] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:20:19.799] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:20:20.763] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:20:21.718] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:20:22.675] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:20:23.633] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:20:24.598] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:20:25.555] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:20:26.508] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:20:27.461] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:20:28.420] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:20:29.388] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 437882880
[14:20:29.471] <TB1>     INFO: ---> TrimStepCorr1a extremal thresholds: 21.082204 .. 39.942523
[14:20:29.546] <TB1>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 11 .. 49 (-1/-1) hits flags = 528 (plus default)
[14:20:29.557] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:20:29.557] <TB1>     INFO:     run 1 of 1
[14:20:29.557] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:20:29.900] <TB1>     INFO: Expecting 1297920 events.
[14:21:12.150] <TB1>     INFO: 1200528 events read in total (41535ms).
[14:21:15.889] <TB1>     INFO: 1297920 events read in total (45274ms).
[14:21:15.906] <TB1>     INFO: Test took 46350ms.
[14:21:15.937] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:21:15.992] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:21:16.907] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:21:17.818] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:21:18.738] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:21:19.673] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:21:20.616] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:21:21.544] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:21:22.469] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:21:23.388] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:21:24.326] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:21:25.259] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:21:26.179] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:21:27.106] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:21:28.047] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:21:28.997] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:21:29.913] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:21:30.832] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 437882880
[14:21:30.913] <TB1>     INFO: ---> TrimStepCorr1b extremal thresholds: 24.644031 .. 39.033935
[14:21:30.986] <TB1>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 14 .. 49 (-1/-1) hits flags = 528 (plus default)
[14:21:30.997] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:21:30.997] <TB1>     INFO:     run 1 of 1
[14:21:30.997] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:21:31.340] <TB1>     INFO: Expecting 1198080 events.
[14:22:13.483] <TB1>     INFO: 1170976 events read in total (41429ms).
[14:22:14.859] <TB1>     INFO: 1198080 events read in total (42805ms).
[14:22:14.874] <TB1>     INFO: Test took 43878ms.
[14:22:14.903] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:22:14.961] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:22:15.870] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:22:16.778] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:22:17.689] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:22:18.601] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:22:19.515] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:22:20.426] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:22:21.337] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:22:22.272] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:22:23.186] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:22:24.105] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:22:25.019] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:22:25.940] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:22:26.857] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:22:27.772] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:22:28.698] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:22:29.622] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 437882880
[14:22:29.724] <TB1>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[14:22:29.725] <TB1>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[14:22:29.738] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:22:29.738] <TB1>     INFO:     run 1 of 1
[14:22:29.738] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:22:30.083] <TB1>     INFO: Expecting 1364480 events.
[14:23:09.177] <TB1>     INFO: 1074728 events read in total (38379ms).
[14:23:20.066] <TB1>     INFO: 1364480 events read in total (49268ms).
[14:23:20.080] <TB1>     INFO: Test took 50342ms.
[14:23:20.113] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:23:20.187] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:23:21.214] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:23:22.238] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:23:23.264] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:23:24.300] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:23:25.332] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:23:26.360] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:23:27.389] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:23:28.413] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:23:29.439] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:23:30.466] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:23:31.493] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:23:32.518] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:23:33.542] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:23:34.569] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:23:35.597] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:23:36.628] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 437882880
[14:23:36.666] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-50_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//dacParameters35_C0.dat
[14:23:36.666] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-50_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//dacParameters35_C1.dat
[14:23:36.666] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-50_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//dacParameters35_C2.dat
[14:23:36.666] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-50_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//dacParameters35_C3.dat
[14:23:36.667] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-50_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//dacParameters35_C4.dat
[14:23:36.667] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-50_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//dacParameters35_C5.dat
[14:23:36.667] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-50_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//dacParameters35_C6.dat
[14:23:36.667] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-50_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//dacParameters35_C7.dat
[14:23:36.667] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-50_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//dacParameters35_C8.dat
[14:23:36.667] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-50_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//dacParameters35_C9.dat
[14:23:36.667] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-50_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//dacParameters35_C10.dat
[14:23:36.667] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-50_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//dacParameters35_C11.dat
[14:23:36.667] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-50_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//dacParameters35_C12.dat
[14:23:36.667] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-50_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//dacParameters35_C13.dat
[14:23:36.668] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-50_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//dacParameters35_C14.dat
[14:23:36.668] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-50_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//dacParameters35_C15.dat
[14:23:36.668] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-2-50_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//trimParameters35_C0.dat
[14:23:36.676] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-2-50_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//trimParameters35_C1.dat
[14:23:36.683] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-2-50_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//trimParameters35_C2.dat
[14:23:36.690] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-2-50_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//trimParameters35_C3.dat
[14:23:36.696] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-2-50_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//trimParameters35_C4.dat
[14:23:36.703] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-2-50_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//trimParameters35_C5.dat
[14:23:36.710] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-2-50_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//trimParameters35_C6.dat
[14:23:36.717] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-2-50_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//trimParameters35_C7.dat
[14:23:36.724] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-2-50_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//trimParameters35_C8.dat
[14:23:36.731] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-2-50_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//trimParameters35_C9.dat
[14:23:36.738] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-2-50_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//trimParameters35_C10.dat
[14:23:36.745] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-2-50_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//trimParameters35_C11.dat
[14:23:36.752] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-2-50_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//trimParameters35_C12.dat
[14:23:36.759] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-2-50_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//trimParameters35_C13.dat
[14:23:36.767] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-2-50_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//trimParameters35_C14.dat
[14:23:36.774] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-2-50_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//trimParameters35_C15.dat
[14:23:36.781] <TB1>     INFO: PixTestTrim::trimTest() done
[14:23:36.781] <TB1>     INFO: vtrim:     107 114  98 112 104  92  99  93 109 106 170 102 111 110 115 103 
[14:23:36.781] <TB1>     INFO: vthrcomp:   90  90  92 100 102  88  97  93 101  90  98  99  87 102  91 101 
[14:23:36.781] <TB1>     INFO: vcal mean:  34.97  35.01  35.01  34.97  34.98  35.02  35.03  34.96  35.00  34.94  34.94  34.97  34.92  34.97  34.97  34.98 
[14:23:36.781] <TB1>     INFO: vcal RMS:    0.82   0.83   0.79   0.79   0.81   0.78   0.83   0.80   0.81   0.75   1.17   0.79   0.83   0.84   0.79   0.80 
[14:23:36.781] <TB1>     INFO: bits mean:   9.02   9.68   9.20   9.77  10.13   8.92   9.40   9.42   9.70   9.45  12.55  10.30   9.93   9.01  10.16  10.15 
[14:23:36.781] <TB1>     INFO: bits RMS:    2.76   2.38   2.51   2.61   2.56   2.77   2.86   2.70   2.64   2.35   1.36   2.47   2.52   2.84   2.37   2.56 
[14:23:36.792] <TB1>     INFO:    ----------------------------------------------------------------------
[14:23:36.792] <TB1>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[14:23:36.792] <TB1>     INFO:    ----------------------------------------------------------------------
[14:23:36.794] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[14:23:36.794] <TB1>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[14:23:36.806] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:23:36.806] <TB1>     INFO:     run 1 of 1
[14:23:36.807] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:23:37.152] <TB1>     INFO: Expecting 4160000 events.
[14:24:22.554] <TB1>     INFO: 1129215 events read in total (44687ms).
[14:25:08.206] <TB1>     INFO: 2249765 events read in total (90339ms).
[14:25:53.401] <TB1>     INFO: 3359480 events read in total (135534ms).
[14:26:25.519] <TB1>     INFO: 4160000 events read in total (167652ms).
[14:26:25.595] <TB1>     INFO: Test took 168789ms.
[14:26:25.732] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:26:26.044] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:26:28.056] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:26:30.042] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:26:31.907] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:26:33.786] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:26:35.642] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:26:37.503] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:26:39.366] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:26:41.231] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:26:43.100] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:26:44.956] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:26:46.754] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:26:48.554] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:26:50.388] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:26:52.263] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:26:54.112] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:26:55.936] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 438730752
[14:26:55.937] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[14:26:56.013] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[14:26:56.013] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 169 (-1/-1) hits flags = 528 (plus default)
[14:26:56.024] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:26:56.024] <TB1>     INFO:     run 1 of 1
[14:26:56.024] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:26:56.371] <TB1>     INFO: Expecting 3536000 events.
[14:27:42.872] <TB1>     INFO: 1179935 events read in total (45786ms).
[14:28:29.662] <TB1>     INFO: 2344145 events read in total (92576ms).
[14:29:16.384] <TB1>     INFO: 3500960 events read in total (139298ms).
[14:29:18.143] <TB1>     INFO: 3536000 events read in total (141057ms).
[14:29:18.188] <TB1>     INFO: Test took 142164ms.
[14:29:18.292] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:29:18.504] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:29:20.297] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:29:22.105] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:29:23.911] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:29:25.654] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:29:27.416] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:29:29.230] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:29:30.998] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:29:32.797] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:29:34.530] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:29:36.313] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:29:38.074] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:29:39.844] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:29:41.632] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:29:43.375] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:29:45.176] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:29:46.947] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 438730752
[14:29:46.949] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[14:29:47.022] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[14:29:47.022] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 157 (-1/-1) hits flags = 528 (plus default)
[14:29:47.033] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:29:47.033] <TB1>     INFO:     run 1 of 1
[14:29:47.033] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:29:47.378] <TB1>     INFO: Expecting 3286400 events.
[14:30:36.338] <TB1>     INFO: 1231710 events read in total (48245ms).
[14:31:24.096] <TB1>     INFO: 2440420 events read in total (96003ms).
[14:31:59.748] <TB1>     INFO: 3286400 events read in total (131655ms).
[14:31:59.796] <TB1>     INFO: Test took 132763ms.
[14:31:59.894] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:32:00.086] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:32:01.821] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:32:03.547] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:32:05.200] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:32:06.798] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:32:08.400] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:32:10.055] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:32:11.677] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:32:13.312] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:32:14.905] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:32:16.549] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:32:18.180] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:32:19.806] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:32:21.451] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:32:23.040] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:32:24.698] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:32:26.305] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 438730752
[14:32:26.307] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[14:32:26.380] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[14:32:26.380] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 156 (-1/-1) hits flags = 528 (plus default)
[14:32:26.391] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:32:26.391] <TB1>     INFO:     run 1 of 1
[14:32:26.392] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:32:26.734] <TB1>     INFO: Expecting 3265600 events.
[14:33:15.898] <TB1>     INFO: 1236320 events read in total (48449ms).
[14:34:03.495] <TB1>     INFO: 2448720 events read in total (96046ms).
[14:34:36.303] <TB1>     INFO: 3265600 events read in total (128854ms).
[14:34:36.343] <TB1>     INFO: Test took 129951ms.
[14:34:36.440] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:34:36.619] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:34:38.333] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:34:40.018] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:34:41.759] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:34:43.382] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:34:45.064] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:34:46.765] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:34:48.410] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:34:50.087] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:34:51.720] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:34:53.407] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:34:55.252] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:34:56.876] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:34:58.519] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:35:00.102] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:35:01.753] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:35:03.358] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 438730752
[14:35:03.359] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[14:35:03.433] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[14:35:03.433] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 157 (-1/-1) hits flags = 528 (plus default)
[14:35:03.443] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:35:03.443] <TB1>     INFO:     run 1 of 1
[14:35:03.443] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:35:03.787] <TB1>     INFO: Expecting 3286400 events.
[14:35:52.968] <TB1>     INFO: 1231255 events read in total (48467ms).
[14:36:40.691] <TB1>     INFO: 2438485 events read in total (96190ms).
[14:37:14.792] <TB1>     INFO: 3286400 events read in total (130291ms).
[14:37:14.836] <TB1>     INFO: Test took 131393ms.
[14:37:14.918] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:37:15.099] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:37:16.770] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:37:18.429] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:37:20.111] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:37:21.730] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:37:23.345] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:37:24.001] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:37:26.652] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:37:28.312] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:37:29.910] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:37:31.555] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:37:33.189] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:37:34.837] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:37:36.493] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:37:38.089] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:37:39.760] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:37:41.378] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 438730752
[14:37:41.379] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 8.78598, thr difference RMS: 1.44305
[14:37:41.379] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 8.74873, thr difference RMS: 1.62552
[14:37:41.379] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 8.40182, thr difference RMS: 1.54724
[14:37:41.379] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 7.35187, thr difference RMS: 1.68205
[14:37:41.380] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 8.10808, thr difference RMS: 1.42112
[14:37:41.380] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 9.39609, thr difference RMS: 1.42632
[14:37:41.380] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 8.37626, thr difference RMS: 1.58041
[14:37:41.380] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 8.90078, thr difference RMS: 1.46969
[14:37:41.381] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 7.82454, thr difference RMS: 1.77065
[14:37:41.381] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 8.67823, thr difference RMS: 1.22923
[14:37:41.381] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 8.35805, thr difference RMS: 1.68587
[14:37:41.381] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 8.06237, thr difference RMS: 1.63963
[14:37:41.381] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 8.66808, thr difference RMS: 1.35944
[14:37:41.382] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 8.77686, thr difference RMS: 1.6736
[14:37:41.382] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 8.93586, thr difference RMS: 1.3126
[14:37:41.382] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 7.72653, thr difference RMS: 1.4937
[14:37:41.382] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 8.76384, thr difference RMS: 1.44634
[14:37:41.382] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 8.73455, thr difference RMS: 1.61419
[14:37:41.383] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 8.48813, thr difference RMS: 1.53138
[14:37:41.383] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 7.36704, thr difference RMS: 1.69972
[14:37:41.383] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 8.12297, thr difference RMS: 1.43858
[14:37:41.383] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 9.35246, thr difference RMS: 1.41226
[14:37:41.383] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 8.4822, thr difference RMS: 1.57685
[14:37:41.384] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 9.03545, thr difference RMS: 1.46221
[14:37:41.384] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 7.8015, thr difference RMS: 1.75586
[14:37:41.384] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 8.61137, thr difference RMS: 1.19581
[14:37:41.384] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 8.26203, thr difference RMS: 1.69537
[14:37:41.384] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 7.93319, thr difference RMS: 1.63092
[14:37:41.385] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 8.65179, thr difference RMS: 1.32783
[14:37:41.385] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 8.7149, thr difference RMS: 1.67549
[14:37:41.385] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 8.93517, thr difference RMS: 1.2915
[14:37:41.385] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 7.67352, thr difference RMS: 1.48403
[14:37:41.385] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 8.789, thr difference RMS: 1.44051
[14:37:41.386] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 8.80444, thr difference RMS: 1.60809
[14:37:41.386] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 8.61755, thr difference RMS: 1.51503
[14:37:41.386] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 7.4184, thr difference RMS: 1.68354
[14:37:41.386] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 8.17941, thr difference RMS: 1.42567
[14:37:41.386] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 9.42819, thr difference RMS: 1.42594
[14:37:41.387] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 8.58425, thr difference RMS: 1.54998
[14:37:41.387] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 9.20912, thr difference RMS: 1.45275
[14:37:41.387] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 7.80828, thr difference RMS: 1.76054
[14:37:41.387] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 8.70197, thr difference RMS: 1.19429
[14:37:41.387] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 8.28573, thr difference RMS: 1.68098
[14:37:41.388] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 7.96159, thr difference RMS: 1.61909
[14:37:41.388] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 8.6952, thr difference RMS: 1.33671
[14:37:41.388] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 8.7088, thr difference RMS: 1.70072
[14:37:41.388] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 9.02772, thr difference RMS: 1.28371
[14:37:41.388] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 7.76555, thr difference RMS: 1.49768
[14:37:41.388] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 8.85648, thr difference RMS: 1.42907
[14:37:41.389] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 8.94442, thr difference RMS: 1.59447
[14:37:41.389] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 8.72788, thr difference RMS: 1.49208
[14:37:41.389] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 7.49674, thr difference RMS: 1.71616
[14:37:41.389] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 8.20402, thr difference RMS: 1.43587
[14:37:41.389] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 9.44844, thr difference RMS: 1.40083
[14:37:41.390] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 8.69421, thr difference RMS: 1.57619
[14:37:41.390] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 9.38235, thr difference RMS: 1.45218
[14:37:41.390] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 7.83713, thr difference RMS: 1.76844
[14:37:41.390] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 8.75838, thr difference RMS: 1.1822
[14:37:41.390] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 8.30146, thr difference RMS: 1.68438
[14:37:41.391] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 7.9686, thr difference RMS: 1.59555
[14:37:41.391] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 8.77476, thr difference RMS: 1.33295
[14:37:41.391] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 8.66305, thr difference RMS: 1.67473
[14:37:41.391] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 9.08078, thr difference RMS: 1.28997
[14:37:41.391] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 7.81936, thr difference RMS: 1.48964
[14:37:41.495] <TB1>     INFO: PixTestTrim::trimBitTest() done 
[14:37:41.498] <TB1>     INFO: PixTestTrim::doTest() done, duration: 2014 seconds
[14:37:41.498] <TB1>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[14:37:42.208] <TB1>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[14:37:42.208] <TB1>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[14:37:42.211] <TB1>     INFO: ######################################################################
[14:37:42.211] <TB1>     INFO: PixTestScurves::doTest() ntrig = 200
[14:37:42.211] <TB1>     INFO: ######################################################################
[14:37:42.211] <TB1>     INFO:    ----------------------------------------------------------------------
[14:37:42.211] <TB1>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[14:37:42.211] <TB1>     INFO:    ----------------------------------------------------------------------
[14:37:42.211] <TB1>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[14:37:42.223] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 200
[14:37:42.223] <TB1>     INFO:     run 1 of 1
[14:37:42.223] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:37:42.566] <TB1>     INFO: Expecting 59072000 events.
[14:38:11.528] <TB1>     INFO: 1072800 events read in total (28247ms).
[14:38:39.794] <TB1>     INFO: 2141200 events read in total (56513ms).
[14:39:08.429] <TB1>     INFO: 3210000 events read in total (85148ms).
[14:39:36.818] <TB1>     INFO: 4281400 events read in total (113537ms).
[14:40:05.048] <TB1>     INFO: 5350200 events read in total (141767ms).
[14:40:33.460] <TB1>     INFO: 6419200 events read in total (170179ms).
[14:41:02.057] <TB1>     INFO: 7490800 events read in total (198776ms).
[14:41:30.401] <TB1>     INFO: 8559000 events read in total (227120ms).
[14:41:58.924] <TB1>     INFO: 9627000 events read in total (255643ms).
[14:42:26.876] <TB1>     INFO: 10698800 events read in total (283595ms).
[14:42:55.383] <TB1>     INFO: 11767800 events read in total (312102ms).
[14:43:23.817] <TB1>     INFO: 12836600 events read in total (340536ms).
[14:43:52.231] <TB1>     INFO: 13908400 events read in total (368950ms).
[14:44:20.700] <TB1>     INFO: 14976800 events read in total (397419ms).
[14:44:49.047] <TB1>     INFO: 16045000 events read in total (425766ms).
[14:45:17.436] <TB1>     INFO: 17116600 events read in total (454155ms).
[14:45:45.929] <TB1>     INFO: 18185600 events read in total (482648ms).
[14:46:14.284] <TB1>     INFO: 19253600 events read in total (511003ms).
[14:46:42.741] <TB1>     INFO: 20323800 events read in total (539460ms).
[14:47:11.221] <TB1>     INFO: 21394200 events read in total (567940ms).
[14:47:39.576] <TB1>     INFO: 22463000 events read in total (596295ms).
[14:48:08.081] <TB1>     INFO: 23534200 events read in total (624800ms).
[14:48:36.499] <TB1>     INFO: 24604000 events read in total (653218ms).
[14:49:04.892] <TB1>     INFO: 25672400 events read in total (681611ms).
[14:49:33.225] <TB1>     INFO: 26743200 events read in total (709944ms).
[14:50:01.758] <TB1>     INFO: 27813200 events read in total (738477ms).
[14:50:30.136] <TB1>     INFO: 28881400 events read in total (766855ms).
[14:50:58.603] <TB1>     INFO: 29951800 events read in total (795322ms).
[14:51:26.997] <TB1>     INFO: 31021200 events read in total (823716ms).
[14:51:55.351] <TB1>     INFO: 32089600 events read in total (852070ms).
[14:52:23.758] <TB1>     INFO: 33158600 events read in total (880477ms).
[14:52:52.278] <TB1>     INFO: 34229800 events read in total (908997ms).
[14:53:20.667] <TB1>     INFO: 35297800 events read in total (937386ms).
[14:53:49.121] <TB1>     INFO: 36365600 events read in total (965840ms).
[14:54:17.554] <TB1>     INFO: 37436400 events read in total (994273ms).
[14:54:46.117] <TB1>     INFO: 38505800 events read in total (1022836ms).
[14:55:14.577] <TB1>     INFO: 39573800 events read in total (1051296ms).
[14:55:42.946] <TB1>     INFO: 40643600 events read in total (1079665ms).
[14:56:11.478] <TB1>     INFO: 41714000 events read in total (1108197ms).
[14:56:39.955] <TB1>     INFO: 42781600 events read in total (1136674ms).
[14:57:08.552] <TB1>     INFO: 43849600 events read in total (1165271ms).
[14:57:37.054] <TB1>     INFO: 44919000 events read in total (1193773ms).
[14:58:05.573] <TB1>     INFO: 45988600 events read in total (1222292ms).
[14:58:34.114] <TB1>     INFO: 47056600 events read in total (1250833ms).
[14:59:02.618] <TB1>     INFO: 48126000 events read in total (1279337ms).
[14:59:31.082] <TB1>     INFO: 49196600 events read in total (1307801ms).
[14:59:59.666] <TB1>     INFO: 50264400 events read in total (1336385ms).
[15:00:28.178] <TB1>     INFO: 51331200 events read in total (1364897ms).
[15:00:56.726] <TB1>     INFO: 52401000 events read in total (1393445ms).
[15:01:25.317] <TB1>     INFO: 53471200 events read in total (1422036ms).
[15:01:53.812] <TB1>     INFO: 54539200 events read in total (1450531ms).
[15:02:22.321] <TB1>     INFO: 55607000 events read in total (1479040ms).
[15:02:50.893] <TB1>     INFO: 56678400 events read in total (1507612ms).
[15:03:19.533] <TB1>     INFO: 57746800 events read in total (1536252ms).
[15:03:47.732] <TB1>     INFO: 58815400 events read in total (1564451ms).
[15:03:54.855] <TB1>     INFO: 59072000 events read in total (1571574ms).
[15:03:54.876] <TB1>     INFO: Test took 1572653ms.
[15:03:54.933] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:03:55.063] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:03:55.063] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:03:56.228] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:03:56.228] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:03:57.400] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:03:57.400] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:03:58.543] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:03:58.543] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:03:59.718] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:03:59.718] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:04:00.870] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:04:00.870] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:04:02.039] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:04:02.039] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:04:03.214] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:04:03.214] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:04:04.366] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:04:04.366] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:04:05.525] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:04:05.525] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:04:06.692] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:04:06.692] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:04:07.846] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:04:07.846] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:04:09.024] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:04:09.024] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:04:10.191] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:04:10.191] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:04:11.357] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:04:11.357] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:04:12.551] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:04:12.551] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:04:13.702] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 500281344
[15:04:13.741] <TB1>     INFO: PixTestScurves::scurves() done 
[15:04:13.741] <TB1>     INFO: Vcal mean:  35.06  35.10  35.10  35.04  35.02  35.07  35.15  35.06  35.08  35.03  35.05  35.01  35.00  35.12  35.07  35.05 
[15:04:13.741] <TB1>     INFO: Vcal RMS:    0.69   0.71   0.64   0.67   0.68   0.64   0.72   0.65   0.69   0.62   1.12   0.67   0.72   0.71   0.68   0.68 
[15:04:13.741] <TB1>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[15:04:13.815] <TB1>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[15:04:13.815] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[15:04:13.815] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[15:04:13.815] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[15:04:13.815] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[15:04:13.815] <TB1>     INFO: ######################################################################
[15:04:13.815] <TB1>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[15:04:13.815] <TB1>     INFO: ######################################################################
[15:04:13.818] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[15:04:14.161] <TB1>     INFO: Expecting 41600 events.
[15:04:18.164] <TB1>     INFO: 41600 events read in total (3279ms).
[15:04:18.166] <TB1>     INFO: Test took 4348ms.
[15:04:18.174] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:04:18.174] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66559
[15:04:18.174] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[15:04:18.180] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [10, 45, 47] has eff 0/10
[15:04:18.180] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [10, 45, 47]
[15:04:18.183] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 1
[15:04:18.183] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[15:04:18.183] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[15:04:18.183] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[15:04:18.524] <TB1>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[15:04:18.870] <TB1>     INFO: Expecting 41600 events.
[15:04:22.951] <TB1>     INFO: 41600 events read in total (3366ms).
[15:04:22.951] <TB1>     INFO: Test took 4427ms.
[15:04:22.959] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:04:22.959] <TB1>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66559
[15:04:22.959] <TB1>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[15:04:22.964] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 175.85
[15:04:22.964] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,7] phvalue 175
[15:04:22.964] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 184.2
[15:04:22.964] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 185
[15:04:22.964] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 178.753
[15:04:22.964] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 179
[15:04:22.965] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 182.193
[15:04:22.965] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 182
[15:04:22.965] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.476
[15:04:22.965] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [10 ,5] phvalue 178
[15:04:22.965] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 179.094
[15:04:22.965] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [10 ,7] phvalue 180
[15:04:22.965] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 178.116
[15:04:22.965] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 178
[15:04:22.965] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 172.991
[15:04:22.965] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 173
[15:04:22.965] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 168.172
[15:04:22.965] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,9] phvalue 168
[15:04:22.965] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 168.326
[15:04:22.966] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [12 ,5] phvalue 168
[15:04:22.966] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.697
[15:04:22.966] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 178
[15:04:22.966] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 183.766
[15:04:22.966] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 184
[15:04:22.966] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 192.348
[15:04:22.966] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 192
[15:04:22.966] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.329
[15:04:22.966] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 178
[15:04:22.966] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 178.218
[15:04:22.966] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,16] phvalue 178
[15:04:22.966] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 174.263
[15:04:22.966] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 174
[15:04:22.966] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[15:04:22.966] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[15:04:22.967] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[15:04:23.058] <TB1>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[15:04:23.401] <TB1>     INFO: Expecting 41600 events.
[15:04:27.450] <TB1>     INFO: 41600 events read in total (3335ms).
[15:04:27.451] <TB1>     INFO: Test took 4393ms.
[15:04:27.458] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:04:27.458] <TB1>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66559
[15:04:27.458] <TB1>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[15:04:27.462] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[15:04:27.463] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 58minph_roc = 8
[15:04:27.463] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 79.6611
[15:04:27.463] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,8] phvalue 80
[15:04:27.463] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 81.9463
[15:04:27.463] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,13] phvalue 82
[15:04:27.463] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 71.9223
[15:04:27.463] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,13] phvalue 71
[15:04:27.464] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 88.6206
[15:04:27.464] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,23] phvalue 89
[15:04:27.464] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 70.6388
[15:04:27.464] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,24] phvalue 71
[15:04:27.464] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 66.9675
[15:04:27.464] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,43] phvalue 67
[15:04:27.464] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 76.0039
[15:04:27.464] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [10 ,50] phvalue 76
[15:04:27.464] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 66.7807
[15:04:27.464] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,8] phvalue 66
[15:04:27.464] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 62.516
[15:04:27.464] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,44] phvalue 63
[15:04:27.464] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 62.5324
[15:04:27.464] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [30 ,12] phvalue 63
[15:04:27.465] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 70.4953
[15:04:27.465] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,25] phvalue 70
[15:04:27.465] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 78.335
[15:04:27.465] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,30] phvalue 78
[15:04:27.465] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 91.0087
[15:04:27.465] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,24] phvalue 92
[15:04:27.465] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 68.4342
[15:04:27.465] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,25] phvalue 68
[15:04:27.465] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 69.4387
[15:04:27.465] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 70
[15:04:27.465] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 67.57
[15:04:27.465] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,60] phvalue 68
[15:04:27.468] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 8, 0 0
[15:04:27.880] <TB1>     INFO: Expecting 2560 events.
[15:04:28.839] <TB1>     INFO: 2560 events read in total (244ms).
[15:04:28.839] <TB1>     INFO: Test took 1371ms.
[15:04:28.840] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:04:28.840] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 13, 1 1
[15:04:29.347] <TB1>     INFO: Expecting 2560 events.
[15:04:30.305] <TB1>     INFO: 2560 events read in total (243ms).
[15:04:30.306] <TB1>     INFO: Test took 1466ms.
[15:04:30.306] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:04:30.306] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 13, 2 2
[15:04:30.814] <TB1>     INFO: Expecting 2560 events.
[15:04:31.771] <TB1>     INFO: 2560 events read in total (242ms).
[15:04:31.772] <TB1>     INFO: Test took 1466ms.
[15:04:31.772] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:04:31.772] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 23, 3 3
[15:04:32.279] <TB1>     INFO: Expecting 2560 events.
[15:04:33.236] <TB1>     INFO: 2560 events read in total (242ms).
[15:04:33.236] <TB1>     INFO: Test took 1464ms.
[15:04:33.237] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:04:33.237] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 24, 4 4
[15:04:33.744] <TB1>     INFO: Expecting 2560 events.
[15:04:34.703] <TB1>     INFO: 2560 events read in total (244ms).
[15:04:34.703] <TB1>     INFO: Test took 1465ms.
[15:04:34.703] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:04:34.704] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 43, 5 5
[15:04:35.212] <TB1>     INFO: Expecting 2560 events.
[15:04:36.169] <TB1>     INFO: 2560 events read in total (242ms).
[15:04:36.170] <TB1>     INFO: Test took 1466ms.
[15:04:36.170] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:04:36.170] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 10, 50, 6 6
[15:04:36.677] <TB1>     INFO: Expecting 2560 events.
[15:04:37.634] <TB1>     INFO: 2560 events read in total (241ms).
[15:04:37.635] <TB1>     INFO: Test took 1465ms.
[15:04:37.635] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:04:37.635] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 8, 7 7
[15:04:38.142] <TB1>     INFO: Expecting 2560 events.
[15:04:39.099] <TB1>     INFO: 2560 events read in total (242ms).
[15:04:39.100] <TB1>     INFO: Test took 1465ms.
[15:04:39.100] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:04:39.100] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 44, 8 8
[15:04:39.607] <TB1>     INFO: Expecting 2560 events.
[15:04:40.565] <TB1>     INFO: 2560 events read in total (243ms).
[15:04:40.566] <TB1>     INFO: Test took 1466ms.
[15:04:40.566] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:04:40.566] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 30, 12, 9 9
[15:04:41.074] <TB1>     INFO: Expecting 2560 events.
[15:04:42.032] <TB1>     INFO: 2560 events read in total (243ms).
[15:04:42.032] <TB1>     INFO: Test took 1466ms.
[15:04:42.032] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:04:42.033] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 25, 10 10
[15:04:42.540] <TB1>     INFO: Expecting 2560 events.
[15:04:43.498] <TB1>     INFO: 2560 events read in total (243ms).
[15:04:43.498] <TB1>     INFO: Test took 1465ms.
[15:04:43.498] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:04:43.498] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 30, 11 11
[15:04:44.006] <TB1>     INFO: Expecting 2560 events.
[15:04:44.964] <TB1>     INFO: 2560 events read in total (243ms).
[15:04:44.964] <TB1>     INFO: Test took 1466ms.
[15:04:44.964] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:04:44.964] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 24, 12 12
[15:04:45.472] <TB1>     INFO: Expecting 2560 events.
[15:04:46.429] <TB1>     INFO: 2560 events read in total (242ms).
[15:04:46.429] <TB1>     INFO: Test took 1464ms.
[15:04:46.429] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:04:46.430] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 25, 13 13
[15:04:46.938] <TB1>     INFO: Expecting 2560 events.
[15:04:47.896] <TB1>     INFO: 2560 events read in total (243ms).
[15:04:47.897] <TB1>     INFO: Test took 1467ms.
[15:04:47.897] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:04:47.897] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 14 14
[15:04:48.404] <TB1>     INFO: Expecting 2560 events.
[15:04:49.362] <TB1>     INFO: 2560 events read in total (243ms).
[15:04:49.363] <TB1>     INFO: Test took 1466ms.
[15:04:49.363] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:04:49.363] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 60, 15 15
[15:04:49.870] <TB1>     INFO: Expecting 2560 events.
[15:04:50.826] <TB1>     INFO: 2560 events read in total (241ms).
[15:04:50.827] <TB1>     INFO: Test took 1464ms.
[15:04:50.827] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:04:50.828] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC0
[15:04:50.828] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC1
[15:04:50.828] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC2
[15:04:50.828] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC3
[15:04:50.828] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC4
[15:04:50.828] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC5
[15:04:50.828] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 35 on ROC6
[15:04:50.828] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC7
[15:04:50.828] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC8
[15:04:50.828] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC9
[15:04:50.828] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC10
[15:04:50.828] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC11
[15:04:50.828] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC12
[15:04:50.828] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC13
[15:04:50.828] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC14
[15:04:50.828] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC15
[15:04:50.832] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:04:51.336] <TB1>     INFO: Expecting 655360 events.
[15:05:03.104] <TB1>     INFO: 655360 events read in total (11053ms).
[15:05:03.115] <TB1>     INFO: Expecting 655360 events.
[15:05:14.715] <TB1>     INFO: 655360 events read in total (11037ms).
[15:05:14.731] <TB1>     INFO: Expecting 655360 events.
[15:05:26.370] <TB1>     INFO: 655360 events read in total (11073ms).
[15:05:26.389] <TB1>     INFO: Expecting 655360 events.
[15:05:37.948] <TB1>     INFO: 655360 events read in total (10997ms).
[15:05:37.973] <TB1>     INFO: Expecting 655360 events.
[15:05:49.556] <TB1>     INFO: 655360 events read in total (11025ms).
[15:05:49.584] <TB1>     INFO: Expecting 655360 events.
[15:06:01.158] <TB1>     INFO: 655360 events read in total (11022ms).
[15:06:01.190] <TB1>     INFO: Expecting 655360 events.
[15:06:12.749] <TB1>     INFO: 655360 events read in total (11013ms).
[15:06:12.785] <TB1>     INFO: Expecting 655360 events.
[15:06:24.415] <TB1>     INFO: 655360 events read in total (11084ms).
[15:06:24.455] <TB1>     INFO: Expecting 655360 events.
[15:06:36.033] <TB1>     INFO: 655360 events read in total (11037ms).
[15:06:36.078] <TB1>     INFO: Expecting 655360 events.
[15:06:47.711] <TB1>     INFO: 655360 events read in total (11096ms).
[15:06:47.760] <TB1>     INFO: Expecting 655360 events.
[15:06:59.383] <TB1>     INFO: 655360 events read in total (11087ms).
[15:06:59.439] <TB1>     INFO: Expecting 655360 events.
[15:07:11.017] <TB1>     INFO: 655360 events read in total (11052ms).
[15:07:11.073] <TB1>     INFO: Expecting 655360 events.
[15:07:22.725] <TB1>     INFO: 655360 events read in total (11125ms).
[15:07:22.791] <TB1>     INFO: Expecting 655360 events.
[15:07:34.407] <TB1>     INFO: 655360 events read in total (11090ms).
[15:07:34.472] <TB1>     INFO: Expecting 655360 events.
[15:07:46.146] <TB1>     INFO: 655360 events read in total (11147ms).
[15:07:46.216] <TB1>     INFO: Expecting 655360 events.
[15:07:57.771] <TB1>     INFO: 655360 events read in total (11028ms).
[15:07:57.844] <TB1>     INFO: Test took 187012ms.
[15:07:57.938] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:07:58.245] <TB1>     INFO: Expecting 655360 events.
[15:08:09.951] <TB1>     INFO: 655360 events read in total (10992ms).
[15:08:09.962] <TB1>     INFO: Expecting 655360 events.
[15:08:21.536] <TB1>     INFO: 655360 events read in total (11008ms).
[15:08:21.552] <TB1>     INFO: Expecting 655360 events.
[15:08:33.132] <TB1>     INFO: 655360 events read in total (11016ms).
[15:08:33.152] <TB1>     INFO: Expecting 655360 events.
[15:08:44.715] <TB1>     INFO: 655360 events read in total (11000ms).
[15:08:44.739] <TB1>     INFO: Expecting 655360 events.
[15:08:56.138] <TB1>     INFO: 655360 events read in total (10838ms).
[15:08:56.166] <TB1>     INFO: Expecting 655360 events.
[15:09:07.662] <TB1>     INFO: 655360 events read in total (10938ms).
[15:09:07.695] <TB1>     INFO: Expecting 655360 events.
[15:09:19.319] <TB1>     INFO: 655360 events read in total (11080ms).
[15:09:19.356] <TB1>     INFO: Expecting 655360 events.
[15:09:30.994] <TB1>     INFO: 655360 events read in total (11098ms).
[15:09:31.036] <TB1>     INFO: Expecting 655360 events.
[15:09:42.745] <TB1>     INFO: 655360 events read in total (11171ms).
[15:09:42.789] <TB1>     INFO: Expecting 655360 events.
[15:09:54.397] <TB1>     INFO: 655360 events read in total (11071ms).
[15:09:54.446] <TB1>     INFO: Expecting 655360 events.
[15:10:06.057] <TB1>     INFO: 655360 events read in total (11079ms).
[15:10:06.110] <TB1>     INFO: Expecting 655360 events.
[15:10:17.711] <TB1>     INFO: 655360 events read in total (11070ms).
[15:10:17.770] <TB1>     INFO: Expecting 655360 events.
[15:10:29.377] <TB1>     INFO: 655360 events read in total (11080ms).
[15:10:29.440] <TB1>     INFO: Expecting 655360 events.
[15:10:41.083] <TB1>     INFO: 655360 events read in total (11116ms).
[15:10:41.150] <TB1>     INFO: Expecting 655360 events.
[15:10:52.789] <TB1>     INFO: 655360 events read in total (11112ms).
[15:10:52.859] <TB1>     INFO: Expecting 655360 events.
[15:11:04.411] <TB1>     INFO: 655360 events read in total (11025ms).
[15:11:04.487] <TB1>     INFO: Test took 186549ms.
[15:11:04.658] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:11:04.659] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[15:11:04.659] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:11:04.659] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[15:11:04.659] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:11:04.660] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[15:11:04.660] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:11:04.660] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[15:11:04.660] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:11:04.661] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[15:11:04.661] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:11:04.661] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[15:11:04.661] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:11:04.662] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[15:11:04.662] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:11:04.662] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[15:11:04.662] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:11:04.662] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[15:11:04.662] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:11:04.663] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[15:11:04.663] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:11:04.663] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[15:11:04.663] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:11:04.664] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[15:11:04.664] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:11:04.664] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[15:11:04.664] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:11:04.664] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[15:11:04.664] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:11:04.665] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[15:11:04.665] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:11:04.665] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[15:11:04.665] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:11:04.673] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:11:04.680] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:11:04.687] <TB1>     INFO: safety margin for low PH: adding 1, margin is now 21
[15:11:04.694] <TB1>     INFO: safety margin for low PH: adding 2, margin is now 22
[15:11:04.701] <TB1>     INFO: safety margin for low PH: adding 3, margin is now 23
[15:11:04.709] <TB1>     INFO: safety margin for low PH: adding 4, margin is now 24
[15:11:04.716] <TB1>     INFO: safety margin for low PH: adding 5, margin is now 25
[15:11:04.723] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:11:04.730] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:11:04.737] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:11:04.744] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:11:04.751] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:11:04.758] <TB1>     INFO: safety margin for low PH: adding 1, margin is now 21
[15:11:04.765] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:11:04.772] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:11:04.779] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:11:04.786] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:11:04.792] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:11:04.799] <TB1>     INFO: safety margin for low PH: adding 1, margin is now 21
[15:11:04.806] <TB1>     INFO: safety margin for low PH: adding 2, margin is now 22
[15:11:04.813] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:11:04.820] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:11:04.826] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:11:04.833] <TB1>     INFO: safety margin for low PH: adding 1, margin is now 21
[15:11:04.840] <TB1>     INFO: safety margin for low PH: adding 2, margin is now 22
[15:11:04.847] <TB1>     INFO: safety margin for low PH: adding 3, margin is now 23
[15:11:04.854] <TB1>     INFO: safety margin for low PH: adding 4, margin is now 24
[15:11:04.861] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[15:11:04.891] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-50_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//dacParameters35_C0.dat
[15:11:04.892] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-50_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//dacParameters35_C1.dat
[15:11:04.892] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-50_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//dacParameters35_C2.dat
[15:11:04.892] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-50_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//dacParameters35_C3.dat
[15:11:04.892] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-50_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//dacParameters35_C4.dat
[15:11:04.892] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-50_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//dacParameters35_C5.dat
[15:11:04.892] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-50_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//dacParameters35_C6.dat
[15:11:04.892] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-50_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//dacParameters35_C7.dat
[15:11:04.892] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-50_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//dacParameters35_C8.dat
[15:11:04.893] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-50_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//dacParameters35_C9.dat
[15:11:04.893] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-50_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//dacParameters35_C10.dat
[15:11:04.893] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-50_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//dacParameters35_C11.dat
[15:11:04.893] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-50_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//dacParameters35_C12.dat
[15:11:04.893] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-50_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//dacParameters35_C13.dat
[15:11:04.893] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-50_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//dacParameters35_C14.dat
[15:11:04.893] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-50_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//dacParameters35_C15.dat
[15:11:05.243] <TB1>     INFO: Expecting 41600 events.
[15:11:09.117] <TB1>     INFO: 41600 events read in total (3159ms).
[15:11:09.118] <TB1>     INFO: Test took 4222ms.
[15:11:09.781] <TB1>     INFO: Expecting 41600 events.
[15:11:13.617] <TB1>     INFO: 41600 events read in total (3120ms).
[15:11:13.618] <TB1>     INFO: Test took 4192ms.
[15:11:14.270] <TB1>     INFO: Expecting 41600 events.
[15:11:18.131] <TB1>     INFO: 41600 events read in total (3147ms).
[15:11:18.132] <TB1>     INFO: Test took 4211ms.
[15:11:18.440] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:11:18.571] <TB1>     INFO: Expecting 2560 events.
[15:11:19.527] <TB1>     INFO: 2560 events read in total (241ms).
[15:11:19.528] <TB1>     INFO: Test took 1088ms.
[15:11:19.530] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:11:20.063] <TB1>     INFO: Expecting 2560 events.
[15:11:21.019] <TB1>     INFO: 2560 events read in total (241ms).
[15:11:21.020] <TB1>     INFO: Test took 1490ms.
[15:11:21.022] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:11:21.528] <TB1>     INFO: Expecting 2560 events.
[15:11:22.486] <TB1>     INFO: 2560 events read in total (243ms).
[15:11:22.487] <TB1>     INFO: Test took 1465ms.
[15:11:22.489] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:11:22.995] <TB1>     INFO: Expecting 2560 events.
[15:11:23.952] <TB1>     INFO: 2560 events read in total (242ms).
[15:11:23.953] <TB1>     INFO: Test took 1464ms.
[15:11:23.955] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:11:24.462] <TB1>     INFO: Expecting 2560 events.
[15:11:25.421] <TB1>     INFO: 2560 events read in total (244ms).
[15:11:25.422] <TB1>     INFO: Test took 1467ms.
[15:11:25.423] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:11:25.931] <TB1>     INFO: Expecting 2560 events.
[15:11:26.889] <TB1>     INFO: 2560 events read in total (243ms).
[15:11:26.889] <TB1>     INFO: Test took 1466ms.
[15:11:26.891] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:11:27.399] <TB1>     INFO: Expecting 2560 events.
[15:11:28.357] <TB1>     INFO: 2560 events read in total (243ms).
[15:11:28.358] <TB1>     INFO: Test took 1467ms.
[15:11:28.361] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:11:28.866] <TB1>     INFO: Expecting 2560 events.
[15:11:29.826] <TB1>     INFO: 2560 events read in total (244ms).
[15:11:29.826] <TB1>     INFO: Test took 1465ms.
[15:11:29.828] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:11:30.336] <TB1>     INFO: Expecting 2560 events.
[15:11:31.295] <TB1>     INFO: 2560 events read in total (244ms).
[15:11:31.295] <TB1>     INFO: Test took 1467ms.
[15:11:31.298] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:11:31.805] <TB1>     INFO: Expecting 2560 events.
[15:11:32.762] <TB1>     INFO: 2560 events read in total (242ms).
[15:11:32.763] <TB1>     INFO: Test took 1465ms.
[15:11:32.766] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:11:33.288] <TB1>     INFO: Expecting 2560 events.
[15:11:34.246] <TB1>     INFO: 2560 events read in total (243ms).
[15:11:34.247] <TB1>     INFO: Test took 1482ms.
[15:11:34.250] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:11:34.755] <TB1>     INFO: Expecting 2560 events.
[15:11:35.713] <TB1>     INFO: 2560 events read in total (244ms).
[15:11:35.713] <TB1>     INFO: Test took 1463ms.
[15:11:35.715] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:11:36.221] <TB1>     INFO: Expecting 2560 events.
[15:11:37.180] <TB1>     INFO: 2560 events read in total (243ms).
[15:11:37.181] <TB1>     INFO: Test took 1466ms.
[15:11:37.182] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:11:37.690] <TB1>     INFO: Expecting 2560 events.
[15:11:38.653] <TB1>     INFO: 2560 events read in total (248ms).
[15:11:38.653] <TB1>     INFO: Test took 1471ms.
[15:11:38.658] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:11:39.162] <TB1>     INFO: Expecting 2560 events.
[15:11:40.123] <TB1>     INFO: 2560 events read in total (246ms).
[15:11:40.123] <TB1>     INFO: Test took 1465ms.
[15:11:40.125] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:11:40.632] <TB1>     INFO: Expecting 2560 events.
[15:11:41.593] <TB1>     INFO: 2560 events read in total (246ms).
[15:11:41.593] <TB1>     INFO: Test took 1468ms.
[15:11:41.595] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:11:42.103] <TB1>     INFO: Expecting 2560 events.
[15:11:43.061] <TB1>     INFO: 2560 events read in total (244ms).
[15:11:43.062] <TB1>     INFO: Test took 1467ms.
[15:11:43.063] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:11:43.572] <TB1>     INFO: Expecting 2560 events.
[15:11:44.532] <TB1>     INFO: 2560 events read in total (245ms).
[15:11:44.533] <TB1>     INFO: Test took 1470ms.
[15:11:44.535] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:11:45.041] <TB1>     INFO: Expecting 2560 events.
[15:11:45.002] <TB1>     INFO: 2560 events read in total (246ms).
[15:11:45.003] <TB1>     INFO: Test took 1468ms.
[15:11:46.006] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:11:46.511] <TB1>     INFO: Expecting 2560 events.
[15:11:47.469] <TB1>     INFO: 2560 events read in total (243ms).
[15:11:47.469] <TB1>     INFO: Test took 1464ms.
[15:11:47.471] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:11:47.978] <TB1>     INFO: Expecting 2560 events.
[15:11:48.937] <TB1>     INFO: 2560 events read in total (245ms).
[15:11:48.937] <TB1>     INFO: Test took 1466ms.
[15:11:48.939] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:11:49.446] <TB1>     INFO: Expecting 2560 events.
[15:11:50.404] <TB1>     INFO: 2560 events read in total (243ms).
[15:11:50.405] <TB1>     INFO: Test took 1466ms.
[15:11:50.407] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:11:50.913] <TB1>     INFO: Expecting 2560 events.
[15:11:51.873] <TB1>     INFO: 2560 events read in total (245ms).
[15:11:51.873] <TB1>     INFO: Test took 1466ms.
[15:11:51.875] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:11:52.382] <TB1>     INFO: Expecting 2560 events.
[15:11:53.341] <TB1>     INFO: 2560 events read in total (244ms).
[15:11:53.341] <TB1>     INFO: Test took 1467ms.
[15:11:53.344] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:11:53.850] <TB1>     INFO: Expecting 2560 events.
[15:11:54.811] <TB1>     INFO: 2560 events read in total (246ms).
[15:11:54.812] <TB1>     INFO: Test took 1469ms.
[15:11:54.814] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:11:55.322] <TB1>     INFO: Expecting 2560 events.
[15:11:56.280] <TB1>     INFO: 2560 events read in total (243ms).
[15:11:56.281] <TB1>     INFO: Test took 1467ms.
[15:11:56.283] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:11:56.789] <TB1>     INFO: Expecting 2560 events.
[15:11:57.745] <TB1>     INFO: 2560 events read in total (242ms).
[15:11:57.746] <TB1>     INFO: Test took 1463ms.
[15:11:57.748] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:11:58.254] <TB1>     INFO: Expecting 2560 events.
[15:11:59.213] <TB1>     INFO: 2560 events read in total (244ms).
[15:11:59.213] <TB1>     INFO: Test took 1465ms.
[15:11:59.216] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:11:59.722] <TB1>     INFO: Expecting 2560 events.
[15:12:00.682] <TB1>     INFO: 2560 events read in total (245ms).
[15:12:00.683] <TB1>     INFO: Test took 1467ms.
[15:12:00.686] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:12:01.191] <TB1>     INFO: Expecting 2560 events.
[15:12:02.148] <TB1>     INFO: 2560 events read in total (242ms).
[15:12:02.149] <TB1>     INFO: Test took 1463ms.
[15:12:02.152] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:12:02.658] <TB1>     INFO: Expecting 2560 events.
[15:12:03.616] <TB1>     INFO: 2560 events read in total (244ms).
[15:12:03.616] <TB1>     INFO: Test took 1465ms.
[15:12:03.617] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:12:04.125] <TB1>     INFO: Expecting 2560 events.
[15:12:05.084] <TB1>     INFO: 2560 events read in total (244ms).
[15:12:05.084] <TB1>     INFO: Test took 1467ms.
[15:12:06.111] <TB1>     INFO: PixTestPhOptimization::doTest() done, duration: 472 seconds
[15:12:06.111] <TB1>     INFO: PH scale (per ROC):    72  80  82  75  83  86  77  80  79  80  82  82  83  80  87  84
[15:12:06.111] <TB1>     INFO: PH offset (per ROC):  173 166 176 163 174 175 175 178 181 181 175 167 158 177 173 176
[15:12:06.283] <TB1>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[15:12:06.286] <TB1>     INFO: ######################################################################
[15:12:06.286] <TB1>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[15:12:06.286] <TB1>     INFO: ######################################################################
[15:12:06.286] <TB1>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[15:12:06.299] <TB1>     INFO: scanning low vcal = 10
[15:12:06.641] <TB1>     INFO: Expecting 41600 events.
[15:12:10.354] <TB1>     INFO: 41600 events read in total (2998ms).
[15:12:10.354] <TB1>     INFO: Test took 4055ms.
[15:12:10.356] <TB1>     INFO: scanning low vcal = 20
[15:12:10.862] <TB1>     INFO: Expecting 41600 events.
[15:12:14.574] <TB1>     INFO: 41600 events read in total (2997ms).
[15:12:14.574] <TB1>     INFO: Test took 4219ms.
[15:12:14.577] <TB1>     INFO: scanning low vcal = 30
[15:12:15.083] <TB1>     INFO: Expecting 41600 events.
[15:12:18.818] <TB1>     INFO: 41600 events read in total (3020ms).
[15:12:18.819] <TB1>     INFO: Test took 4242ms.
[15:12:18.821] <TB1>     INFO: scanning low vcal = 40
[15:12:19.324] <TB1>     INFO: Expecting 41600 events.
[15:12:23.572] <TB1>     INFO: 41600 events read in total (3533ms).
[15:12:23.573] <TB1>     INFO: Test took 4752ms.
[15:12:23.576] <TB1>     INFO: scanning low vcal = 50
[15:12:23.997] <TB1>     INFO: Expecting 41600 events.
[15:12:28.274] <TB1>     INFO: 41600 events read in total (3562ms).
[15:12:28.275] <TB1>     INFO: Test took 4699ms.
[15:12:28.278] <TB1>     INFO: scanning low vcal = 60
[15:12:28.700] <TB1>     INFO: Expecting 41600 events.
[15:12:32.957] <TB1>     INFO: 41600 events read in total (3543ms).
[15:12:32.958] <TB1>     INFO: Test took 4680ms.
[15:12:32.961] <TB1>     INFO: scanning low vcal = 70
[15:12:33.384] <TB1>     INFO: Expecting 41600 events.
[15:12:37.635] <TB1>     INFO: 41600 events read in total (3536ms).
[15:12:37.636] <TB1>     INFO: Test took 4675ms.
[15:12:37.642] <TB1>     INFO: scanning low vcal = 80
[15:12:38.064] <TB1>     INFO: Expecting 41600 events.
[15:12:42.343] <TB1>     INFO: 41600 events read in total (3564ms).
[15:12:42.344] <TB1>     INFO: Test took 4702ms.
[15:12:42.347] <TB1>     INFO: scanning low vcal = 90
[15:12:42.771] <TB1>     INFO: Expecting 41600 events.
[15:12:47.034] <TB1>     INFO: 41600 events read in total (3548ms).
[15:12:47.035] <TB1>     INFO: Test took 4688ms.
[15:12:47.038] <TB1>     INFO: scanning low vcal = 100
[15:12:47.457] <TB1>     INFO: Expecting 41600 events.
[15:12:51.868] <TB1>     INFO: 41600 events read in total (3696ms).
[15:12:51.869] <TB1>     INFO: Test took 4830ms.
[15:12:51.872] <TB1>     INFO: scanning low vcal = 110
[15:12:52.296] <TB1>     INFO: Expecting 41600 events.
[15:12:56.557] <TB1>     INFO: 41600 events read in total (3546ms).
[15:12:56.557] <TB1>     INFO: Test took 4685ms.
[15:12:56.560] <TB1>     INFO: scanning low vcal = 120
[15:12:56.982] <TB1>     INFO: Expecting 41600 events.
[15:13:01.241] <TB1>     INFO: 41600 events read in total (3545ms).
[15:13:01.242] <TB1>     INFO: Test took 4682ms.
[15:13:01.245] <TB1>     INFO: scanning low vcal = 130
[15:13:01.667] <TB1>     INFO: Expecting 41600 events.
[15:13:05.942] <TB1>     INFO: 41600 events read in total (3560ms).
[15:13:05.943] <TB1>     INFO: Test took 4698ms.
[15:13:05.946] <TB1>     INFO: scanning low vcal = 140
[15:13:06.366] <TB1>     INFO: Expecting 41600 events.
[15:13:10.624] <TB1>     INFO: 41600 events read in total (3543ms).
[15:13:10.625] <TB1>     INFO: Test took 4679ms.
[15:13:10.628] <TB1>     INFO: scanning low vcal = 150
[15:13:11.053] <TB1>     INFO: Expecting 41600 events.
[15:13:15.321] <TB1>     INFO: 41600 events read in total (3553ms).
[15:13:15.321] <TB1>     INFO: Test took 4693ms.
[15:13:15.324] <TB1>     INFO: scanning low vcal = 160
[15:13:15.747] <TB1>     INFO: Expecting 41600 events.
[15:13:20.005] <TB1>     INFO: 41600 events read in total (3543ms).
[15:13:20.006] <TB1>     INFO: Test took 4682ms.
[15:13:20.009] <TB1>     INFO: scanning low vcal = 170
[15:13:20.428] <TB1>     INFO: Expecting 41600 events.
[15:13:24.691] <TB1>     INFO: 41600 events read in total (3548ms).
[15:13:24.691] <TB1>     INFO: Test took 4682ms.
[15:13:24.696] <TB1>     INFO: scanning low vcal = 180
[15:13:25.116] <TB1>     INFO: Expecting 41600 events.
[15:13:29.394] <TB1>     INFO: 41600 events read in total (3560ms).
[15:13:29.395] <TB1>     INFO: Test took 4699ms.
[15:13:29.398] <TB1>     INFO: scanning low vcal = 190
[15:13:29.820] <TB1>     INFO: Expecting 41600 events.
[15:13:34.084] <TB1>     INFO: 41600 events read in total (3549ms).
[15:13:34.085] <TB1>     INFO: Test took 4687ms.
[15:13:34.087] <TB1>     INFO: scanning low vcal = 200
[15:13:34.510] <TB1>     INFO: Expecting 41600 events.
[15:13:38.786] <TB1>     INFO: 41600 events read in total (3562ms).
[15:13:38.786] <TB1>     INFO: Test took 4698ms.
[15:13:38.789] <TB1>     INFO: scanning low vcal = 210
[15:13:39.210] <TB1>     INFO: Expecting 41600 events.
[15:13:43.473] <TB1>     INFO: 41600 events read in total (3548ms).
[15:13:43.474] <TB1>     INFO: Test took 4685ms.
[15:13:43.477] <TB1>     INFO: scanning low vcal = 220
[15:13:43.898] <TB1>     INFO: Expecting 41600 events.
[15:13:48.155] <TB1>     INFO: 41600 events read in total (3542ms).
[15:13:48.155] <TB1>     INFO: Test took 4678ms.
[15:13:48.158] <TB1>     INFO: scanning low vcal = 230
[15:13:48.580] <TB1>     INFO: Expecting 41600 events.
[15:13:52.848] <TB1>     INFO: 41600 events read in total (3554ms).
[15:13:52.848] <TB1>     INFO: Test took 4690ms.
[15:13:52.851] <TB1>     INFO: scanning low vcal = 240
[15:13:53.274] <TB1>     INFO: Expecting 41600 events.
[15:13:57.518] <TB1>     INFO: 41600 events read in total (3529ms).
[15:13:57.519] <TB1>     INFO: Test took 4667ms.
[15:13:57.522] <TB1>     INFO: scanning low vcal = 250
[15:13:57.943] <TB1>     INFO: Expecting 41600 events.
[15:14:02.158] <TB1>     INFO: 41600 events read in total (3500ms).
[15:14:02.159] <TB1>     INFO: Test took 4637ms.
[15:14:02.163] <TB1>     INFO: scanning high vcal = 30 (= 210 in low range)
[15:14:02.586] <TB1>     INFO: Expecting 41600 events.
[15:14:06.815] <TB1>     INFO: 41600 events read in total (3513ms).
[15:14:06.816] <TB1>     INFO: Test took 4653ms.
[15:14:06.819] <TB1>     INFO: scanning high vcal = 50 (= 350 in low range)
[15:14:07.245] <TB1>     INFO: Expecting 41600 events.
[15:14:11.478] <TB1>     INFO: 41600 events read in total (3517ms).
[15:14:11.478] <TB1>     INFO: Test took 4659ms.
[15:14:11.482] <TB1>     INFO: scanning high vcal = 70 (= 490 in low range)
[15:14:11.908] <TB1>     INFO: Expecting 41600 events.
[15:14:16.118] <TB1>     INFO: 41600 events read in total (3496ms).
[15:14:16.119] <TB1>     INFO: Test took 4637ms.
[15:14:16.122] <TB1>     INFO: scanning high vcal = 90 (= 630 in low range)
[15:14:16.548] <TB1>     INFO: Expecting 41600 events.
[15:14:20.780] <TB1>     INFO: 41600 events read in total (3517ms).
[15:14:20.781] <TB1>     INFO: Test took 4659ms.
[15:14:20.785] <TB1>     INFO: scanning high vcal = 200 (= 1400 in low range)
[15:14:21.211] <TB1>     INFO: Expecting 41600 events.
[15:14:25.435] <TB1>     INFO: 41600 events read in total (3510ms).
[15:14:25.436] <TB1>     INFO: Test took 4651ms.
[15:14:25.975] <TB1>     INFO: PixTestGainPedestal::measure() done 
[15:14:25.978] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[15:14:25.978] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[15:14:25.978] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[15:14:25.979] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[15:14:25.979] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[15:14:25.979] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[15:14:25.979] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[15:14:25.979] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[15:14:25.979] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[15:14:25.980] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[15:14:25.980] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[15:14:25.980] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[15:14:25.980] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[15:14:25.980] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[15:14:25.981] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[15:14:25.981] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[15:15:06.245] <TB1>     INFO: PixTestGainPedestal::fit() done
[15:15:06.245] <TB1>     INFO: non-linearity mean:  0.959 0.962 0.972 0.958 0.960 0.956 0.958 0.969 0.967 0.961 0.956 0.956 0.963 0.966 0.958 0.966
[15:15:06.245] <TB1>     INFO: non-linearity RMS:   0.006 0.005 0.004 0.007 0.005 0.006 0.005 0.004 0.006 0.005 0.005 0.007 0.005 0.005 0.006 0.004
[15:15:06.245] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-2-50_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[15:15:06.270] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-2-50_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[15:15:06.301] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-2-50_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[15:15:06.324] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-2-50_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[15:15:06.347] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-2-50_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[15:15:06.370] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-2-50_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[15:15:06.393] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-2-50_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[15:15:06.416] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-2-50_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[15:15:06.439] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-2-50_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[15:15:06.462] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-2-50_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[15:15:06.486] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-2-50_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[15:15:06.513] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-2-50_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[15:15:06.538] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-2-50_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[15:15:06.563] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-2-50_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[15:15:06.587] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-2-50_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[15:15:06.611] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-2-50_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[15:15:06.635] <TB1>     INFO: PixTestGainPedestal::doTest() done, duration: 180 seconds
[15:15:06.635] <TB1>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[15:15:06.643] <TB1>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[15:15:06.643] <TB1>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[15:15:06.645] <TB1>     INFO: ######################################################################
[15:15:06.646] <TB1>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[15:15:06.646] <TB1>     INFO: ######################################################################
[15:15:06.649] <TB1>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[15:15:06.660] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:15:06.660] <TB1>     INFO:     run 1 of 1
[15:15:06.661] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:15:07.008] <TB1>     INFO: Expecting 3120000 events.
[15:15:57.342] <TB1>     INFO: 1266580 events read in total (49618ms).
[15:16:45.582] <TB1>     INFO: 2531485 events read in total (97858ms).
[15:17:08.557] <TB1>     INFO: 3120000 events read in total (120833ms).
[15:17:08.598] <TB1>     INFO: Test took 121938ms.
[15:17:08.678] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:17:08.814] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:17:10.232] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:17:11.633] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:17:13.049] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:17:14.556] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:17:16.103] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:17:17.479] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:17:18.974] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:17:20.409] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:17:21.917] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:17:23.366] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:17:24.814] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:17:26.274] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:17:27.656] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:17:29.298] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:17:30.758] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:17:32.232] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 419180544
[15:17:32.262] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[15:17:32.262] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 71.5531, RMS = 2.50466
[15:17:32.262] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[15:17:32.262] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[15:17:32.262] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 70.3243, RMS = 2.50522
[15:17:32.262] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[15:17:32.263] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[15:17:32.263] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 74.9038, RMS = 1.80418
[15:17:32.263] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:17:32.263] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[15:17:32.263] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.9155, RMS = 1.29699
[15:17:32.263] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:17:32.264] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[15:17:32.264] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.5104, RMS = 1.02119
[15:17:32.264] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:17:32.264] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[15:17:32.264] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.745, RMS = 1.01126
[15:17:32.264] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:17:32.266] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[15:17:32.266] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.4514, RMS = 1.85147
[15:17:32.266] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 92
[15:17:32.266] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[15:17:32.266] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.8926, RMS = 1.7788
[15:17:32.266] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 91
[15:17:32.267] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[15:17:32.267] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 87.1913, RMS = 2.27005
[15:17:32.267] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 99
[15:17:32.267] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[15:17:32.267] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 86.5969, RMS = 2.15344
[15:17:32.267] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 98
[15:17:32.268] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[15:17:32.268] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.923, RMS = 1.30432
[15:17:32.268] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[15:17:32.268] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[15:17:32.268] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.9977, RMS = 1.05389
[15:17:32.268] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[15:17:32.269] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[15:17:32.269] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.6395, RMS = 1.06663
[15:17:32.269] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[15:17:32.269] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[15:17:32.269] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.6287, RMS = 1.04164
[15:17:32.269] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[15:17:32.270] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[15:17:32.270] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.1809, RMS = 1.47519
[15:17:32.270] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:17:32.270] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[15:17:32.270] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.4251, RMS = 1.1435
[15:17:32.270] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[15:17:32.271] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[15:17:32.272] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 85.4261, RMS = 2.14518
[15:17:32.272] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 97
[15:17:32.272] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[15:17:32.272] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 84.5092, RMS = 2.33853
[15:17:32.272] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 97
[15:17:32.273] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[15:17:32.273] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.0424, RMS = 0.989837
[15:17:32.273] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[15:17:32.273] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[15:17:32.273] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.3532, RMS = 1.13357
[15:17:32.273] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[15:17:32.274] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[15:17:32.274] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 92.6309, RMS = 1.83761
[15:17:32.274] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 102
[15:17:32.274] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[15:17:32.274] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 92.1085, RMS = 1.83693
[15:17:32.274] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 102
[15:17:32.275] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[15:17:32.275] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 91.4404, RMS = 1.61743
[15:17:32.275] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 100
[15:17:32.275] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[15:17:32.275] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 90.8384, RMS = 1.74861
[15:17:32.275] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 100
[15:17:32.276] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[15:17:32.276] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.9985, RMS = 1.26304
[15:17:32.276] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 87
[15:17:32.276] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[15:17:32.276] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.6814, RMS = 1.20662
[15:17:32.276] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[15:17:32.277] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[15:17:32.277] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 84.0187, RMS = 1.67095
[15:17:32.277] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 93
[15:17:32.277] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[15:17:32.277] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 85.4214, RMS = 1.8176
[15:17:32.277] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 95
[15:17:32.278] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[15:17:32.278] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.471, RMS = 1.23782
[15:17:32.278] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[15:17:32.278] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[15:17:32.278] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.4818, RMS = 1.31374
[15:17:32.278] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 88
[15:17:32.279] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[15:17:32.280] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 92.1464, RMS = 1.54028
[15:17:32.280] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 100
[15:17:32.280] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[15:17:32.280] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 92.7749, RMS = 1.65362
[15:17:32.280] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 102
[15:17:32.282] <TB1>     INFO: PixTestBB3Map::doTest() done, duration: 145 seconds
[15:17:32.282] <TB1>     INFO: number of dead bumps (per ROC):     0    0    0    0    0    0    1    0    1    2    0    0    0    1    0    0
[15:17:32.283] <TB1>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[15:17:32.381] <TB1>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[15:17:32.381] <TB1>     INFO: enter test to run
[15:17:32.381] <TB1>     INFO:   test:  no parameter change
[15:17:32.382] <TB1>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 395.5mA
[15:17:32.383] <TB1>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 476.7mA
[15:17:32.383] <TB1>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 20.0 C
[15:17:32.383] <TB1>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[15:17:32.899] <TB1>    QUIET: Connection to board 26 closed.
[15:17:32.900] <TB1>     INFO: pXar: this is the end, my friend
[15:17:32.901] <TB1>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
