# Semi-Custom-Digital-Design
The project was about designing a 32-bit multiplier using a top-down approach (VHDL modeling and simulation, logic synthesis, and standard cell placement and routing)
and its integration into the 32-bit ALU provided within the scope of the project.
