Analysis & Synthesis report for top
Thu Jun 05 01:15:37 2025
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Registers Removed During Synthesis
 10. General Register Statistics
 11. Registers Added for RAM Pass-Through Logic
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Source assignments for d_mem:dm|altsyncram:RAM_rtl_0|altsyncram_iji1:auto_generated
 14. Source assignments for processor:proc|data_path:dp|reg_file:rf|altsyncram:REGFILE_rtl_0|altsyncram_u2n1:auto_generated
 15. Source assignments for processor:proc|data_path:dp|reg_file:rf|altsyncram:REGFILE_rtl_1|altsyncram_u2n1:auto_generated
 16. Parameter Settings for User Entity Instance: processor:proc|data_path:dp|flop_r:Freg
 17. Parameter Settings for User Entity Instance: processor:proc|data_path:dp|flop_r:Dreg
 18. Parameter Settings for User Entity Instance: processor:proc|data_path:dp|flop_r:Ereg
 19. Parameter Settings for User Entity Instance: processor:proc|data_path:dp|flop_r:Mreg
 20. Parameter Settings for User Entity Instance: processor:proc|data_path:dp|flop_r:Wreg
 21. Parameter Settings for User Entity Instance: processor:proc|data_path:dp|mux_4:PCmux
 22. Parameter Settings for User Entity Instance: processor:proc|data_path:dp|mux_4:srcAmux
 23. Parameter Settings for User Entity Instance: processor:proc|data_path:dp|mux_4:srcBmux1
 24. Parameter Settings for User Entity Instance: processor:proc|data_path:dp|mux_2:srcBmux2
 25. Parameter Settings for User Entity Instance: processor:proc|data_path:dp|mux_4:rsltmux
 26. Parameter Settings for User Entity Instance: processor:proc|data_path:dp|adder_nb:PCplus4
 27. Parameter Settings for User Entity Instance: processor:proc|data_path:dp|adder_nb:PCplusbranch
 28. Parameter Settings for User Entity Instance: processor:proc|data_path:dp|alu:ALU|mux_2:mux1
 29. Parameter Settings for User Entity Instance: processor:proc|data_path:dp|alu:ALU|adder_nb:add1
 30. Parameter Settings for User Entity Instance: processor:proc|data_path:dp|alu:ALU|and_nb:and1
 31. Parameter Settings for User Entity Instance: processor:proc|data_path:dp|alu:ALU|or_nb:or1
 32. Parameter Settings for User Entity Instance: processor:proc|data_path:dp|alu:ALU|xor_nb:xor1
 33. Parameter Settings for User Entity Instance: processor:proc|data_path:dp|alu:ALU|shifter_l_l_nb:sll1
 34. Parameter Settings for User Entity Instance: processor:proc|data_path:dp|alu:ALU|shifter_r_l_nb:srl1
 35. Parameter Settings for User Entity Instance: processor:proc|data_path:dp|alu:ALU|shifter_r_a_nb:sra1
 36. Parameter Settings for User Entity Instance: processor:proc|data_path:dp|alu:ALU|mux_16:mux2
 37. Parameter Settings for Inferred Entity Instance: d_mem:dm|altsyncram:RAM_rtl_0
 38. Parameter Settings for Inferred Entity Instance: processor:proc|data_path:dp|reg_file:rf|altsyncram:REGFILE_rtl_0
 39. Parameter Settings for Inferred Entity Instance: processor:proc|data_path:dp|reg_file:rf|altsyncram:REGFILE_rtl_1
 40. altsyncram Parameter Settings by Entity Instance
 41. Port Connectivity Checks: "processor:proc|data_path:dp|alu:ALU|mux_16:mux2"
 42. Port Connectivity Checks: "processor:proc|data_path:dp|adder_nb:PCplusbranch"
 43. Port Connectivity Checks: "processor:proc|data_path:dp|adder_nb:PCplus4"
 44. Port Connectivity Checks: "processor:proc|data_path:dp|mux_4:srcBmux1"
 45. Port Connectivity Checks: "processor:proc|data_path:dp|mux_4:srcAmux"
 46. Port Connectivity Checks: "processor:proc|data_path:dp|mux_4:PCmux"
 47. Port Connectivity Checks: "processor:proc|data_path:dp|flop_r:Wreg"
 48. Port Connectivity Checks: "processor:proc|data_path:dp|flop_r:Mreg"
 49. Port Connectivity Checks: "processor:proc|data_path:dp|flop_r:Ereg"
 50. Port Connectivity Checks: "processor:proc|data_path:dp|flop_r:Freg"
 51. Post-Synthesis Netlist Statistics for Top Partition
 52. Elapsed Time Per Partition
 53. Analysis & Synthesis Messages
 54. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Thu Jun 05 01:15:37 2025       ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                   ; top                                         ;
; Top-level Entity Name           ; top                                         ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 887                                         ;
; Total pins                      ; 4                                           ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 4,096                                       ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSXFC6D6F31C6     ;                    ;
; Top-level entity name                                                           ; top                ; top                ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                        ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                    ; Library ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------+---------+
; 00_src/xor_nb.sv                 ; yes             ; User SystemVerilog HDL File  ; D:/OneDrive/BKLearning/CapstoneProject1/20_syn/quartus/00_src/xor_nb.sv         ;         ;
; 00_src/top.sv                    ; yes             ; User SystemVerilog HDL File  ; D:/OneDrive/BKLearning/CapstoneProject1/20_syn/quartus/00_src/top.sv            ;         ;
; 00_src/shifter_r_l_nb.sv         ; yes             ; User SystemVerilog HDL File  ; D:/OneDrive/BKLearning/CapstoneProject1/20_syn/quartus/00_src/shifter_r_l_nb.sv ;         ;
; 00_src/shifter_r_a_nb.sv         ; yes             ; User SystemVerilog HDL File  ; D:/OneDrive/BKLearning/CapstoneProject1/20_syn/quartus/00_src/shifter_r_a_nb.sv ;         ;
; 00_src/shifter_l_l_nb.sv         ; yes             ; User SystemVerilog HDL File  ; D:/OneDrive/BKLearning/CapstoneProject1/20_syn/quartus/00_src/shifter_l_l_nb.sv ;         ;
; 00_src/reg_file.sv               ; yes             ; User SystemVerilog HDL File  ; D:/OneDrive/BKLearning/CapstoneProject1/20_syn/quartus/00_src/reg_file.sv       ;         ;
; 00_src/processor.sv              ; yes             ; User SystemVerilog HDL File  ; D:/OneDrive/BKLearning/CapstoneProject1/20_syn/quartus/00_src/processor.sv      ;         ;
; 00_src/or_nb.sv                  ; yes             ; User SystemVerilog HDL File  ; D:/OneDrive/BKLearning/CapstoneProject1/20_syn/quartus/00_src/or_nb.sv          ;         ;
; 00_src/mux_16.sv                 ; yes             ; User SystemVerilog HDL File  ; D:/OneDrive/BKLearning/CapstoneProject1/20_syn/quartus/00_src/mux_16.sv         ;         ;
; 00_src/mux_4.sv                  ; yes             ; User SystemVerilog HDL File  ; D:/OneDrive/BKLearning/CapstoneProject1/20_syn/quartus/00_src/mux_4.sv          ;         ;
; 00_src/mux_2.sv                  ; yes             ; User SystemVerilog HDL File  ; D:/OneDrive/BKLearning/CapstoneProject1/20_syn/quartus/00_src/mux_2.sv          ;         ;
; 00_src/mrwu.sv                   ; yes             ; User SystemVerilog HDL File  ; D:/OneDrive/BKLearning/CapstoneProject1/20_syn/quartus/00_src/mrwu.sv           ;         ;
; 00_src/main_dec.sv               ; yes             ; User SystemVerilog HDL File  ; D:/OneDrive/BKLearning/CapstoneProject1/20_syn/quartus/00_src/main_dec.sv       ;         ;
; 00_src/lsu.sv                    ; yes             ; User SystemVerilog HDL File  ; D:/OneDrive/BKLearning/CapstoneProject1/20_syn/quartus/00_src/lsu.sv            ;         ;
; 00_src/i_mem.sv                  ; yes             ; User SystemVerilog HDL File  ; D:/OneDrive/BKLearning/CapstoneProject1/20_syn/quartus/00_src/i_mem.sv          ;         ;
; 00_src/hazard_unit.sv            ; yes             ; User SystemVerilog HDL File  ; D:/OneDrive/BKLearning/CapstoneProject1/20_syn/quartus/00_src/hazard_unit.sv    ;         ;
; 00_src/flop_r.sv                 ; yes             ; User SystemVerilog HDL File  ; D:/OneDrive/BKLearning/CapstoneProject1/20_syn/quartus/00_src/flop_r.sv         ;         ;
; 00_src/extender.sv               ; yes             ; User SystemVerilog HDL File  ; D:/OneDrive/BKLearning/CapstoneProject1/20_syn/quartus/00_src/extender.sv       ;         ;
; 00_src/eu.sv                     ; yes             ; User SystemVerilog HDL File  ; D:/OneDrive/BKLearning/CapstoneProject1/20_syn/quartus/00_src/eu.sv             ;         ;
; 00_src/data_path.sv              ; yes             ; User SystemVerilog HDL File  ; D:/OneDrive/BKLearning/CapstoneProject1/20_syn/quartus/00_src/data_path.sv      ;         ;
; 00_src/d_mem.sv                  ; yes             ; User SystemVerilog HDL File  ; D:/OneDrive/BKLearning/CapstoneProject1/20_syn/quartus/00_src/d_mem.sv          ;         ;
; 00_src/controller.sv             ; yes             ; User SystemVerilog HDL File  ; D:/OneDrive/BKLearning/CapstoneProject1/20_syn/quartus/00_src/controller.sv     ;         ;
; 00_src/bru.sv                    ; yes             ; User SystemVerilog HDL File  ; D:/OneDrive/BKLearning/CapstoneProject1/20_syn/quartus/00_src/bru.sv            ;         ;
; 00_src/and_nb.sv                 ; yes             ; User SystemVerilog HDL File  ; D:/OneDrive/BKLearning/CapstoneProject1/20_syn/quartus/00_src/and_nb.sv         ;         ;
; 00_src/alu_dec.sv                ; yes             ; User SystemVerilog HDL File  ; D:/OneDrive/BKLearning/CapstoneProject1/20_syn/quartus/00_src/alu_dec.sv        ;         ;
; 00_src/alu.sv                    ; yes             ; User SystemVerilog HDL File  ; D:/OneDrive/BKLearning/CapstoneProject1/20_syn/quartus/00_src/alu.sv            ;         ;
; 00_src/adder_nb.sv               ; yes             ; User SystemVerilog HDL File  ; D:/OneDrive/BKLearning/CapstoneProject1/20_syn/quartus/00_src/adder_nb.sv       ;         ;
; 00_src/adder_1b.sv               ; yes             ; User SystemVerilog HDL File  ; D:/OneDrive/BKLearning/CapstoneProject1/20_syn/quartus/00_src/adder_1b.sv       ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; d:/bklearning/quartus/quartus/libraries/megafunctions/altsyncram.tdf            ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; d:/bklearning/quartus/quartus/libraries/megafunctions/stratix_ram_block.inc     ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; d:/bklearning/quartus/quartus/libraries/megafunctions/lpm_mux.inc               ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; d:/bklearning/quartus/quartus/libraries/megafunctions/lpm_decode.inc            ;         ;
; aglobal181.inc                   ; yes             ; Megafunction                 ; d:/bklearning/quartus/quartus/libraries/megafunctions/aglobal181.inc            ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; d:/bklearning/quartus/quartus/libraries/megafunctions/a_rdenreg.inc             ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; d:/bklearning/quartus/quartus/libraries/megafunctions/altrom.inc                ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; d:/bklearning/quartus/quartus/libraries/megafunctions/altram.inc                ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; d:/bklearning/quartus/quartus/libraries/megafunctions/altdpram.inc              ;         ;
; db/altsyncram_iji1.tdf           ; yes             ; Auto-Generated Megafunction  ; D:/OneDrive/BKLearning/CapstoneProject1/20_syn/quartus/db/altsyncram_iji1.tdf   ;         ;
; db/altsyncram_u2n1.tdf           ; yes             ; Auto-Generated Megafunction  ; D:/OneDrive/BKLearning/CapstoneProject1/20_syn/quartus/db/altsyncram_u2n1.tdf   ;         ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimate of Logic utilization (ALMs needed) ; 797       ;
;                                             ;           ;
; Combinational ALUT usage for logic          ; 1049      ;
;     -- 7 input functions                    ; 27        ;
;     -- 6 input functions                    ; 443       ;
;     -- 5 input functions                    ; 248       ;
;     -- 4 input functions                    ; 150       ;
;     -- <=3 input functions                  ; 181       ;
;                                             ;           ;
; Dedicated logic registers                   ; 887       ;
;                                             ;           ;
; I/O pins                                    ; 4         ;
; Total MLAB memory bits                      ; 0         ;
; Total block memory bits                     ; 4096      ;
;                                             ;           ;
; Total DSP Blocks                            ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 983       ;
; Total fan-out                               ; 9460      ;
; Average fan-out                             ; 4.64      ;
+---------------------------------------------+-----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                              ;
+-------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node                      ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                  ; Entity Name     ; Library Name ;
+-------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------+-----------------+--------------+
; |top                                            ; 1049 (0)            ; 887 (0)                   ; 4096              ; 0          ; 4    ; 0            ; |top                                                                                                 ; top             ; work         ;
;    |d_mem:dm|                                   ; 14 (14)             ; 78 (78)                   ; 2048              ; 0          ; 0    ; 0            ; |top|d_mem:dm                                                                                        ; d_mem           ; work         ;
;       |altsyncram:RAM_rtl_0|                    ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |top|d_mem:dm|altsyncram:RAM_rtl_0                                                                   ; altsyncram      ; work         ;
;          |altsyncram_iji1:auto_generated|       ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |top|d_mem:dm|altsyncram:RAM_rtl_0|altsyncram_iji1:auto_generated                                    ; altsyncram_iji1 ; work         ;
;    |i_mem:im|                                   ; 101 (101)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|i_mem:im                                                                                        ; i_mem           ; work         ;
;    |processor:proc|                             ; 934 (0)             ; 809 (0)                   ; 2048              ; 0          ; 0    ; 0            ; |top|processor:proc                                                                                  ; processor       ; work         ;
;       |controller:ctrl|                         ; 34 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|processor:proc|controller:ctrl                                                                  ; controller      ; work         ;
;          |alu_dec:ad|                           ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|processor:proc|controller:ctrl|alu_dec:ad                                                       ; alu_dec         ; work         ;
;          |bru:bru|                              ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|processor:proc|controller:ctrl|bru:bru                                                          ; bru             ; work         ;
;          |eu:eu|                                ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|processor:proc|controller:ctrl|eu:eu                                                            ; eu              ; work         ;
;          |lsu:lsu|                              ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|processor:proc|controller:ctrl|lsu:lsu                                                          ; lsu             ; work         ;
;          |main_dec:md|                          ; 14 (14)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|processor:proc|controller:ctrl|main_dec:md                                                      ; main_dec        ; work         ;
;       |data_path:dp|                            ; 886 (0)             ; 809 (0)                   ; 2048              ; 0          ; 0    ; 0            ; |top|processor:proc|data_path:dp                                                                     ; data_path       ; work         ;
;          |adder_nb:PCplus4|                     ; 36 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|processor:proc|data_path:dp|adder_nb:PCplus4                                                    ; adder_nb        ; work         ;
;             |adder_1b:a10|                      ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|processor:proc|data_path:dp|adder_nb:PCplus4|adder_1b:a10                                       ; adder_1b        ; work         ;
;             |adder_1b:a11|                      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|processor:proc|data_path:dp|adder_nb:PCplus4|adder_1b:a11                                       ; adder_1b        ; work         ;
;             |adder_1b:a12|                      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|processor:proc|data_path:dp|adder_nb:PCplus4|adder_1b:a12                                       ; adder_1b        ; work         ;
;             |adder_1b:a13|                      ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|processor:proc|data_path:dp|adder_nb:PCplus4|adder_1b:a13                                       ; adder_1b        ; work         ;
;             |adder_1b:a14|                      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|processor:proc|data_path:dp|adder_nb:PCplus4|adder_1b:a14                                       ; adder_1b        ; work         ;
;             |adder_1b:a15|                      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|processor:proc|data_path:dp|adder_nb:PCplus4|adder_1b:a15                                       ; adder_1b        ; work         ;
;             |adder_1b:a16|                      ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|processor:proc|data_path:dp|adder_nb:PCplus4|adder_1b:a16                                       ; adder_1b        ; work         ;
;             |adder_1b:a17|                      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|processor:proc|data_path:dp|adder_nb:PCplus4|adder_1b:a17                                       ; adder_1b        ; work         ;
;             |adder_1b:a18|                      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|processor:proc|data_path:dp|adder_nb:PCplus4|adder_1b:a18                                       ; adder_1b        ; work         ;
;             |adder_1b:a19|                      ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|processor:proc|data_path:dp|adder_nb:PCplus4|adder_1b:a19                                       ; adder_1b        ; work         ;
;             |adder_1b:a20|                      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|processor:proc|data_path:dp|adder_nb:PCplus4|adder_1b:a20                                       ; adder_1b        ; work         ;
;             |adder_1b:a21|                      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|processor:proc|data_path:dp|adder_nb:PCplus4|adder_1b:a21                                       ; adder_1b        ; work         ;
;             |adder_1b:a22|                      ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|processor:proc|data_path:dp|adder_nb:PCplus4|adder_1b:a22                                       ; adder_1b        ; work         ;
;             |adder_1b:a23|                      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|processor:proc|data_path:dp|adder_nb:PCplus4|adder_1b:a23                                       ; adder_1b        ; work         ;
;             |adder_1b:a24|                      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|processor:proc|data_path:dp|adder_nb:PCplus4|adder_1b:a24                                       ; adder_1b        ; work         ;
;             |adder_1b:a25|                      ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|processor:proc|data_path:dp|adder_nb:PCplus4|adder_1b:a25                                       ; adder_1b        ; work         ;
;             |adder_1b:a26|                      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|processor:proc|data_path:dp|adder_nb:PCplus4|adder_1b:a26                                       ; adder_1b        ; work         ;
;             |adder_1b:a27|                      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|processor:proc|data_path:dp|adder_nb:PCplus4|adder_1b:a27                                       ; adder_1b        ; work         ;
;             |adder_1b:a28|                      ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|processor:proc|data_path:dp|adder_nb:PCplus4|adder_1b:a28                                       ; adder_1b        ; work         ;
;             |adder_1b:a29|                      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|processor:proc|data_path:dp|adder_nb:PCplus4|adder_1b:a29                                       ; adder_1b        ; work         ;
;             |adder_1b:a30|                      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|processor:proc|data_path:dp|adder_nb:PCplus4|adder_1b:a30                                       ; adder_1b        ; work         ;
;             |adder_1b:a31|                      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|processor:proc|data_path:dp|adder_nb:PCplus4|adder_1b:a31                                       ; adder_1b        ; work         ;
;             |adder_1b:a32|                      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|processor:proc|data_path:dp|adder_nb:PCplus4|adder_1b:a32                                       ; adder_1b        ; work         ;
;             |adder_1b:a5|                       ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|processor:proc|data_path:dp|adder_nb:PCplus4|adder_1b:a5                                        ; adder_1b        ; work         ;
;             |adder_1b:a6|                       ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|processor:proc|data_path:dp|adder_nb:PCplus4|adder_1b:a6                                        ; adder_1b        ; work         ;
;             |adder_1b:a7|                       ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|processor:proc|data_path:dp|adder_nb:PCplus4|adder_1b:a7                                        ; adder_1b        ; work         ;
;             |adder_1b:a8|                       ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|processor:proc|data_path:dp|adder_nb:PCplus4|adder_1b:a8                                        ; adder_1b        ; work         ;
;             |adder_1b:a9|                       ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|processor:proc|data_path:dp|adder_nb:PCplus4|adder_1b:a9                                        ; adder_1b        ; work         ;
;          |adder_nb:PCplusbranch|                ; 57 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|processor:proc|data_path:dp|adder_nb:PCplusbranch                                               ; adder_nb        ; work         ;
;             |adder_1b:a10|                      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|processor:proc|data_path:dp|adder_nb:PCplusbranch|adder_1b:a10                                  ; adder_1b        ; work         ;
;             |adder_1b:a11|                      ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|processor:proc|data_path:dp|adder_nb:PCplusbranch|adder_1b:a11                                  ; adder_1b        ; work         ;
;             |adder_1b:a12|                      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|processor:proc|data_path:dp|adder_nb:PCplusbranch|adder_1b:a12                                  ; adder_1b        ; work         ;
;             |adder_1b:a13|                      ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|processor:proc|data_path:dp|adder_nb:PCplusbranch|adder_1b:a13                                  ; adder_1b        ; work         ;
;             |adder_1b:a14|                      ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|processor:proc|data_path:dp|adder_nb:PCplusbranch|adder_1b:a14                                  ; adder_1b        ; work         ;
;             |adder_1b:a15|                      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|processor:proc|data_path:dp|adder_nb:PCplusbranch|adder_1b:a15                                  ; adder_1b        ; work         ;
;             |adder_1b:a16|                      ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|processor:proc|data_path:dp|adder_nb:PCplusbranch|adder_1b:a16                                  ; adder_1b        ; work         ;
;             |adder_1b:a17|                      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|processor:proc|data_path:dp|adder_nb:PCplusbranch|adder_1b:a17                                  ; adder_1b        ; work         ;
;             |adder_1b:a18|                      ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|processor:proc|data_path:dp|adder_nb:PCplusbranch|adder_1b:a18                                  ; adder_1b        ; work         ;
;             |adder_1b:a19|                      ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|processor:proc|data_path:dp|adder_nb:PCplusbranch|adder_1b:a19                                  ; adder_1b        ; work         ;
;             |adder_1b:a1|                       ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|processor:proc|data_path:dp|adder_nb:PCplusbranch|adder_1b:a1                                   ; adder_1b        ; work         ;
;             |adder_1b:a20|                      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|processor:proc|data_path:dp|adder_nb:PCplusbranch|adder_1b:a20                                  ; adder_1b        ; work         ;
;             |adder_1b:a21|                      ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|processor:proc|data_path:dp|adder_nb:PCplusbranch|adder_1b:a21                                  ; adder_1b        ; work         ;
;             |adder_1b:a22|                      ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|processor:proc|data_path:dp|adder_nb:PCplusbranch|adder_1b:a22                                  ; adder_1b        ; work         ;
;             |adder_1b:a23|                      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|processor:proc|data_path:dp|adder_nb:PCplusbranch|adder_1b:a23                                  ; adder_1b        ; work         ;
;             |adder_1b:a24|                      ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|processor:proc|data_path:dp|adder_nb:PCplusbranch|adder_1b:a24                                  ; adder_1b        ; work         ;
;             |adder_1b:a25|                      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|processor:proc|data_path:dp|adder_nb:PCplusbranch|adder_1b:a25                                  ; adder_1b        ; work         ;
;             |adder_1b:a26|                      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|processor:proc|data_path:dp|adder_nb:PCplusbranch|adder_1b:a26                                  ; adder_1b        ; work         ;
;             |adder_1b:a27|                      ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|processor:proc|data_path:dp|adder_nb:PCplusbranch|adder_1b:a27                                  ; adder_1b        ; work         ;
;             |adder_1b:a28|                      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|processor:proc|data_path:dp|adder_nb:PCplusbranch|adder_1b:a28                                  ; adder_1b        ; work         ;
;             |adder_1b:a29|                      ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|processor:proc|data_path:dp|adder_nb:PCplusbranch|adder_1b:a29                                  ; adder_1b        ; work         ;
;             |adder_1b:a2|                       ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|processor:proc|data_path:dp|adder_nb:PCplusbranch|adder_1b:a2                                   ; adder_1b        ; work         ;
;             |adder_1b:a30|                      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|processor:proc|data_path:dp|adder_nb:PCplusbranch|adder_1b:a30                                  ; adder_1b        ; work         ;
;             |adder_1b:a31|                      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|processor:proc|data_path:dp|adder_nb:PCplusbranch|adder_1b:a31                                  ; adder_1b        ; work         ;
;             |adder_1b:a32|                      ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|processor:proc|data_path:dp|adder_nb:PCplusbranch|adder_1b:a32                                  ; adder_1b        ; work         ;
;             |adder_1b:a3|                       ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|processor:proc|data_path:dp|adder_nb:PCplusbranch|adder_1b:a3                                   ; adder_1b        ; work         ;
;             |adder_1b:a4|                       ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|processor:proc|data_path:dp|adder_nb:PCplusbranch|adder_1b:a4                                   ; adder_1b        ; work         ;
;             |adder_1b:a5|                       ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|processor:proc|data_path:dp|adder_nb:PCplusbranch|adder_1b:a5                                   ; adder_1b        ; work         ;
;             |adder_1b:a6|                       ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|processor:proc|data_path:dp|adder_nb:PCplusbranch|adder_1b:a6                                   ; adder_1b        ; work         ;
;             |adder_1b:a7|                       ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|processor:proc|data_path:dp|adder_nb:PCplusbranch|adder_1b:a7                                   ; adder_1b        ; work         ;
;             |adder_1b:a8|                       ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|processor:proc|data_path:dp|adder_nb:PCplusbranch|adder_1b:a8                                   ; adder_1b        ; work         ;
;             |adder_1b:a9|                       ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|processor:proc|data_path:dp|adder_nb:PCplusbranch|adder_1b:a9                                   ; adder_1b        ; work         ;
;          |alu:ALU|                              ; 385 (11)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|processor:proc|data_path:dp|alu:ALU                                                             ; alu             ; work         ;
;             |adder_nb:add1|                     ; 48 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|processor:proc|data_path:dp|alu:ALU|adder_nb:add1                                               ; adder_nb        ; work         ;
;                |adder_1b:a10|                   ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|processor:proc|data_path:dp|alu:ALU|adder_nb:add1|adder_1b:a10                                  ; adder_1b        ; work         ;
;                |adder_1b:a11|                   ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|processor:proc|data_path:dp|alu:ALU|adder_nb:add1|adder_1b:a11                                  ; adder_1b        ; work         ;
;                |adder_1b:a12|                   ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|processor:proc|data_path:dp|alu:ALU|adder_nb:add1|adder_1b:a12                                  ; adder_1b        ; work         ;
;                |adder_1b:a14|                   ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|processor:proc|data_path:dp|alu:ALU|adder_nb:add1|adder_1b:a14                                  ; adder_1b        ; work         ;
;                |adder_1b:a15|                   ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|processor:proc|data_path:dp|alu:ALU|adder_nb:add1|adder_1b:a15                                  ; adder_1b        ; work         ;
;                |adder_1b:a17|                   ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|processor:proc|data_path:dp|alu:ALU|adder_nb:add1|adder_1b:a17                                  ; adder_1b        ; work         ;
;                |adder_1b:a19|                   ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|processor:proc|data_path:dp|alu:ALU|adder_nb:add1|adder_1b:a19                                  ; adder_1b        ; work         ;
;                |adder_1b:a20|                   ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|processor:proc|data_path:dp|alu:ALU|adder_nb:add1|adder_1b:a20                                  ; adder_1b        ; work         ;
;                |adder_1b:a22|                   ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|processor:proc|data_path:dp|alu:ALU|adder_nb:add1|adder_1b:a22                                  ; adder_1b        ; work         ;
;                |adder_1b:a24|                   ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|processor:proc|data_path:dp|alu:ALU|adder_nb:add1|adder_1b:a24                                  ; adder_1b        ; work         ;
;                |adder_1b:a25|                   ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|processor:proc|data_path:dp|alu:ALU|adder_nb:add1|adder_1b:a25                                  ; adder_1b        ; work         ;
;                |adder_1b:a27|                   ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|processor:proc|data_path:dp|alu:ALU|adder_nb:add1|adder_1b:a27                                  ; adder_1b        ; work         ;
;                |adder_1b:a29|                   ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|processor:proc|data_path:dp|alu:ALU|adder_nb:add1|adder_1b:a29                                  ; adder_1b        ; work         ;
;                |adder_1b:a2|                    ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|processor:proc|data_path:dp|alu:ALU|adder_nb:add1|adder_1b:a2                                   ; adder_1b        ; work         ;
;                |adder_1b:a30|                   ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|processor:proc|data_path:dp|alu:ALU|adder_nb:add1|adder_1b:a30                                  ; adder_1b        ; work         ;
;                |adder_1b:a31|                   ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|processor:proc|data_path:dp|alu:ALU|adder_nb:add1|adder_1b:a31                                  ; adder_1b        ; work         ;
;                |adder_1b:a32|                   ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|processor:proc|data_path:dp|alu:ALU|adder_nb:add1|adder_1b:a32                                  ; adder_1b        ; work         ;
;                |adder_1b:a3|                    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|processor:proc|data_path:dp|alu:ALU|adder_nb:add1|adder_1b:a3                                   ; adder_1b        ; work         ;
;                |adder_1b:a4|                    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|processor:proc|data_path:dp|alu:ALU|adder_nb:add1|adder_1b:a4                                   ; adder_1b        ; work         ;
;                |adder_1b:a5|                    ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|processor:proc|data_path:dp|alu:ALU|adder_nb:add1|adder_1b:a5                                   ; adder_1b        ; work         ;
;                |adder_1b:a6|                    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|processor:proc|data_path:dp|alu:ALU|adder_nb:add1|adder_1b:a6                                   ; adder_1b        ; work         ;
;                |adder_1b:a7|                    ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|processor:proc|data_path:dp|alu:ALU|adder_nb:add1|adder_1b:a7                                   ; adder_1b        ; work         ;
;                |adder_1b:a9|                    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|processor:proc|data_path:dp|alu:ALU|adder_nb:add1|adder_1b:a9                                   ; adder_1b        ; work         ;
;             |mux_16:mux2|                       ; 206 (206)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|processor:proc|data_path:dp|alu:ALU|mux_16:mux2                                                 ; mux_16          ; work         ;
;             |mux_2:mux1|                        ; 25 (25)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|processor:proc|data_path:dp|alu:ALU|mux_2:mux1                                                  ; mux_2           ; work         ;
;             |shifter_l_l_nb:sll1|               ; 43 (43)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|processor:proc|data_path:dp|alu:ALU|shifter_l_l_nb:sll1                                         ; shifter_l_l_nb  ; work         ;
;             |shifter_r_a_nb:sra1|               ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|processor:proc|data_path:dp|alu:ALU|shifter_r_a_nb:sra1                                         ; shifter_r_a_nb  ; work         ;
;             |shifter_r_l_nb:srl1|               ; 43 (43)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|processor:proc|data_path:dp|alu:ALU|shifter_r_l_nb:srl1                                         ; shifter_r_l_nb  ; work         ;
;             |xor_nb:xor1|                       ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|processor:proc|data_path:dp|alu:ALU|xor_nb:xor1                                                 ; xor_nb          ; work         ;
;          |extender:ext|                         ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|processor:proc|data_path:dp|extender:ext                                                        ; extender        ; work         ;
;          |flop_r:Dreg|                          ; 38 (38)             ; 92 (92)                   ; 0                 ; 0          ; 0    ; 0            ; |top|processor:proc|data_path:dp|flop_r:Dreg                                                         ; flop_r          ; work         ;
;          |flop_r:Ereg|                          ; 11 (11)             ; 191 (191)                 ; 0                 ; 0          ; 0    ; 0            ; |top|processor:proc|data_path:dp|flop_r:Ereg                                                         ; flop_r          ; work         ;
;          |flop_r:Freg|                          ; 2 (2)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |top|processor:proc|data_path:dp|flop_r:Freg                                                         ; flop_r          ; work         ;
;          |flop_r:Mreg|                          ; 0 (0)               ; 142 (142)                 ; 0                 ; 0          ; 0    ; 0            ; |top|processor:proc|data_path:dp|flop_r:Mreg                                                         ; flop_r          ; work         ;
;          |flop_r:Wreg|                          ; 5 (5)               ; 136 (136)                 ; 0                 ; 0          ; 0    ; 0            ; |top|processor:proc|data_path:dp|flop_r:Wreg                                                         ; flop_r          ; work         ;
;          |mrwu:mrwu|                            ; 76 (76)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|processor:proc|data_path:dp|mrwu:mrwu                                                           ; mrwu            ; work         ;
;          |mux_2:srcBmux2|                       ; 31 (31)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|processor:proc|data_path:dp|mux_2:srcBmux2                                                      ; mux_2           ; work         ;
;          |mux_4:PCmux|                          ; 34 (34)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|processor:proc|data_path:dp|mux_4:PCmux                                                         ; mux_4           ; work         ;
;          |mux_4:rsltmux|                        ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|processor:proc|data_path:dp|mux_4:rsltmux                                                       ; mux_4           ; work         ;
;          |mux_4:srcAmux|                        ; 36 (36)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|processor:proc|data_path:dp|mux_4:srcAmux                                                       ; mux_4           ; work         ;
;          |mux_4:srcBmux1|                       ; 68 (68)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|processor:proc|data_path:dp|mux_4:srcBmux1                                                      ; mux_4           ; work         ;
;          |reg_file:rf|                          ; 72 (72)             ; 216 (216)                 ; 2048              ; 0          ; 0    ; 0            ; |top|processor:proc|data_path:dp|reg_file:rf                                                         ; reg_file        ; work         ;
;             |altsyncram:REGFILE_rtl_0|          ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top|processor:proc|data_path:dp|reg_file:rf|altsyncram:REGFILE_rtl_0                                ; altsyncram      ; work         ;
;                |altsyncram_u2n1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top|processor:proc|data_path:dp|reg_file:rf|altsyncram:REGFILE_rtl_0|altsyncram_u2n1:auto_generated ; altsyncram_u2n1 ; work         ;
;             |altsyncram:REGFILE_rtl_1|          ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top|processor:proc|data_path:dp|reg_file:rf|altsyncram:REGFILE_rtl_1                                ; altsyncram      ; work         ;
;                |altsyncram_u2n1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top|processor:proc|data_path:dp|reg_file:rf|altsyncram:REGFILE_rtl_1|altsyncram_u2n1:auto_generated ; altsyncram_u2n1 ; work         ;
;       |hazard_unit:hu|                          ; 14 (14)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|processor:proc|hazard_unit:hu                                                                   ; hazard_unit     ; work         ;
+-------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                               ;
+------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                       ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; d_mem:dm|altsyncram:RAM_rtl_0|altsyncram_iji1:auto_generated|ALTSYNCRAM                                    ; AUTO ; Simple Dual Port ; 64           ; 32           ; 64           ; 32           ; 2048 ; None ;
; processor:proc|data_path:dp|reg_file:rf|altsyncram:REGFILE_rtl_0|altsyncram_u2n1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024 ; None ;
; processor:proc|data_path:dp|reg_file:rf|altsyncram:REGFILE_rtl_1|altsyncram_u2n1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024 ; None ;
+------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+-----------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                        ;
+-----------------------------------------------+-----------------------------------------------------------+
; Register name                                 ; Reason for Removal                                        ;
+-----------------------------------------------+-----------------------------------------------------------+
; processor:proc|data_path:dp|flop_r:Dreg|q[1]  ; Merged with processor:proc|data_path:dp|flop_r:Dreg|q[33] ;
; processor:proc|data_path:dp|flop_r:Dreg|q[0]  ; Merged with processor:proc|data_path:dp|flop_r:Dreg|q[32] ;
; processor:proc|data_path:dp|flop_r:Dreg|q[65] ; Merged with processor:proc|data_path:dp|flop_r:Dreg|q[64] ;
; processor:proc|data_path:dp|flop_r:Dreg|q[93] ; Merged with processor:proc|data_path:dp|flop_r:Dreg|q[91] ;
; processor:proc|data_path:dp|flop_r:Ereg|q[61] ; Merged with processor:proc|data_path:dp|flop_r:Ereg|q[59] ;
; processor:proc|data_path:dp|flop_r:Ereg|q[41] ; Merged with processor:proc|data_path:dp|flop_r:Ereg|q[39] ;
; processor:proc|data_path:dp|flop_r:Ereg|q[80] ; Merged with processor:proc|data_path:dp|flop_r:Ereg|q[1]  ;
; processor:proc|data_path:dp|flop_r:Ereg|q[79] ; Merged with processor:proc|data_path:dp|flop_r:Ereg|q[0]  ;
; Total Number of Removed Registers = 8         ;                                                           ;
+-----------------------------------------------+-----------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 887   ;
; Number of registers using Synchronous Clear  ; 344   ;
; Number of registers using Synchronous Load   ; 18    ;
; Number of registers using Asynchronous Clear ; 612   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 210   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                                                                               ;
+------------------------------------------------------------------+-------------------------------------------------------+
; Register Name                                                    ; RAM Name                                              ;
+------------------------------------------------------------------+-------------------------------------------------------+
; d_mem:dm|RAM_rtl_0_bypass[0]                                     ; d_mem:dm|RAM_rtl_0                                    ;
; d_mem:dm|RAM_rtl_0_bypass[1]                                     ; d_mem:dm|RAM_rtl_0                                    ;
; d_mem:dm|RAM_rtl_0_bypass[2]                                     ; d_mem:dm|RAM_rtl_0                                    ;
; d_mem:dm|RAM_rtl_0_bypass[3]                                     ; d_mem:dm|RAM_rtl_0                                    ;
; d_mem:dm|RAM_rtl_0_bypass[4]                                     ; d_mem:dm|RAM_rtl_0                                    ;
; d_mem:dm|RAM_rtl_0_bypass[5]                                     ; d_mem:dm|RAM_rtl_0                                    ;
; d_mem:dm|RAM_rtl_0_bypass[6]                                     ; d_mem:dm|RAM_rtl_0                                    ;
; d_mem:dm|RAM_rtl_0_bypass[7]                                     ; d_mem:dm|RAM_rtl_0                                    ;
; d_mem:dm|RAM_rtl_0_bypass[8]                                     ; d_mem:dm|RAM_rtl_0                                    ;
; d_mem:dm|RAM_rtl_0_bypass[9]                                     ; d_mem:dm|RAM_rtl_0                                    ;
; d_mem:dm|RAM_rtl_0_bypass[10]                                    ; d_mem:dm|RAM_rtl_0                                    ;
; d_mem:dm|RAM_rtl_0_bypass[11]                                    ; d_mem:dm|RAM_rtl_0                                    ;
; d_mem:dm|RAM_rtl_0_bypass[12]                                    ; d_mem:dm|RAM_rtl_0                                    ;
; d_mem:dm|RAM_rtl_0_bypass[13]                                    ; d_mem:dm|RAM_rtl_0                                    ;
; d_mem:dm|RAM_rtl_0_bypass[14]                                    ; d_mem:dm|RAM_rtl_0                                    ;
; d_mem:dm|RAM_rtl_0_bypass[15]                                    ; d_mem:dm|RAM_rtl_0                                    ;
; d_mem:dm|RAM_rtl_0_bypass[16]                                    ; d_mem:dm|RAM_rtl_0                                    ;
; d_mem:dm|RAM_rtl_0_bypass[17]                                    ; d_mem:dm|RAM_rtl_0                                    ;
; d_mem:dm|RAM_rtl_0_bypass[18]                                    ; d_mem:dm|RAM_rtl_0                                    ;
; d_mem:dm|RAM_rtl_0_bypass[19]                                    ; d_mem:dm|RAM_rtl_0                                    ;
; d_mem:dm|RAM_rtl_0_bypass[20]                                    ; d_mem:dm|RAM_rtl_0                                    ;
; d_mem:dm|RAM_rtl_0_bypass[21]                                    ; d_mem:dm|RAM_rtl_0                                    ;
; d_mem:dm|RAM_rtl_0_bypass[22]                                    ; d_mem:dm|RAM_rtl_0                                    ;
; d_mem:dm|RAM_rtl_0_bypass[23]                                    ; d_mem:dm|RAM_rtl_0                                    ;
; d_mem:dm|RAM_rtl_0_bypass[24]                                    ; d_mem:dm|RAM_rtl_0                                    ;
; d_mem:dm|RAM_rtl_0_bypass[25]                                    ; d_mem:dm|RAM_rtl_0                                    ;
; d_mem:dm|RAM_rtl_0_bypass[26]                                    ; d_mem:dm|RAM_rtl_0                                    ;
; d_mem:dm|RAM_rtl_0_bypass[27]                                    ; d_mem:dm|RAM_rtl_0                                    ;
; d_mem:dm|RAM_rtl_0_bypass[28]                                    ; d_mem:dm|RAM_rtl_0                                    ;
; d_mem:dm|RAM_rtl_0_bypass[29]                                    ; d_mem:dm|RAM_rtl_0                                    ;
; d_mem:dm|RAM_rtl_0_bypass[30]                                    ; d_mem:dm|RAM_rtl_0                                    ;
; d_mem:dm|RAM_rtl_0_bypass[31]                                    ; d_mem:dm|RAM_rtl_0                                    ;
; d_mem:dm|RAM_rtl_0_bypass[32]                                    ; d_mem:dm|RAM_rtl_0                                    ;
; d_mem:dm|RAM_rtl_0_bypass[33]                                    ; d_mem:dm|RAM_rtl_0                                    ;
; d_mem:dm|RAM_rtl_0_bypass[34]                                    ; d_mem:dm|RAM_rtl_0                                    ;
; d_mem:dm|RAM_rtl_0_bypass[35]                                    ; d_mem:dm|RAM_rtl_0                                    ;
; d_mem:dm|RAM_rtl_0_bypass[36]                                    ; d_mem:dm|RAM_rtl_0                                    ;
; d_mem:dm|RAM_rtl_0_bypass[37]                                    ; d_mem:dm|RAM_rtl_0                                    ;
; d_mem:dm|RAM_rtl_0_bypass[38]                                    ; d_mem:dm|RAM_rtl_0                                    ;
; d_mem:dm|RAM_rtl_0_bypass[39]                                    ; d_mem:dm|RAM_rtl_0                                    ;
; d_mem:dm|RAM_rtl_0_bypass[40]                                    ; d_mem:dm|RAM_rtl_0                                    ;
; d_mem:dm|RAM_rtl_0_bypass[41]                                    ; d_mem:dm|RAM_rtl_0                                    ;
; d_mem:dm|RAM_rtl_0_bypass[42]                                    ; d_mem:dm|RAM_rtl_0                                    ;
; d_mem:dm|RAM_rtl_0_bypass[43]                                    ; d_mem:dm|RAM_rtl_0                                    ;
; d_mem:dm|RAM_rtl_0_bypass[44]                                    ; d_mem:dm|RAM_rtl_0                                    ;
; processor:proc|data_path:dp|reg_file:rf|REGFILE_rtl_0_bypass[0]  ; processor:proc|data_path:dp|reg_file:rf|REGFILE_rtl_0 ;
; processor:proc|data_path:dp|reg_file:rf|REGFILE_rtl_0_bypass[1]  ; processor:proc|data_path:dp|reg_file:rf|REGFILE_rtl_0 ;
; processor:proc|data_path:dp|reg_file:rf|REGFILE_rtl_0_bypass[2]  ; processor:proc|data_path:dp|reg_file:rf|REGFILE_rtl_0 ;
; processor:proc|data_path:dp|reg_file:rf|REGFILE_rtl_0_bypass[3]  ; processor:proc|data_path:dp|reg_file:rf|REGFILE_rtl_0 ;
; processor:proc|data_path:dp|reg_file:rf|REGFILE_rtl_0_bypass[4]  ; processor:proc|data_path:dp|reg_file:rf|REGFILE_rtl_0 ;
; processor:proc|data_path:dp|reg_file:rf|REGFILE_rtl_0_bypass[5]  ; processor:proc|data_path:dp|reg_file:rf|REGFILE_rtl_0 ;
; processor:proc|data_path:dp|reg_file:rf|REGFILE_rtl_0_bypass[6]  ; processor:proc|data_path:dp|reg_file:rf|REGFILE_rtl_0 ;
; processor:proc|data_path:dp|reg_file:rf|REGFILE_rtl_0_bypass[7]  ; processor:proc|data_path:dp|reg_file:rf|REGFILE_rtl_0 ;
; processor:proc|data_path:dp|reg_file:rf|REGFILE_rtl_0_bypass[8]  ; processor:proc|data_path:dp|reg_file:rf|REGFILE_rtl_0 ;
; processor:proc|data_path:dp|reg_file:rf|REGFILE_rtl_0_bypass[9]  ; processor:proc|data_path:dp|reg_file:rf|REGFILE_rtl_0 ;
; processor:proc|data_path:dp|reg_file:rf|REGFILE_rtl_0_bypass[10] ; processor:proc|data_path:dp|reg_file:rf|REGFILE_rtl_0 ;
; processor:proc|data_path:dp|reg_file:rf|REGFILE_rtl_0_bypass[11] ; processor:proc|data_path:dp|reg_file:rf|REGFILE_rtl_0 ;
; processor:proc|data_path:dp|reg_file:rf|REGFILE_rtl_0_bypass[12] ; processor:proc|data_path:dp|reg_file:rf|REGFILE_rtl_0 ;
; processor:proc|data_path:dp|reg_file:rf|REGFILE_rtl_0_bypass[13] ; processor:proc|data_path:dp|reg_file:rf|REGFILE_rtl_0 ;
; processor:proc|data_path:dp|reg_file:rf|REGFILE_rtl_0_bypass[14] ; processor:proc|data_path:dp|reg_file:rf|REGFILE_rtl_0 ;
; processor:proc|data_path:dp|reg_file:rf|REGFILE_rtl_0_bypass[15] ; processor:proc|data_path:dp|reg_file:rf|REGFILE_rtl_0 ;
; processor:proc|data_path:dp|reg_file:rf|REGFILE_rtl_0_bypass[16] ; processor:proc|data_path:dp|reg_file:rf|REGFILE_rtl_0 ;
; processor:proc|data_path:dp|reg_file:rf|REGFILE_rtl_0_bypass[17] ; processor:proc|data_path:dp|reg_file:rf|REGFILE_rtl_0 ;
; processor:proc|data_path:dp|reg_file:rf|REGFILE_rtl_0_bypass[18] ; processor:proc|data_path:dp|reg_file:rf|REGFILE_rtl_0 ;
; processor:proc|data_path:dp|reg_file:rf|REGFILE_rtl_0_bypass[19] ; processor:proc|data_path:dp|reg_file:rf|REGFILE_rtl_0 ;
; processor:proc|data_path:dp|reg_file:rf|REGFILE_rtl_0_bypass[20] ; processor:proc|data_path:dp|reg_file:rf|REGFILE_rtl_0 ;
; processor:proc|data_path:dp|reg_file:rf|REGFILE_rtl_0_bypass[21] ; processor:proc|data_path:dp|reg_file:rf|REGFILE_rtl_0 ;
; processor:proc|data_path:dp|reg_file:rf|REGFILE_rtl_0_bypass[22] ; processor:proc|data_path:dp|reg_file:rf|REGFILE_rtl_0 ;
; processor:proc|data_path:dp|reg_file:rf|REGFILE_rtl_0_bypass[23] ; processor:proc|data_path:dp|reg_file:rf|REGFILE_rtl_0 ;
; processor:proc|data_path:dp|reg_file:rf|REGFILE_rtl_0_bypass[24] ; processor:proc|data_path:dp|reg_file:rf|REGFILE_rtl_0 ;
; processor:proc|data_path:dp|reg_file:rf|REGFILE_rtl_0_bypass[25] ; processor:proc|data_path:dp|reg_file:rf|REGFILE_rtl_0 ;
; processor:proc|data_path:dp|reg_file:rf|REGFILE_rtl_0_bypass[26] ; processor:proc|data_path:dp|reg_file:rf|REGFILE_rtl_0 ;
; processor:proc|data_path:dp|reg_file:rf|REGFILE_rtl_0_bypass[27] ; processor:proc|data_path:dp|reg_file:rf|REGFILE_rtl_0 ;
; processor:proc|data_path:dp|reg_file:rf|REGFILE_rtl_0_bypass[28] ; processor:proc|data_path:dp|reg_file:rf|REGFILE_rtl_0 ;
; processor:proc|data_path:dp|reg_file:rf|REGFILE_rtl_0_bypass[29] ; processor:proc|data_path:dp|reg_file:rf|REGFILE_rtl_0 ;
; processor:proc|data_path:dp|reg_file:rf|REGFILE_rtl_0_bypass[30] ; processor:proc|data_path:dp|reg_file:rf|REGFILE_rtl_0 ;
; processor:proc|data_path:dp|reg_file:rf|REGFILE_rtl_0_bypass[31] ; processor:proc|data_path:dp|reg_file:rf|REGFILE_rtl_0 ;
; processor:proc|data_path:dp|reg_file:rf|REGFILE_rtl_0_bypass[32] ; processor:proc|data_path:dp|reg_file:rf|REGFILE_rtl_0 ;
; processor:proc|data_path:dp|reg_file:rf|REGFILE_rtl_0_bypass[33] ; processor:proc|data_path:dp|reg_file:rf|REGFILE_rtl_0 ;
; processor:proc|data_path:dp|reg_file:rf|REGFILE_rtl_0_bypass[34] ; processor:proc|data_path:dp|reg_file:rf|REGFILE_rtl_0 ;
; processor:proc|data_path:dp|reg_file:rf|REGFILE_rtl_0_bypass[35] ; processor:proc|data_path:dp|reg_file:rf|REGFILE_rtl_0 ;
; processor:proc|data_path:dp|reg_file:rf|REGFILE_rtl_0_bypass[36] ; processor:proc|data_path:dp|reg_file:rf|REGFILE_rtl_0 ;
; processor:proc|data_path:dp|reg_file:rf|REGFILE_rtl_0_bypass[37] ; processor:proc|data_path:dp|reg_file:rf|REGFILE_rtl_0 ;
; processor:proc|data_path:dp|reg_file:rf|REGFILE_rtl_0_bypass[38] ; processor:proc|data_path:dp|reg_file:rf|REGFILE_rtl_0 ;
; processor:proc|data_path:dp|reg_file:rf|REGFILE_rtl_0_bypass[39] ; processor:proc|data_path:dp|reg_file:rf|REGFILE_rtl_0 ;
; processor:proc|data_path:dp|reg_file:rf|REGFILE_rtl_0_bypass[40] ; processor:proc|data_path:dp|reg_file:rf|REGFILE_rtl_0 ;
; processor:proc|data_path:dp|reg_file:rf|REGFILE_rtl_0_bypass[41] ; processor:proc|data_path:dp|reg_file:rf|REGFILE_rtl_0 ;
; processor:proc|data_path:dp|reg_file:rf|REGFILE_rtl_0_bypass[42] ; processor:proc|data_path:dp|reg_file:rf|REGFILE_rtl_0 ;
; processor:proc|data_path:dp|reg_file:rf|REGFILE_rtl_1_bypass[0]  ; processor:proc|data_path:dp|reg_file:rf|REGFILE_rtl_1 ;
; processor:proc|data_path:dp|reg_file:rf|REGFILE_rtl_1_bypass[1]  ; processor:proc|data_path:dp|reg_file:rf|REGFILE_rtl_1 ;
; processor:proc|data_path:dp|reg_file:rf|REGFILE_rtl_1_bypass[2]  ; processor:proc|data_path:dp|reg_file:rf|REGFILE_rtl_1 ;
; processor:proc|data_path:dp|reg_file:rf|REGFILE_rtl_1_bypass[3]  ; processor:proc|data_path:dp|reg_file:rf|REGFILE_rtl_1 ;
; processor:proc|data_path:dp|reg_file:rf|REGFILE_rtl_1_bypass[4]  ; processor:proc|data_path:dp|reg_file:rf|REGFILE_rtl_1 ;
; processor:proc|data_path:dp|reg_file:rf|REGFILE_rtl_1_bypass[5]  ; processor:proc|data_path:dp|reg_file:rf|REGFILE_rtl_1 ;
; processor:proc|data_path:dp|reg_file:rf|REGFILE_rtl_1_bypass[6]  ; processor:proc|data_path:dp|reg_file:rf|REGFILE_rtl_1 ;
; processor:proc|data_path:dp|reg_file:rf|REGFILE_rtl_1_bypass[7]  ; processor:proc|data_path:dp|reg_file:rf|REGFILE_rtl_1 ;
; processor:proc|data_path:dp|reg_file:rf|REGFILE_rtl_1_bypass[8]  ; processor:proc|data_path:dp|reg_file:rf|REGFILE_rtl_1 ;
; processor:proc|data_path:dp|reg_file:rf|REGFILE_rtl_1_bypass[9]  ; processor:proc|data_path:dp|reg_file:rf|REGFILE_rtl_1 ;
; processor:proc|data_path:dp|reg_file:rf|REGFILE_rtl_1_bypass[10] ; processor:proc|data_path:dp|reg_file:rf|REGFILE_rtl_1 ;
; processor:proc|data_path:dp|reg_file:rf|REGFILE_rtl_1_bypass[11] ; processor:proc|data_path:dp|reg_file:rf|REGFILE_rtl_1 ;
; processor:proc|data_path:dp|reg_file:rf|REGFILE_rtl_1_bypass[12] ; processor:proc|data_path:dp|reg_file:rf|REGFILE_rtl_1 ;
; processor:proc|data_path:dp|reg_file:rf|REGFILE_rtl_1_bypass[13] ; processor:proc|data_path:dp|reg_file:rf|REGFILE_rtl_1 ;
; processor:proc|data_path:dp|reg_file:rf|REGFILE_rtl_1_bypass[14] ; processor:proc|data_path:dp|reg_file:rf|REGFILE_rtl_1 ;
; processor:proc|data_path:dp|reg_file:rf|REGFILE_rtl_1_bypass[15] ; processor:proc|data_path:dp|reg_file:rf|REGFILE_rtl_1 ;
; processor:proc|data_path:dp|reg_file:rf|REGFILE_rtl_1_bypass[16] ; processor:proc|data_path:dp|reg_file:rf|REGFILE_rtl_1 ;
; processor:proc|data_path:dp|reg_file:rf|REGFILE_rtl_1_bypass[17] ; processor:proc|data_path:dp|reg_file:rf|REGFILE_rtl_1 ;
; processor:proc|data_path:dp|reg_file:rf|REGFILE_rtl_1_bypass[18] ; processor:proc|data_path:dp|reg_file:rf|REGFILE_rtl_1 ;
; processor:proc|data_path:dp|reg_file:rf|REGFILE_rtl_1_bypass[19] ; processor:proc|data_path:dp|reg_file:rf|REGFILE_rtl_1 ;
; processor:proc|data_path:dp|reg_file:rf|REGFILE_rtl_1_bypass[20] ; processor:proc|data_path:dp|reg_file:rf|REGFILE_rtl_1 ;
; processor:proc|data_path:dp|reg_file:rf|REGFILE_rtl_1_bypass[21] ; processor:proc|data_path:dp|reg_file:rf|REGFILE_rtl_1 ;
; processor:proc|data_path:dp|reg_file:rf|REGFILE_rtl_1_bypass[22] ; processor:proc|data_path:dp|reg_file:rf|REGFILE_rtl_1 ;
; processor:proc|data_path:dp|reg_file:rf|REGFILE_rtl_1_bypass[23] ; processor:proc|data_path:dp|reg_file:rf|REGFILE_rtl_1 ;
; processor:proc|data_path:dp|reg_file:rf|REGFILE_rtl_1_bypass[24] ; processor:proc|data_path:dp|reg_file:rf|REGFILE_rtl_1 ;
; processor:proc|data_path:dp|reg_file:rf|REGFILE_rtl_1_bypass[25] ; processor:proc|data_path:dp|reg_file:rf|REGFILE_rtl_1 ;
; processor:proc|data_path:dp|reg_file:rf|REGFILE_rtl_1_bypass[26] ; processor:proc|data_path:dp|reg_file:rf|REGFILE_rtl_1 ;
; processor:proc|data_path:dp|reg_file:rf|REGFILE_rtl_1_bypass[27] ; processor:proc|data_path:dp|reg_file:rf|REGFILE_rtl_1 ;
; processor:proc|data_path:dp|reg_file:rf|REGFILE_rtl_1_bypass[28] ; processor:proc|data_path:dp|reg_file:rf|REGFILE_rtl_1 ;
; processor:proc|data_path:dp|reg_file:rf|REGFILE_rtl_1_bypass[29] ; processor:proc|data_path:dp|reg_file:rf|REGFILE_rtl_1 ;
; processor:proc|data_path:dp|reg_file:rf|REGFILE_rtl_1_bypass[30] ; processor:proc|data_path:dp|reg_file:rf|REGFILE_rtl_1 ;
; processor:proc|data_path:dp|reg_file:rf|REGFILE_rtl_1_bypass[31] ; processor:proc|data_path:dp|reg_file:rf|REGFILE_rtl_1 ;
; processor:proc|data_path:dp|reg_file:rf|REGFILE_rtl_1_bypass[32] ; processor:proc|data_path:dp|reg_file:rf|REGFILE_rtl_1 ;
; processor:proc|data_path:dp|reg_file:rf|REGFILE_rtl_1_bypass[33] ; processor:proc|data_path:dp|reg_file:rf|REGFILE_rtl_1 ;
; processor:proc|data_path:dp|reg_file:rf|REGFILE_rtl_1_bypass[34] ; processor:proc|data_path:dp|reg_file:rf|REGFILE_rtl_1 ;
; processor:proc|data_path:dp|reg_file:rf|REGFILE_rtl_1_bypass[35] ; processor:proc|data_path:dp|reg_file:rf|REGFILE_rtl_1 ;
; processor:proc|data_path:dp|reg_file:rf|REGFILE_rtl_1_bypass[36] ; processor:proc|data_path:dp|reg_file:rf|REGFILE_rtl_1 ;
; processor:proc|data_path:dp|reg_file:rf|REGFILE_rtl_1_bypass[37] ; processor:proc|data_path:dp|reg_file:rf|REGFILE_rtl_1 ;
; processor:proc|data_path:dp|reg_file:rf|REGFILE_rtl_1_bypass[38] ; processor:proc|data_path:dp|reg_file:rf|REGFILE_rtl_1 ;
; processor:proc|data_path:dp|reg_file:rf|REGFILE_rtl_1_bypass[39] ; processor:proc|data_path:dp|reg_file:rf|REGFILE_rtl_1 ;
; processor:proc|data_path:dp|reg_file:rf|REGFILE_rtl_1_bypass[40] ; processor:proc|data_path:dp|reg_file:rf|REGFILE_rtl_1 ;
; processor:proc|data_path:dp|reg_file:rf|REGFILE_rtl_1_bypass[41] ; processor:proc|data_path:dp|reg_file:rf|REGFILE_rtl_1 ;
; processor:proc|data_path:dp|reg_file:rf|REGFILE_rtl_1_bypass[42] ; processor:proc|data_path:dp|reg_file:rf|REGFILE_rtl_1 ;
+------------------------------------------------------------------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------+
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |top|processor:proc|data_path:dp|flop_r:Wreg|q[75]                      ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |top|processor:proc|data_path:dp|flop_r:Ereg|q[38]                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |top|processor:proc|data_path:dp|flop_r:Ereg|q[52]                      ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |top|processor:proc|data_path:dp|flop_r:Freg|q[0]                       ;
; 4:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; Yes        ; |top|processor:proc|data_path:dp|flop_r:Freg|q[19]                      ;
; 3:1                ; 82 bits   ; 164 LEs       ; 0 LEs                ; 164 LEs                ; Yes        ; |top|processor:proc|data_path:dp|flop_r:Dreg|q[48]                      ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |top|processor:proc|data_path:dp|reg_file:rf|rd2[31]                    ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |top|processor:proc|data_path:dp|reg_file:rf|rd1[8]                     ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |top|processor:proc|data_path:dp|flop_r:Ereg|q[45]                      ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|processor:proc|data_path:dp|flop_r:Ereg|q[34]                      ;
; 5:1                ; 7 bits    ; 21 LEs        ; 21 LEs               ; 0 LEs                  ; Yes        ; |top|processor:proc|data_path:dp|flop_r:Wreg|q[82]                      ;
; 6:1                ; 16 bits   ; 64 LEs        ; 48 LEs               ; 16 LEs                 ; Yes        ; |top|processor:proc|data_path:dp|flop_r:Wreg|q[92]                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top|d_mem:dm|RAM                                                       ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top|processor:proc|data_path:dp|mux_4:srcBmux1|y[15]                   ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top|processor:proc|data_path:dp|mux_4:rsltmux|y[11]                    ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top|processor:proc|data_path:dp|mux_4:srcAmux|y[5]                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top|processor:proc|data_path:dp|alu:ALU|shifter_r_l_nb:srl1|shift2[28] ;
; 4:1                ; 48 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; No         ; |top|processor:proc|data_path:dp|alu:ALU|shifter_l_l_nb:sll1|shift2[3]  ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |top|processor:proc|data_path:dp|alu:ALU|shifter_l_l_nb:sll1|shift4[0]  ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |top|processor:proc|data_path:dp|alu:ALU|shifter_l_l_nb:sll1|shift4[5]  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |top|processor:proc|data_path:dp|alu:ALU|shifter_l_l_nb:sll1|shift4[9]  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |top|processor:proc|data_path:dp|alu:ALU|shifter_l_l_nb:sll1|shift4[15] ;
; 3:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |top|processor:proc|data_path:dp|flop_r:Dreg|q                          ;
; 18:1               ; 16 bits   ; 192 LEs       ; 32 LEs               ; 160 LEs                ; No         ; |top|processor:proc|data_path:dp|mrwu:mrwu|Selector26                   ;
; 16:1               ; 7 bits    ; 70 LEs        ; 70 LEs               ; 0 LEs                  ; No         ; |top|processor:proc|data_path:dp|alu:ALU|mux_16:mux2|y[9]               ;
; 17:1               ; 5 bits    ; 55 LEs        ; 50 LEs               ; 5 LEs                  ; No         ; |top|processor:proc|data_path:dp|alu:ALU|mux_16:mux2|y[6]               ;
; 18:1               ; 11 bits   ; 132 LEs       ; 121 LEs              ; 11 LEs                 ; No         ; |top|processor:proc|data_path:dp|alu:ALU|mux_16:mux2|y[18]              ;
; 20:1               ; 3 bits    ; 39 LEs        ; 36 LEs               ; 3 LEs                  ; No         ; |top|processor:proc|data_path:dp|alu:ALU|mux_16:mux2|y[2]               ;
; 21:1               ; 3 bits    ; 42 LEs        ; 39 LEs               ; 3 LEs                  ; No         ; |top|processor:proc|data_path:dp|alu:ALU|mux_16:mux2|y[28]              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Source assignments for d_mem:dm|altsyncram:RAM_rtl_0|altsyncram_iji1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------+
; Assignment                      ; Value              ; From ; To                    ;
+---------------------------------+--------------------+------+-----------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                     ;
+---------------------------------+--------------------+------+-----------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for processor:proc|data_path:dp|reg_file:rf|altsyncram:REGFILE_rtl_0|altsyncram_u2n1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for processor:proc|data_path:dp|reg_file:rf|altsyncram:REGFILE_rtl_1|altsyncram_u2n1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:proc|data_path:dp|flop_r:Freg ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:proc|data_path:dp|flop_r:Dreg ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; WIDTH          ; 96    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:proc|data_path:dp|flop_r:Ereg ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; WIDTH          ; 195   ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:proc|data_path:dp|flop_r:Mreg ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; WIDTH          ; 142   ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:proc|data_path:dp|flop_r:Wreg ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; WIDTH          ; 136   ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:proc|data_path:dp|mux_4:PCmux ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:proc|data_path:dp|mux_4:srcAmux ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:proc|data_path:dp|mux_4:srcBmux1 ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:proc|data_path:dp|mux_2:srcBmux2 ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:proc|data_path:dp|mux_4:rsltmux ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:proc|data_path:dp|adder_nb:PCplus4 ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:proc|data_path:dp|adder_nb:PCplusbranch ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:proc|data_path:dp|alu:ALU|mux_2:mux1 ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:proc|data_path:dp|alu:ALU|adder_nb:add1 ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:proc|data_path:dp|alu:ALU|and_nb:and1 ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:proc|data_path:dp|alu:ALU|or_nb:or1 ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:proc|data_path:dp|alu:ALU|xor_nb:xor1 ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:proc|data_path:dp|alu:ALU|shifter_l_l_nb:sll1 ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:proc|data_path:dp|alu:ALU|shifter_r_l_nb:srl1 ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:proc|data_path:dp|alu:ALU|shifter_r_a_nb:sra1 ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:proc|data_path:dp|alu:ALU|mux_16:mux2 ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: d_mem:dm|altsyncram:RAM_rtl_0 ;
+------------------------------------+----------------------+--------------------+
; Parameter Name                     ; Value                ; Type               ;
+------------------------------------+----------------------+--------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped            ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped            ;
; WIDTH_A                            ; 32                   ; Untyped            ;
; WIDTHAD_A                          ; 6                    ; Untyped            ;
; NUMWORDS_A                         ; 64                   ; Untyped            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped            ;
; WIDTH_B                            ; 32                   ; Untyped            ;
; WIDTHAD_B                          ; 6                    ; Untyped            ;
; NUMWORDS_B                         ; 64                   ; Untyped            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped            ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped            ;
; BYTE_SIZE                          ; 8                    ; Untyped            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped            ;
; INIT_FILE                          ; UNUSED               ; Untyped            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped            ;
; ENABLE_ECC                         ; FALSE                ; Untyped            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped            ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped            ;
; CBXI_PARAMETER                     ; altsyncram_iji1      ; Untyped            ;
+------------------------------------+----------------------+--------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: processor:proc|data_path:dp|reg_file:rf|altsyncram:REGFILE_rtl_0 ;
+------------------------------------+----------------------+-------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                  ;
+------------------------------------+----------------------+-------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                               ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                               ;
; WIDTH_A                            ; 32                   ; Untyped                                               ;
; WIDTHAD_A                          ; 5                    ; Untyped                                               ;
; NUMWORDS_A                         ; 32                   ; Untyped                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                               ;
; WIDTH_B                            ; 32                   ; Untyped                                               ;
; WIDTHAD_B                          ; 5                    ; Untyped                                               ;
; NUMWORDS_B                         ; 32                   ; Untyped                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                               ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                               ;
; INIT_FILE                          ; UNUSED               ; Untyped                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                               ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                               ;
; CBXI_PARAMETER                     ; altsyncram_u2n1      ; Untyped                                               ;
+------------------------------------+----------------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: processor:proc|data_path:dp|reg_file:rf|altsyncram:REGFILE_rtl_1 ;
+------------------------------------+----------------------+-------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                  ;
+------------------------------------+----------------------+-------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                               ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                               ;
; WIDTH_A                            ; 32                   ; Untyped                                               ;
; WIDTHAD_A                          ; 5                    ; Untyped                                               ;
; NUMWORDS_A                         ; 32                   ; Untyped                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                               ;
; WIDTH_B                            ; 32                   ; Untyped                                               ;
; WIDTHAD_B                          ; 5                    ; Untyped                                               ;
; NUMWORDS_B                         ; 32                   ; Untyped                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                               ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                               ;
; INIT_FILE                          ; UNUSED               ; Untyped                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                               ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                               ;
; CBXI_PARAMETER                     ; altsyncram_u2n1      ; Untyped                                               ;
+------------------------------------+----------------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                             ;
+-------------------------------------------+------------------------------------------------------------------+
; Name                                      ; Value                                                            ;
+-------------------------------------------+------------------------------------------------------------------+
; Number of entity instances                ; 3                                                                ;
; Entity Instance                           ; d_mem:dm|altsyncram:RAM_rtl_0                                    ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                        ;
;     -- WIDTH_A                            ; 32                                                               ;
;     -- NUMWORDS_A                         ; 64                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 32                                                               ;
;     -- NUMWORDS_B                         ; 64                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
; Entity Instance                           ; processor:proc|data_path:dp|reg_file:rf|altsyncram:REGFILE_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                        ;
;     -- WIDTH_A                            ; 32                                                               ;
;     -- NUMWORDS_A                         ; 32                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 32                                                               ;
;     -- NUMWORDS_B                         ; 32                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                         ;
; Entity Instance                           ; processor:proc|data_path:dp|reg_file:rf|altsyncram:REGFILE_rtl_1 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                        ;
;     -- WIDTH_A                            ; 32                                                               ;
;     -- NUMWORDS_A                         ; 32                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 32                                                               ;
;     -- NUMWORDS_B                         ; 32                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                         ;
+-------------------------------------------+------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:proc|data_path:dp|alu:ALU|mux_16:mux2" ;
+-----------+-------+----------+----------------------------------------------+
; Port      ; Type  ; Severity ; Details                                      ;
+-----------+-------+----------+----------------------------------------------+
; d5[31..1] ; Input ; Info     ; Stuck at GND                                 ;
; d9[31..1] ; Input ; Info     ; Stuck at GND                                 ;
+-----------+-------+----------+----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:proc|data_path:dp|adder_nb:PCplusbranch"                                  ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; cin  ; Input  ; Info     ; Stuck at GND                                                                        ;
; cout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:proc|data_path:dp|adder_nb:PCplus4"                                           ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; b[31..3] ; Input  ; Info     ; Stuck at GND                                                                        ;
; b[1..0]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; b[2]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; cin      ; Input  ; Info     ; Stuck at GND                                                                        ;
; cout     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:proc|data_path:dp|mux_4:srcBmux1" ;
+------+-------+----------+----------------------------------------------+
; Port ; Type  ; Severity ; Details                                      ;
+------+-------+----------+----------------------------------------------+
; d3   ; Input ; Info     ; Stuck at GND                                 ;
+------+-------+----------+----------------------------------------------+


+-----------------------------------------------------------------------+
; Port Connectivity Checks: "processor:proc|data_path:dp|mux_4:srcAmux" ;
+------+-------+----------+---------------------------------------------+
; Port ; Type  ; Severity ; Details                                     ;
+------+-------+----------+---------------------------------------------+
; d3   ; Input ; Info     ; Stuck at GND                                ;
+------+-------+----------+---------------------------------------------+


+---------------------------------------------------------------------+
; Port Connectivity Checks: "processor:proc|data_path:dp|mux_4:PCmux" ;
+------+-------+----------+-------------------------------------------+
; Port ; Type  ; Severity ; Details                                   ;
+------+-------+----------+-------------------------------------------+
; d3   ; Input ; Info     ; Stuck at GND                              ;
+------+-------+----------+-------------------------------------------+


+---------------------------------------------------------------------+
; Port Connectivity Checks: "processor:proc|data_path:dp|flop_r:Wreg" ;
+------+-------+----------+-------------------------------------------+
; Port ; Type  ; Severity ; Details                                   ;
+------+-------+----------+-------------------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                              ;
; clr  ; Input ; Info     ; Stuck at GND                              ;
+------+-------+----------+-------------------------------------------+


+---------------------------------------------------------------------+
; Port Connectivity Checks: "processor:proc|data_path:dp|flop_r:Mreg" ;
+------+-------+----------+-------------------------------------------+
; Port ; Type  ; Severity ; Details                                   ;
+------+-------+----------+-------------------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                              ;
; clr  ; Input ; Info     ; Stuck at GND                              ;
+------+-------+----------+-------------------------------------------+


+---------------------------------------------------------------------+
; Port Connectivity Checks: "processor:proc|data_path:dp|flop_r:Ereg" ;
+------+-------+----------+-------------------------------------------+
; Port ; Type  ; Severity ; Details                                   ;
+------+-------+----------+-------------------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                              ;
+------+-------+----------+-------------------------------------------+


+---------------------------------------------------------------------+
; Port Connectivity Checks: "processor:proc|data_path:dp|flop_r:Freg" ;
+------+-------+----------+-------------------------------------------+
; Port ; Type  ; Severity ; Details                                   ;
+------+-------+----------+-------------------------------------------+
; clr  ; Input ; Info     ; Stuck at GND                              ;
+------+-------+----------+-------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 887                         ;
;     CLR               ; 300                         ;
;     CLR SCLR          ; 180                         ;
;     CLR SCLR SLD      ; 18                          ;
;     ENA               ; 96                          ;
;     ENA CLR           ; 32                          ;
;     ENA CLR SCLR      ; 82                          ;
;     SCLR              ; 64                          ;
;     plain             ; 115                         ;
; arriav_lcell_comb     ; 1049                        ;
;     extend            ; 27                          ;
;         7 data inputs ; 27                          ;
;     normal            ; 1022                        ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 59                          ;
;         3 data inputs ; 121                         ;
;         4 data inputs ; 150                         ;
;         5 data inputs ; 248                         ;
;         6 data inputs ; 443                         ;
; boundary_port         ; 4                           ;
; stratixv_ram_block    ; 96                          ;
;                       ;                             ;
; Max LUT depth         ; 20.00                       ;
; Average LUT depth     ; 8.94                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:08     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Thu Jun 05 01:15:12 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file 00_src/xor_nb.sv
    Info (12023): Found entity 1: xor_nb File: D:/OneDrive/BKLearning/CapstoneProject1/20_syn/quartus/00_src/xor_nb.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file 00_src/top.sv
    Info (12023): Found entity 1: top File: D:/OneDrive/BKLearning/CapstoneProject1/20_syn/quartus/00_src/top.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file 00_src/shifter_r_l_nb.sv
    Info (12023): Found entity 1: shifter_r_l_nb File: D:/OneDrive/BKLearning/CapstoneProject1/20_syn/quartus/00_src/shifter_r_l_nb.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file 00_src/shifter_r_a_nb.sv
    Info (12023): Found entity 1: shifter_r_a_nb File: D:/OneDrive/BKLearning/CapstoneProject1/20_syn/quartus/00_src/shifter_r_a_nb.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file 00_src/shifter_l_l_nb.sv
    Info (12023): Found entity 1: shifter_l_l_nb File: D:/OneDrive/BKLearning/CapstoneProject1/20_syn/quartus/00_src/shifter_l_l_nb.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file 00_src/reg_file.sv
    Info (12023): Found entity 1: reg_file File: D:/OneDrive/BKLearning/CapstoneProject1/20_syn/quartus/00_src/reg_file.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file 00_src/processor.sv
    Info (12023): Found entity 1: processor File: D:/OneDrive/BKLearning/CapstoneProject1/20_syn/quartus/00_src/processor.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file 00_src/or_nb.sv
    Info (12023): Found entity 1: or_nb File: D:/OneDrive/BKLearning/CapstoneProject1/20_syn/quartus/00_src/or_nb.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file 00_src/mux_16.sv
    Info (12023): Found entity 1: mux_16 File: D:/OneDrive/BKLearning/CapstoneProject1/20_syn/quartus/00_src/mux_16.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file 00_src/mux_8.sv
    Info (12023): Found entity 1: mux_8 File: D:/OneDrive/BKLearning/CapstoneProject1/20_syn/quartus/00_src/mux_8.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file 00_src/mux_4.sv
    Info (12023): Found entity 1: mux_4 File: D:/OneDrive/BKLearning/CapstoneProject1/20_syn/quartus/00_src/mux_4.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file 00_src/mux_2.sv
    Info (12023): Found entity 1: mux_2 File: D:/OneDrive/BKLearning/CapstoneProject1/20_syn/quartus/00_src/mux_2.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file 00_src/mrwu.sv
    Info (12023): Found entity 1: mrwu File: D:/OneDrive/BKLearning/CapstoneProject1/20_syn/quartus/00_src/mrwu.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file 00_src/main_dec.sv
    Info (12023): Found entity 1: main_dec File: D:/OneDrive/BKLearning/CapstoneProject1/20_syn/quartus/00_src/main_dec.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file 00_src/lsu.sv
    Info (12023): Found entity 1: lsu File: D:/OneDrive/BKLearning/CapstoneProject1/20_syn/quartus/00_src/lsu.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file 00_src/i_mem.sv
    Info (12023): Found entity 1: i_mem File: D:/OneDrive/BKLearning/CapstoneProject1/20_syn/quartus/00_src/i_mem.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file 00_src/hazard_unit.sv
    Info (12023): Found entity 1: hazard_unit File: D:/OneDrive/BKLearning/CapstoneProject1/20_syn/quartus/00_src/hazard_unit.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file 00_src/flop_r.sv
    Info (12023): Found entity 1: flop_r File: D:/OneDrive/BKLearning/CapstoneProject1/20_syn/quartus/00_src/flop_r.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file 00_src/extender.sv
    Info (12023): Found entity 1: extender File: D:/OneDrive/BKLearning/CapstoneProject1/20_syn/quartus/00_src/extender.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file 00_src/eu.sv
    Info (12023): Found entity 1: eu File: D:/OneDrive/BKLearning/CapstoneProject1/20_syn/quartus/00_src/eu.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file 00_src/data_path.sv
    Info (12023): Found entity 1: data_path File: D:/OneDrive/BKLearning/CapstoneProject1/20_syn/quartus/00_src/data_path.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file 00_src/d_mem.sv
    Info (12023): Found entity 1: d_mem File: D:/OneDrive/BKLearning/CapstoneProject1/20_syn/quartus/00_src/d_mem.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file 00_src/controller.sv
    Info (12023): Found entity 1: controller File: D:/OneDrive/BKLearning/CapstoneProject1/20_syn/quartus/00_src/controller.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file 00_src/bru.sv
    Info (12023): Found entity 1: bru File: D:/OneDrive/BKLearning/CapstoneProject1/20_syn/quartus/00_src/bru.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file 00_src/and_nb.sv
    Info (12023): Found entity 1: and_nb File: D:/OneDrive/BKLearning/CapstoneProject1/20_syn/quartus/00_src/and_nb.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file 00_src/alu_dec.sv
    Info (12023): Found entity 1: alu_dec File: D:/OneDrive/BKLearning/CapstoneProject1/20_syn/quartus/00_src/alu_dec.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file 00_src/alu.sv
    Info (12023): Found entity 1: alu File: D:/OneDrive/BKLearning/CapstoneProject1/20_syn/quartus/00_src/alu.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file 00_src/adder_nb.sv
    Info (12023): Found entity 1: adder_nb File: D:/OneDrive/BKLearning/CapstoneProject1/20_syn/quartus/00_src/adder_nb.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file 00_src/adder_1b.sv
    Info (12023): Found entity 1: adder_1b File: D:/OneDrive/BKLearning/CapstoneProject1/20_syn/quartus/00_src/adder_1b.sv Line: 3
Info (12127): Elaborating entity "top" for the top level hierarchy
Info (12128): Elaborating entity "processor" for hierarchy "processor:proc" File: D:/OneDrive/BKLearning/CapstoneProject1/20_syn/quartus/00_src/top.sv Line: 178
Info (12128): Elaborating entity "controller" for hierarchy "processor:proc|controller:ctrl" File: D:/OneDrive/BKLearning/CapstoneProject1/20_syn/quartus/00_src/processor.sv Line: 144
Info (12128): Elaborating entity "main_dec" for hierarchy "processor:proc|controller:ctrl|main_dec:md" File: D:/OneDrive/BKLearning/CapstoneProject1/20_syn/quartus/00_src/controller.sv Line: 39
Info (12128): Elaborating entity "alu_dec" for hierarchy "processor:proc|controller:ctrl|alu_dec:ad" File: D:/OneDrive/BKLearning/CapstoneProject1/20_syn/quartus/00_src/controller.sv Line: 49
Info (12128): Elaborating entity "bru" for hierarchy "processor:proc|controller:ctrl|bru:bru" File: D:/OneDrive/BKLearning/CapstoneProject1/20_syn/quartus/00_src/controller.sv Line: 60
Info (12128): Elaborating entity "lsu" for hierarchy "processor:proc|controller:ctrl|lsu:lsu" File: D:/OneDrive/BKLearning/CapstoneProject1/20_syn/quartus/00_src/controller.sv Line: 66
Info (12128): Elaborating entity "eu" for hierarchy "processor:proc|controller:ctrl|eu:eu" File: D:/OneDrive/BKLearning/CapstoneProject1/20_syn/quartus/00_src/controller.sv Line: 75
Info (12128): Elaborating entity "data_path" for hierarchy "processor:proc|data_path:dp" File: D:/OneDrive/BKLearning/CapstoneProject1/20_syn/quartus/00_src/processor.sv Line: 247
Info (12128): Elaborating entity "flop_r" for hierarchy "processor:proc|data_path:dp|flop_r:Freg" File: D:/OneDrive/BKLearning/CapstoneProject1/20_syn/quartus/00_src/data_path.sv Line: 127
Info (12128): Elaborating entity "flop_r" for hierarchy "processor:proc|data_path:dp|flop_r:Dreg" File: D:/OneDrive/BKLearning/CapstoneProject1/20_syn/quartus/00_src/data_path.sv Line: 137
Info (12128): Elaborating entity "flop_r" for hierarchy "processor:proc|data_path:dp|flop_r:Ereg" File: D:/OneDrive/BKLearning/CapstoneProject1/20_syn/quartus/00_src/data_path.sv Line: 151
Info (12128): Elaborating entity "flop_r" for hierarchy "processor:proc|data_path:dp|flop_r:Mreg" File: D:/OneDrive/BKLearning/CapstoneProject1/20_syn/quartus/00_src/data_path.sv Line: 161
Info (12128): Elaborating entity "flop_r" for hierarchy "processor:proc|data_path:dp|flop_r:Wreg" File: D:/OneDrive/BKLearning/CapstoneProject1/20_syn/quartus/00_src/data_path.sv Line: 171
Info (12128): Elaborating entity "mux_4" for hierarchy "processor:proc|data_path:dp|mux_4:PCmux" File: D:/OneDrive/BKLearning/CapstoneProject1/20_syn/quartus/00_src/data_path.sv Line: 182
Info (12128): Elaborating entity "mux_2" for hierarchy "processor:proc|data_path:dp|mux_2:srcBmux2" File: D:/OneDrive/BKLearning/CapstoneProject1/20_syn/quartus/00_src/data_path.sv Line: 210
Info (12128): Elaborating entity "mrwu" for hierarchy "processor:proc|data_path:dp|mrwu:mrwu" File: D:/OneDrive/BKLearning/CapstoneProject1/20_syn/quartus/00_src/data_path.sv Line: 230
Info (10264): Verilog HDL Case Statement information at mrwu.sv(12): all case item expressions in this case statement are onehot File: D:/OneDrive/BKLearning/CapstoneProject1/20_syn/quartus/00_src/mrwu.sv Line: 12
Info (12128): Elaborating entity "adder_nb" for hierarchy "processor:proc|data_path:dp|adder_nb:PCplus4" File: D:/OneDrive/BKLearning/CapstoneProject1/20_syn/quartus/00_src/data_path.sv Line: 242
Info (12128): Elaborating entity "adder_1b" for hierarchy "processor:proc|data_path:dp|adder_nb:PCplus4|adder_1b:a1" File: D:/OneDrive/BKLearning/CapstoneProject1/20_syn/quartus/00_src/adder_nb.sv Line: 14
Info (12128): Elaborating entity "alu" for hierarchy "processor:proc|data_path:dp|alu:ALU" File: D:/OneDrive/BKLearning/CapstoneProject1/20_syn/quartus/00_src/data_path.sv Line: 263
Info (12128): Elaborating entity "and_nb" for hierarchy "processor:proc|data_path:dp|alu:ALU|and_nb:and1" File: D:/OneDrive/BKLearning/CapstoneProject1/20_syn/quartus/00_src/alu.sv Line: 66
Info (12128): Elaborating entity "or_nb" for hierarchy "processor:proc|data_path:dp|alu:ALU|or_nb:or1" File: D:/OneDrive/BKLearning/CapstoneProject1/20_syn/quartus/00_src/alu.sv Line: 73
Info (12128): Elaborating entity "xor_nb" for hierarchy "processor:proc|data_path:dp|alu:ALU|xor_nb:xor1" File: D:/OneDrive/BKLearning/CapstoneProject1/20_syn/quartus/00_src/alu.sv Line: 80
Info (12128): Elaborating entity "shifter_l_l_nb" for hierarchy "processor:proc|data_path:dp|alu:ALU|shifter_l_l_nb:sll1" File: D:/OneDrive/BKLearning/CapstoneProject1/20_syn/quartus/00_src/alu.sv Line: 88
Info (12128): Elaborating entity "shifter_r_l_nb" for hierarchy "processor:proc|data_path:dp|alu:ALU|shifter_r_l_nb:srl1" File: D:/OneDrive/BKLearning/CapstoneProject1/20_syn/quartus/00_src/alu.sv Line: 95
Info (12128): Elaborating entity "shifter_r_a_nb" for hierarchy "processor:proc|data_path:dp|alu:ALU|shifter_r_a_nb:sra1" File: D:/OneDrive/BKLearning/CapstoneProject1/20_syn/quartus/00_src/alu.sv Line: 102
Info (12128): Elaborating entity "mux_16" for hierarchy "processor:proc|data_path:dp|alu:ALU|mux_16:mux2" File: D:/OneDrive/BKLearning/CapstoneProject1/20_syn/quartus/00_src/alu.sv Line: 125
Info (12128): Elaborating entity "extender" for hierarchy "processor:proc|data_path:dp|extender:ext" File: D:/OneDrive/BKLearning/CapstoneProject1/20_syn/quartus/00_src/data_path.sv Line: 271
Info (12128): Elaborating entity "reg_file" for hierarchy "processor:proc|data_path:dp|reg_file:rf" File: D:/OneDrive/BKLearning/CapstoneProject1/20_syn/quartus/00_src/data_path.sv Line: 289
Info (12128): Elaborating entity "hazard_unit" for hierarchy "processor:proc|hazard_unit:hu" File: D:/OneDrive/BKLearning/CapstoneProject1/20_syn/quartus/00_src/processor.sv Line: 269
Info (12128): Elaborating entity "d_mem" for hierarchy "d_mem:dm" File: D:/OneDrive/BKLearning/CapstoneProject1/20_syn/quartus/00_src/top.sv Line: 187
Info (12128): Elaborating entity "i_mem" for hierarchy "i_mem:im" File: D:/OneDrive/BKLearning/CapstoneProject1/20_syn/quartus/00_src/top.sv Line: 193
Warning (10030): Net "IMEM[255..157]" at i_mem.sv(9) has no driver or initial value, using a default initial value '0' File: D:/OneDrive/BKLearning/CapstoneProject1/20_syn/quartus/00_src/i_mem.sv Line: 9
Info (286030): Timing-Driven Synthesis is running
Warning (276020): Inferred RAM node "d_mem:dm|RAM_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "processor:proc|data_path:dp|reg_file:rf|REGFILE_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "processor:proc|data_path:dp|reg_file:rf|REGFILE_rtl_1" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (19000): Inferred 3 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "d_mem:dm|RAM_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "processor:proc|data_path:dp|reg_file:rf|REGFILE_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "processor:proc|data_path:dp|reg_file:rf|REGFILE_rtl_1" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (12130): Elaborated megafunction instantiation "d_mem:dm|altsyncram:RAM_rtl_0"
Info (12133): Instantiated megafunction "d_mem:dm|altsyncram:RAM_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "64"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "6"
    Info (12134): Parameter "NUMWORDS_B" = "64"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_iji1.tdf
    Info (12023): Found entity 1: altsyncram_iji1 File: D:/OneDrive/BKLearning/CapstoneProject1/20_syn/quartus/db/altsyncram_iji1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "processor:proc|data_path:dp|reg_file:rf|altsyncram:REGFILE_rtl_0"
Info (12133): Instantiated megafunction "processor:proc|data_path:dp|reg_file:rf|altsyncram:REGFILE_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "32"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "5"
    Info (12134): Parameter "NUMWORDS_B" = "32"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_u2n1.tdf
    Info (12023): Found entity 1: altsyncram_u2n1 File: D:/OneDrive/BKLearning/CapstoneProject1/20_syn/quartus/db/altsyncram_u2n1.tdf Line: 27
Info (144001): Generated suppressed messages file D:/OneDrive/BKLearning/CapstoneProject1/20_syn/quartus/output_files/top.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1843 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 2 output pins
    Info (21061): Implemented 1743 logic cells
    Info (21064): Implemented 96 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4849 megabytes
    Info: Processing ended: Thu Jun 05 01:15:37 2025
    Info: Elapsed time: 00:00:25
    Info: Total CPU time (on all processors): 00:00:32


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/OneDrive/BKLearning/CapstoneProject1/20_syn/quartus/output_files/top.map.smsg.


