
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /datasets/cs240c-wi22-a00-public/data/Assignment2/GemsFDTD_716B.trace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Initialize SRRIP state
Heartbeat CPU 0 instructions: 10000004 cycles: 2536409 heartbeat IPC: 3.94258 cumulative IPC: 3.94258 (Simulation time: 0 hr 0 min 33 sec) 

Warmup complete CPU 0 instructions: 10000004 cycles: 2536409 (Simulation time: 0 hr 0 min 33 sec) 

Heartbeat CPU 0 instructions: 20000003 cycles: 24525987 heartbeat IPC: 0.454761 cumulative IPC: 0.454761 (Simulation time: 0 hr 3 min 6 sec) 
Heartbeat CPU 0 instructions: 30000002 cycles: 38472438 heartbeat IPC: 0.717028 cumulative IPC: 0.556544 (Simulation time: 0 hr 5 min 2 sec) 
Heartbeat CPU 0 instructions: 40000000 cycles: 49865972 heartbeat IPC: 0.877691 cumulative IPC: 0.633853 (Simulation time: 0 hr 6 min 45 sec) 
Heartbeat CPU 0 instructions: 50000002 cycles: 67944209 heartbeat IPC: 0.553151 cumulative IPC: 0.611548 (Simulation time: 0 hr 8 min 59 sec) 
Heartbeat CPU 0 instructions: 60000002 cycles: 83599011 heartbeat IPC: 0.638782 cumulative IPC: 0.616807 (Simulation time: 0 hr 10 min 59 sec) 
Heartbeat CPU 0 instructions: 70000001 cycles: 95708931 heartbeat IPC: 0.825769 cumulative IPC: 0.643967 (Simulation time: 0 hr 12 min 44 sec) 
Heartbeat CPU 0 instructions: 80000003 cycles: 110456706 heartbeat IPC: 0.678069 cumulative IPC: 0.648627 (Simulation time: 0 hr 14 min 42 sec) 
Heartbeat CPU 0 instructions: 90000001 cycles: 128639342 heartbeat IPC: 0.549975 cumulative IPC: 0.634402 (Simulation time: 0 hr 16 min 54 sec) 
Heartbeat CPU 0 instructions: 100000001 cycles: 141485237 heartbeat IPC: 0.778459 cumulative IPC: 0.64772 (Simulation time: 0 hr 18 min 42 sec) 
Heartbeat CPU 0 instructions: 110000004 cycles: 152975710 heartbeat IPC: 0.870286 cumulative IPC: 0.66472 (Simulation time: 0 hr 20 min 23 sec) 
Finished CPU 0 instructions: 100000000 cycles: 150439301 cumulative IPC: 0.66472 (Simulation time: 0 hr 20 min 23 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.66472 instructions: 100000000 cycles: 150439301
cpu0_DTLB TOTAL     ACCESS:   29897782  HIT:   26867997  MISS:    3029785
cpu0_DTLB LOAD      ACCESS:   20918477  HIT:   17889561  MISS:    3028916
cpu0_DTLB RFO       ACCESS:    8979305  HIT:    8978436  MISS:        869
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 13.8199 cycles
cpu0_ITLB TOTAL     ACCESS:    1847380  HIT:    1847378  MISS:          2
cpu0_ITLB LOAD      ACCESS:    1847380  HIT:    1847378  MISS:          2
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 249 cycles
cpu0_L1I TOTAL     ACCESS:    7855266  HIT:    7855144  MISS:        122
cpu0_L1I LOAD      ACCESS:    7855266  HIT:    7855144  MISS:        122
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 260.205 cycles
cpu0_STLB TOTAL     ACCESS:    3029788  HIT:    2757340  MISS:     272448
cpu0_STLB LOAD      ACCESS:    3028919  HIT:    2756471  MISS:     272448
cpu0_STLB RFO       ACCESS:        869  HIT:        869  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 51.2009 cycles
cpu0_L1D TOTAL     ACCESS:   34796395  HIT:   26553584  MISS:    8242811
cpu0_L1D LOAD      ACCESS:   22662365  HIT:   14443164  MISS:    8219201
cpu0_L1D RFO       ACCESS:   11866837  HIT:   11866831  MISS:          6
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:     267193  HIT:     243589  MISS:      23604
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 68.7964 cycles
cpu0_L2C TOTAL     ACCESS:    9425517  HIT:    7934233  MISS:    1491284
cpu0_L2C LOAD      ACCESS:    8219323  HIT:    6728669  MISS:    1490654
cpu0_L2C RFO       ACCESS:          6  HIT:          6  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:    1182584  HIT:    1182544  MISS:         40
cpu0_L2C TRANSLATION ACCESS:      23604  HIT:      23014  MISS:        590
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 317.565 cycles
LLC TOTAL     ACCESS:    1525196  HIT:      97042  MISS:    1428154
LLC LOAD      ACCESS:    1490569  HIT:      63237  MISS:    1427332
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:      34037  HIT:      33292  MISS:        745
LLC TRANSLATION ACCESS:        590  HIT:        513  MISS:         77
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 309.676 cycles
Insertion Distribution: 
	LOAD 26712 0 0 0 0 0 201627 1269032 
	RFO 0 0 0 0 0 0 14461 0 
	PREF 0 0 0 0 0 0 0 0 
	WRITEBACK 0 0 0 0 0 0 0 931 
	 1 0 0 0 0 0 70 41 
Total Prefetch Downgrades: 0

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:         61  ROW_BUFFER_MISS:    1427337
 DBUS AVG_CONGESTED_CYCLE:    3.94949
 WQ ROW_BUFFER_HIT:       2259  ROW_BUFFER_MISS:      12184  FULL:          0


CPU 0 Branch Prediction Accuracy: 98.9038% MPKI: 0.06477 Average ROB Occupancy at Mispredict: 248.573
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.06477
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

