
ps2_3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002a60  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000030  08002b6c  08002b6c  00003b6c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002b9c  08002b9c  0000400c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08002b9c  08002b9c  0000400c  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08002b9c  08002b9c  0000400c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002b9c  08002b9c  00003b9c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08002ba0  08002ba0  00003ba0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  08002ba4  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000010c  2000000c  08002bb0  0000400c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000118  08002bb0  00004118  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000400c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00007f91  00000000  00000000  00004035  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000191e  00000000  00000000  0000bfc6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000009c0  00000000  00000000  0000d8e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000077c  00000000  00000000  0000e2a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016baf  00000000  00000000  0000ea24  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000b278  00000000  00000000  000255d3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00084597  00000000  00000000  0003084b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000b4de2  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002760  00000000  00000000  000b4e28  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005d  00000000  00000000  000b7588  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000000c 	.word	0x2000000c
 8000128:	00000000 	.word	0x00000000
 800012c:	08002b54 	.word	0x08002b54

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000010 	.word	0x20000010
 8000148:	08002b54 	.word	0x08002b54

0800014c <AX_PS2_Init>:
  * @brief  PS2初始化
  * @param  无
  * @retval 无
  */
void AX_PS2_Init(void)
{
 800014c:	b580      	push	{r7, lr}
 800014e:	b086      	sub	sp, #24
 8000150:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000152:	f107 0308 	add.w	r3, r7, #8
 8000156:	2200      	movs	r2, #0
 8000158:	601a      	str	r2, [r3, #0]
 800015a:	605a      	str	r2, [r3, #4]
 800015c:	609a      	str	r2, [r3, #8]
 800015e:	60da      	str	r2, [r3, #12]

    // 使能GPIO时钟
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000160:	4b25      	ldr	r3, [pc, #148]	@ (80001f8 <AX_PS2_Init+0xac>)
 8000162:	699b      	ldr	r3, [r3, #24]
 8000164:	4a24      	ldr	r2, [pc, #144]	@ (80001f8 <AX_PS2_Init+0xac>)
 8000166:	f043 0304 	orr.w	r3, r3, #4
 800016a:	6193      	str	r3, [r2, #24]
 800016c:	4b22      	ldr	r3, [pc, #136]	@ (80001f8 <AX_PS2_Init+0xac>)
 800016e:	699b      	ldr	r3, [r3, #24]
 8000170:	f003 0304 	and.w	r3, r3, #4
 8000174:	607b      	str	r3, [r7, #4]
 8000176:	687b      	ldr	r3, [r7, #4]

    // DATA引脚配置 - 输入上拉（PS2数据引脚默认高电平）
    GPIO_InitStruct.Pin = DI_PIN;
 8000178:	2380      	movs	r3, #128	@ 0x80
 800017a:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800017c:	2300      	movs	r3, #0
 800017e:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000180:	2301      	movs	r3, #1
 8000182:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(DI_PORT, &GPIO_InitStruct);
 8000184:	f107 0308 	add.w	r3, r7, #8
 8000188:	4619      	mov	r1, r3
 800018a:	481c      	ldr	r0, [pc, #112]	@ (80001fc <AX_PS2_Init+0xb0>)
 800018c:	f001 f8fa 	bl	8001384 <HAL_GPIO_Init>

    // COMMAND引脚配置 - 推挽输出
    GPIO_InitStruct.Pin = CMD_PIN;
 8000190:	2340      	movs	r3, #64	@ 0x40
 8000192:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000194:	2301      	movs	r3, #1
 8000196:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000198:	2300      	movs	r3, #0
 800019a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800019c:	2303      	movs	r3, #3
 800019e:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(CMD_PORT, &GPIO_InitStruct);
 80001a0:	f107 0308 	add.w	r3, r7, #8
 80001a4:	4619      	mov	r1, r3
 80001a6:	4815      	ldr	r0, [pc, #84]	@ (80001fc <AX_PS2_Init+0xb0>)
 80001a8:	f001 f8ec 	bl	8001384 <HAL_GPIO_Init>

    // CS引脚配置 - 推挽输出
    GPIO_InitStruct.Pin = CS_PIN;
 80001ac:	2320      	movs	r3, #32
 80001ae:	60bb      	str	r3, [r7, #8]
    HAL_GPIO_Init(CS_PORT, &GPIO_InitStruct);
 80001b0:	f107 0308 	add.w	r3, r7, #8
 80001b4:	4619      	mov	r1, r3
 80001b6:	4811      	ldr	r0, [pc, #68]	@ (80001fc <AX_PS2_Init+0xb0>)
 80001b8:	f001 f8e4 	bl	8001384 <HAL_GPIO_Init>

    // CLK引脚配置 - 推挽输出
    GPIO_InitStruct.Pin = CLK_PIN;
 80001bc:	2310      	movs	r3, #16
 80001be:	60bb      	str	r3, [r7, #8]
    HAL_GPIO_Init(CLK_PORT, &GPIO_InitStruct);
 80001c0:	f107 0308 	add.w	r3, r7, #8
 80001c4:	4619      	mov	r1, r3
 80001c6:	480d      	ldr	r0, [pc, #52]	@ (80001fc <AX_PS2_Init+0xb0>)
 80001c8:	f001 f8dc 	bl	8001384 <HAL_GPIO_Init>

    // 初始化状态：时钟高电平，片选关闭
    CLK_H();
 80001cc:	2201      	movs	r2, #1
 80001ce:	2110      	movs	r1, #16
 80001d0:	480a      	ldr	r0, [pc, #40]	@ (80001fc <AX_PS2_Init+0xb0>)
 80001d2:	f001 fa72 	bl	80016ba <HAL_GPIO_WritePin>
    CS_H();
 80001d6:	2201      	movs	r2, #1
 80001d8:	2120      	movs	r1, #32
 80001da:	4808      	ldr	r0, [pc, #32]	@ (80001fc <AX_PS2_Init+0xb0>)
 80001dc:	f001 fa6d 	bl	80016ba <HAL_GPIO_WritePin>
    // 确保命令线初始为高电平
    CMD_H();
 80001e0:	2201      	movs	r2, #1
 80001e2:	2140      	movs	r1, #64	@ 0x40
 80001e4:	4805      	ldr	r0, [pc, #20]	@ (80001fc <AX_PS2_Init+0xb0>)
 80001e6:	f001 fa68 	bl	80016ba <HAL_GPIO_WritePin>
    delay_us(100);  // 等待硬件稳定
 80001ea:	2064      	movs	r0, #100	@ 0x64
 80001ec:	f000 f8a8 	bl	8000340 <delay_us>
}
 80001f0:	bf00      	nop
 80001f2:	3718      	adds	r7, #24
 80001f4:	46bd      	mov	sp, r7
 80001f6:	bd80      	pop	{r7, pc}
 80001f8:	40021000 	.word	0x40021000
 80001fc:	40010800 	.word	0x40010800

08000200 <PS2_ReadWriteData>:
  * @brief  PS2数据读写函数（核心时序修正）
  * @param  cmd: 要写入的命令
  * @retval 读出的数据
  */
static uint8_t PS2_ReadWriteData(uint8_t cmd)
{
 8000200:	b580      	push	{r7, lr}
 8000202:	b084      	sub	sp, #16
 8000204:	af00      	add	r7, sp, #0
 8000206:	4603      	mov	r3, r0
 8000208:	71fb      	strb	r3, [r7, #7]
    uint8_t res = 0;
 800020a:	2300      	movs	r3, #0
 800020c:	73fb      	strb	r3, [r7, #15]
    uint8_t ref;

    // PS2协议是LSB先传（最低位优先）
    for(ref = 0x01; ref > 0x00; ref <<= 1)
 800020e:	2301      	movs	r3, #1
 8000210:	73bb      	strb	r3, [r7, #14]
 8000212:	e031      	b.n	8000278 <PS2_ReadWriteData+0x78>
    {
        // 1. 在时钟高电平时准备数据
        if(ref & cmd)
 8000214:	7bba      	ldrb	r2, [r7, #14]
 8000216:	79fb      	ldrb	r3, [r7, #7]
 8000218:	4013      	ands	r3, r2
 800021a:	b2db      	uxtb	r3, r3
 800021c:	2b00      	cmp	r3, #0
 800021e:	d005      	beq.n	800022c <PS2_ReadWriteData+0x2c>
            CMD_H();
 8000220:	2201      	movs	r2, #1
 8000222:	2140      	movs	r1, #64	@ 0x40
 8000224:	4818      	ldr	r0, [pc, #96]	@ (8000288 <PS2_ReadWriteData+0x88>)
 8000226:	f001 fa48 	bl	80016ba <HAL_GPIO_WritePin>
 800022a:	e004      	b.n	8000236 <PS2_ReadWriteData+0x36>
        else
            CMD_L();
 800022c:	2200      	movs	r2, #0
 800022e:	2140      	movs	r1, #64	@ 0x40
 8000230:	4815      	ldr	r0, [pc, #84]	@ (8000288 <PS2_ReadWriteData+0x88>)
 8000232:	f001 fa42 	bl	80016ba <HAL_GPIO_WritePin>
        delay_us(2);  // 数据建立时间
 8000236:	2002      	movs	r0, #2
 8000238:	f000 f882 	bl	8000340 <delay_us>

        // 2. 时钟下降沿：数据应在此时被手柄采样
        CLK_L();
 800023c:	2200      	movs	r2, #0
 800023e:	2110      	movs	r1, #16
 8000240:	4811      	ldr	r0, [pc, #68]	@ (8000288 <PS2_ReadWriteData+0x88>)
 8000242:	f001 fa3a 	bl	80016ba <HAL_GPIO_WritePin>
        delay_us(10);  // 低电平保持时间（至少5us）
 8000246:	200a      	movs	r0, #10
 8000248:	f000 f87a 	bl	8000340 <delay_us>

        // 3. 读取数据（在时钟低电平时读取，确保稳定）
        if(DI())
 800024c:	2180      	movs	r1, #128	@ 0x80
 800024e:	480e      	ldr	r0, [pc, #56]	@ (8000288 <PS2_ReadWriteData+0x88>)
 8000250:	f001 fa1c 	bl	800168c <HAL_GPIO_ReadPin>
 8000254:	4603      	mov	r3, r0
 8000256:	2b00      	cmp	r3, #0
 8000258:	d003      	beq.n	8000262 <PS2_ReadWriteData+0x62>
            res |= ref;
 800025a:	7bfa      	ldrb	r2, [r7, #15]
 800025c:	7bbb      	ldrb	r3, [r7, #14]
 800025e:	4313      	orrs	r3, r2
 8000260:	73fb      	strb	r3, [r7, #15]

        // 4. 时钟上升沿：准备下一位
        CLK_H();
 8000262:	2201      	movs	r2, #1
 8000264:	2110      	movs	r1, #16
 8000266:	4808      	ldr	r0, [pc, #32]	@ (8000288 <PS2_ReadWriteData+0x88>)
 8000268:	f001 fa27 	bl	80016ba <HAL_GPIO_WritePin>
        delay_us(10);  // 高电平保持时间（至少5us）
 800026c:	200a      	movs	r0, #10
 800026e:	f000 f867 	bl	8000340 <delay_us>
    for(ref = 0x01; ref > 0x00; ref <<= 1)
 8000272:	7bbb      	ldrb	r3, [r7, #14]
 8000274:	005b      	lsls	r3, r3, #1
 8000276:	73bb      	strb	r3, [r7, #14]
 8000278:	7bbb      	ldrb	r3, [r7, #14]
 800027a:	2b00      	cmp	r3, #0
 800027c:	d1ca      	bne.n	8000214 <PS2_ReadWriteData+0x14>
    }

    // 每字节传输后额外延时，增强兼容性
//    delay_us(2);
    return res;
 800027e:	7bfb      	ldrb	r3, [r7, #15]
}
 8000280:	4618      	mov	r0, r3
 8000282:	3710      	adds	r7, #16
 8000284:	46bd      	mov	sp, r7
 8000286:	bd80      	pop	{r7, pc}
 8000288:	40010800 	.word	0x40010800

0800028c <AX_PS2_ScanKey>:
  * @brief  PS2获取按键及摇杆数值
  * @param  *JoystickStruct 手柄键值结构体
  * @retval 无
  */
void AX_PS2_ScanKey(JOYSTICK_TypeDef *JoystickStruct)
{
 800028c:	b590      	push	{r4, r7, lr}
 800028e:	b085      	sub	sp, #20
 8000290:	af00      	add	r7, sp, #0
 8000292:	6078      	str	r0, [r7, #4]
    uint8_t i;

    // 使能手柄：CS拉低后需等待至少100us让手柄进入通信状态
    CS_L();
 8000294:	2200      	movs	r2, #0
 8000296:	2120      	movs	r1, #32
 8000298:	4826      	ldr	r0, [pc, #152]	@ (8000334 <AX_PS2_ScanKey+0xa8>)
 800029a:	f001 fa0e 	bl	80016ba <HAL_GPIO_WritePin>
    delay_us(250);
 800029e:	20fa      	movs	r0, #250	@ 0xfa
 80002a0:	f000 f84e 	bl	8000340 <delay_us>

    // 读取PS2数据（9字节通信周期）
    for(i = 0; i < 9; i++)
 80002a4:	2300      	movs	r3, #0
 80002a6:	73fb      	strb	r3, [r7, #15]
 80002a8:	e00d      	b.n	80002c6 <AX_PS2_ScanKey+0x3a>
    {
        PS2_data[i] = PS2_ReadWriteData(PS2_cmnd[i]);
 80002aa:	7bfb      	ldrb	r3, [r7, #15]
 80002ac:	4a22      	ldr	r2, [pc, #136]	@ (8000338 <AX_PS2_ScanKey+0xac>)
 80002ae:	5cd3      	ldrb	r3, [r2, r3]
 80002b0:	7bfc      	ldrb	r4, [r7, #15]
 80002b2:	4618      	mov	r0, r3
 80002b4:	f7ff ffa4 	bl	8000200 <PS2_ReadWriteData>
 80002b8:	4603      	mov	r3, r0
 80002ba:	461a      	mov	r2, r3
 80002bc:	4b1f      	ldr	r3, [pc, #124]	@ (800033c <AX_PS2_ScanKey+0xb0>)
 80002be:	551a      	strb	r2, [r3, r4]
    for(i = 0; i < 9; i++)
 80002c0:	7bfb      	ldrb	r3, [r7, #15]
 80002c2:	3301      	adds	r3, #1
 80002c4:	73fb      	strb	r3, [r7, #15]
 80002c6:	7bfb      	ldrb	r3, [r7, #15]
 80002c8:	2b08      	cmp	r3, #8
 80002ca:	d9ee      	bls.n	80002aa <AX_PS2_ScanKey+0x1e>
    }

    // 关闭使能：CS拉高前确保时钟线为高电平
    CLK_H();
 80002cc:	2201      	movs	r2, #1
 80002ce:	2110      	movs	r1, #16
 80002d0:	4818      	ldr	r0, [pc, #96]	@ (8000334 <AX_PS2_ScanKey+0xa8>)
 80002d2:	f001 f9f2 	bl	80016ba <HAL_GPIO_WritePin>
    delay_us(16);
 80002d6:	2010      	movs	r0, #16
 80002d8:	f000 f832 	bl	8000340 <delay_us>
    CS_H();
 80002dc:	2201      	movs	r2, #1
 80002de:	2120      	movs	r1, #32
 80002e0:	4814      	ldr	r0, [pc, #80]	@ (8000334 <AX_PS2_ScanKey+0xa8>)
 80002e2:	f001 f9ea 	bl	80016ba <HAL_GPIO_WritePin>
    delay_us(16);  // 确保片选信号稳定
 80002e6:	2010      	movs	r0, #16
 80002e8:	f000 f82a 	bl	8000340 <delay_us>

    // 数值传递（根据PS2标准协议映射）
    // 注意：部分手柄需要先发送0x01 0x43 0x00 0x01 0x00激活模拟模式
    JoystickStruct->mode = PS2_data[1];         // 模式字节（0x41=数字模式，0x73=模拟模式）
 80002ec:	4b13      	ldr	r3, [pc, #76]	@ (800033c <AX_PS2_ScanKey+0xb0>)
 80002ee:	785a      	ldrb	r2, [r3, #1]
 80002f0:	687b      	ldr	r3, [r7, #4]
 80002f2:	701a      	strb	r2, [r3, #0]
    JoystickStruct->btn1 = ~PS2_data[3];        // 按钮组1（低电平有效，取反后高电平表示按下）
 80002f4:	4b11      	ldr	r3, [pc, #68]	@ (800033c <AX_PS2_ScanKey+0xb0>)
 80002f6:	78db      	ldrb	r3, [r3, #3]
 80002f8:	43db      	mvns	r3, r3
 80002fa:	b2da      	uxtb	r2, r3
 80002fc:	687b      	ldr	r3, [r7, #4]
 80002fe:	705a      	strb	r2, [r3, #1]
    JoystickStruct->btn2 = ~PS2_data[4];        // 按钮组2
 8000300:	4b0e      	ldr	r3, [pc, #56]	@ (800033c <AX_PS2_ScanKey+0xb0>)
 8000302:	791b      	ldrb	r3, [r3, #4]
 8000304:	43db      	mvns	r3, r3
 8000306:	b2da      	uxtb	r2, r3
 8000308:	687b      	ldr	r3, [r7, #4]
 800030a:	709a      	strb	r2, [r3, #2]
    JoystickStruct->RJoy_LR = PS2_data[5];      // 右摇杆X轴
 800030c:	4b0b      	ldr	r3, [pc, #44]	@ (800033c <AX_PS2_ScanKey+0xb0>)
 800030e:	795a      	ldrb	r2, [r3, #5]
 8000310:	687b      	ldr	r3, [r7, #4]
 8000312:	70da      	strb	r2, [r3, #3]
    JoystickStruct->RJoy_UD = PS2_data[6];      // 右摇杆Y轴
 8000314:	4b09      	ldr	r3, [pc, #36]	@ (800033c <AX_PS2_ScanKey+0xb0>)
 8000316:	799a      	ldrb	r2, [r3, #6]
 8000318:	687b      	ldr	r3, [r7, #4]
 800031a:	711a      	strb	r2, [r3, #4]
    JoystickStruct->LJoy_LR = PS2_data[7];      // 左摇杆X轴
 800031c:	4b07      	ldr	r3, [pc, #28]	@ (800033c <AX_PS2_ScanKey+0xb0>)
 800031e:	79da      	ldrb	r2, [r3, #7]
 8000320:	687b      	ldr	r3, [r7, #4]
 8000322:	715a      	strb	r2, [r3, #5]
    JoystickStruct->LJoy_UD = PS2_data[8];      // 左摇杆Y轴
 8000324:	4b05      	ldr	r3, [pc, #20]	@ (800033c <AX_PS2_ScanKey+0xb0>)
 8000326:	7a1a      	ldrb	r2, [r3, #8]
 8000328:	687b      	ldr	r3, [r7, #4]
 800032a:	719a      	strb	r2, [r3, #6]
}
 800032c:	bf00      	nop
 800032e:	3714      	adds	r7, #20
 8000330:	46bd      	mov	sp, r7
 8000332:	bd90      	pop	{r4, r7, pc}
 8000334:	40010800 	.word	0x40010800
 8000338:	08002b6c 	.word	0x08002b6c
 800033c:	20000028 	.word	0x20000028

08000340 <delay_us>:
  * @brief  增强型HAL库微秒级延迟函数
  * @param  udelay: 要延时的微秒数
  * @retval 无
  */
void delay_us(uint32_t udelay)
{
 8000340:	b580      	push	{r7, lr}
 8000342:	b088      	sub	sp, #32
 8000344:	af00      	add	r7, sp, #0
 8000346:	6078      	str	r0, [r7, #4]
    uint32_t startval, tickn, delays, wait;
    const uint32_t sys_freq = SystemCoreClock / 1000000;  // 系统时钟MHz数
 8000348:	4b1f      	ldr	r3, [pc, #124]	@ (80003c8 <delay_us+0x88>)
 800034a:	681b      	ldr	r3, [r3, #0]
 800034c:	4a1f      	ldr	r2, [pc, #124]	@ (80003cc <delay_us+0x8c>)
 800034e:	fba2 2303 	umull	r2, r3, r2, r3
 8000352:	0c9b      	lsrs	r3, r3, #18
 8000354:	61fb      	str	r3, [r7, #28]

    startval = SysTick->VAL;
 8000356:	4b1e      	ldr	r3, [pc, #120]	@ (80003d0 <delay_us+0x90>)
 8000358:	689b      	ldr	r3, [r3, #8]
 800035a:	61bb      	str	r3, [r7, #24]
    tickn = HAL_GetTick();
 800035c:	f000 ff00 	bl	8001160 <HAL_GetTick>
 8000360:	6178      	str	r0, [r7, #20]
    delays = udelay * sys_freq;  // 转换为SysTick计数（1MHz=1us）
 8000362:	687b      	ldr	r3, [r7, #4]
 8000364:	69fa      	ldr	r2, [r7, #28]
 8000366:	fb02 f303 	mul.w	r3, r2, r3
 800036a:	613b      	str	r3, [r7, #16]

    if (delays > startval)
 800036c:	693a      	ldr	r2, [r7, #16]
 800036e:	69bb      	ldr	r3, [r7, #24]
 8000370:	429a      	cmp	r2, r3
 8000372:	d915      	bls.n	80003a0 <delay_us+0x60>
    {
        // 等待SysTick溢出
        while (HAL_GetTick() == tickn);
 8000374:	bf00      	nop
 8000376:	f000 fef3 	bl	8001160 <HAL_GetTick>
 800037a:	4602      	mov	r2, r0
 800037c:	697b      	ldr	r3, [r7, #20]
 800037e:	4293      	cmp	r3, r2
 8000380:	d0f9      	beq.n	8000376 <delay_us+0x36>
        // 计算剩余等待计数
        wait = (SysTick->LOAD + 1) - (delays - startval);
 8000382:	4b13      	ldr	r3, [pc, #76]	@ (80003d0 <delay_us+0x90>)
 8000384:	685a      	ldr	r2, [r3, #4]
 8000386:	69b9      	ldr	r1, [r7, #24]
 8000388:	693b      	ldr	r3, [r7, #16]
 800038a:	1acb      	subs	r3, r1, r3
 800038c:	4413      	add	r3, r2
 800038e:	3301      	adds	r3, #1
 8000390:	60fb      	str	r3, [r7, #12]
        while (SysTick->VAL < wait);
 8000392:	bf00      	nop
 8000394:	4b0e      	ldr	r3, [pc, #56]	@ (80003d0 <delay_us+0x90>)
 8000396:	689b      	ldr	r3, [r3, #8]
 8000398:	68fa      	ldr	r2, [r7, #12]
 800039a:	429a      	cmp	r2, r3
 800039c:	d8fa      	bhi.n	8000394 <delay_us+0x54>
    else
    {
        wait = startval - delays;
        while (SysTick->VAL > wait && HAL_GetTick() == tickn);
    }
}
 800039e:	e00f      	b.n	80003c0 <delay_us+0x80>
        wait = startval - delays;
 80003a0:	69ba      	ldr	r2, [r7, #24]
 80003a2:	693b      	ldr	r3, [r7, #16]
 80003a4:	1ad3      	subs	r3, r2, r3
 80003a6:	60fb      	str	r3, [r7, #12]
        while (SysTick->VAL > wait && HAL_GetTick() == tickn);
 80003a8:	bf00      	nop
 80003aa:	4b09      	ldr	r3, [pc, #36]	@ (80003d0 <delay_us+0x90>)
 80003ac:	689b      	ldr	r3, [r3, #8]
 80003ae:	68fa      	ldr	r2, [r7, #12]
 80003b0:	429a      	cmp	r2, r3
 80003b2:	d205      	bcs.n	80003c0 <delay_us+0x80>
 80003b4:	f000 fed4 	bl	8001160 <HAL_GetTick>
 80003b8:	4602      	mov	r2, r0
 80003ba:	697b      	ldr	r3, [r7, #20]
 80003bc:	4293      	cmp	r3, r2
 80003be:	d0f4      	beq.n	80003aa <delay_us+0x6a>
}
 80003c0:	bf00      	nop
 80003c2:	3720      	adds	r7, #32
 80003c4:	46bd      	mov	sp, r7
 80003c6:	bd80      	pop	{r7, pc}
 80003c8:	20000000 	.word	0x20000000
 80003cc:	431bde83 	.word	0x431bde83
 80003d0:	e000e010 	.word	0xe000e010

080003d4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80003d4:	b480      	push	{r7}
 80003d6:	b085      	sub	sp, #20
 80003d8:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80003da:	4b14      	ldr	r3, [pc, #80]	@ (800042c <MX_GPIO_Init+0x58>)
 80003dc:	699b      	ldr	r3, [r3, #24]
 80003de:	4a13      	ldr	r2, [pc, #76]	@ (800042c <MX_GPIO_Init+0x58>)
 80003e0:	f043 0320 	orr.w	r3, r3, #32
 80003e4:	6193      	str	r3, [r2, #24]
 80003e6:	4b11      	ldr	r3, [pc, #68]	@ (800042c <MX_GPIO_Init+0x58>)
 80003e8:	699b      	ldr	r3, [r3, #24]
 80003ea:	f003 0320 	and.w	r3, r3, #32
 80003ee:	60fb      	str	r3, [r7, #12]
 80003f0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80003f2:	4b0e      	ldr	r3, [pc, #56]	@ (800042c <MX_GPIO_Init+0x58>)
 80003f4:	699b      	ldr	r3, [r3, #24]
 80003f6:	4a0d      	ldr	r2, [pc, #52]	@ (800042c <MX_GPIO_Init+0x58>)
 80003f8:	f043 0304 	orr.w	r3, r3, #4
 80003fc:	6193      	str	r3, [r2, #24]
 80003fe:	4b0b      	ldr	r3, [pc, #44]	@ (800042c <MX_GPIO_Init+0x58>)
 8000400:	699b      	ldr	r3, [r3, #24]
 8000402:	f003 0304 	and.w	r3, r3, #4
 8000406:	60bb      	str	r3, [r7, #8]
 8000408:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800040a:	4b08      	ldr	r3, [pc, #32]	@ (800042c <MX_GPIO_Init+0x58>)
 800040c:	699b      	ldr	r3, [r3, #24]
 800040e:	4a07      	ldr	r2, [pc, #28]	@ (800042c <MX_GPIO_Init+0x58>)
 8000410:	f043 0308 	orr.w	r3, r3, #8
 8000414:	6193      	str	r3, [r2, #24]
 8000416:	4b05      	ldr	r3, [pc, #20]	@ (800042c <MX_GPIO_Init+0x58>)
 8000418:	699b      	ldr	r3, [r3, #24]
 800041a:	f003 0308 	and.w	r3, r3, #8
 800041e:	607b      	str	r3, [r7, #4]
 8000420:	687b      	ldr	r3, [r7, #4]

}
 8000422:	bf00      	nop
 8000424:	3714      	adds	r7, #20
 8000426:	46bd      	mov	sp, r7
 8000428:	bc80      	pop	{r7}
 800042a:	4770      	bx	lr
 800042c:	40021000 	.word	0x40021000

08000430 <PWM_Init>:
void PWM_SetDuty(TIM_HandleTypeDef *htim, uint32_t channel, uint16_t duty);
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void PWM_Init(void) {
 8000430:	b580      	push	{r7, lr}
 8000432:	b088      	sub	sp, #32
 8000434:	af00      	add	r7, sp, #0
	// 初始化TIM1（PA8-CH1、PA9-CH2、PA10-CH3、PA11-CH4）
	    htim1.Instance = TIM1;
 8000436:	4b74      	ldr	r3, [pc, #464]	@ (8000608 <PWM_Init+0x1d8>)
 8000438:	4a74      	ldr	r2, [pc, #464]	@ (800060c <PWM_Init+0x1dc>)
 800043a:	601a      	str	r2, [r3, #0]
	    htim1.Init.Prescaler = 71;
 800043c:	4b72      	ldr	r3, [pc, #456]	@ (8000608 <PWM_Init+0x1d8>)
 800043e:	2247      	movs	r2, #71	@ 0x47
 8000440:	605a      	str	r2, [r3, #4]
	    htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000442:	4b71      	ldr	r3, [pc, #452]	@ (8000608 <PWM_Init+0x1d8>)
 8000444:	2200      	movs	r2, #0
 8000446:	609a      	str	r2, [r3, #8]
	    htim1.Init.Period = PWM_MAX - 1;
 8000448:	4b6f      	ldr	r3, [pc, #444]	@ (8000608 <PWM_Init+0x1d8>)
 800044a:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800044e:	60da      	str	r2, [r3, #12]
	    htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000450:	4b6d      	ldr	r3, [pc, #436]	@ (8000608 <PWM_Init+0x1d8>)
 8000452:	2200      	movs	r2, #0
 8000454:	611a      	str	r2, [r3, #16]
	    htim1.Init.RepetitionCounter = 0;
 8000456:	4b6c      	ldr	r3, [pc, #432]	@ (8000608 <PWM_Init+0x1d8>)
 8000458:	2200      	movs	r2, #0
 800045a:	615a      	str	r2, [r3, #20]
	    htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800045c:	4b6a      	ldr	r3, [pc, #424]	@ (8000608 <PWM_Init+0x1d8>)
 800045e:	2280      	movs	r2, #128	@ 0x80
 8000460:	619a      	str	r2, [r3, #24]
	    if (HAL_TIM_PWM_Init(&htim1) != HAL_OK) {
 8000462:	4869      	ldr	r0, [pc, #420]	@ (8000608 <PWM_Init+0x1d8>)
 8000464:	f001 fd6f 	bl	8001f46 <HAL_TIM_PWM_Init>
 8000468:	4603      	mov	r3, r0
 800046a:	2b00      	cmp	r3, #0
 800046c:	d001      	beq.n	8000472 <PWM_Init+0x42>
	        Error_Handler();
 800046e:	f000 fb24 	bl	8000aba <Error_Handler>
	    }

	    TIM_OC_InitTypeDef sConfigOC = {0};
 8000472:	1d3b      	adds	r3, r7, #4
 8000474:	2200      	movs	r2, #0
 8000476:	601a      	str	r2, [r3, #0]
 8000478:	605a      	str	r2, [r3, #4]
 800047a:	609a      	str	r2, [r3, #8]
 800047c:	60da      	str	r2, [r3, #12]
 800047e:	611a      	str	r2, [r3, #16]
 8000480:	615a      	str	r2, [r3, #20]
 8000482:	619a      	str	r2, [r3, #24]
	    sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000484:	2360      	movs	r3, #96	@ 0x60
 8000486:	607b      	str	r3, [r7, #4]
	    sConfigOC.Pulse = 0;
 8000488:	2300      	movs	r3, #0
 800048a:	60bb      	str	r3, [r7, #8]
	    sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800048c:	2300      	movs	r3, #0
 800048e:	60fb      	str	r3, [r7, #12]
	    sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000490:	2300      	movs	r3, #0
 8000492:	617b      	str	r3, [r7, #20]

	    if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK) Error_Handler();
 8000494:	1d3b      	adds	r3, r7, #4
 8000496:	2200      	movs	r2, #0
 8000498:	4619      	mov	r1, r3
 800049a:	485b      	ldr	r0, [pc, #364]	@ (8000608 <PWM_Init+0x1d8>)
 800049c:	f001 fe44 	bl	8002128 <HAL_TIM_PWM_ConfigChannel>
 80004a0:	4603      	mov	r3, r0
 80004a2:	2b00      	cmp	r3, #0
 80004a4:	d001      	beq.n	80004aa <PWM_Init+0x7a>
 80004a6:	f000 fb08 	bl	8000aba <Error_Handler>
	    if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK) Error_Handler();
 80004aa:	1d3b      	adds	r3, r7, #4
 80004ac:	2204      	movs	r2, #4
 80004ae:	4619      	mov	r1, r3
 80004b0:	4855      	ldr	r0, [pc, #340]	@ (8000608 <PWM_Init+0x1d8>)
 80004b2:	f001 fe39 	bl	8002128 <HAL_TIM_PWM_ConfigChannel>
 80004b6:	4603      	mov	r3, r0
 80004b8:	2b00      	cmp	r3, #0
 80004ba:	d001      	beq.n	80004c0 <PWM_Init+0x90>
 80004bc:	f000 fafd 	bl	8000aba <Error_Handler>
	    if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK) Error_Handler();
 80004c0:	1d3b      	adds	r3, r7, #4
 80004c2:	2208      	movs	r2, #8
 80004c4:	4619      	mov	r1, r3
 80004c6:	4850      	ldr	r0, [pc, #320]	@ (8000608 <PWM_Init+0x1d8>)
 80004c8:	f001 fe2e 	bl	8002128 <HAL_TIM_PWM_ConfigChannel>
 80004cc:	4603      	mov	r3, r0
 80004ce:	2b00      	cmp	r3, #0
 80004d0:	d001      	beq.n	80004d6 <PWM_Init+0xa6>
 80004d2:	f000 faf2 	bl	8000aba <Error_Handler>
	    if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK) Error_Handler();
 80004d6:	1d3b      	adds	r3, r7, #4
 80004d8:	220c      	movs	r2, #12
 80004da:	4619      	mov	r1, r3
 80004dc:	484a      	ldr	r0, [pc, #296]	@ (8000608 <PWM_Init+0x1d8>)
 80004de:	f001 fe23 	bl	8002128 <HAL_TIM_PWM_ConfigChannel>
 80004e2:	4603      	mov	r3, r0
 80004e4:	2b00      	cmp	r3, #0
 80004e6:	d001      	beq.n	80004ec <PWM_Init+0xbc>
 80004e8:	f000 fae7 	bl	8000aba <Error_Handler>

	    // 初始化TIM4（PB6-CH1、PB7-CH2、PB8-CH3）
	    htim4.Instance = TIM4;
 80004ec:	4b48      	ldr	r3, [pc, #288]	@ (8000610 <PWM_Init+0x1e0>)
 80004ee:	4a49      	ldr	r2, [pc, #292]	@ (8000614 <PWM_Init+0x1e4>)
 80004f0:	601a      	str	r2, [r3, #0]
	    htim4.Init.Prescaler = 71;
 80004f2:	4b47      	ldr	r3, [pc, #284]	@ (8000610 <PWM_Init+0x1e0>)
 80004f4:	2247      	movs	r2, #71	@ 0x47
 80004f6:	605a      	str	r2, [r3, #4]
	    htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80004f8:	4b45      	ldr	r3, [pc, #276]	@ (8000610 <PWM_Init+0x1e0>)
 80004fa:	2200      	movs	r2, #0
 80004fc:	609a      	str	r2, [r3, #8]
	    htim4.Init.Period = PWM_MAX - 1;
 80004fe:	4b44      	ldr	r3, [pc, #272]	@ (8000610 <PWM_Init+0x1e0>)
 8000500:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000504:	60da      	str	r2, [r3, #12]
	    htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000506:	4b42      	ldr	r3, [pc, #264]	@ (8000610 <PWM_Init+0x1e0>)
 8000508:	2200      	movs	r2, #0
 800050a:	611a      	str	r2, [r3, #16]
	    htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800050c:	4b40      	ldr	r3, [pc, #256]	@ (8000610 <PWM_Init+0x1e0>)
 800050e:	2280      	movs	r2, #128	@ 0x80
 8000510:	619a      	str	r2, [r3, #24]
	    if (HAL_TIM_PWM_Init(&htim4) != HAL_OK) {
 8000512:	483f      	ldr	r0, [pc, #252]	@ (8000610 <PWM_Init+0x1e0>)
 8000514:	f001 fd17 	bl	8001f46 <HAL_TIM_PWM_Init>
 8000518:	4603      	mov	r3, r0
 800051a:	2b00      	cmp	r3, #0
 800051c:	d001      	beq.n	8000522 <PWM_Init+0xf2>
	        Error_Handler();
 800051e:	f000 facc 	bl	8000aba <Error_Handler>
	    }

	    if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK) Error_Handler();
 8000522:	1d3b      	adds	r3, r7, #4
 8000524:	2200      	movs	r2, #0
 8000526:	4619      	mov	r1, r3
 8000528:	4839      	ldr	r0, [pc, #228]	@ (8000610 <PWM_Init+0x1e0>)
 800052a:	f001 fdfd 	bl	8002128 <HAL_TIM_PWM_ConfigChannel>
 800052e:	4603      	mov	r3, r0
 8000530:	2b00      	cmp	r3, #0
 8000532:	d001      	beq.n	8000538 <PWM_Init+0x108>
 8000534:	f000 fac1 	bl	8000aba <Error_Handler>
	    if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK) Error_Handler();
 8000538:	1d3b      	adds	r3, r7, #4
 800053a:	2204      	movs	r2, #4
 800053c:	4619      	mov	r1, r3
 800053e:	4834      	ldr	r0, [pc, #208]	@ (8000610 <PWM_Init+0x1e0>)
 8000540:	f001 fdf2 	bl	8002128 <HAL_TIM_PWM_ConfigChannel>
 8000544:	4603      	mov	r3, r0
 8000546:	2b00      	cmp	r3, #0
 8000548:	d001      	beq.n	800054e <PWM_Init+0x11e>
 800054a:	f000 fab6 	bl	8000aba <Error_Handler>
	    if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK) Error_Handler();
 800054e:	1d3b      	adds	r3, r7, #4
 8000550:	2208      	movs	r2, #8
 8000552:	4619      	mov	r1, r3
 8000554:	482e      	ldr	r0, [pc, #184]	@ (8000610 <PWM_Init+0x1e0>)
 8000556:	f001 fde7 	bl	8002128 <HAL_TIM_PWM_ConfigChannel>
 800055a:	4603      	mov	r3, r0
 800055c:	2b00      	cmp	r3, #0
 800055e:	d001      	beq.n	8000564 <PWM_Init+0x134>
 8000560:	f000 faab 	bl	8000aba <Error_Handler>

	    // 初始化TIM3（PB5-CH2）
	    htim3.Instance = TIM3;
 8000564:	4b2c      	ldr	r3, [pc, #176]	@ (8000618 <PWM_Init+0x1e8>)
 8000566:	4a2d      	ldr	r2, [pc, #180]	@ (800061c <PWM_Init+0x1ec>)
 8000568:	601a      	str	r2, [r3, #0]
	    htim3.Init.Prescaler = 71;
 800056a:	4b2b      	ldr	r3, [pc, #172]	@ (8000618 <PWM_Init+0x1e8>)
 800056c:	2247      	movs	r2, #71	@ 0x47
 800056e:	605a      	str	r2, [r3, #4]
	    htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000570:	4b29      	ldr	r3, [pc, #164]	@ (8000618 <PWM_Init+0x1e8>)
 8000572:	2200      	movs	r2, #0
 8000574:	609a      	str	r2, [r3, #8]
	    htim3.Init.Period = PWM_MAX - 1;
 8000576:	4b28      	ldr	r3, [pc, #160]	@ (8000618 <PWM_Init+0x1e8>)
 8000578:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800057c:	60da      	str	r2, [r3, #12]
	    htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800057e:	4b26      	ldr	r3, [pc, #152]	@ (8000618 <PWM_Init+0x1e8>)
 8000580:	2200      	movs	r2, #0
 8000582:	611a      	str	r2, [r3, #16]
	    htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000584:	4b24      	ldr	r3, [pc, #144]	@ (8000618 <PWM_Init+0x1e8>)
 8000586:	2280      	movs	r2, #128	@ 0x80
 8000588:	619a      	str	r2, [r3, #24]
	    if (HAL_TIM_PWM_Init(&htim3) != HAL_OK) {
 800058a:	4823      	ldr	r0, [pc, #140]	@ (8000618 <PWM_Init+0x1e8>)
 800058c:	f001 fcdb 	bl	8001f46 <HAL_TIM_PWM_Init>
 8000590:	4603      	mov	r3, r0
 8000592:	2b00      	cmp	r3, #0
 8000594:	d001      	beq.n	800059a <PWM_Init+0x16a>
	        Error_Handler();
 8000596:	f000 fa90 	bl	8000aba <Error_Handler>
	    }

	    if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK) Error_Handler();
 800059a:	1d3b      	adds	r3, r7, #4
 800059c:	2204      	movs	r2, #4
 800059e:	4619      	mov	r1, r3
 80005a0:	481d      	ldr	r0, [pc, #116]	@ (8000618 <PWM_Init+0x1e8>)
 80005a2:	f001 fdc1 	bl	8002128 <HAL_TIM_PWM_ConfigChannel>
 80005a6:	4603      	mov	r3, r0
 80005a8:	2b00      	cmp	r3, #0
 80005aa:	d001      	beq.n	80005b0 <PWM_Init+0x180>
 80005ac:	f000 fa85 	bl	8000aba <Error_Handler>

    // 启动PWM输出
    HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 80005b0:	2100      	movs	r1, #0
 80005b2:	4815      	ldr	r0, [pc, #84]	@ (8000608 <PWM_Init+0x1d8>)
 80005b4:	f001 fd16 	bl	8001fe4 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 80005b8:	2104      	movs	r1, #4
 80005ba:	4813      	ldr	r0, [pc, #76]	@ (8000608 <PWM_Init+0x1d8>)
 80005bc:	f001 fd12 	bl	8001fe4 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 80005c0:	2108      	movs	r1, #8
 80005c2:	4811      	ldr	r0, [pc, #68]	@ (8000608 <PWM_Init+0x1d8>)
 80005c4:	f001 fd0e 	bl	8001fe4 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4);
 80005c8:	210c      	movs	r1, #12
 80005ca:	480f      	ldr	r0, [pc, #60]	@ (8000608 <PWM_Init+0x1d8>)
 80005cc:	f001 fd0a 	bl	8001fe4 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1);
 80005d0:	2100      	movs	r1, #0
 80005d2:	480f      	ldr	r0, [pc, #60]	@ (8000610 <PWM_Init+0x1e0>)
 80005d4:	f001 fd06 	bl	8001fe4 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_2);
 80005d8:	2104      	movs	r1, #4
 80005da:	480d      	ldr	r0, [pc, #52]	@ (8000610 <PWM_Init+0x1e0>)
 80005dc:	f001 fd02 	bl	8001fe4 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_3);
 80005e0:	2108      	movs	r1, #8
 80005e2:	480b      	ldr	r0, [pc, #44]	@ (8000610 <PWM_Init+0x1e0>)
 80005e4:	f001 fcfe 	bl	8001fe4 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 80005e8:	2104      	movs	r1, #4
 80005ea:	480b      	ldr	r0, [pc, #44]	@ (8000618 <PWM_Init+0x1e8>)
 80005ec:	f001 fcfa 	bl	8001fe4 <HAL_TIM_PWM_Start>

    __HAL_TIM_MOE_ENABLE(&htim1);
 80005f0:	4b05      	ldr	r3, [pc, #20]	@ (8000608 <PWM_Init+0x1d8>)
 80005f2:	681b      	ldr	r3, [r3, #0]
 80005f4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80005f6:	4b04      	ldr	r3, [pc, #16]	@ (8000608 <PWM_Init+0x1d8>)
 80005f8:	681b      	ldr	r3, [r3, #0]
 80005fa:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80005fe:	645a      	str	r2, [r3, #68]	@ 0x44
}
 8000600:	bf00      	nop
 8000602:	3720      	adds	r7, #32
 8000604:	46bd      	mov	sp, r7
 8000606:	bd80      	pop	{r7, pc}
 8000608:	2000003c 	.word	0x2000003c
 800060c:	40012c00 	.word	0x40012c00
 8000610:	200000cc 	.word	0x200000cc
 8000614:	40000800 	.word	0x40000800
 8000618:	20000084 	.word	0x20000084
 800061c:	40000400 	.word	0x40000400

08000620 <PWM_SetDuty>:

void PWM_SetDuty(TIM_HandleTypeDef *htim, uint32_t channel, uint16_t duty) {
 8000620:	b480      	push	{r7}
 8000622:	b085      	sub	sp, #20
 8000624:	af00      	add	r7, sp, #0
 8000626:	60f8      	str	r0, [r7, #12]
 8000628:	60b9      	str	r1, [r7, #8]
 800062a:	4613      	mov	r3, r2
 800062c:	80fb      	strh	r3, [r7, #6]
    if (duty > PWM_MAX) duty = PWM_MAX;
 800062e:	88fb      	ldrh	r3, [r7, #6]
 8000630:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8000634:	d902      	bls.n	800063c <PWM_SetDuty+0x1c>
 8000636:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800063a:	80fb      	strh	r3, [r7, #6]
    __HAL_TIM_SET_COMPARE(htim, channel, duty);
 800063c:	68bb      	ldr	r3, [r7, #8]
 800063e:	2b00      	cmp	r3, #0
 8000640:	d104      	bne.n	800064c <PWM_SetDuty+0x2c>
 8000642:	68fb      	ldr	r3, [r7, #12]
 8000644:	681b      	ldr	r3, [r3, #0]
 8000646:	88fa      	ldrh	r2, [r7, #6]
 8000648:	635a      	str	r2, [r3, #52]	@ 0x34
}
 800064a:	e013      	b.n	8000674 <PWM_SetDuty+0x54>
    __HAL_TIM_SET_COMPARE(htim, channel, duty);
 800064c:	68bb      	ldr	r3, [r7, #8]
 800064e:	2b04      	cmp	r3, #4
 8000650:	d104      	bne.n	800065c <PWM_SetDuty+0x3c>
 8000652:	68fb      	ldr	r3, [r7, #12]
 8000654:	681a      	ldr	r2, [r3, #0]
 8000656:	88fb      	ldrh	r3, [r7, #6]
 8000658:	6393      	str	r3, [r2, #56]	@ 0x38
}
 800065a:	e00b      	b.n	8000674 <PWM_SetDuty+0x54>
    __HAL_TIM_SET_COMPARE(htim, channel, duty);
 800065c:	68bb      	ldr	r3, [r7, #8]
 800065e:	2b08      	cmp	r3, #8
 8000660:	d104      	bne.n	800066c <PWM_SetDuty+0x4c>
 8000662:	68fb      	ldr	r3, [r7, #12]
 8000664:	681a      	ldr	r2, [r3, #0]
 8000666:	88fb      	ldrh	r3, [r7, #6]
 8000668:	63d3      	str	r3, [r2, #60]	@ 0x3c
}
 800066a:	e003      	b.n	8000674 <PWM_SetDuty+0x54>
    __HAL_TIM_SET_COMPARE(htim, channel, duty);
 800066c:	68fb      	ldr	r3, [r7, #12]
 800066e:	681a      	ldr	r2, [r3, #0]
 8000670:	88fb      	ldrh	r3, [r7, #6]
 8000672:	6413      	str	r3, [r2, #64]	@ 0x40
}
 8000674:	bf00      	nop
 8000676:	3714      	adds	r7, #20
 8000678:	46bd      	mov	sp, r7
 800067a:	bc80      	pop	{r7}
 800067c:	4770      	bx	lr
	...

08000680 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000680:	b580      	push	{r7, lr}
 8000682:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000684:	f000 fd14 	bl	80010b0 <HAL_Init>

  /* USER CODE BEGIN Init */
  AX_PS2_Init();
 8000688:	f7ff fd60 	bl	800014c <AX_PS2_Init>

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800068c:	f000 f9d0 	bl	8000a30 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000690:	f7ff fea0 	bl	80003d4 <MX_GPIO_Init>
  MX_TIM3_Init();
 8000694:	f000 fb24 	bl	8000ce0 <MX_TIM3_Init>
  MX_TIM4_Init();
 8000698:	f000 fb9a 	bl	8000dd0 <MX_TIM4_Init>
  MX_TIM1_Init();
 800069c:	f000 fa78 	bl	8000b90 <MX_TIM1_Init>
  PWM_Init();
 80006a0:	f7ff fec6 	bl	8000430 <PWM_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    AX_PS2_ScanKey(&ps2);
 80006a4:	48c5      	ldr	r0, [pc, #788]	@ (80009bc <main+0x33c>)
 80006a6:	f7ff fdf1 	bl	800028c <AX_PS2_ScanKey>
    // ps2.btn1 == 64  → 后退（保持原逻辑）
    // ps2.btn1 == 16  → 前进
    // ps2.btn1 == 128 → 左转
    // ps2.btn1 == 32  → 右转

    if (ps2.btn2 == 16) {
 80006aa:	4bc4      	ldr	r3, [pc, #784]	@ (80009bc <main+0x33c>)
 80006ac:	789b      	ldrb	r3, [r3, #2]
 80006ae:	2b10      	cmp	r3, #16
 80006b0:	d12c      	bne.n	800070c <main+0x8c>
        // 后退（保留原可行逻辑）
        PWM_SetDuty(&htim1, TIM_CHANNEL_2, 1000); // PA9（右前反转）
 80006b2:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80006b6:	2104      	movs	r1, #4
 80006b8:	48c1      	ldr	r0, [pc, #772]	@ (80009c0 <main+0x340>)
 80006ba:	f7ff ffb1 	bl	8000620 <PWM_SetDuty>
        PWM_SetDuty(&htim1, TIM_CHANNEL_4, 1000); // PA11（左前反转）
 80006be:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80006c2:	210c      	movs	r1, #12
 80006c4:	48be      	ldr	r0, [pc, #760]	@ (80009c0 <main+0x340>)
 80006c6:	f7ff ffab 	bl	8000620 <PWM_SetDuty>
        PWM_SetDuty(&htim4, TIM_CHANNEL_1, 1000); // PB6（右后反转）
 80006ca:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80006ce:	2100      	movs	r1, #0
 80006d0:	48bc      	ldr	r0, [pc, #752]	@ (80009c4 <main+0x344>)
 80006d2:	f7ff ffa5 	bl	8000620 <PWM_SetDuty>
        PWM_SetDuty(&htim4, TIM_CHANNEL_2, 1000); // PB7（左后反转）
 80006d6:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80006da:	2104      	movs	r1, #4
 80006dc:	48b9      	ldr	r0, [pc, #740]	@ (80009c4 <main+0x344>)
 80006de:	f7ff ff9f 	bl	8000620 <PWM_SetDuty>
        // 关闭其他通道
        PWM_SetDuty(&htim1, TIM_CHANNEL_1, 0);
 80006e2:	2200      	movs	r2, #0
 80006e4:	2100      	movs	r1, #0
 80006e6:	48b6      	ldr	r0, [pc, #728]	@ (80009c0 <main+0x340>)
 80006e8:	f7ff ff9a 	bl	8000620 <PWM_SetDuty>
        PWM_SetDuty(&htim1, TIM_CHANNEL_3, 0);
 80006ec:	2200      	movs	r2, #0
 80006ee:	2108      	movs	r1, #8
 80006f0:	48b3      	ldr	r0, [pc, #716]	@ (80009c0 <main+0x340>)
 80006f2:	f7ff ff95 	bl	8000620 <PWM_SetDuty>
        PWM_SetDuty(&htim3, TIM_CHANNEL_2, 0);
 80006f6:	2200      	movs	r2, #0
 80006f8:	2104      	movs	r1, #4
 80006fa:	48b3      	ldr	r0, [pc, #716]	@ (80009c8 <main+0x348>)
 80006fc:	f7ff ff90 	bl	8000620 <PWM_SetDuty>
        PWM_SetDuty(&htim4, TIM_CHANNEL_3, 0);
 8000700:	2200      	movs	r2, #0
 8000702:	2108      	movs	r1, #8
 8000704:	48af      	ldr	r0, [pc, #700]	@ (80009c4 <main+0x344>)
 8000706:	f7ff ff8b 	bl	8000620 <PWM_SetDuty>
 800070a:	e187      	b.n	8000a1c <main+0x39c>
    }
    else if (ps2.btn2 == 64) {
 800070c:	4bab      	ldr	r3, [pc, #684]	@ (80009bc <main+0x33c>)
 800070e:	789b      	ldrb	r3, [r3, #2]
 8000710:	2b40      	cmp	r3, #64	@ 0x40
 8000712:	d12c      	bne.n	800076e <main+0xee>
        // 前进：所有电机正向转动（占空比与后退一致，确保速度匹配）
         PWM_SetDuty(&htim1, TIM_CHANNEL_2, 0); // PA9（右前反转）
 8000714:	2200      	movs	r2, #0
 8000716:	2104      	movs	r1, #4
 8000718:	48a9      	ldr	r0, [pc, #676]	@ (80009c0 <main+0x340>)
 800071a:	f7ff ff81 	bl	8000620 <PWM_SetDuty>
         PWM_SetDuty(&htim1, TIM_CHANNEL_4, 0); // PA11（左前反转）
 800071e:	2200      	movs	r2, #0
 8000720:	210c      	movs	r1, #12
 8000722:	48a7      	ldr	r0, [pc, #668]	@ (80009c0 <main+0x340>)
 8000724:	f7ff ff7c 	bl	8000620 <PWM_SetDuty>
         PWM_SetDuty(&htim4, TIM_CHANNEL_1, 0); // PB6（右后反转）
 8000728:	2200      	movs	r2, #0
 800072a:	2100      	movs	r1, #0
 800072c:	48a5      	ldr	r0, [pc, #660]	@ (80009c4 <main+0x344>)
 800072e:	f7ff ff77 	bl	8000620 <PWM_SetDuty>
         PWM_SetDuty(&htim4, TIM_CHANNEL_2, 0); // PB7（左后反转）
 8000732:	2200      	movs	r2, #0
 8000734:	2104      	movs	r1, #4
 8000736:	48a3      	ldr	r0, [pc, #652]	@ (80009c4 <main+0x344>)
 8000738:	f7ff ff72 	bl	8000620 <PWM_SetDuty>
         // 关闭其他通道
         PWM_SetDuty(&htim1, TIM_CHANNEL_1, 1000);
 800073c:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000740:	2100      	movs	r1, #0
 8000742:	489f      	ldr	r0, [pc, #636]	@ (80009c0 <main+0x340>)
 8000744:	f7ff ff6c 	bl	8000620 <PWM_SetDuty>
         PWM_SetDuty(&htim1, TIM_CHANNEL_3, 1000);
 8000748:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800074c:	2108      	movs	r1, #8
 800074e:	489c      	ldr	r0, [pc, #624]	@ (80009c0 <main+0x340>)
 8000750:	f7ff ff66 	bl	8000620 <PWM_SetDuty>
         PWM_SetDuty(&htim3, TIM_CHANNEL_2, 1000);
 8000754:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000758:	2104      	movs	r1, #4
 800075a:	489b      	ldr	r0, [pc, #620]	@ (80009c8 <main+0x348>)
 800075c:	f7ff ff60 	bl	8000620 <PWM_SetDuty>
         PWM_SetDuty(&htim4, TIM_CHANNEL_3, 1000);
 8000760:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000764:	2108      	movs	r1, #8
 8000766:	4897      	ldr	r0, [pc, #604]	@ (80009c4 <main+0x344>)
 8000768:	f7ff ff5a 	bl	8000620 <PWM_SetDuty>
 800076c:	e156      	b.n	8000a1c <main+0x39c>
    }
    else if (ps2.btn2 == 128) {
 800076e:	4b93      	ldr	r3, [pc, #588]	@ (80009bc <main+0x33c>)
 8000770:	789b      	ldrb	r3, [r3, #2]
 8000772:	2b80      	cmp	r3, #128	@ 0x80
 8000774:	d12c      	bne.n	80007d0 <main+0x150>
        // 右转：右侧电机停转/低速，左侧电机正转（利用前进方向的左侧电机）
        PWM_SetDuty(&htim1, TIM_CHANNEL_1, 0); // PA8（右前正转）
 8000776:	2200      	movs	r2, #0
 8000778:	2100      	movs	r1, #0
 800077a:	4891      	ldr	r0, [pc, #580]	@ (80009c0 <main+0x340>)
 800077c:	f7ff ff50 	bl	8000620 <PWM_SetDuty>
        PWM_SetDuty(&htim1, TIM_CHANNEL_2, 1000);
 8000780:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000784:	2104      	movs	r1, #4
 8000786:	488e      	ldr	r0, [pc, #568]	@ (80009c0 <main+0x340>)
 8000788:	f7ff ff4a 	bl	8000620 <PWM_SetDuty>

        PWM_SetDuty(&htim1, TIM_CHANNEL_3, 1000);   // 左前停转
 800078c:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000790:	2108      	movs	r1, #8
 8000792:	488b      	ldr	r0, [pc, #556]	@ (80009c0 <main+0x340>)
 8000794:	f7ff ff44 	bl	8000620 <PWM_SetDuty>
        PWM_SetDuty(&htim1, TIM_CHANNEL_4, 0);
 8000798:	2200      	movs	r2, #0
 800079a:	210c      	movs	r1, #12
 800079c:	4888      	ldr	r0, [pc, #544]	@ (80009c0 <main+0x340>)
 800079e:	f7ff ff3f 	bl	8000620 <PWM_SetDuty>

        PWM_SetDuty(&htim4, TIM_CHANNEL_1, 1000);
 80007a2:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80007a6:	2100      	movs	r1, #0
 80007a8:	4886      	ldr	r0, [pc, #536]	@ (80009c4 <main+0x344>)
 80007aa:	f7ff ff39 	bl	8000620 <PWM_SetDuty>
        PWM_SetDuty(&htim3, TIM_CHANNEL_2, 0);
 80007ae:	2200      	movs	r2, #0
 80007b0:	2104      	movs	r1, #4
 80007b2:	4885      	ldr	r0, [pc, #532]	@ (80009c8 <main+0x348>)
 80007b4:	f7ff ff34 	bl	8000620 <PWM_SetDuty>

        PWM_SetDuty(&htim4, TIM_CHANNEL_3, 1000);   // 左后停转
 80007b8:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80007bc:	2108      	movs	r1, #8
 80007be:	4881      	ldr	r0, [pc, #516]	@ (80009c4 <main+0x344>)
 80007c0:	f7ff ff2e 	bl	8000620 <PWM_SetDuty>
        PWM_SetDuty(&htim4, TIM_CHANNEL_2, 0); // PB7（右后正转）
 80007c4:	2200      	movs	r2, #0
 80007c6:	2104      	movs	r1, #4
 80007c8:	487e      	ldr	r0, [pc, #504]	@ (80009c4 <main+0x344>)
 80007ca:	f7ff ff29 	bl	8000620 <PWM_SetDuty>
 80007ce:	e125      	b.n	8000a1c <main+0x39c>
    }
    else if (ps2.btn2 == 32) {
 80007d0:	4b7a      	ldr	r3, [pc, #488]	@ (80009bc <main+0x33c>)
 80007d2:	789b      	ldrb	r3, [r3, #2]
 80007d4:	2b20      	cmp	r3, #32
 80007d6:	d12c      	bne.n	8000832 <main+0x1b2>
        // 右转：右侧电机停转/低速，左侧电机正转（利用前进方向的左侧电机）
        PWM_SetDuty(&htim1, TIM_CHANNEL_1, 800); // PA8（右前正转）
 80007d8:	f44f 7248 	mov.w	r2, #800	@ 0x320
 80007dc:	2100      	movs	r1, #0
 80007de:	4878      	ldr	r0, [pc, #480]	@ (80009c0 <main+0x340>)
 80007e0:	f7ff ff1e 	bl	8000620 <PWM_SetDuty>
        PWM_SetDuty(&htim1, TIM_CHANNEL_2, 0);
 80007e4:	2200      	movs	r2, #0
 80007e6:	2104      	movs	r1, #4
 80007e8:	4875      	ldr	r0, [pc, #468]	@ (80009c0 <main+0x340>)
 80007ea:	f7ff ff19 	bl	8000620 <PWM_SetDuty>

        PWM_SetDuty(&htim1, TIM_CHANNEL_3, 0);   // 左前停转
 80007ee:	2200      	movs	r2, #0
 80007f0:	2108      	movs	r1, #8
 80007f2:	4873      	ldr	r0, [pc, #460]	@ (80009c0 <main+0x340>)
 80007f4:	f7ff ff14 	bl	8000620 <PWM_SetDuty>
        PWM_SetDuty(&htim1, TIM_CHANNEL_4, 800);
 80007f8:	f44f 7248 	mov.w	r2, #800	@ 0x320
 80007fc:	210c      	movs	r1, #12
 80007fe:	4870      	ldr	r0, [pc, #448]	@ (80009c0 <main+0x340>)
 8000800:	f7ff ff0e 	bl	8000620 <PWM_SetDuty>

        PWM_SetDuty(&htim4, TIM_CHANNEL_1, 0);
 8000804:	2200      	movs	r2, #0
 8000806:	2100      	movs	r1, #0
 8000808:	486e      	ldr	r0, [pc, #440]	@ (80009c4 <main+0x344>)
 800080a:	f7ff ff09 	bl	8000620 <PWM_SetDuty>
        PWM_SetDuty(&htim3, TIM_CHANNEL_2, 800);
 800080e:	f44f 7248 	mov.w	r2, #800	@ 0x320
 8000812:	2104      	movs	r1, #4
 8000814:	486c      	ldr	r0, [pc, #432]	@ (80009c8 <main+0x348>)
 8000816:	f7ff ff03 	bl	8000620 <PWM_SetDuty>

        PWM_SetDuty(&htim4, TIM_CHANNEL_3, 0);   // 左后停转
 800081a:	2200      	movs	r2, #0
 800081c:	2108      	movs	r1, #8
 800081e:	4869      	ldr	r0, [pc, #420]	@ (80009c4 <main+0x344>)
 8000820:	f7ff fefe 	bl	8000620 <PWM_SetDuty>
        PWM_SetDuty(&htim4, TIM_CHANNEL_2, 800); // PB7（右后正转）
 8000824:	f44f 7248 	mov.w	r2, #800	@ 0x320
 8000828:	2104      	movs	r1, #4
 800082a:	4866      	ldr	r0, [pc, #408]	@ (80009c4 <main+0x344>)
 800082c:	f7ff fef8 	bl	8000620 <PWM_SetDuty>
 8000830:	e0f4      	b.n	8000a1c <main+0x39c>
    }
    else if (ps2.btn1 == 16) {
 8000832:	4b62      	ldr	r3, [pc, #392]	@ (80009bc <main+0x33c>)
 8000834:	785b      	ldrb	r3, [r3, #1]
 8000836:	2b10      	cmp	r3, #16
 8000838:	d12c      	bne.n	8000894 <main+0x214>
        // 后退（保留原可行逻辑）
        PWM_SetDuty(&htim1, TIM_CHANNEL_2, 600); // PA9（右前反转）
 800083a:	f44f 7216 	mov.w	r2, #600	@ 0x258
 800083e:	2104      	movs	r1, #4
 8000840:	485f      	ldr	r0, [pc, #380]	@ (80009c0 <main+0x340>)
 8000842:	f7ff feed 	bl	8000620 <PWM_SetDuty>
        PWM_SetDuty(&htim1, TIM_CHANNEL_4, 600); // PA11（左前反转）
 8000846:	f44f 7216 	mov.w	r2, #600	@ 0x258
 800084a:	210c      	movs	r1, #12
 800084c:	485c      	ldr	r0, [pc, #368]	@ (80009c0 <main+0x340>)
 800084e:	f7ff fee7 	bl	8000620 <PWM_SetDuty>
        PWM_SetDuty(&htim4, TIM_CHANNEL_1, 600); // PB6（右后反转）
 8000852:	f44f 7216 	mov.w	r2, #600	@ 0x258
 8000856:	2100      	movs	r1, #0
 8000858:	485a      	ldr	r0, [pc, #360]	@ (80009c4 <main+0x344>)
 800085a:	f7ff fee1 	bl	8000620 <PWM_SetDuty>
        PWM_SetDuty(&htim4, TIM_CHANNEL_2, 600); // PB7（左后反转）
 800085e:	f44f 7216 	mov.w	r2, #600	@ 0x258
 8000862:	2104      	movs	r1, #4
 8000864:	4857      	ldr	r0, [pc, #348]	@ (80009c4 <main+0x344>)
 8000866:	f7ff fedb 	bl	8000620 <PWM_SetDuty>
        // 关闭其他通道
        PWM_SetDuty(&htim1, TIM_CHANNEL_1, 0);
 800086a:	2200      	movs	r2, #0
 800086c:	2100      	movs	r1, #0
 800086e:	4854      	ldr	r0, [pc, #336]	@ (80009c0 <main+0x340>)
 8000870:	f7ff fed6 	bl	8000620 <PWM_SetDuty>
        PWM_SetDuty(&htim1, TIM_CHANNEL_3, 0);
 8000874:	2200      	movs	r2, #0
 8000876:	2108      	movs	r1, #8
 8000878:	4851      	ldr	r0, [pc, #324]	@ (80009c0 <main+0x340>)
 800087a:	f7ff fed1 	bl	8000620 <PWM_SetDuty>
        PWM_SetDuty(&htim3, TIM_CHANNEL_2, 0);
 800087e:	2200      	movs	r2, #0
 8000880:	2104      	movs	r1, #4
 8000882:	4851      	ldr	r0, [pc, #324]	@ (80009c8 <main+0x348>)
 8000884:	f7ff fecc 	bl	8000620 <PWM_SetDuty>
        PWM_SetDuty(&htim4, TIM_CHANNEL_3, 0);
 8000888:	2200      	movs	r2, #0
 800088a:	2108      	movs	r1, #8
 800088c:	484d      	ldr	r0, [pc, #308]	@ (80009c4 <main+0x344>)
 800088e:	f7ff fec7 	bl	8000620 <PWM_SetDuty>
 8000892:	e0c3      	b.n	8000a1c <main+0x39c>
    }
    else if (ps2.btn1 == 64) {
 8000894:	4b49      	ldr	r3, [pc, #292]	@ (80009bc <main+0x33c>)
 8000896:	785b      	ldrb	r3, [r3, #1]
 8000898:	2b40      	cmp	r3, #64	@ 0x40
 800089a:	d12c      	bne.n	80008f6 <main+0x276>
        // 前进：所有电机正向转动（占空比与后退一致，确保速度匹配）
         PWM_SetDuty(&htim1, TIM_CHANNEL_2, 0); // PA9（右前反转）
 800089c:	2200      	movs	r2, #0
 800089e:	2104      	movs	r1, #4
 80008a0:	4847      	ldr	r0, [pc, #284]	@ (80009c0 <main+0x340>)
 80008a2:	f7ff febd 	bl	8000620 <PWM_SetDuty>
         PWM_SetDuty(&htim1, TIM_CHANNEL_4, 0); // PA11（左前反转）
 80008a6:	2200      	movs	r2, #0
 80008a8:	210c      	movs	r1, #12
 80008aa:	4845      	ldr	r0, [pc, #276]	@ (80009c0 <main+0x340>)
 80008ac:	f7ff feb8 	bl	8000620 <PWM_SetDuty>
         PWM_SetDuty(&htim4, TIM_CHANNEL_1, 0); // PB6（右后反转）
 80008b0:	2200      	movs	r2, #0
 80008b2:	2100      	movs	r1, #0
 80008b4:	4843      	ldr	r0, [pc, #268]	@ (80009c4 <main+0x344>)
 80008b6:	f7ff feb3 	bl	8000620 <PWM_SetDuty>
         PWM_SetDuty(&htim4, TIM_CHANNEL_2, 0); // PB7（左后反转）
 80008ba:	2200      	movs	r2, #0
 80008bc:	2104      	movs	r1, #4
 80008be:	4841      	ldr	r0, [pc, #260]	@ (80009c4 <main+0x344>)
 80008c0:	f7ff feae 	bl	8000620 <PWM_SetDuty>
         // 关闭其他通道
         PWM_SetDuty(&htim1, TIM_CHANNEL_1, 600);
 80008c4:	f44f 7216 	mov.w	r2, #600	@ 0x258
 80008c8:	2100      	movs	r1, #0
 80008ca:	483d      	ldr	r0, [pc, #244]	@ (80009c0 <main+0x340>)
 80008cc:	f7ff fea8 	bl	8000620 <PWM_SetDuty>
         PWM_SetDuty(&htim1, TIM_CHANNEL_3, 600);
 80008d0:	f44f 7216 	mov.w	r2, #600	@ 0x258
 80008d4:	2108      	movs	r1, #8
 80008d6:	483a      	ldr	r0, [pc, #232]	@ (80009c0 <main+0x340>)
 80008d8:	f7ff fea2 	bl	8000620 <PWM_SetDuty>
         PWM_SetDuty(&htim3, TIM_CHANNEL_2, 600);
 80008dc:	f44f 7216 	mov.w	r2, #600	@ 0x258
 80008e0:	2104      	movs	r1, #4
 80008e2:	4839      	ldr	r0, [pc, #228]	@ (80009c8 <main+0x348>)
 80008e4:	f7ff fe9c 	bl	8000620 <PWM_SetDuty>
         PWM_SetDuty(&htim4, TIM_CHANNEL_3, 600);
 80008e8:	f44f 7216 	mov.w	r2, #600	@ 0x258
 80008ec:	2108      	movs	r1, #8
 80008ee:	4835      	ldr	r0, [pc, #212]	@ (80009c4 <main+0x344>)
 80008f0:	f7ff fe96 	bl	8000620 <PWM_SetDuty>
 80008f4:	e092      	b.n	8000a1c <main+0x39c>
    }
    else if (ps2.btn1 == 128) {
 80008f6:	4b31      	ldr	r3, [pc, #196]	@ (80009bc <main+0x33c>)
 80008f8:	785b      	ldrb	r3, [r3, #1]
 80008fa:	2b80      	cmp	r3, #128	@ 0x80
 80008fc:	d12c      	bne.n	8000958 <main+0x2d8>
        // 右转：右侧电机停转/低速，左侧电机正转（利用前进方向的左侧电机）
        PWM_SetDuty(&htim1, TIM_CHANNEL_1, 0); // PA8（右前正转）
 80008fe:	2200      	movs	r2, #0
 8000900:	2100      	movs	r1, #0
 8000902:	482f      	ldr	r0, [pc, #188]	@ (80009c0 <main+0x340>)
 8000904:	f7ff fe8c 	bl	8000620 <PWM_SetDuty>
        PWM_SetDuty(&htim1, TIM_CHANNEL_2, 600);
 8000908:	f44f 7216 	mov.w	r2, #600	@ 0x258
 800090c:	2104      	movs	r1, #4
 800090e:	482c      	ldr	r0, [pc, #176]	@ (80009c0 <main+0x340>)
 8000910:	f7ff fe86 	bl	8000620 <PWM_SetDuty>

        PWM_SetDuty(&htim1, TIM_CHANNEL_3, 600);   // 左前停转
 8000914:	f44f 7216 	mov.w	r2, #600	@ 0x258
 8000918:	2108      	movs	r1, #8
 800091a:	4829      	ldr	r0, [pc, #164]	@ (80009c0 <main+0x340>)
 800091c:	f7ff fe80 	bl	8000620 <PWM_SetDuty>
        PWM_SetDuty(&htim1, TIM_CHANNEL_4, 0);
 8000920:	2200      	movs	r2, #0
 8000922:	210c      	movs	r1, #12
 8000924:	4826      	ldr	r0, [pc, #152]	@ (80009c0 <main+0x340>)
 8000926:	f7ff fe7b 	bl	8000620 <PWM_SetDuty>

        PWM_SetDuty(&htim4, TIM_CHANNEL_1, 600);
 800092a:	f44f 7216 	mov.w	r2, #600	@ 0x258
 800092e:	2100      	movs	r1, #0
 8000930:	4824      	ldr	r0, [pc, #144]	@ (80009c4 <main+0x344>)
 8000932:	f7ff fe75 	bl	8000620 <PWM_SetDuty>
        PWM_SetDuty(&htim3, TIM_CHANNEL_2, 0);
 8000936:	2200      	movs	r2, #0
 8000938:	2104      	movs	r1, #4
 800093a:	4823      	ldr	r0, [pc, #140]	@ (80009c8 <main+0x348>)
 800093c:	f7ff fe70 	bl	8000620 <PWM_SetDuty>

        PWM_SetDuty(&htim4, TIM_CHANNEL_3, 600);   // 左后停转
 8000940:	f44f 7216 	mov.w	r2, #600	@ 0x258
 8000944:	2108      	movs	r1, #8
 8000946:	481f      	ldr	r0, [pc, #124]	@ (80009c4 <main+0x344>)
 8000948:	f7ff fe6a 	bl	8000620 <PWM_SetDuty>
        PWM_SetDuty(&htim4, TIM_CHANNEL_2, 0); // PB7（右后正转）
 800094c:	2200      	movs	r2, #0
 800094e:	2104      	movs	r1, #4
 8000950:	481c      	ldr	r0, [pc, #112]	@ (80009c4 <main+0x344>)
 8000952:	f7ff fe65 	bl	8000620 <PWM_SetDuty>
 8000956:	e061      	b.n	8000a1c <main+0x39c>
    }
    else if (ps2.btn1 == 32) {
 8000958:	4b18      	ldr	r3, [pc, #96]	@ (80009bc <main+0x33c>)
 800095a:	785b      	ldrb	r3, [r3, #1]
 800095c:	2b20      	cmp	r3, #32
 800095e:	d135      	bne.n	80009cc <main+0x34c>
        // 右转：右侧电机停转/低速，左侧电机正转（利用前进方向的左侧电机）
        PWM_SetDuty(&htim1, TIM_CHANNEL_1, 800); // PA8（右前正转）
 8000960:	f44f 7248 	mov.w	r2, #800	@ 0x320
 8000964:	2100      	movs	r1, #0
 8000966:	4816      	ldr	r0, [pc, #88]	@ (80009c0 <main+0x340>)
 8000968:	f7ff fe5a 	bl	8000620 <PWM_SetDuty>
        PWM_SetDuty(&htim1, TIM_CHANNEL_2, 0);
 800096c:	2200      	movs	r2, #0
 800096e:	2104      	movs	r1, #4
 8000970:	4813      	ldr	r0, [pc, #76]	@ (80009c0 <main+0x340>)
 8000972:	f7ff fe55 	bl	8000620 <PWM_SetDuty>

        PWM_SetDuty(&htim1, TIM_CHANNEL_3, 0);   // 左前停转
 8000976:	2200      	movs	r2, #0
 8000978:	2108      	movs	r1, #8
 800097a:	4811      	ldr	r0, [pc, #68]	@ (80009c0 <main+0x340>)
 800097c:	f7ff fe50 	bl	8000620 <PWM_SetDuty>
        PWM_SetDuty(&htim1, TIM_CHANNEL_4, 800);
 8000980:	f44f 7248 	mov.w	r2, #800	@ 0x320
 8000984:	210c      	movs	r1, #12
 8000986:	480e      	ldr	r0, [pc, #56]	@ (80009c0 <main+0x340>)
 8000988:	f7ff fe4a 	bl	8000620 <PWM_SetDuty>

        PWM_SetDuty(&htim4, TIM_CHANNEL_1, 0);
 800098c:	2200      	movs	r2, #0
 800098e:	2100      	movs	r1, #0
 8000990:	480c      	ldr	r0, [pc, #48]	@ (80009c4 <main+0x344>)
 8000992:	f7ff fe45 	bl	8000620 <PWM_SetDuty>
        PWM_SetDuty(&htim3, TIM_CHANNEL_2, 800);
 8000996:	f44f 7248 	mov.w	r2, #800	@ 0x320
 800099a:	2104      	movs	r1, #4
 800099c:	480a      	ldr	r0, [pc, #40]	@ (80009c8 <main+0x348>)
 800099e:	f7ff fe3f 	bl	8000620 <PWM_SetDuty>

        PWM_SetDuty(&htim4, TIM_CHANNEL_3, 0);   // 左后停转
 80009a2:	2200      	movs	r2, #0
 80009a4:	2108      	movs	r1, #8
 80009a6:	4807      	ldr	r0, [pc, #28]	@ (80009c4 <main+0x344>)
 80009a8:	f7ff fe3a 	bl	8000620 <PWM_SetDuty>
        PWM_SetDuty(&htim4, TIM_CHANNEL_2, 800); // PB7（右后正转）
 80009ac:	f44f 7248 	mov.w	r2, #800	@ 0x320
 80009b0:	2104      	movs	r1, #4
 80009b2:	4804      	ldr	r0, [pc, #16]	@ (80009c4 <main+0x344>)
 80009b4:	f7ff fe34 	bl	8000620 <PWM_SetDuty>
 80009b8:	e030      	b.n	8000a1c <main+0x39c>
 80009ba:	bf00      	nop
 80009bc:	20000034 	.word	0x20000034
 80009c0:	2000003c 	.word	0x2000003c
 80009c4:	200000cc 	.word	0x200000cc
 80009c8:	20000084 	.word	0x20000084
    }


    else {
        // 无按键按下时，所有电机停转
        PWM_SetDuty(&htim1, TIM_CHANNEL_1, 0);
 80009cc:	2200      	movs	r2, #0
 80009ce:	2100      	movs	r1, #0
 80009d0:	4814      	ldr	r0, [pc, #80]	@ (8000a24 <main+0x3a4>)
 80009d2:	f7ff fe25 	bl	8000620 <PWM_SetDuty>
        PWM_SetDuty(&htim1, TIM_CHANNEL_2, 0);
 80009d6:	2200      	movs	r2, #0
 80009d8:	2104      	movs	r1, #4
 80009da:	4812      	ldr	r0, [pc, #72]	@ (8000a24 <main+0x3a4>)
 80009dc:	f7ff fe20 	bl	8000620 <PWM_SetDuty>
        PWM_SetDuty(&htim1, TIM_CHANNEL_3, 0);
 80009e0:	2200      	movs	r2, #0
 80009e2:	2108      	movs	r1, #8
 80009e4:	480f      	ldr	r0, [pc, #60]	@ (8000a24 <main+0x3a4>)
 80009e6:	f7ff fe1b 	bl	8000620 <PWM_SetDuty>
        PWM_SetDuty(&htim1, TIM_CHANNEL_4, 0);
 80009ea:	2200      	movs	r2, #0
 80009ec:	210c      	movs	r1, #12
 80009ee:	480d      	ldr	r0, [pc, #52]	@ (8000a24 <main+0x3a4>)
 80009f0:	f7ff fe16 	bl	8000620 <PWM_SetDuty>
        PWM_SetDuty(&htim4, TIM_CHANNEL_1, 0);
 80009f4:	2200      	movs	r2, #0
 80009f6:	2100      	movs	r1, #0
 80009f8:	480b      	ldr	r0, [pc, #44]	@ (8000a28 <main+0x3a8>)
 80009fa:	f7ff fe11 	bl	8000620 <PWM_SetDuty>
        PWM_SetDuty(&htim4, TIM_CHANNEL_2, 0);
 80009fe:	2200      	movs	r2, #0
 8000a00:	2104      	movs	r1, #4
 8000a02:	4809      	ldr	r0, [pc, #36]	@ (8000a28 <main+0x3a8>)
 8000a04:	f7ff fe0c 	bl	8000620 <PWM_SetDuty>
        PWM_SetDuty(&htim4, TIM_CHANNEL_3, 0);
 8000a08:	2200      	movs	r2, #0
 8000a0a:	2108      	movs	r1, #8
 8000a0c:	4806      	ldr	r0, [pc, #24]	@ (8000a28 <main+0x3a8>)
 8000a0e:	f7ff fe07 	bl	8000620 <PWM_SetDuty>
        PWM_SetDuty(&htim3, TIM_CHANNEL_2, 0);
 8000a12:	2200      	movs	r2, #0
 8000a14:	2104      	movs	r1, #4
 8000a16:	4805      	ldr	r0, [pc, #20]	@ (8000a2c <main+0x3ac>)
 8000a18:	f7ff fe02 	bl	8000620 <PWM_SetDuty>


    }

    HAL_Delay(10);
 8000a1c:	200a      	movs	r0, #10
 8000a1e:	f000 fba9 	bl	8001174 <HAL_Delay>
    AX_PS2_ScanKey(&ps2);
 8000a22:	e63f      	b.n	80006a4 <main+0x24>
 8000a24:	2000003c 	.word	0x2000003c
 8000a28:	200000cc 	.word	0x200000cc
 8000a2c:	20000084 	.word	0x20000084

08000a30 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000a30:	b580      	push	{r7, lr}
 8000a32:	b090      	sub	sp, #64	@ 0x40
 8000a34:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000a36:	f107 0318 	add.w	r3, r7, #24
 8000a3a:	2228      	movs	r2, #40	@ 0x28
 8000a3c:	2100      	movs	r1, #0
 8000a3e:	4618      	mov	r0, r3
 8000a40:	f002 f85b 	bl	8002afa <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000a44:	1d3b      	adds	r3, r7, #4
 8000a46:	2200      	movs	r2, #0
 8000a48:	601a      	str	r2, [r3, #0]
 8000a4a:	605a      	str	r2, [r3, #4]
 8000a4c:	609a      	str	r2, [r3, #8]
 8000a4e:	60da      	str	r2, [r3, #12]
 8000a50:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000a52:	2301      	movs	r3, #1
 8000a54:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000a56:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000a5a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000a5c:	2300      	movs	r3, #0
 8000a5e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000a60:	2301      	movs	r3, #1
 8000a62:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000a64:	2302      	movs	r3, #2
 8000a66:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000a68:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000a6c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000a6e:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8000a72:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000a74:	f107 0318 	add.w	r3, r7, #24
 8000a78:	4618      	mov	r0, r3
 8000a7a:	f000 fe37 	bl	80016ec <HAL_RCC_OscConfig>
 8000a7e:	4603      	mov	r3, r0
 8000a80:	2b00      	cmp	r3, #0
 8000a82:	d001      	beq.n	8000a88 <SystemClock_Config+0x58>
  {
    Error_Handler();
 8000a84:	f000 f819 	bl	8000aba <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000a88:	230f      	movs	r3, #15
 8000a8a:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000a8c:	2302      	movs	r3, #2
 8000a8e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000a90:	2300      	movs	r3, #0
 8000a92:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000a94:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000a98:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000a9a:	2300      	movs	r3, #0
 8000a9c:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000a9e:	1d3b      	adds	r3, r7, #4
 8000aa0:	2102      	movs	r1, #2
 8000aa2:	4618      	mov	r0, r3
 8000aa4:	f001 f8a4 	bl	8001bf0 <HAL_RCC_ClockConfig>
 8000aa8:	4603      	mov	r3, r0
 8000aaa:	2b00      	cmp	r3, #0
 8000aac:	d001      	beq.n	8000ab2 <SystemClock_Config+0x82>
  {
    Error_Handler();
 8000aae:	f000 f804 	bl	8000aba <Error_Handler>
  }
}
 8000ab2:	bf00      	nop
 8000ab4:	3740      	adds	r7, #64	@ 0x40
 8000ab6:	46bd      	mov	sp, r7
 8000ab8:	bd80      	pop	{r7, pc}

08000aba <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000aba:	b480      	push	{r7}
 8000abc:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000abe:	b672      	cpsid	i
}
 8000ac0:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000ac2:	bf00      	nop
 8000ac4:	e7fd      	b.n	8000ac2 <Error_Handler+0x8>
	...

08000ac8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000ac8:	b480      	push	{r7}
 8000aca:	b085      	sub	sp, #20
 8000acc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000ace:	4b15      	ldr	r3, [pc, #84]	@ (8000b24 <HAL_MspInit+0x5c>)
 8000ad0:	699b      	ldr	r3, [r3, #24]
 8000ad2:	4a14      	ldr	r2, [pc, #80]	@ (8000b24 <HAL_MspInit+0x5c>)
 8000ad4:	f043 0301 	orr.w	r3, r3, #1
 8000ad8:	6193      	str	r3, [r2, #24]
 8000ada:	4b12      	ldr	r3, [pc, #72]	@ (8000b24 <HAL_MspInit+0x5c>)
 8000adc:	699b      	ldr	r3, [r3, #24]
 8000ade:	f003 0301 	and.w	r3, r3, #1
 8000ae2:	60bb      	str	r3, [r7, #8]
 8000ae4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000ae6:	4b0f      	ldr	r3, [pc, #60]	@ (8000b24 <HAL_MspInit+0x5c>)
 8000ae8:	69db      	ldr	r3, [r3, #28]
 8000aea:	4a0e      	ldr	r2, [pc, #56]	@ (8000b24 <HAL_MspInit+0x5c>)
 8000aec:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000af0:	61d3      	str	r3, [r2, #28]
 8000af2:	4b0c      	ldr	r3, [pc, #48]	@ (8000b24 <HAL_MspInit+0x5c>)
 8000af4:	69db      	ldr	r3, [r3, #28]
 8000af6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000afa:	607b      	str	r3, [r7, #4]
 8000afc:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000afe:	4b0a      	ldr	r3, [pc, #40]	@ (8000b28 <HAL_MspInit+0x60>)
 8000b00:	685b      	ldr	r3, [r3, #4]
 8000b02:	60fb      	str	r3, [r7, #12]
 8000b04:	68fb      	ldr	r3, [r7, #12]
 8000b06:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8000b0a:	60fb      	str	r3, [r7, #12]
 8000b0c:	68fb      	ldr	r3, [r7, #12]
 8000b0e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000b12:	60fb      	str	r3, [r7, #12]
 8000b14:	4a04      	ldr	r2, [pc, #16]	@ (8000b28 <HAL_MspInit+0x60>)
 8000b16:	68fb      	ldr	r3, [r7, #12]
 8000b18:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000b1a:	bf00      	nop
 8000b1c:	3714      	adds	r7, #20
 8000b1e:	46bd      	mov	sp, r7
 8000b20:	bc80      	pop	{r7}
 8000b22:	4770      	bx	lr
 8000b24:	40021000 	.word	0x40021000
 8000b28:	40010000 	.word	0x40010000

08000b2c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000b2c:	b480      	push	{r7}
 8000b2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000b30:	bf00      	nop
 8000b32:	e7fd      	b.n	8000b30 <NMI_Handler+0x4>

08000b34 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000b34:	b480      	push	{r7}
 8000b36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000b38:	bf00      	nop
 8000b3a:	e7fd      	b.n	8000b38 <HardFault_Handler+0x4>

08000b3c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000b3c:	b480      	push	{r7}
 8000b3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000b40:	bf00      	nop
 8000b42:	e7fd      	b.n	8000b40 <MemManage_Handler+0x4>

08000b44 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000b44:	b480      	push	{r7}
 8000b46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000b48:	bf00      	nop
 8000b4a:	e7fd      	b.n	8000b48 <BusFault_Handler+0x4>

08000b4c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000b4c:	b480      	push	{r7}
 8000b4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000b50:	bf00      	nop
 8000b52:	e7fd      	b.n	8000b50 <UsageFault_Handler+0x4>

08000b54 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000b54:	b480      	push	{r7}
 8000b56:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000b58:	bf00      	nop
 8000b5a:	46bd      	mov	sp, r7
 8000b5c:	bc80      	pop	{r7}
 8000b5e:	4770      	bx	lr

08000b60 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000b60:	b480      	push	{r7}
 8000b62:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000b64:	bf00      	nop
 8000b66:	46bd      	mov	sp, r7
 8000b68:	bc80      	pop	{r7}
 8000b6a:	4770      	bx	lr

08000b6c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000b6c:	b480      	push	{r7}
 8000b6e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000b70:	bf00      	nop
 8000b72:	46bd      	mov	sp, r7
 8000b74:	bc80      	pop	{r7}
 8000b76:	4770      	bx	lr

08000b78 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000b78:	b580      	push	{r7, lr}
 8000b7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000b7c:	f000 fade 	bl	800113c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000b80:	bf00      	nop
 8000b82:	bd80      	pop	{r7, pc}

08000b84 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000b84:	b480      	push	{r7}
 8000b86:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000b88:	bf00      	nop
 8000b8a:	46bd      	mov	sp, r7
 8000b8c:	bc80      	pop	{r7}
 8000b8e:	4770      	bx	lr

08000b90 <MX_TIM1_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim4;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8000b90:	b580      	push	{r7, lr}
 8000b92:	b092      	sub	sp, #72	@ 0x48
 8000b94:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000b96:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8000b9a:	2200      	movs	r2, #0
 8000b9c:	601a      	str	r2, [r3, #0]
 8000b9e:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000ba0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000ba4:	2200      	movs	r2, #0
 8000ba6:	601a      	str	r2, [r3, #0]
 8000ba8:	605a      	str	r2, [r3, #4]
 8000baa:	609a      	str	r2, [r3, #8]
 8000bac:	60da      	str	r2, [r3, #12]
 8000bae:	611a      	str	r2, [r3, #16]
 8000bb0:	615a      	str	r2, [r3, #20]
 8000bb2:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000bb4:	1d3b      	adds	r3, r7, #4
 8000bb6:	2220      	movs	r2, #32
 8000bb8:	2100      	movs	r1, #0
 8000bba:	4618      	mov	r0, r3
 8000bbc:	f001 ff9d 	bl	8002afa <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000bc0:	4b45      	ldr	r3, [pc, #276]	@ (8000cd8 <MX_TIM1_Init+0x148>)
 8000bc2:	4a46      	ldr	r2, [pc, #280]	@ (8000cdc <MX_TIM1_Init+0x14c>)
 8000bc4:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 720-1;
 8000bc6:	4b44      	ldr	r3, [pc, #272]	@ (8000cd8 <MX_TIM1_Init+0x148>)
 8000bc8:	f240 22cf 	movw	r2, #719	@ 0x2cf
 8000bcc:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000bce:	4b42      	ldr	r3, [pc, #264]	@ (8000cd8 <MX_TIM1_Init+0x148>)
 8000bd0:	2200      	movs	r2, #0
 8000bd2:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 999;
 8000bd4:	4b40      	ldr	r3, [pc, #256]	@ (8000cd8 <MX_TIM1_Init+0x148>)
 8000bd6:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000bda:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000bdc:	4b3e      	ldr	r3, [pc, #248]	@ (8000cd8 <MX_TIM1_Init+0x148>)
 8000bde:	2200      	movs	r2, #0
 8000be0:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000be2:	4b3d      	ldr	r3, [pc, #244]	@ (8000cd8 <MX_TIM1_Init+0x148>)
 8000be4:	2200      	movs	r2, #0
 8000be6:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000be8:	4b3b      	ldr	r3, [pc, #236]	@ (8000cd8 <MX_TIM1_Init+0x148>)
 8000bea:	2200      	movs	r2, #0
 8000bec:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8000bee:	483a      	ldr	r0, [pc, #232]	@ (8000cd8 <MX_TIM1_Init+0x148>)
 8000bf0:	f001 f9a9 	bl	8001f46 <HAL_TIM_PWM_Init>
 8000bf4:	4603      	mov	r3, r0
 8000bf6:	2b00      	cmp	r3, #0
 8000bf8:	d001      	beq.n	8000bfe <MX_TIM1_Init+0x6e>
  {
    Error_Handler();
 8000bfa:	f7ff ff5e 	bl	8000aba <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000bfe:	2300      	movs	r3, #0
 8000c00:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000c02:	2300      	movs	r3, #0
 8000c04:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000c06:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8000c0a:	4619      	mov	r1, r3
 8000c0c:	4832      	ldr	r0, [pc, #200]	@ (8000cd8 <MX_TIM1_Init+0x148>)
 8000c0e:	f001 fec5 	bl	800299c <HAL_TIMEx_MasterConfigSynchronization>
 8000c12:	4603      	mov	r3, r0
 8000c14:	2b00      	cmp	r3, #0
 8000c16:	d001      	beq.n	8000c1c <MX_TIM1_Init+0x8c>
  {
    Error_Handler();
 8000c18:	f7ff ff4f 	bl	8000aba <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000c1c:	2360      	movs	r3, #96	@ 0x60
 8000c1e:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 8000c20:	2300      	movs	r3, #0
 8000c22:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000c24:	2300      	movs	r3, #0
 8000c26:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000c28:	2300      	movs	r3, #0
 8000c2a:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000c2c:	2300      	movs	r3, #0
 8000c2e:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000c30:	2300      	movs	r3, #0
 8000c32:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000c34:	2300      	movs	r3, #0
 8000c36:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000c38:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000c3c:	2200      	movs	r2, #0
 8000c3e:	4619      	mov	r1, r3
 8000c40:	4825      	ldr	r0, [pc, #148]	@ (8000cd8 <MX_TIM1_Init+0x148>)
 8000c42:	f001 fa71 	bl	8002128 <HAL_TIM_PWM_ConfigChannel>
 8000c46:	4603      	mov	r3, r0
 8000c48:	2b00      	cmp	r3, #0
 8000c4a:	d001      	beq.n	8000c50 <MX_TIM1_Init+0xc0>
  {
    Error_Handler();
 8000c4c:	f7ff ff35 	bl	8000aba <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000c50:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000c54:	2204      	movs	r2, #4
 8000c56:	4619      	mov	r1, r3
 8000c58:	481f      	ldr	r0, [pc, #124]	@ (8000cd8 <MX_TIM1_Init+0x148>)
 8000c5a:	f001 fa65 	bl	8002128 <HAL_TIM_PWM_ConfigChannel>
 8000c5e:	4603      	mov	r3, r0
 8000c60:	2b00      	cmp	r3, #0
 8000c62:	d001      	beq.n	8000c68 <MX_TIM1_Init+0xd8>
  {
    Error_Handler();
 8000c64:	f7ff ff29 	bl	8000aba <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8000c68:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000c6c:	2208      	movs	r2, #8
 8000c6e:	4619      	mov	r1, r3
 8000c70:	4819      	ldr	r0, [pc, #100]	@ (8000cd8 <MX_TIM1_Init+0x148>)
 8000c72:	f001 fa59 	bl	8002128 <HAL_TIM_PWM_ConfigChannel>
 8000c76:	4603      	mov	r3, r0
 8000c78:	2b00      	cmp	r3, #0
 8000c7a:	d001      	beq.n	8000c80 <MX_TIM1_Init+0xf0>
  {
    Error_Handler();
 8000c7c:	f7ff ff1d 	bl	8000aba <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8000c80:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000c84:	220c      	movs	r2, #12
 8000c86:	4619      	mov	r1, r3
 8000c88:	4813      	ldr	r0, [pc, #76]	@ (8000cd8 <MX_TIM1_Init+0x148>)
 8000c8a:	f001 fa4d 	bl	8002128 <HAL_TIM_PWM_ConfigChannel>
 8000c8e:	4603      	mov	r3, r0
 8000c90:	2b00      	cmp	r3, #0
 8000c92:	d001      	beq.n	8000c98 <MX_TIM1_Init+0x108>
  {
    Error_Handler();
 8000c94:	f7ff ff11 	bl	8000aba <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8000c98:	2300      	movs	r3, #0
 8000c9a:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8000c9c:	2300      	movs	r3, #0
 8000c9e:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000ca0:	2300      	movs	r3, #0
 8000ca2:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8000ca4:	2300      	movs	r3, #0
 8000ca6:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8000ca8:	2300      	movs	r3, #0
 8000caa:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000cac:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000cb0:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8000cb2:	2300      	movs	r3, #0
 8000cb4:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8000cb6:	1d3b      	adds	r3, r7, #4
 8000cb8:	4619      	mov	r1, r3
 8000cba:	4807      	ldr	r0, [pc, #28]	@ (8000cd8 <MX_TIM1_Init+0x148>)
 8000cbc:	f001 fecc 	bl	8002a58 <HAL_TIMEx_ConfigBreakDeadTime>
 8000cc0:	4603      	mov	r3, r0
 8000cc2:	2b00      	cmp	r3, #0
 8000cc4:	d001      	beq.n	8000cca <MX_TIM1_Init+0x13a>
  {
    Error_Handler();
 8000cc6:	f7ff fef8 	bl	8000aba <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8000cca:	4803      	ldr	r0, [pc, #12]	@ (8000cd8 <MX_TIM1_Init+0x148>)
 8000ccc:	f000 f940 	bl	8000f50 <HAL_TIM_MspPostInit>

}
 8000cd0:	bf00      	nop
 8000cd2:	3748      	adds	r7, #72	@ 0x48
 8000cd4:	46bd      	mov	sp, r7
 8000cd6:	bd80      	pop	{r7, pc}
 8000cd8:	2000003c 	.word	0x2000003c
 8000cdc:	40012c00 	.word	0x40012c00

08000ce0 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8000ce0:	b580      	push	{r7, lr}
 8000ce2:	b08e      	sub	sp, #56	@ 0x38
 8000ce4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000ce6:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000cea:	2200      	movs	r2, #0
 8000cec:	601a      	str	r2, [r3, #0]
 8000cee:	605a      	str	r2, [r3, #4]
 8000cf0:	609a      	str	r2, [r3, #8]
 8000cf2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000cf4:	f107 0320 	add.w	r3, r7, #32
 8000cf8:	2200      	movs	r2, #0
 8000cfa:	601a      	str	r2, [r3, #0]
 8000cfc:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000cfe:	1d3b      	adds	r3, r7, #4
 8000d00:	2200      	movs	r2, #0
 8000d02:	601a      	str	r2, [r3, #0]
 8000d04:	605a      	str	r2, [r3, #4]
 8000d06:	609a      	str	r2, [r3, #8]
 8000d08:	60da      	str	r2, [r3, #12]
 8000d0a:	611a      	str	r2, [r3, #16]
 8000d0c:	615a      	str	r2, [r3, #20]
 8000d0e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000d10:	4b2d      	ldr	r3, [pc, #180]	@ (8000dc8 <MX_TIM3_Init+0xe8>)
 8000d12:	4a2e      	ldr	r2, [pc, #184]	@ (8000dcc <MX_TIM3_Init+0xec>)
 8000d14:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 720-1;
 8000d16:	4b2c      	ldr	r3, [pc, #176]	@ (8000dc8 <MX_TIM3_Init+0xe8>)
 8000d18:	f240 22cf 	movw	r2, #719	@ 0x2cf
 8000d1c:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000d1e:	4b2a      	ldr	r3, [pc, #168]	@ (8000dc8 <MX_TIM3_Init+0xe8>)
 8000d20:	2200      	movs	r2, #0
 8000d22:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 999;
 8000d24:	4b28      	ldr	r3, [pc, #160]	@ (8000dc8 <MX_TIM3_Init+0xe8>)
 8000d26:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000d2a:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000d2c:	4b26      	ldr	r3, [pc, #152]	@ (8000dc8 <MX_TIM3_Init+0xe8>)
 8000d2e:	2200      	movs	r2, #0
 8000d30:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000d32:	4b25      	ldr	r3, [pc, #148]	@ (8000dc8 <MX_TIM3_Init+0xe8>)
 8000d34:	2200      	movs	r2, #0
 8000d36:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000d38:	4823      	ldr	r0, [pc, #140]	@ (8000dc8 <MX_TIM3_Init+0xe8>)
 8000d3a:	f001 f8b5 	bl	8001ea8 <HAL_TIM_Base_Init>
 8000d3e:	4603      	mov	r3, r0
 8000d40:	2b00      	cmp	r3, #0
 8000d42:	d001      	beq.n	8000d48 <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 8000d44:	f7ff feb9 	bl	8000aba <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000d48:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000d4c:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8000d4e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000d52:	4619      	mov	r1, r3
 8000d54:	481c      	ldr	r0, [pc, #112]	@ (8000dc8 <MX_TIM3_Init+0xe8>)
 8000d56:	f001 faa9 	bl	80022ac <HAL_TIM_ConfigClockSource>
 8000d5a:	4603      	mov	r3, r0
 8000d5c:	2b00      	cmp	r3, #0
 8000d5e:	d001      	beq.n	8000d64 <MX_TIM3_Init+0x84>
  {
    Error_Handler();
 8000d60:	f7ff feab 	bl	8000aba <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8000d64:	4818      	ldr	r0, [pc, #96]	@ (8000dc8 <MX_TIM3_Init+0xe8>)
 8000d66:	f001 f8ee 	bl	8001f46 <HAL_TIM_PWM_Init>
 8000d6a:	4603      	mov	r3, r0
 8000d6c:	2b00      	cmp	r3, #0
 8000d6e:	d001      	beq.n	8000d74 <MX_TIM3_Init+0x94>
  {
    Error_Handler();
 8000d70:	f7ff fea3 	bl	8000aba <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000d74:	2300      	movs	r3, #0
 8000d76:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000d78:	2300      	movs	r3, #0
 8000d7a:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000d7c:	f107 0320 	add.w	r3, r7, #32
 8000d80:	4619      	mov	r1, r3
 8000d82:	4811      	ldr	r0, [pc, #68]	@ (8000dc8 <MX_TIM3_Init+0xe8>)
 8000d84:	f001 fe0a 	bl	800299c <HAL_TIMEx_MasterConfigSynchronization>
 8000d88:	4603      	mov	r3, r0
 8000d8a:	2b00      	cmp	r3, #0
 8000d8c:	d001      	beq.n	8000d92 <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 8000d8e:	f7ff fe94 	bl	8000aba <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000d92:	2360      	movs	r3, #96	@ 0x60
 8000d94:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8000d96:	2300      	movs	r3, #0
 8000d98:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000d9a:	2300      	movs	r3, #0
 8000d9c:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000d9e:	2300      	movs	r3, #0
 8000da0:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000da2:	1d3b      	adds	r3, r7, #4
 8000da4:	2204      	movs	r2, #4
 8000da6:	4619      	mov	r1, r3
 8000da8:	4807      	ldr	r0, [pc, #28]	@ (8000dc8 <MX_TIM3_Init+0xe8>)
 8000daa:	f001 f9bd 	bl	8002128 <HAL_TIM_PWM_ConfigChannel>
 8000dae:	4603      	mov	r3, r0
 8000db0:	2b00      	cmp	r3, #0
 8000db2:	d001      	beq.n	8000db8 <MX_TIM3_Init+0xd8>
  {
    Error_Handler();
 8000db4:	f7ff fe81 	bl	8000aba <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8000db8:	4803      	ldr	r0, [pc, #12]	@ (8000dc8 <MX_TIM3_Init+0xe8>)
 8000dba:	f000 f8c9 	bl	8000f50 <HAL_TIM_MspPostInit>

}
 8000dbe:	bf00      	nop
 8000dc0:	3738      	adds	r7, #56	@ 0x38
 8000dc2:	46bd      	mov	sp, r7
 8000dc4:	bd80      	pop	{r7, pc}
 8000dc6:	bf00      	nop
 8000dc8:	20000084 	.word	0x20000084
 8000dcc:	40000400 	.word	0x40000400

08000dd0 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8000dd0:	b580      	push	{r7, lr}
 8000dd2:	b08a      	sub	sp, #40	@ 0x28
 8000dd4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000dd6:	f107 0320 	add.w	r3, r7, #32
 8000dda:	2200      	movs	r2, #0
 8000ddc:	601a      	str	r2, [r3, #0]
 8000dde:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000de0:	1d3b      	adds	r3, r7, #4
 8000de2:	2200      	movs	r2, #0
 8000de4:	601a      	str	r2, [r3, #0]
 8000de6:	605a      	str	r2, [r3, #4]
 8000de8:	609a      	str	r2, [r3, #8]
 8000dea:	60da      	str	r2, [r3, #12]
 8000dec:	611a      	str	r2, [r3, #16]
 8000dee:	615a      	str	r2, [r3, #20]
 8000df0:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8000df2:	4b2d      	ldr	r3, [pc, #180]	@ (8000ea8 <MX_TIM4_Init+0xd8>)
 8000df4:	4a2d      	ldr	r2, [pc, #180]	@ (8000eac <MX_TIM4_Init+0xdc>)
 8000df6:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 720-1;
 8000df8:	4b2b      	ldr	r3, [pc, #172]	@ (8000ea8 <MX_TIM4_Init+0xd8>)
 8000dfa:	f240 22cf 	movw	r2, #719	@ 0x2cf
 8000dfe:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000e00:	4b29      	ldr	r3, [pc, #164]	@ (8000ea8 <MX_TIM4_Init+0xd8>)
 8000e02:	2200      	movs	r2, #0
 8000e04:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 999;
 8000e06:	4b28      	ldr	r3, [pc, #160]	@ (8000ea8 <MX_TIM4_Init+0xd8>)
 8000e08:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000e0c:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000e0e:	4b26      	ldr	r3, [pc, #152]	@ (8000ea8 <MX_TIM4_Init+0xd8>)
 8000e10:	2200      	movs	r2, #0
 8000e12:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000e14:	4b24      	ldr	r3, [pc, #144]	@ (8000ea8 <MX_TIM4_Init+0xd8>)
 8000e16:	2200      	movs	r2, #0
 8000e18:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8000e1a:	4823      	ldr	r0, [pc, #140]	@ (8000ea8 <MX_TIM4_Init+0xd8>)
 8000e1c:	f001 f893 	bl	8001f46 <HAL_TIM_PWM_Init>
 8000e20:	4603      	mov	r3, r0
 8000e22:	2b00      	cmp	r3, #0
 8000e24:	d001      	beq.n	8000e2a <MX_TIM4_Init+0x5a>
  {
    Error_Handler();
 8000e26:	f7ff fe48 	bl	8000aba <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000e2a:	2300      	movs	r3, #0
 8000e2c:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000e2e:	2300      	movs	r3, #0
 8000e30:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8000e32:	f107 0320 	add.w	r3, r7, #32
 8000e36:	4619      	mov	r1, r3
 8000e38:	481b      	ldr	r0, [pc, #108]	@ (8000ea8 <MX_TIM4_Init+0xd8>)
 8000e3a:	f001 fdaf 	bl	800299c <HAL_TIMEx_MasterConfigSynchronization>
 8000e3e:	4603      	mov	r3, r0
 8000e40:	2b00      	cmp	r3, #0
 8000e42:	d001      	beq.n	8000e48 <MX_TIM4_Init+0x78>
  {
    Error_Handler();
 8000e44:	f7ff fe39 	bl	8000aba <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000e48:	2360      	movs	r3, #96	@ 0x60
 8000e4a:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8000e4c:	2300      	movs	r3, #0
 8000e4e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000e50:	2300      	movs	r3, #0
 8000e52:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000e54:	2300      	movs	r3, #0
 8000e56:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000e58:	1d3b      	adds	r3, r7, #4
 8000e5a:	2200      	movs	r2, #0
 8000e5c:	4619      	mov	r1, r3
 8000e5e:	4812      	ldr	r0, [pc, #72]	@ (8000ea8 <MX_TIM4_Init+0xd8>)
 8000e60:	f001 f962 	bl	8002128 <HAL_TIM_PWM_ConfigChannel>
 8000e64:	4603      	mov	r3, r0
 8000e66:	2b00      	cmp	r3, #0
 8000e68:	d001      	beq.n	8000e6e <MX_TIM4_Init+0x9e>
  {
    Error_Handler();
 8000e6a:	f7ff fe26 	bl	8000aba <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000e6e:	1d3b      	adds	r3, r7, #4
 8000e70:	2204      	movs	r2, #4
 8000e72:	4619      	mov	r1, r3
 8000e74:	480c      	ldr	r0, [pc, #48]	@ (8000ea8 <MX_TIM4_Init+0xd8>)
 8000e76:	f001 f957 	bl	8002128 <HAL_TIM_PWM_ConfigChannel>
 8000e7a:	4603      	mov	r3, r0
 8000e7c:	2b00      	cmp	r3, #0
 8000e7e:	d001      	beq.n	8000e84 <MX_TIM4_Init+0xb4>
  {
    Error_Handler();
 8000e80:	f7ff fe1b 	bl	8000aba <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8000e84:	1d3b      	adds	r3, r7, #4
 8000e86:	2208      	movs	r2, #8
 8000e88:	4619      	mov	r1, r3
 8000e8a:	4807      	ldr	r0, [pc, #28]	@ (8000ea8 <MX_TIM4_Init+0xd8>)
 8000e8c:	f001 f94c 	bl	8002128 <HAL_TIM_PWM_ConfigChannel>
 8000e90:	4603      	mov	r3, r0
 8000e92:	2b00      	cmp	r3, #0
 8000e94:	d001      	beq.n	8000e9a <MX_TIM4_Init+0xca>
  {
    Error_Handler();
 8000e96:	f7ff fe10 	bl	8000aba <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8000e9a:	4803      	ldr	r0, [pc, #12]	@ (8000ea8 <MX_TIM4_Init+0xd8>)
 8000e9c:	f000 f858 	bl	8000f50 <HAL_TIM_MspPostInit>

}
 8000ea0:	bf00      	nop
 8000ea2:	3728      	adds	r7, #40	@ 0x28
 8000ea4:	46bd      	mov	sp, r7
 8000ea6:	bd80      	pop	{r7, pc}
 8000ea8:	200000cc 	.word	0x200000cc
 8000eac:	40000800 	.word	0x40000800

08000eb0 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8000eb0:	b480      	push	{r7}
 8000eb2:	b085      	sub	sp, #20
 8000eb4:	af00      	add	r7, sp, #0
 8000eb6:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM1)
 8000eb8:	687b      	ldr	r3, [r7, #4]
 8000eba:	681b      	ldr	r3, [r3, #0]
 8000ebc:	4a12      	ldr	r2, [pc, #72]	@ (8000f08 <HAL_TIM_PWM_MspInit+0x58>)
 8000ebe:	4293      	cmp	r3, r2
 8000ec0:	d10c      	bne.n	8000edc <HAL_TIM_PWM_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000ec2:	4b12      	ldr	r3, [pc, #72]	@ (8000f0c <HAL_TIM_PWM_MspInit+0x5c>)
 8000ec4:	699b      	ldr	r3, [r3, #24]
 8000ec6:	4a11      	ldr	r2, [pc, #68]	@ (8000f0c <HAL_TIM_PWM_MspInit+0x5c>)
 8000ec8:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8000ecc:	6193      	str	r3, [r2, #24]
 8000ece:	4b0f      	ldr	r3, [pc, #60]	@ (8000f0c <HAL_TIM_PWM_MspInit+0x5c>)
 8000ed0:	699b      	ldr	r3, [r3, #24]
 8000ed2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8000ed6:	60fb      	str	r3, [r7, #12]
 8000ed8:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_TIM4_CLK_ENABLE();
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 8000eda:	e010      	b.n	8000efe <HAL_TIM_PWM_MspInit+0x4e>
  else if(tim_pwmHandle->Instance==TIM4)
 8000edc:	687b      	ldr	r3, [r7, #4]
 8000ede:	681b      	ldr	r3, [r3, #0]
 8000ee0:	4a0b      	ldr	r2, [pc, #44]	@ (8000f10 <HAL_TIM_PWM_MspInit+0x60>)
 8000ee2:	4293      	cmp	r3, r2
 8000ee4:	d10b      	bne.n	8000efe <HAL_TIM_PWM_MspInit+0x4e>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8000ee6:	4b09      	ldr	r3, [pc, #36]	@ (8000f0c <HAL_TIM_PWM_MspInit+0x5c>)
 8000ee8:	69db      	ldr	r3, [r3, #28]
 8000eea:	4a08      	ldr	r2, [pc, #32]	@ (8000f0c <HAL_TIM_PWM_MspInit+0x5c>)
 8000eec:	f043 0304 	orr.w	r3, r3, #4
 8000ef0:	61d3      	str	r3, [r2, #28]
 8000ef2:	4b06      	ldr	r3, [pc, #24]	@ (8000f0c <HAL_TIM_PWM_MspInit+0x5c>)
 8000ef4:	69db      	ldr	r3, [r3, #28]
 8000ef6:	f003 0304 	and.w	r3, r3, #4
 8000efa:	60bb      	str	r3, [r7, #8]
 8000efc:	68bb      	ldr	r3, [r7, #8]
}
 8000efe:	bf00      	nop
 8000f00:	3714      	adds	r7, #20
 8000f02:	46bd      	mov	sp, r7
 8000f04:	bc80      	pop	{r7}
 8000f06:	4770      	bx	lr
 8000f08:	40012c00 	.word	0x40012c00
 8000f0c:	40021000 	.word	0x40021000
 8000f10:	40000800 	.word	0x40000800

08000f14 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8000f14:	b480      	push	{r7}
 8000f16:	b085      	sub	sp, #20
 8000f18:	af00      	add	r7, sp, #0
 8000f1a:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM3)
 8000f1c:	687b      	ldr	r3, [r7, #4]
 8000f1e:	681b      	ldr	r3, [r3, #0]
 8000f20:	4a09      	ldr	r2, [pc, #36]	@ (8000f48 <HAL_TIM_Base_MspInit+0x34>)
 8000f22:	4293      	cmp	r3, r2
 8000f24:	d10b      	bne.n	8000f3e <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8000f26:	4b09      	ldr	r3, [pc, #36]	@ (8000f4c <HAL_TIM_Base_MspInit+0x38>)
 8000f28:	69db      	ldr	r3, [r3, #28]
 8000f2a:	4a08      	ldr	r2, [pc, #32]	@ (8000f4c <HAL_TIM_Base_MspInit+0x38>)
 8000f2c:	f043 0302 	orr.w	r3, r3, #2
 8000f30:	61d3      	str	r3, [r2, #28]
 8000f32:	4b06      	ldr	r3, [pc, #24]	@ (8000f4c <HAL_TIM_Base_MspInit+0x38>)
 8000f34:	69db      	ldr	r3, [r3, #28]
 8000f36:	f003 0302 	and.w	r3, r3, #2
 8000f3a:	60fb      	str	r3, [r7, #12]
 8000f3c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8000f3e:	bf00      	nop
 8000f40:	3714      	adds	r7, #20
 8000f42:	46bd      	mov	sp, r7
 8000f44:	bc80      	pop	{r7}
 8000f46:	4770      	bx	lr
 8000f48:	40000400 	.word	0x40000400
 8000f4c:	40021000 	.word	0x40021000

08000f50 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8000f50:	b580      	push	{r7, lr}
 8000f52:	b08a      	sub	sp, #40	@ 0x28
 8000f54:	af00      	add	r7, sp, #0
 8000f56:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f58:	f107 0314 	add.w	r3, r7, #20
 8000f5c:	2200      	movs	r2, #0
 8000f5e:	601a      	str	r2, [r3, #0]
 8000f60:	605a      	str	r2, [r3, #4]
 8000f62:	609a      	str	r2, [r3, #8]
 8000f64:	60da      	str	r2, [r3, #12]
  if(timHandle->Instance==TIM1)
 8000f66:	687b      	ldr	r3, [r7, #4]
 8000f68:	681b      	ldr	r3, [r3, #0]
 8000f6a:	4a37      	ldr	r2, [pc, #220]	@ (8001048 <HAL_TIM_MspPostInit+0xf8>)
 8000f6c:	4293      	cmp	r3, r2
 8000f6e:	d119      	bne.n	8000fa4 <HAL_TIM_MspPostInit+0x54>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f70:	4b36      	ldr	r3, [pc, #216]	@ (800104c <HAL_TIM_MspPostInit+0xfc>)
 8000f72:	699b      	ldr	r3, [r3, #24]
 8000f74:	4a35      	ldr	r2, [pc, #212]	@ (800104c <HAL_TIM_MspPostInit+0xfc>)
 8000f76:	f043 0304 	orr.w	r3, r3, #4
 8000f7a:	6193      	str	r3, [r2, #24]
 8000f7c:	4b33      	ldr	r3, [pc, #204]	@ (800104c <HAL_TIM_MspPostInit+0xfc>)
 8000f7e:	699b      	ldr	r3, [r3, #24]
 8000f80:	f003 0304 	and.w	r3, r3, #4
 8000f84:	613b      	str	r3, [r7, #16]
 8000f86:	693b      	ldr	r3, [r7, #16]
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    PA11     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11;
 8000f88:	f44f 6370 	mov.w	r3, #3840	@ 0xf00
 8000f8c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f8e:	2302      	movs	r3, #2
 8000f90:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f92:	2302      	movs	r3, #2
 8000f94:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f96:	f107 0314 	add.w	r3, r7, #20
 8000f9a:	4619      	mov	r1, r3
 8000f9c:	482c      	ldr	r0, [pc, #176]	@ (8001050 <HAL_TIM_MspPostInit+0x100>)
 8000f9e:	f000 f9f1 	bl	8001384 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 8000fa2:	e04d      	b.n	8001040 <HAL_TIM_MspPostInit+0xf0>
  else if(timHandle->Instance==TIM3)
 8000fa4:	687b      	ldr	r3, [r7, #4]
 8000fa6:	681b      	ldr	r3, [r3, #0]
 8000fa8:	4a2a      	ldr	r2, [pc, #168]	@ (8001054 <HAL_TIM_MspPostInit+0x104>)
 8000faa:	4293      	cmp	r3, r2
 8000fac:	d12a      	bne.n	8001004 <HAL_TIM_MspPostInit+0xb4>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000fae:	4b27      	ldr	r3, [pc, #156]	@ (800104c <HAL_TIM_MspPostInit+0xfc>)
 8000fb0:	699b      	ldr	r3, [r3, #24]
 8000fb2:	4a26      	ldr	r2, [pc, #152]	@ (800104c <HAL_TIM_MspPostInit+0xfc>)
 8000fb4:	f043 0308 	orr.w	r3, r3, #8
 8000fb8:	6193      	str	r3, [r2, #24]
 8000fba:	4b24      	ldr	r3, [pc, #144]	@ (800104c <HAL_TIM_MspPostInit+0xfc>)
 8000fbc:	699b      	ldr	r3, [r3, #24]
 8000fbe:	f003 0308 	and.w	r3, r3, #8
 8000fc2:	60fb      	str	r3, [r7, #12]
 8000fc4:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8000fc6:	2320      	movs	r3, #32
 8000fc8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000fca:	2302      	movs	r3, #2
 8000fcc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fce:	2302      	movs	r3, #2
 8000fd0:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000fd2:	f107 0314 	add.w	r3, r7, #20
 8000fd6:	4619      	mov	r1, r3
 8000fd8:	481f      	ldr	r0, [pc, #124]	@ (8001058 <HAL_TIM_MspPostInit+0x108>)
 8000fda:	f000 f9d3 	bl	8001384 <HAL_GPIO_Init>
    __HAL_AFIO_REMAP_TIM3_PARTIAL();
 8000fde:	4b1f      	ldr	r3, [pc, #124]	@ (800105c <HAL_TIM_MspPostInit+0x10c>)
 8000fe0:	685b      	ldr	r3, [r3, #4]
 8000fe2:	627b      	str	r3, [r7, #36]	@ 0x24
 8000fe4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000fe6:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8000fea:	627b      	str	r3, [r7, #36]	@ 0x24
 8000fec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000fee:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 8000ff2:	627b      	str	r3, [r7, #36]	@ 0x24
 8000ff4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000ff6:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8000ffa:	627b      	str	r3, [r7, #36]	@ 0x24
 8000ffc:	4a17      	ldr	r2, [pc, #92]	@ (800105c <HAL_TIM_MspPostInit+0x10c>)
 8000ffe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001000:	6053      	str	r3, [r2, #4]
}
 8001002:	e01d      	b.n	8001040 <HAL_TIM_MspPostInit+0xf0>
  else if(timHandle->Instance==TIM4)
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	681b      	ldr	r3, [r3, #0]
 8001008:	4a15      	ldr	r2, [pc, #84]	@ (8001060 <HAL_TIM_MspPostInit+0x110>)
 800100a:	4293      	cmp	r3, r2
 800100c:	d118      	bne.n	8001040 <HAL_TIM_MspPostInit+0xf0>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800100e:	4b0f      	ldr	r3, [pc, #60]	@ (800104c <HAL_TIM_MspPostInit+0xfc>)
 8001010:	699b      	ldr	r3, [r3, #24]
 8001012:	4a0e      	ldr	r2, [pc, #56]	@ (800104c <HAL_TIM_MspPostInit+0xfc>)
 8001014:	f043 0308 	orr.w	r3, r3, #8
 8001018:	6193      	str	r3, [r2, #24]
 800101a:	4b0c      	ldr	r3, [pc, #48]	@ (800104c <HAL_TIM_MspPostInit+0xfc>)
 800101c:	699b      	ldr	r3, [r3, #24]
 800101e:	f003 0308 	and.w	r3, r3, #8
 8001022:	60bb      	str	r3, [r7, #8]
 8001024:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8;
 8001026:	f44f 73e0 	mov.w	r3, #448	@ 0x1c0
 800102a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800102c:	2302      	movs	r3, #2
 800102e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001030:	2302      	movs	r3, #2
 8001032:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001034:	f107 0314 	add.w	r3, r7, #20
 8001038:	4619      	mov	r1, r3
 800103a:	4807      	ldr	r0, [pc, #28]	@ (8001058 <HAL_TIM_MspPostInit+0x108>)
 800103c:	f000 f9a2 	bl	8001384 <HAL_GPIO_Init>
}
 8001040:	bf00      	nop
 8001042:	3728      	adds	r7, #40	@ 0x28
 8001044:	46bd      	mov	sp, r7
 8001046:	bd80      	pop	{r7, pc}
 8001048:	40012c00 	.word	0x40012c00
 800104c:	40021000 	.word	0x40021000
 8001050:	40010800 	.word	0x40010800
 8001054:	40000400 	.word	0x40000400
 8001058:	40010c00 	.word	0x40010c00
 800105c:	40010000 	.word	0x40010000
 8001060:	40000800 	.word	0x40000800

08001064 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001064:	f7ff fd8e 	bl	8000b84 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001068:	480b      	ldr	r0, [pc, #44]	@ (8001098 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800106a:	490c      	ldr	r1, [pc, #48]	@ (800109c <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 800106c:	4a0c      	ldr	r2, [pc, #48]	@ (80010a0 <LoopFillZerobss+0x16>)
  movs r3, #0
 800106e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001070:	e002      	b.n	8001078 <LoopCopyDataInit>

08001072 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001072:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001074:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001076:	3304      	adds	r3, #4

08001078 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001078:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800107a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800107c:	d3f9      	bcc.n	8001072 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800107e:	4a09      	ldr	r2, [pc, #36]	@ (80010a4 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001080:	4c09      	ldr	r4, [pc, #36]	@ (80010a8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001082:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001084:	e001      	b.n	800108a <LoopFillZerobss>

08001086 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001086:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001088:	3204      	adds	r2, #4

0800108a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800108a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800108c:	d3fb      	bcc.n	8001086 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800108e:	f001 fd3d 	bl	8002b0c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001092:	f7ff faf5 	bl	8000680 <main>
  bx lr
 8001096:	4770      	bx	lr
  ldr r0, =_sdata
 8001098:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800109c:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 80010a0:	08002ba4 	.word	0x08002ba4
  ldr r2, =_sbss
 80010a4:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 80010a8:	20000118 	.word	0x20000118

080010ac <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80010ac:	e7fe      	b.n	80010ac <ADC1_2_IRQHandler>
	...

080010b0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80010b0:	b580      	push	{r7, lr}
 80010b2:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80010b4:	4b08      	ldr	r3, [pc, #32]	@ (80010d8 <HAL_Init+0x28>)
 80010b6:	681b      	ldr	r3, [r3, #0]
 80010b8:	4a07      	ldr	r2, [pc, #28]	@ (80010d8 <HAL_Init+0x28>)
 80010ba:	f043 0310 	orr.w	r3, r3, #16
 80010be:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80010c0:	2003      	movs	r0, #3
 80010c2:	f000 f92b 	bl	800131c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80010c6:	200f      	movs	r0, #15
 80010c8:	f000 f808 	bl	80010dc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80010cc:	f7ff fcfc 	bl	8000ac8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80010d0:	2300      	movs	r3, #0
}
 80010d2:	4618      	mov	r0, r3
 80010d4:	bd80      	pop	{r7, pc}
 80010d6:	bf00      	nop
 80010d8:	40022000 	.word	0x40022000

080010dc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80010dc:	b580      	push	{r7, lr}
 80010de:	b082      	sub	sp, #8
 80010e0:	af00      	add	r7, sp, #0
 80010e2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80010e4:	4b12      	ldr	r3, [pc, #72]	@ (8001130 <HAL_InitTick+0x54>)
 80010e6:	681a      	ldr	r2, [r3, #0]
 80010e8:	4b12      	ldr	r3, [pc, #72]	@ (8001134 <HAL_InitTick+0x58>)
 80010ea:	781b      	ldrb	r3, [r3, #0]
 80010ec:	4619      	mov	r1, r3
 80010ee:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80010f2:	fbb3 f3f1 	udiv	r3, r3, r1
 80010f6:	fbb2 f3f3 	udiv	r3, r2, r3
 80010fa:	4618      	mov	r0, r3
 80010fc:	f000 f935 	bl	800136a <HAL_SYSTICK_Config>
 8001100:	4603      	mov	r3, r0
 8001102:	2b00      	cmp	r3, #0
 8001104:	d001      	beq.n	800110a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001106:	2301      	movs	r3, #1
 8001108:	e00e      	b.n	8001128 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	2b0f      	cmp	r3, #15
 800110e:	d80a      	bhi.n	8001126 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001110:	2200      	movs	r2, #0
 8001112:	6879      	ldr	r1, [r7, #4]
 8001114:	f04f 30ff 	mov.w	r0, #4294967295
 8001118:	f000 f90b 	bl	8001332 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800111c:	4a06      	ldr	r2, [pc, #24]	@ (8001138 <HAL_InitTick+0x5c>)
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001122:	2300      	movs	r3, #0
 8001124:	e000      	b.n	8001128 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001126:	2301      	movs	r3, #1
}
 8001128:	4618      	mov	r0, r3
 800112a:	3708      	adds	r7, #8
 800112c:	46bd      	mov	sp, r7
 800112e:	bd80      	pop	{r7, pc}
 8001130:	20000000 	.word	0x20000000
 8001134:	20000008 	.word	0x20000008
 8001138:	20000004 	.word	0x20000004

0800113c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800113c:	b480      	push	{r7}
 800113e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001140:	4b05      	ldr	r3, [pc, #20]	@ (8001158 <HAL_IncTick+0x1c>)
 8001142:	781b      	ldrb	r3, [r3, #0]
 8001144:	461a      	mov	r2, r3
 8001146:	4b05      	ldr	r3, [pc, #20]	@ (800115c <HAL_IncTick+0x20>)
 8001148:	681b      	ldr	r3, [r3, #0]
 800114a:	4413      	add	r3, r2
 800114c:	4a03      	ldr	r2, [pc, #12]	@ (800115c <HAL_IncTick+0x20>)
 800114e:	6013      	str	r3, [r2, #0]
}
 8001150:	bf00      	nop
 8001152:	46bd      	mov	sp, r7
 8001154:	bc80      	pop	{r7}
 8001156:	4770      	bx	lr
 8001158:	20000008 	.word	0x20000008
 800115c:	20000114 	.word	0x20000114

08001160 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001160:	b480      	push	{r7}
 8001162:	af00      	add	r7, sp, #0
  return uwTick;
 8001164:	4b02      	ldr	r3, [pc, #8]	@ (8001170 <HAL_GetTick+0x10>)
 8001166:	681b      	ldr	r3, [r3, #0]
}
 8001168:	4618      	mov	r0, r3
 800116a:	46bd      	mov	sp, r7
 800116c:	bc80      	pop	{r7}
 800116e:	4770      	bx	lr
 8001170:	20000114 	.word	0x20000114

08001174 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001174:	b580      	push	{r7, lr}
 8001176:	b084      	sub	sp, #16
 8001178:	af00      	add	r7, sp, #0
 800117a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800117c:	f7ff fff0 	bl	8001160 <HAL_GetTick>
 8001180:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001186:	68fb      	ldr	r3, [r7, #12]
 8001188:	f1b3 3fff 	cmp.w	r3, #4294967295
 800118c:	d005      	beq.n	800119a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800118e:	4b0a      	ldr	r3, [pc, #40]	@ (80011b8 <HAL_Delay+0x44>)
 8001190:	781b      	ldrb	r3, [r3, #0]
 8001192:	461a      	mov	r2, r3
 8001194:	68fb      	ldr	r3, [r7, #12]
 8001196:	4413      	add	r3, r2
 8001198:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800119a:	bf00      	nop
 800119c:	f7ff ffe0 	bl	8001160 <HAL_GetTick>
 80011a0:	4602      	mov	r2, r0
 80011a2:	68bb      	ldr	r3, [r7, #8]
 80011a4:	1ad3      	subs	r3, r2, r3
 80011a6:	68fa      	ldr	r2, [r7, #12]
 80011a8:	429a      	cmp	r2, r3
 80011aa:	d8f7      	bhi.n	800119c <HAL_Delay+0x28>
  {
  }
}
 80011ac:	bf00      	nop
 80011ae:	bf00      	nop
 80011b0:	3710      	adds	r7, #16
 80011b2:	46bd      	mov	sp, r7
 80011b4:	bd80      	pop	{r7, pc}
 80011b6:	bf00      	nop
 80011b8:	20000008 	.word	0x20000008

080011bc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80011bc:	b480      	push	{r7}
 80011be:	b085      	sub	sp, #20
 80011c0:	af00      	add	r7, sp, #0
 80011c2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	f003 0307 	and.w	r3, r3, #7
 80011ca:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80011cc:	4b0c      	ldr	r3, [pc, #48]	@ (8001200 <__NVIC_SetPriorityGrouping+0x44>)
 80011ce:	68db      	ldr	r3, [r3, #12]
 80011d0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80011d2:	68ba      	ldr	r2, [r7, #8]
 80011d4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80011d8:	4013      	ands	r3, r2
 80011da:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80011dc:	68fb      	ldr	r3, [r7, #12]
 80011de:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80011e0:	68bb      	ldr	r3, [r7, #8]
 80011e2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80011e4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80011e8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80011ec:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80011ee:	4a04      	ldr	r2, [pc, #16]	@ (8001200 <__NVIC_SetPriorityGrouping+0x44>)
 80011f0:	68bb      	ldr	r3, [r7, #8]
 80011f2:	60d3      	str	r3, [r2, #12]
}
 80011f4:	bf00      	nop
 80011f6:	3714      	adds	r7, #20
 80011f8:	46bd      	mov	sp, r7
 80011fa:	bc80      	pop	{r7}
 80011fc:	4770      	bx	lr
 80011fe:	bf00      	nop
 8001200:	e000ed00 	.word	0xe000ed00

08001204 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001204:	b480      	push	{r7}
 8001206:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001208:	4b04      	ldr	r3, [pc, #16]	@ (800121c <__NVIC_GetPriorityGrouping+0x18>)
 800120a:	68db      	ldr	r3, [r3, #12]
 800120c:	0a1b      	lsrs	r3, r3, #8
 800120e:	f003 0307 	and.w	r3, r3, #7
}
 8001212:	4618      	mov	r0, r3
 8001214:	46bd      	mov	sp, r7
 8001216:	bc80      	pop	{r7}
 8001218:	4770      	bx	lr
 800121a:	bf00      	nop
 800121c:	e000ed00 	.word	0xe000ed00

08001220 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001220:	b480      	push	{r7}
 8001222:	b083      	sub	sp, #12
 8001224:	af00      	add	r7, sp, #0
 8001226:	4603      	mov	r3, r0
 8001228:	6039      	str	r1, [r7, #0]
 800122a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800122c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001230:	2b00      	cmp	r3, #0
 8001232:	db0a      	blt.n	800124a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001234:	683b      	ldr	r3, [r7, #0]
 8001236:	b2da      	uxtb	r2, r3
 8001238:	490c      	ldr	r1, [pc, #48]	@ (800126c <__NVIC_SetPriority+0x4c>)
 800123a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800123e:	0112      	lsls	r2, r2, #4
 8001240:	b2d2      	uxtb	r2, r2
 8001242:	440b      	add	r3, r1
 8001244:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001248:	e00a      	b.n	8001260 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800124a:	683b      	ldr	r3, [r7, #0]
 800124c:	b2da      	uxtb	r2, r3
 800124e:	4908      	ldr	r1, [pc, #32]	@ (8001270 <__NVIC_SetPriority+0x50>)
 8001250:	79fb      	ldrb	r3, [r7, #7]
 8001252:	f003 030f 	and.w	r3, r3, #15
 8001256:	3b04      	subs	r3, #4
 8001258:	0112      	lsls	r2, r2, #4
 800125a:	b2d2      	uxtb	r2, r2
 800125c:	440b      	add	r3, r1
 800125e:	761a      	strb	r2, [r3, #24]
}
 8001260:	bf00      	nop
 8001262:	370c      	adds	r7, #12
 8001264:	46bd      	mov	sp, r7
 8001266:	bc80      	pop	{r7}
 8001268:	4770      	bx	lr
 800126a:	bf00      	nop
 800126c:	e000e100 	.word	0xe000e100
 8001270:	e000ed00 	.word	0xe000ed00

08001274 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001274:	b480      	push	{r7}
 8001276:	b089      	sub	sp, #36	@ 0x24
 8001278:	af00      	add	r7, sp, #0
 800127a:	60f8      	str	r0, [r7, #12]
 800127c:	60b9      	str	r1, [r7, #8]
 800127e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001280:	68fb      	ldr	r3, [r7, #12]
 8001282:	f003 0307 	and.w	r3, r3, #7
 8001286:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001288:	69fb      	ldr	r3, [r7, #28]
 800128a:	f1c3 0307 	rsb	r3, r3, #7
 800128e:	2b04      	cmp	r3, #4
 8001290:	bf28      	it	cs
 8001292:	2304      	movcs	r3, #4
 8001294:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001296:	69fb      	ldr	r3, [r7, #28]
 8001298:	3304      	adds	r3, #4
 800129a:	2b06      	cmp	r3, #6
 800129c:	d902      	bls.n	80012a4 <NVIC_EncodePriority+0x30>
 800129e:	69fb      	ldr	r3, [r7, #28]
 80012a0:	3b03      	subs	r3, #3
 80012a2:	e000      	b.n	80012a6 <NVIC_EncodePriority+0x32>
 80012a4:	2300      	movs	r3, #0
 80012a6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80012a8:	f04f 32ff 	mov.w	r2, #4294967295
 80012ac:	69bb      	ldr	r3, [r7, #24]
 80012ae:	fa02 f303 	lsl.w	r3, r2, r3
 80012b2:	43da      	mvns	r2, r3
 80012b4:	68bb      	ldr	r3, [r7, #8]
 80012b6:	401a      	ands	r2, r3
 80012b8:	697b      	ldr	r3, [r7, #20]
 80012ba:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80012bc:	f04f 31ff 	mov.w	r1, #4294967295
 80012c0:	697b      	ldr	r3, [r7, #20]
 80012c2:	fa01 f303 	lsl.w	r3, r1, r3
 80012c6:	43d9      	mvns	r1, r3
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80012cc:	4313      	orrs	r3, r2
         );
}
 80012ce:	4618      	mov	r0, r3
 80012d0:	3724      	adds	r7, #36	@ 0x24
 80012d2:	46bd      	mov	sp, r7
 80012d4:	bc80      	pop	{r7}
 80012d6:	4770      	bx	lr

080012d8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80012d8:	b580      	push	{r7, lr}
 80012da:	b082      	sub	sp, #8
 80012dc:	af00      	add	r7, sp, #0
 80012de:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	3b01      	subs	r3, #1
 80012e4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80012e8:	d301      	bcc.n	80012ee <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80012ea:	2301      	movs	r3, #1
 80012ec:	e00f      	b.n	800130e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80012ee:	4a0a      	ldr	r2, [pc, #40]	@ (8001318 <SysTick_Config+0x40>)
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	3b01      	subs	r3, #1
 80012f4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80012f6:	210f      	movs	r1, #15
 80012f8:	f04f 30ff 	mov.w	r0, #4294967295
 80012fc:	f7ff ff90 	bl	8001220 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001300:	4b05      	ldr	r3, [pc, #20]	@ (8001318 <SysTick_Config+0x40>)
 8001302:	2200      	movs	r2, #0
 8001304:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001306:	4b04      	ldr	r3, [pc, #16]	@ (8001318 <SysTick_Config+0x40>)
 8001308:	2207      	movs	r2, #7
 800130a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800130c:	2300      	movs	r3, #0
}
 800130e:	4618      	mov	r0, r3
 8001310:	3708      	adds	r7, #8
 8001312:	46bd      	mov	sp, r7
 8001314:	bd80      	pop	{r7, pc}
 8001316:	bf00      	nop
 8001318:	e000e010 	.word	0xe000e010

0800131c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800131c:	b580      	push	{r7, lr}
 800131e:	b082      	sub	sp, #8
 8001320:	af00      	add	r7, sp, #0
 8001322:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001324:	6878      	ldr	r0, [r7, #4]
 8001326:	f7ff ff49 	bl	80011bc <__NVIC_SetPriorityGrouping>
}
 800132a:	bf00      	nop
 800132c:	3708      	adds	r7, #8
 800132e:	46bd      	mov	sp, r7
 8001330:	bd80      	pop	{r7, pc}

08001332 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001332:	b580      	push	{r7, lr}
 8001334:	b086      	sub	sp, #24
 8001336:	af00      	add	r7, sp, #0
 8001338:	4603      	mov	r3, r0
 800133a:	60b9      	str	r1, [r7, #8]
 800133c:	607a      	str	r2, [r7, #4]
 800133e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001340:	2300      	movs	r3, #0
 8001342:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001344:	f7ff ff5e 	bl	8001204 <__NVIC_GetPriorityGrouping>
 8001348:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800134a:	687a      	ldr	r2, [r7, #4]
 800134c:	68b9      	ldr	r1, [r7, #8]
 800134e:	6978      	ldr	r0, [r7, #20]
 8001350:	f7ff ff90 	bl	8001274 <NVIC_EncodePriority>
 8001354:	4602      	mov	r2, r0
 8001356:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800135a:	4611      	mov	r1, r2
 800135c:	4618      	mov	r0, r3
 800135e:	f7ff ff5f 	bl	8001220 <__NVIC_SetPriority>
}
 8001362:	bf00      	nop
 8001364:	3718      	adds	r7, #24
 8001366:	46bd      	mov	sp, r7
 8001368:	bd80      	pop	{r7, pc}

0800136a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800136a:	b580      	push	{r7, lr}
 800136c:	b082      	sub	sp, #8
 800136e:	af00      	add	r7, sp, #0
 8001370:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001372:	6878      	ldr	r0, [r7, #4]
 8001374:	f7ff ffb0 	bl	80012d8 <SysTick_Config>
 8001378:	4603      	mov	r3, r0
}
 800137a:	4618      	mov	r0, r3
 800137c:	3708      	adds	r7, #8
 800137e:	46bd      	mov	sp, r7
 8001380:	bd80      	pop	{r7, pc}
	...

08001384 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001384:	b480      	push	{r7}
 8001386:	b08b      	sub	sp, #44	@ 0x2c
 8001388:	af00      	add	r7, sp, #0
 800138a:	6078      	str	r0, [r7, #4]
 800138c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800138e:	2300      	movs	r3, #0
 8001390:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001392:	2300      	movs	r3, #0
 8001394:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001396:	e169      	b.n	800166c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001398:	2201      	movs	r2, #1
 800139a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800139c:	fa02 f303 	lsl.w	r3, r2, r3
 80013a0:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80013a2:	683b      	ldr	r3, [r7, #0]
 80013a4:	681b      	ldr	r3, [r3, #0]
 80013a6:	69fa      	ldr	r2, [r7, #28]
 80013a8:	4013      	ands	r3, r2
 80013aa:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80013ac:	69ba      	ldr	r2, [r7, #24]
 80013ae:	69fb      	ldr	r3, [r7, #28]
 80013b0:	429a      	cmp	r2, r3
 80013b2:	f040 8158 	bne.w	8001666 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80013b6:	683b      	ldr	r3, [r7, #0]
 80013b8:	685b      	ldr	r3, [r3, #4]
 80013ba:	4a9a      	ldr	r2, [pc, #616]	@ (8001624 <HAL_GPIO_Init+0x2a0>)
 80013bc:	4293      	cmp	r3, r2
 80013be:	d05e      	beq.n	800147e <HAL_GPIO_Init+0xfa>
 80013c0:	4a98      	ldr	r2, [pc, #608]	@ (8001624 <HAL_GPIO_Init+0x2a0>)
 80013c2:	4293      	cmp	r3, r2
 80013c4:	d875      	bhi.n	80014b2 <HAL_GPIO_Init+0x12e>
 80013c6:	4a98      	ldr	r2, [pc, #608]	@ (8001628 <HAL_GPIO_Init+0x2a4>)
 80013c8:	4293      	cmp	r3, r2
 80013ca:	d058      	beq.n	800147e <HAL_GPIO_Init+0xfa>
 80013cc:	4a96      	ldr	r2, [pc, #600]	@ (8001628 <HAL_GPIO_Init+0x2a4>)
 80013ce:	4293      	cmp	r3, r2
 80013d0:	d86f      	bhi.n	80014b2 <HAL_GPIO_Init+0x12e>
 80013d2:	4a96      	ldr	r2, [pc, #600]	@ (800162c <HAL_GPIO_Init+0x2a8>)
 80013d4:	4293      	cmp	r3, r2
 80013d6:	d052      	beq.n	800147e <HAL_GPIO_Init+0xfa>
 80013d8:	4a94      	ldr	r2, [pc, #592]	@ (800162c <HAL_GPIO_Init+0x2a8>)
 80013da:	4293      	cmp	r3, r2
 80013dc:	d869      	bhi.n	80014b2 <HAL_GPIO_Init+0x12e>
 80013de:	4a94      	ldr	r2, [pc, #592]	@ (8001630 <HAL_GPIO_Init+0x2ac>)
 80013e0:	4293      	cmp	r3, r2
 80013e2:	d04c      	beq.n	800147e <HAL_GPIO_Init+0xfa>
 80013e4:	4a92      	ldr	r2, [pc, #584]	@ (8001630 <HAL_GPIO_Init+0x2ac>)
 80013e6:	4293      	cmp	r3, r2
 80013e8:	d863      	bhi.n	80014b2 <HAL_GPIO_Init+0x12e>
 80013ea:	4a92      	ldr	r2, [pc, #584]	@ (8001634 <HAL_GPIO_Init+0x2b0>)
 80013ec:	4293      	cmp	r3, r2
 80013ee:	d046      	beq.n	800147e <HAL_GPIO_Init+0xfa>
 80013f0:	4a90      	ldr	r2, [pc, #576]	@ (8001634 <HAL_GPIO_Init+0x2b0>)
 80013f2:	4293      	cmp	r3, r2
 80013f4:	d85d      	bhi.n	80014b2 <HAL_GPIO_Init+0x12e>
 80013f6:	2b12      	cmp	r3, #18
 80013f8:	d82a      	bhi.n	8001450 <HAL_GPIO_Init+0xcc>
 80013fa:	2b12      	cmp	r3, #18
 80013fc:	d859      	bhi.n	80014b2 <HAL_GPIO_Init+0x12e>
 80013fe:	a201      	add	r2, pc, #4	@ (adr r2, 8001404 <HAL_GPIO_Init+0x80>)
 8001400:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001404:	0800147f 	.word	0x0800147f
 8001408:	08001459 	.word	0x08001459
 800140c:	0800146b 	.word	0x0800146b
 8001410:	080014ad 	.word	0x080014ad
 8001414:	080014b3 	.word	0x080014b3
 8001418:	080014b3 	.word	0x080014b3
 800141c:	080014b3 	.word	0x080014b3
 8001420:	080014b3 	.word	0x080014b3
 8001424:	080014b3 	.word	0x080014b3
 8001428:	080014b3 	.word	0x080014b3
 800142c:	080014b3 	.word	0x080014b3
 8001430:	080014b3 	.word	0x080014b3
 8001434:	080014b3 	.word	0x080014b3
 8001438:	080014b3 	.word	0x080014b3
 800143c:	080014b3 	.word	0x080014b3
 8001440:	080014b3 	.word	0x080014b3
 8001444:	080014b3 	.word	0x080014b3
 8001448:	08001461 	.word	0x08001461
 800144c:	08001475 	.word	0x08001475
 8001450:	4a79      	ldr	r2, [pc, #484]	@ (8001638 <HAL_GPIO_Init+0x2b4>)
 8001452:	4293      	cmp	r3, r2
 8001454:	d013      	beq.n	800147e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001456:	e02c      	b.n	80014b2 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001458:	683b      	ldr	r3, [r7, #0]
 800145a:	68db      	ldr	r3, [r3, #12]
 800145c:	623b      	str	r3, [r7, #32]
          break;
 800145e:	e029      	b.n	80014b4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001460:	683b      	ldr	r3, [r7, #0]
 8001462:	68db      	ldr	r3, [r3, #12]
 8001464:	3304      	adds	r3, #4
 8001466:	623b      	str	r3, [r7, #32]
          break;
 8001468:	e024      	b.n	80014b4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800146a:	683b      	ldr	r3, [r7, #0]
 800146c:	68db      	ldr	r3, [r3, #12]
 800146e:	3308      	adds	r3, #8
 8001470:	623b      	str	r3, [r7, #32]
          break;
 8001472:	e01f      	b.n	80014b4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001474:	683b      	ldr	r3, [r7, #0]
 8001476:	68db      	ldr	r3, [r3, #12]
 8001478:	330c      	adds	r3, #12
 800147a:	623b      	str	r3, [r7, #32]
          break;
 800147c:	e01a      	b.n	80014b4 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800147e:	683b      	ldr	r3, [r7, #0]
 8001480:	689b      	ldr	r3, [r3, #8]
 8001482:	2b00      	cmp	r3, #0
 8001484:	d102      	bne.n	800148c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001486:	2304      	movs	r3, #4
 8001488:	623b      	str	r3, [r7, #32]
          break;
 800148a:	e013      	b.n	80014b4 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 800148c:	683b      	ldr	r3, [r7, #0]
 800148e:	689b      	ldr	r3, [r3, #8]
 8001490:	2b01      	cmp	r3, #1
 8001492:	d105      	bne.n	80014a0 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001494:	2308      	movs	r3, #8
 8001496:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	69fa      	ldr	r2, [r7, #28]
 800149c:	611a      	str	r2, [r3, #16]
          break;
 800149e:	e009      	b.n	80014b4 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80014a0:	2308      	movs	r3, #8
 80014a2:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	69fa      	ldr	r2, [r7, #28]
 80014a8:	615a      	str	r2, [r3, #20]
          break;
 80014aa:	e003      	b.n	80014b4 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80014ac:	2300      	movs	r3, #0
 80014ae:	623b      	str	r3, [r7, #32]
          break;
 80014b0:	e000      	b.n	80014b4 <HAL_GPIO_Init+0x130>
          break;
 80014b2:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80014b4:	69bb      	ldr	r3, [r7, #24]
 80014b6:	2bff      	cmp	r3, #255	@ 0xff
 80014b8:	d801      	bhi.n	80014be <HAL_GPIO_Init+0x13a>
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	e001      	b.n	80014c2 <HAL_GPIO_Init+0x13e>
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	3304      	adds	r3, #4
 80014c2:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80014c4:	69bb      	ldr	r3, [r7, #24]
 80014c6:	2bff      	cmp	r3, #255	@ 0xff
 80014c8:	d802      	bhi.n	80014d0 <HAL_GPIO_Init+0x14c>
 80014ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80014cc:	009b      	lsls	r3, r3, #2
 80014ce:	e002      	b.n	80014d6 <HAL_GPIO_Init+0x152>
 80014d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80014d2:	3b08      	subs	r3, #8
 80014d4:	009b      	lsls	r3, r3, #2
 80014d6:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80014d8:	697b      	ldr	r3, [r7, #20]
 80014da:	681a      	ldr	r2, [r3, #0]
 80014dc:	210f      	movs	r1, #15
 80014de:	693b      	ldr	r3, [r7, #16]
 80014e0:	fa01 f303 	lsl.w	r3, r1, r3
 80014e4:	43db      	mvns	r3, r3
 80014e6:	401a      	ands	r2, r3
 80014e8:	6a39      	ldr	r1, [r7, #32]
 80014ea:	693b      	ldr	r3, [r7, #16]
 80014ec:	fa01 f303 	lsl.w	r3, r1, r3
 80014f0:	431a      	orrs	r2, r3
 80014f2:	697b      	ldr	r3, [r7, #20]
 80014f4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80014f6:	683b      	ldr	r3, [r7, #0]
 80014f8:	685b      	ldr	r3, [r3, #4]
 80014fa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80014fe:	2b00      	cmp	r3, #0
 8001500:	f000 80b1 	beq.w	8001666 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001504:	4b4d      	ldr	r3, [pc, #308]	@ (800163c <HAL_GPIO_Init+0x2b8>)
 8001506:	699b      	ldr	r3, [r3, #24]
 8001508:	4a4c      	ldr	r2, [pc, #304]	@ (800163c <HAL_GPIO_Init+0x2b8>)
 800150a:	f043 0301 	orr.w	r3, r3, #1
 800150e:	6193      	str	r3, [r2, #24]
 8001510:	4b4a      	ldr	r3, [pc, #296]	@ (800163c <HAL_GPIO_Init+0x2b8>)
 8001512:	699b      	ldr	r3, [r3, #24]
 8001514:	f003 0301 	and.w	r3, r3, #1
 8001518:	60bb      	str	r3, [r7, #8]
 800151a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 800151c:	4a48      	ldr	r2, [pc, #288]	@ (8001640 <HAL_GPIO_Init+0x2bc>)
 800151e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001520:	089b      	lsrs	r3, r3, #2
 8001522:	3302      	adds	r3, #2
 8001524:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001528:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800152a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800152c:	f003 0303 	and.w	r3, r3, #3
 8001530:	009b      	lsls	r3, r3, #2
 8001532:	220f      	movs	r2, #15
 8001534:	fa02 f303 	lsl.w	r3, r2, r3
 8001538:	43db      	mvns	r3, r3
 800153a:	68fa      	ldr	r2, [r7, #12]
 800153c:	4013      	ands	r3, r2
 800153e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	4a40      	ldr	r2, [pc, #256]	@ (8001644 <HAL_GPIO_Init+0x2c0>)
 8001544:	4293      	cmp	r3, r2
 8001546:	d013      	beq.n	8001570 <HAL_GPIO_Init+0x1ec>
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	4a3f      	ldr	r2, [pc, #252]	@ (8001648 <HAL_GPIO_Init+0x2c4>)
 800154c:	4293      	cmp	r3, r2
 800154e:	d00d      	beq.n	800156c <HAL_GPIO_Init+0x1e8>
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	4a3e      	ldr	r2, [pc, #248]	@ (800164c <HAL_GPIO_Init+0x2c8>)
 8001554:	4293      	cmp	r3, r2
 8001556:	d007      	beq.n	8001568 <HAL_GPIO_Init+0x1e4>
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	4a3d      	ldr	r2, [pc, #244]	@ (8001650 <HAL_GPIO_Init+0x2cc>)
 800155c:	4293      	cmp	r3, r2
 800155e:	d101      	bne.n	8001564 <HAL_GPIO_Init+0x1e0>
 8001560:	2303      	movs	r3, #3
 8001562:	e006      	b.n	8001572 <HAL_GPIO_Init+0x1ee>
 8001564:	2304      	movs	r3, #4
 8001566:	e004      	b.n	8001572 <HAL_GPIO_Init+0x1ee>
 8001568:	2302      	movs	r3, #2
 800156a:	e002      	b.n	8001572 <HAL_GPIO_Init+0x1ee>
 800156c:	2301      	movs	r3, #1
 800156e:	e000      	b.n	8001572 <HAL_GPIO_Init+0x1ee>
 8001570:	2300      	movs	r3, #0
 8001572:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001574:	f002 0203 	and.w	r2, r2, #3
 8001578:	0092      	lsls	r2, r2, #2
 800157a:	4093      	lsls	r3, r2
 800157c:	68fa      	ldr	r2, [r7, #12]
 800157e:	4313      	orrs	r3, r2
 8001580:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001582:	492f      	ldr	r1, [pc, #188]	@ (8001640 <HAL_GPIO_Init+0x2bc>)
 8001584:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001586:	089b      	lsrs	r3, r3, #2
 8001588:	3302      	adds	r3, #2
 800158a:	68fa      	ldr	r2, [r7, #12]
 800158c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001590:	683b      	ldr	r3, [r7, #0]
 8001592:	685b      	ldr	r3, [r3, #4]
 8001594:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001598:	2b00      	cmp	r3, #0
 800159a:	d006      	beq.n	80015aa <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 800159c:	4b2d      	ldr	r3, [pc, #180]	@ (8001654 <HAL_GPIO_Init+0x2d0>)
 800159e:	689a      	ldr	r2, [r3, #8]
 80015a0:	492c      	ldr	r1, [pc, #176]	@ (8001654 <HAL_GPIO_Init+0x2d0>)
 80015a2:	69bb      	ldr	r3, [r7, #24]
 80015a4:	4313      	orrs	r3, r2
 80015a6:	608b      	str	r3, [r1, #8]
 80015a8:	e006      	b.n	80015b8 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80015aa:	4b2a      	ldr	r3, [pc, #168]	@ (8001654 <HAL_GPIO_Init+0x2d0>)
 80015ac:	689a      	ldr	r2, [r3, #8]
 80015ae:	69bb      	ldr	r3, [r7, #24]
 80015b0:	43db      	mvns	r3, r3
 80015b2:	4928      	ldr	r1, [pc, #160]	@ (8001654 <HAL_GPIO_Init+0x2d0>)
 80015b4:	4013      	ands	r3, r2
 80015b6:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80015b8:	683b      	ldr	r3, [r7, #0]
 80015ba:	685b      	ldr	r3, [r3, #4]
 80015bc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80015c0:	2b00      	cmp	r3, #0
 80015c2:	d006      	beq.n	80015d2 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80015c4:	4b23      	ldr	r3, [pc, #140]	@ (8001654 <HAL_GPIO_Init+0x2d0>)
 80015c6:	68da      	ldr	r2, [r3, #12]
 80015c8:	4922      	ldr	r1, [pc, #136]	@ (8001654 <HAL_GPIO_Init+0x2d0>)
 80015ca:	69bb      	ldr	r3, [r7, #24]
 80015cc:	4313      	orrs	r3, r2
 80015ce:	60cb      	str	r3, [r1, #12]
 80015d0:	e006      	b.n	80015e0 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80015d2:	4b20      	ldr	r3, [pc, #128]	@ (8001654 <HAL_GPIO_Init+0x2d0>)
 80015d4:	68da      	ldr	r2, [r3, #12]
 80015d6:	69bb      	ldr	r3, [r7, #24]
 80015d8:	43db      	mvns	r3, r3
 80015da:	491e      	ldr	r1, [pc, #120]	@ (8001654 <HAL_GPIO_Init+0x2d0>)
 80015dc:	4013      	ands	r3, r2
 80015de:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80015e0:	683b      	ldr	r3, [r7, #0]
 80015e2:	685b      	ldr	r3, [r3, #4]
 80015e4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80015e8:	2b00      	cmp	r3, #0
 80015ea:	d006      	beq.n	80015fa <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80015ec:	4b19      	ldr	r3, [pc, #100]	@ (8001654 <HAL_GPIO_Init+0x2d0>)
 80015ee:	685a      	ldr	r2, [r3, #4]
 80015f0:	4918      	ldr	r1, [pc, #96]	@ (8001654 <HAL_GPIO_Init+0x2d0>)
 80015f2:	69bb      	ldr	r3, [r7, #24]
 80015f4:	4313      	orrs	r3, r2
 80015f6:	604b      	str	r3, [r1, #4]
 80015f8:	e006      	b.n	8001608 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80015fa:	4b16      	ldr	r3, [pc, #88]	@ (8001654 <HAL_GPIO_Init+0x2d0>)
 80015fc:	685a      	ldr	r2, [r3, #4]
 80015fe:	69bb      	ldr	r3, [r7, #24]
 8001600:	43db      	mvns	r3, r3
 8001602:	4914      	ldr	r1, [pc, #80]	@ (8001654 <HAL_GPIO_Init+0x2d0>)
 8001604:	4013      	ands	r3, r2
 8001606:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001608:	683b      	ldr	r3, [r7, #0]
 800160a:	685b      	ldr	r3, [r3, #4]
 800160c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001610:	2b00      	cmp	r3, #0
 8001612:	d021      	beq.n	8001658 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001614:	4b0f      	ldr	r3, [pc, #60]	@ (8001654 <HAL_GPIO_Init+0x2d0>)
 8001616:	681a      	ldr	r2, [r3, #0]
 8001618:	490e      	ldr	r1, [pc, #56]	@ (8001654 <HAL_GPIO_Init+0x2d0>)
 800161a:	69bb      	ldr	r3, [r7, #24]
 800161c:	4313      	orrs	r3, r2
 800161e:	600b      	str	r3, [r1, #0]
 8001620:	e021      	b.n	8001666 <HAL_GPIO_Init+0x2e2>
 8001622:	bf00      	nop
 8001624:	10320000 	.word	0x10320000
 8001628:	10310000 	.word	0x10310000
 800162c:	10220000 	.word	0x10220000
 8001630:	10210000 	.word	0x10210000
 8001634:	10120000 	.word	0x10120000
 8001638:	10110000 	.word	0x10110000
 800163c:	40021000 	.word	0x40021000
 8001640:	40010000 	.word	0x40010000
 8001644:	40010800 	.word	0x40010800
 8001648:	40010c00 	.word	0x40010c00
 800164c:	40011000 	.word	0x40011000
 8001650:	40011400 	.word	0x40011400
 8001654:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001658:	4b0b      	ldr	r3, [pc, #44]	@ (8001688 <HAL_GPIO_Init+0x304>)
 800165a:	681a      	ldr	r2, [r3, #0]
 800165c:	69bb      	ldr	r3, [r7, #24]
 800165e:	43db      	mvns	r3, r3
 8001660:	4909      	ldr	r1, [pc, #36]	@ (8001688 <HAL_GPIO_Init+0x304>)
 8001662:	4013      	ands	r3, r2
 8001664:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001666:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001668:	3301      	adds	r3, #1
 800166a:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800166c:	683b      	ldr	r3, [r7, #0]
 800166e:	681a      	ldr	r2, [r3, #0]
 8001670:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001672:	fa22 f303 	lsr.w	r3, r2, r3
 8001676:	2b00      	cmp	r3, #0
 8001678:	f47f ae8e 	bne.w	8001398 <HAL_GPIO_Init+0x14>
  }
}
 800167c:	bf00      	nop
 800167e:	bf00      	nop
 8001680:	372c      	adds	r7, #44	@ 0x2c
 8001682:	46bd      	mov	sp, r7
 8001684:	bc80      	pop	{r7}
 8001686:	4770      	bx	lr
 8001688:	40010400 	.word	0x40010400

0800168c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800168c:	b480      	push	{r7}
 800168e:	b085      	sub	sp, #20
 8001690:	af00      	add	r7, sp, #0
 8001692:	6078      	str	r0, [r7, #4]
 8001694:	460b      	mov	r3, r1
 8001696:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	689a      	ldr	r2, [r3, #8]
 800169c:	887b      	ldrh	r3, [r7, #2]
 800169e:	4013      	ands	r3, r2
 80016a0:	2b00      	cmp	r3, #0
 80016a2:	d002      	beq.n	80016aa <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80016a4:	2301      	movs	r3, #1
 80016a6:	73fb      	strb	r3, [r7, #15]
 80016a8:	e001      	b.n	80016ae <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80016aa:	2300      	movs	r3, #0
 80016ac:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80016ae:	7bfb      	ldrb	r3, [r7, #15]
}
 80016b0:	4618      	mov	r0, r3
 80016b2:	3714      	adds	r7, #20
 80016b4:	46bd      	mov	sp, r7
 80016b6:	bc80      	pop	{r7}
 80016b8:	4770      	bx	lr

080016ba <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80016ba:	b480      	push	{r7}
 80016bc:	b083      	sub	sp, #12
 80016be:	af00      	add	r7, sp, #0
 80016c0:	6078      	str	r0, [r7, #4]
 80016c2:	460b      	mov	r3, r1
 80016c4:	807b      	strh	r3, [r7, #2]
 80016c6:	4613      	mov	r3, r2
 80016c8:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80016ca:	787b      	ldrb	r3, [r7, #1]
 80016cc:	2b00      	cmp	r3, #0
 80016ce:	d003      	beq.n	80016d8 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80016d0:	887a      	ldrh	r2, [r7, #2]
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80016d6:	e003      	b.n	80016e0 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80016d8:	887b      	ldrh	r3, [r7, #2]
 80016da:	041a      	lsls	r2, r3, #16
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	611a      	str	r2, [r3, #16]
}
 80016e0:	bf00      	nop
 80016e2:	370c      	adds	r7, #12
 80016e4:	46bd      	mov	sp, r7
 80016e6:	bc80      	pop	{r7}
 80016e8:	4770      	bx	lr
	...

080016ec <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80016ec:	b580      	push	{r7, lr}
 80016ee:	b086      	sub	sp, #24
 80016f0:	af00      	add	r7, sp, #0
 80016f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	2b00      	cmp	r3, #0
 80016f8:	d101      	bne.n	80016fe <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80016fa:	2301      	movs	r3, #1
 80016fc:	e272      	b.n	8001be4 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	681b      	ldr	r3, [r3, #0]
 8001702:	f003 0301 	and.w	r3, r3, #1
 8001706:	2b00      	cmp	r3, #0
 8001708:	f000 8087 	beq.w	800181a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800170c:	4b92      	ldr	r3, [pc, #584]	@ (8001958 <HAL_RCC_OscConfig+0x26c>)
 800170e:	685b      	ldr	r3, [r3, #4]
 8001710:	f003 030c 	and.w	r3, r3, #12
 8001714:	2b04      	cmp	r3, #4
 8001716:	d00c      	beq.n	8001732 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001718:	4b8f      	ldr	r3, [pc, #572]	@ (8001958 <HAL_RCC_OscConfig+0x26c>)
 800171a:	685b      	ldr	r3, [r3, #4]
 800171c:	f003 030c 	and.w	r3, r3, #12
 8001720:	2b08      	cmp	r3, #8
 8001722:	d112      	bne.n	800174a <HAL_RCC_OscConfig+0x5e>
 8001724:	4b8c      	ldr	r3, [pc, #560]	@ (8001958 <HAL_RCC_OscConfig+0x26c>)
 8001726:	685b      	ldr	r3, [r3, #4]
 8001728:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800172c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001730:	d10b      	bne.n	800174a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001732:	4b89      	ldr	r3, [pc, #548]	@ (8001958 <HAL_RCC_OscConfig+0x26c>)
 8001734:	681b      	ldr	r3, [r3, #0]
 8001736:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800173a:	2b00      	cmp	r3, #0
 800173c:	d06c      	beq.n	8001818 <HAL_RCC_OscConfig+0x12c>
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	685b      	ldr	r3, [r3, #4]
 8001742:	2b00      	cmp	r3, #0
 8001744:	d168      	bne.n	8001818 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001746:	2301      	movs	r3, #1
 8001748:	e24c      	b.n	8001be4 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	685b      	ldr	r3, [r3, #4]
 800174e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001752:	d106      	bne.n	8001762 <HAL_RCC_OscConfig+0x76>
 8001754:	4b80      	ldr	r3, [pc, #512]	@ (8001958 <HAL_RCC_OscConfig+0x26c>)
 8001756:	681b      	ldr	r3, [r3, #0]
 8001758:	4a7f      	ldr	r2, [pc, #508]	@ (8001958 <HAL_RCC_OscConfig+0x26c>)
 800175a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800175e:	6013      	str	r3, [r2, #0]
 8001760:	e02e      	b.n	80017c0 <HAL_RCC_OscConfig+0xd4>
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	685b      	ldr	r3, [r3, #4]
 8001766:	2b00      	cmp	r3, #0
 8001768:	d10c      	bne.n	8001784 <HAL_RCC_OscConfig+0x98>
 800176a:	4b7b      	ldr	r3, [pc, #492]	@ (8001958 <HAL_RCC_OscConfig+0x26c>)
 800176c:	681b      	ldr	r3, [r3, #0]
 800176e:	4a7a      	ldr	r2, [pc, #488]	@ (8001958 <HAL_RCC_OscConfig+0x26c>)
 8001770:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001774:	6013      	str	r3, [r2, #0]
 8001776:	4b78      	ldr	r3, [pc, #480]	@ (8001958 <HAL_RCC_OscConfig+0x26c>)
 8001778:	681b      	ldr	r3, [r3, #0]
 800177a:	4a77      	ldr	r2, [pc, #476]	@ (8001958 <HAL_RCC_OscConfig+0x26c>)
 800177c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001780:	6013      	str	r3, [r2, #0]
 8001782:	e01d      	b.n	80017c0 <HAL_RCC_OscConfig+0xd4>
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	685b      	ldr	r3, [r3, #4]
 8001788:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800178c:	d10c      	bne.n	80017a8 <HAL_RCC_OscConfig+0xbc>
 800178e:	4b72      	ldr	r3, [pc, #456]	@ (8001958 <HAL_RCC_OscConfig+0x26c>)
 8001790:	681b      	ldr	r3, [r3, #0]
 8001792:	4a71      	ldr	r2, [pc, #452]	@ (8001958 <HAL_RCC_OscConfig+0x26c>)
 8001794:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001798:	6013      	str	r3, [r2, #0]
 800179a:	4b6f      	ldr	r3, [pc, #444]	@ (8001958 <HAL_RCC_OscConfig+0x26c>)
 800179c:	681b      	ldr	r3, [r3, #0]
 800179e:	4a6e      	ldr	r2, [pc, #440]	@ (8001958 <HAL_RCC_OscConfig+0x26c>)
 80017a0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80017a4:	6013      	str	r3, [r2, #0]
 80017a6:	e00b      	b.n	80017c0 <HAL_RCC_OscConfig+0xd4>
 80017a8:	4b6b      	ldr	r3, [pc, #428]	@ (8001958 <HAL_RCC_OscConfig+0x26c>)
 80017aa:	681b      	ldr	r3, [r3, #0]
 80017ac:	4a6a      	ldr	r2, [pc, #424]	@ (8001958 <HAL_RCC_OscConfig+0x26c>)
 80017ae:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80017b2:	6013      	str	r3, [r2, #0]
 80017b4:	4b68      	ldr	r3, [pc, #416]	@ (8001958 <HAL_RCC_OscConfig+0x26c>)
 80017b6:	681b      	ldr	r3, [r3, #0]
 80017b8:	4a67      	ldr	r2, [pc, #412]	@ (8001958 <HAL_RCC_OscConfig+0x26c>)
 80017ba:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80017be:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	685b      	ldr	r3, [r3, #4]
 80017c4:	2b00      	cmp	r3, #0
 80017c6:	d013      	beq.n	80017f0 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80017c8:	f7ff fcca 	bl	8001160 <HAL_GetTick>
 80017cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80017ce:	e008      	b.n	80017e2 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80017d0:	f7ff fcc6 	bl	8001160 <HAL_GetTick>
 80017d4:	4602      	mov	r2, r0
 80017d6:	693b      	ldr	r3, [r7, #16]
 80017d8:	1ad3      	subs	r3, r2, r3
 80017da:	2b64      	cmp	r3, #100	@ 0x64
 80017dc:	d901      	bls.n	80017e2 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80017de:	2303      	movs	r3, #3
 80017e0:	e200      	b.n	8001be4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80017e2:	4b5d      	ldr	r3, [pc, #372]	@ (8001958 <HAL_RCC_OscConfig+0x26c>)
 80017e4:	681b      	ldr	r3, [r3, #0]
 80017e6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80017ea:	2b00      	cmp	r3, #0
 80017ec:	d0f0      	beq.n	80017d0 <HAL_RCC_OscConfig+0xe4>
 80017ee:	e014      	b.n	800181a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80017f0:	f7ff fcb6 	bl	8001160 <HAL_GetTick>
 80017f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80017f6:	e008      	b.n	800180a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80017f8:	f7ff fcb2 	bl	8001160 <HAL_GetTick>
 80017fc:	4602      	mov	r2, r0
 80017fe:	693b      	ldr	r3, [r7, #16]
 8001800:	1ad3      	subs	r3, r2, r3
 8001802:	2b64      	cmp	r3, #100	@ 0x64
 8001804:	d901      	bls.n	800180a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001806:	2303      	movs	r3, #3
 8001808:	e1ec      	b.n	8001be4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800180a:	4b53      	ldr	r3, [pc, #332]	@ (8001958 <HAL_RCC_OscConfig+0x26c>)
 800180c:	681b      	ldr	r3, [r3, #0]
 800180e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001812:	2b00      	cmp	r3, #0
 8001814:	d1f0      	bne.n	80017f8 <HAL_RCC_OscConfig+0x10c>
 8001816:	e000      	b.n	800181a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001818:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	681b      	ldr	r3, [r3, #0]
 800181e:	f003 0302 	and.w	r3, r3, #2
 8001822:	2b00      	cmp	r3, #0
 8001824:	d063      	beq.n	80018ee <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001826:	4b4c      	ldr	r3, [pc, #304]	@ (8001958 <HAL_RCC_OscConfig+0x26c>)
 8001828:	685b      	ldr	r3, [r3, #4]
 800182a:	f003 030c 	and.w	r3, r3, #12
 800182e:	2b00      	cmp	r3, #0
 8001830:	d00b      	beq.n	800184a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001832:	4b49      	ldr	r3, [pc, #292]	@ (8001958 <HAL_RCC_OscConfig+0x26c>)
 8001834:	685b      	ldr	r3, [r3, #4]
 8001836:	f003 030c 	and.w	r3, r3, #12
 800183a:	2b08      	cmp	r3, #8
 800183c:	d11c      	bne.n	8001878 <HAL_RCC_OscConfig+0x18c>
 800183e:	4b46      	ldr	r3, [pc, #280]	@ (8001958 <HAL_RCC_OscConfig+0x26c>)
 8001840:	685b      	ldr	r3, [r3, #4]
 8001842:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001846:	2b00      	cmp	r3, #0
 8001848:	d116      	bne.n	8001878 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800184a:	4b43      	ldr	r3, [pc, #268]	@ (8001958 <HAL_RCC_OscConfig+0x26c>)
 800184c:	681b      	ldr	r3, [r3, #0]
 800184e:	f003 0302 	and.w	r3, r3, #2
 8001852:	2b00      	cmp	r3, #0
 8001854:	d005      	beq.n	8001862 <HAL_RCC_OscConfig+0x176>
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	691b      	ldr	r3, [r3, #16]
 800185a:	2b01      	cmp	r3, #1
 800185c:	d001      	beq.n	8001862 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800185e:	2301      	movs	r3, #1
 8001860:	e1c0      	b.n	8001be4 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001862:	4b3d      	ldr	r3, [pc, #244]	@ (8001958 <HAL_RCC_OscConfig+0x26c>)
 8001864:	681b      	ldr	r3, [r3, #0]
 8001866:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	695b      	ldr	r3, [r3, #20]
 800186e:	00db      	lsls	r3, r3, #3
 8001870:	4939      	ldr	r1, [pc, #228]	@ (8001958 <HAL_RCC_OscConfig+0x26c>)
 8001872:	4313      	orrs	r3, r2
 8001874:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001876:	e03a      	b.n	80018ee <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	691b      	ldr	r3, [r3, #16]
 800187c:	2b00      	cmp	r3, #0
 800187e:	d020      	beq.n	80018c2 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001880:	4b36      	ldr	r3, [pc, #216]	@ (800195c <HAL_RCC_OscConfig+0x270>)
 8001882:	2201      	movs	r2, #1
 8001884:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001886:	f7ff fc6b 	bl	8001160 <HAL_GetTick>
 800188a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800188c:	e008      	b.n	80018a0 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800188e:	f7ff fc67 	bl	8001160 <HAL_GetTick>
 8001892:	4602      	mov	r2, r0
 8001894:	693b      	ldr	r3, [r7, #16]
 8001896:	1ad3      	subs	r3, r2, r3
 8001898:	2b02      	cmp	r3, #2
 800189a:	d901      	bls.n	80018a0 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 800189c:	2303      	movs	r3, #3
 800189e:	e1a1      	b.n	8001be4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80018a0:	4b2d      	ldr	r3, [pc, #180]	@ (8001958 <HAL_RCC_OscConfig+0x26c>)
 80018a2:	681b      	ldr	r3, [r3, #0]
 80018a4:	f003 0302 	and.w	r3, r3, #2
 80018a8:	2b00      	cmp	r3, #0
 80018aa:	d0f0      	beq.n	800188e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80018ac:	4b2a      	ldr	r3, [pc, #168]	@ (8001958 <HAL_RCC_OscConfig+0x26c>)
 80018ae:	681b      	ldr	r3, [r3, #0]
 80018b0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	695b      	ldr	r3, [r3, #20]
 80018b8:	00db      	lsls	r3, r3, #3
 80018ba:	4927      	ldr	r1, [pc, #156]	@ (8001958 <HAL_RCC_OscConfig+0x26c>)
 80018bc:	4313      	orrs	r3, r2
 80018be:	600b      	str	r3, [r1, #0]
 80018c0:	e015      	b.n	80018ee <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80018c2:	4b26      	ldr	r3, [pc, #152]	@ (800195c <HAL_RCC_OscConfig+0x270>)
 80018c4:	2200      	movs	r2, #0
 80018c6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80018c8:	f7ff fc4a 	bl	8001160 <HAL_GetTick>
 80018cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80018ce:	e008      	b.n	80018e2 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80018d0:	f7ff fc46 	bl	8001160 <HAL_GetTick>
 80018d4:	4602      	mov	r2, r0
 80018d6:	693b      	ldr	r3, [r7, #16]
 80018d8:	1ad3      	subs	r3, r2, r3
 80018da:	2b02      	cmp	r3, #2
 80018dc:	d901      	bls.n	80018e2 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80018de:	2303      	movs	r3, #3
 80018e0:	e180      	b.n	8001be4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80018e2:	4b1d      	ldr	r3, [pc, #116]	@ (8001958 <HAL_RCC_OscConfig+0x26c>)
 80018e4:	681b      	ldr	r3, [r3, #0]
 80018e6:	f003 0302 	and.w	r3, r3, #2
 80018ea:	2b00      	cmp	r3, #0
 80018ec:	d1f0      	bne.n	80018d0 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	681b      	ldr	r3, [r3, #0]
 80018f2:	f003 0308 	and.w	r3, r3, #8
 80018f6:	2b00      	cmp	r3, #0
 80018f8:	d03a      	beq.n	8001970 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	699b      	ldr	r3, [r3, #24]
 80018fe:	2b00      	cmp	r3, #0
 8001900:	d019      	beq.n	8001936 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001902:	4b17      	ldr	r3, [pc, #92]	@ (8001960 <HAL_RCC_OscConfig+0x274>)
 8001904:	2201      	movs	r2, #1
 8001906:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001908:	f7ff fc2a 	bl	8001160 <HAL_GetTick>
 800190c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800190e:	e008      	b.n	8001922 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001910:	f7ff fc26 	bl	8001160 <HAL_GetTick>
 8001914:	4602      	mov	r2, r0
 8001916:	693b      	ldr	r3, [r7, #16]
 8001918:	1ad3      	subs	r3, r2, r3
 800191a:	2b02      	cmp	r3, #2
 800191c:	d901      	bls.n	8001922 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800191e:	2303      	movs	r3, #3
 8001920:	e160      	b.n	8001be4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001922:	4b0d      	ldr	r3, [pc, #52]	@ (8001958 <HAL_RCC_OscConfig+0x26c>)
 8001924:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001926:	f003 0302 	and.w	r3, r3, #2
 800192a:	2b00      	cmp	r3, #0
 800192c:	d0f0      	beq.n	8001910 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800192e:	2001      	movs	r0, #1
 8001930:	f000 fa9c 	bl	8001e6c <RCC_Delay>
 8001934:	e01c      	b.n	8001970 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001936:	4b0a      	ldr	r3, [pc, #40]	@ (8001960 <HAL_RCC_OscConfig+0x274>)
 8001938:	2200      	movs	r2, #0
 800193a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800193c:	f7ff fc10 	bl	8001160 <HAL_GetTick>
 8001940:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001942:	e00f      	b.n	8001964 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001944:	f7ff fc0c 	bl	8001160 <HAL_GetTick>
 8001948:	4602      	mov	r2, r0
 800194a:	693b      	ldr	r3, [r7, #16]
 800194c:	1ad3      	subs	r3, r2, r3
 800194e:	2b02      	cmp	r3, #2
 8001950:	d908      	bls.n	8001964 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001952:	2303      	movs	r3, #3
 8001954:	e146      	b.n	8001be4 <HAL_RCC_OscConfig+0x4f8>
 8001956:	bf00      	nop
 8001958:	40021000 	.word	0x40021000
 800195c:	42420000 	.word	0x42420000
 8001960:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001964:	4b92      	ldr	r3, [pc, #584]	@ (8001bb0 <HAL_RCC_OscConfig+0x4c4>)
 8001966:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001968:	f003 0302 	and.w	r3, r3, #2
 800196c:	2b00      	cmp	r3, #0
 800196e:	d1e9      	bne.n	8001944 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	f003 0304 	and.w	r3, r3, #4
 8001978:	2b00      	cmp	r3, #0
 800197a:	f000 80a6 	beq.w	8001aca <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800197e:	2300      	movs	r3, #0
 8001980:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001982:	4b8b      	ldr	r3, [pc, #556]	@ (8001bb0 <HAL_RCC_OscConfig+0x4c4>)
 8001984:	69db      	ldr	r3, [r3, #28]
 8001986:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800198a:	2b00      	cmp	r3, #0
 800198c:	d10d      	bne.n	80019aa <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800198e:	4b88      	ldr	r3, [pc, #544]	@ (8001bb0 <HAL_RCC_OscConfig+0x4c4>)
 8001990:	69db      	ldr	r3, [r3, #28]
 8001992:	4a87      	ldr	r2, [pc, #540]	@ (8001bb0 <HAL_RCC_OscConfig+0x4c4>)
 8001994:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001998:	61d3      	str	r3, [r2, #28]
 800199a:	4b85      	ldr	r3, [pc, #532]	@ (8001bb0 <HAL_RCC_OscConfig+0x4c4>)
 800199c:	69db      	ldr	r3, [r3, #28]
 800199e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80019a2:	60bb      	str	r3, [r7, #8]
 80019a4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80019a6:	2301      	movs	r3, #1
 80019a8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80019aa:	4b82      	ldr	r3, [pc, #520]	@ (8001bb4 <HAL_RCC_OscConfig+0x4c8>)
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80019b2:	2b00      	cmp	r3, #0
 80019b4:	d118      	bne.n	80019e8 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80019b6:	4b7f      	ldr	r3, [pc, #508]	@ (8001bb4 <HAL_RCC_OscConfig+0x4c8>)
 80019b8:	681b      	ldr	r3, [r3, #0]
 80019ba:	4a7e      	ldr	r2, [pc, #504]	@ (8001bb4 <HAL_RCC_OscConfig+0x4c8>)
 80019bc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80019c0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80019c2:	f7ff fbcd 	bl	8001160 <HAL_GetTick>
 80019c6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80019c8:	e008      	b.n	80019dc <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80019ca:	f7ff fbc9 	bl	8001160 <HAL_GetTick>
 80019ce:	4602      	mov	r2, r0
 80019d0:	693b      	ldr	r3, [r7, #16]
 80019d2:	1ad3      	subs	r3, r2, r3
 80019d4:	2b64      	cmp	r3, #100	@ 0x64
 80019d6:	d901      	bls.n	80019dc <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80019d8:	2303      	movs	r3, #3
 80019da:	e103      	b.n	8001be4 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80019dc:	4b75      	ldr	r3, [pc, #468]	@ (8001bb4 <HAL_RCC_OscConfig+0x4c8>)
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80019e4:	2b00      	cmp	r3, #0
 80019e6:	d0f0      	beq.n	80019ca <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	68db      	ldr	r3, [r3, #12]
 80019ec:	2b01      	cmp	r3, #1
 80019ee:	d106      	bne.n	80019fe <HAL_RCC_OscConfig+0x312>
 80019f0:	4b6f      	ldr	r3, [pc, #444]	@ (8001bb0 <HAL_RCC_OscConfig+0x4c4>)
 80019f2:	6a1b      	ldr	r3, [r3, #32]
 80019f4:	4a6e      	ldr	r2, [pc, #440]	@ (8001bb0 <HAL_RCC_OscConfig+0x4c4>)
 80019f6:	f043 0301 	orr.w	r3, r3, #1
 80019fa:	6213      	str	r3, [r2, #32]
 80019fc:	e02d      	b.n	8001a5a <HAL_RCC_OscConfig+0x36e>
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	68db      	ldr	r3, [r3, #12]
 8001a02:	2b00      	cmp	r3, #0
 8001a04:	d10c      	bne.n	8001a20 <HAL_RCC_OscConfig+0x334>
 8001a06:	4b6a      	ldr	r3, [pc, #424]	@ (8001bb0 <HAL_RCC_OscConfig+0x4c4>)
 8001a08:	6a1b      	ldr	r3, [r3, #32]
 8001a0a:	4a69      	ldr	r2, [pc, #420]	@ (8001bb0 <HAL_RCC_OscConfig+0x4c4>)
 8001a0c:	f023 0301 	bic.w	r3, r3, #1
 8001a10:	6213      	str	r3, [r2, #32]
 8001a12:	4b67      	ldr	r3, [pc, #412]	@ (8001bb0 <HAL_RCC_OscConfig+0x4c4>)
 8001a14:	6a1b      	ldr	r3, [r3, #32]
 8001a16:	4a66      	ldr	r2, [pc, #408]	@ (8001bb0 <HAL_RCC_OscConfig+0x4c4>)
 8001a18:	f023 0304 	bic.w	r3, r3, #4
 8001a1c:	6213      	str	r3, [r2, #32]
 8001a1e:	e01c      	b.n	8001a5a <HAL_RCC_OscConfig+0x36e>
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	68db      	ldr	r3, [r3, #12]
 8001a24:	2b05      	cmp	r3, #5
 8001a26:	d10c      	bne.n	8001a42 <HAL_RCC_OscConfig+0x356>
 8001a28:	4b61      	ldr	r3, [pc, #388]	@ (8001bb0 <HAL_RCC_OscConfig+0x4c4>)
 8001a2a:	6a1b      	ldr	r3, [r3, #32]
 8001a2c:	4a60      	ldr	r2, [pc, #384]	@ (8001bb0 <HAL_RCC_OscConfig+0x4c4>)
 8001a2e:	f043 0304 	orr.w	r3, r3, #4
 8001a32:	6213      	str	r3, [r2, #32]
 8001a34:	4b5e      	ldr	r3, [pc, #376]	@ (8001bb0 <HAL_RCC_OscConfig+0x4c4>)
 8001a36:	6a1b      	ldr	r3, [r3, #32]
 8001a38:	4a5d      	ldr	r2, [pc, #372]	@ (8001bb0 <HAL_RCC_OscConfig+0x4c4>)
 8001a3a:	f043 0301 	orr.w	r3, r3, #1
 8001a3e:	6213      	str	r3, [r2, #32]
 8001a40:	e00b      	b.n	8001a5a <HAL_RCC_OscConfig+0x36e>
 8001a42:	4b5b      	ldr	r3, [pc, #364]	@ (8001bb0 <HAL_RCC_OscConfig+0x4c4>)
 8001a44:	6a1b      	ldr	r3, [r3, #32]
 8001a46:	4a5a      	ldr	r2, [pc, #360]	@ (8001bb0 <HAL_RCC_OscConfig+0x4c4>)
 8001a48:	f023 0301 	bic.w	r3, r3, #1
 8001a4c:	6213      	str	r3, [r2, #32]
 8001a4e:	4b58      	ldr	r3, [pc, #352]	@ (8001bb0 <HAL_RCC_OscConfig+0x4c4>)
 8001a50:	6a1b      	ldr	r3, [r3, #32]
 8001a52:	4a57      	ldr	r2, [pc, #348]	@ (8001bb0 <HAL_RCC_OscConfig+0x4c4>)
 8001a54:	f023 0304 	bic.w	r3, r3, #4
 8001a58:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	68db      	ldr	r3, [r3, #12]
 8001a5e:	2b00      	cmp	r3, #0
 8001a60:	d015      	beq.n	8001a8e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001a62:	f7ff fb7d 	bl	8001160 <HAL_GetTick>
 8001a66:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001a68:	e00a      	b.n	8001a80 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001a6a:	f7ff fb79 	bl	8001160 <HAL_GetTick>
 8001a6e:	4602      	mov	r2, r0
 8001a70:	693b      	ldr	r3, [r7, #16]
 8001a72:	1ad3      	subs	r3, r2, r3
 8001a74:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001a78:	4293      	cmp	r3, r2
 8001a7a:	d901      	bls.n	8001a80 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001a7c:	2303      	movs	r3, #3
 8001a7e:	e0b1      	b.n	8001be4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001a80:	4b4b      	ldr	r3, [pc, #300]	@ (8001bb0 <HAL_RCC_OscConfig+0x4c4>)
 8001a82:	6a1b      	ldr	r3, [r3, #32]
 8001a84:	f003 0302 	and.w	r3, r3, #2
 8001a88:	2b00      	cmp	r3, #0
 8001a8a:	d0ee      	beq.n	8001a6a <HAL_RCC_OscConfig+0x37e>
 8001a8c:	e014      	b.n	8001ab8 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001a8e:	f7ff fb67 	bl	8001160 <HAL_GetTick>
 8001a92:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001a94:	e00a      	b.n	8001aac <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001a96:	f7ff fb63 	bl	8001160 <HAL_GetTick>
 8001a9a:	4602      	mov	r2, r0
 8001a9c:	693b      	ldr	r3, [r7, #16]
 8001a9e:	1ad3      	subs	r3, r2, r3
 8001aa0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001aa4:	4293      	cmp	r3, r2
 8001aa6:	d901      	bls.n	8001aac <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001aa8:	2303      	movs	r3, #3
 8001aaa:	e09b      	b.n	8001be4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001aac:	4b40      	ldr	r3, [pc, #256]	@ (8001bb0 <HAL_RCC_OscConfig+0x4c4>)
 8001aae:	6a1b      	ldr	r3, [r3, #32]
 8001ab0:	f003 0302 	and.w	r3, r3, #2
 8001ab4:	2b00      	cmp	r3, #0
 8001ab6:	d1ee      	bne.n	8001a96 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001ab8:	7dfb      	ldrb	r3, [r7, #23]
 8001aba:	2b01      	cmp	r3, #1
 8001abc:	d105      	bne.n	8001aca <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001abe:	4b3c      	ldr	r3, [pc, #240]	@ (8001bb0 <HAL_RCC_OscConfig+0x4c4>)
 8001ac0:	69db      	ldr	r3, [r3, #28]
 8001ac2:	4a3b      	ldr	r2, [pc, #236]	@ (8001bb0 <HAL_RCC_OscConfig+0x4c4>)
 8001ac4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001ac8:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	69db      	ldr	r3, [r3, #28]
 8001ace:	2b00      	cmp	r3, #0
 8001ad0:	f000 8087 	beq.w	8001be2 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001ad4:	4b36      	ldr	r3, [pc, #216]	@ (8001bb0 <HAL_RCC_OscConfig+0x4c4>)
 8001ad6:	685b      	ldr	r3, [r3, #4]
 8001ad8:	f003 030c 	and.w	r3, r3, #12
 8001adc:	2b08      	cmp	r3, #8
 8001ade:	d061      	beq.n	8001ba4 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	69db      	ldr	r3, [r3, #28]
 8001ae4:	2b02      	cmp	r3, #2
 8001ae6:	d146      	bne.n	8001b76 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001ae8:	4b33      	ldr	r3, [pc, #204]	@ (8001bb8 <HAL_RCC_OscConfig+0x4cc>)
 8001aea:	2200      	movs	r2, #0
 8001aec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001aee:	f7ff fb37 	bl	8001160 <HAL_GetTick>
 8001af2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001af4:	e008      	b.n	8001b08 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001af6:	f7ff fb33 	bl	8001160 <HAL_GetTick>
 8001afa:	4602      	mov	r2, r0
 8001afc:	693b      	ldr	r3, [r7, #16]
 8001afe:	1ad3      	subs	r3, r2, r3
 8001b00:	2b02      	cmp	r3, #2
 8001b02:	d901      	bls.n	8001b08 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001b04:	2303      	movs	r3, #3
 8001b06:	e06d      	b.n	8001be4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001b08:	4b29      	ldr	r3, [pc, #164]	@ (8001bb0 <HAL_RCC_OscConfig+0x4c4>)
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001b10:	2b00      	cmp	r3, #0
 8001b12:	d1f0      	bne.n	8001af6 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	6a1b      	ldr	r3, [r3, #32]
 8001b18:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001b1c:	d108      	bne.n	8001b30 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001b1e:	4b24      	ldr	r3, [pc, #144]	@ (8001bb0 <HAL_RCC_OscConfig+0x4c4>)
 8001b20:	685b      	ldr	r3, [r3, #4]
 8001b22:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	689b      	ldr	r3, [r3, #8]
 8001b2a:	4921      	ldr	r1, [pc, #132]	@ (8001bb0 <HAL_RCC_OscConfig+0x4c4>)
 8001b2c:	4313      	orrs	r3, r2
 8001b2e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001b30:	4b1f      	ldr	r3, [pc, #124]	@ (8001bb0 <HAL_RCC_OscConfig+0x4c4>)
 8001b32:	685b      	ldr	r3, [r3, #4]
 8001b34:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	6a19      	ldr	r1, [r3, #32]
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b40:	430b      	orrs	r3, r1
 8001b42:	491b      	ldr	r1, [pc, #108]	@ (8001bb0 <HAL_RCC_OscConfig+0x4c4>)
 8001b44:	4313      	orrs	r3, r2
 8001b46:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001b48:	4b1b      	ldr	r3, [pc, #108]	@ (8001bb8 <HAL_RCC_OscConfig+0x4cc>)
 8001b4a:	2201      	movs	r2, #1
 8001b4c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b4e:	f7ff fb07 	bl	8001160 <HAL_GetTick>
 8001b52:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001b54:	e008      	b.n	8001b68 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001b56:	f7ff fb03 	bl	8001160 <HAL_GetTick>
 8001b5a:	4602      	mov	r2, r0
 8001b5c:	693b      	ldr	r3, [r7, #16]
 8001b5e:	1ad3      	subs	r3, r2, r3
 8001b60:	2b02      	cmp	r3, #2
 8001b62:	d901      	bls.n	8001b68 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001b64:	2303      	movs	r3, #3
 8001b66:	e03d      	b.n	8001be4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001b68:	4b11      	ldr	r3, [pc, #68]	@ (8001bb0 <HAL_RCC_OscConfig+0x4c4>)
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001b70:	2b00      	cmp	r3, #0
 8001b72:	d0f0      	beq.n	8001b56 <HAL_RCC_OscConfig+0x46a>
 8001b74:	e035      	b.n	8001be2 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001b76:	4b10      	ldr	r3, [pc, #64]	@ (8001bb8 <HAL_RCC_OscConfig+0x4cc>)
 8001b78:	2200      	movs	r2, #0
 8001b7a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b7c:	f7ff faf0 	bl	8001160 <HAL_GetTick>
 8001b80:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001b82:	e008      	b.n	8001b96 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001b84:	f7ff faec 	bl	8001160 <HAL_GetTick>
 8001b88:	4602      	mov	r2, r0
 8001b8a:	693b      	ldr	r3, [r7, #16]
 8001b8c:	1ad3      	subs	r3, r2, r3
 8001b8e:	2b02      	cmp	r3, #2
 8001b90:	d901      	bls.n	8001b96 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001b92:	2303      	movs	r3, #3
 8001b94:	e026      	b.n	8001be4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001b96:	4b06      	ldr	r3, [pc, #24]	@ (8001bb0 <HAL_RCC_OscConfig+0x4c4>)
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001b9e:	2b00      	cmp	r3, #0
 8001ba0:	d1f0      	bne.n	8001b84 <HAL_RCC_OscConfig+0x498>
 8001ba2:	e01e      	b.n	8001be2 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	69db      	ldr	r3, [r3, #28]
 8001ba8:	2b01      	cmp	r3, #1
 8001baa:	d107      	bne.n	8001bbc <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8001bac:	2301      	movs	r3, #1
 8001bae:	e019      	b.n	8001be4 <HAL_RCC_OscConfig+0x4f8>
 8001bb0:	40021000 	.word	0x40021000
 8001bb4:	40007000 	.word	0x40007000
 8001bb8:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001bbc:	4b0b      	ldr	r3, [pc, #44]	@ (8001bec <HAL_RCC_OscConfig+0x500>)
 8001bbe:	685b      	ldr	r3, [r3, #4]
 8001bc0:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001bc2:	68fb      	ldr	r3, [r7, #12]
 8001bc4:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	6a1b      	ldr	r3, [r3, #32]
 8001bcc:	429a      	cmp	r2, r3
 8001bce:	d106      	bne.n	8001bde <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001bd0:	68fb      	ldr	r3, [r7, #12]
 8001bd2:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001bda:	429a      	cmp	r2, r3
 8001bdc:	d001      	beq.n	8001be2 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8001bde:	2301      	movs	r3, #1
 8001be0:	e000      	b.n	8001be4 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8001be2:	2300      	movs	r3, #0
}
 8001be4:	4618      	mov	r0, r3
 8001be6:	3718      	adds	r7, #24
 8001be8:	46bd      	mov	sp, r7
 8001bea:	bd80      	pop	{r7, pc}
 8001bec:	40021000 	.word	0x40021000

08001bf0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001bf0:	b580      	push	{r7, lr}
 8001bf2:	b084      	sub	sp, #16
 8001bf4:	af00      	add	r7, sp, #0
 8001bf6:	6078      	str	r0, [r7, #4]
 8001bf8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	2b00      	cmp	r3, #0
 8001bfe:	d101      	bne.n	8001c04 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001c00:	2301      	movs	r3, #1
 8001c02:	e0d0      	b.n	8001da6 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001c04:	4b6a      	ldr	r3, [pc, #424]	@ (8001db0 <HAL_RCC_ClockConfig+0x1c0>)
 8001c06:	681b      	ldr	r3, [r3, #0]
 8001c08:	f003 0307 	and.w	r3, r3, #7
 8001c0c:	683a      	ldr	r2, [r7, #0]
 8001c0e:	429a      	cmp	r2, r3
 8001c10:	d910      	bls.n	8001c34 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001c12:	4b67      	ldr	r3, [pc, #412]	@ (8001db0 <HAL_RCC_ClockConfig+0x1c0>)
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	f023 0207 	bic.w	r2, r3, #7
 8001c1a:	4965      	ldr	r1, [pc, #404]	@ (8001db0 <HAL_RCC_ClockConfig+0x1c0>)
 8001c1c:	683b      	ldr	r3, [r7, #0]
 8001c1e:	4313      	orrs	r3, r2
 8001c20:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001c22:	4b63      	ldr	r3, [pc, #396]	@ (8001db0 <HAL_RCC_ClockConfig+0x1c0>)
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	f003 0307 	and.w	r3, r3, #7
 8001c2a:	683a      	ldr	r2, [r7, #0]
 8001c2c:	429a      	cmp	r2, r3
 8001c2e:	d001      	beq.n	8001c34 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001c30:	2301      	movs	r3, #1
 8001c32:	e0b8      	b.n	8001da6 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	f003 0302 	and.w	r3, r3, #2
 8001c3c:	2b00      	cmp	r3, #0
 8001c3e:	d020      	beq.n	8001c82 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	f003 0304 	and.w	r3, r3, #4
 8001c48:	2b00      	cmp	r3, #0
 8001c4a:	d005      	beq.n	8001c58 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001c4c:	4b59      	ldr	r3, [pc, #356]	@ (8001db4 <HAL_RCC_ClockConfig+0x1c4>)
 8001c4e:	685b      	ldr	r3, [r3, #4]
 8001c50:	4a58      	ldr	r2, [pc, #352]	@ (8001db4 <HAL_RCC_ClockConfig+0x1c4>)
 8001c52:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8001c56:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	f003 0308 	and.w	r3, r3, #8
 8001c60:	2b00      	cmp	r3, #0
 8001c62:	d005      	beq.n	8001c70 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001c64:	4b53      	ldr	r3, [pc, #332]	@ (8001db4 <HAL_RCC_ClockConfig+0x1c4>)
 8001c66:	685b      	ldr	r3, [r3, #4]
 8001c68:	4a52      	ldr	r2, [pc, #328]	@ (8001db4 <HAL_RCC_ClockConfig+0x1c4>)
 8001c6a:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8001c6e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001c70:	4b50      	ldr	r3, [pc, #320]	@ (8001db4 <HAL_RCC_ClockConfig+0x1c4>)
 8001c72:	685b      	ldr	r3, [r3, #4]
 8001c74:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	689b      	ldr	r3, [r3, #8]
 8001c7c:	494d      	ldr	r1, [pc, #308]	@ (8001db4 <HAL_RCC_ClockConfig+0x1c4>)
 8001c7e:	4313      	orrs	r3, r2
 8001c80:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	f003 0301 	and.w	r3, r3, #1
 8001c8a:	2b00      	cmp	r3, #0
 8001c8c:	d040      	beq.n	8001d10 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	685b      	ldr	r3, [r3, #4]
 8001c92:	2b01      	cmp	r3, #1
 8001c94:	d107      	bne.n	8001ca6 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001c96:	4b47      	ldr	r3, [pc, #284]	@ (8001db4 <HAL_RCC_ClockConfig+0x1c4>)
 8001c98:	681b      	ldr	r3, [r3, #0]
 8001c9a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001c9e:	2b00      	cmp	r3, #0
 8001ca0:	d115      	bne.n	8001cce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001ca2:	2301      	movs	r3, #1
 8001ca4:	e07f      	b.n	8001da6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	685b      	ldr	r3, [r3, #4]
 8001caa:	2b02      	cmp	r3, #2
 8001cac:	d107      	bne.n	8001cbe <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001cae:	4b41      	ldr	r3, [pc, #260]	@ (8001db4 <HAL_RCC_ClockConfig+0x1c4>)
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001cb6:	2b00      	cmp	r3, #0
 8001cb8:	d109      	bne.n	8001cce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001cba:	2301      	movs	r3, #1
 8001cbc:	e073      	b.n	8001da6 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001cbe:	4b3d      	ldr	r3, [pc, #244]	@ (8001db4 <HAL_RCC_ClockConfig+0x1c4>)
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	f003 0302 	and.w	r3, r3, #2
 8001cc6:	2b00      	cmp	r3, #0
 8001cc8:	d101      	bne.n	8001cce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001cca:	2301      	movs	r3, #1
 8001ccc:	e06b      	b.n	8001da6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001cce:	4b39      	ldr	r3, [pc, #228]	@ (8001db4 <HAL_RCC_ClockConfig+0x1c4>)
 8001cd0:	685b      	ldr	r3, [r3, #4]
 8001cd2:	f023 0203 	bic.w	r2, r3, #3
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	685b      	ldr	r3, [r3, #4]
 8001cda:	4936      	ldr	r1, [pc, #216]	@ (8001db4 <HAL_RCC_ClockConfig+0x1c4>)
 8001cdc:	4313      	orrs	r3, r2
 8001cde:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001ce0:	f7ff fa3e 	bl	8001160 <HAL_GetTick>
 8001ce4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001ce6:	e00a      	b.n	8001cfe <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001ce8:	f7ff fa3a 	bl	8001160 <HAL_GetTick>
 8001cec:	4602      	mov	r2, r0
 8001cee:	68fb      	ldr	r3, [r7, #12]
 8001cf0:	1ad3      	subs	r3, r2, r3
 8001cf2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001cf6:	4293      	cmp	r3, r2
 8001cf8:	d901      	bls.n	8001cfe <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001cfa:	2303      	movs	r3, #3
 8001cfc:	e053      	b.n	8001da6 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001cfe:	4b2d      	ldr	r3, [pc, #180]	@ (8001db4 <HAL_RCC_ClockConfig+0x1c4>)
 8001d00:	685b      	ldr	r3, [r3, #4]
 8001d02:	f003 020c 	and.w	r2, r3, #12
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	685b      	ldr	r3, [r3, #4]
 8001d0a:	009b      	lsls	r3, r3, #2
 8001d0c:	429a      	cmp	r2, r3
 8001d0e:	d1eb      	bne.n	8001ce8 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001d10:	4b27      	ldr	r3, [pc, #156]	@ (8001db0 <HAL_RCC_ClockConfig+0x1c0>)
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	f003 0307 	and.w	r3, r3, #7
 8001d18:	683a      	ldr	r2, [r7, #0]
 8001d1a:	429a      	cmp	r2, r3
 8001d1c:	d210      	bcs.n	8001d40 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001d1e:	4b24      	ldr	r3, [pc, #144]	@ (8001db0 <HAL_RCC_ClockConfig+0x1c0>)
 8001d20:	681b      	ldr	r3, [r3, #0]
 8001d22:	f023 0207 	bic.w	r2, r3, #7
 8001d26:	4922      	ldr	r1, [pc, #136]	@ (8001db0 <HAL_RCC_ClockConfig+0x1c0>)
 8001d28:	683b      	ldr	r3, [r7, #0]
 8001d2a:	4313      	orrs	r3, r2
 8001d2c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001d2e:	4b20      	ldr	r3, [pc, #128]	@ (8001db0 <HAL_RCC_ClockConfig+0x1c0>)
 8001d30:	681b      	ldr	r3, [r3, #0]
 8001d32:	f003 0307 	and.w	r3, r3, #7
 8001d36:	683a      	ldr	r2, [r7, #0]
 8001d38:	429a      	cmp	r2, r3
 8001d3a:	d001      	beq.n	8001d40 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001d3c:	2301      	movs	r3, #1
 8001d3e:	e032      	b.n	8001da6 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	f003 0304 	and.w	r3, r3, #4
 8001d48:	2b00      	cmp	r3, #0
 8001d4a:	d008      	beq.n	8001d5e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001d4c:	4b19      	ldr	r3, [pc, #100]	@ (8001db4 <HAL_RCC_ClockConfig+0x1c4>)
 8001d4e:	685b      	ldr	r3, [r3, #4]
 8001d50:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	68db      	ldr	r3, [r3, #12]
 8001d58:	4916      	ldr	r1, [pc, #88]	@ (8001db4 <HAL_RCC_ClockConfig+0x1c4>)
 8001d5a:	4313      	orrs	r3, r2
 8001d5c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	f003 0308 	and.w	r3, r3, #8
 8001d66:	2b00      	cmp	r3, #0
 8001d68:	d009      	beq.n	8001d7e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001d6a:	4b12      	ldr	r3, [pc, #72]	@ (8001db4 <HAL_RCC_ClockConfig+0x1c4>)
 8001d6c:	685b      	ldr	r3, [r3, #4]
 8001d6e:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	691b      	ldr	r3, [r3, #16]
 8001d76:	00db      	lsls	r3, r3, #3
 8001d78:	490e      	ldr	r1, [pc, #56]	@ (8001db4 <HAL_RCC_ClockConfig+0x1c4>)
 8001d7a:	4313      	orrs	r3, r2
 8001d7c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001d7e:	f000 f821 	bl	8001dc4 <HAL_RCC_GetSysClockFreq>
 8001d82:	4602      	mov	r2, r0
 8001d84:	4b0b      	ldr	r3, [pc, #44]	@ (8001db4 <HAL_RCC_ClockConfig+0x1c4>)
 8001d86:	685b      	ldr	r3, [r3, #4]
 8001d88:	091b      	lsrs	r3, r3, #4
 8001d8a:	f003 030f 	and.w	r3, r3, #15
 8001d8e:	490a      	ldr	r1, [pc, #40]	@ (8001db8 <HAL_RCC_ClockConfig+0x1c8>)
 8001d90:	5ccb      	ldrb	r3, [r1, r3]
 8001d92:	fa22 f303 	lsr.w	r3, r2, r3
 8001d96:	4a09      	ldr	r2, [pc, #36]	@ (8001dbc <HAL_RCC_ClockConfig+0x1cc>)
 8001d98:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001d9a:	4b09      	ldr	r3, [pc, #36]	@ (8001dc0 <HAL_RCC_ClockConfig+0x1d0>)
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	4618      	mov	r0, r3
 8001da0:	f7ff f99c 	bl	80010dc <HAL_InitTick>

  return HAL_OK;
 8001da4:	2300      	movs	r3, #0
}
 8001da6:	4618      	mov	r0, r3
 8001da8:	3710      	adds	r7, #16
 8001daa:	46bd      	mov	sp, r7
 8001dac:	bd80      	pop	{r7, pc}
 8001dae:	bf00      	nop
 8001db0:	40022000 	.word	0x40022000
 8001db4:	40021000 	.word	0x40021000
 8001db8:	08002b78 	.word	0x08002b78
 8001dbc:	20000000 	.word	0x20000000
 8001dc0:	20000004 	.word	0x20000004

08001dc4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001dc4:	b480      	push	{r7}
 8001dc6:	b087      	sub	sp, #28
 8001dc8:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001dca:	2300      	movs	r3, #0
 8001dcc:	60fb      	str	r3, [r7, #12]
 8001dce:	2300      	movs	r3, #0
 8001dd0:	60bb      	str	r3, [r7, #8]
 8001dd2:	2300      	movs	r3, #0
 8001dd4:	617b      	str	r3, [r7, #20]
 8001dd6:	2300      	movs	r3, #0
 8001dd8:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8001dda:	2300      	movs	r3, #0
 8001ddc:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8001dde:	4b1e      	ldr	r3, [pc, #120]	@ (8001e58 <HAL_RCC_GetSysClockFreq+0x94>)
 8001de0:	685b      	ldr	r3, [r3, #4]
 8001de2:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001de4:	68fb      	ldr	r3, [r7, #12]
 8001de6:	f003 030c 	and.w	r3, r3, #12
 8001dea:	2b04      	cmp	r3, #4
 8001dec:	d002      	beq.n	8001df4 <HAL_RCC_GetSysClockFreq+0x30>
 8001dee:	2b08      	cmp	r3, #8
 8001df0:	d003      	beq.n	8001dfa <HAL_RCC_GetSysClockFreq+0x36>
 8001df2:	e027      	b.n	8001e44 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001df4:	4b19      	ldr	r3, [pc, #100]	@ (8001e5c <HAL_RCC_GetSysClockFreq+0x98>)
 8001df6:	613b      	str	r3, [r7, #16]
      break;
 8001df8:	e027      	b.n	8001e4a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001dfa:	68fb      	ldr	r3, [r7, #12]
 8001dfc:	0c9b      	lsrs	r3, r3, #18
 8001dfe:	f003 030f 	and.w	r3, r3, #15
 8001e02:	4a17      	ldr	r2, [pc, #92]	@ (8001e60 <HAL_RCC_GetSysClockFreq+0x9c>)
 8001e04:	5cd3      	ldrb	r3, [r2, r3]
 8001e06:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001e08:	68fb      	ldr	r3, [r7, #12]
 8001e0a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001e0e:	2b00      	cmp	r3, #0
 8001e10:	d010      	beq.n	8001e34 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001e12:	4b11      	ldr	r3, [pc, #68]	@ (8001e58 <HAL_RCC_GetSysClockFreq+0x94>)
 8001e14:	685b      	ldr	r3, [r3, #4]
 8001e16:	0c5b      	lsrs	r3, r3, #17
 8001e18:	f003 0301 	and.w	r3, r3, #1
 8001e1c:	4a11      	ldr	r2, [pc, #68]	@ (8001e64 <HAL_RCC_GetSysClockFreq+0xa0>)
 8001e1e:	5cd3      	ldrb	r3, [r2, r3]
 8001e20:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	4a0d      	ldr	r2, [pc, #52]	@ (8001e5c <HAL_RCC_GetSysClockFreq+0x98>)
 8001e26:	fb03 f202 	mul.w	r2, r3, r2
 8001e2a:	68bb      	ldr	r3, [r7, #8]
 8001e2c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e30:	617b      	str	r3, [r7, #20]
 8001e32:	e004      	b.n	8001e3e <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	4a0c      	ldr	r2, [pc, #48]	@ (8001e68 <HAL_RCC_GetSysClockFreq+0xa4>)
 8001e38:	fb02 f303 	mul.w	r3, r2, r3
 8001e3c:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8001e3e:	697b      	ldr	r3, [r7, #20]
 8001e40:	613b      	str	r3, [r7, #16]
      break;
 8001e42:	e002      	b.n	8001e4a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001e44:	4b05      	ldr	r3, [pc, #20]	@ (8001e5c <HAL_RCC_GetSysClockFreq+0x98>)
 8001e46:	613b      	str	r3, [r7, #16]
      break;
 8001e48:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001e4a:	693b      	ldr	r3, [r7, #16]
}
 8001e4c:	4618      	mov	r0, r3
 8001e4e:	371c      	adds	r7, #28
 8001e50:	46bd      	mov	sp, r7
 8001e52:	bc80      	pop	{r7}
 8001e54:	4770      	bx	lr
 8001e56:	bf00      	nop
 8001e58:	40021000 	.word	0x40021000
 8001e5c:	007a1200 	.word	0x007a1200
 8001e60:	08002b88 	.word	0x08002b88
 8001e64:	08002b98 	.word	0x08002b98
 8001e68:	003d0900 	.word	0x003d0900

08001e6c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001e6c:	b480      	push	{r7}
 8001e6e:	b085      	sub	sp, #20
 8001e70:	af00      	add	r7, sp, #0
 8001e72:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001e74:	4b0a      	ldr	r3, [pc, #40]	@ (8001ea0 <RCC_Delay+0x34>)
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	4a0a      	ldr	r2, [pc, #40]	@ (8001ea4 <RCC_Delay+0x38>)
 8001e7a:	fba2 2303 	umull	r2, r3, r2, r3
 8001e7e:	0a5b      	lsrs	r3, r3, #9
 8001e80:	687a      	ldr	r2, [r7, #4]
 8001e82:	fb02 f303 	mul.w	r3, r2, r3
 8001e86:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001e88:	bf00      	nop
  }
  while (Delay --);
 8001e8a:	68fb      	ldr	r3, [r7, #12]
 8001e8c:	1e5a      	subs	r2, r3, #1
 8001e8e:	60fa      	str	r2, [r7, #12]
 8001e90:	2b00      	cmp	r3, #0
 8001e92:	d1f9      	bne.n	8001e88 <RCC_Delay+0x1c>
}
 8001e94:	bf00      	nop
 8001e96:	bf00      	nop
 8001e98:	3714      	adds	r7, #20
 8001e9a:	46bd      	mov	sp, r7
 8001e9c:	bc80      	pop	{r7}
 8001e9e:	4770      	bx	lr
 8001ea0:	20000000 	.word	0x20000000
 8001ea4:	10624dd3 	.word	0x10624dd3

08001ea8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001ea8:	b580      	push	{r7, lr}
 8001eaa:	b082      	sub	sp, #8
 8001eac:	af00      	add	r7, sp, #0
 8001eae:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	2b00      	cmp	r3, #0
 8001eb4:	d101      	bne.n	8001eba <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001eb6:	2301      	movs	r3, #1
 8001eb8:	e041      	b.n	8001f3e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001ec0:	b2db      	uxtb	r3, r3
 8001ec2:	2b00      	cmp	r3, #0
 8001ec4:	d106      	bne.n	8001ed4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	2200      	movs	r2, #0
 8001eca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001ece:	6878      	ldr	r0, [r7, #4]
 8001ed0:	f7ff f820 	bl	8000f14 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	2202      	movs	r2, #2
 8001ed8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	681a      	ldr	r2, [r3, #0]
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	3304      	adds	r3, #4
 8001ee4:	4619      	mov	r1, r3
 8001ee6:	4610      	mov	r0, r2
 8001ee8:	f000 faa8 	bl	800243c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	2201      	movs	r2, #1
 8001ef0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	2201      	movs	r2, #1
 8001ef8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	2201      	movs	r2, #1
 8001f00:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	2201      	movs	r2, #1
 8001f08:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	2201      	movs	r2, #1
 8001f10:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	2201      	movs	r2, #1
 8001f18:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	2201      	movs	r2, #1
 8001f20:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	2201      	movs	r2, #1
 8001f28:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	2201      	movs	r2, #1
 8001f30:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	2201      	movs	r2, #1
 8001f38:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8001f3c:	2300      	movs	r3, #0
}
 8001f3e:	4618      	mov	r0, r3
 8001f40:	3708      	adds	r7, #8
 8001f42:	46bd      	mov	sp, r7
 8001f44:	bd80      	pop	{r7, pc}

08001f46 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8001f46:	b580      	push	{r7, lr}
 8001f48:	b082      	sub	sp, #8
 8001f4a:	af00      	add	r7, sp, #0
 8001f4c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	2b00      	cmp	r3, #0
 8001f52:	d101      	bne.n	8001f58 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8001f54:	2301      	movs	r3, #1
 8001f56:	e041      	b.n	8001fdc <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001f5e:	b2db      	uxtb	r3, r3
 8001f60:	2b00      	cmp	r3, #0
 8001f62:	d106      	bne.n	8001f72 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	2200      	movs	r2, #0
 8001f68:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8001f6c:	6878      	ldr	r0, [r7, #4]
 8001f6e:	f7fe ff9f 	bl	8000eb0 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	2202      	movs	r2, #2
 8001f76:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	681a      	ldr	r2, [r3, #0]
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	3304      	adds	r3, #4
 8001f82:	4619      	mov	r1, r3
 8001f84:	4610      	mov	r0, r2
 8001f86:	f000 fa59 	bl	800243c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	2201      	movs	r2, #1
 8001f8e:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	2201      	movs	r2, #1
 8001f96:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	2201      	movs	r2, #1
 8001f9e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	2201      	movs	r2, #1
 8001fa6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	2201      	movs	r2, #1
 8001fae:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	2201      	movs	r2, #1
 8001fb6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	2201      	movs	r2, #1
 8001fbe:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	2201      	movs	r2, #1
 8001fc6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	2201      	movs	r2, #1
 8001fce:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	2201      	movs	r2, #1
 8001fd6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8001fda:	2300      	movs	r3, #0
}
 8001fdc:	4618      	mov	r0, r3
 8001fde:	3708      	adds	r7, #8
 8001fe0:	46bd      	mov	sp, r7
 8001fe2:	bd80      	pop	{r7, pc}

08001fe4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8001fe4:	b580      	push	{r7, lr}
 8001fe6:	b084      	sub	sp, #16
 8001fe8:	af00      	add	r7, sp, #0
 8001fea:	6078      	str	r0, [r7, #4]
 8001fec:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8001fee:	683b      	ldr	r3, [r7, #0]
 8001ff0:	2b00      	cmp	r3, #0
 8001ff2:	d109      	bne.n	8002008 <HAL_TIM_PWM_Start+0x24>
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8001ffa:	b2db      	uxtb	r3, r3
 8001ffc:	2b01      	cmp	r3, #1
 8001ffe:	bf14      	ite	ne
 8002000:	2301      	movne	r3, #1
 8002002:	2300      	moveq	r3, #0
 8002004:	b2db      	uxtb	r3, r3
 8002006:	e022      	b.n	800204e <HAL_TIM_PWM_Start+0x6a>
 8002008:	683b      	ldr	r3, [r7, #0]
 800200a:	2b04      	cmp	r3, #4
 800200c:	d109      	bne.n	8002022 <HAL_TIM_PWM_Start+0x3e>
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8002014:	b2db      	uxtb	r3, r3
 8002016:	2b01      	cmp	r3, #1
 8002018:	bf14      	ite	ne
 800201a:	2301      	movne	r3, #1
 800201c:	2300      	moveq	r3, #0
 800201e:	b2db      	uxtb	r3, r3
 8002020:	e015      	b.n	800204e <HAL_TIM_PWM_Start+0x6a>
 8002022:	683b      	ldr	r3, [r7, #0]
 8002024:	2b08      	cmp	r3, #8
 8002026:	d109      	bne.n	800203c <HAL_TIM_PWM_Start+0x58>
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800202e:	b2db      	uxtb	r3, r3
 8002030:	2b01      	cmp	r3, #1
 8002032:	bf14      	ite	ne
 8002034:	2301      	movne	r3, #1
 8002036:	2300      	moveq	r3, #0
 8002038:	b2db      	uxtb	r3, r3
 800203a:	e008      	b.n	800204e <HAL_TIM_PWM_Start+0x6a>
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002042:	b2db      	uxtb	r3, r3
 8002044:	2b01      	cmp	r3, #1
 8002046:	bf14      	ite	ne
 8002048:	2301      	movne	r3, #1
 800204a:	2300      	moveq	r3, #0
 800204c:	b2db      	uxtb	r3, r3
 800204e:	2b00      	cmp	r3, #0
 8002050:	d001      	beq.n	8002056 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8002052:	2301      	movs	r3, #1
 8002054:	e05e      	b.n	8002114 <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002056:	683b      	ldr	r3, [r7, #0]
 8002058:	2b00      	cmp	r3, #0
 800205a:	d104      	bne.n	8002066 <HAL_TIM_PWM_Start+0x82>
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	2202      	movs	r2, #2
 8002060:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002064:	e013      	b.n	800208e <HAL_TIM_PWM_Start+0xaa>
 8002066:	683b      	ldr	r3, [r7, #0]
 8002068:	2b04      	cmp	r3, #4
 800206a:	d104      	bne.n	8002076 <HAL_TIM_PWM_Start+0x92>
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	2202      	movs	r2, #2
 8002070:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002074:	e00b      	b.n	800208e <HAL_TIM_PWM_Start+0xaa>
 8002076:	683b      	ldr	r3, [r7, #0]
 8002078:	2b08      	cmp	r3, #8
 800207a:	d104      	bne.n	8002086 <HAL_TIM_PWM_Start+0xa2>
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	2202      	movs	r2, #2
 8002080:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002084:	e003      	b.n	800208e <HAL_TIM_PWM_Start+0xaa>
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	2202      	movs	r2, #2
 800208a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	2201      	movs	r2, #1
 8002094:	6839      	ldr	r1, [r7, #0]
 8002096:	4618      	mov	r0, r3
 8002098:	f000 fc5c 	bl	8002954 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	4a1e      	ldr	r2, [pc, #120]	@ (800211c <HAL_TIM_PWM_Start+0x138>)
 80020a2:	4293      	cmp	r3, r2
 80020a4:	d107      	bne.n	80020b6 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80020b4:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	4a18      	ldr	r2, [pc, #96]	@ (800211c <HAL_TIM_PWM_Start+0x138>)
 80020bc:	4293      	cmp	r3, r2
 80020be:	d00e      	beq.n	80020de <HAL_TIM_PWM_Start+0xfa>
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80020c8:	d009      	beq.n	80020de <HAL_TIM_PWM_Start+0xfa>
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	4a14      	ldr	r2, [pc, #80]	@ (8002120 <HAL_TIM_PWM_Start+0x13c>)
 80020d0:	4293      	cmp	r3, r2
 80020d2:	d004      	beq.n	80020de <HAL_TIM_PWM_Start+0xfa>
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	4a12      	ldr	r2, [pc, #72]	@ (8002124 <HAL_TIM_PWM_Start+0x140>)
 80020da:	4293      	cmp	r3, r2
 80020dc:	d111      	bne.n	8002102 <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	689b      	ldr	r3, [r3, #8]
 80020e4:	f003 0307 	and.w	r3, r3, #7
 80020e8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80020ea:	68fb      	ldr	r3, [r7, #12]
 80020ec:	2b06      	cmp	r3, #6
 80020ee:	d010      	beq.n	8002112 <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	681a      	ldr	r2, [r3, #0]
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	f042 0201 	orr.w	r2, r2, #1
 80020fe:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002100:	e007      	b.n	8002112 <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	681a      	ldr	r2, [r3, #0]
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	f042 0201 	orr.w	r2, r2, #1
 8002110:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002112:	2300      	movs	r3, #0
}
 8002114:	4618      	mov	r0, r3
 8002116:	3710      	adds	r7, #16
 8002118:	46bd      	mov	sp, r7
 800211a:	bd80      	pop	{r7, pc}
 800211c:	40012c00 	.word	0x40012c00
 8002120:	40000400 	.word	0x40000400
 8002124:	40000800 	.word	0x40000800

08002128 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8002128:	b580      	push	{r7, lr}
 800212a:	b086      	sub	sp, #24
 800212c:	af00      	add	r7, sp, #0
 800212e:	60f8      	str	r0, [r7, #12]
 8002130:	60b9      	str	r1, [r7, #8]
 8002132:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002134:	2300      	movs	r3, #0
 8002136:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8002138:	68fb      	ldr	r3, [r7, #12]
 800213a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800213e:	2b01      	cmp	r3, #1
 8002140:	d101      	bne.n	8002146 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8002142:	2302      	movs	r3, #2
 8002144:	e0ae      	b.n	80022a4 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8002146:	68fb      	ldr	r3, [r7, #12]
 8002148:	2201      	movs	r2, #1
 800214a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	2b0c      	cmp	r3, #12
 8002152:	f200 809f 	bhi.w	8002294 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8002156:	a201      	add	r2, pc, #4	@ (adr r2, 800215c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8002158:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800215c:	08002191 	.word	0x08002191
 8002160:	08002295 	.word	0x08002295
 8002164:	08002295 	.word	0x08002295
 8002168:	08002295 	.word	0x08002295
 800216c:	080021d1 	.word	0x080021d1
 8002170:	08002295 	.word	0x08002295
 8002174:	08002295 	.word	0x08002295
 8002178:	08002295 	.word	0x08002295
 800217c:	08002213 	.word	0x08002213
 8002180:	08002295 	.word	0x08002295
 8002184:	08002295 	.word	0x08002295
 8002188:	08002295 	.word	0x08002295
 800218c:	08002253 	.word	0x08002253
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8002190:	68fb      	ldr	r3, [r7, #12]
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	68b9      	ldr	r1, [r7, #8]
 8002196:	4618      	mov	r0, r3
 8002198:	f000 f9be 	bl	8002518 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800219c:	68fb      	ldr	r3, [r7, #12]
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	699a      	ldr	r2, [r3, #24]
 80021a2:	68fb      	ldr	r3, [r7, #12]
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	f042 0208 	orr.w	r2, r2, #8
 80021aa:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80021ac:	68fb      	ldr	r3, [r7, #12]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	699a      	ldr	r2, [r3, #24]
 80021b2:	68fb      	ldr	r3, [r7, #12]
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	f022 0204 	bic.w	r2, r2, #4
 80021ba:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80021bc:	68fb      	ldr	r3, [r7, #12]
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	6999      	ldr	r1, [r3, #24]
 80021c2:	68bb      	ldr	r3, [r7, #8]
 80021c4:	691a      	ldr	r2, [r3, #16]
 80021c6:	68fb      	ldr	r3, [r7, #12]
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	430a      	orrs	r2, r1
 80021cc:	619a      	str	r2, [r3, #24]
      break;
 80021ce:	e064      	b.n	800229a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80021d0:	68fb      	ldr	r3, [r7, #12]
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	68b9      	ldr	r1, [r7, #8]
 80021d6:	4618      	mov	r0, r3
 80021d8:	f000 fa04 	bl	80025e4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80021dc:	68fb      	ldr	r3, [r7, #12]
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	699a      	ldr	r2, [r3, #24]
 80021e2:	68fb      	ldr	r3, [r7, #12]
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80021ea:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80021ec:	68fb      	ldr	r3, [r7, #12]
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	699a      	ldr	r2, [r3, #24]
 80021f2:	68fb      	ldr	r3, [r7, #12]
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80021fa:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80021fc:	68fb      	ldr	r3, [r7, #12]
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	6999      	ldr	r1, [r3, #24]
 8002202:	68bb      	ldr	r3, [r7, #8]
 8002204:	691b      	ldr	r3, [r3, #16]
 8002206:	021a      	lsls	r2, r3, #8
 8002208:	68fb      	ldr	r3, [r7, #12]
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	430a      	orrs	r2, r1
 800220e:	619a      	str	r2, [r3, #24]
      break;
 8002210:	e043      	b.n	800229a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8002212:	68fb      	ldr	r3, [r7, #12]
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	68b9      	ldr	r1, [r7, #8]
 8002218:	4618      	mov	r0, r3
 800221a:	f000 fa4d 	bl	80026b8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800221e:	68fb      	ldr	r3, [r7, #12]
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	69da      	ldr	r2, [r3, #28]
 8002224:	68fb      	ldr	r3, [r7, #12]
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	f042 0208 	orr.w	r2, r2, #8
 800222c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800222e:	68fb      	ldr	r3, [r7, #12]
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	69da      	ldr	r2, [r3, #28]
 8002234:	68fb      	ldr	r3, [r7, #12]
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	f022 0204 	bic.w	r2, r2, #4
 800223c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800223e:	68fb      	ldr	r3, [r7, #12]
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	69d9      	ldr	r1, [r3, #28]
 8002244:	68bb      	ldr	r3, [r7, #8]
 8002246:	691a      	ldr	r2, [r3, #16]
 8002248:	68fb      	ldr	r3, [r7, #12]
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	430a      	orrs	r2, r1
 800224e:	61da      	str	r2, [r3, #28]
      break;
 8002250:	e023      	b.n	800229a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8002252:	68fb      	ldr	r3, [r7, #12]
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	68b9      	ldr	r1, [r7, #8]
 8002258:	4618      	mov	r0, r3
 800225a:	f000 fa97 	bl	800278c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800225e:	68fb      	ldr	r3, [r7, #12]
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	69da      	ldr	r2, [r3, #28]
 8002264:	68fb      	ldr	r3, [r7, #12]
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800226c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800226e:	68fb      	ldr	r3, [r7, #12]
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	69da      	ldr	r2, [r3, #28]
 8002274:	68fb      	ldr	r3, [r7, #12]
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800227c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800227e:	68fb      	ldr	r3, [r7, #12]
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	69d9      	ldr	r1, [r3, #28]
 8002284:	68bb      	ldr	r3, [r7, #8]
 8002286:	691b      	ldr	r3, [r3, #16]
 8002288:	021a      	lsls	r2, r3, #8
 800228a:	68fb      	ldr	r3, [r7, #12]
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	430a      	orrs	r2, r1
 8002290:	61da      	str	r2, [r3, #28]
      break;
 8002292:	e002      	b.n	800229a <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8002294:	2301      	movs	r3, #1
 8002296:	75fb      	strb	r3, [r7, #23]
      break;
 8002298:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800229a:	68fb      	ldr	r3, [r7, #12]
 800229c:	2200      	movs	r2, #0
 800229e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80022a2:	7dfb      	ldrb	r3, [r7, #23]
}
 80022a4:	4618      	mov	r0, r3
 80022a6:	3718      	adds	r7, #24
 80022a8:	46bd      	mov	sp, r7
 80022aa:	bd80      	pop	{r7, pc}

080022ac <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80022ac:	b580      	push	{r7, lr}
 80022ae:	b084      	sub	sp, #16
 80022b0:	af00      	add	r7, sp, #0
 80022b2:	6078      	str	r0, [r7, #4]
 80022b4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80022b6:	2300      	movs	r3, #0
 80022b8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80022c0:	2b01      	cmp	r3, #1
 80022c2:	d101      	bne.n	80022c8 <HAL_TIM_ConfigClockSource+0x1c>
 80022c4:	2302      	movs	r3, #2
 80022c6:	e0b4      	b.n	8002432 <HAL_TIM_ConfigClockSource+0x186>
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	2201      	movs	r2, #1
 80022cc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	2202      	movs	r2, #2
 80022d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	689b      	ldr	r3, [r3, #8]
 80022de:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80022e0:	68bb      	ldr	r3, [r7, #8]
 80022e2:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80022e6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80022e8:	68bb      	ldr	r3, [r7, #8]
 80022ea:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80022ee:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	68ba      	ldr	r2, [r7, #8]
 80022f6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80022f8:	683b      	ldr	r3, [r7, #0]
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002300:	d03e      	beq.n	8002380 <HAL_TIM_ConfigClockSource+0xd4>
 8002302:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002306:	f200 8087 	bhi.w	8002418 <HAL_TIM_ConfigClockSource+0x16c>
 800230a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800230e:	f000 8086 	beq.w	800241e <HAL_TIM_ConfigClockSource+0x172>
 8002312:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002316:	d87f      	bhi.n	8002418 <HAL_TIM_ConfigClockSource+0x16c>
 8002318:	2b70      	cmp	r3, #112	@ 0x70
 800231a:	d01a      	beq.n	8002352 <HAL_TIM_ConfigClockSource+0xa6>
 800231c:	2b70      	cmp	r3, #112	@ 0x70
 800231e:	d87b      	bhi.n	8002418 <HAL_TIM_ConfigClockSource+0x16c>
 8002320:	2b60      	cmp	r3, #96	@ 0x60
 8002322:	d050      	beq.n	80023c6 <HAL_TIM_ConfigClockSource+0x11a>
 8002324:	2b60      	cmp	r3, #96	@ 0x60
 8002326:	d877      	bhi.n	8002418 <HAL_TIM_ConfigClockSource+0x16c>
 8002328:	2b50      	cmp	r3, #80	@ 0x50
 800232a:	d03c      	beq.n	80023a6 <HAL_TIM_ConfigClockSource+0xfa>
 800232c:	2b50      	cmp	r3, #80	@ 0x50
 800232e:	d873      	bhi.n	8002418 <HAL_TIM_ConfigClockSource+0x16c>
 8002330:	2b40      	cmp	r3, #64	@ 0x40
 8002332:	d058      	beq.n	80023e6 <HAL_TIM_ConfigClockSource+0x13a>
 8002334:	2b40      	cmp	r3, #64	@ 0x40
 8002336:	d86f      	bhi.n	8002418 <HAL_TIM_ConfigClockSource+0x16c>
 8002338:	2b30      	cmp	r3, #48	@ 0x30
 800233a:	d064      	beq.n	8002406 <HAL_TIM_ConfigClockSource+0x15a>
 800233c:	2b30      	cmp	r3, #48	@ 0x30
 800233e:	d86b      	bhi.n	8002418 <HAL_TIM_ConfigClockSource+0x16c>
 8002340:	2b20      	cmp	r3, #32
 8002342:	d060      	beq.n	8002406 <HAL_TIM_ConfigClockSource+0x15a>
 8002344:	2b20      	cmp	r3, #32
 8002346:	d867      	bhi.n	8002418 <HAL_TIM_ConfigClockSource+0x16c>
 8002348:	2b00      	cmp	r3, #0
 800234a:	d05c      	beq.n	8002406 <HAL_TIM_ConfigClockSource+0x15a>
 800234c:	2b10      	cmp	r3, #16
 800234e:	d05a      	beq.n	8002406 <HAL_TIM_ConfigClockSource+0x15a>
 8002350:	e062      	b.n	8002418 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002356:	683b      	ldr	r3, [r7, #0]
 8002358:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800235a:	683b      	ldr	r3, [r7, #0]
 800235c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800235e:	683b      	ldr	r3, [r7, #0]
 8002360:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8002362:	f000 fad8 	bl	8002916 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	689b      	ldr	r3, [r3, #8]
 800236c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800236e:	68bb      	ldr	r3, [r7, #8]
 8002370:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8002374:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	68ba      	ldr	r2, [r7, #8]
 800237c:	609a      	str	r2, [r3, #8]
      break;
 800237e:	e04f      	b.n	8002420 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002384:	683b      	ldr	r3, [r7, #0]
 8002386:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8002388:	683b      	ldr	r3, [r7, #0]
 800238a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800238c:	683b      	ldr	r3, [r7, #0]
 800238e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8002390:	f000 fac1 	bl	8002916 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	689a      	ldr	r2, [r3, #8]
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80023a2:	609a      	str	r2, [r3, #8]
      break;
 80023a4:	e03c      	b.n	8002420 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80023aa:	683b      	ldr	r3, [r7, #0]
 80023ac:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80023ae:	683b      	ldr	r3, [r7, #0]
 80023b0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80023b2:	461a      	mov	r2, r3
 80023b4:	f000 fa38 	bl	8002828 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	2150      	movs	r1, #80	@ 0x50
 80023be:	4618      	mov	r0, r3
 80023c0:	f000 fa8f 	bl	80028e2 <TIM_ITRx_SetConfig>
      break;
 80023c4:	e02c      	b.n	8002420 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80023ca:	683b      	ldr	r3, [r7, #0]
 80023cc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80023ce:	683b      	ldr	r3, [r7, #0]
 80023d0:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80023d2:	461a      	mov	r2, r3
 80023d4:	f000 fa56 	bl	8002884 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	2160      	movs	r1, #96	@ 0x60
 80023de:	4618      	mov	r0, r3
 80023e0:	f000 fa7f 	bl	80028e2 <TIM_ITRx_SetConfig>
      break;
 80023e4:	e01c      	b.n	8002420 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80023ea:	683b      	ldr	r3, [r7, #0]
 80023ec:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80023ee:	683b      	ldr	r3, [r7, #0]
 80023f0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80023f2:	461a      	mov	r2, r3
 80023f4:	f000 fa18 	bl	8002828 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	2140      	movs	r1, #64	@ 0x40
 80023fe:	4618      	mov	r0, r3
 8002400:	f000 fa6f 	bl	80028e2 <TIM_ITRx_SetConfig>
      break;
 8002404:	e00c      	b.n	8002420 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	681a      	ldr	r2, [r3, #0]
 800240a:	683b      	ldr	r3, [r7, #0]
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	4619      	mov	r1, r3
 8002410:	4610      	mov	r0, r2
 8002412:	f000 fa66 	bl	80028e2 <TIM_ITRx_SetConfig>
      break;
 8002416:	e003      	b.n	8002420 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8002418:	2301      	movs	r3, #1
 800241a:	73fb      	strb	r3, [r7, #15]
      break;
 800241c:	e000      	b.n	8002420 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800241e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	2201      	movs	r2, #1
 8002424:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	2200      	movs	r2, #0
 800242c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8002430:	7bfb      	ldrb	r3, [r7, #15]
}
 8002432:	4618      	mov	r0, r3
 8002434:	3710      	adds	r7, #16
 8002436:	46bd      	mov	sp, r7
 8002438:	bd80      	pop	{r7, pc}
	...

0800243c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800243c:	b480      	push	{r7}
 800243e:	b085      	sub	sp, #20
 8002440:	af00      	add	r7, sp, #0
 8002442:	6078      	str	r0, [r7, #4]
 8002444:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	4a2f      	ldr	r2, [pc, #188]	@ (800250c <TIM_Base_SetConfig+0xd0>)
 8002450:	4293      	cmp	r3, r2
 8002452:	d00b      	beq.n	800246c <TIM_Base_SetConfig+0x30>
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800245a:	d007      	beq.n	800246c <TIM_Base_SetConfig+0x30>
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	4a2c      	ldr	r2, [pc, #176]	@ (8002510 <TIM_Base_SetConfig+0xd4>)
 8002460:	4293      	cmp	r3, r2
 8002462:	d003      	beq.n	800246c <TIM_Base_SetConfig+0x30>
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	4a2b      	ldr	r2, [pc, #172]	@ (8002514 <TIM_Base_SetConfig+0xd8>)
 8002468:	4293      	cmp	r3, r2
 800246a:	d108      	bne.n	800247e <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800246c:	68fb      	ldr	r3, [r7, #12]
 800246e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002472:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002474:	683b      	ldr	r3, [r7, #0]
 8002476:	685b      	ldr	r3, [r3, #4]
 8002478:	68fa      	ldr	r2, [r7, #12]
 800247a:	4313      	orrs	r3, r2
 800247c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	4a22      	ldr	r2, [pc, #136]	@ (800250c <TIM_Base_SetConfig+0xd0>)
 8002482:	4293      	cmp	r3, r2
 8002484:	d00b      	beq.n	800249e <TIM_Base_SetConfig+0x62>
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800248c:	d007      	beq.n	800249e <TIM_Base_SetConfig+0x62>
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	4a1f      	ldr	r2, [pc, #124]	@ (8002510 <TIM_Base_SetConfig+0xd4>)
 8002492:	4293      	cmp	r3, r2
 8002494:	d003      	beq.n	800249e <TIM_Base_SetConfig+0x62>
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	4a1e      	ldr	r2, [pc, #120]	@ (8002514 <TIM_Base_SetConfig+0xd8>)
 800249a:	4293      	cmp	r3, r2
 800249c:	d108      	bne.n	80024b0 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800249e:	68fb      	ldr	r3, [r7, #12]
 80024a0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80024a4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80024a6:	683b      	ldr	r3, [r7, #0]
 80024a8:	68db      	ldr	r3, [r3, #12]
 80024aa:	68fa      	ldr	r2, [r7, #12]
 80024ac:	4313      	orrs	r3, r2
 80024ae:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80024b0:	68fb      	ldr	r3, [r7, #12]
 80024b2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80024b6:	683b      	ldr	r3, [r7, #0]
 80024b8:	695b      	ldr	r3, [r3, #20]
 80024ba:	4313      	orrs	r3, r2
 80024bc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	68fa      	ldr	r2, [r7, #12]
 80024c2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80024c4:	683b      	ldr	r3, [r7, #0]
 80024c6:	689a      	ldr	r2, [r3, #8]
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80024cc:	683b      	ldr	r3, [r7, #0]
 80024ce:	681a      	ldr	r2, [r3, #0]
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	4a0d      	ldr	r2, [pc, #52]	@ (800250c <TIM_Base_SetConfig+0xd0>)
 80024d8:	4293      	cmp	r3, r2
 80024da:	d103      	bne.n	80024e4 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80024dc:	683b      	ldr	r3, [r7, #0]
 80024de:	691a      	ldr	r2, [r3, #16]
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	2201      	movs	r2, #1
 80024e8:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	691b      	ldr	r3, [r3, #16]
 80024ee:	f003 0301 	and.w	r3, r3, #1
 80024f2:	2b00      	cmp	r3, #0
 80024f4:	d005      	beq.n	8002502 <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	691b      	ldr	r3, [r3, #16]
 80024fa:	f023 0201 	bic.w	r2, r3, #1
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	611a      	str	r2, [r3, #16]
  }
}
 8002502:	bf00      	nop
 8002504:	3714      	adds	r7, #20
 8002506:	46bd      	mov	sp, r7
 8002508:	bc80      	pop	{r7}
 800250a:	4770      	bx	lr
 800250c:	40012c00 	.word	0x40012c00
 8002510:	40000400 	.word	0x40000400
 8002514:	40000800 	.word	0x40000800

08002518 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002518:	b480      	push	{r7}
 800251a:	b087      	sub	sp, #28
 800251c:	af00      	add	r7, sp, #0
 800251e:	6078      	str	r0, [r7, #4]
 8002520:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	6a1b      	ldr	r3, [r3, #32]
 8002526:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	6a1b      	ldr	r3, [r3, #32]
 800252c:	f023 0201 	bic.w	r2, r3, #1
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	685b      	ldr	r3, [r3, #4]
 8002538:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	699b      	ldr	r3, [r3, #24]
 800253e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8002540:	68fb      	ldr	r3, [r7, #12]
 8002542:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002546:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8002548:	68fb      	ldr	r3, [r7, #12]
 800254a:	f023 0303 	bic.w	r3, r3, #3
 800254e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002550:	683b      	ldr	r3, [r7, #0]
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	68fa      	ldr	r2, [r7, #12]
 8002556:	4313      	orrs	r3, r2
 8002558:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800255a:	697b      	ldr	r3, [r7, #20]
 800255c:	f023 0302 	bic.w	r3, r3, #2
 8002560:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8002562:	683b      	ldr	r3, [r7, #0]
 8002564:	689b      	ldr	r3, [r3, #8]
 8002566:	697a      	ldr	r2, [r7, #20]
 8002568:	4313      	orrs	r3, r2
 800256a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	4a1c      	ldr	r2, [pc, #112]	@ (80025e0 <TIM_OC1_SetConfig+0xc8>)
 8002570:	4293      	cmp	r3, r2
 8002572:	d10c      	bne.n	800258e <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8002574:	697b      	ldr	r3, [r7, #20]
 8002576:	f023 0308 	bic.w	r3, r3, #8
 800257a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800257c:	683b      	ldr	r3, [r7, #0]
 800257e:	68db      	ldr	r3, [r3, #12]
 8002580:	697a      	ldr	r2, [r7, #20]
 8002582:	4313      	orrs	r3, r2
 8002584:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8002586:	697b      	ldr	r3, [r7, #20]
 8002588:	f023 0304 	bic.w	r3, r3, #4
 800258c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	4a13      	ldr	r2, [pc, #76]	@ (80025e0 <TIM_OC1_SetConfig+0xc8>)
 8002592:	4293      	cmp	r3, r2
 8002594:	d111      	bne.n	80025ba <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8002596:	693b      	ldr	r3, [r7, #16]
 8002598:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800259c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800259e:	693b      	ldr	r3, [r7, #16]
 80025a0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80025a4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80025a6:	683b      	ldr	r3, [r7, #0]
 80025a8:	695b      	ldr	r3, [r3, #20]
 80025aa:	693a      	ldr	r2, [r7, #16]
 80025ac:	4313      	orrs	r3, r2
 80025ae:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80025b0:	683b      	ldr	r3, [r7, #0]
 80025b2:	699b      	ldr	r3, [r3, #24]
 80025b4:	693a      	ldr	r2, [r7, #16]
 80025b6:	4313      	orrs	r3, r2
 80025b8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	693a      	ldr	r2, [r7, #16]
 80025be:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	68fa      	ldr	r2, [r7, #12]
 80025c4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80025c6:	683b      	ldr	r3, [r7, #0]
 80025c8:	685a      	ldr	r2, [r3, #4]
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	697a      	ldr	r2, [r7, #20]
 80025d2:	621a      	str	r2, [r3, #32]
}
 80025d4:	bf00      	nop
 80025d6:	371c      	adds	r7, #28
 80025d8:	46bd      	mov	sp, r7
 80025da:	bc80      	pop	{r7}
 80025dc:	4770      	bx	lr
 80025de:	bf00      	nop
 80025e0:	40012c00 	.word	0x40012c00

080025e4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80025e4:	b480      	push	{r7}
 80025e6:	b087      	sub	sp, #28
 80025e8:	af00      	add	r7, sp, #0
 80025ea:	6078      	str	r0, [r7, #4]
 80025ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	6a1b      	ldr	r3, [r3, #32]
 80025f2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	6a1b      	ldr	r3, [r3, #32]
 80025f8:	f023 0210 	bic.w	r2, r3, #16
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	685b      	ldr	r3, [r3, #4]
 8002604:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	699b      	ldr	r3, [r3, #24]
 800260a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800260c:	68fb      	ldr	r3, [r7, #12]
 800260e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8002612:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8002614:	68fb      	ldr	r3, [r7, #12]
 8002616:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800261a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800261c:	683b      	ldr	r3, [r7, #0]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	021b      	lsls	r3, r3, #8
 8002622:	68fa      	ldr	r2, [r7, #12]
 8002624:	4313      	orrs	r3, r2
 8002626:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8002628:	697b      	ldr	r3, [r7, #20]
 800262a:	f023 0320 	bic.w	r3, r3, #32
 800262e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8002630:	683b      	ldr	r3, [r7, #0]
 8002632:	689b      	ldr	r3, [r3, #8]
 8002634:	011b      	lsls	r3, r3, #4
 8002636:	697a      	ldr	r2, [r7, #20]
 8002638:	4313      	orrs	r3, r2
 800263a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	4a1d      	ldr	r2, [pc, #116]	@ (80026b4 <TIM_OC2_SetConfig+0xd0>)
 8002640:	4293      	cmp	r3, r2
 8002642:	d10d      	bne.n	8002660 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8002644:	697b      	ldr	r3, [r7, #20]
 8002646:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800264a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800264c:	683b      	ldr	r3, [r7, #0]
 800264e:	68db      	ldr	r3, [r3, #12]
 8002650:	011b      	lsls	r3, r3, #4
 8002652:	697a      	ldr	r2, [r7, #20]
 8002654:	4313      	orrs	r3, r2
 8002656:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8002658:	697b      	ldr	r3, [r7, #20]
 800265a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800265e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	4a14      	ldr	r2, [pc, #80]	@ (80026b4 <TIM_OC2_SetConfig+0xd0>)
 8002664:	4293      	cmp	r3, r2
 8002666:	d113      	bne.n	8002690 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8002668:	693b      	ldr	r3, [r7, #16]
 800266a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800266e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8002670:	693b      	ldr	r3, [r7, #16]
 8002672:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8002676:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8002678:	683b      	ldr	r3, [r7, #0]
 800267a:	695b      	ldr	r3, [r3, #20]
 800267c:	009b      	lsls	r3, r3, #2
 800267e:	693a      	ldr	r2, [r7, #16]
 8002680:	4313      	orrs	r3, r2
 8002682:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8002684:	683b      	ldr	r3, [r7, #0]
 8002686:	699b      	ldr	r3, [r3, #24]
 8002688:	009b      	lsls	r3, r3, #2
 800268a:	693a      	ldr	r2, [r7, #16]
 800268c:	4313      	orrs	r3, r2
 800268e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	693a      	ldr	r2, [r7, #16]
 8002694:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	68fa      	ldr	r2, [r7, #12]
 800269a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800269c:	683b      	ldr	r3, [r7, #0]
 800269e:	685a      	ldr	r2, [r3, #4]
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	697a      	ldr	r2, [r7, #20]
 80026a8:	621a      	str	r2, [r3, #32]
}
 80026aa:	bf00      	nop
 80026ac:	371c      	adds	r7, #28
 80026ae:	46bd      	mov	sp, r7
 80026b0:	bc80      	pop	{r7}
 80026b2:	4770      	bx	lr
 80026b4:	40012c00 	.word	0x40012c00

080026b8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80026b8:	b480      	push	{r7}
 80026ba:	b087      	sub	sp, #28
 80026bc:	af00      	add	r7, sp, #0
 80026be:	6078      	str	r0, [r7, #4]
 80026c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	6a1b      	ldr	r3, [r3, #32]
 80026c6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	6a1b      	ldr	r3, [r3, #32]
 80026cc:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	685b      	ldr	r3, [r3, #4]
 80026d8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	69db      	ldr	r3, [r3, #28]
 80026de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80026e0:	68fb      	ldr	r3, [r7, #12]
 80026e2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80026e6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80026e8:	68fb      	ldr	r3, [r7, #12]
 80026ea:	f023 0303 	bic.w	r3, r3, #3
 80026ee:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80026f0:	683b      	ldr	r3, [r7, #0]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	68fa      	ldr	r2, [r7, #12]
 80026f6:	4313      	orrs	r3, r2
 80026f8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80026fa:	697b      	ldr	r3, [r7, #20]
 80026fc:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8002700:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8002702:	683b      	ldr	r3, [r7, #0]
 8002704:	689b      	ldr	r3, [r3, #8]
 8002706:	021b      	lsls	r3, r3, #8
 8002708:	697a      	ldr	r2, [r7, #20]
 800270a:	4313      	orrs	r3, r2
 800270c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	4a1d      	ldr	r2, [pc, #116]	@ (8002788 <TIM_OC3_SetConfig+0xd0>)
 8002712:	4293      	cmp	r3, r2
 8002714:	d10d      	bne.n	8002732 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8002716:	697b      	ldr	r3, [r7, #20]
 8002718:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800271c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800271e:	683b      	ldr	r3, [r7, #0]
 8002720:	68db      	ldr	r3, [r3, #12]
 8002722:	021b      	lsls	r3, r3, #8
 8002724:	697a      	ldr	r2, [r7, #20]
 8002726:	4313      	orrs	r3, r2
 8002728:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800272a:	697b      	ldr	r3, [r7, #20]
 800272c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8002730:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	4a14      	ldr	r2, [pc, #80]	@ (8002788 <TIM_OC3_SetConfig+0xd0>)
 8002736:	4293      	cmp	r3, r2
 8002738:	d113      	bne.n	8002762 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800273a:	693b      	ldr	r3, [r7, #16]
 800273c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8002740:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8002742:	693b      	ldr	r3, [r7, #16]
 8002744:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8002748:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800274a:	683b      	ldr	r3, [r7, #0]
 800274c:	695b      	ldr	r3, [r3, #20]
 800274e:	011b      	lsls	r3, r3, #4
 8002750:	693a      	ldr	r2, [r7, #16]
 8002752:	4313      	orrs	r3, r2
 8002754:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8002756:	683b      	ldr	r3, [r7, #0]
 8002758:	699b      	ldr	r3, [r3, #24]
 800275a:	011b      	lsls	r3, r3, #4
 800275c:	693a      	ldr	r2, [r7, #16]
 800275e:	4313      	orrs	r3, r2
 8002760:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	693a      	ldr	r2, [r7, #16]
 8002766:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	68fa      	ldr	r2, [r7, #12]
 800276c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800276e:	683b      	ldr	r3, [r7, #0]
 8002770:	685a      	ldr	r2, [r3, #4]
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	697a      	ldr	r2, [r7, #20]
 800277a:	621a      	str	r2, [r3, #32]
}
 800277c:	bf00      	nop
 800277e:	371c      	adds	r7, #28
 8002780:	46bd      	mov	sp, r7
 8002782:	bc80      	pop	{r7}
 8002784:	4770      	bx	lr
 8002786:	bf00      	nop
 8002788:	40012c00 	.word	0x40012c00

0800278c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800278c:	b480      	push	{r7}
 800278e:	b087      	sub	sp, #28
 8002790:	af00      	add	r7, sp, #0
 8002792:	6078      	str	r0, [r7, #4]
 8002794:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	6a1b      	ldr	r3, [r3, #32]
 800279a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	6a1b      	ldr	r3, [r3, #32]
 80027a0:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	685b      	ldr	r3, [r3, #4]
 80027ac:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	69db      	ldr	r3, [r3, #28]
 80027b2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80027b4:	68fb      	ldr	r3, [r7, #12]
 80027b6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80027ba:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80027bc:	68fb      	ldr	r3, [r7, #12]
 80027be:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80027c2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80027c4:	683b      	ldr	r3, [r7, #0]
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	021b      	lsls	r3, r3, #8
 80027ca:	68fa      	ldr	r2, [r7, #12]
 80027cc:	4313      	orrs	r3, r2
 80027ce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80027d0:	693b      	ldr	r3, [r7, #16]
 80027d2:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80027d6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80027d8:	683b      	ldr	r3, [r7, #0]
 80027da:	689b      	ldr	r3, [r3, #8]
 80027dc:	031b      	lsls	r3, r3, #12
 80027de:	693a      	ldr	r2, [r7, #16]
 80027e0:	4313      	orrs	r3, r2
 80027e2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	4a0f      	ldr	r2, [pc, #60]	@ (8002824 <TIM_OC4_SetConfig+0x98>)
 80027e8:	4293      	cmp	r3, r2
 80027ea:	d109      	bne.n	8002800 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80027ec:	697b      	ldr	r3, [r7, #20]
 80027ee:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80027f2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80027f4:	683b      	ldr	r3, [r7, #0]
 80027f6:	695b      	ldr	r3, [r3, #20]
 80027f8:	019b      	lsls	r3, r3, #6
 80027fa:	697a      	ldr	r2, [r7, #20]
 80027fc:	4313      	orrs	r3, r2
 80027fe:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	697a      	ldr	r2, [r7, #20]
 8002804:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	68fa      	ldr	r2, [r7, #12]
 800280a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800280c:	683b      	ldr	r3, [r7, #0]
 800280e:	685a      	ldr	r2, [r3, #4]
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	693a      	ldr	r2, [r7, #16]
 8002818:	621a      	str	r2, [r3, #32]
}
 800281a:	bf00      	nop
 800281c:	371c      	adds	r7, #28
 800281e:	46bd      	mov	sp, r7
 8002820:	bc80      	pop	{r7}
 8002822:	4770      	bx	lr
 8002824:	40012c00 	.word	0x40012c00

08002828 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002828:	b480      	push	{r7}
 800282a:	b087      	sub	sp, #28
 800282c:	af00      	add	r7, sp, #0
 800282e:	60f8      	str	r0, [r7, #12]
 8002830:	60b9      	str	r1, [r7, #8]
 8002832:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002834:	68fb      	ldr	r3, [r7, #12]
 8002836:	6a1b      	ldr	r3, [r3, #32]
 8002838:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800283a:	68fb      	ldr	r3, [r7, #12]
 800283c:	6a1b      	ldr	r3, [r3, #32]
 800283e:	f023 0201 	bic.w	r2, r3, #1
 8002842:	68fb      	ldr	r3, [r7, #12]
 8002844:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002846:	68fb      	ldr	r3, [r7, #12]
 8002848:	699b      	ldr	r3, [r3, #24]
 800284a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800284c:	693b      	ldr	r3, [r7, #16]
 800284e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002852:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	011b      	lsls	r3, r3, #4
 8002858:	693a      	ldr	r2, [r7, #16]
 800285a:	4313      	orrs	r3, r2
 800285c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800285e:	697b      	ldr	r3, [r7, #20]
 8002860:	f023 030a 	bic.w	r3, r3, #10
 8002864:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002866:	697a      	ldr	r2, [r7, #20]
 8002868:	68bb      	ldr	r3, [r7, #8]
 800286a:	4313      	orrs	r3, r2
 800286c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800286e:	68fb      	ldr	r3, [r7, #12]
 8002870:	693a      	ldr	r2, [r7, #16]
 8002872:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002874:	68fb      	ldr	r3, [r7, #12]
 8002876:	697a      	ldr	r2, [r7, #20]
 8002878:	621a      	str	r2, [r3, #32]
}
 800287a:	bf00      	nop
 800287c:	371c      	adds	r7, #28
 800287e:	46bd      	mov	sp, r7
 8002880:	bc80      	pop	{r7}
 8002882:	4770      	bx	lr

08002884 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002884:	b480      	push	{r7}
 8002886:	b087      	sub	sp, #28
 8002888:	af00      	add	r7, sp, #0
 800288a:	60f8      	str	r0, [r7, #12]
 800288c:	60b9      	str	r1, [r7, #8]
 800288e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8002890:	68fb      	ldr	r3, [r7, #12]
 8002892:	6a1b      	ldr	r3, [r3, #32]
 8002894:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002896:	68fb      	ldr	r3, [r7, #12]
 8002898:	6a1b      	ldr	r3, [r3, #32]
 800289a:	f023 0210 	bic.w	r2, r3, #16
 800289e:	68fb      	ldr	r3, [r7, #12]
 80028a0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80028a2:	68fb      	ldr	r3, [r7, #12]
 80028a4:	699b      	ldr	r3, [r3, #24]
 80028a6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80028a8:	693b      	ldr	r3, [r7, #16]
 80028aa:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80028ae:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	031b      	lsls	r3, r3, #12
 80028b4:	693a      	ldr	r2, [r7, #16]
 80028b6:	4313      	orrs	r3, r2
 80028b8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80028ba:	697b      	ldr	r3, [r7, #20]
 80028bc:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80028c0:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80028c2:	68bb      	ldr	r3, [r7, #8]
 80028c4:	011b      	lsls	r3, r3, #4
 80028c6:	697a      	ldr	r2, [r7, #20]
 80028c8:	4313      	orrs	r3, r2
 80028ca:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80028cc:	68fb      	ldr	r3, [r7, #12]
 80028ce:	693a      	ldr	r2, [r7, #16]
 80028d0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80028d2:	68fb      	ldr	r3, [r7, #12]
 80028d4:	697a      	ldr	r2, [r7, #20]
 80028d6:	621a      	str	r2, [r3, #32]
}
 80028d8:	bf00      	nop
 80028da:	371c      	adds	r7, #28
 80028dc:	46bd      	mov	sp, r7
 80028de:	bc80      	pop	{r7}
 80028e0:	4770      	bx	lr

080028e2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80028e2:	b480      	push	{r7}
 80028e4:	b085      	sub	sp, #20
 80028e6:	af00      	add	r7, sp, #0
 80028e8:	6078      	str	r0, [r7, #4]
 80028ea:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	689b      	ldr	r3, [r3, #8]
 80028f0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80028f2:	68fb      	ldr	r3, [r7, #12]
 80028f4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80028f8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80028fa:	683a      	ldr	r2, [r7, #0]
 80028fc:	68fb      	ldr	r3, [r7, #12]
 80028fe:	4313      	orrs	r3, r2
 8002900:	f043 0307 	orr.w	r3, r3, #7
 8002904:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	68fa      	ldr	r2, [r7, #12]
 800290a:	609a      	str	r2, [r3, #8]
}
 800290c:	bf00      	nop
 800290e:	3714      	adds	r7, #20
 8002910:	46bd      	mov	sp, r7
 8002912:	bc80      	pop	{r7}
 8002914:	4770      	bx	lr

08002916 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002916:	b480      	push	{r7}
 8002918:	b087      	sub	sp, #28
 800291a:	af00      	add	r7, sp, #0
 800291c:	60f8      	str	r0, [r7, #12]
 800291e:	60b9      	str	r1, [r7, #8]
 8002920:	607a      	str	r2, [r7, #4]
 8002922:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002924:	68fb      	ldr	r3, [r7, #12]
 8002926:	689b      	ldr	r3, [r3, #8]
 8002928:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800292a:	697b      	ldr	r3, [r7, #20]
 800292c:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8002930:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002932:	683b      	ldr	r3, [r7, #0]
 8002934:	021a      	lsls	r2, r3, #8
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	431a      	orrs	r2, r3
 800293a:	68bb      	ldr	r3, [r7, #8]
 800293c:	4313      	orrs	r3, r2
 800293e:	697a      	ldr	r2, [r7, #20]
 8002940:	4313      	orrs	r3, r2
 8002942:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002944:	68fb      	ldr	r3, [r7, #12]
 8002946:	697a      	ldr	r2, [r7, #20]
 8002948:	609a      	str	r2, [r3, #8]
}
 800294a:	bf00      	nop
 800294c:	371c      	adds	r7, #28
 800294e:	46bd      	mov	sp, r7
 8002950:	bc80      	pop	{r7}
 8002952:	4770      	bx	lr

08002954 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8002954:	b480      	push	{r7}
 8002956:	b087      	sub	sp, #28
 8002958:	af00      	add	r7, sp, #0
 800295a:	60f8      	str	r0, [r7, #12]
 800295c:	60b9      	str	r1, [r7, #8]
 800295e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8002960:	68bb      	ldr	r3, [r7, #8]
 8002962:	f003 031f 	and.w	r3, r3, #31
 8002966:	2201      	movs	r2, #1
 8002968:	fa02 f303 	lsl.w	r3, r2, r3
 800296c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800296e:	68fb      	ldr	r3, [r7, #12]
 8002970:	6a1a      	ldr	r2, [r3, #32]
 8002972:	697b      	ldr	r3, [r7, #20]
 8002974:	43db      	mvns	r3, r3
 8002976:	401a      	ands	r2, r3
 8002978:	68fb      	ldr	r3, [r7, #12]
 800297a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800297c:	68fb      	ldr	r3, [r7, #12]
 800297e:	6a1a      	ldr	r2, [r3, #32]
 8002980:	68bb      	ldr	r3, [r7, #8]
 8002982:	f003 031f 	and.w	r3, r3, #31
 8002986:	6879      	ldr	r1, [r7, #4]
 8002988:	fa01 f303 	lsl.w	r3, r1, r3
 800298c:	431a      	orrs	r2, r3
 800298e:	68fb      	ldr	r3, [r7, #12]
 8002990:	621a      	str	r2, [r3, #32]
}
 8002992:	bf00      	nop
 8002994:	371c      	adds	r7, #28
 8002996:	46bd      	mov	sp, r7
 8002998:	bc80      	pop	{r7}
 800299a:	4770      	bx	lr

0800299c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800299c:	b480      	push	{r7}
 800299e:	b085      	sub	sp, #20
 80029a0:	af00      	add	r7, sp, #0
 80029a2:	6078      	str	r0, [r7, #4]
 80029a4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80029ac:	2b01      	cmp	r3, #1
 80029ae:	d101      	bne.n	80029b4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80029b0:	2302      	movs	r3, #2
 80029b2:	e046      	b.n	8002a42 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	2201      	movs	r2, #1
 80029b8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	2202      	movs	r2, #2
 80029c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	685b      	ldr	r3, [r3, #4]
 80029ca:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	689b      	ldr	r3, [r3, #8]
 80029d2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80029d4:	68fb      	ldr	r3, [r7, #12]
 80029d6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80029da:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80029dc:	683b      	ldr	r3, [r7, #0]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	68fa      	ldr	r2, [r7, #12]
 80029e2:	4313      	orrs	r3, r2
 80029e4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	68fa      	ldr	r2, [r7, #12]
 80029ec:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	4a16      	ldr	r2, [pc, #88]	@ (8002a4c <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 80029f4:	4293      	cmp	r3, r2
 80029f6:	d00e      	beq.n	8002a16 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002a00:	d009      	beq.n	8002a16 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	4a12      	ldr	r2, [pc, #72]	@ (8002a50 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8002a08:	4293      	cmp	r3, r2
 8002a0a:	d004      	beq.n	8002a16 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	4a10      	ldr	r2, [pc, #64]	@ (8002a54 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8002a12:	4293      	cmp	r3, r2
 8002a14:	d10c      	bne.n	8002a30 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002a16:	68bb      	ldr	r3, [r7, #8]
 8002a18:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002a1c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002a1e:	683b      	ldr	r3, [r7, #0]
 8002a20:	685b      	ldr	r3, [r3, #4]
 8002a22:	68ba      	ldr	r2, [r7, #8]
 8002a24:	4313      	orrs	r3, r2
 8002a26:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	68ba      	ldr	r2, [r7, #8]
 8002a2e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	2201      	movs	r2, #1
 8002a34:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	2200      	movs	r2, #0
 8002a3c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8002a40:	2300      	movs	r3, #0
}
 8002a42:	4618      	mov	r0, r3
 8002a44:	3714      	adds	r7, #20
 8002a46:	46bd      	mov	sp, r7
 8002a48:	bc80      	pop	{r7}
 8002a4a:	4770      	bx	lr
 8002a4c:	40012c00 	.word	0x40012c00
 8002a50:	40000400 	.word	0x40000400
 8002a54:	40000800 	.word	0x40000800

08002a58 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8002a58:	b480      	push	{r7}
 8002a5a:	b085      	sub	sp, #20
 8002a5c:	af00      	add	r7, sp, #0
 8002a5e:	6078      	str	r0, [r7, #4]
 8002a60:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8002a62:	2300      	movs	r3, #0
 8002a64:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002a6c:	2b01      	cmp	r3, #1
 8002a6e:	d101      	bne.n	8002a74 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8002a70:	2302      	movs	r3, #2
 8002a72:	e03d      	b.n	8002af0 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	2201      	movs	r2, #1
 8002a78:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8002a7c:	68fb      	ldr	r3, [r7, #12]
 8002a7e:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8002a82:	683b      	ldr	r3, [r7, #0]
 8002a84:	68db      	ldr	r3, [r3, #12]
 8002a86:	4313      	orrs	r3, r2
 8002a88:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8002a8a:	68fb      	ldr	r3, [r7, #12]
 8002a8c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002a90:	683b      	ldr	r3, [r7, #0]
 8002a92:	689b      	ldr	r3, [r3, #8]
 8002a94:	4313      	orrs	r3, r2
 8002a96:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8002a98:	68fb      	ldr	r3, [r7, #12]
 8002a9a:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8002a9e:	683b      	ldr	r3, [r7, #0]
 8002aa0:	685b      	ldr	r3, [r3, #4]
 8002aa2:	4313      	orrs	r3, r2
 8002aa4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8002aa6:	68fb      	ldr	r3, [r7, #12]
 8002aa8:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8002aac:	683b      	ldr	r3, [r7, #0]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	4313      	orrs	r3, r2
 8002ab2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8002ab4:	68fb      	ldr	r3, [r7, #12]
 8002ab6:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8002aba:	683b      	ldr	r3, [r7, #0]
 8002abc:	691b      	ldr	r3, [r3, #16]
 8002abe:	4313      	orrs	r3, r2
 8002ac0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8002ac2:	68fb      	ldr	r3, [r7, #12]
 8002ac4:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8002ac8:	683b      	ldr	r3, [r7, #0]
 8002aca:	695b      	ldr	r3, [r3, #20]
 8002acc:	4313      	orrs	r3, r2
 8002ace:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8002ad0:	68fb      	ldr	r3, [r7, #12]
 8002ad2:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8002ad6:	683b      	ldr	r3, [r7, #0]
 8002ad8:	69db      	ldr	r3, [r3, #28]
 8002ada:	4313      	orrs	r3, r2
 8002adc:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	68fa      	ldr	r2, [r7, #12]
 8002ae4:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	2200      	movs	r2, #0
 8002aea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8002aee:	2300      	movs	r3, #0
}
 8002af0:	4618      	mov	r0, r3
 8002af2:	3714      	adds	r7, #20
 8002af4:	46bd      	mov	sp, r7
 8002af6:	bc80      	pop	{r7}
 8002af8:	4770      	bx	lr

08002afa <memset>:
 8002afa:	4603      	mov	r3, r0
 8002afc:	4402      	add	r2, r0
 8002afe:	4293      	cmp	r3, r2
 8002b00:	d100      	bne.n	8002b04 <memset+0xa>
 8002b02:	4770      	bx	lr
 8002b04:	f803 1b01 	strb.w	r1, [r3], #1
 8002b08:	e7f9      	b.n	8002afe <memset+0x4>
	...

08002b0c <__libc_init_array>:
 8002b0c:	b570      	push	{r4, r5, r6, lr}
 8002b0e:	2600      	movs	r6, #0
 8002b10:	4d0c      	ldr	r5, [pc, #48]	@ (8002b44 <__libc_init_array+0x38>)
 8002b12:	4c0d      	ldr	r4, [pc, #52]	@ (8002b48 <__libc_init_array+0x3c>)
 8002b14:	1b64      	subs	r4, r4, r5
 8002b16:	10a4      	asrs	r4, r4, #2
 8002b18:	42a6      	cmp	r6, r4
 8002b1a:	d109      	bne.n	8002b30 <__libc_init_array+0x24>
 8002b1c:	f000 f81a 	bl	8002b54 <_init>
 8002b20:	2600      	movs	r6, #0
 8002b22:	4d0a      	ldr	r5, [pc, #40]	@ (8002b4c <__libc_init_array+0x40>)
 8002b24:	4c0a      	ldr	r4, [pc, #40]	@ (8002b50 <__libc_init_array+0x44>)
 8002b26:	1b64      	subs	r4, r4, r5
 8002b28:	10a4      	asrs	r4, r4, #2
 8002b2a:	42a6      	cmp	r6, r4
 8002b2c:	d105      	bne.n	8002b3a <__libc_init_array+0x2e>
 8002b2e:	bd70      	pop	{r4, r5, r6, pc}
 8002b30:	f855 3b04 	ldr.w	r3, [r5], #4
 8002b34:	4798      	blx	r3
 8002b36:	3601      	adds	r6, #1
 8002b38:	e7ee      	b.n	8002b18 <__libc_init_array+0xc>
 8002b3a:	f855 3b04 	ldr.w	r3, [r5], #4
 8002b3e:	4798      	blx	r3
 8002b40:	3601      	adds	r6, #1
 8002b42:	e7f2      	b.n	8002b2a <__libc_init_array+0x1e>
 8002b44:	08002b9c 	.word	0x08002b9c
 8002b48:	08002b9c 	.word	0x08002b9c
 8002b4c:	08002b9c 	.word	0x08002b9c
 8002b50:	08002ba0 	.word	0x08002ba0

08002b54 <_init>:
 8002b54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002b56:	bf00      	nop
 8002b58:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002b5a:	bc08      	pop	{r3}
 8002b5c:	469e      	mov	lr, r3
 8002b5e:	4770      	bx	lr

08002b60 <_fini>:
 8002b60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002b62:	bf00      	nop
 8002b64:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002b66:	bc08      	pop	{r3}
 8002b68:	469e      	mov	lr, r3
 8002b6a:	4770      	bx	lr
