# RISC-V_MYTH_Workshop

5 Day Workshop to develop a RISC-V Core in TL-Verilog.
Core supports RV32I Base Instruction set!

See the working makerchip IDE here:
https://makerchip.com/sandbox/0DkfBhvQQ/0oYhXqW
