<dec f='linux/drivers/gpu/drm/i915/i915_gem_gtt.h' l='116'/>
<use f='linux/drivers/gpu/drm/i915/i915_gem_gtt.h' l='493' u='c'/>
<doc f='linux/drivers/gpu/drm/i915/i915_gem_gtt.h' l='110'>/* GEN8 32b style address is defined as a 3 level page table:
 * 31:30 | 29:21 | 20:12 |  11:0
 * PDPE  |  PDE  |  PTE  | offset
 * The difference as compared to normal x86 3 level page table is the PDPEs are
 * programmed via register.
 */</doc>
<use f='linux/drivers/gpu/drm/i915/i915_gem_gtt.c' l='782' u='c'/>
<use f='linux/drivers/gpu/drm/i915/i915_gem_gtt.c' l='1252' u='c'/>
<use f='linux/drivers/gpu/drm/i915/intel_lrc.c' l='1584' u='c'/>
<use f='linux/drivers/gpu/drm/i915/intel_lrc.c' l='1593' u='c'/>
