# -------------------------------------------------------------------------- #
#
# Copyright (C) 1991-2013 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus II 32-bit
# Version 13.1.0 Build 162 10/23/2013 SJ Full Version
# Date created = 16:49:15  December 07, 2016
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		spi_test_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus II software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "MAX II"
set_global_assignment -name DEVICE EPM1270T144C5
set_global_assignment -name TOP_LEVEL_ENTITY spi_test
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 13.1
set_global_assignment -name PROJECT_CREATION_TIME_DATE "16:49:15  DECEMBER 07, 2016"
set_global_assignment -name LAST_QUARTUS_VERSION 13.1
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR "-1"
set_global_assignment -name POWER_EXT_SUPPLY_VOLTAGE_TO_REGULATOR 3.3V
set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "NO HEAT SINK WITH STILL AIR"
set_global_assignment -name STRATIX_DEVICE_IO_STANDARD "3.3-V LVTTL"
set_location_assignment PIN_119 -to spi_cs
set_location_assignment PIN_117 -to spi_miso
set_location_assignment PIN_114 -to spi_mosi
set_location_assignment PIN_118 -to spi_clk
set_location_assignment PIN_11 -to led
set_location_assignment PIN_143 -to pps
set_location_assignment PIN_61 -to clk_ca
set_location_assignment PIN_62 -to clk_gps
set_location_assignment PIN_63 -to code_out
set_location_assignment PIN_66 -to gps_data
set_location_assignment PIN_71 -to rst
set_location_assignment PIN_98 -to ss_data
set_location_assignment PIN_113 -to transmit_enable
set_location_assignment PIN_72 -to transmit_enable_out
set_global_assignment -name BDF_FILE spi_test.bdf
set_global_assignment -name VERILOG_FILE STM32_CPLD_SPI.v
set_global_assignment -name VERILOG_FILE spread_spectrum.v
set_global_assignment -name VERILOG_FILE rst_generater.v
set_global_assignment -name VERILOG_FILE pn_generater.v
set_global_assignment -name VERILOG_FILE gps_read.v
set_global_assignment -name VERILOG_FILE clk_gps_ca_10M.v
set_global_assignment -name VERILOG_FILE clk_generater2.v
set_global_assignment -name VERILOG_FILE clk_gps_ca_10M_2.v
set_global_assignment -name VERILOG_FILE clk_gps_ca_10M_3.v
set_global_assignment -name VERILOG_FILE test.v
set_global_assignment -name VERILOG_FILE delay.v
set_location_assignment PIN_18 -to clk_in
set_location_assignment PIN_144 -to pps_out