#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue Apr 12 09:21:16 2022
# Process ID: 2356
# Current directory: /home/ahamdy/Bureau/prog_system
# Command line: vivado
# Log file: /home/ahamdy/Bureau/prog_system/vivado.log
# Journal file: /home/ahamdy/Bureau/prog_system/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 6188.301 ; gain = 114.938 ; free physical = 11628 ; free virtual = 23011
update_compile_order -fileset sources_1
file mkdir /home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.srcs/constrs_1
file mkdir /home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.srcs/constrs_1/new
close [ open /home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.srcs/constrs_1/new/ALU_test.xdc w ]
add_files -fileset constrs_1 /home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.srcs/constrs_1/new/ALU_test.xdc
file mkdir /home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open /home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.srcs/sim_1/new/ALU_SIMU.vhd w ]
add_files -fileset sim_1 /home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.srcs/sim_1/new/ALU_SIMU.vhd
update_compile_order -fileset sim_1
export_ip_user_files -of_objects  [get_files /home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.srcs/constrs_1/new/ALU_test.xdc] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 /home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.srcs/constrs_1/new/ALU_test.xdc
update_compile_order -fileset sim_1
launch_runs synth_1 -jobs 6
[Tue Apr 12 10:38:05 2022] Launched synth_1...
Run output will be captured here: /home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 6
[Tue Apr 12 10:40:22 2022] Launched synth_1...
Run output will be captured here: /home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 6
[Tue Apr 12 10:42:34 2022] Launched synth_1...
Run output will be captured here: /home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 6
[Tue Apr 12 10:43:22 2022] Launched synth_1...
Run output will be captured here: /home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Tue Apr 12 10:44:10 2022] Launched impl_1...
Run output will be captured here: /home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 30 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.08 . Memory (MB): peak = 6562.156 ; gain = 1.000 ; free physical = 9762 ; free virtual = 21720
Restored from archive | CPU: 0.050000 secs | Memory: 0.163902 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.08 . Memory (MB): peak = 6562.156 ; gain = 1.000 ; free physical = 9762 ; free virtual = 21720
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 6713.070 ; gain = 334.246 ; free physical = 9693 ; free virtual = 21663
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
reset_run impl_1
launch_runs impl_1 -jobs 6
[Tue Apr 12 10:46:46 2022] Launched impl_1...
Run output will be captured here: /home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.runs/impl_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 30 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 7039.602 ; gain = 0.000 ; free physical = 9279 ; free virtual = 21259
Restored from archive | CPU: 0.010000 secs | Memory: 0.161301 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 7039.602 ; gain = 0.000 ; free physical = 9279 ; free virtual = 21259
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_SIMU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj ALU_SIMU_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.srcs/sim_1/new/ALU_SIMU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU_SIMU
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 85fdfe322208446db5d9005212aa50eb --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot ALU_SIMU_behav xil_defaultlib.ALU_SIMU -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-1360] signal cannot be unconstrained [/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.srcs/sim_1/new/ALU_SIMU.vhd:61]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit alu_simu in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
reset_run synth_1
launch_runs synth_1 -jobs 6
[Tue Apr 12 10:49:52 2022] Launched synth_1...
Run output will be captured here: /home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Tue Apr 12 10:50:26 2022] Launched impl_1...
Run output will be captured here: /home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.runs/impl_1/runme.log
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_SIMU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj ALU_SIMU_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 85fdfe322208446db5d9005212aa50eb --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot ALU_SIMU_behav xil_defaultlib.ALU_SIMU -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-1360] signal cannot be unconstrained [/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.srcs/sim_1/new/ALU_SIMU.vhd:61]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit alu_simu in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
refresh_design
INFO: [Netlist 29-17] Analyzing 30 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 7107.957 ; gain = 0.000 ; free physical = 9222 ; free virtual = 21232
Restored from archive | CPU: 0.000000 secs | Memory: 0.161369 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 7107.957 ; gain = 0.000 ; free physical = 9222 ; free virtual = 21232
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_SIMU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj ALU_SIMU_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 85fdfe322208446db5d9005212aa50eb --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot ALU_SIMU_behav xil_defaultlib.ALU_SIMU -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-1360] signal cannot be unconstrained [/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.srcs/sim_1/new/ALU_SIMU.vhd:61]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit alu_simu in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_SIMU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj ALU_SIMU_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 85fdfe322208446db5d9005212aa50eb --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot ALU_SIMU_behav xil_defaultlib.ALU_SIMU -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-1360] signal cannot be unconstrained [/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.srcs/sim_1/new/ALU_SIMU.vhd:61]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit alu_simu in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_SIMU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj ALU_SIMU_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.srcs/sim_1/new/ALU_SIMU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU_SIMU
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 85fdfe322208446db5d9005212aa50eb --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot ALU_SIMU_behav xil_defaultlib.ALU_SIMU -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-665] expression has 16 elements ; formal alu_out expects 8 [/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.srcs/sim_1/new/ALU_SIMU.vhd:87]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit alu_simu in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_SIMU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj ALU_SIMU_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.srcs/sim_1/new/ALU_SIMU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU_SIMU
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 85fdfe322208446db5d9005212aa50eb --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot ALU_SIMU_behav xil_defaultlib.ALU_SIMU -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.alu_simu
Built simulation snapshot ALU_SIMU_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.sim/sim_1/behav/xsim/xsim.dir/ALU_SIMU_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Apr 12 10:54:52 2022...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ALU_SIMU_behav -key {Behavioral:sim_1:Functional:ALU_SIMU} -tclbatch {ALU_SIMU.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source ALU_SIMU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ALU_SIMU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 7123.164 ; gain = 10.008 ; free physical = 9065 ; free virtual = 21151
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_SIMU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj ALU_SIMU_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 85fdfe322208446db5d9005212aa50eb --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot ALU_SIMU_behav xil_defaultlib.ALU_SIMU -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.alu_simu
Built simulation snapshot ALU_SIMU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ALU_SIMU_behav -key {Behavioral:sim_1:Functional:ALU_SIMU} -tclbatch {ALU_SIMU.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source ALU_SIMU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ALU_SIMU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_SIMU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj ALU_SIMU_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.srcs/sim_1/new/ALU_SIMU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU_SIMU
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 85fdfe322208446db5d9005212aa50eb --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot ALU_SIMU_behav xil_defaultlib.ALU_SIMU -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.alu_simu
Built simulation snapshot ALU_SIMU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ALU_SIMU_behav -key {Behavioral:sim_1:Functional:ALU_SIMU} -tclbatch {ALU_SIMU.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source ALU_SIMU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ALU_SIMU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
add_bp {/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.srcs/sources_1/new/ALU.vhd} 58
remove_bps -file {/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.srcs/sources_1/new/ALU.vhd} -line 58
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_SIMU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj ALU_SIMU_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 85fdfe322208446db5d9005212aa50eb --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot ALU_SIMU_behav xil_defaultlib.ALU_SIMU -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ALU_SIMU_behav -key {Behavioral:sim_1:Functional:ALU_SIMU} -tclbatch {ALU_SIMU.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source ALU_SIMU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ALU_SIMU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_SIMU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj ALU_SIMU_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 85fdfe322208446db5d9005212aa50eb --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot ALU_SIMU_behav xil_defaultlib.ALU_SIMU -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.alu_simu
Built simulation snapshot ALU_SIMU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ALU_SIMU_behav -key {Behavioral:sim_1:Functional:ALU_SIMU} -tclbatch {ALU_SIMU.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source ALU_SIMU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ALU_SIMU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_SIMU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj ALU_SIMU_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.srcs/sim_1/new/ALU_SIMU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU_SIMU
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 85fdfe322208446db5d9005212aa50eb --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot ALU_SIMU_behav xil_defaultlib.ALU_SIMU -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.alu_simu
Built simulation snapshot ALU_SIMU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ALU_SIMU_behav -key {Behavioral:sim_1:Functional:ALU_SIMU} -tclbatch {ALU_SIMU.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source ALU_SIMU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ALU_SIMU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_SIMU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj ALU_SIMU_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.srcs/sim_1/new/ALU_SIMU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU_SIMU
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 85fdfe322208446db5d9005212aa50eb --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot ALU_SIMU_behav xil_defaultlib.ALU_SIMU -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.alu_simu
Built simulation snapshot ALU_SIMU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ALU_SIMU_behav -key {Behavioral:sim_1:Functional:ALU_SIMU} -tclbatch {ALU_SIMU.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source ALU_SIMU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ALU_SIMU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_SIMU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj ALU_SIMU_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.srcs/sim_1/new/ALU_SIMU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU_SIMU
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 85fdfe322208446db5d9005212aa50eb --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot ALU_SIMU_behav xil_defaultlib.ALU_SIMU -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.alu_simu
Built simulation snapshot ALU_SIMU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_SIMU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj ALU_SIMU_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.srcs/sim_1/new/ALU_SIMU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU_SIMU
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 85fdfe322208446db5d9005212aa50eb --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot ALU_SIMU_behav xil_defaultlib.ALU_SIMU -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.alu_simu
Built simulation snapshot ALU_SIMU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_SIMU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj ALU_SIMU_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.srcs/sim_1/new/ALU_SIMU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU_SIMU
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 85fdfe322208446db5d9005212aa50eb --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot ALU_SIMU_behav xil_defaultlib.ALU_SIMU -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.alu_simu
Built simulation snapshot ALU_SIMU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_SIMU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj ALU_SIMU_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 85fdfe322208446db5d9005212aa50eb --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot ALU_SIMU_behav xil_defaultlib.ALU_SIMU -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.alu_simu
Built simulation snapshot ALU_SIMU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 7230.199 ; gain = 0.000 ; free physical = 9945 ; free virtual = 21791
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_SIMU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj ALU_SIMU_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.srcs/sim_1/new/ALU_SIMU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU_SIMU
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 85fdfe322208446db5d9005212aa50eb --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot ALU_SIMU_behav xil_defaultlib.ALU_SIMU -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.alu_simu
Built simulation snapshot ALU_SIMU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_SIMU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj ALU_SIMU_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.srcs/sim_1/new/ALU_SIMU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU_SIMU
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 85fdfe322208446db5d9005212aa50eb --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot ALU_SIMU_behav xil_defaultlib.ALU_SIMU -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.alu_simu
Built simulation snapshot ALU_SIMU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 7246.207 ; gain = 0.000 ; free physical = 9942 ; free virtual = 21790
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_SIMU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj ALU_SIMU_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 85fdfe322208446db5d9005212aa50eb --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot ALU_SIMU_behav xil_defaultlib.ALU_SIMU -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.alu_simu
Built simulation snapshot ALU_SIMU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
add_bp {/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.srcs/sources_1/new/ALU.vhd} 90
remove_bps -file {/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.srcs/sources_1/new/ALU.vhd} -line 90
add_bp {/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.srcs/sources_1/new/ALU.vhd} 90
remove_bps -file {/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.srcs/sources_1/new/ALU.vhd} -line 90
add_bp {/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.srcs/sources_1/new/ALU.vhd} 90
remove_bps -file {/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.srcs/sources_1/new/ALU.vhd} -line 90
add_bp {/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.srcs/sources_1/new/ALU.vhd} 90
remove_bps -file {/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.srcs/sources_1/new/ALU.vhd} -line 90
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_SIMU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj ALU_SIMU_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 85fdfe322208446db5d9005212aa50eb --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot ALU_SIMU_behav xil_defaultlib.ALU_SIMU -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_SIMU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj ALU_SIMU_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 85fdfe322208446db5d9005212aa50eb --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot ALU_SIMU_behav xil_defaultlib.ALU_SIMU -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.alu_simu
Built simulation snapshot ALU_SIMU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_SIMU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj ALU_SIMU_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 85fdfe322208446db5d9005212aa50eb --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot ALU_SIMU_behav xil_defaultlib.ALU_SIMU -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.alu_simu
Built simulation snapshot ALU_SIMU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
ERROR: Array sizes do not match, left array has 8 elements, right array has 9 elements
Time: 1 ns  Iteration: 0  Process: /ALU_SIMU/Label_uut/line__56
  File: /home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.srcs/sources_1/new/ALU.vhd

HDL Line: /home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.srcs/sources_1/new/ALU.vhd:59
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_SIMU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj ALU_SIMU_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 85fdfe322208446db5d9005212aa50eb --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot ALU_SIMU_behav xil_defaultlib.ALU_SIMU -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
ERROR: Array sizes do not match, left array has 8 elements, right array has 9 elements
Time: 1 ns  Iteration: 0  Process: /ALU_SIMU/Label_uut/line__56
  File: /home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.srcs/sources_1/new/ALU.vhd

HDL Line: /home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.srcs/sources_1/new/ALU.vhd:59
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_SIMU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj ALU_SIMU_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 85fdfe322208446db5d9005212aa50eb --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot ALU_SIMU_behav xil_defaultlib.ALU_SIMU -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.alu_simu
Built simulation snapshot ALU_SIMU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
add_bp {/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.srcs/sources_1/new/ALU.vhd} 84
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_SIMU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj ALU_SIMU_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 85fdfe322208446db5d9005212aa50eb --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot ALU_SIMU_behav xil_defaultlib.ALU_SIMU -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_SIMU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj ALU_SIMU_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 85fdfe322208446db5d9005212aa50eb --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot ALU_SIMU_behav xil_defaultlib.ALU_SIMU -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
remove_bps -file {/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.srcs/sources_1/new/ALU.vhd} -line 84
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_SIMU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj ALU_SIMU_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 85fdfe322208446db5d9005212aa50eb --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot ALU_SIMU_behav xil_defaultlib.ALU_SIMU -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.alu_simu
Built simulation snapshot ALU_SIMU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 7331.246 ; gain = 0.000 ; free physical = 8865 ; free virtual = 21008
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_SIMU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj ALU_SIMU_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 85fdfe322208446db5d9005212aa50eb --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot ALU_SIMU_behav xil_defaultlib.ALU_SIMU -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.alu_simu
Built simulation snapshot ALU_SIMU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_SIMU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj ALU_SIMU_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 85fdfe322208446db5d9005212aa50eb --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot ALU_SIMU_behav xil_defaultlib.ALU_SIMU -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.alu_simu
Built simulation snapshot ALU_SIMU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 7358.258 ; gain = 0.000 ; free physical = 8888 ; free virtual = 21031
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_SIMU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj ALU_SIMU_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 85fdfe322208446db5d9005212aa50eb --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot ALU_SIMU_behav xil_defaultlib.ALU_SIMU -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.alu_simu
Built simulation snapshot ALU_SIMU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_SIMU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj ALU_SIMU_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 85fdfe322208446db5d9005212aa50eb --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot ALU_SIMU_behav xil_defaultlib.ALU_SIMU -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.alu_simu
Built simulation snapshot ALU_SIMU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_SIMU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj ALU_SIMU_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 85fdfe322208446db5d9005212aa50eb --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot ALU_SIMU_behav xil_defaultlib.ALU_SIMU -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.alu_simu
Built simulation snapshot ALU_SIMU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory /home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.runs/synth_1

launch_runs synth_1 -jobs 6
[Tue Apr 12 12:15:15 2022] Launched synth_1...
Run output will be captured here: /home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory /home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.runs/synth_1

launch_runs synth_1 -jobs 6
[Tue Apr 12 12:17:41 2022] Launched synth_1...
Run output will be captured here: /home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.runs/synth_1/runme.log
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_SIMU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj ALU_SIMU_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 85fdfe322208446db5d9005212aa50eb --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot ALU_SIMU_behav xil_defaultlib.ALU_SIMU -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.alu_simu
Built simulation snapshot ALU_SIMU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_SIMU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj ALU_SIMU_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 85fdfe322208446db5d9005212aa50eb --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot ALU_SIMU_behav xil_defaultlib.ALU_SIMU -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.alu_simu
Built simulation snapshot ALU_SIMU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
ERROR: Array sizes do not match, left array has 9 elements, right array has 8 elements
Time: 1 ns  Iteration: 0  Process: /ALU_SIMU/Label_uut/line__56
  File: /home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.srcs/sources_1/new/ALU.vhd

HDL Line: /home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.srcs/sources_1/new/ALU.vhd:59
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 7438.297 ; gain = 0.000 ; free physical = 8864 ; free virtual = 21005
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_SIMU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj ALU_SIMU_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 85fdfe322208446db5d9005212aa50eb --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot ALU_SIMU_behav xil_defaultlib.ALU_SIMU -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
ERROR: Array sizes do not match, left array has 9 elements, right array has 8 elements
Time: 1 ns  Iteration: 0  Process: /ALU_SIMU/Label_uut/line__56
  File: /home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.srcs/sources_1/new/ALU.vhd

HDL Line: /home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.srcs/sources_1/new/ALU.vhd:59
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_SIMU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj ALU_SIMU_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 85fdfe322208446db5d9005212aa50eb --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot ALU_SIMU_behav xil_defaultlib.ALU_SIMU -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.alu_simu
Built simulation snapshot ALU_SIMU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
ERROR: Array sizes do not match, left array has 8 elements, right array has 9 elements
Time: 250 ns  Iteration: 0  Process: /ALU_SIMU/Label_uut/line__56
  File: /home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.srcs/sources_1/new/ALU.vhd

HDL Line: /home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.srcs/sources_1/new/ALU.vhd:69
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory /home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.runs/synth_1

launch_runs synth_1 -jobs 6
[Tue Apr 12 12:22:01 2022] Launched synth_1...
Run output will be captured here: /home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.runs/synth_1/runme.log
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_SIMU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj ALU_SIMU_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 85fdfe322208446db5d9005212aa50eb --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot ALU_SIMU_behav xil_defaultlib.ALU_SIMU -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.alu_simu
Built simulation snapshot ALU_SIMU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory /home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.runs/synth_1

launch_runs synth_1 -jobs 6
[Tue Apr 12 12:22:47 2022] Launched synth_1...
Run output will be captured here: /home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Tue Apr 12 12:23:16 2022] Launched impl_1...
Run output will be captured here: /home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.runs/impl_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 31 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 7480.309 ; gain = 0.000 ; free physical = 8866 ; free virtual = 21023
Restored from archive | CPU: 0.010000 secs | Memory: 0.189194 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 7480.309 ; gain = 0.000 ; free physical = 8866 ; free virtual = 21023
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_SIMU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj ALU_SIMU_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 85fdfe322208446db5d9005212aa50eb --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot ALU_SIMU_behav xil_defaultlib.ALU_SIMU -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ALU_SIMU_behav -key {Behavioral:sim_1:Functional:ALU_SIMU} -tclbatch {ALU_SIMU.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source ALU_SIMU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ALU_SIMU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Apr 12 12:25:12 2022...
