0.6
2019.1
May 24 2019
15:06:07
D:/Advait-embedded/Xilinx-Vivado/Xilinx projects/assignment1/assignment1.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
D:/Advait-embedded/Xilinx-Vivado/Xilinx projects/assignment1/assignment1.srcs/sources_1/new/FA_4bit.v,1664860673,verilog,,D:/Advait-embedded/Xilinx-Vivado/Xilinx projects/assignment1/assignment1.srcs/sources_1/new/FA_tb.v,,FA_4bit;FA_DataFlow;FA_GateFlow,,,,,,,,
D:/Advait-embedded/Xilinx-Vivado/Xilinx projects/assignment1/assignment1.srcs/sources_1/new/FA_tb.v,1664861510,verilog,,,,FA_tb,,,,,,,,
