INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/korogodin/xsim_vs_arraysthrowinterface/project_1.srcs/sources_1/new/interf.sv" into library xil_defaultlib
WARNING: [VRFC 10-1033] modport declaration id without direction not allowed, violates IEEE 1800 syntax [/home/korogodin/xsim_vs_arraysthrowinterface/project_1.srcs/sources_1/new/interf.sv:30]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/korogodin/xsim_vs_arraysthrowinterface/project_1.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/korogodin/xsim_vs_arraysthrowinterface/project_1.srcs/sources_1/new/test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/korogodin/xsim_vs_arraysthrowinterface/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
