Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Mon Jun  5 02:43:21 2023
| Host         : Salvatore running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  165         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (165)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (310)
5. checking no_input_delay (3)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (165)
--------------------------
 There are 165 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (310)
--------------------------------------------------
 There are 310 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  322          inf        0.000                      0                  322           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           322 Endpoints
Min Delay           322 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 acc_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mdr_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        53.249ns  (logic 19.634ns (36.872%)  route 33.615ns (63.128%))
  Logic Levels:           64  (CARRY4=29 FDRE=1 LUT4=18 LUT6=15 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y10         FDRE                         0.000     0.000 r  acc_reg[5]/C
    SLICE_X62Y10         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  acc_reg[5]/Q
                         net (fo=92, routed)          2.427     2.883    b[5]
    SLICE_X60Y13         LUT6 (Prop_lut6_I3_O)        0.124     3.007 r  mdr[15]_i_22/O
                         net (fo=2, routed)           0.897     3.903    mdr[15]_i_22_n_0
    SLICE_X60Y13         LUT4 (Prop_lut4_I3_O)        0.150     4.053 r  mdr[14]_i_26/O
                         net (fo=6, routed)           0.430     4.484    mdr[14]_i_26_n_0
    SLICE_X61Y14         LUT4 (Prop_lut4_I2_O)        0.328     4.812 r  mdr[14]_i_25/O
                         net (fo=1, routed)           0.000     4.812    mdr[14]_i_25_n_0
    SLICE_X61Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.344 r  mdr_reg[14]_i_14/CO[3]
                         net (fo=18, routed)          1.475     6.819    mdr_reg[14]_i_14_n_0
    SLICE_X58Y15         LUT6 (Prop_lut6_I0_O)        0.124     6.943 r  mdr[13]_i_33/O
                         net (fo=4, routed)           0.886     7.829    mdr[13]_i_33_n_0
    SLICE_X59Y15         LUT4 (Prop_lut4_I2_O)        0.124     7.953 r  mdr[13]_i_29/O
                         net (fo=1, routed)           0.000     7.953    mdr[13]_i_29_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.503 r  mdr_reg[13]_i_16/CO[3]
                         net (fo=1, routed)           0.000     8.503    mdr_reg[13]_i_16_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.774 r  mdr_reg[13]_i_8/CO[0]
                         net (fo=13, routed)          1.185     9.959    mdr_reg[13]_i_8_n_3
    SLICE_X58Y12         LUT4 (Prop_lut4_I2_O)        0.401    10.360 r  mdr[12]_i_31/O
                         net (fo=4, routed)           0.660    11.020    mdr[12]_i_31_n_0
    SLICE_X58Y13         LUT4 (Prop_lut4_I2_O)        0.326    11.346 r  mdr[12]_i_24/O
                         net (fo=1, routed)           0.000    11.346    mdr[12]_i_24_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.896 r  mdr_reg[12]_i_12/CO[3]
                         net (fo=1, routed)           0.000    11.896    mdr_reg[12]_i_12_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.167 r  mdr_reg[12]_i_9/CO[0]
                         net (fo=13, routed)          0.633    12.799    mdr_reg[12]_i_9_n_3
    SLICE_X60Y13         LUT4 (Prop_lut4_I0_O)        0.373    13.172 r  mdr[11]_i_37/O
                         net (fo=4, routed)           1.046    14.218    mdr[11]_i_37_n_0
    SLICE_X54Y13         LUT4 (Prop_lut4_I2_O)        0.124    14.342 r  mdr[11]_i_26/O
                         net (fo=1, routed)           0.000    14.342    mdr[11]_i_26_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.875 r  mdr_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000    14.875    mdr_reg[11]_i_13_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.129 r  mdr_reg[11]_i_7/CO[0]
                         net (fo=13, routed)          1.027    16.156    mdr_reg[11]_i_7_n_3
    SLICE_X57Y12         LUT6 (Prop_lut6_I5_O)        0.367    16.523 r  mdr[10]_i_33/O
                         net (fo=5, routed)           0.961    17.484    mdr[10]_i_33_n_0
    SLICE_X56Y13         LUT4 (Prop_lut4_I2_O)        0.124    17.608 r  mdr[10]_i_24/O
                         net (fo=1, routed)           0.000    17.608    mdr[10]_i_24_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.141 r  mdr_reg[10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    18.141    mdr_reg[10]_i_12_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    18.395 r  mdr_reg[10]_i_7/CO[0]
                         net (fo=13, routed)          1.061    19.456    mdr_reg[10]_i_7_n_3
    SLICE_X56Y12         LUT6 (Prop_lut6_I5_O)        0.367    19.823 r  mdr[9]_i_36/O
                         net (fo=5, routed)           0.832    20.655    mdr[9]_i_36_n_0
    SLICE_X55Y12         LUT4 (Prop_lut4_I2_O)        0.124    20.779 r  mdr[9]_i_22/O
                         net (fo=1, routed)           0.000    20.779    mdr[9]_i_22_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.180 r  mdr_reg[9]_i_11/CO[3]
                         net (fo=1, routed)           0.000    21.180    mdr_reg[9]_i_11_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    21.451 r  mdr_reg[9]_i_5/CO[0]
                         net (fo=13, routed)          1.476    22.927    mdr_reg[9]_i_5_n_3
    SLICE_X55Y10         LUT6 (Prop_lut6_I0_O)        0.373    23.300 r  mdr[7]_i_44/O
                         net (fo=5, routed)           0.686    23.987    mdr[7]_i_44_n_0
    SLICE_X54Y9          LUT4 (Prop_lut4_I0_O)        0.124    24.111 r  mdr[8]_i_28/O
                         net (fo=1, routed)           0.000    24.111    mdr[8]_i_28_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.644 r  mdr_reg[8]_i_18/CO[3]
                         net (fo=1, routed)           0.000    24.644    mdr_reg[8]_i_18_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    24.898 r  mdr_reg[8]_i_13/CO[0]
                         net (fo=13, routed)          1.033    25.931    p_0_in__0
    SLICE_X55Y9          LUT6 (Prop_lut6_I4_O)        0.367    26.298 r  mdr[7]_i_32/O
                         net (fo=5, routed)           1.144    27.442    mdr[7]_i_32_n_0
    SLICE_X56Y9          LUT4 (Prop_lut4_I2_O)        0.124    27.566 r  mdr[7]_i_21/O
                         net (fo=1, routed)           0.000    27.566    mdr[7]_i_21_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    27.946 r  mdr_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    27.946    mdr_reg[7]_i_10_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    28.200 r  mdr_reg[7]_i_6/CO[0]
                         net (fo=13, routed)          1.126    29.327    p_0_in[6]
    SLICE_X56Y8          LUT6 (Prop_lut6_I4_O)        0.367    29.694 r  mdr[6]_i_32/O
                         net (fo=5, routed)           1.137    30.831    mdr[6]_i_32_n_0
    SLICE_X54Y6          LUT4 (Prop_lut4_I2_O)        0.124    30.955 r  mdr[6]_i_22/O
                         net (fo=1, routed)           0.000    30.955    mdr[6]_i_22_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    31.335 r  mdr_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    31.335    mdr_reg[6]_i_10_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    31.589 r  mdr_reg[6]_i_6/CO[0]
                         net (fo=13, routed)          1.066    32.654    p_0_in[5]
    SLICE_X55Y6          LUT6 (Prop_lut6_I4_O)        0.367    33.021 r  mdr[5]_i_35/O
                         net (fo=5, routed)           0.831    33.852    mdr[5]_i_35_n_0
    SLICE_X56Y6          LUT4 (Prop_lut4_I2_O)        0.124    33.976 r  mdr[5]_i_23/O
                         net (fo=1, routed)           0.000    33.976    mdr[5]_i_23_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    34.356 r  mdr_reg[5]_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.356    mdr_reg[5]_i_11_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    34.610 r  mdr_reg[5]_i_6/CO[0]
                         net (fo=13, routed)          0.998    35.608    p_0_in[4]
    SLICE_X55Y5          LUT6 (Prop_lut6_I4_O)        0.367    35.975 r  mdr[4]_i_37/O
                         net (fo=5, routed)           0.993    36.968    mdr[4]_i_37_n_0
    SLICE_X56Y3          LUT4 (Prop_lut4_I2_O)        0.124    37.092 r  mdr[4]_i_26/O
                         net (fo=1, routed)           0.000    37.092    mdr[4]_i_26_n_0
    SLICE_X56Y3          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    37.472 r  mdr_reg[4]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.472    mdr_reg[4]_i_14_n_0
    SLICE_X56Y4          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    37.726 r  mdr_reg[4]_i_8/CO[0]
                         net (fo=13, routed)          1.339    39.065    p_0_in[3]
    SLICE_X56Y2          LUT6 (Prop_lut6_I0_O)        0.367    39.432 r  mdr[3]_i_37/O
                         net (fo=5, routed)           0.443    39.876    mdr[3]_i_37_n_0
    SLICE_X55Y2          LUT4 (Prop_lut4_I0_O)        0.124    40.000 r  mdr[3]_i_25/O
                         net (fo=1, routed)           0.000    40.000    mdr[3]_i_25_n_0
    SLICE_X55Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.550 r  mdr_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.550    mdr_reg[3]_i_12_n_0
    SLICE_X55Y3          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    40.821 r  mdr_reg[3]_i_9/CO[0]
                         net (fo=13, routed)          0.888    41.709    p_0_in[2]
    SLICE_X54Y2          LUT4 (Prop_lut4_I0_O)        0.373    42.082 r  mdr[2]_i_34/O
                         net (fo=4, routed)           0.823    42.905    mdr[2]_i_34_n_0
    SLICE_X54Y3          LUT4 (Prop_lut4_I0_O)        0.124    43.029 r  mdr[2]_i_27/O
                         net (fo=1, routed)           0.000    43.029    mdr[2]_i_27_n_0
    SLICE_X54Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    43.562 r  mdr_reg[2]_i_13/CO[3]
                         net (fo=1, routed)           0.000    43.562    mdr_reg[2]_i_13_n_0
    SLICE_X54Y4          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    43.816 r  mdr_reg[2]_i_6/CO[0]
                         net (fo=14, routed)          1.385    45.202    p_0_in[1]
    SLICE_X58Y1          LUT6 (Prop_lut6_I2_O)        0.367    45.569 r  mdr[1]_i_39/O
                         net (fo=5, routed)           0.982    46.551    mdr[1]_i_39_n_0
    SLICE_X57Y1          LUT4 (Prop_lut4_I2_O)        0.124    46.675 r  mdr[1]_i_29/O
                         net (fo=1, routed)           0.000    46.675    mdr[1]_i_29_n_0
    SLICE_X57Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.225 r  mdr_reg[1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    47.225    mdr_reg[1]_i_18_n_0
    SLICE_X57Y2          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    47.496 r  mdr_reg[1]_i_10/CO[0]
                         net (fo=14, routed)          1.181    48.677    mdr_reg[1]_i_10_n_3
    SLICE_X54Y1          LUT6 (Prop_lut6_I3_O)        0.373    49.050 r  mdr[0]_i_26/O
                         net (fo=2, routed)           0.966    50.015    mdr[0]_i_26_n_0
    SLICE_X56Y0          LUT6 (Prop_lut6_I5_O)        0.124    50.139 r  mdr[0]_i_21/O
                         net (fo=1, routed)           0.000    50.139    mdr[0]_i_21_n_0
    SLICE_X56Y0          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    50.515 r  mdr_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    50.515    mdr_reg[0]_i_14_n_0
    SLICE_X56Y1          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    50.769 r  mdr_reg[0]_i_13/CO[0]
                         net (fo=1, routed)           0.876    51.645    n21
    SLICE_X61Y3          LUT6 (Prop_lut6_I5_O)        0.367    52.012 f  mdr[0]_i_12/O
                         net (fo=1, routed)           0.000    52.012    mdr[0]_i_12_n_0
    SLICE_X61Y3          MUXF7 (Prop_muxf7_I1_O)      0.217    52.229 f  mdr_reg[0]_i_4/O
                         net (fo=1, routed)           0.721    52.950    mdr_reg[0]_i_4_n_0
    SLICE_X61Y6          LUT6 (Prop_lut6_I4_O)        0.299    53.249 r  mdr[0]_i_1/O
                         net (fo=1, routed)           0.000    53.249    mdr[0]_i_1_n_0
    SLICE_X61Y6          FDRE                                         r  mdr_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 acc_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mdr_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        50.712ns  (logic 18.121ns (35.733%)  route 32.591ns (64.267%))
  Logic Levels:           59  (CARRY4=27 FDRE=1 LUT4=18 LUT6=13)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y10         FDRE                         0.000     0.000 r  acc_reg[5]/C
    SLICE_X62Y10         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  acc_reg[5]/Q
                         net (fo=92, routed)          2.427     2.883    b[5]
    SLICE_X60Y13         LUT6 (Prop_lut6_I3_O)        0.124     3.007 r  mdr[15]_i_22/O
                         net (fo=2, routed)           0.897     3.903    mdr[15]_i_22_n_0
    SLICE_X60Y13         LUT4 (Prop_lut4_I3_O)        0.150     4.053 r  mdr[14]_i_26/O
                         net (fo=6, routed)           0.430     4.484    mdr[14]_i_26_n_0
    SLICE_X61Y14         LUT4 (Prop_lut4_I2_O)        0.328     4.812 r  mdr[14]_i_25/O
                         net (fo=1, routed)           0.000     4.812    mdr[14]_i_25_n_0
    SLICE_X61Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.344 r  mdr_reg[14]_i_14/CO[3]
                         net (fo=18, routed)          1.475     6.819    mdr_reg[14]_i_14_n_0
    SLICE_X58Y15         LUT6 (Prop_lut6_I0_O)        0.124     6.943 r  mdr[13]_i_33/O
                         net (fo=4, routed)           0.886     7.829    mdr[13]_i_33_n_0
    SLICE_X59Y15         LUT4 (Prop_lut4_I2_O)        0.124     7.953 r  mdr[13]_i_29/O
                         net (fo=1, routed)           0.000     7.953    mdr[13]_i_29_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.503 r  mdr_reg[13]_i_16/CO[3]
                         net (fo=1, routed)           0.000     8.503    mdr_reg[13]_i_16_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.774 r  mdr_reg[13]_i_8/CO[0]
                         net (fo=13, routed)          1.185     9.959    mdr_reg[13]_i_8_n_3
    SLICE_X58Y12         LUT4 (Prop_lut4_I2_O)        0.401    10.360 r  mdr[12]_i_31/O
                         net (fo=4, routed)           0.660    11.020    mdr[12]_i_31_n_0
    SLICE_X58Y13         LUT4 (Prop_lut4_I2_O)        0.326    11.346 r  mdr[12]_i_24/O
                         net (fo=1, routed)           0.000    11.346    mdr[12]_i_24_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.896 r  mdr_reg[12]_i_12/CO[3]
                         net (fo=1, routed)           0.000    11.896    mdr_reg[12]_i_12_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.167 r  mdr_reg[12]_i_9/CO[0]
                         net (fo=13, routed)          0.633    12.799    mdr_reg[12]_i_9_n_3
    SLICE_X60Y13         LUT4 (Prop_lut4_I0_O)        0.373    13.172 r  mdr[11]_i_37/O
                         net (fo=4, routed)           1.046    14.218    mdr[11]_i_37_n_0
    SLICE_X54Y13         LUT4 (Prop_lut4_I2_O)        0.124    14.342 r  mdr[11]_i_26/O
                         net (fo=1, routed)           0.000    14.342    mdr[11]_i_26_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.875 r  mdr_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000    14.875    mdr_reg[11]_i_13_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.129 r  mdr_reg[11]_i_7/CO[0]
                         net (fo=13, routed)          1.027    16.156    mdr_reg[11]_i_7_n_3
    SLICE_X57Y12         LUT6 (Prop_lut6_I5_O)        0.367    16.523 r  mdr[10]_i_33/O
                         net (fo=5, routed)           0.961    17.484    mdr[10]_i_33_n_0
    SLICE_X56Y13         LUT4 (Prop_lut4_I2_O)        0.124    17.608 r  mdr[10]_i_24/O
                         net (fo=1, routed)           0.000    17.608    mdr[10]_i_24_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.141 r  mdr_reg[10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    18.141    mdr_reg[10]_i_12_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    18.395 r  mdr_reg[10]_i_7/CO[0]
                         net (fo=13, routed)          1.061    19.456    mdr_reg[10]_i_7_n_3
    SLICE_X56Y12         LUT6 (Prop_lut6_I5_O)        0.367    19.823 r  mdr[9]_i_36/O
                         net (fo=5, routed)           0.832    20.655    mdr[9]_i_36_n_0
    SLICE_X55Y12         LUT4 (Prop_lut4_I2_O)        0.124    20.779 r  mdr[9]_i_22/O
                         net (fo=1, routed)           0.000    20.779    mdr[9]_i_22_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.180 r  mdr_reg[9]_i_11/CO[3]
                         net (fo=1, routed)           0.000    21.180    mdr_reg[9]_i_11_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    21.451 r  mdr_reg[9]_i_5/CO[0]
                         net (fo=13, routed)          1.476    22.927    mdr_reg[9]_i_5_n_3
    SLICE_X55Y10         LUT6 (Prop_lut6_I0_O)        0.373    23.300 r  mdr[7]_i_44/O
                         net (fo=5, routed)           0.686    23.987    mdr[7]_i_44_n_0
    SLICE_X54Y9          LUT4 (Prop_lut4_I0_O)        0.124    24.111 r  mdr[8]_i_28/O
                         net (fo=1, routed)           0.000    24.111    mdr[8]_i_28_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.644 r  mdr_reg[8]_i_18/CO[3]
                         net (fo=1, routed)           0.000    24.644    mdr_reg[8]_i_18_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    24.898 r  mdr_reg[8]_i_13/CO[0]
                         net (fo=13, routed)          1.033    25.931    p_0_in__0
    SLICE_X55Y9          LUT6 (Prop_lut6_I4_O)        0.367    26.298 r  mdr[7]_i_32/O
                         net (fo=5, routed)           1.144    27.442    mdr[7]_i_32_n_0
    SLICE_X56Y9          LUT4 (Prop_lut4_I2_O)        0.124    27.566 r  mdr[7]_i_21/O
                         net (fo=1, routed)           0.000    27.566    mdr[7]_i_21_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    27.946 r  mdr_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    27.946    mdr_reg[7]_i_10_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    28.200 r  mdr_reg[7]_i_6/CO[0]
                         net (fo=13, routed)          1.126    29.327    p_0_in[6]
    SLICE_X56Y8          LUT6 (Prop_lut6_I4_O)        0.367    29.694 r  mdr[6]_i_32/O
                         net (fo=5, routed)           1.137    30.831    mdr[6]_i_32_n_0
    SLICE_X54Y6          LUT4 (Prop_lut4_I2_O)        0.124    30.955 r  mdr[6]_i_22/O
                         net (fo=1, routed)           0.000    30.955    mdr[6]_i_22_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    31.335 r  mdr_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    31.335    mdr_reg[6]_i_10_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    31.589 r  mdr_reg[6]_i_6/CO[0]
                         net (fo=13, routed)          1.066    32.654    p_0_in[5]
    SLICE_X55Y6          LUT6 (Prop_lut6_I4_O)        0.367    33.021 r  mdr[5]_i_35/O
                         net (fo=5, routed)           0.831    33.852    mdr[5]_i_35_n_0
    SLICE_X56Y6          LUT4 (Prop_lut4_I2_O)        0.124    33.976 r  mdr[5]_i_23/O
                         net (fo=1, routed)           0.000    33.976    mdr[5]_i_23_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    34.356 r  mdr_reg[5]_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.356    mdr_reg[5]_i_11_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    34.610 r  mdr_reg[5]_i_6/CO[0]
                         net (fo=13, routed)          0.998    35.608    p_0_in[4]
    SLICE_X55Y5          LUT6 (Prop_lut6_I4_O)        0.367    35.975 r  mdr[4]_i_37/O
                         net (fo=5, routed)           0.993    36.968    mdr[4]_i_37_n_0
    SLICE_X56Y3          LUT4 (Prop_lut4_I2_O)        0.124    37.092 r  mdr[4]_i_26/O
                         net (fo=1, routed)           0.000    37.092    mdr[4]_i_26_n_0
    SLICE_X56Y3          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    37.472 r  mdr_reg[4]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.472    mdr_reg[4]_i_14_n_0
    SLICE_X56Y4          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    37.726 r  mdr_reg[4]_i_8/CO[0]
                         net (fo=13, routed)          1.339    39.065    p_0_in[3]
    SLICE_X56Y2          LUT6 (Prop_lut6_I0_O)        0.367    39.432 r  mdr[3]_i_37/O
                         net (fo=5, routed)           0.443    39.876    mdr[3]_i_37_n_0
    SLICE_X55Y2          LUT4 (Prop_lut4_I0_O)        0.124    40.000 r  mdr[3]_i_25/O
                         net (fo=1, routed)           0.000    40.000    mdr[3]_i_25_n_0
    SLICE_X55Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.550 r  mdr_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.550    mdr_reg[3]_i_12_n_0
    SLICE_X55Y3          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    40.821 r  mdr_reg[3]_i_9/CO[0]
                         net (fo=13, routed)          0.888    41.709    p_0_in[2]
    SLICE_X54Y2          LUT4 (Prop_lut4_I0_O)        0.373    42.082 r  mdr[2]_i_34/O
                         net (fo=4, routed)           0.823    42.905    mdr[2]_i_34_n_0
    SLICE_X54Y3          LUT4 (Prop_lut4_I0_O)        0.124    43.029 r  mdr[2]_i_27/O
                         net (fo=1, routed)           0.000    43.029    mdr[2]_i_27_n_0
    SLICE_X54Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    43.562 r  mdr_reg[2]_i_13/CO[3]
                         net (fo=1, routed)           0.000    43.562    mdr_reg[2]_i_13_n_0
    SLICE_X54Y4          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    43.816 r  mdr_reg[2]_i_6/CO[0]
                         net (fo=14, routed)          1.385    45.202    p_0_in[1]
    SLICE_X58Y1          LUT6 (Prop_lut6_I2_O)        0.367    45.569 r  mdr[1]_i_39/O
                         net (fo=5, routed)           0.982    46.551    mdr[1]_i_39_n_0
    SLICE_X57Y1          LUT4 (Prop_lut4_I2_O)        0.124    46.675 r  mdr[1]_i_29/O
                         net (fo=1, routed)           0.000    46.675    mdr[1]_i_29_n_0
    SLICE_X57Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.225 r  mdr_reg[1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    47.225    mdr_reg[1]_i_18_n_0
    SLICE_X57Y2          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    47.496 r  mdr_reg[1]_i_10/CO[0]
                         net (fo=14, routed)          1.779    49.274    mdr_reg[1]_i_10_n_3
    SLICE_X63Y4          LUT6 (Prop_lut6_I3_O)        0.373    49.647 f  mdr[1]_i_3/O
                         net (fo=1, routed)           0.940    50.588    mdr[1]_i_3_n_0
    SLICE_X65Y6          LUT6 (Prop_lut6_I2_O)        0.124    50.712 r  mdr[1]_i_1/O
                         net (fo=1, routed)           0.000    50.712    mdr[1]_i_1_n_0
    SLICE_X65Y6          FDRE                                         r  mdr_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 acc_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mdr_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        46.657ns  (logic 16.927ns (36.280%)  route 29.730ns (63.720%))
  Logic Levels:           56  (CARRY4=25 FDRE=1 LUT3=1 LUT4=17 LUT6=12)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y10         FDRE                         0.000     0.000 r  acc_reg[5]/C
    SLICE_X62Y10         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  acc_reg[5]/Q
                         net (fo=92, routed)          2.427     2.883    b[5]
    SLICE_X60Y13         LUT6 (Prop_lut6_I3_O)        0.124     3.007 r  mdr[15]_i_22/O
                         net (fo=2, routed)           0.897     3.903    mdr[15]_i_22_n_0
    SLICE_X60Y13         LUT4 (Prop_lut4_I3_O)        0.150     4.053 r  mdr[14]_i_26/O
                         net (fo=6, routed)           0.430     4.484    mdr[14]_i_26_n_0
    SLICE_X61Y14         LUT4 (Prop_lut4_I2_O)        0.328     4.812 r  mdr[14]_i_25/O
                         net (fo=1, routed)           0.000     4.812    mdr[14]_i_25_n_0
    SLICE_X61Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.344 r  mdr_reg[14]_i_14/CO[3]
                         net (fo=18, routed)          1.475     6.819    mdr_reg[14]_i_14_n_0
    SLICE_X58Y15         LUT6 (Prop_lut6_I0_O)        0.124     6.943 r  mdr[13]_i_33/O
                         net (fo=4, routed)           0.886     7.829    mdr[13]_i_33_n_0
    SLICE_X59Y15         LUT4 (Prop_lut4_I2_O)        0.124     7.953 r  mdr[13]_i_29/O
                         net (fo=1, routed)           0.000     7.953    mdr[13]_i_29_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.503 r  mdr_reg[13]_i_16/CO[3]
                         net (fo=1, routed)           0.000     8.503    mdr_reg[13]_i_16_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.774 r  mdr_reg[13]_i_8/CO[0]
                         net (fo=13, routed)          1.185     9.959    mdr_reg[13]_i_8_n_3
    SLICE_X58Y12         LUT4 (Prop_lut4_I2_O)        0.401    10.360 r  mdr[12]_i_31/O
                         net (fo=4, routed)           0.660    11.020    mdr[12]_i_31_n_0
    SLICE_X58Y13         LUT4 (Prop_lut4_I2_O)        0.326    11.346 r  mdr[12]_i_24/O
                         net (fo=1, routed)           0.000    11.346    mdr[12]_i_24_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.896 r  mdr_reg[12]_i_12/CO[3]
                         net (fo=1, routed)           0.000    11.896    mdr_reg[12]_i_12_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.167 r  mdr_reg[12]_i_9/CO[0]
                         net (fo=13, routed)          0.633    12.799    mdr_reg[12]_i_9_n_3
    SLICE_X60Y13         LUT4 (Prop_lut4_I0_O)        0.373    13.172 r  mdr[11]_i_37/O
                         net (fo=4, routed)           1.046    14.218    mdr[11]_i_37_n_0
    SLICE_X54Y13         LUT4 (Prop_lut4_I2_O)        0.124    14.342 r  mdr[11]_i_26/O
                         net (fo=1, routed)           0.000    14.342    mdr[11]_i_26_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.875 r  mdr_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000    14.875    mdr_reg[11]_i_13_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.129 r  mdr_reg[11]_i_7/CO[0]
                         net (fo=13, routed)          1.027    16.156    mdr_reg[11]_i_7_n_3
    SLICE_X57Y12         LUT6 (Prop_lut6_I5_O)        0.367    16.523 r  mdr[10]_i_33/O
                         net (fo=5, routed)           0.961    17.484    mdr[10]_i_33_n_0
    SLICE_X56Y13         LUT4 (Prop_lut4_I2_O)        0.124    17.608 r  mdr[10]_i_24/O
                         net (fo=1, routed)           0.000    17.608    mdr[10]_i_24_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.141 r  mdr_reg[10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    18.141    mdr_reg[10]_i_12_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    18.395 r  mdr_reg[10]_i_7/CO[0]
                         net (fo=13, routed)          1.061    19.456    mdr_reg[10]_i_7_n_3
    SLICE_X56Y12         LUT6 (Prop_lut6_I5_O)        0.367    19.823 r  mdr[9]_i_36/O
                         net (fo=5, routed)           0.832    20.655    mdr[9]_i_36_n_0
    SLICE_X55Y12         LUT4 (Prop_lut4_I2_O)        0.124    20.779 r  mdr[9]_i_22/O
                         net (fo=1, routed)           0.000    20.779    mdr[9]_i_22_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.180 r  mdr_reg[9]_i_11/CO[3]
                         net (fo=1, routed)           0.000    21.180    mdr_reg[9]_i_11_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    21.451 r  mdr_reg[9]_i_5/CO[0]
                         net (fo=13, routed)          1.476    22.927    mdr_reg[9]_i_5_n_3
    SLICE_X55Y10         LUT6 (Prop_lut6_I0_O)        0.373    23.300 r  mdr[7]_i_44/O
                         net (fo=5, routed)           0.686    23.987    mdr[7]_i_44_n_0
    SLICE_X54Y9          LUT4 (Prop_lut4_I0_O)        0.124    24.111 r  mdr[8]_i_28/O
                         net (fo=1, routed)           0.000    24.111    mdr[8]_i_28_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.644 r  mdr_reg[8]_i_18/CO[3]
                         net (fo=1, routed)           0.000    24.644    mdr_reg[8]_i_18_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    24.898 r  mdr_reg[8]_i_13/CO[0]
                         net (fo=13, routed)          1.033    25.931    p_0_in__0
    SLICE_X55Y9          LUT6 (Prop_lut6_I4_O)        0.367    26.298 r  mdr[7]_i_32/O
                         net (fo=5, routed)           1.144    27.442    mdr[7]_i_32_n_0
    SLICE_X56Y9          LUT4 (Prop_lut4_I2_O)        0.124    27.566 r  mdr[7]_i_21/O
                         net (fo=1, routed)           0.000    27.566    mdr[7]_i_21_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    27.946 r  mdr_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    27.946    mdr_reg[7]_i_10_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    28.200 r  mdr_reg[7]_i_6/CO[0]
                         net (fo=13, routed)          1.126    29.327    p_0_in[6]
    SLICE_X56Y8          LUT6 (Prop_lut6_I4_O)        0.367    29.694 r  mdr[6]_i_32/O
                         net (fo=5, routed)           1.137    30.831    mdr[6]_i_32_n_0
    SLICE_X54Y6          LUT4 (Prop_lut4_I2_O)        0.124    30.955 r  mdr[6]_i_22/O
                         net (fo=1, routed)           0.000    30.955    mdr[6]_i_22_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    31.335 r  mdr_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    31.335    mdr_reg[6]_i_10_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    31.589 r  mdr_reg[6]_i_6/CO[0]
                         net (fo=13, routed)          1.066    32.654    p_0_in[5]
    SLICE_X55Y6          LUT6 (Prop_lut6_I4_O)        0.367    33.021 r  mdr[5]_i_35/O
                         net (fo=5, routed)           0.831    33.852    mdr[5]_i_35_n_0
    SLICE_X56Y6          LUT4 (Prop_lut4_I2_O)        0.124    33.976 r  mdr[5]_i_23/O
                         net (fo=1, routed)           0.000    33.976    mdr[5]_i_23_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    34.356 r  mdr_reg[5]_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.356    mdr_reg[5]_i_11_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    34.610 r  mdr_reg[5]_i_6/CO[0]
                         net (fo=13, routed)          0.998    35.608    p_0_in[4]
    SLICE_X55Y5          LUT6 (Prop_lut6_I4_O)        0.367    35.975 r  mdr[4]_i_37/O
                         net (fo=5, routed)           0.993    36.968    mdr[4]_i_37_n_0
    SLICE_X56Y3          LUT4 (Prop_lut4_I2_O)        0.124    37.092 r  mdr[4]_i_26/O
                         net (fo=1, routed)           0.000    37.092    mdr[4]_i_26_n_0
    SLICE_X56Y3          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    37.472 r  mdr_reg[4]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.472    mdr_reg[4]_i_14_n_0
    SLICE_X56Y4          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    37.726 r  mdr_reg[4]_i_8/CO[0]
                         net (fo=13, routed)          1.339    39.065    p_0_in[3]
    SLICE_X56Y2          LUT6 (Prop_lut6_I0_O)        0.367    39.432 r  mdr[3]_i_37/O
                         net (fo=5, routed)           0.443    39.876    mdr[3]_i_37_n_0
    SLICE_X55Y2          LUT4 (Prop_lut4_I0_O)        0.124    40.000 r  mdr[3]_i_25/O
                         net (fo=1, routed)           0.000    40.000    mdr[3]_i_25_n_0
    SLICE_X55Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.550 r  mdr_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.550    mdr_reg[3]_i_12_n_0
    SLICE_X55Y3          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    40.821 r  mdr_reg[3]_i_9/CO[0]
                         net (fo=13, routed)          0.888    41.709    p_0_in[2]
    SLICE_X54Y2          LUT4 (Prop_lut4_I0_O)        0.373    42.082 r  mdr[2]_i_34/O
                         net (fo=4, routed)           0.823    42.905    mdr[2]_i_34_n_0
    SLICE_X54Y3          LUT4 (Prop_lut4_I0_O)        0.124    43.029 r  mdr[2]_i_27/O
                         net (fo=1, routed)           0.000    43.029    mdr[2]_i_27_n_0
    SLICE_X54Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    43.562 r  mdr_reg[2]_i_13/CO[3]
                         net (fo=1, routed)           0.000    43.562    mdr_reg[2]_i_13_n_0
    SLICE_X54Y4          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    43.816 r  mdr_reg[2]_i_6/CO[0]
                         net (fo=14, routed)          0.562    44.378    p_0_in[1]
    SLICE_X58Y4          LUT6 (Prop_lut6_I1_O)        0.367    44.745 r  mdr[2]_i_3/O
                         net (fo=1, routed)           0.951    45.696    mdr[2]_i_3_n_0
    SLICE_X61Y7          LUT6 (Prop_lut6_I1_O)        0.124    45.820 r  mdr[2]_i_2/O
                         net (fo=1, routed)           0.713    46.533    mdr[2]_i_2_n_0
    SLICE_X61Y8          LUT3 (Prop_lut3_I0_O)        0.124    46.657 r  mdr[2]_i_1/O
                         net (fo=1, routed)           0.000    46.657    mdr[2]_i_1_n_0
    SLICE_X61Y8          FDRE                                         r  mdr_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 acc_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mdr_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        43.891ns  (logic 15.525ns (35.372%)  route 28.366ns (64.628%))
  Logic Levels:           51  (CARRY4=23 FDRE=1 LUT4=15 LUT5=1 LUT6=11)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y10         FDRE                         0.000     0.000 r  acc_reg[5]/C
    SLICE_X62Y10         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  acc_reg[5]/Q
                         net (fo=92, routed)          2.427     2.883    b[5]
    SLICE_X60Y13         LUT6 (Prop_lut6_I3_O)        0.124     3.007 r  mdr[15]_i_22/O
                         net (fo=2, routed)           0.897     3.903    mdr[15]_i_22_n_0
    SLICE_X60Y13         LUT4 (Prop_lut4_I3_O)        0.150     4.053 r  mdr[14]_i_26/O
                         net (fo=6, routed)           0.430     4.484    mdr[14]_i_26_n_0
    SLICE_X61Y14         LUT4 (Prop_lut4_I2_O)        0.328     4.812 r  mdr[14]_i_25/O
                         net (fo=1, routed)           0.000     4.812    mdr[14]_i_25_n_0
    SLICE_X61Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.344 r  mdr_reg[14]_i_14/CO[3]
                         net (fo=18, routed)          1.475     6.819    mdr_reg[14]_i_14_n_0
    SLICE_X58Y15         LUT6 (Prop_lut6_I0_O)        0.124     6.943 r  mdr[13]_i_33/O
                         net (fo=4, routed)           0.886     7.829    mdr[13]_i_33_n_0
    SLICE_X59Y15         LUT4 (Prop_lut4_I2_O)        0.124     7.953 r  mdr[13]_i_29/O
                         net (fo=1, routed)           0.000     7.953    mdr[13]_i_29_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.503 r  mdr_reg[13]_i_16/CO[3]
                         net (fo=1, routed)           0.000     8.503    mdr_reg[13]_i_16_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.774 r  mdr_reg[13]_i_8/CO[0]
                         net (fo=13, routed)          1.185     9.959    mdr_reg[13]_i_8_n_3
    SLICE_X58Y12         LUT4 (Prop_lut4_I2_O)        0.401    10.360 r  mdr[12]_i_31/O
                         net (fo=4, routed)           0.660    11.020    mdr[12]_i_31_n_0
    SLICE_X58Y13         LUT4 (Prop_lut4_I2_O)        0.326    11.346 r  mdr[12]_i_24/O
                         net (fo=1, routed)           0.000    11.346    mdr[12]_i_24_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.896 r  mdr_reg[12]_i_12/CO[3]
                         net (fo=1, routed)           0.000    11.896    mdr_reg[12]_i_12_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.167 r  mdr_reg[12]_i_9/CO[0]
                         net (fo=13, routed)          0.633    12.799    mdr_reg[12]_i_9_n_3
    SLICE_X60Y13         LUT4 (Prop_lut4_I0_O)        0.373    13.172 r  mdr[11]_i_37/O
                         net (fo=4, routed)           1.046    14.218    mdr[11]_i_37_n_0
    SLICE_X54Y13         LUT4 (Prop_lut4_I2_O)        0.124    14.342 r  mdr[11]_i_26/O
                         net (fo=1, routed)           0.000    14.342    mdr[11]_i_26_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.875 r  mdr_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000    14.875    mdr_reg[11]_i_13_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.129 r  mdr_reg[11]_i_7/CO[0]
                         net (fo=13, routed)          1.027    16.156    mdr_reg[11]_i_7_n_3
    SLICE_X57Y12         LUT6 (Prop_lut6_I5_O)        0.367    16.523 r  mdr[10]_i_33/O
                         net (fo=5, routed)           0.961    17.484    mdr[10]_i_33_n_0
    SLICE_X56Y13         LUT4 (Prop_lut4_I2_O)        0.124    17.608 r  mdr[10]_i_24/O
                         net (fo=1, routed)           0.000    17.608    mdr[10]_i_24_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.141 r  mdr_reg[10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    18.141    mdr_reg[10]_i_12_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    18.395 r  mdr_reg[10]_i_7/CO[0]
                         net (fo=13, routed)          1.061    19.456    mdr_reg[10]_i_7_n_3
    SLICE_X56Y12         LUT6 (Prop_lut6_I5_O)        0.367    19.823 r  mdr[9]_i_36/O
                         net (fo=5, routed)           0.832    20.655    mdr[9]_i_36_n_0
    SLICE_X55Y12         LUT4 (Prop_lut4_I2_O)        0.124    20.779 r  mdr[9]_i_22/O
                         net (fo=1, routed)           0.000    20.779    mdr[9]_i_22_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.180 r  mdr_reg[9]_i_11/CO[3]
                         net (fo=1, routed)           0.000    21.180    mdr_reg[9]_i_11_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    21.451 r  mdr_reg[9]_i_5/CO[0]
                         net (fo=13, routed)          1.476    22.927    mdr_reg[9]_i_5_n_3
    SLICE_X55Y10         LUT6 (Prop_lut6_I0_O)        0.373    23.300 r  mdr[7]_i_44/O
                         net (fo=5, routed)           0.686    23.987    mdr[7]_i_44_n_0
    SLICE_X54Y9          LUT4 (Prop_lut4_I0_O)        0.124    24.111 r  mdr[8]_i_28/O
                         net (fo=1, routed)           0.000    24.111    mdr[8]_i_28_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.644 r  mdr_reg[8]_i_18/CO[3]
                         net (fo=1, routed)           0.000    24.644    mdr_reg[8]_i_18_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    24.898 r  mdr_reg[8]_i_13/CO[0]
                         net (fo=13, routed)          1.033    25.931    p_0_in__0
    SLICE_X55Y9          LUT6 (Prop_lut6_I4_O)        0.367    26.298 r  mdr[7]_i_32/O
                         net (fo=5, routed)           1.144    27.442    mdr[7]_i_32_n_0
    SLICE_X56Y9          LUT4 (Prop_lut4_I2_O)        0.124    27.566 r  mdr[7]_i_21/O
                         net (fo=1, routed)           0.000    27.566    mdr[7]_i_21_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    27.946 r  mdr_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    27.946    mdr_reg[7]_i_10_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    28.200 r  mdr_reg[7]_i_6/CO[0]
                         net (fo=13, routed)          1.126    29.327    p_0_in[6]
    SLICE_X56Y8          LUT6 (Prop_lut6_I4_O)        0.367    29.694 r  mdr[6]_i_32/O
                         net (fo=5, routed)           1.137    30.831    mdr[6]_i_32_n_0
    SLICE_X54Y6          LUT4 (Prop_lut4_I2_O)        0.124    30.955 r  mdr[6]_i_22/O
                         net (fo=1, routed)           0.000    30.955    mdr[6]_i_22_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    31.335 r  mdr_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    31.335    mdr_reg[6]_i_10_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    31.589 r  mdr_reg[6]_i_6/CO[0]
                         net (fo=13, routed)          1.066    32.654    p_0_in[5]
    SLICE_X55Y6          LUT6 (Prop_lut6_I4_O)        0.367    33.021 r  mdr[5]_i_35/O
                         net (fo=5, routed)           0.831    33.852    mdr[5]_i_35_n_0
    SLICE_X56Y6          LUT4 (Prop_lut4_I2_O)        0.124    33.976 r  mdr[5]_i_23/O
                         net (fo=1, routed)           0.000    33.976    mdr[5]_i_23_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    34.356 r  mdr_reg[5]_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.356    mdr_reg[5]_i_11_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    34.610 r  mdr_reg[5]_i_6/CO[0]
                         net (fo=13, routed)          0.998    35.608    p_0_in[4]
    SLICE_X55Y5          LUT6 (Prop_lut6_I4_O)        0.367    35.975 r  mdr[4]_i_37/O
                         net (fo=5, routed)           0.993    36.968    mdr[4]_i_37_n_0
    SLICE_X56Y3          LUT4 (Prop_lut4_I2_O)        0.124    37.092 r  mdr[4]_i_26/O
                         net (fo=1, routed)           0.000    37.092    mdr[4]_i_26_n_0
    SLICE_X56Y3          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    37.472 r  mdr_reg[4]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.472    mdr_reg[4]_i_14_n_0
    SLICE_X56Y4          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    37.726 r  mdr_reg[4]_i_8/CO[0]
                         net (fo=13, routed)          1.339    39.065    p_0_in[3]
    SLICE_X56Y2          LUT6 (Prop_lut6_I0_O)        0.367    39.432 r  mdr[3]_i_37/O
                         net (fo=5, routed)           0.443    39.876    mdr[3]_i_37_n_0
    SLICE_X55Y2          LUT4 (Prop_lut4_I0_O)        0.124    40.000 r  mdr[3]_i_25/O
                         net (fo=1, routed)           0.000    40.000    mdr[3]_i_25_n_0
    SLICE_X55Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.550 r  mdr_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.550    mdr_reg[3]_i_12_n_0
    SLICE_X55Y3          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    40.821 r  mdr_reg[3]_i_9/CO[0]
                         net (fo=13, routed)          1.610    42.431    p_0_in[2]
    SLICE_X63Y4          LUT5 (Prop_lut5_I1_O)        0.373    42.804 f  mdr[3]_i_4/O
                         net (fo=1, routed)           0.963    43.767    mdr[3]_i_4_n_0
    SLICE_X61Y6          LUT6 (Prop_lut6_I4_O)        0.124    43.891 r  mdr[3]_i_1/O
                         net (fo=1, routed)           0.000    43.891    mdr[3]_i_1_n_0
    SLICE_X61Y6          FDRE                                         r  mdr_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 acc_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mdr_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        39.926ns  (logic 14.207ns (35.583%)  route 25.719ns (64.417%))
  Logic Levels:           47  (CARRY4=21 FDRE=1 LUT4=14 LUT6=11)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y10         FDRE                         0.000     0.000 r  acc_reg[5]/C
    SLICE_X62Y10         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  acc_reg[5]/Q
                         net (fo=92, routed)          2.427     2.883    b[5]
    SLICE_X60Y13         LUT6 (Prop_lut6_I3_O)        0.124     3.007 r  mdr[15]_i_22/O
                         net (fo=2, routed)           0.897     3.903    mdr[15]_i_22_n_0
    SLICE_X60Y13         LUT4 (Prop_lut4_I3_O)        0.150     4.053 r  mdr[14]_i_26/O
                         net (fo=6, routed)           0.430     4.484    mdr[14]_i_26_n_0
    SLICE_X61Y14         LUT4 (Prop_lut4_I2_O)        0.328     4.812 r  mdr[14]_i_25/O
                         net (fo=1, routed)           0.000     4.812    mdr[14]_i_25_n_0
    SLICE_X61Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.344 r  mdr_reg[14]_i_14/CO[3]
                         net (fo=18, routed)          1.475     6.819    mdr_reg[14]_i_14_n_0
    SLICE_X58Y15         LUT6 (Prop_lut6_I0_O)        0.124     6.943 r  mdr[13]_i_33/O
                         net (fo=4, routed)           0.886     7.829    mdr[13]_i_33_n_0
    SLICE_X59Y15         LUT4 (Prop_lut4_I2_O)        0.124     7.953 r  mdr[13]_i_29/O
                         net (fo=1, routed)           0.000     7.953    mdr[13]_i_29_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.503 r  mdr_reg[13]_i_16/CO[3]
                         net (fo=1, routed)           0.000     8.503    mdr_reg[13]_i_16_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.774 r  mdr_reg[13]_i_8/CO[0]
                         net (fo=13, routed)          1.185     9.959    mdr_reg[13]_i_8_n_3
    SLICE_X58Y12         LUT4 (Prop_lut4_I2_O)        0.401    10.360 r  mdr[12]_i_31/O
                         net (fo=4, routed)           0.660    11.020    mdr[12]_i_31_n_0
    SLICE_X58Y13         LUT4 (Prop_lut4_I2_O)        0.326    11.346 r  mdr[12]_i_24/O
                         net (fo=1, routed)           0.000    11.346    mdr[12]_i_24_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.896 r  mdr_reg[12]_i_12/CO[3]
                         net (fo=1, routed)           0.000    11.896    mdr_reg[12]_i_12_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.167 r  mdr_reg[12]_i_9/CO[0]
                         net (fo=13, routed)          0.633    12.799    mdr_reg[12]_i_9_n_3
    SLICE_X60Y13         LUT4 (Prop_lut4_I0_O)        0.373    13.172 r  mdr[11]_i_37/O
                         net (fo=4, routed)           1.046    14.218    mdr[11]_i_37_n_0
    SLICE_X54Y13         LUT4 (Prop_lut4_I2_O)        0.124    14.342 r  mdr[11]_i_26/O
                         net (fo=1, routed)           0.000    14.342    mdr[11]_i_26_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.875 r  mdr_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000    14.875    mdr_reg[11]_i_13_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.129 r  mdr_reg[11]_i_7/CO[0]
                         net (fo=13, routed)          1.027    16.156    mdr_reg[11]_i_7_n_3
    SLICE_X57Y12         LUT6 (Prop_lut6_I5_O)        0.367    16.523 r  mdr[10]_i_33/O
                         net (fo=5, routed)           0.961    17.484    mdr[10]_i_33_n_0
    SLICE_X56Y13         LUT4 (Prop_lut4_I2_O)        0.124    17.608 r  mdr[10]_i_24/O
                         net (fo=1, routed)           0.000    17.608    mdr[10]_i_24_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.141 r  mdr_reg[10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    18.141    mdr_reg[10]_i_12_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    18.395 r  mdr_reg[10]_i_7/CO[0]
                         net (fo=13, routed)          1.061    19.456    mdr_reg[10]_i_7_n_3
    SLICE_X56Y12         LUT6 (Prop_lut6_I5_O)        0.367    19.823 r  mdr[9]_i_36/O
                         net (fo=5, routed)           0.832    20.655    mdr[9]_i_36_n_0
    SLICE_X55Y12         LUT4 (Prop_lut4_I2_O)        0.124    20.779 r  mdr[9]_i_22/O
                         net (fo=1, routed)           0.000    20.779    mdr[9]_i_22_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.180 r  mdr_reg[9]_i_11/CO[3]
                         net (fo=1, routed)           0.000    21.180    mdr_reg[9]_i_11_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    21.451 r  mdr_reg[9]_i_5/CO[0]
                         net (fo=13, routed)          1.476    22.927    mdr_reg[9]_i_5_n_3
    SLICE_X55Y10         LUT6 (Prop_lut6_I0_O)        0.373    23.300 r  mdr[7]_i_44/O
                         net (fo=5, routed)           0.686    23.987    mdr[7]_i_44_n_0
    SLICE_X54Y9          LUT4 (Prop_lut4_I0_O)        0.124    24.111 r  mdr[8]_i_28/O
                         net (fo=1, routed)           0.000    24.111    mdr[8]_i_28_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.644 r  mdr_reg[8]_i_18/CO[3]
                         net (fo=1, routed)           0.000    24.644    mdr_reg[8]_i_18_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    24.898 r  mdr_reg[8]_i_13/CO[0]
                         net (fo=13, routed)          1.033    25.931    p_0_in__0
    SLICE_X55Y9          LUT6 (Prop_lut6_I4_O)        0.367    26.298 r  mdr[7]_i_32/O
                         net (fo=5, routed)           1.144    27.442    mdr[7]_i_32_n_0
    SLICE_X56Y9          LUT4 (Prop_lut4_I2_O)        0.124    27.566 r  mdr[7]_i_21/O
                         net (fo=1, routed)           0.000    27.566    mdr[7]_i_21_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    27.946 r  mdr_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    27.946    mdr_reg[7]_i_10_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    28.200 r  mdr_reg[7]_i_6/CO[0]
                         net (fo=13, routed)          1.126    29.327    p_0_in[6]
    SLICE_X56Y8          LUT6 (Prop_lut6_I4_O)        0.367    29.694 r  mdr[6]_i_32/O
                         net (fo=5, routed)           1.137    30.831    mdr[6]_i_32_n_0
    SLICE_X54Y6          LUT4 (Prop_lut4_I2_O)        0.124    30.955 r  mdr[6]_i_22/O
                         net (fo=1, routed)           0.000    30.955    mdr[6]_i_22_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    31.335 r  mdr_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    31.335    mdr_reg[6]_i_10_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    31.589 r  mdr_reg[6]_i_6/CO[0]
                         net (fo=13, routed)          1.066    32.654    p_0_in[5]
    SLICE_X55Y6          LUT6 (Prop_lut6_I4_O)        0.367    33.021 r  mdr[5]_i_35/O
                         net (fo=5, routed)           0.831    33.852    mdr[5]_i_35_n_0
    SLICE_X56Y6          LUT4 (Prop_lut4_I2_O)        0.124    33.976 r  mdr[5]_i_23/O
                         net (fo=1, routed)           0.000    33.976    mdr[5]_i_23_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    34.356 r  mdr_reg[5]_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.356    mdr_reg[5]_i_11_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    34.610 r  mdr_reg[5]_i_6/CO[0]
                         net (fo=13, routed)          0.998    35.608    p_0_in[4]
    SLICE_X55Y5          LUT6 (Prop_lut6_I4_O)        0.367    35.975 r  mdr[4]_i_37/O
                         net (fo=5, routed)           0.993    36.968    mdr[4]_i_37_n_0
    SLICE_X56Y3          LUT4 (Prop_lut4_I2_O)        0.124    37.092 r  mdr[4]_i_26/O
                         net (fo=1, routed)           0.000    37.092    mdr[4]_i_26_n_0
    SLICE_X56Y3          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    37.472 r  mdr_reg[4]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.472    mdr_reg[4]_i_14_n_0
    SLICE_X56Y4          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    37.726 r  mdr_reg[4]_i_8/CO[0]
                         net (fo=13, routed)          1.064    38.790    p_0_in[3]
    SLICE_X62Y4          LUT6 (Prop_lut6_I1_O)        0.367    39.157 r  mdr[4]_i_3/O
                         net (fo=1, routed)           0.645    39.802    mdr[4]_i_3_n_0
    SLICE_X62Y6          LUT6 (Prop_lut6_I2_O)        0.124    39.926 r  mdr[4]_i_1/O
                         net (fo=1, routed)           0.000    39.926    mdr[4]_i_1_n_0
    SLICE_X62Y6          FDRE                                         r  mdr_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 acc_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mdr_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.773ns  (logic 13.082ns (35.575%)  route 23.691ns (64.425%))
  Logic Levels:           43  (CARRY4=19 FDRE=1 LUT4=13 LUT5=2 LUT6=8)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y10         FDRE                         0.000     0.000 r  acc_reg[5]/C
    SLICE_X62Y10         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  acc_reg[5]/Q
                         net (fo=92, routed)          2.427     2.883    b[5]
    SLICE_X60Y13         LUT6 (Prop_lut6_I3_O)        0.124     3.007 r  mdr[15]_i_22/O
                         net (fo=2, routed)           0.897     3.903    mdr[15]_i_22_n_0
    SLICE_X60Y13         LUT4 (Prop_lut4_I3_O)        0.150     4.053 r  mdr[14]_i_26/O
                         net (fo=6, routed)           0.430     4.484    mdr[14]_i_26_n_0
    SLICE_X61Y14         LUT4 (Prop_lut4_I2_O)        0.328     4.812 r  mdr[14]_i_25/O
                         net (fo=1, routed)           0.000     4.812    mdr[14]_i_25_n_0
    SLICE_X61Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.344 r  mdr_reg[14]_i_14/CO[3]
                         net (fo=18, routed)          1.475     6.819    mdr_reg[14]_i_14_n_0
    SLICE_X58Y15         LUT6 (Prop_lut6_I0_O)        0.124     6.943 r  mdr[13]_i_33/O
                         net (fo=4, routed)           0.886     7.829    mdr[13]_i_33_n_0
    SLICE_X59Y15         LUT4 (Prop_lut4_I2_O)        0.124     7.953 r  mdr[13]_i_29/O
                         net (fo=1, routed)           0.000     7.953    mdr[13]_i_29_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.503 r  mdr_reg[13]_i_16/CO[3]
                         net (fo=1, routed)           0.000     8.503    mdr_reg[13]_i_16_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.774 r  mdr_reg[13]_i_8/CO[0]
                         net (fo=13, routed)          1.185     9.959    mdr_reg[13]_i_8_n_3
    SLICE_X58Y12         LUT4 (Prop_lut4_I2_O)        0.401    10.360 r  mdr[12]_i_31/O
                         net (fo=4, routed)           0.660    11.020    mdr[12]_i_31_n_0
    SLICE_X58Y13         LUT4 (Prop_lut4_I2_O)        0.326    11.346 r  mdr[12]_i_24/O
                         net (fo=1, routed)           0.000    11.346    mdr[12]_i_24_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.896 r  mdr_reg[12]_i_12/CO[3]
                         net (fo=1, routed)           0.000    11.896    mdr_reg[12]_i_12_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.167 r  mdr_reg[12]_i_9/CO[0]
                         net (fo=13, routed)          0.633    12.799    mdr_reg[12]_i_9_n_3
    SLICE_X60Y13         LUT4 (Prop_lut4_I0_O)        0.373    13.172 r  mdr[11]_i_37/O
                         net (fo=4, routed)           1.046    14.218    mdr[11]_i_37_n_0
    SLICE_X54Y13         LUT4 (Prop_lut4_I2_O)        0.124    14.342 r  mdr[11]_i_26/O
                         net (fo=1, routed)           0.000    14.342    mdr[11]_i_26_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.875 r  mdr_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000    14.875    mdr_reg[11]_i_13_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.129 r  mdr_reg[11]_i_7/CO[0]
                         net (fo=13, routed)          1.027    16.156    mdr_reg[11]_i_7_n_3
    SLICE_X57Y12         LUT6 (Prop_lut6_I5_O)        0.367    16.523 r  mdr[10]_i_33/O
                         net (fo=5, routed)           0.961    17.484    mdr[10]_i_33_n_0
    SLICE_X56Y13         LUT4 (Prop_lut4_I2_O)        0.124    17.608 r  mdr[10]_i_24/O
                         net (fo=1, routed)           0.000    17.608    mdr[10]_i_24_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.141 r  mdr_reg[10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    18.141    mdr_reg[10]_i_12_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    18.395 r  mdr_reg[10]_i_7/CO[0]
                         net (fo=13, routed)          1.061    19.456    mdr_reg[10]_i_7_n_3
    SLICE_X56Y12         LUT6 (Prop_lut6_I5_O)        0.367    19.823 r  mdr[9]_i_36/O
                         net (fo=5, routed)           0.832    20.655    mdr[9]_i_36_n_0
    SLICE_X55Y12         LUT4 (Prop_lut4_I2_O)        0.124    20.779 r  mdr[9]_i_22/O
                         net (fo=1, routed)           0.000    20.779    mdr[9]_i_22_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.180 r  mdr_reg[9]_i_11/CO[3]
                         net (fo=1, routed)           0.000    21.180    mdr_reg[9]_i_11_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    21.451 r  mdr_reg[9]_i_5/CO[0]
                         net (fo=13, routed)          1.476    22.927    mdr_reg[9]_i_5_n_3
    SLICE_X55Y10         LUT6 (Prop_lut6_I0_O)        0.373    23.300 r  mdr[7]_i_44/O
                         net (fo=5, routed)           0.686    23.987    mdr[7]_i_44_n_0
    SLICE_X54Y9          LUT4 (Prop_lut4_I0_O)        0.124    24.111 r  mdr[8]_i_28/O
                         net (fo=1, routed)           0.000    24.111    mdr[8]_i_28_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.644 r  mdr_reg[8]_i_18/CO[3]
                         net (fo=1, routed)           0.000    24.644    mdr_reg[8]_i_18_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    24.898 r  mdr_reg[8]_i_13/CO[0]
                         net (fo=13, routed)          1.033    25.931    p_0_in__0
    SLICE_X55Y9          LUT6 (Prop_lut6_I4_O)        0.367    26.298 r  mdr[7]_i_32/O
                         net (fo=5, routed)           1.144    27.442    mdr[7]_i_32_n_0
    SLICE_X56Y9          LUT4 (Prop_lut4_I2_O)        0.124    27.566 r  mdr[7]_i_21/O
                         net (fo=1, routed)           0.000    27.566    mdr[7]_i_21_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    27.946 r  mdr_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    27.946    mdr_reg[7]_i_10_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    28.200 r  mdr_reg[7]_i_6/CO[0]
                         net (fo=13, routed)          1.126    29.327    p_0_in[6]
    SLICE_X56Y8          LUT6 (Prop_lut6_I4_O)        0.367    29.694 r  mdr[6]_i_32/O
                         net (fo=5, routed)           1.137    30.831    mdr[6]_i_32_n_0
    SLICE_X54Y6          LUT4 (Prop_lut4_I2_O)        0.124    30.955 r  mdr[6]_i_22/O
                         net (fo=1, routed)           0.000    30.955    mdr[6]_i_22_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    31.335 r  mdr_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    31.335    mdr_reg[6]_i_10_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    31.589 r  mdr_reg[6]_i_6/CO[0]
                         net (fo=13, routed)          1.066    32.654    p_0_in[5]
    SLICE_X55Y6          LUT6 (Prop_lut6_I4_O)        0.367    33.021 r  mdr[5]_i_35/O
                         net (fo=5, routed)           0.831    33.852    mdr[5]_i_35_n_0
    SLICE_X56Y6          LUT4 (Prop_lut4_I2_O)        0.124    33.976 r  mdr[5]_i_23/O
                         net (fo=1, routed)           0.000    33.976    mdr[5]_i_23_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    34.356 r  mdr_reg[5]_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.356    mdr_reg[5]_i_11_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    34.610 r  mdr_reg[5]_i_6/CO[0]
                         net (fo=13, routed)          1.219    35.830    p_0_in[4]
    SLICE_X60Y5          LUT5 (Prop_lut5_I3_O)        0.367    36.197 r  mdr[5]_i_2/O
                         net (fo=1, routed)           0.452    36.649    mdr[5]_i_2_n_0
    SLICE_X60Y5          LUT5 (Prop_lut5_I0_O)        0.124    36.773 r  mdr[5]_i_1/O
                         net (fo=1, routed)           0.000    36.773    mdr[5]_i_1_n_0
    SLICE_X60Y5          FDRE                                         r  mdr_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 acc_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mdr_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.016ns  (logic 12.187ns (35.827%)  route 21.829ns (64.173%))
  Logic Levels:           39  (CARRY4=17 FDRE=1 LUT4=12 LUT5=2 LUT6=7)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y10         FDRE                         0.000     0.000 r  acc_reg[5]/C
    SLICE_X62Y10         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  acc_reg[5]/Q
                         net (fo=92, routed)          2.427     2.883    b[5]
    SLICE_X60Y13         LUT6 (Prop_lut6_I3_O)        0.124     3.007 r  mdr[15]_i_22/O
                         net (fo=2, routed)           0.897     3.903    mdr[15]_i_22_n_0
    SLICE_X60Y13         LUT4 (Prop_lut4_I3_O)        0.150     4.053 r  mdr[14]_i_26/O
                         net (fo=6, routed)           0.430     4.484    mdr[14]_i_26_n_0
    SLICE_X61Y14         LUT4 (Prop_lut4_I2_O)        0.328     4.812 r  mdr[14]_i_25/O
                         net (fo=1, routed)           0.000     4.812    mdr[14]_i_25_n_0
    SLICE_X61Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.344 r  mdr_reg[14]_i_14/CO[3]
                         net (fo=18, routed)          1.475     6.819    mdr_reg[14]_i_14_n_0
    SLICE_X58Y15         LUT6 (Prop_lut6_I0_O)        0.124     6.943 r  mdr[13]_i_33/O
                         net (fo=4, routed)           0.886     7.829    mdr[13]_i_33_n_0
    SLICE_X59Y15         LUT4 (Prop_lut4_I2_O)        0.124     7.953 r  mdr[13]_i_29/O
                         net (fo=1, routed)           0.000     7.953    mdr[13]_i_29_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.503 r  mdr_reg[13]_i_16/CO[3]
                         net (fo=1, routed)           0.000     8.503    mdr_reg[13]_i_16_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.774 r  mdr_reg[13]_i_8/CO[0]
                         net (fo=13, routed)          1.185     9.959    mdr_reg[13]_i_8_n_3
    SLICE_X58Y12         LUT4 (Prop_lut4_I2_O)        0.401    10.360 r  mdr[12]_i_31/O
                         net (fo=4, routed)           0.660    11.020    mdr[12]_i_31_n_0
    SLICE_X58Y13         LUT4 (Prop_lut4_I2_O)        0.326    11.346 r  mdr[12]_i_24/O
                         net (fo=1, routed)           0.000    11.346    mdr[12]_i_24_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.896 r  mdr_reg[12]_i_12/CO[3]
                         net (fo=1, routed)           0.000    11.896    mdr_reg[12]_i_12_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.167 r  mdr_reg[12]_i_9/CO[0]
                         net (fo=13, routed)          0.633    12.799    mdr_reg[12]_i_9_n_3
    SLICE_X60Y13         LUT4 (Prop_lut4_I0_O)        0.373    13.172 r  mdr[11]_i_37/O
                         net (fo=4, routed)           1.046    14.218    mdr[11]_i_37_n_0
    SLICE_X54Y13         LUT4 (Prop_lut4_I2_O)        0.124    14.342 r  mdr[11]_i_26/O
                         net (fo=1, routed)           0.000    14.342    mdr[11]_i_26_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.875 r  mdr_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000    14.875    mdr_reg[11]_i_13_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.129 r  mdr_reg[11]_i_7/CO[0]
                         net (fo=13, routed)          1.027    16.156    mdr_reg[11]_i_7_n_3
    SLICE_X57Y12         LUT6 (Prop_lut6_I5_O)        0.367    16.523 r  mdr[10]_i_33/O
                         net (fo=5, routed)           0.961    17.484    mdr[10]_i_33_n_0
    SLICE_X56Y13         LUT4 (Prop_lut4_I2_O)        0.124    17.608 r  mdr[10]_i_24/O
                         net (fo=1, routed)           0.000    17.608    mdr[10]_i_24_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.141 r  mdr_reg[10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    18.141    mdr_reg[10]_i_12_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    18.395 r  mdr_reg[10]_i_7/CO[0]
                         net (fo=13, routed)          1.061    19.456    mdr_reg[10]_i_7_n_3
    SLICE_X56Y12         LUT6 (Prop_lut6_I5_O)        0.367    19.823 r  mdr[9]_i_36/O
                         net (fo=5, routed)           0.832    20.655    mdr[9]_i_36_n_0
    SLICE_X55Y12         LUT4 (Prop_lut4_I2_O)        0.124    20.779 r  mdr[9]_i_22/O
                         net (fo=1, routed)           0.000    20.779    mdr[9]_i_22_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.180 r  mdr_reg[9]_i_11/CO[3]
                         net (fo=1, routed)           0.000    21.180    mdr_reg[9]_i_11_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    21.451 r  mdr_reg[9]_i_5/CO[0]
                         net (fo=13, routed)          1.476    22.927    mdr_reg[9]_i_5_n_3
    SLICE_X55Y10         LUT6 (Prop_lut6_I0_O)        0.373    23.300 r  mdr[7]_i_44/O
                         net (fo=5, routed)           0.686    23.987    mdr[7]_i_44_n_0
    SLICE_X54Y9          LUT4 (Prop_lut4_I0_O)        0.124    24.111 r  mdr[8]_i_28/O
                         net (fo=1, routed)           0.000    24.111    mdr[8]_i_28_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.644 r  mdr_reg[8]_i_18/CO[3]
                         net (fo=1, routed)           0.000    24.644    mdr_reg[8]_i_18_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    24.898 r  mdr_reg[8]_i_13/CO[0]
                         net (fo=13, routed)          1.033    25.931    p_0_in__0
    SLICE_X55Y9          LUT6 (Prop_lut6_I4_O)        0.367    26.298 r  mdr[7]_i_32/O
                         net (fo=5, routed)           1.144    27.442    mdr[7]_i_32_n_0
    SLICE_X56Y9          LUT4 (Prop_lut4_I2_O)        0.124    27.566 r  mdr[7]_i_21/O
                         net (fo=1, routed)           0.000    27.566    mdr[7]_i_21_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    27.946 r  mdr_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    27.946    mdr_reg[7]_i_10_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    28.200 r  mdr_reg[7]_i_6/CO[0]
                         net (fo=13, routed)          1.126    29.327    p_0_in[6]
    SLICE_X56Y8          LUT6 (Prop_lut6_I4_O)        0.367    29.694 r  mdr[6]_i_32/O
                         net (fo=5, routed)           1.137    30.831    mdr[6]_i_32_n_0
    SLICE_X54Y6          LUT4 (Prop_lut4_I2_O)        0.124    30.955 r  mdr[6]_i_22/O
                         net (fo=1, routed)           0.000    30.955    mdr[6]_i_22_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    31.335 r  mdr_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    31.335    mdr_reg[6]_i_10_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    31.589 r  mdr_reg[6]_i_6/CO[0]
                         net (fo=13, routed)          1.158    32.747    p_0_in[5]
    SLICE_X58Y3          LUT5 (Prop_lut5_I3_O)        0.395    33.142 r  mdr[6]_i_2/O
                         net (fo=1, routed)           0.548    33.690    mdr[6]_i_2_n_0
    SLICE_X59Y6          LUT5 (Prop_lut5_I0_O)        0.326    34.016 r  mdr[6]_i_1/O
                         net (fo=1, routed)           0.000    34.016    mdr[6]_i_1_n_0
    SLICE_X59Y6          FDRE                                         r  mdr_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 acc_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mdr_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.147ns  (logic 11.060ns (35.509%)  route 20.087ns (64.491%))
  Logic Levels:           35  (CARRY4=15 FDRE=1 LUT4=11 LUT5=2 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y10         FDRE                         0.000     0.000 r  acc_reg[5]/C
    SLICE_X62Y10         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  acc_reg[5]/Q
                         net (fo=92, routed)          2.427     2.883    b[5]
    SLICE_X60Y13         LUT6 (Prop_lut6_I3_O)        0.124     3.007 r  mdr[15]_i_22/O
                         net (fo=2, routed)           0.897     3.903    mdr[15]_i_22_n_0
    SLICE_X60Y13         LUT4 (Prop_lut4_I3_O)        0.150     4.053 r  mdr[14]_i_26/O
                         net (fo=6, routed)           0.430     4.484    mdr[14]_i_26_n_0
    SLICE_X61Y14         LUT4 (Prop_lut4_I2_O)        0.328     4.812 r  mdr[14]_i_25/O
                         net (fo=1, routed)           0.000     4.812    mdr[14]_i_25_n_0
    SLICE_X61Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.344 r  mdr_reg[14]_i_14/CO[3]
                         net (fo=18, routed)          1.475     6.819    mdr_reg[14]_i_14_n_0
    SLICE_X58Y15         LUT6 (Prop_lut6_I0_O)        0.124     6.943 r  mdr[13]_i_33/O
                         net (fo=4, routed)           0.886     7.829    mdr[13]_i_33_n_0
    SLICE_X59Y15         LUT4 (Prop_lut4_I2_O)        0.124     7.953 r  mdr[13]_i_29/O
                         net (fo=1, routed)           0.000     7.953    mdr[13]_i_29_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.503 r  mdr_reg[13]_i_16/CO[3]
                         net (fo=1, routed)           0.000     8.503    mdr_reg[13]_i_16_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.774 r  mdr_reg[13]_i_8/CO[0]
                         net (fo=13, routed)          1.185     9.959    mdr_reg[13]_i_8_n_3
    SLICE_X58Y12         LUT4 (Prop_lut4_I2_O)        0.401    10.360 r  mdr[12]_i_31/O
                         net (fo=4, routed)           0.660    11.020    mdr[12]_i_31_n_0
    SLICE_X58Y13         LUT4 (Prop_lut4_I2_O)        0.326    11.346 r  mdr[12]_i_24/O
                         net (fo=1, routed)           0.000    11.346    mdr[12]_i_24_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.896 r  mdr_reg[12]_i_12/CO[3]
                         net (fo=1, routed)           0.000    11.896    mdr_reg[12]_i_12_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.167 r  mdr_reg[12]_i_9/CO[0]
                         net (fo=13, routed)          0.633    12.799    mdr_reg[12]_i_9_n_3
    SLICE_X60Y13         LUT4 (Prop_lut4_I0_O)        0.373    13.172 r  mdr[11]_i_37/O
                         net (fo=4, routed)           1.046    14.218    mdr[11]_i_37_n_0
    SLICE_X54Y13         LUT4 (Prop_lut4_I2_O)        0.124    14.342 r  mdr[11]_i_26/O
                         net (fo=1, routed)           0.000    14.342    mdr[11]_i_26_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.875 r  mdr_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000    14.875    mdr_reg[11]_i_13_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.129 r  mdr_reg[11]_i_7/CO[0]
                         net (fo=13, routed)          1.027    16.156    mdr_reg[11]_i_7_n_3
    SLICE_X57Y12         LUT6 (Prop_lut6_I5_O)        0.367    16.523 r  mdr[10]_i_33/O
                         net (fo=5, routed)           0.961    17.484    mdr[10]_i_33_n_0
    SLICE_X56Y13         LUT4 (Prop_lut4_I2_O)        0.124    17.608 r  mdr[10]_i_24/O
                         net (fo=1, routed)           0.000    17.608    mdr[10]_i_24_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.141 r  mdr_reg[10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    18.141    mdr_reg[10]_i_12_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    18.395 r  mdr_reg[10]_i_7/CO[0]
                         net (fo=13, routed)          1.061    19.456    mdr_reg[10]_i_7_n_3
    SLICE_X56Y12         LUT6 (Prop_lut6_I5_O)        0.367    19.823 r  mdr[9]_i_36/O
                         net (fo=5, routed)           0.832    20.655    mdr[9]_i_36_n_0
    SLICE_X55Y12         LUT4 (Prop_lut4_I2_O)        0.124    20.779 r  mdr[9]_i_22/O
                         net (fo=1, routed)           0.000    20.779    mdr[9]_i_22_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.180 r  mdr_reg[9]_i_11/CO[3]
                         net (fo=1, routed)           0.000    21.180    mdr_reg[9]_i_11_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    21.451 r  mdr_reg[9]_i_5/CO[0]
                         net (fo=13, routed)          1.476    22.927    mdr_reg[9]_i_5_n_3
    SLICE_X55Y10         LUT6 (Prop_lut6_I0_O)        0.373    23.300 r  mdr[7]_i_44/O
                         net (fo=5, routed)           0.686    23.987    mdr[7]_i_44_n_0
    SLICE_X54Y9          LUT4 (Prop_lut4_I0_O)        0.124    24.111 r  mdr[8]_i_28/O
                         net (fo=1, routed)           0.000    24.111    mdr[8]_i_28_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.644 r  mdr_reg[8]_i_18/CO[3]
                         net (fo=1, routed)           0.000    24.644    mdr_reg[8]_i_18_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    24.898 r  mdr_reg[8]_i_13/CO[0]
                         net (fo=13, routed)          1.033    25.931    p_0_in__0
    SLICE_X55Y9          LUT6 (Prop_lut6_I4_O)        0.367    26.298 r  mdr[7]_i_32/O
                         net (fo=5, routed)           1.144    27.442    mdr[7]_i_32_n_0
    SLICE_X56Y9          LUT4 (Prop_lut4_I2_O)        0.124    27.566 r  mdr[7]_i_21/O
                         net (fo=1, routed)           0.000    27.566    mdr[7]_i_21_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    27.946 r  mdr_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    27.946    mdr_reg[7]_i_10_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    28.200 r  mdr_reg[7]_i_6/CO[0]
                         net (fo=13, routed)          1.648    29.848    p_0_in[6]
    SLICE_X58Y7          LUT5 (Prop_lut5_I3_O)        0.393    30.241 r  mdr[7]_i_2/O
                         net (fo=1, routed)           0.580    30.821    mdr[7]_i_2_n_0
    SLICE_X58Y9          LUT5 (Prop_lut5_I0_O)        0.326    31.147 r  mdr[7]_i_1/O
                         net (fo=1, routed)           0.000    31.147    mdr[7]_i_1_n_0
    SLICE_X58Y9          FDRE                                         r  mdr_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 acc_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mdr_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.100ns  (logic 9.831ns (34.985%)  route 18.269ns (65.015%))
  Logic Levels:           32  (CARRY4=13 FDRE=1 LUT4=10 LUT5=1 LUT6=7)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y10         FDRE                         0.000     0.000 r  acc_reg[5]/C
    SLICE_X62Y10         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  acc_reg[5]/Q
                         net (fo=92, routed)          2.427     2.883    b[5]
    SLICE_X60Y13         LUT6 (Prop_lut6_I3_O)        0.124     3.007 r  mdr[15]_i_22/O
                         net (fo=2, routed)           0.897     3.903    mdr[15]_i_22_n_0
    SLICE_X60Y13         LUT4 (Prop_lut4_I3_O)        0.150     4.053 r  mdr[14]_i_26/O
                         net (fo=6, routed)           0.430     4.484    mdr[14]_i_26_n_0
    SLICE_X61Y14         LUT4 (Prop_lut4_I2_O)        0.328     4.812 r  mdr[14]_i_25/O
                         net (fo=1, routed)           0.000     4.812    mdr[14]_i_25_n_0
    SLICE_X61Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.344 r  mdr_reg[14]_i_14/CO[3]
                         net (fo=18, routed)          1.475     6.819    mdr_reg[14]_i_14_n_0
    SLICE_X58Y15         LUT6 (Prop_lut6_I0_O)        0.124     6.943 r  mdr[13]_i_33/O
                         net (fo=4, routed)           0.886     7.829    mdr[13]_i_33_n_0
    SLICE_X59Y15         LUT4 (Prop_lut4_I2_O)        0.124     7.953 r  mdr[13]_i_29/O
                         net (fo=1, routed)           0.000     7.953    mdr[13]_i_29_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.503 r  mdr_reg[13]_i_16/CO[3]
                         net (fo=1, routed)           0.000     8.503    mdr_reg[13]_i_16_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.774 r  mdr_reg[13]_i_8/CO[0]
                         net (fo=13, routed)          1.185     9.959    mdr_reg[13]_i_8_n_3
    SLICE_X58Y12         LUT4 (Prop_lut4_I2_O)        0.401    10.360 r  mdr[12]_i_31/O
                         net (fo=4, routed)           0.660    11.020    mdr[12]_i_31_n_0
    SLICE_X58Y13         LUT4 (Prop_lut4_I2_O)        0.326    11.346 r  mdr[12]_i_24/O
                         net (fo=1, routed)           0.000    11.346    mdr[12]_i_24_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.896 r  mdr_reg[12]_i_12/CO[3]
                         net (fo=1, routed)           0.000    11.896    mdr_reg[12]_i_12_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.167 r  mdr_reg[12]_i_9/CO[0]
                         net (fo=13, routed)          0.633    12.799    mdr_reg[12]_i_9_n_3
    SLICE_X60Y13         LUT4 (Prop_lut4_I0_O)        0.373    13.172 r  mdr[11]_i_37/O
                         net (fo=4, routed)           1.046    14.218    mdr[11]_i_37_n_0
    SLICE_X54Y13         LUT4 (Prop_lut4_I2_O)        0.124    14.342 r  mdr[11]_i_26/O
                         net (fo=1, routed)           0.000    14.342    mdr[11]_i_26_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.875 r  mdr_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000    14.875    mdr_reg[11]_i_13_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.129 r  mdr_reg[11]_i_7/CO[0]
                         net (fo=13, routed)          1.027    16.156    mdr_reg[11]_i_7_n_3
    SLICE_X57Y12         LUT6 (Prop_lut6_I5_O)        0.367    16.523 r  mdr[10]_i_33/O
                         net (fo=5, routed)           0.961    17.484    mdr[10]_i_33_n_0
    SLICE_X56Y13         LUT4 (Prop_lut4_I2_O)        0.124    17.608 r  mdr[10]_i_24/O
                         net (fo=1, routed)           0.000    17.608    mdr[10]_i_24_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.141 r  mdr_reg[10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    18.141    mdr_reg[10]_i_12_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    18.395 r  mdr_reg[10]_i_7/CO[0]
                         net (fo=13, routed)          1.061    19.456    mdr_reg[10]_i_7_n_3
    SLICE_X56Y12         LUT6 (Prop_lut6_I5_O)        0.367    19.823 r  mdr[9]_i_36/O
                         net (fo=5, routed)           0.832    20.655    mdr[9]_i_36_n_0
    SLICE_X55Y12         LUT4 (Prop_lut4_I2_O)        0.124    20.779 r  mdr[9]_i_22/O
                         net (fo=1, routed)           0.000    20.779    mdr[9]_i_22_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.180 r  mdr_reg[9]_i_11/CO[3]
                         net (fo=1, routed)           0.000    21.180    mdr_reg[9]_i_11_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    21.451 r  mdr_reg[9]_i_5/CO[0]
                         net (fo=13, routed)          1.476    22.927    mdr_reg[9]_i_5_n_3
    SLICE_X55Y10         LUT6 (Prop_lut6_I0_O)        0.373    23.300 r  mdr[7]_i_44/O
                         net (fo=5, routed)           0.686    23.987    mdr[7]_i_44_n_0
    SLICE_X54Y9          LUT4 (Prop_lut4_I0_O)        0.124    24.111 r  mdr[8]_i_28/O
                         net (fo=1, routed)           0.000    24.111    mdr[8]_i_28_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.644 r  mdr_reg[8]_i_18/CO[3]
                         net (fo=1, routed)           0.000    24.644    mdr_reg[8]_i_18_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    24.898 r  mdr_reg[8]_i_13/CO[0]
                         net (fo=13, routed)          1.367    26.264    p_0_in__0
    SLICE_X58Y8          LUT6 (Prop_lut6_I0_O)        0.367    26.631 r  mdr[8]_i_9/O
                         net (fo=1, routed)           0.495    27.126    mdr[8]_i_9_n_0
    SLICE_X59Y8          LUT5 (Prop_lut5_I0_O)        0.124    27.250 f  mdr[8]_i_3/O
                         net (fo=1, routed)           0.726    27.976    mdr[8]_i_3_n_0
    SLICE_X62Y7          LUT6 (Prop_lut6_I4_O)        0.124    28.100 r  mdr[8]_i_1/O
                         net (fo=1, routed)           0.000    28.100    mdr[8]_i_1_n_0
    SLICE_X62Y7          FDRE                                         r  mdr_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 acc_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mdr_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.774ns  (logic 8.429ns (35.454%)  route 15.345ns (64.546%))
  Logic Levels:           27  (CARRY4=11 FDRE=1 LUT4=9 LUT5=1 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y10         FDRE                         0.000     0.000 r  acc_reg[5]/C
    SLICE_X62Y10         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  acc_reg[5]/Q
                         net (fo=92, routed)          2.427     2.883    b[5]
    SLICE_X60Y13         LUT6 (Prop_lut6_I3_O)        0.124     3.007 r  mdr[15]_i_22/O
                         net (fo=2, routed)           0.897     3.903    mdr[15]_i_22_n_0
    SLICE_X60Y13         LUT4 (Prop_lut4_I3_O)        0.150     4.053 r  mdr[14]_i_26/O
                         net (fo=6, routed)           0.430     4.484    mdr[14]_i_26_n_0
    SLICE_X61Y14         LUT4 (Prop_lut4_I2_O)        0.328     4.812 r  mdr[14]_i_25/O
                         net (fo=1, routed)           0.000     4.812    mdr[14]_i_25_n_0
    SLICE_X61Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.344 r  mdr_reg[14]_i_14/CO[3]
                         net (fo=18, routed)          1.475     6.819    mdr_reg[14]_i_14_n_0
    SLICE_X58Y15         LUT6 (Prop_lut6_I0_O)        0.124     6.943 r  mdr[13]_i_33/O
                         net (fo=4, routed)           0.886     7.829    mdr[13]_i_33_n_0
    SLICE_X59Y15         LUT4 (Prop_lut4_I2_O)        0.124     7.953 r  mdr[13]_i_29/O
                         net (fo=1, routed)           0.000     7.953    mdr[13]_i_29_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.503 r  mdr_reg[13]_i_16/CO[3]
                         net (fo=1, routed)           0.000     8.503    mdr_reg[13]_i_16_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.774 r  mdr_reg[13]_i_8/CO[0]
                         net (fo=13, routed)          1.185     9.959    mdr_reg[13]_i_8_n_3
    SLICE_X58Y12         LUT4 (Prop_lut4_I2_O)        0.401    10.360 r  mdr[12]_i_31/O
                         net (fo=4, routed)           0.660    11.020    mdr[12]_i_31_n_0
    SLICE_X58Y13         LUT4 (Prop_lut4_I2_O)        0.326    11.346 r  mdr[12]_i_24/O
                         net (fo=1, routed)           0.000    11.346    mdr[12]_i_24_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.896 r  mdr_reg[12]_i_12/CO[3]
                         net (fo=1, routed)           0.000    11.896    mdr_reg[12]_i_12_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.167 r  mdr_reg[12]_i_9/CO[0]
                         net (fo=13, routed)          0.633    12.799    mdr_reg[12]_i_9_n_3
    SLICE_X60Y13         LUT4 (Prop_lut4_I0_O)        0.373    13.172 r  mdr[11]_i_37/O
                         net (fo=4, routed)           1.046    14.218    mdr[11]_i_37_n_0
    SLICE_X54Y13         LUT4 (Prop_lut4_I2_O)        0.124    14.342 r  mdr[11]_i_26/O
                         net (fo=1, routed)           0.000    14.342    mdr[11]_i_26_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.875 r  mdr_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000    14.875    mdr_reg[11]_i_13_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.129 r  mdr_reg[11]_i_7/CO[0]
                         net (fo=13, routed)          1.027    16.156    mdr_reg[11]_i_7_n_3
    SLICE_X57Y12         LUT6 (Prop_lut6_I5_O)        0.367    16.523 r  mdr[10]_i_33/O
                         net (fo=5, routed)           0.961    17.484    mdr[10]_i_33_n_0
    SLICE_X56Y13         LUT4 (Prop_lut4_I2_O)        0.124    17.608 r  mdr[10]_i_24/O
                         net (fo=1, routed)           0.000    17.608    mdr[10]_i_24_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.141 r  mdr_reg[10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    18.141    mdr_reg[10]_i_12_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    18.395 r  mdr_reg[10]_i_7/CO[0]
                         net (fo=13, routed)          1.061    19.456    mdr_reg[10]_i_7_n_3
    SLICE_X56Y12         LUT6 (Prop_lut6_I5_O)        0.367    19.823 r  mdr[9]_i_36/O
                         net (fo=5, routed)           0.832    20.655    mdr[9]_i_36_n_0
    SLICE_X55Y12         LUT4 (Prop_lut4_I2_O)        0.124    20.779 r  mdr[9]_i_22/O
                         net (fo=1, routed)           0.000    20.779    mdr[9]_i_22_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.180 r  mdr_reg[9]_i_11/CO[3]
                         net (fo=1, routed)           0.000    21.180    mdr_reg[9]_i_11_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    21.451 r  mdr_reg[9]_i_5/CO[0]
                         net (fo=13, routed)          1.256    22.707    mdr_reg[9]_i_5_n_3
    SLICE_X58Y10         LUT6 (Prop_lut6_I0_O)        0.373    23.080 r  mdr[9]_i_2/O
                         net (fo=1, routed)           0.570    23.650    mdr[9]_i_2_n_0
    SLICE_X60Y10         LUT5 (Prop_lut5_I0_O)        0.124    23.774 r  mdr[9]_i_1/O
                         net (fo=1, routed)           0.000    23.774    mdr[9]_i_1_n_0
    SLICE_X60Y10         FDRE                                         r  mdr_reg[9]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sal_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            resaum_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y14         FDRE                         0.000     0.000 r  sal_reg[10]/C
    SLICE_X63Y14         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  sal_reg[10]/Q
                         net (fo=1, routed)           0.110     0.251    sal__0[10]
    SLICE_X63Y15         FDRE                                         r  resaum_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sal_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            resaum_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.256ns  (logic 0.141ns (55.109%)  route 0.115ns (44.891%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y14         FDRE                         0.000     0.000 r  sal_reg[8]/C
    SLICE_X62Y14         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  sal_reg[8]/Q
                         net (fo=1, routed)           0.115     0.256    sal__0[8]
    SLICE_X62Y15         FDRE                                         r  resaum_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sal_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            resaum_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.141ns (54.488%)  route 0.118ns (45.512%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y14         FDRE                         0.000     0.000 r  sal_reg[9]/C
    SLICE_X62Y14         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  sal_reg[9]/Q
                         net (fo=1, routed)           0.118     0.259    sal__0[9]
    SLICE_X62Y15         FDRE                                         r  resaum_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mdr_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            regB_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.141ns (51.913%)  route 0.131ns (48.087%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y9          FDRE                         0.000     0.000 r  mdr_reg[14]/C
    SLICE_X61Y9          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  mdr_reg[14]/Q
                         net (fo=2, routed)           0.131     0.272    mdr__0[14]
    SLICE_X61Y11         FDRE                                         r  regB_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_sig_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_sequential_actual_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y11         FDRE                         0.000     0.000 r  FSM_sequential_sig_reg[0]/C
    SLICE_X64Y11         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  FSM_sequential_sig_reg[0]/Q
                         net (fo=1, routed)           0.116     0.280    sig__0[0]
    SLICE_X65Y11         FDCE                                         r  FSM_sequential_actual_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_sig_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_sequential_actual_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.282ns  (logic 0.164ns (58.106%)  route 0.118ns (41.894%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y12         FDRE                         0.000     0.000 r  FSM_sequential_sig_reg[4]/C
    SLICE_X64Y12         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  FSM_sequential_sig_reg[4]/Q
                         net (fo=1, routed)           0.118     0.282    sig__0[4]
    SLICE_X60Y12         FDCE                                         r  FSM_sequential_actual_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ret_pc_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pcreg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.292ns  (logic 0.209ns (71.550%)  route 0.083ns (28.450%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y9          FDRE                         0.000     0.000 r  ret_pc_reg[0]/C
    SLICE_X64Y9          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  ret_pc_reg[0]/Q
                         net (fo=1, routed)           0.083     0.247    ret_pc_reg_n_0_[0]
    SLICE_X65Y9          LUT3 (Prop_lut3_I0_O)        0.045     0.292 r  pcreg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.292    pcreg[0]_i_1_n_0
    SLICE_X65Y9          FDRE                                         r  pcreg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_sig_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_sequential_actual_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.301ns  (logic 0.141ns (46.805%)  route 0.160ns (53.195%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y12         FDRE                         0.000     0.000 r  FSM_sequential_sig_reg[2]/C
    SLICE_X65Y12         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  FSM_sequential_sig_reg[2]/Q
                         net (fo=1, routed)           0.160     0.301    sig__0[2]
    SLICE_X60Y12         FDCE                                         r  FSM_sequential_actual_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_actual_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_sequential_sig_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.303ns  (logic 0.186ns (61.356%)  route 0.117ns (38.644%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y11         FDCE                         0.000     0.000 r  FSM_sequential_actual_reg[3]/C
    SLICE_X65Y11         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  FSM_sequential_actual_reg[3]/Q
                         net (fo=46, routed)          0.117     0.258    actual[3]
    SLICE_X64Y11         LUT6 (Prop_lut6_I4_O)        0.045     0.303 r  FSM_sequential_sig[3]_i_1/O
                         net (fo=1, routed)           0.000     0.303    sig__1[3]
    SLICE_X64Y11         FDRE                                         r  FSM_sequential_sig_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ret_pc_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pcreg_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.303ns  (logic 0.209ns (68.938%)  route 0.094ns (31.062%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y8          FDRE                         0.000     0.000 r  ret_pc_reg[5]/C
    SLICE_X64Y8          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  ret_pc_reg[5]/Q
                         net (fo=1, routed)           0.094     0.258    ret_pc_reg_n_0_[5]
    SLICE_X63Y8          LUT6 (Prop_lut6_I0_O)        0.045     0.303 r  pcreg[5]_i_1/O
                         net (fo=1, routed)           0.000     0.303    pcreg[5]_i_1_n_0
    SLICE_X63Y8          FDRE                                         r  pcreg_reg[5]/D
  -------------------------------------------------------------------    -------------------





