<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#summary" style=" font-size: 16px;">Synthesis Details</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#performance" style=" font-size: 14px;">Max Frequency Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Gowin\projects\KRV32_new_counter\src\cpu.v<br>
C:\Gowin\projects\KRV32_new_counter\src\progmem.v<br>
C:\Gowin\projects\KRV32_new_counter\src\top.v<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.11.01 Education (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Mon Apr 21 10:43:22 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="summary">Synthesis Details</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module</td>
<td>top</td>
</tr>
<tr>
<td class="label">Synthesis Process</td>
<td>Running parser:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.109s, Elapsed time = 0h 0m 0.115s, Peak memory usage = 348.754MB<br/>Running netlist conversion:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 0MB<br/>Running device independent optimization:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 0: CPU time = 0h 0m 0.031s, Elapsed time = 0h 0m 0.034s, Peak memory usage = 348.754MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 1: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.007s, Peak memory usage = 348.754MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 2: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.019s, Peak memory usage = 348.754MB<br/>Running inference:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 0: CPU time = 0h 0m 0.125s, Elapsed time = 0h 0m 0.123s, Peak memory usage = 348.754MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 1: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.001s, Peak memory usage = 348.754MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 2: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.001s, Peak memory usage = 348.754MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 3: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.002s, Peak memory usage = 348.754MB<br/>Running technical mapping:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 0: CPU time = 0h 0m 0.046s, Elapsed time = 0h 0m 0.03s, Peak memory usage = 348.754MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 1: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.006s, Peak memory usage = 348.754MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 2: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.01s, Peak memory usage = 348.754MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 3: CPU time = 0h 0m 7s, Elapsed time = 0h 0m 7s, Peak memory usage = 348.754MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 4: CPU time = 0h 0m 0.031s, Elapsed time = 0h 0m 0.032s, Peak memory usage = 348.754MB<br/>Generate output files:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.078s, Elapsed time = 0h 0m 0.079s, Peak memory usage = 348.754MB<br/></td>
</tr>
<tr>
<td class="label">Total Time and Memory Usage</td>
<td>CPU time = 0h 0m 7s, Elapsed time = 0h 0m 7s, Peak memory usage = 348.754MB</td>
</tr>
</table>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
</tr>
<tr>
<td class="label"><b>I/O Port </b></td>
<td>8</td>
</tr>
<tr>
<td class="label"><b>I/O Buf </b></td>
<td>8</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOBUF</td>
<td>6</td>
</tr>
<tr>
<td class="label"><b>Register </b></td>
<td>98</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFE</td>
<td>8</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFRE</td>
<td>90</td>
</tr>
<tr>
<td class="label"><b>LUT </b></td>
<td>1062</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT2</td>
<td>79</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT3</td>
<td>403</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT4</td>
<td>580</td>
</tr>
<tr>
<td class="label"><b>ALU </b></td>
<td>95</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspALU</td>
<td>95</td>
</tr>
<tr>
<td class="label"><b>INV </b></td>
<td>7</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspINV</td>
<td>7</td>
</tr>
<tr>
<td class="label"><b>BSRAM </b></td>
<td>6</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspSDPB</td>
<td>6</td>
</tr>
</table>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
<td><b>Utilization</b></td>
</tr>
<tr>
<td class="label">Logic</td>
<td>1164(1069 LUT, 95 ALU) / 8640</td>
<td>14%</td>
</tr>
<tr>
<td class="label">Register</td>
<td>98 / 6693</td>
<td>2%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as Latch</td>
<td>0 / 6693</td>
<td>0%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as FF</td>
<td>98 / 6693</td>
<td>2%</td>
</tr>
<tr>
<td class="label">BSRAM</td>
<td>6 / 26</td>
<td>24%</td>
</tr>
</table>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Type</th>
<th>Period</th>
<th>Frequency(MHz)</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>Base</td>
<td>37.037</td>
<td>27.000</td>
<td>0.000</td>
<td>18.519</td>
<td> </td>
<td> </td>
<td>clk_ibuf/I </td>
</tr>
</table>
<h2><a name="performance">Max Frequency Summary:</a></h2>
<table class="summary_table">
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>27.000(MHz)</td>
<td>36.492(MHz)</td>
<td>17</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<h3>Path&nbsp1</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.634</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.729</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.363</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu0/data_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu0/addr_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>110</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.726</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu0/data_2_s0/CLK</td>
</tr>
<tr>
<td>1.184</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>cpu0/data_2_s0/Q</td>
</tr>
<tr>
<td>2.144</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu0/alu_in2_2_s2/I1</td>
</tr>
<tr>
<td>3.243</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>cpu0/alu_in2_2_s2/F</td>
</tr>
<tr>
<td>4.203</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu0/alu_in2_0_s5/I3</td>
</tr>
<tr>
<td>4.829</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu0/alu_in2_0_s5/F</td>
</tr>
<tr>
<td>5.789</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu0/alu_in2_0_s4/I0</td>
</tr>
<tr>
<td>6.821</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>cpu0/alu_in2_0_s4/F</td>
</tr>
<tr>
<td>7.781</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu0/SUB_0_s/I1</td>
</tr>
<tr>
<td>8.826</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu0/SUB_0_s/COUT</td>
</tr>
<tr>
<td>8.826</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu0/SUB_1_s/CIN</td>
</tr>
<tr>
<td>8.883</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu0/SUB_1_s/COUT</td>
</tr>
<tr>
<td>8.883</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu0/SUB_2_s/CIN</td>
</tr>
<tr>
<td>8.940</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu0/SUB_2_s/COUT</td>
</tr>
<tr>
<td>8.940</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu0/SUB_3_s/CIN</td>
</tr>
<tr>
<td>8.997</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu0/SUB_3_s/COUT</td>
</tr>
<tr>
<td>8.997</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu0/SUB_4_s/CIN</td>
</tr>
<tr>
<td>9.054</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu0/SUB_4_s/COUT</td>
</tr>
<tr>
<td>9.054</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu0/SUB_5_s/CIN</td>
</tr>
<tr>
<td>9.111</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu0/SUB_5_s/COUT</td>
</tr>
<tr>
<td>9.111</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu0/SUB_6_s/CIN</td>
</tr>
<tr>
<td>9.168</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu0/SUB_6_s/COUT</td>
</tr>
<tr>
<td>9.168</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu0/SUB_7_s/CIN</td>
</tr>
<tr>
<td>9.225</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu0/SUB_7_s/COUT</td>
</tr>
<tr>
<td>9.225</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu0/SUB_8_s/CIN</td>
</tr>
<tr>
<td>9.282</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu0/SUB_8_s/COUT</td>
</tr>
<tr>
<td>9.282</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu0/SUB_9_s/CIN</td>
</tr>
<tr>
<td>9.339</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu0/SUB_9_s/COUT</td>
</tr>
<tr>
<td>9.339</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu0/SUB_10_s/CIN</td>
</tr>
<tr>
<td>9.396</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu0/SUB_10_s/COUT</td>
</tr>
<tr>
<td>9.396</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu0/SUB_11_s/CIN</td>
</tr>
<tr>
<td>9.453</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu0/SUB_11_s/COUT</td>
</tr>
<tr>
<td>9.453</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu0/SUB_12_s/CIN</td>
</tr>
<tr>
<td>9.510</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu0/SUB_12_s/COUT</td>
</tr>
<tr>
<td>9.510</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu0/SUB_13_s/CIN</td>
</tr>
<tr>
<td>9.567</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu0/SUB_13_s/COUT</td>
</tr>
<tr>
<td>9.567</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu0/SUB_14_s/CIN</td>
</tr>
<tr>
<td>9.624</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu0/SUB_14_s/COUT</td>
</tr>
<tr>
<td>9.624</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu0/SUB_15_s/CIN</td>
</tr>
<tr>
<td>9.681</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu0/SUB_15_s/COUT</td>
</tr>
<tr>
<td>9.681</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu0/SUB_16_s/CIN</td>
</tr>
<tr>
<td>9.738</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu0/SUB_16_s/COUT</td>
</tr>
<tr>
<td>9.738</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu0/SUB_17_s/CIN</td>
</tr>
<tr>
<td>9.795</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu0/SUB_17_s/COUT</td>
</tr>
<tr>
<td>9.795</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu0/SUB_18_s/CIN</td>
</tr>
<tr>
<td>9.852</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu0/SUB_18_s/COUT</td>
</tr>
<tr>
<td>9.852</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu0/SUB_19_s/CIN</td>
</tr>
<tr>
<td>9.909</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu0/SUB_19_s/COUT</td>
</tr>
<tr>
<td>9.909</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu0/SUB_20_s/CIN</td>
</tr>
<tr>
<td>9.966</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu0/SUB_20_s/COUT</td>
</tr>
<tr>
<td>9.966</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu0/SUB_21_s/CIN</td>
</tr>
<tr>
<td>10.023</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu0/SUB_21_s/COUT</td>
</tr>
<tr>
<td>10.023</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu0/SUB_22_s/CIN</td>
</tr>
<tr>
<td>10.080</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu0/SUB_22_s/COUT</td>
</tr>
<tr>
<td>10.080</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu0/SUB_23_s/CIN</td>
</tr>
<tr>
<td>10.137</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu0/SUB_23_s/COUT</td>
</tr>
<tr>
<td>10.137</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu0/SUB_24_s/CIN</td>
</tr>
<tr>
<td>10.194</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu0/SUB_24_s/COUT</td>
</tr>
<tr>
<td>10.194</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu0/SUB_25_s/CIN</td>
</tr>
<tr>
<td>10.251</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu0/SUB_25_s/COUT</td>
</tr>
<tr>
<td>10.251</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu0/SUB_26_s/CIN</td>
</tr>
<tr>
<td>10.308</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu0/SUB_26_s/COUT</td>
</tr>
<tr>
<td>10.308</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu0/SUB_27_s/CIN</td>
</tr>
<tr>
<td>10.365</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu0/SUB_27_s/COUT</td>
</tr>
<tr>
<td>10.365</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu0/SUB_28_s/CIN</td>
</tr>
<tr>
<td>10.422</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu0/SUB_28_s/COUT</td>
</tr>
<tr>
<td>10.422</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu0/SUB_29_s/CIN</td>
</tr>
<tr>
<td>10.985</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>cpu0/SUB_29_s/SUM</td>
</tr>
<tr>
<td>11.945</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu0/n1711_s24/I1</td>
</tr>
<tr>
<td>13.044</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu0/n1711_s24/F</td>
</tr>
<tr>
<td>14.004</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu0/n1711_s22/I1</td>
</tr>
<tr>
<td>15.103</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu0/n1711_s22/F</td>
</tr>
<tr>
<td>16.063</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu0/n1711_s17/I2</td>
</tr>
<tr>
<td>16.885</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu0/n1711_s17/F</td>
</tr>
<tr>
<td>17.845</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu0/n1711_s10/I0</td>
</tr>
<tr>
<td>18.877</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu0/n1711_s10/F</td>
</tr>
<tr>
<td>19.837</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu0/n1711_s6/I0</td>
</tr>
<tr>
<td>20.869</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>cpu0/n1711_s6/F</td>
</tr>
<tr>
<td>21.829</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu0/addr_1_s3/I1</td>
</tr>
<tr>
<td>22.928</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu0/addr_1_s3/F</td>
</tr>
<tr>
<td>23.888</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu0/n1738_s1/I1</td>
</tr>
<tr>
<td>24.987</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu0/n1738_s1/F</td>
</tr>
<tr>
<td>25.947</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu0/n1738_s0/I2</td>
</tr>
<tr>
<td>26.769</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu0/n1738_s0/F</td>
</tr>
<tr>
<td>27.729</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu0/addr_6_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>110</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>37.763</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu0/addr_6_s0/CLK</td>
</tr>
<tr>
<td>37.363</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>cpu0/addr_6_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 14.065, 52.086%; route: 12.480, 46.217%; tC2Q: 0.458, 1.697%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp2</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.978</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.385</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.363</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu0/data_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu0/addr_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>110</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.726</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu0/data_2_s0/CLK</td>
</tr>
<tr>
<td>1.184</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>cpu0/data_2_s0/Q</td>
</tr>
<tr>
<td>2.144</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu0/alu_in2_2_s2/I1</td>
</tr>
<tr>
<td>3.243</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>cpu0/alu_in2_2_s2/F</td>
</tr>
<tr>
<td>4.203</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu0/alu_in2_0_s5/I3</td>
</tr>
<tr>
<td>4.829</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu0/alu_in2_0_s5/F</td>
</tr>
<tr>
<td>5.789</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu0/alu_in2_0_s4/I0</td>
</tr>
<tr>
<td>6.821</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>cpu0/alu_in2_0_s4/F</td>
</tr>
<tr>
<td>7.781</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu0/SUB_0_s/I1</td>
</tr>
<tr>
<td>8.826</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu0/SUB_0_s/COUT</td>
</tr>
<tr>
<td>8.826</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu0/SUB_1_s/CIN</td>
</tr>
<tr>
<td>8.883</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu0/SUB_1_s/COUT</td>
</tr>
<tr>
<td>8.883</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu0/SUB_2_s/CIN</td>
</tr>
<tr>
<td>8.940</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu0/SUB_2_s/COUT</td>
</tr>
<tr>
<td>8.940</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu0/SUB_3_s/CIN</td>
</tr>
<tr>
<td>8.997</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu0/SUB_3_s/COUT</td>
</tr>
<tr>
<td>8.997</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu0/SUB_4_s/CIN</td>
</tr>
<tr>
<td>9.054</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu0/SUB_4_s/COUT</td>
</tr>
<tr>
<td>9.054</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu0/SUB_5_s/CIN</td>
</tr>
<tr>
<td>9.111</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu0/SUB_5_s/COUT</td>
</tr>
<tr>
<td>9.111</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu0/SUB_6_s/CIN</td>
</tr>
<tr>
<td>9.168</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu0/SUB_6_s/COUT</td>
</tr>
<tr>
<td>9.168</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu0/SUB_7_s/CIN</td>
</tr>
<tr>
<td>9.225</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu0/SUB_7_s/COUT</td>
</tr>
<tr>
<td>9.225</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu0/SUB_8_s/CIN</td>
</tr>
<tr>
<td>9.282</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu0/SUB_8_s/COUT</td>
</tr>
<tr>
<td>9.282</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu0/SUB_9_s/CIN</td>
</tr>
<tr>
<td>9.339</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu0/SUB_9_s/COUT</td>
</tr>
<tr>
<td>9.339</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu0/SUB_10_s/CIN</td>
</tr>
<tr>
<td>9.396</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu0/SUB_10_s/COUT</td>
</tr>
<tr>
<td>9.396</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu0/SUB_11_s/CIN</td>
</tr>
<tr>
<td>9.453</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu0/SUB_11_s/COUT</td>
</tr>
<tr>
<td>9.453</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu0/SUB_12_s/CIN</td>
</tr>
<tr>
<td>9.510</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu0/SUB_12_s/COUT</td>
</tr>
<tr>
<td>9.510</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu0/SUB_13_s/CIN</td>
</tr>
<tr>
<td>9.567</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu0/SUB_13_s/COUT</td>
</tr>
<tr>
<td>9.567</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu0/SUB_14_s/CIN</td>
</tr>
<tr>
<td>9.624</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu0/SUB_14_s/COUT</td>
</tr>
<tr>
<td>9.624</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu0/SUB_15_s/CIN</td>
</tr>
<tr>
<td>9.681</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu0/SUB_15_s/COUT</td>
</tr>
<tr>
<td>9.681</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu0/SUB_16_s/CIN</td>
</tr>
<tr>
<td>9.738</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu0/SUB_16_s/COUT</td>
</tr>
<tr>
<td>9.738</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu0/SUB_17_s/CIN</td>
</tr>
<tr>
<td>9.795</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu0/SUB_17_s/COUT</td>
</tr>
<tr>
<td>9.795</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu0/SUB_18_s/CIN</td>
</tr>
<tr>
<td>9.852</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu0/SUB_18_s/COUT</td>
</tr>
<tr>
<td>9.852</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu0/SUB_19_s/CIN</td>
</tr>
<tr>
<td>9.909</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu0/SUB_19_s/COUT</td>
</tr>
<tr>
<td>9.909</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu0/SUB_20_s/CIN</td>
</tr>
<tr>
<td>9.966</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu0/SUB_20_s/COUT</td>
</tr>
<tr>
<td>9.966</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu0/SUB_21_s/CIN</td>
</tr>
<tr>
<td>10.023</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu0/SUB_21_s/COUT</td>
</tr>
<tr>
<td>10.023</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu0/SUB_22_s/CIN</td>
</tr>
<tr>
<td>10.080</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu0/SUB_22_s/COUT</td>
</tr>
<tr>
<td>10.080</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu0/SUB_23_s/CIN</td>
</tr>
<tr>
<td>10.137</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu0/SUB_23_s/COUT</td>
</tr>
<tr>
<td>10.137</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu0/SUB_24_s/CIN</td>
</tr>
<tr>
<td>10.194</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu0/SUB_24_s/COUT</td>
</tr>
<tr>
<td>10.194</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu0/SUB_25_s/CIN</td>
</tr>
<tr>
<td>10.251</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu0/SUB_25_s/COUT</td>
</tr>
<tr>
<td>10.251</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu0/SUB_26_s/CIN</td>
</tr>
<tr>
<td>10.308</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu0/SUB_26_s/COUT</td>
</tr>
<tr>
<td>10.308</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu0/SUB_27_s/CIN</td>
</tr>
<tr>
<td>10.365</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu0/SUB_27_s/COUT</td>
</tr>
<tr>
<td>10.365</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu0/SUB_28_s/CIN</td>
</tr>
<tr>
<td>10.422</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu0/SUB_28_s/COUT</td>
</tr>
<tr>
<td>10.422</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu0/SUB_29_s/CIN</td>
</tr>
<tr>
<td>10.985</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>cpu0/SUB_29_s/SUM</td>
</tr>
<tr>
<td>11.945</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu0/n1711_s24/I1</td>
</tr>
<tr>
<td>13.044</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu0/n1711_s24/F</td>
</tr>
<tr>
<td>14.004</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu0/n1711_s22/I1</td>
</tr>
<tr>
<td>15.103</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu0/n1711_s22/F</td>
</tr>
<tr>
<td>16.063</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu0/n1711_s17/I2</td>
</tr>
<tr>
<td>16.885</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu0/n1711_s17/F</td>
</tr>
<tr>
<td>17.845</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu0/n1711_s10/I0</td>
</tr>
<tr>
<td>18.877</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu0/n1711_s10/F</td>
</tr>
<tr>
<td>19.837</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu0/n1711_s6/I0</td>
</tr>
<tr>
<td>20.869</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>cpu0/n1711_s6/F</td>
</tr>
<tr>
<td>21.829</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu0/n1711_s30/I2</td>
</tr>
<tr>
<td>22.651</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>30</td>
<td>cpu0/n1711_s30/F</td>
</tr>
<tr>
<td>23.611</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu0/n1739_s1/I2</td>
</tr>
<tr>
<td>24.433</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu0/n1739_s1/F</td>
</tr>
<tr>
<td>25.393</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu0/n1739_s3/I0</td>
</tr>
<tr>
<td>26.425</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu0/n1739_s3/F</td>
</tr>
<tr>
<td>27.385</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu0/addr_5_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>110</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>37.763</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu0/addr_5_s0/CLK</td>
</tr>
<tr>
<td>37.363</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>cpu0/addr_5_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 13.721, 51.468%; route: 12.480, 46.813%; tC2Q: 0.458, 1.719%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp3</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.978</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.385</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.363</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu0/data_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu0/addr_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>110</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.726</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu0/data_2_s0/CLK</td>
</tr>
<tr>
<td>1.184</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>cpu0/data_2_s0/Q</td>
</tr>
<tr>
<td>2.144</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu0/alu_in2_2_s2/I1</td>
</tr>
<tr>
<td>3.243</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>cpu0/alu_in2_2_s2/F</td>
</tr>
<tr>
<td>4.203</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu0/alu_in2_0_s5/I3</td>
</tr>
<tr>
<td>4.829</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu0/alu_in2_0_s5/F</td>
</tr>
<tr>
<td>5.789</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu0/alu_in2_0_s4/I0</td>
</tr>
<tr>
<td>6.821</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>cpu0/alu_in2_0_s4/F</td>
</tr>
<tr>
<td>7.781</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu0/SUB_0_s/I1</td>
</tr>
<tr>
<td>8.826</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu0/SUB_0_s/COUT</td>
</tr>
<tr>
<td>8.826</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu0/SUB_1_s/CIN</td>
</tr>
<tr>
<td>8.883</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu0/SUB_1_s/COUT</td>
</tr>
<tr>
<td>8.883</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu0/SUB_2_s/CIN</td>
</tr>
<tr>
<td>8.940</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu0/SUB_2_s/COUT</td>
</tr>
<tr>
<td>8.940</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu0/SUB_3_s/CIN</td>
</tr>
<tr>
<td>8.997</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu0/SUB_3_s/COUT</td>
</tr>
<tr>
<td>8.997</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu0/SUB_4_s/CIN</td>
</tr>
<tr>
<td>9.054</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu0/SUB_4_s/COUT</td>
</tr>
<tr>
<td>9.054</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu0/SUB_5_s/CIN</td>
</tr>
<tr>
<td>9.111</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu0/SUB_5_s/COUT</td>
</tr>
<tr>
<td>9.111</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu0/SUB_6_s/CIN</td>
</tr>
<tr>
<td>9.168</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu0/SUB_6_s/COUT</td>
</tr>
<tr>
<td>9.168</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu0/SUB_7_s/CIN</td>
</tr>
<tr>
<td>9.225</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu0/SUB_7_s/COUT</td>
</tr>
<tr>
<td>9.225</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu0/SUB_8_s/CIN</td>
</tr>
<tr>
<td>9.282</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu0/SUB_8_s/COUT</td>
</tr>
<tr>
<td>9.282</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu0/SUB_9_s/CIN</td>
</tr>
<tr>
<td>9.339</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu0/SUB_9_s/COUT</td>
</tr>
<tr>
<td>9.339</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu0/SUB_10_s/CIN</td>
</tr>
<tr>
<td>9.396</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu0/SUB_10_s/COUT</td>
</tr>
<tr>
<td>9.396</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu0/SUB_11_s/CIN</td>
</tr>
<tr>
<td>9.453</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu0/SUB_11_s/COUT</td>
</tr>
<tr>
<td>9.453</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu0/SUB_12_s/CIN</td>
</tr>
<tr>
<td>9.510</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu0/SUB_12_s/COUT</td>
</tr>
<tr>
<td>9.510</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu0/SUB_13_s/CIN</td>
</tr>
<tr>
<td>9.567</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu0/SUB_13_s/COUT</td>
</tr>
<tr>
<td>9.567</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu0/SUB_14_s/CIN</td>
</tr>
<tr>
<td>9.624</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu0/SUB_14_s/COUT</td>
</tr>
<tr>
<td>9.624</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu0/SUB_15_s/CIN</td>
</tr>
<tr>
<td>9.681</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu0/SUB_15_s/COUT</td>
</tr>
<tr>
<td>9.681</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu0/SUB_16_s/CIN</td>
</tr>
<tr>
<td>9.738</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu0/SUB_16_s/COUT</td>
</tr>
<tr>
<td>9.738</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu0/SUB_17_s/CIN</td>
</tr>
<tr>
<td>9.795</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu0/SUB_17_s/COUT</td>
</tr>
<tr>
<td>9.795</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu0/SUB_18_s/CIN</td>
</tr>
<tr>
<td>9.852</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu0/SUB_18_s/COUT</td>
</tr>
<tr>
<td>9.852</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu0/SUB_19_s/CIN</td>
</tr>
<tr>
<td>9.909</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu0/SUB_19_s/COUT</td>
</tr>
<tr>
<td>9.909</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu0/SUB_20_s/CIN</td>
</tr>
<tr>
<td>9.966</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu0/SUB_20_s/COUT</td>
</tr>
<tr>
<td>9.966</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu0/SUB_21_s/CIN</td>
</tr>
<tr>
<td>10.023</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu0/SUB_21_s/COUT</td>
</tr>
<tr>
<td>10.023</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu0/SUB_22_s/CIN</td>
</tr>
<tr>
<td>10.080</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu0/SUB_22_s/COUT</td>
</tr>
<tr>
<td>10.080</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu0/SUB_23_s/CIN</td>
</tr>
<tr>
<td>10.137</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu0/SUB_23_s/COUT</td>
</tr>
<tr>
<td>10.137</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu0/SUB_24_s/CIN</td>
</tr>
<tr>
<td>10.194</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu0/SUB_24_s/COUT</td>
</tr>
<tr>
<td>10.194</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu0/SUB_25_s/CIN</td>
</tr>
<tr>
<td>10.251</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu0/SUB_25_s/COUT</td>
</tr>
<tr>
<td>10.251</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu0/SUB_26_s/CIN</td>
</tr>
<tr>
<td>10.308</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu0/SUB_26_s/COUT</td>
</tr>
<tr>
<td>10.308</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu0/SUB_27_s/CIN</td>
</tr>
<tr>
<td>10.365</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu0/SUB_27_s/COUT</td>
</tr>
<tr>
<td>10.365</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu0/SUB_28_s/CIN</td>
</tr>
<tr>
<td>10.422</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu0/SUB_28_s/COUT</td>
</tr>
<tr>
<td>10.422</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu0/SUB_29_s/CIN</td>
</tr>
<tr>
<td>10.985</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>cpu0/SUB_29_s/SUM</td>
</tr>
<tr>
<td>11.945</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu0/n1711_s24/I1</td>
</tr>
<tr>
<td>13.044</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu0/n1711_s24/F</td>
</tr>
<tr>
<td>14.004</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu0/n1711_s22/I1</td>
</tr>
<tr>
<td>15.103</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu0/n1711_s22/F</td>
</tr>
<tr>
<td>16.063</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu0/n1711_s17/I2</td>
</tr>
<tr>
<td>16.885</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu0/n1711_s17/F</td>
</tr>
<tr>
<td>17.845</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu0/n1711_s10/I0</td>
</tr>
<tr>
<td>18.877</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu0/n1711_s10/F</td>
</tr>
<tr>
<td>19.837</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu0/n1711_s6/I0</td>
</tr>
<tr>
<td>20.869</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>cpu0/n1711_s6/F</td>
</tr>
<tr>
<td>21.829</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu0/n1711_s30/I2</td>
</tr>
<tr>
<td>22.651</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>30</td>
<td>cpu0/n1711_s30/F</td>
</tr>
<tr>
<td>23.611</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu0/n1737_s1/I2</td>
</tr>
<tr>
<td>24.433</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu0/n1737_s1/F</td>
</tr>
<tr>
<td>25.393</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu0/n1737_s5/I0</td>
</tr>
<tr>
<td>26.425</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu0/n1737_s5/F</td>
</tr>
<tr>
<td>27.385</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu0/addr_7_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>110</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>37.763</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu0/addr_7_s0/CLK</td>
</tr>
<tr>
<td>37.363</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>cpu0/addr_7_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 13.721, 51.468%; route: 12.480, 46.813%; tC2Q: 0.458, 1.719%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp4</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.978</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.385</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.363</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu0/data_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu0/addr_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>110</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.726</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu0/data_2_s0/CLK</td>
</tr>
<tr>
<td>1.184</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>cpu0/data_2_s0/Q</td>
</tr>
<tr>
<td>2.144</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu0/alu_in2_2_s2/I1</td>
</tr>
<tr>
<td>3.243</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>cpu0/alu_in2_2_s2/F</td>
</tr>
<tr>
<td>4.203</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu0/alu_in2_0_s5/I3</td>
</tr>
<tr>
<td>4.829</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu0/alu_in2_0_s5/F</td>
</tr>
<tr>
<td>5.789</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu0/alu_in2_0_s4/I0</td>
</tr>
<tr>
<td>6.821</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>cpu0/alu_in2_0_s4/F</td>
</tr>
<tr>
<td>7.781</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu0/SUB_0_s/I1</td>
</tr>
<tr>
<td>8.826</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu0/SUB_0_s/COUT</td>
</tr>
<tr>
<td>8.826</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu0/SUB_1_s/CIN</td>
</tr>
<tr>
<td>8.883</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu0/SUB_1_s/COUT</td>
</tr>
<tr>
<td>8.883</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu0/SUB_2_s/CIN</td>
</tr>
<tr>
<td>8.940</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu0/SUB_2_s/COUT</td>
</tr>
<tr>
<td>8.940</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu0/SUB_3_s/CIN</td>
</tr>
<tr>
<td>8.997</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu0/SUB_3_s/COUT</td>
</tr>
<tr>
<td>8.997</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu0/SUB_4_s/CIN</td>
</tr>
<tr>
<td>9.054</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu0/SUB_4_s/COUT</td>
</tr>
<tr>
<td>9.054</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu0/SUB_5_s/CIN</td>
</tr>
<tr>
<td>9.111</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu0/SUB_5_s/COUT</td>
</tr>
<tr>
<td>9.111</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu0/SUB_6_s/CIN</td>
</tr>
<tr>
<td>9.168</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu0/SUB_6_s/COUT</td>
</tr>
<tr>
<td>9.168</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu0/SUB_7_s/CIN</td>
</tr>
<tr>
<td>9.225</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu0/SUB_7_s/COUT</td>
</tr>
<tr>
<td>9.225</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu0/SUB_8_s/CIN</td>
</tr>
<tr>
<td>9.282</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu0/SUB_8_s/COUT</td>
</tr>
<tr>
<td>9.282</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu0/SUB_9_s/CIN</td>
</tr>
<tr>
<td>9.339</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu0/SUB_9_s/COUT</td>
</tr>
<tr>
<td>9.339</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu0/SUB_10_s/CIN</td>
</tr>
<tr>
<td>9.396</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu0/SUB_10_s/COUT</td>
</tr>
<tr>
<td>9.396</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu0/SUB_11_s/CIN</td>
</tr>
<tr>
<td>9.453</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu0/SUB_11_s/COUT</td>
</tr>
<tr>
<td>9.453</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu0/SUB_12_s/CIN</td>
</tr>
<tr>
<td>9.510</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu0/SUB_12_s/COUT</td>
</tr>
<tr>
<td>9.510</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu0/SUB_13_s/CIN</td>
</tr>
<tr>
<td>9.567</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu0/SUB_13_s/COUT</td>
</tr>
<tr>
<td>9.567</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu0/SUB_14_s/CIN</td>
</tr>
<tr>
<td>9.624</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu0/SUB_14_s/COUT</td>
</tr>
<tr>
<td>9.624</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu0/SUB_15_s/CIN</td>
</tr>
<tr>
<td>9.681</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu0/SUB_15_s/COUT</td>
</tr>
<tr>
<td>9.681</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu0/SUB_16_s/CIN</td>
</tr>
<tr>
<td>9.738</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu0/SUB_16_s/COUT</td>
</tr>
<tr>
<td>9.738</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu0/SUB_17_s/CIN</td>
</tr>
<tr>
<td>9.795</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu0/SUB_17_s/COUT</td>
</tr>
<tr>
<td>9.795</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu0/SUB_18_s/CIN</td>
</tr>
<tr>
<td>9.852</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu0/SUB_18_s/COUT</td>
</tr>
<tr>
<td>9.852</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu0/SUB_19_s/CIN</td>
</tr>
<tr>
<td>9.909</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu0/SUB_19_s/COUT</td>
</tr>
<tr>
<td>9.909</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu0/SUB_20_s/CIN</td>
</tr>
<tr>
<td>9.966</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu0/SUB_20_s/COUT</td>
</tr>
<tr>
<td>9.966</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu0/SUB_21_s/CIN</td>
</tr>
<tr>
<td>10.023</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu0/SUB_21_s/COUT</td>
</tr>
<tr>
<td>10.023</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu0/SUB_22_s/CIN</td>
</tr>
<tr>
<td>10.080</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu0/SUB_22_s/COUT</td>
</tr>
<tr>
<td>10.080</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu0/SUB_23_s/CIN</td>
</tr>
<tr>
<td>10.137</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu0/SUB_23_s/COUT</td>
</tr>
<tr>
<td>10.137</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu0/SUB_24_s/CIN</td>
</tr>
<tr>
<td>10.194</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu0/SUB_24_s/COUT</td>
</tr>
<tr>
<td>10.194</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu0/SUB_25_s/CIN</td>
</tr>
<tr>
<td>10.251</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu0/SUB_25_s/COUT</td>
</tr>
<tr>
<td>10.251</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu0/SUB_26_s/CIN</td>
</tr>
<tr>
<td>10.308</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu0/SUB_26_s/COUT</td>
</tr>
<tr>
<td>10.308</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu0/SUB_27_s/CIN</td>
</tr>
<tr>
<td>10.365</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu0/SUB_27_s/COUT</td>
</tr>
<tr>
<td>10.365</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu0/SUB_28_s/CIN</td>
</tr>
<tr>
<td>10.422</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu0/SUB_28_s/COUT</td>
</tr>
<tr>
<td>10.422</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu0/SUB_29_s/CIN</td>
</tr>
<tr>
<td>10.985</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>cpu0/SUB_29_s/SUM</td>
</tr>
<tr>
<td>11.945</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu0/n1711_s24/I1</td>
</tr>
<tr>
<td>13.044</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu0/n1711_s24/F</td>
</tr>
<tr>
<td>14.004</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu0/n1711_s22/I1</td>
</tr>
<tr>
<td>15.103</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu0/n1711_s22/F</td>
</tr>
<tr>
<td>16.063</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu0/n1711_s17/I2</td>
</tr>
<tr>
<td>16.885</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu0/n1711_s17/F</td>
</tr>
<tr>
<td>17.845</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu0/n1711_s10/I0</td>
</tr>
<tr>
<td>18.877</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu0/n1711_s10/F</td>
</tr>
<tr>
<td>19.837</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu0/n1711_s6/I0</td>
</tr>
<tr>
<td>20.869</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>cpu0/n1711_s6/F</td>
</tr>
<tr>
<td>21.829</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu0/n1711_s30/I2</td>
</tr>
<tr>
<td>22.651</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>30</td>
<td>cpu0/n1711_s30/F</td>
</tr>
<tr>
<td>23.611</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu0/n1736_s1/I2</td>
</tr>
<tr>
<td>24.433</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu0/n1736_s1/F</td>
</tr>
<tr>
<td>25.393</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu0/n1736_s3/I0</td>
</tr>
<tr>
<td>26.425</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu0/n1736_s3/F</td>
</tr>
<tr>
<td>27.385</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu0/addr_8_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>110</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>37.763</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu0/addr_8_s0/CLK</td>
</tr>
<tr>
<td>37.363</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>cpu0/addr_8_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 13.721, 51.468%; route: 12.480, 46.813%; tC2Q: 0.458, 1.719%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp5</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.978</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.385</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.363</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu0/data_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu0/addr_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>110</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.726</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu0/data_2_s0/CLK</td>
</tr>
<tr>
<td>1.184</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>cpu0/data_2_s0/Q</td>
</tr>
<tr>
<td>2.144</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu0/alu_in2_2_s2/I1</td>
</tr>
<tr>
<td>3.243</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>cpu0/alu_in2_2_s2/F</td>
</tr>
<tr>
<td>4.203</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu0/alu_in2_0_s5/I3</td>
</tr>
<tr>
<td>4.829</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu0/alu_in2_0_s5/F</td>
</tr>
<tr>
<td>5.789</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu0/alu_in2_0_s4/I0</td>
</tr>
<tr>
<td>6.821</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>cpu0/alu_in2_0_s4/F</td>
</tr>
<tr>
<td>7.781</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu0/SUB_0_s/I1</td>
</tr>
<tr>
<td>8.826</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu0/SUB_0_s/COUT</td>
</tr>
<tr>
<td>8.826</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu0/SUB_1_s/CIN</td>
</tr>
<tr>
<td>8.883</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu0/SUB_1_s/COUT</td>
</tr>
<tr>
<td>8.883</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu0/SUB_2_s/CIN</td>
</tr>
<tr>
<td>8.940</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu0/SUB_2_s/COUT</td>
</tr>
<tr>
<td>8.940</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu0/SUB_3_s/CIN</td>
</tr>
<tr>
<td>8.997</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu0/SUB_3_s/COUT</td>
</tr>
<tr>
<td>8.997</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu0/SUB_4_s/CIN</td>
</tr>
<tr>
<td>9.054</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu0/SUB_4_s/COUT</td>
</tr>
<tr>
<td>9.054</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu0/SUB_5_s/CIN</td>
</tr>
<tr>
<td>9.111</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu0/SUB_5_s/COUT</td>
</tr>
<tr>
<td>9.111</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu0/SUB_6_s/CIN</td>
</tr>
<tr>
<td>9.168</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu0/SUB_6_s/COUT</td>
</tr>
<tr>
<td>9.168</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu0/SUB_7_s/CIN</td>
</tr>
<tr>
<td>9.225</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu0/SUB_7_s/COUT</td>
</tr>
<tr>
<td>9.225</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu0/SUB_8_s/CIN</td>
</tr>
<tr>
<td>9.282</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu0/SUB_8_s/COUT</td>
</tr>
<tr>
<td>9.282</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu0/SUB_9_s/CIN</td>
</tr>
<tr>
<td>9.339</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu0/SUB_9_s/COUT</td>
</tr>
<tr>
<td>9.339</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu0/SUB_10_s/CIN</td>
</tr>
<tr>
<td>9.396</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu0/SUB_10_s/COUT</td>
</tr>
<tr>
<td>9.396</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu0/SUB_11_s/CIN</td>
</tr>
<tr>
<td>9.453</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu0/SUB_11_s/COUT</td>
</tr>
<tr>
<td>9.453</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu0/SUB_12_s/CIN</td>
</tr>
<tr>
<td>9.510</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu0/SUB_12_s/COUT</td>
</tr>
<tr>
<td>9.510</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu0/SUB_13_s/CIN</td>
</tr>
<tr>
<td>9.567</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu0/SUB_13_s/COUT</td>
</tr>
<tr>
<td>9.567</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu0/SUB_14_s/CIN</td>
</tr>
<tr>
<td>9.624</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu0/SUB_14_s/COUT</td>
</tr>
<tr>
<td>9.624</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu0/SUB_15_s/CIN</td>
</tr>
<tr>
<td>9.681</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu0/SUB_15_s/COUT</td>
</tr>
<tr>
<td>9.681</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu0/SUB_16_s/CIN</td>
</tr>
<tr>
<td>9.738</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu0/SUB_16_s/COUT</td>
</tr>
<tr>
<td>9.738</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu0/SUB_17_s/CIN</td>
</tr>
<tr>
<td>9.795</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu0/SUB_17_s/COUT</td>
</tr>
<tr>
<td>9.795</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu0/SUB_18_s/CIN</td>
</tr>
<tr>
<td>9.852</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu0/SUB_18_s/COUT</td>
</tr>
<tr>
<td>9.852</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu0/SUB_19_s/CIN</td>
</tr>
<tr>
<td>9.909</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu0/SUB_19_s/COUT</td>
</tr>
<tr>
<td>9.909</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu0/SUB_20_s/CIN</td>
</tr>
<tr>
<td>9.966</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu0/SUB_20_s/COUT</td>
</tr>
<tr>
<td>9.966</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu0/SUB_21_s/CIN</td>
</tr>
<tr>
<td>10.023</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu0/SUB_21_s/COUT</td>
</tr>
<tr>
<td>10.023</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu0/SUB_22_s/CIN</td>
</tr>
<tr>
<td>10.080</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu0/SUB_22_s/COUT</td>
</tr>
<tr>
<td>10.080</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu0/SUB_23_s/CIN</td>
</tr>
<tr>
<td>10.137</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu0/SUB_23_s/COUT</td>
</tr>
<tr>
<td>10.137</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu0/SUB_24_s/CIN</td>
</tr>
<tr>
<td>10.194</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu0/SUB_24_s/COUT</td>
</tr>
<tr>
<td>10.194</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu0/SUB_25_s/CIN</td>
</tr>
<tr>
<td>10.251</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu0/SUB_25_s/COUT</td>
</tr>
<tr>
<td>10.251</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu0/SUB_26_s/CIN</td>
</tr>
<tr>
<td>10.308</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu0/SUB_26_s/COUT</td>
</tr>
<tr>
<td>10.308</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu0/SUB_27_s/CIN</td>
</tr>
<tr>
<td>10.365</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu0/SUB_27_s/COUT</td>
</tr>
<tr>
<td>10.365</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu0/SUB_28_s/CIN</td>
</tr>
<tr>
<td>10.422</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu0/SUB_28_s/COUT</td>
</tr>
<tr>
<td>10.422</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu0/SUB_29_s/CIN</td>
</tr>
<tr>
<td>10.985</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>cpu0/SUB_29_s/SUM</td>
</tr>
<tr>
<td>11.945</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu0/n1711_s24/I1</td>
</tr>
<tr>
<td>13.044</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu0/n1711_s24/F</td>
</tr>
<tr>
<td>14.004</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu0/n1711_s22/I1</td>
</tr>
<tr>
<td>15.103</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu0/n1711_s22/F</td>
</tr>
<tr>
<td>16.063</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu0/n1711_s17/I2</td>
</tr>
<tr>
<td>16.885</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu0/n1711_s17/F</td>
</tr>
<tr>
<td>17.845</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu0/n1711_s10/I0</td>
</tr>
<tr>
<td>18.877</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu0/n1711_s10/F</td>
</tr>
<tr>
<td>19.837</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu0/n1711_s6/I0</td>
</tr>
<tr>
<td>20.869</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>cpu0/n1711_s6/F</td>
</tr>
<tr>
<td>21.829</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu0/n1711_s30/I2</td>
</tr>
<tr>
<td>22.651</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>30</td>
<td>cpu0/n1711_s30/F</td>
</tr>
<tr>
<td>23.611</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu0/n1733_s1/I2</td>
</tr>
<tr>
<td>24.433</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu0/n1733_s1/F</td>
</tr>
<tr>
<td>25.393</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu0/n1733_s4/I0</td>
</tr>
<tr>
<td>26.425</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu0/n1733_s4/F</td>
</tr>
<tr>
<td>27.385</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu0/addr_11_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>110</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>37.763</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu0/addr_11_s0/CLK</td>
</tr>
<tr>
<td>37.363</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>cpu0/addr_11_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 13.721, 51.468%; route: 12.480, 46.813%; tC2Q: 0.458, 1.719%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
</table>
<br/>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
