{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1656933280593 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1656933280593 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 04 19:14:40 2022 " "Processing started: Mon Jul 04 19:14:40 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1656933280593 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1656933280593 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off traffic_led -c traffic_led " "Command: quartus_map --read_settings_files=on --write_settings_files=off traffic_led -c traffic_led" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1656933280593 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1656933280885 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "bit test.v(20) " "Verilog HDL Declaration warning at test.v(20): \"bit\" is SystemVerilog-2005 keyword" {  } { { "test.v" "" { Text "E:/trafficled/test.v" 20 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Quartus II" 0 -1 1656933280927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test.v 1 1 " "Found 1 design units, including 1 entities, in source file test.v" { { "Info" "ISGN_ENTITY_NAME" "1 test " "Found entity 1: test" {  } { { "test.v" "" { Text "E:/trafficled/test.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1656933280928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1656933280928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_module.v 1 1 " "Found 1 design units, including 1 entities, in source file led_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_module " "Found entity 1: led_module" {  } { { "led_module.v" "" { Text "E:/trafficled/led_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1656933280931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1656933280931 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "bit traffic_led.v(6) " "Verilog HDL Declaration warning at traffic_led.v(6): \"bit\" is SystemVerilog-2005 keyword" {  } { { "traffic_led.v" "" { Text "E:/trafficled/traffic_led.v" 6 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Quartus II" 0 -1 1656933280933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "traffic_led.v 1 1 " "Found 1 design units, including 1 entities, in source file traffic_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 traffic_led " "Found entity 1: traffic_led" {  } { { "traffic_led.v" "" { Text "E:/trafficled/traffic_led.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1656933280934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1656933280934 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "traffic_led_new.bdf " "Can't analyze file -- file traffic_led_new.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1656933280936 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "traffic_led " "Elaborating entity \"traffic_led\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1656933280972 ""}
{ "Warning" "WSGN_SEARCH_FILE" "state_trans_model.v 1 1 " "Using design file state_trans_model.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 state_trans_model " "Found entity 1: state_trans_model" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1656933280993 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1656933280993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "state_trans_model state_trans_model:u0_state_trans_model " "Elaborating entity \"state_trans_model\" for hierarchy \"state_trans_model:u0_state_trans_model\"" {  } { { "traffic_led.v" "u0_state_trans_model" { Text "E:/trafficled/traffic_led.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1656933280998 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 state_trans_model.v(50) " "Verilog HDL assignment warning at state_trans_model.v(50): truncated value with size 32 to match size of target (6)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933281002 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(56) " "Verilog HDL assignment warning at state_trans_model.v(56): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933281002 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(58) " "Verilog HDL assignment warning at state_trans_model.v(58): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933281002 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(59) " "Verilog HDL assignment warning at state_trans_model.v(59): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933281002 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(60) " "Verilog HDL assignment warning at state_trans_model.v(60): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933281002 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(61) " "Verilog HDL assignment warning at state_trans_model.v(61): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933281002 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(62) " "Verilog HDL assignment warning at state_trans_model.v(62): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933281002 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 state_trans_model.v(68) " "Verilog HDL assignment warning at state_trans_model.v(68): truncated value with size 32 to match size of target (6)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933281002 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(70) " "Verilog HDL assignment warning at state_trans_model.v(70): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933281002 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(71) " "Verilog HDL assignment warning at state_trans_model.v(71): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933281002 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(72) " "Verilog HDL assignment warning at state_trans_model.v(72): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933281002 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(73) " "Verilog HDL assignment warning at state_trans_model.v(73): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933281002 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(74) " "Verilog HDL assignment warning at state_trans_model.v(74): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933281002 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(75) " "Verilog HDL assignment warning at state_trans_model.v(75): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933281002 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(76) " "Verilog HDL assignment warning at state_trans_model.v(76): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933281002 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(77) " "Verilog HDL assignment warning at state_trans_model.v(77): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933281003 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(82) " "Verilog HDL assignment warning at state_trans_model.v(82): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933281003 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(84) " "Verilog HDL assignment warning at state_trans_model.v(84): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933281003 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(86) " "Verilog HDL assignment warning at state_trans_model.v(86): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933281003 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(88) " "Verilog HDL assignment warning at state_trans_model.v(88): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933281003 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 state_trans_model.v(94) " "Verilog HDL assignment warning at state_trans_model.v(94): truncated value with size 32 to match size of target (6)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933281003 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(96) " "Verilog HDL assignment warning at state_trans_model.v(96): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933281003 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(97) " "Verilog HDL assignment warning at state_trans_model.v(97): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933281003 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(98) " "Verilog HDL assignment warning at state_trans_model.v(98): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933281003 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(99) " "Verilog HDL assignment warning at state_trans_model.v(99): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933281003 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(100) " "Verilog HDL assignment warning at state_trans_model.v(100): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933281003 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(101) " "Verilog HDL assignment warning at state_trans_model.v(101): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933281003 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(102) " "Verilog HDL assignment warning at state_trans_model.v(102): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933281003 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(103) " "Verilog HDL assignment warning at state_trans_model.v(103): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933281003 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(107) " "Verilog HDL assignment warning at state_trans_model.v(107): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933281004 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(108) " "Verilog HDL assignment warning at state_trans_model.v(108): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933281004 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(109) " "Verilog HDL assignment warning at state_trans_model.v(109): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933281004 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(110) " "Verilog HDL assignment warning at state_trans_model.v(110): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933281004 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(112) " "Verilog HDL assignment warning at state_trans_model.v(112): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933281004 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(114) " "Verilog HDL assignment warning at state_trans_model.v(114): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933281004 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 state_trans_model.v(120) " "Verilog HDL assignment warning at state_trans_model.v(120): truncated value with size 32 to match size of target (6)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933281004 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(122) " "Verilog HDL assignment warning at state_trans_model.v(122): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933281004 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(123) " "Verilog HDL assignment warning at state_trans_model.v(123): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933281004 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(124) " "Verilog HDL assignment warning at state_trans_model.v(124): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933281004 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(125) " "Verilog HDL assignment warning at state_trans_model.v(125): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933281004 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(126) " "Verilog HDL assignment warning at state_trans_model.v(126): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933281004 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(127) " "Verilog HDL assignment warning at state_trans_model.v(127): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933281004 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(128) " "Verilog HDL assignment warning at state_trans_model.v(128): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933281004 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(129) " "Verilog HDL assignment warning at state_trans_model.v(129): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933281004 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(134) " "Verilog HDL assignment warning at state_trans_model.v(134): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933281005 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(136) " "Verilog HDL assignment warning at state_trans_model.v(136): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933281005 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(137) " "Verilog HDL assignment warning at state_trans_model.v(137): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933281005 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(139) " "Verilog HDL assignment warning at state_trans_model.v(139): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933281005 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 state_trans_model.v(146) " "Verilog HDL assignment warning at state_trans_model.v(146): truncated value with size 32 to match size of target (6)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933281005 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(148) " "Verilog HDL assignment warning at state_trans_model.v(148): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933281005 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(149) " "Verilog HDL assignment warning at state_trans_model.v(149): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933281005 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(150) " "Verilog HDL assignment warning at state_trans_model.v(150): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933281005 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(151) " "Verilog HDL assignment warning at state_trans_model.v(151): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933281005 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(152) " "Verilog HDL assignment warning at state_trans_model.v(152): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933281005 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(153) " "Verilog HDL assignment warning at state_trans_model.v(153): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933281005 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(154) " "Verilog HDL assignment warning at state_trans_model.v(154): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933281005 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(155) " "Verilog HDL assignment warning at state_trans_model.v(155): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933281006 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(160) " "Verilog HDL assignment warning at state_trans_model.v(160): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933281006 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(162) " "Verilog HDL assignment warning at state_trans_model.v(162): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933281006 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(163) " "Verilog HDL assignment warning at state_trans_model.v(163): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933281006 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(164) " "Verilog HDL assignment warning at state_trans_model.v(164): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933281006 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(165) " "Verilog HDL assignment warning at state_trans_model.v(165): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933281006 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(166) " "Verilog HDL assignment warning at state_trans_model.v(166): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933281006 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 state_trans_model.v(172) " "Verilog HDL assignment warning at state_trans_model.v(172): truncated value with size 32 to match size of target (6)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933281006 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(174) " "Verilog HDL assignment warning at state_trans_model.v(174): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933281006 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(175) " "Verilog HDL assignment warning at state_trans_model.v(175): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933281006 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(176) " "Verilog HDL assignment warning at state_trans_model.v(176): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933281006 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(177) " "Verilog HDL assignment warning at state_trans_model.v(177): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933281006 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(178) " "Verilog HDL assignment warning at state_trans_model.v(178): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933281006 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(179) " "Verilog HDL assignment warning at state_trans_model.v(179): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 179 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933281006 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(180) " "Verilog HDL assignment warning at state_trans_model.v(180): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933281007 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(181) " "Verilog HDL assignment warning at state_trans_model.v(181): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933281007 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(186) " "Verilog HDL assignment warning at state_trans_model.v(186): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933281007 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(188) " "Verilog HDL assignment warning at state_trans_model.v(188): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933281007 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(190) " "Verilog HDL assignment warning at state_trans_model.v(190): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 190 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933281007 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(192) " "Verilog HDL assignment warning at state_trans_model.v(192): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933281007 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 state_trans_model.v(198) " "Verilog HDL assignment warning at state_trans_model.v(198): truncated value with size 32 to match size of target (6)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 198 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933281007 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(200) " "Verilog HDL assignment warning at state_trans_model.v(200): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933281007 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(201) " "Verilog HDL assignment warning at state_trans_model.v(201): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933281007 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(202) " "Verilog HDL assignment warning at state_trans_model.v(202): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 202 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933281007 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(203) " "Verilog HDL assignment warning at state_trans_model.v(203): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933281007 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(204) " "Verilog HDL assignment warning at state_trans_model.v(204): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 204 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933281007 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(205) " "Verilog HDL assignment warning at state_trans_model.v(205): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 205 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933281007 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(206) " "Verilog HDL assignment warning at state_trans_model.v(206): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 206 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933281007 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(207) " "Verilog HDL assignment warning at state_trans_model.v(207): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 207 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933281007 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(212) " "Verilog HDL assignment warning at state_trans_model.v(212): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 212 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933281008 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(214) " "Verilog HDL assignment warning at state_trans_model.v(214): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 214 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933281008 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(216) " "Verilog HDL assignment warning at state_trans_model.v(216): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 216 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933281008 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(218) " "Verilog HDL assignment warning at state_trans_model.v(218): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 218 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933281008 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 state_trans_model.v(224) " "Verilog HDL assignment warning at state_trans_model.v(224): truncated value with size 32 to match size of target (6)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 224 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933281008 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(227) " "Verilog HDL assignment warning at state_trans_model.v(227): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 227 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933281008 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(228) " "Verilog HDL assignment warning at state_trans_model.v(228): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 228 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933281008 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(229) " "Verilog HDL assignment warning at state_trans_model.v(229): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 229 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933281008 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(230) " "Verilog HDL assignment warning at state_trans_model.v(230): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 230 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933281008 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(231) " "Verilog HDL assignment warning at state_trans_model.v(231): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 231 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933281008 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(232) " "Verilog HDL assignment warning at state_trans_model.v(232): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 232 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933281008 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(233) " "Verilog HDL assignment warning at state_trans_model.v(233): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 233 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933281008 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(234) " "Verilog HDL assignment warning at state_trans_model.v(234): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 234 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933281008 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(238) " "Verilog HDL assignment warning at state_trans_model.v(238): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 238 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933281008 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(240) " "Verilog HDL assignment warning at state_trans_model.v(240): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 240 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933281008 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(243) " "Verilog HDL assignment warning at state_trans_model.v(243): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 243 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933281009 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(245) " "Verilog HDL assignment warning at state_trans_model.v(245): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 245 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933281009 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 state_trans_model.v(251) " "Verilog HDL assignment warning at state_trans_model.v(251): truncated value with size 32 to match size of target (6)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 251 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933281009 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(253) " "Verilog HDL assignment warning at state_trans_model.v(253): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 253 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933281009 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(254) " "Verilog HDL assignment warning at state_trans_model.v(254): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 254 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933281009 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(255) " "Verilog HDL assignment warning at state_trans_model.v(255): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 255 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933281009 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(256) " "Verilog HDL assignment warning at state_trans_model.v(256): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 256 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933281009 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(257) " "Verilog HDL assignment warning at state_trans_model.v(257): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 257 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933281009 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(258) " "Verilog HDL assignment warning at state_trans_model.v(258): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 258 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933281009 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(259) " "Verilog HDL assignment warning at state_trans_model.v(259): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 259 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933281009 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(260) " "Verilog HDL assignment warning at state_trans_model.v(260): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 260 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933281009 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 state_trans_model.v(265) " "Verilog HDL assignment warning at state_trans_model.v(265): truncated value with size 32 to match size of target (6)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 265 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933281009 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(266) " "Verilog HDL assignment warning at state_trans_model.v(266): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 266 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933281009 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(267) " "Verilog HDL assignment warning at state_trans_model.v(267): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 267 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933281009 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(268) " "Verilog HDL assignment warning at state_trans_model.v(268): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 268 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933281009 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(269) " "Verilog HDL assignment warning at state_trans_model.v(269): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 269 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933281009 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(270) " "Verilog HDL assignment warning at state_trans_model.v(270): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 270 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933281009 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(271) " "Verilog HDL assignment warning at state_trans_model.v(271): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 271 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933281010 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(272) " "Verilog HDL assignment warning at state_trans_model.v(272): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 272 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933281010 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(273) " "Verilog HDL assignment warning at state_trans_model.v(273): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 273 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933281010 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "bit bit_seg_module.v(9) " "Verilog HDL Declaration warning at bit_seg_module.v(9): \"bit\" is SystemVerilog-2005 keyword" {  } { { "bit_seg_module.v" "" { Text "E:/trafficled/bit_seg_module.v" 9 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Quartus II" 0 -1 1656933281027 ""}
{ "Warning" "WSGN_SEARCH_FILE" "bit_seg_module.v 1 1 " "Using design file bit_seg_module.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 bit_seg_module " "Found entity 1: bit_seg_module" {  } { { "bit_seg_module.v" "" { Text "E:/trafficled/bit_seg_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1656933281027 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1656933281027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit_seg_module bit_seg_module:u1_bit_seg_module " "Elaborating entity \"bit_seg_module\" for hierarchy \"bit_seg_module:u1_bit_seg_module\"" {  } { { "traffic_led.v" "u1_bit_seg_module" { Text "E:/trafficled/traffic_led.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1656933281029 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bit_seg_module.v(31) " "Verilog HDL assignment warning at bit_seg_module.v(31): truncated value with size 32 to match size of target (4)" {  } { { "bit_seg_module.v" "" { Text "E:/trafficled/bit_seg_module.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933281030 "|traffic_led|bit_seg_module:u1_bit_seg_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bit_seg_module.v(32) " "Verilog HDL assignment warning at bit_seg_module.v(32): truncated value with size 32 to match size of target (4)" {  } { { "bit_seg_module.v" "" { Text "E:/trafficled/bit_seg_module.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933281030 "|traffic_led|bit_seg_module:u1_bit_seg_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bit_seg_module.v(33) " "Verilog HDL assignment warning at bit_seg_module.v(33): truncated value with size 32 to match size of target (4)" {  } { { "bit_seg_module.v" "" { Text "E:/trafficled/bit_seg_module.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933281031 "|traffic_led|bit_seg_module:u1_bit_seg_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bit_seg_module.v(34) " "Verilog HDL assignment warning at bit_seg_module.v(34): truncated value with size 32 to match size of target (4)" {  } { { "bit_seg_module.v" "" { Text "E:/trafficled/bit_seg_module.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933281031 "|traffic_led|bit_seg_module:u1_bit_seg_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bit_seg_module.v(35) " "Verilog HDL assignment warning at bit_seg_module.v(35): truncated value with size 32 to match size of target (4)" {  } { { "bit_seg_module.v" "" { Text "E:/trafficled/bit_seg_module.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933281031 "|traffic_led|bit_seg_module:u1_bit_seg_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bit_seg_module.v(36) " "Verilog HDL assignment warning at bit_seg_module.v(36): truncated value with size 32 to match size of target (4)" {  } { { "bit_seg_module.v" "" { Text "E:/trafficled/bit_seg_module.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933281031 "|traffic_led|bit_seg_module:u1_bit_seg_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bit_seg_module.v(37) " "Verilog HDL assignment warning at bit_seg_module.v(37): truncated value with size 32 to match size of target (4)" {  } { { "bit_seg_module.v" "" { Text "E:/trafficled/bit_seg_module.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933281031 "|traffic_led|bit_seg_module:u1_bit_seg_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bit_seg_module.v(38) " "Verilog HDL assignment warning at bit_seg_module.v(38): truncated value with size 32 to match size of target (4)" {  } { { "bit_seg_module.v" "" { Text "E:/trafficled/bit_seg_module.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933281031 "|traffic_led|bit_seg_module:u1_bit_seg_module"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_module led_module:u2_led_module " "Elaborating entity \"led_module\" for hierarchy \"led_module:u2_led_module\"" {  } { { "traffic_led.v" "u2_led_module" { Text "E:/trafficled/traffic_led.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1656933281032 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "6 " "Inferred 6 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bit_seg_module:u1_bit_seg_module\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bit_seg_module:u1_bit_seg_module\|Div2\"" {  } { { "bit_seg_module.v" "Div2" { Text "E:/trafficled/bit_seg_module.v" 35 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656933281347 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bit_seg_module:u1_bit_seg_module\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bit_seg_module:u1_bit_seg_module\|Mod0\"" {  } { { "bit_seg_module.v" "Mod0" { Text "E:/trafficled/bit_seg_module.v" 32 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656933281347 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bit_seg_module:u1_bit_seg_module\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bit_seg_module:u1_bit_seg_module\|Div0\"" {  } { { "bit_seg_module.v" "Div0" { Text "E:/trafficled/bit_seg_module.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656933281347 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bit_seg_module:u1_bit_seg_module\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bit_seg_module:u1_bit_seg_module\|Mod2\"" {  } { { "bit_seg_module.v" "Mod2" { Text "E:/trafficled/bit_seg_module.v" 36 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656933281347 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bit_seg_module:u1_bit_seg_module\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bit_seg_module:u1_bit_seg_module\|Div1\"" {  } { { "bit_seg_module.v" "Div1" { Text "E:/trafficled/bit_seg_module.v" 33 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656933281347 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bit_seg_module:u1_bit_seg_module\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bit_seg_module:u1_bit_seg_module\|Mod1\"" {  } { { "bit_seg_module.v" "Mod1" { Text "E:/trafficled/bit_seg_module.v" 34 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656933281347 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1656933281347 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bit_seg_module:u1_bit_seg_module\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"bit_seg_module:u1_bit_seg_module\|lpm_divide:Div2\"" {  } { { "bit_seg_module.v" "" { Text "E:/trafficled/bit_seg_module.v" 35 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656933281383 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bit_seg_module:u1_bit_seg_module\|lpm_divide:Div2 " "Instantiated megafunction \"bit_seg_module:u1_bit_seg_module\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1656933281384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1656933281384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1656933281384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1656933281384 ""}  } { { "bit_seg_module.v" "" { Text "E:/trafficled/bit_seg_module.v" 35 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1656933281384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_sim.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_sim.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_sim " "Found entity 1: lpm_divide_sim" {  } { { "db/lpm_divide_sim.tdf" "" { Text "E:/trafficled/db/lpm_divide_sim.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1656933281444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1656933281444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_klh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_klh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_klh " "Found entity 1: sign_div_unsign_klh" {  } { { "db/sign_div_unsign_klh.tdf" "" { Text "E:/trafficled/db/sign_div_unsign_klh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1656933281460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1656933281460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_s6f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_s6f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_s6f " "Found entity 1: alt_u_div_s6f" {  } { { "db/alt_u_div_s6f.tdf" "" { Text "E:/trafficled/db/alt_u_div_s6f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1656933281478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1656933281478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "E:/trafficled/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1656933281539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1656933281539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "E:/trafficled/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1656933281596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1656933281596 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bit_seg_module:u1_bit_seg_module\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"bit_seg_module:u1_bit_seg_module\|lpm_divide:Mod0\"" {  } { { "bit_seg_module.v" "" { Text "E:/trafficled/bit_seg_module.v" 32 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656933281604 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bit_seg_module:u1_bit_seg_module\|lpm_divide:Mod0 " "Instantiated megafunction \"bit_seg_module:u1_bit_seg_module\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1656933281604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1656933281604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1656933281604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1656933281604 ""}  } { { "bit_seg_module.v" "" { Text "E:/trafficled/bit_seg_module.v" 32 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1656933281604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_vam.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_vam.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_vam " "Found entity 1: lpm_divide_vam" {  } { { "db/lpm_divide_vam.tdf" "" { Text "E:/trafficled/db/lpm_divide_vam.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1656933281660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1656933281660 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "bit_seg_module.v" "" { Text "E:/trafficled/bit_seg_module.v" 66 -1 0 } } { "led_module.v" "" { Text "E:/trafficled/led_module.v" 29 -1 0 } } { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 53 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1656933281869 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1656933281869 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1656933282128 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1656933282682 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656933282682 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[3\] " "No output dependent on input pin \"key\[3\]\"" {  } { { "traffic_led.v" "" { Text "E:/trafficled/traffic_led.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656933282787 "|traffic_led|key[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1656933282787 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "843 " "Implemented 843 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1656933282788 ""} { "Info" "ICUT_CUT_TM_OPINS" "40 " "Implemented 40 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1656933282788 ""} { "Info" "ICUT_CUT_TM_LCELLS" "797 " "Implemented 797 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1656933282788 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1656933282788 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 137 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 137 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4624 " "Peak virtual memory: 4624 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1656933282810 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 04 19:14:42 2022 " "Processing ended: Mon Jul 04 19:14:42 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1656933282810 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1656933282810 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1656933282810 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1656933282810 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1656933284258 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1656933284259 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 04 19:14:43 2022 " "Processing started: Mon Jul 04 19:14:43 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1656933284259 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1656933284259 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off traffic_led -c traffic_led " "Command: quartus_fit --read_settings_files=off --write_settings_files=off traffic_led -c traffic_led" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1656933284259 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1656933284341 ""}
{ "Info" "0" "" "Project  = traffic_led" {  } {  } 0 0 "Project  = traffic_led" 0 0 "Fitter" 0 0 1656933284342 ""}
{ "Info" "0" "" "Revision = traffic_led" {  } {  } 0 0 "Revision = traffic_led" 0 0 "Fitter" 0 0 1656933284342 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1656933284400 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "traffic_led EP4CE6F17C8 " "Selected device EP4CE6F17C8 for design \"traffic_led\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1656933284408 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1656933284436 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1656933284436 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1656933284526 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1656933284532 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C8 " "Device EP4CE10F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1656933284668 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1656933284668 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1656933284668 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1656933284668 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/trafficled/" { { 0 { 0 ""} 0 1799 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1656933284672 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/trafficled/" { { 0 { 0 ""} 0 1801 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1656933284672 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/trafficled/" { { 0 { 0 ""} 0 1803 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1656933284672 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/trafficled/" { { 0 { 0 ""} 0 1805 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1656933284672 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/trafficled/" { { 0 { 0 ""} 0 1807 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1656933284672 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1656933284672 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1656933284673 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "24 46 " "No exact pin location assignment(s) for 24 pins of 46 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bit\[6\] " "Pin bit\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { bit[6] } } } { "traffic_led.v" "" { Text "E:/trafficled/traffic_led.v" 6 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bit[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/trafficled/" { { 0 { 0 ""} 0 26 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656933284940 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bit\[7\] " "Pin bit\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { bit[7] } } } { "traffic_led.v" "" { Text "E:/trafficled/traffic_led.v" 6 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bit[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/trafficled/" { { 0 { 0 ""} 0 27 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656933284940 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led\[0\] " "Pin led\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { led[0] } } } { "traffic_led.v" "" { Text "E:/trafficled/traffic_led.v" 9 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { led[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/trafficled/" { { 0 { 0 ""} 0 36 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656933284940 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led\[1\] " "Pin led\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { led[1] } } } { "traffic_led.v" "" { Text "E:/trafficled/traffic_led.v" 9 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { led[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/trafficled/" { { 0 { 0 ""} 0 37 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656933284940 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led\[2\] " "Pin led\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { led[2] } } } { "traffic_led.v" "" { Text "E:/trafficled/traffic_led.v" 9 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { led[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/trafficled/" { { 0 { 0 ""} 0 38 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656933284940 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led\[3\] " "Pin led\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { led[3] } } } { "traffic_led.v" "" { Text "E:/trafficled/traffic_led.v" 9 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { led[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/trafficled/" { { 0 { 0 ""} 0 39 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656933284940 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led\[4\] " "Pin led\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { led[4] } } } { "traffic_led.v" "" { Text "E:/trafficled/traffic_led.v" 9 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { led[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/trafficled/" { { 0 { 0 ""} 0 40 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656933284940 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led\[5\] " "Pin led\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { led[5] } } } { "traffic_led.v" "" { Text "E:/trafficled/traffic_led.v" 9 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { led[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/trafficled/" { { 0 { 0 ""} 0 41 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656933284940 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led\[6\] " "Pin led\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { led[6] } } } { "traffic_led.v" "" { Text "E:/trafficled/traffic_led.v" 9 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { led[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/trafficled/" { { 0 { 0 ""} 0 42 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656933284940 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led\[7\] " "Pin led\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { led[7] } } } { "traffic_led.v" "" { Text "E:/trafficled/traffic_led.v" 9 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { led[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/trafficled/" { { 0 { 0 ""} 0 43 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656933284940 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led\[8\] " "Pin led\[8\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { led[8] } } } { "traffic_led.v" "" { Text "E:/trafficled/traffic_led.v" 9 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { led[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/trafficled/" { { 0 { 0 ""} 0 44 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656933284940 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led\[9\] " "Pin led\[9\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { led[9] } } } { "traffic_led.v" "" { Text "E:/trafficled/traffic_led.v" 9 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { led[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/trafficled/" { { 0 { 0 ""} 0 45 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656933284940 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led\[10\] " "Pin led\[10\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { led[10] } } } { "traffic_led.v" "" { Text "E:/trafficled/traffic_led.v" 9 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { led[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/trafficled/" { { 0 { 0 ""} 0 46 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656933284940 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led\[11\] " "Pin led\[11\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { led[11] } } } { "traffic_led.v" "" { Text "E:/trafficled/traffic_led.v" 9 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { led[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/trafficled/" { { 0 { 0 ""} 0 47 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656933284940 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led\[12\] " "Pin led\[12\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { led[12] } } } { "traffic_led.v" "" { Text "E:/trafficled/traffic_led.v" 9 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { led[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/trafficled/" { { 0 { 0 ""} 0 48 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656933284940 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led\[13\] " "Pin led\[13\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { led[13] } } } { "traffic_led.v" "" { Text "E:/trafficled/traffic_led.v" 9 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { led[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/trafficled/" { { 0 { 0 ""} 0 49 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656933284940 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led\[14\] " "Pin led\[14\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { led[14] } } } { "traffic_led.v" "" { Text "E:/trafficled/traffic_led.v" 9 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { led[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/trafficled/" { { 0 { 0 ""} 0 50 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656933284940 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led\[15\] " "Pin led\[15\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { led[15] } } } { "traffic_led.v" "" { Text "E:/trafficled/traffic_led.v" 9 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { led[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/trafficled/" { { 0 { 0 ""} 0 51 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656933284940 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led\[16\] " "Pin led\[16\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { led[16] } } } { "traffic_led.v" "" { Text "E:/trafficled/traffic_led.v" 9 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { led[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/trafficled/" { { 0 { 0 ""} 0 52 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656933284940 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led\[17\] " "Pin led\[17\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { led[17] } } } { "traffic_led.v" "" { Text "E:/trafficled/traffic_led.v" 9 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { led[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/trafficled/" { { 0 { 0 ""} 0 53 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656933284940 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led\[18\] " "Pin led\[18\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { led[18] } } } { "traffic_led.v" "" { Text "E:/trafficled/traffic_led.v" 9 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { led[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/trafficled/" { { 0 { 0 ""} 0 54 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656933284940 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led\[19\] " "Pin led\[19\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { led[19] } } } { "traffic_led.v" "" { Text "E:/trafficled/traffic_led.v" 9 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { led[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/trafficled/" { { 0 { 0 ""} 0 55 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656933284940 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led\[20\] " "Pin led\[20\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { led[20] } } } { "traffic_led.v" "" { Text "E:/trafficled/traffic_led.v" 9 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { led[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/trafficled/" { { 0 { 0 ""} 0 56 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656933284940 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "key\[0\] " "Pin key\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { key[0] } } } { "traffic_led.v" "" { Text "E:/trafficled/traffic_led.v" 4 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { key[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/trafficled/" { { 0 { 0 ""} 0 16 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656933284940 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1656933284940 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "traffic_led.sdc " "Synopsys Design Constraints File file not found: 'traffic_led.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1656933285205 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1656933285206 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1656933285212 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1656933285212 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1656933285212 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sys_clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node sys_clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1656933285248 ""}  } { { "traffic_led.v" "" { Text "E:/trafficled/traffic_led.v" 2 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sys_clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/trafficled/" { { 0 { 0 ""} 0 1790 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1656933285248 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "state_trans_model:u0_state_trans_model\|clk_t  " "Automatically promoted node state_trans_model:u0_state_trans_model\|clk_t " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1656933285248 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state_trans_model:u0_state_trans_model\|clk_t~0 " "Destination node state_trans_model:u0_state_trans_model\|clk_t~0" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 29 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { state_trans_model:u0_state_trans_model|clk_t~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/trafficled/" { { 0 { 0 ""} 0 1609 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1656933285248 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1656933285248 ""}  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 29 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { state_trans_model:u0_state_trans_model|clk_t } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/trafficled/" { { 0 { 0 ""} 0 275 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1656933285248 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1656933285569 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1656933285570 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1656933285570 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1656933285571 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1656933285572 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1656933285572 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1656933285572 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1656933285573 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1656933285880 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1656933285881 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1656933285881 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "24 unused 2.5V 1 23 0 " "Number of I/O pins in group: 24 (unused VREF, 2.5V VCCIO, 1 input, 23 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1656933285884 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1656933285884 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1656933285884 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 12 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1656933285885 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 19 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  19 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1656933285885 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 26 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1656933285885 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 2.5V 9 18 " "I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 9 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1656933285885 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 2.5V 8 17 " "I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 8 total pin(s) used --  17 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1656933285885 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 2 12 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1656933285885 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 3 23 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 3 total pin(s) used --  23 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1656933285885 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 26 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1656933285885 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1656933285885 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1656933285885 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1656933285934 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1656933286677 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1656933287015 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1656933287023 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1656933288085 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1656933288086 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1656933288392 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X11_Y0 X22_Y11 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11" {  } { { "loc" "" { Generic "E:/trafficled/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11"} { { 11 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11"} 11 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1656933288991 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1656933288991 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1656933289654 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1656933289655 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1656933289655 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.44 " "Total time spent on timing analysis during the Fitter is 0.44 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1656933289667 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1656933289719 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1656933289933 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1656933289979 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1656933290203 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1656933290513 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/trafficled/output_files/traffic_led.fit.smsg " "Generated suppressed messages file E:/trafficled/output_files/traffic_led.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1656933290820 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4963 " "Peak virtual memory: 4963 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1656933291549 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 04 19:14:51 2022 " "Processing ended: Mon Jul 04 19:14:51 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1656933291549 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1656933291549 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1656933291549 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1656933291549 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1656933292782 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1656933292783 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 04 19:14:52 2022 " "Processing started: Mon Jul 04 19:14:52 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1656933292783 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1656933292783 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off traffic_led -c traffic_led " "Command: quartus_asm --read_settings_files=off --write_settings_files=off traffic_led -c traffic_led" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1656933292783 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1656933293322 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1656933293338 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4582 " "Peak virtual memory: 4582 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1656933293504 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 04 19:14:53 2022 " "Processing ended: Mon Jul 04 19:14:53 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1656933293504 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1656933293504 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1656933293504 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1656933293504 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1656933294177 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1656933294915 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1656933294916 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 04 19:14:54 2022 " "Processing started: Mon Jul 04 19:14:54 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1656933294916 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1656933294916 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta traffic_led -c traffic_led " "Command: quartus_sta traffic_led -c traffic_led" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1656933294916 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1656933294992 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1656933295083 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1656933295113 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1656933295114 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "traffic_led.sdc " "Synopsys Design Constraints File file not found: 'traffic_led.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1656933295320 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1656933295321 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name sys_clk sys_clk " "create_clock -period 1.000 -name sys_clk sys_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1656933295323 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name state_trans_model:u0_state_trans_model\|clk_t state_trans_model:u0_state_trans_model\|clk_t " "create_clock -period 1.000 -name state_trans_model:u0_state_trans_model\|clk_t state_trans_model:u0_state_trans_model\|clk_t" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1656933295323 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1656933295323 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1656933295392 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1656933295392 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1656933295393 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1656933295400 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1656933295420 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1656933295420 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -19.512 " "Worst-case setup slack is -19.512" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1656933295423 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1656933295423 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -19.512            -270.008 sys_clk  " "  -19.512            -270.008 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1656933295423 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.323            -147.771 state_trans_model:u0_state_trans_model\|clk_t  " "   -5.323            -147.771 state_trans_model:u0_state_trans_model\|clk_t " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1656933295423 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1656933295423 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.146 " "Worst-case hold slack is 0.146" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1656933295426 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1656933295426 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.146               0.000 sys_clk  " "    0.146               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1656933295426 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453               0.000 state_trans_model:u0_state_trans_model\|clk_t  " "    0.453               0.000 state_trans_model:u0_state_trans_model\|clk_t " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1656933295426 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1656933295426 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1656933295428 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1656933295430 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1656933295432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1656933295432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -135.343 sys_clk  " "   -3.000            -135.343 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1656933295432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -52.045 state_trans_model:u0_state_trans_model\|clk_t  " "   -1.487             -52.045 state_trans_model:u0_state_trans_model\|clk_t " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1656933295432 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1656933295432 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1656933295509 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1656933295529 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1656933295833 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1656933295929 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1656933295938 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1656933295938 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -17.892 " "Worst-case setup slack is -17.892" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1656933295941 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1656933295941 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -17.892            -245.142 sys_clk  " "  -17.892            -245.142 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1656933295941 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.835            -134.405 state_trans_model:u0_state_trans_model\|clk_t  " "   -4.835            -134.405 state_trans_model:u0_state_trans_model\|clk_t " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1656933295941 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1656933295941 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.229 " "Worst-case hold slack is 0.229" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1656933295945 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1656933295945 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.229               0.000 sys_clk  " "    0.229               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1656933295945 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 state_trans_model:u0_state_trans_model\|clk_t  " "    0.402               0.000 state_trans_model:u0_state_trans_model\|clk_t " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1656933295945 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1656933295945 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1656933295950 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1656933295953 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1656933295957 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1656933295957 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -135.343 sys_clk  " "   -3.000            -135.343 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1656933295957 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -52.045 state_trans_model:u0_state_trans_model\|clk_t  " "   -1.487             -52.045 state_trans_model:u0_state_trans_model\|clk_t " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1656933295957 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1656933295957 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1656933296041 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1656933296211 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1656933296213 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1656933296213 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.730 " "Worst-case setup slack is -7.730" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1656933296217 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1656933296217 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.730             -66.383 sys_clk  " "   -7.730             -66.383 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1656933296217 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.741             -43.775 state_trans_model:u0_state_trans_model\|clk_t  " "   -1.741             -43.775 state_trans_model:u0_state_trans_model\|clk_t " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1656933296217 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1656933296217 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.072 " "Worst-case hold slack is -0.072" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1656933296222 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1656933296222 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.072              -0.072 sys_clk  " "   -0.072              -0.072 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1656933296222 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 state_trans_model:u0_state_trans_model\|clk_t  " "    0.187               0.000 state_trans_model:u0_state_trans_model\|clk_t " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1656933296222 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1656933296222 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1656933296226 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1656933296230 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1656933296234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1656933296234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -98.223 sys_clk  " "   -3.000             -98.223 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1656933296234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -35.000 state_trans_model:u0_state_trans_model\|clk_t  " "   -1.000             -35.000 state_trans_model:u0_state_trans_model\|clk_t " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1656933296234 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1656933296234 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1656933296620 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1656933296621 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4628 " "Peak virtual memory: 4628 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1656933296689 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 04 19:14:56 2022 " "Processing ended: Mon Jul 04 19:14:56 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1656933296689 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1656933296689 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1656933296689 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1656933296689 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1656933297946 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1656933297947 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 04 19:14:57 2022 " "Processing started: Mon Jul 04 19:14:57 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1656933297947 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1656933297947 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off traffic_led -c traffic_led " "Command: quartus_eda --read_settings_files=off --write_settings_files=off traffic_led -c traffic_led" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1656933297947 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "traffic_led.vo E:/traffic_led/simulation/qsim// simulation " "Generated file traffic_led.vo in folder \"E:/traffic_led/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1656933298250 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4548 " "Peak virtual memory: 4548 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1656933298288 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 04 19:14:58 2022 " "Processing ended: Mon Jul 04 19:14:58 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1656933298288 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1656933298288 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1656933298288 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1656933298288 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 147 s " "Quartus II Full Compilation was successful. 0 errors, 147 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1656933298900 ""}
