

================================================================
== Synthesis Summary Report of 'pynqrypt_encrypt'
================================================================
+ General Information: 
    * Date:           Tue Dec  6 01:26:19 2022
    * Version:        2022.2 (Build 3670227 on Oct 13 2022)
    * Project:        pynqrypt-vitis-hls
    * Solution:       pynqrypt (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020i-clg400-1L
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +---------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+----+-----------+------------+-----+
    |                      Modules                      | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |         |    |           |            |     |
    |                      & Loops                      | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|  BRAM   | DSP|     FF    |     LUT    | URAM|
    +---------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+----+-----------+------------+-----+
    |+ pynqrypt_encrypt*                                |     -|  0.00|        -|          -|         -|        -|     -|  dataflow|   4 (1%)|   -|  3297 (3%)|  7359 (13%)|    -|
    | + Loop_1_proc                                     |     -|  1.33|       18|    180.000|         -|       18|     -|        no|        -|   -|    9 (~0%)|    83 (~0%)|    -|
    |  o Loop 1                                         |     -|  7.30|       16|    160.000|         2|        1|    16|       yes|        -|   -|          -|           -|    -|
    | + Loop_2_proc                                     |     -|  2.66|       14|    140.000|         -|       14|     -|        no|        -|   -|   11 (~0%)|    64 (~0%)|    -|
    |  o Loop 1                                         |     -|  7.30|       12|    120.000|         2|        1|    12|       yes|        -|   -|          -|           -|    -|
    | + Loop_3_proc                                     |     -|  0.40|      343|  3.430e+03|         -|      343|     -|        no|  1 (~0%)|   -|  183 (~0%)|    656 (1%)|    -|
    |  + Loop_3_proc_Pipeline_1                         |     -|  0.40|       18|    180.000|         -|       18|     -|        no|        -|   -|   13 (~0%)|    72 (~0%)|    -|
    |   o Loop 1                                        |     -|  7.30|       16|    160.000|         2|        1|    16|       yes|        -|   -|          -|           -|    -|
    |  + Loop_3_proc_Pipeline_VITIS_LOOP_198_1          |     -|  0.79|      322|  3.220e+03|         -|      322|     -|        no|  1 (~0%)|   -|  163 (~0%)|   465 (~0%)|    -|
    |   o VITIS_LOOP_198_1                              |    II|  7.30|      320|  3.200e+03|         8|        8|    40|       yes|        -|   -|          -|           -|    -|
    | + entry_proc                                      |     -|  3.67|        0|      0.000|         -|        0|     -|        no|        -|   -|    2 (~0%)|    38 (~0%)|    -|
    | + ctr_encrypt                                     |     -|  0.00|        -|          -|         -|        -|     -|        no|  1 (~0%)|   -|  1524 (1%)|   4181 (7%)|    -|
    |  o VITIS_LOOP_21_1                                |     -|  7.30|        -|          -|         -|        -|     -|        no|        -|   -|          -|           -|    -|
    |   + ctr_encrypt_Pipeline_1                        |     -|  0.00|        -|          -|         -|        -|     -|        no|        -|   -|  211 (~0%)|   158 (~0%)|    -|
    |    o Loop 1                                       |     -|  7.30|        -|          -|         2|        1|     -|       yes|        -|   -|          -|           -|    -|
    |   + ctr_encrypt_Pipeline_2                        |     -|  2.66|       14|    140.000|         -|       14|     -|        no|        -|   -|   11 (~0%)|    60 (~0%)|    -|
    |    o Loop 1                                       |     -|  7.30|       12|    120.000|         2|        1|    12|       yes|        -|   -|          -|           -|    -|
    |   + aes_encrypt_block                             |     -|  0.54|      266|  2.660e+03|         -|      266|     -|        no|  1 (~0%)|   -|  424 (~0%)|   2084 (3%)|    -|
    |    + aes_encrypt_block_Pipeline_VITIS_LOOP_52_1   |     -|  0.54|      182|  1.820e+03|         -|      182|     -|        no|        -|   -|  333 (~0%)|   1434 (2%)|    -|
    |     o VITIS_LOOP_52_1                             |    II|  7.30|      180|  1.800e+03|        20|       20|     9|       yes|        -|   -|          -|           -|    -|
    |    + aes_encrypt_block_Pipeline_VITIS_LOOP_66_1   |     -|  1.72|       19|    190.000|         -|       19|     -|        no|        -|   -|   18 (~0%)|    61 (~0%)|    -|
    |     o VITIS_LOOP_66_1                             |     -|  7.30|       17|    170.000|         3|        1|    16|       yes|        -|   -|          -|           -|    -|
    |    + aes_encrypt_block_Pipeline_VITIS_LOOP_215_1  |     -|  0.73|       18|    180.000|         -|       18|     -|        no|        -|   -|   12 (~0%)|    69 (~0%)|    -|
    |     o VITIS_LOOP_215_1                            |     -|  7.30|       16|    160.000|         2|        1|    16|       yes|        -|   -|          -|           -|    -|
    |    o VITIS_LOOP_215_1                             |     -|  7.30|       32|    320.000|         2|        -|    16|        no|        -|   -|          -|           -|    -|
    |   + ctr_encrypt_Pipeline_VITIS_LOOP_43_1          |     -|  1.67|        -|          -|         -|        -|     -|        no|        -|   -|   12 (~0%)|    88 (~0%)|    -|
    |    o VITIS_LOOP_43_1                              |     -|  7.30|        -|          -|         2|        1|     -|       yes|        -|   -|          -|           -|    -|
    |   + ctr_encrypt_Pipeline_4                        |     -|  0.00|        -|          -|         -|        -|     -|        no|        -|   -|  149 (~0%)|   158 (~0%)|    -|
    |    o Loop 1                                       |     -|  7.30|        -|          -|         3|        1|     -|       yes|        -|   -|          -|           -|    -|
    +---------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+----+-----------+------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| Interface  | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   |
|            | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| m_axi_gmem | 8 -> 8     | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 7             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+--------------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface     | Register           | Offset | Width | Access | Description                      | Bit Fields                                                           |
+---------------+--------------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_control | CTRL               | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER               | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_control | IP_IER             | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_control | IP_ISR             | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_control | plaintext_length_1 | 0x30   | 32    | W      | Data signal of plaintext_length  |                                                                      |
| s_axi_control | plaintext_length_2 | 0x34   | 32    | W      | Data signal of plaintext_length  |                                                                      |
| s_axi_control | plaintext_1        | 0x3c   | 32    | W      | Data signal of plaintext         |                                                                      |
| s_axi_control | plaintext_2        | 0x40   | 32    | W      | Data signal of plaintext         |                                                                      |
| s_axi_control | ciphertext_1       | 0x48   | 32    | W      | Data signal of ciphertext        |                                                                      |
| s_axi_control | ciphertext_2       | 0x4c   | 32    | W      | Data signal of ciphertext        |                                                                      |
+---------------+--------------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+------------------+-----------+-------------------+
| Argument         | Direction | Datatype          |
+------------------+-----------+-------------------+
| key              | in        | unsigned char*    |
| nonce            | in        | unsigned char*    |
| plaintext_length | in        | long unsigned int |
| plaintext        | inout     | unsigned char*    |
| ciphertext       | inout     | unsigned char*    |
+------------------+-----------+-------------------+

* SW-to-HW Mapping
+------------------+---------------+-----------+----------+----------------------------------------------+
| Argument         | HW Interface  | HW Type   | HW Usage | HW Info                                      |
+------------------+---------------+-----------+----------+----------------------------------------------+
| key              | s_axi_control | memory    |          | name=key offset=16 range=16                  |
| nonce            | s_axi_control | memory    |          | name=nonce offset=32 range=16                |
| plaintext_length | s_axi_control | register  |          | name=plaintext_length_1 offset=0x30 range=32 |
| plaintext_length | s_axi_control | register  |          | name=plaintext_length_2 offset=0x34 range=32 |
| plaintext        | m_axi_gmem    | interface |          |                                              |
| plaintext        | s_axi_control | register  | offset   | name=plaintext_1 offset=0x3c range=32        |
| plaintext        | s_axi_control | register  | offset   | name=plaintext_2 offset=0x40 range=32        |
| ciphertext       | m_axi_gmem    | interface |          |                                              |
| ciphertext       | s_axi_control | register  | offset   | name=ciphertext_1 offset=0x48 range=32       |
| ciphertext       | s_axi_control | register  | offset   | name=ciphertext_2 offset=0x4c range=32       |
+------------------+---------------+-----------+----------+----------------------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

  No burst in design

================================================================
== Bind Op Report
================================================================
+--------------------------------------------------+-----+--------+-------------+-----+--------+---------+
| Name                                             | DSP | Pragma | Variable    | Op  | Impl   | Latency |
+--------------------------------------------------+-----+--------+-------------+-----+--------+---------+
| + pynqrypt_encrypt                               | 0   |        |             |     |        |         |
|  + Loop_1_proc                                   | 0   |        |             |     |        |         |
|    empty_69_fu_87_p2                             | -   |        | empty_69    | add | fabric | 0       |
|  + Loop_2_proc                                   | 0   |        |             |     |        |         |
|    empty_68_fu_85_p2                             | -   |        | empty_68    | add | fabric | 0       |
|  + Loop_3_proc                                   | 0   |        |             |     |        |         |
|   + Loop_3_proc_Pipeline_1                       | 0   |        |             |     |        |         |
|     empty_67_fu_74_p2                            | -   |        | empty_67    | add | fabric | 0       |
|   + Loop_3_proc_Pipeline_VITIS_LOOP_198_1        | 0   |        |             |     |        |         |
|     add_ln199_fu_263_p2                          | -   |        | add_ln199   | add | fabric | 0       |
|     add_ln199_1_fu_274_p2                        | -   |        | add_ln199_1 | add | fabric | 0       |
|     add_ln199_2_fu_306_p2                        | -   |        | add_ln199_2 | add | fabric | 0       |
|     add_ln199_3_fu_316_p2                        | -   |        | add_ln199_3 | add | fabric | 0       |
|     add_ln204_fu_295_p2                          | -   |        | add_ln204   | add | fabric | 0       |
|     add_ln207_fu_336_p2                          | -   |        | add_ln207   | add | fabric | 0       |
|     add_ln207_1_fu_346_p2                        | -   |        | add_ln207_1 | add | fabric | 0       |
|     add_ln207_2_fu_360_p2                        | -   |        | add_ln207_2 | add | fabric | 0       |
|     add_ln207_3_fu_370_p2                        | -   |        | add_ln207_3 | add | fabric | 0       |
|     add_ln209_fu_511_p2                          | -   |        | add_ln209   | add | fabric | 0       |
|  + ctr_encrypt                                   | 0   |        |             |     |        |         |
|    add_ln22_fu_288_p2                            | -   |        | add_ln22    | add | fabric | 0       |
|    add_ln22_3_fu_299_p2                          | -   |        | add_ln22_3  | add | fabric | 0       |
|    add_ln22_1_fu_369_p2                          | -   |        | add_ln22_1  | add | fabric | 0       |
|    add_ln22_2_fu_333_p2                          | -   |        | add_ln22_2  | add | fabric | 0       |
|    sub_ln22_fu_318_p2                            | -   |        | sub_ln22    | sub | fabric | 0       |
|    i_3_fu_425_p2                                 | -   |        | i_3         | add | fabric | 0       |
|    add_ln21_fu_430_p2                            | -   |        | add_ln21    | add | fabric | 0       |
|   + ctr_encrypt_Pipeline_1                       | 0   |        |             |     |        |         |
|     empty_fu_98_p2                               | -   |        | empty       | add | fabric | 0       |
|   + ctr_encrypt_Pipeline_2                       | 0   |        |             |     |        |         |
|     empty_36_fu_71_p2                            | -   |        | empty_36    | add | fabric | 0       |
|   + aes_encrypt_block                            | 0   |        |             |     |        |         |
|     add_ln215_fu_268_p2                          | -   |        | add_ln215   | add | fabric | 0       |
|    + aes_encrypt_block_Pipeline_VITIS_LOOP_52_1  | 0   |        |             |     |        |         |
|      add_ln52_fu_613_p2                          | -   |        | add_ln52    | add | fabric | 0       |
|    + aes_encrypt_block_Pipeline_VITIS_LOOP_66_1  | 0   |        |             |     |        |         |
|      add_ln66_fu_79_p2                           | -   |        | add_ln66    | add | fabric | 0       |
|    + aes_encrypt_block_Pipeline_VITIS_LOOP_215_1 | 0   |        |             |     |        |         |
|      add_ln215_fu_82_p2                          | -   |        | add_ln215   | add | fabric | 0       |
|   + ctr_encrypt_Pipeline_VITIS_LOOP_43_1         | 0   |        |             |     |        |         |
|     i_2_fu_88_p2                                 | -   |        | i_2         | add | fabric | 0       |
|   + ctr_encrypt_Pipeline_4                       | 0   |        |             |     |        |         |
|     empty_fu_103_p2                              | -   |        | empty       | add | fabric | 0       |
+--------------------------------------------------+-----+--------+-------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
+-------------------------------------------+------+------+--------+---------------------+---------+------+---------+
| Name                                      | BRAM | URAM | Pragma | Variable            | Storage | Impl | Latency |
+-------------------------------------------+------+------+--------+---------------------+---------+------+---------+
| + pynqrypt_encrypt                        | 4    | 0    |        |                     |         |      |         |
|   ciphertext_c_U                          | -    | -    |        | ciphertext_c        | fifo    | srl  | 0       |
|   plaintext_c_U                           | -    | -    |        | plaintext_c         | fifo    | srl  | 0       |
|   plaintext_length_c_U                    | -    | -    |        | plaintext_length_c  | fifo    | srl  | 0       |
|   pynqrypt_round_keys_U                   | 1    | -    |        | pynqrypt_round_keys | ram_t2p | auto | 1       |
|   pynqrypt_key_U                          | -    | -    |        | pynqrypt_key        | fifo    | srl  | 0       |
|   pynqrypt_nonce_U                        | -    | -    |        | pynqrypt_nonce      | ram_1p  | auto | 1       |
|  + Loop_3_proc                            | 1    | 0    |        |                     |         |      |         |
|   + Loop_3_proc_Pipeline_VITIS_LOOP_198_1 | 1    | 0    |        |                     |         |      |         |
|     aes_sbox3_U                           | 1    | -    |        | aes_sbox3           | rom_1p  | auto | 1       |
|     crypto_aes_rcon_U                     | -    | -    |        | crypto_aes_rcon     | rom_1p  | auto | 1       |
|  + ctr_encrypt                            | 1    | 0    |        |                     |         |      |         |
|    block_nonce_U                          | -    | -    |        | block_nonce         | ram_t2p | auto | 1       |
|    block_U                                | -    | -    |        | block               | ram_s2p | auto | 1       |
|   + aes_encrypt_block                     | 1    | 0    |        |                     |         |      |         |
|     crypto_aes_sbox_U                     | 1    | -    |        | crypto_aes_sbox     | rom_1p  | auto | 1       |
+-------------------------------------------+------+------+--------+---------------------+---------+------+---------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+-----------------------------------------------------------------+-----------------------------------------------------------------------+
| Type      | Options                                                         | Location                                                              |
+-----------+-----------------------------------------------------------------+-----------------------------------------------------------------------+
| interface | mode=m_axi port=plaintext offset=slave bundle=gmem depth=16384  | hw-impl/src/pynqrypt_hls.cpp:10 in pynqrypt_encrypt, plaintext        |
| interface | mode=m_axi port=ciphertext offset=slave bundle=gmem depth=16384 | hw-impl/src/pynqrypt_hls.cpp:11 in pynqrypt_encrypt, ciphertext       |
| interface | mode=s_axilite port=key bundle=control                          | hw-impl/src/pynqrypt_hls.cpp:13 in pynqrypt_encrypt, key              |
| interface | mode=s_axilite port=nonce bundle=control                        | hw-impl/src/pynqrypt_hls.cpp:14 in pynqrypt_encrypt, nonce            |
| interface | mode=s_axilite port=plaintext_length bundle=control             | hw-impl/src/pynqrypt_hls.cpp:15 in pynqrypt_encrypt, plaintext_length |
| interface | mode=s_axilite port=plaintext bundle=control                    | hw-impl/src/pynqrypt_hls.cpp:16 in pynqrypt_encrypt, plaintext        |
| interface | mode=s_axilite port=ciphertext bundle=control                   | hw-impl/src/pynqrypt_hls.cpp:17 in pynqrypt_encrypt, ciphertext       |
| interface | mode=s_axilite port=return bundle=control                       | hw-impl/src/pynqrypt_hls.cpp:18 in pynqrypt_encrypt, return           |
| dataflow  |                                                                 | hw-impl/src/pynqrypt_hls.cpp:22 in pynqrypt_encrypt                   |
+-----------+-----------------------------------------------------------------+-----------------------------------------------------------------------+


