{"Source Block": ["oh/elink/dv/dv_elink.v@286:296@HdlStmAssign", "   assign  emem_access           = elink1_rxwr_access | elink1_rxrd_access;\n    \n   assign  emem_packet[PW-1:0]   = elink1_rxwr_access ? elink1_rxwr_packet[PW-1:0]:\n                                                        elink1_rxrd_packet[PW-1:0];\n\n   assign rxrd_wait = emem_wait | elink1_rxwr_access;\n   \n   /*ememory AUTO_TEMPLATE ( \n                        // Outputs\n                        .\\(.*\\)_out       (elink1_txrr_\\1[]),\n                        .\\(.*\\)_in        (emem_\\1[]),\n"], "Clone Blocks": [["oh/elink/dv/dv_elink.v@283:294", "   \n   \n   \n   assign  emem_access           = elink1_rxwr_access | elink1_rxrd_access;\n    \n   assign  emem_packet[PW-1:0]   = elink1_rxwr_access ? elink1_rxwr_packet[PW-1:0]:\n                                                        elink1_rxrd_packet[PW-1:0];\n\n   assign rxrd_wait = emem_wait | elink1_rxwr_access;\n   \n   /*ememory AUTO_TEMPLATE ( \n                        // Outputs\n"], ["oh/elink/dv/dv_elink.v@281:291", "\t\t .txrr_access\t\t(elink1_txrr_access),\t // Templated\n\t\t .txrr_packet\t\t(elink1_txrr_packet[PW-1:0])); // Templated\n   \n   \n   \n   assign  emem_access           = elink1_rxwr_access | elink1_rxrd_access;\n    \n   assign  emem_packet[PW-1:0]   = elink1_rxwr_access ? elink1_rxwr_packet[PW-1:0]:\n                                                        elink1_rxrd_packet[PW-1:0];\n\n   assign rxrd_wait = emem_wait | elink1_rxwr_access;\n"]], "Diff Content": {"Delete": [[291, "   assign rxrd_wait = emem_wait | elink1_rxwr_access;\n"]], "Add": [[291, "   assign elink1_rxrd_wait = emem_wait | elink1_rxwr_access;\n"], [291, "   assign elink1_rxwr_wait = 1'b0; //no wait on write\n"]]}}