<dec f='llvm/llvm/include/llvm/CodeGen/TargetRegisterInfo.h' l='715' type='const llvm::TargetRegisterClass * llvm::TargetRegisterInfo::getCommonSubClass(const llvm::TargetRegisterClass * A, const llvm::TargetRegisterClass * B, const MVT::SimpleValueType SVT = MVT::SimpleValueType::Any) const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetRegisterInfo.h' l='710'>/// Find the largest common subclass of A and B.
  /// Return NULL if there is no common subclass.
  /// The common subclass should contain
  /// simple value type SVT if it is not the Any type.</doc>
<use f='llvm/llvm/lib/CodeGen/DetectDeadLanes.cpp' l='190' u='c' c='_ZL11isCrossCopyRKN4llvm19MachineRegisterInfoERKNS_12MachineInstrEPKNS_19TargetRegisterClassERKNS_14MachineOperandE'/>
<use f='llvm/llvm/lib/CodeGen/LiveStacks.cpp' l='69' u='c' c='_ZN4llvm10LiveStacks19getOrCreateIntervalEiPKNS_19TargetRegisterClassE'/>
<use f='llvm/llvm/lib/CodeGen/MachineInstr.cpp' l='918' u='c' c='_ZNK4llvm12MachineInstr27getRegClassConstraintEffectEjPKNS_19TargetRegisterClassEPKNS_15TargetInstrInfoEPKNS_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/CodeGen/MachineRegisterInfo.cpp' l='75' u='c' c='_ZL17constrainRegClassRN4llvm19MachineRegisterInfoEjPKNS_19TargetRegisterClassES4_j'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='459' u='c' c='_ZN4llvm13CoalescerPair12setRegistersEPKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='1291' u='c' c='_ZN12_GLOBAL__N_117RegisterCoalescer23reMaterializeTrivialDefERKN4llvm13CoalescerPairEPNS1_12MachineInstrERb'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='1344' u='c' c='_ZN12_GLOBAL__N_117RegisterCoalescer23reMaterializeTrivialDefERKN4llvm13CoalescerPairEPNS1_12MachineInstrERb'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='14309' u='c' c='_ZNK12_GLOBAL__N_111LoadedSlice38canMergeExpensiveCrossRegisterBankCopyEv'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/InstrEmitter.cpp' l='142' u='c' c='_ZN4llvm12InstrEmitter15EmitCopyFromRegEPNS_6SDNodeEjbbjRNS_8DenseMapINS_7SDValueEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/InstrEmitter.cpp' l='214' u='c' c='_ZN4llvm12InstrEmitter22CreateVirtualRegistersEPNS_6SDNodeERNS_19MachineInstrBuilderERKNS_11MCInstrDescEbbRNS_8DenseMapINS_7SDValueEjNS_12DenseMapInfo5125482'/>
<def f='llvm/llvm/lib/CodeGen/TargetRegisterInfo.cpp' l='255' ll='268' type='const llvm::TargetRegisterClass * llvm::TargetRegisterInfo::getCommonSubClass(const llvm::TargetRegisterClass * A, const llvm::TargetRegisterClass * B, const MVT::SimpleValueType SVT = MVT::SimpleValueType::Any) const'/>
<use f='llvm/llvm/lib/CodeGen/TargetRegisterInfo.cpp' l='378' u='c' c='_ZL21shareSameRegisterFileRKN4llvm18TargetRegisterInfoEPKNS_19TargetRegisterClassEjS5_j'/>
