Analysis & Synthesis report for CortexM3
Sat Jul 22 21:15:10 2023
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Registers Added for RAM Pass-Through Logic
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for cmsdk_fpga_sram:ITCM|altsyncram:BRAM[0][31]__1|altsyncram_m6h1:auto_generated
 18. Source assignments for cmsdk_fpga_sram:ITCM|altsyncram:BRAM[0][23]__2|altsyncram_m6h1:auto_generated
 19. Source assignments for cmsdk_fpga_sram:ITCM|altsyncram:BRAM[0][15]__3|altsyncram_m6h1:auto_generated
 20. Source assignments for cmsdk_fpga_sram:ITCM|altsyncram:BRAM[0][7]__4|altsyncram_m6h1:auto_generated
 21. Source assignments for cmsdk_fpga_sram:DTCM|altsyncram:BRAM[0][31]__1|altsyncram_m6h1:auto_generated
 22. Source assignments for cmsdk_fpga_sram:DTCM|altsyncram:BRAM[0][23]__2|altsyncram_m6h1:auto_generated
 23. Source assignments for cmsdk_fpga_sram:DTCM|altsyncram:BRAM[0][15]__3|altsyncram_m6h1:auto_generated
 24. Source assignments for cmsdk_fpga_sram:DTCM|altsyncram:BRAM[0][7]__4|altsyncram_m6h1:auto_generated
 25. Parameter Settings for User Entity Instance: Top-level Entity: |CortexM3
 26. Parameter Settings for User Entity Instance: PLL:SynClockQuartus.PLL|altpll:altpll_component
 27. Parameter Settings for User Entity Instance: cmsdk_ahb_to_sram:AhbItcm
 28. Parameter Settings for User Entity Instance: cmsdk_fpga_sram:ITCM
 29. Parameter Settings for User Entity Instance: cmsdk_fpga_sram:ITCM|altsyncram:BRAM[0][31]__1
 30. Parameter Settings for User Entity Instance: cmsdk_fpga_sram:ITCM|altsyncram:BRAM[0][23]__2
 31. Parameter Settings for User Entity Instance: cmsdk_fpga_sram:ITCM|altsyncram:BRAM[0][15]__3
 32. Parameter Settings for User Entity Instance: cmsdk_fpga_sram:ITCM|altsyncram:BRAM[0][7]__4
 33. Parameter Settings for User Entity Instance: cmsdk_ahb_to_sram:AhbDtcm
 34. Parameter Settings for User Entity Instance: cmsdk_fpga_sram:DTCM
 35. Parameter Settings for User Entity Instance: cmsdk_fpga_sram:DTCM|altsyncram:BRAM[0][31]__1
 36. Parameter Settings for User Entity Instance: cmsdk_fpga_sram:DTCM|altsyncram:BRAM[0][23]__2
 37. Parameter Settings for User Entity Instance: cmsdk_fpga_sram:DTCM|altsyncram:BRAM[0][15]__3
 38. Parameter Settings for User Entity Instance: cmsdk_fpga_sram:DTCM|altsyncram:BRAM[0][7]__4
 39. Parameter Settings for User Entity Instance: cmsdk_ahb_to_apb:ApbBridge
 40. Parameter Settings for User Entity Instance: cmsdk_apb_slave_mux:ApbSystem
 41. Parameter Settings for User Entity Instance: custom_apb_lcd:LCD
 42. Parameter Settings for User Entity Instance: custom_apb_key:Key
 43. Parameter Settings for User Entity Instance: custom_apb_led:LED
 44. Parameter Settings for User Entity Instance: custom_apb_buzzer:Buzzer
 45. Parameter Settings for Inferred Entity Instance: cortexm3ds_logic:ulogic|lpm_mult:Mult0
 46. Parameter Settings for Inferred Entity Instance: cortexm3ds_logic:ulogic|lpm_add_sub:Add25
 47. altpll Parameter Settings by Entity Instance
 48. altsyncram Parameter Settings by Entity Instance
 49. lpm_mult Parameter Settings by Entity Instance
 50. Port Connectivity Checks: "custom_apb_buzzer:Buzzer"
 51. Port Connectivity Checks: "custom_apb_led:LED"
 52. Port Connectivity Checks: "custom_apb_key:Key"
 53. Port Connectivity Checks: "custom_apb_lcd:LCD"
 54. Port Connectivity Checks: "cmsdk_apb_timer:Timer1"
 55. Port Connectivity Checks: "cmsdk_apb_timer:Timer0"
 56. Port Connectivity Checks: "cmsdk_apb_uart:UART"
 57. Port Connectivity Checks: "cmsdk_apb_slave_mux:ApbSystem"
 58. Port Connectivity Checks: "cmsdk_ahb_to_apb:ApbBridge"
 59. Port Connectivity Checks: "cmsdk_ahb_to_sram:AhbDtcm"
 60. Port Connectivity Checks: "cmsdk_ahb_to_sram:AhbItcm"
 61. Port Connectivity Checks: "AhbMtx:AhbMtx"
 62. Port Connectivity Checks: "cortexm3ds_logic:ulogic"
 63. Port Connectivity Checks: "BUFG:SynClockQuartus.sw_clk|BUFG_altclkctrl_0:altclkctrl_0|BUFG_altclkctrl_0_sub:BUFG_altclkctrl_0_sub_component"
 64. Post-Synthesis Netlist Statistics for Top Partition
 65. Elapsed Time Per Partition
 66. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Jul 22 21:15:09 2023           ;
; Quartus Prime Version              ; 17.1.0 Build 590 10/25/2017 SJ Standard Edition ;
; Revision Name                      ; CortexM3                                        ;
; Top-level Entity Name              ; CortexM3                                        ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; 24,660                                          ;
;     Total combinational functions  ; 22,133                                          ;
;     Dedicated logic registers      ; 5,591                                           ;
; Total registers                    ; 5591                                            ;
; Total pins                         ; 35                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 1,048,576                                       ;
; Embedded Multiplier 9-bit elements ; 6                                               ;
; Total PLLs                         ; 1                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE55F23I7       ;                    ;
; Top-level entity name                                                      ; CortexM3           ; CortexM3           ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                              ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; Power Optimization During Synthesis                                        ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                        ;
+----------------------------------------------------+-----------------+---------------------------------------------+--------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                   ; Used in Netlist ; File Type                                   ; File Name with Absolute Path                                                   ; Library ;
+----------------------------------------------------+-----------------+---------------------------------------------+--------------------------------------------------------------------------------+---------+
; ../RTL/CortexM3.v                                  ; yes             ; User Verilog HDL File                       ; D:/Desktop/CortexM3/RTL/CortexM3.v                                             ;         ;
; ../RTL/peripheral/buzzer/custom_apb_buzzer.v       ; yes             ; User Verilog HDL File                       ; D:/Desktop/CortexM3/RTL/peripheral/buzzer/custom_apb_buzzer.v                  ;         ;
; ../RTL/peripheral/led/custom_apb_led.v             ; yes             ; User Verilog HDL File                       ; D:/Desktop/CortexM3/RTL/peripheral/led/custom_apb_led.v                        ;         ;
; ../RTL/peripheral/key/custom_apb_key.v             ; yes             ; User Verilog HDL File                       ; D:/Desktop/CortexM3/RTL/peripheral/key/custom_apb_key.v                        ;         ;
; ../RTL/peripheral/lcd/custom_apb_lcd.v             ; yes             ; User Verilog HDL File                       ; D:/Desktop/CortexM3/RTL/peripheral/lcd/custom_apb_lcd.v                        ;         ;
; ../RTL/peripheral/timer/cmsdk_apb_timer.v          ; yes             ; User Verilog HDL File                       ; D:/Desktop/CortexM3/RTL/peripheral/timer/cmsdk_apb_timer.v                     ;         ;
; ../RTL/peripheral/uart/cmsdk_apb_uart.v            ; yes             ; User Verilog HDL File                       ; D:/Desktop/CortexM3/RTL/peripheral/uart/cmsdk_apb_uart.v                       ;         ;
; ../RTL/peripheral/sram/cmsdk_fpga_sram.v           ; yes             ; User Verilog HDL File                       ; D:/Desktop/CortexM3/RTL/peripheral/sram/cmsdk_fpga_sram.v                      ;         ;
; ../RTL/peripheral/sram/cmsdk_ahb_to_sram.v         ; yes             ; User Verilog HDL File                       ; D:/Desktop/CortexM3/RTL/peripheral/sram/cmsdk_ahb_to_sram.v                    ;         ;
; ../RTL/core/cortexm3ds_logic.v                     ; yes             ; User Verilog HDL File                       ; D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v                                ;         ;
; ../RTL/bus/Apb/cmsdk_apb_slave_mux.v               ; yes             ; User Verilog HDL File                       ; D:/Desktop/CortexM3/RTL/bus/Apb/cmsdk_apb_slave_mux.v                          ;         ;
; ../RTL/bus/Apb/cmsdk_ahb_to_apb.v                  ; yes             ; User Verilog HDL File                       ; D:/Desktop/CortexM3/RTL/bus/Apb/cmsdk_ahb_to_apb.v                             ;         ;
; ../RTL/bus/AhbMtx/AhbMtxOutStgM2.v                 ; yes             ; User Verilog HDL File                       ; D:/Desktop/CortexM3/RTL/bus/AhbMtx/AhbMtxOutStgM2.v                            ;         ;
; ../RTL/bus/AhbMtx/AhbMtxOutStgM1.v                 ; yes             ; User Verilog HDL File                       ; D:/Desktop/CortexM3/RTL/bus/AhbMtx/AhbMtxOutStgM1.v                            ;         ;
; ../RTL/bus/AhbMtx/AhbMtxOutStgM0.v                 ; yes             ; User Verilog HDL File                       ; D:/Desktop/CortexM3/RTL/bus/AhbMtx/AhbMtxOutStgM0.v                            ;         ;
; ../RTL/bus/AhbMtx/AhbMtxInStg.v                    ; yes             ; User Verilog HDL File                       ; D:/Desktop/CortexM3/RTL/bus/AhbMtx/AhbMtxInStg.v                               ;         ;
; ../RTL/bus/AhbMtx/AhbMtxDecS2.v                    ; yes             ; User Verilog HDL File                       ; D:/Desktop/CortexM3/RTL/bus/AhbMtx/AhbMtxDecS2.v                               ;         ;
; ../RTL/bus/AhbMtx/AhbMtxDecS1.v                    ; yes             ; User Verilog HDL File                       ; D:/Desktop/CortexM3/RTL/bus/AhbMtx/AhbMtxDecS1.v                               ;         ;
; ../RTL/bus/AhbMtx/AhbMtxDecS0.v                    ; yes             ; User Verilog HDL File                       ; D:/Desktop/CortexM3/RTL/bus/AhbMtx/AhbMtxDecS0.v                               ;         ;
; ../RTL/bus/AhbMtx/AhbMtxArbM2.v                    ; yes             ; User Verilog HDL File                       ; D:/Desktop/CortexM3/RTL/bus/AhbMtx/AhbMtxArbM2.v                               ;         ;
; ../RTL/bus/AhbMtx/AhbMtxArbM1.v                    ; yes             ; User Verilog HDL File                       ; D:/Desktop/CortexM3/RTL/bus/AhbMtx/AhbMtxArbM1.v                               ;         ;
; ../RTL/bus/AhbMtx/AhbMtxArbM0.v                    ; yes             ; User Verilog HDL File                       ; D:/Desktop/CortexM3/RTL/bus/AhbMtx/AhbMtxArbM0.v                               ;         ;
; ../RTL/bus/AhbMtx/AhbMtx_default_slave.v           ; yes             ; User Verilog HDL File                       ; D:/Desktop/CortexM3/RTL/bus/AhbMtx/AhbMtx_default_slave.v                      ;         ;
; ../RTL/bus/AhbMtx/AhbMtx.v                         ; yes             ; User Verilog HDL File                       ; D:/Desktop/CortexM3/RTL/bus/AhbMtx/AhbMtx.v                                    ;         ;
; BUFG/BUFG/synthesis/BUFG.v                         ; yes             ; User Verilog HDL File                       ; D:/Desktop/CortexM3/Quartus/BUFG/BUFG/synthesis/BUFG.v                         ; BUFG    ;
; BUFG/BUFG/synthesis/submodules/BUFG_altclkctrl_0.v ; yes             ; User Verilog HDL File                       ; D:/Desktop/CortexM3/Quartus/BUFG/BUFG/synthesis/submodules/BUFG_altclkctrl_0.v ; BUFG    ;
; PLL/PLL.v                                          ; yes             ; User Wizard-Generated File                  ; D:/Desktop/CortexM3/Quartus/PLL/PLL.v                                          ;         ;
; /desktop/cortexm3/keil/project/objects/image.hex   ; yes             ; Auto-Found Hexadecimal (Intel-Format) File  ; /desktop/cortexm3/keil/project/objects/image.hex                               ;         ;
; altpll.tdf                                         ; yes             ; Megafunction                                ; d:/intelfpga/17.1/quartus/libraries/megafunctions/altpll.tdf                   ;         ;
; aglobal171.inc                                     ; yes             ; Megafunction                                ; d:/intelfpga/17.1/quartus/libraries/megafunctions/aglobal171.inc               ;         ;
; stratix_pll.inc                                    ; yes             ; Megafunction                                ; d:/intelfpga/17.1/quartus/libraries/megafunctions/stratix_pll.inc              ;         ;
; stratixii_pll.inc                                  ; yes             ; Megafunction                                ; d:/intelfpga/17.1/quartus/libraries/megafunctions/stratixii_pll.inc            ;         ;
; cycloneii_pll.inc                                  ; yes             ; Megafunction                                ; d:/intelfpga/17.1/quartus/libraries/megafunctions/cycloneii_pll.inc            ;         ;
; db/pll_altpll.v                                    ; yes             ; Auto-Generated Megafunction                 ; D:/Desktop/CortexM3/Quartus/db/pll_altpll.v                                    ;         ;
; altsyncram.tdf                                     ; yes             ; Megafunction                                ; d:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf               ;         ;
; stratix_ram_block.inc                              ; yes             ; Megafunction                                ; d:/intelfpga/17.1/quartus/libraries/megafunctions/stratix_ram_block.inc        ;         ;
; lpm_mux.inc                                        ; yes             ; Megafunction                                ; d:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_mux.inc                  ;         ;
; lpm_decode.inc                                     ; yes             ; Megafunction                                ; d:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_decode.inc               ;         ;
; a_rdenreg.inc                                      ; yes             ; Megafunction                                ; d:/intelfpga/17.1/quartus/libraries/megafunctions/a_rdenreg.inc                ;         ;
; altrom.inc                                         ; yes             ; Megafunction                                ; d:/intelfpga/17.1/quartus/libraries/megafunctions/altrom.inc                   ;         ;
; altram.inc                                         ; yes             ; Megafunction                                ; d:/intelfpga/17.1/quartus/libraries/megafunctions/altram.inc                   ;         ;
; altdpram.inc                                       ; yes             ; Megafunction                                ; d:/intelfpga/17.1/quartus/libraries/megafunctions/altdpram.inc                 ;         ;
; db/altsyncram_m6h1.tdf                             ; yes             ; Auto-Generated Megafunction                 ; D:/Desktop/CortexM3/Quartus/db/altsyncram_m6h1.tdf                             ;         ;
; db/decode_jsa.tdf                                  ; yes             ; Auto-Generated Megafunction                 ; D:/Desktop/CortexM3/Quartus/db/decode_jsa.tdf                                  ;         ;
; db/mux_3nb.tdf                                     ; yes             ; Auto-Generated Megafunction                 ; D:/Desktop/CortexM3/Quartus/db/mux_3nb.tdf                                     ;         ;
; lpm_mult.tdf                                       ; yes             ; Megafunction                                ; d:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_mult.tdf                 ;         ;
; lpm_add_sub.inc                                    ; yes             ; Megafunction                                ; d:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_add_sub.inc              ;         ;
; multcore.inc                                       ; yes             ; Megafunction                                ; d:/intelfpga/17.1/quartus/libraries/megafunctions/multcore.inc                 ;         ;
; bypassff.inc                                       ; yes             ; Megafunction                                ; d:/intelfpga/17.1/quartus/libraries/megafunctions/bypassff.inc                 ;         ;
; altshift.inc                                       ; yes             ; Megafunction                                ; d:/intelfpga/17.1/quartus/libraries/megafunctions/altshift.inc                 ;         ;
; db/mult_7dt.tdf                                    ; yes             ; Auto-Generated Megafunction                 ; D:/Desktop/CortexM3/Quartus/db/mult_7dt.tdf                                    ;         ;
; lpm_add_sub.tdf                                    ; yes             ; Megafunction                                ; d:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf              ;         ;
; addcore.inc                                        ; yes             ; Megafunction                                ; d:/intelfpga/17.1/quartus/libraries/megafunctions/addcore.inc                  ;         ;
; look_add.inc                                       ; yes             ; Megafunction                                ; d:/intelfpga/17.1/quartus/libraries/megafunctions/look_add.inc                 ;         ;
; alt_stratix_add_sub.inc                            ; yes             ; Megafunction                                ; d:/intelfpga/17.1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc      ;         ;
; db/add_sub_pvi.tdf                                 ; yes             ; Auto-Generated Megafunction                 ; D:/Desktop/CortexM3/Quartus/db/add_sub_pvi.tdf                                 ;         ;
+----------------------------------------------------+-----------------+---------------------------------------------+--------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                              ;
+---------------------------------------------+--------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                      ;
+---------------------------------------------+--------------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 24,660                                                                                     ;
;                                             ;                                                                                            ;
; Total combinational functions               ; 22133                                                                                      ;
; Logic element usage by number of LUT inputs ;                                                                                            ;
;     -- 4 input functions                    ; 15845                                                                                      ;
;     -- 3 input functions                    ; 4831                                                                                       ;
;     -- <=2 input functions                  ; 1457                                                                                       ;
;                                             ;                                                                                            ;
; Logic elements by mode                      ;                                                                                            ;
;     -- normal mode                          ; 21309                                                                                      ;
;     -- arithmetic mode                      ; 824                                                                                        ;
;                                             ;                                                                                            ;
; Total registers                             ; 5591                                                                                       ;
;     -- Dedicated logic registers            ; 5591                                                                                       ;
;     -- I/O registers                        ; 0                                                                                          ;
;                                             ;                                                                                            ;
; I/O pins                                    ; 35                                                                                         ;
; Total memory bits                           ; 1048576                                                                                    ;
;                                             ;                                                                                            ;
; Embedded Multiplier 9-bit elements          ; 6                                                                                          ;
;                                             ;                                                                                            ;
; Total PLLs                                  ; 1                                                                                          ;
;     -- PLLs                                 ; 1                                                                                          ;
;                                             ;                                                                                            ;
; Maximum fan-out node                        ; PLL:SynClockQuartus.PLL|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 5518                                                                                       ;
; Total fan-out                               ; 101697                                                                                     ;
; Average fan-out                             ; 3.64                                                                                       ;
+---------------------------------------------+--------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                             ;
+------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------+-----------------------+--------------+
; Compilation Hierarchy Node                                       ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                        ; Entity Name           ; Library Name ;
+------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------+-----------------------+--------------+
; |CortexM3                                                        ; 22133 (3)           ; 5591 (2)                  ; 1048576     ; 6            ; 0       ; 3         ; 35   ; 0            ; |CortexM3                                                                                                                  ; CortexM3              ; work         ;
;    |AhbMtx:AhbMtx|                                               ; 389 (0)             ; 125 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|AhbMtx:AhbMtx                                                                                                    ; AhbMtx                ; work         ;
;       |AhbMtxDecS0:u_ahbmtxdecs0|                                ; 14 (12)             ; 3 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|AhbMtx:AhbMtx|AhbMtxDecS0:u_ahbmtxdecs0                                                                          ; AhbMtxDecS0           ; work         ;
;          |AhbMtx_default_slave:u_AhbMtx_default_slave|           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|AhbMtx:AhbMtx|AhbMtxDecS0:u_ahbmtxdecs0|AhbMtx_default_slave:u_AhbMtx_default_slave                              ; AhbMtx_default_slave  ; work         ;
;       |AhbMtxDecS1:u_ahbmtxdecs1|                                ; 16 (13)             ; 3 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|AhbMtx:AhbMtx|AhbMtxDecS1:u_ahbmtxdecs1                                                                          ; AhbMtxDecS1           ; work         ;
;          |AhbMtx_default_slave:u_AhbMtx_default_slave|           ; 3 (3)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|AhbMtx:AhbMtx|AhbMtxDecS1:u_ahbmtxdecs1|AhbMtx_default_slave:u_AhbMtx_default_slave                              ; AhbMtx_default_slave  ; work         ;
;       |AhbMtxDecS2:u_ahbmtxdecs2|                                ; 135 (132)           ; 5 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|AhbMtx:AhbMtx|AhbMtxDecS2:u_ahbmtxdecs2                                                                          ; AhbMtxDecS2           ; work         ;
;          |AhbMtx_default_slave:u_AhbMtx_default_slave|           ; 3 (3)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|AhbMtx:AhbMtx|AhbMtxDecS2:u_ahbmtxdecs2|AhbMtx_default_slave:u_AhbMtx_default_slave                              ; AhbMtx_default_slave  ; work         ;
;       |AhbMtxInStg:u_AhbMtxInStg_0|                              ; 7 (7)               ; 30 (30)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|AhbMtx:AhbMtx|AhbMtxInStg:u_AhbMtxInStg_0                                                                        ; AhbMtxInStg           ; work         ;
;       |AhbMtxInStg:u_AhbMtxInStg_1|                              ; 7 (7)               ; 34 (34)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|AhbMtx:AhbMtx|AhbMtxInStg:u_AhbMtxInStg_1                                                                        ; AhbMtxInStg           ; work         ;
;       |AhbMtxInStg:u_AhbMtxInStg_2|                              ; 25 (25)             ; 38 (38)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|AhbMtx:AhbMtx|AhbMtxInStg:u_AhbMtxInStg_2                                                                        ; AhbMtxInStg           ; work         ;
;       |AhbMtxOutStgM0:u_ahbmtxoutstgm0_0|                        ; 119 (116)           ; 3 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|AhbMtx:AhbMtx|AhbMtxOutStgM0:u_ahbmtxoutstgm0_0                                                                  ; AhbMtxOutStgM0        ; work         ;
;          |AhbMtxArbM0:u_output_arb|                              ; 3 (3)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|AhbMtx:AhbMtx|AhbMtxOutStgM0:u_ahbmtxoutstgm0_0|AhbMtxArbM0:u_output_arb                                         ; AhbMtxArbM0           ; work         ;
;       |AhbMtxOutStgM1:u_ahbmtxoutstgm1_1|                        ; 55 (51)             ; 4 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|AhbMtx:AhbMtx|AhbMtxOutStgM1:u_ahbmtxoutstgm1_1                                                                  ; AhbMtxOutStgM1        ; work         ;
;          |AhbMtxArbM1:u_output_arb|                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|AhbMtx:AhbMtx|AhbMtxOutStgM1:u_ahbmtxoutstgm1_1|AhbMtxArbM1:u_output_arb                                         ; AhbMtxArbM1           ; work         ;
;       |AhbMtxOutStgM2:u_ahbmtxoutstgm2_2|                        ; 11 (8)              ; 5 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|AhbMtx:AhbMtx|AhbMtxOutStgM2:u_ahbmtxoutstgm2_2                                                                  ; AhbMtxOutStgM2        ; work         ;
;          |AhbMtxArbM2:u_output_arb|                              ; 3 (3)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|AhbMtx:AhbMtx|AhbMtxOutStgM2:u_ahbmtxoutstgm2_2|AhbMtxArbM2:u_output_arb                                         ; AhbMtxArbM2           ; work         ;
;    |BUFG:SynClockQuartus.sw_clk|                                 ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|BUFG:SynClockQuartus.sw_clk                                                                                      ; BUFG                  ; BUFG         ;
;       |BUFG_altclkctrl_0:altclkctrl_0|                           ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|BUFG:SynClockQuartus.sw_clk|BUFG_altclkctrl_0:altclkctrl_0                                                       ; BUFG_altclkctrl_0     ; BUFG         ;
;          |BUFG_altclkctrl_0_sub:BUFG_altclkctrl_0_sub_component| ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|BUFG:SynClockQuartus.sw_clk|BUFG_altclkctrl_0:altclkctrl_0|BUFG_altclkctrl_0_sub:BUFG_altclkctrl_0_sub_component ; BUFG_altclkctrl_0_sub ; BUFG         ;
;    |PLL:SynClockQuartus.PLL|                                     ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|PLL:SynClockQuartus.PLL                                                                                          ; PLL                   ; work         ;
;       |altpll:altpll_component|                                  ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|PLL:SynClockQuartus.PLL|altpll:altpll_component                                                                  ; altpll                ; work         ;
;          |PLL_altpll:auto_generated|                             ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|PLL:SynClockQuartus.PLL|altpll:altpll_component|PLL_altpll:auto_generated                                        ; PLL_altpll            ; work         ;
;    |cmsdk_ahb_to_apb:ApbBridge|                                  ; 167 (167)           ; 51 (51)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|cmsdk_ahb_to_apb:ApbBridge                                                                                       ; cmsdk_ahb_to_apb      ; work         ;
;    |cmsdk_ahb_to_sram:AhbDtcm|                                   ; 71 (71)             ; 53 (53)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|cmsdk_ahb_to_sram:AhbDtcm                                                                                        ; cmsdk_ahb_to_sram     ; work         ;
;    |cmsdk_ahb_to_sram:AhbItcm|                                   ; 152 (152)           ; 53 (53)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|cmsdk_ahb_to_sram:AhbItcm                                                                                        ; cmsdk_ahb_to_sram     ; work         ;
;    |cmsdk_apb_slave_mux:ApbSystem|                               ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|cmsdk_apb_slave_mux:ApbSystem                                                                                    ; cmsdk_apb_slave_mux   ; work         ;
;    |cmsdk_apb_timer:Timer0|                                      ; 103 (103)           ; 77 (77)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|cmsdk_apb_timer:Timer0                                                                                           ; cmsdk_apb_timer       ; work         ;
;    |cmsdk_apb_timer:Timer1|                                      ; 97 (97)             ; 77 (77)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|cmsdk_apb_timer:Timer1                                                                                           ; cmsdk_apb_timer       ; work         ;
;    |cmsdk_apb_uart:UART|                                         ; 161 (161)           ; 116 (116)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|cmsdk_apb_uart:UART                                                                                              ; cmsdk_apb_uart        ; work         ;
;    |cmsdk_fpga_sram:DTCM|                                        ; 12 (4)              ; 38 (37)                   ; 524288      ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|cmsdk_fpga_sram:DTCM                                                                                             ; cmsdk_fpga_sram       ; work         ;
;       |altsyncram:BRAM[0][15]__3|                                ; 2 (0)               ; 0 (0)                     ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|cmsdk_fpga_sram:DTCM|altsyncram:BRAM[0][15]__3                                                                   ; altsyncram            ; work         ;
;          |altsyncram_m6h1:auto_generated|                        ; 2 (0)               ; 0 (0)                     ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|cmsdk_fpga_sram:DTCM|altsyncram:BRAM[0][15]__3|altsyncram_m6h1:auto_generated                                    ; altsyncram_m6h1       ; work         ;
;             |decode_jsa:decode2|                                 ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|cmsdk_fpga_sram:DTCM|altsyncram:BRAM[0][15]__3|altsyncram_m6h1:auto_generated|decode_jsa:decode2                 ; decode_jsa            ; work         ;
;       |altsyncram:BRAM[0][23]__2|                                ; 2 (0)               ; 0 (0)                     ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|cmsdk_fpga_sram:DTCM|altsyncram:BRAM[0][23]__2                                                                   ; altsyncram            ; work         ;
;          |altsyncram_m6h1:auto_generated|                        ; 2 (0)               ; 0 (0)                     ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|cmsdk_fpga_sram:DTCM|altsyncram:BRAM[0][23]__2|altsyncram_m6h1:auto_generated                                    ; altsyncram_m6h1       ; work         ;
;             |decode_jsa:decode2|                                 ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|cmsdk_fpga_sram:DTCM|altsyncram:BRAM[0][23]__2|altsyncram_m6h1:auto_generated|decode_jsa:decode2                 ; decode_jsa            ; work         ;
;       |altsyncram:BRAM[0][31]__1|                                ; 2 (0)               ; 0 (0)                     ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|cmsdk_fpga_sram:DTCM|altsyncram:BRAM[0][31]__1                                                                   ; altsyncram            ; work         ;
;          |altsyncram_m6h1:auto_generated|                        ; 2 (0)               ; 0 (0)                     ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|cmsdk_fpga_sram:DTCM|altsyncram:BRAM[0][31]__1|altsyncram_m6h1:auto_generated                                    ; altsyncram_m6h1       ; work         ;
;             |decode_jsa:decode2|                                 ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|cmsdk_fpga_sram:DTCM|altsyncram:BRAM[0][31]__1|altsyncram_m6h1:auto_generated|decode_jsa:decode2                 ; decode_jsa            ; work         ;
;       |altsyncram:BRAM[0][7]__4|                                 ; 2 (0)               ; 1 (0)                     ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|cmsdk_fpga_sram:DTCM|altsyncram:BRAM[0][7]__4                                                                    ; altsyncram            ; work         ;
;          |altsyncram_m6h1:auto_generated|                        ; 2 (0)               ; 1 (1)                     ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|cmsdk_fpga_sram:DTCM|altsyncram:BRAM[0][7]__4|altsyncram_m6h1:auto_generated                                     ; altsyncram_m6h1       ; work         ;
;             |decode_jsa:decode2|                                 ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|cmsdk_fpga_sram:DTCM|altsyncram:BRAM[0][7]__4|altsyncram_m6h1:auto_generated|decode_jsa:decode2                  ; decode_jsa            ; work         ;
;    |cmsdk_fpga_sram:ITCM|                                        ; 12 (4)              ; 38 (37)                   ; 524288      ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|cmsdk_fpga_sram:ITCM                                                                                             ; cmsdk_fpga_sram       ; work         ;
;       |altsyncram:BRAM[0][15]__3|                                ; 2 (0)               ; 0 (0)                     ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|cmsdk_fpga_sram:ITCM|altsyncram:BRAM[0][15]__3                                                                   ; altsyncram            ; work         ;
;          |altsyncram_m6h1:auto_generated|                        ; 2 (0)               ; 0 (0)                     ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|cmsdk_fpga_sram:ITCM|altsyncram:BRAM[0][15]__3|altsyncram_m6h1:auto_generated                                    ; altsyncram_m6h1       ; work         ;
;             |decode_jsa:decode2|                                 ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|cmsdk_fpga_sram:ITCM|altsyncram:BRAM[0][15]__3|altsyncram_m6h1:auto_generated|decode_jsa:decode2                 ; decode_jsa            ; work         ;
;       |altsyncram:BRAM[0][23]__2|                                ; 2 (0)               ; 0 (0)                     ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|cmsdk_fpga_sram:ITCM|altsyncram:BRAM[0][23]__2                                                                   ; altsyncram            ; work         ;
;          |altsyncram_m6h1:auto_generated|                        ; 2 (0)               ; 0 (0)                     ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|cmsdk_fpga_sram:ITCM|altsyncram:BRAM[0][23]__2|altsyncram_m6h1:auto_generated                                    ; altsyncram_m6h1       ; work         ;
;             |decode_jsa:decode2|                                 ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|cmsdk_fpga_sram:ITCM|altsyncram:BRAM[0][23]__2|altsyncram_m6h1:auto_generated|decode_jsa:decode2                 ; decode_jsa            ; work         ;
;       |altsyncram:BRAM[0][31]__1|                                ; 2 (0)               ; 0 (0)                     ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|cmsdk_fpga_sram:ITCM|altsyncram:BRAM[0][31]__1                                                                   ; altsyncram            ; work         ;
;          |altsyncram_m6h1:auto_generated|                        ; 2 (0)               ; 0 (0)                     ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|cmsdk_fpga_sram:ITCM|altsyncram:BRAM[0][31]__1|altsyncram_m6h1:auto_generated                                    ; altsyncram_m6h1       ; work         ;
;             |decode_jsa:decode2|                                 ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|cmsdk_fpga_sram:ITCM|altsyncram:BRAM[0][31]__1|altsyncram_m6h1:auto_generated|decode_jsa:decode2                 ; decode_jsa            ; work         ;
;       |altsyncram:BRAM[0][7]__4|                                 ; 2 (0)               ; 1 (0)                     ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|cmsdk_fpga_sram:ITCM|altsyncram:BRAM[0][7]__4                                                                    ; altsyncram            ; work         ;
;          |altsyncram_m6h1:auto_generated|                        ; 2 (0)               ; 1 (1)                     ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|cmsdk_fpga_sram:ITCM|altsyncram:BRAM[0][7]__4|altsyncram_m6h1:auto_generated                                     ; altsyncram_m6h1       ; work         ;
;             |decode_jsa:decode2|                                 ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|cmsdk_fpga_sram:ITCM|altsyncram:BRAM[0][7]__4|altsyncram_m6h1:auto_generated|decode_jsa:decode2                  ; decode_jsa            ; work         ;
;    |cortexm3ds_logic:ulogic|                                     ; 20888 (20796)       ; 4932 (4932)               ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |CortexM3|cortexm3ds_logic:ulogic                                                                                          ; cortexm3ds_logic      ; work         ;
;       |lpm_add_sub:Add25|                                        ; 64 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|cortexm3ds_logic:ulogic|lpm_add_sub:Add25                                                                        ; lpm_add_sub           ; work         ;
;          |add_sub_pvi:auto_generated|                            ; 64 (64)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|cortexm3ds_logic:ulogic|lpm_add_sub:Add25|add_sub_pvi:auto_generated                                             ; add_sub_pvi           ; work         ;
;       |lpm_mult:Mult0|                                           ; 28 (0)              ; 0 (0)                     ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |CortexM3|cortexm3ds_logic:ulogic|lpm_mult:Mult0                                                                           ; lpm_mult              ; work         ;
;          |mult_7dt:auto_generated|                               ; 28 (28)             ; 0 (0)                     ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |CortexM3|cortexm3ds_logic:ulogic|lpm_mult:Mult0|mult_7dt:auto_generated                                                   ; mult_7dt              ; work         ;
;    |custom_apb_buzzer:Buzzer|                                    ; 7 (7)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|custom_apb_buzzer:Buzzer                                                                                         ; custom_apb_buzzer     ; work         ;
;    |custom_apb_key:Key|                                          ; 1 (1)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|custom_apb_key:Key                                                                                               ; custom_apb_key        ; work         ;
;    |custom_apb_lcd:LCD|                                          ; 61 (61)             ; 22 (22)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|custom_apb_lcd:LCD                                                                                               ; custom_apb_lcd        ; work         ;
;    |custom_apb_led:LED|                                          ; 3 (3)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|custom_apb_led:LED                                                                                               ; custom_apb_led        ; work         ;
+------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------+-----------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                               ;
+------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; Name                                                                                     ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF  ;
+------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; cmsdk_fpga_sram:DTCM|altsyncram:BRAM[0][15]__3|altsyncram_m6h1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 16384        ; 8            ; 16384        ; 8            ; 131072 ; None ;
; cmsdk_fpga_sram:DTCM|altsyncram:BRAM[0][23]__2|altsyncram_m6h1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 16384        ; 8            ; 16384        ; 8            ; 131072 ; None ;
; cmsdk_fpga_sram:DTCM|altsyncram:BRAM[0][31]__1|altsyncram_m6h1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 16384        ; 8            ; 16384        ; 8            ; 131072 ; None ;
; cmsdk_fpga_sram:DTCM|altsyncram:BRAM[0][7]__4|altsyncram_m6h1:auto_generated|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 16384        ; 8            ; 16384        ; 8            ; 131072 ; None ;
; cmsdk_fpga_sram:ITCM|altsyncram:BRAM[0][15]__3|altsyncram_m6h1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 16384        ; 8            ; 16384        ; 8            ; 131072 ; None ;
; cmsdk_fpga_sram:ITCM|altsyncram:BRAM[0][23]__2|altsyncram_m6h1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 16384        ; 8            ; 16384        ; 8            ; 131072 ; None ;
; cmsdk_fpga_sram:ITCM|altsyncram:BRAM[0][31]__1|altsyncram_m6h1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 16384        ; 8            ; 16384        ; 8            ; 131072 ; None ;
; cmsdk_fpga_sram:ITCM|altsyncram:BRAM[0][7]__4|altsyncram_m6h1:auto_generated|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 16384        ; 8            ; 16384        ; 8            ; 131072 ; None ;
+------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 3           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 6           ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 3           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+-------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                   ;
+--------+--------------+---------+--------------+--------------+---------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                       ; IP Include File ;
+--------+--------------+---------+--------------+--------------+---------------------------------------+-----------------+
; Altera ; ALTPLL       ; 17.1    ; N/A          ; N/A          ; |CortexM3|PLL:SynClockQuartus.PLL     ; PLL/PLL.v       ;
; N/A    ; altclkctrl   ; 17.1    ; N/A          ; N/A          ; |CortexM3|BUFG:SynClockQuartus.sw_clk ; BUFG/BUFG.qsys  ;
+--------+--------------+---------+--------------+--------------+---------------------------------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+
; Register name                                                                                  ; Reason for Removal                                                                                        ;
+------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+
; cmsdk_apb_timer:Timer1|ext_in_sync1                                                            ; Stuck at GND due to stuck port data_in                                                                    ;
; cmsdk_apb_timer:Timer1|ext_in_sync2                                                            ; Stuck at GND due to stuck port data_in                                                                    ;
; cmsdk_apb_timer:Timer1|ext_in_delay                                                            ; Lost fanout                                                                                               ;
; cmsdk_apb_timer:Timer0|ext_in_sync1                                                            ; Stuck at GND due to stuck port data_in                                                                    ;
; cmsdk_apb_timer:Timer0|ext_in_sync2                                                            ; Stuck at GND due to stuck port data_in                                                                    ;
; cmsdk_apb_timer:Timer0|ext_in_delay                                                            ; Lost fanout                                                                                               ;
; AhbMtx:AhbMtx|AhbMtxDecS1:u_ahbmtxdecs1|data_out_port[0,1]                                     ; Stuck at GND due to stuck port data_in                                                                    ;
; AhbMtx:AhbMtx|AhbMtxDecS0:u_ahbmtxdecs0|data_out_port[0,1]                                     ; Stuck at GND due to stuck port data_in                                                                    ;
; AhbMtx:AhbMtx|AhbMtxInStg:u_AhbMtxInStg_1|reg_addr[29..31]                                     ; Stuck at GND due to stuck port data_in                                                                    ;
; AhbMtx:AhbMtx|AhbMtxInStg:u_AhbMtxInStg_1|reg_mastlock                                         ; Stuck at GND due to stuck port data_in                                                                    ;
; AhbMtx:AhbMtx|AhbMtxInStg:u_AhbMtxInStg_0|reg_addr[0,1,29..31]                                 ; Stuck at GND due to stuck port data_in                                                                    ;
; AhbMtx:AhbMtx|AhbMtxInStg:u_AhbMtxInStg_0|reg_write                                            ; Stuck at GND due to stuck port data_in                                                                    ;
; AhbMtx:AhbMtx|AhbMtxInStg:u_AhbMtxInStg_0|reg_size[0]                                          ; Stuck at GND due to stuck port data_in                                                                    ;
; AhbMtx:AhbMtx|AhbMtxInStg:u_AhbMtxInStg_0|reg_mastlock                                         ; Stuck at GND due to stuck port data_in                                                                    ;
; cortexm3ds_logic:ulogic|Pn2nz6                                                                 ; Stuck at GND due to stuck port clock                                                                      ;
; cortexm3ds_logic:ulogic|Go2nz6                                                                 ; Stuck at GND due to stuck port clock                                                                      ;
; cortexm3ds_logic:ulogic|Ab3nz6                                                                 ; Stuck at GND due to stuck port data_in                                                                    ;
; cortexm3ds_logic:ulogic|Bf3nz6                                                                 ; Stuck at GND due to stuck port data_in                                                                    ;
; cortexm3ds_logic:ulogic|Yg3nz6                                                                 ; Stuck at GND due to stuck port data_in                                                                    ;
; cortexm3ds_logic:ulogic|Un4nz6                                                                 ; Stuck at GND due to stuck port clock                                                                      ;
; cortexm3ds_logic:ulogic|Nq4nz6                                                                 ; Stuck at GND due to stuck port clock                                                                      ;
; cortexm3ds_logic:ulogic|Hytnz6                                                                 ; Stuck at GND due to stuck port clock                                                                      ;
; cortexm3ds_logic:ulogic|A1unz6                                                                 ; Stuck at GND due to stuck port clock                                                                      ;
; cortexm3ds_logic:ulogic|G6unz6                                                                 ; Stuck at GND due to stuck port clock                                                                      ;
; cortexm3ds_logic:ulogic|Z8unz6                                                                 ; Stuck at GND due to stuck port clock                                                                      ;
; cortexm3ds_logic:ulogic|L3ynz6                                                                 ; Stuck at GND due to stuck port clock                                                                      ;
; cortexm3ds_logic:ulogic|J5ynz6                                                                 ; Stuck at GND due to stuck port clock                                                                      ;
; cortexm3ds_logic:ulogic|E7ynz6                                                                 ; Stuck at GND due to stuck port clock                                                                      ;
; cortexm3ds_logic:ulogic|Y8ynz6                                                                 ; Stuck at GND due to stuck port data_in                                                                    ;
; cortexm3ds_logic:ulogic|Ebynz6                                                                 ; Stuck at GND due to stuck port data_in                                                                    ;
; cortexm3ds_logic:ulogic|Kdynz6                                                                 ; Stuck at GND due to stuck port data_in                                                                    ;
; cortexm3ds_logic:ulogic|Vhfzz6                                                                 ; Stuck at GND due to stuck port data_in                                                                    ;
; cortexm3ds_logic:ulogic|Nuqh07                                                                 ; Stuck at GND due to stuck port data_in                                                                    ;
; cortexm3ds_logic:ulogic|Lwqh07                                                                 ; Stuck at GND due to stuck port data_in                                                                    ;
; cortexm3ds_logic:ulogic|Kyqh07                                                                 ; Stuck at GND due to stuck port data_in                                                                    ;
; cortexm3ds_logic:ulogic|J0rh07                                                                 ; Stuck at GND due to stuck port data_in                                                                    ;
; cortexm3ds_logic:ulogic|I2rh07                                                                 ; Stuck at GND due to stuck port data_in                                                                    ;
; cortexm3ds_logic:ulogic|H4rh07                                                                 ; Stuck at GND due to stuck port data_in                                                                    ;
; cortexm3ds_logic:ulogic|G6rh07                                                                 ; Stuck at GND due to stuck port data_in                                                                    ;
; cortexm3ds_logic:ulogic|F8rh07                                                                 ; Stuck at GND due to stuck port data_in                                                                    ;
; cortexm3ds_logic:ulogic|Earh07                                                                 ; Stuck at GND due to stuck port data_in                                                                    ;
; cortexm3ds_logic:ulogic|Dcrh07                                                                 ; Stuck at GND due to stuck port data_in                                                                    ;
; cortexm3ds_logic:ulogic|Cerh07                                                                 ; Stuck at GND due to stuck port data_in                                                                    ;
; cortexm3ds_logic:ulogic|Bgrh07                                                                 ; Stuck at GND due to stuck port data_in                                                                    ;
; cortexm3ds_logic:ulogic|Airh07                                                                 ; Stuck at GND due to stuck port data_in                                                                    ;
; cortexm3ds_logic:ulogic|Zjrh07                                                                 ; Stuck at GND due to stuck port data_in                                                                    ;
; cortexm3ds_logic:ulogic|Ylrh07                                                                 ; Stuck at GND due to stuck port data_in                                                                    ;
; cortexm3ds_logic:ulogic|Xnrh07                                                                 ; Stuck at GND due to stuck port data_in                                                                    ;
; cortexm3ds_logic:ulogic|Wprh07                                                                 ; Stuck at GND due to stuck port data_in                                                                    ;
; cortexm3ds_logic:ulogic|Vrrh07                                                                 ; Stuck at GND due to stuck port data_in                                                                    ;
; cortexm3ds_logic:ulogic|Gxps07                                                                 ; Stuck at GND due to stuck port data_in                                                                    ;
; cortexm3ds_logic:ulogic|Fzps07                                                                 ; Stuck at GND due to stuck port data_in                                                                    ;
; cortexm3ds_logic:ulogic|E1qs07                                                                 ; Stuck at GND due to stuck port data_in                                                                    ;
; cortexm3ds_logic:ulogic|D3qs07                                                                 ; Stuck at GND due to stuck port data_in                                                                    ;
; cortexm3ds_logic:ulogic|C5qs07                                                                 ; Stuck at GND due to stuck port data_in                                                                    ;
; cortexm3ds_logic:ulogic|B7qs07                                                                 ; Stuck at GND due to stuck port data_in                                                                    ;
; cortexm3ds_logic:ulogic|A9qs07                                                                 ; Stuck at GND due to stuck port data_in                                                                    ;
; cortexm3ds_logic:ulogic|Zaqs07                                                                 ; Stuck at GND due to stuck port data_in                                                                    ;
; cortexm3ds_logic:ulogic|Ycqs07                                                                 ; Stuck at GND due to stuck port data_in                                                                    ;
; cortexm3ds_logic:ulogic|Xeqs07                                                                 ; Stuck at GND due to stuck port data_in                                                                    ;
; cortexm3ds_logic:ulogic|Wgqs07                                                                 ; Stuck at GND due to stuck port data_in                                                                    ;
; cortexm3ds_logic:ulogic|Viqs07                                                                 ; Stuck at GND due to stuck port data_in                                                                    ;
; cortexm3ds_logic:ulogic|Ukqs07                                                                 ; Stuck at GND due to stuck port data_in                                                                    ;
; cortexm3ds_logic:ulogic|Tmqs07                                                                 ; Stuck at GND due to stuck port data_in                                                                    ;
; cortexm3ds_logic:ulogic|Soqs07                                                                 ; Stuck at GND due to stuck port data_in                                                                    ;
; cortexm3ds_logic:ulogic|Rqqs07                                                                 ; Stuck at GND due to stuck port data_in                                                                    ;
; cortexm3ds_logic:ulogic|Qsqs07                                                                 ; Stuck at GND due to stuck port data_in                                                                    ;
; cortexm3ds_logic:ulogic|Puqs07                                                                 ; Stuck at GND due to stuck port data_in                                                                    ;
; cortexm3ds_logic:ulogic|Owqs07                                                                 ; Stuck at GND due to stuck port data_in                                                                    ;
; cortexm3ds_logic:ulogic|Nyqs07                                                                 ; Stuck at GND due to stuck port data_in                                                                    ;
; cortexm3ds_logic:ulogic|M0rs07                                                                 ; Stuck at GND due to stuck port data_in                                                                    ;
; cortexm3ds_logic:ulogic|L2rs07                                                                 ; Stuck at GND due to stuck port data_in                                                                    ;
; cortexm3ds_logic:ulogic|K4rs07                                                                 ; Stuck at GND due to stuck port data_in                                                                    ;
; cortexm3ds_logic:ulogic|I6rs07                                                                 ; Stuck at GND due to stuck port data_in                                                                    ;
; cortexm3ds_logic:ulogic|G8rs07                                                                 ; Stuck at GND due to stuck port data_in                                                                    ;
; cortexm3ds_logic:ulogic|Ears07                                                                 ; Stuck at GND due to stuck port data_in                                                                    ;
; cortexm3ds_logic:ulogic|Ccrs07                                                                 ; Stuck at GND due to stuck port data_in                                                                    ;
; cortexm3ds_logic:ulogic|Aers07                                                                 ; Stuck at GND due to stuck port data_in                                                                    ;
; cortexm3ds_logic:ulogic|Yfrs07                                                                 ; Stuck at GND due to stuck port data_in                                                                    ;
; cortexm3ds_logic:ulogic|Whrs07                                                                 ; Stuck at GND due to stuck port data_in                                                                    ;
; cortexm3ds_logic:ulogic|C5ts07                                                                 ; Stuck at GND due to stuck port clock                                                                      ;
; cortexm3ds_logic:ulogic|P7ts07                                                                 ; Stuck at GND due to stuck port clock                                                                      ;
; cortexm3ds_logic:ulogic|Cats07                                                                 ; Stuck at GND due to stuck port clock                                                                      ;
; cortexm3ds_logic:ulogic|Fcts07                                                                 ; Stuck at GND due to stuck port clock                                                                      ;
; cortexm3ds_logic:ulogic|Dets07                                                                 ; Stuck at GND due to stuck port clock                                                                      ;
; cortexm3ds_logic:ulogic|Bgts07                                                                 ; Stuck at GND due to stuck port clock                                                                      ;
; cortexm3ds_logic:ulogic|Zhts07                                                                 ; Stuck at GND due to stuck port clock                                                                      ;
; cortexm3ds_logic:ulogic|Xjts07                                                                 ; Stuck at GND due to stuck port clock                                                                      ;
; cortexm3ds_logic:ulogic|Vlts07                                                                 ; Stuck at GND due to stuck port clock                                                                      ;
; cortexm3ds_logic:ulogic|Tnts07                                                                 ; Stuck at GND due to stuck port clock                                                                      ;
; cortexm3ds_logic:ulogic|Rpts07                                                                 ; Stuck at GND due to stuck port clock                                                                      ;
; cortexm3ds_logic:ulogic|Prts07                                                                 ; Stuck at GND due to stuck port clock                                                                      ;
; cortexm3ds_logic:ulogic|Ntts07                                                                 ; Stuck at GND due to stuck port clock                                                                      ;
; cortexm3ds_logic:ulogic|Mvts07                                                                 ; Stuck at GND due to stuck port clock                                                                      ;
; cortexm3ds_logic:ulogic|Lxts07                                                                 ; Stuck at GND due to stuck port clock                                                                      ;
; cortexm3ds_logic:ulogic|Thus07                                                                 ; Stuck at GND due to stuck port clock                                                                      ;
; cortexm3ds_logic:ulogic|Mkus07                                                                 ; Stuck at GND due to stuck port clock                                                                      ;
; cortexm3ds_logic:ulogic|Xzus07                                                                 ; Stuck at GND due to stuck port clock                                                                      ;
; cortexm3ds_logic:ulogic|Q2vs07                                                                 ; Stuck at GND due to stuck port clock                                                                      ;
; cortexm3ds_logic:ulogic|Uyvs07                                                                 ; Stuck at GND due to stuck port clock                                                                      ;
; cortexm3ds_logic:ulogic|N1ws07                                                                 ; Stuck at GND due to stuck port clock                                                                      ;
; cortexm3ds_logic:ulogic|Q83t07                                                                 ; Stuck at GND due to stuck port data_in                                                                    ;
; cortexm3ds_logic:ulogic|Pa3t07                                                                 ; Stuck at GND due to stuck port data_in                                                                    ;
; cortexm3ds_logic:ulogic|Pc3t07                                                                 ; Stuck at GND due to stuck port data_in                                                                    ;
; cortexm3ds_logic:ulogic|Tmt917                                                                 ; Stuck at GND due to stuck port clock                                                                      ;
; cortexm3ds_logic:ulogic|Ipt917                                                                 ; Stuck at GND due to stuck port clock                                                                      ;
; cortexm3ds_logic:ulogic|Xrt917                                                                 ; Stuck at VCC due to stuck port clock                                                                      ;
; cortexm3ds_logic:ulogic|Myt917                                                                 ; Stuck at GND due to stuck port clock                                                                      ;
; cortexm3ds_logic:ulogic|K0u917                                                                 ; Stuck at GND due to stuck port clock                                                                      ;
; cortexm3ds_logic:ulogic|X2u917                                                                 ; Stuck at GND due to stuck port data_in                                                                    ;
; cortexm3ds_logic:ulogic|N5u917                                                                 ; Stuck at GND due to stuck port data_in                                                                    ;
; cortexm3ds_logic:ulogic|D8u917                                                                 ; Stuck at GND due to stuck port clock                                                                      ;
; cortexm3ds_logic:ulogic|Qau917                                                                 ; Stuck at GND due to stuck port data_in                                                                    ;
; cortexm3ds_logic:ulogic|Gdu917                                                                 ; Stuck at GND due to stuck port data_in                                                                    ;
; cortexm3ds_logic:ulogic|Wfu917                                                                 ; Stuck at GND due to stuck port clock                                                                      ;
; cortexm3ds_logic:ulogic|Jiu917                                                                 ; Stuck at GND due to stuck port data_in                                                                    ;
; cortexm3ds_logic:ulogic|Zku917                                                                 ; Stuck at GND due to stuck port data_in                                                                    ;
; cortexm3ds_logic:ulogic|Pnu917                                                                 ; Stuck at GND due to stuck port clock                                                                      ;
; cortexm3ds_logic:ulogic|Opu917                                                                 ; Stuck at GND due to stuck port clock                                                                      ;
; cortexm3ds_logic:ulogic|Mru917                                                                 ; Stuck at GND due to stuck port clock                                                                      ;
; cortexm3ds_logic:ulogic|Ktu917                                                                 ; Stuck at GND due to stuck port data_in                                                                    ;
; cortexm3ds_logic:ulogic|Yvu917                                                                 ; Stuck at GND due to stuck port data_in                                                                    ;
; cortexm3ds_logic:ulogic|N0v917                                                                 ; Stuck at GND due to stuck port clock                                                                      ;
; cortexm3ds_logic:ulogic|F3v917                                                                 ; Stuck at GND due to stuck port clock                                                                      ;
; cortexm3ds_logic:ulogic|X5v917                                                                 ; Stuck at GND due to stuck port clock                                                                      ;
; cortexm3ds_logic:ulogic|R7v917                                                                 ; Stuck at VCC due to stuck port clock                                                                      ;
; cortexm3ds_logic:ulogic|J9v917                                                                 ; Stuck at GND due to stuck port clock                                                                      ;
; cortexm3ds_logic:ulogic|Ebv917                                                                 ; Stuck at GND due to stuck port clock                                                                      ;
; cortexm3ds_logic:ulogic|Rdv917                                                                 ; Stuck at GND due to stuck port data_in                                                                    ;
; cortexm3ds_logic:ulogic|Hgv917                                                                 ; Stuck at GND due to stuck port data_in                                                                    ;
; cortexm3ds_logic:ulogic|Xiv917                                                                 ; Stuck at GND due to stuck port clock                                                                      ;
; cortexm3ds_logic:ulogic|Klv917                                                                 ; Stuck at GND due to stuck port data_in                                                                    ;
; cortexm3ds_logic:ulogic|Aov917                                                                 ; Stuck at GND due to stuck port data_in                                                                    ;
; cortexm3ds_logic:ulogic|Qqv917                                                                 ; Stuck at GND due to stuck port clock                                                                      ;
; cortexm3ds_logic:ulogic|Dtv917                                                                 ; Stuck at GND due to stuck port data_in                                                                    ;
; cortexm3ds_logic:ulogic|Tvv917                                                                 ; Stuck at GND due to stuck port data_in                                                                    ;
; cortexm3ds_logic:ulogic|Jyv917                                                                 ; Stuck at GND due to stuck port clock                                                                      ;
; cortexm3ds_logic:ulogic|J0w917                                                                 ; Stuck at VCC due to stuck port clock                                                                      ;
; cortexm3ds_logic:ulogic|G2w917                                                                 ; Stuck at GND due to stuck port clock                                                                      ;
; cortexm3ds_logic:ulogic|G4w917                                                                 ; Stuck at GND due to stuck port clock                                                                      ;
; cortexm3ds_logic:ulogic|D6w917                                                                 ; Stuck at GND due to stuck port clock                                                                      ;
; cortexm3ds_logic:ulogic|A8w917                                                                 ; Stuck at GND due to stuck port clock                                                                      ;
; cortexm3ds_logic:ulogic|X9w917                                                                 ; Stuck at GND due to stuck port clock                                                                      ;
; cortexm3ds_logic:ulogic|Rbw917                                                                 ; Stuck at GND due to stuck port clock                                                                      ;
; cortexm3ds_logic:ulogic|Ndw917                                                                 ; Stuck at GND due to stuck port clock                                                                      ;
; cortexm3ds_logic:ulogic|Jfw917                                                                 ; Stuck at GND due to stuck port clock                                                                      ;
; cortexm3ds_logic:ulogic|Fhw917                                                                 ; Stuck at GND due to stuck port clock                                                                      ;
; cortexm3ds_logic:ulogic|Bjw917                                                                 ; Stuck at GND due to stuck port clock                                                                      ;
; cortexm3ds_logic:ulogic|Ykw917                                                                 ; Stuck at GND due to stuck port clock                                                                      ;
; cortexm3ds_logic:ulogic|Smw917                                                                 ; Stuck at GND due to stuck port clock                                                                      ;
; cortexm3ds_logic:ulogic|Pow917                                                                 ; Stuck at GND due to stuck port clock                                                                      ;
; cortexm3ds_logic:ulogic|Qqw917                                                                 ; Stuck at GND due to stuck port clock                                                                      ;
; cortexm3ds_logic:ulogic|Rsw917                                                                 ; Stuck at GND due to stuck port clock                                                                      ;
; cortexm3ds_logic:ulogic|Suw917                                                                 ; Stuck at GND due to stuck port clock                                                                      ;
; cortexm3ds_logic:ulogic|Tww917                                                                 ; Stuck at GND due to stuck port clock                                                                      ;
; cortexm3ds_logic:ulogic|Oyw917                                                                 ; Stuck at GND due to stuck port clock                                                                      ;
; cortexm3ds_logic:ulogic|O0x917                                                                 ; Stuck at GND due to stuck port clock                                                                      ;
; cortexm3ds_logic:ulogic|O2x917                                                                 ; Stuck at GND due to stuck port clock                                                                      ;
; cortexm3ds_logic:ulogic|O4x917                                                                 ; Stuck at VCC due to stuck port clock                                                                      ;
; cortexm3ds_logic:ulogic|Zox917                                                                 ; Stuck at GND due to stuck port clock                                                                      ;
; cortexm3ds_logic:ulogic|Wqx917                                                                 ; Stuck at VCC due to stuck port clock                                                                      ;
; cortexm3ds_logic:ulogic|Osx917                                                                 ; Stuck at GND due to stuck port clock                                                                      ;
; cortexm3ds_logic:ulogic|Q0ua17                                                                 ; Stuck at GND due to stuck port data_in                                                                    ;
; cortexm3ds_logic:ulogic|L2ua17                                                                 ; Stuck at GND due to stuck port data_in                                                                    ;
; cortexm3ds_logic:ulogic|H4ua17                                                                 ; Stuck at GND due to stuck port data_in                                                                    ;
; cortexm3ds_logic:ulogic|D6ua17                                                                 ; Stuck at GND due to stuck port data_in                                                                    ;
; cortexm3ds_logic:ulogic|Z7ua17                                                                 ; Stuck at GND due to stuck port data_in                                                                    ;
; cortexm3ds_logic:ulogic|V9ua17                                                                 ; Stuck at GND due to stuck port data_in                                                                    ;
; cortexm3ds_logic:ulogic|Rbua17                                                                 ; Stuck at GND due to stuck port data_in                                                                    ;
; cortexm3ds_logic:ulogic|Ndua17                                                                 ; Stuck at GND due to stuck port data_in                                                                    ;
; cortexm3ds_logic:ulogic|Jfua17                                                                 ; Stuck at GND due to stuck port data_in                                                                    ;
; cortexm3ds_logic:ulogic|Fhua17                                                                 ; Stuck at GND due to stuck port data_in                                                                    ;
; cortexm3ds_logic:ulogic|Bjua17                                                                 ; Stuck at GND due to stuck port data_in                                                                    ;
; cortexm3ds_logic:ulogic|Xkua17                                                                 ; Stuck at GND due to stuck port data_in                                                                    ;
; cortexm3ds_logic:ulogic|Tmua17                                                                 ; Stuck at GND due to stuck port data_in                                                                    ;
; cortexm3ds_logic:ulogic|Poua17                                                                 ; Stuck at GND due to stuck port data_in                                                                    ;
; cortexm3ds_logic:ulogic|Lqua17                                                                 ; Stuck at GND due to stuck port data_in                                                                    ;
; cortexm3ds_logic:ulogic|Hsua17                                                                 ; Stuck at GND due to stuck port data_in                                                                    ;
; cortexm3ds_logic:ulogic|Duua17                                                                 ; Stuck at GND due to stuck port data_in                                                                    ;
; cortexm3ds_logic:ulogic|Zvua17                                                                 ; Stuck at GND due to stuck port data_in                                                                    ;
; cortexm3ds_logic:ulogic|Vxua17                                                                 ; Stuck at GND due to stuck port data_in                                                                    ;
; cortexm3ds_logic:ulogic|Rzua17                                                                 ; Stuck at GND due to stuck port data_in                                                                    ;
; cortexm3ds_logic:ulogic|N1va17                                                                 ; Stuck at GND due to stuck port data_in                                                                    ;
; cortexm3ds_logic:ulogic|J3va17                                                                 ; Stuck at GND due to stuck port data_in                                                                    ;
; cortexm3ds_logic:ulogic|F5va17                                                                 ; Stuck at GND due to stuck port data_in                                                                    ;
; cortexm3ds_logic:ulogic|B7va17                                                                 ; Stuck at GND due to stuck port data_in                                                                    ;
; cortexm3ds_logic:ulogic|X8va17                                                                 ; Stuck at GND due to stuck port data_in                                                                    ;
; cortexm3ds_logic:ulogic|Tava17                                                                 ; Stuck at GND due to stuck port data_in                                                                    ;
; cortexm3ds_logic:ulogic|Pcva17                                                                 ; Stuck at GND due to stuck port data_in                                                                    ;
; cortexm3ds_logic:ulogic|Leva17                                                                 ; Stuck at GND due to stuck port data_in                                                                    ;
; cortexm3ds_logic:ulogic|Hgva17                                                                 ; Stuck at GND due to stuck port data_in                                                                    ;
; cortexm3ds_logic:ulogic|Diva17                                                                 ; Stuck at GND due to stuck port data_in                                                                    ;
; cortexm3ds_logic:ulogic|Zjva17                                                                 ; Stuck at GND due to stuck port data_in                                                                    ;
; cortexm3ds_logic:ulogic|Vlva17                                                                 ; Stuck at GND due to stuck port data_in                                                                    ;
; cortexm3ds_logic:ulogic|Rnva17                                                                 ; Stuck at GND due to stuck port data_in                                                                    ;
; cortexm3ds_logic:ulogic|Npva17                                                                 ; Stuck at GND due to stuck port data_in                                                                    ;
; cortexm3ds_logic:ulogic|Jrva17                                                                 ; Stuck at GND due to stuck port data_in                                                                    ;
; cortexm3ds_logic:ulogic|Ftva17                                                                 ; Stuck at GND due to stuck port data_in                                                                    ;
; cortexm3ds_logic:ulogic|Bvva17                                                                 ; Stuck at GND due to stuck port data_in                                                                    ;
; cortexm3ds_logic:ulogic|Xwva17                                                                 ; Stuck at GND due to stuck port data_in                                                                    ;
; cortexm3ds_logic:ulogic|Tyva17                                                                 ; Stuck at GND due to stuck port data_in                                                                    ;
; cortexm3ds_logic:ulogic|P0wa17                                                                 ; Stuck at GND due to stuck port data_in                                                                    ;
; cortexm3ds_logic:ulogic|K2wa17                                                                 ; Stuck at GND due to stuck port data_in                                                                    ;
; cortexm3ds_logic:ulogic|F4wa17                                                                 ; Stuck at GND due to stuck port data_in                                                                    ;
; cortexm3ds_logic:ulogic|A6wa17                                                                 ; Stuck at GND due to stuck port data_in                                                                    ;
; cortexm3ds_logic:ulogic|V7wa17                                                                 ; Stuck at GND due to stuck port data_in                                                                    ;
; cortexm3ds_logic:ulogic|Q9wa17                                                                 ; Stuck at GND due to stuck port data_in                                                                    ;
; cortexm3ds_logic:ulogic|Lbwa17                                                                 ; Stuck at GND due to stuck port data_in                                                                    ;
; cortexm3ds_logic:ulogic|Gdwa17                                                                 ; Stuck at GND due to stuck port data_in                                                                    ;
; cortexm3ds_logic:ulogic|Bfwa17                                                                 ; Stuck at GND due to stuck port data_in                                                                    ;
; AhbMtx:AhbMtx|AhbMtxOutStgM1:u_ahbmtxoutstgm1_1|slave_sel                                      ; Lost fanout                                                                                               ;
; AhbMtx:AhbMtx|AhbMtxOutStgM0:u_ahbmtxoutstgm0_0|hsel_lock                                      ; Lost fanout                                                                                               ;
; AhbMtx:AhbMtx|AhbMtxOutStgM0:u_ahbmtxoutstgm0_0|slave_sel                                      ; Lost fanout                                                                                               ;
; AhbMtx:AhbMtx|AhbMtxInStg:u_AhbMtxInStg_2|bound                                                ; Stuck at GND due to stuck port data_in                                                                    ;
; AhbMtx:AhbMtx|AhbMtxInStg:u_AhbMtxInStg_1|bound                                                ; Stuck at GND due to stuck port data_in                                                                    ;
; AhbMtx:AhbMtx|AhbMtxInStg:u_AhbMtxInStg_0|bound                                                ; Lost fanout                                                                                               ;
; cortexm3ds_logic:ulogic|Utioz6                                                                 ; Stuck at GND due to stuck port data_in                                                                    ;
; cortexm3ds_logic:ulogic|S84g07                                                                 ; Stuck at GND due to stuck port data_in                                                                    ;
; cortexm3ds_logic:ulogic|Pkvnz6                                                                 ; Stuck at GND due to stuck port data_in                                                                    ;
; AhbMtx:AhbMtx|AhbMtxInStg:u_AhbMtxInStg_2|burst_override                                       ; Lost fanout                                                                                               ;
; AhbMtx:AhbMtx|AhbMtxInStg:u_AhbMtxInStg_1|burst_override                                       ; Lost fanout                                                                                               ;
; AhbMtx:AhbMtx|AhbMtxInStg:u_AhbMtxInStg_0|burst_override                                       ; Lost fanout                                                                                               ;
; cortexm3ds_logic:ulogic|G3ts07                                                                 ; Lost fanout                                                                                               ;
; cortexm3ds_logic:ulogic|J23t07                                                                 ; Lost fanout                                                                                               ;
; cortexm3ds_logic:ulogic|Vkt917                                                                 ; Lost fanout                                                                                               ;
; cortexm3ds_logic:ulogic|Qtt917                                                                 ; Lost fanout                                                                                               ;
; cortexm3ds_logic:ulogic|Bwt917                                                                 ; Lost fanout                                                                                               ;
; cortexm3ds_logic:ulogic|Myu917                                                                 ; Lost fanout                                                                                               ;
; custom_apb_key:Key|rdata[4..31]                                                                ; Stuck at GND due to stuck port data_in                                                                    ;
; AhbMtx:AhbMtx|AhbMtxOutStgM2:u_ahbmtxoutstgm2_2|AhbMtxArbM2:u_output_arb|iaddr_in_port[0]      ; Stuck at GND due to stuck port data_in                                                                    ;
; AhbMtx:AhbMtx|AhbMtxOutStgM1:u_ahbmtxoutstgm1_1|AhbMtxArbM1:u_output_arb|iaddr_in_port[0]      ; Stuck at GND due to stuck port data_in                                                                    ;
; AhbMtx:AhbMtx|AhbMtxOutStgM2:u_ahbmtxoutstgm2_2|data_in_port[0]                                ; Stuck at GND due to stuck port data_in                                                                    ;
; AhbMtx:AhbMtx|AhbMtxOutStgM1:u_ahbmtxoutstgm1_1|data_in_port[0]                                ; Stuck at GND due to stuck port data_in                                                                    ;
; cmsdk_fpga_sram:DTCM|altsyncram:BRAM[0][31]__1|altsyncram_m6h1:auto_generated|address_reg_b[0] ; Merged with cmsdk_fpga_sram:DTCM|altsyncram:BRAM[0][7]__4|altsyncram_m6h1:auto_generated|address_reg_b[0] ;
; cmsdk_fpga_sram:DTCM|altsyncram:BRAM[0][23]__2|altsyncram_m6h1:auto_generated|address_reg_b[0] ; Merged with cmsdk_fpga_sram:DTCM|altsyncram:BRAM[0][7]__4|altsyncram_m6h1:auto_generated|address_reg_b[0] ;
; cmsdk_fpga_sram:DTCM|altsyncram:BRAM[0][15]__3|altsyncram_m6h1:auto_generated|address_reg_b[0] ; Merged with cmsdk_fpga_sram:DTCM|altsyncram:BRAM[0][7]__4|altsyncram_m6h1:auto_generated|address_reg_b[0] ;
; cmsdk_fpga_sram:ITCM|altsyncram:BRAM[0][31]__1|altsyncram_m6h1:auto_generated|address_reg_b[0] ; Merged with cmsdk_fpga_sram:ITCM|altsyncram:BRAM[0][7]__4|altsyncram_m6h1:auto_generated|address_reg_b[0] ;
; cmsdk_fpga_sram:ITCM|altsyncram:BRAM[0][23]__2|altsyncram_m6h1:auto_generated|address_reg_b[0] ; Merged with cmsdk_fpga_sram:ITCM|altsyncram:BRAM[0][7]__4|altsyncram_m6h1:auto_generated|address_reg_b[0] ;
; cmsdk_fpga_sram:ITCM|altsyncram:BRAM[0][15]__3|altsyncram_m6h1:auto_generated|address_reg_b[0] ; Merged with cmsdk_fpga_sram:ITCM|altsyncram:BRAM[0][7]__4|altsyncram_m6h1:auto_generated|address_reg_b[0] ;
; cortexm3ds_logic:ulogic|Czanz6                                                                 ; Merged with cortexm3ds_logic:ulogic|Zv9nz6                                                                ;
; cortexm3ds_logic:ulogic|Rnanz6                                                                 ; Merged with cortexm3ds_logic:ulogic|Zv9nz6                                                                ;
; cortexm3ds_logic:ulogic|Hdanz6                                                                 ; Merged with cortexm3ds_logic:ulogic|Zv9nz6                                                                ;
; cortexm3ds_logic:ulogic|I5bnz6                                                                 ; Merged with cortexm3ds_logic:ulogic|Zv9nz6                                                                ;
; cortexm3ds_logic:ulogic|Zmbnz6                                                                 ; Merged with cortexm3ds_logic:ulogic|Zv9nz6                                                                ;
; cortexm3ds_logic:ulogic|Wjbnz6                                                                 ; Merged with cortexm3ds_logic:ulogic|Zv9nz6                                                                ;
; cortexm3ds_logic:ulogic|L8bnz6                                                                 ; Merged with cortexm3ds_logic:ulogic|Zv9nz6                                                                ;
; cortexm3ds_logic:ulogic|Cqbnz6                                                                 ; Merged with cortexm3ds_logic:ulogic|Zv9nz6                                                                ;
; cortexm3ds_logic:ulogic|Tpanz6                                                                 ; Merged with cortexm3ds_logic:ulogic|Zv9nz6                                                                ;
; cortexm3ds_logic:ulogic|M9bnz6                                                                 ; Merged with cortexm3ds_logic:ulogic|Zv9nz6                                                                ;
; cortexm3ds_logic:ulogic|F2bnz6                                                                 ; Merged with cortexm3ds_logic:ulogic|Zv9nz6                                                                ;
; cortexm3ds_logic:ulogic|Eaanz6                                                                 ; Merged with cortexm3ds_logic:ulogic|Zv9nz6                                                                ;
; cortexm3ds_logic:ulogic|Zvanz6                                                                 ; Merged with cortexm3ds_logic:ulogic|Zv9nz6                                                                ;
; cortexm3ds_logic:ulogic|Bpbnz6                                                                 ; Merged with cortexm3ds_logic:ulogic|Zv9nz6                                                                ;
; cortexm3ds_logic:ulogic|K7bnz6                                                                 ; Merged with cortexm3ds_logic:ulogic|Zv9nz6                                                                ;
; cortexm3ds_logic:ulogic|Tgbnz6                                                                 ; Merged with cortexm3ds_logic:ulogic|Zv9nz6                                                                ;
; cortexm3ds_logic:ulogic|H4bnz6                                                                 ; Merged with cortexm3ds_logic:ulogic|Zv9nz6                                                                ;
; cortexm3ds_logic:ulogic|Soanz6                                                                 ; Merged with cortexm3ds_logic:ulogic|Zv9nz6                                                                ;
; cortexm3ds_logic:ulogic|Qmanz6                                                                 ; Merged with cortexm3ds_logic:ulogic|Zv9nz6                                                                ;
; cortexm3ds_logic:ulogic|Mianz6                                                                 ; Merged with cortexm3ds_logic:ulogic|Zv9nz6                                                                ;
; cortexm3ds_logic:ulogic|A6anz6                                                                 ; Merged with cortexm3ds_logic:ulogic|Zv9nz6                                                                ;
; cortexm3ds_logic:ulogic|Ieanz6                                                                 ; Merged with cortexm3ds_logic:ulogic|Zv9nz6                                                                ;
; cortexm3ds_logic:ulogic|B7anz6                                                                 ; Merged with cortexm3ds_logic:ulogic|Zv9nz6                                                                ;
; cortexm3ds_logic:ulogic|Planz6                                                                 ; Merged with cortexm3ds_logic:ulogic|Zv9nz6                                                                ;
; cortexm3ds_logic:ulogic|G3bnz6                                                                 ; Merged with cortexm3ds_logic:ulogic|Zv9nz6                                                                ;
; cortexm3ds_logic:ulogic|Fbanz6                                                                 ; Merged with cortexm3ds_logic:ulogic|Zv9nz6                                                                ;
; cortexm3ds_logic:ulogic|J6bnz6                                                                 ; Merged with cortexm3ds_logic:ulogic|Zv9nz6                                                                ;
; cortexm3ds_logic:ulogic|Obbnz6                                                                 ; Merged with cortexm3ds_logic:ulogic|Zv9nz6                                                                ;
; cortexm3ds_logic:ulogic|Aobnz6                                                                 ; Merged with cortexm3ds_logic:ulogic|Zv9nz6                                                                ;
; cortexm3ds_logic:ulogic|Dsbnz6                                                                 ; Merged with cortexm3ds_logic:ulogic|Zv9nz6                                                                ;
; cortexm3ds_logic:ulogic|Okanz6                                                                 ; Merged with cortexm3ds_logic:ulogic|Zv9nz6                                                                ;
; cortexm3ds_logic:ulogic|Zw9nz6                                                                 ; Merged with cortexm3ds_logic:ulogic|Zv9nz6                                                                ;
; cortexm3ds_logic:ulogic|Yuanz6                                                                 ; Merged with cortexm3ds_logic:ulogic|Zv9nz6                                                                ;
; cortexm3ds_logic:ulogic|D0bnz6                                                                 ; Merged with cortexm3ds_logic:ulogic|Zv9nz6                                                                ;
; cortexm3ds_logic:ulogic|Drbnz6                                                                 ; Merged with cortexm3ds_logic:ulogic|Zv9nz6                                                                ;
; cortexm3ds_logic:ulogic|Z2anz6                                                                 ; Merged with cortexm3ds_logic:ulogic|Zv9nz6                                                                ;
; cortexm3ds_logic:ulogic|Byanz6                                                                 ; Merged with cortexm3ds_logic:ulogic|Zv9nz6                                                                ;
; cortexm3ds_logic:ulogic|Z3anz6                                                                 ; Merged with cortexm3ds_logic:ulogic|Zv9nz6                                                                ;
; cortexm3ds_logic:ulogic|Gcanz6                                                                 ; Merged with cortexm3ds_logic:ulogic|Zv9nz6                                                                ;
; cortexm3ds_logic:ulogic|Lhanz6                                                                 ; Merged with cortexm3ds_logic:ulogic|Zv9nz6                                                                ;
; cortexm3ds_logic:ulogic|C8anz6                                                                 ; Merged with cortexm3ds_logic:ulogic|Zv9nz6                                                                ;
; cortexm3ds_logic:ulogic|Njanz6                                                                 ; Merged with cortexm3ds_logic:ulogic|Zv9nz6                                                                ;
; cortexm3ds_logic:ulogic|Vranz6                                                                 ; Merged with cortexm3ds_logic:ulogic|Zv9nz6                                                                ;
; cortexm3ds_logic:ulogic|Wsanz6                                                                 ; Merged with cortexm3ds_logic:ulogic|Zv9nz6                                                                ;
; cortexm3ds_logic:ulogic|Qdbnz6                                                                 ; Merged with cortexm3ds_logic:ulogic|Zv9nz6                                                                ;
; cortexm3ds_logic:ulogic|Uqanz6                                                                 ; Merged with cortexm3ds_logic:ulogic|Zv9nz6                                                                ;
; cortexm3ds_logic:ulogic|Xtanz6                                                                 ; Merged with cortexm3ds_logic:ulogic|Zv9nz6                                                                ;
; cortexm3ds_logic:ulogic|Ylbnz6                                                                 ; Merged with cortexm3ds_logic:ulogic|Zv9nz6                                                                ;
; cortexm3ds_logic:ulogic|E1bnz6                                                                 ; Merged with cortexm3ds_logic:ulogic|Zv9nz6                                                                ;
; cortexm3ds_logic:ulogic|Sfbnz6                                                                 ; Merged with cortexm3ds_logic:ulogic|Zv9nz6                                                                ;
; cortexm3ds_logic:ulogic|Xkbnz6                                                                 ; Merged with cortexm3ds_logic:ulogic|Zv9nz6                                                                ;
; cortexm3ds_logic:ulogic|Uhbnz6                                                                 ; Merged with cortexm3ds_logic:ulogic|Zv9nz6                                                                ;
; cortexm3ds_logic:ulogic|Jfanz6                                                                 ; Merged with cortexm3ds_logic:ulogic|Zv9nz6                                                                ;
; cortexm3ds_logic:ulogic|D9anz6                                                                 ; Merged with cortexm3ds_logic:ulogic|Zv9nz6                                                                ;
; cortexm3ds_logic:ulogic|Rebnz6                                                                 ; Merged with cortexm3ds_logic:ulogic|Zv9nz6                                                                ;
; cortexm3ds_logic:ulogic|Nabnz6                                                                 ; Merged with cortexm3ds_logic:ulogic|Zv9nz6                                                                ;
; cortexm3ds_logic:ulogic|Z4anz6                                                                 ; Merged with cortexm3ds_logic:ulogic|Zv9nz6                                                                ;
; cortexm3ds_logic:ulogic|Axanz6                                                                 ; Merged with cortexm3ds_logic:ulogic|Zv9nz6                                                                ;
; cortexm3ds_logic:ulogic|Pcbnz6                                                                 ; Merged with cortexm3ds_logic:ulogic|Zv9nz6                                                                ;
; cortexm3ds_logic:ulogic|Vibnz6                                                                 ; Merged with cortexm3ds_logic:ulogic|Zv9nz6                                                                ;
; cortexm3ds_logic:ulogic|Kganz6                                                                 ; Merged with cortexm3ds_logic:ulogic|Zv9nz6                                                                ;
; cortexm3ds_logic:ulogic|Fwbnz6                                                                 ; Merged with cortexm3ds_logic:ulogic|Etbnz6                                                                ;
; cortexm3ds_logic:ulogic|Hzbnz6                                                                 ; Merged with cortexm3ds_logic:ulogic|Etbnz6                                                                ;
; cortexm3ds_logic:ulogic|J2cnz6                                                                 ; Merged with cortexm3ds_logic:ulogic|Etbnz6                                                                ;
; cortexm3ds_logic:ulogic|L5cnz6                                                                 ; Merged with cortexm3ds_logic:ulogic|Etbnz6                                                                ;
; cortexm3ds_logic:ulogic|N8cnz6                                                                 ; Merged with cortexm3ds_logic:ulogic|Etbnz6                                                                ;
; cortexm3ds_logic:ulogic|Pbcnz6                                                                 ; Merged with cortexm3ds_logic:ulogic|Etbnz6                                                                ;
; cortexm3ds_logic:ulogic|Recnz6                                                                 ; Merged with cortexm3ds_logic:ulogic|Etbnz6                                                                ;
; cortexm3ds_logic:ulogic|Thcnz6                                                                 ; Merged with cortexm3ds_logic:ulogic|Etbnz6                                                                ;
; cortexm3ds_logic:ulogic|Vkcnz6                                                                 ; Merged with cortexm3ds_logic:ulogic|Etbnz6                                                                ;
; cortexm3ds_logic:ulogic|Xncnz6                                                                 ; Merged with cortexm3ds_logic:ulogic|Etbnz6                                                                ;
; cortexm3ds_logic:ulogic|Zqcnz6                                                                 ; Merged with cortexm3ds_logic:ulogic|Etbnz6                                                                ;
; cortexm3ds_logic:ulogic|Bucnz6                                                                 ; Merged with cortexm3ds_logic:ulogic|Etbnz6                                                                ;
; cortexm3ds_logic:ulogic|Dxcnz6                                                                 ; Merged with cortexm3ds_logic:ulogic|Etbnz6                                                                ;
; cortexm3ds_logic:ulogic|F0dnz6                                                                 ; Merged with cortexm3ds_logic:ulogic|Etbnz6                                                                ;
; cortexm3ds_logic:ulogic|H3dnz6                                                                 ; Merged with cortexm3ds_logic:ulogic|Etbnz6                                                                ;
; cortexm3ds_logic:ulogic|J6dnz6                                                                 ; Merged with cortexm3ds_logic:ulogic|Etbnz6                                                                ;
; cortexm3ds_logic:ulogic|L9dnz6                                                                 ; Merged with cortexm3ds_logic:ulogic|Etbnz6                                                                ;
; cortexm3ds_logic:ulogic|Ncdnz6                                                                 ; Merged with cortexm3ds_logic:ulogic|Etbnz6                                                                ;
; cortexm3ds_logic:ulogic|Pfdnz6                                                                 ; Merged with cortexm3ds_logic:ulogic|Etbnz6                                                                ;
; cortexm3ds_logic:ulogic|Ridnz6                                                                 ; Merged with cortexm3ds_logic:ulogic|Etbnz6                                                                ;
; cortexm3ds_logic:ulogic|Tldnz6                                                                 ; Merged with cortexm3ds_logic:ulogic|Etbnz6                                                                ;
; cortexm3ds_logic:ulogic|Vodnz6                                                                 ; Merged with cortexm3ds_logic:ulogic|Etbnz6                                                                ;
; cortexm3ds_logic:ulogic|Xrdnz6                                                                 ; Merged with cortexm3ds_logic:ulogic|Etbnz6                                                                ;
; cortexm3ds_logic:ulogic|Zudnz6                                                                 ; Merged with cortexm3ds_logic:ulogic|Etbnz6                                                                ;
; cortexm3ds_logic:ulogic|Bydnz6                                                                 ; Merged with cortexm3ds_logic:ulogic|Etbnz6                                                                ;
; cortexm3ds_logic:ulogic|D1enz6                                                                 ; Merged with cortexm3ds_logic:ulogic|Etbnz6                                                                ;
; cortexm3ds_logic:ulogic|F4enz6                                                                 ; Merged with cortexm3ds_logic:ulogic|Etbnz6                                                                ;
; cortexm3ds_logic:ulogic|H7enz6                                                                 ; Merged with cortexm3ds_logic:ulogic|Etbnz6                                                                ;
; cortexm3ds_logic:ulogic|Jaenz6                                                                 ; Merged with cortexm3ds_logic:ulogic|Etbnz6                                                                ;
; cortexm3ds_logic:ulogic|Ldenz6                                                                 ; Merged with cortexm3ds_logic:ulogic|Etbnz6                                                                ;
; cortexm3ds_logic:ulogic|Ngenz6                                                                 ; Merged with cortexm3ds_logic:ulogic|Etbnz6                                                                ;
; cortexm3ds_logic:ulogic|Pjenz6                                                                 ; Merged with cortexm3ds_logic:ulogic|Etbnz6                                                                ;
; cortexm3ds_logic:ulogic|Rmenz6                                                                 ; Merged with cortexm3ds_logic:ulogic|Etbnz6                                                                ;
; cortexm3ds_logic:ulogic|Tpenz6                                                                 ; Merged with cortexm3ds_logic:ulogic|Etbnz6                                                                ;
; cortexm3ds_logic:ulogic|Vsenz6                                                                 ; Merged with cortexm3ds_logic:ulogic|Etbnz6                                                                ;
; cortexm3ds_logic:ulogic|Xvenz6                                                                 ; Merged with cortexm3ds_logic:ulogic|Etbnz6                                                                ;
; cortexm3ds_logic:ulogic|Zyenz6                                                                 ; Merged with cortexm3ds_logic:ulogic|Etbnz6                                                                ;
; cortexm3ds_logic:ulogic|B2fnz6                                                                 ; Merged with cortexm3ds_logic:ulogic|Etbnz6                                                                ;
; cortexm3ds_logic:ulogic|D5fnz6                                                                 ; Merged with cortexm3ds_logic:ulogic|Etbnz6                                                                ;
; cortexm3ds_logic:ulogic|F8fnz6                                                                 ; Merged with cortexm3ds_logic:ulogic|Etbnz6                                                                ;
; cortexm3ds_logic:ulogic|Hbfnz6                                                                 ; Merged with cortexm3ds_logic:ulogic|Etbnz6                                                                ;
; cortexm3ds_logic:ulogic|Jefnz6                                                                 ; Merged with cortexm3ds_logic:ulogic|Etbnz6                                                                ;
; cortexm3ds_logic:ulogic|Lhfnz6                                                                 ; Merged with cortexm3ds_logic:ulogic|Etbnz6                                                                ;
; cortexm3ds_logic:ulogic|Nkfnz6                                                                 ; Merged with cortexm3ds_logic:ulogic|Etbnz6                                                                ;
; cortexm3ds_logic:ulogic|Pnfnz6                                                                 ; Merged with cortexm3ds_logic:ulogic|Etbnz6                                                                ;
; cortexm3ds_logic:ulogic|Rqfnz6                                                                 ; Merged with cortexm3ds_logic:ulogic|Etbnz6                                                                ;
; cortexm3ds_logic:ulogic|Ttfnz6                                                                 ; Merged with cortexm3ds_logic:ulogic|Etbnz6                                                                ;
; cortexm3ds_logic:ulogic|Vwfnz6                                                                 ; Merged with cortexm3ds_logic:ulogic|Etbnz6                                                                ;
; cortexm3ds_logic:ulogic|Xzfnz6                                                                 ; Merged with cortexm3ds_logic:ulogic|Etbnz6                                                                ;
; cortexm3ds_logic:ulogic|Z2gnz6                                                                 ; Merged with cortexm3ds_logic:ulogic|Etbnz6                                                                ;
; cortexm3ds_logic:ulogic|B6gnz6                                                                 ; Merged with cortexm3ds_logic:ulogic|Etbnz6                                                                ;
; cortexm3ds_logic:ulogic|D9gnz6                                                                 ; Merged with cortexm3ds_logic:ulogic|Etbnz6                                                                ;
; cortexm3ds_logic:ulogic|Fcgnz6                                                                 ; Merged with cortexm3ds_logic:ulogic|Etbnz6                                                                ;
; cortexm3ds_logic:ulogic|Hfgnz6                                                                 ; Merged with cortexm3ds_logic:ulogic|Etbnz6                                                                ;
; cortexm3ds_logic:ulogic|Jignz6                                                                 ; Merged with cortexm3ds_logic:ulogic|Etbnz6                                                                ;
; cortexm3ds_logic:ulogic|Llgnz6                                                                 ; Merged with cortexm3ds_logic:ulogic|Etbnz6                                                                ;
; cortexm3ds_logic:ulogic|Nognz6                                                                 ; Merged with cortexm3ds_logic:ulogic|Etbnz6                                                                ;
; cortexm3ds_logic:ulogic|Prgnz6                                                                 ; Merged with cortexm3ds_logic:ulogic|Etbnz6                                                                ;
; cortexm3ds_logic:ulogic|Rugnz6                                                                 ; Merged with cortexm3ds_logic:ulogic|Etbnz6                                                                ;
; cortexm3ds_logic:ulogic|Ek0oz6                                                                 ; Merged with cortexm3ds_logic:ulogic|Ki0oz6                                                                ;
; cortexm3ds_logic:ulogic|Fwpoz6                                                                 ; Merged with cortexm3ds_logic:ulogic|Ntpoz6                                                                ;
; cortexm3ds_logic:ulogic|Gttf07                                                                 ; Merged with cortexm3ds_logic:ulogic|Q88107                                                                ;
; cortexm3ds_logic:ulogic|Ldbu07                                                                 ; Merged with cortexm3ds_logic:ulogic|Zabu07                                                                ;
; cortexm3ds_logic:ulogic|Dkbu07                                                                 ; Merged with cortexm3ds_logic:ulogic|Rhbu07                                                                ;
; cortexm3ds_logic:ulogic|Vqbu07                                                                 ; Merged with cortexm3ds_logic:ulogic|Jobu07                                                                ;
; cortexm3ds_logic:ulogic|Nxbu07                                                                 ; Merged with cortexm3ds_logic:ulogic|Bvbu07                                                                ;
; cortexm3ds_logic:ulogic|F4cu07                                                                 ; Merged with cortexm3ds_logic:ulogic|T1cu07                                                                ;
; cortexm3ds_logic:ulogic|Xacu07                                                                 ; Merged with cortexm3ds_logic:ulogic|L8cu07                                                                ;
; cortexm3ds_logic:ulogic|Q0tm17                                                                 ; Merged with cortexm3ds_logic:ulogic|Sxsm17                                                                ;
; cortexm3ds_logic:ulogic|Izvm17                                                                 ; Merged with cortexm3ds_logic:ulogic|Ksvm17                                                                ;
; cortexm3ds_logic:ulogic|Hs2nz6                                                                 ; Merged with cortexm3ds_logic:ulogic|E9x917                                                                ;
; cortexm3ds_logic:ulogic|Ip3nz6                                                                 ; Merged with cortexm3ds_logic:ulogic|E9x917                                                                ;
; cortexm3ds_logic:ulogic|Su2nz6                                                                 ; Merged with cortexm3ds_logic:ulogic|E9x917                                                                ;
; cortexm3ds_logic:ulogic|Et2nz6                                                                 ; Merged with cortexm3ds_logic:ulogic|Er2nz6                                                                ;
; cortexm3ds_logic:ulogic|Ms3nz6                                                                 ; Merged with cortexm3ds_logic:ulogic|Er2nz6                                                                ;
; cortexm3ds_logic:ulogic|T6x917                                                                 ; Merged with cortexm3ds_logic:ulogic|Er2nz6                                                                ;
; cortexm3ds_logic:ulogic|Ul3nz6                                                                 ; Merged with cortexm3ds_logic:ulogic|Er2nz6                                                                ;
; cortexm3ds_logic:ulogic|Un3nz6                                                                 ; Merged with cortexm3ds_logic:ulogic|Er2nz6                                                                ;
; cortexm3ds_logic:ulogic|Mkwa17                                                                 ; Merged with cortexm3ds_logic:ulogic|Kmwa17                                                                ;
; AhbMtx:AhbMtx|AhbMtxOutStgM0:u_ahbmtxoutstgm0_0|AhbMtxArbM0:u_output_arb|iaddr_in_port[1]      ; Stuck at GND due to stuck port data_in                                                                    ;
; cortexm3ds_logic:ulogic|Av9nz6                                                                 ; Stuck at GND due to stuck port data_in                                                                    ;
; cortexm3ds_logic:ulogic|Zv9nz6                                                                 ; Stuck at GND due to stuck port data_in                                                                    ;
; cortexm3ds_logic:ulogic|Etbnz6                                                                 ; Stuck at GND due to stuck port data_in                                                                    ;
; cortexm3ds_logic:ulogic|Wfjnz6                                                                 ; Stuck at GND due to stuck port data_in                                                                    ;
; cortexm3ds_logic:ulogic|Wvvnz6                                                                 ; Stuck at GND due to stuck port data_in                                                                    ;
; cortexm3ds_logic:ulogic|Nwdoz6                                                                 ; Stuck at GND due to stuck port data_in                                                                    ;
; cortexm3ds_logic:ulogic|Q88107                                                                 ; Stuck at GND due to stuck port data_in                                                                    ;
; cortexm3ds_logic:ulogic|Vfhg07                                                                 ; Stuck at GND due to stuck port data_in                                                                    ;
; cortexm3ds_logic:ulogic|Rhhg07                                                                 ; Stuck at GND due to stuck port data_in                                                                    ;
; cortexm3ds_logic:ulogic|Njhg07                                                                 ; Stuck at GND due to stuck port data_in                                                                    ;
; cortexm3ds_logic:ulogic|Jlhg07                                                                 ; Stuck at GND due to stuck port data_in                                                                    ;
; cortexm3ds_logic:ulogic|Fnhg07                                                                 ; Stuck at GND due to stuck port data_in                                                                    ;
; cortexm3ds_logic:ulogic|Bphg07                                                                 ; Stuck at GND due to stuck port data_in                                                                    ;
; cortexm3ds_logic:ulogic|Xqhg07                                                                 ; Stuck at GND due to stuck port data_in                                                                    ;
; cortexm3ds_logic:ulogic|Tshg07                                                                 ; Stuck at GND due to stuck port data_in                                                                    ;
; cortexm3ds_logic:ulogic|Puhg07                                                                 ; Stuck at GND due to stuck port data_in                                                                    ;
; cortexm3ds_logic:ulogic|Mwhg07                                                                 ; Stuck at GND due to stuck port data_in                                                                    ;
; cortexm3ds_logic:ulogic|Jyhg07                                                                 ; Stuck at GND due to stuck port data_in                                                                    ;
; cortexm3ds_logic:ulogic|G0ig07                                                                 ; Stuck at GND due to stuck port data_in                                                                    ;
; cortexm3ds_logic:ulogic|D2ig07                                                                 ; Stuck at GND due to stuck port data_in                                                                    ;
; cortexm3ds_logic:ulogic|A4ig07                                                                 ; Stuck at GND due to stuck port data_in                                                                    ;
; cortexm3ds_logic:ulogic|X5ig07                                                                 ; Stuck at GND due to stuck port data_in                                                                    ;
; cortexm3ds_logic:ulogic|U7ig07                                                                 ; Stuck at GND due to stuck port data_in                                                                    ;
; cortexm3ds_logic:ulogic|R9ig07                                                                 ; Stuck at GND due to stuck port data_in                                                                    ;
; cortexm3ds_logic:ulogic|Obig07                                                                 ; Stuck at GND due to stuck port data_in                                                                    ;
; cortexm3ds_logic:ulogic|Ldig07                                                                 ; Stuck at GND due to stuck port data_in                                                                    ;
; cortexm3ds_logic:ulogic|Ifig07                                                                 ; Stuck at GND due to stuck port data_in                                                                    ;
; cortexm3ds_logic:ulogic|Fhig07                                                                 ; Stuck at GND due to stuck port data_in                                                                    ;
; cortexm3ds_logic:ulogic|Cjig07                                                                 ; Stuck at GND due to stuck port data_in                                                                    ;
; cortexm3ds_logic:ulogic|Zkig07                                                                 ; Stuck at GND due to stuck port data_in                                                                    ;
; cortexm3ds_logic:ulogic|Wmig07                                                                 ; Stuck at GND due to stuck port data_in                                                                    ;
; cortexm3ds_logic:ulogic|Toig07                                                                 ; Stuck at GND due to stuck port data_in                                                                    ;
; cortexm3ds_logic:ulogic|Qqig07                                                                 ; Stuck at GND due to stuck port data_in                                                                    ;
; cortexm3ds_logic:ulogic|Nsig07                                                                 ; Stuck at GND due to stuck port data_in                                                                    ;
; cortexm3ds_logic:ulogic|Kuig07                                                                 ; Stuck at GND due to stuck port data_in                                                                    ;
; cortexm3ds_logic:ulogic|Qz2t07                                                                 ; Stuck at GND due to stuck port data_in                                                                    ;
; cortexm3ds_logic:ulogic|Mi4t07                                                                 ; Stuck at GND due to stuck port data_in                                                                    ;
; cortexm3ds_logic:ulogic|Ualu07                                                                 ; Stuck at GND due to stuck port data_in                                                                    ;
; cortexm3ds_logic:ulogic|M6k917                                                                 ; Stuck at GND due to stuck port data_in                                                                    ;
; cortexm3ds_logic:ulogic|Ern917                                                                 ; Stuck at GND due to stuck port data_in                                                                    ;
; cortexm3ds_logic:ulogic|Fqwa17                                                                 ; Stuck at GND due to stuck port data_in                                                                    ;
; cortexm3ds_logic:ulogic|Ksvm17                                                                 ; Stuck at GND due to stuck port data_in                                                                    ;
; AhbMtx:AhbMtx|AhbMtxOutStgM0:u_ahbmtxoutstgm0_0|data_in_port[1]                                ; Stuck at GND due to stuck port data_in                                                                    ;
; cortexm3ds_logic:ulogic|Ct9nz6                                                                 ; Stuck at GND due to stuck port data_in                                                                    ;
; cortexm3ds_logic:ulogic|Zx9nz6                                                                 ; Stuck at GND due to stuck port data_in                                                                    ;
; cortexm3ds_logic:ulogic|Zy9nz6                                                                 ; Stuck at GND due to stuck port data_in                                                                    ;
; cortexm3ds_logic:ulogic|Zz9nz6                                                                 ; Stuck at GND due to stuck port data_in                                                                    ;
; cortexm3ds_logic:ulogic|Z0anz6                                                                 ; Stuck at GND due to stuck port data_in                                                                    ;
; cortexm3ds_logic:ulogic|Z1anz6                                                                 ; Stuck at GND due to stuck port data_in                                                                    ;
; cortexm3ds_logic:ulogic|Fydoz6                                                                 ; Stuck at GND due to stuck port data_in                                                                    ;
; cortexm3ds_logic:ulogic|Xzdoz6                                                                 ; Stuck at GND due to stuck port data_in                                                                    ;
; cortexm3ds_logic:ulogic|G8eoz6                                                                 ; Merged with cortexm3ds_logic:ulogic|Y4eoz6                                                                ;
; cortexm3ds_logic:ulogic|P6eoz6                                                                 ; Merged with cortexm3ds_logic:ulogic|Y4eoz6                                                                ;
; cortexm3ds_logic:ulogic|S8vzz6                                                                 ; Stuck at VCC due to stuck port clock_enable                                                               ;
; cortexm3ds_logic:ulogic|Iavzz6                                                                 ; Stuck at VCC due to stuck port clock_enable                                                               ;
; cortexm3ds_logic:ulogic|I0foz6                                                                 ; Stuck at GND due to stuck port clock_enable                                                               ;
; cortexm3ds_logic:ulogic|M2foz6                                                                 ; Stuck at GND due to stuck port clock_enable                                                               ;
; cortexm3ds_logic:ulogic|Q4foz6                                                                 ; Stuck at GND due to stuck port clock_enable                                                               ;
; cortexm3ds_logic:ulogic|U6foz6                                                                 ; Stuck at GND due to stuck port clock_enable                                                               ;
; cortexm3ds_logic:ulogic|Y8foz6                                                                 ; Stuck at GND due to stuck port clock_enable                                                               ;
; cortexm3ds_logic:ulogic|Cbfoz6                                                                 ; Stuck at GND due to stuck port clock_enable                                                               ;
; cortexm3ds_logic:ulogic|Gdfoz6                                                                 ; Stuck at GND due to stuck port clock_enable                                                               ;
; cortexm3ds_logic:ulogic|Lffoz6                                                                 ; Stuck at GND due to stuck port clock_enable                                                               ;
; cortexm3ds_logic:ulogic|Qhfoz6                                                                 ; Stuck at GND due to stuck port clock_enable                                                               ;
; cortexm3ds_logic:ulogic|Vjfoz6                                                                 ; Stuck at GND due to stuck port clock_enable                                                               ;
; cortexm3ds_logic:ulogic|Amfoz6                                                                 ; Stuck at GND due to stuck port clock_enable                                                               ;
; cortexm3ds_logic:ulogic|Fofoz6                                                                 ; Stuck at GND due to stuck port clock_enable                                                               ;
; cortexm3ds_logic:ulogic|Kqfoz6                                                                 ; Stuck at GND due to stuck port clock_enable                                                               ;
; cortexm3ds_logic:ulogic|Psfoz6                                                                 ; Stuck at GND due to stuck port clock_enable                                                               ;
; cortexm3ds_logic:ulogic|Uufoz6                                                                 ; Stuck at GND due to stuck port clock_enable                                                               ;
; cortexm3ds_logic:ulogic|Zwfoz6                                                                 ; Stuck at GND due to stuck port clock_enable                                                               ;
; cortexm3ds_logic:ulogic|Ezfoz6                                                                 ; Stuck at GND due to stuck port clock_enable                                                               ;
; cortexm3ds_logic:ulogic|Kxhoz6                                                                 ; Stuck at GND due to stuck port clock_enable                                                               ;
; cortexm3ds_logic:ulogic|Zoazz6                                                                 ; Stuck at GND due to stuck port clock_enable                                                               ;
; cortexm3ds_logic:ulogic|Fyazz6                                                                 ; Stuck at GND due to stuck port clock_enable                                                               ;
; cortexm3ds_logic:ulogic|Vqbzz6                                                                 ; Stuck at GND due to stuck port clock_enable                                                               ;
; cortexm3ds_logic:ulogic|B0czz6                                                                 ; Stuck at GND due to stuck port clock_enable                                                               ;
; cortexm3ds_logic:ulogic|Rsczz6                                                                 ; Stuck at GND due to stuck port clock_enable                                                               ;
; cortexm3ds_logic:ulogic|X1dzz6                                                                 ; Stuck at GND due to stuck port clock_enable                                                               ;
; cortexm3ds_logic:ulogic|Nudzz6                                                                 ; Stuck at GND due to stuck port clock_enable                                                               ;
; cortexm3ds_logic:ulogic|T3ezz6                                                                 ; Stuck at GND due to stuck port clock_enable                                                               ;
; cortexm3ds_logic:ulogic|Jwezz6                                                                 ; Stuck at GND due to stuck port clock_enable                                                               ;
; cortexm3ds_logic:ulogic|P5fzz6                                                                 ; Stuck at GND due to stuck port clock_enable                                                               ;
; cortexm3ds_logic:ulogic|Dfizz6                                                                 ; Stuck at GND due to stuck port clock_enable                                                               ;
; cortexm3ds_logic:ulogic|Ziizz6                                                                 ; Stuck at GND due to stuck port clock_enable                                                               ;
; cortexm3ds_logic:ulogic|Vmizz6                                                                 ; Stuck at GND due to stuck port clock_enable                                                               ;
; cortexm3ds_logic:ulogic|Rqizz6                                                                 ; Stuck at GND due to stuck port clock_enable                                                               ;
; cortexm3ds_logic:ulogic|Nuizz6                                                                 ; Stuck at GND due to stuck port clock_enable                                                               ;
; cortexm3ds_logic:ulogic|M0jzz6                                                                 ; Stuck at GND due to stuck port clock_enable                                                               ;
; cortexm3ds_logic:ulogic|G7kzz6                                                                 ; Stuck at GND due to stuck port clock_enable                                                               ;
; cortexm3ds_logic:ulogic|I9kzz6                                                                 ; Stuck at GND due to stuck port clock_enable                                                               ;
; cortexm3ds_logic:ulogic|Kbkzz6                                                                 ; Stuck at GND due to stuck port clock_enable                                                               ;
; cortexm3ds_logic:ulogic|Ndkzz6                                                                 ; Stuck at GND due to stuck port clock_enable                                                               ;
; cortexm3ds_logic:ulogic|Qfkzz6                                                                 ; Stuck at GND due to stuck port clock_enable                                                               ;
; cortexm3ds_logic:ulogic|Thkzz6                                                                 ; Stuck at GND due to stuck port clock_enable                                                               ;
; cortexm3ds_logic:ulogic|Wjkzz6                                                                 ; Stuck at GND due to stuck port clock_enable                                                               ;
; cortexm3ds_logic:ulogic|Plkzz6                                                                 ; Stuck at GND due to stuck port clock_enable                                                               ;
; cortexm3ds_logic:ulogic|Knkzz6                                                                 ; Stuck at GND due to stuck port clock_enable                                                               ;
; cortexm3ds_logic:ulogic|Fpkzz6                                                                 ; Stuck at GND due to stuck port clock_enable                                                               ;
; cortexm3ds_logic:ulogic|Qukzz6                                                                 ; Stuck at GND due to stuck port clock_enable                                                               ;
; cortexm3ds_logic:ulogic|Gwkzz6                                                                 ; Stuck at GND due to stuck port clock_enable                                                               ;
; cortexm3ds_logic:ulogic|Wxkzz6                                                                 ; Stuck at GND due to stuck port clock_enable                                                               ;
; cortexm3ds_logic:ulogic|Mzkzz6                                                                 ; Stuck at GND due to stuck port clock_enable                                                               ;
; cortexm3ds_logic:ulogic|C1lzz6                                                                 ; Stuck at GND due to stuck port clock_enable                                                               ;
; cortexm3ds_logic:ulogic|S2lzz6                                                                 ; Stuck at GND due to stuck port clock_enable                                                               ;
; cortexm3ds_logic:ulogic|I4lzz6                                                                 ; Stuck at GND due to stuck port clock_enable                                                               ;
; cortexm3ds_logic:ulogic|Y5lzz6                                                                 ; Stuck at GND due to stuck port clock_enable                                                               ;
; cortexm3ds_logic:ulogic|S7lzz6                                                                 ; Stuck at GND due to stuck port clock_enable                                                               ;
; cortexm3ds_logic:ulogic|R1vzz6                                                                 ; Stuck at GND due to stuck port clock_enable                                                               ;
; cortexm3ds_logic:ulogic|L3vzz6                                                                 ; Stuck at GND due to stuck port clock_enable                                                               ;
; cortexm3ds_logic:ulogic|F5vzz6                                                                 ; Stuck at GND due to stuck port clock_enable                                                               ;
; cortexm3ds_logic:ulogic|V6vzz6                                                                 ; Stuck at GND due to stuck port clock_enable                                                               ;
; cortexm3ds_logic:ulogic|Ybvzz6                                                                 ; Stuck at GND due to stuck port clock_enable                                                               ;
; cortexm3ds_logic:ulogic|Ryeoz6                                                                 ; Stuck at GND due to stuck port clock_enable                                                               ;
; cortexm3ds_logic:ulogic|J1goz6                                                                 ; Stuck at GND due to stuck port data_in                                                                    ;
; cortexm3ds_logic:ulogic|Ckgoz6                                                                 ; Stuck at GND due to stuck port data_in                                                                    ;
; cortexm3ds_logic:ulogic|Rvhoz6                                                                 ; Stuck at GND due to stuck port data_in                                                                    ;
; cortexm3ds_logic:ulogic|Qdjnz6                                                                 ; Lost fanout                                                                                               ;
; cortexm3ds_logic:ulogic|L8coz6                                                                 ; Lost fanout                                                                                               ;
; cortexm3ds_logic:ulogic|Eacoz6                                                                 ; Lost fanout                                                                                               ;
; cortexm3ds_logic:ulogic|Xbcoz6                                                                 ; Lost fanout                                                                                               ;
; cortexm3ds_logic:ulogic|Qdcoz6                                                                 ; Lost fanout                                                                                               ;
; cortexm3ds_logic:ulogic|Jfcoz6                                                                 ; Lost fanout                                                                                               ;
; cortexm3ds_logic:ulogic|Chcoz6                                                                 ; Lost fanout                                                                                               ;
; cortexm3ds_logic:ulogic|Vicoz6                                                                 ; Lost fanout                                                                                               ;
; cortexm3ds_logic:ulogic|Okcoz6                                                                 ; Lost fanout                                                                                               ;
; cortexm3ds_logic:ulogic|Hmcoz6                                                                 ; Lost fanout                                                                                               ;
; cortexm3ds_logic:ulogic|P1eoz6                                                                 ; Lost fanout                                                                                               ;
; cortexm3ds_logic:ulogic|H3eoz6                                                                 ; Lost fanout                                                                                               ;
; cortexm3ds_logic:ulogic|Y4eoz6                                                                 ; Lost fanout                                                                                               ;
; cortexm3ds_logic:ulogic|Ykeoz6                                                                 ; Lost fanout                                                                                               ;
; cortexm3ds_logic:ulogic|Rmeoz6                                                                 ; Lost fanout                                                                                               ;
; cortexm3ds_logic:ulogic|Koeoz6                                                                 ; Lost fanout                                                                                               ;
; cortexm3ds_logic:ulogic|Dqeoz6                                                                 ; Lost fanout                                                                                               ;
; cortexm3ds_logic:ulogic|Wreoz6                                                                 ; Lost fanout                                                                                               ;
; cortexm3ds_logic:ulogic|Pteoz6                                                                 ; Lost fanout                                                                                               ;
; cortexm3ds_logic:ulogic|Hveoz6                                                                 ; Lost fanout                                                                                               ;
; cortexm3ds_logic:ulogic|Zweoz6                                                                 ; Lost fanout                                                                                               ;
; cortexm3ds_logic:ulogic|Gfgoz6                                                                 ; Lost fanout                                                                                               ;
; cortexm3ds_logic:ulogic|Sggoz6                                                                 ; Lost fanout                                                                                               ;
; cortexm3ds_logic:ulogic|Ligoz6                                                                 ; Lost fanout                                                                                               ;
; cortexm3ds_logic:ulogic|Gnazz6                                                                 ; Lost fanout                                                                                               ;
; cortexm3ds_logic:ulogic|Mwazz6                                                                 ; Lost fanout                                                                                               ;
; cortexm3ds_logic:ulogic|Cpbzz6                                                                 ; Lost fanout                                                                                               ;
; cortexm3ds_logic:ulogic|Iybzz6                                                                 ; Lost fanout                                                                                               ;
; cortexm3ds_logic:ulogic|Yqczz6                                                                 ; Lost fanout                                                                                               ;
; cortexm3ds_logic:ulogic|E0dzz6                                                                 ; Lost fanout                                                                                               ;
; cortexm3ds_logic:ulogic|Usdzz6                                                                 ; Lost fanout                                                                                               ;
; cortexm3ds_logic:ulogic|A2ezz6                                                                 ; Lost fanout                                                                                               ;
; cortexm3ds_logic:ulogic|Quezz6                                                                 ; Lost fanout                                                                                               ;
; cortexm3ds_logic:ulogic|W3fzz6                                                                 ; Lost fanout                                                                                               ;
; cortexm3ds_logic:ulogic|Ldizz6                                                                 ; Lost fanout                                                                                               ;
; cortexm3ds_logic:ulogic|Hhizz6                                                                 ; Lost fanout                                                                                               ;
; cortexm3ds_logic:ulogic|Dlizz6                                                                 ; Lost fanout                                                                                               ;
; cortexm3ds_logic:ulogic|Zoizz6                                                                 ; Lost fanout                                                                                               ;
; cortexm3ds_logic:ulogic|Vsizz6                                                                 ; Lost fanout                                                                                               ;
; cortexm3ds_logic:ulogic|Uyizz6                                                                 ; Lost fanout                                                                                               ;
; cortexm3ds_logic:ulogic|O5kzz6                                                                 ; Lost fanout                                                                                               ;
; cortexm3ds_logic:ulogic|Zskzz6                                                                 ; Lost fanout                                                                                               ;
; cortexm3ds_logic:ulogic|V2goz6                                                                 ; Stuck at GND due to stuck port data_in                                                                    ;
; cortexm3ds_logic:ulogic|Aocoz6                                                                 ; Stuck at GND due to stuck port clock_enable                                                               ;
; cortexm3ds_logic:ulogic|F51g07                                                                 ; Stuck at GND due to stuck port clock_enable                                                               ;
; cortexm3ds_logic:ulogic|Xqkzz6                                                                 ; Stuck at GND due to stuck port clock_enable                                                               ;
; cortexm3ds_logic:ulogic|Flazz6                                                                 ; Stuck at GND due to stuck port clock_enable                                                               ;
; cortexm3ds_logic:ulogic|K0bzz6                                                                 ; Stuck at GND due to stuck port clock_enable                                                               ;
; cortexm3ds_logic:ulogic|Bnbzz6                                                                 ; Stuck at GND due to stuck port clock_enable                                                               ;
; cortexm3ds_logic:ulogic|G2czz6                                                                 ; Stuck at GND due to stuck port clock_enable                                                               ;
; cortexm3ds_logic:ulogic|Xoczz6                                                                 ; Stuck at GND due to stuck port clock_enable                                                               ;
; cortexm3ds_logic:ulogic|C4dzz6                                                                 ; Stuck at GND due to stuck port clock_enable                                                               ;
; cortexm3ds_logic:ulogic|Tqdzz6                                                                 ; Stuck at GND due to stuck port clock_enable                                                               ;
; cortexm3ds_logic:ulogic|Y5ezz6                                                                 ; Stuck at GND due to stuck port clock_enable                                                               ;
; cortexm3ds_logic:ulogic|Psezz6                                                                 ; Stuck at GND due to stuck port clock_enable                                                               ;
; Total Number of Removed Registers = 587                                                        ;                                                                                                           ;
+------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                             ;
+-------------------------------------------------------------------------------------------+--------------------------------+--------------------------------------------------------------------------------------------+
; Register name                                                                             ; Reason for Removal             ; Registers Removed due to This Register                                                     ;
+-------------------------------------------------------------------------------------------+--------------------------------+--------------------------------------------------------------------------------------------+
; cortexm3ds_logic:ulogic|Pn2nz6                                                            ; Stuck at GND                   ; cortexm3ds_logic:ulogic|Go2nz6, cortexm3ds_logic:ulogic|Un4nz6,                            ;
;                                                                                           ; due to stuck port clock        ; cortexm3ds_logic:ulogic|Nq4nz6, cortexm3ds_logic:ulogic|Hytnz6,                            ;
;                                                                                           ;                                ; cortexm3ds_logic:ulogic|A1unz6, cortexm3ds_logic:ulogic|G6unz6,                            ;
;                                                                                           ;                                ; cortexm3ds_logic:ulogic|Z8unz6, cortexm3ds_logic:ulogic|L3ynz6,                            ;
;                                                                                           ;                                ; cortexm3ds_logic:ulogic|J5ynz6, cortexm3ds_logic:ulogic|E7ynz6,                            ;
;                                                                                           ;                                ; cortexm3ds_logic:ulogic|Y8ynz6, cortexm3ds_logic:ulogic|Ebynz6,                            ;
;                                                                                           ;                                ; cortexm3ds_logic:ulogic|Kdynz6, cortexm3ds_logic:ulogic|C5ts07,                            ;
;                                                                                           ;                                ; cortexm3ds_logic:ulogic|P7ts07, cortexm3ds_logic:ulogic|Cats07,                            ;
;                                                                                           ;                                ; cortexm3ds_logic:ulogic|Fcts07, cortexm3ds_logic:ulogic|Dets07,                            ;
;                                                                                           ;                                ; cortexm3ds_logic:ulogic|Bgts07, cortexm3ds_logic:ulogic|Zhts07,                            ;
;                                                                                           ;                                ; cortexm3ds_logic:ulogic|Xjts07, cortexm3ds_logic:ulogic|Vlts07,                            ;
;                                                                                           ;                                ; cortexm3ds_logic:ulogic|Tnts07, cortexm3ds_logic:ulogic|Rpts07,                            ;
;                                                                                           ;                                ; cortexm3ds_logic:ulogic|Prts07, cortexm3ds_logic:ulogic|Ntts07,                            ;
;                                                                                           ;                                ; cortexm3ds_logic:ulogic|Mvts07, cortexm3ds_logic:ulogic|Lxts07,                            ;
;                                                                                           ;                                ; cortexm3ds_logic:ulogic|Thus07, cortexm3ds_logic:ulogic|Mkus07,                            ;
;                                                                                           ;                                ; cortexm3ds_logic:ulogic|Xzus07, cortexm3ds_logic:ulogic|Q2vs07,                            ;
;                                                                                           ;                                ; cortexm3ds_logic:ulogic|Uyvs07, cortexm3ds_logic:ulogic|N1ws07,                            ;
;                                                                                           ;                                ; cortexm3ds_logic:ulogic|Tmt917, cortexm3ds_logic:ulogic|Ipt917,                            ;
;                                                                                           ;                                ; cortexm3ds_logic:ulogic|Xrt917, cortexm3ds_logic:ulogic|Myt917,                            ;
;                                                                                           ;                                ; cortexm3ds_logic:ulogic|K0u917, cortexm3ds_logic:ulogic|X2u917,                            ;
;                                                                                           ;                                ; cortexm3ds_logic:ulogic|N5u917, cortexm3ds_logic:ulogic|D8u917,                            ;
;                                                                                           ;                                ; cortexm3ds_logic:ulogic|Qau917, cortexm3ds_logic:ulogic|Gdu917,                            ;
;                                                                                           ;                                ; cortexm3ds_logic:ulogic|Wfu917, cortexm3ds_logic:ulogic|Jiu917,                            ;
;                                                                                           ;                                ; cortexm3ds_logic:ulogic|Zku917, cortexm3ds_logic:ulogic|Pnu917,                            ;
;                                                                                           ;                                ; cortexm3ds_logic:ulogic|Opu917, cortexm3ds_logic:ulogic|Mru917,                            ;
;                                                                                           ;                                ; cortexm3ds_logic:ulogic|Ktu917, cortexm3ds_logic:ulogic|Yvu917,                            ;
;                                                                                           ;                                ; cortexm3ds_logic:ulogic|N0v917, cortexm3ds_logic:ulogic|F3v917,                            ;
;                                                                                           ;                                ; cortexm3ds_logic:ulogic|X5v917, cortexm3ds_logic:ulogic|R7v917,                            ;
;                                                                                           ;                                ; cortexm3ds_logic:ulogic|J9v917, cortexm3ds_logic:ulogic|Ebv917,                            ;
;                                                                                           ;                                ; cortexm3ds_logic:ulogic|Rdv917, cortexm3ds_logic:ulogic|Hgv917,                            ;
;                                                                                           ;                                ; cortexm3ds_logic:ulogic|Xiv917, cortexm3ds_logic:ulogic|Klv917,                            ;
;                                                                                           ;                                ; cortexm3ds_logic:ulogic|Aov917, cortexm3ds_logic:ulogic|Qqv917,                            ;
;                                                                                           ;                                ; cortexm3ds_logic:ulogic|Dtv917, cortexm3ds_logic:ulogic|Tvv917,                            ;
;                                                                                           ;                                ; cortexm3ds_logic:ulogic|Jyv917, cortexm3ds_logic:ulogic|J0w917,                            ;
;                                                                                           ;                                ; cortexm3ds_logic:ulogic|G2w917, cortexm3ds_logic:ulogic|G4w917,                            ;
;                                                                                           ;                                ; cortexm3ds_logic:ulogic|D6w917, cortexm3ds_logic:ulogic|A8w917,                            ;
;                                                                                           ;                                ; cortexm3ds_logic:ulogic|X9w917, cortexm3ds_logic:ulogic|Rbw917,                            ;
;                                                                                           ;                                ; cortexm3ds_logic:ulogic|Ndw917, cortexm3ds_logic:ulogic|Jfw917,                            ;
;                                                                                           ;                                ; cortexm3ds_logic:ulogic|Fhw917, cortexm3ds_logic:ulogic|Bjw917,                            ;
;                                                                                           ;                                ; cortexm3ds_logic:ulogic|Ykw917, cortexm3ds_logic:ulogic|Smw917,                            ;
;                                                                                           ;                                ; cortexm3ds_logic:ulogic|Pow917, cortexm3ds_logic:ulogic|Qqw917,                            ;
;                                                                                           ;                                ; cortexm3ds_logic:ulogic|Rsw917, cortexm3ds_logic:ulogic|Suw917,                            ;
;                                                                                           ;                                ; cortexm3ds_logic:ulogic|Tww917, cortexm3ds_logic:ulogic|Oyw917,                            ;
;                                                                                           ;                                ; cortexm3ds_logic:ulogic|O0x917, cortexm3ds_logic:ulogic|O2x917,                            ;
;                                                                                           ;                                ; cortexm3ds_logic:ulogic|O4x917, cortexm3ds_logic:ulogic|Zox917,                            ;
;                                                                                           ;                                ; cortexm3ds_logic:ulogic|Wqx917, cortexm3ds_logic:ulogic|Osx917,                            ;
;                                                                                           ;                                ; cortexm3ds_logic:ulogic|G3ts07, cortexm3ds_logic:ulogic|Vkt917,                            ;
;                                                                                           ;                                ; cortexm3ds_logic:ulogic|Myu917                                                             ;
; cortexm3ds_logic:ulogic|Knkzz6                                                            ; Stuck at GND                   ; cortexm3ds_logic:ulogic|Gfgoz6, cortexm3ds_logic:ulogic|V2goz6,                            ;
;                                                                                           ; due to stuck port clock_enable ; cortexm3ds_logic:ulogic|Aocoz6, cortexm3ds_logic:ulogic|F51g07,                            ;
;                                                                                           ;                                ; cortexm3ds_logic:ulogic|Xqkzz6, cortexm3ds_logic:ulogic|Flazz6,                            ;
;                                                                                           ;                                ; cortexm3ds_logic:ulogic|K0bzz6, cortexm3ds_logic:ulogic|Bnbzz6,                            ;
;                                                                                           ;                                ; cortexm3ds_logic:ulogic|G2czz6, cortexm3ds_logic:ulogic|Xoczz6,                            ;
;                                                                                           ;                                ; cortexm3ds_logic:ulogic|C4dzz6, cortexm3ds_logic:ulogic|Tqdzz6,                            ;
;                                                                                           ;                                ; cortexm3ds_logic:ulogic|Y5ezz6, cortexm3ds_logic:ulogic|Psezz6                             ;
; cortexm3ds_logic:ulogic|Utioz6                                                            ; Stuck at GND                   ; cortexm3ds_logic:ulogic|Etbnz6, cortexm3ds_logic:ulogic|Xqhg07,                            ;
;                                                                                           ; due to stuck port data_in      ; cortexm3ds_logic:ulogic|Tshg07, cortexm3ds_logic:ulogic|Mwhg07,                            ;
;                                                                                           ;                                ; cortexm3ds_logic:ulogic|Obig07, cortexm3ds_logic:ulogic|Fhig07,                            ;
;                                                                                           ;                                ; cortexm3ds_logic:ulogic|Zkig07, cortexm3ds_logic:ulogic|Toig07,                            ;
;                                                                                           ;                                ; cortexm3ds_logic:ulogic|Mi4t07                                                             ;
; cortexm3ds_logic:ulogic|Yg3nz6                                                            ; Stuck at GND                   ; cortexm3ds_logic:ulogic|Av9nz6, cortexm3ds_logic:ulogic|Qz2t07,                            ;
;                                                                                           ; due to stuck port data_in      ; cortexm3ds_logic:ulogic|Zx9nz6, cortexm3ds_logic:ulogic|Zy9nz6,                            ;
;                                                                                           ;                                ; cortexm3ds_logic:ulogic|Zz9nz6, cortexm3ds_logic:ulogic|Z0anz6,                            ;
;                                                                                           ;                                ; cortexm3ds_logic:ulogic|Z1anz6                                                             ;
; cortexm3ds_logic:ulogic|S8vzz6                                                            ; Stuck at VCC                   ; cortexm3ds_logic:ulogic|Rvhoz6, cortexm3ds_logic:ulogic|H3eoz6,                            ;
;                                                                                           ; due to stuck port clock_enable ; cortexm3ds_logic:ulogic|Y4eoz6, cortexm3ds_logic:ulogic|Ligoz6,                            ;
;                                                                                           ;                                ; cortexm3ds_logic:ulogic|Vsizz6, cortexm3ds_logic:ulogic|Uyizz6                             ;
; AhbMtx:AhbMtx|AhbMtxInStg:u_AhbMtxInStg_2|bound                                           ; Stuck at GND                   ; AhbMtx:AhbMtx|AhbMtxInStg:u_AhbMtxInStg_2|burst_override,                                  ;
;                                                                                           ; due to stuck port data_in      ; AhbMtx:AhbMtx|AhbMtxOutStgM1:u_ahbmtxoutstgm1_1|AhbMtxArbM1:u_output_arb|iaddr_in_port[0], ;
;                                                                                           ;                                ; AhbMtx:AhbMtx|AhbMtxOutStgM1:u_ahbmtxoutstgm1_1|data_in_port[0]                            ;
; cmsdk_apb_timer:Timer0|ext_in_sync1                                                       ; Stuck at GND                   ; cmsdk_apb_timer:Timer0|ext_in_sync2, cmsdk_apb_timer:Timer0|ext_in_delay                   ;
;                                                                                           ; due to stuck port data_in      ;                                                                                            ;
; AhbMtx:AhbMtx|AhbMtxDecS1:u_ahbmtxdecs1|data_out_port[1]                                  ; Stuck at GND                   ; AhbMtx:AhbMtx|AhbMtxOutStgM0:u_ahbmtxoutstgm0_0|AhbMtxArbM0:u_output_arb|iaddr_in_port[1], ;
;                                                                                           ; due to stuck port data_in      ; AhbMtx:AhbMtx|AhbMtxOutStgM0:u_ahbmtxoutstgm0_0|data_in_port[1]                            ;
; cortexm3ds_logic:ulogic|Iavzz6                                                            ; Stuck at VCC                   ; cortexm3ds_logic:ulogic|Pteoz6, cortexm3ds_logic:ulogic|Zskzz6                             ;
;                                                                                           ; due to stuck port clock_enable ;                                                                                            ;
; cortexm3ds_logic:ulogic|Ab3nz6                                                            ; Stuck at GND                   ; cortexm3ds_logic:ulogic|Wfjnz6, cortexm3ds_logic:ulogic|Qdjnz6                             ;
;                                                                                           ; due to stuck port data_in      ;                                                                                            ;
; cmsdk_apb_timer:Timer1|ext_in_sync1                                                       ; Stuck at GND                   ; cmsdk_apb_timer:Timer1|ext_in_sync2, cmsdk_apb_timer:Timer1|ext_in_delay                   ;
;                                                                                           ; due to stuck port data_in      ;                                                                                            ;
; cortexm3ds_logic:ulogic|Nwdoz6                                                            ; Stuck at GND                   ; cortexm3ds_logic:ulogic|Fydoz6, cortexm3ds_logic:ulogic|Xzdoz6                             ;
;                                                                                           ; due to stuck port data_in      ;                                                                                            ;
; cortexm3ds_logic:ulogic|S84g07                                                            ; Stuck at GND                   ; cortexm3ds_logic:ulogic|Pkvnz6, cortexm3ds_logic:ulogic|Ct9nz6                             ;
;                                                                                           ; due to stuck port data_in      ;                                                                                            ;
; cortexm3ds_logic:ulogic|Q83t07                                                            ; Stuck at GND                   ; cortexm3ds_logic:ulogic|Pa3t07                                                             ;
;                                                                                           ; due to stuck port data_in      ;                                                                                            ;
; cortexm3ds_logic:ulogic|L2ua17                                                            ; Stuck at GND                   ; cortexm3ds_logic:ulogic|Fqwa17                                                             ;
;                                                                                           ; due to stuck port data_in      ;                                                                                            ;
; AhbMtx:AhbMtx|AhbMtxOutStgM2:u_ahbmtxoutstgm2_2|AhbMtxArbM2:u_output_arb|iaddr_in_port[0] ; Stuck at GND                   ; AhbMtx:AhbMtx|AhbMtxOutStgM2:u_ahbmtxoutstgm2_2|data_in_port[0]                            ;
;                                                                                           ; due to stuck port data_in      ;                                                                                            ;
; cortexm3ds_logic:ulogic|I0foz6                                                            ; Stuck at GND                   ; cortexm3ds_logic:ulogic|Zweoz6                                                             ;
;                                                                                           ; due to stuck port clock_enable ;                                                                                            ;
; cortexm3ds_logic:ulogic|M2foz6                                                            ; Stuck at GND                   ; cortexm3ds_logic:ulogic|Hveoz6                                                             ;
;                                                                                           ; due to stuck port clock_enable ;                                                                                            ;
; cortexm3ds_logic:ulogic|U6foz6                                                            ; Stuck at GND                   ; cortexm3ds_logic:ulogic|Wreoz6                                                             ;
;                                                                                           ; due to stuck port clock_enable ;                                                                                            ;
; cortexm3ds_logic:ulogic|Y8foz6                                                            ; Stuck at GND                   ; cortexm3ds_logic:ulogic|Dqeoz6                                                             ;
;                                                                                           ; due to stuck port clock_enable ;                                                                                            ;
; cortexm3ds_logic:ulogic|Cbfoz6                                                            ; Stuck at GND                   ; cortexm3ds_logic:ulogic|Koeoz6                                                             ;
;                                                                                           ; due to stuck port clock_enable ;                                                                                            ;
; cortexm3ds_logic:ulogic|Gdfoz6                                                            ; Stuck at GND                   ; cortexm3ds_logic:ulogic|Rmeoz6                                                             ;
;                                                                                           ; due to stuck port clock_enable ;                                                                                            ;
; cortexm3ds_logic:ulogic|Lffoz6                                                            ; Stuck at GND                   ; cortexm3ds_logic:ulogic|Ykeoz6                                                             ;
;                                                                                           ; due to stuck port clock_enable ;                                                                                            ;
; cortexm3ds_logic:ulogic|Qhfoz6                                                            ; Stuck at GND                   ; cortexm3ds_logic:ulogic|Hmcoz6                                                             ;
;                                                                                           ; due to stuck port clock_enable ;                                                                                            ;
; cortexm3ds_logic:ulogic|Vjfoz6                                                            ; Stuck at GND                   ; cortexm3ds_logic:ulogic|Okcoz6                                                             ;
;                                                                                           ; due to stuck port clock_enable ;                                                                                            ;
; cortexm3ds_logic:ulogic|Amfoz6                                                            ; Stuck at GND                   ; cortexm3ds_logic:ulogic|Vicoz6                                                             ;
;                                                                                           ; due to stuck port clock_enable ;                                                                                            ;
; cortexm3ds_logic:ulogic|Fofoz6                                                            ; Stuck at GND                   ; cortexm3ds_logic:ulogic|Chcoz6                                                             ;
;                                                                                           ; due to stuck port clock_enable ;                                                                                            ;
; cortexm3ds_logic:ulogic|Kqfoz6                                                            ; Stuck at GND                   ; cortexm3ds_logic:ulogic|Jfcoz6                                                             ;
;                                                                                           ; due to stuck port clock_enable ;                                                                                            ;
; cortexm3ds_logic:ulogic|Psfoz6                                                            ; Stuck at GND                   ; cortexm3ds_logic:ulogic|Qdcoz6                                                             ;
;                                                                                           ; due to stuck port clock_enable ;                                                                                            ;
; cortexm3ds_logic:ulogic|Uufoz6                                                            ; Stuck at GND                   ; cortexm3ds_logic:ulogic|Xbcoz6                                                             ;
;                                                                                           ; due to stuck port clock_enable ;                                                                                            ;
; cortexm3ds_logic:ulogic|Zwfoz6                                                            ; Stuck at GND                   ; cortexm3ds_logic:ulogic|Eacoz6                                                             ;
;                                                                                           ; due to stuck port clock_enable ;                                                                                            ;
; cortexm3ds_logic:ulogic|Ezfoz6                                                            ; Stuck at GND                   ; cortexm3ds_logic:ulogic|L8coz6                                                             ;
;                                                                                           ; due to stuck port clock_enable ;                                                                                            ;
; cortexm3ds_logic:ulogic|Zoazz6                                                            ; Stuck at GND                   ; cortexm3ds_logic:ulogic|Gnazz6                                                             ;
;                                                                                           ; due to stuck port clock_enable ;                                                                                            ;
; cortexm3ds_logic:ulogic|Fyazz6                                                            ; Stuck at GND                   ; cortexm3ds_logic:ulogic|Mwazz6                                                             ;
;                                                                                           ; due to stuck port clock_enable ;                                                                                            ;
; cortexm3ds_logic:ulogic|Vqbzz6                                                            ; Stuck at GND                   ; cortexm3ds_logic:ulogic|Cpbzz6                                                             ;
;                                                                                           ; due to stuck port clock_enable ;                                                                                            ;
; cortexm3ds_logic:ulogic|B0czz6                                                            ; Stuck at GND                   ; cortexm3ds_logic:ulogic|Iybzz6                                                             ;
;                                                                                           ; due to stuck port clock_enable ;                                                                                            ;
; cortexm3ds_logic:ulogic|Rsczz6                                                            ; Stuck at GND                   ; cortexm3ds_logic:ulogic|Yqczz6                                                             ;
;                                                                                           ; due to stuck port clock_enable ;                                                                                            ;
; cortexm3ds_logic:ulogic|X1dzz6                                                            ; Stuck at GND                   ; cortexm3ds_logic:ulogic|E0dzz6                                                             ;
;                                                                                           ; due to stuck port clock_enable ;                                                                                            ;
; cortexm3ds_logic:ulogic|Nudzz6                                                            ; Stuck at GND                   ; cortexm3ds_logic:ulogic|Usdzz6                                                             ;
;                                                                                           ; due to stuck port clock_enable ;                                                                                            ;
; cortexm3ds_logic:ulogic|T3ezz6                                                            ; Stuck at GND                   ; cortexm3ds_logic:ulogic|A2ezz6                                                             ;
;                                                                                           ; due to stuck port clock_enable ;                                                                                            ;
; cortexm3ds_logic:ulogic|Jwezz6                                                            ; Stuck at GND                   ; cortexm3ds_logic:ulogic|Quezz6                                                             ;
;                                                                                           ; due to stuck port clock_enable ;                                                                                            ;
; cortexm3ds_logic:ulogic|P5fzz6                                                            ; Stuck at GND                   ; cortexm3ds_logic:ulogic|W3fzz6                                                             ;
;                                                                                           ; due to stuck port clock_enable ;                                                                                            ;
; cortexm3ds_logic:ulogic|Dfizz6                                                            ; Stuck at GND                   ; cortexm3ds_logic:ulogic|Ldizz6                                                             ;
;                                                                                           ; due to stuck port clock_enable ;                                                                                            ;
; cortexm3ds_logic:ulogic|Ziizz6                                                            ; Stuck at GND                   ; cortexm3ds_logic:ulogic|Hhizz6                                                             ;
;                                                                                           ; due to stuck port clock_enable ;                                                                                            ;
; cortexm3ds_logic:ulogic|Vmizz6                                                            ; Stuck at GND                   ; cortexm3ds_logic:ulogic|Dlizz6                                                             ;
;                                                                                           ; due to stuck port clock_enable ;                                                                                            ;
; cortexm3ds_logic:ulogic|Rqizz6                                                            ; Stuck at GND                   ; cortexm3ds_logic:ulogic|Zoizz6                                                             ;
;                                                                                           ; due to stuck port clock_enable ;                                                                                            ;
; cortexm3ds_logic:ulogic|G7kzz6                                                            ; Stuck at GND                   ; cortexm3ds_logic:ulogic|Ryeoz6                                                             ;
;                                                                                           ; due to stuck port clock_enable ;                                                                                            ;
; AhbMtx:AhbMtx|AhbMtxDecS0:u_ahbmtxdecs0|data_out_port[1]                                  ; Stuck at GND                   ; AhbMtx:AhbMtx|AhbMtxInStg:u_AhbMtxInStg_0|bound                                            ;
;                                                                                           ; due to stuck port data_in      ;                                                                                            ;
; cortexm3ds_logic:ulogic|V6vzz6                                                            ; Stuck at GND                   ; cortexm3ds_logic:ulogic|O5kzz6                                                             ;
;                                                                                           ; due to stuck port clock_enable ;                                                                                            ;
+-------------------------------------------------------------------------------------------+--------------------------------+--------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 5591  ;
; Number of registers using Synchronous Clear  ; 6     ;
; Number of registers using Synchronous Load   ; 252   ;
; Number of registers using Asynchronous Clear ; 3282  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 3808  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                              ;
+-------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                               ; Fan out ;
+-------------------------------------------------------------------------------------------------+---------+
; cmsdk_apb_uart:UART|reg_txd                                                                     ; 1       ;
; cortexm3ds_logic:ulogic|Ui8oz6                                                                  ; 13      ;
; AhbMtx:AhbMtx|AhbMtxOutStgM2:u_ahbmtxoutstgm2_2|AhbMtxArbM2:u_output_arb|no_port                ; 4       ;
; cortexm3ds_logic:ulogic|Foboz6                                                                  ; 19      ;
; cortexm3ds_logic:ulogic|Yefzz6                                                                  ; 2       ;
; cortexm3ds_logic:ulogic|Vbd917                                                                  ; 2       ;
; cortexm3ds_logic:ulogic|Hasnz6                                                                  ; 5       ;
; cortexm3ds_logic:ulogic|Jhuzz6                                                                  ; 2       ;
; cortexm3ds_logic:ulogic|Ptmoz6                                                                  ; 4       ;
; cortexm3ds_logic:ulogic|Fozf07                                                                  ; 3       ;
; AhbMtx:AhbMtx|AhbMtxDecS1:u_ahbmtxdecs1|AhbMtx_default_slave:u_AhbMtx_default_slave|i_hreadyout ; 4       ;
; AhbMtx:AhbMtx|AhbMtxDecS2:u_ahbmtxdecs2|AhbMtx_default_slave:u_AhbMtx_default_slave|i_hreadyout ; 3       ;
; cortexm3ds_logic:ulogic|U2ph07                                                                  ; 9       ;
; cortexm3ds_logic:ulogic|Eg1oz6                                                                  ; 5       ;
; cortexm3ds_logic:ulogic|Ry5107                                                                  ; 3       ;
; cortexm3ds_logic:ulogic|I06107                                                                  ; 3       ;
; cortexm3ds_logic:ulogic|Z16107                                                                  ; 3       ;
; cortexm3ds_logic:ulogic|P36107                                                                  ; 10      ;
; cortexm3ds_logic:ulogic|L86107                                                                  ; 14      ;
; cortexm3ds_logic:ulogic|Lous07                                                                  ; 18      ;
; cortexm3ds_logic:ulogic|Is5107                                                                  ; 16      ;
; cortexm3ds_logic:ulogic|V66107                                                                  ; 14      ;
; cortexm3ds_logic:ulogic|F56107                                                                  ; 13      ;
; cortexm3ds_logic:ulogic|Yt5107                                                                  ; 10      ;
; cortexm3ds_logic:ulogic|Sc4t07                                                                  ; 55      ;
; cortexm3ds_logic:ulogic|C9us07                                                                  ; 1       ;
; cortexm3ds_logic:ulogic|Cmss07                                                                  ; 2       ;
; cortexm3ds_logic:ulogic|Ongg07                                                                  ; 5       ;
; cortexm3ds_logic:ulogic|T0xg07                                                                  ; 7       ;
; cortexm3ds_logic:ulogic|Tggg07                                                                  ; 2       ;
; cortexm3ds_logic:ulogic|P5oh07                                                                  ; 29      ;
; cortexm3ds_logic:ulogic|Jrnh07                                                                  ; 2       ;
; cortexm3ds_logic:ulogic|Dnznz6                                                                  ; 3       ;
; cortexm3ds_logic:ulogic|G08m17                                                                  ; 3       ;
; cortexm3ds_logic:ulogic|Gk8m17                                                                  ; 3       ;
; cortexm3ds_logic:ulogic|Yw8m17                                                                  ; 3       ;
; cortexm3ds_logic:ulogic|R99m17                                                                  ; 4       ;
; cortexm3ds_logic:ulogic|Gu9oz6                                                                  ; 7       ;
; cortexm3ds_logic:ulogic|Uctnz6                                                                  ; 14      ;
; cortexm3ds_logic:ulogic|Bqus07                                                                  ; 5       ;
; cortexm3ds_logic:ulogic|E3us07                                                                  ; 2       ;
; cortexm3ds_logic:ulogic|Pzknz6                                                                  ; 11      ;
; AhbMtx:AhbMtx|AhbMtxDecS0:u_ahbmtxdecs0|AhbMtx_default_slave:u_AhbMtx_default_slave|i_hreadyout ; 4       ;
; AhbMtx:AhbMtx|AhbMtxOutStgM1:u_ahbmtxoutstgm1_1|AhbMtxArbM1:u_output_arb|no_port                ; 2       ;
; cortexm3ds_logic:ulogic|W2noz6                                                                  ; 1       ;
; cortexm3ds_logic:ulogic|D2jzz6                                                                  ; 2       ;
; cortexm3ds_logic:ulogic|Ketzz6                                                                  ; 2       ;
; AhbMtx:AhbMtx|AhbMtxOutStgM0:u_ahbmtxoutstgm0_0|AhbMtxArbM0:u_output_arb|no_port                ; 22      ;
; cortexm3ds_logic:ulogic|N9nnz6                                                                  ; 2       ;
; cortexm3ds_logic:ulogic|Hoynz6                                                                  ; 3       ;
; cortexm3ds_logic:ulogic|Ozwa17                                                                  ; 3       ;
; cortexm3ds_logic:ulogic|Gyynz6                                                                  ; 49      ;
; cortexm3ds_logic:ulogic|Yo5107                                                                  ; 1       ;
; cortexm3ds_logic:ulogic|Cp8m17                                                                  ; 12      ;
; cortexm3ds_logic:ulogic|Kboh07                                                                  ; 3       ;
; cortexm3ds_logic:ulogic|Idoh07                                                                  ; 3       ;
; cortexm3ds_logic:ulogic|Gfoh07                                                                  ; 3       ;
; cortexm3ds_logic:ulogic|Ehoh07                                                                  ; 3       ;
; cortexm3ds_logic:ulogic|Uqoh07                                                                  ; 3       ;
; cortexm3ds_logic:ulogic|Cjoh07                                                                  ; 3       ;
; cortexm3ds_logic:ulogic|Aloh07                                                                  ; 3       ;
; cortexm3ds_logic:ulogic|Ymoh07                                                                  ; 3       ;
; cortexm3ds_logic:ulogic|Wooh07                                                                  ; 3       ;
; cortexm3ds_logic:ulogic|Ogroz6                                                                  ; 2       ;
; cortexm3ds_logic:ulogic|Ubroz6                                                                  ; 1       ;
; cortexm3ds_logic:ulogic|Dhqh07                                                                  ; 1       ;
; cortexm3ds_logic:ulogic|Ba6107                                                                  ; 1       ;
; cortexm3ds_logic:ulogic|Bx5107                                                                  ; 1       ;
; cortexm3ds_logic:ulogic|Mdx917                                                                  ; 4       ;
; cortexm3ds_logic:ulogic|Efx917                                                                  ; 4       ;
; cortexm3ds_logic:ulogic|Dhx917                                                                  ; 5       ;
; cortexm3ds_logic:ulogic|Cjx917                                                                  ; 4       ;
; cortexm3ds_logic:ulogic|Blx917                                                                  ; 5       ;
; cortexm3ds_logic:ulogic|Yiynz6                                                                  ; 3       ;
; cortexm3ds_logic:ulogic|Anx917                                                                  ; 3       ;
; cmsdk_apb_uart:UART|rxd_lpf[1]                                                                  ; 2       ;
; cmsdk_apb_uart:UART|rxd_lpf[0]                                                                  ; 2       ;
; cmsdk_apb_uart:UART|rxd_lpf[2]                                                                  ; 1       ;
; cortexm3ds_logic:ulogic|Rk1g07                                                                  ; 1       ;
; cortexm3ds_logic:ulogic|Aqta17                                                                  ; 2       ;
; cmsdk_apb_uart:UART|rxd_sync_2                                                                  ; 1       ;
; cortexm3ds_logic:ulogic|Ky6g07                                                                  ; 1       ;
; cmsdk_apb_uart:UART|rxd_sync_1                                                                  ; 1       ;
; Total number of inverted registers = 83                                                         ;         ;
+-------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------+
; Registers Added for RAM Pass-Through Logic        ;
+-----------------------+---------------------------+
; Register Name         ; RAM Name                  ;
+-----------------------+---------------------------+
; BRAM_0__31__bypass[0] ; altsyncram:BRAM[0][31]__1 ;
; BRAM_0__31__bypass[1] ; altsyncram:BRAM[0][31]__1 ;
; BRAM_0__31__bypass[2] ; altsyncram:BRAM[0][31]__1 ;
; BRAM_0__31__bypass[3] ; altsyncram:BRAM[0][31]__1 ;
; BRAM_0__31__bypass[4] ; altsyncram:BRAM[0][31]__1 ;
; BRAM_0__31__bypass[5] ; altsyncram:BRAM[0][31]__1 ;
; BRAM_0__31__bypass[6] ; altsyncram:BRAM[0][31]__1 ;
; BRAM_0__31__bypass[7] ; altsyncram:BRAM[0][31]__1 ;
; BRAM_0__31__bypass[8] ; altsyncram:BRAM[0][31]__1 ;
; BRAM_0__23__bypass[0] ; altsyncram:BRAM[0][23]__2 ;
; BRAM_0__23__bypass[1] ; altsyncram:BRAM[0][23]__2 ;
; BRAM_0__23__bypass[2] ; altsyncram:BRAM[0][23]__2 ;
; BRAM_0__23__bypass[3] ; altsyncram:BRAM[0][23]__2 ;
; BRAM_0__23__bypass[4] ; altsyncram:BRAM[0][23]__2 ;
; BRAM_0__23__bypass[5] ; altsyncram:BRAM[0][23]__2 ;
; BRAM_0__23__bypass[6] ; altsyncram:BRAM[0][23]__2 ;
; BRAM_0__23__bypass[7] ; altsyncram:BRAM[0][23]__2 ;
; BRAM_0__23__bypass[8] ; altsyncram:BRAM[0][23]__2 ;
; BRAM_0__15__bypass[0] ; altsyncram:BRAM[0][15]__3 ;
; BRAM_0__15__bypass[1] ; altsyncram:BRAM[0][15]__3 ;
; BRAM_0__15__bypass[2] ; altsyncram:BRAM[0][15]__3 ;
; BRAM_0__15__bypass[3] ; altsyncram:BRAM[0][15]__3 ;
; BRAM_0__15__bypass[4] ; altsyncram:BRAM[0][15]__3 ;
; BRAM_0__15__bypass[5] ; altsyncram:BRAM[0][15]__3 ;
; BRAM_0__15__bypass[6] ; altsyncram:BRAM[0][15]__3 ;
; BRAM_0__15__bypass[7] ; altsyncram:BRAM[0][15]__3 ;
; BRAM_0__15__bypass[8] ; altsyncram:BRAM[0][15]__3 ;
; BRAM_0__7__bypass[0]  ; altsyncram:BRAM[0][7]__4  ;
; BRAM_0__7__bypass[1]  ; altsyncram:BRAM[0][7]__4  ;
; BRAM_0__7__bypass[2]  ; altsyncram:BRAM[0][7]__4  ;
; BRAM_0__7__bypass[3]  ; altsyncram:BRAM[0][7]__4  ;
; BRAM_0__7__bypass[4]  ; altsyncram:BRAM[0][7]__4  ;
; BRAM_0__7__bypass[5]  ; altsyncram:BRAM[0][7]__4  ;
; BRAM_0__7__bypass[6]  ; altsyncram:BRAM[0][7]__4  ;
; BRAM_0__7__bypass[7]  ; altsyncram:BRAM[0][7]__4  ;
; BRAM_0__7__bypass[8]  ; altsyncram:BRAM[0][7]__4  ;
+-----------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |CortexM3|cmsdk_apb_timer:Timer0|read_mux_byte0_reg[5]              ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |CortexM3|cmsdk_ahb_to_apb:ApbBridge|rwdata_reg[23]                 ;
; 5:1                ; 6 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; Yes        ; |CortexM3|cmsdk_apb_timer:Timer0|read_mux_byte0_reg[2]              ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |CortexM3|cmsdk_apb_timer:Timer0|read_mux_byte0_reg[0]              ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |CortexM3|cmsdk_apb_timer:Timer0|reg_curr_val[4]                    ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |CortexM3|cmsdk_apb_timer:Timer1|reg_curr_val[5]                    ;
; 9:1                ; 3 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; Yes        ; |CortexM3|cmsdk_apb_uart:UART|read_mux_byte0_reg[5]                 ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |CortexM3|cmsdk_apb_uart:UART|read_mux_byte0_reg[2]                 ;
; 10:1               ; 2 bits    ; 12 LEs        ; 10 LEs               ; 2 LEs                  ; Yes        ; |CortexM3|cmsdk_apb_uart:UART|read_mux_byte0_reg[1]                 ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |CortexM3|cmsdk_apb_uart:UART|rx_state[3]                           ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; No         ; |CortexM3|cmsdk_apb_uart:UART|PRDATA[8]                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |CortexM3|cmsdk_apb_timer:Timer0|PRDATA[6]                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |CortexM3|cmsdk_apb_timer:Timer1|PRDATA[2]                          ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |CortexM3|cortexm3ds_logic:ulogic|V9fnv6                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |CortexM3|cortexm3ds_logic:ulogic|Nb9nv6                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |CortexM3|cortexm3ds_logic:ulogic|Mu7nv6                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |CortexM3|cortexm3ds_logic:ulogic|Qc6nv6                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |CortexM3|cortexm3ds_logic:ulogic|Nu4nv6                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |CortexM3|cortexm3ds_logic:ulogic|Srdnv6                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |CortexM3|cortexm3ds_logic:ulogic|Kacnv6                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |CortexM3|cortexm3ds_logic:ulogic|Vsanv6                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |CortexM3|AhbMtx:AhbMtx|AhbMtxInStg:u_AhbMtxInStg_1|HRESPS[0]       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |CortexM3|cortexm3ds_logic:ulogic|Bmo8v6                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |CortexM3|AhbMtx:AhbMtx|AhbMtxInStg:u_AhbMtxInStg_0|HRESPS[0]       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |CortexM3|AhbMtx:AhbMtx|AhbMtxOutStgM0:u_ahbmtxoutstgm0_0|i_hselm   ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |CortexM3|AhbMtx:AhbMtx|AhbMtxOutStgM1:u_ahbmtxoutstgm1_1|HADDRM[0] ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |CortexM3|cortexm3ds_logic:ulogic|Kjs8v6                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |CortexM3|cortexm3ds_logic:ulogic|Yrfhw6                            ;
; 3:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |CortexM3|cortexm3ds_logic:ulogic|ShiftLeft3                        ;
; 3:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; No         ; |CortexM3|cortexm3ds_logic:ulogic|ShiftLeft3                        ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; No         ; |CortexM3|cortexm3ds_logic:ulogic|ShiftLeft2                        ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; No         ; |CortexM3|cortexm3ds_logic:ulogic|ShiftLeft2                        ;
; 6:1                ; 24 bits   ; 96 LEs        ; 72 LEs               ; 24 LEs                 ; No         ; |CortexM3|cmsdk_apb_timer:Timer0|PRDATA[19]                         ;
; 6:1                ; 24 bits   ; 96 LEs        ; 72 LEs               ; 24 LEs                 ; No         ; |CortexM3|cmsdk_apb_timer:Timer1|PRDATA[9]                          ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |CortexM3|cmsdk_ahb_to_sram:AhbItcm|HRDATA[15]                      ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |CortexM3|cmsdk_ahb_to_sram:AhbItcm|HRDATA[25]                      ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |CortexM3|cmsdk_ahb_to_sram:AhbItcm|HRDATA[3]                       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |CortexM3|cmsdk_ahb_to_sram:AhbItcm|HRDATA[16]                      ;
; 5:1                ; 14 bits   ; 42 LEs        ; 42 LEs               ; 0 LEs                  ; No         ; |CortexM3|AhbMtx:AhbMtx|AhbMtxOutStgM0:u_ahbmtxoutstgm0_0|HADDRM[6] ;
; 7:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |CortexM3|AhbMtx:AhbMtx|AhbMtxDecS2:u_ahbmtxdecs2|Mux21             ;
; 7:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |CortexM3|AhbMtx:AhbMtx|AhbMtxDecS2:u_ahbmtxdecs2|Mux8              ;
; 7:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |CortexM3|AhbMtx:AhbMtx|AhbMtxDecS2:u_ahbmtxdecs2|Mux33             ;
; 7:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |CortexM3|AhbMtx:AhbMtx|AhbMtxDecS2:u_ahbmtxdecs2|Mux14             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Source assignments for cmsdk_fpga_sram:ITCM|altsyncram:BRAM[0][31]__1|altsyncram_m6h1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------+
; Assignment                      ; Value              ; From ; To                                     ;
+---------------------------------+--------------------+------+----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                      ;
+---------------------------------+--------------------+------+----------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Source assignments for cmsdk_fpga_sram:ITCM|altsyncram:BRAM[0][23]__2|altsyncram_m6h1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------+
; Assignment                      ; Value              ; From ; To                                     ;
+---------------------------------+--------------------+------+----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                      ;
+---------------------------------+--------------------+------+----------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Source assignments for cmsdk_fpga_sram:ITCM|altsyncram:BRAM[0][15]__3|altsyncram_m6h1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------+
; Assignment                      ; Value              ; From ; To                                     ;
+---------------------------------+--------------------+------+----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                      ;
+---------------------------------+--------------------+------+----------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for cmsdk_fpga_sram:ITCM|altsyncram:BRAM[0][7]__4|altsyncram_m6h1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------+
; Assignment                      ; Value              ; From ; To                                    ;
+---------------------------------+--------------------+------+---------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                     ;
+---------------------------------+--------------------+------+---------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Source assignments for cmsdk_fpga_sram:DTCM|altsyncram:BRAM[0][31]__1|altsyncram_m6h1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------+
; Assignment                      ; Value              ; From ; To                                     ;
+---------------------------------+--------------------+------+----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                      ;
+---------------------------------+--------------------+------+----------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Source assignments for cmsdk_fpga_sram:DTCM|altsyncram:BRAM[0][23]__2|altsyncram_m6h1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------+
; Assignment                      ; Value              ; From ; To                                     ;
+---------------------------------+--------------------+------+----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                      ;
+---------------------------------+--------------------+------+----------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Source assignments for cmsdk_fpga_sram:DTCM|altsyncram:BRAM[0][15]__3|altsyncram_m6h1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------+
; Assignment                      ; Value              ; From ; To                                     ;
+---------------------------------+--------------------+------+----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                      ;
+---------------------------------+--------------------+------+----------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for cmsdk_fpga_sram:DTCM|altsyncram:BRAM[0][7]__4|altsyncram_m6h1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------+
; Assignment                      ; Value              ; From ; To                                    ;
+---------------------------------+--------------------+------+---------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                     ;
+---------------------------------+--------------------+------+---------------------------------------+


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |CortexM3 ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; isSim          ; 0     ; Signed Integer                                  ;
; isQuartus      ; 1     ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL:SynClockQuartus.PLL|altpll:altpll_component ;
+-------------------------------+-----------------------+--------------------------------------+
; Parameter Name                ; Value                 ; Type                                 ;
+-------------------------------+-----------------------+--------------------------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped                              ;
; PLL_TYPE                      ; AUTO                  ; Untyped                              ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=PLL ; Untyped                              ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped                              ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped                              ;
; SCAN_CHAIN                    ; LONG                  ; Untyped                              ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped                              ;
; INCLK0_INPUT_FREQUENCY        ; 20000                 ; Signed Integer                       ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped                              ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped                              ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped                              ;
; LOCK_HIGH                     ; 1                     ; Untyped                              ;
; LOCK_LOW                      ; 1                     ; Untyped                              ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped                              ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped                              ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped                              ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped                              ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped                              ;
; SKIP_VCO                      ; OFF                   ; Untyped                              ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped                              ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped                              ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped                              ;
; BANDWIDTH                     ; 0                     ; Untyped                              ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped                              ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped                              ;
; DOWN_SPREAD                   ; 0                     ; Untyped                              ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped                              ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped                              ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped                              ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped                              ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped                              ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped                              ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped                              ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped                              ;
; CLK3_MULTIPLY_BY              ; 1                     ; Untyped                              ;
; CLK2_MULTIPLY_BY              ; 1                     ; Untyped                              ;
; CLK1_MULTIPLY_BY              ; 1                     ; Untyped                              ;
; CLK0_MULTIPLY_BY              ; 1                     ; Signed Integer                       ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped                              ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped                              ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped                              ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped                              ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped                              ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped                              ;
; CLK3_DIVIDE_BY                ; 1                     ; Untyped                              ;
; CLK2_DIVIDE_BY                ; 1                     ; Untyped                              ;
; CLK1_DIVIDE_BY                ; 1                     ; Untyped                              ;
; CLK0_DIVIDE_BY                ; 1                     ; Signed Integer                       ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped                              ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped                              ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped                              ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped                              ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped                              ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped                              ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped                              ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped                              ;
; CLK1_PHASE_SHIFT              ; 0                     ; Untyped                              ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped                              ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped                              ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped                              ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped                              ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped                              ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped                              ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped                              ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped                              ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped                              ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped                              ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped                              ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped                              ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped                              ;
; CLK3_DUTY_CYCLE               ; 50                    ; Untyped                              ;
; CLK2_DUTY_CYCLE               ; 50                    ; Untyped                              ;
; CLK1_DUTY_CYCLE               ; 50                    ; Untyped                              ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer                       ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                              ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                              ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                              ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                              ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                              ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                              ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                              ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                              ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                              ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                              ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                              ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                              ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                              ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                              ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                              ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                              ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                              ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                              ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                              ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                              ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped                              ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped                              ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped                              ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped                              ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped                              ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped                              ;
; DPA_DIVIDER                   ; 0                     ; Untyped                              ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped                              ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped                              ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped                              ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped                              ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped                              ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped                              ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped                              ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped                              ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped                              ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped                              ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped                              ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped                              ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped                              ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped                              ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped                              ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped                              ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped                              ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped                              ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped                              ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped                              ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped                              ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped                              ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped                              ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped                              ;
; VCO_MIN                       ; 0                     ; Untyped                              ;
; VCO_MAX                       ; 0                     ; Untyped                              ;
; VCO_CENTER                    ; 0                     ; Untyped                              ;
; PFD_MIN                       ; 0                     ; Untyped                              ;
; PFD_MAX                       ; 0                     ; Untyped                              ;
; M_INITIAL                     ; 0                     ; Untyped                              ;
; M                             ; 0                     ; Untyped                              ;
; N                             ; 1                     ; Untyped                              ;
; M2                            ; 1                     ; Untyped                              ;
; N2                            ; 1                     ; Untyped                              ;
; SS                            ; 1                     ; Untyped                              ;
; C0_HIGH                       ; 0                     ; Untyped                              ;
; C1_HIGH                       ; 0                     ; Untyped                              ;
; C2_HIGH                       ; 0                     ; Untyped                              ;
; C3_HIGH                       ; 0                     ; Untyped                              ;
; C4_HIGH                       ; 0                     ; Untyped                              ;
; C5_HIGH                       ; 0                     ; Untyped                              ;
; C6_HIGH                       ; 0                     ; Untyped                              ;
; C7_HIGH                       ; 0                     ; Untyped                              ;
; C8_HIGH                       ; 0                     ; Untyped                              ;
; C9_HIGH                       ; 0                     ; Untyped                              ;
; C0_LOW                        ; 0                     ; Untyped                              ;
; C1_LOW                        ; 0                     ; Untyped                              ;
; C2_LOW                        ; 0                     ; Untyped                              ;
; C3_LOW                        ; 0                     ; Untyped                              ;
; C4_LOW                        ; 0                     ; Untyped                              ;
; C5_LOW                        ; 0                     ; Untyped                              ;
; C6_LOW                        ; 0                     ; Untyped                              ;
; C7_LOW                        ; 0                     ; Untyped                              ;
; C8_LOW                        ; 0                     ; Untyped                              ;
; C9_LOW                        ; 0                     ; Untyped                              ;
; C0_INITIAL                    ; 0                     ; Untyped                              ;
; C1_INITIAL                    ; 0                     ; Untyped                              ;
; C2_INITIAL                    ; 0                     ; Untyped                              ;
; C3_INITIAL                    ; 0                     ; Untyped                              ;
; C4_INITIAL                    ; 0                     ; Untyped                              ;
; C5_INITIAL                    ; 0                     ; Untyped                              ;
; C6_INITIAL                    ; 0                     ; Untyped                              ;
; C7_INITIAL                    ; 0                     ; Untyped                              ;
; C8_INITIAL                    ; 0                     ; Untyped                              ;
; C9_INITIAL                    ; 0                     ; Untyped                              ;
; C0_MODE                       ; BYPASS                ; Untyped                              ;
; C1_MODE                       ; BYPASS                ; Untyped                              ;
; C2_MODE                       ; BYPASS                ; Untyped                              ;
; C3_MODE                       ; BYPASS                ; Untyped                              ;
; C4_MODE                       ; BYPASS                ; Untyped                              ;
; C5_MODE                       ; BYPASS                ; Untyped                              ;
; C6_MODE                       ; BYPASS                ; Untyped                              ;
; C7_MODE                       ; BYPASS                ; Untyped                              ;
; C8_MODE                       ; BYPASS                ; Untyped                              ;
; C9_MODE                       ; BYPASS                ; Untyped                              ;
; C0_PH                         ; 0                     ; Untyped                              ;
; C1_PH                         ; 0                     ; Untyped                              ;
; C2_PH                         ; 0                     ; Untyped                              ;
; C3_PH                         ; 0                     ; Untyped                              ;
; C4_PH                         ; 0                     ; Untyped                              ;
; C5_PH                         ; 0                     ; Untyped                              ;
; C6_PH                         ; 0                     ; Untyped                              ;
; C7_PH                         ; 0                     ; Untyped                              ;
; C8_PH                         ; 0                     ; Untyped                              ;
; C9_PH                         ; 0                     ; Untyped                              ;
; L0_HIGH                       ; 1                     ; Untyped                              ;
; L1_HIGH                       ; 1                     ; Untyped                              ;
; G0_HIGH                       ; 1                     ; Untyped                              ;
; G1_HIGH                       ; 1                     ; Untyped                              ;
; G2_HIGH                       ; 1                     ; Untyped                              ;
; G3_HIGH                       ; 1                     ; Untyped                              ;
; E0_HIGH                       ; 1                     ; Untyped                              ;
; E1_HIGH                       ; 1                     ; Untyped                              ;
; E2_HIGH                       ; 1                     ; Untyped                              ;
; E3_HIGH                       ; 1                     ; Untyped                              ;
; L0_LOW                        ; 1                     ; Untyped                              ;
; L1_LOW                        ; 1                     ; Untyped                              ;
; G0_LOW                        ; 1                     ; Untyped                              ;
; G1_LOW                        ; 1                     ; Untyped                              ;
; G2_LOW                        ; 1                     ; Untyped                              ;
; G3_LOW                        ; 1                     ; Untyped                              ;
; E0_LOW                        ; 1                     ; Untyped                              ;
; E1_LOW                        ; 1                     ; Untyped                              ;
; E2_LOW                        ; 1                     ; Untyped                              ;
; E3_LOW                        ; 1                     ; Untyped                              ;
; L0_INITIAL                    ; 1                     ; Untyped                              ;
; L1_INITIAL                    ; 1                     ; Untyped                              ;
; G0_INITIAL                    ; 1                     ; Untyped                              ;
; G1_INITIAL                    ; 1                     ; Untyped                              ;
; G2_INITIAL                    ; 1                     ; Untyped                              ;
; G3_INITIAL                    ; 1                     ; Untyped                              ;
; E0_INITIAL                    ; 1                     ; Untyped                              ;
; E1_INITIAL                    ; 1                     ; Untyped                              ;
; E2_INITIAL                    ; 1                     ; Untyped                              ;
; E3_INITIAL                    ; 1                     ; Untyped                              ;
; L0_MODE                       ; BYPASS                ; Untyped                              ;
; L1_MODE                       ; BYPASS                ; Untyped                              ;
; G0_MODE                       ; BYPASS                ; Untyped                              ;
; G1_MODE                       ; BYPASS                ; Untyped                              ;
; G2_MODE                       ; BYPASS                ; Untyped                              ;
; G3_MODE                       ; BYPASS                ; Untyped                              ;
; E0_MODE                       ; BYPASS                ; Untyped                              ;
; E1_MODE                       ; BYPASS                ; Untyped                              ;
; E2_MODE                       ; BYPASS                ; Untyped                              ;
; E3_MODE                       ; BYPASS                ; Untyped                              ;
; L0_PH                         ; 0                     ; Untyped                              ;
; L1_PH                         ; 0                     ; Untyped                              ;
; G0_PH                         ; 0                     ; Untyped                              ;
; G1_PH                         ; 0                     ; Untyped                              ;
; G2_PH                         ; 0                     ; Untyped                              ;
; G3_PH                         ; 0                     ; Untyped                              ;
; E0_PH                         ; 0                     ; Untyped                              ;
; E1_PH                         ; 0                     ; Untyped                              ;
; E2_PH                         ; 0                     ; Untyped                              ;
; E3_PH                         ; 0                     ; Untyped                              ;
; M_PH                          ; 0                     ; Untyped                              ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped                              ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped                              ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped                              ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped                              ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped                              ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped                              ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped                              ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped                              ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped                              ;
; CLK0_COUNTER                  ; G0                    ; Untyped                              ;
; CLK1_COUNTER                  ; G0                    ; Untyped                              ;
; CLK2_COUNTER                  ; G0                    ; Untyped                              ;
; CLK3_COUNTER                  ; G0                    ; Untyped                              ;
; CLK4_COUNTER                  ; G0                    ; Untyped                              ;
; CLK5_COUNTER                  ; G0                    ; Untyped                              ;
; CLK6_COUNTER                  ; E0                    ; Untyped                              ;
; CLK7_COUNTER                  ; E1                    ; Untyped                              ;
; CLK8_COUNTER                  ; E2                    ; Untyped                              ;
; CLK9_COUNTER                  ; E3                    ; Untyped                              ;
; L0_TIME_DELAY                 ; 0                     ; Untyped                              ;
; L1_TIME_DELAY                 ; 0                     ; Untyped                              ;
; G0_TIME_DELAY                 ; 0                     ; Untyped                              ;
; G1_TIME_DELAY                 ; 0                     ; Untyped                              ;
; G2_TIME_DELAY                 ; 0                     ; Untyped                              ;
; G3_TIME_DELAY                 ; 0                     ; Untyped                              ;
; E0_TIME_DELAY                 ; 0                     ; Untyped                              ;
; E1_TIME_DELAY                 ; 0                     ; Untyped                              ;
; E2_TIME_DELAY                 ; 0                     ; Untyped                              ;
; E3_TIME_DELAY                 ; 0                     ; Untyped                              ;
; M_TIME_DELAY                  ; 0                     ; Untyped                              ;
; N_TIME_DELAY                  ; 0                     ; Untyped                              ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped                              ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped                              ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped                              ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped                              ;
; ENABLE0_COUNTER               ; L0                    ; Untyped                              ;
; ENABLE1_COUNTER               ; L0                    ; Untyped                              ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped                              ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped                              ;
; LOOP_FILTER_C                 ; 5                     ; Untyped                              ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped                              ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped                              ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped                              ;
; VCO_POST_SCALE                ; 0                     ; Untyped                              ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped                              ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped                              ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped                              ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E          ; Untyped                              ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped                              ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped                              ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped                              ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped                              ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped                              ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped                              ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped                              ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped                              ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped                              ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped                              ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped                              ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped                              ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped                              ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped                              ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped                              ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped                              ;
; PORT_CLK0                     ; PORT_USED             ; Untyped                              ;
; PORT_CLK1                     ; PORT_UNUSED           ; Untyped                              ;
; PORT_CLK2                     ; PORT_UNUSED           ; Untyped                              ;
; PORT_CLK3                     ; PORT_UNUSED           ; Untyped                              ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped                              ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped                              ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped                              ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped                              ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped                              ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped                              ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped                              ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped                              ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped                              ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped                              ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped                              ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped                              ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped                              ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped                              ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped                              ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped                              ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped                              ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped                              ;
; PORT_ARESET                   ; PORT_USED             ; Untyped                              ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped                              ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped                              ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped                              ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped                              ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped                              ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped                              ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped                              ;
; PORT_LOCKED                   ; PORT_UNUSED           ; Untyped                              ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped                              ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped                              ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped                              ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped                              ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped                              ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped                              ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped                              ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped                              ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped                              ;
; M_TEST_SOURCE                 ; 5                     ; Untyped                              ;
; C0_TEST_SOURCE                ; 5                     ; Untyped                              ;
; C1_TEST_SOURCE                ; 5                     ; Untyped                              ;
; C2_TEST_SOURCE                ; 5                     ; Untyped                              ;
; C3_TEST_SOURCE                ; 5                     ; Untyped                              ;
; C4_TEST_SOURCE                ; 5                     ; Untyped                              ;
; C5_TEST_SOURCE                ; 5                     ; Untyped                              ;
; C6_TEST_SOURCE                ; 5                     ; Untyped                              ;
; C7_TEST_SOURCE                ; 5                     ; Untyped                              ;
; C8_TEST_SOURCE                ; 5                     ; Untyped                              ;
; C9_TEST_SOURCE                ; 5                     ; Untyped                              ;
; CBXI_PARAMETER                ; PLL_altpll            ; Untyped                              ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped                              ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped                              ;
; WIDTH_CLOCK                   ; 5                     ; Signed Integer                       ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped                              ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped                              ;
; DEVICE_FAMILY                 ; Cyclone IV E          ; Untyped                              ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped                              ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped                              ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE                       ;
+-------------------------------+-----------------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cmsdk_ahb_to_sram:AhbItcm ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; AW             ; 16    ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cmsdk_fpga_sram:ITCM ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; AW             ; 14    ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cmsdk_fpga_sram:ITCM|altsyncram:BRAM[0][31]__1 ;
+------------------------------------+----------------------+---------------------------------+
; Parameter Name                     ; Value                ; Type                            ;
+------------------------------------+----------------------+---------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                         ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                         ;
; WIDTH_A                            ; 8                    ; Untyped                         ;
; WIDTHAD_A                          ; 14                   ; Untyped                         ;
; NUMWORDS_A                         ; 16384                ; Untyped                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WIDTH_B                            ; 8                    ; Untyped                         ;
; WIDTHAD_B                          ; 14                   ; Untyped                         ;
; NUMWORDS_B                         ; 16384                ; Untyped                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                         ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; INIT_FILE                          ; UNUSED               ; Untyped                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                         ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                         ;
; CBXI_PARAMETER                     ; altsyncram_m6h1      ; Untyped                         ;
+------------------------------------+----------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cmsdk_fpga_sram:ITCM|altsyncram:BRAM[0][23]__2 ;
+------------------------------------+----------------------+---------------------------------+
; Parameter Name                     ; Value                ; Type                            ;
+------------------------------------+----------------------+---------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                         ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                         ;
; WIDTH_A                            ; 8                    ; Untyped                         ;
; WIDTHAD_A                          ; 14                   ; Untyped                         ;
; NUMWORDS_A                         ; 16384                ; Untyped                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WIDTH_B                            ; 8                    ; Untyped                         ;
; WIDTHAD_B                          ; 14                   ; Untyped                         ;
; NUMWORDS_B                         ; 16384                ; Untyped                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                         ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; INIT_FILE                          ; UNUSED               ; Untyped                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                         ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                         ;
; CBXI_PARAMETER                     ; altsyncram_m6h1      ; Untyped                         ;
+------------------------------------+----------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cmsdk_fpga_sram:ITCM|altsyncram:BRAM[0][15]__3 ;
+------------------------------------+----------------------+---------------------------------+
; Parameter Name                     ; Value                ; Type                            ;
+------------------------------------+----------------------+---------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                         ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                         ;
; WIDTH_A                            ; 8                    ; Untyped                         ;
; WIDTHAD_A                          ; 14                   ; Untyped                         ;
; NUMWORDS_A                         ; 16384                ; Untyped                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WIDTH_B                            ; 8                    ; Untyped                         ;
; WIDTHAD_B                          ; 14                   ; Untyped                         ;
; NUMWORDS_B                         ; 16384                ; Untyped                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                         ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; INIT_FILE                          ; UNUSED               ; Untyped                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                         ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                         ;
; CBXI_PARAMETER                     ; altsyncram_m6h1      ; Untyped                         ;
+------------------------------------+----------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cmsdk_fpga_sram:ITCM|altsyncram:BRAM[0][7]__4 ;
+------------------------------------+----------------------+--------------------------------+
; Parameter Name                     ; Value                ; Type                           ;
+------------------------------------+----------------------+--------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                        ;
; WIDTH_A                            ; 8                    ; Untyped                        ;
; WIDTHAD_A                          ; 14                   ; Untyped                        ;
; NUMWORDS_A                         ; 16384                ; Untyped                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WIDTH_B                            ; 8                    ; Untyped                        ;
; WIDTHAD_B                          ; 14                   ; Untyped                        ;
; NUMWORDS_B                         ; 16384                ; Untyped                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                        ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                        ;
; CBXI_PARAMETER                     ; altsyncram_m6h1      ; Untyped                        ;
+------------------------------------+----------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cmsdk_ahb_to_sram:AhbDtcm ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; AW             ; 16    ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cmsdk_fpga_sram:DTCM ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; AW             ; 14    ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cmsdk_fpga_sram:DTCM|altsyncram:BRAM[0][31]__1 ;
+------------------------------------+----------------------+---------------------------------+
; Parameter Name                     ; Value                ; Type                            ;
+------------------------------------+----------------------+---------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                         ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                         ;
; WIDTH_A                            ; 8                    ; Untyped                         ;
; WIDTHAD_A                          ; 14                   ; Untyped                         ;
; NUMWORDS_A                         ; 16384                ; Untyped                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WIDTH_B                            ; 8                    ; Untyped                         ;
; WIDTHAD_B                          ; 14                   ; Untyped                         ;
; NUMWORDS_B                         ; 16384                ; Untyped                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                         ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; INIT_FILE                          ; UNUSED               ; Untyped                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                         ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                         ;
; CBXI_PARAMETER                     ; altsyncram_m6h1      ; Untyped                         ;
+------------------------------------+----------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cmsdk_fpga_sram:DTCM|altsyncram:BRAM[0][23]__2 ;
+------------------------------------+----------------------+---------------------------------+
; Parameter Name                     ; Value                ; Type                            ;
+------------------------------------+----------------------+---------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                         ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                         ;
; WIDTH_A                            ; 8                    ; Untyped                         ;
; WIDTHAD_A                          ; 14                   ; Untyped                         ;
; NUMWORDS_A                         ; 16384                ; Untyped                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WIDTH_B                            ; 8                    ; Untyped                         ;
; WIDTHAD_B                          ; 14                   ; Untyped                         ;
; NUMWORDS_B                         ; 16384                ; Untyped                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                         ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; INIT_FILE                          ; UNUSED               ; Untyped                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                         ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                         ;
; CBXI_PARAMETER                     ; altsyncram_m6h1      ; Untyped                         ;
+------------------------------------+----------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cmsdk_fpga_sram:DTCM|altsyncram:BRAM[0][15]__3 ;
+------------------------------------+----------------------+---------------------------------+
; Parameter Name                     ; Value                ; Type                            ;
+------------------------------------+----------------------+---------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                         ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                         ;
; WIDTH_A                            ; 8                    ; Untyped                         ;
; WIDTHAD_A                          ; 14                   ; Untyped                         ;
; NUMWORDS_A                         ; 16384                ; Untyped                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WIDTH_B                            ; 8                    ; Untyped                         ;
; WIDTHAD_B                          ; 14                   ; Untyped                         ;
; NUMWORDS_B                         ; 16384                ; Untyped                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                         ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; INIT_FILE                          ; UNUSED               ; Untyped                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                         ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                         ;
; CBXI_PARAMETER                     ; altsyncram_m6h1      ; Untyped                         ;
+------------------------------------+----------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cmsdk_fpga_sram:DTCM|altsyncram:BRAM[0][7]__4 ;
+------------------------------------+----------------------+--------------------------------+
; Parameter Name                     ; Value                ; Type                           ;
+------------------------------------+----------------------+--------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                        ;
; WIDTH_A                            ; 8                    ; Untyped                        ;
; WIDTHAD_A                          ; 14                   ; Untyped                        ;
; NUMWORDS_A                         ; 16384                ; Untyped                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WIDTH_B                            ; 8                    ; Untyped                        ;
; WIDTHAD_B                          ; 14                   ; Untyped                        ;
; NUMWORDS_B                         ; 16384                ; Untyped                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                        ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                        ;
; CBXI_PARAMETER                     ; altsyncram_m6h1      ; Untyped                        ;
+------------------------------------+----------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cmsdk_ahb_to_apb:ApbBridge ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; ADDRWIDTH      ; 16    ; Signed Integer                                 ;
; REGISTER_RDATA ; 1     ; Signed Integer                                 ;
; REGISTER_WDATA ; 1     ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cmsdk_apb_slave_mux:ApbSystem ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; PORT0_ENABLE   ; 1     ; Signed Integer                                    ;
; PORT1_ENABLE   ; 1     ; Signed Integer                                    ;
; PORT2_ENABLE   ; 1     ; Signed Integer                                    ;
; PORT3_ENABLE   ; 1     ; Signed Integer                                    ;
; PORT4_ENABLE   ; 1     ; Signed Integer                                    ;
; PORT5_ENABLE   ; 1     ; Signed Integer                                    ;
; PORT6_ENABLE   ; 1     ; Signed Integer                                    ;
; PORT7_ENABLE   ; 0     ; Signed Integer                                    ;
; PORT8_ENABLE   ; 0     ; Signed Integer                                    ;
; PORT9_ENABLE   ; 0     ; Signed Integer                                    ;
; PORT10_ENABLE  ; 0     ; Signed Integer                                    ;
; PORT11_ENABLE  ; 0     ; Signed Integer                                    ;
; PORT12_ENABLE  ; 0     ; Signed Integer                                    ;
; PORT13_ENABLE  ; 0     ; Signed Integer                                    ;
; PORT14_ENABLE  ; 0     ; Signed Integer                                    ;
; PORT15_ENABLE  ; 0     ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: custom_apb_lcd:LCD ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; ADDRWIDTH      ; 12    ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: custom_apb_key:Key ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; ADDRWIDTH      ; 12    ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: custom_apb_led:LED ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; ADDRWIDTH      ; 12    ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: custom_apb_buzzer:Buzzer ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; ADDRWIDTH      ; 12    ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: cortexm3ds_logic:ulogic|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+-------------------------+
; Parameter Name                                 ; Value        ; Type                    ;
+------------------------------------------------+--------------+-------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE          ;
; LPM_WIDTHA                                     ; 32           ; Untyped                 ;
; LPM_WIDTHB                                     ; 32           ; Untyped                 ;
; LPM_WIDTHP                                     ; 64           ; Untyped                 ;
; LPM_WIDTHR                                     ; 64           ; Untyped                 ;
; LPM_WIDTHS                                     ; 1            ; Untyped                 ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                 ;
; LPM_PIPELINE                                   ; 0            ; Untyped                 ;
; LATENCY                                        ; 0            ; Untyped                 ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                 ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                 ;
; USE_EAB                                        ; OFF          ; Untyped                 ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                 ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                 ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                 ;
; CBXI_PARAMETER                                 ; mult_7dt     ; Untyped                 ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                 ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                 ;
+------------------------------------------------+--------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: cortexm3ds_logic:ulogic|lpm_add_sub:Add25 ;
+------------------------+--------------+----------------------------------------------------+
; Parameter Name         ; Value        ; Type                                               ;
+------------------------+--------------+----------------------------------------------------+
; LPM_WIDTH              ; 32           ; Untyped                                            ;
; LPM_REPRESENTATION     ; UNSIGNED     ; Untyped                                            ;
; LPM_DIRECTION          ; DEFAULT      ; Untyped                                            ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                            ;
; LPM_PIPELINE           ; 0            ; Untyped                                            ;
; MAXIMIZE_SPEED         ; 5            ; Untyped                                            ;
; REGISTERED_AT_END      ; 0            ; Untyped                                            ;
; OPTIMIZE_FOR_SPEED     ; 5            ; Untyped                                            ;
; USE_CS_BUFFERS         ; 1            ; Untyped                                            ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                            ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                 ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                            ;
; USE_WYS                ; OFF          ; Untyped                                            ;
; STYLE                  ; FAST         ; Untyped                                            ;
; CBXI_PARAMETER         ; add_sub_pvi  ; Untyped                                            ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                       ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                     ;
+------------------------+--------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                    ;
+-------------------------------+-------------------------------------------------+
; Name                          ; Value                                           ;
+-------------------------------+-------------------------------------------------+
; Number of entity instances    ; 1                                               ;
; Entity Instance               ; PLL:SynClockQuartus.PLL|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                          ;
;     -- PLL_TYPE               ; AUTO                                            ;
;     -- PRIMARY_CLOCK          ; INCLK0                                          ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                           ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                               ;
;     -- VCO_MULTIPLY_BY        ; 0                                               ;
;     -- VCO_DIVIDE_BY          ; 0                                               ;
+-------------------------------+-------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                           ;
+-------------------------------------------+------------------------------------------------+
; Name                                      ; Value                                          ;
+-------------------------------------------+------------------------------------------------+
; Number of entity instances                ; 8                                              ;
; Entity Instance                           ; cmsdk_fpga_sram:ITCM|altsyncram:BRAM[0][31]__1 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                      ;
;     -- WIDTH_A                            ; 8                                              ;
;     -- NUMWORDS_A                         ; 16384                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                   ;
;     -- WIDTH_B                            ; 8                                              ;
;     -- NUMWORDS_B                         ; 16384                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ;
; Entity Instance                           ; cmsdk_fpga_sram:ITCM|altsyncram:BRAM[0][23]__2 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                      ;
;     -- WIDTH_A                            ; 8                                              ;
;     -- NUMWORDS_A                         ; 16384                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                   ;
;     -- WIDTH_B                            ; 8                                              ;
;     -- NUMWORDS_B                         ; 16384                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ;
; Entity Instance                           ; cmsdk_fpga_sram:ITCM|altsyncram:BRAM[0][15]__3 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                      ;
;     -- WIDTH_A                            ; 8                                              ;
;     -- NUMWORDS_A                         ; 16384                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                   ;
;     -- WIDTH_B                            ; 8                                              ;
;     -- NUMWORDS_B                         ; 16384                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ;
; Entity Instance                           ; cmsdk_fpga_sram:ITCM|altsyncram:BRAM[0][7]__4  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                      ;
;     -- WIDTH_A                            ; 8                                              ;
;     -- NUMWORDS_A                         ; 16384                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                   ;
;     -- WIDTH_B                            ; 8                                              ;
;     -- NUMWORDS_B                         ; 16384                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ;
; Entity Instance                           ; cmsdk_fpga_sram:DTCM|altsyncram:BRAM[0][31]__1 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                      ;
;     -- WIDTH_A                            ; 8                                              ;
;     -- NUMWORDS_A                         ; 16384                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                   ;
;     -- WIDTH_B                            ; 8                                              ;
;     -- NUMWORDS_B                         ; 16384                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ;
; Entity Instance                           ; cmsdk_fpga_sram:DTCM|altsyncram:BRAM[0][23]__2 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                      ;
;     -- WIDTH_A                            ; 8                                              ;
;     -- NUMWORDS_A                         ; 16384                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                   ;
;     -- WIDTH_B                            ; 8                                              ;
;     -- NUMWORDS_B                         ; 16384                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ;
; Entity Instance                           ; cmsdk_fpga_sram:DTCM|altsyncram:BRAM[0][15]__3 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                      ;
;     -- WIDTH_A                            ; 8                                              ;
;     -- NUMWORDS_A                         ; 16384                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                   ;
;     -- WIDTH_B                            ; 8                                              ;
;     -- NUMWORDS_B                         ; 16384                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ;
; Entity Instance                           ; cmsdk_fpga_sram:DTCM|altsyncram:BRAM[0][7]__4  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                      ;
;     -- WIDTH_A                            ; 8                                              ;
;     -- NUMWORDS_A                         ; 16384                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                   ;
;     -- WIDTH_B                            ; 8                                              ;
;     -- NUMWORDS_B                         ; 16384                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ;
+-------------------------------------------+------------------------------------------------+


+--------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                 ;
+---------------------------------------+----------------------------------------+
; Name                                  ; Value                                  ;
+---------------------------------------+----------------------------------------+
; Number of entity instances            ; 1                                      ;
; Entity Instance                       ; cortexm3ds_logic:ulogic|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 32                                     ;
;     -- LPM_WIDTHB                     ; 32                                     ;
;     -- LPM_WIDTHP                     ; 64                                     ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                               ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                     ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                     ;
;     -- USE_EAB                        ; OFF                                    ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                   ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                     ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                     ;
+---------------------------------------+----------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "custom_apb_buzzer:Buzzer"                                                                                                                                                              ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PADDR     ; Input ; Warning  ; Input port expression (16 bits) is wider than the input port (12 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; ECOREVNUM ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "custom_apb_led:LED"                                                                                                                                                                    ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PADDR     ; Input ; Warning  ; Input port expression (16 bits) is wider than the input port (12 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; ECOREVNUM ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "custom_apb_key:Key"                                                                                                                                                                    ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PADDR     ; Input ; Warning  ; Input port expression (16 bits) is wider than the input port (12 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; ECOREVNUM ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "custom_apb_lcd:LCD"                                                                                                                                                                    ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PADDR     ; Input ; Warning  ; Input port expression (16 bits) is wider than the input port (12 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; ECOREVNUM ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------+
; Port Connectivity Checks: "cmsdk_apb_timer:Timer1" ;
+-----------+-------+----------+---------------------+
; Port      ; Type  ; Severity ; Details             ;
+-----------+-------+----------+---------------------+
; ECOREVNUM ; Input ; Info     ; Stuck at GND        ;
; EXTIN     ; Input ; Info     ; Stuck at GND        ;
+-----------+-------+----------+---------------------+


+----------------------------------------------------+
; Port Connectivity Checks: "cmsdk_apb_timer:Timer0" ;
+-----------+-------+----------+---------------------+
; Port      ; Type  ; Severity ; Details             ;
+-----------+-------+----------+---------------------+
; ECOREVNUM ; Input ; Info     ; Stuck at GND        ;
; EXTIN     ; Input ; Info     ; Stuck at GND        ;
+-----------+-------+----------+---------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cmsdk_apb_uart:UART"                                                                     ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; ECOREVNUM ; Input  ; Info     ; Stuck at GND                                                                        ;
; TXEN      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; BAUDTICK  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; UARTINT   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "cmsdk_apb_slave_mux:ApbSystem" ;
+-----------+--------+----------+---------------------------+
; Port      ; Type   ; Severity ; Details                   ;
+-----------+--------+----------+---------------------------+
; PSEL7     ; Output ; Info     ; Explicitly unconnected    ;
; PREADY7   ; Input  ; Info     ; Stuck at VCC              ;
; PRDATA7   ; Input  ; Info     ; Stuck at GND              ;
; PSLVERR7  ; Input  ; Info     ; Stuck at GND              ;
; PSEL8     ; Output ; Info     ; Explicitly unconnected    ;
; PREADY8   ; Input  ; Info     ; Stuck at VCC              ;
; PRDATA8   ; Input  ; Info     ; Stuck at GND              ;
; PSLVERR8  ; Input  ; Info     ; Stuck at GND              ;
; PSEL9     ; Output ; Info     ; Explicitly unconnected    ;
; PREADY9   ; Input  ; Info     ; Stuck at VCC              ;
; PRDATA9   ; Input  ; Info     ; Stuck at GND              ;
; PSLVERR9  ; Input  ; Info     ; Stuck at GND              ;
; PSEL10    ; Output ; Info     ; Explicitly unconnected    ;
; PREADY10  ; Input  ; Info     ; Stuck at VCC              ;
; PRDATA10  ; Input  ; Info     ; Stuck at GND              ;
; PSLVERR10 ; Input  ; Info     ; Stuck at GND              ;
; PSEL11    ; Output ; Info     ; Explicitly unconnected    ;
; PREADY11  ; Input  ; Info     ; Stuck at VCC              ;
; PRDATA11  ; Input  ; Info     ; Stuck at GND              ;
; PSLVERR11 ; Input  ; Info     ; Stuck at GND              ;
; PSEL12    ; Output ; Info     ; Explicitly unconnected    ;
; PREADY12  ; Input  ; Info     ; Stuck at VCC              ;
; PRDATA12  ; Input  ; Info     ; Stuck at GND              ;
; PSLVERR12 ; Input  ; Info     ; Stuck at GND              ;
; PSEL13    ; Output ; Info     ; Explicitly unconnected    ;
; PREADY13  ; Input  ; Info     ; Stuck at VCC              ;
; PRDATA13  ; Input  ; Info     ; Stuck at GND              ;
; PSLVERR13 ; Input  ; Info     ; Stuck at GND              ;
; PSEL14    ; Output ; Info     ; Explicitly unconnected    ;
; PREADY14  ; Input  ; Info     ; Stuck at VCC              ;
; PRDATA14  ; Input  ; Info     ; Stuck at GND              ;
; PSLVERR14 ; Input  ; Info     ; Stuck at GND              ;
; PSEL15    ; Output ; Info     ; Explicitly unconnected    ;
; PREADY15  ; Input  ; Info     ; Stuck at VCC              ;
; PRDATA15  ; Input  ; Info     ; Stuck at GND              ;
; PSLVERR15 ; Input  ; Info     ; Stuck at GND              ;
+-----------+--------+----------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cmsdk_ahb_to_apb:ApbBridge"                                                                                                                                                              ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PCLKEN    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; HADDR     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (16 bits) it drives.  The 16 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; PSTRB     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                 ;
; PPROT     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                 ;
; APBACTIVE ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                 ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cmsdk_ahb_to_sram:AhbDtcm"                                                                                                                                                          ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                             ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; HADDR ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (16 bits) it drives.  The 16 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cmsdk_ahb_to_sram:AhbItcm"                                                                                                                                                          ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                             ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; HADDR ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (16 bits) it drives.  The 16 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "AhbMtx:AhbMtx"                                                                                                                          ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                      ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; REMAP           ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; HSELS0          ; Input  ; Info     ; Stuck at VCC                                                                                                                 ;
; HWRITES0        ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; HMASTERS0       ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; HWDATAS0        ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; HMASTLOCKS0     ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; HAUSERS0        ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; HWUSERS0        ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; HRUSERS0        ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; HSELS1          ; Input  ; Info     ; Stuck at VCC                                                                                                                 ;
; HMASTERS1[3..2] ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; HMASTLOCKS1     ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; HAUSERS1        ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; HWUSERS1        ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; HRUSERS1        ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; HSELS2          ; Input  ; Info     ; Stuck at VCC                                                                                                                 ;
; HMASTERS2[3..2] ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; HAUSERS2        ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; HWUSERS2        ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; HRUSERS2        ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; HADDRM0[31..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                          ;
; HBURSTM0        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                          ;
; HPROTM0         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                          ;
; HMASTERM0       ; Output ; Warning  ; Output or bidir port (4 bits) is wider than the port expression (2 bits) it drives; bit(s) "HMASTERM0[3..2]" have no fanouts ;
; HMASTERM0       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                          ;
; HMASTLOCKM0     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                          ;
; HAUSERM0        ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; HWUSERM0        ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; HRESPM0[1]      ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; HRUSERM0        ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; HADDRM1[31..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                          ;
; HBURSTM1        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                          ;
; HPROTM1         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                          ;
; HMASTERM1       ; Output ; Warning  ; Output or bidir port (4 bits) is wider than the port expression (2 bits) it drives; bit(s) "HMASTERM1[3..2]" have no fanouts ;
; HMASTERM1       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                          ;
; HMASTLOCKM1     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                          ;
; HAUSERM1        ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; HWUSERM1        ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; HRESPM1[1]      ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; HRUSERM1        ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; HADDRM2[31..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                          ;
; HBURSTM2        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                          ;
; HMASTERM2       ; Output ; Warning  ; Output or bidir port (4 bits) is wider than the port expression (2 bits) it drives; bit(s) "HMASTERM2[3..2]" have no fanouts ;
; HMASTERM2       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                          ;
; HMASTLOCKM2     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                          ;
; HAUSERM2        ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; HWUSERM2        ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; HRESPM2[1]      ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; HRUSERM2        ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; SCANENABLE      ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; SCANINHCLK      ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; SCANOUTHCLK     ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cortexm3ds_logic:ulogic"                                                                                           ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                  ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; ISOLATEn       ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; RETAINn        ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; RSTBYPASS      ; Input  ; Info     ; Stuck at GND                                                                                             ;
; CGBYPASS       ; Input  ; Info     ; Stuck at GND                                                                                             ;
; SE             ; Input  ; Info     ; Stuck at GND                                                                                             ;
; TRACECLKIN     ; Input  ; Info     ; Stuck at GND                                                                                             ;
; STCLK          ; Input  ; Info     ; Stuck at GND                                                                                             ;
; STCALIB        ; Input  ; Info     ; Stuck at GND                                                                                             ;
; AUXFAULT       ; Input  ; Info     ; Stuck at GND                                                                                             ;
; BIGEND         ; Input  ; Info     ; Stuck at GND                                                                                             ;
; DNOTITRANS     ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; nTRST          ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; TDI            ; Input  ; Info     ; Stuck at GND                                                                                             ;
; INTISR[239..5] ; Input  ; Info     ; Stuck at GND                                                                                             ;
; INTNMI         ; Input  ; Info     ; Stuck at GND                                                                                             ;
; IFLUSH         ; Input  ; Info     ; Stuck at GND                                                                                             ;
; EXRESPD        ; Input  ; Info     ; Stuck at GND                                                                                             ;
; EXRESPS        ; Input  ; Info     ; Stuck at GND                                                                                             ;
; RXEV           ; Input  ; Info     ; Stuck at GND                                                                                             ;
; SLEEPHOLDREQn  ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; SLEEPING       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; EDBGRQ         ; Input  ; Info     ; Stuck at GND                                                                                             ;
; DBGRESTART     ; Input  ; Info     ; Stuck at GND                                                                                             ;
; FIXMASTERTYPE  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; WICENREQ       ; Input  ; Info     ; Stuck at GND                                                                                             ;
; TSVALUEB       ; Input  ; Info     ; Stuck at GND                                                                                             ;
; DBGEN          ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; NIDEN          ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; MPUDISABLE     ; Input  ; Info     ; Stuck at GND                                                                                             ;
; TDO            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; nTDOEN         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; SWV            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; JTAGNSW        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; TRACECLK       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; TRACEDATA      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; MEMATTRI       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; MEMATTRD       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; EXREQD         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; MEMATTRS       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; EXREQS         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; BRCHSTAT       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; HALTED         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; LOCKUP         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; SLEEPDEEP      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; ETMINTNUM      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; ETMINTSTAT     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; TXEV           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; TRCENA         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; CURRPRI        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; DBGRESTARTED   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; SLEEPHOLDACKn  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; GATEHCLK       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; HTMDHADDR      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; HTMDHTRANS     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; HTMDHSIZE      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; HTMDHBURST     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; HTMDHPROT      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; HTMDHWDATA     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; HTMDHWRITE     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; HTMDHRDATA     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; HTMDHREADY     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; HTMDHRESP      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; WICENACK       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; WAKEUP         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; vis_r0_o       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; vis_r1_o       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; vis_r2_o       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; vis_r3_o       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; vis_r4_o       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; vis_r5_o       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; vis_r6_o       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; vis_r7_o       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; vis_r8_o       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; vis_r9_o       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; vis_r10_o      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; vis_r11_o      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; vis_r12_o      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; vis_msp_o      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; vis_psp_o      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; vis_pc_o       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "BUFG:SynClockQuartus.sw_clk|BUFG_altclkctrl_0:altclkctrl_0|BUFG_altclkctrl_0_sub:BUFG_altclkctrl_0_sub_component" ;
+-------------+-------+----------+-------------------------------------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                                                     ;
+-------------+-------+----------+-------------------------------------------------------------------------------------------------------------+
; ena         ; Input ; Info     ; Stuck at VCC                                                                                                ;
; inclk[3..1] ; Input ; Info     ; Stuck at GND                                                                                                ;
+-------------+-------+----------+-------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 35                          ;
; cycloneiii_clkctrl    ; 1                           ;
; cycloneiii_ff         ; 5591                        ;
;     CLR               ; 1075                        ;
;     CLR SCLR          ; 2                           ;
;     CLR SLD           ; 135                         ;
;     ENA               ; 1738                        ;
;     ENA CLR           ; 1978                        ;
;     ENA CLR SCLR      ; 4                           ;
;     ENA CLR SLD       ; 88                          ;
;     SLD               ; 29                          ;
;     plain             ; 542                         ;
; cycloneiii_io_obuf    ; 1                           ;
; cycloneiii_lcell_comb ; 22134                       ;
;     arith             ; 824                         ;
;         2 data inputs ; 391                         ;
;         3 data inputs ; 433                         ;
;     normal            ; 21310                       ;
;         0 data inputs ; 3                           ;
;         1 data inputs ; 64                          ;
;         2 data inputs ; 1000                        ;
;         3 data inputs ; 4398                        ;
;         4 data inputs ; 15845                       ;
; cycloneiii_mac_mult   ; 3                           ;
; cycloneiii_mac_out    ; 3                           ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 128                         ;
;                       ;                             ;
; Max LUT depth         ; 36.00                       ;
; Average LUT depth     ; 18.10                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:01:45     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition
    Info: Processing started: Sat Jul 22 21:11:29 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off CortexM3 -c CortexM3
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /desktop/cortexm3/rtl/cortexm3.v
    Info (12023): Found entity 1: CortexM3 File: D:/Desktop/CortexM3/RTL/CortexM3.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /desktop/cortexm3/rtl/peripheral/buzzer/custom_apb_buzzer.v
    Info (12023): Found entity 1: custom_apb_buzzer File: D:/Desktop/CortexM3/RTL/peripheral/buzzer/custom_apb_buzzer.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /desktop/cortexm3/rtl/peripheral/led/custom_apb_led.v
    Info (12023): Found entity 1: custom_apb_led File: D:/Desktop/CortexM3/RTL/peripheral/led/custom_apb_led.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /desktop/cortexm3/rtl/peripheral/key/custom_apb_key.v
    Info (12023): Found entity 1: custom_apb_key File: D:/Desktop/CortexM3/RTL/peripheral/key/custom_apb_key.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /desktop/cortexm3/rtl/peripheral/lcd/custom_apb_lcd.v
    Info (12023): Found entity 1: custom_apb_lcd File: D:/Desktop/CortexM3/RTL/peripheral/lcd/custom_apb_lcd.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /desktop/cortexm3/rtl/peripheral/timer/cmsdk_apb_timer.v
    Info (12023): Found entity 1: cmsdk_apb_timer File: D:/Desktop/CortexM3/RTL/peripheral/timer/cmsdk_apb_timer.v Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file /desktop/cortexm3/rtl/peripheral/uart/cmsdk_apb_uart.v
    Info (12023): Found entity 1: cmsdk_apb_uart File: D:/Desktop/CortexM3/RTL/peripheral/uart/cmsdk_apb_uart.v Line: 53
Info (12021): Found 1 design units, including 1 entities, in source file /desktop/cortexm3/rtl/peripheral/sram/cmsdk_fpga_sram.v
    Info (12023): Found entity 1: cmsdk_fpga_sram File: D:/Desktop/CortexM3/RTL/peripheral/sram/cmsdk_fpga_sram.v Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file /desktop/cortexm3/rtl/peripheral/sram/cmsdk_ahb_to_sram.v
    Info (12023): Found entity 1: cmsdk_ahb_to_sram File: D:/Desktop/CortexM3/RTL/peripheral/sram/cmsdk_ahb_to_sram.v Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file /desktop/cortexm3/rtl/core/cortexm3ds_logic.v
    Info (12023): Found entity 1: cortexm3ds_logic File: D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file /desktop/cortexm3/rtl/bus/apb/cmsdk_apb_slave_mux.v
    Info (12023): Found entity 1: cmsdk_apb_slave_mux File: D:/Desktop/CortexM3/RTL/bus/Apb/cmsdk_apb_slave_mux.v Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file /desktop/cortexm3/rtl/bus/apb/cmsdk_ahb_to_apb.v
    Info (12023): Found entity 1: cmsdk_ahb_to_apb File: D:/Desktop/CortexM3/RTL/bus/Apb/cmsdk_ahb_to_apb.v Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file /desktop/cortexm3/rtl/bus/ahbmtx/ahbmtxoutstgm2.v
    Info (12023): Found entity 1: AhbMtxOutStgM2 File: D:/Desktop/CortexM3/RTL/bus/AhbMtx/AhbMtxOutStgM2.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file /desktop/cortexm3/rtl/bus/ahbmtx/ahbmtxoutstgm1.v
    Info (12023): Found entity 1: AhbMtxOutStgM1 File: D:/Desktop/CortexM3/RTL/bus/AhbMtx/AhbMtxOutStgM1.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file /desktop/cortexm3/rtl/bus/ahbmtx/ahbmtxoutstgm0.v
    Info (12023): Found entity 1: AhbMtxOutStgM0 File: D:/Desktop/CortexM3/RTL/bus/AhbMtx/AhbMtxOutStgM0.v Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file /desktop/cortexm3/rtl/bus/ahbmtx/ahbmtxinstg.v
    Info (12023): Found entity 1: AhbMtxInStg File: D:/Desktop/CortexM3/RTL/bus/AhbMtx/AhbMtxInStg.v Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file /desktop/cortexm3/rtl/bus/ahbmtx/ahbmtxdecs2.v
    Info (12023): Found entity 1: AhbMtxDecS2 File: D:/Desktop/CortexM3/RTL/bus/AhbMtx/AhbMtxDecS2.v Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file /desktop/cortexm3/rtl/bus/ahbmtx/ahbmtxdecs1.v
    Info (12023): Found entity 1: AhbMtxDecS1 File: D:/Desktop/CortexM3/RTL/bus/AhbMtx/AhbMtxDecS1.v Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file /desktop/cortexm3/rtl/bus/ahbmtx/ahbmtxdecs0.v
    Info (12023): Found entity 1: AhbMtxDecS0 File: D:/Desktop/CortexM3/RTL/bus/AhbMtx/AhbMtxDecS0.v Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file /desktop/cortexm3/rtl/bus/ahbmtx/ahbmtxarbm2.v
    Info (12023): Found entity 1: AhbMtxArbM2 File: D:/Desktop/CortexM3/RTL/bus/AhbMtx/AhbMtxArbM2.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file /desktop/cortexm3/rtl/bus/ahbmtx/ahbmtxarbm1.v
    Info (12023): Found entity 1: AhbMtxArbM1 File: D:/Desktop/CortexM3/RTL/bus/AhbMtx/AhbMtxArbM1.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file /desktop/cortexm3/rtl/bus/ahbmtx/ahbmtxarbm0.v
    Info (12023): Found entity 1: AhbMtxArbM0 File: D:/Desktop/CortexM3/RTL/bus/AhbMtx/AhbMtxArbM0.v Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file /desktop/cortexm3/rtl/bus/ahbmtx/ahbmtx_default_slave.v
    Info (12023): Found entity 1: AhbMtx_default_slave File: D:/Desktop/CortexM3/RTL/bus/AhbMtx/AhbMtx_default_slave.v Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file /desktop/cortexm3/rtl/bus/ahbmtx/ahbmtx.v
    Info (12023): Found entity 1: AhbMtx File: D:/Desktop/CortexM3/RTL/bus/AhbMtx/AhbMtx.v Line: 48
Info (12021): Found 1 design units, including 1 entities, in source file bufg/bufg/synthesis/bufg.v
    Info (12023): Found entity 1: BUFG File: D:/Desktop/CortexM3/Quartus/BUFG/BUFG/synthesis/BUFG.v Line: 6
Info (12021): Found 2 design units, including 2 entities, in source file bufg/bufg/synthesis/submodules/bufg_altclkctrl_0.v
    Info (12023): Found entity 1: BUFG_altclkctrl_0_sub File: D:/Desktop/CortexM3/Quartus/BUFG/BUFG/synthesis/submodules/BUFG_altclkctrl_0.v Line: 28
    Info (12023): Found entity 2: BUFG_altclkctrl_0 File: D:/Desktop/CortexM3/Quartus/BUFG/BUFG/synthesis/submodules/BUFG_altclkctrl_0.v Line: 89
Info (12021): Found 1 design units, including 1 entities, in source file pll/pll.v
    Info (12023): Found entity 1: PLL File: D:/Desktop/CortexM3/Quartus/PLL/PLL.v Line: 39
Warning (10236): Verilog HDL Implicit Net warning at CortexM3.v(795): created implicit net for "TXEN" File: D:/Desktop/CortexM3/RTL/CortexM3.v Line: 795
Warning (10236): Verilog HDL Implicit Net warning at CortexM3.v(796): created implicit net for "BAUDTICK" File: D:/Desktop/CortexM3/RTL/CortexM3.v Line: 796
Warning (10236): Verilog HDL Implicit Net warning at custom_apb_buzzer.v(36): created implicit net for "read_en" File: D:/Desktop/CortexM3/RTL/peripheral/buzzer/custom_apb_buzzer.v Line: 36
Warning (10236): Verilog HDL Implicit Net warning at custom_apb_buzzer.v(37): created implicit net for "write_en" File: D:/Desktop/CortexM3/RTL/peripheral/buzzer/custom_apb_buzzer.v Line: 37
Warning (10236): Verilog HDL Implicit Net warning at custom_apb_led.v(36): created implicit net for "read_en" File: D:/Desktop/CortexM3/RTL/peripheral/led/custom_apb_led.v Line: 36
Warning (10236): Verilog HDL Implicit Net warning at custom_apb_led.v(37): created implicit net for "write_en" File: D:/Desktop/CortexM3/RTL/peripheral/led/custom_apb_led.v Line: 37
Warning (10236): Verilog HDL Implicit Net warning at custom_apb_key.v(36): created implicit net for "read_en" File: D:/Desktop/CortexM3/RTL/peripheral/key/custom_apb_key.v Line: 36
Warning (10236): Verilog HDL Implicit Net warning at custom_apb_lcd.v(42): created implicit net for "read_en" File: D:/Desktop/CortexM3/RTL/peripheral/lcd/custom_apb_lcd.v Line: 42
Warning (10236): Verilog HDL Implicit Net warning at custom_apb_lcd.v(43): created implicit net for "write_en" File: D:/Desktop/CortexM3/RTL/peripheral/lcd/custom_apb_lcd.v Line: 43
Info (12127): Elaborating entity "CortexM3" for the top level hierarchy
Info (12128): Elaborating entity "BUFG" for hierarchy "BUFG:SynClockQuartus.sw_clk" File: D:/Desktop/CortexM3/RTL/CortexM3.v Line: 54
Info (12128): Elaborating entity "BUFG_altclkctrl_0" for hierarchy "BUFG:SynClockQuartus.sw_clk|BUFG_altclkctrl_0:altclkctrl_0" File: D:/Desktop/CortexM3/Quartus/BUFG/BUFG/synthesis/BUFG.v Line: 14
Info (12128): Elaborating entity "BUFG_altclkctrl_0_sub" for hierarchy "BUFG:SynClockQuartus.sw_clk|BUFG_altclkctrl_0:altclkctrl_0|BUFG_altclkctrl_0_sub:BUFG_altclkctrl_0_sub_component" File: D:/Desktop/CortexM3/Quartus/BUFG/BUFG/synthesis/submodules/BUFG_altclkctrl_0.v Line: 112
Info (12128): Elaborating entity "PLL" for hierarchy "PLL:SynClockQuartus.PLL" File: D:/Desktop/CortexM3/RTL/CortexM3.v Line: 60
Info (12128): Elaborating entity "altpll" for hierarchy "PLL:SynClockQuartus.PLL|altpll:altpll_component" File: D:/Desktop/CortexM3/Quartus/PLL/PLL.v Line: 99
Info (12130): Elaborated megafunction instantiation "PLL:SynClockQuartus.PLL|altpll:altpll_component" File: D:/Desktop/CortexM3/Quartus/PLL/PLL.v Line: 99
Info (12133): Instantiated megafunction "PLL:SynClockQuartus.PLL|altpll:altpll_component" with the following parameter: File: D:/Desktop/CortexM3/Quartus/PLL/PLL.v Line: 99
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=PLL"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_altpll.v
    Info (12023): Found entity 1: PLL_altpll File: D:/Desktop/CortexM3/Quartus/db/pll_altpll.v Line: 29
Info (12128): Elaborating entity "PLL_altpll" for hierarchy "PLL:SynClockQuartus.PLL|altpll:altpll_component|PLL_altpll:auto_generated" File: d:/intelfpga/17.1/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "cortexm3ds_logic" for hierarchy "cortexm3ds_logic:ulogic" File: D:/Desktop/CortexM3/RTL/CortexM3.v Line: 290
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6061): object "Aka7z6" assigned a value but never read File: D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v Line: 6061
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6061): object "Xka7z6" assigned a value but never read File: D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v Line: 6061
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6061): object "Ula7z6" assigned a value but never read File: D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v Line: 6061
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6061): object "Rma7z6" assigned a value but never read File: D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v Line: 6061
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object "Ona7z6" assigned a value but never read File: D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v Line: 6062
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object "Loa7z6" assigned a value but never read File: D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v Line: 6062
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object "Ipa7z6" assigned a value but never read File: D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v Line: 6062
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object "Fqa7z6" assigned a value but never read File: D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v Line: 6062
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object "Cra7z6" assigned a value but never read File: D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v Line: 6062
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object "Zra7z6" assigned a value but never read File: D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v Line: 6062
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object "Xsa7z6" assigned a value but never read File: D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v Line: 6062
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object "Vta7z6" assigned a value but never read File: D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v Line: 6062
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object "Tua7z6" assigned a value but never read File: D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v Line: 6062
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object "Rva7z6" assigned a value but never read File: D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v Line: 6062
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object "Pwa7z6" assigned a value but never read File: D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v Line: 6063
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object "Nxa7z6" assigned a value but never read File: D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v Line: 6063
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object "Lya7z6" assigned a value but never read File: D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v Line: 6063
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object "Jza7z6" assigned a value but never read File: D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v Line: 6063
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object "H0b7z6" assigned a value but never read File: D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v Line: 6063
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object "F1b7z6" assigned a value but never read File: D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v Line: 6063
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object "D2b7z6" assigned a value but never read File: D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v Line: 6063
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object "B3b7z6" assigned a value but never read File: D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v Line: 6063
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object "Z3b7z6" assigned a value but never read File: D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v Line: 6063
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object "X4b7z6" assigned a value but never read File: D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v Line: 6063
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object "V5b7z6" assigned a value but never read File: D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v Line: 6064
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object "T6b7z6" assigned a value but never read File: D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v Line: 6064
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object "R7b7z6" assigned a value but never read File: D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v Line: 6064
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object "P8b7z6" assigned a value but never read File: D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v Line: 6064
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object "N9b7z6" assigned a value but never read File: D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v Line: 6064
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object "Lab7z6" assigned a value but never read File: D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v Line: 6064
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object "Jbb7z6" assigned a value but never read File: D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v Line: 6064
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object "Hcb7z6" assigned a value but never read File: D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v Line: 6064
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object "Fdb7z6" assigned a value but never read File: D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v Line: 6064
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object "Deb7z6" assigned a value but never read File: D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v Line: 6064
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6065): object "Bfb7z6" assigned a value but never read File: D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v Line: 6065
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6065): object "Zfb7z6" assigned a value but never read File: D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v Line: 6065
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6065): object "Xgb7z6" assigned a value but never read File: D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v Line: 6065
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6065): object "Vhb7z6" assigned a value but never read File: D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v Line: 6065
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(12998): truncated value with size 33 to match size of target (5) File: D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v Line: 12998
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13001): truncated value with size 33 to match size of target (5) File: D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v Line: 13001
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13008): truncated value with size 33 to match size of target (31) File: D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v Line: 13008
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13043): truncated value with size 33 to match size of target (12) File: D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v Line: 13043
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13067): truncated value with size 33 to match size of target (32) File: D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v Line: 13067
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13072): truncated value with size 33 to match size of target (30) File: D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v Line: 13072
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13110): truncated value with size 33 to match size of target (31) File: D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v Line: 13110
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13119): truncated value with size 33 to match size of target (31) File: D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v Line: 13119
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13128): truncated value with size 33 to match size of target (32) File: D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v Line: 13128
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13134): truncated value with size 33 to match size of target (32) File: D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v Line: 13134
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13142): truncated value with size 33 to match size of target (10) File: D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v Line: 13142
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13146): truncated value with size 33 to match size of target (10) File: D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v Line: 13146
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13157): truncated value with size 33 to match size of target (32) File: D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v Line: 13157
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13170): truncated value with size 33 to match size of target (32) File: D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v Line: 13170
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13185): truncated value with size 33 to match size of target (16) File: D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v Line: 13185
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13187): truncated value with size 33 to match size of target (16) File: D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v Line: 13187
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13223): truncated value with size 33 to match size of target (5) File: D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v Line: 13223
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13233): truncated value with size 33 to match size of target (31) File: D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v Line: 13233
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13240): truncated value with size 33 to match size of target (31) File: D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v Line: 13240
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13244): truncated value with size 33 to match size of target (31) File: D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v Line: 13244
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13253): truncated value with size 33 to match size of target (32) File: D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v Line: 13253
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13255): truncated value with size 33 to match size of target (32) File: D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v Line: 13255
Info (12128): Elaborating entity "AhbMtx" for hierarchy "AhbMtx:AhbMtx" File: D:/Desktop/CortexM3/RTL/CortexM3.v Line: 468
Warning (10034): Output port "SCANOUTHCLK" at AhbMtx.v(337) has no driver File: D:/Desktop/CortexM3/RTL/bus/AhbMtx/AhbMtx.v Line: 337
Info (12128): Elaborating entity "AhbMtxInStg" for hierarchy "AhbMtx:AhbMtx|AhbMtxInStg:u_AhbMtxInStg_0" File: D:/Desktop/CortexM3/RTL/bus/AhbMtx/AhbMtx.v Line: 591
Info (12128): Elaborating entity "AhbMtxDecS0" for hierarchy "AhbMtx:AhbMtx|AhbMtxDecS0:u_ahbmtxdecs0" File: D:/Desktop/CortexM3/RTL/bus/AhbMtx/AhbMtx.v Line: 712
Info (12128): Elaborating entity "AhbMtx_default_slave" for hierarchy "AhbMtx:AhbMtx|AhbMtxDecS0:u_ahbmtxdecs0|AhbMtx_default_slave:u_AhbMtx_default_slave" File: D:/Desktop/CortexM3/RTL/bus/AhbMtx/AhbMtxDecS0.v Line: 164
Info (12128): Elaborating entity "AhbMtxDecS1" for hierarchy "AhbMtx:AhbMtx|AhbMtxDecS1:u_ahbmtxdecs1" File: D:/Desktop/CortexM3/RTL/bus/AhbMtx/AhbMtx.v Line: 743
Info (12128): Elaborating entity "AhbMtxDecS2" for hierarchy "AhbMtx:AhbMtx|AhbMtxDecS2:u_ahbmtxdecs2" File: D:/Desktop/CortexM3/RTL/bus/AhbMtx/AhbMtx.v Line: 782
Info (10264): Verilog HDL Case Statement information at AhbMtxDecS2.v(284): all case item expressions in this case statement are onehot File: D:/Desktop/CortexM3/RTL/bus/AhbMtx/AhbMtxDecS2.v Line: 284
Info (10264): Verilog HDL Case Statement information at AhbMtxDecS2.v(300): all case item expressions in this case statement are onehot File: D:/Desktop/CortexM3/RTL/bus/AhbMtx/AhbMtxDecS2.v Line: 300
Info (10264): Verilog HDL Case Statement information at AhbMtxDecS2.v(315): all case item expressions in this case statement are onehot File: D:/Desktop/CortexM3/RTL/bus/AhbMtx/AhbMtxDecS2.v Line: 315
Info (10264): Verilog HDL Case Statement information at AhbMtxDecS2.v(330): all case item expressions in this case statement are onehot File: D:/Desktop/CortexM3/RTL/bus/AhbMtx/AhbMtxDecS2.v Line: 330
Info (12128): Elaborating entity "AhbMtxOutStgM0" for hierarchy "AhbMtx:AhbMtx|AhbMtxOutStgM0:u_ahbmtxoutstgm0_0" File: D:/Desktop/CortexM3/RTL/bus/AhbMtx/AhbMtx.v Line: 843
Info (12128): Elaborating entity "AhbMtxArbM0" for hierarchy "AhbMtx:AhbMtx|AhbMtxOutStgM0:u_ahbmtxoutstgm0_0|AhbMtxArbM0:u_output_arb" File: D:/Desktop/CortexM3/RTL/bus/AhbMtx/AhbMtxOutStgM0.v Line: 260
Info (12128): Elaborating entity "AhbMtxOutStgM1" for hierarchy "AhbMtx:AhbMtx|AhbMtxOutStgM1:u_ahbmtxoutstgm1_1" File: D:/Desktop/CortexM3/RTL/bus/AhbMtx/AhbMtx.v Line: 891
Info (12128): Elaborating entity "AhbMtxArbM1" for hierarchy "AhbMtx:AhbMtx|AhbMtxOutStgM1:u_ahbmtxoutstgm1_1|AhbMtxArbM1:u_output_arb" File: D:/Desktop/CortexM3/RTL/bus/AhbMtx/AhbMtxOutStgM1.v Line: 212
Info (12128): Elaborating entity "AhbMtxOutStgM2" for hierarchy "AhbMtx:AhbMtx|AhbMtxOutStgM2:u_ahbmtxoutstgm2_2" File: D:/Desktop/CortexM3/RTL/bus/AhbMtx/AhbMtx.v Line: 939
Info (12128): Elaborating entity "AhbMtxArbM2" for hierarchy "AhbMtx:AhbMtx|AhbMtxOutStgM2:u_ahbmtxoutstgm2_2|AhbMtxArbM2:u_output_arb" File: D:/Desktop/CortexM3/RTL/bus/AhbMtx/AhbMtxOutStgM2.v Line: 212
Info (12128): Elaborating entity "cmsdk_ahb_to_sram" for hierarchy "cmsdk_ahb_to_sram:AhbItcm" File: D:/Desktop/CortexM3/RTL/CortexM3.v Line: 500
Info (12128): Elaborating entity "cmsdk_fpga_sram" for hierarchy "cmsdk_fpga_sram:ITCM" File: D:/Desktop/CortexM3/RTL/CortexM3.v Line: 512
Warning (10850): Verilog HDL warning at cmsdk_fpga_sram.v(55): number of words (4440) in memory file does not match the number of elements in the address range [0:16383] File: D:/Desktop/CortexM3/RTL/peripheral/sram/cmsdk_fpga_sram.v Line: 55
Warning (10855): Verilog HDL warning at cmsdk_fpga_sram.v(54): initial value for variable BRAM should be constant File: D:/Desktop/CortexM3/RTL/peripheral/sram/cmsdk_fpga_sram.v Line: 54
Warning (276020): Inferred RAM node "cmsdk_fpga_sram:ITCM|altsyncram:BRAM[0][31]__1" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "cmsdk_fpga_sram:ITCM|altsyncram:BRAM[0][23]__2" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "cmsdk_fpga_sram:ITCM|altsyncram:BRAM[0][15]__3" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "cmsdk_fpga_sram:ITCM|altsyncram:BRAM[0][7]__4" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (19000): Inferred 4 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "cmsdk_fpga_sram:ITCM|altsyncram:BRAM[0][31]__1" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 14
        Info (286033): Parameter NUMWORDS_A set to 16384
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 14
        Info (286033): Parameter NUMWORDS_B set to 16384
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "cmsdk_fpga_sram:ITCM|altsyncram:BRAM[0][23]__2" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 14
        Info (286033): Parameter NUMWORDS_A set to 16384
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 14
        Info (286033): Parameter NUMWORDS_B set to 16384
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "cmsdk_fpga_sram:ITCM|altsyncram:BRAM[0][15]__3" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 14
        Info (286033): Parameter NUMWORDS_A set to 16384
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 14
        Info (286033): Parameter NUMWORDS_B set to 16384
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "cmsdk_fpga_sram:ITCM|altsyncram:BRAM[0][7]__4" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 14
        Info (286033): Parameter NUMWORDS_A set to 16384
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 14
        Info (286033): Parameter NUMWORDS_B set to 16384
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (12128): Elaborating entity "altsyncram" for hierarchy "cmsdk_fpga_sram:ITCM|altsyncram:BRAM[0][31]__1"
Info (12130): Elaborated megafunction instantiation "cmsdk_fpga_sram:ITCM|altsyncram:BRAM[0][31]__1"
Info (12133): Instantiated megafunction "cmsdk_fpga_sram:ITCM|altsyncram:BRAM[0][31]__1" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "14"
    Info (12134): Parameter "NUMWORDS_A" = "16384"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "14"
    Info (12134): Parameter "NUMWORDS_B" = "16384"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_m6h1.tdf
    Info (12023): Found entity 1: altsyncram_m6h1 File: D:/Desktop/CortexM3/Quartus/db/altsyncram_m6h1.tdf Line: 31
Info (12128): Elaborating entity "altsyncram_m6h1" for hierarchy "cmsdk_fpga_sram:ITCM|altsyncram:BRAM[0][31]__1|altsyncram_m6h1:auto_generated" File: d:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_jsa.tdf
    Info (12023): Found entity 1: decode_jsa File: D:/Desktop/CortexM3/Quartus/db/decode_jsa.tdf Line: 22
Info (12128): Elaborating entity "decode_jsa" for hierarchy "cmsdk_fpga_sram:ITCM|altsyncram:BRAM[0][31]__1|altsyncram_m6h1:auto_generated|decode_jsa:decode2" File: D:/Desktop/CortexM3/Quartus/db/altsyncram_m6h1.tdf Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_3nb.tdf
    Info (12023): Found entity 1: mux_3nb File: D:/Desktop/CortexM3/Quartus/db/mux_3nb.tdf Line: 22
Info (12128): Elaborating entity "mux_3nb" for hierarchy "cmsdk_fpga_sram:ITCM|altsyncram:BRAM[0][31]__1|altsyncram_m6h1:auto_generated|mux_3nb:mux3" File: D:/Desktop/CortexM3/Quartus/db/altsyncram_m6h1.tdf Line: 43
Info (12128): Elaborating entity "cmsdk_ahb_to_apb" for hierarchy "cmsdk_ahb_to_apb:ApbBridge" File: D:/Desktop/CortexM3/RTL/CortexM3.v Line: 605
Info (12128): Elaborating entity "cmsdk_apb_slave_mux" for hierarchy "cmsdk_apb_slave_mux:ApbSystem" File: D:/Desktop/CortexM3/RTL/CortexM3.v Line: 767
Info (12128): Elaborating entity "cmsdk_apb_uart" for hierarchy "cmsdk_apb_uart:UART" File: D:/Desktop/CortexM3/RTL/CortexM3.v Line: 802
Info (12128): Elaborating entity "cmsdk_apb_timer" for hierarchy "cmsdk_apb_timer:Timer0" File: D:/Desktop/CortexM3/RTL/CortexM3.v Line: 826
Info (12128): Elaborating entity "custom_apb_lcd" for hierarchy "custom_apb_lcd:LCD" File: D:/Desktop/CortexM3/RTL/CortexM3.v Line: 878
Warning (10235): Verilog HDL Always Construct warning at custom_apb_lcd.v(147): variable "PADDR" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Desktop/CortexM3/RTL/peripheral/lcd/custom_apb_lcd.v Line: 147
Warning (10235): Verilog HDL Always Construct warning at custom_apb_lcd.v(148): variable "data_LCD_CS" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Desktop/CortexM3/RTL/peripheral/lcd/custom_apb_lcd.v Line: 148
Warning (10235): Verilog HDL Always Construct warning at custom_apb_lcd.v(149): variable "data_LCD_RS" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Desktop/CortexM3/RTL/peripheral/lcd/custom_apb_lcd.v Line: 149
Warning (10235): Verilog HDL Always Construct warning at custom_apb_lcd.v(150): variable "data_LCD_WR" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Desktop/CortexM3/RTL/peripheral/lcd/custom_apb_lcd.v Line: 150
Warning (10235): Verilog HDL Always Construct warning at custom_apb_lcd.v(151): variable "data_LCD_RD" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Desktop/CortexM3/RTL/peripheral/lcd/custom_apb_lcd.v Line: 151
Warning (10235): Verilog HDL Always Construct warning at custom_apb_lcd.v(152): variable "data_LCD_RST" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Desktop/CortexM3/RTL/peripheral/lcd/custom_apb_lcd.v Line: 152
Warning (10235): Verilog HDL Always Construct warning at custom_apb_lcd.v(153): variable "data_LCD_BL_CTR" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Desktop/CortexM3/RTL/peripheral/lcd/custom_apb_lcd.v Line: 153
Warning (10235): Verilog HDL Always Construct warning at custom_apb_lcd.v(154): variable "data_LCD_DATA" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Desktop/CortexM3/RTL/peripheral/lcd/custom_apb_lcd.v Line: 154
Warning (10235): Verilog HDL Always Construct warning at custom_apb_lcd.v(155): variable "data_LCD_DATA" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Desktop/CortexM3/RTL/peripheral/lcd/custom_apb_lcd.v Line: 155
Warning (10235): Verilog HDL Always Construct warning at custom_apb_lcd.v(156): variable "data_LCD_DATA" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Desktop/CortexM3/RTL/peripheral/lcd/custom_apb_lcd.v Line: 156
Warning (10235): Verilog HDL Always Construct warning at custom_apb_lcd.v(157): variable "data_LCD_DATA" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Desktop/CortexM3/RTL/peripheral/lcd/custom_apb_lcd.v Line: 157
Warning (10235): Verilog HDL Always Construct warning at custom_apb_lcd.v(158): variable "data_LCD_DATA" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Desktop/CortexM3/RTL/peripheral/lcd/custom_apb_lcd.v Line: 158
Warning (10235): Verilog HDL Always Construct warning at custom_apb_lcd.v(159): variable "data_LCD_DATA" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Desktop/CortexM3/RTL/peripheral/lcd/custom_apb_lcd.v Line: 159
Warning (10235): Verilog HDL Always Construct warning at custom_apb_lcd.v(160): variable "data_LCD_DATA" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Desktop/CortexM3/RTL/peripheral/lcd/custom_apb_lcd.v Line: 160
Warning (10235): Verilog HDL Always Construct warning at custom_apb_lcd.v(161): variable "data_LCD_DATA" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Desktop/CortexM3/RTL/peripheral/lcd/custom_apb_lcd.v Line: 161
Warning (10235): Verilog HDL Always Construct warning at custom_apb_lcd.v(162): variable "data_LCD_DATA" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Desktop/CortexM3/RTL/peripheral/lcd/custom_apb_lcd.v Line: 162
Warning (10235): Verilog HDL Always Construct warning at custom_apb_lcd.v(163): variable "data_LCD_DATA" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Desktop/CortexM3/RTL/peripheral/lcd/custom_apb_lcd.v Line: 163
Warning (10235): Verilog HDL Always Construct warning at custom_apb_lcd.v(164): variable "data_LCD_DATA" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Desktop/CortexM3/RTL/peripheral/lcd/custom_apb_lcd.v Line: 164
Warning (10235): Verilog HDL Always Construct warning at custom_apb_lcd.v(165): variable "data_LCD_DATA" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Desktop/CortexM3/RTL/peripheral/lcd/custom_apb_lcd.v Line: 165
Warning (10235): Verilog HDL Always Construct warning at custom_apb_lcd.v(166): variable "data_LCD_DATA" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Desktop/CortexM3/RTL/peripheral/lcd/custom_apb_lcd.v Line: 166
Warning (10235): Verilog HDL Always Construct warning at custom_apb_lcd.v(167): variable "data_LCD_DATA" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Desktop/CortexM3/RTL/peripheral/lcd/custom_apb_lcd.v Line: 167
Warning (10235): Verilog HDL Always Construct warning at custom_apb_lcd.v(168): variable "data_LCD_DATA" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Desktop/CortexM3/RTL/peripheral/lcd/custom_apb_lcd.v Line: 168
Warning (10235): Verilog HDL Always Construct warning at custom_apb_lcd.v(169): variable "data_LCD_DATA" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Desktop/CortexM3/RTL/peripheral/lcd/custom_apb_lcd.v Line: 169
Info (12128): Elaborating entity "custom_apb_key" for hierarchy "custom_apb_key:Key" File: D:/Desktop/CortexM3/RTL/CortexM3.v Line: 900
Info (12128): Elaborating entity "custom_apb_led" for hierarchy "custom_apb_led:LED" File: D:/Desktop/CortexM3/RTL/CortexM3.v Line: 922
Warning (10235): Verilog HDL Always Construct warning at custom_apb_led.v(67): variable "PADDR" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Desktop/CortexM3/RTL/peripheral/led/custom_apb_led.v Line: 67
Warning (10235): Verilog HDL Always Construct warning at custom_apb_led.v(68): variable "data_led" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Desktop/CortexM3/RTL/peripheral/led/custom_apb_led.v Line: 68
Info (12128): Elaborating entity "custom_apb_buzzer" for hierarchy "custom_apb_buzzer:Buzzer" File: D:/Desktop/CortexM3/RTL/CortexM3.v Line: 944
Warning (10235): Verilog HDL Always Construct warning at custom_apb_buzzer.v(67): variable "PADDR" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Desktop/CortexM3/RTL/peripheral/buzzer/custom_apb_buzzer.v Line: 67
Warning (10235): Verilog HDL Always Construct warning at custom_apb_buzzer.v(68): variable "data_buzzer" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Desktop/CortexM3/RTL/peripheral/buzzer/custom_apb_buzzer.v Line: 68
Info (278001): Inferred 2 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "cortexm3ds_logic:ulogic|Mult0" File: D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v Line: 13205
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "cortexm3ds_logic:ulogic|Add25" File: D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v Line: 13168
Info (12130): Elaborated megafunction instantiation "cortexm3ds_logic:ulogic|lpm_mult:Mult0" File: D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v Line: 13205
Info (12133): Instantiated megafunction "cortexm3ds_logic:ulogic|lpm_mult:Mult0" with the following parameter: File: D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v Line: 13205
    Info (12134): Parameter "LPM_WIDTHA" = "32"
    Info (12134): Parameter "LPM_WIDTHB" = "32"
    Info (12134): Parameter "LPM_WIDTHP" = "64"
    Info (12134): Parameter "LPM_WIDTHR" = "64"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf
    Info (12023): Found entity 1: mult_7dt File: D:/Desktop/CortexM3/Quartus/db/mult_7dt.tdf Line: 30
Info (12130): Elaborated megafunction instantiation "cortexm3ds_logic:ulogic|lpm_add_sub:Add25" File: D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v Line: 13168
Info (12133): Instantiated megafunction "cortexm3ds_logic:ulogic|lpm_add_sub:Add25" with the following parameter: File: D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v Line: 13168
    Info (12134): Parameter "LPM_WIDTH" = "32"
    Info (12134): Parameter "LPM_DIRECTION" = "DEFAULT"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "ONE_INPUT_IS_CONSTANT" = "NO"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_pvi.tdf
    Info (12023): Found entity 1: add_sub_pvi File: D:/Desktop/CortexM3/Quartus/db/add_sub_pvi.tdf Line: 22
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following DSP element node(s):
        Warning (14320): Synthesized away node "cortexm3ds_logic:ulogic|lpm_mult:Mult0|mult_7dt:auto_generated|mac_mult7" File: D:/Desktop/CortexM3/Quartus/db/mult_7dt.tdf Line: 66
        Warning (14320): Synthesized away node "cortexm3ds_logic:ulogic|lpm_mult:Mult0|mult_7dt:auto_generated|mac_out8" File: D:/Desktop/CortexM3/Quartus/db/mult_7dt.tdf Line: 90
Warning (12241): 9 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13014): Ignored 84 buffer(s)
    Info (13019): Ignored 84 SOFT buffer(s)
Info (13000): Registers with preset signals will power-up high File: D:/Desktop/CortexM3/RTL/peripheral/uart/cmsdk_apb_uart.v Line: 475
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286030): Timing-Driven Synthesis is running
Info (17049): 57 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 25684 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 8 input pins
    Info (21059): Implemented 26 output pins
    Info (21060): Implemented 1 bidirectional pins
    Info (21061): Implemented 25513 logic cells
    Info (21064): Implemented 128 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 6 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 109 warnings
    Info: Peak virtual memory: 7691 megabytes
    Info: Processing ended: Sat Jul 22 21:15:10 2023
    Info: Elapsed time: 00:03:41
    Info: Total CPU time (on all processors): 00:03:51


