<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="PapilioProSDRAM-Z.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="MEMTEST.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="MEMTEST.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="MEMTEST.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="MEMTEST.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="MEMTEST.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="MEMTEST.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="MEMTEST.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="MEMTEST.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="MEMTEST.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="MEMTEST.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MEMTEST.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="MEMTEST.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="MEMTEST.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="MEMTEST.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="MEMTEST.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="MEMTEST.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="MEMTEST.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="MEMTEST.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="MEMTEST.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="MEMTEST.xst"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="MEMTEST_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="MEMTEST_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="MEMTEST_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="MEMTEST_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="MEMTEST_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="MEMTEST_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="MEMTEST_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="MEMTEST_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="MEMTEST_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="MEMTEST_par.xrpt"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="MEMTEST_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="MEMTEST_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="MEMTEST_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_ASY" xil_pn:name="ipcore_dir/mcs.asy" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="ipcore_dir/mcs.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="memtest.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="memtest.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="memtest.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1408749745" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1408749744">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1408749745" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="3712583103072447604" xil_pn:start_ts="1408749745">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1408749745" xil_pn:in_ck="-1923884633812756942" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-7302460763861518717" xil_pn:start_ts="1408749745">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/dcm32to50.v"/>
      <outfile xil_pn:name="ipcore_dir/mcs.ngc"/>
      <outfile xil_pn:name="ipcore_dir/mcs.v"/>
    </transform>
    <transform xil_pn:end_ts="1408574635" xil_pn:in_ck="7506081989635163632" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1408574635">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1408749745" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="8484279911546345014" xil_pn:start_ts="1408749745">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1408749745" xil_pn:in_ck="7506081989635163632" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="250970745955965653" xil_pn:start_ts="1408749745">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1408749745" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-1998719613093689075" xil_pn:start_ts="1408749745">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1408755149" xil_pn:in_ck="-7052963548117622028" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="6737197195820512690" xil_pn:start_ts="1408755135">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="MEMTEST.lso"/>
      <outfile xil_pn:name="MEMTEST.ngc"/>
      <outfile xil_pn:name="MEMTEST.ngr"/>
      <outfile xil_pn:name="MEMTEST.prj"/>
      <outfile xil_pn:name="MEMTEST.stx"/>
      <outfile xil_pn:name="MEMTEST.syr"/>
      <outfile xil_pn:name="MEMTEST.xst"/>
      <outfile xil_pn:name="MEMTEST_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1408749763" xil_pn:in_ck="8073688743086011559" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="1262981232182921697" xil_pn:start_ts="1408749763">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1408755156" xil_pn:in_ck="7774268266443333589" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-2943858020272849455" xil_pn:start_ts="1408755149">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="MEMTEST.bld"/>
      <outfile xil_pn:name="MEMTEST.ngd"/>
      <outfile xil_pn:name="MEMTEST_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1408755181" xil_pn:in_ck="-164874821445137199" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="-6293099775700639387" xil_pn:start_ts="1408755156">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="MEMTEST.pcf"/>
      <outfile xil_pn:name="MEMTEST_map.map"/>
      <outfile xil_pn:name="MEMTEST_map.mrp"/>
      <outfile xil_pn:name="MEMTEST_map.ncd"/>
      <outfile xil_pn:name="MEMTEST_map.ngm"/>
      <outfile xil_pn:name="MEMTEST_map.xrpt"/>
      <outfile xil_pn:name="MEMTEST_summary.xml"/>
      <outfile xil_pn:name="MEMTEST_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1408755206" xil_pn:in_ck="8011798427246547050" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="93661965788626211" xil_pn:start_ts="1408755181">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="MEMTEST.ncd"/>
      <outfile xil_pn:name="MEMTEST.pad"/>
      <outfile xil_pn:name="MEMTEST.par"/>
      <outfile xil_pn:name="MEMTEST.ptwx"/>
      <outfile xil_pn:name="MEMTEST.unroutes"/>
      <outfile xil_pn:name="MEMTEST.xpi"/>
      <outfile xil_pn:name="MEMTEST_pad.csv"/>
      <outfile xil_pn:name="MEMTEST_pad.txt"/>
      <outfile xil_pn:name="MEMTEST_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1408755229" xil_pn:in_ck="121245940162833058" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="5341574683187206424" xil_pn:start_ts="1408755206">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="MEMTEST.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="memtest.bgn"/>
      <outfile xil_pn:name="memtest.bit"/>
      <outfile xil_pn:name="memtest.drc"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1408755206" xil_pn:in_ck="4726862469748840013" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416184" xil_pn:start_ts="1408755199">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="MEMTEST.twr"/>
      <outfile xil_pn:name="MEMTEST.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
