<profile>

<section name = "Vivado HLS Report for 'cic'" level="0">
<item name = "Date">Sat May 25 12:12:27 2024
</item>
<item name = "Version">2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)</item>
<item name = "Project">hls_cic</item>
<item name = "Solution">solution1</item>
<item name = "Product family">artix7</item>
<item name = "Target device">xc7a200tfbg676-2</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Target clock period (ns)">10.00</item>
<item name = "Clock uncertainty (ns)">1.25</item>
<item name = "Estimated clock period (ns)">7.643</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">68, 68, 68, 68, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- L1">65, 65, 3, 1, 1, 64, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 576</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, -, -</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 87</column>
<column name="Register">-, -, 650, -</column>
<specialColumn name="Available">730, 740, 269200, 129000</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="di_1_fu_103_p2">+, 0, 0, 15, 7, 1</column>
<column name="p_Val2_5_fu_117_p2">+, 0, 0, 53, 46, 46</column>
<column name="p_Val2_8_1_fu_133_p2">+, 0, 0, 53, 46, 46</column>
<column name="p_Val2_8_2_fu_149_p2">+, 0, 0, 53, 46, 46</column>
<column name="p_Val2_8_3_fu_164_p2">+, 0, 0, 53, 46, 46</column>
<column name="p_Val2_8_4_fu_180_p2">+, 0, 0, 53, 46, 46</column>
<column name="ap_return">-, 0, 0, 53, 46, 46</column>
<column name="p_Val2_2_1_fu_218_p2">-, 0, 0, 53, 46, 46</column>
<column name="p_Val2_2_2_fu_233_p2">-, 0, 0, 53, 46, 46</column>
<column name="p_Val2_2_3_fu_248_p2">-, 0, 0, 53, 46, 46</column>
<column name="p_Val2_2_fu_202_p2">-, 0, 0, 53, 46, 46</column>
<column name="ENTRADA_V_0_load_A">and, 0, 0, 2, 1, 1</column>
<column name="ENTRADA_V_0_load_B">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3_pp0_stage0_iter1">and, 0, 0, 2, 1, 1</column>
<column name="ENTRADA_V_0_state_cmp_full">icmp, 0, 0, 8, 2, 1</column>
<column name="exitcond1_fu_97_p2">icmp, 0, 0, 11, 7, 8</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ENTRADA_V_0_data_out">9, 2, 16, 32</column>
<column name="ENTRADA_V_0_state">15, 3, 2, 6</column>
<column name="ENTRADA_V_TDATA_blk_n">9, 2, 1, 2</column>
<column name="ap_NS_fsm">27, 5, 1, 5</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter2">9, 2, 1, 2</column>
<column name="di_reg_86">9, 2, 7, 14</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ENTRADA_V_0_payload_A">16, 0, 16, 0</column>
<column name="ENTRADA_V_0_payload_B">16, 0, 16, 0</column>
<column name="ENTRADA_V_0_sel_rd">1, 0, 1, 0</column>
<column name="ENTRADA_V_0_sel_wr">1, 0, 1, 0</column>
<column name="ENTRADA_V_0_state">2, 0, 2, 0</column>
<column name="agg_result_V_reg_74">46, 0, 46, 0</column>
<column name="ap_CS_fsm">4, 0, 4, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="deriv_V_0">46, 0, 46, 0</column>
<column name="deriv_V_1">46, 0, 46, 0</column>
<column name="deriv_V_2">46, 0, 46, 0</column>
<column name="deriv_V_3">46, 0, 46, 0</column>
<column name="deriv_V_4">46, 0, 46, 0</column>
<column name="di_reg_86">7, 0, 7, 0</column>
<column name="exitcond1_reg_270">1, 0, 1, 0</column>
<column name="exitcond1_reg_270_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="inte_V_0">46, 0, 46, 0</column>
<column name="inte_V_1">46, 0, 46, 0</column>
<column name="inte_V_2">46, 0, 46, 0</column>
<column name="inte_V_3">46, 0, 46, 0</column>
<column name="inte_V_4">46, 0, 46, 0</column>
<column name="p_Val2_2_1_reg_289">46, 0, 46, 0</column>
<column name="p_Val2_8_1_reg_279">46, 0, 46, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, cic, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, cic, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, cic, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, cic, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, cic, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, cic, return value</column>
<column name="ap_return">out, 46, ap_ctrl_hs, cic, return value</column>
<column name="ENTRADA_V_TDATA">in, 16, axis, ENTRADA_V, pointer</column>
<column name="ENTRADA_V_TVALID">in, 1, axis, ENTRADA_V, pointer</column>
<column name="ENTRADA_V_TREADY">out, 1, axis, ENTRADA_V, pointer</column>
</table>
</item>
</section>

<section name = "Critical Path" level="0">
<item name = "Max Delay">7.64</item>
<item name = "Critical Path Table"><table name="Critical Path Table" hasTotal="0">
<keys size="15">Name, Operator, Delay, Accumulated Delay, Store Source, Resource, Core, Interface, Type, Port, Array, Scope, Pointer, Callee, Phi Node</keys>
<column name="'inte_V_2_load', cic.cpp:33">load, 0.00, 0.00, -, -, -, -, -, -, -, -, &apos;inte_V_2&apos;, -, -</column>
<column name="'p_Val2_8_2', cic.cpp:33">add, 2.55, 2.55, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'p_Val2_8_3', cic.cpp:33">add, 2.55, 5.10, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'p_Val2_8_4', cic.cpp:33">add, 2.55, 7.64, -, -, -, -, -, -, -, -, -, -, -</column>
</table>
</item>
</section>
</profile>
