// Seed: 1113169148
module module_0 (
    output tri id_0,
    output tri0 id_1,
    input tri1 id_2,
    output tri id_3,
    input uwire id_4,
    input uwire id_5,
    input wire module_0,
    input supply1 id_7,
    input tri0 id_8,
    input tri0 id_9,
    output supply1 id_10
);
  assign id_1 = 1;
endmodule
module module_1 (
    input supply0 id_0,
    input wor id_1,
    output supply1 id_2,
    input wire id_3,
    output logic id_4,
    input supply1 id_5,
    input logic id_6,
    output logic id_7,
    input tri1 id_8,
    output supply0 id_9,
    output wand id_10,
    input wand id_11
);
  wor id_13 = id_11 | id_13;
  initial begin
    id_4 <= id_6;
  end
  tri0 id_14;
  wire id_15;
  initial begin
    $display(1 == id_14, id_5, id_8 - id_3 < id_13, id_14);
    id_7 <= 1;
  end
  assign id_10 = 1;
  module_0(
      id_14, id_2, id_11, id_14, id_1, id_0, id_0, id_5, id_1, id_5, id_9
  );
endmodule
