Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Tue Sep 24 01:22:41 2024
| Host         : DESKTOP-HIIQ18E running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file pong_top_control_sets_placed.rpt
| Design       : pong_top
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    23 |
|    Minimum number of control sets                        |    23 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    64 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    23 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     3 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |    12 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              51 |           27 |
| No           | No                    | Yes                    |              84 |           30 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |             254 |           93 |
| Yes          | No                    | Yes                    |              85 |           36 |
| Yes          | Yes                   | No                     |              14 |            5 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+------------------------------------------------------------------------------------+-----------------------------------------+------------------+----------------+--------------+
|   Clock Signal   |                                    Enable Signal                                   |             Set/Reset Signal            | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------+------------------------------------------------------------------------------------+-----------------------------------------+------------------+----------------+--------------+
|  clock_IBUF_BUFG | collision/hit_racket_l_o_reg[1]_0[0]                                               | motion/tmp_hit_racket_l0                |                1 |              2 |         2.00 |
|  clock_IBUF_BUFG | collision/hit_racket_r_o_reg[1]_0[0]                                               | motion/tmp_hit_racket_r0                |                1 |              2 |         2.00 |
|  clock_IBUF_BUFG | motion/count_hits                                                                  | score_display_inst/game_over_o_reg_0[0] |                1 |              2 |         2.00 |
|  clock_IBUF_BUFG | collision/E[0]                                                                     | motion/tmp_hit_wall0                    |                1 |              3 |         3.00 |
|  clock_IBUF_BUFG | clk_enable/game_enable                                                             | clk_enable/AR[0]                        |                1 |              4 |         4.00 |
|  clk_enable/CLK  |                                                                                    | clk_enable/AR[0]                        |                2 |              6 |         3.00 |
|  clock_IBUF_BUFG | collision/FSM_onehot_current_state_reg[2][0]                                       | score_display_inst/player_left_score0   |                2 |              7 |         3.50 |
|  clock_IBUF_BUFG | collision/FSM_onehot_current_state_reg[2]_0[0]                                     | score_display_inst/player_left_score0   |                3 |              7 |         2.33 |
|  clock_IBUF_BUFG | visualization/Vcnt                                                                 | clk_enable/AR[0]                        |                2 |             10 |         5.00 |
|  clock_IBUF_BUFG | motion/speed                                                                       | score_display_inst/game_over_o_reg_0[0] |                2 |             10 |         5.00 |
|  clock_IBUF_BUFG | clk_enable/E[0]                                                                    | clk_enable/AR[0]                        |                7 |             12 |         1.71 |
|  clock_IBUF_BUFG | motion/delta_x[9]_i_1_n_0                                                          | clk_enable/AR[0]                        |               11 |             20 |         1.82 |
|  clock_IBUF_BUFG | clk_enable/game_enable                                                             | motion/ball_x0                          |                9 |             20 |         2.22 |
|  clock_IBUF_BUFG | controller_interface2/pos_i                                                        |                                         |                8 |             31 |         3.88 |
|  clock_IBUF_BUFG | controller_interface1/pos_i                                                        |                                         |                8 |             31 |         3.88 |
|  clock_IBUF_BUFG | controller_interface2/debounce_signal/counter[31]_i_1__4_n_0                       |                                         |               13 |             32 |         2.46 |
|  clock_IBUF_BUFG | controller_interface2/g_debounce_signals[0].debounce_signal/counter[31]_i_1__2_n_0 |                                         |               14 |             32 |         2.29 |
|  clock_IBUF_BUFG | controller_interface2/g_debounce_signals[1].debounce_signal/counter[31]_i_1__3_n_0 |                                         |               10 |             32 |         3.20 |
|  clock_IBUF_BUFG | controller_interface1/g_debounce_signals[1].debounce_signal/counter[31]_i_1__0_n_0 |                                         |               12 |             32 |         2.67 |
|  clock_IBUF_BUFG | controller_interface1/debounce_signal/counter[31]_i_1__1_n_0                       |                                         |               16 |             32 |         2.00 |
|  clock_IBUF_BUFG | controller_interface1/g_debounce_signals[0].debounce_signal/counter[31]_i_1_n_0    |                                         |               12 |             32 |         2.67 |
|  clock_IBUF_BUFG |                                                                                    |                                         |               27 |             51 |         1.89 |
|  clock_IBUF_BUFG |                                                                                    | clk_enable/AR[0]                        |               28 |             78 |         2.79 |
+------------------+------------------------------------------------------------------------------------+-----------------------------------------+------------------+----------------+--------------+


