#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue Dec  4 22:28:28 2018
# Process ID: 28412
# Current directory: C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.runs/VISION_driver_block_design_0_0_synth_1
# Command line: vivado.exe -log VISION_driver_block_design_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source VISION_driver_block_design_0_0.tcl
# Log file: C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.runs/VISION_driver_block_design_0_0_synth_1/VISION_driver_block_design_0_0.vds
# Journal file: C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.runs/VISION_driver_block_design_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source VISION_driver_block_design_0_0.tcl -notrace
Command: synth_design -top VISION_driver_block_design_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 27120 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 413.891 ; gain = 103.023
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'VISION_driver_block_design_0_0' [c:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/ip/VISION_driver_block_design_0_0/synth/VISION_driver_block_design_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'driver_block_design' [c:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/ipshared/bb19/src/driver_block_design.v:13]
INFO: [Synth 8-6157] synthesizing module 'driver_block_design_interrupt_0_0' [c:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/ip/VISION_driver_block_design_0_0/src/driver_block_design_interrupt_0_0/synth/driver_block_design_interrupt_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'interrupt' [c:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/ip/VISION_driver_block_design_0_0/ipshared/445d/INTERRUPT_DRIVER.srcs/sources_1/new/interrupt.v:23]
INFO: [Synth 8-6155] done synthesizing module 'interrupt' (1#1) [c:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/ip/VISION_driver_block_design_0_0/ipshared/445d/INTERRUPT_DRIVER.srcs/sources_1/new/interrupt.v:23]
INFO: [Synth 8-6155] done synthesizing module 'driver_block_design_interrupt_0_0' (2#1) [c:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/ip/VISION_driver_block_design_0_0/src/driver_block_design_interrupt_0_0/synth/driver_block_design_interrupt_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'driver_block_design_mean_machine_module_0_0' [c:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/ip/VISION_driver_block_design_0_0/src/driver_block_design_mean_machine_module_0_0/synth/driver_block_design_mean_machine_module_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'mean_machine_module' [c:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/ip/VISION_driver_block_design_0_0/ipshared/65d9/mean_machine_module.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mean_machine_module' (3#1) [c:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/ip/VISION_driver_block_design_0_0/ipshared/65d9/mean_machine_module.v:23]
INFO: [Synth 8-6155] done synthesizing module 'driver_block_design_mean_machine_module_0_0' (4#1) [c:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/ip/VISION_driver_block_design_0_0/src/driver_block_design_mean_machine_module_0_0/synth/driver_block_design_mean_machine_module_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'driver_block_design_sout_module_0_0' [c:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/ip/VISION_driver_block_design_0_0/src/driver_block_design_sout_module_0_0/synth/driver_block_design_sout_module_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'sout_module' [c:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/ip/VISION_driver_block_design_0_0/ipshared/0c16/sout_module.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sout_module' (5#1) [c:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/ip/VISION_driver_block_design_0_0/ipshared/0c16/sout_module.v:23]
INFO: [Synth 8-6155] done synthesizing module 'driver_block_design_sout_module_0_0' (6#1) [c:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/ip/VISION_driver_block_design_0_0/src/driver_block_design_sout_module_0_0/synth/driver_block_design_sout_module_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'driver_block_design_sout_module_1_0' [c:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/ip/VISION_driver_block_design_0_0/src/driver_block_design_sout_module_1_0/synth/driver_block_design_sout_module_1_0.v:58]
INFO: [Synth 8-6155] done synthesizing module 'driver_block_design_sout_module_1_0' (7#1) [c:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/ip/VISION_driver_block_design_0_0/src/driver_block_design_sout_module_1_0/synth/driver_block_design_sout_module_1_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'driver_block_design_sout_module_9_0' [c:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/ip/VISION_driver_block_design_0_0/src/driver_block_design_sout_module_9_0/synth/driver_block_design_sout_module_9_0.v:58]
INFO: [Synth 8-6155] done synthesizing module 'driver_block_design_sout_module_9_0' (8#1) [c:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/ip/VISION_driver_block_design_0_0/src/driver_block_design_sout_module_9_0/synth/driver_block_design_sout_module_9_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'driver_block_design_sout_module_1_1' [c:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/ip/VISION_driver_block_design_0_0/src/driver_block_design_sout_module_1_1/synth/driver_block_design_sout_module_1_1.v:58]
INFO: [Synth 8-6155] done synthesizing module 'driver_block_design_sout_module_1_1' (9#1) [c:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/ip/VISION_driver_block_design_0_0/src/driver_block_design_sout_module_1_1/synth/driver_block_design_sout_module_1_1.v:58]
INFO: [Synth 8-6157] synthesizing module 'driver_block_design_sout_module_2_0' [c:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/ip/VISION_driver_block_design_0_0/src/driver_block_design_sout_module_2_0/synth/driver_block_design_sout_module_2_0.v:58]
INFO: [Synth 8-6155] done synthesizing module 'driver_block_design_sout_module_2_0' (10#1) [c:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/ip/VISION_driver_block_design_0_0/src/driver_block_design_sout_module_2_0/synth/driver_block_design_sout_module_2_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'driver_block_design_sout_module_3_0' [c:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/ip/VISION_driver_block_design_0_0/src/driver_block_design_sout_module_3_0/synth/driver_block_design_sout_module_3_0.v:58]
INFO: [Synth 8-6155] done synthesizing module 'driver_block_design_sout_module_3_0' (11#1) [c:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/ip/VISION_driver_block_design_0_0/src/driver_block_design_sout_module_3_0/synth/driver_block_design_sout_module_3_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'driver_block_design_sout_module_3_1' [c:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/ip/VISION_driver_block_design_0_0/src/driver_block_design_sout_module_3_1/synth/driver_block_design_sout_module_3_1.v:58]
INFO: [Synth 8-6155] done synthesizing module 'driver_block_design_sout_module_3_1' (12#1) [c:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/ip/VISION_driver_block_design_0_0/src/driver_block_design_sout_module_3_1/synth/driver_block_design_sout_module_3_1.v:58]
INFO: [Synth 8-6157] synthesizing module 'driver_block_design_sout_module_3_2' [c:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/ip/VISION_driver_block_design_0_0/src/driver_block_design_sout_module_3_2/synth/driver_block_design_sout_module_3_2.v:58]
INFO: [Synth 8-6155] done synthesizing module 'driver_block_design_sout_module_3_2' (13#1) [c:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/ip/VISION_driver_block_design_0_0/src/driver_block_design_sout_module_3_2/synth/driver_block_design_sout_module_3_2.v:58]
INFO: [Synth 8-6157] synthesizing module 'driver_block_design_sout_module_4_0' [c:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/ip/VISION_driver_block_design_0_0/src/driver_block_design_sout_module_4_0/synth/driver_block_design_sout_module_4_0.v:58]
INFO: [Synth 8-6155] done synthesizing module 'driver_block_design_sout_module_4_0' (14#1) [c:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/ip/VISION_driver_block_design_0_0/src/driver_block_design_sout_module_4_0/synth/driver_block_design_sout_module_4_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'driver_block_design_sout_module_5_0' [c:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/ip/VISION_driver_block_design_0_0/src/driver_block_design_sout_module_5_0/synth/driver_block_design_sout_module_5_0.v:58]
INFO: [Synth 8-6155] done synthesizing module 'driver_block_design_sout_module_5_0' (15#1) [c:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/ip/VISION_driver_block_design_0_0/src/driver_block_design_sout_module_5_0/synth/driver_block_design_sout_module_5_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'driver_block_design_sout_module_6_0' [c:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/ip/VISION_driver_block_design_0_0/src/driver_block_design_sout_module_6_0/synth/driver_block_design_sout_module_6_0.v:58]
INFO: [Synth 8-6155] done synthesizing module 'driver_block_design_sout_module_6_0' (16#1) [c:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/ip/VISION_driver_block_design_0_0/src/driver_block_design_sout_module_6_0/synth/driver_block_design_sout_module_6_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'driver_block_design_xlconstant_0_0' [c:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/ip/VISION_driver_block_design_0_0/src/driver_block_design_xlconstant_0_0/synth/driver_block_design_xlconstant_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_5_xlconstant' [c:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/ip/VISION_driver_block_design_0_0/ipshared/f1c3/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 1 - type: integer 
	Parameter CONST_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_5_xlconstant' (17#1) [c:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/ip/VISION_driver_block_design_0_0/ipshared/f1c3/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'driver_block_design_xlconstant_0_0' (18#1) [c:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/ip/VISION_driver_block_design_0_0/src/driver_block_design_xlconstant_0_0/synth/driver_block_design_xlconstant_0_0.v:57]
INFO: [Synth 8-6155] done synthesizing module 'driver_block_design' (19#1) [c:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/ipshared/bb19/src/driver_block_design.v:13]
INFO: [Synth 8-6155] done synthesizing module 'VISION_driver_block_design_0_0' (20#1) [c:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/ip/VISION_driver_block_design_0_0/synth/VISION_driver_block_design_0_0.v:58]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 469.449 ; gain = 158.582
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 469.449 ; gain = 158.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 469.449 ; gain = 158.582
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/ip/VISION_driver_block_design_0_0/src/driver_block_design_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/ip/VISION_driver_block_design_0_0/src/driver_block_design_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.runs/VISION_driver_block_design_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.runs/VISION_driver_block_design_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.208 . Memory (MB): peak = 830.480 ; gain = 1.570
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:25 ; elapsed = 00:00:38 . Memory (MB): peak = 830.480 ; gain = 519.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:25 ; elapsed = 00:00:38 . Memory (MB): peak = 830.480 ; gain = 519.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst/mean_machine_module_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/sout_module_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/sout_module_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/xlconstant_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/interrupt_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/sout_module_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/sout_module_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/sout_module_4. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/sout_module_5. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/sout_module_6. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/sout_module_7. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/sout_module_8. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/sout_module_9. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/sout_module_10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst. (constraint file  C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.runs/VISION_driver_block_design_0_0_synth_1/dont_touch.xdc, line 51).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:38 . Memory (MB): peak = 830.480 ; gain = 519.613
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "latch_select" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_active_data" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:26 ; elapsed = 00:00:39 . Memory (MB): peak = 830.480 ; gain = 519.613
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 11    
	   3 Input     32 Bit       Adders := 11    
	   2 Input     11 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 3     
+---Registers : 
	               11 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 19    
+---Multipliers : 
	                11x32  Multipliers := 11    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   9 Input     11 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 29    
	   9 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 11    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module interrupt 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 16    
Module mean_machine_module 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 3     
+---Registers : 
	               11 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   9 Input     11 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   9 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module sout_module 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Multipliers : 
	                11x32  Multipliers := 1     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:43 . Memory (MB): peak = 830.480 ; gain = 519.613
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:47 ; elapsed = 00:01:13 . Memory (MB): peak = 830.480 ; gain = 519.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:48 ; elapsed = 00:01:16 . Memory (MB): peak = 845.320 ; gain = 534.453
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:48 ; elapsed = 00:01:17 . Memory (MB): peak = 846.090 ; gain = 535.223
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:50 ; elapsed = 00:01:20 . Memory (MB): peak = 846.090 ; gain = 535.223
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:50 ; elapsed = 00:01:20 . Memory (MB): peak = 846.090 ; gain = 535.223
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:51 ; elapsed = 00:01:20 . Memory (MB): peak = 846.090 ; gain = 535.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:51 ; elapsed = 00:01:20 . Memory (MB): peak = 846.090 ; gain = 535.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:51 ; elapsed = 00:01:20 . Memory (MB): peak = 846.090 ; gain = 535.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:51 ; elapsed = 00:01:20 . Memory (MB): peak = 846.090 ; gain = 535.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    44|
|2     |LUT1   |    89|
|3     |LUT2   |   115|
|4     |LUT3   |    27|
|5     |LUT4   |     6|
|6     |LUT5   |    28|
|7     |LUT6   |   141|
|8     |MUXF7  |    44|
|9     |FDCE   |    16|
|10    |FDPE   |     7|
|11    |FDRE   |    11|
+------+-------+------+

Report Instance Areas: 
+------+--------------------------+--------------------------------------------+------+
|      |Instance                  |Module                                      |Cells |
+------+--------------------------+--------------------------------------------+------+
|1     |top                       |                                            |   528|
|2     |  inst                    |driver_block_design                         |   528|
|3     |    interrupt_0           |driver_block_design_interrupt_0_0           |    11|
|4     |      inst                |interrupt                                   |    11|
|5     |    mean_machine_module_0 |driver_block_design_mean_machine_module_0_0 |    66|
|6     |      inst                |mean_machine_module                         |    66|
|7     |    sout_module_0         |driver_block_design_sout_module_0_0         |    41|
|8     |      inst                |sout_module_9                               |    33|
|9     |    sout_module_1         |driver_block_design_sout_module_1_0         |    41|
|10    |      inst                |sout_module_8                               |    33|
|11    |    sout_module_10        |driver_block_design_sout_module_9_0         |    41|
|12    |      inst                |sout_module_7                               |    33|
|13    |    sout_module_2         |driver_block_design_sout_module_1_1         |    41|
|14    |      inst                |sout_module_6                               |    33|
|15    |    sout_module_3         |driver_block_design_sout_module_2_0         |    41|
|16    |      inst                |sout_module_5                               |    33|
|17    |    sout_module_4         |driver_block_design_sout_module_3_0         |    41|
|18    |      inst                |sout_module_4                               |    33|
|19    |    sout_module_5         |driver_block_design_sout_module_3_1         |    41|
|20    |      inst                |sout_module_3                               |    33|
|21    |    sout_module_6         |driver_block_design_sout_module_3_2         |    41|
|22    |      inst                |sout_module_2                               |    33|
|23    |    sout_module_7         |driver_block_design_sout_module_4_0         |    41|
|24    |      inst                |sout_module_1                               |    33|
|25    |    sout_module_8         |driver_block_design_sout_module_5_0         |    41|
|26    |      inst                |sout_module_0                               |    33|
|27    |    sout_module_9         |driver_block_design_sout_module_6_0         |    41|
|28    |      inst                |sout_module                                 |    33|
|29    |    xlconstant_0          |driver_block_design_xlconstant_0_0          |     0|
+------+--------------------------+--------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:51 ; elapsed = 00:01:20 . Memory (MB): peak = 846.090 ; gain = 535.223
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:31 ; elapsed = 00:00:58 . Memory (MB): peak = 846.090 ; gain = 174.191
Synthesis Optimization Complete : Time (s): cpu = 00:00:51 ; elapsed = 00:01:21 . Memory (MB): peak = 846.090 ; gain = 535.223
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 88 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
53 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:54 ; elapsed = 00:01:27 . Memory (MB): peak = 847.734 ; gain = 548.527
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.runs/VISION_driver_block_design_0_0_synth_1/VISION_driver_block_design_0_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP c:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/ip/VISION_driver_block_design_0_0/VISION_driver_block_design_0_0.xci
INFO: [Coretcl 2-1174] Renamed 28 cell refs.
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.runs/VISION_driver_block_design_0_0_synth_1/VISION_driver_block_design_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file VISION_driver_block_design_0_0_utilization_synth.rpt -pb VISION_driver_block_design_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.145 . Memory (MB): peak = 847.734 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Dec  4 22:30:29 2018...
