# 0 compiles, 8 failed with no errors.
# Compile of alu.sv was successful.
# Compile of core.sv was successful.
# Compile of gprs.sv was successful.
# Compile of instructiondecoder.sv was successful.
# Compile of lsu.sv was successful.
# Compile of nocstop.sv was successful.
# Compile of soc.sv was successful.
# Compile of testbench.sv failed with 2 errors.
# 8 compiles, 1 failed with 2 errors.
# Compile of alu.sv was successful.
# Compile of core.sv was successful.
# Compile of gprs.sv was successful.
# Compile of instructiondecoder.sv was successful.
# Compile of lsu.sv was successful.
# Compile of nocstop.sv was successful.
# Compile of soc.sv was successful.
# Compile of testbench.sv was successful.
# 8 compiles, 0 failed with no errors.
vsim work.tb
# vsim work.tb 
# Start time: 14:58:58 on Nov 06,2024
# ** Note: (vsim-3812) Design is being optimized...
# Loading sv_std.std
# Loading work.tb(fast)
add wave -position end sim:/tb/*
# ** UI-Msg (Warning): (vish-4014) No objects found matching '/tb/*'.
quit -sim
# End time: 14:59:29 on Nov 06,2024, Elapsed time: 0:00:31
# Errors: 0, Warnings: 9
vsim -voptargs=+acc work.tb
# vsim -voptargs="+acc" work.tb 
# Start time: 14:59:48 on Nov 06,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.tb(fast)
add wave -position end  sim:/tb/clk
add wave -position end  sim:/tb/rst
run
# Causality operation skipped due to absence of debug database file
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.tb(fast)
run
quit -sim
# End time: 15:04:14 on Nov 06,2024, Elapsed time: 0:04:26
# Errors: 0, Warnings: 2
vlog -work work -sv -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact C:/Users/harve/OneDrive/Desktop/seepeeyou/verilog/testbench.sv
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 15:04:20 on Nov 06,2024
# vlog -reportprogress 300 -work work -sv -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact C:/Users/harve/OneDrive/Desktop/seepeeyou/verilog/testbench.sv 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 15:04:20 on Nov 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.tb
# vsim -voptargs="+acc" work.tb 
# Start time: 15:04:24 on Nov 06,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.tb(fast)
add wave -position end  sim:/tb/clk
add wave -position end  sim:/tb/rst
run
quit -sim
# End time: 15:05:06 on Nov 06,2024, Elapsed time: 0:00:42
# Errors: 0, Warnings: 2
vlog -work work -sv -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact C:/Users/harve/OneDrive/Desktop/seepeeyou/verilog/testbench.sv
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 15:05:10 on Nov 06,2024
# vlog -reportprogress 300 -work work -sv -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact C:/Users/harve/OneDrive/Desktop/seepeeyou/verilog/testbench.sv 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 15:05:10 on Nov 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work -sv -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact C:/Users/harve/OneDrive/Desktop/seepeeyou/verilog/testbench.sv
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 15:05:15 on Nov 06,2024
# vlog -reportprogress 300 -work work -sv -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact C:/Users/harve/OneDrive/Desktop/seepeeyou/verilog/testbench.sv 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 15:05:15 on Nov 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.tb
# vsim -voptargs="+acc" work.tb 
# Start time: 15:05:18 on Nov 06,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.tb(fast)
add wave -position end  sim:/tb/clk
add wave -position end  sim:/tb/rst
run
quit -sim
# End time: 09:35:22 on Nov 07,2024, Elapsed time: 18:30:04
# Errors: 0, Warnings: 3
# Compile of alu.sv was successful.
# Compile of core.sv was successful.
# Compile of gprs.sv was successful.
# Compile of instructiondecoder.sv was successful.
# Compile of lsu.sv was successful.
# Compile of nocstop.sv was successful.
# Compile of soc.sv was successful.
# Compile of testbench.sv was successful.
# Compile of clkgen.sv was successful.
# 9 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.tb
# vsim -voptargs="+acc" work.tb 
# Start time: 09:37:25 on Nov 07,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.tb(fast)
# Loading work.clock_generator(fast)
add wave -position end sim:/tb/clk_gen/*
run
quit -sim
# End time: 09:39:07 on Nov 07,2024, Elapsed time: 0:01:42
# Errors: 0, Warnings: 4
# Compile of alu.sv was successful.
# Compile of core.sv was successful.
# Compile of gprs.sv was successful.
# Compile of instructiondecoder.sv was successful.
# Compile of lsu.sv was successful.
# Compile of nocstop.sv was successful.
# Compile of soc.sv was successful.
# Compile of testbench.sv was successful.
# Compile of clkgen.sv was successful.
# 9 compiles, 0 failed with no errors.
# Load canceled
vsim -voptargs=+acc work.tb
# vsim -voptargs="+acc" work.tb 
# Start time: 09:39:25 on Nov 07,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.tb(fast)
# Loading work.clock_generator(fast)
add wave -position end sim:/tb/*
add wave -position end sim:/tb/*
add wave -position end sim:/tb/clk_gen/*
run
run
run
run
run
quit -sim
# End time: 09:41:40 on Nov 07,2024, Elapsed time: 0:02:15
# Errors: 0, Warnings: 3
# Compile of clkgen.sv was successful.
# Compile of alu.sv was successful.
# Compile of core.sv was successful.
# Compile of gprs.sv was successful.
# Compile of instructiondecoder.sv was successful.
# Compile of lsu.sv was successful.
# Compile of nocstop.sv was successful.
# Compile of soc.sv was successful.
# Compile of testbench.sv was successful.
# Compile of clkgen.sv was successful.
# 9 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.tb
# vsim -voptargs="+acc" work.tb 
# Start time: 09:41:53 on Nov 07,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.tb(fast)
# Loading work.clock_generator(fast)
add wave -position end sim:/tb/*
add wave -position end sim:/tb/clk_gen/*
run
quit -sim
# End time: 09:43:20 on Nov 07,2024, Elapsed time: 0:01:27
# Errors: 0, Warnings: 4
# Compile of alu.sv was successful.
# Compile of core.sv was successful.
# Compile of gprs.sv was successful.
# Compile of instructiondecoder.sv was successful.
# Compile of lsu.sv was successful.
# Compile of nocstop.sv was successful.
# Compile of soc.sv was successful.
# Compile of testbench.sv was successful.
# Compile of clkgen.sv was successful.
# 9 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.tb
# vsim -voptargs="+acc" work.tb 
# Start time: 09:43:39 on Nov 07,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.tb(fast)
# Loading work.clock_generator(fast)
add wave -position end sim:/tb/*
add wave -position end sim:/tb/clk_gen/*
run
run
quit -sim
# End time: 09:44:35 on Nov 07,2024, Elapsed time: 0:00:56
# Errors: 0, Warnings: 3
vlog -work work -sv -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact C:/Users/harve/OneDrive/Desktop/seepeeyou/verilog/testbench.sv
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 09:44:43 on Nov 07,2024
# vlog -reportprogress 300 -work work -sv -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact C:/Users/harve/OneDrive/Desktop/seepeeyou/verilog/testbench.sv 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 09:44:43 on Nov 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.tb
# vsim -voptargs="+acc" work.tb 
# Start time: 09:44:46 on Nov 07,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.tb(fast)
# Loading work.clock_generator(fast)
add wave -position end sim:/tb/*
add wave -position end sim:/tb/clk_gen/*
run
quit -sim
# End time: 09:46:51 on Nov 07,2024, Elapsed time: 0:02:05
# Errors: 0, Warnings: 2
vlog -work work -sv -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact C:/Users/harve/OneDrive/Desktop/seepeeyou/verilog/testbench.sv
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 09:46:55 on Nov 07,2024
# vlog -reportprogress 300 -work work -sv -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact C:/Users/harve/OneDrive/Desktop/seepeeyou/verilog/testbench.sv 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 09:46:55 on Nov 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.tb
# vsim -voptargs="+acc" work.tb 
# Start time: 09:46:58 on Nov 07,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.tb(fast)
# Loading work.clock_generator(fast)
add wave -position end sim:/tb/*
add wave -position end sim:/tb/clk_gen/*
run -all
# Break key hit
# Simulation stop requested.
quit -sim
# End time: 09:48:09 on Nov 07,2024, Elapsed time: 0:01:11
# Errors: 0, Warnings: 2
vlog -work work -sv -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact C:/Users/harve/OneDrive/Desktop/seepeeyou/verilog/testbench.sv
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 09:48:12 on Nov 07,2024
# vlog -reportprogress 300 -work work -sv -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact C:/Users/harve/OneDrive/Desktop/seepeeyou/verilog/testbench.sv 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 09:48:13 on Nov 07,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -work work -sv -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact C:/Users/harve/OneDrive/Desktop/seepeeyou/verilog/testbench.sv
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 09:48:35 on Nov 07,2024
# vlog -reportprogress 300 -work work -sv -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact C:/Users/harve/OneDrive/Desktop/seepeeyou/verilog/testbench.sv 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 09:48:35 on Nov 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.tb
# vsim -voptargs="+acc" work.tb 
# Start time: 09:48:37 on Nov 07,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.tb(fast)
# Loading work.clock_generator(fast)
add wave -position end sim:/tb/*
add wave -position end sim:/tb/clk_gen/*
run
run
quit -sim
# End time: 10:47:33 on Nov 07,2024, Elapsed time: 0:58:56
# Errors: 0, Warnings: 2
# Compile of alu.sv was successful.
# Compile of core.sv failed with 1 errors.
# Compile of gprs.sv failed with 4 errors.
# Compile of instructiondecoder.sv failed with 1 errors.
# Compile of lsu.sv was successful.
# Compile of nocstop.sv was successful.
# Compile of soc.sv was successful.
# Compile of testbench.sv was successful.
# Compile of clkgen.sv was successful.
# 9 compiles, 3 failed with 6 errors.
# Compile of alu.sv was successful.
# Compile of core.sv failed with 1 errors.
# Compile of gprs.sv was successful.
# Compile of instructiondecoder.sv failed with 1 errors.
# Compile of lsu.sv was successful.
# Compile of nocstop.sv was successful.
# Compile of soc.sv was successful.
# Compile of testbench.sv was successful.
# Compile of clkgen.sv was successful.
# 9 compiles, 2 failed with 2 errors.
# Compile of alu.sv was successful.
# Compile of core.sv was successful.
# Compile of gprs.sv was successful.
# Compile of instructiondecoder.sv failed with 1 errors.
# Compile of lsu.sv was successful.
# Compile of nocstop.sv was successful.
# Compile of soc.sv was successful.
# Compile of testbench.sv was successful.
# Compile of clkgen.sv was successful.
# 9 compiles, 1 failed with 1 error.
# Compile of alu.sv was successful.
# Compile of core.sv was successful.
# Compile of gprs.sv was successful.
# Compile of instructiondecoder.sv was successful.
# Compile of lsu.sv was successful.
# Compile of nocstop.sv was successful.
# Compile of soc.sv was successful.
# Compile of testbench.sv was successful.
# Compile of clkgen.sv was successful.
# 9 compiles, 0 failed with no errors.
# Load canceled
vsim -voptargs=+acc work.tb
# vsim -voptargs="+acc" work.tb 
# Start time: 10:50:08 on Nov 07,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.tb(fast)
# Loading work.instruction_decoder(fast)
add wave -position end sim:/tb/*
add wave -position end sim:/tb/decoder/*
run
quit -sim
# End time: 11:03:46 on Nov 07,2024, Elapsed time: 0:13:38
# Errors: 0, Warnings: 6
# Compile of alu.sv was successful.
# Compile of core.sv was successful.
# Compile of gprs.sv was successful.
# Compile of instructiondecoder.sv failed with 1 errors.
# Compile of lsu.sv was successful.
# Compile of nocstop.sv was successful.
# Compile of soc.sv was successful.
# Compile of testbench.sv was successful.
# Compile of clkgen.sv was successful.
# 9 compiles, 1 failed with 1 error.
# Compile of alu.sv was successful.
# Compile of core.sv was successful.
# Compile of gprs.sv was successful.
# Compile of instructiondecoder.sv was successful.
# Compile of lsu.sv was successful.
# Compile of nocstop.sv was successful.
# Compile of soc.sv was successful.
# Compile of testbench.sv was successful.
# Compile of clkgen.sv was successful.
# 9 compiles, 0 failed with no errors.
# Compile of alu.sv was successful.
# Compile of core.sv was successful.
# Compile of gprs.sv was successful.
# Compile of instructiondecoder.sv was successful.
# Compile of lsu.sv was successful.
# Compile of nocstop.sv was successful.
# Compile of soc.sv was successful.
# Compile of testbench.sv was successful.
# Compile of clkgen.sv was successful.
# 9 compiles, 0 failed with no errors.
# Compile of alu.sv was successful.
# Compile of core.sv was successful.
# Compile of gprs.sv was successful.
# Compile of instructiondecoder.sv was successful.
# Compile of lsu.sv was successful.
# Compile of nocstop.sv was successful.
# Compile of soc.sv was successful.
# Compile of testbench.sv was successful.
# Compile of clkgen.sv was successful.
# 9 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.tb
# vsim -voptargs="+acc" work.tb 
# Start time: 11:08:16 on Nov 07,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.tb(fast)
# Loading work.decoder_input_register(fast)
add wave -position end sim:/tb/*
add wave -position end sim:/tb/UUT/*
run
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.tb(fast)
# Loading work.decoder_input_register(fast)
run
quit -sim
# End time: 11:09:22 on Nov 07,2024, Elapsed time: 0:01:06
# Errors: 0, Warnings: 2
# Compile of alu.sv was successful.
# Compile of core.sv was successful.
# Compile of gprs.sv was successful.
# Compile of instructiondecoder.sv was successful.
# Compile of lsu.sv was successful.
# Compile of nocstop.sv was successful.
# Compile of soc.sv was successful.
# Compile of testbench.sv was successful.
# Compile of clkgen.sv was successful.
# 9 compiles, 0 failed with no errors.
# Compile of alu.sv was successful.
# Compile of core.sv was successful.
# Compile of gprs.sv was successful.
# Compile of instructiondecoder.sv was successful.
# Compile of lsu.sv was successful.
# Compile of nocstop.sv was successful.
# Compile of soc.sv was successful.
# Compile of testbench.sv was successful.
# Compile of clkgen.sv was successful.
# 9 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.tb
# vsim -voptargs="+acc" work.tb 
# Start time: 11:09:44 on Nov 07,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.tb(fast)
# Loading work.decoder_input_register(fast)
add wave -position end sim:/tb/*
add wave -position end sim:/tb/UUT/*
run
quit -sim
# End time: 11:10:41 on Nov 07,2024, Elapsed time: 0:00:57
# Errors: 0, Warnings: 4
# Compile of alu.sv was successful.
# Compile of core.sv was successful.
# Compile of gprs.sv was successful.
# Compile of instructiondecoder.sv was successful.
# Compile of lsu.sv was successful.
# Compile of nocstop.sv was successful.
# Compile of soc.sv was successful.
# Compile of testbench.sv was successful.
# Compile of clkgen.sv was successful.
# 9 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.tb
# vsim -voptargs="+acc" work.tb 
# Start time: 11:10:49 on Nov 07,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.tb(fast)
# Loading work.decoder_input_register(fast)
add wave -position end sim:/tb/*
add wave -position end sim:/tb/UUT/*
run
quit -sim
# End time: 11:13:42 on Nov 07,2024, Elapsed time: 0:02:53
# Errors: 0, Warnings: 3
# Compile of alu.sv was successful.
# Compile of core.sv was successful.
# Compile of gprs.sv was successful.
# Compile of instructiondecoder.sv was successful.
# Compile of lsu.sv was successful.
# Compile of nocstop.sv was successful.
# Compile of soc.sv was successful.
# Compile of testbench.sv was successful.
# Compile of clkgen.sv was successful.
# 9 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.tb
# vsim -voptargs="+acc" work.tb 
# Start time: 11:13:56 on Nov 07,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.tb(fast)
# Loading work.decoder_input_register(fast)
add wave -position end sim:/tb/*
add wave -position end sim:/tb/UUT/*
run
quit -sim
# End time: 11:16:19 on Nov 07,2024, Elapsed time: 0:02:23
# Errors: 0, Warnings: 3
# Compile of alu.sv was successful.
# Compile of core.sv was successful.
# Compile of gprs.sv was successful.
# Compile of instructiondecoder.sv was successful.
# Compile of lsu.sv was successful.
# Compile of nocstop.sv was successful.
# Compile of soc.sv was successful.
# Compile of testbench.sv was successful.
# Compile of clkgen.sv was successful.
# 9 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.tb
# vsim -voptargs="+acc" work.tb 
# Start time: 11:16:29 on Nov 07,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.tb(fast)
# Loading work.decoder_input_register(fast)
add wave -position end sim:/tb/*
add wave -position end sim:/tb/UUT/*
run
quit -sim
# End time: 11:26:14 on Nov 07,2024, Elapsed time: 0:09:45
# Errors: 0, Warnings: 3
# Compile of alu.sv was successful.
# Compile of core.sv was successful.
# Compile of gprs.sv was successful.
# Compile of instructiondecoder.sv failed with 2 errors.
# Compile of lsu.sv was successful.
# Compile of nocstop.sv was successful.
# Compile of soc.sv was successful.
# Compile of testbench.sv was successful.
# Compile of clkgen.sv was successful.
# 9 compiles, 1 failed with 2 errors.
# Compile of alu.sv was successful.
# Compile of core.sv was successful.
# Compile of gprs.sv was successful.
# Compile of instructiondecoder.sv was successful.
# Compile of lsu.sv was successful.
# Compile of nocstop.sv was successful.
# Compile of soc.sv was successful.
# Compile of testbench.sv was successful.
# Compile of clkgen.sv was successful.
# 9 compiles, 0 failed with no errors.
# Compile of alu.sv was successful.
# Compile of core.sv was successful.
# Compile of gprs.sv was successful.
# Compile of instructiondecoder.sv was successful.
# Compile of lsu.sv was successful.
# Compile of nocstop.sv was successful.
# Compile of soc.sv was successful.
# Compile of testbench.sv was successful.
# Compile of clkgen.sv was successful.
# 9 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.tb
# vsim -voptargs="+acc" work.tb 
# Start time: 11:27:30 on Nov 07,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.tb(fast)
# Loading work.decoder_input_register(fast)
add wave -position end sim:/tb/*
add wave -position end sim:/tb/UUT/*
run
quit -sim
# End time: 11:35:52 on Nov 07,2024, Elapsed time: 0:08:22
# Errors: 0, Warnings: 5
# Compile of alu.sv was successful.
# Compile of core.sv was successful.
# Compile of gprs.sv was successful.
# Compile of instructiondecoder.sv was successful.
# Compile of lsu.sv was successful.
# Compile of nocstop.sv was successful.
# Compile of soc.sv was successful.
# Compile of testbench.sv was successful.
# Compile of clkgen.sv was successful.
# 9 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.tb
# vsim -voptargs="+acc" work.tb 
# Start time: 11:35:58 on Nov 07,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.tb(fast)
# Loading work.decoder_input_register(fast)
add wave -position end sim:/tb/*
add wave -position end sim:/tb/UUT/*
run
quit -sim
# End time: 11:37:32 on Nov 07,2024, Elapsed time: 0:01:34
# Errors: 0, Warnings: 3
# Compile of alu.sv was successful.
# Compile of core.sv was successful.
# Compile of gprs.sv was successful.
# Compile of instructiondecoder.sv was successful.
# Compile of lsu.sv was successful.
# Compile of nocstop.sv was successful.
# Compile of soc.sv was successful.
# Compile of testbench.sv was successful.
# Compile of clkgen.sv was successful.
# 9 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.tb
# vsim -voptargs="+acc" work.tb 
# Start time: 11:37:36 on Nov 07,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.tb(fast)
# Loading work.decoder_input_register(fast)
add wave -position end sim:/tb/*
add wave -position end sim:/tb/UUT/*
run
quit -sim
# End time: 11:40:21 on Nov 07,2024, Elapsed time: 0:02:45
# Errors: 0, Warnings: 3
# Compile of alu.sv was successful.
# Compile of core.sv was successful.
# Compile of gprs.sv was successful.
# Compile of instructiondecoder.sv was successful.
# Compile of lsu.sv was successful.
# Compile of nocstop.sv was successful.
# Compile of soc.sv was successful.
# Compile of testbench.sv was successful.
# Compile of clkgen.sv was successful.
# 9 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.tb
# vsim -voptargs="+acc" work.tb 
# Start time: 11:40:26 on Nov 07,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.tb(fast)
# Loading work.decoder_input_register(fast)
add wave -position end sim:/tb/*
add wave -position end sim:/tb/UUT/*
run
quit -sim
# End time: 11:41:23 on Nov 07,2024, Elapsed time: 0:00:57
# Errors: 0, Warnings: 3
# Compile of alu.sv was successful.
# Compile of core.sv was successful.
# Compile of gprs.sv was successful.
# Compile of instructiondecoder.sv was successful.
# Compile of lsu.sv was successful.
# Compile of nocstop.sv was successful.
# Compile of soc.sv was successful.
# Compile of testbench.sv was successful.
# Compile of clkgen.sv was successful.
# 9 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.tb
# vsim -voptargs="+acc" work.tb 
# Start time: 11:41:28 on Nov 07,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.tb(fast)
# Loading work.decoder_input_register(fast)
add wave -position end sim:/tb/*
add wave -position end sim:/tb/UUT/*
run
quit -sim
# End time: 11:44:19 on Nov 07,2024, Elapsed time: 0:02:51
# Errors: 0, Warnings: 3
# Compile of alu.sv was successful.
# Compile of core.sv was successful.
# Compile of gprs.sv was successful.
# Compile of instructiondecoder.sv was successful.
# Compile of lsu.sv was successful.
# Compile of nocstop.sv was successful.
# Compile of soc.sv was successful.
# Compile of testbench.sv was successful.
# Compile of clkgen.sv was successful.
# 9 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.tb
# vsim -voptargs="+acc" work.tb 
# Start time: 11:44:24 on Nov 07,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.tb(fast)
# Loading work.decoder_input_register(fast)
add wave -position end sim:/tb/*
add wave -position end sim:/tb/UUT/*
run
quit -sim
# End time: 11:45:14 on Nov 07,2024, Elapsed time: 0:00:50
# Errors: 0, Warnings: 3
# Compile of alu.sv was successful.
# Compile of core.sv was successful.
# Compile of gprs.sv was successful.
# Compile of instructiondecoder.sv was successful.
# Compile of lsu.sv was successful.
# Compile of nocstop.sv was successful.
# Compile of soc.sv was successful.
# Compile of testbench.sv was successful.
# Compile of clkgen.sv was successful.
# 9 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.tb
# vsim -voptargs="+acc" work.tb 
# Start time: 11:45:20 on Nov 07,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.tb(fast)
# Loading work.decoder_input_register(fast)
add wave -position end sim:/tb/*
add wave -position end sim:/tb/UUT/*
run
quit -sim
# End time: 11:46:11 on Nov 07,2024, Elapsed time: 0:00:51
# Errors: 0, Warnings: 3
# Compile of alu.sv was successful.
# Compile of core.sv was successful.
# Compile of gprs.sv was successful.
# Compile of instructiondecoder.sv was successful.
# Compile of lsu.sv was successful.
# Compile of nocstop.sv was successful.
# Compile of soc.sv was successful.
# Compile of testbench.sv was successful.
# Compile of clkgen.sv was successful.
# 9 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.tb
# vsim -voptargs="+acc" work.tb 
# Start time: 11:46:15 on Nov 07,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.tb(fast)
# Loading work.decoder_input_register(fast)
add wave -position end sim:/tb/*
add wave -position end sim:/tb/UUT/*
run
quit -sim
# End time: 11:46:53 on Nov 07,2024, Elapsed time: 0:00:38
# Errors: 0, Warnings: 3
# Compile of alu.sv was successful.
# Compile of core.sv was successful.
# Compile of gprs.sv was successful.
# Compile of instructiondecoder.sv was successful.
# Compile of lsu.sv was successful.
# Compile of nocstop.sv was successful.
# Compile of soc.sv was successful.
# Compile of testbench.sv was successful.
# Compile of clkgen.sv was successful.
# 9 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.tb
# vsim -voptargs="+acc" work.tb 
# Start time: 11:47:12 on Nov 07,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.tb(fast)
# Loading work.decoder_input_register(fast)
add wave -position end sim:/tb/*
add wave -position end sim:/tb/UUT/*
run
quit -sim
# End time: 11:49:26 on Nov 07,2024, Elapsed time: 0:02:14
# Errors: 0, Warnings: 3
# Compile of alu.sv was successful.
# Compile of core.sv was successful.
# Compile of gprs.sv was successful.
# Compile of instructiondecoder.sv was successful.
# Compile of lsu.sv was successful.
# Compile of nocstop.sv was successful.
# Compile of soc.sv was successful.
# Compile of testbench.sv was successful.
# Compile of clkgen.sv was successful.
# 9 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.tb
# vsim -voptargs="+acc" work.tb 
# Start time: 11:50:57 on Nov 07,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.tb(fast)
# Loading work.decoder_input_register(fast)
add wave -position end sim:/tb/*
add wave -position end sim:/tb/UUT/*
run
quit -sim
# End time: 11:51:29 on Nov 07,2024, Elapsed time: 0:00:32
# Errors: 0, Warnings: 3
# Compile of alu.sv was successful.
# Compile of core.sv was successful.
# Compile of gprs.sv was successful.
# Compile of instructiondecoder.sv was successful.
# Compile of lsu.sv was successful.
# Compile of nocstop.sv was successful.
# Compile of soc.sv was successful.
# Compile of testbench.sv was successful.
# Compile of clkgen.sv was successful.
# 9 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.tb
# vsim -voptargs="+acc" work.tb 
# Start time: 11:51:34 on Nov 07,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.tb(fast)
# Loading work.decoder_input_register(fast)
add wave -position end sim:/tb/*
add wave -position end sim:/tb/UUT/*
run
quit -sim
# End time: 13:15:38 on Nov 07,2024, Elapsed time: 1:24:04
# Errors: 0, Warnings: 3
# Compile of alu.sv was successful.
# Compile of core.sv was successful.
# Compile of gprs.sv was successful.
# Compile of instructiondecoder.sv failed with 2 errors.
# Compile of lsu.sv was successful.
# Compile of nocstop.sv was successful.
# Compile of soc.sv was successful.
# Compile of testbench.sv was successful.
# Compile of clkgen.sv was successful.
# 9 compiles, 1 failed with 2 errors.
# Compile of alu.sv was successful.
# Compile of core.sv was successful.
# Compile of gprs.sv was successful.
# Compile of instructiondecoder.sv failed with 2 errors.
# Compile of lsu.sv was successful.
# Compile of nocstop.sv was successful.
# Compile of soc.sv was successful.
# Compile of testbench.sv was successful.
# Compile of clkgen.sv was successful.
# 9 compiles, 1 failed with 2 errors.
# Compile of alu.sv was successful.
# Compile of core.sv was successful.
# Compile of gprs.sv was successful.
# Compile of instructiondecoder.sv failed with 2 errors.
# Compile of lsu.sv was successful.
# Compile of nocstop.sv was successful.
# Compile of soc.sv was successful.
# Compile of testbench.sv was successful.
# Compile of clkgen.sv was successful.
# 9 compiles, 1 failed with 2 errors.
# Compile of alu.sv was successful.
# Compile of core.sv was successful.
# Compile of gprs.sv was successful.
# Compile of instructiondecoder.sv failed with 2 errors.
# Compile of lsu.sv was successful.
# Compile of nocstop.sv was successful.
# Compile of soc.sv was successful.
# Compile of testbench.sv was successful.
# Compile of clkgen.sv was successful.
# 9 compiles, 1 failed with 2 errors.
# Compile of alu.sv was successful.
# Compile of core.sv was successful.
# Compile of gprs.sv was successful.
# Compile of instructiondecoder.sv failed with 2 errors.
# Compile of lsu.sv was successful.
# Compile of nocstop.sv was successful.
# Compile of soc.sv was successful.
# Compile of testbench.sv was successful.
# Compile of clkgen.sv was successful.
# 9 compiles, 1 failed with 2 errors.
# Compile of instructiondecoder.sv failed with 2 errors.
# Compile of alu.sv was successful.
# Compile of core.sv was successful.
# Compile of gprs.sv was successful.
# Compile of instructiondecoder.sv failed with 2 errors.
# Compile of lsu.sv was successful.
# Compile of nocstop.sv was successful.
# Compile of soc.sv was successful.
# Compile of testbench.sv was successful.
# Compile of clkgen.sv was successful.
# 9 compiles, 1 failed with 2 errors.
# Compile of alu.sv was successful.
# Compile of core.sv was successful.
# Compile of gprs.sv was successful.
# Compile of instructiondecoder.sv failed with 2 errors.
# Compile of lsu.sv was successful.
# Compile of nocstop.sv was successful.
# Compile of soc.sv was successful.
# Compile of testbench.sv was successful.
# Compile of clkgen.sv was successful.
# 9 compiles, 1 failed with 2 errors.
# Compile of alu.sv was successful.
# Compile of core.sv was successful.
# Compile of gprs.sv was successful.
# Compile of instructiondecoder.sv failed with 2 errors.
# Compile of lsu.sv was successful.
# Compile of nocstop.sv was successful.
# Compile of soc.sv was successful.
# Compile of testbench.sv was successful.
# Compile of clkgen.sv was successful.
# 9 compiles, 1 failed with 2 errors.
# Compile of alu.sv was successful.
# Compile of core.sv was successful.
# Compile of gprs.sv was successful.
# Compile of instructiondecoder.sv failed with 2 errors.
# Compile of lsu.sv was successful.
# Compile of nocstop.sv was successful.
# Compile of soc.sv was successful.
# Compile of testbench.sv was successful.
# Compile of clkgen.sv was successful.
# 9 compiles, 1 failed with 2 errors.
# Compile of alu.sv was successful.
# Compile of core.sv was successful.
# Compile of gprs.sv was successful.
# Compile of instructiondecoder.sv failed with 2 errors.
# Compile of lsu.sv was successful.
# Compile of nocstop.sv was successful.
# Compile of soc.sv was successful.
# Compile of testbench.sv was successful.
# Compile of clkgen.sv was successful.
# 9 compiles, 1 failed with 2 errors.
# Compile of alu.sv was successful.
# Compile of core.sv was successful.
# Compile of gprs.sv was successful.
# Compile of instructiondecoder.sv failed with 1 errors.
# Compile of lsu.sv was successful.
# Compile of nocstop.sv was successful.
# Compile of soc.sv was successful.
# Compile of testbench.sv was successful.
# Compile of clkgen.sv was successful.
# 9 compiles, 1 failed with 1 error.
# Compile of alu.sv was successful.
# Compile of core.sv was successful.
# Compile of gprs.sv was successful.
# Compile of instructiondecoder.sv failed with 2 errors.
# Compile of lsu.sv was successful.
# Compile of nocstop.sv was successful.
# Compile of soc.sv was successful.
# Compile of testbench.sv was successful.
# Compile of clkgen.sv was successful.
# 9 compiles, 1 failed with 2 errors.
# Compile of alu.sv was successful.
# Compile of core.sv was successful.
# Compile of gprs.sv was successful.
# Compile of instructiondecoder.sv failed with 2 errors.
# Compile of lsu.sv was successful.
# Compile of nocstop.sv was successful.
# Compile of soc.sv was successful.
# Compile of testbench.sv was successful.
# Compile of clkgen.sv was successful.
# 9 compiles, 1 failed with 2 errors.
# Compile of alu.sv was successful.
# Compile of core.sv was successful.
# Compile of gprs.sv was successful.
# Compile of instructiondecoder.sv was successful.
# Compile of lsu.sv was successful.
# Compile of nocstop.sv was successful.
# Compile of soc.sv was successful.
# Compile of testbench.sv was successful.
# Compile of clkgen.sv was successful.
# 9 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.tb
# vsim -voptargs="+acc" work.tb 
# Start time: 13:30:51 on Nov 07,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Warning: C:/Users/harve/OneDrive/Desktop/seepeeyou/verilog/instructiondecoder.sv(60): (vopt-2697) MSB 23 of part-select into 'data_in' is out of bounds.
# ** Warning: C:/Users/harve/OneDrive/Desktop/seepeeyou/verilog/instructiondecoder.sv(60): (vopt-2697) LSB 16 of part-select into 'data_in' is out of bounds.
# ** Warning: C:/Users/harve/OneDrive/Desktop/seepeeyou/verilog/instructiondecoder.sv(61): (vopt-2697) MSB 31 of part-select into 'data_in' is out of bounds.
# ** Warning: C:/Users/harve/OneDrive/Desktop/seepeeyou/verilog/instructiondecoder.sv(61): (vopt-2697) LSB 24 of part-select into 'data_in' is out of bounds.
# ** Warning: C:/Users/harve/OneDrive/Desktop/seepeeyou/verilog/instructiondecoder.sv(71): (vopt-2697) MSB 23 of part-select into 'data_in' is out of bounds.
# ** Warning: C:/Users/harve/OneDrive/Desktop/seepeeyou/verilog/instructiondecoder.sv(71): (vopt-2697) LSB 16 of part-select into 'data_in' is out of bounds.
# ** Warning: C:/Users/harve/OneDrive/Desktop/seepeeyou/verilog/instructiondecoder.sv(72): (vopt-2697) MSB 31 of part-select into 'data_in' is out of bounds.
# ** Warning: C:/Users/harve/OneDrive/Desktop/seepeeyou/verilog/instructiondecoder.sv(72): (vopt-2697) LSB 24 of part-select into 'data_in' is out of bounds.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=9.
# Loading sv_std.std
# Loading work.tb(fast)
# Loading work.decoder_input_register(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'data_in'. The port definition is at: C:/Users/harve/OneDrive/Desktop/seepeeyou/verilog/instructiondecoder.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /tb/UUT File: C:/Users/harve/OneDrive/Desktop/seepeeyou/verilog/testbench.sv Line: 28
# ** Error: (vsim-3906) Connection type 'wire[7:0]$[0:15]' is incompatible with 'wire[7:0]$[63:0]' for  port (data_out):  Array ranges [63:0] & [0:15] have different lengths.
#    Time: 0 ps  Iteration: 0  Instance: /tb/UUT File: C:/Users/harve/OneDrive/Desktop/seepeeyou/verilog/testbench.sv Line: 28
# Error loading design
# End time: 13:30:53 on Nov 07,2024, Elapsed time: 0:00:02
# Errors: 1, Warnings: 26
# Compile of alu.sv was successful.
# Compile of core.sv was successful.
# Compile of gprs.sv was successful.
# Compile of instructiondecoder.sv was successful.
# Compile of lsu.sv was successful.
# Compile of nocstop.sv was successful.
# Compile of soc.sv was successful.
# Compile of testbench.sv was successful.
# Compile of clkgen.sv was successful.
# 9 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.tb
# vsim -voptargs="+acc" work.tb 
# Start time: 13:31:05 on Nov 07,2024
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading sv_std.std
# Loading work.tb(fast)
# Loading work.decoder_input_register(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'data_in'. The port definition is at: C:/Users/harve/OneDrive/Desktop/seepeeyou/verilog/instructiondecoder.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /tb/UUT File: C:/Users/harve/OneDrive/Desktop/seepeeyou/verilog/testbench.sv Line: 28
# ** Error: (vsim-3906) Connection type 'wire[7:0]$[0:15]' is incompatible with 'wire[7:0]$[63:0]' for  port (data_out):  Array ranges [63:0] & [0:15] have different lengths.
#    Time: 0 ps  Iteration: 0  Instance: /tb/UUT File: C:/Users/harve/OneDrive/Desktop/seepeeyou/verilog/testbench.sv Line: 28
# Error loading design
# End time: 13:31:06 on Nov 07,2024, Elapsed time: 0:00:01
# Errors: 1, Warnings: 3
# Compile of alu.sv was successful.
# Compile of core.sv was successful.
# Compile of gprs.sv was successful.
# Compile of instructiondecoder.sv was successful.
# Compile of lsu.sv was successful.
# Compile of nocstop.sv was successful.
# Compile of soc.sv was successful.
# Compile of testbench.sv was successful.
# Compile of clkgen.sv was successful.
# 9 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.tb
# vsim -voptargs="+acc" work.tb 
# Start time: 13:31:31 on Nov 07,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.tb(fast)
# Loading work.decoder_input_register(fast)
# ** Error: (vsim-3906) Connection type 'wire[7:0]$[0:15]' is incompatible with 'wire[7:0]$[63:0]' for  port (data_out):  Array ranges [63:0] & [0:15] have different lengths.
#    Time: 0 ps  Iteration: 0  Instance: /tb/UUT File: C:/Users/harve/OneDrive/Desktop/seepeeyou/verilog/testbench.sv Line: 28
# Error loading design
# End time: 13:31:32 on Nov 07,2024, Elapsed time: 0:00:01
# Errors: 1, Warnings: 3
# Compile of alu.sv was successful.
# Compile of core.sv was successful.
# Compile of gprs.sv was successful.
# Compile of instructiondecoder.sv was successful.
# Compile of lsu.sv was successful.
# Compile of nocstop.sv was successful.
# Compile of soc.sv was successful.
# Compile of testbench.sv failed with 1 errors.
# Compile of clkgen.sv was successful.
# 9 compiles, 1 failed with 1 error.
# Compile of alu.sv was successful.
# Compile of core.sv was successful.
# Compile of gprs.sv was successful.
# Compile of instructiondecoder.sv was successful.
# Compile of lsu.sv was successful.
# Compile of nocstop.sv was successful.
# Compile of soc.sv was successful.
# Compile of testbench.sv was successful.
# Compile of clkgen.sv was successful.
# 9 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.tb
# vsim -voptargs="+acc" work.tb 
# Start time: 13:33:44 on Nov 07,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.tb(fast)
# Loading work.decoder_input_register(fast)
add wave -position end sim:/tb/*
add wave -position end sim:/tb/UUT/*
run
quit -sim
# End time: 13:35:16 on Nov 07,2024, Elapsed time: 0:01:32
# Errors: 0, Warnings: 4
# Compile of alu.sv was successful.
# Compile of core.sv was successful.
# Compile of gprs.sv was successful.
# Compile of instructiondecoder.sv was successful.
# Compile of lsu.sv was successful.
# Compile of nocstop.sv was successful.
# Compile of soc.sv was successful.
# Compile of testbench.sv was successful.
# Compile of clkgen.sv was successful.
# 9 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.tb
# vsim -voptargs="+acc" work.tb 
# Start time: 13:35:21 on Nov 07,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.tb(fast)
# Loading work.decoder_input_register(fast)
add wave -position end sim:/tb/*
add wave -position end sim:/tb/UUT/*
run
quit -sim
# End time: 13:35:55 on Nov 07,2024, Elapsed time: 0:00:34
# Errors: 0, Warnings: 3
# Compile of alu.sv was successful.
# Compile of core.sv was successful.
# Compile of gprs.sv was successful.
# Compile of instructiondecoder.sv was successful.
# Compile of lsu.sv was successful.
# Compile of nocstop.sv was successful.
# Compile of soc.sv was successful.
# Compile of testbench.sv was successful.
# Compile of clkgen.sv was successful.
# 9 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.tb
# vsim -voptargs="+acc" work.tb 
# Start time: 13:36:00 on Nov 07,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.tb(fast)
# Loading work.decoder_input_register(fast)
add wave -position end sim:/tb/*
add wave -position end sim:/tb/UUT/*
run
quit -sim
# End time: 13:40:44 on Nov 07,2024, Elapsed time: 0:04:44
# Errors: 0, Warnings: 3
# Compile of alu.sv was successful.
# Compile of core.sv was successful.
# Compile of gprs.sv was successful.
# Compile of instructiondecoder.sv was successful.
# Compile of lsu.sv was successful.
# Compile of nocstop.sv was successful.
# Compile of soc.sv was successful.
# Compile of testbench.sv was successful.
# Compile of clkgen.sv was successful.
# 9 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.tb
# vsim -voptargs="+acc" work.tb 
# Start time: 13:40:48 on Nov 07,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.tb(fast)
# Loading work.decoder_input_register(fast)
add wave -position end sim:/tb/*
add wave -position end sim:/tb/UUT/*
run
quit -sim
# End time: 13:41:21 on Nov 07,2024, Elapsed time: 0:00:33
# Errors: 0, Warnings: 3
# Compile of lsu.sv was successful.
# Compile of alu.sv was successful.
# Compile of core.sv was successful.
# Compile of gprs.sv was successful.
# Compile of instructiondecoder.sv failed with 1 errors.
# Compile of lsu.sv was successful.
# Compile of nocstop.sv was successful.
# Compile of soc.sv was successful.
# Compile of testbench.sv was successful.
# Compile of clkgen.sv was successful.
# 9 compiles, 1 failed with 1 error.
# Compile of alu.sv was successful.
# Compile of core.sv was successful.
# Compile of gprs.sv was successful.
# Compile of instructiondecoder.sv failed with 1 errors.
# Compile of lsu.sv was successful.
# Compile of nocstop.sv was successful.
# Compile of soc.sv was successful.
# Compile of testbench.sv was successful.
# Compile of clkgen.sv was successful.
# 9 compiles, 1 failed with 1 error.
# Compile of alu.sv was successful.
# Compile of core.sv was successful.
# Compile of gprs.sv was successful.
# Compile of instructiondecoder.sv was successful.
# Compile of lsu.sv was successful.
# Compile of nocstop.sv was successful.
# Compile of soc.sv was successful.
# Compile of testbench.sv was successful.
# Compile of clkgen.sv was successful.
# 9 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.tb
# vsim -voptargs="+acc" work.tb 
# Start time: 13:46:50 on Nov 07,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.tb(fast)
# Loading work.instruction_decoder(fast)
# Loading work.decoder_input_register(fast)
add wave -position end sim:/tb/*
add wave -position end sim:/tb/decoder/*
run
quit -sim
# End time: 13:49:02 on Nov 07,2024, Elapsed time: 0:02:12
# Errors: 0, Warnings: 6
# Compile of alu.sv was successful.
# Compile of core.sv was successful.
# Compile of gprs.sv was successful.
# Compile of instructiondecoder.sv was successful.
# Compile of lsu.sv was successful.
# Compile of nocstop.sv was successful.
# Compile of soc.sv was successful.
# Compile of testbench.sv was successful.
# Compile of clkgen.sv was successful.
# 9 compiles, 0 failed with no errors.
# Compile of alu.sv was successful.
# Compile of core.sv failed with 8 errors.
# Compile of gprs.sv was successful.
# Compile of instructiondecoder.sv was successful.
# Compile of lsu.sv was successful.
# Compile of nocstop.sv was successful.
# Compile of soc.sv was successful.
# Compile of testbench.sv was successful.
# Compile of clkgen.sv was successful.
# 9 compiles, 1 failed with 8 errors.
# Compile of alu.sv was successful.
# Compile of core.sv was successful.
# Compile of gprs.sv was successful.
# Compile of instructiondecoder.sv was successful.
# Compile of lsu.sv was successful.
# Compile of nocstop.sv was successful.
# Compile of soc.sv was successful.
# Compile of testbench.sv was successful.
# Compile of clkgen.sv was successful.
# 9 compiles, 0 failed with no errors.
# Compile of alu.sv was successful.
# Compile of core.sv failed with 1 errors.
# Compile of gprs.sv was successful.
# Compile of instructiondecoder.sv was successful.
# Compile of lsu.sv was successful.
# Compile of nocstop.sv was successful.
# Compile of soc.sv was successful.
# Compile of testbench.sv was successful.
# Compile of clkgen.sv was successful.
# 9 compiles, 1 failed with 1 error.
# Compile of alu.sv was successful.
# Compile of core.sv was successful.
# Compile of gprs.sv was successful.
# Compile of instructiondecoder.sv was successful.
# Compile of lsu.sv was successful.
# Compile of nocstop.sv was successful.
# Compile of soc.sv was successful.
# Compile of testbench.sv was successful.
# Compile of clkgen.sv was successful.
# 9 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.tb
# vsim -voptargs="+acc" work.tb 
# Start time: 14:49:33 on Nov 07,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.tb(fast)
# Loading work.instruction_queue(fast)
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'queue'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /tb/queue File: C:/Users/harve/OneDrive/Desktop/seepeeyou/verilog/testbench.sv Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (1) for port 'used_pos'. The port definition is at: C:/Users/harve/OneDrive/Desktop/seepeeyou/verilog/core.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /tb/queue File: C:/Users/harve/OneDrive/Desktop/seepeeyou/verilog/testbench.sv Line: 29
# ** Warning: (vsim-3722) C:/Users/harve/OneDrive/Desktop/seepeeyou/verilog/testbench.sv(29): [TFMPC] - Missing connection for port 'oe'.
# ** Error (suppressible): (vsim-3839) Variable '/tb/we', driven via a port connection, is multiply driven. See C:/Users/harve/OneDrive/Desktop/seepeeyou/verilog/testbench.sv(29).
#    Time: 0 ps  Iteration: 0  Instance: /tb File: C:/Users/harve/OneDrive/Desktop/seepeeyou/verilog/testbench.sv Line: 32
# Error loading design
# End time: 14:49:34 on Nov 07,2024, Elapsed time: 0:00:01
# Errors: 1, Warnings: 10
# Compile of alu.sv was successful.
# Compile of core.sv was successful.
# Compile of gprs.sv was successful.
# Compile of instructiondecoder.sv was successful.
# Compile of lsu.sv was successful.
# Compile of nocstop.sv was successful.
# Compile of soc.sv was successful.
# Compile of testbench.sv was successful.
# Compile of clkgen.sv was successful.
# 9 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.tb
# vsim -voptargs="+acc" work.tb 
# Start time: 14:50:05 on Nov 07,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.tb(fast)
# Loading work.instruction_queue(fast)
add wave -position end sim:/tb/*
add wave -position end sim:/tb/queue/*
run
quit -sim
# End time: 14:51:19 on Nov 07,2024, Elapsed time: 0:01:14
# Errors: 0, Warnings: 3
# Compile of alu.sv was successful.
# Compile of core.sv was successful.
# Compile of gprs.sv was successful.
# Compile of instructiondecoder.sv was successful.
# Compile of lsu.sv was successful.
# Compile of nocstop.sv was successful.
# Compile of soc.sv was successful.
# Compile of testbench.sv was successful.
# Compile of clkgen.sv was successful.
# 9 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.tb
# vsim -voptargs="+acc" work.tb 
# Start time: 14:51:25 on Nov 07,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.tb(fast)
# Loading work.instruction_queue(fast)
add wave -position end sim:/tb/*
add wave -position end sim:/tb/queue/*
run
quit -sim
# End time: 14:52:49 on Nov 07,2024, Elapsed time: 0:01:24
# Errors: 0, Warnings: 3
# Compile of alu.sv was successful.
# Compile of core.sv was successful.
# Compile of gprs.sv was successful.
# Compile of instructiondecoder.sv was successful.
# Compile of lsu.sv was successful.
# Compile of nocstop.sv was successful.
# Compile of soc.sv was successful.
# Compile of testbench.sv was successful.
# Compile of clkgen.sv was successful.
# 9 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.tb
# vsim -voptargs="+acc" work.tb 
# Start time: 14:52:53 on Nov 07,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.tb(fast)
# Loading work.instruction_queue(fast)
add wave -position end sim:/tb/*
add wave -position end sim:/tb/queue/*
run
quit -sim
# End time: 14:54:52 on Nov 07,2024, Elapsed time: 0:01:59
# Errors: 0, Warnings: 3
# Compile of alu.sv was successful.
# Compile of core.sv was successful.
# Compile of gprs.sv was successful.
# Compile of instructiondecoder.sv was successful.
# Compile of lsu.sv was successful.
# Compile of nocstop.sv was successful.
# Compile of soc.sv was successful.
# Compile of testbench.sv was successful.
# Compile of clkgen.sv was successful.
# 9 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.tb
# vsim -voptargs="+acc" work.tb 
# Start time: 14:54:55 on Nov 07,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.tb(fast)
# Loading work.instruction_queue(fast)
add wave -position end sim:/tb/*
add wave -position end sim:/tb/queue/*
run
quit -sim
# End time: 14:56:46 on Nov 07,2024, Elapsed time: 0:01:51
# Errors: 0, Warnings: 3
# Compile of alu.sv was successful.
# Compile of core.sv was successful.
# Compile of gprs.sv was successful.
# Compile of instructiondecoder.sv was successful.
# Compile of lsu.sv was successful.
# Compile of nocstop.sv was successful.
# Compile of soc.sv was successful.
# Compile of testbench.sv was successful.
# Compile of clkgen.sv was successful.
# 9 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.tb
# vsim -voptargs="+acc" work.tb 
# Start time: 14:56:50 on Nov 07,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.tb(fast)
# Loading work.instruction_queue(fast)
add wave -position end sim:/tb/*
add wave -position end sim:/tb/queue/*
run
# Break key hit
# Break in Module instruction_queue at C:/Users/harve/OneDrive/Desktop/seepeeyou/verilog/core.sv line 45
run
# Break key hit
# Break in Module instruction_queue at C:/Users/harve/OneDrive/Desktop/seepeeyou/verilog/core.sv line 45
quit -sim
# End time: 16:05:02 on Nov 07,2024, Elapsed time: 1:08:12
# Errors: 0, Warnings: 3
# Compile of alu.sv was successful.
# Compile of core.sv failed with 3 errors.
# Compile of gprs.sv was successful.
# Compile of instructiondecoder.sv was successful.
# Compile of lsu.sv was successful.
# Compile of nocstop.sv was successful.
# Compile of soc.sv was successful.
# Compile of testbench.sv was successful.
# Compile of clkgen.sv was successful.
# 9 compiles, 1 failed with 3 errors.
# Compile of alu.sv was successful.
# Compile of core.sv failed with 2 errors.
# Compile of gprs.sv was successful.
# Compile of instructiondecoder.sv was successful.
# Compile of lsu.sv was successful.
# Compile of nocstop.sv was successful.
# Compile of soc.sv was successful.
# Compile of testbench.sv was successful.
# Compile of clkgen.sv was successful.
# 9 compiles, 1 failed with 2 errors.
# Compile of alu.sv was successful.
# Compile of core.sv was successful.
# Compile of gprs.sv was successful.
# Compile of instructiondecoder.sv was successful.
# Compile of lsu.sv was successful.
# Compile of nocstop.sv was successful.
# Compile of soc.sv was successful.
# Compile of testbench.sv was successful.
# Compile of clkgen.sv was successful.
# 9 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.tb
# vsim -voptargs="+acc" work.tb 
# Start time: 16:29:26 on Nov 07,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.tb(fast)
# Loading work.instruction_queue(fast)
add wave -position end sim:/tb/*
add wave -position end sim:/tb/queue/*
run
quit -sim
# End time: 16:42:43 on Nov 07,2024, Elapsed time: 0:13:17
# Errors: 0, Warnings: 5
# Compile of alu.sv was successful.
# Compile of core.sv was successful.
# Compile of gprs.sv was successful.
# Compile of instructiondecoder.sv was successful.
# Compile of lsu.sv was successful.
# Compile of nocstop.sv was successful.
# Compile of soc.sv was successful.
# Compile of testbench.sv was successful.
# Compile of clkgen.sv was successful.
# 9 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.tb
# vsim -voptargs="+acc" work.tb 
# Start time: 16:42:50 on Nov 07,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.tb(fast)
# Loading work.instruction_queue(fast)
add wave -position end sim:/tb/*
add wave -position end sim:/tb/queue/*
run
quit -sim
# End time: 16:57:14 on Nov 07,2024, Elapsed time: 0:14:24
# Errors: 0, Warnings: 3
# Compile of alu.sv was successful.
# Compile of core.sv was successful.
# Compile of gprs.sv was successful.
# Compile of instructiondecoder.sv failed with 1 errors.
# Compile of lsu.sv was successful.
# Compile of nocstop.sv was successful.
# Compile of soc.sv was successful.
# Compile of testbench.sv was successful.
# Compile of clkgen.sv was successful.
# 9 compiles, 1 failed with 1 error.
# Compile of alu.sv was successful.
# Compile of core.sv was successful.
# Compile of gprs.sv was successful.
# Compile of instructiondecoder.sv was successful.
# Compile of lsu.sv was successful.
# Compile of nocstop.sv was successful.
# Compile of soc.sv was successful.
# Compile of testbench.sv was successful.
# Compile of clkgen.sv was successful.
# 9 compiles, 0 failed with no errors.
# Compile of alu.sv was successful.
# Compile of core.sv was successful.
# Compile of gprs.sv was successful.
# Compile of instructiondecoder.sv failed with 2 errors.
# Compile of lsu.sv was successful.
# Compile of nocstop.sv was successful.
# Compile of soc.sv was successful.
# Compile of testbench.sv was successful.
# Compile of clkgen.sv was successful.
# 9 compiles, 1 failed with 2 errors.
# Compile of alu.sv was successful.
# Compile of core.sv was successful.
# Compile of gprs.sv was successful.
# Compile of instructiondecoder.sv failed with 2 errors.
# Compile of lsu.sv was successful.
# Compile of nocstop.sv was successful.
# Compile of soc.sv was successful.
# Compile of testbench.sv was successful.
# Compile of clkgen.sv was successful.
# 9 compiles, 1 failed with 2 errors.
# Compile of alu.sv was successful.
# Compile of core.sv was successful.
# Compile of gprs.sv was successful.
# Compile of instructiondecoder.sv was successful.
# Compile of lsu.sv was successful.
# Compile of nocstop.sv was successful.
# Compile of soc.sv was successful.
# Compile of testbench.sv was successful.
# Compile of clkgen.sv was successful.
# 9 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.tb
# vsim -voptargs="+acc" work.tb 
# Start time: 17:05:12 on Nov 07,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.tb(fast)
# Loading work.instruction_queue(fast)
add wave -position end sim:/tb/*
add wave -position end sim:/tb/queue/*
run
quit -sim
# End time: 17:05:44 on Nov 07,2024, Elapsed time: 0:00:32
# Errors: 0, Warnings: 7
# Compile of alu.sv was successful.
# Compile of core.sv was successful.
# Compile of gprs.sv was successful.
# Compile of instructiondecoder.sv failed with 2 errors.
# Compile of lsu.sv was successful.
# Compile of nocstop.sv was successful.
# Compile of soc.sv was successful.
# Compile of testbench.sv was successful.
# Compile of clkgen.sv was successful.
# 9 compiles, 1 failed with 2 errors.
# Compile of alu.sv was successful.
# Compile of core.sv was successful.
# Compile of gprs.sv was successful.
# Compile of instructiondecoder.sv failed with 4 errors.
# Compile of lsu.sv was successful.
# Compile of nocstop.sv was successful.
# Compile of soc.sv was successful.
# Compile of testbench.sv was successful.
# Compile of clkgen.sv was successful.
# 9 compiles, 1 failed with 4 errors.
# Compile of alu.sv was successful.
# Compile of core.sv was successful.
# Compile of gprs.sv was successful.
# Compile of instructiondecoder.sv failed with 2 errors.
# Compile of lsu.sv was successful.
# Compile of nocstop.sv was successful.
# Compile of soc.sv was successful.
# Compile of testbench.sv was successful.
# Compile of clkgen.sv was successful.
# 9 compiles, 1 failed with 2 errors.
# Compile of alu.sv was successful.
# Compile of core.sv was successful.
# Compile of gprs.sv was successful.
# Compile of instructiondecoder.sv was successful.
# Compile of lsu.sv was successful.
# Compile of nocstop.sv was successful.
# Compile of soc.sv was successful.
# Compile of testbench.sv was successful.
# Compile of clkgen.sv was successful.
# 9 compiles, 0 failed with no errors.
# Compile of alu.sv was successful.
# Compile of core.sv was successful.
# Compile of gprs.sv was successful.
# Compile of instructiondecoder.sv was successful.
# Compile of lsu.sv was successful.
# Compile of nocstop.sv was successful.
# Compile of soc.sv was successful.
# Compile of testbench.sv was successful.
# Compile of clkgen.sv was successful.
# 9 compiles, 0 failed with no errors.
# Compile of alu.sv was successful.
# Compile of core.sv was successful.
# Compile of gprs.sv was successful.
# Compile of instructiondecoder.sv was successful.
# Compile of lsu.sv was successful.
# Compile of nocstop.sv was successful.
# Compile of soc.sv was successful.
# Compile of testbench.sv was successful.
# Compile of clkgen.sv was successful.
# 9 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.tb
# vsim -voptargs="+acc" work.tb 
# Start time: 17:16:01 on Nov 07,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.tb(fast)
# Loading work.instruction_decoder(fast)
# Loading work.decoder_input_register(fast)
# Loading work.instruction_queue(fast)
add wave -position end sim:/tb/*
add wave -position end sim:/tb/decoder/*
add wave -position end sim:/tb/decoder/inst_decode_queue/*
add wave -position end sim:/tb/decoder/inst_queue/*
run
quit -sim
# End time: 17:16:29 on Nov 07,2024, Elapsed time: 0:00:28
# Errors: 0, Warnings: 8
# Compile of alu.sv was successful.
# Compile of core.sv was successful.
# Compile of gprs.sv was successful.
# Compile of instructiondecoder.sv was successful.
# Compile of lsu.sv was successful.
# Compile of nocstop.sv was successful.
# Compile of soc.sv was successful.
# Compile of testbench.sv was successful.
# Compile of clkgen.sv was successful.
# 9 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.tb
# vsim -voptargs="+acc" work.tb 
# Start time: 17:17:43 on Nov 07,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.tb(fast)
# Loading work.instruction_decoder(fast)
# Loading work.decoder_input_register(fast)
# Loading work.instruction_queue(fast)
add wave -position end sim:/tb/*
add wave -position end sim:/tb/decoder/*
add wave -position end sim:/tb/decoder/inst_decode_queue/*
add wave -position end sim:/tb/decoder/inst_queue/*
run
quit -sim
# End time: 17:20:56 on Nov 07,2024, Elapsed time: 0:03:13
# Errors: 0, Warnings: 3
# Compile of alu.sv was successful.
# Compile of core.sv was successful.
# Compile of gprs.sv was successful.
# Compile of instructiondecoder.sv was successful.
# Compile of lsu.sv was successful.
# Compile of nocstop.sv was successful.
# Compile of soc.sv was successful.
# Compile of testbench.sv was successful.
# Compile of clkgen.sv was successful.
# 9 compiles, 0 failed with no errors.
