{
  "module_name": "mxl5xx_regs.h",
  "hash_id": "dcefe7dfeb419dec08cd61b7844ec75edf20f81e26908309fd69abcc2fe82835",
  "original_prompt": "Ingested from linux-6.6.14/drivers/media/dvb-frontends/mxl5xx_regs.h",
  "human_readable_source": " \n \n\n#ifndef __MXL58X_REGISTERS_H__\n#define __MXL58X_REGISTERS_H__\n\n#define HYDRA_INTR_STATUS_REG               0x80030008\n#define HYDRA_INTR_MASK_REG                 0x8003000C\n\n#define HYDRA_CRYSTAL_SETTING               0x3FFFC5F0  \n#define HYDRA_CRYSTAL_CAP                   0x3FFFEDA4  \n\n#define HYDRA_CPU_RESET_REG                 0x8003003C\n#define HYDRA_CPU_RESET_DATA                0x00000400\n\n#define HYDRA_RESET_TRANSPORT_FIFO_REG      0x80030028\n#define HYDRA_RESET_TRANSPORT_FIFO_DATA     0x00000000\n\n#define HYDRA_RESET_BBAND_REG               0x80030024\n#define HYDRA_RESET_BBAND_DATA              0x00000000\n\n#define HYDRA_RESET_XBAR_REG                0x80030020\n#define HYDRA_RESET_XBAR_DATA               0x00000000\n\n#define HYDRA_MODULES_CLK_1_REG             0x80030014\n#define HYDRA_DISABLE_CLK_1                 0x00000000\n\n#define HYDRA_MODULES_CLK_2_REG             0x8003001C\n#define HYDRA_DISABLE_CLK_2                 0x0000000B\n\n#define HYDRA_PRCM_ROOT_CLK_REG             0x80030018\n#define HYDRA_PRCM_ROOT_CLK_DISABLE         0x00000000\n\n#define HYDRA_CPU_RESET_CHECK_REG           0x80030008\n#define HYDRA_CPU_RESET_CHECK_OFFSET        0x40000000   \n\n#define HYDRA_SKU_ID_REG                    0x90000190\n\n#define FW_DL_SIGN_ADDR                     0x3FFFEAE0\n\n \n#define HYDRA_HEAR_BEAT                     0x3FFFEDDC\n\n \n#define HYDRA_FIRMWARE_VERSION              0x3FFFEDB8\n#define HYDRA_FW_RC_VERSION                 0x3FFFCFAC\n\n \n#define HYDRA_FIRMWARE_PATCH_VERSION        0x3FFFEDC2\n\n \n#define HYDRA_TEMPARATURE                   0x3FFFEDB4\n\n \n \n#define HYDRA_DEMOD_0_BASE_ADDR             0x3FFFC64C\n\n \n#define HYDRA_TUNER_0_BASE_ADDR             0x3FFFCE4C\n\n#define POWER_FROM_ADCRSSI_READBACK         0x3FFFEB6C\n\n \n#define HYDRA_DMD_STATUS_OFFSET(demodID)        ((demodID) * 0x100)\n#define HYDRA_TUNER_STATUS_OFFSET(tunerID)      ((tunerID) * 0x40)\n\n \n#define HYDRA_DMD_AGC_DIG_LEVEL_ADDR_OFFSET               0x3FFFC64C\n#define HYDRA_DMD_LOCK_STATUS_ADDR_OFFSET                 0x3FFFC650\n#define HYDRA_DMD_ACQ_STATUS_ADDR_OFFSET                  0x3FFFC654\n\n#define HYDRA_DMD_STANDARD_ADDR_OFFSET                    0x3FFFC658\n#define HYDRA_DMD_SPECTRUM_INVERSION_ADDR_OFFSET          0x3FFFC65C\n#define HYDRA_DMD_SPECTRUM_ROLL_OFF_ADDR_OFFSET           0x3FFFC660\n#define HYDRA_DMD_SYMBOL_RATE_ADDR_OFFSET                 0x3FFFC664\n#define HYDRA_DMD_MODULATION_SCHEME_ADDR_OFFSET           0x3FFFC668\n#define HYDRA_DMD_FEC_CODE_RATE_ADDR_OFFSET               0x3FFFC66C\n\n#define HYDRA_DMD_SNR_ADDR_OFFSET                         0x3FFFC670\n#define HYDRA_DMD_FREQ_OFFSET_ADDR_OFFSET                 0x3FFFC674\n#define HYDRA_DMD_CTL_FREQ_OFFSET_ADDR_OFFSET             0x3FFFC678\n#define HYDRA_DMD_STR_FREQ_OFFSET_ADDR_OFFSET             0x3FFFC67C\n#define HYDRA_DMD_FTL_FREQ_OFFSET_ADDR_OFFSET             0x3FFFC680\n#define HYDRA_DMD_STR_NBC_SYNC_LOCK_ADDR_OFFSET           0x3FFFC684\n#define HYDRA_DMD_CYCLE_SLIP_COUNT_ADDR_OFFSET            0x3FFFC688\n\n#define HYDRA_DMD_DISPLAY_I_ADDR_OFFSET                   0x3FFFC68C\n#define HYDRA_DMD_DISPLAY_Q_ADDR_OFFSET                   0x3FFFC68E\n\n#define HYDRA_DMD_DVBS2_CRC_ERRORS_ADDR_OFFSET            0x3FFFC690\n#define HYDRA_DMD_DVBS2_PER_COUNT_ADDR_OFFSET             0x3FFFC694\n#define HYDRA_DMD_DVBS2_PER_WINDOW_ADDR_OFFSET            0x3FFFC698\n\n#define HYDRA_DMD_DVBS_CORR_RS_ERRORS_ADDR_OFFSET         0x3FFFC69C\n#define HYDRA_DMD_DVBS_UNCORR_RS_ERRORS_ADDR_OFFSET       0x3FFFC6A0\n#define HYDRA_DMD_DVBS_BER_COUNT_ADDR_OFFSET              0x3FFFC6A4\n#define HYDRA_DMD_DVBS_BER_WINDOW_ADDR_OFFSET             0x3FFFC6A8\n\n \n#define HYDRA_DMD_DVBS_1ST_CORR_RS_ERRORS_ADDR_OFFSET     0x3FFFC6C8   \n#define HYDRA_DMD_DVBS_1ST_UNCORR_RS_ERRORS_ADDR_OFFSET   0x3FFFC6CC   \n#define HYDRA_DMD_DVBS_BER_COUNT_1ST_ADDR_OFFSET          0x3FFFC6D0\n#define HYDRA_DMD_DVBS_BER_WINDOW_1ST_ADDR_OFFSET         0x3FFFC6D4\n\n#define HYDRA_DMD_TUNER_ID_ADDR_OFFSET                    0x3FFFC6AC\n#define HYDRA_DMD_DVBS2_PILOT_ON_OFF_ADDR_OFFSET          0x3FFFC6B0\n#define HYDRA_DMD_FREQ_SEARCH_RANGE_KHZ_ADDR_OFFSET       0x3FFFC6B4\n#define HYDRA_DMD_STATUS_LOCK_ADDR_OFFSET                 0x3FFFC6B8\n#define HYDRA_DMD_STATUS_CENTER_FREQ_IN_KHZ_ADDR          0x3FFFC704\n#define HYDRA_DMD_STATUS_INPUT_POWER_ADDR                 0x3FFFC708\n\n \n#define DMD0_STATUS_DVBS_1ST_SCALED_BER_COUNT_ADDR        0x3FFFC710  \n#define DMD0_STATUS_DVBS_SCALED_BER_COUNT_ADDR            0x3FFFC714  \n\n#define DMD0_SPECTRUM_MIN_GAIN_STATUS                     0x3FFFC73C\n#define DMD0_SPECTRUM_MIN_GAIN_WB_SAGC_VALUE              0x3FFFC740\n#define DMD0_SPECTRUM_MIN_GAIN_NB_SAGC_VALUE              0x3FFFC744\n\n#define HYDRA_DMD_STATUS_END_ADDR_OFFSET                  0x3FFFC748\n\n \n#define HYDRA_TUNER_DEMOD_ID_ADDR_OFFSET                  0x3FFFCE4C\n#define HYDRA_TUNER_AGC_LOCK_OFFSET                       0x3FFFCE50\n#define HYDRA_TUNER_SPECTRUM_STATUS_OFFSET                0x3FFFCE54\n#define HYDRA_TUNER_SPECTRUM_BIN_SIZE_OFFSET              0x3FFFCE58\n#define HYDRA_TUNER_SPECTRUM_ADDRESS_OFFSET               0x3FFFCE5C\n#define HYDRA_TUNER_ENABLE_COMPLETE                       0x3FFFEB78\n\n#define HYDRA_DEMOD_STATUS_LOCK(devId, demodId)   write_register(devId, (HYDRA_DMD_STATUS_LOCK_ADDR_OFFSET + HYDRA_DMD_STATUS_OFFSET(demodId)), MXL_YES)\n#define HYDRA_DEMOD_STATUS_UNLOCK(devId, demodId) write_register(devId, (HYDRA_DMD_STATUS_LOCK_ADDR_OFFSET + HYDRA_DMD_STATUS_OFFSET(demodId)), MXL_NO)\n\n#define HYDRA_VERSION                                     0x3FFFEDB8\n#define HYDRA_DEMOD0_VERSION                              0x3FFFEDBC\n#define HYDRA_DEMOD1_VERSION                              0x3FFFEDC0\n#define HYDRA_DEMOD2_VERSION                              0x3FFFEDC4\n#define HYDRA_DEMOD3_VERSION                              0x3FFFEDC8\n#define HYDRA_DEMOD4_VERSION                              0x3FFFEDCC\n#define HYDRA_DEMOD5_VERSION                              0x3FFFEDD0\n#define HYDRA_DEMOD6_VERSION                              0x3FFFEDD4\n#define HYDRA_DEMOD7_VERSION                              0x3FFFEDD8\n#define HYDRA_HEAR_BEAT                                   0x3FFFEDDC\n#define HYDRA_SKU_MGMT                                    0x3FFFEBC0\n\n#define MXL_HYDRA_FPGA_A_ADDRESS                          0x91C00000\n#define MXL_HYDRA_FPGA_B_ADDRESS                          0x91D00000\n\n \n#define HYDRA_TS_CTRL_BASE_ADDR                           0x90700000\n\n#define MPEG_MUX_MODE_SLICE0_REG            (HYDRA_TS_CTRL_BASE_ADDR + 0x08)\n\n#define MPEG_MUX_MODE_SLICE1_REG            (HYDRA_TS_CTRL_BASE_ADDR + 0x08)\n\n#define PID_BANK_SEL_SLICE0_REG             (HYDRA_TS_CTRL_BASE_ADDR + 0x190)\n#define PID_BANK_SEL_SLICE1_REG             (HYDRA_TS_CTRL_BASE_ADDR + 0x1B0)\n\n#define MPEG_CLK_GATED_REG                  (HYDRA_TS_CTRL_BASE_ADDR + 0x20)\n\n#define MPEG_CLK_ALWAYS_ON_REG              (HYDRA_TS_CTRL_BASE_ADDR + 0x1D4)\n\n#define HYDRA_REGULAR_PID_BANK_A_REG        (HYDRA_TS_CTRL_BASE_ADDR + 0x190)\n\n#define HYDRA_FIXED_PID_BANK_A_REG          (HYDRA_TS_CTRL_BASE_ADDR + 0x190)\n\n#define HYDRA_REGULAR_PID_BANK_B_REG        (HYDRA_TS_CTRL_BASE_ADDR + 0x1B0)\n\n#define HYDRA_FIXED_PID_BANK_B_REG          (HYDRA_TS_CTRL_BASE_ADDR + 0x1B0)\n\n#define FIXED_PID_TBL_REG_ADDRESS_0         (HYDRA_TS_CTRL_BASE_ADDR + 0x9000)\n#define FIXED_PID_TBL_REG_ADDRESS_1         (HYDRA_TS_CTRL_BASE_ADDR + 0x9100)\n#define FIXED_PID_TBL_REG_ADDRESS_2         (HYDRA_TS_CTRL_BASE_ADDR + 0x9200)\n#define FIXED_PID_TBL_REG_ADDRESS_3         (HYDRA_TS_CTRL_BASE_ADDR + 0x9300)\n\n#define FIXED_PID_TBL_REG_ADDRESS_4         (HYDRA_TS_CTRL_BASE_ADDR + 0xB000)\n#define FIXED_PID_TBL_REG_ADDRESS_5         (HYDRA_TS_CTRL_BASE_ADDR + 0xB100)\n#define FIXED_PID_TBL_REG_ADDRESS_6         (HYDRA_TS_CTRL_BASE_ADDR + 0xB200)\n#define FIXED_PID_TBL_REG_ADDRESS_7         (HYDRA_TS_CTRL_BASE_ADDR + 0xB300)\n\n#define REGULAR_PID_TBL_REG_ADDRESS_0       (HYDRA_TS_CTRL_BASE_ADDR + 0x8000)\n#define REGULAR_PID_TBL_REG_ADDRESS_1       (HYDRA_TS_CTRL_BASE_ADDR + 0x8200)\n#define REGULAR_PID_TBL_REG_ADDRESS_2       (HYDRA_TS_CTRL_BASE_ADDR + 0x8400)\n#define REGULAR_PID_TBL_REG_ADDRESS_3       (HYDRA_TS_CTRL_BASE_ADDR + 0x8600)\n\n#define REGULAR_PID_TBL_REG_ADDRESS_4       (HYDRA_TS_CTRL_BASE_ADDR + 0xA000)\n#define REGULAR_PID_TBL_REG_ADDRESS_5       (HYDRA_TS_CTRL_BASE_ADDR + 0xA200)\n#define REGULAR_PID_TBL_REG_ADDRESS_6       (HYDRA_TS_CTRL_BASE_ADDR + 0xA400)\n#define REGULAR_PID_TBL_REG_ADDRESS_7       (HYDRA_TS_CTRL_BASE_ADDR + 0xA600)\n\n \n\n#define PAD_MUX_GPIO_00_SYNC_BASEADDR                          0x90000188\n\n\n#define PAD_MUX_UART_RX_C_PINMUX_BASEADDR 0x9000001C\n\n#define   XPT_PACKET_GAP_MIN_BASEADDR                            0x90700044\n#define   XPT_NCO_COUNT_BASEADDR                                 0x90700238\n\n#define   XPT_NCO_COUNT_BASEADDR1                                0x9070023C\n\n \n\n#define   XPT_PID_BASEADDR                                       0x90708000\n\n#define   XPT_PID_REMAP_BASEADDR                                 0x90708004\n\n#define   XPT_KNOWN_PID_BASEADDR                                 0x90709000\n\n#define   XPT_PID_BASEADDR1                                      0x9070A000\n\n#define   XPT_PID_REMAP_BASEADDR1                                0x9070A004\n\n#define   XPT_KNOWN_PID_BASEADDR1                                0x9070B000\n\n#define   XPT_BERT_LOCK_BASEADDR                                 0x907000B8\n\n#define   XPT_BERT_BASEADDR                                      0x907000BC\n\n#define   XPT_BERT_INVERT_BASEADDR                               0x907000C0\n\n#define   XPT_BERT_HEADER_BASEADDR                               0x907000C4\n\n#define   XPT_BERT_BASEADDR1                                     0x907000C8\n\n#define   XPT_BERT_BIT_COUNT0_BASEADDR                           0x907000CC\n\n#define   XPT_BERT_BIT_COUNT0_BASEADDR1                          0x907000D0\n\n#define   XPT_BERT_BIT_COUNT1_BASEADDR                           0x907000D4\n\n#define   XPT_BERT_BIT_COUNT1_BASEADDR1                          0x907000D8\n\n#define   XPT_BERT_BIT_COUNT2_BASEADDR                           0x907000DC\n\n#define   XPT_BERT_BIT_COUNT2_BASEADDR1                          0x907000E0\n\n#define   XPT_BERT_BIT_COUNT3_BASEADDR                           0x907000E4\n\n#define   XPT_BERT_BIT_COUNT3_BASEADDR1                          0x907000E8\n\n#define   XPT_BERT_BIT_COUNT4_BASEADDR                           0x907000EC\n\n#define   XPT_BERT_BIT_COUNT4_BASEADDR1                          0x907000F0\n\n#define   XPT_BERT_BIT_COUNT5_BASEADDR                           0x907000F4\n\n#define   XPT_BERT_BIT_COUNT5_BASEADDR1                          0x907000F8\n\n#define   XPT_BERT_BIT_COUNT6_BASEADDR                           0x907000FC\n\n#define   XPT_BERT_BIT_COUNT6_BASEADDR1                          0x90700100\n\n#define   XPT_BERT_BIT_COUNT7_BASEADDR                           0x90700104\n\n#define   XPT_BERT_BIT_COUNT7_BASEADDR1                          0x90700108\n\n#define   XPT_BERT_ERR_COUNT0_BASEADDR                           0x9070010C\n\n#define   XPT_BERT_ERR_COUNT0_BASEADDR1                          0x90700110\n\n#define   XPT_BERT_ERR_COUNT1_BASEADDR                           0x90700114\n\n#define   XPT_BERT_ERR_COUNT1_BASEADDR1                          0x90700118\n\n#define   XPT_BERT_ERR_COUNT2_BASEADDR                           0x9070011C\n\n#define   XPT_BERT_ERR_COUNT2_BASEADDR1                          0x90700120\n\n#define   XPT_BERT_ERR_COUNT3_BASEADDR                           0x90700124\n\n#define   XPT_BERT_ERR_COUNT3_BASEADDR1                          0x90700128\n\n#define   XPT_BERT_ERR_COUNT4_BASEADDR                           0x9070012C\n\n#define   XPT_BERT_ERR_COUNT4_BASEADDR1                          0x90700130\n\n#define   XPT_BERT_ERR_COUNT5_BASEADDR                           0x90700134\n\n#define   XPT_BERT_ERR_COUNT5_BASEADDR1                          0x90700138\n\n#define   XPT_BERT_ERR_COUNT6_BASEADDR                           0x9070013C\n\n#define   XPT_BERT_ERR_COUNT6_BASEADDR1                          0x90700140\n\n#define   XPT_BERT_ERR_COUNT7_BASEADDR                           0x90700144\n\n#define   XPT_BERT_ERR_COUNT7_BASEADDR1                          0x90700148\n\n#define   XPT_BERT_ERROR_BASEADDR                                0x9070014C\n\n#define   XPT_BERT_ANALYZER_BASEADDR                             0x90700150\n\n#define   XPT_BERT_ANALYZER_BASEADDR1                            0x90700154\n\n#define   XPT_BERT_ANALYZER_BASEADDR2                            0x90700158\n\n#define   XPT_BERT_ANALYZER_BASEADDR3                            0x9070015C\n\n#define   XPT_BERT_ANALYZER_BASEADDR4                            0x90700160\n\n#define   XPT_BERT_ANALYZER_BASEADDR5                            0x90700164\n\n#define   XPT_BERT_ANALYZER_BASEADDR6                            0x90700168\n\n#define   XPT_BERT_ANALYZER_BASEADDR7                            0x9070016C\n\n#define   XPT_BERT_ANALYZER_BASEADDR8                            0x90700170\n\n#define   XPT_BERT_ANALYZER_BASEADDR9                            0x90700174\n\n#define   XPT_DMD0_BASEADDR                                      0x9070024C\n\n \n#define   DBG_ENABLE_DISABLE_AGC                                 (0x3FFFCF60)  \n#define   WB_DFE0_DFE_FB_RF1_BASEADDR                            0x903004A4\n\n#define   WB_DFE1_DFE_FB_RF1_BASEADDR                            0x904004A4\n\n#define   WB_DFE2_DFE_FB_RF1_BASEADDR                            0x905004A4\n\n#define   WB_DFE3_DFE_FB_RF1_BASEADDR                            0x906004A4\n\n#define   AFE_REG_D2A_TA_RFFE_LNA_BO_1P8_BASEADDR                0x90200104\n\n#define   AFE_REG_AFE_REG_SPARE_BASEADDR                         0x902000A0\n\n#define   AFE_REG_AFE_REG_SPARE_BASEADDR1                        0x902000B4\n\n#define   AFE_REG_AFE_REG_SPARE_BASEADDR2                        0x902000C4\n\n#define   AFE_REG_AFE_REG_SPARE_BASEADDR3                        0x902000D4\n\n#define   WB_DFE0_DFE_FB_AGC_BASEADDR                            0x90300498\n\n#define   WB_DFE1_DFE_FB_AGC_BASEADDR                            0x90400498\n\n#define   WB_DFE2_DFE_FB_AGC_BASEADDR                            0x90500498\n\n#define   WB_DFE3_DFE_FB_AGC_BASEADDR                            0x90600498\n\n#define   WDT_WD_INT_BASEADDR                                    0x8002000C\n\n#define   FSK_TX_FTM_BASEADDR                                    0x80090000\n\n#define   FSK_TX_FTM_TX_CNT_BASEADDR                             0x80090018\n\n#define   AFE_REG_D2A_FSK_BIAS_BASEADDR                          0x90200040\n\n#define   DMD_TEI_BASEADDR                                       0x3FFFEBE0\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}