0.7
2020.2
Apr 18 2022
16:05:34
C:/Users/user/Desktop/HLS/labA_vitis/labA-3/solution3/sim/verilog/AESL_automem_d_i.v,1665734319,systemVerilog,,,,AESL_automem_d_i,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/user/Desktop/HLS/labA_vitis/labA-3/solution3/sim/verilog/AESL_automem_d_o.v,1665734319,systemVerilog,,,,AESL_automem_d_o,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/user/Desktop/HLS/labA_vitis/labA-3/solution3/sim/verilog/array_io.autotb.v,1665734319,systemVerilog,,,C:/Users/user/Desktop/HLS/labA_vitis/labA-3/solution3/sim/verilog/fifo_para.vh,apatb_array_io_top,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/user/Desktop/HLS/labA_vitis/labA-3/solution3/sim/verilog/array_io.v,1665733808,systemVerilog,,,,array_io,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/user/Desktop/HLS/labA_vitis/labA-3/solution3/sim/verilog/array_io_acc_RAM_AUTO_1R1W.v,1665733810,systemVerilog,,,,array_io_acc_RAM_AUTO_1R1W,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/user/Desktop/HLS/labA_vitis/labA-3/solution3/sim/verilog/array_io_flow_control_loop_pipe.v,1665733810,systemVerilog,,,,array_io_flow_control_loop_pipe,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/user/Desktop/HLS/labA_vitis/labA-3/solution3/sim/verilog/csv_file_dump.svh,1665734319,verilog,,,,,,,,,,,,
C:/Users/user/Desktop/HLS/labA_vitis/labA-3/solution3/sim/verilog/dataflow_monitor.sv,1665734319,systemVerilog,C:/Users/user/Desktop/HLS/labA_vitis/labA-3/solution3/sim/verilog/nodf_module_interface.svh;C:/Users/user/Desktop/HLS/labA_vitis/labA-3/solution3/sim/verilog/upc_loop_interface.svh,,C:/Users/user/Desktop/HLS/labA_vitis/labA-3/solution3/sim/verilog/dump_file_agent.svh;C:/Users/user/Desktop/HLS/labA_vitis/labA-3/solution3/sim/verilog/csv_file_dump.svh;C:/Users/user/Desktop/HLS/labA_vitis/labA-3/solution3/sim/verilog/sample_agent.svh;C:/Users/user/Desktop/HLS/labA_vitis/labA-3/solution3/sim/verilog/loop_sample_agent.svh;C:/Users/user/Desktop/HLS/labA_vitis/labA-3/solution3/sim/verilog/sample_manager.svh;C:/Users/user/Desktop/HLS/labA_vitis/labA-3/solution3/sim/verilog/nodf_module_interface.svh;C:/Users/user/Desktop/HLS/labA_vitis/labA-3/solution3/sim/verilog/nodf_module_monitor.svh;C:/Users/user/Desktop/HLS/labA_vitis/labA-3/solution3/sim/verilog/upc_loop_interface.svh;C:/Users/user/Desktop/HLS/labA_vitis/labA-3/solution3/sim/verilog/upc_loop_monitor.svh,$unit_dataflow_monitor_sv;dataflow_monitor,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/user/Desktop/HLS/labA_vitis/labA-3/solution3/sim/verilog/dump_file_agent.svh,1665734319,verilog,,,,,,,,,,,,
C:/Users/user/Desktop/HLS/labA_vitis/labA-3/solution3/sim/verilog/fifo_para.vh,1665734319,verilog,,,,,,,,,,,,
C:/Users/user/Desktop/HLS/labA_vitis/labA-3/solution3/sim/verilog/loop_sample_agent.svh,1665734319,verilog,,,,,,,,,,,,
C:/Users/user/Desktop/HLS/labA_vitis/labA-3/solution3/sim/verilog/nodf_module_interface.svh,1665734319,verilog,,,,nodf_module_intf,,,,,,,,
C:/Users/user/Desktop/HLS/labA_vitis/labA-3/solution3/sim/verilog/nodf_module_monitor.svh,1665734319,verilog,,,,,,,,,,,,
C:/Users/user/Desktop/HLS/labA_vitis/labA-3/solution3/sim/verilog/sample_agent.svh,1665734319,verilog,,,,,,,,,,,,
C:/Users/user/Desktop/HLS/labA_vitis/labA-3/solution3/sim/verilog/sample_manager.svh,1665734319,verilog,,,,,,,,,,,,
C:/Users/user/Desktop/HLS/labA_vitis/labA-3/solution3/sim/verilog/upc_loop_interface.svh,1665734319,verilog,,,,upc_loop_intf,,,,,,,,
C:/Users/user/Desktop/HLS/labA_vitis/labA-3/solution3/sim/verilog/upc_loop_monitor.svh,1665734319,verilog,,,,,,,,,,,,
