
===========================================================================
report_checks -unconstrained
===========================================================================
======================= max_ff_n40C_1v95 Corner ===================================

Startpoint: RST_Z (input port clocked by __VIRTUAL_CLK__)
Endpoint: DEBUG_OUT (output port clocked by __VIRTUAL_CLK__)
Path Group: __VIRTUAL_CLK__
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.000000    0.000000    0.000000   clock __VIRTUAL_CLK__ (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     1    0.010823    0.041225    0.027243    2.027243 ^ RST_Z (in)
                                                         RST_Z (net)
                      0.041234    0.000000    2.027243 ^ x5/A (sky130_fd_sc_hd__inv_4)
     5    0.022844    0.026145    0.029492    2.056734 v x5/Y (sky130_fd_sc_hd__inv_4)
                                                         RSTi (net)
                      0.026348    0.001798    2.058533 v x3/B (sky130_fd_sc_hd__nor2_1)
     1    0.002689    0.051961    0.052103    2.110636 ^ x3/Y (sky130_fd_sc_hd__nor2_1)
                                                         S_IDLE_Z (net)
                      0.051962    0.000195    2.110830 ^ x1/A (sky130_fd_sc_hd__nand2_1)
     5    0.013265    0.061087    0.063219    2.174050 v x1/Y (sky130_fd_sc_hd__nand2_1)
                                                         IDLE (net)
                      0.061094    0.000554    2.174604 v x10/B (sky130_fd_sc_hd__nand2_1)
     1    0.002613    0.035231    0.054008    2.228612 ^ x10/Y (sky130_fd_sc_hd__nand2_1)
                                                         S_SAMPLE_Z (net)
                      0.035231    0.000121    2.228733 ^ x8/A (sky130_fd_sc_hd__nand2_1)
     1    0.002473    0.019279    0.024148    2.252882 v x8/Y (sky130_fd_sc_hd__nand2_1)
                                                         net4 (net)
                      0.019280    0.000115    2.252996 v x9/A (sky130_fd_sc_hd__nand2_1)
     2    0.008393    0.063506    0.059035    2.312032 ^ x9/Y (sky130_fd_sc_hd__nand2_1)
                                                         net3 (net)
                      0.063512    0.000506    2.312538 ^ x11/A (sky130_fd_sc_hd__inv_2)
     7    0.022176    0.041843    0.045802    2.358341 v x11/Y (sky130_fd_sc_hd__inv_2)
                                                         SAMPLE (net)
                      0.041879    0.001002    2.359343 v x18/A (sky130_fd_sc_hd__nand2_1)
     1    0.004972    0.046438    0.051744    2.411087 ^ x18/Y (sky130_fd_sc_hd__nand2_1)
                                                         S_CONVERT_Z (net)
                      0.046444    0.000404    2.411491 ^ x14/A (sky130_fd_sc_hd__nand2_1)
     1    0.005366    0.031433    0.036536    2.448027 v x14/Y (sky130_fd_sc_hd__nand2_1)
                                                         net7 (net)
                      0.031441    0.000396    2.448423 v x15/A (sky130_fd_sc_hd__nand2_1)
     2    0.010948    0.083999    0.075616    2.524039 ^ x15/Y (sky130_fd_sc_hd__nand2_1)
                                                         net6 (net)
                      0.084008    0.000717    2.524756 ^ x16/A (sky130_fd_sc_hd__inv_2)
    18    0.083044    0.131060    0.115454    2.640210 v x16/Y (sky130_fd_sc_hd__inv_2)
                                                         CONVERT (net)
                      0.131987    0.009057    2.649267 v x23/B (sky130_fd_sc_hd__and2b_1)
     2    0.124277    0.399044    0.421928    3.071195 v x23/X (sky130_fd_sc_hd__and2b_1)
                                                         DAC_SETTLE (net)
                      0.399126    0.004901    3.076096 v x34/A3 (sky130_fd_sc_hd__mux4_1)
     1    0.003410    0.066327    0.375093    3.451189 v x34/X (sky130_fd_sc_hd__mux4_1)
                                                         net18 (net)
                      0.066327    0.000204    3.451393 v x42/A1 (sky130_fd_sc_hd__mux4_4)
     1    0.018678    0.098030    0.368206    3.819599 v x42/X (sky130_fd_sc_hd__mux4_4)
                                                         net19 (net)
                      0.098033    0.001017    3.820617 v x63/A (sky130_fd_sc_hd__inv_8)
     1    0.036029    0.054952    0.077975    3.898592 ^ x63/Y (sky130_fd_sc_hd__inv_8)
                                                         net25 (net)
                      0.055211    0.002876    3.901468 ^ x64/A (sky130_fd_sc_hd__inv_16)
     1    0.106217    0.042640    0.036180    3.937649 v x64/Y (sky130_fd_sc_hd__inv_16)
                                                         DEBUG_OUT (net)
                      0.047386    0.010759    3.948407 v DEBUG_OUT (out)
                                              3.948407   data arrival time

                      0.000000   10.000000   10.000000   clock __VIRTUAL_CLK__ (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                 -2.000000    7.750000   output external delay
                                              7.750000   data required time
---------------------------------------------------------------------------------------------
                                              7.750000   data required time
                                             -3.948407   data arrival time
---------------------------------------------------------------------------------------------
                                              3.801593   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= max_ff_n40C_1v95 Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= max_ff_n40C_1v95 Corner ===================================

max slew

Pin                                        Limit        Slew       Slack
------------------------------------------------------------------------
DAC_SETTLE                              0.750000    0.834606   -0.084606 (VIOLATED)
x34/A3                                  0.750000    0.834419   -0.084419 (VIOLATED)
x23/X                                   0.750000    0.834378   -0.084378 (VIOLATED)

max fanout

Pin                                   Limit Fanout  Slack
---------------------------------------------------------
x22/Y                                    10     26    -16 (VIOLATED)
x16/Y                                    10     18     -8 (VIOLATED)
COMP_P                                   10     14     -4 (VIOLATED)
x36/X                                    10     12     -2 (VIOLATED)
x62/Y                                    10     12     -2 (VIOLATED)



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 0 unannotated drivers.
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 3
max fanout violation count 5
max cap violation count 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
Warning: There are 25 unclocked register/latch pins.
  x1_0/CLK
  x1_1/CLK
  x1_10/CLK
  x1_11/CLK
  x1_2/CLK
  x1_3/CLK
  x1_4/CLK
  x1_5/CLK
  x1_6/CLK
  x1_7/CLK
  x1_8/CLK
  x1_9/CLK
  x44/CLK
  x5_0/CLK
  x5_1/CLK
  x5_10/CLK
  x5_11/CLK
  x5_2/CLK
  x5_3/CLK
  x5_4/CLK
  x5_5/CLK
  x5_6/CLK
  x5_7/CLK
  x5_8/CLK
  x5_9/CLK
Warning: There are 34 unconstrained endpoints.
  CLK_DATA
  DATA[0]
  DATA[1]
  DATA[2]
  DATA[3]
  DATA[4]
  DATA[5]
  HI
  LO
  x1_0/D
  x1_1/D
  x1_10/D
  x1_11/D
  x1_2/D
  x1_3/D
  x1_4/D
  x1_5/D
  x1_6/D
  x1_7/D
  x1_8/D
  x1_9/D
  x44/D
  x5_0/D
  x5_1/D
  x5_10/D
  x5_11/D
  x5_2/D
  x5_3/D
  x5_4/D
  x5_5/D
  x5_6/D
  x5_7/D
  x5_8/D
  x5_9/D
Warning: There are 7 combinational loops in the design.
  x25/Y
  x24/B
  x24/Y
  x25/A
  | loop cut point
  x25/Y
  --------------------------------
  x14/Y
  x15/A
  x15/Y
  x14/B
  | loop cut point
  x14/Y
  --------------------------------
  x9/Y
  x11/A
  x11/Y
  x18/A
  x18/Y
  x14/A
  x14/Y
  x15/A
  x15/Y
  x16/A
  x16/Y
  x13/A
  x13/X
  x12/A
  x12/Y
  x9/B
  | loop cut point
  x9/Y
  --------------------------------
  x7/X
  x3/A
  x3/Y
  x1/A
  x1/Y
  x10/B
  x10/Y
  x8/A
  x8/Y
  x9/A
  x9/Y
  x11/A
  x11/Y
  x18/A
  x18/Y
  x14/A
  x14/Y
  x15/A
  x15/Y
  x16/A
  x16/Y
  x7/A
  | loop cut point
  x7/X
  --------------------------------
  x1/Y
  x10/B
  x10/Y
  x8/A
  x8/Y
  x9/A
  x9/Y
  x11/A
  x11/Y
  x4/A
  x4/Y
  x2/B
  x2/Y
  x1/B
  | loop cut point
  x1/Y
  --------------------------------
  x8/Y
  x9/A
  x9/Y
  x8/B
  | loop cut point
  x8/Y
  --------------------------------
  x29/X
  x28/A
  x28/Y
  x25/B
  x25/Y
  x26/A
  x26/Y
  x29/B
  | loop cut point
  x29/X
  --------------------------------
