# Auto-generated project tcl file

create_project lowrisc_systems_top_earlgrey_nexysvideo_0.1 -force

set_property part xc7a200tsbg484-1 [current_project]

set_property generic {BootRomInitFile=../../../../../build-bin/sw/device/boot_rom/boot_rom_fpga_nexysvideo.32.vmem } [get_filesets sources_1]

set_property verilog_define {FPGA_XILINX=1 PRIM_DEFAULT_IMPL=prim_pkg::ImplXilinx } [get_filesets sources_1]
read_verilog -sv ../src/lowrisc_constants_top_pkg_0/rtl/top_pkg.sv
read_verilog -sv ../src/lowrisc_dv_pins_if_0/pins_if.sv
add_files -norecurse ../src/lowrisc_dv_verilator_memutil_dpi_0/cpp/dpi_memutil.cc
add_files -norecurse ../src/lowrisc_dv_verilator_memutil_dpi_0/cpp/sv_scoped.cc
read_verilog -sv ../src/lowrisc_ibex_ibex_pkg_0.1/rtl/ibex_pkg.sv
read_verilog -sv ../src/lowrisc_ip_entropy_src_pkg_0.1/rtl/entropy_src_pkg.sv
read_verilog -sv ../src/lowrisc_ip_jtag_pkg_0.1/rtl/jtag_pkg.sv
read_verilog -sv ../src/lowrisc_ip_rv_core_ibex_pkg_0.1/rtl/rv_core_ibex_pkg.sv
read_verilog -sv ../src/lowrisc_prim_abstract_prim_pkg_0.1/prim_pkg.sv
read_verilog -sv ../src/lowrisc_prim_generic_buf_0/rtl/prim_generic_buf.sv
read_verilog -sv ../src/lowrisc_prim_generic_clock_buf_0/rtl/prim_generic_clock_buf.sv
read_verilog -sv ../src/lowrisc_prim_generic_clock_gating_0/rtl/prim_generic_clock_gating.sv
read_verilog -sv ../src/lowrisc_prim_generic_flop_0/rtl/prim_generic_flop.sv
read_verilog -sv ../src/lowrisc_prim_generic_flop_2sync_0/rtl/prim_generic_flop_2sync.sv
read_verilog -sv ../src/lowrisc_prim_otp_pkg_0.1/rtl/prim_otp_pkg.sv
read_verilog -sv ../src/lowrisc_prim_secded_0.1/rtl/prim_secded_22_16_dec.sv
read_verilog -sv ../src/lowrisc_prim_secded_0.1/rtl/prim_secded_22_16_enc.sv
read_verilog -sv ../src/lowrisc_prim_secded_0.1/rtl/prim_secded_28_22_dec.sv
read_verilog -sv ../src/lowrisc_prim_secded_0.1/rtl/prim_secded_28_22_enc.sv
read_verilog -sv ../src/lowrisc_prim_secded_0.1/rtl/prim_secded_39_32_dec.sv
read_verilog -sv ../src/lowrisc_prim_secded_0.1/rtl/prim_secded_39_32_enc.sv
read_verilog -sv ../src/lowrisc_prim_secded_0.1/rtl/prim_secded_72_64_dec.sv
read_verilog -sv ../src/lowrisc_prim_secded_0.1/rtl/prim_secded_72_64_enc.sv
read_verilog -sv ../src/lowrisc_prim_util_0.1/rtl/prim_util_pkg.sv
read_verilog -sv ../src/lowrisc_prim_xilinx_buf_0/rtl/prim_xilinx_buf.sv
read_verilog -sv ../src/lowrisc_prim_xilinx_clock_buf_0/rtl/prim_xilinx_clock_buf.sv
read_verilog -sv ../src/lowrisc_prim_xilinx_clock_gating_0/rtl/prim_xilinx_clock_gating.sv
read_verilog -sv ../src/lowrisc_prim_xilinx_clock_mux2_0/rtl/prim_xilinx_clock_mux2.sv
read_verilog -sv ../src/lowrisc_prim_xilinx_flop_0/rtl/prim_xilinx_flop.sv
read_verilog -sv ../src/lowrisc_prim_xilinx_pad_wrapper_0/rtl/prim_xilinx_pad_wrapper.sv
read_verilog -sv ../src/lowrisc_systems_top_earlgrey_pkg_0.1/rtl/autogen/top_earlgrey_pkg.sv
add_files -norecurse util/check_tool_requirements.py
add_files -norecurse tool_requirements.py
read_verilog -sv ../src/lowrisc_ip_otbn_pkg_0.1/rtl/otbn_pkg.sv
read_verilog -sv ../src/lowrisc_prim_diff_decode_0/rtl/prim_diff_decode.sv
read_verilog -sv ../src/lowrisc_prim_generic_clock_mux2_0/rtl/prim_generic_clock_mux2.sv
read_verilog -sv ../src/lowrisc_prim_generic_pad_wrapper_0/rtl/prim_generic_pad_wrapper.sv
read_verilog -sv ../src/lowrisc_prim_generic_ram_1p_0/rtl/prim_generic_ram_1p.sv
read_verilog -sv ../src/lowrisc_prim_generic_ram_2p_0/rtl/prim_generic_ram_2p.sv
read_verilog -sv ../src/lowrisc_prim_generic_rom_0/rtl/prim_generic_rom.sv
read_verilog -sv ../src/lowrisc_prim_gf_mult_0/rtl/prim_gf_mult.sv
read_verilog -sv ../src/lowrisc_prim_lfsr_0.1/rtl/prim_lfsr.sv
read_verilog -sv ../src/lowrisc_prim_prim_dom_and_2share_0.1/rtl/prim_dom_and_2share.sv
read_verilog -sv ../src/lowrisc_systems_ast_wrapper_pkg_0/rtl/ast_wrapper_pkg.sv
read_verilog -sv ../src/lowrisc_tlul_headers_0.1/rtl/tlul_pkg.sv
read_verilog -sv ../src/lowrisc_ip_lc_ctrl_pkg_0.1/rtl/lc_ctrl_reg_pkg.sv
read_verilog -sv ../src/lowrisc_ip_lc_ctrl_pkg_0.1/rtl/lc_ctrl_pkg.sv
add_files -norecurse ../src/lowrisc_ip_otbn_tracer_0/cpp/otbn_trace_source.cc
add_files -norecurse ../src/lowrisc_ip_otbn_tracer_0/cpp/log_trace_listener.cc
read_verilog -sv ../src/lowrisc_ip_otbn_tracer_0/rtl/otbn_tracer.sv
read_verilog -sv ../src/lowrisc_ip_otbn_tracer_0/rtl/otbn_trace_if.sv
read_verilog -sv ../src/lowrisc_prim_abstract_buf_0/prim_buf.sv
read_verilog -sv ../src/lowrisc_prim_abstract_clock_buf_0/prim_clock_buf.sv
read_verilog -sv ../src/lowrisc_prim_abstract_clock_gating_0/prim_clock_gating.sv
read_verilog -sv ../src/lowrisc_prim_abstract_clock_mux2_0/prim_clock_mux2.sv
read_verilog -sv ../src/lowrisc_prim_abstract_flop_0/prim_flop.sv
read_verilog -sv ../src/lowrisc_prim_abstract_flop_2sync_0/prim_flop_2sync.sv
read_verilog -sv ../src/lowrisc_prim_abstract_pad_wrapper_0/prim_pad_wrapper.sv
read_verilog -sv ../src/lowrisc_prim_abstract_ram_1p_0/prim_ram_1p.sv
read_verilog -sv ../src/lowrisc_prim_abstract_ram_2p_0/prim_ram_2p.sv
read_verilog -sv ../src/lowrisc_prim_abstract_rom_0/prim_rom.sv
read_verilog -sv ../src/lowrisc_systems_alert_handler_reg_0.1/rtl/autogen/alert_handler_reg_pkg.sv
read_verilog -sv ../src/lowrisc_systems_alert_handler_reg_0.1/rtl/autogen/alert_handler_reg_top.sv
read_verilog -sv ../src/lowrisc_systems_pwrmgr_reg_0.1/rtl/autogen/pwrmgr_reg_pkg.sv
read_verilog -sv ../src/lowrisc_systems_pwrmgr_reg_0.1/rtl/autogen/pwrmgr_reg_top.sv
read_verilog -sv ../src/lowrisc_systems_rstmgr_reg_0.1/rtl/autogen/rstmgr_reg_pkg.sv
read_verilog -sv ../src/lowrisc_systems_rstmgr_reg_0.1/rtl/autogen/rstmgr_reg_top.sv
read_verilog -sv ../src/lowrisc_top_earlgrey_padctrl_reg_0.1/rtl/autogen/padctrl_reg_pkg.sv
read_verilog -sv ../src/lowrisc_top_earlgrey_padctrl_reg_0.1/rtl/autogen/padctrl_reg_top.sv
read_verilog -sv ../src/lowrisc_top_earlgrey_pinmux_reg_0.1/rtl/autogen/pinmux_reg_pkg.sv
read_verilog -sv ../src/lowrisc_top_earlgrey_pinmux_reg_0.1/rtl/autogen/pinmux_reg_top.sv
add_files -norecurse ../src/lowrisc_dv_otbn_model_0.1/otbn_model.cc
add_files -norecurse ../src/lowrisc_dv_otbn_model_0.1/iss_wrapper.cc
add_files -norecurse ../src/lowrisc_dv_otbn_model_0.1/otbn_trace_checker.cc
read_verilog -sv ../src/lowrisc_dv_otbn_model_0.1/otbn_core_model.sv
read_verilog -sv ../src/lowrisc_dv_otbn_model_0.1/otbn_rf_snooper_if.sv
read_verilog -sv ../src/lowrisc_dv_otbn_model_0.1/otbn_stack_snooper_if.sv
read_verilog -sv ../src/lowrisc_ip_csrng_pkg_0.1/rtl/csrng_reg_pkg.sv
read_verilog -sv ../src/lowrisc_ip_csrng_pkg_0.1/rtl/csrng_pkg.sv
read_verilog -sv ../src/lowrisc_ip_otp_ctrl_pkg_0.1/rtl/otp_ctrl_reg_pkg.sv
read_verilog -sv ../src/lowrisc_ip_otp_ctrl_pkg_0.1/rtl/otp_ctrl_pkg.sv
read_verilog -sv ../src/lowrisc_ip_otp_ctrl_pkg_0.1/rtl/otp_ctrl_part_pkg.sv
read_verilog -sv ../src/lowrisc_ibex_ibex_icache_0.1/rtl/ibex_icache.sv
read_verilog -sv ../src/lowrisc_ip_edn_pkg_0.1/rtl/edn_reg_pkg.sv
read_verilog -sv ../src/lowrisc_ip_edn_pkg_0.1/rtl/edn_pkg.sv
read_verilog -sv ../src/lowrisc_ip_pwrmgr_pkg_0.1/rtl/pwrmgr_pkg.sv
read_verilog -sv ../src/lowrisc_ip_sram_ctrl_pkg_0.1/rtl/sram_ctrl_reg_pkg.sv
read_verilog -sv ../src/lowrisc_ip_sram_ctrl_pkg_0.1/rtl/sram_ctrl_pkg.sv
read_verilog -sv ../src/lowrisc_prim_all_0.1/rtl/prim_clock_gating_sync.sv
read_verilog -sv ../src/lowrisc_prim_all_0.1/rtl/prim_alert_pkg.sv
read_verilog -sv ../src/lowrisc_prim_all_0.1/rtl/prim_alert_receiver.sv
read_verilog -sv ../src/lowrisc_prim_all_0.1/rtl/prim_alert_sender.sv
read_verilog -sv ../src/lowrisc_prim_all_0.1/rtl/prim_arbiter_ppc.sv
read_verilog -sv ../src/lowrisc_prim_all_0.1/rtl/prim_arbiter_tree.sv
read_verilog -sv ../src/lowrisc_prim_all_0.1/rtl/prim_arbiter_fixed.sv
read_verilog -sv ../src/lowrisc_prim_all_0.1/rtl/prim_esc_pkg.sv
read_verilog -sv ../src/lowrisc_prim_all_0.1/rtl/prim_esc_receiver.sv
read_verilog -sv ../src/lowrisc_prim_all_0.1/rtl/prim_esc_sender.sv
read_verilog -sv ../src/lowrisc_prim_all_0.1/rtl/prim_sram_arbiter.sv
read_verilog -sv ../src/lowrisc_prim_all_0.1/rtl/prim_fifo_async.sv
read_verilog -sv ../src/lowrisc_prim_all_0.1/rtl/prim_fifo_sync.sv
read_verilog -sv ../src/lowrisc_prim_all_0.1/rtl/prim_slicer.sv
read_verilog -sv ../src/lowrisc_prim_all_0.1/rtl/prim_sync_reqack.sv
read_verilog -sv ../src/lowrisc_prim_all_0.1/rtl/prim_sync_reqack_data.sv
read_verilog -sv ../src/lowrisc_prim_all_0.1/rtl/prim_keccak.sv
read_verilog -sv ../src/lowrisc_prim_all_0.1/rtl/prim_packer.sv
read_verilog -sv ../src/lowrisc_prim_all_0.1/rtl/prim_packer_fifo.sv
read_verilog -sv ../src/lowrisc_prim_all_0.1/rtl/prim_cipher_pkg.sv
read_verilog -sv ../src/lowrisc_prim_all_0.1/rtl/prim_present.sv
read_verilog -sv ../src/lowrisc_prim_all_0.1/rtl/prim_prince.sv
read_verilog -sv ../src/lowrisc_prim_all_0.1/rtl/prim_subst_perm.sv
read_verilog -sv ../src/lowrisc_prim_all_0.1/rtl/prim_gate_gen.sv
read_verilog -sv ../src/lowrisc_prim_all_0.1/rtl/prim_pulse_sync.sv
read_verilog -sv ../src/lowrisc_prim_all_0.1/rtl/prim_filter.sv
read_verilog -sv ../src/lowrisc_prim_all_0.1/rtl/prim_filter_ctr.sv
read_verilog -sv ../src/lowrisc_prim_all_0.1/rtl/prim_subreg_arb.sv
read_verilog -sv ../src/lowrisc_prim_all_0.1/rtl/prim_subreg.sv
read_verilog -sv ../src/lowrisc_prim_all_0.1/rtl/prim_subreg_ext.sv
read_verilog -sv ../src/lowrisc_prim_all_0.1/rtl/prim_subreg_shadow.sv
read_verilog -sv ../src/lowrisc_prim_all_0.1/rtl/prim_intr_hw.sv
read_verilog -sv ../src/lowrisc_prim_generic_clock_inv_0/rtl/prim_generic_clock_inv.sv
read_verilog -sv ../src/lowrisc_prim_lc_sender_0.1/rtl/prim_lc_sender.sv
read_verilog -sv ../src/lowrisc_prim_lc_sync_0.1/rtl/prim_lc_sync.sv
read_verilog -sv ../src/lowrisc_prim_ram_1p_adv_0.1/rtl/prim_ram_1p_adv.sv
read_verilog -sv ../src/lowrisc_prim_ram_2p_async_adv_0.1/rtl/prim_ram_2p_async_adv.sv
read_verilog -sv ../src/lowrisc_prim_rom_adv_0.1/rtl/prim_rom_adv.sv
read_verilog -sv ../src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv
read_verilog -sv ../src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_branch_predict.sv
read_verilog -sv ../src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv
read_verilog -sv ../src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv
read_verilog -sv ../src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv
read_verilog -sv ../src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv
read_verilog -sv ../src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_counter.sv
read_verilog -sv ../src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv
read_verilog -sv ../src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_ex_block.sv
read_verilog -sv ../src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv
read_verilog -sv ../src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv
read_verilog -sv ../src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv
read_verilog -sv ../src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv
read_verilog -sv ../src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv
read_verilog -sv ../src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_slow.sv
read_verilog -sv ../src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv
read_verilog -sv ../src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_pmp.sv
read_verilog -sv ../src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_wb_stage.sv
read_verilog -sv ../src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_dummy_instr.sv
read_verilog -sv ../src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_register_file_ff.sv
read_verilog -sv ../src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_register_file_fpga.sv
read_verilog -sv ../src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_register_file_latch.sv
read_verilog -sv ../src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv
read_verilog -sv ../src/lowrisc_ip_usb_fs_nb_pe_0.1/rtl/usb_consts_pkg.sv
read_verilog -sv ../src/lowrisc_ip_usb_fs_nb_pe_0.1/rtl/usb_fs_nb_in_pe.sv
read_verilog -sv ../src/lowrisc_ip_usb_fs_nb_pe_0.1/rtl/usb_fs_nb_out_pe.sv
read_verilog -sv ../src/lowrisc_ip_usb_fs_nb_pe_0.1/rtl/usb_fs_nb_pe.sv
read_verilog -sv ../src/lowrisc_ip_usb_fs_nb_pe_0.1/rtl/usb_fs_rx.sv
read_verilog -sv ../src/lowrisc_ip_usb_fs_nb_pe_0.1/rtl/usb_fs_tx.sv
read_verilog -sv ../src/lowrisc_ip_usb_fs_nb_pe_0.1/rtl/usb_fs_tx_mux.sv
read_verilog -sv ../src/lowrisc_prim_abstract_clock_inv_0/prim_clock_inv.sv
read_verilog -sv ../src/lowrisc_prim_edn_req_0.1/rtl/prim_edn_req.sv
read_verilog -sv ../src/lowrisc_prim_generic_otp_0/rtl/prim_generic_otp.sv
read_verilog -sv ../src/lowrisc_prim_ram_1p_scr_0.1/rtl/prim_ram_1p_scr.sv
read_verilog -sv ../src/lowrisc_prim_ram_2p_adv_0.1/rtl/prim_ram_2p_adv.sv
read_verilog -sv ../src/lowrisc_systems_flash_ctrl_pkg_0.1/rtl/autogen/flash_ctrl_reg_pkg.sv
read_verilog -sv ../src/lowrisc_systems_flash_ctrl_pkg_0.1/rtl/autogen/flash_ctrl_pkg.sv
read_verilog -sv ../src/lowrisc_tlul_common_0.1/rtl/tlul_fifo_sync.sv
read_verilog -sv ../src/lowrisc_tlul_common_0.1/rtl/tlul_fifo_async.sv
read_verilog -sv ../src/lowrisc_tlul_common_0.1/rtl/tlul_assert.sv
read_verilog -sv ../src/lowrisc_tlul_common_0.1/rtl/tlul_err.sv
read_verilog -sv ../src/lowrisc_tlul_common_0.1/rtl/tlul_assert_multiple.sv
read_verilog -sv ../src/lowrisc_ip_flash_ctrl_pkg_0.1/rtl/flash_phy_pkg.sv
read_verilog -sv ../src/lowrisc_prim_abstract_otp_0/prim_otp.sv
read_verilog -sv ../src/lowrisc_tlul_adapter_host_0.1/rtl/tlul_adapter_host.sv
read_verilog -sv ../src/lowrisc_tlul_adapter_reg_0.1/rtl/tlul_adapter_reg.sv
read_verilog -sv ../src/lowrisc_tlul_adapter_sram_0.1/rtl/tlul_adapter_sram.sv
read_verilog -sv ../src/lowrisc_tlul_socket_1n_0.1/rtl/tlul_err_resp.sv
read_verilog -sv ../src/lowrisc_tlul_socket_1n_0.1/rtl/tlul_socket_1n.sv
read_verilog -sv ../src/lowrisc_tlul_socket_m1_0.1/rtl/tlul_socket_m1.sv
read_verilog -sv ../src/lowrisc_tlul_sram2tlul_0.1/rtl/sram2tlul.sv
read_verilog -sv ../src/lowrisc_ip_keymgr_pkg_0.1/rtl/keymgr_pkg.sv
read_verilog -sv ../src/lowrisc_prim_clock_div_0/rtl/prim_clock_div.sv
read_verilog -sv ../src/lowrisc_prim_generic_flash_0/rtl/prim_generic_flash_bank.sv
read_verilog -sv ../src/lowrisc_prim_generic_flash_0/rtl/prim_generic_flash.sv
read_verilog -sv ../src/lowrisc_systems_flash_ctrl_0.1/rtl/autogen/flash_ctrl_reg_top.sv
read_verilog -sv ../src/lowrisc_systems_flash_ctrl_0.1/rtl/autogen/flash_ctrl.sv
read_verilog -sv ../src/pulp-platform_riscv-dbg_0.1_0/pulp_riscv_dbg/debug_rom/debug_rom.sv
read_verilog -sv ../src/pulp-platform_riscv-dbg_0.1_0/pulp_riscv_dbg/debug_rom/debug_rom_one_scratch.sv
read_verilog -sv ../src/pulp-platform_riscv-dbg_0.1_0/pulp_riscv_dbg/src/dm_pkg.sv
read_verilog -sv ../src/pulp-platform_riscv-dbg_0.1_0/pulp_riscv_dbg/src/dm_sba.sv
read_verilog -sv ../src/pulp-platform_riscv-dbg_0.1_0/pulp_riscv_dbg/src/dm_csrs.sv
read_verilog -sv ../src/pulp-platform_riscv-dbg_0.1_0/pulp_riscv_dbg/src/dm_mem.sv
read_verilog -sv ../src/pulp-platform_riscv-dbg_0.1_0/pulp_riscv_dbg/src/dmi_cdc.sv
read_verilog -sv ../src/pulp-platform_riscv-dbg_0.1_0/pulp_riscv_dbg/src/dmi_jtag.sv
read_verilog -sv ../src/pulp-platform_riscv-dbg_0.1_0/pulp_riscv_dbg/src/dmi_jtag_tap.sv
read_verilog -sv ../src/lowrisc_ip_aes_0.6/rtl/aes_pkg.sv
read_verilog -sv ../src/lowrisc_ip_aes_0.6/rtl/aes_reg_pkg.sv
read_verilog -sv ../src/lowrisc_ip_aes_0.6/rtl/aes_reg_top.sv
read_verilog -sv ../src/lowrisc_ip_aes_0.6/rtl/aes_core.sv
read_verilog -sv ../src/lowrisc_ip_aes_0.6/rtl/aes_ctr.sv
read_verilog -sv ../src/lowrisc_ip_aes_0.6/rtl/aes_control.sv
read_verilog -sv ../src/lowrisc_ip_aes_0.6/rtl/aes_reg_status.sv
read_verilog -sv ../src/lowrisc_ip_aes_0.6/rtl/aes_cipher_core.sv
read_verilog -sv ../src/lowrisc_ip_aes_0.6/rtl/aes_cipher_control.sv
read_verilog -sv ../src/lowrisc_ip_aes_0.6/rtl/aes_sub_bytes.sv
read_verilog -sv ../src/lowrisc_ip_aes_0.6/rtl/aes_sbox.sv
read_verilog -sv ../src/lowrisc_ip_aes_0.6/rtl/aes_sbox_lut.sv
read_verilog -sv ../src/lowrisc_ip_aes_0.6/rtl/aes_sbox_canright_pkg.sv
read_verilog -sv ../src/lowrisc_ip_aes_0.6/rtl/aes_sbox_canright.sv
read_verilog -sv ../src/lowrisc_ip_aes_0.6/rtl/aes_sbox_canright_masked_noreuse.sv
read_verilog -sv ../src/lowrisc_ip_aes_0.6/rtl/aes_sbox_canright_masked.sv
read_verilog -sv ../src/lowrisc_ip_aes_0.6/rtl/aes_shift_rows.sv
read_verilog -sv ../src/lowrisc_ip_aes_0.6/rtl/aes_mix_columns.sv
read_verilog -sv ../src/lowrisc_ip_aes_0.6/rtl/aes_mix_single_column.sv
read_verilog -sv ../src/lowrisc_ip_aes_0.6/rtl/aes_key_expand.sv
read_verilog -sv ../src/lowrisc_ip_aes_0.6/rtl/aes_prng_clearing.sv
read_verilog -sv ../src/lowrisc_ip_aes_0.6/rtl/aes_prng_masking.sv
read_verilog -sv ../src/lowrisc_ip_aes_0.6/rtl/aes.sv
read_verilog -sv ../src/lowrisc_ip_alert_handler_component_0.1/rtl/alert_pkg.sv
read_verilog -sv ../src/lowrisc_ip_alert_handler_component_0.1/rtl/alert_handler_reg_wrap.sv
read_verilog -sv ../src/lowrisc_ip_alert_handler_component_0.1/rtl/alert_handler_class.sv
read_verilog -sv ../src/lowrisc_ip_alert_handler_component_0.1/rtl/alert_handler_ping_timer.sv
read_verilog -sv ../src/lowrisc_ip_alert_handler_component_0.1/rtl/alert_handler_esc_timer.sv
read_verilog -sv ../src/lowrisc_ip_alert_handler_component_0.1/rtl/alert_handler_accu.sv
read_verilog -sv ../src/lowrisc_ip_alert_handler_component_0.1/rtl/alert_handler.sv
read_verilog -sv ../src/lowrisc_ip_edn_0.1/rtl/edn_reg_top.sv
read_verilog -sv ../src/lowrisc_ip_edn_0.1/rtl/edn_ack_sm.sv
read_verilog -sv ../src/lowrisc_ip_edn_0.1/rtl/edn_main_sm.sv
read_verilog -sv ../src/lowrisc_ip_edn_0.1/rtl/edn_core.sv
read_verilog -sv ../src/lowrisc_ip_edn_0.1/rtl/edn.sv
read_verilog -sv ../src/lowrisc_ip_entropy_src_0.1/rtl/entropy_src_reg_pkg.sv
read_verilog -sv ../src/lowrisc_ip_entropy_src_0.1/rtl/entropy_src_reg_top.sv
read_verilog -sv ../src/lowrisc_ip_entropy_src_0.1/rtl/entropy_src_watermark_reg.sv
read_verilog -sv ../src/lowrisc_ip_entropy_src_0.1/rtl/entropy_src_cntr_reg.sv
read_verilog -sv ../src/lowrisc_ip_entropy_src_0.1/rtl/entropy_src_ack_sm.sv
read_verilog -sv ../src/lowrisc_ip_entropy_src_0.1/rtl/entropy_src_main_sm.sv
read_verilog -sv ../src/lowrisc_ip_entropy_src_0.1/rtl/entropy_src_repcnt_ht.sv
read_verilog -sv ../src/lowrisc_ip_entropy_src_0.1/rtl/entropy_src_adaptp_ht.sv
read_verilog -sv ../src/lowrisc_ip_entropy_src_0.1/rtl/entropy_src_bucket_ht.sv
read_verilog -sv ../src/lowrisc_ip_entropy_src_0.1/rtl/entropy_src_markov_ht.sv
read_verilog -sv ../src/lowrisc_ip_entropy_src_0.1/rtl/entropy_src_core.sv
read_verilog -sv ../src/lowrisc_ip_entropy_src_0.1/rtl/entropy_src.sv
read_verilog -sv ../src/lowrisc_ip_gpio_0.1/rtl/gpio_reg_pkg.sv
read_verilog -sv ../src/lowrisc_ip_gpio_0.1/rtl/gpio.sv
read_verilog -sv ../src/lowrisc_ip_gpio_0.1/rtl/gpio_reg_top.sv
read_verilog -sv ../src/lowrisc_ip_hmac_0.1/rtl/hmac_pkg.sv
read_verilog -sv ../src/lowrisc_ip_hmac_0.1/rtl/sha2.sv
read_verilog -sv ../src/lowrisc_ip_hmac_0.1/rtl/sha2_pad.sv
read_verilog -sv ../src/lowrisc_ip_hmac_0.1/rtl/hmac_reg_pkg.sv
read_verilog -sv ../src/lowrisc_ip_hmac_0.1/rtl/hmac_reg_top.sv
read_verilog -sv ../src/lowrisc_ip_hmac_0.1/rtl/hmac_core.sv
read_verilog -sv ../src/lowrisc_ip_hmac_0.1/rtl/hmac.sv
read_verilog -sv ../src/lowrisc_ip_keymgr_0.1/rtl/keymgr_reg_pkg.sv
read_verilog -sv ../src/lowrisc_ip_keymgr_0.1/rtl/keymgr_reg_top.sv
read_verilog -sv ../src/lowrisc_ip_keymgr_0.1/rtl/keymgr_sideload_key_ctrl.sv
read_verilog -sv ../src/lowrisc_ip_keymgr_0.1/rtl/keymgr_sideload_key.sv
read_verilog -sv ../src/lowrisc_ip_keymgr_0.1/rtl/keymgr_ctrl.sv
read_verilog -sv ../src/lowrisc_ip_keymgr_0.1/rtl/keymgr_cfg_en.sv
read_verilog -sv ../src/lowrisc_ip_keymgr_0.1/rtl/keymgr_kmac_if.sv
read_verilog -sv ../src/lowrisc_ip_keymgr_0.1/rtl/keymgr_input_checks.sv
read_verilog -sv ../src/lowrisc_ip_keymgr_0.1/rtl/keymgr_reseed_ctrl.sv
read_verilog -sv ../src/lowrisc_ip_keymgr_0.1/rtl/keymgr.sv
read_verilog -sv ../src/lowrisc_ip_nmi_gen_0.1/rtl/nmi_gen_reg_pkg.sv
read_verilog -sv ../src/lowrisc_ip_nmi_gen_0.1/rtl/nmi_gen_reg_top.sv
read_verilog -sv ../src/lowrisc_ip_nmi_gen_0.1/rtl/nmi_gen.sv
read_verilog -sv ../src/lowrisc_ip_otbn_0.1/rtl/otbn_controller.sv
read_verilog -sv ../src/lowrisc_ip_otbn_0.1/rtl/otbn_decoder.sv
read_verilog -sv ../src/lowrisc_ip_otbn_0.1/rtl/otbn_instruction_fetch.sv
read_verilog -sv ../src/lowrisc_ip_otbn_0.1/rtl/otbn_rf_base.sv
read_verilog -sv ../src/lowrisc_ip_otbn_0.1/rtl/otbn_rf_base_ff.sv
read_verilog -sv ../src/lowrisc_ip_otbn_0.1/rtl/otbn_rf_bignum_ff.sv
read_verilog -sv ../src/lowrisc_ip_otbn_0.1/rtl/otbn_rf_base_fpga.sv
read_verilog -sv ../src/lowrisc_ip_otbn_0.1/rtl/otbn_rf_bignum_fpga.sv
read_verilog -sv ../src/lowrisc_ip_otbn_0.1/rtl/otbn_lsu.sv
read_verilog -sv ../src/lowrisc_ip_otbn_0.1/rtl/otbn_alu_base.sv
read_verilog -sv ../src/lowrisc_ip_otbn_0.1/rtl/otbn_alu_bignum.sv
read_verilog -sv ../src/lowrisc_ip_otbn_0.1/rtl/otbn_mac_bignum.sv
read_verilog -sv ../src/lowrisc_ip_otbn_0.1/rtl/otbn_loop_controller.sv
read_verilog -sv ../src/lowrisc_ip_otbn_0.1/rtl/otbn_stack.sv
read_verilog -sv ../src/lowrisc_ip_otbn_0.1/rtl/otbn_core.sv
read_verilog -sv ../src/lowrisc_ip_otbn_0.1/rtl/otbn_reg_pkg.sv
read_verilog -sv ../src/lowrisc_ip_otbn_0.1/rtl/otbn_reg_top.sv
read_verilog -sv ../src/lowrisc_ip_otbn_0.1/rtl/otbn.sv
read_verilog -sv ../src/lowrisc_ip_otp_ctrl_0.1/rtl/otp_ctrl_reg_top.sv
read_verilog -sv ../src/lowrisc_ip_otp_ctrl_0.1/rtl/otp_ctrl_ecc_reg.sv
read_verilog -sv ../src/lowrisc_ip_otp_ctrl_0.1/rtl/otp_ctrl_scrmbl.sv
read_verilog -sv ../src/lowrisc_ip_otp_ctrl_0.1/rtl/otp_ctrl_token_const.sv
read_verilog -sv ../src/lowrisc_ip_otp_ctrl_0.1/rtl/otp_ctrl_lfsr_timer.sv
read_verilog -sv ../src/lowrisc_ip_otp_ctrl_0.1/rtl/otp_ctrl_part_unbuf.sv
read_verilog -sv ../src/lowrisc_ip_otp_ctrl_0.1/rtl/otp_ctrl_part_buf.sv
read_verilog -sv ../src/lowrisc_ip_otp_ctrl_0.1/rtl/otp_ctrl_dai.sv
read_verilog -sv ../src/lowrisc_ip_otp_ctrl_0.1/rtl/otp_ctrl_kdi.sv
read_verilog -sv ../src/lowrisc_ip_otp_ctrl_0.1/rtl/otp_ctrl_lci.sv
read_verilog -sv ../src/lowrisc_ip_otp_ctrl_0.1/rtl/otp_ctrl.sv
read_verilog -sv ../src/lowrisc_ip_padctrl_component_0.1/rtl/jtag_mux.sv
read_verilog -sv ../src/lowrisc_ip_padctrl_component_0.1/rtl/padring.sv
read_verilog -sv ../src/lowrisc_ip_padctrl_component_0.1/rtl/padctrl.sv
read_verilog -sv ../src/lowrisc_ip_pinmux_component_0.1/rtl/pinmux_pkg.sv
read_verilog -sv ../src/lowrisc_ip_pinmux_component_0.1/rtl/pinmux_wkup.sv
read_verilog -sv ../src/lowrisc_ip_pinmux_component_0.1/rtl/pinmux.sv
read_verilog -sv ../src/lowrisc_ip_pwrmgr_0.1/rtl/pwrmgr.sv
read_verilog -sv ../src/lowrisc_ip_pwrmgr_0.1/rtl/pwrmgr_cdc.sv
read_verilog -sv ../src/lowrisc_ip_pwrmgr_0.1/rtl/pwrmgr_slow_fsm.sv
read_verilog -sv ../src/lowrisc_ip_pwrmgr_0.1/rtl/pwrmgr_fsm.sv
read_verilog -sv ../src/lowrisc_ip_pwrmgr_0.1/rtl/pwrmgr_wake_info.sv
read_verilog -sv ../src/lowrisc_ip_rv_core_ibex_0.1/rtl/rv_core_ibex.sv
read_verilog -sv ../src/lowrisc_ip_rv_dm_0.1/rtl/rv_dm.sv
read_verilog -sv ../src/lowrisc_ip_rv_plic_component_0.1/rtl/rv_plic_gateway.sv
read_verilog -sv ../src/lowrisc_ip_rv_plic_component_0.1/rtl/rv_plic_target.sv
read_verilog -sv ../src/lowrisc_ip_rv_timer_0.1/rtl/rv_timer_reg_pkg.sv
read_verilog -sv ../src/lowrisc_ip_rv_timer_0.1/rtl/rv_timer_reg_top.sv
read_verilog -sv ../src/lowrisc_ip_rv_timer_0.1/rtl/timer_core.sv
read_verilog -sv ../src/lowrisc_ip_rv_timer_0.1/rtl/rv_timer.sv
read_verilog -sv ../src/lowrisc_ip_sha3_0.1/rtl/sha3_pkg.sv
read_verilog -sv ../src/lowrisc_ip_sha3_0.1/rtl/keccak_round.sv
read_verilog -sv ../src/lowrisc_ip_sha3_0.1/rtl/keccak_2share.sv
read_verilog -sv ../src/lowrisc_ip_sha3_0.1/rtl/sha3pad.sv
read_verilog -sv ../src/lowrisc_ip_sha3_0.1/rtl/sha3.sv
read_verilog -sv ../src/lowrisc_ip_spi_device_0.1/rtl/spi_device_reg_pkg.sv
read_verilog -sv ../src/lowrisc_ip_spi_device_0.1/rtl/spi_device_reg_top.sv
read_verilog -sv ../src/lowrisc_ip_spi_device_0.1/rtl/spi_device_pkg.sv
read_verilog -sv ../src/lowrisc_ip_spi_device_0.1/rtl/spi_fwm_rxf_ctrl.sv
read_verilog -sv ../src/lowrisc_ip_spi_device_0.1/rtl/spi_fwm_txf_ctrl.sv
read_verilog -sv ../src/lowrisc_ip_spi_device_0.1/rtl/spi_fwmode.sv
read_verilog -sv ../src/lowrisc_ip_spi_device_0.1/rtl/spi_device.sv
read_verilog -sv ../src/lowrisc_ip_sram_ctrl_0.1/rtl/sram_ctrl_reg_top.sv
read_verilog -sv ../src/lowrisc_ip_sram_ctrl_0.1/rtl/sram_ctrl.sv
read_verilog -sv ../src/lowrisc_ip_uart_0.1/rtl/uart_reg_pkg.sv
read_verilog -sv ../src/lowrisc_ip_uart_0.1/rtl/uart_reg_top.sv
read_verilog -sv ../src/lowrisc_ip_uart_0.1/rtl/uart_rx.sv
read_verilog -sv ../src/lowrisc_ip_uart_0.1/rtl/uart_tx.sv
read_verilog -sv ../src/lowrisc_ip_uart_0.1/rtl/uart_core.sv
read_verilog -sv ../src/lowrisc_ip_uart_0.1/rtl/uart.sv
read_verilog -sv ../src/lowrisc_ip_usbdev_0.1/rtl/usbdev_reg_pkg.sv
read_verilog -sv ../src/lowrisc_ip_usbdev_0.1/rtl/usbdev_reg_top.sv
read_verilog -sv ../src/lowrisc_ip_usbdev_0.1/rtl/usbdev_usbif.sv
read_verilog -sv ../src/lowrisc_ip_usbdev_0.1/rtl/usbdev_flop_2syncpulse.sv
read_verilog -sv ../src/lowrisc_ip_usbdev_0.1/rtl/usbdev_linkstate.sv
read_verilog -sv ../src/lowrisc_ip_usbdev_0.1/rtl/usbdev_iomux.sv
read_verilog -sv ../src/lowrisc_ip_usbdev_0.1/rtl/usbdev.sv
read_verilog -sv ../src/lowrisc_prim_abstract_flash_0/prim_flash.sv
read_verilog -sv ../src/lowrisc_systems_sensor_ctrl_reg_0.1/rtl/sensor_ctrl_reg_pkg.sv
read_verilog -sv ../src/lowrisc_systems_sensor_ctrl_reg_0.1/rtl/sensor_ctrl_reg_top.sv
read_verilog -sv ../src/lowrisc_top_earlgrey_clkmgr_0.1/rtl/autogen/clkmgr_pkg.sv
read_verilog -sv ../src/lowrisc_top_earlgrey_clkmgr_0.1/rtl/autogen/clkmgr_reg_pkg.sv
read_verilog -sv ../src/lowrisc_top_earlgrey_clkmgr_0.1/rtl/autogen/clkmgr_reg_top.sv
read_verilog -sv ../src/lowrisc_top_earlgrey_clkmgr_0.1/rtl/autogen/clkmgr.sv
read_verilog -sv ../src/lowrisc_top_earlgrey_xbar_main_0.1/rtl/autogen/tl_main_pkg.sv
read_verilog -sv ../src/lowrisc_top_earlgrey_xbar_main_0.1/rtl/autogen/xbar_main.sv
read_verilog -sv ../src/lowrisc_top_earlgrey_xbar_peri_0.1/rtl/autogen/tl_peri_pkg.sv
read_verilog -sv ../src/lowrisc_top_earlgrey_xbar_peri_0.1/rtl/autogen/xbar_peri.sv
read_verilog -sv ../src/lowrisc_ip_csrng_0.1/rtl/csrng_reg_top.sv
read_verilog -sv ../src/lowrisc_ip_csrng_0.1/rtl/csrng_main_sm.sv
read_verilog -sv ../src/lowrisc_ip_csrng_0.1/rtl/csrng_state_db.sv
read_verilog -sv ../src/lowrisc_ip_csrng_0.1/rtl/csrng_cmd_stage.sv
read_verilog -sv ../src/lowrisc_ip_csrng_0.1/rtl/csrng_block_encrypt.sv
read_verilog -sv ../src/lowrisc_ip_csrng_0.1/rtl/csrng_ctr_drbg_cmd.sv
read_verilog -sv ../src/lowrisc_ip_csrng_0.1/rtl/csrng_ctr_drbg_upd.sv
read_verilog -sv ../src/lowrisc_ip_csrng_0.1/rtl/csrng_ctr_drbg_gen.sv
read_verilog -sv ../src/lowrisc_ip_csrng_0.1/rtl/csrng_core.sv
read_verilog -sv ../src/lowrisc_ip_csrng_0.1/rtl/csrng.sv
read_verilog -sv ../src/lowrisc_ip_kmac_0.1/rtl/kmac_pkg.sv
read_verilog -sv ../src/lowrisc_ip_kmac_0.1/rtl/kmac_core.sv
read_verilog -sv ../src/lowrisc_ip_kmac_0.1/rtl/kmac_msgfifo.sv
read_verilog -sv ../src/lowrisc_ip_kmac_0.1/rtl/kmac_staterd.sv
read_verilog -sv ../src/lowrisc_ip_kmac_0.1/rtl/kmac_keymgr.sv
read_verilog -sv ../src/lowrisc_ip_kmac_0.1/rtl/kmac_entropy.sv
read_verilog -sv ../src/lowrisc_ip_kmac_0.1/rtl/kmac_reg_pkg.sv
read_verilog -sv ../src/lowrisc_ip_kmac_0.1/rtl/kmac_reg_top.sv
read_verilog -sv ../src/lowrisc_ip_kmac_0.1/rtl/kmac.sv
read_verilog -sv ../src/lowrisc_ip_lc_ctrl_0.1/rtl/lc_ctrl_reg_top.sv
read_verilog -sv ../src/lowrisc_ip_lc_ctrl_0.1/rtl/lc_ctrl_state_decode.sv
read_verilog -sv ../src/lowrisc_ip_lc_ctrl_0.1/rtl/lc_ctrl_state_transition.sv
read_verilog -sv ../src/lowrisc_ip_lc_ctrl_0.1/rtl/lc_ctrl_signal_decode.sv
read_verilog -sv ../src/lowrisc_ip_lc_ctrl_0.1/rtl/lc_ctrl_fsm.sv
read_verilog -sv ../src/lowrisc_ip_lc_ctrl_0.1/rtl/lc_ctrl.sv
read_verilog -sv ../src/lowrisc_systems_rstmgr_pkg_0.1/rtl/autogen/rstmgr_pkg.sv
read_verilog -sv ../src/lowrisc_systems_sensor_ctrl_pkg_0.1/rtl/sensor_ctrl_pkg.sv
read_verilog -sv ../src/lowrisc_top_earlgrey_rv_plic_0.1/rtl/autogen/rv_plic_reg_pkg.sv
read_verilog -sv ../src/lowrisc_top_earlgrey_rv_plic_0.1/rtl/autogen/rv_plic_reg_top.sv
read_verilog -sv ../src/lowrisc_top_earlgrey_rv_plic_0.1/rtl/autogen/rv_plic.sv
read_verilog -sv ../src/lowrisc_ip_flash_ctrl_0.1/rtl/flash_ctrl_erase.sv
read_verilog -sv ../src/lowrisc_ip_flash_ctrl_0.1/rtl/flash_ctrl_prog.sv
read_verilog -sv ../src/lowrisc_ip_flash_ctrl_0.1/rtl/flash_ctrl_rd.sv
read_verilog -sv ../src/lowrisc_ip_flash_ctrl_0.1/rtl/flash_ctrl_arb.sv
read_verilog -sv ../src/lowrisc_ip_flash_ctrl_0.1/rtl/flash_ctrl_info_cfg.sv
read_verilog -sv ../src/lowrisc_ip_flash_ctrl_0.1/rtl/flash_ctrl_lcmgr.sv
read_verilog -sv ../src/lowrisc_ip_flash_ctrl_0.1/rtl/flash_mp.sv
read_verilog -sv ../src/lowrisc_ip_flash_ctrl_0.1/rtl/flash_mp_data_region_sel.sv
read_verilog -sv ../src/lowrisc_ip_flash_ctrl_0.1/rtl/flash_phy.sv
read_verilog -sv ../src/lowrisc_ip_flash_ctrl_0.1/rtl/flash_phy_core.sv
read_verilog -sv ../src/lowrisc_ip_flash_ctrl_0.1/rtl/flash_phy_rd.sv
read_verilog -sv ../src/lowrisc_ip_flash_ctrl_0.1/rtl/flash_phy_prog.sv
read_verilog -sv ../src/lowrisc_ip_flash_ctrl_0.1/rtl/flash_phy_erase.sv
read_verilog -sv ../src/lowrisc_ip_flash_ctrl_0.1/rtl/flash_phy_rd_buffers.sv
read_verilog -sv ../src/lowrisc_ip_flash_ctrl_0.1/rtl/flash_phy_scramble.sv
read_verilog -sv ../src/lowrisc_systems_sensor_ctrl_0.1/rtl/sensor_ctrl.sv
read_verilog -sv ../src/lowrisc_systems_rstmgr_0.1/rtl/autogen/rstmgr.sv
read_verilog -sv ../src/lowrisc_ip_rstmgr_0.1/rtl/rstmgr_ctrl.sv
read_verilog -sv ../src/lowrisc_ip_rstmgr_0.1/rtl/rstmgr_por.sv
read_verilog -sv ../src/lowrisc_ip_rstmgr_0.1/rtl/rstmgr_crash_info.sv
read_verilog -sv ../src/lowrisc_systems_top_earlgrey_0.1/rtl/autogen/top_earlgrey_rnd_cnst_pkg.sv
read_verilog -sv ../src/lowrisc_systems_top_earlgrey_0.1/rtl/autogen/top_earlgrey.sv
read_verilog -sv ../src/lowrisc_systems_top_earlgrey_nexysvideo_0.1/rtl/clkgen_xil7series.sv
read_verilog -sv ../src/lowrisc_systems_top_earlgrey_nexysvideo_0.1/rtl/top_earlgrey_nexysvideo.sv
read_xdc ../src/lowrisc_systems_top_earlgrey_nexysvideo_0.1/data/clocks.xdc
read_xdc ../src/lowrisc_systems_top_earlgrey_nexysvideo_0.1/data/pins_nexysvideo.xdc
read_xdc ../src/lowrisc_systems_top_earlgrey_nexysvideo_0.1/data/placement.xdc
source ../src/lowrisc_systems_top_earlgrey_nexysvideo_0.1/util/vivado_setup_hooks.tcl

set_property include_dirs [list ../src/lowrisc_dv_verilator_memutil_dpi_0/cpp ../src/lowrisc_prim_assert_0.1/rtl ../src/lowrisc_prim_util_memload_0/rtl ../src/lowrisc_ip_otbn_tracer_0/cpp ../src/lowrisc_dv_otbn_model_0.1 .] [get_filesets sources_1]
set_property top top_earlgrey_nexysvideo [current_fileset]
set_property source_mgmt_mode None [current_project]
