$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module $rootio $end
 $upscope $end
 $scope module comparison_example_testbench $end
  $var wire 4 , test_a [3:0] $end
  $var wire 4 , test_b [3:0] $end
  $var wire 4 , test_c [3:0] $end
  $var wire 4 - test_d [3:0] $end
  $var wire 4 . test_small [3:0] $end
  $var wire 4 / test_large [3:0] $end
  $var wire 4 0 test_pos [3:0] $end
  $var wire 4 1 test_neg [3:0] $end
  $var wire 1 # eq_result $end
  $var wire 1 $ neq_result $end
  $var wire 1 % lt_result $end
  $var wire 1 & gt_result $end
  $var wire 1 ' case_eq_result $end
  $var wire 1 ( case_neq_result $end
  $var wire 32 ) i [31:0] $end
  $var wire 1 * temp_result $end
  $scope module DESIGN_INSTANCE $end
   $var wire 4 , a [3:0] $end
   $var wire 4 , b [3:0] $end
   $var wire 4 , c [3:0] $end
   $var wire 4 - d [3:0] $end
   $var wire 4 / e [3:0] $end
   $var wire 1 + result $end
   $var wire 4 0 pos_num [3:0] $end
   $var wire 4 1 neg_num [3:0] $end
   $var wire 8 2 wide_val [7:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
0#
0$
0%
0&
0'
0(
b00000000000000000000000000000000 )
0*
0+
b1010 ,
b0110 -
b0001 .
b1111 /
b0111 0
b1001 1
b00001010 2
#10
1+
#31
1#
1$
1%
1&
1'
b00000000000000000000001111101000 )
1*
