{"vcs1":{"timestamp_begin":1760690303.619615093, "rt":0.82, "ut":0.31, "st":0.15}}
{"vcselab":{"timestamp_begin":1760690304.500225896, "rt":0.54, "ut":0.17, "st":0.07}}
{"link":{"timestamp_begin":1760690305.089687658, "rt":0.19, "ut":0.09, "st":0.06}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1760690303.236593467}
{"VCS_COMP_START_TIME": 1760690303.236593467}
{"VCS_COMP_END_TIME": 1760690306.303576072}
{"VCS_USER_OPTIONS": "-R -sverilog /home/user1/avsd25/avsd2541/AVSD_Homework/Homework2/N26132047/./sim/top_tb.sv -debug_access+all -full64 +incdir+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework2/N26132047/./src+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework2/N26132047/./src/AXI+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework2/N26132047/./include+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework2/N26132047/./sim +define+prog4 +define+CYCLE=9.0 +define+MAX=300000 +prog_path=/home/user1/avsd25/avsd2541/AVSD_Homework/Homework2/N26132047/./sim/prog4 +notimingcheck"}
{"vcs1": {"peak_mem": 366832}}
{"vcselab": {"peak_mem": 229928}}
