# 5-stage-pipeline-cpu
A 5-stage pipelined CPU in Verilog with hazard detection, forwarding, branching, and a simple instruction memory.
