/dts-v1/;
#include <nordic/nrf54l15_cpuapp.dtsi>
#include "NRF54L15_BD-pinctrl.dtsi"

/ {
	model = "nrf54l15_bd";
	compatible = "baram,NRF54L15-BD-cpuapp";

	chosen {
		zephyr,code-partition = &slot0_partition;
		zephyr,sram = &cpuapp_sram;
		zephyr,flash = &cpuapp_rram;
		zephyr,flash-controller = &rram_controller;
    zephyr,console = &uart20;
	};
};

&grtc {
	owned-channels = <0 1 2 3 4 5 6 7 8 9 10 11>;
	/* Channels 7-11 reserved for Zero Latency IRQs, 3-4 for FLPR */
	child-owned-channels = <3 4 7 8 9 10 11>;
	status = "okay";
};

&cpuapp_sram {
	status = "okay";
};

#include <nordic/nrf54l15_partition.dtsi>

&clock {
  status = "okay";
};

&gpio1 {
  status = "okay";
  gpiote-instance = <&gpiote20>;
};

&pinctrl {
  uart00_default: uart00_default {
    group1 {
      psels = <NRF_PSEL(UART_TX, 1, 8)>, <NRF_PSEL(UART_RX, 1, 9)>;
      low-power-enable;
    };
  };

  uart00_sleep: uart00_sleep {
    group1 {
      psels = <NRF_PSEL(UART_TX, 1, 8)>;
      bias-pull-down;
    };

    group2 {
      psels = <NRF_PSEL(UART_RX, 1, 9)>;
      low-power-enable;
    };
  };

  uart20_default: uart20_default {
    group1 {
      psels = <NRF_PSEL(UART_RX, 1, 9)>, <NRF_PSEL(UART_TX, 1, 8)>;
    };
  };

  uart20_sleep: uart20_sleep {
    group1 {
      psels = <NRF_PSEL(UART_RX, 1, 9)>;
    };
  };
};

&gpiote20 {
  status = "okay";
};

&gpiote30 {
  status = "okay";
};

&uart20 {
  status = "okay";
  current-speed = <115200>;
  pinctrl-0 = <&uart20_default>;
  pinctrl-1 = <&uart20_sleep>;
  pinctrl-names = "default", "sleep";
};
