library ieee; 
use ieee.std_logic_1164.all; 

entity REG32 is 
	port( D_IN: in std_logic_vector(31 downto 0); 
			D_OUT: out std_logic_vector(31 downto 0); 
			ENABLE,CLK,RESET: in std_logic
	);
end entity;
 
architecture behaviour of REG32 is 

begin
	process(CLK,RESET)
		begin 
		if RESET = '1' then 
			D_OUT = others => '0';
		elsif CLK'event and CLK = '1' then 
			if ENABLE = '1' then 
				D_OUT = D_IN; 
			end if; 
		end if; 
	end process; 
end architecture; 

			
	