
Micro_bootloader.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a370  08000194  08000194  00010194  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000d58  0800a504  0800a504  0001a504  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b25c  0800b25c  0002f000  2**0
                  CONTENTS
  4 .ARM          00000008  0800b25c  0800b25c  0001b25c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b264  0800b264  0002f000  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b264  0800b264  0001b264  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800b268  0800b268  0001b268  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000b8  20000000  0800b26c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00002104  200000b8  0800b324  000200b8  2**2
                  ALLOC
 10 ._user_heap_stack 00000c04  200021bc  0800b324  000221bc  2**0
                  ALLOC
 11 .appver       00000100  0801ef00  0801ef00  0002ef00  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
 12 .ARM.attributes 00000030  00000000  00000000  0002f000  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001f4b1  00000000  00000000  0002f030  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000437a  00000000  00000000  0004e4e1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001258  00000000  00000000  00052860  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 000010c8  00000000  00000000  00053ab8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000264c0  00000000  00000000  00054b80  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000163c5  00000000  00000000  0007b040  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d88ac  00000000  00000000  00091405  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000053  00000000  00000000  00169cb1  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00004f44  00000000  00000000  00169d04  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000194 <__do_global_dtors_aux>:
 8000194:	b510      	push	{r4, lr}
 8000196:	4c05      	ldr	r4, [pc, #20]	; (80001ac <__do_global_dtors_aux+0x18>)
 8000198:	7823      	ldrb	r3, [r4, #0]
 800019a:	b933      	cbnz	r3, 80001aa <__do_global_dtors_aux+0x16>
 800019c:	4b04      	ldr	r3, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x1c>)
 800019e:	b113      	cbz	r3, 80001a6 <__do_global_dtors_aux+0x12>
 80001a0:	4804      	ldr	r0, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x20>)
 80001a2:	f3af 8000 	nop.w
 80001a6:	2301      	movs	r3, #1
 80001a8:	7023      	strb	r3, [r4, #0]
 80001aa:	bd10      	pop	{r4, pc}
 80001ac:	200000b8 	.word	0x200000b8
 80001b0:	00000000 	.word	0x00000000
 80001b4:	0800a4ec 	.word	0x0800a4ec

080001b8 <frame_dummy>:
 80001b8:	b508      	push	{r3, lr}
 80001ba:	4b03      	ldr	r3, [pc, #12]	; (80001c8 <frame_dummy+0x10>)
 80001bc:	b11b      	cbz	r3, 80001c6 <frame_dummy+0xe>
 80001be:	4903      	ldr	r1, [pc, #12]	; (80001cc <frame_dummy+0x14>)
 80001c0:	4803      	ldr	r0, [pc, #12]	; (80001d0 <frame_dummy+0x18>)
 80001c2:	f3af 8000 	nop.w
 80001c6:	bd08      	pop	{r3, pc}
 80001c8:	00000000 	.word	0x00000000
 80001cc:	200000bc 	.word	0x200000bc
 80001d0:	0800a4ec 	.word	0x0800a4ec

080001d4 <__aeabi_uldivmod>:
 80001d4:	b953      	cbnz	r3, 80001ec <__aeabi_uldivmod+0x18>
 80001d6:	b94a      	cbnz	r2, 80001ec <__aeabi_uldivmod+0x18>
 80001d8:	2900      	cmp	r1, #0
 80001da:	bf08      	it	eq
 80001dc:	2800      	cmpeq	r0, #0
 80001de:	bf1c      	itt	ne
 80001e0:	f04f 31ff 	movne.w	r1, #4294967295
 80001e4:	f04f 30ff 	movne.w	r0, #4294967295
 80001e8:	f000 b96e 	b.w	80004c8 <__aeabi_idiv0>
 80001ec:	f1ad 0c08 	sub.w	ip, sp, #8
 80001f0:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001f4:	f000 f806 	bl	8000204 <__udivmoddi4>
 80001f8:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001fc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000200:	b004      	add	sp, #16
 8000202:	4770      	bx	lr

08000204 <__udivmoddi4>:
 8000204:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000208:	9d08      	ldr	r5, [sp, #32]
 800020a:	4604      	mov	r4, r0
 800020c:	468c      	mov	ip, r1
 800020e:	2b00      	cmp	r3, #0
 8000210:	f040 8083 	bne.w	800031a <__udivmoddi4+0x116>
 8000214:	428a      	cmp	r2, r1
 8000216:	4617      	mov	r7, r2
 8000218:	d947      	bls.n	80002aa <__udivmoddi4+0xa6>
 800021a:	fab2 f282 	clz	r2, r2
 800021e:	b142      	cbz	r2, 8000232 <__udivmoddi4+0x2e>
 8000220:	f1c2 0020 	rsb	r0, r2, #32
 8000224:	fa24 f000 	lsr.w	r0, r4, r0
 8000228:	4091      	lsls	r1, r2
 800022a:	4097      	lsls	r7, r2
 800022c:	ea40 0c01 	orr.w	ip, r0, r1
 8000230:	4094      	lsls	r4, r2
 8000232:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000236:	0c23      	lsrs	r3, r4, #16
 8000238:	fbbc f6f8 	udiv	r6, ip, r8
 800023c:	fa1f fe87 	uxth.w	lr, r7
 8000240:	fb08 c116 	mls	r1, r8, r6, ip
 8000244:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000248:	fb06 f10e 	mul.w	r1, r6, lr
 800024c:	4299      	cmp	r1, r3
 800024e:	d909      	bls.n	8000264 <__udivmoddi4+0x60>
 8000250:	18fb      	adds	r3, r7, r3
 8000252:	f106 30ff 	add.w	r0, r6, #4294967295
 8000256:	f080 8119 	bcs.w	800048c <__udivmoddi4+0x288>
 800025a:	4299      	cmp	r1, r3
 800025c:	f240 8116 	bls.w	800048c <__udivmoddi4+0x288>
 8000260:	3e02      	subs	r6, #2
 8000262:	443b      	add	r3, r7
 8000264:	1a5b      	subs	r3, r3, r1
 8000266:	b2a4      	uxth	r4, r4
 8000268:	fbb3 f0f8 	udiv	r0, r3, r8
 800026c:	fb08 3310 	mls	r3, r8, r0, r3
 8000270:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000274:	fb00 fe0e 	mul.w	lr, r0, lr
 8000278:	45a6      	cmp	lr, r4
 800027a:	d909      	bls.n	8000290 <__udivmoddi4+0x8c>
 800027c:	193c      	adds	r4, r7, r4
 800027e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000282:	f080 8105 	bcs.w	8000490 <__udivmoddi4+0x28c>
 8000286:	45a6      	cmp	lr, r4
 8000288:	f240 8102 	bls.w	8000490 <__udivmoddi4+0x28c>
 800028c:	3802      	subs	r0, #2
 800028e:	443c      	add	r4, r7
 8000290:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000294:	eba4 040e 	sub.w	r4, r4, lr
 8000298:	2600      	movs	r6, #0
 800029a:	b11d      	cbz	r5, 80002a4 <__udivmoddi4+0xa0>
 800029c:	40d4      	lsrs	r4, r2
 800029e:	2300      	movs	r3, #0
 80002a0:	e9c5 4300 	strd	r4, r3, [r5]
 80002a4:	4631      	mov	r1, r6
 80002a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002aa:	b902      	cbnz	r2, 80002ae <__udivmoddi4+0xaa>
 80002ac:	deff      	udf	#255	; 0xff
 80002ae:	fab2 f282 	clz	r2, r2
 80002b2:	2a00      	cmp	r2, #0
 80002b4:	d150      	bne.n	8000358 <__udivmoddi4+0x154>
 80002b6:	1bcb      	subs	r3, r1, r7
 80002b8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002bc:	fa1f f887 	uxth.w	r8, r7
 80002c0:	2601      	movs	r6, #1
 80002c2:	fbb3 fcfe 	udiv	ip, r3, lr
 80002c6:	0c21      	lsrs	r1, r4, #16
 80002c8:	fb0e 331c 	mls	r3, lr, ip, r3
 80002cc:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80002d0:	fb08 f30c 	mul.w	r3, r8, ip
 80002d4:	428b      	cmp	r3, r1
 80002d6:	d907      	bls.n	80002e8 <__udivmoddi4+0xe4>
 80002d8:	1879      	adds	r1, r7, r1
 80002da:	f10c 30ff 	add.w	r0, ip, #4294967295
 80002de:	d202      	bcs.n	80002e6 <__udivmoddi4+0xe2>
 80002e0:	428b      	cmp	r3, r1
 80002e2:	f200 80e9 	bhi.w	80004b8 <__udivmoddi4+0x2b4>
 80002e6:	4684      	mov	ip, r0
 80002e8:	1ac9      	subs	r1, r1, r3
 80002ea:	b2a3      	uxth	r3, r4
 80002ec:	fbb1 f0fe 	udiv	r0, r1, lr
 80002f0:	fb0e 1110 	mls	r1, lr, r0, r1
 80002f4:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 80002f8:	fb08 f800 	mul.w	r8, r8, r0
 80002fc:	45a0      	cmp	r8, r4
 80002fe:	d907      	bls.n	8000310 <__udivmoddi4+0x10c>
 8000300:	193c      	adds	r4, r7, r4
 8000302:	f100 33ff 	add.w	r3, r0, #4294967295
 8000306:	d202      	bcs.n	800030e <__udivmoddi4+0x10a>
 8000308:	45a0      	cmp	r8, r4
 800030a:	f200 80d9 	bhi.w	80004c0 <__udivmoddi4+0x2bc>
 800030e:	4618      	mov	r0, r3
 8000310:	eba4 0408 	sub.w	r4, r4, r8
 8000314:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000318:	e7bf      	b.n	800029a <__udivmoddi4+0x96>
 800031a:	428b      	cmp	r3, r1
 800031c:	d909      	bls.n	8000332 <__udivmoddi4+0x12e>
 800031e:	2d00      	cmp	r5, #0
 8000320:	f000 80b1 	beq.w	8000486 <__udivmoddi4+0x282>
 8000324:	2600      	movs	r6, #0
 8000326:	e9c5 0100 	strd	r0, r1, [r5]
 800032a:	4630      	mov	r0, r6
 800032c:	4631      	mov	r1, r6
 800032e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000332:	fab3 f683 	clz	r6, r3
 8000336:	2e00      	cmp	r6, #0
 8000338:	d14a      	bne.n	80003d0 <__udivmoddi4+0x1cc>
 800033a:	428b      	cmp	r3, r1
 800033c:	d302      	bcc.n	8000344 <__udivmoddi4+0x140>
 800033e:	4282      	cmp	r2, r0
 8000340:	f200 80b8 	bhi.w	80004b4 <__udivmoddi4+0x2b0>
 8000344:	1a84      	subs	r4, r0, r2
 8000346:	eb61 0103 	sbc.w	r1, r1, r3
 800034a:	2001      	movs	r0, #1
 800034c:	468c      	mov	ip, r1
 800034e:	2d00      	cmp	r5, #0
 8000350:	d0a8      	beq.n	80002a4 <__udivmoddi4+0xa0>
 8000352:	e9c5 4c00 	strd	r4, ip, [r5]
 8000356:	e7a5      	b.n	80002a4 <__udivmoddi4+0xa0>
 8000358:	f1c2 0320 	rsb	r3, r2, #32
 800035c:	fa20 f603 	lsr.w	r6, r0, r3
 8000360:	4097      	lsls	r7, r2
 8000362:	fa01 f002 	lsl.w	r0, r1, r2
 8000366:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800036a:	40d9      	lsrs	r1, r3
 800036c:	4330      	orrs	r0, r6
 800036e:	0c03      	lsrs	r3, r0, #16
 8000370:	fbb1 f6fe 	udiv	r6, r1, lr
 8000374:	fa1f f887 	uxth.w	r8, r7
 8000378:	fb0e 1116 	mls	r1, lr, r6, r1
 800037c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000380:	fb06 f108 	mul.w	r1, r6, r8
 8000384:	4299      	cmp	r1, r3
 8000386:	fa04 f402 	lsl.w	r4, r4, r2
 800038a:	d909      	bls.n	80003a0 <__udivmoddi4+0x19c>
 800038c:	18fb      	adds	r3, r7, r3
 800038e:	f106 3cff 	add.w	ip, r6, #4294967295
 8000392:	f080 808d 	bcs.w	80004b0 <__udivmoddi4+0x2ac>
 8000396:	4299      	cmp	r1, r3
 8000398:	f240 808a 	bls.w	80004b0 <__udivmoddi4+0x2ac>
 800039c:	3e02      	subs	r6, #2
 800039e:	443b      	add	r3, r7
 80003a0:	1a5b      	subs	r3, r3, r1
 80003a2:	b281      	uxth	r1, r0
 80003a4:	fbb3 f0fe 	udiv	r0, r3, lr
 80003a8:	fb0e 3310 	mls	r3, lr, r0, r3
 80003ac:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80003b0:	fb00 f308 	mul.w	r3, r0, r8
 80003b4:	428b      	cmp	r3, r1
 80003b6:	d907      	bls.n	80003c8 <__udivmoddi4+0x1c4>
 80003b8:	1879      	adds	r1, r7, r1
 80003ba:	f100 3cff 	add.w	ip, r0, #4294967295
 80003be:	d273      	bcs.n	80004a8 <__udivmoddi4+0x2a4>
 80003c0:	428b      	cmp	r3, r1
 80003c2:	d971      	bls.n	80004a8 <__udivmoddi4+0x2a4>
 80003c4:	3802      	subs	r0, #2
 80003c6:	4439      	add	r1, r7
 80003c8:	1acb      	subs	r3, r1, r3
 80003ca:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 80003ce:	e778      	b.n	80002c2 <__udivmoddi4+0xbe>
 80003d0:	f1c6 0c20 	rsb	ip, r6, #32
 80003d4:	fa03 f406 	lsl.w	r4, r3, r6
 80003d8:	fa22 f30c 	lsr.w	r3, r2, ip
 80003dc:	431c      	orrs	r4, r3
 80003de:	fa20 f70c 	lsr.w	r7, r0, ip
 80003e2:	fa01 f306 	lsl.w	r3, r1, r6
 80003e6:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 80003ea:	fa21 f10c 	lsr.w	r1, r1, ip
 80003ee:	431f      	orrs	r7, r3
 80003f0:	0c3b      	lsrs	r3, r7, #16
 80003f2:	fbb1 f9fe 	udiv	r9, r1, lr
 80003f6:	fa1f f884 	uxth.w	r8, r4
 80003fa:	fb0e 1119 	mls	r1, lr, r9, r1
 80003fe:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000402:	fb09 fa08 	mul.w	sl, r9, r8
 8000406:	458a      	cmp	sl, r1
 8000408:	fa02 f206 	lsl.w	r2, r2, r6
 800040c:	fa00 f306 	lsl.w	r3, r0, r6
 8000410:	d908      	bls.n	8000424 <__udivmoddi4+0x220>
 8000412:	1861      	adds	r1, r4, r1
 8000414:	f109 30ff 	add.w	r0, r9, #4294967295
 8000418:	d248      	bcs.n	80004ac <__udivmoddi4+0x2a8>
 800041a:	458a      	cmp	sl, r1
 800041c:	d946      	bls.n	80004ac <__udivmoddi4+0x2a8>
 800041e:	f1a9 0902 	sub.w	r9, r9, #2
 8000422:	4421      	add	r1, r4
 8000424:	eba1 010a 	sub.w	r1, r1, sl
 8000428:	b2bf      	uxth	r7, r7
 800042a:	fbb1 f0fe 	udiv	r0, r1, lr
 800042e:	fb0e 1110 	mls	r1, lr, r0, r1
 8000432:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000436:	fb00 f808 	mul.w	r8, r0, r8
 800043a:	45b8      	cmp	r8, r7
 800043c:	d907      	bls.n	800044e <__udivmoddi4+0x24a>
 800043e:	19e7      	adds	r7, r4, r7
 8000440:	f100 31ff 	add.w	r1, r0, #4294967295
 8000444:	d22e      	bcs.n	80004a4 <__udivmoddi4+0x2a0>
 8000446:	45b8      	cmp	r8, r7
 8000448:	d92c      	bls.n	80004a4 <__udivmoddi4+0x2a0>
 800044a:	3802      	subs	r0, #2
 800044c:	4427      	add	r7, r4
 800044e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000452:	eba7 0708 	sub.w	r7, r7, r8
 8000456:	fba0 8902 	umull	r8, r9, r0, r2
 800045a:	454f      	cmp	r7, r9
 800045c:	46c6      	mov	lr, r8
 800045e:	4649      	mov	r1, r9
 8000460:	d31a      	bcc.n	8000498 <__udivmoddi4+0x294>
 8000462:	d017      	beq.n	8000494 <__udivmoddi4+0x290>
 8000464:	b15d      	cbz	r5, 800047e <__udivmoddi4+0x27a>
 8000466:	ebb3 020e 	subs.w	r2, r3, lr
 800046a:	eb67 0701 	sbc.w	r7, r7, r1
 800046e:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000472:	40f2      	lsrs	r2, r6
 8000474:	ea4c 0202 	orr.w	r2, ip, r2
 8000478:	40f7      	lsrs	r7, r6
 800047a:	e9c5 2700 	strd	r2, r7, [r5]
 800047e:	2600      	movs	r6, #0
 8000480:	4631      	mov	r1, r6
 8000482:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000486:	462e      	mov	r6, r5
 8000488:	4628      	mov	r0, r5
 800048a:	e70b      	b.n	80002a4 <__udivmoddi4+0xa0>
 800048c:	4606      	mov	r6, r0
 800048e:	e6e9      	b.n	8000264 <__udivmoddi4+0x60>
 8000490:	4618      	mov	r0, r3
 8000492:	e6fd      	b.n	8000290 <__udivmoddi4+0x8c>
 8000494:	4543      	cmp	r3, r8
 8000496:	d2e5      	bcs.n	8000464 <__udivmoddi4+0x260>
 8000498:	ebb8 0e02 	subs.w	lr, r8, r2
 800049c:	eb69 0104 	sbc.w	r1, r9, r4
 80004a0:	3801      	subs	r0, #1
 80004a2:	e7df      	b.n	8000464 <__udivmoddi4+0x260>
 80004a4:	4608      	mov	r0, r1
 80004a6:	e7d2      	b.n	800044e <__udivmoddi4+0x24a>
 80004a8:	4660      	mov	r0, ip
 80004aa:	e78d      	b.n	80003c8 <__udivmoddi4+0x1c4>
 80004ac:	4681      	mov	r9, r0
 80004ae:	e7b9      	b.n	8000424 <__udivmoddi4+0x220>
 80004b0:	4666      	mov	r6, ip
 80004b2:	e775      	b.n	80003a0 <__udivmoddi4+0x19c>
 80004b4:	4630      	mov	r0, r6
 80004b6:	e74a      	b.n	800034e <__udivmoddi4+0x14a>
 80004b8:	f1ac 0c02 	sub.w	ip, ip, #2
 80004bc:	4439      	add	r1, r7
 80004be:	e713      	b.n	80002e8 <__udivmoddi4+0xe4>
 80004c0:	3802      	subs	r0, #2
 80004c2:	443c      	add	r4, r7
 80004c4:	e724      	b.n	8000310 <__udivmoddi4+0x10c>
 80004c6:	bf00      	nop

080004c8 <__aeabi_idiv0>:
 80004c8:	4770      	bx	lr
 80004ca:	bf00      	nop

080004cc <LoRa_TxPacket>:
uint8_t LoRa_route[165][MAX_ROUTE_HOPS];  
uint8_t LoRa_bindMode_master = 0;
uint8_t rxBufferCopy[BUFSIZE];


void LoRa_TxPacket(uint8_t * txBuffer_, uint8_t length, uint32_t timeout) {
 80004cc:	b580      	push	{r7, lr}
 80004ce:	f5ad 7d0a 	sub.w	sp, sp, #552	; 0x228
 80004d2:	af00      	add	r7, sp, #0
 80004d4:	f107 030c 	add.w	r3, r7, #12
 80004d8:	6018      	str	r0, [r3, #0]
 80004da:	1d3b      	adds	r3, r7, #4
 80004dc:	601a      	str	r2, [r3, #0]
 80004de:	f107 030b 	add.w	r3, r7, #11
 80004e2:	460a      	mov	r2, r1
 80004e4:	701a      	strb	r2, [r3, #0]

  uint8_t txBuffer[LoRa_MAX_PACKET];
  memcpy((uint8_t*)txBuffer, (uint8_t*)txBuffer_, length );
 80004e6:	f107 030b 	add.w	r3, r7, #11
 80004ea:	781b      	ldrb	r3, [r3, #0]
 80004ec:	461a      	mov	r2, r3
 80004ee:	f107 030c 	add.w	r3, r7, #12
 80004f2:	f507 708e 	add.w	r0, r7, #284	; 0x11c
 80004f6:	6819      	ldr	r1, [r3, #0]
 80004f8:	f009 fb2e 	bl	8009b58 <memcpy>
  uint8_t tmp[5];
  uint8_t total_route_number = 0;
 80004fc:	2300      	movs	r3, #0
 80004fe:	f887 3227 	strb.w	r3, [r7, #551]	; 0x227
  uint8_t pos_id = txBuffer[0];
 8000502:	f507 738e 	add.w	r3, r7, #284	; 0x11c
 8000506:	781b      	ldrb	r3, [r3, #0]
 8000508:	f887 3226 	strb.w	r3, [r7, #550]	; 0x226

  if(pos_id > 165 && pos_id < 0xfe)  //invalid id
 800050c:	f897 3226 	ldrb.w	r3, [r7, #550]	; 0x226
 8000510:	2ba5      	cmp	r3, #165	; 0xa5
 8000512:	d904      	bls.n	800051e <LoRa_TxPacket+0x52>
 8000514:	f897 3226 	ldrb.w	r3, [r7, #550]	; 0x226
 8000518:	2bfd      	cmp	r3, #253	; 0xfd
 800051a:	f240 8115 	bls.w	8000748 <LoRa_TxPacket+0x27c>
    return;
  if(length > 200)
 800051e:	f107 030b 	add.w	r3, r7, #11
 8000522:	781b      	ldrb	r3, [r3, #0]
 8000524:	2bc8      	cmp	r3, #200	; 0xc8
 8000526:	f200 8111 	bhi.w	800074c <LoRa_TxPacket+0x280>
    return;

  if (conv_mode == CONV_MODE_MASTER){       //get total_route_number  
 800052a:	4b8b      	ldr	r3, [pc, #556]	; (8000758 <LoRa_TxPacket+0x28c>)
 800052c:	781b      	ldrb	r3, [r3, #0]
 800052e:	2b01      	cmp	r3, #1
 8000530:	d139      	bne.n	80005a6 <LoRa_TxPacket+0xda>
    if(pos_id == 0xff && LoRa_route[0][0])
 8000532:	f897 3226 	ldrb.w	r3, [r7, #550]	; 0x226
 8000536:	2bff      	cmp	r3, #255	; 0xff
 8000538:	d106      	bne.n	8000548 <LoRa_TxPacket+0x7c>
 800053a:	4b88      	ldr	r3, [pc, #544]	; (800075c <LoRa_TxPacket+0x290>)
 800053c:	781b      	ldrb	r3, [r3, #0]
 800053e:	2b00      	cmp	r3, #0
 8000540:	d002      	beq.n	8000548 <LoRa_TxPacket+0x7c>
      pos_id = 0x00;                       
 8000542:	2300      	movs	r3, #0
 8000544:	f887 3226 	strb.w	r3, [r7, #550]	; 0x226
    module.routed = 0;
 8000548:	4b85      	ldr	r3, [pc, #532]	; (8000760 <LoRa_TxPacket+0x294>)
 800054a:	2200      	movs	r2, #0
 800054c:	f883 210f 	strb.w	r2, [r3, #271]	; 0x10f
    for(volatile int i=0 ; i<MAX_ROUTE_HOPS; i++){     
 8000550:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8000554:	2200      	movs	r2, #0
 8000556:	601a      	str	r2, [r3, #0]
 8000558:	e01e      	b.n	8000598 <LoRa_TxPacket+0xcc>
        if(LoRa_route[pos_id][i]){
 800055a:	f897 2226 	ldrb.w	r2, [r7, #550]	; 0x226
 800055e:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8000562:	6819      	ldr	r1, [r3, #0]
 8000564:	487d      	ldr	r0, [pc, #500]	; (800075c <LoRa_TxPacket+0x290>)
 8000566:	4613      	mov	r3, r2
 8000568:	005b      	lsls	r3, r3, #1
 800056a:	4413      	add	r3, r2
 800056c:	005b      	lsls	r3, r3, #1
 800056e:	4403      	add	r3, r0
 8000570:	440b      	add	r3, r1
 8000572:	781b      	ldrb	r3, [r3, #0]
 8000574:	2b00      	cmp	r3, #0
 8000576:	d015      	beq.n	80005a4 <LoRa_TxPacket+0xd8>
           total_route_number++;
 8000578:	f897 3227 	ldrb.w	r3, [r7, #551]	; 0x227
 800057c:	3301      	adds	r3, #1
 800057e:	f887 3227 	strb.w	r3, [r7, #551]	; 0x227
           module.routed = 1;
 8000582:	4b77      	ldr	r3, [pc, #476]	; (8000760 <LoRa_TxPacket+0x294>)
 8000584:	2201      	movs	r2, #1
 8000586:	f883 210f 	strb.w	r2, [r3, #271]	; 0x10f
    for(volatile int i=0 ; i<MAX_ROUTE_HOPS; i++){     
 800058a:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800058e:	681b      	ldr	r3, [r3, #0]
 8000590:	1c5a      	adds	r2, r3, #1
 8000592:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8000596:	601a      	str	r2, [r3, #0]
 8000598:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800059c:	681b      	ldr	r3, [r3, #0]
 800059e:	2b05      	cmp	r3, #5
 80005a0:	dddb      	ble.n	800055a <LoRa_TxPacket+0x8e>
 80005a2:	e000      	b.n	80005a6 <LoRa_TxPacket+0xda>
        }else break;
 80005a4:	bf00      	nop
    }
  }

  if (module.routed) { //Send or return packet through routes
 80005a6:	4b6e      	ldr	r3, [pc, #440]	; (8000760 <LoRa_TxPacket+0x294>)
 80005a8:	f893 310f 	ldrb.w	r3, [r3, #271]	; 0x10f
 80005ac:	2b00      	cmp	r3, #0
 80005ae:	f000 809d 	beq.w	80006ec <LoRa_TxPacket+0x220>
    if (conv_mode == CONV_MODE_SLAVE)
 80005b2:	4b69      	ldr	r3, [pc, #420]	; (8000758 <LoRa_TxPacket+0x28c>)
 80005b4:	781b      	ldrb	r3, [r3, #0]
 80005b6:	2b00      	cmp	r3, #0
 80005b8:	d104      	bne.n	80005c4 <LoRa_TxPacket+0xf8>
      total_route_number = (rxBufferCopy[2] & 0xf0) >> 4;
 80005ba:	4b6a      	ldr	r3, [pc, #424]	; (8000764 <LoRa_TxPacket+0x298>)
 80005bc:	789b      	ldrb	r3, [r3, #2]
 80005be:	091b      	lsrs	r3, r3, #4
 80005c0:	f887 3227 	strb.w	r3, [r7, #551]	; 0x227

    char routedBuffer[LoRa_MAX_PACKET];
    memcpy((char * ) routedBuffer + total_route_number + 3, (char * ) txBuffer, length);
 80005c4:	f897 3227 	ldrb.w	r3, [r7, #551]	; 0x227
 80005c8:	3303      	adds	r3, #3
 80005ca:	f107 0210 	add.w	r2, r7, #16
 80005ce:	18d0      	adds	r0, r2, r3
 80005d0:	f107 030b 	add.w	r3, r7, #11
 80005d4:	781b      	ldrb	r3, [r3, #0]
 80005d6:	461a      	mov	r2, r3
 80005d8:	f507 738e 	add.w	r3, r7, #284	; 0x11c
 80005dc:	4619      	mov	r1, r3
 80005de:	f009 fabb 	bl	8009b58 <memcpy>

    if (conv_mode == CONV_MODE_MASTER) { //send packet through routers (master)
 80005e2:	4b5d      	ldr	r3, [pc, #372]	; (8000758 <LoRa_TxPacket+0x28c>)
 80005e4:	781b      	ldrb	r3, [r3, #0]
 80005e6:	2b01      	cmp	r3, #1
 80005e8:	d124      	bne.n	8000634 <LoRa_TxPacket+0x168>
      for(int i=3 ; i<3+total_route_number ; i++)
 80005ea:	2303      	movs	r3, #3
 80005ec:	f8c7 3220 	str.w	r3, [r7, #544]	; 0x220
 80005f0:	e018      	b.n	8000624 <LoRa_TxPacket+0x158>
        routedBuffer[i] = LoRa_route[pos_id][i-3];
 80005f2:	f897 2226 	ldrb.w	r2, [r7, #550]	; 0x226
 80005f6:	f8d7 3220 	ldr.w	r3, [r7, #544]	; 0x220
 80005fa:	1ed9      	subs	r1, r3, #3
 80005fc:	4857      	ldr	r0, [pc, #348]	; (800075c <LoRa_TxPacket+0x290>)
 80005fe:	4613      	mov	r3, r2
 8000600:	005b      	lsls	r3, r3, #1
 8000602:	4413      	add	r3, r2
 8000604:	005b      	lsls	r3, r3, #1
 8000606:	4403      	add	r3, r0
 8000608:	440b      	add	r3, r1
 800060a:	7819      	ldrb	r1, [r3, #0]
 800060c:	f107 0210 	add.w	r2, r7, #16
 8000610:	f8d7 3220 	ldr.w	r3, [r7, #544]	; 0x220
 8000614:	4413      	add	r3, r2
 8000616:	460a      	mov	r2, r1
 8000618:	701a      	strb	r2, [r3, #0]
      for(int i=3 ; i<3+total_route_number ; i++)
 800061a:	f8d7 3220 	ldr.w	r3, [r7, #544]	; 0x220
 800061e:	3301      	adds	r3, #1
 8000620:	f8c7 3220 	str.w	r3, [r7, #544]	; 0x220
 8000624:	f897 3227 	ldrb.w	r3, [r7, #551]	; 0x227
 8000628:	3302      	adds	r3, #2
 800062a:	f8d7 2220 	ldr.w	r2, [r7, #544]	; 0x220
 800062e:	429a      	cmp	r2, r3
 8000630:	dddf      	ble.n	80005f2 <LoRa_TxPacket+0x126>
 8000632:	e023      	b.n	800067c <LoRa_TxPacket+0x1b0>
    } else {
      for (int i = 1; i < total_route_number; i++) //return packet through routers (slave)
 8000634:	2301      	movs	r3, #1
 8000636:	f8c7 321c 	str.w	r3, [r7, #540]	; 0x21c
 800063a:	e012      	b.n	8000662 <LoRa_TxPacket+0x196>
        routedBuffer[i + 2] = rxBufferCopy[(total_route_number + 2) - i]; //switch router numbers
 800063c:	f897 3227 	ldrb.w	r3, [r7, #551]	; 0x227
 8000640:	1c9a      	adds	r2, r3, #2
 8000642:	f8d7 321c 	ldr.w	r3, [r7, #540]	; 0x21c
 8000646:	1ad2      	subs	r2, r2, r3
 8000648:	f8d7 321c 	ldr.w	r3, [r7, #540]	; 0x21c
 800064c:	3302      	adds	r3, #2
 800064e:	4945      	ldr	r1, [pc, #276]	; (8000764 <LoRa_TxPacket+0x298>)
 8000650:	5c89      	ldrb	r1, [r1, r2]
 8000652:	f107 0210 	add.w	r2, r7, #16
 8000656:	54d1      	strb	r1, [r2, r3]
      for (int i = 1; i < total_route_number; i++) //return packet through routers (slave)
 8000658:	f8d7 321c 	ldr.w	r3, [r7, #540]	; 0x21c
 800065c:	3301      	adds	r3, #1
 800065e:	f8c7 321c 	str.w	r3, [r7, #540]	; 0x21c
 8000662:	f897 3227 	ldrb.w	r3, [r7, #551]	; 0x227
 8000666:	f8d7 221c 	ldr.w	r2, [r7, #540]	; 0x21c
 800066a:	429a      	cmp	r2, r3
 800066c:	dbe6      	blt.n	800063c <LoRa_TxPacket+0x170>
      routedBuffer[total_route_number + 2] = 100;
 800066e:	f897 3227 	ldrb.w	r3, [r7, #551]	; 0x227
 8000672:	3302      	adds	r3, #2
 8000674:	f107 0210 	add.w	r2, r7, #16
 8000678:	2164      	movs	r1, #100	; 0x64
 800067a:	54d1      	strb	r1, [r2, r3]
    }
    routedBuffer[0] = 0xFE;
 800067c:	f107 0310 	add.w	r3, r7, #16
 8000680:	22fe      	movs	r2, #254	; 0xfe
 8000682:	701a      	strb	r2, [r3, #0]
    routedBuffer[1] = length;
 8000684:	f107 030b 	add.w	r3, r7, #11
 8000688:	781a      	ldrb	r2, [r3, #0]
 800068a:	f107 0310 	add.w	r3, r7, #16
 800068e:	705a      	strb	r2, [r3, #1]
    routedBuffer[2] = (total_route_number << 4) | 1; //route number
 8000690:	f897 3227 	ldrb.w	r3, [r7, #551]	; 0x227
 8000694:	011b      	lsls	r3, r3, #4
 8000696:	b25b      	sxtb	r3, r3
 8000698:	f043 0301 	orr.w	r3, r3, #1
 800069c:	b25b      	sxtb	r3, r3
 800069e:	b2da      	uxtb	r2, r3
 80006a0:	f107 0310 	add.w	r3, r7, #16
 80006a4:	709a      	strb	r2, [r3, #2]
    length += 4 + total_route_number;
 80006a6:	f107 030b 	add.w	r3, r7, #11
 80006aa:	781a      	ldrb	r2, [r3, #0]
 80006ac:	f897 3227 	ldrb.w	r3, [r7, #551]	; 0x227
 80006b0:	4413      	add	r3, r2
 80006b2:	b2db      	uxtb	r3, r3
 80006b4:	3304      	adds	r3, #4
 80006b6:	b2da      	uxtb	r2, r3
 80006b8:	f107 030b 	add.w	r3, r7, #11
 80006bc:	701a      	strb	r2, [r3, #0]
    routedBuffer[length - 1] = 0xFE;
 80006be:	f107 030b 	add.w	r3, r7, #11
 80006c2:	781b      	ldrb	r3, [r3, #0]
 80006c4:	3b01      	subs	r3, #1
 80006c6:	f107 0210 	add.w	r2, r7, #16
 80006ca:	21fe      	movs	r1, #254	; 0xfe
 80006cc:	54d1      	strb	r1, [r2, r3]
    //if(slave_addr == 100)
    memcpy((char * ) txBuffer, (char * ) routedBuffer, length + 4 + total_route_number);
 80006ce:	f107 030b 	add.w	r3, r7, #11
 80006d2:	781b      	ldrb	r3, [r3, #0]
 80006d4:	1d1a      	adds	r2, r3, #4
 80006d6:	f897 3227 	ldrb.w	r3, [r7, #551]	; 0x227
 80006da:	4413      	add	r3, r2
 80006dc:	461a      	mov	r2, r3
 80006de:	f107 0110 	add.w	r1, r7, #16
 80006e2:	f507 738e 	add.w	r3, r7, #284	; 0x11c
 80006e6:	4618      	mov	r0, r3
 80006e8:	f009 fa36 	bl	8009b58 <memcpy>
  }

  LoRa_standby();
 80006ec:	f000 f990 	bl	8000a10 <LoRa_standby>
  set_LED(BLUE, 1, 20); //Turn on BLUE TX LED
 80006f0:	2214      	movs	r2, #20
 80006f2:	2101      	movs	r1, #1
 80006f4:	2002      	movs	r0, #2
 80006f6:	f003 f9a9 	bl	8003a4c <set_LED>

  LoRa_EntryTx(length, 8000);
 80006fa:	f107 030b 	add.w	r3, r7, #11
 80006fe:	781b      	ldrb	r3, [r3, #0]
 8000700:	f44f 51fa 	mov.w	r1, #8000	; 0x1f40
 8000704:	4618      	mov	r0, r3
 8000706:	f000 fb49 	bl	8000d9c <LoRa_EntryTx>

  tmp[0] = 0x0;
 800070a:	f507 738a 	add.w	r3, r7, #276	; 0x114
 800070e:	2200      	movs	r2, #0
 8000710:	701a      	strb	r2, [r3, #0]
  LoRa_SPIWrite(LR_RegFifoAddrPtr, tmp, 1);
 8000712:	f507 738a 	add.w	r3, r7, #276	; 0x114
 8000716:	2201      	movs	r2, #1
 8000718:	4619      	mov	r1, r3
 800071a:	200d      	movs	r0, #13
 800071c:	f004 f8de 	bl	80048dc <LoRa_SPIWrite>
  LoRa_SPIWrite(LR_RegPayloadLength, & length, 1);
 8000720:	f107 030b 	add.w	r3, r7, #11
 8000724:	2201      	movs	r2, #1
 8000726:	4619      	mov	r1, r3
 8000728:	2022      	movs	r0, #34	; 0x22
 800072a:	f004 f8d7 	bl	80048dc <LoRa_SPIWrite>


  LoRa_SPIWrite(0x00, txBuffer, length); //Send packet
 800072e:	f107 030b 	add.w	r3, r7, #11
 8000732:	781a      	ldrb	r2, [r3, #0]
 8000734:	f507 738e 	add.w	r3, r7, #284	; 0x11c
 8000738:	4619      	mov	r1, r3
 800073a:	2000      	movs	r0, #0
 800073c:	f004 f8ce 	bl	80048dc <LoRa_SPIWrite>

  transmission = 1;
 8000740:	4b09      	ldr	r3, [pc, #36]	; (8000768 <LoRa_TxPacket+0x29c>)
 8000742:	2201      	movs	r2, #1
 8000744:	701a      	strb	r2, [r3, #0]

  //tmp[0] = 0x8b;
  //LoRa_SPIWrite(LR_RegOpMode, tmp, 1); //Tx Mode

  return;
 8000746:	e002      	b.n	800074e <LoRa_TxPacket+0x282>
    return;
 8000748:	bf00      	nop
 800074a:	e000      	b.n	800074e <LoRa_TxPacket+0x282>
    return;
 800074c:	bf00      	nop

}
 800074e:	f507 770a 	add.w	r7, r7, #552	; 0x228
 8000752:	46bd      	mov	sp, r7
 8000754:	bd80      	pop	{r7, pc}
 8000756:	bf00      	nop
 8000758:	200000d6 	.word	0x200000d6
 800075c:	20000438 	.word	0x20000438
 8000760:	20000324 	.word	0x20000324
 8000764:	20000b38 	.word	0x20000b38
 8000768:	200000d4 	.word	0x200000d4

0800076c <get_LoRa_Status_DIO>:

void get_LoRa_Status_DIO(void){
 800076c:	b580      	push	{r7, lr}
 800076e:	af00      	add	r7, sp, #0
	if(HAL_GPIO_ReadPin(LORA_DIO6_GPIO_Port, LORA_DIO6_Pin) && !lora_int_stat){
 8000770:	2140      	movs	r1, #64	; 0x40
 8000772:	480e      	ldr	r0, [pc, #56]	; (80007ac <get_LoRa_Status_DIO+0x40>)
 8000774:	f005 fe44 	bl	8006400 <HAL_GPIO_ReadPin>
 8000778:	4603      	mov	r3, r0
 800077a:	2b00      	cmp	r3, #0
 800077c:	d013      	beq.n	80007a6 <get_LoRa_Status_DIO+0x3a>
 800077e:	4b0c      	ldr	r3, [pc, #48]	; (80007b0 <get_LoRa_Status_DIO+0x44>)
 8000780:	781b      	ldrb	r3, [r3, #0]
 8000782:	b2db      	uxtb	r3, r3
 8000784:	2b00      	cmp	r3, #0
 8000786:	d10e      	bne.n	80007a6 <get_LoRa_Status_DIO+0x3a>
	  if (transmission){
 8000788:	4b0a      	ldr	r3, [pc, #40]	; (80007b4 <get_LoRa_Status_DIO+0x48>)
 800078a:	781b      	ldrb	r3, [r3, #0]
 800078c:	b2db      	uxtb	r3, r3
 800078e:	2b00      	cmp	r3, #0
 8000790:	d006      	beq.n	80007a0 <get_LoRa_Status_DIO+0x34>
	    lora_int_stat = TRANSMISSION_FINISHED;
 8000792:	4b07      	ldr	r3, [pc, #28]	; (80007b0 <get_LoRa_Status_DIO+0x44>)
 8000794:	2201      	movs	r2, #1
 8000796:	701a      	strb	r2, [r3, #0]
	    transmission = 0;
 8000798:	4b06      	ldr	r3, [pc, #24]	; (80007b4 <get_LoRa_Status_DIO+0x48>)
 800079a:	2200      	movs	r2, #0
 800079c:	701a      	strb	r2, [r3, #0]
	  }
	  else{
	    lora_int_stat = PACKET_RECEIVED;
	  }
	}
}
 800079e:	e002      	b.n	80007a6 <get_LoRa_Status_DIO+0x3a>
	    lora_int_stat = PACKET_RECEIVED;
 80007a0:	4b03      	ldr	r3, [pc, #12]	; (80007b0 <get_LoRa_Status_DIO+0x44>)
 80007a2:	2202      	movs	r2, #2
 80007a4:	701a      	strb	r2, [r3, #0]
}
 80007a6:	bf00      	nop
 80007a8:	bd80      	pop	{r7, pc}
 80007aa:	bf00      	nop
 80007ac:	48000400 	.word	0x48000400
 80007b0:	200000d5 	.word	0x200000d5
 80007b4:	200000d4 	.word	0x200000d4

080007b8 <tx_finished>:


void tx_finished(void){
 80007b8:	b580      	push	{r7, lr}
 80007ba:	af00      	add	r7, sp, #0

  //for(volatile int i=0 ; i<50000 ; i++);  //this somehow prevents false packets   +  version number is not received...
  set_LED(BLUE, 0, 0); ///Turn off BLUE TX LED
 80007bc:	2200      	movs	r2, #0
 80007be:	2100      	movs	r1, #0
 80007c0:	2002      	movs	r0, #2
 80007c2:	f003 f943 	bl	8003a4c <set_LED>
  LoRa_EntryRx(LoRa_MAX_PACKET, 8000);
 80007c6:	f44f 51fa 	mov.w	r1, #8000	; 0x1f40
 80007ca:	20ff      	movs	r0, #255	; 0xff
 80007cc:	f000 fb2e 	bl	8000e2c <LoRa_EntryRx>
  transmission = 0;
 80007d0:	4b03      	ldr	r3, [pc, #12]	; (80007e0 <tx_finished+0x28>)
 80007d2:	2200      	movs	r2, #0
 80007d4:	701a      	strb	r2, [r3, #0]
  lora_int_stat = 0;
 80007d6:	4b03      	ldr	r3, [pc, #12]	; (80007e4 <tx_finished+0x2c>)
 80007d8:	2200      	movs	r2, #0
 80007da:	701a      	strb	r2, [r3, #0]
  return;
 80007dc:	bf00      	nop
}
 80007de:	bd80      	pop	{r7, pc}
 80007e0:	200000d4 	.word	0x200000d4
 80007e4:	200000d5 	.word	0x200000d5

080007e8 <rx_finished>:


void rx_finished(void){ 
 80007e8:	b580      	push	{r7, lr}
 80007ea:	b084      	sub	sp, #16
 80007ec:	af00      	add	r7, sp, #0
  uint8_t tmp[10];
  LoRa_channel_received = 0;
 80007ee:	4b29      	ldr	r3, [pc, #164]	; (8000894 <rx_finished+0xac>)
 80007f0:	2200      	movs	r2, #0
 80007f2:	701a      	strb	r2, [r3, #0]
  set_LED(GREEN, 1, 40); //set led for 200ms
 80007f4:	2228      	movs	r2, #40	; 0x28
 80007f6:	2101      	movs	r1, #1
 80007f8:	2001      	movs	r0, #1
 80007fa:	f003 f927 	bl	8003a4c <set_LED>

  bool msg_ok = true;     
 80007fe:	2301      	movs	r3, #1
 8000800:	73fb      	strb	r3, [r7, #15]
  // Bad message if CRC info missing.     
  LoRa_SPIRead(LR_RegHopChannel, tmp, 1);     
 8000802:	1d3b      	adds	r3, r7, #4
 8000804:	2201      	movs	r2, #1
 8000806:	4619      	mov	r1, r3
 8000808:	201c      	movs	r0, #28
 800080a:	f004 f8b5 	bl	8004978 <LoRa_SPIRead>
  if(!(tmp[0] & (1 << 6)))      
 800080e:	793b      	ldrb	r3, [r7, #4]
 8000810:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000814:	2b00      	cmp	r3, #0
 8000816:	d101      	bne.n	800081c <rx_finished+0x34>
    msg_ok = false;
 8000818:	2300      	movs	r3, #0
 800081a:	73fb      	strb	r3, [r7, #15]

  // Check if PayloadCrcError (manual, pg. 111)     
  // Bad if CRC in error.     
  LoRa_SPIRead(LR_RegIrqFlags, tmp, 1);  
 800081c:	1d3b      	adds	r3, r7, #4
 800081e:	2201      	movs	r2, #1
 8000820:	4619      	mov	r1, r3
 8000822:	2012      	movs	r0, #18
 8000824:	f004 f8a8 	bl	8004978 <LoRa_SPIRead>
  if(tmp[0] & (LoRa_IRQ_PayloadCrcError | LoRa_IRQ_RxTimeout) || !(tmp[0] & (LoRa_IRQ_ValidHeader | LoRa_IRQ_RxDone))  )  
 8000828:	793b      	ldrb	r3, [r7, #4]
 800082a:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 800082e:	2b00      	cmp	r3, #0
 8000830:	d104      	bne.n	800083c <rx_finished+0x54>
 8000832:	793b      	ldrb	r3, [r7, #4]
 8000834:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8000838:	2b00      	cmp	r3, #0
 800083a:	d101      	bne.n	8000840 <rx_finished+0x58>
    msg_ok = false;     
 800083c:	2300      	movs	r3, #0
 800083e:	73fb      	strb	r3, [r7, #15]
  LoRa_clearIrq();
 8000840:	f000 f90e 	bl	8000a60 <LoRa_clearIrq>

  LoRa_SPIRead(LR_RegRxNbBytes, (uint8_t * ) & module.packetLength, 1); //Number of received bytes
 8000844:	2201      	movs	r2, #1
 8000846:	4914      	ldr	r1, [pc, #80]	; (8000898 <rx_finished+0xb0>)
 8000848:	2013      	movs	r0, #19
 800084a:	f004 f895 	bl	8004978 <LoRa_SPIRead>
 
  // If bad message, skip payload transfer      
  if(!msg_ok) {
 800084e:	7bfb      	ldrb	r3, [r7, #15]
 8000850:	f083 0301 	eor.w	r3, r3, #1
 8000854:	b2db      	uxtb	r3, r3
 8000856:	2b00      	cmp	r3, #0
 8000858:	d003      	beq.n	8000862 <rx_finished+0x7a>
	lora_int_stat = 0;
 800085a:	4b10      	ldr	r3, [pc, #64]	; (800089c <rx_finished+0xb4>)
 800085c:	2200      	movs	r2, #0
 800085e:	701a      	strb	r2, [r3, #0]
 8000860:	e015      	b.n	800088e <rx_finished+0xa6>
    return;
  }

  LoRa_SPIRead(LR_RegFifoRxCurrentaddr, tmp, 1);
 8000862:	1d3b      	adds	r3, r7, #4
 8000864:	2201      	movs	r2, #1
 8000866:	4619      	mov	r1, r3
 8000868:	2010      	movs	r0, #16
 800086a:	f004 f885 	bl	8004978 <LoRa_SPIRead>
  LoRa_SPIWrite(LR_RegFifoAddrPtr, tmp, 1);
 800086e:	1d3b      	adds	r3, r7, #4
 8000870:	2201      	movs	r2, #1
 8000872:	4619      	mov	r1, r3
 8000874:	200d      	movs	r0, #13
 8000876:	f004 f831 	bl	80048dc <LoRa_SPIWrite>

  lora_int_stat = PACKET_RECEIVED_SPI_TRANSFER;
 800087a:	4b08      	ldr	r3, [pc, #32]	; (800089c <rx_finished+0xb4>)
 800087c:	2203      	movs	r2, #3
 800087e:	701a      	strb	r2, [r3, #0]

  LoRa_SPIRead(0x00, module.rxBuffer, module.packetLength);
 8000880:	4b07      	ldr	r3, [pc, #28]	; (80008a0 <rx_finished+0xb8>)
 8000882:	7b1b      	ldrb	r3, [r3, #12]
 8000884:	461a      	mov	r2, r3
 8000886:	4907      	ldr	r1, [pc, #28]	; (80008a4 <rx_finished+0xbc>)
 8000888:	2000      	movs	r0, #0
 800088a:	f004 f875 	bl	8004978 <LoRa_SPIRead>
      
//      if(module.rxBuffer[0] == 0x10){
//        debug_printf("id:%#02x  cmd:%#02x %#02x %#02x %#02x %#02x %#02x %#02x" , module.rxBuffer[0], module.rxBuffer[1], module.rxBuffer[2], module.rxBuffer[3], module.rxBuffer[4], module.rxBuffer[5], module.rxBuffer[6], module.rxBuffer[7]);
//        debug_printf("  %d \n" , module.packetLength);
//      }
}
 800088e:	3710      	adds	r7, #16
 8000890:	46bd      	mov	sp, r7
 8000892:	bd80      	pop	{r7, pc}
 8000894:	20000817 	.word	0x20000817
 8000898:	20000330 	.word	0x20000330
 800089c:	200000d5 	.word	0x200000d5
 80008a0:	20000324 	.word	0x20000324
 80008a4:	20000332 	.word	0x20000332

080008a8 <check_routing>:


void check_routing(void) {
 80008a8:	b580      	push	{r7, lr}
 80008aa:	b082      	sub	sp, #8
 80008ac:	af00      	add	r7, sp, #0
  checkRouting = 0;
 80008ae:	4b32      	ldr	r3, [pc, #200]	; (8000978 <check_routing+0xd0>)
 80008b0:	2200      	movs	r2, #0
 80008b2:	701a      	strb	r2, [r3, #0]
  if (!(module.rxBuffer[0] == 0xFE)) { //No routing
 80008b4:	4b31      	ldr	r3, [pc, #196]	; (800097c <check_routing+0xd4>)
 80008b6:	7b9b      	ldrb	r3, [r3, #14]
 80008b8:	2bfe      	cmp	r3, #254	; 0xfe
 80008ba:	d008      	beq.n	80008ce <check_routing+0x26>
    module.routed = 0;
 80008bc:	4b2f      	ldr	r3, [pc, #188]	; (800097c <check_routing+0xd4>)
 80008be:	2200      	movs	r2, #0
 80008c0:	f883 210f 	strb.w	r2, [r3, #271]	; 0x10f
    module.packetReady = 1;
 80008c4:	4b2d      	ldr	r3, [pc, #180]	; (800097c <check_routing+0xd4>)
 80008c6:	2201      	movs	r2, #1
 80008c8:	f883 210e 	strb.w	r2, [r3, #270]	; 0x10e
    return;
 80008cc:	e050      	b.n	8000970 <check_routing+0xc8>
  }

  int route_number = module.rxBuffer[2] & 0x0f;
 80008ce:	4b2b      	ldr	r3, [pc, #172]	; (800097c <check_routing+0xd4>)
 80008d0:	7c1b      	ldrb	r3, [r3, #16]
 80008d2:	f003 030f 	and.w	r3, r3, #15
 80008d6:	607b      	str	r3, [r7, #4]
  int total_route_number = (module.rxBuffer[2] & 0xf0) >> 4;
 80008d8:	4b28      	ldr	r3, [pc, #160]	; (800097c <check_routing+0xd4>)
 80008da:	7c1b      	ldrb	r3, [r3, #16]
 80008dc:	091b      	lsrs	r3, r3, #4
 80008de:	b2db      	uxtb	r3, r3
 80008e0:	603b      	str	r3, [r7, #0]
  module.packetLength = module.rxBuffer[1];
 80008e2:	4b26      	ldr	r3, [pc, #152]	; (800097c <check_routing+0xd4>)
 80008e4:	7bda      	ldrb	r2, [r3, #15]
 80008e6:	4b25      	ldr	r3, [pc, #148]	; (800097c <check_routing+0xd4>)
 80008e8:	731a      	strb	r2, [r3, #12]

  if (module.rxBuffer[2 + route_number] != LoRa_id)
 80008ea:	687b      	ldr	r3, [r7, #4]
 80008ec:	3302      	adds	r3, #2
 80008ee:	4a23      	ldr	r2, [pc, #140]	; (800097c <check_routing+0xd4>)
 80008f0:	4413      	add	r3, r2
 80008f2:	7b9a      	ldrb	r2, [r3, #14]
 80008f4:	4b22      	ldr	r3, [pc, #136]	; (8000980 <check_routing+0xd8>)
 80008f6:	781b      	ldrb	r3, [r3, #0]
 80008f8:	429a      	cmp	r2, r3
 80008fa:	d138      	bne.n	800096e <check_routing+0xc6>
    return;

  if (route_number == total_route_number) { // on destination -> razpakiraj paket
 80008fc:	687a      	ldr	r2, [r7, #4]
 80008fe:	683b      	ldr	r3, [r7, #0]
 8000900:	429a      	cmp	r2, r3
 8000902:	d112      	bne.n	800092a <check_routing+0x82>
    memcpy((char * ) rxBufferCopy, (char * ) module.rxBuffer, module.packetLength + 4 + total_route_number);
 8000904:	4b1d      	ldr	r3, [pc, #116]	; (800097c <check_routing+0xd4>)
 8000906:	7b1b      	ldrb	r3, [r3, #12]
 8000908:	1d1a      	adds	r2, r3, #4
 800090a:	683b      	ldr	r3, [r7, #0]
 800090c:	4413      	add	r3, r2
 800090e:	461a      	mov	r2, r3
 8000910:	491c      	ldr	r1, [pc, #112]	; (8000984 <check_routing+0xdc>)
 8000912:	481d      	ldr	r0, [pc, #116]	; (8000988 <check_routing+0xe0>)
 8000914:	f009 f920 	bl	8009b58 <memcpy>
    //memmove((char * ) module.rxBuffer, (char * ) module.rxBuffer + 3 + route_number, module.packetLength);
    module.routed = 1;
 8000918:	4b18      	ldr	r3, [pc, #96]	; (800097c <check_routing+0xd4>)
 800091a:	2201      	movs	r2, #1
 800091c:	f883 210f 	strb.w	r2, [r3, #271]	; 0x10f
    module.packetReady = 1;
 8000920:	4b16      	ldr	r3, [pc, #88]	; (800097c <check_routing+0xd4>)
 8000922:	2201      	movs	r2, #1
 8000924:	f883 210e 	strb.w	r2, [r3, #270]	; 0x10e
 8000928:	e022      	b.n	8000970 <check_routing+0xc8>
  }else { //forward to another router
    module.routed = 0;
 800092a:	4b14      	ldr	r3, [pc, #80]	; (800097c <check_routing+0xd4>)
 800092c:	2200      	movs	r2, #0
 800092e:	f883 210f 	strb.w	r2, [r3, #271]	; 0x10f
    module.packetLength += 4 + total_route_number;
 8000932:	4b12      	ldr	r3, [pc, #72]	; (800097c <check_routing+0xd4>)
 8000934:	7b1a      	ldrb	r2, [r3, #12]
 8000936:	683b      	ldr	r3, [r7, #0]
 8000938:	b2db      	uxtb	r3, r3
 800093a:	4413      	add	r3, r2
 800093c:	b2db      	uxtb	r3, r3
 800093e:	3304      	adds	r3, #4
 8000940:	b2da      	uxtb	r2, r3
 8000942:	4b0e      	ldr	r3, [pc, #56]	; (800097c <check_routing+0xd4>)
 8000944:	731a      	strb	r2, [r3, #12]
    route_number++;
 8000946:	687b      	ldr	r3, [r7, #4]
 8000948:	3301      	adds	r3, #1
 800094a:	607b      	str	r3, [r7, #4]
    module.rxBuffer[2] = (total_route_number << 4) | route_number;
 800094c:	683b      	ldr	r3, [r7, #0]
 800094e:	011b      	lsls	r3, r3, #4
 8000950:	b25a      	sxtb	r2, r3
 8000952:	687b      	ldr	r3, [r7, #4]
 8000954:	b25b      	sxtb	r3, r3
 8000956:	4313      	orrs	r3, r2
 8000958:	b25b      	sxtb	r3, r3
 800095a:	b2da      	uxtb	r2, r3
 800095c:	4b07      	ldr	r3, [pc, #28]	; (800097c <check_routing+0xd4>)
 800095e:	741a      	strb	r2, [r3, #16]

    set_tx_flag((unsigned char * ) module.rxBuffer, module.packetLength);
 8000960:	4b06      	ldr	r3, [pc, #24]	; (800097c <check_routing+0xd4>)
 8000962:	7b1b      	ldrb	r3, [r3, #12]
 8000964:	4619      	mov	r1, r3
 8000966:	4807      	ldr	r0, [pc, #28]	; (8000984 <check_routing+0xdc>)
 8000968:	f000 f810 	bl	800098c <set_tx_flag>
 800096c:	e000      	b.n	8000970 <check_routing+0xc8>
    return;
 800096e:	bf00      	nop
  }

}
 8000970:	3708      	adds	r7, #8
 8000972:	46bd      	mov	sp, r7
 8000974:	bd80      	pop	{r7, pc}
 8000976:	bf00      	nop
 8000978:	20000c37 	.word	0x20000c37
 800097c:	20000324 	.word	0x20000324
 8000980:	20000434 	.word	0x20000434
 8000984:	20000332 	.word	0x20000332
 8000988:	20000b38 	.word	0x20000b38

0800098c <set_tx_flag>:

void set_tx_flag(uint8_t* tx_buffer, uint8_t length){
 800098c:	b580      	push	{r7, lr}
 800098e:	b084      	sub	sp, #16
 8000990:	af00      	add	r7, sp, #0
 8000992:	6078      	str	r0, [r7, #4]
 8000994:	460b      	mov	r3, r1
 8000996:	70fb      	strb	r3, [r7, #3]
  uint32_t tx_timeout = 1000000;
 8000998:	4b18      	ldr	r3, [pc, #96]	; (80009fc <set_tx_flag+0x70>)
 800099a:	60fb      	str	r3, [r7, #12]
  while(tx_buffered_flag && tx_timeout > 0){	//if buffer is full, wait to finish sending buffer
 800099c:	e013      	b.n	80009c6 <set_tx_flag+0x3a>
    tx_timeout--;
 800099e:	68fb      	ldr	r3, [r7, #12]
 80009a0:	3b01      	subs	r3, #1
 80009a2:	60fb      	str	r3, [r7, #12]
    if(transmission == 0){
 80009a4:	4b16      	ldr	r3, [pc, #88]	; (8000a00 <set_tx_flag+0x74>)
 80009a6:	781b      	ldrb	r3, [r3, #0]
 80009a8:	b2db      	uxtb	r3, r3
 80009aa:	2b00      	cmp	r3, #0
 80009ac:	d10b      	bne.n	80009c6 <set_tx_flag+0x3a>
      LoRa_TxPacket((uint8_t *)tx_packet_buffer, tx_packet_length, 8000);
 80009ae:	4b15      	ldr	r3, [pc, #84]	; (8000a04 <set_tx_flag+0x78>)
 80009b0:	681b      	ldr	r3, [r3, #0]
 80009b2:	b2db      	uxtb	r3, r3
 80009b4:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 80009b8:	4619      	mov	r1, r3
 80009ba:	4813      	ldr	r0, [pc, #76]	; (8000a08 <set_tx_flag+0x7c>)
 80009bc:	f7ff fd86 	bl	80004cc <LoRa_TxPacket>
      tx_buffered_flag = 0;
 80009c0:	4b12      	ldr	r3, [pc, #72]	; (8000a0c <set_tx_flag+0x80>)
 80009c2:	2200      	movs	r2, #0
 80009c4:	701a      	strb	r2, [r3, #0]
  while(tx_buffered_flag && tx_timeout > 0){	//if buffer is full, wait to finish sending buffer
 80009c6:	4b11      	ldr	r3, [pc, #68]	; (8000a0c <set_tx_flag+0x80>)
 80009c8:	781b      	ldrb	r3, [r3, #0]
 80009ca:	2b00      	cmp	r3, #0
 80009cc:	d002      	beq.n	80009d4 <set_tx_flag+0x48>
 80009ce:	68fb      	ldr	r3, [r7, #12]
 80009d0:	2b00      	cmp	r3, #0
 80009d2:	d1e4      	bne.n	800099e <set_tx_flag+0x12>
    }
  }
  if(tx_buffered_flag == 0){
 80009d4:	4b0d      	ldr	r3, [pc, #52]	; (8000a0c <set_tx_flag+0x80>)
 80009d6:	781b      	ldrb	r3, [r3, #0]
 80009d8:	2b00      	cmp	r3, #0
 80009da:	d10b      	bne.n	80009f4 <set_tx_flag+0x68>
    tx_buffered_flag = 1;
 80009dc:	4b0b      	ldr	r3, [pc, #44]	; (8000a0c <set_tx_flag+0x80>)
 80009de:	2201      	movs	r2, #1
 80009e0:	701a      	strb	r2, [r3, #0]
    memcpy((char * ) tx_packet_buffer, (char * ) tx_buffer, length);
 80009e2:	78fb      	ldrb	r3, [r7, #3]
 80009e4:	461a      	mov	r2, r3
 80009e6:	6879      	ldr	r1, [r7, #4]
 80009e8:	4807      	ldr	r0, [pc, #28]	; (8000a08 <set_tx_flag+0x7c>)
 80009ea:	f009 f8b5 	bl	8009b58 <memcpy>
    tx_packet_length = length;
 80009ee:	78fb      	ldrb	r3, [r7, #3]
 80009f0:	4a04      	ldr	r2, [pc, #16]	; (8000a04 <set_tx_flag+0x78>)
 80009f2:	6013      	str	r3, [r2, #0]
  }
}
 80009f4:	bf00      	nop
 80009f6:	3710      	adds	r7, #16
 80009f8:	46bd      	mov	sp, r7
 80009fa:	bd80      	pop	{r7, pc}
 80009fc:	000f4240 	.word	0x000f4240
 8000a00:	200000d4 	.word	0x200000d4
 8000a04:	20001660 	.word	0x20001660
 8000a08:	200018d8 	.word	0x200018d8
 8000a0c:	20001665 	.word	0x20001665

08000a10 <LoRa_standby>:

void LoRa_standby(void) {
 8000a10:	b580      	push	{r7, lr}
 8000a12:	b082      	sub	sp, #8
 8000a14:	af00      	add	r7, sp, #0
  uint8_t tmp = 0x89;
 8000a16:	2389      	movs	r3, #137	; 0x89
 8000a18:	71fb      	strb	r3, [r7, #7]
  LoRa_SPIWrite(LR_RegOpMode, &tmp, 1);
 8000a1a:	1dfb      	adds	r3, r7, #7
 8000a1c:	2201      	movs	r2, #1
 8000a1e:	4619      	mov	r1, r3
 8000a20:	2001      	movs	r0, #1
 8000a22:	f003 ff5b 	bl	80048dc <LoRa_SPIWrite>
  module.status = STANDBY;
 8000a26:	4b03      	ldr	r3, [pc, #12]	; (8000a34 <LoRa_standby+0x24>)
 8000a28:	2201      	movs	r2, #1
 8000a2a:	735a      	strb	r2, [r3, #13]
}
 8000a2c:	bf00      	nop
 8000a2e:	3708      	adds	r7, #8
 8000a30:	46bd      	mov	sp, r7
 8000a32:	bd80      	pop	{r7, pc}
 8000a34:	20000324 	.word	0x20000324

08000a38 <LoRa_sleep>:

void LoRa_sleep(void) {
 8000a38:	b580      	push	{r7, lr}
 8000a3a:	b082      	sub	sp, #8
 8000a3c:	af00      	add	r7, sp, #0
  uint8_t tmp = 0x88;
 8000a3e:	2388      	movs	r3, #136	; 0x88
 8000a40:	71fb      	strb	r3, [r7, #7]
  LoRa_SPIWrite(LR_RegOpMode, &tmp, 1);
 8000a42:	1dfb      	adds	r3, r7, #7
 8000a44:	2201      	movs	r2, #1
 8000a46:	4619      	mov	r1, r3
 8000a48:	2001      	movs	r0, #1
 8000a4a:	f003 ff47 	bl	80048dc <LoRa_SPIWrite>
  module.status = SLEEP;
 8000a4e:	4b03      	ldr	r3, [pc, #12]	; (8000a5c <LoRa_sleep+0x24>)
 8000a50:	2200      	movs	r2, #0
 8000a52:	735a      	strb	r2, [r3, #13]
}
 8000a54:	bf00      	nop
 8000a56:	3708      	adds	r7, #8
 8000a58:	46bd      	mov	sp, r7
 8000a5a:	bd80      	pop	{r7, pc}
 8000a5c:	20000324 	.word	0x20000324

08000a60 <LoRa_clearIrq>:

void LoRa_clearIrq(void) {
 8000a60:	b580      	push	{r7, lr}
 8000a62:	b082      	sub	sp, #8
 8000a64:	af00      	add	r7, sp, #0
  uint8_t tmp = 0xFF;
 8000a66:	23ff      	movs	r3, #255	; 0xff
 8000a68:	71fb      	strb	r3, [r7, #7]
  LoRa_SPIWrite(LR_RegIrqFlags, &tmp, 1);
 8000a6a:	1dfb      	adds	r3, r7, #7
 8000a6c:	2201      	movs	r2, #1
 8000a6e:	4619      	mov	r1, r3
 8000a70:	2012      	movs	r0, #18
 8000a72:	f003 ff33 	bl	80048dc <LoRa_SPIWrite>
}
 8000a76:	bf00      	nop
 8000a78:	3708      	adds	r7, #8
 8000a7a:	46bd      	mov	sp, r7
 8000a7c:	bd80      	pop	{r7, pc}
	...

08000a80 <LoRa_config>:


////////////////////////////////SETUP/////////////////////////////////////

   
uint8_t LoRa_config(uint8_t channel, uint8_t power, uint8_t spFactor, uint8_t LoRa_BW, uint8_t packetLength, uint8_t mode) {
 8000a80:	b590      	push	{r4, r7, lr}
 8000a82:	b087      	sub	sp, #28
 8000a84:	af00      	add	r7, sp, #0
 8000a86:	4604      	mov	r4, r0
 8000a88:	4608      	mov	r0, r1
 8000a8a:	4611      	mov	r1, r2
 8000a8c:	461a      	mov	r2, r3
 8000a8e:	4623      	mov	r3, r4
 8000a90:	71fb      	strb	r3, [r7, #7]
 8000a92:	4603      	mov	r3, r0
 8000a94:	71bb      	strb	r3, [r7, #6]
 8000a96:	460b      	mov	r3, r1
 8000a98:	717b      	strb	r3, [r7, #5]
 8000a9a:	4613      	mov	r3, r2
 8000a9c:	713b      	strb	r3, [r7, #4]

  LoRa_reset();
 8000a9e:	f004 f807 	bl	8004ab0 <LoRa_reset>
  uint8_t tmp[10];

  set_settings_flag = 0;
 8000aa2:	4bb8      	ldr	r3, [pc, #736]	; (8000d84 <LoRa_config+0x304>)
 8000aa4:	2200      	movs	r2, #0
 8000aa6:	701a      	strb	r2, [r3, #0]

  module.channel = channel;
 8000aa8:	4ab7      	ldr	r2, [pc, #732]	; (8000d88 <LoRa_config+0x308>)
 8000aaa:	79fb      	ldrb	r3, [r7, #7]
 8000aac:	7213      	strb	r3, [r2, #8]
  module.power = power;
 8000aae:	4ab6      	ldr	r2, [pc, #728]	; (8000d88 <LoRa_config+0x308>)
 8000ab0:	79bb      	ldrb	r3, [r7, #6]
 8000ab2:	7253      	strb	r3, [r2, #9]
  module.spFactor = spFactor;
 8000ab4:	4ab4      	ldr	r2, [pc, #720]	; (8000d88 <LoRa_config+0x308>)
 8000ab6:	797b      	ldrb	r3, [r7, #5]
 8000ab8:	7293      	strb	r3, [r2, #10]
  module.LoRa_BW = LoRa_BW;
 8000aba:	4ab3      	ldr	r2, [pc, #716]	; (8000d88 <LoRa_config+0x308>)
 8000abc:	793b      	ldrb	r3, [r7, #4]
 8000abe:	72d3      	strb	r3, [r2, #11]
  module.packetLength = packetLength;
 8000ac0:	4ab1      	ldr	r2, [pc, #708]	; (8000d88 <LoRa_config+0x308>)
 8000ac2:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8000ac6:	7313      	strb	r3, [r2, #12]


  LoRa_sleep(); //Change modem mode Must in Sleep mode
 8000ac8:	f7ff ffb6 	bl	8000a38 <LoRa_sleep>
  for(volatile int i=0 ; i<720000 ; i++); //delay 15ms
 8000acc:	2300      	movs	r3, #0
 8000ace:	60bb      	str	r3, [r7, #8]
 8000ad0:	e002      	b.n	8000ad8 <LoRa_config+0x58>
 8000ad2:	68bb      	ldr	r3, [r7, #8]
 8000ad4:	3301      	adds	r3, #1
 8000ad6:	60bb      	str	r3, [r7, #8]
 8000ad8:	68bb      	ldr	r3, [r7, #8]
 8000ada:	4aac      	ldr	r2, [pc, #688]	; (8000d8c <LoRa_config+0x30c>)
 8000adc:	4293      	cmp	r3, r2
 8000ade:	ddf8      	ble.n	8000ad2 <LoRa_config+0x52>

  if(LoRa_BW == LoRa_BW_125KHZ)
 8000ae0:	793b      	ldrb	r3, [r7, #4]
 8000ae2:	2b07      	cmp	r3, #7
 8000ae4:	d10b      	bne.n	8000afe <LoRa_config+0x7e>
    module.frequency = LoRa_Frequency_MHzToF(433) + 0xC00 * channel; //start frequency = 430 MHz,  Channel step = 1.5 x BandWidth
 8000ae6:	79fa      	ldrb	r2, [r7, #7]
 8000ae8:	4613      	mov	r3, r2
 8000aea:	005b      	lsls	r3, r3, #1
 8000aec:	4413      	add	r3, r2
 8000aee:	029b      	lsls	r3, r3, #10
 8000af0:	461a      	mov	r2, r3
 8000af2:	4ba7      	ldr	r3, [pc, #668]	; (8000d90 <LoRa_config+0x310>)
 8000af4:	4413      	add	r3, r2
 8000af6:	461a      	mov	r2, r3
 8000af8:	4ba3      	ldr	r3, [pc, #652]	; (8000d88 <LoRa_config+0x308>)
 8000afa:	605a      	str	r2, [r3, #4]
 8000afc:	e02b      	b.n	8000b56 <LoRa_config+0xd6>

  else if(LoRa_BW == LoRa_BW_250KHZ)
 8000afe:	793b      	ldrb	r3, [r7, #4]
 8000b00:	2b08      	cmp	r3, #8
 8000b02:	d10b      	bne.n	8000b1c <LoRa_config+0x9c>
    module.frequency = LoRa_Frequency_MHzToF(433) + 0x1800 * channel;
 8000b04:	79fa      	ldrb	r2, [r7, #7]
 8000b06:	4613      	mov	r3, r2
 8000b08:	005b      	lsls	r3, r3, #1
 8000b0a:	4413      	add	r3, r2
 8000b0c:	02db      	lsls	r3, r3, #11
 8000b0e:	461a      	mov	r2, r3
 8000b10:	4b9f      	ldr	r3, [pc, #636]	; (8000d90 <LoRa_config+0x310>)
 8000b12:	4413      	add	r3, r2
 8000b14:	461a      	mov	r2, r3
 8000b16:	4b9c      	ldr	r3, [pc, #624]	; (8000d88 <LoRa_config+0x308>)
 8000b18:	605a      	str	r2, [r3, #4]
 8000b1a:	e01c      	b.n	8000b56 <LoRa_config+0xd6>

  else if(LoRa_BW == LoRa_BW_500KHZ)
 8000b1c:	793b      	ldrb	r3, [r7, #4]
 8000b1e:	2b09      	cmp	r3, #9
 8000b20:	d10b      	bne.n	8000b3a <LoRa_config+0xba>
    module.frequency = LoRa_Frequency_MHzToF(433) + 0x3000 * channel;
 8000b22:	79fa      	ldrb	r2, [r7, #7]
 8000b24:	4613      	mov	r3, r2
 8000b26:	005b      	lsls	r3, r3, #1
 8000b28:	4413      	add	r3, r2
 8000b2a:	031b      	lsls	r3, r3, #12
 8000b2c:	461a      	mov	r2, r3
 8000b2e:	4b98      	ldr	r3, [pc, #608]	; (8000d90 <LoRa_config+0x310>)
 8000b30:	4413      	add	r3, r2
 8000b32:	461a      	mov	r2, r3
 8000b34:	4b94      	ldr	r3, [pc, #592]	; (8000d88 <LoRa_config+0x308>)
 8000b36:	605a      	str	r2, [r3, #4]
 8000b38:	e00d      	b.n	8000b56 <LoRa_config+0xd6>

  else if(LoRa_BW == LoRa_BW_62_5KHZ)
 8000b3a:	793b      	ldrb	r3, [r7, #4]
 8000b3c:	2b06      	cmp	r3, #6
 8000b3e:	d10a      	bne.n	8000b56 <LoRa_config+0xd6>
    module.frequency = LoRa_Frequency_MHzToF(433) + 0x600 * channel;
 8000b40:	79fa      	ldrb	r2, [r7, #7]
 8000b42:	4613      	mov	r3, r2
 8000b44:	005b      	lsls	r3, r3, #1
 8000b46:	4413      	add	r3, r2
 8000b48:	025b      	lsls	r3, r3, #9
 8000b4a:	461a      	mov	r2, r3
 8000b4c:	4b90      	ldr	r3, [pc, #576]	; (8000d90 <LoRa_config+0x310>)
 8000b4e:	4413      	add	r3, r2
 8000b50:	461a      	mov	r2, r3
 8000b52:	4b8d      	ldr	r3, [pc, #564]	; (8000d88 <LoRa_config+0x308>)
 8000b54:	605a      	str	r2, [r3, #4]

  HAL_Delay(10);//debug
 8000b56:	200a      	movs	r0, #10
 8000b58:	f004 fc88 	bl	800546c <HAL_Delay>

  tmp[0] = module.frequency >> 16;
 8000b5c:	4b8a      	ldr	r3, [pc, #552]	; (8000d88 <LoRa_config+0x308>)
 8000b5e:	685b      	ldr	r3, [r3, #4]
 8000b60:	0c1b      	lsrs	r3, r3, #16
 8000b62:	b2db      	uxtb	r3, r3
 8000b64:	733b      	strb	r3, [r7, #12]
  tmp[1] = (module.frequency & 0xff00) >> 8;
 8000b66:	4b88      	ldr	r3, [pc, #544]	; (8000d88 <LoRa_config+0x308>)
 8000b68:	685b      	ldr	r3, [r3, #4]
 8000b6a:	0a1b      	lsrs	r3, r3, #8
 8000b6c:	b2db      	uxtb	r3, r3
 8000b6e:	737b      	strb	r3, [r7, #13]
  tmp[2] = module.frequency & 0xff;
 8000b70:	4b85      	ldr	r3, [pc, #532]	; (8000d88 <LoRa_config+0x308>)
 8000b72:	685b      	ldr	r3, [r3, #4]
 8000b74:	b2db      	uxtb	r3, r3
 8000b76:	73bb      	strb	r3, [r7, #14]

  LoRa_SPIWrite(LR_RegFrMsb, tmp, 3); //setting  frequency parameter
 8000b78:	f107 030c 	add.w	r3, r7, #12
 8000b7c:	2203      	movs	r2, #3
 8000b7e:	4619      	mov	r1, r3
 8000b80:	2006      	movs	r0, #6
 8000b82:	f003 feab 	bl	80048dc <LoRa_SPIWrite>
  LoRa_SPIRead(LR_RegFrMsb, tmp, 3);
 8000b86:	f107 030c 	add.w	r3, r7, #12
 8000b8a:	2203      	movs	r2, #3
 8000b8c:	4619      	mov	r1, r3
 8000b8e:	2006      	movs	r0, #6
 8000b90:	f003 fef2 	bl	8004978 <LoRa_SPIRead>
  if(!(tmp[0] == (module.frequency >> 16)))
 8000b94:	7b3b      	ldrb	r3, [r7, #12]
 8000b96:	461a      	mov	r2, r3
 8000b98:	4b7b      	ldr	r3, [pc, #492]	; (8000d88 <LoRa_config+0x308>)
 8000b9a:	685b      	ldr	r3, [r3, #4]
 8000b9c:	0c1b      	lsrs	r3, r3, #16
 8000b9e:	429a      	cmp	r2, r3
 8000ba0:	d001      	beq.n	8000ba6 <LoRa_config+0x126>
    return 0;
 8000ba2:	2300      	movs	r3, #0
 8000ba4:	e0e9      	b.n	8000d7a <LoRa_config+0x2fa>

  //setting base parameter
  tmp[0] = LoRa_Power[power];
 8000ba6:	79bb      	ldrb	r3, [r7, #6]
 8000ba8:	4a7a      	ldr	r2, [pc, #488]	; (8000d94 <LoRa_config+0x314>)
 8000baa:	5cd3      	ldrb	r3, [r2, r3]
 8000bac:	733b      	strb	r3, [r7, #12]
  LoRa_SPIWrite(LR_RegPaConfig, tmp, 1); //Setting output power parameter
 8000bae:	f107 030c 	add.w	r3, r7, #12
 8000bb2:	2201      	movs	r2, #1
 8000bb4:	4619      	mov	r1, r3
 8000bb6:	2009      	movs	r0, #9
 8000bb8:	f003 fe90 	bl	80048dc <LoRa_SPIWrite>
  tmp[0] = 0x0B;
 8000bbc:	230b      	movs	r3, #11
 8000bbe:	733b      	strb	r3, [r7, #12]
  LoRa_SPIWrite(LR_RegOcp, tmp, 1);     //RegOcp,Close Ocp
 8000bc0:	f107 030c 	add.w	r3, r7, #12
 8000bc4:	2201      	movs	r2, #1
 8000bc6:	4619      	mov	r1, r3
 8000bc8:	200b      	movs	r0, #11
 8000bca:	f003 fe87 	bl	80048dc <LoRa_SPIWrite>
  tmp[0] = 0x23;
 8000bce:	2323      	movs	r3, #35	; 0x23
 8000bd0:	733b      	strb	r3, [r7, #12]
  LoRa_SPIWrite(LR_RegLna, tmp, 1);   //RegLNA,High & LNA Enable
 8000bd2:	f107 030c 	add.w	r3, r7, #12
 8000bd6:	2201      	movs	r2, #1
 8000bd8:	4619      	mov	r1, r3
 8000bda:	200c      	movs	r0, #12
 8000bdc:	f003 fe7e 	bl	80048dc <LoRa_SPIWrite>
  tmp[0] = 0x04;
 8000be0:	2304      	movs	r3, #4
 8000be2:	733b      	strb	r3, [r7, #12]
  LoRa_SPIWrite(LR_RegModemConfig3, tmp, 1);
 8000be4:	f107 030c 	add.w	r3, r7, #12
 8000be8:	2201      	movs	r2, #1
 8000bea:	4619      	mov	r1, r3
 8000bec:	2026      	movs	r0, #38	; 0x26
 8000bee:	f003 fe75 	bl	80048dc <LoRa_SPIWrite>
  if (spFactor == 6) {  //SFactor=6
 8000bf2:	797b      	ldrb	r3, [r7, #5]
 8000bf4:	2b06      	cmp	r3, #6
 8000bf6:	d145      	bne.n	8000c84 <LoRa_config+0x204>
    tmp[0] = ((LoRa_LoRaBandwidth[LoRa_BW] << 4) + (LoRa_CR << 1) + 0x01);
 8000bf8:	793b      	ldrb	r3, [r7, #4]
 8000bfa:	4a67      	ldr	r2, [pc, #412]	; (8000d98 <LoRa_config+0x318>)
 8000bfc:	5cd3      	ldrb	r3, [r2, r3]
 8000bfe:	011b      	lsls	r3, r3, #4
 8000c00:	b2db      	uxtb	r3, r3
 8000c02:	3303      	adds	r3, #3
 8000c04:	b2db      	uxtb	r3, r3
 8000c06:	733b      	strb	r3, [r7, #12]
    LoRa_SPIWrite(LR_RegModemConfig1, tmp, 1); //Implicit Enable CRC Enable(0x02) & Error Coding rate 4/5(0x01), 4/6(0x02), 4/7(0x03), 4/8(0x04)
 8000c08:	f107 030c 	add.w	r3, r7, #12
 8000c0c:	2201      	movs	r2, #1
 8000c0e:	4619      	mov	r1, r3
 8000c10:	201d      	movs	r0, #29
 8000c12:	f003 fe63 	bl	80048dc <LoRa_SPIWrite>

    tmp[0] = ((spFactor << 4) + (LoRa_CRC << 2) + 0x03);
 8000c16:	797b      	ldrb	r3, [r7, #5]
 8000c18:	011b      	lsls	r3, r3, #4
 8000c1a:	b2db      	uxtb	r3, r3
 8000c1c:	3307      	adds	r3, #7
 8000c1e:	b2db      	uxtb	r3, r3
 8000c20:	733b      	strb	r3, [r7, #12]
    LoRa_SPIWrite(LR_RegModemConfig2, tmp, 1);
 8000c22:	f107 030c 	add.w	r3, r7, #12
 8000c26:	2201      	movs	r2, #1
 8000c28:	4619      	mov	r1, r3
 8000c2a:	201e      	movs	r0, #30
 8000c2c:	f003 fe56 	bl	80048dc <LoRa_SPIWrite>

    tmp[0] = 0x42;
 8000c30:	2342      	movs	r3, #66	; 0x42
 8000c32:	733b      	strb	r3, [r7, #12]
    LoRa_SPIRead(RegPacketConfig2, tmp, 1);
 8000c34:	f107 030c 	add.w	r3, r7, #12
 8000c38:	2201      	movs	r2, #1
 8000c3a:	4619      	mov	r1, r3
 8000c3c:	2031      	movs	r0, #49	; 0x31
 8000c3e:	f003 fe9b 	bl	8004978 <LoRa_SPIRead>
    if(tmp[0] == 0x42)
 8000c42:	7b3b      	ldrb	r3, [r7, #12]
 8000c44:	2b42      	cmp	r3, #66	; 0x42
 8000c46:	d101      	bne.n	8000c4c <LoRa_config+0x1cc>
      return 0;
 8000c48:	2300      	movs	r3, #0
 8000c4a:	e096      	b.n	8000d7a <LoRa_config+0x2fa>
    tmp[0] |= 0x05;
 8000c4c:	7b3b      	ldrb	r3, [r7, #12]
 8000c4e:	f043 0305 	orr.w	r3, r3, #5
 8000c52:	b2db      	uxtb	r3, r3
 8000c54:	733b      	strb	r3, [r7, #12]
    LoRa_SPIWrite(RegPacketConfig2, tmp, 1);
 8000c56:	f107 030c 	add.w	r3, r7, #12
 8000c5a:	2201      	movs	r2, #1
 8000c5c:	4619      	mov	r1, r3
 8000c5e:	2031      	movs	r0, #49	; 0x31
 8000c60:	f003 fe3c 	bl	80048dc <LoRa_SPIWrite>
    tmp[0] = 0x0C;
 8000c64:	230c      	movs	r3, #12
 8000c66:	733b      	strb	r3, [r7, #12]
    LoRa_SPIWrite(RegSeqConfig2, tmp, 1);
 8000c68:	f107 030c 	add.w	r3, r7, #12
 8000c6c:	2201      	movs	r2, #1
 8000c6e:	4619      	mov	r1, r3
 8000c70:	2037      	movs	r0, #55	; 0x37
 8000c72:	f003 fe33 	bl	80048dc <LoRa_SPIWrite>
    packetLength = 4;
 8000c76:	2304      	movs	r3, #4
 8000c78:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
    module.packetLength = 4;
 8000c7c:	4b42      	ldr	r3, [pc, #264]	; (8000d88 <LoRa_config+0x308>)
 8000c7e:	2204      	movs	r2, #4
 8000c80:	731a      	strb	r2, [r3, #12]
 8000c82:	e01b      	b.n	8000cbc <LoRa_config+0x23c>
  } else {
    tmp[0] = (LoRa_LoRaBandwidth[LoRa_BW] << 4) + (LoRa_CR << 1) + 0x00;
 8000c84:	793b      	ldrb	r3, [r7, #4]
 8000c86:	4a44      	ldr	r2, [pc, #272]	; (8000d98 <LoRa_config+0x318>)
 8000c88:	5cd3      	ldrb	r3, [r2, r3]
 8000c8a:	011b      	lsls	r3, r3, #4
 8000c8c:	b2db      	uxtb	r3, r3
 8000c8e:	3302      	adds	r3, #2
 8000c90:	b2db      	uxtb	r3, r3
 8000c92:	733b      	strb	r3, [r7, #12]
    LoRa_SPIWrite(LR_RegModemConfig1, tmp, 1); //Explicit Enable CRC Enable(0x02) & Error Coding rate 4/5(0x01), 4/6(0x02), 4/7(0x03), 4/8(0x04)
 8000c94:	f107 030c 	add.w	r3, r7, #12
 8000c98:	2201      	movs	r2, #1
 8000c9a:	4619      	mov	r1, r3
 8000c9c:	201d      	movs	r0, #29
 8000c9e:	f003 fe1d 	bl	80048dc <LoRa_SPIWrite>
    tmp[0] = (spFactor << 4) + (LoRa_CRC << 2) + 0x03;
 8000ca2:	797b      	ldrb	r3, [r7, #5]
 8000ca4:	011b      	lsls	r3, r3, #4
 8000ca6:	b2db      	uxtb	r3, r3
 8000ca8:	3307      	adds	r3, #7
 8000caa:	b2db      	uxtb	r3, r3
 8000cac:	733b      	strb	r3, [r7, #12]
    LoRa_SPIWrite(LR_RegModemConfig2, tmp, 1); //SFactor &  LNA gain set by the internal AGC loop
 8000cae:	f107 030c 	add.w	r3, r7, #12
 8000cb2:	2201      	movs	r2, #1
 8000cb4:	4619      	mov	r1, r3
 8000cb6:	201e      	movs	r0, #30
 8000cb8:	f003 fe10 	bl	80048dc <LoRa_SPIWrite>
  }
  tmp[0] = 0xFF;
 8000cbc:	23ff      	movs	r3, #255	; 0xff
 8000cbe:	733b      	strb	r3, [r7, #12]
  LoRa_SPIWrite(LR_RegSymbTimeoutLsb, tmp, 1); //RegSymbTimeoutLsb Timeout = 0x3FF(Max)
 8000cc0:	f107 030c 	add.w	r3, r7, #12
 8000cc4:	2201      	movs	r2, #1
 8000cc6:	4619      	mov	r1, r3
 8000cc8:	201f      	movs	r0, #31
 8000cca:	f003 fe07 	bl	80048dc <LoRa_SPIWrite>
  LoRa_SPIWrite(LR_RegMaxPayloadLength, tmp, 1);
 8000cce:	f107 030c 	add.w	r3, r7, #12
 8000cd2:	2201      	movs	r2, #1
 8000cd4:	4619      	mov	r1, r3
 8000cd6:	2023      	movs	r0, #35	; 0x23
 8000cd8:	f003 fe00 	bl	80048dc <LoRa_SPIWrite>
  tmp[0] = 0x00;
 8000cdc:	2300      	movs	r3, #0
 8000cde:	733b      	strb	r3, [r7, #12]
  LoRa_SPIWrite(LR_RegPreambleMsb, tmp, 1); //RegPreambleMsb
 8000ce0:	f107 030c 	add.w	r3, r7, #12
 8000ce4:	2201      	movs	r2, #1
 8000ce6:	4619      	mov	r1, r3
 8000ce8:	2020      	movs	r0, #32
 8000cea:	f003 fdf7 	bl	80048dc <LoRa_SPIWrite>
  tmp[0] = 8;
 8000cee:	2308      	movs	r3, #8
 8000cf0:	733b      	strb	r3, [r7, #12]
  LoRa_SPIWrite(LR_RegPreambleLsb, tmp, 1); //RegPreambleLsb 8+4=12byte Preamble
 8000cf2:	f107 030c 	add.w	r3, r7, #12
 8000cf6:	2201      	movs	r2, #1
 8000cf8:	4619      	mov	r1, r3
 8000cfa:	2021      	movs	r0, #33	; 0x21
 8000cfc:	f003 fdee 	bl	80048dc <LoRa_SPIWrite>
  tmp[0] = 0x00;
 8000d00:	2300      	movs	r3, #0
 8000d02:	733b      	strb	r3, [r7, #12]
  LoRa_SPIWrite(REG_LR_DIOMAPPING2, tmp, 1); //RegDioMapping2 DIO0 = 00- RX_Done
 8000d04:	f107 030c 	add.w	r3, r7, #12
 8000d08:	2201      	movs	r2, #1
 8000d0a:	4619      	mov	r1, r3
 8000d0c:	2041      	movs	r0, #65	; 0x41
 8000d0e:	f003 fde5 	bl	80048dc <LoRa_SPIWrite>
  LoRa_SPIWrite(LR_RegHopPeriod, tmp, 1); //RegHopPeriod NO FHSS
 8000d12:	f107 030c 	add.w	r3, r7, #12
 8000d16:	2201      	movs	r2, #1
 8000d18:	4619      	mov	r1, r3
 8000d1a:	2024      	movs	r0, #36	; 0x24
 8000d1c:	f003 fdde 	bl	80048dc <LoRa_SPIWrite>
  LoRa_SPIWrite(LR_RegFifoTxBaseAddr, tmp, 1);
 8000d20:	f107 030c 	add.w	r3, r7, #12
 8000d24:	2201      	movs	r2, #1
 8000d26:	4619      	mov	r1, r3
 8000d28:	200e      	movs	r0, #14
 8000d2a:	f003 fdd7 	bl	80048dc <LoRa_SPIWrite>
  LoRa_SPIWrite(LR_RegFifoRxBaseAddr, tmp, 1);
 8000d2e:	f107 030c 	add.w	r3, r7, #12
 8000d32:	2201      	movs	r2, #1
 8000d34:	4619      	mov	r1, r3
 8000d36:	200f      	movs	r0, #15
 8000d38:	f003 fdd0 	bl	80048dc <LoRa_SPIWrite>

  tmp[0] = 0x87;
 8000d3c:	2387      	movs	r3, #135	; 0x87
 8000d3e:	733b      	strb	r3, [r7, #12]
  LoRa_SPIWrite(REG_LR_PADAC, tmp, 1);  //Tx for 20dBm on HP pin
 8000d40:	f107 030c 	add.w	r3, r7, #12
 8000d44:	2201      	movs	r2, #1
 8000d46:	4619      	mov	r1, r3
 8000d48:	204d      	movs	r0, #77	; 0x4d
 8000d4a:	f003 fdc7 	bl	80048dc <LoRa_SPIWrite>

  LoRa_standby(); //Entry standby mode
 8000d4e:	f7ff fe5f 	bl	8000a10 <LoRa_standby>

  if(mode)
 8000d52:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8000d56:	2b00      	cmp	r3, #0
 8000d58:	d007      	beq.n	8000d6a <LoRa_config+0x2ea>
   LoRa_EntryTx(packetLength, 2000);
 8000d5a:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8000d5e:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 8000d62:	4618      	mov	r0, r3
 8000d64:	f000 f81a 	bl	8000d9c <LoRa_EntryTx>
 8000d68:	e006      	b.n	8000d78 <LoRa_config+0x2f8>
 else LoRa_EntryRx(packetLength, 2000);
 8000d6a:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8000d6e:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 8000d72:	4618      	mov	r0, r3
 8000d74:	f000 f85a 	bl	8000e2c <LoRa_EntryRx>

 return 1;
 8000d78:	2301      	movs	r3, #1
}
 8000d7a:	4618      	mov	r0, r3
 8000d7c:	371c      	adds	r7, #28
 8000d7e:	46bd      	mov	sp, r7
 8000d80:	bd90      	pop	{r4, r7, pc}
 8000d82:	bf00      	nop
 8000d84:	20001898 	.word	0x20001898
 8000d88:	20000324 	.word	0x20000324
 8000d8c:	000afc7f 	.word	0x000afc7f
 8000d90:	006c4666 	.word	0x006c4666
 8000d94:	0800a594 	.word	0x0800a594
 8000d98:	0800a598 	.word	0x0800a598

08000d9c <LoRa_EntryTx>:


int LoRa_EntryTx(uint8_t length, uint32_t timeout) {
 8000d9c:	b580      	push	{r7, lr}
 8000d9e:	b086      	sub	sp, #24
 8000da0:	af00      	add	r7, sp, #0
 8000da2:	4603      	mov	r3, r0
 8000da4:	6039      	str	r1, [r7, #0]
 8000da6:	71fb      	strb	r3, [r7, #7]
  uint8_t tmp[10];

  module.packetLength = length;
 8000da8:	79fa      	ldrb	r2, [r7, #7]
 8000daa:	4b1f      	ldr	r3, [pc, #124]	; (8000e28 <LoRa_EntryTx+0x8c>)
 8000dac:	731a      	strb	r2, [r3, #12]

  LoRa_SPIWrite(LR_RegFifoAddrPtr, tmp, 1); //RegFifoAddrPtr
 8000dae:	f107 030c 	add.w	r3, r7, #12
 8000db2:	2201      	movs	r2, #1
 8000db4:	4619      	mov	r1, r3
 8000db6:	200d      	movs	r0, #13
 8000db8:	f003 fd90 	bl	80048dc <LoRa_SPIWrite>
  tmp[0] = 0x40;
 8000dbc:	2340      	movs	r3, #64	; 0x40
 8000dbe:	733b      	strb	r3, [r7, #12]
  LoRa_SPIWrite(REG_LR_DIOMAPPING1, tmp, 1); //DIO0=01 TX_Done
 8000dc0:	f107 030c 	add.w	r3, r7, #12
 8000dc4:	2201      	movs	r2, #1
 8000dc6:	4619      	mov	r1, r3
 8000dc8:	2040      	movs	r0, #64	; 0x40
 8000dca:	f003 fd87 	bl	80048dc <LoRa_SPIWrite>
  LoRa_clearIrq();
 8000dce:	f7ff fe47 	bl	8000a60 <LoRa_clearIrq>
  tmp[0] = 0xF7;
 8000dd2:	23f7      	movs	r3, #247	; 0xf7
 8000dd4:	733b      	strb	r3, [r7, #12]
  LoRa_SPIWrite(LR_RegIrqFlagsMask, tmp, 1); //Open TxDone interrupt
 8000dd6:	f107 030c 	add.w	r3, r7, #12
 8000dda:	2201      	movs	r2, #1
 8000ddc:	4619      	mov	r1, r3
 8000dde:	2011      	movs	r0, #17
 8000de0:	f003 fd7c 	bl	80048dc <LoRa_SPIWrite>
  LoRa_SPIWrite(LR_RegPayloadLength, &length, 1); //RegPayloadLength
 8000de4:	1dfb      	adds	r3, r7, #7
 8000de6:	2201      	movs	r2, #1
 8000de8:	4619      	mov	r1, r3
 8000dea:	2022      	movs	r0, #34	; 0x22
 8000dec:	f003 fd76 	bl	80048dc <LoRa_SPIWrite>

  while (1) {
    LoRa_SPIRead(LR_RegPayloadLength, tmp, 1);
 8000df0:	f107 030c 	add.w	r3, r7, #12
 8000df4:	2201      	movs	r2, #1
 8000df6:	4619      	mov	r1, r3
 8000df8:	2022      	movs	r0, #34	; 0x22
 8000dfa:	f003 fdbd 	bl	8004978 <LoRa_SPIRead>
    if (tmp[0] == length) {
 8000dfe:	7b3a      	ldrb	r2, [r7, #12]
 8000e00:	79fb      	ldrb	r3, [r7, #7]
 8000e02:	429a      	cmp	r2, r3
 8000e04:	d104      	bne.n	8000e10 <LoRa_EntryTx+0x74>
      module.status = TX;
 8000e06:	4b08      	ldr	r3, [pc, #32]	; (8000e28 <LoRa_EntryTx+0x8c>)
 8000e08:	2202      	movs	r2, #2
 8000e0a:	735a      	strb	r2, [r3, #13]
      return 1;
 8000e0c:	2301      	movs	r3, #1
 8000e0e:	e006      	b.n	8000e1e <LoRa_EntryTx+0x82>
    }

    if (--timeout == 0) {
 8000e10:	683b      	ldr	r3, [r7, #0]
 8000e12:	3b01      	subs	r3, #1
 8000e14:	603b      	str	r3, [r7, #0]
 8000e16:	683b      	ldr	r3, [r7, #0]
 8000e18:	2b00      	cmp	r3, #0
 8000e1a:	d1e9      	bne.n	8000df0 <LoRa_EntryTx+0x54>
      return 0;
 8000e1c:	2300      	movs	r3, #0
    }
  }
}
 8000e1e:	4618      	mov	r0, r3
 8000e20:	3718      	adds	r7, #24
 8000e22:	46bd      	mov	sp, r7
 8000e24:	bd80      	pop	{r7, pc}
 8000e26:	bf00      	nop
 8000e28:	20000324 	.word	0x20000324

08000e2c <LoRa_EntryRx>:

int LoRa_EntryRx(uint8_t length, uint32_t timeout) {
 8000e2c:	b580      	push	{r7, lr}
 8000e2e:	b086      	sub	sp, #24
 8000e30:	af00      	add	r7, sp, #0
 8000e32:	4603      	mov	r3, r0
 8000e34:	6039      	str	r1, [r7, #0]
 8000e36:	71fb      	strb	r3, [r7, #7]
  uint8_t tmp[10];

  module.packetLength = length;
 8000e38:	79fa      	ldrb	r2, [r7, #7]
 8000e3a:	4b25      	ldr	r3, [pc, #148]	; (8000ed0 <LoRa_EntryRx+0xa4>)
 8000e3c:	731a      	strb	r2, [r3, #12]

  tmp[0] = 0x00;
 8000e3e:	2300      	movs	r3, #0
 8000e40:	733b      	strb	r3, [r7, #12]
  LoRa_SPIWrite(REG_LR_DIOMAPPING1, tmp, 1);//DIO0=00 RX_Done
 8000e42:	f107 030c 	add.w	r3, r7, #12
 8000e46:	2201      	movs	r2, #1
 8000e48:	4619      	mov	r1, r3
 8000e4a:	2040      	movs	r0, #64	; 0x40
 8000e4c:	f003 fd46 	bl	80048dc <LoRa_SPIWrite>
  LoRa_SPIWrite(LR_RegFifoAddrPtr, tmp, 1); //RxBaseAddr->FiFoAddrPtr
 8000e50:	f107 030c 	add.w	r3, r7, #12
 8000e54:	2201      	movs	r2, #1
 8000e56:	4619      	mov	r1, r3
 8000e58:	200d      	movs	r0, #13
 8000e5a:	f003 fd3f 	bl	80048dc <LoRa_SPIWrite>
  tmp[0] = 0x0F;
 8000e5e:	230f      	movs	r3, #15
 8000e60:	733b      	strb	r3, [r7, #12]
  LoRa_SPIWrite(LR_RegIrqFlagsMask, tmp, 1);//Open RxDone, Timeout, ValidHeader, CRC error
 8000e62:	f107 030c 	add.w	r3, r7, #12
 8000e66:	2201      	movs	r2, #1
 8000e68:	4619      	mov	r1, r3
 8000e6a:	2011      	movs	r0, #17
 8000e6c:	f003 fd36 	bl	80048dc <LoRa_SPIWrite>
  LoRa_clearIrq();
 8000e70:	f7ff fdf6 	bl	8000a60 <LoRa_clearIrq>
  LoRa_SPIWrite(LR_RegPayloadLength, &length, 1);//Payload Length 21byte(this register must difine when the data long of one byte in SF is 6)
 8000e74:	1dfb      	adds	r3, r7, #7
 8000e76:	2201      	movs	r2, #1
 8000e78:	4619      	mov	r1, r3
 8000e7a:	2022      	movs	r0, #34	; 0x22
 8000e7c:	f003 fd2e 	bl	80048dc <LoRa_SPIWrite>
  tmp[0] = 0x8D;
 8000e80:	238d      	movs	r3, #141	; 0x8d
 8000e82:	733b      	strb	r3, [r7, #12]
  LoRa_SPIWrite(LR_RegOpMode, tmp, 1);  //Mode//Low Frequency Mode, receiver mode
 8000e84:	f107 030c 	add.w	r3, r7, #12
 8000e88:	2201      	movs	r2, #1
 8000e8a:	4619      	mov	r1, r3
 8000e8c:	2001      	movs	r0, #1
 8000e8e:	f003 fd25 	bl	80048dc <LoRa_SPIWrite>

  while (1) {
    LoRa_SPIRead(LR_RegModemStat, tmp, 1);
 8000e92:	f107 030c 	add.w	r3, r7, #12
 8000e96:	2201      	movs	r2, #1
 8000e98:	4619      	mov	r1, r3
 8000e9a:	2018      	movs	r0, #24
 8000e9c:	f003 fd6c 	bl	8004978 <LoRa_SPIRead>
    if ((tmp[0] & 0x04) == 0x04) {  //Rx-on going RegModemStat
 8000ea0:	7b3b      	ldrb	r3, [r7, #12]
 8000ea2:	f003 0304 	and.w	r3, r3, #4
 8000ea6:	2b00      	cmp	r3, #0
 8000ea8:	d004      	beq.n	8000eb4 <LoRa_EntryRx+0x88>
      module.status = RX;
 8000eaa:	4b09      	ldr	r3, [pc, #36]	; (8000ed0 <LoRa_EntryRx+0xa4>)
 8000eac:	2203      	movs	r2, #3
 8000eae:	735a      	strb	r2, [r3, #13]
      return 1;
 8000eb0:	2301      	movs	r3, #1
 8000eb2:	e008      	b.n	8000ec6 <LoRa_EntryRx+0x9a>
    }
    if (--timeout == 0) {
 8000eb4:	683b      	ldr	r3, [r7, #0]
 8000eb6:	3b01      	subs	r3, #1
 8000eb8:	603b      	str	r3, [r7, #0]
 8000eba:	683b      	ldr	r3, [r7, #0]
 8000ebc:	2b00      	cmp	r3, #0
 8000ebe:	d1e8      	bne.n	8000e92 <LoRa_EntryRx+0x66>
      LoRa_reset();
 8000ec0:	f003 fdf6 	bl	8004ab0 <LoRa_reset>
      //LoRa_defaultConfig();
      return 0;
 8000ec4:	2300      	movs	r3, #0
    }
    //for(int i=0 ; i<48000 ; i++);
    //SEGGER_RTT_printf(0, ".|");
  }
}
 8000ec6:	4618      	mov	r0, r3
 8000ec8:	3718      	adds	r7, #24
 8000eca:	46bd      	mov	sp, r7
 8000ecc:	bd80      	pop	{r7, pc}
 8000ece:	bf00      	nop
 8000ed0:	20000324 	.word	0x20000324

08000ed4 <getSBoxValue>:

unsigned char RoundKey[240];

unsigned char in[16], out[16], state[4][4];									   
 
int getSBoxValue(int num) {
 8000ed4:	b480      	push	{r7}
 8000ed6:	b083      	sub	sp, #12
 8000ed8:	af00      	add	r7, sp, #0
 8000eda:	6078      	str	r0, [r7, #4]
  return sbox[num];
 8000edc:	4a04      	ldr	r2, [pc, #16]	; (8000ef0 <getSBoxValue+0x1c>)
 8000ede:	687b      	ldr	r3, [r7, #4]
 8000ee0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
}
 8000ee4:	4618      	mov	r0, r3
 8000ee6:	370c      	adds	r7, #12
 8000ee8:	46bd      	mov	sp, r7
 8000eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eee:	4770      	bx	lr
 8000ef0:	0800a5a4 	.word	0x0800a5a4

08000ef4 <getSBoxInvert>:
 
int getSBoxInvert(int num) {
 8000ef4:	b480      	push	{r7}
 8000ef6:	b083      	sub	sp, #12
 8000ef8:	af00      	add	r7, sp, #0
 8000efa:	6078      	str	r0, [r7, #4]
  return rsbox[num];
 8000efc:	4a04      	ldr	r2, [pc, #16]	; (8000f10 <getSBoxInvert+0x1c>)
 8000efe:	687b      	ldr	r3, [r7, #4]
 8000f00:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
}
 8000f04:	4618      	mov	r0, r3
 8000f06:	370c      	adds	r7, #12
 8000f08:	46bd      	mov	sp, r7
 8000f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f0e:	4770      	bx	lr
 8000f10:	0800a9a4 	.word	0x0800a9a4

08000f14 <KeyExpansion>:

void KeyExpansion(void) {
 8000f14:	b580      	push	{r7, lr}
 8000f16:	b084      	sub	sp, #16
 8000f18:	af00      	add	r7, sp, #0
  int i, j;
  unsigned char temp[4], k;
  
  for(i = 0; i < Nk; i++) {
 8000f1a:	2300      	movs	r3, #0
 8000f1c:	60fb      	str	r3, [r7, #12]
 8000f1e:	e028      	b.n	8000f72 <KeyExpansion+0x5e>
    RoundKey[i*4] = Key[i*4];
 8000f20:	68fb      	ldr	r3, [r7, #12]
 8000f22:	009a      	lsls	r2, r3, #2
 8000f24:	68fb      	ldr	r3, [r7, #12]
 8000f26:	009b      	lsls	r3, r3, #2
 8000f28:	497b      	ldr	r1, [pc, #492]	; (8001118 <KeyExpansion+0x204>)
 8000f2a:	5c89      	ldrb	r1, [r1, r2]
 8000f2c:	4a7b      	ldr	r2, [pc, #492]	; (800111c <KeyExpansion+0x208>)
 8000f2e:	54d1      	strb	r1, [r2, r3]
    RoundKey[i*4+1] = Key[i*4+1];
 8000f30:	68fb      	ldr	r3, [r7, #12]
 8000f32:	009b      	lsls	r3, r3, #2
 8000f34:	1c5a      	adds	r2, r3, #1
 8000f36:	68fb      	ldr	r3, [r7, #12]
 8000f38:	009b      	lsls	r3, r3, #2
 8000f3a:	3301      	adds	r3, #1
 8000f3c:	4976      	ldr	r1, [pc, #472]	; (8001118 <KeyExpansion+0x204>)
 8000f3e:	5c89      	ldrb	r1, [r1, r2]
 8000f40:	4a76      	ldr	r2, [pc, #472]	; (800111c <KeyExpansion+0x208>)
 8000f42:	54d1      	strb	r1, [r2, r3]
    RoundKey[i*4+2] = Key[i*4+2];
 8000f44:	68fb      	ldr	r3, [r7, #12]
 8000f46:	009b      	lsls	r3, r3, #2
 8000f48:	1c9a      	adds	r2, r3, #2
 8000f4a:	68fb      	ldr	r3, [r7, #12]
 8000f4c:	009b      	lsls	r3, r3, #2
 8000f4e:	3302      	adds	r3, #2
 8000f50:	4971      	ldr	r1, [pc, #452]	; (8001118 <KeyExpansion+0x204>)
 8000f52:	5c89      	ldrb	r1, [r1, r2]
 8000f54:	4a71      	ldr	r2, [pc, #452]	; (800111c <KeyExpansion+0x208>)
 8000f56:	54d1      	strb	r1, [r2, r3]
    RoundKey[i*4+3] = Key[i*4+3];
 8000f58:	68fb      	ldr	r3, [r7, #12]
 8000f5a:	009b      	lsls	r3, r3, #2
 8000f5c:	1cda      	adds	r2, r3, #3
 8000f5e:	68fb      	ldr	r3, [r7, #12]
 8000f60:	009b      	lsls	r3, r3, #2
 8000f62:	3303      	adds	r3, #3
 8000f64:	496c      	ldr	r1, [pc, #432]	; (8001118 <KeyExpansion+0x204>)
 8000f66:	5c89      	ldrb	r1, [r1, r2]
 8000f68:	4a6c      	ldr	r2, [pc, #432]	; (800111c <KeyExpansion+0x208>)
 8000f6a:	54d1      	strb	r1, [r2, r3]
  for(i = 0; i < Nk; i++) {
 8000f6c:	68fb      	ldr	r3, [r7, #12]
 8000f6e:	3301      	adds	r3, #1
 8000f70:	60fb      	str	r3, [r7, #12]
 8000f72:	4b6b      	ldr	r3, [pc, #428]	; (8001120 <KeyExpansion+0x20c>)
 8000f74:	681b      	ldr	r3, [r3, #0]
 8000f76:	68fa      	ldr	r2, [r7, #12]
 8000f78:	429a      	cmp	r2, r3
 8000f7a:	dbd1      	blt.n	8000f20 <KeyExpansion+0xc>
  }

  while(i < (Nb * (Nr+1))) {
 8000f7c:	e0bf      	b.n	80010fe <KeyExpansion+0x1ea>
    for(j = 0; j < 4; j++) {
 8000f7e:	2300      	movs	r3, #0
 8000f80:	60bb      	str	r3, [r7, #8]
 8000f82:	e00e      	b.n	8000fa2 <KeyExpansion+0x8e>
      temp[j]=RoundKey[(i-1) * 4 + j];
 8000f84:	68fb      	ldr	r3, [r7, #12]
 8000f86:	3b01      	subs	r3, #1
 8000f88:	009a      	lsls	r2, r3, #2
 8000f8a:	68bb      	ldr	r3, [r7, #8]
 8000f8c:	4413      	add	r3, r2
 8000f8e:	4a63      	ldr	r2, [pc, #396]	; (800111c <KeyExpansion+0x208>)
 8000f90:	5cd1      	ldrb	r1, [r2, r3]
 8000f92:	463a      	mov	r2, r7
 8000f94:	68bb      	ldr	r3, [r7, #8]
 8000f96:	4413      	add	r3, r2
 8000f98:	460a      	mov	r2, r1
 8000f9a:	701a      	strb	r2, [r3, #0]
    for(j = 0; j < 4; j++) {
 8000f9c:	68bb      	ldr	r3, [r7, #8]
 8000f9e:	3301      	adds	r3, #1
 8000fa0:	60bb      	str	r3, [r7, #8]
 8000fa2:	68bb      	ldr	r3, [r7, #8]
 8000fa4:	2b03      	cmp	r3, #3
 8000fa6:	dded      	ble.n	8000f84 <KeyExpansion+0x70>
    }

    if(i % Nk == 0) {
 8000fa8:	4b5d      	ldr	r3, [pc, #372]	; (8001120 <KeyExpansion+0x20c>)
 8000faa:	681a      	ldr	r2, [r3, #0]
 8000fac:	68fb      	ldr	r3, [r7, #12]
 8000fae:	fb93 f1f2 	sdiv	r1, r3, r2
 8000fb2:	fb02 f201 	mul.w	r2, r2, r1
 8000fb6:	1a9b      	subs	r3, r3, r2
 8000fb8:	2b00      	cmp	r3, #0
 8000fba:	d135      	bne.n	8001028 <KeyExpansion+0x114>
      k = temp[0];
 8000fbc:	783b      	ldrb	r3, [r7, #0]
 8000fbe:	71fb      	strb	r3, [r7, #7]
      temp[0] = temp[1];
 8000fc0:	787b      	ldrb	r3, [r7, #1]
 8000fc2:	703b      	strb	r3, [r7, #0]
      temp[1] = temp[2];
 8000fc4:	78bb      	ldrb	r3, [r7, #2]
 8000fc6:	707b      	strb	r3, [r7, #1]
      temp[2] = temp[3];
 8000fc8:	78fb      	ldrb	r3, [r7, #3]
 8000fca:	70bb      	strb	r3, [r7, #2]
      temp[3] = k;
 8000fcc:	79fb      	ldrb	r3, [r7, #7]
 8000fce:	70fb      	strb	r3, [r7, #3]
  
      temp[0] = getSBoxValue(temp[0]);
 8000fd0:	783b      	ldrb	r3, [r7, #0]
 8000fd2:	4618      	mov	r0, r3
 8000fd4:	f7ff ff7e 	bl	8000ed4 <getSBoxValue>
 8000fd8:	4603      	mov	r3, r0
 8000fda:	b2db      	uxtb	r3, r3
 8000fdc:	703b      	strb	r3, [r7, #0]
      temp[1] = getSBoxValue(temp[1]);
 8000fde:	787b      	ldrb	r3, [r7, #1]
 8000fe0:	4618      	mov	r0, r3
 8000fe2:	f7ff ff77 	bl	8000ed4 <getSBoxValue>
 8000fe6:	4603      	mov	r3, r0
 8000fe8:	b2db      	uxtb	r3, r3
 8000fea:	707b      	strb	r3, [r7, #1]
      temp[2] = getSBoxValue(temp[2]);
 8000fec:	78bb      	ldrb	r3, [r7, #2]
 8000fee:	4618      	mov	r0, r3
 8000ff0:	f7ff ff70 	bl	8000ed4 <getSBoxValue>
 8000ff4:	4603      	mov	r3, r0
 8000ff6:	b2db      	uxtb	r3, r3
 8000ff8:	70bb      	strb	r3, [r7, #2]
      temp[3] = getSBoxValue(temp[3]);
 8000ffa:	78fb      	ldrb	r3, [r7, #3]
 8000ffc:	4618      	mov	r0, r3
 8000ffe:	f7ff ff69 	bl	8000ed4 <getSBoxValue>
 8001002:	4603      	mov	r3, r0
 8001004:	b2db      	uxtb	r3, r3
 8001006:	70fb      	strb	r3, [r7, #3]
        
      temp[0] = temp[0] ^ Rcon[i/Nk];
 8001008:	783b      	ldrb	r3, [r7, #0]
 800100a:	b25a      	sxtb	r2, r3
 800100c:	4b44      	ldr	r3, [pc, #272]	; (8001120 <KeyExpansion+0x20c>)
 800100e:	681b      	ldr	r3, [r3, #0]
 8001010:	68f9      	ldr	r1, [r7, #12]
 8001012:	fb91 f3f3 	sdiv	r3, r1, r3
 8001016:	4943      	ldr	r1, [pc, #268]	; (8001124 <KeyExpansion+0x210>)
 8001018:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800101c:	b25b      	sxtb	r3, r3
 800101e:	4053      	eors	r3, r2
 8001020:	b25b      	sxtb	r3, r3
 8001022:	b2db      	uxtb	r3, r3
 8001024:	703b      	strb	r3, [r7, #0]
 8001026:	e029      	b.n	800107c <KeyExpansion+0x168>
    } else if(Nk > 6 && i % Nk == 4) {
 8001028:	4b3d      	ldr	r3, [pc, #244]	; (8001120 <KeyExpansion+0x20c>)
 800102a:	681b      	ldr	r3, [r3, #0]
 800102c:	2b06      	cmp	r3, #6
 800102e:	dd25      	ble.n	800107c <KeyExpansion+0x168>
 8001030:	4b3b      	ldr	r3, [pc, #236]	; (8001120 <KeyExpansion+0x20c>)
 8001032:	681a      	ldr	r2, [r3, #0]
 8001034:	68fb      	ldr	r3, [r7, #12]
 8001036:	fb93 f1f2 	sdiv	r1, r3, r2
 800103a:	fb02 f201 	mul.w	r2, r2, r1
 800103e:	1a9b      	subs	r3, r3, r2
 8001040:	2b04      	cmp	r3, #4
 8001042:	d11b      	bne.n	800107c <KeyExpansion+0x168>
      temp[0] = getSBoxValue(temp[0]);
 8001044:	783b      	ldrb	r3, [r7, #0]
 8001046:	4618      	mov	r0, r3
 8001048:	f7ff ff44 	bl	8000ed4 <getSBoxValue>
 800104c:	4603      	mov	r3, r0
 800104e:	b2db      	uxtb	r3, r3
 8001050:	703b      	strb	r3, [r7, #0]
      temp[1] = getSBoxValue(temp[1]);
 8001052:	787b      	ldrb	r3, [r7, #1]
 8001054:	4618      	mov	r0, r3
 8001056:	f7ff ff3d 	bl	8000ed4 <getSBoxValue>
 800105a:	4603      	mov	r3, r0
 800105c:	b2db      	uxtb	r3, r3
 800105e:	707b      	strb	r3, [r7, #1]
      temp[2] = getSBoxValue(temp[2]);
 8001060:	78bb      	ldrb	r3, [r7, #2]
 8001062:	4618      	mov	r0, r3
 8001064:	f7ff ff36 	bl	8000ed4 <getSBoxValue>
 8001068:	4603      	mov	r3, r0
 800106a:	b2db      	uxtb	r3, r3
 800106c:	70bb      	strb	r3, [r7, #2]
      temp[3] = getSBoxValue(temp[3]);
 800106e:	78fb      	ldrb	r3, [r7, #3]
 8001070:	4618      	mov	r0, r3
 8001072:	f7ff ff2f 	bl	8000ed4 <getSBoxValue>
 8001076:	4603      	mov	r3, r0
 8001078:	b2db      	uxtb	r3, r3
 800107a:	70fb      	strb	r3, [r7, #3]
    }

    RoundKey[i*4+0] = RoundKey[(i-Nk)*4+0] ^ temp[0];
 800107c:	4b28      	ldr	r3, [pc, #160]	; (8001120 <KeyExpansion+0x20c>)
 800107e:	681b      	ldr	r3, [r3, #0]
 8001080:	68fa      	ldr	r2, [r7, #12]
 8001082:	1ad3      	subs	r3, r2, r3
 8001084:	009b      	lsls	r3, r3, #2
 8001086:	4a25      	ldr	r2, [pc, #148]	; (800111c <KeyExpansion+0x208>)
 8001088:	5cd1      	ldrb	r1, [r2, r3]
 800108a:	783a      	ldrb	r2, [r7, #0]
 800108c:	68fb      	ldr	r3, [r7, #12]
 800108e:	009b      	lsls	r3, r3, #2
 8001090:	404a      	eors	r2, r1
 8001092:	b2d1      	uxtb	r1, r2
 8001094:	4a21      	ldr	r2, [pc, #132]	; (800111c <KeyExpansion+0x208>)
 8001096:	54d1      	strb	r1, [r2, r3]
    RoundKey[i*4+1] = RoundKey[(i-Nk)*4+1] ^ temp[1];
 8001098:	4b21      	ldr	r3, [pc, #132]	; (8001120 <KeyExpansion+0x20c>)
 800109a:	681b      	ldr	r3, [r3, #0]
 800109c:	68fa      	ldr	r2, [r7, #12]
 800109e:	1ad3      	subs	r3, r2, r3
 80010a0:	009b      	lsls	r3, r3, #2
 80010a2:	3301      	adds	r3, #1
 80010a4:	4a1d      	ldr	r2, [pc, #116]	; (800111c <KeyExpansion+0x208>)
 80010a6:	5cd1      	ldrb	r1, [r2, r3]
 80010a8:	787a      	ldrb	r2, [r7, #1]
 80010aa:	68fb      	ldr	r3, [r7, #12]
 80010ac:	009b      	lsls	r3, r3, #2
 80010ae:	3301      	adds	r3, #1
 80010b0:	404a      	eors	r2, r1
 80010b2:	b2d1      	uxtb	r1, r2
 80010b4:	4a19      	ldr	r2, [pc, #100]	; (800111c <KeyExpansion+0x208>)
 80010b6:	54d1      	strb	r1, [r2, r3]
    RoundKey[i*4+2] = RoundKey[(i-Nk)*4+2] ^ temp[2];
 80010b8:	4b19      	ldr	r3, [pc, #100]	; (8001120 <KeyExpansion+0x20c>)
 80010ba:	681b      	ldr	r3, [r3, #0]
 80010bc:	68fa      	ldr	r2, [r7, #12]
 80010be:	1ad3      	subs	r3, r2, r3
 80010c0:	009b      	lsls	r3, r3, #2
 80010c2:	3302      	adds	r3, #2
 80010c4:	4a15      	ldr	r2, [pc, #84]	; (800111c <KeyExpansion+0x208>)
 80010c6:	5cd1      	ldrb	r1, [r2, r3]
 80010c8:	78ba      	ldrb	r2, [r7, #2]
 80010ca:	68fb      	ldr	r3, [r7, #12]
 80010cc:	009b      	lsls	r3, r3, #2
 80010ce:	3302      	adds	r3, #2
 80010d0:	404a      	eors	r2, r1
 80010d2:	b2d1      	uxtb	r1, r2
 80010d4:	4a11      	ldr	r2, [pc, #68]	; (800111c <KeyExpansion+0x208>)
 80010d6:	54d1      	strb	r1, [r2, r3]
    RoundKey[i*4+3] = RoundKey[(i-Nk)*4+3] ^ temp[3];
 80010d8:	4b11      	ldr	r3, [pc, #68]	; (8001120 <KeyExpansion+0x20c>)
 80010da:	681b      	ldr	r3, [r3, #0]
 80010dc:	68fa      	ldr	r2, [r7, #12]
 80010de:	1ad3      	subs	r3, r2, r3
 80010e0:	009b      	lsls	r3, r3, #2
 80010e2:	3303      	adds	r3, #3
 80010e4:	4a0d      	ldr	r2, [pc, #52]	; (800111c <KeyExpansion+0x208>)
 80010e6:	5cd1      	ldrb	r1, [r2, r3]
 80010e8:	78fa      	ldrb	r2, [r7, #3]
 80010ea:	68fb      	ldr	r3, [r7, #12]
 80010ec:	009b      	lsls	r3, r3, #2
 80010ee:	3303      	adds	r3, #3
 80010f0:	404a      	eors	r2, r1
 80010f2:	b2d1      	uxtb	r1, r2
 80010f4:	4a09      	ldr	r2, [pc, #36]	; (800111c <KeyExpansion+0x208>)
 80010f6:	54d1      	strb	r1, [r2, r3]
    
    i++;
 80010f8:	68fb      	ldr	r3, [r7, #12]
 80010fa:	3301      	adds	r3, #1
 80010fc:	60fb      	str	r3, [r7, #12]
  while(i < (Nb * (Nr+1))) {
 80010fe:	4b0a      	ldr	r3, [pc, #40]	; (8001128 <KeyExpansion+0x214>)
 8001100:	681b      	ldr	r3, [r3, #0]
 8001102:	3301      	adds	r3, #1
 8001104:	009b      	lsls	r3, r3, #2
 8001106:	68fa      	ldr	r2, [r7, #12]
 8001108:	429a      	cmp	r2, r3
 800110a:	f6ff af38 	blt.w	8000f7e <KeyExpansion+0x6a>
  }
}
 800110e:	bf00      	nop
 8001110:	bf00      	nop
 8001112:	3710      	adds	r7, #16
 8001114:	46bd      	mov	sp, r7
 8001116:	bd80      	pop	{r7, pc}
 8001118:	20000000 	.word	0x20000000
 800111c:	20000c50 	.word	0x20000c50
 8001120:	20000020 	.word	0x20000020
 8001124:	0800ada4 	.word	0x0800ada4
 8001128:	20000024 	.word	0x20000024

0800112c <AddRoundKey>:
 
void AddRoundKey(int round) {
 800112c:	b480      	push	{r7}
 800112e:	b085      	sub	sp, #20
 8001130:	af00      	add	r7, sp, #0
 8001132:	6078      	str	r0, [r7, #4]
  int i, j;

  for(i = 0; i < 4; i++) {
 8001134:	2300      	movs	r3, #0
 8001136:	60fb      	str	r3, [r7, #12]
 8001138:	e025      	b.n	8001186 <AddRoundKey+0x5a>
    for(j = 0; j < 4; j++) {
 800113a:	2300      	movs	r3, #0
 800113c:	60bb      	str	r3, [r7, #8]
 800113e:	e01c      	b.n	800117a <AddRoundKey+0x4e>
      state[j][i] ^= RoundKey[round * Nb * 4 + i * Nb + j];
 8001140:	4a16      	ldr	r2, [pc, #88]	; (800119c <AddRoundKey+0x70>)
 8001142:	68bb      	ldr	r3, [r7, #8]
 8001144:	009b      	lsls	r3, r3, #2
 8001146:	441a      	add	r2, r3
 8001148:	68fb      	ldr	r3, [r7, #12]
 800114a:	4413      	add	r3, r2
 800114c:	781a      	ldrb	r2, [r3, #0]
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	0099      	lsls	r1, r3, #2
 8001152:	68fb      	ldr	r3, [r7, #12]
 8001154:	440b      	add	r3, r1
 8001156:	0099      	lsls	r1, r3, #2
 8001158:	68bb      	ldr	r3, [r7, #8]
 800115a:	440b      	add	r3, r1
 800115c:	4910      	ldr	r1, [pc, #64]	; (80011a0 <AddRoundKey+0x74>)
 800115e:	5ccb      	ldrb	r3, [r1, r3]
 8001160:	4053      	eors	r3, r2
 8001162:	b2d9      	uxtb	r1, r3
 8001164:	4a0d      	ldr	r2, [pc, #52]	; (800119c <AddRoundKey+0x70>)
 8001166:	68bb      	ldr	r3, [r7, #8]
 8001168:	009b      	lsls	r3, r3, #2
 800116a:	441a      	add	r2, r3
 800116c:	68fb      	ldr	r3, [r7, #12]
 800116e:	4413      	add	r3, r2
 8001170:	460a      	mov	r2, r1
 8001172:	701a      	strb	r2, [r3, #0]
    for(j = 0; j < 4; j++) {
 8001174:	68bb      	ldr	r3, [r7, #8]
 8001176:	3301      	adds	r3, #1
 8001178:	60bb      	str	r3, [r7, #8]
 800117a:	68bb      	ldr	r3, [r7, #8]
 800117c:	2b03      	cmp	r3, #3
 800117e:	dddf      	ble.n	8001140 <AddRoundKey+0x14>
  for(i = 0; i < 4; i++) {
 8001180:	68fb      	ldr	r3, [r7, #12]
 8001182:	3301      	adds	r3, #1
 8001184:	60fb      	str	r3, [r7, #12]
 8001186:	68fb      	ldr	r3, [r7, #12]
 8001188:	2b03      	cmp	r3, #3
 800118a:	ddd6      	ble.n	800113a <AddRoundKey+0xe>
    }
  }
}
 800118c:	bf00      	nop
 800118e:	bf00      	nop
 8001190:	3714      	adds	r7, #20
 8001192:	46bd      	mov	sp, r7
 8001194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001198:	4770      	bx	lr
 800119a:	bf00      	nop
 800119c:	20000d50 	.word	0x20000d50
 80011a0:	20000c50 	.word	0x20000c50

080011a4 <SubBytes>:
 
void SubBytes(void) {
 80011a4:	b580      	push	{r7, lr}
 80011a6:	b082      	sub	sp, #8
 80011a8:	af00      	add	r7, sp, #0
  int i, j;

  for(i = 0; i < 4; i++) {
 80011aa:	2300      	movs	r3, #0
 80011ac:	607b      	str	r3, [r7, #4]
 80011ae:	e01f      	b.n	80011f0 <SubBytes+0x4c>
    for(j = 0; j < 4; j++) {
 80011b0:	2300      	movs	r3, #0
 80011b2:	603b      	str	r3, [r7, #0]
 80011b4:	e016      	b.n	80011e4 <SubBytes+0x40>
      state[i][j] = getSBoxValue(state[i][j]);
 80011b6:	4a12      	ldr	r2, [pc, #72]	; (8001200 <SubBytes+0x5c>)
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	009b      	lsls	r3, r3, #2
 80011bc:	441a      	add	r2, r3
 80011be:	683b      	ldr	r3, [r7, #0]
 80011c0:	4413      	add	r3, r2
 80011c2:	781b      	ldrb	r3, [r3, #0]
 80011c4:	4618      	mov	r0, r3
 80011c6:	f7ff fe85 	bl	8000ed4 <getSBoxValue>
 80011ca:	4603      	mov	r3, r0
 80011cc:	b2d9      	uxtb	r1, r3
 80011ce:	4a0c      	ldr	r2, [pc, #48]	; (8001200 <SubBytes+0x5c>)
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	009b      	lsls	r3, r3, #2
 80011d4:	441a      	add	r2, r3
 80011d6:	683b      	ldr	r3, [r7, #0]
 80011d8:	4413      	add	r3, r2
 80011da:	460a      	mov	r2, r1
 80011dc:	701a      	strb	r2, [r3, #0]
    for(j = 0; j < 4; j++) {
 80011de:	683b      	ldr	r3, [r7, #0]
 80011e0:	3301      	adds	r3, #1
 80011e2:	603b      	str	r3, [r7, #0]
 80011e4:	683b      	ldr	r3, [r7, #0]
 80011e6:	2b03      	cmp	r3, #3
 80011e8:	dde5      	ble.n	80011b6 <SubBytes+0x12>
  for(i = 0; i < 4; i++) {
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	3301      	adds	r3, #1
 80011ee:	607b      	str	r3, [r7, #4]
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	2b03      	cmp	r3, #3
 80011f4:	dddc      	ble.n	80011b0 <SubBytes+0xc>
    }
  }
}
 80011f6:	bf00      	nop
 80011f8:	bf00      	nop
 80011fa:	3708      	adds	r7, #8
 80011fc:	46bd      	mov	sp, r7
 80011fe:	bd80      	pop	{r7, pc}
 8001200:	20000d50 	.word	0x20000d50

08001204 <ShiftRows>:
 
void ShiftRows(void) {
 8001204:	b480      	push	{r7}
 8001206:	b083      	sub	sp, #12
 8001208:	af00      	add	r7, sp, #0
  unsigned char temp;
  
  /* Rotate first row 1 columns to left */
  temp = state[1][0];
 800120a:	4b1f      	ldr	r3, [pc, #124]	; (8001288 <ShiftRows+0x84>)
 800120c:	791b      	ldrb	r3, [r3, #4]
 800120e:	71fb      	strb	r3, [r7, #7]
  state[1][0] = state[1][1];
 8001210:	4b1d      	ldr	r3, [pc, #116]	; (8001288 <ShiftRows+0x84>)
 8001212:	795a      	ldrb	r2, [r3, #5]
 8001214:	4b1c      	ldr	r3, [pc, #112]	; (8001288 <ShiftRows+0x84>)
 8001216:	711a      	strb	r2, [r3, #4]
  state[1][1] = state[1][2];
 8001218:	4b1b      	ldr	r3, [pc, #108]	; (8001288 <ShiftRows+0x84>)
 800121a:	799a      	ldrb	r2, [r3, #6]
 800121c:	4b1a      	ldr	r3, [pc, #104]	; (8001288 <ShiftRows+0x84>)
 800121e:	715a      	strb	r2, [r3, #5]
  state[1][2] = state[1][3];
 8001220:	4b19      	ldr	r3, [pc, #100]	; (8001288 <ShiftRows+0x84>)
 8001222:	79da      	ldrb	r2, [r3, #7]
 8001224:	4b18      	ldr	r3, [pc, #96]	; (8001288 <ShiftRows+0x84>)
 8001226:	719a      	strb	r2, [r3, #6]
  state[1][3] = temp;
 8001228:	4a17      	ldr	r2, [pc, #92]	; (8001288 <ShiftRows+0x84>)
 800122a:	79fb      	ldrb	r3, [r7, #7]
 800122c:	71d3      	strb	r3, [r2, #7]
  
  /* Rotate second row 2 columns to left */
  temp = state[2][0];
 800122e:	4b16      	ldr	r3, [pc, #88]	; (8001288 <ShiftRows+0x84>)
 8001230:	7a1b      	ldrb	r3, [r3, #8]
 8001232:	71fb      	strb	r3, [r7, #7]
  state[2][0] = state[2][2];
 8001234:	4b14      	ldr	r3, [pc, #80]	; (8001288 <ShiftRows+0x84>)
 8001236:	7a9a      	ldrb	r2, [r3, #10]
 8001238:	4b13      	ldr	r3, [pc, #76]	; (8001288 <ShiftRows+0x84>)
 800123a:	721a      	strb	r2, [r3, #8]
  state[2][2] = temp;
 800123c:	4a12      	ldr	r2, [pc, #72]	; (8001288 <ShiftRows+0x84>)
 800123e:	79fb      	ldrb	r3, [r7, #7]
 8001240:	7293      	strb	r3, [r2, #10]
  
  temp = state[2][1];
 8001242:	4b11      	ldr	r3, [pc, #68]	; (8001288 <ShiftRows+0x84>)
 8001244:	7a5b      	ldrb	r3, [r3, #9]
 8001246:	71fb      	strb	r3, [r7, #7]
  state[2][1] = state[2][3];
 8001248:	4b0f      	ldr	r3, [pc, #60]	; (8001288 <ShiftRows+0x84>)
 800124a:	7ada      	ldrb	r2, [r3, #11]
 800124c:	4b0e      	ldr	r3, [pc, #56]	; (8001288 <ShiftRows+0x84>)
 800124e:	725a      	strb	r2, [r3, #9]
  state[2][3] = temp;
 8001250:	4a0d      	ldr	r2, [pc, #52]	; (8001288 <ShiftRows+0x84>)
 8001252:	79fb      	ldrb	r3, [r7, #7]
 8001254:	72d3      	strb	r3, [r2, #11]
  
  /* Rotate third row 3 columns to left */
  temp = state[3][0];
 8001256:	4b0c      	ldr	r3, [pc, #48]	; (8001288 <ShiftRows+0x84>)
 8001258:	7b1b      	ldrb	r3, [r3, #12]
 800125a:	71fb      	strb	r3, [r7, #7]
  state[3][0] = state[3][3];
 800125c:	4b0a      	ldr	r3, [pc, #40]	; (8001288 <ShiftRows+0x84>)
 800125e:	7bda      	ldrb	r2, [r3, #15]
 8001260:	4b09      	ldr	r3, [pc, #36]	; (8001288 <ShiftRows+0x84>)
 8001262:	731a      	strb	r2, [r3, #12]
  state[3][3] = state[3][2];
 8001264:	4b08      	ldr	r3, [pc, #32]	; (8001288 <ShiftRows+0x84>)
 8001266:	7b9a      	ldrb	r2, [r3, #14]
 8001268:	4b07      	ldr	r3, [pc, #28]	; (8001288 <ShiftRows+0x84>)
 800126a:	73da      	strb	r2, [r3, #15]
  state[3][2] = state[3][1];
 800126c:	4b06      	ldr	r3, [pc, #24]	; (8001288 <ShiftRows+0x84>)
 800126e:	7b5a      	ldrb	r2, [r3, #13]
 8001270:	4b05      	ldr	r3, [pc, #20]	; (8001288 <ShiftRows+0x84>)
 8001272:	739a      	strb	r2, [r3, #14]
  state[3][1] = temp;
 8001274:	4a04      	ldr	r2, [pc, #16]	; (8001288 <ShiftRows+0x84>)
 8001276:	79fb      	ldrb	r3, [r7, #7]
 8001278:	7353      	strb	r3, [r2, #13]
}
 800127a:	bf00      	nop
 800127c:	370c      	adds	r7, #12
 800127e:	46bd      	mov	sp, r7
 8001280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001284:	4770      	bx	lr
 8001286:	bf00      	nop
 8001288:	20000d50 	.word	0x20000d50

0800128c <MixColumns>:
 
void MixColumns(void) {
 800128c:	b480      	push	{r7}
 800128e:	b083      	sub	sp, #12
 8001290:	af00      	add	r7, sp, #0
  int i;
  unsigned char Tmp, Tm, t;

  for(i = 0; i < 4; i++) {    
 8001292:	2300      	movs	r3, #0
 8001294:	607b      	str	r3, [r7, #4]
 8001296:	e0d9      	b.n	800144c <MixColumns+0x1c0>
    t = state[0][i];
 8001298:	4a72      	ldr	r2, [pc, #456]	; (8001464 <MixColumns+0x1d8>)
 800129a:	687b      	ldr	r3, [r7, #4]
 800129c:	4413      	add	r3, r2
 800129e:	781b      	ldrb	r3, [r3, #0]
 80012a0:	70fb      	strb	r3, [r7, #3]
    Tmp = state[0][i] ^ state[1][i] ^ state[2][i] ^ state[3][i] ;
 80012a2:	4a70      	ldr	r2, [pc, #448]	; (8001464 <MixColumns+0x1d8>)
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	4413      	add	r3, r2
 80012a8:	781a      	ldrb	r2, [r3, #0]
 80012aa:	496e      	ldr	r1, [pc, #440]	; (8001464 <MixColumns+0x1d8>)
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	440b      	add	r3, r1
 80012b0:	3304      	adds	r3, #4
 80012b2:	781b      	ldrb	r3, [r3, #0]
 80012b4:	4053      	eors	r3, r2
 80012b6:	b2da      	uxtb	r2, r3
 80012b8:	496a      	ldr	r1, [pc, #424]	; (8001464 <MixColumns+0x1d8>)
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	440b      	add	r3, r1
 80012be:	3308      	adds	r3, #8
 80012c0:	781b      	ldrb	r3, [r3, #0]
 80012c2:	4053      	eors	r3, r2
 80012c4:	b2da      	uxtb	r2, r3
 80012c6:	4967      	ldr	r1, [pc, #412]	; (8001464 <MixColumns+0x1d8>)
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	440b      	add	r3, r1
 80012cc:	330c      	adds	r3, #12
 80012ce:	781b      	ldrb	r3, [r3, #0]
 80012d0:	4053      	eors	r3, r2
 80012d2:	70bb      	strb	r3, [r7, #2]
    Tm = state[0][i] ^ state[1][i] ; Tm = xtime(Tm); state[0][i] ^= Tm ^ Tmp ;
 80012d4:	4a63      	ldr	r2, [pc, #396]	; (8001464 <MixColumns+0x1d8>)
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	4413      	add	r3, r2
 80012da:	781a      	ldrb	r2, [r3, #0]
 80012dc:	4961      	ldr	r1, [pc, #388]	; (8001464 <MixColumns+0x1d8>)
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	440b      	add	r3, r1
 80012e2:	3304      	adds	r3, #4
 80012e4:	781b      	ldrb	r3, [r3, #0]
 80012e6:	4053      	eors	r3, r2
 80012e8:	707b      	strb	r3, [r7, #1]
 80012ea:	787b      	ldrb	r3, [r7, #1]
 80012ec:	005b      	lsls	r3, r3, #1
 80012ee:	b25a      	sxtb	r2, r3
 80012f0:	787b      	ldrb	r3, [r7, #1]
 80012f2:	09db      	lsrs	r3, r3, #7
 80012f4:	b2db      	uxtb	r3, r3
 80012f6:	4619      	mov	r1, r3
 80012f8:	0049      	lsls	r1, r1, #1
 80012fa:	440b      	add	r3, r1
 80012fc:	4619      	mov	r1, r3
 80012fe:	00c8      	lsls	r0, r1, #3
 8001300:	4619      	mov	r1, r3
 8001302:	4603      	mov	r3, r0
 8001304:	440b      	add	r3, r1
 8001306:	b2db      	uxtb	r3, r3
 8001308:	b25b      	sxtb	r3, r3
 800130a:	4053      	eors	r3, r2
 800130c:	b25b      	sxtb	r3, r3
 800130e:	707b      	strb	r3, [r7, #1]
 8001310:	4a54      	ldr	r2, [pc, #336]	; (8001464 <MixColumns+0x1d8>)
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	4413      	add	r3, r2
 8001316:	781a      	ldrb	r2, [r3, #0]
 8001318:	7879      	ldrb	r1, [r7, #1]
 800131a:	78bb      	ldrb	r3, [r7, #2]
 800131c:	404b      	eors	r3, r1
 800131e:	b2db      	uxtb	r3, r3
 8001320:	4053      	eors	r3, r2
 8001322:	b2d9      	uxtb	r1, r3
 8001324:	4a4f      	ldr	r2, [pc, #316]	; (8001464 <MixColumns+0x1d8>)
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	4413      	add	r3, r2
 800132a:	460a      	mov	r2, r1
 800132c:	701a      	strb	r2, [r3, #0]
    Tm = state[1][i] ^ state[2][i] ; Tm = xtime(Tm); state[1][i] ^= Tm ^ Tmp ;
 800132e:	4a4d      	ldr	r2, [pc, #308]	; (8001464 <MixColumns+0x1d8>)
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	4413      	add	r3, r2
 8001334:	3304      	adds	r3, #4
 8001336:	781a      	ldrb	r2, [r3, #0]
 8001338:	494a      	ldr	r1, [pc, #296]	; (8001464 <MixColumns+0x1d8>)
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	440b      	add	r3, r1
 800133e:	3308      	adds	r3, #8
 8001340:	781b      	ldrb	r3, [r3, #0]
 8001342:	4053      	eors	r3, r2
 8001344:	707b      	strb	r3, [r7, #1]
 8001346:	787b      	ldrb	r3, [r7, #1]
 8001348:	005b      	lsls	r3, r3, #1
 800134a:	b25a      	sxtb	r2, r3
 800134c:	787b      	ldrb	r3, [r7, #1]
 800134e:	09db      	lsrs	r3, r3, #7
 8001350:	b2db      	uxtb	r3, r3
 8001352:	4619      	mov	r1, r3
 8001354:	0049      	lsls	r1, r1, #1
 8001356:	440b      	add	r3, r1
 8001358:	4619      	mov	r1, r3
 800135a:	00c8      	lsls	r0, r1, #3
 800135c:	4619      	mov	r1, r3
 800135e:	4603      	mov	r3, r0
 8001360:	440b      	add	r3, r1
 8001362:	b2db      	uxtb	r3, r3
 8001364:	b25b      	sxtb	r3, r3
 8001366:	4053      	eors	r3, r2
 8001368:	b25b      	sxtb	r3, r3
 800136a:	707b      	strb	r3, [r7, #1]
 800136c:	4a3d      	ldr	r2, [pc, #244]	; (8001464 <MixColumns+0x1d8>)
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	4413      	add	r3, r2
 8001372:	3304      	adds	r3, #4
 8001374:	781a      	ldrb	r2, [r3, #0]
 8001376:	7879      	ldrb	r1, [r7, #1]
 8001378:	78bb      	ldrb	r3, [r7, #2]
 800137a:	404b      	eors	r3, r1
 800137c:	b2db      	uxtb	r3, r3
 800137e:	4053      	eors	r3, r2
 8001380:	b2d9      	uxtb	r1, r3
 8001382:	4a38      	ldr	r2, [pc, #224]	; (8001464 <MixColumns+0x1d8>)
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	4413      	add	r3, r2
 8001388:	3304      	adds	r3, #4
 800138a:	460a      	mov	r2, r1
 800138c:	701a      	strb	r2, [r3, #0]
    Tm = state[2][i] ^ state[3][i] ; Tm = xtime(Tm); state[2][i] ^= Tm ^ Tmp ;
 800138e:	4a35      	ldr	r2, [pc, #212]	; (8001464 <MixColumns+0x1d8>)
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	4413      	add	r3, r2
 8001394:	3308      	adds	r3, #8
 8001396:	781a      	ldrb	r2, [r3, #0]
 8001398:	4932      	ldr	r1, [pc, #200]	; (8001464 <MixColumns+0x1d8>)
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	440b      	add	r3, r1
 800139e:	330c      	adds	r3, #12
 80013a0:	781b      	ldrb	r3, [r3, #0]
 80013a2:	4053      	eors	r3, r2
 80013a4:	707b      	strb	r3, [r7, #1]
 80013a6:	787b      	ldrb	r3, [r7, #1]
 80013a8:	005b      	lsls	r3, r3, #1
 80013aa:	b25a      	sxtb	r2, r3
 80013ac:	787b      	ldrb	r3, [r7, #1]
 80013ae:	09db      	lsrs	r3, r3, #7
 80013b0:	b2db      	uxtb	r3, r3
 80013b2:	4619      	mov	r1, r3
 80013b4:	0049      	lsls	r1, r1, #1
 80013b6:	440b      	add	r3, r1
 80013b8:	4619      	mov	r1, r3
 80013ba:	00c8      	lsls	r0, r1, #3
 80013bc:	4619      	mov	r1, r3
 80013be:	4603      	mov	r3, r0
 80013c0:	440b      	add	r3, r1
 80013c2:	b2db      	uxtb	r3, r3
 80013c4:	b25b      	sxtb	r3, r3
 80013c6:	4053      	eors	r3, r2
 80013c8:	b25b      	sxtb	r3, r3
 80013ca:	707b      	strb	r3, [r7, #1]
 80013cc:	4a25      	ldr	r2, [pc, #148]	; (8001464 <MixColumns+0x1d8>)
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	4413      	add	r3, r2
 80013d2:	3308      	adds	r3, #8
 80013d4:	781a      	ldrb	r2, [r3, #0]
 80013d6:	7879      	ldrb	r1, [r7, #1]
 80013d8:	78bb      	ldrb	r3, [r7, #2]
 80013da:	404b      	eors	r3, r1
 80013dc:	b2db      	uxtb	r3, r3
 80013de:	4053      	eors	r3, r2
 80013e0:	b2d9      	uxtb	r1, r3
 80013e2:	4a20      	ldr	r2, [pc, #128]	; (8001464 <MixColumns+0x1d8>)
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	4413      	add	r3, r2
 80013e8:	3308      	adds	r3, #8
 80013ea:	460a      	mov	r2, r1
 80013ec:	701a      	strb	r2, [r3, #0]
    Tm = state[3][i] ^ t ; Tm = xtime(Tm); state[3][i] ^= Tm ^ Tmp ;
 80013ee:	4a1d      	ldr	r2, [pc, #116]	; (8001464 <MixColumns+0x1d8>)
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	4413      	add	r3, r2
 80013f4:	330c      	adds	r3, #12
 80013f6:	781a      	ldrb	r2, [r3, #0]
 80013f8:	78fb      	ldrb	r3, [r7, #3]
 80013fa:	4053      	eors	r3, r2
 80013fc:	707b      	strb	r3, [r7, #1]
 80013fe:	787b      	ldrb	r3, [r7, #1]
 8001400:	005b      	lsls	r3, r3, #1
 8001402:	b25a      	sxtb	r2, r3
 8001404:	787b      	ldrb	r3, [r7, #1]
 8001406:	09db      	lsrs	r3, r3, #7
 8001408:	b2db      	uxtb	r3, r3
 800140a:	4619      	mov	r1, r3
 800140c:	0049      	lsls	r1, r1, #1
 800140e:	440b      	add	r3, r1
 8001410:	4619      	mov	r1, r3
 8001412:	00c8      	lsls	r0, r1, #3
 8001414:	4619      	mov	r1, r3
 8001416:	4603      	mov	r3, r0
 8001418:	440b      	add	r3, r1
 800141a:	b2db      	uxtb	r3, r3
 800141c:	b25b      	sxtb	r3, r3
 800141e:	4053      	eors	r3, r2
 8001420:	b25b      	sxtb	r3, r3
 8001422:	707b      	strb	r3, [r7, #1]
 8001424:	4a0f      	ldr	r2, [pc, #60]	; (8001464 <MixColumns+0x1d8>)
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	4413      	add	r3, r2
 800142a:	330c      	adds	r3, #12
 800142c:	781a      	ldrb	r2, [r3, #0]
 800142e:	7879      	ldrb	r1, [r7, #1]
 8001430:	78bb      	ldrb	r3, [r7, #2]
 8001432:	404b      	eors	r3, r1
 8001434:	b2db      	uxtb	r3, r3
 8001436:	4053      	eors	r3, r2
 8001438:	b2d9      	uxtb	r1, r3
 800143a:	4a0a      	ldr	r2, [pc, #40]	; (8001464 <MixColumns+0x1d8>)
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	4413      	add	r3, r2
 8001440:	330c      	adds	r3, #12
 8001442:	460a      	mov	r2, r1
 8001444:	701a      	strb	r2, [r3, #0]
  for(i = 0; i < 4; i++) {    
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	3301      	adds	r3, #1
 800144a:	607b      	str	r3, [r7, #4]
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	2b03      	cmp	r3, #3
 8001450:	f77f af22 	ble.w	8001298 <MixColumns+0xc>
  }
}
 8001454:	bf00      	nop
 8001456:	bf00      	nop
 8001458:	370c      	adds	r7, #12
 800145a:	46bd      	mov	sp, r7
 800145c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001460:	4770      	bx	lr
 8001462:	bf00      	nop
 8001464:	20000d50 	.word	0x20000d50

08001468 <Cipher>:
 
void Cipher(void) {
 8001468:	b580      	push	{r7, lr}
 800146a:	b084      	sub	sp, #16
 800146c:	af00      	add	r7, sp, #0
  int i, j, round = 0;
 800146e:	2300      	movs	r3, #0
 8001470:	607b      	str	r3, [r7, #4]

  for(i = 0; i < 4; i++) {
 8001472:	2300      	movs	r3, #0
 8001474:	60fb      	str	r3, [r7, #12]
 8001476:	e019      	b.n	80014ac <Cipher+0x44>
    for(j = 0; j < 4; j++) {
 8001478:	2300      	movs	r3, #0
 800147a:	60bb      	str	r3, [r7, #8]
 800147c:	e010      	b.n	80014a0 <Cipher+0x38>
      state[j][i] = in[i*4 + j];
 800147e:	68fb      	ldr	r3, [r7, #12]
 8001480:	009a      	lsls	r2, r3, #2
 8001482:	68bb      	ldr	r3, [r7, #8]
 8001484:	4413      	add	r3, r2
 8001486:	4a2d      	ldr	r2, [pc, #180]	; (800153c <Cipher+0xd4>)
 8001488:	5cd1      	ldrb	r1, [r2, r3]
 800148a:	4a2d      	ldr	r2, [pc, #180]	; (8001540 <Cipher+0xd8>)
 800148c:	68bb      	ldr	r3, [r7, #8]
 800148e:	009b      	lsls	r3, r3, #2
 8001490:	441a      	add	r2, r3
 8001492:	68fb      	ldr	r3, [r7, #12]
 8001494:	4413      	add	r3, r2
 8001496:	460a      	mov	r2, r1
 8001498:	701a      	strb	r2, [r3, #0]
    for(j = 0; j < 4; j++) {
 800149a:	68bb      	ldr	r3, [r7, #8]
 800149c:	3301      	adds	r3, #1
 800149e:	60bb      	str	r3, [r7, #8]
 80014a0:	68bb      	ldr	r3, [r7, #8]
 80014a2:	2b03      	cmp	r3, #3
 80014a4:	ddeb      	ble.n	800147e <Cipher+0x16>
  for(i = 0; i < 4; i++) {
 80014a6:	68fb      	ldr	r3, [r7, #12]
 80014a8:	3301      	adds	r3, #1
 80014aa:	60fb      	str	r3, [r7, #12]
 80014ac:	68fb      	ldr	r3, [r7, #12]
 80014ae:	2b03      	cmp	r3, #3
 80014b0:	dde2      	ble.n	8001478 <Cipher+0x10>
    }
  }

  AddRoundKey(0); 
 80014b2:	2000      	movs	r0, #0
 80014b4:	f7ff fe3a 	bl	800112c <AddRoundKey>
  
  for(round = 1; round < Nr; round++) {
 80014b8:	2301      	movs	r3, #1
 80014ba:	607b      	str	r3, [r7, #4]
 80014bc:	e00b      	b.n	80014d6 <Cipher+0x6e>
    SubBytes();
 80014be:	f7ff fe71 	bl	80011a4 <SubBytes>
    ShiftRows();
 80014c2:	f7ff fe9f 	bl	8001204 <ShiftRows>
    MixColumns();
 80014c6:	f7ff fee1 	bl	800128c <MixColumns>
    AddRoundKey(round);
 80014ca:	6878      	ldr	r0, [r7, #4]
 80014cc:	f7ff fe2e 	bl	800112c <AddRoundKey>
  for(round = 1; round < Nr; round++) {
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	3301      	adds	r3, #1
 80014d4:	607b      	str	r3, [r7, #4]
 80014d6:	4b1b      	ldr	r3, [pc, #108]	; (8001544 <Cipher+0xdc>)
 80014d8:	681b      	ldr	r3, [r3, #0]
 80014da:	687a      	ldr	r2, [r7, #4]
 80014dc:	429a      	cmp	r2, r3
 80014de:	dbee      	blt.n	80014be <Cipher+0x56>
  }
  
  SubBytes();
 80014e0:	f7ff fe60 	bl	80011a4 <SubBytes>
  ShiftRows();
 80014e4:	f7ff fe8e 	bl	8001204 <ShiftRows>
  AddRoundKey(Nr);
 80014e8:	4b16      	ldr	r3, [pc, #88]	; (8001544 <Cipher+0xdc>)
 80014ea:	681b      	ldr	r3, [r3, #0]
 80014ec:	4618      	mov	r0, r3
 80014ee:	f7ff fe1d 	bl	800112c <AddRoundKey>

  for(i = 0; i < 4; i++) {
 80014f2:	2300      	movs	r3, #0
 80014f4:	60fb      	str	r3, [r7, #12]
 80014f6:	e018      	b.n	800152a <Cipher+0xc2>
    for(j = 0; j < 4; j++) {
 80014f8:	2300      	movs	r3, #0
 80014fa:	60bb      	str	r3, [r7, #8]
 80014fc:	e00f      	b.n	800151e <Cipher+0xb6>
      out[i*4+j] = state[j][i];
 80014fe:	68fb      	ldr	r3, [r7, #12]
 8001500:	009a      	lsls	r2, r3, #2
 8001502:	68bb      	ldr	r3, [r7, #8]
 8001504:	4413      	add	r3, r2
 8001506:	490e      	ldr	r1, [pc, #56]	; (8001540 <Cipher+0xd8>)
 8001508:	68ba      	ldr	r2, [r7, #8]
 800150a:	0092      	lsls	r2, r2, #2
 800150c:	4411      	add	r1, r2
 800150e:	68fa      	ldr	r2, [r7, #12]
 8001510:	440a      	add	r2, r1
 8001512:	7811      	ldrb	r1, [r2, #0]
 8001514:	4a0c      	ldr	r2, [pc, #48]	; (8001548 <Cipher+0xe0>)
 8001516:	54d1      	strb	r1, [r2, r3]
    for(j = 0; j < 4; j++) {
 8001518:	68bb      	ldr	r3, [r7, #8]
 800151a:	3301      	adds	r3, #1
 800151c:	60bb      	str	r3, [r7, #8]
 800151e:	68bb      	ldr	r3, [r7, #8]
 8001520:	2b03      	cmp	r3, #3
 8001522:	ddec      	ble.n	80014fe <Cipher+0x96>
  for(i = 0; i < 4; i++) {
 8001524:	68fb      	ldr	r3, [r7, #12]
 8001526:	3301      	adds	r3, #1
 8001528:	60fb      	str	r3, [r7, #12]
 800152a:	68fb      	ldr	r3, [r7, #12]
 800152c:	2b03      	cmp	r3, #3
 800152e:	dde3      	ble.n	80014f8 <Cipher+0x90>
    }
  }
}
 8001530:	bf00      	nop
 8001532:	bf00      	nop
 8001534:	3710      	adds	r7, #16
 8001536:	46bd      	mov	sp, r7
 8001538:	bd80      	pop	{r7, pc}
 800153a:	bf00      	nop
 800153c:	20000c40 	.word	0x20000c40
 8001540:	20000d50 	.word	0x20000d50
 8001544:	20000024 	.word	0x20000024
 8001548:	20000d40 	.word	0x20000d40

0800154c <InvSubBytes>:

void InvSubBytes(void) {
 800154c:	b580      	push	{r7, lr}
 800154e:	b082      	sub	sp, #8
 8001550:	af00      	add	r7, sp, #0
  int i, j;

  for(i = 0; i < 4; i++) {
 8001552:	2300      	movs	r3, #0
 8001554:	607b      	str	r3, [r7, #4]
 8001556:	e01f      	b.n	8001598 <InvSubBytes+0x4c>
    for(j = 0; j < 4; j++) {
 8001558:	2300      	movs	r3, #0
 800155a:	603b      	str	r3, [r7, #0]
 800155c:	e016      	b.n	800158c <InvSubBytes+0x40>
      state[i][j] = getSBoxInvert(state[i][j]);
 800155e:	4a12      	ldr	r2, [pc, #72]	; (80015a8 <InvSubBytes+0x5c>)
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	009b      	lsls	r3, r3, #2
 8001564:	441a      	add	r2, r3
 8001566:	683b      	ldr	r3, [r7, #0]
 8001568:	4413      	add	r3, r2
 800156a:	781b      	ldrb	r3, [r3, #0]
 800156c:	4618      	mov	r0, r3
 800156e:	f7ff fcc1 	bl	8000ef4 <getSBoxInvert>
 8001572:	4603      	mov	r3, r0
 8001574:	b2d9      	uxtb	r1, r3
 8001576:	4a0c      	ldr	r2, [pc, #48]	; (80015a8 <InvSubBytes+0x5c>)
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	009b      	lsls	r3, r3, #2
 800157c:	441a      	add	r2, r3
 800157e:	683b      	ldr	r3, [r7, #0]
 8001580:	4413      	add	r3, r2
 8001582:	460a      	mov	r2, r1
 8001584:	701a      	strb	r2, [r3, #0]
    for(j = 0; j < 4; j++) {
 8001586:	683b      	ldr	r3, [r7, #0]
 8001588:	3301      	adds	r3, #1
 800158a:	603b      	str	r3, [r7, #0]
 800158c:	683b      	ldr	r3, [r7, #0]
 800158e:	2b03      	cmp	r3, #3
 8001590:	dde5      	ble.n	800155e <InvSubBytes+0x12>
  for(i = 0; i < 4; i++) {
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	3301      	adds	r3, #1
 8001596:	607b      	str	r3, [r7, #4]
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	2b03      	cmp	r3, #3
 800159c:	dddc      	ble.n	8001558 <InvSubBytes+0xc>
    }
  }
}
 800159e:	bf00      	nop
 80015a0:	bf00      	nop
 80015a2:	3708      	adds	r7, #8
 80015a4:	46bd      	mov	sp, r7
 80015a6:	bd80      	pop	{r7, pc}
 80015a8:	20000d50 	.word	0x20000d50

080015ac <InvShiftRows>:
 
void InvShiftRows(void) {
 80015ac:	b480      	push	{r7}
 80015ae:	b083      	sub	sp, #12
 80015b0:	af00      	add	r7, sp, #0
  unsigned char temp;

  // Rotate first row 1 columns to right
  temp = state[1][3];
 80015b2:	4b1f      	ldr	r3, [pc, #124]	; (8001630 <InvShiftRows+0x84>)
 80015b4:	79db      	ldrb	r3, [r3, #7]
 80015b6:	71fb      	strb	r3, [r7, #7]
  state[1][3] = state[1][2];
 80015b8:	4b1d      	ldr	r3, [pc, #116]	; (8001630 <InvShiftRows+0x84>)
 80015ba:	799a      	ldrb	r2, [r3, #6]
 80015bc:	4b1c      	ldr	r3, [pc, #112]	; (8001630 <InvShiftRows+0x84>)
 80015be:	71da      	strb	r2, [r3, #7]
  state[1][2] = state[1][1];
 80015c0:	4b1b      	ldr	r3, [pc, #108]	; (8001630 <InvShiftRows+0x84>)
 80015c2:	795a      	ldrb	r2, [r3, #5]
 80015c4:	4b1a      	ldr	r3, [pc, #104]	; (8001630 <InvShiftRows+0x84>)
 80015c6:	719a      	strb	r2, [r3, #6]
  state[1][1] = state[1][0];
 80015c8:	4b19      	ldr	r3, [pc, #100]	; (8001630 <InvShiftRows+0x84>)
 80015ca:	791a      	ldrb	r2, [r3, #4]
 80015cc:	4b18      	ldr	r3, [pc, #96]	; (8001630 <InvShiftRows+0x84>)
 80015ce:	715a      	strb	r2, [r3, #5]
  state[1][0] = temp;
 80015d0:	4a17      	ldr	r2, [pc, #92]	; (8001630 <InvShiftRows+0x84>)
 80015d2:	79fb      	ldrb	r3, [r7, #7]
 80015d4:	7113      	strb	r3, [r2, #4]

  // Rotate second row 2 columns to right
  temp = state[2][0];
 80015d6:	4b16      	ldr	r3, [pc, #88]	; (8001630 <InvShiftRows+0x84>)
 80015d8:	7a1b      	ldrb	r3, [r3, #8]
 80015da:	71fb      	strb	r3, [r7, #7]
  state[2][0] = state[2][2];
 80015dc:	4b14      	ldr	r3, [pc, #80]	; (8001630 <InvShiftRows+0x84>)
 80015de:	7a9a      	ldrb	r2, [r3, #10]
 80015e0:	4b13      	ldr	r3, [pc, #76]	; (8001630 <InvShiftRows+0x84>)
 80015e2:	721a      	strb	r2, [r3, #8]
  state[2][2] = temp;
 80015e4:	4a12      	ldr	r2, [pc, #72]	; (8001630 <InvShiftRows+0x84>)
 80015e6:	79fb      	ldrb	r3, [r7, #7]
 80015e8:	7293      	strb	r3, [r2, #10]

  temp = state[2][1];
 80015ea:	4b11      	ldr	r3, [pc, #68]	; (8001630 <InvShiftRows+0x84>)
 80015ec:	7a5b      	ldrb	r3, [r3, #9]
 80015ee:	71fb      	strb	r3, [r7, #7]
  state[2][1] = state[2][3];
 80015f0:	4b0f      	ldr	r3, [pc, #60]	; (8001630 <InvShiftRows+0x84>)
 80015f2:	7ada      	ldrb	r2, [r3, #11]
 80015f4:	4b0e      	ldr	r3, [pc, #56]	; (8001630 <InvShiftRows+0x84>)
 80015f6:	725a      	strb	r2, [r3, #9]
  state[2][3] = temp;
 80015f8:	4a0d      	ldr	r2, [pc, #52]	; (8001630 <InvShiftRows+0x84>)
 80015fa:	79fb      	ldrb	r3, [r7, #7]
 80015fc:	72d3      	strb	r3, [r2, #11]

  // Rotate third row 3 columns to right
  temp = state[3][0];
 80015fe:	4b0c      	ldr	r3, [pc, #48]	; (8001630 <InvShiftRows+0x84>)
 8001600:	7b1b      	ldrb	r3, [r3, #12]
 8001602:	71fb      	strb	r3, [r7, #7]
  state[3][0] = state[3][1];
 8001604:	4b0a      	ldr	r3, [pc, #40]	; (8001630 <InvShiftRows+0x84>)
 8001606:	7b5a      	ldrb	r2, [r3, #13]
 8001608:	4b09      	ldr	r3, [pc, #36]	; (8001630 <InvShiftRows+0x84>)
 800160a:	731a      	strb	r2, [r3, #12]
  state[3][1] = state[3][2];
 800160c:	4b08      	ldr	r3, [pc, #32]	; (8001630 <InvShiftRows+0x84>)
 800160e:	7b9a      	ldrb	r2, [r3, #14]
 8001610:	4b07      	ldr	r3, [pc, #28]	; (8001630 <InvShiftRows+0x84>)
 8001612:	735a      	strb	r2, [r3, #13]
  state[3][2] = state[3][3];
 8001614:	4b06      	ldr	r3, [pc, #24]	; (8001630 <InvShiftRows+0x84>)
 8001616:	7bda      	ldrb	r2, [r3, #15]
 8001618:	4b05      	ldr	r3, [pc, #20]	; (8001630 <InvShiftRows+0x84>)
 800161a:	739a      	strb	r2, [r3, #14]
  state[3][3] = temp;
 800161c:	4a04      	ldr	r2, [pc, #16]	; (8001630 <InvShiftRows+0x84>)
 800161e:	79fb      	ldrb	r3, [r7, #7]
 8001620:	73d3      	strb	r3, [r2, #15]
}
 8001622:	bf00      	nop
 8001624:	370c      	adds	r7, #12
 8001626:	46bd      	mov	sp, r7
 8001628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800162c:	4770      	bx	lr
 800162e:	bf00      	nop
 8001630:	20000d50 	.word	0x20000d50

08001634 <InvMixColumns>:
 
void InvMixColumns(void) {
 8001634:	b4f0      	push	{r4, r5, r6, r7}
 8001636:	b082      	sub	sp, #8
 8001638:	af00      	add	r7, sp, #0
  int i;
  unsigned char a, b, c, d;

  for(i = 0; i < 4; i++) {
 800163a:	2300      	movs	r3, #0
 800163c:	607b      	str	r3, [r7, #4]
 800163e:	f001 b853 	b.w	80026e8 <InvMixColumns+0x10b4>
    a = state[0][i];
 8001642:	4acc      	ldr	r2, [pc, #816]	; (8001974 <InvMixColumns+0x340>)
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	4413      	add	r3, r2
 8001648:	781b      	ldrb	r3, [r3, #0]
 800164a:	70fb      	strb	r3, [r7, #3]
    b = state[1][i];
 800164c:	4ac9      	ldr	r2, [pc, #804]	; (8001974 <InvMixColumns+0x340>)
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	4413      	add	r3, r2
 8001652:	3304      	adds	r3, #4
 8001654:	781b      	ldrb	r3, [r3, #0]
 8001656:	70bb      	strb	r3, [r7, #2]
    c = state[2][i];
 8001658:	4ac6      	ldr	r2, [pc, #792]	; (8001974 <InvMixColumns+0x340>)
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	4413      	add	r3, r2
 800165e:	3308      	adds	r3, #8
 8001660:	781b      	ldrb	r3, [r3, #0]
 8001662:	707b      	strb	r3, [r7, #1]
    d = state[3][i];
 8001664:	4ac3      	ldr	r2, [pc, #780]	; (8001974 <InvMixColumns+0x340>)
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	4413      	add	r3, r2
 800166a:	330c      	adds	r3, #12
 800166c:	781b      	ldrb	r3, [r3, #0]
 800166e:	703b      	strb	r3, [r7, #0]

    state[0][i] = Multiply(a, 0x0e) ^ Multiply(b, 0x0b) ^ Multiply(c, 0x0d) ^ Multiply(d, 0x09);
 8001670:	78fb      	ldrb	r3, [r7, #3]
 8001672:	005b      	lsls	r3, r3, #1
 8001674:	b25a      	sxtb	r2, r3
 8001676:	78fb      	ldrb	r3, [r7, #3]
 8001678:	09db      	lsrs	r3, r3, #7
 800167a:	b2db      	uxtb	r3, r3
 800167c:	4619      	mov	r1, r3
 800167e:	0049      	lsls	r1, r1, #1
 8001680:	440b      	add	r3, r1
 8001682:	4619      	mov	r1, r3
 8001684:	00c8      	lsls	r0, r1, #3
 8001686:	4619      	mov	r1, r3
 8001688:	4603      	mov	r3, r0
 800168a:	440b      	add	r3, r1
 800168c:	b2db      	uxtb	r3, r3
 800168e:	b25b      	sxtb	r3, r3
 8001690:	4053      	eors	r3, r2
 8001692:	b259      	sxtb	r1, r3
 8001694:	78fb      	ldrb	r3, [r7, #3]
 8001696:	0058      	lsls	r0, r3, #1
 8001698:	78fb      	ldrb	r3, [r7, #3]
 800169a:	09db      	lsrs	r3, r3, #7
 800169c:	b2db      	uxtb	r3, r3
 800169e:	f003 0201 	and.w	r2, r3, #1
 80016a2:	4613      	mov	r3, r2
 80016a4:	005b      	lsls	r3, r3, #1
 80016a6:	4413      	add	r3, r2
 80016a8:	00da      	lsls	r2, r3, #3
 80016aa:	4413      	add	r3, r2
 80016ac:	4043      	eors	r3, r0
 80016ae:	005b      	lsls	r3, r3, #1
 80016b0:	b258      	sxtb	r0, r3
 80016b2:	78fb      	ldrb	r3, [r7, #3]
 80016b4:	005c      	lsls	r4, r3, #1
 80016b6:	78fb      	ldrb	r3, [r7, #3]
 80016b8:	09db      	lsrs	r3, r3, #7
 80016ba:	b2db      	uxtb	r3, r3
 80016bc:	f003 0201 	and.w	r2, r3, #1
 80016c0:	4613      	mov	r3, r2
 80016c2:	005b      	lsls	r3, r3, #1
 80016c4:	4413      	add	r3, r2
 80016c6:	00da      	lsls	r2, r3, #3
 80016c8:	4413      	add	r3, r2
 80016ca:	4063      	eors	r3, r4
 80016cc:	11db      	asrs	r3, r3, #7
 80016ce:	b2db      	uxtb	r3, r3
 80016d0:	f003 0301 	and.w	r3, r3, #1
 80016d4:	b2db      	uxtb	r3, r3
 80016d6:	461a      	mov	r2, r3
 80016d8:	0052      	lsls	r2, r2, #1
 80016da:	4413      	add	r3, r2
 80016dc:	461a      	mov	r2, r3
 80016de:	00d4      	lsls	r4, r2, #3
 80016e0:	461a      	mov	r2, r3
 80016e2:	4623      	mov	r3, r4
 80016e4:	4413      	add	r3, r2
 80016e6:	b2db      	uxtb	r3, r3
 80016e8:	b25b      	sxtb	r3, r3
 80016ea:	4043      	eors	r3, r0
 80016ec:	b25b      	sxtb	r3, r3
 80016ee:	404b      	eors	r3, r1
 80016f0:	b259      	sxtb	r1, r3
 80016f2:	78fb      	ldrb	r3, [r7, #3]
 80016f4:	0058      	lsls	r0, r3, #1
 80016f6:	78fb      	ldrb	r3, [r7, #3]
 80016f8:	09db      	lsrs	r3, r3, #7
 80016fa:	b2db      	uxtb	r3, r3
 80016fc:	f003 0201 	and.w	r2, r3, #1
 8001700:	4613      	mov	r3, r2
 8001702:	005b      	lsls	r3, r3, #1
 8001704:	4413      	add	r3, r2
 8001706:	00da      	lsls	r2, r3, #3
 8001708:	4413      	add	r3, r2
 800170a:	4043      	eors	r3, r0
 800170c:	0058      	lsls	r0, r3, #1
 800170e:	78fb      	ldrb	r3, [r7, #3]
 8001710:	005c      	lsls	r4, r3, #1
 8001712:	78fb      	ldrb	r3, [r7, #3]
 8001714:	09db      	lsrs	r3, r3, #7
 8001716:	b2db      	uxtb	r3, r3
 8001718:	f003 0201 	and.w	r2, r3, #1
 800171c:	4613      	mov	r3, r2
 800171e:	005b      	lsls	r3, r3, #1
 8001720:	4413      	add	r3, r2
 8001722:	00da      	lsls	r2, r3, #3
 8001724:	4413      	add	r3, r2
 8001726:	4063      	eors	r3, r4
 8001728:	11db      	asrs	r3, r3, #7
 800172a:	f003 0201 	and.w	r2, r3, #1
 800172e:	4613      	mov	r3, r2
 8001730:	005b      	lsls	r3, r3, #1
 8001732:	4413      	add	r3, r2
 8001734:	00da      	lsls	r2, r3, #3
 8001736:	4413      	add	r3, r2
 8001738:	4043      	eors	r3, r0
 800173a:	005b      	lsls	r3, r3, #1
 800173c:	b258      	sxtb	r0, r3
 800173e:	78fb      	ldrb	r3, [r7, #3]
 8001740:	005c      	lsls	r4, r3, #1
 8001742:	78fb      	ldrb	r3, [r7, #3]
 8001744:	09db      	lsrs	r3, r3, #7
 8001746:	b2db      	uxtb	r3, r3
 8001748:	f003 0201 	and.w	r2, r3, #1
 800174c:	4613      	mov	r3, r2
 800174e:	005b      	lsls	r3, r3, #1
 8001750:	4413      	add	r3, r2
 8001752:	00da      	lsls	r2, r3, #3
 8001754:	4413      	add	r3, r2
 8001756:	4063      	eors	r3, r4
 8001758:	005c      	lsls	r4, r3, #1
 800175a:	78fb      	ldrb	r3, [r7, #3]
 800175c:	005d      	lsls	r5, r3, #1
 800175e:	78fb      	ldrb	r3, [r7, #3]
 8001760:	09db      	lsrs	r3, r3, #7
 8001762:	b2db      	uxtb	r3, r3
 8001764:	f003 0201 	and.w	r2, r3, #1
 8001768:	4613      	mov	r3, r2
 800176a:	005b      	lsls	r3, r3, #1
 800176c:	4413      	add	r3, r2
 800176e:	00da      	lsls	r2, r3, #3
 8001770:	4413      	add	r3, r2
 8001772:	406b      	eors	r3, r5
 8001774:	11db      	asrs	r3, r3, #7
 8001776:	f003 0201 	and.w	r2, r3, #1
 800177a:	4613      	mov	r3, r2
 800177c:	005b      	lsls	r3, r3, #1
 800177e:	4413      	add	r3, r2
 8001780:	00da      	lsls	r2, r3, #3
 8001782:	4413      	add	r3, r2
 8001784:	4063      	eors	r3, r4
 8001786:	11db      	asrs	r3, r3, #7
 8001788:	b2db      	uxtb	r3, r3
 800178a:	f003 0301 	and.w	r3, r3, #1
 800178e:	b2db      	uxtb	r3, r3
 8001790:	461a      	mov	r2, r3
 8001792:	0052      	lsls	r2, r2, #1
 8001794:	4413      	add	r3, r2
 8001796:	461a      	mov	r2, r3
 8001798:	00d4      	lsls	r4, r2, #3
 800179a:	461a      	mov	r2, r3
 800179c:	4623      	mov	r3, r4
 800179e:	4413      	add	r3, r2
 80017a0:	b2db      	uxtb	r3, r3
 80017a2:	b25b      	sxtb	r3, r3
 80017a4:	4043      	eors	r3, r0
 80017a6:	b25b      	sxtb	r3, r3
 80017a8:	404b      	eors	r3, r1
 80017aa:	b259      	sxtb	r1, r3
 80017ac:	78bb      	ldrb	r3, [r7, #2]
 80017ae:	005b      	lsls	r3, r3, #1
 80017b0:	b25a      	sxtb	r2, r3
 80017b2:	78bb      	ldrb	r3, [r7, #2]
 80017b4:	09db      	lsrs	r3, r3, #7
 80017b6:	b2db      	uxtb	r3, r3
 80017b8:	4618      	mov	r0, r3
 80017ba:	0040      	lsls	r0, r0, #1
 80017bc:	4403      	add	r3, r0
 80017be:	4618      	mov	r0, r3
 80017c0:	00c4      	lsls	r4, r0, #3
 80017c2:	4618      	mov	r0, r3
 80017c4:	4623      	mov	r3, r4
 80017c6:	4403      	add	r3, r0
 80017c8:	b2db      	uxtb	r3, r3
 80017ca:	b25b      	sxtb	r3, r3
 80017cc:	4053      	eors	r3, r2
 80017ce:	b25a      	sxtb	r2, r3
 80017d0:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80017d4:	4053      	eors	r3, r2
 80017d6:	b258      	sxtb	r0, r3
 80017d8:	78bb      	ldrb	r3, [r7, #2]
 80017da:	005c      	lsls	r4, r3, #1
 80017dc:	78bb      	ldrb	r3, [r7, #2]
 80017de:	09db      	lsrs	r3, r3, #7
 80017e0:	b2db      	uxtb	r3, r3
 80017e2:	f003 0201 	and.w	r2, r3, #1
 80017e6:	4613      	mov	r3, r2
 80017e8:	005b      	lsls	r3, r3, #1
 80017ea:	4413      	add	r3, r2
 80017ec:	00da      	lsls	r2, r3, #3
 80017ee:	4413      	add	r3, r2
 80017f0:	4063      	eors	r3, r4
 80017f2:	005c      	lsls	r4, r3, #1
 80017f4:	78bb      	ldrb	r3, [r7, #2]
 80017f6:	005d      	lsls	r5, r3, #1
 80017f8:	78bb      	ldrb	r3, [r7, #2]
 80017fa:	09db      	lsrs	r3, r3, #7
 80017fc:	b2db      	uxtb	r3, r3
 80017fe:	f003 0201 	and.w	r2, r3, #1
 8001802:	4613      	mov	r3, r2
 8001804:	005b      	lsls	r3, r3, #1
 8001806:	4413      	add	r3, r2
 8001808:	00da      	lsls	r2, r3, #3
 800180a:	4413      	add	r3, r2
 800180c:	406b      	eors	r3, r5
 800180e:	11db      	asrs	r3, r3, #7
 8001810:	f003 0201 	and.w	r2, r3, #1
 8001814:	4613      	mov	r3, r2
 8001816:	005b      	lsls	r3, r3, #1
 8001818:	4413      	add	r3, r2
 800181a:	00da      	lsls	r2, r3, #3
 800181c:	4413      	add	r3, r2
 800181e:	4063      	eors	r3, r4
 8001820:	005b      	lsls	r3, r3, #1
 8001822:	b25c      	sxtb	r4, r3
 8001824:	78bb      	ldrb	r3, [r7, #2]
 8001826:	005d      	lsls	r5, r3, #1
 8001828:	78bb      	ldrb	r3, [r7, #2]
 800182a:	09db      	lsrs	r3, r3, #7
 800182c:	b2db      	uxtb	r3, r3
 800182e:	f003 0201 	and.w	r2, r3, #1
 8001832:	4613      	mov	r3, r2
 8001834:	005b      	lsls	r3, r3, #1
 8001836:	4413      	add	r3, r2
 8001838:	00da      	lsls	r2, r3, #3
 800183a:	4413      	add	r3, r2
 800183c:	406b      	eors	r3, r5
 800183e:	005d      	lsls	r5, r3, #1
 8001840:	78bb      	ldrb	r3, [r7, #2]
 8001842:	005e      	lsls	r6, r3, #1
 8001844:	78bb      	ldrb	r3, [r7, #2]
 8001846:	09db      	lsrs	r3, r3, #7
 8001848:	b2db      	uxtb	r3, r3
 800184a:	f003 0201 	and.w	r2, r3, #1
 800184e:	4613      	mov	r3, r2
 8001850:	005b      	lsls	r3, r3, #1
 8001852:	4413      	add	r3, r2
 8001854:	00da      	lsls	r2, r3, #3
 8001856:	4413      	add	r3, r2
 8001858:	4073      	eors	r3, r6
 800185a:	11db      	asrs	r3, r3, #7
 800185c:	f003 0201 	and.w	r2, r3, #1
 8001860:	4613      	mov	r3, r2
 8001862:	005b      	lsls	r3, r3, #1
 8001864:	4413      	add	r3, r2
 8001866:	00da      	lsls	r2, r3, #3
 8001868:	4413      	add	r3, r2
 800186a:	406b      	eors	r3, r5
 800186c:	11db      	asrs	r3, r3, #7
 800186e:	b2db      	uxtb	r3, r3
 8001870:	f003 0301 	and.w	r3, r3, #1
 8001874:	b2db      	uxtb	r3, r3
 8001876:	461a      	mov	r2, r3
 8001878:	0052      	lsls	r2, r2, #1
 800187a:	4413      	add	r3, r2
 800187c:	461a      	mov	r2, r3
 800187e:	00d5      	lsls	r5, r2, #3
 8001880:	461a      	mov	r2, r3
 8001882:	462b      	mov	r3, r5
 8001884:	4413      	add	r3, r2
 8001886:	b2db      	uxtb	r3, r3
 8001888:	b25b      	sxtb	r3, r3
 800188a:	4063      	eors	r3, r4
 800188c:	b25b      	sxtb	r3, r3
 800188e:	4043      	eors	r3, r0
 8001890:	b25b      	sxtb	r3, r3
 8001892:	404b      	eors	r3, r1
 8001894:	b259      	sxtb	r1, r3
 8001896:	787b      	ldrb	r3, [r7, #1]
 8001898:	0058      	lsls	r0, r3, #1
 800189a:	787b      	ldrb	r3, [r7, #1]
 800189c:	09db      	lsrs	r3, r3, #7
 800189e:	b2db      	uxtb	r3, r3
 80018a0:	f003 0201 	and.w	r2, r3, #1
 80018a4:	4613      	mov	r3, r2
 80018a6:	005b      	lsls	r3, r3, #1
 80018a8:	4413      	add	r3, r2
 80018aa:	00da      	lsls	r2, r3, #3
 80018ac:	4413      	add	r3, r2
 80018ae:	4043      	eors	r3, r0
 80018b0:	005b      	lsls	r3, r3, #1
 80018b2:	b258      	sxtb	r0, r3
 80018b4:	787b      	ldrb	r3, [r7, #1]
 80018b6:	005c      	lsls	r4, r3, #1
 80018b8:	787b      	ldrb	r3, [r7, #1]
 80018ba:	09db      	lsrs	r3, r3, #7
 80018bc:	b2db      	uxtb	r3, r3
 80018be:	f003 0201 	and.w	r2, r3, #1
 80018c2:	4613      	mov	r3, r2
 80018c4:	005b      	lsls	r3, r3, #1
 80018c6:	4413      	add	r3, r2
 80018c8:	00da      	lsls	r2, r3, #3
 80018ca:	4413      	add	r3, r2
 80018cc:	4063      	eors	r3, r4
 80018ce:	11db      	asrs	r3, r3, #7
 80018d0:	b2db      	uxtb	r3, r3
 80018d2:	f003 0301 	and.w	r3, r3, #1
 80018d6:	b2db      	uxtb	r3, r3
 80018d8:	461a      	mov	r2, r3
 80018da:	0052      	lsls	r2, r2, #1
 80018dc:	4413      	add	r3, r2
 80018de:	461a      	mov	r2, r3
 80018e0:	00d4      	lsls	r4, r2, #3
 80018e2:	461a      	mov	r2, r3
 80018e4:	4623      	mov	r3, r4
 80018e6:	4413      	add	r3, r2
 80018e8:	b2db      	uxtb	r3, r3
 80018ea:	b25b      	sxtb	r3, r3
 80018ec:	4043      	eors	r3, r0
 80018ee:	b25a      	sxtb	r2, r3
 80018f0:	f997 3001 	ldrsb.w	r3, [r7, #1]
 80018f4:	4053      	eors	r3, r2
 80018f6:	b258      	sxtb	r0, r3
 80018f8:	787b      	ldrb	r3, [r7, #1]
 80018fa:	005c      	lsls	r4, r3, #1
 80018fc:	787b      	ldrb	r3, [r7, #1]
 80018fe:	09db      	lsrs	r3, r3, #7
 8001900:	b2db      	uxtb	r3, r3
 8001902:	f003 0201 	and.w	r2, r3, #1
 8001906:	4613      	mov	r3, r2
 8001908:	005b      	lsls	r3, r3, #1
 800190a:	4413      	add	r3, r2
 800190c:	00da      	lsls	r2, r3, #3
 800190e:	4413      	add	r3, r2
 8001910:	4063      	eors	r3, r4
 8001912:	005c      	lsls	r4, r3, #1
 8001914:	787b      	ldrb	r3, [r7, #1]
 8001916:	005d      	lsls	r5, r3, #1
 8001918:	787b      	ldrb	r3, [r7, #1]
 800191a:	09db      	lsrs	r3, r3, #7
 800191c:	b2db      	uxtb	r3, r3
 800191e:	f003 0201 	and.w	r2, r3, #1
 8001922:	4613      	mov	r3, r2
 8001924:	005b      	lsls	r3, r3, #1
 8001926:	4413      	add	r3, r2
 8001928:	00da      	lsls	r2, r3, #3
 800192a:	4413      	add	r3, r2
 800192c:	406b      	eors	r3, r5
 800192e:	11db      	asrs	r3, r3, #7
 8001930:	f003 0201 	and.w	r2, r3, #1
 8001934:	4613      	mov	r3, r2
 8001936:	005b      	lsls	r3, r3, #1
 8001938:	4413      	add	r3, r2
 800193a:	00da      	lsls	r2, r3, #3
 800193c:	4413      	add	r3, r2
 800193e:	4063      	eors	r3, r4
 8001940:	005b      	lsls	r3, r3, #1
 8001942:	b25c      	sxtb	r4, r3
 8001944:	787b      	ldrb	r3, [r7, #1]
 8001946:	005d      	lsls	r5, r3, #1
 8001948:	787b      	ldrb	r3, [r7, #1]
 800194a:	09db      	lsrs	r3, r3, #7
 800194c:	b2db      	uxtb	r3, r3
 800194e:	f003 0201 	and.w	r2, r3, #1
 8001952:	4613      	mov	r3, r2
 8001954:	005b      	lsls	r3, r3, #1
 8001956:	4413      	add	r3, r2
 8001958:	00da      	lsls	r2, r3, #3
 800195a:	4413      	add	r3, r2
 800195c:	406b      	eors	r3, r5
 800195e:	005d      	lsls	r5, r3, #1
 8001960:	787b      	ldrb	r3, [r7, #1]
 8001962:	005e      	lsls	r6, r3, #1
 8001964:	787b      	ldrb	r3, [r7, #1]
 8001966:	09db      	lsrs	r3, r3, #7
 8001968:	b2db      	uxtb	r3, r3
 800196a:	f003 0201 	and.w	r2, r3, #1
 800196e:	4613      	mov	r3, r2
 8001970:	e002      	b.n	8001978 <InvMixColumns+0x344>
 8001972:	bf00      	nop
 8001974:	20000d50 	.word	0x20000d50
 8001978:	005b      	lsls	r3, r3, #1
 800197a:	4413      	add	r3, r2
 800197c:	00da      	lsls	r2, r3, #3
 800197e:	4413      	add	r3, r2
 8001980:	4073      	eors	r3, r6
 8001982:	11db      	asrs	r3, r3, #7
 8001984:	f003 0201 	and.w	r2, r3, #1
 8001988:	4613      	mov	r3, r2
 800198a:	005b      	lsls	r3, r3, #1
 800198c:	4413      	add	r3, r2
 800198e:	00da      	lsls	r2, r3, #3
 8001990:	4413      	add	r3, r2
 8001992:	406b      	eors	r3, r5
 8001994:	11db      	asrs	r3, r3, #7
 8001996:	b2db      	uxtb	r3, r3
 8001998:	f003 0301 	and.w	r3, r3, #1
 800199c:	b2db      	uxtb	r3, r3
 800199e:	461a      	mov	r2, r3
 80019a0:	0052      	lsls	r2, r2, #1
 80019a2:	4413      	add	r3, r2
 80019a4:	461a      	mov	r2, r3
 80019a6:	00d5      	lsls	r5, r2, #3
 80019a8:	461a      	mov	r2, r3
 80019aa:	462b      	mov	r3, r5
 80019ac:	4413      	add	r3, r2
 80019ae:	b2db      	uxtb	r3, r3
 80019b0:	b25b      	sxtb	r3, r3
 80019b2:	4063      	eors	r3, r4
 80019b4:	b25b      	sxtb	r3, r3
 80019b6:	4043      	eors	r3, r0
 80019b8:	b25b      	sxtb	r3, r3
 80019ba:	404b      	eors	r3, r1
 80019bc:	b259      	sxtb	r1, r3
 80019be:	783b      	ldrb	r3, [r7, #0]
 80019c0:	0058      	lsls	r0, r3, #1
 80019c2:	783b      	ldrb	r3, [r7, #0]
 80019c4:	09db      	lsrs	r3, r3, #7
 80019c6:	b2db      	uxtb	r3, r3
 80019c8:	f003 0201 	and.w	r2, r3, #1
 80019cc:	4613      	mov	r3, r2
 80019ce:	005b      	lsls	r3, r3, #1
 80019d0:	4413      	add	r3, r2
 80019d2:	00da      	lsls	r2, r3, #3
 80019d4:	4413      	add	r3, r2
 80019d6:	4043      	eors	r3, r0
 80019d8:	0058      	lsls	r0, r3, #1
 80019da:	783b      	ldrb	r3, [r7, #0]
 80019dc:	005c      	lsls	r4, r3, #1
 80019de:	783b      	ldrb	r3, [r7, #0]
 80019e0:	09db      	lsrs	r3, r3, #7
 80019e2:	b2db      	uxtb	r3, r3
 80019e4:	f003 0201 	and.w	r2, r3, #1
 80019e8:	4613      	mov	r3, r2
 80019ea:	005b      	lsls	r3, r3, #1
 80019ec:	4413      	add	r3, r2
 80019ee:	00da      	lsls	r2, r3, #3
 80019f0:	4413      	add	r3, r2
 80019f2:	4063      	eors	r3, r4
 80019f4:	11db      	asrs	r3, r3, #7
 80019f6:	f003 0201 	and.w	r2, r3, #1
 80019fa:	4613      	mov	r3, r2
 80019fc:	005b      	lsls	r3, r3, #1
 80019fe:	4413      	add	r3, r2
 8001a00:	00da      	lsls	r2, r3, #3
 8001a02:	4413      	add	r3, r2
 8001a04:	4043      	eors	r3, r0
 8001a06:	005b      	lsls	r3, r3, #1
 8001a08:	b258      	sxtb	r0, r3
 8001a0a:	783b      	ldrb	r3, [r7, #0]
 8001a0c:	005c      	lsls	r4, r3, #1
 8001a0e:	783b      	ldrb	r3, [r7, #0]
 8001a10:	09db      	lsrs	r3, r3, #7
 8001a12:	b2db      	uxtb	r3, r3
 8001a14:	f003 0201 	and.w	r2, r3, #1
 8001a18:	4613      	mov	r3, r2
 8001a1a:	005b      	lsls	r3, r3, #1
 8001a1c:	4413      	add	r3, r2
 8001a1e:	00da      	lsls	r2, r3, #3
 8001a20:	4413      	add	r3, r2
 8001a22:	4063      	eors	r3, r4
 8001a24:	005c      	lsls	r4, r3, #1
 8001a26:	783b      	ldrb	r3, [r7, #0]
 8001a28:	005d      	lsls	r5, r3, #1
 8001a2a:	783b      	ldrb	r3, [r7, #0]
 8001a2c:	09db      	lsrs	r3, r3, #7
 8001a2e:	b2db      	uxtb	r3, r3
 8001a30:	f003 0201 	and.w	r2, r3, #1
 8001a34:	4613      	mov	r3, r2
 8001a36:	005b      	lsls	r3, r3, #1
 8001a38:	4413      	add	r3, r2
 8001a3a:	00da      	lsls	r2, r3, #3
 8001a3c:	4413      	add	r3, r2
 8001a3e:	406b      	eors	r3, r5
 8001a40:	11db      	asrs	r3, r3, #7
 8001a42:	f003 0201 	and.w	r2, r3, #1
 8001a46:	4613      	mov	r3, r2
 8001a48:	005b      	lsls	r3, r3, #1
 8001a4a:	4413      	add	r3, r2
 8001a4c:	00da      	lsls	r2, r3, #3
 8001a4e:	4413      	add	r3, r2
 8001a50:	4063      	eors	r3, r4
 8001a52:	11db      	asrs	r3, r3, #7
 8001a54:	b2db      	uxtb	r3, r3
 8001a56:	f003 0301 	and.w	r3, r3, #1
 8001a5a:	b2db      	uxtb	r3, r3
 8001a5c:	461a      	mov	r2, r3
 8001a5e:	0052      	lsls	r2, r2, #1
 8001a60:	4413      	add	r3, r2
 8001a62:	461a      	mov	r2, r3
 8001a64:	00d4      	lsls	r4, r2, #3
 8001a66:	461a      	mov	r2, r3
 8001a68:	4623      	mov	r3, r4
 8001a6a:	4413      	add	r3, r2
 8001a6c:	b2db      	uxtb	r3, r3
 8001a6e:	b25b      	sxtb	r3, r3
 8001a70:	4043      	eors	r3, r0
 8001a72:	b25a      	sxtb	r2, r3
 8001a74:	f997 3000 	ldrsb.w	r3, [r7]
 8001a78:	4053      	eors	r3, r2
 8001a7a:	b25b      	sxtb	r3, r3
 8001a7c:	404b      	eors	r3, r1
 8001a7e:	b25b      	sxtb	r3, r3
 8001a80:	b2d9      	uxtb	r1, r3
 8001a82:	4acd      	ldr	r2, [pc, #820]	; (8001db8 <InvMixColumns+0x784>)
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	4413      	add	r3, r2
 8001a88:	460a      	mov	r2, r1
 8001a8a:	701a      	strb	r2, [r3, #0]
    state[1][i] = Multiply(a, 0x09) ^ Multiply(b, 0x0e) ^ Multiply(c, 0x0b) ^ Multiply(d, 0x0d);
 8001a8c:	78fb      	ldrb	r3, [r7, #3]
 8001a8e:	0059      	lsls	r1, r3, #1
 8001a90:	78fb      	ldrb	r3, [r7, #3]
 8001a92:	09db      	lsrs	r3, r3, #7
 8001a94:	b2db      	uxtb	r3, r3
 8001a96:	f003 0201 	and.w	r2, r3, #1
 8001a9a:	4613      	mov	r3, r2
 8001a9c:	005b      	lsls	r3, r3, #1
 8001a9e:	4413      	add	r3, r2
 8001aa0:	00da      	lsls	r2, r3, #3
 8001aa2:	4413      	add	r3, r2
 8001aa4:	404b      	eors	r3, r1
 8001aa6:	0059      	lsls	r1, r3, #1
 8001aa8:	78fb      	ldrb	r3, [r7, #3]
 8001aaa:	0058      	lsls	r0, r3, #1
 8001aac:	78fb      	ldrb	r3, [r7, #3]
 8001aae:	09db      	lsrs	r3, r3, #7
 8001ab0:	b2db      	uxtb	r3, r3
 8001ab2:	f003 0201 	and.w	r2, r3, #1
 8001ab6:	4613      	mov	r3, r2
 8001ab8:	005b      	lsls	r3, r3, #1
 8001aba:	4413      	add	r3, r2
 8001abc:	00da      	lsls	r2, r3, #3
 8001abe:	4413      	add	r3, r2
 8001ac0:	4043      	eors	r3, r0
 8001ac2:	11db      	asrs	r3, r3, #7
 8001ac4:	f003 0201 	and.w	r2, r3, #1
 8001ac8:	4613      	mov	r3, r2
 8001aca:	005b      	lsls	r3, r3, #1
 8001acc:	4413      	add	r3, r2
 8001ace:	00da      	lsls	r2, r3, #3
 8001ad0:	4413      	add	r3, r2
 8001ad2:	404b      	eors	r3, r1
 8001ad4:	005b      	lsls	r3, r3, #1
 8001ad6:	b259      	sxtb	r1, r3
 8001ad8:	78fb      	ldrb	r3, [r7, #3]
 8001ada:	0058      	lsls	r0, r3, #1
 8001adc:	78fb      	ldrb	r3, [r7, #3]
 8001ade:	09db      	lsrs	r3, r3, #7
 8001ae0:	b2db      	uxtb	r3, r3
 8001ae2:	f003 0201 	and.w	r2, r3, #1
 8001ae6:	4613      	mov	r3, r2
 8001ae8:	005b      	lsls	r3, r3, #1
 8001aea:	4413      	add	r3, r2
 8001aec:	00da      	lsls	r2, r3, #3
 8001aee:	4413      	add	r3, r2
 8001af0:	4043      	eors	r3, r0
 8001af2:	0058      	lsls	r0, r3, #1
 8001af4:	78fb      	ldrb	r3, [r7, #3]
 8001af6:	005c      	lsls	r4, r3, #1
 8001af8:	78fb      	ldrb	r3, [r7, #3]
 8001afa:	09db      	lsrs	r3, r3, #7
 8001afc:	b2db      	uxtb	r3, r3
 8001afe:	f003 0201 	and.w	r2, r3, #1
 8001b02:	4613      	mov	r3, r2
 8001b04:	005b      	lsls	r3, r3, #1
 8001b06:	4413      	add	r3, r2
 8001b08:	00da      	lsls	r2, r3, #3
 8001b0a:	4413      	add	r3, r2
 8001b0c:	4063      	eors	r3, r4
 8001b0e:	11db      	asrs	r3, r3, #7
 8001b10:	f003 0201 	and.w	r2, r3, #1
 8001b14:	4613      	mov	r3, r2
 8001b16:	005b      	lsls	r3, r3, #1
 8001b18:	4413      	add	r3, r2
 8001b1a:	00da      	lsls	r2, r3, #3
 8001b1c:	4413      	add	r3, r2
 8001b1e:	4043      	eors	r3, r0
 8001b20:	11db      	asrs	r3, r3, #7
 8001b22:	b2db      	uxtb	r3, r3
 8001b24:	f003 0301 	and.w	r3, r3, #1
 8001b28:	b2db      	uxtb	r3, r3
 8001b2a:	461a      	mov	r2, r3
 8001b2c:	0052      	lsls	r2, r2, #1
 8001b2e:	4413      	add	r3, r2
 8001b30:	461a      	mov	r2, r3
 8001b32:	00d0      	lsls	r0, r2, #3
 8001b34:	461a      	mov	r2, r3
 8001b36:	4603      	mov	r3, r0
 8001b38:	4413      	add	r3, r2
 8001b3a:	b2db      	uxtb	r3, r3
 8001b3c:	b25b      	sxtb	r3, r3
 8001b3e:	404b      	eors	r3, r1
 8001b40:	b25a      	sxtb	r2, r3
 8001b42:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001b46:	4053      	eors	r3, r2
 8001b48:	b259      	sxtb	r1, r3
 8001b4a:	78bb      	ldrb	r3, [r7, #2]
 8001b4c:	005b      	lsls	r3, r3, #1
 8001b4e:	b25a      	sxtb	r2, r3
 8001b50:	78bb      	ldrb	r3, [r7, #2]
 8001b52:	09db      	lsrs	r3, r3, #7
 8001b54:	b2db      	uxtb	r3, r3
 8001b56:	4618      	mov	r0, r3
 8001b58:	0040      	lsls	r0, r0, #1
 8001b5a:	4403      	add	r3, r0
 8001b5c:	4618      	mov	r0, r3
 8001b5e:	00c4      	lsls	r4, r0, #3
 8001b60:	4618      	mov	r0, r3
 8001b62:	4623      	mov	r3, r4
 8001b64:	4403      	add	r3, r0
 8001b66:	b2db      	uxtb	r3, r3
 8001b68:	b25b      	sxtb	r3, r3
 8001b6a:	4053      	eors	r3, r2
 8001b6c:	b258      	sxtb	r0, r3
 8001b6e:	78bb      	ldrb	r3, [r7, #2]
 8001b70:	005c      	lsls	r4, r3, #1
 8001b72:	78bb      	ldrb	r3, [r7, #2]
 8001b74:	09db      	lsrs	r3, r3, #7
 8001b76:	b2db      	uxtb	r3, r3
 8001b78:	f003 0201 	and.w	r2, r3, #1
 8001b7c:	4613      	mov	r3, r2
 8001b7e:	005b      	lsls	r3, r3, #1
 8001b80:	4413      	add	r3, r2
 8001b82:	00da      	lsls	r2, r3, #3
 8001b84:	4413      	add	r3, r2
 8001b86:	4063      	eors	r3, r4
 8001b88:	005b      	lsls	r3, r3, #1
 8001b8a:	b25c      	sxtb	r4, r3
 8001b8c:	78bb      	ldrb	r3, [r7, #2]
 8001b8e:	005d      	lsls	r5, r3, #1
 8001b90:	78bb      	ldrb	r3, [r7, #2]
 8001b92:	09db      	lsrs	r3, r3, #7
 8001b94:	b2db      	uxtb	r3, r3
 8001b96:	f003 0201 	and.w	r2, r3, #1
 8001b9a:	4613      	mov	r3, r2
 8001b9c:	005b      	lsls	r3, r3, #1
 8001b9e:	4413      	add	r3, r2
 8001ba0:	00da      	lsls	r2, r3, #3
 8001ba2:	4413      	add	r3, r2
 8001ba4:	406b      	eors	r3, r5
 8001ba6:	11db      	asrs	r3, r3, #7
 8001ba8:	b2db      	uxtb	r3, r3
 8001baa:	f003 0301 	and.w	r3, r3, #1
 8001bae:	b2db      	uxtb	r3, r3
 8001bb0:	461a      	mov	r2, r3
 8001bb2:	0052      	lsls	r2, r2, #1
 8001bb4:	4413      	add	r3, r2
 8001bb6:	461a      	mov	r2, r3
 8001bb8:	00d5      	lsls	r5, r2, #3
 8001bba:	461a      	mov	r2, r3
 8001bbc:	462b      	mov	r3, r5
 8001bbe:	4413      	add	r3, r2
 8001bc0:	b2db      	uxtb	r3, r3
 8001bc2:	b25b      	sxtb	r3, r3
 8001bc4:	4063      	eors	r3, r4
 8001bc6:	b25b      	sxtb	r3, r3
 8001bc8:	4043      	eors	r3, r0
 8001bca:	b258      	sxtb	r0, r3
 8001bcc:	78bb      	ldrb	r3, [r7, #2]
 8001bce:	005c      	lsls	r4, r3, #1
 8001bd0:	78bb      	ldrb	r3, [r7, #2]
 8001bd2:	09db      	lsrs	r3, r3, #7
 8001bd4:	b2db      	uxtb	r3, r3
 8001bd6:	f003 0201 	and.w	r2, r3, #1
 8001bda:	4613      	mov	r3, r2
 8001bdc:	005b      	lsls	r3, r3, #1
 8001bde:	4413      	add	r3, r2
 8001be0:	00da      	lsls	r2, r3, #3
 8001be2:	4413      	add	r3, r2
 8001be4:	4063      	eors	r3, r4
 8001be6:	005c      	lsls	r4, r3, #1
 8001be8:	78bb      	ldrb	r3, [r7, #2]
 8001bea:	005d      	lsls	r5, r3, #1
 8001bec:	78bb      	ldrb	r3, [r7, #2]
 8001bee:	09db      	lsrs	r3, r3, #7
 8001bf0:	b2db      	uxtb	r3, r3
 8001bf2:	f003 0201 	and.w	r2, r3, #1
 8001bf6:	4613      	mov	r3, r2
 8001bf8:	005b      	lsls	r3, r3, #1
 8001bfa:	4413      	add	r3, r2
 8001bfc:	00da      	lsls	r2, r3, #3
 8001bfe:	4413      	add	r3, r2
 8001c00:	406b      	eors	r3, r5
 8001c02:	11db      	asrs	r3, r3, #7
 8001c04:	f003 0201 	and.w	r2, r3, #1
 8001c08:	4613      	mov	r3, r2
 8001c0a:	005b      	lsls	r3, r3, #1
 8001c0c:	4413      	add	r3, r2
 8001c0e:	00da      	lsls	r2, r3, #3
 8001c10:	4413      	add	r3, r2
 8001c12:	4063      	eors	r3, r4
 8001c14:	005b      	lsls	r3, r3, #1
 8001c16:	b25c      	sxtb	r4, r3
 8001c18:	78bb      	ldrb	r3, [r7, #2]
 8001c1a:	005d      	lsls	r5, r3, #1
 8001c1c:	78bb      	ldrb	r3, [r7, #2]
 8001c1e:	09db      	lsrs	r3, r3, #7
 8001c20:	b2db      	uxtb	r3, r3
 8001c22:	f003 0201 	and.w	r2, r3, #1
 8001c26:	4613      	mov	r3, r2
 8001c28:	005b      	lsls	r3, r3, #1
 8001c2a:	4413      	add	r3, r2
 8001c2c:	00da      	lsls	r2, r3, #3
 8001c2e:	4413      	add	r3, r2
 8001c30:	406b      	eors	r3, r5
 8001c32:	005d      	lsls	r5, r3, #1
 8001c34:	78bb      	ldrb	r3, [r7, #2]
 8001c36:	005e      	lsls	r6, r3, #1
 8001c38:	78bb      	ldrb	r3, [r7, #2]
 8001c3a:	09db      	lsrs	r3, r3, #7
 8001c3c:	b2db      	uxtb	r3, r3
 8001c3e:	f003 0201 	and.w	r2, r3, #1
 8001c42:	4613      	mov	r3, r2
 8001c44:	005b      	lsls	r3, r3, #1
 8001c46:	4413      	add	r3, r2
 8001c48:	00da      	lsls	r2, r3, #3
 8001c4a:	4413      	add	r3, r2
 8001c4c:	4073      	eors	r3, r6
 8001c4e:	11db      	asrs	r3, r3, #7
 8001c50:	f003 0201 	and.w	r2, r3, #1
 8001c54:	4613      	mov	r3, r2
 8001c56:	005b      	lsls	r3, r3, #1
 8001c58:	4413      	add	r3, r2
 8001c5a:	00da      	lsls	r2, r3, #3
 8001c5c:	4413      	add	r3, r2
 8001c5e:	406b      	eors	r3, r5
 8001c60:	11db      	asrs	r3, r3, #7
 8001c62:	b2db      	uxtb	r3, r3
 8001c64:	f003 0301 	and.w	r3, r3, #1
 8001c68:	b2db      	uxtb	r3, r3
 8001c6a:	461a      	mov	r2, r3
 8001c6c:	0052      	lsls	r2, r2, #1
 8001c6e:	4413      	add	r3, r2
 8001c70:	461a      	mov	r2, r3
 8001c72:	00d5      	lsls	r5, r2, #3
 8001c74:	461a      	mov	r2, r3
 8001c76:	462b      	mov	r3, r5
 8001c78:	4413      	add	r3, r2
 8001c7a:	b2db      	uxtb	r3, r3
 8001c7c:	b25b      	sxtb	r3, r3
 8001c7e:	4063      	eors	r3, r4
 8001c80:	b25b      	sxtb	r3, r3
 8001c82:	4043      	eors	r3, r0
 8001c84:	b25b      	sxtb	r3, r3
 8001c86:	404b      	eors	r3, r1
 8001c88:	b259      	sxtb	r1, r3
 8001c8a:	787b      	ldrb	r3, [r7, #1]
 8001c8c:	005b      	lsls	r3, r3, #1
 8001c8e:	b25a      	sxtb	r2, r3
 8001c90:	787b      	ldrb	r3, [r7, #1]
 8001c92:	09db      	lsrs	r3, r3, #7
 8001c94:	b2db      	uxtb	r3, r3
 8001c96:	4618      	mov	r0, r3
 8001c98:	0040      	lsls	r0, r0, #1
 8001c9a:	4403      	add	r3, r0
 8001c9c:	4618      	mov	r0, r3
 8001c9e:	00c4      	lsls	r4, r0, #3
 8001ca0:	4618      	mov	r0, r3
 8001ca2:	4623      	mov	r3, r4
 8001ca4:	4403      	add	r3, r0
 8001ca6:	b2db      	uxtb	r3, r3
 8001ca8:	b25b      	sxtb	r3, r3
 8001caa:	4053      	eors	r3, r2
 8001cac:	b25a      	sxtb	r2, r3
 8001cae:	f997 3001 	ldrsb.w	r3, [r7, #1]
 8001cb2:	4053      	eors	r3, r2
 8001cb4:	b258      	sxtb	r0, r3
 8001cb6:	787b      	ldrb	r3, [r7, #1]
 8001cb8:	005c      	lsls	r4, r3, #1
 8001cba:	787b      	ldrb	r3, [r7, #1]
 8001cbc:	09db      	lsrs	r3, r3, #7
 8001cbe:	b2db      	uxtb	r3, r3
 8001cc0:	f003 0201 	and.w	r2, r3, #1
 8001cc4:	4613      	mov	r3, r2
 8001cc6:	005b      	lsls	r3, r3, #1
 8001cc8:	4413      	add	r3, r2
 8001cca:	00da      	lsls	r2, r3, #3
 8001ccc:	4413      	add	r3, r2
 8001cce:	4063      	eors	r3, r4
 8001cd0:	005c      	lsls	r4, r3, #1
 8001cd2:	787b      	ldrb	r3, [r7, #1]
 8001cd4:	005d      	lsls	r5, r3, #1
 8001cd6:	787b      	ldrb	r3, [r7, #1]
 8001cd8:	09db      	lsrs	r3, r3, #7
 8001cda:	b2db      	uxtb	r3, r3
 8001cdc:	f003 0201 	and.w	r2, r3, #1
 8001ce0:	4613      	mov	r3, r2
 8001ce2:	005b      	lsls	r3, r3, #1
 8001ce4:	4413      	add	r3, r2
 8001ce6:	00da      	lsls	r2, r3, #3
 8001ce8:	4413      	add	r3, r2
 8001cea:	406b      	eors	r3, r5
 8001cec:	11db      	asrs	r3, r3, #7
 8001cee:	f003 0201 	and.w	r2, r3, #1
 8001cf2:	4613      	mov	r3, r2
 8001cf4:	005b      	lsls	r3, r3, #1
 8001cf6:	4413      	add	r3, r2
 8001cf8:	00da      	lsls	r2, r3, #3
 8001cfa:	4413      	add	r3, r2
 8001cfc:	4063      	eors	r3, r4
 8001cfe:	005b      	lsls	r3, r3, #1
 8001d00:	b25c      	sxtb	r4, r3
 8001d02:	787b      	ldrb	r3, [r7, #1]
 8001d04:	005d      	lsls	r5, r3, #1
 8001d06:	787b      	ldrb	r3, [r7, #1]
 8001d08:	09db      	lsrs	r3, r3, #7
 8001d0a:	b2db      	uxtb	r3, r3
 8001d0c:	f003 0201 	and.w	r2, r3, #1
 8001d10:	4613      	mov	r3, r2
 8001d12:	005b      	lsls	r3, r3, #1
 8001d14:	4413      	add	r3, r2
 8001d16:	00da      	lsls	r2, r3, #3
 8001d18:	4413      	add	r3, r2
 8001d1a:	406b      	eors	r3, r5
 8001d1c:	005d      	lsls	r5, r3, #1
 8001d1e:	787b      	ldrb	r3, [r7, #1]
 8001d20:	005e      	lsls	r6, r3, #1
 8001d22:	787b      	ldrb	r3, [r7, #1]
 8001d24:	09db      	lsrs	r3, r3, #7
 8001d26:	b2db      	uxtb	r3, r3
 8001d28:	f003 0201 	and.w	r2, r3, #1
 8001d2c:	4613      	mov	r3, r2
 8001d2e:	005b      	lsls	r3, r3, #1
 8001d30:	4413      	add	r3, r2
 8001d32:	00da      	lsls	r2, r3, #3
 8001d34:	4413      	add	r3, r2
 8001d36:	4073      	eors	r3, r6
 8001d38:	11db      	asrs	r3, r3, #7
 8001d3a:	f003 0201 	and.w	r2, r3, #1
 8001d3e:	4613      	mov	r3, r2
 8001d40:	005b      	lsls	r3, r3, #1
 8001d42:	4413      	add	r3, r2
 8001d44:	00da      	lsls	r2, r3, #3
 8001d46:	4413      	add	r3, r2
 8001d48:	406b      	eors	r3, r5
 8001d4a:	11db      	asrs	r3, r3, #7
 8001d4c:	b2db      	uxtb	r3, r3
 8001d4e:	f003 0301 	and.w	r3, r3, #1
 8001d52:	b2db      	uxtb	r3, r3
 8001d54:	461a      	mov	r2, r3
 8001d56:	0052      	lsls	r2, r2, #1
 8001d58:	4413      	add	r3, r2
 8001d5a:	461a      	mov	r2, r3
 8001d5c:	00d5      	lsls	r5, r2, #3
 8001d5e:	461a      	mov	r2, r3
 8001d60:	462b      	mov	r3, r5
 8001d62:	4413      	add	r3, r2
 8001d64:	b2db      	uxtb	r3, r3
 8001d66:	b25b      	sxtb	r3, r3
 8001d68:	4063      	eors	r3, r4
 8001d6a:	b25b      	sxtb	r3, r3
 8001d6c:	4043      	eors	r3, r0
 8001d6e:	b25b      	sxtb	r3, r3
 8001d70:	404b      	eors	r3, r1
 8001d72:	b259      	sxtb	r1, r3
 8001d74:	783b      	ldrb	r3, [r7, #0]
 8001d76:	0058      	lsls	r0, r3, #1
 8001d78:	783b      	ldrb	r3, [r7, #0]
 8001d7a:	09db      	lsrs	r3, r3, #7
 8001d7c:	b2db      	uxtb	r3, r3
 8001d7e:	f003 0201 	and.w	r2, r3, #1
 8001d82:	4613      	mov	r3, r2
 8001d84:	005b      	lsls	r3, r3, #1
 8001d86:	4413      	add	r3, r2
 8001d88:	00da      	lsls	r2, r3, #3
 8001d8a:	4413      	add	r3, r2
 8001d8c:	4043      	eors	r3, r0
 8001d8e:	005b      	lsls	r3, r3, #1
 8001d90:	b258      	sxtb	r0, r3
 8001d92:	783b      	ldrb	r3, [r7, #0]
 8001d94:	005c      	lsls	r4, r3, #1
 8001d96:	783b      	ldrb	r3, [r7, #0]
 8001d98:	09db      	lsrs	r3, r3, #7
 8001d9a:	b2db      	uxtb	r3, r3
 8001d9c:	f003 0201 	and.w	r2, r3, #1
 8001da0:	4613      	mov	r3, r2
 8001da2:	005b      	lsls	r3, r3, #1
 8001da4:	4413      	add	r3, r2
 8001da6:	00da      	lsls	r2, r3, #3
 8001da8:	4413      	add	r3, r2
 8001daa:	4063      	eors	r3, r4
 8001dac:	11db      	asrs	r3, r3, #7
 8001dae:	b2db      	uxtb	r3, r3
 8001db0:	f003 0301 	and.w	r3, r3, #1
 8001db4:	b2db      	uxtb	r3, r3
 8001db6:	e001      	b.n	8001dbc <InvMixColumns+0x788>
 8001db8:	20000d50 	.word	0x20000d50
 8001dbc:	461a      	mov	r2, r3
 8001dbe:	0052      	lsls	r2, r2, #1
 8001dc0:	4413      	add	r3, r2
 8001dc2:	461a      	mov	r2, r3
 8001dc4:	00d4      	lsls	r4, r2, #3
 8001dc6:	461a      	mov	r2, r3
 8001dc8:	4623      	mov	r3, r4
 8001dca:	4413      	add	r3, r2
 8001dcc:	b2db      	uxtb	r3, r3
 8001dce:	b25b      	sxtb	r3, r3
 8001dd0:	4043      	eors	r3, r0
 8001dd2:	b25a      	sxtb	r2, r3
 8001dd4:	f997 3000 	ldrsb.w	r3, [r7]
 8001dd8:	4053      	eors	r3, r2
 8001dda:	b258      	sxtb	r0, r3
 8001ddc:	783b      	ldrb	r3, [r7, #0]
 8001dde:	005c      	lsls	r4, r3, #1
 8001de0:	783b      	ldrb	r3, [r7, #0]
 8001de2:	09db      	lsrs	r3, r3, #7
 8001de4:	b2db      	uxtb	r3, r3
 8001de6:	f003 0201 	and.w	r2, r3, #1
 8001dea:	4613      	mov	r3, r2
 8001dec:	005b      	lsls	r3, r3, #1
 8001dee:	4413      	add	r3, r2
 8001df0:	00da      	lsls	r2, r3, #3
 8001df2:	4413      	add	r3, r2
 8001df4:	4063      	eors	r3, r4
 8001df6:	005c      	lsls	r4, r3, #1
 8001df8:	783b      	ldrb	r3, [r7, #0]
 8001dfa:	005d      	lsls	r5, r3, #1
 8001dfc:	783b      	ldrb	r3, [r7, #0]
 8001dfe:	09db      	lsrs	r3, r3, #7
 8001e00:	b2db      	uxtb	r3, r3
 8001e02:	f003 0201 	and.w	r2, r3, #1
 8001e06:	4613      	mov	r3, r2
 8001e08:	005b      	lsls	r3, r3, #1
 8001e0a:	4413      	add	r3, r2
 8001e0c:	00da      	lsls	r2, r3, #3
 8001e0e:	4413      	add	r3, r2
 8001e10:	406b      	eors	r3, r5
 8001e12:	11db      	asrs	r3, r3, #7
 8001e14:	f003 0201 	and.w	r2, r3, #1
 8001e18:	4613      	mov	r3, r2
 8001e1a:	005b      	lsls	r3, r3, #1
 8001e1c:	4413      	add	r3, r2
 8001e1e:	00da      	lsls	r2, r3, #3
 8001e20:	4413      	add	r3, r2
 8001e22:	4063      	eors	r3, r4
 8001e24:	005b      	lsls	r3, r3, #1
 8001e26:	b25c      	sxtb	r4, r3
 8001e28:	783b      	ldrb	r3, [r7, #0]
 8001e2a:	005d      	lsls	r5, r3, #1
 8001e2c:	783b      	ldrb	r3, [r7, #0]
 8001e2e:	09db      	lsrs	r3, r3, #7
 8001e30:	b2db      	uxtb	r3, r3
 8001e32:	f003 0201 	and.w	r2, r3, #1
 8001e36:	4613      	mov	r3, r2
 8001e38:	005b      	lsls	r3, r3, #1
 8001e3a:	4413      	add	r3, r2
 8001e3c:	00da      	lsls	r2, r3, #3
 8001e3e:	4413      	add	r3, r2
 8001e40:	406b      	eors	r3, r5
 8001e42:	005d      	lsls	r5, r3, #1
 8001e44:	783b      	ldrb	r3, [r7, #0]
 8001e46:	005e      	lsls	r6, r3, #1
 8001e48:	783b      	ldrb	r3, [r7, #0]
 8001e4a:	09db      	lsrs	r3, r3, #7
 8001e4c:	b2db      	uxtb	r3, r3
 8001e4e:	f003 0201 	and.w	r2, r3, #1
 8001e52:	4613      	mov	r3, r2
 8001e54:	005b      	lsls	r3, r3, #1
 8001e56:	4413      	add	r3, r2
 8001e58:	00da      	lsls	r2, r3, #3
 8001e5a:	4413      	add	r3, r2
 8001e5c:	4073      	eors	r3, r6
 8001e5e:	11db      	asrs	r3, r3, #7
 8001e60:	f003 0201 	and.w	r2, r3, #1
 8001e64:	4613      	mov	r3, r2
 8001e66:	005b      	lsls	r3, r3, #1
 8001e68:	4413      	add	r3, r2
 8001e6a:	00da      	lsls	r2, r3, #3
 8001e6c:	4413      	add	r3, r2
 8001e6e:	406b      	eors	r3, r5
 8001e70:	11db      	asrs	r3, r3, #7
 8001e72:	b2db      	uxtb	r3, r3
 8001e74:	f003 0301 	and.w	r3, r3, #1
 8001e78:	b2db      	uxtb	r3, r3
 8001e7a:	461a      	mov	r2, r3
 8001e7c:	0052      	lsls	r2, r2, #1
 8001e7e:	4413      	add	r3, r2
 8001e80:	461a      	mov	r2, r3
 8001e82:	00d5      	lsls	r5, r2, #3
 8001e84:	461a      	mov	r2, r3
 8001e86:	462b      	mov	r3, r5
 8001e88:	4413      	add	r3, r2
 8001e8a:	b2db      	uxtb	r3, r3
 8001e8c:	b25b      	sxtb	r3, r3
 8001e8e:	4063      	eors	r3, r4
 8001e90:	b25b      	sxtb	r3, r3
 8001e92:	4043      	eors	r3, r0
 8001e94:	b25b      	sxtb	r3, r3
 8001e96:	404b      	eors	r3, r1
 8001e98:	b25b      	sxtb	r3, r3
 8001e9a:	b2d9      	uxtb	r1, r3
 8001e9c:	4acd      	ldr	r2, [pc, #820]	; (80021d4 <InvMixColumns+0xba0>)
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	4413      	add	r3, r2
 8001ea2:	3304      	adds	r3, #4
 8001ea4:	460a      	mov	r2, r1
 8001ea6:	701a      	strb	r2, [r3, #0]
    state[2][i] = Multiply(a, 0x0d) ^ Multiply(b, 0x09) ^ Multiply(c, 0x0e) ^ Multiply(d, 0x0b);
 8001ea8:	78fb      	ldrb	r3, [r7, #3]
 8001eaa:	0059      	lsls	r1, r3, #1
 8001eac:	78fb      	ldrb	r3, [r7, #3]
 8001eae:	09db      	lsrs	r3, r3, #7
 8001eb0:	b2db      	uxtb	r3, r3
 8001eb2:	f003 0201 	and.w	r2, r3, #1
 8001eb6:	4613      	mov	r3, r2
 8001eb8:	005b      	lsls	r3, r3, #1
 8001eba:	4413      	add	r3, r2
 8001ebc:	00da      	lsls	r2, r3, #3
 8001ebe:	4413      	add	r3, r2
 8001ec0:	404b      	eors	r3, r1
 8001ec2:	005b      	lsls	r3, r3, #1
 8001ec4:	b259      	sxtb	r1, r3
 8001ec6:	78fb      	ldrb	r3, [r7, #3]
 8001ec8:	0058      	lsls	r0, r3, #1
 8001eca:	78fb      	ldrb	r3, [r7, #3]
 8001ecc:	09db      	lsrs	r3, r3, #7
 8001ece:	b2db      	uxtb	r3, r3
 8001ed0:	f003 0201 	and.w	r2, r3, #1
 8001ed4:	4613      	mov	r3, r2
 8001ed6:	005b      	lsls	r3, r3, #1
 8001ed8:	4413      	add	r3, r2
 8001eda:	00da      	lsls	r2, r3, #3
 8001edc:	4413      	add	r3, r2
 8001ede:	4043      	eors	r3, r0
 8001ee0:	11db      	asrs	r3, r3, #7
 8001ee2:	b2db      	uxtb	r3, r3
 8001ee4:	f003 0301 	and.w	r3, r3, #1
 8001ee8:	b2db      	uxtb	r3, r3
 8001eea:	461a      	mov	r2, r3
 8001eec:	0052      	lsls	r2, r2, #1
 8001eee:	4413      	add	r3, r2
 8001ef0:	461a      	mov	r2, r3
 8001ef2:	00d0      	lsls	r0, r2, #3
 8001ef4:	461a      	mov	r2, r3
 8001ef6:	4603      	mov	r3, r0
 8001ef8:	4413      	add	r3, r2
 8001efa:	b2db      	uxtb	r3, r3
 8001efc:	b25b      	sxtb	r3, r3
 8001efe:	404b      	eors	r3, r1
 8001f00:	b25a      	sxtb	r2, r3
 8001f02:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001f06:	4053      	eors	r3, r2
 8001f08:	b259      	sxtb	r1, r3
 8001f0a:	78fb      	ldrb	r3, [r7, #3]
 8001f0c:	0058      	lsls	r0, r3, #1
 8001f0e:	78fb      	ldrb	r3, [r7, #3]
 8001f10:	09db      	lsrs	r3, r3, #7
 8001f12:	b2db      	uxtb	r3, r3
 8001f14:	f003 0201 	and.w	r2, r3, #1
 8001f18:	4613      	mov	r3, r2
 8001f1a:	005b      	lsls	r3, r3, #1
 8001f1c:	4413      	add	r3, r2
 8001f1e:	00da      	lsls	r2, r3, #3
 8001f20:	4413      	add	r3, r2
 8001f22:	4043      	eors	r3, r0
 8001f24:	0058      	lsls	r0, r3, #1
 8001f26:	78fb      	ldrb	r3, [r7, #3]
 8001f28:	005c      	lsls	r4, r3, #1
 8001f2a:	78fb      	ldrb	r3, [r7, #3]
 8001f2c:	09db      	lsrs	r3, r3, #7
 8001f2e:	b2db      	uxtb	r3, r3
 8001f30:	f003 0201 	and.w	r2, r3, #1
 8001f34:	4613      	mov	r3, r2
 8001f36:	005b      	lsls	r3, r3, #1
 8001f38:	4413      	add	r3, r2
 8001f3a:	00da      	lsls	r2, r3, #3
 8001f3c:	4413      	add	r3, r2
 8001f3e:	4063      	eors	r3, r4
 8001f40:	11db      	asrs	r3, r3, #7
 8001f42:	f003 0201 	and.w	r2, r3, #1
 8001f46:	4613      	mov	r3, r2
 8001f48:	005b      	lsls	r3, r3, #1
 8001f4a:	4413      	add	r3, r2
 8001f4c:	00da      	lsls	r2, r3, #3
 8001f4e:	4413      	add	r3, r2
 8001f50:	4043      	eors	r3, r0
 8001f52:	005b      	lsls	r3, r3, #1
 8001f54:	b258      	sxtb	r0, r3
 8001f56:	78fb      	ldrb	r3, [r7, #3]
 8001f58:	005c      	lsls	r4, r3, #1
 8001f5a:	78fb      	ldrb	r3, [r7, #3]
 8001f5c:	09db      	lsrs	r3, r3, #7
 8001f5e:	b2db      	uxtb	r3, r3
 8001f60:	f003 0201 	and.w	r2, r3, #1
 8001f64:	4613      	mov	r3, r2
 8001f66:	005b      	lsls	r3, r3, #1
 8001f68:	4413      	add	r3, r2
 8001f6a:	00da      	lsls	r2, r3, #3
 8001f6c:	4413      	add	r3, r2
 8001f6e:	4063      	eors	r3, r4
 8001f70:	005c      	lsls	r4, r3, #1
 8001f72:	78fb      	ldrb	r3, [r7, #3]
 8001f74:	005d      	lsls	r5, r3, #1
 8001f76:	78fb      	ldrb	r3, [r7, #3]
 8001f78:	09db      	lsrs	r3, r3, #7
 8001f7a:	b2db      	uxtb	r3, r3
 8001f7c:	f003 0201 	and.w	r2, r3, #1
 8001f80:	4613      	mov	r3, r2
 8001f82:	005b      	lsls	r3, r3, #1
 8001f84:	4413      	add	r3, r2
 8001f86:	00da      	lsls	r2, r3, #3
 8001f88:	4413      	add	r3, r2
 8001f8a:	406b      	eors	r3, r5
 8001f8c:	11db      	asrs	r3, r3, #7
 8001f8e:	f003 0201 	and.w	r2, r3, #1
 8001f92:	4613      	mov	r3, r2
 8001f94:	005b      	lsls	r3, r3, #1
 8001f96:	4413      	add	r3, r2
 8001f98:	00da      	lsls	r2, r3, #3
 8001f9a:	4413      	add	r3, r2
 8001f9c:	4063      	eors	r3, r4
 8001f9e:	11db      	asrs	r3, r3, #7
 8001fa0:	b2db      	uxtb	r3, r3
 8001fa2:	f003 0301 	and.w	r3, r3, #1
 8001fa6:	b2db      	uxtb	r3, r3
 8001fa8:	461a      	mov	r2, r3
 8001faa:	0052      	lsls	r2, r2, #1
 8001fac:	4413      	add	r3, r2
 8001fae:	461a      	mov	r2, r3
 8001fb0:	00d4      	lsls	r4, r2, #3
 8001fb2:	461a      	mov	r2, r3
 8001fb4:	4623      	mov	r3, r4
 8001fb6:	4413      	add	r3, r2
 8001fb8:	b2db      	uxtb	r3, r3
 8001fba:	b25b      	sxtb	r3, r3
 8001fbc:	4043      	eors	r3, r0
 8001fbe:	b25b      	sxtb	r3, r3
 8001fc0:	404b      	eors	r3, r1
 8001fc2:	b259      	sxtb	r1, r3
 8001fc4:	78bb      	ldrb	r3, [r7, #2]
 8001fc6:	0058      	lsls	r0, r3, #1
 8001fc8:	78bb      	ldrb	r3, [r7, #2]
 8001fca:	09db      	lsrs	r3, r3, #7
 8001fcc:	b2db      	uxtb	r3, r3
 8001fce:	f003 0201 	and.w	r2, r3, #1
 8001fd2:	4613      	mov	r3, r2
 8001fd4:	005b      	lsls	r3, r3, #1
 8001fd6:	4413      	add	r3, r2
 8001fd8:	00da      	lsls	r2, r3, #3
 8001fda:	4413      	add	r3, r2
 8001fdc:	4043      	eors	r3, r0
 8001fde:	0058      	lsls	r0, r3, #1
 8001fe0:	78bb      	ldrb	r3, [r7, #2]
 8001fe2:	005c      	lsls	r4, r3, #1
 8001fe4:	78bb      	ldrb	r3, [r7, #2]
 8001fe6:	09db      	lsrs	r3, r3, #7
 8001fe8:	b2db      	uxtb	r3, r3
 8001fea:	f003 0201 	and.w	r2, r3, #1
 8001fee:	4613      	mov	r3, r2
 8001ff0:	005b      	lsls	r3, r3, #1
 8001ff2:	4413      	add	r3, r2
 8001ff4:	00da      	lsls	r2, r3, #3
 8001ff6:	4413      	add	r3, r2
 8001ff8:	4063      	eors	r3, r4
 8001ffa:	11db      	asrs	r3, r3, #7
 8001ffc:	f003 0201 	and.w	r2, r3, #1
 8002000:	4613      	mov	r3, r2
 8002002:	005b      	lsls	r3, r3, #1
 8002004:	4413      	add	r3, r2
 8002006:	00da      	lsls	r2, r3, #3
 8002008:	4413      	add	r3, r2
 800200a:	4043      	eors	r3, r0
 800200c:	005b      	lsls	r3, r3, #1
 800200e:	b258      	sxtb	r0, r3
 8002010:	78bb      	ldrb	r3, [r7, #2]
 8002012:	005c      	lsls	r4, r3, #1
 8002014:	78bb      	ldrb	r3, [r7, #2]
 8002016:	09db      	lsrs	r3, r3, #7
 8002018:	b2db      	uxtb	r3, r3
 800201a:	f003 0201 	and.w	r2, r3, #1
 800201e:	4613      	mov	r3, r2
 8002020:	005b      	lsls	r3, r3, #1
 8002022:	4413      	add	r3, r2
 8002024:	00da      	lsls	r2, r3, #3
 8002026:	4413      	add	r3, r2
 8002028:	4063      	eors	r3, r4
 800202a:	005c      	lsls	r4, r3, #1
 800202c:	78bb      	ldrb	r3, [r7, #2]
 800202e:	005d      	lsls	r5, r3, #1
 8002030:	78bb      	ldrb	r3, [r7, #2]
 8002032:	09db      	lsrs	r3, r3, #7
 8002034:	b2db      	uxtb	r3, r3
 8002036:	f003 0201 	and.w	r2, r3, #1
 800203a:	4613      	mov	r3, r2
 800203c:	005b      	lsls	r3, r3, #1
 800203e:	4413      	add	r3, r2
 8002040:	00da      	lsls	r2, r3, #3
 8002042:	4413      	add	r3, r2
 8002044:	406b      	eors	r3, r5
 8002046:	11db      	asrs	r3, r3, #7
 8002048:	f003 0201 	and.w	r2, r3, #1
 800204c:	4613      	mov	r3, r2
 800204e:	005b      	lsls	r3, r3, #1
 8002050:	4413      	add	r3, r2
 8002052:	00da      	lsls	r2, r3, #3
 8002054:	4413      	add	r3, r2
 8002056:	4063      	eors	r3, r4
 8002058:	11db      	asrs	r3, r3, #7
 800205a:	b2db      	uxtb	r3, r3
 800205c:	f003 0301 	and.w	r3, r3, #1
 8002060:	b2db      	uxtb	r3, r3
 8002062:	461a      	mov	r2, r3
 8002064:	0052      	lsls	r2, r2, #1
 8002066:	4413      	add	r3, r2
 8002068:	461a      	mov	r2, r3
 800206a:	00d4      	lsls	r4, r2, #3
 800206c:	461a      	mov	r2, r3
 800206e:	4623      	mov	r3, r4
 8002070:	4413      	add	r3, r2
 8002072:	b2db      	uxtb	r3, r3
 8002074:	b25b      	sxtb	r3, r3
 8002076:	4043      	eors	r3, r0
 8002078:	b25a      	sxtb	r2, r3
 800207a:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800207e:	4053      	eors	r3, r2
 8002080:	b25b      	sxtb	r3, r3
 8002082:	404b      	eors	r3, r1
 8002084:	b259      	sxtb	r1, r3
 8002086:	787b      	ldrb	r3, [r7, #1]
 8002088:	005b      	lsls	r3, r3, #1
 800208a:	b25a      	sxtb	r2, r3
 800208c:	787b      	ldrb	r3, [r7, #1]
 800208e:	09db      	lsrs	r3, r3, #7
 8002090:	b2db      	uxtb	r3, r3
 8002092:	4618      	mov	r0, r3
 8002094:	0040      	lsls	r0, r0, #1
 8002096:	4403      	add	r3, r0
 8002098:	4618      	mov	r0, r3
 800209a:	00c4      	lsls	r4, r0, #3
 800209c:	4618      	mov	r0, r3
 800209e:	4623      	mov	r3, r4
 80020a0:	4403      	add	r3, r0
 80020a2:	b2db      	uxtb	r3, r3
 80020a4:	b25b      	sxtb	r3, r3
 80020a6:	4053      	eors	r3, r2
 80020a8:	b258      	sxtb	r0, r3
 80020aa:	787b      	ldrb	r3, [r7, #1]
 80020ac:	005c      	lsls	r4, r3, #1
 80020ae:	787b      	ldrb	r3, [r7, #1]
 80020b0:	09db      	lsrs	r3, r3, #7
 80020b2:	b2db      	uxtb	r3, r3
 80020b4:	f003 0201 	and.w	r2, r3, #1
 80020b8:	4613      	mov	r3, r2
 80020ba:	005b      	lsls	r3, r3, #1
 80020bc:	4413      	add	r3, r2
 80020be:	00da      	lsls	r2, r3, #3
 80020c0:	4413      	add	r3, r2
 80020c2:	4063      	eors	r3, r4
 80020c4:	005b      	lsls	r3, r3, #1
 80020c6:	b25c      	sxtb	r4, r3
 80020c8:	787b      	ldrb	r3, [r7, #1]
 80020ca:	005d      	lsls	r5, r3, #1
 80020cc:	787b      	ldrb	r3, [r7, #1]
 80020ce:	09db      	lsrs	r3, r3, #7
 80020d0:	b2db      	uxtb	r3, r3
 80020d2:	f003 0201 	and.w	r2, r3, #1
 80020d6:	4613      	mov	r3, r2
 80020d8:	005b      	lsls	r3, r3, #1
 80020da:	4413      	add	r3, r2
 80020dc:	00da      	lsls	r2, r3, #3
 80020de:	4413      	add	r3, r2
 80020e0:	406b      	eors	r3, r5
 80020e2:	11db      	asrs	r3, r3, #7
 80020e4:	b2db      	uxtb	r3, r3
 80020e6:	f003 0301 	and.w	r3, r3, #1
 80020ea:	b2db      	uxtb	r3, r3
 80020ec:	461a      	mov	r2, r3
 80020ee:	0052      	lsls	r2, r2, #1
 80020f0:	4413      	add	r3, r2
 80020f2:	461a      	mov	r2, r3
 80020f4:	00d5      	lsls	r5, r2, #3
 80020f6:	461a      	mov	r2, r3
 80020f8:	462b      	mov	r3, r5
 80020fa:	4413      	add	r3, r2
 80020fc:	b2db      	uxtb	r3, r3
 80020fe:	b25b      	sxtb	r3, r3
 8002100:	4063      	eors	r3, r4
 8002102:	b25b      	sxtb	r3, r3
 8002104:	4043      	eors	r3, r0
 8002106:	b258      	sxtb	r0, r3
 8002108:	787b      	ldrb	r3, [r7, #1]
 800210a:	005c      	lsls	r4, r3, #1
 800210c:	787b      	ldrb	r3, [r7, #1]
 800210e:	09db      	lsrs	r3, r3, #7
 8002110:	b2db      	uxtb	r3, r3
 8002112:	f003 0201 	and.w	r2, r3, #1
 8002116:	4613      	mov	r3, r2
 8002118:	005b      	lsls	r3, r3, #1
 800211a:	4413      	add	r3, r2
 800211c:	00da      	lsls	r2, r3, #3
 800211e:	4413      	add	r3, r2
 8002120:	4063      	eors	r3, r4
 8002122:	005c      	lsls	r4, r3, #1
 8002124:	787b      	ldrb	r3, [r7, #1]
 8002126:	005d      	lsls	r5, r3, #1
 8002128:	787b      	ldrb	r3, [r7, #1]
 800212a:	09db      	lsrs	r3, r3, #7
 800212c:	b2db      	uxtb	r3, r3
 800212e:	f003 0201 	and.w	r2, r3, #1
 8002132:	4613      	mov	r3, r2
 8002134:	005b      	lsls	r3, r3, #1
 8002136:	4413      	add	r3, r2
 8002138:	00da      	lsls	r2, r3, #3
 800213a:	4413      	add	r3, r2
 800213c:	406b      	eors	r3, r5
 800213e:	11db      	asrs	r3, r3, #7
 8002140:	f003 0201 	and.w	r2, r3, #1
 8002144:	4613      	mov	r3, r2
 8002146:	005b      	lsls	r3, r3, #1
 8002148:	4413      	add	r3, r2
 800214a:	00da      	lsls	r2, r3, #3
 800214c:	4413      	add	r3, r2
 800214e:	4063      	eors	r3, r4
 8002150:	005b      	lsls	r3, r3, #1
 8002152:	b25c      	sxtb	r4, r3
 8002154:	787b      	ldrb	r3, [r7, #1]
 8002156:	005d      	lsls	r5, r3, #1
 8002158:	787b      	ldrb	r3, [r7, #1]
 800215a:	09db      	lsrs	r3, r3, #7
 800215c:	b2db      	uxtb	r3, r3
 800215e:	f003 0201 	and.w	r2, r3, #1
 8002162:	4613      	mov	r3, r2
 8002164:	005b      	lsls	r3, r3, #1
 8002166:	4413      	add	r3, r2
 8002168:	00da      	lsls	r2, r3, #3
 800216a:	4413      	add	r3, r2
 800216c:	406b      	eors	r3, r5
 800216e:	005d      	lsls	r5, r3, #1
 8002170:	787b      	ldrb	r3, [r7, #1]
 8002172:	005e      	lsls	r6, r3, #1
 8002174:	787b      	ldrb	r3, [r7, #1]
 8002176:	09db      	lsrs	r3, r3, #7
 8002178:	b2db      	uxtb	r3, r3
 800217a:	f003 0201 	and.w	r2, r3, #1
 800217e:	4613      	mov	r3, r2
 8002180:	005b      	lsls	r3, r3, #1
 8002182:	4413      	add	r3, r2
 8002184:	00da      	lsls	r2, r3, #3
 8002186:	4413      	add	r3, r2
 8002188:	4073      	eors	r3, r6
 800218a:	11db      	asrs	r3, r3, #7
 800218c:	f003 0201 	and.w	r2, r3, #1
 8002190:	4613      	mov	r3, r2
 8002192:	005b      	lsls	r3, r3, #1
 8002194:	4413      	add	r3, r2
 8002196:	00da      	lsls	r2, r3, #3
 8002198:	4413      	add	r3, r2
 800219a:	406b      	eors	r3, r5
 800219c:	11db      	asrs	r3, r3, #7
 800219e:	b2db      	uxtb	r3, r3
 80021a0:	f003 0301 	and.w	r3, r3, #1
 80021a4:	b2db      	uxtb	r3, r3
 80021a6:	461a      	mov	r2, r3
 80021a8:	0052      	lsls	r2, r2, #1
 80021aa:	4413      	add	r3, r2
 80021ac:	461a      	mov	r2, r3
 80021ae:	00d5      	lsls	r5, r2, #3
 80021b0:	461a      	mov	r2, r3
 80021b2:	462b      	mov	r3, r5
 80021b4:	4413      	add	r3, r2
 80021b6:	b2db      	uxtb	r3, r3
 80021b8:	b25b      	sxtb	r3, r3
 80021ba:	4063      	eors	r3, r4
 80021bc:	b25b      	sxtb	r3, r3
 80021be:	4043      	eors	r3, r0
 80021c0:	b25b      	sxtb	r3, r3
 80021c2:	404b      	eors	r3, r1
 80021c4:	b259      	sxtb	r1, r3
 80021c6:	783b      	ldrb	r3, [r7, #0]
 80021c8:	005b      	lsls	r3, r3, #1
 80021ca:	b25a      	sxtb	r2, r3
 80021cc:	783b      	ldrb	r3, [r7, #0]
 80021ce:	09db      	lsrs	r3, r3, #7
 80021d0:	e002      	b.n	80021d8 <InvMixColumns+0xba4>
 80021d2:	bf00      	nop
 80021d4:	20000d50 	.word	0x20000d50
 80021d8:	b2db      	uxtb	r3, r3
 80021da:	4618      	mov	r0, r3
 80021dc:	0040      	lsls	r0, r0, #1
 80021de:	4403      	add	r3, r0
 80021e0:	4618      	mov	r0, r3
 80021e2:	00c4      	lsls	r4, r0, #3
 80021e4:	4618      	mov	r0, r3
 80021e6:	4623      	mov	r3, r4
 80021e8:	4403      	add	r3, r0
 80021ea:	b2db      	uxtb	r3, r3
 80021ec:	b25b      	sxtb	r3, r3
 80021ee:	4053      	eors	r3, r2
 80021f0:	b25a      	sxtb	r2, r3
 80021f2:	f997 3000 	ldrsb.w	r3, [r7]
 80021f6:	4053      	eors	r3, r2
 80021f8:	b258      	sxtb	r0, r3
 80021fa:	783b      	ldrb	r3, [r7, #0]
 80021fc:	005c      	lsls	r4, r3, #1
 80021fe:	783b      	ldrb	r3, [r7, #0]
 8002200:	09db      	lsrs	r3, r3, #7
 8002202:	b2db      	uxtb	r3, r3
 8002204:	f003 0201 	and.w	r2, r3, #1
 8002208:	4613      	mov	r3, r2
 800220a:	005b      	lsls	r3, r3, #1
 800220c:	4413      	add	r3, r2
 800220e:	00da      	lsls	r2, r3, #3
 8002210:	4413      	add	r3, r2
 8002212:	4063      	eors	r3, r4
 8002214:	005c      	lsls	r4, r3, #1
 8002216:	783b      	ldrb	r3, [r7, #0]
 8002218:	005d      	lsls	r5, r3, #1
 800221a:	783b      	ldrb	r3, [r7, #0]
 800221c:	09db      	lsrs	r3, r3, #7
 800221e:	b2db      	uxtb	r3, r3
 8002220:	f003 0201 	and.w	r2, r3, #1
 8002224:	4613      	mov	r3, r2
 8002226:	005b      	lsls	r3, r3, #1
 8002228:	4413      	add	r3, r2
 800222a:	00da      	lsls	r2, r3, #3
 800222c:	4413      	add	r3, r2
 800222e:	406b      	eors	r3, r5
 8002230:	11db      	asrs	r3, r3, #7
 8002232:	f003 0201 	and.w	r2, r3, #1
 8002236:	4613      	mov	r3, r2
 8002238:	005b      	lsls	r3, r3, #1
 800223a:	4413      	add	r3, r2
 800223c:	00da      	lsls	r2, r3, #3
 800223e:	4413      	add	r3, r2
 8002240:	4063      	eors	r3, r4
 8002242:	005b      	lsls	r3, r3, #1
 8002244:	b25c      	sxtb	r4, r3
 8002246:	783b      	ldrb	r3, [r7, #0]
 8002248:	005d      	lsls	r5, r3, #1
 800224a:	783b      	ldrb	r3, [r7, #0]
 800224c:	09db      	lsrs	r3, r3, #7
 800224e:	b2db      	uxtb	r3, r3
 8002250:	f003 0201 	and.w	r2, r3, #1
 8002254:	4613      	mov	r3, r2
 8002256:	005b      	lsls	r3, r3, #1
 8002258:	4413      	add	r3, r2
 800225a:	00da      	lsls	r2, r3, #3
 800225c:	4413      	add	r3, r2
 800225e:	406b      	eors	r3, r5
 8002260:	005d      	lsls	r5, r3, #1
 8002262:	783b      	ldrb	r3, [r7, #0]
 8002264:	005e      	lsls	r6, r3, #1
 8002266:	783b      	ldrb	r3, [r7, #0]
 8002268:	09db      	lsrs	r3, r3, #7
 800226a:	b2db      	uxtb	r3, r3
 800226c:	f003 0201 	and.w	r2, r3, #1
 8002270:	4613      	mov	r3, r2
 8002272:	005b      	lsls	r3, r3, #1
 8002274:	4413      	add	r3, r2
 8002276:	00da      	lsls	r2, r3, #3
 8002278:	4413      	add	r3, r2
 800227a:	4073      	eors	r3, r6
 800227c:	11db      	asrs	r3, r3, #7
 800227e:	f003 0201 	and.w	r2, r3, #1
 8002282:	4613      	mov	r3, r2
 8002284:	005b      	lsls	r3, r3, #1
 8002286:	4413      	add	r3, r2
 8002288:	00da      	lsls	r2, r3, #3
 800228a:	4413      	add	r3, r2
 800228c:	406b      	eors	r3, r5
 800228e:	11db      	asrs	r3, r3, #7
 8002290:	b2db      	uxtb	r3, r3
 8002292:	f003 0301 	and.w	r3, r3, #1
 8002296:	b2db      	uxtb	r3, r3
 8002298:	461a      	mov	r2, r3
 800229a:	0052      	lsls	r2, r2, #1
 800229c:	4413      	add	r3, r2
 800229e:	461a      	mov	r2, r3
 80022a0:	00d5      	lsls	r5, r2, #3
 80022a2:	461a      	mov	r2, r3
 80022a4:	462b      	mov	r3, r5
 80022a6:	4413      	add	r3, r2
 80022a8:	b2db      	uxtb	r3, r3
 80022aa:	b25b      	sxtb	r3, r3
 80022ac:	4063      	eors	r3, r4
 80022ae:	b25b      	sxtb	r3, r3
 80022b0:	4043      	eors	r3, r0
 80022b2:	b25b      	sxtb	r3, r3
 80022b4:	404b      	eors	r3, r1
 80022b6:	b25b      	sxtb	r3, r3
 80022b8:	b2d9      	uxtb	r1, r3
 80022ba:	4acd      	ldr	r2, [pc, #820]	; (80025f0 <InvMixColumns+0xfbc>)
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	4413      	add	r3, r2
 80022c0:	3308      	adds	r3, #8
 80022c2:	460a      	mov	r2, r1
 80022c4:	701a      	strb	r2, [r3, #0]
    state[3][i] = Multiply(a, 0x0b) ^ Multiply(b, 0x0d) ^ Multiply(c, 0x09) ^ Multiply(d, 0x0e);
 80022c6:	78fb      	ldrb	r3, [r7, #3]
 80022c8:	005b      	lsls	r3, r3, #1
 80022ca:	b25a      	sxtb	r2, r3
 80022cc:	78fb      	ldrb	r3, [r7, #3]
 80022ce:	09db      	lsrs	r3, r3, #7
 80022d0:	b2db      	uxtb	r3, r3
 80022d2:	4619      	mov	r1, r3
 80022d4:	0049      	lsls	r1, r1, #1
 80022d6:	440b      	add	r3, r1
 80022d8:	4619      	mov	r1, r3
 80022da:	00c8      	lsls	r0, r1, #3
 80022dc:	4619      	mov	r1, r3
 80022de:	4603      	mov	r3, r0
 80022e0:	440b      	add	r3, r1
 80022e2:	b2db      	uxtb	r3, r3
 80022e4:	b25b      	sxtb	r3, r3
 80022e6:	4053      	eors	r3, r2
 80022e8:	b25a      	sxtb	r2, r3
 80022ea:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80022ee:	4053      	eors	r3, r2
 80022f0:	b259      	sxtb	r1, r3
 80022f2:	78fb      	ldrb	r3, [r7, #3]
 80022f4:	0058      	lsls	r0, r3, #1
 80022f6:	78fb      	ldrb	r3, [r7, #3]
 80022f8:	09db      	lsrs	r3, r3, #7
 80022fa:	b2db      	uxtb	r3, r3
 80022fc:	f003 0201 	and.w	r2, r3, #1
 8002300:	4613      	mov	r3, r2
 8002302:	005b      	lsls	r3, r3, #1
 8002304:	4413      	add	r3, r2
 8002306:	00da      	lsls	r2, r3, #3
 8002308:	4413      	add	r3, r2
 800230a:	4043      	eors	r3, r0
 800230c:	0058      	lsls	r0, r3, #1
 800230e:	78fb      	ldrb	r3, [r7, #3]
 8002310:	005c      	lsls	r4, r3, #1
 8002312:	78fb      	ldrb	r3, [r7, #3]
 8002314:	09db      	lsrs	r3, r3, #7
 8002316:	b2db      	uxtb	r3, r3
 8002318:	f003 0201 	and.w	r2, r3, #1
 800231c:	4613      	mov	r3, r2
 800231e:	005b      	lsls	r3, r3, #1
 8002320:	4413      	add	r3, r2
 8002322:	00da      	lsls	r2, r3, #3
 8002324:	4413      	add	r3, r2
 8002326:	4063      	eors	r3, r4
 8002328:	11db      	asrs	r3, r3, #7
 800232a:	f003 0201 	and.w	r2, r3, #1
 800232e:	4613      	mov	r3, r2
 8002330:	005b      	lsls	r3, r3, #1
 8002332:	4413      	add	r3, r2
 8002334:	00da      	lsls	r2, r3, #3
 8002336:	4413      	add	r3, r2
 8002338:	4043      	eors	r3, r0
 800233a:	005b      	lsls	r3, r3, #1
 800233c:	b258      	sxtb	r0, r3
 800233e:	78fb      	ldrb	r3, [r7, #3]
 8002340:	005c      	lsls	r4, r3, #1
 8002342:	78fb      	ldrb	r3, [r7, #3]
 8002344:	09db      	lsrs	r3, r3, #7
 8002346:	b2db      	uxtb	r3, r3
 8002348:	f003 0201 	and.w	r2, r3, #1
 800234c:	4613      	mov	r3, r2
 800234e:	005b      	lsls	r3, r3, #1
 8002350:	4413      	add	r3, r2
 8002352:	00da      	lsls	r2, r3, #3
 8002354:	4413      	add	r3, r2
 8002356:	4063      	eors	r3, r4
 8002358:	005c      	lsls	r4, r3, #1
 800235a:	78fb      	ldrb	r3, [r7, #3]
 800235c:	005d      	lsls	r5, r3, #1
 800235e:	78fb      	ldrb	r3, [r7, #3]
 8002360:	09db      	lsrs	r3, r3, #7
 8002362:	b2db      	uxtb	r3, r3
 8002364:	f003 0201 	and.w	r2, r3, #1
 8002368:	4613      	mov	r3, r2
 800236a:	005b      	lsls	r3, r3, #1
 800236c:	4413      	add	r3, r2
 800236e:	00da      	lsls	r2, r3, #3
 8002370:	4413      	add	r3, r2
 8002372:	406b      	eors	r3, r5
 8002374:	11db      	asrs	r3, r3, #7
 8002376:	f003 0201 	and.w	r2, r3, #1
 800237a:	4613      	mov	r3, r2
 800237c:	005b      	lsls	r3, r3, #1
 800237e:	4413      	add	r3, r2
 8002380:	00da      	lsls	r2, r3, #3
 8002382:	4413      	add	r3, r2
 8002384:	4063      	eors	r3, r4
 8002386:	11db      	asrs	r3, r3, #7
 8002388:	b2db      	uxtb	r3, r3
 800238a:	f003 0301 	and.w	r3, r3, #1
 800238e:	b2db      	uxtb	r3, r3
 8002390:	461a      	mov	r2, r3
 8002392:	0052      	lsls	r2, r2, #1
 8002394:	4413      	add	r3, r2
 8002396:	461a      	mov	r2, r3
 8002398:	00d4      	lsls	r4, r2, #3
 800239a:	461a      	mov	r2, r3
 800239c:	4623      	mov	r3, r4
 800239e:	4413      	add	r3, r2
 80023a0:	b2db      	uxtb	r3, r3
 80023a2:	b25b      	sxtb	r3, r3
 80023a4:	4043      	eors	r3, r0
 80023a6:	b25b      	sxtb	r3, r3
 80023a8:	404b      	eors	r3, r1
 80023aa:	b259      	sxtb	r1, r3
 80023ac:	78bb      	ldrb	r3, [r7, #2]
 80023ae:	0058      	lsls	r0, r3, #1
 80023b0:	78bb      	ldrb	r3, [r7, #2]
 80023b2:	09db      	lsrs	r3, r3, #7
 80023b4:	b2db      	uxtb	r3, r3
 80023b6:	f003 0201 	and.w	r2, r3, #1
 80023ba:	4613      	mov	r3, r2
 80023bc:	005b      	lsls	r3, r3, #1
 80023be:	4413      	add	r3, r2
 80023c0:	00da      	lsls	r2, r3, #3
 80023c2:	4413      	add	r3, r2
 80023c4:	4043      	eors	r3, r0
 80023c6:	005b      	lsls	r3, r3, #1
 80023c8:	b258      	sxtb	r0, r3
 80023ca:	78bb      	ldrb	r3, [r7, #2]
 80023cc:	005c      	lsls	r4, r3, #1
 80023ce:	78bb      	ldrb	r3, [r7, #2]
 80023d0:	09db      	lsrs	r3, r3, #7
 80023d2:	b2db      	uxtb	r3, r3
 80023d4:	f003 0201 	and.w	r2, r3, #1
 80023d8:	4613      	mov	r3, r2
 80023da:	005b      	lsls	r3, r3, #1
 80023dc:	4413      	add	r3, r2
 80023de:	00da      	lsls	r2, r3, #3
 80023e0:	4413      	add	r3, r2
 80023e2:	4063      	eors	r3, r4
 80023e4:	11db      	asrs	r3, r3, #7
 80023e6:	b2db      	uxtb	r3, r3
 80023e8:	f003 0301 	and.w	r3, r3, #1
 80023ec:	b2db      	uxtb	r3, r3
 80023ee:	461a      	mov	r2, r3
 80023f0:	0052      	lsls	r2, r2, #1
 80023f2:	4413      	add	r3, r2
 80023f4:	461a      	mov	r2, r3
 80023f6:	00d4      	lsls	r4, r2, #3
 80023f8:	461a      	mov	r2, r3
 80023fa:	4623      	mov	r3, r4
 80023fc:	4413      	add	r3, r2
 80023fe:	b2db      	uxtb	r3, r3
 8002400:	b25b      	sxtb	r3, r3
 8002402:	4043      	eors	r3, r0
 8002404:	b25a      	sxtb	r2, r3
 8002406:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800240a:	4053      	eors	r3, r2
 800240c:	b258      	sxtb	r0, r3
 800240e:	78bb      	ldrb	r3, [r7, #2]
 8002410:	005c      	lsls	r4, r3, #1
 8002412:	78bb      	ldrb	r3, [r7, #2]
 8002414:	09db      	lsrs	r3, r3, #7
 8002416:	b2db      	uxtb	r3, r3
 8002418:	f003 0201 	and.w	r2, r3, #1
 800241c:	4613      	mov	r3, r2
 800241e:	005b      	lsls	r3, r3, #1
 8002420:	4413      	add	r3, r2
 8002422:	00da      	lsls	r2, r3, #3
 8002424:	4413      	add	r3, r2
 8002426:	4063      	eors	r3, r4
 8002428:	005c      	lsls	r4, r3, #1
 800242a:	78bb      	ldrb	r3, [r7, #2]
 800242c:	005d      	lsls	r5, r3, #1
 800242e:	78bb      	ldrb	r3, [r7, #2]
 8002430:	09db      	lsrs	r3, r3, #7
 8002432:	b2db      	uxtb	r3, r3
 8002434:	f003 0201 	and.w	r2, r3, #1
 8002438:	4613      	mov	r3, r2
 800243a:	005b      	lsls	r3, r3, #1
 800243c:	4413      	add	r3, r2
 800243e:	00da      	lsls	r2, r3, #3
 8002440:	4413      	add	r3, r2
 8002442:	406b      	eors	r3, r5
 8002444:	11db      	asrs	r3, r3, #7
 8002446:	f003 0201 	and.w	r2, r3, #1
 800244a:	4613      	mov	r3, r2
 800244c:	005b      	lsls	r3, r3, #1
 800244e:	4413      	add	r3, r2
 8002450:	00da      	lsls	r2, r3, #3
 8002452:	4413      	add	r3, r2
 8002454:	4063      	eors	r3, r4
 8002456:	005b      	lsls	r3, r3, #1
 8002458:	b25c      	sxtb	r4, r3
 800245a:	78bb      	ldrb	r3, [r7, #2]
 800245c:	005d      	lsls	r5, r3, #1
 800245e:	78bb      	ldrb	r3, [r7, #2]
 8002460:	09db      	lsrs	r3, r3, #7
 8002462:	b2db      	uxtb	r3, r3
 8002464:	f003 0201 	and.w	r2, r3, #1
 8002468:	4613      	mov	r3, r2
 800246a:	005b      	lsls	r3, r3, #1
 800246c:	4413      	add	r3, r2
 800246e:	00da      	lsls	r2, r3, #3
 8002470:	4413      	add	r3, r2
 8002472:	406b      	eors	r3, r5
 8002474:	005d      	lsls	r5, r3, #1
 8002476:	78bb      	ldrb	r3, [r7, #2]
 8002478:	005e      	lsls	r6, r3, #1
 800247a:	78bb      	ldrb	r3, [r7, #2]
 800247c:	09db      	lsrs	r3, r3, #7
 800247e:	b2db      	uxtb	r3, r3
 8002480:	f003 0201 	and.w	r2, r3, #1
 8002484:	4613      	mov	r3, r2
 8002486:	005b      	lsls	r3, r3, #1
 8002488:	4413      	add	r3, r2
 800248a:	00da      	lsls	r2, r3, #3
 800248c:	4413      	add	r3, r2
 800248e:	4073      	eors	r3, r6
 8002490:	11db      	asrs	r3, r3, #7
 8002492:	f003 0201 	and.w	r2, r3, #1
 8002496:	4613      	mov	r3, r2
 8002498:	005b      	lsls	r3, r3, #1
 800249a:	4413      	add	r3, r2
 800249c:	00da      	lsls	r2, r3, #3
 800249e:	4413      	add	r3, r2
 80024a0:	406b      	eors	r3, r5
 80024a2:	11db      	asrs	r3, r3, #7
 80024a4:	b2db      	uxtb	r3, r3
 80024a6:	f003 0301 	and.w	r3, r3, #1
 80024aa:	b2db      	uxtb	r3, r3
 80024ac:	461a      	mov	r2, r3
 80024ae:	0052      	lsls	r2, r2, #1
 80024b0:	4413      	add	r3, r2
 80024b2:	461a      	mov	r2, r3
 80024b4:	00d5      	lsls	r5, r2, #3
 80024b6:	461a      	mov	r2, r3
 80024b8:	462b      	mov	r3, r5
 80024ba:	4413      	add	r3, r2
 80024bc:	b2db      	uxtb	r3, r3
 80024be:	b25b      	sxtb	r3, r3
 80024c0:	4063      	eors	r3, r4
 80024c2:	b25b      	sxtb	r3, r3
 80024c4:	4043      	eors	r3, r0
 80024c6:	b25b      	sxtb	r3, r3
 80024c8:	404b      	eors	r3, r1
 80024ca:	b259      	sxtb	r1, r3
 80024cc:	787b      	ldrb	r3, [r7, #1]
 80024ce:	0058      	lsls	r0, r3, #1
 80024d0:	787b      	ldrb	r3, [r7, #1]
 80024d2:	09db      	lsrs	r3, r3, #7
 80024d4:	b2db      	uxtb	r3, r3
 80024d6:	f003 0201 	and.w	r2, r3, #1
 80024da:	4613      	mov	r3, r2
 80024dc:	005b      	lsls	r3, r3, #1
 80024de:	4413      	add	r3, r2
 80024e0:	00da      	lsls	r2, r3, #3
 80024e2:	4413      	add	r3, r2
 80024e4:	4043      	eors	r3, r0
 80024e6:	0058      	lsls	r0, r3, #1
 80024e8:	787b      	ldrb	r3, [r7, #1]
 80024ea:	005c      	lsls	r4, r3, #1
 80024ec:	787b      	ldrb	r3, [r7, #1]
 80024ee:	09db      	lsrs	r3, r3, #7
 80024f0:	b2db      	uxtb	r3, r3
 80024f2:	f003 0201 	and.w	r2, r3, #1
 80024f6:	4613      	mov	r3, r2
 80024f8:	005b      	lsls	r3, r3, #1
 80024fa:	4413      	add	r3, r2
 80024fc:	00da      	lsls	r2, r3, #3
 80024fe:	4413      	add	r3, r2
 8002500:	4063      	eors	r3, r4
 8002502:	11db      	asrs	r3, r3, #7
 8002504:	f003 0201 	and.w	r2, r3, #1
 8002508:	4613      	mov	r3, r2
 800250a:	005b      	lsls	r3, r3, #1
 800250c:	4413      	add	r3, r2
 800250e:	00da      	lsls	r2, r3, #3
 8002510:	4413      	add	r3, r2
 8002512:	4043      	eors	r3, r0
 8002514:	005b      	lsls	r3, r3, #1
 8002516:	b258      	sxtb	r0, r3
 8002518:	787b      	ldrb	r3, [r7, #1]
 800251a:	005c      	lsls	r4, r3, #1
 800251c:	787b      	ldrb	r3, [r7, #1]
 800251e:	09db      	lsrs	r3, r3, #7
 8002520:	b2db      	uxtb	r3, r3
 8002522:	f003 0201 	and.w	r2, r3, #1
 8002526:	4613      	mov	r3, r2
 8002528:	005b      	lsls	r3, r3, #1
 800252a:	4413      	add	r3, r2
 800252c:	00da      	lsls	r2, r3, #3
 800252e:	4413      	add	r3, r2
 8002530:	4063      	eors	r3, r4
 8002532:	005c      	lsls	r4, r3, #1
 8002534:	787b      	ldrb	r3, [r7, #1]
 8002536:	005d      	lsls	r5, r3, #1
 8002538:	787b      	ldrb	r3, [r7, #1]
 800253a:	09db      	lsrs	r3, r3, #7
 800253c:	b2db      	uxtb	r3, r3
 800253e:	f003 0201 	and.w	r2, r3, #1
 8002542:	4613      	mov	r3, r2
 8002544:	005b      	lsls	r3, r3, #1
 8002546:	4413      	add	r3, r2
 8002548:	00da      	lsls	r2, r3, #3
 800254a:	4413      	add	r3, r2
 800254c:	406b      	eors	r3, r5
 800254e:	11db      	asrs	r3, r3, #7
 8002550:	f003 0201 	and.w	r2, r3, #1
 8002554:	4613      	mov	r3, r2
 8002556:	005b      	lsls	r3, r3, #1
 8002558:	4413      	add	r3, r2
 800255a:	00da      	lsls	r2, r3, #3
 800255c:	4413      	add	r3, r2
 800255e:	4063      	eors	r3, r4
 8002560:	11db      	asrs	r3, r3, #7
 8002562:	b2db      	uxtb	r3, r3
 8002564:	f003 0301 	and.w	r3, r3, #1
 8002568:	b2db      	uxtb	r3, r3
 800256a:	461a      	mov	r2, r3
 800256c:	0052      	lsls	r2, r2, #1
 800256e:	4413      	add	r3, r2
 8002570:	461a      	mov	r2, r3
 8002572:	00d4      	lsls	r4, r2, #3
 8002574:	461a      	mov	r2, r3
 8002576:	4623      	mov	r3, r4
 8002578:	4413      	add	r3, r2
 800257a:	b2db      	uxtb	r3, r3
 800257c:	b25b      	sxtb	r3, r3
 800257e:	4043      	eors	r3, r0
 8002580:	b25a      	sxtb	r2, r3
 8002582:	f997 3001 	ldrsb.w	r3, [r7, #1]
 8002586:	4053      	eors	r3, r2
 8002588:	b25b      	sxtb	r3, r3
 800258a:	404b      	eors	r3, r1
 800258c:	b259      	sxtb	r1, r3
 800258e:	783b      	ldrb	r3, [r7, #0]
 8002590:	005b      	lsls	r3, r3, #1
 8002592:	b25a      	sxtb	r2, r3
 8002594:	783b      	ldrb	r3, [r7, #0]
 8002596:	09db      	lsrs	r3, r3, #7
 8002598:	b2db      	uxtb	r3, r3
 800259a:	4618      	mov	r0, r3
 800259c:	0040      	lsls	r0, r0, #1
 800259e:	4403      	add	r3, r0
 80025a0:	4618      	mov	r0, r3
 80025a2:	00c4      	lsls	r4, r0, #3
 80025a4:	4618      	mov	r0, r3
 80025a6:	4623      	mov	r3, r4
 80025a8:	4403      	add	r3, r0
 80025aa:	b2db      	uxtb	r3, r3
 80025ac:	b25b      	sxtb	r3, r3
 80025ae:	4053      	eors	r3, r2
 80025b0:	b258      	sxtb	r0, r3
 80025b2:	783b      	ldrb	r3, [r7, #0]
 80025b4:	005c      	lsls	r4, r3, #1
 80025b6:	783b      	ldrb	r3, [r7, #0]
 80025b8:	09db      	lsrs	r3, r3, #7
 80025ba:	b2db      	uxtb	r3, r3
 80025bc:	f003 0201 	and.w	r2, r3, #1
 80025c0:	4613      	mov	r3, r2
 80025c2:	005b      	lsls	r3, r3, #1
 80025c4:	4413      	add	r3, r2
 80025c6:	00da      	lsls	r2, r3, #3
 80025c8:	4413      	add	r3, r2
 80025ca:	4063      	eors	r3, r4
 80025cc:	005b      	lsls	r3, r3, #1
 80025ce:	b25c      	sxtb	r4, r3
 80025d0:	783b      	ldrb	r3, [r7, #0]
 80025d2:	005d      	lsls	r5, r3, #1
 80025d4:	783b      	ldrb	r3, [r7, #0]
 80025d6:	09db      	lsrs	r3, r3, #7
 80025d8:	b2db      	uxtb	r3, r3
 80025da:	f003 0201 	and.w	r2, r3, #1
 80025de:	4613      	mov	r3, r2
 80025e0:	005b      	lsls	r3, r3, #1
 80025e2:	4413      	add	r3, r2
 80025e4:	00da      	lsls	r2, r3, #3
 80025e6:	4413      	add	r3, r2
 80025e8:	406b      	eors	r3, r5
 80025ea:	11db      	asrs	r3, r3, #7
 80025ec:	b2db      	uxtb	r3, r3
 80025ee:	e001      	b.n	80025f4 <InvMixColumns+0xfc0>
 80025f0:	20000d50 	.word	0x20000d50
 80025f4:	f003 0301 	and.w	r3, r3, #1
 80025f8:	b2db      	uxtb	r3, r3
 80025fa:	461a      	mov	r2, r3
 80025fc:	0052      	lsls	r2, r2, #1
 80025fe:	4413      	add	r3, r2
 8002600:	461a      	mov	r2, r3
 8002602:	00d5      	lsls	r5, r2, #3
 8002604:	461a      	mov	r2, r3
 8002606:	462b      	mov	r3, r5
 8002608:	4413      	add	r3, r2
 800260a:	b2db      	uxtb	r3, r3
 800260c:	b25b      	sxtb	r3, r3
 800260e:	4063      	eors	r3, r4
 8002610:	b25b      	sxtb	r3, r3
 8002612:	4043      	eors	r3, r0
 8002614:	b258      	sxtb	r0, r3
 8002616:	783b      	ldrb	r3, [r7, #0]
 8002618:	005c      	lsls	r4, r3, #1
 800261a:	783b      	ldrb	r3, [r7, #0]
 800261c:	09db      	lsrs	r3, r3, #7
 800261e:	b2db      	uxtb	r3, r3
 8002620:	f003 0201 	and.w	r2, r3, #1
 8002624:	4613      	mov	r3, r2
 8002626:	005b      	lsls	r3, r3, #1
 8002628:	4413      	add	r3, r2
 800262a:	00da      	lsls	r2, r3, #3
 800262c:	4413      	add	r3, r2
 800262e:	4063      	eors	r3, r4
 8002630:	005c      	lsls	r4, r3, #1
 8002632:	783b      	ldrb	r3, [r7, #0]
 8002634:	005d      	lsls	r5, r3, #1
 8002636:	783b      	ldrb	r3, [r7, #0]
 8002638:	09db      	lsrs	r3, r3, #7
 800263a:	b2db      	uxtb	r3, r3
 800263c:	f003 0201 	and.w	r2, r3, #1
 8002640:	4613      	mov	r3, r2
 8002642:	005b      	lsls	r3, r3, #1
 8002644:	4413      	add	r3, r2
 8002646:	00da      	lsls	r2, r3, #3
 8002648:	4413      	add	r3, r2
 800264a:	406b      	eors	r3, r5
 800264c:	11db      	asrs	r3, r3, #7
 800264e:	f003 0201 	and.w	r2, r3, #1
 8002652:	4613      	mov	r3, r2
 8002654:	005b      	lsls	r3, r3, #1
 8002656:	4413      	add	r3, r2
 8002658:	00da      	lsls	r2, r3, #3
 800265a:	4413      	add	r3, r2
 800265c:	4063      	eors	r3, r4
 800265e:	005b      	lsls	r3, r3, #1
 8002660:	b25c      	sxtb	r4, r3
 8002662:	783b      	ldrb	r3, [r7, #0]
 8002664:	005d      	lsls	r5, r3, #1
 8002666:	783b      	ldrb	r3, [r7, #0]
 8002668:	09db      	lsrs	r3, r3, #7
 800266a:	b2db      	uxtb	r3, r3
 800266c:	f003 0201 	and.w	r2, r3, #1
 8002670:	4613      	mov	r3, r2
 8002672:	005b      	lsls	r3, r3, #1
 8002674:	4413      	add	r3, r2
 8002676:	00da      	lsls	r2, r3, #3
 8002678:	4413      	add	r3, r2
 800267a:	406b      	eors	r3, r5
 800267c:	005d      	lsls	r5, r3, #1
 800267e:	783b      	ldrb	r3, [r7, #0]
 8002680:	005e      	lsls	r6, r3, #1
 8002682:	783b      	ldrb	r3, [r7, #0]
 8002684:	09db      	lsrs	r3, r3, #7
 8002686:	b2db      	uxtb	r3, r3
 8002688:	f003 0201 	and.w	r2, r3, #1
 800268c:	4613      	mov	r3, r2
 800268e:	005b      	lsls	r3, r3, #1
 8002690:	4413      	add	r3, r2
 8002692:	00da      	lsls	r2, r3, #3
 8002694:	4413      	add	r3, r2
 8002696:	4073      	eors	r3, r6
 8002698:	11db      	asrs	r3, r3, #7
 800269a:	f003 0201 	and.w	r2, r3, #1
 800269e:	4613      	mov	r3, r2
 80026a0:	005b      	lsls	r3, r3, #1
 80026a2:	4413      	add	r3, r2
 80026a4:	00da      	lsls	r2, r3, #3
 80026a6:	4413      	add	r3, r2
 80026a8:	406b      	eors	r3, r5
 80026aa:	11db      	asrs	r3, r3, #7
 80026ac:	b2db      	uxtb	r3, r3
 80026ae:	f003 0301 	and.w	r3, r3, #1
 80026b2:	b2db      	uxtb	r3, r3
 80026b4:	461a      	mov	r2, r3
 80026b6:	0052      	lsls	r2, r2, #1
 80026b8:	4413      	add	r3, r2
 80026ba:	461a      	mov	r2, r3
 80026bc:	00d5      	lsls	r5, r2, #3
 80026be:	461a      	mov	r2, r3
 80026c0:	462b      	mov	r3, r5
 80026c2:	4413      	add	r3, r2
 80026c4:	b2db      	uxtb	r3, r3
 80026c6:	b25b      	sxtb	r3, r3
 80026c8:	4063      	eors	r3, r4
 80026ca:	b25b      	sxtb	r3, r3
 80026cc:	4043      	eors	r3, r0
 80026ce:	b25b      	sxtb	r3, r3
 80026d0:	404b      	eors	r3, r1
 80026d2:	b25b      	sxtb	r3, r3
 80026d4:	b2d9      	uxtb	r1, r3
 80026d6:	4a09      	ldr	r2, [pc, #36]	; (80026fc <InvMixColumns+0x10c8>)
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	4413      	add	r3, r2
 80026dc:	330c      	adds	r3, #12
 80026de:	460a      	mov	r2, r1
 80026e0:	701a      	strb	r2, [r3, #0]
  for(i = 0; i < 4; i++) {
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	3301      	adds	r3, #1
 80026e6:	607b      	str	r3, [r7, #4]
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	2b03      	cmp	r3, #3
 80026ec:	f77e afa9 	ble.w	8001642 <InvMixColumns+0xe>
  }
}
 80026f0:	bf00      	nop
 80026f2:	bf00      	nop
 80026f4:	3708      	adds	r7, #8
 80026f6:	46bd      	mov	sp, r7
 80026f8:	bcf0      	pop	{r4, r5, r6, r7}
 80026fa:	4770      	bx	lr
 80026fc:	20000d50 	.word	0x20000d50

08002700 <InvCipher>:
 
void InvCipher(void) {
 8002700:	b580      	push	{r7, lr}
 8002702:	b084      	sub	sp, #16
 8002704:	af00      	add	r7, sp, #0
  int i, j, round = 0;
 8002706:	2300      	movs	r3, #0
 8002708:	607b      	str	r3, [r7, #4]
 
  for(i = 0; i < 4; i++) {
 800270a:	2300      	movs	r3, #0
 800270c:	60fb      	str	r3, [r7, #12]
 800270e:	e019      	b.n	8002744 <InvCipher+0x44>
    for(j = 0; j < 4; j++) {
 8002710:	2300      	movs	r3, #0
 8002712:	60bb      	str	r3, [r7, #8]
 8002714:	e010      	b.n	8002738 <InvCipher+0x38>
      state[j][i] = in[i*4 + j];
 8002716:	68fb      	ldr	r3, [r7, #12]
 8002718:	009a      	lsls	r2, r3, #2
 800271a:	68bb      	ldr	r3, [r7, #8]
 800271c:	4413      	add	r3, r2
 800271e:	4a2d      	ldr	r2, [pc, #180]	; (80027d4 <InvCipher+0xd4>)
 8002720:	5cd1      	ldrb	r1, [r2, r3]
 8002722:	4a2d      	ldr	r2, [pc, #180]	; (80027d8 <InvCipher+0xd8>)
 8002724:	68bb      	ldr	r3, [r7, #8]
 8002726:	009b      	lsls	r3, r3, #2
 8002728:	441a      	add	r2, r3
 800272a:	68fb      	ldr	r3, [r7, #12]
 800272c:	4413      	add	r3, r2
 800272e:	460a      	mov	r2, r1
 8002730:	701a      	strb	r2, [r3, #0]
    for(j = 0; j < 4; j++) {
 8002732:	68bb      	ldr	r3, [r7, #8]
 8002734:	3301      	adds	r3, #1
 8002736:	60bb      	str	r3, [r7, #8]
 8002738:	68bb      	ldr	r3, [r7, #8]
 800273a:	2b03      	cmp	r3, #3
 800273c:	ddeb      	ble.n	8002716 <InvCipher+0x16>
  for(i = 0; i < 4; i++) {
 800273e:	68fb      	ldr	r3, [r7, #12]
 8002740:	3301      	adds	r3, #1
 8002742:	60fb      	str	r3, [r7, #12]
 8002744:	68fb      	ldr	r3, [r7, #12]
 8002746:	2b03      	cmp	r3, #3
 8002748:	dde2      	ble.n	8002710 <InvCipher+0x10>
    }
  }
 
  AddRoundKey(Nr);
 800274a:	4b24      	ldr	r3, [pc, #144]	; (80027dc <InvCipher+0xdc>)
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	4618      	mov	r0, r3
 8002750:	f7fe fcec 	bl	800112c <AddRoundKey>
 
  for(round = Nr-1; round > 0; round--) {
 8002754:	4b21      	ldr	r3, [pc, #132]	; (80027dc <InvCipher+0xdc>)
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	3b01      	subs	r3, #1
 800275a:	607b      	str	r3, [r7, #4]
 800275c:	e00b      	b.n	8002776 <InvCipher+0x76>
    InvShiftRows();
 800275e:	f7fe ff25 	bl	80015ac <InvShiftRows>
    InvSubBytes();
 8002762:	f7fe fef3 	bl	800154c <InvSubBytes>
    AddRoundKey(round);
 8002766:	6878      	ldr	r0, [r7, #4]
 8002768:	f7fe fce0 	bl	800112c <AddRoundKey>
    InvMixColumns();
 800276c:	f7fe ff62 	bl	8001634 <InvMixColumns>
  for(round = Nr-1; round > 0; round--) {
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	3b01      	subs	r3, #1
 8002774:	607b      	str	r3, [r7, #4]
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	2b00      	cmp	r3, #0
 800277a:	dcf0      	bgt.n	800275e <InvCipher+0x5e>
  }

  InvShiftRows();
 800277c:	f7fe ff16 	bl	80015ac <InvShiftRows>
  InvSubBytes();
 8002780:	f7fe fee4 	bl	800154c <InvSubBytes>
  AddRoundKey(0);
 8002784:	2000      	movs	r0, #0
 8002786:	f7fe fcd1 	bl	800112c <AddRoundKey>

  for(i = 0; i < 4; i++) {
 800278a:	2300      	movs	r3, #0
 800278c:	60fb      	str	r3, [r7, #12]
 800278e:	e018      	b.n	80027c2 <InvCipher+0xc2>
    for(j = 0; j < 4; j++) {
 8002790:	2300      	movs	r3, #0
 8002792:	60bb      	str	r3, [r7, #8]
 8002794:	e00f      	b.n	80027b6 <InvCipher+0xb6>
      out[i*4+j] = state[j][i];
 8002796:	68fb      	ldr	r3, [r7, #12]
 8002798:	009a      	lsls	r2, r3, #2
 800279a:	68bb      	ldr	r3, [r7, #8]
 800279c:	4413      	add	r3, r2
 800279e:	490e      	ldr	r1, [pc, #56]	; (80027d8 <InvCipher+0xd8>)
 80027a0:	68ba      	ldr	r2, [r7, #8]
 80027a2:	0092      	lsls	r2, r2, #2
 80027a4:	4411      	add	r1, r2
 80027a6:	68fa      	ldr	r2, [r7, #12]
 80027a8:	440a      	add	r2, r1
 80027aa:	7811      	ldrb	r1, [r2, #0]
 80027ac:	4a0c      	ldr	r2, [pc, #48]	; (80027e0 <InvCipher+0xe0>)
 80027ae:	54d1      	strb	r1, [r2, r3]
    for(j = 0; j < 4; j++) {
 80027b0:	68bb      	ldr	r3, [r7, #8]
 80027b2:	3301      	adds	r3, #1
 80027b4:	60bb      	str	r3, [r7, #8]
 80027b6:	68bb      	ldr	r3, [r7, #8]
 80027b8:	2b03      	cmp	r3, #3
 80027ba:	ddec      	ble.n	8002796 <InvCipher+0x96>
  for(i = 0; i < 4; i++) {
 80027bc:	68fb      	ldr	r3, [r7, #12]
 80027be:	3301      	adds	r3, #1
 80027c0:	60fb      	str	r3, [r7, #12]
 80027c2:	68fb      	ldr	r3, [r7, #12]
 80027c4:	2b03      	cmp	r3, #3
 80027c6:	dde3      	ble.n	8002790 <InvCipher+0x90>
    }
  }
}
 80027c8:	bf00      	nop
 80027ca:	bf00      	nop
 80027cc:	3710      	adds	r7, #16
 80027ce:	46bd      	mov	sp, r7
 80027d0:	bd80      	pop	{r7, pc}
 80027d2:	bf00      	nop
 80027d4:	20000c40 	.word	0x20000c40
 80027d8:	20000d50 	.word	0x20000d50
 80027dc:	20000024 	.word	0x20000024
 80027e0:	20000d40 	.word	0x20000d40

080027e4 <encryptData>:

int encryptData(char *pchDataBuffer, unsigned int uiDataLength) {
 80027e4:	b590      	push	{r4, r7, lr}
 80027e6:	b085      	sub	sp, #20
 80027e8:	af00      	add	r7, sp, #0
 80027ea:	6078      	str	r0, [r7, #4]
 80027ec:	6039      	str	r1, [r7, #0]
  unsigned int temp;        
//  if(uiDataLength % 0x10) {
//    return(-1);
//  }
  temp=uiDataLength;
 80027ee:	683b      	ldr	r3, [r7, #0]
 80027f0:	60fb      	str	r3, [r7, #12]
  while(uiDataLength > 0) {
 80027f2:	e02a      	b.n	800284a <encryptData+0x66>

    /* copy data to in buffer */
    memcpy(in, pchDataBuffer, 0x10);
 80027f4:	4b19      	ldr	r3, [pc, #100]	; (800285c <encryptData+0x78>)
 80027f6:	687a      	ldr	r2, [r7, #4]
 80027f8:	6814      	ldr	r4, [r2, #0]
 80027fa:	6850      	ldr	r0, [r2, #4]
 80027fc:	6891      	ldr	r1, [r2, #8]
 80027fe:	68d2      	ldr	r2, [r2, #12]
 8002800:	601c      	str	r4, [r3, #0]
 8002802:	6058      	str	r0, [r3, #4]
 8002804:	6099      	str	r1, [r3, #8]
 8002806:	60da      	str	r2, [r3, #12]
    while (uiDataLength<0x10) {
 8002808:	e008      	b.n	800281c <encryptData+0x38>
          in[uiDataLength++]=0;   //dopolnitev do 16byte-ov
 800280a:	683b      	ldr	r3, [r7, #0]
 800280c:	1c5a      	adds	r2, r3, #1
 800280e:	603a      	str	r2, [r7, #0]
 8002810:	4a12      	ldr	r2, [pc, #72]	; (800285c <encryptData+0x78>)
 8002812:	2100      	movs	r1, #0
 8002814:	54d1      	strb	r1, [r2, r3]
          temp++;
 8002816:	68fb      	ldr	r3, [r7, #12]
 8002818:	3301      	adds	r3, #1
 800281a:	60fb      	str	r3, [r7, #12]
    while (uiDataLength<0x10) {
 800281c:	683b      	ldr	r3, [r7, #0]
 800281e:	2b0f      	cmp	r3, #15
 8002820:	d9f3      	bls.n	800280a <encryptData+0x26>
    }

    KeyExpansion();
 8002822:	f7fe fb77 	bl	8000f14 <KeyExpansion>
    Cipher();
 8002826:	f7fe fe1f 	bl	8001468 <Cipher>
    
    /* copy data from out buffer */
    memcpy(pchDataBuffer, out, 0x10);
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	4a0c      	ldr	r2, [pc, #48]	; (8002860 <encryptData+0x7c>)
 800282e:	6814      	ldr	r4, [r2, #0]
 8002830:	6850      	ldr	r0, [r2, #4]
 8002832:	6891      	ldr	r1, [r2, #8]
 8002834:	68d2      	ldr	r2, [r2, #12]
 8002836:	601c      	str	r4, [r3, #0]
 8002838:	6058      	str	r0, [r3, #4]
 800283a:	6099      	str	r1, [r3, #8]
 800283c:	60da      	str	r2, [r3, #12]

    pchDataBuffer += 0x10;
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	3310      	adds	r3, #16
 8002842:	607b      	str	r3, [r7, #4]
    uiDataLength -= 0x10;
 8002844:	683b      	ldr	r3, [r7, #0]
 8002846:	3b10      	subs	r3, #16
 8002848:	603b      	str	r3, [r7, #0]
  while(uiDataLength > 0) {
 800284a:	683b      	ldr	r3, [r7, #0]
 800284c:	2b00      	cmp	r3, #0
 800284e:	d1d1      	bne.n	80027f4 <encryptData+0x10>
  }

  return(temp);
 8002850:	68fb      	ldr	r3, [r7, #12]
}
 8002852:	4618      	mov	r0, r3
 8002854:	3714      	adds	r7, #20
 8002856:	46bd      	mov	sp, r7
 8002858:	bd90      	pop	{r4, r7, pc}
 800285a:	bf00      	nop
 800285c:	20000c40 	.word	0x20000c40
 8002860:	20000d40 	.word	0x20000d40

08002864 <decryptData>:

int decryptData(char *pchDataBuffer, unsigned int uiDataLength) {
 8002864:	b590      	push	{r4, r7, lr}
 8002866:	b083      	sub	sp, #12
 8002868:	af00      	add	r7, sp, #0
 800286a:	6078      	str	r0, [r7, #4]
 800286c:	6039      	str	r1, [r7, #0]

  if(uiDataLength % 0x10) {
 800286e:	683b      	ldr	r3, [r7, #0]
 8002870:	f003 030f 	and.w	r3, r3, #15
 8002874:	2b00      	cmp	r3, #0
 8002876:	d020      	beq.n	80028ba <decryptData+0x56>
	return (-1);
 8002878:	f04f 33ff 	mov.w	r3, #4294967295
 800287c:	e021      	b.n	80028c2 <decryptData+0x5e>
  }

  while(uiDataLength > 0) {

    /* copy data to in buffer */
    memcpy(in, pchDataBuffer, 0x10);
 800287e:	4b13      	ldr	r3, [pc, #76]	; (80028cc <decryptData+0x68>)
 8002880:	687a      	ldr	r2, [r7, #4]
 8002882:	6814      	ldr	r4, [r2, #0]
 8002884:	6850      	ldr	r0, [r2, #4]
 8002886:	6891      	ldr	r1, [r2, #8]
 8002888:	68d2      	ldr	r2, [r2, #12]
 800288a:	601c      	str	r4, [r3, #0]
 800288c:	6058      	str	r0, [r3, #4]
 800288e:	6099      	str	r1, [r3, #8]
 8002890:	60da      	str	r2, [r3, #12]

    KeyExpansion();
 8002892:	f7fe fb3f 	bl	8000f14 <KeyExpansion>
    InvCipher();
 8002896:	f7ff ff33 	bl	8002700 <InvCipher>
    
    /* copy data from out buffer */
    memcpy(pchDataBuffer, out, 0x10);
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	4a0c      	ldr	r2, [pc, #48]	; (80028d0 <decryptData+0x6c>)
 800289e:	6814      	ldr	r4, [r2, #0]
 80028a0:	6850      	ldr	r0, [r2, #4]
 80028a2:	6891      	ldr	r1, [r2, #8]
 80028a4:	68d2      	ldr	r2, [r2, #12]
 80028a6:	601c      	str	r4, [r3, #0]
 80028a8:	6058      	str	r0, [r3, #4]
 80028aa:	6099      	str	r1, [r3, #8]
 80028ac:	60da      	str	r2, [r3, #12]

    pchDataBuffer += 0x10;
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	3310      	adds	r3, #16
 80028b2:	607b      	str	r3, [r7, #4]
    uiDataLength -= 0x10;
 80028b4:	683b      	ldr	r3, [r7, #0]
 80028b6:	3b10      	subs	r3, #16
 80028b8:	603b      	str	r3, [r7, #0]
  while(uiDataLength > 0) {
 80028ba:	683b      	ldr	r3, [r7, #0]
 80028bc:	2b00      	cmp	r3, #0
 80028be:	d1de      	bne.n	800287e <decryptData+0x1a>
  }

  return(0);
 80028c0:	2300      	movs	r3, #0
}
 80028c2:	4618      	mov	r0, r3
 80028c4:	370c      	adds	r7, #12
 80028c6:	46bd      	mov	sp, r7
 80028c8:	bd90      	pop	{r4, r7, pc}
 80028ca:	bf00      	nop
 80028cc:	20000c40 	.word	0x20000c40
 80028d0:	20000d40 	.word	0x20000d40

080028d4 <_DoInit>:
                      _DoInit();                                                                     \
                    }                                                                                \
                  } while (0);                                                                       \
                }

static void _DoInit(void) {
 80028d4:	b480      	push	{r7}
 80028d6:	b083      	sub	sp, #12
 80028d8:	af00      	add	r7, sp, #0
  volatile SEGGER_RTT_CB* p;   // Volatile to make sure that compiler cannot change the order of accesses to the control block
  //
  // Initialize control block
  //
  p                     = (volatile SEGGER_RTT_CB*)((char*)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access control block uncached so that nothing in the cache ever becomes dirty and all changes are visible in HW directly
 80028da:	4b24      	ldr	r3, [pc, #144]	; (800296c <_DoInit+0x98>)
 80028dc:	607b      	str	r3, [r7, #4]
  p->MaxNumUpBuffers    = SEGGER_RTT_MAX_NUM_UP_BUFFERS;
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	2202      	movs	r2, #2
 80028e2:	611a      	str	r2, [r3, #16]
  p->MaxNumDownBuffers  = SEGGER_RTT_MAX_NUM_DOWN_BUFFERS;
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	2202      	movs	r2, #2
 80028e8:	615a      	str	r2, [r3, #20]
  //
  // Initialize up buffer 0
  //
  p->aUp[0].sName         = "Terminal";
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	4a20      	ldr	r2, [pc, #128]	; (8002970 <_DoInit+0x9c>)
 80028ee:	619a      	str	r2, [r3, #24]
  p->aUp[0].pBuffer       = _acUpBuffer;
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	4a20      	ldr	r2, [pc, #128]	; (8002974 <_DoInit+0xa0>)
 80028f4:	61da      	str	r2, [r3, #28]
  p->aUp[0].SizeOfBuffer  = BUFFER_SIZE_UP;
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80028fc:	621a      	str	r2, [r3, #32]
  p->aUp[0].RdOff         = 0u;
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	2200      	movs	r2, #0
 8002902:	629a      	str	r2, [r3, #40]	; 0x28
  p->aUp[0].WrOff         = 0u;
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	2200      	movs	r2, #0
 8002908:	625a      	str	r2, [r3, #36]	; 0x24
  p->aUp[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	2200      	movs	r2, #0
 800290e:	62da      	str	r2, [r3, #44]	; 0x2c
  //
  // Initialize down buffer 0
  //
  p->aDown[0].sName         = "Terminal";
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	4a17      	ldr	r2, [pc, #92]	; (8002970 <_DoInit+0x9c>)
 8002914:	649a      	str	r2, [r3, #72]	; 0x48
  p->aDown[0].pBuffer       = _acDownBuffer;
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	4a17      	ldr	r2, [pc, #92]	; (8002978 <_DoInit+0xa4>)
 800291a:	64da      	str	r2, [r3, #76]	; 0x4c
  p->aDown[0].SizeOfBuffer  = BUFFER_SIZE_DOWN;
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	2210      	movs	r2, #16
 8002920:	651a      	str	r2, [r3, #80]	; 0x50
  p->aDown[0].RdOff         = 0u;
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	2200      	movs	r2, #0
 8002926:	659a      	str	r2, [r3, #88]	; 0x58
  p->aDown[0].WrOff         = 0u;
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	2200      	movs	r2, #0
 800292c:	655a      	str	r2, [r3, #84]	; 0x54
  p->aDown[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	2200      	movs	r2, #0
 8002932:	65da      	str	r2, [r3, #92]	; 0x5c
  //
  // Finish initialization of the control block.
  // Copy Id string in three steps to make sure "SEGGER RTT" is not found
  // in initializer memory (usually flash) by J-Link
  //
  STRCPY((char*)&p->acID[7], "RTT");
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	3307      	adds	r3, #7
 8002938:	4a10      	ldr	r2, [pc, #64]	; (800297c <_DoInit+0xa8>)
 800293a:	6810      	ldr	r0, [r2, #0]
 800293c:	6018      	str	r0, [r3, #0]
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
 800293e:	f3bf 8f5f 	dmb	sy
  STRCPY((char*)&p->acID[0], "SEGGER");
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	4a0e      	ldr	r2, [pc, #56]	; (8002980 <_DoInit+0xac>)
 8002946:	6810      	ldr	r0, [r2, #0]
 8002948:	6018      	str	r0, [r3, #0]
 800294a:	8891      	ldrh	r1, [r2, #4]
 800294c:	7992      	ldrb	r2, [r2, #6]
 800294e:	8099      	strh	r1, [r3, #4]
 8002950:	719a      	strb	r2, [r3, #6]
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
 8002952:	f3bf 8f5f 	dmb	sy
  p->acID[6] = ' ';
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	2220      	movs	r2, #32
 800295a:	719a      	strb	r2, [r3, #6]
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
 800295c:	f3bf 8f5f 	dmb	sy
}
 8002960:	bf00      	nop
 8002962:	370c      	adds	r7, #12
 8002964:	46bd      	mov	sp, r7
 8002966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800296a:	4770      	bx	lr
 800296c:	20000d60 	.word	0x20000d60
 8002970:	0800a504 	.word	0x0800a504
 8002974:	200000d8 	.word	0x200000d8
 8002978:	200002d8 	.word	0x200002d8
 800297c:	0800a510 	.word	0x0800a510
 8002980:	0800a514 	.word	0x0800a514

08002984 <_WriteBlocking>:
*    NumBytes     Number of bytes to be stored in the SEGGER RTT control block.
*
*  Return value
*    >= 0 - Number of bytes written into buffer.
*/
static unsigned _WriteBlocking(SEGGER_RTT_BUFFER_UP* pRing, const char* pBuffer, unsigned NumBytes) {
 8002984:	b580      	push	{r7, lr}
 8002986:	b08a      	sub	sp, #40	; 0x28
 8002988:	af00      	add	r7, sp, #0
 800298a:	60f8      	str	r0, [r7, #12]
 800298c:	60b9      	str	r1, [r7, #8]
 800298e:	607a      	str	r2, [r7, #4]
  unsigned WrOff;
  volatile char* pDst;
  //
  // Write data to buffer and handle wrap-around if necessary
  //
  NumBytesWritten = 0u;
 8002990:	2300      	movs	r3, #0
 8002992:	623b      	str	r3, [r7, #32]
  WrOff = pRing->WrOff;
 8002994:	68fb      	ldr	r3, [r7, #12]
 8002996:	68db      	ldr	r3, [r3, #12]
 8002998:	61fb      	str	r3, [r7, #28]
  do {
    RdOff = pRing->RdOff;                         // May be changed by host (debug probe) in the meantime
 800299a:	68fb      	ldr	r3, [r7, #12]
 800299c:	691b      	ldr	r3, [r3, #16]
 800299e:	61bb      	str	r3, [r7, #24]
    if (RdOff > WrOff) {
 80029a0:	69ba      	ldr	r2, [r7, #24]
 80029a2:	69fb      	ldr	r3, [r7, #28]
 80029a4:	429a      	cmp	r2, r3
 80029a6:	d905      	bls.n	80029b4 <_WriteBlocking+0x30>
      NumBytesToWrite = RdOff - WrOff - 1u;
 80029a8:	69ba      	ldr	r2, [r7, #24]
 80029aa:	69fb      	ldr	r3, [r7, #28]
 80029ac:	1ad3      	subs	r3, r2, r3
 80029ae:	3b01      	subs	r3, #1
 80029b0:	627b      	str	r3, [r7, #36]	; 0x24
 80029b2:	e007      	b.n	80029c4 <_WriteBlocking+0x40>
    } else {
      NumBytesToWrite = pRing->SizeOfBuffer - (WrOff - RdOff + 1u);
 80029b4:	68fb      	ldr	r3, [r7, #12]
 80029b6:	689a      	ldr	r2, [r3, #8]
 80029b8:	69b9      	ldr	r1, [r7, #24]
 80029ba:	69fb      	ldr	r3, [r7, #28]
 80029bc:	1acb      	subs	r3, r1, r3
 80029be:	4413      	add	r3, r2
 80029c0:	3b01      	subs	r3, #1
 80029c2:	627b      	str	r3, [r7, #36]	; 0x24
    }
    NumBytesToWrite = MIN(NumBytesToWrite, (pRing->SizeOfBuffer - WrOff));      // Number of bytes that can be written until buffer wrap-around
 80029c4:	68fb      	ldr	r3, [r7, #12]
 80029c6:	689a      	ldr	r2, [r3, #8]
 80029c8:	69fb      	ldr	r3, [r7, #28]
 80029ca:	1ad3      	subs	r3, r2, r3
 80029cc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80029ce:	4293      	cmp	r3, r2
 80029d0:	bf28      	it	cs
 80029d2:	4613      	movcs	r3, r2
 80029d4:	627b      	str	r3, [r7, #36]	; 0x24
    NumBytesToWrite = MIN(NumBytesToWrite, NumBytes);
 80029d6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	4293      	cmp	r3, r2
 80029dc:	bf28      	it	cs
 80029de:	4613      	movcs	r3, r2
 80029e0:	627b      	str	r3, [r7, #36]	; 0x24
    pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
 80029e2:	68fb      	ldr	r3, [r7, #12]
 80029e4:	685a      	ldr	r2, [r3, #4]
 80029e6:	69fb      	ldr	r3, [r7, #28]
 80029e8:	4413      	add	r3, r2
 80029ea:	617b      	str	r3, [r7, #20]
    WrOff           += NumBytesToWrite;
    while (NumBytesToWrite--) {
      *pDst++ = *pBuffer++;
    };
#else
    SEGGER_RTT_MEMCPY((void*)pDst, pBuffer, NumBytesToWrite);
 80029ec:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80029ee:	68b9      	ldr	r1, [r7, #8]
 80029f0:	6978      	ldr	r0, [r7, #20]
 80029f2:	f007 f8b1 	bl	8009b58 <memcpy>
    NumBytesWritten += NumBytesToWrite;
 80029f6:	6a3a      	ldr	r2, [r7, #32]
 80029f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029fa:	4413      	add	r3, r2
 80029fc:	623b      	str	r3, [r7, #32]
    pBuffer         += NumBytesToWrite;
 80029fe:	68ba      	ldr	r2, [r7, #8]
 8002a00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a02:	4413      	add	r3, r2
 8002a04:	60bb      	str	r3, [r7, #8]
    NumBytes        -= NumBytesToWrite;
 8002a06:	687a      	ldr	r2, [r7, #4]
 8002a08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a0a:	1ad3      	subs	r3, r2, r3
 8002a0c:	607b      	str	r3, [r7, #4]
    WrOff           += NumBytesToWrite;
 8002a0e:	69fa      	ldr	r2, [r7, #28]
 8002a10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a12:	4413      	add	r3, r2
 8002a14:	61fb      	str	r3, [r7, #28]
#endif
    if (WrOff == pRing->SizeOfBuffer) {
 8002a16:	68fb      	ldr	r3, [r7, #12]
 8002a18:	689b      	ldr	r3, [r3, #8]
 8002a1a:	69fa      	ldr	r2, [r7, #28]
 8002a1c:	429a      	cmp	r2, r3
 8002a1e:	d101      	bne.n	8002a24 <_WriteBlocking+0xa0>
      WrOff = 0u;
 8002a20:	2300      	movs	r3, #0
 8002a22:	61fb      	str	r3, [r7, #28]
    }
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 8002a24:	f3bf 8f5f 	dmb	sy
    pRing->WrOff = WrOff;
 8002a28:	68fb      	ldr	r3, [r7, #12]
 8002a2a:	69fa      	ldr	r2, [r7, #28]
 8002a2c:	60da      	str	r2, [r3, #12]
  } while (NumBytes);
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	2b00      	cmp	r3, #0
 8002a32:	d1b2      	bne.n	800299a <_WriteBlocking+0x16>
  return NumBytesWritten;
 8002a34:	6a3b      	ldr	r3, [r7, #32]
}
 8002a36:	4618      	mov	r0, r3
 8002a38:	3728      	adds	r7, #40	; 0x28
 8002a3a:	46bd      	mov	sp, r7
 8002a3c:	bd80      	pop	{r7, pc}

08002a3e <_WriteNoCheck>:
*    NumBytes     Number of bytes to be stored in the SEGGER RTT control block.
*
*  Notes
*    (1) If there might not be enough space in the "Up"-buffer, call _WriteBlocking
*/
static void _WriteNoCheck(SEGGER_RTT_BUFFER_UP* pRing, const char* pData, unsigned NumBytes) {
 8002a3e:	b580      	push	{r7, lr}
 8002a40:	b088      	sub	sp, #32
 8002a42:	af00      	add	r7, sp, #0
 8002a44:	60f8      	str	r0, [r7, #12]
 8002a46:	60b9      	str	r1, [r7, #8]
 8002a48:	607a      	str	r2, [r7, #4]
  unsigned NumBytesAtOnce;
  unsigned WrOff;
  unsigned Rem;
  volatile char* pDst;

  WrOff = pRing->WrOff;
 8002a4a:	68fb      	ldr	r3, [r7, #12]
 8002a4c:	68db      	ldr	r3, [r3, #12]
 8002a4e:	61fb      	str	r3, [r7, #28]
  Rem = pRing->SizeOfBuffer - WrOff;
 8002a50:	68fb      	ldr	r3, [r7, #12]
 8002a52:	689a      	ldr	r2, [r3, #8]
 8002a54:	69fb      	ldr	r3, [r7, #28]
 8002a56:	1ad3      	subs	r3, r2, r3
 8002a58:	61bb      	str	r3, [r7, #24]
  if (Rem > NumBytes) {
 8002a5a:	69ba      	ldr	r2, [r7, #24]
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	429a      	cmp	r2, r3
 8002a60:	d911      	bls.n	8002a86 <_WriteNoCheck+0x48>
    //
    // All data fits before wrap around
    //
    pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
 8002a62:	68fb      	ldr	r3, [r7, #12]
 8002a64:	685a      	ldr	r2, [r3, #4]
 8002a66:	69fb      	ldr	r3, [r7, #28]
 8002a68:	4413      	add	r3, r2
 8002a6a:	613b      	str	r3, [r7, #16]
      *pDst++ = *pData++;
    };
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
    pRing->WrOff = WrOff;
#else
    SEGGER_RTT_MEMCPY((void*)pDst, pData, NumBytes);
 8002a6c:	687a      	ldr	r2, [r7, #4]
 8002a6e:	68b9      	ldr	r1, [r7, #8]
 8002a70:	6938      	ldr	r0, [r7, #16]
 8002a72:	f007 f871 	bl	8009b58 <memcpy>
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 8002a76:	f3bf 8f5f 	dmb	sy
    pRing->WrOff = WrOff + NumBytes;
 8002a7a:	69fa      	ldr	r2, [r7, #28]
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	441a      	add	r2, r3
 8002a80:	68fb      	ldr	r3, [r7, #12]
 8002a82:	60da      	str	r2, [r3, #12]
    SEGGER_RTT_MEMCPY((void*)pDst, pData + Rem, NumBytesAtOnce);
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
    pRing->WrOff = NumBytesAtOnce;
#endif
  }
}
 8002a84:	e01f      	b.n	8002ac6 <_WriteNoCheck+0x88>
    NumBytesAtOnce = Rem;
 8002a86:	69bb      	ldr	r3, [r7, #24]
 8002a88:	617b      	str	r3, [r7, #20]
    pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
 8002a8a:	68fb      	ldr	r3, [r7, #12]
 8002a8c:	685a      	ldr	r2, [r3, #4]
 8002a8e:	69fb      	ldr	r3, [r7, #28]
 8002a90:	4413      	add	r3, r2
 8002a92:	613b      	str	r3, [r7, #16]
    SEGGER_RTT_MEMCPY((void*)pDst, pData, NumBytesAtOnce);
 8002a94:	697a      	ldr	r2, [r7, #20]
 8002a96:	68b9      	ldr	r1, [r7, #8]
 8002a98:	6938      	ldr	r0, [r7, #16]
 8002a9a:	f007 f85d 	bl	8009b58 <memcpy>
    NumBytesAtOnce = NumBytes - Rem;
 8002a9e:	687a      	ldr	r2, [r7, #4]
 8002aa0:	69bb      	ldr	r3, [r7, #24]
 8002aa2:	1ad3      	subs	r3, r2, r3
 8002aa4:	617b      	str	r3, [r7, #20]
    pDst = pRing->pBuffer + SEGGER_RTT_UNCACHED_OFF;
 8002aa6:	68fb      	ldr	r3, [r7, #12]
 8002aa8:	685b      	ldr	r3, [r3, #4]
 8002aaa:	613b      	str	r3, [r7, #16]
    SEGGER_RTT_MEMCPY((void*)pDst, pData + Rem, NumBytesAtOnce);
 8002aac:	68ba      	ldr	r2, [r7, #8]
 8002aae:	69bb      	ldr	r3, [r7, #24]
 8002ab0:	4413      	add	r3, r2
 8002ab2:	697a      	ldr	r2, [r7, #20]
 8002ab4:	4619      	mov	r1, r3
 8002ab6:	6938      	ldr	r0, [r7, #16]
 8002ab8:	f007 f84e 	bl	8009b58 <memcpy>
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 8002abc:	f3bf 8f5f 	dmb	sy
    pRing->WrOff = NumBytesAtOnce;
 8002ac0:	68fb      	ldr	r3, [r7, #12]
 8002ac2:	697a      	ldr	r2, [r7, #20]
 8002ac4:	60da      	str	r2, [r3, #12]
}
 8002ac6:	bf00      	nop
 8002ac8:	3720      	adds	r7, #32
 8002aca:	46bd      	mov	sp, r7
 8002acc:	bd80      	pop	{r7, pc}

08002ace <_GetAvailWriteSpace>:
*    pRing        Ring buffer to check.
*
*  Return value
*    Number of bytes that are free in the buffer.
*/
static unsigned _GetAvailWriteSpace(SEGGER_RTT_BUFFER_UP* pRing) {
 8002ace:	b480      	push	{r7}
 8002ad0:	b087      	sub	sp, #28
 8002ad2:	af00      	add	r7, sp, #0
 8002ad4:	6078      	str	r0, [r7, #4]
  unsigned r;
  //
  // Avoid warnings regarding volatile access order.  It's not a problem
  // in this case, but dampen compiler enthusiasm.
  //
  RdOff = pRing->RdOff;
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	691b      	ldr	r3, [r3, #16]
 8002ada:	613b      	str	r3, [r7, #16]
  WrOff = pRing->WrOff;
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	68db      	ldr	r3, [r3, #12]
 8002ae0:	60fb      	str	r3, [r7, #12]
  if (RdOff <= WrOff) {
 8002ae2:	693a      	ldr	r2, [r7, #16]
 8002ae4:	68fb      	ldr	r3, [r7, #12]
 8002ae6:	429a      	cmp	r2, r3
 8002ae8:	d808      	bhi.n	8002afc <_GetAvailWriteSpace+0x2e>
    r = pRing->SizeOfBuffer - 1u - WrOff + RdOff;
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	689a      	ldr	r2, [r3, #8]
 8002aee:	68fb      	ldr	r3, [r7, #12]
 8002af0:	1ad2      	subs	r2, r2, r3
 8002af2:	693b      	ldr	r3, [r7, #16]
 8002af4:	4413      	add	r3, r2
 8002af6:	3b01      	subs	r3, #1
 8002af8:	617b      	str	r3, [r7, #20]
 8002afa:	e004      	b.n	8002b06 <_GetAvailWriteSpace+0x38>
  } else {
    r = RdOff - WrOff - 1u;
 8002afc:	693a      	ldr	r2, [r7, #16]
 8002afe:	68fb      	ldr	r3, [r7, #12]
 8002b00:	1ad3      	subs	r3, r2, r3
 8002b02:	3b01      	subs	r3, #1
 8002b04:	617b      	str	r3, [r7, #20]
  }
  return r;
 8002b06:	697b      	ldr	r3, [r7, #20]
}
 8002b08:	4618      	mov	r0, r3
 8002b0a:	371c      	adds	r7, #28
 8002b0c:	46bd      	mov	sp, r7
 8002b0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b12:	4770      	bx	lr

08002b14 <SEGGER_RTT_WriteNoLock>:
*    (1) Data is stored according to buffer flags.
*    (2) For performance reasons this function does not call Init()
*        and may only be called after RTT has been initialized.
*        Either by calling SEGGER_RTT_Init() or calling another RTT API function first.
*/
unsigned SEGGER_RTT_WriteNoLock(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
 8002b14:	b580      	push	{r7, lr}
 8002b16:	b088      	sub	sp, #32
 8002b18:	af00      	add	r7, sp, #0
 8002b1a:	60f8      	str	r0, [r7, #12]
 8002b1c:	60b9      	str	r1, [r7, #8]
 8002b1e:	607a      	str	r2, [r7, #4]
  const char*           pData;
  SEGGER_RTT_BUFFER_UP* pRing;
  //
  // Get "to-host" ring buffer.
  //
  pData = (const char *)pBuffer;
 8002b20:	68bb      	ldr	r3, [r7, #8]
 8002b22:	61bb      	str	r3, [r7, #24]
  pRing = (SEGGER_RTT_BUFFER_UP*)((char*)&_SEGGER_RTT.aUp[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 8002b24:	68fb      	ldr	r3, [r7, #12]
 8002b26:	1c5a      	adds	r2, r3, #1
 8002b28:	4613      	mov	r3, r2
 8002b2a:	005b      	lsls	r3, r3, #1
 8002b2c:	4413      	add	r3, r2
 8002b2e:	00db      	lsls	r3, r3, #3
 8002b30:	4a1f      	ldr	r2, [pc, #124]	; (8002bb0 <SEGGER_RTT_WriteNoLock+0x9c>)
 8002b32:	4413      	add	r3, r2
 8002b34:	617b      	str	r3, [r7, #20]
  //
  // How we output depends upon the mode...
  //
  switch (pRing->Flags) {
 8002b36:	697b      	ldr	r3, [r7, #20]
 8002b38:	695b      	ldr	r3, [r3, #20]
 8002b3a:	2b02      	cmp	r3, #2
 8002b3c:	d029      	beq.n	8002b92 <SEGGER_RTT_WriteNoLock+0x7e>
 8002b3e:	2b02      	cmp	r3, #2
 8002b40:	d82e      	bhi.n	8002ba0 <SEGGER_RTT_WriteNoLock+0x8c>
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	d002      	beq.n	8002b4c <SEGGER_RTT_WriteNoLock+0x38>
 8002b46:	2b01      	cmp	r3, #1
 8002b48:	d013      	beq.n	8002b72 <SEGGER_RTT_WriteNoLock+0x5e>
 8002b4a:	e029      	b.n	8002ba0 <SEGGER_RTT_WriteNoLock+0x8c>
  case SEGGER_RTT_MODE_NO_BLOCK_SKIP:
    //
    // If we are in skip mode and there is no space for the whole
    // of this output, don't bother.
    //
    Avail = _GetAvailWriteSpace(pRing);
 8002b4c:	6978      	ldr	r0, [r7, #20]
 8002b4e:	f7ff ffbe 	bl	8002ace <_GetAvailWriteSpace>
 8002b52:	6138      	str	r0, [r7, #16]
    if (Avail < NumBytes) {
 8002b54:	693a      	ldr	r2, [r7, #16]
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	429a      	cmp	r2, r3
 8002b5a:	d202      	bcs.n	8002b62 <SEGGER_RTT_WriteNoLock+0x4e>
      Status = 0u;
 8002b5c:	2300      	movs	r3, #0
 8002b5e:	61fb      	str	r3, [r7, #28]
    } else {
      Status = NumBytes;
      _WriteNoCheck(pRing, pData, NumBytes);
    }
    break;
 8002b60:	e021      	b.n	8002ba6 <SEGGER_RTT_WriteNoLock+0x92>
      Status = NumBytes;
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	61fb      	str	r3, [r7, #28]
      _WriteNoCheck(pRing, pData, NumBytes);
 8002b66:	687a      	ldr	r2, [r7, #4]
 8002b68:	69b9      	ldr	r1, [r7, #24]
 8002b6a:	6978      	ldr	r0, [r7, #20]
 8002b6c:	f7ff ff67 	bl	8002a3e <_WriteNoCheck>
    break;
 8002b70:	e019      	b.n	8002ba6 <SEGGER_RTT_WriteNoLock+0x92>
  case SEGGER_RTT_MODE_NO_BLOCK_TRIM:
    //
    // If we are in trim mode, trim to what we can output without blocking.
    //
    Avail = _GetAvailWriteSpace(pRing);
 8002b72:	6978      	ldr	r0, [r7, #20]
 8002b74:	f7ff ffab 	bl	8002ace <_GetAvailWriteSpace>
 8002b78:	6138      	str	r0, [r7, #16]
    Status = Avail < NumBytes ? Avail : NumBytes;
 8002b7a:	687a      	ldr	r2, [r7, #4]
 8002b7c:	693b      	ldr	r3, [r7, #16]
 8002b7e:	4293      	cmp	r3, r2
 8002b80:	bf28      	it	cs
 8002b82:	4613      	movcs	r3, r2
 8002b84:	61fb      	str	r3, [r7, #28]
    _WriteNoCheck(pRing, pData, Status);
 8002b86:	69fa      	ldr	r2, [r7, #28]
 8002b88:	69b9      	ldr	r1, [r7, #24]
 8002b8a:	6978      	ldr	r0, [r7, #20]
 8002b8c:	f7ff ff57 	bl	8002a3e <_WriteNoCheck>
    break;
 8002b90:	e009      	b.n	8002ba6 <SEGGER_RTT_WriteNoLock+0x92>
  case SEGGER_RTT_MODE_BLOCK_IF_FIFO_FULL:
    //
    // If we are in blocking mode, output everything.
    //
    Status = _WriteBlocking(pRing, pData, NumBytes);
 8002b92:	687a      	ldr	r2, [r7, #4]
 8002b94:	69b9      	ldr	r1, [r7, #24]
 8002b96:	6978      	ldr	r0, [r7, #20]
 8002b98:	f7ff fef4 	bl	8002984 <_WriteBlocking>
 8002b9c:	61f8      	str	r0, [r7, #28]
    break;
 8002b9e:	e002      	b.n	8002ba6 <SEGGER_RTT_WriteNoLock+0x92>
  default:
    Status = 0u;
 8002ba0:	2300      	movs	r3, #0
 8002ba2:	61fb      	str	r3, [r7, #28]
    break;
 8002ba4:	bf00      	nop
  }
  //
  // Finish up.
  //
  return Status;
 8002ba6:	69fb      	ldr	r3, [r7, #28]
}
 8002ba8:	4618      	mov	r0, r3
 8002baa:	3720      	adds	r7, #32
 8002bac:	46bd      	mov	sp, r7
 8002bae:	bd80      	pop	{r7, pc}
 8002bb0:	20000d60 	.word	0x20000d60

08002bb4 <SEGGER_RTT_Write>:
*    Number of bytes which have been stored in the "Up"-buffer.
*
*  Notes
*    (1) Data is stored according to buffer flags.
*/
unsigned SEGGER_RTT_Write(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
 8002bb4:	b580      	push	{r7, lr}
 8002bb6:	b088      	sub	sp, #32
 8002bb8:	af00      	add	r7, sp, #0
 8002bba:	60f8      	str	r0, [r7, #12]
 8002bbc:	60b9      	str	r1, [r7, #8]
 8002bbe:	607a      	str	r2, [r7, #4]
  unsigned Status;

  INIT();
 8002bc0:	4b0e      	ldr	r3, [pc, #56]	; (8002bfc <SEGGER_RTT_Write+0x48>)
 8002bc2:	61fb      	str	r3, [r7, #28]
 8002bc4:	69fb      	ldr	r3, [r7, #28]
 8002bc6:	781b      	ldrb	r3, [r3, #0]
 8002bc8:	b2db      	uxtb	r3, r3
 8002bca:	2b00      	cmp	r3, #0
 8002bcc:	d101      	bne.n	8002bd2 <SEGGER_RTT_Write+0x1e>
 8002bce:	f7ff fe81 	bl	80028d4 <_DoInit>
  SEGGER_RTT_LOCK();
 8002bd2:	f3ef 8311 	mrs	r3, BASEPRI
 8002bd6:	f04f 0120 	mov.w	r1, #32
 8002bda:	f381 8811 	msr	BASEPRI, r1
 8002bde:	61bb      	str	r3, [r7, #24]
  Status = SEGGER_RTT_WriteNoLock(BufferIndex, pBuffer, NumBytes);  // Call the non-locking write function
 8002be0:	687a      	ldr	r2, [r7, #4]
 8002be2:	68b9      	ldr	r1, [r7, #8]
 8002be4:	68f8      	ldr	r0, [r7, #12]
 8002be6:	f7ff ff95 	bl	8002b14 <SEGGER_RTT_WriteNoLock>
 8002bea:	6178      	str	r0, [r7, #20]
  SEGGER_RTT_UNLOCK();
 8002bec:	69bb      	ldr	r3, [r7, #24]
 8002bee:	f383 8811 	msr	BASEPRI, r3
  return Status;
 8002bf2:	697b      	ldr	r3, [r7, #20]
}
 8002bf4:	4618      	mov	r0, r3
 8002bf6:	3720      	adds	r7, #32
 8002bf8:	46bd      	mov	sp, r7
 8002bfa:	bd80      	pop	{r7, pc}
 8002bfc:	20000d60 	.word	0x20000d60

08002c00 <SEGGER_RTT_ConfigUpBuffer>:
*  Additional information
*    Buffer 0 is configured on compile-time.
*    May only be called once per buffer.
*    Buffer name and flags can be reconfigured using the appropriate functions.
*/
int SEGGER_RTT_ConfigUpBuffer(unsigned BufferIndex, const char* sName, void* pBuffer, unsigned BufferSize, unsigned Flags) {
 8002c00:	b580      	push	{r7, lr}
 8002c02:	b08a      	sub	sp, #40	; 0x28
 8002c04:	af00      	add	r7, sp, #0
 8002c06:	60f8      	str	r0, [r7, #12]
 8002c08:	60b9      	str	r1, [r7, #8]
 8002c0a:	607a      	str	r2, [r7, #4]
 8002c0c:	603b      	str	r3, [r7, #0]
  int r;
  volatile SEGGER_RTT_CB* pRTTCB;
  volatile SEGGER_RTT_BUFFER_UP* pUp;

  INIT();
 8002c0e:	4b20      	ldr	r3, [pc, #128]	; (8002c90 <SEGGER_RTT_ConfigUpBuffer+0x90>)
 8002c10:	623b      	str	r3, [r7, #32]
 8002c12:	6a3b      	ldr	r3, [r7, #32]
 8002c14:	781b      	ldrb	r3, [r3, #0]
 8002c16:	b2db      	uxtb	r3, r3
 8002c18:	2b00      	cmp	r3, #0
 8002c1a:	d101      	bne.n	8002c20 <SEGGER_RTT_ConfigUpBuffer+0x20>
 8002c1c:	f7ff fe5a 	bl	80028d4 <_DoInit>
  pRTTCB = (volatile SEGGER_RTT_CB*)((unsigned char*)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access RTTCB uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 8002c20:	4b1b      	ldr	r3, [pc, #108]	; (8002c90 <SEGGER_RTT_ConfigUpBuffer+0x90>)
 8002c22:	61fb      	str	r3, [r7, #28]
  if (BufferIndex < SEGGER_RTT_MAX_NUM_UP_BUFFERS) {
 8002c24:	68fb      	ldr	r3, [r7, #12]
 8002c26:	2b01      	cmp	r3, #1
 8002c28:	d82a      	bhi.n	8002c80 <SEGGER_RTT_ConfigUpBuffer+0x80>
    SEGGER_RTT_LOCK();
 8002c2a:	f3ef 8311 	mrs	r3, BASEPRI
 8002c2e:	f04f 0120 	mov.w	r1, #32
 8002c32:	f381 8811 	msr	BASEPRI, r1
 8002c36:	61bb      	str	r3, [r7, #24]
    pUp = &pRTTCB->aUp[BufferIndex];
 8002c38:	68fb      	ldr	r3, [r7, #12]
 8002c3a:	1c5a      	adds	r2, r3, #1
 8002c3c:	4613      	mov	r3, r2
 8002c3e:	005b      	lsls	r3, r3, #1
 8002c40:	4413      	add	r3, r2
 8002c42:	00db      	lsls	r3, r3, #3
 8002c44:	69fa      	ldr	r2, [r7, #28]
 8002c46:	4413      	add	r3, r2
 8002c48:	617b      	str	r3, [r7, #20]
    if (BufferIndex) {
 8002c4a:	68fb      	ldr	r3, [r7, #12]
 8002c4c:	2b00      	cmp	r3, #0
 8002c4e:	d00e      	beq.n	8002c6e <SEGGER_RTT_ConfigUpBuffer+0x6e>
      pUp->sName        = sName;
 8002c50:	697b      	ldr	r3, [r7, #20]
 8002c52:	68ba      	ldr	r2, [r7, #8]
 8002c54:	601a      	str	r2, [r3, #0]
      pUp->pBuffer      = (char*)pBuffer;
 8002c56:	697b      	ldr	r3, [r7, #20]
 8002c58:	687a      	ldr	r2, [r7, #4]
 8002c5a:	605a      	str	r2, [r3, #4]
      pUp->SizeOfBuffer = BufferSize;
 8002c5c:	697b      	ldr	r3, [r7, #20]
 8002c5e:	683a      	ldr	r2, [r7, #0]
 8002c60:	609a      	str	r2, [r3, #8]
      pUp->RdOff        = 0u;
 8002c62:	697b      	ldr	r3, [r7, #20]
 8002c64:	2200      	movs	r2, #0
 8002c66:	611a      	str	r2, [r3, #16]
      pUp->WrOff        = 0u;
 8002c68:	697b      	ldr	r3, [r7, #20]
 8002c6a:	2200      	movs	r2, #0
 8002c6c:	60da      	str	r2, [r3, #12]
    }
    pUp->Flags          = Flags;
 8002c6e:	697b      	ldr	r3, [r7, #20]
 8002c70:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002c72:	615a      	str	r2, [r3, #20]
    SEGGER_RTT_UNLOCK();
 8002c74:	69bb      	ldr	r3, [r7, #24]
 8002c76:	f383 8811 	msr	BASEPRI, r3
    r =  0;
 8002c7a:	2300      	movs	r3, #0
 8002c7c:	627b      	str	r3, [r7, #36]	; 0x24
 8002c7e:	e002      	b.n	8002c86 <SEGGER_RTT_ConfigUpBuffer+0x86>
  } else {
    r = -1;
 8002c80:	f04f 33ff 	mov.w	r3, #4294967295
 8002c84:	627b      	str	r3, [r7, #36]	; 0x24
  }
  return r;
 8002c86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8002c88:	4618      	mov	r0, r3
 8002c8a:	3728      	adds	r7, #40	; 0x28
 8002c8c:	46bd      	mov	sp, r7
 8002c8e:	bd80      	pop	{r7, pc}
 8002c90:	20000d60 	.word	0x20000d60

08002c94 <_write_r>:
*   Low-level reentrant write function.
*   libc subroutines will use this system routine for output to all files,
*   including stdout.
*   Write data via RTT.
*/
_ssize_t _write_r(struct _reent *r, int file, const void *ptr, size_t len) {
 8002c94:	b580      	push	{r7, lr}
 8002c96:	b084      	sub	sp, #16
 8002c98:	af00      	add	r7, sp, #0
 8002c9a:	60f8      	str	r0, [r7, #12]
 8002c9c:	60b9      	str	r1, [r7, #8]
 8002c9e:	607a      	str	r2, [r7, #4]
 8002ca0:	603b      	str	r3, [r7, #0]
  (void) file;  /* Not used, avoid warning */
  (void) r;     /* Not used, avoid warning */
  SEGGER_RTT_Write(0, ptr, len);
 8002ca2:	683a      	ldr	r2, [r7, #0]
 8002ca4:	6879      	ldr	r1, [r7, #4]
 8002ca6:	2000      	movs	r0, #0
 8002ca8:	f7ff ff84 	bl	8002bb4 <SEGGER_RTT_Write>
  return len;
 8002cac:	683b      	ldr	r3, [r7, #0]
}
 8002cae:	4618      	mov	r0, r3
 8002cb0:	3710      	adds	r7, #16
 8002cb2:	46bd      	mov	sp, r7
 8002cb4:	bd80      	pop	{r7, pc}

08002cb6 <_StoreChar>:
*/
/*********************************************************************
*
*       _StoreChar
*/
void _StoreChar(SEGGER_RTT_PRINTF_DESC * p, char c) {
 8002cb6:	b580      	push	{r7, lr}
 8002cb8:	b084      	sub	sp, #16
 8002cba:	af00      	add	r7, sp, #0
 8002cbc:	6078      	str	r0, [r7, #4]
 8002cbe:	460b      	mov	r3, r1
 8002cc0:	70fb      	strb	r3, [r7, #3]
  unsigned Cnt;

  Cnt = p->Cnt;
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	689b      	ldr	r3, [r3, #8]
 8002cc6:	60fb      	str	r3, [r7, #12]
  if ((Cnt + 1u) <= p->BufferSize) {
 8002cc8:	68fb      	ldr	r3, [r7, #12]
 8002cca:	1c5a      	adds	r2, r3, #1
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	685b      	ldr	r3, [r3, #4]
 8002cd0:	429a      	cmp	r2, r3
 8002cd2:	d80e      	bhi.n	8002cf2 <_StoreChar+0x3c>
    *(p->pBuffer + Cnt) = c;
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	681a      	ldr	r2, [r3, #0]
 8002cd8:	68fb      	ldr	r3, [r7, #12]
 8002cda:	4413      	add	r3, r2
 8002cdc:	78fa      	ldrb	r2, [r7, #3]
 8002cde:	701a      	strb	r2, [r3, #0]
    p->Cnt = Cnt + 1u;
 8002ce0:	68fb      	ldr	r3, [r7, #12]
 8002ce2:	1c5a      	adds	r2, r3, #1
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	609a      	str	r2, [r3, #8]
    p->ReturnValue++;
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	68db      	ldr	r3, [r3, #12]
 8002cec:	1c5a      	adds	r2, r3, #1
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	60da      	str	r2, [r3, #12]
  }
  //
  // Write part of string, when the buffer is full
  //
  if (p->Cnt == p->BufferSize) {
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	689a      	ldr	r2, [r3, #8]
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	685b      	ldr	r3, [r3, #4]
 8002cfa:	429a      	cmp	r2, r3
 8002cfc:	d115      	bne.n	8002d2a <_StoreChar+0x74>
    if (SEGGER_RTT_Write(p->RTTBufferIndex, p->pBuffer, p->Cnt) != p->Cnt) {
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	6918      	ldr	r0, [r3, #16]
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	6819      	ldr	r1, [r3, #0]
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	689b      	ldr	r3, [r3, #8]
 8002d0a:	461a      	mov	r2, r3
 8002d0c:	f7ff ff52 	bl	8002bb4 <SEGGER_RTT_Write>
 8002d10:	4602      	mov	r2, r0
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	689b      	ldr	r3, [r3, #8]
 8002d16:	429a      	cmp	r2, r3
 8002d18:	d004      	beq.n	8002d24 <_StoreChar+0x6e>
      p->ReturnValue = -1;
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	f04f 32ff 	mov.w	r2, #4294967295
 8002d20:	60da      	str	r2, [r3, #12]
    } else {
      p->Cnt = 0u;
    }
  }
}
 8002d22:	e002      	b.n	8002d2a <_StoreChar+0x74>
      p->Cnt = 0u;
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	2200      	movs	r2, #0
 8002d28:	609a      	str	r2, [r3, #8]
}
 8002d2a:	bf00      	nop
 8002d2c:	3710      	adds	r7, #16
 8002d2e:	46bd      	mov	sp, r7
 8002d30:	bd80      	pop	{r7, pc}
	...

08002d34 <_PrintUnsigned>:
/*********************************************************************
*
*       _PrintUnsigned
*/

void _PrintUnsigned(SEGGER_RTT_PRINTF_DESC * pBufferDesc, unsigned v, unsigned Base, unsigned NumDigits, unsigned FieldWidth, unsigned FormatFlags) {
 8002d34:	b580      	push	{r7, lr}
 8002d36:	b08a      	sub	sp, #40	; 0x28
 8002d38:	af00      	add	r7, sp, #0
 8002d3a:	60f8      	str	r0, [r7, #12]
 8002d3c:	60b9      	str	r1, [r7, #8]
 8002d3e:	607a      	str	r2, [r7, #4]
 8002d40:	603b      	str	r3, [r7, #0]
  unsigned Digit;
  unsigned Number;
  unsigned Width;
  char c;

  Number = v;
 8002d42:	68bb      	ldr	r3, [r7, #8]
 8002d44:	623b      	str	r3, [r7, #32]
  Digit = 1u;
 8002d46:	2301      	movs	r3, #1
 8002d48:	627b      	str	r3, [r7, #36]	; 0x24
  //
  // Get actual field width
  //
  Width = 1u;
 8002d4a:	2301      	movs	r3, #1
 8002d4c:	61fb      	str	r3, [r7, #28]
  while (Number >= Base) {
 8002d4e:	e007      	b.n	8002d60 <_PrintUnsigned+0x2c>
    Number = (Number / Base);
 8002d50:	6a3a      	ldr	r2, [r7, #32]
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	fbb2 f3f3 	udiv	r3, r2, r3
 8002d58:	623b      	str	r3, [r7, #32]
    Width++;
 8002d5a:	69fb      	ldr	r3, [r7, #28]
 8002d5c:	3301      	adds	r3, #1
 8002d5e:	61fb      	str	r3, [r7, #28]
  while (Number >= Base) {
 8002d60:	6a3a      	ldr	r2, [r7, #32]
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	429a      	cmp	r2, r3
 8002d66:	d2f3      	bcs.n	8002d50 <_PrintUnsigned+0x1c>
  }
  if (NumDigits > Width) {
 8002d68:	683a      	ldr	r2, [r7, #0]
 8002d6a:	69fb      	ldr	r3, [r7, #28]
 8002d6c:	429a      	cmp	r2, r3
 8002d6e:	d901      	bls.n	8002d74 <_PrintUnsigned+0x40>
    Width = NumDigits;
 8002d70:	683b      	ldr	r3, [r7, #0]
 8002d72:	61fb      	str	r3, [r7, #28]
  }
  //
  // Print leading chars if necessary
  //
  if ((FormatFlags & FORMAT_FLAG_LEFT_JUSTIFY) == 0u) {
 8002d74:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002d76:	f003 0301 	and.w	r3, r3, #1
 8002d7a:	2b00      	cmp	r3, #0
 8002d7c:	d125      	bne.n	8002dca <_PrintUnsigned+0x96>
    if (FieldWidth != 0u) {
 8002d7e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d80:	2b00      	cmp	r3, #0
 8002d82:	d022      	beq.n	8002dca <_PrintUnsigned+0x96>
      if (((FormatFlags & FORMAT_FLAG_PAD_ZERO) == FORMAT_FLAG_PAD_ZERO) && (NumDigits == 0u)) {
 8002d84:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002d86:	f003 0302 	and.w	r3, r3, #2
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	d005      	beq.n	8002d9a <_PrintUnsigned+0x66>
 8002d8e:	683b      	ldr	r3, [r7, #0]
 8002d90:	2b00      	cmp	r3, #0
 8002d92:	d102      	bne.n	8002d9a <_PrintUnsigned+0x66>
        c = '0';
 8002d94:	2330      	movs	r3, #48	; 0x30
 8002d96:	76fb      	strb	r3, [r7, #27]
 8002d98:	e001      	b.n	8002d9e <_PrintUnsigned+0x6a>
      } else {
        c = ' ';
 8002d9a:	2320      	movs	r3, #32
 8002d9c:	76fb      	strb	r3, [r7, #27]
      }
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 8002d9e:	e00b      	b.n	8002db8 <_PrintUnsigned+0x84>
        FieldWidth--;
 8002da0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002da2:	3b01      	subs	r3, #1
 8002da4:	633b      	str	r3, [r7, #48]	; 0x30
        _StoreChar(pBufferDesc, c);
 8002da6:	7efb      	ldrb	r3, [r7, #27]
 8002da8:	4619      	mov	r1, r3
 8002daa:	68f8      	ldr	r0, [r7, #12]
 8002dac:	f7ff ff83 	bl	8002cb6 <_StoreChar>
        if (pBufferDesc->ReturnValue < 0) {
 8002db0:	68fb      	ldr	r3, [r7, #12]
 8002db2:	68db      	ldr	r3, [r3, #12]
 8002db4:	2b00      	cmp	r3, #0
 8002db6:	db07      	blt.n	8002dc8 <_PrintUnsigned+0x94>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 8002db8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002dba:	2b00      	cmp	r3, #0
 8002dbc:	d005      	beq.n	8002dca <_PrintUnsigned+0x96>
 8002dbe:	69fa      	ldr	r2, [r7, #28]
 8002dc0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002dc2:	429a      	cmp	r2, r3
 8002dc4:	d3ec      	bcc.n	8002da0 <_PrintUnsigned+0x6c>
 8002dc6:	e000      	b.n	8002dca <_PrintUnsigned+0x96>
          break;
 8002dc8:	bf00      	nop
        }
      }
    }
  }
  if (pBufferDesc->ReturnValue >= 0) {
 8002dca:	68fb      	ldr	r3, [r7, #12]
 8002dcc:	68db      	ldr	r3, [r3, #12]
 8002dce:	2b00      	cmp	r3, #0
 8002dd0:	db55      	blt.n	8002e7e <_PrintUnsigned+0x14a>
    // Compute Digit.
    // Loop until Digit has the value of the highest digit required.
    // Example: If the output is 345 (Base 10), loop 2 times until Digit is 100.
    //
    while (1) {
      if (NumDigits > 1u) {       // User specified a min number of digits to print? => Make sure we loop at least that often, before checking anything else (> 1 check avoids problems with NumDigits being signed / unsigned)
 8002dd2:	683b      	ldr	r3, [r7, #0]
 8002dd4:	2b01      	cmp	r3, #1
 8002dd6:	d903      	bls.n	8002de0 <_PrintUnsigned+0xac>
        NumDigits--;
 8002dd8:	683b      	ldr	r3, [r7, #0]
 8002dda:	3b01      	subs	r3, #1
 8002ddc:	603b      	str	r3, [r7, #0]
 8002dde:	e009      	b.n	8002df4 <_PrintUnsigned+0xc0>
      } else {
        Div = v / Digit;
 8002de0:	68ba      	ldr	r2, [r7, #8]
 8002de2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002de4:	fbb2 f3f3 	udiv	r3, r2, r3
 8002de8:	617b      	str	r3, [r7, #20]
        if (Div < Base) {        // Is our divider big enough to extract the highest digit from value? => Done
 8002dea:	697a      	ldr	r2, [r7, #20]
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	429a      	cmp	r2, r3
 8002df0:	d200      	bcs.n	8002df4 <_PrintUnsigned+0xc0>
          break;
 8002df2:	e005      	b.n	8002e00 <_PrintUnsigned+0xcc>
        }
      }
      Digit *= Base;
 8002df4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002df6:	687a      	ldr	r2, [r7, #4]
 8002df8:	fb02 f303 	mul.w	r3, r2, r3
 8002dfc:	627b      	str	r3, [r7, #36]	; 0x24
      if (NumDigits > 1u) {       // User specified a min number of digits to print? => Make sure we loop at least that often, before checking anything else (> 1 check avoids problems with NumDigits being signed / unsigned)
 8002dfe:	e7e8      	b.n	8002dd2 <_PrintUnsigned+0x9e>
    //
    // Output digits
    //

    do {
      Div = v / Digit;
 8002e00:	68ba      	ldr	r2, [r7, #8]
 8002e02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e04:	fbb2 f3f3 	udiv	r3, r2, r3
 8002e08:	617b      	str	r3, [r7, #20]
      v -= Div * Digit;
 8002e0a:	697b      	ldr	r3, [r7, #20]
 8002e0c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002e0e:	fb02 f303 	mul.w	r3, r2, r3
 8002e12:	68ba      	ldr	r2, [r7, #8]
 8002e14:	1ad3      	subs	r3, r2, r3
 8002e16:	60bb      	str	r3, [r7, #8]
      _StoreChar(pBufferDesc, _aV2C[Div]);
 8002e18:	4a1b      	ldr	r2, [pc, #108]	; (8002e88 <_PrintUnsigned+0x154>)
 8002e1a:	697b      	ldr	r3, [r7, #20]
 8002e1c:	4413      	add	r3, r2
 8002e1e:	781b      	ldrb	r3, [r3, #0]
 8002e20:	4619      	mov	r1, r3
 8002e22:	68f8      	ldr	r0, [r7, #12]
 8002e24:	f7ff ff47 	bl	8002cb6 <_StoreChar>
      if (pBufferDesc->ReturnValue < 0) {
 8002e28:	68fb      	ldr	r3, [r7, #12]
 8002e2a:	68db      	ldr	r3, [r3, #12]
 8002e2c:	2b00      	cmp	r3, #0
 8002e2e:	db08      	blt.n	8002e42 <_PrintUnsigned+0x10e>
        break;
      }
      Digit /= Base;
 8002e30:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	fbb2 f3f3 	udiv	r3, r2, r3
 8002e38:	627b      	str	r3, [r7, #36]	; 0x24
    } while (Digit);
 8002e3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	d1df      	bne.n	8002e00 <_PrintUnsigned+0xcc>
 8002e40:	e000      	b.n	8002e44 <_PrintUnsigned+0x110>
        break;
 8002e42:	bf00      	nop
    //
    // Print trailing spaces if necessary
    //
    if ((FormatFlags & FORMAT_FLAG_LEFT_JUSTIFY) == FORMAT_FLAG_LEFT_JUSTIFY) {
 8002e44:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002e46:	f003 0301 	and.w	r3, r3, #1
 8002e4a:	2b00      	cmp	r3, #0
 8002e4c:	d017      	beq.n	8002e7e <_PrintUnsigned+0x14a>
      if (FieldWidth != 0u) {
 8002e4e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002e50:	2b00      	cmp	r3, #0
 8002e52:	d014      	beq.n	8002e7e <_PrintUnsigned+0x14a>
        while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 8002e54:	e00a      	b.n	8002e6c <_PrintUnsigned+0x138>
          FieldWidth--;
 8002e56:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002e58:	3b01      	subs	r3, #1
 8002e5a:	633b      	str	r3, [r7, #48]	; 0x30
          _StoreChar(pBufferDesc, ' ');
 8002e5c:	2120      	movs	r1, #32
 8002e5e:	68f8      	ldr	r0, [r7, #12]
 8002e60:	f7ff ff29 	bl	8002cb6 <_StoreChar>
          if (pBufferDesc->ReturnValue < 0) {
 8002e64:	68fb      	ldr	r3, [r7, #12]
 8002e66:	68db      	ldr	r3, [r3, #12]
 8002e68:	2b00      	cmp	r3, #0
 8002e6a:	db07      	blt.n	8002e7c <_PrintUnsigned+0x148>
        while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 8002e6c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002e6e:	2b00      	cmp	r3, #0
 8002e70:	d005      	beq.n	8002e7e <_PrintUnsigned+0x14a>
 8002e72:	69fa      	ldr	r2, [r7, #28]
 8002e74:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002e76:	429a      	cmp	r2, r3
 8002e78:	d3ed      	bcc.n	8002e56 <_PrintUnsigned+0x122>
          }
        }
      }
    }
  }
}
 8002e7a:	e000      	b.n	8002e7e <_PrintUnsigned+0x14a>
            break;
 8002e7c:	bf00      	nop
}
 8002e7e:	bf00      	nop
 8002e80:	3728      	adds	r7, #40	; 0x28
 8002e82:	46bd      	mov	sp, r7
 8002e84:	bd80      	pop	{r7, pc}
 8002e86:	bf00      	nop
 8002e88:	0800b1a0 	.word	0x0800b1a0

08002e8c <_PrintInt>:

/*********************************************************************
*
*       _PrintInt
*/
void _PrintInt(SEGGER_RTT_PRINTF_DESC * pBufferDesc, int v, unsigned Base, unsigned NumDigits, unsigned FieldWidth, unsigned FormatFlags) {
 8002e8c:	b580      	push	{r7, lr}
 8002e8e:	b088      	sub	sp, #32
 8002e90:	af02      	add	r7, sp, #8
 8002e92:	60f8      	str	r0, [r7, #12]
 8002e94:	60b9      	str	r1, [r7, #8]
 8002e96:	607a      	str	r2, [r7, #4]
 8002e98:	603b      	str	r3, [r7, #0]
  unsigned Width;
  int Number;

  Number = (v < 0) ? -v : v;
 8002e9a:	68bb      	ldr	r3, [r7, #8]
 8002e9c:	2b00      	cmp	r3, #0
 8002e9e:	bfb8      	it	lt
 8002ea0:	425b      	neglt	r3, r3
 8002ea2:	613b      	str	r3, [r7, #16]

  //
  // Get actual field width
  //
  Width = 1u;
 8002ea4:	2301      	movs	r3, #1
 8002ea6:	617b      	str	r3, [r7, #20]
  while (Number >= (int)Base) {
 8002ea8:	e007      	b.n	8002eba <_PrintInt+0x2e>
    Number = (Number / (int)Base);
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	693a      	ldr	r2, [r7, #16]
 8002eae:	fb92 f3f3 	sdiv	r3, r2, r3
 8002eb2:	613b      	str	r3, [r7, #16]
    Width++;
 8002eb4:	697b      	ldr	r3, [r7, #20]
 8002eb6:	3301      	adds	r3, #1
 8002eb8:	617b      	str	r3, [r7, #20]
  while (Number >= (int)Base) {
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	693a      	ldr	r2, [r7, #16]
 8002ebe:	429a      	cmp	r2, r3
 8002ec0:	daf3      	bge.n	8002eaa <_PrintInt+0x1e>
  }
  if (NumDigits > Width) {
 8002ec2:	683a      	ldr	r2, [r7, #0]
 8002ec4:	697b      	ldr	r3, [r7, #20]
 8002ec6:	429a      	cmp	r2, r3
 8002ec8:	d901      	bls.n	8002ece <_PrintInt+0x42>
    Width = NumDigits;
 8002eca:	683b      	ldr	r3, [r7, #0]
 8002ecc:	617b      	str	r3, [r7, #20]
  }
  if ((FieldWidth > 0u) && ((v < 0) || ((FormatFlags & FORMAT_FLAG_PRINT_SIGN) == FORMAT_FLAG_PRINT_SIGN))) {
 8002ece:	6a3b      	ldr	r3, [r7, #32]
 8002ed0:	2b00      	cmp	r3, #0
 8002ed2:	d00a      	beq.n	8002eea <_PrintInt+0x5e>
 8002ed4:	68bb      	ldr	r3, [r7, #8]
 8002ed6:	2b00      	cmp	r3, #0
 8002ed8:	db04      	blt.n	8002ee4 <_PrintInt+0x58>
 8002eda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002edc:	f003 0304 	and.w	r3, r3, #4
 8002ee0:	2b00      	cmp	r3, #0
 8002ee2:	d002      	beq.n	8002eea <_PrintInt+0x5e>
    FieldWidth--;
 8002ee4:	6a3b      	ldr	r3, [r7, #32]
 8002ee6:	3b01      	subs	r3, #1
 8002ee8:	623b      	str	r3, [r7, #32]
  }

  //
  // Print leading spaces if necessary
  //
  if ((((FormatFlags & FORMAT_FLAG_PAD_ZERO) == 0u) || (NumDigits != 0u)) && ((FormatFlags & FORMAT_FLAG_LEFT_JUSTIFY) == 0u)) {
 8002eea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002eec:	f003 0302 	and.w	r3, r3, #2
 8002ef0:	2b00      	cmp	r3, #0
 8002ef2:	d002      	beq.n	8002efa <_PrintInt+0x6e>
 8002ef4:	683b      	ldr	r3, [r7, #0]
 8002ef6:	2b00      	cmp	r3, #0
 8002ef8:	d01c      	beq.n	8002f34 <_PrintInt+0xa8>
 8002efa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002efc:	f003 0301 	and.w	r3, r3, #1
 8002f00:	2b00      	cmp	r3, #0
 8002f02:	d117      	bne.n	8002f34 <_PrintInt+0xa8>
    if (FieldWidth != 0u) {
 8002f04:	6a3b      	ldr	r3, [r7, #32]
 8002f06:	2b00      	cmp	r3, #0
 8002f08:	d014      	beq.n	8002f34 <_PrintInt+0xa8>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 8002f0a:	e00a      	b.n	8002f22 <_PrintInt+0x96>
        FieldWidth--;
 8002f0c:	6a3b      	ldr	r3, [r7, #32]
 8002f0e:	3b01      	subs	r3, #1
 8002f10:	623b      	str	r3, [r7, #32]
        _StoreChar(pBufferDesc, ' ');
 8002f12:	2120      	movs	r1, #32
 8002f14:	68f8      	ldr	r0, [r7, #12]
 8002f16:	f7ff fece 	bl	8002cb6 <_StoreChar>
        if (pBufferDesc->ReturnValue < 0) {
 8002f1a:	68fb      	ldr	r3, [r7, #12]
 8002f1c:	68db      	ldr	r3, [r3, #12]
 8002f1e:	2b00      	cmp	r3, #0
 8002f20:	db07      	blt.n	8002f32 <_PrintInt+0xa6>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 8002f22:	6a3b      	ldr	r3, [r7, #32]
 8002f24:	2b00      	cmp	r3, #0
 8002f26:	d005      	beq.n	8002f34 <_PrintInt+0xa8>
 8002f28:	697a      	ldr	r2, [r7, #20]
 8002f2a:	6a3b      	ldr	r3, [r7, #32]
 8002f2c:	429a      	cmp	r2, r3
 8002f2e:	d3ed      	bcc.n	8002f0c <_PrintInt+0x80>
 8002f30:	e000      	b.n	8002f34 <_PrintInt+0xa8>
          break;
 8002f32:	bf00      	nop
    }
  }
  //
  // Print sign if necessary
  //
  if (pBufferDesc->ReturnValue >= 0) {
 8002f34:	68fb      	ldr	r3, [r7, #12]
 8002f36:	68db      	ldr	r3, [r3, #12]
 8002f38:	2b00      	cmp	r3, #0
 8002f3a:	db4a      	blt.n	8002fd2 <_PrintInt+0x146>
    if (v < 0) {
 8002f3c:	68bb      	ldr	r3, [r7, #8]
 8002f3e:	2b00      	cmp	r3, #0
 8002f40:	da07      	bge.n	8002f52 <_PrintInt+0xc6>
      v = -v;
 8002f42:	68bb      	ldr	r3, [r7, #8]
 8002f44:	425b      	negs	r3, r3
 8002f46:	60bb      	str	r3, [r7, #8]
      _StoreChar(pBufferDesc, '-');
 8002f48:	212d      	movs	r1, #45	; 0x2d
 8002f4a:	68f8      	ldr	r0, [r7, #12]
 8002f4c:	f7ff feb3 	bl	8002cb6 <_StoreChar>
 8002f50:	e008      	b.n	8002f64 <_PrintInt+0xd8>
    } else if ((FormatFlags & FORMAT_FLAG_PRINT_SIGN) == FORMAT_FLAG_PRINT_SIGN) {
 8002f52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f54:	f003 0304 	and.w	r3, r3, #4
 8002f58:	2b00      	cmp	r3, #0
 8002f5a:	d003      	beq.n	8002f64 <_PrintInt+0xd8>
      _StoreChar(pBufferDesc, '+');
 8002f5c:	212b      	movs	r1, #43	; 0x2b
 8002f5e:	68f8      	ldr	r0, [r7, #12]
 8002f60:	f7ff fea9 	bl	8002cb6 <_StoreChar>
    } else {

    }
    if (pBufferDesc->ReturnValue >= 0) {
 8002f64:	68fb      	ldr	r3, [r7, #12]
 8002f66:	68db      	ldr	r3, [r3, #12]
 8002f68:	2b00      	cmp	r3, #0
 8002f6a:	db32      	blt.n	8002fd2 <_PrintInt+0x146>
      //
      // Print leading zeros if necessary
      //
      if (((FormatFlags & FORMAT_FLAG_PAD_ZERO) == FORMAT_FLAG_PAD_ZERO) && ((FormatFlags & FORMAT_FLAG_LEFT_JUSTIFY) == 0u) && (NumDigits == 0u)) {
 8002f6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f6e:	f003 0302 	and.w	r3, r3, #2
 8002f72:	2b00      	cmp	r3, #0
 8002f74:	d01f      	beq.n	8002fb6 <_PrintInt+0x12a>
 8002f76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f78:	f003 0301 	and.w	r3, r3, #1
 8002f7c:	2b00      	cmp	r3, #0
 8002f7e:	d11a      	bne.n	8002fb6 <_PrintInt+0x12a>
 8002f80:	683b      	ldr	r3, [r7, #0]
 8002f82:	2b00      	cmp	r3, #0
 8002f84:	d117      	bne.n	8002fb6 <_PrintInt+0x12a>
        if (FieldWidth != 0u) {
 8002f86:	6a3b      	ldr	r3, [r7, #32]
 8002f88:	2b00      	cmp	r3, #0
 8002f8a:	d014      	beq.n	8002fb6 <_PrintInt+0x12a>
          while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 8002f8c:	e00a      	b.n	8002fa4 <_PrintInt+0x118>
            FieldWidth--;
 8002f8e:	6a3b      	ldr	r3, [r7, #32]
 8002f90:	3b01      	subs	r3, #1
 8002f92:	623b      	str	r3, [r7, #32]
            _StoreChar(pBufferDesc, '0');
 8002f94:	2130      	movs	r1, #48	; 0x30
 8002f96:	68f8      	ldr	r0, [r7, #12]
 8002f98:	f7ff fe8d 	bl	8002cb6 <_StoreChar>
            if (pBufferDesc->ReturnValue < 0) {
 8002f9c:	68fb      	ldr	r3, [r7, #12]
 8002f9e:	68db      	ldr	r3, [r3, #12]
 8002fa0:	2b00      	cmp	r3, #0
 8002fa2:	db07      	blt.n	8002fb4 <_PrintInt+0x128>
          while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 8002fa4:	6a3b      	ldr	r3, [r7, #32]
 8002fa6:	2b00      	cmp	r3, #0
 8002fa8:	d005      	beq.n	8002fb6 <_PrintInt+0x12a>
 8002faa:	697a      	ldr	r2, [r7, #20]
 8002fac:	6a3b      	ldr	r3, [r7, #32]
 8002fae:	429a      	cmp	r2, r3
 8002fb0:	d3ed      	bcc.n	8002f8e <_PrintInt+0x102>
 8002fb2:	e000      	b.n	8002fb6 <_PrintInt+0x12a>
              break;
 8002fb4:	bf00      	nop
            }
          }
        }
      }
      if (pBufferDesc->ReturnValue >= 0) {
 8002fb6:	68fb      	ldr	r3, [r7, #12]
 8002fb8:	68db      	ldr	r3, [r3, #12]
 8002fba:	2b00      	cmp	r3, #0
 8002fbc:	db09      	blt.n	8002fd2 <_PrintInt+0x146>
        //
        // Print number without sign
        //
        _PrintUnsigned(pBufferDesc, (unsigned)v, Base, NumDigits, FieldWidth, FormatFlags);
 8002fbe:	68b9      	ldr	r1, [r7, #8]
 8002fc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002fc2:	9301      	str	r3, [sp, #4]
 8002fc4:	6a3b      	ldr	r3, [r7, #32]
 8002fc6:	9300      	str	r3, [sp, #0]
 8002fc8:	683b      	ldr	r3, [r7, #0]
 8002fca:	687a      	ldr	r2, [r7, #4]
 8002fcc:	68f8      	ldr	r0, [r7, #12]
 8002fce:	f7ff feb1 	bl	8002d34 <_PrintUnsigned>
      }
    }
  }
}
 8002fd2:	bf00      	nop
 8002fd4:	3718      	adds	r7, #24
 8002fd6:	46bd      	mov	sp, r7
 8002fd8:	bd80      	pop	{r7, pc}
	...

08002fdc <SEGGER_RTT_vprintf>:
*
*  Return values
*    >= 0:  Number of bytes which have been stored in the "Up"-buffer.
*     < 0:  Error
*/
int SEGGER_RTT_vprintf(unsigned BufferIndex, const char * sFormat, va_list * pParamList) {
 8002fdc:	b580      	push	{r7, lr}
 8002fde:	b0a2      	sub	sp, #136	; 0x88
 8002fe0:	af02      	add	r7, sp, #8
 8002fe2:	60f8      	str	r0, [r7, #12]
 8002fe4:	60b9      	str	r1, [r7, #8]
 8002fe6:	607a      	str	r2, [r7, #4]
  unsigned NumDigits;
  unsigned FormatFlags;
  unsigned FieldWidth;
  char acBuffer[SEGGER_RTT_PRINTF_BUFFER_SIZE];

  BufferDesc.pBuffer        = acBuffer;
 8002fe8:	f107 0310 	add.w	r3, r7, #16
 8002fec:	653b      	str	r3, [r7, #80]	; 0x50
  BufferDesc.BufferSize     = SEGGER_RTT_PRINTF_BUFFER_SIZE;
 8002fee:	2340      	movs	r3, #64	; 0x40
 8002ff0:	657b      	str	r3, [r7, #84]	; 0x54
  BufferDesc.Cnt            = 0u;
 8002ff2:	2300      	movs	r3, #0
 8002ff4:	65bb      	str	r3, [r7, #88]	; 0x58
  BufferDesc.RTTBufferIndex = BufferIndex;
 8002ff6:	68fb      	ldr	r3, [r7, #12]
 8002ff8:	663b      	str	r3, [r7, #96]	; 0x60
  BufferDesc.ReturnValue    = 0;
 8002ffa:	2300      	movs	r3, #0
 8002ffc:	65fb      	str	r3, [r7, #92]	; 0x5c

  do {
    c = *sFormat;
 8002ffe:	68bb      	ldr	r3, [r7, #8]
 8003000:	781b      	ldrb	r3, [r3, #0]
 8003002:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
    sFormat++;
 8003006:	68bb      	ldr	r3, [r7, #8]
 8003008:	3301      	adds	r3, #1
 800300a:	60bb      	str	r3, [r7, #8]
    if (c == 0u) {
 800300c:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 8003010:	2b00      	cmp	r3, #0
 8003012:	f000 819f 	beq.w	8003354 <SEGGER_RTT_vprintf+0x378>
      break;
    }
    if (c == '%') {
 8003016:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 800301a:	2b25      	cmp	r3, #37	; 0x25
 800301c:	f040 818d 	bne.w	800333a <SEGGER_RTT_vprintf+0x35e>
      //
      // Filter out flags
      //
      FormatFlags = 0u;
 8003020:	2300      	movs	r3, #0
 8003022:	673b      	str	r3, [r7, #112]	; 0x70
      v = 1;
 8003024:	2301      	movs	r3, #1
 8003026:	67bb      	str	r3, [r7, #120]	; 0x78
      do {
        c = *sFormat;
 8003028:	68bb      	ldr	r3, [r7, #8]
 800302a:	781b      	ldrb	r3, [r3, #0]
 800302c:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
        switch (c) {
 8003030:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 8003034:	3b23      	subs	r3, #35	; 0x23
 8003036:	2b0d      	cmp	r3, #13
 8003038:	d83e      	bhi.n	80030b8 <SEGGER_RTT_vprintf+0xdc>
 800303a:	a201      	add	r2, pc, #4	; (adr r2, 8003040 <SEGGER_RTT_vprintf+0x64>)
 800303c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003040:	080030a9 	.word	0x080030a9
 8003044:	080030b9 	.word	0x080030b9
 8003048:	080030b9 	.word	0x080030b9
 800304c:	080030b9 	.word	0x080030b9
 8003050:	080030b9 	.word	0x080030b9
 8003054:	080030b9 	.word	0x080030b9
 8003058:	080030b9 	.word	0x080030b9
 800305c:	080030b9 	.word	0x080030b9
 8003060:	08003099 	.word	0x08003099
 8003064:	080030b9 	.word	0x080030b9
 8003068:	08003079 	.word	0x08003079
 800306c:	080030b9 	.word	0x080030b9
 8003070:	080030b9 	.word	0x080030b9
 8003074:	08003089 	.word	0x08003089
        case '-': FormatFlags |= FORMAT_FLAG_LEFT_JUSTIFY; sFormat++; break;
 8003078:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800307a:	f043 0301 	orr.w	r3, r3, #1
 800307e:	673b      	str	r3, [r7, #112]	; 0x70
 8003080:	68bb      	ldr	r3, [r7, #8]
 8003082:	3301      	adds	r3, #1
 8003084:	60bb      	str	r3, [r7, #8]
 8003086:	e01a      	b.n	80030be <SEGGER_RTT_vprintf+0xe2>
        case '0': FormatFlags |= FORMAT_FLAG_PAD_ZERO;     sFormat++; break;
 8003088:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800308a:	f043 0302 	orr.w	r3, r3, #2
 800308e:	673b      	str	r3, [r7, #112]	; 0x70
 8003090:	68bb      	ldr	r3, [r7, #8]
 8003092:	3301      	adds	r3, #1
 8003094:	60bb      	str	r3, [r7, #8]
 8003096:	e012      	b.n	80030be <SEGGER_RTT_vprintf+0xe2>
        case '+': FormatFlags |= FORMAT_FLAG_PRINT_SIGN;   sFormat++; break;
 8003098:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800309a:	f043 0304 	orr.w	r3, r3, #4
 800309e:	673b      	str	r3, [r7, #112]	; 0x70
 80030a0:	68bb      	ldr	r3, [r7, #8]
 80030a2:	3301      	adds	r3, #1
 80030a4:	60bb      	str	r3, [r7, #8]
 80030a6:	e00a      	b.n	80030be <SEGGER_RTT_vprintf+0xe2>
        case '#': FormatFlags |= FORMAT_FLAG_ALTERNATE;    sFormat++; break;
 80030a8:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80030aa:	f043 0308 	orr.w	r3, r3, #8
 80030ae:	673b      	str	r3, [r7, #112]	; 0x70
 80030b0:	68bb      	ldr	r3, [r7, #8]
 80030b2:	3301      	adds	r3, #1
 80030b4:	60bb      	str	r3, [r7, #8]
 80030b6:	e002      	b.n	80030be <SEGGER_RTT_vprintf+0xe2>
        default:  v = 0; break;
 80030b8:	2300      	movs	r3, #0
 80030ba:	67bb      	str	r3, [r7, #120]	; 0x78
 80030bc:	bf00      	nop
        }
      } while (v);
 80030be:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80030c0:	2b00      	cmp	r3, #0
 80030c2:	d1b1      	bne.n	8003028 <SEGGER_RTT_vprintf+0x4c>
      //
      // filter out field with
      //
      FieldWidth = 0u;
 80030c4:	2300      	movs	r3, #0
 80030c6:	66fb      	str	r3, [r7, #108]	; 0x6c
      do {
        c = *sFormat;
 80030c8:	68bb      	ldr	r3, [r7, #8]
 80030ca:	781b      	ldrb	r3, [r3, #0]
 80030cc:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
        if ((c < '0') || (c > '9')) {
 80030d0:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 80030d4:	2b2f      	cmp	r3, #47	; 0x2f
 80030d6:	d912      	bls.n	80030fe <SEGGER_RTT_vprintf+0x122>
 80030d8:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 80030dc:	2b39      	cmp	r3, #57	; 0x39
 80030de:	d80e      	bhi.n	80030fe <SEGGER_RTT_vprintf+0x122>
          break;
        }
        sFormat++;
 80030e0:	68bb      	ldr	r3, [r7, #8]
 80030e2:	3301      	adds	r3, #1
 80030e4:	60bb      	str	r3, [r7, #8]
        FieldWidth = (FieldWidth * 10u) + ((unsigned)c - '0');
 80030e6:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80030e8:	4613      	mov	r3, r2
 80030ea:	009b      	lsls	r3, r3, #2
 80030ec:	4413      	add	r3, r2
 80030ee:	005b      	lsls	r3, r3, #1
 80030f0:	461a      	mov	r2, r3
 80030f2:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 80030f6:	4413      	add	r3, r2
 80030f8:	3b30      	subs	r3, #48	; 0x30
 80030fa:	66fb      	str	r3, [r7, #108]	; 0x6c
        c = *sFormat;
 80030fc:	e7e4      	b.n	80030c8 <SEGGER_RTT_vprintf+0xec>
      } while (1);

      //
      // Filter out precision (number of digits to display)
      //
      NumDigits = 0u;
 80030fe:	2300      	movs	r3, #0
 8003100:	677b      	str	r3, [r7, #116]	; 0x74
      c = *sFormat;
 8003102:	68bb      	ldr	r3, [r7, #8]
 8003104:	781b      	ldrb	r3, [r3, #0]
 8003106:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
      if (c == '.') {
 800310a:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 800310e:	2b2e      	cmp	r3, #46	; 0x2e
 8003110:	d11d      	bne.n	800314e <SEGGER_RTT_vprintf+0x172>
        sFormat++;
 8003112:	68bb      	ldr	r3, [r7, #8]
 8003114:	3301      	adds	r3, #1
 8003116:	60bb      	str	r3, [r7, #8]
        do {
          c = *sFormat;
 8003118:	68bb      	ldr	r3, [r7, #8]
 800311a:	781b      	ldrb	r3, [r3, #0]
 800311c:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
          if ((c < '0') || (c > '9')) {
 8003120:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 8003124:	2b2f      	cmp	r3, #47	; 0x2f
 8003126:	d912      	bls.n	800314e <SEGGER_RTT_vprintf+0x172>
 8003128:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 800312c:	2b39      	cmp	r3, #57	; 0x39
 800312e:	d80e      	bhi.n	800314e <SEGGER_RTT_vprintf+0x172>
            break;
          }
          sFormat++;
 8003130:	68bb      	ldr	r3, [r7, #8]
 8003132:	3301      	adds	r3, #1
 8003134:	60bb      	str	r3, [r7, #8]
          NumDigits = NumDigits * 10u + ((unsigned)c - '0');
 8003136:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8003138:	4613      	mov	r3, r2
 800313a:	009b      	lsls	r3, r3, #2
 800313c:	4413      	add	r3, r2
 800313e:	005b      	lsls	r3, r3, #1
 8003140:	461a      	mov	r2, r3
 8003142:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 8003146:	4413      	add	r3, r2
 8003148:	3b30      	subs	r3, #48	; 0x30
 800314a:	677b      	str	r3, [r7, #116]	; 0x74
          c = *sFormat;
 800314c:	e7e4      	b.n	8003118 <SEGGER_RTT_vprintf+0x13c>
        } while (1);
      }
      //
      // Filter out length modifier
      //
      c = *sFormat;
 800314e:	68bb      	ldr	r3, [r7, #8]
 8003150:	781b      	ldrb	r3, [r3, #0]
 8003152:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
      do {
        if ((c == 'l') || (c == 'h')) {
 8003156:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 800315a:	2b6c      	cmp	r3, #108	; 0x6c
 800315c:	d003      	beq.n	8003166 <SEGGER_RTT_vprintf+0x18a>
 800315e:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 8003162:	2b68      	cmp	r3, #104	; 0x68
 8003164:	d107      	bne.n	8003176 <SEGGER_RTT_vprintf+0x19a>
          sFormat++;
 8003166:	68bb      	ldr	r3, [r7, #8]
 8003168:	3301      	adds	r3, #1
 800316a:	60bb      	str	r3, [r7, #8]
          c = *sFormat;
 800316c:	68bb      	ldr	r3, [r7, #8]
 800316e:	781b      	ldrb	r3, [r3, #0]
 8003170:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
        if ((c == 'l') || (c == 'h')) {
 8003174:	e7ef      	b.n	8003156 <SEGGER_RTT_vprintf+0x17a>
        }
      } while (1);
      //
      // Handle specifiers
      //
      switch (c) {
 8003176:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 800317a:	2b25      	cmp	r3, #37	; 0x25
 800317c:	f000 80d1 	beq.w	8003322 <SEGGER_RTT_vprintf+0x346>
 8003180:	2b25      	cmp	r3, #37	; 0x25
 8003182:	f2c0 80d5 	blt.w	8003330 <SEGGER_RTT_vprintf+0x354>
 8003186:	2b78      	cmp	r3, #120	; 0x78
 8003188:	f300 80d2 	bgt.w	8003330 <SEGGER_RTT_vprintf+0x354>
 800318c:	2b58      	cmp	r3, #88	; 0x58
 800318e:	f2c0 80cf 	blt.w	8003330 <SEGGER_RTT_vprintf+0x354>
 8003192:	3b58      	subs	r3, #88	; 0x58
 8003194:	2b20      	cmp	r3, #32
 8003196:	f200 80cb 	bhi.w	8003330 <SEGGER_RTT_vprintf+0x354>
 800319a:	a201      	add	r2, pc, #4	; (adr r2, 80031a0 <SEGGER_RTT_vprintf+0x1c4>)
 800319c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80031a0:	08003297 	.word	0x08003297
 80031a4:	08003331 	.word	0x08003331
 80031a8:	08003331 	.word	0x08003331
 80031ac:	08003331 	.word	0x08003331
 80031b0:	08003331 	.word	0x08003331
 80031b4:	08003331 	.word	0x08003331
 80031b8:	08003331 	.word	0x08003331
 80031bc:	08003331 	.word	0x08003331
 80031c0:	08003331 	.word	0x08003331
 80031c4:	08003331 	.word	0x08003331
 80031c8:	08003331 	.word	0x08003331
 80031cc:	08003225 	.word	0x08003225
 80031d0:	0800324b 	.word	0x0800324b
 80031d4:	08003331 	.word	0x08003331
 80031d8:	08003331 	.word	0x08003331
 80031dc:	08003331 	.word	0x08003331
 80031e0:	08003331 	.word	0x08003331
 80031e4:	08003331 	.word	0x08003331
 80031e8:	08003331 	.word	0x08003331
 80031ec:	08003331 	.word	0x08003331
 80031f0:	08003331 	.word	0x08003331
 80031f4:	08003331 	.word	0x08003331
 80031f8:	08003331 	.word	0x08003331
 80031fc:	08003331 	.word	0x08003331
 8003200:	080032fd 	.word	0x080032fd
 8003204:	08003331 	.word	0x08003331
 8003208:	08003331 	.word	0x08003331
 800320c:	080032bd 	.word	0x080032bd
 8003210:	08003331 	.word	0x08003331
 8003214:	08003271 	.word	0x08003271
 8003218:	08003331 	.word	0x08003331
 800321c:	08003331 	.word	0x08003331
 8003220:	08003297 	.word	0x08003297
      case 'c': {
        char c0;
        v = va_arg(*pParamList, int);
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	1d19      	adds	r1, r3, #4
 800322a:	687a      	ldr	r2, [r7, #4]
 800322c:	6011      	str	r1, [r2, #0]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	67bb      	str	r3, [r7, #120]	; 0x78
        c0 = (char)v;
 8003232:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003234:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
        _StoreChar(&BufferDesc, c0);
 8003238:	f897 2067 	ldrb.w	r2, [r7, #103]	; 0x67
 800323c:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8003240:	4611      	mov	r1, r2
 8003242:	4618      	mov	r0, r3
 8003244:	f7ff fd37 	bl	8002cb6 <_StoreChar>
        break;
 8003248:	e073      	b.n	8003332 <SEGGER_RTT_vprintf+0x356>
      }
      case 'd':
        v = va_arg(*pParamList, int);
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	1d19      	adds	r1, r3, #4
 8003250:	687a      	ldr	r2, [r7, #4]
 8003252:	6011      	str	r1, [r2, #0]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	67bb      	str	r3, [r7, #120]	; 0x78
        _PrintInt(&BufferDesc, v, 10u, NumDigits, FieldWidth, FormatFlags);
 8003258:	f107 0050 	add.w	r0, r7, #80	; 0x50
 800325c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800325e:	9301      	str	r3, [sp, #4]
 8003260:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003262:	9300      	str	r3, [sp, #0]
 8003264:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003266:	220a      	movs	r2, #10
 8003268:	6fb9      	ldr	r1, [r7, #120]	; 0x78
 800326a:	f7ff fe0f 	bl	8002e8c <_PrintInt>
        break;
 800326e:	e060      	b.n	8003332 <SEGGER_RTT_vprintf+0x356>
      case 'u':
        v = va_arg(*pParamList, int);
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	1d19      	adds	r1, r3, #4
 8003276:	687a      	ldr	r2, [r7, #4]
 8003278:	6011      	str	r1, [r2, #0]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	67bb      	str	r3, [r7, #120]	; 0x78
        _PrintUnsigned(&BufferDesc, (unsigned)v, 10u, NumDigits, FieldWidth, FormatFlags);
 800327e:	6fb9      	ldr	r1, [r7, #120]	; 0x78
 8003280:	f107 0050 	add.w	r0, r7, #80	; 0x50
 8003284:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003286:	9301      	str	r3, [sp, #4]
 8003288:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800328a:	9300      	str	r3, [sp, #0]
 800328c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800328e:	220a      	movs	r2, #10
 8003290:	f7ff fd50 	bl	8002d34 <_PrintUnsigned>
        break;
 8003294:	e04d      	b.n	8003332 <SEGGER_RTT_vprintf+0x356>
      case 'x':
      case 'X':
        v = va_arg(*pParamList, int);
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	1d19      	adds	r1, r3, #4
 800329c:	687a      	ldr	r2, [r7, #4]
 800329e:	6011      	str	r1, [r2, #0]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	67bb      	str	r3, [r7, #120]	; 0x78
        _PrintUnsigned(&BufferDesc, (unsigned)v, 16u, NumDigits, FieldWidth, FormatFlags);
 80032a4:	6fb9      	ldr	r1, [r7, #120]	; 0x78
 80032a6:	f107 0050 	add.w	r0, r7, #80	; 0x50
 80032aa:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80032ac:	9301      	str	r3, [sp, #4]
 80032ae:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80032b0:	9300      	str	r3, [sp, #0]
 80032b2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80032b4:	2210      	movs	r2, #16
 80032b6:	f7ff fd3d 	bl	8002d34 <_PrintUnsigned>
        break;
 80032ba:	e03a      	b.n	8003332 <SEGGER_RTT_vprintf+0x356>
      case 's':
        {
          const char * s = va_arg(*pParamList, const char *);
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	1d19      	adds	r1, r3, #4
 80032c2:	687a      	ldr	r2, [r7, #4]
 80032c4:	6011      	str	r1, [r2, #0]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	66bb      	str	r3, [r7, #104]	; 0x68
          do {
            c = *s;
 80032ca:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80032cc:	781b      	ldrb	r3, [r3, #0]
 80032ce:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
            s++;
 80032d2:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80032d4:	3301      	adds	r3, #1
 80032d6:	66bb      	str	r3, [r7, #104]	; 0x68
            if (c == '\0') {
 80032d8:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 80032dc:	2b00      	cmp	r3, #0
 80032de:	d00b      	beq.n	80032f8 <SEGGER_RTT_vprintf+0x31c>
              break;
            }
           _StoreChar(&BufferDesc, c);
 80032e0:	f897 207f 	ldrb.w	r2, [r7, #127]	; 0x7f
 80032e4:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80032e8:	4611      	mov	r1, r2
 80032ea:	4618      	mov	r0, r3
 80032ec:	f7ff fce3 	bl	8002cb6 <_StoreChar>
          } while (BufferDesc.ReturnValue >= 0);
 80032f0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80032f2:	2b00      	cmp	r3, #0
 80032f4:	dae9      	bge.n	80032ca <SEGGER_RTT_vprintf+0x2ee>
        }
        break;
 80032f6:	e01c      	b.n	8003332 <SEGGER_RTT_vprintf+0x356>
              break;
 80032f8:	bf00      	nop
        break;
 80032fa:	e01a      	b.n	8003332 <SEGGER_RTT_vprintf+0x356>
      case 'p':
        v = va_arg(*pParamList, int);
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	1d19      	adds	r1, r3, #4
 8003302:	687a      	ldr	r2, [r7, #4]
 8003304:	6011      	str	r1, [r2, #0]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	67bb      	str	r3, [r7, #120]	; 0x78
        _PrintUnsigned(&BufferDesc, (unsigned)v, 16u, 8u, 8u, 0u);
 800330a:	6fb9      	ldr	r1, [r7, #120]	; 0x78
 800330c:	f107 0050 	add.w	r0, r7, #80	; 0x50
 8003310:	2300      	movs	r3, #0
 8003312:	9301      	str	r3, [sp, #4]
 8003314:	2308      	movs	r3, #8
 8003316:	9300      	str	r3, [sp, #0]
 8003318:	2308      	movs	r3, #8
 800331a:	2210      	movs	r2, #16
 800331c:	f7ff fd0a 	bl	8002d34 <_PrintUnsigned>
        break;
 8003320:	e007      	b.n	8003332 <SEGGER_RTT_vprintf+0x356>
      case '%':
        _StoreChar(&BufferDesc, '%');
 8003322:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8003326:	2125      	movs	r1, #37	; 0x25
 8003328:	4618      	mov	r0, r3
 800332a:	f7ff fcc4 	bl	8002cb6 <_StoreChar>
        break;
 800332e:	e000      	b.n	8003332 <SEGGER_RTT_vprintf+0x356>
      default:
        break;
 8003330:	bf00      	nop
      }
      sFormat++;
 8003332:	68bb      	ldr	r3, [r7, #8]
 8003334:	3301      	adds	r3, #1
 8003336:	60bb      	str	r3, [r7, #8]
 8003338:	e007      	b.n	800334a <SEGGER_RTT_vprintf+0x36e>
    } else {
      _StoreChar(&BufferDesc, c);
 800333a:	f897 207f 	ldrb.w	r2, [r7, #127]	; 0x7f
 800333e:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8003342:	4611      	mov	r1, r2
 8003344:	4618      	mov	r0, r3
 8003346:	f7ff fcb6 	bl	8002cb6 <_StoreChar>
    }
  } while (BufferDesc.ReturnValue >= 0);
 800334a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800334c:	2b00      	cmp	r3, #0
 800334e:	f6bf ae56 	bge.w	8002ffe <SEGGER_RTT_vprintf+0x22>
 8003352:	e000      	b.n	8003356 <SEGGER_RTT_vprintf+0x37a>
      break;
 8003354:	bf00      	nop

  if (BufferDesc.ReturnValue > 0) {
 8003356:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003358:	2b00      	cmp	r3, #0
 800335a:	dd0d      	ble.n	8003378 <SEGGER_RTT_vprintf+0x39c>
    //
    // Write remaining data, if any
    //
    if (BufferDesc.Cnt != 0u) {
 800335c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800335e:	2b00      	cmp	r3, #0
 8003360:	d006      	beq.n	8003370 <SEGGER_RTT_vprintf+0x394>
      SEGGER_RTT_Write(BufferIndex, acBuffer, BufferDesc.Cnt);
 8003362:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8003364:	f107 0310 	add.w	r3, r7, #16
 8003368:	4619      	mov	r1, r3
 800336a:	68f8      	ldr	r0, [r7, #12]
 800336c:	f7ff fc22 	bl	8002bb4 <SEGGER_RTT_Write>
    }
    BufferDesc.ReturnValue += (int)BufferDesc.Cnt;
 8003370:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003372:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8003374:	4413      	add	r3, r2
 8003376:	65fb      	str	r3, [r7, #92]	; 0x5c
  }
  return BufferDesc.ReturnValue;
 8003378:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
}
 800337a:	4618      	mov	r0, r3
 800337c:	3780      	adds	r7, #128	; 0x80
 800337e:	46bd      	mov	sp, r7
 8003380:	bd80      	pop	{r7, pc}
 8003382:	bf00      	nop

08003384 <SEGGER_RTT_printf>:
*          u: Print the argument as an unsigned integer
*          x: Print the argument as an hexadecimal integer
*          s: Print the string pointed to by the argument
*          p: Print the argument as an 8-digit hexadecimal integer. (Argument shall be a pointer to void.)
*/
int SEGGER_RTT_printf(unsigned BufferIndex, const char * sFormat, ...) {
 8003384:	b40e      	push	{r1, r2, r3}
 8003386:	b580      	push	{r7, lr}
 8003388:	b085      	sub	sp, #20
 800338a:	af00      	add	r7, sp, #0
 800338c:	6078      	str	r0, [r7, #4]
  int r;
  va_list ParamList;

  va_start(ParamList, sFormat);
 800338e:	f107 0320 	add.w	r3, r7, #32
 8003392:	60bb      	str	r3, [r7, #8]
  r = SEGGER_RTT_vprintf(BufferIndex, sFormat, &ParamList);
 8003394:	f107 0308 	add.w	r3, r7, #8
 8003398:	461a      	mov	r2, r3
 800339a:	69f9      	ldr	r1, [r7, #28]
 800339c:	6878      	ldr	r0, [r7, #4]
 800339e:	f7ff fe1d 	bl	8002fdc <SEGGER_RTT_vprintf>
 80033a2:	60f8      	str	r0, [r7, #12]
  va_end(ParamList);
  return r;
 80033a4:	68fb      	ldr	r3, [r7, #12]
}
 80033a6:	4618      	mov	r0, r3
 80033a8:	3714      	adds	r7, #20
 80033aa:	46bd      	mov	sp, r7
 80033ac:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80033b0:	b003      	add	sp, #12
 80033b2:	4770      	bx	lr

080033b4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80033b4:	b580      	push	{r7, lr}
 80033b6:	b082      	sub	sp, #8
 80033b8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80033ba:	4b1a      	ldr	r3, [pc, #104]	; (8003424 <MX_DMA_Init+0x70>)
 80033bc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80033be:	4a19      	ldr	r2, [pc, #100]	; (8003424 <MX_DMA_Init+0x70>)
 80033c0:	f043 0302 	orr.w	r3, r3, #2
 80033c4:	6493      	str	r3, [r2, #72]	; 0x48
 80033c6:	4b17      	ldr	r3, [pc, #92]	; (8003424 <MX_DMA_Init+0x70>)
 80033c8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80033ca:	f003 0302 	and.w	r3, r3, #2
 80033ce:	607b      	str	r3, [r7, #4]
 80033d0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 80033d2:	4b14      	ldr	r3, [pc, #80]	; (8003424 <MX_DMA_Init+0x70>)
 80033d4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80033d6:	4a13      	ldr	r2, [pc, #76]	; (8003424 <MX_DMA_Init+0x70>)
 80033d8:	f043 0301 	orr.w	r3, r3, #1
 80033dc:	6493      	str	r3, [r2, #72]	; 0x48
 80033de:	4b11      	ldr	r3, [pc, #68]	; (8003424 <MX_DMA_Init+0x70>)
 80033e0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80033e2:	f003 0301 	and.w	r3, r3, #1
 80033e6:	603b      	str	r3, [r7, #0]
 80033e8:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel7_IRQn, 2, 0);
 80033ea:	2200      	movs	r2, #0
 80033ec:	2102      	movs	r1, #2
 80033ee:	2011      	movs	r0, #17
 80033f0:	f002 f95f 	bl	80056b2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel7_IRQn);
 80033f4:	2011      	movs	r0, #17
 80033f6:	f002 f978 	bl	80056ea <HAL_NVIC_EnableIRQ>
  /* DMA2_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel1_IRQn, 2, 0);
 80033fa:	2200      	movs	r2, #0
 80033fc:	2102      	movs	r1, #2
 80033fe:	2038      	movs	r0, #56	; 0x38
 8003400:	f002 f957 	bl	80056b2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel1_IRQn);
 8003404:	2038      	movs	r0, #56	; 0x38
 8003406:	f002 f970 	bl	80056ea <HAL_NVIC_EnableIRQ>
  /* DMA2_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel2_IRQn, 2, 0);
 800340a:	2200      	movs	r2, #0
 800340c:	2102      	movs	r1, #2
 800340e:	2039      	movs	r0, #57	; 0x39
 8003410:	f002 f94f 	bl	80056b2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel2_IRQn);
 8003414:	2039      	movs	r0, #57	; 0x39
 8003416:	f002 f968 	bl	80056ea <HAL_NVIC_EnableIRQ>

}
 800341a:	bf00      	nop
 800341c:	3708      	adds	r7, #8
 800341e:	46bd      	mov	sp, r7
 8003420:	bd80      	pop	{r7, pc}
 8003422:	bf00      	nop
 8003424:	40021000 	.word	0x40021000

08003428 <read_SN>:
unsigned int addressToWrite;
unsigned int sizeFirst;
unsigned int sizeWrite;


void read_SN(){
 8003428:	b580      	push	{r7, lr}
 800342a:	af00      	add	r7, sp, #0

  // read unique ID via IAP
  SN[0] = HAL_GetUIDw0();
 800342c:	f002 f842 	bl	80054b4 <HAL_GetUIDw0>
 8003430:	4603      	mov	r3, r0
 8003432:	4a08      	ldr	r2, [pc, #32]	; (8003454 <read_SN+0x2c>)
 8003434:	6013      	str	r3, [r2, #0]
  SN[1] = HAL_GetUIDw1();
 8003436:	f002 f849 	bl	80054cc <HAL_GetUIDw1>
 800343a:	4603      	mov	r3, r0
 800343c:	4a05      	ldr	r2, [pc, #20]	; (8003454 <read_SN+0x2c>)
 800343e:	6053      	str	r3, [r2, #4]
  SN[2] = HAL_GetUIDw2();
 8003440:	f002 f850 	bl	80054e4 <HAL_GetUIDw2>
 8003444:	4603      	mov	r3, r0
 8003446:	4a03      	ldr	r2, [pc, #12]	; (8003454 <read_SN+0x2c>)
 8003448:	6093      	str	r3, [r2, #8]
  SN[3] = 0xaaaabbbb;
 800344a:	4b02      	ldr	r3, [pc, #8]	; (8003454 <read_SN+0x2c>)
 800344c:	4a02      	ldr	r2, [pc, #8]	; (8003458 <read_SN+0x30>)
 800344e:	60da      	str	r2, [r3, #12]
}
 8003450:	bf00      	nop
 8003452:	bd80      	pop	{r7, pc}
 8003454:	200018a0 	.word	0x200018a0
 8003458:	aaaabbbb 	.word	0xaaaabbbb

0800345c <flash_read_boot>:

/***********************************************************
  BOOTLOADER COMMANDS

************************************************************/
void flash_read_boot (unsigned int read_address, unsigned int size) {
 800345c:	b480      	push	{r7}
 800345e:	b085      	sub	sp, #20
 8003460:	af00      	add	r7, sp, #0
 8003462:	6078      	str	r0, [r7, #4]
 8003464:	6039      	str	r1, [r7, #0]

		unsigned int 	j=2;			//odgovor: ID, CMD, DATA....
 8003466:	2302      	movs	r3, #2
 8003468:	60fb      	str	r3, [r7, #12]
    unsigned char *addr = (unsigned char *)(read_address);
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	60bb      	str	r3, [r7, #8]

    do {
		UARTBuffer0[j++]=*addr++;
 800346e:	68ba      	ldr	r2, [r7, #8]
 8003470:	1c53      	adds	r3, r2, #1
 8003472:	60bb      	str	r3, [r7, #8]
 8003474:	68fb      	ldr	r3, [r7, #12]
 8003476:	1c59      	adds	r1, r3, #1
 8003478:	60f9      	str	r1, [r7, #12]
 800347a:	7811      	ldrb	r1, [r2, #0]
 800347c:	4a08      	ldr	r2, [pc, #32]	; (80034a0 <flash_read_boot+0x44>)
 800347e:	54d1      	strb	r1, [r2, r3]
    }
    while (--size);
 8003480:	683b      	ldr	r3, [r7, #0]
 8003482:	3b01      	subs	r3, #1
 8003484:	603b      	str	r3, [r7, #0]
 8003486:	683b      	ldr	r3, [r7, #0]
 8003488:	2b00      	cmp	r3, #0
 800348a:	d1f0      	bne.n	800346e <flash_read_boot+0x12>
	number_TX_bytes=(j-1);
 800348c:	68fb      	ldr	r3, [r7, #12]
 800348e:	3b01      	subs	r3, #1
 8003490:	4a04      	ldr	r2, [pc, #16]	; (80034a4 <flash_read_boot+0x48>)
 8003492:	6013      	str	r3, [r2, #0]
}
 8003494:	bf00      	nop
 8003496:	3714      	adds	r7, #20
 8003498:	46bd      	mov	sp, r7
 800349a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800349e:	4770      	bx	lr
 80034a0:	20001eb8 	.word	0x20001eb8
 80034a4:	20001678 	.word	0x20001678

080034a8 <ModBus_SendInt>:

void ModBus_SendInt(unsigned int val) //sent one int
{
 80034a8:	b480      	push	{r7}
 80034aa:	b083      	sub	sp, #12
 80034ac:	af00      	add	r7, sp, #0
 80034ae:	6078      	str	r0, [r7, #4]
 UARTBuffer0[2]=val>>24;
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	0e1b      	lsrs	r3, r3, #24
 80034b4:	b2da      	uxtb	r2, r3
 80034b6:	4b0c      	ldr	r3, [pc, #48]	; (80034e8 <ModBus_SendInt+0x40>)
 80034b8:	709a      	strb	r2, [r3, #2]
 UARTBuffer0[3]=val>>16;
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	0c1b      	lsrs	r3, r3, #16
 80034be:	b2da      	uxtb	r2, r3
 80034c0:	4b09      	ldr	r3, [pc, #36]	; (80034e8 <ModBus_SendInt+0x40>)
 80034c2:	70da      	strb	r2, [r3, #3]
 UARTBuffer0[4]=val>>8;
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	0a1b      	lsrs	r3, r3, #8
 80034c8:	b2da      	uxtb	r2, r3
 80034ca:	4b07      	ldr	r3, [pc, #28]	; (80034e8 <ModBus_SendInt+0x40>)
 80034cc:	711a      	strb	r2, [r3, #4]
 UARTBuffer0[5]=val;
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	b2da      	uxtb	r2, r3
 80034d2:	4b05      	ldr	r3, [pc, #20]	; (80034e8 <ModBus_SendInt+0x40>)
 80034d4:	715a      	strb	r2, [r3, #5]
 number_TX_bytes =6;
 80034d6:	4b05      	ldr	r3, [pc, #20]	; (80034ec <ModBus_SendInt+0x44>)
 80034d8:	2206      	movs	r2, #6
 80034da:	601a      	str	r2, [r3, #0]
}
 80034dc:	bf00      	nop
 80034de:	370c      	adds	r7, #12
 80034e0:	46bd      	mov	sp, r7
 80034e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034e6:	4770      	bx	lr
 80034e8:	20001eb8 	.word	0x20001eb8
 80034ec:	20001678 	.word	0x20001678

080034f0 <flash_erase>:

void flash_erase(unsigned int start_sector, unsigned int stop_sector) {
 80034f0:	b580      	push	{r7, lr}
 80034f2:	b084      	sub	sp, #16
 80034f4:	af00      	add	r7, sp, #0
 80034f6:	6078      	str	r0, [r7, #4]
 80034f8:	6039      	str	r1, [r7, #0]

	  int start_page = start_sector * 2; //page_size: 0x800 (STM),  sector_size: 0x1000 (LPC)
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	005b      	lsls	r3, r3, #1
 80034fe:	60fb      	str	r3, [r7, #12]

	  /* Unlock the Flash to enable the flash control register access *************/
	  HAL_FLASH_Unlock();
 8003500:	f002 fbfc 	bl	8005cfc <HAL_FLASH_Unlock>

	  /* Clear OPTVERR bit set on virgin samples */
	    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_ALL_ERRORS);
 8003504:	4b1a      	ldr	r3, [pc, #104]	; (8003570 <flash_erase+0x80>)
 8003506:	699b      	ldr	r3, [r3, #24]
 8003508:	4a19      	ldr	r2, [pc, #100]	; (8003570 <flash_erase+0x80>)
 800350a:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800350e:	6193      	str	r3, [r2, #24]
 8003510:	4b17      	ldr	r3, [pc, #92]	; (8003570 <flash_erase+0x80>)
 8003512:	f24c 32fa 	movw	r2, #50170	; 0xc3fa
 8003516:	611a      	str	r2, [r3, #16]

	  EraseInitStruct.TypeErase   = FLASH_TYPEERASE_PAGES;
 8003518:	4b16      	ldr	r3, [pc, #88]	; (8003574 <flash_erase+0x84>)
 800351a:	2200      	movs	r2, #0
 800351c:	601a      	str	r2, [r3, #0]
	  EraseInitStruct.Banks       = FLASH_BANK_1;
 800351e:	4b15      	ldr	r3, [pc, #84]	; (8003574 <flash_erase+0x84>)
 8003520:	2201      	movs	r2, #1
 8003522:	605a      	str	r2, [r3, #4]
	  EraseInitStruct.Page        = start_page;
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	4a13      	ldr	r2, [pc, #76]	; (8003574 <flash_erase+0x84>)
 8003528:	6093      	str	r3, [r2, #8]
	  EraseInitStruct.NbPages     = (stop_sector * 2) - start_page;
 800352a:	683b      	ldr	r3, [r7, #0]
 800352c:	005a      	lsls	r2, r3, #1
 800352e:	68fb      	ldr	r3, [r7, #12]
 8003530:	1ad3      	subs	r3, r2, r3
 8003532:	4a10      	ldr	r2, [pc, #64]	; (8003574 <flash_erase+0x84>)
 8003534:	60d3      	str	r3, [r2, #12]

	  if( HAL_FLASHEx_Erase(&EraseInitStruct, &PAGEError) != HAL_OK){
 8003536:	4910      	ldr	r1, [pc, #64]	; (8003578 <flash_erase+0x88>)
 8003538:	480e      	ldr	r0, [pc, #56]	; (8003574 <flash_erase+0x84>)
 800353a:	f002 fcc1 	bl	8005ec0 <HAL_FLASHEx_Erase>
 800353e:	4603      	mov	r3, r0
 8003540:	2b00      	cmp	r3, #0
 8003542:	d00e      	beq.n	8003562 <flash_erase+0x72>
	     tracker_status |= SYS_PARAM_FLASH_ERR;
 8003544:	4b0d      	ldr	r3, [pc, #52]	; (800357c <flash_erase+0x8c>)
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800354c:	4a0b      	ldr	r2, [pc, #44]	; (800357c <flash_erase+0x8c>)
 800354e:	6013      	str	r3, [r2, #0]
	     flashError = HAL_FLASH_GetError();
 8003550:	f002 fbf6 	bl	8005d40 <HAL_FLASH_GetError>
 8003554:	4603      	mov	r3, r0
 8003556:	4a0a      	ldr	r2, [pc, #40]	; (8003580 <flash_erase+0x90>)
 8003558:	6013      	str	r3, [r2, #0]
	     UARTBuffer0[2] = ACK_ERROR;  		//ACK odgovor
 800355a:	4b0a      	ldr	r3, [pc, #40]	; (8003584 <flash_erase+0x94>)
 800355c:	22ff      	movs	r2, #255	; 0xff
 800355e:	709a      	strb	r2, [r3, #2]
	  }else{
		  UARTBuffer0[2] = ACK_OK;
	  }
	  return;
 8003560:	e003      	b.n	800356a <flash_erase+0x7a>
		  UARTBuffer0[2] = ACK_OK;
 8003562:	4b08      	ldr	r3, [pc, #32]	; (8003584 <flash_erase+0x94>)
 8003564:	2200      	movs	r2, #0
 8003566:	709a      	strb	r2, [r3, #2]
	  return;
 8003568:	bf00      	nop
}
 800356a:	3710      	adds	r7, #16
 800356c:	46bd      	mov	sp, r7
 800356e:	bd80      	pop	{r7, pc}
 8003570:	40022000 	.word	0x40022000
 8003574:	200002e8 	.word	0x200002e8
 8003578:	200002fc 	.word	0x200002fc
 800357c:	200016ec 	.word	0x200016ec
 8003580:	20001218 	.word	0x20001218
 8003584:	20001eb8 	.word	0x20001eb8

08003588 <flash_write_boot>:
	  }
	  return;
}

unsigned int Address_old;
void flash_write_boot(unsigned int write_address, unsigned int size) {
 8003588:	b580      	push	{r7, lr}
 800358a:	b084      	sub	sp, #16
 800358c:	af00      	add	r7, sp, #0
 800358e:	6078      	str	r0, [r7, #4]
 8003590:	6039      	str	r1, [r7, #0]

	if (Address_old >= write_address){ // Before retrying flash write, erase sector!
 8003592:	4b3a      	ldr	r3, [pc, #232]	; (800367c <flash_write_boot+0xf4>)
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	687a      	ldr	r2, [r7, #4]
 8003598:	429a      	cmp	r2, r3
 800359a:	d803      	bhi.n	80035a4 <flash_write_boot+0x1c>
		//uint32_t start_sector = (write_address/FLASH_PAGE_SIZE) /2;
		//flash_erase(start_sector, start_sector+1 );
		Address_old = write_address;
 800359c:	4a37      	ldr	r2, [pc, #220]	; (800367c <flash_write_boot+0xf4>)
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	6013      	str	r3, [r2, #0]
		return;
 80035a2:	e068      	b.n	8003676 <flash_write_boot+0xee>
	}
	Address_old = write_address;
 80035a4:	4a35      	ldr	r2, [pc, #212]	; (800367c <flash_write_boot+0xf4>)
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	6013      	str	r3, [r2, #0]

    if(crypdedRx == RX_MODE_NORMAL) { // uncrypted mode - crypted file
 80035aa:	4b35      	ldr	r3, [pc, #212]	; (8003680 <flash_write_boot+0xf8>)
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	d118      	bne.n	80035e4 <flash_write_boot+0x5c>
      if (decryptData ((char *)&UARTBuffer0[8], size) != 0){
 80035b2:	6839      	ldr	r1, [r7, #0]
 80035b4:	4833      	ldr	r0, [pc, #204]	; (8003684 <flash_write_boot+0xfc>)
 80035b6:	f7ff f955 	bl	8002864 <decryptData>
 80035ba:	4603      	mov	r3, r0
 80035bc:	2b00      	cmp	r3, #0
 80035be:	d003      	beq.n	80035c8 <flash_write_boot+0x40>
    	  UARTBuffer0[2] = ACK_ERROR;
 80035c0:	4b31      	ldr	r3, [pc, #196]	; (8003688 <flash_write_boot+0x100>)
 80035c2:	22ff      	movs	r2, #255	; 0xff
 80035c4:	709a      	strb	r2, [r3, #2]
    	  return;
 80035c6:	e056      	b.n	8003676 <flash_write_boot+0xee>
      }
      else {
        if (size < 0x100) { // complete last write sector with 0xFF
 80035c8:	683b      	ldr	r3, [r7, #0]
 80035ca:	2bff      	cmp	r3, #255	; 0xff
 80035cc:	d80a      	bhi.n	80035e4 <flash_write_boot+0x5c>
          memset((char *)&UARTBuffer0[size + 8], 0xFF, 0x108 - size);
 80035ce:	683b      	ldr	r3, [r7, #0]
 80035d0:	3308      	adds	r3, #8
 80035d2:	4a2d      	ldr	r2, [pc, #180]	; (8003688 <flash_write_boot+0x100>)
 80035d4:	1898      	adds	r0, r3, r2
 80035d6:	683b      	ldr	r3, [r7, #0]
 80035d8:	f5c3 7384 	rsb	r3, r3, #264	; 0x108
 80035dc:	461a      	mov	r2, r3
 80035de:	21ff      	movs	r1, #255	; 0xff
 80035e0:	f006 fac8 	bl	8009b74 <memset>
        }
      }
    }

  /* Unlock the Flash to enable the flash control register access *************/
  HAL_FLASH_Unlock();
 80035e4:	f002 fb8a 	bl	8005cfc <HAL_FLASH_Unlock>

  /* Clear OPTVERR bit set on virgin samples */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_ALL_ERRORS);
 80035e8:	4b28      	ldr	r3, [pc, #160]	; (800368c <flash_write_boot+0x104>)
 80035ea:	699b      	ldr	r3, [r3, #24]
 80035ec:	4a27      	ldr	r2, [pc, #156]	; (800368c <flash_write_boot+0x104>)
 80035ee:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 80035f2:	6193      	str	r3, [r2, #24]
 80035f4:	4b25      	ldr	r3, [pc, #148]	; (800368c <flash_write_boot+0x104>)
 80035f6:	f24c 32fa 	movw	r2, #50170	; 0xc3fa
 80035fa:	611a      	str	r2, [r3, #16]

   uint64_t* flash_backup_dw = (uint64_t*)(UARTBuffer0+8); //Double word
 80035fc:	4b21      	ldr	r3, [pc, #132]	; (8003684 <flash_write_boot+0xfc>)
 80035fe:	60fb      	str	r3, [r7, #12]
   unsigned int Address = write_address;
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	60bb      	str	r3, [r7, #8]

  //Write flash row by row
  while (Address < (write_address + size) )
 8003604:	e020      	b.n	8003648 <flash_write_boot+0xc0>
  {
    if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, Address, *(flash_backup_dw++)) == HAL_OK)
 8003606:	68fb      	ldr	r3, [r7, #12]
 8003608:	f103 0208 	add.w	r2, r3, #8
 800360c:	60fa      	str	r2, [r7, #12]
 800360e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003612:	68b9      	ldr	r1, [r7, #8]
 8003614:	2000      	movs	r0, #0
 8003616:	f002 fb05 	bl	8005c24 <HAL_FLASH_Program>
 800361a:	4603      	mov	r3, r0
 800361c:	2b00      	cmp	r3, #0
 800361e:	d103      	bne.n	8003628 <flash_write_boot+0xa0>
    {
      Address = Address + sizeof(uint64_t);
 8003620:	68bb      	ldr	r3, [r7, #8]
 8003622:	3308      	adds	r3, #8
 8003624:	60bb      	str	r3, [r7, #8]
 8003626:	e00f      	b.n	8003648 <flash_write_boot+0xc0>
    }
   else
    {
      /* Error occurred while writing data in Flash memory.*/
      tracker_status |= SYS_PARAM_FLASH_ERR;
 8003628:	4b19      	ldr	r3, [pc, #100]	; (8003690 <flash_write_boot+0x108>)
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8003630:	4a17      	ldr	r2, [pc, #92]	; (8003690 <flash_write_boot+0x108>)
 8003632:	6013      	str	r3, [r2, #0]
      flashError = HAL_FLASH_GetError();
 8003634:	f002 fb84 	bl	8005d40 <HAL_FLASH_GetError>
 8003638:	4603      	mov	r3, r0
 800363a:	4a16      	ldr	r2, [pc, #88]	; (8003694 <flash_write_boot+0x10c>)
 800363c:	6013      	str	r3, [r2, #0]
      UARTBuffer0[2] = ACK_ERROR;
 800363e:	4b12      	ldr	r3, [pc, #72]	; (8003688 <flash_write_boot+0x100>)
 8003640:	22ff      	movs	r2, #255	; 0xff
 8003642:	709a      	strb	r2, [r3, #2]
      Error_Handler();
 8003644:	f001 f858 	bl	80046f8 <Error_Handler>
  while (Address < (write_address + size) )
 8003648:	687a      	ldr	r2, [r7, #4]
 800364a:	683b      	ldr	r3, [r7, #0]
 800364c:	4413      	add	r3, r2
 800364e:	68ba      	ldr	r2, [r7, #8]
 8003650:	429a      	cmp	r2, r3
 8003652:	d3d8      	bcc.n	8003606 <flash_write_boot+0x7e>
    }
  }

  if(memcmp((char*)write_address, (char *)&UARTBuffer0[8], size))
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	683a      	ldr	r2, [r7, #0]
 8003658:	490a      	ldr	r1, [pc, #40]	; (8003684 <flash_write_boot+0xfc>)
 800365a:	4618      	mov	r0, r3
 800365c:	f006 fa6e 	bl	8009b3c <memcmp>
 8003660:	4603      	mov	r3, r0
 8003662:	2b00      	cmp	r3, #0
 8003664:	d003      	beq.n	800366e <flash_write_boot+0xe6>
    UARTBuffer0[2] = ACK_ERROR;
 8003666:	4b08      	ldr	r3, [pc, #32]	; (8003688 <flash_write_boot+0x100>)
 8003668:	22ff      	movs	r2, #255	; 0xff
 800366a:	709a      	strb	r2, [r3, #2]
  else
    UARTBuffer0[2] = ACK_OK;
  return;
 800366c:	e002      	b.n	8003674 <flash_write_boot+0xec>
    UARTBuffer0[2] = ACK_OK;
 800366e:	4b06      	ldr	r3, [pc, #24]	; (8003688 <flash_write_boot+0x100>)
 8003670:	2200      	movs	r2, #0
 8003672:	709a      	strb	r2, [r3, #2]
  return;
 8003674:	bf00      	nop

}
 8003676:	3710      	adds	r7, #16
 8003678:	46bd      	mov	sp, r7
 800367a:	bd80      	pop	{r7, pc}
 800367c:	20000edc 	.word	0x20000edc
 8003680:	2000030c 	.word	0x2000030c
 8003684:	20001ec0 	.word	0x20001ec0
 8003688:	20001eb8 	.word	0x20001eb8
 800368c:	40022000 	.word	0x40022000
 8003690:	200016ec 	.word	0x200016ec
 8003694:	20001218 	.word	0x20001218

08003698 <flash_checksum>:
  UARTBuffer[2] = ACK_ERROR;                        // ACK odgovor
  __enable_irq();
  return;
}*/

void flash_checksum (unsigned int start_address, unsigned int size) {
 8003698:	b480      	push	{r7}
 800369a:	b085      	sub	sp, #20
 800369c:	af00      	add	r7, sp, #0
 800369e:	6078      	str	r0, [r7, #4]
 80036a0:	6039      	str	r1, [r7, #0]

  unsigned char *addr = (unsigned char *)(start_address);
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	60fb      	str	r3, [r7, #12]
  unsigned short int flash_checksum = 0;
 80036a6:	2300      	movs	r3, #0
 80036a8:	817b      	strh	r3, [r7, #10]

  do {
    flash_checksum += *addr++;  	//0x 0000 0000 checksum
 80036aa:	68fb      	ldr	r3, [r7, #12]
 80036ac:	1c5a      	adds	r2, r3, #1
 80036ae:	60fa      	str	r2, [r7, #12]
 80036b0:	781b      	ldrb	r3, [r3, #0]
 80036b2:	b29a      	uxth	r2, r3
 80036b4:	897b      	ldrh	r3, [r7, #10]
 80036b6:	4413      	add	r3, r2
 80036b8:	817b      	strh	r3, [r7, #10]
    flash_checksum &= 0xFFFF;
  }
  while (--size);
 80036ba:	683b      	ldr	r3, [r7, #0]
 80036bc:	3b01      	subs	r3, #1
 80036be:	603b      	str	r3, [r7, #0]
 80036c0:	683b      	ldr	r3, [r7, #0]
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	d1f1      	bne.n	80036aa <flash_checksum+0x12>

  UARTBuffer0[2] = flash_checksum&0xFF;
 80036c6:	897b      	ldrh	r3, [r7, #10]
 80036c8:	b2da      	uxtb	r2, r3
 80036ca:	4b08      	ldr	r3, [pc, #32]	; (80036ec <flash_checksum+0x54>)
 80036cc:	709a      	strb	r2, [r3, #2]
  UARTBuffer0[3] = flash_checksum/0x100;
 80036ce:	897b      	ldrh	r3, [r7, #10]
 80036d0:	0a1b      	lsrs	r3, r3, #8
 80036d2:	b29b      	uxth	r3, r3
 80036d4:	b2da      	uxtb	r2, r3
 80036d6:	4b05      	ldr	r3, [pc, #20]	; (80036ec <flash_checksum+0x54>)
 80036d8:	70da      	strb	r2, [r3, #3]
  number_TX_bytes=4;
 80036da:	4b05      	ldr	r3, [pc, #20]	; (80036f0 <flash_checksum+0x58>)
 80036dc:	2204      	movs	r2, #4
 80036de:	601a      	str	r2, [r3, #0]

}
 80036e0:	bf00      	nop
 80036e2:	3714      	adds	r7, #20
 80036e4:	46bd      	mov	sp, r7
 80036e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036ea:	4770      	bx	lr
 80036ec:	20001eb8 	.word	0x20001eb8
 80036f0:	20001678 	.word	0x20001678

080036f4 <read_SysVars>:

void read_SysVars(unsigned int addr)
{
 80036f4:	b580      	push	{r7, lr}
 80036f6:	b082      	sub	sp, #8
 80036f8:	af00      	add	r7, sp, #0
 80036fa:	6078      	str	r0, [r7, #4]
  memcpy((char *)&sys_vars,(char*)addr, sizeof(sys_vars));
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003702:	4619      	mov	r1, r3
 8003704:	4829      	ldr	r0, [pc, #164]	; (80037ac <read_SysVars+0xb8>)
 8003706:	f006 fa27 	bl	8009b58 <memcpy>
  slave_addr = (unsigned int)sys_vars[0];
 800370a:	4b28      	ldr	r3, [pc, #160]	; (80037ac <read_SysVars+0xb8>)
 800370c:	edd3 7a00 	vldr	s15, [r3]
 8003710:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003714:	edc7 7a00 	vstr	s15, [r7]
 8003718:	683b      	ldr	r3, [r7, #0]
 800371a:	b2da      	uxtb	r2, r3
 800371c:	4b24      	ldr	r3, [pc, #144]	; (80037b0 <read_SysVars+0xbc>)
 800371e:	701a      	strb	r2, [r3, #0]
  LoRa_id = (unsigned int)sys_vars[96];
 8003720:	4b22      	ldr	r3, [pc, #136]	; (80037ac <read_SysVars+0xb8>)
 8003722:	edd3 7a60 	vldr	s15, [r3, #384]	; 0x180
 8003726:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800372a:	edc7 7a00 	vstr	s15, [r7]
 800372e:	683b      	ldr	r3, [r7, #0]
 8003730:	b2da      	uxtb	r2, r3
 8003732:	4b20      	ldr	r3, [pc, #128]	; (80037b4 <read_SysVars+0xc0>)
 8003734:	701a      	strb	r2, [r3, #0]
  module.channel = (uint8_t)sys_vars[64];
 8003736:	4b1d      	ldr	r3, [pc, #116]	; (80037ac <read_SysVars+0xb8>)
 8003738:	edd3 7a40 	vldr	s15, [r3, #256]	; 0x100
 800373c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003740:	edc7 7a00 	vstr	s15, [r7]
 8003744:	683b      	ldr	r3, [r7, #0]
 8003746:	b2da      	uxtb	r2, r3
 8003748:	4b1b      	ldr	r3, [pc, #108]	; (80037b8 <read_SysVars+0xc4>)
 800374a:	721a      	strb	r2, [r3, #8]
  module.power = (uint8_t)sys_vars[65];
 800374c:	4b17      	ldr	r3, [pc, #92]	; (80037ac <read_SysVars+0xb8>)
 800374e:	edd3 7a41 	vldr	s15, [r3, #260]	; 0x104
 8003752:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003756:	edc7 7a00 	vstr	s15, [r7]
 800375a:	683b      	ldr	r3, [r7, #0]
 800375c:	b2da      	uxtb	r2, r3
 800375e:	4b16      	ldr	r3, [pc, #88]	; (80037b8 <read_SysVars+0xc4>)
 8003760:	725a      	strb	r2, [r3, #9]
  module.spFactor = (uint8_t)sys_vars[66];
 8003762:	4b12      	ldr	r3, [pc, #72]	; (80037ac <read_SysVars+0xb8>)
 8003764:	edd3 7a42 	vldr	s15, [r3, #264]	; 0x108
 8003768:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800376c:	edc7 7a00 	vstr	s15, [r7]
 8003770:	683b      	ldr	r3, [r7, #0]
 8003772:	b2da      	uxtb	r2, r3
 8003774:	4b10      	ldr	r3, [pc, #64]	; (80037b8 <read_SysVars+0xc4>)
 8003776:	729a      	strb	r2, [r3, #10]
  module.LoRa_BW = (uint8_t)sys_vars[67];
 8003778:	4b0c      	ldr	r3, [pc, #48]	; (80037ac <read_SysVars+0xb8>)
 800377a:	edd3 7a43 	vldr	s15, [r3, #268]	; 0x10c
 800377e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003782:	edc7 7a00 	vstr	s15, [r7]
 8003786:	683b      	ldr	r3, [r7, #0]
 8003788:	b2da      	uxtb	r2, r3
 800378a:	4b0b      	ldr	r3, [pc, #44]	; (80037b8 <read_SysVars+0xc4>)
 800378c:	72da      	strb	r2, [r3, #11]
  //baudrate = sys_vars[151];
  transceiver = sys_vars[68];
 800378e:	4b07      	ldr	r3, [pc, #28]	; (80037ac <read_SysVars+0xb8>)
 8003790:	edd3 7a44 	vldr	s15, [r3, #272]	; 0x110
 8003794:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003798:	edc7 7a00 	vstr	s15, [r7]
 800379c:	683b      	ldr	r3, [r7, #0]
 800379e:	b2da      	uxtb	r2, r3
 80037a0:	4b06      	ldr	r3, [pc, #24]	; (80037bc <read_SysVars+0xc8>)
 80037a2:	701a      	strb	r2, [r3, #0]
}
 80037a4:	bf00      	nop
 80037a6:	3708      	adds	r7, #8
 80037a8:	46bd      	mov	sp, r7
 80037aa:	bd80      	pop	{r7, pc}
 80037ac:	20001238 	.word	0x20001238
 80037b0:	200016f0 	.word	0x200016f0
 80037b4:	20000434 	.word	0x20000434
 80037b8:	20000324 	.word	0x20000324
 80037bc:	20000308 	.word	0x20000308

080037c0 <write_SysVars>:

  return 0;
}

int write_SysVars(unsigned int addr)
{
 80037c0:	b580      	push	{r7, lr}
 80037c2:	b084      	sub	sp, #16
 80037c4:	af00      	add	r7, sp, #0
 80037c6:	6078      	str	r0, [r7, #4]
	sys_vars[0] = slave_addr;                    // address
 80037c8:	4b34      	ldr	r3, [pc, #208]	; (800389c <write_SysVars+0xdc>)
 80037ca:	781b      	ldrb	r3, [r3, #0]
 80037cc:	ee07 3a90 	vmov	s15, r3
 80037d0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80037d4:	4b32      	ldr	r3, [pc, #200]	; (80038a0 <write_SysVars+0xe0>)
 80037d6:	edc3 7a00 	vstr	s15, [r3]
	uint32_t SizeToWrite = sizeof(sys_vars);
 80037da:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80037de:	60bb      	str	r3, [r7, #8]

	/* Unlock the Flash to enable the flash control register access *************/
	HAL_FLASH_Unlock();
 80037e0:	f002 fa8c 	bl	8005cfc <HAL_FLASH_Unlock>

	/* Clear OPTVERR bit set on virgin samples */
	  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_ALL_ERRORS);
 80037e4:	4b2f      	ldr	r3, [pc, #188]	; (80038a4 <write_SysVars+0xe4>)
 80037e6:	699b      	ldr	r3, [r3, #24]
 80037e8:	4a2e      	ldr	r2, [pc, #184]	; (80038a4 <write_SysVars+0xe4>)
 80037ea:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 80037ee:	6193      	str	r3, [r2, #24]
 80037f0:	4b2c      	ldr	r3, [pc, #176]	; (80038a4 <write_SysVars+0xe4>)
 80037f2:	f24c 32fa 	movw	r2, #50170	; 0xc3fa
 80037f6:	611a      	str	r2, [r3, #16]

	  EraseInitStruct.TypeErase   = FLASH_TYPEERASE_PAGES;
 80037f8:	4b2b      	ldr	r3, [pc, #172]	; (80038a8 <write_SysVars+0xe8>)
 80037fa:	2200      	movs	r2, #0
 80037fc:	601a      	str	r2, [r3, #0]
	  EraseInitStruct.Banks       = FLASH_BANK_1;
 80037fe:	4b2a      	ldr	r3, [pc, #168]	; (80038a8 <write_SysVars+0xe8>)
 8003800:	2201      	movs	r2, #1
 8003802:	605a      	str	r2, [r3, #4]
	  EraseInitStruct.Page        = addr / FLASH_PAGE_SIZE;
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	0adb      	lsrs	r3, r3, #11
 8003808:	4a27      	ldr	r2, [pc, #156]	; (80038a8 <write_SysVars+0xe8>)
 800380a:	6093      	str	r3, [r2, #8]
	  EraseInitStruct.NbPages     = 1;
 800380c:	4b26      	ldr	r3, [pc, #152]	; (80038a8 <write_SysVars+0xe8>)
 800380e:	2201      	movs	r2, #1
 8003810:	60da      	str	r2, [r3, #12]

	  if( HAL_FLASHEx_Erase(&EraseInitStruct, &PAGEError) != HAL_OK){
 8003812:	4926      	ldr	r1, [pc, #152]	; (80038ac <write_SysVars+0xec>)
 8003814:	4824      	ldr	r0, [pc, #144]	; (80038a8 <write_SysVars+0xe8>)
 8003816:	f002 fb53 	bl	8005ec0 <HAL_FLASHEx_Erase>
 800381a:	4603      	mov	r3, r0
 800381c:	2b00      	cmp	r3, #0
 800381e:	d00a      	beq.n	8003836 <write_SysVars+0x76>
	     tracker_status |= SYS_PARAM_FLASH_ERR;
 8003820:	4b23      	ldr	r3, [pc, #140]	; (80038b0 <write_SysVars+0xf0>)
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8003828:	4a21      	ldr	r2, [pc, #132]	; (80038b0 <write_SysVars+0xf0>)
 800382a:	6013      	str	r3, [r2, #0]
	     flashError = HAL_FLASH_GetError();
 800382c:	f002 fa88 	bl	8005d40 <HAL_FLASH_GetError>
 8003830:	4603      	mov	r3, r0
 8003832:	4a20      	ldr	r2, [pc, #128]	; (80038b4 <write_SysVars+0xf4>)
 8003834:	6013      	str	r3, [r2, #0]
	  }

	uint64_t* flash_backup_dw = (uint64_t*)sys_vars; //Double word
 8003836:	4b1a      	ldr	r3, [pc, #104]	; (80038a0 <write_SysVars+0xe0>)
 8003838:	60fb      	str	r3, [r7, #12]

	//Write flash row by row
	while (Address < (addr + SizeToWrite) )
 800383a:	e023      	b.n	8003884 <write_SysVars+0xc4>
	{
	  if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, Address, *(flash_backup_dw++)) == HAL_OK)
 800383c:	4b1e      	ldr	r3, [pc, #120]	; (80038b8 <write_SysVars+0xf8>)
 800383e:	6819      	ldr	r1, [r3, #0]
 8003840:	68fb      	ldr	r3, [r7, #12]
 8003842:	f103 0208 	add.w	r2, r3, #8
 8003846:	60fa      	str	r2, [r7, #12]
 8003848:	e9d3 2300 	ldrd	r2, r3, [r3]
 800384c:	2000      	movs	r0, #0
 800384e:	f002 f9e9 	bl	8005c24 <HAL_FLASH_Program>
 8003852:	4603      	mov	r3, r0
 8003854:	2b00      	cmp	r3, #0
 8003856:	d105      	bne.n	8003864 <write_SysVars+0xa4>
	  {
		Address = Address + sizeof(uint64_t);
 8003858:	4b17      	ldr	r3, [pc, #92]	; (80038b8 <write_SysVars+0xf8>)
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	3308      	adds	r3, #8
 800385e:	4a16      	ldr	r2, [pc, #88]	; (80038b8 <write_SysVars+0xf8>)
 8003860:	6013      	str	r3, [r2, #0]
 8003862:	e00f      	b.n	8003884 <write_SysVars+0xc4>
	  }
	 else
	  {
		/* Error occurred while writing data in Flash memory.*/
		tracker_status |= SYS_PARAM_FLASH_ERR;
 8003864:	4b12      	ldr	r3, [pc, #72]	; (80038b0 <write_SysVars+0xf0>)
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800386c:	4a10      	ldr	r2, [pc, #64]	; (80038b0 <write_SysVars+0xf0>)
 800386e:	6013      	str	r3, [r2, #0]
		flashError = HAL_FLASH_GetError();
 8003870:	f002 fa66 	bl	8005d40 <HAL_FLASH_GetError>
 8003874:	4603      	mov	r3, r0
 8003876:	4a0f      	ldr	r2, [pc, #60]	; (80038b4 <write_SysVars+0xf4>)
 8003878:	6013      	str	r3, [r2, #0]
		UARTBuffer0[2] = ACK_ERROR;
 800387a:	4b10      	ldr	r3, [pc, #64]	; (80038bc <write_SysVars+0xfc>)
 800387c:	22ff      	movs	r2, #255	; 0xff
 800387e:	709a      	strb	r2, [r3, #2]
		//Error_Handler();
		return 1;
 8003880:	2301      	movs	r3, #1
 8003882:	e007      	b.n	8003894 <write_SysVars+0xd4>
	while (Address < (addr + SizeToWrite) )
 8003884:	687a      	ldr	r2, [r7, #4]
 8003886:	68bb      	ldr	r3, [r7, #8]
 8003888:	441a      	add	r2, r3
 800388a:	4b0b      	ldr	r3, [pc, #44]	; (80038b8 <write_SysVars+0xf8>)
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	429a      	cmp	r2, r3
 8003890:	d8d4      	bhi.n	800383c <write_SysVars+0x7c>
	  }
	}
	return 0;
 8003892:	2300      	movs	r3, #0
}
 8003894:	4618      	mov	r0, r3
 8003896:	3710      	adds	r7, #16
 8003898:	46bd      	mov	sp, r7
 800389a:	bd80      	pop	{r7, pc}
 800389c:	200016f0 	.word	0x200016f0
 80038a0:	20001238 	.word	0x20001238
 80038a4:	40022000 	.word	0x40022000
 80038a8:	200002e8 	.word	0x200002e8
 80038ac:	200002fc 	.word	0x200002fc
 80038b0:	200016ec 	.word	0x200016ec
 80038b4:	20001218 	.word	0x20001218
 80038b8:	200002f8 	.word	0x200002f8
 80038bc:	20001eb8 	.word	0x20001eb8

080038c0 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80038c0:	b580      	push	{r7, lr}
 80038c2:	b08a      	sub	sp, #40	; 0x28
 80038c4:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80038c6:	f107 0314 	add.w	r3, r7, #20
 80038ca:	2200      	movs	r2, #0
 80038cc:	601a      	str	r2, [r3, #0]
 80038ce:	605a      	str	r2, [r3, #4]
 80038d0:	609a      	str	r2, [r3, #8]
 80038d2:	60da      	str	r2, [r3, #12]
 80038d4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80038d6:	4b58      	ldr	r3, [pc, #352]	; (8003a38 <MX_GPIO_Init+0x178>)
 80038d8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80038da:	4a57      	ldr	r2, [pc, #348]	; (8003a38 <MX_GPIO_Init+0x178>)
 80038dc:	f043 0304 	orr.w	r3, r3, #4
 80038e0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80038e2:	4b55      	ldr	r3, [pc, #340]	; (8003a38 <MX_GPIO_Init+0x178>)
 80038e4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80038e6:	f003 0304 	and.w	r3, r3, #4
 80038ea:	613b      	str	r3, [r7, #16]
 80038ec:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80038ee:	4b52      	ldr	r3, [pc, #328]	; (8003a38 <MX_GPIO_Init+0x178>)
 80038f0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80038f2:	4a51      	ldr	r2, [pc, #324]	; (8003a38 <MX_GPIO_Init+0x178>)
 80038f4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80038f8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80038fa:	4b4f      	ldr	r3, [pc, #316]	; (8003a38 <MX_GPIO_Init+0x178>)
 80038fc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80038fe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003902:	60fb      	str	r3, [r7, #12]
 8003904:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003906:	4b4c      	ldr	r3, [pc, #304]	; (8003a38 <MX_GPIO_Init+0x178>)
 8003908:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800390a:	4a4b      	ldr	r2, [pc, #300]	; (8003a38 <MX_GPIO_Init+0x178>)
 800390c:	f043 0301 	orr.w	r3, r3, #1
 8003910:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003912:	4b49      	ldr	r3, [pc, #292]	; (8003a38 <MX_GPIO_Init+0x178>)
 8003914:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003916:	f003 0301 	and.w	r3, r3, #1
 800391a:	60bb      	str	r3, [r7, #8]
 800391c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800391e:	4b46      	ldr	r3, [pc, #280]	; (8003a38 <MX_GPIO_Init+0x178>)
 8003920:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003922:	4a45      	ldr	r2, [pc, #276]	; (8003a38 <MX_GPIO_Init+0x178>)
 8003924:	f043 0302 	orr.w	r3, r3, #2
 8003928:	64d3      	str	r3, [r2, #76]	; 0x4c
 800392a:	4b43      	ldr	r3, [pc, #268]	; (8003a38 <MX_GPIO_Init+0x178>)
 800392c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800392e:	f003 0302 	and.w	r3, r3, #2
 8003932:	607b      	str	r3, [r7, #4]
 8003934:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8003936:	4b40      	ldr	r3, [pc, #256]	; (8003a38 <MX_GPIO_Init+0x178>)
 8003938:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800393a:	4a3f      	ldr	r2, [pc, #252]	; (8003a38 <MX_GPIO_Init+0x178>)
 800393c:	f043 0308 	orr.w	r3, r3, #8
 8003940:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003942:	4b3d      	ldr	r3, [pc, #244]	; (8003a38 <MX_GPIO_Init+0x178>)
 8003944:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003946:	f003 0308 	and.w	r3, r3, #8
 800394a:	603b      	str	r3, [r7, #0]
 800394c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LoRa_RESET_GPIO_Port, LoRa_RESET_Pin, GPIO_PIN_RESET);
 800394e:	2200      	movs	r2, #0
 8003950:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8003954:	4839      	ldr	r0, [pc, #228]	; (8003a3c <MX_GPIO_Init+0x17c>)
 8003956:	f002 fd6b 	bl	8006430 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LORA_NSS_GPIO_Port, LORA_NSS_Pin, GPIO_PIN_RESET);
 800395a:	2200      	movs	r2, #0
 800395c:	2110      	movs	r1, #16
 800395e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003962:	f002 fd65 	bl	8006430 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED_RD_Pin|LED_GR_Pin|LED_BL_Pin, GPIO_PIN_RESET);
 8003966:	2200      	movs	r2, #0
 8003968:	f44f 7160 	mov.w	r1, #896	; 0x380
 800396c:	4834      	ldr	r0, [pc, #208]	; (8003a40 <MX_GPIO_Init+0x180>)
 800396e:	f002 fd5f 	bl	8006430 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LoRa_RESET_Pin;
 8003972:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003976:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003978:	2301      	movs	r3, #1
 800397a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800397c:	2300      	movs	r3, #0
 800397e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003980:	2300      	movs	r3, #0
 8003982:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LoRa_RESET_GPIO_Port, &GPIO_InitStruct);
 8003984:	f107 0314 	add.w	r3, r7, #20
 8003988:	4619      	mov	r1, r3
 800398a:	482c      	ldr	r0, [pc, #176]	; (8003a3c <MX_GPIO_Init+0x17c>)
 800398c:	f002 fbbe 	bl	800610c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LORA_NSS_Pin;
 8003990:	2310      	movs	r3, #16
 8003992:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003994:	2301      	movs	r3, #1
 8003996:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003998:	2300      	movs	r3, #0
 800399a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800399c:	2300      	movs	r3, #0
 800399e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LORA_NSS_GPIO_Port, &GPIO_InitStruct);
 80039a0:	f107 0314 	add.w	r3, r7, #20
 80039a4:	4619      	mov	r1, r3
 80039a6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80039aa:	f002 fbaf 	bl	800610c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BT1_Pin;
 80039ae:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80039b2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80039b4:	2300      	movs	r3, #0
 80039b6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80039b8:	2301      	movs	r3, #1
 80039ba:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BT1_GPIO_Port, &GPIO_InitStruct);
 80039bc:	f107 0314 	add.w	r3, r7, #20
 80039c0:	4619      	mov	r1, r3
 80039c2:	481e      	ldr	r0, [pc, #120]	; (8003a3c <MX_GPIO_Init+0x17c>)
 80039c4:	f002 fba2 	bl	800610c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BT2_Pin;
 80039c8:	2304      	movs	r3, #4
 80039ca:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80039cc:	2300      	movs	r3, #0
 80039ce:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80039d0:	2301      	movs	r3, #1
 80039d2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BT2_GPIO_Port, &GPIO_InitStruct);
 80039d4:	f107 0314 	add.w	r3, r7, #20
 80039d8:	4619      	mov	r1, r3
 80039da:	481a      	ldr	r0, [pc, #104]	; (8003a44 <MX_GPIO_Init+0x184>)
 80039dc:	f002 fb96 	bl	800610c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LORA_DIO6_Pin;
 80039e0:	2340      	movs	r3, #64	; 0x40
 80039e2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80039e4:	2300      	movs	r3, #0
 80039e6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80039e8:	2300      	movs	r3, #0
 80039ea:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LORA_DIO6_GPIO_Port, &GPIO_InitStruct);
 80039ec:	f107 0314 	add.w	r3, r7, #20
 80039f0:	4619      	mov	r1, r3
 80039f2:	4813      	ldr	r0, [pc, #76]	; (8003a40 <MX_GPIO_Init+0x180>)
 80039f4:	f002 fb8a 	bl	800610c <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = LED_RD_Pin|LED_GR_Pin|LED_BL_Pin;
 80039f8:	f44f 7360 	mov.w	r3, #896	; 0x380
 80039fc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80039fe:	2301      	movs	r3, #1
 8003a00:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a02:	2300      	movs	r3, #0
 8003a04:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003a06:	2300      	movs	r3, #0
 8003a08:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003a0a:	f107 0314 	add.w	r3, r7, #20
 8003a0e:	4619      	mov	r1, r3
 8003a10:	480b      	ldr	r0, [pc, #44]	; (8003a40 <MX_GPIO_Init+0x180>)
 8003a12:	f002 fb7b 	bl	800610c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BOOT_Pin;
 8003a16:	2308      	movs	r3, #8
 8003a18:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003a1a:	2300      	movs	r3, #0
 8003a1c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a1e:	2300      	movs	r3, #0
 8003a20:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BOOT_GPIO_Port, &GPIO_InitStruct);
 8003a22:	f107 0314 	add.w	r3, r7, #20
 8003a26:	4619      	mov	r1, r3
 8003a28:	4807      	ldr	r0, [pc, #28]	; (8003a48 <MX_GPIO_Init+0x188>)
 8003a2a:	f002 fb6f 	bl	800610c <HAL_GPIO_Init>

}
 8003a2e:	bf00      	nop
 8003a30:	3728      	adds	r7, #40	; 0x28
 8003a32:	46bd      	mov	sp, r7
 8003a34:	bd80      	pop	{r7, pc}
 8003a36:	bf00      	nop
 8003a38:	40021000 	.word	0x40021000
 8003a3c:	48000800 	.word	0x48000800
 8003a40:	48000400 	.word	0x48000400
 8003a44:	48000c00 	.word	0x48000c00
 8003a48:	48001c00 	.word	0x48001c00

08003a4c <set_LED>:

uint32_t LEDTimeouts[4];
uint32_t LEDStates;
uint32_t LEDStates_old;

void set_LED(uint8_t color, uint8_t state, uint16_t timeout){
 8003a4c:	b580      	push	{r7, lr}
 8003a4e:	b084      	sub	sp, #16
 8003a50:	af00      	add	r7, sp, #0
 8003a52:	4603      	mov	r3, r0
 8003a54:	71fb      	strb	r3, [r7, #7]
 8003a56:	460b      	mov	r3, r1
 8003a58:	71bb      	strb	r3, [r7, #6]
 8003a5a:	4613      	mov	r3, r2
 8003a5c:	80bb      	strh	r3, [r7, #4]

	if(state == LED_ON){
 8003a5e:	79bb      	ldrb	r3, [r7, #6]
 8003a60:	2b01      	cmp	r3, #1
 8003a62:	d122      	bne.n	8003aaa <set_LED+0x5e>
		if(timeout && !(LEDStates & 1<<color)){ //set timeout only when LED was OFF before
 8003a64:	88bb      	ldrh	r3, [r7, #4]
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	d00f      	beq.n	8003a8a <set_LED+0x3e>
 8003a6a:	79fb      	ldrb	r3, [r7, #7]
 8003a6c:	2201      	movs	r2, #1
 8003a6e:	fa02 f303 	lsl.w	r3, r2, r3
 8003a72:	461a      	mov	r2, r3
 8003a74:	4b6d      	ldr	r3, [pc, #436]	; (8003c2c <set_LED+0x1e0>)
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	4013      	ands	r3, r2
 8003a7a:	2b00      	cmp	r3, #0
 8003a7c:	d105      	bne.n	8003a8a <set_LED+0x3e>
			LEDTimeouts[color] = timeout;
 8003a7e:	79fb      	ldrb	r3, [r7, #7]
 8003a80:	88ba      	ldrh	r2, [r7, #4]
 8003a82:	496b      	ldr	r1, [pc, #428]	; (8003c30 <set_LED+0x1e4>)
 8003a84:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8003a88:	e004      	b.n	8003a94 <set_LED+0x48>
		}else{
			LEDTimeouts[color] = 0;
 8003a8a:	79fb      	ldrb	r3, [r7, #7]
 8003a8c:	4a68      	ldr	r2, [pc, #416]	; (8003c30 <set_LED+0x1e4>)
 8003a8e:	2100      	movs	r1, #0
 8003a90:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		}
		LEDStates |= 1<<color;
 8003a94:	79fb      	ldrb	r3, [r7, #7]
 8003a96:	2201      	movs	r2, #1
 8003a98:	fa02 f303 	lsl.w	r3, r2, r3
 8003a9c:	461a      	mov	r2, r3
 8003a9e:	4b63      	ldr	r3, [pc, #396]	; (8003c2c <set_LED+0x1e0>)
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	4313      	orrs	r3, r2
 8003aa4:	4a61      	ldr	r2, [pc, #388]	; (8003c2c <set_LED+0x1e0>)
 8003aa6:	6013      	str	r3, [r2, #0]
 8003aa8:	e03b      	b.n	8003b22 <set_LED+0xd6>
	}else if(state == LED_OFF){
 8003aaa:	79bb      	ldrb	r3, [r7, #6]
 8003aac:	2b00      	cmp	r3, #0
 8003aae:	d10b      	bne.n	8003ac8 <set_LED+0x7c>
		LEDStates &= ~(1<<color);
 8003ab0:	79fb      	ldrb	r3, [r7, #7]
 8003ab2:	2201      	movs	r2, #1
 8003ab4:	fa02 f303 	lsl.w	r3, r2, r3
 8003ab8:	43db      	mvns	r3, r3
 8003aba:	461a      	mov	r2, r3
 8003abc:	4b5b      	ldr	r3, [pc, #364]	; (8003c2c <set_LED+0x1e0>)
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	4013      	ands	r3, r2
 8003ac2:	4a5a      	ldr	r2, [pc, #360]	; (8003c2c <set_LED+0x1e0>)
 8003ac4:	6013      	str	r3, [r2, #0]
 8003ac6:	e02c      	b.n	8003b22 <set_LED+0xd6>
	}
	else if(state == COUNTDOWN){
 8003ac8:	79bb      	ldrb	r3, [r7, #6]
 8003aca:	2b02      	cmp	r3, #2
 8003acc:	d129      	bne.n	8003b22 <set_LED+0xd6>
		for(int i=0 ; i<4 ; i++){
 8003ace:	2300      	movs	r3, #0
 8003ad0:	60fb      	str	r3, [r7, #12]
 8003ad2:	e023      	b.n	8003b1c <set_LED+0xd0>
			if(LEDTimeouts[i]){
 8003ad4:	4a56      	ldr	r2, [pc, #344]	; (8003c30 <set_LED+0x1e4>)
 8003ad6:	68fb      	ldr	r3, [r7, #12]
 8003ad8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003adc:	2b00      	cmp	r3, #0
 8003ade:	d009      	beq.n	8003af4 <set_LED+0xa8>
				LEDTimeouts[i]--;
 8003ae0:	4a53      	ldr	r2, [pc, #332]	; (8003c30 <set_LED+0x1e4>)
 8003ae2:	68fb      	ldr	r3, [r7, #12]
 8003ae4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003ae8:	1e5a      	subs	r2, r3, #1
 8003aea:	4951      	ldr	r1, [pc, #324]	; (8003c30 <set_LED+0x1e4>)
 8003aec:	68fb      	ldr	r3, [r7, #12]
 8003aee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8003af2:	e010      	b.n	8003b16 <set_LED+0xca>
			}
			else if(LEDTimeouts[i] == 1){
 8003af4:	4a4e      	ldr	r2, [pc, #312]	; (8003c30 <set_LED+0x1e4>)
 8003af6:	68fb      	ldr	r3, [r7, #12]
 8003af8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003afc:	2b01      	cmp	r3, #1
 8003afe:	d10a      	bne.n	8003b16 <set_LED+0xca>
				LEDStates &= ~(1<<color);
 8003b00:	79fb      	ldrb	r3, [r7, #7]
 8003b02:	2201      	movs	r2, #1
 8003b04:	fa02 f303 	lsl.w	r3, r2, r3
 8003b08:	43db      	mvns	r3, r3
 8003b0a:	461a      	mov	r2, r3
 8003b0c:	4b47      	ldr	r3, [pc, #284]	; (8003c2c <set_LED+0x1e0>)
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	4013      	ands	r3, r2
 8003b12:	4a46      	ldr	r2, [pc, #280]	; (8003c2c <set_LED+0x1e0>)
 8003b14:	6013      	str	r3, [r2, #0]
		for(int i=0 ; i<4 ; i++){
 8003b16:	68fb      	ldr	r3, [r7, #12]
 8003b18:	3301      	adds	r3, #1
 8003b1a:	60fb      	str	r3, [r7, #12]
 8003b1c:	68fb      	ldr	r3, [r7, #12]
 8003b1e:	2b03      	cmp	r3, #3
 8003b20:	ddd8      	ble.n	8003ad4 <set_LED+0x88>
			}
		}
	}

	if((LEDStates & 1<<RED) != (LEDStates_old & 1<<RED)){
 8003b22:	4b42      	ldr	r3, [pc, #264]	; (8003c2c <set_LED+0x1e0>)
 8003b24:	681a      	ldr	r2, [r3, #0]
 8003b26:	4b43      	ldr	r3, [pc, #268]	; (8003c34 <set_LED+0x1e8>)
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	4053      	eors	r3, r2
 8003b2c:	f003 0301 	and.w	r3, r3, #1
 8003b30:	2b00      	cmp	r3, #0
 8003b32:	d00d      	beq.n	8003b50 <set_LED+0x104>
		HAL_GPIO_WritePin(LED_RD_GPIO_Port, LED_RD_Pin, (LEDStates & 1<<RED ? GPIO_PIN_RESET : GPIO_PIN_SET) );
 8003b34:	4b3d      	ldr	r3, [pc, #244]	; (8003c2c <set_LED+0x1e0>)
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	f003 0301 	and.w	r3, r3, #1
 8003b3c:	2b00      	cmp	r3, #0
 8003b3e:	bf0c      	ite	eq
 8003b40:	2301      	moveq	r3, #1
 8003b42:	2300      	movne	r3, #0
 8003b44:	b2db      	uxtb	r3, r3
 8003b46:	461a      	mov	r2, r3
 8003b48:	2180      	movs	r1, #128	; 0x80
 8003b4a:	483b      	ldr	r0, [pc, #236]	; (8003c38 <set_LED+0x1ec>)
 8003b4c:	f002 fc70 	bl	8006430 <HAL_GPIO_WritePin>
	}
	if((LEDStates & 1<<GREEN) != (LEDStates_old & 1<<GREEN)){
 8003b50:	4b36      	ldr	r3, [pc, #216]	; (8003c2c <set_LED+0x1e0>)
 8003b52:	681a      	ldr	r2, [r3, #0]
 8003b54:	4b37      	ldr	r3, [pc, #220]	; (8003c34 <set_LED+0x1e8>)
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	4053      	eors	r3, r2
 8003b5a:	f003 0302 	and.w	r3, r3, #2
 8003b5e:	2b00      	cmp	r3, #0
 8003b60:	d00e      	beq.n	8003b80 <set_LED+0x134>
		HAL_GPIO_WritePin(LED_GR_GPIO_Port, LED_GR_Pin, (LEDStates & 1<<GREEN ? GPIO_PIN_RESET : GPIO_PIN_SET) );
 8003b62:	4b32      	ldr	r3, [pc, #200]	; (8003c2c <set_LED+0x1e0>)
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	f003 0302 	and.w	r3, r3, #2
 8003b6a:	2b00      	cmp	r3, #0
 8003b6c:	bf0c      	ite	eq
 8003b6e:	2301      	moveq	r3, #1
 8003b70:	2300      	movne	r3, #0
 8003b72:	b2db      	uxtb	r3, r3
 8003b74:	461a      	mov	r2, r3
 8003b76:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003b7a:	482f      	ldr	r0, [pc, #188]	; (8003c38 <set_LED+0x1ec>)
 8003b7c:	f002 fc58 	bl	8006430 <HAL_GPIO_WritePin>
	}
	if((LEDStates & 1<<BLUE) != (LEDStates_old & 1<<BLUE)){
 8003b80:	4b2a      	ldr	r3, [pc, #168]	; (8003c2c <set_LED+0x1e0>)
 8003b82:	681a      	ldr	r2, [r3, #0]
 8003b84:	4b2b      	ldr	r3, [pc, #172]	; (8003c34 <set_LED+0x1e8>)
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	4053      	eors	r3, r2
 8003b8a:	f003 0304 	and.w	r3, r3, #4
 8003b8e:	2b00      	cmp	r3, #0
 8003b90:	d00e      	beq.n	8003bb0 <set_LED+0x164>
		HAL_GPIO_WritePin(LED_BL_GPIO_Port, LED_BL_Pin, (LEDStates & 1<<BLUE ? GPIO_PIN_RESET : GPIO_PIN_SET) );
 8003b92:	4b26      	ldr	r3, [pc, #152]	; (8003c2c <set_LED+0x1e0>)
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	f003 0304 	and.w	r3, r3, #4
 8003b9a:	2b00      	cmp	r3, #0
 8003b9c:	bf0c      	ite	eq
 8003b9e:	2301      	moveq	r3, #1
 8003ba0:	2300      	movne	r3, #0
 8003ba2:	b2db      	uxtb	r3, r3
 8003ba4:	461a      	mov	r2, r3
 8003ba6:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003baa:	4823      	ldr	r0, [pc, #140]	; (8003c38 <set_LED+0x1ec>)
 8003bac:	f002 fc40 	bl	8006430 <HAL_GPIO_WritePin>
	}

	if((LEDStates & 1<<WHITE) != (LEDStates_old & 1<<WHITE)){
 8003bb0:	4b1e      	ldr	r3, [pc, #120]	; (8003c2c <set_LED+0x1e0>)
 8003bb2:	681a      	ldr	r2, [r3, #0]
 8003bb4:	4b1f      	ldr	r3, [pc, #124]	; (8003c34 <set_LED+0x1e8>)
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	4053      	eors	r3, r2
 8003bba:	f003 0308 	and.w	r3, r3, #8
 8003bbe:	2b00      	cmp	r3, #0
 8003bc0:	d02b      	beq.n	8003c1a <set_LED+0x1ce>
		HAL_GPIO_WritePin(LED_RD_GPIO_Port, LED_RD_Pin, (LEDStates & 1<<WHITE ? GPIO_PIN_RESET : GPIO_PIN_SET) );
 8003bc2:	4b1a      	ldr	r3, [pc, #104]	; (8003c2c <set_LED+0x1e0>)
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	f003 0308 	and.w	r3, r3, #8
 8003bca:	2b00      	cmp	r3, #0
 8003bcc:	bf0c      	ite	eq
 8003bce:	2301      	moveq	r3, #1
 8003bd0:	2300      	movne	r3, #0
 8003bd2:	b2db      	uxtb	r3, r3
 8003bd4:	461a      	mov	r2, r3
 8003bd6:	2180      	movs	r1, #128	; 0x80
 8003bd8:	4817      	ldr	r0, [pc, #92]	; (8003c38 <set_LED+0x1ec>)
 8003bda:	f002 fc29 	bl	8006430 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_GR_GPIO_Port, LED_GR_Pin, (LEDStates & 1<<WHITE ? GPIO_PIN_RESET : GPIO_PIN_SET) );
 8003bde:	4b13      	ldr	r3, [pc, #76]	; (8003c2c <set_LED+0x1e0>)
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	f003 0308 	and.w	r3, r3, #8
 8003be6:	2b00      	cmp	r3, #0
 8003be8:	bf0c      	ite	eq
 8003bea:	2301      	moveq	r3, #1
 8003bec:	2300      	movne	r3, #0
 8003bee:	b2db      	uxtb	r3, r3
 8003bf0:	461a      	mov	r2, r3
 8003bf2:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003bf6:	4810      	ldr	r0, [pc, #64]	; (8003c38 <set_LED+0x1ec>)
 8003bf8:	f002 fc1a 	bl	8006430 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_BL_GPIO_Port, LED_BL_Pin, (LEDStates & 1<<WHITE ? GPIO_PIN_RESET : GPIO_PIN_SET) );
 8003bfc:	4b0b      	ldr	r3, [pc, #44]	; (8003c2c <set_LED+0x1e0>)
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	f003 0308 	and.w	r3, r3, #8
 8003c04:	2b00      	cmp	r3, #0
 8003c06:	bf0c      	ite	eq
 8003c08:	2301      	moveq	r3, #1
 8003c0a:	2300      	movne	r3, #0
 8003c0c:	b2db      	uxtb	r3, r3
 8003c0e:	461a      	mov	r2, r3
 8003c10:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003c14:	4808      	ldr	r0, [pc, #32]	; (8003c38 <set_LED+0x1ec>)
 8003c16:	f002 fc0b 	bl	8006430 <HAL_GPIO_WritePin>
	}

	LEDStates_old = LEDStates;
 8003c1a:	4b04      	ldr	r3, [pc, #16]	; (8003c2c <set_LED+0x1e0>)
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	4a05      	ldr	r2, [pc, #20]	; (8003c34 <set_LED+0x1e8>)
 8003c20:	6013      	str	r3, [r2, #0]

}
 8003c22:	bf00      	nop
 8003c24:	3710      	adds	r7, #16
 8003c26:	46bd      	mov	sp, r7
 8003c28:	bd80      	pop	{r7, pc}
 8003c2a:	bf00      	nop
 8003c2c:	2000163c 	.word	0x2000163c
 8003c30:	20001640 	.word	0x20001640
 8003c34:	20001650 	.word	0x20001650
 8003c38:	48000400 	.word	0x48000400

08003c3c <SysTick_Handler>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

volatile int systick_ms;
void SysTick_Handler(void)
{
 8003c3c:	b580      	push	{r7, lr}
 8003c3e:	af00      	add	r7, sp, #0
	  systick_count++;
 8003c40:	4b05      	ldr	r3, [pc, #20]	; (8003c58 <SysTick_Handler+0x1c>)
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	3301      	adds	r3, #1
 8003c46:	4a04      	ldr	r2, [pc, #16]	; (8003c58 <SysTick_Handler+0x1c>)
 8003c48:	6013      	str	r3, [r2, #0]
	  systick_ms=1;
 8003c4a:	4b04      	ldr	r3, [pc, #16]	; (8003c5c <SysTick_Handler+0x20>)
 8003c4c:	2201      	movs	r2, #1
 8003c4e:	601a      	str	r2, [r3, #0]

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003c50:	f001 fbec 	bl	800542c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003c54:	bf00      	nop
 8003c56:	bd80      	pop	{r7, pc}
 8003c58:	20000300 	.word	0x20000300
 8003c5c:	200016ac 	.word	0x200016ac

08003c60 <go2APP>:

void go2APP(void)
{
 8003c60:	b580      	push	{r7, lr}
 8003c62:	b084      	sub	sp, #16
 8003c64:	af00      	add	r7, sp, #0
	uint32_t JumpAddress;
	pFunction Jump_To_Application;
	printf("BOOTLOADER Start\r\n");
 8003c66:	4813      	ldr	r0, [pc, #76]	; (8003cb4 <go2APP+0x54>)
 8003c68:	f005 fffa 	bl	8009c60 <puts>

	//check if there is something "installed" in the app FLASH region
	if(((*(__IO uint32_t*) FLASH_APP_ADDR) & 0x2FFC0000) == 0x20000000)
 8003c6c:	4b12      	ldr	r3, [pc, #72]	; (8003cb8 <go2APP+0x58>)
 8003c6e:	681a      	ldr	r2, [r3, #0]
 8003c70:	4b12      	ldr	r3, [pc, #72]	; (8003cbc <go2APP+0x5c>)
 8003c72:	4013      	ands	r3, r2
 8003c74:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003c78:	d114      	bne.n	8003ca4 <go2APP+0x44>
	{
		printf("APP Start ...\r\n");
 8003c7a:	4811      	ldr	r0, [pc, #68]	; (8003cc0 <go2APP+0x60>)
 8003c7c:	f005 fff0 	bl	8009c60 <puts>
		HAL_Delay(100);
 8003c80:	2064      	movs	r0, #100	; 0x64
 8003c82:	f001 fbf3 	bl	800546c <HAL_Delay>
		//jump to the application
		JumpAddress = *(uint32_t *) (FLASH_APP_ADDR + 4);
 8003c86:	4b0f      	ldr	r3, [pc, #60]	; (8003cc4 <go2APP+0x64>)
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	60fb      	str	r3, [r7, #12]
		Jump_To_Application = (pFunction) JumpAddress;
 8003c8c:	68fb      	ldr	r3, [r7, #12]
 8003c8e:	60bb      	str	r3, [r7, #8]
		//initialize application's stack pointer
		__set_MSP(*(uint32_t *)FLASH_APP_ADDR);
 8003c90:	4b09      	ldr	r3, [pc, #36]	; (8003cb8 <go2APP+0x58>)
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	607b      	str	r3, [r7, #4]
  \details Assigns the given value to the Main Stack Pointer (MSP).
  \param [in]    topOfMainStack  Main Stack Pointer value to set
 */
__STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
{
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	f383 8808 	msr	MSP, r3
}
 8003c9c:	bf00      	nop
		Jump_To_Application();
 8003c9e:	68bb      	ldr	r3, [r7, #8]
 8003ca0:	4798      	blx	r3
	else
	{
		//No App found
		printf("No APP found\r\n");
	}
}
 8003ca2:	e002      	b.n	8003caa <go2APP+0x4a>
		printf("No APP found\r\n");
 8003ca4:	4808      	ldr	r0, [pc, #32]	; (8003cc8 <go2APP+0x68>)
 8003ca6:	f005 ffdb 	bl	8009c60 <puts>
}
 8003caa:	bf00      	nop
 8003cac:	3710      	adds	r7, #16
 8003cae:	46bd      	mov	sp, r7
 8003cb0:	bd80      	pop	{r7, pc}
 8003cb2:	bf00      	nop
 8003cb4:	0800a51c 	.word	0x0800a51c
 8003cb8:	0801f000 	.word	0x0801f000
 8003cbc:	2ffc0000 	.word	0x2ffc0000
 8003cc0:	0800a530 	.word	0x0800a530
 8003cc4:	0801f004 	.word	0x0801f004
 8003cc8:	0800a540 	.word	0x0800a540

08003ccc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8003ccc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003cce:	b08d      	sub	sp, #52	; 0x34
 8003cd0:	af08      	add	r7, sp, #32
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8003cd2:	f001 fb56 	bl	8005382 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8003cd6:	f000 f9a9 	bl	800402c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8003cda:	f7ff fdf1 	bl	80038c0 <MX_GPIO_Init>
  MX_DMA_Init();
 8003cde:	f7ff fb69 	bl	80033b4 <MX_DMA_Init>
  MX_SPI3_Init();
 8003ce2:	f000 fd0f 	bl	8004704 <MX_SPI3_Init>
  MX_USART2_UART_Init();
 8003ce6:	f001 f81b 	bl	8004d20 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 8003cea:	f001 f8a9 	bl	8004e40 <MX_USART3_UART_Init>
#endif

  //HAL_Delay(500);

  //sys_data_write();
  set_LED(GREEN, LED_ON, 0);
 8003cee:	2200      	movs	r2, #0
 8003cf0:	2101      	movs	r1, #1
 8003cf2:	2001      	movs	r0, #1
 8003cf4:	f7ff feaa 	bl	8003a4c <set_LED>
  read_SN();
 8003cf8:	f7ff fb96 	bl	8003428 <read_SN>
  wait_appl_cnt=WAIT_TO_APPL;
 8003cfc:	4b88      	ldr	r3, [pc, #544]	; (8003f20 <main+0x254>)
 8003cfe:	f241 7270 	movw	r2, #6000	; 0x1770
 8003d02:	601a      	str	r2, [r3, #0]

  //dobi slave ID naslov
  read_SysVars(FLASH_ADDR_MAIN);
 8003d04:	4b87      	ldr	r3, [pc, #540]	; (8003f24 <main+0x258>)
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	b29b      	uxth	r3, r3
 8003d0a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003d0e:	4293      	cmp	r3, r2
 8003d10:	d009      	beq.n	8003d26 <main+0x5a>
 8003d12:	4b84      	ldr	r3, [pc, #528]	; (8003f24 <main+0x258>)
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	029a      	lsls	r2, r3, #10
 8003d18:	4b83      	ldr	r3, [pc, #524]	; (8003f28 <main+0x25c>)
 8003d1a:	4013      	ands	r3, r2
 8003d1c:	f103 63ff 	add.w	r3, r3, #133693440	; 0x7f80000
 8003d20:	f503 23fc 	add.w	r3, r3, #516096	; 0x7e000
 8003d24:	e000      	b.n	8003d28 <main+0x5c>
 8003d26:	4b81      	ldr	r3, [pc, #516]	; (8003f2c <main+0x260>)
 8003d28:	4618      	mov	r0, r3
 8003d2a:	f7ff fce3 	bl	80036f4 <read_SysVars>
  if ((slave_addr==0)||(slave_addr>0xFE)) {				//ce niso shranjeni, bo branje 0xFF -> slave_addr=0 (float -1.#QNAN)
 8003d2e:	4b80      	ldr	r3, [pc, #512]	; (8003f30 <main+0x264>)
 8003d30:	781b      	ldrb	r3, [r3, #0]
 8003d32:	2b00      	cmp	r3, #0
 8003d34:	d003      	beq.n	8003d3e <main+0x72>
 8003d36:	4b7e      	ldr	r3, [pc, #504]	; (8003f30 <main+0x264>)
 8003d38:	781b      	ldrb	r3, [r3, #0]
 8003d3a:	2bff      	cmp	r3, #255	; 0xff
 8003d3c:	d11f      	bne.n	8003d7e <main+0xb2>
    read_SysVars(FLASH_ADDR_BACKUP);					//vzemi zadnje dobre iz backup-a
 8003d3e:	4b79      	ldr	r3, [pc, #484]	; (8003f24 <main+0x258>)
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	b29b      	uxth	r3, r3
 8003d44:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003d48:	4293      	cmp	r3, r2
 8003d4a:	d009      	beq.n	8003d60 <main+0x94>
 8003d4c:	4b75      	ldr	r3, [pc, #468]	; (8003f24 <main+0x258>)
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	029a      	lsls	r2, r3, #10
 8003d52:	4b75      	ldr	r3, [pc, #468]	; (8003f28 <main+0x25c>)
 8003d54:	4013      	ands	r3, r2
 8003d56:	f103 63ff 	add.w	r3, r3, #133693440	; 0x7f80000
 8003d5a:	f503 23fd 	add.w	r3, r3, #518144	; 0x7e800
 8003d5e:	e000      	b.n	8003d62 <main+0x96>
 8003d60:	4b74      	ldr	r3, [pc, #464]	; (8003f34 <main+0x268>)
 8003d62:	4618      	mov	r0, r3
 8003d64:	f7ff fcc6 	bl	80036f4 <read_SysVars>
    if ((slave_addr==0)||(slave_addr>0xFE)) {
 8003d68:	4b71      	ldr	r3, [pc, #452]	; (8003f30 <main+0x264>)
 8003d6a:	781b      	ldrb	r3, [r3, #0]
 8003d6c:	2b00      	cmp	r3, #0
 8003d6e:	d003      	beq.n	8003d78 <main+0xac>
 8003d70:	4b6f      	ldr	r3, [pc, #444]	; (8003f30 <main+0x264>)
 8003d72:	781b      	ldrb	r3, [r3, #0]
 8003d74:	2bff      	cmp	r3, #255	; 0xff
 8003d76:	d102      	bne.n	8003d7e <main+0xb2>
        slave_addr=255;		//ce se teh ni, vzemi default ID=255
 8003d78:	4b6d      	ldr	r3, [pc, #436]	; (8003f30 <main+0x264>)
 8003d7a:	22ff      	movs	r2, #255	; 0xff
 8003d7c:	701a      	strb	r2, [r3, #0]
    }
  }

  if(transceiver == LORA) {
 8003d7e:	4b6e      	ldr	r3, [pc, #440]	; (8003f38 <main+0x26c>)
 8003d80:	781b      	ldrb	r3, [r3, #0]
 8003d82:	2b01      	cmp	r3, #1
 8003d84:	d10e      	bne.n	8003da4 <main+0xd8>
    LoRa_config(module.channel, module.power, module.spFactor, module.LoRa_BW, LoRa_MAX_PACKET, RxMode);
 8003d86:	4b6d      	ldr	r3, [pc, #436]	; (8003f3c <main+0x270>)
 8003d88:	7a18      	ldrb	r0, [r3, #8]
 8003d8a:	4b6c      	ldr	r3, [pc, #432]	; (8003f3c <main+0x270>)
 8003d8c:	7a59      	ldrb	r1, [r3, #9]
 8003d8e:	4b6b      	ldr	r3, [pc, #428]	; (8003f3c <main+0x270>)
 8003d90:	7a9a      	ldrb	r2, [r3, #10]
 8003d92:	4b6a      	ldr	r3, [pc, #424]	; (8003f3c <main+0x270>)
 8003d94:	7adb      	ldrb	r3, [r3, #11]
 8003d96:	2400      	movs	r4, #0
 8003d98:	9401      	str	r4, [sp, #4]
 8003d9a:	24ff      	movs	r4, #255	; 0xff
 8003d9c:	9400      	str	r4, [sp, #0]
 8003d9e:	f7fc fe6f 	bl	8000a80 <LoRa_config>
 8003da2:	e008      	b.n	8003db6 <main+0xea>
  }
  else{
	transceiver = NONE;
 8003da4:	4b64      	ldr	r3, [pc, #400]	; (8003f38 <main+0x26c>)
 8003da6:	2200      	movs	r2, #0
 8003da8:	701a      	strb	r2, [r3, #0]
	uartMode = UART_MODE_RS485;
 8003daa:	4b65      	ldr	r3, [pc, #404]	; (8003f40 <main+0x274>)
 8003dac:	2201      	movs	r2, #1
 8003dae:	701a      	strb	r2, [r3, #0]
	LoRa_id = 116;  // default
 8003db0:	4b64      	ldr	r3, [pc, #400]	; (8003f44 <main+0x278>)
 8003db2:	2274      	movs	r2, #116	; 0x74
 8003db4:	701a      	strb	r2, [r3, #0]
  }
  flags&=~(1<<reset_it);
 8003db6:	4b64      	ldr	r3, [pc, #400]	; (8003f48 <main+0x27c>)
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003dbe:	4a62      	ldr	r2, [pc, #392]	; (8003f48 <main+0x27c>)
 8003dc0:	6013      	str	r3, [r2, #0]
  SEGGER_RTT_ConfigUpBuffer(0, NULL, NULL, 0, SEGGER_RTT_MODE_NO_BLOCK_SKIP);
 8003dc2:	2300      	movs	r3, #0
 8003dc4:	9300      	str	r3, [sp, #0]
 8003dc6:	2300      	movs	r3, #0
 8003dc8:	2200      	movs	r2, #0
 8003dca:	2100      	movs	r1, #0
 8003dcc:	2000      	movs	r0, #0
 8003dce:	f7fe ff17 	bl	8002c00 <SEGGER_RTT_ConfigUpBuffer>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	     if (systick_ms != 1)
 8003dd2:	4b5e      	ldr	r3, [pc, #376]	; (8003f4c <main+0x280>)
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	2b01      	cmp	r3, #1
 8003dd8:	f040 811e 	bne.w	8004018 <main+0x34c>
	       continue;
	     systick_ms=0;       // execute every 1ms
 8003ddc:	4b5b      	ldr	r3, [pc, #364]	; (8003f4c <main+0x280>)
 8003dde:	2200      	movs	r2, #0
 8003de0:	601a      	str	r2, [r3, #0]

	     if (--wait_appl_cnt == 0) {
 8003de2:	4b4f      	ldr	r3, [pc, #316]	; (8003f20 <main+0x254>)
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	3b01      	subs	r3, #1
 8003de8:	4a4d      	ldr	r2, [pc, #308]	; (8003f20 <main+0x254>)
 8003dea:	6013      	str	r3, [r2, #0]
 8003dec:	4b4c      	ldr	r3, [pc, #304]	; (8003f20 <main+0x254>)
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	2b00      	cmp	r3, #0
 8003df2:	d105      	bne.n	8003e00 <main+0x134>
	    	 go2APP();
 8003df4:	f7ff ff34 	bl	8003c60 <go2APP>
	    	 wait_appl_cnt = WAIT_TO_APPL2; // else wait
 8003df8:	4b49      	ldr	r3, [pc, #292]	; (8003f20 <main+0x254>)
 8003dfa:	f64e 2260 	movw	r2, #60000	; 0xea60
 8003dfe:	601a      	str	r2, [r3, #0]
	     }

	     set_LED(0,COUNTDOWN,0); //LED timeouts processing
 8003e00:	2200      	movs	r2, #0
 8003e02:	2102      	movs	r1, #2
 8003e04:	2000      	movs	r0, #0
 8003e06:	f7ff fe21 	bl	8003a4c <set_LED>

	     if (transceiver == LORA) {
 8003e0a:	4b4b      	ldr	r3, [pc, #300]	; (8003f38 <main+0x26c>)
 8003e0c:	781b      	ldrb	r3, [r3, #0]
 8003e0e:	2b01      	cmp	r3, #1
 8003e10:	f040 80b4 	bne.w	8003f7c <main+0x2b0>

	 		if(SPI_TxFifo_cmplt == 1){
 8003e14:	4b4e      	ldr	r3, [pc, #312]	; (8003f50 <main+0x284>)
 8003e16:	781b      	ldrb	r3, [r3, #0]
 8003e18:	2b01      	cmp	r3, #1
 8003e1a:	d10b      	bne.n	8003e34 <main+0x168>
		 		 uint8_t tmp = 0x8b;
 8003e1c:	238b      	movs	r3, #139	; 0x8b
 8003e1e:	73fb      	strb	r3, [r7, #15]
		 		 LoRa_SPIWrite(LR_RegOpMode, &tmp, 1); //Tx Mode
 8003e20:	f107 030f 	add.w	r3, r7, #15
 8003e24:	2201      	movs	r2, #1
 8003e26:	4619      	mov	r1, r3
 8003e28:	2001      	movs	r0, #1
 8003e2a:	f000 fd57 	bl	80048dc <LoRa_SPIWrite>
		 		 SPI_TxFifo_cmplt = 0;
 8003e2e:	4b48      	ldr	r3, [pc, #288]	; (8003f50 <main+0x284>)
 8003e30:	2200      	movs	r2, #0
 8003e32:	701a      	strb	r2, [r3, #0]
	 		}
			if(SPI_RxFifo_cmplt == 1){
 8003e34:	4b47      	ldr	r3, [pc, #284]	; (8003f54 <main+0x288>)
 8003e36:	781b      	ldrb	r3, [r3, #0]
 8003e38:	2b01      	cmp	r3, #1
 8003e3a:	d111      	bne.n	8003e60 <main+0x194>
				lora_int_stat = 0;
 8003e3c:	4b46      	ldr	r3, [pc, #280]	; (8003f58 <main+0x28c>)
 8003e3e:	2200      	movs	r2, #0
 8003e40:	701a      	strb	r2, [r3, #0]
				checkRouting = 1;
 8003e42:	4b46      	ldr	r3, [pc, #280]	; (8003f5c <main+0x290>)
 8003e44:	2201      	movs	r2, #1
 8003e46:	701a      	strb	r2, [r3, #0]
				uint8_t tmp = 0x8D;
 8003e48:	238d      	movs	r3, #141	; 0x8d
 8003e4a:	73bb      	strb	r3, [r7, #14]
				LoRa_SPIWrite(LR_RegOpMode, &tmp, 1); //Rx Mode
 8003e4c:	f107 030e 	add.w	r3, r7, #14
 8003e50:	2201      	movs	r2, #1
 8003e52:	4619      	mov	r1, r3
 8003e54:	2001      	movs	r0, #1
 8003e56:	f000 fd41 	bl	80048dc <LoRa_SPIWrite>
				//rxOffline_counter = 10000;
				SPI_RxFifo_cmplt = 0;
 8003e5a:	4b3e      	ldr	r3, [pc, #248]	; (8003f54 <main+0x288>)
 8003e5c:	2200      	movs	r2, #0
 8003e5e:	701a      	strb	r2, [r3, #0]
			}
			get_LoRa_Status_DIO();
 8003e60:	f7fc fc84 	bl	800076c <get_LoRa_Status_DIO>
	       if(lora_int_stat == TRANSMISSION_FINISHED)
 8003e64:	4b3c      	ldr	r3, [pc, #240]	; (8003f58 <main+0x28c>)
 8003e66:	781b      	ldrb	r3, [r3, #0]
 8003e68:	b2db      	uxtb	r3, r3
 8003e6a:	2b01      	cmp	r3, #1
 8003e6c:	d101      	bne.n	8003e72 <main+0x1a6>
	         tx_finished();
 8003e6e:	f7fc fca3 	bl	80007b8 <tx_finished>
	       if(lora_int_stat == PACKET_RECEIVED)
 8003e72:	4b39      	ldr	r3, [pc, #228]	; (8003f58 <main+0x28c>)
 8003e74:	781b      	ldrb	r3, [r3, #0]
 8003e76:	b2db      	uxtb	r3, r3
 8003e78:	2b02      	cmp	r3, #2
 8003e7a:	d101      	bne.n	8003e80 <main+0x1b4>
	         rx_finished();
 8003e7c:	f7fc fcb4 	bl	80007e8 <rx_finished>

	       if(checkRouting && !rs485_forward_enabled)
 8003e80:	4b36      	ldr	r3, [pc, #216]	; (8003f5c <main+0x290>)
 8003e82:	781b      	ldrb	r3, [r3, #0]
 8003e84:	2b00      	cmp	r3, #0
 8003e86:	d006      	beq.n	8003e96 <main+0x1ca>
 8003e88:	4b35      	ldr	r3, [pc, #212]	; (8003f60 <main+0x294>)
 8003e8a:	781b      	ldrb	r3, [r3, #0]
 8003e8c:	b2db      	uxtb	r3, r3
 8003e8e:	2b00      	cmp	r3, #0
 8003e90:	d101      	bne.n	8003e96 <main+0x1ca>
	         check_routing();
 8003e92:	f7fc fd09 	bl	80008a8 <check_routing>
	       if(module.packetReady && (module.rxBuffer[0] == LoRa_id || module.rxBuffer[0] == slave_addr || module.rxBuffer[0] == 0 )){
 8003e96:	4b29      	ldr	r3, [pc, #164]	; (8003f3c <main+0x270>)
 8003e98:	f893 310e 	ldrb.w	r3, [r3, #270]	; 0x10e
 8003e9c:	2b00      	cmp	r3, #0
 8003e9e:	d014      	beq.n	8003eca <main+0x1fe>
 8003ea0:	4b26      	ldr	r3, [pc, #152]	; (8003f3c <main+0x270>)
 8003ea2:	7b9a      	ldrb	r2, [r3, #14]
 8003ea4:	4b27      	ldr	r3, [pc, #156]	; (8003f44 <main+0x278>)
 8003ea6:	781b      	ldrb	r3, [r3, #0]
 8003ea8:	429a      	cmp	r2, r3
 8003eaa:	d009      	beq.n	8003ec0 <main+0x1f4>
 8003eac:	4b23      	ldr	r3, [pc, #140]	; (8003f3c <main+0x270>)
 8003eae:	7b9a      	ldrb	r2, [r3, #14]
 8003eb0:	4b1f      	ldr	r3, [pc, #124]	; (8003f30 <main+0x264>)
 8003eb2:	781b      	ldrb	r3, [r3, #0]
 8003eb4:	429a      	cmp	r2, r3
 8003eb6:	d003      	beq.n	8003ec0 <main+0x1f4>
 8003eb8:	4b20      	ldr	r3, [pc, #128]	; (8003f3c <main+0x270>)
 8003eba:	7b9b      	ldrb	r3, [r3, #14]
 8003ebc:	2b00      	cmp	r3, #0
 8003ebe:	d104      	bne.n	8003eca <main+0x1fe>
	         modbus_cmd ();         //LoRa receive, KVARK response
 8003ec0:	f000 f916 	bl	80040f0 <modbus_cmd>
	         modbus_ReqProcessed(); //re-enable reception
 8003ec4:	f001 f9c2 	bl	800524c <modbus_ReqProcessed>
 8003ec8:	e006      	b.n	8003ed8 <main+0x20c>
	       }
	       else if(module.packetReady){
 8003eca:	4b1c      	ldr	r3, [pc, #112]	; (8003f3c <main+0x270>)
 8003ecc:	f893 310e 	ldrb.w	r3, [r3, #270]	; 0x10e
 8003ed0:	2b00      	cmp	r3, #0
 8003ed2:	d001      	beq.n	8003ed8 <main+0x20c>
	         //modbus_cmd1();              // LoRa received, forward through 485->nano
	         modbus_ReqProcessed1();      // re-enable reception
 8003ed4:	f001 fa16 	bl	8005304 <modbus_ReqProcessed1>
	       }
	       module.packetReady = 0;
 8003ed8:	4b18      	ldr	r3, [pc, #96]	; (8003f3c <main+0x270>)
 8003eda:	2200      	movs	r2, #0
 8003edc:	f883 210e 	strb.w	r2, [r3, #270]	; 0x10e

	       if(transmission == 0){
 8003ee0:	4b20      	ldr	r3, [pc, #128]	; (8003f64 <main+0x298>)
 8003ee2:	781b      	ldrb	r3, [r3, #0]
 8003ee4:	b2db      	uxtb	r3, r3
 8003ee6:	2b00      	cmp	r3, #0
 8003ee8:	f47f af73 	bne.w	8003dd2 <main+0x106>

	         if(tx_buffered_flag){
 8003eec:	4b1e      	ldr	r3, [pc, #120]	; (8003f68 <main+0x29c>)
 8003eee:	781b      	ldrb	r3, [r3, #0]
 8003ef0:	2b00      	cmp	r3, #0
 8003ef2:	f43f af6e 	beq.w	8003dd2 <main+0x106>
	           LoRa_TxPacket((uint8_t *)tx_packet_buffer, tx_packet_length, 8000);
 8003ef6:	4b1d      	ldr	r3, [pc, #116]	; (8003f6c <main+0x2a0>)
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	b2db      	uxtb	r3, r3
 8003efc:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 8003f00:	4619      	mov	r1, r3
 8003f02:	481b      	ldr	r0, [pc, #108]	; (8003f70 <main+0x2a4>)
 8003f04:	f7fc fae2 	bl	80004cc <LoRa_TxPacket>
	           tx_buffered_flag = 0;
 8003f08:	4b17      	ldr	r3, [pc, #92]	; (8003f68 <main+0x29c>)
 8003f0a:	2200      	movs	r2, #0
 8003f0c:	701a      	strb	r2, [r3, #0]
	           if(set_settings_flag)   //exit sending settings, -> set settings
 8003f0e:	4b19      	ldr	r3, [pc, #100]	; (8003f74 <main+0x2a8>)
 8003f10:	781b      	ldrb	r3, [r3, #0]
 8003f12:	2b00      	cmp	r3, #0
 8003f14:	f43f af5d 	beq.w	8003dd2 <main+0x106>
	             tx_settings_flag = 0;
 8003f18:	4b17      	ldr	r3, [pc, #92]	; (8003f78 <main+0x2ac>)
 8003f1a:	2200      	movs	r2, #0
 8003f1c:	701a      	strb	r2, [r3, #0]
 8003f1e:	e758      	b.n	8003dd2 <main+0x106>
 8003f20:	2000168c 	.word	0x2000168c
 8003f24:	1fff75e0 	.word	0x1fff75e0
 8003f28:	03fffc00 	.word	0x03fffc00
 8003f2c:	0807e000 	.word	0x0807e000
 8003f30:	200016f0 	.word	0x200016f0
 8003f34:	0807e800 	.word	0x0807e800
 8003f38:	20000308 	.word	0x20000308
 8003f3c:	20000324 	.word	0x20000324
 8003f40:	20001cd4 	.word	0x20001cd4
 8003f44:	20000434 	.word	0x20000434
 8003f48:	20000304 	.word	0x20000304
 8003f4c:	200016ac 	.word	0x200016ac
 8003f50:	200016c8 	.word	0x200016c8
 8003f54:	200016a8 	.word	0x200016a8
 8003f58:	200000d5 	.word	0x200000d5
 8003f5c:	20000c37 	.word	0x20000c37
 8003f60:	20001664 	.word	0x20001664
 8003f64:	200000d4 	.word	0x200000d4
 8003f68:	20001665 	.word	0x20001665
 8003f6c:	20001660 	.word	0x20001660
 8003f70:	200018d8 	.word	0x200018d8
 8003f74:	20001898 	.word	0x20001898
 8003f78:	20001688 	.word	0x20001688
	         }

	       }
	     }else if(modbus_newRequest() && (huart485->gState != HAL_UART_STATE_BUSY && huart485->RxState != HAL_UART_STATE_BUSY_RX ) ){
 8003f7c:	f001 f93a 	bl	80051f4 <modbus_newRequest>
 8003f80:	4603      	mov	r3, r0
 8003f82:	2b00      	cmp	r3, #0
 8003f84:	f43f af25 	beq.w	8003dd2 <main+0x106>
 8003f88:	4b24      	ldr	r3, [pc, #144]	; (800401c <main+0x350>)
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003f8e:	2b24      	cmp	r3, #36	; 0x24
 8003f90:	f43f af1f 	beq.w	8003dd2 <main+0x106>
 8003f94:	4b21      	ldr	r3, [pc, #132]	; (800401c <main+0x350>)
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003f9a:	2b22      	cmp	r3, #34	; 0x22
 8003f9c:	f43f af19 	beq.w	8003dd2 <main+0x106>
	         SEGGER_RTT_printf(0, "id:%#02x  cmd:%#02x %#02x %#02x %#02x %#02x %#02x %#02x %#02x l:%d\n" , UARTBuffer0[0], UARTBuffer0[1], UARTBuffer0[2], UARTBuffer0[3], UARTBuffer0[4], UARTBuffer0[5], UARTBuffer0[6], UARTBuffer0[7], UARTBuffer0[8], UARTCount0);
 8003fa0:	4b1f      	ldr	r3, [pc, #124]	; (8004020 <main+0x354>)
 8003fa2:	781b      	ldrb	r3, [r3, #0]
 8003fa4:	b2db      	uxtb	r3, r3
 8003fa6:	469c      	mov	ip, r3
 8003fa8:	4b1d      	ldr	r3, [pc, #116]	; (8004020 <main+0x354>)
 8003faa:	785b      	ldrb	r3, [r3, #1]
 8003fac:	b2db      	uxtb	r3, r3
 8003fae:	469e      	mov	lr, r3
 8003fb0:	4b1b      	ldr	r3, [pc, #108]	; (8004020 <main+0x354>)
 8003fb2:	789b      	ldrb	r3, [r3, #2]
 8003fb4:	b2db      	uxtb	r3, r3
 8003fb6:	461a      	mov	r2, r3
 8003fb8:	4b19      	ldr	r3, [pc, #100]	; (8004020 <main+0x354>)
 8003fba:	78db      	ldrb	r3, [r3, #3]
 8003fbc:	b2db      	uxtb	r3, r3
 8003fbe:	4619      	mov	r1, r3
 8003fc0:	4b17      	ldr	r3, [pc, #92]	; (8004020 <main+0x354>)
 8003fc2:	791b      	ldrb	r3, [r3, #4]
 8003fc4:	b2db      	uxtb	r3, r3
 8003fc6:	4618      	mov	r0, r3
 8003fc8:	4b15      	ldr	r3, [pc, #84]	; (8004020 <main+0x354>)
 8003fca:	795b      	ldrb	r3, [r3, #5]
 8003fcc:	b2db      	uxtb	r3, r3
 8003fce:	461c      	mov	r4, r3
 8003fd0:	4b13      	ldr	r3, [pc, #76]	; (8004020 <main+0x354>)
 8003fd2:	799b      	ldrb	r3, [r3, #6]
 8003fd4:	b2db      	uxtb	r3, r3
 8003fd6:	461d      	mov	r5, r3
 8003fd8:	4b11      	ldr	r3, [pc, #68]	; (8004020 <main+0x354>)
 8003fda:	79db      	ldrb	r3, [r3, #7]
 8003fdc:	b2db      	uxtb	r3, r3
 8003fde:	461e      	mov	r6, r3
 8003fe0:	4b0f      	ldr	r3, [pc, #60]	; (8004020 <main+0x354>)
 8003fe2:	7a1b      	ldrb	r3, [r3, #8]
 8003fe4:	b2db      	uxtb	r3, r3
 8003fe6:	607b      	str	r3, [r7, #4]
 8003fe8:	4b0e      	ldr	r3, [pc, #56]	; (8004024 <main+0x358>)
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	9307      	str	r3, [sp, #28]
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	9306      	str	r3, [sp, #24]
 8003ff2:	9605      	str	r6, [sp, #20]
 8003ff4:	9504      	str	r5, [sp, #16]
 8003ff6:	9403      	str	r4, [sp, #12]
 8003ff8:	9002      	str	r0, [sp, #8]
 8003ffa:	9101      	str	r1, [sp, #4]
 8003ffc:	9200      	str	r2, [sp, #0]
 8003ffe:	4673      	mov	r3, lr
 8004000:	4662      	mov	r2, ip
 8004002:	4909      	ldr	r1, [pc, #36]	; (8004028 <main+0x35c>)
 8004004:	2000      	movs	r0, #0
 8004006:	f7ff f9bd 	bl	8003384 <SEGGER_RTT_printf>

		     // MODBUS RS485
		       modbus_cmd();
 800400a:	f000 f871 	bl	80040f0 <modbus_cmd>
		       modbus_ReqProcessed();
 800400e:	f001 f91d 	bl	800524c <modbus_ReqProcessed>
		       reEnable_485_DMA_RX();
 8004012:	f001 f94b 	bl	80052ac <reEnable_485_DMA_RX>
 8004016:	e6dc      	b.n	8003dd2 <main+0x106>
	       continue;
 8004018:	bf00      	nop
	     if (systick_ms != 1)
 800401a:	e6da      	b.n	8003dd2 <main+0x106>
 800401c:	20002010 	.word	0x20002010
 8004020:	20001eb8 	.word	0x20001eb8
 8004024:	20000314 	.word	0x20000314
 8004028:	0800a550 	.word	0x0800a550

0800402c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800402c:	b580      	push	{r7, lr}
 800402e:	b096      	sub	sp, #88	; 0x58
 8004030:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8004032:	f107 0314 	add.w	r3, r7, #20
 8004036:	2244      	movs	r2, #68	; 0x44
 8004038:	2100      	movs	r1, #0
 800403a:	4618      	mov	r0, r3
 800403c:	f005 fd9a 	bl	8009b74 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8004040:	463b      	mov	r3, r7
 8004042:	2200      	movs	r2, #0
 8004044:	601a      	str	r2, [r3, #0]
 8004046:	605a      	str	r2, [r3, #4]
 8004048:	609a      	str	r2, [r3, #8]
 800404a:	60da      	str	r2, [r3, #12]
 800404c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800404e:	f44f 7000 	mov.w	r0, #512	; 0x200
 8004052:	f002 fa23 	bl	800649c <HAL_PWREx_ControlVoltageScaling>
 8004056:	4603      	mov	r3, r0
 8004058:	2b00      	cmp	r3, #0
 800405a:	d001      	beq.n	8004060 <SystemClock_Config+0x34>
  {
    Error_Handler();
 800405c:	f000 fb4c 	bl	80046f8 <Error_Handler>
  }
  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8004060:	f002 f9fe 	bl	8006460 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8004064:	4b21      	ldr	r3, [pc, #132]	; (80040ec <SystemClock_Config+0xc0>)
 8004066:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800406a:	4a20      	ldr	r2, [pc, #128]	; (80040ec <SystemClock_Config+0xc0>)
 800406c:	f023 0318 	bic.w	r3, r3, #24
 8004070:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 8004074:	2314      	movs	r3, #20
 8004076:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8004078:	2301      	movs	r3, #1
 800407a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 800407c:	2301      	movs	r3, #1
 800407e:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8004080:	2300      	movs	r3, #0
 8004082:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8004084:	2360      	movs	r3, #96	; 0x60
 8004086:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8004088:	2302      	movs	r3, #2
 800408a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 800408c:	2301      	movs	r3, #1
 800408e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8004090:	2301      	movs	r3, #1
 8004092:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 40;
 8004094:	2328      	movs	r3, #40	; 0x28
 8004096:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8004098:	2307      	movs	r3, #7
 800409a:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800409c:	2302      	movs	r3, #2
 800409e:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80040a0:	2302      	movs	r3, #2
 80040a2:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80040a4:	f107 0314 	add.w	r3, r7, #20
 80040a8:	4618      	mov	r0, r3
 80040aa:	f002 fa4d 	bl	8006548 <HAL_RCC_OscConfig>
 80040ae:	4603      	mov	r3, r0
 80040b0:	2b00      	cmp	r3, #0
 80040b2:	d001      	beq.n	80040b8 <SystemClock_Config+0x8c>
  {
    Error_Handler();
 80040b4:	f000 fb20 	bl	80046f8 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80040b8:	230f      	movs	r3, #15
 80040ba:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80040bc:	2303      	movs	r3, #3
 80040be:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80040c0:	2300      	movs	r3, #0
 80040c2:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80040c4:	2300      	movs	r3, #0
 80040c6:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80040c8:	2300      	movs	r3, #0
 80040ca:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80040cc:	463b      	mov	r3, r7
 80040ce:	2104      	movs	r1, #4
 80040d0:	4618      	mov	r0, r3
 80040d2:	f002 fe59 	bl	8006d88 <HAL_RCC_ClockConfig>
 80040d6:	4603      	mov	r3, r0
 80040d8:	2b00      	cmp	r3, #0
 80040da:	d001      	beq.n	80040e0 <SystemClock_Config+0xb4>
  {
    Error_Handler();
 80040dc:	f000 fb0c 	bl	80046f8 <Error_Handler>
  }
  /** Enable MSI Auto calibration
  */
  HAL_RCCEx_EnableMSIPLLMode();
 80040e0:	f003 fac2 	bl	8007668 <HAL_RCCEx_EnableMSIPLLMode>
}
 80040e4:	bf00      	nop
 80040e6:	3758      	adds	r7, #88	; 0x58
 80040e8:	46bd      	mov	sp, r7
 80040ea:	bd80      	pop	{r7, pc}
 80040ec:	40021000 	.word	0x40021000

080040f0 <modbus_cmd>:
}

/***********************************************************
  MODBUS COMMANDS
************************************************************/
void modbus_cmd () {
 80040f0:	b580      	push	{r7, lr}
 80040f2:	b084      	sub	sp, #16
 80040f4:	af00      	add	r7, sp, #0

  unsigned int Utemp;

  if(UARTBuffer0[0] == 16 && UARTBuffer0[1] == 15 ){
 80040f6:	4baa      	ldr	r3, [pc, #680]	; (80043a0 <modbus_cmd+0x2b0>)
 80040f8:	781b      	ldrb	r3, [r3, #0]
 80040fa:	b2db      	uxtb	r3, r3
 80040fc:	2b10      	cmp	r3, #16
 80040fe:	d107      	bne.n	8004110 <modbus_cmd+0x20>
 8004100:	4ba7      	ldr	r3, [pc, #668]	; (80043a0 <modbus_cmd+0x2b0>)
 8004102:	785b      	ldrb	r3, [r3, #1]
 8004104:	b2db      	uxtb	r3, r3
 8004106:	2b0f      	cmp	r3, #15
 8004108:	d102      	bne.n	8004110 <modbus_cmd+0x20>
	  UARTBuffer0[26] = 16;
 800410a:	4ba5      	ldr	r3, [pc, #660]	; (80043a0 <modbus_cmd+0x2b0>)
 800410c:	2210      	movs	r2, #16
 800410e:	769a      	strb	r2, [r3, #26]
  }

  if(transceiver == LORA){
 8004110:	4ba4      	ldr	r3, [pc, #656]	; (80043a4 <modbus_cmd+0x2b4>)
 8004112:	781b      	ldrb	r3, [r3, #0]
 8004114:	2b01      	cmp	r3, #1
 8004116:	d110      	bne.n	800413a <modbus_cmd+0x4a>
    memcpy((uint8_t *)UARTBuffer0, (uint8_t *)module.rxBuffer, BUFSIZE);
 8004118:	4aa1      	ldr	r2, [pc, #644]	; (80043a0 <modbus_cmd+0x2b0>)
 800411a:	4ba3      	ldr	r3, [pc, #652]	; (80043a8 <modbus_cmd+0x2b8>)
 800411c:	4610      	mov	r0, r2
 800411e:	330e      	adds	r3, #14
 8004120:	22ff      	movs	r2, #255	; 0xff
 8004122:	4619      	mov	r1, r3
 8004124:	f005 fd18 	bl	8009b58 <memcpy>
    UARTCount0 = module.packetLength;
 8004128:	4b9f      	ldr	r3, [pc, #636]	; (80043a8 <modbus_cmd+0x2b8>)
 800412a:	7b1b      	ldrb	r3, [r3, #12]
 800412c:	461a      	mov	r2, r3
 800412e:	4b9f      	ldr	r3, [pc, #636]	; (80043ac <modbus_cmd+0x2bc>)
 8004130:	601a      	str	r2, [r3, #0]
    module.packetReady = 0;
 8004132:	4b9d      	ldr	r3, [pc, #628]	; (80043a8 <modbus_cmd+0x2b8>)
 8004134:	2200      	movs	r2, #0
 8004136:	f883 210e 	strb.w	r2, [r3, #270]	; 0x10e
  }

  if(UARTCount0 == 0x13 || UARTCount0 == 0x93 || UARTCount0 == 0x113)
 800413a:	4b9c      	ldr	r3, [pc, #624]	; (80043ac <modbus_cmd+0x2bc>)
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	2b13      	cmp	r3, #19
 8004140:	d009      	beq.n	8004156 <modbus_cmd+0x66>
 8004142:	4b9a      	ldr	r3, [pc, #616]	; (80043ac <modbus_cmd+0x2bc>)
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	2b93      	cmp	r3, #147	; 0x93
 8004148:	d005      	beq.n	8004156 <modbus_cmd+0x66>
 800414a:	4b98      	ldr	r3, [pc, #608]	; (80043ac <modbus_cmd+0x2bc>)
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	f240 1213 	movw	r2, #275	; 0x113
 8004152:	4293      	cmp	r3, r2
 8004154:	d103      	bne.n	800415e <modbus_cmd+0x6e>
    crypdedRx = RX_MODE_CRYPTED;
 8004156:	4b96      	ldr	r3, [pc, #600]	; (80043b0 <modbus_cmd+0x2c0>)
 8004158:	2201      	movs	r2, #1
 800415a:	601a      	str	r2, [r3, #0]
 800415c:	e002      	b.n	8004164 <modbus_cmd+0x74>
  else
    crypdedRx = RX_MODE_NORMAL;
 800415e:	4b94      	ldr	r3, [pc, #592]	; (80043b0 <modbus_cmd+0x2c0>)
 8004160:	2200      	movs	r2, #0
 8004162:	601a      	str	r2, [r3, #0]

  unsigned int upgMode = CRC_MODE_NORMAL;
 8004164:	2301      	movs	r3, #1
 8004166:	60fb      	str	r3, [r7, #12]
  if ((UARTCount0 > 0) && ((UARTBuffer0[0] == slave_addr) || (UARTBuffer0[0] == 0))) {
 8004168:	4b90      	ldr	r3, [pc, #576]	; (80043ac <modbus_cmd+0x2bc>)
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	2b00      	cmp	r3, #0
 800416e:	f000 8234 	beq.w	80045da <modbus_cmd+0x4ea>
 8004172:	4b8b      	ldr	r3, [pc, #556]	; (80043a0 <modbus_cmd+0x2b0>)
 8004174:	781b      	ldrb	r3, [r3, #0]
 8004176:	b2da      	uxtb	r2, r3
 8004178:	4b8e      	ldr	r3, [pc, #568]	; (80043b4 <modbus_cmd+0x2c4>)
 800417a:	781b      	ldrb	r3, [r3, #0]
 800417c:	429a      	cmp	r2, r3
 800417e:	d005      	beq.n	800418c <modbus_cmd+0x9c>
 8004180:	4b87      	ldr	r3, [pc, #540]	; (80043a0 <modbus_cmd+0x2b0>)
 8004182:	781b      	ldrb	r3, [r3, #0]
 8004184:	b2db      	uxtb	r3, r3
 8004186:	2b00      	cmp	r3, #0
 8004188:	f040 8227 	bne.w	80045da <modbus_cmd+0x4ea>
    modbus_crc (UARTCount0, upgMode);
 800418c:	4b87      	ldr	r3, [pc, #540]	; (80043ac <modbus_cmd+0x2bc>)
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	461a      	mov	r2, r3
 8004192:	68fb      	ldr	r3, [r7, #12]
 8004194:	4619      	mov	r1, r3
 8004196:	4610      	mov	r0, r2
 8004198:	f000 fa42 	bl	8004620 <modbus_crc>
    if (crc_calc != 0) {
 800419c:	4b86      	ldr	r3, [pc, #536]	; (80043b8 <modbus_cmd+0x2c8>)
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	2b00      	cmp	r3, #0
 80041a2:	d009      	beq.n	80041b8 <modbus_cmd+0xc8>
      upgMode = CRC_MODE_UPGRADE;
 80041a4:	2302      	movs	r3, #2
 80041a6:	60fb      	str	r3, [r7, #12]
      modbus_crc (UARTCount0, upgMode);
 80041a8:	4b80      	ldr	r3, [pc, #512]	; (80043ac <modbus_cmd+0x2bc>)
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	461a      	mov	r2, r3
 80041ae:	68fb      	ldr	r3, [r7, #12]
 80041b0:	4619      	mov	r1, r3
 80041b2:	4610      	mov	r0, r2
 80041b4:	f000 fa34 	bl	8004620 <modbus_crc>
    }

    // disable reset, status (0x01, 0x06 lenght 4) and get all params (0x78) command - only from product
    if ((crc_calc == 0 && crypdedRx == RX_MODE_CRYPTED) || (crc_calc == 0 && UARTBuffer0[1] != 0x78 && crypdedRx == RX_MODE_NORMAL)) {
 80041b8:	4b7f      	ldr	r3, [pc, #508]	; (80043b8 <modbus_cmd+0x2c8>)
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	2b00      	cmp	r3, #0
 80041be:	d103      	bne.n	80041c8 <modbus_cmd+0xd8>
 80041c0:	4b7b      	ldr	r3, [pc, #492]	; (80043b0 <modbus_cmd+0x2c0>)
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	2b01      	cmp	r3, #1
 80041c6:	d00f      	beq.n	80041e8 <modbus_cmd+0xf8>
 80041c8:	4b7b      	ldr	r3, [pc, #492]	; (80043b8 <modbus_cmd+0x2c8>)
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	2b00      	cmp	r3, #0
 80041ce:	f040 81ff 	bne.w	80045d0 <modbus_cmd+0x4e0>
 80041d2:	4b73      	ldr	r3, [pc, #460]	; (80043a0 <modbus_cmd+0x2b0>)
 80041d4:	785b      	ldrb	r3, [r3, #1]
 80041d6:	b2db      	uxtb	r3, r3
 80041d8:	2b78      	cmp	r3, #120	; 0x78
 80041da:	f000 81f9 	beq.w	80045d0 <modbus_cmd+0x4e0>
 80041de:	4b74      	ldr	r3, [pc, #464]	; (80043b0 <modbus_cmd+0x2c0>)
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	2b00      	cmp	r3, #0
 80041e4:	f040 81f4 	bne.w	80045d0 <modbus_cmd+0x4e0>
      if (crypdedRx == RX_MODE_CRYPTED || !((UARTBuffer0[1] == 0x01 || UARTBuffer0[1] == 0x06) && UARTCount0 == 4 && crypdedRx == RX_MODE_NORMAL)) {
 80041e8:	4b71      	ldr	r3, [pc, #452]	; (80043b0 <modbus_cmd+0x2c0>)
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	2b01      	cmp	r3, #1
 80041ee:	d012      	beq.n	8004216 <modbus_cmd+0x126>
 80041f0:	4b6b      	ldr	r3, [pc, #428]	; (80043a0 <modbus_cmd+0x2b0>)
 80041f2:	785b      	ldrb	r3, [r3, #1]
 80041f4:	b2db      	uxtb	r3, r3
 80041f6:	2b01      	cmp	r3, #1
 80041f8:	d004      	beq.n	8004204 <modbus_cmd+0x114>
 80041fa:	4b69      	ldr	r3, [pc, #420]	; (80043a0 <modbus_cmd+0x2b0>)
 80041fc:	785b      	ldrb	r3, [r3, #1]
 80041fe:	b2db      	uxtb	r3, r3
 8004200:	2b06      	cmp	r3, #6
 8004202:	d108      	bne.n	8004216 <modbus_cmd+0x126>
 8004204:	4b69      	ldr	r3, [pc, #420]	; (80043ac <modbus_cmd+0x2bc>)
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	2b04      	cmp	r3, #4
 800420a:	d104      	bne.n	8004216 <modbus_cmd+0x126>
 800420c:	4b68      	ldr	r3, [pc, #416]	; (80043b0 <modbus_cmd+0x2c0>)
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	2b00      	cmp	r3, #0
 8004212:	f000 81d7 	beq.w	80045c4 <modbus_cmd+0x4d4>
        unsigned int addr = 0, size = 0;
 8004216:	2300      	movs	r3, #0
 8004218:	60bb      	str	r3, [r7, #8]
 800421a:	2300      	movs	r3, #0
 800421c:	607b      	str	r3, [r7, #4]

        if (crypdedRx == RX_MODE_CRYPTED) {
 800421e:	4b64      	ldr	r3, [pc, #400]	; (80043b0 <modbus_cmd+0x2c0>)
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	2b01      	cmp	r3, #1
 8004224:	d10d      	bne.n	8004242 <modbus_cmd+0x152>
          if (decryptData ((char *)&UARTBuffer0[1], UARTCount0 - 3) != 0) {
 8004226:	4b61      	ldr	r3, [pc, #388]	; (80043ac <modbus_cmd+0x2bc>)
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	3b03      	subs	r3, #3
 800422c:	4619      	mov	r1, r3
 800422e:	4863      	ldr	r0, [pc, #396]	; (80043bc <modbus_cmd+0x2cc>)
 8004230:	f7fe fb18 	bl	8002864 <decryptData>
 8004234:	4603      	mov	r3, r0
 8004236:	2b00      	cmp	r3, #0
 8004238:	d003      	beq.n	8004242 <modbus_cmd+0x152>
            UARTBuffer0[2] = ACK_ERROR;                       //ni poravnave na 16 byte-ov
 800423a:	4b59      	ldr	r3, [pc, #356]	; (80043a0 <modbus_cmd+0x2b0>)
 800423c:	22ff      	movs	r2, #255	; 0xff
 800423e:	709a      	strb	r2, [r3, #2]
            goto TX;
 8004240:	e167      	b.n	8004512 <modbus_cmd+0x422>
          }
        }

        addr+=(UARTBuffer0[2]*0x1000000); 	// ID[0], CMD[1]
 8004242:	4b57      	ldr	r3, [pc, #348]	; (80043a0 <modbus_cmd+0x2b0>)
 8004244:	789b      	ldrb	r3, [r3, #2]
 8004246:	b2db      	uxtb	r3, r3
 8004248:	061b      	lsls	r3, r3, #24
 800424a:	461a      	mov	r2, r3
 800424c:	68bb      	ldr	r3, [r7, #8]
 800424e:	4413      	add	r3, r2
 8004250:	60bb      	str	r3, [r7, #8]
        addr+=(UARTBuffer0[3]*0x10000);
 8004252:	4b53      	ldr	r3, [pc, #332]	; (80043a0 <modbus_cmd+0x2b0>)
 8004254:	78db      	ldrb	r3, [r3, #3]
 8004256:	b2db      	uxtb	r3, r3
 8004258:	041b      	lsls	r3, r3, #16
 800425a:	461a      	mov	r2, r3
 800425c:	68bb      	ldr	r3, [r7, #8]
 800425e:	4413      	add	r3, r2
 8004260:	60bb      	str	r3, [r7, #8]
        addr+=(UARTBuffer0[4]*0x100);
 8004262:	4b4f      	ldr	r3, [pc, #316]	; (80043a0 <modbus_cmd+0x2b0>)
 8004264:	791b      	ldrb	r3, [r3, #4]
 8004266:	b2db      	uxtb	r3, r3
 8004268:	021b      	lsls	r3, r3, #8
 800426a:	461a      	mov	r2, r3
 800426c:	68bb      	ldr	r3, [r7, #8]
 800426e:	4413      	add	r3, r2
 8004270:	60bb      	str	r3, [r7, #8]
        addr+=UARTBuffer0[5];
 8004272:	4b4b      	ldr	r3, [pc, #300]	; (80043a0 <modbus_cmd+0x2b0>)
 8004274:	795b      	ldrb	r3, [r3, #5]
 8004276:	b2db      	uxtb	r3, r3
 8004278:	461a      	mov	r2, r3
 800427a:	68bb      	ldr	r3, [r7, #8]
 800427c:	4413      	add	r3, r2
 800427e:	60bb      	str	r3, [r7, #8]
        size+=(UARTBuffer0[6]*0x100);
 8004280:	4b47      	ldr	r3, [pc, #284]	; (80043a0 <modbus_cmd+0x2b0>)
 8004282:	799b      	ldrb	r3, [r3, #6]
 8004284:	b2db      	uxtb	r3, r3
 8004286:	021b      	lsls	r3, r3, #8
 8004288:	461a      	mov	r2, r3
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	4413      	add	r3, r2
 800428e:	607b      	str	r3, [r7, #4]
        size+=UARTBuffer0[7];
 8004290:	4b43      	ldr	r3, [pc, #268]	; (80043a0 <modbus_cmd+0x2b0>)
 8004292:	79db      	ldrb	r3, [r3, #7]
 8004294:	b2db      	uxtb	r3, r3
 8004296:	461a      	mov	r2, r3
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	4413      	add	r3, r2
 800429c:	607b      	str	r3, [r7, #4]

        //broadcast commands
        if(UARTBuffer0[0] == 0){
 800429e:	4b40      	ldr	r3, [pc, #256]	; (80043a0 <modbus_cmd+0x2b0>)
 80042a0:	781b      	ldrb	r3, [r3, #0]
 80042a2:	b2db      	uxtb	r3, r3
 80042a4:	2b00      	cmp	r3, #0
 80042a6:	d14a      	bne.n	800433e <modbus_cmd+0x24e>
          if(UARTBuffer0[1] == CMD_SET_SERIAL_ID) {
 80042a8:	4b3d      	ldr	r3, [pc, #244]	; (80043a0 <modbus_cmd+0x2b0>)
 80042aa:	785b      	ldrb	r3, [r3, #1]
 80042ac:	b2db      	uxtb	r3, r3
 80042ae:	2b0c      	cmp	r3, #12
 80042b0:	d141      	bne.n	8004336 <modbus_cmd+0x246>
            Utemp = UARTBuffer0[2];
 80042b2:	4b3b      	ldr	r3, [pc, #236]	; (80043a0 <modbus_cmd+0x2b0>)
 80042b4:	789b      	ldrb	r3, [r3, #2]
 80042b6:	b2db      	uxtb	r3, r3
 80042b8:	603b      	str	r3, [r7, #0]
            Utemp |= ((unsigned int)UARTBuffer0[3]) << 8;
 80042ba:	4b39      	ldr	r3, [pc, #228]	; (80043a0 <modbus_cmd+0x2b0>)
 80042bc:	78db      	ldrb	r3, [r3, #3]
 80042be:	b2db      	uxtb	r3, r3
 80042c0:	021b      	lsls	r3, r3, #8
 80042c2:	683a      	ldr	r2, [r7, #0]
 80042c4:	4313      	orrs	r3, r2
 80042c6:	603b      	str	r3, [r7, #0]
            Utemp |= ((unsigned int)UARTBuffer0[4]) << 16;
 80042c8:	4b35      	ldr	r3, [pc, #212]	; (80043a0 <modbus_cmd+0x2b0>)
 80042ca:	791b      	ldrb	r3, [r3, #4]
 80042cc:	b2db      	uxtb	r3, r3
 80042ce:	041b      	lsls	r3, r3, #16
 80042d0:	683a      	ldr	r2, [r7, #0]
 80042d2:	4313      	orrs	r3, r2
 80042d4:	603b      	str	r3, [r7, #0]
            Utemp |= ((unsigned int)UARTBuffer0[5]) << 24;
 80042d6:	4b32      	ldr	r3, [pc, #200]	; (80043a0 <modbus_cmd+0x2b0>)
 80042d8:	795b      	ldrb	r3, [r3, #5]
 80042da:	b2db      	uxtb	r3, r3
 80042dc:	061b      	lsls	r3, r3, #24
 80042de:	683a      	ldr	r2, [r7, #0]
 80042e0:	4313      	orrs	r3, r2
 80042e2:	603b      	str	r3, [r7, #0]

            if(SN[0] == Utemp) {
 80042e4:	4b36      	ldr	r3, [pc, #216]	; (80043c0 <modbus_cmd+0x2d0>)
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	683a      	ldr	r2, [r7, #0]
 80042ea:	429a      	cmp	r2, r3
 80042ec:	d123      	bne.n	8004336 <modbus_cmd+0x246>
              if((UARTBuffer0[6] > 0) && (UARTBuffer0[6] <= 128)) {
 80042ee:	4b2c      	ldr	r3, [pc, #176]	; (80043a0 <modbus_cmd+0x2b0>)
 80042f0:	799b      	ldrb	r3, [r3, #6]
 80042f2:	b2db      	uxtb	r3, r3
 80042f4:	2b00      	cmp	r3, #0
 80042f6:	d01e      	beq.n	8004336 <modbus_cmd+0x246>
 80042f8:	4b29      	ldr	r3, [pc, #164]	; (80043a0 <modbus_cmd+0x2b0>)
 80042fa:	799b      	ldrb	r3, [r3, #6]
 80042fc:	b2db      	uxtb	r3, r3
 80042fe:	2b80      	cmp	r3, #128	; 0x80
 8004300:	d819      	bhi.n	8004336 <modbus_cmd+0x246>
                slave_addr = UARTBuffer0[6];
 8004302:	4b27      	ldr	r3, [pc, #156]	; (80043a0 <modbus_cmd+0x2b0>)
 8004304:	799b      	ldrb	r3, [r3, #6]
 8004306:	b2da      	uxtb	r2, r3
 8004308:	4b2a      	ldr	r3, [pc, #168]	; (80043b4 <modbus_cmd+0x2c4>)
 800430a:	701a      	strb	r2, [r3, #0]
                write_SysVars(FLASH_ADDR_MAIN);
 800430c:	4b2d      	ldr	r3, [pc, #180]	; (80043c4 <modbus_cmd+0x2d4>)
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	b29b      	uxth	r3, r3
 8004312:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004316:	4293      	cmp	r3, r2
 8004318:	d009      	beq.n	800432e <modbus_cmd+0x23e>
 800431a:	4b2a      	ldr	r3, [pc, #168]	; (80043c4 <modbus_cmd+0x2d4>)
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	029a      	lsls	r2, r3, #10
 8004320:	4b29      	ldr	r3, [pc, #164]	; (80043c8 <modbus_cmd+0x2d8>)
 8004322:	4013      	ands	r3, r2
 8004324:	f103 63ff 	add.w	r3, r3, #133693440	; 0x7f80000
 8004328:	f503 23fc 	add.w	r3, r3, #516096	; 0x7e000
 800432c:	e000      	b.n	8004330 <modbus_cmd+0x240>
 800432e:	4b27      	ldr	r3, [pc, #156]	; (80043cc <modbus_cmd+0x2dc>)
 8004330:	4618      	mov	r0, r3
 8004332:	f7ff fa45 	bl	80037c0 <write_SysVars>
              }
            }
          }

          number_TX_bytes = 0;
 8004336:	4b26      	ldr	r3, [pc, #152]	; (80043d0 <modbus_cmd+0x2e0>)
 8004338:	2200      	movs	r2, #0
 800433a:	601a      	str	r2, [r3, #0]

          return;
 800433c:	e150      	b.n	80045e0 <modbus_cmd+0x4f0>
        }

        //unicast commands
        number_TX_bytes = 3;
 800433e:	4b24      	ldr	r3, [pc, #144]	; (80043d0 <modbus_cmd+0x2e0>)
 8004340:	2203      	movs	r2, #3
 8004342:	601a      	str	r2, [r3, #0]
        switch (UARTBuffer0[1]) {   //CMD
 8004344:	4b16      	ldr	r3, [pc, #88]	; (80043a0 <modbus_cmd+0x2b0>)
 8004346:	785b      	ldrb	r3, [r3, #1]
 8004348:	b2db      	uxtb	r3, r3
 800434a:	3b01      	subs	r3, #1
 800434c:	2b0e      	cmp	r3, #14
 800434e:	f200 80d0 	bhi.w	80044f2 <modbus_cmd+0x402>
 8004352:	a201      	add	r2, pc, #4	; (adr r2, 8004358 <modbus_cmd+0x268>)
 8004354:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004358:	08004395 	.word	0x08004395
 800435c:	080043d5 	.word	0x080043d5
 8004360:	0800441b 	.word	0x0800441b
 8004364:	08004443 	.word	0x08004443
 8004368:	0800444d 	.word	0x0800444d
 800436c:	08004461 	.word	0x08004461
 8004370:	08004469 	.word	0x08004469
 8004374:	0800448b 	.word	0x0800448b
 8004378:	08004481 	.word	0x08004481
 800437c:	08004475 	.word	0x08004475
 8004380:	080044b7 	.word	0x080044b7
 8004384:	080044f3 	.word	0x080044f3
 8004388:	08004495 	.word	0x08004495
 800438c:	080044a1 	.word	0x080044a1
 8004390:	080044ad 	.word	0x080044ad

          //READ
          case CMD_READ: {
            flash_read_boot (addr, size);
 8004394:	6879      	ldr	r1, [r7, #4]
 8004396:	68b8      	ldr	r0, [r7, #8]
 8004398:	f7ff f860 	bl	800345c <flash_read_boot>
            break;
 800439c:	e0b9      	b.n	8004512 <modbus_cmd+0x422>
 800439e:	bf00      	nop
 80043a0:	20001eb8 	.word	0x20001eb8
 80043a4:	20000308 	.word	0x20000308
 80043a8:	20000324 	.word	0x20000324
 80043ac:	20000314 	.word	0x20000314
 80043b0:	2000030c 	.word	0x2000030c
 80043b4:	200016f0 	.word	0x200016f0
 80043b8:	20001684 	.word	0x20001684
 80043bc:	20001eb9 	.word	0x20001eb9
 80043c0:	200018a0 	.word	0x200018a0
 80043c4:	1fff75e0 	.word	0x1fff75e0
 80043c8:	03fffc00 	.word	0x03fffc00
 80043cc:	0807e000 	.word	0x0807e000
 80043d0:	20001678 	.word	0x20001678
          }
          //ERASE
          case CMD_ERASE: {
            if ((UARTBuffer0[2] < 3) || (UARTBuffer0[3] < 3)) {         //ne sme iti pod 3 sektor - bootloader koda
 80043d4:	4b84      	ldr	r3, [pc, #528]	; (80045e8 <modbus_cmd+0x4f8>)
 80043d6:	789b      	ldrb	r3, [r3, #2]
 80043d8:	b2db      	uxtb	r3, r3
 80043da:	2b02      	cmp	r3, #2
 80043dc:	d904      	bls.n	80043e8 <modbus_cmd+0x2f8>
 80043de:	4b82      	ldr	r3, [pc, #520]	; (80045e8 <modbus_cmd+0x4f8>)
 80043e0:	78db      	ldrb	r3, [r3, #3]
 80043e2:	b2db      	uxtb	r3, r3
 80043e4:	2b02      	cmp	r3, #2
 80043e6:	d803      	bhi.n	80043f0 <modbus_cmd+0x300>
            UARTBuffer0[2] = ACK_ERROR;
 80043e8:	4b7f      	ldr	r3, [pc, #508]	; (80045e8 <modbus_cmd+0x4f8>)
 80043ea:	22ff      	movs	r2, #255	; 0xff
 80043ec:	709a      	strb	r2, [r3, #2]
            }
            else
              if (upgMode == CRC_MODE_UPGRADE && crypdedRx == RX_MODE_CRYPTED)
                flash_erase(UARTBuffer0[2], UARTBuffer0[3]);   //100ms !!
            break;
 80043ee:	e08b      	b.n	8004508 <modbus_cmd+0x418>
              if (upgMode == CRC_MODE_UPGRADE && crypdedRx == RX_MODE_CRYPTED)
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	2b02      	cmp	r3, #2
 80043f4:	f040 8088 	bne.w	8004508 <modbus_cmd+0x418>
 80043f8:	4b7c      	ldr	r3, [pc, #496]	; (80045ec <modbus_cmd+0x4fc>)
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	2b01      	cmp	r3, #1
 80043fe:	f040 8083 	bne.w	8004508 <modbus_cmd+0x418>
                flash_erase(UARTBuffer0[2], UARTBuffer0[3]);   //100ms !!
 8004402:	4b79      	ldr	r3, [pc, #484]	; (80045e8 <modbus_cmd+0x4f8>)
 8004404:	789b      	ldrb	r3, [r3, #2]
 8004406:	b2db      	uxtb	r3, r3
 8004408:	461a      	mov	r2, r3
 800440a:	4b77      	ldr	r3, [pc, #476]	; (80045e8 <modbus_cmd+0x4f8>)
 800440c:	78db      	ldrb	r3, [r3, #3]
 800440e:	b2db      	uxtb	r3, r3
 8004410:	4619      	mov	r1, r3
 8004412:	4610      	mov	r0, r2
 8004414:	f7ff f86c 	bl	80034f0 <flash_erase>
            break;
 8004418:	e076      	b.n	8004508 <modbus_cmd+0x418>
          }
          //WRITE
          case CMD_WRITE: {
            if (addr < 0x3000) {         					//ne sme iti pod 3 sektor - bootloader koda
 800441a:	68bb      	ldr	r3, [r7, #8]
 800441c:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8004420:	d203      	bcs.n	800442a <modbus_cmd+0x33a>
              UARTBuffer0[2] = ACK_ERROR;
 8004422:	4b71      	ldr	r3, [pc, #452]	; (80045e8 <modbus_cmd+0x4f8>)
 8004424:	22ff      	movs	r2, #255	; 0xff
 8004426:	709a      	strb	r2, [r3, #2]
            }
            else
              if (upgMode == CRC_MODE_UPGRADE && crypdedRx == RX_MODE_CRYPTED)
                flash_write_boot(addr, size);
            break;
 8004428:	e070      	b.n	800450c <modbus_cmd+0x41c>
              if (upgMode == CRC_MODE_UPGRADE && crypdedRx == RX_MODE_CRYPTED)
 800442a:	68fb      	ldr	r3, [r7, #12]
 800442c:	2b02      	cmp	r3, #2
 800442e:	d16d      	bne.n	800450c <modbus_cmd+0x41c>
 8004430:	4b6e      	ldr	r3, [pc, #440]	; (80045ec <modbus_cmd+0x4fc>)
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	2b01      	cmp	r3, #1
 8004436:	d169      	bne.n	800450c <modbus_cmd+0x41c>
                flash_write_boot(addr, size);
 8004438:	6879      	ldr	r1, [r7, #4]
 800443a:	68b8      	ldr	r0, [r7, #8]
 800443c:	f7ff f8a4 	bl	8003588 <flash_write_boot>
            break;
 8004440:	e064      	b.n	800450c <modbus_cmd+0x41c>
          }
          //GET CHECKSUM
          case CMD_GET_CS: {
            flash_checksum (addr, size);
 8004442:	6879      	ldr	r1, [r7, #4]
 8004444:	68b8      	ldr	r0, [r7, #8]
 8004446:	f7ff f927 	bl	8003698 <flash_checksum>
            break;
 800444a:	e062      	b.n	8004512 <modbus_cmd+0x422>
          }
          //RESET
          case CMD_RESET: {
            UARTBuffer0[2] = ACK_OK;
 800444c:	4b66      	ldr	r3, [pc, #408]	; (80045e8 <modbus_cmd+0x4f8>)
 800444e:	2200      	movs	r2, #0
 8004450:	709a      	strb	r2, [r3, #2]
            flags |= (1 << reset_it);
 8004452:	4b67      	ldr	r3, [pc, #412]	; (80045f0 <modbus_cmd+0x500>)
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800445a:	4a65      	ldr	r2, [pc, #404]	; (80045f0 <modbus_cmd+0x500>)
 800445c:	6013      	str	r3, [r2, #0]
            break;
 800445e:	e058      	b.n	8004512 <modbus_cmd+0x422>
          }
          //GET STATUS
          case CMD_GET_STATUS: {
            UARTBuffer0[2] = ACK_OK;
 8004460:	4b61      	ldr	r3, [pc, #388]	; (80045e8 <modbus_cmd+0x4f8>)
 8004462:	2200      	movs	r2, #0
 8004464:	709a      	strb	r2, [r3, #2]
            break;
 8004466:	e054      	b.n	8004512 <modbus_cmd+0x422>
          }

          case CMD_GET_LOADER_VER: {
            ModBus_SendInt(sys_defs.LOADER_VER);
 8004468:	f641 7341 	movw	r3, #8001	; 0x1f41
 800446c:	4618      	mov	r0, r3
 800446e:	f7ff f81b 	bl	80034a8 <ModBus_SendInt>
            break;
 8004472:	e04e      	b.n	8004512 <modbus_cmd+0x422>
          }

          case CMD_GET_MINVERSION: {
            ModBus_SendInt(sys_defs.DEV_MIN_VERSION);
 8004474:	f44f 53fa 	mov.w	r3, #8000	; 0x1f40
 8004478:	4618      	mov	r0, r3
 800447a:	f7ff f815 	bl	80034a8 <ModBus_SendInt>
            break;
 800447e:	e048      	b.n	8004512 <modbus_cmd+0x422>
          }
          case CMD_GET_DEVICE_TYPE:{
            ModBus_SendInt(sys_defs.DEV_TYPE);
 8004480:	2308      	movs	r3, #8
 8004482:	4618      	mov	r0, r3
 8004484:	f7ff f810 	bl	80034a8 <ModBus_SendInt>
            break;
 8004488:	e043      	b.n	8004512 <modbus_cmd+0x422>
          }
          case CMD_GET_HW_REV:{
            ModBus_SendInt(sys_defs.HW_REV);
 800448a:	2301      	movs	r3, #1
 800448c:	4618      	mov	r0, r3
 800448e:	f7ff f80b 	bl	80034a8 <ModBus_SendInt>
            break;
 8004492:	e03e      	b.n	8004512 <modbus_cmd+0x422>
          }
          case CMD_GET_APP_SIZE: {
            ModBus_SendInt(sys_defs.FLASH_APP_SIZE);
 8004494:	f44f 23c2 	mov.w	r3, #397312	; 0x61000
 8004498:	4618      	mov	r0, r3
 800449a:	f7ff f805 	bl	80034a8 <ModBus_SendInt>
            break;
 800449e:	e038      	b.n	8004512 <modbus_cmd+0x422>
          }
          case CMD_GET_APP_ADDR: {
            ModBus_SendInt(sys_defs.FLASH_APP_START_ADDRESS);
 80044a0:	f44f 33f8 	mov.w	r3, #126976	; 0x1f000
 80044a4:	4618      	mov	r0, r3
 80044a6:	f7fe ffff 	bl	80034a8 <ModBus_SendInt>
            break;
 80044aa:	e032      	b.n	8004512 <modbus_cmd+0x422>
          }
          case CMD_GET_VERSION: {
            flash_read_boot (FLASH_APP_ADDR, 3);
 80044ac:	2103      	movs	r1, #3
 80044ae:	4851      	ldr	r0, [pc, #324]	; (80045f4 <modbus_cmd+0x504>)
 80044b0:	f7fe ffd4 	bl	800345c <flash_read_boot>
            break;
 80044b4:	e02d      	b.n	8004512 <modbus_cmd+0x422>
          }

          case CMD_SET_ID :{
            slave_addr=UARTBuffer0[2];
 80044b6:	4b4c      	ldr	r3, [pc, #304]	; (80045e8 <modbus_cmd+0x4f8>)
 80044b8:	789b      	ldrb	r3, [r3, #2]
 80044ba:	b2da      	uxtb	r2, r3
 80044bc:	4b4e      	ldr	r3, [pc, #312]	; (80045f8 <modbus_cmd+0x508>)
 80044be:	701a      	strb	r2, [r3, #0]
            write_SysVars(FLASH_ADDR_MAIN);
 80044c0:	4b4e      	ldr	r3, [pc, #312]	; (80045fc <modbus_cmd+0x50c>)
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	b29b      	uxth	r3, r3
 80044c6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80044ca:	4293      	cmp	r3, r2
 80044cc:	d009      	beq.n	80044e2 <modbus_cmd+0x3f2>
 80044ce:	4b4b      	ldr	r3, [pc, #300]	; (80045fc <modbus_cmd+0x50c>)
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	029a      	lsls	r2, r3, #10
 80044d4:	4b4a      	ldr	r3, [pc, #296]	; (8004600 <modbus_cmd+0x510>)
 80044d6:	4013      	ands	r3, r2
 80044d8:	f103 63ff 	add.w	r3, r3, #133693440	; 0x7f80000
 80044dc:	f503 23fc 	add.w	r3, r3, #516096	; 0x7e000
 80044e0:	e000      	b.n	80044e4 <modbus_cmd+0x3f4>
 80044e2:	4b48      	ldr	r3, [pc, #288]	; (8004604 <modbus_cmd+0x514>)
 80044e4:	4618      	mov	r0, r3
 80044e6:	f7ff f96b 	bl	80037c0 <write_SysVars>
            UARTBuffer0[2] = ACK_OK;
 80044ea:	4b3f      	ldr	r3, [pc, #252]	; (80045e8 <modbus_cmd+0x4f8>)
 80044ec:	2200      	movs	r2, #0
 80044ee:	709a      	strb	r2, [r3, #2]
            break;
 80044f0:	e00f      	b.n	8004512 <modbus_cmd+0x422>
          }

          //NOT RECOGNIZED COMMAND
          default: {
            UARTBuffer0[2] = ACK_ERROR;   //ukaz ni prepoznan
 80044f2:	4b3d      	ldr	r3, [pc, #244]	; (80045e8 <modbus_cmd+0x4f8>)
 80044f4:	22ff      	movs	r2, #255	; 0xff
 80044f6:	709a      	strb	r2, [r3, #2]
            if(crypdedRx == RX_MODE_NORMAL) {
 80044f8:	4b3c      	ldr	r3, [pc, #240]	; (80045ec <modbus_cmd+0x4fc>)
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	2b00      	cmp	r3, #0
 80044fe:	d107      	bne.n	8004510 <modbus_cmd+0x420>
              UARTCount0 = 0;
 8004500:	4b41      	ldr	r3, [pc, #260]	; (8004608 <modbus_cmd+0x518>)
 8004502:	2200      	movs	r2, #0
 8004504:	601a      	str	r2, [r3, #0]
              return;
 8004506:	e06b      	b.n	80045e0 <modbus_cmd+0x4f0>
            break;
 8004508:	bf00      	nop
 800450a:	e002      	b.n	8004512 <modbus_cmd+0x422>
            break;
 800450c:	bf00      	nop
 800450e:	e000      	b.n	8004512 <modbus_cmd+0x422>
            } else
              break;
 8004510:	bf00      	nop
          }
	}

TX:
        if (crypdedRx == RX_MODE_CRYPTED) {
 8004512:	4b36      	ldr	r3, [pc, #216]	; (80045ec <modbus_cmd+0x4fc>)
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	2b01      	cmp	r3, #1
 8004518:	d116      	bne.n	8004548 <modbus_cmd+0x458>
          number_TX_bytes=encryptData ((char *)&UARTBuffer0[1],number_TX_bytes - 1);
 800451a:	4b3c      	ldr	r3, [pc, #240]	; (800460c <modbus_cmd+0x51c>)
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	3b01      	subs	r3, #1
 8004520:	4619      	mov	r1, r3
 8004522:	483b      	ldr	r0, [pc, #236]	; (8004610 <modbus_cmd+0x520>)
 8004524:	f7fe f95e 	bl	80027e4 <encryptData>
 8004528:	4603      	mov	r3, r0
 800452a:	461a      	mov	r2, r3
 800452c:	4b37      	ldr	r3, [pc, #220]	; (800460c <modbus_cmd+0x51c>)
 800452e:	601a      	str	r2, [r3, #0]
          modbus_crc (++number_TX_bytes, CRC_MODE_NORMAL);
 8004530:	4b36      	ldr	r3, [pc, #216]	; (800460c <modbus_cmd+0x51c>)
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	3301      	adds	r3, #1
 8004536:	4a35      	ldr	r2, [pc, #212]	; (800460c <modbus_cmd+0x51c>)
 8004538:	6013      	str	r3, [r2, #0]
 800453a:	4b34      	ldr	r3, [pc, #208]	; (800460c <modbus_cmd+0x51c>)
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	2101      	movs	r1, #1
 8004540:	4618      	mov	r0, r3
 8004542:	f000 f86d 	bl	8004620 <modbus_crc>
 8004546:	e005      	b.n	8004554 <modbus_cmd+0x464>
        } else{
          modbus_crc (number_TX_bytes, CRC_MODE_NORMAL);
 8004548:	4b30      	ldr	r3, [pc, #192]	; (800460c <modbus_cmd+0x51c>)
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	2101      	movs	r1, #1
 800454e:	4618      	mov	r0, r3
 8004550:	f000 f866 	bl	8004620 <modbus_crc>
        }
        UARTBuffer0[number_TX_bytes++] = crc_calc & 0xFF;
 8004554:	4b2f      	ldr	r3, [pc, #188]	; (8004614 <modbus_cmd+0x524>)
 8004556:	6818      	ldr	r0, [r3, #0]
 8004558:	4b2c      	ldr	r3, [pc, #176]	; (800460c <modbus_cmd+0x51c>)
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	1c5a      	adds	r2, r3, #1
 800455e:	492b      	ldr	r1, [pc, #172]	; (800460c <modbus_cmd+0x51c>)
 8004560:	600a      	str	r2, [r1, #0]
 8004562:	b2c1      	uxtb	r1, r0
 8004564:	4a20      	ldr	r2, [pc, #128]	; (80045e8 <modbus_cmd+0x4f8>)
 8004566:	54d1      	strb	r1, [r2, r3]
        UARTBuffer0[number_TX_bytes++] = crc_calc / 0x100;
 8004568:	4b2a      	ldr	r3, [pc, #168]	; (8004614 <modbus_cmd+0x524>)
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	0a18      	lsrs	r0, r3, #8
 800456e:	4b27      	ldr	r3, [pc, #156]	; (800460c <modbus_cmd+0x51c>)
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	1c5a      	adds	r2, r3, #1
 8004574:	4925      	ldr	r1, [pc, #148]	; (800460c <modbus_cmd+0x51c>)
 8004576:	600a      	str	r2, [r1, #0]
 8004578:	b2c1      	uxtb	r1, r0
 800457a:	4a1b      	ldr	r2, [pc, #108]	; (80045e8 <modbus_cmd+0x4f8>)
 800457c:	54d1      	strb	r1, [r2, r3]

        if(transceiver == LORA){
 800457e:	4b26      	ldr	r3, [pc, #152]	; (8004618 <modbus_cmd+0x528>)
 8004580:	781b      	ldrb	r3, [r3, #0]
 8004582:	2b01      	cmp	r3, #1
 8004584:	d107      	bne.n	8004596 <modbus_cmd+0x4a6>
            set_tx_flag((uint8_t *)UARTBuffer0, number_TX_bytes);
 8004586:	4b21      	ldr	r3, [pc, #132]	; (800460c <modbus_cmd+0x51c>)
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	b2db      	uxtb	r3, r3
 800458c:	4619      	mov	r1, r3
 800458e:	4816      	ldr	r0, [pc, #88]	; (80045e8 <modbus_cmd+0x4f8>)
 8004590:	f7fc f9fc 	bl	800098c <set_tx_flag>
 8004594:	e005      	b.n	80045a2 <modbus_cmd+0x4b2>
        }
        else{
            UARTSend( (uint8_t *)UARTBuffer0, number_TX_bytes );
 8004596:	4b1d      	ldr	r3, [pc, #116]	; (800460c <modbus_cmd+0x51c>)
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	4619      	mov	r1, r3
 800459c:	4812      	ldr	r0, [pc, #72]	; (80045e8 <modbus_cmd+0x4f8>)
 800459e:	f000 fe0f 	bl	80051c0 <UARTSend>
        }

        UARTCount0 = 0;
 80045a2:	4b19      	ldr	r3, [pc, #100]	; (8004608 <modbus_cmd+0x518>)
 80045a4:	2200      	movs	r2, #0
 80045a6:	601a      	str	r2, [r3, #0]
        number_TX_bytes = 0;
 80045a8:	4b18      	ldr	r3, [pc, #96]	; (800460c <modbus_cmd+0x51c>)
 80045aa:	2200      	movs	r2, #0
 80045ac:	601a      	str	r2, [r3, #0]
        wait_appl_cnt = WAIT_TO_APPL2;          //ponovno cakaj timeout preden gres v applikacijo
 80045ae:	4b1b      	ldr	r3, [pc, #108]	; (800461c <modbus_cmd+0x52c>)
 80045b0:	f64e 2260 	movw	r2, #60000	; 0xea60
 80045b4:	601a      	str	r2, [r3, #0]
		//	bootled_cnt=0;                        //zacni utripanje oranzne LED
        if (flags&(1<<reset_it)){
 80045b6:	4b0e      	ldr	r3, [pc, #56]	; (80045f0 <modbus_cmd+0x500>)
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80045be:	2b00      	cmp	r3, #0
 80045c0:	d004      	beq.n	80045cc <modbus_cmd+0x4dc>
            while(1);    //reset ukaz - pocakaj na wdt reset
 80045c2:	e7fe      	b.n	80045c2 <modbus_cmd+0x4d2>
        }
	}
      else UARTCount0 = 0;
 80045c4:	4b10      	ldr	r3, [pc, #64]	; (8004608 <modbus_cmd+0x518>)
 80045c6:	2200      	movs	r2, #0
 80045c8:	601a      	str	r2, [r3, #0]
      if (crypdedRx == RX_MODE_CRYPTED || !((UARTBuffer0[1] == 0x01 || UARTBuffer0[1] == 0x06) && UARTCount0 == 4 && crypdedRx == RX_MODE_NORMAL)) {
 80045ca:	e005      	b.n	80045d8 <modbus_cmd+0x4e8>
 80045cc:	bf00      	nop
 80045ce:	e003      	b.n	80045d8 <modbus_cmd+0x4e8>
      }
    else UARTCount0 = 0;
 80045d0:	4b0d      	ldr	r3, [pc, #52]	; (8004608 <modbus_cmd+0x518>)
 80045d2:	2200      	movs	r2, #0
 80045d4:	601a      	str	r2, [r3, #0]
    if ((crc_calc == 0 && crypdedRx == RX_MODE_CRYPTED) || (crc_calc == 0 && UARTBuffer0[1] != 0x78 && crypdedRx == RX_MODE_NORMAL)) {
 80045d6:	e003      	b.n	80045e0 <modbus_cmd+0x4f0>
 80045d8:	e002      	b.n	80045e0 <modbus_cmd+0x4f0>
  }
  else UARTCount0 = 0;
 80045da:	4b0b      	ldr	r3, [pc, #44]	; (8004608 <modbus_cmd+0x518>)
 80045dc:	2200      	movs	r2, #0
 80045de:	601a      	str	r2, [r3, #0]
}
 80045e0:	3710      	adds	r7, #16
 80045e2:	46bd      	mov	sp, r7
 80045e4:	bd80      	pop	{r7, pc}
 80045e6:	bf00      	nop
 80045e8:	20001eb8 	.word	0x20001eb8
 80045ec:	2000030c 	.word	0x2000030c
 80045f0:	20000304 	.word	0x20000304
 80045f4:	0801f000 	.word	0x0801f000
 80045f8:	200016f0 	.word	0x200016f0
 80045fc:	1fff75e0 	.word	0x1fff75e0
 8004600:	03fffc00 	.word	0x03fffc00
 8004604:	0807e000 	.word	0x0807e000
 8004608:	20000314 	.word	0x20000314
 800460c:	20001678 	.word	0x20001678
 8004610:	20001eb9 	.word	0x20001eb9
 8004614:	20001684 	.word	0x20001684
 8004618:	20000308 	.word	0x20000308
 800461c:	2000168c 	.word	0x2000168c

08004620 <modbus_crc>:

/***********************************************************
  MODBUS CRC
************************************************************/

void modbus_crc(int length, int mode) {
 8004620:	b480      	push	{r7}
 8004622:	b087      	sub	sp, #28
 8004624:	af00      	add	r7, sp, #0
 8004626:	6078      	str	r0, [r7, #4]
 8004628:	6039      	str	r1, [r7, #0]
unsigned int lsb;
unsigned int j, i;

        //izracunaj crc
  if(mode == CRC_MODE_NORMAL) {
 800462a:	683b      	ldr	r3, [r7, #0]
 800462c:	2b01      	cmp	r3, #1
 800462e:	d10d      	bne.n	800464c <modbus_crc+0x2c>
    if (crypdedRx == RX_MODE_CRYPTED)
 8004630:	4b2e      	ldr	r3, [pc, #184]	; (80046ec <modbus_crc+0xcc>)
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	2b01      	cmp	r3, #1
 8004636:	d104      	bne.n	8004642 <modbus_crc+0x22>
      crc_calc = CRC_BOOT;
 8004638:	4b2d      	ldr	r3, [pc, #180]	; (80046f0 <modbus_crc+0xd0>)
 800463a:	f241 2234 	movw	r2, #4660	; 0x1234
 800463e:	601a      	str	r2, [r3, #0]
 8004640:	e008      	b.n	8004654 <modbus_crc+0x34>
    else
      crc_calc = 0xFFFF;
 8004642:	4b2b      	ldr	r3, [pc, #172]	; (80046f0 <modbus_crc+0xd0>)
 8004644:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004648:	601a      	str	r2, [r3, #0]
 800464a:	e003      	b.n	8004654 <modbus_crc+0x34>
  }
  else
    crc_calc = CRC_UPGRADE; // ePico upgrade
 800464c:	4b28      	ldr	r3, [pc, #160]	; (80046f0 <modbus_crc+0xd0>)
 800464e:	f646 1242 	movw	r2, #26946	; 0x6942
 8004652:	601a      	str	r2, [r3, #0]

  for (j = 0; j < length; j++)
 8004654:	2300      	movs	r3, #0
 8004656:	617b      	str	r3, [r7, #20]
 8004658:	e03d      	b.n	80046d6 <modbus_crc+0xb6>
  {
    crc_calc ^= UARTBuffer0[j];  //XOR
 800465a:	4a26      	ldr	r2, [pc, #152]	; (80046f4 <modbus_crc+0xd4>)
 800465c:	697b      	ldr	r3, [r7, #20]
 800465e:	4413      	add	r3, r2
 8004660:	781b      	ldrb	r3, [r3, #0]
 8004662:	b2db      	uxtb	r3, r3
 8004664:	461a      	mov	r2, r3
 8004666:	4b22      	ldr	r3, [pc, #136]	; (80046f0 <modbus_crc+0xd0>)
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	4053      	eors	r3, r2
 800466c:	4a20      	ldr	r2, [pc, #128]	; (80046f0 <modbus_crc+0xd0>)
 800466e:	6013      	str	r3, [r2, #0]

    for (i = 0; i < 8; i++) //ponavljamo 8x - bayt
 8004670:	2300      	movs	r3, #0
 8004672:	613b      	str	r3, [r7, #16]
 8004674:	e029      	b.n	80046ca <modbus_crc+0xaa>
    {
      lsb = crc_calc & 0x0001;
 8004676:	4b1e      	ldr	r3, [pc, #120]	; (80046f0 <modbus_crc+0xd0>)
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	f003 0301 	and.w	r3, r3, #1
 800467e:	60fb      	str	r3, [r7, #12]

      if (lsb)
 8004680:	68fb      	ldr	r3, [r7, #12]
 8004682:	2b00      	cmp	r3, #0
 8004684:	d013      	beq.n	80046ae <modbus_crc+0x8e>
      {
        crc_calc >>= 1;  //shiftamo za en bit v levo
 8004686:	4b1a      	ldr	r3, [pc, #104]	; (80046f0 <modbus_crc+0xd0>)
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	085b      	lsrs	r3, r3, #1
 800468c:	4a18      	ldr	r2, [pc, #96]	; (80046f0 <modbus_crc+0xd0>)
 800468e:	6013      	str	r3, [r2, #0]
        crc_calc &= 0x7FFF;
 8004690:	4b17      	ldr	r3, [pc, #92]	; (80046f0 <modbus_crc+0xd0>)
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8004698:	4a15      	ldr	r2, [pc, #84]	; (80046f0 <modbus_crc+0xd0>)
 800469a:	6013      	str	r3, [r2, #0]
        crc_calc ^= 0xA001;     // crc polinom = 0xA001
 800469c:	4b14      	ldr	r3, [pc, #80]	; (80046f0 <modbus_crc+0xd0>)
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	f483 4320 	eor.w	r3, r3, #40960	; 0xa000
 80046a4:	f083 0301 	eor.w	r3, r3, #1
 80046a8:	4a11      	ldr	r2, [pc, #68]	; (80046f0 <modbus_crc+0xd0>)
 80046aa:	6013      	str	r3, [r2, #0]
 80046ac:	e00a      	b.n	80046c4 <modbus_crc+0xa4>
      }
      else
      {
        crc_calc >>= 1;  //shiftamo za en bit v levo
 80046ae:	4b10      	ldr	r3, [pc, #64]	; (80046f0 <modbus_crc+0xd0>)
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	085b      	lsrs	r3, r3, #1
 80046b4:	4a0e      	ldr	r2, [pc, #56]	; (80046f0 <modbus_crc+0xd0>)
 80046b6:	6013      	str	r3, [r2, #0]
        crc_calc &= 0x7FFF;
 80046b8:	4b0d      	ldr	r3, [pc, #52]	; (80046f0 <modbus_crc+0xd0>)
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	f3c3 030e 	ubfx	r3, r3, #0, #15
 80046c0:	4a0b      	ldr	r2, [pc, #44]	; (80046f0 <modbus_crc+0xd0>)
 80046c2:	6013      	str	r3, [r2, #0]
    for (i = 0; i < 8; i++) //ponavljamo 8x - bayt
 80046c4:	693b      	ldr	r3, [r7, #16]
 80046c6:	3301      	adds	r3, #1
 80046c8:	613b      	str	r3, [r7, #16]
 80046ca:	693b      	ldr	r3, [r7, #16]
 80046cc:	2b07      	cmp	r3, #7
 80046ce:	d9d2      	bls.n	8004676 <modbus_crc+0x56>
  for (j = 0; j < length; j++)
 80046d0:	697b      	ldr	r3, [r7, #20]
 80046d2:	3301      	adds	r3, #1
 80046d4:	617b      	str	r3, [r7, #20]
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	697a      	ldr	r2, [r7, #20]
 80046da:	429a      	cmp	r2, r3
 80046dc:	d3bd      	bcc.n	800465a <modbus_crc+0x3a>
      }
    }
  }

}
 80046de:	bf00      	nop
 80046e0:	bf00      	nop
 80046e2:	371c      	adds	r7, #28
 80046e4:	46bd      	mov	sp, r7
 80046e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046ea:	4770      	bx	lr
 80046ec:	2000030c 	.word	0x2000030c
 80046f0:	20001684 	.word	0x20001684
 80046f4:	20001eb8 	.word	0x20001eb8

080046f8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80046f8:	b480      	push	{r7}
 80046fa:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 80046fc:	b672      	cpsid	i
}
 80046fe:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8004700:	e7fe      	b.n	8004700 <Error_Handler+0x8>
	...

08004704 <MX_SPI3_Init>:
DMA_HandleTypeDef hdma_spi3_rx;
DMA_HandleTypeDef hdma_spi3_tx;

/* SPI3 init function */
void MX_SPI3_Init(void)
{
 8004704:	b580      	push	{r7, lr}
 8004706:	af00      	add	r7, sp, #0
  /* USER CODE END SPI3_Init 0 */

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  hspi3.Instance = SPI3;
 8004708:	4b1b      	ldr	r3, [pc, #108]	; (8004778 <MX_SPI3_Init+0x74>)
 800470a:	4a1c      	ldr	r2, [pc, #112]	; (800477c <MX_SPI3_Init+0x78>)
 800470c:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 800470e:	4b1a      	ldr	r3, [pc, #104]	; (8004778 <MX_SPI3_Init+0x74>)
 8004710:	f44f 7282 	mov.w	r2, #260	; 0x104
 8004714:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8004716:	4b18      	ldr	r3, [pc, #96]	; (8004778 <MX_SPI3_Init+0x74>)
 8004718:	2200      	movs	r2, #0
 800471a:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 800471c:	4b16      	ldr	r3, [pc, #88]	; (8004778 <MX_SPI3_Init+0x74>)
 800471e:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8004722:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8004724:	4b14      	ldr	r3, [pc, #80]	; (8004778 <MX_SPI3_Init+0x74>)
 8004726:	2200      	movs	r2, #0
 8004728:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 800472a:	4b13      	ldr	r3, [pc, #76]	; (8004778 <MX_SPI3_Init+0x74>)
 800472c:	2200      	movs	r2, #0
 800472e:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8004730:	4b11      	ldr	r3, [pc, #68]	; (8004778 <MX_SPI3_Init+0x74>)
 8004732:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004736:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8004738:	4b0f      	ldr	r3, [pc, #60]	; (8004778 <MX_SPI3_Init+0x74>)
 800473a:	2218      	movs	r2, #24
 800473c:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800473e:	4b0e      	ldr	r3, [pc, #56]	; (8004778 <MX_SPI3_Init+0x74>)
 8004740:	2200      	movs	r2, #0
 8004742:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8004744:	4b0c      	ldr	r3, [pc, #48]	; (8004778 <MX_SPI3_Init+0x74>)
 8004746:	2200      	movs	r2, #0
 8004748:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800474a:	4b0b      	ldr	r3, [pc, #44]	; (8004778 <MX_SPI3_Init+0x74>)
 800474c:	2200      	movs	r2, #0
 800474e:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 7;
 8004750:	4b09      	ldr	r3, [pc, #36]	; (8004778 <MX_SPI3_Init+0x74>)
 8004752:	2207      	movs	r2, #7
 8004754:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8004756:	4b08      	ldr	r3, [pc, #32]	; (8004778 <MX_SPI3_Init+0x74>)
 8004758:	2200      	movs	r2, #0
 800475a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800475c:	4b06      	ldr	r3, [pc, #24]	; (8004778 <MX_SPI3_Init+0x74>)
 800475e:	2208      	movs	r2, #8
 8004760:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8004762:	4805      	ldr	r0, [pc, #20]	; (8004778 <MX_SPI3_Init+0x74>)
 8004764:	f003 f882 	bl	800786c <HAL_SPI_Init>
 8004768:	4603      	mov	r3, r0
 800476a:	2b00      	cmp	r3, #0
 800476c:	d001      	beq.n	8004772 <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 800476e:	f7ff ffc3 	bl	80046f8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8004772:	bf00      	nop
 8004774:	bd80      	pop	{r7, pc}
 8004776:	bf00      	nop
 8004778:	20001ae0 	.word	0x20001ae0
 800477c:	40003c00 	.word	0x40003c00

08004780 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8004780:	b580      	push	{r7, lr}
 8004782:	b08a      	sub	sp, #40	; 0x28
 8004784:	af00      	add	r7, sp, #0
 8004786:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004788:	f107 0314 	add.w	r3, r7, #20
 800478c:	2200      	movs	r2, #0
 800478e:	601a      	str	r2, [r3, #0]
 8004790:	605a      	str	r2, [r3, #4]
 8004792:	609a      	str	r2, [r3, #8]
 8004794:	60da      	str	r2, [r3, #12]
 8004796:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI3)
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	4a47      	ldr	r2, [pc, #284]	; (80048bc <HAL_SPI_MspInit+0x13c>)
 800479e:	4293      	cmp	r3, r2
 80047a0:	f040 8088 	bne.w	80048b4 <HAL_SPI_MspInit+0x134>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* SPI3 clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 80047a4:	4b46      	ldr	r3, [pc, #280]	; (80048c0 <HAL_SPI_MspInit+0x140>)
 80047a6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80047a8:	4a45      	ldr	r2, [pc, #276]	; (80048c0 <HAL_SPI_MspInit+0x140>)
 80047aa:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80047ae:	6593      	str	r3, [r2, #88]	; 0x58
 80047b0:	4b43      	ldr	r3, [pc, #268]	; (80048c0 <HAL_SPI_MspInit+0x140>)
 80047b2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80047b4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80047b8:	613b      	str	r3, [r7, #16]
 80047ba:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80047bc:	4b40      	ldr	r3, [pc, #256]	; (80048c0 <HAL_SPI_MspInit+0x140>)
 80047be:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80047c0:	4a3f      	ldr	r2, [pc, #252]	; (80048c0 <HAL_SPI_MspInit+0x140>)
 80047c2:	f043 0302 	orr.w	r3, r3, #2
 80047c6:	64d3      	str	r3, [r2, #76]	; 0x4c
 80047c8:	4b3d      	ldr	r3, [pc, #244]	; (80048c0 <HAL_SPI_MspInit+0x140>)
 80047ca:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80047cc:	f003 0302 	and.w	r3, r3, #2
 80047d0:	60fb      	str	r3, [r7, #12]
 80047d2:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration
    PB3 (JTDO/TRACESWO)     ------> SPI3_SCK
    PB4 (NJTRST)     ------> SPI3_MISO
    PB5     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = LORA_SCK_Pin|LORA_MISO_Pin|LORA_MOSI_Pin;
 80047d4:	2338      	movs	r3, #56	; 0x38
 80047d6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80047d8:	2302      	movs	r3, #2
 80047da:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80047dc:	2300      	movs	r3, #0
 80047de:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80047e0:	2303      	movs	r3, #3
 80047e2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80047e4:	2306      	movs	r3, #6
 80047e6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80047e8:	f107 0314 	add.w	r3, r7, #20
 80047ec:	4619      	mov	r1, r3
 80047ee:	4835      	ldr	r0, [pc, #212]	; (80048c4 <HAL_SPI_MspInit+0x144>)
 80047f0:	f001 fc8c 	bl	800610c <HAL_GPIO_Init>

    /* SPI3 DMA Init */
    /* SPI3_RX Init */
    hdma_spi3_rx.Instance = DMA2_Channel1;
 80047f4:	4b34      	ldr	r3, [pc, #208]	; (80048c8 <HAL_SPI_MspInit+0x148>)
 80047f6:	4a35      	ldr	r2, [pc, #212]	; (80048cc <HAL_SPI_MspInit+0x14c>)
 80047f8:	601a      	str	r2, [r3, #0]
    hdma_spi3_rx.Init.Request = DMA_REQUEST_3;
 80047fa:	4b33      	ldr	r3, [pc, #204]	; (80048c8 <HAL_SPI_MspInit+0x148>)
 80047fc:	2203      	movs	r2, #3
 80047fe:	605a      	str	r2, [r3, #4]
    hdma_spi3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004800:	4b31      	ldr	r3, [pc, #196]	; (80048c8 <HAL_SPI_MspInit+0x148>)
 8004802:	2200      	movs	r2, #0
 8004804:	609a      	str	r2, [r3, #8]
    hdma_spi3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004806:	4b30      	ldr	r3, [pc, #192]	; (80048c8 <HAL_SPI_MspInit+0x148>)
 8004808:	2200      	movs	r2, #0
 800480a:	60da      	str	r2, [r3, #12]
    hdma_spi3_rx.Init.MemInc = DMA_MINC_ENABLE;
 800480c:	4b2e      	ldr	r3, [pc, #184]	; (80048c8 <HAL_SPI_MspInit+0x148>)
 800480e:	2280      	movs	r2, #128	; 0x80
 8004810:	611a      	str	r2, [r3, #16]
    hdma_spi3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004812:	4b2d      	ldr	r3, [pc, #180]	; (80048c8 <HAL_SPI_MspInit+0x148>)
 8004814:	2200      	movs	r2, #0
 8004816:	615a      	str	r2, [r3, #20]
    hdma_spi3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004818:	4b2b      	ldr	r3, [pc, #172]	; (80048c8 <HAL_SPI_MspInit+0x148>)
 800481a:	2200      	movs	r2, #0
 800481c:	619a      	str	r2, [r3, #24]
    hdma_spi3_rx.Init.Mode = DMA_NORMAL;
 800481e:	4b2a      	ldr	r3, [pc, #168]	; (80048c8 <HAL_SPI_MspInit+0x148>)
 8004820:	2200      	movs	r2, #0
 8004822:	61da      	str	r2, [r3, #28]
    hdma_spi3_rx.Init.Priority = DMA_PRIORITY_HIGH;
 8004824:	4b28      	ldr	r3, [pc, #160]	; (80048c8 <HAL_SPI_MspInit+0x148>)
 8004826:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800482a:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi3_rx) != HAL_OK)
 800482c:	4826      	ldr	r0, [pc, #152]	; (80048c8 <HAL_SPI_MspInit+0x148>)
 800482e:	f000 ff77 	bl	8005720 <HAL_DMA_Init>
 8004832:	4603      	mov	r3, r0
 8004834:	2b00      	cmp	r3, #0
 8004836:	d001      	beq.n	800483c <HAL_SPI_MspInit+0xbc>
    {
      Error_Handler();
 8004838:	f7ff ff5e 	bl	80046f8 <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmarx,hdma_spi3_rx);
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	4a22      	ldr	r2, [pc, #136]	; (80048c8 <HAL_SPI_MspInit+0x148>)
 8004840:	659a      	str	r2, [r3, #88]	; 0x58
 8004842:	4a21      	ldr	r2, [pc, #132]	; (80048c8 <HAL_SPI_MspInit+0x148>)
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	6293      	str	r3, [r2, #40]	; 0x28

    /* SPI3_TX Init */
    hdma_spi3_tx.Instance = DMA2_Channel2;
 8004848:	4b21      	ldr	r3, [pc, #132]	; (80048d0 <HAL_SPI_MspInit+0x150>)
 800484a:	4a22      	ldr	r2, [pc, #136]	; (80048d4 <HAL_SPI_MspInit+0x154>)
 800484c:	601a      	str	r2, [r3, #0]
    hdma_spi3_tx.Init.Request = DMA_REQUEST_3;
 800484e:	4b20      	ldr	r3, [pc, #128]	; (80048d0 <HAL_SPI_MspInit+0x150>)
 8004850:	2203      	movs	r2, #3
 8004852:	605a      	str	r2, [r3, #4]
    hdma_spi3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8004854:	4b1e      	ldr	r3, [pc, #120]	; (80048d0 <HAL_SPI_MspInit+0x150>)
 8004856:	2210      	movs	r2, #16
 8004858:	609a      	str	r2, [r3, #8]
    hdma_spi3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800485a:	4b1d      	ldr	r3, [pc, #116]	; (80048d0 <HAL_SPI_MspInit+0x150>)
 800485c:	2200      	movs	r2, #0
 800485e:	60da      	str	r2, [r3, #12]
    hdma_spi3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8004860:	4b1b      	ldr	r3, [pc, #108]	; (80048d0 <HAL_SPI_MspInit+0x150>)
 8004862:	2280      	movs	r2, #128	; 0x80
 8004864:	611a      	str	r2, [r3, #16]
    hdma_spi3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004866:	4b1a      	ldr	r3, [pc, #104]	; (80048d0 <HAL_SPI_MspInit+0x150>)
 8004868:	2200      	movs	r2, #0
 800486a:	615a      	str	r2, [r3, #20]
    hdma_spi3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800486c:	4b18      	ldr	r3, [pc, #96]	; (80048d0 <HAL_SPI_MspInit+0x150>)
 800486e:	2200      	movs	r2, #0
 8004870:	619a      	str	r2, [r3, #24]
    hdma_spi3_tx.Init.Mode = DMA_NORMAL;
 8004872:	4b17      	ldr	r3, [pc, #92]	; (80048d0 <HAL_SPI_MspInit+0x150>)
 8004874:	2200      	movs	r2, #0
 8004876:	61da      	str	r2, [r3, #28]
    hdma_spi3_tx.Init.Priority = DMA_PRIORITY_HIGH;
 8004878:	4b15      	ldr	r3, [pc, #84]	; (80048d0 <HAL_SPI_MspInit+0x150>)
 800487a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800487e:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi3_tx) != HAL_OK)
 8004880:	4813      	ldr	r0, [pc, #76]	; (80048d0 <HAL_SPI_MspInit+0x150>)
 8004882:	f000 ff4d 	bl	8005720 <HAL_DMA_Init>
 8004886:	4603      	mov	r3, r0
 8004888:	2b00      	cmp	r3, #0
 800488a:	d001      	beq.n	8004890 <HAL_SPI_MspInit+0x110>
    {
      Error_Handler();
 800488c:	f7ff ff34 	bl	80046f8 <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi3_tx);
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	4a0f      	ldr	r2, [pc, #60]	; (80048d0 <HAL_SPI_MspInit+0x150>)
 8004894:	655a      	str	r2, [r3, #84]	; 0x54
 8004896:	4a0e      	ldr	r2, [pc, #56]	; (80048d0 <HAL_SPI_MspInit+0x150>)
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	6293      	str	r3, [r2, #40]	; 0x28

  /* USER CODE BEGIN SPI3_MspInit 1 */

    HAL_GPIO_WritePin(LoRa_RESET_GPIO_Port, LoRa_RESET_Pin, GPIO_PIN_SET);
 800489c:	2201      	movs	r2, #1
 800489e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80048a2:	480d      	ldr	r0, [pc, #52]	; (80048d8 <HAL_SPI_MspInit+0x158>)
 80048a4:	f001 fdc4 	bl	8006430 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LORA_NSS_GPIO_Port, LORA_NSS_Pin, GPIO_PIN_SET);
 80048a8:	2201      	movs	r2, #1
 80048aa:	2110      	movs	r1, #16
 80048ac:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80048b0:	f001 fdbe 	bl	8006430 <HAL_GPIO_WritePin>

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 80048b4:	bf00      	nop
 80048b6:	3728      	adds	r7, #40	; 0x28
 80048b8:	46bd      	mov	sp, r7
 80048ba:	bd80      	pop	{r7, pc}
 80048bc:	40003c00 	.word	0x40003c00
 80048c0:	40021000 	.word	0x40021000
 80048c4:	48000400 	.word	0x48000400
 80048c8:	20001c8c 	.word	0x20001c8c
 80048cc:	40020408 	.word	0x40020408
 80048d0:	20001b44 	.word	0x20001b44
 80048d4:	4002041c 	.word	0x4002041c
 80048d8:	48000800 	.word	0x48000800

080048dc <LoRa_SPIWrite>:
}

/* USER CODE BEGIN 1 */
uint8_t TxBuffer[LoRa_MAX_PACKET];
uint8_t ReadTxBuffer[LoRa_MAX_PACKET];
void LoRa_SPIWrite(uint8_t addr, uint8_t *pcBuffer, uint8_t cNbBytes) {
 80048dc:	b580      	push	{r7, lr}
 80048de:	b084      	sub	sp, #16
 80048e0:	af00      	add	r7, sp, #0
 80048e2:	4603      	mov	r3, r0
 80048e4:	6039      	str	r1, [r7, #0]
 80048e6:	71fb      	strb	r3, [r7, #7]
 80048e8:	4613      	mov	r3, r2
 80048ea:	71bb      	strb	r3, [r7, #6]

	uint32_t timeout = 0;
 80048ec:	2300      	movs	r3, #0
 80048ee:	60fb      	str	r3, [r7, #12]
	while (hspi3.State != HAL_SPI_STATE_READY && (timeout++ <= SPI_TIMEOUT * SystemCoreClock/1000) );
 80048f0:	bf00      	nop
 80048f2:	4b1c      	ldr	r3, [pc, #112]	; (8004964 <LoRa_SPIWrite+0x88>)
 80048f4:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80048f8:	b2db      	uxtb	r3, r3
 80048fa:	2b01      	cmp	r3, #1
 80048fc:	d00d      	beq.n	800491a <LoRa_SPIWrite+0x3e>
 80048fe:	68fb      	ldr	r3, [r7, #12]
 8004900:	1c5a      	adds	r2, r3, #1
 8004902:	60fa      	str	r2, [r7, #12]
 8004904:	4a18      	ldr	r2, [pc, #96]	; (8004968 <LoRa_SPIWrite+0x8c>)
 8004906:	6812      	ldr	r2, [r2, #0]
 8004908:	2132      	movs	r1, #50	; 0x32
 800490a:	fb01 f202 	mul.w	r2, r1, r2
 800490e:	4917      	ldr	r1, [pc, #92]	; (800496c <LoRa_SPIWrite+0x90>)
 8004910:	fba1 1202 	umull	r1, r2, r1, r2
 8004914:	0992      	lsrs	r2, r2, #6
 8004916:	4293      	cmp	r3, r2
 8004918:	d9eb      	bls.n	80048f2 <LoRa_SPIWrite+0x16>
	TxBuffer[0] = (addr | 0x80);
 800491a:	79fb      	ldrb	r3, [r7, #7]
 800491c:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8004920:	b2da      	uxtb	r2, r3
 8004922:	4b13      	ldr	r3, [pc, #76]	; (8004970 <LoRa_SPIWrite+0x94>)
 8004924:	701a      	strb	r2, [r3, #0]
	memcpy(TxBuffer + 1, pcBuffer, cNbBytes);
 8004926:	4813      	ldr	r0, [pc, #76]	; (8004974 <LoRa_SPIWrite+0x98>)
 8004928:	79bb      	ldrb	r3, [r7, #6]
 800492a:	461a      	mov	r2, r3
 800492c:	6839      	ldr	r1, [r7, #0]
 800492e:	f005 f913 	bl	8009b58 <memcpy>
	HAL_GPIO_WritePin(LORA_NSS_GPIO_Port, LORA_NSS_Pin, GPIO_PIN_RESET);
 8004932:	2200      	movs	r2, #0
 8004934:	2110      	movs	r1, #16
 8004936:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800493a:	f001 fd79 	bl	8006430 <HAL_GPIO_WritePin>
	if(HAL_SPI_Transmit_DMA(&hspi3, (uint8_t*)TxBuffer, cNbBytes + 1)  != HAL_OK)
 800493e:	79bb      	ldrb	r3, [r7, #6]
 8004940:	b29b      	uxth	r3, r3
 8004942:	3301      	adds	r3, #1
 8004944:	b29b      	uxth	r3, r3
 8004946:	461a      	mov	r2, r3
 8004948:	4909      	ldr	r1, [pc, #36]	; (8004970 <LoRa_SPIWrite+0x94>)
 800494a:	4806      	ldr	r0, [pc, #24]	; (8004964 <LoRa_SPIWrite+0x88>)
 800494c:	f003 f9a0 	bl	8007c90 <HAL_SPI_Transmit_DMA>
 8004950:	4603      	mov	r3, r0
 8004952:	2b00      	cmp	r3, #0
 8004954:	d001      	beq.n	800495a <LoRa_SPIWrite+0x7e>
    {
    	Error_Handler();
 8004956:	f7ff fecf 	bl	80046f8 <Error_Handler>
    }

}
 800495a:	bf00      	nop
 800495c:	3710      	adds	r7, #16
 800495e:	46bd      	mov	sp, r7
 8004960:	bd80      	pop	{r7, pc}
 8004962:	bf00      	nop
 8004964:	20001ae0 	.word	0x20001ae0
 8004968:	20000028 	.word	0x20000028
 800496c:	10624dd3 	.word	0x10624dd3
 8004970:	20001b8c 	.word	0x20001b8c
 8004974:	20001b8d 	.word	0x20001b8d

08004978 <LoRa_SPIRead>:


void LoRa_SPIRead(uint8_t addr, uint8_t *pcBuffer, uint8_t cNbBytes) {
 8004978:	b580      	push	{r7, lr}
 800497a:	b084      	sub	sp, #16
 800497c:	af00      	add	r7, sp, #0
 800497e:	4603      	mov	r3, r0
 8004980:	6039      	str	r1, [r7, #0]
 8004982:	71fb      	strb	r3, [r7, #7]
 8004984:	4613      	mov	r3, r2
 8004986:	71bb      	strb	r3, [r7, #6]

	uint32_t timeout = 0;
 8004988:	2300      	movs	r3, #0
 800498a:	60fb      	str	r3, [r7, #12]
	while (hspi3.State != HAL_SPI_STATE_READY && (timeout++ <= SPI_TIMEOUT * SystemCoreClock/1000) );
 800498c:	bf00      	nop
 800498e:	4b25      	ldr	r3, [pc, #148]	; (8004a24 <LoRa_SPIRead+0xac>)
 8004990:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8004994:	b2db      	uxtb	r3, r3
 8004996:	2b01      	cmp	r3, #1
 8004998:	d00d      	beq.n	80049b6 <LoRa_SPIRead+0x3e>
 800499a:	68fb      	ldr	r3, [r7, #12]
 800499c:	1c5a      	adds	r2, r3, #1
 800499e:	60fa      	str	r2, [r7, #12]
 80049a0:	4a21      	ldr	r2, [pc, #132]	; (8004a28 <LoRa_SPIRead+0xb0>)
 80049a2:	6812      	ldr	r2, [r2, #0]
 80049a4:	2132      	movs	r1, #50	; 0x32
 80049a6:	fb01 f202 	mul.w	r2, r1, r2
 80049aa:	4920      	ldr	r1, [pc, #128]	; (8004a2c <LoRa_SPIRead+0xb4>)
 80049ac:	fba1 1202 	umull	r1, r2, r1, r2
 80049b0:	0992      	lsrs	r2, r2, #6
 80049b2:	4293      	cmp	r3, r2
 80049b4:	d9eb      	bls.n	800498e <LoRa_SPIRead+0x16>
	HAL_GPIO_WritePin(LORA_NSS_GPIO_Port, LORA_NSS_Pin, GPIO_PIN_RESET);
 80049b6:	2200      	movs	r2, #0
 80049b8:	2110      	movs	r1, #16
 80049ba:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80049be:	f001 fd37 	bl	8006430 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi3, &addr, 1, SPI_TIMEOUT);
 80049c2:	1df9      	adds	r1, r7, #7
 80049c4:	2332      	movs	r3, #50	; 0x32
 80049c6:	2201      	movs	r2, #1
 80049c8:	4816      	ldr	r0, [pc, #88]	; (8004a24 <LoRa_SPIRead+0xac>)
 80049ca:	f002 fff2 	bl	80079b2 <HAL_SPI_Transmit>
	if(HAL_SPI_TransmitReceive_DMA(&hspi3, pcBuffer, pcBuffer, cNbBytes) !=  HAL_OK)
 80049ce:	79bb      	ldrb	r3, [r7, #6]
 80049d0:	b29b      	uxth	r3, r3
 80049d2:	683a      	ldr	r2, [r7, #0]
 80049d4:	6839      	ldr	r1, [r7, #0]
 80049d6:	4813      	ldr	r0, [pc, #76]	; (8004a24 <LoRa_SPIRead+0xac>)
 80049d8:	f003 fa4e 	bl	8007e78 <HAL_SPI_TransmitReceive_DMA>
 80049dc:	4603      	mov	r3, r0
 80049de:	2b00      	cmp	r3, #0
 80049e0:	d001      	beq.n	80049e6 <LoRa_SPIRead+0x6e>
    {
    	Error_Handler();
 80049e2:	f7ff fe89 	bl	80046f8 <Error_Handler>
    }
	if(lora_int_stat == PACKET_RECEIVED_SPI_TRANSFER){
 80049e6:	4b12      	ldr	r3, [pc, #72]	; (8004a30 <LoRa_SPIRead+0xb8>)
 80049e8:	781b      	ldrb	r3, [r3, #0]
 80049ea:	b2db      	uxtb	r3, r3
 80049ec:	2b03      	cmp	r3, #3
 80049ee:	d015      	beq.n	8004a1c <LoRa_SPIRead+0xa4>
		return;	// dont wait for transaction complete (interrupt handling)
	}
	while (hspi3.State != HAL_SPI_STATE_READY && (timeout++ <= SPI_TIMEOUT * SystemCoreClock/1000) );
 80049f0:	bf00      	nop
 80049f2:	4b0c      	ldr	r3, [pc, #48]	; (8004a24 <LoRa_SPIRead+0xac>)
 80049f4:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80049f8:	b2db      	uxtb	r3, r3
 80049fa:	2b01      	cmp	r3, #1
 80049fc:	d00f      	beq.n	8004a1e <LoRa_SPIRead+0xa6>
 80049fe:	68fb      	ldr	r3, [r7, #12]
 8004a00:	1c5a      	adds	r2, r3, #1
 8004a02:	60fa      	str	r2, [r7, #12]
 8004a04:	4a08      	ldr	r2, [pc, #32]	; (8004a28 <LoRa_SPIRead+0xb0>)
 8004a06:	6812      	ldr	r2, [r2, #0]
 8004a08:	2132      	movs	r1, #50	; 0x32
 8004a0a:	fb01 f202 	mul.w	r2, r1, r2
 8004a0e:	4907      	ldr	r1, [pc, #28]	; (8004a2c <LoRa_SPIRead+0xb4>)
 8004a10:	fba1 1202 	umull	r1, r2, r1, r2
 8004a14:	0992      	lsrs	r2, r2, #6
 8004a16:	4293      	cmp	r3, r2
 8004a18:	d9eb      	bls.n	80049f2 <LoRa_SPIRead+0x7a>
 8004a1a:	e000      	b.n	8004a1e <LoRa_SPIRead+0xa6>
		return;	// dont wait for transaction complete (interrupt handling)
 8004a1c:	bf00      	nop
}
 8004a1e:	3710      	adds	r7, #16
 8004a20:	46bd      	mov	sp, r7
 8004a22:	bd80      	pop	{r7, pc}
 8004a24:	20001ae0 	.word	0x20001ae0
 8004a28:	20000028 	.word	0x20000028
 8004a2c:	10624dd3 	.word	0x10624dd3
 8004a30:	200000d5 	.word	0x200000d5

08004a34 <HAL_SPI_TxCpltCallback>:

void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi){
 8004a34:	b580      	push	{r7, lr}
 8004a36:	b082      	sub	sp, #8
 8004a38:	af00      	add	r7, sp, #0
 8004a3a:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(LORA_NSS_GPIO_Port, LORA_NSS_Pin, GPIO_PIN_SET);
 8004a3c:	2201      	movs	r2, #1
 8004a3e:	2110      	movs	r1, #16
 8004a40:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004a44:	f001 fcf4 	bl	8006430 <HAL_GPIO_WritePin>
	if(transmission >= 1){	//Lora fifo loaded -> transmitt over RF
 8004a48:	4b05      	ldr	r3, [pc, #20]	; (8004a60 <HAL_SPI_TxCpltCallback+0x2c>)
 8004a4a:	781b      	ldrb	r3, [r3, #0]
 8004a4c:	b2db      	uxtb	r3, r3
 8004a4e:	2b00      	cmp	r3, #0
 8004a50:	d002      	beq.n	8004a58 <HAL_SPI_TxCpltCallback+0x24>
		SPI_TxFifo_cmplt = 1;
 8004a52:	4b04      	ldr	r3, [pc, #16]	; (8004a64 <HAL_SPI_TxCpltCallback+0x30>)
 8004a54:	2201      	movs	r2, #1
 8004a56:	701a      	strb	r2, [r3, #0]
	}
}
 8004a58:	bf00      	nop
 8004a5a:	3708      	adds	r7, #8
 8004a5c:	46bd      	mov	sp, r7
 8004a5e:	bd80      	pop	{r7, pc}
 8004a60:	200000d4 	.word	0x200000d4
 8004a64:	200016c8 	.word	0x200016c8

08004a68 <HAL_SPI_TxRxCpltCallback>:

void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi){
 8004a68:	b580      	push	{r7, lr}
 8004a6a:	b082      	sub	sp, #8
 8004a6c:	af00      	add	r7, sp, #0
 8004a6e:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(LORA_NSS_GPIO_Port, LORA_NSS_Pin, GPIO_PIN_SET);
 8004a70:	2201      	movs	r2, #1
 8004a72:	2110      	movs	r1, #16
 8004a74:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004a78:	f001 fcda 	bl	8006430 <HAL_GPIO_WritePin>
	if(lora_int_stat == PACKET_RECEIVED_SPI_TRANSFER){ //Lora fifo received -> reenable reception
 8004a7c:	4b05      	ldr	r3, [pc, #20]	; (8004a94 <HAL_SPI_TxRxCpltCallback+0x2c>)
 8004a7e:	781b      	ldrb	r3, [r3, #0]
 8004a80:	b2db      	uxtb	r3, r3
 8004a82:	2b03      	cmp	r3, #3
 8004a84:	d102      	bne.n	8004a8c <HAL_SPI_TxRxCpltCallback+0x24>
		SPI_RxFifo_cmplt = 1;
 8004a86:	4b04      	ldr	r3, [pc, #16]	; (8004a98 <HAL_SPI_TxRxCpltCallback+0x30>)
 8004a88:	2201      	movs	r2, #1
 8004a8a:	701a      	strb	r2, [r3, #0]
	}
}
 8004a8c:	bf00      	nop
 8004a8e:	3708      	adds	r7, #8
 8004a90:	46bd      	mov	sp, r7
 8004a92:	bd80      	pop	{r7, pc}
 8004a94:	200000d5 	.word	0x200000d5
 8004a98:	200016a8 	.word	0x200016a8

08004a9c <HAL_SPI_ErrorCallback>:

void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8004a9c:	b580      	push	{r7, lr}
 8004a9e:	b082      	sub	sp, #8
 8004aa0:	af00      	add	r7, sp, #0
 8004aa2:	6078      	str	r0, [r7, #4]
	Error_Handler();
 8004aa4:	f7ff fe28 	bl	80046f8 <Error_Handler>
}
 8004aa8:	bf00      	nop
 8004aaa:	3708      	adds	r7, #8
 8004aac:	46bd      	mov	sp, r7
 8004aae:	bd80      	pop	{r7, pc}

08004ab0 <LoRa_reset>:


void LoRa_reset(void) {
 8004ab0:	b580      	push	{r7, lr}
 8004ab2:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(LoRa_RESET_GPIO_Port, LoRa_RESET_Pin, GPIO_PIN_RESET);
 8004ab4:	2200      	movs	r2, #0
 8004ab6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8004aba:	4808      	ldr	r0, [pc, #32]	; (8004adc <LoRa_reset+0x2c>)
 8004abc:	f001 fcb8 	bl	8006430 <HAL_GPIO_WritePin>
  HAL_Delay(2);
 8004ac0:	2002      	movs	r0, #2
 8004ac2:	f000 fcd3 	bl	800546c <HAL_Delay>
  HAL_GPIO_WritePin(LoRa_RESET_GPIO_Port, LoRa_RESET_Pin, GPIO_PIN_SET);
 8004ac6:	2201      	movs	r2, #1
 8004ac8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8004acc:	4803      	ldr	r0, [pc, #12]	; (8004adc <LoRa_reset+0x2c>)
 8004ace:	f001 fcaf 	bl	8006430 <HAL_GPIO_WritePin>
  HAL_Delay(2);
 8004ad2:	2002      	movs	r0, #2
 8004ad4:	f000 fcca 	bl	800546c <HAL_Delay>
}
 8004ad8:	bf00      	nop
 8004ada:	bd80      	pop	{r7, pc}
 8004adc:	48000800 	.word	0x48000800

08004ae0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004ae0:	b480      	push	{r7}
 8004ae2:	b083      	sub	sp, #12
 8004ae4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004ae6:	4b0f      	ldr	r3, [pc, #60]	; (8004b24 <HAL_MspInit+0x44>)
 8004ae8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004aea:	4a0e      	ldr	r2, [pc, #56]	; (8004b24 <HAL_MspInit+0x44>)
 8004aec:	f043 0301 	orr.w	r3, r3, #1
 8004af0:	6613      	str	r3, [r2, #96]	; 0x60
 8004af2:	4b0c      	ldr	r3, [pc, #48]	; (8004b24 <HAL_MspInit+0x44>)
 8004af4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004af6:	f003 0301 	and.w	r3, r3, #1
 8004afa:	607b      	str	r3, [r7, #4]
 8004afc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8004afe:	4b09      	ldr	r3, [pc, #36]	; (8004b24 <HAL_MspInit+0x44>)
 8004b00:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004b02:	4a08      	ldr	r2, [pc, #32]	; (8004b24 <HAL_MspInit+0x44>)
 8004b04:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004b08:	6593      	str	r3, [r2, #88]	; 0x58
 8004b0a:	4b06      	ldr	r3, [pc, #24]	; (8004b24 <HAL_MspInit+0x44>)
 8004b0c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004b0e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004b12:	603b      	str	r3, [r7, #0]
 8004b14:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004b16:	bf00      	nop
 8004b18:	370c      	adds	r7, #12
 8004b1a:	46bd      	mov	sp, r7
 8004b1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b20:	4770      	bx	lr
 8004b22:	bf00      	nop
 8004b24:	40021000 	.word	0x40021000

08004b28 <DMA1_Channel7_IRQHandler>:

/**
  * @brief This function handles DMA1 channel7 global interrupt.
  */
void DMA1_Channel7_IRQHandler(void)
{
 8004b28:	b580      	push	{r7, lr}
 8004b2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel7_IRQn 0 */

  /* USER CODE END DMA1_Channel7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8004b2c:	4802      	ldr	r0, [pc, #8]	; (8004b38 <DMA1_Channel7_IRQHandler+0x10>)
 8004b2e:	f000 ff8e 	bl	8005a4e <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel7_IRQn 1 */

  /* USER CODE END DMA1_Channel7_IRQn 1 */
}
 8004b32:	bf00      	nop
 8004b34:	bd80      	pop	{r7, pc}
 8004b36:	bf00      	nop
 8004b38:	20001fc4 	.word	0x20001fc4

08004b3c <DMA2_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA2 channel1 global interrupt.
  */
void DMA2_Channel1_IRQHandler(void)
{
 8004b3c:	b580      	push	{r7, lr}
 8004b3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel1_IRQn 0 */

  /* USER CODE END DMA2_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi3_rx);
 8004b40:	4802      	ldr	r0, [pc, #8]	; (8004b4c <DMA2_Channel1_IRQHandler+0x10>)
 8004b42:	f000 ff84 	bl	8005a4e <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Channel1_IRQn 1 */

  /* USER CODE END DMA2_Channel1_IRQn 1 */
}
 8004b46:	bf00      	nop
 8004b48:	bd80      	pop	{r7, pc}
 8004b4a:	bf00      	nop
 8004b4c:	20001c8c 	.word	0x20001c8c

08004b50 <DMA2_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA2 channel2 global interrupt.
  */
void DMA2_Channel2_IRQHandler(void)
{
 8004b50:	b580      	push	{r7, lr}
 8004b52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel2_IRQn 0 */

  /* USER CODE END DMA2_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi3_tx);
 8004b54:	4802      	ldr	r0, [pc, #8]	; (8004b60 <DMA2_Channel2_IRQHandler+0x10>)
 8004b56:	f000 ff7a 	bl	8005a4e <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Channel2_IRQn 1 */

  /* USER CODE END DMA2_Channel2_IRQn 1 */
}
 8004b5a:	bf00      	nop
 8004b5c:	bd80      	pop	{r7, pc}
 8004b5e:	bf00      	nop
 8004b60:	20001b44 	.word	0x20001b44

08004b64 <USART2_IRQHandler>:
#if DEVICE == KVARK
void USART1_IRQHandler(void)
#elif DEVICE == MICRO
void USART2_IRQHandler(void)
#endif
{
 8004b64:	b580      	push	{r7, lr}
 8004b66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */
	if(__HAL_UART_GET_FLAG(huart485, UART_FLAG_IDLE)){   // if Idle flag is set
 8004b68:	4b0f      	ldr	r3, [pc, #60]	; (8004ba8 <USART2_IRQHandler+0x44>)
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	69db      	ldr	r3, [r3, #28]
 8004b70:	f003 0310 	and.w	r3, r3, #16
 8004b74:	2b10      	cmp	r3, #16
 8004b76:	d104      	bne.n	8004b82 <USART2_IRQHandler+0x1e>
		HAL_UART_RxCpltCallback(huart485);
 8004b78:	4b0b      	ldr	r3, [pc, #44]	; (8004ba8 <USART2_IRQHandler+0x44>)
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	4618      	mov	r0, r3
 8004b7e:	f000 fadf 	bl	8005140 <HAL_UART_RxCpltCallback>
	}
	__HAL_UART_CLEAR_FLAG(huart485, 0xFFFFFFFF); //Clear all flags
 8004b82:	4b09      	ldr	r3, [pc, #36]	; (8004ba8 <USART2_IRQHandler+0x44>)
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	f04f 32ff 	mov.w	r2, #4294967295
 8004b8c:	621a      	str	r2, [r3, #32]
  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(huart485);
 8004b8e:	4b06      	ldr	r3, [pc, #24]	; (8004ba8 <USART2_IRQHandler+0x44>)
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	4618      	mov	r0, r3
 8004b94:	f003 ff94 	bl	8008ac0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

 	//__HAL_UART_CLEAR_OREFLAG(&huart1);
	__HAL_UART_CLEAR_IDLEFLAG(huart485);
 8004b98:	4b03      	ldr	r3, [pc, #12]	; (8004ba8 <USART2_IRQHandler+0x44>)
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	2210      	movs	r2, #16
 8004ba0:	621a      	str	r2, [r3, #32]

  /* USER CODE END USART1_IRQn 1 */
}
 8004ba2:	bf00      	nop
 8004ba4:	bd80      	pop	{r7, pc}
 8004ba6:	bf00      	nop
 8004ba8:	20002010 	.word	0x20002010

08004bac <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8004bac:	b580      	push	{r7, lr}
 8004bae:	b086      	sub	sp, #24
 8004bb0:	af00      	add	r7, sp, #0
 8004bb2:	60f8      	str	r0, [r7, #12]
 8004bb4:	60b9      	str	r1, [r7, #8]
 8004bb6:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004bb8:	2300      	movs	r3, #0
 8004bba:	617b      	str	r3, [r7, #20]
 8004bbc:	e00a      	b.n	8004bd4 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8004bbe:	f3af 8000 	nop.w
 8004bc2:	4601      	mov	r1, r0
 8004bc4:	68bb      	ldr	r3, [r7, #8]
 8004bc6:	1c5a      	adds	r2, r3, #1
 8004bc8:	60ba      	str	r2, [r7, #8]
 8004bca:	b2ca      	uxtb	r2, r1
 8004bcc:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004bce:	697b      	ldr	r3, [r7, #20]
 8004bd0:	3301      	adds	r3, #1
 8004bd2:	617b      	str	r3, [r7, #20]
 8004bd4:	697a      	ldr	r2, [r7, #20]
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	429a      	cmp	r2, r3
 8004bda:	dbf0      	blt.n	8004bbe <_read+0x12>
	}

return len;
 8004bdc:	687b      	ldr	r3, [r7, #4]
}
 8004bde:	4618      	mov	r0, r3
 8004be0:	3718      	adds	r7, #24
 8004be2:	46bd      	mov	sp, r7
 8004be4:	bd80      	pop	{r7, pc}

08004be6 <_close>:
	}
	return len;
}

int _close(int file)
{
 8004be6:	b480      	push	{r7}
 8004be8:	b083      	sub	sp, #12
 8004bea:	af00      	add	r7, sp, #0
 8004bec:	6078      	str	r0, [r7, #4]
	return -1;
 8004bee:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004bf2:	4618      	mov	r0, r3
 8004bf4:	370c      	adds	r7, #12
 8004bf6:	46bd      	mov	sp, r7
 8004bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bfc:	4770      	bx	lr

08004bfe <_fstat>:


int _fstat(int file, struct stat *st)
{
 8004bfe:	b480      	push	{r7}
 8004c00:	b083      	sub	sp, #12
 8004c02:	af00      	add	r7, sp, #0
 8004c04:	6078      	str	r0, [r7, #4]
 8004c06:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8004c08:	683b      	ldr	r3, [r7, #0]
 8004c0a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8004c0e:	605a      	str	r2, [r3, #4]
	return 0;
 8004c10:	2300      	movs	r3, #0
}
 8004c12:	4618      	mov	r0, r3
 8004c14:	370c      	adds	r7, #12
 8004c16:	46bd      	mov	sp, r7
 8004c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c1c:	4770      	bx	lr

08004c1e <_isatty>:

int _isatty(int file)
{
 8004c1e:	b480      	push	{r7}
 8004c20:	b083      	sub	sp, #12
 8004c22:	af00      	add	r7, sp, #0
 8004c24:	6078      	str	r0, [r7, #4]
	return 1;
 8004c26:	2301      	movs	r3, #1
}
 8004c28:	4618      	mov	r0, r3
 8004c2a:	370c      	adds	r7, #12
 8004c2c:	46bd      	mov	sp, r7
 8004c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c32:	4770      	bx	lr

08004c34 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8004c34:	b480      	push	{r7}
 8004c36:	b085      	sub	sp, #20
 8004c38:	af00      	add	r7, sp, #0
 8004c3a:	60f8      	str	r0, [r7, #12]
 8004c3c:	60b9      	str	r1, [r7, #8]
 8004c3e:	607a      	str	r2, [r7, #4]
	return 0;
 8004c40:	2300      	movs	r3, #0
}
 8004c42:	4618      	mov	r0, r3
 8004c44:	3714      	adds	r7, #20
 8004c46:	46bd      	mov	sp, r7
 8004c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c4c:	4770      	bx	lr
	...

08004c50 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004c50:	b580      	push	{r7, lr}
 8004c52:	b086      	sub	sp, #24
 8004c54:	af00      	add	r7, sp, #0
 8004c56:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004c58:	4a14      	ldr	r2, [pc, #80]	; (8004cac <_sbrk+0x5c>)
 8004c5a:	4b15      	ldr	r3, [pc, #84]	; (8004cb0 <_sbrk+0x60>)
 8004c5c:	1ad3      	subs	r3, r2, r3
 8004c5e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004c60:	697b      	ldr	r3, [r7, #20]
 8004c62:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004c64:	4b13      	ldr	r3, [pc, #76]	; (8004cb4 <_sbrk+0x64>)
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	2b00      	cmp	r3, #0
 8004c6a:	d102      	bne.n	8004c72 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004c6c:	4b11      	ldr	r3, [pc, #68]	; (8004cb4 <_sbrk+0x64>)
 8004c6e:	4a12      	ldr	r2, [pc, #72]	; (8004cb8 <_sbrk+0x68>)
 8004c70:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8004c72:	4b10      	ldr	r3, [pc, #64]	; (8004cb4 <_sbrk+0x64>)
 8004c74:	681a      	ldr	r2, [r3, #0]
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	4413      	add	r3, r2
 8004c7a:	693a      	ldr	r2, [r7, #16]
 8004c7c:	429a      	cmp	r2, r3
 8004c7e:	d207      	bcs.n	8004c90 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8004c80:	f004 ff32 	bl	8009ae8 <__errno>
 8004c84:	4603      	mov	r3, r0
 8004c86:	220c      	movs	r2, #12
 8004c88:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8004c8a:	f04f 33ff 	mov.w	r3, #4294967295
 8004c8e:	e009      	b.n	8004ca4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8004c90:	4b08      	ldr	r3, [pc, #32]	; (8004cb4 <_sbrk+0x64>)
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8004c96:	4b07      	ldr	r3, [pc, #28]	; (8004cb4 <_sbrk+0x64>)
 8004c98:	681a      	ldr	r2, [r3, #0]
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	4413      	add	r3, r2
 8004c9e:	4a05      	ldr	r2, [pc, #20]	; (8004cb4 <_sbrk+0x64>)
 8004ca0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8004ca2:	68fb      	ldr	r3, [r7, #12]
}
 8004ca4:	4618      	mov	r0, r3
 8004ca6:	3718      	adds	r7, #24
 8004ca8:	46bd      	mov	sp, r7
 8004caa:	bd80      	pop	{r7, pc}
 8004cac:	20028000 	.word	0x20028000
 8004cb0:	00000800 	.word	0x00000800
 8004cb4:	20000310 	.word	0x20000310
 8004cb8:	200021c0 	.word	0x200021c0

08004cbc <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8004cbc:	b480      	push	{r7}
 8004cbe:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8004cc0:	4b15      	ldr	r3, [pc, #84]	; (8004d18 <SystemInit+0x5c>)
 8004cc2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004cc6:	4a14      	ldr	r2, [pc, #80]	; (8004d18 <SystemInit+0x5c>)
 8004cc8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004ccc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8004cd0:	4b12      	ldr	r3, [pc, #72]	; (8004d1c <SystemInit+0x60>)
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	4a11      	ldr	r2, [pc, #68]	; (8004d1c <SystemInit+0x60>)
 8004cd6:	f043 0301 	orr.w	r3, r3, #1
 8004cda:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 8004cdc:	4b0f      	ldr	r3, [pc, #60]	; (8004d1c <SystemInit+0x60>)
 8004cde:	2200      	movs	r2, #0
 8004ce0:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 8004ce2:	4b0e      	ldr	r3, [pc, #56]	; (8004d1c <SystemInit+0x60>)
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	4a0d      	ldr	r2, [pc, #52]	; (8004d1c <SystemInit+0x60>)
 8004ce8:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 8004cec:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 8004cf0:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 8004cf2:	4b0a      	ldr	r3, [pc, #40]	; (8004d1c <SystemInit+0x60>)
 8004cf4:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8004cf8:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8004cfa:	4b08      	ldr	r3, [pc, #32]	; (8004d1c <SystemInit+0x60>)
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	4a07      	ldr	r2, [pc, #28]	; (8004d1c <SystemInit+0x60>)
 8004d00:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004d04:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8004d06:	4b05      	ldr	r3, [pc, #20]	; (8004d1c <SystemInit+0x60>)
 8004d08:	2200      	movs	r2, #0
 8004d0a:	619a      	str	r2, [r3, #24]
}
 8004d0c:	bf00      	nop
 8004d0e:	46bd      	mov	sp, r7
 8004d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d14:	4770      	bx	lr
 8004d16:	bf00      	nop
 8004d18:	e000ed00 	.word	0xe000ed00
 8004d1c:	40021000 	.word	0x40021000

08004d20 <MX_USART2_UART_Init>:
DMA_HandleTypeDef hdma_usart2_tx;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8004d20:	b580      	push	{r7, lr}
 8004d22:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8004d24:	4b3e      	ldr	r3, [pc, #248]	; (8004e20 <MX_USART2_UART_Init+0x100>)
 8004d26:	4a3f      	ldr	r2, [pc, #252]	; (8004e24 <MX_USART2_UART_Init+0x104>)
 8004d28:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 19200;
 8004d2a:	4b3d      	ldr	r3, [pc, #244]	; (8004e20 <MX_USART2_UART_Init+0x100>)
 8004d2c:	f44f 4296 	mov.w	r2, #19200	; 0x4b00
 8004d30:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_9B;
 8004d32:	4b3b      	ldr	r3, [pc, #236]	; (8004e20 <MX_USART2_UART_Init+0x100>)
 8004d34:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8004d38:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8004d3a:	4b39      	ldr	r3, [pc, #228]	; (8004e20 <MX_USART2_UART_Init+0x100>)
 8004d3c:	2200      	movs	r2, #0
 8004d3e:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_EVEN;
 8004d40:	4b37      	ldr	r3, [pc, #220]	; (8004e20 <MX_USART2_UART_Init+0x100>)
 8004d42:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004d46:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8004d48:	4b35      	ldr	r3, [pc, #212]	; (8004e20 <MX_USART2_UART_Init+0x100>)
 8004d4a:	220c      	movs	r2, #12
 8004d4c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004d4e:	4b34      	ldr	r3, [pc, #208]	; (8004e20 <MX_USART2_UART_Init+0x100>)
 8004d50:	2200      	movs	r2, #0
 8004d52:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8004d54:	4b32      	ldr	r3, [pc, #200]	; (8004e20 <MX_USART2_UART_Init+0x100>)
 8004d56:	2200      	movs	r2, #0
 8004d58:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8004d5a:	4b31      	ldr	r3, [pc, #196]	; (8004e20 <MX_USART2_UART_Init+0x100>)
 8004d5c:	2200      	movs	r2, #0
 8004d5e:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_RXOVERRUNDISABLE_INIT|UART_ADVFEATURE_DMADISABLEONERROR_INIT;
 8004d60:	4b2f      	ldr	r3, [pc, #188]	; (8004e20 <MX_USART2_UART_Init+0x100>)
 8004d62:	2230      	movs	r2, #48	; 0x30
 8004d64:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.OverrunDisable = UART_ADVFEATURE_OVERRUN_DISABLE;
 8004d66:	4b2e      	ldr	r3, [pc, #184]	; (8004e20 <MX_USART2_UART_Init+0x100>)
 8004d68:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8004d6c:	639a      	str	r2, [r3, #56]	; 0x38
  huart2.AdvancedInit.DMADisableonRxError = UART_ADVFEATURE_DMA_DISABLEONRXERROR;
 8004d6e:	4b2c      	ldr	r3, [pc, #176]	; (8004e20 <MX_USART2_UART_Init+0x100>)
 8004d70:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8004d74:	63da      	str	r2, [r3, #60]	; 0x3c
  if (HAL_RS485Ex_Init(&huart2, UART_DE_POLARITY_HIGH, 0, 0) != HAL_OK)
 8004d76:	2300      	movs	r3, #0
 8004d78:	2200      	movs	r2, #0
 8004d7a:	2100      	movs	r1, #0
 8004d7c:	4828      	ldr	r0, [pc, #160]	; (8004e20 <MX_USART2_UART_Init+0x100>)
 8004d7e:	f004 fe42 	bl	8009a06 <HAL_RS485Ex_Init>
 8004d82:	4603      	mov	r3, r0
 8004d84:	2b00      	cmp	r3, #0
 8004d86:	d001      	beq.n	8004d8c <MX_USART2_UART_Init+0x6c>
  {
    Error_Handler();
 8004d88:	f7ff fcb6 	bl	80046f8 <Error_Handler>
#if DEVICE == KVARK
  huart485 = &huart1;
  hdma_usart485_rx = &hdma_usart1_rx;
  hdma_usart485_tx = &hdma_usart1_tx;
#else
  huart485 = &huart2;
 8004d8c:	4b26      	ldr	r3, [pc, #152]	; (8004e28 <MX_USART2_UART_Init+0x108>)
 8004d8e:	4a24      	ldr	r2, [pc, #144]	; (8004e20 <MX_USART2_UART_Init+0x100>)
 8004d90:	601a      	str	r2, [r3, #0]
  hdma_usart485_rx = &hdma_usart2_rx;
 8004d92:	4b26      	ldr	r3, [pc, #152]	; (8004e2c <MX_USART2_UART_Init+0x10c>)
 8004d94:	4a26      	ldr	r2, [pc, #152]	; (8004e30 <MX_USART2_UART_Init+0x110>)
 8004d96:	601a      	str	r2, [r3, #0]
  hdma_usart485_tx = &hdma_usart2_tx;
 8004d98:	4b26      	ldr	r3, [pc, #152]	; (8004e34 <MX_USART2_UART_Init+0x114>)
 8004d9a:	4a27      	ldr	r2, [pc, #156]	; (8004e38 <MX_USART2_UART_Init+0x118>)
 8004d9c:	601a      	str	r2, [r3, #0]
#endif

  if(HAL_UART_Receive_DMA(huart485, (uint8_t *)UARTBuffer0, BUFSIZE) != HAL_OK) //Start receiving
 8004d9e:	4b22      	ldr	r3, [pc, #136]	; (8004e28 <MX_USART2_UART_Init+0x108>)
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	22ff      	movs	r2, #255	; 0xff
 8004da4:	4925      	ldr	r1, [pc, #148]	; (8004e3c <MX_USART2_UART_Init+0x11c>)
 8004da6:	4618      	mov	r0, r3
 8004da8:	f003 fdd8 	bl	800895c <HAL_UART_Receive_DMA>
 8004dac:	4603      	mov	r3, r0
 8004dae:	2b00      	cmp	r3, #0
 8004db0:	d001      	beq.n	8004db6 <MX_USART2_UART_Init+0x96>
  {
    Error_Handler();
 8004db2:	f7ff fca1 	bl	80046f8 <Error_Handler>
  }
  __HAL_UART_DISABLE_IT(huart485, UART_IT_PE);    //Disable Parity Error interrupt
 8004db6:	4b1c      	ldr	r3, [pc, #112]	; (8004e28 <MX_USART2_UART_Init+0x108>)
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	681a      	ldr	r2, [r3, #0]
 8004dbe:	4b1a      	ldr	r3, [pc, #104]	; (8004e28 <MX_USART2_UART_Init+0x108>)
 8004dc0:	681b      	ldr	r3, [r3, #0]
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004dc8:	601a      	str	r2, [r3, #0]
  __HAL_UART_DISABLE_IT(huart485, UART_IT_FE);    //Disable Framing Error interrupt
 8004dca:	4b17      	ldr	r3, [pc, #92]	; (8004e28 <MX_USART2_UART_Init+0x108>)
 8004dcc:	681b      	ldr	r3, [r3, #0]
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	689a      	ldr	r2, [r3, #8]
 8004dd2:	4b15      	ldr	r3, [pc, #84]	; (8004e28 <MX_USART2_UART_Init+0x108>)
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	f022 0201 	bic.w	r2, r2, #1
 8004ddc:	609a      	str	r2, [r3, #8]
  __HAL_UART_DISABLE_IT(huart485, UART_IT_ORE);    //Disable Overrun Error interrupt
 8004dde:	4b12      	ldr	r3, [pc, #72]	; (8004e28 <MX_USART2_UART_Init+0x108>)
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	689a      	ldr	r2, [r3, #8]
 8004de6:	4b10      	ldr	r3, [pc, #64]	; (8004e28 <MX_USART2_UART_Init+0x108>)
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	f022 0201 	bic.w	r2, r2, #1
 8004df0:	609a      	str	r2, [r3, #8]
  __HAL_UART_DISABLE_IT(huart485, UART_IT_ERR);
 8004df2:	4b0d      	ldr	r3, [pc, #52]	; (8004e28 <MX_USART2_UART_Init+0x108>)
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	689a      	ldr	r2, [r3, #8]
 8004dfa:	4b0b      	ldr	r3, [pc, #44]	; (8004e28 <MX_USART2_UART_Init+0x108>)
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	f022 0201 	bic.w	r2, r2, #1
 8004e04:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE_IT(huart485, UART_IT_IDLE); //Enable UART Idle interrupt
 8004e06:	4b08      	ldr	r3, [pc, #32]	; (8004e28 <MX_USART2_UART_Init+0x108>)
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	681a      	ldr	r2, [r3, #0]
 8004e0e:	4b06      	ldr	r3, [pc, #24]	; (8004e28 <MX_USART2_UART_Init+0x108>)
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	f042 0210 	orr.w	r2, r2, #16
 8004e18:	601a      	str	r2, [r3, #0]

  /* USER CODE END USART2_Init 2 */

}
 8004e1a:	bf00      	nop
 8004e1c:	bd80      	pop	{r7, pc}
 8004e1e:	bf00      	nop
 8004e20:	2000201c 	.word	0x2000201c
 8004e24:	40004400 	.word	0x40004400
 8004e28:	20002010 	.word	0x20002010
 8004e2c:	20001eb4 	.word	0x20001eb4
 8004e30:	20001cdc 	.word	0x20001cdc
 8004e34:	200020a4 	.word	0x200020a4
 8004e38:	20001fc4 	.word	0x20001fc4
 8004e3c:	20001eb8 	.word	0x20001eb8

08004e40 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8004e40:	b580      	push	{r7, lr}
 8004e42:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8004e44:	4b14      	ldr	r3, [pc, #80]	; (8004e98 <MX_USART3_UART_Init+0x58>)
 8004e46:	4a15      	ldr	r2, [pc, #84]	; (8004e9c <MX_USART3_UART_Init+0x5c>)
 8004e48:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8004e4a:	4b13      	ldr	r3, [pc, #76]	; (8004e98 <MX_USART3_UART_Init+0x58>)
 8004e4c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8004e50:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8004e52:	4b11      	ldr	r3, [pc, #68]	; (8004e98 <MX_USART3_UART_Init+0x58>)
 8004e54:	2200      	movs	r2, #0
 8004e56:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8004e58:	4b0f      	ldr	r3, [pc, #60]	; (8004e98 <MX_USART3_UART_Init+0x58>)
 8004e5a:	2200      	movs	r2, #0
 8004e5c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8004e5e:	4b0e      	ldr	r3, [pc, #56]	; (8004e98 <MX_USART3_UART_Init+0x58>)
 8004e60:	2200      	movs	r2, #0
 8004e62:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8004e64:	4b0c      	ldr	r3, [pc, #48]	; (8004e98 <MX_USART3_UART_Init+0x58>)
 8004e66:	220c      	movs	r2, #12
 8004e68:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_RTS_CTS;
 8004e6a:	4b0b      	ldr	r3, [pc, #44]	; (8004e98 <MX_USART3_UART_Init+0x58>)
 8004e6c:	f44f 7240 	mov.w	r2, #768	; 0x300
 8004e70:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8004e72:	4b09      	ldr	r3, [pc, #36]	; (8004e98 <MX_USART3_UART_Init+0x58>)
 8004e74:	2200      	movs	r2, #0
 8004e76:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8004e78:	4b07      	ldr	r3, [pc, #28]	; (8004e98 <MX_USART3_UART_Init+0x58>)
 8004e7a:	2200      	movs	r2, #0
 8004e7c:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8004e7e:	4b06      	ldr	r3, [pc, #24]	; (8004e98 <MX_USART3_UART_Init+0x58>)
 8004e80:	2200      	movs	r2, #0
 8004e82:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8004e84:	4804      	ldr	r0, [pc, #16]	; (8004e98 <MX_USART3_UART_Init+0x58>)
 8004e86:	f003 fc9d 	bl	80087c4 <HAL_UART_Init>
 8004e8a:	4603      	mov	r3, r0
 8004e8c:	2b00      	cmp	r3, #0
 8004e8e:	d001      	beq.n	8004e94 <MX_USART3_UART_Init+0x54>
  {
    Error_Handler();
 8004e90:	f7ff fc32 	bl	80046f8 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8004e94:	bf00      	nop
 8004e96:	bd80      	pop	{r7, pc}
 8004e98:	20001e2c 	.word	0x20001e2c
 8004e9c:	40004800 	.word	0x40004800

08004ea0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8004ea0:	b580      	push	{r7, lr}
 8004ea2:	b0a6      	sub	sp, #152	; 0x98
 8004ea4:	af00      	add	r7, sp, #0
 8004ea6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004ea8:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8004eac:	2200      	movs	r2, #0
 8004eae:	601a      	str	r2, [r3, #0]
 8004eb0:	605a      	str	r2, [r3, #4]
 8004eb2:	609a      	str	r2, [r3, #8]
 8004eb4:	60da      	str	r2, [r3, #12]
 8004eb6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8004eb8:	f107 031c 	add.w	r3, r7, #28
 8004ebc:	2268      	movs	r2, #104	; 0x68
 8004ebe:	2100      	movs	r1, #0
 8004ec0:	4618      	mov	r0, r3
 8004ec2:	f004 fe57 	bl	8009b74 <memset>
  if(uartHandle->Instance==USART2)
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	4a8c      	ldr	r2, [pc, #560]	; (80050fc <HAL_UART_MspInit+0x25c>)
 8004ecc:	4293      	cmp	r3, r2
 8004ece:	f040 80ae 	bne.w	800502e <HAL_UART_MspInit+0x18e>
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8004ed2:	2302      	movs	r3, #2
 8004ed4:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8004ed6:	2300      	movs	r3, #0
 8004ed8:	643b      	str	r3, [r7, #64]	; 0x40
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004eda:	f107 031c 	add.w	r3, r7, #28
 8004ede:	4618      	mov	r0, r3
 8004ee0:	f002 f956 	bl	8007190 <HAL_RCCEx_PeriphCLKConfig>
 8004ee4:	4603      	mov	r3, r0
 8004ee6:	2b00      	cmp	r3, #0
 8004ee8:	d001      	beq.n	8004eee <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8004eea:	f7ff fc05 	bl	80046f8 <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8004eee:	4b84      	ldr	r3, [pc, #528]	; (8005100 <HAL_UART_MspInit+0x260>)
 8004ef0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004ef2:	4a83      	ldr	r2, [pc, #524]	; (8005100 <HAL_UART_MspInit+0x260>)
 8004ef4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004ef8:	6593      	str	r3, [r2, #88]	; 0x58
 8004efa:	4b81      	ldr	r3, [pc, #516]	; (8005100 <HAL_UART_MspInit+0x260>)
 8004efc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004efe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004f02:	61bb      	str	r3, [r7, #24]
 8004f04:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004f06:	4b7e      	ldr	r3, [pc, #504]	; (8005100 <HAL_UART_MspInit+0x260>)
 8004f08:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004f0a:	4a7d      	ldr	r2, [pc, #500]	; (8005100 <HAL_UART_MspInit+0x260>)
 8004f0c:	f043 0301 	orr.w	r3, r3, #1
 8004f10:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004f12:	4b7b      	ldr	r3, [pc, #492]	; (8005100 <HAL_UART_MspInit+0x260>)
 8004f14:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004f16:	f003 0301 	and.w	r3, r3, #1
 8004f1a:	617b      	str	r3, [r7, #20]
 8004f1c:	697b      	ldr	r3, [r7, #20]
    /**USART2 GPIO Configuration
    PA1     ------> USART2_DE
    PA2     ------> USART2_TX
    PA15 (JTDI)     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|RS485_TX_Pin;
 8004f1e:	2306      	movs	r3, #6
 8004f20:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004f24:	2302      	movs	r3, #2
 8004f26:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004f2a:	2300      	movs	r3, #0
 8004f2c:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004f30:	2303      	movs	r3, #3
 8004f32:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8004f36:	2307      	movs	r3, #7
 8004f38:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004f3c:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8004f40:	4619      	mov	r1, r3
 8004f42:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004f46:	f001 f8e1 	bl	800610c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RS485_RX_Pin;
 8004f4a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004f4e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004f52:	2302      	movs	r3, #2
 8004f54:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004f58:	2300      	movs	r3, #0
 8004f5a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004f5e:	2303      	movs	r3, #3
 8004f60:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
    GPIO_InitStruct.Alternate = GPIO_AF3_USART2;
 8004f64:	2303      	movs	r3, #3
 8004f66:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    HAL_GPIO_Init(RS485_RX_GPIO_Port, &GPIO_InitStruct);
 8004f6a:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8004f6e:	4619      	mov	r1, r3
 8004f70:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004f74:	f001 f8ca 	bl	800610c <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Channel6;
 8004f78:	4b62      	ldr	r3, [pc, #392]	; (8005104 <HAL_UART_MspInit+0x264>)
 8004f7a:	4a63      	ldr	r2, [pc, #396]	; (8005108 <HAL_UART_MspInit+0x268>)
 8004f7c:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Request = DMA_REQUEST_2;
 8004f7e:	4b61      	ldr	r3, [pc, #388]	; (8005104 <HAL_UART_MspInit+0x264>)
 8004f80:	2202      	movs	r2, #2
 8004f82:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004f84:	4b5f      	ldr	r3, [pc, #380]	; (8005104 <HAL_UART_MspInit+0x264>)
 8004f86:	2200      	movs	r2, #0
 8004f88:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004f8a:	4b5e      	ldr	r3, [pc, #376]	; (8005104 <HAL_UART_MspInit+0x264>)
 8004f8c:	2200      	movs	r2, #0
 8004f8e:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8004f90:	4b5c      	ldr	r3, [pc, #368]	; (8005104 <HAL_UART_MspInit+0x264>)
 8004f92:	2280      	movs	r2, #128	; 0x80
 8004f94:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004f96:	4b5b      	ldr	r3, [pc, #364]	; (8005104 <HAL_UART_MspInit+0x264>)
 8004f98:	2200      	movs	r2, #0
 8004f9a:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004f9c:	4b59      	ldr	r3, [pc, #356]	; (8005104 <HAL_UART_MspInit+0x264>)
 8004f9e:	2200      	movs	r2, #0
 8004fa0:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 8004fa2:	4b58      	ldr	r3, [pc, #352]	; (8005104 <HAL_UART_MspInit+0x264>)
 8004fa4:	2200      	movs	r2, #0
 8004fa6:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8004fa8:	4b56      	ldr	r3, [pc, #344]	; (8005104 <HAL_UART_MspInit+0x264>)
 8004faa:	2200      	movs	r2, #0
 8004fac:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8004fae:	4855      	ldr	r0, [pc, #340]	; (8005104 <HAL_UART_MspInit+0x264>)
 8004fb0:	f000 fbb6 	bl	8005720 <HAL_DMA_Init>
 8004fb4:	4603      	mov	r3, r0
 8004fb6:	2b00      	cmp	r3, #0
 8004fb8:	d001      	beq.n	8004fbe <HAL_UART_MspInit+0x11e>
    {
      Error_Handler();
 8004fba:	f7ff fb9d 	bl	80046f8 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart2_rx);
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	4a50      	ldr	r2, [pc, #320]	; (8005104 <HAL_UART_MspInit+0x264>)
 8004fc2:	671a      	str	r2, [r3, #112]	; 0x70
 8004fc4:	4a4f      	ldr	r2, [pc, #316]	; (8005104 <HAL_UART_MspInit+0x264>)
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	6293      	str	r3, [r2, #40]	; 0x28

    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Channel7;
 8004fca:	4b50      	ldr	r3, [pc, #320]	; (800510c <HAL_UART_MspInit+0x26c>)
 8004fcc:	4a50      	ldr	r2, [pc, #320]	; (8005110 <HAL_UART_MspInit+0x270>)
 8004fce:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Request = DMA_REQUEST_2;
 8004fd0:	4b4e      	ldr	r3, [pc, #312]	; (800510c <HAL_UART_MspInit+0x26c>)
 8004fd2:	2202      	movs	r2, #2
 8004fd4:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8004fd6:	4b4d      	ldr	r3, [pc, #308]	; (800510c <HAL_UART_MspInit+0x26c>)
 8004fd8:	2210      	movs	r2, #16
 8004fda:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004fdc:	4b4b      	ldr	r3, [pc, #300]	; (800510c <HAL_UART_MspInit+0x26c>)
 8004fde:	2200      	movs	r2, #0
 8004fe0:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8004fe2:	4b4a      	ldr	r3, [pc, #296]	; (800510c <HAL_UART_MspInit+0x26c>)
 8004fe4:	2280      	movs	r2, #128	; 0x80
 8004fe6:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004fe8:	4b48      	ldr	r3, [pc, #288]	; (800510c <HAL_UART_MspInit+0x26c>)
 8004fea:	2200      	movs	r2, #0
 8004fec:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004fee:	4b47      	ldr	r3, [pc, #284]	; (800510c <HAL_UART_MspInit+0x26c>)
 8004ff0:	2200      	movs	r2, #0
 8004ff2:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8004ff4:	4b45      	ldr	r3, [pc, #276]	; (800510c <HAL_UART_MspInit+0x26c>)
 8004ff6:	2200      	movs	r2, #0
 8004ff8:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8004ffa:	4b44      	ldr	r3, [pc, #272]	; (800510c <HAL_UART_MspInit+0x26c>)
 8004ffc:	2200      	movs	r2, #0
 8004ffe:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8005000:	4842      	ldr	r0, [pc, #264]	; (800510c <HAL_UART_MspInit+0x26c>)
 8005002:	f000 fb8d 	bl	8005720 <HAL_DMA_Init>
 8005006:	4603      	mov	r3, r0
 8005008:	2b00      	cmp	r3, #0
 800500a:	d001      	beq.n	8005010 <HAL_UART_MspInit+0x170>
    {
      Error_Handler();
 800500c:	f7ff fb74 	bl	80046f8 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart2_tx);
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	4a3e      	ldr	r2, [pc, #248]	; (800510c <HAL_UART_MspInit+0x26c>)
 8005014:	66da      	str	r2, [r3, #108]	; 0x6c
 8005016:	4a3d      	ldr	r2, [pc, #244]	; (800510c <HAL_UART_MspInit+0x26c>)
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	6293      	str	r3, [r2, #40]	; 0x28

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 2, 0);
 800501c:	2200      	movs	r2, #0
 800501e:	2102      	movs	r1, #2
 8005020:	2026      	movs	r0, #38	; 0x26
 8005022:	f000 fb46 	bl	80056b2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8005026:	2026      	movs	r0, #38	; 0x26
 8005028:	f000 fb5f 	bl	80056ea <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 800502c:	e062      	b.n	80050f4 <HAL_UART_MspInit+0x254>
  else if(uartHandle->Instance==USART3)
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	4a38      	ldr	r2, [pc, #224]	; (8005114 <HAL_UART_MspInit+0x274>)
 8005034:	4293      	cmp	r3, r2
 8005036:	d15d      	bne.n	80050f4 <HAL_UART_MspInit+0x254>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8005038:	2304      	movs	r3, #4
 800503a:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 800503c:	2300      	movs	r3, #0
 800503e:	647b      	str	r3, [r7, #68]	; 0x44
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8005040:	f107 031c 	add.w	r3, r7, #28
 8005044:	4618      	mov	r0, r3
 8005046:	f002 f8a3 	bl	8007190 <HAL_RCCEx_PeriphCLKConfig>
 800504a:	4603      	mov	r3, r0
 800504c:	2b00      	cmp	r3, #0
 800504e:	d001      	beq.n	8005054 <HAL_UART_MspInit+0x1b4>
      Error_Handler();
 8005050:	f7ff fb52 	bl	80046f8 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 8005054:	4b2a      	ldr	r3, [pc, #168]	; (8005100 <HAL_UART_MspInit+0x260>)
 8005056:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005058:	4a29      	ldr	r2, [pc, #164]	; (8005100 <HAL_UART_MspInit+0x260>)
 800505a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800505e:	6593      	str	r3, [r2, #88]	; 0x58
 8005060:	4b27      	ldr	r3, [pc, #156]	; (8005100 <HAL_UART_MspInit+0x260>)
 8005062:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005064:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005068:	613b      	str	r3, [r7, #16]
 800506a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800506c:	4b24      	ldr	r3, [pc, #144]	; (8005100 <HAL_UART_MspInit+0x260>)
 800506e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005070:	4a23      	ldr	r2, [pc, #140]	; (8005100 <HAL_UART_MspInit+0x260>)
 8005072:	f043 0302 	orr.w	r3, r3, #2
 8005076:	64d3      	str	r3, [r2, #76]	; 0x4c
 8005078:	4b21      	ldr	r3, [pc, #132]	; (8005100 <HAL_UART_MspInit+0x260>)
 800507a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800507c:	f003 0302 	and.w	r3, r3, #2
 8005080:	60fb      	str	r3, [r7, #12]
 8005082:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8005084:	4b1e      	ldr	r3, [pc, #120]	; (8005100 <HAL_UART_MspInit+0x260>)
 8005086:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005088:	4a1d      	ldr	r2, [pc, #116]	; (8005100 <HAL_UART_MspInit+0x260>)
 800508a:	f043 0304 	orr.w	r3, r3, #4
 800508e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8005090:	4b1b      	ldr	r3, [pc, #108]	; (8005100 <HAL_UART_MspInit+0x260>)
 8005092:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005094:	f003 0304 	and.w	r3, r3, #4
 8005098:	60bb      	str	r3, [r7, #8]
 800509a:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = CTS_OUT4_Pin|RTS_OUT3_Pin;
 800509c:	f44f 43c0 	mov.w	r3, #24576	; 0x6000
 80050a0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80050a4:	2302      	movs	r3, #2
 80050a6:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80050aa:	2300      	movs	r3, #0
 80050ac:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80050b0:	2303      	movs	r3, #3
 80050b2:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80050b6:	2307      	movs	r3, #7
 80050b8:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80050bc:	f107 0384 	add.w	r3, r7, #132	; 0x84
 80050c0:	4619      	mov	r1, r3
 80050c2:	4815      	ldr	r0, [pc, #84]	; (8005118 <HAL_UART_MspInit+0x278>)
 80050c4:	f001 f822 	bl	800610c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = TX_OUT2_Pin|RX_OUT1_Pin;
 80050c8:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80050cc:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80050d0:	2302      	movs	r3, #2
 80050d2:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80050d6:	2300      	movs	r3, #0
 80050d8:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80050dc:	2303      	movs	r3, #3
 80050de:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80050e2:	2307      	movs	r3, #7
 80050e4:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80050e8:	f107 0384 	add.w	r3, r7, #132	; 0x84
 80050ec:	4619      	mov	r1, r3
 80050ee:	480b      	ldr	r0, [pc, #44]	; (800511c <HAL_UART_MspInit+0x27c>)
 80050f0:	f001 f80c 	bl	800610c <HAL_GPIO_Init>
}
 80050f4:	bf00      	nop
 80050f6:	3798      	adds	r7, #152	; 0x98
 80050f8:	46bd      	mov	sp, r7
 80050fa:	bd80      	pop	{r7, pc}
 80050fc:	40004400 	.word	0x40004400
 8005100:	40021000 	.word	0x40021000
 8005104:	20001cdc 	.word	0x20001cdc
 8005108:	4002006c 	.word	0x4002006c
 800510c:	20001fc4 	.word	0x20001fc4
 8005110:	40020080 	.word	0x40020080
 8005114:	40004800 	.word	0x40004800
 8005118:	48000400 	.word	0x48000400
 800511c:	48000800 	.word	0x48000800

08005120 <HAL_UART_TxHalfCpltCallback>:
}

/* USER CODE BEGIN 1 */

void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *UartHandle)
{
 8005120:	b580      	push	{r7, lr}
 8005122:	b082      	sub	sp, #8
 8005124:	af00      	add	r7, sp, #0
 8005126:	6078      	str	r0, [r7, #4]
  /* Set transmission flag: transfer complete */
	HAL_UART_DMAStop(huart485); // Transfer complete
 8005128:	4b04      	ldr	r3, [pc, #16]	; (800513c <HAL_UART_TxHalfCpltCallback+0x1c>)
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	4618      	mov	r0, r3
 800512e:	f003 fc59 	bl	80089e4 <HAL_UART_DMAStop>
}
 8005132:	bf00      	nop
 8005134:	3708      	adds	r7, #8
 8005136:	46bd      	mov	sp, r7
 8005138:	bd80      	pop	{r7, pc}
 800513a:	bf00      	nop
 800513c:	20002010 	.word	0x20002010

08005140 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *UartHandle)
{
 8005140:	b580      	push	{r7, lr}
 8005142:	b084      	sub	sp, #16
 8005144:	af00      	add	r7, sp, #0
 8005146:	6078      	str	r0, [r7, #4]
	volatile uint32_t tmp;                  	// volatile to prevent optimizations
	tmp = huart485->Instance->ISR;                  // Read status register and data reg to clear RX flag
 8005148:	4b14      	ldr	r3, [pc, #80]	; (800519c <HAL_UART_RxCpltCallback+0x5c>)
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	681b      	ldr	r3, [r3, #0]
 800514e:	69db      	ldr	r3, [r3, #28]
 8005150:	60fb      	str	r3, [r7, #12]
	tmp = huart485->Instance->RDR;
 8005152:	4b12      	ldr	r3, [pc, #72]	; (800519c <HAL_UART_RxCpltCallback+0x5c>)
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800515a:	b29b      	uxth	r3, r3
 800515c:	60fb      	str	r3, [r7, #12]
	(void) tmp;									// only to not have the compiler warning (variable not used)
 800515e:	68fb      	ldr	r3, [r7, #12]

	UARTCount0 = BUFSIZE - __HAL_DMA_GET_COUNTER(hdma_usart485_rx);
 8005160:	4b0f      	ldr	r3, [pc, #60]	; (80051a0 <HAL_UART_RxCpltCallback+0x60>)
 8005162:	681b      	ldr	r3, [r3, #0]
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	685b      	ldr	r3, [r3, #4]
 8005168:	f1c3 03ff 	rsb	r3, r3, #255	; 0xff
 800516c:	4a0d      	ldr	r2, [pc, #52]	; (80051a4 <HAL_UART_RxCpltCallback+0x64>)
 800516e:	6013      	str	r3, [r2, #0]
    ModbusState0 |= MODBUS_PACKET_RECIVED;
 8005170:	4b0d      	ldr	r3, [pc, #52]	; (80051a8 <HAL_UART_RxCpltCallback+0x68>)
 8005172:	781b      	ldrb	r3, [r3, #0]
 8005174:	b2db      	uxtb	r3, r3
 8005176:	f043 0301 	orr.w	r3, r3, #1
 800517a:	b2da      	uxtb	r2, r3
 800517c:	4b0a      	ldr	r3, [pc, #40]	; (80051a8 <HAL_UART_RxCpltCallback+0x68>)
 800517e:	701a      	strb	r2, [r3, #0]

    if(HAL_UART_DMAStop(huart485) ) //Stop receiving
 8005180:	4b06      	ldr	r3, [pc, #24]	; (800519c <HAL_UART_RxCpltCallback+0x5c>)
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	4618      	mov	r0, r3
 8005186:	f003 fc2d 	bl	80089e4 <HAL_UART_DMAStop>
 800518a:	4603      	mov	r3, r0
 800518c:	2b00      	cmp	r3, #0
 800518e:	d001      	beq.n	8005194 <HAL_UART_RxCpltCallback+0x54>
    {
      Error_Handler();
 8005190:	f7ff fab2 	bl	80046f8 <Error_Handler>
    }
    //Reception is re-enabled in main

}
 8005194:	bf00      	nop
 8005196:	3710      	adds	r7, #16
 8005198:	46bd      	mov	sp, r7
 800519a:	bd80      	pop	{r7, pc}
 800519c:	20002010 	.word	0x20002010
 80051a0:	20001eb4 	.word	0x20001eb4
 80051a4:	20000314 	.word	0x20000314
 80051a8:	20002018 	.word	0x20002018

080051ac <HAL_UART_ErrorCallback>:


void HAL_UART_ErrorCallback(UART_HandleTypeDef *UartHandle)
{
 80051ac:	b580      	push	{r7, lr}
 80051ae:	b082      	sub	sp, #8
 80051b0:	af00      	add	r7, sp, #0
 80051b2:	6078      	str	r0, [r7, #4]
    Error_Handler();
 80051b4:	f7ff faa0 	bl	80046f8 <Error_Handler>
}
 80051b8:	bf00      	nop
 80051ba:	3708      	adds	r7, #8
 80051bc:	46bd      	mov	sp, r7
 80051be:	bd80      	pop	{r7, pc}

080051c0 <UARTSend>:



void UARTSend(uint8_t *BufferPtr, uint32_t Length)
{
 80051c0:	b580      	push	{r7, lr}
 80051c2:	b082      	sub	sp, #8
 80051c4:	af00      	add	r7, sp, #0
 80051c6:	6078      	str	r0, [r7, #4]
 80051c8:	6039      	str	r1, [r7, #0]
	  if(HAL_UART_Transmit_DMA(huart485, (uint8_t*)BufferPtr, Length*2)!= HAL_OK) //Set length to double and treat HalfCplt interrupt as Transfer Complete
 80051ca:	4b09      	ldr	r3, [pc, #36]	; (80051f0 <UARTSend+0x30>)
 80051cc:	6818      	ldr	r0, [r3, #0]
 80051ce:	683b      	ldr	r3, [r7, #0]
 80051d0:	b29b      	uxth	r3, r3
 80051d2:	005b      	lsls	r3, r3, #1
 80051d4:	b29b      	uxth	r3, r3
 80051d6:	461a      	mov	r2, r3
 80051d8:	6879      	ldr	r1, [r7, #4]
 80051da:	f003 fb41 	bl	8008860 <HAL_UART_Transmit_DMA>
 80051de:	4603      	mov	r3, r0
 80051e0:	2b00      	cmp	r3, #0
 80051e2:	d001      	beq.n	80051e8 <UARTSend+0x28>
	  {
	    Error_Handler();
 80051e4:	f7ff fa88 	bl	80046f8 <Error_Handler>
	  }
}
 80051e8:	bf00      	nop
 80051ea:	3708      	adds	r7, #8
 80051ec:	46bd      	mov	sp, r7
 80051ee:	bd80      	pop	{r7, pc}
 80051f0:	20002010 	.word	0x20002010

080051f4 <modbus_newRequest>:
{

}

int modbus_newRequest()
{
 80051f4:	b480      	push	{r7}
 80051f6:	af00      	add	r7, sp, #0
  if (uartMode == UART_MODE_RS485)
 80051f8:	4b11      	ldr	r3, [pc, #68]	; (8005240 <modbus_newRequest+0x4c>)
 80051fa:	781b      	ldrb	r3, [r3, #0]
 80051fc:	2b01      	cmp	r3, #1
 80051fe:	d10a      	bne.n	8005216 <modbus_newRequest+0x22>
    return (ModbusState0 & MODBUS_PACKET_RECIVED) ? 1:0;
 8005200:	4b10      	ldr	r3, [pc, #64]	; (8005244 <modbus_newRequest+0x50>)
 8005202:	781b      	ldrb	r3, [r3, #0]
 8005204:	b2db      	uxtb	r3, r3
 8005206:	f003 0301 	and.w	r3, r3, #1
 800520a:	2b00      	cmp	r3, #0
 800520c:	bf14      	ite	ne
 800520e:	2301      	movne	r3, #1
 8005210:	2300      	moveq	r3, #0
 8005212:	b2db      	uxtb	r3, r3
 8005214:	e00f      	b.n	8005236 <modbus_newRequest+0x42>
  else if (uartMode == UART_MODE_XBEE)
 8005216:	4b0a      	ldr	r3, [pc, #40]	; (8005240 <modbus_newRequest+0x4c>)
 8005218:	781b      	ldrb	r3, [r3, #0]
 800521a:	2b02      	cmp	r3, #2
 800521c:	d10a      	bne.n	8005234 <modbus_newRequest+0x40>
    return (ModbusState1 & MODBUS_PACKET_RECIVED) ? 1:0;
 800521e:	4b0a      	ldr	r3, [pc, #40]	; (8005248 <modbus_newRequest+0x54>)
 8005220:	781b      	ldrb	r3, [r3, #0]
 8005222:	b2db      	uxtb	r3, r3
 8005224:	f003 0301 	and.w	r3, r3, #1
 8005228:	2b00      	cmp	r3, #0
 800522a:	bf14      	ite	ne
 800522c:	2301      	movne	r3, #1
 800522e:	2300      	moveq	r3, #0
 8005230:	b2db      	uxtb	r3, r3
 8005232:	e000      	b.n	8005236 <modbus_newRequest+0x42>
  else
	return 0;
 8005234:	2300      	movs	r3, #0
}
 8005236:	4618      	mov	r0, r3
 8005238:	46bd      	mov	sp, r7
 800523a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800523e:	4770      	bx	lr
 8005240:	20001cd4 	.word	0x20001cd4
 8005244:	20002018 	.word	0x20002018
 8005248:	20001eb0 	.word	0x20001eb0

0800524c <modbus_ReqProcessed>:
{
  return (ModbusState2 & MODBUS_DISCARD_PACKET) ? 1:0;
}

void modbus_ReqProcessed()
{
 800524c:	b480      	push	{r7}
 800524e:	af00      	add	r7, sp, #0
  if (uartMode == UART_MODE_RS485) {
 8005250:	4b11      	ldr	r3, [pc, #68]	; (8005298 <modbus_ReqProcessed+0x4c>)
 8005252:	781b      	ldrb	r3, [r3, #0]
 8005254:	2b01      	cmp	r3, #1
 8005256:	d10b      	bne.n	8005270 <modbus_ReqProcessed+0x24>
    ModbusState0 &= MODBUS_CLEAR_MASK;
 8005258:	4b10      	ldr	r3, [pc, #64]	; (800529c <modbus_ReqProcessed+0x50>)
 800525a:	781b      	ldrb	r3, [r3, #0]
 800525c:	b2db      	uxtb	r3, r3
 800525e:	f023 0307 	bic.w	r3, r3, #7
 8005262:	b2da      	uxtb	r2, r3
 8005264:	4b0d      	ldr	r3, [pc, #52]	; (800529c <modbus_ReqProcessed+0x50>)
 8005266:	701a      	strb	r2, [r3, #0]
    UARTCount0 = 0;
 8005268:	4b0d      	ldr	r3, [pc, #52]	; (80052a0 <modbus_ReqProcessed+0x54>)
 800526a:	2200      	movs	r2, #0
 800526c:	601a      	str	r2, [r3, #0]
    ModbusState1 &= MODBUS_CLEAR_MASK;

    UARTCount1 = 0;
  }
  //uartMode = UART_MODE_NONE;
}
 800526e:	e00e      	b.n	800528e <modbus_ReqProcessed+0x42>
  else if (uartMode == UART_MODE_XBEE) {
 8005270:	4b09      	ldr	r3, [pc, #36]	; (8005298 <modbus_ReqProcessed+0x4c>)
 8005272:	781b      	ldrb	r3, [r3, #0]
 8005274:	2b02      	cmp	r3, #2
 8005276:	d10a      	bne.n	800528e <modbus_ReqProcessed+0x42>
    ModbusState1 &= MODBUS_CLEAR_MASK;
 8005278:	4b0a      	ldr	r3, [pc, #40]	; (80052a4 <modbus_ReqProcessed+0x58>)
 800527a:	781b      	ldrb	r3, [r3, #0]
 800527c:	b2db      	uxtb	r3, r3
 800527e:	f023 0307 	bic.w	r3, r3, #7
 8005282:	b2da      	uxtb	r2, r3
 8005284:	4b07      	ldr	r3, [pc, #28]	; (80052a4 <modbus_ReqProcessed+0x58>)
 8005286:	701a      	strb	r2, [r3, #0]
    UARTCount1 = 0;
 8005288:	4b07      	ldr	r3, [pc, #28]	; (80052a8 <modbus_ReqProcessed+0x5c>)
 800528a:	2200      	movs	r2, #0
 800528c:	601a      	str	r2, [r3, #0]
}
 800528e:	bf00      	nop
 8005290:	46bd      	mov	sp, r7
 8005292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005296:	4770      	bx	lr
 8005298:	20001cd4 	.word	0x20001cd4
 800529c:	20002018 	.word	0x20002018
 80052a0:	20000314 	.word	0x20000314
 80052a4:	20001eb0 	.word	0x20001eb0
 80052a8:	20000318 	.word	0x20000318

080052ac <reEnable_485_DMA_RX>:

void reEnable_485_DMA_RX(void){
 80052ac:	b580      	push	{r7, lr}
 80052ae:	af00      	add	r7, sp, #0

	if (huart485->RxState == HAL_UART_STATE_READY && hdma_usart485_tx->State != HAL_DMA_STATE_BUSY){	//Reenable reception, when DMA is stoped in HAL_UART_RxCpltCallback
 80052b0:	4b11      	ldr	r3, [pc, #68]	; (80052f8 <reEnable_485_DMA_RX+0x4c>)
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80052b6:	2b20      	cmp	r3, #32
 80052b8:	d11c      	bne.n	80052f4 <reEnable_485_DMA_RX+0x48>
 80052ba:	4b10      	ldr	r3, [pc, #64]	; (80052fc <reEnable_485_DMA_RX+0x50>)
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80052c2:	b2db      	uxtb	r3, r3
 80052c4:	2b02      	cmp	r3, #2
 80052c6:	d015      	beq.n	80052f4 <reEnable_485_DMA_RX+0x48>
	    if(HAL_UART_DMAStop(huart485) ) //stop again to prevent errors
 80052c8:	4b0b      	ldr	r3, [pc, #44]	; (80052f8 <reEnable_485_DMA_RX+0x4c>)
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	4618      	mov	r0, r3
 80052ce:	f003 fb89 	bl	80089e4 <HAL_UART_DMAStop>
 80052d2:	4603      	mov	r3, r0
 80052d4:	2b00      	cmp	r3, #0
 80052d6:	d001      	beq.n	80052dc <reEnable_485_DMA_RX+0x30>
	    {
	      Error_Handler();
 80052d8:	f7ff fa0e 	bl	80046f8 <Error_Handler>
	    }
 	    if(HAL_UART_Receive_DMA(huart485, (uint8_t *)UARTBuffer0, BUFSIZE) != HAL_OK) 	//Start receiving
 80052dc:	4b06      	ldr	r3, [pc, #24]	; (80052f8 <reEnable_485_DMA_RX+0x4c>)
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	22ff      	movs	r2, #255	; 0xff
 80052e2:	4907      	ldr	r1, [pc, #28]	; (8005300 <reEnable_485_DMA_RX+0x54>)
 80052e4:	4618      	mov	r0, r3
 80052e6:	f003 fb39 	bl	800895c <HAL_UART_Receive_DMA>
 80052ea:	4603      	mov	r3, r0
 80052ec:	2b00      	cmp	r3, #0
 80052ee:	d001      	beq.n	80052f4 <reEnable_485_DMA_RX+0x48>
 	    {
 	      Error_Handler();
 80052f0:	f7ff fa02 	bl	80046f8 <Error_Handler>
 	    }
    }

}
 80052f4:	bf00      	nop
 80052f6:	bd80      	pop	{r7, pc}
 80052f8:	20002010 	.word	0x20002010
 80052fc:	200020a4 	.word	0x200020a4
 8005300:	20001eb8 	.word	0x20001eb8

08005304 <modbus_ReqProcessed1>:
	  Error_Handler();
	}
}

void modbus_ReqProcessed1()
{
 8005304:	b480      	push	{r7}
 8005306:	af00      	add	r7, sp, #0
  ModbusState1 &= MODBUS_CLEAR_MASK;
 8005308:	4b07      	ldr	r3, [pc, #28]	; (8005328 <modbus_ReqProcessed1+0x24>)
 800530a:	781b      	ldrb	r3, [r3, #0]
 800530c:	b2db      	uxtb	r3, r3
 800530e:	f023 0307 	bic.w	r3, r3, #7
 8005312:	b2da      	uxtb	r2, r3
 8005314:	4b04      	ldr	r3, [pc, #16]	; (8005328 <modbus_ReqProcessed1+0x24>)
 8005316:	701a      	strb	r2, [r3, #0]
  UARTCount1 = 0;
 8005318:	4b04      	ldr	r3, [pc, #16]	; (800532c <modbus_ReqProcessed1+0x28>)
 800531a:	2200      	movs	r2, #0
 800531c:	601a      	str	r2, [r3, #0]
}
 800531e:	bf00      	nop
 8005320:	46bd      	mov	sp, r7
 8005322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005326:	4770      	bx	lr
 8005328:	20001eb0 	.word	0x20001eb0
 800532c:	20000318 	.word	0x20000318

08005330 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8005330:	f8df d034 	ldr.w	sp, [pc, #52]	; 8005368 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8005334:	f7ff fcc2 	bl	8004cbc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8005338:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 800533a:	e003      	b.n	8005344 <LoopCopyDataInit>

0800533c <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 800533c:	4b0b      	ldr	r3, [pc, #44]	; (800536c <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 800533e:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8005340:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8005342:	3104      	adds	r1, #4

08005344 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8005344:	480a      	ldr	r0, [pc, #40]	; (8005370 <LoopForever+0xa>)
	ldr	r3, =_edata
 8005346:	4b0b      	ldr	r3, [pc, #44]	; (8005374 <LoopForever+0xe>)
	adds	r2, r0, r1
 8005348:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 800534a:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 800534c:	d3f6      	bcc.n	800533c <CopyDataInit>
	ldr	r2, =_sbss
 800534e:	4a0a      	ldr	r2, [pc, #40]	; (8005378 <LoopForever+0x12>)
	b	LoopFillZerobss
 8005350:	e002      	b.n	8005358 <LoopFillZerobss>

08005352 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8005352:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8005354:	f842 3b04 	str.w	r3, [r2], #4

08005358 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8005358:	4b08      	ldr	r3, [pc, #32]	; (800537c <LoopForever+0x16>)
	cmp	r2, r3
 800535a:	429a      	cmp	r2, r3
	bcc	FillZerobss
 800535c:	d3f9      	bcc.n	8005352 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800535e:	f004 fbc9 	bl	8009af4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8005362:	f7fe fcb3 	bl	8003ccc <main>

08005366 <LoopForever>:

LoopForever:
    b LoopForever
 8005366:	e7fe      	b.n	8005366 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8005368:	20028000 	.word	0x20028000
	ldr	r3, =_sidata
 800536c:	0800b26c 	.word	0x0800b26c
	ldr	r0, =_sdata
 8005370:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8005374:	200000b8 	.word	0x200000b8
	ldr	r2, =_sbss
 8005378:	200000b8 	.word	0x200000b8
	ldr	r3, = _ebss
 800537c:	200021bc 	.word	0x200021bc

08005380 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8005380:	e7fe      	b.n	8005380 <ADC1_IRQHandler>

08005382 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8005382:	b580      	push	{r7, lr}
 8005384:	b082      	sub	sp, #8
 8005386:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8005388:	2300      	movs	r3, #0
 800538a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800538c:	2003      	movs	r0, #3
 800538e:	f000 f985 	bl	800569c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8005392:	2000      	movs	r0, #0
 8005394:	f000 f80e 	bl	80053b4 <HAL_InitTick>
 8005398:	4603      	mov	r3, r0
 800539a:	2b00      	cmp	r3, #0
 800539c:	d002      	beq.n	80053a4 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800539e:	2301      	movs	r3, #1
 80053a0:	71fb      	strb	r3, [r7, #7]
 80053a2:	e001      	b.n	80053a8 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80053a4:	f7ff fb9c 	bl	8004ae0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80053a8:	79fb      	ldrb	r3, [r7, #7]
}
 80053aa:	4618      	mov	r0, r3
 80053ac:	3708      	adds	r7, #8
 80053ae:	46bd      	mov	sp, r7
 80053b0:	bd80      	pop	{r7, pc}
	...

080053b4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80053b4:	b580      	push	{r7, lr}
 80053b6:	b084      	sub	sp, #16
 80053b8:	af00      	add	r7, sp, #0
 80053ba:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80053bc:	2300      	movs	r3, #0
 80053be:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 80053c0:	4b17      	ldr	r3, [pc, #92]	; (8005420 <HAL_InitTick+0x6c>)
 80053c2:	781b      	ldrb	r3, [r3, #0]
 80053c4:	2b00      	cmp	r3, #0
 80053c6:	d023      	beq.n	8005410 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80053c8:	4b16      	ldr	r3, [pc, #88]	; (8005424 <HAL_InitTick+0x70>)
 80053ca:	681a      	ldr	r2, [r3, #0]
 80053cc:	4b14      	ldr	r3, [pc, #80]	; (8005420 <HAL_InitTick+0x6c>)
 80053ce:	781b      	ldrb	r3, [r3, #0]
 80053d0:	4619      	mov	r1, r3
 80053d2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80053d6:	fbb3 f3f1 	udiv	r3, r3, r1
 80053da:	fbb2 f3f3 	udiv	r3, r2, r3
 80053de:	4618      	mov	r0, r3
 80053e0:	f000 f991 	bl	8005706 <HAL_SYSTICK_Config>
 80053e4:	4603      	mov	r3, r0
 80053e6:	2b00      	cmp	r3, #0
 80053e8:	d10f      	bne.n	800540a <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	2b0f      	cmp	r3, #15
 80053ee:	d809      	bhi.n	8005404 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80053f0:	2200      	movs	r2, #0
 80053f2:	6879      	ldr	r1, [r7, #4]
 80053f4:	f04f 30ff 	mov.w	r0, #4294967295
 80053f8:	f000 f95b 	bl	80056b2 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80053fc:	4a0a      	ldr	r2, [pc, #40]	; (8005428 <HAL_InitTick+0x74>)
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	6013      	str	r3, [r2, #0]
 8005402:	e007      	b.n	8005414 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8005404:	2301      	movs	r3, #1
 8005406:	73fb      	strb	r3, [r7, #15]
 8005408:	e004      	b.n	8005414 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 800540a:	2301      	movs	r3, #1
 800540c:	73fb      	strb	r3, [r7, #15]
 800540e:	e001      	b.n	8005414 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8005410:	2301      	movs	r3, #1
 8005412:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8005414:	7bfb      	ldrb	r3, [r7, #15]
}
 8005416:	4618      	mov	r0, r3
 8005418:	3710      	adds	r7, #16
 800541a:	46bd      	mov	sp, r7
 800541c:	bd80      	pop	{r7, pc}
 800541e:	bf00      	nop
 8005420:	20000030 	.word	0x20000030
 8005424:	20000028 	.word	0x20000028
 8005428:	2000002c 	.word	0x2000002c

0800542c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800542c:	b480      	push	{r7}
 800542e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8005430:	4b06      	ldr	r3, [pc, #24]	; (800544c <HAL_IncTick+0x20>)
 8005432:	781b      	ldrb	r3, [r3, #0]
 8005434:	461a      	mov	r2, r3
 8005436:	4b06      	ldr	r3, [pc, #24]	; (8005450 <HAL_IncTick+0x24>)
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	4413      	add	r3, r2
 800543c:	4a04      	ldr	r2, [pc, #16]	; (8005450 <HAL_IncTick+0x24>)
 800543e:	6013      	str	r3, [r2, #0]
}
 8005440:	bf00      	nop
 8005442:	46bd      	mov	sp, r7
 8005444:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005448:	4770      	bx	lr
 800544a:	bf00      	nop
 800544c:	20000030 	.word	0x20000030
 8005450:	200021a8 	.word	0x200021a8

08005454 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8005454:	b480      	push	{r7}
 8005456:	af00      	add	r7, sp, #0
  return uwTick;
 8005458:	4b03      	ldr	r3, [pc, #12]	; (8005468 <HAL_GetTick+0x14>)
 800545a:	681b      	ldr	r3, [r3, #0]
}
 800545c:	4618      	mov	r0, r3
 800545e:	46bd      	mov	sp, r7
 8005460:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005464:	4770      	bx	lr
 8005466:	bf00      	nop
 8005468:	200021a8 	.word	0x200021a8

0800546c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800546c:	b580      	push	{r7, lr}
 800546e:	b084      	sub	sp, #16
 8005470:	af00      	add	r7, sp, #0
 8005472:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8005474:	f7ff ffee 	bl	8005454 <HAL_GetTick>
 8005478:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 800547e:	68fb      	ldr	r3, [r7, #12]
 8005480:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005484:	d005      	beq.n	8005492 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8005486:	4b0a      	ldr	r3, [pc, #40]	; (80054b0 <HAL_Delay+0x44>)
 8005488:	781b      	ldrb	r3, [r3, #0]
 800548a:	461a      	mov	r2, r3
 800548c:	68fb      	ldr	r3, [r7, #12]
 800548e:	4413      	add	r3, r2
 8005490:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8005492:	bf00      	nop
 8005494:	f7ff ffde 	bl	8005454 <HAL_GetTick>
 8005498:	4602      	mov	r2, r0
 800549a:	68bb      	ldr	r3, [r7, #8]
 800549c:	1ad3      	subs	r3, r2, r3
 800549e:	68fa      	ldr	r2, [r7, #12]
 80054a0:	429a      	cmp	r2, r3
 80054a2:	d8f7      	bhi.n	8005494 <HAL_Delay+0x28>
  {
  }
}
 80054a4:	bf00      	nop
 80054a6:	bf00      	nop
 80054a8:	3710      	adds	r7, #16
 80054aa:	46bd      	mov	sp, r7
 80054ac:	bd80      	pop	{r7, pc}
 80054ae:	bf00      	nop
 80054b0:	20000030 	.word	0x20000030

080054b4 <HAL_GetUIDw0>:
/**
  * @brief  Return the first word of the unique device identifier (UID based on 96 bits)
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw0(void)
{
 80054b4:	b480      	push	{r7}
 80054b6:	af00      	add	r7, sp, #0
  return(READ_REG(*((uint32_t *)UID_BASE)));
 80054b8:	4b03      	ldr	r3, [pc, #12]	; (80054c8 <HAL_GetUIDw0+0x14>)
 80054ba:	681b      	ldr	r3, [r3, #0]
}
 80054bc:	4618      	mov	r0, r3
 80054be:	46bd      	mov	sp, r7
 80054c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054c4:	4770      	bx	lr
 80054c6:	bf00      	nop
 80054c8:	1fff7590 	.word	0x1fff7590

080054cc <HAL_GetUIDw1>:
/**
  * @brief  Return the second word of the unique device identifier (UID based on 96 bits)
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw1(void)
{
 80054cc:	b480      	push	{r7}
 80054ce:	af00      	add	r7, sp, #0
  return(READ_REG(*((uint32_t *)(UID_BASE + 4U))));
 80054d0:	4b03      	ldr	r3, [pc, #12]	; (80054e0 <HAL_GetUIDw1+0x14>)
 80054d2:	681b      	ldr	r3, [r3, #0]
}
 80054d4:	4618      	mov	r0, r3
 80054d6:	46bd      	mov	sp, r7
 80054d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054dc:	4770      	bx	lr
 80054de:	bf00      	nop
 80054e0:	1fff7594 	.word	0x1fff7594

080054e4 <HAL_GetUIDw2>:
/**
  * @brief  Return the third word of the unique device identifier (UID based on 96 bits)
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw2(void)
{
 80054e4:	b480      	push	{r7}
 80054e6:	af00      	add	r7, sp, #0
  return(READ_REG(*((uint32_t *)(UID_BASE + 8U))));
 80054e8:	4b03      	ldr	r3, [pc, #12]	; (80054f8 <HAL_GetUIDw2+0x14>)
 80054ea:	681b      	ldr	r3, [r3, #0]
}
 80054ec:	4618      	mov	r0, r3
 80054ee:	46bd      	mov	sp, r7
 80054f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054f4:	4770      	bx	lr
 80054f6:	bf00      	nop
 80054f8:	1fff7598 	.word	0x1fff7598

080054fc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80054fc:	b480      	push	{r7}
 80054fe:	b085      	sub	sp, #20
 8005500:	af00      	add	r7, sp, #0
 8005502:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	f003 0307 	and.w	r3, r3, #7
 800550a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800550c:	4b0c      	ldr	r3, [pc, #48]	; (8005540 <__NVIC_SetPriorityGrouping+0x44>)
 800550e:	68db      	ldr	r3, [r3, #12]
 8005510:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005512:	68ba      	ldr	r2, [r7, #8]
 8005514:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8005518:	4013      	ands	r3, r2
 800551a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800551c:	68fb      	ldr	r3, [r7, #12]
 800551e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005520:	68bb      	ldr	r3, [r7, #8]
 8005522:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005524:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8005528:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800552c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800552e:	4a04      	ldr	r2, [pc, #16]	; (8005540 <__NVIC_SetPriorityGrouping+0x44>)
 8005530:	68bb      	ldr	r3, [r7, #8]
 8005532:	60d3      	str	r3, [r2, #12]
}
 8005534:	bf00      	nop
 8005536:	3714      	adds	r7, #20
 8005538:	46bd      	mov	sp, r7
 800553a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800553e:	4770      	bx	lr
 8005540:	e000ed00 	.word	0xe000ed00

08005544 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8005544:	b480      	push	{r7}
 8005546:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005548:	4b04      	ldr	r3, [pc, #16]	; (800555c <__NVIC_GetPriorityGrouping+0x18>)
 800554a:	68db      	ldr	r3, [r3, #12]
 800554c:	0a1b      	lsrs	r3, r3, #8
 800554e:	f003 0307 	and.w	r3, r3, #7
}
 8005552:	4618      	mov	r0, r3
 8005554:	46bd      	mov	sp, r7
 8005556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800555a:	4770      	bx	lr
 800555c:	e000ed00 	.word	0xe000ed00

08005560 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005560:	b480      	push	{r7}
 8005562:	b083      	sub	sp, #12
 8005564:	af00      	add	r7, sp, #0
 8005566:	4603      	mov	r3, r0
 8005568:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800556a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800556e:	2b00      	cmp	r3, #0
 8005570:	db0b      	blt.n	800558a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005572:	79fb      	ldrb	r3, [r7, #7]
 8005574:	f003 021f 	and.w	r2, r3, #31
 8005578:	4907      	ldr	r1, [pc, #28]	; (8005598 <__NVIC_EnableIRQ+0x38>)
 800557a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800557e:	095b      	lsrs	r3, r3, #5
 8005580:	2001      	movs	r0, #1
 8005582:	fa00 f202 	lsl.w	r2, r0, r2
 8005586:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800558a:	bf00      	nop
 800558c:	370c      	adds	r7, #12
 800558e:	46bd      	mov	sp, r7
 8005590:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005594:	4770      	bx	lr
 8005596:	bf00      	nop
 8005598:	e000e100 	.word	0xe000e100

0800559c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800559c:	b480      	push	{r7}
 800559e:	b083      	sub	sp, #12
 80055a0:	af00      	add	r7, sp, #0
 80055a2:	4603      	mov	r3, r0
 80055a4:	6039      	str	r1, [r7, #0]
 80055a6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80055a8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80055ac:	2b00      	cmp	r3, #0
 80055ae:	db0a      	blt.n	80055c6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80055b0:	683b      	ldr	r3, [r7, #0]
 80055b2:	b2da      	uxtb	r2, r3
 80055b4:	490c      	ldr	r1, [pc, #48]	; (80055e8 <__NVIC_SetPriority+0x4c>)
 80055b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80055ba:	0112      	lsls	r2, r2, #4
 80055bc:	b2d2      	uxtb	r2, r2
 80055be:	440b      	add	r3, r1
 80055c0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80055c4:	e00a      	b.n	80055dc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80055c6:	683b      	ldr	r3, [r7, #0]
 80055c8:	b2da      	uxtb	r2, r3
 80055ca:	4908      	ldr	r1, [pc, #32]	; (80055ec <__NVIC_SetPriority+0x50>)
 80055cc:	79fb      	ldrb	r3, [r7, #7]
 80055ce:	f003 030f 	and.w	r3, r3, #15
 80055d2:	3b04      	subs	r3, #4
 80055d4:	0112      	lsls	r2, r2, #4
 80055d6:	b2d2      	uxtb	r2, r2
 80055d8:	440b      	add	r3, r1
 80055da:	761a      	strb	r2, [r3, #24]
}
 80055dc:	bf00      	nop
 80055de:	370c      	adds	r7, #12
 80055e0:	46bd      	mov	sp, r7
 80055e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055e6:	4770      	bx	lr
 80055e8:	e000e100 	.word	0xe000e100
 80055ec:	e000ed00 	.word	0xe000ed00

080055f0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80055f0:	b480      	push	{r7}
 80055f2:	b089      	sub	sp, #36	; 0x24
 80055f4:	af00      	add	r7, sp, #0
 80055f6:	60f8      	str	r0, [r7, #12]
 80055f8:	60b9      	str	r1, [r7, #8]
 80055fa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80055fc:	68fb      	ldr	r3, [r7, #12]
 80055fe:	f003 0307 	and.w	r3, r3, #7
 8005602:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005604:	69fb      	ldr	r3, [r7, #28]
 8005606:	f1c3 0307 	rsb	r3, r3, #7
 800560a:	2b04      	cmp	r3, #4
 800560c:	bf28      	it	cs
 800560e:	2304      	movcs	r3, #4
 8005610:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005612:	69fb      	ldr	r3, [r7, #28]
 8005614:	3304      	adds	r3, #4
 8005616:	2b06      	cmp	r3, #6
 8005618:	d902      	bls.n	8005620 <NVIC_EncodePriority+0x30>
 800561a:	69fb      	ldr	r3, [r7, #28]
 800561c:	3b03      	subs	r3, #3
 800561e:	e000      	b.n	8005622 <NVIC_EncodePriority+0x32>
 8005620:	2300      	movs	r3, #0
 8005622:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005624:	f04f 32ff 	mov.w	r2, #4294967295
 8005628:	69bb      	ldr	r3, [r7, #24]
 800562a:	fa02 f303 	lsl.w	r3, r2, r3
 800562e:	43da      	mvns	r2, r3
 8005630:	68bb      	ldr	r3, [r7, #8]
 8005632:	401a      	ands	r2, r3
 8005634:	697b      	ldr	r3, [r7, #20]
 8005636:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005638:	f04f 31ff 	mov.w	r1, #4294967295
 800563c:	697b      	ldr	r3, [r7, #20]
 800563e:	fa01 f303 	lsl.w	r3, r1, r3
 8005642:	43d9      	mvns	r1, r3
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005648:	4313      	orrs	r3, r2
         );
}
 800564a:	4618      	mov	r0, r3
 800564c:	3724      	adds	r7, #36	; 0x24
 800564e:	46bd      	mov	sp, r7
 8005650:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005654:	4770      	bx	lr
	...

08005658 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005658:	b580      	push	{r7, lr}
 800565a:	b082      	sub	sp, #8
 800565c:	af00      	add	r7, sp, #0
 800565e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	3b01      	subs	r3, #1
 8005664:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005668:	d301      	bcc.n	800566e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800566a:	2301      	movs	r3, #1
 800566c:	e00f      	b.n	800568e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800566e:	4a0a      	ldr	r2, [pc, #40]	; (8005698 <SysTick_Config+0x40>)
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	3b01      	subs	r3, #1
 8005674:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8005676:	210f      	movs	r1, #15
 8005678:	f04f 30ff 	mov.w	r0, #4294967295
 800567c:	f7ff ff8e 	bl	800559c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005680:	4b05      	ldr	r3, [pc, #20]	; (8005698 <SysTick_Config+0x40>)
 8005682:	2200      	movs	r2, #0
 8005684:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005686:	4b04      	ldr	r3, [pc, #16]	; (8005698 <SysTick_Config+0x40>)
 8005688:	2207      	movs	r2, #7
 800568a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800568c:	2300      	movs	r3, #0
}
 800568e:	4618      	mov	r0, r3
 8005690:	3708      	adds	r7, #8
 8005692:	46bd      	mov	sp, r7
 8005694:	bd80      	pop	{r7, pc}
 8005696:	bf00      	nop
 8005698:	e000e010 	.word	0xe000e010

0800569c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800569c:	b580      	push	{r7, lr}
 800569e:	b082      	sub	sp, #8
 80056a0:	af00      	add	r7, sp, #0
 80056a2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80056a4:	6878      	ldr	r0, [r7, #4]
 80056a6:	f7ff ff29 	bl	80054fc <__NVIC_SetPriorityGrouping>
}
 80056aa:	bf00      	nop
 80056ac:	3708      	adds	r7, #8
 80056ae:	46bd      	mov	sp, r7
 80056b0:	bd80      	pop	{r7, pc}

080056b2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80056b2:	b580      	push	{r7, lr}
 80056b4:	b086      	sub	sp, #24
 80056b6:	af00      	add	r7, sp, #0
 80056b8:	4603      	mov	r3, r0
 80056ba:	60b9      	str	r1, [r7, #8]
 80056bc:	607a      	str	r2, [r7, #4]
 80056be:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80056c0:	2300      	movs	r3, #0
 80056c2:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80056c4:	f7ff ff3e 	bl	8005544 <__NVIC_GetPriorityGrouping>
 80056c8:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80056ca:	687a      	ldr	r2, [r7, #4]
 80056cc:	68b9      	ldr	r1, [r7, #8]
 80056ce:	6978      	ldr	r0, [r7, #20]
 80056d0:	f7ff ff8e 	bl	80055f0 <NVIC_EncodePriority>
 80056d4:	4602      	mov	r2, r0
 80056d6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80056da:	4611      	mov	r1, r2
 80056dc:	4618      	mov	r0, r3
 80056de:	f7ff ff5d 	bl	800559c <__NVIC_SetPriority>
}
 80056e2:	bf00      	nop
 80056e4:	3718      	adds	r7, #24
 80056e6:	46bd      	mov	sp, r7
 80056e8:	bd80      	pop	{r7, pc}

080056ea <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80056ea:	b580      	push	{r7, lr}
 80056ec:	b082      	sub	sp, #8
 80056ee:	af00      	add	r7, sp, #0
 80056f0:	4603      	mov	r3, r0
 80056f2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80056f4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80056f8:	4618      	mov	r0, r3
 80056fa:	f7ff ff31 	bl	8005560 <__NVIC_EnableIRQ>
}
 80056fe:	bf00      	nop
 8005700:	3708      	adds	r7, #8
 8005702:	46bd      	mov	sp, r7
 8005704:	bd80      	pop	{r7, pc}

08005706 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8005706:	b580      	push	{r7, lr}
 8005708:	b082      	sub	sp, #8
 800570a:	af00      	add	r7, sp, #0
 800570c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800570e:	6878      	ldr	r0, [r7, #4]
 8005710:	f7ff ffa2 	bl	8005658 <SysTick_Config>
 8005714:	4603      	mov	r3, r0
}
 8005716:	4618      	mov	r0, r3
 8005718:	3708      	adds	r7, #8
 800571a:	46bd      	mov	sp, r7
 800571c:	bd80      	pop	{r7, pc}
	...

08005720 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8005720:	b480      	push	{r7}
 8005722:	b085      	sub	sp, #20
 8005724:	af00      	add	r7, sp, #0
 8005726:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	2b00      	cmp	r3, #0
 800572c:	d101      	bne.n	8005732 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800572e:	2301      	movs	r3, #1
 8005730:	e098      	b.n	8005864 <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	461a      	mov	r2, r3
 8005738:	4b4d      	ldr	r3, [pc, #308]	; (8005870 <HAL_DMA_Init+0x150>)
 800573a:	429a      	cmp	r2, r3
 800573c:	d80f      	bhi.n	800575e <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	461a      	mov	r2, r3
 8005744:	4b4b      	ldr	r3, [pc, #300]	; (8005874 <HAL_DMA_Init+0x154>)
 8005746:	4413      	add	r3, r2
 8005748:	4a4b      	ldr	r2, [pc, #300]	; (8005878 <HAL_DMA_Init+0x158>)
 800574a:	fba2 2303 	umull	r2, r3, r2, r3
 800574e:	091b      	lsrs	r3, r3, #4
 8005750:	009a      	lsls	r2, r3, #2
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	4a48      	ldr	r2, [pc, #288]	; (800587c <HAL_DMA_Init+0x15c>)
 800575a:	641a      	str	r2, [r3, #64]	; 0x40
 800575c:	e00e      	b.n	800577c <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	461a      	mov	r2, r3
 8005764:	4b46      	ldr	r3, [pc, #280]	; (8005880 <HAL_DMA_Init+0x160>)
 8005766:	4413      	add	r3, r2
 8005768:	4a43      	ldr	r2, [pc, #268]	; (8005878 <HAL_DMA_Init+0x158>)
 800576a:	fba2 2303 	umull	r2, r3, r2, r3
 800576e:	091b      	lsrs	r3, r3, #4
 8005770:	009a      	lsls	r2, r3, #2
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	4a42      	ldr	r2, [pc, #264]	; (8005884 <HAL_DMA_Init+0x164>)
 800577a:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	2202      	movs	r2, #2
 8005780:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 800578c:	68fb      	ldr	r3, [r7, #12]
 800578e:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8005792:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005796:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 80057a0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	691b      	ldr	r3, [r3, #16]
 80057a6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80057ac:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	699b      	ldr	r3, [r3, #24]
 80057b2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80057b8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	6a1b      	ldr	r3, [r3, #32]
 80057be:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80057c0:	68fa      	ldr	r2, [r7, #12]
 80057c2:	4313      	orrs	r3, r2
 80057c4:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	68fa      	ldr	r2, [r7, #12]
 80057cc:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	689b      	ldr	r3, [r3, #8]
 80057d2:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80057d6:	d039      	beq.n	800584c <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80057dc:	4a27      	ldr	r2, [pc, #156]	; (800587c <HAL_DMA_Init+0x15c>)
 80057de:	4293      	cmp	r3, r2
 80057e0:	d11a      	bne.n	8005818 <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 80057e2:	4b29      	ldr	r3, [pc, #164]	; (8005888 <HAL_DMA_Init+0x168>)
 80057e4:	681a      	ldr	r2, [r3, #0]
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80057ea:	f003 031c 	and.w	r3, r3, #28
 80057ee:	210f      	movs	r1, #15
 80057f0:	fa01 f303 	lsl.w	r3, r1, r3
 80057f4:	43db      	mvns	r3, r3
 80057f6:	4924      	ldr	r1, [pc, #144]	; (8005888 <HAL_DMA_Init+0x168>)
 80057f8:	4013      	ands	r3, r2
 80057fa:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 80057fc:	4b22      	ldr	r3, [pc, #136]	; (8005888 <HAL_DMA_Init+0x168>)
 80057fe:	681a      	ldr	r2, [r3, #0]
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	6859      	ldr	r1, [r3, #4]
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005808:	f003 031c 	and.w	r3, r3, #28
 800580c:	fa01 f303 	lsl.w	r3, r1, r3
 8005810:	491d      	ldr	r1, [pc, #116]	; (8005888 <HAL_DMA_Init+0x168>)
 8005812:	4313      	orrs	r3, r2
 8005814:	600b      	str	r3, [r1, #0]
 8005816:	e019      	b.n	800584c <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8005818:	4b1c      	ldr	r3, [pc, #112]	; (800588c <HAL_DMA_Init+0x16c>)
 800581a:	681a      	ldr	r2, [r3, #0]
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005820:	f003 031c 	and.w	r3, r3, #28
 8005824:	210f      	movs	r1, #15
 8005826:	fa01 f303 	lsl.w	r3, r1, r3
 800582a:	43db      	mvns	r3, r3
 800582c:	4917      	ldr	r1, [pc, #92]	; (800588c <HAL_DMA_Init+0x16c>)
 800582e:	4013      	ands	r3, r2
 8005830:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8005832:	4b16      	ldr	r3, [pc, #88]	; (800588c <HAL_DMA_Init+0x16c>)
 8005834:	681a      	ldr	r2, [r3, #0]
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	6859      	ldr	r1, [r3, #4]
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800583e:	f003 031c 	and.w	r3, r3, #28
 8005842:	fa01 f303 	lsl.w	r3, r1, r3
 8005846:	4911      	ldr	r1, [pc, #68]	; (800588c <HAL_DMA_Init+0x16c>)
 8005848:	4313      	orrs	r3, r2
 800584a:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
       /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
       /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	2200      	movs	r2, #0
 8005850:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	2201      	movs	r2, #1
 8005856:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	2200      	movs	r2, #0
 800585e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8005862:	2300      	movs	r3, #0
}
 8005864:	4618      	mov	r0, r3
 8005866:	3714      	adds	r7, #20
 8005868:	46bd      	mov	sp, r7
 800586a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800586e:	4770      	bx	lr
 8005870:	40020407 	.word	0x40020407
 8005874:	bffdfff8 	.word	0xbffdfff8
 8005878:	cccccccd 	.word	0xcccccccd
 800587c:	40020000 	.word	0x40020000
 8005880:	bffdfbf8 	.word	0xbffdfbf8
 8005884:	40020400 	.word	0x40020400
 8005888:	400200a8 	.word	0x400200a8
 800588c:	400204a8 	.word	0x400204a8

08005890 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005890:	b580      	push	{r7, lr}
 8005892:	b086      	sub	sp, #24
 8005894:	af00      	add	r7, sp, #0
 8005896:	60f8      	str	r0, [r7, #12]
 8005898:	60b9      	str	r1, [r7, #8]
 800589a:	607a      	str	r2, [r7, #4]
 800589c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800589e:	2300      	movs	r3, #0
 80058a0:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80058a2:	68fb      	ldr	r3, [r7, #12]
 80058a4:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80058a8:	2b01      	cmp	r3, #1
 80058aa:	d101      	bne.n	80058b0 <HAL_DMA_Start_IT+0x20>
 80058ac:	2302      	movs	r3, #2
 80058ae:	e04b      	b.n	8005948 <HAL_DMA_Start_IT+0xb8>
 80058b0:	68fb      	ldr	r3, [r7, #12]
 80058b2:	2201      	movs	r2, #1
 80058b4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if(HAL_DMA_STATE_READY == hdma->State)
 80058b8:	68fb      	ldr	r3, [r7, #12]
 80058ba:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80058be:	b2db      	uxtb	r3, r3
 80058c0:	2b01      	cmp	r3, #1
 80058c2:	d13a      	bne.n	800593a <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80058c4:	68fb      	ldr	r3, [r7, #12]
 80058c6:	2202      	movs	r2, #2
 80058c8:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80058cc:	68fb      	ldr	r3, [r7, #12]
 80058ce:	2200      	movs	r2, #0
 80058d0:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80058d2:	68fb      	ldr	r3, [r7, #12]
 80058d4:	681b      	ldr	r3, [r3, #0]
 80058d6:	681a      	ldr	r2, [r3, #0]
 80058d8:	68fb      	ldr	r3, [r7, #12]
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	f022 0201 	bic.w	r2, r2, #1
 80058e0:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80058e2:	683b      	ldr	r3, [r7, #0]
 80058e4:	687a      	ldr	r2, [r7, #4]
 80058e6:	68b9      	ldr	r1, [r7, #8]
 80058e8:	68f8      	ldr	r0, [r7, #12]
 80058ea:	f000 f96b 	bl	8005bc4 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback )
 80058ee:	68fb      	ldr	r3, [r7, #12]
 80058f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80058f2:	2b00      	cmp	r3, #0
 80058f4:	d008      	beq.n	8005908 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80058f6:	68fb      	ldr	r3, [r7, #12]
 80058f8:	681b      	ldr	r3, [r3, #0]
 80058fa:	681a      	ldr	r2, [r3, #0]
 80058fc:	68fb      	ldr	r3, [r7, #12]
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	f042 020e 	orr.w	r2, r2, #14
 8005904:	601a      	str	r2, [r3, #0]
 8005906:	e00f      	b.n	8005928 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8005908:	68fb      	ldr	r3, [r7, #12]
 800590a:	681b      	ldr	r3, [r3, #0]
 800590c:	681a      	ldr	r2, [r3, #0]
 800590e:	68fb      	ldr	r3, [r7, #12]
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	f022 0204 	bic.w	r2, r2, #4
 8005916:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8005918:	68fb      	ldr	r3, [r7, #12]
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	681a      	ldr	r2, [r3, #0]
 800591e:	68fb      	ldr	r3, [r7, #12]
 8005920:	681b      	ldr	r3, [r3, #0]
 8005922:	f042 020a 	orr.w	r2, r2, #10
 8005926:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8005928:	68fb      	ldr	r3, [r7, #12]
 800592a:	681b      	ldr	r3, [r3, #0]
 800592c:	681a      	ldr	r2, [r3, #0]
 800592e:	68fb      	ldr	r3, [r7, #12]
 8005930:	681b      	ldr	r3, [r3, #0]
 8005932:	f042 0201 	orr.w	r2, r2, #1
 8005936:	601a      	str	r2, [r3, #0]
 8005938:	e005      	b.n	8005946 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800593a:	68fb      	ldr	r3, [r7, #12]
 800593c:	2200      	movs	r2, #0
 800593e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8005942:	2302      	movs	r3, #2
 8005944:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8005946:	7dfb      	ldrb	r3, [r7, #23]
}
 8005948:	4618      	mov	r0, r3
 800594a:	3718      	adds	r7, #24
 800594c:	46bd      	mov	sp, r7
 800594e:	bd80      	pop	{r7, pc}

08005950 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8005950:	b480      	push	{r7}
 8005952:	b085      	sub	sp, #20
 8005954:	af00      	add	r7, sp, #0
 8005956:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005958:	2300      	movs	r3, #0
 800595a:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8005962:	b2db      	uxtb	r3, r3
 8005964:	2b02      	cmp	r3, #2
 8005966:	d008      	beq.n	800597a <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	2204      	movs	r2, #4
 800596c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	2200      	movs	r2, #0
 8005972:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8005976:	2301      	movs	r3, #1
 8005978:	e022      	b.n	80059c0 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	681a      	ldr	r2, [r3, #0]
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	681b      	ldr	r3, [r3, #0]
 8005984:	f022 020e 	bic.w	r2, r2, #14
 8005988:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	681b      	ldr	r3, [r3, #0]
 800598e:	681a      	ldr	r2, [r3, #0]
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	f022 0201 	bic.w	r2, r2, #1
 8005998:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800599e:	f003 021c 	and.w	r2, r3, #28
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80059a6:	2101      	movs	r1, #1
 80059a8:	fa01 f202 	lsl.w	r2, r1, r2
 80059ac:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	2201      	movs	r2, #1
 80059b2:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	2200      	movs	r2, #0
 80059ba:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return status;
 80059be:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 80059c0:	4618      	mov	r0, r3
 80059c2:	3714      	adds	r7, #20
 80059c4:	46bd      	mov	sp, r7
 80059c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059ca:	4770      	bx	lr

080059cc <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80059cc:	b580      	push	{r7, lr}
 80059ce:	b084      	sub	sp, #16
 80059d0:	af00      	add	r7, sp, #0
 80059d2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80059d4:	2300      	movs	r3, #0
 80059d6:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80059de:	b2db      	uxtb	r3, r3
 80059e0:	2b02      	cmp	r3, #2
 80059e2:	d005      	beq.n	80059f0 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	2204      	movs	r2, #4
 80059e8:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 80059ea:	2301      	movs	r3, #1
 80059ec:	73fb      	strb	r3, [r7, #15]
 80059ee:	e029      	b.n	8005a44 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	681a      	ldr	r2, [r3, #0]
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	f022 020e 	bic.w	r2, r2, #14
 80059fe:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	681b      	ldr	r3, [r3, #0]
 8005a04:	681a      	ldr	r2, [r3, #0]
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	f022 0201 	bic.w	r2, r2, #1
 8005a0e:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005a14:	f003 021c 	and.w	r2, r3, #28
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a1c:	2101      	movs	r1, #1
 8005a1e:	fa01 f202 	lsl.w	r2, r1, r2
 8005a22:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	2201      	movs	r2, #1
 8005a28:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	2200      	movs	r2, #0
 8005a30:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a38:	2b00      	cmp	r3, #0
 8005a3a:	d003      	beq.n	8005a44 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a40:	6878      	ldr	r0, [r7, #4]
 8005a42:	4798      	blx	r3
    }
  }
  return status;
 8005a44:	7bfb      	ldrb	r3, [r7, #15]
}
 8005a46:	4618      	mov	r0, r3
 8005a48:	3710      	adds	r7, #16
 8005a4a:	46bd      	mov	sp, r7
 8005a4c:	bd80      	pop	{r7, pc}

08005a4e <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8005a4e:	b580      	push	{r7, lr}
 8005a50:	b084      	sub	sp, #16
 8005a52:	af00      	add	r7, sp, #0
 8005a54:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005a6a:	f003 031c 	and.w	r3, r3, #28
 8005a6e:	2204      	movs	r2, #4
 8005a70:	409a      	lsls	r2, r3
 8005a72:	68fb      	ldr	r3, [r7, #12]
 8005a74:	4013      	ands	r3, r2
 8005a76:	2b00      	cmp	r3, #0
 8005a78:	d026      	beq.n	8005ac8 <HAL_DMA_IRQHandler+0x7a>
 8005a7a:	68bb      	ldr	r3, [r7, #8]
 8005a7c:	f003 0304 	and.w	r3, r3, #4
 8005a80:	2b00      	cmp	r3, #0
 8005a82:	d021      	beq.n	8005ac8 <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	681b      	ldr	r3, [r3, #0]
 8005a88:	681b      	ldr	r3, [r3, #0]
 8005a8a:	f003 0320 	and.w	r3, r3, #32
 8005a8e:	2b00      	cmp	r3, #0
 8005a90:	d107      	bne.n	8005aa2 <HAL_DMA_IRQHandler+0x54>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	681b      	ldr	r3, [r3, #0]
 8005a96:	681a      	ldr	r2, [r3, #0]
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	681b      	ldr	r3, [r3, #0]
 8005a9c:	f022 0204 	bic.w	r2, r2, #4
 8005aa0:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005aa6:	f003 021c 	and.w	r2, r3, #28
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005aae:	2104      	movs	r1, #4
 8005ab0:	fa01 f202 	lsl.w	r2, r1, r2
 8005ab4:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if(hdma->XferHalfCpltCallback != NULL)
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005aba:	2b00      	cmp	r3, #0
 8005abc:	d071      	beq.n	8005ba2 <HAL_DMA_IRQHandler+0x154>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005ac2:	6878      	ldr	r0, [r7, #4]
 8005ac4:	4798      	blx	r3
      if(hdma->XferHalfCpltCallback != NULL)
 8005ac6:	e06c      	b.n	8005ba2 <HAL_DMA_IRQHandler+0x154>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005acc:	f003 031c 	and.w	r3, r3, #28
 8005ad0:	2202      	movs	r2, #2
 8005ad2:	409a      	lsls	r2, r3
 8005ad4:	68fb      	ldr	r3, [r7, #12]
 8005ad6:	4013      	ands	r3, r2
 8005ad8:	2b00      	cmp	r3, #0
 8005ada:	d02e      	beq.n	8005b3a <HAL_DMA_IRQHandler+0xec>
 8005adc:	68bb      	ldr	r3, [r7, #8]
 8005ade:	f003 0302 	and.w	r3, r3, #2
 8005ae2:	2b00      	cmp	r3, #0
 8005ae4:	d029      	beq.n	8005b3a <HAL_DMA_IRQHandler+0xec>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	681b      	ldr	r3, [r3, #0]
 8005aec:	f003 0320 	and.w	r3, r3, #32
 8005af0:	2b00      	cmp	r3, #0
 8005af2:	d10b      	bne.n	8005b0c <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	681a      	ldr	r2, [r3, #0]
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	f022 020a 	bic.w	r2, r2, #10
 8005b02:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	2201      	movs	r2, #1
 8005b08:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005b10:	f003 021c 	and.w	r2, r3, #28
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b18:	2102      	movs	r1, #2
 8005b1a:	fa01 f202 	lsl.w	r2, r1, r2
 8005b1e:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	2200      	movs	r2, #0
 8005b24:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if(hdma->XferCpltCallback != NULL)
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005b2c:	2b00      	cmp	r3, #0
 8005b2e:	d038      	beq.n	8005ba2 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005b34:	6878      	ldr	r0, [r7, #4]
 8005b36:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8005b38:	e033      	b.n	8005ba2 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005b3e:	f003 031c 	and.w	r3, r3, #28
 8005b42:	2208      	movs	r2, #8
 8005b44:	409a      	lsls	r2, r3
 8005b46:	68fb      	ldr	r3, [r7, #12]
 8005b48:	4013      	ands	r3, r2
 8005b4a:	2b00      	cmp	r3, #0
 8005b4c:	d02a      	beq.n	8005ba4 <HAL_DMA_IRQHandler+0x156>
 8005b4e:	68bb      	ldr	r3, [r7, #8]
 8005b50:	f003 0308 	and.w	r3, r3, #8
 8005b54:	2b00      	cmp	r3, #0
 8005b56:	d025      	beq.n	8005ba4 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	681b      	ldr	r3, [r3, #0]
 8005b5c:	681a      	ldr	r2, [r3, #0]
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	f022 020e 	bic.w	r2, r2, #14
 8005b66:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005b6c:	f003 021c 	and.w	r2, r3, #28
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b74:	2101      	movs	r1, #1
 8005b76:	fa01 f202 	lsl.w	r2, r1, r2
 8005b7a:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	2201      	movs	r2, #1
 8005b80:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	2201      	movs	r2, #1
 8005b86:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	2200      	movs	r2, #0
 8005b8e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005b96:	2b00      	cmp	r3, #0
 8005b98:	d004      	beq.n	8005ba4 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005b9e:	6878      	ldr	r0, [r7, #4]
 8005ba0:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8005ba2:	bf00      	nop
 8005ba4:	bf00      	nop
}
 8005ba6:	3710      	adds	r7, #16
 8005ba8:	46bd      	mov	sp, r7
 8005baa:	bd80      	pop	{r7, pc}

08005bac <HAL_DMA_GetError>:
  * @param  hdma : pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8005bac:	b480      	push	{r7}
 8005bae:	b083      	sub	sp, #12
 8005bb0:	af00      	add	r7, sp, #0
 8005bb2:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
}
 8005bb8:	4618      	mov	r0, r3
 8005bba:	370c      	adds	r7, #12
 8005bbc:	46bd      	mov	sp, r7
 8005bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bc2:	4770      	bx	lr

08005bc4 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005bc4:	b480      	push	{r7}
 8005bc6:	b085      	sub	sp, #20
 8005bc8:	af00      	add	r7, sp, #0
 8005bca:	60f8      	str	r0, [r7, #12]
 8005bcc:	60b9      	str	r1, [r7, #8]
 8005bce:	607a      	str	r2, [r7, #4]
 8005bd0:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8005bd2:	68fb      	ldr	r3, [r7, #12]
 8005bd4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005bd6:	f003 021c 	and.w	r2, r3, #28
 8005bda:	68fb      	ldr	r3, [r7, #12]
 8005bdc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005bde:	2101      	movs	r1, #1
 8005be0:	fa01 f202 	lsl.w	r2, r1, r2
 8005be4:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8005be6:	68fb      	ldr	r3, [r7, #12]
 8005be8:	681b      	ldr	r3, [r3, #0]
 8005bea:	683a      	ldr	r2, [r7, #0]
 8005bec:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8005bee:	68fb      	ldr	r3, [r7, #12]
 8005bf0:	689b      	ldr	r3, [r3, #8]
 8005bf2:	2b10      	cmp	r3, #16
 8005bf4:	d108      	bne.n	8005c08 <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8005bf6:	68fb      	ldr	r3, [r7, #12]
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	687a      	ldr	r2, [r7, #4]
 8005bfc:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8005bfe:	68fb      	ldr	r3, [r7, #12]
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	68ba      	ldr	r2, [r7, #8]
 8005c04:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8005c06:	e007      	b.n	8005c18 <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 8005c08:	68fb      	ldr	r3, [r7, #12]
 8005c0a:	681b      	ldr	r3, [r3, #0]
 8005c0c:	68ba      	ldr	r2, [r7, #8]
 8005c0e:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8005c10:	68fb      	ldr	r3, [r7, #12]
 8005c12:	681b      	ldr	r3, [r3, #0]
 8005c14:	687a      	ldr	r2, [r7, #4]
 8005c16:	60da      	str	r2, [r3, #12]
}
 8005c18:	bf00      	nop
 8005c1a:	3714      	adds	r7, #20
 8005c1c:	46bd      	mov	sp, r7
 8005c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c22:	4770      	bx	lr

08005c24 <HAL_FLASH_Program>:
  *                are stored the data for the row fast program
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8005c24:	b580      	push	{r7, lr}
 8005c26:	b086      	sub	sp, #24
 8005c28:	af00      	add	r7, sp, #0
 8005c2a:	60f8      	str	r0, [r7, #12]
 8005c2c:	60b9      	str	r1, [r7, #8]
 8005c2e:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status;
  uint32_t prog_bit = 0;
 8005c32:	2300      	movs	r3, #0
 8005c34:	613b      	str	r3, [r7, #16]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8005c36:	4b2f      	ldr	r3, [pc, #188]	; (8005cf4 <HAL_FLASH_Program+0xd0>)
 8005c38:	781b      	ldrb	r3, [r3, #0]
 8005c3a:	2b01      	cmp	r3, #1
 8005c3c:	d101      	bne.n	8005c42 <HAL_FLASH_Program+0x1e>
 8005c3e:	2302      	movs	r3, #2
 8005c40:	e053      	b.n	8005cea <HAL_FLASH_Program+0xc6>
 8005c42:	4b2c      	ldr	r3, [pc, #176]	; (8005cf4 <HAL_FLASH_Program+0xd0>)
 8005c44:	2201      	movs	r2, #1
 8005c46:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8005c48:	f24c 3050 	movw	r0, #50000	; 0xc350
 8005c4c:	f000 f884 	bl	8005d58 <FLASH_WaitForLastOperation>
 8005c50:	4603      	mov	r3, r0
 8005c52:	75fb      	strb	r3, [r7, #23]

  if(status == HAL_OK)
 8005c54:	7dfb      	ldrb	r3, [r7, #23]
 8005c56:	2b00      	cmp	r3, #0
 8005c58:	d143      	bne.n	8005ce2 <HAL_FLASH_Program+0xbe>
  {
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8005c5a:	4b26      	ldr	r3, [pc, #152]	; (8005cf4 <HAL_FLASH_Program+0xd0>)
 8005c5c:	2200      	movs	r2, #0
 8005c5e:	605a      	str	r2, [r3, #4]

    /* Deactivate the data cache if they are activated to avoid data misbehavior */
    if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U)
 8005c60:	4b25      	ldr	r3, [pc, #148]	; (8005cf8 <HAL_FLASH_Program+0xd4>)
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005c68:	2b00      	cmp	r3, #0
 8005c6a:	d009      	beq.n	8005c80 <HAL_FLASH_Program+0x5c>
    {
      /* Disable data cache  */
      __HAL_FLASH_DATA_CACHE_DISABLE();
 8005c6c:	4b22      	ldr	r3, [pc, #136]	; (8005cf8 <HAL_FLASH_Program+0xd4>)
 8005c6e:	681b      	ldr	r3, [r3, #0]
 8005c70:	4a21      	ldr	r2, [pc, #132]	; (8005cf8 <HAL_FLASH_Program+0xd4>)
 8005c72:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005c76:	6013      	str	r3, [r2, #0]
      pFlash.CacheToReactivate = FLASH_CACHE_DCACHE_ENABLED;
 8005c78:	4b1e      	ldr	r3, [pc, #120]	; (8005cf4 <HAL_FLASH_Program+0xd0>)
 8005c7a:	2202      	movs	r2, #2
 8005c7c:	771a      	strb	r2, [r3, #28]
 8005c7e:	e002      	b.n	8005c86 <HAL_FLASH_Program+0x62>
    }
    else
    {
      pFlash.CacheToReactivate = FLASH_CACHE_DISABLED;
 8005c80:	4b1c      	ldr	r3, [pc, #112]	; (8005cf4 <HAL_FLASH_Program+0xd0>)
 8005c82:	2200      	movs	r2, #0
 8005c84:	771a      	strb	r2, [r3, #28]
    }

    if(TypeProgram == FLASH_TYPEPROGRAM_DOUBLEWORD)
 8005c86:	68fb      	ldr	r3, [r7, #12]
 8005c88:	2b00      	cmp	r3, #0
 8005c8a:	d107      	bne.n	8005c9c <HAL_FLASH_Program+0x78>
    {
      /* Program double-word (64-bit) at a specified address */
      FLASH_Program_DoubleWord(Address, Data);
 8005c8c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005c90:	68b8      	ldr	r0, [r7, #8]
 8005c92:	f000 f8b9 	bl	8005e08 <FLASH_Program_DoubleWord>
      prog_bit = FLASH_CR_PG;
 8005c96:	2301      	movs	r3, #1
 8005c98:	613b      	str	r3, [r7, #16]
 8005c9a:	e010      	b.n	8005cbe <HAL_FLASH_Program+0x9a>
    }
    else if((TypeProgram == FLASH_TYPEPROGRAM_FAST) || (TypeProgram == FLASH_TYPEPROGRAM_FAST_AND_LAST))
 8005c9c:	68fb      	ldr	r3, [r7, #12]
 8005c9e:	2b01      	cmp	r3, #1
 8005ca0:	d002      	beq.n	8005ca8 <HAL_FLASH_Program+0x84>
 8005ca2:	68fb      	ldr	r3, [r7, #12]
 8005ca4:	2b02      	cmp	r3, #2
 8005ca6:	d10a      	bne.n	8005cbe <HAL_FLASH_Program+0x9a>
    {
      /* Fast program a 32 row double-word (64-bit) at a specified address */
      FLASH_Program_Fast(Address, (uint32_t)Data);
 8005ca8:	683b      	ldr	r3, [r7, #0]
 8005caa:	4619      	mov	r1, r3
 8005cac:	68b8      	ldr	r0, [r7, #8]
 8005cae:	f000 f8d1 	bl	8005e54 <FLASH_Program_Fast>

      /* If it is the last row, the bit will be cleared at the end of the operation */
      if(TypeProgram == FLASH_TYPEPROGRAM_FAST_AND_LAST)
 8005cb2:	68fb      	ldr	r3, [r7, #12]
 8005cb4:	2b02      	cmp	r3, #2
 8005cb6:	d102      	bne.n	8005cbe <HAL_FLASH_Program+0x9a>
      {
        prog_bit = FLASH_CR_FSTPG;
 8005cb8:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8005cbc:	613b      	str	r3, [r7, #16]
    {
      /* Nothing to do */
    }

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8005cbe:	f24c 3050 	movw	r0, #50000	; 0xc350
 8005cc2:	f000 f849 	bl	8005d58 <FLASH_WaitForLastOperation>
 8005cc6:	4603      	mov	r3, r0
 8005cc8:	75fb      	strb	r3, [r7, #23]

    /* If the program operation is completed, disable the PG or FSTPG Bit */
    if (prog_bit != 0U)
 8005cca:	693b      	ldr	r3, [r7, #16]
 8005ccc:	2b00      	cmp	r3, #0
 8005cce:	d006      	beq.n	8005cde <HAL_FLASH_Program+0xba>
    {
      CLEAR_BIT(FLASH->CR, prog_bit);
 8005cd0:	4b09      	ldr	r3, [pc, #36]	; (8005cf8 <HAL_FLASH_Program+0xd4>)
 8005cd2:	695a      	ldr	r2, [r3, #20]
 8005cd4:	693b      	ldr	r3, [r7, #16]
 8005cd6:	43db      	mvns	r3, r3
 8005cd8:	4907      	ldr	r1, [pc, #28]	; (8005cf8 <HAL_FLASH_Program+0xd4>)
 8005cda:	4013      	ands	r3, r2
 8005cdc:	614b      	str	r3, [r1, #20]
    }

    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();
 8005cde:	f000 f9d1 	bl	8006084 <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8005ce2:	4b04      	ldr	r3, [pc, #16]	; (8005cf4 <HAL_FLASH_Program+0xd0>)
 8005ce4:	2200      	movs	r2, #0
 8005ce6:	701a      	strb	r2, [r3, #0]

  return status;
 8005ce8:	7dfb      	ldrb	r3, [r7, #23]
}
 8005cea:	4618      	mov	r0, r3
 8005cec:	3718      	adds	r7, #24
 8005cee:	46bd      	mov	sp, r7
 8005cf0:	bd80      	pop	{r7, pc}
 8005cf2:	bf00      	nop
 8005cf4:	20000034 	.word	0x20000034
 8005cf8:	40022000 	.word	0x40022000

08005cfc <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8005cfc:	b480      	push	{r7}
 8005cfe:	b083      	sub	sp, #12
 8005d00:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8005d02:	2300      	movs	r3, #0
 8005d04:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 8005d06:	4b0b      	ldr	r3, [pc, #44]	; (8005d34 <HAL_FLASH_Unlock+0x38>)
 8005d08:	695b      	ldr	r3, [r3, #20]
 8005d0a:	2b00      	cmp	r3, #0
 8005d0c:	da0b      	bge.n	8005d26 <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8005d0e:	4b09      	ldr	r3, [pc, #36]	; (8005d34 <HAL_FLASH_Unlock+0x38>)
 8005d10:	4a09      	ldr	r2, [pc, #36]	; (8005d38 <HAL_FLASH_Unlock+0x3c>)
 8005d12:	609a      	str	r2, [r3, #8]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8005d14:	4b07      	ldr	r3, [pc, #28]	; (8005d34 <HAL_FLASH_Unlock+0x38>)
 8005d16:	4a09      	ldr	r2, [pc, #36]	; (8005d3c <HAL_FLASH_Unlock+0x40>)
 8005d18:	609a      	str	r2, [r3, #8]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 8005d1a:	4b06      	ldr	r3, [pc, #24]	; (8005d34 <HAL_FLASH_Unlock+0x38>)
 8005d1c:	695b      	ldr	r3, [r3, #20]
 8005d1e:	2b00      	cmp	r3, #0
 8005d20:	da01      	bge.n	8005d26 <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 8005d22:	2301      	movs	r3, #1
 8005d24:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 8005d26:	79fb      	ldrb	r3, [r7, #7]
}
 8005d28:	4618      	mov	r0, r3
 8005d2a:	370c      	adds	r7, #12
 8005d2c:	46bd      	mov	sp, r7
 8005d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d32:	4770      	bx	lr
 8005d34:	40022000 	.word	0x40022000
 8005d38:	45670123 	.word	0x45670123
 8005d3c:	cdef89ab 	.word	0xcdef89ab

08005d40 <HAL_FLASH_GetError>:
  *            @arg HAL_FLASH_ERROR_RD: FLASH PCROP read error
  *            @arg HAL_FLASH_ERROR_OPTV: FLASH Option validity error
  *            @arg FLASH_FLAG_PEMPTY : FLASH Boot from not programmed flash (apply only for STM32L43x/STM32L44x devices)
  */
uint32_t HAL_FLASH_GetError(void)
{
 8005d40:	b480      	push	{r7}
 8005d42:	af00      	add	r7, sp, #0
   return pFlash.ErrorCode;
 8005d44:	4b03      	ldr	r3, [pc, #12]	; (8005d54 <HAL_FLASH_GetError+0x14>)
 8005d46:	685b      	ldr	r3, [r3, #4]
}
 8005d48:	4618      	mov	r0, r3
 8005d4a:	46bd      	mov	sp, r7
 8005d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d50:	4770      	bx	lr
 8005d52:	bf00      	nop
 8005d54:	20000034 	.word	0x20000034

08005d58 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operation timeout
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 8005d58:	b580      	push	{r7, lr}
 8005d5a:	b084      	sub	sp, #16
 8005d5c:	af00      	add	r7, sp, #0
 8005d5e:	6078      	str	r0, [r7, #4]
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */

  uint32_t tickstart = HAL_GetTick();
 8005d60:	f7ff fb78 	bl	8005454 <HAL_GetTick>
 8005d64:	60f8      	str	r0, [r7, #12]
  uint32_t error;

  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 8005d66:	e00d      	b.n	8005d84 <FLASH_WaitForLastOperation+0x2c>
  {
    if(Timeout != HAL_MAX_DELAY)
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005d6e:	d009      	beq.n	8005d84 <FLASH_WaitForLastOperation+0x2c>
    {
      if((HAL_GetTick() - tickstart) >= Timeout)
 8005d70:	f7ff fb70 	bl	8005454 <HAL_GetTick>
 8005d74:	4602      	mov	r2, r0
 8005d76:	68fb      	ldr	r3, [r7, #12]
 8005d78:	1ad3      	subs	r3, r2, r3
 8005d7a:	687a      	ldr	r2, [r7, #4]
 8005d7c:	429a      	cmp	r2, r3
 8005d7e:	d801      	bhi.n	8005d84 <FLASH_WaitForLastOperation+0x2c>
      {
        return HAL_TIMEOUT;
 8005d80:	2303      	movs	r3, #3
 8005d82:	e036      	b.n	8005df2 <FLASH_WaitForLastOperation+0x9a>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 8005d84:	4b1d      	ldr	r3, [pc, #116]	; (8005dfc <FLASH_WaitForLastOperation+0xa4>)
 8005d86:	691b      	ldr	r3, [r3, #16]
 8005d88:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005d8c:	2b00      	cmp	r3, #0
 8005d8e:	d1eb      	bne.n	8005d68 <FLASH_WaitForLastOperation+0x10>
      }
    }
  }

  error = (FLASH->SR & FLASH_FLAG_SR_ERRORS);
 8005d90:	4b1a      	ldr	r3, [pc, #104]	; (8005dfc <FLASH_WaitForLastOperation+0xa4>)
 8005d92:	691a      	ldr	r2, [r3, #16]
 8005d94:	4b1a      	ldr	r3, [pc, #104]	; (8005e00 <FLASH_WaitForLastOperation+0xa8>)
 8005d96:	4013      	ands	r3, r2
 8005d98:	60bb      	str	r3, [r7, #8]

  if(error != 0u)
 8005d9a:	68bb      	ldr	r3, [r7, #8]
 8005d9c:	2b00      	cmp	r3, #0
 8005d9e:	d01e      	beq.n	8005dde <FLASH_WaitForLastOperation+0x86>
  {
    /*Save the error code*/
    pFlash.ErrorCode |= error;
 8005da0:	4b18      	ldr	r3, [pc, #96]	; (8005e04 <FLASH_WaitForLastOperation+0xac>)
 8005da2:	685a      	ldr	r2, [r3, #4]
 8005da4:	68bb      	ldr	r3, [r7, #8]
 8005da6:	4313      	orrs	r3, r2
 8005da8:	4a16      	ldr	r2, [pc, #88]	; (8005e04 <FLASH_WaitForLastOperation+0xac>)
 8005daa:	6053      	str	r3, [r2, #4]

    /* Clear error programming flags */
    __HAL_FLASH_CLEAR_FLAG(error);
 8005dac:	68bb      	ldr	r3, [r7, #8]
 8005dae:	f003 4340 	and.w	r3, r3, #3221225472	; 0xc0000000
 8005db2:	2b00      	cmp	r3, #0
 8005db4:	d007      	beq.n	8005dc6 <FLASH_WaitForLastOperation+0x6e>
 8005db6:	4b11      	ldr	r3, [pc, #68]	; (8005dfc <FLASH_WaitForLastOperation+0xa4>)
 8005db8:	699a      	ldr	r2, [r3, #24]
 8005dba:	68bb      	ldr	r3, [r7, #8]
 8005dbc:	f003 4340 	and.w	r3, r3, #3221225472	; 0xc0000000
 8005dc0:	490e      	ldr	r1, [pc, #56]	; (8005dfc <FLASH_WaitForLastOperation+0xa4>)
 8005dc2:	4313      	orrs	r3, r2
 8005dc4:	618b      	str	r3, [r1, #24]
 8005dc6:	68bb      	ldr	r3, [r7, #8]
 8005dc8:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 8005dcc:	2b00      	cmp	r3, #0
 8005dce:	d004      	beq.n	8005dda <FLASH_WaitForLastOperation+0x82>
 8005dd0:	4a0a      	ldr	r2, [pc, #40]	; (8005dfc <FLASH_WaitForLastOperation+0xa4>)
 8005dd2:	68bb      	ldr	r3, [r7, #8]
 8005dd4:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 8005dd8:	6113      	str	r3, [r2, #16]

    return HAL_ERROR;
 8005dda:	2301      	movs	r3, #1
 8005ddc:	e009      	b.n	8005df2 <FLASH_WaitForLastOperation+0x9a>
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 8005dde:	4b07      	ldr	r3, [pc, #28]	; (8005dfc <FLASH_WaitForLastOperation+0xa4>)
 8005de0:	691b      	ldr	r3, [r3, #16]
 8005de2:	f003 0301 	and.w	r3, r3, #1
 8005de6:	2b00      	cmp	r3, #0
 8005de8:	d002      	beq.n	8005df0 <FLASH_WaitForLastOperation+0x98>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8005dea:	4b04      	ldr	r3, [pc, #16]	; (8005dfc <FLASH_WaitForLastOperation+0xa4>)
 8005dec:	2201      	movs	r2, #1
 8005dee:	611a      	str	r2, [r3, #16]
  }

  /* If there is an error flag set */
  return HAL_OK;
 8005df0:	2300      	movs	r3, #0
}
 8005df2:	4618      	mov	r0, r3
 8005df4:	3710      	adds	r7, #16
 8005df6:	46bd      	mov	sp, r7
 8005df8:	bd80      	pop	{r7, pc}
 8005dfa:	bf00      	nop
 8005dfc:	40022000 	.word	0x40022000
 8005e00:	0002c3fa 	.word	0x0002c3fa
 8005e04:	20000034 	.word	0x20000034

08005e08 <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 8005e08:	b480      	push	{r7}
 8005e0a:	b085      	sub	sp, #20
 8005e0c:	af00      	add	r7, sp, #0
 8005e0e:	60f8      	str	r0, [r7, #12]
 8005e10:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_PROGRAM_ADDRESS(Address));

  /* Set PG bit */
  SET_BIT(FLASH->CR, FLASH_CR_PG);
 8005e14:	4b0e      	ldr	r3, [pc, #56]	; (8005e50 <FLASH_Program_DoubleWord+0x48>)
 8005e16:	695b      	ldr	r3, [r3, #20]
 8005e18:	4a0d      	ldr	r2, [pc, #52]	; (8005e50 <FLASH_Program_DoubleWord+0x48>)
 8005e1a:	f043 0301 	orr.w	r3, r3, #1
 8005e1e:	6153      	str	r3, [r2, #20]

  /* Program first word */
  *(__IO uint32_t*)Address = (uint32_t)Data;
 8005e20:	68fb      	ldr	r3, [r7, #12]
 8005e22:	683a      	ldr	r2, [r7, #0]
 8005e24:	601a      	str	r2, [r3, #0]
           so that all instructions following the ISB are fetched from cache or memory,
           after the instruction has been completed.
 */
__STATIC_FORCEINLINE void __ISB(void)
{
  __ASM volatile ("isb 0xF":::"memory");
 8005e26:	f3bf 8f6f 	isb	sy
}
 8005e2a:	bf00      	nop
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(__IO uint32_t*)(Address+4U) = (uint32_t)(Data >> 32);
 8005e2c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005e30:	f04f 0200 	mov.w	r2, #0
 8005e34:	f04f 0300 	mov.w	r3, #0
 8005e38:	000a      	movs	r2, r1
 8005e3a:	2300      	movs	r3, #0
 8005e3c:	68f9      	ldr	r1, [r7, #12]
 8005e3e:	3104      	adds	r1, #4
 8005e40:	4613      	mov	r3, r2
 8005e42:	600b      	str	r3, [r1, #0]
}
 8005e44:	bf00      	nop
 8005e46:	3714      	adds	r7, #20
 8005e48:	46bd      	mov	sp, r7
 8005e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e4e:	4770      	bx	lr
 8005e50:	40022000 	.word	0x40022000

08005e54 <FLASH_Program_Fast>:
  * @param  Address specifies the address to be programmed.
  * @param  DataAddress specifies the address where the data are stored.
  * @retval None
  */
static void FLASH_Program_Fast(uint32_t Address, uint32_t DataAddress)
{
 8005e54:	b480      	push	{r7}
 8005e56:	b089      	sub	sp, #36	; 0x24
 8005e58:	af00      	add	r7, sp, #0
 8005e5a:	6078      	str	r0, [r7, #4]
 8005e5c:	6039      	str	r1, [r7, #0]
  uint32_t primask_bit;
  uint8_t row_index = (2*FLASH_NB_DOUBLE_WORDS_IN_ROW);
 8005e5e:	2340      	movs	r3, #64	; 0x40
 8005e60:	77fb      	strb	r3, [r7, #31]
  __IO uint32_t *dest_addr = (__IO uint32_t*)Address;
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	61bb      	str	r3, [r7, #24]
  __IO uint32_t *src_addr = (__IO uint32_t*)DataAddress;
 8005e66:	683b      	ldr	r3, [r7, #0]
 8005e68:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_FLASH_MAIN_MEM_ADDRESS(Address));

  /* Set FSTPG bit */
  SET_BIT(FLASH->CR, FLASH_CR_FSTPG);
 8005e6a:	4b14      	ldr	r3, [pc, #80]	; (8005ebc <FLASH_Program_Fast+0x68>)
 8005e6c:	695b      	ldr	r3, [r3, #20]
 8005e6e:	4a13      	ldr	r2, [pc, #76]	; (8005ebc <FLASH_Program_Fast+0x68>)
 8005e70:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005e74:	6153      	str	r3, [r2, #20]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005e76:	f3ef 8310 	mrs	r3, PRIMASK
 8005e7a:	60fb      	str	r3, [r7, #12]
  return(result);
 8005e7c:	68fb      	ldr	r3, [r7, #12]

  /* Disable interrupts to avoid any interruption during the loop */
  primask_bit = __get_PRIMASK();
 8005e7e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 8005e80:	b672      	cpsid	i
}
 8005e82:	bf00      	nop
  __disable_irq();

  /* Program the double word of the row */
  do
  {
    *dest_addr = *src_addr;
 8005e84:	697b      	ldr	r3, [r7, #20]
 8005e86:	681a      	ldr	r2, [r3, #0]
 8005e88:	69bb      	ldr	r3, [r7, #24]
 8005e8a:	601a      	str	r2, [r3, #0]
    dest_addr++;
 8005e8c:	69bb      	ldr	r3, [r7, #24]
 8005e8e:	3304      	adds	r3, #4
 8005e90:	61bb      	str	r3, [r7, #24]
    src_addr++;
 8005e92:	697b      	ldr	r3, [r7, #20]
 8005e94:	3304      	adds	r3, #4
 8005e96:	617b      	str	r3, [r7, #20]
    row_index--;
 8005e98:	7ffb      	ldrb	r3, [r7, #31]
 8005e9a:	3b01      	subs	r3, #1
 8005e9c:	77fb      	strb	r3, [r7, #31]
  } while (row_index != 0U);
 8005e9e:	7ffb      	ldrb	r3, [r7, #31]
 8005ea0:	2b00      	cmp	r3, #0
 8005ea2:	d1ef      	bne.n	8005e84 <FLASH_Program_Fast+0x30>
 8005ea4:	693b      	ldr	r3, [r7, #16]
 8005ea6:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005ea8:	68bb      	ldr	r3, [r7, #8]
 8005eaa:	f383 8810 	msr	PRIMASK, r3
}
 8005eae:	bf00      	nop

  /* Re-enable the interrupts */
  __set_PRIMASK(primask_bit);
}
 8005eb0:	bf00      	nop
 8005eb2:	3724      	adds	r7, #36	; 0x24
 8005eb4:	46bd      	mov	sp, r7
 8005eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eba:	4770      	bx	lr
 8005ebc:	40022000 	.word	0x40022000

08005ec0 <HAL_FLASHEx_Erase>:
  *         the pages have been correctly erased)
  *
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError)
{
 8005ec0:	b580      	push	{r7, lr}
 8005ec2:	b084      	sub	sp, #16
 8005ec4:	af00      	add	r7, sp, #0
 8005ec6:	6078      	str	r0, [r7, #4]
 8005ec8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t page_index;

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8005eca:	4b4b      	ldr	r3, [pc, #300]	; (8005ff8 <HAL_FLASHEx_Erase+0x138>)
 8005ecc:	781b      	ldrb	r3, [r3, #0]
 8005ece:	2b01      	cmp	r3, #1
 8005ed0:	d101      	bne.n	8005ed6 <HAL_FLASHEx_Erase+0x16>
 8005ed2:	2302      	movs	r3, #2
 8005ed4:	e08b      	b.n	8005fee <HAL_FLASHEx_Erase+0x12e>
 8005ed6:	4b48      	ldr	r3, [pc, #288]	; (8005ff8 <HAL_FLASHEx_Erase+0x138>)
 8005ed8:	2201      	movs	r2, #1
 8005eda:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8005edc:	f24c 3050 	movw	r0, #50000	; 0xc350
 8005ee0:	f7ff ff3a 	bl	8005d58 <FLASH_WaitForLastOperation>
 8005ee4:	4603      	mov	r3, r0
 8005ee6:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 8005ee8:	7bfb      	ldrb	r3, [r7, #15]
 8005eea:	2b00      	cmp	r3, #0
 8005eec:	d17b      	bne.n	8005fe6 <HAL_FLASHEx_Erase+0x126>
  {
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8005eee:	4b42      	ldr	r3, [pc, #264]	; (8005ff8 <HAL_FLASHEx_Erase+0x138>)
 8005ef0:	2200      	movs	r2, #0
 8005ef2:	605a      	str	r2, [r3, #4]

    /* Deactivate the cache if they are activated to avoid data misbehavior */
    if(READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != 0U)
 8005ef4:	4b41      	ldr	r3, [pc, #260]	; (8005ffc <HAL_FLASHEx_Erase+0x13c>)
 8005ef6:	681b      	ldr	r3, [r3, #0]
 8005ef8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005efc:	2b00      	cmp	r3, #0
 8005efe:	d019      	beq.n	8005f34 <HAL_FLASHEx_Erase+0x74>
    {
      /* Disable instruction cache  */
      __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 8005f00:	4b3e      	ldr	r3, [pc, #248]	; (8005ffc <HAL_FLASHEx_Erase+0x13c>)
 8005f02:	681b      	ldr	r3, [r3, #0]
 8005f04:	4a3d      	ldr	r2, [pc, #244]	; (8005ffc <HAL_FLASHEx_Erase+0x13c>)
 8005f06:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005f0a:	6013      	str	r3, [r2, #0]

      if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U)
 8005f0c:	4b3b      	ldr	r3, [pc, #236]	; (8005ffc <HAL_FLASHEx_Erase+0x13c>)
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005f14:	2b00      	cmp	r3, #0
 8005f16:	d009      	beq.n	8005f2c <HAL_FLASHEx_Erase+0x6c>
      {
        /* Disable data cache  */
        __HAL_FLASH_DATA_CACHE_DISABLE();
 8005f18:	4b38      	ldr	r3, [pc, #224]	; (8005ffc <HAL_FLASHEx_Erase+0x13c>)
 8005f1a:	681b      	ldr	r3, [r3, #0]
 8005f1c:	4a37      	ldr	r2, [pc, #220]	; (8005ffc <HAL_FLASHEx_Erase+0x13c>)
 8005f1e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005f22:	6013      	str	r3, [r2, #0]
        pFlash.CacheToReactivate = FLASH_CACHE_ICACHE_DCACHE_ENABLED;
 8005f24:	4b34      	ldr	r3, [pc, #208]	; (8005ff8 <HAL_FLASHEx_Erase+0x138>)
 8005f26:	2203      	movs	r2, #3
 8005f28:	771a      	strb	r2, [r3, #28]
 8005f2a:	e016      	b.n	8005f5a <HAL_FLASHEx_Erase+0x9a>
      }
      else
      {
        pFlash.CacheToReactivate = FLASH_CACHE_ICACHE_ENABLED;
 8005f2c:	4b32      	ldr	r3, [pc, #200]	; (8005ff8 <HAL_FLASHEx_Erase+0x138>)
 8005f2e:	2201      	movs	r2, #1
 8005f30:	771a      	strb	r2, [r3, #28]
 8005f32:	e012      	b.n	8005f5a <HAL_FLASHEx_Erase+0x9a>
      }
    }
    else if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U)
 8005f34:	4b31      	ldr	r3, [pc, #196]	; (8005ffc <HAL_FLASHEx_Erase+0x13c>)
 8005f36:	681b      	ldr	r3, [r3, #0]
 8005f38:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005f3c:	2b00      	cmp	r3, #0
 8005f3e:	d009      	beq.n	8005f54 <HAL_FLASHEx_Erase+0x94>
    {
      /* Disable data cache  */
      __HAL_FLASH_DATA_CACHE_DISABLE();
 8005f40:	4b2e      	ldr	r3, [pc, #184]	; (8005ffc <HAL_FLASHEx_Erase+0x13c>)
 8005f42:	681b      	ldr	r3, [r3, #0]
 8005f44:	4a2d      	ldr	r2, [pc, #180]	; (8005ffc <HAL_FLASHEx_Erase+0x13c>)
 8005f46:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005f4a:	6013      	str	r3, [r2, #0]
      pFlash.CacheToReactivate = FLASH_CACHE_DCACHE_ENABLED;
 8005f4c:	4b2a      	ldr	r3, [pc, #168]	; (8005ff8 <HAL_FLASHEx_Erase+0x138>)
 8005f4e:	2202      	movs	r2, #2
 8005f50:	771a      	strb	r2, [r3, #28]
 8005f52:	e002      	b.n	8005f5a <HAL_FLASHEx_Erase+0x9a>
    }
    else
    {
      pFlash.CacheToReactivate = FLASH_CACHE_DISABLED;
 8005f54:	4b28      	ldr	r3, [pc, #160]	; (8005ff8 <HAL_FLASHEx_Erase+0x138>)
 8005f56:	2200      	movs	r2, #0
 8005f58:	771a      	strb	r2, [r3, #28]
    }

    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	681b      	ldr	r3, [r3, #0]
 8005f5e:	2b01      	cmp	r3, #1
 8005f60:	d111      	bne.n	8005f86 <HAL_FLASHEx_Erase+0xc6>
    {
      /* Mass erase to be done */
      FLASH_MassErase(pEraseInit->Banks);
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	685b      	ldr	r3, [r3, #4]
 8005f66:	4618      	mov	r0, r3
 8005f68:	f000 f84a 	bl	8006000 <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8005f6c:	f24c 3050 	movw	r0, #50000	; 0xc350
 8005f70:	f7ff fef2 	bl	8005d58 <FLASH_WaitForLastOperation>
 8005f74:	4603      	mov	r3, r0
 8005f76:	73fb      	strb	r3, [r7, #15]
    defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined (STM32L4S9xx)
      /* If the erase operation is completed, disable the MER1 and MER2 Bits */
      CLEAR_BIT(FLASH->CR, (FLASH_CR_MER1 | FLASH_CR_MER2));
#else
      /* If the erase operation is completed, disable the MER1 Bit */
      CLEAR_BIT(FLASH->CR, (FLASH_CR_MER1));
 8005f78:	4b20      	ldr	r3, [pc, #128]	; (8005ffc <HAL_FLASHEx_Erase+0x13c>)
 8005f7a:	695b      	ldr	r3, [r3, #20]
 8005f7c:	4a1f      	ldr	r2, [pc, #124]	; (8005ffc <HAL_FLASHEx_Erase+0x13c>)
 8005f7e:	f023 0304 	bic.w	r3, r3, #4
 8005f82:	6153      	str	r3, [r2, #20]
 8005f84:	e02d      	b.n	8005fe2 <HAL_FLASHEx_Erase+0x122>
#endif
    }
    else
    {
      /*Initialization of PageError variable*/
      *PageError = 0xFFFFFFFFU;
 8005f86:	683b      	ldr	r3, [r7, #0]
 8005f88:	f04f 32ff 	mov.w	r2, #4294967295
 8005f8c:	601a      	str	r2, [r3, #0]

      for(page_index = pEraseInit->Page; page_index < (pEraseInit->Page + pEraseInit->NbPages); page_index++)
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	689b      	ldr	r3, [r3, #8]
 8005f92:	60bb      	str	r3, [r7, #8]
 8005f94:	e01d      	b.n	8005fd2 <HAL_FLASHEx_Erase+0x112>
      {
        FLASH_PageErase(page_index, pEraseInit->Banks);
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	685b      	ldr	r3, [r3, #4]
 8005f9a:	4619      	mov	r1, r3
 8005f9c:	68b8      	ldr	r0, [r7, #8]
 8005f9e:	f000 f84d 	bl	800603c <FLASH_PageErase>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8005fa2:	f24c 3050 	movw	r0, #50000	; 0xc350
 8005fa6:	f7ff fed7 	bl	8005d58 <FLASH_WaitForLastOperation>
 8005faa:	4603      	mov	r3, r0
 8005fac:	73fb      	strb	r3, [r7, #15]

        /* If the erase operation is completed, disable the PER Bit */
        CLEAR_BIT(FLASH->CR, (FLASH_CR_PER | FLASH_CR_PNB));
 8005fae:	4b13      	ldr	r3, [pc, #76]	; (8005ffc <HAL_FLASHEx_Erase+0x13c>)
 8005fb0:	695b      	ldr	r3, [r3, #20]
 8005fb2:	4a12      	ldr	r2, [pc, #72]	; (8005ffc <HAL_FLASHEx_Erase+0x13c>)
 8005fb4:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8005fb8:	f023 0302 	bic.w	r3, r3, #2
 8005fbc:	6153      	str	r3, [r2, #20]

        if (status != HAL_OK)
 8005fbe:	7bfb      	ldrb	r3, [r7, #15]
 8005fc0:	2b00      	cmp	r3, #0
 8005fc2:	d003      	beq.n	8005fcc <HAL_FLASHEx_Erase+0x10c>
        {
          /* In case of error, stop erase procedure and return the faulty address */
          *PageError = page_index;
 8005fc4:	683b      	ldr	r3, [r7, #0]
 8005fc6:	68ba      	ldr	r2, [r7, #8]
 8005fc8:	601a      	str	r2, [r3, #0]
          break;
 8005fca:	e00a      	b.n	8005fe2 <HAL_FLASHEx_Erase+0x122>
      for(page_index = pEraseInit->Page; page_index < (pEraseInit->Page + pEraseInit->NbPages); page_index++)
 8005fcc:	68bb      	ldr	r3, [r7, #8]
 8005fce:	3301      	adds	r3, #1
 8005fd0:	60bb      	str	r3, [r7, #8]
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	689a      	ldr	r2, [r3, #8]
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	68db      	ldr	r3, [r3, #12]
 8005fda:	4413      	add	r3, r2
 8005fdc:	68ba      	ldr	r2, [r7, #8]
 8005fde:	429a      	cmp	r2, r3
 8005fe0:	d3d9      	bcc.n	8005f96 <HAL_FLASHEx_Erase+0xd6>
        }
      }
    }

    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();
 8005fe2:	f000 f84f 	bl	8006084 <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8005fe6:	4b04      	ldr	r3, [pc, #16]	; (8005ff8 <HAL_FLASHEx_Erase+0x138>)
 8005fe8:	2200      	movs	r2, #0
 8005fea:	701a      	strb	r2, [r3, #0]

  return status;
 8005fec:	7bfb      	ldrb	r3, [r7, #15]
}
 8005fee:	4618      	mov	r0, r3
 8005ff0:	3710      	adds	r7, #16
 8005ff2:	46bd      	mov	sp, r7
 8005ff4:	bd80      	pop	{r7, pc}
 8005ff6:	bf00      	nop
 8005ff8:	20000034 	.word	0x20000034
 8005ffc:	40022000 	.word	0x40022000

08006000 <FLASH_MassErase>:
  *            @arg FLASH_BANK_2: Bank2 to be erased
  *            @arg FLASH_BANK_BOTH: Bank1 and Bank2 to be erased
  * @retval None
  */
static void FLASH_MassErase(uint32_t Banks)
{
 8006000:	b480      	push	{r7}
 8006002:	b083      	sub	sp, #12
 8006004:	af00      	add	r7, sp, #0
 8006006:	6078      	str	r0, [r7, #4]
  {
    /* Check the parameters */
    assert_param(IS_FLASH_BANK(Banks));

    /* Set the Mass Erase Bit for the bank 1 if requested */
    if((Banks & FLASH_BANK_1) != 0U)
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	f003 0301 	and.w	r3, r3, #1
 800600e:	2b00      	cmp	r3, #0
 8006010:	d005      	beq.n	800601e <FLASH_MassErase+0x1e>
    {
      SET_BIT(FLASH->CR, FLASH_CR_MER1);
 8006012:	4b09      	ldr	r3, [pc, #36]	; (8006038 <FLASH_MassErase+0x38>)
 8006014:	695b      	ldr	r3, [r3, #20]
 8006016:	4a08      	ldr	r2, [pc, #32]	; (8006038 <FLASH_MassErase+0x38>)
 8006018:	f043 0304 	orr.w	r3, r3, #4
 800601c:	6153      	str	r3, [r2, #20]
    SET_BIT(FLASH->CR, (FLASH_CR_MER1 | FLASH_CR_MER2));
  }
#endif

  /* Proceed to erase all sectors */
  SET_BIT(FLASH->CR, FLASH_CR_STRT);
 800601e:	4b06      	ldr	r3, [pc, #24]	; (8006038 <FLASH_MassErase+0x38>)
 8006020:	695b      	ldr	r3, [r3, #20]
 8006022:	4a05      	ldr	r2, [pc, #20]	; (8006038 <FLASH_MassErase+0x38>)
 8006024:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006028:	6153      	str	r3, [r2, #20]
}
 800602a:	bf00      	nop
 800602c:	370c      	adds	r7, #12
 800602e:	46bd      	mov	sp, r7
 8006030:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006034:	4770      	bx	lr
 8006036:	bf00      	nop
 8006038:	40022000 	.word	0x40022000

0800603c <FLASH_PageErase>:
  *            @arg FLASH_BANK_1: Page in bank 1 to be erased
  *            @arg FLASH_BANK_2: Page in bank 2 to be erased
  * @retval None
  */
void FLASH_PageErase(uint32_t Page, uint32_t Banks)
{
 800603c:	b480      	push	{r7}
 800603e:	b083      	sub	sp, #12
 8006040:	af00      	add	r7, sp, #0
 8006042:	6078      	str	r0, [r7, #4]
 8006044:	6039      	str	r1, [r7, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Banks);
#endif

  /* Proceed to erase the page */
  MODIFY_REG(FLASH->CR, FLASH_CR_PNB, ((Page & 0xFFU) << FLASH_CR_PNB_Pos));
 8006046:	4b0e      	ldr	r3, [pc, #56]	; (8006080 <FLASH_PageErase+0x44>)
 8006048:	695b      	ldr	r3, [r3, #20]
 800604a:	f423 62ff 	bic.w	r2, r3, #2040	; 0x7f8
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	00db      	lsls	r3, r3, #3
 8006052:	f403 63ff 	and.w	r3, r3, #2040	; 0x7f8
 8006056:	490a      	ldr	r1, [pc, #40]	; (8006080 <FLASH_PageErase+0x44>)
 8006058:	4313      	orrs	r3, r2
 800605a:	614b      	str	r3, [r1, #20]
  SET_BIT(FLASH->CR, FLASH_CR_PER);
 800605c:	4b08      	ldr	r3, [pc, #32]	; (8006080 <FLASH_PageErase+0x44>)
 800605e:	695b      	ldr	r3, [r3, #20]
 8006060:	4a07      	ldr	r2, [pc, #28]	; (8006080 <FLASH_PageErase+0x44>)
 8006062:	f043 0302 	orr.w	r3, r3, #2
 8006066:	6153      	str	r3, [r2, #20]
  SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8006068:	4b05      	ldr	r3, [pc, #20]	; (8006080 <FLASH_PageErase+0x44>)
 800606a:	695b      	ldr	r3, [r3, #20]
 800606c:	4a04      	ldr	r2, [pc, #16]	; (8006080 <FLASH_PageErase+0x44>)
 800606e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006072:	6153      	str	r3, [r2, #20]
}
 8006074:	bf00      	nop
 8006076:	370c      	adds	r7, #12
 8006078:	46bd      	mov	sp, r7
 800607a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800607e:	4770      	bx	lr
 8006080:	40022000 	.word	0x40022000

08006084 <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches.
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 8006084:	b480      	push	{r7}
 8006086:	b083      	sub	sp, #12
 8006088:	af00      	add	r7, sp, #0
  FLASH_CacheTypeDef cache = pFlash.CacheToReactivate;
 800608a:	4b1e      	ldr	r3, [pc, #120]	; (8006104 <FLASH_FlushCaches+0x80>)
 800608c:	7f1b      	ldrb	r3, [r3, #28]
 800608e:	71fb      	strb	r3, [r7, #7]

  /* Flush instruction cache  */
  if((cache == FLASH_CACHE_ICACHE_ENABLED) ||
 8006090:	79fb      	ldrb	r3, [r7, #7]
 8006092:	2b01      	cmp	r3, #1
 8006094:	d002      	beq.n	800609c <FLASH_FlushCaches+0x18>
 8006096:	79fb      	ldrb	r3, [r7, #7]
 8006098:	2b03      	cmp	r3, #3
 800609a:	d111      	bne.n	80060c0 <FLASH_FlushCaches+0x3c>
     (cache == FLASH_CACHE_ICACHE_DCACHE_ENABLED))
  {
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 800609c:	4b1a      	ldr	r3, [pc, #104]	; (8006108 <FLASH_FlushCaches+0x84>)
 800609e:	681b      	ldr	r3, [r3, #0]
 80060a0:	4a19      	ldr	r2, [pc, #100]	; (8006108 <FLASH_FlushCaches+0x84>)
 80060a2:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80060a6:	6013      	str	r3, [r2, #0]
 80060a8:	4b17      	ldr	r3, [pc, #92]	; (8006108 <FLASH_FlushCaches+0x84>)
 80060aa:	681b      	ldr	r3, [r3, #0]
 80060ac:	4a16      	ldr	r2, [pc, #88]	; (8006108 <FLASH_FlushCaches+0x84>)
 80060ae:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80060b2:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80060b4:	4b14      	ldr	r3, [pc, #80]	; (8006108 <FLASH_FlushCaches+0x84>)
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	4a13      	ldr	r2, [pc, #76]	; (8006108 <FLASH_FlushCaches+0x84>)
 80060ba:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80060be:	6013      	str	r3, [r2, #0]
  }

  /* Flush data cache */
  if((cache == FLASH_CACHE_DCACHE_ENABLED) ||
 80060c0:	79fb      	ldrb	r3, [r7, #7]
 80060c2:	2b02      	cmp	r3, #2
 80060c4:	d002      	beq.n	80060cc <FLASH_FlushCaches+0x48>
 80060c6:	79fb      	ldrb	r3, [r7, #7]
 80060c8:	2b03      	cmp	r3, #3
 80060ca:	d111      	bne.n	80060f0 <FLASH_FlushCaches+0x6c>
     (cache == FLASH_CACHE_ICACHE_DCACHE_ENABLED))
  {
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 80060cc:	4b0e      	ldr	r3, [pc, #56]	; (8006108 <FLASH_FlushCaches+0x84>)
 80060ce:	681b      	ldr	r3, [r3, #0]
 80060d0:	4a0d      	ldr	r2, [pc, #52]	; (8006108 <FLASH_FlushCaches+0x84>)
 80060d2:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80060d6:	6013      	str	r3, [r2, #0]
 80060d8:	4b0b      	ldr	r3, [pc, #44]	; (8006108 <FLASH_FlushCaches+0x84>)
 80060da:	681b      	ldr	r3, [r3, #0]
 80060dc:	4a0a      	ldr	r2, [pc, #40]	; (8006108 <FLASH_FlushCaches+0x84>)
 80060de:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80060e2:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 80060e4:	4b08      	ldr	r3, [pc, #32]	; (8006108 <FLASH_FlushCaches+0x84>)
 80060e6:	681b      	ldr	r3, [r3, #0]
 80060e8:	4a07      	ldr	r2, [pc, #28]	; (8006108 <FLASH_FlushCaches+0x84>)
 80060ea:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80060ee:	6013      	str	r3, [r2, #0]
  }

  /* Reset internal variable */
  pFlash.CacheToReactivate = FLASH_CACHE_DISABLED;
 80060f0:	4b04      	ldr	r3, [pc, #16]	; (8006104 <FLASH_FlushCaches+0x80>)
 80060f2:	2200      	movs	r2, #0
 80060f4:	771a      	strb	r2, [r3, #28]
}
 80060f6:	bf00      	nop
 80060f8:	370c      	adds	r7, #12
 80060fa:	46bd      	mov	sp, r7
 80060fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006100:	4770      	bx	lr
 8006102:	bf00      	nop
 8006104:	20000034 	.word	0x20000034
 8006108:	40022000 	.word	0x40022000

0800610c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800610c:	b480      	push	{r7}
 800610e:	b087      	sub	sp, #28
 8006110:	af00      	add	r7, sp, #0
 8006112:	6078      	str	r0, [r7, #4]
 8006114:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8006116:	2300      	movs	r3, #0
 8006118:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800611a:	e154      	b.n	80063c6 <HAL_GPIO_Init+0x2ba>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800611c:	683b      	ldr	r3, [r7, #0]
 800611e:	681a      	ldr	r2, [r3, #0]
 8006120:	2101      	movs	r1, #1
 8006122:	697b      	ldr	r3, [r7, #20]
 8006124:	fa01 f303 	lsl.w	r3, r1, r3
 8006128:	4013      	ands	r3, r2
 800612a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800612c:	68fb      	ldr	r3, [r7, #12]
 800612e:	2b00      	cmp	r3, #0
 8006130:	f000 8146 	beq.w	80063c0 <HAL_GPIO_Init+0x2b4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8006134:	683b      	ldr	r3, [r7, #0]
 8006136:	685b      	ldr	r3, [r3, #4]
 8006138:	2b01      	cmp	r3, #1
 800613a:	d00b      	beq.n	8006154 <HAL_GPIO_Init+0x48>
 800613c:	683b      	ldr	r3, [r7, #0]
 800613e:	685b      	ldr	r3, [r3, #4]
 8006140:	2b02      	cmp	r3, #2
 8006142:	d007      	beq.n	8006154 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8006144:	683b      	ldr	r3, [r7, #0]
 8006146:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8006148:	2b11      	cmp	r3, #17
 800614a:	d003      	beq.n	8006154 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800614c:	683b      	ldr	r3, [r7, #0]
 800614e:	685b      	ldr	r3, [r3, #4]
 8006150:	2b12      	cmp	r3, #18
 8006152:	d130      	bne.n	80061b6 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	689b      	ldr	r3, [r3, #8]
 8006158:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800615a:	697b      	ldr	r3, [r7, #20]
 800615c:	005b      	lsls	r3, r3, #1
 800615e:	2203      	movs	r2, #3
 8006160:	fa02 f303 	lsl.w	r3, r2, r3
 8006164:	43db      	mvns	r3, r3
 8006166:	693a      	ldr	r2, [r7, #16]
 8006168:	4013      	ands	r3, r2
 800616a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800616c:	683b      	ldr	r3, [r7, #0]
 800616e:	68da      	ldr	r2, [r3, #12]
 8006170:	697b      	ldr	r3, [r7, #20]
 8006172:	005b      	lsls	r3, r3, #1
 8006174:	fa02 f303 	lsl.w	r3, r2, r3
 8006178:	693a      	ldr	r2, [r7, #16]
 800617a:	4313      	orrs	r3, r2
 800617c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	693a      	ldr	r2, [r7, #16]
 8006182:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	685b      	ldr	r3, [r3, #4]
 8006188:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800618a:	2201      	movs	r2, #1
 800618c:	697b      	ldr	r3, [r7, #20]
 800618e:	fa02 f303 	lsl.w	r3, r2, r3
 8006192:	43db      	mvns	r3, r3
 8006194:	693a      	ldr	r2, [r7, #16]
 8006196:	4013      	ands	r3, r2
 8006198:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 800619a:	683b      	ldr	r3, [r7, #0]
 800619c:	685b      	ldr	r3, [r3, #4]
 800619e:	091b      	lsrs	r3, r3, #4
 80061a0:	f003 0201 	and.w	r2, r3, #1
 80061a4:	697b      	ldr	r3, [r7, #20]
 80061a6:	fa02 f303 	lsl.w	r3, r2, r3
 80061aa:	693a      	ldr	r2, [r7, #16]
 80061ac:	4313      	orrs	r3, r2
 80061ae:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	693a      	ldr	r2, [r7, #16]
 80061b4:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	68db      	ldr	r3, [r3, #12]
 80061ba:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 80061bc:	697b      	ldr	r3, [r7, #20]
 80061be:	005b      	lsls	r3, r3, #1
 80061c0:	2203      	movs	r2, #3
 80061c2:	fa02 f303 	lsl.w	r3, r2, r3
 80061c6:	43db      	mvns	r3, r3
 80061c8:	693a      	ldr	r2, [r7, #16]
 80061ca:	4013      	ands	r3, r2
 80061cc:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 80061ce:	683b      	ldr	r3, [r7, #0]
 80061d0:	689a      	ldr	r2, [r3, #8]
 80061d2:	697b      	ldr	r3, [r7, #20]
 80061d4:	005b      	lsls	r3, r3, #1
 80061d6:	fa02 f303 	lsl.w	r3, r2, r3
 80061da:	693a      	ldr	r2, [r7, #16]
 80061dc:	4313      	orrs	r3, r2
 80061de:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	693a      	ldr	r2, [r7, #16]
 80061e4:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80061e6:	683b      	ldr	r3, [r7, #0]
 80061e8:	685b      	ldr	r3, [r3, #4]
 80061ea:	2b02      	cmp	r3, #2
 80061ec:	d003      	beq.n	80061f6 <HAL_GPIO_Init+0xea>
 80061ee:	683b      	ldr	r3, [r7, #0]
 80061f0:	685b      	ldr	r3, [r3, #4]
 80061f2:	2b12      	cmp	r3, #18
 80061f4:	d123      	bne.n	800623e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80061f6:	697b      	ldr	r3, [r7, #20]
 80061f8:	08da      	lsrs	r2, r3, #3
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	3208      	adds	r2, #8
 80061fe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006202:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8006204:	697b      	ldr	r3, [r7, #20]
 8006206:	f003 0307 	and.w	r3, r3, #7
 800620a:	009b      	lsls	r3, r3, #2
 800620c:	220f      	movs	r2, #15
 800620e:	fa02 f303 	lsl.w	r3, r2, r3
 8006212:	43db      	mvns	r3, r3
 8006214:	693a      	ldr	r2, [r7, #16]
 8006216:	4013      	ands	r3, r2
 8006218:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800621a:	683b      	ldr	r3, [r7, #0]
 800621c:	691a      	ldr	r2, [r3, #16]
 800621e:	697b      	ldr	r3, [r7, #20]
 8006220:	f003 0307 	and.w	r3, r3, #7
 8006224:	009b      	lsls	r3, r3, #2
 8006226:	fa02 f303 	lsl.w	r3, r2, r3
 800622a:	693a      	ldr	r2, [r7, #16]
 800622c:	4313      	orrs	r3, r2
 800622e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8006230:	697b      	ldr	r3, [r7, #20]
 8006232:	08da      	lsrs	r2, r3, #3
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	3208      	adds	r2, #8
 8006238:	6939      	ldr	r1, [r7, #16]
 800623a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	681b      	ldr	r3, [r3, #0]
 8006242:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8006244:	697b      	ldr	r3, [r7, #20]
 8006246:	005b      	lsls	r3, r3, #1
 8006248:	2203      	movs	r2, #3
 800624a:	fa02 f303 	lsl.w	r3, r2, r3
 800624e:	43db      	mvns	r3, r3
 8006250:	693a      	ldr	r2, [r7, #16]
 8006252:	4013      	ands	r3, r2
 8006254:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8006256:	683b      	ldr	r3, [r7, #0]
 8006258:	685b      	ldr	r3, [r3, #4]
 800625a:	f003 0203 	and.w	r2, r3, #3
 800625e:	697b      	ldr	r3, [r7, #20]
 8006260:	005b      	lsls	r3, r3, #1
 8006262:	fa02 f303 	lsl.w	r3, r2, r3
 8006266:	693a      	ldr	r2, [r7, #16]
 8006268:	4313      	orrs	r3, r2
 800626a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	693a      	ldr	r2, [r7, #16]
 8006270:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8006272:	683b      	ldr	r3, [r7, #0]
 8006274:	685b      	ldr	r3, [r3, #4]
 8006276:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800627a:	2b00      	cmp	r3, #0
 800627c:	f000 80a0 	beq.w	80063c0 <HAL_GPIO_Init+0x2b4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006280:	4b58      	ldr	r3, [pc, #352]	; (80063e4 <HAL_GPIO_Init+0x2d8>)
 8006282:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006284:	4a57      	ldr	r2, [pc, #348]	; (80063e4 <HAL_GPIO_Init+0x2d8>)
 8006286:	f043 0301 	orr.w	r3, r3, #1
 800628a:	6613      	str	r3, [r2, #96]	; 0x60
 800628c:	4b55      	ldr	r3, [pc, #340]	; (80063e4 <HAL_GPIO_Init+0x2d8>)
 800628e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006290:	f003 0301 	and.w	r3, r3, #1
 8006294:	60bb      	str	r3, [r7, #8]
 8006296:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8006298:	4a53      	ldr	r2, [pc, #332]	; (80063e8 <HAL_GPIO_Init+0x2dc>)
 800629a:	697b      	ldr	r3, [r7, #20]
 800629c:	089b      	lsrs	r3, r3, #2
 800629e:	3302      	adds	r3, #2
 80062a0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80062a4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80062a6:	697b      	ldr	r3, [r7, #20]
 80062a8:	f003 0303 	and.w	r3, r3, #3
 80062ac:	009b      	lsls	r3, r3, #2
 80062ae:	220f      	movs	r2, #15
 80062b0:	fa02 f303 	lsl.w	r3, r2, r3
 80062b4:	43db      	mvns	r3, r3
 80062b6:	693a      	ldr	r2, [r7, #16]
 80062b8:	4013      	ands	r3, r2
 80062ba:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80062c2:	d019      	beq.n	80062f8 <HAL_GPIO_Init+0x1ec>
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	4a49      	ldr	r2, [pc, #292]	; (80063ec <HAL_GPIO_Init+0x2e0>)
 80062c8:	4293      	cmp	r3, r2
 80062ca:	d013      	beq.n	80062f4 <HAL_GPIO_Init+0x1e8>
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	4a48      	ldr	r2, [pc, #288]	; (80063f0 <HAL_GPIO_Init+0x2e4>)
 80062d0:	4293      	cmp	r3, r2
 80062d2:	d00d      	beq.n	80062f0 <HAL_GPIO_Init+0x1e4>
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	4a47      	ldr	r2, [pc, #284]	; (80063f4 <HAL_GPIO_Init+0x2e8>)
 80062d8:	4293      	cmp	r3, r2
 80062da:	d007      	beq.n	80062ec <HAL_GPIO_Init+0x1e0>
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	4a46      	ldr	r2, [pc, #280]	; (80063f8 <HAL_GPIO_Init+0x2ec>)
 80062e0:	4293      	cmp	r3, r2
 80062e2:	d101      	bne.n	80062e8 <HAL_GPIO_Init+0x1dc>
 80062e4:	2304      	movs	r3, #4
 80062e6:	e008      	b.n	80062fa <HAL_GPIO_Init+0x1ee>
 80062e8:	2307      	movs	r3, #7
 80062ea:	e006      	b.n	80062fa <HAL_GPIO_Init+0x1ee>
 80062ec:	2303      	movs	r3, #3
 80062ee:	e004      	b.n	80062fa <HAL_GPIO_Init+0x1ee>
 80062f0:	2302      	movs	r3, #2
 80062f2:	e002      	b.n	80062fa <HAL_GPIO_Init+0x1ee>
 80062f4:	2301      	movs	r3, #1
 80062f6:	e000      	b.n	80062fa <HAL_GPIO_Init+0x1ee>
 80062f8:	2300      	movs	r3, #0
 80062fa:	697a      	ldr	r2, [r7, #20]
 80062fc:	f002 0203 	and.w	r2, r2, #3
 8006300:	0092      	lsls	r2, r2, #2
 8006302:	4093      	lsls	r3, r2
 8006304:	693a      	ldr	r2, [r7, #16]
 8006306:	4313      	orrs	r3, r2
 8006308:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800630a:	4937      	ldr	r1, [pc, #220]	; (80063e8 <HAL_GPIO_Init+0x2dc>)
 800630c:	697b      	ldr	r3, [r7, #20]
 800630e:	089b      	lsrs	r3, r3, #2
 8006310:	3302      	adds	r3, #2
 8006312:	693a      	ldr	r2, [r7, #16]
 8006314:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8006318:	4b38      	ldr	r3, [pc, #224]	; (80063fc <HAL_GPIO_Init+0x2f0>)
 800631a:	681b      	ldr	r3, [r3, #0]
 800631c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800631e:	68fb      	ldr	r3, [r7, #12]
 8006320:	43db      	mvns	r3, r3
 8006322:	693a      	ldr	r2, [r7, #16]
 8006324:	4013      	ands	r3, r2
 8006326:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8006328:	683b      	ldr	r3, [r7, #0]
 800632a:	685b      	ldr	r3, [r3, #4]
 800632c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006330:	2b00      	cmp	r3, #0
 8006332:	d003      	beq.n	800633c <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 8006334:	693a      	ldr	r2, [r7, #16]
 8006336:	68fb      	ldr	r3, [r7, #12]
 8006338:	4313      	orrs	r3, r2
 800633a:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800633c:	4a2f      	ldr	r2, [pc, #188]	; (80063fc <HAL_GPIO_Init+0x2f0>)
 800633e:	693b      	ldr	r3, [r7, #16]
 8006340:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 8006342:	4b2e      	ldr	r3, [pc, #184]	; (80063fc <HAL_GPIO_Init+0x2f0>)
 8006344:	685b      	ldr	r3, [r3, #4]
 8006346:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006348:	68fb      	ldr	r3, [r7, #12]
 800634a:	43db      	mvns	r3, r3
 800634c:	693a      	ldr	r2, [r7, #16]
 800634e:	4013      	ands	r3, r2
 8006350:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8006352:	683b      	ldr	r3, [r7, #0]
 8006354:	685b      	ldr	r3, [r3, #4]
 8006356:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800635a:	2b00      	cmp	r3, #0
 800635c:	d003      	beq.n	8006366 <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 800635e:	693a      	ldr	r2, [r7, #16]
 8006360:	68fb      	ldr	r3, [r7, #12]
 8006362:	4313      	orrs	r3, r2
 8006364:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8006366:	4a25      	ldr	r2, [pc, #148]	; (80063fc <HAL_GPIO_Init+0x2f0>)
 8006368:	693b      	ldr	r3, [r7, #16]
 800636a:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800636c:	4b23      	ldr	r3, [pc, #140]	; (80063fc <HAL_GPIO_Init+0x2f0>)
 800636e:	689b      	ldr	r3, [r3, #8]
 8006370:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006372:	68fb      	ldr	r3, [r7, #12]
 8006374:	43db      	mvns	r3, r3
 8006376:	693a      	ldr	r2, [r7, #16]
 8006378:	4013      	ands	r3, r2
 800637a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800637c:	683b      	ldr	r3, [r7, #0]
 800637e:	685b      	ldr	r3, [r3, #4]
 8006380:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006384:	2b00      	cmp	r3, #0
 8006386:	d003      	beq.n	8006390 <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 8006388:	693a      	ldr	r2, [r7, #16]
 800638a:	68fb      	ldr	r3, [r7, #12]
 800638c:	4313      	orrs	r3, r2
 800638e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8006390:	4a1a      	ldr	r2, [pc, #104]	; (80063fc <HAL_GPIO_Init+0x2f0>)
 8006392:	693b      	ldr	r3, [r7, #16]
 8006394:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8006396:	4b19      	ldr	r3, [pc, #100]	; (80063fc <HAL_GPIO_Init+0x2f0>)
 8006398:	68db      	ldr	r3, [r3, #12]
 800639a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800639c:	68fb      	ldr	r3, [r7, #12]
 800639e:	43db      	mvns	r3, r3
 80063a0:	693a      	ldr	r2, [r7, #16]
 80063a2:	4013      	ands	r3, r2
 80063a4:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80063a6:	683b      	ldr	r3, [r7, #0]
 80063a8:	685b      	ldr	r3, [r3, #4]
 80063aa:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80063ae:	2b00      	cmp	r3, #0
 80063b0:	d003      	beq.n	80063ba <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 80063b2:	693a      	ldr	r2, [r7, #16]
 80063b4:	68fb      	ldr	r3, [r7, #12]
 80063b6:	4313      	orrs	r3, r2
 80063b8:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80063ba:	4a10      	ldr	r2, [pc, #64]	; (80063fc <HAL_GPIO_Init+0x2f0>)
 80063bc:	693b      	ldr	r3, [r7, #16]
 80063be:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 80063c0:	697b      	ldr	r3, [r7, #20]
 80063c2:	3301      	adds	r3, #1
 80063c4:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80063c6:	683b      	ldr	r3, [r7, #0]
 80063c8:	681a      	ldr	r2, [r3, #0]
 80063ca:	697b      	ldr	r3, [r7, #20]
 80063cc:	fa22 f303 	lsr.w	r3, r2, r3
 80063d0:	2b00      	cmp	r3, #0
 80063d2:	f47f aea3 	bne.w	800611c <HAL_GPIO_Init+0x10>
  }
}
 80063d6:	bf00      	nop
 80063d8:	bf00      	nop
 80063da:	371c      	adds	r7, #28
 80063dc:	46bd      	mov	sp, r7
 80063de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063e2:	4770      	bx	lr
 80063e4:	40021000 	.word	0x40021000
 80063e8:	40010000 	.word	0x40010000
 80063ec:	48000400 	.word	0x48000400
 80063f0:	48000800 	.word	0x48000800
 80063f4:	48000c00 	.word	0x48000c00
 80063f8:	48001000 	.word	0x48001000
 80063fc:	40010400 	.word	0x40010400

08006400 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8006400:	b480      	push	{r7}
 8006402:	b085      	sub	sp, #20
 8006404:	af00      	add	r7, sp, #0
 8006406:	6078      	str	r0, [r7, #4]
 8006408:	460b      	mov	r3, r1
 800640a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	691a      	ldr	r2, [r3, #16]
 8006410:	887b      	ldrh	r3, [r7, #2]
 8006412:	4013      	ands	r3, r2
 8006414:	2b00      	cmp	r3, #0
 8006416:	d002      	beq.n	800641e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8006418:	2301      	movs	r3, #1
 800641a:	73fb      	strb	r3, [r7, #15]
 800641c:	e001      	b.n	8006422 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800641e:	2300      	movs	r3, #0
 8006420:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8006422:	7bfb      	ldrb	r3, [r7, #15]
}
 8006424:	4618      	mov	r0, r3
 8006426:	3714      	adds	r7, #20
 8006428:	46bd      	mov	sp, r7
 800642a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800642e:	4770      	bx	lr

08006430 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006430:	b480      	push	{r7}
 8006432:	b083      	sub	sp, #12
 8006434:	af00      	add	r7, sp, #0
 8006436:	6078      	str	r0, [r7, #4]
 8006438:	460b      	mov	r3, r1
 800643a:	807b      	strh	r3, [r7, #2]
 800643c:	4613      	mov	r3, r2
 800643e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8006440:	787b      	ldrb	r3, [r7, #1]
 8006442:	2b00      	cmp	r3, #0
 8006444:	d003      	beq.n	800644e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8006446:	887a      	ldrh	r2, [r7, #2]
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800644c:	e002      	b.n	8006454 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800644e:	887a      	ldrh	r2, [r7, #2]
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	629a      	str	r2, [r3, #40]	; 0x28
}
 8006454:	bf00      	nop
 8006456:	370c      	adds	r7, #12
 8006458:	46bd      	mov	sp, r7
 800645a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800645e:	4770      	bx	lr

08006460 <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8006460:	b480      	push	{r7}
 8006462:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006464:	4b05      	ldr	r3, [pc, #20]	; (800647c <HAL_PWR_EnableBkUpAccess+0x1c>)
 8006466:	681b      	ldr	r3, [r3, #0]
 8006468:	4a04      	ldr	r2, [pc, #16]	; (800647c <HAL_PWR_EnableBkUpAccess+0x1c>)
 800646a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800646e:	6013      	str	r3, [r2, #0]
}
 8006470:	bf00      	nop
 8006472:	46bd      	mov	sp, r7
 8006474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006478:	4770      	bx	lr
 800647a:	bf00      	nop
 800647c:	40007000 	.word	0x40007000

08006480 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8006480:	b480      	push	{r7}
 8006482:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8006484:	4b04      	ldr	r3, [pc, #16]	; (8006498 <HAL_PWREx_GetVoltageRange+0x18>)
 8006486:	681b      	ldr	r3, [r3, #0]
 8006488:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 800648c:	4618      	mov	r0, r3
 800648e:	46bd      	mov	sp, r7
 8006490:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006494:	4770      	bx	lr
 8006496:	bf00      	nop
 8006498:	40007000 	.word	0x40007000

0800649c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800649c:	b480      	push	{r7}
 800649e:	b085      	sub	sp, #20
 80064a0:	af00      	add	r7, sp, #0
 80064a2:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80064aa:	d130      	bne.n	800650e <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80064ac:	4b23      	ldr	r3, [pc, #140]	; (800653c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80064ae:	681b      	ldr	r3, [r3, #0]
 80064b0:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80064b4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80064b8:	d038      	beq.n	800652c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80064ba:	4b20      	ldr	r3, [pc, #128]	; (800653c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80064bc:	681b      	ldr	r3, [r3, #0]
 80064be:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80064c2:	4a1e      	ldr	r2, [pc, #120]	; (800653c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80064c4:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80064c8:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80064ca:	4b1d      	ldr	r3, [pc, #116]	; (8006540 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 80064cc:	681b      	ldr	r3, [r3, #0]
 80064ce:	2232      	movs	r2, #50	; 0x32
 80064d0:	fb02 f303 	mul.w	r3, r2, r3
 80064d4:	4a1b      	ldr	r2, [pc, #108]	; (8006544 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80064d6:	fba2 2303 	umull	r2, r3, r2, r3
 80064da:	0c9b      	lsrs	r3, r3, #18
 80064dc:	3301      	adds	r3, #1
 80064de:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80064e0:	e002      	b.n	80064e8 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 80064e2:	68fb      	ldr	r3, [r7, #12]
 80064e4:	3b01      	subs	r3, #1
 80064e6:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80064e8:	4b14      	ldr	r3, [pc, #80]	; (800653c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80064ea:	695b      	ldr	r3, [r3, #20]
 80064ec:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80064f0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80064f4:	d102      	bne.n	80064fc <HAL_PWREx_ControlVoltageScaling+0x60>
 80064f6:	68fb      	ldr	r3, [r7, #12]
 80064f8:	2b00      	cmp	r3, #0
 80064fa:	d1f2      	bne.n	80064e2 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80064fc:	4b0f      	ldr	r3, [pc, #60]	; (800653c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80064fe:	695b      	ldr	r3, [r3, #20]
 8006500:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006504:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006508:	d110      	bne.n	800652c <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 800650a:	2303      	movs	r3, #3
 800650c:	e00f      	b.n	800652e <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 800650e:	4b0b      	ldr	r3, [pc, #44]	; (800653c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8006510:	681b      	ldr	r3, [r3, #0]
 8006512:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8006516:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800651a:	d007      	beq.n	800652c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800651c:	4b07      	ldr	r3, [pc, #28]	; (800653c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800651e:	681b      	ldr	r3, [r3, #0]
 8006520:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8006524:	4a05      	ldr	r2, [pc, #20]	; (800653c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8006526:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800652a:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 800652c:	2300      	movs	r3, #0
}
 800652e:	4618      	mov	r0, r3
 8006530:	3714      	adds	r7, #20
 8006532:	46bd      	mov	sp, r7
 8006534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006538:	4770      	bx	lr
 800653a:	bf00      	nop
 800653c:	40007000 	.word	0x40007000
 8006540:	20000028 	.word	0x20000028
 8006544:	431bde83 	.word	0x431bde83

08006548 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006548:	b580      	push	{r7, lr}
 800654a:	b088      	sub	sp, #32
 800654c:	af00      	add	r7, sp, #0
 800654e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	2b00      	cmp	r3, #0
 8006554:	d102      	bne.n	800655c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8006556:	2301      	movs	r3, #1
 8006558:	f000 bc11 	b.w	8006d7e <HAL_RCC_OscConfig+0x836>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800655c:	4ba0      	ldr	r3, [pc, #640]	; (80067e0 <HAL_RCC_OscConfig+0x298>)
 800655e:	689b      	ldr	r3, [r3, #8]
 8006560:	f003 030c 	and.w	r3, r3, #12
 8006564:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006566:	4b9e      	ldr	r3, [pc, #632]	; (80067e0 <HAL_RCC_OscConfig+0x298>)
 8006568:	68db      	ldr	r3, [r3, #12]
 800656a:	f003 0303 	and.w	r3, r3, #3
 800656e:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	681b      	ldr	r3, [r3, #0]
 8006574:	f003 0310 	and.w	r3, r3, #16
 8006578:	2b00      	cmp	r3, #0
 800657a:	f000 80e4 	beq.w	8006746 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800657e:	69bb      	ldr	r3, [r7, #24]
 8006580:	2b00      	cmp	r3, #0
 8006582:	d007      	beq.n	8006594 <HAL_RCC_OscConfig+0x4c>
 8006584:	69bb      	ldr	r3, [r7, #24]
 8006586:	2b0c      	cmp	r3, #12
 8006588:	f040 808b 	bne.w	80066a2 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800658c:	697b      	ldr	r3, [r7, #20]
 800658e:	2b01      	cmp	r3, #1
 8006590:	f040 8087 	bne.w	80066a2 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8006594:	4b92      	ldr	r3, [pc, #584]	; (80067e0 <HAL_RCC_OscConfig+0x298>)
 8006596:	681b      	ldr	r3, [r3, #0]
 8006598:	f003 0302 	and.w	r3, r3, #2
 800659c:	2b00      	cmp	r3, #0
 800659e:	d005      	beq.n	80065ac <HAL_RCC_OscConfig+0x64>
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	699b      	ldr	r3, [r3, #24]
 80065a4:	2b00      	cmp	r3, #0
 80065a6:	d101      	bne.n	80065ac <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 80065a8:	2301      	movs	r3, #1
 80065aa:	e3e8      	b.n	8006d7e <HAL_RCC_OscConfig+0x836>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	6a1a      	ldr	r2, [r3, #32]
 80065b0:	4b8b      	ldr	r3, [pc, #556]	; (80067e0 <HAL_RCC_OscConfig+0x298>)
 80065b2:	681b      	ldr	r3, [r3, #0]
 80065b4:	f003 0308 	and.w	r3, r3, #8
 80065b8:	2b00      	cmp	r3, #0
 80065ba:	d004      	beq.n	80065c6 <HAL_RCC_OscConfig+0x7e>
 80065bc:	4b88      	ldr	r3, [pc, #544]	; (80067e0 <HAL_RCC_OscConfig+0x298>)
 80065be:	681b      	ldr	r3, [r3, #0]
 80065c0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80065c4:	e005      	b.n	80065d2 <HAL_RCC_OscConfig+0x8a>
 80065c6:	4b86      	ldr	r3, [pc, #536]	; (80067e0 <HAL_RCC_OscConfig+0x298>)
 80065c8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80065cc:	091b      	lsrs	r3, r3, #4
 80065ce:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80065d2:	4293      	cmp	r3, r2
 80065d4:	d223      	bcs.n	800661e <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	6a1b      	ldr	r3, [r3, #32]
 80065da:	4618      	mov	r0, r3
 80065dc:	f000 fd78 	bl	80070d0 <RCC_SetFlashLatencyFromMSIRange>
 80065e0:	4603      	mov	r3, r0
 80065e2:	2b00      	cmp	r3, #0
 80065e4:	d001      	beq.n	80065ea <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 80065e6:	2301      	movs	r3, #1
 80065e8:	e3c9      	b.n	8006d7e <HAL_RCC_OscConfig+0x836>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80065ea:	4b7d      	ldr	r3, [pc, #500]	; (80067e0 <HAL_RCC_OscConfig+0x298>)
 80065ec:	681b      	ldr	r3, [r3, #0]
 80065ee:	4a7c      	ldr	r2, [pc, #496]	; (80067e0 <HAL_RCC_OscConfig+0x298>)
 80065f0:	f043 0308 	orr.w	r3, r3, #8
 80065f4:	6013      	str	r3, [r2, #0]
 80065f6:	4b7a      	ldr	r3, [pc, #488]	; (80067e0 <HAL_RCC_OscConfig+0x298>)
 80065f8:	681b      	ldr	r3, [r3, #0]
 80065fa:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	6a1b      	ldr	r3, [r3, #32]
 8006602:	4977      	ldr	r1, [pc, #476]	; (80067e0 <HAL_RCC_OscConfig+0x298>)
 8006604:	4313      	orrs	r3, r2
 8006606:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8006608:	4b75      	ldr	r3, [pc, #468]	; (80067e0 <HAL_RCC_OscConfig+0x298>)
 800660a:	685b      	ldr	r3, [r3, #4]
 800660c:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	69db      	ldr	r3, [r3, #28]
 8006614:	021b      	lsls	r3, r3, #8
 8006616:	4972      	ldr	r1, [pc, #456]	; (80067e0 <HAL_RCC_OscConfig+0x298>)
 8006618:	4313      	orrs	r3, r2
 800661a:	604b      	str	r3, [r1, #4]
 800661c:	e025      	b.n	800666a <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800661e:	4b70      	ldr	r3, [pc, #448]	; (80067e0 <HAL_RCC_OscConfig+0x298>)
 8006620:	681b      	ldr	r3, [r3, #0]
 8006622:	4a6f      	ldr	r2, [pc, #444]	; (80067e0 <HAL_RCC_OscConfig+0x298>)
 8006624:	f043 0308 	orr.w	r3, r3, #8
 8006628:	6013      	str	r3, [r2, #0]
 800662a:	4b6d      	ldr	r3, [pc, #436]	; (80067e0 <HAL_RCC_OscConfig+0x298>)
 800662c:	681b      	ldr	r3, [r3, #0]
 800662e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	6a1b      	ldr	r3, [r3, #32]
 8006636:	496a      	ldr	r1, [pc, #424]	; (80067e0 <HAL_RCC_OscConfig+0x298>)
 8006638:	4313      	orrs	r3, r2
 800663a:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800663c:	4b68      	ldr	r3, [pc, #416]	; (80067e0 <HAL_RCC_OscConfig+0x298>)
 800663e:	685b      	ldr	r3, [r3, #4]
 8006640:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	69db      	ldr	r3, [r3, #28]
 8006648:	021b      	lsls	r3, r3, #8
 800664a:	4965      	ldr	r1, [pc, #404]	; (80067e0 <HAL_RCC_OscConfig+0x298>)
 800664c:	4313      	orrs	r3, r2
 800664e:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8006650:	69bb      	ldr	r3, [r7, #24]
 8006652:	2b00      	cmp	r3, #0
 8006654:	d109      	bne.n	800666a <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	6a1b      	ldr	r3, [r3, #32]
 800665a:	4618      	mov	r0, r3
 800665c:	f000 fd38 	bl	80070d0 <RCC_SetFlashLatencyFromMSIRange>
 8006660:	4603      	mov	r3, r0
 8006662:	2b00      	cmp	r3, #0
 8006664:	d001      	beq.n	800666a <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8006666:	2301      	movs	r3, #1
 8006668:	e389      	b.n	8006d7e <HAL_RCC_OscConfig+0x836>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800666a:	f000 fc6f 	bl	8006f4c <HAL_RCC_GetSysClockFreq>
 800666e:	4602      	mov	r2, r0
 8006670:	4b5b      	ldr	r3, [pc, #364]	; (80067e0 <HAL_RCC_OscConfig+0x298>)
 8006672:	689b      	ldr	r3, [r3, #8]
 8006674:	091b      	lsrs	r3, r3, #4
 8006676:	f003 030f 	and.w	r3, r3, #15
 800667a:	495a      	ldr	r1, [pc, #360]	; (80067e4 <HAL_RCC_OscConfig+0x29c>)
 800667c:	5ccb      	ldrb	r3, [r1, r3]
 800667e:	f003 031f 	and.w	r3, r3, #31
 8006682:	fa22 f303 	lsr.w	r3, r2, r3
 8006686:	4a58      	ldr	r2, [pc, #352]	; (80067e8 <HAL_RCC_OscConfig+0x2a0>)
 8006688:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800668a:	4b58      	ldr	r3, [pc, #352]	; (80067ec <HAL_RCC_OscConfig+0x2a4>)
 800668c:	681b      	ldr	r3, [r3, #0]
 800668e:	4618      	mov	r0, r3
 8006690:	f7fe fe90 	bl	80053b4 <HAL_InitTick>
 8006694:	4603      	mov	r3, r0
 8006696:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8006698:	7bfb      	ldrb	r3, [r7, #15]
 800669a:	2b00      	cmp	r3, #0
 800669c:	d052      	beq.n	8006744 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 800669e:	7bfb      	ldrb	r3, [r7, #15]
 80066a0:	e36d      	b.n	8006d7e <HAL_RCC_OscConfig+0x836>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	699b      	ldr	r3, [r3, #24]
 80066a6:	2b00      	cmp	r3, #0
 80066a8:	d032      	beq.n	8006710 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80066aa:	4b4d      	ldr	r3, [pc, #308]	; (80067e0 <HAL_RCC_OscConfig+0x298>)
 80066ac:	681b      	ldr	r3, [r3, #0]
 80066ae:	4a4c      	ldr	r2, [pc, #304]	; (80067e0 <HAL_RCC_OscConfig+0x298>)
 80066b0:	f043 0301 	orr.w	r3, r3, #1
 80066b4:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80066b6:	f7fe fecd 	bl	8005454 <HAL_GetTick>
 80066ba:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80066bc:	e008      	b.n	80066d0 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80066be:	f7fe fec9 	bl	8005454 <HAL_GetTick>
 80066c2:	4602      	mov	r2, r0
 80066c4:	693b      	ldr	r3, [r7, #16]
 80066c6:	1ad3      	subs	r3, r2, r3
 80066c8:	2b02      	cmp	r3, #2
 80066ca:	d901      	bls.n	80066d0 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 80066cc:	2303      	movs	r3, #3
 80066ce:	e356      	b.n	8006d7e <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80066d0:	4b43      	ldr	r3, [pc, #268]	; (80067e0 <HAL_RCC_OscConfig+0x298>)
 80066d2:	681b      	ldr	r3, [r3, #0]
 80066d4:	f003 0302 	and.w	r3, r3, #2
 80066d8:	2b00      	cmp	r3, #0
 80066da:	d0f0      	beq.n	80066be <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80066dc:	4b40      	ldr	r3, [pc, #256]	; (80067e0 <HAL_RCC_OscConfig+0x298>)
 80066de:	681b      	ldr	r3, [r3, #0]
 80066e0:	4a3f      	ldr	r2, [pc, #252]	; (80067e0 <HAL_RCC_OscConfig+0x298>)
 80066e2:	f043 0308 	orr.w	r3, r3, #8
 80066e6:	6013      	str	r3, [r2, #0]
 80066e8:	4b3d      	ldr	r3, [pc, #244]	; (80067e0 <HAL_RCC_OscConfig+0x298>)
 80066ea:	681b      	ldr	r3, [r3, #0]
 80066ec:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	6a1b      	ldr	r3, [r3, #32]
 80066f4:	493a      	ldr	r1, [pc, #232]	; (80067e0 <HAL_RCC_OscConfig+0x298>)
 80066f6:	4313      	orrs	r3, r2
 80066f8:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80066fa:	4b39      	ldr	r3, [pc, #228]	; (80067e0 <HAL_RCC_OscConfig+0x298>)
 80066fc:	685b      	ldr	r3, [r3, #4]
 80066fe:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	69db      	ldr	r3, [r3, #28]
 8006706:	021b      	lsls	r3, r3, #8
 8006708:	4935      	ldr	r1, [pc, #212]	; (80067e0 <HAL_RCC_OscConfig+0x298>)
 800670a:	4313      	orrs	r3, r2
 800670c:	604b      	str	r3, [r1, #4]
 800670e:	e01a      	b.n	8006746 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8006710:	4b33      	ldr	r3, [pc, #204]	; (80067e0 <HAL_RCC_OscConfig+0x298>)
 8006712:	681b      	ldr	r3, [r3, #0]
 8006714:	4a32      	ldr	r2, [pc, #200]	; (80067e0 <HAL_RCC_OscConfig+0x298>)
 8006716:	f023 0301 	bic.w	r3, r3, #1
 800671a:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800671c:	f7fe fe9a 	bl	8005454 <HAL_GetTick>
 8006720:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8006722:	e008      	b.n	8006736 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8006724:	f7fe fe96 	bl	8005454 <HAL_GetTick>
 8006728:	4602      	mov	r2, r0
 800672a:	693b      	ldr	r3, [r7, #16]
 800672c:	1ad3      	subs	r3, r2, r3
 800672e:	2b02      	cmp	r3, #2
 8006730:	d901      	bls.n	8006736 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8006732:	2303      	movs	r3, #3
 8006734:	e323      	b.n	8006d7e <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8006736:	4b2a      	ldr	r3, [pc, #168]	; (80067e0 <HAL_RCC_OscConfig+0x298>)
 8006738:	681b      	ldr	r3, [r3, #0]
 800673a:	f003 0302 	and.w	r3, r3, #2
 800673e:	2b00      	cmp	r3, #0
 8006740:	d1f0      	bne.n	8006724 <HAL_RCC_OscConfig+0x1dc>
 8006742:	e000      	b.n	8006746 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8006744:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	681b      	ldr	r3, [r3, #0]
 800674a:	f003 0301 	and.w	r3, r3, #1
 800674e:	2b00      	cmp	r3, #0
 8006750:	d073      	beq.n	800683a <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8006752:	69bb      	ldr	r3, [r7, #24]
 8006754:	2b08      	cmp	r3, #8
 8006756:	d005      	beq.n	8006764 <HAL_RCC_OscConfig+0x21c>
 8006758:	69bb      	ldr	r3, [r7, #24]
 800675a:	2b0c      	cmp	r3, #12
 800675c:	d10e      	bne.n	800677c <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 800675e:	697b      	ldr	r3, [r7, #20]
 8006760:	2b03      	cmp	r3, #3
 8006762:	d10b      	bne.n	800677c <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006764:	4b1e      	ldr	r3, [pc, #120]	; (80067e0 <HAL_RCC_OscConfig+0x298>)
 8006766:	681b      	ldr	r3, [r3, #0]
 8006768:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800676c:	2b00      	cmp	r3, #0
 800676e:	d063      	beq.n	8006838 <HAL_RCC_OscConfig+0x2f0>
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	685b      	ldr	r3, [r3, #4]
 8006774:	2b00      	cmp	r3, #0
 8006776:	d15f      	bne.n	8006838 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8006778:	2301      	movs	r3, #1
 800677a:	e300      	b.n	8006d7e <HAL_RCC_OscConfig+0x836>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	685b      	ldr	r3, [r3, #4]
 8006780:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006784:	d106      	bne.n	8006794 <HAL_RCC_OscConfig+0x24c>
 8006786:	4b16      	ldr	r3, [pc, #88]	; (80067e0 <HAL_RCC_OscConfig+0x298>)
 8006788:	681b      	ldr	r3, [r3, #0]
 800678a:	4a15      	ldr	r2, [pc, #84]	; (80067e0 <HAL_RCC_OscConfig+0x298>)
 800678c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006790:	6013      	str	r3, [r2, #0]
 8006792:	e01d      	b.n	80067d0 <HAL_RCC_OscConfig+0x288>
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	685b      	ldr	r3, [r3, #4]
 8006798:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800679c:	d10c      	bne.n	80067b8 <HAL_RCC_OscConfig+0x270>
 800679e:	4b10      	ldr	r3, [pc, #64]	; (80067e0 <HAL_RCC_OscConfig+0x298>)
 80067a0:	681b      	ldr	r3, [r3, #0]
 80067a2:	4a0f      	ldr	r2, [pc, #60]	; (80067e0 <HAL_RCC_OscConfig+0x298>)
 80067a4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80067a8:	6013      	str	r3, [r2, #0]
 80067aa:	4b0d      	ldr	r3, [pc, #52]	; (80067e0 <HAL_RCC_OscConfig+0x298>)
 80067ac:	681b      	ldr	r3, [r3, #0]
 80067ae:	4a0c      	ldr	r2, [pc, #48]	; (80067e0 <HAL_RCC_OscConfig+0x298>)
 80067b0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80067b4:	6013      	str	r3, [r2, #0]
 80067b6:	e00b      	b.n	80067d0 <HAL_RCC_OscConfig+0x288>
 80067b8:	4b09      	ldr	r3, [pc, #36]	; (80067e0 <HAL_RCC_OscConfig+0x298>)
 80067ba:	681b      	ldr	r3, [r3, #0]
 80067bc:	4a08      	ldr	r2, [pc, #32]	; (80067e0 <HAL_RCC_OscConfig+0x298>)
 80067be:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80067c2:	6013      	str	r3, [r2, #0]
 80067c4:	4b06      	ldr	r3, [pc, #24]	; (80067e0 <HAL_RCC_OscConfig+0x298>)
 80067c6:	681b      	ldr	r3, [r3, #0]
 80067c8:	4a05      	ldr	r2, [pc, #20]	; (80067e0 <HAL_RCC_OscConfig+0x298>)
 80067ca:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80067ce:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	685b      	ldr	r3, [r3, #4]
 80067d4:	2b00      	cmp	r3, #0
 80067d6:	d01b      	beq.n	8006810 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80067d8:	f7fe fe3c 	bl	8005454 <HAL_GetTick>
 80067dc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80067de:	e010      	b.n	8006802 <HAL_RCC_OscConfig+0x2ba>
 80067e0:	40021000 	.word	0x40021000
 80067e4:	0800b1b0 	.word	0x0800b1b0
 80067e8:	20000028 	.word	0x20000028
 80067ec:	2000002c 	.word	0x2000002c
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80067f0:	f7fe fe30 	bl	8005454 <HAL_GetTick>
 80067f4:	4602      	mov	r2, r0
 80067f6:	693b      	ldr	r3, [r7, #16]
 80067f8:	1ad3      	subs	r3, r2, r3
 80067fa:	2b64      	cmp	r3, #100	; 0x64
 80067fc:	d901      	bls.n	8006802 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80067fe:	2303      	movs	r3, #3
 8006800:	e2bd      	b.n	8006d7e <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006802:	4baf      	ldr	r3, [pc, #700]	; (8006ac0 <HAL_RCC_OscConfig+0x578>)
 8006804:	681b      	ldr	r3, [r3, #0]
 8006806:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800680a:	2b00      	cmp	r3, #0
 800680c:	d0f0      	beq.n	80067f0 <HAL_RCC_OscConfig+0x2a8>
 800680e:	e014      	b.n	800683a <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006810:	f7fe fe20 	bl	8005454 <HAL_GetTick>
 8006814:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8006816:	e008      	b.n	800682a <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006818:	f7fe fe1c 	bl	8005454 <HAL_GetTick>
 800681c:	4602      	mov	r2, r0
 800681e:	693b      	ldr	r3, [r7, #16]
 8006820:	1ad3      	subs	r3, r2, r3
 8006822:	2b64      	cmp	r3, #100	; 0x64
 8006824:	d901      	bls.n	800682a <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8006826:	2303      	movs	r3, #3
 8006828:	e2a9      	b.n	8006d7e <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800682a:	4ba5      	ldr	r3, [pc, #660]	; (8006ac0 <HAL_RCC_OscConfig+0x578>)
 800682c:	681b      	ldr	r3, [r3, #0]
 800682e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006832:	2b00      	cmp	r3, #0
 8006834:	d1f0      	bne.n	8006818 <HAL_RCC_OscConfig+0x2d0>
 8006836:	e000      	b.n	800683a <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006838:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	681b      	ldr	r3, [r3, #0]
 800683e:	f003 0302 	and.w	r3, r3, #2
 8006842:	2b00      	cmp	r3, #0
 8006844:	d060      	beq.n	8006908 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8006846:	69bb      	ldr	r3, [r7, #24]
 8006848:	2b04      	cmp	r3, #4
 800684a:	d005      	beq.n	8006858 <HAL_RCC_OscConfig+0x310>
 800684c:	69bb      	ldr	r3, [r7, #24]
 800684e:	2b0c      	cmp	r3, #12
 8006850:	d119      	bne.n	8006886 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8006852:	697b      	ldr	r3, [r7, #20]
 8006854:	2b02      	cmp	r3, #2
 8006856:	d116      	bne.n	8006886 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006858:	4b99      	ldr	r3, [pc, #612]	; (8006ac0 <HAL_RCC_OscConfig+0x578>)
 800685a:	681b      	ldr	r3, [r3, #0]
 800685c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006860:	2b00      	cmp	r3, #0
 8006862:	d005      	beq.n	8006870 <HAL_RCC_OscConfig+0x328>
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	68db      	ldr	r3, [r3, #12]
 8006868:	2b00      	cmp	r3, #0
 800686a:	d101      	bne.n	8006870 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 800686c:	2301      	movs	r3, #1
 800686e:	e286      	b.n	8006d7e <HAL_RCC_OscConfig+0x836>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006870:	4b93      	ldr	r3, [pc, #588]	; (8006ac0 <HAL_RCC_OscConfig+0x578>)
 8006872:	685b      	ldr	r3, [r3, #4]
 8006874:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	691b      	ldr	r3, [r3, #16]
 800687c:	061b      	lsls	r3, r3, #24
 800687e:	4990      	ldr	r1, [pc, #576]	; (8006ac0 <HAL_RCC_OscConfig+0x578>)
 8006880:	4313      	orrs	r3, r2
 8006882:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006884:	e040      	b.n	8006908 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	68db      	ldr	r3, [r3, #12]
 800688a:	2b00      	cmp	r3, #0
 800688c:	d023      	beq.n	80068d6 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800688e:	4b8c      	ldr	r3, [pc, #560]	; (8006ac0 <HAL_RCC_OscConfig+0x578>)
 8006890:	681b      	ldr	r3, [r3, #0]
 8006892:	4a8b      	ldr	r2, [pc, #556]	; (8006ac0 <HAL_RCC_OscConfig+0x578>)
 8006894:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006898:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800689a:	f7fe fddb 	bl	8005454 <HAL_GetTick>
 800689e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80068a0:	e008      	b.n	80068b4 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80068a2:	f7fe fdd7 	bl	8005454 <HAL_GetTick>
 80068a6:	4602      	mov	r2, r0
 80068a8:	693b      	ldr	r3, [r7, #16]
 80068aa:	1ad3      	subs	r3, r2, r3
 80068ac:	2b02      	cmp	r3, #2
 80068ae:	d901      	bls.n	80068b4 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80068b0:	2303      	movs	r3, #3
 80068b2:	e264      	b.n	8006d7e <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80068b4:	4b82      	ldr	r3, [pc, #520]	; (8006ac0 <HAL_RCC_OscConfig+0x578>)
 80068b6:	681b      	ldr	r3, [r3, #0]
 80068b8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80068bc:	2b00      	cmp	r3, #0
 80068be:	d0f0      	beq.n	80068a2 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80068c0:	4b7f      	ldr	r3, [pc, #508]	; (8006ac0 <HAL_RCC_OscConfig+0x578>)
 80068c2:	685b      	ldr	r3, [r3, #4]
 80068c4:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	691b      	ldr	r3, [r3, #16]
 80068cc:	061b      	lsls	r3, r3, #24
 80068ce:	497c      	ldr	r1, [pc, #496]	; (8006ac0 <HAL_RCC_OscConfig+0x578>)
 80068d0:	4313      	orrs	r3, r2
 80068d2:	604b      	str	r3, [r1, #4]
 80068d4:	e018      	b.n	8006908 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80068d6:	4b7a      	ldr	r3, [pc, #488]	; (8006ac0 <HAL_RCC_OscConfig+0x578>)
 80068d8:	681b      	ldr	r3, [r3, #0]
 80068da:	4a79      	ldr	r2, [pc, #484]	; (8006ac0 <HAL_RCC_OscConfig+0x578>)
 80068dc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80068e0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80068e2:	f7fe fdb7 	bl	8005454 <HAL_GetTick>
 80068e6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80068e8:	e008      	b.n	80068fc <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80068ea:	f7fe fdb3 	bl	8005454 <HAL_GetTick>
 80068ee:	4602      	mov	r2, r0
 80068f0:	693b      	ldr	r3, [r7, #16]
 80068f2:	1ad3      	subs	r3, r2, r3
 80068f4:	2b02      	cmp	r3, #2
 80068f6:	d901      	bls.n	80068fc <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80068f8:	2303      	movs	r3, #3
 80068fa:	e240      	b.n	8006d7e <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80068fc:	4b70      	ldr	r3, [pc, #448]	; (8006ac0 <HAL_RCC_OscConfig+0x578>)
 80068fe:	681b      	ldr	r3, [r3, #0]
 8006900:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006904:	2b00      	cmp	r3, #0
 8006906:	d1f0      	bne.n	80068ea <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	681b      	ldr	r3, [r3, #0]
 800690c:	f003 0308 	and.w	r3, r3, #8
 8006910:	2b00      	cmp	r3, #0
 8006912:	d03c      	beq.n	800698e <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	695b      	ldr	r3, [r3, #20]
 8006918:	2b00      	cmp	r3, #0
 800691a:	d01c      	beq.n	8006956 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800691c:	4b68      	ldr	r3, [pc, #416]	; (8006ac0 <HAL_RCC_OscConfig+0x578>)
 800691e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006922:	4a67      	ldr	r2, [pc, #412]	; (8006ac0 <HAL_RCC_OscConfig+0x578>)
 8006924:	f043 0301 	orr.w	r3, r3, #1
 8006928:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800692c:	f7fe fd92 	bl	8005454 <HAL_GetTick>
 8006930:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8006932:	e008      	b.n	8006946 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006934:	f7fe fd8e 	bl	8005454 <HAL_GetTick>
 8006938:	4602      	mov	r2, r0
 800693a:	693b      	ldr	r3, [r7, #16]
 800693c:	1ad3      	subs	r3, r2, r3
 800693e:	2b02      	cmp	r3, #2
 8006940:	d901      	bls.n	8006946 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8006942:	2303      	movs	r3, #3
 8006944:	e21b      	b.n	8006d7e <HAL_RCC_OscConfig+0x836>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8006946:	4b5e      	ldr	r3, [pc, #376]	; (8006ac0 <HAL_RCC_OscConfig+0x578>)
 8006948:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800694c:	f003 0302 	and.w	r3, r3, #2
 8006950:	2b00      	cmp	r3, #0
 8006952:	d0ef      	beq.n	8006934 <HAL_RCC_OscConfig+0x3ec>
 8006954:	e01b      	b.n	800698e <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006956:	4b5a      	ldr	r3, [pc, #360]	; (8006ac0 <HAL_RCC_OscConfig+0x578>)
 8006958:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800695c:	4a58      	ldr	r2, [pc, #352]	; (8006ac0 <HAL_RCC_OscConfig+0x578>)
 800695e:	f023 0301 	bic.w	r3, r3, #1
 8006962:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006966:	f7fe fd75 	bl	8005454 <HAL_GetTick>
 800696a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800696c:	e008      	b.n	8006980 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800696e:	f7fe fd71 	bl	8005454 <HAL_GetTick>
 8006972:	4602      	mov	r2, r0
 8006974:	693b      	ldr	r3, [r7, #16]
 8006976:	1ad3      	subs	r3, r2, r3
 8006978:	2b02      	cmp	r3, #2
 800697a:	d901      	bls.n	8006980 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 800697c:	2303      	movs	r3, #3
 800697e:	e1fe      	b.n	8006d7e <HAL_RCC_OscConfig+0x836>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8006980:	4b4f      	ldr	r3, [pc, #316]	; (8006ac0 <HAL_RCC_OscConfig+0x578>)
 8006982:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006986:	f003 0302 	and.w	r3, r3, #2
 800698a:	2b00      	cmp	r3, #0
 800698c:	d1ef      	bne.n	800696e <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	681b      	ldr	r3, [r3, #0]
 8006992:	f003 0304 	and.w	r3, r3, #4
 8006996:	2b00      	cmp	r3, #0
 8006998:	f000 80a6 	beq.w	8006ae8 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 800699c:	2300      	movs	r3, #0
 800699e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80069a0:	4b47      	ldr	r3, [pc, #284]	; (8006ac0 <HAL_RCC_OscConfig+0x578>)
 80069a2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80069a4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80069a8:	2b00      	cmp	r3, #0
 80069aa:	d10d      	bne.n	80069c8 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80069ac:	4b44      	ldr	r3, [pc, #272]	; (8006ac0 <HAL_RCC_OscConfig+0x578>)
 80069ae:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80069b0:	4a43      	ldr	r2, [pc, #268]	; (8006ac0 <HAL_RCC_OscConfig+0x578>)
 80069b2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80069b6:	6593      	str	r3, [r2, #88]	; 0x58
 80069b8:	4b41      	ldr	r3, [pc, #260]	; (8006ac0 <HAL_RCC_OscConfig+0x578>)
 80069ba:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80069bc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80069c0:	60bb      	str	r3, [r7, #8]
 80069c2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80069c4:	2301      	movs	r3, #1
 80069c6:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80069c8:	4b3e      	ldr	r3, [pc, #248]	; (8006ac4 <HAL_RCC_OscConfig+0x57c>)
 80069ca:	681b      	ldr	r3, [r3, #0]
 80069cc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80069d0:	2b00      	cmp	r3, #0
 80069d2:	d118      	bne.n	8006a06 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80069d4:	4b3b      	ldr	r3, [pc, #236]	; (8006ac4 <HAL_RCC_OscConfig+0x57c>)
 80069d6:	681b      	ldr	r3, [r3, #0]
 80069d8:	4a3a      	ldr	r2, [pc, #232]	; (8006ac4 <HAL_RCC_OscConfig+0x57c>)
 80069da:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80069de:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80069e0:	f7fe fd38 	bl	8005454 <HAL_GetTick>
 80069e4:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80069e6:	e008      	b.n	80069fa <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80069e8:	f7fe fd34 	bl	8005454 <HAL_GetTick>
 80069ec:	4602      	mov	r2, r0
 80069ee:	693b      	ldr	r3, [r7, #16]
 80069f0:	1ad3      	subs	r3, r2, r3
 80069f2:	2b02      	cmp	r3, #2
 80069f4:	d901      	bls.n	80069fa <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80069f6:	2303      	movs	r3, #3
 80069f8:	e1c1      	b.n	8006d7e <HAL_RCC_OscConfig+0x836>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80069fa:	4b32      	ldr	r3, [pc, #200]	; (8006ac4 <HAL_RCC_OscConfig+0x57c>)
 80069fc:	681b      	ldr	r3, [r3, #0]
 80069fe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006a02:	2b00      	cmp	r3, #0
 8006a04:	d0f0      	beq.n	80069e8 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	689b      	ldr	r3, [r3, #8]
 8006a0a:	2b01      	cmp	r3, #1
 8006a0c:	d108      	bne.n	8006a20 <HAL_RCC_OscConfig+0x4d8>
 8006a0e:	4b2c      	ldr	r3, [pc, #176]	; (8006ac0 <HAL_RCC_OscConfig+0x578>)
 8006a10:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006a14:	4a2a      	ldr	r2, [pc, #168]	; (8006ac0 <HAL_RCC_OscConfig+0x578>)
 8006a16:	f043 0301 	orr.w	r3, r3, #1
 8006a1a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8006a1e:	e024      	b.n	8006a6a <HAL_RCC_OscConfig+0x522>
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	689b      	ldr	r3, [r3, #8]
 8006a24:	2b05      	cmp	r3, #5
 8006a26:	d110      	bne.n	8006a4a <HAL_RCC_OscConfig+0x502>
 8006a28:	4b25      	ldr	r3, [pc, #148]	; (8006ac0 <HAL_RCC_OscConfig+0x578>)
 8006a2a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006a2e:	4a24      	ldr	r2, [pc, #144]	; (8006ac0 <HAL_RCC_OscConfig+0x578>)
 8006a30:	f043 0304 	orr.w	r3, r3, #4
 8006a34:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8006a38:	4b21      	ldr	r3, [pc, #132]	; (8006ac0 <HAL_RCC_OscConfig+0x578>)
 8006a3a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006a3e:	4a20      	ldr	r2, [pc, #128]	; (8006ac0 <HAL_RCC_OscConfig+0x578>)
 8006a40:	f043 0301 	orr.w	r3, r3, #1
 8006a44:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8006a48:	e00f      	b.n	8006a6a <HAL_RCC_OscConfig+0x522>
 8006a4a:	4b1d      	ldr	r3, [pc, #116]	; (8006ac0 <HAL_RCC_OscConfig+0x578>)
 8006a4c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006a50:	4a1b      	ldr	r2, [pc, #108]	; (8006ac0 <HAL_RCC_OscConfig+0x578>)
 8006a52:	f023 0301 	bic.w	r3, r3, #1
 8006a56:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8006a5a:	4b19      	ldr	r3, [pc, #100]	; (8006ac0 <HAL_RCC_OscConfig+0x578>)
 8006a5c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006a60:	4a17      	ldr	r2, [pc, #92]	; (8006ac0 <HAL_RCC_OscConfig+0x578>)
 8006a62:	f023 0304 	bic.w	r3, r3, #4
 8006a66:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	689b      	ldr	r3, [r3, #8]
 8006a6e:	2b00      	cmp	r3, #0
 8006a70:	d016      	beq.n	8006aa0 <HAL_RCC_OscConfig+0x558>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006a72:	f7fe fcef 	bl	8005454 <HAL_GetTick>
 8006a76:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006a78:	e00a      	b.n	8006a90 <HAL_RCC_OscConfig+0x548>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006a7a:	f7fe fceb 	bl	8005454 <HAL_GetTick>
 8006a7e:	4602      	mov	r2, r0
 8006a80:	693b      	ldr	r3, [r7, #16]
 8006a82:	1ad3      	subs	r3, r2, r3
 8006a84:	f241 3288 	movw	r2, #5000	; 0x1388
 8006a88:	4293      	cmp	r3, r2
 8006a8a:	d901      	bls.n	8006a90 <HAL_RCC_OscConfig+0x548>
        {
          return HAL_TIMEOUT;
 8006a8c:	2303      	movs	r3, #3
 8006a8e:	e176      	b.n	8006d7e <HAL_RCC_OscConfig+0x836>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006a90:	4b0b      	ldr	r3, [pc, #44]	; (8006ac0 <HAL_RCC_OscConfig+0x578>)
 8006a92:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006a96:	f003 0302 	and.w	r3, r3, #2
 8006a9a:	2b00      	cmp	r3, #0
 8006a9c:	d0ed      	beq.n	8006a7a <HAL_RCC_OscConfig+0x532>
 8006a9e:	e01a      	b.n	8006ad6 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006aa0:	f7fe fcd8 	bl	8005454 <HAL_GetTick>
 8006aa4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8006aa6:	e00f      	b.n	8006ac8 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006aa8:	f7fe fcd4 	bl	8005454 <HAL_GetTick>
 8006aac:	4602      	mov	r2, r0
 8006aae:	693b      	ldr	r3, [r7, #16]
 8006ab0:	1ad3      	subs	r3, r2, r3
 8006ab2:	f241 3288 	movw	r2, #5000	; 0x1388
 8006ab6:	4293      	cmp	r3, r2
 8006ab8:	d906      	bls.n	8006ac8 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8006aba:	2303      	movs	r3, #3
 8006abc:	e15f      	b.n	8006d7e <HAL_RCC_OscConfig+0x836>
 8006abe:	bf00      	nop
 8006ac0:	40021000 	.word	0x40021000
 8006ac4:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8006ac8:	4baa      	ldr	r3, [pc, #680]	; (8006d74 <HAL_RCC_OscConfig+0x82c>)
 8006aca:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006ace:	f003 0302 	and.w	r3, r3, #2
 8006ad2:	2b00      	cmp	r3, #0
 8006ad4:	d1e8      	bne.n	8006aa8 <HAL_RCC_OscConfig+0x560>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006ad6:	7ffb      	ldrb	r3, [r7, #31]
 8006ad8:	2b01      	cmp	r3, #1
 8006ada:	d105      	bne.n	8006ae8 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006adc:	4ba5      	ldr	r3, [pc, #660]	; (8006d74 <HAL_RCC_OscConfig+0x82c>)
 8006ade:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006ae0:	4aa4      	ldr	r2, [pc, #656]	; (8006d74 <HAL_RCC_OscConfig+0x82c>)
 8006ae2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006ae6:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	681b      	ldr	r3, [r3, #0]
 8006aec:	f003 0320 	and.w	r3, r3, #32
 8006af0:	2b00      	cmp	r3, #0
 8006af2:	d03c      	beq.n	8006b6e <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006af8:	2b00      	cmp	r3, #0
 8006afa:	d01c      	beq.n	8006b36 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8006afc:	4b9d      	ldr	r3, [pc, #628]	; (8006d74 <HAL_RCC_OscConfig+0x82c>)
 8006afe:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8006b02:	4a9c      	ldr	r2, [pc, #624]	; (8006d74 <HAL_RCC_OscConfig+0x82c>)
 8006b04:	f043 0301 	orr.w	r3, r3, #1
 8006b08:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006b0c:	f7fe fca2 	bl	8005454 <HAL_GetTick>
 8006b10:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8006b12:	e008      	b.n	8006b26 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8006b14:	f7fe fc9e 	bl	8005454 <HAL_GetTick>
 8006b18:	4602      	mov	r2, r0
 8006b1a:	693b      	ldr	r3, [r7, #16]
 8006b1c:	1ad3      	subs	r3, r2, r3
 8006b1e:	2b02      	cmp	r3, #2
 8006b20:	d901      	bls.n	8006b26 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8006b22:	2303      	movs	r3, #3
 8006b24:	e12b      	b.n	8006d7e <HAL_RCC_OscConfig+0x836>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8006b26:	4b93      	ldr	r3, [pc, #588]	; (8006d74 <HAL_RCC_OscConfig+0x82c>)
 8006b28:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8006b2c:	f003 0302 	and.w	r3, r3, #2
 8006b30:	2b00      	cmp	r3, #0
 8006b32:	d0ef      	beq.n	8006b14 <HAL_RCC_OscConfig+0x5cc>
 8006b34:	e01b      	b.n	8006b6e <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8006b36:	4b8f      	ldr	r3, [pc, #572]	; (8006d74 <HAL_RCC_OscConfig+0x82c>)
 8006b38:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8006b3c:	4a8d      	ldr	r2, [pc, #564]	; (8006d74 <HAL_RCC_OscConfig+0x82c>)
 8006b3e:	f023 0301 	bic.w	r3, r3, #1
 8006b42:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006b46:	f7fe fc85 	bl	8005454 <HAL_GetTick>
 8006b4a:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8006b4c:	e008      	b.n	8006b60 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8006b4e:	f7fe fc81 	bl	8005454 <HAL_GetTick>
 8006b52:	4602      	mov	r2, r0
 8006b54:	693b      	ldr	r3, [r7, #16]
 8006b56:	1ad3      	subs	r3, r2, r3
 8006b58:	2b02      	cmp	r3, #2
 8006b5a:	d901      	bls.n	8006b60 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8006b5c:	2303      	movs	r3, #3
 8006b5e:	e10e      	b.n	8006d7e <HAL_RCC_OscConfig+0x836>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8006b60:	4b84      	ldr	r3, [pc, #528]	; (8006d74 <HAL_RCC_OscConfig+0x82c>)
 8006b62:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8006b66:	f003 0302 	and.w	r3, r3, #2
 8006b6a:	2b00      	cmp	r3, #0
 8006b6c:	d1ef      	bne.n	8006b4e <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006b72:	2b00      	cmp	r3, #0
 8006b74:	f000 8102 	beq.w	8006d7c <HAL_RCC_OscConfig+0x834>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006b7c:	2b02      	cmp	r3, #2
 8006b7e:	f040 80c5 	bne.w	8006d0c <HAL_RCC_OscConfig+0x7c4>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8006b82:	4b7c      	ldr	r3, [pc, #496]	; (8006d74 <HAL_RCC_OscConfig+0x82c>)
 8006b84:	68db      	ldr	r3, [r3, #12]
 8006b86:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8006b88:	697b      	ldr	r3, [r7, #20]
 8006b8a:	f003 0203 	and.w	r2, r3, #3
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006b92:	429a      	cmp	r2, r3
 8006b94:	d12c      	bne.n	8006bf0 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8006b96:	697b      	ldr	r3, [r7, #20]
 8006b98:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006ba0:	3b01      	subs	r3, #1
 8006ba2:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8006ba4:	429a      	cmp	r2, r3
 8006ba6:	d123      	bne.n	8006bf0 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8006ba8:	697b      	ldr	r3, [r7, #20]
 8006baa:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006bb2:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8006bb4:	429a      	cmp	r2, r3
 8006bb6:	d11b      	bne.n	8006bf0 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8006bb8:	697b      	ldr	r3, [r7, #20]
 8006bba:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006bc2:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8006bc4:	429a      	cmp	r2, r3
 8006bc6:	d113      	bne.n	8006bf0 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006bc8:	697b      	ldr	r3, [r7, #20]
 8006bca:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006bd2:	085b      	lsrs	r3, r3, #1
 8006bd4:	3b01      	subs	r3, #1
 8006bd6:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8006bd8:	429a      	cmp	r2, r3
 8006bda:	d109      	bne.n	8006bf0 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8006bdc:	697b      	ldr	r3, [r7, #20]
 8006bde:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006be6:	085b      	lsrs	r3, r3, #1
 8006be8:	3b01      	subs	r3, #1
 8006bea:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006bec:	429a      	cmp	r2, r3
 8006bee:	d067      	beq.n	8006cc0 <HAL_RCC_OscConfig+0x778>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8006bf0:	69bb      	ldr	r3, [r7, #24]
 8006bf2:	2b0c      	cmp	r3, #12
 8006bf4:	d062      	beq.n	8006cbc <HAL_RCC_OscConfig+0x774>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8006bf6:	4b5f      	ldr	r3, [pc, #380]	; (8006d74 <HAL_RCC_OscConfig+0x82c>)
 8006bf8:	681b      	ldr	r3, [r3, #0]
 8006bfa:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8006bfe:	2b00      	cmp	r3, #0
 8006c00:	d001      	beq.n	8006c06 <HAL_RCC_OscConfig+0x6be>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 8006c02:	2301      	movs	r3, #1
 8006c04:	e0bb      	b.n	8006d7e <HAL_RCC_OscConfig+0x836>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8006c06:	4b5b      	ldr	r3, [pc, #364]	; (8006d74 <HAL_RCC_OscConfig+0x82c>)
 8006c08:	681b      	ldr	r3, [r3, #0]
 8006c0a:	4a5a      	ldr	r2, [pc, #360]	; (8006d74 <HAL_RCC_OscConfig+0x82c>)
 8006c0c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006c10:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8006c12:	f7fe fc1f 	bl	8005454 <HAL_GetTick>
 8006c16:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006c18:	e008      	b.n	8006c2c <HAL_RCC_OscConfig+0x6e4>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006c1a:	f7fe fc1b 	bl	8005454 <HAL_GetTick>
 8006c1e:	4602      	mov	r2, r0
 8006c20:	693b      	ldr	r3, [r7, #16]
 8006c22:	1ad3      	subs	r3, r2, r3
 8006c24:	2b02      	cmp	r3, #2
 8006c26:	d901      	bls.n	8006c2c <HAL_RCC_OscConfig+0x6e4>
              {
                return HAL_TIMEOUT;
 8006c28:	2303      	movs	r3, #3
 8006c2a:	e0a8      	b.n	8006d7e <HAL_RCC_OscConfig+0x836>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006c2c:	4b51      	ldr	r3, [pc, #324]	; (8006d74 <HAL_RCC_OscConfig+0x82c>)
 8006c2e:	681b      	ldr	r3, [r3, #0]
 8006c30:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006c34:	2b00      	cmp	r3, #0
 8006c36:	d1f0      	bne.n	8006c1a <HAL_RCC_OscConfig+0x6d2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006c38:	4b4e      	ldr	r3, [pc, #312]	; (8006d74 <HAL_RCC_OscConfig+0x82c>)
 8006c3a:	68da      	ldr	r2, [r3, #12]
 8006c3c:	4b4e      	ldr	r3, [pc, #312]	; (8006d78 <HAL_RCC_OscConfig+0x830>)
 8006c3e:	4013      	ands	r3, r2
 8006c40:	687a      	ldr	r2, [r7, #4]
 8006c42:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8006c44:	687a      	ldr	r2, [r7, #4]
 8006c46:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8006c48:	3a01      	subs	r2, #1
 8006c4a:	0112      	lsls	r2, r2, #4
 8006c4c:	4311      	orrs	r1, r2
 8006c4e:	687a      	ldr	r2, [r7, #4]
 8006c50:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8006c52:	0212      	lsls	r2, r2, #8
 8006c54:	4311      	orrs	r1, r2
 8006c56:	687a      	ldr	r2, [r7, #4]
 8006c58:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8006c5a:	0852      	lsrs	r2, r2, #1
 8006c5c:	3a01      	subs	r2, #1
 8006c5e:	0552      	lsls	r2, r2, #21
 8006c60:	4311      	orrs	r1, r2
 8006c62:	687a      	ldr	r2, [r7, #4]
 8006c64:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8006c66:	0852      	lsrs	r2, r2, #1
 8006c68:	3a01      	subs	r2, #1
 8006c6a:	0652      	lsls	r2, r2, #25
 8006c6c:	4311      	orrs	r1, r2
 8006c6e:	687a      	ldr	r2, [r7, #4]
 8006c70:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8006c72:	06d2      	lsls	r2, r2, #27
 8006c74:	430a      	orrs	r2, r1
 8006c76:	493f      	ldr	r1, [pc, #252]	; (8006d74 <HAL_RCC_OscConfig+0x82c>)
 8006c78:	4313      	orrs	r3, r2
 8006c7a:	60cb      	str	r3, [r1, #12]
#endif
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8006c7c:	4b3d      	ldr	r3, [pc, #244]	; (8006d74 <HAL_RCC_OscConfig+0x82c>)
 8006c7e:	681b      	ldr	r3, [r3, #0]
 8006c80:	4a3c      	ldr	r2, [pc, #240]	; (8006d74 <HAL_RCC_OscConfig+0x82c>)
 8006c82:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8006c86:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8006c88:	4b3a      	ldr	r3, [pc, #232]	; (8006d74 <HAL_RCC_OscConfig+0x82c>)
 8006c8a:	68db      	ldr	r3, [r3, #12]
 8006c8c:	4a39      	ldr	r2, [pc, #228]	; (8006d74 <HAL_RCC_OscConfig+0x82c>)
 8006c8e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8006c92:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8006c94:	f7fe fbde 	bl	8005454 <HAL_GetTick>
 8006c98:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006c9a:	e008      	b.n	8006cae <HAL_RCC_OscConfig+0x766>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006c9c:	f7fe fbda 	bl	8005454 <HAL_GetTick>
 8006ca0:	4602      	mov	r2, r0
 8006ca2:	693b      	ldr	r3, [r7, #16]
 8006ca4:	1ad3      	subs	r3, r2, r3
 8006ca6:	2b02      	cmp	r3, #2
 8006ca8:	d901      	bls.n	8006cae <HAL_RCC_OscConfig+0x766>
              {
                return HAL_TIMEOUT;
 8006caa:	2303      	movs	r3, #3
 8006cac:	e067      	b.n	8006d7e <HAL_RCC_OscConfig+0x836>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006cae:	4b31      	ldr	r3, [pc, #196]	; (8006d74 <HAL_RCC_OscConfig+0x82c>)
 8006cb0:	681b      	ldr	r3, [r3, #0]
 8006cb2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006cb6:	2b00      	cmp	r3, #0
 8006cb8:	d0f0      	beq.n	8006c9c <HAL_RCC_OscConfig+0x754>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8006cba:	e05f      	b.n	8006d7c <HAL_RCC_OscConfig+0x834>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8006cbc:	2301      	movs	r3, #1
 8006cbe:	e05e      	b.n	8006d7e <HAL_RCC_OscConfig+0x836>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006cc0:	4b2c      	ldr	r3, [pc, #176]	; (8006d74 <HAL_RCC_OscConfig+0x82c>)
 8006cc2:	681b      	ldr	r3, [r3, #0]
 8006cc4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006cc8:	2b00      	cmp	r3, #0
 8006cca:	d157      	bne.n	8006d7c <HAL_RCC_OscConfig+0x834>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8006ccc:	4b29      	ldr	r3, [pc, #164]	; (8006d74 <HAL_RCC_OscConfig+0x82c>)
 8006cce:	681b      	ldr	r3, [r3, #0]
 8006cd0:	4a28      	ldr	r2, [pc, #160]	; (8006d74 <HAL_RCC_OscConfig+0x82c>)
 8006cd2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8006cd6:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8006cd8:	4b26      	ldr	r3, [pc, #152]	; (8006d74 <HAL_RCC_OscConfig+0x82c>)
 8006cda:	68db      	ldr	r3, [r3, #12]
 8006cdc:	4a25      	ldr	r2, [pc, #148]	; (8006d74 <HAL_RCC_OscConfig+0x82c>)
 8006cde:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8006ce2:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8006ce4:	f7fe fbb6 	bl	8005454 <HAL_GetTick>
 8006ce8:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006cea:	e008      	b.n	8006cfe <HAL_RCC_OscConfig+0x7b6>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006cec:	f7fe fbb2 	bl	8005454 <HAL_GetTick>
 8006cf0:	4602      	mov	r2, r0
 8006cf2:	693b      	ldr	r3, [r7, #16]
 8006cf4:	1ad3      	subs	r3, r2, r3
 8006cf6:	2b02      	cmp	r3, #2
 8006cf8:	d901      	bls.n	8006cfe <HAL_RCC_OscConfig+0x7b6>
            {
              return HAL_TIMEOUT;
 8006cfa:	2303      	movs	r3, #3
 8006cfc:	e03f      	b.n	8006d7e <HAL_RCC_OscConfig+0x836>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006cfe:	4b1d      	ldr	r3, [pc, #116]	; (8006d74 <HAL_RCC_OscConfig+0x82c>)
 8006d00:	681b      	ldr	r3, [r3, #0]
 8006d02:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006d06:	2b00      	cmp	r3, #0
 8006d08:	d0f0      	beq.n	8006cec <HAL_RCC_OscConfig+0x7a4>
 8006d0a:	e037      	b.n	8006d7c <HAL_RCC_OscConfig+0x834>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8006d0c:	69bb      	ldr	r3, [r7, #24]
 8006d0e:	2b0c      	cmp	r3, #12
 8006d10:	d02d      	beq.n	8006d6e <HAL_RCC_OscConfig+0x826>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006d12:	4b18      	ldr	r3, [pc, #96]	; (8006d74 <HAL_RCC_OscConfig+0x82c>)
 8006d14:	681b      	ldr	r3, [r3, #0]
 8006d16:	4a17      	ldr	r2, [pc, #92]	; (8006d74 <HAL_RCC_OscConfig+0x82c>)
 8006d18:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006d1c:	6013      	str	r3, [r2, #0]
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
        }
#elif defined(RCC_PLLSAI1_SUPPORT)
        if(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8006d1e:	4b15      	ldr	r3, [pc, #84]	; (8006d74 <HAL_RCC_OscConfig+0x82c>)
 8006d20:	681b      	ldr	r3, [r3, #0]
 8006d22:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006d26:	2b00      	cmp	r3, #0
 8006d28:	d105      	bne.n	8006d36 <HAL_RCC_OscConfig+0x7ee>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8006d2a:	4b12      	ldr	r3, [pc, #72]	; (8006d74 <HAL_RCC_OscConfig+0x82c>)
 8006d2c:	68db      	ldr	r3, [r3, #12]
 8006d2e:	4a11      	ldr	r2, [pc, #68]	; (8006d74 <HAL_RCC_OscConfig+0x82c>)
 8006d30:	f023 0303 	bic.w	r3, r3, #3
 8006d34:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 8006d36:	4b0f      	ldr	r3, [pc, #60]	; (8006d74 <HAL_RCC_OscConfig+0x82c>)
 8006d38:	68db      	ldr	r3, [r3, #12]
 8006d3a:	4a0e      	ldr	r2, [pc, #56]	; (8006d74 <HAL_RCC_OscConfig+0x82c>)
 8006d3c:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8006d40:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006d44:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006d46:	f7fe fb85 	bl	8005454 <HAL_GetTick>
 8006d4a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006d4c:	e008      	b.n	8006d60 <HAL_RCC_OscConfig+0x818>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006d4e:	f7fe fb81 	bl	8005454 <HAL_GetTick>
 8006d52:	4602      	mov	r2, r0
 8006d54:	693b      	ldr	r3, [r7, #16]
 8006d56:	1ad3      	subs	r3, r2, r3
 8006d58:	2b02      	cmp	r3, #2
 8006d5a:	d901      	bls.n	8006d60 <HAL_RCC_OscConfig+0x818>
          {
            return HAL_TIMEOUT;
 8006d5c:	2303      	movs	r3, #3
 8006d5e:	e00e      	b.n	8006d7e <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006d60:	4b04      	ldr	r3, [pc, #16]	; (8006d74 <HAL_RCC_OscConfig+0x82c>)
 8006d62:	681b      	ldr	r3, [r3, #0]
 8006d64:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006d68:	2b00      	cmp	r3, #0
 8006d6a:	d1f0      	bne.n	8006d4e <HAL_RCC_OscConfig+0x806>
 8006d6c:	e006      	b.n	8006d7c <HAL_RCC_OscConfig+0x834>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8006d6e:	2301      	movs	r3, #1
 8006d70:	e005      	b.n	8006d7e <HAL_RCC_OscConfig+0x836>
 8006d72:	bf00      	nop
 8006d74:	40021000 	.word	0x40021000
 8006d78:	019d808c 	.word	0x019d808c
      }
    }
  }
  return HAL_OK;
 8006d7c:	2300      	movs	r3, #0
}
 8006d7e:	4618      	mov	r0, r3
 8006d80:	3720      	adds	r7, #32
 8006d82:	46bd      	mov	sp, r7
 8006d84:	bd80      	pop	{r7, pc}
 8006d86:	bf00      	nop

08006d88 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006d88:	b580      	push	{r7, lr}
 8006d8a:	b084      	sub	sp, #16
 8006d8c:	af00      	add	r7, sp, #0
 8006d8e:	6078      	str	r0, [r7, #4]
 8006d90:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	2b00      	cmp	r3, #0
 8006d96:	d101      	bne.n	8006d9c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006d98:	2301      	movs	r3, #1
 8006d9a:	e0c8      	b.n	8006f2e <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006d9c:	4b66      	ldr	r3, [pc, #408]	; (8006f38 <HAL_RCC_ClockConfig+0x1b0>)
 8006d9e:	681b      	ldr	r3, [r3, #0]
 8006da0:	f003 0307 	and.w	r3, r3, #7
 8006da4:	683a      	ldr	r2, [r7, #0]
 8006da6:	429a      	cmp	r2, r3
 8006da8:	d910      	bls.n	8006dcc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006daa:	4b63      	ldr	r3, [pc, #396]	; (8006f38 <HAL_RCC_ClockConfig+0x1b0>)
 8006dac:	681b      	ldr	r3, [r3, #0]
 8006dae:	f023 0207 	bic.w	r2, r3, #7
 8006db2:	4961      	ldr	r1, [pc, #388]	; (8006f38 <HAL_RCC_ClockConfig+0x1b0>)
 8006db4:	683b      	ldr	r3, [r7, #0]
 8006db6:	4313      	orrs	r3, r2
 8006db8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006dba:	4b5f      	ldr	r3, [pc, #380]	; (8006f38 <HAL_RCC_ClockConfig+0x1b0>)
 8006dbc:	681b      	ldr	r3, [r3, #0]
 8006dbe:	f003 0307 	and.w	r3, r3, #7
 8006dc2:	683a      	ldr	r2, [r7, #0]
 8006dc4:	429a      	cmp	r2, r3
 8006dc6:	d001      	beq.n	8006dcc <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8006dc8:	2301      	movs	r3, #1
 8006dca:	e0b0      	b.n	8006f2e <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	681b      	ldr	r3, [r3, #0]
 8006dd0:	f003 0301 	and.w	r3, r3, #1
 8006dd4:	2b00      	cmp	r3, #0
 8006dd6:	d04c      	beq.n	8006e72 <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	685b      	ldr	r3, [r3, #4]
 8006ddc:	2b03      	cmp	r3, #3
 8006dde:	d107      	bne.n	8006df0 <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006de0:	4b56      	ldr	r3, [pc, #344]	; (8006f3c <HAL_RCC_ClockConfig+0x1b4>)
 8006de2:	681b      	ldr	r3, [r3, #0]
 8006de4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006de8:	2b00      	cmp	r3, #0
 8006dea:	d121      	bne.n	8006e30 <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 8006dec:	2301      	movs	r3, #1
 8006dee:	e09e      	b.n	8006f2e <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	685b      	ldr	r3, [r3, #4]
 8006df4:	2b02      	cmp	r3, #2
 8006df6:	d107      	bne.n	8006e08 <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006df8:	4b50      	ldr	r3, [pc, #320]	; (8006f3c <HAL_RCC_ClockConfig+0x1b4>)
 8006dfa:	681b      	ldr	r3, [r3, #0]
 8006dfc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006e00:	2b00      	cmp	r3, #0
 8006e02:	d115      	bne.n	8006e30 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8006e04:	2301      	movs	r3, #1
 8006e06:	e092      	b.n	8006f2e <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	685b      	ldr	r3, [r3, #4]
 8006e0c:	2b00      	cmp	r3, #0
 8006e0e:	d107      	bne.n	8006e20 <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8006e10:	4b4a      	ldr	r3, [pc, #296]	; (8006f3c <HAL_RCC_ClockConfig+0x1b4>)
 8006e12:	681b      	ldr	r3, [r3, #0]
 8006e14:	f003 0302 	and.w	r3, r3, #2
 8006e18:	2b00      	cmp	r3, #0
 8006e1a:	d109      	bne.n	8006e30 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8006e1c:	2301      	movs	r3, #1
 8006e1e:	e086      	b.n	8006f2e <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006e20:	4b46      	ldr	r3, [pc, #280]	; (8006f3c <HAL_RCC_ClockConfig+0x1b4>)
 8006e22:	681b      	ldr	r3, [r3, #0]
 8006e24:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006e28:	2b00      	cmp	r3, #0
 8006e2a:	d101      	bne.n	8006e30 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8006e2c:	2301      	movs	r3, #1
 8006e2e:	e07e      	b.n	8006f2e <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8006e30:	4b42      	ldr	r3, [pc, #264]	; (8006f3c <HAL_RCC_ClockConfig+0x1b4>)
 8006e32:	689b      	ldr	r3, [r3, #8]
 8006e34:	f023 0203 	bic.w	r2, r3, #3
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	685b      	ldr	r3, [r3, #4]
 8006e3c:	493f      	ldr	r1, [pc, #252]	; (8006f3c <HAL_RCC_ClockConfig+0x1b4>)
 8006e3e:	4313      	orrs	r3, r2
 8006e40:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006e42:	f7fe fb07 	bl	8005454 <HAL_GetTick>
 8006e46:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006e48:	e00a      	b.n	8006e60 <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006e4a:	f7fe fb03 	bl	8005454 <HAL_GetTick>
 8006e4e:	4602      	mov	r2, r0
 8006e50:	68fb      	ldr	r3, [r7, #12]
 8006e52:	1ad3      	subs	r3, r2, r3
 8006e54:	f241 3288 	movw	r2, #5000	; 0x1388
 8006e58:	4293      	cmp	r3, r2
 8006e5a:	d901      	bls.n	8006e60 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 8006e5c:	2303      	movs	r3, #3
 8006e5e:	e066      	b.n	8006f2e <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006e60:	4b36      	ldr	r3, [pc, #216]	; (8006f3c <HAL_RCC_ClockConfig+0x1b4>)
 8006e62:	689b      	ldr	r3, [r3, #8]
 8006e64:	f003 020c 	and.w	r2, r3, #12
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	685b      	ldr	r3, [r3, #4]
 8006e6c:	009b      	lsls	r3, r3, #2
 8006e6e:	429a      	cmp	r2, r3
 8006e70:	d1eb      	bne.n	8006e4a <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	681b      	ldr	r3, [r3, #0]
 8006e76:	f003 0302 	and.w	r3, r3, #2
 8006e7a:	2b00      	cmp	r3, #0
 8006e7c:	d008      	beq.n	8006e90 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006e7e:	4b2f      	ldr	r3, [pc, #188]	; (8006f3c <HAL_RCC_ClockConfig+0x1b4>)
 8006e80:	689b      	ldr	r3, [r3, #8]
 8006e82:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006e86:	687b      	ldr	r3, [r7, #4]
 8006e88:	689b      	ldr	r3, [r3, #8]
 8006e8a:	492c      	ldr	r1, [pc, #176]	; (8006f3c <HAL_RCC_ClockConfig+0x1b4>)
 8006e8c:	4313      	orrs	r3, r2
 8006e8e:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006e90:	4b29      	ldr	r3, [pc, #164]	; (8006f38 <HAL_RCC_ClockConfig+0x1b0>)
 8006e92:	681b      	ldr	r3, [r3, #0]
 8006e94:	f003 0307 	and.w	r3, r3, #7
 8006e98:	683a      	ldr	r2, [r7, #0]
 8006e9a:	429a      	cmp	r2, r3
 8006e9c:	d210      	bcs.n	8006ec0 <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006e9e:	4b26      	ldr	r3, [pc, #152]	; (8006f38 <HAL_RCC_ClockConfig+0x1b0>)
 8006ea0:	681b      	ldr	r3, [r3, #0]
 8006ea2:	f023 0207 	bic.w	r2, r3, #7
 8006ea6:	4924      	ldr	r1, [pc, #144]	; (8006f38 <HAL_RCC_ClockConfig+0x1b0>)
 8006ea8:	683b      	ldr	r3, [r7, #0]
 8006eaa:	4313      	orrs	r3, r2
 8006eac:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006eae:	4b22      	ldr	r3, [pc, #136]	; (8006f38 <HAL_RCC_ClockConfig+0x1b0>)
 8006eb0:	681b      	ldr	r3, [r3, #0]
 8006eb2:	f003 0307 	and.w	r3, r3, #7
 8006eb6:	683a      	ldr	r2, [r7, #0]
 8006eb8:	429a      	cmp	r2, r3
 8006eba:	d001      	beq.n	8006ec0 <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 8006ebc:	2301      	movs	r3, #1
 8006ebe:	e036      	b.n	8006f2e <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	681b      	ldr	r3, [r3, #0]
 8006ec4:	f003 0304 	and.w	r3, r3, #4
 8006ec8:	2b00      	cmp	r3, #0
 8006eca:	d008      	beq.n	8006ede <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006ecc:	4b1b      	ldr	r3, [pc, #108]	; (8006f3c <HAL_RCC_ClockConfig+0x1b4>)
 8006ece:	689b      	ldr	r3, [r3, #8]
 8006ed0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	68db      	ldr	r3, [r3, #12]
 8006ed8:	4918      	ldr	r1, [pc, #96]	; (8006f3c <HAL_RCC_ClockConfig+0x1b4>)
 8006eda:	4313      	orrs	r3, r2
 8006edc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	681b      	ldr	r3, [r3, #0]
 8006ee2:	f003 0308 	and.w	r3, r3, #8
 8006ee6:	2b00      	cmp	r3, #0
 8006ee8:	d009      	beq.n	8006efe <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006eea:	4b14      	ldr	r3, [pc, #80]	; (8006f3c <HAL_RCC_ClockConfig+0x1b4>)
 8006eec:	689b      	ldr	r3, [r3, #8]
 8006eee:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	691b      	ldr	r3, [r3, #16]
 8006ef6:	00db      	lsls	r3, r3, #3
 8006ef8:	4910      	ldr	r1, [pc, #64]	; (8006f3c <HAL_RCC_ClockConfig+0x1b4>)
 8006efa:	4313      	orrs	r3, r2
 8006efc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8006efe:	f000 f825 	bl	8006f4c <HAL_RCC_GetSysClockFreq>
 8006f02:	4602      	mov	r2, r0
 8006f04:	4b0d      	ldr	r3, [pc, #52]	; (8006f3c <HAL_RCC_ClockConfig+0x1b4>)
 8006f06:	689b      	ldr	r3, [r3, #8]
 8006f08:	091b      	lsrs	r3, r3, #4
 8006f0a:	f003 030f 	and.w	r3, r3, #15
 8006f0e:	490c      	ldr	r1, [pc, #48]	; (8006f40 <HAL_RCC_ClockConfig+0x1b8>)
 8006f10:	5ccb      	ldrb	r3, [r1, r3]
 8006f12:	f003 031f 	and.w	r3, r3, #31
 8006f16:	fa22 f303 	lsr.w	r3, r2, r3
 8006f1a:	4a0a      	ldr	r2, [pc, #40]	; (8006f44 <HAL_RCC_ClockConfig+0x1bc>)
 8006f1c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8006f1e:	4b0a      	ldr	r3, [pc, #40]	; (8006f48 <HAL_RCC_ClockConfig+0x1c0>)
 8006f20:	681b      	ldr	r3, [r3, #0]
 8006f22:	4618      	mov	r0, r3
 8006f24:	f7fe fa46 	bl	80053b4 <HAL_InitTick>
 8006f28:	4603      	mov	r3, r0
 8006f2a:	72fb      	strb	r3, [r7, #11]

  return status;
 8006f2c:	7afb      	ldrb	r3, [r7, #11]
}
 8006f2e:	4618      	mov	r0, r3
 8006f30:	3710      	adds	r7, #16
 8006f32:	46bd      	mov	sp, r7
 8006f34:	bd80      	pop	{r7, pc}
 8006f36:	bf00      	nop
 8006f38:	40022000 	.word	0x40022000
 8006f3c:	40021000 	.word	0x40021000
 8006f40:	0800b1b0 	.word	0x0800b1b0
 8006f44:	20000028 	.word	0x20000028
 8006f48:	2000002c 	.word	0x2000002c

08006f4c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006f4c:	b480      	push	{r7}
 8006f4e:	b089      	sub	sp, #36	; 0x24
 8006f50:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8006f52:	2300      	movs	r3, #0
 8006f54:	61fb      	str	r3, [r7, #28]
 8006f56:	2300      	movs	r3, #0
 8006f58:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006f5a:	4b3e      	ldr	r3, [pc, #248]	; (8007054 <HAL_RCC_GetSysClockFreq+0x108>)
 8006f5c:	689b      	ldr	r3, [r3, #8]
 8006f5e:	f003 030c 	and.w	r3, r3, #12
 8006f62:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006f64:	4b3b      	ldr	r3, [pc, #236]	; (8007054 <HAL_RCC_GetSysClockFreq+0x108>)
 8006f66:	68db      	ldr	r3, [r3, #12]
 8006f68:	f003 0303 	and.w	r3, r3, #3
 8006f6c:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8006f6e:	693b      	ldr	r3, [r7, #16]
 8006f70:	2b00      	cmp	r3, #0
 8006f72:	d005      	beq.n	8006f80 <HAL_RCC_GetSysClockFreq+0x34>
 8006f74:	693b      	ldr	r3, [r7, #16]
 8006f76:	2b0c      	cmp	r3, #12
 8006f78:	d121      	bne.n	8006fbe <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8006f7a:	68fb      	ldr	r3, [r7, #12]
 8006f7c:	2b01      	cmp	r3, #1
 8006f7e:	d11e      	bne.n	8006fbe <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8006f80:	4b34      	ldr	r3, [pc, #208]	; (8007054 <HAL_RCC_GetSysClockFreq+0x108>)
 8006f82:	681b      	ldr	r3, [r3, #0]
 8006f84:	f003 0308 	and.w	r3, r3, #8
 8006f88:	2b00      	cmp	r3, #0
 8006f8a:	d107      	bne.n	8006f9c <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8006f8c:	4b31      	ldr	r3, [pc, #196]	; (8007054 <HAL_RCC_GetSysClockFreq+0x108>)
 8006f8e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006f92:	0a1b      	lsrs	r3, r3, #8
 8006f94:	f003 030f 	and.w	r3, r3, #15
 8006f98:	61fb      	str	r3, [r7, #28]
 8006f9a:	e005      	b.n	8006fa8 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8006f9c:	4b2d      	ldr	r3, [pc, #180]	; (8007054 <HAL_RCC_GetSysClockFreq+0x108>)
 8006f9e:	681b      	ldr	r3, [r3, #0]
 8006fa0:	091b      	lsrs	r3, r3, #4
 8006fa2:	f003 030f 	and.w	r3, r3, #15
 8006fa6:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8006fa8:	4a2b      	ldr	r2, [pc, #172]	; (8007058 <HAL_RCC_GetSysClockFreq+0x10c>)
 8006faa:	69fb      	ldr	r3, [r7, #28]
 8006fac:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006fb0:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8006fb2:	693b      	ldr	r3, [r7, #16]
 8006fb4:	2b00      	cmp	r3, #0
 8006fb6:	d10d      	bne.n	8006fd4 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8006fb8:	69fb      	ldr	r3, [r7, #28]
 8006fba:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8006fbc:	e00a      	b.n	8006fd4 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8006fbe:	693b      	ldr	r3, [r7, #16]
 8006fc0:	2b04      	cmp	r3, #4
 8006fc2:	d102      	bne.n	8006fca <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8006fc4:	4b25      	ldr	r3, [pc, #148]	; (800705c <HAL_RCC_GetSysClockFreq+0x110>)
 8006fc6:	61bb      	str	r3, [r7, #24]
 8006fc8:	e004      	b.n	8006fd4 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8006fca:	693b      	ldr	r3, [r7, #16]
 8006fcc:	2b08      	cmp	r3, #8
 8006fce:	d101      	bne.n	8006fd4 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8006fd0:	4b22      	ldr	r3, [pc, #136]	; (800705c <HAL_RCC_GetSysClockFreq+0x110>)
 8006fd2:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8006fd4:	693b      	ldr	r3, [r7, #16]
 8006fd6:	2b0c      	cmp	r3, #12
 8006fd8:	d134      	bne.n	8007044 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8006fda:	4b1e      	ldr	r3, [pc, #120]	; (8007054 <HAL_RCC_GetSysClockFreq+0x108>)
 8006fdc:	68db      	ldr	r3, [r3, #12]
 8006fde:	f003 0303 	and.w	r3, r3, #3
 8006fe2:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8006fe4:	68bb      	ldr	r3, [r7, #8]
 8006fe6:	2b02      	cmp	r3, #2
 8006fe8:	d003      	beq.n	8006ff2 <HAL_RCC_GetSysClockFreq+0xa6>
 8006fea:	68bb      	ldr	r3, [r7, #8]
 8006fec:	2b03      	cmp	r3, #3
 8006fee:	d003      	beq.n	8006ff8 <HAL_RCC_GetSysClockFreq+0xac>
 8006ff0:	e005      	b.n	8006ffe <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8006ff2:	4b1a      	ldr	r3, [pc, #104]	; (800705c <HAL_RCC_GetSysClockFreq+0x110>)
 8006ff4:	617b      	str	r3, [r7, #20]
      break;
 8006ff6:	e005      	b.n	8007004 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8006ff8:	4b18      	ldr	r3, [pc, #96]	; (800705c <HAL_RCC_GetSysClockFreq+0x110>)
 8006ffa:	617b      	str	r3, [r7, #20]
      break;
 8006ffc:	e002      	b.n	8007004 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8006ffe:	69fb      	ldr	r3, [r7, #28]
 8007000:	617b      	str	r3, [r7, #20]
      break;
 8007002:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8007004:	4b13      	ldr	r3, [pc, #76]	; (8007054 <HAL_RCC_GetSysClockFreq+0x108>)
 8007006:	68db      	ldr	r3, [r3, #12]
 8007008:	091b      	lsrs	r3, r3, #4
 800700a:	f003 0307 	and.w	r3, r3, #7
 800700e:	3301      	adds	r3, #1
 8007010:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8007012:	4b10      	ldr	r3, [pc, #64]	; (8007054 <HAL_RCC_GetSysClockFreq+0x108>)
 8007014:	68db      	ldr	r3, [r3, #12]
 8007016:	0a1b      	lsrs	r3, r3, #8
 8007018:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800701c:	697a      	ldr	r2, [r7, #20]
 800701e:	fb02 f203 	mul.w	r2, r2, r3
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	fbb2 f3f3 	udiv	r3, r2, r3
 8007028:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800702a:	4b0a      	ldr	r3, [pc, #40]	; (8007054 <HAL_RCC_GetSysClockFreq+0x108>)
 800702c:	68db      	ldr	r3, [r3, #12]
 800702e:	0e5b      	lsrs	r3, r3, #25
 8007030:	f003 0303 	and.w	r3, r3, #3
 8007034:	3301      	adds	r3, #1
 8007036:	005b      	lsls	r3, r3, #1
 8007038:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800703a:	697a      	ldr	r2, [r7, #20]
 800703c:	683b      	ldr	r3, [r7, #0]
 800703e:	fbb2 f3f3 	udiv	r3, r2, r3
 8007042:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8007044:	69bb      	ldr	r3, [r7, #24]
}
 8007046:	4618      	mov	r0, r3
 8007048:	3724      	adds	r7, #36	; 0x24
 800704a:	46bd      	mov	sp, r7
 800704c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007050:	4770      	bx	lr
 8007052:	bf00      	nop
 8007054:	40021000 	.word	0x40021000
 8007058:	0800b1c8 	.word	0x0800b1c8
 800705c:	00f42400 	.word	0x00f42400

08007060 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007060:	b480      	push	{r7}
 8007062:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007064:	4b03      	ldr	r3, [pc, #12]	; (8007074 <HAL_RCC_GetHCLKFreq+0x14>)
 8007066:	681b      	ldr	r3, [r3, #0]
}
 8007068:	4618      	mov	r0, r3
 800706a:	46bd      	mov	sp, r7
 800706c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007070:	4770      	bx	lr
 8007072:	bf00      	nop
 8007074:	20000028 	.word	0x20000028

08007078 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007078:	b580      	push	{r7, lr}
 800707a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800707c:	f7ff fff0 	bl	8007060 <HAL_RCC_GetHCLKFreq>
 8007080:	4602      	mov	r2, r0
 8007082:	4b06      	ldr	r3, [pc, #24]	; (800709c <HAL_RCC_GetPCLK1Freq+0x24>)
 8007084:	689b      	ldr	r3, [r3, #8]
 8007086:	0a1b      	lsrs	r3, r3, #8
 8007088:	f003 0307 	and.w	r3, r3, #7
 800708c:	4904      	ldr	r1, [pc, #16]	; (80070a0 <HAL_RCC_GetPCLK1Freq+0x28>)
 800708e:	5ccb      	ldrb	r3, [r1, r3]
 8007090:	f003 031f 	and.w	r3, r3, #31
 8007094:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007098:	4618      	mov	r0, r3
 800709a:	bd80      	pop	{r7, pc}
 800709c:	40021000 	.word	0x40021000
 80070a0:	0800b1c0 	.word	0x0800b1c0

080070a4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80070a4:	b580      	push	{r7, lr}
 80070a6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80070a8:	f7ff ffda 	bl	8007060 <HAL_RCC_GetHCLKFreq>
 80070ac:	4602      	mov	r2, r0
 80070ae:	4b06      	ldr	r3, [pc, #24]	; (80070c8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80070b0:	689b      	ldr	r3, [r3, #8]
 80070b2:	0adb      	lsrs	r3, r3, #11
 80070b4:	f003 0307 	and.w	r3, r3, #7
 80070b8:	4904      	ldr	r1, [pc, #16]	; (80070cc <HAL_RCC_GetPCLK2Freq+0x28>)
 80070ba:	5ccb      	ldrb	r3, [r1, r3]
 80070bc:	f003 031f 	and.w	r3, r3, #31
 80070c0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80070c4:	4618      	mov	r0, r3
 80070c6:	bd80      	pop	{r7, pc}
 80070c8:	40021000 	.word	0x40021000
 80070cc:	0800b1c0 	.word	0x0800b1c0

080070d0 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80070d0:	b580      	push	{r7, lr}
 80070d2:	b086      	sub	sp, #24
 80070d4:	af00      	add	r7, sp, #0
 80070d6:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80070d8:	2300      	movs	r3, #0
 80070da:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80070dc:	4b2a      	ldr	r3, [pc, #168]	; (8007188 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80070de:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80070e0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80070e4:	2b00      	cmp	r3, #0
 80070e6:	d003      	beq.n	80070f0 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80070e8:	f7ff f9ca 	bl	8006480 <HAL_PWREx_GetVoltageRange>
 80070ec:	6178      	str	r0, [r7, #20]
 80070ee:	e014      	b.n	800711a <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80070f0:	4b25      	ldr	r3, [pc, #148]	; (8007188 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80070f2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80070f4:	4a24      	ldr	r2, [pc, #144]	; (8007188 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80070f6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80070fa:	6593      	str	r3, [r2, #88]	; 0x58
 80070fc:	4b22      	ldr	r3, [pc, #136]	; (8007188 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80070fe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007100:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007104:	60fb      	str	r3, [r7, #12]
 8007106:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8007108:	f7ff f9ba 	bl	8006480 <HAL_PWREx_GetVoltageRange>
 800710c:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800710e:	4b1e      	ldr	r3, [pc, #120]	; (8007188 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8007110:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007112:	4a1d      	ldr	r2, [pc, #116]	; (8007188 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8007114:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007118:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800711a:	697b      	ldr	r3, [r7, #20]
 800711c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007120:	d10b      	bne.n	800713a <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	2b80      	cmp	r3, #128	; 0x80
 8007126:	d919      	bls.n	800715c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	2ba0      	cmp	r3, #160	; 0xa0
 800712c:	d902      	bls.n	8007134 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800712e:	2302      	movs	r3, #2
 8007130:	613b      	str	r3, [r7, #16]
 8007132:	e013      	b.n	800715c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8007134:	2301      	movs	r3, #1
 8007136:	613b      	str	r3, [r7, #16]
 8007138:	e010      	b.n	800715c <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	2b80      	cmp	r3, #128	; 0x80
 800713e:	d902      	bls.n	8007146 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8007140:	2303      	movs	r3, #3
 8007142:	613b      	str	r3, [r7, #16]
 8007144:	e00a      	b.n	800715c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	2b80      	cmp	r3, #128	; 0x80
 800714a:	d102      	bne.n	8007152 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800714c:	2302      	movs	r3, #2
 800714e:	613b      	str	r3, [r7, #16]
 8007150:	e004      	b.n	800715c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	2b70      	cmp	r3, #112	; 0x70
 8007156:	d101      	bne.n	800715c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8007158:	2301      	movs	r3, #1
 800715a:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800715c:	4b0b      	ldr	r3, [pc, #44]	; (800718c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800715e:	681b      	ldr	r3, [r3, #0]
 8007160:	f023 0207 	bic.w	r2, r3, #7
 8007164:	4909      	ldr	r1, [pc, #36]	; (800718c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8007166:	693b      	ldr	r3, [r7, #16]
 8007168:	4313      	orrs	r3, r2
 800716a:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 800716c:	4b07      	ldr	r3, [pc, #28]	; (800718c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800716e:	681b      	ldr	r3, [r3, #0]
 8007170:	f003 0307 	and.w	r3, r3, #7
 8007174:	693a      	ldr	r2, [r7, #16]
 8007176:	429a      	cmp	r2, r3
 8007178:	d001      	beq.n	800717e <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 800717a:	2301      	movs	r3, #1
 800717c:	e000      	b.n	8007180 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800717e:	2300      	movs	r3, #0
}
 8007180:	4618      	mov	r0, r3
 8007182:	3718      	adds	r7, #24
 8007184:	46bd      	mov	sp, r7
 8007186:	bd80      	pop	{r7, pc}
 8007188:	40021000 	.word	0x40021000
 800718c:	40022000 	.word	0x40022000

08007190 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8007190:	b580      	push	{r7, lr}
 8007192:	b086      	sub	sp, #24
 8007194:	af00      	add	r7, sp, #0
 8007196:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8007198:	2300      	movs	r3, #0
 800719a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800719c:	2300      	movs	r3, #0
 800719e:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	681b      	ldr	r3, [r3, #0]
 80071a4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80071a8:	2b00      	cmp	r3, #0
 80071aa:	d031      	beq.n	8007210 <HAL_RCCEx_PeriphCLKConfig+0x80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80071b0:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80071b4:	d01a      	beq.n	80071ec <HAL_RCCEx_PeriphCLKConfig+0x5c>
 80071b6:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80071ba:	d814      	bhi.n	80071e6 <HAL_RCCEx_PeriphCLKConfig+0x56>
 80071bc:	2b00      	cmp	r3, #0
 80071be:	d009      	beq.n	80071d4 <HAL_RCCEx_PeriphCLKConfig+0x44>
 80071c0:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80071c4:	d10f      	bne.n	80071e6 <HAL_RCCEx_PeriphCLKConfig+0x56>
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 80071c6:	4b5d      	ldr	r3, [pc, #372]	; (800733c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80071c8:	68db      	ldr	r3, [r3, #12]
 80071ca:	4a5c      	ldr	r2, [pc, #368]	; (800733c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80071cc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80071d0:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80071d2:	e00c      	b.n	80071ee <HAL_RCCEx_PeriphCLKConfig+0x5e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	3304      	adds	r3, #4
 80071d8:	2100      	movs	r1, #0
 80071da:	4618      	mov	r0, r3
 80071dc:	f000 fa54 	bl	8007688 <RCCEx_PLLSAI1_Config>
 80071e0:	4603      	mov	r3, r0
 80071e2:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80071e4:	e003      	b.n	80071ee <HAL_RCCEx_PeriphCLKConfig+0x5e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80071e6:	2301      	movs	r3, #1
 80071e8:	74fb      	strb	r3, [r7, #19]
      break;
 80071ea:	e000      	b.n	80071ee <HAL_RCCEx_PeriphCLKConfig+0x5e>
      break;
 80071ec:	bf00      	nop
    }

    if(ret == HAL_OK)
 80071ee:	7cfb      	ldrb	r3, [r7, #19]
 80071f0:	2b00      	cmp	r3, #0
 80071f2:	d10b      	bne.n	800720c <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80071f4:	4b51      	ldr	r3, [pc, #324]	; (800733c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80071f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80071fa:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007202:	494e      	ldr	r1, [pc, #312]	; (800733c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8007204:	4313      	orrs	r3, r2
 8007206:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800720a:	e001      	b.n	8007210 <HAL_RCCEx_PeriphCLKConfig+0x80>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800720c:	7cfb      	ldrb	r3, [r7, #19]
 800720e:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	681b      	ldr	r3, [r3, #0]
 8007214:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007218:	2b00      	cmp	r3, #0
 800721a:	f000 809e 	beq.w	800735a <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    FlagStatus       pwrclkchanged = RESET;
 800721e:	2300      	movs	r3, #0
 8007220:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8007222:	4b46      	ldr	r3, [pc, #280]	; (800733c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8007224:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007226:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800722a:	2b00      	cmp	r3, #0
 800722c:	d101      	bne.n	8007232 <HAL_RCCEx_PeriphCLKConfig+0xa2>
 800722e:	2301      	movs	r3, #1
 8007230:	e000      	b.n	8007234 <HAL_RCCEx_PeriphCLKConfig+0xa4>
 8007232:	2300      	movs	r3, #0
 8007234:	2b00      	cmp	r3, #0
 8007236:	d00d      	beq.n	8007254 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007238:	4b40      	ldr	r3, [pc, #256]	; (800733c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800723a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800723c:	4a3f      	ldr	r2, [pc, #252]	; (800733c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800723e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007242:	6593      	str	r3, [r2, #88]	; 0x58
 8007244:	4b3d      	ldr	r3, [pc, #244]	; (800733c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8007246:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007248:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800724c:	60bb      	str	r3, [r7, #8]
 800724e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007250:	2301      	movs	r3, #1
 8007252:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8007254:	4b3a      	ldr	r3, [pc, #232]	; (8007340 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8007256:	681b      	ldr	r3, [r3, #0]
 8007258:	4a39      	ldr	r2, [pc, #228]	; (8007340 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 800725a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800725e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8007260:	f7fe f8f8 	bl	8005454 <HAL_GetTick>
 8007264:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8007266:	e009      	b.n	800727c <HAL_RCCEx_PeriphCLKConfig+0xec>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007268:	f7fe f8f4 	bl	8005454 <HAL_GetTick>
 800726c:	4602      	mov	r2, r0
 800726e:	68fb      	ldr	r3, [r7, #12]
 8007270:	1ad3      	subs	r3, r2, r3
 8007272:	2b02      	cmp	r3, #2
 8007274:	d902      	bls.n	800727c <HAL_RCCEx_PeriphCLKConfig+0xec>
      {
        ret = HAL_TIMEOUT;
 8007276:	2303      	movs	r3, #3
 8007278:	74fb      	strb	r3, [r7, #19]
        break;
 800727a:	e005      	b.n	8007288 <HAL_RCCEx_PeriphCLKConfig+0xf8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800727c:	4b30      	ldr	r3, [pc, #192]	; (8007340 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 800727e:	681b      	ldr	r3, [r3, #0]
 8007280:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007284:	2b00      	cmp	r3, #0
 8007286:	d0ef      	beq.n	8007268 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }

    if(ret == HAL_OK)
 8007288:	7cfb      	ldrb	r3, [r7, #19]
 800728a:	2b00      	cmp	r3, #0
 800728c:	d15a      	bne.n	8007344 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800728e:	4b2b      	ldr	r3, [pc, #172]	; (800733c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8007290:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007294:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007298:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800729a:	697b      	ldr	r3, [r7, #20]
 800729c:	2b00      	cmp	r3, #0
 800729e:	d01e      	beq.n	80072de <HAL_RCCEx_PeriphCLKConfig+0x14e>
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80072a4:	697a      	ldr	r2, [r7, #20]
 80072a6:	429a      	cmp	r2, r3
 80072a8:	d019      	beq.n	80072de <HAL_RCCEx_PeriphCLKConfig+0x14e>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80072aa:	4b24      	ldr	r3, [pc, #144]	; (800733c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80072ac:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80072b0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80072b4:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80072b6:	4b21      	ldr	r3, [pc, #132]	; (800733c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80072b8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80072bc:	4a1f      	ldr	r2, [pc, #124]	; (800733c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80072be:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80072c2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80072c6:	4b1d      	ldr	r3, [pc, #116]	; (800733c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80072c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80072cc:	4a1b      	ldr	r2, [pc, #108]	; (800733c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80072ce:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80072d2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80072d6:	4a19      	ldr	r2, [pc, #100]	; (800733c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80072d8:	697b      	ldr	r3, [r7, #20]
 80072da:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80072de:	697b      	ldr	r3, [r7, #20]
 80072e0:	f003 0301 	and.w	r3, r3, #1
 80072e4:	2b00      	cmp	r3, #0
 80072e6:	d016      	beq.n	8007316 <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80072e8:	f7fe f8b4 	bl	8005454 <HAL_GetTick>
 80072ec:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80072ee:	e00b      	b.n	8007308 <HAL_RCCEx_PeriphCLKConfig+0x178>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80072f0:	f7fe f8b0 	bl	8005454 <HAL_GetTick>
 80072f4:	4602      	mov	r2, r0
 80072f6:	68fb      	ldr	r3, [r7, #12]
 80072f8:	1ad3      	subs	r3, r2, r3
 80072fa:	f241 3288 	movw	r2, #5000	; 0x1388
 80072fe:	4293      	cmp	r3, r2
 8007300:	d902      	bls.n	8007308 <HAL_RCCEx_PeriphCLKConfig+0x178>
          {
            ret = HAL_TIMEOUT;
 8007302:	2303      	movs	r3, #3
 8007304:	74fb      	strb	r3, [r7, #19]
            break;
 8007306:	e006      	b.n	8007316 <HAL_RCCEx_PeriphCLKConfig+0x186>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007308:	4b0c      	ldr	r3, [pc, #48]	; (800733c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800730a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800730e:	f003 0302 	and.w	r3, r3, #2
 8007312:	2b00      	cmp	r3, #0
 8007314:	d0ec      	beq.n	80072f0 <HAL_RCCEx_PeriphCLKConfig+0x160>
          }
        }
      }

      if(ret == HAL_OK)
 8007316:	7cfb      	ldrb	r3, [r7, #19]
 8007318:	2b00      	cmp	r3, #0
 800731a:	d10b      	bne.n	8007334 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800731c:	4b07      	ldr	r3, [pc, #28]	; (800733c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800731e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007322:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8007326:	687b      	ldr	r3, [r7, #4]
 8007328:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800732a:	4904      	ldr	r1, [pc, #16]	; (800733c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800732c:	4313      	orrs	r3, r2
 800732e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8007332:	e009      	b.n	8007348 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8007334:	7cfb      	ldrb	r3, [r7, #19]
 8007336:	74bb      	strb	r3, [r7, #18]
 8007338:	e006      	b.n	8007348 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
 800733a:	bf00      	nop
 800733c:	40021000 	.word	0x40021000
 8007340:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007344:	7cfb      	ldrb	r3, [r7, #19]
 8007346:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8007348:	7c7b      	ldrb	r3, [r7, #17]
 800734a:	2b01      	cmp	r3, #1
 800734c:	d105      	bne.n	800735a <HAL_RCCEx_PeriphCLKConfig+0x1ca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800734e:	4b9e      	ldr	r3, [pc, #632]	; (80075c8 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8007350:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007352:	4a9d      	ldr	r2, [pc, #628]	; (80075c8 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8007354:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007358:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	681b      	ldr	r3, [r3, #0]
 800735e:	f003 0301 	and.w	r3, r3, #1
 8007362:	2b00      	cmp	r3, #0
 8007364:	d00a      	beq.n	800737c <HAL_RCCEx_PeriphCLKConfig+0x1ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8007366:	4b98      	ldr	r3, [pc, #608]	; (80075c8 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8007368:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800736c:	f023 0203 	bic.w	r2, r3, #3
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	6a1b      	ldr	r3, [r3, #32]
 8007374:	4994      	ldr	r1, [pc, #592]	; (80075c8 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8007376:	4313      	orrs	r3, r2
 8007378:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	681b      	ldr	r3, [r3, #0]
 8007380:	f003 0302 	and.w	r3, r3, #2
 8007384:	2b00      	cmp	r3, #0
 8007386:	d00a      	beq.n	800739e <HAL_RCCEx_PeriphCLKConfig+0x20e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8007388:	4b8f      	ldr	r3, [pc, #572]	; (80075c8 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 800738a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800738e:	f023 020c 	bic.w	r2, r3, #12
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007396:	498c      	ldr	r1, [pc, #560]	; (80075c8 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8007398:	4313      	orrs	r3, r2
 800739a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	681b      	ldr	r3, [r3, #0]
 80073a2:	f003 0304 	and.w	r3, r3, #4
 80073a6:	2b00      	cmp	r3, #0
 80073a8:	d00a      	beq.n	80073c0 <HAL_RCCEx_PeriphCLKConfig+0x230>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80073aa:	4b87      	ldr	r3, [pc, #540]	; (80075c8 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80073ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80073b0:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80073b8:	4983      	ldr	r1, [pc, #524]	; (80075c8 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80073ba:	4313      	orrs	r3, r2
 80073bc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	681b      	ldr	r3, [r3, #0]
 80073c4:	f003 0308 	and.w	r3, r3, #8
 80073c8:	2b00      	cmp	r3, #0
 80073ca:	d00a      	beq.n	80073e2 <HAL_RCCEx_PeriphCLKConfig+0x252>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80073cc:	4b7e      	ldr	r3, [pc, #504]	; (80075c8 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80073ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80073d2:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80073da:	497b      	ldr	r1, [pc, #492]	; (80075c8 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80073dc:	4313      	orrs	r3, r2
 80073de:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80073e2:	687b      	ldr	r3, [r7, #4]
 80073e4:	681b      	ldr	r3, [r3, #0]
 80073e6:	f003 0320 	and.w	r3, r3, #32
 80073ea:	2b00      	cmp	r3, #0
 80073ec:	d00a      	beq.n	8007404 <HAL_RCCEx_PeriphCLKConfig+0x274>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80073ee:	4b76      	ldr	r3, [pc, #472]	; (80075c8 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80073f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80073f4:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80073fc:	4972      	ldr	r1, [pc, #456]	; (80075c8 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80073fe:	4313      	orrs	r3, r2
 8007400:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	681b      	ldr	r3, [r3, #0]
 8007408:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800740c:	2b00      	cmp	r3, #0
 800740e:	d00a      	beq.n	8007426 <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8007410:	4b6d      	ldr	r3, [pc, #436]	; (80075c8 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8007412:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007416:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800741e:	496a      	ldr	r1, [pc, #424]	; (80075c8 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8007420:	4313      	orrs	r3, r2
 8007422:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	681b      	ldr	r3, [r3, #0]
 800742a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800742e:	2b00      	cmp	r3, #0
 8007430:	d00a      	beq.n	8007448 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8007432:	4b65      	ldr	r3, [pc, #404]	; (80075c8 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8007434:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007438:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007440:	4961      	ldr	r1, [pc, #388]	; (80075c8 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8007442:	4313      	orrs	r3, r2
 8007444:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	681b      	ldr	r3, [r3, #0]
 800744c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007450:	2b00      	cmp	r3, #0
 8007452:	d00a      	beq.n	800746a <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8007454:	4b5c      	ldr	r3, [pc, #368]	; (80075c8 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8007456:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800745a:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007462:	4959      	ldr	r1, [pc, #356]	; (80075c8 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8007464:	4313      	orrs	r3, r2
 8007466:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800746a:	687b      	ldr	r3, [r7, #4]
 800746c:	681b      	ldr	r3, [r3, #0]
 800746e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007472:	2b00      	cmp	r3, #0
 8007474:	d00a      	beq.n	800748c <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8007476:	4b54      	ldr	r3, [pc, #336]	; (80075c8 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8007478:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800747c:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007484:	4950      	ldr	r1, [pc, #320]	; (80075c8 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8007486:	4313      	orrs	r3, r2
 8007488:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	681b      	ldr	r3, [r3, #0]
 8007490:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007494:	2b00      	cmp	r3, #0
 8007496:	d00a      	beq.n	80074ae <HAL_RCCEx_PeriphCLKConfig+0x31e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8007498:	4b4b      	ldr	r3, [pc, #300]	; (80075c8 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 800749a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800749e:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80074a2:	687b      	ldr	r3, [r7, #4]
 80074a4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80074a6:	4948      	ldr	r1, [pc, #288]	; (80075c8 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80074a8:	4313      	orrs	r3, r2
 80074aa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	681b      	ldr	r3, [r3, #0]
 80074b2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80074b6:	2b00      	cmp	r3, #0
 80074b8:	d00a      	beq.n	80074d0 <HAL_RCCEx_PeriphCLKConfig+0x340>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80074ba:	4b43      	ldr	r3, [pc, #268]	; (80075c8 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80074bc:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80074c0:	f023 0203 	bic.w	r2, r3, #3
 80074c4:	687b      	ldr	r3, [r7, #4]
 80074c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80074c8:	493f      	ldr	r1, [pc, #252]	; (80075c8 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80074ca:	4313      	orrs	r3, r2
 80074cc:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	681b      	ldr	r3, [r3, #0]
 80074d4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80074d8:	2b00      	cmp	r3, #0
 80074da:	d028      	beq.n	800752e <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80074dc:	4b3a      	ldr	r3, [pc, #232]	; (80075c8 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80074de:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80074e2:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80074e6:	687b      	ldr	r3, [r7, #4]
 80074e8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80074ea:	4937      	ldr	r1, [pc, #220]	; (80075c8 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80074ec:	4313      	orrs	r3, r2
 80074ee:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80074f2:	687b      	ldr	r3, [r7, #4]
 80074f4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80074f6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80074fa:	d106      	bne.n	800750a <HAL_RCCEx_PeriphCLKConfig+0x37a>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80074fc:	4b32      	ldr	r3, [pc, #200]	; (80075c8 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80074fe:	68db      	ldr	r3, [r3, #12]
 8007500:	4a31      	ldr	r2, [pc, #196]	; (80075c8 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8007502:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007506:	60d3      	str	r3, [r2, #12]
 8007508:	e011      	b.n	800752e <HAL_RCCEx_PeriphCLKConfig+0x39e>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800750e:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8007512:	d10c      	bne.n	800752e <HAL_RCCEx_PeriphCLKConfig+0x39e>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	3304      	adds	r3, #4
 8007518:	2101      	movs	r1, #1
 800751a:	4618      	mov	r0, r3
 800751c:	f000 f8b4 	bl	8007688 <RCCEx_PLLSAI1_Config>
 8007520:	4603      	mov	r3, r0
 8007522:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8007524:	7cfb      	ldrb	r3, [r7, #19]
 8007526:	2b00      	cmp	r3, #0
 8007528:	d001      	beq.n	800752e <HAL_RCCEx_PeriphCLKConfig+0x39e>
        {
          /* set overall return value */
          status = ret;
 800752a:	7cfb      	ldrb	r3, [r7, #19]
 800752c:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	681b      	ldr	r3, [r3, #0]
 8007532:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8007536:	2b00      	cmp	r3, #0
 8007538:	d028      	beq.n	800758c <HAL_RCCEx_PeriphCLKConfig+0x3fc>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800753a:	4b23      	ldr	r3, [pc, #140]	; (80075c8 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 800753c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007540:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007548:	491f      	ldr	r1, [pc, #124]	; (80075c8 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 800754a:	4313      	orrs	r3, r2
 800754c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007554:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8007558:	d106      	bne.n	8007568 <HAL_RCCEx_PeriphCLKConfig+0x3d8>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800755a:	4b1b      	ldr	r3, [pc, #108]	; (80075c8 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 800755c:	68db      	ldr	r3, [r3, #12]
 800755e:	4a1a      	ldr	r2, [pc, #104]	; (80075c8 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8007560:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007564:	60d3      	str	r3, [r2, #12]
 8007566:	e011      	b.n	800758c <HAL_RCCEx_PeriphCLKConfig+0x3fc>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800756c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8007570:	d10c      	bne.n	800758c <HAL_RCCEx_PeriphCLKConfig+0x3fc>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	3304      	adds	r3, #4
 8007576:	2101      	movs	r1, #1
 8007578:	4618      	mov	r0, r3
 800757a:	f000 f885 	bl	8007688 <RCCEx_PLLSAI1_Config>
 800757e:	4603      	mov	r3, r0
 8007580:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8007582:	7cfb      	ldrb	r3, [r7, #19]
 8007584:	2b00      	cmp	r3, #0
 8007586:	d001      	beq.n	800758c <HAL_RCCEx_PeriphCLKConfig+0x3fc>
      {
        /* set overall return value */
        status = ret;
 8007588:	7cfb      	ldrb	r3, [r7, #19]
 800758a:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	681b      	ldr	r3, [r3, #0]
 8007590:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8007594:	2b00      	cmp	r3, #0
 8007596:	d02b      	beq.n	80075f0 <HAL_RCCEx_PeriphCLKConfig+0x460>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8007598:	4b0b      	ldr	r3, [pc, #44]	; (80075c8 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 800759a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800759e:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80075a2:	687b      	ldr	r3, [r7, #4]
 80075a4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80075a6:	4908      	ldr	r1, [pc, #32]	; (80075c8 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80075a8:	4313      	orrs	r3, r2
 80075aa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80075ae:	687b      	ldr	r3, [r7, #4]
 80075b0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80075b2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80075b6:	d109      	bne.n	80075cc <HAL_RCCEx_PeriphCLKConfig+0x43c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80075b8:	4b03      	ldr	r3, [pc, #12]	; (80075c8 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80075ba:	68db      	ldr	r3, [r3, #12]
 80075bc:	4a02      	ldr	r2, [pc, #8]	; (80075c8 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80075be:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80075c2:	60d3      	str	r3, [r2, #12]
 80075c4:	e014      	b.n	80075f0 <HAL_RCCEx_PeriphCLKConfig+0x460>
 80075c6:	bf00      	nop
 80075c8:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80075d0:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80075d4:	d10c      	bne.n	80075f0 <HAL_RCCEx_PeriphCLKConfig+0x460>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	3304      	adds	r3, #4
 80075da:	2101      	movs	r1, #1
 80075dc:	4618      	mov	r0, r3
 80075de:	f000 f853 	bl	8007688 <RCCEx_PLLSAI1_Config>
 80075e2:	4603      	mov	r3, r0
 80075e4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80075e6:	7cfb      	ldrb	r3, [r7, #19]
 80075e8:	2b00      	cmp	r3, #0
 80075ea:	d001      	beq.n	80075f0 <HAL_RCCEx_PeriphCLKConfig+0x460>
      {
        /* set overall return value */
        status = ret;
 80075ec:	7cfb      	ldrb	r3, [r7, #19]
 80075ee:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80075f0:	687b      	ldr	r3, [r7, #4]
 80075f2:	681b      	ldr	r3, [r3, #0]
 80075f4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80075f8:	2b00      	cmp	r3, #0
 80075fa:	d01c      	beq.n	8007636 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80075fc:	4b19      	ldr	r3, [pc, #100]	; (8007664 <HAL_RCCEx_PeriphCLKConfig+0x4d4>)
 80075fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007602:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800760a:	4916      	ldr	r1, [pc, #88]	; (8007664 <HAL_RCCEx_PeriphCLKConfig+0x4d4>)
 800760c:	4313      	orrs	r3, r2
 800760e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8007612:	687b      	ldr	r3, [r7, #4]
 8007614:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007616:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800761a:	d10c      	bne.n	8007636 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	3304      	adds	r3, #4
 8007620:	2102      	movs	r1, #2
 8007622:	4618      	mov	r0, r3
 8007624:	f000 f830 	bl	8007688 <RCCEx_PLLSAI1_Config>
 8007628:	4603      	mov	r3, r0
 800762a:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800762c:	7cfb      	ldrb	r3, [r7, #19]
 800762e:	2b00      	cmp	r3, #0
 8007630:	d001      	beq.n	8007636 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
      {
        /* set overall return value */
        status = ret;
 8007632:	7cfb      	ldrb	r3, [r7, #19]
 8007634:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	681b      	ldr	r3, [r3, #0]
 800763a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800763e:	2b00      	cmp	r3, #0
 8007640:	d00a      	beq.n	8007658 <HAL_RCCEx_PeriphCLKConfig+0x4c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8007642:	4b08      	ldr	r3, [pc, #32]	; (8007664 <HAL_RCCEx_PeriphCLKConfig+0x4d4>)
 8007644:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007648:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007650:	4904      	ldr	r1, [pc, #16]	; (8007664 <HAL_RCCEx_PeriphCLKConfig+0x4d4>)
 8007652:	4313      	orrs	r3, r2
 8007654:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8007658:	7cbb      	ldrb	r3, [r7, #18]
}
 800765a:	4618      	mov	r0, r3
 800765c:	3718      	adds	r7, #24
 800765e:	46bd      	mov	sp, r7
 8007660:	bd80      	pop	{r7, pc}
 8007662:	bf00      	nop
 8007664:	40021000 	.word	0x40021000

08007668 <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 8007668:	b480      	push	{r7}
 800766a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 800766c:	4b05      	ldr	r3, [pc, #20]	; (8007684 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 800766e:	681b      	ldr	r3, [r3, #0]
 8007670:	4a04      	ldr	r2, [pc, #16]	; (8007684 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 8007672:	f043 0304 	orr.w	r3, r3, #4
 8007676:	6013      	str	r3, [r2, #0]
}
 8007678:	bf00      	nop
 800767a:	46bd      	mov	sp, r7
 800767c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007680:	4770      	bx	lr
 8007682:	bf00      	nop
 8007684:	40021000 	.word	0x40021000

08007688 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8007688:	b580      	push	{r7, lr}
 800768a:	b084      	sub	sp, #16
 800768c:	af00      	add	r7, sp, #0
 800768e:	6078      	str	r0, [r7, #4]
 8007690:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8007692:	2300      	movs	r3, #0
 8007694:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8007696:	4b74      	ldr	r3, [pc, #464]	; (8007868 <RCCEx_PLLSAI1_Config+0x1e0>)
 8007698:	68db      	ldr	r3, [r3, #12]
 800769a:	f003 0303 	and.w	r3, r3, #3
 800769e:	2b00      	cmp	r3, #0
 80076a0:	d018      	beq.n	80076d4 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80076a2:	4b71      	ldr	r3, [pc, #452]	; (8007868 <RCCEx_PLLSAI1_Config+0x1e0>)
 80076a4:	68db      	ldr	r3, [r3, #12]
 80076a6:	f003 0203 	and.w	r2, r3, #3
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	681b      	ldr	r3, [r3, #0]
 80076ae:	429a      	cmp	r2, r3
 80076b0:	d10d      	bne.n	80076ce <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80076b2:	687b      	ldr	r3, [r7, #4]
 80076b4:	681b      	ldr	r3, [r3, #0]
       ||
 80076b6:	2b00      	cmp	r3, #0
 80076b8:	d009      	beq.n	80076ce <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 80076ba:	4b6b      	ldr	r3, [pc, #428]	; (8007868 <RCCEx_PLLSAI1_Config+0x1e0>)
 80076bc:	68db      	ldr	r3, [r3, #12]
 80076be:	091b      	lsrs	r3, r3, #4
 80076c0:	f003 0307 	and.w	r3, r3, #7
 80076c4:	1c5a      	adds	r2, r3, #1
 80076c6:	687b      	ldr	r3, [r7, #4]
 80076c8:	685b      	ldr	r3, [r3, #4]
       ||
 80076ca:	429a      	cmp	r2, r3
 80076cc:	d047      	beq.n	800775e <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80076ce:	2301      	movs	r3, #1
 80076d0:	73fb      	strb	r3, [r7, #15]
 80076d2:	e044      	b.n	800775e <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	681b      	ldr	r3, [r3, #0]
 80076d8:	2b03      	cmp	r3, #3
 80076da:	d018      	beq.n	800770e <RCCEx_PLLSAI1_Config+0x86>
 80076dc:	2b03      	cmp	r3, #3
 80076de:	d825      	bhi.n	800772c <RCCEx_PLLSAI1_Config+0xa4>
 80076e0:	2b01      	cmp	r3, #1
 80076e2:	d002      	beq.n	80076ea <RCCEx_PLLSAI1_Config+0x62>
 80076e4:	2b02      	cmp	r3, #2
 80076e6:	d009      	beq.n	80076fc <RCCEx_PLLSAI1_Config+0x74>
 80076e8:	e020      	b.n	800772c <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80076ea:	4b5f      	ldr	r3, [pc, #380]	; (8007868 <RCCEx_PLLSAI1_Config+0x1e0>)
 80076ec:	681b      	ldr	r3, [r3, #0]
 80076ee:	f003 0302 	and.w	r3, r3, #2
 80076f2:	2b00      	cmp	r3, #0
 80076f4:	d11d      	bne.n	8007732 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 80076f6:	2301      	movs	r3, #1
 80076f8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80076fa:	e01a      	b.n	8007732 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80076fc:	4b5a      	ldr	r3, [pc, #360]	; (8007868 <RCCEx_PLLSAI1_Config+0x1e0>)
 80076fe:	681b      	ldr	r3, [r3, #0]
 8007700:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007704:	2b00      	cmp	r3, #0
 8007706:	d116      	bne.n	8007736 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8007708:	2301      	movs	r3, #1
 800770a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800770c:	e013      	b.n	8007736 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800770e:	4b56      	ldr	r3, [pc, #344]	; (8007868 <RCCEx_PLLSAI1_Config+0x1e0>)
 8007710:	681b      	ldr	r3, [r3, #0]
 8007712:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007716:	2b00      	cmp	r3, #0
 8007718:	d10f      	bne.n	800773a <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800771a:	4b53      	ldr	r3, [pc, #332]	; (8007868 <RCCEx_PLLSAI1_Config+0x1e0>)
 800771c:	681b      	ldr	r3, [r3, #0]
 800771e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8007722:	2b00      	cmp	r3, #0
 8007724:	d109      	bne.n	800773a <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8007726:	2301      	movs	r3, #1
 8007728:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800772a:	e006      	b.n	800773a <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 800772c:	2301      	movs	r3, #1
 800772e:	73fb      	strb	r3, [r7, #15]
      break;
 8007730:	e004      	b.n	800773c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8007732:	bf00      	nop
 8007734:	e002      	b.n	800773c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8007736:	bf00      	nop
 8007738:	e000      	b.n	800773c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800773a:	bf00      	nop
    }

    if(status == HAL_OK)
 800773c:	7bfb      	ldrb	r3, [r7, #15]
 800773e:	2b00      	cmp	r3, #0
 8007740:	d10d      	bne.n	800775e <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8007742:	4b49      	ldr	r3, [pc, #292]	; (8007868 <RCCEx_PLLSAI1_Config+0x1e0>)
 8007744:	68db      	ldr	r3, [r3, #12]
 8007746:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	6819      	ldr	r1, [r3, #0]
 800774e:	687b      	ldr	r3, [r7, #4]
 8007750:	685b      	ldr	r3, [r3, #4]
 8007752:	3b01      	subs	r3, #1
 8007754:	011b      	lsls	r3, r3, #4
 8007756:	430b      	orrs	r3, r1
 8007758:	4943      	ldr	r1, [pc, #268]	; (8007868 <RCCEx_PLLSAI1_Config+0x1e0>)
 800775a:	4313      	orrs	r3, r2
 800775c:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800775e:	7bfb      	ldrb	r3, [r7, #15]
 8007760:	2b00      	cmp	r3, #0
 8007762:	d17c      	bne.n	800785e <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8007764:	4b40      	ldr	r3, [pc, #256]	; (8007868 <RCCEx_PLLSAI1_Config+0x1e0>)
 8007766:	681b      	ldr	r3, [r3, #0]
 8007768:	4a3f      	ldr	r2, [pc, #252]	; (8007868 <RCCEx_PLLSAI1_Config+0x1e0>)
 800776a:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800776e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007770:	f7fd fe70 	bl	8005454 <HAL_GetTick>
 8007774:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8007776:	e009      	b.n	800778c <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8007778:	f7fd fe6c 	bl	8005454 <HAL_GetTick>
 800777c:	4602      	mov	r2, r0
 800777e:	68bb      	ldr	r3, [r7, #8]
 8007780:	1ad3      	subs	r3, r2, r3
 8007782:	2b02      	cmp	r3, #2
 8007784:	d902      	bls.n	800778c <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8007786:	2303      	movs	r3, #3
 8007788:	73fb      	strb	r3, [r7, #15]
        break;
 800778a:	e005      	b.n	8007798 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800778c:	4b36      	ldr	r3, [pc, #216]	; (8007868 <RCCEx_PLLSAI1_Config+0x1e0>)
 800778e:	681b      	ldr	r3, [r3, #0]
 8007790:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007794:	2b00      	cmp	r3, #0
 8007796:	d1ef      	bne.n	8007778 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8007798:	7bfb      	ldrb	r3, [r7, #15]
 800779a:	2b00      	cmp	r3, #0
 800779c:	d15f      	bne.n	800785e <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800779e:	683b      	ldr	r3, [r7, #0]
 80077a0:	2b00      	cmp	r3, #0
 80077a2:	d110      	bne.n	80077c6 <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80077a4:	4b30      	ldr	r3, [pc, #192]	; (8007868 <RCCEx_PLLSAI1_Config+0x1e0>)
 80077a6:	691b      	ldr	r3, [r3, #16]
 80077a8:	f023 4378 	bic.w	r3, r3, #4160749568	; 0xf8000000
 80077ac:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80077b0:	687a      	ldr	r2, [r7, #4]
 80077b2:	6892      	ldr	r2, [r2, #8]
 80077b4:	0211      	lsls	r1, r2, #8
 80077b6:	687a      	ldr	r2, [r7, #4]
 80077b8:	68d2      	ldr	r2, [r2, #12]
 80077ba:	06d2      	lsls	r2, r2, #27
 80077bc:	430a      	orrs	r2, r1
 80077be:	492a      	ldr	r1, [pc, #168]	; (8007868 <RCCEx_PLLSAI1_Config+0x1e0>)
 80077c0:	4313      	orrs	r3, r2
 80077c2:	610b      	str	r3, [r1, #16]
 80077c4:	e027      	b.n	8007816 <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80077c6:	683b      	ldr	r3, [r7, #0]
 80077c8:	2b01      	cmp	r3, #1
 80077ca:	d112      	bne.n	80077f2 <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80077cc:	4b26      	ldr	r3, [pc, #152]	; (8007868 <RCCEx_PLLSAI1_Config+0x1e0>)
 80077ce:	691b      	ldr	r3, [r3, #16]
 80077d0:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 80077d4:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80077d8:	687a      	ldr	r2, [r7, #4]
 80077da:	6892      	ldr	r2, [r2, #8]
 80077dc:	0211      	lsls	r1, r2, #8
 80077de:	687a      	ldr	r2, [r7, #4]
 80077e0:	6912      	ldr	r2, [r2, #16]
 80077e2:	0852      	lsrs	r2, r2, #1
 80077e4:	3a01      	subs	r2, #1
 80077e6:	0552      	lsls	r2, r2, #21
 80077e8:	430a      	orrs	r2, r1
 80077ea:	491f      	ldr	r1, [pc, #124]	; (8007868 <RCCEx_PLLSAI1_Config+0x1e0>)
 80077ec:	4313      	orrs	r3, r2
 80077ee:	610b      	str	r3, [r1, #16]
 80077f0:	e011      	b.n	8007816 <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80077f2:	4b1d      	ldr	r3, [pc, #116]	; (8007868 <RCCEx_PLLSAI1_Config+0x1e0>)
 80077f4:	691b      	ldr	r3, [r3, #16]
 80077f6:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 80077fa:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80077fe:	687a      	ldr	r2, [r7, #4]
 8007800:	6892      	ldr	r2, [r2, #8]
 8007802:	0211      	lsls	r1, r2, #8
 8007804:	687a      	ldr	r2, [r7, #4]
 8007806:	6952      	ldr	r2, [r2, #20]
 8007808:	0852      	lsrs	r2, r2, #1
 800780a:	3a01      	subs	r2, #1
 800780c:	0652      	lsls	r2, r2, #25
 800780e:	430a      	orrs	r2, r1
 8007810:	4915      	ldr	r1, [pc, #84]	; (8007868 <RCCEx_PLLSAI1_Config+0x1e0>)
 8007812:	4313      	orrs	r3, r2
 8007814:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8007816:	4b14      	ldr	r3, [pc, #80]	; (8007868 <RCCEx_PLLSAI1_Config+0x1e0>)
 8007818:	681b      	ldr	r3, [r3, #0]
 800781a:	4a13      	ldr	r2, [pc, #76]	; (8007868 <RCCEx_PLLSAI1_Config+0x1e0>)
 800781c:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8007820:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007822:	f7fd fe17 	bl	8005454 <HAL_GetTick>
 8007826:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8007828:	e009      	b.n	800783e <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800782a:	f7fd fe13 	bl	8005454 <HAL_GetTick>
 800782e:	4602      	mov	r2, r0
 8007830:	68bb      	ldr	r3, [r7, #8]
 8007832:	1ad3      	subs	r3, r2, r3
 8007834:	2b02      	cmp	r3, #2
 8007836:	d902      	bls.n	800783e <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 8007838:	2303      	movs	r3, #3
 800783a:	73fb      	strb	r3, [r7, #15]
          break;
 800783c:	e005      	b.n	800784a <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800783e:	4b0a      	ldr	r3, [pc, #40]	; (8007868 <RCCEx_PLLSAI1_Config+0x1e0>)
 8007840:	681b      	ldr	r3, [r3, #0]
 8007842:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007846:	2b00      	cmp	r3, #0
 8007848:	d0ef      	beq.n	800782a <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 800784a:	7bfb      	ldrb	r3, [r7, #15]
 800784c:	2b00      	cmp	r3, #0
 800784e:	d106      	bne.n	800785e <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8007850:	4b05      	ldr	r3, [pc, #20]	; (8007868 <RCCEx_PLLSAI1_Config+0x1e0>)
 8007852:	691a      	ldr	r2, [r3, #16]
 8007854:	687b      	ldr	r3, [r7, #4]
 8007856:	699b      	ldr	r3, [r3, #24]
 8007858:	4903      	ldr	r1, [pc, #12]	; (8007868 <RCCEx_PLLSAI1_Config+0x1e0>)
 800785a:	4313      	orrs	r3, r2
 800785c:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 800785e:	7bfb      	ldrb	r3, [r7, #15]
}
 8007860:	4618      	mov	r0, r3
 8007862:	3710      	adds	r7, #16
 8007864:	46bd      	mov	sp, r7
 8007866:	bd80      	pop	{r7, pc}
 8007868:	40021000 	.word	0x40021000

0800786c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800786c:	b580      	push	{r7, lr}
 800786e:	b084      	sub	sp, #16
 8007870:	af00      	add	r7, sp, #0
 8007872:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	2b00      	cmp	r3, #0
 8007878:	d101      	bne.n	800787e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800787a:	2301      	movs	r3, #1
 800787c:	e095      	b.n	80079aa <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800787e:	687b      	ldr	r3, [r7, #4]
 8007880:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007882:	2b00      	cmp	r3, #0
 8007884:	d108      	bne.n	8007898 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007886:	687b      	ldr	r3, [r7, #4]
 8007888:	685b      	ldr	r3, [r3, #4]
 800788a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800788e:	d009      	beq.n	80078a4 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	2200      	movs	r2, #0
 8007894:	61da      	str	r2, [r3, #28]
 8007896:	e005      	b.n	80078a4 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8007898:	687b      	ldr	r3, [r7, #4]
 800789a:	2200      	movs	r2, #0
 800789c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	2200      	movs	r2, #0
 80078a2:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80078a4:	687b      	ldr	r3, [r7, #4]
 80078a6:	2200      	movs	r2, #0
 80078a8:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80078b0:	b2db      	uxtb	r3, r3
 80078b2:	2b00      	cmp	r3, #0
 80078b4:	d106      	bne.n	80078c4 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	2200      	movs	r2, #0
 80078ba:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80078be:	6878      	ldr	r0, [r7, #4]
 80078c0:	f7fc ff5e 	bl	8004780 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	2202      	movs	r2, #2
 80078c8:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80078cc:	687b      	ldr	r3, [r7, #4]
 80078ce:	681b      	ldr	r3, [r3, #0]
 80078d0:	681a      	ldr	r2, [r3, #0]
 80078d2:	687b      	ldr	r3, [r7, #4]
 80078d4:	681b      	ldr	r3, [r3, #0]
 80078d6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80078da:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	68db      	ldr	r3, [r3, #12]
 80078e0:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80078e4:	d902      	bls.n	80078ec <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80078e6:	2300      	movs	r3, #0
 80078e8:	60fb      	str	r3, [r7, #12]
 80078ea:	e002      	b.n	80078f2 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80078ec:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80078f0:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80078f2:	687b      	ldr	r3, [r7, #4]
 80078f4:	68db      	ldr	r3, [r3, #12]
 80078f6:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 80078fa:	d007      	beq.n	800790c <HAL_SPI_Init+0xa0>
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	68db      	ldr	r3, [r3, #12]
 8007900:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8007904:	d002      	beq.n	800790c <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	2200      	movs	r2, #0
 800790a:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800790c:	687b      	ldr	r3, [r7, #4]
 800790e:	685b      	ldr	r3, [r3, #4]
 8007910:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8007914:	687b      	ldr	r3, [r7, #4]
 8007916:	689b      	ldr	r3, [r3, #8]
 8007918:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 800791c:	431a      	orrs	r2, r3
 800791e:	687b      	ldr	r3, [r7, #4]
 8007920:	691b      	ldr	r3, [r3, #16]
 8007922:	f003 0302 	and.w	r3, r3, #2
 8007926:	431a      	orrs	r2, r3
 8007928:	687b      	ldr	r3, [r7, #4]
 800792a:	695b      	ldr	r3, [r3, #20]
 800792c:	f003 0301 	and.w	r3, r3, #1
 8007930:	431a      	orrs	r2, r3
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	699b      	ldr	r3, [r3, #24]
 8007936:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800793a:	431a      	orrs	r2, r3
 800793c:	687b      	ldr	r3, [r7, #4]
 800793e:	69db      	ldr	r3, [r3, #28]
 8007940:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8007944:	431a      	orrs	r2, r3
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	6a1b      	ldr	r3, [r3, #32]
 800794a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800794e:	ea42 0103 	orr.w	r1, r2, r3
 8007952:	687b      	ldr	r3, [r7, #4]
 8007954:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007956:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800795a:	687b      	ldr	r3, [r7, #4]
 800795c:	681b      	ldr	r3, [r3, #0]
 800795e:	430a      	orrs	r2, r1
 8007960:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8007962:	687b      	ldr	r3, [r7, #4]
 8007964:	699b      	ldr	r3, [r3, #24]
 8007966:	0c1b      	lsrs	r3, r3, #16
 8007968:	f003 0204 	and.w	r2, r3, #4
 800796c:	687b      	ldr	r3, [r7, #4]
 800796e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007970:	f003 0310 	and.w	r3, r3, #16
 8007974:	431a      	orrs	r2, r3
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800797a:	f003 0308 	and.w	r3, r3, #8
 800797e:	431a      	orrs	r2, r3
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	68db      	ldr	r3, [r3, #12]
 8007984:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8007988:	ea42 0103 	orr.w	r1, r2, r3
 800798c:	68fb      	ldr	r3, [r7, #12]
 800798e:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8007992:	687b      	ldr	r3, [r7, #4]
 8007994:	681b      	ldr	r3, [r3, #0]
 8007996:	430a      	orrs	r2, r1
 8007998:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800799a:	687b      	ldr	r3, [r7, #4]
 800799c:	2200      	movs	r2, #0
 800799e:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80079a0:	687b      	ldr	r3, [r7, #4]
 80079a2:	2201      	movs	r2, #1
 80079a4:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 80079a8:	2300      	movs	r3, #0
}
 80079aa:	4618      	mov	r0, r3
 80079ac:	3710      	adds	r7, #16
 80079ae:	46bd      	mov	sp, r7
 80079b0:	bd80      	pop	{r7, pc}

080079b2 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80079b2:	b580      	push	{r7, lr}
 80079b4:	b088      	sub	sp, #32
 80079b6:	af00      	add	r7, sp, #0
 80079b8:	60f8      	str	r0, [r7, #12]
 80079ba:	60b9      	str	r1, [r7, #8]
 80079bc:	603b      	str	r3, [r7, #0]
 80079be:	4613      	mov	r3, r2
 80079c0:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80079c2:	2300      	movs	r3, #0
 80079c4:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80079c6:	68fb      	ldr	r3, [r7, #12]
 80079c8:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 80079cc:	2b01      	cmp	r3, #1
 80079ce:	d101      	bne.n	80079d4 <HAL_SPI_Transmit+0x22>
 80079d0:	2302      	movs	r3, #2
 80079d2:	e158      	b.n	8007c86 <HAL_SPI_Transmit+0x2d4>
 80079d4:	68fb      	ldr	r3, [r7, #12]
 80079d6:	2201      	movs	r2, #1
 80079d8:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80079dc:	f7fd fd3a 	bl	8005454 <HAL_GetTick>
 80079e0:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 80079e2:	88fb      	ldrh	r3, [r7, #6]
 80079e4:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 80079e6:	68fb      	ldr	r3, [r7, #12]
 80079e8:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80079ec:	b2db      	uxtb	r3, r3
 80079ee:	2b01      	cmp	r3, #1
 80079f0:	d002      	beq.n	80079f8 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 80079f2:	2302      	movs	r3, #2
 80079f4:	77fb      	strb	r3, [r7, #31]
    goto error;
 80079f6:	e13d      	b.n	8007c74 <HAL_SPI_Transmit+0x2c2>
  }

  if ((pData == NULL) || (Size == 0U))
 80079f8:	68bb      	ldr	r3, [r7, #8]
 80079fa:	2b00      	cmp	r3, #0
 80079fc:	d002      	beq.n	8007a04 <HAL_SPI_Transmit+0x52>
 80079fe:	88fb      	ldrh	r3, [r7, #6]
 8007a00:	2b00      	cmp	r3, #0
 8007a02:	d102      	bne.n	8007a0a <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8007a04:	2301      	movs	r3, #1
 8007a06:	77fb      	strb	r3, [r7, #31]
    goto error;
 8007a08:	e134      	b.n	8007c74 <HAL_SPI_Transmit+0x2c2>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8007a0a:	68fb      	ldr	r3, [r7, #12]
 8007a0c:	2203      	movs	r2, #3
 8007a0e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007a12:	68fb      	ldr	r3, [r7, #12]
 8007a14:	2200      	movs	r2, #0
 8007a16:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8007a18:	68fb      	ldr	r3, [r7, #12]
 8007a1a:	68ba      	ldr	r2, [r7, #8]
 8007a1c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 8007a1e:	68fb      	ldr	r3, [r7, #12]
 8007a20:	88fa      	ldrh	r2, [r7, #6]
 8007a22:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 8007a24:	68fb      	ldr	r3, [r7, #12]
 8007a26:	88fa      	ldrh	r2, [r7, #6]
 8007a28:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8007a2a:	68fb      	ldr	r3, [r7, #12]
 8007a2c:	2200      	movs	r2, #0
 8007a2e:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 8007a30:	68fb      	ldr	r3, [r7, #12]
 8007a32:	2200      	movs	r2, #0
 8007a34:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 8007a38:	68fb      	ldr	r3, [r7, #12]
 8007a3a:	2200      	movs	r2, #0
 8007a3c:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxISR       = NULL;
 8007a40:	68fb      	ldr	r3, [r7, #12]
 8007a42:	2200      	movs	r2, #0
 8007a44:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 8007a46:	68fb      	ldr	r3, [r7, #12]
 8007a48:	2200      	movs	r2, #0
 8007a4a:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007a4c:	68fb      	ldr	r3, [r7, #12]
 8007a4e:	689b      	ldr	r3, [r3, #8]
 8007a50:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007a54:	d10f      	bne.n	8007a76 <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8007a56:	68fb      	ldr	r3, [r7, #12]
 8007a58:	681b      	ldr	r3, [r3, #0]
 8007a5a:	681a      	ldr	r2, [r3, #0]
 8007a5c:	68fb      	ldr	r3, [r7, #12]
 8007a5e:	681b      	ldr	r3, [r3, #0]
 8007a60:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007a64:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8007a66:	68fb      	ldr	r3, [r7, #12]
 8007a68:	681b      	ldr	r3, [r3, #0]
 8007a6a:	681a      	ldr	r2, [r3, #0]
 8007a6c:	68fb      	ldr	r3, [r7, #12]
 8007a6e:	681b      	ldr	r3, [r3, #0]
 8007a70:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8007a74:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007a76:	68fb      	ldr	r3, [r7, #12]
 8007a78:	681b      	ldr	r3, [r3, #0]
 8007a7a:	681b      	ldr	r3, [r3, #0]
 8007a7c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007a80:	2b40      	cmp	r3, #64	; 0x40
 8007a82:	d007      	beq.n	8007a94 <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007a84:	68fb      	ldr	r3, [r7, #12]
 8007a86:	681b      	ldr	r3, [r3, #0]
 8007a88:	681a      	ldr	r2, [r3, #0]
 8007a8a:	68fb      	ldr	r3, [r7, #12]
 8007a8c:	681b      	ldr	r3, [r3, #0]
 8007a8e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007a92:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8007a94:	68fb      	ldr	r3, [r7, #12]
 8007a96:	68db      	ldr	r3, [r3, #12]
 8007a98:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8007a9c:	d94b      	bls.n	8007b36 <HAL_SPI_Transmit+0x184>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007a9e:	68fb      	ldr	r3, [r7, #12]
 8007aa0:	685b      	ldr	r3, [r3, #4]
 8007aa2:	2b00      	cmp	r3, #0
 8007aa4:	d002      	beq.n	8007aac <HAL_SPI_Transmit+0xfa>
 8007aa6:	8afb      	ldrh	r3, [r7, #22]
 8007aa8:	2b01      	cmp	r3, #1
 8007aaa:	d13e      	bne.n	8007b2a <HAL_SPI_Transmit+0x178>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007aac:	68fb      	ldr	r3, [r7, #12]
 8007aae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007ab0:	881a      	ldrh	r2, [r3, #0]
 8007ab2:	68fb      	ldr	r3, [r7, #12]
 8007ab4:	681b      	ldr	r3, [r3, #0]
 8007ab6:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8007ab8:	68fb      	ldr	r3, [r7, #12]
 8007aba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007abc:	1c9a      	adds	r2, r3, #2
 8007abe:	68fb      	ldr	r3, [r7, #12]
 8007ac0:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8007ac2:	68fb      	ldr	r3, [r7, #12]
 8007ac4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007ac6:	b29b      	uxth	r3, r3
 8007ac8:	3b01      	subs	r3, #1
 8007aca:	b29a      	uxth	r2, r3
 8007acc:	68fb      	ldr	r3, [r7, #12]
 8007ace:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8007ad0:	e02b      	b.n	8007b2a <HAL_SPI_Transmit+0x178>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8007ad2:	68fb      	ldr	r3, [r7, #12]
 8007ad4:	681b      	ldr	r3, [r3, #0]
 8007ad6:	689b      	ldr	r3, [r3, #8]
 8007ad8:	f003 0302 	and.w	r3, r3, #2
 8007adc:	2b02      	cmp	r3, #2
 8007ade:	d112      	bne.n	8007b06 <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007ae0:	68fb      	ldr	r3, [r7, #12]
 8007ae2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007ae4:	881a      	ldrh	r2, [r3, #0]
 8007ae6:	68fb      	ldr	r3, [r7, #12]
 8007ae8:	681b      	ldr	r3, [r3, #0]
 8007aea:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007aec:	68fb      	ldr	r3, [r7, #12]
 8007aee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007af0:	1c9a      	adds	r2, r3, #2
 8007af2:	68fb      	ldr	r3, [r7, #12]
 8007af4:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8007af6:	68fb      	ldr	r3, [r7, #12]
 8007af8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007afa:	b29b      	uxth	r3, r3
 8007afc:	3b01      	subs	r3, #1
 8007afe:	b29a      	uxth	r2, r3
 8007b00:	68fb      	ldr	r3, [r7, #12]
 8007b02:	87da      	strh	r2, [r3, #62]	; 0x3e
 8007b04:	e011      	b.n	8007b2a <HAL_SPI_Transmit+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007b06:	f7fd fca5 	bl	8005454 <HAL_GetTick>
 8007b0a:	4602      	mov	r2, r0
 8007b0c:	69bb      	ldr	r3, [r7, #24]
 8007b0e:	1ad3      	subs	r3, r2, r3
 8007b10:	683a      	ldr	r2, [r7, #0]
 8007b12:	429a      	cmp	r2, r3
 8007b14:	d803      	bhi.n	8007b1e <HAL_SPI_Transmit+0x16c>
 8007b16:	683b      	ldr	r3, [r7, #0]
 8007b18:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007b1c:	d102      	bne.n	8007b24 <HAL_SPI_Transmit+0x172>
 8007b1e:	683b      	ldr	r3, [r7, #0]
 8007b20:	2b00      	cmp	r3, #0
 8007b22:	d102      	bne.n	8007b2a <HAL_SPI_Transmit+0x178>
        {
          errorcode = HAL_TIMEOUT;
 8007b24:	2303      	movs	r3, #3
 8007b26:	77fb      	strb	r3, [r7, #31]
          goto error;
 8007b28:	e0a4      	b.n	8007c74 <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 8007b2a:	68fb      	ldr	r3, [r7, #12]
 8007b2c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007b2e:	b29b      	uxth	r3, r3
 8007b30:	2b00      	cmp	r3, #0
 8007b32:	d1ce      	bne.n	8007ad2 <HAL_SPI_Transmit+0x120>
 8007b34:	e07c      	b.n	8007c30 <HAL_SPI_Transmit+0x27e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007b36:	68fb      	ldr	r3, [r7, #12]
 8007b38:	685b      	ldr	r3, [r3, #4]
 8007b3a:	2b00      	cmp	r3, #0
 8007b3c:	d002      	beq.n	8007b44 <HAL_SPI_Transmit+0x192>
 8007b3e:	8afb      	ldrh	r3, [r7, #22]
 8007b40:	2b01      	cmp	r3, #1
 8007b42:	d170      	bne.n	8007c26 <HAL_SPI_Transmit+0x274>
    {
      if (hspi->TxXferCount > 1U)
 8007b44:	68fb      	ldr	r3, [r7, #12]
 8007b46:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007b48:	b29b      	uxth	r3, r3
 8007b4a:	2b01      	cmp	r3, #1
 8007b4c:	d912      	bls.n	8007b74 <HAL_SPI_Transmit+0x1c2>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007b4e:	68fb      	ldr	r3, [r7, #12]
 8007b50:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007b52:	881a      	ldrh	r2, [r3, #0]
 8007b54:	68fb      	ldr	r3, [r7, #12]
 8007b56:	681b      	ldr	r3, [r3, #0]
 8007b58:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007b5a:	68fb      	ldr	r3, [r7, #12]
 8007b5c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007b5e:	1c9a      	adds	r2, r3, #2
 8007b60:	68fb      	ldr	r3, [r7, #12]
 8007b62:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8007b64:	68fb      	ldr	r3, [r7, #12]
 8007b66:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007b68:	b29b      	uxth	r3, r3
 8007b6a:	3b02      	subs	r3, #2
 8007b6c:	b29a      	uxth	r2, r3
 8007b6e:	68fb      	ldr	r3, [r7, #12]
 8007b70:	87da      	strh	r2, [r3, #62]	; 0x3e
 8007b72:	e058      	b.n	8007c26 <HAL_SPI_Transmit+0x274>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8007b74:	68fb      	ldr	r3, [r7, #12]
 8007b76:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007b78:	68fb      	ldr	r3, [r7, #12]
 8007b7a:	681b      	ldr	r3, [r3, #0]
 8007b7c:	330c      	adds	r3, #12
 8007b7e:	7812      	ldrb	r2, [r2, #0]
 8007b80:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8007b82:	68fb      	ldr	r3, [r7, #12]
 8007b84:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007b86:	1c5a      	adds	r2, r3, #1
 8007b88:	68fb      	ldr	r3, [r7, #12]
 8007b8a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8007b8c:	68fb      	ldr	r3, [r7, #12]
 8007b8e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007b90:	b29b      	uxth	r3, r3
 8007b92:	3b01      	subs	r3, #1
 8007b94:	b29a      	uxth	r2, r3
 8007b96:	68fb      	ldr	r3, [r7, #12]
 8007b98:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8007b9a:	e044      	b.n	8007c26 <HAL_SPI_Transmit+0x274>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8007b9c:	68fb      	ldr	r3, [r7, #12]
 8007b9e:	681b      	ldr	r3, [r3, #0]
 8007ba0:	689b      	ldr	r3, [r3, #8]
 8007ba2:	f003 0302 	and.w	r3, r3, #2
 8007ba6:	2b02      	cmp	r3, #2
 8007ba8:	d12b      	bne.n	8007c02 <HAL_SPI_Transmit+0x250>
      {
        if (hspi->TxXferCount > 1U)
 8007baa:	68fb      	ldr	r3, [r7, #12]
 8007bac:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007bae:	b29b      	uxth	r3, r3
 8007bb0:	2b01      	cmp	r3, #1
 8007bb2:	d912      	bls.n	8007bda <HAL_SPI_Transmit+0x228>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007bb4:	68fb      	ldr	r3, [r7, #12]
 8007bb6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007bb8:	881a      	ldrh	r2, [r3, #0]
 8007bba:	68fb      	ldr	r3, [r7, #12]
 8007bbc:	681b      	ldr	r3, [r3, #0]
 8007bbe:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8007bc0:	68fb      	ldr	r3, [r7, #12]
 8007bc2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007bc4:	1c9a      	adds	r2, r3, #2
 8007bc6:	68fb      	ldr	r3, [r7, #12]
 8007bc8:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8007bca:	68fb      	ldr	r3, [r7, #12]
 8007bcc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007bce:	b29b      	uxth	r3, r3
 8007bd0:	3b02      	subs	r3, #2
 8007bd2:	b29a      	uxth	r2, r3
 8007bd4:	68fb      	ldr	r3, [r7, #12]
 8007bd6:	87da      	strh	r2, [r3, #62]	; 0x3e
 8007bd8:	e025      	b.n	8007c26 <HAL_SPI_Transmit+0x274>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8007bda:	68fb      	ldr	r3, [r7, #12]
 8007bdc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007bde:	68fb      	ldr	r3, [r7, #12]
 8007be0:	681b      	ldr	r3, [r3, #0]
 8007be2:	330c      	adds	r3, #12
 8007be4:	7812      	ldrb	r2, [r2, #0]
 8007be6:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8007be8:	68fb      	ldr	r3, [r7, #12]
 8007bea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007bec:	1c5a      	adds	r2, r3, #1
 8007bee:	68fb      	ldr	r3, [r7, #12]
 8007bf0:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8007bf2:	68fb      	ldr	r3, [r7, #12]
 8007bf4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007bf6:	b29b      	uxth	r3, r3
 8007bf8:	3b01      	subs	r3, #1
 8007bfa:	b29a      	uxth	r2, r3
 8007bfc:	68fb      	ldr	r3, [r7, #12]
 8007bfe:	87da      	strh	r2, [r3, #62]	; 0x3e
 8007c00:	e011      	b.n	8007c26 <HAL_SPI_Transmit+0x274>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007c02:	f7fd fc27 	bl	8005454 <HAL_GetTick>
 8007c06:	4602      	mov	r2, r0
 8007c08:	69bb      	ldr	r3, [r7, #24]
 8007c0a:	1ad3      	subs	r3, r2, r3
 8007c0c:	683a      	ldr	r2, [r7, #0]
 8007c0e:	429a      	cmp	r2, r3
 8007c10:	d803      	bhi.n	8007c1a <HAL_SPI_Transmit+0x268>
 8007c12:	683b      	ldr	r3, [r7, #0]
 8007c14:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007c18:	d102      	bne.n	8007c20 <HAL_SPI_Transmit+0x26e>
 8007c1a:	683b      	ldr	r3, [r7, #0]
 8007c1c:	2b00      	cmp	r3, #0
 8007c1e:	d102      	bne.n	8007c26 <HAL_SPI_Transmit+0x274>
        {
          errorcode = HAL_TIMEOUT;
 8007c20:	2303      	movs	r3, #3
 8007c22:	77fb      	strb	r3, [r7, #31]
          goto error;
 8007c24:	e026      	b.n	8007c74 <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 8007c26:	68fb      	ldr	r3, [r7, #12]
 8007c28:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007c2a:	b29b      	uxth	r3, r3
 8007c2c:	2b00      	cmp	r3, #0
 8007c2e:	d1b5      	bne.n	8007b9c <HAL_SPI_Transmit+0x1ea>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007c30:	69ba      	ldr	r2, [r7, #24]
 8007c32:	6839      	ldr	r1, [r7, #0]
 8007c34:	68f8      	ldr	r0, [r7, #12]
 8007c36:	f000 fd7f 	bl	8008738 <SPI_EndRxTxTransaction>
 8007c3a:	4603      	mov	r3, r0
 8007c3c:	2b00      	cmp	r3, #0
 8007c3e:	d002      	beq.n	8007c46 <HAL_SPI_Transmit+0x294>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007c40:	68fb      	ldr	r3, [r7, #12]
 8007c42:	2220      	movs	r2, #32
 8007c44:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8007c46:	68fb      	ldr	r3, [r7, #12]
 8007c48:	689b      	ldr	r3, [r3, #8]
 8007c4a:	2b00      	cmp	r3, #0
 8007c4c:	d10a      	bne.n	8007c64 <HAL_SPI_Transmit+0x2b2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007c4e:	2300      	movs	r3, #0
 8007c50:	613b      	str	r3, [r7, #16]
 8007c52:	68fb      	ldr	r3, [r7, #12]
 8007c54:	681b      	ldr	r3, [r3, #0]
 8007c56:	68db      	ldr	r3, [r3, #12]
 8007c58:	613b      	str	r3, [r7, #16]
 8007c5a:	68fb      	ldr	r3, [r7, #12]
 8007c5c:	681b      	ldr	r3, [r3, #0]
 8007c5e:	689b      	ldr	r3, [r3, #8]
 8007c60:	613b      	str	r3, [r7, #16]
 8007c62:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007c64:	68fb      	ldr	r3, [r7, #12]
 8007c66:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007c68:	2b00      	cmp	r3, #0
 8007c6a:	d002      	beq.n	8007c72 <HAL_SPI_Transmit+0x2c0>
  {
    errorcode = HAL_ERROR;
 8007c6c:	2301      	movs	r3, #1
 8007c6e:	77fb      	strb	r3, [r7, #31]
 8007c70:	e000      	b.n	8007c74 <HAL_SPI_Transmit+0x2c2>
  }

error:
 8007c72:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8007c74:	68fb      	ldr	r3, [r7, #12]
 8007c76:	2201      	movs	r2, #1
 8007c78:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8007c7c:	68fb      	ldr	r3, [r7, #12]
 8007c7e:	2200      	movs	r2, #0
 8007c80:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8007c84:	7ffb      	ldrb	r3, [r7, #31]
}
 8007c86:	4618      	mov	r0, r3
 8007c88:	3720      	adds	r7, #32
 8007c8a:	46bd      	mov	sp, r7
 8007c8c:	bd80      	pop	{r7, pc}
	...

08007c90 <HAL_SPI_Transmit_DMA>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_DMA(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 8007c90:	b580      	push	{r7, lr}
 8007c92:	b086      	sub	sp, #24
 8007c94:	af00      	add	r7, sp, #0
 8007c96:	60f8      	str	r0, [r7, #12]
 8007c98:	60b9      	str	r1, [r7, #8]
 8007c9a:	4613      	mov	r3, r2
 8007c9c:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 8007c9e:	2300      	movs	r3, #0
 8007ca0:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007ca2:	68fb      	ldr	r3, [r7, #12]
 8007ca4:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8007ca8:	2b01      	cmp	r3, #1
 8007caa:	d101      	bne.n	8007cb0 <HAL_SPI_Transmit_DMA+0x20>
 8007cac:	2302      	movs	r3, #2
 8007cae:	e0d8      	b.n	8007e62 <HAL_SPI_Transmit_DMA+0x1d2>
 8007cb0:	68fb      	ldr	r3, [r7, #12]
 8007cb2:	2201      	movs	r2, #1
 8007cb4:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  if (hspi->State != HAL_SPI_STATE_READY)
 8007cb8:	68fb      	ldr	r3, [r7, #12]
 8007cba:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8007cbe:	b2db      	uxtb	r3, r3
 8007cc0:	2b01      	cmp	r3, #1
 8007cc2:	d002      	beq.n	8007cca <HAL_SPI_Transmit_DMA+0x3a>
  {
    errorcode = HAL_BUSY;
 8007cc4:	2302      	movs	r3, #2
 8007cc6:	75fb      	strb	r3, [r7, #23]
    goto error;
 8007cc8:	e0c6      	b.n	8007e58 <HAL_SPI_Transmit_DMA+0x1c8>
  }

  if ((pData == NULL) || (Size == 0U))
 8007cca:	68bb      	ldr	r3, [r7, #8]
 8007ccc:	2b00      	cmp	r3, #0
 8007cce:	d002      	beq.n	8007cd6 <HAL_SPI_Transmit_DMA+0x46>
 8007cd0:	88fb      	ldrh	r3, [r7, #6]
 8007cd2:	2b00      	cmp	r3, #0
 8007cd4:	d102      	bne.n	8007cdc <HAL_SPI_Transmit_DMA+0x4c>
  {
    errorcode = HAL_ERROR;
 8007cd6:	2301      	movs	r3, #1
 8007cd8:	75fb      	strb	r3, [r7, #23]
    goto error;
 8007cda:	e0bd      	b.n	8007e58 <HAL_SPI_Transmit_DMA+0x1c8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8007cdc:	68fb      	ldr	r3, [r7, #12]
 8007cde:	2203      	movs	r2, #3
 8007ce0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007ce4:	68fb      	ldr	r3, [r7, #12]
 8007ce6:	2200      	movs	r2, #0
 8007ce8:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8007cea:	68fb      	ldr	r3, [r7, #12]
 8007cec:	68ba      	ldr	r2, [r7, #8]
 8007cee:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 8007cf0:	68fb      	ldr	r3, [r7, #12]
 8007cf2:	88fa      	ldrh	r2, [r7, #6]
 8007cf4:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 8007cf6:	68fb      	ldr	r3, [r7, #12]
 8007cf8:	88fa      	ldrh	r2, [r7, #6]
 8007cfa:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8007cfc:	68fb      	ldr	r3, [r7, #12]
 8007cfe:	2200      	movs	r2, #0
 8007d00:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8007d02:	68fb      	ldr	r3, [r7, #12]
 8007d04:	2200      	movs	r2, #0
 8007d06:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 8007d08:	68fb      	ldr	r3, [r7, #12]
 8007d0a:	2200      	movs	r2, #0
 8007d0c:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->RxXferSize  = 0U;
 8007d0e:	68fb      	ldr	r3, [r7, #12]
 8007d10:	2200      	movs	r2, #0
 8007d12:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 8007d16:	68fb      	ldr	r3, [r7, #12]
 8007d18:	2200      	movs	r2, #0
 8007d1a:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007d1e:	68fb      	ldr	r3, [r7, #12]
 8007d20:	689b      	ldr	r3, [r3, #8]
 8007d22:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007d26:	d10f      	bne.n	8007d48 <HAL_SPI_Transmit_DMA+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8007d28:	68fb      	ldr	r3, [r7, #12]
 8007d2a:	681b      	ldr	r3, [r3, #0]
 8007d2c:	681a      	ldr	r2, [r3, #0]
 8007d2e:	68fb      	ldr	r3, [r7, #12]
 8007d30:	681b      	ldr	r3, [r3, #0]
 8007d32:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007d36:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8007d38:	68fb      	ldr	r3, [r7, #12]
 8007d3a:	681b      	ldr	r3, [r3, #0]
 8007d3c:	681a      	ldr	r2, [r3, #0]
 8007d3e:	68fb      	ldr	r3, [r7, #12]
 8007d40:	681b      	ldr	r3, [r3, #0]
 8007d42:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8007d46:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the SPI TxDMA Half transfer complete callback */
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 8007d48:	68fb      	ldr	r3, [r7, #12]
 8007d4a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007d4c:	4a47      	ldr	r2, [pc, #284]	; (8007e6c <HAL_SPI_Transmit_DMA+0x1dc>)
 8007d4e:	631a      	str	r2, [r3, #48]	; 0x30

  /* Set the SPI TxDMA transfer complete callback */
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 8007d50:	68fb      	ldr	r3, [r7, #12]
 8007d52:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007d54:	4a46      	ldr	r2, [pc, #280]	; (8007e70 <HAL_SPI_Transmit_DMA+0x1e0>)
 8007d56:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the DMA error callback */
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 8007d58:	68fb      	ldr	r3, [r7, #12]
 8007d5a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007d5c:	4a45      	ldr	r2, [pc, #276]	; (8007e74 <HAL_SPI_Transmit_DMA+0x1e4>)
 8007d5e:	635a      	str	r2, [r3, #52]	; 0x34

  /* Set the DMA AbortCpltCallback */
  hspi->hdmatx->XferAbortCallback = NULL;
 8007d60:	68fb      	ldr	r3, [r7, #12]
 8007d62:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007d64:	2200      	movs	r2, #0
 8007d66:	639a      	str	r2, [r3, #56]	; 0x38

  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 8007d68:	68fb      	ldr	r3, [r7, #12]
 8007d6a:	681b      	ldr	r3, [r3, #0]
 8007d6c:	685a      	ldr	r2, [r3, #4]
 8007d6e:	68fb      	ldr	r3, [r7, #12]
 8007d70:	681b      	ldr	r3, [r3, #0]
 8007d72:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8007d76:	605a      	str	r2, [r3, #4]
  /* Packing mode is enabled only if the DMA setting is HALWORD */
  if ((hspi->Init.DataSize <= SPI_DATASIZE_8BIT) && (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD))
 8007d78:	68fb      	ldr	r3, [r7, #12]
 8007d7a:	68db      	ldr	r3, [r3, #12]
 8007d7c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8007d80:	d82d      	bhi.n	8007dde <HAL_SPI_Transmit_DMA+0x14e>
 8007d82:	68fb      	ldr	r3, [r7, #12]
 8007d84:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007d86:	699b      	ldr	r3, [r3, #24]
 8007d88:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007d8c:	d127      	bne.n	8007dde <HAL_SPI_Transmit_DMA+0x14e>
  {
    /* Check the even/odd of the data size + crc if enabled */
    if ((hspi->TxXferCount & 0x1U) == 0U)
 8007d8e:	68fb      	ldr	r3, [r7, #12]
 8007d90:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007d92:	b29b      	uxth	r3, r3
 8007d94:	f003 0301 	and.w	r3, r3, #1
 8007d98:	2b00      	cmp	r3, #0
 8007d9a:	d10f      	bne.n	8007dbc <HAL_SPI_Transmit_DMA+0x12c>
    {
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 8007d9c:	68fb      	ldr	r3, [r7, #12]
 8007d9e:	681b      	ldr	r3, [r3, #0]
 8007da0:	685a      	ldr	r2, [r3, #4]
 8007da2:	68fb      	ldr	r3, [r7, #12]
 8007da4:	681b      	ldr	r3, [r3, #0]
 8007da6:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8007daa:	605a      	str	r2, [r3, #4]
      hspi->TxXferCount = (hspi->TxXferCount >> 1U);
 8007dac:	68fb      	ldr	r3, [r7, #12]
 8007dae:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007db0:	b29b      	uxth	r3, r3
 8007db2:	085b      	lsrs	r3, r3, #1
 8007db4:	b29a      	uxth	r2, r3
 8007db6:	68fb      	ldr	r3, [r7, #12]
 8007db8:	87da      	strh	r2, [r3, #62]	; 0x3e
 8007dba:	e010      	b.n	8007dde <HAL_SPI_Transmit_DMA+0x14e>
    }
    else
    {
      SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 8007dbc:	68fb      	ldr	r3, [r7, #12]
 8007dbe:	681b      	ldr	r3, [r3, #0]
 8007dc0:	685a      	ldr	r2, [r3, #4]
 8007dc2:	68fb      	ldr	r3, [r7, #12]
 8007dc4:	681b      	ldr	r3, [r3, #0]
 8007dc6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8007dca:	605a      	str	r2, [r3, #4]
      hspi->TxXferCount = (hspi->TxXferCount >> 1U) + 1U;
 8007dcc:	68fb      	ldr	r3, [r7, #12]
 8007dce:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007dd0:	b29b      	uxth	r3, r3
 8007dd2:	085b      	lsrs	r3, r3, #1
 8007dd4:	b29b      	uxth	r3, r3
 8007dd6:	3301      	adds	r3, #1
 8007dd8:	b29a      	uxth	r2, r3
 8007dda:	68fb      	ldr	r3, [r7, #12]
 8007ddc:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
  }

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8007dde:	68fb      	ldr	r3, [r7, #12]
 8007de0:	6d58      	ldr	r0, [r3, #84]	; 0x54
 8007de2:	68fb      	ldr	r3, [r7, #12]
 8007de4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007de6:	4619      	mov	r1, r3
 8007de8:	68fb      	ldr	r3, [r7, #12]
 8007dea:	681b      	ldr	r3, [r3, #0]
 8007dec:	330c      	adds	r3, #12
 8007dee:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 8007df0:	68fb      	ldr	r3, [r7, #12]
 8007df2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007df4:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8007df6:	f7fd fd4b 	bl	8005890 <HAL_DMA_Start_IT>
 8007dfa:	4603      	mov	r3, r0
 8007dfc:	2b00      	cmp	r3, #0
 8007dfe:	d00c      	beq.n	8007e1a <HAL_SPI_Transmit_DMA+0x18a>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8007e00:	68fb      	ldr	r3, [r7, #12]
 8007e02:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007e04:	f043 0210 	orr.w	r2, r3, #16
 8007e08:	68fb      	ldr	r3, [r7, #12]
 8007e0a:	661a      	str	r2, [r3, #96]	; 0x60
    errorcode = HAL_ERROR;
 8007e0c:	2301      	movs	r3, #1
 8007e0e:	75fb      	strb	r3, [r7, #23]

    hspi->State = HAL_SPI_STATE_READY;
 8007e10:	68fb      	ldr	r3, [r7, #12]
 8007e12:	2201      	movs	r2, #1
 8007e14:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    goto error;
 8007e18:	e01e      	b.n	8007e58 <HAL_SPI_Transmit_DMA+0x1c8>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007e1a:	68fb      	ldr	r3, [r7, #12]
 8007e1c:	681b      	ldr	r3, [r3, #0]
 8007e1e:	681b      	ldr	r3, [r3, #0]
 8007e20:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007e24:	2b40      	cmp	r3, #64	; 0x40
 8007e26:	d007      	beq.n	8007e38 <HAL_SPI_Transmit_DMA+0x1a8>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007e28:	68fb      	ldr	r3, [r7, #12]
 8007e2a:	681b      	ldr	r3, [r3, #0]
 8007e2c:	681a      	ldr	r2, [r3, #0]
 8007e2e:	68fb      	ldr	r3, [r7, #12]
 8007e30:	681b      	ldr	r3, [r3, #0]
 8007e32:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007e36:	601a      	str	r2, [r3, #0]
  }

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8007e38:	68fb      	ldr	r3, [r7, #12]
 8007e3a:	681b      	ldr	r3, [r3, #0]
 8007e3c:	685a      	ldr	r2, [r3, #4]
 8007e3e:	68fb      	ldr	r3, [r7, #12]
 8007e40:	681b      	ldr	r3, [r3, #0]
 8007e42:	f042 0220 	orr.w	r2, r2, #32
 8007e46:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8007e48:	68fb      	ldr	r3, [r7, #12]
 8007e4a:	681b      	ldr	r3, [r3, #0]
 8007e4c:	685a      	ldr	r2, [r3, #4]
 8007e4e:	68fb      	ldr	r3, [r7, #12]
 8007e50:	681b      	ldr	r3, [r3, #0]
 8007e52:	f042 0202 	orr.w	r2, r2, #2
 8007e56:	605a      	str	r2, [r3, #4]

error :
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8007e58:	68fb      	ldr	r3, [r7, #12]
 8007e5a:	2200      	movs	r2, #0
 8007e5c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8007e60:	7dfb      	ldrb	r3, [r7, #23]
}
 8007e62:	4618      	mov	r0, r3
 8007e64:	3718      	adds	r7, #24
 8007e66:	46bd      	mov	sp, r7
 8007e68:	bd80      	pop	{r7, pc}
 8007e6a:	bf00      	nop
 8007e6c:	080083bf 	.word	0x080083bf
 8007e70:	080081e1 	.word	0x080081e1
 8007e74:	08008413 	.word	0x08008413

08007e78 <HAL_SPI_TransmitReceive_DMA>:
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_DMA(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData,
                                              uint16_t Size)
{
 8007e78:	b580      	push	{r7, lr}
 8007e7a:	b086      	sub	sp, #24
 8007e7c:	af00      	add	r7, sp, #0
 8007e7e:	60f8      	str	r0, [r7, #12]
 8007e80:	60b9      	str	r1, [r7, #8]
 8007e82:	607a      	str	r2, [r7, #4]
 8007e84:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8007e86:	2300      	movs	r3, #0
 8007e88:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process locked */
  __HAL_LOCK(hspi);
 8007e8a:	68fb      	ldr	r3, [r7, #12]
 8007e8c:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8007e90:	2b01      	cmp	r3, #1
 8007e92:	d101      	bne.n	8007e98 <HAL_SPI_TransmitReceive_DMA+0x20>
 8007e94:	2302      	movs	r3, #2
 8007e96:	e16c      	b.n	8008172 <HAL_SPI_TransmitReceive_DMA+0x2fa>
 8007e98:	68fb      	ldr	r3, [r7, #12]
 8007e9a:	2201      	movs	r2, #1
 8007e9c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8007ea0:	68fb      	ldr	r3, [r7, #12]
 8007ea2:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8007ea6:	75bb      	strb	r3, [r7, #22]
  tmp_mode            = hspi->Init.Mode;
 8007ea8:	68fb      	ldr	r3, [r7, #12]
 8007eaa:	685b      	ldr	r3, [r3, #4]
 8007eac:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) ||
 8007eae:	7dbb      	ldrb	r3, [r7, #22]
 8007eb0:	2b01      	cmp	r3, #1
 8007eb2:	d00d      	beq.n	8007ed0 <HAL_SPI_TransmitReceive_DMA+0x58>
 8007eb4:	693b      	ldr	r3, [r7, #16]
 8007eb6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007eba:	d106      	bne.n	8007eca <HAL_SPI_TransmitReceive_DMA+0x52>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8007ebc:	68fb      	ldr	r3, [r7, #12]
 8007ebe:	689b      	ldr	r3, [r3, #8]
 8007ec0:	2b00      	cmp	r3, #0
 8007ec2:	d102      	bne.n	8007eca <HAL_SPI_TransmitReceive_DMA+0x52>
 8007ec4:	7dbb      	ldrb	r3, [r7, #22]
 8007ec6:	2b04      	cmp	r3, #4
 8007ec8:	d002      	beq.n	8007ed0 <HAL_SPI_TransmitReceive_DMA+0x58>
  {
    errorcode = HAL_BUSY;
 8007eca:	2302      	movs	r3, #2
 8007ecc:	75fb      	strb	r3, [r7, #23]
    goto error;
 8007ece:	e14b      	b.n	8008168 <HAL_SPI_TransmitReceive_DMA+0x2f0>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8007ed0:	68bb      	ldr	r3, [r7, #8]
 8007ed2:	2b00      	cmp	r3, #0
 8007ed4:	d005      	beq.n	8007ee2 <HAL_SPI_TransmitReceive_DMA+0x6a>
 8007ed6:	687b      	ldr	r3, [r7, #4]
 8007ed8:	2b00      	cmp	r3, #0
 8007eda:	d002      	beq.n	8007ee2 <HAL_SPI_TransmitReceive_DMA+0x6a>
 8007edc:	887b      	ldrh	r3, [r7, #2]
 8007ede:	2b00      	cmp	r3, #0
 8007ee0:	d102      	bne.n	8007ee8 <HAL_SPI_TransmitReceive_DMA+0x70>
  {
    errorcode = HAL_ERROR;
 8007ee2:	2301      	movs	r3, #1
 8007ee4:	75fb      	strb	r3, [r7, #23]
    goto error;
 8007ee6:	e13f      	b.n	8008168 <HAL_SPI_TransmitReceive_DMA+0x2f0>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8007ee8:	68fb      	ldr	r3, [r7, #12]
 8007eea:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8007eee:	b2db      	uxtb	r3, r3
 8007ef0:	2b04      	cmp	r3, #4
 8007ef2:	d003      	beq.n	8007efc <HAL_SPI_TransmitReceive_DMA+0x84>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8007ef4:	68fb      	ldr	r3, [r7, #12]
 8007ef6:	2205      	movs	r2, #5
 8007ef8:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007efc:	68fb      	ldr	r3, [r7, #12]
 8007efe:	2200      	movs	r2, #0
 8007f00:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8007f02:	68fb      	ldr	r3, [r7, #12]
 8007f04:	68ba      	ldr	r2, [r7, #8]
 8007f06:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 8007f08:	68fb      	ldr	r3, [r7, #12]
 8007f0a:	887a      	ldrh	r2, [r7, #2]
 8007f0c:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 8007f0e:	68fb      	ldr	r3, [r7, #12]
 8007f10:	887a      	ldrh	r2, [r7, #2]
 8007f12:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8007f14:	68fb      	ldr	r3, [r7, #12]
 8007f16:	687a      	ldr	r2, [r7, #4]
 8007f18:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 8007f1a:	68fb      	ldr	r3, [r7, #12]
 8007f1c:	887a      	ldrh	r2, [r7, #2]
 8007f1e:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = Size;
 8007f22:	68fb      	ldr	r3, [r7, #12]
 8007f24:	887a      	ldrh	r2, [r7, #2]
 8007f26:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /* Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8007f2a:	68fb      	ldr	r3, [r7, #12]
 8007f2c:	2200      	movs	r2, #0
 8007f2e:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8007f30:	68fb      	ldr	r3, [r7, #12]
 8007f32:	2200      	movs	r2, #0
 8007f34:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Reset the threshold bit */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX | SPI_CR2_LDMARX);
 8007f36:	68fb      	ldr	r3, [r7, #12]
 8007f38:	681b      	ldr	r3, [r3, #0]
 8007f3a:	685a      	ldr	r2, [r3, #4]
 8007f3c:	68fb      	ldr	r3, [r7, #12]
 8007f3e:	681b      	ldr	r3, [r3, #0]
 8007f40:	f422 42c0 	bic.w	r2, r2, #24576	; 0x6000
 8007f44:	605a      	str	r2, [r3, #4]

  /* The packing mode management is enabled by the DMA settings according the spi data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8007f46:	68fb      	ldr	r3, [r7, #12]
 8007f48:	68db      	ldr	r3, [r3, #12]
 8007f4a:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8007f4e:	d908      	bls.n	8007f62 <HAL_SPI_TransmitReceive_DMA+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8007f50:	68fb      	ldr	r3, [r7, #12]
 8007f52:	681b      	ldr	r3, [r3, #0]
 8007f54:	685a      	ldr	r2, [r3, #4]
 8007f56:	68fb      	ldr	r3, [r7, #12]
 8007f58:	681b      	ldr	r3, [r3, #0]
 8007f5a:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8007f5e:	605a      	str	r2, [r3, #4]
 8007f60:	e06f      	b.n	8008042 <HAL_SPI_TransmitReceive_DMA+0x1ca>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8007f62:	68fb      	ldr	r3, [r7, #12]
 8007f64:	681b      	ldr	r3, [r3, #0]
 8007f66:	685a      	ldr	r2, [r3, #4]
 8007f68:	68fb      	ldr	r3, [r7, #12]
 8007f6a:	681b      	ldr	r3, [r3, #0]
 8007f6c:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8007f70:	605a      	str	r2, [r3, #4]

    if (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8007f72:	68fb      	ldr	r3, [r7, #12]
 8007f74:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007f76:	699b      	ldr	r3, [r3, #24]
 8007f78:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007f7c:	d126      	bne.n	8007fcc <HAL_SPI_TransmitReceive_DMA+0x154>
    {
      if ((hspi->TxXferSize & 0x1U) == 0x0U)
 8007f7e:	68fb      	ldr	r3, [r7, #12]
 8007f80:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 8007f82:	f003 0301 	and.w	r3, r3, #1
 8007f86:	2b00      	cmp	r3, #0
 8007f88:	d10f      	bne.n	8007faa <HAL_SPI_TransmitReceive_DMA+0x132>
      {
        CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 8007f8a:	68fb      	ldr	r3, [r7, #12]
 8007f8c:	681b      	ldr	r3, [r3, #0]
 8007f8e:	685a      	ldr	r2, [r3, #4]
 8007f90:	68fb      	ldr	r3, [r7, #12]
 8007f92:	681b      	ldr	r3, [r3, #0]
 8007f94:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8007f98:	605a      	str	r2, [r3, #4]
        hspi->TxXferCount = hspi->TxXferCount >> 1U;
 8007f9a:	68fb      	ldr	r3, [r7, #12]
 8007f9c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007f9e:	b29b      	uxth	r3, r3
 8007fa0:	085b      	lsrs	r3, r3, #1
 8007fa2:	b29a      	uxth	r2, r3
 8007fa4:	68fb      	ldr	r3, [r7, #12]
 8007fa6:	87da      	strh	r2, [r3, #62]	; 0x3e
 8007fa8:	e010      	b.n	8007fcc <HAL_SPI_TransmitReceive_DMA+0x154>
      }
      else
      {
        SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 8007faa:	68fb      	ldr	r3, [r7, #12]
 8007fac:	681b      	ldr	r3, [r3, #0]
 8007fae:	685a      	ldr	r2, [r3, #4]
 8007fb0:	68fb      	ldr	r3, [r7, #12]
 8007fb2:	681b      	ldr	r3, [r3, #0]
 8007fb4:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8007fb8:	605a      	str	r2, [r3, #4]
        hspi->TxXferCount = (hspi->TxXferCount >> 1U) + 1U;
 8007fba:	68fb      	ldr	r3, [r7, #12]
 8007fbc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007fbe:	b29b      	uxth	r3, r3
 8007fc0:	085b      	lsrs	r3, r3, #1
 8007fc2:	b29b      	uxth	r3, r3
 8007fc4:	3301      	adds	r3, #1
 8007fc6:	b29a      	uxth	r2, r3
 8007fc8:	68fb      	ldr	r3, [r7, #12]
 8007fca:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }

    if (hspi->hdmarx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8007fcc:	68fb      	ldr	r3, [r7, #12]
 8007fce:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007fd0:	699b      	ldr	r3, [r3, #24]
 8007fd2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007fd6:	d134      	bne.n	8008042 <HAL_SPI_TransmitReceive_DMA+0x1ca>
    {
      /* Set RX Fifo threshold according the reception data length: 16bit */
      CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8007fd8:	68fb      	ldr	r3, [r7, #12]
 8007fda:	681b      	ldr	r3, [r3, #0]
 8007fdc:	685a      	ldr	r2, [r3, #4]
 8007fde:	68fb      	ldr	r3, [r7, #12]
 8007fe0:	681b      	ldr	r3, [r3, #0]
 8007fe2:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8007fe6:	605a      	str	r2, [r3, #4]

      if ((hspi->RxXferCount & 0x1U) == 0x0U)
 8007fe8:	68fb      	ldr	r3, [r7, #12]
 8007fea:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8007fee:	b29b      	uxth	r3, r3
 8007ff0:	f003 0301 	and.w	r3, r3, #1
 8007ff4:	2b00      	cmp	r3, #0
 8007ff6:	d111      	bne.n	800801c <HAL_SPI_TransmitReceive_DMA+0x1a4>
      {
        CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 8007ff8:	68fb      	ldr	r3, [r7, #12]
 8007ffa:	681b      	ldr	r3, [r3, #0]
 8007ffc:	685a      	ldr	r2, [r3, #4]
 8007ffe:	68fb      	ldr	r3, [r7, #12]
 8008000:	681b      	ldr	r3, [r3, #0]
 8008002:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8008006:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = hspi->RxXferCount >> 1U;
 8008008:	68fb      	ldr	r3, [r7, #12]
 800800a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800800e:	b29b      	uxth	r3, r3
 8008010:	085b      	lsrs	r3, r3, #1
 8008012:	b29a      	uxth	r2, r3
 8008014:	68fb      	ldr	r3, [r7, #12]
 8008016:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 800801a:	e012      	b.n	8008042 <HAL_SPI_TransmitReceive_DMA+0x1ca>
      }
      else
      {
        SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 800801c:	68fb      	ldr	r3, [r7, #12]
 800801e:	681b      	ldr	r3, [r3, #0]
 8008020:	685a      	ldr	r2, [r3, #4]
 8008022:	68fb      	ldr	r3, [r7, #12]
 8008024:	681b      	ldr	r3, [r3, #0]
 8008026:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800802a:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = (hspi->RxXferCount >> 1U) + 1U;
 800802c:	68fb      	ldr	r3, [r7, #12]
 800802e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8008032:	b29b      	uxth	r3, r3
 8008034:	085b      	lsrs	r3, r3, #1
 8008036:	b29b      	uxth	r3, r3
 8008038:	3301      	adds	r3, #1
 800803a:	b29a      	uxth	r2, r3
 800803c:	68fb      	ldr	r3, [r7, #12]
 800803e:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
      }
    }
  }

  /* Check if we are in Rx only or in Rx/Tx Mode and configure the DMA transfer complete callback */
  if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 8008042:	68fb      	ldr	r3, [r7, #12]
 8008044:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8008048:	b2db      	uxtb	r3, r3
 800804a:	2b04      	cmp	r3, #4
 800804c:	d108      	bne.n	8008060 <HAL_SPI_TransmitReceive_DMA+0x1e8>
  {
    /* Set the SPI Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 800804e:	68fb      	ldr	r3, [r7, #12]
 8008050:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008052:	4a4a      	ldr	r2, [pc, #296]	; (800817c <HAL_SPI_TransmitReceive_DMA+0x304>)
 8008054:	631a      	str	r2, [r3, #48]	; 0x30
    hspi->hdmarx->XferCpltCallback     = SPI_DMAReceiveCplt;
 8008056:	68fb      	ldr	r3, [r7, #12]
 8008058:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800805a:	4a49      	ldr	r2, [pc, #292]	; (8008180 <HAL_SPI_TransmitReceive_DMA+0x308>)
 800805c:	62da      	str	r2, [r3, #44]	; 0x2c
 800805e:	e007      	b.n	8008070 <HAL_SPI_TransmitReceive_DMA+0x1f8>
  }
  else
  {
    /* Set the SPI Tx/Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfTransmitReceiveCplt;
 8008060:	68fb      	ldr	r3, [r7, #12]
 8008062:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008064:	4a47      	ldr	r2, [pc, #284]	; (8008184 <HAL_SPI_TransmitReceive_DMA+0x30c>)
 8008066:	631a      	str	r2, [r3, #48]	; 0x30
    hspi->hdmarx->XferCpltCallback     = SPI_DMATransmitReceiveCplt;
 8008068:	68fb      	ldr	r3, [r7, #12]
 800806a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800806c:	4a46      	ldr	r2, [pc, #280]	; (8008188 <HAL_SPI_TransmitReceive_DMA+0x310>)
 800806e:	62da      	str	r2, [r3, #44]	; 0x2c
  }

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 8008070:	68fb      	ldr	r3, [r7, #12]
 8008072:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008074:	4a45      	ldr	r2, [pc, #276]	; (800818c <HAL_SPI_TransmitReceive_DMA+0x314>)
 8008076:	635a      	str	r2, [r3, #52]	; 0x34

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 8008078:	68fb      	ldr	r3, [r7, #12]
 800807a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800807c:	2200      	movs	r2, #0
 800807e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8008080:	68fb      	ldr	r3, [r7, #12]
 8008082:	6d98      	ldr	r0, [r3, #88]	; 0x58
 8008084:	68fb      	ldr	r3, [r7, #12]
 8008086:	681b      	ldr	r3, [r3, #0]
 8008088:	330c      	adds	r3, #12
 800808a:	4619      	mov	r1, r3
 800808c:	68fb      	ldr	r3, [r7, #12]
 800808e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008090:	461a      	mov	r2, r3
                                 hspi->RxXferCount))
 8008092:	68fb      	ldr	r3, [r7, #12]
 8008094:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8008098:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 800809a:	f7fd fbf9 	bl	8005890 <HAL_DMA_Start_IT>
 800809e:	4603      	mov	r3, r0
 80080a0:	2b00      	cmp	r3, #0
 80080a2:	d00c      	beq.n	80080be <HAL_SPI_TransmitReceive_DMA+0x246>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 80080a4:	68fb      	ldr	r3, [r7, #12]
 80080a6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80080a8:	f043 0210 	orr.w	r2, r3, #16
 80080ac:	68fb      	ldr	r3, [r7, #12]
 80080ae:	661a      	str	r2, [r3, #96]	; 0x60
    errorcode = HAL_ERROR;
 80080b0:	2301      	movs	r3, #1
 80080b2:	75fb      	strb	r3, [r7, #23]

    hspi->State = HAL_SPI_STATE_READY;
 80080b4:	68fb      	ldr	r3, [r7, #12]
 80080b6:	2201      	movs	r2, #1
 80080b8:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    goto error;
 80080bc:	e054      	b.n	8008168 <HAL_SPI_TransmitReceive_DMA+0x2f0>
  }

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 80080be:	68fb      	ldr	r3, [r7, #12]
 80080c0:	681b      	ldr	r3, [r3, #0]
 80080c2:	685a      	ldr	r2, [r3, #4]
 80080c4:	68fb      	ldr	r3, [r7, #12]
 80080c6:	681b      	ldr	r3, [r3, #0]
 80080c8:	f042 0201 	orr.w	r2, r2, #1
 80080cc:	605a      	str	r2, [r3, #4]

  /* Set the SPI Tx DMA transfer complete callback as NULL because the communication closing
  is performed in DMA reception complete callback  */
  hspi->hdmatx->XferHalfCpltCallback = NULL;
 80080ce:	68fb      	ldr	r3, [r7, #12]
 80080d0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80080d2:	2200      	movs	r2, #0
 80080d4:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->hdmatx->XferCpltCallback     = NULL;
 80080d6:	68fb      	ldr	r3, [r7, #12]
 80080d8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80080da:	2200      	movs	r2, #0
 80080dc:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi->hdmatx->XferErrorCallback    = NULL;
 80080de:	68fb      	ldr	r3, [r7, #12]
 80080e0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80080e2:	2200      	movs	r2, #0
 80080e4:	635a      	str	r2, [r3, #52]	; 0x34
  hspi->hdmatx->XferAbortCallback    = NULL;
 80080e6:	68fb      	ldr	r3, [r7, #12]
 80080e8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80080ea:	2200      	movs	r2, #0
 80080ec:	639a      	str	r2, [r3, #56]	; 0x38

  /* Enable the Tx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 80080ee:	68fb      	ldr	r3, [r7, #12]
 80080f0:	6d58      	ldr	r0, [r3, #84]	; 0x54
 80080f2:	68fb      	ldr	r3, [r7, #12]
 80080f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80080f6:	4619      	mov	r1, r3
 80080f8:	68fb      	ldr	r3, [r7, #12]
 80080fa:	681b      	ldr	r3, [r3, #0]
 80080fc:	330c      	adds	r3, #12
 80080fe:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 8008100:	68fb      	ldr	r3, [r7, #12]
 8008102:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008104:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8008106:	f7fd fbc3 	bl	8005890 <HAL_DMA_Start_IT>
 800810a:	4603      	mov	r3, r0
 800810c:	2b00      	cmp	r3, #0
 800810e:	d00c      	beq.n	800812a <HAL_SPI_TransmitReceive_DMA+0x2b2>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8008110:	68fb      	ldr	r3, [r7, #12]
 8008112:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008114:	f043 0210 	orr.w	r2, r3, #16
 8008118:	68fb      	ldr	r3, [r7, #12]
 800811a:	661a      	str	r2, [r3, #96]	; 0x60
    errorcode = HAL_ERROR;
 800811c:	2301      	movs	r3, #1
 800811e:	75fb      	strb	r3, [r7, #23]

    hspi->State = HAL_SPI_STATE_READY;
 8008120:	68fb      	ldr	r3, [r7, #12]
 8008122:	2201      	movs	r2, #1
 8008124:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    goto error;
 8008128:	e01e      	b.n	8008168 <HAL_SPI_TransmitReceive_DMA+0x2f0>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800812a:	68fb      	ldr	r3, [r7, #12]
 800812c:	681b      	ldr	r3, [r3, #0]
 800812e:	681b      	ldr	r3, [r3, #0]
 8008130:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008134:	2b40      	cmp	r3, #64	; 0x40
 8008136:	d007      	beq.n	8008148 <HAL_SPI_TransmitReceive_DMA+0x2d0>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8008138:	68fb      	ldr	r3, [r7, #12]
 800813a:	681b      	ldr	r3, [r3, #0]
 800813c:	681a      	ldr	r2, [r3, #0]
 800813e:	68fb      	ldr	r3, [r7, #12]
 8008140:	681b      	ldr	r3, [r3, #0]
 8008142:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008146:	601a      	str	r2, [r3, #0]
  }
  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8008148:	68fb      	ldr	r3, [r7, #12]
 800814a:	681b      	ldr	r3, [r3, #0]
 800814c:	685a      	ldr	r2, [r3, #4]
 800814e:	68fb      	ldr	r3, [r7, #12]
 8008150:	681b      	ldr	r3, [r3, #0]
 8008152:	f042 0220 	orr.w	r2, r2, #32
 8008156:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8008158:	68fb      	ldr	r3, [r7, #12]
 800815a:	681b      	ldr	r3, [r3, #0]
 800815c:	685a      	ldr	r2, [r3, #4]
 800815e:	68fb      	ldr	r3, [r7, #12]
 8008160:	681b      	ldr	r3, [r3, #0]
 8008162:	f042 0202 	orr.w	r2, r2, #2
 8008166:	605a      	str	r2, [r3, #4]

error :
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8008168:	68fb      	ldr	r3, [r7, #12]
 800816a:	2200      	movs	r2, #0
 800816c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8008170:	7dfb      	ldrb	r3, [r7, #23]
}
 8008172:	4618      	mov	r0, r3
 8008174:	3718      	adds	r7, #24
 8008176:	46bd      	mov	sp, r7
 8008178:	bd80      	pop	{r7, pc}
 800817a:	bf00      	nop
 800817c:	080083db 	.word	0x080083db
 8008180:	08008287 	.word	0x08008287
 8008184:	080083f7 	.word	0x080083f7
 8008188:	0800832f 	.word	0x0800832f
 800818c:	08008413 	.word	0x08008413

08008190 <HAL_SPI_RxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8008190:	b480      	push	{r7}
 8008192:	b083      	sub	sp, #12
 8008194:	af00      	add	r7, sp, #0
 8008196:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 8008198:	bf00      	nop
 800819a:	370c      	adds	r7, #12
 800819c:	46bd      	mov	sp, r7
 800819e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081a2:	4770      	bx	lr

080081a4 <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 80081a4:	b480      	push	{r7}
 80081a6:	b083      	sub	sp, #12
 80081a8:	af00      	add	r7, sp, #0
 80081aa:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 80081ac:	bf00      	nop
 80081ae:	370c      	adds	r7, #12
 80081b0:	46bd      	mov	sp, r7
 80081b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081b6:	4770      	bx	lr

080081b8 <HAL_SPI_RxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 80081b8:	b480      	push	{r7}
 80081ba:	b083      	sub	sp, #12
 80081bc:	af00      	add	r7, sp, #0
 80081be:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxHalfCpltCallback() should be implemented in the user file
   */
}
 80081c0:	bf00      	nop
 80081c2:	370c      	adds	r7, #12
 80081c4:	46bd      	mov	sp, r7
 80081c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081ca:	4770      	bx	lr

080081cc <HAL_SPI_TxRxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 80081cc:	b480      	push	{r7}
 80081ce:	b083      	sub	sp, #12
 80081d0:	af00      	add	r7, sp, #0
 80081d2:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxHalfCpltCallback() should be implemented in the user file
   */
}
 80081d4:	bf00      	nop
 80081d6:	370c      	adds	r7, #12
 80081d8:	46bd      	mov	sp, r7
 80081da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081de:	4770      	bx	lr

080081e0 <SPI_DMATransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 80081e0:	b580      	push	{r7, lr}
 80081e2:	b086      	sub	sp, #24
 80081e4:	af00      	add	r7, sp, #0
 80081e6:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 80081e8:	687b      	ldr	r3, [r7, #4]
 80081ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80081ec:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80081ee:	f7fd f931 	bl	8005454 <HAL_GetTick>
 80081f2:	6138      	str	r0, [r7, #16]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 80081f4:	687b      	ldr	r3, [r7, #4]
 80081f6:	681b      	ldr	r3, [r3, #0]
 80081f8:	681b      	ldr	r3, [r3, #0]
 80081fa:	f003 0320 	and.w	r3, r3, #32
 80081fe:	2b20      	cmp	r3, #32
 8008200:	d03b      	beq.n	800827a <SPI_DMATransmitCplt+0x9a>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8008202:	697b      	ldr	r3, [r7, #20]
 8008204:	681b      	ldr	r3, [r3, #0]
 8008206:	685a      	ldr	r2, [r3, #4]
 8008208:	697b      	ldr	r3, [r7, #20]
 800820a:	681b      	ldr	r3, [r3, #0]
 800820c:	f022 0220 	bic.w	r2, r2, #32
 8008210:	605a      	str	r2, [r3, #4]

    /* Disable Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8008212:	697b      	ldr	r3, [r7, #20]
 8008214:	681b      	ldr	r3, [r3, #0]
 8008216:	685a      	ldr	r2, [r3, #4]
 8008218:	697b      	ldr	r3, [r7, #20]
 800821a:	681b      	ldr	r3, [r3, #0]
 800821c:	f022 0202 	bic.w	r2, r2, #2
 8008220:	605a      	str	r2, [r3, #4]

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8008222:	693a      	ldr	r2, [r7, #16]
 8008224:	2164      	movs	r1, #100	; 0x64
 8008226:	6978      	ldr	r0, [r7, #20]
 8008228:	f000 fa86 	bl	8008738 <SPI_EndRxTxTransaction>
 800822c:	4603      	mov	r3, r0
 800822e:	2b00      	cmp	r3, #0
 8008230:	d005      	beq.n	800823e <SPI_DMATransmitCplt+0x5e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008232:	697b      	ldr	r3, [r7, #20]
 8008234:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008236:	f043 0220 	orr.w	r2, r3, #32
 800823a:	697b      	ldr	r3, [r7, #20]
 800823c:	661a      	str	r2, [r3, #96]	; 0x60
    }

    /* Clear overrun flag in 2 Lines communication mode because received data is not read */
    if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800823e:	697b      	ldr	r3, [r7, #20]
 8008240:	689b      	ldr	r3, [r3, #8]
 8008242:	2b00      	cmp	r3, #0
 8008244:	d10a      	bne.n	800825c <SPI_DMATransmitCplt+0x7c>
    {
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8008246:	2300      	movs	r3, #0
 8008248:	60fb      	str	r3, [r7, #12]
 800824a:	697b      	ldr	r3, [r7, #20]
 800824c:	681b      	ldr	r3, [r3, #0]
 800824e:	68db      	ldr	r3, [r3, #12]
 8008250:	60fb      	str	r3, [r7, #12]
 8008252:	697b      	ldr	r3, [r7, #20]
 8008254:	681b      	ldr	r3, [r3, #0]
 8008256:	689b      	ldr	r3, [r3, #8]
 8008258:	60fb      	str	r3, [r7, #12]
 800825a:	68fb      	ldr	r3, [r7, #12]
    }

    hspi->TxXferCount = 0U;
 800825c:	697b      	ldr	r3, [r7, #20]
 800825e:	2200      	movs	r2, #0
 8008260:	87da      	strh	r2, [r3, #62]	; 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 8008262:	697b      	ldr	r3, [r7, #20]
 8008264:	2201      	movs	r2, #1
 8008266:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800826a:	697b      	ldr	r3, [r7, #20]
 800826c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800826e:	2b00      	cmp	r3, #0
 8008270:	d003      	beq.n	800827a <SPI_DMATransmitCplt+0x9a>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8008272:	6978      	ldr	r0, [r7, #20]
 8008274:	f7fc fc12 	bl	8004a9c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8008278:	e002      	b.n	8008280 <SPI_DMATransmitCplt+0xa0>
  }
  /* Call user Tx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxCpltCallback(hspi);
#else
  HAL_SPI_TxCpltCallback(hspi);
 800827a:	6978      	ldr	r0, [r7, #20]
 800827c:	f7fc fbda 	bl	8004a34 <HAL_SPI_TxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8008280:	3718      	adds	r7, #24
 8008282:	46bd      	mov	sp, r7
 8008284:	bd80      	pop	{r7, pc}

08008286 <SPI_DMAReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8008286:	b580      	push	{r7, lr}
 8008288:	b084      	sub	sp, #16
 800828a:	af00      	add	r7, sp, #0
 800828c:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800828e:	687b      	ldr	r3, [r7, #4]
 8008290:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008292:	60fb      	str	r3, [r7, #12]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8008294:	f7fd f8de 	bl	8005454 <HAL_GetTick>
 8008298:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 800829a:	687b      	ldr	r3, [r7, #4]
 800829c:	681b      	ldr	r3, [r3, #0]
 800829e:	681b      	ldr	r3, [r3, #0]
 80082a0:	f003 0320 	and.w	r3, r3, #32
 80082a4:	2b20      	cmp	r3, #32
 80082a6:	d03c      	beq.n	8008322 <SPI_DMAReceiveCplt+0x9c>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 80082a8:	68fb      	ldr	r3, [r7, #12]
 80082aa:	681b      	ldr	r3, [r3, #0]
 80082ac:	685a      	ldr	r2, [r3, #4]
 80082ae:	68fb      	ldr	r3, [r7, #12]
 80082b0:	681b      	ldr	r3, [r3, #0]
 80082b2:	f022 0220 	bic.w	r2, r2, #32
 80082b6:	605a      	str	r2, [r3, #4]
      }
    }
#endif /* USE_SPI_CRC */

    /* Check if we are in Master RX 2 line mode */
    if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 80082b8:	68fb      	ldr	r3, [r7, #12]
 80082ba:	689b      	ldr	r3, [r3, #8]
 80082bc:	2b00      	cmp	r3, #0
 80082be:	d10d      	bne.n	80082dc <SPI_DMAReceiveCplt+0x56>
 80082c0:	68fb      	ldr	r3, [r7, #12]
 80082c2:	685b      	ldr	r3, [r3, #4]
 80082c4:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80082c8:	d108      	bne.n	80082dc <SPI_DMAReceiveCplt+0x56>
    {
      /* Disable Rx/Tx DMA Request (done by default to handle the case master rx direction 2 lines) */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 80082ca:	68fb      	ldr	r3, [r7, #12]
 80082cc:	681b      	ldr	r3, [r3, #0]
 80082ce:	685a      	ldr	r2, [r3, #4]
 80082d0:	68fb      	ldr	r3, [r7, #12]
 80082d2:	681b      	ldr	r3, [r3, #0]
 80082d4:	f022 0203 	bic.w	r2, r2, #3
 80082d8:	605a      	str	r2, [r3, #4]
 80082da:	e007      	b.n	80082ec <SPI_DMAReceiveCplt+0x66>
    }
    else
    {
      /* Normal case */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 80082dc:	68fb      	ldr	r3, [r7, #12]
 80082de:	681b      	ldr	r3, [r3, #0]
 80082e0:	685a      	ldr	r2, [r3, #4]
 80082e2:	68fb      	ldr	r3, [r7, #12]
 80082e4:	681b      	ldr	r3, [r3, #0]
 80082e6:	f022 0201 	bic.w	r2, r2, #1
 80082ea:	605a      	str	r2, [r3, #4]
    }

    /* Check the end of the transaction */
    if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 80082ec:	68ba      	ldr	r2, [r7, #8]
 80082ee:	2164      	movs	r1, #100	; 0x64
 80082f0:	68f8      	ldr	r0, [r7, #12]
 80082f2:	f000 f9c9 	bl	8008688 <SPI_EndRxTransaction>
 80082f6:	4603      	mov	r3, r0
 80082f8:	2b00      	cmp	r3, #0
 80082fa:	d002      	beq.n	8008302 <SPI_DMAReceiveCplt+0x7c>
    {
      hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80082fc:	68fb      	ldr	r3, [r7, #12]
 80082fe:	2220      	movs	r2, #32
 8008300:	661a      	str	r2, [r3, #96]	; 0x60
    }

    hspi->RxXferCount = 0U;
 8008302:	68fb      	ldr	r3, [r7, #12]
 8008304:	2200      	movs	r2, #0
 8008306:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
    hspi->State = HAL_SPI_STATE_READY;
 800830a:	68fb      	ldr	r3, [r7, #12]
 800830c:	2201      	movs	r2, #1
 800830e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008312:	68fb      	ldr	r3, [r7, #12]
 8008314:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008316:	2b00      	cmp	r3, #0
 8008318:	d003      	beq.n	8008322 <SPI_DMAReceiveCplt+0x9c>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 800831a:	68f8      	ldr	r0, [r7, #12]
 800831c:	f7fc fbbe 	bl	8004a9c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8008320:	e002      	b.n	8008328 <SPI_DMAReceiveCplt+0xa2>
  }
  /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxCpltCallback(hspi);
#else
  HAL_SPI_RxCpltCallback(hspi);
 8008322:	68f8      	ldr	r0, [r7, #12]
 8008324:	f7ff ff34 	bl	8008190 <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8008328:	3710      	adds	r7, #16
 800832a:	46bd      	mov	sp, r7
 800832c:	bd80      	pop	{r7, pc}

0800832e <SPI_DMATransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800832e:	b580      	push	{r7, lr}
 8008330:	b084      	sub	sp, #16
 8008332:	af00      	add	r7, sp, #0
 8008334:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8008336:	687b      	ldr	r3, [r7, #4]
 8008338:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800833a:	60fb      	str	r3, [r7, #12]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800833c:	f7fd f88a 	bl	8005454 <HAL_GetTick>
 8008340:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 8008342:	687b      	ldr	r3, [r7, #4]
 8008344:	681b      	ldr	r3, [r3, #0]
 8008346:	681b      	ldr	r3, [r3, #0]
 8008348:	f003 0320 	and.w	r3, r3, #32
 800834c:	2b20      	cmp	r3, #32
 800834e:	d030      	beq.n	80083b2 <SPI_DMATransmitReceiveCplt+0x84>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8008350:	68fb      	ldr	r3, [r7, #12]
 8008352:	681b      	ldr	r3, [r3, #0]
 8008354:	685a      	ldr	r2, [r3, #4]
 8008356:	68fb      	ldr	r3, [r7, #12]
 8008358:	681b      	ldr	r3, [r3, #0]
 800835a:	f022 0220 	bic.w	r2, r2, #32
 800835e:	605a      	str	r2, [r3, #4]
      }
    }
#endif /* USE_SPI_CRC */

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8008360:	68ba      	ldr	r2, [r7, #8]
 8008362:	2164      	movs	r1, #100	; 0x64
 8008364:	68f8      	ldr	r0, [r7, #12]
 8008366:	f000 f9e7 	bl	8008738 <SPI_EndRxTxTransaction>
 800836a:	4603      	mov	r3, r0
 800836c:	2b00      	cmp	r3, #0
 800836e:	d005      	beq.n	800837c <SPI_DMATransmitReceiveCplt+0x4e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008370:	68fb      	ldr	r3, [r7, #12]
 8008372:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008374:	f043 0220 	orr.w	r2, r3, #32
 8008378:	68fb      	ldr	r3, [r7, #12]
 800837a:	661a      	str	r2, [r3, #96]	; 0x60
    }

    /* Disable Rx/Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 800837c:	68fb      	ldr	r3, [r7, #12]
 800837e:	681b      	ldr	r3, [r3, #0]
 8008380:	685a      	ldr	r2, [r3, #4]
 8008382:	68fb      	ldr	r3, [r7, #12]
 8008384:	681b      	ldr	r3, [r3, #0]
 8008386:	f022 0203 	bic.w	r2, r2, #3
 800838a:	605a      	str	r2, [r3, #4]

    hspi->TxXferCount = 0U;
 800838c:	68fb      	ldr	r3, [r7, #12]
 800838e:	2200      	movs	r2, #0
 8008390:	87da      	strh	r2, [r3, #62]	; 0x3e
    hspi->RxXferCount = 0U;
 8008392:	68fb      	ldr	r3, [r7, #12]
 8008394:	2200      	movs	r2, #0
 8008396:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
    hspi->State = HAL_SPI_STATE_READY;
 800839a:	68fb      	ldr	r3, [r7, #12]
 800839c:	2201      	movs	r2, #1
 800839e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80083a2:	68fb      	ldr	r3, [r7, #12]
 80083a4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80083a6:	2b00      	cmp	r3, #0
 80083a8:	d003      	beq.n	80083b2 <SPI_DMATransmitReceiveCplt+0x84>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 80083aa:	68f8      	ldr	r0, [r7, #12]
 80083ac:	f7fc fb76 	bl	8004a9c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 80083b0:	e002      	b.n	80083b8 <SPI_DMATransmitReceiveCplt+0x8a>
  }
  /* Call user TxRx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxCpltCallback(hspi);
#else
  HAL_SPI_TxRxCpltCallback(hspi);
 80083b2:	68f8      	ldr	r0, [r7, #12]
 80083b4:	f7fc fb58 	bl	8004a68 <HAL_SPI_TxRxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80083b8:	3710      	adds	r7, #16
 80083ba:	46bd      	mov	sp, r7
 80083bc:	bd80      	pop	{r7, pc}

080083be <SPI_DMAHalfTransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitCplt(DMA_HandleTypeDef *hdma)
{
 80083be:	b580      	push	{r7, lr}
 80083c0:	b084      	sub	sp, #16
 80083c2:	af00      	add	r7, sp, #0
 80083c4:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 80083c6:	687b      	ldr	r3, [r7, #4]
 80083c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80083ca:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxHalfCpltCallback(hspi);
 80083cc:	68f8      	ldr	r0, [r7, #12]
 80083ce:	f7ff fee9 	bl	80081a4 <HAL_SPI_TxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80083d2:	bf00      	nop
 80083d4:	3710      	adds	r7, #16
 80083d6:	46bd      	mov	sp, r7
 80083d8:	bd80      	pop	{r7, pc}

080083da <SPI_DMAHalfReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80083da:	b580      	push	{r7, lr}
 80083dc:	b084      	sub	sp, #16
 80083de:	af00      	add	r7, sp, #0
 80083e0:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 80083e2:	687b      	ldr	r3, [r7, #4]
 80083e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80083e6:	60fb      	str	r3, [r7, #12]

  /* Call user Rx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxHalfCpltCallback(hspi);
#else
  HAL_SPI_RxHalfCpltCallback(hspi);
 80083e8:	68f8      	ldr	r0, [r7, #12]
 80083ea:	f7ff fee5 	bl	80081b8 <HAL_SPI_RxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80083ee:	bf00      	nop
 80083f0:	3710      	adds	r7, #16
 80083f2:	46bd      	mov	sp, r7
 80083f4:	bd80      	pop	{r7, pc}

080083f6 <SPI_DMAHalfTransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80083f6:	b580      	push	{r7, lr}
 80083f8:	b084      	sub	sp, #16
 80083fa:	af00      	add	r7, sp, #0
 80083fc:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 80083fe:	687b      	ldr	r3, [r7, #4]
 8008400:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008402:	60fb      	str	r3, [r7, #12]

  /* Call user TxRx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxRxHalfCpltCallback(hspi);
 8008404:	68f8      	ldr	r0, [r7, #12]
 8008406:	f7ff fee1 	bl	80081cc <HAL_SPI_TxRxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800840a:	bf00      	nop
 800840c:	3710      	adds	r7, #16
 800840e:	46bd      	mov	sp, r7
 8008410:	bd80      	pop	{r7, pc}

08008412 <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 8008412:	b580      	push	{r7, lr}
 8008414:	b084      	sub	sp, #16
 8008416:	af00      	add	r7, sp, #0
 8008418:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800841a:	687b      	ldr	r3, [r7, #4]
 800841c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800841e:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8008420:	68fb      	ldr	r3, [r7, #12]
 8008422:	681b      	ldr	r3, [r3, #0]
 8008424:	685a      	ldr	r2, [r3, #4]
 8008426:	68fb      	ldr	r3, [r7, #12]
 8008428:	681b      	ldr	r3, [r3, #0]
 800842a:	f022 0203 	bic.w	r2, r2, #3
 800842e:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8008430:	68fb      	ldr	r3, [r7, #12]
 8008432:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008434:	f043 0210 	orr.w	r2, r3, #16
 8008438:	68fb      	ldr	r3, [r7, #12]
 800843a:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State = HAL_SPI_STATE_READY;
 800843c:	68fb      	ldr	r3, [r7, #12]
 800843e:	2201      	movs	r2, #1
 8008440:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8008444:	68f8      	ldr	r0, [r7, #12]
 8008446:	f7fc fb29 	bl	8004a9c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800844a:	bf00      	nop
 800844c:	3710      	adds	r7, #16
 800844e:	46bd      	mov	sp, r7
 8008450:	bd80      	pop	{r7, pc}
	...

08008454 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8008454:	b580      	push	{r7, lr}
 8008456:	b088      	sub	sp, #32
 8008458:	af00      	add	r7, sp, #0
 800845a:	60f8      	str	r0, [r7, #12]
 800845c:	60b9      	str	r1, [r7, #8]
 800845e:	603b      	str	r3, [r7, #0]
 8008460:	4613      	mov	r3, r2
 8008462:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8008464:	f7fc fff6 	bl	8005454 <HAL_GetTick>
 8008468:	4602      	mov	r2, r0
 800846a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800846c:	1a9b      	subs	r3, r3, r2
 800846e:	683a      	ldr	r2, [r7, #0]
 8008470:	4413      	add	r3, r2
 8008472:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8008474:	f7fc ffee 	bl	8005454 <HAL_GetTick>
 8008478:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800847a:	4b39      	ldr	r3, [pc, #228]	; (8008560 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800847c:	681b      	ldr	r3, [r3, #0]
 800847e:	015b      	lsls	r3, r3, #5
 8008480:	0d1b      	lsrs	r3, r3, #20
 8008482:	69fa      	ldr	r2, [r7, #28]
 8008484:	fb02 f303 	mul.w	r3, r2, r3
 8008488:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800848a:	e054      	b.n	8008536 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800848c:	683b      	ldr	r3, [r7, #0]
 800848e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008492:	d050      	beq.n	8008536 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8008494:	f7fc ffde 	bl	8005454 <HAL_GetTick>
 8008498:	4602      	mov	r2, r0
 800849a:	69bb      	ldr	r3, [r7, #24]
 800849c:	1ad3      	subs	r3, r2, r3
 800849e:	69fa      	ldr	r2, [r7, #28]
 80084a0:	429a      	cmp	r2, r3
 80084a2:	d902      	bls.n	80084aa <SPI_WaitFlagStateUntilTimeout+0x56>
 80084a4:	69fb      	ldr	r3, [r7, #28]
 80084a6:	2b00      	cmp	r3, #0
 80084a8:	d13d      	bne.n	8008526 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80084aa:	68fb      	ldr	r3, [r7, #12]
 80084ac:	681b      	ldr	r3, [r3, #0]
 80084ae:	685a      	ldr	r2, [r3, #4]
 80084b0:	68fb      	ldr	r3, [r7, #12]
 80084b2:	681b      	ldr	r3, [r3, #0]
 80084b4:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80084b8:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80084ba:	68fb      	ldr	r3, [r7, #12]
 80084bc:	685b      	ldr	r3, [r3, #4]
 80084be:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80084c2:	d111      	bne.n	80084e8 <SPI_WaitFlagStateUntilTimeout+0x94>
 80084c4:	68fb      	ldr	r3, [r7, #12]
 80084c6:	689b      	ldr	r3, [r3, #8]
 80084c8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80084cc:	d004      	beq.n	80084d8 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80084ce:	68fb      	ldr	r3, [r7, #12]
 80084d0:	689b      	ldr	r3, [r3, #8]
 80084d2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80084d6:	d107      	bne.n	80084e8 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80084d8:	68fb      	ldr	r3, [r7, #12]
 80084da:	681b      	ldr	r3, [r3, #0]
 80084dc:	681a      	ldr	r2, [r3, #0]
 80084de:	68fb      	ldr	r3, [r7, #12]
 80084e0:	681b      	ldr	r3, [r3, #0]
 80084e2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80084e6:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80084e8:	68fb      	ldr	r3, [r7, #12]
 80084ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80084ec:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80084f0:	d10f      	bne.n	8008512 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80084f2:	68fb      	ldr	r3, [r7, #12]
 80084f4:	681b      	ldr	r3, [r3, #0]
 80084f6:	681a      	ldr	r2, [r3, #0]
 80084f8:	68fb      	ldr	r3, [r7, #12]
 80084fa:	681b      	ldr	r3, [r3, #0]
 80084fc:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8008500:	601a      	str	r2, [r3, #0]
 8008502:	68fb      	ldr	r3, [r7, #12]
 8008504:	681b      	ldr	r3, [r3, #0]
 8008506:	681a      	ldr	r2, [r3, #0]
 8008508:	68fb      	ldr	r3, [r7, #12]
 800850a:	681b      	ldr	r3, [r3, #0]
 800850c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8008510:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8008512:	68fb      	ldr	r3, [r7, #12]
 8008514:	2201      	movs	r2, #1
 8008516:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800851a:	68fb      	ldr	r3, [r7, #12]
 800851c:	2200      	movs	r2, #0
 800851e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8008522:	2303      	movs	r3, #3
 8008524:	e017      	b.n	8008556 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8008526:	697b      	ldr	r3, [r7, #20]
 8008528:	2b00      	cmp	r3, #0
 800852a:	d101      	bne.n	8008530 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800852c:	2300      	movs	r3, #0
 800852e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8008530:	697b      	ldr	r3, [r7, #20]
 8008532:	3b01      	subs	r3, #1
 8008534:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8008536:	68fb      	ldr	r3, [r7, #12]
 8008538:	681b      	ldr	r3, [r3, #0]
 800853a:	689a      	ldr	r2, [r3, #8]
 800853c:	68bb      	ldr	r3, [r7, #8]
 800853e:	4013      	ands	r3, r2
 8008540:	68ba      	ldr	r2, [r7, #8]
 8008542:	429a      	cmp	r2, r3
 8008544:	bf0c      	ite	eq
 8008546:	2301      	moveq	r3, #1
 8008548:	2300      	movne	r3, #0
 800854a:	b2db      	uxtb	r3, r3
 800854c:	461a      	mov	r2, r3
 800854e:	79fb      	ldrb	r3, [r7, #7]
 8008550:	429a      	cmp	r2, r3
 8008552:	d19b      	bne.n	800848c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8008554:	2300      	movs	r3, #0
}
 8008556:	4618      	mov	r0, r3
 8008558:	3720      	adds	r7, #32
 800855a:	46bd      	mov	sp, r7
 800855c:	bd80      	pop	{r7, pc}
 800855e:	bf00      	nop
 8008560:	20000028 	.word	0x20000028

08008564 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8008564:	b580      	push	{r7, lr}
 8008566:	b088      	sub	sp, #32
 8008568:	af00      	add	r7, sp, #0
 800856a:	60f8      	str	r0, [r7, #12]
 800856c:	60b9      	str	r1, [r7, #8]
 800856e:	607a      	str	r2, [r7, #4]
 8008570:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8008572:	f7fc ff6f 	bl	8005454 <HAL_GetTick>
 8008576:	4602      	mov	r2, r0
 8008578:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800857a:	1a9b      	subs	r3, r3, r2
 800857c:	683a      	ldr	r2, [r7, #0]
 800857e:	4413      	add	r3, r2
 8008580:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8008582:	f7fc ff67 	bl	8005454 <HAL_GetTick>
 8008586:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8008588:	4b3e      	ldr	r3, [pc, #248]	; (8008684 <SPI_WaitFifoStateUntilTimeout+0x120>)
 800858a:	681a      	ldr	r2, [r3, #0]
 800858c:	4613      	mov	r3, r2
 800858e:	009b      	lsls	r3, r3, #2
 8008590:	4413      	add	r3, r2
 8008592:	00da      	lsls	r2, r3, #3
 8008594:	1ad3      	subs	r3, r2, r3
 8008596:	0d1b      	lsrs	r3, r3, #20
 8008598:	69fa      	ldr	r2, [r7, #28]
 800859a:	fb02 f303 	mul.w	r3, r2, r3
 800859e:	613b      	str	r3, [r7, #16]

  while ((hspi->Instance->SR & Fifo) != State)
 80085a0:	e062      	b.n	8008668 <SPI_WaitFifoStateUntilTimeout+0x104>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 80085a2:	68bb      	ldr	r3, [r7, #8]
 80085a4:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 80085a8:	d109      	bne.n	80085be <SPI_WaitFifoStateUntilTimeout+0x5a>
 80085aa:	687b      	ldr	r3, [r7, #4]
 80085ac:	2b00      	cmp	r3, #0
 80085ae:	d106      	bne.n	80085be <SPI_WaitFifoStateUntilTimeout+0x5a>
    {
      /* Flush Data Register by a blank read */
      tmpreg = READ_REG(*((__IO uint8_t *)&hspi->Instance->DR));
 80085b0:	68fb      	ldr	r3, [r7, #12]
 80085b2:	681b      	ldr	r3, [r3, #0]
 80085b4:	330c      	adds	r3, #12
 80085b6:	781b      	ldrb	r3, [r3, #0]
 80085b8:	b2db      	uxtb	r3, r3
 80085ba:	617b      	str	r3, [r7, #20]
      /* To avoid GCC warning */
      UNUSED(tmpreg);
 80085bc:	697b      	ldr	r3, [r7, #20]
    }

    if (Timeout != HAL_MAX_DELAY)
 80085be:	683b      	ldr	r3, [r7, #0]
 80085c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80085c4:	d050      	beq.n	8008668 <SPI_WaitFifoStateUntilTimeout+0x104>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80085c6:	f7fc ff45 	bl	8005454 <HAL_GetTick>
 80085ca:	4602      	mov	r2, r0
 80085cc:	69bb      	ldr	r3, [r7, #24]
 80085ce:	1ad3      	subs	r3, r2, r3
 80085d0:	69fa      	ldr	r2, [r7, #28]
 80085d2:	429a      	cmp	r2, r3
 80085d4:	d902      	bls.n	80085dc <SPI_WaitFifoStateUntilTimeout+0x78>
 80085d6:	69fb      	ldr	r3, [r7, #28]
 80085d8:	2b00      	cmp	r3, #0
 80085da:	d13d      	bne.n	8008658 <SPI_WaitFifoStateUntilTimeout+0xf4>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80085dc:	68fb      	ldr	r3, [r7, #12]
 80085de:	681b      	ldr	r3, [r3, #0]
 80085e0:	685a      	ldr	r2, [r3, #4]
 80085e2:	68fb      	ldr	r3, [r7, #12]
 80085e4:	681b      	ldr	r3, [r3, #0]
 80085e6:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80085ea:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80085ec:	68fb      	ldr	r3, [r7, #12]
 80085ee:	685b      	ldr	r3, [r3, #4]
 80085f0:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80085f4:	d111      	bne.n	800861a <SPI_WaitFifoStateUntilTimeout+0xb6>
 80085f6:	68fb      	ldr	r3, [r7, #12]
 80085f8:	689b      	ldr	r3, [r3, #8]
 80085fa:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80085fe:	d004      	beq.n	800860a <SPI_WaitFifoStateUntilTimeout+0xa6>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8008600:	68fb      	ldr	r3, [r7, #12]
 8008602:	689b      	ldr	r3, [r3, #8]
 8008604:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008608:	d107      	bne.n	800861a <SPI_WaitFifoStateUntilTimeout+0xb6>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800860a:	68fb      	ldr	r3, [r7, #12]
 800860c:	681b      	ldr	r3, [r3, #0]
 800860e:	681a      	ldr	r2, [r3, #0]
 8008610:	68fb      	ldr	r3, [r7, #12]
 8008612:	681b      	ldr	r3, [r3, #0]
 8008614:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008618:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800861a:	68fb      	ldr	r3, [r7, #12]
 800861c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800861e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008622:	d10f      	bne.n	8008644 <SPI_WaitFifoStateUntilTimeout+0xe0>
        {
          SPI_RESET_CRC(hspi);
 8008624:	68fb      	ldr	r3, [r7, #12]
 8008626:	681b      	ldr	r3, [r3, #0]
 8008628:	681a      	ldr	r2, [r3, #0]
 800862a:	68fb      	ldr	r3, [r7, #12]
 800862c:	681b      	ldr	r3, [r3, #0]
 800862e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8008632:	601a      	str	r2, [r3, #0]
 8008634:	68fb      	ldr	r3, [r7, #12]
 8008636:	681b      	ldr	r3, [r3, #0]
 8008638:	681a      	ldr	r2, [r3, #0]
 800863a:	68fb      	ldr	r3, [r7, #12]
 800863c:	681b      	ldr	r3, [r3, #0]
 800863e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8008642:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8008644:	68fb      	ldr	r3, [r7, #12]
 8008646:	2201      	movs	r2, #1
 8008648:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800864c:	68fb      	ldr	r3, [r7, #12]
 800864e:	2200      	movs	r2, #0
 8008650:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8008654:	2303      	movs	r3, #3
 8008656:	e010      	b.n	800867a <SPI_WaitFifoStateUntilTimeout+0x116>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8008658:	693b      	ldr	r3, [r7, #16]
 800865a:	2b00      	cmp	r3, #0
 800865c:	d101      	bne.n	8008662 <SPI_WaitFifoStateUntilTimeout+0xfe>
      {
        tmp_timeout = 0U;
 800865e:	2300      	movs	r3, #0
 8008660:	61fb      	str	r3, [r7, #28]
      }      
      count--;
 8008662:	693b      	ldr	r3, [r7, #16]
 8008664:	3b01      	subs	r3, #1
 8008666:	613b      	str	r3, [r7, #16]
  while ((hspi->Instance->SR & Fifo) != State)
 8008668:	68fb      	ldr	r3, [r7, #12]
 800866a:	681b      	ldr	r3, [r3, #0]
 800866c:	689a      	ldr	r2, [r3, #8]
 800866e:	68bb      	ldr	r3, [r7, #8]
 8008670:	4013      	ands	r3, r2
 8008672:	687a      	ldr	r2, [r7, #4]
 8008674:	429a      	cmp	r2, r3
 8008676:	d194      	bne.n	80085a2 <SPI_WaitFifoStateUntilTimeout+0x3e>
    }
  }

  return HAL_OK;
 8008678:	2300      	movs	r3, #0
}
 800867a:	4618      	mov	r0, r3
 800867c:	3720      	adds	r7, #32
 800867e:	46bd      	mov	sp, r7
 8008680:	bd80      	pop	{r7, pc}
 8008682:	bf00      	nop
 8008684:	20000028 	.word	0x20000028

08008688 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8008688:	b580      	push	{r7, lr}
 800868a:	b086      	sub	sp, #24
 800868c:	af02      	add	r7, sp, #8
 800868e:	60f8      	str	r0, [r7, #12]
 8008690:	60b9      	str	r1, [r7, #8]
 8008692:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008694:	68fb      	ldr	r3, [r7, #12]
 8008696:	685b      	ldr	r3, [r3, #4]
 8008698:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800869c:	d111      	bne.n	80086c2 <SPI_EndRxTransaction+0x3a>
 800869e:	68fb      	ldr	r3, [r7, #12]
 80086a0:	689b      	ldr	r3, [r3, #8]
 80086a2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80086a6:	d004      	beq.n	80086b2 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80086a8:	68fb      	ldr	r3, [r7, #12]
 80086aa:	689b      	ldr	r3, [r3, #8]
 80086ac:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80086b0:	d107      	bne.n	80086c2 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 80086b2:	68fb      	ldr	r3, [r7, #12]
 80086b4:	681b      	ldr	r3, [r3, #0]
 80086b6:	681a      	ldr	r2, [r3, #0]
 80086b8:	68fb      	ldr	r3, [r7, #12]
 80086ba:	681b      	ldr	r3, [r3, #0]
 80086bc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80086c0:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80086c2:	687b      	ldr	r3, [r7, #4]
 80086c4:	9300      	str	r3, [sp, #0]
 80086c6:	68bb      	ldr	r3, [r7, #8]
 80086c8:	2200      	movs	r2, #0
 80086ca:	2180      	movs	r1, #128	; 0x80
 80086cc:	68f8      	ldr	r0, [r7, #12]
 80086ce:	f7ff fec1 	bl	8008454 <SPI_WaitFlagStateUntilTimeout>
 80086d2:	4603      	mov	r3, r0
 80086d4:	2b00      	cmp	r3, #0
 80086d6:	d007      	beq.n	80086e8 <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80086d8:	68fb      	ldr	r3, [r7, #12]
 80086da:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80086dc:	f043 0220 	orr.w	r2, r3, #32
 80086e0:	68fb      	ldr	r3, [r7, #12]
 80086e2:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80086e4:	2303      	movs	r3, #3
 80086e6:	e023      	b.n	8008730 <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80086e8:	68fb      	ldr	r3, [r7, #12]
 80086ea:	685b      	ldr	r3, [r3, #4]
 80086ec:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80086f0:	d11d      	bne.n	800872e <SPI_EndRxTransaction+0xa6>
 80086f2:	68fb      	ldr	r3, [r7, #12]
 80086f4:	689b      	ldr	r3, [r3, #8]
 80086f6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80086fa:	d004      	beq.n	8008706 <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80086fc:	68fb      	ldr	r3, [r7, #12]
 80086fe:	689b      	ldr	r3, [r3, #8]
 8008700:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008704:	d113      	bne.n	800872e <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8008706:	687b      	ldr	r3, [r7, #4]
 8008708:	9300      	str	r3, [sp, #0]
 800870a:	68bb      	ldr	r3, [r7, #8]
 800870c:	2200      	movs	r2, #0
 800870e:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8008712:	68f8      	ldr	r0, [r7, #12]
 8008714:	f7ff ff26 	bl	8008564 <SPI_WaitFifoStateUntilTimeout>
 8008718:	4603      	mov	r3, r0
 800871a:	2b00      	cmp	r3, #0
 800871c:	d007      	beq.n	800872e <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800871e:	68fb      	ldr	r3, [r7, #12]
 8008720:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008722:	f043 0220 	orr.w	r2, r3, #32
 8008726:	68fb      	ldr	r3, [r7, #12]
 8008728:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_TIMEOUT;
 800872a:	2303      	movs	r3, #3
 800872c:	e000      	b.n	8008730 <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 800872e:	2300      	movs	r3, #0
}
 8008730:	4618      	mov	r0, r3
 8008732:	3710      	adds	r7, #16
 8008734:	46bd      	mov	sp, r7
 8008736:	bd80      	pop	{r7, pc}

08008738 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8008738:	b580      	push	{r7, lr}
 800873a:	b086      	sub	sp, #24
 800873c:	af02      	add	r7, sp, #8
 800873e:	60f8      	str	r0, [r7, #12]
 8008740:	60b9      	str	r1, [r7, #8]
 8008742:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8008744:	687b      	ldr	r3, [r7, #4]
 8008746:	9300      	str	r3, [sp, #0]
 8008748:	68bb      	ldr	r3, [r7, #8]
 800874a:	2200      	movs	r2, #0
 800874c:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8008750:	68f8      	ldr	r0, [r7, #12]
 8008752:	f7ff ff07 	bl	8008564 <SPI_WaitFifoStateUntilTimeout>
 8008756:	4603      	mov	r3, r0
 8008758:	2b00      	cmp	r3, #0
 800875a:	d007      	beq.n	800876c <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800875c:	68fb      	ldr	r3, [r7, #12]
 800875e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008760:	f043 0220 	orr.w	r2, r3, #32
 8008764:	68fb      	ldr	r3, [r7, #12]
 8008766:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8008768:	2303      	movs	r3, #3
 800876a:	e027      	b.n	80087bc <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800876c:	687b      	ldr	r3, [r7, #4]
 800876e:	9300      	str	r3, [sp, #0]
 8008770:	68bb      	ldr	r3, [r7, #8]
 8008772:	2200      	movs	r2, #0
 8008774:	2180      	movs	r1, #128	; 0x80
 8008776:	68f8      	ldr	r0, [r7, #12]
 8008778:	f7ff fe6c 	bl	8008454 <SPI_WaitFlagStateUntilTimeout>
 800877c:	4603      	mov	r3, r0
 800877e:	2b00      	cmp	r3, #0
 8008780:	d007      	beq.n	8008792 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008782:	68fb      	ldr	r3, [r7, #12]
 8008784:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008786:	f043 0220 	orr.w	r2, r3, #32
 800878a:	68fb      	ldr	r3, [r7, #12]
 800878c:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800878e:	2303      	movs	r3, #3
 8008790:	e014      	b.n	80087bc <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8008792:	687b      	ldr	r3, [r7, #4]
 8008794:	9300      	str	r3, [sp, #0]
 8008796:	68bb      	ldr	r3, [r7, #8]
 8008798:	2200      	movs	r2, #0
 800879a:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 800879e:	68f8      	ldr	r0, [r7, #12]
 80087a0:	f7ff fee0 	bl	8008564 <SPI_WaitFifoStateUntilTimeout>
 80087a4:	4603      	mov	r3, r0
 80087a6:	2b00      	cmp	r3, #0
 80087a8:	d007      	beq.n	80087ba <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80087aa:	68fb      	ldr	r3, [r7, #12]
 80087ac:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80087ae:	f043 0220 	orr.w	r2, r3, #32
 80087b2:	68fb      	ldr	r3, [r7, #12]
 80087b4:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80087b6:	2303      	movs	r3, #3
 80087b8:	e000      	b.n	80087bc <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 80087ba:	2300      	movs	r3, #0
}
 80087bc:	4618      	mov	r0, r3
 80087be:	3710      	adds	r7, #16
 80087c0:	46bd      	mov	sp, r7
 80087c2:	bd80      	pop	{r7, pc}

080087c4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80087c4:	b580      	push	{r7, lr}
 80087c6:	b082      	sub	sp, #8
 80087c8:	af00      	add	r7, sp, #0
 80087ca:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80087cc:	687b      	ldr	r3, [r7, #4]
 80087ce:	2b00      	cmp	r3, #0
 80087d0:	d101      	bne.n	80087d6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80087d2:	2301      	movs	r3, #1
 80087d4:	e040      	b.n	8008858 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80087d6:	687b      	ldr	r3, [r7, #4]
 80087d8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80087da:	2b00      	cmp	r3, #0
 80087dc:	d106      	bne.n	80087ec <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80087de:	687b      	ldr	r3, [r7, #4]
 80087e0:	2200      	movs	r2, #0
 80087e2:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80087e6:	6878      	ldr	r0, [r7, #4]
 80087e8:	f7fc fb5a 	bl	8004ea0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80087ec:	687b      	ldr	r3, [r7, #4]
 80087ee:	2224      	movs	r2, #36	; 0x24
 80087f0:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 80087f2:	687b      	ldr	r3, [r7, #4]
 80087f4:	681b      	ldr	r3, [r3, #0]
 80087f6:	681a      	ldr	r2, [r3, #0]
 80087f8:	687b      	ldr	r3, [r7, #4]
 80087fa:	681b      	ldr	r3, [r3, #0]
 80087fc:	f022 0201 	bic.w	r2, r2, #1
 8008800:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8008802:	6878      	ldr	r0, [r7, #4]
 8008804:	f000 fb7e 	bl	8008f04 <UART_SetConfig>
 8008808:	4603      	mov	r3, r0
 800880a:	2b01      	cmp	r3, #1
 800880c:	d101      	bne.n	8008812 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 800880e:	2301      	movs	r3, #1
 8008810:	e022      	b.n	8008858 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8008812:	687b      	ldr	r3, [r7, #4]
 8008814:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008816:	2b00      	cmp	r3, #0
 8008818:	d002      	beq.n	8008820 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 800881a:	6878      	ldr	r0, [r7, #4]
 800881c:	f000 fdce 	bl	80093bc <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008820:	687b      	ldr	r3, [r7, #4]
 8008822:	681b      	ldr	r3, [r3, #0]
 8008824:	685a      	ldr	r2, [r3, #4]
 8008826:	687b      	ldr	r3, [r7, #4]
 8008828:	681b      	ldr	r3, [r3, #0]
 800882a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800882e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008830:	687b      	ldr	r3, [r7, #4]
 8008832:	681b      	ldr	r3, [r3, #0]
 8008834:	689a      	ldr	r2, [r3, #8]
 8008836:	687b      	ldr	r3, [r7, #4]
 8008838:	681b      	ldr	r3, [r3, #0]
 800883a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800883e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8008840:	687b      	ldr	r3, [r7, #4]
 8008842:	681b      	ldr	r3, [r3, #0]
 8008844:	681a      	ldr	r2, [r3, #0]
 8008846:	687b      	ldr	r3, [r7, #4]
 8008848:	681b      	ldr	r3, [r3, #0]
 800884a:	f042 0201 	orr.w	r2, r2, #1
 800884e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8008850:	6878      	ldr	r0, [r7, #4]
 8008852:	f000 fe55 	bl	8009500 <UART_CheckIdleState>
 8008856:	4603      	mov	r3, r0
}
 8008858:	4618      	mov	r0, r3
 800885a:	3708      	adds	r7, #8
 800885c:	46bd      	mov	sp, r7
 800885e:	bd80      	pop	{r7, pc}

08008860 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008860:	b580      	push	{r7, lr}
 8008862:	b084      	sub	sp, #16
 8008864:	af00      	add	r7, sp, #0
 8008866:	60f8      	str	r0, [r7, #12]
 8008868:	60b9      	str	r1, [r7, #8]
 800886a:	4613      	mov	r3, r2
 800886c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800886e:	68fb      	ldr	r3, [r7, #12]
 8008870:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8008872:	2b20      	cmp	r3, #32
 8008874:	d166      	bne.n	8008944 <HAL_UART_Transmit_DMA+0xe4>
  {
    if ((pData == NULL) || (Size == 0U))
 8008876:	68bb      	ldr	r3, [r7, #8]
 8008878:	2b00      	cmp	r3, #0
 800887a:	d002      	beq.n	8008882 <HAL_UART_Transmit_DMA+0x22>
 800887c:	88fb      	ldrh	r3, [r7, #6]
 800887e:	2b00      	cmp	r3, #0
 8008880:	d101      	bne.n	8008886 <HAL_UART_Transmit_DMA+0x26>
    {
      return HAL_ERROR;
 8008882:	2301      	movs	r3, #1
 8008884:	e05f      	b.n	8008946 <HAL_UART_Transmit_DMA+0xe6>
    }

    __HAL_LOCK(huart);
 8008886:	68fb      	ldr	r3, [r7, #12]
 8008888:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 800888c:	2b01      	cmp	r3, #1
 800888e:	d101      	bne.n	8008894 <HAL_UART_Transmit_DMA+0x34>
 8008890:	2302      	movs	r3, #2
 8008892:	e058      	b.n	8008946 <HAL_UART_Transmit_DMA+0xe6>
 8008894:	68fb      	ldr	r3, [r7, #12]
 8008896:	2201      	movs	r2, #1
 8008898:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->pTxBuffPtr  = pData;
 800889c:	68fb      	ldr	r3, [r7, #12]
 800889e:	68ba      	ldr	r2, [r7, #8]
 80088a0:	64da      	str	r2, [r3, #76]	; 0x4c
    huart->TxXferSize  = Size;
 80088a2:	68fb      	ldr	r3, [r7, #12]
 80088a4:	88fa      	ldrh	r2, [r7, #6]
 80088a6:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 80088aa:	68fb      	ldr	r3, [r7, #12]
 80088ac:	88fa      	ldrh	r2, [r7, #6]
 80088ae:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80088b2:	68fb      	ldr	r3, [r7, #12]
 80088b4:	2200      	movs	r2, #0
 80088b6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80088ba:	68fb      	ldr	r3, [r7, #12]
 80088bc:	2221      	movs	r2, #33	; 0x21
 80088be:	679a      	str	r2, [r3, #120]	; 0x78

    if (huart->hdmatx != NULL)
 80088c0:	68fb      	ldr	r3, [r7, #12]
 80088c2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80088c4:	2b00      	cmp	r3, #0
 80088c6:	d02b      	beq.n	8008920 <HAL_UART_Transmit_DMA+0xc0>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 80088c8:	68fb      	ldr	r3, [r7, #12]
 80088ca:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80088cc:	4a20      	ldr	r2, [pc, #128]	; (8008950 <HAL_UART_Transmit_DMA+0xf0>)
 80088ce:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 80088d0:	68fb      	ldr	r3, [r7, #12]
 80088d2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80088d4:	4a1f      	ldr	r2, [pc, #124]	; (8008954 <HAL_UART_Transmit_DMA+0xf4>)
 80088d6:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 80088d8:	68fb      	ldr	r3, [r7, #12]
 80088da:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80088dc:	4a1e      	ldr	r2, [pc, #120]	; (8008958 <HAL_UART_Transmit_DMA+0xf8>)
 80088de:	635a      	str	r2, [r3, #52]	; 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 80088e0:	68fb      	ldr	r3, [r7, #12]
 80088e2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80088e4:	2200      	movs	r2, #0
 80088e6:	639a      	str	r2, [r3, #56]	; 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 80088e8:	68fb      	ldr	r3, [r7, #12]
 80088ea:	6ed8      	ldr	r0, [r3, #108]	; 0x6c
 80088ec:	68fb      	ldr	r3, [r7, #12]
 80088ee:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80088f0:	4619      	mov	r1, r3
 80088f2:	68fb      	ldr	r3, [r7, #12]
 80088f4:	681b      	ldr	r3, [r3, #0]
 80088f6:	3328      	adds	r3, #40	; 0x28
 80088f8:	461a      	mov	r2, r3
 80088fa:	88fb      	ldrh	r3, [r7, #6]
 80088fc:	f7fc ffc8 	bl	8005890 <HAL_DMA_Start_IT>
 8008900:	4603      	mov	r3, r0
 8008902:	2b00      	cmp	r3, #0
 8008904:	d00c      	beq.n	8008920 <HAL_UART_Transmit_DMA+0xc0>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 8008906:	68fb      	ldr	r3, [r7, #12]
 8008908:	2210      	movs	r2, #16
 800890a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

        __HAL_UNLOCK(huart);
 800890e:	68fb      	ldr	r3, [r7, #12]
 8008910:	2200      	movs	r2, #0
 8008912:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 8008916:	68fb      	ldr	r3, [r7, #12]
 8008918:	2220      	movs	r2, #32
 800891a:	679a      	str	r2, [r3, #120]	; 0x78

        return HAL_ERROR;
 800891c:	2301      	movs	r3, #1
 800891e:	e012      	b.n	8008946 <HAL_UART_Transmit_DMA+0xe6>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 8008920:	68fb      	ldr	r3, [r7, #12]
 8008922:	681b      	ldr	r3, [r3, #0]
 8008924:	2240      	movs	r2, #64	; 0x40
 8008926:	621a      	str	r2, [r3, #32]

    __HAL_UNLOCK(huart);
 8008928:	68fb      	ldr	r3, [r7, #12]
 800892a:	2200      	movs	r2, #0
 800892c:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8008930:	68fb      	ldr	r3, [r7, #12]
 8008932:	681b      	ldr	r3, [r3, #0]
 8008934:	689a      	ldr	r2, [r3, #8]
 8008936:	68fb      	ldr	r3, [r7, #12]
 8008938:	681b      	ldr	r3, [r3, #0]
 800893a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800893e:	609a      	str	r2, [r3, #8]

    return HAL_OK;
 8008940:	2300      	movs	r3, #0
 8008942:	e000      	b.n	8008946 <HAL_UART_Transmit_DMA+0xe6>
  }
  else
  {
    return HAL_BUSY;
 8008944:	2302      	movs	r3, #2
  }
}
 8008946:	4618      	mov	r0, r3
 8008948:	3710      	adds	r7, #16
 800894a:	46bd      	mov	sp, r7
 800894c:	bd80      	pop	{r7, pc}
 800894e:	bf00      	nop
 8008950:	080097ed 	.word	0x080097ed
 8008954:	08009841 	.word	0x08009841
 8008958:	0800992d 	.word	0x0800992d

0800895c <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800895c:	b580      	push	{r7, lr}
 800895e:	b084      	sub	sp, #16
 8008960:	af00      	add	r7, sp, #0
 8008962:	60f8      	str	r0, [r7, #12]
 8008964:	60b9      	str	r1, [r7, #8]
 8008966:	4613      	mov	r3, r2
 8008968:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800896a:	68fb      	ldr	r3, [r7, #12]
 800896c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800896e:	2b20      	cmp	r3, #32
 8008970:	d131      	bne.n	80089d6 <HAL_UART_Receive_DMA+0x7a>
  {
    if ((pData == NULL) || (Size == 0U))
 8008972:	68bb      	ldr	r3, [r7, #8]
 8008974:	2b00      	cmp	r3, #0
 8008976:	d002      	beq.n	800897e <HAL_UART_Receive_DMA+0x22>
 8008978:	88fb      	ldrh	r3, [r7, #6]
 800897a:	2b00      	cmp	r3, #0
 800897c:	d101      	bne.n	8008982 <HAL_UART_Receive_DMA+0x26>
    {
      return HAL_ERROR;
 800897e:	2301      	movs	r3, #1
 8008980:	e02a      	b.n	80089d8 <HAL_UART_Receive_DMA+0x7c>
    }

    __HAL_LOCK(huart);
 8008982:	68fb      	ldr	r3, [r7, #12]
 8008984:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8008988:	2b01      	cmp	r3, #1
 800898a:	d101      	bne.n	8008990 <HAL_UART_Receive_DMA+0x34>
 800898c:	2302      	movs	r3, #2
 800898e:	e023      	b.n	80089d8 <HAL_UART_Receive_DMA+0x7c>
 8008990:	68fb      	ldr	r3, [r7, #12]
 8008992:	2201      	movs	r2, #1
 8008994:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008998:	68fb      	ldr	r3, [r7, #12]
 800899a:	2200      	movs	r2, #0
 800899c:	661a      	str	r2, [r3, #96]	; 0x60

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800899e:	68fb      	ldr	r3, [r7, #12]
 80089a0:	681b      	ldr	r3, [r3, #0]
 80089a2:	4a0f      	ldr	r2, [pc, #60]	; (80089e0 <HAL_UART_Receive_DMA+0x84>)
 80089a4:	4293      	cmp	r3, r2
 80089a6:	d00e      	beq.n	80089c6 <HAL_UART_Receive_DMA+0x6a>
    {
      /* Check that USART RTOEN bit is set */
      if(READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80089a8:	68fb      	ldr	r3, [r7, #12]
 80089aa:	681b      	ldr	r3, [r3, #0]
 80089ac:	685b      	ldr	r3, [r3, #4]
 80089ae:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80089b2:	2b00      	cmp	r3, #0
 80089b4:	d007      	beq.n	80089c6 <HAL_UART_Receive_DMA+0x6a>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80089b6:	68fb      	ldr	r3, [r7, #12]
 80089b8:	681b      	ldr	r3, [r3, #0]
 80089ba:	681a      	ldr	r2, [r3, #0]
 80089bc:	68fb      	ldr	r3, [r7, #12]
 80089be:	681b      	ldr	r3, [r3, #0]
 80089c0:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 80089c4:	601a      	str	r2, [r3, #0]
      }
    }

    return(UART_Start_Receive_DMA(huart, pData, Size));
 80089c6:	88fb      	ldrh	r3, [r7, #6]
 80089c8:	461a      	mov	r2, r3
 80089ca:	68b9      	ldr	r1, [r7, #8]
 80089cc:	68f8      	ldr	r0, [r7, #12]
 80089ce:	f000 fe5d 	bl	800968c <UART_Start_Receive_DMA>
 80089d2:	4603      	mov	r3, r0
 80089d4:	e000      	b.n	80089d8 <HAL_UART_Receive_DMA+0x7c>
  }
  else
  {
    return HAL_BUSY;
 80089d6:	2302      	movs	r3, #2
  }
}
 80089d8:	4618      	mov	r0, r3
 80089da:	3710      	adds	r7, #16
 80089dc:	46bd      	mov	sp, r7
 80089de:	bd80      	pop	{r7, pc}
 80089e0:	40008000 	.word	0x40008000

080089e4 <HAL_UART_DMAStop>:
  * @brief Stop the DMA Transfer.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAStop(UART_HandleTypeDef *huart)
{
 80089e4:	b580      	push	{r7, lr}
 80089e6:	b084      	sub	sp, #16
 80089e8:	af00      	add	r7, sp, #0
 80089ea:	6078      	str	r0, [r7, #4]
     HAL_UART_TxHalfCpltCallback / HAL_UART_RxHalfCpltCallback:
     indeed, when HAL_DMA_Abort() API is called, the DMA TX/RX Transfer or Half Transfer complete
     interrupt is generated if the DMA transfer interruption occurs at the middle or at the end of
     the stream and the corresponding call back is executed. */

  const HAL_UART_StateTypeDef gstate = huart->gState;
 80089ec:	687b      	ldr	r3, [r7, #4]
 80089ee:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80089f0:	60fb      	str	r3, [r7, #12]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 80089f2:	687b      	ldr	r3, [r7, #4]
 80089f4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80089f6:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 80089f8:	687b      	ldr	r3, [r7, #4]
 80089fa:	681b      	ldr	r3, [r3, #0]
 80089fc:	689b      	ldr	r3, [r3, #8]
 80089fe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008a02:	2b80      	cmp	r3, #128	; 0x80
 8008a04:	d127      	bne.n	8008a56 <HAL_UART_DMAStop+0x72>
 8008a06:	68fb      	ldr	r3, [r7, #12]
 8008a08:	2b21      	cmp	r3, #33	; 0x21
 8008a0a:	d124      	bne.n	8008a56 <HAL_UART_DMAStop+0x72>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8008a0c:	687b      	ldr	r3, [r7, #4]
 8008a0e:	681b      	ldr	r3, [r3, #0]
 8008a10:	689a      	ldr	r2, [r3, #8]
 8008a12:	687b      	ldr	r3, [r7, #4]
 8008a14:	681b      	ldr	r3, [r3, #0]
 8008a16:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8008a1a:	609a      	str	r2, [r3, #8]

    /* Abort the UART DMA Tx channel */
    if (huart->hdmatx != NULL)
 8008a1c:	687b      	ldr	r3, [r7, #4]
 8008a1e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008a20:	2b00      	cmp	r3, #0
 8008a22:	d015      	beq.n	8008a50 <HAL_UART_DMAStop+0x6c>
    {
      if (HAL_DMA_Abort(huart->hdmatx) != HAL_OK)
 8008a24:	687b      	ldr	r3, [r7, #4]
 8008a26:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008a28:	4618      	mov	r0, r3
 8008a2a:	f7fc ff91 	bl	8005950 <HAL_DMA_Abort>
 8008a2e:	4603      	mov	r3, r0
 8008a30:	2b00      	cmp	r3, #0
 8008a32:	d00d      	beq.n	8008a50 <HAL_UART_DMAStop+0x6c>
      {
        if (HAL_DMA_GetError(huart->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
 8008a34:	687b      	ldr	r3, [r7, #4]
 8008a36:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008a38:	4618      	mov	r0, r3
 8008a3a:	f7fd f8b7 	bl	8005bac <HAL_DMA_GetError>
 8008a3e:	4603      	mov	r3, r0
 8008a40:	2b20      	cmp	r3, #32
 8008a42:	d105      	bne.n	8008a50 <HAL_UART_DMAStop+0x6c>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 8008a44:	687b      	ldr	r3, [r7, #4]
 8008a46:	2210      	movs	r2, #16
 8008a48:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 8008a4c:	2303      	movs	r3, #3
 8008a4e:	e032      	b.n	8008ab6 <HAL_UART_DMAStop+0xd2>
        }
      }
    }

    UART_EndTxTransfer(huart);
 8008a50:	6878      	ldr	r0, [r7, #4]
 8008a52:	f000 fe87 	bl	8009764 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8008a56:	687b      	ldr	r3, [r7, #4]
 8008a58:	681b      	ldr	r3, [r3, #0]
 8008a5a:	689b      	ldr	r3, [r3, #8]
 8008a5c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008a60:	2b40      	cmp	r3, #64	; 0x40
 8008a62:	d127      	bne.n	8008ab4 <HAL_UART_DMAStop+0xd0>
 8008a64:	68bb      	ldr	r3, [r7, #8]
 8008a66:	2b22      	cmp	r3, #34	; 0x22
 8008a68:	d124      	bne.n	8008ab4 <HAL_UART_DMAStop+0xd0>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008a6a:	687b      	ldr	r3, [r7, #4]
 8008a6c:	681b      	ldr	r3, [r3, #0]
 8008a6e:	689a      	ldr	r2, [r3, #8]
 8008a70:	687b      	ldr	r3, [r7, #4]
 8008a72:	681b      	ldr	r3, [r3, #0]
 8008a74:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008a78:	609a      	str	r2, [r3, #8]

    /* Abort the UART DMA Rx channel */
    if (huart->hdmarx != NULL)
 8008a7a:	687b      	ldr	r3, [r7, #4]
 8008a7c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008a7e:	2b00      	cmp	r3, #0
 8008a80:	d015      	beq.n	8008aae <HAL_UART_DMAStop+0xca>
    {
      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 8008a82:	687b      	ldr	r3, [r7, #4]
 8008a84:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008a86:	4618      	mov	r0, r3
 8008a88:	f7fc ff62 	bl	8005950 <HAL_DMA_Abort>
 8008a8c:	4603      	mov	r3, r0
 8008a8e:	2b00      	cmp	r3, #0
 8008a90:	d00d      	beq.n	8008aae <HAL_UART_DMAStop+0xca>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 8008a92:	687b      	ldr	r3, [r7, #4]
 8008a94:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008a96:	4618      	mov	r0, r3
 8008a98:	f7fd f888 	bl	8005bac <HAL_DMA_GetError>
 8008a9c:	4603      	mov	r3, r0
 8008a9e:	2b20      	cmp	r3, #32
 8008aa0:	d105      	bne.n	8008aae <HAL_UART_DMAStop+0xca>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 8008aa2:	687b      	ldr	r3, [r7, #4]
 8008aa4:	2210      	movs	r2, #16
 8008aa6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 8008aaa:	2303      	movs	r3, #3
 8008aac:	e003      	b.n	8008ab6 <HAL_UART_DMAStop+0xd2>
        }
      }
    }

    UART_EndRxTransfer(huart);
 8008aae:	6878      	ldr	r0, [r7, #4]
 8008ab0:	f000 fe6d 	bl	800978e <UART_EndRxTransfer>
  }

  return HAL_OK;
 8008ab4:	2300      	movs	r3, #0
}
 8008ab6:	4618      	mov	r0, r3
 8008ab8:	3710      	adds	r7, #16
 8008aba:	46bd      	mov	sp, r7
 8008abc:	bd80      	pop	{r7, pc}
	...

08008ac0 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8008ac0:	b580      	push	{r7, lr}
 8008ac2:	b088      	sub	sp, #32
 8008ac4:	af00      	add	r7, sp, #0
 8008ac6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8008ac8:	687b      	ldr	r3, [r7, #4]
 8008aca:	681b      	ldr	r3, [r3, #0]
 8008acc:	69db      	ldr	r3, [r3, #28]
 8008ace:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8008ad0:	687b      	ldr	r3, [r7, #4]
 8008ad2:	681b      	ldr	r3, [r3, #0]
 8008ad4:	681b      	ldr	r3, [r3, #0]
 8008ad6:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8008ad8:	687b      	ldr	r3, [r7, #4]
 8008ada:	681b      	ldr	r3, [r3, #0]
 8008adc:	689b      	ldr	r3, [r3, #8]
 8008ade:	617b      	str	r3, [r7, #20]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8008ae0:	69fa      	ldr	r2, [r7, #28]
 8008ae2:	f640 030f 	movw	r3, #2063	; 0x80f
 8008ae6:	4013      	ands	r3, r2
 8008ae8:	613b      	str	r3, [r7, #16]
  if (errorflags == 0U)
 8008aea:	693b      	ldr	r3, [r7, #16]
 8008aec:	2b00      	cmp	r3, #0
 8008aee:	d113      	bne.n	8008b18 <HAL_UART_IRQHandler+0x58>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8008af0:	69fb      	ldr	r3, [r7, #28]
 8008af2:	f003 0320 	and.w	r3, r3, #32
 8008af6:	2b00      	cmp	r3, #0
 8008af8:	d00e      	beq.n	8008b18 <HAL_UART_IRQHandler+0x58>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8008afa:	69bb      	ldr	r3, [r7, #24]
 8008afc:	f003 0320 	and.w	r3, r3, #32
 8008b00:	2b00      	cmp	r3, #0
 8008b02:	d009      	beq.n	8008b18 <HAL_UART_IRQHandler+0x58>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 8008b04:	687b      	ldr	r3, [r7, #4]
 8008b06:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008b08:	2b00      	cmp	r3, #0
 8008b0a:	f000 81ce 	beq.w	8008eaa <HAL_UART_IRQHandler+0x3ea>
      {
        huart->RxISR(huart);
 8008b0e:	687b      	ldr	r3, [r7, #4]
 8008b10:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008b12:	6878      	ldr	r0, [r7, #4]
 8008b14:	4798      	blx	r3
      }
      return;
 8008b16:	e1c8      	b.n	8008eaa <HAL_UART_IRQHandler+0x3ea>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 8008b18:	693b      	ldr	r3, [r7, #16]
 8008b1a:	2b00      	cmp	r3, #0
 8008b1c:	f000 80e3 	beq.w	8008ce6 <HAL_UART_IRQHandler+0x226>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8008b20:	697b      	ldr	r3, [r7, #20]
 8008b22:	f003 0301 	and.w	r3, r3, #1
 8008b26:	2b00      	cmp	r3, #0
 8008b28:	d105      	bne.n	8008b36 <HAL_UART_IRQHandler+0x76>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8008b2a:	69ba      	ldr	r2, [r7, #24]
 8008b2c:	4ba6      	ldr	r3, [pc, #664]	; (8008dc8 <HAL_UART_IRQHandler+0x308>)
 8008b2e:	4013      	ands	r3, r2
 8008b30:	2b00      	cmp	r3, #0
 8008b32:	f000 80d8 	beq.w	8008ce6 <HAL_UART_IRQHandler+0x226>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8008b36:	69fb      	ldr	r3, [r7, #28]
 8008b38:	f003 0301 	and.w	r3, r3, #1
 8008b3c:	2b00      	cmp	r3, #0
 8008b3e:	d010      	beq.n	8008b62 <HAL_UART_IRQHandler+0xa2>
 8008b40:	69bb      	ldr	r3, [r7, #24]
 8008b42:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008b46:	2b00      	cmp	r3, #0
 8008b48:	d00b      	beq.n	8008b62 <HAL_UART_IRQHandler+0xa2>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8008b4a:	687b      	ldr	r3, [r7, #4]
 8008b4c:	681b      	ldr	r3, [r3, #0]
 8008b4e:	2201      	movs	r2, #1
 8008b50:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008b52:	687b      	ldr	r3, [r7, #4]
 8008b54:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8008b58:	f043 0201 	orr.w	r2, r3, #1
 8008b5c:	687b      	ldr	r3, [r7, #4]
 8008b5e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008b62:	69fb      	ldr	r3, [r7, #28]
 8008b64:	f003 0302 	and.w	r3, r3, #2
 8008b68:	2b00      	cmp	r3, #0
 8008b6a:	d010      	beq.n	8008b8e <HAL_UART_IRQHandler+0xce>
 8008b6c:	697b      	ldr	r3, [r7, #20]
 8008b6e:	f003 0301 	and.w	r3, r3, #1
 8008b72:	2b00      	cmp	r3, #0
 8008b74:	d00b      	beq.n	8008b8e <HAL_UART_IRQHandler+0xce>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8008b76:	687b      	ldr	r3, [r7, #4]
 8008b78:	681b      	ldr	r3, [r3, #0]
 8008b7a:	2202      	movs	r2, #2
 8008b7c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008b7e:	687b      	ldr	r3, [r7, #4]
 8008b80:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8008b84:	f043 0204 	orr.w	r2, r3, #4
 8008b88:	687b      	ldr	r3, [r7, #4]
 8008b8a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008b8e:	69fb      	ldr	r3, [r7, #28]
 8008b90:	f003 0304 	and.w	r3, r3, #4
 8008b94:	2b00      	cmp	r3, #0
 8008b96:	d010      	beq.n	8008bba <HAL_UART_IRQHandler+0xfa>
 8008b98:	697b      	ldr	r3, [r7, #20]
 8008b9a:	f003 0301 	and.w	r3, r3, #1
 8008b9e:	2b00      	cmp	r3, #0
 8008ba0:	d00b      	beq.n	8008bba <HAL_UART_IRQHandler+0xfa>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8008ba2:	687b      	ldr	r3, [r7, #4]
 8008ba4:	681b      	ldr	r3, [r3, #0]
 8008ba6:	2204      	movs	r2, #4
 8008ba8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008baa:	687b      	ldr	r3, [r7, #4]
 8008bac:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8008bb0:	f043 0202 	orr.w	r2, r3, #2
 8008bb4:	687b      	ldr	r3, [r7, #4]
 8008bb6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 8008bba:	69fb      	ldr	r3, [r7, #28]
 8008bbc:	f003 0308 	and.w	r3, r3, #8
 8008bc0:	2b00      	cmp	r3, #0
 8008bc2:	d015      	beq.n	8008bf0 <HAL_UART_IRQHandler+0x130>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8008bc4:	69bb      	ldr	r3, [r7, #24]
 8008bc6:	f003 0320 	and.w	r3, r3, #32
 8008bca:	2b00      	cmp	r3, #0
 8008bcc:	d104      	bne.n	8008bd8 <HAL_UART_IRQHandler+0x118>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8008bce:	697b      	ldr	r3, [r7, #20]
 8008bd0:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8008bd4:	2b00      	cmp	r3, #0
 8008bd6:	d00b      	beq.n	8008bf0 <HAL_UART_IRQHandler+0x130>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008bd8:	687b      	ldr	r3, [r7, #4]
 8008bda:	681b      	ldr	r3, [r3, #0]
 8008bdc:	2208      	movs	r2, #8
 8008bde:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8008be0:	687b      	ldr	r3, [r7, #4]
 8008be2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8008be6:	f043 0208 	orr.w	r2, r3, #8
 8008bea:	687b      	ldr	r3, [r7, #4]
 8008bec:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8008bf0:	69fb      	ldr	r3, [r7, #28]
 8008bf2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008bf6:	2b00      	cmp	r3, #0
 8008bf8:	d011      	beq.n	8008c1e <HAL_UART_IRQHandler+0x15e>
 8008bfa:	69bb      	ldr	r3, [r7, #24]
 8008bfc:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8008c00:	2b00      	cmp	r3, #0
 8008c02:	d00c      	beq.n	8008c1e <HAL_UART_IRQHandler+0x15e>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008c04:	687b      	ldr	r3, [r7, #4]
 8008c06:	681b      	ldr	r3, [r3, #0]
 8008c08:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8008c0c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8008c0e:	687b      	ldr	r3, [r7, #4]
 8008c10:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8008c14:	f043 0220 	orr.w	r2, r3, #32
 8008c18:	687b      	ldr	r3, [r7, #4]
 8008c1a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8008c1e:	687b      	ldr	r3, [r7, #4]
 8008c20:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8008c24:	2b00      	cmp	r3, #0
 8008c26:	f000 8142 	beq.w	8008eae <HAL_UART_IRQHandler+0x3ee>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8008c2a:	69fb      	ldr	r3, [r7, #28]
 8008c2c:	f003 0320 	and.w	r3, r3, #32
 8008c30:	2b00      	cmp	r3, #0
 8008c32:	d00c      	beq.n	8008c4e <HAL_UART_IRQHandler+0x18e>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8008c34:	69bb      	ldr	r3, [r7, #24]
 8008c36:	f003 0320 	and.w	r3, r3, #32
 8008c3a:	2b00      	cmp	r3, #0
 8008c3c:	d007      	beq.n	8008c4e <HAL_UART_IRQHandler+0x18e>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 8008c3e:	687b      	ldr	r3, [r7, #4]
 8008c40:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008c42:	2b00      	cmp	r3, #0
 8008c44:	d003      	beq.n	8008c4e <HAL_UART_IRQHandler+0x18e>
        {
          huart->RxISR(huart);
 8008c46:	687b      	ldr	r3, [r7, #4]
 8008c48:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008c4a:	6878      	ldr	r0, [r7, #4]
 8008c4c:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8008c4e:	687b      	ldr	r3, [r7, #4]
 8008c50:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8008c54:	60fb      	str	r3, [r7, #12]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8008c56:	687b      	ldr	r3, [r7, #4]
 8008c58:	681b      	ldr	r3, [r3, #0]
 8008c5a:	689b      	ldr	r3, [r3, #8]
 8008c5c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008c60:	2b40      	cmp	r3, #64	; 0x40
 8008c62:	d004      	beq.n	8008c6e <HAL_UART_IRQHandler+0x1ae>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8008c64:	68fb      	ldr	r3, [r7, #12]
 8008c66:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8008c6a:	2b00      	cmp	r3, #0
 8008c6c:	d031      	beq.n	8008cd2 <HAL_UART_IRQHandler+0x212>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8008c6e:	6878      	ldr	r0, [r7, #4]
 8008c70:	f000 fd8d 	bl	800978e <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008c74:	687b      	ldr	r3, [r7, #4]
 8008c76:	681b      	ldr	r3, [r3, #0]
 8008c78:	689b      	ldr	r3, [r3, #8]
 8008c7a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008c7e:	2b40      	cmp	r3, #64	; 0x40
 8008c80:	d123      	bne.n	8008cca <HAL_UART_IRQHandler+0x20a>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008c82:	687b      	ldr	r3, [r7, #4]
 8008c84:	681b      	ldr	r3, [r3, #0]
 8008c86:	689a      	ldr	r2, [r3, #8]
 8008c88:	687b      	ldr	r3, [r7, #4]
 8008c8a:	681b      	ldr	r3, [r3, #0]
 8008c8c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008c90:	609a      	str	r2, [r3, #8]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8008c92:	687b      	ldr	r3, [r7, #4]
 8008c94:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008c96:	2b00      	cmp	r3, #0
 8008c98:	d013      	beq.n	8008cc2 <HAL_UART_IRQHandler+0x202>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8008c9a:	687b      	ldr	r3, [r7, #4]
 8008c9c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008c9e:	4a4b      	ldr	r2, [pc, #300]	; (8008dcc <HAL_UART_IRQHandler+0x30c>)
 8008ca0:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8008ca2:	687b      	ldr	r3, [r7, #4]
 8008ca4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008ca6:	4618      	mov	r0, r3
 8008ca8:	f7fc fe90 	bl	80059cc <HAL_DMA_Abort_IT>
 8008cac:	4603      	mov	r3, r0
 8008cae:	2b00      	cmp	r3, #0
 8008cb0:	d017      	beq.n	8008ce2 <HAL_UART_IRQHandler+0x222>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8008cb2:	687b      	ldr	r3, [r7, #4]
 8008cb4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008cb6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008cb8:	687a      	ldr	r2, [r7, #4]
 8008cba:	6f12      	ldr	r2, [r2, #112]	; 0x70
 8008cbc:	4610      	mov	r0, r2
 8008cbe:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008cc0:	e00f      	b.n	8008ce2 <HAL_UART_IRQHandler+0x222>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8008cc2:	6878      	ldr	r0, [r7, #4]
 8008cc4:	f7fc fa72 	bl	80051ac <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008cc8:	e00b      	b.n	8008ce2 <HAL_UART_IRQHandler+0x222>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008cca:	6878      	ldr	r0, [r7, #4]
 8008ccc:	f7fc fa6e 	bl	80051ac <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008cd0:	e007      	b.n	8008ce2 <HAL_UART_IRQHandler+0x222>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8008cd2:	6878      	ldr	r0, [r7, #4]
 8008cd4:	f7fc fa6a 	bl	80051ac <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008cd8:	687b      	ldr	r3, [r7, #4]
 8008cda:	2200      	movs	r2, #0
 8008cdc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
      }
    }
    return;
 8008ce0:	e0e5      	b.n	8008eae <HAL_UART_IRQHandler+0x3ee>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008ce2:	bf00      	nop
    return;
 8008ce4:	e0e3      	b.n	8008eae <HAL_UART_IRQHandler+0x3ee>

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008ce6:	687b      	ldr	r3, [r7, #4]
 8008ce8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008cea:	2b01      	cmp	r3, #1
 8008cec:	f040 80a9 	bne.w	8008e42 <HAL_UART_IRQHandler+0x382>
      &&((isrflags & USART_ISR_IDLE) != 0U)
 8008cf0:	69fb      	ldr	r3, [r7, #28]
 8008cf2:	f003 0310 	and.w	r3, r3, #16
 8008cf6:	2b00      	cmp	r3, #0
 8008cf8:	f000 80a3 	beq.w	8008e42 <HAL_UART_IRQHandler+0x382>
      &&((cr1its & USART_ISR_IDLE) != 0U))
 8008cfc:	69bb      	ldr	r3, [r7, #24]
 8008cfe:	f003 0310 	and.w	r3, r3, #16
 8008d02:	2b00      	cmp	r3, #0
 8008d04:	f000 809d 	beq.w	8008e42 <HAL_UART_IRQHandler+0x382>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008d08:	687b      	ldr	r3, [r7, #4]
 8008d0a:	681b      	ldr	r3, [r3, #0]
 8008d0c:	2210      	movs	r2, #16
 8008d0e:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008d10:	687b      	ldr	r3, [r7, #4]
 8008d12:	681b      	ldr	r3, [r3, #0]
 8008d14:	689b      	ldr	r3, [r3, #8]
 8008d16:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008d1a:	2b40      	cmp	r3, #64	; 0x40
 8008d1c:	d158      	bne.n	8008dd0 <HAL_UART_IRQHandler+0x310>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8008d1e:	687b      	ldr	r3, [r7, #4]
 8008d20:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008d22:	681b      	ldr	r3, [r3, #0]
 8008d24:	685b      	ldr	r3, [r3, #4]
 8008d26:	813b      	strh	r3, [r7, #8]
      if (  (nb_remaining_rx_data > 0U)
 8008d28:	893b      	ldrh	r3, [r7, #8]
 8008d2a:	2b00      	cmp	r3, #0
 8008d2c:	f000 80c1 	beq.w	8008eb2 <HAL_UART_IRQHandler+0x3f2>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 8008d30:	687b      	ldr	r3, [r7, #4]
 8008d32:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8008d36:	893a      	ldrh	r2, [r7, #8]
 8008d38:	429a      	cmp	r2, r3
 8008d3a:	f080 80ba 	bcs.w	8008eb2 <HAL_UART_IRQHandler+0x3f2>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8008d3e:	687b      	ldr	r3, [r7, #4]
 8008d40:	893a      	ldrh	r2, [r7, #8]
 8008d42:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8008d46:	687b      	ldr	r3, [r7, #4]
 8008d48:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008d4a:	681b      	ldr	r3, [r3, #0]
 8008d4c:	681b      	ldr	r3, [r3, #0]
 8008d4e:	f003 0320 	and.w	r3, r3, #32
 8008d52:	2b00      	cmp	r3, #0
 8008d54:	d12a      	bne.n	8008dac <HAL_UART_IRQHandler+0x2ec>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008d56:	687b      	ldr	r3, [r7, #4]
 8008d58:	681b      	ldr	r3, [r3, #0]
 8008d5a:	681a      	ldr	r2, [r3, #0]
 8008d5c:	687b      	ldr	r3, [r7, #4]
 8008d5e:	681b      	ldr	r3, [r3, #0]
 8008d60:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8008d64:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008d66:	687b      	ldr	r3, [r7, #4]
 8008d68:	681b      	ldr	r3, [r3, #0]
 8008d6a:	689a      	ldr	r2, [r3, #8]
 8008d6c:	687b      	ldr	r3, [r7, #4]
 8008d6e:	681b      	ldr	r3, [r3, #0]
 8008d70:	f022 0201 	bic.w	r2, r2, #1
 8008d74:	609a      	str	r2, [r3, #8]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008d76:	687b      	ldr	r3, [r7, #4]
 8008d78:	681b      	ldr	r3, [r3, #0]
 8008d7a:	689a      	ldr	r2, [r3, #8]
 8008d7c:	687b      	ldr	r3, [r7, #4]
 8008d7e:	681b      	ldr	r3, [r3, #0]
 8008d80:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008d84:	609a      	str	r2, [r3, #8]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8008d86:	687b      	ldr	r3, [r7, #4]
 8008d88:	2220      	movs	r2, #32
 8008d8a:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008d8c:	687b      	ldr	r3, [r7, #4]
 8008d8e:	2200      	movs	r2, #0
 8008d90:	661a      	str	r2, [r3, #96]	; 0x60

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008d92:	687b      	ldr	r3, [r7, #4]
 8008d94:	681b      	ldr	r3, [r3, #0]
 8008d96:	681a      	ldr	r2, [r3, #0]
 8008d98:	687b      	ldr	r3, [r7, #4]
 8008d9a:	681b      	ldr	r3, [r3, #0]
 8008d9c:	f022 0210 	bic.w	r2, r2, #16
 8008da0:	601a      	str	r2, [r3, #0]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8008da2:	687b      	ldr	r3, [r7, #4]
 8008da4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008da6:	4618      	mov	r0, r3
 8008da8:	f7fc fdd2 	bl	8005950 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8008dac:	687b      	ldr	r3, [r7, #4]
 8008dae:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8008db2:	687b      	ldr	r3, [r7, #4]
 8008db4:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8008db8:	b29b      	uxth	r3, r3
 8008dba:	1ad3      	subs	r3, r2, r3
 8008dbc:	b29b      	uxth	r3, r3
 8008dbe:	4619      	mov	r1, r3
 8008dc0:	6878      	ldr	r0, [r7, #4]
 8008dc2:	f000 f893 	bl	8008eec <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8008dc6:	e074      	b.n	8008eb2 <HAL_UART_IRQHandler+0x3f2>
 8008dc8:	04000120 	.word	0x04000120
 8008dcc:	080099a9 	.word	0x080099a9
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8008dd0:	687b      	ldr	r3, [r7, #4]
 8008dd2:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8008dd6:	687b      	ldr	r3, [r7, #4]
 8008dd8:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8008ddc:	b29b      	uxth	r3, r3
 8008dde:	1ad3      	subs	r3, r2, r3
 8008de0:	817b      	strh	r3, [r7, #10]
      if (  (huart->RxXferCount > 0U)
 8008de2:	687b      	ldr	r3, [r7, #4]
 8008de4:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8008de8:	b29b      	uxth	r3, r3
 8008dea:	2b00      	cmp	r3, #0
 8008dec:	d063      	beq.n	8008eb6 <HAL_UART_IRQHandler+0x3f6>
          &&(nb_rx_data > 0U) )
 8008dee:	897b      	ldrh	r3, [r7, #10]
 8008df0:	2b00      	cmp	r3, #0
 8008df2:	d060      	beq.n	8008eb6 <HAL_UART_IRQHandler+0x3f6>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008df4:	687b      	ldr	r3, [r7, #4]
 8008df6:	681b      	ldr	r3, [r3, #0]
 8008df8:	681a      	ldr	r2, [r3, #0]
 8008dfa:	687b      	ldr	r3, [r7, #4]
 8008dfc:	681b      	ldr	r3, [r3, #0]
 8008dfe:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8008e02:	601a      	str	r2, [r3, #0]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008e04:	687b      	ldr	r3, [r7, #4]
 8008e06:	681b      	ldr	r3, [r3, #0]
 8008e08:	689a      	ldr	r2, [r3, #8]
 8008e0a:	687b      	ldr	r3, [r7, #4]
 8008e0c:	681b      	ldr	r3, [r3, #0]
 8008e0e:	f022 0201 	bic.w	r2, r2, #1
 8008e12:	609a      	str	r2, [r3, #8]
#endif

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008e14:	687b      	ldr	r3, [r7, #4]
 8008e16:	2220      	movs	r2, #32
 8008e18:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008e1a:	687b      	ldr	r3, [r7, #4]
 8008e1c:	2200      	movs	r2, #0
 8008e1e:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8008e20:	687b      	ldr	r3, [r7, #4]
 8008e22:	2200      	movs	r2, #0
 8008e24:	665a      	str	r2, [r3, #100]	; 0x64

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008e26:	687b      	ldr	r3, [r7, #4]
 8008e28:	681b      	ldr	r3, [r3, #0]
 8008e2a:	681a      	ldr	r2, [r3, #0]
 8008e2c:	687b      	ldr	r3, [r7, #4]
 8008e2e:	681b      	ldr	r3, [r3, #0]
 8008e30:	f022 0210 	bic.w	r2, r2, #16
 8008e34:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8008e36:	897b      	ldrh	r3, [r7, #10]
 8008e38:	4619      	mov	r1, r3
 8008e3a:	6878      	ldr	r0, [r7, #4]
 8008e3c:	f000 f856 	bl	8008eec <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8008e40:	e039      	b.n	8008eb6 <HAL_UART_IRQHandler+0x3f6>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8008e42:	69fb      	ldr	r3, [r7, #28]
 8008e44:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8008e48:	2b00      	cmp	r3, #0
 8008e4a:	d00d      	beq.n	8008e68 <HAL_UART_IRQHandler+0x3a8>
 8008e4c:	697b      	ldr	r3, [r7, #20]
 8008e4e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008e52:	2b00      	cmp	r3, #0
 8008e54:	d008      	beq.n	8008e68 <HAL_UART_IRQHandler+0x3a8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8008e56:	687b      	ldr	r3, [r7, #4]
 8008e58:	681b      	ldr	r3, [r3, #0]
 8008e5a:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8008e5e:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8008e60:	6878      	ldr	r0, [r7, #4]
 8008e62:	f000 fe37 	bl	8009ad4 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8008e66:	e029      	b.n	8008ebc <HAL_UART_IRQHandler+0x3fc>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 8008e68:	69fb      	ldr	r3, [r7, #28]
 8008e6a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008e6e:	2b00      	cmp	r3, #0
 8008e70:	d00d      	beq.n	8008e8e <HAL_UART_IRQHandler+0x3ce>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8008e72:	69bb      	ldr	r3, [r7, #24]
 8008e74:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008e78:	2b00      	cmp	r3, #0
 8008e7a:	d008      	beq.n	8008e8e <HAL_UART_IRQHandler+0x3ce>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 8008e7c:	687b      	ldr	r3, [r7, #4]
 8008e7e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8008e80:	2b00      	cmp	r3, #0
 8008e82:	d01a      	beq.n	8008eba <HAL_UART_IRQHandler+0x3fa>
    {
      huart->TxISR(huart);
 8008e84:	687b      	ldr	r3, [r7, #4]
 8008e86:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8008e88:	6878      	ldr	r0, [r7, #4]
 8008e8a:	4798      	blx	r3
    }
    return;
 8008e8c:	e015      	b.n	8008eba <HAL_UART_IRQHandler+0x3fa>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8008e8e:	69fb      	ldr	r3, [r7, #28]
 8008e90:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008e94:	2b00      	cmp	r3, #0
 8008e96:	d011      	beq.n	8008ebc <HAL_UART_IRQHandler+0x3fc>
 8008e98:	69bb      	ldr	r3, [r7, #24]
 8008e9a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008e9e:	2b00      	cmp	r3, #0
 8008ea0:	d00c      	beq.n	8008ebc <HAL_UART_IRQHandler+0x3fc>
  {
    UART_EndTransmit_IT(huart);
 8008ea2:	6878      	ldr	r0, [r7, #4]
 8008ea4:	f000 fd96 	bl	80099d4 <UART_EndTransmit_IT>
    return;
 8008ea8:	e008      	b.n	8008ebc <HAL_UART_IRQHandler+0x3fc>
      return;
 8008eaa:	bf00      	nop
 8008eac:	e006      	b.n	8008ebc <HAL_UART_IRQHandler+0x3fc>
    return;
 8008eae:	bf00      	nop
 8008eb0:	e004      	b.n	8008ebc <HAL_UART_IRQHandler+0x3fc>
      return;
 8008eb2:	bf00      	nop
 8008eb4:	e002      	b.n	8008ebc <HAL_UART_IRQHandler+0x3fc>
      return;
 8008eb6:	bf00      	nop
 8008eb8:	e000      	b.n	8008ebc <HAL_UART_IRQHandler+0x3fc>
    return;
 8008eba:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 8008ebc:	3720      	adds	r7, #32
 8008ebe:	46bd      	mov	sp, r7
 8008ec0:	bd80      	pop	{r7, pc}
 8008ec2:	bf00      	nop

08008ec4 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8008ec4:	b480      	push	{r7}
 8008ec6:	b083      	sub	sp, #12
 8008ec8:	af00      	add	r7, sp, #0
 8008eca:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8008ecc:	bf00      	nop
 8008ece:	370c      	adds	r7, #12
 8008ed0:	46bd      	mov	sp, r7
 8008ed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ed6:	4770      	bx	lr

08008ed8 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8008ed8:	b480      	push	{r7}
 8008eda:	b083      	sub	sp, #12
 8008edc:	af00      	add	r7, sp, #0
 8008ede:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 8008ee0:	bf00      	nop
 8008ee2:	370c      	adds	r7, #12
 8008ee4:	46bd      	mov	sp, r7
 8008ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008eea:	4770      	bx	lr

08008eec <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8008eec:	b480      	push	{r7}
 8008eee:	b083      	sub	sp, #12
 8008ef0:	af00      	add	r7, sp, #0
 8008ef2:	6078      	str	r0, [r7, #4]
 8008ef4:	460b      	mov	r3, r1
 8008ef6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8008ef8:	bf00      	nop
 8008efa:	370c      	adds	r7, #12
 8008efc:	46bd      	mov	sp, r7
 8008efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f02:	4770      	bx	lr

08008f04 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008f04:	b5b0      	push	{r4, r5, r7, lr}
 8008f06:	b088      	sub	sp, #32
 8008f08:	af00      	add	r7, sp, #0
 8008f0a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8008f0c:	2300      	movs	r3, #0
 8008f0e:	76bb      	strb	r3, [r7, #26]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8008f10:	687b      	ldr	r3, [r7, #4]
 8008f12:	689a      	ldr	r2, [r3, #8]
 8008f14:	687b      	ldr	r3, [r7, #4]
 8008f16:	691b      	ldr	r3, [r3, #16]
 8008f18:	431a      	orrs	r2, r3
 8008f1a:	687b      	ldr	r3, [r7, #4]
 8008f1c:	695b      	ldr	r3, [r3, #20]
 8008f1e:	431a      	orrs	r2, r3
 8008f20:	687b      	ldr	r3, [r7, #4]
 8008f22:	69db      	ldr	r3, [r3, #28]
 8008f24:	4313      	orrs	r3, r2
 8008f26:	61fb      	str	r3, [r7, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8008f28:	687b      	ldr	r3, [r7, #4]
 8008f2a:	681b      	ldr	r3, [r3, #0]
 8008f2c:	681a      	ldr	r2, [r3, #0]
 8008f2e:	4ba4      	ldr	r3, [pc, #656]	; (80091c0 <UART_SetConfig+0x2bc>)
 8008f30:	4013      	ands	r3, r2
 8008f32:	687a      	ldr	r2, [r7, #4]
 8008f34:	6812      	ldr	r2, [r2, #0]
 8008f36:	69f9      	ldr	r1, [r7, #28]
 8008f38:	430b      	orrs	r3, r1
 8008f3a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008f3c:	687b      	ldr	r3, [r7, #4]
 8008f3e:	681b      	ldr	r3, [r3, #0]
 8008f40:	685b      	ldr	r3, [r3, #4]
 8008f42:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8008f46:	687b      	ldr	r3, [r7, #4]
 8008f48:	68da      	ldr	r2, [r3, #12]
 8008f4a:	687b      	ldr	r3, [r7, #4]
 8008f4c:	681b      	ldr	r3, [r3, #0]
 8008f4e:	430a      	orrs	r2, r1
 8008f50:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8008f52:	687b      	ldr	r3, [r7, #4]
 8008f54:	699b      	ldr	r3, [r3, #24]
 8008f56:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8008f58:	687b      	ldr	r3, [r7, #4]
 8008f5a:	681b      	ldr	r3, [r3, #0]
 8008f5c:	4a99      	ldr	r2, [pc, #612]	; (80091c4 <UART_SetConfig+0x2c0>)
 8008f5e:	4293      	cmp	r3, r2
 8008f60:	d004      	beq.n	8008f6c <UART_SetConfig+0x68>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8008f62:	687b      	ldr	r3, [r7, #4]
 8008f64:	6a1b      	ldr	r3, [r3, #32]
 8008f66:	69fa      	ldr	r2, [r7, #28]
 8008f68:	4313      	orrs	r3, r2
 8008f6a:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8008f6c:	687b      	ldr	r3, [r7, #4]
 8008f6e:	681b      	ldr	r3, [r3, #0]
 8008f70:	689b      	ldr	r3, [r3, #8]
 8008f72:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8008f76:	687b      	ldr	r3, [r7, #4]
 8008f78:	681b      	ldr	r3, [r3, #0]
 8008f7a:	69fa      	ldr	r2, [r7, #28]
 8008f7c:	430a      	orrs	r2, r1
 8008f7e:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8008f80:	687b      	ldr	r3, [r7, #4]
 8008f82:	681b      	ldr	r3, [r3, #0]
 8008f84:	4a90      	ldr	r2, [pc, #576]	; (80091c8 <UART_SetConfig+0x2c4>)
 8008f86:	4293      	cmp	r3, r2
 8008f88:	d121      	bne.n	8008fce <UART_SetConfig+0xca>
 8008f8a:	4b90      	ldr	r3, [pc, #576]	; (80091cc <UART_SetConfig+0x2c8>)
 8008f8c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008f90:	f003 0303 	and.w	r3, r3, #3
 8008f94:	2b03      	cmp	r3, #3
 8008f96:	d817      	bhi.n	8008fc8 <UART_SetConfig+0xc4>
 8008f98:	a201      	add	r2, pc, #4	; (adr r2, 8008fa0 <UART_SetConfig+0x9c>)
 8008f9a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008f9e:	bf00      	nop
 8008fa0:	08008fb1 	.word	0x08008fb1
 8008fa4:	08008fbd 	.word	0x08008fbd
 8008fa8:	08008fb7 	.word	0x08008fb7
 8008fac:	08008fc3 	.word	0x08008fc3
 8008fb0:	2301      	movs	r3, #1
 8008fb2:	76fb      	strb	r3, [r7, #27]
 8008fb4:	e0bc      	b.n	8009130 <UART_SetConfig+0x22c>
 8008fb6:	2302      	movs	r3, #2
 8008fb8:	76fb      	strb	r3, [r7, #27]
 8008fba:	e0b9      	b.n	8009130 <UART_SetConfig+0x22c>
 8008fbc:	2304      	movs	r3, #4
 8008fbe:	76fb      	strb	r3, [r7, #27]
 8008fc0:	e0b6      	b.n	8009130 <UART_SetConfig+0x22c>
 8008fc2:	2308      	movs	r3, #8
 8008fc4:	76fb      	strb	r3, [r7, #27]
 8008fc6:	e0b3      	b.n	8009130 <UART_SetConfig+0x22c>
 8008fc8:	2310      	movs	r3, #16
 8008fca:	76fb      	strb	r3, [r7, #27]
 8008fcc:	e0b0      	b.n	8009130 <UART_SetConfig+0x22c>
 8008fce:	687b      	ldr	r3, [r7, #4]
 8008fd0:	681b      	ldr	r3, [r3, #0]
 8008fd2:	4a7f      	ldr	r2, [pc, #508]	; (80091d0 <UART_SetConfig+0x2cc>)
 8008fd4:	4293      	cmp	r3, r2
 8008fd6:	d132      	bne.n	800903e <UART_SetConfig+0x13a>
 8008fd8:	4b7c      	ldr	r3, [pc, #496]	; (80091cc <UART_SetConfig+0x2c8>)
 8008fda:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008fde:	f003 030c 	and.w	r3, r3, #12
 8008fe2:	2b0c      	cmp	r3, #12
 8008fe4:	d828      	bhi.n	8009038 <UART_SetConfig+0x134>
 8008fe6:	a201      	add	r2, pc, #4	; (adr r2, 8008fec <UART_SetConfig+0xe8>)
 8008fe8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008fec:	08009021 	.word	0x08009021
 8008ff0:	08009039 	.word	0x08009039
 8008ff4:	08009039 	.word	0x08009039
 8008ff8:	08009039 	.word	0x08009039
 8008ffc:	0800902d 	.word	0x0800902d
 8009000:	08009039 	.word	0x08009039
 8009004:	08009039 	.word	0x08009039
 8009008:	08009039 	.word	0x08009039
 800900c:	08009027 	.word	0x08009027
 8009010:	08009039 	.word	0x08009039
 8009014:	08009039 	.word	0x08009039
 8009018:	08009039 	.word	0x08009039
 800901c:	08009033 	.word	0x08009033
 8009020:	2300      	movs	r3, #0
 8009022:	76fb      	strb	r3, [r7, #27]
 8009024:	e084      	b.n	8009130 <UART_SetConfig+0x22c>
 8009026:	2302      	movs	r3, #2
 8009028:	76fb      	strb	r3, [r7, #27]
 800902a:	e081      	b.n	8009130 <UART_SetConfig+0x22c>
 800902c:	2304      	movs	r3, #4
 800902e:	76fb      	strb	r3, [r7, #27]
 8009030:	e07e      	b.n	8009130 <UART_SetConfig+0x22c>
 8009032:	2308      	movs	r3, #8
 8009034:	76fb      	strb	r3, [r7, #27]
 8009036:	e07b      	b.n	8009130 <UART_SetConfig+0x22c>
 8009038:	2310      	movs	r3, #16
 800903a:	76fb      	strb	r3, [r7, #27]
 800903c:	e078      	b.n	8009130 <UART_SetConfig+0x22c>
 800903e:	687b      	ldr	r3, [r7, #4]
 8009040:	681b      	ldr	r3, [r3, #0]
 8009042:	4a64      	ldr	r2, [pc, #400]	; (80091d4 <UART_SetConfig+0x2d0>)
 8009044:	4293      	cmp	r3, r2
 8009046:	d120      	bne.n	800908a <UART_SetConfig+0x186>
 8009048:	4b60      	ldr	r3, [pc, #384]	; (80091cc <UART_SetConfig+0x2c8>)
 800904a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800904e:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8009052:	2b30      	cmp	r3, #48	; 0x30
 8009054:	d013      	beq.n	800907e <UART_SetConfig+0x17a>
 8009056:	2b30      	cmp	r3, #48	; 0x30
 8009058:	d814      	bhi.n	8009084 <UART_SetConfig+0x180>
 800905a:	2b20      	cmp	r3, #32
 800905c:	d009      	beq.n	8009072 <UART_SetConfig+0x16e>
 800905e:	2b20      	cmp	r3, #32
 8009060:	d810      	bhi.n	8009084 <UART_SetConfig+0x180>
 8009062:	2b00      	cmp	r3, #0
 8009064:	d002      	beq.n	800906c <UART_SetConfig+0x168>
 8009066:	2b10      	cmp	r3, #16
 8009068:	d006      	beq.n	8009078 <UART_SetConfig+0x174>
 800906a:	e00b      	b.n	8009084 <UART_SetConfig+0x180>
 800906c:	2300      	movs	r3, #0
 800906e:	76fb      	strb	r3, [r7, #27]
 8009070:	e05e      	b.n	8009130 <UART_SetConfig+0x22c>
 8009072:	2302      	movs	r3, #2
 8009074:	76fb      	strb	r3, [r7, #27]
 8009076:	e05b      	b.n	8009130 <UART_SetConfig+0x22c>
 8009078:	2304      	movs	r3, #4
 800907a:	76fb      	strb	r3, [r7, #27]
 800907c:	e058      	b.n	8009130 <UART_SetConfig+0x22c>
 800907e:	2308      	movs	r3, #8
 8009080:	76fb      	strb	r3, [r7, #27]
 8009082:	e055      	b.n	8009130 <UART_SetConfig+0x22c>
 8009084:	2310      	movs	r3, #16
 8009086:	76fb      	strb	r3, [r7, #27]
 8009088:	e052      	b.n	8009130 <UART_SetConfig+0x22c>
 800908a:	687b      	ldr	r3, [r7, #4]
 800908c:	681b      	ldr	r3, [r3, #0]
 800908e:	4a52      	ldr	r2, [pc, #328]	; (80091d8 <UART_SetConfig+0x2d4>)
 8009090:	4293      	cmp	r3, r2
 8009092:	d120      	bne.n	80090d6 <UART_SetConfig+0x1d2>
 8009094:	4b4d      	ldr	r3, [pc, #308]	; (80091cc <UART_SetConfig+0x2c8>)
 8009096:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800909a:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800909e:	2bc0      	cmp	r3, #192	; 0xc0
 80090a0:	d013      	beq.n	80090ca <UART_SetConfig+0x1c6>
 80090a2:	2bc0      	cmp	r3, #192	; 0xc0
 80090a4:	d814      	bhi.n	80090d0 <UART_SetConfig+0x1cc>
 80090a6:	2b80      	cmp	r3, #128	; 0x80
 80090a8:	d009      	beq.n	80090be <UART_SetConfig+0x1ba>
 80090aa:	2b80      	cmp	r3, #128	; 0x80
 80090ac:	d810      	bhi.n	80090d0 <UART_SetConfig+0x1cc>
 80090ae:	2b00      	cmp	r3, #0
 80090b0:	d002      	beq.n	80090b8 <UART_SetConfig+0x1b4>
 80090b2:	2b40      	cmp	r3, #64	; 0x40
 80090b4:	d006      	beq.n	80090c4 <UART_SetConfig+0x1c0>
 80090b6:	e00b      	b.n	80090d0 <UART_SetConfig+0x1cc>
 80090b8:	2300      	movs	r3, #0
 80090ba:	76fb      	strb	r3, [r7, #27]
 80090bc:	e038      	b.n	8009130 <UART_SetConfig+0x22c>
 80090be:	2302      	movs	r3, #2
 80090c0:	76fb      	strb	r3, [r7, #27]
 80090c2:	e035      	b.n	8009130 <UART_SetConfig+0x22c>
 80090c4:	2304      	movs	r3, #4
 80090c6:	76fb      	strb	r3, [r7, #27]
 80090c8:	e032      	b.n	8009130 <UART_SetConfig+0x22c>
 80090ca:	2308      	movs	r3, #8
 80090cc:	76fb      	strb	r3, [r7, #27]
 80090ce:	e02f      	b.n	8009130 <UART_SetConfig+0x22c>
 80090d0:	2310      	movs	r3, #16
 80090d2:	76fb      	strb	r3, [r7, #27]
 80090d4:	e02c      	b.n	8009130 <UART_SetConfig+0x22c>
 80090d6:	687b      	ldr	r3, [r7, #4]
 80090d8:	681b      	ldr	r3, [r3, #0]
 80090da:	4a3a      	ldr	r2, [pc, #232]	; (80091c4 <UART_SetConfig+0x2c0>)
 80090dc:	4293      	cmp	r3, r2
 80090de:	d125      	bne.n	800912c <UART_SetConfig+0x228>
 80090e0:	4b3a      	ldr	r3, [pc, #232]	; (80091cc <UART_SetConfig+0x2c8>)
 80090e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80090e6:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80090ea:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80090ee:	d017      	beq.n	8009120 <UART_SetConfig+0x21c>
 80090f0:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80090f4:	d817      	bhi.n	8009126 <UART_SetConfig+0x222>
 80090f6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80090fa:	d00b      	beq.n	8009114 <UART_SetConfig+0x210>
 80090fc:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8009100:	d811      	bhi.n	8009126 <UART_SetConfig+0x222>
 8009102:	2b00      	cmp	r3, #0
 8009104:	d003      	beq.n	800910e <UART_SetConfig+0x20a>
 8009106:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800910a:	d006      	beq.n	800911a <UART_SetConfig+0x216>
 800910c:	e00b      	b.n	8009126 <UART_SetConfig+0x222>
 800910e:	2300      	movs	r3, #0
 8009110:	76fb      	strb	r3, [r7, #27]
 8009112:	e00d      	b.n	8009130 <UART_SetConfig+0x22c>
 8009114:	2302      	movs	r3, #2
 8009116:	76fb      	strb	r3, [r7, #27]
 8009118:	e00a      	b.n	8009130 <UART_SetConfig+0x22c>
 800911a:	2304      	movs	r3, #4
 800911c:	76fb      	strb	r3, [r7, #27]
 800911e:	e007      	b.n	8009130 <UART_SetConfig+0x22c>
 8009120:	2308      	movs	r3, #8
 8009122:	76fb      	strb	r3, [r7, #27]
 8009124:	e004      	b.n	8009130 <UART_SetConfig+0x22c>
 8009126:	2310      	movs	r3, #16
 8009128:	76fb      	strb	r3, [r7, #27]
 800912a:	e001      	b.n	8009130 <UART_SetConfig+0x22c>
 800912c:	2310      	movs	r3, #16
 800912e:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8009130:	687b      	ldr	r3, [r7, #4]
 8009132:	681b      	ldr	r3, [r3, #0]
 8009134:	4a23      	ldr	r2, [pc, #140]	; (80091c4 <UART_SetConfig+0x2c0>)
 8009136:	4293      	cmp	r3, r2
 8009138:	f040 8084 	bne.w	8009244 <UART_SetConfig+0x340>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800913c:	7efb      	ldrb	r3, [r7, #27]
 800913e:	2b08      	cmp	r3, #8
 8009140:	d823      	bhi.n	800918a <UART_SetConfig+0x286>
 8009142:	a201      	add	r2, pc, #4	; (adr r2, 8009148 <UART_SetConfig+0x244>)
 8009144:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009148:	0800916d 	.word	0x0800916d
 800914c:	0800918b 	.word	0x0800918b
 8009150:	08009175 	.word	0x08009175
 8009154:	0800918b 	.word	0x0800918b
 8009158:	0800917b 	.word	0x0800917b
 800915c:	0800918b 	.word	0x0800918b
 8009160:	0800918b 	.word	0x0800918b
 8009164:	0800918b 	.word	0x0800918b
 8009168:	08009183 	.word	0x08009183
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800916c:	f7fd ff84 	bl	8007078 <HAL_RCC_GetPCLK1Freq>
 8009170:	6178      	str	r0, [r7, #20]
        break;
 8009172:	e00f      	b.n	8009194 <UART_SetConfig+0x290>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009174:	4b19      	ldr	r3, [pc, #100]	; (80091dc <UART_SetConfig+0x2d8>)
 8009176:	617b      	str	r3, [r7, #20]
        break;
 8009178:	e00c      	b.n	8009194 <UART_SetConfig+0x290>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800917a:	f7fd fee7 	bl	8006f4c <HAL_RCC_GetSysClockFreq>
 800917e:	6178      	str	r0, [r7, #20]
        break;
 8009180:	e008      	b.n	8009194 <UART_SetConfig+0x290>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009182:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8009186:	617b      	str	r3, [r7, #20]
        break;
 8009188:	e004      	b.n	8009194 <UART_SetConfig+0x290>
      default:
        pclk = 0U;
 800918a:	2300      	movs	r3, #0
 800918c:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 800918e:	2301      	movs	r3, #1
 8009190:	76bb      	strb	r3, [r7, #26]
        break;
 8009192:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8009194:	697b      	ldr	r3, [r7, #20]
 8009196:	2b00      	cmp	r3, #0
 8009198:	f000 8102 	beq.w	80093a0 <UART_SetConfig+0x49c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800919c:	687b      	ldr	r3, [r7, #4]
 800919e:	685a      	ldr	r2, [r3, #4]
 80091a0:	4613      	mov	r3, r2
 80091a2:	005b      	lsls	r3, r3, #1
 80091a4:	4413      	add	r3, r2
 80091a6:	697a      	ldr	r2, [r7, #20]
 80091a8:	429a      	cmp	r2, r3
 80091aa:	d305      	bcc.n	80091b8 <UART_SetConfig+0x2b4>
          (pclk > (4096U * huart->Init.BaudRate)))
 80091ac:	687b      	ldr	r3, [r7, #4]
 80091ae:	685b      	ldr	r3, [r3, #4]
 80091b0:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80091b2:	697a      	ldr	r2, [r7, #20]
 80091b4:	429a      	cmp	r2, r3
 80091b6:	d913      	bls.n	80091e0 <UART_SetConfig+0x2dc>
      {
        ret = HAL_ERROR;
 80091b8:	2301      	movs	r3, #1
 80091ba:	76bb      	strb	r3, [r7, #26]
 80091bc:	e0f0      	b.n	80093a0 <UART_SetConfig+0x49c>
 80091be:	bf00      	nop
 80091c0:	efff69f3 	.word	0xefff69f3
 80091c4:	40008000 	.word	0x40008000
 80091c8:	40013800 	.word	0x40013800
 80091cc:	40021000 	.word	0x40021000
 80091d0:	40004400 	.word	0x40004400
 80091d4:	40004800 	.word	0x40004800
 80091d8:	40004c00 	.word	0x40004c00
 80091dc:	00f42400 	.word	0x00f42400
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 80091e0:	697b      	ldr	r3, [r7, #20]
 80091e2:	4618      	mov	r0, r3
 80091e4:	f04f 0100 	mov.w	r1, #0
 80091e8:	f04f 0200 	mov.w	r2, #0
 80091ec:	f04f 0300 	mov.w	r3, #0
 80091f0:	020b      	lsls	r3, r1, #8
 80091f2:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80091f6:	0202      	lsls	r2, r0, #8
 80091f8:	6879      	ldr	r1, [r7, #4]
 80091fa:	6849      	ldr	r1, [r1, #4]
 80091fc:	0849      	lsrs	r1, r1, #1
 80091fe:	4608      	mov	r0, r1
 8009200:	f04f 0100 	mov.w	r1, #0
 8009204:	1814      	adds	r4, r2, r0
 8009206:	eb43 0501 	adc.w	r5, r3, r1
 800920a:	687b      	ldr	r3, [r7, #4]
 800920c:	685b      	ldr	r3, [r3, #4]
 800920e:	461a      	mov	r2, r3
 8009210:	f04f 0300 	mov.w	r3, #0
 8009214:	4620      	mov	r0, r4
 8009216:	4629      	mov	r1, r5
 8009218:	f7f6 ffdc 	bl	80001d4 <__aeabi_uldivmod>
 800921c:	4602      	mov	r2, r0
 800921e:	460b      	mov	r3, r1
 8009220:	4613      	mov	r3, r2
 8009222:	613b      	str	r3, [r7, #16]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8009224:	693b      	ldr	r3, [r7, #16]
 8009226:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800922a:	d308      	bcc.n	800923e <UART_SetConfig+0x33a>
 800922c:	693b      	ldr	r3, [r7, #16]
 800922e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8009232:	d204      	bcs.n	800923e <UART_SetConfig+0x33a>
        {
          huart->Instance->BRR = usartdiv;
 8009234:	687b      	ldr	r3, [r7, #4]
 8009236:	681b      	ldr	r3, [r3, #0]
 8009238:	693a      	ldr	r2, [r7, #16]
 800923a:	60da      	str	r2, [r3, #12]
 800923c:	e0b0      	b.n	80093a0 <UART_SetConfig+0x49c>
        }
        else
        {
          ret = HAL_ERROR;
 800923e:	2301      	movs	r3, #1
 8009240:	76bb      	strb	r3, [r7, #26]
 8009242:	e0ad      	b.n	80093a0 <UART_SetConfig+0x49c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009244:	687b      	ldr	r3, [r7, #4]
 8009246:	69db      	ldr	r3, [r3, #28]
 8009248:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800924c:	d15c      	bne.n	8009308 <UART_SetConfig+0x404>
  {
    switch (clocksource)
 800924e:	7efb      	ldrb	r3, [r7, #27]
 8009250:	2b08      	cmp	r3, #8
 8009252:	d828      	bhi.n	80092a6 <UART_SetConfig+0x3a2>
 8009254:	a201      	add	r2, pc, #4	; (adr r2, 800925c <UART_SetConfig+0x358>)
 8009256:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800925a:	bf00      	nop
 800925c:	08009281 	.word	0x08009281
 8009260:	08009289 	.word	0x08009289
 8009264:	08009291 	.word	0x08009291
 8009268:	080092a7 	.word	0x080092a7
 800926c:	08009297 	.word	0x08009297
 8009270:	080092a7 	.word	0x080092a7
 8009274:	080092a7 	.word	0x080092a7
 8009278:	080092a7 	.word	0x080092a7
 800927c:	0800929f 	.word	0x0800929f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009280:	f7fd fefa 	bl	8007078 <HAL_RCC_GetPCLK1Freq>
 8009284:	6178      	str	r0, [r7, #20]
        break;
 8009286:	e013      	b.n	80092b0 <UART_SetConfig+0x3ac>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009288:	f7fd ff0c 	bl	80070a4 <HAL_RCC_GetPCLK2Freq>
 800928c:	6178      	str	r0, [r7, #20]
        break;
 800928e:	e00f      	b.n	80092b0 <UART_SetConfig+0x3ac>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009290:	4b49      	ldr	r3, [pc, #292]	; (80093b8 <UART_SetConfig+0x4b4>)
 8009292:	617b      	str	r3, [r7, #20]
        break;
 8009294:	e00c      	b.n	80092b0 <UART_SetConfig+0x3ac>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009296:	f7fd fe59 	bl	8006f4c <HAL_RCC_GetSysClockFreq>
 800929a:	6178      	str	r0, [r7, #20]
        break;
 800929c:	e008      	b.n	80092b0 <UART_SetConfig+0x3ac>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800929e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80092a2:	617b      	str	r3, [r7, #20]
        break;
 80092a4:	e004      	b.n	80092b0 <UART_SetConfig+0x3ac>
      default:
        pclk = 0U;
 80092a6:	2300      	movs	r3, #0
 80092a8:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 80092aa:	2301      	movs	r3, #1
 80092ac:	76bb      	strb	r3, [r7, #26]
        break;
 80092ae:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80092b0:	697b      	ldr	r3, [r7, #20]
 80092b2:	2b00      	cmp	r3, #0
 80092b4:	d074      	beq.n	80093a0 <UART_SetConfig+0x49c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80092b6:	697b      	ldr	r3, [r7, #20]
 80092b8:	005a      	lsls	r2, r3, #1
 80092ba:	687b      	ldr	r3, [r7, #4]
 80092bc:	685b      	ldr	r3, [r3, #4]
 80092be:	085b      	lsrs	r3, r3, #1
 80092c0:	441a      	add	r2, r3
 80092c2:	687b      	ldr	r3, [r7, #4]
 80092c4:	685b      	ldr	r3, [r3, #4]
 80092c6:	fbb2 f3f3 	udiv	r3, r2, r3
 80092ca:	b29b      	uxth	r3, r3
 80092cc:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80092ce:	693b      	ldr	r3, [r7, #16]
 80092d0:	2b0f      	cmp	r3, #15
 80092d2:	d916      	bls.n	8009302 <UART_SetConfig+0x3fe>
 80092d4:	693b      	ldr	r3, [r7, #16]
 80092d6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80092da:	d212      	bcs.n	8009302 <UART_SetConfig+0x3fe>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80092dc:	693b      	ldr	r3, [r7, #16]
 80092de:	b29b      	uxth	r3, r3
 80092e0:	f023 030f 	bic.w	r3, r3, #15
 80092e4:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80092e6:	693b      	ldr	r3, [r7, #16]
 80092e8:	085b      	lsrs	r3, r3, #1
 80092ea:	b29b      	uxth	r3, r3
 80092ec:	f003 0307 	and.w	r3, r3, #7
 80092f0:	b29a      	uxth	r2, r3
 80092f2:	89fb      	ldrh	r3, [r7, #14]
 80092f4:	4313      	orrs	r3, r2
 80092f6:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 80092f8:	687b      	ldr	r3, [r7, #4]
 80092fa:	681b      	ldr	r3, [r3, #0]
 80092fc:	89fa      	ldrh	r2, [r7, #14]
 80092fe:	60da      	str	r2, [r3, #12]
 8009300:	e04e      	b.n	80093a0 <UART_SetConfig+0x49c>
      }
      else
      {
        ret = HAL_ERROR;
 8009302:	2301      	movs	r3, #1
 8009304:	76bb      	strb	r3, [r7, #26]
 8009306:	e04b      	b.n	80093a0 <UART_SetConfig+0x49c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8009308:	7efb      	ldrb	r3, [r7, #27]
 800930a:	2b08      	cmp	r3, #8
 800930c:	d827      	bhi.n	800935e <UART_SetConfig+0x45a>
 800930e:	a201      	add	r2, pc, #4	; (adr r2, 8009314 <UART_SetConfig+0x410>)
 8009310:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009314:	08009339 	.word	0x08009339
 8009318:	08009341 	.word	0x08009341
 800931c:	08009349 	.word	0x08009349
 8009320:	0800935f 	.word	0x0800935f
 8009324:	0800934f 	.word	0x0800934f
 8009328:	0800935f 	.word	0x0800935f
 800932c:	0800935f 	.word	0x0800935f
 8009330:	0800935f 	.word	0x0800935f
 8009334:	08009357 	.word	0x08009357
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009338:	f7fd fe9e 	bl	8007078 <HAL_RCC_GetPCLK1Freq>
 800933c:	6178      	str	r0, [r7, #20]
        break;
 800933e:	e013      	b.n	8009368 <UART_SetConfig+0x464>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009340:	f7fd feb0 	bl	80070a4 <HAL_RCC_GetPCLK2Freq>
 8009344:	6178      	str	r0, [r7, #20]
        break;
 8009346:	e00f      	b.n	8009368 <UART_SetConfig+0x464>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009348:	4b1b      	ldr	r3, [pc, #108]	; (80093b8 <UART_SetConfig+0x4b4>)
 800934a:	617b      	str	r3, [r7, #20]
        break;
 800934c:	e00c      	b.n	8009368 <UART_SetConfig+0x464>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800934e:	f7fd fdfd 	bl	8006f4c <HAL_RCC_GetSysClockFreq>
 8009352:	6178      	str	r0, [r7, #20]
        break;
 8009354:	e008      	b.n	8009368 <UART_SetConfig+0x464>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009356:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800935a:	617b      	str	r3, [r7, #20]
        break;
 800935c:	e004      	b.n	8009368 <UART_SetConfig+0x464>
      default:
        pclk = 0U;
 800935e:	2300      	movs	r3, #0
 8009360:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8009362:	2301      	movs	r3, #1
 8009364:	76bb      	strb	r3, [r7, #26]
        break;
 8009366:	bf00      	nop
    }

    if (pclk != 0U)
 8009368:	697b      	ldr	r3, [r7, #20]
 800936a:	2b00      	cmp	r3, #0
 800936c:	d018      	beq.n	80093a0 <UART_SetConfig+0x49c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800936e:	687b      	ldr	r3, [r7, #4]
 8009370:	685b      	ldr	r3, [r3, #4]
 8009372:	085a      	lsrs	r2, r3, #1
 8009374:	697b      	ldr	r3, [r7, #20]
 8009376:	441a      	add	r2, r3
 8009378:	687b      	ldr	r3, [r7, #4]
 800937a:	685b      	ldr	r3, [r3, #4]
 800937c:	fbb2 f3f3 	udiv	r3, r2, r3
 8009380:	b29b      	uxth	r3, r3
 8009382:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009384:	693b      	ldr	r3, [r7, #16]
 8009386:	2b0f      	cmp	r3, #15
 8009388:	d908      	bls.n	800939c <UART_SetConfig+0x498>
 800938a:	693b      	ldr	r3, [r7, #16]
 800938c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009390:	d204      	bcs.n	800939c <UART_SetConfig+0x498>
      {
        huart->Instance->BRR = usartdiv;
 8009392:	687b      	ldr	r3, [r7, #4]
 8009394:	681b      	ldr	r3, [r3, #0]
 8009396:	693a      	ldr	r2, [r7, #16]
 8009398:	60da      	str	r2, [r3, #12]
 800939a:	e001      	b.n	80093a0 <UART_SetConfig+0x49c>
      }
      else
      {
        ret = HAL_ERROR;
 800939c:	2301      	movs	r3, #1
 800939e:	76bb      	strb	r3, [r7, #26]
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80093a0:	687b      	ldr	r3, [r7, #4]
 80093a2:	2200      	movs	r2, #0
 80093a4:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 80093a6:	687b      	ldr	r3, [r7, #4]
 80093a8:	2200      	movs	r2, #0
 80093aa:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 80093ac:	7ebb      	ldrb	r3, [r7, #26]
}
 80093ae:	4618      	mov	r0, r3
 80093b0:	3720      	adds	r7, #32
 80093b2:	46bd      	mov	sp, r7
 80093b4:	bdb0      	pop	{r4, r5, r7, pc}
 80093b6:	bf00      	nop
 80093b8:	00f42400 	.word	0x00f42400

080093bc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80093bc:	b480      	push	{r7}
 80093be:	b083      	sub	sp, #12
 80093c0:	af00      	add	r7, sp, #0
 80093c2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80093c4:	687b      	ldr	r3, [r7, #4]
 80093c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80093c8:	f003 0301 	and.w	r3, r3, #1
 80093cc:	2b00      	cmp	r3, #0
 80093ce:	d00a      	beq.n	80093e6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80093d0:	687b      	ldr	r3, [r7, #4]
 80093d2:	681b      	ldr	r3, [r3, #0]
 80093d4:	685b      	ldr	r3, [r3, #4]
 80093d6:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80093da:	687b      	ldr	r3, [r7, #4]
 80093dc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80093de:	687b      	ldr	r3, [r7, #4]
 80093e0:	681b      	ldr	r3, [r3, #0]
 80093e2:	430a      	orrs	r2, r1
 80093e4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80093e6:	687b      	ldr	r3, [r7, #4]
 80093e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80093ea:	f003 0302 	and.w	r3, r3, #2
 80093ee:	2b00      	cmp	r3, #0
 80093f0:	d00a      	beq.n	8009408 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80093f2:	687b      	ldr	r3, [r7, #4]
 80093f4:	681b      	ldr	r3, [r3, #0]
 80093f6:	685b      	ldr	r3, [r3, #4]
 80093f8:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80093fc:	687b      	ldr	r3, [r7, #4]
 80093fe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009400:	687b      	ldr	r3, [r7, #4]
 8009402:	681b      	ldr	r3, [r3, #0]
 8009404:	430a      	orrs	r2, r1
 8009406:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8009408:	687b      	ldr	r3, [r7, #4]
 800940a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800940c:	f003 0304 	and.w	r3, r3, #4
 8009410:	2b00      	cmp	r3, #0
 8009412:	d00a      	beq.n	800942a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8009414:	687b      	ldr	r3, [r7, #4]
 8009416:	681b      	ldr	r3, [r3, #0]
 8009418:	685b      	ldr	r3, [r3, #4]
 800941a:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800941e:	687b      	ldr	r3, [r7, #4]
 8009420:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8009422:	687b      	ldr	r3, [r7, #4]
 8009424:	681b      	ldr	r3, [r3, #0]
 8009426:	430a      	orrs	r2, r1
 8009428:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800942a:	687b      	ldr	r3, [r7, #4]
 800942c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800942e:	f003 0308 	and.w	r3, r3, #8
 8009432:	2b00      	cmp	r3, #0
 8009434:	d00a      	beq.n	800944c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8009436:	687b      	ldr	r3, [r7, #4]
 8009438:	681b      	ldr	r3, [r3, #0]
 800943a:	685b      	ldr	r3, [r3, #4]
 800943c:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8009440:	687b      	ldr	r3, [r7, #4]
 8009442:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8009444:	687b      	ldr	r3, [r7, #4]
 8009446:	681b      	ldr	r3, [r3, #0]
 8009448:	430a      	orrs	r2, r1
 800944a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800944c:	687b      	ldr	r3, [r7, #4]
 800944e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009450:	f003 0310 	and.w	r3, r3, #16
 8009454:	2b00      	cmp	r3, #0
 8009456:	d00a      	beq.n	800946e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8009458:	687b      	ldr	r3, [r7, #4]
 800945a:	681b      	ldr	r3, [r3, #0]
 800945c:	689b      	ldr	r3, [r3, #8]
 800945e:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8009462:	687b      	ldr	r3, [r7, #4]
 8009464:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009466:	687b      	ldr	r3, [r7, #4]
 8009468:	681b      	ldr	r3, [r3, #0]
 800946a:	430a      	orrs	r2, r1
 800946c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800946e:	687b      	ldr	r3, [r7, #4]
 8009470:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009472:	f003 0320 	and.w	r3, r3, #32
 8009476:	2b00      	cmp	r3, #0
 8009478:	d00a      	beq.n	8009490 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800947a:	687b      	ldr	r3, [r7, #4]
 800947c:	681b      	ldr	r3, [r3, #0]
 800947e:	689b      	ldr	r3, [r3, #8]
 8009480:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8009484:	687b      	ldr	r3, [r7, #4]
 8009486:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8009488:	687b      	ldr	r3, [r7, #4]
 800948a:	681b      	ldr	r3, [r3, #0]
 800948c:	430a      	orrs	r2, r1
 800948e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8009490:	687b      	ldr	r3, [r7, #4]
 8009492:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009494:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009498:	2b00      	cmp	r3, #0
 800949a:	d01a      	beq.n	80094d2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800949c:	687b      	ldr	r3, [r7, #4]
 800949e:	681b      	ldr	r3, [r3, #0]
 80094a0:	685b      	ldr	r3, [r3, #4]
 80094a2:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80094a6:	687b      	ldr	r3, [r7, #4]
 80094a8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80094aa:	687b      	ldr	r3, [r7, #4]
 80094ac:	681b      	ldr	r3, [r3, #0]
 80094ae:	430a      	orrs	r2, r1
 80094b0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80094b2:	687b      	ldr	r3, [r7, #4]
 80094b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80094b6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80094ba:	d10a      	bne.n	80094d2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80094bc:	687b      	ldr	r3, [r7, #4]
 80094be:	681b      	ldr	r3, [r3, #0]
 80094c0:	685b      	ldr	r3, [r3, #4]
 80094c2:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80094c6:	687b      	ldr	r3, [r7, #4]
 80094c8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80094ca:	687b      	ldr	r3, [r7, #4]
 80094cc:	681b      	ldr	r3, [r3, #0]
 80094ce:	430a      	orrs	r2, r1
 80094d0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80094d2:	687b      	ldr	r3, [r7, #4]
 80094d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80094d6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80094da:	2b00      	cmp	r3, #0
 80094dc:	d00a      	beq.n	80094f4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80094de:	687b      	ldr	r3, [r7, #4]
 80094e0:	681b      	ldr	r3, [r3, #0]
 80094e2:	685b      	ldr	r3, [r3, #4]
 80094e4:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80094e8:	687b      	ldr	r3, [r7, #4]
 80094ea:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80094ec:	687b      	ldr	r3, [r7, #4]
 80094ee:	681b      	ldr	r3, [r3, #0]
 80094f0:	430a      	orrs	r2, r1
 80094f2:	605a      	str	r2, [r3, #4]
  }
}
 80094f4:	bf00      	nop
 80094f6:	370c      	adds	r7, #12
 80094f8:	46bd      	mov	sp, r7
 80094fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094fe:	4770      	bx	lr

08009500 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8009500:	b580      	push	{r7, lr}
 8009502:	b086      	sub	sp, #24
 8009504:	af02      	add	r7, sp, #8
 8009506:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009508:	687b      	ldr	r3, [r7, #4]
 800950a:	2200      	movs	r2, #0
 800950c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8009510:	f7fb ffa0 	bl	8005454 <HAL_GetTick>
 8009514:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8009516:	687b      	ldr	r3, [r7, #4]
 8009518:	681b      	ldr	r3, [r3, #0]
 800951a:	681b      	ldr	r3, [r3, #0]
 800951c:	f003 0308 	and.w	r3, r3, #8
 8009520:	2b08      	cmp	r3, #8
 8009522:	d10e      	bne.n	8009542 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009524:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8009528:	9300      	str	r3, [sp, #0]
 800952a:	68fb      	ldr	r3, [r7, #12]
 800952c:	2200      	movs	r2, #0
 800952e:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8009532:	6878      	ldr	r0, [r7, #4]
 8009534:	f000 f82d 	bl	8009592 <UART_WaitOnFlagUntilTimeout>
 8009538:	4603      	mov	r3, r0
 800953a:	2b00      	cmp	r3, #0
 800953c:	d001      	beq.n	8009542 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800953e:	2303      	movs	r3, #3
 8009540:	e023      	b.n	800958a <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8009542:	687b      	ldr	r3, [r7, #4]
 8009544:	681b      	ldr	r3, [r3, #0]
 8009546:	681b      	ldr	r3, [r3, #0]
 8009548:	f003 0304 	and.w	r3, r3, #4
 800954c:	2b04      	cmp	r3, #4
 800954e:	d10e      	bne.n	800956e <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009550:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8009554:	9300      	str	r3, [sp, #0]
 8009556:	68fb      	ldr	r3, [r7, #12]
 8009558:	2200      	movs	r2, #0
 800955a:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800955e:	6878      	ldr	r0, [r7, #4]
 8009560:	f000 f817 	bl	8009592 <UART_WaitOnFlagUntilTimeout>
 8009564:	4603      	mov	r3, r0
 8009566:	2b00      	cmp	r3, #0
 8009568:	d001      	beq.n	800956e <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800956a:	2303      	movs	r3, #3
 800956c:	e00d      	b.n	800958a <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800956e:	687b      	ldr	r3, [r7, #4]
 8009570:	2220      	movs	r2, #32
 8009572:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8009574:	687b      	ldr	r3, [r7, #4]
 8009576:	2220      	movs	r2, #32
 8009578:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800957a:	687b      	ldr	r3, [r7, #4]
 800957c:	2200      	movs	r2, #0
 800957e:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8009580:	687b      	ldr	r3, [r7, #4]
 8009582:	2200      	movs	r2, #0
 8009584:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8009588:	2300      	movs	r3, #0
}
 800958a:	4618      	mov	r0, r3
 800958c:	3710      	adds	r7, #16
 800958e:	46bd      	mov	sp, r7
 8009590:	bd80      	pop	{r7, pc}

08009592 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8009592:	b580      	push	{r7, lr}
 8009594:	b084      	sub	sp, #16
 8009596:	af00      	add	r7, sp, #0
 8009598:	60f8      	str	r0, [r7, #12]
 800959a:	60b9      	str	r1, [r7, #8]
 800959c:	603b      	str	r3, [r7, #0]
 800959e:	4613      	mov	r3, r2
 80095a0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80095a2:	e05e      	b.n	8009662 <UART_WaitOnFlagUntilTimeout+0xd0>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80095a4:	69bb      	ldr	r3, [r7, #24]
 80095a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80095aa:	d05a      	beq.n	8009662 <UART_WaitOnFlagUntilTimeout+0xd0>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80095ac:	f7fb ff52 	bl	8005454 <HAL_GetTick>
 80095b0:	4602      	mov	r2, r0
 80095b2:	683b      	ldr	r3, [r7, #0]
 80095b4:	1ad3      	subs	r3, r2, r3
 80095b6:	69ba      	ldr	r2, [r7, #24]
 80095b8:	429a      	cmp	r2, r3
 80095ba:	d302      	bcc.n	80095c2 <UART_WaitOnFlagUntilTimeout+0x30>
 80095bc:	69bb      	ldr	r3, [r7, #24]
 80095be:	2b00      	cmp	r3, #0
 80095c0:	d11b      	bne.n	80095fa <UART_WaitOnFlagUntilTimeout+0x68>
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80095c2:	68fb      	ldr	r3, [r7, #12]
 80095c4:	681b      	ldr	r3, [r3, #0]
 80095c6:	681a      	ldr	r2, [r3, #0]
 80095c8:	68fb      	ldr	r3, [r7, #12]
 80095ca:	681b      	ldr	r3, [r3, #0]
 80095cc:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80095d0:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80095d2:	68fb      	ldr	r3, [r7, #12]
 80095d4:	681b      	ldr	r3, [r3, #0]
 80095d6:	689a      	ldr	r2, [r3, #8]
 80095d8:	68fb      	ldr	r3, [r7, #12]
 80095da:	681b      	ldr	r3, [r3, #0]
 80095dc:	f022 0201 	bic.w	r2, r2, #1
 80095e0:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 80095e2:	68fb      	ldr	r3, [r7, #12]
 80095e4:	2220      	movs	r2, #32
 80095e6:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 80095e8:	68fb      	ldr	r3, [r7, #12]
 80095ea:	2220      	movs	r2, #32
 80095ec:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 80095ee:	68fb      	ldr	r3, [r7, #12]
 80095f0:	2200      	movs	r2, #0
 80095f2:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 80095f6:	2303      	movs	r3, #3
 80095f8:	e043      	b.n	8009682 <UART_WaitOnFlagUntilTimeout+0xf0>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80095fa:	68fb      	ldr	r3, [r7, #12]
 80095fc:	681b      	ldr	r3, [r3, #0]
 80095fe:	681b      	ldr	r3, [r3, #0]
 8009600:	f003 0304 	and.w	r3, r3, #4
 8009604:	2b00      	cmp	r3, #0
 8009606:	d02c      	beq.n	8009662 <UART_WaitOnFlagUntilTimeout+0xd0>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8009608:	68fb      	ldr	r3, [r7, #12]
 800960a:	681b      	ldr	r3, [r3, #0]
 800960c:	69db      	ldr	r3, [r3, #28]
 800960e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8009612:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8009616:	d124      	bne.n	8009662 <UART_WaitOnFlagUntilTimeout+0xd0>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8009618:	68fb      	ldr	r3, [r7, #12]
 800961a:	681b      	ldr	r3, [r3, #0]
 800961c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8009620:	621a      	str	r2, [r3, #32]
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8009622:	68fb      	ldr	r3, [r7, #12]
 8009624:	681b      	ldr	r3, [r3, #0]
 8009626:	681a      	ldr	r2, [r3, #0]
 8009628:	68fb      	ldr	r3, [r7, #12]
 800962a:	681b      	ldr	r3, [r3, #0]
 800962c:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8009630:	601a      	str	r2, [r3, #0]
#endif
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009632:	68fb      	ldr	r3, [r7, #12]
 8009634:	681b      	ldr	r3, [r3, #0]
 8009636:	689a      	ldr	r2, [r3, #8]
 8009638:	68fb      	ldr	r3, [r7, #12]
 800963a:	681b      	ldr	r3, [r3, #0]
 800963c:	f022 0201 	bic.w	r2, r2, #1
 8009640:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8009642:	68fb      	ldr	r3, [r7, #12]
 8009644:	2220      	movs	r2, #32
 8009646:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8009648:	68fb      	ldr	r3, [r7, #12]
 800964a:	2220      	movs	r2, #32
 800964c:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800964e:	68fb      	ldr	r3, [r7, #12]
 8009650:	2220      	movs	r2, #32
 8009652:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009656:	68fb      	ldr	r3, [r7, #12]
 8009658:	2200      	movs	r2, #0
 800965a:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 800965e:	2303      	movs	r3, #3
 8009660:	e00f      	b.n	8009682 <UART_WaitOnFlagUntilTimeout+0xf0>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009662:	68fb      	ldr	r3, [r7, #12]
 8009664:	681b      	ldr	r3, [r3, #0]
 8009666:	69da      	ldr	r2, [r3, #28]
 8009668:	68bb      	ldr	r3, [r7, #8]
 800966a:	4013      	ands	r3, r2
 800966c:	68ba      	ldr	r2, [r7, #8]
 800966e:	429a      	cmp	r2, r3
 8009670:	bf0c      	ite	eq
 8009672:	2301      	moveq	r3, #1
 8009674:	2300      	movne	r3, #0
 8009676:	b2db      	uxtb	r3, r3
 8009678:	461a      	mov	r2, r3
 800967a:	79fb      	ldrb	r3, [r7, #7]
 800967c:	429a      	cmp	r2, r3
 800967e:	d091      	beq.n	80095a4 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8009680:	2300      	movs	r3, #0
}
 8009682:	4618      	mov	r0, r3
 8009684:	3710      	adds	r7, #16
 8009686:	46bd      	mov	sp, r7
 8009688:	bd80      	pop	{r7, pc}
	...

0800968c <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800968c:	b580      	push	{r7, lr}
 800968e:	b084      	sub	sp, #16
 8009690:	af00      	add	r7, sp, #0
 8009692:	60f8      	str	r0, [r7, #12]
 8009694:	60b9      	str	r1, [r7, #8]
 8009696:	4613      	mov	r3, r2
 8009698:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800969a:	68fb      	ldr	r3, [r7, #12]
 800969c:	68ba      	ldr	r2, [r7, #8]
 800969e:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize = Size;
 80096a0:	68fb      	ldr	r3, [r7, #12]
 80096a2:	88fa      	ldrh	r2, [r7, #6]
 80096a4:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80096a8:	68fb      	ldr	r3, [r7, #12]
 80096aa:	2200      	movs	r2, #0
 80096ac:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80096b0:	68fb      	ldr	r3, [r7, #12]
 80096b2:	2222      	movs	r2, #34	; 0x22
 80096b4:	67da      	str	r2, [r3, #124]	; 0x7c

  if (huart->hdmarx != NULL)
 80096b6:	68fb      	ldr	r3, [r7, #12]
 80096b8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80096ba:	2b00      	cmp	r3, #0
 80096bc:	d02b      	beq.n	8009716 <UART_Start_Receive_DMA+0x8a>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 80096be:	68fb      	ldr	r3, [r7, #12]
 80096c0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80096c2:	4a25      	ldr	r2, [pc, #148]	; (8009758 <UART_Start_Receive_DMA+0xcc>)
 80096c4:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 80096c6:	68fb      	ldr	r3, [r7, #12]
 80096c8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80096ca:	4a24      	ldr	r2, [pc, #144]	; (800975c <UART_Start_Receive_DMA+0xd0>)
 80096cc:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 80096ce:	68fb      	ldr	r3, [r7, #12]
 80096d0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80096d2:	4a23      	ldr	r2, [pc, #140]	; (8009760 <UART_Start_Receive_DMA+0xd4>)
 80096d4:	635a      	str	r2, [r3, #52]	; 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 80096d6:	68fb      	ldr	r3, [r7, #12]
 80096d8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80096da:	2200      	movs	r2, #0
 80096dc:	639a      	str	r2, [r3, #56]	; 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 80096de:	68fb      	ldr	r3, [r7, #12]
 80096e0:	6f18      	ldr	r0, [r3, #112]	; 0x70
 80096e2:	68fb      	ldr	r3, [r7, #12]
 80096e4:	681b      	ldr	r3, [r3, #0]
 80096e6:	3324      	adds	r3, #36	; 0x24
 80096e8:	4619      	mov	r1, r3
 80096ea:	68fb      	ldr	r3, [r7, #12]
 80096ec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80096ee:	461a      	mov	r2, r3
 80096f0:	88fb      	ldrh	r3, [r7, #6]
 80096f2:	f7fc f8cd 	bl	8005890 <HAL_DMA_Start_IT>
 80096f6:	4603      	mov	r3, r0
 80096f8:	2b00      	cmp	r3, #0
 80096fa:	d00c      	beq.n	8009716 <UART_Start_Receive_DMA+0x8a>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 80096fc:	68fb      	ldr	r3, [r7, #12]
 80096fe:	2210      	movs	r2, #16
 8009700:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      __HAL_UNLOCK(huart);
 8009704:	68fb      	ldr	r3, [r7, #12]
 8009706:	2200      	movs	r2, #0
 8009708:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

      /* Restore huart->gState to ready */
      huart->gState = HAL_UART_STATE_READY;
 800970c:	68fb      	ldr	r3, [r7, #12]
 800970e:	2220      	movs	r2, #32
 8009710:	679a      	str	r2, [r3, #120]	; 0x78

      return HAL_ERROR;
 8009712:	2301      	movs	r3, #1
 8009714:	e01c      	b.n	8009750 <UART_Start_Receive_DMA+0xc4>
    }
  }
  __HAL_UNLOCK(huart);
 8009716:	68fb      	ldr	r3, [r7, #12]
 8009718:	2200      	movs	r2, #0
 800971a:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  /* Enable the UART Parity Error Interrupt */
  SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800971e:	68fb      	ldr	r3, [r7, #12]
 8009720:	681b      	ldr	r3, [r3, #0]
 8009722:	681a      	ldr	r2, [r3, #0]
 8009724:	68fb      	ldr	r3, [r7, #12]
 8009726:	681b      	ldr	r3, [r3, #0]
 8009728:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800972c:	601a      	str	r2, [r3, #0]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800972e:	68fb      	ldr	r3, [r7, #12]
 8009730:	681b      	ldr	r3, [r3, #0]
 8009732:	689a      	ldr	r2, [r3, #8]
 8009734:	68fb      	ldr	r3, [r7, #12]
 8009736:	681b      	ldr	r3, [r3, #0]
 8009738:	f042 0201 	orr.w	r2, r2, #1
 800973c:	609a      	str	r2, [r3, #8]

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800973e:	68fb      	ldr	r3, [r7, #12]
 8009740:	681b      	ldr	r3, [r3, #0]
 8009742:	689a      	ldr	r2, [r3, #8]
 8009744:	68fb      	ldr	r3, [r7, #12]
 8009746:	681b      	ldr	r3, [r3, #0]
 8009748:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800974c:	609a      	str	r2, [r3, #8]

  return HAL_OK;
 800974e:	2300      	movs	r3, #0
}
 8009750:	4618      	mov	r0, r3
 8009752:	3710      	adds	r7, #16
 8009754:	46bd      	mov	sp, r7
 8009756:	bd80      	pop	{r7, pc}
 8009758:	0800985d 	.word	0x0800985d
 800975c:	080098f5 	.word	0x080098f5
 8009760:	0800992d 	.word	0x0800992d

08009764 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8009764:	b480      	push	{r7}
 8009766:	b083      	sub	sp, #12
 8009768:	af00      	add	r7, sp, #0
 800976a:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
#else
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800976c:	687b      	ldr	r3, [r7, #4]
 800976e:	681b      	ldr	r3, [r3, #0]
 8009770:	681a      	ldr	r2, [r3, #0]
 8009772:	687b      	ldr	r3, [r7, #4]
 8009774:	681b      	ldr	r3, [r3, #0]
 8009776:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 800977a:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800977c:	687b      	ldr	r3, [r7, #4]
 800977e:	2220      	movs	r2, #32
 8009780:	679a      	str	r2, [r3, #120]	; 0x78
}
 8009782:	bf00      	nop
 8009784:	370c      	adds	r7, #12
 8009786:	46bd      	mov	sp, r7
 8009788:	f85d 7b04 	ldr.w	r7, [sp], #4
 800978c:	4770      	bx	lr

0800978e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800978e:	b480      	push	{r7}
 8009790:	b083      	sub	sp, #12
 8009792:	af00      	add	r7, sp, #0
 8009794:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009796:	687b      	ldr	r3, [r7, #4]
 8009798:	681b      	ldr	r3, [r3, #0]
 800979a:	681a      	ldr	r2, [r3, #0]
 800979c:	687b      	ldr	r3, [r7, #4]
 800979e:	681b      	ldr	r3, [r3, #0]
 80097a0:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80097a4:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80097a6:	687b      	ldr	r3, [r7, #4]
 80097a8:	681b      	ldr	r3, [r3, #0]
 80097aa:	689a      	ldr	r2, [r3, #8]
 80097ac:	687b      	ldr	r3, [r7, #4]
 80097ae:	681b      	ldr	r3, [r3, #0]
 80097b0:	f022 0201 	bic.w	r2, r2, #1
 80097b4:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80097b6:	687b      	ldr	r3, [r7, #4]
 80097b8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80097ba:	2b01      	cmp	r3, #1
 80097bc:	d107      	bne.n	80097ce <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80097be:	687b      	ldr	r3, [r7, #4]
 80097c0:	681b      	ldr	r3, [r3, #0]
 80097c2:	681a      	ldr	r2, [r3, #0]
 80097c4:	687b      	ldr	r3, [r7, #4]
 80097c6:	681b      	ldr	r3, [r3, #0]
 80097c8:	f022 0210 	bic.w	r2, r2, #16
 80097cc:	601a      	str	r2, [r3, #0]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80097ce:	687b      	ldr	r3, [r7, #4]
 80097d0:	2220      	movs	r2, #32
 80097d2:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80097d4:	687b      	ldr	r3, [r7, #4]
 80097d6:	2200      	movs	r2, #0
 80097d8:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80097da:	687b      	ldr	r3, [r7, #4]
 80097dc:	2200      	movs	r2, #0
 80097de:	665a      	str	r2, [r3, #100]	; 0x64
}
 80097e0:	bf00      	nop
 80097e2:	370c      	adds	r7, #12
 80097e4:	46bd      	mov	sp, r7
 80097e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097ea:	4770      	bx	lr

080097ec <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 80097ec:	b580      	push	{r7, lr}
 80097ee:	b084      	sub	sp, #16
 80097f0:	af00      	add	r7, sp, #0
 80097f2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80097f4:	687b      	ldr	r3, [r7, #4]
 80097f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80097f8:	60fb      	str	r3, [r7, #12]

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 80097fa:	687b      	ldr	r3, [r7, #4]
 80097fc:	681b      	ldr	r3, [r3, #0]
 80097fe:	681b      	ldr	r3, [r3, #0]
 8009800:	f003 0320 	and.w	r3, r3, #32
 8009804:	2b00      	cmp	r3, #0
 8009806:	d114      	bne.n	8009832 <UART_DMATransmitCplt+0x46>
  {
    huart->TxXferCount = 0U;
 8009808:	68fb      	ldr	r3, [r7, #12]
 800980a:	2200      	movs	r2, #0
 800980c:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8009810:	68fb      	ldr	r3, [r7, #12]
 8009812:	681b      	ldr	r3, [r3, #0]
 8009814:	689a      	ldr	r2, [r3, #8]
 8009816:	68fb      	ldr	r3, [r7, #12]
 8009818:	681b      	ldr	r3, [r3, #0]
 800981a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800981e:	609a      	str	r2, [r3, #8]

    /* Enable the UART Transmit Complete Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8009820:	68fb      	ldr	r3, [r7, #12]
 8009822:	681b      	ldr	r3, [r3, #0]
 8009824:	681a      	ldr	r2, [r3, #0]
 8009826:	68fb      	ldr	r3, [r7, #12]
 8009828:	681b      	ldr	r3, [r3, #0]
 800982a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800982e:	601a      	str	r2, [r3, #0]
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8009830:	e002      	b.n	8009838 <UART_DMATransmitCplt+0x4c>
    HAL_UART_TxCpltCallback(huart);
 8009832:	68f8      	ldr	r0, [r7, #12]
 8009834:	f7ff fb46 	bl	8008ec4 <HAL_UART_TxCpltCallback>
}
 8009838:	bf00      	nop
 800983a:	3710      	adds	r7, #16
 800983c:	46bd      	mov	sp, r7
 800983e:	bd80      	pop	{r7, pc}

08009840 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8009840:	b580      	push	{r7, lr}
 8009842:	b084      	sub	sp, #16
 8009844:	af00      	add	r7, sp, #0
 8009846:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009848:	687b      	ldr	r3, [r7, #4]
 800984a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800984c:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 800984e:	68f8      	ldr	r0, [r7, #12]
 8009850:	f7fb fc66 	bl	8005120 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009854:	bf00      	nop
 8009856:	3710      	adds	r7, #16
 8009858:	46bd      	mov	sp, r7
 800985a:	bd80      	pop	{r7, pc}

0800985c <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800985c:	b580      	push	{r7, lr}
 800985e:	b084      	sub	sp, #16
 8009860:	af00      	add	r7, sp, #0
 8009862:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009864:	687b      	ldr	r3, [r7, #4]
 8009866:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009868:	60fb      	str	r3, [r7, #12]

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800986a:	687b      	ldr	r3, [r7, #4]
 800986c:	681b      	ldr	r3, [r3, #0]
 800986e:	681b      	ldr	r3, [r3, #0]
 8009870:	f003 0320 	and.w	r3, r3, #32
 8009874:	2b00      	cmp	r3, #0
 8009876:	d12a      	bne.n	80098ce <UART_DMAReceiveCplt+0x72>
  {
    huart->RxXferCount = 0U;
 8009878:	68fb      	ldr	r3, [r7, #12]
 800987a:	2200      	movs	r2, #0
 800987c:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009880:	68fb      	ldr	r3, [r7, #12]
 8009882:	681b      	ldr	r3, [r3, #0]
 8009884:	681a      	ldr	r2, [r3, #0]
 8009886:	68fb      	ldr	r3, [r7, #12]
 8009888:	681b      	ldr	r3, [r3, #0]
 800988a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800988e:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009890:	68fb      	ldr	r3, [r7, #12]
 8009892:	681b      	ldr	r3, [r3, #0]
 8009894:	689a      	ldr	r2, [r3, #8]
 8009896:	68fb      	ldr	r3, [r7, #12]
 8009898:	681b      	ldr	r3, [r3, #0]
 800989a:	f022 0201 	bic.w	r2, r2, #1
 800989e:	609a      	str	r2, [r3, #8]

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80098a0:	68fb      	ldr	r3, [r7, #12]
 80098a2:	681b      	ldr	r3, [r3, #0]
 80098a4:	689a      	ldr	r2, [r3, #8]
 80098a6:	68fb      	ldr	r3, [r7, #12]
 80098a8:	681b      	ldr	r3, [r3, #0]
 80098aa:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80098ae:	609a      	str	r2, [r3, #8]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80098b0:	68fb      	ldr	r3, [r7, #12]
 80098b2:	2220      	movs	r2, #32
 80098b4:	67da      	str	r2, [r3, #124]	; 0x7c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80098b6:	68fb      	ldr	r3, [r7, #12]
 80098b8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80098ba:	2b01      	cmp	r3, #1
 80098bc:	d107      	bne.n	80098ce <UART_DMAReceiveCplt+0x72>
    {
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80098be:	68fb      	ldr	r3, [r7, #12]
 80098c0:	681b      	ldr	r3, [r3, #0]
 80098c2:	681a      	ldr	r2, [r3, #0]
 80098c4:	68fb      	ldr	r3, [r7, #12]
 80098c6:	681b      	ldr	r3, [r3, #0]
 80098c8:	f022 0210 	bic.w	r2, r2, #16
 80098cc:	601a      	str	r2, [r3, #0]
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80098ce:	68fb      	ldr	r3, [r7, #12]
 80098d0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80098d2:	2b01      	cmp	r3, #1
 80098d4:	d107      	bne.n	80098e6 <UART_DMAReceiveCplt+0x8a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80098d6:	68fb      	ldr	r3, [r7, #12]
 80098d8:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 80098dc:	4619      	mov	r1, r3
 80098de:	68f8      	ldr	r0, [r7, #12]
 80098e0:	f7ff fb04 	bl	8008eec <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80098e4:	e002      	b.n	80098ec <UART_DMAReceiveCplt+0x90>
    HAL_UART_RxCpltCallback(huart);
 80098e6:	68f8      	ldr	r0, [r7, #12]
 80098e8:	f7fb fc2a 	bl	8005140 <HAL_UART_RxCpltCallback>
}
 80098ec:	bf00      	nop
 80098ee:	3710      	adds	r7, #16
 80098f0:	46bd      	mov	sp, r7
 80098f2:	bd80      	pop	{r7, pc}

080098f4 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80098f4:	b580      	push	{r7, lr}
 80098f6:	b084      	sub	sp, #16
 80098f8:	af00      	add	r7, sp, #0
 80098fa:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80098fc:	687b      	ldr	r3, [r7, #4]
 80098fe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009900:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009902:	68fb      	ldr	r3, [r7, #12]
 8009904:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009906:	2b01      	cmp	r3, #1
 8009908:	d109      	bne.n	800991e <UART_DMARxHalfCplt+0x2a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize/2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize/2U);
 800990a:	68fb      	ldr	r3, [r7, #12]
 800990c:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8009910:	085b      	lsrs	r3, r3, #1
 8009912:	b29b      	uxth	r3, r3
 8009914:	4619      	mov	r1, r3
 8009916:	68f8      	ldr	r0, [r7, #12]
 8009918:	f7ff fae8 	bl	8008eec <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800991c:	e002      	b.n	8009924 <UART_DMARxHalfCplt+0x30>
    HAL_UART_RxHalfCpltCallback(huart);
 800991e:	68f8      	ldr	r0, [r7, #12]
 8009920:	f7ff fada 	bl	8008ed8 <HAL_UART_RxHalfCpltCallback>
}
 8009924:	bf00      	nop
 8009926:	3710      	adds	r7, #16
 8009928:	46bd      	mov	sp, r7
 800992a:	bd80      	pop	{r7, pc}

0800992c <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800992c:	b580      	push	{r7, lr}
 800992e:	b086      	sub	sp, #24
 8009930:	af00      	add	r7, sp, #0
 8009932:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009934:	687b      	ldr	r3, [r7, #4]
 8009936:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009938:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800993a:	697b      	ldr	r3, [r7, #20]
 800993c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800993e:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8009940:	697b      	ldr	r3, [r7, #20]
 8009942:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8009944:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8009946:	697b      	ldr	r3, [r7, #20]
 8009948:	681b      	ldr	r3, [r3, #0]
 800994a:	689b      	ldr	r3, [r3, #8]
 800994c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009950:	2b80      	cmp	r3, #128	; 0x80
 8009952:	d109      	bne.n	8009968 <UART_DMAError+0x3c>
 8009954:	693b      	ldr	r3, [r7, #16]
 8009956:	2b21      	cmp	r3, #33	; 0x21
 8009958:	d106      	bne.n	8009968 <UART_DMAError+0x3c>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 800995a:	697b      	ldr	r3, [r7, #20]
 800995c:	2200      	movs	r2, #0
 800995e:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    UART_EndTxTransfer(huart);
 8009962:	6978      	ldr	r0, [r7, #20]
 8009964:	f7ff fefe 	bl	8009764 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8009968:	697b      	ldr	r3, [r7, #20]
 800996a:	681b      	ldr	r3, [r3, #0]
 800996c:	689b      	ldr	r3, [r3, #8]
 800996e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009972:	2b40      	cmp	r3, #64	; 0x40
 8009974:	d109      	bne.n	800998a <UART_DMAError+0x5e>
 8009976:	68fb      	ldr	r3, [r7, #12]
 8009978:	2b22      	cmp	r3, #34	; 0x22
 800997a:	d106      	bne.n	800998a <UART_DMAError+0x5e>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 800997c:	697b      	ldr	r3, [r7, #20]
 800997e:	2200      	movs	r2, #0
 8009980:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    UART_EndRxTransfer(huart);
 8009984:	6978      	ldr	r0, [r7, #20]
 8009986:	f7ff ff02 	bl	800978e <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800998a:	697b      	ldr	r3, [r7, #20]
 800998c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8009990:	f043 0210 	orr.w	r2, r3, #16
 8009994:	697b      	ldr	r3, [r7, #20]
 8009996:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800999a:	6978      	ldr	r0, [r7, #20]
 800999c:	f7fb fc06 	bl	80051ac <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80099a0:	bf00      	nop
 80099a2:	3718      	adds	r7, #24
 80099a4:	46bd      	mov	sp, r7
 80099a6:	bd80      	pop	{r7, pc}

080099a8 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80099a8:	b580      	push	{r7, lr}
 80099aa:	b084      	sub	sp, #16
 80099ac:	af00      	add	r7, sp, #0
 80099ae:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80099b0:	687b      	ldr	r3, [r7, #4]
 80099b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80099b4:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80099b6:	68fb      	ldr	r3, [r7, #12]
 80099b8:	2200      	movs	r2, #0
 80099ba:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 80099be:	68fb      	ldr	r3, [r7, #12]
 80099c0:	2200      	movs	r2, #0
 80099c2:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80099c6:	68f8      	ldr	r0, [r7, #12]
 80099c8:	f7fb fbf0 	bl	80051ac <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80099cc:	bf00      	nop
 80099ce:	3710      	adds	r7, #16
 80099d0:	46bd      	mov	sp, r7
 80099d2:	bd80      	pop	{r7, pc}

080099d4 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80099d4:	b580      	push	{r7, lr}
 80099d6:	b082      	sub	sp, #8
 80099d8:	af00      	add	r7, sp, #0
 80099da:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80099dc:	687b      	ldr	r3, [r7, #4]
 80099de:	681b      	ldr	r3, [r3, #0]
 80099e0:	681a      	ldr	r2, [r3, #0]
 80099e2:	687b      	ldr	r3, [r7, #4]
 80099e4:	681b      	ldr	r3, [r3, #0]
 80099e6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80099ea:	601a      	str	r2, [r3, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80099ec:	687b      	ldr	r3, [r7, #4]
 80099ee:	2220      	movs	r2, #32
 80099f0:	679a      	str	r2, [r3, #120]	; 0x78

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80099f2:	687b      	ldr	r3, [r7, #4]
 80099f4:	2200      	movs	r2, #0
 80099f6:	669a      	str	r2, [r3, #104]	; 0x68
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80099f8:	6878      	ldr	r0, [r7, #4]
 80099fa:	f7ff fa63 	bl	8008ec4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80099fe:	bf00      	nop
 8009a00:	3708      	adds	r7, #8
 8009a02:	46bd      	mov	sp, r7
 8009a04:	bd80      	pop	{r7, pc}

08009a06 <HAL_RS485Ex_Init>:
  *       oversampling rate).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RS485Ex_Init(UART_HandleTypeDef *huart, uint32_t Polarity, uint32_t AssertionTime,
                                   uint32_t DeassertionTime)
{
 8009a06:	b580      	push	{r7, lr}
 8009a08:	b086      	sub	sp, #24
 8009a0a:	af00      	add	r7, sp, #0
 8009a0c:	60f8      	str	r0, [r7, #12]
 8009a0e:	60b9      	str	r1, [r7, #8]
 8009a10:	607a      	str	r2, [r7, #4]
 8009a12:	603b      	str	r3, [r7, #0]
  uint32_t temp;

  /* Check the UART handle allocation */
  if (huart == NULL)
 8009a14:	68fb      	ldr	r3, [r7, #12]
 8009a16:	2b00      	cmp	r3, #0
 8009a18:	d101      	bne.n	8009a1e <HAL_RS485Ex_Init+0x18>
  {
    return HAL_ERROR;
 8009a1a:	2301      	movs	r3, #1
 8009a1c:	e056      	b.n	8009acc <HAL_RS485Ex_Init+0xc6>
  assert_param(IS_UART_ASSERTIONTIME(AssertionTime));

  /* Check the Driver Enable deassertion time */
  assert_param(IS_UART_DEASSERTIONTIME(DeassertionTime));

  if (huart->gState == HAL_UART_STATE_RESET)
 8009a1e:	68fb      	ldr	r3, [r7, #12]
 8009a20:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8009a22:	2b00      	cmp	r3, #0
 8009a24:	d106      	bne.n	8009a34 <HAL_RS485Ex_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8009a26:	68fb      	ldr	r3, [r7, #12]
 8009a28:	2200      	movs	r2, #0
 8009a2a:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX */
    HAL_UART_MspInit(huart);
 8009a2e:	68f8      	ldr	r0, [r7, #12]
 8009a30:	f7fb fa36 	bl	8004ea0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8009a34:	68fb      	ldr	r3, [r7, #12]
 8009a36:	2224      	movs	r2, #36	; 0x24
 8009a38:	679a      	str	r2, [r3, #120]	; 0x78

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 8009a3a:	68fb      	ldr	r3, [r7, #12]
 8009a3c:	681b      	ldr	r3, [r3, #0]
 8009a3e:	681a      	ldr	r2, [r3, #0]
 8009a40:	68fb      	ldr	r3, [r7, #12]
 8009a42:	681b      	ldr	r3, [r3, #0]
 8009a44:	f022 0201 	bic.w	r2, r2, #1
 8009a48:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8009a4a:	68f8      	ldr	r0, [r7, #12]
 8009a4c:	f7ff fa5a 	bl	8008f04 <UART_SetConfig>
 8009a50:	4603      	mov	r3, r0
 8009a52:	2b01      	cmp	r3, #1
 8009a54:	d101      	bne.n	8009a5a <HAL_RS485Ex_Init+0x54>
  {
    return HAL_ERROR;
 8009a56:	2301      	movs	r3, #1
 8009a58:	e038      	b.n	8009acc <HAL_RS485Ex_Init+0xc6>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8009a5a:	68fb      	ldr	r3, [r7, #12]
 8009a5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009a5e:	2b00      	cmp	r3, #0
 8009a60:	d002      	beq.n	8009a68 <HAL_RS485Ex_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 8009a62:	68f8      	ldr	r0, [r7, #12]
 8009a64:	f7ff fcaa 	bl	80093bc <UART_AdvFeatureConfig>
  }

  /* Enable the Driver Enable mode by setting the DEM bit in the CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_DEM);
 8009a68:	68fb      	ldr	r3, [r7, #12]
 8009a6a:	681b      	ldr	r3, [r3, #0]
 8009a6c:	689a      	ldr	r2, [r3, #8]
 8009a6e:	68fb      	ldr	r3, [r7, #12]
 8009a70:	681b      	ldr	r3, [r3, #0]
 8009a72:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8009a76:	609a      	str	r2, [r3, #8]

  /* Set the Driver Enable polarity */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_DEP, Polarity);
 8009a78:	68fb      	ldr	r3, [r7, #12]
 8009a7a:	681b      	ldr	r3, [r3, #0]
 8009a7c:	689b      	ldr	r3, [r3, #8]
 8009a7e:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8009a82:	68fb      	ldr	r3, [r7, #12]
 8009a84:	681b      	ldr	r3, [r3, #0]
 8009a86:	68ba      	ldr	r2, [r7, #8]
 8009a88:	430a      	orrs	r2, r1
 8009a8a:	609a      	str	r2, [r3, #8]

  /* Set the Driver Enable assertion and deassertion times */
  temp = (AssertionTime << UART_CR1_DEAT_ADDRESS_LSB_POS);
 8009a8c:	687b      	ldr	r3, [r7, #4]
 8009a8e:	055b      	lsls	r3, r3, #21
 8009a90:	617b      	str	r3, [r7, #20]
  temp |= (DeassertionTime << UART_CR1_DEDT_ADDRESS_LSB_POS);
 8009a92:	683b      	ldr	r3, [r7, #0]
 8009a94:	041b      	lsls	r3, r3, #16
 8009a96:	697a      	ldr	r2, [r7, #20]
 8009a98:	4313      	orrs	r3, r2
 8009a9a:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, (USART_CR1_DEDT | USART_CR1_DEAT), temp);
 8009a9c:	68fb      	ldr	r3, [r7, #12]
 8009a9e:	681b      	ldr	r3, [r3, #0]
 8009aa0:	681b      	ldr	r3, [r3, #0]
 8009aa2:	f023 737f 	bic.w	r3, r3, #66846720	; 0x3fc0000
 8009aa6:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8009aaa:	68fa      	ldr	r2, [r7, #12]
 8009aac:	6812      	ldr	r2, [r2, #0]
 8009aae:	6979      	ldr	r1, [r7, #20]
 8009ab0:	430b      	orrs	r3, r1
 8009ab2:	6013      	str	r3, [r2, #0]

  /* Enable the Peripheral */
  __HAL_UART_ENABLE(huart);
 8009ab4:	68fb      	ldr	r3, [r7, #12]
 8009ab6:	681b      	ldr	r3, [r3, #0]
 8009ab8:	681a      	ldr	r2, [r3, #0]
 8009aba:	68fb      	ldr	r3, [r7, #12]
 8009abc:	681b      	ldr	r3, [r3, #0]
 8009abe:	f042 0201 	orr.w	r2, r2, #1
 8009ac2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8009ac4:	68f8      	ldr	r0, [r7, #12]
 8009ac6:	f7ff fd1b 	bl	8009500 <UART_CheckIdleState>
 8009aca:	4603      	mov	r3, r0
}
 8009acc:	4618      	mov	r0, r3
 8009ace:	3718      	adds	r7, #24
 8009ad0:	46bd      	mov	sp, r7
 8009ad2:	bd80      	pop	{r7, pc}

08009ad4 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8009ad4:	b480      	push	{r7}
 8009ad6:	b083      	sub	sp, #12
 8009ad8:	af00      	add	r7, sp, #0
 8009ada:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8009adc:	bf00      	nop
 8009ade:	370c      	adds	r7, #12
 8009ae0:	46bd      	mov	sp, r7
 8009ae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ae6:	4770      	bx	lr

08009ae8 <__errno>:
 8009ae8:	4b01      	ldr	r3, [pc, #4]	; (8009af0 <__errno+0x8>)
 8009aea:	6818      	ldr	r0, [r3, #0]
 8009aec:	4770      	bx	lr
 8009aee:	bf00      	nop
 8009af0:	20000054 	.word	0x20000054

08009af4 <__libc_init_array>:
 8009af4:	b570      	push	{r4, r5, r6, lr}
 8009af6:	4d0d      	ldr	r5, [pc, #52]	; (8009b2c <__libc_init_array+0x38>)
 8009af8:	4c0d      	ldr	r4, [pc, #52]	; (8009b30 <__libc_init_array+0x3c>)
 8009afa:	1b64      	subs	r4, r4, r5
 8009afc:	10a4      	asrs	r4, r4, #2
 8009afe:	2600      	movs	r6, #0
 8009b00:	42a6      	cmp	r6, r4
 8009b02:	d109      	bne.n	8009b18 <__libc_init_array+0x24>
 8009b04:	4d0b      	ldr	r5, [pc, #44]	; (8009b34 <__libc_init_array+0x40>)
 8009b06:	4c0c      	ldr	r4, [pc, #48]	; (8009b38 <__libc_init_array+0x44>)
 8009b08:	f000 fcf0 	bl	800a4ec <_init>
 8009b0c:	1b64      	subs	r4, r4, r5
 8009b0e:	10a4      	asrs	r4, r4, #2
 8009b10:	2600      	movs	r6, #0
 8009b12:	42a6      	cmp	r6, r4
 8009b14:	d105      	bne.n	8009b22 <__libc_init_array+0x2e>
 8009b16:	bd70      	pop	{r4, r5, r6, pc}
 8009b18:	f855 3b04 	ldr.w	r3, [r5], #4
 8009b1c:	4798      	blx	r3
 8009b1e:	3601      	adds	r6, #1
 8009b20:	e7ee      	b.n	8009b00 <__libc_init_array+0xc>
 8009b22:	f855 3b04 	ldr.w	r3, [r5], #4
 8009b26:	4798      	blx	r3
 8009b28:	3601      	adds	r6, #1
 8009b2a:	e7f2      	b.n	8009b12 <__libc_init_array+0x1e>
 8009b2c:	0800b264 	.word	0x0800b264
 8009b30:	0800b264 	.word	0x0800b264
 8009b34:	0800b264 	.word	0x0800b264
 8009b38:	0800b268 	.word	0x0800b268

08009b3c <memcmp>:
 8009b3c:	b530      	push	{r4, r5, lr}
 8009b3e:	3901      	subs	r1, #1
 8009b40:	2400      	movs	r4, #0
 8009b42:	42a2      	cmp	r2, r4
 8009b44:	d101      	bne.n	8009b4a <memcmp+0xe>
 8009b46:	2000      	movs	r0, #0
 8009b48:	e005      	b.n	8009b56 <memcmp+0x1a>
 8009b4a:	5d03      	ldrb	r3, [r0, r4]
 8009b4c:	3401      	adds	r4, #1
 8009b4e:	5d0d      	ldrb	r5, [r1, r4]
 8009b50:	42ab      	cmp	r3, r5
 8009b52:	d0f6      	beq.n	8009b42 <memcmp+0x6>
 8009b54:	1b58      	subs	r0, r3, r5
 8009b56:	bd30      	pop	{r4, r5, pc}

08009b58 <memcpy>:
 8009b58:	440a      	add	r2, r1
 8009b5a:	4291      	cmp	r1, r2
 8009b5c:	f100 33ff 	add.w	r3, r0, #4294967295
 8009b60:	d100      	bne.n	8009b64 <memcpy+0xc>
 8009b62:	4770      	bx	lr
 8009b64:	b510      	push	{r4, lr}
 8009b66:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009b6a:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009b6e:	4291      	cmp	r1, r2
 8009b70:	d1f9      	bne.n	8009b66 <memcpy+0xe>
 8009b72:	bd10      	pop	{r4, pc}

08009b74 <memset>:
 8009b74:	4402      	add	r2, r0
 8009b76:	4603      	mov	r3, r0
 8009b78:	4293      	cmp	r3, r2
 8009b7a:	d100      	bne.n	8009b7e <memset+0xa>
 8009b7c:	4770      	bx	lr
 8009b7e:	f803 1b01 	strb.w	r1, [r3], #1
 8009b82:	e7f9      	b.n	8009b78 <memset+0x4>

08009b84 <_puts_r>:
 8009b84:	b570      	push	{r4, r5, r6, lr}
 8009b86:	460e      	mov	r6, r1
 8009b88:	4605      	mov	r5, r0
 8009b8a:	b118      	cbz	r0, 8009b94 <_puts_r+0x10>
 8009b8c:	6983      	ldr	r3, [r0, #24]
 8009b8e:	b90b      	cbnz	r3, 8009b94 <_puts_r+0x10>
 8009b90:	f000 fa48 	bl	800a024 <__sinit>
 8009b94:	69ab      	ldr	r3, [r5, #24]
 8009b96:	68ac      	ldr	r4, [r5, #8]
 8009b98:	b913      	cbnz	r3, 8009ba0 <_puts_r+0x1c>
 8009b9a:	4628      	mov	r0, r5
 8009b9c:	f000 fa42 	bl	800a024 <__sinit>
 8009ba0:	4b2c      	ldr	r3, [pc, #176]	; (8009c54 <_puts_r+0xd0>)
 8009ba2:	429c      	cmp	r4, r3
 8009ba4:	d120      	bne.n	8009be8 <_puts_r+0x64>
 8009ba6:	686c      	ldr	r4, [r5, #4]
 8009ba8:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009baa:	07db      	lsls	r3, r3, #31
 8009bac:	d405      	bmi.n	8009bba <_puts_r+0x36>
 8009bae:	89a3      	ldrh	r3, [r4, #12]
 8009bb0:	0598      	lsls	r0, r3, #22
 8009bb2:	d402      	bmi.n	8009bba <_puts_r+0x36>
 8009bb4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009bb6:	f000 fad3 	bl	800a160 <__retarget_lock_acquire_recursive>
 8009bba:	89a3      	ldrh	r3, [r4, #12]
 8009bbc:	0719      	lsls	r1, r3, #28
 8009bbe:	d51d      	bpl.n	8009bfc <_puts_r+0x78>
 8009bc0:	6923      	ldr	r3, [r4, #16]
 8009bc2:	b1db      	cbz	r3, 8009bfc <_puts_r+0x78>
 8009bc4:	3e01      	subs	r6, #1
 8009bc6:	68a3      	ldr	r3, [r4, #8]
 8009bc8:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8009bcc:	3b01      	subs	r3, #1
 8009bce:	60a3      	str	r3, [r4, #8]
 8009bd0:	bb39      	cbnz	r1, 8009c22 <_puts_r+0x9e>
 8009bd2:	2b00      	cmp	r3, #0
 8009bd4:	da38      	bge.n	8009c48 <_puts_r+0xc4>
 8009bd6:	4622      	mov	r2, r4
 8009bd8:	210a      	movs	r1, #10
 8009bda:	4628      	mov	r0, r5
 8009bdc:	f000 f848 	bl	8009c70 <__swbuf_r>
 8009be0:	3001      	adds	r0, #1
 8009be2:	d011      	beq.n	8009c08 <_puts_r+0x84>
 8009be4:	250a      	movs	r5, #10
 8009be6:	e011      	b.n	8009c0c <_puts_r+0x88>
 8009be8:	4b1b      	ldr	r3, [pc, #108]	; (8009c58 <_puts_r+0xd4>)
 8009bea:	429c      	cmp	r4, r3
 8009bec:	d101      	bne.n	8009bf2 <_puts_r+0x6e>
 8009bee:	68ac      	ldr	r4, [r5, #8]
 8009bf0:	e7da      	b.n	8009ba8 <_puts_r+0x24>
 8009bf2:	4b1a      	ldr	r3, [pc, #104]	; (8009c5c <_puts_r+0xd8>)
 8009bf4:	429c      	cmp	r4, r3
 8009bf6:	bf08      	it	eq
 8009bf8:	68ec      	ldreq	r4, [r5, #12]
 8009bfa:	e7d5      	b.n	8009ba8 <_puts_r+0x24>
 8009bfc:	4621      	mov	r1, r4
 8009bfe:	4628      	mov	r0, r5
 8009c00:	f000 f888 	bl	8009d14 <__swsetup_r>
 8009c04:	2800      	cmp	r0, #0
 8009c06:	d0dd      	beq.n	8009bc4 <_puts_r+0x40>
 8009c08:	f04f 35ff 	mov.w	r5, #4294967295
 8009c0c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009c0e:	07da      	lsls	r2, r3, #31
 8009c10:	d405      	bmi.n	8009c1e <_puts_r+0x9a>
 8009c12:	89a3      	ldrh	r3, [r4, #12]
 8009c14:	059b      	lsls	r3, r3, #22
 8009c16:	d402      	bmi.n	8009c1e <_puts_r+0x9a>
 8009c18:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009c1a:	f000 faa2 	bl	800a162 <__retarget_lock_release_recursive>
 8009c1e:	4628      	mov	r0, r5
 8009c20:	bd70      	pop	{r4, r5, r6, pc}
 8009c22:	2b00      	cmp	r3, #0
 8009c24:	da04      	bge.n	8009c30 <_puts_r+0xac>
 8009c26:	69a2      	ldr	r2, [r4, #24]
 8009c28:	429a      	cmp	r2, r3
 8009c2a:	dc06      	bgt.n	8009c3a <_puts_r+0xb6>
 8009c2c:	290a      	cmp	r1, #10
 8009c2e:	d004      	beq.n	8009c3a <_puts_r+0xb6>
 8009c30:	6823      	ldr	r3, [r4, #0]
 8009c32:	1c5a      	adds	r2, r3, #1
 8009c34:	6022      	str	r2, [r4, #0]
 8009c36:	7019      	strb	r1, [r3, #0]
 8009c38:	e7c5      	b.n	8009bc6 <_puts_r+0x42>
 8009c3a:	4622      	mov	r2, r4
 8009c3c:	4628      	mov	r0, r5
 8009c3e:	f000 f817 	bl	8009c70 <__swbuf_r>
 8009c42:	3001      	adds	r0, #1
 8009c44:	d1bf      	bne.n	8009bc6 <_puts_r+0x42>
 8009c46:	e7df      	b.n	8009c08 <_puts_r+0x84>
 8009c48:	6823      	ldr	r3, [r4, #0]
 8009c4a:	250a      	movs	r5, #10
 8009c4c:	1c5a      	adds	r2, r3, #1
 8009c4e:	6022      	str	r2, [r4, #0]
 8009c50:	701d      	strb	r5, [r3, #0]
 8009c52:	e7db      	b.n	8009c0c <_puts_r+0x88>
 8009c54:	0800b21c 	.word	0x0800b21c
 8009c58:	0800b23c 	.word	0x0800b23c
 8009c5c:	0800b1fc 	.word	0x0800b1fc

08009c60 <puts>:
 8009c60:	4b02      	ldr	r3, [pc, #8]	; (8009c6c <puts+0xc>)
 8009c62:	4601      	mov	r1, r0
 8009c64:	6818      	ldr	r0, [r3, #0]
 8009c66:	f7ff bf8d 	b.w	8009b84 <_puts_r>
 8009c6a:	bf00      	nop
 8009c6c:	20000054 	.word	0x20000054

08009c70 <__swbuf_r>:
 8009c70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009c72:	460e      	mov	r6, r1
 8009c74:	4614      	mov	r4, r2
 8009c76:	4605      	mov	r5, r0
 8009c78:	b118      	cbz	r0, 8009c82 <__swbuf_r+0x12>
 8009c7a:	6983      	ldr	r3, [r0, #24]
 8009c7c:	b90b      	cbnz	r3, 8009c82 <__swbuf_r+0x12>
 8009c7e:	f000 f9d1 	bl	800a024 <__sinit>
 8009c82:	4b21      	ldr	r3, [pc, #132]	; (8009d08 <__swbuf_r+0x98>)
 8009c84:	429c      	cmp	r4, r3
 8009c86:	d12b      	bne.n	8009ce0 <__swbuf_r+0x70>
 8009c88:	686c      	ldr	r4, [r5, #4]
 8009c8a:	69a3      	ldr	r3, [r4, #24]
 8009c8c:	60a3      	str	r3, [r4, #8]
 8009c8e:	89a3      	ldrh	r3, [r4, #12]
 8009c90:	071a      	lsls	r2, r3, #28
 8009c92:	d52f      	bpl.n	8009cf4 <__swbuf_r+0x84>
 8009c94:	6923      	ldr	r3, [r4, #16]
 8009c96:	b36b      	cbz	r3, 8009cf4 <__swbuf_r+0x84>
 8009c98:	6923      	ldr	r3, [r4, #16]
 8009c9a:	6820      	ldr	r0, [r4, #0]
 8009c9c:	1ac0      	subs	r0, r0, r3
 8009c9e:	6963      	ldr	r3, [r4, #20]
 8009ca0:	b2f6      	uxtb	r6, r6
 8009ca2:	4283      	cmp	r3, r0
 8009ca4:	4637      	mov	r7, r6
 8009ca6:	dc04      	bgt.n	8009cb2 <__swbuf_r+0x42>
 8009ca8:	4621      	mov	r1, r4
 8009caa:	4628      	mov	r0, r5
 8009cac:	f000 f926 	bl	8009efc <_fflush_r>
 8009cb0:	bb30      	cbnz	r0, 8009d00 <__swbuf_r+0x90>
 8009cb2:	68a3      	ldr	r3, [r4, #8]
 8009cb4:	3b01      	subs	r3, #1
 8009cb6:	60a3      	str	r3, [r4, #8]
 8009cb8:	6823      	ldr	r3, [r4, #0]
 8009cba:	1c5a      	adds	r2, r3, #1
 8009cbc:	6022      	str	r2, [r4, #0]
 8009cbe:	701e      	strb	r6, [r3, #0]
 8009cc0:	6963      	ldr	r3, [r4, #20]
 8009cc2:	3001      	adds	r0, #1
 8009cc4:	4283      	cmp	r3, r0
 8009cc6:	d004      	beq.n	8009cd2 <__swbuf_r+0x62>
 8009cc8:	89a3      	ldrh	r3, [r4, #12]
 8009cca:	07db      	lsls	r3, r3, #31
 8009ccc:	d506      	bpl.n	8009cdc <__swbuf_r+0x6c>
 8009cce:	2e0a      	cmp	r6, #10
 8009cd0:	d104      	bne.n	8009cdc <__swbuf_r+0x6c>
 8009cd2:	4621      	mov	r1, r4
 8009cd4:	4628      	mov	r0, r5
 8009cd6:	f000 f911 	bl	8009efc <_fflush_r>
 8009cda:	b988      	cbnz	r0, 8009d00 <__swbuf_r+0x90>
 8009cdc:	4638      	mov	r0, r7
 8009cde:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009ce0:	4b0a      	ldr	r3, [pc, #40]	; (8009d0c <__swbuf_r+0x9c>)
 8009ce2:	429c      	cmp	r4, r3
 8009ce4:	d101      	bne.n	8009cea <__swbuf_r+0x7a>
 8009ce6:	68ac      	ldr	r4, [r5, #8]
 8009ce8:	e7cf      	b.n	8009c8a <__swbuf_r+0x1a>
 8009cea:	4b09      	ldr	r3, [pc, #36]	; (8009d10 <__swbuf_r+0xa0>)
 8009cec:	429c      	cmp	r4, r3
 8009cee:	bf08      	it	eq
 8009cf0:	68ec      	ldreq	r4, [r5, #12]
 8009cf2:	e7ca      	b.n	8009c8a <__swbuf_r+0x1a>
 8009cf4:	4621      	mov	r1, r4
 8009cf6:	4628      	mov	r0, r5
 8009cf8:	f000 f80c 	bl	8009d14 <__swsetup_r>
 8009cfc:	2800      	cmp	r0, #0
 8009cfe:	d0cb      	beq.n	8009c98 <__swbuf_r+0x28>
 8009d00:	f04f 37ff 	mov.w	r7, #4294967295
 8009d04:	e7ea      	b.n	8009cdc <__swbuf_r+0x6c>
 8009d06:	bf00      	nop
 8009d08:	0800b21c 	.word	0x0800b21c
 8009d0c:	0800b23c 	.word	0x0800b23c
 8009d10:	0800b1fc 	.word	0x0800b1fc

08009d14 <__swsetup_r>:
 8009d14:	4b32      	ldr	r3, [pc, #200]	; (8009de0 <__swsetup_r+0xcc>)
 8009d16:	b570      	push	{r4, r5, r6, lr}
 8009d18:	681d      	ldr	r5, [r3, #0]
 8009d1a:	4606      	mov	r6, r0
 8009d1c:	460c      	mov	r4, r1
 8009d1e:	b125      	cbz	r5, 8009d2a <__swsetup_r+0x16>
 8009d20:	69ab      	ldr	r3, [r5, #24]
 8009d22:	b913      	cbnz	r3, 8009d2a <__swsetup_r+0x16>
 8009d24:	4628      	mov	r0, r5
 8009d26:	f000 f97d 	bl	800a024 <__sinit>
 8009d2a:	4b2e      	ldr	r3, [pc, #184]	; (8009de4 <__swsetup_r+0xd0>)
 8009d2c:	429c      	cmp	r4, r3
 8009d2e:	d10f      	bne.n	8009d50 <__swsetup_r+0x3c>
 8009d30:	686c      	ldr	r4, [r5, #4]
 8009d32:	89a3      	ldrh	r3, [r4, #12]
 8009d34:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009d38:	0719      	lsls	r1, r3, #28
 8009d3a:	d42c      	bmi.n	8009d96 <__swsetup_r+0x82>
 8009d3c:	06dd      	lsls	r5, r3, #27
 8009d3e:	d411      	bmi.n	8009d64 <__swsetup_r+0x50>
 8009d40:	2309      	movs	r3, #9
 8009d42:	6033      	str	r3, [r6, #0]
 8009d44:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8009d48:	81a3      	strh	r3, [r4, #12]
 8009d4a:	f04f 30ff 	mov.w	r0, #4294967295
 8009d4e:	e03e      	b.n	8009dce <__swsetup_r+0xba>
 8009d50:	4b25      	ldr	r3, [pc, #148]	; (8009de8 <__swsetup_r+0xd4>)
 8009d52:	429c      	cmp	r4, r3
 8009d54:	d101      	bne.n	8009d5a <__swsetup_r+0x46>
 8009d56:	68ac      	ldr	r4, [r5, #8]
 8009d58:	e7eb      	b.n	8009d32 <__swsetup_r+0x1e>
 8009d5a:	4b24      	ldr	r3, [pc, #144]	; (8009dec <__swsetup_r+0xd8>)
 8009d5c:	429c      	cmp	r4, r3
 8009d5e:	bf08      	it	eq
 8009d60:	68ec      	ldreq	r4, [r5, #12]
 8009d62:	e7e6      	b.n	8009d32 <__swsetup_r+0x1e>
 8009d64:	0758      	lsls	r0, r3, #29
 8009d66:	d512      	bpl.n	8009d8e <__swsetup_r+0x7a>
 8009d68:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009d6a:	b141      	cbz	r1, 8009d7e <__swsetup_r+0x6a>
 8009d6c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009d70:	4299      	cmp	r1, r3
 8009d72:	d002      	beq.n	8009d7a <__swsetup_r+0x66>
 8009d74:	4630      	mov	r0, r6
 8009d76:	f000 fa59 	bl	800a22c <_free_r>
 8009d7a:	2300      	movs	r3, #0
 8009d7c:	6363      	str	r3, [r4, #52]	; 0x34
 8009d7e:	89a3      	ldrh	r3, [r4, #12]
 8009d80:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8009d84:	81a3      	strh	r3, [r4, #12]
 8009d86:	2300      	movs	r3, #0
 8009d88:	6063      	str	r3, [r4, #4]
 8009d8a:	6923      	ldr	r3, [r4, #16]
 8009d8c:	6023      	str	r3, [r4, #0]
 8009d8e:	89a3      	ldrh	r3, [r4, #12]
 8009d90:	f043 0308 	orr.w	r3, r3, #8
 8009d94:	81a3      	strh	r3, [r4, #12]
 8009d96:	6923      	ldr	r3, [r4, #16]
 8009d98:	b94b      	cbnz	r3, 8009dae <__swsetup_r+0x9a>
 8009d9a:	89a3      	ldrh	r3, [r4, #12]
 8009d9c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8009da0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009da4:	d003      	beq.n	8009dae <__swsetup_r+0x9a>
 8009da6:	4621      	mov	r1, r4
 8009da8:	4630      	mov	r0, r6
 8009daa:	f000 f9ff 	bl	800a1ac <__smakebuf_r>
 8009dae:	89a0      	ldrh	r0, [r4, #12]
 8009db0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009db4:	f010 0301 	ands.w	r3, r0, #1
 8009db8:	d00a      	beq.n	8009dd0 <__swsetup_r+0xbc>
 8009dba:	2300      	movs	r3, #0
 8009dbc:	60a3      	str	r3, [r4, #8]
 8009dbe:	6963      	ldr	r3, [r4, #20]
 8009dc0:	425b      	negs	r3, r3
 8009dc2:	61a3      	str	r3, [r4, #24]
 8009dc4:	6923      	ldr	r3, [r4, #16]
 8009dc6:	b943      	cbnz	r3, 8009dda <__swsetup_r+0xc6>
 8009dc8:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8009dcc:	d1ba      	bne.n	8009d44 <__swsetup_r+0x30>
 8009dce:	bd70      	pop	{r4, r5, r6, pc}
 8009dd0:	0781      	lsls	r1, r0, #30
 8009dd2:	bf58      	it	pl
 8009dd4:	6963      	ldrpl	r3, [r4, #20]
 8009dd6:	60a3      	str	r3, [r4, #8]
 8009dd8:	e7f4      	b.n	8009dc4 <__swsetup_r+0xb0>
 8009dda:	2000      	movs	r0, #0
 8009ddc:	e7f7      	b.n	8009dce <__swsetup_r+0xba>
 8009dde:	bf00      	nop
 8009de0:	20000054 	.word	0x20000054
 8009de4:	0800b21c 	.word	0x0800b21c
 8009de8:	0800b23c 	.word	0x0800b23c
 8009dec:	0800b1fc 	.word	0x0800b1fc

08009df0 <__sflush_r>:
 8009df0:	898a      	ldrh	r2, [r1, #12]
 8009df2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009df6:	4605      	mov	r5, r0
 8009df8:	0710      	lsls	r0, r2, #28
 8009dfa:	460c      	mov	r4, r1
 8009dfc:	d458      	bmi.n	8009eb0 <__sflush_r+0xc0>
 8009dfe:	684b      	ldr	r3, [r1, #4]
 8009e00:	2b00      	cmp	r3, #0
 8009e02:	dc05      	bgt.n	8009e10 <__sflush_r+0x20>
 8009e04:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8009e06:	2b00      	cmp	r3, #0
 8009e08:	dc02      	bgt.n	8009e10 <__sflush_r+0x20>
 8009e0a:	2000      	movs	r0, #0
 8009e0c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009e10:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009e12:	2e00      	cmp	r6, #0
 8009e14:	d0f9      	beq.n	8009e0a <__sflush_r+0x1a>
 8009e16:	2300      	movs	r3, #0
 8009e18:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8009e1c:	682f      	ldr	r7, [r5, #0]
 8009e1e:	602b      	str	r3, [r5, #0]
 8009e20:	d032      	beq.n	8009e88 <__sflush_r+0x98>
 8009e22:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8009e24:	89a3      	ldrh	r3, [r4, #12]
 8009e26:	075a      	lsls	r2, r3, #29
 8009e28:	d505      	bpl.n	8009e36 <__sflush_r+0x46>
 8009e2a:	6863      	ldr	r3, [r4, #4]
 8009e2c:	1ac0      	subs	r0, r0, r3
 8009e2e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8009e30:	b10b      	cbz	r3, 8009e36 <__sflush_r+0x46>
 8009e32:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8009e34:	1ac0      	subs	r0, r0, r3
 8009e36:	2300      	movs	r3, #0
 8009e38:	4602      	mov	r2, r0
 8009e3a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009e3c:	6a21      	ldr	r1, [r4, #32]
 8009e3e:	4628      	mov	r0, r5
 8009e40:	47b0      	blx	r6
 8009e42:	1c43      	adds	r3, r0, #1
 8009e44:	89a3      	ldrh	r3, [r4, #12]
 8009e46:	d106      	bne.n	8009e56 <__sflush_r+0x66>
 8009e48:	6829      	ldr	r1, [r5, #0]
 8009e4a:	291d      	cmp	r1, #29
 8009e4c:	d82c      	bhi.n	8009ea8 <__sflush_r+0xb8>
 8009e4e:	4a2a      	ldr	r2, [pc, #168]	; (8009ef8 <__sflush_r+0x108>)
 8009e50:	40ca      	lsrs	r2, r1
 8009e52:	07d6      	lsls	r6, r2, #31
 8009e54:	d528      	bpl.n	8009ea8 <__sflush_r+0xb8>
 8009e56:	2200      	movs	r2, #0
 8009e58:	6062      	str	r2, [r4, #4]
 8009e5a:	04d9      	lsls	r1, r3, #19
 8009e5c:	6922      	ldr	r2, [r4, #16]
 8009e5e:	6022      	str	r2, [r4, #0]
 8009e60:	d504      	bpl.n	8009e6c <__sflush_r+0x7c>
 8009e62:	1c42      	adds	r2, r0, #1
 8009e64:	d101      	bne.n	8009e6a <__sflush_r+0x7a>
 8009e66:	682b      	ldr	r3, [r5, #0]
 8009e68:	b903      	cbnz	r3, 8009e6c <__sflush_r+0x7c>
 8009e6a:	6560      	str	r0, [r4, #84]	; 0x54
 8009e6c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009e6e:	602f      	str	r7, [r5, #0]
 8009e70:	2900      	cmp	r1, #0
 8009e72:	d0ca      	beq.n	8009e0a <__sflush_r+0x1a>
 8009e74:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009e78:	4299      	cmp	r1, r3
 8009e7a:	d002      	beq.n	8009e82 <__sflush_r+0x92>
 8009e7c:	4628      	mov	r0, r5
 8009e7e:	f000 f9d5 	bl	800a22c <_free_r>
 8009e82:	2000      	movs	r0, #0
 8009e84:	6360      	str	r0, [r4, #52]	; 0x34
 8009e86:	e7c1      	b.n	8009e0c <__sflush_r+0x1c>
 8009e88:	6a21      	ldr	r1, [r4, #32]
 8009e8a:	2301      	movs	r3, #1
 8009e8c:	4628      	mov	r0, r5
 8009e8e:	47b0      	blx	r6
 8009e90:	1c41      	adds	r1, r0, #1
 8009e92:	d1c7      	bne.n	8009e24 <__sflush_r+0x34>
 8009e94:	682b      	ldr	r3, [r5, #0]
 8009e96:	2b00      	cmp	r3, #0
 8009e98:	d0c4      	beq.n	8009e24 <__sflush_r+0x34>
 8009e9a:	2b1d      	cmp	r3, #29
 8009e9c:	d001      	beq.n	8009ea2 <__sflush_r+0xb2>
 8009e9e:	2b16      	cmp	r3, #22
 8009ea0:	d101      	bne.n	8009ea6 <__sflush_r+0xb6>
 8009ea2:	602f      	str	r7, [r5, #0]
 8009ea4:	e7b1      	b.n	8009e0a <__sflush_r+0x1a>
 8009ea6:	89a3      	ldrh	r3, [r4, #12]
 8009ea8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009eac:	81a3      	strh	r3, [r4, #12]
 8009eae:	e7ad      	b.n	8009e0c <__sflush_r+0x1c>
 8009eb0:	690f      	ldr	r7, [r1, #16]
 8009eb2:	2f00      	cmp	r7, #0
 8009eb4:	d0a9      	beq.n	8009e0a <__sflush_r+0x1a>
 8009eb6:	0793      	lsls	r3, r2, #30
 8009eb8:	680e      	ldr	r6, [r1, #0]
 8009eba:	bf08      	it	eq
 8009ebc:	694b      	ldreq	r3, [r1, #20]
 8009ebe:	600f      	str	r7, [r1, #0]
 8009ec0:	bf18      	it	ne
 8009ec2:	2300      	movne	r3, #0
 8009ec4:	eba6 0807 	sub.w	r8, r6, r7
 8009ec8:	608b      	str	r3, [r1, #8]
 8009eca:	f1b8 0f00 	cmp.w	r8, #0
 8009ece:	dd9c      	ble.n	8009e0a <__sflush_r+0x1a>
 8009ed0:	6a21      	ldr	r1, [r4, #32]
 8009ed2:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8009ed4:	4643      	mov	r3, r8
 8009ed6:	463a      	mov	r2, r7
 8009ed8:	4628      	mov	r0, r5
 8009eda:	47b0      	blx	r6
 8009edc:	2800      	cmp	r0, #0
 8009ede:	dc06      	bgt.n	8009eee <__sflush_r+0xfe>
 8009ee0:	89a3      	ldrh	r3, [r4, #12]
 8009ee2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009ee6:	81a3      	strh	r3, [r4, #12]
 8009ee8:	f04f 30ff 	mov.w	r0, #4294967295
 8009eec:	e78e      	b.n	8009e0c <__sflush_r+0x1c>
 8009eee:	4407      	add	r7, r0
 8009ef0:	eba8 0800 	sub.w	r8, r8, r0
 8009ef4:	e7e9      	b.n	8009eca <__sflush_r+0xda>
 8009ef6:	bf00      	nop
 8009ef8:	20400001 	.word	0x20400001

08009efc <_fflush_r>:
 8009efc:	b538      	push	{r3, r4, r5, lr}
 8009efe:	690b      	ldr	r3, [r1, #16]
 8009f00:	4605      	mov	r5, r0
 8009f02:	460c      	mov	r4, r1
 8009f04:	b913      	cbnz	r3, 8009f0c <_fflush_r+0x10>
 8009f06:	2500      	movs	r5, #0
 8009f08:	4628      	mov	r0, r5
 8009f0a:	bd38      	pop	{r3, r4, r5, pc}
 8009f0c:	b118      	cbz	r0, 8009f16 <_fflush_r+0x1a>
 8009f0e:	6983      	ldr	r3, [r0, #24]
 8009f10:	b90b      	cbnz	r3, 8009f16 <_fflush_r+0x1a>
 8009f12:	f000 f887 	bl	800a024 <__sinit>
 8009f16:	4b14      	ldr	r3, [pc, #80]	; (8009f68 <_fflush_r+0x6c>)
 8009f18:	429c      	cmp	r4, r3
 8009f1a:	d11b      	bne.n	8009f54 <_fflush_r+0x58>
 8009f1c:	686c      	ldr	r4, [r5, #4]
 8009f1e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009f22:	2b00      	cmp	r3, #0
 8009f24:	d0ef      	beq.n	8009f06 <_fflush_r+0xa>
 8009f26:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8009f28:	07d0      	lsls	r0, r2, #31
 8009f2a:	d404      	bmi.n	8009f36 <_fflush_r+0x3a>
 8009f2c:	0599      	lsls	r1, r3, #22
 8009f2e:	d402      	bmi.n	8009f36 <_fflush_r+0x3a>
 8009f30:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009f32:	f000 f915 	bl	800a160 <__retarget_lock_acquire_recursive>
 8009f36:	4628      	mov	r0, r5
 8009f38:	4621      	mov	r1, r4
 8009f3a:	f7ff ff59 	bl	8009df0 <__sflush_r>
 8009f3e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009f40:	07da      	lsls	r2, r3, #31
 8009f42:	4605      	mov	r5, r0
 8009f44:	d4e0      	bmi.n	8009f08 <_fflush_r+0xc>
 8009f46:	89a3      	ldrh	r3, [r4, #12]
 8009f48:	059b      	lsls	r3, r3, #22
 8009f4a:	d4dd      	bmi.n	8009f08 <_fflush_r+0xc>
 8009f4c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009f4e:	f000 f908 	bl	800a162 <__retarget_lock_release_recursive>
 8009f52:	e7d9      	b.n	8009f08 <_fflush_r+0xc>
 8009f54:	4b05      	ldr	r3, [pc, #20]	; (8009f6c <_fflush_r+0x70>)
 8009f56:	429c      	cmp	r4, r3
 8009f58:	d101      	bne.n	8009f5e <_fflush_r+0x62>
 8009f5a:	68ac      	ldr	r4, [r5, #8]
 8009f5c:	e7df      	b.n	8009f1e <_fflush_r+0x22>
 8009f5e:	4b04      	ldr	r3, [pc, #16]	; (8009f70 <_fflush_r+0x74>)
 8009f60:	429c      	cmp	r4, r3
 8009f62:	bf08      	it	eq
 8009f64:	68ec      	ldreq	r4, [r5, #12]
 8009f66:	e7da      	b.n	8009f1e <_fflush_r+0x22>
 8009f68:	0800b21c 	.word	0x0800b21c
 8009f6c:	0800b23c 	.word	0x0800b23c
 8009f70:	0800b1fc 	.word	0x0800b1fc

08009f74 <std>:
 8009f74:	2300      	movs	r3, #0
 8009f76:	b510      	push	{r4, lr}
 8009f78:	4604      	mov	r4, r0
 8009f7a:	e9c0 3300 	strd	r3, r3, [r0]
 8009f7e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8009f82:	6083      	str	r3, [r0, #8]
 8009f84:	8181      	strh	r1, [r0, #12]
 8009f86:	6643      	str	r3, [r0, #100]	; 0x64
 8009f88:	81c2      	strh	r2, [r0, #14]
 8009f8a:	6183      	str	r3, [r0, #24]
 8009f8c:	4619      	mov	r1, r3
 8009f8e:	2208      	movs	r2, #8
 8009f90:	305c      	adds	r0, #92	; 0x5c
 8009f92:	f7ff fdef 	bl	8009b74 <memset>
 8009f96:	4b05      	ldr	r3, [pc, #20]	; (8009fac <std+0x38>)
 8009f98:	6263      	str	r3, [r4, #36]	; 0x24
 8009f9a:	4b05      	ldr	r3, [pc, #20]	; (8009fb0 <std+0x3c>)
 8009f9c:	62a3      	str	r3, [r4, #40]	; 0x28
 8009f9e:	4b05      	ldr	r3, [pc, #20]	; (8009fb4 <std+0x40>)
 8009fa0:	62e3      	str	r3, [r4, #44]	; 0x2c
 8009fa2:	4b05      	ldr	r3, [pc, #20]	; (8009fb8 <std+0x44>)
 8009fa4:	6224      	str	r4, [r4, #32]
 8009fa6:	6323      	str	r3, [r4, #48]	; 0x30
 8009fa8:	bd10      	pop	{r4, pc}
 8009faa:	bf00      	nop
 8009fac:	0800a3a1 	.word	0x0800a3a1
 8009fb0:	0800a3c3 	.word	0x0800a3c3
 8009fb4:	0800a3fb 	.word	0x0800a3fb
 8009fb8:	0800a41f 	.word	0x0800a41f

08009fbc <_cleanup_r>:
 8009fbc:	4901      	ldr	r1, [pc, #4]	; (8009fc4 <_cleanup_r+0x8>)
 8009fbe:	f000 b8af 	b.w	800a120 <_fwalk_reent>
 8009fc2:	bf00      	nop
 8009fc4:	08009efd 	.word	0x08009efd

08009fc8 <__sfmoreglue>:
 8009fc8:	b570      	push	{r4, r5, r6, lr}
 8009fca:	1e4a      	subs	r2, r1, #1
 8009fcc:	2568      	movs	r5, #104	; 0x68
 8009fce:	4355      	muls	r5, r2
 8009fd0:	460e      	mov	r6, r1
 8009fd2:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8009fd6:	f000 f979 	bl	800a2cc <_malloc_r>
 8009fda:	4604      	mov	r4, r0
 8009fdc:	b140      	cbz	r0, 8009ff0 <__sfmoreglue+0x28>
 8009fde:	2100      	movs	r1, #0
 8009fe0:	e9c0 1600 	strd	r1, r6, [r0]
 8009fe4:	300c      	adds	r0, #12
 8009fe6:	60a0      	str	r0, [r4, #8]
 8009fe8:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8009fec:	f7ff fdc2 	bl	8009b74 <memset>
 8009ff0:	4620      	mov	r0, r4
 8009ff2:	bd70      	pop	{r4, r5, r6, pc}

08009ff4 <__sfp_lock_acquire>:
 8009ff4:	4801      	ldr	r0, [pc, #4]	; (8009ffc <__sfp_lock_acquire+0x8>)
 8009ff6:	f000 b8b3 	b.w	800a160 <__retarget_lock_acquire_recursive>
 8009ffa:	bf00      	nop
 8009ffc:	200021b4 	.word	0x200021b4

0800a000 <__sfp_lock_release>:
 800a000:	4801      	ldr	r0, [pc, #4]	; (800a008 <__sfp_lock_release+0x8>)
 800a002:	f000 b8ae 	b.w	800a162 <__retarget_lock_release_recursive>
 800a006:	bf00      	nop
 800a008:	200021b4 	.word	0x200021b4

0800a00c <__sinit_lock_acquire>:
 800a00c:	4801      	ldr	r0, [pc, #4]	; (800a014 <__sinit_lock_acquire+0x8>)
 800a00e:	f000 b8a7 	b.w	800a160 <__retarget_lock_acquire_recursive>
 800a012:	bf00      	nop
 800a014:	200021af 	.word	0x200021af

0800a018 <__sinit_lock_release>:
 800a018:	4801      	ldr	r0, [pc, #4]	; (800a020 <__sinit_lock_release+0x8>)
 800a01a:	f000 b8a2 	b.w	800a162 <__retarget_lock_release_recursive>
 800a01e:	bf00      	nop
 800a020:	200021af 	.word	0x200021af

0800a024 <__sinit>:
 800a024:	b510      	push	{r4, lr}
 800a026:	4604      	mov	r4, r0
 800a028:	f7ff fff0 	bl	800a00c <__sinit_lock_acquire>
 800a02c:	69a3      	ldr	r3, [r4, #24]
 800a02e:	b11b      	cbz	r3, 800a038 <__sinit+0x14>
 800a030:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a034:	f7ff bff0 	b.w	800a018 <__sinit_lock_release>
 800a038:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800a03c:	6523      	str	r3, [r4, #80]	; 0x50
 800a03e:	4b13      	ldr	r3, [pc, #76]	; (800a08c <__sinit+0x68>)
 800a040:	4a13      	ldr	r2, [pc, #76]	; (800a090 <__sinit+0x6c>)
 800a042:	681b      	ldr	r3, [r3, #0]
 800a044:	62a2      	str	r2, [r4, #40]	; 0x28
 800a046:	42a3      	cmp	r3, r4
 800a048:	bf04      	itt	eq
 800a04a:	2301      	moveq	r3, #1
 800a04c:	61a3      	streq	r3, [r4, #24]
 800a04e:	4620      	mov	r0, r4
 800a050:	f000 f820 	bl	800a094 <__sfp>
 800a054:	6060      	str	r0, [r4, #4]
 800a056:	4620      	mov	r0, r4
 800a058:	f000 f81c 	bl	800a094 <__sfp>
 800a05c:	60a0      	str	r0, [r4, #8]
 800a05e:	4620      	mov	r0, r4
 800a060:	f000 f818 	bl	800a094 <__sfp>
 800a064:	2200      	movs	r2, #0
 800a066:	60e0      	str	r0, [r4, #12]
 800a068:	2104      	movs	r1, #4
 800a06a:	6860      	ldr	r0, [r4, #4]
 800a06c:	f7ff ff82 	bl	8009f74 <std>
 800a070:	68a0      	ldr	r0, [r4, #8]
 800a072:	2201      	movs	r2, #1
 800a074:	2109      	movs	r1, #9
 800a076:	f7ff ff7d 	bl	8009f74 <std>
 800a07a:	68e0      	ldr	r0, [r4, #12]
 800a07c:	2202      	movs	r2, #2
 800a07e:	2112      	movs	r1, #18
 800a080:	f7ff ff78 	bl	8009f74 <std>
 800a084:	2301      	movs	r3, #1
 800a086:	61a3      	str	r3, [r4, #24]
 800a088:	e7d2      	b.n	800a030 <__sinit+0xc>
 800a08a:	bf00      	nop
 800a08c:	0800b1f8 	.word	0x0800b1f8
 800a090:	08009fbd 	.word	0x08009fbd

0800a094 <__sfp>:
 800a094:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a096:	4607      	mov	r7, r0
 800a098:	f7ff ffac 	bl	8009ff4 <__sfp_lock_acquire>
 800a09c:	4b1e      	ldr	r3, [pc, #120]	; (800a118 <__sfp+0x84>)
 800a09e:	681e      	ldr	r6, [r3, #0]
 800a0a0:	69b3      	ldr	r3, [r6, #24]
 800a0a2:	b913      	cbnz	r3, 800a0aa <__sfp+0x16>
 800a0a4:	4630      	mov	r0, r6
 800a0a6:	f7ff ffbd 	bl	800a024 <__sinit>
 800a0aa:	3648      	adds	r6, #72	; 0x48
 800a0ac:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800a0b0:	3b01      	subs	r3, #1
 800a0b2:	d503      	bpl.n	800a0bc <__sfp+0x28>
 800a0b4:	6833      	ldr	r3, [r6, #0]
 800a0b6:	b30b      	cbz	r3, 800a0fc <__sfp+0x68>
 800a0b8:	6836      	ldr	r6, [r6, #0]
 800a0ba:	e7f7      	b.n	800a0ac <__sfp+0x18>
 800a0bc:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800a0c0:	b9d5      	cbnz	r5, 800a0f8 <__sfp+0x64>
 800a0c2:	4b16      	ldr	r3, [pc, #88]	; (800a11c <__sfp+0x88>)
 800a0c4:	60e3      	str	r3, [r4, #12]
 800a0c6:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800a0ca:	6665      	str	r5, [r4, #100]	; 0x64
 800a0cc:	f000 f847 	bl	800a15e <__retarget_lock_init_recursive>
 800a0d0:	f7ff ff96 	bl	800a000 <__sfp_lock_release>
 800a0d4:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800a0d8:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800a0dc:	6025      	str	r5, [r4, #0]
 800a0de:	61a5      	str	r5, [r4, #24]
 800a0e0:	2208      	movs	r2, #8
 800a0e2:	4629      	mov	r1, r5
 800a0e4:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800a0e8:	f7ff fd44 	bl	8009b74 <memset>
 800a0ec:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800a0f0:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800a0f4:	4620      	mov	r0, r4
 800a0f6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a0f8:	3468      	adds	r4, #104	; 0x68
 800a0fa:	e7d9      	b.n	800a0b0 <__sfp+0x1c>
 800a0fc:	2104      	movs	r1, #4
 800a0fe:	4638      	mov	r0, r7
 800a100:	f7ff ff62 	bl	8009fc8 <__sfmoreglue>
 800a104:	4604      	mov	r4, r0
 800a106:	6030      	str	r0, [r6, #0]
 800a108:	2800      	cmp	r0, #0
 800a10a:	d1d5      	bne.n	800a0b8 <__sfp+0x24>
 800a10c:	f7ff ff78 	bl	800a000 <__sfp_lock_release>
 800a110:	230c      	movs	r3, #12
 800a112:	603b      	str	r3, [r7, #0]
 800a114:	e7ee      	b.n	800a0f4 <__sfp+0x60>
 800a116:	bf00      	nop
 800a118:	0800b1f8 	.word	0x0800b1f8
 800a11c:	ffff0001 	.word	0xffff0001

0800a120 <_fwalk_reent>:
 800a120:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a124:	4606      	mov	r6, r0
 800a126:	4688      	mov	r8, r1
 800a128:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800a12c:	2700      	movs	r7, #0
 800a12e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800a132:	f1b9 0901 	subs.w	r9, r9, #1
 800a136:	d505      	bpl.n	800a144 <_fwalk_reent+0x24>
 800a138:	6824      	ldr	r4, [r4, #0]
 800a13a:	2c00      	cmp	r4, #0
 800a13c:	d1f7      	bne.n	800a12e <_fwalk_reent+0xe>
 800a13e:	4638      	mov	r0, r7
 800a140:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a144:	89ab      	ldrh	r3, [r5, #12]
 800a146:	2b01      	cmp	r3, #1
 800a148:	d907      	bls.n	800a15a <_fwalk_reent+0x3a>
 800a14a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800a14e:	3301      	adds	r3, #1
 800a150:	d003      	beq.n	800a15a <_fwalk_reent+0x3a>
 800a152:	4629      	mov	r1, r5
 800a154:	4630      	mov	r0, r6
 800a156:	47c0      	blx	r8
 800a158:	4307      	orrs	r7, r0
 800a15a:	3568      	adds	r5, #104	; 0x68
 800a15c:	e7e9      	b.n	800a132 <_fwalk_reent+0x12>

0800a15e <__retarget_lock_init_recursive>:
 800a15e:	4770      	bx	lr

0800a160 <__retarget_lock_acquire_recursive>:
 800a160:	4770      	bx	lr

0800a162 <__retarget_lock_release_recursive>:
 800a162:	4770      	bx	lr

0800a164 <__swhatbuf_r>:
 800a164:	b570      	push	{r4, r5, r6, lr}
 800a166:	460e      	mov	r6, r1
 800a168:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a16c:	2900      	cmp	r1, #0
 800a16e:	b096      	sub	sp, #88	; 0x58
 800a170:	4614      	mov	r4, r2
 800a172:	461d      	mov	r5, r3
 800a174:	da07      	bge.n	800a186 <__swhatbuf_r+0x22>
 800a176:	2300      	movs	r3, #0
 800a178:	602b      	str	r3, [r5, #0]
 800a17a:	89b3      	ldrh	r3, [r6, #12]
 800a17c:	061a      	lsls	r2, r3, #24
 800a17e:	d410      	bmi.n	800a1a2 <__swhatbuf_r+0x3e>
 800a180:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a184:	e00e      	b.n	800a1a4 <__swhatbuf_r+0x40>
 800a186:	466a      	mov	r2, sp
 800a188:	f000 f95e 	bl	800a448 <_fstat_r>
 800a18c:	2800      	cmp	r0, #0
 800a18e:	dbf2      	blt.n	800a176 <__swhatbuf_r+0x12>
 800a190:	9a01      	ldr	r2, [sp, #4]
 800a192:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800a196:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800a19a:	425a      	negs	r2, r3
 800a19c:	415a      	adcs	r2, r3
 800a19e:	602a      	str	r2, [r5, #0]
 800a1a0:	e7ee      	b.n	800a180 <__swhatbuf_r+0x1c>
 800a1a2:	2340      	movs	r3, #64	; 0x40
 800a1a4:	2000      	movs	r0, #0
 800a1a6:	6023      	str	r3, [r4, #0]
 800a1a8:	b016      	add	sp, #88	; 0x58
 800a1aa:	bd70      	pop	{r4, r5, r6, pc}

0800a1ac <__smakebuf_r>:
 800a1ac:	898b      	ldrh	r3, [r1, #12]
 800a1ae:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800a1b0:	079d      	lsls	r5, r3, #30
 800a1b2:	4606      	mov	r6, r0
 800a1b4:	460c      	mov	r4, r1
 800a1b6:	d507      	bpl.n	800a1c8 <__smakebuf_r+0x1c>
 800a1b8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800a1bc:	6023      	str	r3, [r4, #0]
 800a1be:	6123      	str	r3, [r4, #16]
 800a1c0:	2301      	movs	r3, #1
 800a1c2:	6163      	str	r3, [r4, #20]
 800a1c4:	b002      	add	sp, #8
 800a1c6:	bd70      	pop	{r4, r5, r6, pc}
 800a1c8:	ab01      	add	r3, sp, #4
 800a1ca:	466a      	mov	r2, sp
 800a1cc:	f7ff ffca 	bl	800a164 <__swhatbuf_r>
 800a1d0:	9900      	ldr	r1, [sp, #0]
 800a1d2:	4605      	mov	r5, r0
 800a1d4:	4630      	mov	r0, r6
 800a1d6:	f000 f879 	bl	800a2cc <_malloc_r>
 800a1da:	b948      	cbnz	r0, 800a1f0 <__smakebuf_r+0x44>
 800a1dc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a1e0:	059a      	lsls	r2, r3, #22
 800a1e2:	d4ef      	bmi.n	800a1c4 <__smakebuf_r+0x18>
 800a1e4:	f023 0303 	bic.w	r3, r3, #3
 800a1e8:	f043 0302 	orr.w	r3, r3, #2
 800a1ec:	81a3      	strh	r3, [r4, #12]
 800a1ee:	e7e3      	b.n	800a1b8 <__smakebuf_r+0xc>
 800a1f0:	4b0d      	ldr	r3, [pc, #52]	; (800a228 <__smakebuf_r+0x7c>)
 800a1f2:	62b3      	str	r3, [r6, #40]	; 0x28
 800a1f4:	89a3      	ldrh	r3, [r4, #12]
 800a1f6:	6020      	str	r0, [r4, #0]
 800a1f8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a1fc:	81a3      	strh	r3, [r4, #12]
 800a1fe:	9b00      	ldr	r3, [sp, #0]
 800a200:	6163      	str	r3, [r4, #20]
 800a202:	9b01      	ldr	r3, [sp, #4]
 800a204:	6120      	str	r0, [r4, #16]
 800a206:	b15b      	cbz	r3, 800a220 <__smakebuf_r+0x74>
 800a208:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a20c:	4630      	mov	r0, r6
 800a20e:	f000 f92d 	bl	800a46c <_isatty_r>
 800a212:	b128      	cbz	r0, 800a220 <__smakebuf_r+0x74>
 800a214:	89a3      	ldrh	r3, [r4, #12]
 800a216:	f023 0303 	bic.w	r3, r3, #3
 800a21a:	f043 0301 	orr.w	r3, r3, #1
 800a21e:	81a3      	strh	r3, [r4, #12]
 800a220:	89a0      	ldrh	r0, [r4, #12]
 800a222:	4305      	orrs	r5, r0
 800a224:	81a5      	strh	r5, [r4, #12]
 800a226:	e7cd      	b.n	800a1c4 <__smakebuf_r+0x18>
 800a228:	08009fbd 	.word	0x08009fbd

0800a22c <_free_r>:
 800a22c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800a22e:	2900      	cmp	r1, #0
 800a230:	d048      	beq.n	800a2c4 <_free_r+0x98>
 800a232:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a236:	9001      	str	r0, [sp, #4]
 800a238:	2b00      	cmp	r3, #0
 800a23a:	f1a1 0404 	sub.w	r4, r1, #4
 800a23e:	bfb8      	it	lt
 800a240:	18e4      	addlt	r4, r4, r3
 800a242:	f000 f935 	bl	800a4b0 <__malloc_lock>
 800a246:	4a20      	ldr	r2, [pc, #128]	; (800a2c8 <_free_r+0x9c>)
 800a248:	9801      	ldr	r0, [sp, #4]
 800a24a:	6813      	ldr	r3, [r2, #0]
 800a24c:	4615      	mov	r5, r2
 800a24e:	b933      	cbnz	r3, 800a25e <_free_r+0x32>
 800a250:	6063      	str	r3, [r4, #4]
 800a252:	6014      	str	r4, [r2, #0]
 800a254:	b003      	add	sp, #12
 800a256:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800a25a:	f000 b92f 	b.w	800a4bc <__malloc_unlock>
 800a25e:	42a3      	cmp	r3, r4
 800a260:	d90b      	bls.n	800a27a <_free_r+0x4e>
 800a262:	6821      	ldr	r1, [r4, #0]
 800a264:	1862      	adds	r2, r4, r1
 800a266:	4293      	cmp	r3, r2
 800a268:	bf04      	itt	eq
 800a26a:	681a      	ldreq	r2, [r3, #0]
 800a26c:	685b      	ldreq	r3, [r3, #4]
 800a26e:	6063      	str	r3, [r4, #4]
 800a270:	bf04      	itt	eq
 800a272:	1852      	addeq	r2, r2, r1
 800a274:	6022      	streq	r2, [r4, #0]
 800a276:	602c      	str	r4, [r5, #0]
 800a278:	e7ec      	b.n	800a254 <_free_r+0x28>
 800a27a:	461a      	mov	r2, r3
 800a27c:	685b      	ldr	r3, [r3, #4]
 800a27e:	b10b      	cbz	r3, 800a284 <_free_r+0x58>
 800a280:	42a3      	cmp	r3, r4
 800a282:	d9fa      	bls.n	800a27a <_free_r+0x4e>
 800a284:	6811      	ldr	r1, [r2, #0]
 800a286:	1855      	adds	r5, r2, r1
 800a288:	42a5      	cmp	r5, r4
 800a28a:	d10b      	bne.n	800a2a4 <_free_r+0x78>
 800a28c:	6824      	ldr	r4, [r4, #0]
 800a28e:	4421      	add	r1, r4
 800a290:	1854      	adds	r4, r2, r1
 800a292:	42a3      	cmp	r3, r4
 800a294:	6011      	str	r1, [r2, #0]
 800a296:	d1dd      	bne.n	800a254 <_free_r+0x28>
 800a298:	681c      	ldr	r4, [r3, #0]
 800a29a:	685b      	ldr	r3, [r3, #4]
 800a29c:	6053      	str	r3, [r2, #4]
 800a29e:	4421      	add	r1, r4
 800a2a0:	6011      	str	r1, [r2, #0]
 800a2a2:	e7d7      	b.n	800a254 <_free_r+0x28>
 800a2a4:	d902      	bls.n	800a2ac <_free_r+0x80>
 800a2a6:	230c      	movs	r3, #12
 800a2a8:	6003      	str	r3, [r0, #0]
 800a2aa:	e7d3      	b.n	800a254 <_free_r+0x28>
 800a2ac:	6825      	ldr	r5, [r4, #0]
 800a2ae:	1961      	adds	r1, r4, r5
 800a2b0:	428b      	cmp	r3, r1
 800a2b2:	bf04      	itt	eq
 800a2b4:	6819      	ldreq	r1, [r3, #0]
 800a2b6:	685b      	ldreq	r3, [r3, #4]
 800a2b8:	6063      	str	r3, [r4, #4]
 800a2ba:	bf04      	itt	eq
 800a2bc:	1949      	addeq	r1, r1, r5
 800a2be:	6021      	streq	r1, [r4, #0]
 800a2c0:	6054      	str	r4, [r2, #4]
 800a2c2:	e7c7      	b.n	800a254 <_free_r+0x28>
 800a2c4:	b003      	add	sp, #12
 800a2c6:	bd30      	pop	{r4, r5, pc}
 800a2c8:	2000031c 	.word	0x2000031c

0800a2cc <_malloc_r>:
 800a2cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a2ce:	1ccd      	adds	r5, r1, #3
 800a2d0:	f025 0503 	bic.w	r5, r5, #3
 800a2d4:	3508      	adds	r5, #8
 800a2d6:	2d0c      	cmp	r5, #12
 800a2d8:	bf38      	it	cc
 800a2da:	250c      	movcc	r5, #12
 800a2dc:	2d00      	cmp	r5, #0
 800a2de:	4606      	mov	r6, r0
 800a2e0:	db01      	blt.n	800a2e6 <_malloc_r+0x1a>
 800a2e2:	42a9      	cmp	r1, r5
 800a2e4:	d903      	bls.n	800a2ee <_malloc_r+0x22>
 800a2e6:	230c      	movs	r3, #12
 800a2e8:	6033      	str	r3, [r6, #0]
 800a2ea:	2000      	movs	r0, #0
 800a2ec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a2ee:	f000 f8df 	bl	800a4b0 <__malloc_lock>
 800a2f2:	4921      	ldr	r1, [pc, #132]	; (800a378 <_malloc_r+0xac>)
 800a2f4:	680a      	ldr	r2, [r1, #0]
 800a2f6:	4614      	mov	r4, r2
 800a2f8:	b99c      	cbnz	r4, 800a322 <_malloc_r+0x56>
 800a2fa:	4f20      	ldr	r7, [pc, #128]	; (800a37c <_malloc_r+0xb0>)
 800a2fc:	683b      	ldr	r3, [r7, #0]
 800a2fe:	b923      	cbnz	r3, 800a30a <_malloc_r+0x3e>
 800a300:	4621      	mov	r1, r4
 800a302:	4630      	mov	r0, r6
 800a304:	f000 f83c 	bl	800a380 <_sbrk_r>
 800a308:	6038      	str	r0, [r7, #0]
 800a30a:	4629      	mov	r1, r5
 800a30c:	4630      	mov	r0, r6
 800a30e:	f000 f837 	bl	800a380 <_sbrk_r>
 800a312:	1c43      	adds	r3, r0, #1
 800a314:	d123      	bne.n	800a35e <_malloc_r+0x92>
 800a316:	230c      	movs	r3, #12
 800a318:	6033      	str	r3, [r6, #0]
 800a31a:	4630      	mov	r0, r6
 800a31c:	f000 f8ce 	bl	800a4bc <__malloc_unlock>
 800a320:	e7e3      	b.n	800a2ea <_malloc_r+0x1e>
 800a322:	6823      	ldr	r3, [r4, #0]
 800a324:	1b5b      	subs	r3, r3, r5
 800a326:	d417      	bmi.n	800a358 <_malloc_r+0x8c>
 800a328:	2b0b      	cmp	r3, #11
 800a32a:	d903      	bls.n	800a334 <_malloc_r+0x68>
 800a32c:	6023      	str	r3, [r4, #0]
 800a32e:	441c      	add	r4, r3
 800a330:	6025      	str	r5, [r4, #0]
 800a332:	e004      	b.n	800a33e <_malloc_r+0x72>
 800a334:	6863      	ldr	r3, [r4, #4]
 800a336:	42a2      	cmp	r2, r4
 800a338:	bf0c      	ite	eq
 800a33a:	600b      	streq	r3, [r1, #0]
 800a33c:	6053      	strne	r3, [r2, #4]
 800a33e:	4630      	mov	r0, r6
 800a340:	f000 f8bc 	bl	800a4bc <__malloc_unlock>
 800a344:	f104 000b 	add.w	r0, r4, #11
 800a348:	1d23      	adds	r3, r4, #4
 800a34a:	f020 0007 	bic.w	r0, r0, #7
 800a34e:	1ac2      	subs	r2, r0, r3
 800a350:	d0cc      	beq.n	800a2ec <_malloc_r+0x20>
 800a352:	1a1b      	subs	r3, r3, r0
 800a354:	50a3      	str	r3, [r4, r2]
 800a356:	e7c9      	b.n	800a2ec <_malloc_r+0x20>
 800a358:	4622      	mov	r2, r4
 800a35a:	6864      	ldr	r4, [r4, #4]
 800a35c:	e7cc      	b.n	800a2f8 <_malloc_r+0x2c>
 800a35e:	1cc4      	adds	r4, r0, #3
 800a360:	f024 0403 	bic.w	r4, r4, #3
 800a364:	42a0      	cmp	r0, r4
 800a366:	d0e3      	beq.n	800a330 <_malloc_r+0x64>
 800a368:	1a21      	subs	r1, r4, r0
 800a36a:	4630      	mov	r0, r6
 800a36c:	f000 f808 	bl	800a380 <_sbrk_r>
 800a370:	3001      	adds	r0, #1
 800a372:	d1dd      	bne.n	800a330 <_malloc_r+0x64>
 800a374:	e7cf      	b.n	800a316 <_malloc_r+0x4a>
 800a376:	bf00      	nop
 800a378:	2000031c 	.word	0x2000031c
 800a37c:	20000320 	.word	0x20000320

0800a380 <_sbrk_r>:
 800a380:	b538      	push	{r3, r4, r5, lr}
 800a382:	4d06      	ldr	r5, [pc, #24]	; (800a39c <_sbrk_r+0x1c>)
 800a384:	2300      	movs	r3, #0
 800a386:	4604      	mov	r4, r0
 800a388:	4608      	mov	r0, r1
 800a38a:	602b      	str	r3, [r5, #0]
 800a38c:	f7fa fc60 	bl	8004c50 <_sbrk>
 800a390:	1c43      	adds	r3, r0, #1
 800a392:	d102      	bne.n	800a39a <_sbrk_r+0x1a>
 800a394:	682b      	ldr	r3, [r5, #0]
 800a396:	b103      	cbz	r3, 800a39a <_sbrk_r+0x1a>
 800a398:	6023      	str	r3, [r4, #0]
 800a39a:	bd38      	pop	{r3, r4, r5, pc}
 800a39c:	200021b8 	.word	0x200021b8

0800a3a0 <__sread>:
 800a3a0:	b510      	push	{r4, lr}
 800a3a2:	460c      	mov	r4, r1
 800a3a4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a3a8:	f000 f88e 	bl	800a4c8 <_read_r>
 800a3ac:	2800      	cmp	r0, #0
 800a3ae:	bfab      	itete	ge
 800a3b0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800a3b2:	89a3      	ldrhlt	r3, [r4, #12]
 800a3b4:	181b      	addge	r3, r3, r0
 800a3b6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800a3ba:	bfac      	ite	ge
 800a3bc:	6563      	strge	r3, [r4, #84]	; 0x54
 800a3be:	81a3      	strhlt	r3, [r4, #12]
 800a3c0:	bd10      	pop	{r4, pc}

0800a3c2 <__swrite>:
 800a3c2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a3c6:	461f      	mov	r7, r3
 800a3c8:	898b      	ldrh	r3, [r1, #12]
 800a3ca:	05db      	lsls	r3, r3, #23
 800a3cc:	4605      	mov	r5, r0
 800a3ce:	460c      	mov	r4, r1
 800a3d0:	4616      	mov	r6, r2
 800a3d2:	d505      	bpl.n	800a3e0 <__swrite+0x1e>
 800a3d4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a3d8:	2302      	movs	r3, #2
 800a3da:	2200      	movs	r2, #0
 800a3dc:	f000 f856 	bl	800a48c <_lseek_r>
 800a3e0:	89a3      	ldrh	r3, [r4, #12]
 800a3e2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a3e6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800a3ea:	81a3      	strh	r3, [r4, #12]
 800a3ec:	4632      	mov	r2, r6
 800a3ee:	463b      	mov	r3, r7
 800a3f0:	4628      	mov	r0, r5
 800a3f2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a3f6:	f7f8 bc4d 	b.w	8002c94 <_write_r>

0800a3fa <__sseek>:
 800a3fa:	b510      	push	{r4, lr}
 800a3fc:	460c      	mov	r4, r1
 800a3fe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a402:	f000 f843 	bl	800a48c <_lseek_r>
 800a406:	1c43      	adds	r3, r0, #1
 800a408:	89a3      	ldrh	r3, [r4, #12]
 800a40a:	bf15      	itete	ne
 800a40c:	6560      	strne	r0, [r4, #84]	; 0x54
 800a40e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800a412:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800a416:	81a3      	strheq	r3, [r4, #12]
 800a418:	bf18      	it	ne
 800a41a:	81a3      	strhne	r3, [r4, #12]
 800a41c:	bd10      	pop	{r4, pc}

0800a41e <__sclose>:
 800a41e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a422:	f000 b801 	b.w	800a428 <_close_r>
	...

0800a428 <_close_r>:
 800a428:	b538      	push	{r3, r4, r5, lr}
 800a42a:	4d06      	ldr	r5, [pc, #24]	; (800a444 <_close_r+0x1c>)
 800a42c:	2300      	movs	r3, #0
 800a42e:	4604      	mov	r4, r0
 800a430:	4608      	mov	r0, r1
 800a432:	602b      	str	r3, [r5, #0]
 800a434:	f7fa fbd7 	bl	8004be6 <_close>
 800a438:	1c43      	adds	r3, r0, #1
 800a43a:	d102      	bne.n	800a442 <_close_r+0x1a>
 800a43c:	682b      	ldr	r3, [r5, #0]
 800a43e:	b103      	cbz	r3, 800a442 <_close_r+0x1a>
 800a440:	6023      	str	r3, [r4, #0]
 800a442:	bd38      	pop	{r3, r4, r5, pc}
 800a444:	200021b8 	.word	0x200021b8

0800a448 <_fstat_r>:
 800a448:	b538      	push	{r3, r4, r5, lr}
 800a44a:	4d07      	ldr	r5, [pc, #28]	; (800a468 <_fstat_r+0x20>)
 800a44c:	2300      	movs	r3, #0
 800a44e:	4604      	mov	r4, r0
 800a450:	4608      	mov	r0, r1
 800a452:	4611      	mov	r1, r2
 800a454:	602b      	str	r3, [r5, #0]
 800a456:	f7fa fbd2 	bl	8004bfe <_fstat>
 800a45a:	1c43      	adds	r3, r0, #1
 800a45c:	d102      	bne.n	800a464 <_fstat_r+0x1c>
 800a45e:	682b      	ldr	r3, [r5, #0]
 800a460:	b103      	cbz	r3, 800a464 <_fstat_r+0x1c>
 800a462:	6023      	str	r3, [r4, #0]
 800a464:	bd38      	pop	{r3, r4, r5, pc}
 800a466:	bf00      	nop
 800a468:	200021b8 	.word	0x200021b8

0800a46c <_isatty_r>:
 800a46c:	b538      	push	{r3, r4, r5, lr}
 800a46e:	4d06      	ldr	r5, [pc, #24]	; (800a488 <_isatty_r+0x1c>)
 800a470:	2300      	movs	r3, #0
 800a472:	4604      	mov	r4, r0
 800a474:	4608      	mov	r0, r1
 800a476:	602b      	str	r3, [r5, #0]
 800a478:	f7fa fbd1 	bl	8004c1e <_isatty>
 800a47c:	1c43      	adds	r3, r0, #1
 800a47e:	d102      	bne.n	800a486 <_isatty_r+0x1a>
 800a480:	682b      	ldr	r3, [r5, #0]
 800a482:	b103      	cbz	r3, 800a486 <_isatty_r+0x1a>
 800a484:	6023      	str	r3, [r4, #0]
 800a486:	bd38      	pop	{r3, r4, r5, pc}
 800a488:	200021b8 	.word	0x200021b8

0800a48c <_lseek_r>:
 800a48c:	b538      	push	{r3, r4, r5, lr}
 800a48e:	4d07      	ldr	r5, [pc, #28]	; (800a4ac <_lseek_r+0x20>)
 800a490:	4604      	mov	r4, r0
 800a492:	4608      	mov	r0, r1
 800a494:	4611      	mov	r1, r2
 800a496:	2200      	movs	r2, #0
 800a498:	602a      	str	r2, [r5, #0]
 800a49a:	461a      	mov	r2, r3
 800a49c:	f7fa fbca 	bl	8004c34 <_lseek>
 800a4a0:	1c43      	adds	r3, r0, #1
 800a4a2:	d102      	bne.n	800a4aa <_lseek_r+0x1e>
 800a4a4:	682b      	ldr	r3, [r5, #0]
 800a4a6:	b103      	cbz	r3, 800a4aa <_lseek_r+0x1e>
 800a4a8:	6023      	str	r3, [r4, #0]
 800a4aa:	bd38      	pop	{r3, r4, r5, pc}
 800a4ac:	200021b8 	.word	0x200021b8

0800a4b0 <__malloc_lock>:
 800a4b0:	4801      	ldr	r0, [pc, #4]	; (800a4b8 <__malloc_lock+0x8>)
 800a4b2:	f7ff be55 	b.w	800a160 <__retarget_lock_acquire_recursive>
 800a4b6:	bf00      	nop
 800a4b8:	200021b0 	.word	0x200021b0

0800a4bc <__malloc_unlock>:
 800a4bc:	4801      	ldr	r0, [pc, #4]	; (800a4c4 <__malloc_unlock+0x8>)
 800a4be:	f7ff be50 	b.w	800a162 <__retarget_lock_release_recursive>
 800a4c2:	bf00      	nop
 800a4c4:	200021b0 	.word	0x200021b0

0800a4c8 <_read_r>:
 800a4c8:	b538      	push	{r3, r4, r5, lr}
 800a4ca:	4d07      	ldr	r5, [pc, #28]	; (800a4e8 <_read_r+0x20>)
 800a4cc:	4604      	mov	r4, r0
 800a4ce:	4608      	mov	r0, r1
 800a4d0:	4611      	mov	r1, r2
 800a4d2:	2200      	movs	r2, #0
 800a4d4:	602a      	str	r2, [r5, #0]
 800a4d6:	461a      	mov	r2, r3
 800a4d8:	f7fa fb68 	bl	8004bac <_read>
 800a4dc:	1c43      	adds	r3, r0, #1
 800a4de:	d102      	bne.n	800a4e6 <_read_r+0x1e>
 800a4e0:	682b      	ldr	r3, [r5, #0]
 800a4e2:	b103      	cbz	r3, 800a4e6 <_read_r+0x1e>
 800a4e4:	6023      	str	r3, [r4, #0]
 800a4e6:	bd38      	pop	{r3, r4, r5, pc}
 800a4e8:	200021b8 	.word	0x200021b8

0800a4ec <_init>:
 800a4ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a4ee:	bf00      	nop
 800a4f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a4f2:	bc08      	pop	{r3}
 800a4f4:	469e      	mov	lr, r3
 800a4f6:	4770      	bx	lr

0800a4f8 <_fini>:
 800a4f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a4fa:	bf00      	nop
 800a4fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a4fe:	bc08      	pop	{r3}
 800a500:	469e      	mov	lr, r3
 800a502:	4770      	bx	lr
