[06/17 00:37:56      0s] 
[06/17 00:37:56      0s] Cadence Innovus(TM) Implementation System.
[06/17 00:37:56      0s] Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.
[06/17 00:37:56      0s] 
[06/17 00:37:56      0s] Version:	v21.17-s075_1, built Wed Mar 15 11:17:40 PDT 2023
[06/17 00:37:56      0s] Options:	-no_gui -batch -files /home/yl996/proj/mcp-eda-example/scripts/FreePDK45/backend/7_route.tcl -execute restoreDesign /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/cts.enc.dat des3 
[06/17 00:37:56      0s] Date:		Tue Jun 17 00:37:56 2025
[06/17 00:37:56      0s] Host:		hl279-cmp-00.egr.duke.edu (x86_64 w/Linux 4.18.0-553.54.1.el8_10.x86_64) (12cores*48cpus*Intel(R) Xeon(R) CPU E5-2687W v4 @ 3.00GHz 30720KB)
[06/17 00:37:56      0s] OS:		Red Hat Enterprise Linux 8.10 (Ootpa)
[06/17 00:37:56      0s] 
[06/17 00:37:56      0s] License:
[06/17 00:38:01      0s] 		[00:38:01.228706] Configured Lic search path (21.01-s002): 27400@license06.egr.duke.edu:27500@license01.egr.duke.edu

[06/17 00:38:01      0s] 		invs	Innovus Implementation System	21.1	checkout succeeded
[06/17 00:38:01      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[06/17 00:38:15     14s] Reset Parastics called with the command setExtractRCMode -reset@(#)CDS: Innovus v21.17-s075_1 (64bit) 03/15/2023 11:17 (Linux 3.10.0-693.el7.x86_64)
[06/17 00:38:18     16s] @(#)CDS: NanoRoute 21.17-s075_1 NR230308-2354/21_17-UB (database version 18.20.604) {superthreading v2.17}
[06/17 00:38:18     16s] @(#)CDS: AAE 21.17-s026 (64bit) 03/15/2023 (Linux 3.10.0-693.el7.x86_64)
[06/17 00:38:18     16s] @(#)CDS: CTE 21.17-s025_1 () Mar 14 2023 11:00:06 ( )
[06/17 00:38:18     16s] @(#)CDS: SYNTECH 21.17-s007_1 () Feb 20 2023 06:56:35 ( )
[06/17 00:38:18     16s] @(#)CDS: CPE v21.17-s068
[06/17 00:38:18     16s] @(#)CDS: IQuantus/TQuantus 21.1.1-s939 (64bit) Wed Nov 9 09:34:24 PST 2022 (Linux 3.10.0-693.el7.x86_64)
[06/17 00:38:18     16s] @(#)CDS: OA 22.60-p087 Thu Feb  9 09:35:26 2023
[06/17 00:38:18     16s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[06/17 00:38:18     16s] @(#)CDS: RCDB 11.15.0
[06/17 00:38:18     16s] @(#)CDS: STYLUS 21.12-s019_1 (12/20/2022 05:13 PST)
[06/17 00:38:18     16s] @(#)CDS: SystemPlanner-21.17Rel-10251 (21.17) (2023-02-02 17:22:51+0800)
[06/17 00:38:18     16s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_3955556_hl279-cmp-00.egr.duke.edu_yl996_PZGrdJ.

[06/17 00:38:18     16s] Change the soft stacksize limit to 0.2%RAM (1030 mbytes). Set global soft_stack_size_limit to change the value.
[06/17 00:38:20     18s] 
[06/17 00:38:20     18s] **INFO:  MMMC transition support version v31-84 
[06/17 00:38:20     18s] 
[06/17 00:38:20     18s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[06/17 00:38:20     18s] <CMD> suppressMessage ENCEXT-2799
[06/17 00:38:20     18s] Executing cmd 'restoreDesign /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/cts.enc.dat des3' ...
[06/17 00:38:20     18s] <CMD> restoreDesign /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/cts.enc.dat des3
[06/17 00:38:20     18s] #% Begin load design ... (date=06/17 00:38:20, mem=864.0M)
[06/17 00:38:20     18s] Set Default Input Pin Transition as 0.1 ps.
[06/17 00:38:20     19s] Loading design 'des3' saved by 'Innovus' '21.17-s075_1' on 'Tue Jun 17 00:37:55 2025'.
[06/17 00:38:20     19s] % Begin Load MMMC data ... (date=06/17 00:38:20, mem=867.2M)
[06/17 00:38:20     19s] % End Load MMMC data ... (date=06/17 00:38:20, total cpu=0:00:00.0, real=0:00:00.0, peak res=868.1M, current mem=868.1M)
[06/17 00:38:20     19s] 
[06/17 00:38:20     19s] Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/cts.enc.dat/libs/lef/NangateOpenCellLibrary.lef ...
[06/17 00:38:20     19s] Set DBUPerIGU to M2 pitch 380.
[06/17 00:38:20     19s] 
[06/17 00:38:20     19s] Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/cts.enc.dat/libs/lef/freepdk45_sram_1rw0r_1024x136_17.lef ...
[06/17 00:38:20     19s] **ERROR: (IMPLF-82):	The y coordinate value 61.3175
in pin 'addr0[2]' in macro 'freepdk45_sram_1rw0r_1024x136_17' is not on Manufacturing Grid.
This is likely to result in placement/routing that cannot be manufactured. Check the manufacturing grid defined in the technology LEF file (MANUFACTURINGGRID) and make sure the value is an integral multiple of the grid.
**ERROR: (IMPLF-82):	The y coordinate value 61.4525
in pin 'addr0[2]' in macro 'freepdk45_sram_1rw0r_1024x136_17' is not on Manufacturing Grid.
This is likely to result in placement/routing that cannot be manufactured. Check the manufacturing grid defined in the technology LEF file (MANUFACTURINGGRID) and make sure the value is an integral multiple of the grid.
**ERROR: (IMPLF-82):	The y coordinate value 64.0475
in pin 'addr0[3]' in macro 'freepdk45_sram_1rw0r_1024x136_17' is not on Manufacturing Grid.
This is likely to result in placement/routing that cannot be manufactured. Check the manufacturing grid defined in the technology LEF file (MANUFACTURINGGRID) and make sure the value is an integral multiple of the grid.
**ERROR: (IMPLF-82):	The y coordinate value 64.1825
in pin 'addr0[3]' in macro 'freepdk45_sram_1rw0r_1024x136_17' is not on Manufacturing Grid.
This is likely to result in placement/routing that cannot be manufactured. Check the manufacturing grid defined in the technology LEF file (MANUFACTURINGGRID) and make sure the value is an integral multiple of the grid.
**ERROR: (IMPLF-82):	The y coordinate value 66.2575
in pin 'addr0[4]' in macro 'freepdk45_sram_1rw0r_1024x136_17' is not on Manufacturing Grid.
This is likely to result in placement/routing that cannot be manufactured. Check the manufacturing grid defined in the technology LEF file (MANUFACTURINGGRID) and make sure the value is an integral multiple of the grid.
**ERROR: (IMPLF-82):	The y coordinate value 66.3925
in pin 'addr0[4]' in macro 'freepdk45_sram_1rw0r_1024x136_17' is not on Manufacturing Grid.
This is likely to result in placement/routing that cannot be manufactured. Check the manufacturing grid defined in the technology LEF file (MANUFACTURINGGRID) and make sure the value is an integral multiple of the grid.
**ERROR: (IMPLF-82):	The y coordinate value 68.9875
in pin 'addr0[5]' in macro 'freepdk45_sram_1rw0r_1024x136_17' is not on Manufacturing Grid.
This is likely to result in placement/routing that cannot be manufactured. Check the manufacturing grid defined in the technology LEF file (MANUFACTURINGGRID) and make sure the value is an integral multiple of the grid.
**ERROR: (IMPLF-82):	The y coordinate value 69.1225
in pin 'addr0[5]' in macro 'freepdk45_sram_1rw0r_1024x136_17' is not on Manufacturing Grid.
This is likely to result in placement/routing that cannot be manufactured. Check the manufacturing grid defined in the technology LEF file (MANUFACTURINGGRID) and make sure the value is an integral multiple of the grid.
**ERROR: (IMPLF-82):	The y coordinate value 71.1975
in pin 'addr0[6]' in macro 'freepdk45_sram_1rw0r_1024x136_17' is not on Manufacturing Grid.
This is likely to result in placement/routing that cannot be manufactured. Check the manufacturing grid defined in the technology LEF file (MANUFACTURINGGRID) and make sure the value is an integral multiple of the grid.
**ERROR: (IMPLF-82):	The y coordinate value 71.3325
in pin 'addr0[6]' in macro 'freepdk45_sram_1rw0r_1024x136_17' is not on Manufacturing Grid.
This is likely to result in placement/routing that cannot be manufactured. Check the manufacturing grid defined in the technology LEF file (MANUFACTURINGGRID) and make sure the value is an integral multiple of the grid.
**ERROR: (IMPLF-82):	The y coordinate value 73.9275
in pin 'addr0[7]' in macro 'freepdk45_sram_1rw0r_1024x136_17' is not on Manufacturing Grid.
This is likely to result in placement/routing that cannot be manufactured. Check the manufacturing grid defined in the technology LEF file (MANUFACTURINGGRID) and make sure the value is an integral multiple of the grid.
**ERROR: (IMPLF-82):	The y coordinate value 74.0625
in pin 'addr0[7]' in macro 'freepdk45_sram_1rw0r_1024x136_17' is not on Manufacturing Grid.
This is likely to result in placement/routing that cannot be manufactured. Check the manufacturing grid defined in the technology LEF file (MANUFACTURINGGRID) and make sure the value is an integral multiple of the grid.
**ERROR: (IMPLF-82):	The y coordinate value 76.1375
in pin 'addr0[8]' in macro 'freepdk45_sram_1rw0r_1024x136_17' is not on Manufacturing Grid.
This is likely to result in placement/routing that cannot be manufactured. Check the manufacturing grid defined in the technology LEF file (MANUFACTURINGGRID) and make sure the value is an integral multiple of the grid.
**ERROR: (IMPLF-82):	The y coordinate value 76.2725
in pin 'addr0[8]' in macro 'freepdk45_sram_1rw0r_1024x136_17' is not on Manufacturing Grid.
This is likely to result in placement/routing that cannot be manufactured. Check the manufacturing grid defined in the technology LEF file (MANUFACTURINGGRID) and make sure the value is an integral multiple of the grid.
**ERROR: (IMPLF-82):	The y coordinate value 78.8675
in pin 'addr0[9]' in macro 'freepdk45_sram_1rw0r_1024x136_17' is not on Manufacturing Grid.
This is likely to result in placement/routing that cannot be manufactured. Check the manufacturing grid defined in the technology LEF file (MANUFACTURINGGRID) and make sure the value is an integral multiple of the grid.
**ERROR: (IMPLF-82):	The y coordinate value 79.0025
in pin 'addr0[9]' in macro 'freepdk45_sram_1rw0r_1024x136_17' is not on Manufacturing Grid.
This is likely to result in placement/routing that cannot be manufactured. Check the manufacturing grid defined in the technology LEF file (MANUFACTURINGGRID) and make sure the value is an integral multiple of the grid.
**ERROR: (IMPLF-82):	The y coordinate value 5.6775
in pin 'csb0' in macro 'freepdk45_sram_1rw0r_1024x136_17' is not on Manufacturing Grid.
This is likely to result in placement/routing that cannot be manufactured. Check the manufacturing grid defined in the technology LEF file (MANUFACTURINGGRID) and make sure the value is an integral multiple of the grid.
**ERROR: (IMPLF-82):	The y coordinate value 5.8125
in pin 'csb0' in macro 'freepdk45_sram_1rw0r_1024x136_17' is not on Manufacturing Grid.
This is likely to result in placement/routing that cannot be manufactured. Check the manufacturing grid defined in the technology LEF file (MANUFACTURINGGRID) and make sure the value is an integral multiple of the grid.
**ERROR: (IMPLF-82):	The y coordinate value 8.4075
in pin 'web0' in macro 'freepdk45_sram_1rw0r_1024x136_17' is not on Manufacturing Grid.
This is likely to result in placement/routing that cannot be manufactured. Check the manufacturing grid defined in the technology LEF file (MANUFACTURINGGRID) and make sure the value is an integral multiple of the grid.
**ERROR: (IMPLF-82):	The y coordinate value 8.5425
in pin 'web0' in macro 'freepdk45_sram_1rw0r_1024x136_17' is not on Manufacturing Grid.
This is likely to result in placement/routing that cannot be manufactured. Check the manufacturing grid defined in the technology LEF file (MANUFACTURINGGRID) and make sure the value is an integral multiple of the grid.
**WARN: (EMS-27):	Message (IMPLF-82) has exceeded the current message display limit of 20.
[06/17 00:38:20     19s] To increase the message display limit, refer to the product command reference manual.
[06/17 00:38:20     19s] 
[06/17 00:38:20     19s] Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/cts.enc.dat/libs/lef/freepdk45_sram_1rw0r_128x44.lef ...
[06/17 00:38:20     19s] 
[06/17 00:38:20     19s] Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/cts.enc.dat/libs/lef/freepdk45_sram_1rw0r_20x64.lef ...
[06/17 00:38:20     19s] 
[06/17 00:38:20     19s] Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/cts.enc.dat/libs/lef/freepdk45_sram_1rw0r_22x64.lef ...
[06/17 00:38:20     19s] 
[06/17 00:38:20     19s] Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/cts.enc.dat/libs/lef/freepdk45_sram_1rw0r_256x64.lef ...
[06/17 00:38:20     19s] 
[06/17 00:38:20     19s] Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/cts.enc.dat/libs/lef/freepdk45_sram_1rw0r_45x512.lef ...
[06/17 00:38:20     19s] 
[06/17 00:38:20     19s] Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/cts.enc.dat/libs/lef/freepdk45_sram_1rw0r_512x45.lef ...
[06/17 00:38:20     19s] 
[06/17 00:38:20     19s] Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/cts.enc.dat/libs/lef/freepdk45_sram_1rw0r_512x64.lef ...
[06/17 00:38:20     19s] 
[06/17 00:38:20     19s] Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/cts.enc.dat/libs/lef/freepdk45_sram_1rw0r_64x160_20.lef ...
[06/17 00:38:20     19s] 
[06/17 00:38:20     19s] Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/cts.enc.dat/libs/lef/freepdk45_sram_1rw0r_64x176_22.lef ...
[06/17 00:38:20     19s] 
[06/17 00:38:20     19s] Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/cts.enc.dat/libs/lef/freepdk45_sram_1rw0r_64x20_64.lef ...
[06/17 00:38:20     19s] 
[06/17 00:38:20     19s] Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/cts.enc.dat/libs/lef/freepdk45_sram_1rw0r_64x40_20.lef ...
[06/17 00:38:20     19s] 
[06/17 00:38:20     19s] Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/cts.enc.dat/libs/lef/freepdk45_sram_1rw0r_64x44_22.lef ...
[06/17 00:38:20     19s] 
[06/17 00:38:20     19s] Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/cts.enc.dat/libs/lef/freepdk45_sram_1rw0r_64x512.lef ...
[06/17 00:38:20     19s] 
[06/17 00:38:20     19s] Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/cts.enc.dat/libs/lef/freepdk45_sram_1rw0r_64x80_20.lef ...
[06/17 00:38:20     19s] 
[06/17 00:38:20     19s] Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/cts.enc.dat/libs/lef/freepdk45_sram_1rw0r_64x88_22.lef ...
[06/17 00:38:20     19s] 
[06/17 00:38:20     19s] Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/cts.enc.dat/libs/lef/freepdk45_sram_1w1r_11x128.lef ...
[06/17 00:38:20     19s] 
[06/17 00:38:20     19s] Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/cts.enc.dat/libs/lef/freepdk45_sram_1w1r_120x16.lef ...
[06/17 00:38:20     19s] 
[06/17 00:38:20     19s] Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/cts.enc.dat/libs/lef/freepdk45_sram_1w1r_128x120_30.lef ...
[06/17 00:38:20     19s] 
[06/17 00:38:20     19s] Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/cts.enc.dat/libs/lef/freepdk45_sram_1w1r_128x124_31.lef ...
[06/17 00:38:20     19s] 
[06/17 00:38:20     19s] Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/cts.enc.dat/libs/lef/freepdk45_sram_1w1r_128x32_32.lef ...
[06/17 00:38:20     19s] 
[06/17 00:38:20     19s] Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/cts.enc.dat/libs/lef/freepdk45_sram_1w1r_128x40.lef ...
[06/17 00:38:20     19s] 
[06/17 00:38:20     19s] Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/cts.enc.dat/libs/lef/freepdk45_sram_1w1r_128x44_11.lef ...
[06/17 00:38:20     19s] 
[06/17 00:38:20     19s] Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/cts.enc.dat/libs/lef/freepdk45_sram_1w1r_128x4_1.lef ...
[06/17 00:38:20     19s] 
[06/17 00:38:20     19s] Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/cts.enc.dat/libs/lef/freepdk45_sram_1w1r_128x52_13.lef ...
[06/17 00:38:20     19s] 
[06/17 00:38:20     19s] Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/cts.enc.dat/libs/lef/freepdk45_sram_1w1r_128x56_14.lef ...
[06/17 00:38:20     19s] 
[06/17 00:38:20     19s] Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/cts.enc.dat/libs/lef/freepdk45_sram_1w1r_12x256.lef ...
[06/17 00:38:20     19s] 
[06/17 00:38:20     19s] Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/cts.enc.dat/libs/lef/freepdk45_sram_1w1r_13x128.lef ...
[06/17 00:38:20     19s] 
[06/17 00:38:20     19s] Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/cts.enc.dat/libs/lef/freepdk45_sram_1w1r_14x128.lef ...
[06/17 00:38:20     19s] 
[06/17 00:38:20     19s] Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/cts.enc.dat/libs/lef/freepdk45_sram_1w1r_16x120.lef ...
[06/17 00:38:20     19s] 
[06/17 00:38:20     19s] Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/cts.enc.dat/libs/lef/freepdk45_sram_1w1r_16x32_32.lef ...
[06/17 00:38:20     19s] 
[06/17 00:38:20     19s] Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/cts.enc.dat/libs/lef/freepdk45_sram_1w1r_16x72.lef ...
[06/17 00:38:20     19s] 
[06/17 00:38:20     19s] Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/cts.enc.dat/libs/lef/freepdk45_sram_1w1r_2048x8_2.lef ...
[06/17 00:38:20     19s] 
[06/17 00:38:20     19s] Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/cts.enc.dat/libs/lef/freepdk45_sram_1w1r_256x128_64.lef ...
[06/17 00:38:20     19s] 
[06/17 00:38:20     19s] Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/cts.enc.dat/libs/lef/freepdk45_sram_1w1r_256x48_12.lef ...
[06/17 00:38:20     19s] 
[06/17 00:38:20     19s] Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/cts.enc.dat/libs/lef/freepdk45_sram_1w1r_256x4_1.lef ...
[06/17 00:38:20     19s] 
[06/17 00:38:20     19s] Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/cts.enc.dat/libs/lef/freepdk45_sram_1w1r_27x96_32.lef ...
[06/17 00:38:20     19s] 
[06/17 00:38:20     19s] Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/cts.enc.dat/libs/lef/freepdk45_sram_1w1r_28x128_32.lef ...
[06/17 00:38:20     19s] 
[06/17 00:38:20     19s] Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/cts.enc.dat/libs/lef/freepdk45_sram_1w1r_31x128.lef ...
[06/17 00:38:20     19s] 
[06/17 00:38:20     19s] Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/cts.enc.dat/libs/lef/freepdk45_sram_1w1r_32x120.lef ...
[06/17 00:38:20     19s] 
[06/17 00:38:20     19s] Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/cts.enc.dat/libs/lef/freepdk45_sram_1w1r_32x128_32.lef ...
[06/17 00:38:20     19s] 
[06/17 00:38:20     19s] Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/cts.enc.dat/libs/lef/freepdk45_sram_1w1r_32x240.lef ...
[06/17 00:38:20     19s] 
[06/17 00:38:20     19s] Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/cts.enc.dat/libs/lef/freepdk45_sram_1w1r_32x32.lef ...
[06/17 00:38:20     19s] 
[06/17 00:38:20     19s] Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/cts.enc.dat/libs/lef/freepdk45_sram_1w1r_32x32_32.lef ...
[06/17 00:38:20     19s] 
[06/17 00:38:20     19s] Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/cts.enc.dat/libs/lef/freepdk45_sram_1w1r_32x64_32.lef ...
[06/17 00:38:20     19s] 
[06/17 00:38:20     19s] Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/cts.enc.dat/libs/lef/freepdk45_sram_1w1r_32x72.lef ...
[06/17 00:38:20     19s] 
[06/17 00:38:20     19s] Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/cts.enc.dat/libs/lef/freepdk45_sram_1w1r_32x96_32.lef ...
[06/17 00:38:20     19s] 
[06/17 00:38:20     19s] Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/cts.enc.dat/libs/lef/freepdk45_sram_1w1r_34x128_32.lef ...
[06/17 00:38:20     19s] 
[06/17 00:38:20     19s] Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/cts.enc.dat/libs/lef/freepdk45_sram_1w1r_38x96_32.lef ...
[06/17 00:38:20     19s] 
[06/17 00:38:20     19s] Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/cts.enc.dat/libs/lef/freepdk45_sram_1w1r_40x128.lef ...
[06/17 00:38:20     19s] 
[06/17 00:38:20     19s] Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/cts.enc.dat/libs/lef/freepdk45_sram_1w1r_40x240.lef ...
[06/17 00:38:20     19s] 
[06/17 00:38:20     19s] Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/cts.enc.dat/libs/lef/freepdk45_sram_1w1r_40x64_32.lef ...
[06/17 00:38:20     19s] 
[06/17 00:38:20     19s] Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/cts.enc.dat/libs/lef/freepdk45_sram_1w1r_40x72.lef ...
[06/17 00:38:20     19s] 
[06/17 00:38:20     19s] Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/cts.enc.dat/libs/lef/freepdk45_sram_1w1r_48x32_32.lef ...
[06/17 00:38:20     19s] 
[06/17 00:38:20     19s] Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/cts.enc.dat/libs/lef/freepdk45_sram_1w1r_512x64_64.lef ...
[06/17 00:38:20     19s] 
[06/17 00:38:20     19s] Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/cts.enc.dat/libs/lef/freepdk45_sram_1w1r_64x32_32.lef ...
[06/17 00:38:20     19s] 
[06/17 00:38:20     19s] Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/cts.enc.dat/libs/lef/freepdk45_sram_1w1r_64x512.lef ...
[06/17 00:38:20     19s] 
[06/17 00:38:20     19s] Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/cts.enc.dat/libs/lef/freepdk45_sram_1w1r_96x32_32.lef ...
[06/17 00:38:20     19s] 
##  Check design process and node:  
##  Both design process and tech node are not set.

[06/17 00:38:20     19s] Loading view definition file from /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/cts.enc.dat/viewDefinition.tcl
[06/17 00:38:20     19s] Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/CCS/NangateOpenCellLibrary_slow_ccs.lib' ...
[06/17 00:38:22     21s] Read 134 cells in library 'NangateOpenCellLibrary' 
[06/17 00:38:22     21s] Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1rw0r_1024x136_17/freepdk45_sram_1rw0r_1024x136_17_SS_0p95V_125C.lib' ...
[06/17 00:38:22     21s] Read 1 cells in library 'freepdk45_sram_1rw0r_1024x136_17_SS_0p95V_125C_lib' 
[06/17 00:38:22     21s] Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1rw0r_128x44/freepdk45_sram_1rw0r_128x44_SS_0p95V_125C.lib' ...
[06/17 00:38:22     21s] Read 1 cells in library 'freepdk45_sram_1rw0r_128x44_SS_0p95V_125C_lib' 
[06/17 00:38:22     21s] Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1rw0r_20x64/freepdk45_sram_1rw0r_20x64_SS_0p95V_125C.lib' ...
[06/17 00:38:22     21s] Read 1 cells in library 'freepdk45_sram_1rw0r_20x64_SS_0p95V_125C_lib' 
[06/17 00:38:22     21s] Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1rw0r_22x64/freepdk45_sram_1rw0r_22x64_SS_0p95V_125C.lib' ...
[06/17 00:38:22     21s] Read 1 cells in library 'freepdk45_sram_1rw0r_22x64_SS_0p95V_125C_lib' 
[06/17 00:38:22     21s] Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1rw0r_256x64/freepdk45_sram_1rw0r_256x64_SS_0p95V_125C.lib' ...
[06/17 00:38:22     21s] Read 1 cells in library 'freepdk45_sram_1rw0r_256x64_SS_0p95V_125C_lib' 
[06/17 00:38:22     21s] Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1rw0r_45x512/freepdk45_sram_1rw0r_45x512_SS_0p95V_125C.lib' ...
[06/17 00:38:22     21s] Read 1 cells in library 'freepdk45_sram_1rw0r_45x512_SS_0p95V_125C_lib' 
[06/17 00:38:22     21s] Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1rw0r_512x45/freepdk45_sram_1rw0r_512x45_SS_0p95V_125C.lib' ...
[06/17 00:38:22     21s] Read 1 cells in library 'freepdk45_sram_1rw0r_512x45_SS_0p95V_125C_lib' 
[06/17 00:38:22     21s] Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1rw0r_512x64/freepdk45_sram_1rw0r_512x64_SS_0p95V_125C.lib' ...
[06/17 00:38:22     21s] Read 1 cells in library 'freepdk45_sram_1rw0r_512x64_SS_0p95V_125C_lib' 
[06/17 00:38:22     21s] Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1rw0r_64x160_20/freepdk45_sram_1rw0r_64x160_20_SS_0p95V_125C.lib' ...
[06/17 00:38:22     21s] Read 1 cells in library 'freepdk45_sram_1rw0r_64x160_20_SS_0p95V_125C_lib' 
[06/17 00:38:22     21s] Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1rw0r_64x176_22/freepdk45_sram_1rw0r_64x176_22_SS_0p95V_125C.lib' ...
[06/17 00:38:23     21s] Read 1 cells in library 'freepdk45_sram_1rw0r_64x176_22_SS_0p95V_125C_lib' 
[06/17 00:38:23     21s] Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1rw0r_64x20_64/freepdk45_sram_1rw0r_64x20_64_SS_0p95V_125C.lib' ...
[06/17 00:38:23     21s] Read 1 cells in library 'freepdk45_sram_1rw0r_64x20_64_SS_0p95V_125C_lib' 
[06/17 00:38:23     21s] Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1rw0r_64x40_20/freepdk45_sram_1rw0r_64x40_20_SS_0p95V_125C.lib' ...
[06/17 00:38:23     21s] Read 1 cells in library 'freepdk45_sram_1rw0r_64x40_20_SS_0p95V_125C_lib' 
[06/17 00:38:23     21s] Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1rw0r_64x44_22/freepdk45_sram_1rw0r_64x44_22_SS_0p95V_125C.lib' ...
[06/17 00:38:23     21s] Read 1 cells in library 'freepdk45_sram_1rw0r_64x44_22_SS_0p95V_125C_lib' 
[06/17 00:38:23     21s] Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1rw0r_64x512/freepdk45_sram_1rw0r_64x512_SS_0p95V_125C.lib' ...
[06/17 00:38:23     21s] Read 1 cells in library 'freepdk45_sram_1rw0r_64x512_SS_0p95V_125C_lib' 
[06/17 00:38:23     21s] Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1rw0r_64x80_20/freepdk45_sram_1rw0r_64x80_20_SS_0p95V_125C.lib' ...
[06/17 00:38:23     21s] Read 1 cells in library 'freepdk45_sram_1rw0r_64x80_20_SS_0p95V_125C_lib' 
[06/17 00:38:23     21s] Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1rw0r_64x88_22/freepdk45_sram_1rw0r_64x88_22_SS_0p95V_125C.lib' ...
[06/17 00:38:23     22s] Read 1 cells in library 'freepdk45_sram_1rw0r_64x88_22_SS_0p95V_125C_lib' 
[06/17 00:38:23     22s] Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_120x16/freepdk45_sram_1w1r_120x16_SS_0p95V_125C.lib' ...
[06/17 00:38:23     22s] Read 1 cells in library 'freepdk45_sram_1w1r_120x16_SS_0p95V_125C_lib' 
[06/17 00:38:23     22s] Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_128x120_30/freepdk45_sram_1w1r_128x120_30_SS_0p95V_125C.lib' ...
[06/17 00:38:23     22s] Read 1 cells in library 'freepdk45_sram_1w1r_128x120_30_SS_0p95V_125C_lib' 
[06/17 00:38:23     22s] Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_128x124_31/freepdk45_sram_1w1r_128x124_31_SS_0p95V_125C.lib' ...
[06/17 00:38:23     22s] Read 1 cells in library 'freepdk45_sram_1w1r_128x124_31_SS_0p95V_125C_lib' 
[06/17 00:38:23     22s] Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_128x32_32/freepdk45_sram_1w1r_128x32_32_SS_0p95V_125C.lib' ...
[06/17 00:38:23     22s] Read 1 cells in library 'freepdk45_sram_1w1r_128x32_32_SS_0p95V_125C_lib' 
[06/17 00:38:23     22s] Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_128x40/freepdk45_sram_1w1r_128x40_SS_0p95V_125C.lib' ...
[06/17 00:38:23     22s] Read 1 cells in library 'freepdk45_sram_1w1r_128x40_SS_0p95V_125C_lib' 
[06/17 00:38:23     22s] Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_128x44_11/freepdk45_sram_1w1r_128x44_11_SS_0p95V_125C.lib' ...
[06/17 00:38:23     22s] Read 1 cells in library 'freepdk45_sram_1w1r_128x44_11_SS_0p95V_125C_lib' 
[06/17 00:38:23     22s] Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_128x4_1/freepdk45_sram_1w1r_128x4_1_SS_0p95V_125C.lib' ...
[06/17 00:38:23     22s] Read 1 cells in library 'freepdk45_sram_1w1r_128x4_1_SS_0p95V_125C_lib' 
[06/17 00:38:23     22s] Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_128x52_13/freepdk45_sram_1w1r_128x52_13_SS_0p95V_125C.lib' ...
[06/17 00:38:23     22s] Read 1 cells in library 'freepdk45_sram_1w1r_128x52_13_SS_0p95V_125C_lib' 
[06/17 00:38:23     22s] Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_128x56_14/freepdk45_sram_1w1r_128x56_14_SS_0p95V_125C.lib' ...
[06/17 00:38:23     22s] Read 1 cells in library 'freepdk45_sram_1w1r_128x56_14_SS_0p95V_125C_lib' 
[06/17 00:38:23     22s] Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_16x120/freepdk45_sram_1w1r_16x120_SS_0p95V_125C.lib' ...
[06/17 00:38:23     22s] Read 1 cells in library 'freepdk45_sram_1w1r_16x120_SS_0p95V_125C_lib' 
[06/17 00:38:23     22s] Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_16x32_32/freepdk45_sram_1w1r_16x32_32_SS_0p95V_125C.lib' ...
[06/17 00:38:23     22s] Read 1 cells in library 'freepdk45_sram_1w1r_16x32_32_SS_0p95V_125C_lib' 
[06/17 00:38:23     22s] Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_16x72/freepdk45_sram_1w1r_16x72_SS_0p95V_125C.lib' ...
[06/17 00:38:23     22s] Read 1 cells in library 'freepdk45_sram_1w1r_16x72_SS_0p95V_125C_lib' 
[06/17 00:38:23     22s] Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_2048x8_2/freepdk45_sram_1w1r_2048x8_2_SS_0p95V_125C.lib' ...
[06/17 00:38:23     22s] Read 1 cells in library 'freepdk45_sram_1w1r_2048x8_2_SS_0p95V_125C_lib' 
[06/17 00:38:23     22s] Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_256x128_64/freepdk45_sram_1w1r_256x128_64_SS_0p95V_125C.lib' ...
[06/17 00:38:23     22s] Read 1 cells in library 'freepdk45_sram_1w1r_256x128_64_SS_0p95V_125C_lib' 
[06/17 00:38:23     22s] Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_256x48_12/freepdk45_sram_1w1r_256x48_12_SS_0p95V_125C.lib' ...
[06/17 00:38:23     22s] Read 1 cells in library 'freepdk45_sram_1w1r_256x48_12_SS_0p95V_125C_lib' 
[06/17 00:38:23     22s] Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_256x4_1/freepdk45_sram_1w1r_256x4_1_SS_0p95V_125C.lib' ...
[06/17 00:38:23     22s] Read 1 cells in library 'freepdk45_sram_1w1r_256x4_1_SS_0p95V_125C_lib' 
[06/17 00:38:23     22s] Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_27x96_32/freepdk45_sram_1w1r_27x96_32_SS_0p95V_125C.lib' ...
[06/17 00:38:23     22s] Read 1 cells in library 'freepdk45_sram_1w1r_27x96_32_SS_0p95V_125C_lib' 
[06/17 00:38:23     22s] Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_28x128_32/freepdk45_sram_1w1r_28x128_32_SS_0p95V_125C.lib' ...
[06/17 00:38:23     22s] Read 1 cells in library 'freepdk45_sram_1w1r_28x128_32_SS_0p95V_125C_lib' 
[06/17 00:38:23     22s] Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_31x128/freepdk45_sram_1w1r_31x128_SS_0p95V_125C.lib' ...
[06/17 00:38:23     22s] Read 1 cells in library 'freepdk45_sram_1w1r_31x128_SS_0p95V_125C_lib' 
[06/17 00:38:23     22s] Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_32x120/freepdk45_sram_1w1r_32x120_SS_0p95V_125C.lib' ...
[06/17 00:38:23     22s] Read 1 cells in library 'freepdk45_sram_1w1r_32x120_SS_0p95V_125C_lib' 
[06/17 00:38:23     22s] Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_32x128_32/freepdk45_sram_1w1r_32x128_32_SS_0p95V_125C.lib' ...
[06/17 00:38:23     22s] Read 1 cells in library 'freepdk45_sram_1w1r_32x128_32_SS_0p95V_125C_lib' 
[06/17 00:38:23     22s] Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_32x240/freepdk45_sram_1w1r_32x240_SS_0p95V_125C.lib' ...
[06/17 00:38:23     22s] Read 1 cells in library 'freepdk45_sram_1w1r_32x240_SS_0p95V_125C_lib' 
[06/17 00:38:23     22s] Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_32x32/freepdk45_sram_1w1r_32x32_SS_0p95V_125C.lib' ...
[06/17 00:38:23     22s] Read 1 cells in library 'freepdk45_sram_1w1r_32x32_SS_0p95V_125C_lib' 
[06/17 00:38:23     22s] Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_32x32_32/freepdk45_sram_1w1r_32x32_32_SS_0p95V_125C.lib' ...
[06/17 00:38:23     22s] Read 1 cells in library 'freepdk45_sram_1w1r_32x32_32_SS_0p95V_125C_lib' 
[06/17 00:38:23     22s] Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_32x64_32/freepdk45_sram_1w1r_32x64_32_SS_0p95V_125C.lib' ...
[06/17 00:38:23     22s] Read 1 cells in library 'freepdk45_sram_1w1r_32x64_32_SS_0p95V_125C_lib' 
[06/17 00:38:23     22s] Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_32x72/freepdk45_sram_1w1r_32x72_SS_0p95V_125C.lib' ...
[06/17 00:38:23     22s] Read 1 cells in library 'freepdk45_sram_1w1r_32x72_SS_0p95V_125C_lib' 
[06/17 00:38:23     22s] Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_32x96_32/freepdk45_sram_1w1r_32x96_32_SS_0p95V_125C.lib' ...
[06/17 00:38:23     22s] Read 1 cells in library 'freepdk45_sram_1w1r_32x96_32_SS_0p95V_125C_lib' 
[06/17 00:38:23     22s] Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_34x128_32/freepdk45_sram_1w1r_34x128_32_SS_0p95V_125C.lib' ...
[06/17 00:38:23     22s] Read 1 cells in library 'freepdk45_sram_1w1r_34x128_32_SS_0p95V_125C_lib' 
[06/17 00:38:23     22s] Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_38x96_32/freepdk45_sram_1w1r_38x96_32_SS_0p95V_125C.lib' ...
[06/17 00:38:23     22s] Read 1 cells in library 'freepdk45_sram_1w1r_38x96_32_SS_0p95V_125C_lib' 
[06/17 00:38:23     22s] Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_40x128/freepdk45_sram_1w1r_40x128_SS_0p95V_125C.lib' ...
[06/17 00:38:23     22s] Read 1 cells in library 'freepdk45_sram_1w1r_40x128_SS_0p95V_125C_lib' 
[06/17 00:38:23     22s] Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_40x240/freepdk45_sram_1w1r_40x240_SS_0p95V_125C.lib' ...
[06/17 00:38:23     22s] Read 1 cells in library 'freepdk45_sram_1w1r_40x240_SS_0p95V_125C_lib' 
[06/17 00:38:23     22s] Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_40x64_32/freepdk45_sram_1w1r_40x64_32_SS_0p95V_125C.lib' ...
[06/17 00:38:23     22s] Read 1 cells in library 'freepdk45_sram_1w1r_40x64_32_SS_0p95V_125C_lib' 
[06/17 00:38:23     22s] Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_40x72/freepdk45_sram_1w1r_40x72_SS_0p95V_125C.lib' ...
[06/17 00:38:23     22s] Read 1 cells in library 'freepdk45_sram_1w1r_40x72_SS_0p95V_125C_lib' 
[06/17 00:38:23     22s] Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_48x32_32/freepdk45_sram_1w1r_48x32_32_SS_0p95V_125C.lib' ...
[06/17 00:38:23     22s] Read 1 cells in library 'freepdk45_sram_1w1r_48x32_32_SS_0p95V_125C_lib' 
[06/17 00:38:23     22s] Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_512x64_64/freepdk45_sram_1w1r_512x64_64_SS_0p95V_125C.lib' ...
[06/17 00:38:23     22s] Read 1 cells in library 'freepdk45_sram_1w1r_512x64_64_SS_0p95V_125C_lib' 
[06/17 00:38:23     22s] Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_64x32_32/freepdk45_sram_1w1r_64x32_32_SS_0p95V_125C.lib' ...
[06/17 00:38:23     23s] Read 1 cells in library 'freepdk45_sram_1w1r_64x32_32_SS_0p95V_125C_lib' 
[06/17 00:38:23     23s] Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_64x512/freepdk45_sram_1w1r_64x512_SS_0p95V_125C.lib' ...
[06/17 00:38:23     23s] Read 1 cells in library 'freepdk45_sram_1w1r_64x512_SS_0p95V_125C_lib' 
[06/17 00:38:23     23s] Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_96x32_32/freepdk45_sram_1w1r_96x32_32_SS_0p95V_125C.lib' ...
[06/17 00:38:23     23s] Read 1 cells in library 'freepdk45_sram_1w1r_96x32_32_SS_0p95V_125C_lib' 
[06/17 00:38:23     23s] Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/CCS/NangateOpenCellLibrary_fast_ccs.lib' ...
[06/17 00:38:25     25s] Read 134 cells in library 'NangateOpenCellLibrary' 
[06/17 00:38:25     25s] Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1rw0r_1024x136_17/freepdk45_sram_1rw0r_1024x136_17_FF_1p25V_0C.lib' ...
[06/17 00:38:25     25s] Read 1 cells in library 'freepdk45_sram_1rw0r_1024x136_17_FF_1p25V_0C_lib' 
[06/17 00:38:25     25s] Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1rw0r_128x44/freepdk45_sram_1rw0r_128x44_FF_1p25V_0C.lib' ...
[06/17 00:38:25     25s] Read 1 cells in library 'freepdk45_sram_1rw0r_128x44_FF_1p25V_0C_lib' 
[06/17 00:38:25     25s] Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1rw0r_20x64/freepdk45_sram_1rw0r_20x64_FF_1p25V_0C.lib' ...
[06/17 00:38:25     25s] Read 1 cells in library 'freepdk45_sram_1rw0r_20x64_FF_1p25V_0C_lib' 
[06/17 00:38:25     25s] Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1rw0r_22x64/freepdk45_sram_1rw0r_22x64_FF_1p25V_0C.lib' ...
[06/17 00:38:25     25s] Read 1 cells in library 'freepdk45_sram_1rw0r_22x64_FF_1p25V_0C_lib' 
[06/17 00:38:25     25s] Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1rw0r_256x64/freepdk45_sram_1rw0r_256x64_FF_1p25V_0C.lib' ...
[06/17 00:38:25     25s] Read 1 cells in library 'freepdk45_sram_1rw0r_256x64_FF_1p25V_0C_lib' 
[06/17 00:38:25     25s] Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1rw0r_45x512/freepdk45_sram_1rw0r_45x512_FF_1p25V_0C.lib' ...
[06/17 00:38:26     25s] Read 1 cells in library 'freepdk45_sram_1rw0r_45x512_FF_1p25V_0C_lib' 
[06/17 00:38:26     25s] Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1rw0r_512x45/freepdk45_sram_1rw0r_512x45_FF_1p25V_0C.lib' ...
[06/17 00:38:26     25s] Read 1 cells in library 'freepdk45_sram_1rw0r_512x45_FF_1p25V_0C_lib' 
[06/17 00:38:26     25s] Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1rw0r_512x64/freepdk45_sram_1rw0r_512x64_FF_1p25V_0C.lib' ...
[06/17 00:38:26     25s] Read 1 cells in library 'freepdk45_sram_1rw0r_512x64_FF_1p25V_0C_lib' 
[06/17 00:38:26     25s] Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1rw0r_64x160_20/freepdk45_sram_1rw0r_64x160_20_FF_1p25V_0C.lib' ...
[06/17 00:38:26     25s] Read 1 cells in library 'freepdk45_sram_1rw0r_64x160_20_FF_1p25V_0C_lib' 
[06/17 00:38:26     25s] Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1rw0r_64x176_22/freepdk45_sram_1rw0r_64x176_22_FF_1p25V_0C.lib' ...
[06/17 00:38:26     25s] Read 1 cells in library 'freepdk45_sram_1rw0r_64x176_22_FF_1p25V_0C_lib' 
[06/17 00:38:26     25s] Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1rw0r_64x20_64/freepdk45_sram_1rw0r_64x20_64_FF_1p25V_0C.lib' ...
[06/17 00:38:26     25s] Read 1 cells in library 'freepdk45_sram_1rw0r_64x20_64_FF_1p25V_0C_lib' 
[06/17 00:38:26     25s] Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1rw0r_64x40_20/freepdk45_sram_1rw0r_64x40_20_FF_1p25V_0C.lib' ...
[06/17 00:38:26     25s] Read 1 cells in library 'freepdk45_sram_1rw0r_64x40_20_FF_1p25V_0C_lib' 
[06/17 00:38:26     25s] Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1rw0r_64x44_22/freepdk45_sram_1rw0r_64x44_22_FF_1p25V_0C.lib' ...
[06/17 00:38:26     25s] Read 1 cells in library 'freepdk45_sram_1rw0r_64x44_22_FF_1p25V_0C_lib' 
[06/17 00:38:26     25s] Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1rw0r_64x512/freepdk45_sram_1rw0r_64x512_FF_1p25V_0C.lib' ...
[06/17 00:38:26     25s] Read 1 cells in library 'freepdk45_sram_1rw0r_64x512_FF_1p25V_0C_lib' 
[06/17 00:38:26     25s] Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1rw0r_64x80_20/freepdk45_sram_1rw0r_64x80_20_FF_1p25V_0C.lib' ...
[06/17 00:38:26     25s] Read 1 cells in library 'freepdk45_sram_1rw0r_64x80_20_FF_1p25V_0C_lib' 
[06/17 00:38:26     25s] Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1rw0r_64x88_22/freepdk45_sram_1rw0r_64x88_22_FF_1p25V_0C.lib' ...
[06/17 00:38:26     25s] Read 1 cells in library 'freepdk45_sram_1rw0r_64x88_22_FF_1p25V_0C_lib' 
[06/17 00:38:26     25s] Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_120x16/freepdk45_sram_1w1r_120x16_FF_1p25V_0C.lib' ...
[06/17 00:38:26     25s] Read 1 cells in library 'freepdk45_sram_1w1r_120x16_FF_1p25V_0C_lib' 
[06/17 00:38:26     25s] Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_128x120_30/freepdk45_sram_1w1r_128x120_30_FF_1p25V_0C.lib' ...
[06/17 00:38:26     25s] Read 1 cells in library 'freepdk45_sram_1w1r_128x120_30_FF_1p25V_0C_lib' 
[06/17 00:38:26     25s] Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_128x124_31/freepdk45_sram_1w1r_128x124_31_FF_1p25V_0C.lib' ...
[06/17 00:38:26     25s] Read 1 cells in library 'freepdk45_sram_1w1r_128x124_31_FF_1p25V_0C_lib' 
[06/17 00:38:26     25s] Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_128x32_32/freepdk45_sram_1w1r_128x32_32_FF_1p25V_0C.lib' ...
[06/17 00:38:26     25s] Read 1 cells in library 'freepdk45_sram_1w1r_128x32_32_FF_1p25V_0C_lib' 
[06/17 00:38:26     25s] Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_128x40/freepdk45_sram_1w1r_128x40_FF_1p25V_0C.lib' ...
[06/17 00:38:26     25s] Read 1 cells in library 'freepdk45_sram_1w1r_128x40_FF_1p25V_0C_lib' 
[06/17 00:38:26     25s] Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_128x44_11/freepdk45_sram_1w1r_128x44_11_FF_1p25V_0C.lib' ...
[06/17 00:38:26     25s] Read 1 cells in library 'freepdk45_sram_1w1r_128x44_11_FF_1p25V_0C_lib' 
[06/17 00:38:26     25s] Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_128x4_1/freepdk45_sram_1w1r_128x4_1_FF_1p25V_0C.lib' ...
[06/17 00:38:26     25s] Read 1 cells in library 'freepdk45_sram_1w1r_128x4_1_FF_1p25V_0C_lib' 
[06/17 00:38:26     25s] Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_128x52_13/freepdk45_sram_1w1r_128x52_13_FF_1p25V_0C.lib' ...
[06/17 00:38:26     25s] Read 1 cells in library 'freepdk45_sram_1w1r_128x52_13_FF_1p25V_0C_lib' 
[06/17 00:38:26     25s] Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_128x56_14/freepdk45_sram_1w1r_128x56_14_FF_1p25V_0C.lib' ...
[06/17 00:38:26     25s] Read 1 cells in library 'freepdk45_sram_1w1r_128x56_14_FF_1p25V_0C_lib' 
[06/17 00:38:26     25s] Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_16x120/freepdk45_sram_1w1r_16x120_FF_1p25V_0C.lib' ...
[06/17 00:38:26     25s] Read 1 cells in library 'freepdk45_sram_1w1r_16x120_FF_1p25V_0C_lib' 
[06/17 00:38:26     25s] Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_16x32_32/freepdk45_sram_1w1r_16x32_32_FF_1p25V_0C.lib' ...
[06/17 00:38:26     25s] Read 1 cells in library 'freepdk45_sram_1w1r_16x32_32_FF_1p25V_0C_lib' 
[06/17 00:38:26     25s] Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_16x72/freepdk45_sram_1w1r_16x72_FF_1p25V_0C.lib' ...
[06/17 00:38:26     26s] Read 1 cells in library 'freepdk45_sram_1w1r_16x72_FF_1p25V_0C_lib' 
[06/17 00:38:26     26s] Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_2048x8_2/freepdk45_sram_1w1r_2048x8_2_FF_1p25V_0C.lib' ...
[06/17 00:38:26     26s] Read 1 cells in library 'freepdk45_sram_1w1r_2048x8_2_FF_1p25V_0C_lib' 
[06/17 00:38:26     26s] Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_256x128_64/freepdk45_sram_1w1r_256x128_64_FF_1p25V_0C.lib' ...
[06/17 00:38:26     26s] Read 1 cells in library 'freepdk45_sram_1w1r_256x128_64_FF_1p25V_0C_lib' 
[06/17 00:38:26     26s] Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_256x48_12/freepdk45_sram_1w1r_256x48_12_FF_1p25V_0C.lib' ...
[06/17 00:38:26     26s] Read 1 cells in library 'freepdk45_sram_1w1r_256x48_12_FF_1p25V_0C_lib' 
[06/17 00:38:26     26s] Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_256x4_1/freepdk45_sram_1w1r_256x4_1_FF_1p25V_0C.lib' ...
[06/17 00:38:26     26s] Read 1 cells in library 'freepdk45_sram_1w1r_256x4_1_FF_1p25V_0C_lib' 
[06/17 00:38:26     26s] Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_27x96_32/freepdk45_sram_1w1r_27x96_32_FF_1p25V_0C.lib' ...
[06/17 00:38:26     26s] Read 1 cells in library 'freepdk45_sram_1w1r_27x96_32_FF_1p25V_0C_lib' 
[06/17 00:38:26     26s] Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_28x128_32/freepdk45_sram_1w1r_28x128_32_FF_1p25V_0C.lib' ...
[06/17 00:38:26     26s] Read 1 cells in library 'freepdk45_sram_1w1r_28x128_32_FF_1p25V_0C_lib' 
[06/17 00:38:26     26s] Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_31x128/freepdk45_sram_1w1r_31x128_FF_1p25V_0C.lib' ...
[06/17 00:38:26     26s] Read 1 cells in library 'freepdk45_sram_1w1r_31x128_FF_1p25V_0C_lib' 
[06/17 00:38:26     26s] Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_32x120/freepdk45_sram_1w1r_32x120_FF_1p25V_0C.lib' ...
[06/17 00:38:26     26s] Read 1 cells in library 'freepdk45_sram_1w1r_32x120_FF_1p25V_0C_lib' 
[06/17 00:38:26     26s] Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_32x128_32/freepdk45_sram_1w1r_32x128_32_FF_1p25V_0C.lib' ...
[06/17 00:38:26     26s] Read 1 cells in library 'freepdk45_sram_1w1r_32x128_32_FF_1p25V_0C_lib' 
[06/17 00:38:26     26s] Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_32x240/freepdk45_sram_1w1r_32x240_FF_1p25V_0C.lib' ...
[06/17 00:38:26     26s] Read 1 cells in library 'freepdk45_sram_1w1r_32x240_FF_1p25V_0C_lib' 
[06/17 00:38:26     26s] Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_32x32/freepdk45_sram_1w1r_32x32_FF_1p25V_0C.lib' ...
[06/17 00:38:26     26s] Read 1 cells in library 'freepdk45_sram_1w1r_32x32_FF_1p25V_0C_lib' 
[06/17 00:38:26     26s] Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_32x32_32/freepdk45_sram_1w1r_32x32_32_FF_1p25V_0C.lib' ...
[06/17 00:38:26     26s] Read 1 cells in library 'freepdk45_sram_1w1r_32x32_32_FF_1p25V_0C_lib' 
[06/17 00:38:26     26s] Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_32x64_32/freepdk45_sram_1w1r_32x64_32_FF_1p25V_0C.lib' ...
[06/17 00:38:26     26s] Read 1 cells in library 'freepdk45_sram_1w1r_32x64_32_FF_1p25V_0C_lib' 
[06/17 00:38:26     26s] Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_32x72/freepdk45_sram_1w1r_32x72_FF_1p25V_0C.lib' ...
[06/17 00:38:26     26s] Read 1 cells in library 'freepdk45_sram_1w1r_32x72_FF_1p25V_0C_lib' 
[06/17 00:38:26     26s] Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_32x96_32/freepdk45_sram_1w1r_32x96_32_FF_1p25V_0C.lib' ...
[06/17 00:38:26     26s] Read 1 cells in library 'freepdk45_sram_1w1r_32x96_32_FF_1p25V_0C_lib' 
[06/17 00:38:26     26s] Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_34x128_32/freepdk45_sram_1w1r_34x128_32_FF_1p25V_0C.lib' ...
[06/17 00:38:26     26s] Read 1 cells in library 'freepdk45_sram_1w1r_34x128_32_FF_1p25V_0C_lib' 
[06/17 00:38:26     26s] Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_38x96_32/freepdk45_sram_1w1r_38x96_32_FF_1p25V_0C.lib' ...
[06/17 00:38:26     26s] Read 1 cells in library 'freepdk45_sram_1w1r_38x96_32_FF_1p25V_0C_lib' 
[06/17 00:38:26     26s] Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_40x128/freepdk45_sram_1w1r_40x128_FF_1p25V_0C.lib' ...
[06/17 00:38:26     26s] Read 1 cells in library 'freepdk45_sram_1w1r_40x128_FF_1p25V_0C_lib' 
[06/17 00:38:26     26s] Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_40x240/freepdk45_sram_1w1r_40x240_FF_1p25V_0C.lib' ...
[06/17 00:38:26     26s] Read 1 cells in library 'freepdk45_sram_1w1r_40x240_FF_1p25V_0C_lib' 
[06/17 00:38:26     26s] Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_40x64_32/freepdk45_sram_1w1r_40x64_32_FF_1p25V_0C.lib' ...
[06/17 00:38:26     26s] Read 1 cells in library 'freepdk45_sram_1w1r_40x64_32_FF_1p25V_0C_lib' 
[06/17 00:38:26     26s] Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_40x72/freepdk45_sram_1w1r_40x72_FF_1p25V_0C.lib' ...
[06/17 00:38:26     26s] Read 1 cells in library 'freepdk45_sram_1w1r_40x72_FF_1p25V_0C_lib' 
[06/17 00:38:26     26s] Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_48x32_32/freepdk45_sram_1w1r_48x32_32_FF_1p25V_0C.lib' ...
[06/17 00:38:26     26s] Read 1 cells in library 'freepdk45_sram_1w1r_48x32_32_FF_1p25V_0C_lib' 
[06/17 00:38:26     26s] Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_512x64_64/freepdk45_sram_1w1r_512x64_64_FF_1p25V_0C.lib' ...
[06/17 00:38:26     26s] Read 1 cells in library 'freepdk45_sram_1w1r_512x64_64_FF_1p25V_0C_lib' 
[06/17 00:38:26     26s] Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_64x32_32/freepdk45_sram_1w1r_64x32_32_FF_1p25V_0C.lib' ...
[06/17 00:38:26     26s] Read 1 cells in library 'freepdk45_sram_1w1r_64x32_32_FF_1p25V_0C_lib' 
[06/17 00:38:26     26s] Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_64x512/freepdk45_sram_1w1r_64x512_FF_1p25V_0C.lib' ...
[06/17 00:38:27     26s] Read 1 cells in library 'freepdk45_sram_1w1r_64x512_FF_1p25V_0C_lib' 
[06/17 00:38:27     26s] Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_96x32_32/freepdk45_sram_1w1r_96x32_32_FF_1p25V_0C.lib' ...
[06/17 00:38:27     26s] Read 1 cells in library 'freepdk45_sram_1w1r_96x32_32_FF_1p25V_0C_lib' 
[06/17 00:38:27     26s] Ending "PreSetAnalysisView" (total cpu=0:00:07.2, real=0:00:07.0, peak res=1028.1M, current mem=904.7M)
[06/17 00:38:27     26s] *** End library_loading (cpu=0.12min, real=0.12min, mem=78.0M, fe_cpu=0.45min, fe_real=0.52min, fe_mem=1038.2M) ***
[06/17 00:38:27     26s] % Begin Load netlist data ... (date=06/17 00:38:27, mem=904.7M)
[06/17 00:38:27     26s] *** Begin netlist parsing (mem=1038.2M) ***
[06/17 00:38:27     26s] Created 188 new cells from 110 timing libraries.
[06/17 00:38:27     26s] Reading netlist ...
[06/17 00:38:27     26s] Backslashed names will retain backslash and a trailing blank character.
[06/17 00:38:27     26s] Reading verilogBinary netlist '/home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/cts.enc.dat/des3.v.bin'
[06/17 00:38:27     26s] 
[06/17 00:38:27     26s] *** Memory Usage v#1 (Current mem = 1045.195M, initial mem = 494.906M) ***
[06/17 00:38:27     26s] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=1045.2M) ***
[06/17 00:38:27     26s] % End Load netlist data ... (date=06/17 00:38:27, total cpu=0:00:00.1, real=0:00:00.0, peak res=926.2M, current mem=926.2M)
[06/17 00:38:27     26s] Top level cell is des3.
[06/17 00:38:27     27s] **WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'slow'. Cell 'freepdk45_sram_1rw0r_1024x136_17' found in library 'freepdk45_sram_1rw0r_1024x136_17_SS_0p95V_125C_lib', but missing in library 'freepdk45_sram_1rw0r_128x44_SS_0p95V_125C_lib'. This can potentially cause issues during delay calculation.
[06/17 00:38:27     27s] **WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'slow'. Cell 'freepdk45_sram_1rw0r_128x44' found in library 'freepdk45_sram_1rw0r_128x44_SS_0p95V_125C_lib', but missing in library 'freepdk45_sram_1rw0r_20x64_SS_0p95V_125C_lib'. This can potentially cause issues during delay calculation.
[06/17 00:38:27     27s] **WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'slow'. Cell 'freepdk45_sram_1rw0r_20x64' found in library 'freepdk45_sram_1rw0r_20x64_SS_0p95V_125C_lib', but missing in library 'freepdk45_sram_1rw0r_22x64_SS_0p95V_125C_lib'. This can potentially cause issues during delay calculation.
[06/17 00:38:27     27s] **WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'slow'. Cell 'freepdk45_sram_1rw0r_22x64' found in library 'freepdk45_sram_1rw0r_22x64_SS_0p95V_125C_lib', but missing in library 'freepdk45_sram_1rw0r_256x64_SS_0p95V_125C_lib'. This can potentially cause issues during delay calculation.
[06/17 00:38:27     27s] **WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'slow'. Cell 'freepdk45_sram_1rw0r_256x64' found in library 'freepdk45_sram_1rw0r_256x64_SS_0p95V_125C_lib', but missing in library 'freepdk45_sram_1rw0r_45x512_SS_0p95V_125C_lib'. This can potentially cause issues during delay calculation.
[06/17 00:38:27     27s] **WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'slow'. Cell 'freepdk45_sram_1rw0r_45x512' found in library 'freepdk45_sram_1rw0r_45x512_SS_0p95V_125C_lib', but missing in library 'freepdk45_sram_1rw0r_512x45_SS_0p95V_125C_lib'. This can potentially cause issues during delay calculation.
[06/17 00:38:27     27s] **WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'slow'. Cell 'freepdk45_sram_1rw0r_512x45' found in library 'freepdk45_sram_1rw0r_512x45_SS_0p95V_125C_lib', but missing in library 'freepdk45_sram_1rw0r_512x64_SS_0p95V_125C_lib'. This can potentially cause issues during delay calculation.
[06/17 00:38:27     27s] **WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'slow'. Cell 'freepdk45_sram_1rw0r_512x64' found in library 'freepdk45_sram_1rw0r_512x64_SS_0p95V_125C_lib', but missing in library 'freepdk45_sram_1rw0r_64x160_20_SS_0p95V_125C_lib'. This can potentially cause issues during delay calculation.
[06/17 00:38:27     27s] **WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'slow'. Cell 'freepdk45_sram_1rw0r_64x160_20' found in library 'freepdk45_sram_1rw0r_64x160_20_SS_0p95V_125C_lib', but missing in library 'freepdk45_sram_1rw0r_64x176_22_SS_0p95V_125C_lib'. This can potentially cause issues during delay calculation.
[06/17 00:38:27     27s] **WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'slow'. Cell 'freepdk45_sram_1rw0r_64x176_22' found in library 'freepdk45_sram_1rw0r_64x176_22_SS_0p95V_125C_lib', but missing in library 'freepdk45_sram_1rw0r_64x20_64_SS_0p95V_125C_lib'. This can potentially cause issues during delay calculation.
[06/17 00:38:27     27s] **WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'slow'. Cell 'freepdk45_sram_1rw0r_64x20_64' found in library 'freepdk45_sram_1rw0r_64x20_64_SS_0p95V_125C_lib', but missing in library 'freepdk45_sram_1rw0r_64x40_20_SS_0p95V_125C_lib'. This can potentially cause issues during delay calculation.
[06/17 00:38:27     27s] **WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'slow'. Cell 'freepdk45_sram_1rw0r_64x40_20' found in library 'freepdk45_sram_1rw0r_64x40_20_SS_0p95V_125C_lib', but missing in library 'freepdk45_sram_1rw0r_64x44_22_SS_0p95V_125C_lib'. This can potentially cause issues during delay calculation.
[06/17 00:38:27     27s] **WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'slow'. Cell 'freepdk45_sram_1rw0r_64x44_22' found in library 'freepdk45_sram_1rw0r_64x44_22_SS_0p95V_125C_lib', but missing in library 'freepdk45_sram_1rw0r_64x512_SS_0p95V_125C_lib'. This can potentially cause issues during delay calculation.
[06/17 00:38:27     27s] **WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'slow'. Cell 'freepdk45_sram_1rw0r_64x512' found in library 'freepdk45_sram_1rw0r_64x512_SS_0p95V_125C_lib', but missing in library 'freepdk45_sram_1rw0r_64x80_20_SS_0p95V_125C_lib'. This can potentially cause issues during delay calculation.
[06/17 00:38:27     27s] **WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'slow'. Cell 'freepdk45_sram_1rw0r_64x80_20' found in library 'freepdk45_sram_1rw0r_64x80_20_SS_0p95V_125C_lib', but missing in library 'freepdk45_sram_1rw0r_64x88_22_SS_0p95V_125C_lib'. This can potentially cause issues during delay calculation.
[06/17 00:38:27     27s] **WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'slow'. Cell 'freepdk45_sram_1rw0r_64x88_22' found in library 'freepdk45_sram_1rw0r_64x88_22_SS_0p95V_125C_lib', but missing in library 'freepdk45_sram_1w1r_120x16_SS_0p95V_125C_lib'. This can potentially cause issues during delay calculation.
[06/17 00:38:27     27s] **WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'slow'. Cell 'freepdk45_sram_1w1r_120x16' found in library 'freepdk45_sram_1w1r_120x16_SS_0p95V_125C_lib', but missing in library 'freepdk45_sram_1w1r_128x120_30_SS_0p95V_125C_lib'. This can potentially cause issues during delay calculation.
[06/17 00:38:27     27s] **WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'slow'. Cell 'freepdk45_sram_1w1r_128x120_30' found in library 'freepdk45_sram_1w1r_128x120_30_SS_0p95V_125C_lib', but missing in library 'freepdk45_sram_1w1r_128x124_31_SS_0p95V_125C_lib'. This can potentially cause issues during delay calculation.
[06/17 00:38:27     27s] **WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'slow'. Cell 'freepdk45_sram_1w1r_128x124_31' found in library 'freepdk45_sram_1w1r_128x124_31_SS_0p95V_125C_lib', but missing in library 'freepdk45_sram_1w1r_128x32_32_SS_0p95V_125C_lib'. This can potentially cause issues during delay calculation.
[06/17 00:38:27     27s] **WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'slow'. Cell 'freepdk45_sram_1w1r_128x32_32' found in library 'freepdk45_sram_1w1r_128x32_32_SS_0p95V_125C_lib', but missing in library 'freepdk45_sram_1w1r_128x40_SS_0p95V_125C_lib'. This can potentially cause issues during delay calculation.
[06/17 00:38:27     27s] Message <TECHLIB-606> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[06/17 00:38:27     27s] Hooked 376 DB cells to tlib cells.
[06/17 00:38:27     27s] Ending "BindLib:" (total cpu=0:00:00.2, real=0:00:00.0, peak res=952.7M, current mem=952.7M)
[06/17 00:38:27     27s] 2 empty module found.
[06/17 00:38:27     27s] Starting recursive module instantiation check.
[06/17 00:38:27     27s] No recursion found.
[06/17 00:38:27     27s] Building hierarchical netlist for Cell des3 ...
[06/17 00:38:27     27s] *** Netlist is unique.
[06/17 00:38:27     27s] Setting Std. cell height to 2800 DBU (smallest netlist inst).
[06/17 00:38:27     27s] ** info: there are 383 modules.
[06/17 00:38:27     27s] ** info: there are 429 stdCell insts.
[06/17 00:38:27     27s] 
[06/17 00:38:27     27s] *** Memory Usage v#1 (Current mem = 1101.078M, initial mem = 494.906M) ***
[06/17 00:38:27     27s] *info: set bottom ioPad orient R0
[06/17 00:38:27     27s] Start create_tracks
[06/17 00:38:27     27s] Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
[06/17 00:38:27     27s] Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
[06/17 00:38:27     27s] Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
[06/17 00:38:27     27s] Loading preference file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/cts.enc.dat/gui.pref.tcl ...
[06/17 00:38:27     27s] ##  Process: 45            (User Set)               
[06/17 00:38:27     27s] ##     Node: (not set)                           
[06/17 00:38:27     27s] 
##  Check design process and node:  
##  Design tech node is not set.

[06/17 00:38:27     27s] Applying the recommended capacitance filtering threshold values for 45nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
[06/17 00:38:27     27s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[06/17 00:38:27     27s] 	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
[06/17 00:38:27     27s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
[06/17 00:38:27     27s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
[06/17 00:38:27     27s] Slack adjustment of -0 applied on <default> path group
[06/17 00:38:27     27s] **WARN: (IMPOPT-3602):	The specified path group name reg2reg is not defined.
[06/17 00:38:27     27s] Type 'man IMPOPT-3602' for more detail.
[06/17 00:38:27     27s] Effort level <high> specified for reg2reg path_group
[06/17 00:38:27     27s] Slack adjustment of -0 applied on reg2reg path_group
[06/17 00:38:27     27s] **WARN: (IMPOPT-3602):	The specified path group name Reg2Reg is not defined.
[06/17 00:38:27     27s] Type 'man IMPOPT-3602' for more detail.
[06/17 00:38:27     27s] Slack adjustment of -0 applied on Reg2Reg path_group
[06/17 00:38:27     27s] The power planner are extend the stripe antenna to the first ring.
[06/17 00:38:27     27s] Stripes will break as close as possible to obstructions.
[06/17 00:38:27     27s] Change floorplan default-technical-site to 'FreePDK45_38x28_10R_NP_162NW_34O'.
[06/17 00:38:27     27s] Extraction setup Delayed 
[06/17 00:38:27     27s] *Info: initialize multi-corner CTS.
[06/17 00:38:27     27s] Ending "SetAnalysisView" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1237.4M, current mem=969.1M)
[06/17 00:38:28     27s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[06/17 00:38:28     27s] 
[06/17 00:38:28     27s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) in restoreDesign Begin ...
[06/17 00:38:28     27s] Summary for sequential cells identification: 
[06/17 00:38:28     27s]   Identified SBFF number: 16
[06/17 00:38:28     27s]   Identified MBFF number: 0
[06/17 00:38:28     27s]   Identified SB Latch number: 0
[06/17 00:38:28     27s]   Identified MB Latch number: 0
[06/17 00:38:28     27s]   Not identified SBFF number: 0
[06/17 00:38:28     27s]   Not identified MBFF number: 0
[06/17 00:38:28     27s]   Not identified SB Latch number: 0
[06/17 00:38:28     27s]   Not identified MB Latch number: 0
[06/17 00:38:28     27s]   Number of sequential cells which are not FFs: 13
[06/17 00:38:28     27s] Total number of combinational cells: 93
[06/17 00:38:28     27s] Total number of sequential cells: 29
[06/17 00:38:28     27s] Total number of tristate cells: 6
[06/17 00:38:28     27s] Total number of level shifter cells: 0
[06/17 00:38:28     27s] Total number of power gating cells: 0
[06/17 00:38:28     27s] Total number of isolation cells: 0
[06/17 00:38:28     27s] Total number of power switch cells: 0
[06/17 00:38:28     27s] Total number of pulse generator cells: 0
[06/17 00:38:28     27s] Total number of always on buffers: 0
[06/17 00:38:28     27s] Total number of retention cells: 0
[06/17 00:38:28     27s] Total number of physical cells: 6
[06/17 00:38:28     27s] List of usable buffers: BUF_X1 BUF_X2 BUF_X4 BUF_X8 BUF_X16 BUF_X32 CLKBUF_X1 CLKBUF_X2 CLKBUF_X3
[06/17 00:38:28     27s] Total number of usable buffers: 9
[06/17 00:38:28     27s] List of unusable buffers:
[06/17 00:38:28     27s] Total number of unusable buffers: 0
[06/17 00:38:28     27s] List of usable inverters: INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32
[06/17 00:38:28     27s] Total number of usable inverters: 6
[06/17 00:38:28     27s] List of unusable inverters:
[06/17 00:38:28     27s] Total number of unusable inverters: 0
[06/17 00:38:28     27s] List of identified usable delay cells:
[06/17 00:38:28     27s] Total number of identified usable delay cells: 0
[06/17 00:38:28     27s] List of identified unusable delay cells:
[06/17 00:38:28     27s] Total number of identified unusable delay cells: 0
[06/17 00:38:28     27s] 
[06/17 00:38:28     27s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) in restoreDesign End ...
[06/17 00:38:28     27s] No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.
[06/17 00:38:28     27s] 
[06/17 00:38:28     27s] TimeStamp Deleting Cell Server Begin ...
[06/17 00:38:28     27s] 
[06/17 00:38:28     27s] TimeStamp Deleting Cell Server End ...
[06/17 00:38:28     27s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1245.7M, current mem=1245.7M)
[06/17 00:38:28     27s] 
[06/17 00:38:28     27s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) in restoreDesign Begin ...
[06/17 00:38:28     27s] Summary for sequential cells identification: 
[06/17 00:38:28     27s]   Identified SBFF number: 16
[06/17 00:38:28     27s]   Identified MBFF number: 0
[06/17 00:38:28     27s]   Identified SB Latch number: 0
[06/17 00:38:28     27s]   Identified MB Latch number: 0
[06/17 00:38:28     27s]   Not identified SBFF number: 0
[06/17 00:38:28     27s]   Not identified MBFF number: 0
[06/17 00:38:28     27s]   Not identified SB Latch number: 0
[06/17 00:38:28     27s]   Not identified MB Latch number: 0
[06/17 00:38:28     27s]   Number of sequential cells which are not FFs: 13
[06/17 00:38:28     27s] 
[06/17 00:38:28     27s] Trim Metal Layers:
[06/17 00:38:28     27s]  Visiting view : worst
[06/17 00:38:28     27s]    : PowerDomain = none : Weighted F : unweighted  = 33.30 (1.000) with rcCorner = 0
[06/17 00:38:28     27s]    : PowerDomain = none : Weighted F : unweighted  = 32.20 (1.000) with rcCorner = -1
[06/17 00:38:28     27s]  Visiting view : best
[06/17 00:38:28     27s]    : PowerDomain = none : Weighted F : unweighted  = 6.00 (1.000) with rcCorner = 0
[06/17 00:38:28     27s]    : PowerDomain = none : Weighted F : unweighted  = 5.50 (1.000) with rcCorner = -1
[06/17 00:38:28     27s] 
[06/17 00:38:28     27s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) in restoreDesign End ...
[06/17 00:38:28     27s] 
[06/17 00:38:28     27s] TimeStamp Deleting Cell Server Begin ...
[06/17 00:38:28     27s] 
[06/17 00:38:28     27s] TimeStamp Deleting Cell Server End ...
[06/17 00:38:28     27s] Reading floorplan file - /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/cts.enc.dat/des3.fp.gz (mem = 1363.1M).
[06/17 00:38:28     27s] % Begin Load floorplan data ... (date=06/17 00:38:28, mem=1247.4M)
[06/17 00:38:28     27s] *info: reset 1947 existing net BottomPreferredLayer and AvoidDetour
[06/17 00:38:28     27s] Deleting old partition specification.
[06/17 00:38:28     27s] Set FPlanBox to (0 0 123880 123200)
[06/17 00:38:28     27s] Start create_tracks
[06/17 00:38:28     27s] Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
[06/17 00:38:28     27s] Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
[06/17 00:38:28     27s] Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
[06/17 00:38:28     27s]  ... processed partition successfully.
[06/17 00:38:28     27s] Reading binary special route file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/cts.enc.dat/des3.fp.spr.gz (Created by Innovus v21.17-s075_1 on Tue Jun 17 00:37:51 2025, version: 1)
[06/17 00:38:28     27s] Ending "Read special route file" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1248.9M, current mem=1248.9M)
[06/17 00:38:28     27s] There are 5 nets with weight being set
[06/17 00:38:28     27s] There are 7 nets with bottomPreferredRoutingLayer being set
[06/17 00:38:28     27s] There are 5 nets with avoidDetour being set
[06/17 00:38:28     27s] Extracting standard cell pins and blockage ...... 
[06/17 00:38:28     27s] Pin and blockage extraction finished
[06/17 00:38:28     27s] % End Load floorplan data ... (date=06/17 00:38:28, total cpu=0:00:00.1, real=0:00:00.0, peak res=1251.0M, current mem=1251.0M)
[06/17 00:38:28     28s] Reading congestion map file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/cts.enc.dat/des3.route.congmap.gz ...
[06/17 00:38:28     28s] % Begin Load SymbolTable ... (date=06/17 00:38:28, mem=1251.2M)
[06/17 00:38:28     28s] Suppress "**WARN ..." messages.
[06/17 00:38:28     28s] routingBox: (-3200 -3200) (127080 126400)
[06/17 00:38:28     28s] coreBox:    (0 0) (123880 123200)
[06/17 00:38:28     28s] Un-suppress "**WARN ..." messages.
[06/17 00:38:28     28s] % End Load SymbolTable ... (date=06/17 00:38:28, total cpu=0:00:00.0, real=0:00:00.0, peak res=1252.2M, current mem=1252.2M)
[06/17 00:38:28     28s] Loading place ...
[06/17 00:38:28     28s] % Begin Load placement data ... (date=06/17 00:38:28, mem=1252.2M)
[06/17 00:38:28     28s] Reading placement file - /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/cts.enc.dat/des3.place.gz.
[06/17 00:38:28     28s] ** Reading stdCellPlacement_binary (Created by Innovus v21.17-s075_1 on Tue Jun 17 00:37:51 2025, version# 2) ...
[06/17 00:38:28     28s] Read Views for adaptive view pruning ...
[06/17 00:38:28     28s] Read 0 views from Binary DB for adaptive view pruning
[06/17 00:38:28     28s] *** Completed restorePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1367.1M) ***
[06/17 00:38:28     28s] Total net length = 7.319e+03 (4.779e+03 2.540e+03) (ext = 5.012e+03)
[06/17 00:38:28     28s] % End Load placement data ... (date=06/17 00:38:28, total cpu=0:00:00.0, real=0:00:00.0, peak res=1253.2M, current mem=1253.2M)
[06/17 00:38:28     28s] Reading PG file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/cts.enc.dat/des3.pg.gz, version#2, (Created by Innovus v21.17-s075_1 on       Tue Jun 17 00:37:51 2025)
[06/17 00:38:28     28s] *** Completed restorePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1364.1M) ***
[06/17 00:38:28     28s] % Begin Load routing data ... (date=06/17 00:38:28, mem=1253.8M)
[06/17 00:38:28     28s] Reading routing file - /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/cts.enc.dat/des3.route.gz.
[06/17 00:38:29     28s] Reading Innovus routing data (Created by Innovus v21.17-s075_1 on Tue Jun 17 00:37:51 2025 Format: 20.1) ...
[06/17 00:38:29     28s] *** Total 703 nets are successfully restored.
[06/17 00:38:29     28s] *** Completed restoreRoute (cpu=0:00:00.0 real=0:00:01.0 mem=1365.1M) ***
[06/17 00:38:29     28s] % End Load routing data ... (date=06/17 00:38:29, total cpu=0:00:00.0, real=0:00:01.0, peak res=1255.9M, current mem=1254.9M)
[06/17 00:38:29     28s] TAT_INFO: restoreCongMap REAL = 0 : CPU = 0 : MEM = 0.
[06/17 00:38:29     28s] Reading property file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/cts.enc.dat/des3.prop
[06/17 00:38:29     28s] *** Completed restoreProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1368.1M) ***
[06/17 00:38:29     28s] Reading dirtyarea snapshot file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/cts.enc.dat/des3.db.da.gz (Create by Innovus v21.17-s075_1 on Tue Jun 17 00:37:52 2025, version: 4).
[06/17 00:38:29     28s] Set Default Input Pin Transition as 0.1 ps.
[06/17 00:38:29     28s] eee: readRCCornerMetaData, file read unsuccessful: /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/cts.enc.dat/extraction/extractionMetaData.gz
[06/17 00:38:29     28s] Extraction setup Started 
[06/17 00:38:29     28s] 
[06/17 00:38:29     28s] Trim Metal Layers:
[06/17 00:38:29     28s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[06/17 00:38:29     28s] Reading Capacitance Table File /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/cts.enc.dat/libs/mmmc/NCSU_FreePDK_45nm.capTbl ...
[06/17 00:38:29     28s] Cap table was created using Encounter 08.10-p004_1.
[06/17 00:38:29     28s] Process name: master_techFreePDK45.
[06/17 00:38:29     28s] Importing multi-corner RC tables ... 
[06/17 00:38:29     28s] Summary of Active RC-Corners : 
[06/17 00:38:29     28s]  
[06/17 00:38:29     28s]  Analysis View: worst
[06/17 00:38:29     28s]     RC-Corner Name        : default
[06/17 00:38:29     28s]     RC-Corner Index       : 0
[06/17 00:38:29     28s]     RC-Corner Temperature : 25 Celsius
[06/17 00:38:29     28s]     RC-Corner Cap Table   : '/home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/cts.enc.dat/libs/mmmc/NCSU_FreePDK_45nm.capTbl'
[06/17 00:38:29     28s]     RC-Corner PreRoute Res Factor         : 1
[06/17 00:38:29     28s]     RC-Corner PreRoute Cap Factor         : 1
[06/17 00:38:29     28s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[06/17 00:38:29     28s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[06/17 00:38:29     28s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[06/17 00:38:29     28s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[06/17 00:38:29     28s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[06/17 00:38:29     28s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[06/17 00:38:29     28s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[06/17 00:38:29     28s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[06/17 00:38:29     28s]  
[06/17 00:38:29     28s]  Analysis View: best
[06/17 00:38:29     28s]     RC-Corner Name        : default
[06/17 00:38:29     28s]     RC-Corner Index       : 0
[06/17 00:38:29     28s]     RC-Corner Temperature : 25 Celsius
[06/17 00:38:29     28s]     RC-Corner Cap Table   : '/home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/cts.enc.dat/libs/mmmc/NCSU_FreePDK_45nm.capTbl'
[06/17 00:38:29     28s]     RC-Corner PreRoute Res Factor         : 1
[06/17 00:38:29     28s]     RC-Corner PreRoute Cap Factor         : 1
[06/17 00:38:29     28s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[06/17 00:38:29     28s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[06/17 00:38:29     28s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[06/17 00:38:29     28s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[06/17 00:38:29     28s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[06/17 00:38:29     28s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[06/17 00:38:29     28s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[06/17 00:38:29     28s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[06/17 00:38:29     28s] 
[06/17 00:38:29     28s] Trim Metal Layers:
[06/17 00:38:30     28s] LayerId::1 widthSet size::4
[06/17 00:38:30     28s] LayerId::2 widthSet size::4
[06/17 00:38:30     28s] LayerId::3 widthSet size::4
[06/17 00:38:30     28s] LayerId::4 widthSet size::4
[06/17 00:38:30     28s] LayerId::5 widthSet size::4
[06/17 00:38:30     28s] LayerId::6 widthSet size::4
[06/17 00:38:30     28s] LayerId::7 widthSet size::4
[06/17 00:38:30     28s] LayerId::8 widthSet size::4
[06/17 00:38:30     28s] LayerId::9 widthSet size::4
[06/17 00:38:30     28s] LayerId::10 widthSet size::3
[06/17 00:38:30     28s] eee: readRCGridDensityData file read unsuccessful:extractionRCGridDensityData.gz
[06/17 00:38:30     28s] Restore PreRoute RC Grid data failed.LayerId::1 widthSet size::4
[06/17 00:38:30     28s] LayerId::2 widthSet size::4
[06/17 00:38:30     28s] LayerId::3 widthSet size::4
[06/17 00:38:30     28s] LayerId::4 widthSet size::4
[06/17 00:38:30     28s] LayerId::5 widthSet size::4
[06/17 00:38:30     28s] LayerId::6 widthSet size::4
[06/17 00:38:30     28s] LayerId::7 widthSet size::4
[06/17 00:38:30     28s] LayerId::8 widthSet size::4
[06/17 00:38:30     28s] LayerId::9 widthSet size::4
[06/17 00:38:30     28s] LayerId::10 widthSet size::3
[06/17 00:38:30     28s] Updating RC grid for preRoute extraction ...
[06/17 00:38:30     28s] eee: pegSigSF::1.070000
[06/17 00:38:30     28s] Initializing multi-corner capacitance tables ... 
[06/17 00:38:30     28s] Initializing multi-corner resistance tables ...
[06/17 00:38:30     28s] Loading rc congestion map /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/cts.enc.dat/des3.congmap.gz ...
[06/17 00:38:30     28s] eee: l::1 avDens::0.101546 usedTrk::253.864214 availTrk::2500.000000 sigTrk::253.864214
[06/17 00:38:30     28s] eee: l::2 avDens::0.068003 usedTrk::90.194108 availTrk::1326.315789 sigTrk::90.194108
[06/17 00:38:30     28s] eee: l::3 avDens::0.115167 usedTrk::287.918000 availTrk::2500.000000 sigTrk::287.918000
[06/17 00:38:30     28s] eee: l::4 avDens::0.103784 usedTrk::103.784358 availTrk::1000.000000 sigTrk::103.784358
[06/17 00:38:30     28s] eee: l::5 avDens::0.105652 usedTrk::110.934858 availTrk::1050.000000 sigTrk::110.934858
[06/17 00:38:30     28s] eee: l::6 avDens::0.080117 usedTrk::60.088071 availTrk::750.000000 sigTrk::60.088071
[06/17 00:38:30     28s] eee: l::7 avDens::0.158742 usedTrk::13.228536 availTrk::83.333333 sigTrk::13.228536
[06/17 00:38:30     28s] eee: l::8 avDens::0.044400 usedTrk::2.220000 availTrk::50.000000 sigTrk::2.220000
[06/17 00:38:30     28s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[06/17 00:38:30     28s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[06/17 00:38:30     28s] {RT default 0 10 10 {4 1} {7 0} {9 0} 3}
[06/17 00:38:30     28s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.311495 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.878500 pMod=80 wcR=0.535700 newSi=0.002500 wHLS=1.458080 siPrev=0 viaL=0.000000 crit=0.079217 shortMod=0.396085 fMod=0.019804 
[06/17 00:38:30     28s] {RT default 0 10 10 {4 1} {7 0} {9 0} 3}
[06/17 00:38:30     28s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.311495 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.878500 pMod=80 wcR=0.535700 newSi=0.002500 wHLS=1.458080 siPrev=0 viaL=0.000000 crit=0.079217 shortMod=0.396085 fMod=0.019804 
[06/17 00:38:30     28s] Start generating vias ..
[06/17 00:38:30     28s] #create default rule from bind_ndr_rule rule=0x7f15686d81c0 0x7f153e1ce018
[06/17 00:38:30     28s] ### import design signature (1): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 via=1605868471 routing_via=1
[06/17 00:38:30     28s] #Skip building auto via since it is not turned on.
[06/17 00:38:30     28s] Extracting standard cell pins and blockage ...... 
[06/17 00:38:30     28s] Pin and blockage extraction finished
[06/17 00:38:30     28s] Via generation completed.
[06/17 00:38:30     28s] % Begin Load power constraints ... (date=06/17 00:38:30, mem=1277.9M)
[06/17 00:38:30     28s] % End Load power constraints ... (date=06/17 00:38:30, total cpu=0:00:00.0, real=0:00:00.0, peak res=1284.9M, current mem=1284.9M)
[06/17 00:38:30     29s] % Begin load AAE data ... (date=06/17 00:38:30, mem=1320.2M)
[06/17 00:38:31     29s] AAE DB initialization (MEM=1463.15 CPU=0:00:00.0 REAL=0:00:00.0) 
[06/17 00:38:31     29s] % End load AAE data ... (date=06/17 00:38:31, total cpu=0:00:00.6, real=0:00:01.0, peak res=1326.5M, current mem=1326.5M)
[06/17 00:38:31     29s] Restoring CCOpt config...
[06/17 00:38:31     29s] 
[06/17 00:38:31     29s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) in restoreDesign Begin ...
[06/17 00:38:31     29s] Summary for sequential cells identification: 
[06/17 00:38:31     29s]   Identified SBFF number: 16
[06/17 00:38:31     29s]   Identified MBFF number: 0
[06/17 00:38:31     29s]   Identified SB Latch number: 0
[06/17 00:38:31     29s]   Identified MB Latch number: 0
[06/17 00:38:31     29s]   Not identified SBFF number: 0
[06/17 00:38:31     29s]   Not identified MBFF number: 0
[06/17 00:38:31     29s]   Not identified SB Latch number: 0
[06/17 00:38:31     29s]   Not identified MB Latch number: 0
[06/17 00:38:31     29s]   Number of sequential cells which are not FFs: 13
[06/17 00:38:31     29s]  Visiting view : worst
[06/17 00:38:31     29s]    : PowerDomain = none : Weighted F : unweighted  = 33.10 (1.000) with rcCorner = 0
[06/17 00:38:31     29s]    : PowerDomain = none : Weighted F : unweighted  = 32.20 (1.000) with rcCorner = -1
[06/17 00:38:31     29s]  Visiting view : best
[06/17 00:38:31     29s]    : PowerDomain = none : Weighted F : unweighted  = 5.90 (1.000) with rcCorner = 0
[06/17 00:38:31     29s]    : PowerDomain = none : Weighted F : unweighted  = 5.50 (1.000) with rcCorner = -1
[06/17 00:38:31     29s] 
[06/17 00:38:31     29s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) in restoreDesign End ...
[06/17 00:38:31     29s]   Extracting original clock gating for clk...
[06/17 00:38:31     29s]     clock_tree clk contains 128 sinks and 0 clock gates.
[06/17 00:38:31     29s]   Extracting original clock gating for clk done.
[06/17 00:38:31     29s]   The skew group clk/default was created. It contains 128 sinks and 1 sources.
[06/17 00:38:31     29s]   The skew group clk/default was created. It contains 128 sinks and 1 sources.
[06/17 00:38:31     29s] Restoring CCOpt config done.
[06/17 00:38:31     29s] 
[06/17 00:38:31     29s] TimeStamp Deleting Cell Server Begin ...
[06/17 00:38:31     29s] 
[06/17 00:38:31     29s] TimeStamp Deleting Cell Server End ...
[06/17 00:38:31     29s] 
[06/17 00:38:31     29s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) in restoreDesign Begin ...
[06/17 00:38:31     29s] Summary for sequential cells identification: 
[06/17 00:38:31     29s]   Identified SBFF number: 16
[06/17 00:38:31     29s]   Identified MBFF number: 0
[06/17 00:38:31     29s]   Identified SB Latch number: 0
[06/17 00:38:31     29s]   Identified MB Latch number: 0
[06/17 00:38:31     29s]   Not identified SBFF number: 0
[06/17 00:38:31     29s]   Not identified MBFF number: 0
[06/17 00:38:31     29s]   Not identified SB Latch number: 0
[06/17 00:38:31     29s]   Not identified MB Latch number: 0
[06/17 00:38:31     29s]   Number of sequential cells which are not FFs: 13
[06/17 00:38:31     29s] Total number of combinational cells: 93
[06/17 00:38:31     29s] Total number of sequential cells: 29
[06/17 00:38:31     29s] Total number of tristate cells: 6
[06/17 00:38:31     29s] Total number of level shifter cells: 0
[06/17 00:38:31     29s] Total number of power gating cells: 0
[06/17 00:38:31     29s] Total number of isolation cells: 0
[06/17 00:38:31     29s] Total number of power switch cells: 0
[06/17 00:38:31     29s] Total number of pulse generator cells: 0
[06/17 00:38:31     29s] Total number of always on buffers: 0
[06/17 00:38:31     29s] Total number of retention cells: 0
[06/17 00:38:31     29s] Total number of physical cells: 6
[06/17 00:38:31     29s] List of usable buffers: BUF_X1 BUF_X2 BUF_X4 BUF_X8 BUF_X16 BUF_X32 CLKBUF_X1 CLKBUF_X2 CLKBUF_X3
[06/17 00:38:31     29s] Total number of usable buffers: 9
[06/17 00:38:31     29s] List of unusable buffers:
[06/17 00:38:31     29s] Total number of unusable buffers: 0
[06/17 00:38:31     29s] List of usable inverters: INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32
[06/17 00:38:31     29s] Total number of usable inverters: 6
[06/17 00:38:31     29s] List of unusable inverters:
[06/17 00:38:31     29s] Total number of unusable inverters: 0
[06/17 00:38:31     29s] List of identified usable delay cells:
[06/17 00:38:31     29s] Total number of identified usable delay cells: 0
[06/17 00:38:31     29s] List of identified unusable delay cells:
[06/17 00:38:31     29s] Total number of identified unusable delay cells: 0
[06/17 00:38:31     29s] 
[06/17 00:38:31     29s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) in restoreDesign End ...
[06/17 00:38:31     29s] No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.
[06/17 00:38:31     29s] 
[06/17 00:38:31     29s] TimeStamp Deleting Cell Server Begin ...
[06/17 00:38:31     29s] 
[06/17 00:38:31     29s] TimeStamp Deleting Cell Server End ...
[06/17 00:38:31     29s] **WARN: (IMPCTE-107):	The following globals have been obsoleted since version . They will be removed in the next release. 
[06/17 00:38:31     29s] timing_enable_separate_device_slew_effect_sensitivities
[06/17 00:38:31     29s] #% End load design ... (date=06/17 00:38:31, total cpu=0:00:10.9, real=0:00:11.0, peak res=1350.7M, current mem=1338.3M)
[06/17 00:38:31     29s] 
[06/17 00:38:31     29s] *** Summary of all messages that are not suppressed in this session:
[06/17 00:38:31     29s] Severity  ID               Count  Summary                                  
[06/17 00:38:31     29s] ERROR     IMPLF-82         96866  %s is not on Manufacturing Grid. This is...
[06/17 00:38:31     29s] WARNING   IMPOPT-3602          2  The specified path group name %s is not ...
[06/17 00:38:31     29s] WARNING   IMPCTE-107           1  The following globals have been obsolete...
[06/17 00:38:31     29s] WARNING   TECHLIB-606        108  An inconsistency was found during interp...
[06/17 00:38:31     29s] *** Message Summary: 111 warning(s), 96866 error(s)
[06/17 00:38:31     29s] 
[06/17 00:38:31     29s] Sourcing file "/home/yl996/proj/mcp-eda-example/scripts/FreePDK45/backend/7_route.tcl" ...
[06/17 00:38:31     29s] <CMD> setNanoRouteMode -routeWithTimingDriven false -routeDesignFixClockNets true
[06/17 00:38:31     29s] <CMD> globalRoute
[06/17 00:38:31     29s] #% Begin globalRoute (date=06/17 00:38:31, mem=1338.3M)
[06/17 00:38:31     29s] 
[06/17 00:38:31     29s] globalRoute
[06/17 00:38:31     29s] 
[06/17 00:38:31     29s] #Start globalRoute on Tue Jun 17 00:38:31 2025
[06/17 00:38:31     29s] #
[06/17 00:38:31     29s] ### Time Record (globalRoute) is installed.
[06/17 00:38:31     29s] ### Time Record (Pre Callback) is installed.
[06/17 00:38:31     29s] RC Grid backup saved.
[06/17 00:38:31     29s] ### Time Record (Pre Callback) is uninstalled.
[06/17 00:38:31     29s] ### Time Record (DB Import) is installed.
[06/17 00:38:31     29s] #create default rule from bind_ndr_rule rule=0x7f15686d81c0 0x7f153f03a018
[06/17 00:38:31     30s] #WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the map.
[06/17 00:38:31     30s] ### Net info: total nets: 1947
[06/17 00:38:31     30s] ### Net info: dirty nets: 6
[06/17 00:38:31     30s] ### Net info: marked as disconnected nets: 0
[06/17 00:38:31     30s] #num needed restored net=0
[06/17 00:38:31     30s] #need_extraction net=0 (total=1947)
[06/17 00:38:31     30s] ### Net info: fully routed nets: 5
[06/17 00:38:31     30s] ### Net info: trivial (< 2 pins) nets: 1447
[06/17 00:38:31     30s] ### Net info: unrouted nets: 495
[06/17 00:38:31     30s] ### Net info: re-extraction nets: 0
[06/17 00:38:31     30s] ### Net info: ignored nets: 0
[06/17 00:38:31     30s] ### Net info: skip routing nets: 0
[06/17 00:38:31     30s] #WARNING (NRIG-100) Ignoring auto generated timing constraints when routeWithTimingDriven set to false.
[06/17 00:38:31     30s] ### import design signature (2): route=1283999608 fixed_route=2134493256 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=2008064647 dirty_area=0 del_dirty_area=0 cell=1717263204 placement=794093497 pin_access=1 inst_pattern=1 via=1605868471 routing_via=1
[06/17 00:38:31     30s] ### Time Record (DB Import) is uninstalled.
[06/17 00:38:31     30s] #NanoRoute Version 21.17-s075_1 NR230308-2354/21_17-UB
[06/17 00:38:31     30s] ### Time Record (Data Preparation) is installed.
[06/17 00:38:31     30s] #RTESIG:78da95d1c90ac230100660cf3ec5103d5470c9248d49af82571551afa5da54849a4a9382
[06/17 00:38:31     30s] #       bebd554f95ba64aeffc72c4cafbf9baf81301ca31c592a458cb058334e395523c6453861
[06/17 00:38:31     30s] #       18d7d17646babdfe72b5910ab224b71a827d51e443486f26399f0e90ea2ca97207563b77
[06/17 00:38:31     30s] #       32c7c14b734a7d7814321f8e14b1e92babcb77847c0aaeacfeed8902fdb857772105703e
[06/17 00:38:31     30s] #       46fa2808b2bc485cfbda5319fdbe4da16c4c6f354a02d1d74ba9ad251068539d3f4105c4
[06/17 00:38:31     30s] #       14467f551167409e8bd5ccbab28e5a2163efbf6fa2ce1d3b4bc42f
[06/17 00:38:31     30s] #
[06/17 00:38:31     30s] ### Time Record (Data Preparation) is uninstalled.
[06/17 00:38:31     30s] ### Time Record (Global Routing) is installed.
[06/17 00:38:31     30s] ### Time Record (Global Routing) is uninstalled.
[06/17 00:38:31     30s] #Total number of trivial nets (e.g. < 2 pins) = 1447 (skipped).
[06/17 00:38:31     30s] #Total number of routable nets = 500.
[06/17 00:38:31     30s] #Total number of nets in the design = 1947.
[06/17 00:38:31     30s] #495 routable nets do not have any wires.
[06/17 00:38:31     30s] #5 routable nets have routed wires.
[06/17 00:38:31     30s] #495 nets will be global routed.
[06/17 00:38:31     30s] #2 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[06/17 00:38:31     30s] #5 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[06/17 00:38:31     30s] ### Time Record (Data Preparation) is installed.
[06/17 00:38:31     30s] #Start routing data preparation on Tue Jun 17 00:38:31 2025
[06/17 00:38:31     30s] #
[06/17 00:38:31     30s] #Minimum voltage of a net in the design = 0.000.
[06/17 00:38:31     30s] #Maximum voltage of a net in the design = 1.250.
[06/17 00:38:31     30s] #Voltage range [0.000 - 1.250] has 1945 nets.
[06/17 00:38:31     30s] #Voltage range [0.950 - 1.250] has 1 net.
[06/17 00:38:31     30s] #Voltage range [0.000 - 0.000] has 1 net.
[06/17 00:38:31     30s] #Build and mark too close pins for the same net.
[06/17 00:38:31     30s] ### Time Record (Cell Pin Access) is installed.
[06/17 00:38:31     30s] #Restoring pin access data from file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/cts.enc.dat/des3.apa ...
[06/17 00:38:31     30s] #Done restoring pin access data
[06/17 00:38:31     30s] #Initial pin access analysis.
[06/17 00:38:31     30s] #Detail pin access analysis.
[06/17 00:38:31     30s] ### Time Record (Cell Pin Access) is uninstalled.
[06/17 00:38:31     30s] # metal1       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.13500
[06/17 00:38:31     30s] # metal2       V   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.14000
[06/17 00:38:31     30s] # metal3       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.14000
[06/17 00:38:31     30s] # metal4       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
[06/17 00:38:31     30s] # metal5       H   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
[06/17 00:38:31     30s] # metal6       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
[06/17 00:38:31     30s] # metal7       H   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
[06/17 00:38:31     30s] # metal8       V   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
[06/17 00:38:31     30s] # metal9       H   Track-Pitch = 1.60000    Line-2-Via Pitch = 1.60000
[06/17 00:38:31     30s] # metal10      V   Track-Pitch = 1.68000    Line-2-Via Pitch = 1.60000
[06/17 00:38:31     30s] #Bottom routing layer index=1(metal1), bottom routing layer for shielding=1(metal1), bottom shield layer=1(metal1)
[06/17 00:38:31     30s] #shield_bottom_stripe_layer=1(metal1), shield_top_stripe_layer=10(metal10)
[06/17 00:38:31     30s] #pin_access_rlayer=2(metal2)
[06/17 00:38:31     30s] #shield_top_dpt_rlayer=-1 top_rlayer=10 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
[06/17 00:38:31     30s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[06/17 00:38:31     30s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1372.68 (MB), peak = 1406.46 (MB)
[06/17 00:38:31     30s] #Regenerating Ggrids automatically.
[06/17 00:38:31     30s] #Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.14000.
[06/17 00:38:31     30s] #Using automatically generated G-grids.
[06/17 00:38:31     30s] #Done routing data preparation.
[06/17 00:38:31     30s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1378.07 (MB), peak = 1406.46 (MB)
[06/17 00:38:31     30s] #
[06/17 00:38:31     30s] #Finished routing data preparation on Tue Jun 17 00:38:31 2025
[06/17 00:38:31     30s] #
[06/17 00:38:31     30s] #Cpu time = 00:00:00
[06/17 00:38:31     30s] #Elapsed time = 00:00:00
[06/17 00:38:31     30s] #Increased memory = 13.66 (MB)
[06/17 00:38:31     30s] #Total memory = 1378.32 (MB)
[06/17 00:38:31     30s] #Peak memory = 1406.46 (MB)
[06/17 00:38:31     30s] #
[06/17 00:38:31     30s] ### Time Record (Data Preparation) is uninstalled.
[06/17 00:38:31     30s] ### Time Record (Global Routing) is installed.
[06/17 00:38:31     30s] #
[06/17 00:38:31     30s] #Start global routing on Tue Jun 17 00:38:31 2025
[06/17 00:38:31     30s] #
[06/17 00:38:31     30s] #
[06/17 00:38:31     30s] #Start global routing initialization on Tue Jun 17 00:38:31 2025
[06/17 00:38:31     30s] #
[06/17 00:38:31     30s] #Number of eco nets is 0
[06/17 00:38:31     30s] #
[06/17 00:38:31     30s] #Start global routing data preparation on Tue Jun 17 00:38:31 2025
[06/17 00:38:31     30s] #
[06/17 00:38:31     30s] ### build_merged_routing_blockage_rect_list starts on Tue Jun 17 00:38:31 2025 with memory = 1378.32 (MB), peak = 1406.46 (MB)
[06/17 00:38:31     30s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[06/17 00:38:31     30s] #Start routing resource analysis on Tue Jun 17 00:38:31 2025
[06/17 00:38:31     30s] #
[06/17 00:38:31     30s] ### init_is_bin_blocked starts on Tue Jun 17 00:38:31 2025 with memory = 1378.32 (MB), peak = 1406.46 (MB)
[06/17 00:38:31     30s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[06/17 00:38:31     30s] ### PDHT_Row_Thread::compute_flow_cap starts on Tue Jun 17 00:38:31 2025 with memory = 1378.32 (MB), peak = 1406.46 (MB)
[06/17 00:38:31     30s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[06/17 00:38:31     30s] ### adjust_flow_cap starts on Tue Jun 17 00:38:31 2025 with memory = 1378.32 (MB), peak = 1406.46 (MB)
[06/17 00:38:31     30s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[06/17 00:38:31     30s] ### adjust_flow_per_partial_route_obs starts on Tue Jun 17 00:38:31 2025 with memory = 1378.32 (MB), peak = 1406.46 (MB)
[06/17 00:38:31     30s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[06/17 00:38:31     30s] ### set_via_blocked starts on Tue Jun 17 00:38:31 2025 with memory = 1378.32 (MB), peak = 1406.46 (MB)
[06/17 00:38:31     30s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[06/17 00:38:31     30s] ### copy_flow starts on Tue Jun 17 00:38:31 2025 with memory = 1378.32 (MB), peak = 1406.46 (MB)
[06/17 00:38:31     30s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[06/17 00:38:31     30s] #Routing resource analysis is done on Tue Jun 17 00:38:31 2025
[06/17 00:38:31     30s] #
[06/17 00:38:31     30s] ### report_flow_cap starts on Tue Jun 17 00:38:31 2025 with memory = 1378.32 (MB), peak = 1406.46 (MB)
[06/17 00:38:31     30s] #  Resource Analysis:
[06/17 00:38:31     30s] #
[06/17 00:38:31     30s] #               Routing  #Avail      #Track     #Total     %Gcell
[06/17 00:38:31     30s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[06/17 00:38:31     30s] #  --------------------------------------------------------------
[06/17 00:38:31     30s] #  metal1         H         222         218         841    32.82%
[06/17 00:38:31     30s] #  metal2         V         297          29         841     0.00%
[06/17 00:38:31     30s] #  metal3         H         427          13         841     0.00%
[06/17 00:38:31     30s] #  metal4         V         181          39         841     6.90%
[06/17 00:38:31     30s] #  metal5         H         219           0         841     0.00%
[06/17 00:38:31     30s] #  metal6         V         220           0         841     0.00%
[06/17 00:38:31     30s] #  metal7         H          73           0         841     0.00%
[06/17 00:38:31     30s] #  metal8         V          73           0         841     0.00%
[06/17 00:38:31     30s] #  metal9         H          30           0         841     0.00%
[06/17 00:38:31     30s] #  metal10        V          30           0         841     0.00%
[06/17 00:38:31     30s] #  --------------------------------------------------------------
[06/17 00:38:31     30s] #  Total                   1772       7.90%        8410     3.97%
[06/17 00:38:31     30s] #
[06/17 00:38:31     30s] #  5 nets (0.26%) with 1 preferred extra spacing.
[06/17 00:38:31     30s] #
[06/17 00:38:31     30s] #
[06/17 00:38:31     30s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[06/17 00:38:31     30s] ### analyze_m2_tracks starts on Tue Jun 17 00:38:31 2025 with memory = 1378.32 (MB), peak = 1406.46 (MB)
[06/17 00:38:31     30s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[06/17 00:38:31     30s] ### report_initial_resource starts on Tue Jun 17 00:38:31 2025 with memory = 1378.32 (MB), peak = 1406.46 (MB)
[06/17 00:38:31     30s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[06/17 00:38:31     30s] ### mark_pg_pins_accessibility starts on Tue Jun 17 00:38:31 2025 with memory = 1378.32 (MB), peak = 1406.46 (MB)
[06/17 00:38:31     30s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[06/17 00:38:31     30s] ### set_net_region starts on Tue Jun 17 00:38:31 2025 with memory = 1378.32 (MB), peak = 1406.46 (MB)
[06/17 00:38:31     30s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[06/17 00:38:31     30s] #
[06/17 00:38:31     30s] #Global routing data preparation is done on Tue Jun 17 00:38:31 2025
[06/17 00:38:31     30s] #
[06/17 00:38:31     30s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1378.32 (MB), peak = 1406.46 (MB)
[06/17 00:38:31     30s] #
[06/17 00:38:31     30s] ### prepare_level starts on Tue Jun 17 00:38:31 2025 with memory = 1378.32 (MB), peak = 1406.46 (MB)
[06/17 00:38:31     30s] ### init level 1 starts on Tue Jun 17 00:38:31 2025 with memory = 1378.32 (MB), peak = 1406.46 (MB)
[06/17 00:38:31     30s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[06/17 00:38:31     30s] ### Level 1 hgrid = 29 X 29
[06/17 00:38:31     30s] ### prepare_level_flow starts on Tue Jun 17 00:38:31 2025 with memory = 1378.32 (MB), peak = 1406.46 (MB)
[06/17 00:38:31     30s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[06/17 00:38:31     30s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[06/17 00:38:31     30s] #
[06/17 00:38:31     30s] #Global routing initialization is done on Tue Jun 17 00:38:31 2025
[06/17 00:38:31     30s] #
[06/17 00:38:31     30s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1378.32 (MB), peak = 1406.46 (MB)
[06/17 00:38:31     30s] #
[06/17 00:38:31     30s] #start global routing iteration 1...
[06/17 00:38:31     30s] ### init_flow_edge starts on Tue Jun 17 00:38:31 2025 with memory = 1378.32 (MB), peak = 1406.46 (MB)
[06/17 00:38:31     30s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[06/17 00:38:31     30s] ### routing at level 1 (topmost level) iter 0
[06/17 00:38:31     30s] ### measure_qor starts on Tue Jun 17 00:38:31 2025 with memory = 1382.78 (MB), peak = 1406.46 (MB)
[06/17 00:38:31     30s] ### measure_congestion starts on Tue Jun 17 00:38:31 2025 with memory = 1382.78 (MB), peak = 1406.46 (MB)
[06/17 00:38:31     30s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.4 GB
[06/17 00:38:31     30s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.4 GB
[06/17 00:38:31     30s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1382.78 (MB), peak = 1406.46 (MB)
[06/17 00:38:31     30s] #
[06/17 00:38:31     30s] #start global routing iteration 2...
[06/17 00:38:31     30s] ### routing at level 1 (topmost level) iter 1
[06/17 00:38:31     30s] ### measure_qor starts on Tue Jun 17 00:38:31 2025 with memory = 1382.78 (MB), peak = 1406.46 (MB)
[06/17 00:38:31     30s] ### measure_congestion starts on Tue Jun 17 00:38:31 2025 with memory = 1382.78 (MB), peak = 1406.46 (MB)
[06/17 00:38:31     30s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.4 GB
[06/17 00:38:31     30s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.4 GB
[06/17 00:38:31     30s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1382.78 (MB), peak = 1406.46 (MB)
[06/17 00:38:31     30s] #
[06/17 00:38:31     30s] ### route_end starts on Tue Jun 17 00:38:31 2025 with memory = 1382.78 (MB), peak = 1406.46 (MB)
[06/17 00:38:31     30s] #
[06/17 00:38:31     30s] #Total number of trivial nets (e.g. < 2 pins) = 1447 (skipped).
[06/17 00:38:31     30s] #Total number of routable nets = 500.
[06/17 00:38:31     30s] #Total number of nets in the design = 1947.
[06/17 00:38:31     30s] #
[06/17 00:38:31     30s] #500 routable nets have routed wires.
[06/17 00:38:31     30s] #2 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[06/17 00:38:31     30s] #5 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[06/17 00:38:31     30s] #
[06/17 00:38:31     30s] #Routed nets constraints summary:
[06/17 00:38:31     30s] #------------------------------------------
[06/17 00:38:31     30s] #        Rules   Pref Layer   Unconstrained  
[06/17 00:38:31     30s] #------------------------------------------
[06/17 00:38:31     30s] #      Default            2             493  
[06/17 00:38:31     30s] #------------------------------------------
[06/17 00:38:31     30s] #        Total            2             493  
[06/17 00:38:31     30s] #------------------------------------------
[06/17 00:38:31     30s] #
[06/17 00:38:31     30s] #Routing constraints summary of the whole design:
[06/17 00:38:31     30s] #-------------------------------------------------------------
[06/17 00:38:31     30s] #        Rules   Pref Extra Space   Pref Layer   Unconstrained  
[06/17 00:38:31     30s] #-------------------------------------------------------------
[06/17 00:38:31     30s] #      Default                  5            2             493  
[06/17 00:38:31     30s] #-------------------------------------------------------------
[06/17 00:38:31     30s] #        Total                  5            2             493  
[06/17 00:38:31     30s] #-------------------------------------------------------------
[06/17 00:38:31     30s] #
[06/17 00:38:31     30s] ### adjust_flow_per_partial_route_obs starts on Tue Jun 17 00:38:31 2025 with memory = 1382.78 (MB), peak = 1406.46 (MB)
[06/17 00:38:31     30s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.4 GB
[06/17 00:38:31     30s] ### cal_base_flow starts on Tue Jun 17 00:38:31 2025 with memory = 1382.78 (MB), peak = 1406.46 (MB)
[06/17 00:38:31     30s] ### init_flow_edge starts on Tue Jun 17 00:38:31 2025 with memory = 1382.78 (MB), peak = 1406.46 (MB)
[06/17 00:38:31     30s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.4 GB
[06/17 00:38:31     30s] ### cal_flow starts on Tue Jun 17 00:38:31 2025 with memory = 1383.05 (MB), peak = 1406.46 (MB)
[06/17 00:38:31     30s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.4 GB
[06/17 00:38:31     30s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.4 GB
[06/17 00:38:31     30s] ### report_overcon starts on Tue Jun 17 00:38:31 2025 with memory = 1383.05 (MB), peak = 1406.46 (MB)
[06/17 00:38:31     30s] #
[06/17 00:38:31     30s] #  Congestion Analysis: (blocked Gcells are excluded)
[06/17 00:38:31     30s] #
[06/17 00:38:31     30s] #                 OverCon       OverCon       OverCon          
[06/17 00:38:31     30s] #                  #Gcell        #Gcell        #Gcell    %Gcell
[06/17 00:38:31     30s] #     Layer           (1)           (2)           (3)   OverCon  Flow/Cap
[06/17 00:38:31     30s] #  --------------------------------------------------------------------------
[06/17 00:38:31     30s] #  metal1        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.43  
[06/17 00:38:31     30s] #  metal2        0(0.00%)      1(0.12%)      1(0.12%)   (0.24%)     0.29  
[06/17 00:38:31     30s] #  metal3        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.21  
[06/17 00:38:31     30s] #  metal4        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.02  
[06/17 00:38:31     30s] #  metal5        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.00  
[06/17 00:38:31     30s] #  metal6        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.00  
[06/17 00:38:31     30s] #  metal7        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.00  
[06/17 00:38:31     30s] #  metal8        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.00  
[06/17 00:38:31     30s] #  metal9        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.00  
[06/17 00:38:31     30s] #  metal10       0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.00  
[06/17 00:38:31     30s] #  --------------------------------------------------------------------------
[06/17 00:38:31     30s] #     Total      0(0.00%)      1(0.01%)      1(0.01%)   (0.02%)
[06/17 00:38:31     30s] #
[06/17 00:38:31     30s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 3
[06/17 00:38:31     30s] #  Overflow after GR: 0.00% H + 0.02% V
[06/17 00:38:31     30s] #
[06/17 00:38:31     30s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.4 GB
[06/17 00:38:31     30s] ### cal_base_flow starts on Tue Jun 17 00:38:31 2025 with memory = 1383.05 (MB), peak = 1406.46 (MB)
[06/17 00:38:31     30s] ### init_flow_edge starts on Tue Jun 17 00:38:31 2025 with memory = 1383.05 (MB), peak = 1406.46 (MB)
[06/17 00:38:31     30s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.4 GB
[06/17 00:38:31     30s] ### cal_flow starts on Tue Jun 17 00:38:31 2025 with memory = 1383.06 (MB), peak = 1406.46 (MB)
[06/17 00:38:31     30s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.4 GB
[06/17 00:38:31     30s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.4 GB
[06/17 00:38:31     30s] ### generate_cong_map_content starts on Tue Jun 17 00:38:31 2025 with memory = 1383.06 (MB), peak = 1406.46 (MB)
[06/17 00:38:31     30s] ### generate_cong_map_content cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.4 GB
[06/17 00:38:31     30s] ### update starts on Tue Jun 17 00:38:31 2025 with memory = 1383.06 (MB), peak = 1406.46 (MB)
[06/17 00:38:31     30s] #Complete Global Routing.
[06/17 00:38:31     30s] #Total number of nets with non-default rule or having extra spacing = 5
[06/17 00:38:31     30s] #Total wire length = 7492 um.
[06/17 00:38:31     30s] #Total half perimeter of net bounding box = 7747 um.
[06/17 00:38:31     30s] #Total wire length on LAYER metal1 = 760 um.
[06/17 00:38:31     30s] #Total wire length on LAYER metal2 = 2535 um.
[06/17 00:38:31     30s] #Total wire length on LAYER metal3 = 3992 um.
[06/17 00:38:31     30s] #Total wire length on LAYER metal4 = 205 um.
[06/17 00:38:31     30s] #Total wire length on LAYER metal5 = 0 um.
[06/17 00:38:31     30s] #Total wire length on LAYER metal6 = 0 um.
[06/17 00:38:31     30s] #Total wire length on LAYER metal7 = 0 um.
[06/17 00:38:31     30s] #Total wire length on LAYER metal8 = 0 um.
[06/17 00:38:31     30s] #Total wire length on LAYER metal9 = 0 um.
[06/17 00:38:31     30s] #Total wire length on LAYER metal10 = 0 um.
[06/17 00:38:31     30s] #Total number of vias = 2478
[06/17 00:38:31     30s] #Up-Via Summary (total 2478):
[06/17 00:38:31     30s] #           
[06/17 00:38:31     30s] #-----------------------
[06/17 00:38:31     30s] # metal1           1382
[06/17 00:38:31     30s] # metal2            986
[06/17 00:38:31     30s] # metal3            110
[06/17 00:38:31     30s] #-----------------------
[06/17 00:38:31     30s] #                  2478 
[06/17 00:38:31     30s] #
[06/17 00:38:31     30s] ### update cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.4 GB
[06/17 00:38:31     30s] ### report_overcon starts on Tue Jun 17 00:38:31 2025 with memory = 1383.18 (MB), peak = 1406.46 (MB)
[06/17 00:38:31     30s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.4 GB
[06/17 00:38:31     30s] ### report_overcon starts on Tue Jun 17 00:38:31 2025 with memory = 1383.18 (MB), peak = 1406.46 (MB)
[06/17 00:38:31     30s] #Max overcon = 3 tracks.
[06/17 00:38:31     30s] #Total overcon = 0.02%.
[06/17 00:38:31     30s] #Worst layer Gcell overcon rate = 0.00%.
[06/17 00:38:31     30s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.4 GB
[06/17 00:38:31     30s] ### route_end cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.4 GB
[06/17 00:38:31     30s] ### global_route design signature (5): route=1976501230 net_attr=2138263725
[06/17 00:38:31     30s] #
[06/17 00:38:31     30s] #Global routing statistics:
[06/17 00:38:31     30s] #Cpu time = 00:00:00
[06/17 00:38:31     30s] #Elapsed time = 00:00:00
[06/17 00:38:31     30s] #Increased memory = 4.85 (MB)
[06/17 00:38:31     30s] #Total memory = 1383.18 (MB)
[06/17 00:38:31     30s] #Peak memory = 1406.46 (MB)
[06/17 00:38:31     30s] #
[06/17 00:38:31     30s] #Finished global routing on Tue Jun 17 00:38:31 2025
[06/17 00:38:31     30s] #
[06/17 00:38:31     30s] #
[06/17 00:38:31     30s] ### Time Record (Global Routing) is uninstalled.
[06/17 00:38:31     30s] ### Time Record (Data Preparation) is installed.
[06/17 00:38:31     30s] ### Time Record (Data Preparation) is uninstalled.
[06/17 00:38:31     30s] ### track-assign external-init starts on Tue Jun 17 00:38:31 2025 with memory = 1383.18 (MB), peak = 1406.46 (MB)
[06/17 00:38:31     30s] ### Time Record (Track Assignment) is installed.
[06/17 00:38:31     30s] ### Time Record (Track Assignment) is uninstalled.
[06/17 00:38:31     30s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.4 GB
[06/17 00:38:31     30s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1383.18 (MB), peak = 1406.46 (MB)
[06/17 00:38:31     30s] ### track-assign engine-init starts on Tue Jun 17 00:38:31 2025 with memory = 1383.18 (MB), peak = 1406.46 (MB)
[06/17 00:38:31     30s] ### Time Record (Track Assignment) is installed.
[06/17 00:38:31     30s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.4 GB
[06/17 00:38:31     30s] ### track-assign core-engine starts on Tue Jun 17 00:38:31 2025 with memory = 1383.18 (MB), peak = 1406.46 (MB)
[06/17 00:38:31     30s] #Start Track Assignment.
[06/17 00:38:31     30s] #Done with 558 horizontal wires in 1 hboxes and 564 vertical wires in 1 hboxes.
[06/17 00:38:32     30s] #Done with 113 horizontal wires in 1 hboxes and 140 vertical wires in 1 hboxes.
[06/17 00:38:32     30s] #Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
[06/17 00:38:32     30s] #
[06/17 00:38:32     30s] #Track assignment summary:
[06/17 00:38:32     30s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[06/17 00:38:32     30s] #------------------------------------------------------------------------
[06/17 00:38:32     30s] # metal1       769.80 	  0.00%  	  0.00% 	  0.00%
[06/17 00:38:32     30s] # metal2      2482.17 	  0.07%  	  0.00% 	  0.00%
[06/17 00:38:32     30s] # metal3      3769.84 	  0.03%  	  0.00% 	  0.00%
[06/17 00:38:32     30s] # metal4        29.68 	  0.00%  	  0.00% 	  0.00%
[06/17 00:38:32     30s] # metal5         0.00 	  0.00%  	  0.00% 	  0.00%
[06/17 00:38:32     30s] # metal6         0.00 	  0.00%  	  0.00% 	  0.00%
[06/17 00:38:32     30s] # metal7         0.00 	  0.00%  	  0.00% 	  0.00%
[06/17 00:38:32     30s] # metal8         0.00 	  0.00%  	  0.00% 	  0.00%
[06/17 00:38:32     30s] # metal9         0.00 	  0.00%  	  0.00% 	  0.00%
[06/17 00:38:32     30s] # metal10        0.00 	  0.00%  	  0.00% 	  0.00%
[06/17 00:38:32     30s] #------------------------------------------------------------------------
[06/17 00:38:32     30s] # All        7051.49  	  0.04% 	  0.00% 	  0.00%
[06/17 00:38:32     30s] #Complete Track Assignment.
[06/17 00:38:32     30s] #Total number of nets with non-default rule or having extra spacing = 5
[06/17 00:38:32     30s] #Total wire length = 7483 um.
[06/17 00:38:32     30s] #Total half perimeter of net bounding box = 7747 um.
[06/17 00:38:32     30s] #Total wire length on LAYER metal1 = 767 um.
[06/17 00:38:32     30s] #Total wire length on LAYER metal2 = 2533 um.
[06/17 00:38:32     30s] #Total wire length on LAYER metal3 = 3976 um.
[06/17 00:38:32     30s] #Total wire length on LAYER metal4 = 207 um.
[06/17 00:38:32     30s] #Total wire length on LAYER metal5 = 0 um.
[06/17 00:38:32     30s] #Total wire length on LAYER metal6 = 0 um.
[06/17 00:38:32     30s] #Total wire length on LAYER metal7 = 0 um.
[06/17 00:38:32     30s] #Total wire length on LAYER metal8 = 0 um.
[06/17 00:38:32     30s] #Total wire length on LAYER metal9 = 0 um.
[06/17 00:38:32     30s] #Total wire length on LAYER metal10 = 0 um.
[06/17 00:38:32     30s] #Total number of vias = 2478
[06/17 00:38:32     30s] #Up-Via Summary (total 2478):
[06/17 00:38:32     30s] #           
[06/17 00:38:32     30s] #-----------------------
[06/17 00:38:32     30s] # metal1           1382
[06/17 00:38:32     30s] # metal2            986
[06/17 00:38:32     30s] # metal3            110
[06/17 00:38:32     30s] #-----------------------
[06/17 00:38:32     30s] #                  2478 
[06/17 00:38:32     30s] #
[06/17 00:38:32     30s] ### track_assign design signature (8): route=2006943898
[06/17 00:38:32     30s] ### track-assign core-engine cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.4 GB
[06/17 00:38:32     30s] ### Time Record (Track Assignment) is uninstalled.
[06/17 00:38:32     30s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1383.32 (MB), peak = 1406.46 (MB)
[06/17 00:38:32     30s] #
[06/17 00:38:32     30s] #number of short segments in preferred routing layers
[06/17 00:38:32     30s] #	
[06/17 00:38:32     30s] #	
[06/17 00:38:32     30s] #
[06/17 00:38:32     30s] ### Time Record (DB Export) is installed.
[06/17 00:38:32     30s] ### export design design signature (10): route=1228866768 fixed_route=2134493256 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1516283598 dirty_area=0 del_dirty_area=0 cell=1717263204 placement=794093497 pin_access=1154704666 inst_pattern=1 via=1605868471 routing_via=1774068281
[06/17 00:38:32     30s] ### Time Record (DB Export) is uninstalled.
[06/17 00:38:32     30s] ### Time Record (Post Callback) is installed.
[06/17 00:38:32     30s] ### Time Record (Post Callback) is uninstalled.
[06/17 00:38:32     30s] #
[06/17 00:38:32     30s] #globalRoute statistics:
[06/17 00:38:32     30s] #Cpu time = 00:00:01
[06/17 00:38:32     30s] #Elapsed time = 00:00:01
[06/17 00:38:32     30s] #Increased memory = 50.80 (MB)
[06/17 00:38:32     30s] #Total memory = 1389.15 (MB)
[06/17 00:38:32     30s] #Peak memory = 1406.46 (MB)
[06/17 00:38:32     30s] #Number of warnings = 2
[06/17 00:38:32     30s] #Total number of warnings = 2
[06/17 00:38:32     30s] #Number of fails = 0
[06/17 00:38:32     30s] #Total number of fails = 0
[06/17 00:38:32     30s] #Complete globalRoute on Tue Jun 17 00:38:32 2025
[06/17 00:38:32     30s] #
[06/17 00:38:32     30s] ### Time Record (globalRoute) is uninstalled.
[06/17 00:38:32     30s] ### 
[06/17 00:38:32     30s] ###   Scalability Statistics
[06/17 00:38:32     30s] ### 
[06/17 00:38:32     30s] ### ------------------------+----------------+----------------+----------------+
[06/17 00:38:32     30s] ###   globalRoute           |        cpu time|    elapsed time|     scalability|
[06/17 00:38:32     30s] ### ------------------------+----------------+----------------+----------------+
[06/17 00:38:32     30s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[06/17 00:38:32     30s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[06/17 00:38:32     30s] ###   DB Import             |        00:00:00|        00:00:00|             1.0|
[06/17 00:38:32     30s] ###   DB Export             |        00:00:00|        00:00:00|             1.0|
[06/17 00:38:32     30s] ###   Cell Pin Access       |        00:00:00|        00:00:00|             1.0|
[06/17 00:38:32     30s] ###   Data Preparation      |        00:00:00|        00:00:00|             1.0|
[06/17 00:38:32     30s] ###   Global Routing        |        00:00:00|        00:00:00|             1.0|
[06/17 00:38:32     30s] ###   Track Assignment      |        00:00:00|        00:00:00|             1.0|
[06/17 00:38:32     30s] ###   Entire Command        |        00:00:01|        00:00:01|             1.0|
[06/17 00:38:32     30s] ### ------------------------+----------------+----------------+----------------+
[06/17 00:38:32     30s] ### 
[06/17 00:38:32     30s] #% End globalRoute (date=06/17 00:38:32, total cpu=0:00:00.7, real=0:00:01.0, peak res=1406.5M, current mem=1389.7M)
[06/17 00:38:32     30s] <CMD> dumpCongestArea -all pnr_reports/congestion.rpt
[06/17 00:38:32     30s] **WARN: (IMPTR-151):	Command dumpCongestArea is obsolete.  Although it still works in this release, it will be removed in a future release.  Please remove this command from your scripts to avoid failures in a future release.
[06/17 00:38:32     30s] <CMD> detailRoute
[06/17 00:38:32     30s] #% Begin detailRoute (date=06/17 00:38:32, mem=1389.7M)
[06/17 00:38:32     30s] 
[06/17 00:38:32     30s] detailRoute
[06/17 00:38:32     30s] 
[06/17 00:38:32     30s] #Start detailRoute on Tue Jun 17 00:38:32 2025
[06/17 00:38:32     30s] #
[06/17 00:38:32     30s] ### Time Record (detailRoute) is installed.
[06/17 00:38:32     30s] ### Time Record (Pre Callback) is installed.
[06/17 00:38:32     30s] Saved RC grid cleaned up.
[06/17 00:38:32     30s] ### Time Record (Pre Callback) is uninstalled.
[06/17 00:38:32     30s] ### Time Record (DB Import) is installed.
[06/17 00:38:32     30s] ### Time Record (Timing Data Generation) is installed.
[06/17 00:38:32     30s] ### Time Record (Timing Data Generation) is uninstalled.
[06/17 00:38:32     30s] ### Net info: total nets: 1947
[06/17 00:38:32     30s] ### Net info: dirty nets: 0
[06/17 00:38:32     30s] ### Net info: marked as disconnected nets: 0
[06/17 00:38:32     30s] #num needed restored net=0
[06/17 00:38:32     30s] #need_extraction net=0 (total=1947)
[06/17 00:38:32     30s] ### Net info: fully routed nets: 500
[06/17 00:38:32     30s] ### Net info: trivial (< 2 pins) nets: 1447
[06/17 00:38:32     30s] ### Net info: unrouted nets: 0
[06/17 00:38:32     30s] ### Net info: re-extraction nets: 0
[06/17 00:38:32     30s] ### Net info: ignored nets: 0
[06/17 00:38:32     30s] ### Net info: skip routing nets: 0
[06/17 00:38:32     30s] #WARNING (NRIG-100) Ignoring auto generated timing constraints when routeWithTimingDriven set to false.
[06/17 00:38:32     30s] ### import design signature (11): route=598428075 fixed_route=2134493256 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1377555579 dirty_area=0 del_dirty_area=0 cell=1717263204 placement=794093497 pin_access=1154704666 inst_pattern=1 via=1605868471 routing_via=1774068281
[06/17 00:38:32     30s] ### Time Record (DB Import) is uninstalled.
[06/17 00:38:32     30s] #NanoRoute Version 21.17-s075_1 NR230308-2354/21_17-UB
[06/17 00:38:32     30s] #RTESIG:78da95d14d0bc2300c0660cffe8a503d4c70dab476ad57c1ab8aa8d731b593c1d6cada82
[06/17 00:38:32     30s] #       fe7b154f13bf966b1ede24a4d7dfcdd740188e50c68e4a91222cd68c534e55ccb8988c19
[06/17 00:38:32     30s] #       a6f7d67646babdfe72b5910af2ac741aa2bdb5e5108e579355c5018e3acf42e9c169ef0b
[06/17 00:38:32     30s] #       731a3c35a7b40d9f4e581b8e14b1e983d3f52b429e80afc3bf9928b01d6f952ea400ce47
[06/17 00:38:32     30s] #       481f05515edaccbf5f3b91d3dfb729948de96f8d9240f4e55c6be70844da84ea1354408c
[06/17 00:38:32     30s] #       35fa9b62ecf5a54dd4b901d33ab77c
[06/17 00:38:32     30s] #
[06/17 00:38:32     30s] ### Time Record (Data Preparation) is installed.
[06/17 00:38:32     30s] #Start routing data preparation on Tue Jun 17 00:38:32 2025
[06/17 00:38:32     30s] #
[06/17 00:38:32     30s] #Minimum voltage of a net in the design = 0.000.
[06/17 00:38:32     30s] #Maximum voltage of a net in the design = 1.250.
[06/17 00:38:32     30s] #Voltage range [0.000 - 1.250] has 1945 nets.
[06/17 00:38:32     30s] #Voltage range [0.950 - 1.250] has 1 net.
[06/17 00:38:32     30s] #Voltage range [0.000 - 0.000] has 1 net.
[06/17 00:38:32     30s] #Build and mark too close pins for the same net.
[06/17 00:38:32     30s] ### Time Record (Cell Pin Access) is installed.
[06/17 00:38:32     30s] #Initial pin access analysis.
[06/17 00:38:32     30s] #Detail pin access analysis.
[06/17 00:38:32     30s] ### Time Record (Cell Pin Access) is uninstalled.
[06/17 00:38:32     30s] # metal1       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.13500
[06/17 00:38:32     30s] # metal2       V   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.14000
[06/17 00:38:32     30s] # metal3       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.14000
[06/17 00:38:32     30s] # metal4       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
[06/17 00:38:32     30s] # metal5       H   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
[06/17 00:38:32     30s] # metal6       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
[06/17 00:38:32     30s] # metal7       H   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
[06/17 00:38:32     30s] # metal8       V   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
[06/17 00:38:32     30s] # metal9       H   Track-Pitch = 1.60000    Line-2-Via Pitch = 1.60000
[06/17 00:38:32     30s] # metal10      V   Track-Pitch = 1.68000    Line-2-Via Pitch = 1.60000
[06/17 00:38:32     30s] #Bottom routing layer index=1(metal1), bottom routing layer for shielding=1(metal1), bottom shield layer=1(metal1)
[06/17 00:38:32     30s] #shield_bottom_stripe_layer=1(metal1), shield_top_stripe_layer=10(metal10)
[06/17 00:38:32     30s] #pin_access_rlayer=2(metal2)
[06/17 00:38:32     30s] #shield_top_dpt_rlayer=-1 top_rlayer=10 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
[06/17 00:38:32     30s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[06/17 00:38:32     30s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1394.80 (MB), peak = 1406.46 (MB)
[06/17 00:38:32     30s] #Using user defined Ggrids in DB.
[06/17 00:38:32     30s] #Done routing data preparation.
[06/17 00:38:32     30s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1398.91 (MB), peak = 1406.46 (MB)
[06/17 00:38:32     30s] ### Time Record (Data Preparation) is uninstalled.
[06/17 00:38:32     30s] ### Time Record (Detail Routing) is installed.
[06/17 00:38:32     30s] ### drc_pitch = 5600 ( 2.80000 um) drc_range = 3800 ( 1.90000 um) route_pitch = 3360 ( 1.68000 um) patch_pitch = 7680 ( 3.84000 um) top_route_layer = 10 top_pin_layer = 10
[06/17 00:38:32     30s] #
[06/17 00:38:32     30s] #Start Detail Routing..
[06/17 00:38:32     30s] #start initial detail routing ...
[06/17 00:38:32     30s] ### Design has 0 dirty nets, 62 dirty-areas)
[06/17 00:38:33     31s] #   number of violations = 27
[06/17 00:38:33     31s] #
[06/17 00:38:33     31s] #    By Layer and Type :
[06/17 00:38:33     31s] #	         MetSpc    Short   Totals
[06/17 00:38:33     31s] #	metal1        1        2        3
[06/17 00:38:33     31s] #	metal2        2       22       24
[06/17 00:38:33     31s] #	Totals        3       24       27
[06/17 00:38:33     31s] #62 out of 429 instances (14.5%) need to be verified(marked ipoed), dirty area = 2.4%.
[06/17 00:38:33     31s] #47.9% of the total area is being checked for drcs
[06/17 00:38:33     31s] #47.9% of the total area was checked
[06/17 00:38:33     31s] ### Routing stats: routing = 100.00% dirty-area = 15.58%
[06/17 00:38:33     31s] #   number of violations = 28
[06/17 00:38:33     31s] #
[06/17 00:38:33     31s] #    By Layer and Type :
[06/17 00:38:33     31s] #	         MetSpc    Short   Totals
[06/17 00:38:33     31s] #	metal1        1        3        4
[06/17 00:38:33     31s] #	metal2        2       22       24
[06/17 00:38:33     31s] #	Totals        3       25       28
[06/17 00:38:33     31s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1405.76 (MB), peak = 1425.61 (MB)
[06/17 00:38:33     31s] #start 1st optimization iteration ...
[06/17 00:38:33     32s] ### Routing stats: routing = 100.00% dirty-area = 15.58%
[06/17 00:38:33     32s] #   number of violations = 5
[06/17 00:38:33     32s] #
[06/17 00:38:33     32s] #    By Layer and Type :
[06/17 00:38:33     32s] #	         MetSpc    Short   Totals
[06/17 00:38:33     32s] #	metal1        1        2        3
[06/17 00:38:33     32s] #	metal2        0        2        2
[06/17 00:38:33     32s] #	Totals        1        4        5
[06/17 00:38:33     32s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1405.81 (MB), peak = 1425.61 (MB)
[06/17 00:38:33     32s] #start 2nd optimization iteration ...
[06/17 00:38:33     32s] ### Routing stats: routing = 100.00% dirty-area = 15.58%
[06/17 00:38:33     32s] #   number of violations = 6
[06/17 00:38:33     32s] #
[06/17 00:38:33     32s] #    By Layer and Type :
[06/17 00:38:33     32s] #	         MetSpc    Short   Totals
[06/17 00:38:33     32s] #	metal1        1        3        4
[06/17 00:38:33     32s] #	metal2        0        2        2
[06/17 00:38:33     32s] #	Totals        1        5        6
[06/17 00:38:33     32s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1405.98 (MB), peak = 1425.61 (MB)
[06/17 00:38:33     32s] #start 3rd optimization iteration ...
[06/17 00:38:33     32s] ### Routing stats: routing = 100.00% dirty-area = 15.58%
[06/17 00:38:33     32s] #   number of violations = 6
[06/17 00:38:33     32s] #
[06/17 00:38:33     32s] #    By Layer and Type :
[06/17 00:38:33     32s] #	         MetSpc    Short   Totals
[06/17 00:38:33     32s] #	metal1        1        3        4
[06/17 00:38:33     32s] #	metal2        0        2        2
[06/17 00:38:33     32s] #	Totals        1        5        6
[06/17 00:38:33     32s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1405.62 (MB), peak = 1425.61 (MB)
[06/17 00:38:33     32s] #start 4th optimization iteration ...
[06/17 00:38:33     32s] ### Routing stats: routing = 100.00% dirty-area = 15.58%
[06/17 00:38:33     32s] #   number of violations = 6
[06/17 00:38:33     32s] #
[06/17 00:38:33     32s] #    By Layer and Type :
[06/17 00:38:33     32s] #	         MetSpc    Short   Totals
[06/17 00:38:33     32s] #	metal1        1        3        4
[06/17 00:38:33     32s] #	metal2        0        2        2
[06/17 00:38:33     32s] #	Totals        1        5        6
[06/17 00:38:33     32s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1404.46 (MB), peak = 1425.61 (MB)
[06/17 00:38:33     32s] #start 5th optimization iteration ...
[06/17 00:38:34     32s] ### Routing stats: routing = 100.00% dirty-area = 15.58%
[06/17 00:38:34     32s] #   number of violations = 7
[06/17 00:38:34     32s] #
[06/17 00:38:34     32s] #    By Layer and Type :
[06/17 00:38:34     32s] #	         MetSpc    Short   Totals
[06/17 00:38:34     32s] #	metal1        1        2        3
[06/17 00:38:34     32s] #	metal2        0        4        4
[06/17 00:38:34     32s] #	Totals        1        6        7
[06/17 00:38:34     32s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1404.79 (MB), peak = 1428.17 (MB)
[06/17 00:38:34     32s] #start 6th optimization iteration ...
[06/17 00:38:34     32s] ### Routing stats: routing = 100.00% dirty-area = 15.58%
[06/17 00:38:34     32s] #   number of violations = 6
[06/17 00:38:34     32s] #
[06/17 00:38:34     32s] #    By Layer and Type :
[06/17 00:38:34     32s] #	         MetSpc    Short   Totals
[06/17 00:38:34     32s] #	metal1        1        3        4
[06/17 00:38:34     32s] #	metal2        0        2        2
[06/17 00:38:34     32s] #	Totals        1        5        6
[06/17 00:38:34     32s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1404.84 (MB), peak = 1433.73 (MB)
[06/17 00:38:34     32s] #start 7th optimization iteration ...
[06/17 00:38:34     32s] ### Routing stats: routing = 100.00% dirty-area = 15.58%
[06/17 00:38:34     32s] #   number of violations = 6
[06/17 00:38:34     32s] #
[06/17 00:38:34     32s] #    By Layer and Type :
[06/17 00:38:34     32s] #	         MetSpc    Short   Totals
[06/17 00:38:34     32s] #	metal1        1        3        4
[06/17 00:38:34     32s] #	metal2        0        2        2
[06/17 00:38:34     32s] #	Totals        1        5        6
[06/17 00:38:34     32s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1405.60 (MB), peak = 1433.73 (MB)
[06/17 00:38:34     32s] #start 8th optimization iteration ...
[06/17 00:38:34     32s] ### Routing stats: routing = 100.00% dirty-area = 15.58%
[06/17 00:38:34     32s] #   number of violations = 6
[06/17 00:38:34     32s] #
[06/17 00:38:34     32s] #    By Layer and Type :
[06/17 00:38:34     32s] #	         MetSpc    Short   Totals
[06/17 00:38:34     32s] #	metal1        1        3        4
[06/17 00:38:34     32s] #	metal2        0        2        2
[06/17 00:38:34     32s] #	Totals        1        5        6
[06/17 00:38:34     32s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1405.86 (MB), peak = 1433.73 (MB)
[06/17 00:38:34     32s] #start 9th optimization iteration ...
[06/17 00:38:34     32s] ### Routing stats: routing = 100.00% dirty-area = 15.58%
[06/17 00:38:34     32s] #   number of violations = 6
[06/17 00:38:34     32s] #
[06/17 00:38:34     32s] #    By Layer and Type :
[06/17 00:38:34     32s] #	         MetSpc    Short   Totals
[06/17 00:38:34     32s] #	metal1        1        3        4
[06/17 00:38:34     32s] #	metal2        0        2        2
[06/17 00:38:34     32s] #	Totals        1        5        6
[06/17 00:38:34     32s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1406.24 (MB), peak = 1433.73 (MB)
[06/17 00:38:34     32s] #start 10th optimization iteration ...
[06/17 00:38:34     33s] ### Routing stats: routing = 100.00% dirty-area = 15.58%
[06/17 00:38:34     33s] #   number of violations = 7
[06/17 00:38:34     33s] #
[06/17 00:38:34     33s] #    By Layer and Type :
[06/17 00:38:34     33s] #	         MetSpc    Short   Totals
[06/17 00:38:34     33s] #	metal1        2        2        4
[06/17 00:38:34     33s] #	metal2        0        3        3
[06/17 00:38:34     33s] #	Totals        2        5        7
[06/17 00:38:34     33s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1405.62 (MB), peak = 1433.73 (MB)
[06/17 00:38:34     33s] #start 11th optimization iteration ...
[06/17 00:38:34     33s] ### Routing stats: routing = 100.00% dirty-area = 15.58%
[06/17 00:38:34     33s] #   number of violations = 6
[06/17 00:38:34     33s] #
[06/17 00:38:34     33s] #    By Layer and Type :
[06/17 00:38:34     33s] #	         MetSpc    Short   Totals
[06/17 00:38:34     33s] #	metal1        1        3        4
[06/17 00:38:34     33s] #	metal2        0        2        2
[06/17 00:38:34     33s] #	Totals        1        5        6
[06/17 00:38:34     33s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1405.69 (MB), peak = 1433.73 (MB)
[06/17 00:38:34     33s] #start 12th optimization iteration ...
[06/17 00:38:34     33s] ### Routing stats: routing = 100.00% dirty-area = 15.58%
[06/17 00:38:34     33s] #   number of violations = 6
[06/17 00:38:34     33s] #
[06/17 00:38:34     33s] #    By Layer and Type :
[06/17 00:38:34     33s] #	         MetSpc    Short   Totals
[06/17 00:38:34     33s] #	metal1        1        3        4
[06/17 00:38:34     33s] #	metal2        0        2        2
[06/17 00:38:34     33s] #	Totals        1        5        6
[06/17 00:38:34     33s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1405.76 (MB), peak = 1433.73 (MB)
[06/17 00:38:34     33s] #start 13th optimization iteration ...
[06/17 00:38:34     33s] ### Routing stats: routing = 100.00% dirty-area = 15.58%
[06/17 00:38:34     33s] #   number of violations = 6
[06/17 00:38:34     33s] #
[06/17 00:38:34     33s] #    By Layer and Type :
[06/17 00:38:34     33s] #	         MetSpc    Short   Totals
[06/17 00:38:34     33s] #	metal1        1        3        4
[06/17 00:38:34     33s] #	metal2        0        2        2
[06/17 00:38:34     33s] #	Totals        1        5        6
[06/17 00:38:34     33s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1406.02 (MB), peak = 1433.73 (MB)
[06/17 00:38:34     33s] #start 14th optimization iteration ...
[06/17 00:38:35     33s] ### Routing stats: routing = 100.00% dirty-area = 15.58%
[06/17 00:38:35     33s] #   number of violations = 6
[06/17 00:38:35     33s] #
[06/17 00:38:35     33s] #    By Layer and Type :
[06/17 00:38:35     33s] #	         MetSpc    Short   Totals
[06/17 00:38:35     33s] #	metal1        1        3        4
[06/17 00:38:35     33s] #	metal2        0        2        2
[06/17 00:38:35     33s] #	Totals        1        5        6
[06/17 00:38:35     33s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1405.86 (MB), peak = 1433.73 (MB)
[06/17 00:38:35     33s] #start 15th optimization iteration ...
[06/17 00:38:35     33s] ### Routing stats: routing = 100.00% dirty-area = 15.58%
[06/17 00:38:35     33s] #   number of violations = 4
[06/17 00:38:35     33s] #
[06/17 00:38:35     33s] #    By Layer and Type :
[06/17 00:38:35     33s] #	         MetSpc    Short   Totals
[06/17 00:38:35     33s] #	metal1        1        0        1
[06/17 00:38:35     33s] #	metal2        0        3        3
[06/17 00:38:35     33s] #	Totals        1        3        4
[06/17 00:38:35     33s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1404.91 (MB), peak = 1433.73 (MB)
[06/17 00:38:35     33s] #start 16th optimization iteration ...
[06/17 00:38:35     33s] ### Routing stats: routing = 100.00% dirty-area = 15.58%
[06/17 00:38:35     33s] #   number of violations = 4
[06/17 00:38:35     33s] #
[06/17 00:38:35     33s] #    By Layer and Type :
[06/17 00:38:35     33s] #	          Short   Totals
[06/17 00:38:35     33s] #	metal1        1        1
[06/17 00:38:35     33s] #	metal2        3        3
[06/17 00:38:35     33s] #	Totals        4        4
[06/17 00:38:35     33s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1405.62 (MB), peak = 1433.77 (MB)
[06/17 00:38:35     33s] #start 17th optimization iteration ...
[06/17 00:38:35     33s] ### Routing stats: routing = 100.00% dirty-area = 15.58%
[06/17 00:38:35     33s] #   number of violations = 4
[06/17 00:38:35     33s] #
[06/17 00:38:35     33s] #    By Layer and Type :
[06/17 00:38:35     33s] #	          Short   Totals
[06/17 00:38:35     33s] #	metal1        1        1
[06/17 00:38:35     33s] #	metal2        3        3
[06/17 00:38:35     33s] #	Totals        4        4
[06/17 00:38:35     33s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1406.18 (MB), peak = 1433.77 (MB)
[06/17 00:38:35     33s] #start 18th optimization iteration ...
[06/17 00:38:35     33s] ### Routing stats: routing = 100.00% dirty-area = 15.58%
[06/17 00:38:35     33s] #   number of violations = 5
[06/17 00:38:35     33s] #
[06/17 00:38:35     33s] #    By Layer and Type :
[06/17 00:38:35     33s] #	          Short   Totals
[06/17 00:38:35     33s] #	metal1        2        2
[06/17 00:38:35     33s] #	metal2        3        3
[06/17 00:38:35     33s] #	Totals        5        5
[06/17 00:38:35     33s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1405.59 (MB), peak = 1434.02 (MB)
[06/17 00:38:35     33s] #start 19th optimization iteration ...
[06/17 00:38:35     33s] ### Routing stats: routing = 100.00% dirty-area = 15.58%
[06/17 00:38:35     33s] #   number of violations = 5
[06/17 00:38:35     33s] #
[06/17 00:38:35     33s] #    By Layer and Type :
[06/17 00:38:35     33s] #	          Short   Totals
[06/17 00:38:35     33s] #	metal1        2        2
[06/17 00:38:35     33s] #	metal2        3        3
[06/17 00:38:35     33s] #	Totals        5        5
[06/17 00:38:35     33s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1406.59 (MB), peak = 1434.02 (MB)
[06/17 00:38:35     33s] #start 20th optimization iteration ...
[06/17 00:38:35     34s] ### Routing stats: routing = 100.00% dirty-area = 15.58%
[06/17 00:38:35     34s] #   number of violations = 3
[06/17 00:38:35     34s] #
[06/17 00:38:35     34s] #    By Layer and Type :
[06/17 00:38:35     34s] #	          Short   Totals
[06/17 00:38:35     34s] #	metal1        0        0
[06/17 00:38:35     34s] #	metal2        3        3
[06/17 00:38:35     34s] #	Totals        3        3
[06/17 00:38:35     34s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1406.95 (MB), peak = 1434.02 (MB)
[06/17 00:38:35     34s] #Complete Detail Routing.
[06/17 00:38:35     34s] #Total number of nets with non-default rule or having extra spacing = 5
[06/17 00:38:35     34s] #Total wire length = 7896 um.
[06/17 00:38:35     34s] #Total half perimeter of net bounding box = 7747 um.
[06/17 00:38:35     34s] #Total wire length on LAYER metal1 = 1066 um.
[06/17 00:38:35     34s] #Total wire length on LAYER metal2 = 2681 um.
[06/17 00:38:35     34s] #Total wire length on LAYER metal3 = 3920 um.
[06/17 00:38:35     34s] #Total wire length on LAYER metal4 = 230 um.
[06/17 00:38:35     34s] #Total wire length on LAYER metal5 = 0 um.
[06/17 00:38:35     34s] #Total wire length on LAYER metal6 = 0 um.
[06/17 00:38:35     34s] #Total wire length on LAYER metal7 = 0 um.
[06/17 00:38:35     34s] #Total wire length on LAYER metal8 = 0 um.
[06/17 00:38:35     34s] #Total wire length on LAYER metal9 = 0 um.
[06/17 00:38:35     34s] #Total wire length on LAYER metal10 = 0 um.
[06/17 00:38:35     34s] #Total number of vias = 2902
[06/17 00:38:35     34s] #Up-Via Summary (total 2902):
[06/17 00:38:35     34s] #           
[06/17 00:38:35     34s] #-----------------------
[06/17 00:38:35     34s] # metal1           1502
[06/17 00:38:35     34s] # metal2           1277
[06/17 00:38:35     34s] # metal3            123
[06/17 00:38:35     34s] #-----------------------
[06/17 00:38:35     34s] #                  2902 
[06/17 00:38:35     34s] #
[06/17 00:38:35     34s] #Total number of DRC violations = 3
[06/17 00:38:35     34s] #Total number of violations on LAYER metal1 = 0
[06/17 00:38:35     34s] #Total number of violations on LAYER metal2 = 3
[06/17 00:38:35     34s] #Total number of violations on LAYER metal3 = 0
[06/17 00:38:35     34s] #Total number of violations on LAYER metal4 = 0
[06/17 00:38:35     34s] #Total number of violations on LAYER metal5 = 0
[06/17 00:38:35     34s] #Total number of violations on LAYER metal6 = 0
[06/17 00:38:35     34s] #Total number of violations on LAYER metal7 = 0
[06/17 00:38:35     34s] #Total number of violations on LAYER metal8 = 0
[06/17 00:38:35     34s] #Total number of violations on LAYER metal9 = 0
[06/17 00:38:35     34s] #Total number of violations on LAYER metal10 = 0
[06/17 00:38:35     34s] ### Time Record (Detail Routing) is uninstalled.
[06/17 00:38:35     34s] #Cpu time = 00:00:04
[06/17 00:38:35     34s] #Elapsed time = 00:00:04
[06/17 00:38:35     34s] #Increased memory = 16.25 (MB)
[06/17 00:38:35     34s] #Total memory = 1406.95 (MB)
[06/17 00:38:35     34s] #Peak memory = 1434.02 (MB)
[06/17 00:38:35     34s] ### detail_route design signature (58): route=1107260484 flt_obj=0 vio=465079372 shield_wire=1
[06/17 00:38:35     34s] ### Time Record (DB Export) is installed.
[06/17 00:38:35     34s] ### export design design signature (59): route=1107260484 fixed_route=2134493256 flt_obj=0 vio=465079372 swire=282492057 shield_wire=1 net_attr=1762048191 dirty_area=0 del_dirty_area=0 cell=1717263204 placement=794093497 pin_access=1154704666 inst_pattern=1 via=1605868471 routing_via=1774068281
[06/17 00:38:35     34s] ### Time Record (DB Export) is uninstalled.
[06/17 00:38:35     34s] ### Time Record (Post Callback) is installed.
[06/17 00:38:35     34s] ### Time Record (Post Callback) is uninstalled.
[06/17 00:38:35     34s] #
[06/17 00:38:35     34s] #detailRoute statistics:
[06/17 00:38:35     34s] #Cpu time = 00:00:04
[06/17 00:38:35     34s] #Elapsed time = 00:00:04
[06/17 00:38:35     34s] #Increased memory = 12.71 (MB)
[06/17 00:38:35     34s] #Total memory = 1402.40 (MB)
[06/17 00:38:35     34s] #Peak memory = 1434.02 (MB)
[06/17 00:38:35     34s] #Number of warnings = 1
[06/17 00:38:35     34s] #Total number of warnings = 3
[06/17 00:38:35     34s] #Number of fails = 0
[06/17 00:38:35     34s] #Total number of fails = 0
[06/17 00:38:35     34s] #Complete detailRoute on Tue Jun 17 00:38:35 2025
[06/17 00:38:35     34s] #
[06/17 00:38:35     34s] ### Time Record (detailRoute) is uninstalled.
[06/17 00:38:35     34s] ### 
[06/17 00:38:35     34s] ###   Scalability Statistics
[06/17 00:38:35     34s] ### 
[06/17 00:38:35     34s] ### --------------------------------+----------------+----------------+----------------+
[06/17 00:38:35     34s] ###   detailRoute                   |        cpu time|    elapsed time|     scalability|
[06/17 00:38:35     34s] ### --------------------------------+----------------+----------------+----------------+
[06/17 00:38:35     34s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[06/17 00:38:35     34s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[06/17 00:38:35     34s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[06/17 00:38:35     34s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[06/17 00:38:35     34s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[06/17 00:38:35     34s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[06/17 00:38:35     34s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[06/17 00:38:35     34s] ###   Detail Routing                |        00:00:03|        00:00:04|             1.0|
[06/17 00:38:35     34s] ###   Entire Command                |        00:00:04|        00:00:04|             1.0|
[06/17 00:38:35     34s] ### --------------------------------+----------------+----------------+----------------+
[06/17 00:38:35     34s] ### 
[06/17 00:38:35     34s] #% End detailRoute (date=06/17 00:38:35, total cpu=0:00:03.6, real=0:00:03.0, peak res=1434.0M, current mem=1402.0M)
[06/17 00:38:35     34s] <CMD> saveDesign pnr_save/global_route.enc
[06/17 00:38:35     34s] #% Begin save design ... (date=06/17 00:38:35, mem=1405.1M)
[06/17 00:38:35     34s] % Begin Save ccopt configuration ... (date=06/17 00:38:35, mem=1405.1M)
[06/17 00:38:35     34s] % End Save ccopt configuration ... (date=06/17 00:38:35, total cpu=0:00:00.0, real=0:00:00.0, peak res=1406.5M, current mem=1406.5M)
[06/17 00:38:36     34s] % Begin Save netlist data ... (date=06/17 00:38:35, mem=1407.3M)
[06/17 00:38:36     34s] Writing Binary DB to pnr_save/global_route.enc.dat/des3.v.bin in single-threaded mode...
[06/17 00:38:36     34s] % End Save netlist data ... (date=06/17 00:38:36, total cpu=0:00:00.0, real=0:00:00.0, peak res=1407.3M, current mem=1407.3M)
[06/17 00:38:36     34s] Saving symbol-table file ...
[06/17 00:38:36     34s] Saving congestion map file pnr_save/global_route.enc.dat/des3.route.congmap.gz ...
[06/17 00:38:41     34s] % Begin Save AAE data ... (date=06/17 00:38:41, mem=1407.2M)
[06/17 00:38:41     34s] Saving AAE Data ...
[06/17 00:38:41     34s] % End Save AAE data ... (date=06/17 00:38:41, total cpu=0:00:00.0, real=0:00:00.0, peak res=1407.2M, current mem=1407.2M)
[06/17 00:38:41     34s] **WARN: (IMPCTE-104):	The constraint mode of this inactive view 'normal' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
[06/17 00:38:41     34s] Type 'man IMPCTE-104' for more detail.
[06/17 00:38:41     34s] Saving preference file pnr_save/global_route.enc.dat/gui.pref.tcl ...
[06/17 00:38:41     34s] Saving mode setting ...
[06/17 00:38:41     34s] Saving global file ...
[06/17 00:38:41     34s] % Begin Save floorplan data ... (date=06/17 00:38:41, mem=1411.1M)
[06/17 00:38:41     34s] Saving floorplan file ...
[06/17 00:38:41     34s] Convert 0 swires and 0 svias from compressed groups
[06/17 00:38:41     34s] % End Save floorplan data ... (date=06/17 00:38:41, total cpu=0:00:00.0, real=0:00:00.0, peak res=1411.9M, current mem=1411.9M)
[06/17 00:38:41     34s] Saving PG file pnr_save/global_route.enc.dat/des3.pg.gz, version#2, (Created by Innovus v21.17-s075_1 on Tue Jun 17 00:38:41 2025)
[06/17 00:38:41     34s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1535.9M) ***
[06/17 00:38:41     34s] Saving Drc markers ...
[06/17 00:38:42     34s] ... 3 markers are saved ...
[06/17 00:38:42     34s] ... 3 geometry drc markers are saved ...
[06/17 00:38:42     34s] ... 0 antenna drc markers are saved ...
[06/17 00:38:42     34s] % Begin Save placement data ... (date=06/17 00:38:42, mem=1411.9M)
[06/17 00:38:42     34s] ** Saving stdCellPlacement_binary (version# 2) ...
[06/17 00:38:42     34s] Save Adaptive View Pruning View Names to Binary file
[06/17 00:38:42     34s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1538.9M) ***
[06/17 00:38:42     34s] % End Save placement data ... (date=06/17 00:38:42, total cpu=0:00:00.0, real=0:00:00.0, peak res=1412.7M, current mem=1412.7M)
[06/17 00:38:42     34s] % Begin Save routing data ... (date=06/17 00:38:42, mem=1412.7M)
[06/17 00:38:42     34s] Saving route file ...
[06/17 00:38:42     34s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1535.9M) ***
[06/17 00:38:42     34s] % End Save routing data ... (date=06/17 00:38:42, total cpu=0:00:00.0, real=0:00:00.0, peak res=1413.0M, current mem=1413.0M)
[06/17 00:38:42     34s] Saving property file pnr_save/global_route.enc.dat/des3.prop
[06/17 00:38:42     34s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1538.9M) ***
[06/17 00:38:42     34s] #Saving pin access data to file pnr_save/global_route.enc.dat/des3.apa ...
[06/17 00:38:42     34s] #
[06/17 00:38:42     34s] % Begin Save power constraints data ... (date=06/17 00:38:42, mem=1413.8M)
[06/17 00:38:42     34s] % End Save power constraints data ... (date=06/17 00:38:42, total cpu=0:00:00.0, real=0:00:00.0, peak res=1413.8M, current mem=1413.8M)
[06/17 00:38:45     35s] Generated self-contained design global_route.enc.dat
[06/17 00:38:45     35s] #% End save design ... (date=06/17 00:38:45, total cpu=0:00:01.0, real=0:00:10.0, peak res=1440.3M, current mem=1416.1M)
[06/17 00:38:45     35s] 
[06/17 00:38:45     35s] *** Summary of all messages that are not suppressed in this session:
[06/17 00:38:45     35s] Severity  ID               Count  Summary                                  
[06/17 00:38:45     35s] WARNING   NRIG-100             2  Ignoring auto generated timing constrain...
[06/17 00:38:45     35s] WARNING   IMPCTE-104           1  The constraint mode of this inactive vie...
[06/17 00:38:45     35s] *** Message Summary: 3 warning(s), 0 error(s)
[06/17 00:38:45     35s] 
[06/17 00:38:45     35s] <CMD> setAnalysisMode -analysisType onChipVariation
[06/17 00:38:45     35s] <CMD> timeDesign -postRoute -outDir pnr_reports/postRoute_timing
[06/17 00:38:45     35s] Switching SI Aware to true by default in postroute mode   
[06/17 00:38:45     35s] AAE_INFO: switching -siAware from false to true ...
[06/17 00:38:45     35s] AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
[06/17 00:38:45     35s] *** timeDesign #1 [begin] : totSession cpu/real = 0:00:35.2/0:00:43.6 (0.8), mem = 1575.2M
[06/17 00:38:45     35s] **WARN: (IMPOPT-7232):	"setOptMode -powerEffort low" overrides powerEffort from "setDesignMode -powerEffort none"
[06/17 00:38:45     35s]  Reset EOS DB
[06/17 00:38:45     35s] Ignoring AAE DB Resetting ...
[06/17 00:38:45     35s] Extraction called for design 'des3' of instances=429 and nets=1947 using extraction engine 'postRoute' at effort level 'low' .
[06/17 00:38:45     35s] PostRoute (effortLevel low) RC Extraction called for design des3.
[06/17 00:38:45     35s] RC Extraction called in multi-corner(1) mode.
[06/17 00:38:45     35s] Process corner(s) are loaded.
[06/17 00:38:45     35s]  Corner: default
[06/17 00:38:45     35s] extractDetailRC Option : -outfile /tmp/innovus_temp_3955556_hl279-cmp-00.egr.duke.edu_yl996_PZGrdJ/des3_3955556_hJfryY.rcdb.d  -extended
[06/17 00:38:45     35s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[06/17 00:38:45     35s]       RC Corner Indexes            0   
[06/17 00:38:45     35s] Capacitance Scaling Factor   : 1.00000 
[06/17 00:38:45     35s] Coupling Cap. Scaling Factor : 1.00000 
[06/17 00:38:45     35s] Resistance Scaling Factor    : 1.00000 
[06/17 00:38:45     35s] Clock Cap. Scaling Factor    : 1.00000 
[06/17 00:38:45     35s] Clock Res. Scaling Factor    : 1.00000 
[06/17 00:38:45     35s] Shrink Factor                : 1.00000
[06/17 00:38:45     35s] 
[06/17 00:38:45     35s] Trim Metal Layers:
[06/17 00:38:45     35s] LayerId::1 widthSet size::4
[06/17 00:38:45     35s] LayerId::2 widthSet size::4
[06/17 00:38:45     35s] LayerId::3 widthSet size::4
[06/17 00:38:45     35s] LayerId::4 widthSet size::4
[06/17 00:38:45     35s] LayerId::5 widthSet size::4
[06/17 00:38:45     35s] LayerId::6 widthSet size::4
[06/17 00:38:45     35s] LayerId::7 widthSet size::4
[06/17 00:38:45     35s] LayerId::8 widthSet size::4
[06/17 00:38:45     35s] LayerId::9 widthSet size::4
[06/17 00:38:45     35s] LayerId::10 widthSet size::3
[06/17 00:38:45     35s] eee: pegSigSF::1.070000
[06/17 00:38:45     35s] Initializing multi-corner capacitance tables ... 
[06/17 00:38:45     35s] Initializing multi-corner resistance tables ...
[06/17 00:38:45     35s] eee: l::1 avDens::0.134261 usedTrk::335.652430 availTrk::2500.000000 sigTrk::335.652430
[06/17 00:38:45     35s] eee: l::2 avDens::0.120953 usedTrk::213.896143 availTrk::1768.421053 sigTrk::213.896143
[06/17 00:38:45     35s] eee: l::3 avDens::0.129873 usedTrk::311.694465 availTrk::2400.000000 sigTrk::311.694465
[06/17 00:38:45     35s] eee: l::4 avDens::0.032505 usedTrk::30.879464 availTrk::950.000000 sigTrk::30.879464
[06/17 00:38:45     35s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[06/17 00:38:45     35s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[06/17 00:38:45     35s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[06/17 00:38:45     35s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[06/17 00:38:45     35s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[06/17 00:38:45     35s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[06/17 00:38:45     35s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.975668 uaWlH=0.006932 aWlH=0.000000 lMod=0 pMax=0.810000 pMod=83 wcR=0.535700 newSi=0.001600 wHLS=1.339250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[06/17 00:38:45     35s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1575.2M)
[06/17 00:38:45     35s] Creating parasitic data file '/tmp/innovus_temp_3955556_hl279-cmp-00.egr.duke.edu_yl996_PZGrdJ/des3_3955556_hJfryY.rcdb.d' for storing RC.
[06/17 00:38:45     35s] Extracted 10.0617% (CPU Time= 0:00:00.1  MEM= 1609.0M)
[06/17 00:38:45     35s] Extracted 20.0584% (CPU Time= 0:00:00.1  MEM= 1633.0M)
[06/17 00:38:45     35s] Extracted 30.0552% (CPU Time= 0:00:00.1  MEM= 1633.0M)
[06/17 00:38:45     35s] Extracted 40.0519% (CPU Time= 0:00:00.1  MEM= 1633.0M)
[06/17 00:38:45     35s] Extracted 50.0487% (CPU Time= 0:00:00.1  MEM= 1633.0M)
[06/17 00:38:45     35s] Extracted 60.0454% (CPU Time= 0:00:00.1  MEM= 1633.0M)
[06/17 00:38:45     35s] Extracted 70.0422% (CPU Time= 0:00:00.2  MEM= 1633.0M)
[06/17 00:38:45     35s] Extracted 80.0389% (CPU Time= 0:00:00.2  MEM= 1633.0M)
[06/17 00:38:45     35s] Extracted 90.0357% (CPU Time= 0:00:00.2  MEM= 1633.0M)
[06/17 00:38:45     35s] Extracted 100% (CPU Time= 0:00:00.2  MEM= 1633.0M)
[06/17 00:38:45     35s] Number of Extracted Resistors     : 5983
[06/17 00:38:45     35s] Number of Extracted Ground Cap.   : 6482
[06/17 00:38:45     35s] Number of Extracted Coupling Cap. : 19224
[06/17 00:38:45     35s] Opening parasitic data file '/tmp/innovus_temp_3955556_hl279-cmp-00.egr.duke.edu_yl996_PZGrdJ/des3_3955556_hJfryY.rcdb.d' for reading (mem: 1614.039M)
[06/17 00:38:45     35s] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[06/17 00:38:45     35s]  Corner: default
[06/17 00:38:45     35s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1614.0M)
[06/17 00:38:45     35s] Creating parasitic data file '/tmp/innovus_temp_3955556_hl279-cmp-00.egr.duke.edu_yl996_PZGrdJ/des3_3955556_hJfryY.rcdb_Filter.rcdb.d' for storing RC.
[06/17 00:38:45     35s] Closing parasitic data file '/tmp/innovus_temp_3955556_hl279-cmp-00.egr.duke.edu_yl996_PZGrdJ/des3_3955556_hJfryY.rcdb.d': 500 access done (mem: 1614.039M)
[06/17 00:38:45     35s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1614.039M)
[06/17 00:38:45     35s] Opening parasitic data file '/tmp/innovus_temp_3955556_hl279-cmp-00.egr.duke.edu_yl996_PZGrdJ/des3_3955556_hJfryY.rcdb.d' for reading (mem: 1614.039M)
[06/17 00:38:45     35s] processing rcdb (/tmp/innovus_temp_3955556_hl279-cmp-00.egr.duke.edu_yl996_PZGrdJ/des3_3955556_hJfryY.rcdb.d) for hinst (top) of cell (des3);
[06/17 00:38:46     35s] Closing parasitic data file '/tmp/innovus_temp_3955556_hl279-cmp-00.egr.duke.edu_yl996_PZGrdJ/des3_3955556_hJfryY.rcdb.d': 0 access done (mem: 1614.039M)
[06/17 00:38:46     35s] Lumped Parasitic Loading Completed (total cpu=0:00:00.3, real=0:00:01.0, current mem=1614.039M)
[06/17 00:38:46     35s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:01.0  MEM: 1614.039M)
[06/17 00:38:46     35s] Starting delay calculation for Setup views
[06/17 00:38:46     35s] AAE_INFO: opIsDesignInPostRouteState() is 1
[06/17 00:38:46     35s] AAE DB initialization (MEM=1614.04 CPU=0:00:00.0 REAL=0:00:00.0) 
[06/17 00:38:46     35s] AAE_INFO: resetNetProps viewIdx 0 
[06/17 00:38:46     35s] Starting SI iteration 1 using Infinite Timing Windows
[06/17 00:38:46     35s] #################################################################################
[06/17 00:38:46     35s] # Design Stage: PostRoute
[06/17 00:38:46     35s] # Design Name: des3
[06/17 00:38:46     35s] # Design Mode: 45nm
[06/17 00:38:46     35s] # Analysis Mode: MMMC OCV 
[06/17 00:38:46     35s] # Parasitics Mode: SPEF/RCDB 
[06/17 00:38:46     35s] # Signoff Settings: SI On 
[06/17 00:38:46     35s] #################################################################################
[06/17 00:38:46     35s] AAE_INFO: 1 threads acquired from CTE.
[06/17 00:38:46     35s] Setting infinite Tws ...
[06/17 00:38:46     35s] First Iteration Infinite Tw... 
[06/17 00:38:46     35s] Calculate early delays in OCV mode...
[06/17 00:38:46     35s] Calculate late delays in OCV mode...
[06/17 00:38:46     35s] Topological Sorting (REAL = 0:00:00.0, MEM = 1669.6M, InitMEM = 1668.6M)
[06/17 00:38:46     35s] Start delay calculation (fullDC) (1 T). (MEM=1669.58)
[06/17 00:38:46     35s] 
[06/17 00:38:46     35s] Trim Metal Layers:
[06/17 00:38:46     35s] LayerId::1 widthSet size::4
[06/17 00:38:46     35s] LayerId::2 widthSet size::4
[06/17 00:38:46     35s] LayerId::3 widthSet size::4
[06/17 00:38:46     35s] LayerId::4 widthSet size::4
[06/17 00:38:46     35s] LayerId::5 widthSet size::4
[06/17 00:38:46     35s] LayerId::6 widthSet size::4
[06/17 00:38:46     35s] LayerId::7 widthSet size::4
[06/17 00:38:46     35s] LayerId::8 widthSet size::4
[06/17 00:38:46     35s] LayerId::9 widthSet size::4
[06/17 00:38:46     35s] LayerId::10 widthSet size::3
[06/17 00:38:46     35s] eee: pegSigSF::1.070000
[06/17 00:38:46     35s] Initializing multi-corner capacitance tables ... 
[06/17 00:38:46     36s] Initializing multi-corner resistance tables ...
[06/17 00:38:46     36s] eee: l::1 avDens::0.134261 usedTrk::335.652430 availTrk::2500.000000 sigTrk::335.652430
[06/17 00:38:46     36s] eee: l::2 avDens::0.120953 usedTrk::213.896143 availTrk::1768.421053 sigTrk::213.896143
[06/17 00:38:46     36s] eee: l::3 avDens::0.129873 usedTrk::311.694465 availTrk::2400.000000 sigTrk::311.694465
[06/17 00:38:46     36s] eee: l::4 avDens::0.032505 usedTrk::30.879464 availTrk::950.000000 sigTrk::30.879464
[06/17 00:38:46     36s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[06/17 00:38:46     36s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[06/17 00:38:46     36s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[06/17 00:38:46     36s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[06/17 00:38:46     36s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[06/17 00:38:46     36s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[06/17 00:38:46     36s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.975668 uaWlH=0.006932 aWlH=0.000000 lMod=0 pMax=0.810000 pMod=83 wcR=0.535700 newSi=0.001600 wHLS=1.339250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[06/17 00:38:46     36s] Start AAE Lib Loading. (MEM=1695.19)
[06/17 00:38:46     36s] End AAE Lib Loading. (MEM=1752.42 CPU=0:00:00.2 Real=0:00:00.0)
[06/17 00:38:46     36s] End AAE Lib Interpolated Model. (MEM=1752.42 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/17 00:38:46     36s] Opening parasitic data file '/tmp/innovus_temp_3955556_hl279-cmp-00.egr.duke.edu_yl996_PZGrdJ/des3_3955556_hJfryY.rcdb.d' for reading (mem: 1790.578M)
[06/17 00:38:46     36s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1792.6M)
[06/17 00:38:47     36s] Total number of fetched objects 628
[06/17 00:38:47     36s] AAE_INFO-618: Total number of nets in the design is 1947,  32.3 percent of the nets selected for SI analysis
[06/17 00:38:47     36s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/17 00:38:47     36s] End delay calculation. (MEM=1842.89 CPU=0:00:00.2 REAL=0:00:01.0)
[06/17 00:38:47     36s] End delay calculation (fullDC). (MEM=1842.89 CPU=0:00:00.6 REAL=0:00:01.0)
[06/17 00:38:47     36s] *** CDM Built up (cpu=0:00:00.8  real=0:00:01.0  mem= 1842.9M) ***
[06/17 00:38:47     36s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1834.9M)
[06/17 00:38:47     36s] Add other clocks and setupCteToAAEClockMapping during iter 1
[06/17 00:38:47     36s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1834.9M)
[06/17 00:38:47     36s] Starting SI iteration 2
[06/17 00:38:47     36s] Calculate early delays in OCV mode...
[06/17 00:38:47     36s] Calculate late delays in OCV mode...
[06/17 00:38:47     36s] Start delay calculation (fullDC) (1 T). (MEM=1805.01)
[06/17 00:38:47     36s] End AAE Lib Interpolated Model. (MEM=1805.01 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/17 00:38:47     36s] Glitch Analysis: View worst -- Total Number of Nets Skipped = 0. 
[06/17 00:38:47     36s] Glitch Analysis: View worst -- Total Number of Nets Analyzed = 628. 
[06/17 00:38:47     36s] Total number of fetched objects 628
[06/17 00:38:47     36s] AAE_INFO-618: Total number of nets in the design is 1947,  1.7 percent of the nets selected for SI analysis
[06/17 00:38:47     36s] End delay calculation. (MEM=1851.71 CPU=0:00:00.0 REAL=0:00:00.0)
[06/17 00:38:47     36s] End delay calculation (fullDC). (MEM=1851.71 CPU=0:00:00.0 REAL=0:00:00.0)
[06/17 00:38:47     36s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1851.7M) ***
[06/17 00:38:47     36s] *** Done Building Timing Graph (cpu=0:00:01.1 real=0:00:01.0 totSessionCpu=0:00:36.8 mem=1851.7M)
[06/17 00:38:47     36s] All LLGs are deleted
[06/17 00:38:47     36s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:38:47     36s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:38:47     36s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1809.7M, EPOCH TIME: 1750135127.362061
[06/17 00:38:47     36s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1809.7M, EPOCH TIME: 1750135127.362255
[06/17 00:38:47     36s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1809.7M, EPOCH TIME: 1750135127.362485
[06/17 00:38:47     36s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:38:47     36s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:38:47     36s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1809.7M, EPOCH TIME: 1750135127.362771
[06/17 00:38:47     36s] Max number of tech site patterns supported in site array is 256.
[06/17 00:38:47     36s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[06/17 00:38:47     36s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1809.7M, EPOCH TIME: 1750135127.366136
[06/17 00:38:47     36s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Create thread pool 0x7f154b4a4b28.
[06/17 00:38:47     36s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[06/17 00:38:47     36s] After signature check, allow fast init is false, keep pre-filter is false.
[06/17 00:38:47     36s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[06/17 00:38:47     36s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.003, REAL:0.003, MEM:1937.7M, EPOCH TIME: 1750135127.369180
[06/17 00:38:47     36s] Use non-trimmed site array because memory saving is not enough.
[06/17 00:38:47     36s] SiteArray: non-trimmed site array dimensions = 44 x 326
[06/17 00:38:47     36s] SiteArray: use 114,688 bytes
[06/17 00:38:47     36s] SiteArray: current memory after site array memory allocation 1937.8M
[06/17 00:38:47     36s] SiteArray: FP blocked sites are writable
[06/17 00:38:47     36s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1937.8M, EPOCH TIME: 1750135127.369846
[06/17 00:38:47     36s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:1937.8M, EPOCH TIME: 1750135127.370166
[06/17 00:38:47     36s] SiteArray: number of non floorplan blocked sites for llg default is 14344
[06/17 00:38:47     36s] Atter site array init, number of instance map data is 0.
[06/17 00:38:47     36s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.008, REAL:0.008, MEM:1937.8M, EPOCH TIME: 1750135127.370516
[06/17 00:38:47     36s] 
[06/17 00:38:47     36s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[06/17 00:38:47     36s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.009, REAL:0.009, MEM:1937.8M, EPOCH TIME: 1750135127.371223
[06/17 00:38:47     36s] All LLGs are deleted
[06/17 00:38:47     36s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:4).
[06/17 00:38:47     36s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:38:47     36s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1937.8M, EPOCH TIME: 1750135127.372646
[06/17 00:38:47     36s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1937.8M, EPOCH TIME: 1750135127.372751
[06/17 00:38:48     37s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 worst 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | default | Reg2Reg |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.172  |  0.172  |  0.260  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   128   |   128   |   128   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      7 (7)       |    -47     |     11 (11)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[06/17 00:38:48     37s] All LLGs are deleted
[06/17 00:38:48     37s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:38:48     37s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:38:48     37s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1961.1M, EPOCH TIME: 1750135128.677431
[06/17 00:38:48     37s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1961.1M, EPOCH TIME: 1750135128.677560
[06/17 00:38:48     37s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1961.1M, EPOCH TIME: 1750135128.677744
[06/17 00:38:48     37s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:38:48     37s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:38:48     37s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1961.1M, EPOCH TIME: 1750135128.678047
[06/17 00:38:48     37s] Max number of tech site patterns supported in site array is 256.
[06/17 00:38:48     37s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[06/17 00:38:48     37s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1961.1M, EPOCH TIME: 1750135128.681208
[06/17 00:38:48     37s] After signature check, allow fast init is true, keep pre-filter is true.
[06/17 00:38:48     37s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[06/17 00:38:48     37s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:1961.1M, EPOCH TIME: 1750135128.681458
[06/17 00:38:48     37s] Fast DP-INIT is on for default
[06/17 00:38:48     37s] Atter site array init, number of instance map data is 0.
[06/17 00:38:48     37s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.004, REAL:0.004, MEM:1961.1M, EPOCH TIME: 1750135128.681949
[06/17 00:38:48     37s] 
[06/17 00:38:48     37s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[06/17 00:38:48     37s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.005, REAL:0.005, MEM:1961.1M, EPOCH TIME: 1750135128.682331
[06/17 00:38:48     37s] All LLGs are deleted
[06/17 00:38:48     37s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:4).
[06/17 00:38:48     37s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:38:48     37s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1961.1M, EPOCH TIME: 1750135128.683161
[06/17 00:38:48     37s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1961.1M, EPOCH TIME: 1750135128.683262
[06/17 00:38:48     37s] Density: 25.997%
------------------------------------------------------------------

[06/17 00:38:48     37s] All LLGs are deleted
[06/17 00:38:48     37s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:38:48     37s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:38:48     37s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1961.1M, EPOCH TIME: 1750135128.686131
[06/17 00:38:48     37s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1961.1M, EPOCH TIME: 1750135128.686236
[06/17 00:38:48     37s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1961.1M, EPOCH TIME: 1750135128.686401
[06/17 00:38:48     37s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:38:48     37s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:38:48     37s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1961.1M, EPOCH TIME: 1750135128.686623
[06/17 00:38:48     37s] Max number of tech site patterns supported in site array is 256.
[06/17 00:38:48     37s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[06/17 00:38:48     37s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1961.1M, EPOCH TIME: 1750135128.689662
[06/17 00:38:48     37s] After signature check, allow fast init is true, keep pre-filter is true.
[06/17 00:38:48     37s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[06/17 00:38:48     37s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:1961.1M, EPOCH TIME: 1750135128.689888
[06/17 00:38:48     37s] Fast DP-INIT is on for default
[06/17 00:38:48     37s] Atter site array init, number of instance map data is 0.
[06/17 00:38:48     37s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.004, REAL:0.004, MEM:1961.1M, EPOCH TIME: 1750135128.690365
[06/17 00:38:48     37s] 
[06/17 00:38:48     37s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[06/17 00:38:48     37s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.004, REAL:0.004, MEM:1961.1M, EPOCH TIME: 1750135128.690672
[06/17 00:38:48     37s] All LLGs are deleted
[06/17 00:38:48     37s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:4).
[06/17 00:38:48     37s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:38:48     37s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1961.1M, EPOCH TIME: 1750135128.691268
[06/17 00:38:48     37s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1961.1M, EPOCH TIME: 1750135128.691370
[06/17 00:38:48     37s] Reported timing to dir pnr_reports/postRoute_timing
[06/17 00:38:48     37s] Total CPU time: 1.81 sec
[06/17 00:38:48     37s] Total Real time: 3.0 sec
[06/17 00:38:48     37s] Total Memory Usage: 1961.140625 Mbytes
[06/17 00:38:48     37s] Reset AAE Options
[06/17 00:38:48     37s] Info: pop threads available for lower-level modules during optimization.
[06/17 00:38:48     37s] *** timeDesign #1 [finish] : cpu/real = 0:00:01.8/0:00:03.2 (0.6), totSession cpu/real = 0:00:37.0/0:00:46.8 (0.8), mem = 1961.1M
[06/17 00:38:48     37s] 
[06/17 00:38:48     37s] =============================================================================================
[06/17 00:38:48     37s]  Final TAT Report : timeDesign #1                                               21.17-s075_1
[06/17 00:38:48     37s] =============================================================================================
[06/17 00:38:48     37s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/17 00:38:48     37s] ---------------------------------------------------------------------------------------------
[06/17 00:38:48     37s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/17 00:38:48     37s] [ OptSummaryReport       ]      1   0:00:00.0  (   1.5 % )     0:00:01.3 /  0:00:00.2    0.2
[06/17 00:38:48     37s] [ DrvReport              ]      1   0:00:01.2  (  36.1 % )     0:00:01.2 /  0:00:00.0    0.0
[06/17 00:38:48     37s] [ ExtractRC              ]      1   0:00:00.8  (  23.9 % )     0:00:00.8 /  0:00:00.5    0.6
[06/17 00:38:48     37s] [ TimingUpdate           ]      2   0:00:00.2  (   7.2 % )     0:00:01.1 /  0:00:01.1    1.0
[06/17 00:38:48     37s] [ FullDelayCalc          ]      2   0:00:00.8  (  26.0 % )     0:00:00.8 /  0:00:00.8    1.0
[06/17 00:38:48     37s] [ TimingReport           ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.5
[06/17 00:38:48     37s] [ GenerateReports        ]      1   0:00:00.1  (   3.8 % )     0:00:00.1 /  0:00:00.1    1.1
[06/17 00:38:48     37s] [ MISC                   ]          0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.8
[06/17 00:38:48     37s] ---------------------------------------------------------------------------------------------
[06/17 00:38:48     37s]  timeDesign #1 TOTAL                0:00:03.2  ( 100.0 % )     0:00:03.2 /  0:00:01.8    0.6
[06/17 00:38:48     37s] ---------------------------------------------------------------------------------------------
[06/17 00:38:48     37s] 
[06/17 00:38:48     37s] <CMD> report_timing -max_paths 100 -path_group Reg2Reg > pnr_reports/route_timing.rpt.gz
[06/17 00:38:48     37s] <CMD> verify_drc -limit 10000000 -report pnr_reports/postRoute_drc_max1M.rpt
[06/17 00:38:48     37s] #-limit 10000000                         # int, default=10000000, user setting
[06/17 00:38:48     37s] #-check_same_via_cell true               # bool, default=false, user setting
[06/17 00:38:48     37s] #-report pnr_reports/postRoute_drc_max1M.rpt # string, default="", user setting
[06/17 00:38:48     37s]  *** Starting Verify DRC (MEM: 1963.1) ***
[06/17 00:38:48     37s] 
[06/17 00:38:48     37s] ### import design signature (60): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1154704666 inst_pattern=1 via=1605868471 routing_via=1774068281
[06/17 00:38:48     37s]   VERIFY DRC ...... Starting Verification
[06/17 00:38:48     37s]   VERIFY DRC ...... Initializing
[06/17 00:38:48     37s]   VERIFY DRC ...... Deleting Existing Violations
[06/17 00:38:48     37s]   VERIFY DRC ...... Creating Sub-Areas
[06/17 00:38:48     37s]   VERIFY DRC ...... Using new threading
[06/17 00:38:48     37s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 61.940 61.600} 1 of 1
[06/17 00:38:48     37s]   VERIFY DRC ...... Sub-Area : 1 complete 11 Viols.
[06/17 00:38:48     37s] 
[06/17 00:38:48     37s]   Verification Complete : 11 Viols.
[06/17 00:38:48     37s] 
[06/17 00:38:48     37s]  Violation Summary By Layer and Type:
[06/17 00:38:48     37s] 
[06/17 00:38:48     37s] 	       outOfDie    Short   Totals
[06/17 00:38:48     37s] 	metal1        2        0        2
[06/17 00:38:48     37s] 	metal2        2        3        5
[06/17 00:38:48     37s] 	metal3        2        0        2
[06/17 00:38:48     37s] 	metal4        2        0        2
[06/17 00:38:48     37s] 	Totals        8        3       11
[06/17 00:38:48     37s] 
[06/17 00:38:48     37s]  *** End Verify DRC (CPU: 0:00:00.1  ELAPSED TIME: 0.00  MEM: 264.1M) ***
[06/17 00:38:48     37s] 
[06/17 00:38:48     37s] <CMD> saveDesign pnr_save/detail_route.enc
[06/17 00:38:48     37s] The in-memory database contained RC information but was not saved. To save 
[06/17 00:38:48     37s] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[06/17 00:38:48     37s] so it should only be saved when it is really desired.
[06/17 00:38:48     37s] #% Begin save design ... (date=06/17 00:38:48, mem=1596.3M)
[06/17 00:38:48     37s] % Begin Save ccopt configuration ... (date=06/17 00:38:48, mem=1596.3M)
[06/17 00:38:48     37s] % End Save ccopt configuration ... (date=06/17 00:38:48, total cpu=0:00:00.0, real=0:00:00.0, peak res=1596.7M, current mem=1596.7M)
[06/17 00:38:48     37s] % Begin Save netlist data ... (date=06/17 00:38:48, mem=1596.7M)
[06/17 00:38:48     37s] Writing Binary DB to pnr_save/detail_route.enc.dat/des3.v.bin in single-threaded mode...
[06/17 00:38:48     37s] % End Save netlist data ... (date=06/17 00:38:48, total cpu=0:00:00.0, real=0:00:00.0, peak res=1596.9M, current mem=1596.7M)
[06/17 00:38:48     37s] Saving symbol-table file ...
[06/17 00:38:49     37s] Saving congestion map file pnr_save/detail_route.enc.dat/des3.route.congmap.gz ...
[06/17 00:38:49     37s] % Begin Save AAE data ... (date=06/17 00:38:49, mem=1596.8M)
[06/17 00:38:49     37s] Saving AAE Data ...
[06/17 00:38:49     37s] % End Save AAE data ... (date=06/17 00:38:49, total cpu=0:00:00.0, real=0:00:00.0, peak res=1596.8M, current mem=1596.8M)
[06/17 00:38:49     37s] **WARN: (IMPCTE-104):	The constraint mode of this inactive view 'normal' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
[06/17 00:38:49     37s] Type 'man IMPCTE-104' for more detail.
[06/17 00:38:49     37s] Saving preference file pnr_save/detail_route.enc.dat/gui.pref.tcl ...
[06/17 00:38:49     37s] Saving mode setting ...
[06/17 00:38:49     37s] Saving global file ...
[06/17 00:38:49     37s] % Begin Save floorplan data ... (date=06/17 00:38:49, mem=1597.0M)
[06/17 00:38:49     37s] Saving floorplan file ...
[06/17 00:38:49     37s] Convert 0 swires and 0 svias from compressed groups
[06/17 00:38:49     37s] % End Save floorplan data ... (date=06/17 00:38:49, total cpu=0:00:00.0, real=0:00:00.0, peak res=1597.0M, current mem=1597.0M)
[06/17 00:38:49     37s] Saving PG file pnr_save/detail_route.enc.dat/des3.pg.gz, version#2, (Created by Innovus v21.17-s075_1 on Tue Jun 17 00:38:49 2025)
[06/17 00:38:49     37s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1969.8M) ***
[06/17 00:38:49     37s] Saving Drc markers ...
[06/17 00:38:50     37s] ... 14 markers are saved ...
[06/17 00:38:50     37s] ... 14 geometry drc markers are saved ...
[06/17 00:38:50     37s] ... 0 antenna drc markers are saved ...
[06/17 00:38:50     37s] % Begin Save placement data ... (date=06/17 00:38:50, mem=1597.0M)
[06/17 00:38:50     37s] ** Saving stdCellPlacement_binary (version# 2) ...
[06/17 00:38:50     37s] Save Adaptive View Pruning View Names to Binary file
[06/17 00:38:50     37s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1973.8M) ***
[06/17 00:38:50     37s] % End Save placement data ... (date=06/17 00:38:50, total cpu=0:00:00.0, real=0:00:00.0, peak res=1597.0M, current mem=1597.0M)
[06/17 00:38:50     37s] % Begin Save routing data ... (date=06/17 00:38:50, mem=1597.0M)
[06/17 00:38:50     37s] Saving route file ...
[06/17 00:38:50     37s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1970.8M) ***
[06/17 00:38:50     37s] % End Save routing data ... (date=06/17 00:38:50, total cpu=0:00:00.0, real=0:00:00.0, peak res=1597.1M, current mem=1597.1M)
[06/17 00:38:50     37s] Saving property file pnr_save/detail_route.enc.dat/des3.prop
[06/17 00:38:50     37s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1973.8M) ***
[06/17 00:38:50     37s] #Saving pin access data to file pnr_save/detail_route.enc.dat/des3.apa ...
[06/17 00:38:50     37s] #
[06/17 00:38:50     37s] % Begin Save power constraints data ... (date=06/17 00:38:50, mem=1597.1M)
[06/17 00:38:50     37s] % End Save power constraints data ... (date=06/17 00:38:50, total cpu=0:00:00.0, real=0:00:00.0, peak res=1597.1M, current mem=1597.1M)
[06/17 00:38:53     38s] Generated self-contained design detail_route.enc.dat
[06/17 00:38:53     38s] #% End save design ... (date=06/17 00:38:53, total cpu=0:00:01.0, real=0:00:05.0, peak res=1627.8M, current mem=1597.7M)
[06/17 00:38:53     38s] 
[06/17 00:38:53     38s] *** Summary of all messages that are not suppressed in this session:
[06/17 00:38:53     38s] Severity  ID               Count  Summary                                  
[06/17 00:38:53     38s] WARNING   IMPCTE-104           1  The constraint mode of this inactive vie...
[06/17 00:38:53     38s] *** Message Summary: 1 warning(s), 0 error(s)
[06/17 00:38:53     38s] 
[06/17 00:38:53     38s] <CMD> setDelayCalMode -SIAware True
[06/17 00:38:53     38s] <CMD> timeDesign -postRoute -outDir pnr_reports/route_SI_timing
[06/17 00:38:53     38s] *** timeDesign #2 [begin] : totSession cpu/real = 0:00:38.2/0:00:51.4 (0.7), mem = 1984.9M
[06/17 00:38:53     38s] **WARN: (IMPOPT-7232):	"setOptMode -powerEffort low" overrides powerEffort from "setDesignMode -powerEffort none"
[06/17 00:38:53     38s]  Reset EOS DB
[06/17 00:38:53     38s] Ignoring AAE DB Resetting ...
[06/17 00:38:53     38s] Closing parasitic data file '/tmp/innovus_temp_3955556_hl279-cmp-00.egr.duke.edu_yl996_PZGrdJ/des3_3955556_hJfryY.rcdb.d': 500 access done (mem: 1984.891M)
[06/17 00:38:53     38s] Extraction called for design 'des3' of instances=429 and nets=1947 using extraction engine 'postRoute' at effort level 'low' .
[06/17 00:38:53     38s] PostRoute (effortLevel low) RC Extraction called for design des3.
[06/17 00:38:53     38s] RC Extraction called in multi-corner(1) mode.
[06/17 00:38:53     38s] Process corner(s) are loaded.
[06/17 00:38:53     38s]  Corner: default
[06/17 00:38:53     38s] extractDetailRC Option : -outfile /tmp/innovus_temp_3955556_hl279-cmp-00.egr.duke.edu_yl996_PZGrdJ/des3_3955556_hJfryY.rcdb.d -maxResLength 200  -extended
[06/17 00:38:53     38s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[06/17 00:38:53     38s]       RC Corner Indexes            0   
[06/17 00:38:53     38s] Capacitance Scaling Factor   : 1.00000 
[06/17 00:38:53     38s] Coupling Cap. Scaling Factor : 1.00000 
[06/17 00:38:53     38s] Resistance Scaling Factor    : 1.00000 
[06/17 00:38:53     38s] Clock Cap. Scaling Factor    : 1.00000 
[06/17 00:38:53     38s] Clock Res. Scaling Factor    : 1.00000 
[06/17 00:38:53     38s] Shrink Factor                : 1.00000
[06/17 00:38:53     38s] 
[06/17 00:38:53     38s] Trim Metal Layers:
[06/17 00:38:53     38s] LayerId::1 widthSet size::4
[06/17 00:38:53     38s] LayerId::2 widthSet size::4
[06/17 00:38:53     38s] LayerId::3 widthSet size::4
[06/17 00:38:53     38s] LayerId::4 widthSet size::4
[06/17 00:38:53     38s] LayerId::5 widthSet size::4
[06/17 00:38:53     38s] LayerId::6 widthSet size::4
[06/17 00:38:53     38s] LayerId::7 widthSet size::4
[06/17 00:38:53     38s] LayerId::8 widthSet size::4
[06/17 00:38:53     38s] LayerId::9 widthSet size::4
[06/17 00:38:53     38s] LayerId::10 widthSet size::3
[06/17 00:38:53     38s] eee: pegSigSF::1.070000
[06/17 00:38:53     38s] Initializing multi-corner capacitance tables ... 
[06/17 00:38:53     38s] Initializing multi-corner resistance tables ...
[06/17 00:38:53     38s] eee: l::1 avDens::0.134261 usedTrk::335.652430 availTrk::2500.000000 sigTrk::335.652430
[06/17 00:38:53     38s] eee: l::2 avDens::0.120953 usedTrk::213.896143 availTrk::1768.421053 sigTrk::213.896143
[06/17 00:38:53     38s] eee: l::3 avDens::0.129873 usedTrk::311.694465 availTrk::2400.000000 sigTrk::311.694465
[06/17 00:38:53     38s] eee: l::4 avDens::0.032505 usedTrk::30.879464 availTrk::950.000000 sigTrk::30.879464
[06/17 00:38:53     38s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[06/17 00:38:53     38s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[06/17 00:38:53     38s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[06/17 00:38:53     38s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[06/17 00:38:53     38s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[06/17 00:38:53     38s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[06/17 00:38:53     38s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.975668 uaWlH=0.006932 aWlH=0.000000 lMod=0 pMax=0.810000 pMod=83 wcR=0.535700 newSi=0.001600 wHLS=1.339250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[06/17 00:38:53     38s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1988.9M)
[06/17 00:38:53     38s] Creating parasitic data file '/tmp/innovus_temp_3955556_hl279-cmp-00.egr.duke.edu_yl996_PZGrdJ/des3_3955556_hJfryY.rcdb.d' for storing RC.
[06/17 00:38:53     38s] Extracted 10.0617% (CPU Time= 0:00:00.1  MEM= 2037.2M)
[06/17 00:38:53     38s] Extracted 20.0584% (CPU Time= 0:00:00.1  MEM= 2061.2M)
[06/17 00:38:53     38s] Extracted 30.0552% (CPU Time= 0:00:00.1  MEM= 2061.2M)
[06/17 00:38:53     38s] Extracted 40.0519% (CPU Time= 0:00:00.1  MEM= 2061.2M)
[06/17 00:38:53     38s] Extracted 50.0487% (CPU Time= 0:00:00.1  MEM= 2061.2M)
[06/17 00:38:53     38s] Extracted 60.0454% (CPU Time= 0:00:00.1  MEM= 2061.2M)
[06/17 00:38:53     38s] Extracted 70.0422% (CPU Time= 0:00:00.1  MEM= 2061.2M)
[06/17 00:38:53     38s] Extracted 80.0389% (CPU Time= 0:00:00.1  MEM= 2061.2M)
[06/17 00:38:53     38s] Extracted 90.0357% (CPU Time= 0:00:00.2  MEM= 2061.2M)
[06/17 00:38:53     38s] Extracted 100% (CPU Time= 0:00:00.2  MEM= 2061.2M)
[06/17 00:38:53     38s] Number of Extracted Resistors     : 5983
[06/17 00:38:53     38s] Number of Extracted Ground Cap.   : 6482
[06/17 00:38:53     38s] Number of Extracted Coupling Cap. : 19224
[06/17 00:38:53     38s] Opening parasitic data file '/tmp/innovus_temp_3955556_hl279-cmp-00.egr.duke.edu_yl996_PZGrdJ/des3_3955556_hJfryY.rcdb.d' for reading (mem: 2045.203M)
[06/17 00:38:53     38s] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[06/17 00:38:53     38s]  Corner: default
[06/17 00:38:53     38s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2045.2M)
[06/17 00:38:53     38s] Creating parasitic data file '/tmp/innovus_temp_3955556_hl279-cmp-00.egr.duke.edu_yl996_PZGrdJ/des3_3955556_hJfryY.rcdb_Filter.rcdb.d' for storing RC.
[06/17 00:38:53     38s] Closing parasitic data file '/tmp/innovus_temp_3955556_hl279-cmp-00.egr.duke.edu_yl996_PZGrdJ/des3_3955556_hJfryY.rcdb.d': 500 access done (mem: 2045.203M)
[06/17 00:38:53     38s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2045.203M)
[06/17 00:38:53     38s] Opening parasitic data file '/tmp/innovus_temp_3955556_hl279-cmp-00.egr.duke.edu_yl996_PZGrdJ/des3_3955556_hJfryY.rcdb.d' for reading (mem: 2045.203M)
[06/17 00:38:53     38s] processing rcdb (/tmp/innovus_temp_3955556_hl279-cmp-00.egr.duke.edu_yl996_PZGrdJ/des3_3955556_hJfryY.rcdb.d) for hinst (top) of cell (des3);
[06/17 00:38:54     38s] Closing parasitic data file '/tmp/innovus_temp_3955556_hl279-cmp-00.egr.duke.edu_yl996_PZGrdJ/des3_3955556_hJfryY.rcdb.d': 0 access done (mem: 2045.203M)
[06/17 00:38:54     38s] Lumped Parasitic Loading Completed (total cpu=0:00:00.3, real=0:00:01.0, current mem=2045.203M)
[06/17 00:38:54     38s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:01.0  MEM: 2045.203M)
[06/17 00:38:54     38s] Starting delay calculation for Setup views
[06/17 00:38:54     38s] AAE_INFO: opIsDesignInPostRouteState() is 1
[06/17 00:38:54     38s] AAE_INFO: resetNetProps viewIdx 0 
[06/17 00:38:54     38s] Starting SI iteration 1 using Infinite Timing Windows
[06/17 00:38:54     38s] #################################################################################
[06/17 00:38:54     38s] # Design Stage: PostRoute
[06/17 00:38:54     38s] # Design Name: des3
[06/17 00:38:54     38s] # Design Mode: 45nm
[06/17 00:38:54     38s] # Analysis Mode: MMMC OCV 
[06/17 00:38:54     38s] # Parasitics Mode: SPEF/RCDB 
[06/17 00:38:54     38s] # Signoff Settings: SI On 
[06/17 00:38:54     38s] #################################################################################
[06/17 00:38:54     38s] AAE_INFO: 1 threads acquired from CTE.
[06/17 00:38:54     38s] Setting infinite Tws ...
[06/17 00:38:54     38s] First Iteration Infinite Tw... 
[06/17 00:38:54     38s] Calculate early delays in OCV mode...
[06/17 00:38:54     38s] Calculate late delays in OCV mode...
[06/17 00:38:54     38s] Topological Sorting (REAL = 0:00:00.0, MEM = 2025.5M, InitMEM = 2025.5M)
[06/17 00:38:54     38s] Start delay calculation (fullDC) (1 T). (MEM=2025.48)
[06/17 00:38:54     38s] 
[06/17 00:38:54     38s] Trim Metal Layers:
[06/17 00:38:54     38s] LayerId::1 widthSet size::4
[06/17 00:38:54     38s] LayerId::2 widthSet size::4
[06/17 00:38:54     38s] LayerId::3 widthSet size::4
[06/17 00:38:54     38s] LayerId::4 widthSet size::4
[06/17 00:38:54     38s] LayerId::5 widthSet size::4
[06/17 00:38:54     38s] LayerId::6 widthSet size::4
[06/17 00:38:54     38s] LayerId::7 widthSet size::4
[06/17 00:38:54     38s] LayerId::8 widthSet size::4
[06/17 00:38:54     38s] LayerId::9 widthSet size::4
[06/17 00:38:54     38s] LayerId::10 widthSet size::3
[06/17 00:38:54     38s] eee: pegSigSF::1.070000
[06/17 00:38:54     38s] Initializing multi-corner capacitance tables ... 
[06/17 00:38:54     39s] Initializing multi-corner resistance tables ...
[06/17 00:38:54     39s] eee: l::1 avDens::0.134261 usedTrk::335.652430 availTrk::2500.000000 sigTrk::335.652430
[06/17 00:38:54     39s] eee: l::2 avDens::0.120953 usedTrk::213.896143 availTrk::1768.421053 sigTrk::213.896143
[06/17 00:38:54     39s] eee: l::3 avDens::0.129873 usedTrk::311.694465 availTrk::2400.000000 sigTrk::311.694465
[06/17 00:38:54     39s] eee: l::4 avDens::0.032505 usedTrk::30.879464 availTrk::950.000000 sigTrk::30.879464
[06/17 00:38:54     39s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[06/17 00:38:54     39s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[06/17 00:38:54     39s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[06/17 00:38:54     39s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[06/17 00:38:54     39s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[06/17 00:38:54     39s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[06/17 00:38:54     39s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.975668 uaWlH=0.006932 aWlH=0.000000 lMod=0 pMax=0.810000 pMod=83 wcR=0.535700 newSi=0.001600 wHLS=1.339250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[06/17 00:38:54     39s] End AAE Lib Interpolated Model. (MEM=2037.09 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/17 00:38:54     39s] Opening parasitic data file '/tmp/innovus_temp_3955556_hl279-cmp-00.egr.duke.edu_yl996_PZGrdJ/des3_3955556_hJfryY.rcdb.d' for reading (mem: 2037.086M)
[06/17 00:38:54     39s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2037.1M)
[06/17 00:38:54     39s] Total number of fetched objects 628
[06/17 00:38:54     39s] AAE_INFO-618: Total number of nets in the design is 1947,  32.3 percent of the nets selected for SI analysis
[06/17 00:38:54     39s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/17 00:38:54     39s] End delay calculation. (MEM=2043.24 CPU=0:00:00.2 REAL=0:00:00.0)
[06/17 00:38:54     39s] End delay calculation (fullDC). (MEM=2043.24 CPU=0:00:00.4 REAL=0:00:00.0)
[06/17 00:38:54     39s] *** CDM Built up (cpu=0:00:00.4  real=0:00:00.0  mem= 2043.2M) ***
[06/17 00:38:54     39s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2043.2M)
[06/17 00:38:54     39s] Add other clocks and setupCteToAAEClockMapping during iter 1
[06/17 00:38:54     39s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2043.2M)
[06/17 00:38:54     39s] Starting SI iteration 2
[06/17 00:38:54     39s] Calculate early delays in OCV mode...
[06/17 00:38:54     39s] Calculate late delays in OCV mode...
[06/17 00:38:54     39s] Start delay calculation (fullDC) (1 T). (MEM=1988.36)
[06/17 00:38:54     39s] End AAE Lib Interpolated Model. (MEM=1988.36 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/17 00:38:54     39s] Glitch Analysis: View worst -- Total Number of Nets Skipped = 0. 
[06/17 00:38:54     39s] Glitch Analysis: View worst -- Total Number of Nets Analyzed = 628. 
[06/17 00:38:54     39s] Total number of fetched objects 628
[06/17 00:38:54     39s] AAE_INFO-618: Total number of nets in the design is 1947,  1.7 percent of the nets selected for SI analysis
[06/17 00:38:54     39s] End delay calculation. (MEM=2032.04 CPU=0:00:00.0 REAL=0:00:00.0)
[06/17 00:38:54     39s] End delay calculation (fullDC). (MEM=2032.04 CPU=0:00:00.0 REAL=0:00:00.0)
[06/17 00:38:54     39s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 2032.0M) ***
[06/17 00:38:55     39s] *** Done Building Timing Graph (cpu=0:00:00.9 real=0:00:01.0 totSessionCpu=0:00:39.6 mem=2032.0M)
[06/17 00:38:55     39s] All LLGs are deleted
[06/17 00:38:55     39s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:38:55     39s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:38:55     39s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1990.0M, EPOCH TIME: 1750135135.209226
[06/17 00:38:55     39s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1990.0M, EPOCH TIME: 1750135135.209356
[06/17 00:38:55     39s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1990.0M, EPOCH TIME: 1750135135.209561
[06/17 00:38:55     39s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:38:55     39s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:38:55     39s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1990.0M, EPOCH TIME: 1750135135.209956
[06/17 00:38:55     39s] Max number of tech site patterns supported in site array is 256.
[06/17 00:38:55     39s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[06/17 00:38:55     39s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1990.0M, EPOCH TIME: 1750135135.213950
[06/17 00:38:55     39s] After signature check, allow fast init is true, keep pre-filter is true.
[06/17 00:38:55     39s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[06/17 00:38:55     39s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:1990.0M, EPOCH TIME: 1750135135.214254
[06/17 00:38:55     39s] Fast DP-INIT is on for default
[06/17 00:38:55     39s] Atter site array init, number of instance map data is 0.
[06/17 00:38:55     39s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.005, REAL:0.005, MEM:1990.0M, EPOCH TIME: 1750135135.214818
[06/17 00:38:55     39s] 
[06/17 00:38:55     39s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[06/17 00:38:55     39s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.006, REAL:0.006, MEM:1990.0M, EPOCH TIME: 1750135135.215312
[06/17 00:38:55     39s] All LLGs are deleted
[06/17 00:38:55     39s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:4).
[06/17 00:38:55     39s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:38:55     39s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1990.0M, EPOCH TIME: 1750135135.216785
[06/17 00:38:55     39s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1990.0M, EPOCH TIME: 1750135135.216907
[06/17 00:38:56     39s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 worst 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | default | Reg2Reg |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.172  |  0.172  |  0.260  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   128   |   128   |   128   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      7 (7)       |    -47     |     11 (11)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[06/17 00:38:56     39s] All LLGs are deleted
[06/17 00:38:56     39s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:38:56     39s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:38:56     39s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2006.4M, EPOCH TIME: 1750135136.535725
[06/17 00:38:56     39s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2006.4M, EPOCH TIME: 1750135136.535861
[06/17 00:38:56     39s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2006.4M, EPOCH TIME: 1750135136.536059
[06/17 00:38:56     39s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:38:56     39s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:38:56     39s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2006.4M, EPOCH TIME: 1750135136.536373
[06/17 00:38:56     39s] Max number of tech site patterns supported in site array is 256.
[06/17 00:38:56     39s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[06/17 00:38:56     39s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2006.4M, EPOCH TIME: 1750135136.539588
[06/17 00:38:56     39s] After signature check, allow fast init is true, keep pre-filter is true.
[06/17 00:38:56     39s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[06/17 00:38:56     39s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2006.4M, EPOCH TIME: 1750135136.539857
[06/17 00:38:56     39s] Fast DP-INIT is on for default
[06/17 00:38:56     39s] Atter site array init, number of instance map data is 0.
[06/17 00:38:56     39s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.004, REAL:0.004, MEM:2006.4M, EPOCH TIME: 1750135136.540375
[06/17 00:38:56     39s] 
[06/17 00:38:56     39s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[06/17 00:38:56     39s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.005, REAL:0.005, MEM:2006.4M, EPOCH TIME: 1750135136.540777
[06/17 00:38:56     39s] All LLGs are deleted
[06/17 00:38:56     39s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:4).
[06/17 00:38:56     39s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:38:56     39s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2006.4M, EPOCH TIME: 1750135136.541603
[06/17 00:38:56     39s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2006.4M, EPOCH TIME: 1750135136.541707
[06/17 00:38:56     39s] Density: 25.997%
------------------------------------------------------------------

[06/17 00:38:56     39s] All LLGs are deleted
[06/17 00:38:56     39s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:38:56     39s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:38:56     39s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2006.4M, EPOCH TIME: 1750135136.544555
[06/17 00:38:56     39s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2006.4M, EPOCH TIME: 1750135136.544663
[06/17 00:38:56     39s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2006.4M, EPOCH TIME: 1750135136.544831
[06/17 00:38:56     39s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:38:56     39s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:38:56     39s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2006.4M, EPOCH TIME: 1750135136.545064
[06/17 00:38:56     39s] Max number of tech site patterns supported in site array is 256.
[06/17 00:38:56     39s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[06/17 00:38:56     39s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2006.4M, EPOCH TIME: 1750135136.548137
[06/17 00:38:56     39s] After signature check, allow fast init is true, keep pre-filter is true.
[06/17 00:38:56     39s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[06/17 00:38:56     39s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2006.4M, EPOCH TIME: 1750135136.548381
[06/17 00:38:56     39s] Fast DP-INIT is on for default
[06/17 00:38:56     39s] Atter site array init, number of instance map data is 0.
[06/17 00:38:56     39s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.004, REAL:0.004, MEM:2006.4M, EPOCH TIME: 1750135136.548844
[06/17 00:38:56     39s] 
[06/17 00:38:56     39s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[06/17 00:38:56     39s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.004, REAL:0.004, MEM:2006.4M, EPOCH TIME: 1750135136.549201
[06/17 00:38:56     39s] All LLGs are deleted
[06/17 00:38:56     39s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:4).
[06/17 00:38:56     39s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:38:56     39s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2006.4M, EPOCH TIME: 1750135136.549885
[06/17 00:38:56     39s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2006.4M, EPOCH TIME: 1750135136.549998
[06/17 00:38:56     39s] Reported timing to dir pnr_reports/route_SI_timing
[06/17 00:38:56     39s] Total CPU time: 1.68 sec
[06/17 00:38:56     39s] Total Real time: 3.0 sec
[06/17 00:38:56     39s] Total Memory Usage: 2006.359375 Mbytes
[06/17 00:38:56     39s] Reset AAE Options
[06/17 00:38:56     39s] Info: pop threads available for lower-level modules during optimization.
[06/17 00:38:56     39s] *** timeDesign #2 [finish] : cpu/real = 0:00:01.7/0:00:03.3 (0.5), totSession cpu/real = 0:00:39.9/0:00:54.7 (0.7), mem = 2006.4M
[06/17 00:38:56     39s] 
[06/17 00:38:56     39s] =============================================================================================
[06/17 00:38:56     39s]  Final TAT Report : timeDesign #2                                               21.17-s075_1
[06/17 00:38:56     39s] =============================================================================================
[06/17 00:38:56     39s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/17 00:38:56     39s] ---------------------------------------------------------------------------------------------
[06/17 00:38:56     39s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/17 00:38:56     39s] [ OptSummaryReport       ]      1   0:00:00.0  (   1.1 % )     0:00:01.3 /  0:00:00.2    0.2
[06/17 00:38:56     39s] [ DrvReport              ]      1   0:00:01.2  (  35.5 % )     0:00:01.2 /  0:00:00.0    0.0
[06/17 00:38:56     39s] [ ExtractRC              ]      1   0:00:00.8  (  25.4 % )     0:00:00.8 /  0:00:00.5    0.6
[06/17 00:38:56     39s] [ TimingUpdate           ]      2   0:00:00.6  (  17.8 % )     0:00:01.1 /  0:00:00.9    0.9
[06/17 00:38:56     39s] [ FullDelayCalc          ]      2   0:00:00.5  (  14.3 % )     0:00:00.5 /  0:00:00.5    1.0
[06/17 00:38:56     39s] [ TimingReport           ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.3
[06/17 00:38:56     39s] [ GenerateReports        ]      1   0:00:00.1  (   4.0 % )     0:00:00.1 /  0:00:00.1    1.0
[06/17 00:38:56     39s] [ MISC                   ]          0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.0    0.4
[06/17 00:38:56     39s] ---------------------------------------------------------------------------------------------
[06/17 00:38:56     39s]  timeDesign #2 TOTAL                0:00:03.3  ( 100.0 % )     0:00:03.3 /  0:00:01.7    0.5
[06/17 00:38:56     39s] ---------------------------------------------------------------------------------------------
[06/17 00:38:56     39s] 
[06/17 00:38:56     39s] <CMD> optDesign -postRoute -outDir pnr_reports/route_SI_opt.rpt
[06/17 00:38:56     39s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1588.0M, totSessionCpu=0:00:40 **
[06/17 00:38:56     39s] optDesign: "postRoute" optimization is suspended as part of the "express" flowEffort.
[06/17 00:38:56     39s] <CMD> verify_drc -limit 10000000 -report pnr_reports/postOpt_drc_max1M.rpt
[06/17 00:38:56     39s] #-limit 10000000                         # int, default=10000000, user setting
[06/17 00:38:56     39s] #-check_same_via_cell true               # bool, default=false, user setting
[06/17 00:38:56     39s] #-report pnr_reports/postOpt_drc_max1M.rpt # string, default="", user setting
[06/17 00:38:56     39s]  *** Starting Verify DRC (MEM: 2006.4) ***
[06/17 00:38:56     39s] 
[06/17 00:38:56     39s]   VERIFY DRC ...... Starting Verification
[06/17 00:38:56     39s]   VERIFY DRC ...... Initializing
[06/17 00:38:56     39s]   VERIFY DRC ...... Deleting Existing Violations
[06/17 00:38:56     39s]   VERIFY DRC ...... Creating Sub-Areas
[06/17 00:38:56     39s]   VERIFY DRC ...... Using new threading
[06/17 00:38:56     39s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 61.940 61.600} 1 of 1
[06/17 00:38:56     39s]   VERIFY DRC ...... Sub-Area : 1 complete 11 Viols.
[06/17 00:38:56     39s] 
[06/17 00:38:56     39s]   Verification Complete : 11 Viols.
[06/17 00:38:56     39s] 
[06/17 00:38:56     39s]  Violation Summary By Layer and Type:
[06/17 00:38:56     39s] 
[06/17 00:38:56     39s] 	       outOfDie    Short   Totals
[06/17 00:38:56     39s] 	metal1        2        0        2
[06/17 00:38:56     39s] 	metal2        2        3        5
[06/17 00:38:56     39s] 	metal3        2        0        2
[06/17 00:38:56     39s] 	metal4        2        0        2
[06/17 00:38:56     39s] 	Totals        8        3       11
[06/17 00:38:56     39s] 
[06/17 00:38:56     39s]  *** End Verify DRC (CPU: 0:00:00.1  ELAPSED TIME: 0.00  MEM: 267.1M) ***
[06/17 00:38:56     39s] 
[06/17 00:38:56     39s] <CMD> timeDesign -postRoute -reportOnly -outDir pnr_reports/route_opt_timing
[06/17 00:38:56     39s] **WARN: (IMPOPT-3542):	Option '-postRoute' is ignored when used with '-reportOnly'. The two options used are not compatible. To avoid this message just use the '-reportOnly' option alone.
[06/17 00:38:56     39s] *** timeDesign #3 [begin] : totSession cpu/real = 0:00:40.0/0:00:54.8 (0.7), mem = 2273.4M
[06/17 00:38:56     39s] **WARN: (IMPOPT-7232):	"setOptMode -powerEffort low" overrides powerEffort from "setDesignMode -powerEffort none"
[06/17 00:38:56     39s]  Reset EOS DB
[06/17 00:38:56     39s] Ignoring AAE DB Resetting ...
[06/17 00:38:56     39s] All LLGs are deleted
[06/17 00:38:56     39s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:38:56     39s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:38:56     39s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2273.4M, EPOCH TIME: 1750135136.654262
[06/17 00:38:56     39s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2273.4M, EPOCH TIME: 1750135136.654381
[06/17 00:38:56     39s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2273.4M, EPOCH TIME: 1750135136.654569
[06/17 00:38:56     39s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:38:56     39s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:38:56     39s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2273.4M, EPOCH TIME: 1750135136.654843
[06/17 00:38:56     39s] Max number of tech site patterns supported in site array is 256.
[06/17 00:38:56     39s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[06/17 00:38:56     39s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2273.4M, EPOCH TIME: 1750135136.658044
[06/17 00:38:56     39s] After signature check, allow fast init is true, keep pre-filter is true.
[06/17 00:38:56     39s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[06/17 00:38:56     39s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2273.4M, EPOCH TIME: 1750135136.658310
[06/17 00:38:56     39s] Fast DP-INIT is on for default
[06/17 00:38:56     39s] Atter site array init, number of instance map data is 0.
[06/17 00:38:56     39s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.004, REAL:0.004, MEM:2273.4M, EPOCH TIME: 1750135136.658815
[06/17 00:38:56     39s] 
[06/17 00:38:56     39s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[06/17 00:38:56     39s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.005, REAL:0.005, MEM:2273.4M, EPOCH TIME: 1750135136.659233
[06/17 00:38:56     39s] All LLGs are deleted
[06/17 00:38:56     39s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:4).
[06/17 00:38:56     39s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:38:56     39s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2273.4M, EPOCH TIME: 1750135136.660079
[06/17 00:38:56     39s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2273.4M, EPOCH TIME: 1750135136.660186
[06/17 00:38:57     40s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 worst 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | default | Reg2Reg |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.172  |  0.172  |  0.260  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   128   |   128   |   128   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      7 (7)       |    -47     |     11 (11)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[06/17 00:38:57     40s] All LLGs are deleted
[06/17 00:38:57     40s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:38:57     40s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:38:57     40s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2020.7M, EPOCH TIME: 1750135137.978147
[06/17 00:38:57     40s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2020.7M, EPOCH TIME: 1750135137.978295
[06/17 00:38:57     40s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2020.7M, EPOCH TIME: 1750135137.978482
[06/17 00:38:57     40s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:38:57     40s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:38:57     40s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2020.7M, EPOCH TIME: 1750135137.978788
[06/17 00:38:57     40s] Max number of tech site patterns supported in site array is 256.
[06/17 00:38:57     40s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[06/17 00:38:57     40s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2020.7M, EPOCH TIME: 1750135137.983146
[06/17 00:38:57     40s] After signature check, allow fast init is true, keep pre-filter is true.
[06/17 00:38:57     40s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[06/17 00:38:57     40s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2020.7M, EPOCH TIME: 1750135137.983467
[06/17 00:38:57     40s] Fast DP-INIT is on for default
[06/17 00:38:57     40s] Atter site array init, number of instance map data is 0.
[06/17 00:38:57     40s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.005, REAL:0.005, MEM:2020.7M, EPOCH TIME: 1750135137.984195
[06/17 00:38:57     40s] 
[06/17 00:38:57     40s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[06/17 00:38:57     40s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.006, REAL:0.006, MEM:2020.7M, EPOCH TIME: 1750135137.984704
[06/17 00:38:57     40s] All LLGs are deleted
[06/17 00:38:57     40s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:4).
[06/17 00:38:57     40s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:38:57     40s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2020.7M, EPOCH TIME: 1750135137.985818
[06/17 00:38:57     40s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2020.7M, EPOCH TIME: 1750135137.985978
[06/17 00:38:57     40s] Density: 25.997%
------------------------------------------------------------------

[06/17 00:38:57     40s] All LLGs are deleted
[06/17 00:38:57     40s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:38:57     40s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:38:57     40s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2020.7M, EPOCH TIME: 1750135137.988987
[06/17 00:38:57     40s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2020.7M, EPOCH TIME: 1750135137.989095
[06/17 00:38:57     40s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2020.7M, EPOCH TIME: 1750135137.989266
[06/17 00:38:57     40s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:38:57     40s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:38:57     40s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2020.7M, EPOCH TIME: 1750135137.989494
[06/17 00:38:57     40s] Max number of tech site patterns supported in site array is 256.
[06/17 00:38:57     40s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[06/17 00:38:57     40s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2020.7M, EPOCH TIME: 1750135137.994193
[06/17 00:38:57     40s] After signature check, allow fast init is true, keep pre-filter is true.
[06/17 00:38:57     40s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[06/17 00:38:57     40s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2020.7M, EPOCH TIME: 1750135137.994508
[06/17 00:38:57     40s] Fast DP-INIT is on for default
[06/17 00:38:57     40s] Atter site array init, number of instance map data is 0.
[06/17 00:38:57     40s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.006, REAL:0.006, MEM:2020.7M, EPOCH TIME: 1750135137.995221
[06/17 00:38:57     40s] 
[06/17 00:38:57     40s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[06/17 00:38:57     40s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.006, REAL:0.006, MEM:2020.7M, EPOCH TIME: 1750135137.995758
[06/17 00:38:57     40s] All LLGs are deleted
[06/17 00:38:57     40s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:4).
[06/17 00:38:57     40s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:38:57     40s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2020.7M, EPOCH TIME: 1750135137.996763
[06/17 00:38:57     40s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2020.7M, EPOCH TIME: 1750135137.996920
[06/17 00:38:57     40s] Reported timing to dir pnr_reports/route_opt_timing
[06/17 00:38:57     40s] Total CPU time: 0.22 sec
[06/17 00:38:57     40s] Total Real time: 1.0 sec
[06/17 00:38:57     40s] Total Memory Usage: 2020.742188 Mbytes
[06/17 00:38:58     40s] Reset AAE Options
[06/17 00:38:58     40s] Info: pop threads available for lower-level modules during optimization.
[06/17 00:38:58     40s] *** timeDesign #3 [finish] : cpu/real = 0:00:00.2/0:00:01.4 (0.2), totSession cpu/real = 0:00:40.2/0:00:56.1 (0.7), mem = 2020.7M
[06/17 00:38:58     40s] 
[06/17 00:38:58     40s] =============================================================================================
[06/17 00:38:58     40s]  Final TAT Report : timeDesign #3                                               21.17-s075_1
[06/17 00:38:58     40s] =============================================================================================
[06/17 00:38:58     40s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/17 00:38:58     40s] ---------------------------------------------------------------------------------------------
[06/17 00:38:58     40s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/17 00:38:58     40s] [ OptSummaryReport       ]      1   0:00:00.0  (   2.9 % )     0:00:01.3 /  0:00:00.2    0.2
[06/17 00:38:58     40s] [ DrvReport              ]      1   0:00:01.2  (  85.5 % )     0:00:01.2 /  0:00:00.0    0.0
[06/17 00:38:58     40s] [ TimingUpdate           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/17 00:38:58     40s] [ TimingReport           ]      1   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    0.6
[06/17 00:38:58     40s] [ GenerateReports        ]      1   0:00:00.1  (   9.6 % )     0:00:00.1 /  0:00:00.1    1.0
[06/17 00:38:58     40s] [ MISC                   ]          0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.9
[06/17 00:38:58     40s] ---------------------------------------------------------------------------------------------
[06/17 00:38:58     40s]  timeDesign #3 TOTAL                0:00:01.4  ( 100.0 % )     0:00:01.4 /  0:00:00.2    0.2
[06/17 00:38:58     40s] ---------------------------------------------------------------------------------------------
[06/17 00:38:58     40s] 
[06/17 00:38:58     40s] <CMD> report_timing -max_paths 100 -path_group Reg2Reg > pnr_reports/route_opt_timing.rpt.gz
[06/17 00:38:58     40s] <CMD> defOut pnr_out/route.def -routing
[06/17 00:38:58     40s] Writing DEF file 'pnr_out/route.def', current time is Tue Jun 17 00:38:58 2025 ...
[06/17 00:38:58     40s] unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
[06/17 00:38:58     40s] DEF file 'pnr_out/route.def' is written, current time is Tue Jun 17 00:38:58 2025 ...
[06/17 00:38:58     40s] <CMD> fit
[06/17 00:38:58     40s] <CMD> createSnapshot -dir pnr_out -name pnr_result
[06/17 00:38:58     40s] <CMD> set_default_switching_activity -input_activity 0.2 -seq_activity 0.1
[06/17 00:38:58     40s] <CMD> propagate_activity
[06/17 00:38:58     40s] clk(1000MHz) <CMD> set_power_output_dir pnr_reports/route_opt_power
[06/17 00:38:58     40s] <CMD> report_power -cap -pg_net -format=detailed -outfile design.rpt.gz
[06/17 00:38:58     40s] env CDS_WORKAREA is set to /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0
[06/17 00:38:58     40s] 
[06/17 00:38:58     40s] Power Net Detected:
[06/17 00:38:58     40s]         Voltage	    Name
[06/17 00:38:58     40s]              0V	    VSS
[06/17 00:38:58     40s]           0.95V	    VDD
[06/17 00:38:58     40s] 
[06/17 00:38:58     40s] Begin Power Analysis
[06/17 00:38:58     40s] 
[06/17 00:38:58     40s]              0V	    VSS
[06/17 00:38:58     40s]           0.95V	    VDD
[06/17 00:38:58     40s] Begin Processing Timing Library for Power Calculation
[06/17 00:38:58     40s] 
[06/17 00:38:58     40s] Begin Processing Timing Library for Power Calculation
[06/17 00:38:58     40s] 
[06/17 00:38:58     40s] 
[06/17 00:38:58     40s] 
[06/17 00:38:58     40s] Begin Processing Power Net/Grid for Power Calculation
[06/17 00:38:58     40s] 
[06/17 00:38:58     40s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1604.56MB/3374.22MB/1604.56MB)
[06/17 00:38:58     40s] 
[06/17 00:38:58     40s] Begin Processing Timing Window Data for Power Calculation
[06/17 00:38:58     40s] 
[06/17 00:38:58     40s] clk(1000MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1604.56MB/3374.22MB/1604.56MB)
[06/17 00:38:58     40s] 
[06/17 00:38:58     40s] Begin Processing User Attributes
[06/17 00:38:58     40s] 
[06/17 00:38:58     40s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1604.56MB/3374.22MB/1604.56MB)
[06/17 00:38:58     40s] 
[06/17 00:38:58     40s] Begin Processing Signal Activity
[06/17 00:38:58     40s] 
[06/17 00:38:58     40s] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1604.56MB/3374.22MB/1604.56MB)
[06/17 00:38:58     40s] 
[06/17 00:38:58     40s] Begin Power Computation
[06/17 00:38:58     40s] 
[06/17 00:38:58     40s]       ----------------------------------------------------------
[06/17 00:38:58     40s]       # of cell(s) missing both power/leakage table: 0
[06/17 00:38:58     40s]       # of cell(s) missing power table: 0
[06/17 00:38:58     40s]       # of cell(s) missing leakage table: 0
[06/17 00:38:58     40s]       ----------------------------------------------------------
[06/17 00:38:58     40s] 
[06/17 00:38:58     40s] 
[06/17 00:38:58     40s]       # of MSMV cell(s) missing power_level: 0
[06/17 00:38:58     40s] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1604.94MB/3374.22MB/1604.94MB)
[06/17 00:38:58     40s] 
[06/17 00:38:58     40s] Begin Processing User Attributes
[06/17 00:38:58     40s] 
[06/17 00:38:58     40s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1604.94MB/3374.22MB/1604.94MB)
[06/17 00:38:58     40s] 
[06/17 00:38:58     40s] Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1604.94MB/3374.22MB/1604.94MB)
[06/17 00:38:58     40s] 
[06/17 00:38:58     40s] *



[06/17 00:38:58     40s] Total Power
[06/17 00:38:58     40s] -----------------------------------------------------------------------------------------
[06/17 00:38:58     40s] Total Internal Power:        0.58394117 	   71.5374%
[06/17 00:38:58     40s] Total Switching Power:       0.21736925 	   26.6294%
[06/17 00:38:58     40s] Total Leakage Power:         0.01496374 	    1.8332%
[06/17 00:38:58     40s] Total Power:                 0.81627416
[06/17 00:38:58     40s] -----------------------------------------------------------------------------------------
[06/17 00:38:58     40s] <CMD> report_power -clock_network all -outfile clock.rpt.gz
[06/17 00:38:58     40s] env CDS_WORKAREA is set to /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0
[06/17 00:38:58     40s] *



[06/17 00:38:58     40s] Total Power
[06/17 00:38:58     40s] -----------------------------------------------------------------------------------------
[06/17 00:38:58     40s] Total Internal Power:        0.58394117 	   71.5374%
[06/17 00:38:58     40s] Total Switching Power:       0.21736925 	   26.6294%
[06/17 00:38:58     40s] Total Leakage Power:         0.01496374 	    1.8332%
[06/17 00:38:58     40s] Total Power:                 0.81627416
[06/17 00:38:58     40s] -----------------------------------------------------------------------------------------
[06/17 00:38:59     40s] <CMD> setExtractRCMode -engine postRoute -effortLevel low -coupled true -total_c_th 0.0
[06/17 00:38:59     40s] Closing parasitic data file '/tmp/innovus_temp_3955556_hl279-cmp-00.egr.duke.edu_yl996_PZGrdJ/des3_3955556_hJfryY.rcdb.d': 500 access done (mem: 2022.742M)
[06/17 00:38:59     40s] **WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[06/17 00:38:59     40s] Type 'man IMPEXT-3493' for more detail.
[06/17 00:38:59     40s] <CMD> extractRC
[06/17 00:38:59     40s] Extraction called for design 'des3' of instances=429 and nets=1947 using extraction engine 'postRoute' at effort level 'low' .
[06/17 00:38:59     40s] PostRoute (effortLevel low) RC Extraction called for design des3.
[06/17 00:38:59     40s] RC Extraction called in multi-corner(1) mode.
[06/17 00:38:59     40s] Process corner(s) are loaded.
[06/17 00:38:59     40s]  Corner: default
[06/17 00:38:59     40s] extractDetailRC Option : -outfile /tmp/innovus_temp_3955556_hl279-cmp-00.egr.duke.edu_yl996_PZGrdJ/des3_3955556_hJfryY.rcdb.d -maxResLength 200  -extended
[06/17 00:38:59     40s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[06/17 00:38:59     40s]       RC Corner Indexes            0   
[06/17 00:38:59     40s] Capacitance Scaling Factor   : 1.00000 
[06/17 00:38:59     40s] Coupling Cap. Scaling Factor : 1.00000 
[06/17 00:38:59     40s] Resistance Scaling Factor    : 1.00000 
[06/17 00:38:59     40s] Clock Cap. Scaling Factor    : 1.00000 
[06/17 00:38:59     40s] Clock Res. Scaling Factor    : 1.00000 
[06/17 00:38:59     40s] Shrink Factor                : 1.00000
[06/17 00:38:59     40s] 
[06/17 00:38:59     40s] Trim Metal Layers:
[06/17 00:38:59     40s] LayerId::1 widthSet size::4
[06/17 00:38:59     40s] LayerId::2 widthSet size::4
[06/17 00:38:59     40s] LayerId::3 widthSet size::4
[06/17 00:38:59     40s] LayerId::4 widthSet size::4
[06/17 00:38:59     40s] LayerId::5 widthSet size::4
[06/17 00:38:59     40s] LayerId::6 widthSet size::4
[06/17 00:38:59     40s] LayerId::7 widthSet size::4
[06/17 00:38:59     40s] LayerId::8 widthSet size::4
[06/17 00:38:59     40s] LayerId::9 widthSet size::4
[06/17 00:38:59     40s] LayerId::10 widthSet size::3
[06/17 00:38:59     40s] eee: pegSigSF::1.070000
[06/17 00:38:59     40s] Initializing multi-corner capacitance tables ... 
[06/17 00:38:59     40s] Initializing multi-corner resistance tables ...
[06/17 00:38:59     40s] eee: l::1 avDens::0.134261 usedTrk::335.652430 availTrk::2500.000000 sigTrk::335.652430
[06/17 00:39:00     40s] eee: l::2 avDens::0.120953 usedTrk::213.896143 availTrk::1768.421053 sigTrk::213.896143
[06/17 00:39:00     40s] eee: l::3 avDens::0.129873 usedTrk::311.694465 availTrk::2400.000000 sigTrk::311.694465
[06/17 00:39:00     40s] eee: l::4 avDens::0.032505 usedTrk::30.879464 availTrk::950.000000 sigTrk::30.879464
[06/17 00:39:00     40s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[06/17 00:39:00     40s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[06/17 00:39:00     40s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[06/17 00:39:00     40s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[06/17 00:39:00     40s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[06/17 00:39:00     40s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[06/17 00:39:00     40s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.975668 uaWlH=0.006932 aWlH=0.000000 lMod=0 pMax=0.810000 pMod=83 wcR=0.535700 newSi=0.001600 wHLS=1.339250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[06/17 00:39:00     40s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2015.7M)
[06/17 00:39:00     40s] Creating parasitic data file '/tmp/innovus_temp_3955556_hl279-cmp-00.egr.duke.edu_yl996_PZGrdJ/des3_3955556_hJfryY.rcdb.d' for storing RC.
[06/17 00:39:00     40s] Extracted 10.0617% (CPU Time= 0:00:00.2  MEM= 2064.1M)
[06/17 00:39:00     40s] Extracted 20.0584% (CPU Time= 0:00:00.2  MEM= 2088.1M)
[06/17 00:39:00     40s] Extracted 30.0552% (CPU Time= 0:00:00.2  MEM= 2088.1M)
[06/17 00:39:00     40s] Extracted 40.0519% (CPU Time= 0:00:00.2  MEM= 2088.1M)
[06/17 00:39:00     40s] Extracted 50.0487% (CPU Time= 0:00:00.2  MEM= 2088.1M)
[06/17 00:39:00     40s] Extracted 60.0454% (CPU Time= 0:00:00.2  MEM= 2088.1M)
[06/17 00:39:00     40s] Extracted 70.0422% (CPU Time= 0:00:00.2  MEM= 2088.1M)
[06/17 00:39:00     40s] Extracted 80.0389% (CPU Time= 0:00:00.2  MEM= 2088.1M)
[06/17 00:39:00     40s] Extracted 90.0357% (CPU Time= 0:00:00.2  MEM= 2088.1M)
[06/17 00:39:00     40s] Extracted 100% (CPU Time= 0:00:00.2  MEM= 2088.1M)
[06/17 00:39:00     40s] Number of Extracted Resistors     : 5983
[06/17 00:39:00     40s] Number of Extracted Ground Cap.   : 6482
[06/17 00:39:00     40s] Number of Extracted Coupling Cap. : 19224
[06/17 00:39:00     40s] Opening parasitic data file '/tmp/innovus_temp_3955556_hl279-cmp-00.egr.duke.edu_yl996_PZGrdJ/des3_3955556_hJfryY.rcdb.d' for reading (mem: 2064.055M)
[06/17 00:39:00     40s] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[06/17 00:39:00     40s]  Corner: default
[06/17 00:39:00     40s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2064.1M)
[06/17 00:39:00     40s] Creating parasitic data file '/tmp/innovus_temp_3955556_hl279-cmp-00.egr.duke.edu_yl996_PZGrdJ/des3_3955556_hJfryY.rcdb_Filter.rcdb.d' for storing RC.
[06/17 00:39:00     40s] Closing parasitic data file '/tmp/innovus_temp_3955556_hl279-cmp-00.egr.duke.edu_yl996_PZGrdJ/des3_3955556_hJfryY.rcdb.d': 500 access done (mem: 2064.055M)
[06/17 00:39:00     40s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2064.055M)
[06/17 00:39:00     40s] Opening parasitic data file '/tmp/innovus_temp_3955556_hl279-cmp-00.egr.duke.edu_yl996_PZGrdJ/des3_3955556_hJfryY.rcdb.d' for reading (mem: 2064.055M)
[06/17 00:39:00     40s] processing rcdb (/tmp/innovus_temp_3955556_hl279-cmp-00.egr.duke.edu_yl996_PZGrdJ/des3_3955556_hJfryY.rcdb.d) for hinst (top) of cell (des3);
[06/17 00:39:00     40s] Closing parasitic data file '/tmp/innovus_temp_3955556_hl279-cmp-00.egr.duke.edu_yl996_PZGrdJ/des3_3955556_hJfryY.rcdb.d': 0 access done (mem: 2064.055M)
[06/17 00:39:00     40s] Lumped Parasitic Loading Completed (total cpu=0:00:00.3, real=0:00:00.0, current mem=2064.055M)
[06/17 00:39:00     40s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:01.0  MEM: 2064.055M)
[06/17 00:39:00     40s] <CMD> rcOut -spef pnr_out/RC.spef.gz
[06/17 00:39:00     40s] Opening parasitic data file '/tmp/innovus_temp_3955556_hl279-cmp-00.egr.duke.edu_yl996_PZGrdJ/des3_3955556_hJfryY.rcdb.d' for reading (mem: 2046.328M)
[06/17 00:39:00     40s] RC Out has the following PVT Info:
[06/17 00:39:00     40s]    RC-typical 
[06/17 00:39:00     40s] Dumping Spef file.....
[06/17 00:39:00     40s] Printing D_NET...
[06/17 00:39:01     41s] RC Out from RCDB Completed (CPU Time= 0:00:00.1  MEM= 2046.3M)
[06/17 00:39:01     41s] Closing parasitic data file '/tmp/innovus_temp_3955556_hl279-cmp-00.egr.duke.edu_yl996_PZGrdJ/des3_3955556_hJfryY.rcdb.d': 500 access done (mem: 2046.328M)
[06/17 00:39:01     41s] <CMD> summaryReport -outfile pnr_reports/route_summary.rpt
[06/17 00:39:01     41s] Start to collect the design information.
[06/17 00:39:01     41s] Build netlist information for Cell des3.
[06/17 00:39:01     41s] Finished collecting the design information.
[06/17 00:39:01     41s] Generating standard cells used in the design report.
[06/17 00:39:01     41s] Analyze library ... 
[06/17 00:39:01     41s] Analyze netlist ... 
[06/17 00:39:01     41s] Generate no-driven nets information report.
[06/17 00:39:01     41s] Analyze timing ... 
[06/17 00:39:01     41s] Analyze floorplan/placement ... 
[06/17 00:39:01     41s] All LLGs are deleted
[06/17 00:39:01     41s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:39:01     41s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:39:01     41s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2046.3M, EPOCH TIME: 1750135141.881426
[06/17 00:39:01     41s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2046.3M, EPOCH TIME: 1750135141.881573
[06/17 00:39:01     41s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2046.3M, EPOCH TIME: 1750135141.881815
[06/17 00:39:01     41s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:39:01     41s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:39:01     41s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2046.3M, EPOCH TIME: 1750135141.882147
[06/17 00:39:01     41s] Max number of tech site patterns supported in site array is 256.
[06/17 00:39:01     41s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[06/17 00:39:01     41s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2046.3M, EPOCH TIME: 1750135141.885457
[06/17 00:39:01     41s] After signature check, allow fast init is true, keep pre-filter is true.
[06/17 00:39:01     41s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[06/17 00:39:01     41s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2046.3M, EPOCH TIME: 1750135141.885738
[06/17 00:39:01     41s] Fast DP-INIT is on for default
[06/17 00:39:01     41s] Atter site array init, number of instance map data is 0.
[06/17 00:39:01     41s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.004, REAL:0.004, MEM:2046.3M, EPOCH TIME: 1750135141.886159
[06/17 00:39:01     41s] 
[06/17 00:39:01     41s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[06/17 00:39:01     41s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.005, REAL:0.005, MEM:2046.3M, EPOCH TIME: 1750135141.886661
[06/17 00:39:01     41s] All LLGs are deleted
[06/17 00:39:01     41s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:4).
[06/17 00:39:01     41s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:39:01     41s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2046.3M, EPOCH TIME: 1750135141.887633
[06/17 00:39:01     41s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2046.3M, EPOCH TIME: 1750135141.887736
[06/17 00:39:01     41s] Analysis Routing ...
[06/17 00:39:01     41s] Report saved in file pnr_reports/route_summary.rpt
[06/17 00:39:01     41s] <CMD> saveDesign pnr_save/route_opt.enc
[06/17 00:39:01     41s] The in-memory database contained RC information but was not saved. To save 
[06/17 00:39:01     41s] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[06/17 00:39:01     41s] so it should only be saved when it is really desired.
[06/17 00:39:01     41s] #% Begin save design ... (date=06/17 00:39:01, mem=1559.6M)
[06/17 00:39:01     41s] % Begin Save ccopt configuration ... (date=06/17 00:39:01, mem=1559.6M)
[06/17 00:39:01     41s] % End Save ccopt configuration ... (date=06/17 00:39:01, total cpu=0:00:00.0, real=0:00:00.0, peak res=1560.0M, current mem=1560.0M)
[06/17 00:39:02     41s] % Begin Save netlist data ... (date=06/17 00:39:01, mem=1560.0M)
[06/17 00:39:02     41s] Writing Binary DB to pnr_save/route_opt.enc.dat/des3.v.bin in single-threaded mode...
[06/17 00:39:02     41s] % End Save netlist data ... (date=06/17 00:39:02, total cpu=0:00:00.0, real=0:00:00.0, peak res=1560.0M, current mem=1560.0M)
[06/17 00:39:02     41s] Saving symbol-table file ...
[06/17 00:39:02     41s] Saving congestion map file pnr_save/route_opt.enc.dat/des3.route.congmap.gz ...
[06/17 00:39:02     41s] % Begin Save AAE data ... (date=06/17 00:39:02, mem=1560.2M)
[06/17 00:39:02     41s] Saving AAE Data ...
[06/17 00:39:02     41s] % End Save AAE data ... (date=06/17 00:39:02, total cpu=0:00:00.0, real=0:00:00.0, peak res=1560.2M, current mem=1560.2M)
[06/17 00:39:02     41s] **WARN: (IMPCTE-104):	The constraint mode of this inactive view 'normal' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
[06/17 00:39:02     41s] Type 'man IMPCTE-104' for more detail.
[06/17 00:39:02     41s] Saving preference file pnr_save/route_opt.enc.dat/gui.pref.tcl ...
[06/17 00:39:02     41s] Saving mode setting ...
[06/17 00:39:02     41s] Saving global file ...
[06/17 00:39:02     41s] % Begin Save floorplan data ... (date=06/17 00:39:02, mem=1567.8M)
[06/17 00:39:02     41s] Saving floorplan file ...
[06/17 00:39:02     41s] Convert 0 swires and 0 svias from compressed groups
[06/17 00:39:02     41s] % End Save floorplan data ... (date=06/17 00:39:02, total cpu=0:00:00.0, real=0:00:00.0, peak res=1567.8M, current mem=1567.8M)
[06/17 00:39:02     41s] Saving PG file pnr_save/route_opt.enc.dat/des3.pg.gz, version#2, (Created by Innovus v21.17-s075_1 on Tue Jun 17 00:39:02 2025)
[06/17 00:39:02     41s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1998.9M) ***
[06/17 00:39:02     41s] Saving Drc markers ...
[06/17 00:39:03     41s] ... 14 markers are saved ...
[06/17 00:39:03     41s] ... 14 geometry drc markers are saved ...
[06/17 00:39:03     41s] ... 0 antenna drc markers are saved ...
[06/17 00:39:03     41s] % Begin Save placement data ... (date=06/17 00:39:03, mem=1567.8M)
[06/17 00:39:03     41s] ** Saving stdCellPlacement_binary (version# 2) ...
[06/17 00:39:03     41s] Save Adaptive View Pruning View Names to Binary file
[06/17 00:39:03     41s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2001.9M) ***
[06/17 00:39:03     41s] % End Save placement data ... (date=06/17 00:39:03, total cpu=0:00:00.0, real=0:00:00.0, peak res=1567.8M, current mem=1567.8M)
[06/17 00:39:03     41s] % Begin Save routing data ... (date=06/17 00:39:03, mem=1567.8M)
[06/17 00:39:03     41s] Saving route file ...
[06/17 00:39:03     41s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1998.9M) ***
[06/17 00:39:03     41s] % End Save routing data ... (date=06/17 00:39:03, total cpu=0:00:00.0, real=0:00:00.0, peak res=1567.9M, current mem=1567.9M)
[06/17 00:39:03     41s] Saving property file pnr_save/route_opt.enc.dat/des3.prop
[06/17 00:39:03     41s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2001.9M) ***
[06/17 00:39:03     41s] #Saving pin access data to file pnr_save/route_opt.enc.dat/des3.apa ...
[06/17 00:39:03     41s] #
[06/17 00:39:03     41s] % Begin Save power constraints data ... (date=06/17 00:39:03, mem=1567.9M)
[06/17 00:39:03     41s] % End Save power constraints data ... (date=06/17 00:39:03, total cpu=0:00:00.0, real=0:00:00.0, peak res=1567.9M, current mem=1567.9M)
[06/17 00:39:06     42s] Generated self-contained design route_opt.enc.dat
[06/17 00:39:06     42s] #% End save design ... (date=06/17 00:39:06, total cpu=0:00:01.0, real=0:00:05.0, peak res=1567.9M, current mem=1567.8M)
[06/17 00:39:06     42s] 
[06/17 00:39:06     42s] *** Summary of all messages that are not suppressed in this session:
[06/17 00:39:06     42s] Severity  ID               Count  Summary                                  
[06/17 00:39:06     42s] WARNING   IMPCTE-104           1  The constraint mode of this inactive vie...
[06/17 00:39:06     42s] *** Message Summary: 1 warning(s), 0 error(s)
[06/17 00:39:06     42s] 
[06/17 00:39:06     42s] 
[06/17 00:39:06     42s] *** Memory Usage v#1 (Current mem = 1988.875M, initial mem = 494.906M) ***
[06/17 00:39:06     42s] 
[06/17 00:39:06     42s] *** Summary of all messages that are not suppressed in this session:
[06/17 00:39:06     42s] Severity  ID               Count  Summary                                  
[06/17 00:39:06     42s] ERROR     IMPLF-82         96866  %s is not on Manufacturing Grid. This is...
[06/17 00:39:06     42s] WARNING   IMPEXT-3493          1  The design extraction status has been re...
[06/17 00:39:06     42s] WARNING   IMPOPT-3602          2  The specified path group name %s is not ...
[06/17 00:39:06     42s] WARNING   IMPOPT-7232          3  "setOptMode -powerEffort %s" overrides p...
[06/17 00:39:06     42s] WARNING   IMPOPT-3542          1  Option '%s' is ignored when used with '%...
[06/17 00:39:06     42s] WARNING   IMPTR-151            1  Command %s is obsolete.  Although it sti...
[06/17 00:39:06     42s] WARNING   NRIG-1303            1  The congestion map does not match the GC...
[06/17 00:39:06     42s] WARNING   NRIG-100             2  Ignoring auto generated timing constrain...
[06/17 00:39:06     42s] WARNING   IMPCTE-104           3  The constraint mode of this inactive vie...
[06/17 00:39:06     42s] WARNING   IMPCTE-107           1  The following globals have been obsolete...
[06/17 00:39:06     42s] WARNING   TECHLIB-606        108  An inconsistency was found during interp...
[06/17 00:39:06     42s] *** Message Summary: 123 warning(s), 96866 error(s)
[06/17 00:39:06     42s] 
[06/17 00:39:06     42s] --- Ending "Innovus" (totcpu=0:00:42.1, real=0:01:10, mem=1988.9M) ---
