{ "Info" "IFLOW_ASSIGNMENT_CHANGED_BASE" "" "Detected changes in Quartus Prime Settings File (.qsf)." { { "Info" "IFLOW_ASSIGNMENT_DELETED" "WEAK_PULL_UP_RESISTOR ON " "Assignment WEAK_PULL_UP_RESISTOR with value ON has been deleted." {  } {  } 0 293030 "Assignment %1!s! with value %2!s! has been deleted." 0 0 "Design Software" 0 -1 1592753735828 ""} { "Info" "IFLOW_ASSIGNMENT_DELETED" "WEAK_PULL_UP_RESISTOR ON " "Assignment WEAK_PULL_UP_RESISTOR with value ON has been deleted." {  } {  } 0 293030 "Assignment %1!s! with value %2!s! has been deleted." 0 0 "Design Software" 0 -1 1592753735828 ""}  } {  } 0 293031 "Detected changes in Quartus Prime Settings File (.qsf)." 0 0 "Design Software" 0 -1 1592753735828 ""}
{ "Info" "IFLOW_ASSIGNMENT_CHANGED_BASE" "" "Detected changes in Quartus Prime Settings File (.qsf)." { { "Info" "IFLOW_ASSIGNMENT_DELETED" "WEAK_PULL_UP_RESISTOR ON " "Assignment WEAK_PULL_UP_RESISTOR with value ON has been deleted." {  } {  } 0 293030 "Assignment %1!s! with value %2!s! has been deleted." 0 0 "Design Software" 0 -1 1592753735972 ""} { "Info" "IFLOW_ASSIGNMENT_DELETED" "WEAK_PULL_UP_RESISTOR ON " "Assignment WEAK_PULL_UP_RESISTOR with value ON has been deleted." {  } {  } 0 293030 "Assignment %1!s! with value %2!s! has been deleted." 0 0 "Design Software" 0 -1 1592753735972 ""}  } {  } 0 293031 "Detected changes in Quartus Prime Settings File (.qsf)." 0 0 "Design Software" 0 -1 1592753735972 ""}
{ "Info" "IFLOW_ASSIGNMENT_CHANGED_BASE" "" "Detected changes in Quartus Prime Settings File (.qsf)." { { "Info" "IFLOW_ASSIGNMENT_DELETED" "WEAK_PULL_UP_RESISTOR ON " "Assignment WEAK_PULL_UP_RESISTOR with value ON has been deleted." {  } {  } 0 293030 "Assignment %1!s! with value %2!s! has been deleted." 0 0 "Design Software" 0 -1 1592753736105 ""} { "Info" "IFLOW_ASSIGNMENT_DELETED" "WEAK_PULL_UP_RESISTOR ON " "Assignment WEAK_PULL_UP_RESISTOR with value ON has been deleted." {  } {  } 0 293030 "Assignment %1!s! with value %2!s! has been deleted." 0 0 "Design Software" 0 -1 1592753736105 ""}  } {  } 0 293031 "Detected changes in Quartus Prime Settings File (.qsf)." 0 0 "Design Software" 0 -1 1592753736105 ""}
{ "Info" "IFLOW_NO_RECOMPILE_NEEDED" "Analysis & Synthesis " "Smart recompilation skipped module Analysis & Synthesis because it is not required" {  } {  } 0 293003 "Smart recompilation skipped module %1!s! because it is not required" 0 0 "Design Software" 0 -1 1592753736153 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1592753737253 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1592753737260 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 21 11:35:36 2020 " "Processing started: Sun Jun 21 11:35:36 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1592753737260 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1592753737260 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=on --write_settings_files=off m6809_vga_16K -c Microcomputer " "Command: quartus_fit --read_settings_files=on --write_settings_files=off m6809_vga_16K -c Microcomputer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1592753737260 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1592753737518 ""}
{ "Info" "0" "" "Project  = m6809_vga_16K" {  } {  } 0 0 "Project  = m6809_vga_16K" 0 0 "Fitter" 0 0 1592753737518 ""}
{ "Info" "0" "" "Revision = Microcomputer" {  } {  } 0 0 "Revision = Microcomputer" 0 0 "Fitter" 0 0 1592753737518 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1592753738450 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Microcomputer EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"Microcomputer\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1592753738486 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1592753738558 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1592753738558 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1592753738742 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1592753738756 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1592753738845 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1592753738845 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1592753738845 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1592753738845 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP4CE6/M6809_VGA_PS2_IntRAM(16K)/" { { 0 { 0 ""} 0 7554 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1592753738854 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP4CE6/M6809_VGA_PS2_IntRAM(16K)/" { { 0 { 0 ""} 0 7556 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1592753738854 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP4CE6/M6809_VGA_PS2_IntRAM(16K)/" { { 0 { 0 ""} 0 7558 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1592753738854 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP4CE6/M6809_VGA_PS2_IntRAM(16K)/" { { 0 { 0 ""} 0 7560 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1592753738854 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP4CE6/M6809_VGA_PS2_IntRAM(16K)/" { { 0 { 0 ""} 0 7562 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1592753738854 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1592753738854 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1592753738860 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1592753738913 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Microcomputer.sdc " "Synopsys Design Constraints File file not found: 'Microcomputer.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1592753739941 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1592753739942 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: w_n_ACIACS~5  from: datac  to: combout " "Cell: w_n_ACIACS~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592753739967 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: w_n_VDUCS~1  from: datac  to: combout " "Cell: w_n_VDUCS~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592753739967 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1592753739967 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1592753739987 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1592753739989 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1592753739991 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "i_clk_50~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node i_clk_50~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1592753740492 ""}  } { { "Microcomputer.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP4CE6/M6809_VGA_PS2_IntRAM(16K)/Microcomputer.vhd" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP4CE6/M6809_VGA_PS2_IntRAM(16K)/" { { 0 { 0 ""} 0 7537 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1592753740492 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "w_cpuClock  " "Automatically promoted node w_cpuClock " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1592753740492 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu09:cpu1\|iv\[0\] " "Destination node cpu09:cpu1\|iv\[0\]" {  } { { "../../MultiComp (VHDL Template)/Components/CPU/M6809/cpu09l.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/M6809/cpu09l.vhd" 520 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP4CE6/M6809_VGA_PS2_IntRAM(16K)/" { { 0 { 0 ""} 0 885 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1592753740492 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu09:cpu1\|iv\[1\] " "Destination node cpu09:cpu1\|iv\[1\]" {  } { { "../../MultiComp (VHDL Template)/Components/CPU/M6809/cpu09l.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/M6809/cpu09l.vhd" 520 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP4CE6/M6809_VGA_PS2_IntRAM(16K)/" { { 0 { 0 ""} 0 1047 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1592753740492 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu09:cpu1\|iv\[2\] " "Destination node cpu09:cpu1\|iv\[2\]" {  } { { "../../MultiComp (VHDL Template)/Components/CPU/M6809/cpu09l.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/M6809/cpu09l.vhd" 520 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP4CE6/M6809_VGA_PS2_IntRAM(16K)/" { { 0 { 0 ""} 0 1048 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1592753740492 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu09:cpu1\|pc\[1\] " "Destination node cpu09:cpu1\|pc\[1\]" {  } { { "../../MultiComp (VHDL Template)/Components/CPU/M6809/cpu09l.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/M6809/cpu09l.vhd" 553 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP4CE6/M6809_VGA_PS2_IntRAM(16K)/" { { 0 { 0 ""} 0 1032 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1592753740492 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu09:cpu1\|pc\[2\] " "Destination node cpu09:cpu1\|pc\[2\]" {  } { { "../../MultiComp (VHDL Template)/Components/CPU/M6809/cpu09l.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/M6809/cpu09l.vhd" 553 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP4CE6/M6809_VGA_PS2_IntRAM(16K)/" { { 0 { 0 ""} 0 1033 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1592753740492 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu09:cpu1\|pc\[3\] " "Destination node cpu09:cpu1\|pc\[3\]" {  } { { "../../MultiComp (VHDL Template)/Components/CPU/M6809/cpu09l.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/M6809/cpu09l.vhd" 553 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP4CE6/M6809_VGA_PS2_IntRAM(16K)/" { { 0 { 0 ""} 0 1034 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1592753740492 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu09:cpu1\|pc\[4\] " "Destination node cpu09:cpu1\|pc\[4\]" {  } { { "../../MultiComp (VHDL Template)/Components/CPU/M6809/cpu09l.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/M6809/cpu09l.vhd" 553 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP4CE6/M6809_VGA_PS2_IntRAM(16K)/" { { 0 { 0 ""} 0 1035 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1592753740492 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu09:cpu1\|pc\[5\] " "Destination node cpu09:cpu1\|pc\[5\]" {  } { { "../../MultiComp (VHDL Template)/Components/CPU/M6809/cpu09l.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/M6809/cpu09l.vhd" 553 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP4CE6/M6809_VGA_PS2_IntRAM(16K)/" { { 0 { 0 ""} 0 1036 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1592753740492 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu09:cpu1\|pc\[6\] " "Destination node cpu09:cpu1\|pc\[6\]" {  } { { "../../MultiComp (VHDL Template)/Components/CPU/M6809/cpu09l.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/M6809/cpu09l.vhd" 553 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP4CE6/M6809_VGA_PS2_IntRAM(16K)/" { { 0 { 0 ""} 0 1037 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1592753740492 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu09:cpu1\|pc\[7\] " "Destination node cpu09:cpu1\|pc\[7\]" {  } { { "../../MultiComp (VHDL Template)/Components/CPU/M6809/cpu09l.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/M6809/cpu09l.vhd" 553 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP4CE6/M6809_VGA_PS2_IntRAM(16K)/" { { 0 { 0 ""} 0 1038 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1592753740492 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1592753740492 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1592753740492 ""}  } { { "Microcomputer.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP4CE6/M6809_VGA_PS2_IntRAM(16K)/Microcomputer.vhd" 92 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP4CE6/M6809_VGA_PS2_IntRAM(16K)/" { { 0 { 0 ""} 0 1772 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1592753740492 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "comb~0  " "Automatically promoted node comb~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1592753740493 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP4CE6/M6809_VGA_PS2_IntRAM(16K)/" { { 0 { 0 ""} 0 1846 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1592753740493 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "comb~1  " "Automatically promoted node comb~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1592753740493 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bufferedUART:ACIA\|process_1~0 " "Destination node bufferedUART:ACIA\|process_1~0" {  } { { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP4CE6/M6809_VGA_PS2_IntRAM(16K)/" { { 0 { 0 ""} 0 3749 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1592753740493 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1592753740493 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP4CE6/M6809_VGA_PS2_IntRAM(16K)/" { { 0 { 0 ""} 0 1847 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1592753740493 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "comb~2  " "Automatically promoted node comb~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1592753740493 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP4CE6/M6809_VGA_PS2_IntRAM(16K)/" { { 0 { 0 ""} 0 1848 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1592753740493 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "comb~3  " "Automatically promoted node comb~3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1592753740493 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SBCTextDisplayRGB:vdu\|process_2~0 " "Destination node SBCTextDisplayRGB:vdu\|process_2~0" {  } { { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP4CE6/M6809_VGA_PS2_IntRAM(16K)/" { { 0 { 0 ""} 0 5857 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1592753740493 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1592753740493 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP4CE6/M6809_VGA_PS2_IntRAM(16K)/" { { 0 { 0 ""} 0 1849 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1592753740493 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1592753741055 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1592753741058 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1592753741059 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1592753741063 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1592753741069 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1592753741074 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1592753741074 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1592753741077 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1592753741296 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1592753741301 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1592753741301 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1592753741425 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1592753741447 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1592753742265 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1592753743294 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1592753743334 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1592753749966 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:07 " "Fitter placement operations ending: elapsed time is 00:00:07" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1592753749966 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1592753750850 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "6e+02 ns 2.0% " "6e+02 ns of routing delay (approximately 2.0% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1592753754427 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "13 " "Router estimated average interconnect usage is 13% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "34 X23_Y12 X34_Y24 " "Router estimated peak interconnect usage is 34% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24" {  } { { "loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP4CE6/M6809_VGA_PS2_IntRAM(16K)/" { { 1 { 0 "Router estimated peak interconnect usage is 34% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24"} { { 12 { 0 ""} 23 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1592753755874 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1592753755874 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1592753780649 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1592753780649 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:29 " "Fitter routing operations ending: elapsed time is 00:00:29" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1592753780654 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 4.74 " "Total time spent on timing analysis during the Fitter is 4.74 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1592753780900 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1592753780927 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1592753781520 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1592753781521 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1592753782466 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1592753784106 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "17 Cyclone IV E " "17 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_ps2Clk 3.3-V LVTTL 11 " "Pin i_ps2Clk uses I/O standard 3.3-V LVTTL at 11" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { i_ps2Clk } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i_ps2Clk" } } } } { "Microcomputer.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP4CE6/M6809_VGA_PS2_IntRAM(16K)/Microcomputer.vhd" 56 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP4CE6/M6809_VGA_PS2_IntRAM(16K)/" { { 0 { 0 ""} 0 87 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1592753784526 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_ps2Data 3.3-V LVTTL 10 " "Pin i_ps2Data uses I/O standard 3.3-V LVTTL at 10" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { i_ps2Data } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i_ps2Data" } } } } { "Microcomputer.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP4CE6/M6809_VGA_PS2_IntRAM(16K)/Microcomputer.vhd" 57 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP4CE6/M6809_VGA_PS2_IntRAM(16K)/" { { 0 { 0 ""} 0 88 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1592753784526 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_clk_50 3.3-V LVTTL 23 " "Pin i_clk_50 uses I/O standard 3.3-V LVTTL at 23" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { i_clk_50 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i_clk_50" } } } } { "Microcomputer.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP4CE6/M6809_VGA_PS2_IntRAM(16K)/Microcomputer.vhd" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP4CE6/M6809_VGA_PS2_IntRAM(16K)/" { { 0 { 0 ""} 0 79 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1592753784526 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_cts 3.3-V LVTTL 70 " "Pin i_cts uses I/O standard 3.3-V LVTTL at 70" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { i_cts } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i_cts" } } } } { "Microcomputer.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP4CE6/M6809_VGA_PS2_IntRAM(16K)/Microcomputer.vhd" 43 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP4CE6/M6809_VGA_PS2_IntRAM(16K)/" { { 0 { 0 ""} 0 84 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1592753784526 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_n_reset 3.3-V LVTTL 86 " "Pin i_n_reset uses I/O standard 3.3-V LVTTL at 86" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { i_n_reset } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i_n_reset" } } } } { "Microcomputer.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP4CE6/M6809_VGA_PS2_IntRAM(16K)/Microcomputer.vhd" 32 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP4CE6/M6809_VGA_PS2_IntRAM(16K)/" { { 0 { 0 ""} 0 78 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1592753784526 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_DipSw\[0\] 3.3-V LVTTL 58 " "Pin i_DipSw\[0\] uses I/O standard 3.3-V LVTTL at 58" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { i_DipSw[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i_DipSw\[0\]" } } } } { "Microcomputer.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP4CE6/M6809_VGA_PS2_IntRAM(16K)/Microcomputer.vhd" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP4CE6/M6809_VGA_PS2_IntRAM(16K)/" { { 0 { 0 ""} 0 41 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1592753784526 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_pbutton\[0\] 3.3-V LVTTL 87 " "Pin i_pbutton\[0\] uses I/O standard 3.3-V LVTTL at 87" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { i_pbutton[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i_pbutton\[0\]" } } } } { "Microcomputer.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP4CE6/M6809_VGA_PS2_IntRAM(16K)/Microcomputer.vhd" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP4CE6/M6809_VGA_PS2_IntRAM(16K)/" { { 0 { 0 ""} 0 38 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1592753784526 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_DipSw\[3\] 3.3-V LVTTL 64 " "Pin i_DipSw\[3\] uses I/O standard 3.3-V LVTTL at 64" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { i_DipSw[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i_DipSw\[3\]" } } } } { "Microcomputer.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP4CE6/M6809_VGA_PS2_IntRAM(16K)/Microcomputer.vhd" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP4CE6/M6809_VGA_PS2_IntRAM(16K)/" { { 0 { 0 ""} 0 44 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1592753784526 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_DipSw\[2\] 3.3-V LVTTL 60 " "Pin i_DipSw\[2\] uses I/O standard 3.3-V LVTTL at 60" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { i_DipSw[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i_DipSw\[2\]" } } } } { "Microcomputer.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP4CE6/M6809_VGA_PS2_IntRAM(16K)/Microcomputer.vhd" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP4CE6/M6809_VGA_PS2_IntRAM(16K)/" { { 0 { 0 ""} 0 43 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1592753784526 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_pbutton\[2\] 3.3-V LVTTL 91 " "Pin i_pbutton\[2\] uses I/O standard 3.3-V LVTTL at 91" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { i_pbutton[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i_pbutton\[2\]" } } } } { "Microcomputer.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP4CE6/M6809_VGA_PS2_IntRAM(16K)/Microcomputer.vhd" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP4CE6/M6809_VGA_PS2_IntRAM(16K)/" { { 0 { 0 ""} 0 40 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1592753784526 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_DipSw\[1\] 3.3-V LVTTL 59 " "Pin i_DipSw\[1\] uses I/O standard 3.3-V LVTTL at 59" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { i_DipSw[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i_DipSw\[1\]" } } } } { "Microcomputer.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP4CE6/M6809_VGA_PS2_IntRAM(16K)/Microcomputer.vhd" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP4CE6/M6809_VGA_PS2_IntRAM(16K)/" { { 0 { 0 ""} 0 42 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1592753784526 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_pbutton\[1\] 3.3-V LVTTL 90 " "Pin i_pbutton\[1\] uses I/O standard 3.3-V LVTTL at 90" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { i_pbutton[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i_pbutton\[1\]" } } } } { "Microcomputer.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP4CE6/M6809_VGA_PS2_IntRAM(16K)/Microcomputer.vhd" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP4CE6/M6809_VGA_PS2_IntRAM(16K)/" { { 0 { 0 ""} 0 39 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1592753784526 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_DipSw\[6\] 3.3-V LVTTL 67 " "Pin i_DipSw\[6\] uses I/O standard 3.3-V LVTTL at 67" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { i_DipSw[6] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i_DipSw\[6\]" } } } } { "Microcomputer.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP4CE6/M6809_VGA_PS2_IntRAM(16K)/Microcomputer.vhd" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP4CE6/M6809_VGA_PS2_IntRAM(16K)/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1592753784526 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_DipSw\[4\] 3.3-V LVTTL 65 " "Pin i_DipSw\[4\] uses I/O standard 3.3-V LVTTL at 65" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { i_DipSw[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i_DipSw\[4\]" } } } } { "Microcomputer.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP4CE6/M6809_VGA_PS2_IntRAM(16K)/Microcomputer.vhd" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP4CE6/M6809_VGA_PS2_IntRAM(16K)/" { { 0 { 0 ""} 0 45 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1592753784526 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_DipSw\[5\] 3.3-V LVTTL 66 " "Pin i_DipSw\[5\] uses I/O standard 3.3-V LVTTL at 66" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { i_DipSw[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i_DipSw\[5\]" } } } } { "Microcomputer.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP4CE6/M6809_VGA_PS2_IntRAM(16K)/Microcomputer.vhd" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP4CE6/M6809_VGA_PS2_IntRAM(16K)/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1592753784526 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_DipSw\[7\] 3.3-V LVTTL 68 " "Pin i_DipSw\[7\] uses I/O standard 3.3-V LVTTL at 68" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { i_DipSw[7] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i_DipSw\[7\]" } } } } { "Microcomputer.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP4CE6/M6809_VGA_PS2_IntRAM(16K)/Microcomputer.vhd" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP4CE6/M6809_VGA_PS2_IntRAM(16K)/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1592753784526 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_rxd 3.3-V LVTTL 114 " "Pin i_rxd uses I/O standard 3.3-V LVTTL at 114" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { i_rxd } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i_rxd" } } } } { "Microcomputer.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP4CE6/M6809_VGA_PS2_IntRAM(16K)/Microcomputer.vhd" 41 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP4CE6/M6809_VGA_PS2_IntRAM(16K)/" { { 0 { 0 ""} 0 82 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1592753784526 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1592753784526 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP4CE6/M6809_VGA_PS2_IntRAM(16K)/output_files/Microcomputer.fit.smsg " "Generated suppressed messages file C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP4CE6/M6809_VGA_PS2_IntRAM(16K)/output_files/Microcomputer.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1592753784836 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5635 " "Peak virtual memory: 5635 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1592753786396 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 21 11:36:26 2020 " "Processing ended: Sun Jun 21 11:36:26 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1592753786396 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:50 " "Elapsed time: 00:00:50" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1592753786396 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:07 " "Total CPU time (on all processors): 00:01:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1592753786396 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1592753786396 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1592753787745 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1592753787760 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 21 11:36:27 2020 " "Processing started: Sun Jun 21 11:36:27 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1592753787760 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1592753787760 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off m6809_vga_16K -c Microcomputer " "Command: quartus_asm --read_settings_files=off --write_settings_files=off m6809_vga_16K -c Microcomputer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1592753787760 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1592753788912 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1592753788945 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4690 " "Peak virtual memory: 4690 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1592753789281 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 21 11:36:29 2020 " "Processing ended: Sun Jun 21 11:36:29 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1592753789281 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1592753789281 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1592753789281 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1592753789281 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1592753789977 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1592753790920 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1592753790934 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 21 11:36:30 2020 " "Processing started: Sun Jun 21 11:36:30 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1592753790934 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1592753790934 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta m6809_vga_16K -c Microcomputer " "Command: quartus_sta m6809_vga_16K -c Microcomputer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1592753790935 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1592753791239 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1592753792037 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1592753792100 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1592753792100 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Microcomputer.sdc " "Synopsys Design Constraints File file not found: 'Microcomputer.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1592753792529 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1592753792530 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name i_clk_50 i_clk_50 " "create_clock -period 1.000 -name i_clk_50 i_clk_50" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1592753792544 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name i_DipSw\[0\] i_DipSw\[0\] " "create_clock -period 1.000 -name i_DipSw\[0\] i_DipSw\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1592753792544 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name w_cpuClock w_cpuClock " "create_clock -period 1.000 -name w_cpuClock w_cpuClock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1592753792544 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1592753792544 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: w_n_ACIACS~5  from: datad  to: combout " "Cell: w_n_ACIACS~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592753792557 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: w_n_VDUCS~1  from: datad  to: combout " "Cell: w_n_VDUCS~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592753792557 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1592753792557 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1592753792569 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1592753792570 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1592753792572 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1592753792597 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1592753793107 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1592753793107 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -16.217 " "Worst-case setup slack is -16.217" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592753793116 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592753793116 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -16.217           -3402.203 w_cpuClock  " "  -16.217           -3402.203 w_cpuClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592753793116 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.905           -3708.006 i_clk_50  " "  -13.905           -3708.006 i_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592753793116 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.525            -322.510 i_DipSw\[0\]  " "   -7.525            -322.510 i_DipSw\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592753793116 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1592753793116 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.959 " "Worst-case hold slack is -2.959" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592753793174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592753793174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.959             -13.285 i_DipSw\[0\]  " "   -2.959             -13.285 i_DipSw\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592753793174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.187              -0.187 w_cpuClock  " "   -0.187              -0.187 w_cpuClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592753793174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.214               0.000 i_clk_50  " "    0.214               0.000 i_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592753793174 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1592753793174 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.658 " "Worst-case recovery slack is -3.658" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592753793185 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592753793185 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.658             -31.692 w_cpuClock  " "   -3.658             -31.692 w_cpuClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592753793185 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.236             -28.920 i_clk_50  " "   -1.236             -28.920 i_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592753793185 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.975             -10.460 i_DipSw\[0\]  " "   -0.975             -10.460 i_DipSw\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592753793185 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1592753793185 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.780 " "Worst-case removal slack is 0.780" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592753793196 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592753793196 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.780               0.000 i_DipSw\[0\]  " "    0.780               0.000 i_DipSw\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592753793196 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.878               0.000 i_clk_50  " "    0.878               0.000 i_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592753793196 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.471               0.000 w_cpuClock  " "    2.471               0.000 w_cpuClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592753793196 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1592753793196 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.201 " "Worst-case minimum pulse width slack is -3.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592753793205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592753793205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201           -1026.372 i_clk_50  " "   -3.201           -1026.372 i_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592753793205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201            -551.904 w_cpuClock  " "   -3.201            -551.904 w_cpuClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592753793205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201             -82.421 i_DipSw\[0\]  " "   -3.201             -82.421 i_DipSw\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592753793205 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1592753793205 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1592753793649 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1592753793687 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1592753794562 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: w_n_ACIACS~5  from: datad  to: combout " "Cell: w_n_ACIACS~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592753794902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: w_n_VDUCS~1  from: datad  to: combout " "Cell: w_n_VDUCS~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592753794902 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1592753794902 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1592753794903 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1592753795052 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1592753795052 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -15.478 " "Worst-case setup slack is -15.478" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592753795062 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592753795062 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.478           -3227.140 w_cpuClock  " "  -15.478           -3227.140 w_cpuClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592753795062 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.788           -3448.808 i_clk_50  " "  -12.788           -3448.808 i_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592753795062 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.289            -310.056 i_DipSw\[0\]  " "   -7.289            -310.056 i_DipSw\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592753795062 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1592753795062 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.952 " "Worst-case hold slack is -2.952" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592753795129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592753795129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.952             -14.392 i_DipSw\[0\]  " "   -2.952             -14.392 i_DipSw\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592753795129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.156              -0.156 w_cpuClock  " "   -0.156              -0.156 w_cpuClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592753795129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.169               0.000 i_clk_50  " "    0.169               0.000 i_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592753795129 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1592753795129 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.548 " "Worst-case recovery slack is -3.548" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592753795141 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592753795141 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.548             -30.932 w_cpuClock  " "   -3.548             -30.932 w_cpuClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592753795141 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.052             -23.704 i_clk_50  " "   -1.052             -23.704 i_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592753795141 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.838              -9.067 i_DipSw\[0\]  " "   -0.838              -9.067 i_DipSw\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592753795141 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1592753795141 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.409 " "Worst-case removal slack is 0.409" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592753795153 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592753795153 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.409               0.000 i_DipSw\[0\]  " "    0.409               0.000 i_DipSw\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592753795153 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.821               0.000 i_clk_50  " "    0.821               0.000 i_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592753795153 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.243               0.000 w_cpuClock  " "    2.243               0.000 w_cpuClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592753795153 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1592753795153 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.201 " "Worst-case minimum pulse width slack is -3.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592753795164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592753795164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201           -1026.372 i_clk_50  " "   -3.201           -1026.372 i_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592753795164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201            -554.835 w_cpuClock  " "   -3.201            -554.835 w_cpuClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592753795164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201             -87.788 i_DipSw\[0\]  " "   -3.201             -87.788 i_DipSw\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592753795164 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1592753795164 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1592753795625 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: w_n_ACIACS~5  from: datad  to: combout " "Cell: w_n_ACIACS~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592753795868 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: w_n_VDUCS~1  from: datad  to: combout " "Cell: w_n_VDUCS~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592753795868 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1592753795868 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1592753795870 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1592753795919 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1592753795919 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.544 " "Worst-case setup slack is -6.544" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592753795931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592753795931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.544           -1304.331 w_cpuClock  " "   -6.544           -1304.331 w_cpuClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592753795931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.402           -1366.221 i_clk_50  " "   -5.402           -1366.221 i_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592753795931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.930            -116.609 i_DipSw\[0\]  " "   -2.930            -116.609 i_DipSw\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592753795931 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1592753795931 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.192 " "Worst-case hold slack is -1.192" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592753795997 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592753795997 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.192              -2.875 i_DipSw\[0\]  " "   -1.192              -2.875 i_DipSw\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592753795997 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.064               0.000 w_cpuClock  " "    0.064               0.000 w_cpuClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592753795997 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.069               0.000 i_clk_50  " "    0.069               0.000 i_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592753795997 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1592753795997 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.450 " "Worst-case recovery slack is -1.450" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592753796011 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592753796011 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.450             -12.338 w_cpuClock  " "   -1.450             -12.338 w_cpuClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592753796011 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.238              -2.527 i_DipSw\[0\]  " "   -0.238              -2.527 i_DipSw\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592753796011 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.041              -0.147 i_clk_50  " "   -0.041              -0.147 i_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592753796011 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1592753796011 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.388 " "Worst-case removal slack is 0.388" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592753796047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592753796047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.388               0.000 i_clk_50  " "    0.388               0.000 i_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592753796047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.505               0.000 i_DipSw\[0\]  " "    0.505               0.000 i_DipSw\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592753796047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.249               0.000 w_cpuClock  " "    1.249               0.000 w_cpuClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592753796047 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1592753796047 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592753796064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592753796064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -780.054 i_clk_50  " "   -3.000            -780.054 i_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592753796064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -84.086 i_DipSw\[0\]  " "   -3.000             -84.086 i_DipSw\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592753796064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000            -370.000 w_cpuClock  " "   -1.000            -370.000 w_cpuClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592753796064 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1592753796064 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1592753797051 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1592753797053 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 4 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4815 " "Peak virtual memory: 4815 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1592753797287 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 21 11:36:37 2020 " "Processing ended: Sun Jun 21 11:36:37 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1592753797287 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1592753797287 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1592753797287 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1592753797287 ""}
{ "Info" "IFLOW_TURN_OFF_SMART_RECOMPILE" "" "Some modules have been skipped due to smart recompilation. You can turn off smart recompilation under Compilation Process Settings in the Settings dialog to fully recompile your design" {  } {  } 0 18207 "Some modules have been skipped due to smart recompilation. You can turn off smart recompilation under Compilation Process Settings in the Settings dialog to fully recompile your design" 0 0 "Timing Analyzer" 0 -1 1592753798124 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 8 s " "Quartus Prime Full Compilation was successful. 0 errors, 8 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1592753798127 ""}
