<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>stm32f10xxx_cpp_interface: inc/mcal/stm32f103xx.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">stm32f10xxx_cpp_interface
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('stm32f103xx_8h_source.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">stm32f103xx.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="stm32f103xx_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160; </div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="preprocessor">#ifndef DEV_INC_MCAL_STM32F103XX_H_</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="preprocessor">#define DEV_INC_MCAL_STM32F103XX_H_</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160; </div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor">#ifdef UNIT_TEST</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor">#include &quot;../../../tests/unittests/mcal/BaseAddress-test.h&quot;</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#else</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#include &quot;mcal/BaseAddress.h&quot;</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160; </div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Types_8h.html">utils/Types.h</a>&quot;</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160; </div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="keyword">using</span> RegWidth_t = stm32::type::RegWidth&lt;uint32_t&gt;;</div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="keyword">namespace </span>stm32 {</div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="keyword">namespace </span>registers {</div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="keyword">namespace </span>rcc {</div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160; </div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment">/********************** RCC Register Definition  **********************/</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160; </div>
<div class="line"><a name="l00030"></a><span class="lineno"><a class="line" href="structstm32_1_1registers_1_1rcc_1_1RccRegDef.html">   30</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structstm32_1_1registers_1_1rcc_1_1RccRegDef.html">RccRegDef</a> {</div>
<div class="line"><a name="l00031"></a><span class="lineno"><a class="line" href="unionstm32_1_1registers_1_1rcc_1_1RccRegDef_1_1CR.html">   31</a></span>&#160;    <span class="keyword">union </span><a class="code" href="unionstm32_1_1registers_1_1rcc_1_1RccRegDef_1_1CR.html">CR</a> {</div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;        <span class="keyword">struct </span>{</div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;            RegWidth_t HSION   :1; <span class="comment">/* High-speed internal oscillator enable */</span></div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;            RegWidth_t HSIRDY  :1; <span class="comment">/* High-speed internal oscillator ready */</span></div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;            RegWidth_t         :1; <span class="comment">/* Reserved */</span></div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;            RegWidth_t HSITRIM :5; <span class="comment">/* High-speed internal oscillator trimming */</span></div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;            RegWidth_t HSICAL  :8; <span class="comment">/* High-speed internal oscillator calibration*/</span>  <span class="comment">// NOLINT</span></div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;            RegWidth_t HSEON   :1; <span class="comment">/* High-speed external oscillator enable */</span></div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;            RegWidth_t HSERDY  :1; <span class="comment">/* High-speed external oscillator ready */</span></div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;            RegWidth_t HSEBYP  :1; <span class="comment">/* High-speed external oscillator bypass */</span></div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;            RegWidth_t CSSON   :1; <span class="comment">/* Clock security system enable */</span></div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;            RegWidth_t         :4; <span class="comment">/* Reserved */</span></div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;            RegWidth_t PLLON   :1; <span class="comment">/* Phase-locked loop enable */</span></div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;            RegWidth_t PLLRDY  :1; <span class="comment">/* Phase-locked loop ready */</span></div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;            RegWidth_t         :6; <span class="comment">/* Reserved */</span></div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;        };</div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;        RegWidth_t registerVal;   </div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;    }<a class="code" href="unionstm32_1_1registers_1_1rcc_1_1RccRegDef_1_1CR.html">CR</a>;</div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160; </div>
<div class="line"><a name="l00050"></a><span class="lineno"><a class="line" href="unionstm32_1_1registers_1_1rcc_1_1RccRegDef_1_1CFGR.html">   50</a></span>&#160;    <span class="keyword">union </span><a class="code" href="unionstm32_1_1registers_1_1rcc_1_1RccRegDef_1_1CFGR.html">CFGR</a> {</div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;        <span class="keyword">struct </span>{</div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;            RegWidth_t SW        :2; <span class="comment">/* System clock switch */</span></div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;            RegWidth_t SWS       :2; <span class="comment">/* System clock switch status */</span></div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;            RegWidth_t HPRE      :4; <span class="comment">/* AHB prescaler */</span></div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;            RegWidth_t PPRE1     :3; <span class="comment">/* APB low-speed prescaler (APB1) */</span></div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;            RegWidth_t PPRE2     :3; <span class="comment">/* APB high-speed prescaler (APB2) */</span></div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;            RegWidth_t ADCPRE    :2; <span class="comment">/* ADC prescaler */</span></div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;            RegWidth_t PLLSRC    :1; <span class="comment">/* PLL entry clock source */</span></div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;            RegWidth_t PLLXTPRE  :1; <span class="comment">/* HSE divider for PLL entry */</span></div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;            RegWidth_t PLLMUL    :4; <span class="comment">/* PLL multiplication factor */</span></div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;            RegWidth_t USBPRE    :1; <span class="comment">/* USB prescaler */</span></div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;            RegWidth_t           :1; <span class="comment">/* Reserved */</span></div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;            RegWidth_t MCO       :3; <span class="comment">/* MicroController clock output */</span></div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;            RegWidth_t           :5; <span class="comment">/* Reserved  */</span></div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;        };</div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;        RegWidth_t registerVal; <span class="comment">/* Clock configuration register */</span></div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;    }<a class="code" href="unionstm32_1_1registers_1_1rcc_1_1RccRegDef_1_1CFGR.html">CFGR</a>; <span class="comment">/* Clock configuration register */</span></div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160; </div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;    RegWidth_t CIR;</div>
<div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="unionstm32_1_1registers_1_1rcc_1_1RccRegDef_1_1APB2RSTR.html">   70</a></span>&#160;    <span class="keyword">union </span><a class="code" href="unionstm32_1_1registers_1_1rcc_1_1RccRegDef_1_1APB2RSTR.html">APB2RSTR</a> {</div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;        <span class="keyword">struct </span>{</div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;            RegWidth_t AFIORST   :1; <span class="comment">/* Alternative function clock enable  */</span></div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;            RegWidth_t           :1; <span class="comment">/* Reserved  */</span></div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;            RegWidth_t IOPARST   :1; <span class="comment">/* Port A clock enable  */</span></div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;            RegWidth_t IOPBRST   :1; <span class="comment">/* Port B clock enable  */</span></div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;            RegWidth_t IOPCRST   :1; <span class="comment">/* Port C clock enable  */</span></div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;            RegWidth_t IOPDRST   :1; <span class="comment">/* Port D clock enable  */</span></div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;            RegWidth_t IOPERST   :1; <span class="comment">/* Port E clock enable  */</span></div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;            RegWidth_t           :2; <span class="comment">/* Reserved  */</span></div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;            RegWidth_t ADC1RST   :1; <span class="comment">/* ADC 1 clock enable  */</span></div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;            RegWidth_t ADC2RST   :1; <span class="comment">/* ADC 2 clock enable  */</span></div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;            RegWidth_t TIM1RST   :1; <span class="comment">/* TIM1 clock enable  */</span></div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;            RegWidth_t SPI1RST   :1; <span class="comment">/* SPI1 clock enable  */</span></div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;            RegWidth_t           :1; <span class="comment">/* Reserved  */</span></div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;            RegWidth_t USART1RST :1; <span class="comment">/* USART1 clock enable  */</span></div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;            RegWidth_t           :17; <span class="comment">/* Reserved  */</span></div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;        };</div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;        RegWidth_t registerVal; <span class="comment">/* APB1 peripheral Clock enable register */</span></div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;    }<a class="code" href="unionstm32_1_1registers_1_1rcc_1_1RccRegDef_1_1APB2RSTR.html">APB2RSTR</a>;</div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160; </div>
<div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="unionstm32_1_1registers_1_1rcc_1_1RccRegDef_1_1APB1RSTR.html">   91</a></span>&#160;    <span class="keyword">union </span><a class="code" href="unionstm32_1_1registers_1_1rcc_1_1RccRegDef_1_1APB1RSTR.html">APB1RSTR</a> {</div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;        <span class="keyword">struct </span>{</div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;            RegWidth_t TIM2RST   :1; </div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;            RegWidth_t TIM3RST   :1; </div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;            RegWidth_t TIM4RST   :1; </div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;            RegWidth_t TIM5RST   :1; </div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;            RegWidth_t TIM6RST   :1; </div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;            RegWidth_t TIM7RST   :1; </div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;            RegWidth_t TIM12RST  :1; </div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;            RegWidth_t TIM13RST  :1; </div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;            RegWidth_t TIM14RST  :1;</div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;            RegWidth_t WWDGRST   :1;</div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;            RegWidth_t           :2;</div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;            RegWidth_t SPI2RST   :1;</div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;            RegWidth_t SPI3RST   :1;</div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;            RegWidth_t USART2RST :1;</div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;            RegWidth_t USART3RST :1;</div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;            RegWidth_t USART4RST :1;</div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;            RegWidth_t USART5RST :1; </div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;            RegWidth_t I2C1RST   :1; </div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;            RegWidth_t I2C2RST   :1; </div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;            RegWidth_t USBRST    :1; </div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;            RegWidth_t           :1; </div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;            RegWidth_t CANRST    :1; </div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;            RegWidth_t           :1; </div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;            RegWidth_t BKPRST    :1; </div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;            RegWidth_t PWRRST    :1; </div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;            RegWidth_t DACRST    :1; </div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;            RegWidth_t           :2; </div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;        };</div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;        RegWidth_t registerVal; <span class="comment">/* APB1 peripheral Clock enable register */</span></div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;    }<a class="code" href="unionstm32_1_1registers_1_1rcc_1_1RccRegDef_1_1APB1RSTR.html">APB1RSTR</a>;</div>
<div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="unionstm32_1_1registers_1_1rcc_1_1RccRegDef_1_1AHBENR.html">  123</a></span>&#160;    <span class="keyword">union </span><a class="code" href="unionstm32_1_1registers_1_1rcc_1_1RccRegDef_1_1AHBENR.html">AHBENR</a> {</div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;        <span class="keyword">struct </span>{</div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;            RegWidth_t DMA1EN     :1; </div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;            RegWidth_t DMA2EN     :1; </div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;            RegWidth_t SRAMEN     :1; </div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;            RegWidth_t            :1; </div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;            RegWidth_t FLITFEN    :1; </div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;            RegWidth_t            :1; </div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;            RegWidth_t CRCEN      :1; </div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;            RegWidth_t            :5; </div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;            RegWidth_t OTGFSEN    :1;</div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;            RegWidth_t            :1;</div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;            RegWidth_t ETHMACEN   :1;</div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;            RegWidth_t ETHMACTXEN :1;</div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;            RegWidth_t ETHMACRXEN :1;</div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;        };</div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;        RegWidth_t registerVal; <span class="comment">/* APB1 peripheral Clock enable register */</span></div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;    }<a class="code" href="unionstm32_1_1registers_1_1rcc_1_1RccRegDef_1_1AHBENR.html">AHBENR</a>;</div>
<div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="unionstm32_1_1registers_1_1rcc_1_1RccRegDef_1_1APB2ENR.html">  141</a></span>&#160;    <span class="keyword">union </span><a class="code" href="unionstm32_1_1registers_1_1rcc_1_1RccRegDef_1_1APB2ENR.html">APB2ENR</a> {</div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;        <span class="keyword">struct </span>{</div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;            RegWidth_t AFIOEN   :1; <span class="comment">/* Alternative function clock enable  */</span></div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;            RegWidth_t          :1; <span class="comment">/* Reserved  */</span></div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;            RegWidth_t IOPAEN   :1; <span class="comment">/* Port A clock enable  */</span></div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;            RegWidth_t IOPBEN   :1; <span class="comment">/* Port B clock enable  */</span></div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;            RegWidth_t IOPCEN   :1; <span class="comment">/* Port C clock enable  */</span></div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;            RegWidth_t IOPDEN   :1; <span class="comment">/* Port D clock enable  */</span></div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;            RegWidth_t IOPEEN   :1; <span class="comment">/* Port E clock enable  */</span></div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;            RegWidth_t          :2; <span class="comment">/* Reserved  */</span></div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;            RegWidth_t ADC1EN   :1; <span class="comment">/* ADC 1 clock enable  */</span></div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;            RegWidth_t ADC2EN   :1; <span class="comment">/* ADC 2 clock enable  */</span></div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;            RegWidth_t TIM1EN   :1; <span class="comment">/* TIM1 clock enable  */</span></div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;            RegWidth_t SPI1EN   :1; <span class="comment">/* SPI1 clock enable  */</span></div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;            RegWidth_t          :1; <span class="comment">/* Reserved  */</span></div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;            RegWidth_t USART1EN :1; <span class="comment">/* USART1 clock enable  */</span></div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;            RegWidth_t          :17; <span class="comment">/* Reserved  */</span></div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;        };</div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;        RegWidth_t registerVal; <span class="comment">/* APB2 peripheral Clock enable register */</span></div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;    }<a class="code" href="unionstm32_1_1registers_1_1rcc_1_1RccRegDef_1_1APB2ENR.html">APB2ENR</a>; <span class="comment">/* APB2 peripheral Clock enable register */</span></div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;    </div>
<div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="unionstm32_1_1registers_1_1rcc_1_1RccRegDef_1_1APB1ENR.html">  162</a></span>&#160;    <span class="keyword">union </span><a class="code" href="unionstm32_1_1registers_1_1rcc_1_1RccRegDef_1_1APB1ENR.html">APB1ENR</a> {</div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;        <span class="keyword">struct </span>{</div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;            RegWidth_t TIM2EN   :1; </div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;            RegWidth_t TIM3EN   :1; </div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;            RegWidth_t TIM4EN   :1; </div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;            RegWidth_t TIM5EN   :1; </div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;            RegWidth_t TIM6EN   :1; </div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;            RegWidth_t TIM7EN   :1; </div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;            RegWidth_t TIM12EN  :1; </div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;            RegWidth_t TIM13EN  :1; </div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;            RegWidth_t TIM14EN  :1;</div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;            RegWidth_t WWDGEN   :1;</div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;            RegWidth_t          :2;</div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;            RegWidth_t SPI2EN   :1;</div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;            RegWidth_t SPI3EN   :1;</div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;            RegWidth_t USART2EN :1;</div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;            RegWidth_t USART3EN :1;</div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;            RegWidth_t USART4EN :1;</div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;            RegWidth_t USART5EN :1; </div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;            RegWidth_t I2C1EN   :1; </div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;            RegWidth_t I2C2EN   :1; </div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;            RegWidth_t USBEN    :1; </div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;            RegWidth_t          :1; </div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;            RegWidth_t CANEN    :1; </div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;            RegWidth_t          :1; </div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;            RegWidth_t BKPEN    :1; </div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;            RegWidth_t PWREN    :1; </div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;            RegWidth_t DACEN    :1; </div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;            RegWidth_t          :2; </div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;        };</div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;        RegWidth_t registerVal; <span class="comment">/* APB1 peripheral Clock enable register */</span></div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;    }<a class="code" href="unionstm32_1_1registers_1_1rcc_1_1RccRegDef_1_1APB1ENR.html">APB1ENR</a>;</div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160; </div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;    RegWidth_t BDCR;</div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;    RegWidth_t CSR;</div>
<div class="line"><a name="l00197"></a><span class="lineno"><a class="line" href="unionstm32_1_1registers_1_1rcc_1_1RccRegDef_1_1AHBRSTR.html">  197</a></span>&#160;    <span class="keyword">union </span><a class="code" href="unionstm32_1_1registers_1_1rcc_1_1RccRegDef_1_1AHBRSTR.html">AHBRSTR</a> {</div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;        <span class="keyword">struct </span>{</div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;            RegWidth_t DMA1RST     :1; </div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;            RegWidth_t DMA2RST     :1; </div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;            RegWidth_t SRAMRST     :1; </div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;            RegWidth_t             :1; </div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;            RegWidth_t FLITFRST    :1; </div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;            RegWidth_t             :1; </div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;            RegWidth_t CRCRST      :1; </div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;            RegWidth_t             :5; </div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;            RegWidth_t OTGFSRST    :1;</div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;            RegWidth_t             :1;</div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;            RegWidth_t ETHMACRST   :1;</div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;            RegWidth_t ETHMACTXRST :1;</div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;            RegWidth_t ETHMACRXRST :1;</div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;        };</div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;        RegWidth_t registerVal; <span class="comment">/* APB1 peripheral Clock enable register */</span></div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;    }<a class="code" href="unionstm32_1_1registers_1_1rcc_1_1RccRegDef_1_1AHBRSTR.html">AHBRSTR</a>;</div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160; </div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;    RegWidth_t CFGR2;</div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;};</div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160; </div>
<div class="line"><a name="l00222"></a><span class="lineno"><a class="line" href="stm32f103xx_8h.html#a74944438a086975793d26ae48d5882d4">  222</a></span>&#160;<span class="preprocessor">#define RCC  (reinterpret_cast&lt;volatile RccRegDef*&gt;(RCC_BASE_ADDRESS))</span></div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160; </div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;}  <span class="comment">// namespace rcc</span></div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160; </div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="keyword">namespace </span>gpio {</div>
<div class="line"><a name="l00233"></a><span class="lineno"><a class="line" href="structstm32_1_1registers_1_1gpio_1_1GpioRegDef.html">  233</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structstm32_1_1registers_1_1gpio_1_1GpioRegDef.html">GpioRegDef</a> {</div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;    RegWidth_t CRL;     <span class="comment">// Port configuration register low</span></div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;    RegWidth_t CRH;     <span class="comment">// Port configuration register high</span></div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;    RegWidth_t IDR;     <span class="comment">// Input data register</span></div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;    RegWidth_t ODR;     <span class="comment">// Output data register</span></div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;    RegWidth_t BSRR;    <span class="comment">// Bit set/reset register</span></div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;    RegWidth_t BRR;     <span class="comment">// Bit reset register</span></div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;    RegWidth_t LCKR;    <span class="comment">// Lock register</span></div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;};</div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160; </div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="preprocessor">#define GPIOA  (reinterpret_cast&lt;volatile GpioRegDef*&gt;(GPIOA_BASE_ADDRESS))</span></div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="preprocessor">#define GPIOB  (reinterpret_cast&lt;volatile GpioRegDef*&gt;(GPIOB_BASE_ADDRESS))</span></div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="preprocessor">#define GPIOC  (reinterpret_cast&lt;volatile GpioRegDef*&gt;(GPIOC_BASE_ADDRESS))</span></div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160; </div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;}  <span class="comment">// namespace gpio</span></div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="keyword">namespace </span>nvic {</div>
<div class="line"><a name="l00254"></a><span class="lineno"><a class="line" href="structstm32_1_1registers_1_1nvic_1_1NvicRegDef.html">  254</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structstm32_1_1registers_1_1nvic_1_1NvicRegDef.html">NvicRegDef</a> {</div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;    RegWidth_t ISER[3];    <span class="comment">// Interrupt Set Enable Registers</span></div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;    RegWidth_t RES0[29];   <span class="comment">// Reserved</span></div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;    RegWidth_t ICER[3];    <span class="comment">// Interrupt Clear Enable Registers</span></div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;    RegWidth_t RES1[29];   <span class="comment">// Reserved</span></div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;    RegWidth_t ISPR[3];    <span class="comment">// Interrupt Set Pending Registers</span></div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;    RegWidth_t RES2[29];   <span class="comment">// Reserved</span></div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;    RegWidth_t ICPR[3];    <span class="comment">// Interrupt Clear Pending Registers</span></div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;    RegWidth_t RES3[29];   <span class="comment">// Reserved</span></div>
<div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;    RegWidth_t IABR[3];    <span class="comment">// Interrupt Active Bit Registers</span></div>
<div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;    RegWidth_t RES4[61];   <span class="comment">// Reserved</span></div>
<div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;    uint8_t    IPR[240];   <span class="comment">// Interrupt Priority Registers</span></div>
<div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;    RegWidth_t RES5[644];  <span class="comment">// Reserved</span></div>
<div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;    RegWidth_t STIR;       <span class="comment">// Software Trigger Interrupt Register</span></div>
<div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;};</div>
<div class="line"><a name="l00269"></a><span class="lineno"><a class="line" href="structstm32_1_1registers_1_1nvic_1_1SCBRegDef.html">  269</a></span>&#160;<span class="keyword">struct  </span><a class="code" href="structstm32_1_1registers_1_1nvic_1_1SCBRegDef.html">SCBRegDef</a> {</div>
<div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;    RegWidth_t CPUID;      <span class="comment">// CPUID Base Register</span></div>
<div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;    RegWidth_t ICSR;       <span class="comment">// Interrupt Control and State Register</span></div>
<div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;    RegWidth_t VTOR;       <span class="comment">// Vector Table Offset Register</span></div>
<div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;    RegWidth_t AIRCR;      <span class="comment">// Application Interrupt and Reset Control Register</span></div>
<div class="line"><a name="l00274"></a><span class="lineno"><a class="line" href="unionstm32_1_1registers_1_1nvic_1_1SCBRegDef_1_1SCR.html">  274</a></span>&#160;    <span class="keyword">union </span><a class="code" href="unionstm32_1_1registers_1_1nvic_1_1SCBRegDef_1_1SCR.html">SCR</a> {</div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;        <span class="keyword">struct </span>{</div>
<div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;            RegWidth_t              :1;     <span class="comment">// Reserved</span></div>
<div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;            RegWidth_t SLEEPONEXIT  :1;</div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;            RegWidth_t SLEEPDEEP    :1;</div>
<div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;            RegWidth_t              :1;     <span class="comment">// Reserved</span></div>
<div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;            RegWidth_t SEVONPEND    :1;</div>
<div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;            RegWidth_t              :27;     <span class="comment">// Reserved</span></div>
<div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;        };</div>
<div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;        RegWidth_t registerVal;  <span class="comment">//  Register value</span></div>
<div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;    }<a class="code" href="unionstm32_1_1registers_1_1nvic_1_1SCBRegDef_1_1SCR.html">SCR</a>;   <span class="comment">// System Control Register</span></div>
<div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;    RegWidth_t CCR;        <span class="comment">// Configuration and Control Register</span></div>
<div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;    RegWidth_t SHP[12];    <span class="comment">// System Handlers Priority Registers</span></div>
<div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;    RegWidth_t SHCSR;      <span class="comment">// System Handler Control and State Register</span></div>
<div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;    RegWidth_t CFSR;       <span class="comment">// Configurable Fault Status Register</span></div>
<div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;    RegWidth_t HFSR;       <span class="comment">// HardFault Status Register</span></div>
<div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;    RegWidth_t MMFAR;      <span class="comment">// MemManage Fault Address Register</span></div>
<div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;    RegWidth_t BFAR;       <span class="comment">// BusFault Address Register</span></div>
<div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;};</div>
<div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160; </div>
<div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160; </div>
<div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="preprocessor">#define NVIC   (reinterpret_cast&lt;volatile NvicRegDef*&gt;(NVIC_BASE_ADDRESS))</span></div>
<div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="preprocessor">#define SCB    (reinterpret_cast&lt;volatile SCBRegDef*&gt;(SCB_BASE_ADDRESS))</span></div>
<div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160; </div>
<div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;}  <span class="comment">// namespace nvic</span></div>
<div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="keyword">namespace </span>afio {</div>
<div class="line"><a name="l00306"></a><span class="lineno"><a class="line" href="structstm32_1_1registers_1_1afio_1_1AfioRegDef.html">  306</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structstm32_1_1registers_1_1afio_1_1AfioRegDef.html">AfioRegDef</a> {</div>
<div class="line"><a name="l00307"></a><span class="lineno"><a class="line" href="unionstm32_1_1registers_1_1afio_1_1AfioRegDef_1_1EVCR.html">  307</a></span>&#160;    <span class="keyword">union </span><a class="code" href="unionstm32_1_1registers_1_1afio_1_1AfioRegDef_1_1EVCR.html">EVCR</a> {</div>
<div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;        <span class="keyword">struct </span>{</div>
<div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;            RegWidth_t PIN      :4;    <span class="comment">// Event Output Pin</span></div>
<div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;            RegWidth_t PORT     :3;    <span class="comment">// Event Output Port</span></div>
<div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;            RegWidth_t EVOE     :1;    <span class="comment">// Event Output Enable</span></div>
<div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;            RegWidth_t          :24;   <span class="comment">// Reserved</span></div>
<div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;        };</div>
<div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;        RegWidth_t registerVal;  <span class="comment">//  Register value</span></div>
<div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;    } <a class="code" href="unionstm32_1_1registers_1_1afio_1_1AfioRegDef_1_1EVCR.html">EVCR</a>;                     <span class="comment">//  Event Output Configuration Register</span></div>
<div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160; </div>
<div class="line"><a name="l00317"></a><span class="lineno"><a class="line" href="unionstm32_1_1registers_1_1afio_1_1AfioRegDef_1_1MAPR.html">  317</a></span>&#160;    <span class="keyword">union </span><a class="code" href="unionstm32_1_1registers_1_1afio_1_1AfioRegDef_1_1MAPR.html">MAPR</a> {</div>
<div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;        <span class="keyword">struct </span>{</div>
<div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;            RegWidth_t SPI1_REMAP           :1;  <span class="comment">// SPI1 remapping</span></div>
<div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;            RegWidth_t I2C1_REMAP           :1;  <span class="comment">// I2C1 remapping</span></div>
<div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;            RegWidth_t USART1_REMAP         :1;  <span class="comment">// USART1 remapping</span></div>
<div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;            RegWidth_t USART2_REMAP         :1;  <span class="comment">// USART2 remapping</span></div>
<div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;            RegWidth_t USART3_REMAP         :2;  <span class="comment">// USART3 remapping</span></div>
<div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;            RegWidth_t TIM1_REMAP           :2;  <span class="comment">// TIM1 remapping</span></div>
<div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;            RegWidth_t TIM2_REMAP           :2;  <span class="comment">// TIM2 remapping</span></div>
<div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;            RegWidth_t TIM3_REMAP           :2;  <span class="comment">// TIM3 remapping</span></div>
<div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;            RegWidth_t TIM4_REMAP           :1;  <span class="comment">// TIM4 remapping</span></div>
<div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;            RegWidth_t CAN_REMAP            :2;  <span class="comment">// CAN remapping</span></div>
<div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;            RegWidth_t PD01_REMAP           :1;  <span class="comment">// Port D0/Port D1 remapping   // NOLINT</span></div>
<div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;            RegWidth_t TIM5CH4_IREMAP       :1;  <span class="comment">// TIM5 Channel4 Input Capture 4 remapping     // NOLINT</span></div>
<div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;            RegWidth_t ADC1_ETRGINJ_REMAP   :1;  <span class="comment">// ADC1 External Trigger Injected Conversion remapping     // NOLINT</span></div>
<div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;            RegWidth_t ADC1_ETRGREG_REMAP   :1;  <span class="comment">// ADC1 External Trigger Regular Conversion remapping      // NOLINT</span></div>
<div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;            RegWidth_t ADC2_ETRGINJ_REMAP   :1;  <span class="comment">// ADC2 External Trigger Injected Conversion remapping     // NOLINT</span></div>
<div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;            RegWidth_t ADC2_ETRGREG_REMAP   :1;  <span class="comment">// ADC2 External Trigger Regular Conversion remapping      // NOLINT</span></div>
<div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;            RegWidth_t                      :3;  <span class="comment">// Reserved</span></div>
<div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;            RegWidth_t SWJ_CFG              :3;  <span class="comment">// Serial Wire JTAG configuration   // NOLINT</span></div>
<div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;            RegWidth_t                      :5;  <span class="comment">// Reserved</span></div>
<div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;        };</div>
<div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;        RegWidth_t registerVal;  <span class="comment">// Register value</span></div>
<div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;    } <a class="code" href="unionstm32_1_1registers_1_1afio_1_1AfioRegDef_1_1MAPR.html">MAPR</a>;  <span class="comment">// AF remap and debug I/O configuration register</span></div>
<div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160; </div>
<div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;    RegWidth_t EXTICRx[4];  <span class="comment">// External interrupt configuration register x</span></div>
<div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160; </div>
<div class="line"><a name="l00344"></a><span class="lineno"><a class="line" href="unionstm32_1_1registers_1_1afio_1_1AfioRegDef_1_1MAPR2.html">  344</a></span>&#160;    <span class="keyword">union </span><a class="code" href="unionstm32_1_1registers_1_1afio_1_1AfioRegDef_1_1MAPR2.html">MAPR2</a> {</div>
<div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;        <span class="keyword">struct </span>{</div>
<div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;            RegWidth_t                      :5;  <span class="comment">// Reserved</span></div>
<div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;            RegWidth_t TIM9_REMAP           :1;  <span class="comment">// TIM9 remapping</span></div>
<div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;            RegWidth_t TIM10_REMAP          :1;  <span class="comment">// TIM10 remapping</span></div>
<div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;            RegWidth_t TIM11_REMAP          :1;  <span class="comment">// TIM11 remapping</span></div>
<div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;            RegWidth_t TIM13_REMAP          :1;  <span class="comment">// TIM13 remapping</span></div>
<div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;            RegWidth_t TIM14_REMAP          :1;  <span class="comment">// TIM14 remapping</span></div>
<div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;            RegWidth_t FSMC_NADV            :1;  <span class="comment">// FSMC NADV signal</span></div>
<div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;            RegWidth_t                      :20;  <span class="comment">// Reserved</span></div>
<div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;        };</div>
<div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;        RegWidth_t registerVal;  <span class="comment">// Register value</span></div>
<div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;    } <a class="code" href="unionstm32_1_1registers_1_1afio_1_1AfioRegDef_1_1MAPR2.html">MAPR2</a>;  <span class="comment">// AF remap and debug I/O configuration register 2</span></div>
<div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;};</div>
<div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160; </div>
<div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;<span class="preprocessor">#define AFIO (reinterpret_cast&lt;volatile AfioRegDef*&gt;(AFIO_BASE_ADDRESS))</span></div>
<div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160; </div>
<div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;}  <span class="comment">// namespace afio</span></div>
<div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;<span class="keyword">namespace </span>systick {</div>
<div class="line"><a name="l00363"></a><span class="lineno"><a class="line" href="structstm32_1_1registers_1_1systick_1_1SystickRegDef.html">  363</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structstm32_1_1registers_1_1systick_1_1SystickRegDef.html">SystickRegDef</a> {</div>
<div class="line"><a name="l00364"></a><span class="lineno"><a class="line" href="unionstm32_1_1registers_1_1systick_1_1SystickRegDef_1_1CTRL.html">  364</a></span>&#160;    <span class="keyword">union </span><a class="code" href="unionstm32_1_1registers_1_1systick_1_1SystickRegDef_1_1CTRL.html">CTRL</a> {</div>
<div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;        <span class="keyword">struct </span>{</div>
<div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;            RegWidth_t ENABLE   :1;   <span class="comment">// Counter enable</span></div>
<div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;            RegWidth_t TICKINT  :1;   <span class="comment">// SysTick exception request enable</span></div>
<div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;            RegWidth_t CLKSOURCE:1;   <span class="comment">// Clock source selection</span></div>
<div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;            RegWidth_t          :13;  <span class="comment">// Reserved</span></div>
<div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;            RegWidth_t COUNTFLAG:1;   <span class="comment">// Counter flag</span></div>
<div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;            RegWidth_t          :15;  <span class="comment">// Reserved</span></div>
<div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;        };</div>
<div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;        RegWidth_t registerVal;  <span class="comment">// CTRL</span></div>
<div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;    }<a class="code" href="unionstm32_1_1registers_1_1systick_1_1SystickRegDef_1_1CTRL.html">CTRL</a>;</div>
<div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160; </div>
<div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;    RegWidth_t LOAD;  <span class="comment">// Reload value</span></div>
<div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;    RegWidth_t VAL;   <span class="comment">// Current value</span></div>
<div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;};</div>
<div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160; </div>
<div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;<span class="preprocessor">#define SYSTICK (reinterpret_cast&lt;volatile SystickRegDef*&gt;(SYSTICK_BASE_ADDRESS))  </span><span class="comment">// NOLINT</span></div>
<div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160; </div>
<div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;}  <span class="comment">// namespace systick</span></div>
<div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;<span class="keyword">namespace </span>spi {</div>
<div class="line"><a name="l00384"></a><span class="lineno"><a class="line" href="structstm32_1_1registers_1_1spi_1_1SpiRegDef.html">  384</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structstm32_1_1registers_1_1spi_1_1SpiRegDef.html">SpiRegDef</a> {</div>
<div class="line"><a name="l00385"></a><span class="lineno"><a class="line" href="unionstm32_1_1registers_1_1spi_1_1SpiRegDef_1_1CR1.html">  385</a></span>&#160;    <span class="keyword">union </span><a class="code" href="unionstm32_1_1registers_1_1spi_1_1SpiRegDef_1_1CR1.html">CR1</a> {</div>
<div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;        <span class="keyword">struct </span>{</div>
<div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;            RegWidth_t CPHA      : 1;   <span class="comment">//  Clock Phase</span></div>
<div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;            RegWidth_t CPOL      : 1;   <span class="comment">//  Clock Polarity</span></div>
<div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;            RegWidth_t MSTR      : 1;   <span class="comment">//  Master Selection</span></div>
<div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;            RegWidth_t BR        : 3;   <span class="comment">//  Baud Rate Control</span></div>
<div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;            RegWidth_t SPE       : 1;   <span class="comment">//  SPI Enable</span></div>
<div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;            RegWidth_t LSBFIRST  : 1;   <span class="comment">//  Frame Format</span></div>
<div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;            RegWidth_t SSI       : 1;   <span class="comment">//  Internal Slave Select</span></div>
<div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;            RegWidth_t SSM       : 1;   <span class="comment">//  Software Slave Management</span></div>
<div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;            RegWidth_t RXONLY    : 1;   <span class="comment">//  Receive Only</span></div>
<div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;            RegWidth_t DFF       : 1;   <span class="comment">//  Data Frame Format</span></div>
<div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;            RegWidth_t CRCNEXT   : 1;   <span class="comment">//  Transmit CRC Next</span></div>
<div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;            RegWidth_t CRCEN     : 1;   <span class="comment">//  Hardware CRC Calculation Enable</span></div>
<div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;            RegWidth_t BIDIOE    : 1;   <span class="comment">//  Output Enable in Bidirectional Mode</span></div>
<div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;            RegWidth_t BIDIMODE  : 1;   <span class="comment">//  Bidirectional Data Mode Enable</span></div>
<div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;            RegWidth_t           : 16;  <span class="comment">//  Reserved</span></div>
<div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;        };</div>
<div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;        RegWidth_t registerVal;  <span class="comment">//  CR1</span></div>
<div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;    }<a class="code" href="unionstm32_1_1registers_1_1spi_1_1SpiRegDef_1_1CR1.html">CR1</a>;</div>
<div class="line"><a name="l00405"></a><span class="lineno"><a class="line" href="unionstm32_1_1registers_1_1spi_1_1SpiRegDef_1_1CR2.html">  405</a></span>&#160;    <span class="keyword">union </span><a class="code" href="unionstm32_1_1registers_1_1spi_1_1SpiRegDef_1_1CR2.html">CR2</a> {</div>
<div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;        <span class="keyword">struct </span>{</div>
<div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;            RegWidth_t RXDMAEN    :1;   <span class="comment">//  Rx buffer DMA enable</span></div>
<div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;            RegWidth_t TXDMAEN    :1;   <span class="comment">//  Tx buffer DMA enable</span></div>
<div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;            RegWidth_t SSOE       :1;   <span class="comment">//  SS output enable</span></div>
<div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;            RegWidth_t            :2;   <span class="comment">//  Reserved</span></div>
<div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;            RegWidth_t ERRIE      :1;   <span class="comment">//  Error interrupt enable</span></div>
<div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;            RegWidth_t RXNEIE     :1;   <span class="comment">//  RX buffer not empty interrupt enable</span></div>
<div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;            RegWidth_t TXEIE      :1;   <span class="comment">//  TX buffer empty interrupt enable</span></div>
<div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;            RegWidth_t            :24;   <span class="comment">//  Reserved bits 15:8</span></div>
<div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;        };</div>
<div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;        RegWidth_t registerVal;  <span class="comment">//  CR2</span></div>
<div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;    }<a class="code" href="unionstm32_1_1registers_1_1spi_1_1SpiRegDef_1_1CR2.html">CR2</a>;</div>
<div class="line"><a name="l00418"></a><span class="lineno"><a class="line" href="unionstm32_1_1registers_1_1spi_1_1SpiRegDef_1_1SR.html">  418</a></span>&#160;    <span class="keyword">union </span><a class="code" href="unionstm32_1_1registers_1_1spi_1_1SpiRegDef_1_1SR.html">SR</a> {</div>
<div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;        <span class="keyword">struct </span>{</div>
<div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;            RegWidth_t RXNE       :1;   <span class="comment">//  Receive buffer not empty</span></div>
<div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;            RegWidth_t TXE        :1;   <span class="comment">//  Transmit buffer empty</span></div>
<div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;            RegWidth_t CHSIDE     :1;   <span class="comment">//  Channel side</span></div>
<div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;            RegWidth_t UDR        :1;   <span class="comment">//  Underrun flag</span></div>
<div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;            RegWidth_t CRCERR     :1;   <span class="comment">//  CRC error flag</span></div>
<div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;            RegWidth_t MODF       :1;   <span class="comment">//  Mode fault</span></div>
<div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;            RegWidth_t OVR        :1;   <span class="comment">//  Overrun flag</span></div>
<div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;            RegWidth_t BSY        :1;   <span class="comment">//  Busy flag</span></div>
<div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;            RegWidth_t            :24;   <span class="comment">//  Reserved bits 15:8</span></div>
<div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;        };</div>
<div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;        RegWidth_t registerVal;  <span class="comment">// SR</span></div>
<div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;    }<a class="code" href="unionstm32_1_1registers_1_1spi_1_1SpiRegDef_1_1SR.html">SR</a>;</div>
<div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;    RegWidth_t DR;</div>
<div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;    RegWidth_t CRC;</div>
<div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;    RegWidth_t RXCRCR;</div>
<div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;    RegWidth_t TXCRCR;</div>
<div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;};</div>
<div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;<span class="preprocessor">#define SPI1 (reinterpret_cast&lt;volatile SpiRegDef*&gt;(SPI1_BASE_ADDRESS))</span></div>
<div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;<span class="preprocessor">#define SPI2 (reinterpret_cast&lt;volatile SpiRegDef*&gt;(SPI2_BASE_ADDRESS))</span></div>
<div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;}  <span class="comment">// namespace spi</span></div>
<div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;<span class="keyword">namespace </span>usart {</div>
<div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160; </div>
<div class="line"><a name="l00442"></a><span class="lineno"><a class="line" href="structstm32_1_1registers_1_1usart_1_1UsartRegDef.html">  442</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structstm32_1_1registers_1_1usart_1_1UsartRegDef.html">UsartRegDef</a> {</div>
<div class="line"><a name="l00443"></a><span class="lineno"><a class="line" href="unionstm32_1_1registers_1_1usart_1_1UsartRegDef_1_1SR.html">  443</a></span>&#160;    <span class="keyword">union </span><a class="code" href="unionstm32_1_1registers_1_1usart_1_1UsartRegDef_1_1SR.html">SR</a> {</div>
<div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;        <span class="keyword">struct </span>{</div>
<div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;            RegWidth_t PE   : 1;</div>
<div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;            RegWidth_t FE   : 1;</div>
<div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;            RegWidth_t NE   : 1;</div>
<div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;            RegWidth_t ORE  : 1;</div>
<div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;            RegWidth_t IDEL : 1;</div>
<div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;            RegWidth_t RXNE : 1;</div>
<div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;            RegWidth_t TC   : 1;</div>
<div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;            RegWidth_t TXE  : 1;</div>
<div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;            RegWidth_t LBD  : 1;</div>
<div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;            RegWidth_t CTS  : 1;</div>
<div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;            RegWidth_t      : 22;</div>
<div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;        };</div>
<div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;        RegWidth_t registerVal;</div>
<div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;    }<a class="code" href="unionstm32_1_1registers_1_1usart_1_1UsartRegDef_1_1SR.html">SR</a>;</div>
<div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160; </div>
<div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;    RegWidth_t DR;</div>
<div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160; </div>
<div class="line"><a name="l00462"></a><span class="lineno"><a class="line" href="unionstm32_1_1registers_1_1usart_1_1UsartRegDef_1_1BRR.html">  462</a></span>&#160;    <span class="keyword">union </span><a class="code" href="unionstm32_1_1registers_1_1usart_1_1UsartRegDef_1_1BRR.html">BRR</a> {</div>
<div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;        <span class="keyword">struct </span>{</div>
<div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;            RegWidth_t DIV_Fraction : 4;</div>
<div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;            RegWidth_t DIV_Mantissa : 12;</div>
<div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;            RegWidth_t              : 16;</div>
<div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;        };</div>
<div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;        RegWidth_t registerVal;</div>
<div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;    }<a class="code" href="unionstm32_1_1registers_1_1usart_1_1UsartRegDef_1_1BRR.html">BRR</a>;</div>
<div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160; </div>
<div class="line"><a name="l00471"></a><span class="lineno"><a class="line" href="unionstm32_1_1registers_1_1usart_1_1UsartRegDef_1_1CR1.html">  471</a></span>&#160;    <span class="keyword">union </span><a class="code" href="unionstm32_1_1registers_1_1usart_1_1UsartRegDef_1_1CR1.html">CR1</a> {</div>
<div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;        <span class="keyword">struct </span>{</div>
<div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;            RegWidth_t SBK    : 1;</div>
<div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;            RegWidth_t RWU    : 1;</div>
<div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;            RegWidth_t RE_TE  : 2;</div>
<div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;            RegWidth_t IDELIE : 1;</div>
<div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;            RegWidth_t RXNEIE : 1;</div>
<div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;            RegWidth_t TCIE   : 1;</div>
<div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;            RegWidth_t TXEIE  : 1;</div>
<div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;            RegWidth_t PEIE   : 1;</div>
<div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;            RegWidth_t PS_PCE : 2;</div>
<div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;            RegWidth_t WAKE   : 1;</div>
<div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;            RegWidth_t M      : 1;</div>
<div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;            RegWidth_t UE     : 1;</div>
<div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;            RegWidth_t        : 18;</div>
<div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;        };</div>
<div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;        RegWidth_t registerVal;</div>
<div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;    }<a class="code" href="unionstm32_1_1registers_1_1usart_1_1UsartRegDef_1_1CR1.html">CR1</a>;</div>
<div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160; </div>
<div class="line"><a name="l00490"></a><span class="lineno"><a class="line" href="unionstm32_1_1registers_1_1usart_1_1UsartRegDef_1_1CR2.html">  490</a></span>&#160;    <span class="keyword">union </span><a class="code" href="unionstm32_1_1registers_1_1usart_1_1UsartRegDef_1_1CR2.html">CR2</a> {</div>
<div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;        <span class="keyword">struct </span>{</div>
<div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;            RegWidth_t ADD    : 4;</div>
<div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;            RegWidth_t        : 1;</div>
<div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;            RegWidth_t LBDL   : 1;</div>
<div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;            RegWidth_t LBDLIE : 1;</div>
<div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;            RegWidth_t        : 1;</div>
<div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;            RegWidth_t LBCL   : 1;</div>
<div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;            RegWidth_t CPHA   : 1;</div>
<div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;            RegWidth_t CPOL   : 1;</div>
<div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;            RegWidth_t CLKEN  : 1;</div>
<div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;            RegWidth_t STOP   : 2;</div>
<div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;            RegWidth_t LINEN  : 1;</div>
<div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;            RegWidth_t        : 17;</div>
<div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;        };</div>
<div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;        RegWidth_t registerVal;</div>
<div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;    }<a class="code" href="unionstm32_1_1registers_1_1usart_1_1UsartRegDef_1_1CR2.html">CR2</a>;</div>
<div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160; </div>
<div class="line"><a name="l00508"></a><span class="lineno"><a class="line" href="unionstm32_1_1registers_1_1usart_1_1UsartRegDef_1_1CR3.html">  508</a></span>&#160;    <span class="keyword">union </span><a class="code" href="unionstm32_1_1registers_1_1usart_1_1UsartRegDef_1_1CR3.html">CR3</a> {</div>
<div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;        <span class="keyword">struct </span>{</div>
<div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;            RegWidth_t EIE        : 1;</div>
<div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;            RegWidth_t IREN       : 1;</div>
<div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;            RegWidth_t IRLP       : 1;</div>
<div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;            RegWidth_t HDSEL      : 1;</div>
<div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;            RegWidth_t NACK       : 1;</div>
<div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;            RegWidth_t SCEN       : 1;</div>
<div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;            RegWidth_t DMAR       : 1;</div>
<div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;            RegWidth_t DMAT       : 1;</div>
<div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;            RegWidth_t RTSE_CTSE  : 2;</div>
<div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;            RegWidth_t CTSIE      : 1;</div>
<div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;            RegWidth_t            : 21;</div>
<div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;        };</div>
<div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;        RegWidth_t registerVal;</div>
<div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;    }<a class="code" href="unionstm32_1_1registers_1_1usart_1_1UsartRegDef_1_1CR3.html">CR3</a>;</div>
<div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;    RegWidth_t GTPR;</div>
<div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;};</div>
<div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160; </div>
<div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;<span class="preprocessor">#define USART1 (reinterpret_cast&lt;volatile UsartRegDef*&gt;(USART1_BASE_ADDRESS))</span></div>
<div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;<span class="preprocessor">#define USART2 (reinterpret_cast&lt;volatile UsartRegDef*&gt;(USART2_BASE_ADDRESS))</span></div>
<div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;<span class="preprocessor">#define USART3 (reinterpret_cast&lt;volatile UsartRegDef*&gt;(USART3_BASE_ADDRESS))</span></div>
<div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160; </div>
<div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;}  <span class="comment">// namespace usart</span></div>
<div class="line"><a name="l00536"></a><span class="lineno"><a class="line" href="namespacestm32_1_1registers_1_1exti.html">  536</a></span>&#160;<span class="comment"></span><span class="keyword">namespace </span>exti {</div>
<div class="line"><a name="l00537"></a><span class="lineno"><a class="line" href="structstm32_1_1registers_1_1exti_1_1EXTIRegDef.html">  537</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structstm32_1_1registers_1_1exti_1_1EXTIRegDef.html">EXTIRegDef</a> {</div>
<div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;    RegWidth_t IMR;    <span class="comment">// Interrupt mask register</span></div>
<div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;    RegWidth_t EMR;    <span class="comment">// Event mask register</span></div>
<div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;    RegWidth_t RTSR;   <span class="comment">// Rising trigger selection register</span></div>
<div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;    RegWidth_t FTSR;   <span class="comment">// Falling trigger selection register</span></div>
<div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;    RegWidth_t SWIER;  <span class="comment">// Software interrupt event register</span></div>
<div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;    RegWidth_t PR;     <span class="comment">// Pending register</span></div>
<div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;};</div>
<div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160; </div>
<div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;<span class="preprocessor">#define EXTI (reinterpret_cast&lt;volatile EXTIRegDef*&gt;(EXTI_BASE_ADDRESS))</span></div>
<div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160; </div>
<div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;}  <span class="comment">// namespace exti</span></div>
<div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;<span class="keyword">namespace </span>wwdg {</div>
<div class="line"><a name="l00550"></a><span class="lineno"><a class="line" href="structstm32_1_1registers_1_1wwdg_1_1WWDGRegDef.html">  550</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structstm32_1_1registers_1_1wwdg_1_1WWDGRegDef.html">WWDGRegDef</a> {</div>
<div class="line"><a name="l00551"></a><span class="lineno"><a class="line" href="unionstm32_1_1registers_1_1wwdg_1_1WWDGRegDef_1_1CR.html">  551</a></span>&#160;    <span class="keyword">union </span><a class="code" href="unionstm32_1_1registers_1_1wwdg_1_1WWDGRegDef_1_1CR.html">CR</a> {</div>
<div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;        <span class="keyword">struct </span>{</div>
<div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;            RegWidth_t T     : 7;   <span class="comment">// 7-bit counter (MSB to LSB)</span></div>
<div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;            RegWidth_t WDGA  : 1;   <span class="comment">// Activation bit</span></div>
<div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;            RegWidth_t       : 24;  <span class="comment">// Reserved</span></div>
<div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;        };</div>
<div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;        RegWidth_t registerVal;</div>
<div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;    } <a class="code" href="unionstm32_1_1registers_1_1wwdg_1_1WWDGRegDef_1_1CR.html">CR</a>;</div>
<div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160; </div>
<div class="line"><a name="l00560"></a><span class="lineno"><a class="line" href="unionstm32_1_1registers_1_1wwdg_1_1WWDGRegDef_1_1CFR.html">  560</a></span>&#160;    <span class="keyword">union </span><a class="code" href="unionstm32_1_1registers_1_1wwdg_1_1WWDGRegDef_1_1CFR.html">CFR</a> {</div>
<div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;        <span class="keyword">struct </span>{</div>
<div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;            RegWidth_t W     : 7;   <span class="comment">// 7-bit window value</span></div>
<div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;            RegWidth_t WDGTB : 2;   <span class="comment">// Timer Base</span></div>
<div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;            RegWidth_t EWI   : 1;   <span class="comment">// Early Wakeup Interrupt</span></div>
<div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;            RegWidth_t       : 22;  <span class="comment">// Reserved</span></div>
<div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;        };</div>
<div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;        RegWidth_t registerVal;</div>
<div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;    } <a class="code" href="unionstm32_1_1registers_1_1wwdg_1_1WWDGRegDef_1_1CFR.html">CFR</a>;</div>
<div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160; </div>
<div class="line"><a name="l00570"></a><span class="lineno"><a class="line" href="unionstm32_1_1registers_1_1wwdg_1_1WWDGRegDef_1_1SR.html">  570</a></span>&#160;    <span class="keyword">union </span><a class="code" href="unionstm32_1_1registers_1_1wwdg_1_1WWDGRegDef_1_1SR.html">SR</a> {</div>
<div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;        <span class="keyword">struct </span>{</div>
<div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;            RegWidth_t EWIF  : 1;   <span class="comment">// Early Wakeup Interrupt Flag</span></div>
<div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;            RegWidth_t       : 31;  <span class="comment">// Reserved</span></div>
<div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;        };</div>
<div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;        RegWidth_t registerVal;</div>
<div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;    } <a class="code" href="unionstm32_1_1registers_1_1wwdg_1_1WWDGRegDef_1_1SR.html">SR</a>;</div>
<div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;};</div>
<div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160; </div>
<div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;<span class="preprocessor">#define WWDG (reinterpret_cast&lt;volatile WWDGRegDef*&gt;(WWDG_BASE_ADDRESS))</span></div>
<div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;}  <span class="comment">// namespace wwdg</span></div>
<div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160; </div>
<div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;<span class="keyword">namespace </span>rtc {</div>
<div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160; </div>
<div class="line"><a name="l00584"></a><span class="lineno"><a class="line" href="structstm32_1_1registers_1_1rtc_1_1RtcRegDef.html">  584</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structstm32_1_1registers_1_1rtc_1_1RtcRegDef.html">RtcRegDef</a> {</div>
<div class="line"><a name="l00585"></a><span class="lineno"><a class="line" href="unionstm32_1_1registers_1_1rtc_1_1RtcRegDef_1_1CRL.html">  585</a></span>&#160;    <span class="keyword">union </span><a class="code" href="unionstm32_1_1registers_1_1rtc_1_1RtcRegDef_1_1CRL.html">CRL</a> {</div>
<div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;        <span class="keyword">struct </span>{</div>
<div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;            RegWidth_t SECF     : 1;    <span class="comment">// Second flag</span></div>
<div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;            RegWidth_t ALRF     : 1;    <span class="comment">// Alarm flag</span></div>
<div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;            RegWidth_t OWF      : 1;    <span class="comment">// Overflow flag</span></div>
<div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;            RegWidth_t RSF      : 1;    <span class="comment">// Registers synchronized flag</span></div>
<div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;            RegWidth_t CNF      : 1;    <span class="comment">// Configuration flag</span></div>
<div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;            RegWidth_t RTOFF    : 1;    <span class="comment">// RTC operation OFF flag</span></div>
<div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;            RegWidth_t reserved : 26;   <span class="comment">// Reserved bits</span></div>
<div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;        };</div>
<div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;        RegWidth_t registerVal;</div>
<div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;    } <a class="code" href="unionstm32_1_1registers_1_1rtc_1_1RtcRegDef_1_1CRL.html">CRL</a>;</div>
<div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;    </div>
<div class="line"><a name="l00598"></a><span class="lineno"><a class="line" href="unionstm32_1_1registers_1_1rtc_1_1RtcRegDef_1_1CRH.html">  598</a></span>&#160;    <span class="keyword">union </span><a class="code" href="unionstm32_1_1registers_1_1rtc_1_1RtcRegDef_1_1CRH.html">CRH</a> {</div>
<div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;        <span class="keyword">struct </span>{</div>
<div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;            RegWidth_t SECIE    : 1;   <span class="comment">// Second interrupt enable</span></div>
<div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;            RegWidth_t ALRIE    : 1;   <span class="comment">// Alarm interrupt enable</span></div>
<div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;            RegWidth_t OWIE     : 1;   <span class="comment">// Overflow interrupt enable</span></div>
<div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;            RegWidth_t reserved : 29;  <span class="comment">// Reserved bits</span></div>
<div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;        };</div>
<div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;        RegWidth_t registerVal;</div>
<div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;    } <a class="code" href="unionstm32_1_1registers_1_1rtc_1_1RtcRegDef_1_1CRH.html">CRH</a>;</div>
<div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;    </div>
<div class="line"><a name="l00608"></a><span class="lineno"><a class="line" href="unionstm32_1_1registers_1_1rtc_1_1RtcRegDef_1_1PRLH.html">  608</a></span>&#160;    <span class="keyword">union </span><a class="code" href="unionstm32_1_1registers_1_1rtc_1_1RtcRegDef_1_1PRLH.html">PRLH</a> {</div>
<div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;        <span class="keyword">struct </span>{</div>
<div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;            RegWidth_t PRL      : 4;    <span class="comment">// RTC Prescaler Load Register High</span></div>
<div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;            RegWidth_t reserved : 28;   <span class="comment">// Reserved bits</span></div>
<div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;        };</div>
<div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;        RegWidth_t registerVal;</div>
<div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;    } <a class="code" href="unionstm32_1_1registers_1_1rtc_1_1RtcRegDef_1_1PRLH.html">PRLH</a>;</div>
<div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;    </div>
<div class="line"><a name="l00616"></a><span class="lineno"><a class="line" href="unionstm32_1_1registers_1_1rtc_1_1RtcRegDef_1_1PRLL.html">  616</a></span>&#160;    <span class="keyword">union </span><a class="code" href="unionstm32_1_1registers_1_1rtc_1_1RtcRegDef_1_1PRLL.html">PRLL</a> {</div>
<div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;        <span class="keyword">struct </span>{</div>
<div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;            RegWidth_t PRL      : 16;   <span class="comment">// RTC Prescaler Load Register Low</span></div>
<div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;            RegWidth_t reserved : 16;   <span class="comment">// Reserved bits</span></div>
<div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;        };</div>
<div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;        RegWidth_t registerVal;</div>
<div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;    } <a class="code" href="unionstm32_1_1registers_1_1rtc_1_1RtcRegDef_1_1PRLL.html">PRLL</a>;</div>
<div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;    </div>
<div class="line"><a name="l00624"></a><span class="lineno"><a class="line" href="unionstm32_1_1registers_1_1rtc_1_1RtcRegDef_1_1DIVH.html">  624</a></span>&#160;    <span class="keyword">union </span><a class="code" href="unionstm32_1_1registers_1_1rtc_1_1RtcRegDef_1_1DIVH.html">DIVH</a> {</div>
<div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;        <span class="keyword">struct </span>{</div>
<div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;            RegWidth_t DIV      :  4;   <span class="comment">// RTC Clock Divider High</span></div>
<div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;            RegWidth_t reserved : 28;   <span class="comment">// Reserved bits</span></div>
<div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;        };</div>
<div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;        RegWidth_t registerVal;</div>
<div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;    } <a class="code" href="unionstm32_1_1registers_1_1rtc_1_1RtcRegDef_1_1DIVH.html">DIVH</a>;</div>
<div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;    </div>
<div class="line"><a name="l00632"></a><span class="lineno"><a class="line" href="unionstm32_1_1registers_1_1rtc_1_1RtcRegDef_1_1DIVL.html">  632</a></span>&#160;    <span class="keyword">union </span><a class="code" href="unionstm32_1_1registers_1_1rtc_1_1RtcRegDef_1_1DIVL.html">DIVL</a> {</div>
<div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;        <span class="keyword">struct </span>{</div>
<div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;            RegWidth_t DIV      : 16;   <span class="comment">// RTC Clock Divider Low</span></div>
<div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;            RegWidth_t reserved : 16;   <span class="comment">// Reserved bits</span></div>
<div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;        };</div>
<div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;        RegWidth_t registerVal;</div>
<div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;    } <a class="code" href="unionstm32_1_1registers_1_1rtc_1_1RtcRegDef_1_1DIVL.html">DIVL</a>;</div>
<div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;    </div>
<div class="line"><a name="l00640"></a><span class="lineno"><a class="line" href="unionstm32_1_1registers_1_1rtc_1_1RtcRegDef_1_1CNTH.html">  640</a></span>&#160;    <span class="keyword">union </span><a class="code" href="unionstm32_1_1registers_1_1rtc_1_1RtcRegDef_1_1CNTH.html">CNTH</a> {</div>
<div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;        <span class="keyword">struct </span>{</div>
<div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;            RegWidth_t CNT      : 16;    <span class="comment">// RTC Counter Register High</span></div>
<div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;            RegWidth_t reserved : 16;    <span class="comment">// Reserved bits</span></div>
<div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;        };</div>
<div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;        RegWidth_t registerVal;</div>
<div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;    } <a class="code" href="unionstm32_1_1registers_1_1rtc_1_1RtcRegDef_1_1CNTH.html">CNTH</a>;</div>
<div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;    </div>
<div class="line"><a name="l00648"></a><span class="lineno"><a class="line" href="unionstm32_1_1registers_1_1rtc_1_1RtcRegDef_1_1CNTL.html">  648</a></span>&#160;    <span class="keyword">union </span><a class="code" href="unionstm32_1_1registers_1_1rtc_1_1RtcRegDef_1_1CNTL.html">CNTL</a> {</div>
<div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;        <span class="keyword">struct </span>{</div>
<div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;            RegWidth_t CNT      : 16;    <span class="comment">// RTC Counter Register Low</span></div>
<div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;            RegWidth_t reserved : 16;    <span class="comment">// Reserved bits</span></div>
<div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;        };</div>
<div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;        RegWidth_t registerVal;</div>
<div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;    } <a class="code" href="unionstm32_1_1registers_1_1rtc_1_1RtcRegDef_1_1CNTL.html">CNTL</a>;</div>
<div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;    </div>
<div class="line"><a name="l00656"></a><span class="lineno"><a class="line" href="unionstm32_1_1registers_1_1rtc_1_1RtcRegDef_1_1ALRH.html">  656</a></span>&#160;    <span class="keyword">union </span><a class="code" href="unionstm32_1_1registers_1_1rtc_1_1RtcRegDef_1_1ALRH.html">ALRH</a> {</div>
<div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;        <span class="keyword">struct </span>{</div>
<div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;            RegWidth_t ALR      : 16;    <span class="comment">// RTC Alarm Register High</span></div>
<div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;            RegWidth_t reserved : 16;    <span class="comment">// Reserved bits</span></div>
<div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;        };</div>
<div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;        RegWidth_t registerVal;</div>
<div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;    } <a class="code" href="unionstm32_1_1registers_1_1rtc_1_1RtcRegDef_1_1ALRH.html">ALRH</a>;</div>
<div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;    </div>
<div class="line"><a name="l00664"></a><span class="lineno"><a class="line" href="unionstm32_1_1registers_1_1rtc_1_1RtcRegDef_1_1ALRL.html">  664</a></span>&#160;    <span class="keyword">union </span><a class="code" href="unionstm32_1_1registers_1_1rtc_1_1RtcRegDef_1_1ALRL.html">ALRL</a> {</div>
<div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;        <span class="keyword">struct </span>{</div>
<div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;            RegWidth_t ALR      : 16;    <span class="comment">// RTC Alarm Register Low</span></div>
<div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;            RegWidth_t reserved : 16;    <span class="comment">// Reserved bits</span></div>
<div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;        };</div>
<div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;        RegWidth_t registerVal;</div>
<div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;    } <a class="code" href="unionstm32_1_1registers_1_1rtc_1_1RtcRegDef_1_1ALRL.html">ALRL</a>;</div>
<div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;};</div>
<div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;<span class="preprocessor">#define RTC (reinterpret_cast&lt;volatile RtcRegDef*&gt;(RTC_BASE_ADDRESS))</span></div>
<div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;}  <span class="comment">// namespace rtc</span></div>
<div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160; </div>
<div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;<span class="keyword">namespace </span>adc {</div>
<div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160; </div>
<div class="line"><a name="l00677"></a><span class="lineno"><a class="line" href="structstm32_1_1registers_1_1adc_1_1ADCRegDef.html">  677</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structstm32_1_1registers_1_1adc_1_1ADCRegDef.html">ADCRegDef</a> {</div>
<div class="line"><a name="l00678"></a><span class="lineno"><a class="line" href="unionstm32_1_1registers_1_1adc_1_1ADCRegDef_1_1SR.html">  678</a></span>&#160;        <span class="keyword">union </span><a class="code" href="unionstm32_1_1registers_1_1adc_1_1ADCRegDef_1_1SR.html">SR</a> {</div>
<div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;        <span class="keyword">struct </span>{</div>
<div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;            RegWidth_t AWD   : 1;</div>
<div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;            RegWidth_t EOC   : 1;</div>
<div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;            RegWidth_t JEOC  : 1;</div>
<div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;            RegWidth_t JSTRT : 1;</div>
<div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;            RegWidth_t STRT  : 1;</div>
<div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;            RegWidth_t       : 27;</div>
<div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;        };</div>
<div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;        RegWidth_t registerVal;</div>
<div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;    } <a class="code" href="unionstm32_1_1registers_1_1adc_1_1ADCRegDef_1_1SR.html">SR</a>;</div>
<div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160; </div>
<div class="line"><a name="l00690"></a><span class="lineno"><a class="line" href="unionstm32_1_1registers_1_1adc_1_1ADCRegDef_1_1CR1.html">  690</a></span>&#160;    <span class="keyword">union </span><a class="code" href="unionstm32_1_1registers_1_1adc_1_1ADCRegDef_1_1CR1.html">CR1</a> {</div>
<div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;        <span class="keyword">struct </span>{</div>
<div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;            RegWidth_t AWDCH  : 5;</div>
<div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;            RegWidth_t EOCIE  : 1;</div>
<div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;            RegWidth_t AWDIE  : 1;</div>
<div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;            RegWidth_t JEOCIE : 1;</div>
<div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;            RegWidth_t SCAN   : 1;</div>
<div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;            RegWidth_t AWDSGL : 1;</div>
<div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;            RegWidth_t JAUTO  : 1;</div>
<div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;            RegWidth_t DISCEN : 1;</div>
<div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;            RegWidth_t JDISCEN: 1;</div>
<div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;            RegWidth_t DISCNUM: 3;</div>
<div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;            RegWidth_t DUALMOD: 4;</div>
<div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;            RegWidth_t        : 2;</div>
<div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;            RegWidth_t JAWDEN : 1;</div>
<div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;            RegWidth_t AWDEN  : 1;</div>
<div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;            RegWidth_t        : 8;</div>
<div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;        };</div>
<div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;        RegWidth_t registerVal;</div>
<div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;    }<a class="code" href="unionstm32_1_1registers_1_1adc_1_1ADCRegDef_1_1CR1.html">CR1</a>;</div>
<div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160; </div>
<div class="line"><a name="l00711"></a><span class="lineno"><a class="line" href="unionstm32_1_1registers_1_1adc_1_1ADCRegDef_1_1CR2.html">  711</a></span>&#160;    <span class="keyword">union </span><a class="code" href="unionstm32_1_1registers_1_1adc_1_1ADCRegDef_1_1CR2.html">CR2</a> {</div>
<div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;        <span class="keyword">struct </span>{</div>
<div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;            RegWidth_t ADON   : 1;</div>
<div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;            RegWidth_t CONT   : 1;</div>
<div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;            RegWidth_t CAL    : 1;</div>
<div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;            RegWidth_t RSTCAL : 1;</div>
<div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;            RegWidth_t        : 4;</div>
<div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;            RegWidth_t DMA    : 1;</div>
<div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;            RegWidth_t        : 2;</div>
<div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;            RegWidth_t ALIGN  : 1;</div>
<div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;            RegWidth_t JEXTSEL: 3;</div>
<div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;            RegWidth_t JEXTTRIG: 1;</div>
<div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;            RegWidth_t        : 1;</div>
<div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;            RegWidth_t EXTSEL : 3;</div>
<div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;            RegWidth_t EXTTRIG: 1;</div>
<div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;            RegWidth_t JSWSTART: 1;</div>
<div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;            RegWidth_t SWSTART: 1;</div>
<div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;            RegWidth_t TSVREFE: 1;</div>
<div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;            RegWidth_t        : 8;</div>
<div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;        };</div>
<div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;        RegWidth_t registerVal;</div>
<div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;    }<a class="code" href="unionstm32_1_1registers_1_1adc_1_1ADCRegDef_1_1CR2.html">CR2</a>;</div>
<div class="line"><a name="l00733"></a><span class="lineno"><a class="line" href="unionstm32_1_1registers_1_1adc_1_1ADCRegDef_1_1SMPR1.html">  733</a></span>&#160;    <span class="keyword">union </span><a class="code" href="unionstm32_1_1registers_1_1adc_1_1ADCRegDef_1_1SMPR1.html">SMPR1</a> {</div>
<div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;        <span class="keyword">struct </span>{</div>
<div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;            RegWidth_t SMP10 : 3;</div>
<div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;            RegWidth_t SMP11 : 3;</div>
<div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;            RegWidth_t SMP12 : 3;</div>
<div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;            RegWidth_t SMP13 : 3;</div>
<div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;            RegWidth_t SMP14 : 3;</div>
<div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;            RegWidth_t SMP15 : 3;</div>
<div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;            RegWidth_t SMP16 : 3;</div>
<div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;            RegWidth_t SMP17 : 3;</div>
<div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;            RegWidth_t       : 8;</div>
<div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;        };</div>
<div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;        RegWidth_t registerVal;</div>
<div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;    }<a class="code" href="unionstm32_1_1registers_1_1adc_1_1ADCRegDef_1_1SMPR1.html">SMPR1</a>;</div>
<div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160; </div>
<div class="line"><a name="l00748"></a><span class="lineno"><a class="line" href="unionstm32_1_1registers_1_1adc_1_1ADCRegDef_1_1SMPR2.html">  748</a></span>&#160;    <span class="keyword">union </span><a class="code" href="unionstm32_1_1registers_1_1adc_1_1ADCRegDef_1_1SMPR2.html">SMPR2</a> {</div>
<div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;        <span class="keyword">struct </span>{</div>
<div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;            RegWidth_t SMP0  : 3;</div>
<div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;            RegWidth_t SMP1  : 3;</div>
<div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;            RegWidth_t SMP2  : 3;</div>
<div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;            RegWidth_t SMP3  : 3;</div>
<div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;            RegWidth_t SMP4  : 3;</div>
<div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;            RegWidth_t SMP5  : 3;</div>
<div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;            RegWidth_t SMP6  : 3;</div>
<div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;            RegWidth_t SMP7  : 3;</div>
<div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;            RegWidth_t SMP8  : 3;</div>
<div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;            RegWidth_t SMP9  : 3;</div>
<div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;            RegWidth_t       : 2;</div>
<div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;        };</div>
<div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;        RegWidth_t registerVal;</div>
<div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;    }<a class="code" href="unionstm32_1_1registers_1_1adc_1_1ADCRegDef_1_1SMPR2.html">SMPR2</a>;</div>
<div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;    RegWidth_t JOFR1;   <span class="comment">// Injected Channel Data Offset Register 1</span></div>
<div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;    RegWidth_t JOFR2;   <span class="comment">// Injected Channel Data Offset Register 2</span></div>
<div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;    RegWidth_t JOFR3;   <span class="comment">// Injected Channel Data Offset Register 3</span></div>
<div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;    RegWidth_t JOFR4;   <span class="comment">// Injected Channel Data Offset Register 4</span></div>
<div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;    RegWidth_t HTR;     <span class="comment">// Watchdog Higher Threshold Register</span></div>
<div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;    RegWidth_t LTR;     <span class="comment">// Watchdog Lower Threshold Register</span></div>
<div class="line"><a name="l00770"></a><span class="lineno"><a class="line" href="unionstm32_1_1registers_1_1adc_1_1ADCRegDef_1_1SQR1.html">  770</a></span>&#160;    <span class="keyword">union </span><a class="code" href="unionstm32_1_1registers_1_1adc_1_1ADCRegDef_1_1SQR1.html">SQR1</a> {</div>
<div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;        <span class="keyword">struct </span>{</div>
<div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;            RegWidth_t SQ13 : 5;</div>
<div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;            RegWidth_t SQ14 : 5;</div>
<div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;            RegWidth_t SQ15 : 5;</div>
<div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;            RegWidth_t SQ16 : 5;</div>
<div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;            RegWidth_t L    : 4;</div>
<div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;            RegWidth_t      : 8;</div>
<div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;        };</div>
<div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;        RegWidth_t registerVal;</div>
<div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;    }<a class="code" href="unionstm32_1_1registers_1_1adc_1_1ADCRegDef_1_1SQR1.html">SQR1</a>;</div>
<div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;    RegWidth_t SQR2;    <span class="comment">// Regular Sequence Register 2</span></div>
<div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;    RegWidth_t SQR3;    <span class="comment">// Regular Sequence Register 3</span></div>
<div class="line"><a name="l00783"></a><span class="lineno"><a class="line" href="unionstm32_1_1registers_1_1adc_1_1ADCRegDef_1_1JSQR.html">  783</a></span>&#160;    <span class="keyword">union </span><a class="code" href="unionstm32_1_1registers_1_1adc_1_1ADCRegDef_1_1JSQR.html">JSQR</a> {</div>
<div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;        <span class="keyword">struct </span>{</div>
<div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;            RegWidth_t JSQ1 : 5;</div>
<div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;            RegWidth_t JSQ2 : 5;</div>
<div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;            RegWidth_t JSQ3 : 5;</div>
<div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;            RegWidth_t JSQ4 : 5;</div>
<div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;            RegWidth_t JL   : 2;</div>
<div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;            RegWidth_t      : 10;</div>
<div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;        };</div>
<div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;        RegWidth_t registerVal;</div>
<div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;    }<a class="code" href="unionstm32_1_1registers_1_1adc_1_1ADCRegDef_1_1JSQR.html">JSQR</a>;</div>
<div class="line"><a name="l00794"></a><span class="lineno"><a class="line" href="unionstm32_1_1registers_1_1adc_1_1ADCRegDef_1_1JDR1.html">  794</a></span>&#160;    <span class="keyword">union </span><a class="code" href="unionstm32_1_1registers_1_1adc_1_1ADCRegDef_1_1JDR1.html">JDR1</a> {</div>
<div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;        <span class="keyword">struct </span>{</div>
<div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;            RegWidth_t JDATA : 16;</div>
<div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;            RegWidth_t       : 16;</div>
<div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;        };</div>
<div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;        RegWidth_t registerVal;</div>
<div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;    }<a class="code" href="unionstm32_1_1registers_1_1adc_1_1ADCRegDef_1_1JDR1.html">JDR1</a>;</div>
<div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;    RegWidth_t JDR2;    <span class="comment">// Injected Data Register 2</span></div>
<div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;    RegWidth_t JDR3;    <span class="comment">// Injected Data Register 3</span></div>
<div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;    RegWidth_t JDR4;    <span class="comment">// Injected Data Register 4</span></div>
<div class="line"><a name="l00804"></a><span class="lineno"><a class="line" href="unionstm32_1_1registers_1_1adc_1_1ADCRegDef_1_1DR.html">  804</a></span>&#160;    <span class="keyword">union </span><a class="code" href="unionstm32_1_1registers_1_1adc_1_1ADCRegDef_1_1DR.html">DR</a> {</div>
<div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;        <span class="keyword">struct </span>{</div>
<div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;            RegWidth_t DATA : 16;</div>
<div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;            RegWidth_t      : 16;</div>
<div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;        };</div>
<div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;        RegWidth_t registerVal;</div>
<div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;    }<a class="code" href="unionstm32_1_1registers_1_1adc_1_1ADCRegDef_1_1DR.html">DR</a>;</div>
<div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;};</div>
<div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160; </div>
<div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;<span class="preprocessor">#define ADC1 (reinterpret_cast&lt;volatile ADCRegDef*&gt;(ADC1_BASE_ADDRESS))</span></div>
<div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;<span class="preprocessor">#define ADC2 (reinterpret_cast&lt;volatile ADCRegDef*&gt;(ADC2_BASE_ADDRESS))</span></div>
<div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160; </div>
<div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;}  <span class="comment">// namespace adc</span></div>
<div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160; </div>
<div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;<span class="keyword">namespace </span>i2c {</div>
<div class="line"><a name="l00819"></a><span class="lineno"><a class="line" href="structstm32_1_1registers_1_1i2c_1_1I2CRegDef.html">  819</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structstm32_1_1registers_1_1i2c_1_1I2CRegDef.html">I2CRegDef</a> {</div>
<div class="line"><a name="l00820"></a><span class="lineno"><a class="line" href="unionstm32_1_1registers_1_1i2c_1_1I2CRegDef_1_1CR1.html">  820</a></span>&#160;        <span class="keyword">union </span><a class="code" href="unionstm32_1_1registers_1_1i2c_1_1I2CRegDef_1_1CR1.html">CR1</a> {</div>
<div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;            <span class="keyword">struct </span>{</div>
<div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;                RegWidth_t PE          : 1;   <span class="comment">// Peripheral enable</span></div>
<div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;                RegWidth_t SMBUS       : 1;   <span class="comment">// SMBus mode</span></div>
<div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;                RegWidth_t             : 1;   <span class="comment">// Reserved</span></div>
<div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;                RegWidth_t SMBTYPE     : 1;   <span class="comment">// SMBus type</span></div>
<div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;                RegWidth_t ENARP       : 1;   <span class="comment">// ARP enable</span></div>
<div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;                RegWidth_t ENPEC       : 1;   <span class="comment">// PEC enable</span></div>
<div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;                RegWidth_t ENGC        : 1;   <span class="comment">// General call enable</span></div>
<div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;                RegWidth_t NOSTRETCH   : 1;   <span class="comment">// Clock stretching disable</span></div>
<div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;                RegWidth_t START       : 1;   <span class="comment">// Start generation</span></div>
<div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;                RegWidth_t STOP        : 1;   <span class="comment">// Stop generation</span></div>
<div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;                RegWidth_t ACK         : 1;   <span class="comment">// Acknowledge enable</span></div>
<div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;                RegWidth_t POS         : 1;   <span class="comment">// Acknowledge/PEC position (for data reception)</span></div>
<div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;                RegWidth_t PEC         : 1;   <span class="comment">// Packet error checking</span></div>
<div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;                RegWidth_t ALERT       : 1;   <span class="comment">// SMBus alert</span></div>
<div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;                RegWidth_t             : 1;   <span class="comment">// Reserved</span></div>
<div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;                RegWidth_t SWRST       : 1;   <span class="comment">// Software reset</span></div>
<div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;                RegWidth_t             : 16;  <span class="comment">// Reserved</span></div>
<div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;            };</div>
<div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;            RegWidth_t registerVal;</div>
<div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;        }<a class="code" href="unionstm32_1_1registers_1_1i2c_1_1I2CRegDef_1_1CR1.html">CR1</a>;</div>
<div class="line"><a name="l00842"></a><span class="lineno"><a class="line" href="unionstm32_1_1registers_1_1i2c_1_1I2CRegDef_1_1CR2.html">  842</a></span>&#160;        <span class="keyword">union </span><a class="code" href="unionstm32_1_1registers_1_1i2c_1_1I2CRegDef_1_1CR2.html">CR2</a> {</div>
<div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;            <span class="keyword">struct </span>{</div>
<div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;                RegWidth_t FREQ        : 6;   <span class="comment">// Peripheral clock frequency</span></div>
<div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;                RegWidth_t RESERVED    : 2;   <span class="comment">// Reserved</span></div>
<div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;                RegWidth_t ITERREN     : 1;   <span class="comment">// Error interrupt enable</span></div>
<div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;                RegWidth_t ITEVTEN     : 1;   <span class="comment">// Event interrupt enable</span></div>
<div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;                RegWidth_t ITBUFEN     : 1;   <span class="comment">// Buffer interrupt enable</span></div>
<div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;                RegWidth_t DMAEN       : 1;   <span class="comment">// DMA requests enable</span></div>
<div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;                RegWidth_t LAST        : 1;   <span class="comment">// DMA last transfer</span></div>
<div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;                RegWidth_t             : 19;  <span class="comment">// Reserved</span></div>
<div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;            };</div>
<div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;            RegWidth_t registerVal;</div>
<div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;        }<a class="code" href="unionstm32_1_1registers_1_1i2c_1_1I2CRegDef_1_1CR2.html">CR2</a>;</div>
<div class="line"><a name="l00855"></a><span class="lineno"><a class="line" href="unionstm32_1_1registers_1_1i2c_1_1I2CRegDef_1_1OAR1.html">  855</a></span>&#160;        <span class="keyword">union </span><a class="code" href="unionstm32_1_1registers_1_1i2c_1_1I2CRegDef_1_1OAR1.html">OAR1</a> {</div>
<div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;            <span class="keyword">struct </span>{</div>
<div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;                RegWidth_t ADD0        : 1;   <span class="comment">// Interface address</span></div>
<div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;                RegWidth_t ADD         : 9;   <span class="comment">// Interface address</span></div>
<div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;                RegWidth_t             : 5;   <span class="comment">// Reserved</span></div>
<div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;                RegWidth_t ADDMODE     : 1;   <span class="comment">// Addressing mode (7-bit/10-bit)</span></div>
<div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;                RegWidth_t             : 16;  <span class="comment">// Reserved</span></div>
<div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;            };</div>
<div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;            RegWidth_t registerVal;</div>
<div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;        }<a class="code" href="unionstm32_1_1registers_1_1i2c_1_1I2CRegDef_1_1OAR1.html">OAR1</a>;</div>
<div class="line"><a name="l00865"></a><span class="lineno"><a class="line" href="unionstm32_1_1registers_1_1i2c_1_1I2CRegDef_1_1OAR2.html">  865</a></span>&#160;        <span class="keyword">union </span><a class="code" href="unionstm32_1_1registers_1_1i2c_1_1I2CRegDef_1_1OAR2.html">OAR2</a> {</div>
<div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;            <span class="keyword">struct </span>{</div>
<div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;                RegWidth_t ENDUAL      : 1;  <span class="comment">// Dual addressing mode enable</span></div>
<div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;                RegWidth_t ADD2        : 7;  <span class="comment">// Interface address</span></div>
<div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;                RegWidth_t             : 24;  <span class="comment">// Reserved</span></div>
<div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;            };</div>
<div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;            RegWidth_t registerVal;</div>
<div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;        }<a class="code" href="unionstm32_1_1registers_1_1i2c_1_1I2CRegDef_1_1OAR2.html">OAR2</a>;</div>
<div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160; </div>
<div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;        RegWidth_t DR;  <span class="comment">// 8-bit data register</span></div>
<div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160; </div>
<div class="line"><a name="l00876"></a><span class="lineno"><a class="line" href="unionstm32_1_1registers_1_1i2c_1_1I2CRegDef_1_1SR1.html">  876</a></span>&#160;        <span class="keyword">union </span><a class="code" href="unionstm32_1_1registers_1_1i2c_1_1I2CRegDef_1_1SR1.html">SR1</a> {</div>
<div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;            <span class="keyword">struct </span>{</div>
<div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;                RegWidth_t SB          : 1;   <span class="comment">// Start bit (Master mode)</span></div>
<div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;                RegWidth_t ADDR        : 1;   <span class="comment">// Address sent (master mode)/matched (slave mode)</span></div>
<div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;                RegWidth_t BTF         : 1;   <span class="comment">// Byte transfer finished</span></div>
<div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;                RegWidth_t ADD10       : 1;   <span class="comment">// 10-bit header sent (Master mode)</span></div>
<div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;                RegWidth_t STOPF       : 1;   <span class="comment">// Stop detection (Slave mode)</span></div>
<div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;                RegWidth_t             : 1;   <span class="comment">// Reserved</span></div>
<div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;                RegWidth_t RxNE        : 1;   <span class="comment">// Data register not empty (receivers)</span></div>
<div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;                RegWidth_t TxE         : 1;   <span class="comment">// Data register empty (transmitters)</span></div>
<div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;                RegWidth_t BERR        : 1;   <span class="comment">// Bus error</span></div>
<div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;                RegWidth_t ARLO        : 1;   <span class="comment">// Arbitration lost (master mode)</span></div>
<div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;                RegWidth_t AF          : 1;   <span class="comment">// Acknowledge failure</span></div>
<div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;                RegWidth_t OVR         : 1;   <span class="comment">// Overrun/underrun</span></div>
<div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;                RegWidth_t PECERR      : 1;   <span class="comment">// PEC error in reception</span></div>
<div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;                RegWidth_t             : 1;   <span class="comment">// Reserved</span></div>
<div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;                RegWidth_t TIMEOUT     : 1;   <span class="comment">// Timeout or Tlow detection flag</span></div>
<div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;                RegWidth_t SMBALERT    : 1;   <span class="comment">// SMBus alert</span></div>
<div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;                RegWidth_t             : 16;   <span class="comment">// Reserved</span></div>
<div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;            };</div>
<div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;            RegWidth_t registerVal;</div>
<div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;        }<a class="code" href="unionstm32_1_1registers_1_1i2c_1_1I2CRegDef_1_1SR1.html">SR1</a>;</div>
<div class="line"><a name="l00898"></a><span class="lineno"><a class="line" href="unionstm32_1_1registers_1_1i2c_1_1I2CRegDef_1_1SR2.html">  898</a></span>&#160;        <span class="keyword">union </span><a class="code" href="unionstm32_1_1registers_1_1i2c_1_1I2CRegDef_1_1SR2.html">SR2</a> {</div>
<div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;            <span class="keyword">struct </span>{</div>
<div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;                RegWidth_t MSL         : 1;   <span class="comment">// Master/slave</span></div>
<div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;                RegWidth_t BUSY        : 1;   <span class="comment">// Bus busy</span></div>
<div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;                RegWidth_t TRA         : 1;   <span class="comment">// Transmitter/receiver</span></div>
<div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;                RegWidth_t             : 1;   <span class="comment">// Reserved bits</span></div>
<div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;                RegWidth_t GENCALL     : 1;   <span class="comment">// General call address (Slave mode)</span></div>
<div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;                RegWidth_t SMBDEFAULT  : 1;   <span class="comment">// SMBus device default address (Slave mode)</span></div>
<div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;                RegWidth_t SMBHOST     : 1;   <span class="comment">// SMBus host header (Slave mode)</span></div>
<div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;                RegWidth_t DUALF       : 1;   <span class="comment">// Dual flag (Slave mode)</span></div>
<div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;                RegWidth_t PEC         : 8;   <span class="comment">// Packet error checking</span></div>
<div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;                RegWidth_t             : 16;  <span class="comment">// Reserved</span></div>
<div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;            };</div>
<div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;            RegWidth_t registerVal;</div>
<div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;        }<a class="code" href="unionstm32_1_1registers_1_1i2c_1_1I2CRegDef_1_1SR2.html">SR2</a>;</div>
<div class="line"><a name="l00913"></a><span class="lineno"><a class="line" href="unionstm32_1_1registers_1_1i2c_1_1I2CRegDef_1_1CCR.html">  913</a></span>&#160;        <span class="keyword">union </span><a class="code" href="unionstm32_1_1registers_1_1i2c_1_1I2CRegDef_1_1CCR.html">CCR</a> {</div>
<div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;            <span class="keyword">struct </span>{</div>
<div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;                RegWidth_t CcR         : 12;  <span class="comment">// Clock control register in Fast/Standard mode</span></div>
<div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;                RegWidth_t             : 2;   <span class="comment">// Reserved </span></div>
<div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;                RegWidth_t DUTY        : 1;   <span class="comment">// Fm mode duty cycle</span></div>
<div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;                RegWidth_t F_S         : 1;   <span class="comment">// I2C master mode selection</span></div>
<div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;                RegWidth_t             : 16;  <span class="comment">// Reserved</span></div>
<div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;            };</div>
<div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;            RegWidth_t registerVal;</div>
<div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;        }<a class="code" href="unionstm32_1_1registers_1_1i2c_1_1I2CRegDef_1_1CCR.html">CCR</a>;</div>
<div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;        </div>
<div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;        RegWidth_t TRISE;</div>
<div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;};</div>
<div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;<span class="preprocessor">    #define I2C1 (reinterpret_cast&lt;volatile I2CRegDef*&gt;(I2C1_BASE_ADDRESS))</span></div>
<div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;<span class="preprocessor">    #define I2C2 (reinterpret_cast&lt;volatile I2CRegDef*&gt;(I2C2_BASE_ADDRESS))</span></div>
<div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;}  <span class="comment">// namespace i2c</span></div>
<div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160; </div>
<div class="line"><a name="l00934"></a><span class="lineno"><a class="line" href="namespacestm32_1_1registers_1_1dma.html">  934</a></span>&#160;<span class="keyword">namespace </span>dma {</div>
<div class="line"><a name="l00935"></a><span class="lineno"><a class="line" href="structstm32_1_1registers_1_1dma_1_1DmaChannel.html">  935</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structstm32_1_1registers_1_1dma_1_1DmaChannel.html">DmaChannel</a> {</div>
<div class="line"><a name="l00936"></a><span class="lineno"><a class="line" href="unionstm32_1_1registers_1_1dma_1_1DmaChannel_1_1CCR.html">  936</a></span>&#160;    <span class="keyword">union </span><a class="code" href="unionstm32_1_1registers_1_1dma_1_1DmaChannel_1_1CCR.html">CCR</a> {</div>
<div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;        <span class="keyword">struct </span>{</div>
<div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;            RegWidth_t EN           : 1;  <span class="comment">// Channel enable</span></div>
<div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;            RegWidth_t TCIE         : 1;  <span class="comment">// Transfer complete interrupt enable</span></div>
<div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160;            RegWidth_t HTIE         : 1;  <span class="comment">// Half transfer interrupt enable</span></div>
<div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160;            RegWidth_t TEIE         : 1;  <span class="comment">// Transfer error interrupt enable</span></div>
<div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;            RegWidth_t DIR          : 1;  <span class="comment">// Data transfer direction</span></div>
<div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;            RegWidth_t CIRC         : 1;  <span class="comment">// Circular mode</span></div>
<div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;            RegWidth_t PINC         : 1;  <span class="comment">// Peripheral increment mode</span></div>
<div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;            RegWidth_t MINC         : 1;  <span class="comment">// Memory increment mode</span></div>
<div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;            RegWidth_t PSIZE        : 2;  <span class="comment">// Peripheral size</span></div>
<div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;            RegWidth_t MSIZE        : 2;  <span class="comment">// Memory size</span></div>
<div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;            RegWidth_t PL           : 2;  <span class="comment">// Channel priority level</span></div>
<div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;            RegWidth_t MEM2MEM      : 1;  <span class="comment">// Memory-to-memory mode</span></div>
<div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;            RegWidth_t RESERVED     : 17;  <span class="comment">// Reserved, must be kept at reset value</span></div>
<div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;        };</div>
<div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;        RegWidth_t registerVal;</div>
<div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;    }<a class="code" href="unionstm32_1_1registers_1_1dma_1_1DmaChannel_1_1CCR.html">CCR</a>;       <span class="comment">// DMA channel x configuration register</span></div>
<div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160; </div>
<div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;    RegWidth_t CNDTR;    <span class="comment">// DMA channel x number of data register</span></div>
<div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;    RegWidth_t CPAR;    <span class="comment">// DMA channel x peripheral address register</span></div>
<div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160;    RegWidth_t CMAR;    <span class="comment">// DMA channel x memory address register</span></div>
<div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;};</div>
<div class="line"><a name="l00959"></a><span class="lineno"><a class="line" href="structstm32_1_1registers_1_1dma_1_1DMARegDef.html">  959</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structstm32_1_1registers_1_1dma_1_1DMARegDef.html">DMARegDef</a> {</div>
<div class="line"><a name="l00960"></a><span class="lineno"><a class="line" href="unionstm32_1_1registers_1_1dma_1_1DMARegDef_1_1ISR.html">  960</a></span>&#160;    <span class="keyword">union </span><a class="code" href="unionstm32_1_1registers_1_1dma_1_1DMARegDef_1_1ISR.html">ISR</a> {</div>
<div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;        <span class="keyword">struct  </span>{</div>
<div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;            RegWidth_t GIF1   : 1;   <span class="comment">//  Global interrupt flag for channel 1</span></div>
<div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;            RegWidth_t TCIF1  : 1;   <span class="comment">//  Transfer complete flag for channel 1</span></div>
<div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;            RegWidth_t HTIF1  : 1;   <span class="comment">//  Half transfer flag for channel 1</span></div>
<div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;            RegWidth_t TEIF1  : 1;   <span class="comment">//  Transfer error flag for channel 1</span></div>
<div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160;            RegWidth_t GIF2   : 1;   <span class="comment">//  Global interrupt flag for channel 2</span></div>
<div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;            RegWidth_t TCIF2  : 1;   <span class="comment">//  Transfer complete flag for channel 2</span></div>
<div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160;            RegWidth_t HTIF2  : 1;   <span class="comment">//  Half transfer flag for channel 2</span></div>
<div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;            RegWidth_t TEIF2  : 1;   <span class="comment">//  Transfer error flag for channel 2</span></div>
<div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160;            RegWidth_t GIF3   : 1;   <span class="comment">//  Global interrupt flag for channel 3</span></div>
<div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;            RegWidth_t TCIF3  : 1;   <span class="comment">//  Transfer complete flag for channel 3</span></div>
<div class="line"><a name="l00972"></a><span class="lineno">  972</span>&#160;            RegWidth_t HTIF3  : 1;   <span class="comment">//  Half transfer flag for channel 3</span></div>
<div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;            RegWidth_t TEIF3  : 1;   <span class="comment">//  Transfer error flag for channel 3</span></div>
<div class="line"><a name="l00974"></a><span class="lineno">  974</span>&#160;            RegWidth_t GIF4   : 1;   <span class="comment">//  Global interrupt flag for channel 4</span></div>
<div class="line"><a name="l00975"></a><span class="lineno">  975</span>&#160;            RegWidth_t TCIF4  : 1;   <span class="comment">//  Transfer complete flag for channel 4</span></div>
<div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160;            RegWidth_t HTIF4  : 1;   <span class="comment">//  Half transfer flag for channel 4</span></div>
<div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;            RegWidth_t TEIF4  : 1;   <span class="comment">//  Transfer error flag for channel 4</span></div>
<div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160;            RegWidth_t GIF5   : 1;   <span class="comment">//  Global interrupt flag for channel 5</span></div>
<div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160;            RegWidth_t TCIF5  : 1;   <span class="comment">//  Transfer complete flag for channel 5</span></div>
<div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;            RegWidth_t HTIF5  : 1;   <span class="comment">//  Half transfer flag for channel 5</span></div>
<div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;            RegWidth_t TEIF5  : 1;   <span class="comment">//  Transfer error flag for channel 5</span></div>
<div class="line"><a name="l00982"></a><span class="lineno">  982</span>&#160;            RegWidth_t GIF6   : 1;   <span class="comment">//  Global interrupt flag for channel 6</span></div>
<div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;            RegWidth_t TCIF6  : 1;   <span class="comment">//  Transfer complete flag for channel 6</span></div>
<div class="line"><a name="l00984"></a><span class="lineno">  984</span>&#160;            RegWidth_t HTIF6  : 1;   <span class="comment">//  Half transfer flag for channel 6</span></div>
<div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;            RegWidth_t TEIF6  : 1;   <span class="comment">//  Transfer error flag for channel 6</span></div>
<div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160;            RegWidth_t GIF7   : 1;   <span class="comment">//  Global interrupt flag for channel 7</span></div>
<div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160;            RegWidth_t TCIF7  : 1;   <span class="comment">//  Transfer complete flag for channel 7</span></div>
<div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160;            RegWidth_t HTIF7  : 1;   <span class="comment">//  Half transfer flag for channel 7</span></div>
<div class="line"><a name="l00989"></a><span class="lineno">  989</span>&#160;            RegWidth_t TEIF7  : 1;   <span class="comment">//  Transfer error flag for channel 7</span></div>
<div class="line"><a name="l00990"></a><span class="lineno">  990</span>&#160;            RegWidth_t RESERVED : 4;  <span class="comment">//  Reserved, must be kept at reset value</span></div>
<div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;        };</div>
<div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;        RegWidth_t registerVal;</div>
<div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160;    }<a class="code" href="unionstm32_1_1registers_1_1dma_1_1DMARegDef_1_1ISR.html">ISR</a>;   <span class="comment">// DMA interrupt status register</span></div>
<div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160;    </div>
<div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;    </div>
<div class="line"><a name="l00996"></a><span class="lineno"><a class="line" href="unionstm32_1_1registers_1_1dma_1_1DMARegDef_1_1IFCR.html">  996</a></span>&#160;    <span class="keyword">union </span><a class="code" href="unionstm32_1_1registers_1_1dma_1_1DMARegDef_1_1IFCR.html">IFCR</a> {</div>
<div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;        <span class="keyword">struct </span>{</div>
<div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;            RegWidth_t CGIF1  : 1;   <span class="comment">//  Clear global interrupt flag for channel 1</span></div>
<div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;            RegWidth_t CTCIF1 : 1;   <span class="comment">//  Clear transfer complete flag for channel 1</span></div>
<div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;            RegWidth_t CHTIF1 : 1;   <span class="comment">//  Clear half transfer flag for channel 1</span></div>
<div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;            RegWidth_t CTEIF1 : 1;   <span class="comment">//  Clear transfer error flag for channel 1</span></div>
<div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;            RegWidth_t CGIF2  : 1;   <span class="comment">//  Clear global interrupt flag for channel 2</span></div>
<div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;            RegWidth_t CTCIF2 : 1;   <span class="comment">//  Clear transfer complete flag for channel 2</span></div>
<div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;            RegWidth_t CHTIF2 : 1;   <span class="comment">//  Clear half transfer flag for channel 2</span></div>
<div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160;            RegWidth_t CTEIF2 : 1;   <span class="comment">//  Clear transfer error flag for channel 2</span></div>
<div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160;            RegWidth_t CGIF3  : 1;   <span class="comment">//  Clear global interrupt flag for channel 3</span></div>
<div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160;            RegWidth_t CTCIF3 : 1;   <span class="comment">//  Clear transfer complete flag for channel 3</span></div>
<div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160;            RegWidth_t CHTIF3 : 1;   <span class="comment">//  Clear half transfer flag for channel 3</span></div>
<div class="line"><a name="l01009"></a><span class="lineno"> 1009</span>&#160;            RegWidth_t CTEIF3 : 1;   <span class="comment">//  Clear transfer error flag for channel 3</span></div>
<div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160;            RegWidth_t CGIF4  : 1;   <span class="comment">//  Clear global interrupt flag for channel 4</span></div>
<div class="line"><a name="l01011"></a><span class="lineno"> 1011</span>&#160;            RegWidth_t CTCIF4 : 1;   <span class="comment">//  Clear transfer complete flag for channel 4</span></div>
<div class="line"><a name="l01012"></a><span class="lineno"> 1012</span>&#160;            RegWidth_t CHTIF4 : 1;   <span class="comment">//  Clear half transfer flag for channel 4</span></div>
<div class="line"><a name="l01013"></a><span class="lineno"> 1013</span>&#160;            RegWidth_t CTEIF4 : 1;   <span class="comment">//  Clear transfer error flag for channel 4</span></div>
<div class="line"><a name="l01014"></a><span class="lineno"> 1014</span>&#160;            RegWidth_t CGIF5  : 1;   <span class="comment">//  Clear global interrupt flag for channel 5</span></div>
<div class="line"><a name="l01015"></a><span class="lineno"> 1015</span>&#160;            RegWidth_t CTCIF5 : 1;   <span class="comment">//  Clear transfer complete flag for channel 5</span></div>
<div class="line"><a name="l01016"></a><span class="lineno"> 1016</span>&#160;            RegWidth_t CHTIF5 : 1;   <span class="comment">//  Clear half transfer flag for channel 5</span></div>
<div class="line"><a name="l01017"></a><span class="lineno"> 1017</span>&#160;            RegWidth_t CTEIF5 : 1;   <span class="comment">//  Clear transfer error flag for channel 5</span></div>
<div class="line"><a name="l01018"></a><span class="lineno"> 1018</span>&#160;            RegWidth_t CGIF6  : 1;   <span class="comment">//  Clear global interrupt flag for channel 6</span></div>
<div class="line"><a name="l01019"></a><span class="lineno"> 1019</span>&#160;            RegWidth_t CTCIF6 : 1;   <span class="comment">//  Clear transfer complete flag for channel 6</span></div>
<div class="line"><a name="l01020"></a><span class="lineno"> 1020</span>&#160;            RegWidth_t CHTIF6 : 1;   <span class="comment">//  Clear half transfer flag for channel 6</span></div>
<div class="line"><a name="l01021"></a><span class="lineno"> 1021</span>&#160;            RegWidth_t CTEIF6 : 1;   <span class="comment">//  Clear transfer error flag for channel 6</span></div>
<div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160;            RegWidth_t CGIF7  : 1;   <span class="comment">//  Clear global interrupt flag for channel 7</span></div>
<div class="line"><a name="l01023"></a><span class="lineno"> 1023</span>&#160;            RegWidth_t CTCIF7 : 1;   <span class="comment">//  Clear transfer complete flag for channel 7</span></div>
<div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;            RegWidth_t CHTIF7 : 1;   <span class="comment">//  Clear half transfer flag for channel 7</span></div>
<div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160;            RegWidth_t CTEIF7 : 1;   <span class="comment">//  Clear transfer error flag for channel 7</span></div>
<div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;            RegWidth_t RESERVED : 4;  <span class="comment">//  Reserved, must be kept at reset value</span></div>
<div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;        }; </div>
<div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160;        RegWidth_t registerVal;</div>
<div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160;    }<a class="code" href="unionstm32_1_1registers_1_1dma_1_1DMARegDef_1_1IFCR.html">IFCR</a>;  <span class="comment">// DMA interrupt flag clear register</span></div>
<div class="line"><a name="l01030"></a><span class="lineno"> 1030</span>&#160;    <a class="code" href="structstm32_1_1registers_1_1dma_1_1DmaChannel.html">DmaChannel</a> CHANNEL[7];  <span class="comment">// DMA channels 1-7</span></div>
<div class="line"><a name="l01031"></a><span class="lineno"> 1031</span>&#160;};</div>
<div class="line"><a name="l01032"></a><span class="lineno"> 1032</span>&#160; </div>
<div class="line"><a name="l01033"></a><span class="lineno"> 1033</span>&#160;<span class="preprocessor">#define DMA (reinterpret_cast&lt;volatile DMARegDef*&gt;(DMA_BASE_ADDRESS))</span></div>
<div class="line"><a name="l01034"></a><span class="lineno"> 1034</span>&#160; </div>
<div class="line"><a name="l01035"></a><span class="lineno"> 1035</span>&#160;}  <span class="comment">// namespace dma</span></div>
<div class="line"><a name="l01036"></a><span class="lineno"> 1036</span>&#160;<span class="keyword">namespace </span>timer {</div>
<div class="line"><a name="l01037"></a><span class="lineno"><a class="line" href="structstm32_1_1registers_1_1timer_1_1timerRegDef.html"> 1037</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structstm32_1_1registers_1_1timer_1_1timerRegDef.html">timerRegDef</a> {</div>
<div class="line"><a name="l01038"></a><span class="lineno"><a class="line" href="unionstm32_1_1registers_1_1timer_1_1timerRegDef_1_1CR1.html"> 1038</a></span>&#160;    <span class="keyword">union </span><a class="code" href="unionstm32_1_1registers_1_1timer_1_1timerRegDef_1_1CR1.html">CR1</a> {</div>
<div class="line"><a name="l01039"></a><span class="lineno"> 1039</span>&#160;        <span class="keyword">struct </span>{</div>
<div class="line"><a name="l01040"></a><span class="lineno"> 1040</span>&#160;            RegWidth_t CEN  : 1;    <span class="comment">// Counter Enable</span></div>
<div class="line"><a name="l01041"></a><span class="lineno"> 1041</span>&#160;            RegWidth_t UDIS : 1;   <span class="comment">// Update Disable</span></div>
<div class="line"><a name="l01042"></a><span class="lineno"> 1042</span>&#160;            RegWidth_t URS  : 1;    <span class="comment">// Update Request Source</span></div>
<div class="line"><a name="l01043"></a><span class="lineno"> 1043</span>&#160;            RegWidth_t OPM  : 1;    <span class="comment">// One Pulse Mode</span></div>
<div class="line"><a name="l01044"></a><span class="lineno"> 1044</span>&#160;            RegWidth_t DIR  : 1;    <span class="comment">// Direction</span></div>
<div class="line"><a name="l01045"></a><span class="lineno"> 1045</span>&#160;            RegWidth_t CMS  : 2;    <span class="comment">// Center-aligned Mode Selection</span></div>
<div class="line"><a name="l01046"></a><span class="lineno"> 1046</span>&#160;            RegWidth_t ARPE : 1;   <span class="comment">// Auto-Reload Preload Enable</span></div>
<div class="line"><a name="l01047"></a><span class="lineno"> 1047</span>&#160;            RegWidth_t CKD  : 2;    <span class="comment">// Clock Division</span></div>
<div class="line"><a name="l01048"></a><span class="lineno"> 1048</span>&#160;            RegWidth_t Reserved : 22;  <span class="comment">// Reserved bits</span></div>
<div class="line"><a name="l01049"></a><span class="lineno"> 1049</span>&#160;        };</div>
<div class="line"><a name="l01050"></a><span class="lineno"> 1050</span>&#160;        RegWidth_t registerVal;</div>
<div class="line"><a name="l01051"></a><span class="lineno"> 1051</span>&#160;    }<a class="code" href="unionstm32_1_1registers_1_1timer_1_1timerRegDef_1_1CR1.html">CR1</a>;</div>
<div class="line"><a name="l01052"></a><span class="lineno"><a class="line" href="unionstm32_1_1registers_1_1timer_1_1timerRegDef_1_1CR2.html"> 1052</a></span>&#160;    <span class="keyword">union </span><a class="code" href="unionstm32_1_1registers_1_1timer_1_1timerRegDef_1_1CR2.html">CR2</a> {</div>
<div class="line"><a name="l01053"></a><span class="lineno"> 1053</span>&#160;    <span class="keyword">struct </span>{</div>
<div class="line"><a name="l01054"></a><span class="lineno"> 1054</span>&#160;        RegWidth_t CCPC : 1;  <span class="comment">// Capture/Compare Preloaded Control</span></div>
<div class="line"><a name="l01055"></a><span class="lineno"> 1055</span>&#160;        RegWidth_t      : 1;  <span class="comment">// Reserved</span></div>
<div class="line"><a name="l01056"></a><span class="lineno"> 1056</span>&#160;        RegWidth_t CCUS : 1;  <span class="comment">// Capture/Compare Control Update Selection</span></div>
<div class="line"><a name="l01057"></a><span class="lineno"> 1057</span>&#160;        RegWidth_t CCDS : 1;  <span class="comment">// Capture/Compare DMA Selection</span></div>
<div class="line"><a name="l01058"></a><span class="lineno"> 1058</span>&#160;        RegWidth_t MMS  : 3;  <span class="comment">// Master Mode Selection</span></div>
<div class="line"><a name="l01059"></a><span class="lineno"> 1059</span>&#160;        RegWidth_t TI1S : 1;  <span class="comment">// TI1 Selection</span></div>
<div class="line"><a name="l01060"></a><span class="lineno"> 1060</span>&#160;        RegWidth_t OIS1 : 1;  <span class="comment">// Output Idle State 1 (OC1 output)</span></div>
<div class="line"><a name="l01061"></a><span class="lineno"> 1061</span>&#160;        RegWidth_t OIS1N: 1;  <span class="comment">// Output Idle State 1 (OC1N output)</span></div>
<div class="line"><a name="l01062"></a><span class="lineno"> 1062</span>&#160;        RegWidth_t OIS2 : 1;  <span class="comment">// Output Idle State 2 (OC2 output)</span></div>
<div class="line"><a name="l01063"></a><span class="lineno"> 1063</span>&#160;        RegWidth_t OIS2N: 1;  <span class="comment">// Output Idle State 2 (OC2N output)</span></div>
<div class="line"><a name="l01064"></a><span class="lineno"> 1064</span>&#160;        RegWidth_t OIS3 : 1;  <span class="comment">// Output Idle State 3 (OC3 output)</span></div>
<div class="line"><a name="l01065"></a><span class="lineno"> 1065</span>&#160;        RegWidth_t OIS3N: 1;  <span class="comment">// Output Idle State 3 (OC3N output)</span></div>
<div class="line"><a name="l01066"></a><span class="lineno"> 1066</span>&#160;        RegWidth_t OIS4 : 1;  <span class="comment">// Output Idle State 4 (OC4 output)</span></div>
<div class="line"><a name="l01067"></a><span class="lineno"> 1067</span>&#160;        RegWidth_t Reserved : 17;  <span class="comment">// Reserved bits</span></div>
<div class="line"><a name="l01068"></a><span class="lineno"> 1068</span>&#160;    };</div>
<div class="line"><a name="l01069"></a><span class="lineno"> 1069</span>&#160;    RegWidth_t registerVal;</div>
<div class="line"><a name="l01070"></a><span class="lineno"> 1070</span>&#160;    } <a class="code" href="unionstm32_1_1registers_1_1timer_1_1timerRegDef_1_1CR2.html">CR2</a>;</div>
<div class="line"><a name="l01071"></a><span class="lineno"><a class="line" href="unionstm32_1_1registers_1_1timer_1_1timerRegDef_1_1SMCR.html"> 1071</a></span>&#160;    <span class="keyword">union </span><a class="code" href="unionstm32_1_1registers_1_1timer_1_1timerRegDef_1_1SMCR.html">SMCR</a> {</div>
<div class="line"><a name="l01072"></a><span class="lineno"> 1072</span>&#160;    <span class="keyword">struct </span>{</div>
<div class="line"><a name="l01073"></a><span class="lineno"> 1073</span>&#160;        RegWidth_t SMS  : 3;   <span class="comment">// Slave Mode Selection</span></div>
<div class="line"><a name="l01074"></a><span class="lineno"> 1074</span>&#160;        RegWidth_t      : 1;  <span class="comment">// Reserved</span></div>
<div class="line"><a name="l01075"></a><span class="lineno"> 1075</span>&#160;        RegWidth_t OCCS : 1;   <span class="comment">// OCREF Clear Selection</span></div>
<div class="line"><a name="l01076"></a><span class="lineno"> 1076</span>&#160;        RegWidth_t TS   : 3;   <span class="comment">// Trigger Selection</span></div>
<div class="line"><a name="l01077"></a><span class="lineno"> 1077</span>&#160;        RegWidth_t MSM  : 1;   <span class="comment">// Master/Slave Mode</span></div>
<div class="line"><a name="l01078"></a><span class="lineno"> 1078</span>&#160;        RegWidth_t ETF  : 4;   <span class="comment">// External Trigger Filter</span></div>
<div class="line"><a name="l01079"></a><span class="lineno"> 1079</span>&#160;        RegWidth_t ETPS : 2;   <span class="comment">// External Trigger Prescaler</span></div>
<div class="line"><a name="l01080"></a><span class="lineno"> 1080</span>&#160;        RegWidth_t ECE  : 1;   <span class="comment">// External Clock Enable</span></div>
<div class="line"><a name="l01081"></a><span class="lineno"> 1081</span>&#160;        RegWidth_t Reserved : 16;  <span class="comment">// Reserved bits</span></div>
<div class="line"><a name="l01082"></a><span class="lineno"> 1082</span>&#160;    };</div>
<div class="line"><a name="l01083"></a><span class="lineno"> 1083</span>&#160;    RegWidth_t registerVal;</div>
<div class="line"><a name="l01084"></a><span class="lineno"> 1084</span>&#160;    } <a class="code" href="unionstm32_1_1registers_1_1timer_1_1timerRegDef_1_1SMCR.html">SMCR</a>;</div>
<div class="line"><a name="l01085"></a><span class="lineno"><a class="line" href="unionstm32_1_1registers_1_1timer_1_1timerRegDef_1_1DIER.html"> 1085</a></span>&#160;    <span class="keyword">union </span><a class="code" href="unionstm32_1_1registers_1_1timer_1_1timerRegDef_1_1DIER.html">DIER</a> {</div>
<div class="line"><a name="l01086"></a><span class="lineno"> 1086</span>&#160;    <span class="keyword">struct </span>{</div>
<div class="line"><a name="l01087"></a><span class="lineno"> 1087</span>&#160;        RegWidth_t UIE  : 1;   <span class="comment">// Update Interrupt Enable</span></div>
<div class="line"><a name="l01088"></a><span class="lineno"> 1088</span>&#160;        RegWidth_t CC1IE: 1;   <span class="comment">// Capture/Compare 1 Interrupt Enable</span></div>
<div class="line"><a name="l01089"></a><span class="lineno"> 1089</span>&#160;        RegWidth_t CC2IE: 1;   <span class="comment">// Capture/Compare 2 Interrupt Enable</span></div>
<div class="line"><a name="l01090"></a><span class="lineno"> 1090</span>&#160;        RegWidth_t CC3IE: 1;   <span class="comment">// Capture/Compare 3 Interrupt Enable</span></div>
<div class="line"><a name="l01091"></a><span class="lineno"> 1091</span>&#160;        RegWidth_t CC4IE: 1;   <span class="comment">// Capture/Compare 4 Interrupt Enable</span></div>
<div class="line"><a name="l01092"></a><span class="lineno"> 1092</span>&#160;        RegWidth_t TIE  : 1;   <span class="comment">// Trigger Interrupt Enable</span></div>
<div class="line"><a name="l01093"></a><span class="lineno"> 1093</span>&#160;        RegWidth_t BIE  : 1;   <span class="comment">// Break Interrupt Enable</span></div>
<div class="line"><a name="l01094"></a><span class="lineno"> 1094</span>&#160;        RegWidth_t Reserved : 25;  <span class="comment">// Reserved bits</span></div>
<div class="line"><a name="l01095"></a><span class="lineno"> 1095</span>&#160;    };</div>
<div class="line"><a name="l01096"></a><span class="lineno"> 1096</span>&#160;    RegWidth_t registerVal;</div>
<div class="line"><a name="l01097"></a><span class="lineno"> 1097</span>&#160;    } <a class="code" href="unionstm32_1_1registers_1_1timer_1_1timerRegDef_1_1DIER.html">DIER</a>;</div>
<div class="line"><a name="l01098"></a><span class="lineno"><a class="line" href="unionstm32_1_1registers_1_1timer_1_1timerRegDef_1_1SR.html"> 1098</a></span>&#160;    <span class="keyword">union </span><a class="code" href="unionstm32_1_1registers_1_1timer_1_1timerRegDef_1_1SR.html">SR</a> {</div>
<div class="line"><a name="l01099"></a><span class="lineno"> 1099</span>&#160;    <span class="keyword">struct </span>{</div>
<div class="line"><a name="l01100"></a><span class="lineno"> 1100</span>&#160;        RegWidth_t UIF  : 1;   <span class="comment">// Update Interrupt Flag</span></div>
<div class="line"><a name="l01101"></a><span class="lineno"> 1101</span>&#160;        RegWidth_t CC1IF: 1;   <span class="comment">// Capture/Compare 1 Interrupt Flag</span></div>
<div class="line"><a name="l01102"></a><span class="lineno"> 1102</span>&#160;        RegWidth_t CC2IF: 1;   <span class="comment">// Capture/Compare 2 Interrupt Flag</span></div>
<div class="line"><a name="l01103"></a><span class="lineno"> 1103</span>&#160;        RegWidth_t CC3IF: 1;   <span class="comment">// Capture/Compare 3 Interrupt Flag</span></div>
<div class="line"><a name="l01104"></a><span class="lineno"> 1104</span>&#160;        RegWidth_t CC4IF: 1;   <span class="comment">// Capture/Compare 4 Interrupt Flag</span></div>
<div class="line"><a name="l01105"></a><span class="lineno"> 1105</span>&#160;        RegWidth_t COMIF: 1;   <span class="comment">// Reserved bit</span></div>
<div class="line"><a name="l01106"></a><span class="lineno"> 1106</span>&#160;        RegWidth_t TIF  : 1;   <span class="comment">// Trigger Interrupt Flag</span></div>
<div class="line"><a name="l01107"></a><span class="lineno"> 1107</span>&#160;        RegWidth_t BIF  : 1;   <span class="comment">// Break Interrupt Flag</span></div>
<div class="line"><a name="l01108"></a><span class="lineno"> 1108</span>&#160;        RegWidth_t      : 1;   <span class="comment">// Reserved bits</span></div>
<div class="line"><a name="l01109"></a><span class="lineno"> 1109</span>&#160;        RegWidth_t CC1OF: 1;   <span class="comment">// Capture/Compare 1 Overcapture Flag</span></div>
<div class="line"><a name="l01110"></a><span class="lineno"> 1110</span>&#160;        RegWidth_t CC2OF: 1;   <span class="comment">// Capture/Compare 2 Overcapture Flag</span></div>
<div class="line"><a name="l01111"></a><span class="lineno"> 1111</span>&#160;        RegWidth_t CC3OF: 1;   <span class="comment">// Capture/Compare 3 Overcapture Flag</span></div>
<div class="line"><a name="l01112"></a><span class="lineno"> 1112</span>&#160;        RegWidth_t CC4OF: 1;   <span class="comment">// Capture/Compare 4 Overcapture Flag</span></div>
<div class="line"><a name="l01113"></a><span class="lineno"> 1113</span>&#160;        RegWidth_t Reserved3 : 19;  <span class="comment">// Reserved bits</span></div>
<div class="line"><a name="l01114"></a><span class="lineno"> 1114</span>&#160;    };</div>
<div class="line"><a name="l01115"></a><span class="lineno"> 1115</span>&#160;    RegWidth_t registerVal;</div>
<div class="line"><a name="l01116"></a><span class="lineno"> 1116</span>&#160;    } <a class="code" href="unionstm32_1_1registers_1_1timer_1_1timerRegDef_1_1SR.html">SR</a>;</div>
<div class="line"><a name="l01117"></a><span class="lineno"><a class="line" href="unionstm32_1_1registers_1_1timer_1_1timerRegDef_1_1EGR.html"> 1117</a></span>&#160;    <span class="keyword">union </span><a class="code" href="unionstm32_1_1registers_1_1timer_1_1timerRegDef_1_1EGR.html">EGR</a> {</div>
<div class="line"><a name="l01118"></a><span class="lineno"> 1118</span>&#160;    <span class="keyword">struct </span>{</div>
<div class="line"><a name="l01119"></a><span class="lineno"> 1119</span>&#160;        RegWidth_t UG   : 1;   <span class="comment">// Update Generation</span></div>
<div class="line"><a name="l01120"></a><span class="lineno"> 1120</span>&#160;        RegWidth_t CC1G : 1;   <span class="comment">// Capture/Compare 1 Generation</span></div>
<div class="line"><a name="l01121"></a><span class="lineno"> 1121</span>&#160;        RegWidth_t CC2G : 1;   <span class="comment">// Capture/Compare 2 Generation</span></div>
<div class="line"><a name="l01122"></a><span class="lineno"> 1122</span>&#160;        RegWidth_t CC3G : 1;   <span class="comment">// Capture/Compare 3 Generation</span></div>
<div class="line"><a name="l01123"></a><span class="lineno"> 1123</span>&#160;        RegWidth_t CC4G : 1;   <span class="comment">// Capture/Compare 4 Generation</span></div>
<div class="line"><a name="l01124"></a><span class="lineno"> 1124</span>&#160;        RegWidth_t TG   : 1;   <span class="comment">// Trigger Generation</span></div>
<div class="line"><a name="l01125"></a><span class="lineno"> 1125</span>&#160;        RegWidth_t BG   : 1;   <span class="comment">// Break Generation</span></div>
<div class="line"><a name="l01126"></a><span class="lineno"> 1126</span>&#160;        RegWidth_t Reserved : 25;  <span class="comment">// Reserved bits</span></div>
<div class="line"><a name="l01127"></a><span class="lineno"> 1127</span>&#160;    };</div>
<div class="line"><a name="l01128"></a><span class="lineno"> 1128</span>&#160;    RegWidth_t registerVal;</div>
<div class="line"><a name="l01129"></a><span class="lineno"> 1129</span>&#160;    } <a class="code" href="unionstm32_1_1registers_1_1timer_1_1timerRegDef_1_1EGR.html">EGR</a>;</div>
<div class="line"><a name="l01130"></a><span class="lineno"><a class="line" href="unionstm32_1_1registers_1_1timer_1_1timerRegDef_1_1CCMR1.html"> 1130</a></span>&#160;    <span class="keyword">union </span><a class="code" href="unionstm32_1_1registers_1_1timer_1_1timerRegDef_1_1CCMR1.html">CCMR1</a> {</div>
<div class="line"><a name="l01131"></a><span class="lineno"> 1131</span>&#160;    <span class="keyword">struct </span>{</div>
<div class="line"><a name="l01132"></a><span class="lineno"> 1132</span>&#160;        RegWidth_t CC1S  : 2;  <span class="comment">// Capture/Compare 1 Selection</span></div>
<div class="line"><a name="l01133"></a><span class="lineno"> 1133</span>&#160;        RegWidth_t IC1PSC: 2;  <span class="comment">// Input Capture 1 Prescaler</span></div>
<div class="line"><a name="l01134"></a><span class="lineno"> 1134</span>&#160;        RegWidth_t IC1F  : 4;  <span class="comment">// Input Capture 1 Filter</span></div>
<div class="line"><a name="l01135"></a><span class="lineno"> 1135</span>&#160;        RegWidth_t CC2S  : 2;  <span class="comment">// Capture/Compare 2 Selection</span></div>
<div class="line"><a name="l01136"></a><span class="lineno"> 1136</span>&#160;        RegWidth_t IC2PSC: 2;  <span class="comment">// Input Capture 2 Prescaler</span></div>
<div class="line"><a name="l01137"></a><span class="lineno"> 1137</span>&#160;        RegWidth_t IC2F  : 4;  <span class="comment">// Input Capture 2 Filter</span></div>
<div class="line"><a name="l01138"></a><span class="lineno"> 1138</span>&#160;        RegWidth_t Reserved : 16;  <span class="comment">// Reserved bits</span></div>
<div class="line"><a name="l01139"></a><span class="lineno"> 1139</span>&#160;    };</div>
<div class="line"><a name="l01140"></a><span class="lineno"> 1140</span>&#160;    RegWidth_t registerVal;</div>
<div class="line"><a name="l01141"></a><span class="lineno"> 1141</span>&#160;    } <a class="code" href="unionstm32_1_1registers_1_1timer_1_1timerRegDef_1_1CCMR1.html">CCMR1</a>;</div>
<div class="line"><a name="l01142"></a><span class="lineno"><a class="line" href="unionstm32_1_1registers_1_1timer_1_1timerRegDef_1_1CCMR2.html"> 1142</a></span>&#160;    <span class="keyword">union </span><a class="code" href="unionstm32_1_1registers_1_1timer_1_1timerRegDef_1_1CCMR2.html">CCMR2</a> {</div>
<div class="line"><a name="l01143"></a><span class="lineno"> 1143</span>&#160;    <span class="keyword">struct </span>{</div>
<div class="line"><a name="l01144"></a><span class="lineno"> 1144</span>&#160;        RegWidth_t CC3S  : 2;  <span class="comment">// Capture/Compare 3 Selection</span></div>
<div class="line"><a name="l01145"></a><span class="lineno"> 1145</span>&#160;        RegWidth_t IC3PSC: 2;  <span class="comment">// Input Capture 3 Prescaler</span></div>
<div class="line"><a name="l01146"></a><span class="lineno"> 1146</span>&#160;        RegWidth_t IC3F  : 4;  <span class="comment">// Input Capture 3 Filter</span></div>
<div class="line"><a name="l01147"></a><span class="lineno"> 1147</span>&#160;        RegWidth_t CC4S  : 2;  <span class="comment">// Capture/Compare 4 Selection</span></div>
<div class="line"><a name="l01148"></a><span class="lineno"> 1148</span>&#160;        RegWidth_t IC4PSC: 2;  <span class="comment">// Input Capture 4 Prescaler</span></div>
<div class="line"><a name="l01149"></a><span class="lineno"> 1149</span>&#160;        RegWidth_t IC4F  : 4;  <span class="comment">// Input Capture 4 Filter</span></div>
<div class="line"><a name="l01150"></a><span class="lineno"> 1150</span>&#160;        RegWidth_t Reserved : 16;  <span class="comment">// Reserved bits</span></div>
<div class="line"><a name="l01151"></a><span class="lineno"> 1151</span>&#160;    };</div>
<div class="line"><a name="l01152"></a><span class="lineno"> 1152</span>&#160;    RegWidth_t registerVal;</div>
<div class="line"><a name="l01153"></a><span class="lineno"> 1153</span>&#160;    } <a class="code" href="unionstm32_1_1registers_1_1timer_1_1timerRegDef_1_1CCMR2.html">CCMR2</a>;</div>
<div class="line"><a name="l01154"></a><span class="lineno"><a class="line" href="unionstm32_1_1registers_1_1timer_1_1timerRegDef_1_1CCER.html"> 1154</a></span>&#160;    <span class="keyword">union </span><a class="code" href="unionstm32_1_1registers_1_1timer_1_1timerRegDef_1_1CCER.html">CCER</a> {</div>
<div class="line"><a name="l01155"></a><span class="lineno"> 1155</span>&#160;    <span class="keyword">struct </span>{</div>
<div class="line"><a name="l01156"></a><span class="lineno"> 1156</span>&#160;        RegWidth_t CC1E : 1;  <span class="comment">// Capture/Compare 1 Output Enable</span></div>
<div class="line"><a name="l01157"></a><span class="lineno"> 1157</span>&#160;        RegWidth_t CC1P : 1;  <span class="comment">// Capture/Compare 1 Output Polarity</span></div>
<div class="line"><a name="l01158"></a><span class="lineno"> 1158</span>&#160;        RegWidth_t CC1NE: 1;  <span class="comment">// Capture/Compare 1N Output Enable</span></div>
<div class="line"><a name="l01159"></a><span class="lineno"> 1159</span>&#160;        RegWidth_t CC1NP: 1;  <span class="comment">// Capture/Compare 1N Output Polarity</span></div>
<div class="line"><a name="l01160"></a><span class="lineno"> 1160</span>&#160;        RegWidth_t CC2E : 1;  <span class="comment">// Capture/Compare 2 Output Enable</span></div>
<div class="line"><a name="l01161"></a><span class="lineno"> 1161</span>&#160;        RegWidth_t CC2P : 1;  <span class="comment">// Capture/Compare 2 Output Polarity</span></div>
<div class="line"><a name="l01162"></a><span class="lineno"> 1162</span>&#160;        RegWidth_t CC2NE: 1;  <span class="comment">// Capture/Compare 2N Output Enable</span></div>
<div class="line"><a name="l01163"></a><span class="lineno"> 1163</span>&#160;        RegWidth_t CC2NP: 1;  <span class="comment">// Capture/Compare 2N Output Polarity</span></div>
<div class="line"><a name="l01164"></a><span class="lineno"> 1164</span>&#160;        RegWidth_t CC3E : 1;  <span class="comment">// Capture/Compare 3 Output Enable</span></div>
<div class="line"><a name="l01165"></a><span class="lineno"> 1165</span>&#160;        RegWidth_t CC3P : 1;  <span class="comment">// Capture/Compare 3 Output Polarity</span></div>
<div class="line"><a name="l01166"></a><span class="lineno"> 1166</span>&#160;        RegWidth_t CC3NE: 1;  <span class="comment">// Capture/Compare 3N Output Enable</span></div>
<div class="line"><a name="l01167"></a><span class="lineno"> 1167</span>&#160;        RegWidth_t CC3NP: 1;  <span class="comment">// Capture/Compare 3N Output Polarity</span></div>
<div class="line"><a name="l01168"></a><span class="lineno"> 1168</span>&#160;        RegWidth_t CC4E : 1;  <span class="comment">// Capture/Compare 4 Output Enable</span></div>
<div class="line"><a name="l01169"></a><span class="lineno"> 1169</span>&#160;        RegWidth_t CC4P : 1;  <span class="comment">// Capture/Compare 4 Output Polarity</span></div>
<div class="line"><a name="l01170"></a><span class="lineno"> 1170</span>&#160;        RegWidth_t      : 1;  <span class="comment">// Reserved  </span></div>
<div class="line"><a name="l01171"></a><span class="lineno"> 1171</span>&#160;        RegWidth_t CC4NP : 1;  <span class="comment">// Capture/Compare 4 Output Polarity</span></div>
<div class="line"><a name="l01172"></a><span class="lineno"> 1172</span>&#160;        RegWidth_t Reserved : 16;  <span class="comment">// Reserved bits</span></div>
<div class="line"><a name="l01173"></a><span class="lineno"> 1173</span>&#160;    };</div>
<div class="line"><a name="l01174"></a><span class="lineno"> 1174</span>&#160;    RegWidth_t registerVal;</div>
<div class="line"><a name="l01175"></a><span class="lineno"> 1175</span>&#160;    } <a class="code" href="unionstm32_1_1registers_1_1timer_1_1timerRegDef_1_1CCER.html">CCER</a>;</div>
<div class="line"><a name="l01176"></a><span class="lineno"> 1176</span>&#160;    RegWidth_t CNT;</div>
<div class="line"><a name="l01177"></a><span class="lineno"> 1177</span>&#160;    RegWidth_t PSC;</div>
<div class="line"><a name="l01178"></a><span class="lineno"> 1178</span>&#160;    RegWidth_t ARR;</div>
<div class="line"><a name="l01179"></a><span class="lineno"> 1179</span>&#160;    RegWidth_t RCR;</div>
<div class="line"><a name="l01180"></a><span class="lineno"> 1180</span>&#160;    RegWidth_t CCR1;</div>
<div class="line"><a name="l01181"></a><span class="lineno"> 1181</span>&#160;    RegWidth_t CCR2;</div>
<div class="line"><a name="l01182"></a><span class="lineno"> 1182</span>&#160;    RegWidth_t CCR3;</div>
<div class="line"><a name="l01183"></a><span class="lineno"> 1183</span>&#160;    RegWidth_t CCR4;</div>
<div class="line"><a name="l01184"></a><span class="lineno"><a class="line" href="unionstm32_1_1registers_1_1timer_1_1timerRegDef_1_1BDTR.html"> 1184</a></span>&#160;    <span class="keyword">union </span><a class="code" href="unionstm32_1_1registers_1_1timer_1_1timerRegDef_1_1BDTR.html">BDTR</a> {</div>
<div class="line"><a name="l01185"></a><span class="lineno"> 1185</span>&#160;    <span class="keyword">struct </span>{</div>
<div class="line"><a name="l01186"></a><span class="lineno"> 1186</span>&#160;        RegWidth_t DTG   : 8;  <span class="comment">// Dead-Time Generator Set-up</span></div>
<div class="line"><a name="l01187"></a><span class="lineno"> 1187</span>&#160;        RegWidth_t LOCK  : 2;  <span class="comment">// Lock Configuration</span></div>
<div class="line"><a name="l01188"></a><span class="lineno"> 1188</span>&#160;        RegWidth_t OSSI  : 1;  <span class="comment">// Off-State Selection for Idle mode</span></div>
<div class="line"><a name="l01189"></a><span class="lineno"> 1189</span>&#160;        RegWidth_t OSSR  : 1;  <span class="comment">// Off-State Selection for Run mode</span></div>
<div class="line"><a name="l01190"></a><span class="lineno"> 1190</span>&#160;        RegWidth_t BKE   : 1;  <span class="comment">// Break Enable</span></div>
<div class="line"><a name="l01191"></a><span class="lineno"> 1191</span>&#160;        RegWidth_t BKP   : 1;  <span class="comment">// Break Polarity</span></div>
<div class="line"><a name="l01192"></a><span class="lineno"> 1192</span>&#160;        RegWidth_t AOE   : 1;  <span class="comment">// Automatic Output Enable</span></div>
<div class="line"><a name="l01193"></a><span class="lineno"> 1193</span>&#160;        RegWidth_t MOE   : 1;  <span class="comment">// Main Output Enable</span></div>
<div class="line"><a name="l01194"></a><span class="lineno"> 1194</span>&#160;        RegWidth_t Reserved : 16;  <span class="comment">// Reserved bits</span></div>
<div class="line"><a name="l01195"></a><span class="lineno"> 1195</span>&#160;    };</div>
<div class="line"><a name="l01196"></a><span class="lineno"> 1196</span>&#160;    RegWidth_t registerVal;</div>
<div class="line"><a name="l01197"></a><span class="lineno"> 1197</span>&#160;    } <a class="code" href="unionstm32_1_1registers_1_1timer_1_1timerRegDef_1_1BDTR.html">BDTR</a>;</div>
<div class="line"><a name="l01198"></a><span class="lineno"><a class="line" href="unionstm32_1_1registers_1_1timer_1_1timerRegDef_1_1DCR.html"> 1198</a></span>&#160;    <span class="keyword">union </span><a class="code" href="unionstm32_1_1registers_1_1timer_1_1timerRegDef_1_1DCR.html">DCR</a> {</div>
<div class="line"><a name="l01199"></a><span class="lineno"> 1199</span>&#160;    <span class="keyword">struct </span>{</div>
<div class="line"><a name="l01200"></a><span class="lineno"> 1200</span>&#160;        RegWidth_t DBA   : 5;  <span class="comment">// DMA Base Address</span></div>
<div class="line"><a name="l01201"></a><span class="lineno"> 1201</span>&#160;        RegWidth_t       : 3;  <span class="comment">// Reserved</span></div>
<div class="line"><a name="l01202"></a><span class="lineno"> 1202</span>&#160;        RegWidth_t DBL   : 5;  <span class="comment">// DMA Buffer Size</span></div>
<div class="line"><a name="l01203"></a><span class="lineno"> 1203</span>&#160;        RegWidth_t Reserved : 19;  <span class="comment">// Reserved bits</span></div>
<div class="line"><a name="l01204"></a><span class="lineno"> 1204</span>&#160;    };</div>
<div class="line"><a name="l01205"></a><span class="lineno"> 1205</span>&#160;    RegWidth_t registerVal;</div>
<div class="line"><a name="l01206"></a><span class="lineno"> 1206</span>&#160;    } <a class="code" href="unionstm32_1_1registers_1_1timer_1_1timerRegDef_1_1DCR.html">DCR</a>;</div>
<div class="line"><a name="l01207"></a><span class="lineno"> 1207</span>&#160;    RegWidth_t DMAR;</div>
<div class="line"><a name="l01208"></a><span class="lineno"> 1208</span>&#160;};</div>
<div class="line"><a name="l01209"></a><span class="lineno"> 1209</span>&#160;<span class="preprocessor">#define TIMER1 (reinterpret_cast&lt;volatile timerRegDef*&gt;(TIMER1_BASE_ADDRESS))</span></div>
<div class="line"><a name="l01210"></a><span class="lineno"> 1210</span>&#160;<span class="preprocessor">#define TIMER2 (reinterpret_cast&lt;volatile timerRegDef*&gt;(TIMER2_BASE_ADDRESS))</span></div>
<div class="line"><a name="l01211"></a><span class="lineno"> 1211</span>&#160;<span class="preprocessor">#define TIMER3 (reinterpret_cast&lt;volatile timerRegDef*&gt;(TIMER3_BASE_ADDRESS))</span></div>
<div class="line"><a name="l01212"></a><span class="lineno"> 1212</span>&#160;<span class="preprocessor">#define TIMER4 (reinterpret_cast&lt;volatile timerRegDef*&gt;(TIMER4_BASE_ADDRESS))</span></div>
<div class="line"><a name="l01213"></a><span class="lineno"> 1213</span>&#160;<span class="preprocessor">#define TIMER5 (reinterpret_cast&lt;volatile timerRegDef*&gt;(TIMER5_BASE_ADDRESS))</span></div>
<div class="line"><a name="l01214"></a><span class="lineno"> 1214</span>&#160;}  <span class="comment">// namespace timer</span></div>
<div class="line"><a name="l01215"></a><span class="lineno"> 1215</span>&#160; </div>
<div class="line"><a name="l01216"></a><span class="lineno"> 1216</span>&#160;<span class="keyword">namespace </span>pwr {</div>
<div class="line"><a name="l01217"></a><span class="lineno"><a class="line" href="structstm32_1_1registers_1_1pwr_1_1PwrRegDef.html"> 1217</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structstm32_1_1registers_1_1pwr_1_1PwrRegDef.html">PwrRegDef</a> {</div>
<div class="line"><a name="l01218"></a><span class="lineno"><a class="line" href="unionstm32_1_1registers_1_1pwr_1_1PwrRegDef_1_1CR.html"> 1218</a></span>&#160;    <span class="keyword">union </span><a class="code" href="unionstm32_1_1registers_1_1pwr_1_1PwrRegDef_1_1CR.html">CR</a> {</div>
<div class="line"><a name="l01219"></a><span class="lineno"> 1219</span>&#160;        <span class="keyword">struct </span>{</div>
<div class="line"><a name="l01220"></a><span class="lineno"> 1220</span>&#160;            RegWidth_t LPDS      : 1;   <span class="comment">//  Low-power deep sleep</span></div>
<div class="line"><a name="l01221"></a><span class="lineno"> 1221</span>&#160;            RegWidth_t PDDS      : 1;   <span class="comment">//  Power down deepsleep</span></div>
<div class="line"><a name="l01222"></a><span class="lineno"> 1222</span>&#160;            RegWidth_t CWUF      : 1;   <span class="comment">//  Clear wakeup flag</span></div>
<div class="line"><a name="l01223"></a><span class="lineno"> 1223</span>&#160;            RegWidth_t CSBF      : 1;   <span class="comment">//  Clear standby flag</span></div>
<div class="line"><a name="l01224"></a><span class="lineno"> 1224</span>&#160;            RegWidth_t PVDE      : 1;   <span class="comment">//  Power voltage detector enable</span></div>
<div class="line"><a name="l01225"></a><span class="lineno"> 1225</span>&#160;            RegWidth_t PLS       : 3;   <span class="comment">//  PVD level selection</span></div>
<div class="line"><a name="l01226"></a><span class="lineno"> 1226</span>&#160;            RegWidth_t DBP       : 1;   <span class="comment">//  Disable backup domain write protection</span></div>
<div class="line"><a name="l01227"></a><span class="lineno"> 1227</span>&#160;            RegWidth_t RESERVED  : 23;  <span class="comment">//  Reserved, must be kept at reset value</span></div>
<div class="line"><a name="l01228"></a><span class="lineno"> 1228</span>&#160;        };</div>
<div class="line"><a name="l01229"></a><span class="lineno"> 1229</span>&#160;        RegWidth_t registerVal;</div>
<div class="line"><a name="l01230"></a><span class="lineno"> 1230</span>&#160;    }<a class="code" href="unionstm32_1_1registers_1_1pwr_1_1PwrRegDef_1_1CR.html">CR</a>;    <span class="comment">//  Power control register</span></div>
<div class="line"><a name="l01231"></a><span class="lineno"><a class="line" href="unionstm32_1_1registers_1_1pwr_1_1PwrRegDef_1_1CSR.html"> 1231</a></span>&#160;    <span class="keyword">union </span><a class="code" href="unionstm32_1_1registers_1_1pwr_1_1PwrRegDef_1_1CSR.html">CSR</a> {</div>
<div class="line"><a name="l01232"></a><span class="lineno"> 1232</span>&#160;        <span class="keyword">struct </span>{</div>
<div class="line"><a name="l01233"></a><span class="lineno"> 1233</span>&#160;            RegWidth_t WUF       : 1;   <span class="comment">// Wakeup flag</span></div>
<div class="line"><a name="l01234"></a><span class="lineno"> 1234</span>&#160;            RegWidth_t SBF       : 1;   <span class="comment">// Standby flag</span></div>
<div class="line"><a name="l01235"></a><span class="lineno"> 1235</span>&#160;            RegWidth_t PVDO      : 1;   <span class="comment">// PVD output</span></div>
<div class="line"><a name="l01236"></a><span class="lineno"> 1236</span>&#160;            RegWidth_t RESERVED  : 5;   <span class="comment">// Reserved, must be kept at reset value</span></div>
<div class="line"><a name="l01237"></a><span class="lineno"> 1237</span>&#160;            RegWidth_t EWUP      : 1;   <span class="comment">// Enable wakeup pin</span></div>
<div class="line"><a name="l01238"></a><span class="lineno"> 1238</span>&#160;            RegWidth_t RESERVED2 : 23;  <span class="comment">// Reserved, must be kept at reset value</span></div>
<div class="line"><a name="l01239"></a><span class="lineno"> 1239</span>&#160;        };</div>
<div class="line"><a name="l01240"></a><span class="lineno"> 1240</span>&#160;        RegWidth_t registerVal;</div>
<div class="line"><a name="l01241"></a><span class="lineno"> 1241</span>&#160;    }<a class="code" href="unionstm32_1_1registers_1_1pwr_1_1PwrRegDef_1_1CSR.html">CSR</a>;   <span class="comment">//  Power control/status register</span></div>
<div class="line"><a name="l01242"></a><span class="lineno"> 1242</span>&#160;};</div>
<div class="line"><a name="l01243"></a><span class="lineno"> 1243</span>&#160;<span class="preprocessor">#define PWR (reinterpret_cast&lt;volatile PwrRegDef*&gt;(PWR_BASE_ADDRESS))</span></div>
<div class="line"><a name="l01244"></a><span class="lineno"> 1244</span>&#160;}   <span class="comment">// namespace pwr</span></div>
<div class="line"><a name="l01245"></a><span class="lineno"> 1245</span>&#160; </div>
<div class="line"><a name="l01246"></a><span class="lineno"> 1246</span>&#160;<span class="keyword">namespace </span>iwdg {</div>
<div class="line"><a name="l01247"></a><span class="lineno"><a class="line" href="structstm32_1_1registers_1_1iwdg_1_1IWDGRegDef.html"> 1247</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structstm32_1_1registers_1_1iwdg_1_1IWDGRegDef.html">IWDGRegDef</a> {</div>
<div class="line"><a name="l01248"></a><span class="lineno"> 1248</span>&#160;    RegWidth_t KR;</div>
<div class="line"><a name="l01249"></a><span class="lineno"> 1249</span>&#160;    RegWidth_t PR;</div>
<div class="line"><a name="l01250"></a><span class="lineno"> 1250</span>&#160;    RegWidth_t RLD;</div>
<div class="line"><a name="l01251"></a><span class="lineno"><a class="line" href="unionstm32_1_1registers_1_1iwdg_1_1IWDGRegDef_1_1SR.html"> 1251</a></span>&#160;    <span class="keyword">union </span><a class="code" href="unionstm32_1_1registers_1_1iwdg_1_1IWDGRegDef_1_1SR.html">SR</a> {</div>
<div class="line"><a name="l01252"></a><span class="lineno"> 1252</span>&#160;        <span class="keyword">struct </span>{</div>
<div class="line"><a name="l01253"></a><span class="lineno"> 1253</span>&#160;            RegWidth_t PVU : 1;</div>
<div class="line"><a name="l01254"></a><span class="lineno"> 1254</span>&#160;            RegWidth_t RVU : 1;</div>
<div class="line"><a name="l01255"></a><span class="lineno"> 1255</span>&#160;            RegWidth_t     : 30;  <span class="comment">//  Reserved</span></div>
<div class="line"><a name="l01256"></a><span class="lineno"> 1256</span>&#160;        };</div>
<div class="line"><a name="l01257"></a><span class="lineno"> 1257</span>&#160;        RegWidth_t registerVal;</div>
<div class="line"><a name="l01258"></a><span class="lineno"> 1258</span>&#160;    }<a class="code" href="unionstm32_1_1registers_1_1iwdg_1_1IWDGRegDef_1_1SR.html">SR</a>;</div>
<div class="line"><a name="l01259"></a><span class="lineno"> 1259</span>&#160;};</div>
<div class="line"><a name="l01260"></a><span class="lineno"> 1260</span>&#160;<span class="preprocessor">#define IWDG (reinterpret_cast&lt;volatile IWDGRegDef*&gt;(IWDG_BASE_ADDRESS))</span></div>
<div class="line"><a name="l01261"></a><span class="lineno"> 1261</span>&#160;}  <span class="comment">// namespace iwdg</span></div>
<div class="line"><a name="l01262"></a><span class="lineno"> 1262</span>&#160;}  <span class="comment">// namespace registers</span></div>
<div class="line"><a name="l01263"></a><span class="lineno"> 1263</span>&#160;}  <span class="comment">// namespace stm32</span></div>
<div class="line"><a name="l01264"></a><span class="lineno"> 1264</span>&#160; </div>
<div class="line"><a name="l01265"></a><span class="lineno"> 1265</span>&#160;<span class="preprocessor">#endif  </span><span class="comment">// DEV_INC_MCAL_STM32F103XX_H_</span></div>
<div class="ttc" id="aTypes_8h_html"><div class="ttname"><a href="Types_8h.html">Types.h</a></div></div>
<div class="ttc" id="astructstm32_1_1registers_1_1adc_1_1ADCRegDef_html"><div class="ttname"><a href="structstm32_1_1registers_1_1adc_1_1ADCRegDef.html">stm32::registers::adc::ADCRegDef</a></div><div class="ttdef"><b>Definition:</b> stm32f103xx.h:677</div></div>
<div class="ttc" id="astructstm32_1_1registers_1_1afio_1_1AfioRegDef_html"><div class="ttname"><a href="structstm32_1_1registers_1_1afio_1_1AfioRegDef.html">stm32::registers::afio::AfioRegDef</a></div><div class="ttdoc">Structure defining AFIO (Alternate Function I/O) Register Definitions.</div><div class="ttdef"><b>Definition:</b> stm32f103xx.h:306</div></div>
<div class="ttc" id="astructstm32_1_1registers_1_1dma_1_1DMARegDef_html"><div class="ttname"><a href="structstm32_1_1registers_1_1dma_1_1DMARegDef.html">stm32::registers::dma::DMARegDef</a></div><div class="ttdef"><b>Definition:</b> stm32f103xx.h:959</div></div>
<div class="ttc" id="astructstm32_1_1registers_1_1dma_1_1DmaChannel_html"><div class="ttname"><a href="structstm32_1_1registers_1_1dma_1_1DmaChannel.html">stm32::registers::dma::DmaChannel</a></div><div class="ttdef"><b>Definition:</b> stm32f103xx.h:935</div></div>
<div class="ttc" id="astructstm32_1_1registers_1_1exti_1_1EXTIRegDef_html"><div class="ttname"><a href="structstm32_1_1registers_1_1exti_1_1EXTIRegDef.html">stm32::registers::exti::EXTIRegDef</a></div><div class="ttdef"><b>Definition:</b> stm32f103xx.h:537</div></div>
<div class="ttc" id="astructstm32_1_1registers_1_1gpio_1_1GpioRegDef_html"><div class="ttname"><a href="structstm32_1_1registers_1_1gpio_1_1GpioRegDef.html">stm32::registers::gpio::GpioRegDef</a></div><div class="ttdoc">Structure defining GPIO Register Definitions.</div><div class="ttdef"><b>Definition:</b> stm32f103xx.h:233</div></div>
<div class="ttc" id="astructstm32_1_1registers_1_1i2c_1_1I2CRegDef_html"><div class="ttname"><a href="structstm32_1_1registers_1_1i2c_1_1I2CRegDef.html">stm32::registers::i2c::I2CRegDef</a></div><div class="ttdef"><b>Definition:</b> stm32f103xx.h:819</div></div>
<div class="ttc" id="astructstm32_1_1registers_1_1iwdg_1_1IWDGRegDef_html"><div class="ttname"><a href="structstm32_1_1registers_1_1iwdg_1_1IWDGRegDef.html">stm32::registers::iwdg::IWDGRegDef</a></div><div class="ttdef"><b>Definition:</b> stm32f103xx.h:1247</div></div>
<div class="ttc" id="astructstm32_1_1registers_1_1nvic_1_1NvicRegDef_html"><div class="ttname"><a href="structstm32_1_1registers_1_1nvic_1_1NvicRegDef.html">stm32::registers::nvic::NvicRegDef</a></div><div class="ttdoc">Structure defining NVIC Register Definitions.</div><div class="ttdef"><b>Definition:</b> stm32f103xx.h:254</div></div>
<div class="ttc" id="astructstm32_1_1registers_1_1nvic_1_1SCBRegDef_html"><div class="ttname"><a href="structstm32_1_1registers_1_1nvic_1_1SCBRegDef.html">stm32::registers::nvic::SCBRegDef</a></div><div class="ttdef"><b>Definition:</b> stm32f103xx.h:269</div></div>
<div class="ttc" id="astructstm32_1_1registers_1_1pwr_1_1PwrRegDef_html"><div class="ttname"><a href="structstm32_1_1registers_1_1pwr_1_1PwrRegDef.html">stm32::registers::pwr::PwrRegDef</a></div><div class="ttdef"><b>Definition:</b> stm32f103xx.h:1217</div></div>
<div class="ttc" id="astructstm32_1_1registers_1_1rcc_1_1RccRegDef_html"><div class="ttname"><a href="structstm32_1_1registers_1_1rcc_1_1RccRegDef.html">stm32::registers::rcc::RccRegDef</a></div><div class="ttdef"><b>Definition:</b> stm32f103xx.h:30</div></div>
<div class="ttc" id="astructstm32_1_1registers_1_1rtc_1_1RtcRegDef_html"><div class="ttname"><a href="structstm32_1_1registers_1_1rtc_1_1RtcRegDef.html">stm32::registers::rtc::RtcRegDef</a></div><div class="ttdef"><b>Definition:</b> stm32f103xx.h:584</div></div>
<div class="ttc" id="astructstm32_1_1registers_1_1spi_1_1SpiRegDef_html"><div class="ttname"><a href="structstm32_1_1registers_1_1spi_1_1SpiRegDef.html">stm32::registers::spi::SpiRegDef</a></div><div class="ttdef"><b>Definition:</b> stm32f103xx.h:384</div></div>
<div class="ttc" id="astructstm32_1_1registers_1_1systick_1_1SystickRegDef_html"><div class="ttname"><a href="structstm32_1_1registers_1_1systick_1_1SystickRegDef.html">stm32::registers::systick::SystickRegDef</a></div><div class="ttdef"><b>Definition:</b> stm32f103xx.h:363</div></div>
<div class="ttc" id="astructstm32_1_1registers_1_1timer_1_1timerRegDef_html"><div class="ttname"><a href="structstm32_1_1registers_1_1timer_1_1timerRegDef.html">stm32::registers::timer::timerRegDef</a></div><div class="ttdef"><b>Definition:</b> stm32f103xx.h:1037</div></div>
<div class="ttc" id="astructstm32_1_1registers_1_1usart_1_1UsartRegDef_html"><div class="ttname"><a href="structstm32_1_1registers_1_1usart_1_1UsartRegDef.html">stm32::registers::usart::UsartRegDef</a></div><div class="ttdef"><b>Definition:</b> stm32f103xx.h:442</div></div>
<div class="ttc" id="astructstm32_1_1registers_1_1wwdg_1_1WWDGRegDef_html"><div class="ttname"><a href="structstm32_1_1registers_1_1wwdg_1_1WWDGRegDef.html">stm32::registers::wwdg::WWDGRegDef</a></div><div class="ttdef"><b>Definition:</b> stm32f103xx.h:550</div></div>
<div class="ttc" id="aunionstm32_1_1registers_1_1adc_1_1ADCRegDef_1_1CR1_html"><div class="ttname"><a href="unionstm32_1_1registers_1_1adc_1_1ADCRegDef_1_1CR1.html">stm32::registers::adc::ADCRegDef::CR1</a></div><div class="ttdef"><b>Definition:</b> stm32f103xx.h:690</div></div>
<div class="ttc" id="aunionstm32_1_1registers_1_1adc_1_1ADCRegDef_1_1CR2_html"><div class="ttname"><a href="unionstm32_1_1registers_1_1adc_1_1ADCRegDef_1_1CR2.html">stm32::registers::adc::ADCRegDef::CR2</a></div><div class="ttdef"><b>Definition:</b> stm32f103xx.h:711</div></div>
<div class="ttc" id="aunionstm32_1_1registers_1_1adc_1_1ADCRegDef_1_1DR_html"><div class="ttname"><a href="unionstm32_1_1registers_1_1adc_1_1ADCRegDef_1_1DR.html">stm32::registers::adc::ADCRegDef::DR</a></div><div class="ttdef"><b>Definition:</b> stm32f103xx.h:804</div></div>
<div class="ttc" id="aunionstm32_1_1registers_1_1adc_1_1ADCRegDef_1_1JDR1_html"><div class="ttname"><a href="unionstm32_1_1registers_1_1adc_1_1ADCRegDef_1_1JDR1.html">stm32::registers::adc::ADCRegDef::JDR1</a></div><div class="ttdef"><b>Definition:</b> stm32f103xx.h:794</div></div>
<div class="ttc" id="aunionstm32_1_1registers_1_1adc_1_1ADCRegDef_1_1JSQR_html"><div class="ttname"><a href="unionstm32_1_1registers_1_1adc_1_1ADCRegDef_1_1JSQR.html">stm32::registers::adc::ADCRegDef::JSQR</a></div><div class="ttdef"><b>Definition:</b> stm32f103xx.h:783</div></div>
<div class="ttc" id="aunionstm32_1_1registers_1_1adc_1_1ADCRegDef_1_1SMPR1_html"><div class="ttname"><a href="unionstm32_1_1registers_1_1adc_1_1ADCRegDef_1_1SMPR1.html">stm32::registers::adc::ADCRegDef::SMPR1</a></div><div class="ttdef"><b>Definition:</b> stm32f103xx.h:733</div></div>
<div class="ttc" id="aunionstm32_1_1registers_1_1adc_1_1ADCRegDef_1_1SMPR2_html"><div class="ttname"><a href="unionstm32_1_1registers_1_1adc_1_1ADCRegDef_1_1SMPR2.html">stm32::registers::adc::ADCRegDef::SMPR2</a></div><div class="ttdef"><b>Definition:</b> stm32f103xx.h:748</div></div>
<div class="ttc" id="aunionstm32_1_1registers_1_1adc_1_1ADCRegDef_1_1SQR1_html"><div class="ttname"><a href="unionstm32_1_1registers_1_1adc_1_1ADCRegDef_1_1SQR1.html">stm32::registers::adc::ADCRegDef::SQR1</a></div><div class="ttdef"><b>Definition:</b> stm32f103xx.h:770</div></div>
<div class="ttc" id="aunionstm32_1_1registers_1_1adc_1_1ADCRegDef_1_1SR_html"><div class="ttname"><a href="unionstm32_1_1registers_1_1adc_1_1ADCRegDef_1_1SR.html">stm32::registers::adc::ADCRegDef::SR</a></div><div class="ttdef"><b>Definition:</b> stm32f103xx.h:678</div></div>
<div class="ttc" id="aunionstm32_1_1registers_1_1afio_1_1AfioRegDef_1_1EVCR_html"><div class="ttname"><a href="unionstm32_1_1registers_1_1afio_1_1AfioRegDef_1_1EVCR.html">stm32::registers::afio::AfioRegDef::EVCR</a></div><div class="ttdef"><b>Definition:</b> stm32f103xx.h:307</div></div>
<div class="ttc" id="aunionstm32_1_1registers_1_1afio_1_1AfioRegDef_1_1MAPR2_html"><div class="ttname"><a href="unionstm32_1_1registers_1_1afio_1_1AfioRegDef_1_1MAPR2.html">stm32::registers::afio::AfioRegDef::MAPR2</a></div><div class="ttdef"><b>Definition:</b> stm32f103xx.h:344</div></div>
<div class="ttc" id="aunionstm32_1_1registers_1_1afio_1_1AfioRegDef_1_1MAPR_html"><div class="ttname"><a href="unionstm32_1_1registers_1_1afio_1_1AfioRegDef_1_1MAPR.html">stm32::registers::afio::AfioRegDef::MAPR</a></div><div class="ttdef"><b>Definition:</b> stm32f103xx.h:317</div></div>
<div class="ttc" id="aunionstm32_1_1registers_1_1dma_1_1DMARegDef_1_1IFCR_html"><div class="ttname"><a href="unionstm32_1_1registers_1_1dma_1_1DMARegDef_1_1IFCR.html">stm32::registers::dma::DMARegDef::IFCR</a></div><div class="ttdef"><b>Definition:</b> stm32f103xx.h:996</div></div>
<div class="ttc" id="aunionstm32_1_1registers_1_1dma_1_1DMARegDef_1_1ISR_html"><div class="ttname"><a href="unionstm32_1_1registers_1_1dma_1_1DMARegDef_1_1ISR.html">stm32::registers::dma::DMARegDef::ISR</a></div><div class="ttdef"><b>Definition:</b> stm32f103xx.h:960</div></div>
<div class="ttc" id="aunionstm32_1_1registers_1_1dma_1_1DmaChannel_1_1CCR_html"><div class="ttname"><a href="unionstm32_1_1registers_1_1dma_1_1DmaChannel_1_1CCR.html">stm32::registers::dma::DmaChannel::CCR</a></div><div class="ttdef"><b>Definition:</b> stm32f103xx.h:936</div></div>
<div class="ttc" id="aunionstm32_1_1registers_1_1i2c_1_1I2CRegDef_1_1CCR_html"><div class="ttname"><a href="unionstm32_1_1registers_1_1i2c_1_1I2CRegDef_1_1CCR.html">stm32::registers::i2c::I2CRegDef::CCR</a></div><div class="ttdef"><b>Definition:</b> stm32f103xx.h:913</div></div>
<div class="ttc" id="aunionstm32_1_1registers_1_1i2c_1_1I2CRegDef_1_1CR1_html"><div class="ttname"><a href="unionstm32_1_1registers_1_1i2c_1_1I2CRegDef_1_1CR1.html">stm32::registers::i2c::I2CRegDef::CR1</a></div><div class="ttdef"><b>Definition:</b> stm32f103xx.h:820</div></div>
<div class="ttc" id="aunionstm32_1_1registers_1_1i2c_1_1I2CRegDef_1_1CR2_html"><div class="ttname"><a href="unionstm32_1_1registers_1_1i2c_1_1I2CRegDef_1_1CR2.html">stm32::registers::i2c::I2CRegDef::CR2</a></div><div class="ttdef"><b>Definition:</b> stm32f103xx.h:842</div></div>
<div class="ttc" id="aunionstm32_1_1registers_1_1i2c_1_1I2CRegDef_1_1OAR1_html"><div class="ttname"><a href="unionstm32_1_1registers_1_1i2c_1_1I2CRegDef_1_1OAR1.html">stm32::registers::i2c::I2CRegDef::OAR1</a></div><div class="ttdef"><b>Definition:</b> stm32f103xx.h:855</div></div>
<div class="ttc" id="aunionstm32_1_1registers_1_1i2c_1_1I2CRegDef_1_1OAR2_html"><div class="ttname"><a href="unionstm32_1_1registers_1_1i2c_1_1I2CRegDef_1_1OAR2.html">stm32::registers::i2c::I2CRegDef::OAR2</a></div><div class="ttdef"><b>Definition:</b> stm32f103xx.h:865</div></div>
<div class="ttc" id="aunionstm32_1_1registers_1_1i2c_1_1I2CRegDef_1_1SR1_html"><div class="ttname"><a href="unionstm32_1_1registers_1_1i2c_1_1I2CRegDef_1_1SR1.html">stm32::registers::i2c::I2CRegDef::SR1</a></div><div class="ttdef"><b>Definition:</b> stm32f103xx.h:876</div></div>
<div class="ttc" id="aunionstm32_1_1registers_1_1i2c_1_1I2CRegDef_1_1SR2_html"><div class="ttname"><a href="unionstm32_1_1registers_1_1i2c_1_1I2CRegDef_1_1SR2.html">stm32::registers::i2c::I2CRegDef::SR2</a></div><div class="ttdef"><b>Definition:</b> stm32f103xx.h:898</div></div>
<div class="ttc" id="aunionstm32_1_1registers_1_1iwdg_1_1IWDGRegDef_1_1SR_html"><div class="ttname"><a href="unionstm32_1_1registers_1_1iwdg_1_1IWDGRegDef_1_1SR.html">stm32::registers::iwdg::IWDGRegDef::SR</a></div><div class="ttdef"><b>Definition:</b> stm32f103xx.h:1251</div></div>
<div class="ttc" id="aunionstm32_1_1registers_1_1nvic_1_1SCBRegDef_1_1SCR_html"><div class="ttname"><a href="unionstm32_1_1registers_1_1nvic_1_1SCBRegDef_1_1SCR.html">stm32::registers::nvic::SCBRegDef::SCR</a></div><div class="ttdef"><b>Definition:</b> stm32f103xx.h:274</div></div>
<div class="ttc" id="aunionstm32_1_1registers_1_1pwr_1_1PwrRegDef_1_1CR_html"><div class="ttname"><a href="unionstm32_1_1registers_1_1pwr_1_1PwrRegDef_1_1CR.html">stm32::registers::pwr::PwrRegDef::CR</a></div><div class="ttdef"><b>Definition:</b> stm32f103xx.h:1218</div></div>
<div class="ttc" id="aunionstm32_1_1registers_1_1pwr_1_1PwrRegDef_1_1CSR_html"><div class="ttname"><a href="unionstm32_1_1registers_1_1pwr_1_1PwrRegDef_1_1CSR.html">stm32::registers::pwr::PwrRegDef::CSR</a></div><div class="ttdef"><b>Definition:</b> stm32f103xx.h:1231</div></div>
<div class="ttc" id="aunionstm32_1_1registers_1_1rcc_1_1RccRegDef_1_1AHBENR_html"><div class="ttname"><a href="unionstm32_1_1registers_1_1rcc_1_1RccRegDef_1_1AHBENR.html">stm32::registers::rcc::RccRegDef::AHBENR</a></div><div class="ttdef"><b>Definition:</b> stm32f103xx.h:123</div></div>
<div class="ttc" id="aunionstm32_1_1registers_1_1rcc_1_1RccRegDef_1_1AHBRSTR_html"><div class="ttname"><a href="unionstm32_1_1registers_1_1rcc_1_1RccRegDef_1_1AHBRSTR.html">stm32::registers::rcc::RccRegDef::AHBRSTR</a></div><div class="ttdef"><b>Definition:</b> stm32f103xx.h:197</div></div>
<div class="ttc" id="aunionstm32_1_1registers_1_1rcc_1_1RccRegDef_1_1APB1ENR_html"><div class="ttname"><a href="unionstm32_1_1registers_1_1rcc_1_1RccRegDef_1_1APB1ENR.html">stm32::registers::rcc::RccRegDef::APB1ENR</a></div><div class="ttdef"><b>Definition:</b> stm32f103xx.h:162</div></div>
<div class="ttc" id="aunionstm32_1_1registers_1_1rcc_1_1RccRegDef_1_1APB1RSTR_html"><div class="ttname"><a href="unionstm32_1_1registers_1_1rcc_1_1RccRegDef_1_1APB1RSTR.html">stm32::registers::rcc::RccRegDef::APB1RSTR</a></div><div class="ttdef"><b>Definition:</b> stm32f103xx.h:91</div></div>
<div class="ttc" id="aunionstm32_1_1registers_1_1rcc_1_1RccRegDef_1_1APB2ENR_html"><div class="ttname"><a href="unionstm32_1_1registers_1_1rcc_1_1RccRegDef_1_1APB2ENR.html">stm32::registers::rcc::RccRegDef::APB2ENR</a></div><div class="ttdef"><b>Definition:</b> stm32f103xx.h:141</div></div>
<div class="ttc" id="aunionstm32_1_1registers_1_1rcc_1_1RccRegDef_1_1APB2RSTR_html"><div class="ttname"><a href="unionstm32_1_1registers_1_1rcc_1_1RccRegDef_1_1APB2RSTR.html">stm32::registers::rcc::RccRegDef::APB2RSTR</a></div><div class="ttdef"><b>Definition:</b> stm32f103xx.h:70</div></div>
<div class="ttc" id="aunionstm32_1_1registers_1_1rcc_1_1RccRegDef_1_1CFGR_html"><div class="ttname"><a href="unionstm32_1_1registers_1_1rcc_1_1RccRegDef_1_1CFGR.html">stm32::registers::rcc::RccRegDef::CFGR</a></div><div class="ttdef"><b>Definition:</b> stm32f103xx.h:50</div></div>
<div class="ttc" id="aunionstm32_1_1registers_1_1rcc_1_1RccRegDef_1_1CR_html"><div class="ttname"><a href="unionstm32_1_1registers_1_1rcc_1_1RccRegDef_1_1CR.html">stm32::registers::rcc::RccRegDef::CR</a></div><div class="ttdef"><b>Definition:</b> stm32f103xx.h:31</div></div>
<div class="ttc" id="aunionstm32_1_1registers_1_1rtc_1_1RtcRegDef_1_1ALRH_html"><div class="ttname"><a href="unionstm32_1_1registers_1_1rtc_1_1RtcRegDef_1_1ALRH.html">stm32::registers::rtc::RtcRegDef::ALRH</a></div><div class="ttdef"><b>Definition:</b> stm32f103xx.h:656</div></div>
<div class="ttc" id="aunionstm32_1_1registers_1_1rtc_1_1RtcRegDef_1_1ALRL_html"><div class="ttname"><a href="unionstm32_1_1registers_1_1rtc_1_1RtcRegDef_1_1ALRL.html">stm32::registers::rtc::RtcRegDef::ALRL</a></div><div class="ttdef"><b>Definition:</b> stm32f103xx.h:664</div></div>
<div class="ttc" id="aunionstm32_1_1registers_1_1rtc_1_1RtcRegDef_1_1CNTH_html"><div class="ttname"><a href="unionstm32_1_1registers_1_1rtc_1_1RtcRegDef_1_1CNTH.html">stm32::registers::rtc::RtcRegDef::CNTH</a></div><div class="ttdef"><b>Definition:</b> stm32f103xx.h:640</div></div>
<div class="ttc" id="aunionstm32_1_1registers_1_1rtc_1_1RtcRegDef_1_1CNTL_html"><div class="ttname"><a href="unionstm32_1_1registers_1_1rtc_1_1RtcRegDef_1_1CNTL.html">stm32::registers::rtc::RtcRegDef::CNTL</a></div><div class="ttdef"><b>Definition:</b> stm32f103xx.h:648</div></div>
<div class="ttc" id="aunionstm32_1_1registers_1_1rtc_1_1RtcRegDef_1_1CRH_html"><div class="ttname"><a href="unionstm32_1_1registers_1_1rtc_1_1RtcRegDef_1_1CRH.html">stm32::registers::rtc::RtcRegDef::CRH</a></div><div class="ttdef"><b>Definition:</b> stm32f103xx.h:598</div></div>
<div class="ttc" id="aunionstm32_1_1registers_1_1rtc_1_1RtcRegDef_1_1CRL_html"><div class="ttname"><a href="unionstm32_1_1registers_1_1rtc_1_1RtcRegDef_1_1CRL.html">stm32::registers::rtc::RtcRegDef::CRL</a></div><div class="ttdef"><b>Definition:</b> stm32f103xx.h:585</div></div>
<div class="ttc" id="aunionstm32_1_1registers_1_1rtc_1_1RtcRegDef_1_1DIVH_html"><div class="ttname"><a href="unionstm32_1_1registers_1_1rtc_1_1RtcRegDef_1_1DIVH.html">stm32::registers::rtc::RtcRegDef::DIVH</a></div><div class="ttdef"><b>Definition:</b> stm32f103xx.h:624</div></div>
<div class="ttc" id="aunionstm32_1_1registers_1_1rtc_1_1RtcRegDef_1_1DIVL_html"><div class="ttname"><a href="unionstm32_1_1registers_1_1rtc_1_1RtcRegDef_1_1DIVL.html">stm32::registers::rtc::RtcRegDef::DIVL</a></div><div class="ttdef"><b>Definition:</b> stm32f103xx.h:632</div></div>
<div class="ttc" id="aunionstm32_1_1registers_1_1rtc_1_1RtcRegDef_1_1PRLH_html"><div class="ttname"><a href="unionstm32_1_1registers_1_1rtc_1_1RtcRegDef_1_1PRLH.html">stm32::registers::rtc::RtcRegDef::PRLH</a></div><div class="ttdef"><b>Definition:</b> stm32f103xx.h:608</div></div>
<div class="ttc" id="aunionstm32_1_1registers_1_1rtc_1_1RtcRegDef_1_1PRLL_html"><div class="ttname"><a href="unionstm32_1_1registers_1_1rtc_1_1RtcRegDef_1_1PRLL.html">stm32::registers::rtc::RtcRegDef::PRLL</a></div><div class="ttdef"><b>Definition:</b> stm32f103xx.h:616</div></div>
<div class="ttc" id="aunionstm32_1_1registers_1_1spi_1_1SpiRegDef_1_1CR1_html"><div class="ttname"><a href="unionstm32_1_1registers_1_1spi_1_1SpiRegDef_1_1CR1.html">stm32::registers::spi::SpiRegDef::CR1</a></div><div class="ttdef"><b>Definition:</b> stm32f103xx.h:385</div></div>
<div class="ttc" id="aunionstm32_1_1registers_1_1spi_1_1SpiRegDef_1_1CR2_html"><div class="ttname"><a href="unionstm32_1_1registers_1_1spi_1_1SpiRegDef_1_1CR2.html">stm32::registers::spi::SpiRegDef::CR2</a></div><div class="ttdef"><b>Definition:</b> stm32f103xx.h:405</div></div>
<div class="ttc" id="aunionstm32_1_1registers_1_1spi_1_1SpiRegDef_1_1SR_html"><div class="ttname"><a href="unionstm32_1_1registers_1_1spi_1_1SpiRegDef_1_1SR.html">stm32::registers::spi::SpiRegDef::SR</a></div><div class="ttdef"><b>Definition:</b> stm32f103xx.h:418</div></div>
<div class="ttc" id="aunionstm32_1_1registers_1_1systick_1_1SystickRegDef_1_1CTRL_html"><div class="ttname"><a href="unionstm32_1_1registers_1_1systick_1_1SystickRegDef_1_1CTRL.html">stm32::registers::systick::SystickRegDef::CTRL</a></div><div class="ttdef"><b>Definition:</b> stm32f103xx.h:364</div></div>
<div class="ttc" id="aunionstm32_1_1registers_1_1timer_1_1timerRegDef_1_1BDTR_html"><div class="ttname"><a href="unionstm32_1_1registers_1_1timer_1_1timerRegDef_1_1BDTR.html">stm32::registers::timer::timerRegDef::BDTR</a></div><div class="ttdef"><b>Definition:</b> stm32f103xx.h:1184</div></div>
<div class="ttc" id="aunionstm32_1_1registers_1_1timer_1_1timerRegDef_1_1CCER_html"><div class="ttname"><a href="unionstm32_1_1registers_1_1timer_1_1timerRegDef_1_1CCER.html">stm32::registers::timer::timerRegDef::CCER</a></div><div class="ttdef"><b>Definition:</b> stm32f103xx.h:1154</div></div>
<div class="ttc" id="aunionstm32_1_1registers_1_1timer_1_1timerRegDef_1_1CCMR1_html"><div class="ttname"><a href="unionstm32_1_1registers_1_1timer_1_1timerRegDef_1_1CCMR1.html">stm32::registers::timer::timerRegDef::CCMR1</a></div><div class="ttdef"><b>Definition:</b> stm32f103xx.h:1130</div></div>
<div class="ttc" id="aunionstm32_1_1registers_1_1timer_1_1timerRegDef_1_1CCMR2_html"><div class="ttname"><a href="unionstm32_1_1registers_1_1timer_1_1timerRegDef_1_1CCMR2.html">stm32::registers::timer::timerRegDef::CCMR2</a></div><div class="ttdef"><b>Definition:</b> stm32f103xx.h:1142</div></div>
<div class="ttc" id="aunionstm32_1_1registers_1_1timer_1_1timerRegDef_1_1CR1_html"><div class="ttname"><a href="unionstm32_1_1registers_1_1timer_1_1timerRegDef_1_1CR1.html">stm32::registers::timer::timerRegDef::CR1</a></div><div class="ttdef"><b>Definition:</b> stm32f103xx.h:1038</div></div>
<div class="ttc" id="aunionstm32_1_1registers_1_1timer_1_1timerRegDef_1_1CR2_html"><div class="ttname"><a href="unionstm32_1_1registers_1_1timer_1_1timerRegDef_1_1CR2.html">stm32::registers::timer::timerRegDef::CR2</a></div><div class="ttdef"><b>Definition:</b> stm32f103xx.h:1052</div></div>
<div class="ttc" id="aunionstm32_1_1registers_1_1timer_1_1timerRegDef_1_1DCR_html"><div class="ttname"><a href="unionstm32_1_1registers_1_1timer_1_1timerRegDef_1_1DCR.html">stm32::registers::timer::timerRegDef::DCR</a></div><div class="ttdef"><b>Definition:</b> stm32f103xx.h:1198</div></div>
<div class="ttc" id="aunionstm32_1_1registers_1_1timer_1_1timerRegDef_1_1DIER_html"><div class="ttname"><a href="unionstm32_1_1registers_1_1timer_1_1timerRegDef_1_1DIER.html">stm32::registers::timer::timerRegDef::DIER</a></div><div class="ttdef"><b>Definition:</b> stm32f103xx.h:1085</div></div>
<div class="ttc" id="aunionstm32_1_1registers_1_1timer_1_1timerRegDef_1_1EGR_html"><div class="ttname"><a href="unionstm32_1_1registers_1_1timer_1_1timerRegDef_1_1EGR.html">stm32::registers::timer::timerRegDef::EGR</a></div><div class="ttdef"><b>Definition:</b> stm32f103xx.h:1117</div></div>
<div class="ttc" id="aunionstm32_1_1registers_1_1timer_1_1timerRegDef_1_1SMCR_html"><div class="ttname"><a href="unionstm32_1_1registers_1_1timer_1_1timerRegDef_1_1SMCR.html">stm32::registers::timer::timerRegDef::SMCR</a></div><div class="ttdef"><b>Definition:</b> stm32f103xx.h:1071</div></div>
<div class="ttc" id="aunionstm32_1_1registers_1_1timer_1_1timerRegDef_1_1SR_html"><div class="ttname"><a href="unionstm32_1_1registers_1_1timer_1_1timerRegDef_1_1SR.html">stm32::registers::timer::timerRegDef::SR</a></div><div class="ttdef"><b>Definition:</b> stm32f103xx.h:1098</div></div>
<div class="ttc" id="aunionstm32_1_1registers_1_1usart_1_1UsartRegDef_1_1BRR_html"><div class="ttname"><a href="unionstm32_1_1registers_1_1usart_1_1UsartRegDef_1_1BRR.html">stm32::registers::usart::UsartRegDef::BRR</a></div><div class="ttdef"><b>Definition:</b> stm32f103xx.h:462</div></div>
<div class="ttc" id="aunionstm32_1_1registers_1_1usart_1_1UsartRegDef_1_1CR1_html"><div class="ttname"><a href="unionstm32_1_1registers_1_1usart_1_1UsartRegDef_1_1CR1.html">stm32::registers::usart::UsartRegDef::CR1</a></div><div class="ttdef"><b>Definition:</b> stm32f103xx.h:471</div></div>
<div class="ttc" id="aunionstm32_1_1registers_1_1usart_1_1UsartRegDef_1_1CR2_html"><div class="ttname"><a href="unionstm32_1_1registers_1_1usart_1_1UsartRegDef_1_1CR2.html">stm32::registers::usart::UsartRegDef::CR2</a></div><div class="ttdef"><b>Definition:</b> stm32f103xx.h:490</div></div>
<div class="ttc" id="aunionstm32_1_1registers_1_1usart_1_1UsartRegDef_1_1CR3_html"><div class="ttname"><a href="unionstm32_1_1registers_1_1usart_1_1UsartRegDef_1_1CR3.html">stm32::registers::usart::UsartRegDef::CR3</a></div><div class="ttdef"><b>Definition:</b> stm32f103xx.h:508</div></div>
<div class="ttc" id="aunionstm32_1_1registers_1_1usart_1_1UsartRegDef_1_1SR_html"><div class="ttname"><a href="unionstm32_1_1registers_1_1usart_1_1UsartRegDef_1_1SR.html">stm32::registers::usart::UsartRegDef::SR</a></div><div class="ttdef"><b>Definition:</b> stm32f103xx.h:443</div></div>
<div class="ttc" id="aunionstm32_1_1registers_1_1wwdg_1_1WWDGRegDef_1_1CFR_html"><div class="ttname"><a href="unionstm32_1_1registers_1_1wwdg_1_1WWDGRegDef_1_1CFR.html">stm32::registers::wwdg::WWDGRegDef::CFR</a></div><div class="ttdef"><b>Definition:</b> stm32f103xx.h:560</div></div>
<div class="ttc" id="aunionstm32_1_1registers_1_1wwdg_1_1WWDGRegDef_1_1CR_html"><div class="ttname"><a href="unionstm32_1_1registers_1_1wwdg_1_1WWDGRegDef_1_1CR.html">stm32::registers::wwdg::WWDGRegDef::CR</a></div><div class="ttdef"><b>Definition:</b> stm32f103xx.h:551</div></div>
<div class="ttc" id="aunionstm32_1_1registers_1_1wwdg_1_1WWDGRegDef_1_1SR_html"><div class="ttname"><a href="unionstm32_1_1registers_1_1wwdg_1_1WWDGRegDef_1_1SR.html">stm32::registers::wwdg::WWDGRegDef::SR</a></div><div class="ttdef"><b>Definition:</b> stm32f103xx.h:570</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_bfccd401955b95cf8c75461437045ac0.html">inc</a></li><li class="navelem"><a class="el" href="dir_d540e291d61014f9459799fe2665a7a3.html">mcal</a></li><li class="navelem"><a class="el" href="stm32f103xx_8h.html">stm32f103xx.h</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1 </li>
  </ul>
</div>
</body>
</html>
