
*** Running vivado
    with args -log arm_auto_pc_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source arm_auto_pc_0.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source arm_auto_pc_0.tcl -notrace
create_project: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 239.664 ; gain = 29.023
Starting RTL Elaboration : Time (s): cpu = 00:00:24 ; elapsed = 00:01:38 . Memory (MB): peak = 345.137 ; gain = 134.496
INFO: [Synth 8-638] synthesizing module 'arm_auto_pc_0' [c:/Users/konto/Documents/embeded/lab2/lab2_interrupt/lab2_interrupt.srcs/sources_1/bd/arm/ip/arm_auto_pc_0/synth/arm_auto_pc_0.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_11_axi_protocol_converter' [c:/Users/konto/Documents/embeded/lab2/lab2_interrupt/lab2_interrupt.srcs/sources_1/bd/arm/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4806]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_11_b2s' [c:/Users/konto/Documents/embeded/lab2/lab2_interrupt/lab2_interrupt.srcs/sources_1/bd/arm/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4224]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_11_b2s_aw_channel' [c:/Users/konto/Documents/embeded/lab2/lab2_interrupt/lab2_interrupt.srcs/sources_1/bd/arm/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3969]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_11_b2s_cmd_translator' [c:/Users/konto/Documents/embeded/lab2/lab2_interrupt/lab2_interrupt.srcs/sources_1/bd/arm/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3467]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_11_b2s_incr_cmd' [c:/Users/konto/Documents/embeded/lab2/lab2_interrupt/lab2_interrupt.srcs/sources_1/bd/arm/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3093]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_11_b2s_incr_cmd' (1#1) [c:/Users/konto/Documents/embeded/lab2/lab2_interrupt/lab2_interrupt.srcs/sources_1/bd/arm/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3093]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_11_b2s_wrap_cmd' [c:/Users/konto/Documents/embeded/lab2/lab2_interrupt/lab2_interrupt.srcs/sources_1/bd/arm/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2903]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_11_b2s_wrap_cmd' (2#1) [c:/Users/konto/Documents/embeded/lab2/lab2_interrupt/lab2_interrupt.srcs/sources_1/bd/arm/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2903]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_11_b2s_cmd_translator' (3#1) [c:/Users/konto/Documents/embeded/lab2/lab2_interrupt/lab2_interrupt.srcs/sources_1/bd/arm/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3467]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_11_b2s_wr_cmd_fsm' [c:/Users/konto/Documents/embeded/lab2/lab2_interrupt/lab2_interrupt.srcs/sources_1/bd/arm/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3225]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_11_b2s_wr_cmd_fsm' (4#1) [c:/Users/konto/Documents/embeded/lab2/lab2_interrupt/lab2_interrupt.srcs/sources_1/bd/arm/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3225]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_11_b2s_aw_channel' (5#1) [c:/Users/konto/Documents/embeded/lab2/lab2_interrupt/lab2_interrupt.srcs/sources_1/bd/arm/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3969]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_11_b2s_b_channel' [c:/Users/konto/Documents/embeded/lab2/lab2_interrupt/lab2_interrupt.srcs/sources_1/bd/arm/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3609]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_11_b2s_simple_fifo' [c:/Users/konto/Documents/embeded/lab2/lab2_interrupt/lab2_interrupt.srcs/sources_1/bd/arm/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_11_b2s_simple_fifo' (6#1) [c:/Users/konto/Documents/embeded/lab2/lab2_interrupt/lab2_interrupt.srcs/sources_1/bd/arm/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_11_b2s_simple_fifo__parameterized0' [c:/Users/konto/Documents/embeded/lab2/lab2_interrupt/lab2_interrupt.srcs/sources_1/bd/arm/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_11_b2s_simple_fifo__parameterized0' (6#1) [c:/Users/konto/Documents/embeded/lab2/lab2_interrupt/lab2_interrupt.srcs/sources_1/bd/arm/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_11_b2s_b_channel' (7#1) [c:/Users/konto/Documents/embeded/lab2/lab2_interrupt/lab2_interrupt.srcs/sources_1/bd/arm/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3609]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_11_b2s_ar_channel' [c:/Users/konto/Documents/embeded/lab2/lab2_interrupt/lab2_interrupt.srcs/sources_1/bd/arm/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4080]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_11_b2s_rd_cmd_fsm' [c:/Users/konto/Documents/embeded/lab2/lab2_interrupt/lab2_interrupt.srcs/sources_1/bd/arm/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3336]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_11_b2s_rd_cmd_fsm' (8#1) [c:/Users/konto/Documents/embeded/lab2/lab2_interrupt/lab2_interrupt.srcs/sources_1/bd/arm/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3336]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_11_b2s_ar_channel' (9#1) [c:/Users/konto/Documents/embeded/lab2/lab2_interrupt/lab2_interrupt.srcs/sources_1/bd/arm/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4080]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_11_b2s_r_channel' [c:/Users/konto/Documents/embeded/lab2/lab2_interrupt/lab2_interrupt.srcs/sources_1/bd/arm/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3809]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_11_b2s_simple_fifo__parameterized1' [c:/Users/konto/Documents/embeded/lab2/lab2_interrupt/lab2_interrupt.srcs/sources_1/bd/arm/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_11_b2s_simple_fifo__parameterized1' (9#1) [c:/Users/konto/Documents/embeded/lab2/lab2_interrupt/lab2_interrupt.srcs/sources_1/bd/arm/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_11_b2s_simple_fifo__parameterized2' [c:/Users/konto/Documents/embeded/lab2/lab2_interrupt/lab2_interrupt.srcs/sources_1/bd/arm/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_11_b2s_simple_fifo__parameterized2' (9#1) [c:/Users/konto/Documents/embeded/lab2/lab2_interrupt/lab2_interrupt.srcs/sources_1/bd/arm/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_11_b2s_r_channel' (10#1) [c:/Users/konto/Documents/embeded/lab2/lab2_interrupt/lab2_interrupt.srcs/sources_1/bd/arm/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3809]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axi_register_slice' [c:/Users/konto/Documents/embeded/lab2/lab2_interrupt/lab2_interrupt.srcs/sources_1/bd/arm/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [c:/Users/konto/Documents/embeded/lab2/lab2_interrupt/lab2_interrupt.srcs/sources_1/bd/arm/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (11#1) [c:/Users/konto/Documents/embeded/lab2/lab2_interrupt/lab2_interrupt.srcs/sources_1/bd/arm/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice' [c:/Users/konto/Documents/embeded/lab2/lab2_interrupt/lab2_interrupt.srcs/sources_1/bd/arm/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice' (12#1) [c:/Users/konto/Documents/embeded/lab2/lab2_interrupt/lab2_interrupt.srcs/sources_1/bd/arm/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized0' [c:/Users/konto/Documents/embeded/lab2/lab2_interrupt/lab2_interrupt.srcs/sources_1/bd/arm/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized0' (12#1) [c:/Users/konto/Documents/embeded/lab2/lab2_interrupt/lab2_interrupt.srcs/sources_1/bd/arm/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized1' [c:/Users/konto/Documents/embeded/lab2/lab2_interrupt/lab2_interrupt.srcs/sources_1/bd/arm/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized1' (12#1) [c:/Users/konto/Documents/embeded/lab2/lab2_interrupt/lab2_interrupt.srcs/sources_1/bd/arm/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized2' [c:/Users/konto/Documents/embeded/lab2/lab2_interrupt/lab2_interrupt.srcs/sources_1/bd/arm/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized2' (12#1) [c:/Users/konto/Documents/embeded/lab2/lab2_interrupt/lab2_interrupt.srcs/sources_1/bd/arm/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [c:/Users/konto/Documents/embeded/lab2/lab2_interrupt/lab2_interrupt.srcs/sources_1/bd/arm/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (13#1) [c:/Users/konto/Documents/embeded/lab2/lab2_interrupt/lab2_interrupt.srcs/sources_1/bd/arm/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axi_register_slice' (14#1) [c:/Users/konto/Documents/embeded/lab2/lab2_interrupt/lab2_interrupt.srcs/sources_1/bd/arm/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axi_register_slice__parameterized0' [c:/Users/konto/Documents/embeded/lab2/lab2_interrupt/lab2_interrupt.srcs/sources_1/bd/arm/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' [c:/Users/konto/Documents/embeded/lab2/lab2_interrupt/lab2_interrupt.srcs/sources_1/bd/arm/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' (14#1) [c:/Users/konto/Documents/embeded/lab2/lab2_interrupt/lab2_interrupt.srcs/sources_1/bd/arm/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized3' [c:/Users/konto/Documents/embeded/lab2/lab2_interrupt/lab2_interrupt.srcs/sources_1/bd/arm/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized3' (14#1) [c:/Users/konto/Documents/embeded/lab2/lab2_interrupt/lab2_interrupt.srcs/sources_1/bd/arm/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized4' [c:/Users/konto/Documents/embeded/lab2/lab2_interrupt/lab2_interrupt.srcs/sources_1/bd/arm/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized4' (14#1) [c:/Users/konto/Documents/embeded/lab2/lab2_interrupt/lab2_interrupt.srcs/sources_1/bd/arm/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized5' [c:/Users/konto/Documents/embeded/lab2/lab2_interrupt/lab2_interrupt.srcs/sources_1/bd/arm/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized5' (14#1) [c:/Users/konto/Documents/embeded/lab2/lab2_interrupt/lab2_interrupt.srcs/sources_1/bd/arm/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized6' [c:/Users/konto/Documents/embeded/lab2/lab2_interrupt/lab2_interrupt.srcs/sources_1/bd/arm/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized6' (14#1) [c:/Users/konto/Documents/embeded/lab2/lab2_interrupt/lab2_interrupt.srcs/sources_1/bd/arm/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized7' [c:/Users/konto/Documents/embeded/lab2/lab2_interrupt/lab2_interrupt.srcs/sources_1/bd/arm/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized7' (14#1) [c:/Users/konto/Documents/embeded/lab2/lab2_interrupt/lab2_interrupt.srcs/sources_1/bd/arm/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' [c:/Users/konto/Documents/embeded/lab2/lab2_interrupt/lab2_interrupt.srcs/sources_1/bd/arm/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' (14#1) [c:/Users/konto/Documents/embeded/lab2/lab2_interrupt/lab2_interrupt.srcs/sources_1/bd/arm/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axi_register_slice__parameterized0' (14#1) [c:/Users/konto/Documents/embeded/lab2/lab2_interrupt/lab2_interrupt.srcs/sources_1/bd/arm/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_11_b2s' (15#1) [c:/Users/konto/Documents/embeded/lab2/lab2_interrupt/lab2_interrupt.srcs/sources_1/bd/arm/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4224]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_11_axi_protocol_converter' (16#1) [c:/Users/konto/Documents/embeded/lab2/lab2_interrupt/lab2_interrupt.srcs/sources_1/bd/arm/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4806]
INFO: [Synth 8-256] done synthesizing module 'arm_auto_pc_0' (17#1) [c:/Users/konto/Documents/embeded/lab2/lab2_interrupt/lab2_interrupt.srcs/sources_1/bd/arm/ip/arm_auto_pc_0/synth/arm_auto_pc_0.v:58]
Finished RTL Elaboration : Time (s): cpu = 00:01:01 ; elapsed = 00:02:24 . Memory (MB): peak = 461.465 ; gain = 250.824
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:01 ; elapsed = 00:02:26 . Memory (MB): peak = 461.465 ; gain = 250.824
INFO: [Device 21-403] Loading part xc7z020clg484-1
Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 712.848 ; gain = 0.164
Finished Constraint Validation : Time (s): cpu = 00:01:22 ; elapsed = 00:04:26 . Memory (MB): peak = 712.848 ; gain = 502.207
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:22 ; elapsed = 00:04:27 . Memory (MB): peak = 712.848 ; gain = 502.207
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:22 ; elapsed = 00:04:29 . Memory (MB): peak = 712.848 ; gain = 502.207
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:23 ; elapsed = 00:04:33 . Memory (MB): peak = 712.848 ; gain = 502.207
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:27 ; elapsed = 00:04:44 . Memory (MB): peak = 712.848 ; gain = 502.207
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:48 ; elapsed = 00:05:16 . Memory (MB): peak = 712.848 ; gain = 502.207
Finished Timing Optimization : Time (s): cpu = 00:01:51 ; elapsed = 00:05:21 . Memory (MB): peak = 718.035 ; gain = 507.395
Finished Technology Mapping : Time (s): cpu = 00:01:51 ; elapsed = 00:05:21 . Memory (MB): peak = 723.164 ; gain = 512.523
Finished IO Insertion : Time (s): cpu = 00:01:52 ; elapsed = 00:05:23 . Memory (MB): peak = 723.164 ; gain = 512.523
Finished Renaming Generated Instances : Time (s): cpu = 00:01:52 ; elapsed = 00:05:23 . Memory (MB): peak = 723.164 ; gain = 512.523
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:53 ; elapsed = 00:05:23 . Memory (MB): peak = 723.164 ; gain = 512.523
Finished Renaming Generated Ports : Time (s): cpu = 00:01:53 ; elapsed = 00:05:23 . Memory (MB): peak = 723.164 ; gain = 512.523
Finished Handling Custom Attributes : Time (s): cpu = 00:01:53 ; elapsed = 00:05:23 . Memory (MB): peak = 723.164 ; gain = 512.523
Finished Renaming Generated Nets : Time (s): cpu = 00:01:53 ; elapsed = 00:05:23 . Memory (MB): peak = 723.164 ; gain = 512.523

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |    18|
|2     |LUT1    |    38|
|3     |LUT2    |    18|
|4     |LUT3    |   235|
|5     |LUT4    |    41|
|6     |LUT5    |    70|
|7     |LUT6    |   106|
|8     |SRL16E  |    18|
|9     |SRLC32E |    47|
|10    |FDRE    |   548|
|11    |FDSE    |    51|
+------+--------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:53 ; elapsed = 00:05:24 . Memory (MB): peak = 723.164 ; gain = 512.523
synth_design: Time (s): cpu = 00:01:46 ; elapsed = 00:05:36 . Memory (MB): peak = 730.953 ; gain = 468.758
write_checkpoint: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 730.953 ; gain = 0.000
