Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sat Jun 12 19:07:12 2021
| Host         : DarkstarXII running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file HoloRiscV_control_sets_placed.rpt
| Design       : HoloRiscV
| Device       : xc7a35ti
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    61 |
|    Minimum number of control sets                        |    61 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    73 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    61 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     4 |
| >= 8 to < 10       |     5 |
| >= 10 to < 12      |     4 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     2 |
| >= 16              |    42 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              23 |           12 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |             323 |          124 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            1101 |          536 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+---------------------------------------+----------------------------+------------------+----------------+--------------+
| Clock Signal |             Enable Signal             |      Set/Reset Signal      | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------+---------------------------------------+----------------------------+------------------+----------------+--------------+
|  uart_clk    | core_dump/tx0_out                     |                            |                1 |              1 |         1.00 |
|  uart_clk    | core_dump/FSM_onehot_cycle[3]_i_1_n_0 |                            |                1 |              4 |         4.00 |
|  uart_clk    | core_dump/send[51]_i_1_n_0            | core_dump/send[39]_i_1_n_0 |                3 |              4 |         1.33 |
|  core_clk    | core_dec/rd[4]_i_1_n_0                |                            |                2 |              5 |         2.50 |
|  uart_clk    | core_dump/bbit[5]_i_1_n_0             |                            |                3 |              6 |         2.00 |
|  core_clk    | core_dec/f7[6]_i_1_n_0                |                            |                3 |              7 |         2.33 |
|  core_clk    | core_dec/opcode[6]_i_1_n_0            |                            |                2 |              7 |         3.50 |
|  uart_clk    | core_dump/pause[6]_i_1_n_0            |                            |                3 |              7 |         2.33 |
|  core_clk    | core_dec/f3_reg[2]_1                  | core_dec/f3_reg[2]_21      |                2 |              8 |         4.00 |
|  core_clk    | core_dec/f3_reg[2]_0                  |                            |                3 |              8 |         2.67 |
|  core_clk    | core_dec/f3_reg[2]_0                  | core_dec/f3_reg[2]_18      |                1 |              8 |         8.00 |
|  core_clk    | core_dec/rs2[4]_i_1_n_0               |                            |                2 |              9 |         4.50 |
|  core_clk    | core_dec/imm[20]_i_1_n_0              |                            |                3 |              9 |         3.00 |
|  core_clk    | core_dec/f3[2]_i_1_n_0                |                            |                2 |             10 |         5.00 |
|  core_clk    | addr[9]_i_2_n_0                       | core_dec/SR[0]             |                3 |             10 |         3.33 |
|  core_clk    | core_dec/imm[11]_i_1_n_0              |                            |                4 |             11 |         2.75 |
|  core_clk    | core_dec/imm[31]_i_1_n_0              |                            |                4 |             11 |         2.75 |
|  uart_clk    | core_dump/addr[0]_i_1_n_0             |                            |                4 |             15 |         3.75 |
|  uart_clk    | core_dump/send[51]_i_1_n_0            | core_dump/send[50]_i_1_n_0 |                2 |             15 |         7.50 |
|  core_clk    | core_dec/f3_reg[2]_0                  | core_dec/f3_reg[2]_19      |                3 |             16 |         5.33 |
|  core_clk    | core_dec/f3_reg[2]_1                  | core_dec/f3_reg[2]_20      |                3 |             16 |         5.33 |
|  core_clk    | core_dec/extended[20]_i_1_n_0         |                            |               10 |             21 |         2.10 |
|  core_clk    |                                       |                            |               12 |             23 |         1.92 |
|  core_clk    | core_ex/p_0_in[4]                     |                            |               12 |             31 |         2.58 |
|  core_clk    | core_ex/dest[31]_i_1_n_0              |                            |               28 |             32 |         1.14 |
|  core_clk    | core_ex/pc_out[31]_i_1_n_0            |                            |               14 |             32 |         2.29 |
|  core_clk    | core_dec/rd_reg[3]_0[0]               | pc[31]_i_1_n_0             |               21 |             32 |         1.52 |
|  core_clk    | core_dec/pc_reg[4][0]                 | pc[31]_i_1_n_0             |                9 |             32 |         3.56 |
|  core_clk    | core_dec/rd_reg[3]_22[0]              | pc[31]_i_1_n_0             |               18 |             32 |         1.78 |
|  core_clk    | core_dec/rd_reg[3]_7[0]               | pc[31]_i_1_n_0             |               17 |             32 |         1.88 |
|  core_clk    | core_dec/rd_reg[3]_1[0]               | pc[31]_i_1_n_0             |               18 |             32 |         1.78 |
|  core_clk    | core_dec/rd_reg[3]_9[0]               | pc[31]_i_1_n_0             |               11 |             32 |         2.91 |
|  core_clk    | core_dec/rd_reg[3]_16[0]              | pc[31]_i_1_n_0             |               11 |             32 |         2.91 |
|  core_clk    | core_dec/rd_reg[3]_14[0]              | pc[31]_i_1_n_0             |               17 |             32 |         1.88 |
|  core_clk    | core_dec/rd_reg[3]_2[0]               | pc[31]_i_1_n_0             |               14 |             32 |         2.29 |
|  core_clk    | core_dec/rd_reg[3]_3[0]               | pc[31]_i_1_n_0             |               17 |             32 |         1.88 |
|  core_clk    | core_dec/rd_reg[3]_8[0]               | pc[31]_i_1_n_0             |               19 |             32 |         1.68 |
|  core_clk    | core_dec/rd_reg[4]_2[0]               | pc[31]_i_1_n_0             |               12 |             32 |         2.67 |
|  core_clk    | core_dec/rd_reg[4]_5[0]               | pc[31]_i_1_n_0             |               16 |             32 |         2.00 |
|  core_clk    | core_dec/rd_reg[4]_7[0]               | pc[31]_i_1_n_0             |               12 |             32 |         2.67 |
|  core_clk    | core_dec/rd_reg[3]_5[0]               | pc[31]_i_1_n_0             |               14 |             32 |         2.29 |
|  core_clk    | core_dec/rd_reg[3]_18[0]              | pc[31]_i_1_n_0             |               18 |             32 |         1.78 |
|  core_clk    | core_dec/rd_reg[3]_10[0]              | pc[31]_i_1_n_0             |               13 |             32 |         2.46 |
|  core_clk    | core_dec/rd_reg[3]_21[0]              | pc[31]_i_1_n_0             |               18 |             32 |         1.78 |
|  core_clk    | core_dec/rd_reg[3]_6[0]               | pc[31]_i_1_n_0             |               18 |             32 |         1.78 |
|  core_clk    | core_dec/rd_reg[3]_4[0]               | pc[31]_i_1_n_0             |               14 |             32 |         2.29 |
|  core_clk    | core_dec/rd_reg[4]_6[0]               | pc[31]_i_1_n_0             |               16 |             32 |         2.00 |
|  core_clk    | core_dec/rd_reg[4]_3[0]               | pc[31]_i_1_n_0             |               11 |             32 |         2.91 |
|  core_clk    | core_dec/rd_reg[3]_20[0]              | pc[31]_i_1_n_0             |               13 |             32 |         2.46 |
|  core_clk    | core_dec/rd_reg[3]_11[0]              | pc[31]_i_1_n_0             |               20 |             32 |         1.60 |
|  core_clk    | core_dec/rd_reg[3]_17[0]              | pc[31]_i_1_n_0             |               14 |             32 |         2.29 |
|  core_clk    | cmd                                   |                            |                8 |             32 |         4.00 |
|  core_clk    | core_dec/rd_reg[3]_13[0]              | pc[31]_i_1_n_0             |               19 |             32 |         1.68 |
|  core_clk    | core_dec/rd_reg[4]_0[0]               | pc[31]_i_1_n_0             |               22 |             32 |         1.45 |
|  core_clk    | core_dec/rd_reg[3]_15[0]              | pc[31]_i_1_n_0             |               18 |             32 |         1.78 |
|  core_clk    | core_dec/rd_reg[3]_19[0]              | pc[31]_i_1_n_0             |               23 |             32 |         1.39 |
|  uart_clk    | core_dump/data_buffer[31]_i_1_n_0     |                            |                6 |             32 |         5.33 |
|  core_clk    | core_dec/rd_reg[4]_1[0]               | pc[31]_i_1_n_0             |               14 |             32 |         2.29 |
|  core_clk    | core_dec/rd_reg[4]_4[0]               | pc[31]_i_1_n_0             |               23 |             32 |         1.39 |
|  core_clk    | core_dec/rd_reg[3]_12[0]              | pc[31]_i_1_n_0             |               19 |             32 |         1.68 |
|  uart_clk    | core_dump/send[51]_i_1_n_0            |                            |                9 |             33 |         3.67 |
+--------------+---------------------------------------+----------------------------+------------------+----------------+--------------+


