-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2018.3
-- Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity Conv1DMac_new_1 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    start_full_n : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    start_out : OUT STD_LOGIC;
    start_write : OUT STD_LOGIC;
    in_V_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    in_V_V_empty_n : IN STD_LOGIC;
    in_V_V_read : OUT STD_LOGIC;
    out_V_V_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    out_V_V_full_n : IN STD_LOGIC;
    out_V_V_write : OUT STD_LOGIC );
end;


architecture behav of Conv1DMac_new_1 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv19_0 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000000000000";
    constant ap_const_lv12_0 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv19_40000 : STD_LOGIC_VECTOR (18 downto 0) := "1000000000000000000";
    constant ap_const_lv19_1 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000000000001";
    constant ap_const_lv12_400 : STD_LOGIC_VECTOR (11 downto 0) := "010000000000";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv7_40 : STD_LOGIC_VECTOR (6 downto 0) := "1000000";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv7_3F : STD_LOGIC_VECTOR (6 downto 0) := "0111111";
    constant ap_const_lv7_1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_const_lv12_1 : STD_LOGIC_VECTOR (11 downto 0) := "000000000001";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv8_F : STD_LOGIC_VECTOR (7 downto 0) := "00001111";
    constant ap_const_lv8_7 : STD_LOGIC_VECTOR (7 downto 0) := "00000111";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv8_8 : STD_LOGIC_VECTOR (7 downto 0) := "00001000";
    constant ap_const_lv8_FD : STD_LOGIC_VECTOR (7 downto 0) := "11111101";
    constant ap_const_lv8_6 : STD_LOGIC_VECTOR (7 downto 0) := "00000110";
    constant ap_const_lv8_2 : STD_LOGIC_VECTOR (7 downto 0) := "00000010";
    constant ap_const_lv8_A : STD_LOGIC_VECTOR (7 downto 0) := "00001010";
    constant ap_const_lv8_9 : STD_LOGIC_VECTOR (7 downto 0) := "00001001";
    constant ap_const_lv8_11 : STD_LOGIC_VECTOR (7 downto 0) := "00010001";
    constant ap_const_lv8_B : STD_LOGIC_VECTOR (7 downto 0) := "00001011";
    constant ap_const_lv8_4 : STD_LOGIC_VECTOR (7 downto 0) := "00000100";
    constant ap_const_lv8_5 : STD_LOGIC_VECTOR (7 downto 0) := "00000101";
    constant ap_const_lv8_3 : STD_LOGIC_VECTOR (7 downto 0) := "00000011";
    constant ap_const_lv8_FB : STD_LOGIC_VECTOR (7 downto 0) := "11111011";
    constant ap_const_lv8_F7 : STD_LOGIC_VECTOR (7 downto 0) := "11110111";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";

    signal real_start : STD_LOGIC;
    signal start_once_reg : STD_LOGIC := '0';
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (2 downto 0) := "001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal internal_ap_ready : STD_LOGIC;
    signal weights5_m_weights_V_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal weights5_m_weights_V_ce0 : STD_LOGIC;
    signal weights5_m_weights_V_q0 : STD_LOGIC_VECTOR (4 downto 0);
    signal weights5_m_weights_V_1_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal weights5_m_weights_V_1_ce0 : STD_LOGIC;
    signal weights5_m_weights_V_1_q0 : STD_LOGIC_VECTOR (4 downto 0);
    signal weights5_m_weights_V_2_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal weights5_m_weights_V_2_ce0 : STD_LOGIC;
    signal weights5_m_weights_V_2_q0 : STD_LOGIC_VECTOR (4 downto 0);
    signal weights5_m_weights_V_3_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal weights5_m_weights_V_3_ce0 : STD_LOGIC;
    signal weights5_m_weights_V_3_q0 : STD_LOGIC_VECTOR (5 downto 0);
    signal in_V_V_blk_n : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal exitcond_flatten7_reg_1046 : STD_LOGIC_VECTOR (0 downto 0);
    signal out_V_V_blk_n : STD_LOGIC;
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal tmp_112_reg_1073 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_112_reg_1073_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal indvar_flatten7_reg_241 : STD_LOGIC_VECTOR (18 downto 0);
    signal indvar_flatten_reg_252 : STD_LOGIC_VECTOR (11 downto 0);
    signal nm_reg_263 : STD_LOGIC_VECTOR (4 downto 0);
    signal sf_reg_274 : STD_LOGIC_VECTOR (6 downto 0);
    signal exitcond_flatten7_fu_317_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state2_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal exitcond_flatten7_reg_1046_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal indvar_flatten_next7_fu_323_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal nm_t_mid2_fu_417_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal nm_t_mid2_reg_1055 : STD_LOGIC_VECTOR (3 downto 0);
    signal nm_t_mid2_reg_1055_pp0_iter1_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal nm_t_mid2_reg_1055_pp0_iter2_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal nm_mid2_fu_425_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_103_fu_437_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_103_reg_1068 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_112_fu_443_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_112_reg_1073_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal sf_2_fu_449_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal indvar_flatten_next_fu_461_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_V_52_reg_1087 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp1_fu_548_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp1_reg_1113 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp2_fu_620_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp2_reg_1118 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp3_fu_692_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp3_reg_1123 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_113_reg_1128 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_169_3_fu_750_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_169_3_reg_1133 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_condition_pp0_exit_iter0_state2 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal tmp_104_fu_469_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal macRegisters_0_V_5_fu_160 : STD_LOGIC_VECTOR (7 downto 0);
    signal macRegisters_0_V_fu_771_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal macRegisters_1_V_5_fu_164 : STD_LOGIC_VECTOR (7 downto 0);
    signal macRegisters_1_V_fu_780_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal macRegisters_2_V_5_fu_168 : STD_LOGIC_VECTOR (7 downto 0);
    signal macRegisters_2_V_fu_789_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal macRegisters_3_V_5_fu_172 : STD_LOGIC_VECTOR (7 downto 0);
    signal macRegisters_3_V_fu_807_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_fu_305_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal exitcond_flatten_fu_329_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_s_fu_309_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_361_fu_365_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_exitcond_flatten_fu_359_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal nm_mid_fu_335_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_106_mid_fu_371_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_362_fu_383_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal nm_2_fu_377_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_743_fu_397_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_105_mid1_fu_401_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_105_mid_fu_343_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal nm_t_mid_fu_351_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal sf_mid2_fu_389_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_105_mid2_fu_409_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal sf_cast6_fu_433_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal indvar_flatten_op_fu_455_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_105_fu_486_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_071_assign_1_cast5_s_fu_476_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_105_fu_486_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_105_fu_486_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_745_fu_500_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_746_fu_514_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_744_fu_492_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_s_fu_518_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_108_fu_524_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_747_fu_530_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_109_fu_538_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_107_cast_fu_510_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_169_cast_cast_fu_544_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_162_1_fu_558_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_162_1_fu_558_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_162_1_fu_558_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_749_fu_572_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_750_fu_586_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_748_fu_564_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_1_fu_590_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_165_1_fu_596_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_751_fu_602_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_169_1_fu_610_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_164_1_cast_fu_582_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_169_1_cast_cast_fu_616_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_162_2_fu_630_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_162_2_fu_630_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_162_2_fu_630_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_753_fu_644_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_754_fu_658_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_752_fu_636_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_2_fu_662_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_165_2_fu_668_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_755_fu_674_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_169_2_fu_682_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_164_2_cast_fu_654_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_169_2_cast_cast_fu_688_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_162_3_fu_702_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_162_3_fu_702_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_162_3_fu_702_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_757_fu_726_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_756_fu_708_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_3_fu_730_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_165_3_fu_736_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_758_fu_742_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp1_cast_fu_768_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp2_cast_fu_777_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp3_cast_fu_786_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_169_3_cast_fu_798_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp4_fu_801_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_114_fu_795_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_115_fu_833_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_116_fu_876_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_117_fu_919_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_118_fu_962_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal result_V_3_fu_999_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal result_V_2_fu_956_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal result_V_1_fu_913_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal result_V_fu_870_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;

    component computeS1_mux_164DeQ_x_x_x_x IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        din6_WIDTH : INTEGER;
        din7_WIDTH : INTEGER;
        din8_WIDTH : INTEGER;
        din9_WIDTH : INTEGER;
        din10_WIDTH : INTEGER;
        din11_WIDTH : INTEGER;
        din12_WIDTH : INTEGER;
        din13_WIDTH : INTEGER;
        din14_WIDTH : INTEGER;
        din15_WIDTH : INTEGER;
        din16_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (7 downto 0);
        din3 : IN STD_LOGIC_VECTOR (7 downto 0);
        din4 : IN STD_LOGIC_VECTOR (7 downto 0);
        din5 : IN STD_LOGIC_VECTOR (7 downto 0);
        din6 : IN STD_LOGIC_VECTOR (7 downto 0);
        din7 : IN STD_LOGIC_VECTOR (7 downto 0);
        din8 : IN STD_LOGIC_VECTOR (7 downto 0);
        din9 : IN STD_LOGIC_VECTOR (7 downto 0);
        din10 : IN STD_LOGIC_VECTOR (7 downto 0);
        din11 : IN STD_LOGIC_VECTOR (7 downto 0);
        din12 : IN STD_LOGIC_VECTOR (7 downto 0);
        din13 : IN STD_LOGIC_VECTOR (7 downto 0);
        din14 : IN STD_LOGIC_VECTOR (7 downto 0);
        din15 : IN STD_LOGIC_VECTOR (7 downto 0);
        din16 : IN STD_LOGIC_VECTOR (3 downto 0);
        dout : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component computeS1_mux_164DeQ IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        din6_WIDTH : INTEGER;
        din7_WIDTH : INTEGER;
        din8_WIDTH : INTEGER;
        din9_WIDTH : INTEGER;
        din10_WIDTH : INTEGER;
        din11_WIDTH : INTEGER;
        din12_WIDTH : INTEGER;
        din13_WIDTH : INTEGER;
        din14_WIDTH : INTEGER;
        din15_WIDTH : INTEGER;
        din16_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (7 downto 0);
        din3 : IN STD_LOGIC_VECTOR (7 downto 0);
        din4 : IN STD_LOGIC_VECTOR (7 downto 0);
        din5 : IN STD_LOGIC_VECTOR (7 downto 0);
        din6 : IN STD_LOGIC_VECTOR (7 downto 0);
        din7 : IN STD_LOGIC_VECTOR (7 downto 0);
        din8 : IN STD_LOGIC_VECTOR (7 downto 0);
        din9 : IN STD_LOGIC_VECTOR (7 downto 0);
        din10 : IN STD_LOGIC_VECTOR (7 downto 0);
        din11 : IN STD_LOGIC_VECTOR (7 downto 0);
        din12 : IN STD_LOGIC_VECTOR (7 downto 0);
        din13 : IN STD_LOGIC_VECTOR (7 downto 0);
        din14 : IN STD_LOGIC_VECTOR (7 downto 0);
        din15 : IN STD_LOGIC_VECTOR (7 downto 0);
        din16 : IN STD_LOGIC_VECTOR (3 downto 0);
        dout : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component Conv1DMac_new_1_wVhK IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (4 downto 0) );
    end component;


    component Conv1DMac_new_1_wWhU IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (4 downto 0) );
    end component;


    component Conv1DMac_new_1_wXh4 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (4 downto 0) );
    end component;


    component Conv1DMac_new_1_wYie IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (5 downto 0) );
    end component;



begin
    weights5_m_weights_V_U : component Conv1DMac_new_1_wVhK
    generic map (
        DataWidth => 5,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => weights5_m_weights_V_address0,
        ce0 => weights5_m_weights_V_ce0,
        q0 => weights5_m_weights_V_q0);

    weights5_m_weights_V_1_U : component Conv1DMac_new_1_wWhU
    generic map (
        DataWidth => 5,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => weights5_m_weights_V_1_address0,
        ce0 => weights5_m_weights_V_1_ce0,
        q0 => weights5_m_weights_V_1_q0);

    weights5_m_weights_V_2_U : component Conv1DMac_new_1_wXh4
    generic map (
        DataWidth => 5,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => weights5_m_weights_V_2_address0,
        ce0 => weights5_m_weights_V_2_ce0,
        q0 => weights5_m_weights_V_2_q0);

    weights5_m_weights_V_3_U : component Conv1DMac_new_1_wYie
    generic map (
        DataWidth => 6,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => weights5_m_weights_V_3_address0,
        ce0 => weights5_m_weights_V_3_ce0,
        q0 => weights5_m_weights_V_3_q0);

    computeS1_mux_164DeQ_x_x_x_x_U124 : component computeS1_mux_164DeQ_x_x_x_x
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => ap_const_lv8_0,
        din1 => ap_const_lv8_0,
        din2 => ap_const_lv8_0,
        din3 => ap_const_lv8_F,
        din4 => ap_const_lv8_0,
        din5 => ap_const_lv8_0,
        din6 => ap_const_lv8_7,
        din7 => ap_const_lv8_0,
        din8 => ap_const_lv8_0,
        din9 => ap_const_lv8_1,
        din10 => ap_const_lv8_0,
        din11 => ap_const_lv8_8,
        din12 => ap_const_lv8_0,
        din13 => ap_const_lv8_0,
        din14 => ap_const_lv8_FD,
        din15 => ap_const_lv8_FD,
        din16 => nm_t_mid2_reg_1055_pp0_iter2_reg,
        dout => tmp_115_fu_833_p18);

    computeS1_mux_164DeQ_U125 : component computeS1_mux_164DeQ
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => ap_const_lv8_6,
        din1 => ap_const_lv8_2,
        din2 => ap_const_lv8_0,
        din3 => ap_const_lv8_0,
        din4 => ap_const_lv8_A,
        din5 => ap_const_lv8_0,
        din6 => ap_const_lv8_2,
        din7 => ap_const_lv8_0,
        din8 => ap_const_lv8_F,
        din9 => ap_const_lv8_0,
        din10 => ap_const_lv8_0,
        din11 => ap_const_lv8_0,
        din12 => ap_const_lv8_0,
        din13 => ap_const_lv8_9,
        din14 => ap_const_lv8_11,
        din15 => ap_const_lv8_0,
        din16 => nm_t_mid2_reg_1055_pp0_iter2_reg,
        dout => tmp_116_fu_876_p18);

    computeS1_mux_164DeQ_x_x_x_x_U126 : component computeS1_mux_164DeQ_x_x_x_x
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => ap_const_lv8_2,
        din1 => ap_const_lv8_0,
        din2 => ap_const_lv8_0,
        din3 => ap_const_lv8_6,
        din4 => ap_const_lv8_6,
        din5 => ap_const_lv8_0,
        din6 => ap_const_lv8_0,
        din7 => ap_const_lv8_0,
        din8 => ap_const_lv8_B,
        din9 => ap_const_lv8_0,
        din10 => ap_const_lv8_0,
        din11 => ap_const_lv8_4,
        din12 => ap_const_lv8_5,
        din13 => ap_const_lv8_0,
        din14 => ap_const_lv8_3,
        din15 => ap_const_lv8_FB,
        din16 => nm_t_mid2_reg_1055_pp0_iter2_reg,
        dout => tmp_117_fu_919_p18);

    computeS1_mux_164DeQ_x_x_x_x_U127 : component computeS1_mux_164DeQ_x_x_x_x
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => ap_const_lv8_0,
        din1 => ap_const_lv8_0,
        din2 => ap_const_lv8_F7,
        din3 => ap_const_lv8_0,
        din4 => ap_const_lv8_0,
        din5 => ap_const_lv8_9,
        din6 => ap_const_lv8_8,
        din7 => ap_const_lv8_0,
        din8 => ap_const_lv8_0,
        din9 => ap_const_lv8_0,
        din10 => ap_const_lv8_2,
        din11 => ap_const_lv8_0,
        din12 => ap_const_lv8_B,
        din13 => ap_const_lv8_0,
        din14 => ap_const_lv8_0,
        din15 => ap_const_lv8_0,
        din16 => nm_t_mid2_reg_1055_pp0_iter2_reg,
        dout => tmp_118_fu_962_p18);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_condition_pp0_exit_iter0_state2) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then
                    if ((ap_const_logic_1 = ap_condition_pp0_exit_iter0_state2)) then 
                        ap_enable_reg_pp0_iter1 <= (ap_const_logic_1 xor ap_condition_pp0_exit_iter0_state2);
                    elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                        ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                elsif ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    start_once_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                start_once_reg <= ap_const_logic_0;
            else
                if (((internal_ap_ready = ap_const_logic_0) and (real_start = ap_const_logic_1))) then 
                    start_once_reg <= ap_const_logic_1;
                elsif ((internal_ap_ready = ap_const_logic_1)) then 
                    start_once_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    indvar_flatten7_reg_241_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_flatten7_fu_317_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                indvar_flatten7_reg_241 <= indvar_flatten_next7_fu_323_p2;
            elsif ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                indvar_flatten7_reg_241 <= ap_const_lv19_0;
            end if; 
        end if;
    end process;

    indvar_flatten_reg_252_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_flatten7_fu_317_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                indvar_flatten_reg_252 <= indvar_flatten_next_fu_461_p3;
            elsif ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                indvar_flatten_reg_252 <= ap_const_lv12_0;
            end if; 
        end if;
    end process;

    macRegisters_0_V_5_fu_160_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_112_reg_1073_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                macRegisters_0_V_5_fu_160 <= macRegisters_0_V_fu_771_p2;
            elsif ((((tmp_112_reg_1073_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or (not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                macRegisters_0_V_5_fu_160 <= ap_const_lv8_0;
            end if; 
        end if;
    end process;

    macRegisters_1_V_5_fu_164_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_112_reg_1073_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                macRegisters_1_V_5_fu_164 <= macRegisters_1_V_fu_780_p2;
            elsif ((((tmp_112_reg_1073_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or (not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                macRegisters_1_V_5_fu_164 <= ap_const_lv8_0;
            end if; 
        end if;
    end process;

    macRegisters_2_V_5_fu_168_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_112_reg_1073_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                macRegisters_2_V_5_fu_168 <= macRegisters_2_V_fu_789_p2;
            elsif ((((tmp_112_reg_1073_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or (not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                macRegisters_2_V_5_fu_168 <= ap_const_lv8_0;
            end if; 
        end if;
    end process;

    macRegisters_3_V_5_fu_172_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_112_reg_1073_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                macRegisters_3_V_5_fu_172 <= macRegisters_3_V_fu_807_p2;
            elsif ((((tmp_112_reg_1073_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or (not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                macRegisters_3_V_5_fu_172 <= ap_const_lv8_0;
            end if; 
        end if;
    end process;

    nm_reg_263_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_flatten7_fu_317_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                nm_reg_263 <= nm_mid2_fu_425_p3;
            elsif ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                nm_reg_263 <= ap_const_lv5_0;
            end if; 
        end if;
    end process;

    sf_reg_274_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_flatten7_fu_317_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                sf_reg_274 <= sf_2_fu_449_p2;
            elsif ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                sf_reg_274 <= ap_const_lv7_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                exitcond_flatten7_reg_1046 <= exitcond_flatten7_fu_317_p2;
                exitcond_flatten7_reg_1046_pp0_iter1_reg <= exitcond_flatten7_reg_1046;
                nm_t_mid2_reg_1055_pp0_iter1_reg <= nm_t_mid2_reg_1055;
                tmp_112_reg_1073_pp0_iter1_reg <= tmp_112_reg_1073;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_flatten7_fu_317_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                nm_t_mid2_reg_1055 <= nm_t_mid2_fu_417_p3;
                tmp_103_reg_1068 <= tmp_103_fu_437_p2;
                tmp_112_reg_1073 <= tmp_112_fu_443_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                nm_t_mid2_reg_1055_pp0_iter2_reg <= nm_t_mid2_reg_1055_pp0_iter1_reg;
                tmp_112_reg_1073_pp0_iter2_reg <= tmp_112_reg_1073_pp0_iter1_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_flatten7_reg_1046_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp1_reg_1113 <= tmp1_fu_548_p2;
                tmp2_reg_1118 <= tmp2_fu_620_p2;
                tmp3_reg_1123 <= tmp3_fu_692_p2;
                tmp_113_reg_1128 <= tmp_162_3_fu_702_p2(13 downto 7);
                tmp_169_3_reg_1133 <= tmp_169_3_fu_750_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_flatten7_reg_1046 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_V_52_reg_1087 <= in_V_V_dout;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (real_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter3, exitcond_flatten7_fu_317_p2, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, ap_enable_reg_pp0_iter2)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((exitcond_flatten7_fu_317_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) and not(((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif ((((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) or ((exitcond_flatten7_fu_317_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone)))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "XXX";
        end case;
    end process;
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(1);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state6 <= ap_CS_fsm(2);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(in_V_V_empty_n, out_V_V_full_n, ap_enable_reg_pp0_iter1, exitcond_flatten7_reg_1046, ap_enable_reg_pp0_iter3, tmp_112_reg_1073_pp0_iter2_reg)
    begin
                ap_block_pp0_stage0_01001 <= (((tmp_112_reg_1073_pp0_iter2_reg = ap_const_lv1_1) and (out_V_V_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((exitcond_flatten7_reg_1046 = ap_const_lv1_0) and (in_V_V_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(in_V_V_empty_n, out_V_V_full_n, ap_enable_reg_pp0_iter1, exitcond_flatten7_reg_1046, ap_enable_reg_pp0_iter3, tmp_112_reg_1073_pp0_iter2_reg)
    begin
                ap_block_pp0_stage0_11001 <= (((tmp_112_reg_1073_pp0_iter2_reg = ap_const_lv1_1) and (out_V_V_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((exitcond_flatten7_reg_1046 = ap_const_lv1_0) and (in_V_V_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(in_V_V_empty_n, out_V_V_full_n, ap_enable_reg_pp0_iter1, exitcond_flatten7_reg_1046, ap_enable_reg_pp0_iter3, tmp_112_reg_1073_pp0_iter2_reg)
    begin
                ap_block_pp0_stage0_subdone <= (((tmp_112_reg_1073_pp0_iter2_reg = ap_const_lv1_1) and (out_V_V_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((exitcond_flatten7_reg_1046 = ap_const_lv1_0) and (in_V_V_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;


    ap_block_state1_assign_proc : process(real_start, ap_done_reg)
    begin
                ap_block_state1 <= ((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1));
    end process;

        ap_block_state2_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state3_pp0_stage0_iter1_assign_proc : process(in_V_V_empty_n, exitcond_flatten7_reg_1046)
    begin
                ap_block_state3_pp0_stage0_iter1 <= ((exitcond_flatten7_reg_1046 = ap_const_lv1_0) and (in_V_V_empty_n = ap_const_logic_0));
    end process;

        ap_block_state4_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state5_pp0_stage0_iter3_assign_proc : process(out_V_V_full_n, tmp_112_reg_1073_pp0_iter2_reg)
    begin
                ap_block_state5_pp0_stage0_iter3 <= ((tmp_112_reg_1073_pp0_iter2_reg = ap_const_lv1_1) and (out_V_V_full_n = ap_const_logic_0));
    end process;


    ap_condition_pp0_exit_iter0_state2_assign_proc : process(exitcond_flatten7_fu_317_p2)
    begin
        if ((exitcond_flatten7_fu_317_p2 = ap_const_lv1_1)) then 
            ap_condition_pp0_exit_iter0_state2 <= ap_const_logic_1;
        else 
            ap_condition_pp0_exit_iter0_state2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_done_reg, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_idle_assign_proc : process(real_start, ap_CS_fsm_state1)
    begin
        if (((real_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_ready <= internal_ap_ready;
    exitcond_flatten7_fu_317_p2 <= "1" when (indvar_flatten7_reg_241 = ap_const_lv19_40000) else "0";
    exitcond_flatten_fu_329_p2 <= "1" when (indvar_flatten_reg_252 = ap_const_lv12_400) else "0";

    in_V_V_blk_n_assign_proc : process(in_V_V_empty_n, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, exitcond_flatten7_reg_1046)
    begin
        if (((exitcond_flatten7_reg_1046 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            in_V_V_blk_n <= in_V_V_empty_n;
        else 
            in_V_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    in_V_V_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, exitcond_flatten7_reg_1046, ap_block_pp0_stage0_11001)
    begin
        if (((exitcond_flatten7_reg_1046 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            in_V_V_read <= ap_const_logic_1;
        else 
            in_V_V_read <= ap_const_logic_0;
        end if; 
    end process;

    indvar_flatten_next7_fu_323_p2 <= std_logic_vector(unsigned(ap_const_lv19_1) + unsigned(indvar_flatten7_reg_241));
    indvar_flatten_next_fu_461_p3 <= 
        ap_const_lv12_1 when (exitcond_flatten_fu_329_p2(0) = '1') else 
        indvar_flatten_op_fu_455_p2;
    indvar_flatten_op_fu_455_p2 <= std_logic_vector(unsigned(indvar_flatten_reg_252) + unsigned(ap_const_lv12_1));

    internal_ap_ready_assign_proc : process(ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            internal_ap_ready <= ap_const_logic_1;
        else 
            internal_ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    macRegisters_0_V_fu_771_p2 <= std_logic_vector(signed(tmp1_cast_fu_768_p1) + signed(macRegisters_0_V_5_fu_160));
    macRegisters_1_V_fu_780_p2 <= std_logic_vector(signed(tmp2_cast_fu_777_p1) + signed(macRegisters_1_V_5_fu_164));
    macRegisters_2_V_fu_789_p2 <= std_logic_vector(signed(tmp3_cast_fu_786_p1) + signed(macRegisters_2_V_5_fu_168));
    macRegisters_3_V_fu_807_p2 <= std_logic_vector(unsigned(tmp4_fu_801_p2) + unsigned(tmp_114_fu_795_p1));
    nm_2_fu_377_p2 <= std_logic_vector(unsigned(ap_const_lv5_1) + unsigned(nm_mid_fu_335_p3));
    nm_mid2_fu_425_p3 <= 
        nm_2_fu_377_p2 when (tmp_106_mid_fu_371_p2(0) = '1') else 
        nm_mid_fu_335_p3;
    nm_mid_fu_335_p3 <= 
        ap_const_lv5_0 when (exitcond_flatten_fu_329_p2(0) = '1') else 
        nm_reg_263;
    nm_t_mid2_fu_417_p3 <= 
        tmp_743_fu_397_p1 when (tmp_106_mid_fu_371_p2(0) = '1') else 
        nm_t_mid_fu_351_p3;
    nm_t_mid_fu_351_p3 <= 
        ap_const_lv4_0 when (exitcond_flatten_fu_329_p2(0) = '1') else 
        tmp_fu_305_p1;
    not_exitcond_flatten_fu_359_p2 <= (exitcond_flatten_fu_329_p2 xor ap_const_lv1_1);

    out_V_V_blk_n_assign_proc : process(out_V_V_full_n, ap_block_pp0_stage0, ap_enable_reg_pp0_iter3, tmp_112_reg_1073_pp0_iter2_reg)
    begin
        if (((tmp_112_reg_1073_pp0_iter2_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            out_V_V_blk_n <= out_V_V_full_n;
        else 
            out_V_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    out_V_V_din <= (((result_V_3_fu_999_p2 & result_V_2_fu_956_p2) & result_V_1_fu_913_p2) & result_V_fu_870_p2);

    out_V_V_write_assign_proc : process(ap_enable_reg_pp0_iter3, tmp_112_reg_1073_pp0_iter2_reg, ap_block_pp0_stage0_11001)
    begin
        if (((tmp_112_reg_1073_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            out_V_V_write <= ap_const_logic_1;
        else 
            out_V_V_write <= ap_const_logic_0;
        end if; 
    end process;

        p_071_assign_1_cast5_s_fu_476_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_V_52_reg_1087),13));

    p_1_fu_590_p2 <= "0" when (tmp_750_fu_586_p1 = ap_const_lv6_0) else "1";
    p_2_fu_662_p2 <= "0" when (tmp_754_fu_658_p1 = ap_const_lv6_0) else "1";
    p_3_fu_730_p2 <= "0" when (tmp_757_fu_726_p1 = ap_const_lv6_0) else "1";
    p_s_fu_518_p2 <= "0" when (tmp_746_fu_514_p1 = ap_const_lv6_0) else "1";

    real_start_assign_proc : process(ap_start, start_full_n, start_once_reg)
    begin
        if (((start_once_reg = ap_const_logic_0) and (start_full_n = ap_const_logic_0))) then 
            real_start <= ap_const_logic_0;
        else 
            real_start <= ap_start;
        end if; 
    end process;

    result_V_1_fu_913_p2 <= std_logic_vector(unsigned(macRegisters_1_V_fu_780_p2) + unsigned(tmp_116_fu_876_p18));
    result_V_2_fu_956_p2 <= std_logic_vector(unsigned(macRegisters_2_V_fu_789_p2) + unsigned(tmp_117_fu_919_p18));
    result_V_3_fu_999_p2 <= std_logic_vector(unsigned(macRegisters_3_V_fu_807_p2) + unsigned(tmp_118_fu_962_p18));
    result_V_fu_870_p2 <= std_logic_vector(unsigned(macRegisters_0_V_fu_771_p2) + unsigned(tmp_115_fu_833_p18));
    sf_2_fu_449_p2 <= std_logic_vector(unsigned(sf_mid2_fu_389_p3) + unsigned(ap_const_lv7_1));
    sf_cast6_fu_433_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sf_mid2_fu_389_p3),10));
    sf_mid2_fu_389_p3 <= 
        ap_const_lv7_0 when (tmp_362_fu_383_p2(0) = '1') else 
        sf_reg_274;
    start_out <= real_start;

    start_write_assign_proc : process(real_start, start_once_reg)
    begin
        if (((start_once_reg = ap_const_logic_0) and (real_start = ap_const_logic_1))) then 
            start_write <= ap_const_logic_1;
        else 
            start_write <= ap_const_logic_0;
        end if; 
    end process;

        tmp1_cast_fu_768_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp1_reg_1113),8));

    tmp1_fu_548_p2 <= std_logic_vector(signed(tmp_107_cast_fu_510_p1) + signed(tmp_169_cast_cast_fu_544_p1));
        tmp2_cast_fu_777_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp2_reg_1118),8));

    tmp2_fu_620_p2 <= std_logic_vector(signed(tmp_164_1_cast_fu_582_p1) + signed(tmp_169_1_cast_cast_fu_616_p1));
        tmp3_cast_fu_786_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp3_reg_1123),8));

    tmp3_fu_692_p2 <= std_logic_vector(signed(tmp_164_2_cast_fu_654_p1) + signed(tmp_169_2_cast_cast_fu_688_p1));
    tmp4_fu_801_p2 <= std_logic_vector(unsigned(macRegisters_3_V_5_fu_172) + unsigned(tmp_169_3_cast_fu_798_p1));
    tmp_103_fu_437_p2 <= std_logic_vector(unsigned(tmp_105_mid2_fu_409_p3) + unsigned(sf_cast6_fu_433_p1));
    tmp_104_fu_469_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_103_reg_1068),64));
    tmp_105_fu_486_p0 <= p_071_assign_1_cast5_s_fu_476_p1(8 - 1 downto 0);
    tmp_105_fu_486_p1 <= weights5_m_weights_V_q0;
    tmp_105_fu_486_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(tmp_105_fu_486_p0) * signed(tmp_105_fu_486_p1))), 13));
    tmp_105_mid1_fu_401_p3 <= (tmp_743_fu_397_p1 & ap_const_lv6_0);
    tmp_105_mid2_fu_409_p3 <= 
        tmp_105_mid1_fu_401_p3 when (tmp_106_mid_fu_371_p2(0) = '1') else 
        tmp_105_mid_fu_343_p3;
    tmp_105_mid_fu_343_p3 <= 
        ap_const_lv10_0 when (exitcond_flatten_fu_329_p2(0) = '1') else 
        tmp_s_fu_309_p3;
    tmp_106_mid_fu_371_p2 <= (tmp_361_fu_365_p2 and not_exitcond_flatten_fu_359_p2);
        tmp_107_cast_fu_510_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_745_fu_500_p4),7));

    tmp_108_fu_524_p2 <= (tmp_744_fu_492_p3 or p_s_fu_518_p2);
    tmp_109_fu_538_p2 <= (tmp_747_fu_530_p3 and tmp_108_fu_524_p2);
    tmp_112_fu_443_p2 <= "1" when (sf_mid2_fu_389_p3 = ap_const_lv7_3F) else "0";
        tmp_114_fu_795_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_113_reg_1128),8));

    tmp_162_1_fu_558_p0 <= p_071_assign_1_cast5_s_fu_476_p1(8 - 1 downto 0);
    tmp_162_1_fu_558_p1 <= weights5_m_weights_V_1_q0;
    tmp_162_1_fu_558_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(tmp_162_1_fu_558_p0) * signed(tmp_162_1_fu_558_p1))), 13));
    tmp_162_2_fu_630_p0 <= p_071_assign_1_cast5_s_fu_476_p1(8 - 1 downto 0);
    tmp_162_2_fu_630_p1 <= weights5_m_weights_V_2_q0;
    tmp_162_2_fu_630_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(tmp_162_2_fu_630_p0) * signed(tmp_162_2_fu_630_p1))), 13));
    tmp_162_3_fu_702_p0 <= tmp_V_52_reg_1087;
    tmp_162_3_fu_702_p1 <= weights5_m_weights_V_3_q0;
    tmp_162_3_fu_702_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(tmp_162_3_fu_702_p0) * signed(tmp_162_3_fu_702_p1))), 14));
        tmp_164_1_cast_fu_582_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_749_fu_572_p4),7));

        tmp_164_2_cast_fu_654_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_753_fu_644_p4),7));

    tmp_165_1_fu_596_p2 <= (tmp_748_fu_564_p3 or p_1_fu_590_p2);
    tmp_165_2_fu_668_p2 <= (tmp_752_fu_636_p3 or p_2_fu_662_p2);
    tmp_165_3_fu_736_p2 <= (tmp_756_fu_708_p3 or p_3_fu_730_p2);
    tmp_169_1_cast_cast_fu_616_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_169_1_fu_610_p2),7));
    tmp_169_1_fu_610_p2 <= (tmp_751_fu_602_p3 and tmp_165_1_fu_596_p2);
    tmp_169_2_cast_cast_fu_688_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_169_2_fu_682_p2),7));
    tmp_169_2_fu_682_p2 <= (tmp_755_fu_674_p3 and tmp_165_2_fu_668_p2);
    tmp_169_3_cast_fu_798_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_169_3_reg_1133),8));
    tmp_169_3_fu_750_p2 <= (tmp_758_fu_742_p3 and tmp_165_3_fu_736_p2);
    tmp_169_cast_cast_fu_544_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_109_fu_538_p2),7));
    tmp_361_fu_365_p2 <= "1" when (sf_reg_274 = ap_const_lv7_40) else "0";
    tmp_362_fu_383_p2 <= (tmp_106_mid_fu_371_p2 or exitcond_flatten_fu_329_p2);
    tmp_743_fu_397_p1 <= nm_2_fu_377_p2(4 - 1 downto 0);
    tmp_744_fu_492_p3 <= tmp_105_fu_486_p2(11 downto 11);
    tmp_745_fu_500_p4 <= tmp_105_fu_486_p2(12 downto 7);
    tmp_746_fu_514_p1 <= tmp_105_fu_486_p2(6 - 1 downto 0);
    tmp_747_fu_530_p3 <= tmp_105_fu_486_p2(6 downto 6);
    tmp_748_fu_564_p3 <= tmp_162_1_fu_558_p2(11 downto 11);
    tmp_749_fu_572_p4 <= tmp_162_1_fu_558_p2(12 downto 7);
    tmp_750_fu_586_p1 <= tmp_162_1_fu_558_p2(6 - 1 downto 0);
    tmp_751_fu_602_p3 <= tmp_162_1_fu_558_p2(6 downto 6);
    tmp_752_fu_636_p3 <= tmp_162_2_fu_630_p2(11 downto 11);
    tmp_753_fu_644_p4 <= tmp_162_2_fu_630_p2(12 downto 7);
    tmp_754_fu_658_p1 <= tmp_162_2_fu_630_p2(6 - 1 downto 0);
    tmp_755_fu_674_p3 <= tmp_162_2_fu_630_p2(6 downto 6);
    tmp_756_fu_708_p3 <= tmp_162_3_fu_702_p2(11 downto 11);
    tmp_757_fu_726_p1 <= tmp_162_3_fu_702_p2(6 - 1 downto 0);
    tmp_758_fu_742_p3 <= tmp_162_3_fu_702_p2(6 downto 6);
    tmp_fu_305_p1 <= nm_reg_263(4 - 1 downto 0);
    tmp_s_fu_309_p3 <= (tmp_fu_305_p1 & ap_const_lv6_0);
    weights5_m_weights_V_1_address0 <= tmp_104_fu_469_p1(10 - 1 downto 0);

    weights5_m_weights_V_1_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            weights5_m_weights_V_1_ce0 <= ap_const_logic_1;
        else 
            weights5_m_weights_V_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weights5_m_weights_V_2_address0 <= tmp_104_fu_469_p1(10 - 1 downto 0);

    weights5_m_weights_V_2_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            weights5_m_weights_V_2_ce0 <= ap_const_logic_1;
        else 
            weights5_m_weights_V_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weights5_m_weights_V_3_address0 <= tmp_104_fu_469_p1(10 - 1 downto 0);

    weights5_m_weights_V_3_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            weights5_m_weights_V_3_ce0 <= ap_const_logic_1;
        else 
            weights5_m_weights_V_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weights5_m_weights_V_address0 <= tmp_104_fu_469_p1(10 - 1 downto 0);

    weights5_m_weights_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            weights5_m_weights_V_ce0 <= ap_const_logic_1;
        else 
            weights5_m_weights_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

end behav;
