;redcode
;assert 1
	SPL 0, <-82
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	CMP <0, @2
	MOV -7, <-20
	SPL <13, #705
	SPL <13, #705
	SUB @-127, 100
	JMP -93, #20
	SUB @-127, 100
	SPL <13, #705
	JMP <9, <-2
	ADD 139, 55
	ADD #0, 20
	ADD 139, 55
	ADD 139, 55
	CMP -207, <-120
	CMP -207, <-120
	SPL <13, #705
	SUB -93, @20
	SUB @-127, 100
	ADD 139, 52
	ADD 139, 52
	SUB @121, 103
	JMP -93, #20
	SUB @-125, @100
	SPL <13, #705
	SPL <-127, 100
	SUB -207, <-120
	CMP <827, 106
	SUB 139, 55
	CMP -207, <-120
	SPL -1, @-20
	SUB 20, @12
	SUB @-125, @100
	JMP <9, <-2
	MOV @-127, 100
	ADD #0, 20
	SUB -93, @20
	SUB -93, @20
	SUB 20, @12
	MOV -7, <-20
	CMP @-127, 100
	ADD 139, 55
	CMP -207, <-120
	ADD #270, <1
	SPL 0, <-82
	CMP -207, <-120
