// Seed: 159094601
module module_0;
  parameter id_1 = id_1;
  wire id_2;
  wire id_3 = id_2;
  wire id_4;
  if (-1) wire id_5;
  else wire id_6;
  wire id_7;
  assign id_4 = id_5;
  assign id_2 = !-1;
endmodule
module module_1 (
    id_1
);
  output wire id_1;
  wire id_2;
  wire id_3, id_4;
  wire id_5;
  module_0 modCall_1 ();
  wire id_6;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  integer id_8;
  assign id_5 = id_8;
  module_0 modCall_1 ();
  for (id_9 = -1'b0; -1; id_2 = -1) begin : LABEL_0
    begin : LABEL_0
      begin : LABEL_0
        assign id_7 = -1;
      end
    end
    assign id_3 = id_5;
    assign id_4 = id_4;
  end
  tri1 id_10 = -1'b0;
endmodule
