#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Tue Feb 13 17:40:42 2018
# Process ID: 15876
# Current directory: D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6480 D:\Users\pnguy\Documents\GitHub\EE382N-AdvanceMCU\project_1\project_1.xpr
# Log file: D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/vivado.log
# Journal file: D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.xpr
INFO: [Project 1-313] Project file moved from '/home/dratini/Documents/GitHub/EE382N-AdvanceMCU/project_1' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 801.250 ; gain = 96.617
update_compile_order -fileset sources_1
open_bd_design {D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/BlockRam.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding cell -- xilinx.com:ip:axi_bram_ctrl:4.0 - axi_bram_ctrl_0
Adding cell -- xilinx.com:ip:axi_bram_ctrl:4.0 - axi_bram_ctrl_1
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - blk_mem_gen_0
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <BlockRam> from BD file <D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/BlockRam.bd>
open_bd_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 897.730 ; gain = 81.824
file mkdir D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/new
close [ open D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/new/LFSR.v w ]
add_files D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/new/LFSR.v
update_compile_order -fileset sources_1
create_bd_cell -type module -reference LFSR LFSR_0
WARNING: [IP_Flow 19-965] There are no component ports to infer bus interfaces.
ERROR: [IP_Flow 19-748] Component Definition 'xilinx.com:module_ref:LFSR:1.0 (LFSR_v1_0)': No ports found. There must be an interface when the IP has at least one source file group.
ERROR: [IP_Flow 19-4668] Failed to infer definition from module 'LFSR'.
ERROR: [Common 17-39] 'create_bd_cell' failed due to earlier errors.
delete_bd_objs [get_bd_cells LFSR_0]
export_ip_user_files -of_objects  [get_files D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/new/LFSR.v] -no_script -reset -force -quiet
remove_files  D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/new/LFSR.v
update_compile_order -fileset sources_1
create_peripheral xilinx.com user LFSR 1.0 -dir D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/../ip_repo
add_peripheral_interface S00_AXI -interface_mode slave -axi_type lite [ipx::find_open_core xilinx.com:user:LFSR:1.0]
generate_peripheral -driver -bfm_example_design -debug_hw_example_design [ipx::find_open_core xilinx.com:user:LFSR:1.0]
write_peripheral [ipx::find_open_core xilinx.com:user:LFSR:1.0]
set_property  ip_repo_paths  D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/../ip_repo/LFSR_1.0 [current_project]
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/ip_repo/LFSR_1.0'.
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:LFSR:1.0 LFSR_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" intc_ip "/axi_interconnect_0" Clk_xbar "Auto" Clk_master "Auto" Clk_slave "Auto" }  [get_bd_intf_pins LFSR_0/S00_AXI]
</LFSR_0/S00_AXI/S00_AXI_reg> is being mapped into </processing_system7_0/Data> at <0x43C00000 [ 64K ]>
regenerate_bd_layout
regenerate_bd_layout -routing
ipx::edit_ip_in_project -upgrade true -name LFSR_v1_0_project -directory D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.tmp/LFSR_v1_0_project d:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/ip_repo/LFSR_1.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'd:/users/pnguy/documents/github/ee382n-advancemcu/project_1/project_1.tmp/lfsr_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/ip_repo/LFSR_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1082.797 ; gain = 15.176
update_compile_order -fileset sources_1
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path d:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/ip_repo/LFSR_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'd:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/ip_repo/LFSR_1.0'
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
report_ip_status -name ip_status 
validate_bd_design
ERROR: [BD 41-1179] The following IPs in this design are locked. This command cannot be run until these IPs are unlocked. Please run report_ip_status for more details and a recommendation on how to fix this issue. 
/LFSR_0

ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
ipx::edit_ip_in_project -upgrade true -name LFSR_v1_0_project -directory D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.tmp/LFSR_v1_0_project d:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/ip_repo/LFSR_1.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'd:/users/pnguy/documents/github/ee382n-advancemcu/project_1/project_1.tmp/lfsr_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/ip_repo/LFSR_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1141.492 ; gain = 0.000
update_compile_order -fileset sources_1
current_project project_1
current_project LFSR_v1_0_project
launch_runs synth_1 -jobs 8
[Wed Feb 14 21:37:47 2018] Launched synth_1...
Run output will be captured here: d:/users/pnguy/documents/github/ee382n-advancemcu/project_1/project_1.tmp/lfsr_v1_0_project/LFSR_v1_0_project.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Wed Feb 14 21:39:01 2018] Launched impl_1...
Run output will be captured here: d:/users/pnguy/documents/github/ee382n-advancemcu/project_1/project_1.tmp/lfsr_v1_0_project/LFSR_v1_0_project.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 8
[Wed Feb 14 21:45:10 2018] Launched synth_1...
Run output will be captured here: d:/users/pnguy/documents/github/ee382n-advancemcu/project_1/project_1.tmp/lfsr_v1_0_project/LFSR_v1_0_project.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Wed Feb 14 21:45:54 2018] Launched impl_1...
Run output will be captured here: d:/users/pnguy/documents/github/ee382n-advancemcu/project_1/project_1.tmp/lfsr_v1_0_project/LFSR_v1_0_project.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 8
[Wed Feb 14 21:49:50 2018] Launched synth_1...
Run output will be captured here: d:/users/pnguy/documents/github/ee382n-advancemcu/project_1/project_1.tmp/lfsr_v1_0_project/LFSR_v1_0_project.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Wed Feb 14 21:50:25 2018] Launched impl_1...
Run output will be captured here: d:/users/pnguy/documents/github/ee382n-advancemcu/project_1/project_1.tmp/lfsr_v1_0_project/LFSR_v1_0_project.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory d:/users/pnguy/documents/github/ee382n-advancemcu/project_1/project_1.tmp/lfsr_v1_0_project/LFSR_v1_0_project.runs/synth_1

launch_runs synth_1 -jobs 8
[Wed Feb 14 21:52:11 2018] Launched synth_1...
Run output will be captured here: d:/users/pnguy/documents/github/ee382n-advancemcu/project_1/project_1.tmp/lfsr_v1_0_project/LFSR_v1_0_project.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Wed Feb 14 21:52:59 2018] Launched impl_1...
Run output will be captured here: d:/users/pnguy/documents/github/ee382n-advancemcu/project_1/project_1.tmp/lfsr_v1_0_project/LFSR_v1_0_project.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory d:/users/pnguy/documents/github/ee382n-advancemcu/project_1/project_1.tmp/lfsr_v1_0_project/LFSR_v1_0_project.runs/synth_1

launch_runs synth_1 -jobs 8
[Wed Feb 14 21:54:30 2018] Launched synth_1...
Run output will be captured here: d:/users/pnguy/documents/github/ee382n-advancemcu/project_1/project_1.tmp/lfsr_v1_0_project/LFSR_v1_0_project.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Wed Feb 14 21:56:24 2018] Launched impl_1...
Run output will be captured here: d:/users/pnguy/documents/github/ee382n-advancemcu/project_1/project_1.tmp/lfsr_v1_0_project/LFSR_v1_0_project.runs/impl_1/runme.log
close_project
regenerate_bd_layout
regenerate_bd_layout
validate_bd_design
ERROR: [BD 41-1179] The following IPs in this design are locked. This command cannot be run until these IPs are unlocked. Please run report_ip_status for more details and a recommendation on how to fix this issue. 
/LFSR_0

ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
upgrade_ip [get_ips  BlockRam_LFSR_0_1] -log ip_upgrade.log
Upgrading 'D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/BlockRam.bd'
INFO: [IP_Flow 19-3422] Upgraded BlockRam_LFSR_0_1 (LFSR_v1.0 1.0) from revision 1 to revision 2
Wrote  : <D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/BlockRam.bd> 
Wrote  : <D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/ui/bd_2bb45c11.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips BlockRam_LFSR_0_1] -no_script -sync -force -quiet
generate_target all [get_files  D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/BlockRam.bd]
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_0/BRAM_PORTA(OTHER) and /axi_bram_ctrl_0/BRAM_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_0/BRAM_PORTB(OTHER) and /axi_bram_ctrl_1/BRAM_PORTA(BRAM_CTRL)
Wrote  : <D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/BlockRam.bd> 
VHDL Output written to : D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/synth/BlockRam.v
VHDL Output written to : D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/sim/BlockRam.v
VHDL Output written to : D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/hdl/BlockRam_wrapper.v
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/ip_repo/LFSR_1.0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block LFSR_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/ip/BlockRam_auto_pc_1/BlockRam_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m03_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/ip/BlockRam_auto_pc_0/BlockRam_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m02_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/ip/BlockRam_auto_pc_2/BlockRam_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
Exporting to file D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/hw_handoff/BlockRam.hwh
Generated Block Design Tcl file D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/hw_handoff/BlockRam_bd.tcl
Generated Hardware Definition File D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/synth/BlockRam.hwdef
generate_target: Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 1341.297 ; gain = 188.258
catch { config_ip_cache -export [get_ips -all BlockRam_processing_system7_0_0] }
catch { config_ip_cache -export [get_ips -all BlockRam_xbar_0] }
catch { config_ip_cache -export [get_ips -all BlockRam_LFSR_0_1] }
catch { config_ip_cache -export [get_ips -all BlockRam_auto_pc_1] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP BlockRam_auto_pc_1, cache-ID = 01ea9d4af20425a1; cache size = 6.215 MB.
catch { config_ip_cache -export [get_ips -all BlockRam_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP BlockRam_auto_pc_0, cache-ID = 01ea9d4af20425a1; cache size = 6.215 MB.
catch { config_ip_cache -export [get_ips -all BlockRam_auto_pc_2] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP BlockRam_auto_pc_2, cache-ID = 3e942efbbf83380e; cache size = 6.215 MB.
export_ip_user_files -of_objects [get_files D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/BlockRam.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/BlockRam.bd]
launch_runs -jobs 8 {BlockRam_processing_system7_0_0_synth_1 BlockRam_xbar_0_synth_1 BlockRam_LFSR_0_1_synth_1}
[Wed Feb 14 22:01:43 2018] Launched BlockRam_processing_system7_0_0_synth_1, BlockRam_xbar_0_synth_1, BlockRam_LFSR_0_1_synth_1...
Run output will be captured here:
BlockRam_processing_system7_0_0_synth_1: D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.runs/BlockRam_processing_system7_0_0_synth_1/runme.log
BlockRam_xbar_0_synth_1: D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.runs/BlockRam_xbar_0_synth_1/runme.log
BlockRam_LFSR_0_1_synth_1: D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.runs/BlockRam_LFSR_0_1_synth_1/runme.log
export_simulation -of_objects [get_files D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/BlockRam.bd] -directory D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.ip_user_files -ipstatic_source_dir D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.cache/compile_simlib/modelsim} {questa=D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.cache/compile_simlib/questa} {riviera=D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.cache/compile_simlib/riviera} {activehdl=D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
upgrade_ip -vlnv xilinx.com:user:LFSR:1.0 [get_ips  BlockRam_LFSR_0_1] -log ip_upgrade.log
Upgrading 'D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/BlockRam.bd'
INFO: [IP_Flow 19-1972] Upgraded BlockRam_LFSR_0_1 from LFSR_v1.0 1.0 to LFSR_v1.0 1.0
Wrote  : <D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/BlockRam.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips BlockRam_LFSR_0_1] -no_script -sync -force -quiet
delete_ip_run [get_files -of_objects [get_fileset sources_1] D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/BlockRam.bd]
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.runs/BlockRam_proc_sys_reset_0_0_synth_1

WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.runs/BlockRam_axi_bram_ctrl_0_1_synth_1

WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.runs/BlockRam_axi_bram_ctrl_0_2_synth_1

WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.runs/BlockRam_axi_gpio_0_0_synth_1

WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.runs/BlockRam_blk_mem_gen_0_0_synth_1

set_property synth_checkpoint_mode None [get_files  D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/BlockRam.bd]
generate_target all [get_files  D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/BlockRam.bd]
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_0/BRAM_PORTA(OTHER) and /axi_bram_ctrl_0/BRAM_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_0/BRAM_PORTB(OTHER) and /axi_bram_ctrl_1/BRAM_PORTA(BRAM_CTRL)
Wrote  : <D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/BlockRam.bd> 
VHDL Output written to : D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/synth/BlockRam.v
VHDL Output written to : D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/sim/BlockRam.v
VHDL Output written to : D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/hdl/BlockRam_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block LFSR_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/ip/BlockRam_auto_pc_1/BlockRam_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m03_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/ip/BlockRam_auto_pc_0/BlockRam_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m02_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/ip/BlockRam_auto_pc_2/BlockRam_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
Exporting to file D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/hw_handoff/BlockRam.hwh
Generated Block Design Tcl file D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/hw_handoff/BlockRam_bd.tcl
Generated Hardware Definition File D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/synth/BlockRam.hwdef
generate_target: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1359.484 ; gain = 18.188
export_ip_user_files -of_objects [get_files D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/BlockRam.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/BlockRam.bd] -directory D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.ip_user_files -ipstatic_source_dir D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.cache/compile_simlib/modelsim} {questa=D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.cache/compile_simlib/questa} {riviera=D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.cache/compile_simlib/riviera} {activehdl=D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
regenerate_bd_layout
validate_bd_design -force
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_0/BRAM_PORTA(OTHER) and /axi_bram_ctrl_0/BRAM_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_0/BRAM_PORTB(OTHER) and /axi_bram_ctrl_1/BRAM_PORTA(BRAM_CTRL)
validate_bd_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1364.047 ; gain = 0.000
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
ipx::edit_ip_in_project -upgrade true -name LFSR_v1_0_project -directory D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.tmp/LFSR_v1_0_project d:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/ip_repo/LFSR_1.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'd:/users/pnguy/documents/github/ee382n-advancemcu/project_1/project_1.tmp/lfsr_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/ip_repo/LFSR_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1375.090 ; gain = 0.000
update_compile_order -fileset sources_1
set_property core_revision 3 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path d:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/ip_repo/LFSR_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'd:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/ip_repo/LFSR_1.0'
set_property synth_checkpoint_mode Singular [get_files  D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/BlockRam.bd]
generate_target all [get_files  D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/BlockRam.bd]
INFO: [BD 41-1662] The design 'BlockRam.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/BlockRam.bd> 
Wrote  : <D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/ui/bd_2bb45c11.ui> 
VHDL Output written to : D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/synth/BlockRam.v
VHDL Output written to : D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/sim/BlockRam.v
VHDL Output written to : D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/hdl/BlockRam_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
CRITICAL WARNING: [filemgmt 20-1365] Unable to generate target(s) for the following file is locked: d:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/ip/BlockRam_LFSR_0_1/BlockRam_LFSR_0_1.xci
Locked reason: 
* IP definition 'LFSR_v1.0 (1.0)' for IP 'BlockRam_LFSR_0_1' (customized with software release 2017.4) has a different revision in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
INFO: [BD 41-1029] Generation completed for the IP Integrator block LFSR_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/ip/BlockRam_auto_pc_1/BlockRam_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m03_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/ip/BlockRam_auto_pc_0/BlockRam_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m02_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/ip/BlockRam_auto_pc_2/BlockRam_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
Exporting to file D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/hw_handoff/BlockRam.hwh
CRITICAL WARNING: [BD 41-1938] The current design is out-of-date/locked, so it is best to update before calling write_bd_tcl, however, a Tcl script is still generated for the current design.
Generated Block Design Tcl file D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/hw_handoff/BlockRam_bd.tcl
Generated Hardware Definition File D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/synth/BlockRam.hwdef
export_ip_user_files -of_objects [get_files D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/BlockRam.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/BlockRam.bd]
launch_runs -jobs 8 BlockRam_synth_1
[Thu Feb 15 12:17:07 2018] Launched BlockRam_synth_1...
Run output will be captured here: D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.runs/BlockRam_synth_1/runme.log
export_simulation -of_objects [get_files D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/BlockRam.bd] -directory D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.ip_user_files -ipstatic_source_dir D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.cache/compile_simlib/modelsim} {questa=D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.cache/compile_simlib/questa} {riviera=D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.cache/compile_simlib/riviera} {activehdl=D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
upgrade_ip -srcset BlockRam -vlnv xilinx.com:user:LFSR:1.0 [get_ips  BlockRam_LFSR_0_1] -log ip_upgrade.log
Upgrading 'D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/BlockRam.bd'
INFO: [IP_Flow 19-3422] Upgraded BlockRam_LFSR_0_1 (LFSR_v1.0 1.0) from revision 2 to revision 3
Wrote  : <D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/BlockRam.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips BlockRam_LFSR_0_1] -no_script -sync -force -quiet
generate_target all [get_files  D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/BlockRam.bd]
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_0/BRAM_PORTA(OTHER) and /axi_bram_ctrl_0/BRAM_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_0/BRAM_PORTB(OTHER) and /axi_bram_ctrl_1/BRAM_PORTA(BRAM_CTRL)
Wrote  : <D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/BlockRam.bd> 
VHDL Output written to : D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/synth/BlockRam.v
VHDL Output written to : D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/sim/BlockRam.v
VHDL Output written to : D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/hdl/BlockRam_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block LFSR_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/ip/BlockRam_auto_pc_1/BlockRam_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m03_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/ip/BlockRam_auto_pc_0/BlockRam_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m02_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/ip/BlockRam_auto_pc_2/BlockRam_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
Exporting to file D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/hw_handoff/BlockRam.hwh
Generated Block Design Tcl file D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/hw_handoff/BlockRam_bd.tcl
Generated Hardware Definition File D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/synth/BlockRam.hwdef
generate_target: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1438.316 ; gain = 33.750
export_ip_user_files -of_objects [get_files D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/BlockRam.bd] -no_script -sync -force -quiet
reset_run BlockRam_synth_1
launch_runs -jobs 8 BlockRam_synth_1
[Thu Feb 15 12:23:03 2018] Launched BlockRam_synth_1...
Run output will be captured here: D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.runs/BlockRam_synth_1/runme.log
export_simulation -of_objects [get_files D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/BlockRam.bd] -directory D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.ip_user_files -ipstatic_source_dir D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.cache/compile_simlib/modelsim} {questa=D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.cache/compile_simlib/questa} {riviera=D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.cache/compile_simlib/riviera} {activehdl=D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
validate_bd_design -force
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_0/BRAM_PORTA(OTHER) and /axi_bram_ctrl_0/BRAM_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_0/BRAM_PORTB(OTHER) and /axi_bram_ctrl_1/BRAM_PORTA(BRAM_CTRL)
validate_bd_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1442.957 ; gain = 0.000
delete_bd_objs [get_bd_intf_nets axi_bram_ctrl_0_BRAM_PORTA]
delete_bd_objs [get_bd_intf_nets axi_bram_ctrl_1_BRAM_PORTA]
connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_1/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_0/BRAM_PORTB]
connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_0/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_0/BRAM_PORTA]
validate_bd_design
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_0/BRAM_PORTA(OTHER) and /axi_bram_ctrl_0/BRAM_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_0/BRAM_PORTB(OTHER) and /axi_bram_ctrl_1/BRAM_PORTA(BRAM_CTRL)
validate_bd_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1442.957 ; gain = 0.000
INFO: [Device 21-403] Loading part xc7z020clg484-1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.Memory_Type {True_Dual_Port_RAM} CONFIG.Port_A_Write_Rate {50} CONFIG.Port_B_Write_Rate {50}] [get_bd_cells blk_mem_gen_0]
endgroup
validate_bd_design
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_0/BRAM_PORTA(OTHER) and /axi_bram_ctrl_0/BRAM_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_0/BRAM_PORTB(OTHER) and /axi_bram_ctrl_1/BRAM_PORTA(BRAM_CTRL)
validate_bd_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1608.254 ; gain = 0.000
delete_bd_objs [get_bd_intf_nets axi_bram_ctrl_0_BRAM_PORTA] [get_bd_intf_nets axi_bram_ctrl_1_BRAM_PORTA] [get_bd_cells blk_mem_gen_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 blk_mem_gen_0
endgroup
set_property location {3.5 1224 137} [get_bd_cells blk_mem_gen_0]
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Memory_Type {True_Dual_Port_RAM} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Use_RSTB_Pin {true} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Write_Rate {50} CONFIG.Port_B_Enable_Rate {100} CONFIG.EN_SAFETY_CKT {false}] [get_bd_cells blk_mem_gen_0]
connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_0/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_0/BRAM_PORTA]
connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_1/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_0/BRAM_PORTB]
save_bd_design
Wrote  : <D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/BlockRam.bd> 
Wrote  : <D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/ui/bd_2bb45c11.ui> 
validate_bd_design
validate_bd_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1621.387 ; gain = 2.855
generate_target all [get_files  D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/BlockRam.bd]
INFO: [BD 41-1662] The design 'BlockRam.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/BlockRam.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/synth/BlockRam.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/sim/BlockRam.v
VHDL Output written to : D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/hdl/BlockRam_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block LFSR_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/ip/BlockRam_auto_pc_1/BlockRam_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m03_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/ip/BlockRam_auto_pc_0/BlockRam_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m02_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/ip/BlockRam_auto_pc_2/BlockRam_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
Exporting to file D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/hw_handoff/BlockRam.hwh
Generated Block Design Tcl file D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/hw_handoff/BlockRam_bd.tcl
Generated Hardware Definition File D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/synth/BlockRam.hwdef
export_ip_user_files -of_objects [get_files D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/BlockRam.bd] -no_script -sync -force -quiet
reset_run BlockRam_synth_1
launch_runs -jobs 8 BlockRam_synth_1
[Thu Feb 15 12:28:52 2018] Launched BlockRam_synth_1...
Run output will be captured here: D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.runs/BlockRam_synth_1/runme.log
export_simulation -of_objects [get_files D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/BlockRam.bd] -directory D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.ip_user_files -ipstatic_source_dir D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.cache/compile_simlib/modelsim} {questa=D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.cache/compile_simlib/questa} {riviera=D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.cache/compile_simlib/riviera} {activehdl=D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/ip_repo/LFSR_1.0'.
report_ip_status -name ip_status
upgrade_ip -srcset BlockRam -vlnv xilinx.com:user:LFSR:1.0 [get_ips  BlockRam_LFSR_0_1] -log ip_upgrade.log
Upgrading 'D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/BlockRam.bd'
INFO: [IP_Flow 19-1972] Upgraded BlockRam_LFSR_0_1 from LFSR_v1.0 1.0 to LFSR_v1.0 1.0
Wrote  : <D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/BlockRam.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips BlockRam_LFSR_0_1] -no_script -sync -force -quiet
generate_target all [get_files  D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/BlockRam.bd]
Wrote  : <D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/BlockRam.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/synth/BlockRam.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/sim/BlockRam.v
VHDL Output written to : D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/hdl/BlockRam_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block LFSR_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/ip/BlockRam_auto_pc_1/BlockRam_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m03_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/ip/BlockRam_auto_pc_0/BlockRam_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m02_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/ip/BlockRam_auto_pc_2/BlockRam_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
Exporting to file D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/hw_handoff/BlockRam.hwh
Generated Block Design Tcl file D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/hw_handoff/BlockRam_bd.tcl
Generated Hardware Definition File D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/synth/BlockRam.hwdef
generate_target: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1780.844 ; gain = 45.215
export_ip_user_files -of_objects [get_files D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/BlockRam.bd] -no_script -sync -force -quiet
reset_run BlockRam_synth_1
launch_runs -jobs 8 BlockRam_synth_1
[Thu Feb 15 12:33:42 2018] Launched BlockRam_synth_1...
Run output will be captured here: D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.runs/BlockRam_synth_1/runme.log
export_simulation -of_objects [get_files D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/BlockRam.bd] -directory D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.ip_user_files -ipstatic_source_dir D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.cache/compile_simlib/modelsim} {questa=D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.cache/compile_simlib/questa} {riviera=D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.cache/compile_simlib/riviera} {activehdl=D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
delete_ip_run [get_files -of_objects [get_fileset BlockRam] D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/BlockRam.bd]
INFO: [Project 1-386] Moving file 'D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/BlockRam.bd' from fileset 'BlockRam' to fileset 'sources_1'.
set_property synth_checkpoint_mode Hierarchical [get_files  D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/BlockRam.bd]
generate_target all [get_files  D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/BlockRam.bd]
INFO: [BD 41-1662] The design 'BlockRam.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/synth/BlockRam.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/sim/BlockRam.v
VHDL Output written to : D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/hdl/BlockRam_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block LFSR_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m03_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m02_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
Exporting to file D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/hw_handoff/BlockRam.hwh
Generated Block Design Tcl file D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/hw_handoff/BlockRam_bd.tcl
Generated Hardware Definition File D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/synth/BlockRam.hwdef
catch { config_ip_cache -export [get_ips -all BlockRam_xbar_0] }
catch { config_ip_cache -export [get_ips -all BlockRam_LFSR_0_1] }
catch { config_ip_cache -export [get_ips -all BlockRam_blk_mem_gen_0_1] }
catch { config_ip_cache -export [get_ips -all BlockRam_auto_pc_1] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP BlockRam_auto_pc_1, cache-ID = 01ea9d4af20425a1; cache size = 7.062 MB.
catch { config_ip_cache -export [get_ips -all BlockRam_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP BlockRam_auto_pc_0, cache-ID = 01ea9d4af20425a1; cache size = 7.062 MB.
catch { config_ip_cache -export [get_ips -all BlockRam_auto_pc_2] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP BlockRam_auto_pc_2, cache-ID = 3e942efbbf83380e; cache size = 7.062 MB.
export_ip_user_files -of_objects [get_files D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/BlockRam.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/BlockRam.bd]
launch_runs -jobs 8 {BlockRam_xbar_0_synth_1 BlockRam_LFSR_0_1_synth_1 BlockRam_blk_mem_gen_0_1_synth_1}
[Thu Feb 15 12:37:59 2018] Launched BlockRam_xbar_0_synth_1, BlockRam_LFSR_0_1_synth_1, BlockRam_blk_mem_gen_0_1_synth_1...
Run output will be captured here:
BlockRam_xbar_0_synth_1: D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.runs/BlockRam_xbar_0_synth_1/runme.log
BlockRam_LFSR_0_1_synth_1: D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.runs/BlockRam_LFSR_0_1_synth_1/runme.log
BlockRam_blk_mem_gen_0_1_synth_1: D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.runs/BlockRam_blk_mem_gen_0_1_synth_1/runme.log
export_simulation -of_objects [get_files D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/BlockRam.bd] -directory D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.ip_user_files -ipstatic_source_dir D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.cache/compile_simlib/modelsim} {questa=D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.cache/compile_simlib/questa} {riviera=D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.cache/compile_simlib/riviera} {activehdl=D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_runs impl_1 -to_step write_bitstream -jobs 8
CRITICAL WARNING: [filemgmt 20-730] Could not find a top module in the fileset sources_1.
Resolution: With the gui up, review the source files in the Sources window. Use Add Sources to add any needed sources. If the files are disabled, enable them. You can also select the file and choose Set Used In from the pop-up menu. Review if they are being used at the proper points of the flow.
ERROR: [Common 17-70] Application Exception: Top module not set for fileset 'sources_1'. Please ensure that a valid value is provided for 'top'. The value for 'top' can be set/changed using the 'Top Module Name' field under 'Project Settings', or using the 'set_property top' Tcl command (e.g. set_property top <name> [current_fileset]).
make_wrapper -files [get_files D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/BlockRam.bd] -top
import_files -force -norecurse D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/hdl/BlockRam_wrapper.v
delete_ip_run [get_files -of_objects [get_fileset sources_1] D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/BlockRam.bd]
set_property synth_checkpoint_mode Singular [get_files  D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/BlockRam.bd]
generate_target all [get_files  D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/BlockRam.bd]
INFO: [BD 41-1662] The design 'BlockRam.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/synth/BlockRam.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/sim/BlockRam.v
VHDL Output written to : D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/hdl/BlockRam_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block LFSR_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m03_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m02_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
Exporting to file D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/hw_handoff/BlockRam.hwh
Generated Block Design Tcl file D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/hw_handoff/BlockRam_bd.tcl
Generated Hardware Definition File D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/synth/BlockRam.hwdef
export_ip_user_files -of_objects [get_files D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/BlockRam.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/BlockRam.bd]
launch_runs -jobs 8 BlockRam_synth_1
[Thu Feb 15 12:40:40 2018] Launched BlockRam_synth_1...
Run output will be captured here: D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.runs/BlockRam_synth_1/runme.log
export_simulation -of_objects [get_files D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/BlockRam.bd] -directory D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.ip_user_files -ipstatic_source_dir D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.cache/compile_simlib/modelsim} {questa=D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.cache/compile_simlib/questa} {riviera=D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.cache/compile_simlib/riviera} {activehdl=D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
delete_ip_run [get_files -of_objects [get_fileset BlockRam] D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/BlockRam.bd]
INFO: [Project 1-386] Moving file 'D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/BlockRam.bd' from fileset 'BlockRam' to fileset 'sources_1'.
set_property synth_checkpoint_mode Hierarchical [get_files  D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/BlockRam.bd]
generate_target all [get_files  D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/BlockRam.bd]
INFO: [BD 41-1662] The design 'BlockRam.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/synth/BlockRam.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/sim/BlockRam.v
VHDL Output written to : D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/hdl/BlockRam_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block LFSR_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m03_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m02_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
Exporting to file D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/hw_handoff/BlockRam.hwh
Generated Block Design Tcl file D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/hw_handoff/BlockRam_bd.tcl
Generated Hardware Definition File D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/synth/BlockRam.hwdef
catch { config_ip_cache -export [get_ips -all BlockRam_xbar_0] }
catch { config_ip_cache -export [get_ips -all BlockRam_blk_mem_gen_0_1] }
export_ip_user_files -of_objects [get_files D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/BlockRam.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/BlockRam.bd]
launch_runs -jobs 8 {BlockRam_xbar_0_synth_1 BlockRam_blk_mem_gen_0_1_synth_1}
[Thu Feb 15 12:45:08 2018] Launched BlockRam_xbar_0_synth_1, BlockRam_blk_mem_gen_0_1_synth_1...
Run output will be captured here:
BlockRam_xbar_0_synth_1: D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.runs/BlockRam_xbar_0_synth_1/runme.log
BlockRam_blk_mem_gen_0_1_synth_1: D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.runs/BlockRam_blk_mem_gen_0_1_synth_1/runme.log
export_simulation -of_objects [get_files D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/BlockRam.bd] -directory D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.ip_user_files -ipstatic_source_dir D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.cache/compile_simlib/modelsim} {questa=D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.cache/compile_simlib/questa} {riviera=D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.cache/compile_simlib/riviera} {activehdl=D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu Feb 15 12:48:28 2018] Launched synth_1...
Run output will be captured here: D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.runs/synth_1/runme.log
[Thu Feb 15 12:48:28 2018] Launched impl_1...
Run output will be captured here: D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.runs/impl_1/runme.log
ipx::edit_ip_in_project -upgrade true -name LFSR_v1_0_project -directory D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.tmp/LFSR_v1_0_project d:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/ip_repo/LFSR_1.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'd:/users/pnguy/documents/github/ee382n-advancemcu/project_1/project_1.tmp/lfsr_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/ip_repo/LFSR_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1921.625 ; gain = 0.000
update_compile_order -fileset sources_1
set_property core_revision 4 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path d:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/ip_repo/LFSR_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'd:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/ip_repo/LFSR_1.0'
validate_bd_design -force
ERROR: [BD 41-1179] The following IPs in this design are locked. This command cannot be run until these IPs are unlocked. Please run report_ip_status for more details and a recommendation on how to fix this issue. 
/LFSR_0

ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
delete_ip_run [get_files -of_objects [get_fileset sources_1] D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/BlockRam.bd]
set_property synth_checkpoint_mode Singular [get_files  D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/BlockRam.bd]
generate_target all [get_files  D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/BlockRam.bd]
INFO: [BD 41-1662] The design 'BlockRam.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/synth/BlockRam.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/sim/BlockRam.v
VHDL Output written to : D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/hdl/BlockRam_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
CRITICAL WARNING: [filemgmt 20-1365] Unable to generate target(s) for the following file is locked: d:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/ip/BlockRam_LFSR_0_1/BlockRam_LFSR_0_1.xci
Locked reason: 
* IP definition 'LFSR_v1.0 (1.0)' for IP 'BlockRam_LFSR_0_1' (customized with software release 2017.4) has a different revision in the IP Catalog.
* Detected changes to IP definition 'LFSR_v1.0 (1.0)' file(s).
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
INFO: [BD 41-1029] Generation completed for the IP Integrator block LFSR_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m03_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m02_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
Exporting to file D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/hw_handoff/BlockRam.hwh
CRITICAL WARNING: [BD 41-1938] The current design is out-of-date/locked, so it is best to update before calling write_bd_tcl, however, a Tcl script is still generated for the current design.
Generated Block Design Tcl file D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/hw_handoff/BlockRam_bd.tcl
Generated Hardware Definition File D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/synth/BlockRam.hwdef
export_ip_user_files -of_objects [get_files D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/BlockRam.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/BlockRam.bd]
launch_runs -jobs 8 BlockRam_synth_1
[Thu Feb 15 13:24:41 2018] Launched BlockRam_synth_1...
Run output will be captured here: D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.runs/BlockRam_synth_1/runme.log
export_simulation -of_objects [get_files D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/BlockRam.bd] -directory D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.ip_user_files -ipstatic_source_dir D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.cache/compile_simlib/modelsim} {questa=D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.cache/compile_simlib/questa} {riviera=D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.cache/compile_simlib/riviera} {activehdl=D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
ipx::edit_ip_in_project -upgrade true -name LFSR_v1_0_project -directory D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.tmp/LFSR_v1_0_project d:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/ip_repo/LFSR_1.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'd:/users/pnguy/documents/github/ee382n-advancemcu/project_1/project_1.tmp/lfsr_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/ip_repo/LFSR_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
update_compile_order -fileset sources_1
set_property core_revision 5 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path d:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/ip_repo/LFSR_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'd:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/ip_repo/LFSR_1.0'
report_ip_status -name ip_status 
upgrade_ip -srcset BlockRam -vlnv xilinx.com:user:LFSR:1.0 [get_ips  BlockRam_LFSR_0_1] -log ip_upgrade.log
Upgrading 'D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/BlockRam.bd'
INFO: [IP_Flow 19-3422] Upgraded BlockRam_LFSR_0_1 (LFSR_v1.0 1.0) from revision 3 to revision 5
Wrote  : <D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/BlockRam.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips BlockRam_LFSR_0_1] -no_script -sync -force -quiet
generate_target all [get_files  D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/BlockRam.bd]
Wrote  : <D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/BlockRam.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/synth/BlockRam.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/sim/BlockRam.v
VHDL Output written to : D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/hdl/BlockRam_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block LFSR_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/ip/BlockRam_auto_pc_1/BlockRam_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m03_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/ip/BlockRam_auto_pc_0/BlockRam_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m02_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/ip/BlockRam_auto_pc_2/BlockRam_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
Exporting to file D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/hw_handoff/BlockRam.hwh
Generated Block Design Tcl file D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/hw_handoff/BlockRam_bd.tcl
Generated Hardware Definition File D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/synth/BlockRam.hwdef
generate_target: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2007.965 ; gain = 35.258
export_ip_user_files -of_objects [get_files D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/BlockRam.bd] -no_script -sync -force -quiet
reset_run BlockRam_synth_1
launch_runs -jobs 8 BlockRam_synth_1
[Thu Feb 15 13:26:30 2018] Launched BlockRam_synth_1...
Run output will be captured here: D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.runs/BlockRam_synth_1/runme.log
export_simulation -of_objects [get_files D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/BlockRam.bd] -directory D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.ip_user_files -ipstatic_source_dir D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.cache/compile_simlib/modelsim} {questa=D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.cache/compile_simlib/questa} {riviera=D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.cache/compile_simlib/riviera} {activehdl=D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run BlockRam_synth_1
report_ip_status -name ip_status 
generate_target all [get_files  D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/BlockRam.bd]
INFO: [BD 41-1637] Generated targets are already up-to-date for bd-design 'BlockRam' - hence not re-generating.
export_ip_user_files -of_objects [get_files D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/BlockRam.bd] -no_script -sync -force -quiet
launch_runs -jobs 8 BlockRam_synth_1
[Thu Feb 15 13:31:11 2018] Launched BlockRam_synth_1...
Run output will be captured here: D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.runs/BlockRam_synth_1/runme.log
export_simulation -of_objects [get_files D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/BlockRam.bd] -directory D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.ip_user_files -ipstatic_source_dir D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.cache/compile_simlib/modelsim} {questa=D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.cache/compile_simlib/questa} {riviera=D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.cache/compile_simlib/riviera} {activehdl=D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/ip_repo/LFSR_1.0'.
report_ip_status -name ip_status
delete_ip_run [get_files -of_objects [get_fileset BlockRam] D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/BlockRam.bd]
INFO: [Project 1-386] Moving file 'D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/BlockRam.bd' from fileset 'BlockRam' to fileset 'sources_1'.
set_property synth_checkpoint_mode Hierarchical [get_files  D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/BlockRam.bd]
generate_target all [get_files  D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/BlockRam.bd]
INFO: [BD 41-1662] The design 'BlockRam.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/synth/BlockRam.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/sim/BlockRam.v
VHDL Output written to : D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/hdl/BlockRam_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block LFSR_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m03_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m02_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
Exporting to file D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/hw_handoff/BlockRam.hwh
Generated Block Design Tcl file D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/hw_handoff/BlockRam_bd.tcl
Generated Hardware Definition File D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/synth/BlockRam.hwdef
catch { config_ip_cache -export [get_ips -all BlockRam_LFSR_0_1] }
catch { config_ip_cache -export [get_ips -all BlockRam_auto_pc_1] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP BlockRam_auto_pc_1, cache-ID = 01ea9d4af20425a1; cache size = 9.856 MB.
catch { config_ip_cache -export [get_ips -all BlockRam_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP BlockRam_auto_pc_0, cache-ID = 01ea9d4af20425a1; cache size = 9.856 MB.
catch { config_ip_cache -export [get_ips -all BlockRam_auto_pc_2] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP BlockRam_auto_pc_2, cache-ID = 3e942efbbf83380e; cache size = 9.856 MB.
export_ip_user_files -of_objects [get_files D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/BlockRam.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/BlockRam.bd]
launch_runs -jobs 8 BlockRam_LFSR_0_1_synth_1
[Thu Feb 15 13:36:21 2018] Launched BlockRam_LFSR_0_1_synth_1...
Run output will be captured here: D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.runs/BlockRam_LFSR_0_1_synth_1/runme.log
export_simulation -of_objects [get_files D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/BlockRam.bd] -directory D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.ip_user_files -ipstatic_source_dir D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.cache/compile_simlib/modelsim} {questa=D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.cache/compile_simlib/questa} {riviera=D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.cache/compile_simlib/riviera} {activehdl=D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu Feb 15 13:37:27 2018] Launched synth_1...
Run output will be captured here: D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.runs/synth_1/runme.log
[Thu Feb 15 13:37:27 2018] Launched impl_1...
Run output will be captured here: D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Thu Feb 15 16:33:59 2018...
