<?xml version="1.0" encoding="UTF-8"?>
<BaliProject version="3.2" title="ddr3core_eval" device="LFE3-35EA-8FN484C" default_implementation="ddr3core_eval">
    <Options/>
    <Implementation title="ddr3core_eval" dir="ddr3core_eval" description="ddr3core_eval" synthesis="precision" default_strategy="ddr3core_eval">
        <Options def_top="ddr3_sdram_mem_top">
            <Option name="include path" value="../../src/params/"/>
            <Option name="top" value="ddr3_sdram_mem_top"/>
        </Options>
        <Source name="../../../models/ecp3/clk_phase.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="../../../models/ecp3/clk_stop.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="../../../models/ecp3/pll_control.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="../../../models/ecp3/jitter_filter.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="../../../models/ecp3/ddr3_pll.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="../../../models/ecp3/ddr3_clks.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="../../../../ddr3core_bb.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="../ddr3_sdram_mem_top_wrapper.v" type="Verilog" type_short="Verilog">
            <Options top_module="ddr3_sdram_mem_top"/>
        </Source>
        <Source name="ddr3core_eval.lpf" type="Logic Preference" type_short="LPF">
            <Options/>
        </Source>
    </Implementation>
    <Strategy name="ddr3core_eval" file="ddr3core_eval.sty"/>
</BaliProject>
