[Library]
others = $MODEL_TECH/../modelsim.ini
smartfusion = C:/Actel/Libero_v9.1/Designer/lib/modelsim/precompiled/vhdl/smartfusion


presynth = presynth
proasic3 = C:/Actel/Libero_v9.1/Designer/lib/modelsim/precompiled/vhdl/smartfusion
MSSLIB = C:/Actel/Libero_v9.1/Designer/lib/modelsim/precompiled/mixed/smartfusion/MSSLIB
MSS_BFM_LIB = ../component/Actel/SmartFusionMSS/MSS/2.5.106/mti/user_verilog/MSS_BFM_LIB
CORECORDIC_LIB = CORECORDIC_LIB





syncad_vhdl_lib = C:\Actel\Libero_v9.1\Designer/lib/actel/syncad_vhdl_lib

[vcom]
VHDL93 = 1

[vsim]
IterationLimit = 5000
