

================================================================
== Vivado HLS Report for 'color_hist'
================================================================
* Date:           Tue Nov 27 15:34:44 2018

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        color_hist
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   6.00|      5.25|        0.75|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  3188|  3188|  3188|  3188|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        +----------------------+-----------+------+------+------+------+---------+
        |                      |           |   Latency   |   Interval  | Pipeline|
        |       Instance       |   Module  |  min |  max |  min |  max |   Type  |
        +----------------------+-----------+------+------+------+------+---------+
        |grp_calc_hist_fu_580  |calc_hist  |  1544|  1544|  1544|  1544|   none  |
        +----------------------+-----------+------+------+------+------+---------+

        * Loop: 
        +-------------------------------+------+------+----------+-----------+-----------+------+----------+
        |                               |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |           Loop Name           |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------+------+------+----------+-----------+-----------+------+----------+
        |- read_input_memcpy..imageptr  |  1558|  1558|        24|          1|          1|  1536|    yes   |
        |- memset_rst                   |    35|    35|         1|          -|          -|    36|    no    |
        |- memcpy.feature.rst.gep       |    37|    37|         3|          1|          1|    36|    yes   |
        +-------------------------------+------+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 24
  * Pipeline-1: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 40
* Pipeline : 2
  Pipeline-0 : II = 1, D = 24, States = { 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 }
  Pipeline-1 : II = 1, D = 3, States = { 33 34 35 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	29  / (exitcond_flatten)
	12  / (!exitcond_flatten)
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	5  / true
29 --> 
	30  / true
30 --> 
	30  / (!tmp_5)
	31  / (tmp_5)
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	36  / (exitcond2)
	34  / (!exitcond2)
34 --> 
	35  / true
35 --> 
	33  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 

* FSM state operations: 

 <State 1> : 2.32ns
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specs_addr = getelementptr [3 x i32]* %specs, i64 0, i64 0"
ST_1 : Operation 42 [1/1] (2.30ns)   --->   "%image_buffer_0 = alloca [96 x i8], align 1" [color_hist/src/main.cpp:45]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_1 : Operation 43 [1/1] (2.30ns)   --->   "%image_buffer_1 = alloca [96 x i8], align 1" [color_hist/src/main.cpp:45]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_1 : Operation 44 [1/1] (2.30ns)   --->   "%image_buffer_2 = alloca [96 x i8], align 1" [color_hist/src/main.cpp:45]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_1 : Operation 45 [1/1] (2.30ns)   --->   "%image_buffer_3 = alloca [96 x i8], align 1" [color_hist/src/main.cpp:45]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_1 : Operation 46 [1/1] (2.30ns)   --->   "%image_buffer_4 = alloca [96 x i8], align 1" [color_hist/src/main.cpp:45]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_1 : Operation 47 [1/1] (2.30ns)   --->   "%image_buffer_5 = alloca [96 x i8], align 1" [color_hist/src/main.cpp:45]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_1 : Operation 48 [1/1] (2.30ns)   --->   "%image_buffer_6 = alloca [96 x i8], align 1" [color_hist/src/main.cpp:45]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_1 : Operation 49 [1/1] (2.30ns)   --->   "%image_buffer_7 = alloca [96 x i8], align 1" [color_hist/src/main.cpp:45]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_1 : Operation 50 [1/1] (2.30ns)   --->   "%image_buffer_8 = alloca [96 x i8], align 1" [color_hist/src/main.cpp:45]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_1 : Operation 51 [1/1] (2.30ns)   --->   "%image_buffer_9 = alloca [96 x i8], align 1" [color_hist/src/main.cpp:45]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_1 : Operation 52 [1/1] (2.30ns)   --->   "%image_buffer_10 = alloca [96 x i8], align 1" [color_hist/src/main.cpp:45]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_1 : Operation 53 [1/1] (2.30ns)   --->   "%image_buffer_11 = alloca [96 x i8], align 1" [color_hist/src/main.cpp:45]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_1 : Operation 54 [1/1] (2.30ns)   --->   "%image_buffer_12 = alloca [96 x i8], align 1" [color_hist/src/main.cpp:45]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_1 : Operation 55 [1/1] (2.30ns)   --->   "%image_buffer_13 = alloca [96 x i8], align 1" [color_hist/src/main.cpp:45]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_1 : Operation 56 [1/1] (2.30ns)   --->   "%image_buffer_14 = alloca [96 x i8], align 1" [color_hist/src/main.cpp:45]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_1 : Operation 57 [1/1] (2.30ns)   --->   "%image_buffer_15 = alloca [96 x i8], align 1" [color_hist/src/main.cpp:45]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_1 : Operation 58 [1/1] (2.32ns)   --->   "%rst = alloca [36 x i16], align 16" [color_hist/src/main.cpp:51]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_1 : Operation 59 [2/2] (2.32ns)   --->   "%y = load i32* %specs_addr, align 4" [color_hist/src/main.cpp:42]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 3> <RAM>

 <State 2> : 2.32ns
ST_2 : Operation 60 [1/2] (2.32ns)   --->   "%y = load i32* %specs_addr, align 4" [color_hist/src/main.cpp:42]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 3> <RAM>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%specs_addr_1 = getelementptr [3 x i32]* %specs, i64 0, i64 1" [color_hist/src/main.cpp:43]
ST_2 : Operation 62 [2/2] (2.32ns)   --->   "%x = load i32* %specs_addr_1, align 4" [color_hist/src/main.cpp:43]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 3> <RAM>

 <State 3> : 2.32ns
ST_3 : Operation 63 [1/2] (2.32ns)   --->   "%x = load i32* %specs_addr_1, align 4" [color_hist/src/main.cpp:43]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 3> <RAM>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%specs_addr_2 = getelementptr [3 x i32]* %specs, i64 0, i64 2" [color_hist/src/main.cpp:44]
ST_3 : Operation 65 [2/2] (2.32ns)   --->   "%original_width = load i32* %specs_addr_2, align 4" [color_hist/src/main.cpp:44]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 3> <RAM>

 <State 4> : 2.32ns
ST_4 : Operation 66 [1/1] (1.00ns)   --->   "%feature_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %feature_r)"   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_4 : Operation 67 [1/1] (1.00ns)   --->   "%imageptr_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %imageptr)"   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%feature3 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %feature_read, i32 1, i32 31)"
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_3 = zext i31 %feature3 to i64"
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%FEATURE_addr = getelementptr i16* %FEATURE, i64 %tmp_3"
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_10_cast = sext i32 %imageptr_read to i33"
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %FEATURE), !map !30"
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %INPUT_IMAGE), !map !34"
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([3 x i32]* %specs) nounwind, !map !38"
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @color_hist_str) nounwind"
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecMemCore([3 x i32]* %specs, [1 x i8]* @p_str8, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str8, i32 -1, [1 x i8]* @p_str8, [1 x i8]* @p_str8, [1 x i8]* @p_str8, [1 x i8]* @p_str8, [1 x i8]* @p_str8)"
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([3 x i32]* %specs, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 16, [6 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind"
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [12 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [color_hist/src/main.cpp:39]
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %INPUT_IMAGE, [6 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [12 x i8]* @p_str5, [6 x i8]* @p_str6, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [color_hist/src/main.cpp:40]
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %imageptr, [10 x i8]* @mode, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @bundle, [6 x i8]* @p_str6, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [color_hist/src/main.cpp:40]
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %FEATURE, [6 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str7, [6 x i8]* @p_str6, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [color_hist/src/main.cpp:41]
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %feature_r, [10 x i8]* @mode1, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @bundle2, [6 x i8]* @p_str6, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [color_hist/src/main.cpp:41]
ST_4 : Operation 83 [1/2] (2.32ns)   --->   "%original_width = load i32* %specs_addr_2, align 4" [color_hist/src/main.cpp:44]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 3> <RAM>
ST_4 : Operation 84 [1/1] (1.76ns)   --->   "br label %burst.rd.header" [color_hist/src/main.cpp:47]

 <State 5> : 5.13ns
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i11 [ 0, %0 ], [ %indvar_flatten_next, %burst.rd.body21 ]"
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%i = phi i5 [ 0, %0 ], [ %i_mid2, %burst.rd.body21 ]" [color_hist/src/main.cpp:47]
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%indvar = phi i7 [ 0, %0 ], [ %indvar_next, %burst.rd.body21 ]"
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%i_cast7 = zext i5 %i to i32" [color_hist/src/main.cpp:47]
ST_5 : Operation 89 [1/1] (2.55ns)   --->   "%tmp = add nsw i32 %i_cast7, %y" [color_hist/src/main.cpp:48]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_10 = trunc i5 %i to i4" [color_hist/src/main.cpp:47]
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%p_shl3 = call i11 @_ssdm_op_BitConcatenate.i11.i4.i7(i4 %tmp_10, i7 0)" [color_hist/src/main.cpp:47]
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%p_shl3_cast = zext i11 %p_shl3 to i12" [color_hist/src/main.cpp:47]
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%p_shl4 = call i9 @_ssdm_op_BitConcatenate.i9.i4.i5(i4 %tmp_10, i5 0)" [color_hist/src/main.cpp:47]
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "%p_shl4_cast = zext i9 %p_shl4 to i12" [color_hist/src/main.cpp:47]
ST_5 : Operation 95 [1/1] (1.97ns)   --->   "%tmp_8 = sub i12 %p_shl3_cast, %p_shl4_cast" [color_hist/src/main.cpp:47]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 96 [1/1] (1.88ns)   --->   "%exitcond_flatten = icmp eq i11 %indvar_flatten, -512"   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 97 [1/1] (1.97ns)   --->   "%indvar_flatten_next = add i11 1, %indvar_flatten"   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 98 [1/1] (1.48ns)   --->   "%exitcond = icmp eq i7 %indvar, -32"   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 99 [1/1] (1.37ns)   --->   "%indvar_mid2 = select i1 %exitcond, i7 0, i7 %indvar"   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 100 [1/1] (1.78ns)   --->   "%i_s = add i5 1, %i" [color_hist/src/main.cpp:47]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%i_cast7_mid1 = zext i5 %i_s to i32" [color_hist/src/main.cpp:47]
ST_5 : Operation 102 [1/1] (2.55ns)   --->   "%tmp_mid1 = add nsw i32 %i_cast7_mid1, %y" [color_hist/src/main.cpp:48]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_14 = trunc i5 %i_s to i4" [color_hist/src/main.cpp:47]
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%p_shl3_mid1 = call i11 @_ssdm_op_BitConcatenate.i11.i4.i7(i4 %tmp_14, i7 0)" [color_hist/src/main.cpp:47]
ST_5 : Operation 105 [1/1] (0.00ns)   --->   "%p_shl3_cast_mid1 = zext i11 %p_shl3_mid1 to i12" [color_hist/src/main.cpp:47]
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "%p_shl4_mid1 = call i9 @_ssdm_op_BitConcatenate.i9.i4.i5(i4 %tmp_14, i5 0)" [color_hist/src/main.cpp:47]
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "%p_shl4_cast_mid1 = zext i9 %p_shl4_mid1 to i12" [color_hist/src/main.cpp:47]
ST_5 : Operation 108 [1/1] (1.97ns)   --->   "%tmp_8_mid1 = sub i12 %p_shl3_cast_mid1, %p_shl4_cast_mid1" [color_hist/src/main.cpp:47]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 109 [1/1] (1.37ns)   --->   "%tmp_8_cast_cast_mid2_1 = select i1 %exitcond, i12 %tmp_8_mid1, i12 %tmp_8" [color_hist/src/main.cpp:47]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 110 [1/1] (1.37ns)   --->   "%i_mid2 = select i1 %exitcond, i5 %i_s, i5 %i" [color_hist/src/main.cpp:47]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 111 [1/1] (1.87ns)   --->   "%indvar_next = add i7 1, %indvar_mid2"   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 112 [15/15] (3.22ns)   --->   "%tmp_15 = urem i11 %indvar_flatten, 96"   --->   Core 23 'DivnS' <Latency = 17> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 6> : 3.95ns
ST_6 : Operation 113 [5/5] (3.95ns)   --->   "%tmp_1 = mul nsw i32 %tmp, %original_width" [color_hist/src/main.cpp:48]   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 114 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten, label %meminst.preheader, label %burst.rd.end"
ST_6 : Operation 115 [5/5] (3.95ns)   --->   "%tmp_1_mid1 = mul nsw i32 %tmp_mid1, %original_width" [color_hist/src/main.cpp:48]   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_8_cast_cast_mid2 = sext i12 %tmp_8_cast_cast_mid2_1 to i14" [color_hist/src/main.cpp:47]
ST_6 : Operation 117 [1/1] (0.00ns)   --->   "%indvar_cast4_cast = zext i7 %indvar_mid2 to i14"
ST_6 : Operation 118 [14/15] (3.22ns)   --->   "%tmp_15 = urem i11 %indvar_flatten, 96"   --->   Core 23 'DivnS' <Latency = 17> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 119 [1/1] (1.99ns)   --->   "%tmp_9 = add i14 %tmp_8_cast_cast_mid2, %indvar_cast4_cast" [color_hist/src/main.cpp:47]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

 <State 7> : 3.95ns
ST_7 : Operation 120 [4/5] (3.95ns)   --->   "%tmp_1 = mul nsw i32 %tmp, %original_width" [color_hist/src/main.cpp:48]   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 121 [4/5] (3.95ns)   --->   "%tmp_1_mid1 = mul nsw i32 %tmp_mid1, %original_width" [color_hist/src/main.cpp:48]   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 122 [13/15] (3.22ns)   --->   "%tmp_15 = urem i11 %indvar_flatten, 96"   --->   Core 23 'DivnS' <Latency = 17> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 8> : 3.95ns
ST_8 : Operation 123 [3/5] (3.95ns)   --->   "%tmp_1 = mul nsw i32 %tmp, %original_width" [color_hist/src/main.cpp:48]   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 124 [3/5] (3.95ns)   --->   "%tmp_1_mid1 = mul nsw i32 %tmp_mid1, %original_width" [color_hist/src/main.cpp:48]   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 125 [12/15] (3.22ns)   --->   "%tmp_15 = urem i11 %indvar_flatten, 96"   --->   Core 23 'DivnS' <Latency = 17> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 9> : 3.95ns
ST_9 : Operation 126 [2/5] (3.95ns)   --->   "%tmp_1 = mul nsw i32 %tmp, %original_width" [color_hist/src/main.cpp:48]   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 127 [2/5] (3.95ns)   --->   "%tmp_1_mid1 = mul nsw i32 %tmp_mid1, %original_width" [color_hist/src/main.cpp:48]   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 128 [11/15] (3.22ns)   --->   "%tmp_15 = urem i11 %indvar_flatten, 96"   --->   Core 23 'DivnS' <Latency = 17> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 10> : 3.95ns
ST_10 : Operation 129 [1/5] (3.95ns)   --->   "%tmp_1 = mul nsw i32 %tmp, %original_width" [color_hist/src/main.cpp:48]   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 130 [1/5] (3.95ns)   --->   "%tmp_1_mid1 = mul nsw i32 %tmp_mid1, %original_width" [color_hist/src/main.cpp:48]   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 131 [10/15] (3.22ns)   --->   "%tmp_15 = urem i11 %indvar_flatten, 96"   --->   Core 23 'DivnS' <Latency = 17> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 132 [1/1] (0.00ns)   --->   "%zext_cast = zext i14 %tmp_9 to i30" [color_hist/src/main.cpp:47]
ST_10 : Operation 133 [3/3] (3.89ns)   --->   "%mul = mul i30 %zext_cast, 21846" [color_hist/src/main.cpp:47]   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 134 [18/18] (3.61ns)   --->   "%tmp_6 = urem i14 %tmp_9, 96" [color_hist/src/main.cpp:47]   --->   Core 23 'DivnS' <Latency = 17> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 11> : 5.10ns
ST_11 : Operation 135 [1/1] (2.55ns)   --->   "%tmp_2 = add nsw i32 %tmp_1, %x" [color_hist/src/main.cpp:48]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node offset)   --->   "%tmp_7 = shl i32 %tmp_2, 2" [color_hist/src/main.cpp:48]
ST_11 : Operation 137 [1/1] (2.55ns) (out node of the LUT)   --->   "%offset = sub i32 %tmp_7, %tmp_2" [color_hist/src/main.cpp:48]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 138 [1/1] (2.55ns)   --->   "%tmp_2_mid1 = add nsw i32 %tmp_1_mid1, %x" [color_hist/src/main.cpp:48]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 139 [9/15] (3.22ns)   --->   "%tmp_15 = urem i11 %indvar_flatten, 96"   --->   Core 23 'DivnS' <Latency = 17> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 140 [2/3] (3.89ns)   --->   "%mul = mul i30 %zext_cast, 21846" [color_hist/src/main.cpp:47]   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 141 [17/18] (3.61ns)   --->   "%tmp_6 = urem i14 %tmp_9, 96" [color_hist/src/main.cpp:47]   --->   Core 23 'DivnS' <Latency = 17> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 12> : 5.10ns
ST_12 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node offset_mid1)   --->   "%tmp_12 = shl i32 %tmp_2_mid1, 2" [color_hist/src/main.cpp:48]
ST_12 : Operation 143 [1/1] (2.55ns) (out node of the LUT)   --->   "%offset_mid1 = sub i32 %tmp_12, %tmp_2_mid1" [color_hist/src/main.cpp:48]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node imageptr2_sum)   --->   "%tmp_13 = select i1 %exitcond, i32 %offset_mid1, i32 %offset" [color_hist/src/main.cpp:48]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node imageptr2_sum)   --->   "%tmp_3_mid2_cast = sext i32 %tmp_13 to i33" [color_hist/src/main.cpp:48]
ST_12 : Operation 146 [1/1] (2.55ns) (out node of the LUT)   --->   "%imageptr2_sum = add i33 %tmp_10_cast, %tmp_3_mid2_cast" [color_hist/src/main.cpp:49]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 147 [1/1] (0.00ns)   --->   "%imageptr2_sum_cast = sext i33 %imageptr2_sum to i64" [color_hist/src/main.cpp:49]
ST_12 : Operation 148 [1/1] (0.00ns)   --->   "%INPUT_IMAGE_addr = getelementptr inbounds i8* %INPUT_IMAGE, i64 %imageptr2_sum_cast" [color_hist/src/main.cpp:49]
ST_12 : Operation 149 [8/15] (3.22ns)   --->   "%tmp_15 = urem i11 %indvar_flatten, 96"   --->   Core 23 'DivnS' <Latency = 17> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 150 [1/3] (0.00ns)   --->   "%mul = mul i30 %zext_cast, 21846" [color_hist/src/main.cpp:47]   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 151 [16/18] (3.61ns)   --->   "%tmp_6 = urem i14 %tmp_9, 96" [color_hist/src/main.cpp:47]   --->   Core 23 'DivnS' <Latency = 17> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 152 [1/1] (0.00ns)   --->   "%tmp_t = call i4 @_ssdm_op_PartSelect.i4.i30.i32.i32(i30 %mul, i32 21, i32 24)" [color_hist/src/main.cpp:47]

 <State 13> : 3.61ns
ST_13 : Operation 153 [7/15] (3.22ns)   --->   "%tmp_15 = urem i11 %indvar_flatten, 96"   --->   Core 23 'DivnS' <Latency = 17> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 154 [15/18] (3.61ns)   --->   "%tmp_6 = urem i14 %tmp_9, 96" [color_hist/src/main.cpp:47]   --->   Core 23 'DivnS' <Latency = 17> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 155 [1/1] (1.42ns)   --->   "switch i4 %tmp_t, label %branch15 [
    i4 0, label %branch0
    i4 1, label %branch1
    i4 2, label %branch2
    i4 3, label %branch3
    i4 4, label %branch4
    i4 5, label %branch5
    i4 6, label %branch6
    i4 7, label %branch7
    i4 -8, label %branch8
    i4 -7, label %branch9
    i4 -6, label %branch10
    i4 -5, label %branch11
    i4 -4, label %branch12
    i4 -3, label %branch13
    i4 -2, label %branch14
  ]" [color_hist/src/main.cpp:49]

 <State 14> : 3.61ns
ST_14 : Operation 156 [6/15] (3.22ns)   --->   "%tmp_15 = urem i11 %indvar_flatten, 96"   --->   Core 23 'DivnS' <Latency = 17> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 157 [14/18] (3.61ns)   --->   "%tmp_6 = urem i14 %tmp_9, 96" [color_hist/src/main.cpp:47]   --->   Core 23 'DivnS' <Latency = 17> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 15> : 3.61ns
ST_15 : Operation 158 [5/15] (3.22ns)   --->   "%tmp_15 = urem i11 %indvar_flatten, 96"   --->   Core 23 'DivnS' <Latency = 17> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 159 [13/18] (3.61ns)   --->   "%tmp_6 = urem i14 %tmp_9, 96" [color_hist/src/main.cpp:47]   --->   Core 23 'DivnS' <Latency = 17> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 16> : 3.61ns
ST_16 : Operation 160 [4/15] (3.22ns)   --->   "%tmp_15 = urem i11 %indvar_flatten, 96"   --->   Core 23 'DivnS' <Latency = 17> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 161 [12/18] (3.61ns)   --->   "%tmp_6 = urem i14 %tmp_9, 96" [color_hist/src/main.cpp:47]   --->   Core 23 'DivnS' <Latency = 17> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 17> : 3.61ns
ST_17 : Operation 162 [3/15] (3.22ns)   --->   "%tmp_15 = urem i11 %indvar_flatten, 96"   --->   Core 23 'DivnS' <Latency = 17> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 163 [11/18] (3.61ns)   --->   "%tmp_6 = urem i14 %tmp_9, 96" [color_hist/src/main.cpp:47]   --->   Core 23 'DivnS' <Latency = 17> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 18> : 3.61ns
ST_18 : Operation 164 [2/15] (3.22ns)   --->   "%tmp_15 = urem i11 %indvar_flatten, 96"   --->   Core 23 'DivnS' <Latency = 17> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 165 [10/18] (3.61ns)   --->   "%tmp_6 = urem i14 %tmp_9, 96" [color_hist/src/main.cpp:47]   --->   Core 23 'DivnS' <Latency = 17> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 19> : 4.78ns
ST_19 : Operation 166 [1/15] (3.22ns)   --->   "%tmp_15 = urem i11 %indvar_flatten, 96"   --->   Core 23 'DivnS' <Latency = 17> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 167 [1/1] (1.55ns)   --->   "%tmp_16 = icmp eq i11 %tmp_15, 0"   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 168 [1/1] (0.00ns)   --->   "br i1 %tmp_16, label %ReqBB, label %BurstBB"
ST_19 : Operation 169 [9/18] (3.61ns)   --->   "%tmp_6 = urem i14 %tmp_9, 96" [color_hist/src/main.cpp:47]   --->   Core 23 'DivnS' <Latency = 17> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 20> : 5.25ns
ST_20 : Operation 170 [7/7] (5.25ns)   --->   "%INPUT_IMAGE_addr_rd_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_IMAGE_addr, i32 96)" [color_hist/src/main.cpp:49]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 171 [8/18] (3.61ns)   --->   "%tmp_6 = urem i14 %tmp_9, 96" [color_hist/src/main.cpp:47]   --->   Core 23 'DivnS' <Latency = 17> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 21> : 5.25ns
ST_21 : Operation 172 [6/7] (5.25ns)   --->   "%INPUT_IMAGE_addr_rd_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_IMAGE_addr, i32 96)" [color_hist/src/main.cpp:49]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 173 [7/18] (3.61ns)   --->   "%tmp_6 = urem i14 %tmp_9, 96" [color_hist/src/main.cpp:47]   --->   Core 23 'DivnS' <Latency = 17> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 22> : 5.25ns
ST_22 : Operation 174 [5/7] (5.25ns)   --->   "%INPUT_IMAGE_addr_rd_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_IMAGE_addr, i32 96)" [color_hist/src/main.cpp:49]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 175 [6/18] (3.61ns)   --->   "%tmp_6 = urem i14 %tmp_9, 96" [color_hist/src/main.cpp:47]   --->   Core 23 'DivnS' <Latency = 17> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 23> : 5.25ns
ST_23 : Operation 176 [4/7] (5.25ns)   --->   "%INPUT_IMAGE_addr_rd_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_IMAGE_addr, i32 96)" [color_hist/src/main.cpp:49]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 177 [5/18] (3.61ns)   --->   "%tmp_6 = urem i14 %tmp_9, 96" [color_hist/src/main.cpp:47]   --->   Core 23 'DivnS' <Latency = 17> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 24> : 5.25ns
ST_24 : Operation 178 [3/7] (5.25ns)   --->   "%INPUT_IMAGE_addr_rd_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_IMAGE_addr, i32 96)" [color_hist/src/main.cpp:49]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 179 [4/18] (3.61ns)   --->   "%tmp_6 = urem i14 %tmp_9, 96" [color_hist/src/main.cpp:47]   --->   Core 23 'DivnS' <Latency = 17> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 25> : 5.25ns
ST_25 : Operation 180 [2/7] (5.25ns)   --->   "%INPUT_IMAGE_addr_rd_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_IMAGE_addr, i32 96)" [color_hist/src/main.cpp:49]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 181 [3/18] (3.61ns)   --->   "%tmp_6 = urem i14 %tmp_9, 96" [color_hist/src/main.cpp:47]   --->   Core 23 'DivnS' <Latency = 17> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 26> : 5.25ns
ST_26 : Operation 182 [1/7] (5.25ns)   --->   "%INPUT_IMAGE_addr_rd_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_IMAGE_addr, i32 96)" [color_hist/src/main.cpp:49]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 183 [1/1] (0.00ns)   --->   "br label %BurstBB"
ST_26 : Operation 184 [2/18] (3.61ns)   --->   "%tmp_6 = urem i14 %tmp_9, 96" [color_hist/src/main.cpp:47]   --->   Core 23 'DivnS' <Latency = 17> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 27> : 5.25ns
ST_27 : Operation 185 [1/1] (5.25ns)   --->   "%INPUT_IMAGE_addr_rea = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_IMAGE_addr)" [color_hist/src/main.cpp:49]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 186 [1/18] (3.61ns)   --->   "%tmp_6 = urem i14 %tmp_9, 96" [color_hist/src/main.cpp:47]   --->   Core 23 'DivnS' <Latency = 17> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 187 [1/1] (0.00ns)   --->   "br label %burst.rd.body21" [color_hist/src/main.cpp:49]
ST_27 : Operation 188 [1/1] (0.00ns)   --->   "br label %burst.rd.body21" [color_hist/src/main.cpp:49]
ST_27 : Operation 189 [1/1] (0.00ns)   --->   "br label %burst.rd.body21" [color_hist/src/main.cpp:49]
ST_27 : Operation 190 [1/1] (0.00ns)   --->   "br label %burst.rd.body21" [color_hist/src/main.cpp:49]
ST_27 : Operation 191 [1/1] (0.00ns)   --->   "br label %burst.rd.body21" [color_hist/src/main.cpp:49]
ST_27 : Operation 192 [1/1] (0.00ns)   --->   "br label %burst.rd.body21" [color_hist/src/main.cpp:49]
ST_27 : Operation 193 [1/1] (0.00ns)   --->   "br label %burst.rd.body21" [color_hist/src/main.cpp:49]
ST_27 : Operation 194 [1/1] (0.00ns)   --->   "br label %burst.rd.body21" [color_hist/src/main.cpp:49]
ST_27 : Operation 195 [1/1] (0.00ns)   --->   "br label %burst.rd.body21" [color_hist/src/main.cpp:49]
ST_27 : Operation 196 [1/1] (0.00ns)   --->   "br label %burst.rd.body21" [color_hist/src/main.cpp:49]
ST_27 : Operation 197 [1/1] (0.00ns)   --->   "br label %burst.rd.body21" [color_hist/src/main.cpp:49]
ST_27 : Operation 198 [1/1] (0.00ns)   --->   "br label %burst.rd.body21" [color_hist/src/main.cpp:49]
ST_27 : Operation 199 [1/1] (0.00ns)   --->   "br label %burst.rd.body21" [color_hist/src/main.cpp:49]
ST_27 : Operation 200 [1/1] (0.00ns)   --->   "br label %burst.rd.body21" [color_hist/src/main.cpp:49]
ST_27 : Operation 201 [1/1] (0.00ns)   --->   "br label %burst.rd.body21" [color_hist/src/main.cpp:49]
ST_27 : Operation 202 [1/1] (0.00ns)   --->   "br label %burst.rd.body21" [color_hist/src/main.cpp:49]

 <State 28> : 2.30ns
ST_28 : Operation 203 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([28 x i8]* @read_input_memcpy_OC)"
ST_28 : Operation 204 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1536, i64 1536, i64 1536) nounwind"
ST_28 : Operation 205 [1/1] (0.00ns)   --->   "%burstread_rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_s) nounwind"
ST_28 : Operation 206 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str10)"
ST_28 : Operation 207 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @memcpy_OC_OC_imagep)"
ST_28 : Operation 208 [1/1] (0.00ns)   --->   "%tmp_s = zext i14 %tmp_6 to i64" [color_hist/src/main.cpp:49]
ST_28 : Operation 209 [1/1] (0.00ns)   --->   "%image_buffer_0_addr = getelementptr [96 x i8]* %image_buffer_0, i64 0, i64 %tmp_s" [color_hist/src/main.cpp:49]
ST_28 : Operation 210 [1/1] (0.00ns)   --->   "%image_buffer_1_addr = getelementptr [96 x i8]* %image_buffer_1, i64 0, i64 %tmp_s" [color_hist/src/main.cpp:49]
ST_28 : Operation 211 [1/1] (0.00ns)   --->   "%image_buffer_2_addr = getelementptr [96 x i8]* %image_buffer_2, i64 0, i64 %tmp_s" [color_hist/src/main.cpp:49]
ST_28 : Operation 212 [1/1] (0.00ns)   --->   "%image_buffer_3_addr = getelementptr [96 x i8]* %image_buffer_3, i64 0, i64 %tmp_s" [color_hist/src/main.cpp:49]
ST_28 : Operation 213 [1/1] (0.00ns)   --->   "%image_buffer_4_addr = getelementptr [96 x i8]* %image_buffer_4, i64 0, i64 %tmp_s" [color_hist/src/main.cpp:49]
ST_28 : Operation 214 [1/1] (0.00ns)   --->   "%image_buffer_5_addr = getelementptr [96 x i8]* %image_buffer_5, i64 0, i64 %tmp_s" [color_hist/src/main.cpp:49]
ST_28 : Operation 215 [1/1] (0.00ns)   --->   "%image_buffer_6_addr = getelementptr [96 x i8]* %image_buffer_6, i64 0, i64 %tmp_s" [color_hist/src/main.cpp:49]
ST_28 : Operation 216 [1/1] (0.00ns)   --->   "%image_buffer_7_addr = getelementptr [96 x i8]* %image_buffer_7, i64 0, i64 %tmp_s" [color_hist/src/main.cpp:49]
ST_28 : Operation 217 [1/1] (0.00ns)   --->   "%image_buffer_8_addr = getelementptr [96 x i8]* %image_buffer_8, i64 0, i64 %tmp_s" [color_hist/src/main.cpp:49]
ST_28 : Operation 218 [1/1] (0.00ns)   --->   "%image_buffer_9_addr = getelementptr [96 x i8]* %image_buffer_9, i64 0, i64 %tmp_s" [color_hist/src/main.cpp:49]
ST_28 : Operation 219 [1/1] (0.00ns)   --->   "%image_buffer_10_add = getelementptr [96 x i8]* %image_buffer_10, i64 0, i64 %tmp_s" [color_hist/src/main.cpp:49]
ST_28 : Operation 220 [1/1] (0.00ns)   --->   "%image_buffer_11_add = getelementptr [96 x i8]* %image_buffer_11, i64 0, i64 %tmp_s" [color_hist/src/main.cpp:49]
ST_28 : Operation 221 [1/1] (0.00ns)   --->   "%image_buffer_12_add = getelementptr [96 x i8]* %image_buffer_12, i64 0, i64 %tmp_s" [color_hist/src/main.cpp:49]
ST_28 : Operation 222 [1/1] (0.00ns)   --->   "%image_buffer_13_add = getelementptr [96 x i8]* %image_buffer_13, i64 0, i64 %tmp_s" [color_hist/src/main.cpp:49]
ST_28 : Operation 223 [1/1] (0.00ns)   --->   "%image_buffer_14_add = getelementptr [96 x i8]* %image_buffer_14, i64 0, i64 %tmp_s" [color_hist/src/main.cpp:49]
ST_28 : Operation 224 [1/1] (0.00ns)   --->   "%image_buffer_15_add = getelementptr [96 x i8]* %image_buffer_15, i64 0, i64 %tmp_s" [color_hist/src/main.cpp:49]
ST_28 : Operation 225 [1/1] (2.30ns)   --->   "store i8 %INPUT_IMAGE_addr_rea, i8* %image_buffer_14_add, align 1" [color_hist/src/main.cpp:49]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_28 : Operation 226 [1/1] (2.30ns)   --->   "store i8 %INPUT_IMAGE_addr_rea, i8* %image_buffer_13_add, align 1" [color_hist/src/main.cpp:49]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_28 : Operation 227 [1/1] (2.30ns)   --->   "store i8 %INPUT_IMAGE_addr_rea, i8* %image_buffer_12_add, align 1" [color_hist/src/main.cpp:49]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_28 : Operation 228 [1/1] (2.30ns)   --->   "store i8 %INPUT_IMAGE_addr_rea, i8* %image_buffer_11_add, align 1" [color_hist/src/main.cpp:49]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_28 : Operation 229 [1/1] (2.30ns)   --->   "store i8 %INPUT_IMAGE_addr_rea, i8* %image_buffer_10_add, align 1" [color_hist/src/main.cpp:49]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_28 : Operation 230 [1/1] (2.30ns)   --->   "store i8 %INPUT_IMAGE_addr_rea, i8* %image_buffer_9_addr, align 1" [color_hist/src/main.cpp:49]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_28 : Operation 231 [1/1] (2.30ns)   --->   "store i8 %INPUT_IMAGE_addr_rea, i8* %image_buffer_8_addr, align 1" [color_hist/src/main.cpp:49]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_28 : Operation 232 [1/1] (2.30ns)   --->   "store i8 %INPUT_IMAGE_addr_rea, i8* %image_buffer_7_addr, align 1" [color_hist/src/main.cpp:49]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_28 : Operation 233 [1/1] (2.30ns)   --->   "store i8 %INPUT_IMAGE_addr_rea, i8* %image_buffer_6_addr, align 1" [color_hist/src/main.cpp:49]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_28 : Operation 234 [1/1] (2.30ns)   --->   "store i8 %INPUT_IMAGE_addr_rea, i8* %image_buffer_5_addr, align 1" [color_hist/src/main.cpp:49]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_28 : Operation 235 [1/1] (2.30ns)   --->   "store i8 %INPUT_IMAGE_addr_rea, i8* %image_buffer_4_addr, align 1" [color_hist/src/main.cpp:49]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_28 : Operation 236 [1/1] (2.30ns)   --->   "store i8 %INPUT_IMAGE_addr_rea, i8* %image_buffer_3_addr, align 1" [color_hist/src/main.cpp:49]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_28 : Operation 237 [1/1] (2.30ns)   --->   "store i8 %INPUT_IMAGE_addr_rea, i8* %image_buffer_2_addr, align 1" [color_hist/src/main.cpp:49]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_28 : Operation 238 [1/1] (2.30ns)   --->   "store i8 %INPUT_IMAGE_addr_rea, i8* %image_buffer_1_addr, align 1" [color_hist/src/main.cpp:49]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_28 : Operation 239 [1/1] (2.30ns)   --->   "store i8 %INPUT_IMAGE_addr_rea, i8* %image_buffer_0_addr, align 1" [color_hist/src/main.cpp:49]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_28 : Operation 240 [1/1] (2.30ns)   --->   "store i8 %INPUT_IMAGE_addr_rea, i8* %image_buffer_15_add, align 1" [color_hist/src/main.cpp:49]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_28 : Operation 241 [1/1] (0.00ns)   --->   "%burstread_rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_s, i32 %burstread_rbegin) nounwind"
ST_28 : Operation 242 [1/1] (0.00ns)   --->   "br label %burst.rd.header"

 <State 29> : 1.77ns
ST_29 : Operation 243 [1/1] (1.76ns)   --->   "br label %meminst" [color_hist/src/main.cpp:51]

 <State 30> : 2.32ns
ST_30 : Operation 244 [1/1] (0.00ns)   --->   "%invdar = phi i6 [ %indvarinc, %meminst ], [ 0, %meminst.preheader ]" [color_hist/src/main.cpp:51]
ST_30 : Operation 245 [1/1] (1.82ns)   --->   "%indvarinc = add i6 %invdar, 1" [color_hist/src/main.cpp:51]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 246 [1/1] (0.00ns)   --->   "%tmp_4 = zext i6 %invdar to i64" [color_hist/src/main.cpp:51]
ST_30 : Operation 247 [1/1] (0.00ns)   --->   "%rst_addr = getelementptr [36 x i16]* %rst, i64 0, i64 %tmp_4" [color_hist/src/main.cpp:51]
ST_30 : Operation 248 [1/1] (2.32ns)   --->   "store i16 0, i16* %rst_addr, align 2" [color_hist/src/main.cpp:51]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_30 : Operation 249 [1/1] (1.42ns)   --->   "%tmp_5 = icmp eq i6 %invdar, -29" [color_hist/src/main.cpp:51]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 250 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @memset_rst_str)"
ST_30 : Operation 251 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 36, i64 36, i64 36) nounwind"
ST_30 : Operation 252 [1/1] (0.00ns)   --->   "br i1 %tmp_5, label %1, label %meminst" [color_hist/src/main.cpp:51]

 <State 31> : 0.00ns
ST_31 : Operation 253 [2/2] (0.00ns)   --->   "call fastcc void @calc_hist([96 x i8]* %image_buffer_0, [96 x i8]* %image_buffer_1, [96 x i8]* %image_buffer_2, [96 x i8]* %image_buffer_3, [96 x i8]* %image_buffer_4, [96 x i8]* %image_buffer_5, [96 x i8]* %image_buffer_6, [96 x i8]* %image_buffer_7, [96 x i8]* %image_buffer_8, [96 x i8]* %image_buffer_9, [96 x i8]* %image_buffer_10, [96 x i8]* %image_buffer_11, [96 x i8]* %image_buffer_12, [96 x i8]* %image_buffer_13, [96 x i8]* %image_buffer_14, [96 x i8]* %image_buffer_15, [36 x i16]* %rst) nounwind" [color_hist/src/main.cpp:52]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 32> : 5.25ns
ST_32 : Operation 254 [1/2] (0.00ns)   --->   "call fastcc void @calc_hist([96 x i8]* %image_buffer_0, [96 x i8]* %image_buffer_1, [96 x i8]* %image_buffer_2, [96 x i8]* %image_buffer_3, [96 x i8]* %image_buffer_4, [96 x i8]* %image_buffer_5, [96 x i8]* %image_buffer_6, [96 x i8]* %image_buffer_7, [96 x i8]* %image_buffer_8, [96 x i8]* %image_buffer_9, [96 x i8]* %image_buffer_10, [96 x i8]* %image_buffer_11, [96 x i8]* %image_buffer_12, [96 x i8]* %image_buffer_13, [96 x i8]* %image_buffer_14, [96 x i8]* %image_buffer_15, [36 x i16]* %rst) nounwind" [color_hist/src/main.cpp:52]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_32 : Operation 255 [1/1] (5.25ns)   --->   "%FEATURE_addr_wr_req = call i1 @_ssdm_op_WriteReq.m_axi.i16P(i16* %FEATURE_addr, i32 36)" [color_hist/src/main.cpp:53]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 256 [1/1] (1.76ns)   --->   "br label %burst.wr.header"

 <State 33> : 2.36ns
ST_33 : Operation 257 [1/1] (0.00ns)   --->   "%indvar8 = phi i6 [ 0, %1 ], [ %indvar_next9, %burst.wr.body ]"
ST_33 : Operation 258 [1/1] (1.42ns)   --->   "%exitcond2 = icmp eq i6 %indvar8, -28"   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 259 [1/1] (1.82ns)   --->   "%indvar_next9 = add i6 %indvar8, 1"   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 260 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %memcpy.tail, label %burst.wr.body"
ST_33 : Operation 261 [1/1] (0.00ns)   --->   "%tmp_11 = zext i6 %indvar8 to i64" [color_hist/src/main.cpp:53]
ST_33 : Operation 262 [1/1] (0.00ns)   --->   "%rst_addr_1 = getelementptr [36 x i16]* %rst, i64 0, i64 %tmp_11" [color_hist/src/main.cpp:53]
ST_33 : Operation 263 [2/2] (2.32ns)   --->   "%rst_load = load i16* %rst_addr_1, align 2" [color_hist/src/main.cpp:53]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>

 <State 34> : 2.32ns
ST_34 : Operation 264 [1/2] (2.32ns)   --->   "%rst_load = load i16* %rst_addr_1, align 2" [color_hist/src/main.cpp:53]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>

 <State 35> : 5.25ns
ST_35 : Operation 265 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 36, i64 36, i64 36) nounwind"
ST_35 : Operation 266 [1/1] (0.00ns)   --->   "%burstwrite_rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @burstwrite_OC_region) nounwind"
ST_35 : Operation 267 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str14)"
ST_35 : Operation 268 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([23 x i8]* @memcpy_OC_feature_OC)"
ST_35 : Operation 269 [1/1] (5.25ns)   --->   "call void @_ssdm_op_Write.m_axi.i16P(i16* %FEATURE_addr, i16 %rst_load, i2 -1)" [color_hist/src/main.cpp:53]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 270 [1/1] (0.00ns)   --->   "%burstwrite_rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @burstwrite_OC_region, i32 %burstwrite_rbegin) nounwind"
ST_35 : Operation 271 [1/1] (0.00ns)   --->   "br label %burst.wr.header"

 <State 36> : 5.25ns
ST_36 : Operation 272 [5/5] (5.25ns)   --->   "%FEATURE_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %FEATURE_addr)" [color_hist/src/main.cpp:53]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 37> : 5.25ns
ST_37 : Operation 273 [4/5] (5.25ns)   --->   "%FEATURE_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %FEATURE_addr)" [color_hist/src/main.cpp:53]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 38> : 5.25ns
ST_38 : Operation 274 [3/5] (5.25ns)   --->   "%FEATURE_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %FEATURE_addr)" [color_hist/src/main.cpp:53]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 39> : 5.25ns
ST_39 : Operation 275 [2/5] (5.25ns)   --->   "%FEATURE_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %FEATURE_addr)" [color_hist/src/main.cpp:53]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 40> : 5.25ns
ST_40 : Operation 276 [1/5] (5.25ns)   --->   "%FEATURE_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %FEATURE_addr)" [color_hist/src/main.cpp:53]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_40 : Operation 277 [1/1] (0.00ns)   --->   "ret void" [color_hist/src/main.cpp:54]


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ INPUT_IMAGE]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ FEATURE]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ specs]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ imageptr]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ feature_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specs_addr             (getelementptr    ) [ 00100000000000000000000000000000000000000]
image_buffer_0         (alloca           ) [ 00111111111111111111111111111111100000000]
image_buffer_1         (alloca           ) [ 00111111111111111111111111111111100000000]
image_buffer_2         (alloca           ) [ 00111111111111111111111111111111100000000]
image_buffer_3         (alloca           ) [ 00111111111111111111111111111111100000000]
image_buffer_4         (alloca           ) [ 00111111111111111111111111111111100000000]
image_buffer_5         (alloca           ) [ 00111111111111111111111111111111100000000]
image_buffer_6         (alloca           ) [ 00111111111111111111111111111111100000000]
image_buffer_7         (alloca           ) [ 00111111111111111111111111111111100000000]
image_buffer_8         (alloca           ) [ 00111111111111111111111111111111100000000]
image_buffer_9         (alloca           ) [ 00111111111111111111111111111111100000000]
image_buffer_10        (alloca           ) [ 00111111111111111111111111111111100000000]
image_buffer_11        (alloca           ) [ 00111111111111111111111111111111100000000]
image_buffer_12        (alloca           ) [ 00111111111111111111111111111111100000000]
image_buffer_13        (alloca           ) [ 00111111111111111111111111111111100000000]
image_buffer_14        (alloca           ) [ 00111111111111111111111111111111100000000]
image_buffer_15        (alloca           ) [ 00111111111111111111111111111111100000000]
rst                    (alloca           ) [ 00111111111111111111111111111111111100000]
y                      (load             ) [ 00011111111111111111111111111000000000000]
specs_addr_1           (getelementptr    ) [ 00010000000000000000000000000000000000000]
x                      (load             ) [ 00001111111111111111111111111000000000000]
specs_addr_2           (getelementptr    ) [ 00001000000000000000000000000000000000000]
feature_read           (read             ) [ 00000000000000000000000000000000000000000]
imageptr_read          (read             ) [ 00000000000000000000000000000000000000000]
feature3               (partselect       ) [ 00000000000000000000000000000000000000000]
tmp_3                  (zext             ) [ 00000000000000000000000000000000000000000]
FEATURE_addr           (getelementptr    ) [ 00000111111111111111111111111111111111111]
tmp_10_cast            (sext             ) [ 00000111111111111111111111111000000000000]
StgValue_72            (specbitsmap      ) [ 00000000000000000000000000000000000000000]
StgValue_73            (specbitsmap      ) [ 00000000000000000000000000000000000000000]
StgValue_74            (specbitsmap      ) [ 00000000000000000000000000000000000000000]
StgValue_75            (spectopmodule    ) [ 00000000000000000000000000000000000000000]
empty                  (specmemcore      ) [ 00000000000000000000000000000000000000000]
StgValue_77            (specinterface    ) [ 00000000000000000000000000000000000000000]
StgValue_78            (specinterface    ) [ 00000000000000000000000000000000000000000]
StgValue_79            (specinterface    ) [ 00000000000000000000000000000000000000000]
StgValue_80            (specinterface    ) [ 00000000000000000000000000000000000000000]
StgValue_81            (specinterface    ) [ 00000000000000000000000000000000000000000]
StgValue_82            (specinterface    ) [ 00000000000000000000000000000000000000000]
original_width         (load             ) [ 00000111111111111111111111111000000000000]
StgValue_84            (br               ) [ 00001111111111111111111111111000000000000]
indvar_flatten         (phi              ) [ 00000111111111111111000000000000000000000]
i                      (phi              ) [ 00000100000000000000000000000000000000000]
indvar                 (phi              ) [ 00000100000000000000000000000000000000000]
i_cast7                (zext             ) [ 00000000000000000000000000000000000000000]
tmp                    (add              ) [ 00000111111000000000000000000000000000000]
tmp_10                 (trunc            ) [ 00000000000000000000000000000000000000000]
p_shl3                 (bitconcatenate   ) [ 00000000000000000000000000000000000000000]
p_shl3_cast            (zext             ) [ 00000000000000000000000000000000000000000]
p_shl4                 (bitconcatenate   ) [ 00000000000000000000000000000000000000000]
p_shl4_cast            (zext             ) [ 00000000000000000000000000000000000000000]
tmp_8                  (sub              ) [ 00000000000000000000000000000000000000000]
exitcond_flatten       (icmp             ) [ 00000111111111111111111111111000000000000]
indvar_flatten_next    (add              ) [ 00001111111111111111111111111000000000000]
exitcond               (icmp             ) [ 00000111111110000000000000000000000000000]
indvar_mid2            (select           ) [ 00000110000000000000000000000000000000000]
i_s                    (add              ) [ 00000000000000000000000000000000000000000]
i_cast7_mid1           (zext             ) [ 00000000000000000000000000000000000000000]
tmp_mid1               (add              ) [ 00000111111000000000000000000000000000000]
tmp_14                 (trunc            ) [ 00000000000000000000000000000000000000000]
p_shl3_mid1            (bitconcatenate   ) [ 00000000000000000000000000000000000000000]
p_shl3_cast_mid1       (zext             ) [ 00000000000000000000000000000000000000000]
p_shl4_mid1            (bitconcatenate   ) [ 00000000000000000000000000000000000000000]
p_shl4_cast_mid1       (zext             ) [ 00000000000000000000000000000000000000000]
tmp_8_mid1             (sub              ) [ 00000000000000000000000000000000000000000]
tmp_8_cast_cast_mid2_1 (select           ) [ 00000110000000000000000000000000000000000]
i_mid2                 (select           ) [ 00001111111111111111111111111000000000000]
indvar_next            (add              ) [ 00001111111111111111111111111000000000000]
StgValue_114           (br               ) [ 00000000000000000000000000000000000000000]
tmp_8_cast_cast_mid2   (sext             ) [ 00000000000000000000000000000000000000000]
indvar_cast4_cast      (zext             ) [ 00000000000000000000000000000000000000000]
tmp_9                  (add              ) [ 00000101111111111111111111110000000000000]
tmp_1                  (mul              ) [ 00000100000100000000000000000000000000000]
tmp_1_mid1             (mul              ) [ 00000100000100000000000000000000000000000]
zext_cast              (zext             ) [ 00000100000110000000000000000000000000000]
tmp_2                  (add              ) [ 00000000000000000000000000000000000000000]
tmp_7                  (shl              ) [ 00000000000000000000000000000000000000000]
offset                 (sub              ) [ 00000100000010000000000000000000000000000]
tmp_2_mid1             (add              ) [ 00000100000010000000000000000000000000000]
tmp_12                 (shl              ) [ 00000000000000000000000000000000000000000]
offset_mid1            (sub              ) [ 00000000000000000000000000000000000000000]
tmp_13                 (select           ) [ 00000000000000000000000000000000000000000]
tmp_3_mid2_cast        (sext             ) [ 00000000000000000000000000000000000000000]
imageptr2_sum          (add              ) [ 00000000000000000000000000000000000000000]
imageptr2_sum_cast     (sext             ) [ 00000000000000000000000000000000000000000]
INPUT_IMAGE_addr       (getelementptr    ) [ 00000100000001111111111111110000000000000]
mul                    (mul              ) [ 00000000000000000000000000000000000000000]
tmp_t                  (partselect       ) [ 00000100000001111111111111111000000000000]
StgValue_155           (switch           ) [ 00000000000000000000000000000000000000000]
tmp_15                 (urem             ) [ 00000000000000000000000000000000000000000]
tmp_16                 (icmp             ) [ 00000100000000000000111111100000000000000]
StgValue_168           (br               ) [ 00000000000000000000000000000000000000000]
INPUT_IMAGE_addr_rd_s  (readreq          ) [ 00000000000000000000000000000000000000000]
StgValue_183           (br               ) [ 00000000000000000000000000000000000000000]
INPUT_IMAGE_addr_rea   (read             ) [ 00000100000000000000000000001000000000000]
tmp_6                  (urem             ) [ 00000100000000000000000000001000000000000]
StgValue_187           (br               ) [ 00000000000000000000000000000000000000000]
StgValue_188           (br               ) [ 00000000000000000000000000000000000000000]
StgValue_189           (br               ) [ 00000000000000000000000000000000000000000]
StgValue_190           (br               ) [ 00000000000000000000000000000000000000000]
StgValue_191           (br               ) [ 00000000000000000000000000000000000000000]
StgValue_192           (br               ) [ 00000000000000000000000000000000000000000]
StgValue_193           (br               ) [ 00000000000000000000000000000000000000000]
StgValue_194           (br               ) [ 00000000000000000000000000000000000000000]
StgValue_195           (br               ) [ 00000000000000000000000000000000000000000]
StgValue_196           (br               ) [ 00000000000000000000000000000000000000000]
StgValue_197           (br               ) [ 00000000000000000000000000000000000000000]
StgValue_198           (br               ) [ 00000000000000000000000000000000000000000]
StgValue_199           (br               ) [ 00000000000000000000000000000000000000000]
StgValue_200           (br               ) [ 00000000000000000000000000000000000000000]
StgValue_201           (br               ) [ 00000000000000000000000000000000000000000]
StgValue_202           (br               ) [ 00000000000000000000000000000000000000000]
StgValue_203           (specloopname     ) [ 00000000000000000000000000000000000000000]
empty_9                (speclooptripcount) [ 00000000000000000000000000000000000000000]
burstread_rbegin       (specregionbegin  ) [ 00000000000000000000000000000000000000000]
StgValue_206           (specpipeline     ) [ 00000000000000000000000000000000000000000]
StgValue_207           (specloopname     ) [ 00000000000000000000000000000000000000000]
tmp_s                  (zext             ) [ 00000000000000000000000000000000000000000]
image_buffer_0_addr    (getelementptr    ) [ 00000000000000000000000000000000000000000]
image_buffer_1_addr    (getelementptr    ) [ 00000000000000000000000000000000000000000]
image_buffer_2_addr    (getelementptr    ) [ 00000000000000000000000000000000000000000]
image_buffer_3_addr    (getelementptr    ) [ 00000000000000000000000000000000000000000]
image_buffer_4_addr    (getelementptr    ) [ 00000000000000000000000000000000000000000]
image_buffer_5_addr    (getelementptr    ) [ 00000000000000000000000000000000000000000]
image_buffer_6_addr    (getelementptr    ) [ 00000000000000000000000000000000000000000]
image_buffer_7_addr    (getelementptr    ) [ 00000000000000000000000000000000000000000]
image_buffer_8_addr    (getelementptr    ) [ 00000000000000000000000000000000000000000]
image_buffer_9_addr    (getelementptr    ) [ 00000000000000000000000000000000000000000]
image_buffer_10_add    (getelementptr    ) [ 00000000000000000000000000000000000000000]
image_buffer_11_add    (getelementptr    ) [ 00000000000000000000000000000000000000000]
image_buffer_12_add    (getelementptr    ) [ 00000000000000000000000000000000000000000]
image_buffer_13_add    (getelementptr    ) [ 00000000000000000000000000000000000000000]
image_buffer_14_add    (getelementptr    ) [ 00000000000000000000000000000000000000000]
image_buffer_15_add    (getelementptr    ) [ 00000000000000000000000000000000000000000]
StgValue_225           (store            ) [ 00000000000000000000000000000000000000000]
StgValue_226           (store            ) [ 00000000000000000000000000000000000000000]
StgValue_227           (store            ) [ 00000000000000000000000000000000000000000]
StgValue_228           (store            ) [ 00000000000000000000000000000000000000000]
StgValue_229           (store            ) [ 00000000000000000000000000000000000000000]
StgValue_230           (store            ) [ 00000000000000000000000000000000000000000]
StgValue_231           (store            ) [ 00000000000000000000000000000000000000000]
StgValue_232           (store            ) [ 00000000000000000000000000000000000000000]
StgValue_233           (store            ) [ 00000000000000000000000000000000000000000]
StgValue_234           (store            ) [ 00000000000000000000000000000000000000000]
StgValue_235           (store            ) [ 00000000000000000000000000000000000000000]
StgValue_236           (store            ) [ 00000000000000000000000000000000000000000]
StgValue_237           (store            ) [ 00000000000000000000000000000000000000000]
StgValue_238           (store            ) [ 00000000000000000000000000000000000000000]
StgValue_239           (store            ) [ 00000000000000000000000000000000000000000]
StgValue_240           (store            ) [ 00000000000000000000000000000000000000000]
burstread_rend         (specregionend    ) [ 00000000000000000000000000000000000000000]
StgValue_242           (br               ) [ 00001111111111111111111111111000000000000]
StgValue_243           (br               ) [ 00000000000000000000000000000110000000000]
invdar                 (phi              ) [ 00000000000000000000000000000010000000000]
indvarinc              (add              ) [ 00000000000000000000000000000110000000000]
tmp_4                  (zext             ) [ 00000000000000000000000000000000000000000]
rst_addr               (getelementptr    ) [ 00000000000000000000000000000000000000000]
StgValue_248           (store            ) [ 00000000000000000000000000000000000000000]
tmp_5                  (icmp             ) [ 00000000000000000000000000000010000000000]
StgValue_250           (specloopname     ) [ 00000000000000000000000000000000000000000]
empty_10               (speclooptripcount) [ 00000000000000000000000000000000000000000]
StgValue_252           (br               ) [ 00000000000000000000000000000110000000000]
StgValue_254           (call             ) [ 00000000000000000000000000000000000000000]
FEATURE_addr_wr_req    (writereq         ) [ 00000000000000000000000000000000000000000]
StgValue_256           (br               ) [ 00000000000000000000000000000000111100000]
indvar8                (phi              ) [ 00000000000000000000000000000000010000000]
exitcond2              (icmp             ) [ 00000000000000000000000000000000011100000]
indvar_next9           (add              ) [ 00000000000000000000000000000000111100000]
StgValue_260           (br               ) [ 00000000000000000000000000000000000000000]
tmp_11                 (zext             ) [ 00000000000000000000000000000000000000000]
rst_addr_1             (getelementptr    ) [ 00000000000000000000000000000000011000000]
rst_load               (load             ) [ 00000000000000000000000000000000010100000]
empty_11               (speclooptripcount) [ 00000000000000000000000000000000000000000]
burstwrite_rbegin      (specregionbegin  ) [ 00000000000000000000000000000000000000000]
StgValue_267           (specpipeline     ) [ 00000000000000000000000000000000000000000]
StgValue_268           (specloopname     ) [ 00000000000000000000000000000000000000000]
StgValue_269           (write            ) [ 00000000000000000000000000000000000000000]
burstwrite_rend        (specregionend    ) [ 00000000000000000000000000000000000000000]
StgValue_271           (br               ) [ 00000000000000000000000000000000111100000]
FEATURE_addr_wr_resp   (writeresp        ) [ 00000000000000000000000000000000000000000]
StgValue_277           (ret              ) [ 00000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="INPUT_IMAGE">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="INPUT_IMAGE"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="FEATURE">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FEATURE"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="specs">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="specs"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="imageptr">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imageptr"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="feature_r">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="feature_r"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="color_hist_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="RAM_1P_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mode"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="bundle"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mode1"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="bundle2"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i4.i7"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i4.i5"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i30.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i8P"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i8P"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="read_input_memcpy_OC"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="burstread_OC_region_s"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="memcpy_OC_OC_imagep"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="memset_rst_str"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="calc_hist"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i16P"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="burstwrite_OC_region"/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str14"/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="memcpy_OC_feature_OC"/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.i16P"/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i16P"/></StgValue>
</bind>
</comp>

<comp id="190" class="1004" name="image_buffer_0_alloca_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="image_buffer_0/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="image_buffer_1_alloca_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="0"/>
<pin id="196" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="image_buffer_1/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="image_buffer_2_alloca_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="image_buffer_2/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="image_buffer_3_alloca_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="0"/>
<pin id="204" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="image_buffer_3/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="image_buffer_4_alloca_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="0"/>
<pin id="208" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="image_buffer_4/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="image_buffer_5_alloca_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="0"/>
<pin id="212" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="image_buffer_5/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="image_buffer_6_alloca_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="0"/>
<pin id="216" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="image_buffer_6/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="image_buffer_7_alloca_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="0"/>
<pin id="220" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="image_buffer_7/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="image_buffer_8_alloca_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="0"/>
<pin id="224" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="image_buffer_8/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="image_buffer_9_alloca_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="0"/>
<pin id="228" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="image_buffer_9/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="image_buffer_10_alloca_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="0"/>
<pin id="232" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="image_buffer_10/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="image_buffer_11_alloca_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="1" slack="0"/>
<pin id="236" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="image_buffer_11/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="image_buffer_12_alloca_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="0"/>
<pin id="240" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="image_buffer_12/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="image_buffer_13_alloca_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="1" slack="0"/>
<pin id="244" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="image_buffer_13/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="image_buffer_14_alloca_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="1" slack="0"/>
<pin id="248" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="image_buffer_14/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="image_buffer_15_alloca_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="0"/>
<pin id="252" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="image_buffer_15/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="rst_alloca_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="0"/>
<pin id="256" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="rst/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="feature_read_read_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="32" slack="0"/>
<pin id="260" dir="0" index="1" bw="32" slack="0"/>
<pin id="261" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="feature_read/4 "/>
</bind>
</comp>

<comp id="264" class="1004" name="imageptr_read_read_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="32" slack="0"/>
<pin id="266" dir="0" index="1" bw="32" slack="0"/>
<pin id="267" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="imageptr_read/4 "/>
</bind>
</comp>

<comp id="270" class="1004" name="grp_readreq_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="1" slack="0"/>
<pin id="272" dir="0" index="1" bw="8" slack="8"/>
<pin id="273" dir="0" index="2" bw="8" slack="0"/>
<pin id="274" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="INPUT_IMAGE_addr_rd_s/20 "/>
</bind>
</comp>

<comp id="277" class="1004" name="INPUT_IMAGE_addr_rea_read_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="8" slack="0"/>
<pin id="279" dir="0" index="1" bw="8" slack="15"/>
<pin id="280" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="INPUT_IMAGE_addr_rea/27 "/>
</bind>
</comp>

<comp id="282" class="1004" name="grp_writeresp_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="1" slack="0"/>
<pin id="284" dir="0" index="1" bw="16" slack="11"/>
<pin id="285" dir="0" index="2" bw="7" slack="0"/>
<pin id="286" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="FEATURE_addr_wr_req/32 FEATURE_addr_wr_resp/36 "/>
</bind>
</comp>

<comp id="289" class="1004" name="StgValue_269_write_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="0" slack="0"/>
<pin id="291" dir="0" index="1" bw="16" slack="14"/>
<pin id="292" dir="0" index="2" bw="16" slack="1"/>
<pin id="293" dir="0" index="3" bw="1" slack="0"/>
<pin id="294" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_269/35 "/>
</bind>
</comp>

<comp id="298" class="1004" name="specs_addr_gep_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="32" slack="0"/>
<pin id="300" dir="0" index="1" bw="1" slack="0"/>
<pin id="301" dir="0" index="2" bw="1" slack="0"/>
<pin id="302" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="specs_addr/1 "/>
</bind>
</comp>

<comp id="306" class="1004" name="grp_access_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="2" slack="0"/>
<pin id="308" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="309" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="y/1 x/2 original_width/3 "/>
</bind>
</comp>

<comp id="311" class="1004" name="specs_addr_1_gep_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="32" slack="0"/>
<pin id="313" dir="0" index="1" bw="1" slack="0"/>
<pin id="314" dir="0" index="2" bw="1" slack="0"/>
<pin id="315" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="specs_addr_1/2 "/>
</bind>
</comp>

<comp id="320" class="1004" name="specs_addr_2_gep_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="32" slack="0"/>
<pin id="322" dir="0" index="1" bw="1" slack="0"/>
<pin id="323" dir="0" index="2" bw="3" slack="0"/>
<pin id="324" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="specs_addr_2/3 "/>
</bind>
</comp>

<comp id="329" class="1004" name="image_buffer_0_addr_gep_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="331" dir="0" index="1" bw="1" slack="0"/>
<pin id="332" dir="0" index="2" bw="8" slack="0"/>
<pin id="333" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="image_buffer_0_addr/28 "/>
</bind>
</comp>

<comp id="335" class="1004" name="image_buffer_1_addr_gep_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="337" dir="0" index="1" bw="1" slack="0"/>
<pin id="338" dir="0" index="2" bw="8" slack="0"/>
<pin id="339" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="image_buffer_1_addr/28 "/>
</bind>
</comp>

<comp id="341" class="1004" name="image_buffer_2_addr_gep_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="343" dir="0" index="1" bw="1" slack="0"/>
<pin id="344" dir="0" index="2" bw="8" slack="0"/>
<pin id="345" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="image_buffer_2_addr/28 "/>
</bind>
</comp>

<comp id="347" class="1004" name="image_buffer_3_addr_gep_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="349" dir="0" index="1" bw="1" slack="0"/>
<pin id="350" dir="0" index="2" bw="8" slack="0"/>
<pin id="351" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="image_buffer_3_addr/28 "/>
</bind>
</comp>

<comp id="353" class="1004" name="image_buffer_4_addr_gep_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="355" dir="0" index="1" bw="1" slack="0"/>
<pin id="356" dir="0" index="2" bw="8" slack="0"/>
<pin id="357" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="image_buffer_4_addr/28 "/>
</bind>
</comp>

<comp id="359" class="1004" name="image_buffer_5_addr_gep_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="361" dir="0" index="1" bw="1" slack="0"/>
<pin id="362" dir="0" index="2" bw="8" slack="0"/>
<pin id="363" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="image_buffer_5_addr/28 "/>
</bind>
</comp>

<comp id="365" class="1004" name="image_buffer_6_addr_gep_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="367" dir="0" index="1" bw="1" slack="0"/>
<pin id="368" dir="0" index="2" bw="8" slack="0"/>
<pin id="369" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="image_buffer_6_addr/28 "/>
</bind>
</comp>

<comp id="371" class="1004" name="image_buffer_7_addr_gep_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="373" dir="0" index="1" bw="1" slack="0"/>
<pin id="374" dir="0" index="2" bw="8" slack="0"/>
<pin id="375" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="image_buffer_7_addr/28 "/>
</bind>
</comp>

<comp id="377" class="1004" name="image_buffer_8_addr_gep_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="379" dir="0" index="1" bw="1" slack="0"/>
<pin id="380" dir="0" index="2" bw="8" slack="0"/>
<pin id="381" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="image_buffer_8_addr/28 "/>
</bind>
</comp>

<comp id="383" class="1004" name="image_buffer_9_addr_gep_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="385" dir="0" index="1" bw="1" slack="0"/>
<pin id="386" dir="0" index="2" bw="8" slack="0"/>
<pin id="387" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="image_buffer_9_addr/28 "/>
</bind>
</comp>

<comp id="389" class="1004" name="image_buffer_10_add_gep_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="391" dir="0" index="1" bw="1" slack="0"/>
<pin id="392" dir="0" index="2" bw="8" slack="0"/>
<pin id="393" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="image_buffer_10_add/28 "/>
</bind>
</comp>

<comp id="395" class="1004" name="image_buffer_11_add_gep_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="397" dir="0" index="1" bw="1" slack="0"/>
<pin id="398" dir="0" index="2" bw="8" slack="0"/>
<pin id="399" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="image_buffer_11_add/28 "/>
</bind>
</comp>

<comp id="401" class="1004" name="image_buffer_12_add_gep_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="403" dir="0" index="1" bw="1" slack="0"/>
<pin id="404" dir="0" index="2" bw="8" slack="0"/>
<pin id="405" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="image_buffer_12_add/28 "/>
</bind>
</comp>

<comp id="407" class="1004" name="image_buffer_13_add_gep_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="409" dir="0" index="1" bw="1" slack="0"/>
<pin id="410" dir="0" index="2" bw="8" slack="0"/>
<pin id="411" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="image_buffer_13_add/28 "/>
</bind>
</comp>

<comp id="413" class="1004" name="image_buffer_14_add_gep_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="415" dir="0" index="1" bw="1" slack="0"/>
<pin id="416" dir="0" index="2" bw="8" slack="0"/>
<pin id="417" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="image_buffer_14_add/28 "/>
</bind>
</comp>

<comp id="419" class="1004" name="image_buffer_15_add_gep_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="421" dir="0" index="1" bw="1" slack="0"/>
<pin id="422" dir="0" index="2" bw="8" slack="0"/>
<pin id="423" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="image_buffer_15_add/28 "/>
</bind>
</comp>

<comp id="425" class="1004" name="StgValue_225_access_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="7" slack="0"/>
<pin id="427" dir="0" index="1" bw="8" slack="1"/>
<pin id="428" dir="1" index="2" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_225/28 "/>
</bind>
</comp>

<comp id="430" class="1004" name="StgValue_226_access_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="7" slack="0"/>
<pin id="432" dir="0" index="1" bw="8" slack="1"/>
<pin id="433" dir="1" index="2" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_226/28 "/>
</bind>
</comp>

<comp id="435" class="1004" name="StgValue_227_access_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="7" slack="0"/>
<pin id="437" dir="0" index="1" bw="8" slack="1"/>
<pin id="438" dir="1" index="2" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_227/28 "/>
</bind>
</comp>

<comp id="440" class="1004" name="StgValue_228_access_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="7" slack="0"/>
<pin id="442" dir="0" index="1" bw="8" slack="1"/>
<pin id="443" dir="1" index="2" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_228/28 "/>
</bind>
</comp>

<comp id="445" class="1004" name="StgValue_229_access_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="7" slack="0"/>
<pin id="447" dir="0" index="1" bw="8" slack="1"/>
<pin id="448" dir="1" index="2" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_229/28 "/>
</bind>
</comp>

<comp id="450" class="1004" name="StgValue_230_access_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="7" slack="0"/>
<pin id="452" dir="0" index="1" bw="8" slack="1"/>
<pin id="453" dir="1" index="2" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_230/28 "/>
</bind>
</comp>

<comp id="455" class="1004" name="StgValue_231_access_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="7" slack="0"/>
<pin id="457" dir="0" index="1" bw="8" slack="1"/>
<pin id="458" dir="1" index="2" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_231/28 "/>
</bind>
</comp>

<comp id="460" class="1004" name="StgValue_232_access_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="7" slack="0"/>
<pin id="462" dir="0" index="1" bw="8" slack="1"/>
<pin id="463" dir="1" index="2" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_232/28 "/>
</bind>
</comp>

<comp id="465" class="1004" name="StgValue_233_access_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="7" slack="0"/>
<pin id="467" dir="0" index="1" bw="8" slack="1"/>
<pin id="468" dir="1" index="2" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_233/28 "/>
</bind>
</comp>

<comp id="470" class="1004" name="StgValue_234_access_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="7" slack="0"/>
<pin id="472" dir="0" index="1" bw="8" slack="1"/>
<pin id="473" dir="1" index="2" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_234/28 "/>
</bind>
</comp>

<comp id="475" class="1004" name="StgValue_235_access_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="7" slack="0"/>
<pin id="477" dir="0" index="1" bw="8" slack="1"/>
<pin id="478" dir="1" index="2" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_235/28 "/>
</bind>
</comp>

<comp id="480" class="1004" name="StgValue_236_access_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="7" slack="0"/>
<pin id="482" dir="0" index="1" bw="8" slack="1"/>
<pin id="483" dir="1" index="2" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_236/28 "/>
</bind>
</comp>

<comp id="485" class="1004" name="StgValue_237_access_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="7" slack="0"/>
<pin id="487" dir="0" index="1" bw="8" slack="1"/>
<pin id="488" dir="1" index="2" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_237/28 "/>
</bind>
</comp>

<comp id="490" class="1004" name="StgValue_238_access_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="7" slack="0"/>
<pin id="492" dir="0" index="1" bw="8" slack="1"/>
<pin id="493" dir="1" index="2" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_238/28 "/>
</bind>
</comp>

<comp id="495" class="1004" name="StgValue_239_access_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="7" slack="0"/>
<pin id="497" dir="0" index="1" bw="8" slack="1"/>
<pin id="498" dir="1" index="2" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_239/28 "/>
</bind>
</comp>

<comp id="500" class="1004" name="StgValue_240_access_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="7" slack="0"/>
<pin id="502" dir="0" index="1" bw="8" slack="1"/>
<pin id="503" dir="1" index="2" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_240/28 "/>
</bind>
</comp>

<comp id="505" class="1004" name="rst_addr_gep_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="507" dir="0" index="1" bw="1" slack="0"/>
<pin id="508" dir="0" index="2" bw="6" slack="0"/>
<pin id="509" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rst_addr/30 "/>
</bind>
</comp>

<comp id="511" class="1004" name="grp_access_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="6" slack="0"/>
<pin id="513" dir="0" index="1" bw="16" slack="0"/>
<pin id="514" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_248/30 rst_load/33 "/>
</bind>
</comp>

<comp id="517" class="1004" name="rst_addr_1_gep_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="519" dir="0" index="1" bw="1" slack="0"/>
<pin id="520" dir="0" index="2" bw="6" slack="0"/>
<pin id="521" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rst_addr_1/33 "/>
</bind>
</comp>

<comp id="524" class="1005" name="indvar_flatten_reg_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="11" slack="1"/>
<pin id="526" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="528" class="1004" name="indvar_flatten_phi_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="1" slack="1"/>
<pin id="530" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="531" dir="0" index="2" bw="11" slack="0"/>
<pin id="532" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="533" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/5 "/>
</bind>
</comp>

<comp id="536" class="1005" name="i_reg_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="5" slack="1"/>
<pin id="538" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="540" class="1004" name="i_phi_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="1" slack="1"/>
<pin id="542" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="543" dir="0" index="2" bw="5" slack="0"/>
<pin id="544" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="545" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/5 "/>
</bind>
</comp>

<comp id="547" class="1005" name="indvar_reg_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="7" slack="1"/>
<pin id="549" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="indvar (phireg) "/>
</bind>
</comp>

<comp id="551" class="1004" name="indvar_phi_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="1" slack="1"/>
<pin id="553" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="554" dir="0" index="2" bw="7" slack="0"/>
<pin id="555" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="556" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar/5 "/>
</bind>
</comp>

<comp id="558" class="1005" name="invdar_reg_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="6" slack="1"/>
<pin id="560" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="invdar (phireg) "/>
</bind>
</comp>

<comp id="562" class="1004" name="invdar_phi_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="6" slack="0"/>
<pin id="564" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="565" dir="0" index="2" bw="1" slack="1"/>
<pin id="566" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="567" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="invdar/30 "/>
</bind>
</comp>

<comp id="569" class="1005" name="indvar8_reg_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="6" slack="1"/>
<pin id="571" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="indvar8 (phireg) "/>
</bind>
</comp>

<comp id="573" class="1004" name="indvar8_phi_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="1" slack="1"/>
<pin id="575" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="576" dir="0" index="2" bw="6" slack="0"/>
<pin id="577" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="578" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar8/33 "/>
</bind>
</comp>

<comp id="580" class="1004" name="grp_calc_hist_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="0" slack="0"/>
<pin id="582" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="583" dir="0" index="2" bw="8" slack="2147483647"/>
<pin id="584" dir="0" index="3" bw="8" slack="2147483647"/>
<pin id="585" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="586" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="587" dir="0" index="6" bw="8" slack="2147483647"/>
<pin id="588" dir="0" index="7" bw="8" slack="2147483647"/>
<pin id="589" dir="0" index="8" bw="8" slack="2147483647"/>
<pin id="590" dir="0" index="9" bw="8" slack="2147483647"/>
<pin id="591" dir="0" index="10" bw="8" slack="2147483647"/>
<pin id="592" dir="0" index="11" bw="8" slack="2147483647"/>
<pin id="593" dir="0" index="12" bw="8" slack="2147483647"/>
<pin id="594" dir="0" index="13" bw="8" slack="2147483647"/>
<pin id="595" dir="0" index="14" bw="8" slack="2147483647"/>
<pin id="596" dir="0" index="15" bw="8" slack="2147483647"/>
<pin id="597" dir="0" index="16" bw="8" slack="2147483647"/>
<pin id="598" dir="0" index="17" bw="16" slack="2147483647"/>
<pin id="599" dir="1" index="18" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_253/31 "/>
</bind>
</comp>

<comp id="601" class="1004" name="feature3_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="31" slack="0"/>
<pin id="603" dir="0" index="1" bw="32" slack="0"/>
<pin id="604" dir="0" index="2" bw="1" slack="0"/>
<pin id="605" dir="0" index="3" bw="6" slack="0"/>
<pin id="606" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="feature3/4 "/>
</bind>
</comp>

<comp id="611" class="1004" name="tmp_3_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="31" slack="0"/>
<pin id="613" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3/4 "/>
</bind>
</comp>

<comp id="615" class="1004" name="FEATURE_addr_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="16" slack="0"/>
<pin id="617" dir="0" index="1" bw="31" slack="0"/>
<pin id="618" dir="1" index="2" bw="16" slack="11"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FEATURE_addr/4 "/>
</bind>
</comp>

<comp id="621" class="1004" name="tmp_10_cast_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="32" slack="0"/>
<pin id="623" dir="1" index="1" bw="33" slack="8"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_10_cast/4 "/>
</bind>
</comp>

<comp id="625" class="1004" name="i_cast7_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="5" slack="0"/>
<pin id="627" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast7/5 "/>
</bind>
</comp>

<comp id="629" class="1004" name="tmp_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="5" slack="0"/>
<pin id="631" dir="0" index="1" bw="32" slack="3"/>
<pin id="632" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp/5 "/>
</bind>
</comp>

<comp id="634" class="1004" name="tmp_10_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="5" slack="0"/>
<pin id="636" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_10/5 "/>
</bind>
</comp>

<comp id="638" class="1004" name="p_shl3_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="11" slack="0"/>
<pin id="640" dir="0" index="1" bw="4" slack="0"/>
<pin id="641" dir="0" index="2" bw="1" slack="0"/>
<pin id="642" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl3/5 "/>
</bind>
</comp>

<comp id="646" class="1004" name="p_shl3_cast_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="11" slack="0"/>
<pin id="648" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl3_cast/5 "/>
</bind>
</comp>

<comp id="650" class="1004" name="p_shl4_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="9" slack="0"/>
<pin id="652" dir="0" index="1" bw="4" slack="0"/>
<pin id="653" dir="0" index="2" bw="1" slack="0"/>
<pin id="654" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl4/5 "/>
</bind>
</comp>

<comp id="658" class="1004" name="p_shl4_cast_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="9" slack="0"/>
<pin id="660" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl4_cast/5 "/>
</bind>
</comp>

<comp id="662" class="1004" name="tmp_8_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="11" slack="0"/>
<pin id="664" dir="0" index="1" bw="9" slack="0"/>
<pin id="665" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_8/5 "/>
</bind>
</comp>

<comp id="668" class="1004" name="exitcond_flatten_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="11" slack="0"/>
<pin id="670" dir="0" index="1" bw="10" slack="0"/>
<pin id="671" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/5 "/>
</bind>
</comp>

<comp id="674" class="1004" name="indvar_flatten_next_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="1" slack="0"/>
<pin id="676" dir="0" index="1" bw="11" slack="0"/>
<pin id="677" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next/5 "/>
</bind>
</comp>

<comp id="680" class="1004" name="exitcond_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="7" slack="0"/>
<pin id="682" dir="0" index="1" bw="6" slack="0"/>
<pin id="683" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/5 "/>
</bind>
</comp>

<comp id="686" class="1004" name="indvar_mid2_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="1" slack="0"/>
<pin id="688" dir="0" index="1" bw="1" slack="0"/>
<pin id="689" dir="0" index="2" bw="7" slack="0"/>
<pin id="690" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="indvar_mid2/5 "/>
</bind>
</comp>

<comp id="694" class="1004" name="i_s_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="1" slack="0"/>
<pin id="696" dir="0" index="1" bw="5" slack="0"/>
<pin id="697" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_s/5 "/>
</bind>
</comp>

<comp id="700" class="1004" name="i_cast7_mid1_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="5" slack="0"/>
<pin id="702" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast7_mid1/5 "/>
</bind>
</comp>

<comp id="704" class="1004" name="tmp_mid1_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="5" slack="0"/>
<pin id="706" dir="0" index="1" bw="32" slack="3"/>
<pin id="707" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_mid1/5 "/>
</bind>
</comp>

<comp id="709" class="1004" name="tmp_14_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="5" slack="0"/>
<pin id="711" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_14/5 "/>
</bind>
</comp>

<comp id="713" class="1004" name="p_shl3_mid1_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="11" slack="0"/>
<pin id="715" dir="0" index="1" bw="4" slack="0"/>
<pin id="716" dir="0" index="2" bw="1" slack="0"/>
<pin id="717" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl3_mid1/5 "/>
</bind>
</comp>

<comp id="721" class="1004" name="p_shl3_cast_mid1_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="11" slack="0"/>
<pin id="723" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl3_cast_mid1/5 "/>
</bind>
</comp>

<comp id="725" class="1004" name="p_shl4_mid1_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="9" slack="0"/>
<pin id="727" dir="0" index="1" bw="4" slack="0"/>
<pin id="728" dir="0" index="2" bw="1" slack="0"/>
<pin id="729" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl4_mid1/5 "/>
</bind>
</comp>

<comp id="733" class="1004" name="p_shl4_cast_mid1_fu_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="9" slack="0"/>
<pin id="735" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl4_cast_mid1/5 "/>
</bind>
</comp>

<comp id="737" class="1004" name="tmp_8_mid1_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="11" slack="0"/>
<pin id="739" dir="0" index="1" bw="9" slack="0"/>
<pin id="740" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_8_mid1/5 "/>
</bind>
</comp>

<comp id="743" class="1004" name="tmp_8_cast_cast_mid2_1_fu_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="1" slack="0"/>
<pin id="745" dir="0" index="1" bw="12" slack="0"/>
<pin id="746" dir="0" index="2" bw="12" slack="0"/>
<pin id="747" dir="1" index="3" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_8_cast_cast_mid2_1/5 "/>
</bind>
</comp>

<comp id="751" class="1004" name="i_mid2_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="1" slack="0"/>
<pin id="753" dir="0" index="1" bw="5" slack="0"/>
<pin id="754" dir="0" index="2" bw="5" slack="0"/>
<pin id="755" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="i_mid2/5 "/>
</bind>
</comp>

<comp id="759" class="1004" name="indvar_next_fu_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="1" slack="0"/>
<pin id="761" dir="0" index="1" bw="7" slack="0"/>
<pin id="762" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_next/5 "/>
</bind>
</comp>

<comp id="765" class="1004" name="grp_fu_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="11" slack="0"/>
<pin id="767" dir="0" index="1" bw="8" slack="0"/>
<pin id="768" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="urem(17) " fcode="urem"/>
<opset="tmp_15/5 "/>
</bind>
</comp>

<comp id="771" class="1004" name="grp_fu_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="32" slack="1"/>
<pin id="773" dir="0" index="1" bw="32" slack="2"/>
<pin id="774" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_1/6 "/>
</bind>
</comp>

<comp id="775" class="1004" name="grp_fu_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="32" slack="1"/>
<pin id="777" dir="0" index="1" bw="32" slack="2"/>
<pin id="778" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_1_mid1/6 "/>
</bind>
</comp>

<comp id="779" class="1004" name="tmp_8_cast_cast_mid2_fu_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="12" slack="1"/>
<pin id="781" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_8_cast_cast_mid2/6 "/>
</bind>
</comp>

<comp id="782" class="1004" name="indvar_cast4_cast_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="7" slack="1"/>
<pin id="784" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="indvar_cast4_cast/6 "/>
</bind>
</comp>

<comp id="785" class="1004" name="tmp_9_fu_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="12" slack="0"/>
<pin id="787" dir="0" index="1" bw="7" slack="0"/>
<pin id="788" dir="1" index="2" bw="14" slack="4"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_9/6 "/>
</bind>
</comp>

<comp id="791" class="1004" name="zext_cast_fu_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="14" slack="4"/>
<pin id="793" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_cast/10 "/>
</bind>
</comp>

<comp id="794" class="1004" name="grp_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="14" slack="4"/>
<pin id="796" dir="0" index="1" bw="8" slack="0"/>
<pin id="797" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="urem(17) " fcode="urem"/>
<opset="tmp_6/10 "/>
</bind>
</comp>

<comp id="799" class="1004" name="tmp_2_fu_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="32" slack="1"/>
<pin id="801" dir="0" index="1" bw="32" slack="8"/>
<pin id="802" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_2/11 "/>
</bind>
</comp>

<comp id="803" class="1004" name="tmp_7_fu_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="32" slack="0"/>
<pin id="805" dir="0" index="1" bw="3" slack="0"/>
<pin id="806" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_7/11 "/>
</bind>
</comp>

<comp id="809" class="1004" name="offset_fu_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="32" slack="0"/>
<pin id="811" dir="0" index="1" bw="32" slack="0"/>
<pin id="812" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="offset/11 "/>
</bind>
</comp>

<comp id="815" class="1004" name="tmp_2_mid1_fu_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="32" slack="1"/>
<pin id="817" dir="0" index="1" bw="32" slack="8"/>
<pin id="818" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_2_mid1/11 "/>
</bind>
</comp>

<comp id="819" class="1004" name="tmp_12_fu_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="32" slack="1"/>
<pin id="821" dir="0" index="1" bw="3" slack="0"/>
<pin id="822" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_12/12 "/>
</bind>
</comp>

<comp id="824" class="1004" name="offset_mid1_fu_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="32" slack="0"/>
<pin id="826" dir="0" index="1" bw="32" slack="1"/>
<pin id="827" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="offset_mid1/12 "/>
</bind>
</comp>

<comp id="829" class="1004" name="tmp_13_fu_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="1" slack="7"/>
<pin id="831" dir="0" index="1" bw="32" slack="0"/>
<pin id="832" dir="0" index="2" bw="32" slack="1"/>
<pin id="833" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_13/12 "/>
</bind>
</comp>

<comp id="835" class="1004" name="tmp_3_mid2_cast_fu_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="32" slack="0"/>
<pin id="837" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_3_mid2_cast/12 "/>
</bind>
</comp>

<comp id="839" class="1004" name="imageptr2_sum_fu_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="32" slack="8"/>
<pin id="841" dir="0" index="1" bw="32" slack="0"/>
<pin id="842" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="imageptr2_sum/12 "/>
</bind>
</comp>

<comp id="844" class="1004" name="imageptr2_sum_cast_fu_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="33" slack="0"/>
<pin id="846" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="imageptr2_sum_cast/12 "/>
</bind>
</comp>

<comp id="848" class="1004" name="INPUT_IMAGE_addr_fu_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="8" slack="0"/>
<pin id="850" dir="0" index="1" bw="33" slack="0"/>
<pin id="851" dir="1" index="2" bw="8" slack="8"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="INPUT_IMAGE_addr/12 "/>
</bind>
</comp>

<comp id="854" class="1004" name="tmp_t_fu_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="4" slack="0"/>
<pin id="856" dir="0" index="1" bw="30" slack="0"/>
<pin id="857" dir="0" index="2" bw="6" slack="0"/>
<pin id="858" dir="0" index="3" bw="6" slack="0"/>
<pin id="859" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_t/12 "/>
</bind>
</comp>

<comp id="863" class="1004" name="tmp_16_fu_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="8" slack="0"/>
<pin id="865" dir="0" index="1" bw="1" slack="0"/>
<pin id="866" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_16/19 "/>
</bind>
</comp>

<comp id="869" class="1004" name="tmp_s_fu_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="8" slack="1"/>
<pin id="871" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/28 "/>
</bind>
</comp>

<comp id="888" class="1004" name="indvarinc_fu_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="6" slack="0"/>
<pin id="890" dir="0" index="1" bw="1" slack="0"/>
<pin id="891" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvarinc/30 "/>
</bind>
</comp>

<comp id="894" class="1004" name="tmp_4_fu_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="6" slack="0"/>
<pin id="896" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4/30 "/>
</bind>
</comp>

<comp id="899" class="1004" name="tmp_5_fu_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="6" slack="0"/>
<pin id="901" dir="0" index="1" bw="6" slack="0"/>
<pin id="902" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_5/30 "/>
</bind>
</comp>

<comp id="905" class="1004" name="exitcond2_fu_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="6" slack="0"/>
<pin id="907" dir="0" index="1" bw="6" slack="0"/>
<pin id="908" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/33 "/>
</bind>
</comp>

<comp id="911" class="1004" name="indvar_next9_fu_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="6" slack="0"/>
<pin id="913" dir="0" index="1" bw="1" slack="0"/>
<pin id="914" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_next9/33 "/>
</bind>
</comp>

<comp id="917" class="1004" name="tmp_11_fu_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="6" slack="0"/>
<pin id="919" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_11/33 "/>
</bind>
</comp>

<comp id="922" class="1007" name="grp_fu_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="14" slack="0"/>
<pin id="924" dir="0" index="1" bw="30" slack="0"/>
<pin id="925" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul/10 "/>
</bind>
</comp>

<comp id="929" class="1005" name="specs_addr_reg_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="2" slack="1"/>
<pin id="931" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="specs_addr "/>
</bind>
</comp>

<comp id="934" class="1005" name="y_reg_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="32" slack="3"/>
<pin id="936" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="y "/>
</bind>
</comp>

<comp id="940" class="1005" name="specs_addr_1_reg_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="2" slack="1"/>
<pin id="942" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="specs_addr_1 "/>
</bind>
</comp>

<comp id="945" class="1005" name="x_reg_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="32" slack="8"/>
<pin id="947" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="x "/>
</bind>
</comp>

<comp id="951" class="1005" name="specs_addr_2_reg_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="2" slack="1"/>
<pin id="953" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="specs_addr_2 "/>
</bind>
</comp>

<comp id="956" class="1005" name="FEATURE_addr_reg_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="16" slack="11"/>
<pin id="958" dir="1" index="1" bw="16" slack="11"/>
</pin_list>
<bind>
<opset="FEATURE_addr "/>
</bind>
</comp>

<comp id="962" class="1005" name="tmp_10_cast_reg_962">
<pin_list>
<pin id="963" dir="0" index="0" bw="33" slack="8"/>
<pin id="964" dir="1" index="1" bw="33" slack="8"/>
</pin_list>
<bind>
<opset="tmp_10_cast "/>
</bind>
</comp>

<comp id="967" class="1005" name="original_width_reg_967">
<pin_list>
<pin id="968" dir="0" index="0" bw="32" slack="2"/>
<pin id="969" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="original_width "/>
</bind>
</comp>

<comp id="973" class="1005" name="tmp_reg_973">
<pin_list>
<pin id="974" dir="0" index="0" bw="32" slack="1"/>
<pin id="975" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="978" class="1005" name="exitcond_flatten_reg_978">
<pin_list>
<pin id="979" dir="0" index="0" bw="1" slack="1"/>
<pin id="980" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten "/>
</bind>
</comp>

<comp id="982" class="1005" name="indvar_flatten_next_reg_982">
<pin_list>
<pin id="983" dir="0" index="0" bw="11" slack="0"/>
<pin id="984" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="987" class="1005" name="exitcond_reg_987">
<pin_list>
<pin id="988" dir="0" index="0" bw="1" slack="1"/>
<pin id="989" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opset="exitcond "/>
</bind>
</comp>

<comp id="992" class="1005" name="indvar_mid2_reg_992">
<pin_list>
<pin id="993" dir="0" index="0" bw="7" slack="1"/>
<pin id="994" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="indvar_mid2 "/>
</bind>
</comp>

<comp id="997" class="1005" name="tmp_mid1_reg_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="32" slack="1"/>
<pin id="999" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_mid1 "/>
</bind>
</comp>

<comp id="1002" class="1005" name="tmp_8_cast_cast_mid2_1_reg_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="12" slack="1"/>
<pin id="1004" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8_cast_cast_mid2_1 "/>
</bind>
</comp>

<comp id="1007" class="1005" name="i_mid2_reg_1007">
<pin_list>
<pin id="1008" dir="0" index="0" bw="5" slack="0"/>
<pin id="1009" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i_mid2 "/>
</bind>
</comp>

<comp id="1012" class="1005" name="indvar_next_reg_1012">
<pin_list>
<pin id="1013" dir="0" index="0" bw="7" slack="0"/>
<pin id="1014" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="indvar_next "/>
</bind>
</comp>

<comp id="1017" class="1005" name="tmp_9_reg_1017">
<pin_list>
<pin id="1018" dir="0" index="0" bw="14" slack="4"/>
<pin id="1019" dir="1" index="1" bw="14" slack="4"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="1023" class="1005" name="tmp_1_reg_1023">
<pin_list>
<pin id="1024" dir="0" index="0" bw="32" slack="1"/>
<pin id="1025" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="1028" class="1005" name="tmp_1_mid1_reg_1028">
<pin_list>
<pin id="1029" dir="0" index="0" bw="32" slack="1"/>
<pin id="1030" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1_mid1 "/>
</bind>
</comp>

<comp id="1033" class="1005" name="zext_cast_reg_1033">
<pin_list>
<pin id="1034" dir="0" index="0" bw="30" slack="1"/>
<pin id="1035" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="zext_cast "/>
</bind>
</comp>

<comp id="1038" class="1005" name="offset_reg_1038">
<pin_list>
<pin id="1039" dir="0" index="0" bw="32" slack="1"/>
<pin id="1040" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="offset "/>
</bind>
</comp>

<comp id="1043" class="1005" name="tmp_2_mid1_reg_1043">
<pin_list>
<pin id="1044" dir="0" index="0" bw="32" slack="1"/>
<pin id="1045" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2_mid1 "/>
</bind>
</comp>

<comp id="1049" class="1005" name="INPUT_IMAGE_addr_reg_1049">
<pin_list>
<pin id="1050" dir="0" index="0" bw="8" slack="8"/>
<pin id="1051" dir="1" index="1" bw="8" slack="8"/>
</pin_list>
<bind>
<opset="INPUT_IMAGE_addr "/>
</bind>
</comp>

<comp id="1055" class="1005" name="tmp_t_reg_1055">
<pin_list>
<pin id="1056" dir="0" index="0" bw="4" slack="1"/>
<pin id="1057" dir="1" index="1" bw="4" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_t "/>
</bind>
</comp>

<comp id="1059" class="1005" name="tmp_16_reg_1059">
<pin_list>
<pin id="1060" dir="0" index="0" bw="1" slack="1"/>
<pin id="1061" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_16 "/>
</bind>
</comp>

<comp id="1063" class="1005" name="INPUT_IMAGE_addr_rea_reg_1063">
<pin_list>
<pin id="1064" dir="0" index="0" bw="8" slack="1"/>
<pin id="1065" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="INPUT_IMAGE_addr_rea "/>
</bind>
</comp>

<comp id="1083" class="1005" name="tmp_6_reg_1083">
<pin_list>
<pin id="1084" dir="0" index="0" bw="14" slack="1"/>
<pin id="1085" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="1088" class="1005" name="indvarinc_reg_1088">
<pin_list>
<pin id="1089" dir="0" index="0" bw="6" slack="0"/>
<pin id="1090" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="indvarinc "/>
</bind>
</comp>

<comp id="1096" class="1005" name="exitcond2_reg_1096">
<pin_list>
<pin id="1097" dir="0" index="0" bw="1" slack="1"/>
<pin id="1098" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond2 "/>
</bind>
</comp>

<comp id="1100" class="1005" name="indvar_next9_reg_1100">
<pin_list>
<pin id="1101" dir="0" index="0" bw="6" slack="0"/>
<pin id="1102" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="indvar_next9 "/>
</bind>
</comp>

<comp id="1105" class="1005" name="rst_addr_1_reg_1105">
<pin_list>
<pin id="1106" dir="0" index="0" bw="6" slack="1"/>
<pin id="1107" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="rst_addr_1 "/>
</bind>
</comp>

<comp id="1110" class="1005" name="rst_load_reg_1110">
<pin_list>
<pin id="1111" dir="0" index="0" bw="16" slack="1"/>
<pin id="1112" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="rst_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="193"><net_src comp="12" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="197"><net_src comp="12" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="201"><net_src comp="12" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="205"><net_src comp="12" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="209"><net_src comp="12" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="213"><net_src comp="12" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="217"><net_src comp="12" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="221"><net_src comp="12" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="225"><net_src comp="12" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="229"><net_src comp="12" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="233"><net_src comp="12" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="237"><net_src comp="12" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="241"><net_src comp="12" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="245"><net_src comp="12" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="249"><net_src comp="12" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="253"><net_src comp="12" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="257"><net_src comp="12" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="262"><net_src comp="16" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="8" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="268"><net_src comp="16" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="6" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="275"><net_src comp="132" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="276"><net_src comp="134" pin="0"/><net_sink comp="270" pin=2"/></net>

<net id="281"><net_src comp="136" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="287"><net_src comp="172" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="288"><net_src comp="174" pin="0"/><net_sink comp="282" pin=2"/></net>

<net id="295"><net_src comp="184" pin="0"/><net_sink comp="289" pin=0"/></net>

<net id="296"><net_src comp="186" pin="0"/><net_sink comp="289" pin=3"/></net>

<net id="297"><net_src comp="188" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="303"><net_src comp="4" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="304"><net_src comp="10" pin="0"/><net_sink comp="298" pin=1"/></net>

<net id="305"><net_src comp="10" pin="0"/><net_sink comp="298" pin=2"/></net>

<net id="310"><net_src comp="298" pin="3"/><net_sink comp="306" pin=0"/></net>

<net id="316"><net_src comp="4" pin="0"/><net_sink comp="311" pin=0"/></net>

<net id="317"><net_src comp="10" pin="0"/><net_sink comp="311" pin=1"/></net>

<net id="318"><net_src comp="12" pin="0"/><net_sink comp="311" pin=2"/></net>

<net id="319"><net_src comp="311" pin="3"/><net_sink comp="306" pin=0"/></net>

<net id="325"><net_src comp="4" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="326"><net_src comp="10" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="327"><net_src comp="14" pin="0"/><net_sink comp="320" pin=2"/></net>

<net id="328"><net_src comp="320" pin="3"/><net_sink comp="306" pin=0"/></net>

<net id="334"><net_src comp="10" pin="0"/><net_sink comp="329" pin=1"/></net>

<net id="340"><net_src comp="10" pin="0"/><net_sink comp="335" pin=1"/></net>

<net id="346"><net_src comp="10" pin="0"/><net_sink comp="341" pin=1"/></net>

<net id="352"><net_src comp="10" pin="0"/><net_sink comp="347" pin=1"/></net>

<net id="358"><net_src comp="10" pin="0"/><net_sink comp="353" pin=1"/></net>

<net id="364"><net_src comp="10" pin="0"/><net_sink comp="359" pin=1"/></net>

<net id="370"><net_src comp="10" pin="0"/><net_sink comp="365" pin=1"/></net>

<net id="376"><net_src comp="10" pin="0"/><net_sink comp="371" pin=1"/></net>

<net id="382"><net_src comp="10" pin="0"/><net_sink comp="377" pin=1"/></net>

<net id="388"><net_src comp="10" pin="0"/><net_sink comp="383" pin=1"/></net>

<net id="394"><net_src comp="10" pin="0"/><net_sink comp="389" pin=1"/></net>

<net id="400"><net_src comp="10" pin="0"/><net_sink comp="395" pin=1"/></net>

<net id="406"><net_src comp="10" pin="0"/><net_sink comp="401" pin=1"/></net>

<net id="412"><net_src comp="10" pin="0"/><net_sink comp="407" pin=1"/></net>

<net id="418"><net_src comp="10" pin="0"/><net_sink comp="413" pin=1"/></net>

<net id="424"><net_src comp="10" pin="0"/><net_sink comp="419" pin=1"/></net>

<net id="429"><net_src comp="413" pin="3"/><net_sink comp="425" pin=0"/></net>

<net id="434"><net_src comp="407" pin="3"/><net_sink comp="430" pin=0"/></net>

<net id="439"><net_src comp="401" pin="3"/><net_sink comp="435" pin=0"/></net>

<net id="444"><net_src comp="395" pin="3"/><net_sink comp="440" pin=0"/></net>

<net id="449"><net_src comp="389" pin="3"/><net_sink comp="445" pin=0"/></net>

<net id="454"><net_src comp="383" pin="3"/><net_sink comp="450" pin=0"/></net>

<net id="459"><net_src comp="377" pin="3"/><net_sink comp="455" pin=0"/></net>

<net id="464"><net_src comp="371" pin="3"/><net_sink comp="460" pin=0"/></net>

<net id="469"><net_src comp="365" pin="3"/><net_sink comp="465" pin=0"/></net>

<net id="474"><net_src comp="359" pin="3"/><net_sink comp="470" pin=0"/></net>

<net id="479"><net_src comp="353" pin="3"/><net_sink comp="475" pin=0"/></net>

<net id="484"><net_src comp="347" pin="3"/><net_sink comp="480" pin=0"/></net>

<net id="489"><net_src comp="341" pin="3"/><net_sink comp="485" pin=0"/></net>

<net id="494"><net_src comp="335" pin="3"/><net_sink comp="490" pin=0"/></net>

<net id="499"><net_src comp="329" pin="3"/><net_sink comp="495" pin=0"/></net>

<net id="504"><net_src comp="419" pin="3"/><net_sink comp="500" pin=0"/></net>

<net id="510"><net_src comp="10" pin="0"/><net_sink comp="505" pin=1"/></net>

<net id="515"><net_src comp="162" pin="0"/><net_sink comp="511" pin=1"/></net>

<net id="516"><net_src comp="505" pin="3"/><net_sink comp="511" pin=0"/></net>

<net id="522"><net_src comp="10" pin="0"/><net_sink comp="517" pin=1"/></net>

<net id="523"><net_src comp="517" pin="3"/><net_sink comp="511" pin=0"/></net>

<net id="527"><net_src comp="68" pin="0"/><net_sink comp="524" pin=0"/></net>

<net id="534"><net_src comp="524" pin="1"/><net_sink comp="528" pin=0"/></net>

<net id="535"><net_src comp="528" pin="4"/><net_sink comp="524" pin=0"/></net>

<net id="539"><net_src comp="70" pin="0"/><net_sink comp="536" pin=0"/></net>

<net id="546"><net_src comp="536" pin="1"/><net_sink comp="540" pin=0"/></net>

<net id="550"><net_src comp="72" pin="0"/><net_sink comp="547" pin=0"/></net>

<net id="557"><net_src comp="547" pin="1"/><net_sink comp="551" pin=0"/></net>

<net id="561"><net_src comp="158" pin="0"/><net_sink comp="558" pin=0"/></net>

<net id="568"><net_src comp="558" pin="1"/><net_sink comp="562" pin=2"/></net>

<net id="572"><net_src comp="158" pin="0"/><net_sink comp="569" pin=0"/></net>

<net id="579"><net_src comp="569" pin="1"/><net_sink comp="573" pin=0"/></net>

<net id="600"><net_src comp="170" pin="0"/><net_sink comp="580" pin=0"/></net>

<net id="607"><net_src comp="18" pin="0"/><net_sink comp="601" pin=0"/></net>

<net id="608"><net_src comp="258" pin="2"/><net_sink comp="601" pin=1"/></net>

<net id="609"><net_src comp="20" pin="0"/><net_sink comp="601" pin=2"/></net>

<net id="610"><net_src comp="22" pin="0"/><net_sink comp="601" pin=3"/></net>

<net id="614"><net_src comp="601" pin="4"/><net_sink comp="611" pin=0"/></net>

<net id="619"><net_src comp="2" pin="0"/><net_sink comp="615" pin=0"/></net>

<net id="620"><net_src comp="611" pin="1"/><net_sink comp="615" pin=1"/></net>

<net id="624"><net_src comp="264" pin="2"/><net_sink comp="621" pin=0"/></net>

<net id="628"><net_src comp="540" pin="4"/><net_sink comp="625" pin=0"/></net>

<net id="633"><net_src comp="625" pin="1"/><net_sink comp="629" pin=0"/></net>

<net id="637"><net_src comp="540" pin="4"/><net_sink comp="634" pin=0"/></net>

<net id="643"><net_src comp="74" pin="0"/><net_sink comp="638" pin=0"/></net>

<net id="644"><net_src comp="634" pin="1"/><net_sink comp="638" pin=1"/></net>

<net id="645"><net_src comp="72" pin="0"/><net_sink comp="638" pin=2"/></net>

<net id="649"><net_src comp="638" pin="3"/><net_sink comp="646" pin=0"/></net>

<net id="655"><net_src comp="76" pin="0"/><net_sink comp="650" pin=0"/></net>

<net id="656"><net_src comp="634" pin="1"/><net_sink comp="650" pin=1"/></net>

<net id="657"><net_src comp="70" pin="0"/><net_sink comp="650" pin=2"/></net>

<net id="661"><net_src comp="650" pin="3"/><net_sink comp="658" pin=0"/></net>

<net id="666"><net_src comp="646" pin="1"/><net_sink comp="662" pin=0"/></net>

<net id="667"><net_src comp="658" pin="1"/><net_sink comp="662" pin=1"/></net>

<net id="672"><net_src comp="528" pin="4"/><net_sink comp="668" pin=0"/></net>

<net id="673"><net_src comp="78" pin="0"/><net_sink comp="668" pin=1"/></net>

<net id="678"><net_src comp="80" pin="0"/><net_sink comp="674" pin=0"/></net>

<net id="679"><net_src comp="528" pin="4"/><net_sink comp="674" pin=1"/></net>

<net id="684"><net_src comp="551" pin="4"/><net_sink comp="680" pin=0"/></net>

<net id="685"><net_src comp="82" pin="0"/><net_sink comp="680" pin=1"/></net>

<net id="691"><net_src comp="680" pin="2"/><net_sink comp="686" pin=0"/></net>

<net id="692"><net_src comp="72" pin="0"/><net_sink comp="686" pin=1"/></net>

<net id="693"><net_src comp="551" pin="4"/><net_sink comp="686" pin=2"/></net>

<net id="698"><net_src comp="84" pin="0"/><net_sink comp="694" pin=0"/></net>

<net id="699"><net_src comp="540" pin="4"/><net_sink comp="694" pin=1"/></net>

<net id="703"><net_src comp="694" pin="2"/><net_sink comp="700" pin=0"/></net>

<net id="708"><net_src comp="700" pin="1"/><net_sink comp="704" pin=0"/></net>

<net id="712"><net_src comp="694" pin="2"/><net_sink comp="709" pin=0"/></net>

<net id="718"><net_src comp="74" pin="0"/><net_sink comp="713" pin=0"/></net>

<net id="719"><net_src comp="709" pin="1"/><net_sink comp="713" pin=1"/></net>

<net id="720"><net_src comp="72" pin="0"/><net_sink comp="713" pin=2"/></net>

<net id="724"><net_src comp="713" pin="3"/><net_sink comp="721" pin=0"/></net>

<net id="730"><net_src comp="76" pin="0"/><net_sink comp="725" pin=0"/></net>

<net id="731"><net_src comp="709" pin="1"/><net_sink comp="725" pin=1"/></net>

<net id="732"><net_src comp="70" pin="0"/><net_sink comp="725" pin=2"/></net>

<net id="736"><net_src comp="725" pin="3"/><net_sink comp="733" pin=0"/></net>

<net id="741"><net_src comp="721" pin="1"/><net_sink comp="737" pin=0"/></net>

<net id="742"><net_src comp="733" pin="1"/><net_sink comp="737" pin=1"/></net>

<net id="748"><net_src comp="680" pin="2"/><net_sink comp="743" pin=0"/></net>

<net id="749"><net_src comp="737" pin="2"/><net_sink comp="743" pin=1"/></net>

<net id="750"><net_src comp="662" pin="2"/><net_sink comp="743" pin=2"/></net>

<net id="756"><net_src comp="680" pin="2"/><net_sink comp="751" pin=0"/></net>

<net id="757"><net_src comp="694" pin="2"/><net_sink comp="751" pin=1"/></net>

<net id="758"><net_src comp="540" pin="4"/><net_sink comp="751" pin=2"/></net>

<net id="763"><net_src comp="86" pin="0"/><net_sink comp="759" pin=0"/></net>

<net id="764"><net_src comp="686" pin="3"/><net_sink comp="759" pin=1"/></net>

<net id="769"><net_src comp="528" pin="4"/><net_sink comp="765" pin=0"/></net>

<net id="770"><net_src comp="88" pin="0"/><net_sink comp="765" pin=1"/></net>

<net id="789"><net_src comp="779" pin="1"/><net_sink comp="785" pin=0"/></net>

<net id="790"><net_src comp="782" pin="1"/><net_sink comp="785" pin=1"/></net>

<net id="798"><net_src comp="92" pin="0"/><net_sink comp="794" pin=1"/></net>

<net id="807"><net_src comp="799" pin="2"/><net_sink comp="803" pin=0"/></net>

<net id="808"><net_src comp="94" pin="0"/><net_sink comp="803" pin=1"/></net>

<net id="813"><net_src comp="803" pin="2"/><net_sink comp="809" pin=0"/></net>

<net id="814"><net_src comp="799" pin="2"/><net_sink comp="809" pin=1"/></net>

<net id="823"><net_src comp="94" pin="0"/><net_sink comp="819" pin=1"/></net>

<net id="828"><net_src comp="819" pin="2"/><net_sink comp="824" pin=0"/></net>

<net id="834"><net_src comp="824" pin="2"/><net_sink comp="829" pin=1"/></net>

<net id="838"><net_src comp="829" pin="3"/><net_sink comp="835" pin=0"/></net>

<net id="843"><net_src comp="835" pin="1"/><net_sink comp="839" pin=1"/></net>

<net id="847"><net_src comp="839" pin="2"/><net_sink comp="844" pin=0"/></net>

<net id="852"><net_src comp="0" pin="0"/><net_sink comp="848" pin=0"/></net>

<net id="853"><net_src comp="844" pin="1"/><net_sink comp="848" pin=1"/></net>

<net id="860"><net_src comp="96" pin="0"/><net_sink comp="854" pin=0"/></net>

<net id="861"><net_src comp="98" pin="0"/><net_sink comp="854" pin=2"/></net>

<net id="862"><net_src comp="100" pin="0"/><net_sink comp="854" pin=3"/></net>

<net id="867"><net_src comp="765" pin="2"/><net_sink comp="863" pin=0"/></net>

<net id="868"><net_src comp="68" pin="0"/><net_sink comp="863" pin=1"/></net>

<net id="872"><net_src comp="869" pin="1"/><net_sink comp="329" pin=2"/></net>

<net id="873"><net_src comp="869" pin="1"/><net_sink comp="335" pin=2"/></net>

<net id="874"><net_src comp="869" pin="1"/><net_sink comp="341" pin=2"/></net>

<net id="875"><net_src comp="869" pin="1"/><net_sink comp="347" pin=2"/></net>

<net id="876"><net_src comp="869" pin="1"/><net_sink comp="353" pin=2"/></net>

<net id="877"><net_src comp="869" pin="1"/><net_sink comp="359" pin=2"/></net>

<net id="878"><net_src comp="869" pin="1"/><net_sink comp="365" pin=2"/></net>

<net id="879"><net_src comp="869" pin="1"/><net_sink comp="371" pin=2"/></net>

<net id="880"><net_src comp="869" pin="1"/><net_sink comp="377" pin=2"/></net>

<net id="881"><net_src comp="869" pin="1"/><net_sink comp="383" pin=2"/></net>

<net id="882"><net_src comp="869" pin="1"/><net_sink comp="389" pin=2"/></net>

<net id="883"><net_src comp="869" pin="1"/><net_sink comp="395" pin=2"/></net>

<net id="884"><net_src comp="869" pin="1"/><net_sink comp="401" pin=2"/></net>

<net id="885"><net_src comp="869" pin="1"/><net_sink comp="407" pin=2"/></net>

<net id="886"><net_src comp="869" pin="1"/><net_sink comp="413" pin=2"/></net>

<net id="887"><net_src comp="869" pin="1"/><net_sink comp="419" pin=2"/></net>

<net id="892"><net_src comp="562" pin="4"/><net_sink comp="888" pin=0"/></net>

<net id="893"><net_src comp="160" pin="0"/><net_sink comp="888" pin=1"/></net>

<net id="897"><net_src comp="562" pin="4"/><net_sink comp="894" pin=0"/></net>

<net id="898"><net_src comp="894" pin="1"/><net_sink comp="505" pin=2"/></net>

<net id="903"><net_src comp="562" pin="4"/><net_sink comp="899" pin=0"/></net>

<net id="904"><net_src comp="164" pin="0"/><net_sink comp="899" pin=1"/></net>

<net id="909"><net_src comp="573" pin="4"/><net_sink comp="905" pin=0"/></net>

<net id="910"><net_src comp="176" pin="0"/><net_sink comp="905" pin=1"/></net>

<net id="915"><net_src comp="573" pin="4"/><net_sink comp="911" pin=0"/></net>

<net id="916"><net_src comp="160" pin="0"/><net_sink comp="911" pin=1"/></net>

<net id="920"><net_src comp="573" pin="4"/><net_sink comp="917" pin=0"/></net>

<net id="921"><net_src comp="917" pin="1"/><net_sink comp="517" pin=2"/></net>

<net id="926"><net_src comp="791" pin="1"/><net_sink comp="922" pin=0"/></net>

<net id="927"><net_src comp="90" pin="0"/><net_sink comp="922" pin=1"/></net>

<net id="928"><net_src comp="922" pin="2"/><net_sink comp="854" pin=1"/></net>

<net id="932"><net_src comp="298" pin="3"/><net_sink comp="929" pin=0"/></net>

<net id="933"><net_src comp="929" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="937"><net_src comp="306" pin="2"/><net_sink comp="934" pin=0"/></net>

<net id="938"><net_src comp="934" pin="1"/><net_sink comp="629" pin=1"/></net>

<net id="939"><net_src comp="934" pin="1"/><net_sink comp="704" pin=1"/></net>

<net id="943"><net_src comp="311" pin="3"/><net_sink comp="940" pin=0"/></net>

<net id="944"><net_src comp="940" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="948"><net_src comp="306" pin="2"/><net_sink comp="945" pin=0"/></net>

<net id="949"><net_src comp="945" pin="1"/><net_sink comp="799" pin=1"/></net>

<net id="950"><net_src comp="945" pin="1"/><net_sink comp="815" pin=1"/></net>

<net id="954"><net_src comp="320" pin="3"/><net_sink comp="951" pin=0"/></net>

<net id="955"><net_src comp="951" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="959"><net_src comp="615" pin="2"/><net_sink comp="956" pin=0"/></net>

<net id="960"><net_src comp="956" pin="1"/><net_sink comp="282" pin=1"/></net>

<net id="961"><net_src comp="956" pin="1"/><net_sink comp="289" pin=1"/></net>

<net id="965"><net_src comp="621" pin="1"/><net_sink comp="962" pin=0"/></net>

<net id="966"><net_src comp="962" pin="1"/><net_sink comp="839" pin=0"/></net>

<net id="970"><net_src comp="306" pin="2"/><net_sink comp="967" pin=0"/></net>

<net id="971"><net_src comp="967" pin="1"/><net_sink comp="771" pin=1"/></net>

<net id="972"><net_src comp="967" pin="1"/><net_sink comp="775" pin=1"/></net>

<net id="976"><net_src comp="629" pin="2"/><net_sink comp="973" pin=0"/></net>

<net id="977"><net_src comp="973" pin="1"/><net_sink comp="771" pin=0"/></net>

<net id="981"><net_src comp="668" pin="2"/><net_sink comp="978" pin=0"/></net>

<net id="985"><net_src comp="674" pin="2"/><net_sink comp="982" pin=0"/></net>

<net id="986"><net_src comp="982" pin="1"/><net_sink comp="528" pin=2"/></net>

<net id="990"><net_src comp="680" pin="2"/><net_sink comp="987" pin=0"/></net>

<net id="991"><net_src comp="987" pin="1"/><net_sink comp="829" pin=0"/></net>

<net id="995"><net_src comp="686" pin="3"/><net_sink comp="992" pin=0"/></net>

<net id="996"><net_src comp="992" pin="1"/><net_sink comp="782" pin=0"/></net>

<net id="1000"><net_src comp="704" pin="2"/><net_sink comp="997" pin=0"/></net>

<net id="1001"><net_src comp="997" pin="1"/><net_sink comp="775" pin=0"/></net>

<net id="1005"><net_src comp="743" pin="3"/><net_sink comp="1002" pin=0"/></net>

<net id="1006"><net_src comp="1002" pin="1"/><net_sink comp="779" pin=0"/></net>

<net id="1010"><net_src comp="751" pin="3"/><net_sink comp="1007" pin=0"/></net>

<net id="1011"><net_src comp="1007" pin="1"/><net_sink comp="540" pin=2"/></net>

<net id="1015"><net_src comp="759" pin="2"/><net_sink comp="1012" pin=0"/></net>

<net id="1016"><net_src comp="1012" pin="1"/><net_sink comp="551" pin=2"/></net>

<net id="1020"><net_src comp="785" pin="2"/><net_sink comp="1017" pin=0"/></net>

<net id="1021"><net_src comp="1017" pin="1"/><net_sink comp="791" pin=0"/></net>

<net id="1022"><net_src comp="1017" pin="1"/><net_sink comp="794" pin=0"/></net>

<net id="1026"><net_src comp="771" pin="2"/><net_sink comp="1023" pin=0"/></net>

<net id="1027"><net_src comp="1023" pin="1"/><net_sink comp="799" pin=0"/></net>

<net id="1031"><net_src comp="775" pin="2"/><net_sink comp="1028" pin=0"/></net>

<net id="1032"><net_src comp="1028" pin="1"/><net_sink comp="815" pin=0"/></net>

<net id="1036"><net_src comp="791" pin="1"/><net_sink comp="1033" pin=0"/></net>

<net id="1037"><net_src comp="1033" pin="1"/><net_sink comp="922" pin=0"/></net>

<net id="1041"><net_src comp="809" pin="2"/><net_sink comp="1038" pin=0"/></net>

<net id="1042"><net_src comp="1038" pin="1"/><net_sink comp="829" pin=2"/></net>

<net id="1046"><net_src comp="815" pin="2"/><net_sink comp="1043" pin=0"/></net>

<net id="1047"><net_src comp="1043" pin="1"/><net_sink comp="819" pin=0"/></net>

<net id="1048"><net_src comp="1043" pin="1"/><net_sink comp="824" pin=1"/></net>

<net id="1052"><net_src comp="848" pin="2"/><net_sink comp="1049" pin=0"/></net>

<net id="1053"><net_src comp="1049" pin="1"/><net_sink comp="270" pin=1"/></net>

<net id="1054"><net_src comp="1049" pin="1"/><net_sink comp="277" pin=1"/></net>

<net id="1058"><net_src comp="854" pin="4"/><net_sink comp="1055" pin=0"/></net>

<net id="1062"><net_src comp="863" pin="2"/><net_sink comp="1059" pin=0"/></net>

<net id="1066"><net_src comp="277" pin="2"/><net_sink comp="1063" pin=0"/></net>

<net id="1067"><net_src comp="1063" pin="1"/><net_sink comp="425" pin=1"/></net>

<net id="1068"><net_src comp="1063" pin="1"/><net_sink comp="430" pin=1"/></net>

<net id="1069"><net_src comp="1063" pin="1"/><net_sink comp="435" pin=1"/></net>

<net id="1070"><net_src comp="1063" pin="1"/><net_sink comp="440" pin=1"/></net>

<net id="1071"><net_src comp="1063" pin="1"/><net_sink comp="445" pin=1"/></net>

<net id="1072"><net_src comp="1063" pin="1"/><net_sink comp="450" pin=1"/></net>

<net id="1073"><net_src comp="1063" pin="1"/><net_sink comp="455" pin=1"/></net>

<net id="1074"><net_src comp="1063" pin="1"/><net_sink comp="460" pin=1"/></net>

<net id="1075"><net_src comp="1063" pin="1"/><net_sink comp="465" pin=1"/></net>

<net id="1076"><net_src comp="1063" pin="1"/><net_sink comp="470" pin=1"/></net>

<net id="1077"><net_src comp="1063" pin="1"/><net_sink comp="475" pin=1"/></net>

<net id="1078"><net_src comp="1063" pin="1"/><net_sink comp="480" pin=1"/></net>

<net id="1079"><net_src comp="1063" pin="1"/><net_sink comp="485" pin=1"/></net>

<net id="1080"><net_src comp="1063" pin="1"/><net_sink comp="490" pin=1"/></net>

<net id="1081"><net_src comp="1063" pin="1"/><net_sink comp="495" pin=1"/></net>

<net id="1082"><net_src comp="1063" pin="1"/><net_sink comp="500" pin=1"/></net>

<net id="1086"><net_src comp="794" pin="2"/><net_sink comp="1083" pin=0"/></net>

<net id="1087"><net_src comp="1083" pin="1"/><net_sink comp="869" pin=0"/></net>

<net id="1091"><net_src comp="888" pin="2"/><net_sink comp="1088" pin=0"/></net>

<net id="1092"><net_src comp="1088" pin="1"/><net_sink comp="562" pin=0"/></net>

<net id="1099"><net_src comp="905" pin="2"/><net_sink comp="1096" pin=0"/></net>

<net id="1103"><net_src comp="911" pin="2"/><net_sink comp="1100" pin=0"/></net>

<net id="1104"><net_src comp="1100" pin="1"/><net_sink comp="573" pin=2"/></net>

<net id="1108"><net_src comp="517" pin="3"/><net_sink comp="1105" pin=0"/></net>

<net id="1109"><net_src comp="1105" pin="1"/><net_sink comp="511" pin=0"/></net>

<net id="1113"><net_src comp="511" pin="2"/><net_sink comp="1110" pin=0"/></net>

<net id="1114"><net_src comp="1110" pin="1"/><net_sink comp="289" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: FEATURE | {32 35 36 37 38 39 40 }
 - Input state : 
	Port: color_hist : INPUT_IMAGE | {20 21 22 23 24 25 26 27 }
	Port: color_hist : specs | {1 2 3 4 }
	Port: color_hist : imageptr | {4 }
	Port: color_hist : feature_r | {4 }
  - Chain level:
	State 1
		y : 1
	State 2
		x : 1
	State 3
		original_width : 1
	State 4
		tmp_3 : 1
		FEATURE_addr : 2
	State 5
		i_cast7 : 1
		tmp : 2
		tmp_10 : 1
		p_shl3 : 2
		p_shl3_cast : 3
		p_shl4 : 2
		p_shl4_cast : 3
		tmp_8 : 4
		exitcond_flatten : 1
		indvar_flatten_next : 1
		exitcond : 1
		indvar_mid2 : 2
		i_s : 1
		i_cast7_mid1 : 2
		tmp_mid1 : 3
		tmp_14 : 2
		p_shl3_mid1 : 3
		p_shl3_cast_mid1 : 4
		p_shl4_mid1 : 3
		p_shl4_cast_mid1 : 4
		tmp_8_mid1 : 5
		tmp_8_cast_cast_mid2_1 : 6
		i_mid2 : 2
		indvar_next : 3
		tmp_15 : 1
	State 6
		tmp_9 : 1
	State 7
	State 8
	State 9
	State 10
		mul : 1
	State 11
		tmp_7 : 1
		offset : 1
	State 12
		tmp_13 : 1
		tmp_3_mid2_cast : 2
		imageptr2_sum : 3
		imageptr2_sum_cast : 4
		INPUT_IMAGE_addr : 5
		tmp_t : 1
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
		tmp_16 : 1
		StgValue_168 : 2
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
		image_buffer_0_addr : 1
		image_buffer_1_addr : 1
		image_buffer_2_addr : 1
		image_buffer_3_addr : 1
		image_buffer_4_addr : 1
		image_buffer_5_addr : 1
		image_buffer_6_addr : 1
		image_buffer_7_addr : 1
		image_buffer_8_addr : 1
		image_buffer_9_addr : 1
		image_buffer_10_add : 1
		image_buffer_11_add : 1
		image_buffer_12_add : 1
		image_buffer_13_add : 1
		image_buffer_14_add : 1
		image_buffer_15_add : 1
		StgValue_225 : 2
		StgValue_226 : 2
		StgValue_227 : 2
		StgValue_228 : 2
		StgValue_229 : 2
		StgValue_230 : 2
		StgValue_231 : 2
		StgValue_232 : 2
		StgValue_233 : 2
		StgValue_234 : 2
		StgValue_235 : 2
		StgValue_236 : 2
		StgValue_237 : 2
		StgValue_238 : 2
		StgValue_239 : 2
		StgValue_240 : 2
		burstread_rend : 1
	State 29
	State 30
		indvarinc : 1
		tmp_4 : 1
		rst_addr : 2
		StgValue_248 : 3
		tmp_5 : 1
		StgValue_252 : 2
	State 31
	State 32
	State 33
		exitcond2 : 1
		indvar_next9 : 1
		StgValue_260 : 2
		tmp_11 : 1
		rst_addr_1 : 2
		rst_load : 3
	State 34
	State 35
		burstwrite_rend : 1
	State 36
	State 37
	State 38
	State 39
	State 40


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|---------|---------|
| Operation|          Functional Unit         |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|---------|---------|
|   urem   |            grp_fu_765            |    0    |    0    |   345   |   247   |
|          |            grp_fu_794            |    0    |    0    |   519   |   391   |
|----------|----------------------------------|---------|---------|---------|---------|
|   call   |       grp_calc_hist_fu_580       |    0    | 32.6702 |   315   |   899   |
|----------|----------------------------------|---------|---------|---------|---------|
|          |            grp_fu_771            |    4    |    0    |   215   |    1    |
|    mul   |            grp_fu_775            |    4    |    0    |   215   |    1    |
|          |            grp_fu_922            |    1    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|
|          |            tmp_fu_629            |    0    |    0    |    0    |    39   |
|          |    indvar_flatten_next_fu_674    |    0    |    0    |    0    |    18   |
|          |            i_s_fu_694            |    0    |    0    |    0    |    15   |
|          |          tmp_mid1_fu_704         |    0    |    0    |    0    |    39   |
|          |        indvar_next_fu_759        |    0    |    0    |    0    |    15   |
|    add   |           tmp_9_fu_785           |    0    |    0    |    0    |    19   |
|          |           tmp_2_fu_799           |    0    |    0    |    0    |    39   |
|          |         tmp_2_mid1_fu_815        |    0    |    0    |    0    |    39   |
|          |       imageptr2_sum_fu_839       |    0    |    0    |    0    |    39   |
|          |         indvarinc_fu_888         |    0    |    0    |    0    |    15   |
|          |        indvar_next9_fu_911       |    0    |    0    |    0    |    15   |
|----------|----------------------------------|---------|---------|---------|---------|
|          |           tmp_8_fu_662           |    0    |    0    |    0    |    18   |
|    sub   |         tmp_8_mid1_fu_737        |    0    |    0    |    0    |    18   |
|          |           offset_fu_809          |    0    |    0    |    0    |    39   |
|          |        offset_mid1_fu_824        |    0    |    0    |    0    |    39   |
|----------|----------------------------------|---------|---------|---------|---------|
|          |      exitcond_flatten_fu_668     |    0    |    0    |    0    |    13   |
|          |          exitcond_fu_680         |    0    |    0    |    0    |    11   |
|   icmp   |           tmp_16_fu_863          |    0    |    0    |    0    |    11   |
|          |           tmp_5_fu_899           |    0    |    0    |    0    |    11   |
|          |         exitcond2_fu_905         |    0    |    0    |    0    |    11   |
|----------|----------------------------------|---------|---------|---------|---------|
|          |        indvar_mid2_fu_686        |    0    |    0    |    0    |    7    |
|  select  |   tmp_8_cast_cast_mid2_1_fu_743  |    0    |    0    |    0    |    12   |
|          |           i_mid2_fu_751          |    0    |    0    |    0    |    5    |
|          |           tmp_13_fu_829          |    0    |    0    |    0    |    32   |
|----------|----------------------------------|---------|---------|---------|---------|
|          |     feature_read_read_fu_258     |    0    |    0    |    0    |    0    |
|   read   |     imageptr_read_read_fu_264    |    0    |    0    |    0    |    0    |
|          | INPUT_IMAGE_addr_rea_read_fu_277 |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|
|  readreq |        grp_readreq_fu_270        |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|
| writeresp|       grp_writeresp_fu_282       |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|
|   write  |     StgValue_269_write_fu_289    |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|
|partselect|          feature3_fu_601         |    0    |    0    |    0    |    0    |
|          |           tmp_t_fu_854           |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|
|          |           tmp_3_fu_611           |    0    |    0    |    0    |    0    |
|          |          i_cast7_fu_625          |    0    |    0    |    0    |    0    |
|          |        p_shl3_cast_fu_646        |    0    |    0    |    0    |    0    |
|          |        p_shl4_cast_fu_658        |    0    |    0    |    0    |    0    |
|          |        i_cast7_mid1_fu_700       |    0    |    0    |    0    |    0    |
|   zext   |      p_shl3_cast_mid1_fu_721     |    0    |    0    |    0    |    0    |
|          |      p_shl4_cast_mid1_fu_733     |    0    |    0    |    0    |    0    |
|          |     indvar_cast4_cast_fu_782     |    0    |    0    |    0    |    0    |
|          |         zext_cast_fu_791         |    0    |    0    |    0    |    0    |
|          |           tmp_s_fu_869           |    0    |    0    |    0    |    0    |
|          |           tmp_4_fu_894           |    0    |    0    |    0    |    0    |
|          |           tmp_11_fu_917          |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|
|          |        tmp_10_cast_fu_621        |    0    |    0    |    0    |    0    |
|   sext   |    tmp_8_cast_cast_mid2_fu_779   |    0    |    0    |    0    |    0    |
|          |      tmp_3_mid2_cast_fu_835      |    0    |    0    |    0    |    0    |
|          |     imageptr2_sum_cast_fu_844    |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|
|   trunc  |           tmp_10_fu_634          |    0    |    0    |    0    |    0    |
|          |           tmp_14_fu_709          |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|
|          |           p_shl3_fu_638          |    0    |    0    |    0    |    0    |
|bitconcatenate|           p_shl4_fu_650          |    0    |    0    |    0    |    0    |
|          |        p_shl3_mid1_fu_713        |    0    |    0    |    0    |    0    |
|          |        p_shl4_mid1_fu_725        |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|
|    shl   |           tmp_7_fu_803           |    0    |    0    |    0    |    0    |
|          |           tmp_12_fu_819          |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|
|   Total  |                                  |    9    | 32.6702 |   1609  |   2058  |
|----------|----------------------------------|---------|---------|---------|---------|

Memories:
+---------------+--------+--------+--------+
|               |  BRAM  |   FF   |   LUT  |
+---------------+--------+--------+--------+
| image_buffer_0|    0   |   16   |   12   |
| image_buffer_1|    0   |   16   |   12   |
|image_buffer_10|    0   |   16   |   12   |
|image_buffer_11|    0   |   16   |   12   |
|image_buffer_12|    0   |   16   |   12   |
|image_buffer_13|    0   |   16   |   12   |
|image_buffer_14|    0   |   16   |   12   |
|image_buffer_15|    0   |   16   |   12   |
| image_buffer_2|    0   |   16   |   12   |
| image_buffer_3|    0   |   16   |   12   |
| image_buffer_4|    0   |   16   |   12   |
| image_buffer_5|    0   |   16   |   12   |
| image_buffer_6|    0   |   16   |   12   |
| image_buffer_7|    0   |   16   |   12   |
| image_buffer_8|    0   |   16   |   12   |
| image_buffer_9|    0   |   16   |   12   |
|      rst      |    1   |    0   |    0   |
+---------------+--------+--------+--------+
|     Total     |    1   |   256  |   192  |
+---------------+--------+--------+--------+

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|      FEATURE_addr_reg_956     |   16   |
| INPUT_IMAGE_addr_rea_reg_1063 |    8   |
|   INPUT_IMAGE_addr_reg_1049   |    8   |
|       exitcond2_reg_1096      |    1   |
|    exitcond_flatten_reg_978   |    1   |
|        exitcond_reg_987       |    1   |
|        i_mid2_reg_1007        |    5   |
|           i_reg_536           |    5   |
|        indvar8_reg_569        |    6   |
|  indvar_flatten_next_reg_982  |   11   |
|     indvar_flatten_reg_524    |   11   |
|      indvar_mid2_reg_992      |    7   |
|     indvar_next9_reg_1100     |    6   |
|      indvar_next_reg_1012     |    7   |
|         indvar_reg_547        |    7   |
|       indvarinc_reg_1088      |    6   |
|         invdar_reg_558        |    6   |
|        offset_reg_1038        |   32   |
|     original_width_reg_967    |   32   |
|      rst_addr_1_reg_1105      |    6   |
|       rst_load_reg_1110       |   16   |
|      specs_addr_1_reg_940     |    2   |
|      specs_addr_2_reg_951     |    2   |
|       specs_addr_reg_929      |    2   |
|      tmp_10_cast_reg_962      |   33   |
|        tmp_16_reg_1059        |    1   |
|      tmp_1_mid1_reg_1028      |   32   |
|         tmp_1_reg_1023        |   32   |
|      tmp_2_mid1_reg_1043      |   32   |
|         tmp_6_reg_1083        |   14   |
|tmp_8_cast_cast_mid2_1_reg_1002|   12   |
|         tmp_9_reg_1017        |   14   |
|        tmp_mid1_reg_997       |   32   |
|          tmp_reg_973          |   32   |
|         tmp_t_reg_1055        |    4   |
|           x_reg_945           |   32   |
|           y_reg_934           |   32   |
|       zext_cast_reg_1033      |   30   |
+-------------------------------+--------+
|             Total             |   536  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------------|------|------|------|--------||---------||---------|
|          Comp          |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------|------|------|------|--------||---------||---------|
|  grp_writeresp_fu_282  |  p0  |   2  |   1  |    2   |
|    grp_access_fu_306   |  p0  |   6  |   2  |   12   ||    33   |
|    grp_access_fu_511   |  p0  |   3  |   6  |   18   ||    15   |
| indvar_flatten_reg_524 |  p0  |   2  |  11  |   22   ||    9    |
|       grp_fu_922       |  p0  |   2  |  14  |   28   ||    9    |
|------------------------|------|------|------|--------||---------||---------|
|          Total         |      |      |      |   82   || 9.07375 ||    66   |
|------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    9   |   32   |  1609  |  2058  |
|   Memory  |    1   |    -   |    -   |   256  |   192  |
|Multiplexer|    -   |    -   |    9   |    -   |   66   |
|  Register |    -   |    -   |    -   |   536  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    1   |    9   |   41   |  2401  |  2316  |
+-----------+--------+--------+--------+--------+--------+
