Release 14.6 - xst P.68d (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/synthesis/xst_temp_dir/


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> 

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "system_led_pwm_0_wrapper_xst.prj"
Verilog Include Directory          : {"/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/pcores/" "/home/vens/classes/Fall2014/cpre488/labs/final/Final/repository/ProcessorIPLib/pcores/" "/remote/Xilinx/14.6/EDK/hw/XilinxBFMinterface/pcores/" "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/" }

---- Target Parameters
Target Device                      : xc7z020clg484-1
Output File Name                   : "../implementation/system_led_pwm_0_wrapper.ngc"

---- Source Options
Top Module Name                    : system_led_pwm_0_wrapper

---- Target Options
Add IO Buffers                     : NO

---- General Options
Optimization Goal                  : speed
Netlist Hierarchy                  : as_optimized
Optimization Effort                : 1
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {../implementation}

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family.vhd" into library proc_common_v3_00_a
Parsing package <family>.
Parsing package body <family>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family_support.vhd" into library proc_common_v3_00_a
Parsing package <family_support>.
Parsing package body <family_support>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/coregen_comp_defs.vhd" into library proc_common_v3_00_a
Parsing package <coregen_comp_defs>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/common_types_pkg.vhd" into library proc_common_v3_00_a
Parsing package <Common_Types>.
Parsing package body <Common_Types>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/proc_common_pkg.vhd" into library proc_common_v3_00_a
Parsing package <proc_common_pkg>.
Parsing package body <proc_common_pkg>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/conv_funs_pkg.vhd" into library proc_common_v3_00_a
Parsing package <conv_funs_pkg>.
Parsing package body <conv_funs_pkg>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_pkg.vhd" into library proc_common_v3_00_a
Parsing package <ipif_pkg>.
Parsing package body <ipif_pkg>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" into library proc_common_v3_00_a
Parsing entity <async_fifo_fg>.
Parsing architecture <implementation> of entity <async_fifo_fg>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" into library proc_common_v3_00_a
Parsing entity <sync_fifo_fg>.
Parsing architecture <implementation> of entity <sync_fifo_fg>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/basic_sfifo_fg.vhd" into library proc_common_v3_00_a
Parsing entity <basic_sfifo_fg>.
Parsing architecture <implementation> of entity <basic_sfifo_fg>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/blk_mem_gen_wrapper.vhd" into library proc_common_v3_00_a
Parsing entity <blk_mem_gen_wrapper>.
Parsing architecture <implementation> of entity <blk_mem_gen_wrapper>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/addsub.vhd" into library proc_common_v3_00_a
Parsing entity <addsub>.
Parsing architecture <imp> of entity <addsub>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_bit.vhd" into library proc_common_v3_00_a
Parsing entity <counter_bit>.
Parsing architecture <imp> of entity <counter_bit>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter.vhd" into library proc_common_v3_00_a
Parsing entity <Counter>.
Parsing architecture <imp> of entity <counter>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/direct_path_cntr.vhd" into library proc_common_v3_00_a
Parsing entity <direct_path_cntr>.
Parsing architecture <imp> of entity <direct_path_cntr>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/direct_path_cntr_ai.vhd" into library proc_common_v3_00_a
Parsing entity <direct_path_cntr_ai>.
Parsing architecture <imp> of entity <direct_path_cntr_ai>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/down_counter.vhd" into library proc_common_v3_00_a
Parsing entity <down_counter>.
Parsing architecture <simulation> of entity <down_counter>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/eval_timer.vhd" into library proc_common_v3_00_a
Parsing entity <eval_timer>.
Parsing architecture <imp> of entity <eval_timer>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/inferred_lut4.vhd" into library proc_common_v3_00_a
Parsing entity <inferred_lut4>.
Parsing architecture <implementation> of entity <inferred_lut4>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_steer.vhd" into library proc_common_v3_00_a
Parsing entity <IPIF_Steer>.
Parsing architecture <IMP> of entity <ipif_steer>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_steer128.vhd" into library proc_common_v3_00_a
Parsing entity <ipif_steer128>.
Parsing architecture <IMP> of entity <ipif_steer128>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_mirror128.vhd" into library proc_common_v3_00_a
Parsing entity <ipif_mirror128>.
Parsing architecture <IMP> of entity <ipif_mirror128>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" into library proc_common_v3_00_a
Parsing entity <ld_arith_reg>.
Parsing architecture <imp> of entity <ld_arith_reg>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg2.vhd" into library proc_common_v3_00_a
Parsing entity <ld_arith_reg2>.
Parsing architecture <imp> of entity <ld_arith_reg2>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot.vhd" into library proc_common_v3_00_a
Parsing entity <mux_onehot>.
Parsing architecture <imp> of entity <mux_onehot>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_bits.vhd" into library proc_common_v3_00_a
Parsing entity <or_bits>.
Parsing architecture <implementation> of entity <or_bits>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy.vhd" into library proc_common_v3_00_a
Parsing entity <or_muxcy>.
Parsing architecture <implementation> of entity <or_muxcy>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate.vhd" into library proc_common_v3_00_a
Parsing entity <or_gate>.
Parsing architecture <imp> of entity <or_gate>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate128.vhd" into library proc_common_v3_00_a
Parsing entity <or_gate128>.
Parsing architecture <imp> of entity <or_gate128>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_adder_bit.vhd" into library proc_common_v3_00_a
Parsing entity <pf_adder_bit>.
Parsing architecture <implementation> of entity <pf_adder_bit>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_adder.vhd" into library proc_common_v3_00_a
Parsing entity <pf_adder>.
Parsing architecture <implementation> of entity <pf_adder>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_bit.vhd" into library proc_common_v3_00_a
Parsing entity <pf_counter_bit>.
Parsing architecture <implementation> of entity <pf_counter_bit>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter.vhd" into library proc_common_v3_00_a
Parsing entity <pf_counter>.
Parsing architecture <implementation> of entity <pf_counter>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_top.vhd" into library proc_common_v3_00_a
Parsing entity <pf_counter_top>.
Parsing architecture <implementation> of entity <pf_counter_top>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter.vhd" into library proc_common_v3_00_a
Parsing entity <pf_occ_counter>.
Parsing architecture <implementation> of entity <pf_occ_counter>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter_top.vhd" into library proc_common_v3_00_a
Parsing entity <pf_occ_counter_top>.
Parsing architecture <implementation> of entity <pf_occ_counter_top>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_dpram_select.vhd" into library proc_common_v3_00_a
Parsing entity <pf_dpram_select>.
Parsing architecture <implementation> of entity <pf_dpram_select>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect.vhd" into library proc_common_v3_00_a
Parsing entity <pselect>.
Parsing architecture <imp> of entity <pselect>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_mask.vhd" into library proc_common_v3_00_a
Parsing entity <pselect_mask>.
Parsing architecture <imp> of entity <pselect_mask>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl16_fifo.vhd" into library proc_common_v3_00_a
Parsing entity <srl16_fifo>.
Parsing architecture <implementation> of entity <srl16_fifo>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo.vhd" into library proc_common_v3_00_a
Parsing entity <SRL_FIFO>.
Parsing architecture <IMP> of entity <srl_fifo>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo2.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo2>.
Parsing architecture <imp> of entity <srl_fifo2>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo3.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo3>.
Parsing architecture <imp> of entity <srl_fifo3>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo_rbu>.
Parsing architecture <imp> of entity <srl_fifo_rbu>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/valid_be.vhd" into library proc_common_v3_00_a
Parsing entity <valid_be>.
Parsing architecture <implementation> of entity <valid_be>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_with_enable_f.vhd" into library proc_common_v3_00_a
Parsing entity <or_with_enable_f>.
Parsing architecture <implementation> of entity <or_with_enable_f>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/muxf_struct_f.vhd" into library proc_common_v3_00_a
Parsing entity <muxf_struct>.
Parsing architecture <imp> of entity <muxf_struct>.
Parsing entity <muxf_struct_f>.
Parsing architecture <imp> of entity <muxf_struct_f>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" into library proc_common_v3_00_a
Parsing entity <cntr_incr_decr_addn_f>.
Parsing architecture <imp> of entity <cntr_incr_decr_addn_f>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" into library proc_common_v3_00_a
Parsing entity <dynshreg_f>.
Parsing architecture <behavioral> of entity <dynshreg_f>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_i_f.vhd" into library proc_common_v3_00_a
Parsing entity <dynshreg_i_f>.
Parsing architecture <behavioral> of entity <dynshreg_i_f>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot_f.vhd" into library proc_common_v3_00_a
Parsing entity <mux_onehot_f>.
Parsing architecture <imp> of entity <mux_onehot_f>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu_f.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo_rbu_f>.
Parsing architecture <imp> of entity <srl_fifo_rbu_f>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo_f>.
Parsing architecture <imp> of entity <srl_fifo_f>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/compare_vectors_f.vhd" into library proc_common_v3_00_a
Parsing entity <compare_vectors_f>.
Parsing architecture <imp> of entity <compare_vectors_f>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd" into library proc_common_v3_00_a
Parsing entity <pselect_f>.
Parsing architecture <imp> of entity <pselect_f>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_f.vhd" into library proc_common_v3_00_a
Parsing entity <counter_f>.
Parsing architecture <imp> of entity <counter_f>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy_f.vhd" into library proc_common_v3_00_a
Parsing entity <or_muxcy_f>.
Parsing architecture <implementation> of entity <or_muxcy_f>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate_f.vhd" into library proc_common_v3_00_a
Parsing entity <or_gate_f>.
Parsing architecture <imp> of entity <or_gate_f>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/soft_reset.vhd" into library proc_common_v3_00_a
Parsing entity <soft_reset>.
Parsing architecture <implementation> of entity <soft_reset>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family.vhd" into library proc_common_v3_00_a
Parsing package <family>.
Parsing package body <family>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family_support.vhd" into library proc_common_v3_00_a
Parsing package <family_support>.
Parsing package body <family_support>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/coregen_comp_defs.vhd" into library proc_common_v3_00_a
Parsing package <coregen_comp_defs>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/common_types_pkg.vhd" into library proc_common_v3_00_a
Parsing package <Common_Types>.
Parsing package body <Common_Types>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/proc_common_pkg.vhd" into library proc_common_v3_00_a
Parsing package <proc_common_pkg>.
Parsing package body <proc_common_pkg>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/conv_funs_pkg.vhd" into library proc_common_v3_00_a
Parsing package <conv_funs_pkg>.
Parsing package body <conv_funs_pkg>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_pkg.vhd" into library proc_common_v3_00_a
Parsing package <ipif_pkg>.
Parsing package body <ipif_pkg>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" into library proc_common_v3_00_a
Parsing entity <async_fifo_fg>.
Parsing architecture <implementation> of entity <async_fifo_fg>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" into library proc_common_v3_00_a
Parsing entity <sync_fifo_fg>.
Parsing architecture <implementation> of entity <sync_fifo_fg>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/basic_sfifo_fg.vhd" into library proc_common_v3_00_a
Parsing entity <basic_sfifo_fg>.
Parsing architecture <implementation> of entity <basic_sfifo_fg>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/blk_mem_gen_wrapper.vhd" into library proc_common_v3_00_a
Parsing entity <blk_mem_gen_wrapper>.
Parsing architecture <implementation> of entity <blk_mem_gen_wrapper>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/addsub.vhd" into library proc_common_v3_00_a
Parsing entity <addsub>.
Parsing architecture <imp> of entity <addsub>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_bit.vhd" into library proc_common_v3_00_a
Parsing entity <counter_bit>.
Parsing architecture <imp> of entity <counter_bit>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter.vhd" into library proc_common_v3_00_a
Parsing entity <Counter>.
Parsing architecture <imp> of entity <counter>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/direct_path_cntr.vhd" into library proc_common_v3_00_a
Parsing entity <direct_path_cntr>.
Parsing architecture <imp> of entity <direct_path_cntr>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/direct_path_cntr_ai.vhd" into library proc_common_v3_00_a
Parsing entity <direct_path_cntr_ai>.
Parsing architecture <imp> of entity <direct_path_cntr_ai>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/down_counter.vhd" into library proc_common_v3_00_a
Parsing entity <down_counter>.
Parsing architecture <simulation> of entity <down_counter>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/eval_timer.vhd" into library proc_common_v3_00_a
Parsing entity <eval_timer>.
Parsing architecture <imp> of entity <eval_timer>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/inferred_lut4.vhd" into library proc_common_v3_00_a
Parsing entity <inferred_lut4>.
Parsing architecture <implementation> of entity <inferred_lut4>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_steer.vhd" into library proc_common_v3_00_a
Parsing entity <IPIF_Steer>.
Parsing architecture <IMP> of entity <ipif_steer>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_steer128.vhd" into library proc_common_v3_00_a
Parsing entity <ipif_steer128>.
Parsing architecture <IMP> of entity <ipif_steer128>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_mirror128.vhd" into library proc_common_v3_00_a
Parsing entity <ipif_mirror128>.
Parsing architecture <IMP> of entity <ipif_mirror128>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" into library proc_common_v3_00_a
Parsing entity <ld_arith_reg>.
Parsing architecture <imp> of entity <ld_arith_reg>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg2.vhd" into library proc_common_v3_00_a
Parsing entity <ld_arith_reg2>.
Parsing architecture <imp> of entity <ld_arith_reg2>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot.vhd" into library proc_common_v3_00_a
Parsing entity <mux_onehot>.
Parsing architecture <imp> of entity <mux_onehot>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_bits.vhd" into library proc_common_v3_00_a
Parsing entity <or_bits>.
Parsing architecture <implementation> of entity <or_bits>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy.vhd" into library proc_common_v3_00_a
Parsing entity <or_muxcy>.
Parsing architecture <implementation> of entity <or_muxcy>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate.vhd" into library proc_common_v3_00_a
Parsing entity <or_gate>.
Parsing architecture <imp> of entity <or_gate>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate128.vhd" into library proc_common_v3_00_a
Parsing entity <or_gate128>.
Parsing architecture <imp> of entity <or_gate128>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_adder_bit.vhd" into library proc_common_v3_00_a
Parsing entity <pf_adder_bit>.
Parsing architecture <implementation> of entity <pf_adder_bit>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_adder.vhd" into library proc_common_v3_00_a
Parsing entity <pf_adder>.
Parsing architecture <implementation> of entity <pf_adder>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_bit.vhd" into library proc_common_v3_00_a
Parsing entity <pf_counter_bit>.
Parsing architecture <implementation> of entity <pf_counter_bit>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter.vhd" into library proc_common_v3_00_a
Parsing entity <pf_counter>.
Parsing architecture <implementation> of entity <pf_counter>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_top.vhd" into library proc_common_v3_00_a
Parsing entity <pf_counter_top>.
Parsing architecture <implementation> of entity <pf_counter_top>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter.vhd" into library proc_common_v3_00_a
Parsing entity <pf_occ_counter>.
Parsing architecture <implementation> of entity <pf_occ_counter>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter_top.vhd" into library proc_common_v3_00_a
Parsing entity <pf_occ_counter_top>.
Parsing architecture <implementation> of entity <pf_occ_counter_top>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_dpram_select.vhd" into library proc_common_v3_00_a
Parsing entity <pf_dpram_select>.
Parsing architecture <implementation> of entity <pf_dpram_select>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect.vhd" into library proc_common_v3_00_a
Parsing entity <pselect>.
Parsing architecture <imp> of entity <pselect>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_mask.vhd" into library proc_common_v3_00_a
Parsing entity <pselect_mask>.
Parsing architecture <imp> of entity <pselect_mask>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl16_fifo.vhd" into library proc_common_v3_00_a
Parsing entity <srl16_fifo>.
Parsing architecture <implementation> of entity <srl16_fifo>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo.vhd" into library proc_common_v3_00_a
Parsing entity <SRL_FIFO>.
Parsing architecture <IMP> of entity <srl_fifo>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo2.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo2>.
Parsing architecture <imp> of entity <srl_fifo2>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo3.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo3>.
Parsing architecture <imp> of entity <srl_fifo3>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo_rbu>.
Parsing architecture <imp> of entity <srl_fifo_rbu>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/valid_be.vhd" into library proc_common_v3_00_a
Parsing entity <valid_be>.
Parsing architecture <implementation> of entity <valid_be>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_with_enable_f.vhd" into library proc_common_v3_00_a
Parsing entity <or_with_enable_f>.
Parsing architecture <implementation> of entity <or_with_enable_f>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/muxf_struct_f.vhd" into library proc_common_v3_00_a
Parsing entity <muxf_struct>.
Parsing architecture <imp> of entity <muxf_struct>.
Parsing entity <muxf_struct_f>.
Parsing architecture <imp> of entity <muxf_struct_f>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" into library proc_common_v3_00_a
Parsing entity <cntr_incr_decr_addn_f>.
Parsing architecture <imp> of entity <cntr_incr_decr_addn_f>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" into library proc_common_v3_00_a
Parsing entity <dynshreg_f>.
Parsing architecture <behavioral> of entity <dynshreg_f>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_i_f.vhd" into library proc_common_v3_00_a
Parsing entity <dynshreg_i_f>.
Parsing architecture <behavioral> of entity <dynshreg_i_f>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot_f.vhd" into library proc_common_v3_00_a
Parsing entity <mux_onehot_f>.
Parsing architecture <imp> of entity <mux_onehot_f>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu_f.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo_rbu_f>.
Parsing architecture <imp> of entity <srl_fifo_rbu_f>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo_f>.
Parsing architecture <imp> of entity <srl_fifo_f>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/compare_vectors_f.vhd" into library proc_common_v3_00_a
Parsing entity <compare_vectors_f>.
Parsing architecture <imp> of entity <compare_vectors_f>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd" into library proc_common_v3_00_a
Parsing entity <pselect_f>.
Parsing architecture <imp> of entity <pselect_f>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_f.vhd" into library proc_common_v3_00_a
Parsing entity <counter_f>.
Parsing architecture <imp> of entity <counter_f>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy_f.vhd" into library proc_common_v3_00_a
Parsing entity <or_muxcy_f>.
Parsing architecture <implementation> of entity <or_muxcy_f>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate_f.vhd" into library proc_common_v3_00_a
Parsing entity <or_gate_f>.
Parsing architecture <imp> of entity <or_gate_f>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/soft_reset.vhd" into library proc_common_v3_00_a
Parsing entity <soft_reset>.
Parsing architecture <implementation> of entity <soft_reset>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/address_decoder.vhd" into library axi_lite_ipif_v1_01_a
Parsing entity <address_decoder>.
Parsing architecture <IMP> of entity <address_decoder>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/slave_attachment.vhd" into library axi_lite_ipif_v1_01_a
Parsing entity <slave_attachment>.
Parsing architecture <imp> of entity <slave_attachment>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/axi_lite_ipif.vhd" into library axi_lite_ipif_v1_01_a
Parsing entity <axi_lite_ipif>.
Parsing architecture <imp> of entity <axi_lite_ipif>.
Parsing VHDL file "/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/pcores/led_pwm_v1_00_a/hdl/vhdl/user_logic.vhd" into library led_pwm_v1_00_a
Parsing entity <user_logic>.
Parsing architecture <IMP> of entity <user_logic>.
Parsing VHDL file "/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/pcores/led_pwm_v1_00_a/hdl/vhdl/led_pwm.vhd" into library led_pwm_v1_00_a
Parsing entity <led_pwm>.
Parsing architecture <IMP> of entity <led_pwm>.
Parsing VHDL file "/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/pcores/led_pwm_v1_01_a/hdl/vhdl/clk_prescaler.vhd" into library led_pwm_v1_01_a
Parsing entity <clk_prescaler>.
Parsing architecture <Behavioral> of entity <clk_prescaler>.
Parsing VHDL file "/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/pcores/led_pwm_v1_01_a/hdl/vhdl/pwm.vhd" into library led_pwm_v1_01_a
Parsing entity <pwm>.
Parsing architecture <Behavioral> of entity <pwm>.
Parsing VHDL file "/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/hdl/system_led_pwm_0_wrapper.vhd" into library work
Parsing entity <system_led_pwm_0_wrapper>.
Parsing architecture <STRUCTURE> of entity <system_led_pwm_0_wrapper>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <system_led_pwm_0_wrapper> (architecture <STRUCTURE>) from library <work>.

Elaborating entity <led_pwm> (architecture <IMP>) with generics from library <led_pwm_v1_00_a>.

Elaborating entity <axi_lite_ipif> (architecture <imp>) with generics from library <axi_lite_ipif_v1_01_a>.

Elaborating entity <slave_attachment> (architecture <imp>) with generics from library <axi_lite_ipif_v1_01_a>.

Elaborating entity <address_decoder> (architecture <IMP>) with generics from library <axi_lite_ipif_v1_01_a>.

Elaborating entity <pselect_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <pselect_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <pselect_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <pselect_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <pselect_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <pselect_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <pselect_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <pselect_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <pselect_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <pselect_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <pselect_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <pselect_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <pselect_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <pselect_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <pselect_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <pselect_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <pselect_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <pselect_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <pselect_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <pselect_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <pselect_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <pselect_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <pselect_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <pselect_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <pselect_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <pselect_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <pselect_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <pselect_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <pselect_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <pselect_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <pselect_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <pselect_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <pselect_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <pselect_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.
INFO:HDLCompiler:679 - "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/slave_attachment.vhd" Line 417. Case statement is complete. others clause is never selected

Elaborating entity <soft_reset> (architecture <implementation>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <user_logic> (architecture <IMP>) with generics from library <led_pwm_v1_00_a>.

Elaborating entity <clk_prescaler> (architecture <Behavioral>) from library <led_pwm_v1_01_a>.
INFO:HDLCompiler:679 - "/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/pcores/led_pwm_v1_01_a/hdl/vhdl/clk_prescaler.vhd" Line 116. Case statement is complete. others clause is never selected

Elaborating entity <pwm> (architecture <Behavioral>) from library <led_pwm_v1_01_a>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <system_led_pwm_0_wrapper>.
    Related source file is "/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/hdl/system_led_pwm_0_wrapper.vhd".
    Summary:
	no macro.
Unit <system_led_pwm_0_wrapper> synthesized.

Synthesizing Unit <led_pwm>.
    Related source file is "/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/pcores/led_pwm_v1_00_a/hdl/vhdl/led_pwm.vhd".
WARNING:Xst:37 - Detected unknown constraint/property "sigis". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "sigis". This constraint/property is not supported by the current software release and will be ignored.
        C_S_AXI_DATA_WIDTH = 32
        C_S_AXI_ADDR_WIDTH = 32
        C_S_AXI_MIN_SIZE = "00000000000000000000000111111111"
        C_USE_WSTRB = 0
        C_DPHASE_TIMEOUT = 8
        C_BASEADDR = "01110110011000000000000000000000"
        C_HIGHADDR = "01110110011000001111111111111111"
        C_FAMILY = "zynq"
        C_NUM_REG = 32
        C_NUM_MEM = 1
        C_SLV_AWIDTH = 32
        C_SLV_DWIDTH = 32
    Set property "MAX_FANOUT = 10000" for signal <S_AXI_ACLK>.
WARNING:Xst:37 - Detected unknown constraint/property "sigis". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 10000" for signal <S_AXI_ARESETN>.
WARNING:Xst:37 - Detected unknown constraint/property "sigis". This constraint/property is not supported by the current software release and will be ignored.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/pcores/led_pwm_v1_00_a/hdl/vhdl/led_pwm.vhd" line 289: Output port <Bus2IP_Addr> of the instance <AXI_LITE_IPIF_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/pcores/led_pwm_v1_00_a/hdl/vhdl/led_pwm.vhd" line 289: Output port <Bus2IP_RNW> of the instance <AXI_LITE_IPIF_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/pcores/led_pwm_v1_00_a/hdl/vhdl/led_pwm.vhd" line 340: Output port <Reset2Bus_ToutSup> of the instance <SOFT_RESET_I> is unconnected or connected to loadless signal.
    Summary:
	inferred   1 Multiplexer(s).
Unit <led_pwm> synthesized.

Synthesizing Unit <axi_lite_ipif>.
    Related source file is "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/axi_lite_ipif.vhd".
        C_S_AXI_DATA_WIDTH = 32
        C_S_AXI_ADDR_WIDTH = 32
        C_S_AXI_MIN_SIZE = "00000000000000000000000111111111"
        C_USE_WSTRB = 0
        C_DPHASE_TIMEOUT = 8
        C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000001110110011000000000000100000000","0000000000000000000000000000000001110110011000000000000111111111","0000000000000000000000000000000001110110011000000000000000000000","0000000000000000000000000000000001110110011000000000000011111111")
        C_ARD_NUM_CE_ARRAY = (1,32)
        C_FAMILY = "zynq"
    Summary:
	no macro.
Unit <axi_lite_ipif> synthesized.

Synthesizing Unit <slave_attachment>.
    Related source file is "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/slave_attachment.vhd".
        C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000001110110011000000000000100000000","0000000000000000000000000000000001110110011000000000000111111111","0000000000000000000000000000000001110110011000000000000000000000","0000000000000000000000000000000001110110011000000000000011111111")
        C_ARD_NUM_CE_ARRAY = (1,32)
        C_IPIF_ABUS_WIDTH = 32
        C_IPIF_DBUS_WIDTH = 32
        C_S_AXI_MIN_SIZE = "00000000000000000000000111111111"
        C_USE_WSTRB = 0
        C_DPHASE_TIMEOUT = 8
        C_FAMILY = "zynq"
WARNING:Xst:647 - Input <S_AXI_AWADDR<31:9>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_WSTRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_ARADDR<31:9>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/slave_attachment.vhd" line 341: Output port <CS_for_gaps> of the instance <I_DECODER> is unconnected or connected to loadless signal.
    Found 2-bit register for signal <state>.
    Found 2-bit register for signal <s_axi_rresp_i>.
    Found 32-bit register for signal <s_axi_rdata_i>.
    Found 1-bit register for signal <s_axi_rvalid_i>.
    Found 2-bit register for signal <s_axi_bresp_i>.
    Found 1-bit register for signal <s_axi_bvalid_i>.
    Found 4-bit register for signal <INCLUDE_DPHASE_TIMER.dpto_cnt>.
    Found 1-bit register for signal <rst>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 10                                             |
    | Inputs             | 6                                              |
    | Outputs            | 4                                              |
    | Clock              | S_AXI_ACLK (rising_edge)                       |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | sm_idle                                        |
    | Power Up State     | sm_idle                                        |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit adder for signal <INCLUDE_DPHASE_TIMER.dpto_cnt[3]_GND_14_o_add_31_OUT> created at line 507.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  43 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <slave_attachment> synthesized.

Synthesizing Unit <address_decoder>.
    Related source file is "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/address_decoder.vhd".
        C_BUS_AWIDTH = 9
        C_S_AXI_MIN_SIZE = "00000000000000000000000111111111"
        C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000001110110011000000000000100000000","0000000000000000000000000000000001110110011000000000000111111111","0000000000000000000000000000000001110110011000000000000000000000","0000000000000000000000000000000001110110011000000000000011111111")
        C_ARD_NUM_CE_ARRAY = (1,32)
        C_FAMILY = "nofamily"
WARNING:Xst:647 - Input <Bus_RNW> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <cs_out_i<1>>.
    Found 1-bit register for signal <Bus_RNW_reg>.
    Found 1-bit register for signal <ce_out_i<0>>.
    Found 1-bit register for signal <ce_out_i<1>>.
    Found 1-bit register for signal <ce_out_i<2>>.
    Found 1-bit register for signal <ce_out_i<3>>.
    Found 1-bit register for signal <ce_out_i<4>>.
    Found 1-bit register for signal <ce_out_i<5>>.
    Found 1-bit register for signal <ce_out_i<6>>.
    Found 1-bit register for signal <ce_out_i<7>>.
    Found 1-bit register for signal <ce_out_i<8>>.
    Found 1-bit register for signal <ce_out_i<9>>.
    Found 1-bit register for signal <ce_out_i<10>>.
    Found 1-bit register for signal <ce_out_i<11>>.
    Found 1-bit register for signal <ce_out_i<12>>.
    Found 1-bit register for signal <ce_out_i<13>>.
    Found 1-bit register for signal <ce_out_i<14>>.
    Found 1-bit register for signal <ce_out_i<15>>.
    Found 1-bit register for signal <ce_out_i<16>>.
    Found 1-bit register for signal <ce_out_i<17>>.
    Found 1-bit register for signal <ce_out_i<18>>.
    Found 1-bit register for signal <ce_out_i<19>>.
    Found 1-bit register for signal <ce_out_i<20>>.
    Found 1-bit register for signal <ce_out_i<21>>.
    Found 1-bit register for signal <ce_out_i<22>>.
    Found 1-bit register for signal <ce_out_i<23>>.
    Found 1-bit register for signal <ce_out_i<24>>.
    Found 1-bit register for signal <ce_out_i<25>>.
    Found 1-bit register for signal <ce_out_i<26>>.
    Found 1-bit register for signal <ce_out_i<27>>.
    Found 1-bit register for signal <ce_out_i<28>>.
    Found 1-bit register for signal <ce_out_i<29>>.
    Found 1-bit register for signal <ce_out_i<30>>.
    Found 1-bit register for signal <ce_out_i<31>>.
    Found 1-bit register for signal <ce_out_i<32>>.
    Found 1-bit register for signal <cs_out_i<0>>.
    Summary:
	inferred  36 D-type flip-flop(s).
Unit <address_decoder> synthesized.

Synthesizing Unit <pselect_f_1>.
    Related source file is "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
        C_AB = 1
        C_AW = 9
        C_BAR = "100000000"
        C_FAMILY = "nofamily"
WARNING:Xst:647 - Input <A<1:8>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	inferred   1 Multiplexer(s).
Unit <pselect_f_1> synthesized.

Synthesizing Unit <pselect_f_2>.
    Related source file is "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
        C_AB = 1
        C_AW = 9
        C_BAR = "000000000"
        C_FAMILY = "nofamily"
WARNING:Xst:647 - Input <A<1:8>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	inferred   1 Multiplexer(s).
Unit <pselect_f_2> synthesized.

Synthesizing Unit <pselect_f_3>.
    Related source file is "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
        C_AB = 5
        C_AW = 5
        C_BAR = "00000"
        C_FAMILY = "nofamily"
    Summary:
	inferred   1 Multiplexer(s).
Unit <pselect_f_3> synthesized.

Synthesizing Unit <pselect_f_4>.
    Related source file is "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
        C_AB = 5
        C_AW = 5
        C_BAR = "00001"
        C_FAMILY = "nofamily"
    Summary:
	inferred   1 Multiplexer(s).
Unit <pselect_f_4> synthesized.

Synthesizing Unit <pselect_f_5>.
    Related source file is "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
        C_AB = 5
        C_AW = 5
        C_BAR = "00010"
        C_FAMILY = "nofamily"
    Summary:
	inferred   1 Multiplexer(s).
Unit <pselect_f_5> synthesized.

Synthesizing Unit <pselect_f_6>.
    Related source file is "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
        C_AB = 5
        C_AW = 5
        C_BAR = "00011"
        C_FAMILY = "nofamily"
    Summary:
	inferred   1 Multiplexer(s).
Unit <pselect_f_6> synthesized.

Synthesizing Unit <pselect_f_7>.
    Related source file is "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
        C_AB = 5
        C_AW = 5
        C_BAR = "00100"
        C_FAMILY = "nofamily"
    Summary:
	inferred   1 Multiplexer(s).
Unit <pselect_f_7> synthesized.

Synthesizing Unit <pselect_f_8>.
    Related source file is "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
        C_AB = 5
        C_AW = 5
        C_BAR = "00101"
        C_FAMILY = "nofamily"
    Summary:
	inferred   1 Multiplexer(s).
Unit <pselect_f_8> synthesized.

Synthesizing Unit <pselect_f_9>.
    Related source file is "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
        C_AB = 5
        C_AW = 5
        C_BAR = "00110"
        C_FAMILY = "nofamily"
    Summary:
	inferred   1 Multiplexer(s).
Unit <pselect_f_9> synthesized.

Synthesizing Unit <pselect_f_10>.
    Related source file is "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
        C_AB = 5
        C_AW = 5
        C_BAR = "00111"
        C_FAMILY = "nofamily"
    Summary:
	inferred   1 Multiplexer(s).
Unit <pselect_f_10> synthesized.

Synthesizing Unit <pselect_f_11>.
    Related source file is "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
        C_AB = 5
        C_AW = 5
        C_BAR = "01000"
        C_FAMILY = "nofamily"
    Summary:
	inferred   1 Multiplexer(s).
Unit <pselect_f_11> synthesized.

Synthesizing Unit <pselect_f_12>.
    Related source file is "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
        C_AB = 5
        C_AW = 5
        C_BAR = "01001"
        C_FAMILY = "nofamily"
    Summary:
	inferred   1 Multiplexer(s).
Unit <pselect_f_12> synthesized.

Synthesizing Unit <pselect_f_13>.
    Related source file is "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
        C_AB = 5
        C_AW = 5
        C_BAR = "01010"
        C_FAMILY = "nofamily"
    Summary:
	inferred   1 Multiplexer(s).
Unit <pselect_f_13> synthesized.

Synthesizing Unit <pselect_f_14>.
    Related source file is "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
        C_AB = 5
        C_AW = 5
        C_BAR = "01011"
        C_FAMILY = "nofamily"
    Summary:
	inferred   1 Multiplexer(s).
Unit <pselect_f_14> synthesized.

Synthesizing Unit <pselect_f_15>.
    Related source file is "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
        C_AB = 5
        C_AW = 5
        C_BAR = "01100"
        C_FAMILY = "nofamily"
    Summary:
	inferred   1 Multiplexer(s).
Unit <pselect_f_15> synthesized.

Synthesizing Unit <pselect_f_16>.
    Related source file is "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
        C_AB = 5
        C_AW = 5
        C_BAR = "01101"
        C_FAMILY = "nofamily"
    Summary:
	inferred   1 Multiplexer(s).
Unit <pselect_f_16> synthesized.

Synthesizing Unit <pselect_f_17>.
    Related source file is "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
        C_AB = 5
        C_AW = 5
        C_BAR = "01110"
        C_FAMILY = "nofamily"
    Summary:
	inferred   1 Multiplexer(s).
Unit <pselect_f_17> synthesized.

Synthesizing Unit <pselect_f_18>.
    Related source file is "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
        C_AB = 5
        C_AW = 5
        C_BAR = "01111"
        C_FAMILY = "nofamily"
    Summary:
	inferred   1 Multiplexer(s).
Unit <pselect_f_18> synthesized.

Synthesizing Unit <pselect_f_19>.
    Related source file is "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
        C_AB = 5
        C_AW = 5
        C_BAR = "10000"
        C_FAMILY = "nofamily"
    Summary:
	inferred   1 Multiplexer(s).
Unit <pselect_f_19> synthesized.

Synthesizing Unit <pselect_f_20>.
    Related source file is "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
        C_AB = 5
        C_AW = 5
        C_BAR = "10001"
        C_FAMILY = "nofamily"
    Summary:
	inferred   1 Multiplexer(s).
Unit <pselect_f_20> synthesized.

Synthesizing Unit <pselect_f_21>.
    Related source file is "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
        C_AB = 5
        C_AW = 5
        C_BAR = "10010"
        C_FAMILY = "nofamily"
    Summary:
	inferred   1 Multiplexer(s).
Unit <pselect_f_21> synthesized.

Synthesizing Unit <pselect_f_22>.
    Related source file is "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
        C_AB = 5
        C_AW = 5
        C_BAR = "10011"
        C_FAMILY = "nofamily"
    Summary:
	inferred   1 Multiplexer(s).
Unit <pselect_f_22> synthesized.

Synthesizing Unit <pselect_f_23>.
    Related source file is "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
        C_AB = 5
        C_AW = 5
        C_BAR = "10100"
        C_FAMILY = "nofamily"
    Summary:
	inferred   1 Multiplexer(s).
Unit <pselect_f_23> synthesized.

Synthesizing Unit <pselect_f_24>.
    Related source file is "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
        C_AB = 5
        C_AW = 5
        C_BAR = "10101"
        C_FAMILY = "nofamily"
    Summary:
	inferred   1 Multiplexer(s).
Unit <pselect_f_24> synthesized.

Synthesizing Unit <pselect_f_25>.
    Related source file is "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
        C_AB = 5
        C_AW = 5
        C_BAR = "10110"
        C_FAMILY = "nofamily"
    Summary:
	inferred   1 Multiplexer(s).
Unit <pselect_f_25> synthesized.

Synthesizing Unit <pselect_f_26>.
    Related source file is "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
        C_AB = 5
        C_AW = 5
        C_BAR = "10111"
        C_FAMILY = "nofamily"
    Summary:
	inferred   1 Multiplexer(s).
Unit <pselect_f_26> synthesized.

Synthesizing Unit <pselect_f_27>.
    Related source file is "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
        C_AB = 5
        C_AW = 5
        C_BAR = "11000"
        C_FAMILY = "nofamily"
    Summary:
	inferred   1 Multiplexer(s).
Unit <pselect_f_27> synthesized.

Synthesizing Unit <pselect_f_28>.
    Related source file is "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
        C_AB = 5
        C_AW = 5
        C_BAR = "11001"
        C_FAMILY = "nofamily"
    Summary:
	inferred   1 Multiplexer(s).
Unit <pselect_f_28> synthesized.

Synthesizing Unit <pselect_f_29>.
    Related source file is "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
        C_AB = 5
        C_AW = 5
        C_BAR = "11010"
        C_FAMILY = "nofamily"
    Summary:
	inferred   1 Multiplexer(s).
Unit <pselect_f_29> synthesized.

Synthesizing Unit <pselect_f_30>.
    Related source file is "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
        C_AB = 5
        C_AW = 5
        C_BAR = "11011"
        C_FAMILY = "nofamily"
    Summary:
	inferred   1 Multiplexer(s).
Unit <pselect_f_30> synthesized.

Synthesizing Unit <pselect_f_31>.
    Related source file is "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
        C_AB = 5
        C_AW = 5
        C_BAR = "11100"
        C_FAMILY = "nofamily"
    Summary:
	inferred   1 Multiplexer(s).
Unit <pselect_f_31> synthesized.

Synthesizing Unit <pselect_f_32>.
    Related source file is "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
        C_AB = 5
        C_AW = 5
        C_BAR = "11101"
        C_FAMILY = "nofamily"
    Summary:
	inferred   1 Multiplexer(s).
Unit <pselect_f_32> synthesized.

Synthesizing Unit <pselect_f_33>.
    Related source file is "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
        C_AB = 5
        C_AW = 5
        C_BAR = "11110"
        C_FAMILY = "nofamily"
    Summary:
	inferred   1 Multiplexer(s).
Unit <pselect_f_33> synthesized.

Synthesizing Unit <pselect_f_34>.
    Related source file is "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
        C_AB = 5
        C_AW = 5
        C_BAR = "11111"
        C_FAMILY = "nofamily"
    Summary:
	inferred   1 Multiplexer(s).
Unit <pselect_f_34> synthesized.

Synthesizing Unit <soft_reset>.
    Related source file is "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/soft_reset.vhd".
        C_SIPIF_DWIDTH = 32
        C_RESET_WIDTH = 8
WARNING:Xst:647 - Input <Bus2IP_Data<0:27>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_BE<0:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <reset_trig>.
    Found 1-bit register for signal <sw_rst_cond_d1>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <soft_reset> synthesized.

Synthesizing Unit <user_logic>.
    Related source file is "/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/pcores/led_pwm_v1_00_a/hdl/vhdl/user_logic.vhd".
WARNING:Xst:37 - Detected unknown constraint/property "sigis". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "sigis". This constraint/property is not supported by the current software release and will be ignored.
        C_NUM_REG = 32
        C_SLV_DWIDTH = 32
WARNING:Xst:37 - Detected unknown constraint/property "sigis". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "sigis". This constraint/property is not supported by the current software release and will be ignored.
    Found 32-bit register for signal <top_reg>.
    Found 32-bit register for signal <duty_cycle_reg_0>.
    Found 32-bit register for signal <duty_cycle_reg_1>.
    Found 32-bit register for signal <duty_cycle_reg_2>.
    Found 32-bit register for signal <duty_cycle_reg_3>.
    Found 32-bit register for signal <duty_cycle_reg_4>.
    Found 32-bit register for signal <duty_cycle_reg_5>.
    Found 32-bit register for signal <duty_cycle_reg_6>.
    Found 32-bit register for signal <duty_cycle_reg_7>.
    Found 32-bit register for signal <duty_cycle_reg_8>.
    Found 32-bit register for signal <duty_cycle_reg_9>.
    Found 32-bit register for signal <duty_cycle_reg_10>.
    Found 32-bit register for signal <duty_cycle_reg_11>.
    Found 32-bit register for signal <duty_cycle_reg_12>.
    Found 32-bit register for signal <duty_cycle_reg_13>.
    Found 32-bit register for signal <duty_cycle_reg_14>.
    Found 32-bit register for signal <duty_cycle_reg_15>.
    Found 32-bit register for signal <duty_cycle_reg_16>.
    Found 32-bit register for signal <duty_cycle_reg_17>.
    Found 32-bit register for signal <duty_cycle_reg_18>.
    Found 32-bit register for signal <duty_cycle_reg_19>.
    Found 32-bit register for signal <duty_cycle_reg_20>.
    Found 32-bit register for signal <duty_cycle_reg_21>.
    Found 32-bit register for signal <duty_cycle_reg_22>.
    Found 32-bit register for signal <duty_cycle_reg_23>.
    Found 32-bit register for signal <duty_cycle_reg_24>.
    Found 32-bit register for signal <duty_cycle_reg_25>.
    Found 32-bit register for signal <duty_cycle_reg_26>.
    Found 32-bit register for signal <duty_cycle_reg_27>.
    Found 32-bit register for signal <duty_cycle_reg_28>.
    Found 32-bit register for signal <duty_cycle_reg_29>.
    Found 32-bit register for signal <control_reg>.
    Summary:
	inferred 1024 D-type flip-flop(s).
	inferred 1025 Multiplexer(s).
Unit <user_logic> synthesized.

Synthesizing Unit <clk_prescaler>.
    Related source file is "/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/pcores/led_pwm_v1_01_a/hdl/vhdl/clk_prescaler.vhd".
    Found 32-bit register for signal <clk_count>.
    Found 1-bit register for signal <out_clk>.
    Found 32-bit adder for signal <clk_count[31]_GND_53_o_add_0_OUT> created at line 1241.
    Found 1-bit 32-to-1 multiplexer for signal <prescaler_value[4]_clk_count_vector[30]_Mux_1_o> created at line 51.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  33 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <clk_prescaler> synthesized.

Synthesizing Unit <pwm>.
    Related source file is "/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/pcores/led_pwm_v1_01_a/hdl/vhdl/pwm.vhd".
    Found 1-bit register for signal <out_signal>.
    Found 32-bit register for signal <timer_count>.
    Found 32-bit adder for signal <timer_count[31]_GND_54_o_add_0_OUT> created at line 1241.
    Found 32-bit comparator greater for signal <top[31]_timer_count[31]_LessThan_3_o> created at line 55
    Found 32-bit comparator lessequal for signal <timer_count[31]_duty_cycle[31]_LessThan_5_o> created at line 58
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  33 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <pwm> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 32
 32-bit adder                                          : 31
 4-bit adder                                           : 1
# Registers                                            : 138
 1-bit register                                        : 70
 2-bit register                                        : 3
 32-bit register                                       : 64
 4-bit register                                        : 1
# Comparators                                          : 60
 32-bit comparator greater                             : 30
 32-bit comparator lessequal                           : 30
# Multiplexers                                         : 1093
 1-bit 2-to-1 multiplexer                              : 1059
 1-bit 32-to-1 multiplexer                             : 1
 32-bit 2-to-1 multiplexer                             : 33
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <clk_prescaler>.
The following registers are absorbed into counter <clk_count>: 1 register on signal <clk_count>.
Unit <clk_prescaler> synthesized (advanced).

Synthesizing (advanced) Unit <pwm>.
The following registers are absorbed into counter <timer_count>: 1 register on signal <timer_count>.
Unit <pwm> synthesized (advanced).

Synthesizing (advanced) Unit <slave_attachment>.
The following registers are absorbed into counter <INCLUDE_DPHASE_TIMER.dpto_cnt>: 1 register on signal <INCLUDE_DPHASE_TIMER.dpto_cnt>.
Unit <slave_attachment> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 32
 32-bit up counter                                     : 31
 4-bit up counter                                      : 1
# Registers                                            : 1141
 Flip-Flops                                            : 1141
# Comparators                                          : 60
 32-bit comparator greater                             : 30
 32-bit comparator lessequal                           : 30
# Multiplexers                                         : 1029
 1-bit 2-to-1 multiplexer                              : 1025
 1-bit 32-to-1 multiplexer                             : 1
 32-bit 2-to-1 multiplexer                             : 3
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <s_axi_rresp_i_0> has a constant value of 0 in block <slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <s_axi_bresp_i_0> has a constant value of 0 in block <slave_attachment>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <ce_out_i_0> in Unit <address_decoder> is equivalent to the following FF/Latch, which will be removed : <cs_out_i_0> 
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <led_pwm_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_0> on signal <state[1:2]> with user encoding.
----------------------
 State    | Encoding
----------------------
 sm_idle  | 00
 sm_read  | 01
 sm_write | 10
 sm_resp  | 11
----------------------
WARNING:Xst:2677 - Node <prescaler/clk_count_31> of sequential type is unconnected in block <user_logic>.

Optimizing unit <system_led_pwm_0_wrapper> ...

Optimizing unit <led_pwm> ...

Optimizing unit <slave_attachment> ...

Optimizing unit <address_decoder> ...

Optimizing unit <soft_reset> ...

Optimizing unit <user_logic> ...
INFO:Xst:2261 - The FF/Latch <led_pwm_0/USER_LOGIC_I/pwm0/timer_count_10> in Unit <system_led_pwm_0_wrapper> is equivalent to the following 29 FFs/Latches, which will be removed : <led_pwm_0/USER_LOGIC_I/pwm1/timer_count_10> <led_pwm_0/USER_LOGIC_I/pwm2/timer_count_10> <led_pwm_0/USER_LOGIC_I/pwm3/timer_count_10> <led_pwm_0/USER_LOGIC_I/pwm4/timer_count_10> <led_pwm_0/USER_LOGIC_I/pwm5/timer_count_10> <led_pwm_0/USER_LOGIC_I/pwm6/timer_count_10> <led_pwm_0/USER_LOGIC_I/pwm7/timer_count_10> <led_pwm_0/USER_LOGIC_I/pwm8/timer_count_10> <led_pwm_0/USER_LOGIC_I/pwm9/timer_count_10> <led_pwm_0/USER_LOGIC_I/pwm10/timer_count_10> <led_pwm_0/USER_LOGIC_I/pwm11/timer_count_10> <led_pwm_0/USER_LOGIC_I/pwm12/timer_count_10> <led_pwm_0/USER_LOGIC_I/pwm13/timer_count_10> <led_pwm_0/USER_LOGIC_I/pwm15/timer_count_10> <led_pwm_0/USER_LOGIC_I/pwm16/timer_count_10> <led_pwm_0/USER_LOGIC_I/pwm14/timer_count_10> <led_pwm_0/USER_LOGIC_I/pwm17/timer_count_10> <led_pwm_0/USER_LOGIC_I/pwm18/timer_count_10>
   <led_pwm_0/USER_LOGIC_I/pwm19/timer_count_10> <led_pwm_0/USER_LOGIC_I/pwm20/timer_count_10> <led_pwm_0/USER_LOGIC_I/pwm21/timer_count_10> <led_pwm_0/USER_LOGIC_I/pwm22/timer_count_10> <led_pwm_0/USER_LOGIC_I/pwm23/timer_count_10> <led_pwm_0/USER_LOGIC_I/pwm24/timer_count_10> <led_pwm_0/USER_LOGIC_I/pwm25/timer_count_10> <led_pwm_0/USER_LOGIC_I/pwm26/timer_count_10> <led_pwm_0/USER_LOGIC_I/pwm27/timer_count_10> <led_pwm_0/USER_LOGIC_I/pwm28/timer_count_10> <led_pwm_0/USER_LOGIC_I/pwm29/timer_count_10> 
INFO:Xst:2261 - The FF/Latch <led_pwm_0/USER_LOGIC_I/pwm0/timer_count_11> in Unit <system_led_pwm_0_wrapper> is equivalent to the following 29 FFs/Latches, which will be removed : <led_pwm_0/USER_LOGIC_I/pwm1/timer_count_11> <led_pwm_0/USER_LOGIC_I/pwm2/timer_count_11> <led_pwm_0/USER_LOGIC_I/pwm3/timer_count_11> <led_pwm_0/USER_LOGIC_I/pwm4/timer_count_11> <led_pwm_0/USER_LOGIC_I/pwm5/timer_count_11> <led_pwm_0/USER_LOGIC_I/pwm6/timer_count_11> <led_pwm_0/USER_LOGIC_I/pwm7/timer_count_11> <led_pwm_0/USER_LOGIC_I/pwm8/timer_count_11> <led_pwm_0/USER_LOGIC_I/pwm9/timer_count_11> <led_pwm_0/USER_LOGIC_I/pwm10/timer_count_11> <led_pwm_0/USER_LOGIC_I/pwm11/timer_count_11> <led_pwm_0/USER_LOGIC_I/pwm12/timer_count_11> <led_pwm_0/USER_LOGIC_I/pwm13/timer_count_11> <led_pwm_0/USER_LOGIC_I/pwm15/timer_count_11> <led_pwm_0/USER_LOGIC_I/pwm16/timer_count_11> <led_pwm_0/USER_LOGIC_I/pwm14/timer_count_11> <led_pwm_0/USER_LOGIC_I/pwm17/timer_count_11> <led_pwm_0/USER_LOGIC_I/pwm18/timer_count_11>
   <led_pwm_0/USER_LOGIC_I/pwm19/timer_count_11> <led_pwm_0/USER_LOGIC_I/pwm20/timer_count_11> <led_pwm_0/USER_LOGIC_I/pwm21/timer_count_11> <led_pwm_0/USER_LOGIC_I/pwm22/timer_count_11> <led_pwm_0/USER_LOGIC_I/pwm23/timer_count_11> <led_pwm_0/USER_LOGIC_I/pwm24/timer_count_11> <led_pwm_0/USER_LOGIC_I/pwm25/timer_count_11> <led_pwm_0/USER_LOGIC_I/pwm26/timer_count_11> <led_pwm_0/USER_LOGIC_I/pwm27/timer_count_11> <led_pwm_0/USER_LOGIC_I/pwm28/timer_count_11> <led_pwm_0/USER_LOGIC_I/pwm29/timer_count_11> 
INFO:Xst:2261 - The FF/Latch <led_pwm_0/USER_LOGIC_I/pwm0/timer_count_12> in Unit <system_led_pwm_0_wrapper> is equivalent to the following 29 FFs/Latches, which will be removed : <led_pwm_0/USER_LOGIC_I/pwm1/timer_count_12> <led_pwm_0/USER_LOGIC_I/pwm2/timer_count_12> <led_pwm_0/USER_LOGIC_I/pwm3/timer_count_12> <led_pwm_0/USER_LOGIC_I/pwm4/timer_count_12> <led_pwm_0/USER_LOGIC_I/pwm5/timer_count_12> <led_pwm_0/USER_LOGIC_I/pwm6/timer_count_12> <led_pwm_0/USER_LOGIC_I/pwm7/timer_count_12> <led_pwm_0/USER_LOGIC_I/pwm8/timer_count_12> <led_pwm_0/USER_LOGIC_I/pwm9/timer_count_12> <led_pwm_0/USER_LOGIC_I/pwm10/timer_count_12> <led_pwm_0/USER_LOGIC_I/pwm11/timer_count_12> <led_pwm_0/USER_LOGIC_I/pwm12/timer_count_12> <led_pwm_0/USER_LOGIC_I/pwm13/timer_count_12> <led_pwm_0/USER_LOGIC_I/pwm15/timer_count_12> <led_pwm_0/USER_LOGIC_I/pwm16/timer_count_12> <led_pwm_0/USER_LOGIC_I/pwm14/timer_count_12> <led_pwm_0/USER_LOGIC_I/pwm17/timer_count_12> <led_pwm_0/USER_LOGIC_I/pwm18/timer_count_12>
   <led_pwm_0/USER_LOGIC_I/pwm19/timer_count_12> <led_pwm_0/USER_LOGIC_I/pwm20/timer_count_12> <led_pwm_0/USER_LOGIC_I/pwm21/timer_count_12> <led_pwm_0/USER_LOGIC_I/pwm22/timer_count_12> <led_pwm_0/USER_LOGIC_I/pwm23/timer_count_12> <led_pwm_0/USER_LOGIC_I/pwm24/timer_count_12> <led_pwm_0/USER_LOGIC_I/pwm25/timer_count_12> <led_pwm_0/USER_LOGIC_I/pwm26/timer_count_12> <led_pwm_0/USER_LOGIC_I/pwm27/timer_count_12> <led_pwm_0/USER_LOGIC_I/pwm28/timer_count_12> <led_pwm_0/USER_LOGIC_I/pwm29/timer_count_12> 
INFO:Xst:2261 - The FF/Latch <led_pwm_0/USER_LOGIC_I/pwm0/timer_count_13> in Unit <system_led_pwm_0_wrapper> is equivalent to the following 29 FFs/Latches, which will be removed : <led_pwm_0/USER_LOGIC_I/pwm1/timer_count_13> <led_pwm_0/USER_LOGIC_I/pwm2/timer_count_13> <led_pwm_0/USER_LOGIC_I/pwm3/timer_count_13> <led_pwm_0/USER_LOGIC_I/pwm4/timer_count_13> <led_pwm_0/USER_LOGIC_I/pwm5/timer_count_13> <led_pwm_0/USER_LOGIC_I/pwm6/timer_count_13> <led_pwm_0/USER_LOGIC_I/pwm7/timer_count_13> <led_pwm_0/USER_LOGIC_I/pwm8/timer_count_13> <led_pwm_0/USER_LOGIC_I/pwm9/timer_count_13> <led_pwm_0/USER_LOGIC_I/pwm10/timer_count_13> <led_pwm_0/USER_LOGIC_I/pwm11/timer_count_13> <led_pwm_0/USER_LOGIC_I/pwm12/timer_count_13> <led_pwm_0/USER_LOGIC_I/pwm13/timer_count_13> <led_pwm_0/USER_LOGIC_I/pwm15/timer_count_13> <led_pwm_0/USER_LOGIC_I/pwm16/timer_count_13> <led_pwm_0/USER_LOGIC_I/pwm14/timer_count_13> <led_pwm_0/USER_LOGIC_I/pwm17/timer_count_13> <led_pwm_0/USER_LOGIC_I/pwm18/timer_count_13>
   <led_pwm_0/USER_LOGIC_I/pwm19/timer_count_13> <led_pwm_0/USER_LOGIC_I/pwm20/timer_count_13> <led_pwm_0/USER_LOGIC_I/pwm21/timer_count_13> <led_pwm_0/USER_LOGIC_I/pwm22/timer_count_13> <led_pwm_0/USER_LOGIC_I/pwm23/timer_count_13> <led_pwm_0/USER_LOGIC_I/pwm24/timer_count_13> <led_pwm_0/USER_LOGIC_I/pwm25/timer_count_13> <led_pwm_0/USER_LOGIC_I/pwm26/timer_count_13> <led_pwm_0/USER_LOGIC_I/pwm27/timer_count_13> <led_pwm_0/USER_LOGIC_I/pwm28/timer_count_13> <led_pwm_0/USER_LOGIC_I/pwm29/timer_count_13> 
INFO:Xst:2261 - The FF/Latch <led_pwm_0/USER_LOGIC_I/pwm0/timer_count_14> in Unit <system_led_pwm_0_wrapper> is equivalent to the following 29 FFs/Latches, which will be removed : <led_pwm_0/USER_LOGIC_I/pwm1/timer_count_14> <led_pwm_0/USER_LOGIC_I/pwm2/timer_count_14> <led_pwm_0/USER_LOGIC_I/pwm3/timer_count_14> <led_pwm_0/USER_LOGIC_I/pwm4/timer_count_14> <led_pwm_0/USER_LOGIC_I/pwm5/timer_count_14> <led_pwm_0/USER_LOGIC_I/pwm6/timer_count_14> <led_pwm_0/USER_LOGIC_I/pwm7/timer_count_14> <led_pwm_0/USER_LOGIC_I/pwm8/timer_count_14> <led_pwm_0/USER_LOGIC_I/pwm9/timer_count_14> <led_pwm_0/USER_LOGIC_I/pwm10/timer_count_14> <led_pwm_0/USER_LOGIC_I/pwm11/timer_count_14> <led_pwm_0/USER_LOGIC_I/pwm12/timer_count_14> <led_pwm_0/USER_LOGIC_I/pwm13/timer_count_14> <led_pwm_0/USER_LOGIC_I/pwm15/timer_count_14> <led_pwm_0/USER_LOGIC_I/pwm16/timer_count_14> <led_pwm_0/USER_LOGIC_I/pwm14/timer_count_14> <led_pwm_0/USER_LOGIC_I/pwm17/timer_count_14> <led_pwm_0/USER_LOGIC_I/pwm18/timer_count_14>
   <led_pwm_0/USER_LOGIC_I/pwm19/timer_count_14> <led_pwm_0/USER_LOGIC_I/pwm20/timer_count_14> <led_pwm_0/USER_LOGIC_I/pwm21/timer_count_14> <led_pwm_0/USER_LOGIC_I/pwm22/timer_count_14> <led_pwm_0/USER_LOGIC_I/pwm23/timer_count_14> <led_pwm_0/USER_LOGIC_I/pwm24/timer_count_14> <led_pwm_0/USER_LOGIC_I/pwm25/timer_count_14> <led_pwm_0/USER_LOGIC_I/pwm26/timer_count_14> <led_pwm_0/USER_LOGIC_I/pwm27/timer_count_14> <led_pwm_0/USER_LOGIC_I/pwm28/timer_count_14> <led_pwm_0/USER_LOGIC_I/pwm29/timer_count_14> 
INFO:Xst:2261 - The FF/Latch <led_pwm_0/USER_LOGIC_I/pwm0/timer_count_20> in Unit <system_led_pwm_0_wrapper> is equivalent to the following 29 FFs/Latches, which will be removed : <led_pwm_0/USER_LOGIC_I/pwm1/timer_count_20> <led_pwm_0/USER_LOGIC_I/pwm2/timer_count_20> <led_pwm_0/USER_LOGIC_I/pwm3/timer_count_20> <led_pwm_0/USER_LOGIC_I/pwm4/timer_count_20> <led_pwm_0/USER_LOGIC_I/pwm5/timer_count_20> <led_pwm_0/USER_LOGIC_I/pwm6/timer_count_20> <led_pwm_0/USER_LOGIC_I/pwm7/timer_count_20> <led_pwm_0/USER_LOGIC_I/pwm8/timer_count_20> <led_pwm_0/USER_LOGIC_I/pwm9/timer_count_20> <led_pwm_0/USER_LOGIC_I/pwm10/timer_count_20> <led_pwm_0/USER_LOGIC_I/pwm11/timer_count_20> <led_pwm_0/USER_LOGIC_I/pwm12/timer_count_20> <led_pwm_0/USER_LOGIC_I/pwm13/timer_count_20> <led_pwm_0/USER_LOGIC_I/pwm15/timer_count_20> <led_pwm_0/USER_LOGIC_I/pwm16/timer_count_20> <led_pwm_0/USER_LOGIC_I/pwm14/timer_count_20> <led_pwm_0/USER_LOGIC_I/pwm17/timer_count_20> <led_pwm_0/USER_LOGIC_I/pwm18/timer_count_20>
   <led_pwm_0/USER_LOGIC_I/pwm19/timer_count_20> <led_pwm_0/USER_LOGIC_I/pwm20/timer_count_20> <led_pwm_0/USER_LOGIC_I/pwm21/timer_count_20> <led_pwm_0/USER_LOGIC_I/pwm22/timer_count_20> <led_pwm_0/USER_LOGIC_I/pwm23/timer_count_20> <led_pwm_0/USER_LOGIC_I/pwm24/timer_count_20> <led_pwm_0/USER_LOGIC_I/pwm25/timer_count_20> <led_pwm_0/USER_LOGIC_I/pwm26/timer_count_20> <led_pwm_0/USER_LOGIC_I/pwm27/timer_count_20> <led_pwm_0/USER_LOGIC_I/pwm28/timer_count_20> <led_pwm_0/USER_LOGIC_I/pwm29/timer_count_20> 
INFO:Xst:2261 - The FF/Latch <led_pwm_0/USER_LOGIC_I/pwm0/timer_count_15> in Unit <system_led_pwm_0_wrapper> is equivalent to the following 29 FFs/Latches, which will be removed : <led_pwm_0/USER_LOGIC_I/pwm1/timer_count_15> <led_pwm_0/USER_LOGIC_I/pwm2/timer_count_15> <led_pwm_0/USER_LOGIC_I/pwm3/timer_count_15> <led_pwm_0/USER_LOGIC_I/pwm4/timer_count_15> <led_pwm_0/USER_LOGIC_I/pwm5/timer_count_15> <led_pwm_0/USER_LOGIC_I/pwm6/timer_count_15> <led_pwm_0/USER_LOGIC_I/pwm7/timer_count_15> <led_pwm_0/USER_LOGIC_I/pwm8/timer_count_15> <led_pwm_0/USER_LOGIC_I/pwm9/timer_count_15> <led_pwm_0/USER_LOGIC_I/pwm10/timer_count_15> <led_pwm_0/USER_LOGIC_I/pwm11/timer_count_15> <led_pwm_0/USER_LOGIC_I/pwm12/timer_count_15> <led_pwm_0/USER_LOGIC_I/pwm13/timer_count_15> <led_pwm_0/USER_LOGIC_I/pwm15/timer_count_15> <led_pwm_0/USER_LOGIC_I/pwm16/timer_count_15> <led_pwm_0/USER_LOGIC_I/pwm14/timer_count_15> <led_pwm_0/USER_LOGIC_I/pwm17/timer_count_15> <led_pwm_0/USER_LOGIC_I/pwm18/timer_count_15>
   <led_pwm_0/USER_LOGIC_I/pwm19/timer_count_15> <led_pwm_0/USER_LOGIC_I/pwm20/timer_count_15> <led_pwm_0/USER_LOGIC_I/pwm21/timer_count_15> <led_pwm_0/USER_LOGIC_I/pwm22/timer_count_15> <led_pwm_0/USER_LOGIC_I/pwm23/timer_count_15> <led_pwm_0/USER_LOGIC_I/pwm24/timer_count_15> <led_pwm_0/USER_LOGIC_I/pwm25/timer_count_15> <led_pwm_0/USER_LOGIC_I/pwm26/timer_count_15> <led_pwm_0/USER_LOGIC_I/pwm27/timer_count_15> <led_pwm_0/USER_LOGIC_I/pwm28/timer_count_15> <led_pwm_0/USER_LOGIC_I/pwm29/timer_count_15> 
INFO:Xst:2261 - The FF/Latch <led_pwm_0/USER_LOGIC_I/pwm0/timer_count_21> in Unit <system_led_pwm_0_wrapper> is equivalent to the following 29 FFs/Latches, which will be removed : <led_pwm_0/USER_LOGIC_I/pwm1/timer_count_21> <led_pwm_0/USER_LOGIC_I/pwm2/timer_count_21> <led_pwm_0/USER_LOGIC_I/pwm3/timer_count_21> <led_pwm_0/USER_LOGIC_I/pwm4/timer_count_21> <led_pwm_0/USER_LOGIC_I/pwm5/timer_count_21> <led_pwm_0/USER_LOGIC_I/pwm6/timer_count_21> <led_pwm_0/USER_LOGIC_I/pwm7/timer_count_21> <led_pwm_0/USER_LOGIC_I/pwm8/timer_count_21> <led_pwm_0/USER_LOGIC_I/pwm9/timer_count_21> <led_pwm_0/USER_LOGIC_I/pwm10/timer_count_21> <led_pwm_0/USER_LOGIC_I/pwm11/timer_count_21> <led_pwm_0/USER_LOGIC_I/pwm12/timer_count_21> <led_pwm_0/USER_LOGIC_I/pwm13/timer_count_21> <led_pwm_0/USER_LOGIC_I/pwm15/timer_count_21> <led_pwm_0/USER_LOGIC_I/pwm16/timer_count_21> <led_pwm_0/USER_LOGIC_I/pwm14/timer_count_21> <led_pwm_0/USER_LOGIC_I/pwm17/timer_count_21> <led_pwm_0/USER_LOGIC_I/pwm18/timer_count_21>
   <led_pwm_0/USER_LOGIC_I/pwm19/timer_count_21> <led_pwm_0/USER_LOGIC_I/pwm20/timer_count_21> <led_pwm_0/USER_LOGIC_I/pwm21/timer_count_21> <led_pwm_0/USER_LOGIC_I/pwm22/timer_count_21> <led_pwm_0/USER_LOGIC_I/pwm23/timer_count_21> <led_pwm_0/USER_LOGIC_I/pwm24/timer_count_21> <led_pwm_0/USER_LOGIC_I/pwm25/timer_count_21> <led_pwm_0/USER_LOGIC_I/pwm26/timer_count_21> <led_pwm_0/USER_LOGIC_I/pwm27/timer_count_21> <led_pwm_0/USER_LOGIC_I/pwm28/timer_count_21> <led_pwm_0/USER_LOGIC_I/pwm29/timer_count_21> 
INFO:Xst:2261 - The FF/Latch <led_pwm_0/USER_LOGIC_I/pwm0/timer_count_16> in Unit <system_led_pwm_0_wrapper> is equivalent to the following 29 FFs/Latches, which will be removed : <led_pwm_0/USER_LOGIC_I/pwm1/timer_count_16> <led_pwm_0/USER_LOGIC_I/pwm2/timer_count_16> <led_pwm_0/USER_LOGIC_I/pwm3/timer_count_16> <led_pwm_0/USER_LOGIC_I/pwm4/timer_count_16> <led_pwm_0/USER_LOGIC_I/pwm5/timer_count_16> <led_pwm_0/USER_LOGIC_I/pwm6/timer_count_16> <led_pwm_0/USER_LOGIC_I/pwm7/timer_count_16> <led_pwm_0/USER_LOGIC_I/pwm8/timer_count_16> <led_pwm_0/USER_LOGIC_I/pwm9/timer_count_16> <led_pwm_0/USER_LOGIC_I/pwm10/timer_count_16> <led_pwm_0/USER_LOGIC_I/pwm11/timer_count_16> <led_pwm_0/USER_LOGIC_I/pwm12/timer_count_16> <led_pwm_0/USER_LOGIC_I/pwm13/timer_count_16> <led_pwm_0/USER_LOGIC_I/pwm15/timer_count_16> <led_pwm_0/USER_LOGIC_I/pwm16/timer_count_16> <led_pwm_0/USER_LOGIC_I/pwm14/timer_count_16> <led_pwm_0/USER_LOGIC_I/pwm17/timer_count_16> <led_pwm_0/USER_LOGIC_I/pwm18/timer_count_16>
   <led_pwm_0/USER_LOGIC_I/pwm19/timer_count_16> <led_pwm_0/USER_LOGIC_I/pwm20/timer_count_16> <led_pwm_0/USER_LOGIC_I/pwm21/timer_count_16> <led_pwm_0/USER_LOGIC_I/pwm22/timer_count_16> <led_pwm_0/USER_LOGIC_I/pwm23/timer_count_16> <led_pwm_0/USER_LOGIC_I/pwm24/timer_count_16> <led_pwm_0/USER_LOGIC_I/pwm25/timer_count_16> <led_pwm_0/USER_LOGIC_I/pwm26/timer_count_16> <led_pwm_0/USER_LOGIC_I/pwm27/timer_count_16> <led_pwm_0/USER_LOGIC_I/pwm28/timer_count_16> <led_pwm_0/USER_LOGIC_I/pwm29/timer_count_16> 
INFO:Xst:2261 - The FF/Latch <led_pwm_0/USER_LOGIC_I/pwm0/timer_count_22> in Unit <system_led_pwm_0_wrapper> is equivalent to the following 29 FFs/Latches, which will be removed : <led_pwm_0/USER_LOGIC_I/pwm1/timer_count_22> <led_pwm_0/USER_LOGIC_I/pwm2/timer_count_22> <led_pwm_0/USER_LOGIC_I/pwm3/timer_count_22> <led_pwm_0/USER_LOGIC_I/pwm4/timer_count_22> <led_pwm_0/USER_LOGIC_I/pwm5/timer_count_22> <led_pwm_0/USER_LOGIC_I/pwm6/timer_count_22> <led_pwm_0/USER_LOGIC_I/pwm7/timer_count_22> <led_pwm_0/USER_LOGIC_I/pwm8/timer_count_22> <led_pwm_0/USER_LOGIC_I/pwm9/timer_count_22> <led_pwm_0/USER_LOGIC_I/pwm10/timer_count_22> <led_pwm_0/USER_LOGIC_I/pwm11/timer_count_22> <led_pwm_0/USER_LOGIC_I/pwm12/timer_count_22> <led_pwm_0/USER_LOGIC_I/pwm13/timer_count_22> <led_pwm_0/USER_LOGIC_I/pwm15/timer_count_22> <led_pwm_0/USER_LOGIC_I/pwm16/timer_count_22> <led_pwm_0/USER_LOGIC_I/pwm14/timer_count_22> <led_pwm_0/USER_LOGIC_I/pwm17/timer_count_22> <led_pwm_0/USER_LOGIC_I/pwm18/timer_count_22>
   <led_pwm_0/USER_LOGIC_I/pwm19/timer_count_22> <led_pwm_0/USER_LOGIC_I/pwm20/timer_count_22> <led_pwm_0/USER_LOGIC_I/pwm21/timer_count_22> <led_pwm_0/USER_LOGIC_I/pwm22/timer_count_22> <led_pwm_0/USER_LOGIC_I/pwm23/timer_count_22> <led_pwm_0/USER_LOGIC_I/pwm24/timer_count_22> <led_pwm_0/USER_LOGIC_I/pwm25/timer_count_22> <led_pwm_0/USER_LOGIC_I/pwm26/timer_count_22> <led_pwm_0/USER_LOGIC_I/pwm27/timer_count_22> <led_pwm_0/USER_LOGIC_I/pwm28/timer_count_22> <led_pwm_0/USER_LOGIC_I/pwm29/timer_count_22> 
INFO:Xst:2261 - The FF/Latch <led_pwm_0/USER_LOGIC_I/pwm0/timer_count_17> in Unit <system_led_pwm_0_wrapper> is equivalent to the following 29 FFs/Latches, which will be removed : <led_pwm_0/USER_LOGIC_I/pwm1/timer_count_17> <led_pwm_0/USER_LOGIC_I/pwm2/timer_count_17> <led_pwm_0/USER_LOGIC_I/pwm3/timer_count_17> <led_pwm_0/USER_LOGIC_I/pwm4/timer_count_17> <led_pwm_0/USER_LOGIC_I/pwm5/timer_count_17> <led_pwm_0/USER_LOGIC_I/pwm6/timer_count_17> <led_pwm_0/USER_LOGIC_I/pwm7/timer_count_17> <led_pwm_0/USER_LOGIC_I/pwm8/timer_count_17> <led_pwm_0/USER_LOGIC_I/pwm9/timer_count_17> <led_pwm_0/USER_LOGIC_I/pwm10/timer_count_17> <led_pwm_0/USER_LOGIC_I/pwm11/timer_count_17> <led_pwm_0/USER_LOGIC_I/pwm12/timer_count_17> <led_pwm_0/USER_LOGIC_I/pwm13/timer_count_17> <led_pwm_0/USER_LOGIC_I/pwm15/timer_count_17> <led_pwm_0/USER_LOGIC_I/pwm16/timer_count_17> <led_pwm_0/USER_LOGIC_I/pwm14/timer_count_17> <led_pwm_0/USER_LOGIC_I/pwm17/timer_count_17> <led_pwm_0/USER_LOGIC_I/pwm18/timer_count_17>
   <led_pwm_0/USER_LOGIC_I/pwm19/timer_count_17> <led_pwm_0/USER_LOGIC_I/pwm20/timer_count_17> <led_pwm_0/USER_LOGIC_I/pwm21/timer_count_17> <led_pwm_0/USER_LOGIC_I/pwm22/timer_count_17> <led_pwm_0/USER_LOGIC_I/pwm23/timer_count_17> <led_pwm_0/USER_LOGIC_I/pwm24/timer_count_17> <led_pwm_0/USER_LOGIC_I/pwm25/timer_count_17> <led_pwm_0/USER_LOGIC_I/pwm26/timer_count_17> <led_pwm_0/USER_LOGIC_I/pwm27/timer_count_17> <led_pwm_0/USER_LOGIC_I/pwm28/timer_count_17> <led_pwm_0/USER_LOGIC_I/pwm29/timer_count_17> 
INFO:Xst:2261 - The FF/Latch <led_pwm_0/USER_LOGIC_I/pwm0/timer_count_23> in Unit <system_led_pwm_0_wrapper> is equivalent to the following 29 FFs/Latches, which will be removed : <led_pwm_0/USER_LOGIC_I/pwm1/timer_count_23> <led_pwm_0/USER_LOGIC_I/pwm2/timer_count_23> <led_pwm_0/USER_LOGIC_I/pwm3/timer_count_23> <led_pwm_0/USER_LOGIC_I/pwm4/timer_count_23> <led_pwm_0/USER_LOGIC_I/pwm5/timer_count_23> <led_pwm_0/USER_LOGIC_I/pwm6/timer_count_23> <led_pwm_0/USER_LOGIC_I/pwm7/timer_count_23> <led_pwm_0/USER_LOGIC_I/pwm8/timer_count_23> <led_pwm_0/USER_LOGIC_I/pwm9/timer_count_23> <led_pwm_0/USER_LOGIC_I/pwm10/timer_count_23> <led_pwm_0/USER_LOGIC_I/pwm11/timer_count_23> <led_pwm_0/USER_LOGIC_I/pwm12/timer_count_23> <led_pwm_0/USER_LOGIC_I/pwm13/timer_count_23> <led_pwm_0/USER_LOGIC_I/pwm15/timer_count_23> <led_pwm_0/USER_LOGIC_I/pwm16/timer_count_23> <led_pwm_0/USER_LOGIC_I/pwm14/timer_count_23> <led_pwm_0/USER_LOGIC_I/pwm17/timer_count_23> <led_pwm_0/USER_LOGIC_I/pwm18/timer_count_23>
   <led_pwm_0/USER_LOGIC_I/pwm19/timer_count_23> <led_pwm_0/USER_LOGIC_I/pwm20/timer_count_23> <led_pwm_0/USER_LOGIC_I/pwm21/timer_count_23> <led_pwm_0/USER_LOGIC_I/pwm22/timer_count_23> <led_pwm_0/USER_LOGIC_I/pwm23/timer_count_23> <led_pwm_0/USER_LOGIC_I/pwm24/timer_count_23> <led_pwm_0/USER_LOGIC_I/pwm25/timer_count_23> <led_pwm_0/USER_LOGIC_I/pwm26/timer_count_23> <led_pwm_0/USER_LOGIC_I/pwm27/timer_count_23> <led_pwm_0/USER_LOGIC_I/pwm28/timer_count_23> <led_pwm_0/USER_LOGIC_I/pwm29/timer_count_23> 
INFO:Xst:2261 - The FF/Latch <led_pwm_0/USER_LOGIC_I/pwm0/timer_count_18> in Unit <system_led_pwm_0_wrapper> is equivalent to the following 29 FFs/Latches, which will be removed : <led_pwm_0/USER_LOGIC_I/pwm1/timer_count_18> <led_pwm_0/USER_LOGIC_I/pwm2/timer_count_18> <led_pwm_0/USER_LOGIC_I/pwm3/timer_count_18> <led_pwm_0/USER_LOGIC_I/pwm4/timer_count_18> <led_pwm_0/USER_LOGIC_I/pwm5/timer_count_18> <led_pwm_0/USER_LOGIC_I/pwm6/timer_count_18> <led_pwm_0/USER_LOGIC_I/pwm7/timer_count_18> <led_pwm_0/USER_LOGIC_I/pwm8/timer_count_18> <led_pwm_0/USER_LOGIC_I/pwm9/timer_count_18> <led_pwm_0/USER_LOGIC_I/pwm10/timer_count_18> <led_pwm_0/USER_LOGIC_I/pwm11/timer_count_18> <led_pwm_0/USER_LOGIC_I/pwm12/timer_count_18> <led_pwm_0/USER_LOGIC_I/pwm13/timer_count_18> <led_pwm_0/USER_LOGIC_I/pwm15/timer_count_18> <led_pwm_0/USER_LOGIC_I/pwm16/timer_count_18> <led_pwm_0/USER_LOGIC_I/pwm14/timer_count_18> <led_pwm_0/USER_LOGIC_I/pwm17/timer_count_18> <led_pwm_0/USER_LOGIC_I/pwm18/timer_count_18>
   <led_pwm_0/USER_LOGIC_I/pwm19/timer_count_18> <led_pwm_0/USER_LOGIC_I/pwm20/timer_count_18> <led_pwm_0/USER_LOGIC_I/pwm21/timer_count_18> <led_pwm_0/USER_LOGIC_I/pwm22/timer_count_18> <led_pwm_0/USER_LOGIC_I/pwm23/timer_count_18> <led_pwm_0/USER_LOGIC_I/pwm24/timer_count_18> <led_pwm_0/USER_LOGIC_I/pwm25/timer_count_18> <led_pwm_0/USER_LOGIC_I/pwm26/timer_count_18> <led_pwm_0/USER_LOGIC_I/pwm27/timer_count_18> <led_pwm_0/USER_LOGIC_I/pwm28/timer_count_18> <led_pwm_0/USER_LOGIC_I/pwm29/timer_count_18> 
INFO:Xst:2261 - The FF/Latch <led_pwm_0/USER_LOGIC_I/pwm0/timer_count_24> in Unit <system_led_pwm_0_wrapper> is equivalent to the following 29 FFs/Latches, which will be removed : <led_pwm_0/USER_LOGIC_I/pwm1/timer_count_24> <led_pwm_0/USER_LOGIC_I/pwm2/timer_count_24> <led_pwm_0/USER_LOGIC_I/pwm3/timer_count_24> <led_pwm_0/USER_LOGIC_I/pwm4/timer_count_24> <led_pwm_0/USER_LOGIC_I/pwm5/timer_count_24> <led_pwm_0/USER_LOGIC_I/pwm6/timer_count_24> <led_pwm_0/USER_LOGIC_I/pwm7/timer_count_24> <led_pwm_0/USER_LOGIC_I/pwm8/timer_count_24> <led_pwm_0/USER_LOGIC_I/pwm9/timer_count_24> <led_pwm_0/USER_LOGIC_I/pwm10/timer_count_24> <led_pwm_0/USER_LOGIC_I/pwm11/timer_count_24> <led_pwm_0/USER_LOGIC_I/pwm12/timer_count_24> <led_pwm_0/USER_LOGIC_I/pwm13/timer_count_24> <led_pwm_0/USER_LOGIC_I/pwm15/timer_count_24> <led_pwm_0/USER_LOGIC_I/pwm16/timer_count_24> <led_pwm_0/USER_LOGIC_I/pwm14/timer_count_24> <led_pwm_0/USER_LOGIC_I/pwm17/timer_count_24> <led_pwm_0/USER_LOGIC_I/pwm18/timer_count_24>
   <led_pwm_0/USER_LOGIC_I/pwm19/timer_count_24> <led_pwm_0/USER_LOGIC_I/pwm20/timer_count_24> <led_pwm_0/USER_LOGIC_I/pwm21/timer_count_24> <led_pwm_0/USER_LOGIC_I/pwm22/timer_count_24> <led_pwm_0/USER_LOGIC_I/pwm23/timer_count_24> <led_pwm_0/USER_LOGIC_I/pwm24/timer_count_24> <led_pwm_0/USER_LOGIC_I/pwm25/timer_count_24> <led_pwm_0/USER_LOGIC_I/pwm26/timer_count_24> <led_pwm_0/USER_LOGIC_I/pwm27/timer_count_24> <led_pwm_0/USER_LOGIC_I/pwm28/timer_count_24> <led_pwm_0/USER_LOGIC_I/pwm29/timer_count_24> 
INFO:Xst:2261 - The FF/Latch <led_pwm_0/USER_LOGIC_I/pwm0/timer_count_19> in Unit <system_led_pwm_0_wrapper> is equivalent to the following 29 FFs/Latches, which will be removed : <led_pwm_0/USER_LOGIC_I/pwm1/timer_count_19> <led_pwm_0/USER_LOGIC_I/pwm2/timer_count_19> <led_pwm_0/USER_LOGIC_I/pwm3/timer_count_19> <led_pwm_0/USER_LOGIC_I/pwm4/timer_count_19> <led_pwm_0/USER_LOGIC_I/pwm5/timer_count_19> <led_pwm_0/USER_LOGIC_I/pwm6/timer_count_19> <led_pwm_0/USER_LOGIC_I/pwm7/timer_count_19> <led_pwm_0/USER_LOGIC_I/pwm8/timer_count_19> <led_pwm_0/USER_LOGIC_I/pwm9/timer_count_19> <led_pwm_0/USER_LOGIC_I/pwm10/timer_count_19> <led_pwm_0/USER_LOGIC_I/pwm11/timer_count_19> <led_pwm_0/USER_LOGIC_I/pwm12/timer_count_19> <led_pwm_0/USER_LOGIC_I/pwm13/timer_count_19> <led_pwm_0/USER_LOGIC_I/pwm15/timer_count_19> <led_pwm_0/USER_LOGIC_I/pwm16/timer_count_19> <led_pwm_0/USER_LOGIC_I/pwm14/timer_count_19> <led_pwm_0/USER_LOGIC_I/pwm17/timer_count_19> <led_pwm_0/USER_LOGIC_I/pwm18/timer_count_19>
   <led_pwm_0/USER_LOGIC_I/pwm19/timer_count_19> <led_pwm_0/USER_LOGIC_I/pwm20/timer_count_19> <led_pwm_0/USER_LOGIC_I/pwm21/timer_count_19> <led_pwm_0/USER_LOGIC_I/pwm22/timer_count_19> <led_pwm_0/USER_LOGIC_I/pwm23/timer_count_19> <led_pwm_0/USER_LOGIC_I/pwm24/timer_count_19> <led_pwm_0/USER_LOGIC_I/pwm25/timer_count_19> <led_pwm_0/USER_LOGIC_I/pwm26/timer_count_19> <led_pwm_0/USER_LOGIC_I/pwm27/timer_count_19> <led_pwm_0/USER_LOGIC_I/pwm28/timer_count_19> <led_pwm_0/USER_LOGIC_I/pwm29/timer_count_19> 
INFO:Xst:2261 - The FF/Latch <led_pwm_0/USER_LOGIC_I/pwm0/timer_count_30> in Unit <system_led_pwm_0_wrapper> is equivalent to the following 29 FFs/Latches, which will be removed : <led_pwm_0/USER_LOGIC_I/pwm1/timer_count_30> <led_pwm_0/USER_LOGIC_I/pwm2/timer_count_30> <led_pwm_0/USER_LOGIC_I/pwm3/timer_count_30> <led_pwm_0/USER_LOGIC_I/pwm4/timer_count_30> <led_pwm_0/USER_LOGIC_I/pwm5/timer_count_30> <led_pwm_0/USER_LOGIC_I/pwm6/timer_count_30> <led_pwm_0/USER_LOGIC_I/pwm7/timer_count_30> <led_pwm_0/USER_LOGIC_I/pwm8/timer_count_30> <led_pwm_0/USER_LOGIC_I/pwm9/timer_count_30> <led_pwm_0/USER_LOGIC_I/pwm10/timer_count_30> <led_pwm_0/USER_LOGIC_I/pwm11/timer_count_30> <led_pwm_0/USER_LOGIC_I/pwm12/timer_count_30> <led_pwm_0/USER_LOGIC_I/pwm13/timer_count_30> <led_pwm_0/USER_LOGIC_I/pwm15/timer_count_30> <led_pwm_0/USER_LOGIC_I/pwm16/timer_count_30> <led_pwm_0/USER_LOGIC_I/pwm14/timer_count_30> <led_pwm_0/USER_LOGIC_I/pwm17/timer_count_30> <led_pwm_0/USER_LOGIC_I/pwm18/timer_count_30>
   <led_pwm_0/USER_LOGIC_I/pwm19/timer_count_30> <led_pwm_0/USER_LOGIC_I/pwm20/timer_count_30> <led_pwm_0/USER_LOGIC_I/pwm21/timer_count_30> <led_pwm_0/USER_LOGIC_I/pwm22/timer_count_30> <led_pwm_0/USER_LOGIC_I/pwm23/timer_count_30> <led_pwm_0/USER_LOGIC_I/pwm24/timer_count_30> <led_pwm_0/USER_LOGIC_I/pwm25/timer_count_30> <led_pwm_0/USER_LOGIC_I/pwm26/timer_count_30> <led_pwm_0/USER_LOGIC_I/pwm27/timer_count_30> <led_pwm_0/USER_LOGIC_I/pwm28/timer_count_30> <led_pwm_0/USER_LOGIC_I/pwm29/timer_count_30> 
INFO:Xst:2261 - The FF/Latch <led_pwm_0/USER_LOGIC_I/pwm0/timer_count_25> in Unit <system_led_pwm_0_wrapper> is equivalent to the following 29 FFs/Latches, which will be removed : <led_pwm_0/USER_LOGIC_I/pwm1/timer_count_25> <led_pwm_0/USER_LOGIC_I/pwm2/timer_count_25> <led_pwm_0/USER_LOGIC_I/pwm3/timer_count_25> <led_pwm_0/USER_LOGIC_I/pwm4/timer_count_25> <led_pwm_0/USER_LOGIC_I/pwm5/timer_count_25> <led_pwm_0/USER_LOGIC_I/pwm6/timer_count_25> <led_pwm_0/USER_LOGIC_I/pwm7/timer_count_25> <led_pwm_0/USER_LOGIC_I/pwm8/timer_count_25> <led_pwm_0/USER_LOGIC_I/pwm9/timer_count_25> <led_pwm_0/USER_LOGIC_I/pwm10/timer_count_25> <led_pwm_0/USER_LOGIC_I/pwm11/timer_count_25> <led_pwm_0/USER_LOGIC_I/pwm12/timer_count_25> <led_pwm_0/USER_LOGIC_I/pwm13/timer_count_25> <led_pwm_0/USER_LOGIC_I/pwm15/timer_count_25> <led_pwm_0/USER_LOGIC_I/pwm16/timer_count_25> <led_pwm_0/USER_LOGIC_I/pwm14/timer_count_25> <led_pwm_0/USER_LOGIC_I/pwm17/timer_count_25> <led_pwm_0/USER_LOGIC_I/pwm18/timer_count_25>
   <led_pwm_0/USER_LOGIC_I/pwm19/timer_count_25> <led_pwm_0/USER_LOGIC_I/pwm20/timer_count_25> <led_pwm_0/USER_LOGIC_I/pwm21/timer_count_25> <led_pwm_0/USER_LOGIC_I/pwm22/timer_count_25> <led_pwm_0/USER_LOGIC_I/pwm23/timer_count_25> <led_pwm_0/USER_LOGIC_I/pwm24/timer_count_25> <led_pwm_0/USER_LOGIC_I/pwm25/timer_count_25> <led_pwm_0/USER_LOGIC_I/pwm26/timer_count_25> <led_pwm_0/USER_LOGIC_I/pwm27/timer_count_25> <led_pwm_0/USER_LOGIC_I/pwm28/timer_count_25> <led_pwm_0/USER_LOGIC_I/pwm29/timer_count_25> 
INFO:Xst:2261 - The FF/Latch <led_pwm_0/USER_LOGIC_I/pwm0/timer_count_31> in Unit <system_led_pwm_0_wrapper> is equivalent to the following 29 FFs/Latches, which will be removed : <led_pwm_0/USER_LOGIC_I/pwm1/timer_count_31> <led_pwm_0/USER_LOGIC_I/pwm2/timer_count_31> <led_pwm_0/USER_LOGIC_I/pwm3/timer_count_31> <led_pwm_0/USER_LOGIC_I/pwm4/timer_count_31> <led_pwm_0/USER_LOGIC_I/pwm5/timer_count_31> <led_pwm_0/USER_LOGIC_I/pwm6/timer_count_31> <led_pwm_0/USER_LOGIC_I/pwm7/timer_count_31> <led_pwm_0/USER_LOGIC_I/pwm8/timer_count_31> <led_pwm_0/USER_LOGIC_I/pwm9/timer_count_31> <led_pwm_0/USER_LOGIC_I/pwm10/timer_count_31> <led_pwm_0/USER_LOGIC_I/pwm11/timer_count_31> <led_pwm_0/USER_LOGIC_I/pwm12/timer_count_31> <led_pwm_0/USER_LOGIC_I/pwm13/timer_count_31> <led_pwm_0/USER_LOGIC_I/pwm15/timer_count_31> <led_pwm_0/USER_LOGIC_I/pwm16/timer_count_31> <led_pwm_0/USER_LOGIC_I/pwm14/timer_count_31> <led_pwm_0/USER_LOGIC_I/pwm17/timer_count_31> <led_pwm_0/USER_LOGIC_I/pwm18/timer_count_31>
   <led_pwm_0/USER_LOGIC_I/pwm19/timer_count_31> <led_pwm_0/USER_LOGIC_I/pwm20/timer_count_31> <led_pwm_0/USER_LOGIC_I/pwm21/timer_count_31> <led_pwm_0/USER_LOGIC_I/pwm22/timer_count_31> <led_pwm_0/USER_LOGIC_I/pwm23/timer_count_31> <led_pwm_0/USER_LOGIC_I/pwm24/timer_count_31> <led_pwm_0/USER_LOGIC_I/pwm25/timer_count_31> <led_pwm_0/USER_LOGIC_I/pwm26/timer_count_31> <led_pwm_0/USER_LOGIC_I/pwm27/timer_count_31> <led_pwm_0/USER_LOGIC_I/pwm28/timer_count_31> <led_pwm_0/USER_LOGIC_I/pwm29/timer_count_31> 
INFO:Xst:2261 - The FF/Latch <led_pwm_0/USER_LOGIC_I/pwm0/timer_count_26> in Unit <system_led_pwm_0_wrapper> is equivalent to the following 29 FFs/Latches, which will be removed : <led_pwm_0/USER_LOGIC_I/pwm1/timer_count_26> <led_pwm_0/USER_LOGIC_I/pwm2/timer_count_26> <led_pwm_0/USER_LOGIC_I/pwm3/timer_count_26> <led_pwm_0/USER_LOGIC_I/pwm4/timer_count_26> <led_pwm_0/USER_LOGIC_I/pwm5/timer_count_26> <led_pwm_0/USER_LOGIC_I/pwm6/timer_count_26> <led_pwm_0/USER_LOGIC_I/pwm7/timer_count_26> <led_pwm_0/USER_LOGIC_I/pwm8/timer_count_26> <led_pwm_0/USER_LOGIC_I/pwm9/timer_count_26> <led_pwm_0/USER_LOGIC_I/pwm10/timer_count_26> <led_pwm_0/USER_LOGIC_I/pwm11/timer_count_26> <led_pwm_0/USER_LOGIC_I/pwm12/timer_count_26> <led_pwm_0/USER_LOGIC_I/pwm13/timer_count_26> <led_pwm_0/USER_LOGIC_I/pwm15/timer_count_26> <led_pwm_0/USER_LOGIC_I/pwm16/timer_count_26> <led_pwm_0/USER_LOGIC_I/pwm14/timer_count_26> <led_pwm_0/USER_LOGIC_I/pwm17/timer_count_26> <led_pwm_0/USER_LOGIC_I/pwm18/timer_count_26>
   <led_pwm_0/USER_LOGIC_I/pwm19/timer_count_26> <led_pwm_0/USER_LOGIC_I/pwm20/timer_count_26> <led_pwm_0/USER_LOGIC_I/pwm21/timer_count_26> <led_pwm_0/USER_LOGIC_I/pwm22/timer_count_26> <led_pwm_0/USER_LOGIC_I/pwm23/timer_count_26> <led_pwm_0/USER_LOGIC_I/pwm24/timer_count_26> <led_pwm_0/USER_LOGIC_I/pwm25/timer_count_26> <led_pwm_0/USER_LOGIC_I/pwm26/timer_count_26> <led_pwm_0/USER_LOGIC_I/pwm27/timer_count_26> <led_pwm_0/USER_LOGIC_I/pwm28/timer_count_26> <led_pwm_0/USER_LOGIC_I/pwm29/timer_count_26> 
INFO:Xst:2261 - The FF/Latch <led_pwm_0/USER_LOGIC_I/pwm0/timer_count_27> in Unit <system_led_pwm_0_wrapper> is equivalent to the following 29 FFs/Latches, which will be removed : <led_pwm_0/USER_LOGIC_I/pwm1/timer_count_27> <led_pwm_0/USER_LOGIC_I/pwm2/timer_count_27> <led_pwm_0/USER_LOGIC_I/pwm3/timer_count_27> <led_pwm_0/USER_LOGIC_I/pwm4/timer_count_27> <led_pwm_0/USER_LOGIC_I/pwm5/timer_count_27> <led_pwm_0/USER_LOGIC_I/pwm6/timer_count_27> <led_pwm_0/USER_LOGIC_I/pwm7/timer_count_27> <led_pwm_0/USER_LOGIC_I/pwm8/timer_count_27> <led_pwm_0/USER_LOGIC_I/pwm9/timer_count_27> <led_pwm_0/USER_LOGIC_I/pwm10/timer_count_27> <led_pwm_0/USER_LOGIC_I/pwm11/timer_count_27> <led_pwm_0/USER_LOGIC_I/pwm12/timer_count_27> <led_pwm_0/USER_LOGIC_I/pwm13/timer_count_27> <led_pwm_0/USER_LOGIC_I/pwm15/timer_count_27> <led_pwm_0/USER_LOGIC_I/pwm16/timer_count_27> <led_pwm_0/USER_LOGIC_I/pwm14/timer_count_27> <led_pwm_0/USER_LOGIC_I/pwm17/timer_count_27> <led_pwm_0/USER_LOGIC_I/pwm18/timer_count_27>
   <led_pwm_0/USER_LOGIC_I/pwm19/timer_count_27> <led_pwm_0/USER_LOGIC_I/pwm20/timer_count_27> <led_pwm_0/USER_LOGIC_I/pwm21/timer_count_27> <led_pwm_0/USER_LOGIC_I/pwm22/timer_count_27> <led_pwm_0/USER_LOGIC_I/pwm23/timer_count_27> <led_pwm_0/USER_LOGIC_I/pwm24/timer_count_27> <led_pwm_0/USER_LOGIC_I/pwm25/timer_count_27> <led_pwm_0/USER_LOGIC_I/pwm26/timer_count_27> <led_pwm_0/USER_LOGIC_I/pwm27/timer_count_27> <led_pwm_0/USER_LOGIC_I/pwm28/timer_count_27> <led_pwm_0/USER_LOGIC_I/pwm29/timer_count_27> 
INFO:Xst:2261 - The FF/Latch <led_pwm_0/USER_LOGIC_I/pwm0/timer_count_28> in Unit <system_led_pwm_0_wrapper> is equivalent to the following 29 FFs/Latches, which will be removed : <led_pwm_0/USER_LOGIC_I/pwm1/timer_count_28> <led_pwm_0/USER_LOGIC_I/pwm2/timer_count_28> <led_pwm_0/USER_LOGIC_I/pwm3/timer_count_28> <led_pwm_0/USER_LOGIC_I/pwm4/timer_count_28> <led_pwm_0/USER_LOGIC_I/pwm5/timer_count_28> <led_pwm_0/USER_LOGIC_I/pwm6/timer_count_28> <led_pwm_0/USER_LOGIC_I/pwm7/timer_count_28> <led_pwm_0/USER_LOGIC_I/pwm8/timer_count_28> <led_pwm_0/USER_LOGIC_I/pwm9/timer_count_28> <led_pwm_0/USER_LOGIC_I/pwm10/timer_count_28> <led_pwm_0/USER_LOGIC_I/pwm11/timer_count_28> <led_pwm_0/USER_LOGIC_I/pwm12/timer_count_28> <led_pwm_0/USER_LOGIC_I/pwm13/timer_count_28> <led_pwm_0/USER_LOGIC_I/pwm15/timer_count_28> <led_pwm_0/USER_LOGIC_I/pwm16/timer_count_28> <led_pwm_0/USER_LOGIC_I/pwm14/timer_count_28> <led_pwm_0/USER_LOGIC_I/pwm17/timer_count_28> <led_pwm_0/USER_LOGIC_I/pwm18/timer_count_28>
   <led_pwm_0/USER_LOGIC_I/pwm19/timer_count_28> <led_pwm_0/USER_LOGIC_I/pwm20/timer_count_28> <led_pwm_0/USER_LOGIC_I/pwm21/timer_count_28> <led_pwm_0/USER_LOGIC_I/pwm22/timer_count_28> <led_pwm_0/USER_LOGIC_I/pwm23/timer_count_28> <led_pwm_0/USER_LOGIC_I/pwm24/timer_count_28> <led_pwm_0/USER_LOGIC_I/pwm25/timer_count_28> <led_pwm_0/USER_LOGIC_I/pwm26/timer_count_28> <led_pwm_0/USER_LOGIC_I/pwm27/timer_count_28> <led_pwm_0/USER_LOGIC_I/pwm28/timer_count_28> <led_pwm_0/USER_LOGIC_I/pwm29/timer_count_28> 
INFO:Xst:2261 - The FF/Latch <led_pwm_0/USER_LOGIC_I/pwm0/timer_count_29> in Unit <system_led_pwm_0_wrapper> is equivalent to the following 29 FFs/Latches, which will be removed : <led_pwm_0/USER_LOGIC_I/pwm1/timer_count_29> <led_pwm_0/USER_LOGIC_I/pwm2/timer_count_29> <led_pwm_0/USER_LOGIC_I/pwm3/timer_count_29> <led_pwm_0/USER_LOGIC_I/pwm4/timer_count_29> <led_pwm_0/USER_LOGIC_I/pwm5/timer_count_29> <led_pwm_0/USER_LOGIC_I/pwm6/timer_count_29> <led_pwm_0/USER_LOGIC_I/pwm7/timer_count_29> <led_pwm_0/USER_LOGIC_I/pwm8/timer_count_29> <led_pwm_0/USER_LOGIC_I/pwm9/timer_count_29> <led_pwm_0/USER_LOGIC_I/pwm10/timer_count_29> <led_pwm_0/USER_LOGIC_I/pwm11/timer_count_29> <led_pwm_0/USER_LOGIC_I/pwm12/timer_count_29> <led_pwm_0/USER_LOGIC_I/pwm13/timer_count_29> <led_pwm_0/USER_LOGIC_I/pwm15/timer_count_29> <led_pwm_0/USER_LOGIC_I/pwm16/timer_count_29> <led_pwm_0/USER_LOGIC_I/pwm14/timer_count_29> <led_pwm_0/USER_LOGIC_I/pwm17/timer_count_29> <led_pwm_0/USER_LOGIC_I/pwm18/timer_count_29>
   <led_pwm_0/USER_LOGIC_I/pwm19/timer_count_29> <led_pwm_0/USER_LOGIC_I/pwm20/timer_count_29> <led_pwm_0/USER_LOGIC_I/pwm21/timer_count_29> <led_pwm_0/USER_LOGIC_I/pwm22/timer_count_29> <led_pwm_0/USER_LOGIC_I/pwm23/timer_count_29> <led_pwm_0/USER_LOGIC_I/pwm24/timer_count_29> <led_pwm_0/USER_LOGIC_I/pwm25/timer_count_29> <led_pwm_0/USER_LOGIC_I/pwm26/timer_count_29> <led_pwm_0/USER_LOGIC_I/pwm27/timer_count_29> <led_pwm_0/USER_LOGIC_I/pwm28/timer_count_29> <led_pwm_0/USER_LOGIC_I/pwm29/timer_count_29> 
INFO:Xst:2261 - The FF/Latch <led_pwm_0/USER_LOGIC_I/pwm0/timer_count_0> in Unit <system_led_pwm_0_wrapper> is equivalent to the following 29 FFs/Latches, which will be removed : <led_pwm_0/USER_LOGIC_I/pwm1/timer_count_0> <led_pwm_0/USER_LOGIC_I/pwm2/timer_count_0> <led_pwm_0/USER_LOGIC_I/pwm3/timer_count_0> <led_pwm_0/USER_LOGIC_I/pwm4/timer_count_0> <led_pwm_0/USER_LOGIC_I/pwm5/timer_count_0> <led_pwm_0/USER_LOGIC_I/pwm6/timer_count_0> <led_pwm_0/USER_LOGIC_I/pwm7/timer_count_0> <led_pwm_0/USER_LOGIC_I/pwm8/timer_count_0> <led_pwm_0/USER_LOGIC_I/pwm9/timer_count_0> <led_pwm_0/USER_LOGIC_I/pwm10/timer_count_0> <led_pwm_0/USER_LOGIC_I/pwm11/timer_count_0> <led_pwm_0/USER_LOGIC_I/pwm12/timer_count_0> <led_pwm_0/USER_LOGIC_I/pwm13/timer_count_0> <led_pwm_0/USER_LOGIC_I/pwm15/timer_count_0> <led_pwm_0/USER_LOGIC_I/pwm16/timer_count_0> <led_pwm_0/USER_LOGIC_I/pwm14/timer_count_0> <led_pwm_0/USER_LOGIC_I/pwm17/timer_count_0> <led_pwm_0/USER_LOGIC_I/pwm18/timer_count_0> <led_pwm_0/USER_LOGIC_I/pwm19/timer_count_0>
   <led_pwm_0/USER_LOGIC_I/pwm20/timer_count_0> <led_pwm_0/USER_LOGIC_I/pwm21/timer_count_0> <led_pwm_0/USER_LOGIC_I/pwm22/timer_count_0> <led_pwm_0/USER_LOGIC_I/pwm23/timer_count_0> <led_pwm_0/USER_LOGIC_I/pwm24/timer_count_0> <led_pwm_0/USER_LOGIC_I/pwm25/timer_count_0> <led_pwm_0/USER_LOGIC_I/pwm26/timer_count_0> <led_pwm_0/USER_LOGIC_I/pwm27/timer_count_0> <led_pwm_0/USER_LOGIC_I/pwm28/timer_count_0> <led_pwm_0/USER_LOGIC_I/pwm29/timer_count_0> 
INFO:Xst:2261 - The FF/Latch <led_pwm_0/USER_LOGIC_I/pwm0/timer_count_1> in Unit <system_led_pwm_0_wrapper> is equivalent to the following 29 FFs/Latches, which will be removed : <led_pwm_0/USER_LOGIC_I/pwm1/timer_count_1> <led_pwm_0/USER_LOGIC_I/pwm2/timer_count_1> <led_pwm_0/USER_LOGIC_I/pwm3/timer_count_1> <led_pwm_0/USER_LOGIC_I/pwm4/timer_count_1> <led_pwm_0/USER_LOGIC_I/pwm5/timer_count_1> <led_pwm_0/USER_LOGIC_I/pwm6/timer_count_1> <led_pwm_0/USER_LOGIC_I/pwm7/timer_count_1> <led_pwm_0/USER_LOGIC_I/pwm8/timer_count_1> <led_pwm_0/USER_LOGIC_I/pwm9/timer_count_1> <led_pwm_0/USER_LOGIC_I/pwm10/timer_count_1> <led_pwm_0/USER_LOGIC_I/pwm11/timer_count_1> <led_pwm_0/USER_LOGIC_I/pwm12/timer_count_1> <led_pwm_0/USER_LOGIC_I/pwm13/timer_count_1> <led_pwm_0/USER_LOGIC_I/pwm15/timer_count_1> <led_pwm_0/USER_LOGIC_I/pwm16/timer_count_1> <led_pwm_0/USER_LOGIC_I/pwm14/timer_count_1> <led_pwm_0/USER_LOGIC_I/pwm17/timer_count_1> <led_pwm_0/USER_LOGIC_I/pwm18/timer_count_1> <led_pwm_0/USER_LOGIC_I/pwm19/timer_count_1>
   <led_pwm_0/USER_LOGIC_I/pwm20/timer_count_1> <led_pwm_0/USER_LOGIC_I/pwm21/timer_count_1> <led_pwm_0/USER_LOGIC_I/pwm22/timer_count_1> <led_pwm_0/USER_LOGIC_I/pwm23/timer_count_1> <led_pwm_0/USER_LOGIC_I/pwm24/timer_count_1> <led_pwm_0/USER_LOGIC_I/pwm25/timer_count_1> <led_pwm_0/USER_LOGIC_I/pwm26/timer_count_1> <led_pwm_0/USER_LOGIC_I/pwm27/timer_count_1> <led_pwm_0/USER_LOGIC_I/pwm28/timer_count_1> <led_pwm_0/USER_LOGIC_I/pwm29/timer_count_1> 
INFO:Xst:2261 - The FF/Latch <led_pwm_0/USER_LOGIC_I/pwm0/timer_count_2> in Unit <system_led_pwm_0_wrapper> is equivalent to the following 29 FFs/Latches, which will be removed : <led_pwm_0/USER_LOGIC_I/pwm1/timer_count_2> <led_pwm_0/USER_LOGIC_I/pwm2/timer_count_2> <led_pwm_0/USER_LOGIC_I/pwm3/timer_count_2> <led_pwm_0/USER_LOGIC_I/pwm4/timer_count_2> <led_pwm_0/USER_LOGIC_I/pwm5/timer_count_2> <led_pwm_0/USER_LOGIC_I/pwm6/timer_count_2> <led_pwm_0/USER_LOGIC_I/pwm7/timer_count_2> <led_pwm_0/USER_LOGIC_I/pwm8/timer_count_2> <led_pwm_0/USER_LOGIC_I/pwm9/timer_count_2> <led_pwm_0/USER_LOGIC_I/pwm10/timer_count_2> <led_pwm_0/USER_LOGIC_I/pwm11/timer_count_2> <led_pwm_0/USER_LOGIC_I/pwm12/timer_count_2> <led_pwm_0/USER_LOGIC_I/pwm13/timer_count_2> <led_pwm_0/USER_LOGIC_I/pwm15/timer_count_2> <led_pwm_0/USER_LOGIC_I/pwm16/timer_count_2> <led_pwm_0/USER_LOGIC_I/pwm14/timer_count_2> <led_pwm_0/USER_LOGIC_I/pwm17/timer_count_2> <led_pwm_0/USER_LOGIC_I/pwm18/timer_count_2> <led_pwm_0/USER_LOGIC_I/pwm19/timer_count_2>
   <led_pwm_0/USER_LOGIC_I/pwm20/timer_count_2> <led_pwm_0/USER_LOGIC_I/pwm21/timer_count_2> <led_pwm_0/USER_LOGIC_I/pwm22/timer_count_2> <led_pwm_0/USER_LOGIC_I/pwm23/timer_count_2> <led_pwm_0/USER_LOGIC_I/pwm24/timer_count_2> <led_pwm_0/USER_LOGIC_I/pwm25/timer_count_2> <led_pwm_0/USER_LOGIC_I/pwm26/timer_count_2> <led_pwm_0/USER_LOGIC_I/pwm27/timer_count_2> <led_pwm_0/USER_LOGIC_I/pwm28/timer_count_2> <led_pwm_0/USER_LOGIC_I/pwm29/timer_count_2> 
INFO:Xst:2261 - The FF/Latch <led_pwm_0/USER_LOGIC_I/pwm0/timer_count_3> in Unit <system_led_pwm_0_wrapper> is equivalent to the following 29 FFs/Latches, which will be removed : <led_pwm_0/USER_LOGIC_I/pwm1/timer_count_3> <led_pwm_0/USER_LOGIC_I/pwm2/timer_count_3> <led_pwm_0/USER_LOGIC_I/pwm3/timer_count_3> <led_pwm_0/USER_LOGIC_I/pwm4/timer_count_3> <led_pwm_0/USER_LOGIC_I/pwm5/timer_count_3> <led_pwm_0/USER_LOGIC_I/pwm6/timer_count_3> <led_pwm_0/USER_LOGIC_I/pwm7/timer_count_3> <led_pwm_0/USER_LOGIC_I/pwm8/timer_count_3> <led_pwm_0/USER_LOGIC_I/pwm9/timer_count_3> <led_pwm_0/USER_LOGIC_I/pwm10/timer_count_3> <led_pwm_0/USER_LOGIC_I/pwm11/timer_count_3> <led_pwm_0/USER_LOGIC_I/pwm12/timer_count_3> <led_pwm_0/USER_LOGIC_I/pwm13/timer_count_3> <led_pwm_0/USER_LOGIC_I/pwm15/timer_count_3> <led_pwm_0/USER_LOGIC_I/pwm16/timer_count_3> <led_pwm_0/USER_LOGIC_I/pwm14/timer_count_3> <led_pwm_0/USER_LOGIC_I/pwm17/timer_count_3> <led_pwm_0/USER_LOGIC_I/pwm18/timer_count_3> <led_pwm_0/USER_LOGIC_I/pwm19/timer_count_3>
   <led_pwm_0/USER_LOGIC_I/pwm20/timer_count_3> <led_pwm_0/USER_LOGIC_I/pwm21/timer_count_3> <led_pwm_0/USER_LOGIC_I/pwm22/timer_count_3> <led_pwm_0/USER_LOGIC_I/pwm23/timer_count_3> <led_pwm_0/USER_LOGIC_I/pwm24/timer_count_3> <led_pwm_0/USER_LOGIC_I/pwm25/timer_count_3> <led_pwm_0/USER_LOGIC_I/pwm26/timer_count_3> <led_pwm_0/USER_LOGIC_I/pwm27/timer_count_3> <led_pwm_0/USER_LOGIC_I/pwm28/timer_count_3> <led_pwm_0/USER_LOGIC_I/pwm29/timer_count_3> 
INFO:Xst:2261 - The FF/Latch <led_pwm_0/USER_LOGIC_I/pwm0/timer_count_4> in Unit <system_led_pwm_0_wrapper> is equivalent to the following 29 FFs/Latches, which will be removed : <led_pwm_0/USER_LOGIC_I/pwm1/timer_count_4> <led_pwm_0/USER_LOGIC_I/pwm2/timer_count_4> <led_pwm_0/USER_LOGIC_I/pwm3/timer_count_4> <led_pwm_0/USER_LOGIC_I/pwm4/timer_count_4> <led_pwm_0/USER_LOGIC_I/pwm5/timer_count_4> <led_pwm_0/USER_LOGIC_I/pwm6/timer_count_4> <led_pwm_0/USER_LOGIC_I/pwm7/timer_count_4> <led_pwm_0/USER_LOGIC_I/pwm8/timer_count_4> <led_pwm_0/USER_LOGIC_I/pwm9/timer_count_4> <led_pwm_0/USER_LOGIC_I/pwm10/timer_count_4> <led_pwm_0/USER_LOGIC_I/pwm11/timer_count_4> <led_pwm_0/USER_LOGIC_I/pwm12/timer_count_4> <led_pwm_0/USER_LOGIC_I/pwm13/timer_count_4> <led_pwm_0/USER_LOGIC_I/pwm15/timer_count_4> <led_pwm_0/USER_LOGIC_I/pwm16/timer_count_4> <led_pwm_0/USER_LOGIC_I/pwm14/timer_count_4> <led_pwm_0/USER_LOGIC_I/pwm17/timer_count_4> <led_pwm_0/USER_LOGIC_I/pwm18/timer_count_4> <led_pwm_0/USER_LOGIC_I/pwm19/timer_count_4>
   <led_pwm_0/USER_LOGIC_I/pwm20/timer_count_4> <led_pwm_0/USER_LOGIC_I/pwm21/timer_count_4> <led_pwm_0/USER_LOGIC_I/pwm22/timer_count_4> <led_pwm_0/USER_LOGIC_I/pwm23/timer_count_4> <led_pwm_0/USER_LOGIC_I/pwm24/timer_count_4> <led_pwm_0/USER_LOGIC_I/pwm25/timer_count_4> <led_pwm_0/USER_LOGIC_I/pwm26/timer_count_4> <led_pwm_0/USER_LOGIC_I/pwm27/timer_count_4> <led_pwm_0/USER_LOGIC_I/pwm28/timer_count_4> <led_pwm_0/USER_LOGIC_I/pwm29/timer_count_4> 
INFO:Xst:2261 - The FF/Latch <led_pwm_0/USER_LOGIC_I/pwm0/timer_count_5> in Unit <system_led_pwm_0_wrapper> is equivalent to the following 29 FFs/Latches, which will be removed : <led_pwm_0/USER_LOGIC_I/pwm1/timer_count_5> <led_pwm_0/USER_LOGIC_I/pwm2/timer_count_5> <led_pwm_0/USER_LOGIC_I/pwm3/timer_count_5> <led_pwm_0/USER_LOGIC_I/pwm4/timer_count_5> <led_pwm_0/USER_LOGIC_I/pwm5/timer_count_5> <led_pwm_0/USER_LOGIC_I/pwm6/timer_count_5> <led_pwm_0/USER_LOGIC_I/pwm7/timer_count_5> <led_pwm_0/USER_LOGIC_I/pwm8/timer_count_5> <led_pwm_0/USER_LOGIC_I/pwm9/timer_count_5> <led_pwm_0/USER_LOGIC_I/pwm10/timer_count_5> <led_pwm_0/USER_LOGIC_I/pwm11/timer_count_5> <led_pwm_0/USER_LOGIC_I/pwm12/timer_count_5> <led_pwm_0/USER_LOGIC_I/pwm13/timer_count_5> <led_pwm_0/USER_LOGIC_I/pwm15/timer_count_5> <led_pwm_0/USER_LOGIC_I/pwm16/timer_count_5> <led_pwm_0/USER_LOGIC_I/pwm14/timer_count_5> <led_pwm_0/USER_LOGIC_I/pwm17/timer_count_5> <led_pwm_0/USER_LOGIC_I/pwm18/timer_count_5> <led_pwm_0/USER_LOGIC_I/pwm19/timer_count_5>
   <led_pwm_0/USER_LOGIC_I/pwm20/timer_count_5> <led_pwm_0/USER_LOGIC_I/pwm21/timer_count_5> <led_pwm_0/USER_LOGIC_I/pwm22/timer_count_5> <led_pwm_0/USER_LOGIC_I/pwm23/timer_count_5> <led_pwm_0/USER_LOGIC_I/pwm24/timer_count_5> <led_pwm_0/USER_LOGIC_I/pwm25/timer_count_5> <led_pwm_0/USER_LOGIC_I/pwm26/timer_count_5> <led_pwm_0/USER_LOGIC_I/pwm27/timer_count_5> <led_pwm_0/USER_LOGIC_I/pwm28/timer_count_5> <led_pwm_0/USER_LOGIC_I/pwm29/timer_count_5> 
INFO:Xst:2261 - The FF/Latch <led_pwm_0/USER_LOGIC_I/pwm0/timer_count_6> in Unit <system_led_pwm_0_wrapper> is equivalent to the following 29 FFs/Latches, which will be removed : <led_pwm_0/USER_LOGIC_I/pwm1/timer_count_6> <led_pwm_0/USER_LOGIC_I/pwm2/timer_count_6> <led_pwm_0/USER_LOGIC_I/pwm3/timer_count_6> <led_pwm_0/USER_LOGIC_I/pwm4/timer_count_6> <led_pwm_0/USER_LOGIC_I/pwm5/timer_count_6> <led_pwm_0/USER_LOGIC_I/pwm6/timer_count_6> <led_pwm_0/USER_LOGIC_I/pwm7/timer_count_6> <led_pwm_0/USER_LOGIC_I/pwm8/timer_count_6> <led_pwm_0/USER_LOGIC_I/pwm9/timer_count_6> <led_pwm_0/USER_LOGIC_I/pwm10/timer_count_6> <led_pwm_0/USER_LOGIC_I/pwm11/timer_count_6> <led_pwm_0/USER_LOGIC_I/pwm12/timer_count_6> <led_pwm_0/USER_LOGIC_I/pwm13/timer_count_6> <led_pwm_0/USER_LOGIC_I/pwm15/timer_count_6> <led_pwm_0/USER_LOGIC_I/pwm16/timer_count_6> <led_pwm_0/USER_LOGIC_I/pwm14/timer_count_6> <led_pwm_0/USER_LOGIC_I/pwm17/timer_count_6> <led_pwm_0/USER_LOGIC_I/pwm18/timer_count_6> <led_pwm_0/USER_LOGIC_I/pwm19/timer_count_6>
   <led_pwm_0/USER_LOGIC_I/pwm20/timer_count_6> <led_pwm_0/USER_LOGIC_I/pwm21/timer_count_6> <led_pwm_0/USER_LOGIC_I/pwm22/timer_count_6> <led_pwm_0/USER_LOGIC_I/pwm23/timer_count_6> <led_pwm_0/USER_LOGIC_I/pwm24/timer_count_6> <led_pwm_0/USER_LOGIC_I/pwm25/timer_count_6> <led_pwm_0/USER_LOGIC_I/pwm26/timer_count_6> <led_pwm_0/USER_LOGIC_I/pwm27/timer_count_6> <led_pwm_0/USER_LOGIC_I/pwm28/timer_count_6> <led_pwm_0/USER_LOGIC_I/pwm29/timer_count_6> 
INFO:Xst:2261 - The FF/Latch <led_pwm_0/USER_LOGIC_I/pwm0/timer_count_7> in Unit <system_led_pwm_0_wrapper> is equivalent to the following 29 FFs/Latches, which will be removed : <led_pwm_0/USER_LOGIC_I/pwm1/timer_count_7> <led_pwm_0/USER_LOGIC_I/pwm2/timer_count_7> <led_pwm_0/USER_LOGIC_I/pwm3/timer_count_7> <led_pwm_0/USER_LOGIC_I/pwm4/timer_count_7> <led_pwm_0/USER_LOGIC_I/pwm5/timer_count_7> <led_pwm_0/USER_LOGIC_I/pwm6/timer_count_7> <led_pwm_0/USER_LOGIC_I/pwm7/timer_count_7> <led_pwm_0/USER_LOGIC_I/pwm8/timer_count_7> <led_pwm_0/USER_LOGIC_I/pwm9/timer_count_7> <led_pwm_0/USER_LOGIC_I/pwm10/timer_count_7> <led_pwm_0/USER_LOGIC_I/pwm11/timer_count_7> <led_pwm_0/USER_LOGIC_I/pwm12/timer_count_7> <led_pwm_0/USER_LOGIC_I/pwm13/timer_count_7> <led_pwm_0/USER_LOGIC_I/pwm15/timer_count_7> <led_pwm_0/USER_LOGIC_I/pwm16/timer_count_7> <led_pwm_0/USER_LOGIC_I/pwm14/timer_count_7> <led_pwm_0/USER_LOGIC_I/pwm17/timer_count_7> <led_pwm_0/USER_LOGIC_I/pwm18/timer_count_7> <led_pwm_0/USER_LOGIC_I/pwm19/timer_count_7>
   <led_pwm_0/USER_LOGIC_I/pwm20/timer_count_7> <led_pwm_0/USER_LOGIC_I/pwm21/timer_count_7> <led_pwm_0/USER_LOGIC_I/pwm22/timer_count_7> <led_pwm_0/USER_LOGIC_I/pwm23/timer_count_7> <led_pwm_0/USER_LOGIC_I/pwm24/timer_count_7> <led_pwm_0/USER_LOGIC_I/pwm25/timer_count_7> <led_pwm_0/USER_LOGIC_I/pwm26/timer_count_7> <led_pwm_0/USER_LOGIC_I/pwm27/timer_count_7> <led_pwm_0/USER_LOGIC_I/pwm28/timer_count_7> <led_pwm_0/USER_LOGIC_I/pwm29/timer_count_7> 
INFO:Xst:2261 - The FF/Latch <led_pwm_0/USER_LOGIC_I/pwm0/timer_count_8> in Unit <system_led_pwm_0_wrapper> is equivalent to the following 29 FFs/Latches, which will be removed : <led_pwm_0/USER_LOGIC_I/pwm1/timer_count_8> <led_pwm_0/USER_LOGIC_I/pwm2/timer_count_8> <led_pwm_0/USER_LOGIC_I/pwm3/timer_count_8> <led_pwm_0/USER_LOGIC_I/pwm4/timer_count_8> <led_pwm_0/USER_LOGIC_I/pwm5/timer_count_8> <led_pwm_0/USER_LOGIC_I/pwm6/timer_count_8> <led_pwm_0/USER_LOGIC_I/pwm7/timer_count_8> <led_pwm_0/USER_LOGIC_I/pwm8/timer_count_8> <led_pwm_0/USER_LOGIC_I/pwm9/timer_count_8> <led_pwm_0/USER_LOGIC_I/pwm10/timer_count_8> <led_pwm_0/USER_LOGIC_I/pwm11/timer_count_8> <led_pwm_0/USER_LOGIC_I/pwm12/timer_count_8> <led_pwm_0/USER_LOGIC_I/pwm13/timer_count_8> <led_pwm_0/USER_LOGIC_I/pwm15/timer_count_8> <led_pwm_0/USER_LOGIC_I/pwm16/timer_count_8> <led_pwm_0/USER_LOGIC_I/pwm14/timer_count_8> <led_pwm_0/USER_LOGIC_I/pwm17/timer_count_8> <led_pwm_0/USER_LOGIC_I/pwm18/timer_count_8> <led_pwm_0/USER_LOGIC_I/pwm19/timer_count_8>
   <led_pwm_0/USER_LOGIC_I/pwm20/timer_count_8> <led_pwm_0/USER_LOGIC_I/pwm21/timer_count_8> <led_pwm_0/USER_LOGIC_I/pwm22/timer_count_8> <led_pwm_0/USER_LOGIC_I/pwm23/timer_count_8> <led_pwm_0/USER_LOGIC_I/pwm24/timer_count_8> <led_pwm_0/USER_LOGIC_I/pwm25/timer_count_8> <led_pwm_0/USER_LOGIC_I/pwm26/timer_count_8> <led_pwm_0/USER_LOGIC_I/pwm27/timer_count_8> <led_pwm_0/USER_LOGIC_I/pwm28/timer_count_8> <led_pwm_0/USER_LOGIC_I/pwm29/timer_count_8> 
INFO:Xst:2261 - The FF/Latch <led_pwm_0/USER_LOGIC_I/pwm0/timer_count_9> in Unit <system_led_pwm_0_wrapper> is equivalent to the following 29 FFs/Latches, which will be removed : <led_pwm_0/USER_LOGIC_I/pwm1/timer_count_9> <led_pwm_0/USER_LOGIC_I/pwm2/timer_count_9> <led_pwm_0/USER_LOGIC_I/pwm3/timer_count_9> <led_pwm_0/USER_LOGIC_I/pwm4/timer_count_9> <led_pwm_0/USER_LOGIC_I/pwm5/timer_count_9> <led_pwm_0/USER_LOGIC_I/pwm6/timer_count_9> <led_pwm_0/USER_LOGIC_I/pwm7/timer_count_9> <led_pwm_0/USER_LOGIC_I/pwm8/timer_count_9> <led_pwm_0/USER_LOGIC_I/pwm9/timer_count_9> <led_pwm_0/USER_LOGIC_I/pwm10/timer_count_9> <led_pwm_0/USER_LOGIC_I/pwm11/timer_count_9> <led_pwm_0/USER_LOGIC_I/pwm12/timer_count_9> <led_pwm_0/USER_LOGIC_I/pwm13/timer_count_9> <led_pwm_0/USER_LOGIC_I/pwm15/timer_count_9> <led_pwm_0/USER_LOGIC_I/pwm16/timer_count_9> <led_pwm_0/USER_LOGIC_I/pwm14/timer_count_9> <led_pwm_0/USER_LOGIC_I/pwm17/timer_count_9> <led_pwm_0/USER_LOGIC_I/pwm18/timer_count_9> <led_pwm_0/USER_LOGIC_I/pwm19/timer_count_9>
   <led_pwm_0/USER_LOGIC_I/pwm20/timer_count_9> <led_pwm_0/USER_LOGIC_I/pwm21/timer_count_9> <led_pwm_0/USER_LOGIC_I/pwm22/timer_count_9> <led_pwm_0/USER_LOGIC_I/pwm23/timer_count_9> <led_pwm_0/USER_LOGIC_I/pwm24/timer_count_9> <led_pwm_0/USER_LOGIC_I/pwm25/timer_count_9> <led_pwm_0/USER_LOGIC_I/pwm26/timer_count_9> <led_pwm_0/USER_LOGIC_I/pwm27/timer_count_9> <led_pwm_0/USER_LOGIC_I/pwm28/timer_count_9> <led_pwm_0/USER_LOGIC_I/pwm29/timer_count_9> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block system_led_pwm_0_wrapper, actual ratio is 4.
FlipFlop led_pwm_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg has been replicated 3 time(s)
FlipFlop led_pwm_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_11 has been replicated 1 time(s)
FlipFlop led_pwm_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_15 has been replicated 1 time(s)
FlipFlop led_pwm_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_16 has been replicated 1 time(s)
FlipFlop led_pwm_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_22 has been replicated 1 time(s)
FlipFlop led_pwm_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_29 has been replicated 1 time(s)
FlipFlop led_pwm_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_30 has been replicated 1 time(s)
FlipFlop led_pwm_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_31 has been replicated 1 time(s)
FlipFlop led_pwm_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_32 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1218
 Flip-Flops                                            : 1218

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : system_led_pwm_0_wrapper.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 2689
#      GND                         : 1
#      INV                         : 3
#      LUT1                        : 30
#      LUT2                        : 101
#      LUT3                        : 141
#      LUT4                        : 950
#      LUT5                        : 276
#      LUT6                        : 585
#      MUXCY                       : 527
#      MUXF7                       : 11
#      VCC                         : 1
#      XORCY                       : 63
# FlipFlops/Latches                : 1218
#      FD                          : 7
#      FDC                         : 32
#      FDCE                        : 32
#      FDP                         : 30
#      FDR                         : 18
#      FDRE                        : 1099
# Clock Buffers                    : 1
#      BUFG                        : 1

Device utilization summary:
---------------------------

Selected Device : 7z020clg484-1 


Slice Logic Utilization: 
 Number of Slice Registers:            1218  out of  106400     1%  
 Number of Slice LUTs:                 2086  out of  53200     3%  
    Number used as Logic:              2086  out of  53200     3%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   2988
   Number with an unused Flip Flop:    1770  out of   2988    59%  
   Number with an unused LUT:           902  out of   2988    30%  
   Number of fully used LUT-FF pairs:   316  out of   2988    10%  
   Number of unique control sets:        39

IO Utilization: 
 Number of IOs:                         178
 Number of bonded IOBs:                   0  out of    200     0%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
----------------------------------------+------------------------------------------------------------------+-------+
Clock Signal                            | Clock buffer(FF name)                                            | Load  |
----------------------------------------+------------------------------------------------------------------+-------+
S_AXI_ACLK                              | NONE(led_pwm_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd1)| 1156  |
led_pwm_0/USER_LOGIC_I/prescaler/out_clk| BUFG                                                             | 62    |
----------------------------------------+------------------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 4.288ns (Maximum Frequency: 233.193MHz)
   Minimum input arrival time before clock: 3.082ns
   Maximum output required time after clock: 3.071ns
   Maximum combinational path delay: 1.651ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'S_AXI_ACLK'
  Clock period: 4.288ns (frequency: 233.193MHz)
  Total number of paths / destination ports: 87262 / 2498
-------------------------------------------------------------------------
Delay:               4.288ns (Levels of Logic = 7)
  Source:            led_pwm_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_1 (FF)
  Destination:       led_pwm_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_31 (FF)
  Source Clock:      S_AXI_ACLK rising
  Destination Clock: S_AXI_ACLK rising

  Data Path: led_pwm_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_1 to led_pwm_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.282   0.499  led_pwm_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_1 (led_pwm_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_1)
     LUT2:I0->O           12   0.053   0.811  led_pwm_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i<23>1 (led_pwm_0/ipif_Bus2IP_RdCE<9>)
     LUT6:I0->O            1   0.053   0.000  led_pwm_0/USER_LOGIC_I/GND_52_o_slv_reg_read_sel[31]_equal_161_o<31>13_F (N818)
     MUXF7:I0->O           1   0.214   0.413  led_pwm_0/USER_LOGIC_I/GND_52_o_slv_reg_read_sel[31]_equal_161_o<31>13 (led_pwm_0/USER_LOGIC_I/GND_52_o_slv_reg_read_sel[31]_equal_161_o<31>13)
     LUT6:I5->O           65   0.053   0.573  led_pwm_0/USER_LOGIC_I/GND_52_o_slv_reg_read_sel[31]_equal_161_o<31>11 (led_pwm_0/USER_LOGIC_I/GND_52_o_slv_reg_read_sel[31]_equal_161_o<31>1)
     LUT6:I5->O           32   0.053   0.566  led_pwm_0/USER_LOGIC_I/GND_52_o_slv_reg_read_sel[31]_equal_161_o<31>2 (led_pwm_0/USER_LOGIC_I/GND_52_o_slv_reg_read_sel[31]_equal_161_o)
     LUT6:I5->O            1   0.053   0.602  led_pwm_0/Mmux_ipif_IP2Bus_Data119 (led_pwm_0/Mmux_ipif_IP2Bus_Data19)
     LUT6:I3->O            1   0.053   0.000  led_pwm_0/Mmux_ipif_IP2Bus_Data127 (led_pwm_0/ipif_IP2Bus_Data<0>)
     FDRE:D                    0.011          led_pwm_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_0
    ----------------------------------------
    Total                      4.288ns (0.825ns logic, 3.463ns route)
                                       (19.2% logic, 80.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'led_pwm_0/USER_LOGIC_I/prescaler/out_clk'
  Clock period: 3.408ns (frequency: 293.402MHz)
  Total number of paths / destination ports: 40276 / 94
-------------------------------------------------------------------------
Delay:               3.408ns (Levels of Logic = 50)
  Source:            led_pwm_0/USER_LOGIC_I/pwm0/timer_count_0 (FF)
  Destination:       led_pwm_0/USER_LOGIC_I/pwm0/timer_count_31 (FF)
  Source Clock:      led_pwm_0/USER_LOGIC_I/prescaler/out_clk rising
  Destination Clock: led_pwm_0/USER_LOGIC_I/prescaler/out_clk rising

  Data Path: led_pwm_0/USER_LOGIC_I/pwm0/timer_count_0 to led_pwm_0/USER_LOGIC_I/pwm0/timer_count_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            63   0.282   0.794  led_pwm_0/USER_LOGIC_I/pwm0/timer_count_0 (led_pwm_0/USER_LOGIC_I/pwm0/timer_count_0)
     LUT4:I0->O            1   0.053   0.000  led_pwm_0/USER_LOGIC_I/pwm0/Mcompar_top[31]_timer_count[31]_LessThan_3_o_lut<0> (led_pwm_0/USER_LOGIC_I/pwm0/Mcompar_top[31]_timer_count[31]_LessThan_3_o_lut<0>)
     MUXCY:S->O            1   0.291   0.000  led_pwm_0/USER_LOGIC_I/pwm0/Mcompar_top[31]_timer_count[31]_LessThan_3_o_cy<0> (led_pwm_0/USER_LOGIC_I/pwm0/Mcompar_top[31]_timer_count[31]_LessThan_3_o_cy<0>)
     MUXCY:CI->O           1   0.015   0.000  led_pwm_0/USER_LOGIC_I/pwm0/Mcompar_top[31]_timer_count[31]_LessThan_3_o_cy<1> (led_pwm_0/USER_LOGIC_I/pwm0/Mcompar_top[31]_timer_count[31]_LessThan_3_o_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  led_pwm_0/USER_LOGIC_I/pwm0/Mcompar_top[31]_timer_count[31]_LessThan_3_o_cy<2> (led_pwm_0/USER_LOGIC_I/pwm0/Mcompar_top[31]_timer_count[31]_LessThan_3_o_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  led_pwm_0/USER_LOGIC_I/pwm0/Mcompar_top[31]_timer_count[31]_LessThan_3_o_cy<3> (led_pwm_0/USER_LOGIC_I/pwm0/Mcompar_top[31]_timer_count[31]_LessThan_3_o_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  led_pwm_0/USER_LOGIC_I/pwm0/Mcompar_top[31]_timer_count[31]_LessThan_3_o_cy<4> (led_pwm_0/USER_LOGIC_I/pwm0/Mcompar_top[31]_timer_count[31]_LessThan_3_o_cy<4>)
     MUXCY:CI->O           1   0.015   0.000  led_pwm_0/USER_LOGIC_I/pwm0/Mcompar_top[31]_timer_count[31]_LessThan_3_o_cy<5> (led_pwm_0/USER_LOGIC_I/pwm0/Mcompar_top[31]_timer_count[31]_LessThan_3_o_cy<5>)
     MUXCY:CI->O           1   0.015   0.000  led_pwm_0/USER_LOGIC_I/pwm0/Mcompar_top[31]_timer_count[31]_LessThan_3_o_cy<6> (led_pwm_0/USER_LOGIC_I/pwm0/Mcompar_top[31]_timer_count[31]_LessThan_3_o_cy<6>)
     MUXCY:CI->O           1   0.015   0.000  led_pwm_0/USER_LOGIC_I/pwm0/Mcompar_top[31]_timer_count[31]_LessThan_3_o_cy<7> (led_pwm_0/USER_LOGIC_I/pwm0/Mcompar_top[31]_timer_count[31]_LessThan_3_o_cy<7>)
     MUXCY:CI->O           1   0.015   0.000  led_pwm_0/USER_LOGIC_I/pwm0/Mcompar_top[31]_timer_count[31]_LessThan_3_o_cy<8> (led_pwm_0/USER_LOGIC_I/pwm0/Mcompar_top[31]_timer_count[31]_LessThan_3_o_cy<8>)
     MUXCY:CI->O           1   0.015   0.000  led_pwm_0/USER_LOGIC_I/pwm0/Mcompar_top[31]_timer_count[31]_LessThan_3_o_cy<9> (led_pwm_0/USER_LOGIC_I/pwm0/Mcompar_top[31]_timer_count[31]_LessThan_3_o_cy<9>)
     MUXCY:CI->O           1   0.015   0.000  led_pwm_0/USER_LOGIC_I/pwm0/Mcompar_top[31]_timer_count[31]_LessThan_3_o_cy<10> (led_pwm_0/USER_LOGIC_I/pwm0/Mcompar_top[31]_timer_count[31]_LessThan_3_o_cy<10>)
     MUXCY:CI->O           1   0.015   0.000  led_pwm_0/USER_LOGIC_I/pwm0/Mcompar_top[31]_timer_count[31]_LessThan_3_o_cy<11> (led_pwm_0/USER_LOGIC_I/pwm0/Mcompar_top[31]_timer_count[31]_LessThan_3_o_cy<11>)
     MUXCY:CI->O           1   0.015   0.000  led_pwm_0/USER_LOGIC_I/pwm0/Mcompar_top[31]_timer_count[31]_LessThan_3_o_cy<12> (led_pwm_0/USER_LOGIC_I/pwm0/Mcompar_top[31]_timer_count[31]_LessThan_3_o_cy<12>)
     MUXCY:CI->O           1   0.015   0.000  led_pwm_0/USER_LOGIC_I/pwm0/Mcompar_top[31]_timer_count[31]_LessThan_3_o_cy<13> (led_pwm_0/USER_LOGIC_I/pwm0/Mcompar_top[31]_timer_count[31]_LessThan_3_o_cy<13>)
     MUXCY:CI->O           1   0.015   0.000  led_pwm_0/USER_LOGIC_I/pwm0/Mcompar_top[31]_timer_count[31]_LessThan_3_o_cy<14> (led_pwm_0/USER_LOGIC_I/pwm0/Mcompar_top[31]_timer_count[31]_LessThan_3_o_cy<14>)
     MUXCY:CI->O          34   0.015   0.638  led_pwm_0/USER_LOGIC_I/pwm0/Mcompar_top[31]_timer_count[31]_LessThan_3_o_cy<15> (led_pwm_0/USER_LOGIC_I/pwm0/Mcompar_top[31]_timer_count[31]_LessThan_3_o_cy<15>)
     LUT2:I0->O            1   0.053   0.000  led_pwm_0/USER_LOGIC_I/pwm0/Mcount_timer_count_lut<0> (led_pwm_0/USER_LOGIC_I/pwm0/Mcount_timer_count_lut<0>)
     MUXCY:S->O            1   0.291   0.000  led_pwm_0/USER_LOGIC_I/pwm0/Mcount_timer_count_cy<0> (led_pwm_0/USER_LOGIC_I/pwm0/Mcount_timer_count_cy<0>)
     MUXCY:CI->O           1   0.015   0.000  led_pwm_0/USER_LOGIC_I/pwm0/Mcount_timer_count_cy<1> (led_pwm_0/USER_LOGIC_I/pwm0/Mcount_timer_count_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  led_pwm_0/USER_LOGIC_I/pwm0/Mcount_timer_count_cy<2> (led_pwm_0/USER_LOGIC_I/pwm0/Mcount_timer_count_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  led_pwm_0/USER_LOGIC_I/pwm0/Mcount_timer_count_cy<3> (led_pwm_0/USER_LOGIC_I/pwm0/Mcount_timer_count_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  led_pwm_0/USER_LOGIC_I/pwm0/Mcount_timer_count_cy<4> (led_pwm_0/USER_LOGIC_I/pwm0/Mcount_timer_count_cy<4>)
     MUXCY:CI->O           1   0.015   0.000  led_pwm_0/USER_LOGIC_I/pwm0/Mcount_timer_count_cy<5> (led_pwm_0/USER_LOGIC_I/pwm0/Mcount_timer_count_cy<5>)
     MUXCY:CI->O           1   0.015   0.000  led_pwm_0/USER_LOGIC_I/pwm0/Mcount_timer_count_cy<6> (led_pwm_0/USER_LOGIC_I/pwm0/Mcount_timer_count_cy<6>)
     MUXCY:CI->O           1   0.015   0.000  led_pwm_0/USER_LOGIC_I/pwm0/Mcount_timer_count_cy<7> (led_pwm_0/USER_LOGIC_I/pwm0/Mcount_timer_count_cy<7>)
     MUXCY:CI->O           1   0.015   0.000  led_pwm_0/USER_LOGIC_I/pwm0/Mcount_timer_count_cy<8> (led_pwm_0/USER_LOGIC_I/pwm0/Mcount_timer_count_cy<8>)
     MUXCY:CI->O           1   0.015   0.000  led_pwm_0/USER_LOGIC_I/pwm0/Mcount_timer_count_cy<9> (led_pwm_0/USER_LOGIC_I/pwm0/Mcount_timer_count_cy<9>)
     MUXCY:CI->O           1   0.015   0.000  led_pwm_0/USER_LOGIC_I/pwm0/Mcount_timer_count_cy<10> (led_pwm_0/USER_LOGIC_I/pwm0/Mcount_timer_count_cy<10>)
     MUXCY:CI->O           1   0.015   0.000  led_pwm_0/USER_LOGIC_I/pwm0/Mcount_timer_count_cy<11> (led_pwm_0/USER_LOGIC_I/pwm0/Mcount_timer_count_cy<11>)
     MUXCY:CI->O           1   0.015   0.000  led_pwm_0/USER_LOGIC_I/pwm0/Mcount_timer_count_cy<12> (led_pwm_0/USER_LOGIC_I/pwm0/Mcount_timer_count_cy<12>)
     MUXCY:CI->O           1   0.015   0.000  led_pwm_0/USER_LOGIC_I/pwm0/Mcount_timer_count_cy<13> (led_pwm_0/USER_LOGIC_I/pwm0/Mcount_timer_count_cy<13>)
     MUXCY:CI->O           1   0.015   0.000  led_pwm_0/USER_LOGIC_I/pwm0/Mcount_timer_count_cy<14> (led_pwm_0/USER_LOGIC_I/pwm0/Mcount_timer_count_cy<14>)
     MUXCY:CI->O           1   0.015   0.000  led_pwm_0/USER_LOGIC_I/pwm0/Mcount_timer_count_cy<15> (led_pwm_0/USER_LOGIC_I/pwm0/Mcount_timer_count_cy<15>)
     MUXCY:CI->O           1   0.015   0.000  led_pwm_0/USER_LOGIC_I/pwm0/Mcount_timer_count_cy<16> (led_pwm_0/USER_LOGIC_I/pwm0/Mcount_timer_count_cy<16>)
     MUXCY:CI->O           1   0.015   0.000  led_pwm_0/USER_LOGIC_I/pwm0/Mcount_timer_count_cy<17> (led_pwm_0/USER_LOGIC_I/pwm0/Mcount_timer_count_cy<17>)
     MUXCY:CI->O           1   0.015   0.000  led_pwm_0/USER_LOGIC_I/pwm0/Mcount_timer_count_cy<18> (led_pwm_0/USER_LOGIC_I/pwm0/Mcount_timer_count_cy<18>)
     MUXCY:CI->O           1   0.015   0.000  led_pwm_0/USER_LOGIC_I/pwm0/Mcount_timer_count_cy<19> (led_pwm_0/USER_LOGIC_I/pwm0/Mcount_timer_count_cy<19>)
     MUXCY:CI->O           1   0.015   0.000  led_pwm_0/USER_LOGIC_I/pwm0/Mcount_timer_count_cy<20> (led_pwm_0/USER_LOGIC_I/pwm0/Mcount_timer_count_cy<20>)
     MUXCY:CI->O           1   0.015   0.000  led_pwm_0/USER_LOGIC_I/pwm0/Mcount_timer_count_cy<21> (led_pwm_0/USER_LOGIC_I/pwm0/Mcount_timer_count_cy<21>)
     MUXCY:CI->O           1   0.015   0.000  led_pwm_0/USER_LOGIC_I/pwm0/Mcount_timer_count_cy<22> (led_pwm_0/USER_LOGIC_I/pwm0/Mcount_timer_count_cy<22>)
     MUXCY:CI->O           1   0.015   0.000  led_pwm_0/USER_LOGIC_I/pwm0/Mcount_timer_count_cy<23> (led_pwm_0/USER_LOGIC_I/pwm0/Mcount_timer_count_cy<23>)
     MUXCY:CI->O           1   0.015   0.000  led_pwm_0/USER_LOGIC_I/pwm0/Mcount_timer_count_cy<24> (led_pwm_0/USER_LOGIC_I/pwm0/Mcount_timer_count_cy<24>)
     MUXCY:CI->O           1   0.015   0.000  led_pwm_0/USER_LOGIC_I/pwm0/Mcount_timer_count_cy<25> (led_pwm_0/USER_LOGIC_I/pwm0/Mcount_timer_count_cy<25>)
     MUXCY:CI->O           1   0.015   0.000  led_pwm_0/USER_LOGIC_I/pwm0/Mcount_timer_count_cy<26> (led_pwm_0/USER_LOGIC_I/pwm0/Mcount_timer_count_cy<26>)
     MUXCY:CI->O           1   0.015   0.000  led_pwm_0/USER_LOGIC_I/pwm0/Mcount_timer_count_cy<27> (led_pwm_0/USER_LOGIC_I/pwm0/Mcount_timer_count_cy<27>)
     MUXCY:CI->O           1   0.015   0.000  led_pwm_0/USER_LOGIC_I/pwm0/Mcount_timer_count_cy<28> (led_pwm_0/USER_LOGIC_I/pwm0/Mcount_timer_count_cy<28>)
     MUXCY:CI->O           1   0.015   0.000  led_pwm_0/USER_LOGIC_I/pwm0/Mcount_timer_count_cy<29> (led_pwm_0/USER_LOGIC_I/pwm0/Mcount_timer_count_cy<29>)
     MUXCY:CI->O           0   0.015   0.000  led_pwm_0/USER_LOGIC_I/pwm0/Mcount_timer_count_cy<30> (led_pwm_0/USER_LOGIC_I/pwm0/Mcount_timer_count_cy<30>)
     XORCY:CI->O           1   0.320   0.000  led_pwm_0/USER_LOGIC_I/pwm0/Mcount_timer_count_xor<31> (led_pwm_0/USER_LOGIC_I/pwm0/Mcount_timer_count31)
     FDCE:D                    0.011          led_pwm_0/USER_LOGIC_I/pwm0/timer_count_31
    ----------------------------------------
    Total                      3.408ns (1.976ns logic, 1.432ns route)
                                       (58.0% logic, 42.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'S_AXI_ACLK'
  Total number of paths / destination ports: 3287 / 2229
-------------------------------------------------------------------------
Offset:              3.082ns (Levels of Logic = 4)
  Source:            S_AXI_WDATA<0> (PAD)
  Destination:       led_pwm_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_32 (FF)
  Destination Clock: S_AXI_ACLK rising

  Data Path: S_AXI_WDATA<0> to led_pwm_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_32
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT6:I0->O            3   0.053   0.427  led_pwm_0/SOFT_RESET_I/reset_error1 (led_pwm_0/ipif_IP2Bus_Error)
     LUT6:I5->O            1   0.053   0.725  led_pwm_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done3 (led_pwm_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done2)
     LUT6:I1->O            3   0.053   0.499  led_pwm_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done8 (S_AXI_AWREADY)
     LUT4:I2->O           42   0.053   0.554  led_pwm_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr1 (led_pwm_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr)
     FDRE:R                    0.325          led_pwm_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_0
    ----------------------------------------
    Total                      3.082ns (0.877ns logic, 2.205ns route)
                                       (28.5% logic, 71.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'led_pwm_0/USER_LOGIC_I/prescaler/out_clk'
  Total number of paths / destination ports: 62 / 62
-------------------------------------------------------------------------
Offset:              0.957ns (Levels of Logic = 1)
  Source:            S_AXI_ARESETN (PAD)
  Destination:       led_pwm_0/USER_LOGIC_I/pwm0/timer_count_31 (FF)
  Destination Clock: led_pwm_0/USER_LOGIC_I/prescaler/out_clk rising

  Data Path: S_AXI_ARESETN to led_pwm_0/USER_LOGIC_I/pwm0/timer_count_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT3:I2->O           94   0.053   0.565  led_pwm_0/USER_LOGIC_I/rst_sig1 (led_pwm_0/USER_LOGIC_I/rst_sig)
     FDP:PRE                   0.325          led_pwm_0/USER_LOGIC_I/pwm29/out_signal
    ----------------------------------------
    Total                      0.957ns (0.392ns logic, 0.565ns route)
                                       (41.0% logic, 59.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'S_AXI_ACLK'
  Total number of paths / destination ports: 203 / 39
-------------------------------------------------------------------------
Offset:              3.071ns (Levels of Logic = 4)
  Source:            led_pwm_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_1 (FF)
  Destination:       S_AXI_ARREADY (PAD)
  Source Clock:      S_AXI_ACLK rising

  Data Path: led_pwm_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_1 to S_AXI_ARREADY
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            15   0.282   0.577  led_pwm_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_1 (led_pwm_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_1)
     LUT2:I0->O           72   0.053   0.763  led_pwm_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i<1>1 (led_pwm_0/ipif_Bus2IP_RdCE<31>)
     LUT6:I3->O            1   0.053   0.725  led_pwm_0/USER_LOGIC_I/slv_read_ack<0>2 (led_pwm_0/USER_LOGIC_I/slv_read_ack<0>1)
     LUT6:I1->O            5   0.053   0.512  led_pwm_0/USER_LOGIC_I/slv_read_ack<0>7 (led_pwm_0/user_IP2Bus_RdAck)
     LUT2:I0->O            0   0.053   0.000  led_pwm_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rd_done1 (S_AXI_ARREADY)
    ----------------------------------------
    Total                      3.071ns (0.494ns logic, 2.577ns route)
                                       (16.1% logic, 83.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'led_pwm_0/USER_LOGIC_I/prescaler/out_clk'
  Total number of paths / destination ports: 30 / 30
-------------------------------------------------------------------------
Offset:              0.282ns (Levels of Logic = 0)
  Source:            led_pwm_0/USER_LOGIC_I/pwm0/out_signal (FF)
  Destination:       led0 (PAD)
  Source Clock:      led_pwm_0/USER_LOGIC_I/prescaler/out_clk rising

  Data Path: led_pwm_0/USER_LOGIC_I/pwm0/out_signal to led0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              0   0.282   0.000  led_pwm_0/USER_LOGIC_I/pwm0/out_signal (led_pwm_0/USER_LOGIC_I/pwm0/out_signal)
    ----------------------------------------
    Total                      0.282ns (0.282ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 8 / 2
-------------------------------------------------------------------------
Delay:               1.651ns (Levels of Logic = 3)
  Source:            S_AXI_WDATA<0> (PAD)
  Destination:       S_AXI_WREADY (PAD)

  Data Path: S_AXI_WDATA<0> to S_AXI_WREADY
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT6:I0->O            3   0.053   0.427  led_pwm_0/SOFT_RESET_I/reset_error1 (led_pwm_0/ipif_IP2Bus_Error)
     LUT6:I5->O            1   0.053   0.725  led_pwm_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done3 (led_pwm_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done2)
     LUT6:I1->O            3   0.053   0.000  led_pwm_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done8 (S_AXI_AWREADY)
    ----------------------------------------
    Total                      1.651ns (0.499ns logic, 1.152ns route)
                                       (30.2% logic, 69.8% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock S_AXI_ACLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
S_AXI_ACLK     |    4.288|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock led_pwm_0/USER_LOGIC_I/prescaler/out_clk
----------------------------------------+---------+---------+---------+---------+
                                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------------+---------+---------+---------+---------+
S_AXI_ACLK                              |    3.250|         |         |         |
led_pwm_0/USER_LOGIC_I/prescaler/out_clk|    3.408|         |         |         |
----------------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 35.00 secs
Total CPU time to Xst completion: 31.90 secs
 
--> 


Total memory usage is 648020 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   19 (   0 filtered)
Number of infos    :   38 (   0 filtered)

