/*
 * AM43xx Clock Management register bits
 *
 * Copyright (C) 2013 Texas Instruments Incorporated - http://www.ti.com
 *
 * Paul Walmsley (paul@pwsan.com)
 * Rajendra Nayak (rnayak@ti.com)
 * Benoit Cousson (b-cousson@ti.com)
 *
 * This file is automatically generated from the OMAP hardware databases.
 * We respectfully ask that any modifications to this file be coordinated
 * with the public linux-omap@vger.kernel.org mailing list and the
 * authors above to ensure that the autogeneration scripts are kept
 * up-to-date with the file contents.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 */

#ifndef __ARCH_ARM_MACH_OMAP2_CM_REGBITS_43XX_H
#define __ARCH_ARM_MACH_OMAP2_CM_REGBITS_43XX_H

/* Used by CM_CLKSEL2_DPLL_EXTDEV, CM_CLKSEL2_DPLL_PER */
#define AM43XX_BW_CONTROL_SHIFT				24
#define AM43XX_BW_CONTROL_WIDTH				0x2
#define AM43XX_BW_CONTROL_MASK				(0x3 << 24)

/* Used by CM_CLKSEL2_DPLL_EXTDEV, CM_CLKSEL2_DPLL_PER */
#define AM43XX_BW_INCR_DECRZ_SHIFT			22
#define AM43XX_BW_INCR_DECRZ_WIDTH			0x1
#define AM43XX_BW_INCR_DECRZ_MASK			(1 << 22)

/* Used by CM_PER_L4LS_CLKSTCTRL */
#define AM43XX_CLKACTIVITY_CAN_CLK_SHIFT		11
#define AM43XX_CLKACTIVITY_CAN_CLK_WIDTH		0x1
#define AM43XX_CLKACTIVITY_CAN_CLK_MASK			(1 << 11)

/* Used by CM_PER_L4LS_CLKSTCTRL */
#define AM43XX_CLKACTIVITY_CLK_USIM0_FCLK_SHIFT		30
#define AM43XX_CLKACTIVITY_CLK_USIM0_FCLK_WIDTH		0x1
#define AM43XX_CLKACTIVITY_CLK_USIM0_FCLK_MASK		(1 << 30)

/* Used by CM_PER_L4LS_CLKSTCTRL */
#define AM43XX_CLKACTIVITY_CLK_USIM0_FCLK32_SHIFT	28
#define AM43XX_CLKACTIVITY_CLK_USIM0_FCLK32_WIDTH	0x1
#define AM43XX_CLKACTIVITY_CLK_USIM0_FCLK32_MASK	(1 << 28)

/* Used by CM_PER_L4LS_CLKSTCTRL */
#define AM43XX_CLKACTIVITY_CLK_USIM1_FCLK_SHIFT		31
#define AM43XX_CLKACTIVITY_CLK_USIM1_FCLK_WIDTH		0x1
#define AM43XX_CLKACTIVITY_CLK_USIM1_FCLK_MASK		(1 << 31)

/* Used by CM_PER_L4LS_CLKSTCTRL */
#define AM43XX_CLKACTIVITY_CLK_USIM1_FCLK32_SHIFT	29
#define AM43XX_CLKACTIVITY_CLK_USIM1_FCLK32_WIDTH	0x1
#define AM43XX_CLKACTIVITY_CLK_USIM1_FCLK32_MASK	(1 << 29)

/* Used by CM_PER_CPSW_CLKSTCTRL */
#define AM43XX_CLKACTIVITY_CPSW_125MHZ_GCLK_SHIFT	8
#define AM43XX_CLKACTIVITY_CPSW_125MHZ_GCLK_WIDTH	0x1
#define AM43XX_CLKACTIVITY_CPSW_125MHZ_GCLK_MASK	(1 << 8)

/* Used by CM_PER_CPSW_CLKSTCTRL */
#define AM43XX_CLKACTIVITY_CPSW_250MHZ_GCLK_SHIFT	10
#define AM43XX_CLKACTIVITY_CPSW_250MHZ_GCLK_WIDTH	0x1
#define AM43XX_CLKACTIVITY_CPSW_250MHZ_GCLK_MASK	(1 << 10)

/* Used by CM_PER_CPSW_CLKSTCTRL */
#define AM43XX_CLKACTIVITY_CPSW_50MHZ_GCLK_SHIFT	11
#define AM43XX_CLKACTIVITY_CPSW_50MHZ_GCLK_WIDTH	0x1
#define AM43XX_CLKACTIVITY_CPSW_50MHZ_GCLK_MASK		(1 << 11)

/* Used by CM_PER_CPSW_CLKSTCTRL */
#define AM43XX_CLKACTIVITY_CPSW_5MHZ_GCLK_SHIFT		12
#define AM43XX_CLKACTIVITY_CPSW_5MHZ_GCLK_WIDTH		0x1
#define AM43XX_CLKACTIVITY_CPSW_5MHZ_GCLK_MASK		(1 << 12)

/* Used by CM_PER_CPSW_CLKSTCTRL */
#define AM43XX_CLKACTIVITY_CPTS_RFT_GCLK_SHIFT		9
#define AM43XX_CLKACTIVITY_CPTS_RFT_GCLK_WIDTH		0x1
#define AM43XX_CLKACTIVITY_CPTS_RFT_GCLK_MASK		(1 << 9)

/* Used by CM_CEFUSE_CLKSTCTRL */
#define AM43XX_CLKACTIVITY_CUST_EFUSE_SYS_CLK_SHIFT	9
#define AM43XX_CLKACTIVITY_CUST_EFUSE_SYS_CLK_WIDTH	0x1
#define AM43XX_CLKACTIVITY_CUST_EFUSE_SYS_CLK_MASK	(1 << 9)

/* Used by CM_L3_AON_CLKSTCTRL */
#define AM43XX_CLKACTIVITY_DBGSYSCLK_SHIFT		8
#define AM43XX_CLKACTIVITY_DBGSYSCLK_WIDTH		0x1
#define AM43XX_CLKACTIVITY_DBGSYSCLK_MASK		(1 << 8)

/* Used by CM_L3_AON_CLKSTCTRL */
#define AM43XX_CLKACTIVITY_DEBUG_CLKA_SHIFT		10
#define AM43XX_CLKACTIVITY_DEBUG_CLKA_WIDTH		0x1
#define AM43XX_CLKACTIVITY_DEBUG_CLKA_MASK		(1 << 10)

/* Used by CM_L3_AON_CLKSTCTRL */
#define AM43XX_CLKACTIVITY_DEBUG_CLKB_SHIFT		11
#define AM43XX_CLKACTIVITY_DEBUG_CLKB_WIDTH		0x1
#define AM43XX_CLKACTIVITY_DEBUG_CLKB_MASK		(1 << 11)

/* Used by CM_L3_AON_CLKSTCTRL */
#define AM43XX_CLKACTIVITY_DEBUG_CLKC_SHIFT		12
#define AM43XX_CLKACTIVITY_DEBUG_CLKC_WIDTH		0x1
#define AM43XX_CLKACTIVITY_DEBUG_CLKC_MASK		(1 << 12)

/* Used by CM_PER_L3_CLKSTCTRL */
#define AM43XX_CLKACTIVITY_DLL_AGING_GCLK_SHIFT		8
#define AM43XX_CLKACTIVITY_DLL_AGING_GCLK_WIDTH		0x1
#define AM43XX_CLKACTIVITY_DLL_AGING_GCLK_MASK		(1 << 8)

/* Used by CM_PER_EMIF_CLKSTCTRL */
#define AM43XX_CLKACTIVITY_DLL_GCLK_SHIFT		9
#define AM43XX_CLKACTIVITY_DLL_GCLK_WIDTH		0x1
#define AM43XX_CLKACTIVITY_DLL_GCLK_MASK		(1 << 9)

/* Used by CM_PER_DSS_CLKSTCTRL */
#define AM43XX_CLKACTIVITY_DSS_CLK_SHIFT		9
#define AM43XX_CLKACTIVITY_DSS_CLK_WIDTH		0x1
#define AM43XX_CLKACTIVITY_DSS_CLK_MASK			(1 << 9)

/* Used by CM_PER_DSS_CLKSTCTRL */
#define AM43XX_CLKACTIVITY_DSS_L3_OCP_GCLK_SHIFT	11
#define AM43XX_CLKACTIVITY_DSS_L3_OCP_GCLK_WIDTH	0x1
#define AM43XX_CLKACTIVITY_DSS_L3_OCP_GCLK_MASK		(1 << 11)

/* Used by CM_PER_DSS_CLKSTCTRL */
#define AM43XX_CLKACTIVITY_DSS_SYSCLK_SHIFT		10
#define AM43XX_CLKACTIVITY_DSS_SYSCLK_WIDTH		0x1
#define AM43XX_CLKACTIVITY_DSS_SYSCLK_MASK		(1 << 10)

/* Used by CM_PER_EMIF_CLKSTCTRL */
#define AM43XX_CLKACTIVITY_EMIF_L3_GCLK_SHIFT		8
#define AM43XX_CLKACTIVITY_EMIF_L3_GCLK_WIDTH		0x1
#define AM43XX_CLKACTIVITY_EMIF_L3_GCLK_MASK		(1 << 8)

/* Used by CM_PER_EMIF_CLKSTCTRL */
#define AM43XX_CLKACTIVITY_EMIF_PHY_GCLK_SHIFT		10
#define AM43XX_CLKACTIVITY_EMIF_PHY_GCLK_WIDTH		0x1
#define AM43XX_CLKACTIVITY_EMIF_PHY_GCLK_MASK		(1 << 10)

/* Used by CM_GFX_L3_CLKSTCTRL */
#define AM43XX_CLKACTIVITY_GFX_FCLK_SHIFT		9
#define AM43XX_CLKACTIVITY_GFX_FCLK_WIDTH		0x1
#define AM43XX_CLKACTIVITY_GFX_FCLK_MASK		(1 << 9)

/* Used by CM_GFX_L3_CLKSTCTRL */
#define AM43XX_CLKACTIVITY_GFX_L3_GCLK_SHIFT		8
#define AM43XX_CLKACTIVITY_GFX_L3_GCLK_WIDTH		0x1
#define AM43XX_CLKACTIVITY_GFX_L3_GCLK_MASK		(1 << 8)

/* Used by CM_WKUP_CLKSTCTRL */
#define AM43XX_CLKACTIVITY_GPIO0_GDBCLK_SHIFT		11
#define AM43XX_CLKACTIVITY_GPIO0_GDBCLK_WIDTH		0x1
#define AM43XX_CLKACTIVITY_GPIO0_GDBCLK_MASK		(1 << 11)

/* Used by CM_PER_L4LS_CLKSTCTRL */
#define AM43XX_CLKACTIVITY_GPIO_1_GDBCLK_SHIFT		22
#define AM43XX_CLKACTIVITY_GPIO_1_GDBCLK_WIDTH		0x1
#define AM43XX_CLKACTIVITY_GPIO_1_GDBCLK_MASK		(1 << 22)

/* Used by CM_PER_L4LS_CLKSTCTRL */
#define AM43XX_CLKACTIVITY_GPIO_2_GDBCLK_SHIFT		23
#define AM43XX_CLKACTIVITY_GPIO_2_GDBCLK_WIDTH		0x1
#define AM43XX_CLKACTIVITY_GPIO_2_GDBCLK_MASK		(1 << 23)

/* Used by CM_PER_L4LS_CLKSTCTRL */
#define AM43XX_CLKACTIVITY_GPIO_3_GDBCLK_SHIFT		24
#define AM43XX_CLKACTIVITY_GPIO_3_GDBCLK_WIDTH		0x1
#define AM43XX_CLKACTIVITY_GPIO_3_GDBCLK_MASK		(1 << 24)

/* Used by CM_PER_L4LS_CLKSTCTRL */
#define AM43XX_CLKACTIVITY_GPIO_4_GDBCLK_SHIFT		25
#define AM43XX_CLKACTIVITY_GPIO_4_GDBCLK_WIDTH		0x1
#define AM43XX_CLKACTIVITY_GPIO_4_GDBCLK_MASK		(1 << 25)

/* Used by CM_PER_L4LS_CLKSTCTRL */
#define AM43XX_CLKACTIVITY_GPIO_5_GDBCLK_SHIFT		26
#define AM43XX_CLKACTIVITY_GPIO_5_GDBCLK_WIDTH		0x1
#define AM43XX_CLKACTIVITY_GPIO_5_GDBCLK_MASK		(1 << 26)

/* Used by CM_WKUP_CLKSTCTRL */
#define AM43XX_CLKACTIVITY_I2C0_GFCLK_SHIFT		14
#define AM43XX_CLKACTIVITY_I2C0_GFCLK_WIDTH		0x1
#define AM43XX_CLKACTIVITY_I2C0_GFCLK_MASK		(1 << 14)

/* Used by CM_PER_L4LS_CLKSTCTRL */
#define AM43XX_CLKACTIVITY_I2C_FCLK_SHIFT		27
#define AM43XX_CLKACTIVITY_I2C_FCLK_WIDTH		0x1
#define AM43XX_CLKACTIVITY_I2C_FCLK_MASK		(1 << 27)

/* Used by CM_PER_ICSS_CLKSTCTRL */
#define AM43XX_CLKACTIVITY_ICSS_IEP_GCLK_SHIFT		9
#define AM43XX_CLKACTIVITY_ICSS_IEP_GCLK_WIDTH		0x1
#define AM43XX_CLKACTIVITY_ICSS_IEP_GCLK_MASK		(1 << 9)

/* Used by CM_PER_ICSS_CLKSTCTRL */
#define AM43XX_CLKACTIVITY_ICSS_OCP_GCLK_SHIFT		8
#define AM43XX_CLKACTIVITY_ICSS_OCP_GCLK_WIDTH		0x1
#define AM43XX_CLKACTIVITY_ICSS_OCP_GCLK_MASK		(1 << 8)

/* Used by CM_PER_ICSS_CLKSTCTRL */
#define AM43XX_CLKACTIVITY_ICSS_UART_GCLK_SHIFT		10
#define AM43XX_CLKACTIVITY_ICSS_UART_GCLK_WIDTH		0x1
#define AM43XX_CLKACTIVITY_ICSS_UART_GCLK_MASK		(1 << 10)

/* Used by CM_PER_L3S_CLKSTCTRL */
#define AM43XX_CLKACTIVITY_L3S_GCLK_SHIFT		8
#define AM43XX_CLKACTIVITY_L3S_GCLK_WIDTH		0x1
#define AM43XX_CLKACTIVITY_L3S_GCLK_MASK		(1 << 8)

/* Used by CM_L3S_TSC_CLKSTCTRL */
#define AM43XX_CLKACTIVITY_L3S_TSC_GCLK_SHIFT		8
#define AM43XX_CLKACTIVITY_L3S_TSC_GCLK_WIDTH		0x1
#define AM43XX_CLKACTIVITY_L3S_TSC_GCLK_MASK		(1 << 8)

/* Used by CM_L3_AON_CLKSTCTRL */
#define AM43XX_CLKACTIVITY_L3_AON_GCLK_SHIFT		9
#define AM43XX_CLKACTIVITY_L3_AON_GCLK_WIDTH		0x1
#define AM43XX_CLKACTIVITY_L3_AON_GCLK_MASK		(1 << 9)

/* Used by CM_PER_L3_CLKSTCTRL */
#define AM43XX_CLKACTIVITY_L3_GCLK_SHIFT		10
#define AM43XX_CLKACTIVITY_L3_GCLK_WIDTH		0x1
#define AM43XX_CLKACTIVITY_L3_GCLK_MASK			(1 << 10)

/* Used by CM_PER_L4LS_CLKSTCTRL */
#define AM43XX_CLKACTIVITY_L4LS_GCLK_SHIFT		8
#define AM43XX_CLKACTIVITY_L4LS_GCLK_WIDTH		0x1
#define AM43XX_CLKACTIVITY_L4LS_GCLK_MASK		(1 << 8)

/* Used by CM_CEFUSE_CLKSTCTRL */
#define AM43XX_CLKACTIVITY_L4_CEFUSE_GICLK_SHIFT	8
#define AM43XX_CLKACTIVITY_L4_CEFUSE_GICLK_WIDTH	0x1
#define AM43XX_CLKACTIVITY_L4_CEFUSE_GICLK_MASK		(1 << 8)

/* Used by CM_L4_WKUP_AON_CLKSTCTRL */
#define AM43XX_CLKACTIVITY_L4_WKUP_AON_GCLK_SHIFT	8
#define AM43XX_CLKACTIVITY_L4_WKUP_AON_GCLK_WIDTH	0x1
#define AM43XX_CLKACTIVITY_L4_WKUP_AON_GCLK_MASK	(1 << 8)

/* Used by CM_WKUP_CLKSTCTRL */
#define AM43XX_CLKACTIVITY_L4_WKUP_GCLK_SHIFT		8
#define AM43XX_CLKACTIVITY_L4_WKUP_GCLK_WIDTH		0x1
#define AM43XX_CLKACTIVITY_L4_WKUP_GCLK_MASK		(1 << 8)

/* Used by CM_PER_LCDC_CLKSTCTRL */
#define AM43XX_CLKACTIVITY_LCDC_GCLK_SHIFT		10
#define AM43XX_CLKACTIVITY_LCDC_GCLK_WIDTH		0x1
#define AM43XX_CLKACTIVITY_LCDC_GCLK_MASK		(1 << 10)

/* Used by CM_PER_LCDC_CLKSTCTRL */
#define AM43XX_CLKACTIVITY_LCDC_L3_OCP_GCLK_SHIFT	8
#define AM43XX_CLKACTIVITY_LCDC_L3_OCP_GCLK_WIDTH	0x1
#define AM43XX_CLKACTIVITY_LCDC_L3_OCP_GCLK_MASK	(1 << 8)

/* Used by CM_PER_L3S_CLKSTCTRL */
#define AM43XX_CLKACTIVITY_MCASP_GCLK_SHIFT		10
#define AM43XX_CLKACTIVITY_MCASP_GCLK_WIDTH		0x1
#define AM43XX_CLKACTIVITY_MCASP_GCLK_MASK		(1 << 10)

/* Used by CM_PER_L3S_CLKSTCTRL */
#define AM43XX_CLKACTIVITY_MGC_FGCLK_SHIFT		9
#define AM43XX_CLKACTIVITY_MGC_FGCLK_WIDTH		0x1
#define AM43XX_CLKACTIVITY_MGC_FGCLK_MASK		(1 << 9)

/* Used by CM_PER_L3S_CLKSTCTRL */
#define AM43XX_CLKACTIVITY_MMC_FCLK_SHIFT		11
#define AM43XX_CLKACTIVITY_MMC_FCLK_WIDTH		0x1
#define AM43XX_CLKACTIVITY_MMC_FCLK_MASK		(1 << 11)

/* Used by CM_MPU_CLKSTCTRL */
#define AM43XX_CLKACTIVITY_MPU_CLK_SHIFT		8
#define AM43XX_CLKACTIVITY_MPU_CLK_WIDTH		0x1
#define AM43XX_CLKACTIVITY_MPU_CLK_MASK			(1 << 8)

/* Used by CM_PER_OCPWP_L3_CLKSTCTRL */
#define AM43XX_CLKACTIVITY_OCPWP_L3_GCLK_SHIFT		8
#define AM43XX_CLKACTIVITY_OCPWP_L3_GCLK_WIDTH		0x1
#define AM43XX_CLKACTIVITY_OCPWP_L3_GCLK_MASK		(1 << 8)

/* Used by CM_PER_L4LS_CLKSTCTRL */
#define AM43XX_CLKACTIVITY_SPI_GCLK_SHIFT		9
#define AM43XX_CLKACTIVITY_SPI_GCLK_WIDTH		0x1
#define AM43XX_CLKACTIVITY_SPI_GCLK_MASK		(1 << 9)

/* Used by CM_WKUP_CLKSTCTRL */
#define AM43XX_CLKACTIVITY_SR_SYSCLK_SHIFT		9
#define AM43XX_CLKACTIVITY_SR_SYSCLK_WIDTH		0x1
#define AM43XX_CLKACTIVITY_SR_SYSCLK_MASK		(1 << 9)

/* Used by CM_L4_WKUP_AON_CLKSTCTRL */
#define AM43XX_CLKACTIVITY_SYNCTIMER32K_GFCLK_SHIFT	9
#define AM43XX_CLKACTIVITY_SYNCTIMER32K_GFCLK_WIDTH	0x1
#define AM43XX_CLKACTIVITY_SYNCTIMER32K_GFCLK_MASK	(1 << 9)

/* Used by CM_TAMPER_CLKSTCTRL */
#define AM43XX_CLKACTIVITY_TAMPER_L4_GCLK_SHIFT		8
#define AM43XX_CLKACTIVITY_TAMPER_L4_GCLK_WIDTH		0x1
#define AM43XX_CLKACTIVITY_TAMPER_L4_GCLK_MASK		(1 << 8)

/* Used by CM_PER_L4LS_CLKSTCTRL */
#define AM43XX_CLKACTIVITY_TIMER10_GCLK_SHIFT		20
#define AM43XX_CLKACTIVITY_TIMER10_GCLK_WIDTH		0x1
#define AM43XX_CLKACTIVITY_TIMER10_GCLK_MASK		(1 << 20)

/* Used by CM_PER_L4LS_CLKSTCTRL */
#define AM43XX_CLKACTIVITY_TIMER11_GCLK_SHIFT		21
#define AM43XX_CLKACTIVITY_TIMER11_GCLK_WIDTH		0x1
#define AM43XX_CLKACTIVITY_TIMER11_GCLK_MASK		(1 << 21)

/* Used by CM_WKUP_CLKSTCTRL */
#define AM43XX_CLKACTIVITY_TIMER1_GCLK_SHIFT		16
#define AM43XX_CLKACTIVITY_TIMER1_GCLK_WIDTH		0x1
#define AM43XX_CLKACTIVITY_TIMER1_GCLK_MASK		(1 << 16)

/* Used by CM_PER_L4LS_CLKSTCTRL */
#define AM43XX_CLKACTIVITY_TIMER2_GCLK_SHIFT		12
#define AM43XX_CLKACTIVITY_TIMER2_GCLK_WIDTH		0x1
#define AM43XX_CLKACTIVITY_TIMER2_GCLK_MASK		(1 << 12)

/* Used by CM_PER_L4LS_CLKSTCTRL */
#define AM43XX_CLKACTIVITY_TIMER3_GCLK_SHIFT		13
#define AM43XX_CLKACTIVITY_TIMER3_GCLK_WIDTH		0x1
#define AM43XX_CLKACTIVITY_TIMER3_GCLK_MASK		(1 << 13)

/* Used by CM_PER_L4LS_CLKSTCTRL */
#define AM43XX_CLKACTIVITY_TIMER4_GCLK_SHIFT		14
#define AM43XX_CLKACTIVITY_TIMER4_GCLK_WIDTH		0x1
#define AM43XX_CLKACTIVITY_TIMER4_GCLK_MASK		(1 << 14)

/* Used by CM_PER_L4LS_CLKSTCTRL */
#define AM43XX_CLKACTIVITY_TIMER5_GCLK_SHIFT		15
#define AM43XX_CLKACTIVITY_TIMER5_GCLK_WIDTH		0x1
#define AM43XX_CLKACTIVITY_TIMER5_GCLK_MASK		(1 << 15)

/* Used by CM_PER_L4LS_CLKSTCTRL */
#define AM43XX_CLKACTIVITY_TIMER6_GCLK_SHIFT		16
#define AM43XX_CLKACTIVITY_TIMER6_GCLK_WIDTH		0x1
#define AM43XX_CLKACTIVITY_TIMER6_GCLK_MASK		(1 << 16)

/* Used by CM_PER_L4LS_CLKSTCTRL */
#define AM43XX_CLKACTIVITY_TIMER7_GCLK_SHIFT		17
#define AM43XX_CLKACTIVITY_TIMER7_GCLK_WIDTH		0x1
#define AM43XX_CLKACTIVITY_TIMER7_GCLK_MASK		(1 << 17)

/* Used by CM_PER_L4LS_CLKSTCTRL */
#define AM43XX_CLKACTIVITY_TIMER8_GCLK_SHIFT		18
#define AM43XX_CLKACTIVITY_TIMER8_GCLK_WIDTH		0x1
#define AM43XX_CLKACTIVITY_TIMER8_GCLK_MASK		(1 << 18)

/* Used by CM_PER_L4LS_CLKSTCTRL */
#define AM43XX_CLKACTIVITY_TIMER9_GCLK_SHIFT		19
#define AM43XX_CLKACTIVITY_TIMER9_GCLK_WIDTH		0x1
#define AM43XX_CLKACTIVITY_TIMER9_GCLK_MASK		(1 << 19)

/* Used by CM_WKUP_CLKSTCTRL */
#define AM43XX_CLKACTIVITY_UART0_GFCLK_SHIFT		15
#define AM43XX_CLKACTIVITY_UART0_GFCLK_WIDTH		0x1
#define AM43XX_CLKACTIVITY_UART0_GFCLK_MASK		(1 << 15)

/* Used by CM_PER_L4LS_CLKSTCTRL */
#define AM43XX_CLKACTIVITY_UART_GFCLK_SHIFT		10
#define AM43XX_CLKACTIVITY_UART_GFCLK_WIDTH		0x1
#define AM43XX_CLKACTIVITY_UART_GFCLK_MASK		(1 << 10)

/* Used by CM_L4_WKUP_AON_CLKSTCTRL */
#define AM43XX_CLKACTIVITY_USBPHY_32KHZ_GCLK_SHIFT	10
#define AM43XX_CLKACTIVITY_USBPHY_32KHZ_GCLK_WIDTH	0x1
#define AM43XX_CLKACTIVITY_USBPHY_32KHZ_GCLK_MASK	(1 << 10)

/* Used by CM_PER_L3S_CLKSTCTRL */
#define AM43XX_CLKACTIVITY_USB_OTG_SS_REFCLK_SHIFT	12
#define AM43XX_CLKACTIVITY_USB_OTG_SS_REFCLK_WIDTH	0x1
#define AM43XX_CLKACTIVITY_USB_OTG_SS_REFCLK_MASK	(1 << 12)

/* Used by CM_WKUP_CLKSTCTRL */
#define AM43XX_CLKACTIVITY_WDT1_GCLK_SHIFT		10
#define AM43XX_CLKACTIVITY_WDT1_GCLK_WIDTH		0x1
#define AM43XX_CLKACTIVITY_WDT1_GCLK_MASK		(1 << 10)

/* Used by CLKSEL_GFX_FCLK */
#define AM43XX_CLKDIV_SEL_GFX_FCLK_SHIFT		0
#define AM43XX_CLKDIV_SEL_GFX_FCLK_WIDTH		0x1
#define AM43XX_CLKDIV_SEL_GFX_FCLK_MASK			(1 << 0)

/* Used by CM_CLKOUT1_CTRL */
#define AM43XX_CLKOUT1EN_SHIFT				23
#define AM43XX_CLKOUT1EN_WIDTH				0x1
#define AM43XX_CLKOUT1EN_MASK				(1 << 23)

/* Used by CM_CLKOUT1_CTRL */
#define AM43XX_CLKOUT1SEL0DIV_SHIFT			20
#define AM43XX_CLKOUT1SEL0DIV_WIDTH			0x2
#define AM43XX_CLKOUT1SEL0DIV_MASK			(0x3 << 20)

/* Used by CM_CLKOUT1_CTRL */
#define AM43XX_CLKOUT1SEL2DIV1_SHIFT			4
#define AM43XX_CLKOUT1SEL2DIV1_WIDTH			0x3
#define AM43XX_CLKOUT1SEL2DIV1_MASK			(0x7 << 4)

/* Used by CM_CLKOUT1_CTRL */
#define AM43XX_CLKOUT1SEL2DIV2_SHIFT			8
#define AM43XX_CLKOUT1SEL2DIV2_WIDTH			0x3
#define AM43XX_CLKOUT1SEL2DIV2_MASK			(0x7 << 8)

/* Used by CM_CLKOUT1_CTRL */
#define AM43XX_CLKOUT1SEL2SOURCE_SHIFT			0
#define AM43XX_CLKOUT1SEL2SOURCE_WIDTH			0x3
#define AM43XX_CLKOUT1SEL2SOURCE_MASK			(0x7 << 0)

/* Used by CM_CLKOUT1_CTRL */
#define AM43XX_CLKOUT1SOURCE_SHIFT			16
#define AM43XX_CLKOUT1SOURCE_WIDTH			0x2
#define AM43XX_CLKOUT1SOURCE_MASK			(0x3 << 16)

/* Used by CM_CLKOUT2_CTRL */
#define AM43XX_CLKOUT2DIV_SHIFT				4
#define AM43XX_CLKOUT2DIV_WIDTH				0x3
#define AM43XX_CLKOUT2DIV_MASK				(0x7 << 4)

/* Used by CM_CLKOUT2_CTRL */
#define AM43XX_CLKOUT2EN_SHIFT				16
#define AM43XX_CLKOUT2EN_WIDTH				0x1
#define AM43XX_CLKOUT2EN_MASK				(1 << 16)

/* Used by CM_CLKOUT2_CTRL */
#define AM43XX_CLKOUT2POSTDIV_SHIFT			8
#define AM43XX_CLKOUT2POSTDIV_WIDTH			0x3
#define AM43XX_CLKOUT2POSTDIV_MASK			(0x7 << 8)

/* Used by CM_CLKOUT2_CTRL */
#define AM43XX_CLKOUT2SOURCE_SHIFT			0
#define AM43XX_CLKOUT2SOURCE_WIDTH			0x3
#define AM43XX_CLKOUT2SOURCE_MASK			(0x7 << 0)

/* Used by CM_CLKOUT1_CTRL */
#define AM43XX_CLKOUT_32KSEL_SHIFT			24
#define AM43XX_CLKOUT_32KSEL_WIDTH			0x1
#define AM43XX_CLKOUT_32KSEL_MASK			(1 << 24)

/*
 * Used by CLKSEL_CPTS_RFT_CLK, CLKSEL_DLL_AGING_CLK, CLKSEL_LCDC_PIXEL_CLK,
 * CLKSEL_SYNCTIMER_CLK, CLKSEL_TIMER10_CLK, CLKSEL_TIMER11_CLK,
 * CLKSEL_TIMER2_CLK, CLKSEL_TIMER3_CLK, CLKSEL_TIMER4_CLK, CLKSEL_TIMER5_CLK,
 * CLKSEL_TIMER6_CLK, CLKSEL_TIMER7_CLK, CLKSEL_TIMER8_CLK, CLKSEL_TIMER9_CLK,
 * CLKSEL_USIM_DBCLK
 */
#define AM43XX_CLKSEL_SHIFT				0
#define AM43XX_CLKSEL_WIDTH				0x2
#define AM43XX_CLKSEL_MASK				(0x3 << 0)

/*
 * Renamed from CLKSEL Used by CLKSEL_ICSS_OCP_CLK, CLKSEL_MAG_CARD_CLK,
 * CLKSEL_USBPHY32KHZ_GCLK, CLKSEL_USIM0_FCLK, CLKSEL_USIM1_FCLK,
 * CLKSEL_WDT1_CLK
 */
#define AM43XX_CLKSEL_0_0_SHIFT				0
#define AM43XX_CLKSEL_0_0_WIDTH				0x1
#define AM43XX_CLKSEL_0_0_MASK				(1 << 0)

/* Renamed from CLKSEL Used by CLKSEL_GPIO0_DBCLK, CLKSEL_TIMER1MS_CLK */
#define AM43XX_CLKSEL_0_2_SHIFT				0
#define AM43XX_CLKSEL_0_2_WIDTH				0x3
#define AM43XX_CLKSEL_0_2_MASK				(0x7 << 0)

/* Used by CLKSEL_GFX_FCLK */
#define AM43XX_CLKSEL_GFX_FCLK_SHIFT			1
#define AM43XX_CLKSEL_GFX_FCLK_WIDTH			0x1
#define AM43XX_CLKSEL_GFX_FCLK_MASK			(1 << 1)

/*
 * Used by CM_CEFUSE_CLKSTCTRL, CM_GFX_L3_CLKSTCTRL, CM_L3S_TSC_CLKSTCTRL,
 * CM_L3_AON_CLKSTCTRL, CM_L4_WKUP_AON_CLKSTCTRL, CM_MPU_CLKSTCTRL,
 * CM_PER_CPSW_CLKSTCTRL, CM_PER_DSS_CLKSTCTRL, CM_PER_EMIF_CLKSTCTRL,
 * CM_PER_ICSS_CLKSTCTRL, CM_PER_L3S_CLKSTCTRL, CM_PER_L3_CLKSTCTRL,
 * CM_PER_L4LS_CLKSTCTRL, CM_PER_LCDC_CLKSTCTRL, CM_PER_OCPWP_L3_CLKSTCTRL,
 * CM_TAMPER_CLKSTCTRL, CM_WKUP_CLKSTCTRL
 */
#define AM43XX_CLKTRCTRL_SHIFT				0
#define AM43XX_CLKTRCTRL_WIDTH				0x2
#define AM43XX_CLKTRCTRL_MASK				(0x3 << 0)

/* Used by CM_CLKSEL_DPLL_MPU */
#define AM43XX_DCC_COUNT_MAX_SHIFT			24
#define AM43XX_DCC_COUNT_MAX_WIDTH			0x8
#define AM43XX_DCC_COUNT_MAX_MASK			(0xff << 24)

/* Used by CM_CLKSEL_DPLL_MPU */
#define AM43XX_DCC_EN_SHIFT				22
#define AM43XX_DCC_EN_WIDTH				0x1
#define AM43XX_DCC_EN_MASK				(1 << 22)

/*
 * Used by CM_SSC_DELTAMSTEP_DPLL_CORE, CM_SSC_DELTAMSTEP_DPLL_DDR,
 * CM_SSC_DELTAMSTEP_DPLL_DISP, CM_SSC_DELTAMSTEP_DPLL_EXTDEV,
 * CM_SSC_DELTAMSTEP_DPLL_MPU, CM_SSC_DELTAMSTEP_DPLL_PER
 */
#define AM43XX_DELTAMSTEP_SHIFT				0
#define AM43XX_DELTAMSTEP_WIDTH				0x14
#define AM43XX_DELTAMSTEP_MASK				(0xfffff << 0)

/* Used by CM_DLL_CTRL */
#define AM43XX_DLL_OVERRIDE_SHIFT			0
#define AM43XX_DLL_OVERRIDE_WIDTH			0x1
#define AM43XX_DLL_OVERRIDE_MASK			(1 << 0)

/* Renamed from DLL_OVERRIDE Used by CM_SHADOW_FREQ_CONFIG1 */
#define AM43XX_DLL_OVERRIDE_SHADOW_SHIFT		2
#define AM43XX_DLL_OVERRIDE_SHADOW_WIDTH		0x1
#define AM43XX_DLL_OVERRIDE_SHADOW_MASK			(1 << 2)

/* Used by CM_DLL_CTRL */
#define AM43XX_DLL_READYST_SHIFT			2
#define AM43XX_DLL_READYST_WIDTH			0x1
#define AM43XX_DLL_READYST_MASK				(1 << 2)

/* Used by CM_DLL_CTRL */
#define AM43XX_DLL_RESET_SHIFT				1
#define AM43XX_DLL_RESET_WIDTH				0x1
#define AM43XX_DLL_RESET_MASK				(1 << 1)

/* Renamed from DLL_RESET Used by CM_SHADOW_FREQ_CONFIG1 */
#define AM43XX_DLL_RESET_SHADOW_SHIFT			3
#define AM43XX_DLL_RESET_SHADOW_WIDTH			0x1
#define AM43XX_DLL_RESET_SHADOW_MASK			(1 << 3)

/* Used by CM_CLKSEL_DPLL_DDR, CM_CLKSEL_DPLL_DISP, CM_CLKSEL_DPLL_MPU */
#define AM43XX_DPLL_BYP_CLKSEL_SHIFT			23
#define AM43XX_DPLL_BYP_CLKSEL_WIDTH			0x1
#define AM43XX_DPLL_BYP_CLKSEL_MASK			(1 << 23)

/* Used by CM_CLKDCOLDO_DPLL_PER */
#define AM43XX_DPLL_CLKDCOLDO_GATE_CTRL_SHIFT		8
#define AM43XX_DPLL_CLKDCOLDO_GATE_CTRL_WIDTH		0x1
#define AM43XX_DPLL_CLKDCOLDO_GATE_CTRL_MASK		(1 << 8)

/* Used by CM_CLKDCOLDO_DPLL_PER */
#define AM43XX_DPLL_CLKDCOLDO_PWDN_SHIFT		12
#define AM43XX_DPLL_CLKDCOLDO_PWDN_WIDTH		0x1
#define AM43XX_DPLL_CLKDCOLDO_PWDN_MASK			(1 << 12)

/* Used by CM_DIV_M2_DPLL_DDR, CM_DIV_M2_DPLL_DISP, CM_DIV_M2_DPLL_MPU */
#define AM43XX_DPLL_CLKOUT_DIV_SHIFT			0
#define AM43XX_DPLL_CLKOUT_DIV_WIDTH			0x5
#define AM43XX_DPLL_CLKOUT_DIV_MASK			(0x1f << 0)

/*
 * Renamed from DPLL_CLKOUT_DIV Used by CM_DIV_M2_DPLL_EXTDEV,
 * CM_DIV_M2_DPLL_PER
 */
#define AM43XX_DPLL_CLKOUT_DIV_M2_EXTDEV_SHIFT		0
#define AM43XX_DPLL_CLKOUT_DIV_M2_EXTDEV_WIDTH		0x7
#define AM43XX_DPLL_CLKOUT_DIV_M2_EXTDEV_MASK		(0x7f << 0)

/* Used by CM_DIV_M2_DPLL_DDR, CM_DIV_M2_DPLL_DISP, CM_DIV_M2_DPLL_MPU */
#define AM43XX_DPLL_CLKOUT_DIVCHACK_SHIFT		5
#define AM43XX_DPLL_CLKOUT_DIVCHACK_WIDTH		0x1
#define AM43XX_DPLL_CLKOUT_DIVCHACK_MASK		(1 << 5)

/*
 * Renamed from DPLL_CLKOUT_DIVCHACK Used by CM_DIV_M2_DPLL_EXTDEV,
 * CM_DIV_M2_DPLL_PER
 */
#define AM43XX_DPLL_CLKOUT_DIVCHACK_7_7_SHIFT		7
#define AM43XX_DPLL_CLKOUT_DIVCHACK_7_7_WIDTH		0x1
#define AM43XX_DPLL_CLKOUT_DIVCHACK_7_7_MASK		(1 << 7)

/*
 * Used by CM_DIV_M2_DPLL_DDR, CM_DIV_M2_DPLL_DISP, CM_DIV_M2_DPLL_EXTDEV,
 * CM_DIV_M2_DPLL_MPU, CM_DIV_M2_DPLL_PER
 */
#define AM43XX_DPLL_CLKOUT_GATE_CTRL_SHIFT		8
#define AM43XX_DPLL_CLKOUT_GATE_CTRL_WIDTH		0x1
#define AM43XX_DPLL_CLKOUT_GATE_CTRL_MASK		(1 << 8)

/* Used by CM_SHADOW_FREQ_CONFIG2 */
#define AM43XX_DPLL_CORE_DPLL_EN_SHIFT			8
#define AM43XX_DPLL_CORE_DPLL_EN_WIDTH			0x3
#define AM43XX_DPLL_CORE_DPLL_EN_MASK			(0x7 << 8)

/* Used by CM_SHADOW_FREQ_CONFIG2 */
#define AM43XX_DPLL_CORE_M4_DIV_SHIFT			2
#define AM43XX_DPLL_CORE_M4_DIV_WIDTH			0x5
#define AM43XX_DPLL_CORE_M4_DIV_MASK			(0x1f << 2)

/* Used by CM_SHADOW_FREQ_CONFIG1 */
#define AM43XX_DPLL_DDR_DPLL_EN_SHIFT			8
#define AM43XX_DPLL_DDR_DPLL_EN_WIDTH			0x3
#define AM43XX_DPLL_DDR_DPLL_EN_MASK			(0x7 << 8)

/* Used by CM_SHADOW_FREQ_CONFIG1 */
#define AM43XX_DPLL_DDR_M2_DIV_SHIFT			11
#define AM43XX_DPLL_DDR_M2_DIV_WIDTH			0x5
#define AM43XX_DPLL_DDR_M2_DIV_MASK			(0x1f << 11)

/*
 * Used by CM_CLKSEL_DPLL_CORE, CM_CLKSEL_DPLL_DDR, CM_CLKSEL_DPLL_DISP,
 * CM_CLKSEL_DPLL_MPU
 */
#define AM43XX_DPLL_DIV_SHIFT				0
#define AM43XX_DPLL_DIV_WIDTH				0x7
#define AM43XX_DPLL_DIV_MASK				(0x7f << 0)

/* Renamed from DPLL_DIV Used by CM_CLKSEL_DPLL_EXTDEV, CM_CLKSEL_DPLL_PER */
#define AM43XX_DPLL_DIV_EXTDEV_SHIFT			0
#define AM43XX_DPLL_DIV_EXTDEV_WIDTH			0x8
#define AM43XX_DPLL_DIV_EXTDEV_MASK			(0xff << 0)

/*
 * Used by CM_CLKMODE_DPLL_CORE, CM_CLKMODE_DPLL_DDR, CM_CLKMODE_DPLL_DISP,
 * CM_CLKMODE_DPLL_MPU
 */
#define AM43XX_DPLL_DRIFTGUARD_EN_SHIFT			8
#define AM43XX_DPLL_DRIFTGUARD_EN_WIDTH			0x1
#define AM43XX_DPLL_DRIFTGUARD_EN_MASK			(1 << 8)

/*
 * Used by CM_CLKMODE_DPLL_CORE, CM_CLKMODE_DPLL_DDR, CM_CLKMODE_DPLL_DISP,
 * CM_CLKMODE_DPLL_EXTDEV, CM_CLKMODE_DPLL_MPU, CM_CLKMODE_DPLL_PER
 */
#define AM43XX_DPLL_EN_SHIFT				0
#define AM43XX_DPLL_EN_WIDTH				0x3
#define AM43XX_DPLL_EN_MASK				(0x7 << 0)

/*
 * Used by CM_CLKMODE_DPLL_CORE, CM_CLKMODE_DPLL_DDR, CM_CLKMODE_DPLL_DISP,
 * CM_CLKMODE_DPLL_MPU
 */
#define AM43XX_DPLL_LPMODE_EN_SHIFT			10
#define AM43XX_DPLL_LPMODE_EN_WIDTH			0x1
#define AM43XX_DPLL_LPMODE_EN_MASK			(1 << 10)

/*
 * Used by CM_CLKSEL_DPLL_CORE, CM_CLKSEL_DPLL_DDR, CM_CLKSEL_DPLL_DISP,
 * CM_CLKSEL_DPLL_MPU
 */
#define AM43XX_DPLL_MULT_SHIFT				8
#define AM43XX_DPLL_MULT_WIDTH				0xb
#define AM43XX_DPLL_MULT_MASK				(0x7ff << 8)

/* Renamed from DPLL_MULT Used by CM_CLKSEL_DPLL_EXTDEV, CM_CLKSEL_DPLL_PER */
#define AM43XX_DPLL_MULT_8_19_SHIFT			8
#define AM43XX_DPLL_MULT_8_19_WIDTH			0xc
#define AM43XX_DPLL_MULT_8_19_MASK			(0xfff << 8)

/* Used by CM_CLKSEL2_DPLL_EXTDEV, CM_CLKSEL2_DPLL_PER */
#define AM43XX_DPLL_MULT_FRAC_SHIFT			0
#define AM43XX_DPLL_MULT_FRAC_WIDTH			0x12
#define AM43XX_DPLL_MULT_FRAC_MASK			(0x3ffff << 0)

/*
 * Used by CM_CLKMODE_DPLL_CORE, CM_CLKMODE_DPLL_DDR, CM_CLKMODE_DPLL_DISP,
 * CM_CLKMODE_DPLL_MPU
 */
#define AM43XX_DPLL_REGM4XEN_SHIFT			11
#define AM43XX_DPLL_REGM4XEN_WIDTH			0x1
#define AM43XX_DPLL_REGM4XEN_MASK			(1 << 11)

/* Used by CM_CLKSEL_DPLL_EXTDEV, CM_CLKSEL_DPLL_PER */
#define AM43XX_DPLL_SD_DIV_SHIFT			24
#define AM43XX_DPLL_SD_DIV_WIDTH			0x8
#define AM43XX_DPLL_SD_DIV_MASK				(0xff << 24)

/*
 * Used by CM_CLKMODE_DPLL_CORE, CM_CLKMODE_DPLL_DDR, CM_CLKMODE_DPLL_DISP,
 * CM_CLKMODE_DPLL_EXTDEV, CM_CLKMODE_DPLL_MPU, CM_CLKMODE_DPLL_PER
 */
#define AM43XX_DPLL_SSC_ACK_SHIFT			13
#define AM43XX_DPLL_SSC_ACK_WIDTH			0x1
#define AM43XX_DPLL_SSC_ACK_MASK			(1 << 13)

/*
 * Used by CM_CLKMODE_DPLL_CORE, CM_CLKMODE_DPLL_DDR, CM_CLKMODE_DPLL_DISP,
 * CM_CLKMODE_DPLL_EXTDEV, CM_CLKMODE_DPLL_MPU, CM_CLKMODE_DPLL_PER
 */
#define AM43XX_DPLL_SSC_DOWNSPREAD_SHIFT		14
#define AM43XX_DPLL_SSC_DOWNSPREAD_WIDTH		0x1
#define AM43XX_DPLL_SSC_DOWNSPREAD_MASK			(1 << 14)

/*
 * Used by CM_CLKMODE_DPLL_CORE, CM_CLKMODE_DPLL_DDR, CM_CLKMODE_DPLL_DISP,
 * CM_CLKMODE_DPLL_EXTDEV, CM_CLKMODE_DPLL_MPU, CM_CLKMODE_DPLL_PER
 */
#define AM43XX_DPLL_SSC_EN_SHIFT			12
#define AM43XX_DPLL_SSC_EN_WIDTH			0x1
#define AM43XX_DPLL_SSC_EN_MASK				(1 << 12)

/* Used by CM_CLKSEL2_DPLL_EXTDEV */
#define AM43XX_FREQSELDCO_SHIFT				18
#define AM43XX_FREQSELDCO_WIDTH				0x3
#define AM43XX_FREQSELDCO_MASK				(0x7 << 18)

/* Used by CM_SHADOW_FREQ_CONFIG1 */
#define AM43XX_FREQ_UPDATE_SHIFT			0
#define AM43XX_FREQ_UPDATE_WIDTH			0x1
#define AM43XX_FREQ_UPDATE_MASK				(1 << 0)

/* Used by CM_SHADOW_FREQ_CONFIG2 */
#define AM43XX_GPMC_FREQ_UPDATE_SHIFT			0
#define AM43XX_GPMC_FREQ_UPDATE_WIDTH			0x1
#define AM43XX_GPMC_FREQ_UPDATE_MASK			(1 << 0)

/* Used by CM_DIV_M4_DPLL_CORE, CM_DIV_M4_DPLL_DDR */
#define AM43XX_HSDIVIDER_CLKOUT1_DIV_SHIFT		0
#define AM43XX_HSDIVIDER_CLKOUT1_DIV_WIDTH		0x5
#define AM43XX_HSDIVIDER_CLKOUT1_DIV_MASK		(0x1f << 0)

/* Used by CM_DIV_M4_DPLL_CORE, CM_DIV_M4_DPLL_DDR */
#define AM43XX_HSDIVIDER_CLKOUT1_DIVCHACK_SHIFT		5
#define AM43XX_HSDIVIDER_CLKOUT1_DIVCHACK_WIDTH		0x1
#define AM43XX_HSDIVIDER_CLKOUT1_DIVCHACK_MASK		(1 << 5)

/* Used by CM_DIV_M4_DPLL_CORE, CM_DIV_M4_DPLL_DDR */
#define AM43XX_HSDIVIDER_CLKOUT1_GATE_CTRL_SHIFT	8
#define AM43XX_HSDIVIDER_CLKOUT1_GATE_CTRL_WIDTH	0x1
#define AM43XX_HSDIVIDER_CLKOUT1_GATE_CTRL_MASK		(1 << 8)

/* Used by CM_DIV_M4_DPLL_CORE, CM_DIV_M4_DPLL_DDR */
#define AM43XX_HSDIVIDER_CLKOUT1_PWDN_SHIFT		12
#define AM43XX_HSDIVIDER_CLKOUT1_PWDN_WIDTH		0x1
#define AM43XX_HSDIVIDER_CLKOUT1_PWDN_MASK		(1 << 12)

/* Used by CM_DIV_M5_DPLL_CORE */
#define AM43XX_HSDIVIDER_CLKOUT2_DIV_SHIFT		0
#define AM43XX_HSDIVIDER_CLKOUT2_DIV_WIDTH		0x5
#define AM43XX_HSDIVIDER_CLKOUT2_DIV_MASK		(0x1f << 0)

/* Used by CM_DIV_M5_DPLL_CORE */
#define AM43XX_HSDIVIDER_CLKOUT2_DIVCHACK_SHIFT		5
#define AM43XX_HSDIVIDER_CLKOUT2_DIVCHACK_WIDTH		0x1
#define AM43XX_HSDIVIDER_CLKOUT2_DIVCHACK_MASK		(1 << 5)

/* Used by CM_DIV_M5_DPLL_CORE */
#define AM43XX_HSDIVIDER_CLKOUT2_GATE_CTRL_SHIFT	8
#define AM43XX_HSDIVIDER_CLKOUT2_GATE_CTRL_WIDTH	0x1
#define AM43XX_HSDIVIDER_CLKOUT2_GATE_CTRL_MASK		(1 << 8)

/* Used by CM_DIV_M5_DPLL_CORE */
#define AM43XX_HSDIVIDER_CLKOUT2_PWDN_SHIFT		12
#define AM43XX_HSDIVIDER_CLKOUT2_PWDN_WIDTH		0x1
#define AM43XX_HSDIVIDER_CLKOUT2_PWDN_MASK		(1 << 12)

/* Used by CM_DIV_M6_DPLL_CORE */
#define AM43XX_HSDIVIDER_CLKOUT3_DIV_SHIFT		0
#define AM43XX_HSDIVIDER_CLKOUT3_DIV_WIDTH		0x5
#define AM43XX_HSDIVIDER_CLKOUT3_DIV_MASK		(0x1f << 0)

/* Used by CM_DIV_M6_DPLL_CORE */
#define AM43XX_HSDIVIDER_CLKOUT3_DIVCHACK_SHIFT		5
#define AM43XX_HSDIVIDER_CLKOUT3_DIVCHACK_WIDTH		0x1
#define AM43XX_HSDIVIDER_CLKOUT3_DIVCHACK_MASK		(1 << 5)

/* Used by CM_DIV_M6_DPLL_CORE */
#define AM43XX_HSDIVIDER_CLKOUT3_GATE_CTRL_SHIFT	8
#define AM43XX_HSDIVIDER_CLKOUT3_GATE_CTRL_WIDTH	0x1
#define AM43XX_HSDIVIDER_CLKOUT3_GATE_CTRL_MASK		(1 << 8)

/* Used by CM_DIV_M6_DPLL_CORE */
#define AM43XX_HSDIVIDER_CLKOUT3_PWDN_SHIFT		12
#define AM43XX_HSDIVIDER_CLKOUT3_PWDN_WIDTH		0x1
#define AM43XX_HSDIVIDER_CLKOUT3_PWDN_MASK		(1 << 12)

/*
 * Used by CM_CEFUSE_CEFUSE_CLKCTRL, CM_GFX_GFX_CLKCTRL, CM_MPU_MPU_CLKCTRL,
 * CM_PER_AES0_CLKCTRL, CM_PER_CPGMAC0_CLKCTRL, CM_PER_CRYPTODMA_CLKCTRL,
 * CM_PER_DCAN0_CLKCTRL, CM_PER_DCAN1_CLKCTRL, CM_PER_DES_CLKCTRL,
 * CM_PER_DLL_AGING_CLKCTRL, CM_PER_DSS_CLKCTRL, CM_PER_ELM_CLKCTRL,
 * CM_PER_EMIF_CLKCTRL, CM_PER_EMIF_FW_CLKCTRL, CM_PER_EPWMSS0_CLKCTRL,
 * CM_PER_EPWMSS1_CLKCTRL, CM_PER_EPWMSS2_CLKCTRL, CM_PER_EPWMSS3_CLKCTRL,
 * CM_PER_EPWMSS4_CLKCTRL, CM_PER_EPWMSS5_CLKCTRL, CM_PER_ERMC_CLKCTRL,
 * CM_PER_GPIO1_CLKCTRL, CM_PER_GPIO2_CLKCTRL, CM_PER_GPIO3_CLKCTRL,
 * CM_PER_GPIO4_CLKCTRL, CM_PER_GPIO5_CLKCTRL, CM_PER_GPMC_CLKCTRL,
 * CM_PER_HDQ1W_CLKCTRL, CM_PER_I2C1_CLKCTRL, CM_PER_I2C2_CLKCTRL,
 * CM_PER_ICSS_CLKCTRL, CM_PER_IEEE5000_CLKCTRL, CM_PER_L3_CLKCTRL,
 * CM_PER_L3_INSTR_CLKCTRL, CM_PER_L4FW_CLKCTRL, CM_PER_L4HS_CLKCTRL,
 * CM_PER_L4LS_CLKCTRL, CM_PER_LCDC_CLKCTRL, CM_PER_MAG_CARD_CLKCTRL,
 * CM_PER_MAILBOX0_CLKCTRL, CM_PER_MCASP0_CLKCTRL, CM_PER_MCASP1_CLKCTRL,
 * CM_PER_MMC0_CLKCTRL, CM_PER_MMC1_CLKCTRL, CM_PER_MMC2_CLKCTRL,
 * CM_PER_MSTR_EXPS_CLKCTRL, CM_PER_OCMCRAM_CLKCTRL, CM_PER_OCPWP_CLKCTRL,
 * CM_PER_OTFA_EMIF_CLKCTRL, CM_PER_PKA_CLKCTRL, CM_PER_QSPI_CLKCTRL,
 * CM_PER_RNG_CLKCTRL, CM_PER_SHA0_CLKCTRL, CM_PER_SLV_EXPS_CLKCTRL,
 * CM_PER_SPARE0_CLKCTRL, CM_PER_SPARE1_CLKCTRL, CM_PER_SPI0_CLKCTRL,
 * CM_PER_SPI1_CLKCTRL, CM_PER_SPI2_CLKCTRL, CM_PER_SPI3_CLKCTRL,
 * CM_PER_SPI4_CLKCTRL, CM_PER_SPINLOCK_CLKCTRL, CM_PER_TIMER10_CLKCTRL,
 * CM_PER_TIMER11_CLKCTRL, CM_PER_TIMER2_CLKCTRL, CM_PER_TIMER3_CLKCTRL,
 * CM_PER_TIMER4_CLKCTRL, CM_PER_TIMER5_CLKCTRL, CM_PER_TIMER6_CLKCTRL,
 * CM_PER_TIMER7_CLKCTRL, CM_PER_TIMER8_CLKCTRL, CM_PER_TIMER9_CLKCTRL,
 * CM_PER_TPCC_CLKCTRL, CM_PER_TPTC0_CLKCTRL, CM_PER_TPTC1_CLKCTRL,
 * CM_PER_TPTC2_CLKCTRL, CM_PER_UART1_CLKCTRL, CM_PER_UART2_CLKCTRL,
 * CM_PER_UART3_CLKCTRL, CM_PER_UART4_CLKCTRL, CM_PER_UART5_CLKCTRL,
 * CM_PER_USBPHYOCP2SCP0_CLKCTRL, CM_PER_USBPHYOCP2SCP1_CLKCTRL,
 * CM_PER_USB_OTG_SS0_CLKCTRL, CM_PER_USB_OTG_SS1_CLKCTRL,
 * CM_PER_USIM0_CLKCTRL, CM_PER_USIM1_CLKCTRL, CM_PER_VPFE0_CLKCTRL,
 * CM_PER_VPFE1_CLKCTRL, CM_TAMPER_TPMSS_CLKCTRL, CM_WKUP_CONTROL_CLKCTRL,
 * CM_WKUP_DEBUGSS_CLKCTRL, CM_WKUP_GPIO0_CLKCTRL, CM_WKUP_I2C0_CLKCTRL,
 * CM_WKUP_L4WKUP_CLKCTRL, CM_WKUP_SMARTREFLEX0_CLKCTRL,
 * CM_WKUP_SMARTREFLEX1_CLKCTRL, CM_WKUP_SYNCTIMER_CLKCTRL,
 * CM_WKUP_TIMER0_CLKCTRL, CM_WKUP_TIMER1_CLKCTRL, CM_WKUP_UART0_CLKCTRL,
 * CM_WKUP_WDT0_CLKCTRL, CM_WKUP_WDT1_CLKCTRL
 */
#define AM43XX_IDLEST_SHIFT				16
#define AM43XX_IDLEST_WIDTH				0x2
#define AM43XX_IDLEST_MASK				(0x3 << 16)

/* Used by CLKSEL_MAC_CLK */
#define AM43XX_MII_CLK_SEL_SHIFT			2
#define AM43XX_MII_CLK_SEL_WIDTH			0x1
#define AM43XX_MII_CLK_SEL_MASK				(1 << 2)

/*
 * Used by CM_SSC_MODFREQDIV_DPLL_CORE, CM_SSC_MODFREQDIV_DPLL_DDR,
 * CM_SSC_MODFREQDIV_DPLL_DISP, CM_SSC_MODFREQDIV_DPLL_EXTDEV,
 * CM_SSC_MODFREQDIV_DPLL_MPU, CM_SSC_MODFREQDIV_DPLL_PER
 */
#define AM43XX_MODFREQDIV_EXPONENT_SHIFT		8
#define AM43XX_MODFREQDIV_EXPONENT_WIDTH		0x3
#define AM43XX_MODFREQDIV_EXPONENT_MASK			(0x7 << 8)

/*
 * Used by CM_SSC_MODFREQDIV_DPLL_CORE, CM_SSC_MODFREQDIV_DPLL_DDR,
 * CM_SSC_MODFREQDIV_DPLL_DISP, CM_SSC_MODFREQDIV_DPLL_EXTDEV,
 * CM_SSC_MODFREQDIV_DPLL_MPU, CM_SSC_MODFREQDIV_DPLL_PER
 */
#define AM43XX_MODFREQDIV_MANTISSA_SHIFT		0
#define AM43XX_MODFREQDIV_MANTISSA_WIDTH		0x7
#define AM43XX_MODFREQDIV_MANTISSA_MASK			(0x7f << 0)

/*
 * Used by CM_CEFUSE_CEFUSE_CLKCTRL, CM_GFX_GFX_CLKCTRL, CM_MPU_MPU_CLKCTRL,
 * CM_PER_AES0_CLKCTRL, CM_PER_CPGMAC0_CLKCTRL, CM_PER_CRYPTODMA_CLKCTRL,
 * CM_PER_DCAN0_CLKCTRL, CM_PER_DCAN1_CLKCTRL, CM_PER_DES_CLKCTRL,
 * CM_PER_DLL_AGING_CLKCTRL, CM_PER_DSS_CLKCTRL, CM_PER_ELM_CLKCTRL,
 * CM_PER_EMIF_CLKCTRL, CM_PER_EMIF_FW_CLKCTRL, CM_PER_EPWMSS0_CLKCTRL,
 * CM_PER_EPWMSS1_CLKCTRL, CM_PER_EPWMSS2_CLKCTRL, CM_PER_EPWMSS3_CLKCTRL,
 * CM_PER_EPWMSS4_CLKCTRL, CM_PER_EPWMSS5_CLKCTRL, CM_PER_ERMC_CLKCTRL,
 * CM_PER_GPIO1_CLKCTRL, CM_PER_GPIO2_CLKCTRL, CM_PER_GPIO3_CLKCTRL,
 * CM_PER_GPIO4_CLKCTRL, CM_PER_GPIO5_CLKCTRL, CM_PER_GPMC_CLKCTRL,
 * CM_PER_HDQ1W_CLKCTRL, CM_PER_I2C1_CLKCTRL, CM_PER_I2C2_CLKCTRL,
 * CM_PER_ICSS_CLKCTRL, CM_PER_IEEE5000_CLKCTRL, CM_PER_L3_CLKCTRL,
 * CM_PER_L3_INSTR_CLKCTRL, CM_PER_L4FW_CLKCTRL, CM_PER_L4HS_CLKCTRL,
 * CM_PER_L4LS_CLKCTRL, CM_PER_LCDC_CLKCTRL, CM_PER_MAG_CARD_CLKCTRL,
 * CM_PER_MAILBOX0_CLKCTRL, CM_PER_MCASP0_CLKCTRL, CM_PER_MCASP1_CLKCTRL,
 * CM_PER_MMC0_CLKCTRL, CM_PER_MMC1_CLKCTRL, CM_PER_MMC2_CLKCTRL,
 * CM_PER_MSTR_EXPS_CLKCTRL, CM_PER_OCMCRAM_CLKCTRL, CM_PER_OCPWP_CLKCTRL,
 * CM_PER_OTFA_EMIF_CLKCTRL, CM_PER_PKA_CLKCTRL, CM_PER_QSPI_CLKCTRL,
 * CM_PER_RNG_CLKCTRL, CM_PER_SHA0_CLKCTRL, CM_PER_SLV_EXPS_CLKCTRL,
 * CM_PER_SPARE0_CLKCTRL, CM_PER_SPARE1_CLKCTRL, CM_PER_SPI0_CLKCTRL,
 * CM_PER_SPI1_CLKCTRL, CM_PER_SPI2_CLKCTRL, CM_PER_SPI3_CLKCTRL,
 * CM_PER_SPI4_CLKCTRL, CM_PER_SPINLOCK_CLKCTRL, CM_PER_TIMER10_CLKCTRL,
 * CM_PER_TIMER11_CLKCTRL, CM_PER_TIMER2_CLKCTRL, CM_PER_TIMER3_CLKCTRL,
 * CM_PER_TIMER4_CLKCTRL, CM_PER_TIMER5_CLKCTRL, CM_PER_TIMER6_CLKCTRL,
 * CM_PER_TIMER7_CLKCTRL, CM_PER_TIMER8_CLKCTRL, CM_PER_TIMER9_CLKCTRL,
 * CM_PER_TPCC_CLKCTRL, CM_PER_TPTC0_CLKCTRL, CM_PER_TPTC1_CLKCTRL,
 * CM_PER_TPTC2_CLKCTRL, CM_PER_UART1_CLKCTRL, CM_PER_UART2_CLKCTRL,
 * CM_PER_UART3_CLKCTRL, CM_PER_UART4_CLKCTRL, CM_PER_UART5_CLKCTRL,
 * CM_PER_USBPHYOCP2SCP0_CLKCTRL, CM_PER_USBPHYOCP2SCP1_CLKCTRL,
 * CM_PER_USB_OTG_SS0_CLKCTRL, CM_PER_USB_OTG_SS1_CLKCTRL,
 * CM_PER_USIM0_CLKCTRL, CM_PER_USIM1_CLKCTRL, CM_PER_VPFE0_CLKCTRL,
 * CM_PER_VPFE1_CLKCTRL, CM_TAMPER_TPMSS_CLKCTRL, CM_WKUP_CONTROL_CLKCTRL,
 * CM_WKUP_DEBUGSS_CLKCTRL, CM_WKUP_GPIO0_CLKCTRL, CM_WKUP_I2C0_CLKCTRL,
 * CM_WKUP_L4WKUP_CLKCTRL, CM_WKUP_SMARTREFLEX0_CLKCTRL,
 * CM_WKUP_SMARTREFLEX1_CLKCTRL, CM_WKUP_SYNCTIMER_CLKCTRL,
 * CM_WKUP_TIMER0_CLKCTRL, CM_WKUP_TIMER1_CLKCTRL, CM_WKUP_UART0_CLKCTRL,
 * CM_WKUP_WDT0_CLKCTRL, CM_WKUP_WDT1_CLKCTRL, CM_WKUP_WKUP_M3_CLKCTRL
 */
#define AM43XX_MODULEMODE_SHIFT				0
#define AM43XX_MODULEMODE_WIDTH				0x2
#define AM43XX_MODULEMODE_MASK				(0x3 << 0)

/* Used by CM_WKUP_DEBUGSS_CLKCTRL */
#define AM43XX_OPTCLK_DEBUG_CLKA_SHIFT			9
#define AM43XX_OPTCLK_DEBUG_CLKA_WIDTH			0x1
#define AM43XX_OPTCLK_DEBUG_CLKA_MASK			(1 << 9)

/* Used by CM_WKUP_DEBUGSS_CLKCTRL */
#define AM43XX_OPTCLK_DEBUG_CLKB_SHIFT			10
#define AM43XX_OPTCLK_DEBUG_CLKB_WIDTH			0x1
#define AM43XX_OPTCLK_DEBUG_CLKB_MASK			(1 << 10)

/* Used by CM_WKUP_DEBUGSS_CLKCTRL */
#define AM43XX_OPTCLK_DEBUG_CLKC_SHIFT			11
#define AM43XX_OPTCLK_DEBUG_CLKC_WIDTH			0x1
#define AM43XX_OPTCLK_DEBUG_CLKC_MASK			(1 << 11)

/* Used by CM_WKUP_USBPHY0_CLKCTRL, CM_WKUP_USBPHY1_CLKCTRL */
#define AM43XX_OPTFCLKEN_CLK32K_SHIFT			8
#define AM43XX_OPTFCLKEN_CLK32K_WIDTH			0x1
#define AM43XX_OPTFCLKEN_CLK32K_MASK			(1 << 8)

/* Used by CM_WKUP_DEBUGSS_CLKCTRL */
#define AM43XX_OPTFCLKEN_DBGSYSCLK_SHIFT		8
#define AM43XX_OPTFCLKEN_DBGSYSCLK_WIDTH		0x1
#define AM43XX_OPTFCLKEN_DBGSYSCLK_MASK			(1 << 8)

/* Used by CM_PER_DLL_CLKCTRL */
#define AM43XX_OPTFCLKEN_DLL_CLK_SHIFT			8
#define AM43XX_OPTFCLKEN_DLL_CLK_WIDTH			0x1
#define AM43XX_OPTFCLKEN_DLL_CLK_MASK			(1 << 8)

/*
 * Used by CM_PER_USIM0_CLKCTRL, CM_PER_USIM1_CLKCTRL,
 * CM_WKUP_CLKDIV32K_CLKCTRL
 */
#define AM43XX_OPTFCLKEN_FCLK_SHIFT			8
#define AM43XX_OPTFCLKEN_FCLK_WIDTH			0x1
#define AM43XX_OPTFCLKEN_FCLK_MASK			(1 << 8)

/* Used by CM_PER_USIM0_CLKCTRL, CM_PER_USIM1_CLKCTRL */
#define AM43XX_OPTFCLKEN_FCLK32_SHIFT			9
#define AM43XX_OPTFCLKEN_FCLK32_WIDTH			0x1
#define AM43XX_OPTFCLKEN_FCLK32_MASK			(1 << 9)

/* Renamed from OPTFCLKEN_FCLK32 Used by CM_WKUP_SYNCTIMER_CLKCTRL */
#define AM43XX_OPTFCLKEN_FCLK32_8_8_SHIFT		8
#define AM43XX_OPTFCLKEN_FCLK32_8_8_WIDTH		0x1
#define AM43XX_OPTFCLKEN_FCLK32_8_8_MASK		(1 << 8)

/* Used by CM_WKUP_GPIO0_CLKCTRL */
#define AM43XX_OPTFCLKEN_GPIO0_GDBCLK_SHIFT		8
#define AM43XX_OPTFCLKEN_GPIO0_GDBCLK_WIDTH		0x1
#define AM43XX_OPTFCLKEN_GPIO0_GDBCLK_MASK		(1 << 8)

/* Used by CM_PER_GPIO1_CLKCTRL */
#define AM43XX_OPTFCLKEN_GPIO_1_GDBCLK_SHIFT		8
#define AM43XX_OPTFCLKEN_GPIO_1_GDBCLK_WIDTH		0x1
#define AM43XX_OPTFCLKEN_GPIO_1_GDBCLK_MASK		(1 << 8)

/* Used by CM_PER_GPIO2_CLKCTRL */
#define AM43XX_OPTFCLKEN_GPIO_2_GDBCLK_SHIFT		8
#define AM43XX_OPTFCLKEN_GPIO_2_GDBCLK_WIDTH		0x1
#define AM43XX_OPTFCLKEN_GPIO_2_GDBCLK_MASK		(1 << 8)

/* Used by CM_PER_GPIO3_CLKCTRL */
#define AM43XX_OPTFCLKEN_GPIO_3_GDBCLK_SHIFT		8
#define AM43XX_OPTFCLKEN_GPIO_3_GDBCLK_WIDTH		0x1
#define AM43XX_OPTFCLKEN_GPIO_3_GDBCLK_MASK		(1 << 8)

/* Used by CM_PER_GPIO4_CLKCTRL */
#define AM43XX_OPTFCLKEN_GPIO_4_GDBCLK_SHIFT		8
#define AM43XX_OPTFCLKEN_GPIO_4_GDBCLK_WIDTH		0x1
#define AM43XX_OPTFCLKEN_GPIO_4_GDBCLK_MASK		(1 << 8)

/* Used by CM_PER_GPIO5_CLKCTRL */
#define AM43XX_OPTFCLKEN_GPIO_5_GDBCLK_SHIFT		8
#define AM43XX_OPTFCLKEN_GPIO_5_GDBCLK_WIDTH		0x1
#define AM43XX_OPTFCLKEN_GPIO_5_GDBCLK_MASK		(1 << 8)

/* Used by CM_PER_USB_OTG_SS0_CLKCTRL, CM_PER_USB_OTG_SS1_CLKCTRL */
#define AM43XX_OPTFCLKEN_REFCLK960M_SHIFT		8
#define AM43XX_OPTFCLKEN_REFCLK960M_WIDTH		0x1
#define AM43XX_OPTFCLKEN_REFCLK960M_MASK		(1 << 8)

/* Used by CM_CLKOUT1_CTRL */
#define AM43XX_RSVD1_SHIFT				18
#define AM43XX_RSVD1_WIDTH				0x2
#define AM43XX_RSVD1_MASK				(0x3 << 18)

/* Renamed from RSVD1 Used by CM_CLKOUT2_CTRL */
#define AM43XX_RSVD1_CLKOUT2_CTRL_SHIFT			3
#define AM43XX_RSVD1_CLKOUT2_CTRL_WIDTH			0x1
#define AM43XX_RSVD1_CLKOUT2_CTRL_MASK			(1 << 3)

/* Renamed from RSVD1 Used by CM_SHADOW_FREQ_CONFIG1, CM_SHADOW_FREQ_CONFIG2 */
#define AM43XX_RSVD1_SHADOW_SHIFT			1
#define AM43XX_RSVD1_SHADOW_WIDTH			0x1
#define AM43XX_RSVD1_SHADOW_MASK			(1 << 1)

/* Used by CM_CLKOUT1_CTRL */
#define AM43XX_RSVD2_SHIFT				22
#define AM43XX_RSVD2_WIDTH				0x1
#define AM43XX_RSVD2_MASK				(1 << 22)

/* Renamed from RSVD2 Used by CM_CLKOUT2_CTRL */
#define AM43XX_RSVD2_7_7_SHIFT				7
#define AM43XX_RSVD2_7_7_WIDTH				0x1
#define AM43XX_RSVD2_7_7_MASK				(1 << 7)

/* Renamed from RSVD2 Used by CM_SHADOW_FREQ_CONFIG1 */
#define AM43XX_RSVD2_4_7_SHIFT				4
#define AM43XX_RSVD2_4_7_WIDTH				0x4
#define AM43XX_RSVD2_4_7_MASK				(0xf << 4)

/* Used by CM_CLKOUT1_CTRL */
#define AM43XX_RSVD3_SHIFT				25
#define AM43XX_RSVD3_WIDTH				0x7
#define AM43XX_RSVD3_MASK				(0x7f << 25)

/* Renamed from RSVD3 Used by CM_CLKOUT2_CTRL */
#define AM43XX_RSVD3_11_15_SHIFT			11
#define AM43XX_RSVD3_11_15_WIDTH			0x5
#define AM43XX_RSVD3_11_15_MASK				(0x1f << 11)

/* Used by CM_CLKOUT2_CTRL */
#define AM43XX_RSVD4_SHIFT				17
#define AM43XX_RSVD4_WIDTH				0xf
#define AM43XX_RSVD4_MASK				(0x7fff << 17)

/* Used by CM_SHADOW_FREQ_CONFIG1 */
#define AM43XX_RSVD5_SHIFT				16
#define AM43XX_RSVD5_WIDTH				0x10
#define AM43XX_RSVD5_MASK				(0xffff << 16)

/* Renamed from RSVD5 Used by CM_SHADOW_FREQ_CONFIG2 */
#define AM43XX_RSVD5_7_7_SHIFT				7
#define AM43XX_RSVD5_7_7_WIDTH				0x1
#define AM43XX_RSVD5_7_7_MASK				(1 << 7)

/* Used by CM_SHADOW_FREQ_CONFIG2 */
#define AM43XX_RSVD6_SHIFT				11
#define AM43XX_RSVD6_WIDTH				0x15
#define AM43XX_RSVD6_MASK				(0x1fffff << 11)

/*
 * Used by CM_GFX_GFX_CLKCTRL, CM_MPU_MPU_CLKCTRL, CM_PER_CPGMAC0_CLKCTRL,
 * CM_PER_CRYPTODMA_CLKCTRL, CM_PER_DSS_CLKCTRL, CM_PER_ICSS_CLKCTRL,
 * CM_PER_IEEE5000_CLKCTRL, CM_PER_LCDC_CLKCTRL, CM_PER_MSTR_EXPS_CLKCTRL,
 * CM_PER_TPTC0_CLKCTRL, CM_PER_TPTC1_CLKCTRL, CM_PER_TPTC2_CLKCTRL,
 * CM_PER_USB_OTG_SS0_CLKCTRL, CM_PER_USB_OTG_SS1_CLKCTRL,
 * CM_PER_VPFE0_CLKCTRL, CM_PER_VPFE1_CLKCTRL, CM_WKUP_DEBUGSS_CLKCTRL,
 * CM_WKUP_WKUP_M3_CLKCTRL
 */
#define AM43XX_STBYST_SHIFT				18
#define AM43XX_STBYST_WIDTH				0x1
#define AM43XX_STBYST_MASK				(1 << 18)

/* Used by CM_WKUP_DEBUGSS_CLKCTRL */
#define AM43XX_STM_PMD_CLKDIVSEL_SHIFT			27
#define AM43XX_STM_PMD_CLKDIVSEL_WIDTH			0x3
#define AM43XX_STM_PMD_CLKDIVSEL_MASK			(0x7 << 27)

/* Used by CM_WKUP_DEBUGSS_CLKCTRL */
#define AM43XX_STM_PMD_CLKSEL_SHIFT			20
#define AM43XX_STM_PMD_CLKSEL_WIDTH			0x2
#define AM43XX_STM_PMD_CLKSEL_MASK			(0x3 << 20)

/*
 * Used by CM_IDLEST_DPLL_CORE, CM_IDLEST_DPLL_DDR, CM_IDLEST_DPLL_DISP,
 * CM_IDLEST_DPLL_EXTDEV, CM_IDLEST_DPLL_MPU, CM_IDLEST_DPLL_PER
 */
#define AM43XX_ST_DPLL_CLK_SHIFT			0
#define AM43XX_ST_DPLL_CLK_WIDTH			0x1
#define AM43XX_ST_DPLL_CLK_MASK				(1 << 0)

/* Used by CM_CLKDCOLDO_DPLL_PER */
#define AM43XX_ST_DPLL_CLKDCOLDO_SHIFT			9
#define AM43XX_ST_DPLL_CLKDCOLDO_WIDTH			0x1
#define AM43XX_ST_DPLL_CLKDCOLDO_MASK			(1 << 9)

/*
 * Used by CM_DIV_M2_DPLL_DDR, CM_DIV_M2_DPLL_DISP, CM_DIV_M2_DPLL_EXTDEV,
 * CM_DIV_M2_DPLL_MPU, CM_DIV_M2_DPLL_PER
 */
#define AM43XX_ST_DPLL_CLKOUT_SHIFT			9
#define AM43XX_ST_DPLL_CLKOUT_WIDTH			0x1
#define AM43XX_ST_DPLL_CLKOUT_MASK			(1 << 9)

/* Used by CM_DIV_M4_DPLL_CORE, CM_DIV_M4_DPLL_DDR */
#define AM43XX_ST_HSDIVIDER_CLKOUT1_SHIFT		9
#define AM43XX_ST_HSDIVIDER_CLKOUT1_WIDTH		0x1
#define AM43XX_ST_HSDIVIDER_CLKOUT1_MASK		(1 << 9)

/* Used by CM_DIV_M5_DPLL_CORE */
#define AM43XX_ST_HSDIVIDER_CLKOUT2_SHIFT		9
#define AM43XX_ST_HSDIVIDER_CLKOUT2_WIDTH		0x1
#define AM43XX_ST_HSDIVIDER_CLKOUT2_MASK		(1 << 9)

/* Used by CM_DIV_M6_DPLL_CORE */
#define AM43XX_ST_HSDIVIDER_CLKOUT3_SHIFT		9
#define AM43XX_ST_HSDIVIDER_CLKOUT3_WIDTH		0x1
#define AM43XX_ST_HSDIVIDER_CLKOUT3_MASK		(1 << 9)

/*
 * Used by CM_IDLEST_DPLL_CORE, CM_IDLEST_DPLL_DDR, CM_IDLEST_DPLL_DISP,
 * CM_IDLEST_DPLL_EXTDEV, CM_IDLEST_DPLL_MPU, CM_IDLEST_DPLL_PER
 */
#define AM43XX_ST_MN_BYPASS_SHIFT			8
#define AM43XX_ST_MN_BYPASS_WIDTH			0x1
#define AM43XX_ST_MN_BYPASS_MASK			(1 << 8)

/* Used by CM_WKUP_DEBUGSS_CLKCTRL */
#define AM43XX_TRC_PMD_CLKDIVSEL_SHIFT			24
#define AM43XX_TRC_PMD_CLKDIVSEL_WIDTH			0x3
#define AM43XX_TRC_PMD_CLKDIVSEL_MASK			(0x7 << 24)

/* Used by CM_WKUP_DEBUGSS_CLKCTRL */
#define AM43XX_TRC_PMD_CLKSEL_SHIFT			22
#define AM43XX_TRC_PMD_CLKSEL_WIDTH			0x2
#define AM43XX_TRC_PMD_CLKSEL_MASK			(0x3 << 22)
#endif
