{"Source Block": ["hdl/library/axi_ad9361/intel/axi_ad9361_lvds_if.v@527:571@HdlStmIf", "    .up_rstn (up_rstn));\n  end\n  endgenerate\n\n  generate\n  if (FPGA_TECHNOLOGY == ARRIA10) begin\n  axi_ad9361_lvds_if_10 #(\n    .RX_NODPA (RX_NODPA))\n  i_axi_ad9361_lvds_if_10 (\n    .rx_clk_in_p (rx_clk_in_p),\n    .rx_clk_in_n (rx_clk_in_n),\n    .rx_frame_in_p (rx_frame_in_p),\n    .rx_frame_in_n (rx_frame_in_n),\n    .rx_data_in_p (rx_data_in_p),\n    .rx_data_in_n (rx_data_in_n),\n    .tx_clk_out_p (tx_clk_out_p),\n    .tx_clk_out_n (tx_clk_out_n),\n    .tx_frame_out_p (tx_frame_out_p),\n    .tx_frame_out_n (tx_frame_out_n),\n    .tx_data_out_p (tx_data_out_p),\n    .tx_data_out_n (tx_data_out_n),\n    .enable (enable),\n    .txnrx (txnrx),\n    .clk (l_clk),\n    .rx_frame (rx_frame_s),\n    .rx_data_0 (rx_data_0_s),\n    .rx_data_1 (rx_data_1_s),\n    .rx_data_2 (rx_data_2_s),\n    .rx_data_3 (rx_data_3_s),\n    .tx_frame (tx_frame),\n    .tx_data_0 (tx_data_0),\n    .tx_data_1 (tx_data_1),\n    .tx_data_2 (tx_data_2),\n    .tx_data_3 (tx_data_3),\n    .tx_enable (enable_int_p),\n    .tx_txnrx (txnrx_int_p),\n    .locked (locked_s),\n    .up_clk (up_clk),\n    .up_rstn (up_rstn));\n  end\n  endgenerate\n\nendmodule\n\n// ***************************************************************************\n"], "Clone Blocks": [["hdl/library/axi_ad9361/intel/axi_ad9361_lvds_if.v@491:533", "\n  end\n  endgenerate\n\n  generate\n  if (FPGA_TECHNOLOGY == CYCLONE5) begin\n  axi_ad9361_lvds_if_c5 i_axi_ad9361_lvds_if_c5 (\n    .rx_clk_in_p (rx_clk_in_p),\n    .rx_clk_in_n (rx_clk_in_n),\n    .rx_frame_in_p (rx_frame_in_p),\n    .rx_frame_in_n (rx_frame_in_n),\n    .rx_data_in_p (rx_data_in_p),\n    .rx_data_in_n (rx_data_in_n),\n    .tx_clk_out_p (tx_clk_out_p),\n    .tx_clk_out_n (tx_clk_out_n),\n    .tx_frame_out_p (tx_frame_out_p),\n    .tx_frame_out_n (tx_frame_out_n),\n    .tx_data_out_p (tx_data_out_p),\n    .tx_data_out_n (tx_data_out_n),\n    .enable (enable),\n    .txnrx (txnrx),\n    .clk (l_clk),\n    .rx_frame (rx_frame_s),\n    .rx_data_0 (rx_data_0_s),\n    .rx_data_1 (rx_data_1_s),\n    .rx_data_2 (rx_data_2_s),\n    .rx_data_3 (rx_data_3_s),\n    .tx_frame (tx_frame),\n    .tx_data_0 (tx_data_0),\n    .tx_data_1 (tx_data_1),\n    .tx_data_2 (tx_data_2),\n    .tx_data_3 (tx_data_3),\n    .tx_enable (enable_int_p),\n    .tx_txnrx (txnrx_int_p),\n    .locked (locked_s),\n    .up_clk (up_clk),\n    .up_rstn (up_rstn));\n  end\n  endgenerate\n\n  generate\n  if (FPGA_TECHNOLOGY == ARRIA10) begin\n  axi_ad9361_lvds_if_10 #(\n"]], "Diff Content": {"Delete": [[534, "    .RX_NODPA (RX_NODPA))\n"], [535, "  i_axi_ad9361_lvds_if_10 (\n"]], "Add": [[535, "    .RX_NODPA (RX_NODPA)\n"], [535, "  ) i_axi_ad9361_lvds_if_10 (\n"]]}}