// Seed: 2808030800
module module_0;
  assign id_1 = 1'b0;
  assign module_1.id_1 = 0;
  wire id_3;
  module_2 modCall_1 (
      id_3,
      id_1,
      id_1,
      id_3
  );
endmodule
module module_1 ();
  reg id_2 = 1 ? id_1 : 1;
  module_0 modCall_1 ();
  always @(posedge 1 == 1 or posedge {id_1, id_1 == 1, 1} == id_1) begin : LABEL_0
    id_1 <= 1;
  end
  assign id_1 = 1;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_1 = 1;
  assign id_1 = 1;
  wire id_5;
endmodule
