// Seed: 1612883726
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2
);
  inout id_2;
  output id_1;
  type_6(
      {id_2{id_2}}, id_2, id_2, id_1
  );
  logic id_2;
  logic id_3;
  logic id_4;
  assign id_2 = id_3;
  type_9(
      1'b0, 1, 1
  );
  logic id_5;
  assign id_4 = 1;
endmodule
