<stg><name>mlp</name>


<trans_list>

<trans id="640" from="1" to="2">
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="736" from="2" to="16">
<condition id="275">
<or_exp><and_exp><literal name="exitcond9" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="737" from="2" to="3">
<condition id="289">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="723" from="3" to="4">
<condition id="276">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="724" from="4" to="5">
<condition id="277">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="725" from="5" to="6">
<condition id="278">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="726" from="6" to="7">
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="727" from="7" to="8">
<condition id="280">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="728" from="8" to="9">
<condition id="281">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="729" from="9" to="10">
<condition id="282">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="730" from="10" to="11">
<condition id="283">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="731" from="11" to="12">
<condition id="284">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="732" from="12" to="13">
<condition id="285">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="733" from="13" to="14">
<condition id="286">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="734" from="14" to="15">
<condition id="287">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="735" from="15" to="2">
<condition id="288">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="657" from="16" to="17">
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="740" from="17" to="19">
<condition id="290">
<or_exp><and_exp><literal name="exitcond8" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="741" from="17" to="18">
<condition id="292">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="739" from="18" to="17">
<condition id="291">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="662" from="19" to="20">
<condition id="199">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="756" from="20" to="34">
<condition id="293">
<or_exp><and_exp><literal name="exitcond7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="757" from="20" to="21">
<condition id="307">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="743" from="21" to="22">
<condition id="294">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="744" from="22" to="23">
<condition id="295">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="745" from="23" to="24">
<condition id="296">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="746" from="24" to="25">
<condition id="297">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="747" from="25" to="26">
<condition id="298">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="748" from="26" to="27">
<condition id="299">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="749" from="27" to="28">
<condition id="300">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="750" from="28" to="29">
<condition id="301">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="751" from="29" to="30">
<condition id="302">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="752" from="30" to="31">
<condition id="303">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="753" from="31" to="32">
<condition id="304">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="754" from="32" to="33">
<condition id="305">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="755" from="33" to="20">
<condition id="306">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="679" from="34" to="35">
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="680" from="35" to="36">
<condition id="220">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="760" from="36" to="38">
<condition id="308">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="761" from="36" to="37">
<condition id="310">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="759" from="37" to="36">
<condition id="309">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="685" from="38" to="39">
<condition id="227">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="686" from="39" to="40">
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="687" from="40" to="41">
<condition id="230">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="716" from="40" to="64">
<condition id="267">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="689" from="41" to="42">
<condition id="233">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="772" from="42" to="52">
<condition id="311">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="773" from="42" to="43">
<condition id="321">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="763" from="43" to="44">
<condition id="312">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="764" from="44" to="45">
<condition id="313">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="765" from="45" to="46">
<condition id="314">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="766" from="46" to="47">
<condition id="315">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="767" from="47" to="48">
<condition id="316">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="768" from="48" to="49">
<condition id="317">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="769" from="49" to="50">
<condition id="318">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="770" from="50" to="51">
<condition id="319">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="771" from="51" to="42">
<condition id="320">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="702" from="52" to="53">
<condition id="249">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="782" from="53" to="61">
<condition id="322">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="783" from="53" to="54">
<condition id="330">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="775" from="54" to="55">
<condition id="323">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="776" from="55" to="56">
<condition id="324">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="777" from="56" to="57">
<condition id="325">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="778" from="57" to="58">
<condition id="326">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="779" from="58" to="59">
<condition id="327">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="780" from="59" to="60">
<condition id="328">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="781" from="60" to="53">
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="713" from="61" to="62">
<condition id="262">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="714" from="62" to="63">
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="715" from="63" to="40">
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="787" from="64" to="67">
<condition id="331">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="788" from="64" to="65">
<condition id="334">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="785" from="65" to="66">
<condition id="332">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="786" from="66" to="64">
<condition id="333">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap(i32* %input_r) nounwind, !map !13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap(i32* %output_r) nounwind, !map !19

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @mlp_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="32">
<![CDATA[
:3  %test_data_1 = alloca [29 x i32], align 4

]]></Node>
<StgValue><ssdm name="test_data_1"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32">
<![CDATA[
:4  %test_data_2 = alloca [29 x i32], align 4

]]></Node>
<StgValue><ssdm name="test_data_2"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32">
<![CDATA[
:5  %test_data_3 = alloca [29 x i32], align 4

]]></Node>
<StgValue><ssdm name="test_data_3"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32">
<![CDATA[
:6  %test_data_4 = alloca [29 x i32], align 4

]]></Node>
<StgValue><ssdm name="test_data_4"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32">
<![CDATA[
:7  %test_data_5 = alloca [29 x i32], align 4

]]></Node>
<StgValue><ssdm name="test_data_5"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32">
<![CDATA[
:8  %test_data_6 = alloca [29 x i32], align 4

]]></Node>
<StgValue><ssdm name="test_data_6"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32">
<![CDATA[
:9  %test_data_7 = alloca [29 x i32], align 4

]]></Node>
<StgValue><ssdm name="test_data_7"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32">
<![CDATA[
:10  %test_data_8 = alloca [29 x i32], align 4

]]></Node>
<StgValue><ssdm name="test_data_8"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32">
<![CDATA[
:11  %test_data_9 = alloca [29 x i32], align 4

]]></Node>
<StgValue><ssdm name="test_data_9"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32">
<![CDATA[
:12  %test_data_10 = alloca [29 x i32], align 4

]]></Node>
<StgValue><ssdm name="test_data_10"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32">
<![CDATA[
:13  %test_data_11 = alloca [29 x i32], align 4

]]></Node>
<StgValue><ssdm name="test_data_11"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32">
<![CDATA[
:14  %test_data_12 = alloca [29 x i32], align 4

]]></Node>
<StgValue><ssdm name="test_data_12"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32">
<![CDATA[
:15  %test_data_13 = alloca [29 x i32], align 4

]]></Node>
<StgValue><ssdm name="test_data_13"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32">
<![CDATA[
:16  %weightIH_0 = alloca [11 x i32], align 4

]]></Node>
<StgValue><ssdm name="weightIH_0"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32">
<![CDATA[
:17  %weightIH_1 = alloca [11 x i32], align 4

]]></Node>
<StgValue><ssdm name="weightIH_1"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32">
<![CDATA[
:18  %weightIH_2 = alloca [11 x i32], align 4

]]></Node>
<StgValue><ssdm name="weightIH_2"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32">
<![CDATA[
:19  %weightIH_3 = alloca [11 x i32], align 4

]]></Node>
<StgValue><ssdm name="weightIH_3"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32">
<![CDATA[
:20  %weightIH_4 = alloca [11 x i32], align 4

]]></Node>
<StgValue><ssdm name="weightIH_4"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32">
<![CDATA[
:21  %weightIH_5 = alloca [11 x i32], align 4

]]></Node>
<StgValue><ssdm name="weightIH_5"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32">
<![CDATA[
:22  %weightIH_6 = alloca [11 x i32], align 4

]]></Node>
<StgValue><ssdm name="weightIH_6"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32">
<![CDATA[
:23  %weightIH_7 = alloca [11 x i32], align 4

]]></Node>
<StgValue><ssdm name="weightIH_7"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32">
<![CDATA[
:24  %weightIH_8 = alloca [11 x i32], align 4

]]></Node>
<StgValue><ssdm name="weightIH_8"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32">
<![CDATA[
:25  %weightIH_9 = alloca [11 x i32], align 4

]]></Node>
<StgValue><ssdm name="weightIH_9"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32">
<![CDATA[
:26  %weightIH_10 = alloca [11 x i32], align 4

]]></Node>
<StgValue><ssdm name="weightIH_10"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32">
<![CDATA[
:27  %weightIH_11 = alloca [11 x i32], align 4

]]></Node>
<StgValue><ssdm name="weightIH_11"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32">
<![CDATA[
:28  %weightIH_12 = alloca [11 x i32], align 4

]]></Node>
<StgValue><ssdm name="weightIH_12"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32">
<![CDATA[
:29  %weightIH_13 = alloca [11 x i32], align 4

]]></Node>
<StgValue><ssdm name="weightIH_13"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32">
<![CDATA[
:30  %weightHO = alloca [14 x i32], align 4

]]></Node>
<StgValue><ssdm name="weightHO"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32">
<![CDATA[
:31  %SumH = alloca [11 x i32], align 4

]]></Node>
<StgValue><ssdm name="SumH"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32">
<![CDATA[
:32  %result = alloca [28 x i32], align 4

]]></Node>
<StgValue><ssdm name="result"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:33  call void (...)* @_ssdm_op_SpecInterface(i32* %input_r, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:34  call void (...)* @_ssdm_op_SpecInterface(i32* %output_r, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:35  call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0">
<![CDATA[
:36  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
:0  %i = phi i5 [ 1, %0 ], [ %i_1, %2 ]

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1  %exitcond9 = icmp eq i5 %i, -3

]]></Node>
<StgValue><ssdm name="exitcond9"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %exitcond9, label %.preheader12.preheader, label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="108" st_id="2" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %input_read = call i32 @_ssdm_op_Read.axis.i32P(i32* %input_r) nounwind

]]></Node>
<StgValue><ssdm name="input_read"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="109" st_id="3" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %input_read = call i32 @_ssdm_op_Read.axis.i32P(i32* %input_r) nounwind

]]></Node>
<StgValue><ssdm name="input_read"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %input_read_1 = call i32 @_ssdm_op_Read.axis.i32P(i32* %input_r) nounwind

]]></Node>
<StgValue><ssdm name="input_read_1"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="111" st_id="4" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %input_read_1 = call i32 @_ssdm_op_Read.axis.i32P(i32* %input_r) nounwind

]]></Node>
<StgValue><ssdm name="input_read_1"/></StgValue>
</operation>

<operation id="112" st_id="4" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %input_read_2 = call i32 @_ssdm_op_Read.axis.i32P(i32* %input_r) nounwind

]]></Node>
<StgValue><ssdm name="input_read_2"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="113" st_id="5" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %input_read_2 = call i32 @_ssdm_op_Read.axis.i32P(i32* %input_r) nounwind

]]></Node>
<StgValue><ssdm name="input_read_2"/></StgValue>
</operation>

<operation id="114" st_id="5" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %input_read_3 = call i32 @_ssdm_op_Read.axis.i32P(i32* %input_r) nounwind

]]></Node>
<StgValue><ssdm name="input_read_3"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="115" st_id="6" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %input_read_3 = call i32 @_ssdm_op_Read.axis.i32P(i32* %input_r) nounwind

]]></Node>
<StgValue><ssdm name="input_read_3"/></StgValue>
</operation>

<operation id="116" st_id="6" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17  %input_read_4 = call i32 @_ssdm_op_Read.axis.i32P(i32* %input_r) nounwind

]]></Node>
<StgValue><ssdm name="input_read_4"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="117" st_id="7" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17  %input_read_4 = call i32 @_ssdm_op_Read.axis.i32P(i32* %input_r) nounwind

]]></Node>
<StgValue><ssdm name="input_read_4"/></StgValue>
</operation>

<operation id="118" st_id="7" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %input_read_5 = call i32 @_ssdm_op_Read.axis.i32P(i32* %input_r) nounwind

]]></Node>
<StgValue><ssdm name="input_read_5"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="119" st_id="8" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %input_read_5 = call i32 @_ssdm_op_Read.axis.i32P(i32* %input_r) nounwind

]]></Node>
<StgValue><ssdm name="input_read_5"/></StgValue>
</operation>

<operation id="120" st_id="8" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:23  %input_read_6 = call i32 @_ssdm_op_Read.axis.i32P(i32* %input_r) nounwind

]]></Node>
<StgValue><ssdm name="input_read_6"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="121" st_id="9" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:23  %input_read_6 = call i32 @_ssdm_op_Read.axis.i32P(i32* %input_r) nounwind

]]></Node>
<StgValue><ssdm name="input_read_6"/></StgValue>
</operation>

<operation id="122" st_id="9" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26  %input_read_7 = call i32 @_ssdm_op_Read.axis.i32P(i32* %input_r) nounwind

]]></Node>
<StgValue><ssdm name="input_read_7"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="123" st_id="10" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26  %input_read_7 = call i32 @_ssdm_op_Read.axis.i32P(i32* %input_r) nounwind

]]></Node>
<StgValue><ssdm name="input_read_7"/></StgValue>
</operation>

<operation id="124" st_id="10" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:29  %input_read_8 = call i32 @_ssdm_op_Read.axis.i32P(i32* %input_r) nounwind

]]></Node>
<StgValue><ssdm name="input_read_8"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="125" st_id="11" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:29  %input_read_8 = call i32 @_ssdm_op_Read.axis.i32P(i32* %input_r) nounwind

]]></Node>
<StgValue><ssdm name="input_read_8"/></StgValue>
</operation>

<operation id="126" st_id="11" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:32  %input_read_9 = call i32 @_ssdm_op_Read.axis.i32P(i32* %input_r) nounwind

]]></Node>
<StgValue><ssdm name="input_read_9"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="127" st_id="12" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:32  %input_read_9 = call i32 @_ssdm_op_Read.axis.i32P(i32* %input_r) nounwind

]]></Node>
<StgValue><ssdm name="input_read_9"/></StgValue>
</operation>

<operation id="128" st_id="12" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:35  %input_read_10 = call i32 @_ssdm_op_Read.axis.i32P(i32* %input_r) nounwind

]]></Node>
<StgValue><ssdm name="input_read_10"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="129" st_id="13" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:35  %input_read_10 = call i32 @_ssdm_op_Read.axis.i32P(i32* %input_r) nounwind

]]></Node>
<StgValue><ssdm name="input_read_10"/></StgValue>
</operation>

<operation id="130" st_id="13" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:38  %input_read_11 = call i32 @_ssdm_op_Read.axis.i32P(i32* %input_r) nounwind

]]></Node>
<StgValue><ssdm name="input_read_11"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="131" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="5">
<![CDATA[
:0  %i_cast = zext i5 %i to i32

]]></Node>
<StgValue><ssdm name="i_cast"/></StgValue>
</operation>

<operation id="132" st_id="14" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:38  %input_read_11 = call i32 @_ssdm_op_Read.axis.i32P(i32* %input_r) nounwind

]]></Node>
<StgValue><ssdm name="input_read_11"/></StgValue>
</operation>

<operation id="133" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="5" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:39  %test_data_12_addr = getelementptr [29 x i32]* %test_data_12, i32 0, i32 %i_cast

]]></Node>
<StgValue><ssdm name="test_data_12_addr"/></StgValue>
</operation>

<operation id="134" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:40  store i32 %input_read_11, i32* %test_data_12_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="135" st_id="14" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:41  %input_read_12 = call i32 @_ssdm_op_Read.axis.i32P(i32* %input_r) nounwind

]]></Node>
<StgValue><ssdm name="input_read_12"/></StgValue>
</operation>

<operation id="136" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:45  %i_1 = add i5 %i, 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="137" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:1  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="138" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str4) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="139" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:3  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4) nounwind

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="140" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="141" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="5" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6  %test_data_1_addr = getelementptr [29 x i32]* %test_data_1, i32 0, i32 %i_cast

]]></Node>
<StgValue><ssdm name="test_data_1_addr"/></StgValue>
</operation>

<operation id="142" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:7  store i32 %input_read, i32* %test_data_1_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="143" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="5" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:9  %test_data_2_addr = getelementptr [29 x i32]* %test_data_2, i32 0, i32 %i_cast

]]></Node>
<StgValue><ssdm name="test_data_2_addr"/></StgValue>
</operation>

<operation id="144" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:10  store i32 %input_read_1, i32* %test_data_2_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="145" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="5" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:12  %test_data_3_addr = getelementptr [29 x i32]* %test_data_3, i32 0, i32 %i_cast

]]></Node>
<StgValue><ssdm name="test_data_3_addr"/></StgValue>
</operation>

<operation id="146" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:13  store i32 %input_read_2, i32* %test_data_3_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="147" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="5" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:15  %test_data_4_addr = getelementptr [29 x i32]* %test_data_4, i32 0, i32 %i_cast

]]></Node>
<StgValue><ssdm name="test_data_4_addr"/></StgValue>
</operation>

<operation id="148" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:16  store i32 %input_read_3, i32* %test_data_4_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="149" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="5" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:18  %test_data_5_addr = getelementptr [29 x i32]* %test_data_5, i32 0, i32 %i_cast

]]></Node>
<StgValue><ssdm name="test_data_5_addr"/></StgValue>
</operation>

<operation id="150" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:19  store i32 %input_read_4, i32* %test_data_5_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="151" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="5" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:21  %test_data_6_addr = getelementptr [29 x i32]* %test_data_6, i32 0, i32 %i_cast

]]></Node>
<StgValue><ssdm name="test_data_6_addr"/></StgValue>
</operation>

<operation id="152" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:22  store i32 %input_read_5, i32* %test_data_6_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="153" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="5" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:24  %test_data_7_addr = getelementptr [29 x i32]* %test_data_7, i32 0, i32 %i_cast

]]></Node>
<StgValue><ssdm name="test_data_7_addr"/></StgValue>
</operation>

<operation id="154" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:25  store i32 %input_read_6, i32* %test_data_7_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="155" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="5" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:27  %test_data_8_addr = getelementptr [29 x i32]* %test_data_8, i32 0, i32 %i_cast

]]></Node>
<StgValue><ssdm name="test_data_8_addr"/></StgValue>
</operation>

<operation id="156" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:28  store i32 %input_read_7, i32* %test_data_8_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="157" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="5" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:30  %test_data_9_addr = getelementptr [29 x i32]* %test_data_9, i32 0, i32 %i_cast

]]></Node>
<StgValue><ssdm name="test_data_9_addr"/></StgValue>
</operation>

<operation id="158" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:31  store i32 %input_read_8, i32* %test_data_9_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="159" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="5" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:33  %test_data_10_addr = getelementptr [29 x i32]* %test_data_10, i32 0, i32 %i_cast

]]></Node>
<StgValue><ssdm name="test_data_10_addr"/></StgValue>
</operation>

<operation id="160" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:34  store i32 %input_read_9, i32* %test_data_10_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="161" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="5" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:36  %test_data_11_addr = getelementptr [29 x i32]* %test_data_11, i32 0, i32 %i_cast

]]></Node>
<StgValue><ssdm name="test_data_11_addr"/></StgValue>
</operation>

<operation id="162" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:37  store i32 %input_read_10, i32* %test_data_11_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="163" st_id="15" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:41  %input_read_12 = call i32 @_ssdm_op_Read.axis.i32P(i32* %input_r) nounwind

]]></Node>
<StgValue><ssdm name="input_read_12"/></StgValue>
</operation>

<operation id="164" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="5" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:42  %test_data_13_addr = getelementptr [29 x i32]* %test_data_13, i32 0, i32 %i_cast

]]></Node>
<StgValue><ssdm name="test_data_13_addr"/></StgValue>
</operation>

<operation id="165" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:43  store i32 %input_read_12, i32* %test_data_13_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="166" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:44  %empty_7 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_1) nounwind

]]></Node>
<StgValue><ssdm name="empty_7"/></StgValue>
</operation>

<operation id="167" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0">
<![CDATA[
:46  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="168" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0">
<![CDATA[
.preheader12.preheader:0  br label %.preheader12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="169" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader12:0  %j = phi i4 [ %j_2, %3 ], [ 1, %.preheader12.preheader ]

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="170" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader12:1  %exitcond8 = icmp eq i4 %j, -5

]]></Node>
<StgValue><ssdm name="exitcond8"/></StgValue>
</operation>

<operation id="171" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader12:2  br i1 %exitcond8, label %.preheader11.preheader, label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="172" st_id="17" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %input_read_13 = call i32 @_ssdm_op_Read.axis.i32P(i32* %input_r) nounwind

]]></Node>
<StgValue><ssdm name="input_read_13"/></StgValue>
</operation>

<operation id="173" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:10  %j_2 = add i4 1, %j

]]></Node>
<StgValue><ssdm name="j_2"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="174" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="4">
<![CDATA[
:0  %j_cast = zext i4 %j to i32

]]></Node>
<StgValue><ssdm name="j_cast"/></StgValue>
</operation>

<operation id="175" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:1  %empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind

]]></Node>
<StgValue><ssdm name="empty_8"/></StgValue>
</operation>

<operation id="176" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str5) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="177" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:3  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5) nounwind

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="178" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="179" st_id="18" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %input_read_13 = call i32 @_ssdm_op_Read.axis.i32P(i32* %input_r) nounwind

]]></Node>
<StgValue><ssdm name="input_read_13"/></StgValue>
</operation>

<operation id="180" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp = shl i32 %input_read_13, 8

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="181" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="4" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:7  %weightIH_0_addr = getelementptr [11 x i32]* %weightIH_0, i32 0, i32 %j_cast

]]></Node>
<StgValue><ssdm name="weightIH_0_addr"/></StgValue>
</operation>

<operation id="182" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:8  store i32 %tmp, i32* %weightIH_0_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="183" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:9  %empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_s) nounwind

]]></Node>
<StgValue><ssdm name="empty_9"/></StgValue>
</operation>

<operation id="184" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %.preheader12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="185" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0">
<![CDATA[
.preheader11.preheader:0  br label %.preheader11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="186" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader11:0  %j_1 = phi i4 [ %j_4, %4 ], [ 1, %.preheader11.preheader ]

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="187" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader11:1  %exitcond7 = icmp eq i4 %j_1, -5

]]></Node>
<StgValue><ssdm name="exitcond7"/></StgValue>
</operation>

<operation id="188" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader11:2  br i1 %exitcond7, label %5, label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="189" st_id="20" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %input_read_15 = call i32 @_ssdm_op_Read.axis.i32P(i32* %input_r) nounwind

]]></Node>
<StgValue><ssdm name="input_read_15"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="190" st_id="21" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %input_read_15 = call i32 @_ssdm_op_Read.axis.i32P(i32* %input_r) nounwind

]]></Node>
<StgValue><ssdm name="input_read_15"/></StgValue>
</operation>

<operation id="191" st_id="21" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %input_read_16 = call i32 @_ssdm_op_Read.axis.i32P(i32* %input_r) nounwind

]]></Node>
<StgValue><ssdm name="input_read_16"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="192" st_id="22" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %input_read_16 = call i32 @_ssdm_op_Read.axis.i32P(i32* %input_r) nounwind

]]></Node>
<StgValue><ssdm name="input_read_16"/></StgValue>
</operation>

<operation id="193" st_id="22" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %input_read_17 = call i32 @_ssdm_op_Read.axis.i32P(i32* %input_r) nounwind

]]></Node>
<StgValue><ssdm name="input_read_17"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="194" st_id="23" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %input_read_17 = call i32 @_ssdm_op_Read.axis.i32P(i32* %input_r) nounwind

]]></Node>
<StgValue><ssdm name="input_read_17"/></StgValue>
</operation>

<operation id="195" st_id="23" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %input_read_18 = call i32 @_ssdm_op_Read.axis.i32P(i32* %input_r) nounwind

]]></Node>
<StgValue><ssdm name="input_read_18"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="196" st_id="24" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %input_read_18 = call i32 @_ssdm_op_Read.axis.i32P(i32* %input_r) nounwind

]]></Node>
<StgValue><ssdm name="input_read_18"/></StgValue>
</operation>

<operation id="197" st_id="24" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17  %input_read_19 = call i32 @_ssdm_op_Read.axis.i32P(i32* %input_r) nounwind

]]></Node>
<StgValue><ssdm name="input_read_19"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="198" st_id="25" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17  %input_read_19 = call i32 @_ssdm_op_Read.axis.i32P(i32* %input_r) nounwind

]]></Node>
<StgValue><ssdm name="input_read_19"/></StgValue>
</operation>

<operation id="199" st_id="25" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %input_read_20 = call i32 @_ssdm_op_Read.axis.i32P(i32* %input_r) nounwind

]]></Node>
<StgValue><ssdm name="input_read_20"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="200" st_id="26" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %input_read_20 = call i32 @_ssdm_op_Read.axis.i32P(i32* %input_r) nounwind

]]></Node>
<StgValue><ssdm name="input_read_20"/></StgValue>
</operation>

<operation id="201" st_id="26" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:23  %input_read_21 = call i32 @_ssdm_op_Read.axis.i32P(i32* %input_r) nounwind

]]></Node>
<StgValue><ssdm name="input_read_21"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="202" st_id="27" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:23  %input_read_21 = call i32 @_ssdm_op_Read.axis.i32P(i32* %input_r) nounwind

]]></Node>
<StgValue><ssdm name="input_read_21"/></StgValue>
</operation>

<operation id="203" st_id="27" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26  %input_read_22 = call i32 @_ssdm_op_Read.axis.i32P(i32* %input_r) nounwind

]]></Node>
<StgValue><ssdm name="input_read_22"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="204" st_id="28" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26  %input_read_22 = call i32 @_ssdm_op_Read.axis.i32P(i32* %input_r) nounwind

]]></Node>
<StgValue><ssdm name="input_read_22"/></StgValue>
</operation>

<operation id="205" st_id="28" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:29  %input_read_23 = call i32 @_ssdm_op_Read.axis.i32P(i32* %input_r) nounwind

]]></Node>
<StgValue><ssdm name="input_read_23"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="206" st_id="29" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:29  %input_read_23 = call i32 @_ssdm_op_Read.axis.i32P(i32* %input_r) nounwind

]]></Node>
<StgValue><ssdm name="input_read_23"/></StgValue>
</operation>

<operation id="207" st_id="29" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:32  %input_read_24 = call i32 @_ssdm_op_Read.axis.i32P(i32* %input_r) nounwind

]]></Node>
<StgValue><ssdm name="input_read_24"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="208" st_id="30" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:32  %input_read_24 = call i32 @_ssdm_op_Read.axis.i32P(i32* %input_r) nounwind

]]></Node>
<StgValue><ssdm name="input_read_24"/></StgValue>
</operation>

<operation id="209" st_id="30" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:35  %input_read_25 = call i32 @_ssdm_op_Read.axis.i32P(i32* %input_r) nounwind

]]></Node>
<StgValue><ssdm name="input_read_25"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="210" st_id="31" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:35  %input_read_25 = call i32 @_ssdm_op_Read.axis.i32P(i32* %input_r) nounwind

]]></Node>
<StgValue><ssdm name="input_read_25"/></StgValue>
</operation>

<operation id="211" st_id="31" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:38  %input_read_26 = call i32 @_ssdm_op_Read.axis.i32P(i32* %input_r) nounwind

]]></Node>
<StgValue><ssdm name="input_read_26"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="212" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="4">
<![CDATA[
:0  %j_1_cast = zext i4 %j_1 to i32

]]></Node>
<StgValue><ssdm name="j_1_cast"/></StgValue>
</operation>

<operation id="213" st_id="32" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:38  %input_read_26 = call i32 @_ssdm_op_Read.axis.i32P(i32* %input_r) nounwind

]]></Node>
<StgValue><ssdm name="input_read_26"/></StgValue>
</operation>

<operation id="214" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="4" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:39  %weightIH_12_addr = getelementptr [11 x i32]* %weightIH_12, i32 0, i32 %j_1_cast

]]></Node>
<StgValue><ssdm name="weightIH_12_addr"/></StgValue>
</operation>

<operation id="215" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:40  store i32 %input_read_26, i32* %weightIH_12_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="216" st_id="32" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:41  %input_read_27 = call i32 @_ssdm_op_Read.axis.i32P(i32* %input_r) nounwind

]]></Node>
<StgValue><ssdm name="input_read_27"/></StgValue>
</operation>

<operation id="217" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:45  %j_4 = add i4 %j_1, 1

]]></Node>
<StgValue><ssdm name="j_4"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="218" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:1  %empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind

]]></Node>
<StgValue><ssdm name="empty_10"/></StgValue>
</operation>

<operation id="219" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="220" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:3  %tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="221" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="222" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="4" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6  %weightIH_1_addr = getelementptr [11 x i32]* %weightIH_1, i32 0, i32 %j_1_cast

]]></Node>
<StgValue><ssdm name="weightIH_1_addr"/></StgValue>
</operation>

<operation id="223" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:7  store i32 %input_read_15, i32* %weightIH_1_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="224" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="4" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:9  %weightIH_2_addr = getelementptr [11 x i32]* %weightIH_2, i32 0, i32 %j_1_cast

]]></Node>
<StgValue><ssdm name="weightIH_2_addr"/></StgValue>
</operation>

<operation id="225" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:10  store i32 %input_read_16, i32* %weightIH_2_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="226" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="4" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:12  %weightIH_3_addr = getelementptr [11 x i32]* %weightIH_3, i32 0, i32 %j_1_cast

]]></Node>
<StgValue><ssdm name="weightIH_3_addr"/></StgValue>
</operation>

<operation id="227" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:13  store i32 %input_read_17, i32* %weightIH_3_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="228" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="4" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:15  %weightIH_4_addr = getelementptr [11 x i32]* %weightIH_4, i32 0, i32 %j_1_cast

]]></Node>
<StgValue><ssdm name="weightIH_4_addr"/></StgValue>
</operation>

<operation id="229" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:16  store i32 %input_read_18, i32* %weightIH_4_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="230" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="4" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:18  %weightIH_5_addr = getelementptr [11 x i32]* %weightIH_5, i32 0, i32 %j_1_cast

]]></Node>
<StgValue><ssdm name="weightIH_5_addr"/></StgValue>
</operation>

<operation id="231" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:19  store i32 %input_read_19, i32* %weightIH_5_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="232" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="4" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:21  %weightIH_6_addr = getelementptr [11 x i32]* %weightIH_6, i32 0, i32 %j_1_cast

]]></Node>
<StgValue><ssdm name="weightIH_6_addr"/></StgValue>
</operation>

<operation id="233" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:22  store i32 %input_read_20, i32* %weightIH_6_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="234" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="4" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:24  %weightIH_7_addr = getelementptr [11 x i32]* %weightIH_7, i32 0, i32 %j_1_cast

]]></Node>
<StgValue><ssdm name="weightIH_7_addr"/></StgValue>
</operation>

<operation id="235" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:25  store i32 %input_read_21, i32* %weightIH_7_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="236" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="4" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:27  %weightIH_8_addr = getelementptr [11 x i32]* %weightIH_8, i32 0, i32 %j_1_cast

]]></Node>
<StgValue><ssdm name="weightIH_8_addr"/></StgValue>
</operation>

<operation id="237" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:28  store i32 %input_read_22, i32* %weightIH_8_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="238" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="4" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:30  %weightIH_9_addr = getelementptr [11 x i32]* %weightIH_9, i32 0, i32 %j_1_cast

]]></Node>
<StgValue><ssdm name="weightIH_9_addr"/></StgValue>
</operation>

<operation id="239" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:31  store i32 %input_read_23, i32* %weightIH_9_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="240" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="4" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:33  %weightIH_10_addr = getelementptr [11 x i32]* %weightIH_10, i32 0, i32 %j_1_cast

]]></Node>
<StgValue><ssdm name="weightIH_10_addr"/></StgValue>
</operation>

<operation id="241" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:34  store i32 %input_read_24, i32* %weightIH_10_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="242" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="4" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:36  %weightIH_11_addr = getelementptr [11 x i32]* %weightIH_11, i32 0, i32 %j_1_cast

]]></Node>
<StgValue><ssdm name="weightIH_11_addr"/></StgValue>
</operation>

<operation id="243" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:37  store i32 %input_read_25, i32* %weightIH_11_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="244" st_id="33" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:41  %input_read_27 = call i32 @_ssdm_op_Read.axis.i32P(i32* %input_r) nounwind

]]></Node>
<StgValue><ssdm name="input_read_27"/></StgValue>
</operation>

<operation id="245" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="4" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:42  %weightIH_13_addr = getelementptr [11 x i32]* %weightIH_13, i32 0, i32 %j_1_cast

]]></Node>
<StgValue><ssdm name="weightIH_13_addr"/></StgValue>
</operation>

<operation id="246" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:43  store i32 %input_read_27, i32* %weightIH_13_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="247" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:44  %empty_11 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str6, i32 %tmp_3) nounwind

]]></Node>
<StgValue><ssdm name="empty_11"/></StgValue>
</operation>

<operation id="248" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="0">
<![CDATA[
:46  br label %.preheader11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="249" st_id="34" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %input_read_14 = call i32 @_ssdm_op_Read.axis.i32P(i32* %input_r) nounwind

]]></Node>
<StgValue><ssdm name="input_read_14"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="250" st_id="35" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %input_read_14 = call i32 @_ssdm_op_Read.axis.i32P(i32* %input_r) nounwind

]]></Node>
<StgValue><ssdm name="input_read_14"/></StgValue>
</operation>

<operation id="251" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_2 = shl i32 %input_read_14, 8

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="252" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="4" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:2  %weightHO_addr = getelementptr inbounds [14 x i32]* %weightHO, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="weightHO_addr"/></StgValue>
</operation>

<operation id="253" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:3  store i32 %tmp_2, i32* %weightHO_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="254" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="255" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:0  %i_2 = phi i4 [ 1, %5 ], [ %i_5, %7 ]

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="256" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %exitcond5 = icmp eq i4 %i_2, -5

]]></Node>
<StgValue><ssdm name="exitcond5"/></StgValue>
</operation>

<operation id="257" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %exitcond5, label %.preheader10.preheader, label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="258" st_id="36" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %input_read_28 = call i32 @_ssdm_op_Read.axis.i32P(i32* %input_r) nounwind

]]></Node>
<StgValue><ssdm name="input_read_28"/></StgValue>
</operation>

<operation id="259" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:9  %i_5 = add i4 %i_2, 1

]]></Node>
<StgValue><ssdm name="i_5"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="260" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="4">
<![CDATA[
:0  %i_2_cast = zext i4 %i_2 to i32

]]></Node>
<StgValue><ssdm name="i_2_cast"/></StgValue>
</operation>

<operation id="261" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:1  %empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind

]]></Node>
<StgValue><ssdm name="empty_12"/></StgValue>
</operation>

<operation id="262" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="263" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:3  %tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="264" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="265" st_id="37" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %input_read_28 = call i32 @_ssdm_op_Read.axis.i32P(i32* %input_r) nounwind

]]></Node>
<StgValue><ssdm name="input_read_28"/></StgValue>
</operation>

<operation id="266" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="4" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6  %weightHO_addr_1 = getelementptr inbounds [14 x i32]* %weightHO, i32 0, i32 %i_2_cast

]]></Node>
<StgValue><ssdm name="weightHO_addr_1"/></StgValue>
</operation>

<operation id="267" st_id="37" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:7  store i32 %input_read_28, i32* %weightHO_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="268" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:8  %empty_13 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str8, i32 %tmp_4) nounwind

]]></Node>
<StgValue><ssdm name="empty_13"/></StgValue>
</operation>

<operation id="269" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="270" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="4">
<![CDATA[
.preheader10.preheader:0  %weightHO_load = load i32* %weightHO_addr, align 4

]]></Node>
<StgValue><ssdm name="weightHO_load"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="271" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="4">
<![CDATA[
.preheader10.preheader:0  %weightHO_load = load i32* %weightHO_addr, align 4

]]></Node>
<StgValue><ssdm name="weightHO_load"/></StgValue>
</operation>

<operation id="272" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="0">
<![CDATA[
.preheader10.preheader:1  br label %.preheader10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="273" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader10:0  %k_5 = phi i5 [ %k, %14 ], [ 1, %.preheader10.preheader ]

]]></Node>
<StgValue><ssdm name="k_5"/></StgValue>
</operation>

<operation id="274" st_id="40" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader10:1  %exitcond4 = icmp eq i5 %k_5, -3

]]></Node>
<StgValue><ssdm name="exitcond4"/></StgValue>
</operation>

<operation id="275" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader10:2  br i1 %exitcond4, label %.preheader.preheader, label %8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="276" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="5">
<![CDATA[
:0  %k_5_cast = zext i5 %k_5 to i32

]]></Node>
<StgValue><ssdm name="k_5_cast"/></StgValue>
</operation>

<operation id="277" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="5" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  %test_data_1_addr_1 = getelementptr [29 x i32]* %test_data_1, i32 0, i32 %k_5_cast

]]></Node>
<StgValue><ssdm name="test_data_1_addr_1"/></StgValue>
</operation>

<operation id="278" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="5">
<![CDATA[
:5  %test_data_1_load = load i32* %test_data_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="test_data_1_load"/></StgValue>
</operation>

<operation id="279" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="5" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6  %test_data_2_addr_1 = getelementptr [29 x i32]* %test_data_2, i32 0, i32 %k_5_cast

]]></Node>
<StgValue><ssdm name="test_data_2_addr_1"/></StgValue>
</operation>

<operation id="280" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="5">
<![CDATA[
:7  %test_data_2_load = load i32* %test_data_2_addr_1, align 4

]]></Node>
<StgValue><ssdm name="test_data_2_load"/></StgValue>
</operation>

<operation id="281" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="5" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:8  %test_data_3_addr_1 = getelementptr [29 x i32]* %test_data_3, i32 0, i32 %k_5_cast

]]></Node>
<StgValue><ssdm name="test_data_3_addr_1"/></StgValue>
</operation>

<operation id="282" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="5">
<![CDATA[
:9  %test_data_3_load = load i32* %test_data_3_addr_1, align 4

]]></Node>
<StgValue><ssdm name="test_data_3_load"/></StgValue>
</operation>

<operation id="283" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="5" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:10  %test_data_4_addr_1 = getelementptr [29 x i32]* %test_data_4, i32 0, i32 %k_5_cast

]]></Node>
<StgValue><ssdm name="test_data_4_addr_1"/></StgValue>
</operation>

<operation id="284" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="5">
<![CDATA[
:11  %test_data_4_load = load i32* %test_data_4_addr_1, align 4

]]></Node>
<StgValue><ssdm name="test_data_4_load"/></StgValue>
</operation>

<operation id="285" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="5" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:12  %test_data_5_addr_1 = getelementptr [29 x i32]* %test_data_5, i32 0, i32 %k_5_cast

]]></Node>
<StgValue><ssdm name="test_data_5_addr_1"/></StgValue>
</operation>

<operation id="286" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="5">
<![CDATA[
:13  %test_data_5_load = load i32* %test_data_5_addr_1, align 4

]]></Node>
<StgValue><ssdm name="test_data_5_load"/></StgValue>
</operation>

<operation id="287" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="5" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:14  %test_data_6_addr_1 = getelementptr [29 x i32]* %test_data_6, i32 0, i32 %k_5_cast

]]></Node>
<StgValue><ssdm name="test_data_6_addr_1"/></StgValue>
</operation>

<operation id="288" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="5">
<![CDATA[
:15  %test_data_6_load = load i32* %test_data_6_addr_1, align 4

]]></Node>
<StgValue><ssdm name="test_data_6_load"/></StgValue>
</operation>

<operation id="289" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="5" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:16  %test_data_7_addr_1 = getelementptr [29 x i32]* %test_data_7, i32 0, i32 %k_5_cast

]]></Node>
<StgValue><ssdm name="test_data_7_addr_1"/></StgValue>
</operation>

<operation id="290" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="5">
<![CDATA[
:17  %test_data_7_load = load i32* %test_data_7_addr_1, align 4

]]></Node>
<StgValue><ssdm name="test_data_7_load"/></StgValue>
</operation>

<operation id="291" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="5" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:18  %test_data_8_addr_1 = getelementptr [29 x i32]* %test_data_8, i32 0, i32 %k_5_cast

]]></Node>
<StgValue><ssdm name="test_data_8_addr_1"/></StgValue>
</operation>

<operation id="292" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="5">
<![CDATA[
:19  %test_data_8_load = load i32* %test_data_8_addr_1, align 4

]]></Node>
<StgValue><ssdm name="test_data_8_load"/></StgValue>
</operation>

<operation id="293" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="5" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:20  %test_data_9_addr_1 = getelementptr [29 x i32]* %test_data_9, i32 0, i32 %k_5_cast

]]></Node>
<StgValue><ssdm name="test_data_9_addr_1"/></StgValue>
</operation>

<operation id="294" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="5">
<![CDATA[
:21  %test_data_9_load = load i32* %test_data_9_addr_1, align 4

]]></Node>
<StgValue><ssdm name="test_data_9_load"/></StgValue>
</operation>

<operation id="295" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="5" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:22  %test_data_10_addr_1 = getelementptr [29 x i32]* %test_data_10, i32 0, i32 %k_5_cast

]]></Node>
<StgValue><ssdm name="test_data_10_addr_1"/></StgValue>
</operation>

<operation id="296" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="5">
<![CDATA[
:23  %test_data_10_load = load i32* %test_data_10_addr_1, align 4

]]></Node>
<StgValue><ssdm name="test_data_10_load"/></StgValue>
</operation>

<operation id="297" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="5" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:24  %test_data_11_addr_1 = getelementptr [29 x i32]* %test_data_11, i32 0, i32 %k_5_cast

]]></Node>
<StgValue><ssdm name="test_data_11_addr_1"/></StgValue>
</operation>

<operation id="298" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="5">
<![CDATA[
:25  %test_data_11_load = load i32* %test_data_11_addr_1, align 4

]]></Node>
<StgValue><ssdm name="test_data_11_load"/></StgValue>
</operation>

<operation id="299" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="5" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:26  %test_data_12_addr_1 = getelementptr [29 x i32]* %test_data_12, i32 0, i32 %k_5_cast

]]></Node>
<StgValue><ssdm name="test_data_12_addr_1"/></StgValue>
</operation>

<operation id="300" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="5">
<![CDATA[
:27  %test_data_12_load = load i32* %test_data_12_addr_1, align 4

]]></Node>
<StgValue><ssdm name="test_data_12_load"/></StgValue>
</operation>

<operation id="301" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="5" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:28  %test_data_13_addr_1 = getelementptr [29 x i32]* %test_data_13, i32 0, i32 %k_5_cast

]]></Node>
<StgValue><ssdm name="test_data_13_addr_1"/></StgValue>
</operation>

<operation id="302" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="5">
<![CDATA[
:29  %test_data_13_load = load i32* %test_data_13_addr_1, align 4

]]></Node>
<StgValue><ssdm name="test_data_13_load"/></StgValue>
</operation>

<operation id="303" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="304" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:1  %empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28) nounwind

]]></Node>
<StgValue><ssdm name="empty_14"/></StgValue>
</operation>

<operation id="305" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str9) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="306" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:3  %tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str9) nounwind

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="307" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="5">
<![CDATA[
:5  %test_data_1_load = load i32* %test_data_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="test_data_1_load"/></StgValue>
</operation>

<operation id="308" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="5">
<![CDATA[
:7  %test_data_2_load = load i32* %test_data_2_addr_1, align 4

]]></Node>
<StgValue><ssdm name="test_data_2_load"/></StgValue>
</operation>

<operation id="309" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="5">
<![CDATA[
:9  %test_data_3_load = load i32* %test_data_3_addr_1, align 4

]]></Node>
<StgValue><ssdm name="test_data_3_load"/></StgValue>
</operation>

<operation id="310" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="5">
<![CDATA[
:11  %test_data_4_load = load i32* %test_data_4_addr_1, align 4

]]></Node>
<StgValue><ssdm name="test_data_4_load"/></StgValue>
</operation>

<operation id="311" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="5">
<![CDATA[
:13  %test_data_5_load = load i32* %test_data_5_addr_1, align 4

]]></Node>
<StgValue><ssdm name="test_data_5_load"/></StgValue>
</operation>

<operation id="312" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="5">
<![CDATA[
:15  %test_data_6_load = load i32* %test_data_6_addr_1, align 4

]]></Node>
<StgValue><ssdm name="test_data_6_load"/></StgValue>
</operation>

<operation id="313" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="5">
<![CDATA[
:17  %test_data_7_load = load i32* %test_data_7_addr_1, align 4

]]></Node>
<StgValue><ssdm name="test_data_7_load"/></StgValue>
</operation>

<operation id="314" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="5">
<![CDATA[
:19  %test_data_8_load = load i32* %test_data_8_addr_1, align 4

]]></Node>
<StgValue><ssdm name="test_data_8_load"/></StgValue>
</operation>

<operation id="315" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="5">
<![CDATA[
:21  %test_data_9_load = load i32* %test_data_9_addr_1, align 4

]]></Node>
<StgValue><ssdm name="test_data_9_load"/></StgValue>
</operation>

<operation id="316" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="5">
<![CDATA[
:23  %test_data_10_load = load i32* %test_data_10_addr_1, align 4

]]></Node>
<StgValue><ssdm name="test_data_10_load"/></StgValue>
</operation>

<operation id="317" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="5">
<![CDATA[
:25  %test_data_11_load = load i32* %test_data_11_addr_1, align 4

]]></Node>
<StgValue><ssdm name="test_data_11_load"/></StgValue>
</operation>

<operation id="318" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="5">
<![CDATA[
:27  %test_data_12_load = load i32* %test_data_12_addr_1, align 4

]]></Node>
<StgValue><ssdm name="test_data_12_load"/></StgValue>
</operation>

<operation id="319" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="5">
<![CDATA[
:29  %test_data_13_load = load i32* %test_data_13_addr_1, align 4

]]></Node>
<StgValue><ssdm name="test_data_13_load"/></StgValue>
</operation>

<operation id="320" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="0">
<![CDATA[
:30  br label %9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="321" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:0  %i_3 = phi i4 [ 1, %8 ], [ %i_7, %10 ]

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="322" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %exitcond3 = icmp eq i4 %i_3, -5

]]></Node>
<StgValue><ssdm name="exitcond3"/></StgValue>
</operation>

<operation id="323" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %exitcond3, label %11, label %10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="324" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="4">
<![CDATA[
:0  %i_3_cast = zext i4 %i_3 to i32

]]></Node>
<StgValue><ssdm name="i_3_cast"/></StgValue>
</operation>

<operation id="325" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="4" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:8  %weightIH_1_addr_1 = getelementptr [11 x i32]* %weightIH_1, i32 0, i32 %i_3_cast

]]></Node>
<StgValue><ssdm name="weightIH_1_addr_1"/></StgValue>
</operation>

<operation id="326" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="4">
<![CDATA[
:9  %weightIH_1_load = load i32* %weightIH_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="weightIH_1_load"/></StgValue>
</operation>

<operation id="327" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="4" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:11  %weightIH_2_addr_1 = getelementptr [11 x i32]* %weightIH_2, i32 0, i32 %i_3_cast

]]></Node>
<StgValue><ssdm name="weightIH_2_addr_1"/></StgValue>
</operation>

<operation id="328" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="4">
<![CDATA[
:12  %weightIH_2_load = load i32* %weightIH_2_addr_1, align 4

]]></Node>
<StgValue><ssdm name="weightIH_2_load"/></StgValue>
</operation>

<operation id="329" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="4" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:14  %weightIH_3_addr_1 = getelementptr [11 x i32]* %weightIH_3, i32 0, i32 %i_3_cast

]]></Node>
<StgValue><ssdm name="weightIH_3_addr_1"/></StgValue>
</operation>

<operation id="330" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="4">
<![CDATA[
:15  %weightIH_3_load = load i32* %weightIH_3_addr_1, align 4

]]></Node>
<StgValue><ssdm name="weightIH_3_load"/></StgValue>
</operation>

<operation id="331" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="4" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:17  %weightIH_4_addr_1 = getelementptr [11 x i32]* %weightIH_4, i32 0, i32 %i_3_cast

]]></Node>
<StgValue><ssdm name="weightIH_4_addr_1"/></StgValue>
</operation>

<operation id="332" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="4">
<![CDATA[
:18  %weightIH_4_load = load i32* %weightIH_4_addr_1, align 4

]]></Node>
<StgValue><ssdm name="weightIH_4_load"/></StgValue>
</operation>

<operation id="333" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="4" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:20  %weightIH_5_addr_1 = getelementptr [11 x i32]* %weightIH_5, i32 0, i32 %i_3_cast

]]></Node>
<StgValue><ssdm name="weightIH_5_addr_1"/></StgValue>
</operation>

<operation id="334" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="4">
<![CDATA[
:21  %weightIH_5_load = load i32* %weightIH_5_addr_1, align 4

]]></Node>
<StgValue><ssdm name="weightIH_5_load"/></StgValue>
</operation>

<operation id="335" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="4" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:23  %weightIH_6_addr_1 = getelementptr [11 x i32]* %weightIH_6, i32 0, i32 %i_3_cast

]]></Node>
<StgValue><ssdm name="weightIH_6_addr_1"/></StgValue>
</operation>

<operation id="336" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="4">
<![CDATA[
:24  %weightIH_6_load = load i32* %weightIH_6_addr_1, align 4

]]></Node>
<StgValue><ssdm name="weightIH_6_load"/></StgValue>
</operation>

<operation id="337" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="4" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:26  %weightIH_7_addr_1 = getelementptr [11 x i32]* %weightIH_7, i32 0, i32 %i_3_cast

]]></Node>
<StgValue><ssdm name="weightIH_7_addr_1"/></StgValue>
</operation>

<operation id="338" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="4">
<![CDATA[
:27  %weightIH_7_load = load i32* %weightIH_7_addr_1, align 4

]]></Node>
<StgValue><ssdm name="weightIH_7_load"/></StgValue>
</operation>

<operation id="339" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="4" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:29  %weightIH_8_addr_1 = getelementptr [11 x i32]* %weightIH_8, i32 0, i32 %i_3_cast

]]></Node>
<StgValue><ssdm name="weightIH_8_addr_1"/></StgValue>
</operation>

<operation id="340" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="4">
<![CDATA[
:30  %weightIH_8_load = load i32* %weightIH_8_addr_1, align 4

]]></Node>
<StgValue><ssdm name="weightIH_8_load"/></StgValue>
</operation>

<operation id="341" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="4" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:32  %weightIH_9_addr_1 = getelementptr [11 x i32]* %weightIH_9, i32 0, i32 %i_3_cast

]]></Node>
<StgValue><ssdm name="weightIH_9_addr_1"/></StgValue>
</operation>

<operation id="342" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="4">
<![CDATA[
:33  %weightIH_9_load = load i32* %weightIH_9_addr_1, align 4

]]></Node>
<StgValue><ssdm name="weightIH_9_load"/></StgValue>
</operation>

<operation id="343" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="4" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:35  %weightIH_10_addr_1 = getelementptr [11 x i32]* %weightIH_10, i32 0, i32 %i_3_cast

]]></Node>
<StgValue><ssdm name="weightIH_10_addr_1"/></StgValue>
</operation>

<operation id="344" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="4">
<![CDATA[
:36  %weightIH_10_load = load i32* %weightIH_10_addr_1, align 4

]]></Node>
<StgValue><ssdm name="weightIH_10_load"/></StgValue>
</operation>

<operation id="345" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="4" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:38  %weightIH_11_addr_1 = getelementptr [11 x i32]* %weightIH_11, i32 0, i32 %i_3_cast

]]></Node>
<StgValue><ssdm name="weightIH_11_addr_1"/></StgValue>
</operation>

<operation id="346" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="4">
<![CDATA[
:39  %weightIH_11_load = load i32* %weightIH_11_addr_1, align 4

]]></Node>
<StgValue><ssdm name="weightIH_11_load"/></StgValue>
</operation>

<operation id="347" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="4" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:41  %weightIH_12_addr_1 = getelementptr [11 x i32]* %weightIH_12, i32 0, i32 %i_3_cast

]]></Node>
<StgValue><ssdm name="weightIH_12_addr_1"/></StgValue>
</operation>

<operation id="348" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="4">
<![CDATA[
:42  %weightIH_12_load = load i32* %weightIH_12_addr_1, align 4

]]></Node>
<StgValue><ssdm name="weightIH_12_load"/></StgValue>
</operation>

<operation id="349" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="4" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:44  %weightIH_13_addr_1 = getelementptr [11 x i32]* %weightIH_13, i32 0, i32 %i_3_cast

]]></Node>
<StgValue><ssdm name="weightIH_13_addr_1"/></StgValue>
</operation>

<operation id="350" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="4">
<![CDATA[
:45  %weightIH_13_load = load i32* %weightIH_13_addr_1, align 4

]]></Node>
<StgValue><ssdm name="weightIH_13_load"/></StgValue>
</operation>

<operation id="351" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:122  %i_7 = add i4 %i_3, 1

]]></Node>
<StgValue><ssdm name="i_7"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="352" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="4">
<![CDATA[
:9  %weightIH_1_load = load i32* %weightIH_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="weightIH_1_load"/></StgValue>
</operation>

<operation id="353" st_id="43" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_8 = mul nsw i32 %weightIH_1_load, %test_data_1_load

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="354" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="4">
<![CDATA[
:12  %weightIH_2_load = load i32* %weightIH_2_addr_1, align 4

]]></Node>
<StgValue><ssdm name="weightIH_2_load"/></StgValue>
</operation>

<operation id="355" st_id="43" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_36_1 = mul nsw i32 %weightIH_2_load, %test_data_2_load

]]></Node>
<StgValue><ssdm name="tmp_36_1"/></StgValue>
</operation>

<operation id="356" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="4">
<![CDATA[
:15  %weightIH_3_load = load i32* %weightIH_3_addr_1, align 4

]]></Node>
<StgValue><ssdm name="weightIH_3_load"/></StgValue>
</operation>

<operation id="357" st_id="43" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %tmp_36_2 = mul nsw i32 %weightIH_3_load, %test_data_3_load

]]></Node>
<StgValue><ssdm name="tmp_36_2"/></StgValue>
</operation>

<operation id="358" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="4">
<![CDATA[
:18  %weightIH_4_load = load i32* %weightIH_4_addr_1, align 4

]]></Node>
<StgValue><ssdm name="weightIH_4_load"/></StgValue>
</operation>

<operation id="359" st_id="43" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %tmp_36_3 = mul nsw i32 %weightIH_4_load, %test_data_4_load

]]></Node>
<StgValue><ssdm name="tmp_36_3"/></StgValue>
</operation>

<operation id="360" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="4">
<![CDATA[
:21  %weightIH_5_load = load i32* %weightIH_5_addr_1, align 4

]]></Node>
<StgValue><ssdm name="weightIH_5_load"/></StgValue>
</operation>

<operation id="361" st_id="43" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %tmp_36_4 = mul nsw i32 %weightIH_5_load, %test_data_5_load

]]></Node>
<StgValue><ssdm name="tmp_36_4"/></StgValue>
</operation>

<operation id="362" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="4">
<![CDATA[
:24  %weightIH_6_load = load i32* %weightIH_6_addr_1, align 4

]]></Node>
<StgValue><ssdm name="weightIH_6_load"/></StgValue>
</operation>

<operation id="363" st_id="43" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %tmp_36_5 = mul nsw i32 %weightIH_6_load, %test_data_6_load

]]></Node>
<StgValue><ssdm name="tmp_36_5"/></StgValue>
</operation>

<operation id="364" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="4">
<![CDATA[
:27  %weightIH_7_load = load i32* %weightIH_7_addr_1, align 4

]]></Node>
<StgValue><ssdm name="weightIH_7_load"/></StgValue>
</operation>

<operation id="365" st_id="43" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:28  %tmp_36_6 = mul nsw i32 %weightIH_7_load, %test_data_7_load

]]></Node>
<StgValue><ssdm name="tmp_36_6"/></StgValue>
</operation>

<operation id="366" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="4">
<![CDATA[
:30  %weightIH_8_load = load i32* %weightIH_8_addr_1, align 4

]]></Node>
<StgValue><ssdm name="weightIH_8_load"/></StgValue>
</operation>

<operation id="367" st_id="43" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %tmp_36_7 = mul nsw i32 %weightIH_8_load, %test_data_8_load

]]></Node>
<StgValue><ssdm name="tmp_36_7"/></StgValue>
</operation>

<operation id="368" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="4">
<![CDATA[
:33  %weightIH_9_load = load i32* %weightIH_9_addr_1, align 4

]]></Node>
<StgValue><ssdm name="weightIH_9_load"/></StgValue>
</operation>

<operation id="369" st_id="43" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:34  %tmp_36_8 = mul nsw i32 %weightIH_9_load, %test_data_9_load

]]></Node>
<StgValue><ssdm name="tmp_36_8"/></StgValue>
</operation>

<operation id="370" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="4">
<![CDATA[
:36  %weightIH_10_load = load i32* %weightIH_10_addr_1, align 4

]]></Node>
<StgValue><ssdm name="weightIH_10_load"/></StgValue>
</operation>

<operation id="371" st_id="43" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:37  %tmp_36_9 = mul nsw i32 %weightIH_10_load, %test_data_10_load

]]></Node>
<StgValue><ssdm name="tmp_36_9"/></StgValue>
</operation>

<operation id="372" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="4">
<![CDATA[
:39  %weightIH_11_load = load i32* %weightIH_11_addr_1, align 4

]]></Node>
<StgValue><ssdm name="weightIH_11_load"/></StgValue>
</operation>

<operation id="373" st_id="43" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:40  %tmp_36_s = mul nsw i32 %weightIH_11_load, %test_data_11_load

]]></Node>
<StgValue><ssdm name="tmp_36_s"/></StgValue>
</operation>

<operation id="374" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="4">
<![CDATA[
:42  %weightIH_12_load = load i32* %weightIH_12_addr_1, align 4

]]></Node>
<StgValue><ssdm name="weightIH_12_load"/></StgValue>
</operation>

<operation id="375" st_id="43" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:43  %tmp_36_10 = mul nsw i32 %weightIH_12_load, %test_data_12_load

]]></Node>
<StgValue><ssdm name="tmp_36_10"/></StgValue>
</operation>

<operation id="376" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="4">
<![CDATA[
:45  %weightIH_13_load = load i32* %weightIH_13_addr_1, align 4

]]></Node>
<StgValue><ssdm name="weightIH_13_load"/></StgValue>
</operation>

<operation id="377" st_id="43" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:46  %tmp_36_11 = mul nsw i32 %weightIH_13_load, %test_data_13_load

]]></Node>
<StgValue><ssdm name="tmp_36_11"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="378" st_id="44" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_8 = mul nsw i32 %weightIH_1_load, %test_data_1_load

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="379" st_id="44" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_36_1 = mul nsw i32 %weightIH_2_load, %test_data_2_load

]]></Node>
<StgValue><ssdm name="tmp_36_1"/></StgValue>
</operation>

<operation id="380" st_id="44" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %tmp_36_2 = mul nsw i32 %weightIH_3_load, %test_data_3_load

]]></Node>
<StgValue><ssdm name="tmp_36_2"/></StgValue>
</operation>

<operation id="381" st_id="44" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %tmp_36_3 = mul nsw i32 %weightIH_4_load, %test_data_4_load

]]></Node>
<StgValue><ssdm name="tmp_36_3"/></StgValue>
</operation>

<operation id="382" st_id="44" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %tmp_36_4 = mul nsw i32 %weightIH_5_load, %test_data_5_load

]]></Node>
<StgValue><ssdm name="tmp_36_4"/></StgValue>
</operation>

<operation id="383" st_id="44" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %tmp_36_5 = mul nsw i32 %weightIH_6_load, %test_data_6_load

]]></Node>
<StgValue><ssdm name="tmp_36_5"/></StgValue>
</operation>

<operation id="384" st_id="44" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:28  %tmp_36_6 = mul nsw i32 %weightIH_7_load, %test_data_7_load

]]></Node>
<StgValue><ssdm name="tmp_36_6"/></StgValue>
</operation>

<operation id="385" st_id="44" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %tmp_36_7 = mul nsw i32 %weightIH_8_load, %test_data_8_load

]]></Node>
<StgValue><ssdm name="tmp_36_7"/></StgValue>
</operation>

<operation id="386" st_id="44" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:34  %tmp_36_8 = mul nsw i32 %weightIH_9_load, %test_data_9_load

]]></Node>
<StgValue><ssdm name="tmp_36_8"/></StgValue>
</operation>

<operation id="387" st_id="44" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:37  %tmp_36_9 = mul nsw i32 %weightIH_10_load, %test_data_10_load

]]></Node>
<StgValue><ssdm name="tmp_36_9"/></StgValue>
</operation>

<operation id="388" st_id="44" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:40  %tmp_36_s = mul nsw i32 %weightIH_11_load, %test_data_11_load

]]></Node>
<StgValue><ssdm name="tmp_36_s"/></StgValue>
</operation>

<operation id="389" st_id="44" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:43  %tmp_36_10 = mul nsw i32 %weightIH_12_load, %test_data_12_load

]]></Node>
<StgValue><ssdm name="tmp_36_10"/></StgValue>
</operation>

<operation id="390" st_id="44" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:46  %tmp_36_11 = mul nsw i32 %weightIH_13_load, %test_data_13_load

]]></Node>
<StgValue><ssdm name="tmp_36_11"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="391" st_id="45" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_8 = mul nsw i32 %weightIH_1_load, %test_data_1_load

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="392" st_id="45" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_36_1 = mul nsw i32 %weightIH_2_load, %test_data_2_load

]]></Node>
<StgValue><ssdm name="tmp_36_1"/></StgValue>
</operation>

<operation id="393" st_id="45" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %tmp_36_2 = mul nsw i32 %weightIH_3_load, %test_data_3_load

]]></Node>
<StgValue><ssdm name="tmp_36_2"/></StgValue>
</operation>

<operation id="394" st_id="45" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %tmp_36_3 = mul nsw i32 %weightIH_4_load, %test_data_4_load

]]></Node>
<StgValue><ssdm name="tmp_36_3"/></StgValue>
</operation>

<operation id="395" st_id="45" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %tmp_36_4 = mul nsw i32 %weightIH_5_load, %test_data_5_load

]]></Node>
<StgValue><ssdm name="tmp_36_4"/></StgValue>
</operation>

<operation id="396" st_id="45" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %tmp_36_5 = mul nsw i32 %weightIH_6_load, %test_data_6_load

]]></Node>
<StgValue><ssdm name="tmp_36_5"/></StgValue>
</operation>

<operation id="397" st_id="45" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:28  %tmp_36_6 = mul nsw i32 %weightIH_7_load, %test_data_7_load

]]></Node>
<StgValue><ssdm name="tmp_36_6"/></StgValue>
</operation>

<operation id="398" st_id="45" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %tmp_36_7 = mul nsw i32 %weightIH_8_load, %test_data_8_load

]]></Node>
<StgValue><ssdm name="tmp_36_7"/></StgValue>
</operation>

<operation id="399" st_id="45" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:34  %tmp_36_8 = mul nsw i32 %weightIH_9_load, %test_data_9_load

]]></Node>
<StgValue><ssdm name="tmp_36_8"/></StgValue>
</operation>

<operation id="400" st_id="45" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:37  %tmp_36_9 = mul nsw i32 %weightIH_10_load, %test_data_10_load

]]></Node>
<StgValue><ssdm name="tmp_36_9"/></StgValue>
</operation>

<operation id="401" st_id="45" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:40  %tmp_36_s = mul nsw i32 %weightIH_11_load, %test_data_11_load

]]></Node>
<StgValue><ssdm name="tmp_36_s"/></StgValue>
</operation>

<operation id="402" st_id="45" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:43  %tmp_36_10 = mul nsw i32 %weightIH_12_load, %test_data_12_load

]]></Node>
<StgValue><ssdm name="tmp_36_10"/></StgValue>
</operation>

<operation id="403" st_id="45" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:46  %tmp_36_11 = mul nsw i32 %weightIH_13_load, %test_data_13_load

]]></Node>
<StgValue><ssdm name="tmp_36_11"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="404" st_id="46" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_8 = mul nsw i32 %weightIH_1_load, %test_data_1_load

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="405" st_id="46" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_36_1 = mul nsw i32 %weightIH_2_load, %test_data_2_load

]]></Node>
<StgValue><ssdm name="tmp_36_1"/></StgValue>
</operation>

<operation id="406" st_id="46" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %tmp_36_2 = mul nsw i32 %weightIH_3_load, %test_data_3_load

]]></Node>
<StgValue><ssdm name="tmp_36_2"/></StgValue>
</operation>

<operation id="407" st_id="46" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %tmp_36_3 = mul nsw i32 %weightIH_4_load, %test_data_4_load

]]></Node>
<StgValue><ssdm name="tmp_36_3"/></StgValue>
</operation>

<operation id="408" st_id="46" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %tmp_36_4 = mul nsw i32 %weightIH_5_load, %test_data_5_load

]]></Node>
<StgValue><ssdm name="tmp_36_4"/></StgValue>
</operation>

<operation id="409" st_id="46" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %tmp_36_5 = mul nsw i32 %weightIH_6_load, %test_data_6_load

]]></Node>
<StgValue><ssdm name="tmp_36_5"/></StgValue>
</operation>

<operation id="410" st_id="46" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:28  %tmp_36_6 = mul nsw i32 %weightIH_7_load, %test_data_7_load

]]></Node>
<StgValue><ssdm name="tmp_36_6"/></StgValue>
</operation>

<operation id="411" st_id="46" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %tmp_36_7 = mul nsw i32 %weightIH_8_load, %test_data_8_load

]]></Node>
<StgValue><ssdm name="tmp_36_7"/></StgValue>
</operation>

<operation id="412" st_id="46" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:34  %tmp_36_8 = mul nsw i32 %weightIH_9_load, %test_data_9_load

]]></Node>
<StgValue><ssdm name="tmp_36_8"/></StgValue>
</operation>

<operation id="413" st_id="46" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:37  %tmp_36_9 = mul nsw i32 %weightIH_10_load, %test_data_10_load

]]></Node>
<StgValue><ssdm name="tmp_36_9"/></StgValue>
</operation>

<operation id="414" st_id="46" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:40  %tmp_36_s = mul nsw i32 %weightIH_11_load, %test_data_11_load

]]></Node>
<StgValue><ssdm name="tmp_36_s"/></StgValue>
</operation>

<operation id="415" st_id="46" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:43  %tmp_36_10 = mul nsw i32 %weightIH_12_load, %test_data_12_load

]]></Node>
<StgValue><ssdm name="tmp_36_10"/></StgValue>
</operation>

<operation id="416" st_id="46" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:46  %tmp_36_11 = mul nsw i32 %weightIH_13_load, %test_data_13_load

]]></Node>
<StgValue><ssdm name="tmp_36_11"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="417" st_id="47" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_8 = mul nsw i32 %weightIH_1_load, %test_data_1_load

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="418" st_id="47" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_36_1 = mul nsw i32 %weightIH_2_load, %test_data_2_load

]]></Node>
<StgValue><ssdm name="tmp_36_1"/></StgValue>
</operation>

<operation id="419" st_id="47" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %tmp_36_2 = mul nsw i32 %weightIH_3_load, %test_data_3_load

]]></Node>
<StgValue><ssdm name="tmp_36_2"/></StgValue>
</operation>

<operation id="420" st_id="47" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %tmp_36_3 = mul nsw i32 %weightIH_4_load, %test_data_4_load

]]></Node>
<StgValue><ssdm name="tmp_36_3"/></StgValue>
</operation>

<operation id="421" st_id="47" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %tmp_36_4 = mul nsw i32 %weightIH_5_load, %test_data_5_load

]]></Node>
<StgValue><ssdm name="tmp_36_4"/></StgValue>
</operation>

<operation id="422" st_id="47" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %tmp_36_5 = mul nsw i32 %weightIH_6_load, %test_data_6_load

]]></Node>
<StgValue><ssdm name="tmp_36_5"/></StgValue>
</operation>

<operation id="423" st_id="47" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:28  %tmp_36_6 = mul nsw i32 %weightIH_7_load, %test_data_7_load

]]></Node>
<StgValue><ssdm name="tmp_36_6"/></StgValue>
</operation>

<operation id="424" st_id="47" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %tmp_36_7 = mul nsw i32 %weightIH_8_load, %test_data_8_load

]]></Node>
<StgValue><ssdm name="tmp_36_7"/></StgValue>
</operation>

<operation id="425" st_id="47" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:34  %tmp_36_8 = mul nsw i32 %weightIH_9_load, %test_data_9_load

]]></Node>
<StgValue><ssdm name="tmp_36_8"/></StgValue>
</operation>

<operation id="426" st_id="47" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:37  %tmp_36_9 = mul nsw i32 %weightIH_10_load, %test_data_10_load

]]></Node>
<StgValue><ssdm name="tmp_36_9"/></StgValue>
</operation>

<operation id="427" st_id="47" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:40  %tmp_36_s = mul nsw i32 %weightIH_11_load, %test_data_11_load

]]></Node>
<StgValue><ssdm name="tmp_36_s"/></StgValue>
</operation>

<operation id="428" st_id="47" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:43  %tmp_36_10 = mul nsw i32 %weightIH_12_load, %test_data_12_load

]]></Node>
<StgValue><ssdm name="tmp_36_10"/></StgValue>
</operation>

<operation id="429" st_id="47" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:46  %tmp_36_11 = mul nsw i32 %weightIH_13_load, %test_data_13_load

]]></Node>
<StgValue><ssdm name="tmp_36_11"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="430" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="4" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:5  %weightIH_0_addr_1 = getelementptr [11 x i32]* %weightIH_0, i32 0, i32 %i_3_cast

]]></Node>
<StgValue><ssdm name="weightIH_0_addr_1"/></StgValue>
</operation>

<operation id="431" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="4">
<![CDATA[
:6  %weightIH_0_load = load i32* %weightIH_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="weightIH_0_load"/></StgValue>
</operation>

<operation id="432" st_id="48" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_8 = mul nsw i32 %weightIH_1_load, %test_data_1_load

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="433" st_id="48" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_36_1 = mul nsw i32 %weightIH_2_load, %test_data_2_load

]]></Node>
<StgValue><ssdm name="tmp_36_1"/></StgValue>
</operation>

<operation id="434" st_id="48" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %tmp_36_2 = mul nsw i32 %weightIH_3_load, %test_data_3_load

]]></Node>
<StgValue><ssdm name="tmp_36_2"/></StgValue>
</operation>

<operation id="435" st_id="48" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %tmp_36_3 = mul nsw i32 %weightIH_4_load, %test_data_4_load

]]></Node>
<StgValue><ssdm name="tmp_36_3"/></StgValue>
</operation>

<operation id="436" st_id="48" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %tmp_36_4 = mul nsw i32 %weightIH_5_load, %test_data_5_load

]]></Node>
<StgValue><ssdm name="tmp_36_4"/></StgValue>
</operation>

<operation id="437" st_id="48" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %tmp_36_5 = mul nsw i32 %weightIH_6_load, %test_data_6_load

]]></Node>
<StgValue><ssdm name="tmp_36_5"/></StgValue>
</operation>

<operation id="438" st_id="48" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:28  %tmp_36_6 = mul nsw i32 %weightIH_7_load, %test_data_7_load

]]></Node>
<StgValue><ssdm name="tmp_36_6"/></StgValue>
</operation>

<operation id="439" st_id="48" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %tmp_36_7 = mul nsw i32 %weightIH_8_load, %test_data_8_load

]]></Node>
<StgValue><ssdm name="tmp_36_7"/></StgValue>
</operation>

<operation id="440" st_id="48" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:34  %tmp_36_8 = mul nsw i32 %weightIH_9_load, %test_data_9_load

]]></Node>
<StgValue><ssdm name="tmp_36_8"/></StgValue>
</operation>

<operation id="441" st_id="48" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:37  %tmp_36_9 = mul nsw i32 %weightIH_10_load, %test_data_10_load

]]></Node>
<StgValue><ssdm name="tmp_36_9"/></StgValue>
</operation>

<operation id="442" st_id="48" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:40  %tmp_36_s = mul nsw i32 %weightIH_11_load, %test_data_11_load

]]></Node>
<StgValue><ssdm name="tmp_36_s"/></StgValue>
</operation>

<operation id="443" st_id="48" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:43  %tmp_36_10 = mul nsw i32 %weightIH_12_load, %test_data_12_load

]]></Node>
<StgValue><ssdm name="tmp_36_10"/></StgValue>
</operation>

<operation id="444" st_id="48" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:46  %tmp_36_11 = mul nsw i32 %weightIH_13_load, %test_data_13_load

]]></Node>
<StgValue><ssdm name="tmp_36_11"/></StgValue>
</operation>

<operation id="445" st_id="48" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:50  %tmp4 = add i32 %tmp_36_4, %tmp_36_5

]]></Node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="446" st_id="48" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:53  %tmp7 = add i32 %tmp_36_7, %tmp_36_8

]]></Node>
<StgValue><ssdm name="tmp7"/></StgValue>
</operation>

<operation id="447" st_id="48" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:56  %tmp10 = add i32 %tmp_36_10, %tmp_36_11

]]></Node>
<StgValue><ssdm name="tmp10"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="448" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="4">
<![CDATA[
:6  %weightIH_0_load = load i32* %weightIH_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="weightIH_0_load"/></StgValue>
</operation>

<operation id="449" st_id="49" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:47  %tmp1 = add i32 %tmp_8, %tmp_36_1

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="450" st_id="49" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:48  %tmp2 = add i32 %tmp1, %weightIH_0_load

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="451" st_id="49" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:49  %tmp3 = add i32 %tmp_36_2, %tmp_36_3

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="452" st_id="49" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:51  %tmp5 = add i32 %tmp4, %tmp3

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>

<operation id="453" st_id="49" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:52  %tmp6 = add i32 %tmp5, %tmp2

]]></Node>
<StgValue><ssdm name="tmp6"/></StgValue>
</operation>

<operation id="454" st_id="49" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:54  %tmp8 = add i32 %tmp7, %tmp_36_6

]]></Node>
<StgValue><ssdm name="tmp8"/></StgValue>
</operation>

<operation id="455" st_id="49" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:55  %tmp9 = add i32 %tmp_36_9, %tmp_36_s

]]></Node>
<StgValue><ssdm name="tmp9"/></StgValue>
</operation>

<operation id="456" st_id="49" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:57  %tmp11 = add i32 %tmp10, %tmp9

]]></Node>
<StgValue><ssdm name="tmp11"/></StgValue>
</operation>

<operation id="457" st_id="49" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:58  %tmp12 = add i32 %tmp11, %tmp8

]]></Node>
<StgValue><ssdm name="tmp12"/></StgValue>
</operation>

<operation id="458" st_id="49" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:59  %tmp_37_s = add nsw i32 %tmp12, %tmp6

]]></Node>
<StgValue><ssdm name="tmp_37_s"/></StgValue>
</operation>

<operation id="459" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:60  %tmp_9 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %tmp_37_s, i32 8, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="460" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="19" op_0_bw="19" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:64  %tmp_10 = call i19 @_ssdm_op_PartSelect.i19.i32.i32.i32(i32 %tmp_37_s, i32 13, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="461" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="21" op_0_bw="21" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:70  %tmp_12 = call i21 @_ssdm_op_PartSelect.i21.i32.i32.i32(i32 %tmp_37_s, i32 11, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="462" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="25" op_0_bw="24">
<![CDATA[
:61  %tmp_34_cast = sext i24 %tmp_9 to i25

]]></Node>
<StgValue><ssdm name="tmp_34_cast"/></StgValue>
</operation>

<operation id="463" st_id="50" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
:62  %tmp_i = icmp sgt i24 %tmp_9, 1280

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="464" st_id="50" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
:63  %tmp_1_i = icmp sgt i24 %tmp_9, 608

]]></Node>
<StgValue><ssdm name="tmp_1_i"/></StgValue>
</operation>

<operation id="465" st_id="50" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
:69  %tmp_4_i = icmp sgt i24 %tmp_9, 256

]]></Node>
<StgValue><ssdm name="tmp_4_i"/></StgValue>
</operation>

<operation id="466" st_id="50" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
:74  %tmp_7_i = icmp sgt i24 %tmp_9, -256

]]></Node>
<StgValue><ssdm name="tmp_7_i"/></StgValue>
</operation>

<operation id="467" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:75  %tmp_14 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_37_s, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="468" st_id="50" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
:76  %p_neg_i = sub i25 0, %tmp_34_cast

]]></Node>
<StgValue><ssdm name="p_neg_i"/></StgValue>
</operation>

<operation id="469" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="23" op_0_bw="23" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
:77  %tmp_15 = call i23 @_ssdm_op_PartSelect.i23.i25.i32.i32(i25 %p_neg_i, i32 2, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="470" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="30" op_0_bw="23">
<![CDATA[
:78  %tmp_16 = sext i23 %tmp_15 to i30

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="471" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="31" op_0_bw="30">
<![CDATA[
:79  %p_lshr_i_cast = zext i30 %tmp_16 to i31

]]></Node>
<StgValue><ssdm name="p_lshr_i_cast"/></StgValue>
</operation>

<operation id="472" st_id="50" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:80  %p_neg_t_i = sub i31 0, %p_lshr_i_cast

]]></Node>
<StgValue><ssdm name="p_neg_t_i"/></StgValue>
</operation>

<operation id="473" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="22" op_0_bw="22" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:81  %tmp_17 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %tmp_37_s, i32 10, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="474" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="30" op_0_bw="22">
<![CDATA[
:82  %tmp_18 = sext i22 %tmp_17 to i30

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="475" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="31" op_0_bw="30">
<![CDATA[
:83  %p_lshr_f_i_cast = zext i30 %tmp_18 to i31

]]></Node>
<StgValue><ssdm name="p_lshr_f_i_cast"/></StgValue>
</operation>

<operation id="476" st_id="50" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
:84  %tmp_8_i = select i1 %tmp_14, i31 %p_neg_t_i, i31 %p_lshr_f_i_cast

]]></Node>
<StgValue><ssdm name="tmp_8_i"/></StgValue>
</operation>

<operation id="477" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="32" op_0_bw="31">
<![CDATA[
:85  %tmp_8_i_cast = sext i31 %tmp_8_i to i32

]]></Node>
<StgValue><ssdm name="tmp_8_i_cast"/></StgValue>
</operation>

<operation id="478" st_id="50" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:86  %tmp_9_i = add nsw i32 %tmp_8_i_cast, 128

]]></Node>
<StgValue><ssdm name="tmp_9_i"/></StgValue>
</operation>

<operation id="479" st_id="50" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
:87  %tmp_i_16 = icmp sgt i24 %tmp_9, -608

]]></Node>
<StgValue><ssdm name="tmp_i_16"/></StgValue>
</operation>

<operation id="480" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="22" op_0_bw="22" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
:88  %tmp_19 = call i22 @_ssdm_op_PartSelect.i22.i25.i32.i32(i25 %p_neg_i, i32 3, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="481" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="29" op_0_bw="22">
<![CDATA[
:89  %tmp_20 = sext i22 %tmp_19 to i29

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="482" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="30" op_0_bw="29">
<![CDATA[
:90  %tmp_13_i_cast = zext i29 %tmp_20 to i30

]]></Node>
<StgValue><ssdm name="tmp_13_i_cast"/></StgValue>
</operation>

<operation id="483" st_id="50" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:91  %tmp_11_i = sub i30 96, %tmp_13_i_cast

]]></Node>
<StgValue><ssdm name="tmp_11_i"/></StgValue>
</operation>

<operation id="484" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="32" op_0_bw="30">
<![CDATA[
:92  %tmp_11_i_cast = sext i30 %tmp_11_i to i32

]]></Node>
<StgValue><ssdm name="tmp_11_i_cast"/></StgValue>
</operation>

<operation id="485" st_id="50" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
:93  %tmp_12_i = icmp sgt i24 %tmp_9, -1280

]]></Node>
<StgValue><ssdm name="tmp_12_i"/></StgValue>
</operation>

<operation id="486" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="20" op_0_bw="20" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
:94  %tmp_21 = call i20 @_ssdm_op_PartSelect.i20.i25.i32.i32(i25 %p_neg_i, i32 5, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="487" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="27" op_0_bw="20">
<![CDATA[
:95  %tmp_22 = sext i20 %tmp_21 to i27

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="488" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="28" op_0_bw="27">
<![CDATA[
:96  %tmp_16_i_cast = zext i27 %tmp_22 to i28

]]></Node>
<StgValue><ssdm name="tmp_16_i_cast"/></StgValue>
</operation>

<operation id="489" st_id="50" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
:97  %tmp_14_i = sub i28 40, %tmp_16_i_cast

]]></Node>
<StgValue><ssdm name="tmp_14_i"/></StgValue>
</operation>

<operation id="490" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:102  %sel_tmp12_i = xor i1 %tmp_4_i, true

]]></Node>
<StgValue><ssdm name="sel_tmp12_i"/></StgValue>
</operation>

<operation id="491" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:103  %sel_tmp13_i = and i1 %tmp_7_i, %sel_tmp12_i

]]></Node>
<StgValue><ssdm name="sel_tmp13_i"/></StgValue>
</operation>

<operation id="492" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:104  %sel_tmp21_i = xor i1 %tmp_7_i, true

]]></Node>
<StgValue><ssdm name="sel_tmp21_i"/></StgValue>
</operation>

<operation id="493" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:105  %sel_tmp22_i = and i1 %tmp_i_16, %sel_tmp21_i

]]></Node>
<StgValue><ssdm name="sel_tmp22_i"/></StgValue>
</operation>

<operation id="494" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:106  %sel_tmp32_i = xor i1 %tmp_i_16, true

]]></Node>
<StgValue><ssdm name="sel_tmp32_i"/></StgValue>
</operation>

<operation id="495" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:107  %sel_tmp33_i = and i1 %tmp_12_i, %sel_tmp32_i

]]></Node>
<StgValue><ssdm name="sel_tmp33_i"/></StgValue>
</operation>

<operation id="496" st_id="50" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="28" op_0_bw="1" op_1_bw="28" op_2_bw="28">
<![CDATA[
:108  %newSel = select i1 %tmp_i, i28 256, i28 %tmp_14_i

]]></Node>
<StgValue><ssdm name="newSel"/></StgValue>
</operation>

<operation id="497" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="32" op_0_bw="28">
<![CDATA[
:109  %newSel_cast = sext i28 %newSel to i32

]]></Node>
<StgValue><ssdm name="newSel_cast"/></StgValue>
</operation>

<operation id="498" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:110  %or_cond = or i1 %tmp_i, %sel_tmp33_i

]]></Node>
<StgValue><ssdm name="or_cond"/></StgValue>
</operation>

<operation id="499" st_id="50" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:111  %newSel1 = select i1 %sel_tmp22_i, i32 %tmp_11_i_cast, i32 %tmp_9_i

]]></Node>
<StgValue><ssdm name="newSel1"/></StgValue>
</operation>

<operation id="500" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:112  %or_cond1 = or i1 %sel_tmp22_i, %sel_tmp13_i

]]></Node>
<StgValue><ssdm name="or_cond1"/></StgValue>
</operation>

<operation id="501" st_id="50" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:115  %newSel3 = select i1 %or_cond, i32 %newSel_cast, i32 %newSel1

]]></Node>
<StgValue><ssdm name="newSel3"/></StgValue>
</operation>

<operation id="502" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:116  %or_cond3 = or i1 %or_cond, %or_cond1

]]></Node>
<StgValue><ssdm name="or_cond3"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="503" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:1  %empty_15 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind

]]></Node>
<StgValue><ssdm name="empty_15"/></StgValue>
</operation>

<operation id="504" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str10) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="505" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:3  %tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10) nounwind

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="506" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="507" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="4" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:7  %SumH_addr = getelementptr inbounds [11 x i32]* %SumH, i32 0, i32 %i_3_cast

]]></Node>
<StgValue><ssdm name="SumH_addr"/></StgValue>
</operation>

<operation id="508" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="349">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="27" op_0_bw="19">
<![CDATA[
:65  %tmp_11 = sext i19 %tmp_10 to i27

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="509" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="28" op_0_bw="27">
<![CDATA[
:66  %tmp_2_i_cast = zext i27 %tmp_11 to i28

]]></Node>
<StgValue><ssdm name="tmp_2_i_cast"/></StgValue>
</operation>

<operation id="510" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
:67  %tmp_3_i = add i28 %tmp_2_i_cast, 216

]]></Node>
<StgValue><ssdm name="tmp_3_i"/></StgValue>
</operation>

<operation id="511" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="30" op_0_bw="28">
<![CDATA[
:68  %tmp_3_i_cast = zext i28 %tmp_3_i to i30

]]></Node>
<StgValue><ssdm name="tmp_3_i_cast"/></StgValue>
</operation>

<operation id="512" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="29" op_0_bw="21">
<![CDATA[
:71  %tmp_13 = sext i21 %tmp_12 to i29

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="513" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="30" op_0_bw="29">
<![CDATA[
:72  %tmp_5_i_cast = zext i29 %tmp_13 to i30

]]></Node>
<StgValue><ssdm name="tmp_5_i_cast"/></StgValue>
</operation>

<operation id="514" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:73  %tmp_6_i = add i30 %tmp_5_i_cast, 160

]]></Node>
<StgValue><ssdm name="tmp_6_i"/></StgValue>
</operation>

<operation id="515" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:98  %sel_tmp_i = xor i1 %tmp_i, true

]]></Node>
<StgValue><ssdm name="sel_tmp_i"/></StgValue>
</operation>

<operation id="516" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:99  %sel_tmp1_i = and i1 %tmp_1_i, %sel_tmp_i

]]></Node>
<StgValue><ssdm name="sel_tmp1_i"/></StgValue>
</operation>

<operation id="517" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:100  %sel_tmp5_i = xor i1 %tmp_1_i, true

]]></Node>
<StgValue><ssdm name="sel_tmp5_i"/></StgValue>
</operation>

<operation id="518" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:101  %sel_tmp6_i = and i1 %tmp_4_i, %sel_tmp5_i

]]></Node>
<StgValue><ssdm name="sel_tmp6_i"/></StgValue>
</operation>

<operation id="519" st_id="51" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="30" op_0_bw="1" op_1_bw="30" op_2_bw="30">
<![CDATA[
:113  %newSel2 = select i1 %sel_tmp6_i, i30 %tmp_6_i, i30 %tmp_3_i_cast

]]></Node>
<StgValue><ssdm name="newSel2"/></StgValue>
</operation>

<operation id="520" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="337">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:114  %or_cond2 = or i1 %sel_tmp6_i, %sel_tmp1_i

]]></Node>
<StgValue><ssdm name="or_cond2"/></StgValue>
</operation>

<operation id="521" st_id="51" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="30" op_0_bw="1" op_1_bw="30" op_2_bw="30">
<![CDATA[
:117  %newSel4 = select i1 %or_cond2, i30 %newSel2, i30 0

]]></Node>
<StgValue><ssdm name="newSel4"/></StgValue>
</operation>

<operation id="522" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="335">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="30">
<![CDATA[
:118  %newSel57_cast = zext i30 %newSel4 to i32

]]></Node>
<StgValue><ssdm name="newSel57_cast"/></StgValue>
</operation>

<operation id="523" st_id="51" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:119  %newSel5 = select i1 %or_cond3, i32 %newSel3, i32 %newSel57_cast

]]></Node>
<StgValue><ssdm name="newSel5"/></StgValue>
</operation>

<operation id="524" st_id="51" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:120  store i32 %newSel5, i32* %SumH_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="525" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:121  %empty_17 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10, i32 %tmp_7) nounwind

]]></Node>
<StgValue><ssdm name="empty_17"/></StgValue>
</operation>

<operation id="526" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="0" op_0_bw="0">
<![CDATA[
:123  br label %9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="527" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="5" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %result_addr_1 = getelementptr inbounds [28 x i32]* %result, i32 0, i32 %k_5_cast

]]></Node>
<StgValue><ssdm name="result_addr_1"/></StgValue>
</operation>

<operation id="528" st_id="52" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:1  store i32 %weightHO_load, i32* %result_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="529" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="530" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:0  %j_3 = phi i4 [ 1, %11 ], [ %j_5, %13 ]

]]></Node>
<StgValue><ssdm name="j_3"/></StgValue>
</operation>

<operation id="531" st_id="53" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %exitcond1 = icmp eq i4 %j_3, -5

]]></Node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="532" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %exitcond1, label %14, label %13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="533" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="32" op_0_bw="4">
<![CDATA[
:0  %j_3_cast = zext i4 %j_3 to i32

]]></Node>
<StgValue><ssdm name="j_3_cast"/></StgValue>
</operation>

<operation id="534" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="4" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:5  %SumH_addr_1 = getelementptr inbounds [11 x i32]* %SumH, i32 0, i32 %j_3_cast

]]></Node>
<StgValue><ssdm name="SumH_addr_1"/></StgValue>
</operation>

<operation id="535" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="4">
<![CDATA[
:6  %SumH_load = load i32* %SumH_addr_1, align 4

]]></Node>
<StgValue><ssdm name="SumH_load"/></StgValue>
</operation>

<operation id="536" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="4" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:7  %weightHO_addr_2 = getelementptr inbounds [14 x i32]* %weightHO, i32 0, i32 %j_3_cast

]]></Node>
<StgValue><ssdm name="weightHO_addr_2"/></StgValue>
</operation>

<operation id="537" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="4">
<![CDATA[
:8  %weightHO_load_1 = load i32* %weightHO_addr_2, align 4

]]></Node>
<StgValue><ssdm name="weightHO_load_1"/></StgValue>
</operation>

<operation id="538" st_id="53" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:14  %j_5 = add i4 %j_3, 1

]]></Node>
<StgValue><ssdm name="j_5"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="539" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="4">
<![CDATA[
:6  %SumH_load = load i32* %SumH_addr_1, align 4

]]></Node>
<StgValue><ssdm name="SumH_load"/></StgValue>
</operation>

<operation id="540" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="4">
<![CDATA[
:8  %weightHO_load_1 = load i32* %weightHO_addr_2, align 4

]]></Node>
<StgValue><ssdm name="weightHO_load_1"/></StgValue>
</operation>

<operation id="541" st_id="54" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_32 = mul nsw i32 %weightHO_load_1, %SumH_load

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="542" st_id="55" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_32 = mul nsw i32 %weightHO_load_1, %SumH_load

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="543" st_id="56" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_32 = mul nsw i32 %weightHO_load_1, %SumH_load

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="544" st_id="57" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_32 = mul nsw i32 %weightHO_load_1, %SumH_load

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="545" st_id="58" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_32 = mul nsw i32 %weightHO_load_1, %SumH_load

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="546" st_id="59" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_32 = mul nsw i32 %weightHO_load_1, %SumH_load

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="547" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="32" op_0_bw="5">
<![CDATA[
:10  %result_load_2 = load i32* %result_addr_1, align 4

]]></Node>
<StgValue><ssdm name="result_load_2"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="548" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:1  %empty_18 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind

]]></Node>
<StgValue><ssdm name="empty_18"/></StgValue>
</operation>

<operation id="549" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str12) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="550" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:3  %tmp_39 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str12) nounwind

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="551" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="552" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="32" op_0_bw="5">
<![CDATA[
:10  %result_load_2 = load i32* %result_addr_1, align 4

]]></Node>
<StgValue><ssdm name="result_load_2"/></StgValue>
</operation>

<operation id="553" st_id="60" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_33 = add nsw i32 %result_load_2, %tmp_32

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="554" st_id="60" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:12  store i32 %tmp_33, i32* %result_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="555" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:13  %empty_19 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str12, i32 %tmp_39) nounwind

]]></Node>
<StgValue><ssdm name="empty_19"/></StgValue>
</operation>

<operation id="556" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="557" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="32" op_0_bw="5">
<![CDATA[
:0  %result_load_1 = load i32* %result_addr_1, align 4

]]></Node>
<StgValue><ssdm name="result_load_1"/></StgValue>
</operation>

<operation id="558" st_id="61" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:63  %k = add i5 %k_5, 1

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="559" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="32" op_0_bw="5">
<![CDATA[
:0  %result_load_1 = load i32* %result_addr_1, align 4

]]></Node>
<StgValue><ssdm name="result_load_1"/></StgValue>
</operation>

<operation id="560" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1  %tmp_23 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %result_load_1, i32 8, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="561" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="25" op_0_bw="24">
<![CDATA[
:2  %tmp_30_cast = sext i24 %tmp_23 to i25

]]></Node>
<StgValue><ssdm name="tmp_30_cast"/></StgValue>
</operation>

<operation id="562" st_id="62" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
:3  %tmp_i1 = icmp sgt i24 %tmp_23, 1280

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>

<operation id="563" st_id="62" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
:4  %tmp_1_i2 = icmp sgt i24 %tmp_23, 608

]]></Node>
<StgValue><ssdm name="tmp_1_i2"/></StgValue>
</operation>

<operation id="564" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="19" op_0_bw="19" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:5  %tmp_24 = call i19 @_ssdm_op_PartSelect.i19.i32.i32.i32(i32 %result_load_1, i32 13, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="565" st_id="62" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
:10  %tmp_4_i5 = icmp sgt i24 %tmp_23, 256

]]></Node>
<StgValue><ssdm name="tmp_4_i5"/></StgValue>
</operation>

<operation id="566" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="21" op_0_bw="21" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:11  %tmp_26 = call i21 @_ssdm_op_PartSelect.i21.i32.i32.i32(i32 %result_load_1, i32 11, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="567" st_id="62" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
:15  %tmp_7_i8 = icmp sgt i24 %tmp_23, -256

]]></Node>
<StgValue><ssdm name="tmp_7_i8"/></StgValue>
</operation>

<operation id="568" st_id="62" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
:17  %p_neg_i1 = sub i25 0, %tmp_30_cast

]]></Node>
<StgValue><ssdm name="p_neg_i1"/></StgValue>
</operation>

<operation id="569" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="23" op_0_bw="23" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
:18  %tmp_29 = call i23 @_ssdm_op_PartSelect.i23.i25.i32.i32(i25 %p_neg_i1, i32 2, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="570" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="30" op_0_bw="23">
<![CDATA[
:19  %tmp_30 = sext i23 %tmp_29 to i30

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="571" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="31" op_0_bw="30">
<![CDATA[
:20  %p_lshr_i12_cast = zext i30 %tmp_30 to i31

]]></Node>
<StgValue><ssdm name="p_lshr_i12_cast"/></StgValue>
</operation>

<operation id="572" st_id="62" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:21  %p_neg_t_i1 = sub i31 0, %p_lshr_i12_cast

]]></Node>
<StgValue><ssdm name="p_neg_t_i1"/></StgValue>
</operation>

<operation id="573" st_id="62" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
:28  %tmp_i1_20 = icmp sgt i24 %tmp_23, -608

]]></Node>
<StgValue><ssdm name="tmp_i1_20"/></StgValue>
</operation>

<operation id="574" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="22" op_0_bw="22" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
:29  %tmp_35 = call i22 @_ssdm_op_PartSelect.i22.i25.i32.i32(i25 %p_neg_i1, i32 3, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="575" st_id="62" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
:34  %tmp_12_i1 = icmp sgt i24 %tmp_23, -1280

]]></Node>
<StgValue><ssdm name="tmp_12_i1"/></StgValue>
</operation>

<operation id="576" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="20" op_0_bw="20" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
:35  %tmp_37 = call i20 @_ssdm_op_PartSelect.i20.i25.i32.i32(i25 %p_neg_i1, i32 5, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="577" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="27" op_0_bw="19">
<![CDATA[
:6  %tmp_25 = sext i19 %tmp_24 to i27

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="578" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="28" op_0_bw="27">
<![CDATA[
:7  %tmp_2_i3_cast = zext i27 %tmp_25 to i28

]]></Node>
<StgValue><ssdm name="tmp_2_i3_cast"/></StgValue>
</operation>

<operation id="579" st_id="63" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
:8  %tmp_3_i4 = add i28 %tmp_2_i3_cast, 216

]]></Node>
<StgValue><ssdm name="tmp_3_i4"/></StgValue>
</operation>

<operation id="580" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="30" op_0_bw="28">
<![CDATA[
:9  %tmp_3_i4_cast = zext i28 %tmp_3_i4 to i30

]]></Node>
<StgValue><ssdm name="tmp_3_i4_cast"/></StgValue>
</operation>

<operation id="581" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="29" op_0_bw="21">
<![CDATA[
:12  %tmp_27 = sext i21 %tmp_26 to i29

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="582" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="30" op_0_bw="29">
<![CDATA[
:13  %tmp_5_i6_cast = zext i29 %tmp_27 to i30

]]></Node>
<StgValue><ssdm name="tmp_5_i6_cast"/></StgValue>
</operation>

<operation id="583" st_id="63" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:14  %tmp_6_i7 = add i30 %tmp_5_i6_cast, 160

]]></Node>
<StgValue><ssdm name="tmp_6_i7"/></StgValue>
</operation>

<operation id="584" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:16  %tmp_28 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %result_load_1, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="585" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="22" op_0_bw="22" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:22  %tmp_31 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %result_load_1, i32 10, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="586" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="30" op_0_bw="22">
<![CDATA[
:23  %tmp_34 = sext i22 %tmp_31 to i30

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="587" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="31" op_0_bw="30">
<![CDATA[
:24  %p_lshr_f_i14_cast = zext i30 %tmp_34 to i31

]]></Node>
<StgValue><ssdm name="p_lshr_f_i14_cast"/></StgValue>
</operation>

<operation id="588" st_id="63" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
:25  %tmp_8_i1 = select i1 %tmp_28, i31 %p_neg_t_i1, i31 %p_lshr_f_i14_cast

]]></Node>
<StgValue><ssdm name="tmp_8_i1"/></StgValue>
</operation>

<operation id="589" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="32" op_0_bw="31">
<![CDATA[
:26  %tmp_8_i15_cast = sext i31 %tmp_8_i1 to i32

]]></Node>
<StgValue><ssdm name="tmp_8_i15_cast"/></StgValue>
</operation>

<operation id="590" st_id="63" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:27  %tmp_9_i1 = add nsw i32 %tmp_8_i15_cast, 128

]]></Node>
<StgValue><ssdm name="tmp_9_i1"/></StgValue>
</operation>

<operation id="591" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="29" op_0_bw="22">
<![CDATA[
:30  %tmp_36 = sext i22 %tmp_35 to i29

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="592" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="30" op_0_bw="29">
<![CDATA[
:31  %tmp_13_i18_cast = zext i29 %tmp_36 to i30

]]></Node>
<StgValue><ssdm name="tmp_13_i18_cast"/></StgValue>
</operation>

<operation id="593" st_id="63" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:32  %tmp_11_i1 = sub i30 96, %tmp_13_i18_cast

]]></Node>
<StgValue><ssdm name="tmp_11_i1"/></StgValue>
</operation>

<operation id="594" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="32" op_0_bw="30">
<![CDATA[
:33  %tmp_11_i19_cast = sext i30 %tmp_11_i1 to i32

]]></Node>
<StgValue><ssdm name="tmp_11_i19_cast"/></StgValue>
</operation>

<operation id="595" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="353">
<or_exp><and_exp><literal name="tmp_i1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="27" op_0_bw="20">
<![CDATA[
:36  %tmp_38 = sext i20 %tmp_37 to i27

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="596" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp><literal name="tmp_i1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="28" op_0_bw="27">
<![CDATA[
:37  %tmp_16_i21_cast = zext i27 %tmp_38 to i28

]]></Node>
<StgValue><ssdm name="tmp_16_i21_cast"/></StgValue>
</operation>

<operation id="597" st_id="63" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp><literal name="tmp_i1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
:38  %tmp_14_i1 = sub i28 40, %tmp_16_i21_cast

]]></Node>
<StgValue><ssdm name="tmp_14_i1"/></StgValue>
</operation>

<operation id="598" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:39  %sel_tmp_i1 = xor i1 %tmp_i1, true

]]></Node>
<StgValue><ssdm name="sel_tmp_i1"/></StgValue>
</operation>

<operation id="599" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:40  %sel_tmp1_i1 = and i1 %tmp_1_i2, %sel_tmp_i1

]]></Node>
<StgValue><ssdm name="sel_tmp1_i1"/></StgValue>
</operation>

<operation id="600" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:41  %sel_tmp5_i1 = xor i1 %tmp_1_i2, true

]]></Node>
<StgValue><ssdm name="sel_tmp5_i1"/></StgValue>
</operation>

<operation id="601" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:42  %sel_tmp6_i1 = and i1 %tmp_4_i5, %sel_tmp5_i1

]]></Node>
<StgValue><ssdm name="sel_tmp6_i1"/></StgValue>
</operation>

<operation id="602" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:43  %sel_tmp12_i1 = xor i1 %tmp_4_i5, true

]]></Node>
<StgValue><ssdm name="sel_tmp12_i1"/></StgValue>
</operation>

<operation id="603" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:44  %sel_tmp13_i1 = and i1 %tmp_7_i8, %sel_tmp12_i1

]]></Node>
<StgValue><ssdm name="sel_tmp13_i1"/></StgValue>
</operation>

<operation id="604" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:45  %sel_tmp21_i1 = xor i1 %tmp_7_i8, true

]]></Node>
<StgValue><ssdm name="sel_tmp21_i1"/></StgValue>
</operation>

<operation id="605" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:46  %sel_tmp22_i1 = and i1 %tmp_i1_20, %sel_tmp21_i1

]]></Node>
<StgValue><ssdm name="sel_tmp22_i1"/></StgValue>
</operation>

<operation id="606" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:47  %sel_tmp32_i1 = xor i1 %tmp_i1_20, true

]]></Node>
<StgValue><ssdm name="sel_tmp32_i1"/></StgValue>
</operation>

<operation id="607" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:48  %sel_tmp33_i1 = and i1 %tmp_12_i1, %sel_tmp32_i1

]]></Node>
<StgValue><ssdm name="sel_tmp33_i1"/></StgValue>
</operation>

<operation id="608" st_id="63" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="28" op_0_bw="1" op_1_bw="28" op_2_bw="28">
<![CDATA[
:49  %newSel6 = select i1 %tmp_i1, i28 256, i28 %tmp_14_i1

]]></Node>
<StgValue><ssdm name="newSel6"/></StgValue>
</operation>

<operation id="609" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="32" op_0_bw="28">
<![CDATA[
:50  %newSel61_cast = sext i28 %newSel6 to i32

]]></Node>
<StgValue><ssdm name="newSel61_cast"/></StgValue>
</operation>

<operation id="610" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:51  %or_cond4 = or i1 %tmp_i1, %sel_tmp33_i1

]]></Node>
<StgValue><ssdm name="or_cond4"/></StgValue>
</operation>

<operation id="611" st_id="63" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:52  %newSel7 = select i1 %sel_tmp22_i1, i32 %tmp_11_i19_cast, i32 %tmp_9_i1

]]></Node>
<StgValue><ssdm name="newSel7"/></StgValue>
</operation>

<operation id="612" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:53  %or_cond5 = or i1 %sel_tmp22_i1, %sel_tmp13_i1

]]></Node>
<StgValue><ssdm name="or_cond5"/></StgValue>
</operation>

<operation id="613" st_id="63" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="30" op_0_bw="1" op_1_bw="30" op_2_bw="30">
<![CDATA[
:54  %newSel8 = select i1 %sel_tmp6_i1, i30 %tmp_6_i7, i30 %tmp_3_i4_cast

]]></Node>
<StgValue><ssdm name="newSel8"/></StgValue>
</operation>

<operation id="614" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:55  %or_cond6 = or i1 %sel_tmp6_i1, %sel_tmp1_i1

]]></Node>
<StgValue><ssdm name="or_cond6"/></StgValue>
</operation>

<operation id="615" st_id="63" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:56  %newSel9 = select i1 %or_cond4, i32 %newSel61_cast, i32 %newSel7

]]></Node>
<StgValue><ssdm name="newSel9"/></StgValue>
</operation>

<operation id="616" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:57  %or_cond7 = or i1 %or_cond4, %or_cond5

]]></Node>
<StgValue><ssdm name="or_cond7"/></StgValue>
</operation>

<operation id="617" st_id="63" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="30" op_0_bw="1" op_1_bw="30" op_2_bw="30">
<![CDATA[
:58  %newSel10 = select i1 %or_cond6, i30 %newSel8, i30 0

]]></Node>
<StgValue><ssdm name="newSel10"/></StgValue>
</operation>

<operation id="618" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="32" op_0_bw="30">
<![CDATA[
:59  %newSel69_cast = zext i30 %newSel10 to i32

]]></Node>
<StgValue><ssdm name="newSel69_cast"/></StgValue>
</operation>

<operation id="619" st_id="63" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:60  %newSel11 = select i1 %or_cond7, i32 %newSel9, i32 %newSel69_cast

]]></Node>
<StgValue><ssdm name="newSel11"/></StgValue>
</operation>

<operation id="620" st_id="63" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:61  store i32 %newSel11, i32* %result_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="621" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:62  %empty_21 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str9, i32 %tmp_5) nounwind

]]></Node>
<StgValue><ssdm name="empty_21"/></StgValue>
</operation>

<operation id="622" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="0" op_0_bw="0">
<![CDATA[
:64  br label %.preheader10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="623" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader:0  %i_4 = phi i5 [ %i_6, %15 ], [ 1, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="624" st_id="64" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader:1  %exitcond = icmp eq i5 %i_4, -3

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="625" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:2  br i1 %exitcond, label %16, label %15

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="626" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="32" op_0_bw="5">
<![CDATA[
:0  %i_4_cast = zext i5 %i_4 to i32

]]></Node>
<StgValue><ssdm name="i_4_cast"/></StgValue>
</operation>

<operation id="627" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="5" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:5  %result_addr = getelementptr inbounds [28 x i32]* %result, i32 0, i32 %i_4_cast

]]></Node>
<StgValue><ssdm name="result_addr"/></StgValue>
</operation>

<operation id="628" st_id="64" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="32" op_0_bw="5">
<![CDATA[
:6  %result_load = load i32* %result_addr, align 4

]]></Node>
<StgValue><ssdm name="result_load"/></StgValue>
</operation>

<operation id="629" st_id="64" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:9  %i_6 = add i5 %i_4, 1

]]></Node>
<StgValue><ssdm name="i_6"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="630" st_id="65" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="32" op_0_bw="5">
<![CDATA[
:6  %result_load = load i32* %result_addr, align 4

]]></Node>
<StgValue><ssdm name="result_load"/></StgValue>
</operation>

<operation id="631" st_id="65" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:7  call void @_ssdm_op_Write.axis.i32P(i32* %output_r, i32 %result_load) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="632" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:1  %empty_22 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28) nounwind

]]></Node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>

<operation id="633" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str13) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="634" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:3  %tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str13) nounwind

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="635" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="636" st_id="66" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:7  call void @_ssdm_op_Write.axis.i32P(i32* %output_r, i32 %result_load) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="637" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:8  %empty_23 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str13, i32 %tmp_6) nounwind

]]></Node>
<StgValue><ssdm name="empty_23"/></StgValue>
</operation>

<operation id="638" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="639" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
