Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Thu Dec 21 17:26:16 2023
| Host         : Gabeinstein running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                   Violations  
---------  ----------------  ----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell   57          
LUTAR-1    Warning           LUT drives async reset alert  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (57)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (137)
5. checking no_input_delay (11)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (57)
-------------------------
 There are 57 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (137)
--------------------------------------------------
 There are 137 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (11)
-------------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  138          inf        0.000                      0                  138           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           138 Endpoints
Min Delay           138 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 adc[0]
                            (input port)
  Destination:            neopixel_unit/NZR_protocol_controller/signal_high_timer_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.610ns  (logic 2.745ns (28.568%)  route 6.865ns (71.432%))
  Logic Levels:           7  (IBUF=1 LUT4=1 LUT6=4 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 f  adc[0] (IN)
                         net (fo=0)                   0.000     0.000    adc[0]
    T14                  IBUF (Prop_ibuf_I_O)         1.508     1.508 f  adc_IBUF[0]_inst/O
                         net (fo=70, routed)          3.208     4.717    neopixel_unit/NZR_protocol_controller/adc_IBUF[0]
    SLICE_X38Y18         LUT6 (Prop_lut6_I4_O)        0.124     4.841 r  neopixel_unit/NZR_protocol_controller/signal_high_timer[6]_i_75/O
                         net (fo=1, routed)           0.680     5.521    neopixel_unit/NZR_protocol_controller/signal_high_timer[6]_i_75_n_0
    SLICE_X38Y18         LUT4 (Prop_lut4_I2_O)        0.150     5.671 r  neopixel_unit/NZR_protocol_controller/signal_high_timer[6]_i_35/O
                         net (fo=1, routed)           0.800     6.470    neopixel_unit/NZR_protocol_controller/signal_high_timer[6]_i_35_n_0
    SLICE_X38Y19         LUT6 (Prop_lut6_I4_O)        0.328     6.798 r  neopixel_unit/NZR_protocol_controller/signal_high_timer[6]_i_14/O
                         net (fo=1, routed)           0.661     7.459    neopixel_unit/NZR_protocol_controller/signal_high_timer[6]_i_14_n_0
    SLICE_X38Y20         LUT6 (Prop_lut6_I1_O)        0.124     7.583 r  neopixel_unit/NZR_protocol_controller/signal_high_timer[6]_i_7/O
                         net (fo=1, routed)           0.000     7.583    neopixel_unit/NZR_protocol_controller/signal_high_timer[6]_i_7_n_0
    SLICE_X38Y20         MUXF7 (Prop_muxf7_I1_O)      0.214     7.797 r  neopixel_unit/NZR_protocol_controller/signal_high_timer_reg[6]_i_4/O
                         net (fo=4, routed)           1.516     9.313    neopixel_unit/NZR_protocol_controller/signal_high_timer_reg[6]_i_4_n_0
    SLICE_X40Y25         LUT6 (Prop_lut6_I0_O)        0.297     9.610 r  neopixel_unit/NZR_protocol_controller/signal_high_timer[4]_i_1/O
                         net (fo=1, routed)           0.000     9.610    neopixel_unit/NZR_protocol_controller/p_0_in__1[4]
    SLICE_X40Y25         FDCE                                         r  neopixel_unit/NZR_protocol_controller/signal_high_timer_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc[0]
                            (input port)
  Destination:            neopixel_unit/NZR_protocol_controller/signal_high_timer_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.158ns  (logic 2.745ns (29.978%)  route 6.413ns (70.022%))
  Logic Levels:           7  (IBUF=1 LUT4=1 LUT6=4 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  adc[0] (IN)
                         net (fo=0)                   0.000     0.000    adc[0]
    T14                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  adc_IBUF[0]_inst/O
                         net (fo=70, routed)          3.208     4.717    neopixel_unit/NZR_protocol_controller/adc_IBUF[0]
    SLICE_X38Y18         LUT6 (Prop_lut6_I4_O)        0.124     4.841 f  neopixel_unit/NZR_protocol_controller/signal_high_timer[6]_i_75/O
                         net (fo=1, routed)           0.680     5.521    neopixel_unit/NZR_protocol_controller/signal_high_timer[6]_i_75_n_0
    SLICE_X38Y18         LUT4 (Prop_lut4_I2_O)        0.150     5.671 f  neopixel_unit/NZR_protocol_controller/signal_high_timer[6]_i_35/O
                         net (fo=1, routed)           0.800     6.470    neopixel_unit/NZR_protocol_controller/signal_high_timer[6]_i_35_n_0
    SLICE_X38Y19         LUT6 (Prop_lut6_I4_O)        0.328     6.798 f  neopixel_unit/NZR_protocol_controller/signal_high_timer[6]_i_14/O
                         net (fo=1, routed)           0.661     7.459    neopixel_unit/NZR_protocol_controller/signal_high_timer[6]_i_14_n_0
    SLICE_X38Y20         LUT6 (Prop_lut6_I1_O)        0.124     7.583 f  neopixel_unit/NZR_protocol_controller/signal_high_timer[6]_i_7/O
                         net (fo=1, routed)           0.000     7.583    neopixel_unit/NZR_protocol_controller/signal_high_timer[6]_i_7_n_0
    SLICE_X38Y20         MUXF7 (Prop_muxf7_I1_O)      0.214     7.797 f  neopixel_unit/NZR_protocol_controller/signal_high_timer_reg[6]_i_4/O
                         net (fo=4, routed)           1.064     8.861    neopixel_unit/NZR_protocol_controller/signal_high_timer_reg[6]_i_4_n_0
    SLICE_X41Y25         LUT6 (Prop_lut6_I0_O)        0.297     9.158 r  neopixel_unit/NZR_protocol_controller/signal_high_timer[2]_i_1/O
                         net (fo=1, routed)           0.000     9.158    neopixel_unit/NZR_protocol_controller/p_0_in__1[2]
    SLICE_X41Y25         FDCE                                         r  neopixel_unit/NZR_protocol_controller/signal_high_timer_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc[0]
                            (input port)
  Destination:            neopixel_unit/NZR_protocol_controller/signal_high_timer_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.158ns  (logic 2.745ns (29.978%)  route 6.413ns (70.022%))
  Logic Levels:           7  (IBUF=1 LUT4=1 LUT6=4 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  adc[0] (IN)
                         net (fo=0)                   0.000     0.000    adc[0]
    T14                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  adc_IBUF[0]_inst/O
                         net (fo=70, routed)          3.208     4.717    neopixel_unit/NZR_protocol_controller/adc_IBUF[0]
    SLICE_X38Y18         LUT6 (Prop_lut6_I4_O)        0.124     4.841 f  neopixel_unit/NZR_protocol_controller/signal_high_timer[6]_i_75/O
                         net (fo=1, routed)           0.680     5.521    neopixel_unit/NZR_protocol_controller/signal_high_timer[6]_i_75_n_0
    SLICE_X38Y18         LUT4 (Prop_lut4_I2_O)        0.150     5.671 f  neopixel_unit/NZR_protocol_controller/signal_high_timer[6]_i_35/O
                         net (fo=1, routed)           0.800     6.470    neopixel_unit/NZR_protocol_controller/signal_high_timer[6]_i_35_n_0
    SLICE_X38Y19         LUT6 (Prop_lut6_I4_O)        0.328     6.798 f  neopixel_unit/NZR_protocol_controller/signal_high_timer[6]_i_14/O
                         net (fo=1, routed)           0.661     7.459    neopixel_unit/NZR_protocol_controller/signal_high_timer[6]_i_14_n_0
    SLICE_X38Y20         LUT6 (Prop_lut6_I1_O)        0.124     7.583 f  neopixel_unit/NZR_protocol_controller/signal_high_timer[6]_i_7/O
                         net (fo=1, routed)           0.000     7.583    neopixel_unit/NZR_protocol_controller/signal_high_timer[6]_i_7_n_0
    SLICE_X38Y20         MUXF7 (Prop_muxf7_I1_O)      0.214     7.797 f  neopixel_unit/NZR_protocol_controller/signal_high_timer_reg[6]_i_4/O
                         net (fo=4, routed)           1.064     8.861    neopixel_unit/NZR_protocol_controller/signal_high_timer_reg[6]_i_4_n_0
    SLICE_X41Y25         LUT6 (Prop_lut6_I0_O)        0.297     9.158 r  neopixel_unit/NZR_protocol_controller/signal_high_timer[5]_i_1/O
                         net (fo=1, routed)           0.000     9.158    neopixel_unit/NZR_protocol_controller/p_0_in__1[5]
    SLICE_X41Y25         FDCE                                         r  neopixel_unit/NZR_protocol_controller/signal_high_timer_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc[3]
                            (input port)
  Destination:            neopixel_unit/NZR_protocol_controller/signal_high_timer_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.140ns  (logic 2.911ns (31.853%)  route 6.229ns (68.147%))
  Logic Levels:           8  (IBUF=1 LUT5=2 LUT6=3 MUXF7=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R14                                               0.000     0.000 f  adc[3] (IN)
                         net (fo=0)                   0.000     0.000    adc[3]
    R14                  IBUF (Prop_ibuf_I_O)         1.512     1.512 f  adc_IBUF[3]_inst/O
                         net (fo=74, routed)          3.018     4.531    neopixel_unit/NZR_protocol_controller/adc_IBUF[3]
    SLICE_X37Y24         LUT6 (Prop_lut6_I1_O)        0.124     4.655 r  neopixel_unit/NZR_protocol_controller/signal_high_timer[6]_i_107/O
                         net (fo=3, routed)           0.519     5.174    neopixel_unit/NZR_protocol_controller/signal_high_timer[6]_i_107_n_0
    SLICE_X36Y24         LUT5 (Prop_lut5_I0_O)        0.124     5.298 r  neopixel_unit/NZR_protocol_controller/signal_high_timer[6]_i_121/O
                         net (fo=1, routed)           0.000     5.298    neopixel_unit/NZR_protocol_controller/signal_high_timer[6]_i_121_n_0
    SLICE_X36Y24         MUXF7 (Prop_muxf7_I0_O)      0.212     5.510 r  neopixel_unit/NZR_protocol_controller/signal_high_timer_reg[6]_i_62/O
                         net (fo=1, routed)           0.807     6.317    neopixel_unit/NZR_protocol_controller/signal_high_timer_reg[6]_i_62_n_0
    SLICE_X38Y23         LUT5 (Prop_lut5_I0_O)        0.299     6.616 r  neopixel_unit/NZR_protocol_controller/signal_high_timer[6]_i_24/O
                         net (fo=1, routed)           1.097     7.713    neopixel_unit/NZR_protocol_controller/signal_high_timer[6]_i_24_n_0
    SLICE_X40Y21         LUT6 (Prop_lut6_I5_O)        0.124     7.837 r  neopixel_unit/NZR_protocol_controller/signal_high_timer[6]_i_9/O
                         net (fo=1, routed)           0.000     7.837    neopixel_unit/NZR_protocol_controller/signal_high_timer[6]_i_9_n_0
    SLICE_X40Y21         MUXF7 (Prop_muxf7_I1_O)      0.217     8.054 r  neopixel_unit/NZR_protocol_controller/signal_high_timer_reg[6]_i_5/O
                         net (fo=4, routed)           0.787     8.841    neopixel_unit/NZR_protocol_controller/signal_high_timer_reg[6]_i_5_n_0
    SLICE_X40Y25         LUT6 (Prop_lut6_I2_O)        0.299     9.140 r  neopixel_unit/NZR_protocol_controller/signal_high_timer[6]_i_2/O
                         net (fo=1, routed)           0.000     9.140    neopixel_unit/NZR_protocol_controller/p_0_in__1[6]
    SLICE_X40Y25         FDCE                                         r  neopixel_unit/NZR_protocol_controller/signal_high_timer_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 neopixel_unit/NZR_protocol_controller/signal_out_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            data_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.939ns  (logic 4.080ns (68.694%)  route 1.859ns (31.306%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y27         FDCE                         0.000     0.000 r  neopixel_unit/NZR_protocol_controller/signal_out_reg/C
    SLICE_X41Y27         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  neopixel_unit/NZR_protocol_controller/signal_out_reg/Q
                         net (fo=1, routed)           1.859     2.315    data_out_OBUF
    V15                  OBUF (Prop_obuf_I_O)         3.624     5.939 r  data_out_OBUF_inst/O
                         net (fo=0)                   0.000     5.939    data_out
    V15                                                               r  data_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller_unit/counter_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            neopixel_unit/NZR_protocol_controller/current_bit_position_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.166ns  (logic 0.828ns (19.873%)  route 3.338ns (80.127%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y27         FDRE                         0.000     0.000 r  controller_unit/counter_reg[3]/C
    SLICE_X40Y27         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  controller_unit/counter_reg[3]/Q
                         net (fo=4, routed)           0.836     1.292    controller_unit/counter_reg[3]
    SLICE_X41Y28         LUT4 (Prop_lut4_I1_O)        0.124     1.416 r  controller_unit/FSM_onehot_state[2]_i_5/O
                         net (fo=1, routed)           0.781     2.197    controller_unit/FSM_onehot_state[2]_i_5_n_0
    SLICE_X41Y30         LUT6 (Prop_lut6_I0_O)        0.124     2.321 r  controller_unit/FSM_onehot_state[2]_i_4/O
                         net (fo=1, routed)           0.413     2.734    controller_unit/FSM_onehot_state[2]_i_4_n_0
    SLICE_X41Y29         LUT6 (Prop_lut6_I5_O)        0.124     2.858 f  controller_unit/FSM_onehot_state[2]_i_2__0/O
                         net (fo=19, routed)          1.308     4.166    neopixel_unit/NZR_protocol_controller/AR[0]
    SLICE_X38Y23         FDCE                                         f  neopixel_unit/NZR_protocol_controller/current_bit_position_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller_unit/counter_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            neopixel_unit/NZR_protocol_controller/current_bit_position_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.166ns  (logic 0.828ns (19.873%)  route 3.338ns (80.127%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y27         FDRE                         0.000     0.000 r  controller_unit/counter_reg[3]/C
    SLICE_X40Y27         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  controller_unit/counter_reg[3]/Q
                         net (fo=4, routed)           0.836     1.292    controller_unit/counter_reg[3]
    SLICE_X41Y28         LUT4 (Prop_lut4_I1_O)        0.124     1.416 r  controller_unit/FSM_onehot_state[2]_i_5/O
                         net (fo=1, routed)           0.781     2.197    controller_unit/FSM_onehot_state[2]_i_5_n_0
    SLICE_X41Y30         LUT6 (Prop_lut6_I0_O)        0.124     2.321 r  controller_unit/FSM_onehot_state[2]_i_4/O
                         net (fo=1, routed)           0.413     2.734    controller_unit/FSM_onehot_state[2]_i_4_n_0
    SLICE_X41Y29         LUT6 (Prop_lut6_I5_O)        0.124     2.858 f  controller_unit/FSM_onehot_state[2]_i_2__0/O
                         net (fo=19, routed)          1.308     4.166    neopixel_unit/NZR_protocol_controller/AR[0]
    SLICE_X39Y23         FDCE                                         f  neopixel_unit/NZR_protocol_controller/current_bit_position_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller_unit/counter_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            neopixel_unit/NZR_protocol_controller/current_bit_position_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.166ns  (logic 0.828ns (19.873%)  route 3.338ns (80.127%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y27         FDRE                         0.000     0.000 r  controller_unit/counter_reg[3]/C
    SLICE_X40Y27         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  controller_unit/counter_reg[3]/Q
                         net (fo=4, routed)           0.836     1.292    controller_unit/counter_reg[3]
    SLICE_X41Y28         LUT4 (Prop_lut4_I1_O)        0.124     1.416 r  controller_unit/FSM_onehot_state[2]_i_5/O
                         net (fo=1, routed)           0.781     2.197    controller_unit/FSM_onehot_state[2]_i_5_n_0
    SLICE_X41Y30         LUT6 (Prop_lut6_I0_O)        0.124     2.321 r  controller_unit/FSM_onehot_state[2]_i_4/O
                         net (fo=1, routed)           0.413     2.734    controller_unit/FSM_onehot_state[2]_i_4_n_0
    SLICE_X41Y29         LUT6 (Prop_lut6_I5_O)        0.124     2.858 f  controller_unit/FSM_onehot_state[2]_i_2__0/O
                         net (fo=19, routed)          1.308     4.166    neopixel_unit/NZR_protocol_controller/AR[0]
    SLICE_X39Y23         FDCE                                         f  neopixel_unit/NZR_protocol_controller/current_bit_position_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 neopixel_unit/pixel_control_unit/px_wait_counter_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            neopixel_unit/pixel_control_unit/px_wait_counter_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.032ns  (logic 0.952ns (23.613%)  route 3.080ns (76.387%))
  Logic Levels:           5  (FDRE=1 LUT2=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y29         FDRE                         0.000     0.000 r  neopixel_unit/pixel_control_unit/px_wait_counter_reg[6]/C
    SLICE_X36Y29         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  neopixel_unit/pixel_control_unit/px_wait_counter_reg[6]/Q
                         net (fo=3, routed)           0.704     1.160    neopixel_unit/pixel_control_unit/px_wait_counter_reg[6]
    SLICE_X36Y29         LUT2 (Prop_lut2_I1_O)        0.124     1.284 r  neopixel_unit/pixel_control_unit/FSM_onehot_state[2]_i_3/O
                         net (fo=1, routed)           0.512     1.796    neopixel_unit/pixel_control_unit/FSM_onehot_state[2]_i_3_n_0
    SLICE_X36Y28         LUT6 (Prop_lut6_I1_O)        0.124     1.920 f  neopixel_unit/pixel_control_unit/FSM_onehot_state[2]_i_2/O
                         net (fo=6, routed)           0.484     2.404    neopixel_unit/pixel_control_unit/FSM_onehot_state[2]_i_2_n_0
    SLICE_X38Y27         LUT6 (Prop_lut6_I4_O)        0.124     2.528 r  neopixel_unit/pixel_control_unit/FSM_onehot_state[2]_i_1/O
                         net (fo=3, routed)           0.826     3.354    neopixel_unit/pixel_control_unit/FSM_onehot_state[2]_i_1_n_0
    SLICE_X38Y28         LUT5 (Prop_lut5_I3_O)        0.124     3.478 r  neopixel_unit/pixel_control_unit/px_wait_counter[7]_i_1/O
                         net (fo=8, routed)           0.554     4.032    neopixel_unit/pixel_control_unit/px_wait_counter
    SLICE_X36Y29         FDRE                                         r  neopixel_unit/pixel_control_unit/px_wait_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 neopixel_unit/pixel_control_unit/px_wait_counter_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            neopixel_unit/pixel_control_unit/px_wait_counter_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.032ns  (logic 0.952ns (23.613%)  route 3.080ns (76.387%))
  Logic Levels:           5  (FDRE=1 LUT2=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y29         FDRE                         0.000     0.000 r  neopixel_unit/pixel_control_unit/px_wait_counter_reg[6]/C
    SLICE_X36Y29         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  neopixel_unit/pixel_control_unit/px_wait_counter_reg[6]/Q
                         net (fo=3, routed)           0.704     1.160    neopixel_unit/pixel_control_unit/px_wait_counter_reg[6]
    SLICE_X36Y29         LUT2 (Prop_lut2_I1_O)        0.124     1.284 r  neopixel_unit/pixel_control_unit/FSM_onehot_state[2]_i_3/O
                         net (fo=1, routed)           0.512     1.796    neopixel_unit/pixel_control_unit/FSM_onehot_state[2]_i_3_n_0
    SLICE_X36Y28         LUT6 (Prop_lut6_I1_O)        0.124     1.920 f  neopixel_unit/pixel_control_unit/FSM_onehot_state[2]_i_2/O
                         net (fo=6, routed)           0.484     2.404    neopixel_unit/pixel_control_unit/FSM_onehot_state[2]_i_2_n_0
    SLICE_X38Y27         LUT6 (Prop_lut6_I4_O)        0.124     2.528 r  neopixel_unit/pixel_control_unit/FSM_onehot_state[2]_i_1/O
                         net (fo=3, routed)           0.826     3.354    neopixel_unit/pixel_control_unit/FSM_onehot_state[2]_i_1_n_0
    SLICE_X38Y28         LUT5 (Prop_lut5_I3_O)        0.124     3.478 r  neopixel_unit/pixel_control_unit/px_wait_counter[7]_i_1/O
                         net (fo=8, routed)           0.554     4.032    neopixel_unit/pixel_control_unit/px_wait_counter
    SLICE_X36Y29         FDRE                                         r  neopixel_unit/pixel_control_unit/px_wait_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 neopixel_unit/strip_control_unit/next_px_en_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            neopixel_unit/pixel_control_unit/FSM_onehot_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.186ns (74.042%)  route 0.065ns (25.958%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y28         FDRE                         0.000     0.000 r  neopixel_unit/strip_control_unit/next_px_en_reg/C
    SLICE_X39Y28         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  neopixel_unit/strip_control_unit/next_px_en_reg/Q
                         net (fo=2, routed)           0.065     0.206    neopixel_unit/pixel_control_unit/next_px_en_inter
    SLICE_X38Y28         LUT4 (Prop_lut4_I2_O)        0.045     0.251 r  neopixel_unit/pixel_control_unit/FSM_onehot_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.251    neopixel_unit/pixel_control_unit/FSM_onehot_state[1]_i_1_n_0
    SLICE_X38Y28         FDCE                                         r  neopixel_unit/pixel_control_unit/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 neopixel_unit/strip_control_unit/next_px_en_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            neopixel_unit/pixel_control_unit/FSM_onehot_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.186ns (73.457%)  route 0.067ns (26.543%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y28         FDRE                         0.000     0.000 r  neopixel_unit/strip_control_unit/next_px_en_reg/C
    SLICE_X39Y28         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  neopixel_unit/strip_control_unit/next_px_en_reg/Q
                         net (fo=2, routed)           0.067     0.208    neopixel_unit/pixel_control_unit/next_px_en_inter
    SLICE_X38Y28         LUT6 (Prop_lut6_I4_O)        0.045     0.253 r  neopixel_unit/pixel_control_unit/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.253    neopixel_unit/pixel_control_unit/FSM_onehot_state[0]_i_1_n_0
    SLICE_X38Y28         FDPE                                         r  neopixel_unit/pixel_control_unit/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller_unit/counter_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            neopixel_unit/strip_control_unit/FSM_onehot_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.186ns (63.099%)  route 0.109ns (36.901%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y29         FDRE                         0.000     0.000 r  controller_unit/counter_reg[8]/C
    SLICE_X40Y29         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  controller_unit/counter_reg[8]/Q
                         net (fo=4, routed)           0.109     0.250    controller_unit/counter_reg[8]
    SLICE_X41Y29         LUT6 (Prop_lut6_I2_O)        0.045     0.295 r  controller_unit/FSM_onehot_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.295    neopixel_unit/strip_control_unit/D[0]
    SLICE_X41Y29         FDPE                                         r  neopixel_unit/strip_control_unit/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 neopixel_unit/strip_control_unit/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            neopixel_unit/strip_control_unit/next_px_en_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.307ns  (logic 0.186ns (60.654%)  route 0.121ns (39.346%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y28         FDCE                         0.000     0.000 r  neopixel_unit/strip_control_unit/FSM_onehot_state_reg[1]/C
    SLICE_X41Y28         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  neopixel_unit/strip_control_unit/FSM_onehot_state_reg[1]/Q
                         net (fo=2, routed)           0.121     0.262    neopixel_unit/strip_control_unit/FSM_onehot_state_reg_n_0_[1]
    SLICE_X39Y28         LUT4 (Prop_lut4_I1_O)        0.045     0.307 r  neopixel_unit/strip_control_unit/next_px_en_i_1/O
                         net (fo=1, routed)           0.000     0.307    neopixel_unit/strip_control_unit/next_px_en_i_1_n_0
    SLICE_X39Y28         FDRE                                         r  neopixel_unit/strip_control_unit/next_px_en_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 neopixel_unit/pixel_control_unit/px_done_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            neopixel_unit/strip_control_unit/FSM_onehot_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.320ns  (logic 0.186ns (58.132%)  route 0.134ns (41.868%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y28         FDRE                         0.000     0.000 r  neopixel_unit/pixel_control_unit/px_done_reg/C
    SLICE_X39Y28         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  neopixel_unit/pixel_control_unit/px_done_reg/Q
                         net (fo=3, routed)           0.134     0.275    neopixel_unit/strip_control_unit/px_done_inter
    SLICE_X41Y28         LUT3 (Prop_lut3_I1_O)        0.045     0.320 r  neopixel_unit/strip_control_unit/FSM_onehot_state[2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.320    neopixel_unit/strip_control_unit/next_state__0[2]
    SLICE_X41Y28         FDCE                                         r  neopixel_unit/strip_control_unit/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 neopixel_unit/strip_control_unit/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            neopixel_unit/strip_control_unit/FSM_onehot_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.346ns  (logic 0.186ns (53.689%)  route 0.160ns (46.311%))
  Logic Levels:           2  (FDPE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y29         FDPE                         0.000     0.000 r  neopixel_unit/strip_control_unit/FSM_onehot_state_reg[0]/C
    SLICE_X41Y29         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  neopixel_unit/strip_control_unit/FSM_onehot_state_reg[0]/Q
                         net (fo=3, routed)           0.160     0.301    neopixel_unit/strip_control_unit/Q[0]
    SLICE_X41Y28         LUT5 (Prop_lut5_I4_O)        0.045     0.346 r  neopixel_unit/strip_control_unit/FSM_onehot_state[1]_i_1__0/O
                         net (fo=1, routed)           0.000     0.346    neopixel_unit/strip_control_unit/next_state__0[1]
    SLICE_X41Y28         FDCE                                         r  neopixel_unit/strip_control_unit/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 neopixel_unit/NZR_protocol_controller/current_bit_position_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            neopixel_unit/NZR_protocol_controller/current_bit_position_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y23         FDCE                         0.000     0.000 r  neopixel_unit/NZR_protocol_controller/current_bit_position_reg[1]/C
    SLICE_X39Y23         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  neopixel_unit/NZR_protocol_controller/current_bit_position_reg[1]/Q
                         net (fo=8, routed)           0.168     0.309    neopixel_unit/NZR_protocol_controller/current_bit_position_reg_n_0_[1]
    SLICE_X39Y23         LUT3 (Prop_lut3_I2_O)        0.042     0.351 r  neopixel_unit/NZR_protocol_controller/current_bit_position[2]_i_1/O
                         net (fo=1, routed)           0.000     0.351    neopixel_unit/NZR_protocol_controller/current_bit_position[2]_i_1_n_0
    SLICE_X39Y23         FDCE                                         r  neopixel_unit/NZR_protocol_controller/current_bit_position_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 neopixel_unit/NZR_protocol_controller/signal_high_timer_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            neopixel_unit/NZR_protocol_controller/signal_high_timer_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y25         FDCE                         0.000     0.000 r  neopixel_unit/NZR_protocol_controller/signal_high_timer_reg[0]/C
    SLICE_X39Y25         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  neopixel_unit/NZR_protocol_controller/signal_high_timer_reg[0]/Q
                         net (fo=7, routed)           0.168     0.309    neopixel_unit/NZR_protocol_controller/signal_high_timer_reg[0]
    SLICE_X39Y25         LUT3 (Prop_lut3_I2_O)        0.042     0.351 r  neopixel_unit/NZR_protocol_controller/signal_high_timer[1]_i_1/O
                         net (fo=1, routed)           0.000     0.351    neopixel_unit/NZR_protocol_controller/p_0_in__1[1]
    SLICE_X39Y25         FDCE                                         r  neopixel_unit/NZR_protocol_controller/signal_high_timer_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 neopixel_unit/NZR_protocol_controller/current_bit_position_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            neopixel_unit/NZR_protocol_controller/current_bit_position_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y23         FDCE                         0.000     0.000 r  neopixel_unit/NZR_protocol_controller/current_bit_position_reg[1]/C
    SLICE_X39Y23         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  neopixel_unit/NZR_protocol_controller/current_bit_position_reg[1]/Q
                         net (fo=8, routed)           0.168     0.309    neopixel_unit/NZR_protocol_controller/current_bit_position_reg_n_0_[1]
    SLICE_X39Y23         LUT2 (Prop_lut2_I0_O)        0.045     0.354 r  neopixel_unit/NZR_protocol_controller/current_bit_position[1]_i_1/O
                         net (fo=1, routed)           0.000     0.354    neopixel_unit/NZR_protocol_controller/current_bit_position[1]_i_1_n_0
    SLICE_X39Y23         FDCE                                         r  neopixel_unit/NZR_protocol_controller/current_bit_position_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 neopixel_unit/NZR_protocol_controller/signal_high_timer_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            neopixel_unit/NZR_protocol_controller/signal_high_timer_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y25         FDCE                         0.000     0.000 r  neopixel_unit/NZR_protocol_controller/signal_high_timer_reg[0]/C
    SLICE_X39Y25         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  neopixel_unit/NZR_protocol_controller/signal_high_timer_reg[0]/Q
                         net (fo=7, routed)           0.168     0.309    neopixel_unit/NZR_protocol_controller/signal_high_timer_reg[0]
    SLICE_X39Y25         LUT2 (Prop_lut2_I0_O)        0.045     0.354 r  neopixel_unit/NZR_protocol_controller/signal_high_timer[0]_i_1/O
                         net (fo=1, routed)           0.000     0.354    neopixel_unit/NZR_protocol_controller/p_0_in__1[0]
    SLICE_X39Y25         FDCE                                         r  neopixel_unit/NZR_protocol_controller/signal_high_timer_reg[0]/D
  -------------------------------------------------------------------    -------------------





