Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Fri Aug 27 08:50:28 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.3 (Purple Manul)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SAM/UniformILPNew/fir_SAM_UniformILPNew_447_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.580ns  (required time - arrival time)
  Source:                 Delay1No11_instance/Y_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum10_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.203ns  (logic 0.992ns (30.971%)  route 2.211ns (69.029%))
  Logic Levels:           9  (CARRY8=2 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.381ns = ( 6.381 - 4.000 ) 
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.013ns (routing 0.921ns, distribution 1.092ns)
  Clock Net Delay (Destination): 1.721ns (routing 0.836ns, distribution 0.885ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=27745, routed)       2.013     2.964    Delay1No11_instance/clk_IBUF_BUFG
    SLICE_X130Y388       FDCE                                         r  Delay1No11_instance/Y_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y388       FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.043 r  Delay1No11_instance/Y_reg[24]/Q
                         net (fo=8, routed)           0.610     3.653    Delay1No10_instance/Y_reg[33]_0[24]
    SLICE_X125Y361       LUT4 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.123     3.776 r  Delay1No10_instance/geqOp_carry__0_i_12__1/O
                         net (fo=1, routed)           0.007     3.783    Sum10_1_impl_instance/FPAddSubOp_instance/Y_reg[30]_0[4]
    SLICE_X125Y361       CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153     3.936 r  Sum10_1_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     3.962    Sum10_1_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X125Y362       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     4.014 r  Sum10_1_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=73, routed)          0.375     4.389    Delay1No10_instance/CO[0]
    SLICE_X128Y362       LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.125     4.514 r  Delay1No10_instance/shiftedFracY_d1[49]_i_10__1/O
                         net (fo=2, routed)           0.253     4.767    Delay1No10_instance/shiftedFracY_d1[49]_i_10__1_n_0
    SLICE_X126Y362       LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.051     4.818 r  Delay1No10_instance/shiftedFracY_d1[32]_i_9__1/O
                         net (fo=3, routed)           0.104     4.922    Delay1No10_instance/shiftedFracY_d1[32]_i_9__1_n_0
    SLICE_X126Y362       LUT5 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.100     5.022 r  Delay1No10_instance/shiftedFracY_d1[12]_i_3__1/O
                         net (fo=34, routed)          0.367     5.389    Delay1No11_instance/shiftVal__5[0]
    SLICE_X121Y355       LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.090     5.479 r  Delay1No11_instance/shiftedFracY_d1[26]_i_2__1/O
                         net (fo=5, routed)           0.330     5.809    Delay1No11_instance/level2[19]
    SLICE_X119Y354       LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.097     5.906 r  Delay1No11_instance/shiftedFracY_d1[30]_i_3__1/O
                         net (fo=2, routed)           0.090     5.996    Delay1No10_instance/Y_reg[26]_0[7]
    SLICE_X119Y355       LUT5 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.122     6.118 r  Delay1No10_instance/shiftedFracY_d1[14]_i_1__1/O
                         net (fo=1, routed)           0.049     6.167    Sum10_1_impl_instance/FPAddSubOp_instance/D[3]
    SLICE_X119Y355       FDRE                                         r  Sum10_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AP13                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=27745, routed)       1.721     6.381    Sum10_1_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLICE_X119Y355       FDRE                                         r  Sum10_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[14]/C
                         clock pessimism              0.376     6.757    
                         clock uncertainty           -0.035     6.721    
    SLICE_X119Y355       FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025     6.746    Sum10_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[14]
  -------------------------------------------------------------------
                         required time                          6.746    
                         arrival time                          -6.167    
  -------------------------------------------------------------------
                         slack                                  0.580    




