Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Apr 11 03:58:08 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                1           
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  2           
TIMING-18  Warning   Missing input or output delay               74          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (63)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (63)
--------------------------------
 There are 63 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     72.620        0.000                      0                 1505        0.130        0.000                      0                 1505       48.750        0.000                       0                   562  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_0  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              72.620        0.000                      0                 1501        0.130        0.000                      0                 1501       48.750        0.000                       0                   562  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                   95.092        0.000                      0                    4        1.025        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack       72.620ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.130ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       48.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             72.620ns  (required time - arrival time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        27.271ns  (logic 4.229ns (15.507%)  route 23.042ns (84.493%))
  Logic Levels:           21  (LUT2=1 LUT5=6 LUT6=14)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 104.837 - 100.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=561, routed)         1.554     5.138    display/clk_IBUF_BUFG
    SLICE_X57Y64         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y64         FDRE (Prop_fdre_C_Q)         0.456     5.594 f  display/D_ddr_q_reg/Q
                         net (fo=77, routed)          4.172     9.766    sm/M_display_reading
    SLICE_X36Y82         LUT5 (Prop_lut5_I4_O)        0.150     9.916 r  sm/ram_reg_i_135/O
                         net (fo=2, routed)           1.016    10.932    sm/ram_reg_i_135_n_0
    SLICE_X40Y82         LUT6 (Prop_lut6_I0_O)        0.326    11.258 r  sm/ram_reg_i_160/O
                         net (fo=1, routed)           0.633    11.891    sm/ram_reg_i_160_n_0
    SLICE_X40Y80         LUT6 (Prop_lut6_I0_O)        0.124    12.015 r  sm/ram_reg_i_120/O
                         net (fo=32, routed)          2.443    14.457    sm/M_sm_bsel[2]
    SLICE_X46Y68         LUT5 (Prop_lut5_I1_O)        0.124    14.581 r  sm/D_registers_q[7][4]_i_3/O
                         net (fo=67, routed)          2.877    17.458    sm/D_states_q_reg[1]_0[4]
    SLICE_X55Y71         LUT2 (Prop_lut2_I0_O)        0.150    17.608 f  sm/ram_reg_i_198/O
                         net (fo=2, routed)           1.135    18.743    sm/ram_reg_i_198_n_0
    SLICE_X54Y68         LUT6 (Prop_lut6_I3_O)        0.326    19.069 r  sm/ram_reg_i_184/O
                         net (fo=2, routed)           0.966    20.035    sm/ram_reg_i_167_0
    SLICE_X51Y68         LUT5 (Prop_lut5_I0_O)        0.154    20.189 r  sm/ram_reg_i_158/O
                         net (fo=1, routed)           0.522    20.711    sm/ram_reg_i_158_n_0
    SLICE_X50Y68         LUT5 (Prop_lut5_I0_O)        0.353    21.064 r  sm/ram_reg_i_112/O
                         net (fo=3, routed)           0.585    21.649    sm/ram_reg_i_112_n_0
    SLICE_X48Y71         LUT5 (Prop_lut5_I0_O)        0.348    21.997 r  sm/D_registers_q[7][14]_i_13/O
                         net (fo=4, routed)           0.847    22.843    sm/D_registers_q[7][14]_i_13_n_0
    SLICE_X46Y70         LUT5 (Prop_lut5_I0_O)        0.150    22.993 r  sm/D_registers_q[7][15]_i_11/O
                         net (fo=2, routed)           0.621    23.614    sm/D_registers_q[7][15]_i_11_n_0
    SLICE_X46Y71         LUT6 (Prop_lut6_I3_O)        0.328    23.942 f  sm/D_registers_q[7][0]_i_123/O
                         net (fo=1, routed)           0.578    24.520    L_reg/D_registers_q[7][0]_i_104_0
    SLICE_X41Y70         LUT6 (Prop_lut6_I2_O)        0.124    24.644 f  L_reg/D_registers_q[7][0]_i_121/O
                         net (fo=1, routed)           0.713    25.357    L_reg/D_registers_q[7][0]_i_121_n_0
    SLICE_X40Y70         LUT6 (Prop_lut6_I2_O)        0.124    25.481 f  L_reg/D_registers_q[7][0]_i_104/O
                         net (fo=1, routed)           0.305    25.786    L_reg/D_registers_q[7][0]_i_104_n_0
    SLICE_X40Y72         LUT6 (Prop_lut6_I2_O)        0.124    25.910 f  L_reg/D_registers_q[7][0]_i_79/O
                         net (fo=1, routed)           0.407    26.317    L_reg/D_registers_q[7][0]_i_79_n_0
    SLICE_X41Y72         LUT6 (Prop_lut6_I2_O)        0.124    26.441 f  L_reg/D_registers_q[7][0]_i_45/O
                         net (fo=1, routed)           0.722    27.163    L_reg/D_registers_q[7][0]_i_45_n_0
    SLICE_X42Y73         LUT6 (Prop_lut6_I2_O)        0.124    27.287 r  L_reg/D_registers_q[7][0]_i_13/O
                         net (fo=1, routed)           0.814    28.101    sm/D_registers_q[7][0]_i_3_0
    SLICE_X44Y73         LUT6 (Prop_lut6_I2_O)        0.124    28.225 r  sm/D_registers_q[7][0]_i_5/O
                         net (fo=1, routed)           0.565    28.790    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X48Y73         LUT6 (Prop_lut6_I1_O)        0.124    28.914 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=25, routed)          1.214    30.129    sm/D_ddr_q_reg[0]
    SLICE_X48Y84         LUT6 (Prop_lut6_I5_O)        0.124    30.253 r  sm/D_states_q[1]_i_16/O
                         net (fo=1, routed)           0.910    31.163    sm/D_states_q[1]_i_16_n_0
    SLICE_X46Y82         LUT6 (Prop_lut6_I2_O)        0.124    31.287 r  sm/D_states_q[1]_i_4/O
                         net (fo=1, routed)           0.619    31.906    sm/D_states_q[1]_i_4_n_0
    SLICE_X46Y85         LUT6 (Prop_lut6_I2_O)        0.124    32.030 r  sm/D_states_q[1]_i_1/O
                         net (fo=1, routed)           0.379    32.409    sm/D_states_d__0[1]
    SLICE_X46Y85         FDRE                                         r  sm/D_states_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=561, routed)         1.433   104.837    sm/clk_IBUF_BUFG
    SLICE_X46Y85         FDRE                                         r  sm/D_states_q_reg[1]/C
                         clock pessimism              0.258   105.095    
                         clock uncertainty           -0.035   105.060    
    SLICE_X46Y85         FDRE (Setup_fdre_C_D)       -0.031   105.029    sm/D_states_q_reg[1]
  -------------------------------------------------------------------
                         required time                        105.029    
                         arrival time                         -32.409    
  -------------------------------------------------------------------
                         slack                                 72.620    

Slack (MET) :             73.067ns  (required time - arrival time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[3]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        26.775ns  (logic 4.229ns (15.795%)  route 22.546ns (84.205%))
  Logic Levels:           21  (LUT2=1 LUT5=6 LUT6=14)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 104.838 - 100.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=561, routed)         1.554     5.138    display/clk_IBUF_BUFG
    SLICE_X57Y64         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y64         FDRE (Prop_fdre_C_Q)         0.456     5.594 f  display/D_ddr_q_reg/Q
                         net (fo=77, routed)          4.172     9.766    sm/M_display_reading
    SLICE_X36Y82         LUT5 (Prop_lut5_I4_O)        0.150     9.916 r  sm/ram_reg_i_135/O
                         net (fo=2, routed)           1.016    10.932    sm/ram_reg_i_135_n_0
    SLICE_X40Y82         LUT6 (Prop_lut6_I0_O)        0.326    11.258 r  sm/ram_reg_i_160/O
                         net (fo=1, routed)           0.633    11.891    sm/ram_reg_i_160_n_0
    SLICE_X40Y80         LUT6 (Prop_lut6_I0_O)        0.124    12.015 r  sm/ram_reg_i_120/O
                         net (fo=32, routed)          2.443    14.457    sm/M_sm_bsel[2]
    SLICE_X46Y68         LUT5 (Prop_lut5_I1_O)        0.124    14.581 r  sm/D_registers_q[7][4]_i_3/O
                         net (fo=67, routed)          2.877    17.458    sm/D_states_q_reg[1]_0[4]
    SLICE_X55Y71         LUT2 (Prop_lut2_I0_O)        0.150    17.608 f  sm/ram_reg_i_198/O
                         net (fo=2, routed)           1.135    18.743    sm/ram_reg_i_198_n_0
    SLICE_X54Y68         LUT6 (Prop_lut6_I3_O)        0.326    19.069 r  sm/ram_reg_i_184/O
                         net (fo=2, routed)           0.966    20.035    sm/ram_reg_i_167_0
    SLICE_X51Y68         LUT5 (Prop_lut5_I0_O)        0.154    20.189 r  sm/ram_reg_i_158/O
                         net (fo=1, routed)           0.522    20.711    sm/ram_reg_i_158_n_0
    SLICE_X50Y68         LUT5 (Prop_lut5_I0_O)        0.353    21.064 r  sm/ram_reg_i_112/O
                         net (fo=3, routed)           0.585    21.649    sm/ram_reg_i_112_n_0
    SLICE_X48Y71         LUT5 (Prop_lut5_I0_O)        0.348    21.997 r  sm/D_registers_q[7][14]_i_13/O
                         net (fo=4, routed)           0.847    22.843    sm/D_registers_q[7][14]_i_13_n_0
    SLICE_X46Y70         LUT5 (Prop_lut5_I0_O)        0.150    22.993 r  sm/D_registers_q[7][15]_i_11/O
                         net (fo=2, routed)           0.621    23.614    sm/D_registers_q[7][15]_i_11_n_0
    SLICE_X46Y71         LUT6 (Prop_lut6_I3_O)        0.328    23.942 f  sm/D_registers_q[7][0]_i_123/O
                         net (fo=1, routed)           0.578    24.520    L_reg/D_registers_q[7][0]_i_104_0
    SLICE_X41Y70         LUT6 (Prop_lut6_I2_O)        0.124    24.644 f  L_reg/D_registers_q[7][0]_i_121/O
                         net (fo=1, routed)           0.713    25.357    L_reg/D_registers_q[7][0]_i_121_n_0
    SLICE_X40Y70         LUT6 (Prop_lut6_I2_O)        0.124    25.481 f  L_reg/D_registers_q[7][0]_i_104/O
                         net (fo=1, routed)           0.305    25.786    L_reg/D_registers_q[7][0]_i_104_n_0
    SLICE_X40Y72         LUT6 (Prop_lut6_I2_O)        0.124    25.910 f  L_reg/D_registers_q[7][0]_i_79/O
                         net (fo=1, routed)           0.407    26.317    L_reg/D_registers_q[7][0]_i_79_n_0
    SLICE_X41Y72         LUT6 (Prop_lut6_I2_O)        0.124    26.441 f  L_reg/D_registers_q[7][0]_i_45/O
                         net (fo=1, routed)           0.722    27.163    L_reg/D_registers_q[7][0]_i_45_n_0
    SLICE_X42Y73         LUT6 (Prop_lut6_I2_O)        0.124    27.287 r  L_reg/D_registers_q[7][0]_i_13/O
                         net (fo=1, routed)           0.814    28.101    sm/D_registers_q[7][0]_i_3_0
    SLICE_X44Y73         LUT6 (Prop_lut6_I2_O)        0.124    28.225 r  sm/D_registers_q[7][0]_i_5/O
                         net (fo=1, routed)           0.565    28.790    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X48Y73         LUT6 (Prop_lut6_I1_O)        0.124    28.914 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=25, routed)          0.808    29.722    sm/D_ddr_q_reg[0]
    SLICE_X50Y82         LUT6 (Prop_lut6_I5_O)        0.124    29.846 r  sm/D_states_q[3]_i_10/O
                         net (fo=1, routed)           0.469    30.315    sm/D_states_q[3]_i_10_n_0
    SLICE_X49Y82         LUT6 (Prop_lut6_I3_O)        0.124    30.439 r  sm/D_states_q[3]_i_2/O
                         net (fo=2, routed)           0.829    31.268    sm/D_states_q[3]_i_2_n_0
    SLICE_X49Y83         LUT6 (Prop_lut6_I0_O)        0.124    31.392 r  sm/D_states_q[3]_rep_i_1/O
                         net (fo=1, routed)           0.521    31.913    sm/D_states_q[3]_rep_i_1_n_0
    SLICE_X49Y83         FDRE                                         r  sm/D_states_q_reg[3]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=561, routed)         1.434   104.838    sm/clk_IBUF_BUFG
    SLICE_X49Y83         FDRE                                         r  sm/D_states_q_reg[3]_rep/C
                         clock pessimism              0.258   105.096    
                         clock uncertainty           -0.035   105.061    
    SLICE_X49Y83         FDRE (Setup_fdre_C_D)       -0.081   104.980    sm/D_states_q_reg[3]_rep
  -------------------------------------------------------------------
                         required time                        104.980    
                         arrival time                         -31.913    
  -------------------------------------------------------------------
                         slack                                 73.067    

Slack (MET) :             73.176ns  (required time - arrival time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        26.775ns  (logic 4.229ns (15.794%)  route 22.546ns (84.206%))
  Logic Levels:           21  (LUT2=1 LUT3=1 LUT5=6 LUT6=13)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 104.838 - 100.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=561, routed)         1.554     5.138    display/clk_IBUF_BUFG
    SLICE_X57Y64         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y64         FDRE (Prop_fdre_C_Q)         0.456     5.594 f  display/D_ddr_q_reg/Q
                         net (fo=77, routed)          4.172     9.766    sm/M_display_reading
    SLICE_X36Y82         LUT5 (Prop_lut5_I4_O)        0.150     9.916 r  sm/ram_reg_i_135/O
                         net (fo=2, routed)           1.016    10.932    sm/ram_reg_i_135_n_0
    SLICE_X40Y82         LUT6 (Prop_lut6_I0_O)        0.326    11.258 r  sm/ram_reg_i_160/O
                         net (fo=1, routed)           0.633    11.891    sm/ram_reg_i_160_n_0
    SLICE_X40Y80         LUT6 (Prop_lut6_I0_O)        0.124    12.015 r  sm/ram_reg_i_120/O
                         net (fo=32, routed)          2.443    14.457    sm/M_sm_bsel[2]
    SLICE_X46Y68         LUT5 (Prop_lut5_I1_O)        0.124    14.581 r  sm/D_registers_q[7][4]_i_3/O
                         net (fo=67, routed)          2.877    17.458    sm/D_states_q_reg[1]_0[4]
    SLICE_X55Y71         LUT2 (Prop_lut2_I0_O)        0.150    17.608 f  sm/ram_reg_i_198/O
                         net (fo=2, routed)           1.135    18.743    sm/ram_reg_i_198_n_0
    SLICE_X54Y68         LUT6 (Prop_lut6_I3_O)        0.326    19.069 r  sm/ram_reg_i_184/O
                         net (fo=2, routed)           0.966    20.035    sm/ram_reg_i_167_0
    SLICE_X51Y68         LUT5 (Prop_lut5_I0_O)        0.154    20.189 r  sm/ram_reg_i_158/O
                         net (fo=1, routed)           0.522    20.711    sm/ram_reg_i_158_n_0
    SLICE_X50Y68         LUT5 (Prop_lut5_I0_O)        0.353    21.064 r  sm/ram_reg_i_112/O
                         net (fo=3, routed)           0.585    21.649    sm/ram_reg_i_112_n_0
    SLICE_X48Y71         LUT5 (Prop_lut5_I0_O)        0.348    21.997 r  sm/D_registers_q[7][14]_i_13/O
                         net (fo=4, routed)           0.847    22.843    sm/D_registers_q[7][14]_i_13_n_0
    SLICE_X46Y70         LUT5 (Prop_lut5_I0_O)        0.150    22.993 r  sm/D_registers_q[7][15]_i_11/O
                         net (fo=2, routed)           0.621    23.614    sm/D_registers_q[7][15]_i_11_n_0
    SLICE_X46Y71         LUT6 (Prop_lut6_I3_O)        0.328    23.942 f  sm/D_registers_q[7][0]_i_123/O
                         net (fo=1, routed)           0.578    24.520    L_reg/D_registers_q[7][0]_i_104_0
    SLICE_X41Y70         LUT6 (Prop_lut6_I2_O)        0.124    24.644 f  L_reg/D_registers_q[7][0]_i_121/O
                         net (fo=1, routed)           0.713    25.357    L_reg/D_registers_q[7][0]_i_121_n_0
    SLICE_X40Y70         LUT6 (Prop_lut6_I2_O)        0.124    25.481 f  L_reg/D_registers_q[7][0]_i_104/O
                         net (fo=1, routed)           0.305    25.786    L_reg/D_registers_q[7][0]_i_104_n_0
    SLICE_X40Y72         LUT6 (Prop_lut6_I2_O)        0.124    25.910 f  L_reg/D_registers_q[7][0]_i_79/O
                         net (fo=1, routed)           0.407    26.317    L_reg/D_registers_q[7][0]_i_79_n_0
    SLICE_X41Y72         LUT6 (Prop_lut6_I2_O)        0.124    26.441 f  L_reg/D_registers_q[7][0]_i_45/O
                         net (fo=1, routed)           0.722    27.163    L_reg/D_registers_q[7][0]_i_45_n_0
    SLICE_X42Y73         LUT6 (Prop_lut6_I2_O)        0.124    27.287 r  L_reg/D_registers_q[7][0]_i_13/O
                         net (fo=1, routed)           0.814    28.101    sm/D_registers_q[7][0]_i_3_0
    SLICE_X44Y73         LUT6 (Prop_lut6_I2_O)        0.124    28.225 r  sm/D_registers_q[7][0]_i_5/O
                         net (fo=1, routed)           0.565    28.790    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X48Y73         LUT6 (Prop_lut6_I1_O)        0.124    28.914 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=25, routed)          1.116    30.030    sm/D_ddr_q_reg[0]
    SLICE_X48Y82         LUT3 (Prop_lut3_I2_O)        0.124    30.154 r  sm/D_states_q[2]_i_12/O
                         net (fo=2, routed)           0.680    30.835    sm/D_states_q[2]_i_12_n_0
    SLICE_X48Y82         LUT6 (Prop_lut6_I2_O)        0.124    30.959 r  sm/D_states_q[2]_i_5/O
                         net (fo=1, routed)           0.831    31.789    sm/D_states_q[2]_i_5_n_0
    SLICE_X51Y82         LUT6 (Prop_lut6_I3_O)        0.124    31.913 r  sm/D_states_q[2]_i_1/O
                         net (fo=1, routed)           0.000    31.913    sm/D_states_d__0[2]
    SLICE_X51Y82         FDSE                                         r  sm/D_states_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=561, routed)         1.434   104.838    sm/clk_IBUF_BUFG
    SLICE_X51Y82         FDSE                                         r  sm/D_states_q_reg[2]/C
                         clock pessimism              0.258   105.096    
                         clock uncertainty           -0.035   105.061    
    SLICE_X51Y82         FDSE (Setup_fdse_C_D)        0.029   105.090    sm/D_states_q_reg[2]
  -------------------------------------------------------------------
                         required time                        105.090    
                         arrival time                         -31.913    
  -------------------------------------------------------------------
                         slack                                 73.176    

Slack (MET) :             73.199ns  (required time - arrival time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[0]_rep/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        26.706ns  (logic 4.229ns (15.836%)  route 22.477ns (84.164%))
  Logic Levels:           21  (LUT2=1 LUT3=1 LUT5=6 LUT6=13)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 104.836 - 100.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=561, routed)         1.554     5.138    display/clk_IBUF_BUFG
    SLICE_X57Y64         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y64         FDRE (Prop_fdre_C_Q)         0.456     5.594 f  display/D_ddr_q_reg/Q
                         net (fo=77, routed)          4.172     9.766    sm/M_display_reading
    SLICE_X36Y82         LUT5 (Prop_lut5_I4_O)        0.150     9.916 r  sm/ram_reg_i_135/O
                         net (fo=2, routed)           1.016    10.932    sm/ram_reg_i_135_n_0
    SLICE_X40Y82         LUT6 (Prop_lut6_I0_O)        0.326    11.258 r  sm/ram_reg_i_160/O
                         net (fo=1, routed)           0.633    11.891    sm/ram_reg_i_160_n_0
    SLICE_X40Y80         LUT6 (Prop_lut6_I0_O)        0.124    12.015 r  sm/ram_reg_i_120/O
                         net (fo=32, routed)          2.443    14.457    sm/M_sm_bsel[2]
    SLICE_X46Y68         LUT5 (Prop_lut5_I1_O)        0.124    14.581 r  sm/D_registers_q[7][4]_i_3/O
                         net (fo=67, routed)          2.877    17.458    sm/D_states_q_reg[1]_0[4]
    SLICE_X55Y71         LUT2 (Prop_lut2_I0_O)        0.150    17.608 f  sm/ram_reg_i_198/O
                         net (fo=2, routed)           1.135    18.743    sm/ram_reg_i_198_n_0
    SLICE_X54Y68         LUT6 (Prop_lut6_I3_O)        0.326    19.069 r  sm/ram_reg_i_184/O
                         net (fo=2, routed)           0.966    20.035    sm/ram_reg_i_167_0
    SLICE_X51Y68         LUT5 (Prop_lut5_I0_O)        0.154    20.189 r  sm/ram_reg_i_158/O
                         net (fo=1, routed)           0.522    20.711    sm/ram_reg_i_158_n_0
    SLICE_X50Y68         LUT5 (Prop_lut5_I0_O)        0.353    21.064 r  sm/ram_reg_i_112/O
                         net (fo=3, routed)           0.585    21.649    sm/ram_reg_i_112_n_0
    SLICE_X48Y71         LUT5 (Prop_lut5_I0_O)        0.348    21.997 r  sm/D_registers_q[7][14]_i_13/O
                         net (fo=4, routed)           0.847    22.843    sm/D_registers_q[7][14]_i_13_n_0
    SLICE_X46Y70         LUT5 (Prop_lut5_I0_O)        0.150    22.993 r  sm/D_registers_q[7][15]_i_11/O
                         net (fo=2, routed)           0.621    23.614    sm/D_registers_q[7][15]_i_11_n_0
    SLICE_X46Y71         LUT6 (Prop_lut6_I3_O)        0.328    23.942 f  sm/D_registers_q[7][0]_i_123/O
                         net (fo=1, routed)           0.578    24.520    L_reg/D_registers_q[7][0]_i_104_0
    SLICE_X41Y70         LUT6 (Prop_lut6_I2_O)        0.124    24.644 f  L_reg/D_registers_q[7][0]_i_121/O
                         net (fo=1, routed)           0.713    25.357    L_reg/D_registers_q[7][0]_i_121_n_0
    SLICE_X40Y70         LUT6 (Prop_lut6_I2_O)        0.124    25.481 f  L_reg/D_registers_q[7][0]_i_104/O
                         net (fo=1, routed)           0.305    25.786    L_reg/D_registers_q[7][0]_i_104_n_0
    SLICE_X40Y72         LUT6 (Prop_lut6_I2_O)        0.124    25.910 f  L_reg/D_registers_q[7][0]_i_79/O
                         net (fo=1, routed)           0.407    26.317    L_reg/D_registers_q[7][0]_i_79_n_0
    SLICE_X41Y72         LUT6 (Prop_lut6_I2_O)        0.124    26.441 f  L_reg/D_registers_q[7][0]_i_45/O
                         net (fo=1, routed)           0.722    27.163    L_reg/D_registers_q[7][0]_i_45_n_0
    SLICE_X42Y73         LUT6 (Prop_lut6_I2_O)        0.124    27.287 r  L_reg/D_registers_q[7][0]_i_13/O
                         net (fo=1, routed)           0.814    28.101    sm/D_registers_q[7][0]_i_3_0
    SLICE_X44Y73         LUT6 (Prop_lut6_I2_O)        0.124    28.225 r  sm/D_registers_q[7][0]_i_5/O
                         net (fo=1, routed)           0.565    28.790    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X48Y73         LUT6 (Prop_lut6_I1_O)        0.124    28.914 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=25, routed)          1.116    30.030    sm/D_ddr_q_reg[0]
    SLICE_X48Y82         LUT3 (Prop_lut3_I2_O)        0.124    30.154 r  sm/D_states_q[2]_i_12/O
                         net (fo=2, routed)           0.532    30.686    sm/D_states_q[2]_i_12_n_0
    SLICE_X46Y82         LUT6 (Prop_lut6_I3_O)        0.124    30.810 r  sm/D_states_q[0]_i_4/O
                         net (fo=2, routed)           0.577    31.388    sm/D_states_q[0]_i_4_n_0
    SLICE_X46Y84         LUT6 (Prop_lut6_I2_O)        0.124    31.512 r  sm/D_states_q[0]_rep_i_1/O
                         net (fo=1, routed)           0.332    31.844    sm/D_states_q[0]_rep_i_1_n_0
    SLICE_X46Y84         FDSE                                         r  sm/D_states_q_reg[0]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=561, routed)         1.432   104.836    sm/clk_IBUF_BUFG
    SLICE_X46Y84         FDSE                                         r  sm/D_states_q_reg[0]_rep/C
                         clock pessimism              0.258   105.094    
                         clock uncertainty           -0.035   105.059    
    SLICE_X46Y84         FDSE (Setup_fdse_C_D)       -0.016   105.043    sm/D_states_q_reg[0]_rep
  -------------------------------------------------------------------
                         required time                        105.043    
                         arrival time                         -31.844    
  -------------------------------------------------------------------
                         slack                                 73.199    

Slack (MET) :             73.257ns  (required time - arrival time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        26.638ns  (logic 4.335ns (16.274%)  route 22.303ns (83.726%))
  Logic Levels:           20  (LUT2=1 LUT4=1 LUT5=6 LUT6=12)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 104.841 - 100.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=561, routed)         1.554     5.138    display/clk_IBUF_BUFG
    SLICE_X57Y64         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y64         FDRE (Prop_fdre_C_Q)         0.456     5.594 f  display/D_ddr_q_reg/Q
                         net (fo=77, routed)          4.172     9.766    sm/M_display_reading
    SLICE_X36Y82         LUT5 (Prop_lut5_I4_O)        0.150     9.916 r  sm/ram_reg_i_135/O
                         net (fo=2, routed)           1.016    10.932    sm/ram_reg_i_135_n_0
    SLICE_X40Y82         LUT6 (Prop_lut6_I0_O)        0.326    11.258 r  sm/ram_reg_i_160/O
                         net (fo=1, routed)           0.633    11.891    sm/ram_reg_i_160_n_0
    SLICE_X40Y80         LUT6 (Prop_lut6_I0_O)        0.124    12.015 r  sm/ram_reg_i_120/O
                         net (fo=32, routed)          2.443    14.457    sm/M_sm_bsel[2]
    SLICE_X46Y68         LUT5 (Prop_lut5_I1_O)        0.124    14.581 r  sm/D_registers_q[7][4]_i_3/O
                         net (fo=67, routed)          2.877    17.458    sm/D_states_q_reg[1]_0[4]
    SLICE_X55Y71         LUT2 (Prop_lut2_I0_O)        0.150    17.608 f  sm/ram_reg_i_198/O
                         net (fo=2, routed)           1.135    18.743    sm/ram_reg_i_198_n_0
    SLICE_X54Y68         LUT6 (Prop_lut6_I3_O)        0.326    19.069 r  sm/ram_reg_i_184/O
                         net (fo=2, routed)           0.966    20.035    sm/ram_reg_i_167_0
    SLICE_X51Y68         LUT5 (Prop_lut5_I0_O)        0.154    20.189 r  sm/ram_reg_i_158/O
                         net (fo=1, routed)           0.522    20.711    sm/ram_reg_i_158_n_0
    SLICE_X50Y68         LUT5 (Prop_lut5_I0_O)        0.353    21.064 r  sm/ram_reg_i_112/O
                         net (fo=3, routed)           0.585    21.649    sm/ram_reg_i_112_n_0
    SLICE_X48Y71         LUT5 (Prop_lut5_I0_O)        0.348    21.997 r  sm/D_registers_q[7][14]_i_13/O
                         net (fo=4, routed)           0.847    22.843    sm/D_registers_q[7][14]_i_13_n_0
    SLICE_X46Y70         LUT5 (Prop_lut5_I0_O)        0.150    22.993 r  sm/D_registers_q[7][15]_i_11/O
                         net (fo=2, routed)           0.621    23.614    sm/D_registers_q[7][15]_i_11_n_0
    SLICE_X46Y71         LUT6 (Prop_lut6_I3_O)        0.328    23.942 f  sm/D_registers_q[7][0]_i_123/O
                         net (fo=1, routed)           0.578    24.520    L_reg/D_registers_q[7][0]_i_104_0
    SLICE_X41Y70         LUT6 (Prop_lut6_I2_O)        0.124    24.644 f  L_reg/D_registers_q[7][0]_i_121/O
                         net (fo=1, routed)           0.713    25.357    L_reg/D_registers_q[7][0]_i_121_n_0
    SLICE_X40Y70         LUT6 (Prop_lut6_I2_O)        0.124    25.481 f  L_reg/D_registers_q[7][0]_i_104/O
                         net (fo=1, routed)           0.305    25.786    L_reg/D_registers_q[7][0]_i_104_n_0
    SLICE_X40Y72         LUT6 (Prop_lut6_I2_O)        0.124    25.910 f  L_reg/D_registers_q[7][0]_i_79/O
                         net (fo=1, routed)           0.407    26.317    L_reg/D_registers_q[7][0]_i_79_n_0
    SLICE_X41Y72         LUT6 (Prop_lut6_I2_O)        0.124    26.441 f  L_reg/D_registers_q[7][0]_i_45/O
                         net (fo=1, routed)           0.722    27.163    L_reg/D_registers_q[7][0]_i_45_n_0
    SLICE_X42Y73         LUT6 (Prop_lut6_I2_O)        0.124    27.287 r  L_reg/D_registers_q[7][0]_i_13/O
                         net (fo=1, routed)           0.814    28.101    sm/D_registers_q[7][0]_i_3_0
    SLICE_X44Y73         LUT6 (Prop_lut6_I2_O)        0.124    28.225 r  sm/D_registers_q[7][0]_i_5/O
                         net (fo=1, routed)           0.565    28.790    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X48Y73         LUT6 (Prop_lut6_I1_O)        0.124    28.914 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=25, routed)          1.568    30.482    sm/D_ddr_q_reg[0]
    SLICE_X52Y85         LUT4 (Prop_lut4_I3_O)        0.150    30.632 r  sm/D_states_q[7]_i_9/O
                         net (fo=2, routed)           0.484    31.116    sm/D_states_q[7]_i_9_n_0
    SLICE_X52Y85         LUT6 (Prop_lut6_I1_O)        0.328    31.444 r  sm/D_states_q[7]_i_2/O
                         net (fo=1, routed)           0.332    31.776    sm/D_states_d__0[7]
    SLICE_X52Y85         FDSE                                         r  sm/D_states_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=561, routed)         1.437   104.841    sm/clk_IBUF_BUFG
    SLICE_X52Y85         FDSE                                         r  sm/D_states_q_reg[7]/C
                         clock pessimism              0.258   105.099    
                         clock uncertainty           -0.035   105.064    
    SLICE_X52Y85         FDSE (Setup_fdse_C_D)       -0.031   105.033    sm/D_states_q_reg[7]
  -------------------------------------------------------------------
                         required time                        105.033    
                         arrival time                         -31.776    
  -------------------------------------------------------------------
                         slack                                 73.257    

Slack (MET) :             73.345ns  (required time - arrival time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[7]/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        26.412ns  (logic 4.306ns (16.303%)  route 22.106ns (83.697%))
  Logic Levels:           20  (LUT2=1 LUT5=7 LUT6=12)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 104.841 - 100.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=561, routed)         1.554     5.138    display/clk_IBUF_BUFG
    SLICE_X57Y64         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y64         FDRE (Prop_fdre_C_Q)         0.456     5.594 f  display/D_ddr_q_reg/Q
                         net (fo=77, routed)          4.172     9.766    sm/M_display_reading
    SLICE_X36Y82         LUT5 (Prop_lut5_I4_O)        0.150     9.916 r  sm/ram_reg_i_135/O
                         net (fo=2, routed)           1.016    10.932    sm/ram_reg_i_135_n_0
    SLICE_X40Y82         LUT6 (Prop_lut6_I0_O)        0.326    11.258 r  sm/ram_reg_i_160/O
                         net (fo=1, routed)           0.633    11.891    sm/ram_reg_i_160_n_0
    SLICE_X40Y80         LUT6 (Prop_lut6_I0_O)        0.124    12.015 r  sm/ram_reg_i_120/O
                         net (fo=32, routed)          2.443    14.457    sm/M_sm_bsel[2]
    SLICE_X46Y68         LUT5 (Prop_lut5_I1_O)        0.124    14.581 r  sm/D_registers_q[7][4]_i_3/O
                         net (fo=67, routed)          2.877    17.458    sm/D_states_q_reg[1]_0[4]
    SLICE_X55Y71         LUT2 (Prop_lut2_I0_O)        0.150    17.608 f  sm/ram_reg_i_198/O
                         net (fo=2, routed)           1.135    18.743    sm/ram_reg_i_198_n_0
    SLICE_X54Y68         LUT6 (Prop_lut6_I3_O)        0.326    19.069 r  sm/ram_reg_i_184/O
                         net (fo=2, routed)           0.464    19.533    L_reg/D_registers_q[7][17]_i_27_1
    SLICE_X51Y68         LUT6 (Prop_lut6_I5_O)        0.124    19.657 f  L_reg/D_registers_q[7][17]_i_29/O
                         net (fo=1, routed)           0.593    20.250    L_reg/D_registers_q[7][17]_i_29_n_0
    SLICE_X50Y69         LUT6 (Prop_lut6_I1_O)        0.124    20.374 r  L_reg/D_registers_q[7][17]_i_27/O
                         net (fo=2, routed)           0.707    21.080    L_reg/D_registers_q[7][17]_i_27_n_0
    SLICE_X47Y71         LUT6 (Prop_lut6_I5_O)        0.124    21.204 f  L_reg/D_registers_q[7][22]_i_23/O
                         net (fo=1, routed)           0.472    21.676    L_reg/D_registers_q[7][22]_i_23_n_0
    SLICE_X46Y71         LUT6 (Prop_lut6_I1_O)        0.124    21.800 r  L_reg/D_registers_q[7][22]_i_21/O
                         net (fo=2, routed)           0.973    22.773    L_reg/D_registers_q[7][22]_i_21_n_0
    SLICE_X42Y71         LUT5 (Prop_lut5_I0_O)        0.150    22.923 r  L_reg/D_registers_q[7][22]_i_20/O
                         net (fo=1, routed)           0.569    23.492    L_reg/D_registers_q[7][22]_i_20_n_0
    SLICE_X40Y71         LUT5 (Prop_lut5_I0_O)        0.328    23.820 r  L_reg/D_registers_q[7][22]_i_13/O
                         net (fo=3, routed)           0.455    24.275    L_reg/D_registers_q[7][22]_i_13_n_0
    SLICE_X40Y71         LUT5 (Prop_lut5_I0_O)        0.150    24.425 r  L_reg/D_registers_q[7][24]_i_14/O
                         net (fo=4, routed)           0.674    25.100    L_reg/D_registers_q[7][24]_i_14_n_0
    SLICE_X40Y72         LUT5 (Prop_lut5_I0_O)        0.352    25.452 r  L_reg/D_registers_q[7][25]_i_11/O
                         net (fo=1, routed)           0.647    26.099    L_reg/D_registers_q[7][25]_i_11_n_0
    SLICE_X41Y72         LUT5 (Prop_lut5_I2_O)        0.352    26.451 r  L_reg/D_registers_q[7][25]_i_5/O
                         net (fo=1, routed)           0.292    26.742    sm/D_registers_q_reg[1][25]
    SLICE_X43Y72         LUT6 (Prop_lut6_I3_O)        0.326    27.068 f  sm/D_registers_q[7][25]_i_2/O
                         net (fo=2, routed)           0.659    27.728    sm/M_alum_out[25]
    SLICE_X39Y73         LUT6 (Prop_lut6_I4_O)        0.124    27.852 r  sm/D_states_q[7]_i_50/O
                         net (fo=1, routed)           0.973    28.824    sm/D_states_q[7]_i_50_n_0
    SLICE_X48Y73         LUT6 (Prop_lut6_I4_O)        0.124    28.948 r  sm/D_states_q[7]_i_20/O
                         net (fo=1, routed)           1.022    29.970    sm/D_states_q[7]_i_20_n_0
    SLICE_X47Y80         LUT6 (Prop_lut6_I0_O)        0.124    30.094 r  sm/D_states_q[7]_i_5/O
                         net (fo=1, routed)           0.296    30.390    sm/accel_edge/D_states_q_reg[0]_rep_0
    SLICE_X47Y81         LUT6 (Prop_lut6_I2_O)        0.124    30.514 r  sm/accel_edge/D_states_q[7]_i_1/O
                         net (fo=12, routed)          1.036    31.550    sm/accel_edge_n_0
    SLICE_X52Y85         FDSE                                         r  sm/D_states_q_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=561, routed)         1.437   104.841    sm/clk_IBUF_BUFG
    SLICE_X52Y85         FDSE                                         r  sm/D_states_q_reg[7]/C
                         clock pessimism              0.258   105.099    
                         clock uncertainty           -0.035   105.064    
    SLICE_X52Y85         FDSE (Setup_fdse_C_CE)      -0.169   104.895    sm/D_states_q_reg[7]
  -------------------------------------------------------------------
                         required time                        104.895    
                         arrival time                         -31.550    
  -------------------------------------------------------------------
                         slack                                 73.345    

Slack (MET) :             73.381ns  (required time - arrival time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        26.621ns  (logic 4.459ns (16.750%)  route 22.162ns (83.250%))
  Logic Levels:           21  (LUT2=1 LUT4=1 LUT5=6 LUT6=13)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 104.840 - 100.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=561, routed)         1.554     5.138    display/clk_IBUF_BUFG
    SLICE_X57Y64         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y64         FDRE (Prop_fdre_C_Q)         0.456     5.594 f  display/D_ddr_q_reg/Q
                         net (fo=77, routed)          4.172     9.766    sm/M_display_reading
    SLICE_X36Y82         LUT5 (Prop_lut5_I4_O)        0.150     9.916 r  sm/ram_reg_i_135/O
                         net (fo=2, routed)           1.016    10.932    sm/ram_reg_i_135_n_0
    SLICE_X40Y82         LUT6 (Prop_lut6_I0_O)        0.326    11.258 r  sm/ram_reg_i_160/O
                         net (fo=1, routed)           0.633    11.891    sm/ram_reg_i_160_n_0
    SLICE_X40Y80         LUT6 (Prop_lut6_I0_O)        0.124    12.015 r  sm/ram_reg_i_120/O
                         net (fo=32, routed)          2.443    14.457    sm/M_sm_bsel[2]
    SLICE_X46Y68         LUT5 (Prop_lut5_I1_O)        0.124    14.581 r  sm/D_registers_q[7][4]_i_3/O
                         net (fo=67, routed)          2.877    17.458    sm/D_states_q_reg[1]_0[4]
    SLICE_X55Y71         LUT2 (Prop_lut2_I0_O)        0.150    17.608 f  sm/ram_reg_i_198/O
                         net (fo=2, routed)           1.135    18.743    sm/ram_reg_i_198_n_0
    SLICE_X54Y68         LUT6 (Prop_lut6_I3_O)        0.326    19.069 r  sm/ram_reg_i_184/O
                         net (fo=2, routed)           0.966    20.035    sm/ram_reg_i_167_0
    SLICE_X51Y68         LUT5 (Prop_lut5_I0_O)        0.154    20.189 r  sm/ram_reg_i_158/O
                         net (fo=1, routed)           0.522    20.711    sm/ram_reg_i_158_n_0
    SLICE_X50Y68         LUT5 (Prop_lut5_I0_O)        0.353    21.064 r  sm/ram_reg_i_112/O
                         net (fo=3, routed)           0.585    21.649    sm/ram_reg_i_112_n_0
    SLICE_X48Y71         LUT5 (Prop_lut5_I0_O)        0.348    21.997 r  sm/D_registers_q[7][14]_i_13/O
                         net (fo=4, routed)           0.847    22.843    sm/D_registers_q[7][14]_i_13_n_0
    SLICE_X46Y70         LUT5 (Prop_lut5_I0_O)        0.150    22.993 r  sm/D_registers_q[7][15]_i_11/O
                         net (fo=2, routed)           0.621    23.614    sm/D_registers_q[7][15]_i_11_n_0
    SLICE_X46Y71         LUT6 (Prop_lut6_I3_O)        0.328    23.942 r  sm/D_registers_q[7][0]_i_123/O
                         net (fo=1, routed)           0.578    24.520    L_reg/D_registers_q[7][0]_i_104_0
    SLICE_X41Y70         LUT6 (Prop_lut6_I2_O)        0.124    24.644 r  L_reg/D_registers_q[7][0]_i_121/O
                         net (fo=1, routed)           0.713    25.357    L_reg/D_registers_q[7][0]_i_121_n_0
    SLICE_X40Y70         LUT6 (Prop_lut6_I2_O)        0.124    25.481 r  L_reg/D_registers_q[7][0]_i_104/O
                         net (fo=1, routed)           0.305    25.786    L_reg/D_registers_q[7][0]_i_104_n_0
    SLICE_X40Y72         LUT6 (Prop_lut6_I2_O)        0.124    25.910 r  L_reg/D_registers_q[7][0]_i_79/O
                         net (fo=1, routed)           0.407    26.317    L_reg/D_registers_q[7][0]_i_79_n_0
    SLICE_X41Y72         LUT6 (Prop_lut6_I2_O)        0.124    26.441 r  L_reg/D_registers_q[7][0]_i_45/O
                         net (fo=1, routed)           0.722    27.163    L_reg/D_registers_q[7][0]_i_45_n_0
    SLICE_X42Y73         LUT6 (Prop_lut6_I2_O)        0.124    27.287 f  L_reg/D_registers_q[7][0]_i_13/O
                         net (fo=1, routed)           0.814    28.101    sm/D_registers_q[7][0]_i_3_0
    SLICE_X44Y73         LUT6 (Prop_lut6_I2_O)        0.124    28.225 f  sm/D_registers_q[7][0]_i_5/O
                         net (fo=1, routed)           0.565    28.790    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X48Y73         LUT6 (Prop_lut6_I1_O)        0.124    28.914 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=25, routed)          1.568    30.482    sm/D_ddr_q_reg[0]
    SLICE_X52Y85         LUT4 (Prop_lut4_I3_O)        0.150    30.632 f  sm/D_states_q[7]_i_9/O
                         net (fo=2, routed)           0.180    30.812    sm/D_states_q[7]_i_9_n_0
    SLICE_X52Y85         LUT6 (Prop_lut6_I2_O)        0.328    31.140 r  sm/D_states_q[6]_i_6/O
                         net (fo=1, routed)           0.495    31.635    sm/D_states_q[6]_i_6_n_0
    SLICE_X52Y84         LUT6 (Prop_lut6_I5_O)        0.124    31.759 r  sm/D_states_q[6]_i_1/O
                         net (fo=1, routed)           0.000    31.759    sm/D_states_d__0[6]
    SLICE_X52Y84         FDRE                                         r  sm/D_states_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=561, routed)         1.436   104.840    sm/clk_IBUF_BUFG
    SLICE_X52Y84         FDRE                                         r  sm/D_states_q_reg[6]/C
                         clock pessimism              0.258   105.098    
                         clock uncertainty           -0.035   105.063    
    SLICE_X52Y84         FDRE (Setup_fdre_C_D)        0.077   105.140    sm/D_states_q_reg[6]
  -------------------------------------------------------------------
                         required time                        105.140    
                         arrival time                         -31.759    
  -------------------------------------------------------------------
                         slack                                 73.381    

Slack (MET) :             73.435ns  (required time - arrival time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.759ns  (logic 4.131ns (16.037%)  route 21.628ns (83.963%))
  Logic Levels:           20  (LUT2=1 LUT4=2 LUT5=6 LUT6=11)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 104.878 - 100.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=561, routed)         1.554     5.138    display/clk_IBUF_BUFG
    SLICE_X57Y64         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y64         FDRE (Prop_fdre_C_Q)         0.456     5.594 f  display/D_ddr_q_reg/Q
                         net (fo=77, routed)          4.172     9.766    sm/M_display_reading
    SLICE_X36Y82         LUT5 (Prop_lut5_I4_O)        0.150     9.916 r  sm/ram_reg_i_135/O
                         net (fo=2, routed)           1.016    10.932    sm/ram_reg_i_135_n_0
    SLICE_X40Y82         LUT6 (Prop_lut6_I0_O)        0.326    11.258 r  sm/ram_reg_i_160/O
                         net (fo=1, routed)           0.633    11.891    sm/ram_reg_i_160_n_0
    SLICE_X40Y80         LUT6 (Prop_lut6_I0_O)        0.124    12.015 r  sm/ram_reg_i_120/O
                         net (fo=32, routed)          2.443    14.457    sm/M_sm_bsel[2]
    SLICE_X46Y68         LUT5 (Prop_lut5_I1_O)        0.124    14.581 r  sm/D_registers_q[7][4]_i_3/O
                         net (fo=67, routed)          2.877    17.458    sm/D_states_q_reg[1]_0[4]
    SLICE_X55Y71         LUT2 (Prop_lut2_I0_O)        0.150    17.608 f  sm/ram_reg_i_198/O
                         net (fo=2, routed)           1.135    18.743    sm/ram_reg_i_198_n_0
    SLICE_X54Y68         LUT6 (Prop_lut6_I3_O)        0.326    19.069 r  sm/ram_reg_i_184/O
                         net (fo=2, routed)           0.966    20.035    sm/ram_reg_i_167_0
    SLICE_X51Y68         LUT5 (Prop_lut5_I0_O)        0.154    20.189 r  sm/ram_reg_i_158/O
                         net (fo=1, routed)           0.522    20.711    sm/ram_reg_i_158_n_0
    SLICE_X50Y68         LUT5 (Prop_lut5_I0_O)        0.353    21.064 r  sm/ram_reg_i_112/O
                         net (fo=3, routed)           0.585    21.649    sm/ram_reg_i_112_n_0
    SLICE_X48Y71         LUT5 (Prop_lut5_I0_O)        0.348    21.997 r  sm/D_registers_q[7][14]_i_13/O
                         net (fo=4, routed)           0.847    22.843    sm/D_registers_q[7][14]_i_13_n_0
    SLICE_X46Y70         LUT5 (Prop_lut5_I0_O)        0.150    22.993 r  sm/D_registers_q[7][15]_i_11/O
                         net (fo=2, routed)           0.621    23.614    sm/D_registers_q[7][15]_i_11_n_0
    SLICE_X46Y71         LUT6 (Prop_lut6_I3_O)        0.328    23.942 r  sm/D_registers_q[7][0]_i_123/O
                         net (fo=1, routed)           0.578    24.520    L_reg/D_registers_q[7][0]_i_104_0
    SLICE_X41Y70         LUT6 (Prop_lut6_I2_O)        0.124    24.644 r  L_reg/D_registers_q[7][0]_i_121/O
                         net (fo=1, routed)           0.713    25.357    L_reg/D_registers_q[7][0]_i_121_n_0
    SLICE_X40Y70         LUT6 (Prop_lut6_I2_O)        0.124    25.481 r  L_reg/D_registers_q[7][0]_i_104/O
                         net (fo=1, routed)           0.305    25.786    L_reg/D_registers_q[7][0]_i_104_n_0
    SLICE_X40Y72         LUT6 (Prop_lut6_I2_O)        0.124    25.910 r  L_reg/D_registers_q[7][0]_i_79/O
                         net (fo=1, routed)           0.407    26.317    L_reg/D_registers_q[7][0]_i_79_n_0
    SLICE_X41Y72         LUT6 (Prop_lut6_I2_O)        0.124    26.441 r  L_reg/D_registers_q[7][0]_i_45/O
                         net (fo=1, routed)           0.722    27.163    L_reg/D_registers_q[7][0]_i_45_n_0
    SLICE_X42Y73         LUT6 (Prop_lut6_I2_O)        0.124    27.287 f  L_reg/D_registers_q[7][0]_i_13/O
                         net (fo=1, routed)           0.814    28.101    sm/D_registers_q[7][0]_i_3_0
    SLICE_X44Y73         LUT6 (Prop_lut6_I2_O)        0.124    28.225 f  sm/D_registers_q[7][0]_i_5/O
                         net (fo=1, routed)           0.565    28.790    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X48Y73         LUT6 (Prop_lut6_I1_O)        0.124    28.914 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=25, routed)          0.679    29.593    display/M_alum_out[0]
    SLICE_X51Y67         LUT4 (Prop_lut4_I2_O)        0.124    29.717 r  display/ram_reg_i_44/O
                         net (fo=2, routed)           0.433    30.150    sm/override_address[0]
    SLICE_X51Y67         LUT4 (Prop_lut4_I2_O)        0.150    30.300 r  sm/ram_reg_i_13__0/O
                         net (fo=1, routed)           0.598    30.897    brams/bram2/ram_reg_1[0]
    RAMB18_X1Y27         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=561, routed)         1.473   104.878    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y27         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.258   105.135    
                         clock uncertainty           -0.035   105.100    
    RAMB18_X1Y27         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.768   104.332    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                        104.332    
                         arrival time                         -30.897    
  -------------------------------------------------------------------
                         slack                                 73.435    

Slack (MET) :             73.484ns  (required time - arrival time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        26.272ns  (logic 4.306ns (16.390%)  route 21.966ns (83.610%))
  Logic Levels:           20  (LUT2=1 LUT5=7 LUT6=12)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 104.840 - 100.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=561, routed)         1.554     5.138    display/clk_IBUF_BUFG
    SLICE_X57Y64         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y64         FDRE (Prop_fdre_C_Q)         0.456     5.594 f  display/D_ddr_q_reg/Q
                         net (fo=77, routed)          4.172     9.766    sm/M_display_reading
    SLICE_X36Y82         LUT5 (Prop_lut5_I4_O)        0.150     9.916 r  sm/ram_reg_i_135/O
                         net (fo=2, routed)           1.016    10.932    sm/ram_reg_i_135_n_0
    SLICE_X40Y82         LUT6 (Prop_lut6_I0_O)        0.326    11.258 r  sm/ram_reg_i_160/O
                         net (fo=1, routed)           0.633    11.891    sm/ram_reg_i_160_n_0
    SLICE_X40Y80         LUT6 (Prop_lut6_I0_O)        0.124    12.015 r  sm/ram_reg_i_120/O
                         net (fo=32, routed)          2.443    14.457    sm/M_sm_bsel[2]
    SLICE_X46Y68         LUT5 (Prop_lut5_I1_O)        0.124    14.581 r  sm/D_registers_q[7][4]_i_3/O
                         net (fo=67, routed)          2.877    17.458    sm/D_states_q_reg[1]_0[4]
    SLICE_X55Y71         LUT2 (Prop_lut2_I0_O)        0.150    17.608 f  sm/ram_reg_i_198/O
                         net (fo=2, routed)           1.135    18.743    sm/ram_reg_i_198_n_0
    SLICE_X54Y68         LUT6 (Prop_lut6_I3_O)        0.326    19.069 r  sm/ram_reg_i_184/O
                         net (fo=2, routed)           0.464    19.533    L_reg/D_registers_q[7][17]_i_27_1
    SLICE_X51Y68         LUT6 (Prop_lut6_I5_O)        0.124    19.657 f  L_reg/D_registers_q[7][17]_i_29/O
                         net (fo=1, routed)           0.593    20.250    L_reg/D_registers_q[7][17]_i_29_n_0
    SLICE_X50Y69         LUT6 (Prop_lut6_I1_O)        0.124    20.374 r  L_reg/D_registers_q[7][17]_i_27/O
                         net (fo=2, routed)           0.707    21.080    L_reg/D_registers_q[7][17]_i_27_n_0
    SLICE_X47Y71         LUT6 (Prop_lut6_I5_O)        0.124    21.204 f  L_reg/D_registers_q[7][22]_i_23/O
                         net (fo=1, routed)           0.472    21.676    L_reg/D_registers_q[7][22]_i_23_n_0
    SLICE_X46Y71         LUT6 (Prop_lut6_I1_O)        0.124    21.800 r  L_reg/D_registers_q[7][22]_i_21/O
                         net (fo=2, routed)           0.973    22.773    L_reg/D_registers_q[7][22]_i_21_n_0
    SLICE_X42Y71         LUT5 (Prop_lut5_I0_O)        0.150    22.923 r  L_reg/D_registers_q[7][22]_i_20/O
                         net (fo=1, routed)           0.569    23.492    L_reg/D_registers_q[7][22]_i_20_n_0
    SLICE_X40Y71         LUT5 (Prop_lut5_I0_O)        0.328    23.820 r  L_reg/D_registers_q[7][22]_i_13/O
                         net (fo=3, routed)           0.455    24.275    L_reg/D_registers_q[7][22]_i_13_n_0
    SLICE_X40Y71         LUT5 (Prop_lut5_I0_O)        0.150    24.425 r  L_reg/D_registers_q[7][24]_i_14/O
                         net (fo=4, routed)           0.674    25.100    L_reg/D_registers_q[7][24]_i_14_n_0
    SLICE_X40Y72         LUT5 (Prop_lut5_I0_O)        0.352    25.452 r  L_reg/D_registers_q[7][25]_i_11/O
                         net (fo=1, routed)           0.647    26.099    L_reg/D_registers_q[7][25]_i_11_n_0
    SLICE_X41Y72         LUT5 (Prop_lut5_I2_O)        0.352    26.451 r  L_reg/D_registers_q[7][25]_i_5/O
                         net (fo=1, routed)           0.292    26.742    sm/D_registers_q_reg[1][25]
    SLICE_X43Y72         LUT6 (Prop_lut6_I3_O)        0.326    27.068 f  sm/D_registers_q[7][25]_i_2/O
                         net (fo=2, routed)           0.659    27.728    sm/M_alum_out[25]
    SLICE_X39Y73         LUT6 (Prop_lut6_I4_O)        0.124    27.852 r  sm/D_states_q[7]_i_50/O
                         net (fo=1, routed)           0.973    28.824    sm/D_states_q[7]_i_50_n_0
    SLICE_X48Y73         LUT6 (Prop_lut6_I4_O)        0.124    28.948 r  sm/D_states_q[7]_i_20/O
                         net (fo=1, routed)           1.022    29.970    sm/D_states_q[7]_i_20_n_0
    SLICE_X47Y80         LUT6 (Prop_lut6_I0_O)        0.124    30.094 r  sm/D_states_q[7]_i_5/O
                         net (fo=1, routed)           0.296    30.390    sm/accel_edge/D_states_q_reg[0]_rep_0
    SLICE_X47Y81         LUT6 (Prop_lut6_I2_O)        0.124    30.514 r  sm/accel_edge/D_states_q[7]_i_1/O
                         net (fo=12, routed)          0.896    31.410    sm/accel_edge_n_0
    SLICE_X52Y84         FDRE                                         r  sm/D_states_q_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=561, routed)         1.436   104.840    sm/clk_IBUF_BUFG
    SLICE_X52Y84         FDRE                                         r  sm/D_states_q_reg[6]/C
                         clock pessimism              0.258   105.098    
                         clock uncertainty           -0.035   105.063    
    SLICE_X52Y84         FDRE (Setup_fdre_C_CE)      -0.169   104.894    sm/D_states_q_reg[6]
  -------------------------------------------------------------------
                         required time                        104.894    
                         arrival time                         -31.410    
  -------------------------------------------------------------------
                         slack                                 73.484    

Slack (MET) :             73.510ns  (required time - arrival time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        26.487ns  (logic 4.229ns (15.966%)  route 22.258ns (84.034%))
  Logic Levels:           21  (LUT2=1 LUT5=6 LUT6=14)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 104.836 - 100.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=561, routed)         1.554     5.138    display/clk_IBUF_BUFG
    SLICE_X57Y64         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y64         FDRE (Prop_fdre_C_Q)         0.456     5.594 f  display/D_ddr_q_reg/Q
                         net (fo=77, routed)          4.172     9.766    sm/M_display_reading
    SLICE_X36Y82         LUT5 (Prop_lut5_I4_O)        0.150     9.916 r  sm/ram_reg_i_135/O
                         net (fo=2, routed)           1.016    10.932    sm/ram_reg_i_135_n_0
    SLICE_X40Y82         LUT6 (Prop_lut6_I0_O)        0.326    11.258 r  sm/ram_reg_i_160/O
                         net (fo=1, routed)           0.633    11.891    sm/ram_reg_i_160_n_0
    SLICE_X40Y80         LUT6 (Prop_lut6_I0_O)        0.124    12.015 r  sm/ram_reg_i_120/O
                         net (fo=32, routed)          2.443    14.457    sm/M_sm_bsel[2]
    SLICE_X46Y68         LUT5 (Prop_lut5_I1_O)        0.124    14.581 r  sm/D_registers_q[7][4]_i_3/O
                         net (fo=67, routed)          2.877    17.458    sm/D_states_q_reg[1]_0[4]
    SLICE_X55Y71         LUT2 (Prop_lut2_I0_O)        0.150    17.608 f  sm/ram_reg_i_198/O
                         net (fo=2, routed)           1.135    18.743    sm/ram_reg_i_198_n_0
    SLICE_X54Y68         LUT6 (Prop_lut6_I3_O)        0.326    19.069 r  sm/ram_reg_i_184/O
                         net (fo=2, routed)           0.966    20.035    sm/ram_reg_i_167_0
    SLICE_X51Y68         LUT5 (Prop_lut5_I0_O)        0.154    20.189 r  sm/ram_reg_i_158/O
                         net (fo=1, routed)           0.522    20.711    sm/ram_reg_i_158_n_0
    SLICE_X50Y68         LUT5 (Prop_lut5_I0_O)        0.353    21.064 r  sm/ram_reg_i_112/O
                         net (fo=3, routed)           0.585    21.649    sm/ram_reg_i_112_n_0
    SLICE_X48Y71         LUT5 (Prop_lut5_I0_O)        0.348    21.997 r  sm/D_registers_q[7][14]_i_13/O
                         net (fo=4, routed)           0.847    22.843    sm/D_registers_q[7][14]_i_13_n_0
    SLICE_X46Y70         LUT5 (Prop_lut5_I0_O)        0.150    22.993 r  sm/D_registers_q[7][15]_i_11/O
                         net (fo=2, routed)           0.621    23.614    sm/D_registers_q[7][15]_i_11_n_0
    SLICE_X46Y71         LUT6 (Prop_lut6_I3_O)        0.328    23.942 r  sm/D_registers_q[7][0]_i_123/O
                         net (fo=1, routed)           0.578    24.520    L_reg/D_registers_q[7][0]_i_104_0
    SLICE_X41Y70         LUT6 (Prop_lut6_I2_O)        0.124    24.644 r  L_reg/D_registers_q[7][0]_i_121/O
                         net (fo=1, routed)           0.713    25.357    L_reg/D_registers_q[7][0]_i_121_n_0
    SLICE_X40Y70         LUT6 (Prop_lut6_I2_O)        0.124    25.481 r  L_reg/D_registers_q[7][0]_i_104/O
                         net (fo=1, routed)           0.305    25.786    L_reg/D_registers_q[7][0]_i_104_n_0
    SLICE_X40Y72         LUT6 (Prop_lut6_I2_O)        0.124    25.910 r  L_reg/D_registers_q[7][0]_i_79/O
                         net (fo=1, routed)           0.407    26.317    L_reg/D_registers_q[7][0]_i_79_n_0
    SLICE_X41Y72         LUT6 (Prop_lut6_I2_O)        0.124    26.441 r  L_reg/D_registers_q[7][0]_i_45/O
                         net (fo=1, routed)           0.722    27.163    L_reg/D_registers_q[7][0]_i_45_n_0
    SLICE_X42Y73         LUT6 (Prop_lut6_I2_O)        0.124    27.287 f  L_reg/D_registers_q[7][0]_i_13/O
                         net (fo=1, routed)           0.814    28.101    sm/D_registers_q[7][0]_i_3_0
    SLICE_X44Y73         LUT6 (Prop_lut6_I2_O)        0.124    28.225 f  sm/D_registers_q[7][0]_i_5/O
                         net (fo=1, routed)           0.565    28.790    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X48Y73         LUT6 (Prop_lut6_I1_O)        0.124    28.914 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=25, routed)          0.942    29.857    sm/D_ddr_q_reg[0]
    SLICE_X48Y85         LUT6 (Prop_lut6_I3_O)        0.124    29.981 r  sm/D_states_q[0]_i_15/O
                         net (fo=1, routed)           0.161    30.142    sm/D_states_q[0]_i_15_n_0
    SLICE_X48Y85         LUT6 (Prop_lut6_I3_O)        0.124    30.266 r  sm/D_states_q[0]_i_3/O
                         net (fo=2, routed)           1.235    31.501    sm/D_states_q[0]_i_3_n_0
    SLICE_X46Y84         LUT6 (Prop_lut6_I1_O)        0.124    31.625 r  sm/D_states_q[0]_i_1/O
                         net (fo=1, routed)           0.000    31.625    sm/D_states_d__0[0]
    SLICE_X46Y84         FDSE                                         r  sm/D_states_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=561, routed)         1.432   104.836    sm/clk_IBUF_BUFG
    SLICE_X46Y84         FDSE                                         r  sm/D_states_q_reg[0]/C
                         clock pessimism              0.258   105.094    
                         clock uncertainty           -0.035   105.059    
    SLICE_X46Y84         FDSE (Setup_fdse_C_D)        0.077   105.136    sm/D_states_q_reg[0]
  -------------------------------------------------------------------
                         required time                        105.136    
                         arrival time                         -31.625    
  -------------------------------------------------------------------
                         slack                                 73.510    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.141ns (31.036%)  route 0.313ns (68.964%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=561, routed)         0.557     1.501    sr2/clk_IBUF_BUFG
    SLICE_X37Y84         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y84         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.313     1.955    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X38Y84         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=561, routed)         0.823     2.013    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X38Y84         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.499     1.515    
    SLICE_X38Y84         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.825    sr2/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.141ns (31.036%)  route 0.313ns (68.964%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=561, routed)         0.557     1.501    sr2/clk_IBUF_BUFG
    SLICE_X37Y84         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y84         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.313     1.955    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X38Y84         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=561, routed)         0.823     2.013    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X38Y84         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.499     1.515    
    SLICE_X38Y84         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.825    sr2/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.141ns (31.036%)  route 0.313ns (68.964%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=561, routed)         0.557     1.501    sr2/clk_IBUF_BUFG
    SLICE_X37Y84         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y84         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.313     1.955    sr2/ram/mem_reg_0_3_1_1/A0
    SLICE_X38Y84         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=561, routed)         0.823     2.013    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X38Y84         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.499     1.515    
    SLICE_X38Y84         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.825    sr2/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.141ns (31.036%)  route 0.313ns (68.964%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=561, routed)         0.557     1.501    sr2/clk_IBUF_BUFG
    SLICE_X37Y84         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y84         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.313     1.955    sr2/ram/mem_reg_0_3_1_1/A0
    SLICE_X38Y84         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=561, routed)         0.823     2.013    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X38Y84         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.499     1.515    
    SLICE_X38Y84         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.825    sr2/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.141ns (30.229%)  route 0.325ns (69.771%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=561, routed)         0.555     1.499    sr1/clk_IBUF_BUFG
    SLICE_X37Y82         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y82         FDRE (Prop_fdre_C_Q)         0.141     1.640 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.325     1.965    sr1/ram/mem_reg_0_3_0_0/A0
    SLICE_X38Y82         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=561, routed)         0.821     2.011    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X38Y82         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.499     1.513    
    SLICE_X38Y82         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.823    sr1/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           1.965    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.141ns (30.229%)  route 0.325ns (69.771%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=561, routed)         0.555     1.499    sr1/clk_IBUF_BUFG
    SLICE_X37Y82         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y82         FDRE (Prop_fdre_C_Q)         0.141     1.640 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.325     1.965    sr1/ram/mem_reg_0_3_0_0/A0
    SLICE_X38Y82         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=561, routed)         0.821     2.011    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X38Y82         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.499     1.513    
    SLICE_X38Y82         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.823    sr1/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           1.965    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.141ns (30.229%)  route 0.325ns (69.771%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=561, routed)         0.555     1.499    sr1/clk_IBUF_BUFG
    SLICE_X37Y82         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y82         FDRE (Prop_fdre_C_Q)         0.141     1.640 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.325     1.965    sr1/ram/mem_reg_0_3_1_1/A0
    SLICE_X38Y82         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=561, routed)         0.821     2.011    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X38Y82         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.499     1.513    
    SLICE_X38Y82         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.823    sr1/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           1.965    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.141ns (30.229%)  route 0.325ns (69.771%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=561, routed)         0.555     1.499    sr1/clk_IBUF_BUFG
    SLICE_X37Y82         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y82         FDRE (Prop_fdre_C_Q)         0.141     1.640 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.325     1.965    sr1/ram/mem_reg_0_3_1_1/A0
    SLICE_X38Y82         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=561, routed)         0.821     2.011    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X38Y82         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.499     1.513    
    SLICE_X38Y82         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.823    sr1/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           1.965    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 sr1/D_raddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr1/D_waddr_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.189ns (63.427%)  route 0.109ns (36.573%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=561, routed)         0.555     1.499    sr1/clk_IBUF_BUFG
    SLICE_X36Y82         FDRE                                         r  sr1/D_raddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y82         FDRE (Prop_fdre_C_Q)         0.141     1.640 f  sr1/D_raddr_q_reg[1]/Q
                         net (fo=5, routed)           0.109     1.749    sr1/D_raddr_q[1]
    SLICE_X37Y82         LUT5 (Prop_lut5_I1_O)        0.048     1.797 r  sr1/D_waddr_q[1]_i_2__1/O
                         net (fo=1, routed)           0.000     1.797    sr1/D_waddr_q[1]_i_2__1_n_0
    SLICE_X37Y82         FDRE                                         r  sr1/D_waddr_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=561, routed)         0.821     2.011    sr1/clk_IBUF_BUFG
    SLICE_X37Y82         FDRE                                         r  sr1/D_waddr_q_reg[1]/C
                         clock pessimism             -0.500     1.512    
    SLICE_X37Y82         FDRE (Hold_fdre_C_D)         0.107     1.619    sr1/D_waddr_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 sr2/D_raddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr2/D_waddr_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.189ns (61.365%)  route 0.119ns (38.635%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=561, routed)         0.557     1.501    sr2/clk_IBUF_BUFG
    SLICE_X36Y84         FDRE                                         r  sr2/D_raddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y84         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  sr2/D_raddr_q_reg[0]/Q
                         net (fo=5, routed)           0.119     1.761    sr2/D_raddr_q_reg_n_0_[0]
    SLICE_X37Y84         LUT5 (Prop_lut5_I4_O)        0.048     1.809 r  sr2/D_waddr_q[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.809    sr2/D_waddr_q[1]_i_1__0_n_0
    SLICE_X37Y84         FDRE                                         r  sr2/D_waddr_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=561, routed)         0.823     2.013    sr2/clk_IBUF_BUFG
    SLICE_X37Y84         FDRE                                         r  sr2/D_waddr_q_reg[1]/C
                         clock pessimism             -0.500     1.514    
    SLICE_X37Y84         FDRE (Hold_fdre_C_D)         0.107     1.621    sr2/D_waddr_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.188    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB18_X1Y26   brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB18_X1Y27   brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X48Y69   L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X46Y65   L_reg/D_registers_q_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X49Y68   L_reg/D_registers_q_reg[0][11]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X45Y68   L_reg/D_registers_q_reg[0][12]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X43Y67   L_reg/D_registers_q_reg[0][13]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X38Y69   L_reg/D_registers_q_reg[0][14]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X47Y75   L_reg/D_registers_q_reg[0][15]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X38Y82   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X38Y82   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X38Y82   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X38Y82   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X38Y82   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X38Y82   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X38Y82   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X38Y82   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X38Y84   sr2/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X38Y84   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X38Y82   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X38Y82   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X38Y82   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X38Y82   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X38Y82   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X38Y82   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X38Y82   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X38Y82   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X38Y84   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X38Y84   sr2/ram/mem_reg_0_3_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack       95.092ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.025ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             95.092ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.472ns  (logic 0.930ns (20.797%)  route 3.542ns (79.203%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 104.834 - 100.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=561, routed)         1.550     5.134    sm/clk_IBUF_BUFG
    SLICE_X51Y82         FDSE                                         r  sm/D_states_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y82         FDSE (Prop_fdse_C_Q)         0.456     5.590 f  sm/D_states_q_reg[2]/Q
                         net (fo=177, routed)         2.735     8.325    sm/D_states_q[2]
    SLICE_X38Y85         LUT4 (Prop_lut4_I3_O)        0.146     8.471 f  sm/D_stage_q[3]_i_2/O
                         net (fo=17, routed)          0.471     8.942    sm/D_stage_q[3]_i_2_n_0
    SLICE_X38Y85         LUT5 (Prop_lut5_I4_O)        0.328     9.270 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.336     9.606    fifo_reset_cond/AS[0]
    SLICE_X36Y85         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=561, routed)         1.430   104.834    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X36Y85         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.258   105.092    
                         clock uncertainty           -0.035   105.057    
    SLICE_X36Y85         FDPE (Recov_fdpe_C_PRE)     -0.359   104.698    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                        104.698    
                         arrival time                          -9.606    
  -------------------------------------------------------------------
                         slack                                 95.092    

Slack (MET) :             95.092ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.472ns  (logic 0.930ns (20.797%)  route 3.542ns (79.203%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 104.834 - 100.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=561, routed)         1.550     5.134    sm/clk_IBUF_BUFG
    SLICE_X51Y82         FDSE                                         r  sm/D_states_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y82         FDSE (Prop_fdse_C_Q)         0.456     5.590 f  sm/D_states_q_reg[2]/Q
                         net (fo=177, routed)         2.735     8.325    sm/D_states_q[2]
    SLICE_X38Y85         LUT4 (Prop_lut4_I3_O)        0.146     8.471 f  sm/D_stage_q[3]_i_2/O
                         net (fo=17, routed)          0.471     8.942    sm/D_stage_q[3]_i_2_n_0
    SLICE_X38Y85         LUT5 (Prop_lut5_I4_O)        0.328     9.270 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.336     9.606    fifo_reset_cond/AS[0]
    SLICE_X36Y85         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=561, routed)         1.430   104.834    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X36Y85         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.258   105.092    
                         clock uncertainty           -0.035   105.057    
    SLICE_X36Y85         FDPE (Recov_fdpe_C_PRE)     -0.359   104.698    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                        104.698    
                         arrival time                          -9.606    
  -------------------------------------------------------------------
                         slack                                 95.092    

Slack (MET) :             95.092ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.472ns  (logic 0.930ns (20.797%)  route 3.542ns (79.203%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 104.834 - 100.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=561, routed)         1.550     5.134    sm/clk_IBUF_BUFG
    SLICE_X51Y82         FDSE                                         r  sm/D_states_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y82         FDSE (Prop_fdse_C_Q)         0.456     5.590 f  sm/D_states_q_reg[2]/Q
                         net (fo=177, routed)         2.735     8.325    sm/D_states_q[2]
    SLICE_X38Y85         LUT4 (Prop_lut4_I3_O)        0.146     8.471 f  sm/D_stage_q[3]_i_2/O
                         net (fo=17, routed)          0.471     8.942    sm/D_stage_q[3]_i_2_n_0
    SLICE_X38Y85         LUT5 (Prop_lut5_I4_O)        0.328     9.270 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.336     9.606    fifo_reset_cond/AS[0]
    SLICE_X36Y85         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=561, routed)         1.430   104.834    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X36Y85         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.258   105.092    
                         clock uncertainty           -0.035   105.057    
    SLICE_X36Y85         FDPE (Recov_fdpe_C_PRE)     -0.359   104.698    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                        104.698    
                         arrival time                          -9.606    
  -------------------------------------------------------------------
                         slack                                 95.092    

Slack (MET) :             95.092ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.472ns  (logic 0.930ns (20.797%)  route 3.542ns (79.203%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 104.834 - 100.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=561, routed)         1.550     5.134    sm/clk_IBUF_BUFG
    SLICE_X51Y82         FDSE                                         r  sm/D_states_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y82         FDSE (Prop_fdse_C_Q)         0.456     5.590 f  sm/D_states_q_reg[2]/Q
                         net (fo=177, routed)         2.735     8.325    sm/D_states_q[2]
    SLICE_X38Y85         LUT4 (Prop_lut4_I3_O)        0.146     8.471 f  sm/D_stage_q[3]_i_2/O
                         net (fo=17, routed)          0.471     8.942    sm/D_stage_q[3]_i_2_n_0
    SLICE_X38Y85         LUT5 (Prop_lut5_I4_O)        0.328     9.270 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.336     9.606    fifo_reset_cond/AS[0]
    SLICE_X36Y85         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=561, routed)         1.430   104.834    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X36Y85         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.258   105.092    
                         clock uncertainty           -0.035   105.057    
    SLICE_X36Y85         FDPE (Recov_fdpe_C_PRE)     -0.359   104.698    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                        104.698    
                         arrival time                          -9.606    
  -------------------------------------------------------------------
                         slack                                 95.092    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.025ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[0]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.963ns  (logic 0.246ns (25.542%)  route 0.717ns (74.458%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=561, routed)         0.558     1.502    sm/clk_IBUF_BUFG
    SLICE_X46Y84         FDSE                                         r  sm/D_states_q_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y84         FDSE (Prop_fdse_C_Q)         0.148     1.650 r  sm/D_states_q_reg[0]_rep/Q
                         net (fo=186, routed)         0.608     2.258    sm/D_states_q_reg[0]_rep_n_0
    SLICE_X38Y85         LUT5 (Prop_lut5_I2_O)        0.098     2.356 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.109     2.465    fifo_reset_cond/AS[0]
    SLICE_X36Y85         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=561, routed)         0.824     2.014    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X36Y85         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.480     1.535    
    SLICE_X36Y85         FDPE (Remov_fdpe_C_PRE)     -0.095     1.440    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.440    
                         arrival time                           2.465    
  -------------------------------------------------------------------
                         slack                                  1.025    

Slack (MET) :             1.025ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[0]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.963ns  (logic 0.246ns (25.542%)  route 0.717ns (74.458%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=561, routed)         0.558     1.502    sm/clk_IBUF_BUFG
    SLICE_X46Y84         FDSE                                         r  sm/D_states_q_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y84         FDSE (Prop_fdse_C_Q)         0.148     1.650 r  sm/D_states_q_reg[0]_rep/Q
                         net (fo=186, routed)         0.608     2.258    sm/D_states_q_reg[0]_rep_n_0
    SLICE_X38Y85         LUT5 (Prop_lut5_I2_O)        0.098     2.356 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.109     2.465    fifo_reset_cond/AS[0]
    SLICE_X36Y85         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=561, routed)         0.824     2.014    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X36Y85         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.480     1.535    
    SLICE_X36Y85         FDPE (Remov_fdpe_C_PRE)     -0.095     1.440    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.440    
                         arrival time                           2.465    
  -------------------------------------------------------------------
                         slack                                  1.025    

Slack (MET) :             1.025ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[0]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.963ns  (logic 0.246ns (25.542%)  route 0.717ns (74.458%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=561, routed)         0.558     1.502    sm/clk_IBUF_BUFG
    SLICE_X46Y84         FDSE                                         r  sm/D_states_q_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y84         FDSE (Prop_fdse_C_Q)         0.148     1.650 r  sm/D_states_q_reg[0]_rep/Q
                         net (fo=186, routed)         0.608     2.258    sm/D_states_q_reg[0]_rep_n_0
    SLICE_X38Y85         LUT5 (Prop_lut5_I2_O)        0.098     2.356 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.109     2.465    fifo_reset_cond/AS[0]
    SLICE_X36Y85         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=561, routed)         0.824     2.014    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X36Y85         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.480     1.535    
    SLICE_X36Y85         FDPE (Remov_fdpe_C_PRE)     -0.095     1.440    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.440    
                         arrival time                           2.465    
  -------------------------------------------------------------------
                         slack                                  1.025    

Slack (MET) :             1.025ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[0]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.963ns  (logic 0.246ns (25.542%)  route 0.717ns (74.458%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=561, routed)         0.558     1.502    sm/clk_IBUF_BUFG
    SLICE_X46Y84         FDSE                                         r  sm/D_states_q_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y84         FDSE (Prop_fdse_C_Q)         0.148     1.650 r  sm/D_states_q_reg[0]_rep/Q
                         net (fo=186, routed)         0.608     2.258    sm/D_states_q_reg[0]_rep_n_0
    SLICE_X38Y85         LUT5 (Prop_lut5_I2_O)        0.098     2.356 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.109     2.465    fifo_reset_cond/AS[0]
    SLICE_X36Y85         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=561, routed)         0.824     2.014    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X36Y85         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.480     1.535    
    SLICE_X36Y85         FDPE (Remov_fdpe_C_PRE)     -0.095     1.440    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.440    
                         arrival time                           2.465    
  -------------------------------------------------------------------
                         slack                                  1.025    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            63 Endpoints
Min Delay            63 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.944ns  (logic 12.034ns (33.480%)  route 23.910ns (66.519%))
  Logic Levels:           32  (CARRY4=8 LUT2=4 LUT3=5 LUT5=6 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=561, routed)         1.547     5.131    L_reg/clk_IBUF_BUFG
    SLICE_X46Y66         FDRE                                         r  L_reg/D_registers_q_reg[2][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y66         FDRE (Prop_fdre_C_Q)         0.518     5.649 r  L_reg/D_registers_q_reg[2][10]/Q
                         net (fo=11, routed)          2.063     7.712    L_reg/M_sm_pac[10]
    SLICE_X42Y60         LUT3 (Prop_lut3_I0_O)        0.152     7.864 r  L_reg/L_4201cc4f_remainder0_carry_i_21/O
                         net (fo=3, routed)           1.010     8.874    L_reg/L_4201cc4f_remainder0_carry_i_21_n_0
    SLICE_X40Y60         LUT6 (Prop_lut6_I1_O)        0.348     9.222 r  L_reg/L_4201cc4f_remainder0_carry__0_i_9/O
                         net (fo=17, routed)          0.621     9.843    L_reg/L_4201cc4f_remainder0_carry__0_i_9_n_0
    SLICE_X43Y59         LUT2 (Prop_lut2_I1_O)        0.150     9.993 f  L_reg/L_4201cc4f_remainder0_carry_i_15/O
                         net (fo=1, routed)           0.266    10.258    L_reg/L_4201cc4f_remainder0_carry_i_15_n_0
    SLICE_X43Y59         LUT6 (Prop_lut6_I3_O)        0.332    10.590 r  L_reg/L_4201cc4f_remainder0_carry_i_8/O
                         net (fo=3, routed)           0.798    11.389    L_reg/L_4201cc4f_remainder0_carry_i_8_n_0
    SLICE_X40Y59         LUT2 (Prop_lut2_I0_O)        0.124    11.513 r  L_reg/L_4201cc4f_remainder0_carry_i_1/O
                         net (fo=1, routed)           0.330    11.842    aseg_driver/decimal_renderer/DI[2]
    SLICE_X41Y59         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.227 r  aseg_driver/decimal_renderer/L_4201cc4f_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.227    aseg_driver/decimal_renderer/L_4201cc4f_remainder0_carry_n_0
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.449 r  aseg_driver/decimal_renderer/L_4201cc4f_remainder0_carry__0/O[0]
                         net (fo=6, routed)           0.666    13.115    L_reg/L_4201cc4f_remainder0[4]
    SLICE_X38Y61         LUT3 (Prop_lut3_I0_O)        0.325    13.440 r  L_reg/i__carry__1_i_14/O
                         net (fo=8, routed)           0.823    14.263    L_reg/i__carry__1_i_14_n_0
    SLICE_X37Y60         LUT6 (Prop_lut6_I4_O)        0.328    14.591 r  L_reg/i__carry__1_i_15/O
                         net (fo=1, routed)           0.559    15.150    L_reg/i__carry__1_i_15_n_0
    SLICE_X38Y60         LUT5 (Prop_lut5_I3_O)        0.116    15.266 r  L_reg/i__carry__1_i_9/O
                         net (fo=6, routed)           1.128    16.394    L_reg/i__carry__1_i_9_n_0
    SLICE_X38Y59         LUT5 (Prop_lut5_I4_O)        0.350    16.744 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           0.834    17.578    L_reg/i__carry_i_19_n_0
    SLICE_X38Y58         LUT3 (Prop_lut3_I0_O)        0.354    17.932 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.826    18.758    L_reg/i__carry_i_11_n_0
    SLICE_X39Y56         LUT2 (Prop_lut2_I1_O)        0.328    19.086 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.474    19.560    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X39Y58         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.067 r  aseg_driver/decimal_renderer/L_4201cc4f_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.067    aseg_driver/decimal_renderer/L_4201cc4f_remainder0_inferred__0/i__carry_n_0
    SLICE_X39Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.181 r  aseg_driver/decimal_renderer/L_4201cc4f_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.181    aseg_driver/decimal_renderer/L_4201cc4f_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.420 r  aseg_driver/decimal_renderer/L_4201cc4f_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.824    21.244    L_reg/L_4201cc4f_remainder0_inferred__1/i__carry__2[2]
    SLICE_X37Y60         LUT5 (Prop_lut5_I1_O)        0.302    21.546 r  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.957    22.503    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X36Y58         LUT5 (Prop_lut5_I0_O)        0.124    22.627 r  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.236    23.863    aseg_driver/decimal_renderer/L_4201cc4f_remainder0_inferred__0/i__carry__0_0
    SLICE_X38Y56         LUT2 (Prop_lut2_I0_O)        0.157    24.020 r  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           0.637    24.657    L_reg/i__carry_i_13_0
    SLICE_X36Y55         LUT5 (Prop_lut5_I0_O)        0.381    25.038 r  L_reg/i__carry_i_23/O
                         net (fo=1, routed)           0.816    25.854    L_reg/i__carry_i_23_n_0
    SLICE_X36Y56         LUT6 (Prop_lut6_I0_O)        0.332    26.186 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.467    26.653    L_reg/i__carry_i_13_n_0
    SLICE_X36Y56         LUT3 (Prop_lut3_I1_O)        0.150    26.803 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.702    27.505    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X37Y56         LUT5 (Prop_lut5_I0_O)        0.326    27.831 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    27.831    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X37Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.381 r  aseg_driver/decimal_renderer/L_4201cc4f_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.381    aseg_driver/decimal_renderer/L_4201cc4f_remainder0_inferred__1/i__carry_n_0
    SLICE_X37Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.495 r  aseg_driver/decimal_renderer/L_4201cc4f_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.495    aseg_driver/decimal_renderer/L_4201cc4f_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X37Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.829 f  aseg_driver/decimal_renderer/L_4201cc4f_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           1.094    29.923    aseg_driver/decimal_renderer/L_4201cc4f_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X36Y58         LUT6 (Prop_lut6_I3_O)        0.303    30.226 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.574    30.800    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X36Y57         LUT6 (Prop_lut6_I1_O)        0.124    30.924 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.826    31.750    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X40Y57         LUT6 (Prop_lut6_I1_O)        0.124    31.874 r  L_reg/aseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.497    32.371    L_reg/aseg_OBUF[10]_inst_i_14_n_0
    SLICE_X41Y57         LUT6 (Prop_lut6_I5_O)        0.124    32.495 f  L_reg/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.820    33.315    L_reg/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X41Y55         LUT3 (Prop_lut3_I2_O)        0.124    33.439 r  L_reg/aseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.063    37.502    aseg_OBUF[0]
    R10                  OBUF (Prop_obuf_I_O)         3.573    41.075 r  aseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    41.075    aseg[0]
    R10                                                               r  aseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.801ns  (logic 11.800ns (32.960%)  route 24.001ns (67.040%))
  Logic Levels:           33  (CARRY4=9 LUT2=2 LUT3=5 LUT4=2 LUT5=6 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=561, routed)         1.551     5.135    L_reg/clk_IBUF_BUFG
    SLICE_X47Y62         FDRE                                         r  L_reg/D_registers_q_reg[3][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y62         FDRE (Prop_fdre_C_Q)         0.456     5.591 f  L_reg/D_registers_q_reg[3][4]/Q
                         net (fo=19, routed)          1.664     7.255    L_reg/M_sm_pbc[4]
    SLICE_X51Y60         LUT2 (Prop_lut2_I1_O)        0.124     7.379 f  L_reg/L_4201cc4f_remainder0_carry_i_25__0/O
                         net (fo=1, routed)           0.959     8.338    L_reg/L_4201cc4f_remainder0_carry_i_25__0_n_0
    SLICE_X49Y61         LUT6 (Prop_lut6_I4_O)        0.124     8.462 f  L_reg/L_4201cc4f_remainder0_carry_i_12__0/O
                         net (fo=6, routed)           0.602     9.063    L_reg/L_4201cc4f_remainder0_carry_i_12__0_n_0
    SLICE_X51Y61         LUT3 (Prop_lut3_I0_O)        0.150     9.213 f  L_reg/L_4201cc4f_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           1.001    10.214    L_reg/L_4201cc4f_remainder0_carry_i_20__0_n_0
    SLICE_X52Y61         LUT5 (Prop_lut5_I4_O)        0.352    10.566 r  L_reg/L_4201cc4f_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.980    11.546    L_reg/L_4201cc4f_remainder0_carry_i_10__0_n_0
    SLICE_X50Y59         LUT4 (Prop_lut4_I1_O)        0.328    11.874 r  L_reg/L_4201cc4f_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.874    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X50Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.407 r  bseg_driver/decimal_renderer/L_4201cc4f_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.407    bseg_driver/decimal_renderer/L_4201cc4f_remainder0_carry_n_0
    SLICE_X50Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.626 r  bseg_driver/decimal_renderer/L_4201cc4f_remainder0_carry__0/O[0]
                         net (fo=6, routed)           0.861    13.487    L_reg/L_4201cc4f_remainder0_1[4]
    SLICE_X49Y60         LUT3 (Prop_lut3_I0_O)        0.323    13.810 r  L_reg/i__carry__1_i_14__0/O
                         net (fo=8, routed)           0.894    14.704    L_reg/i__carry__1_i_14__0_n_0
    SLICE_X48Y59         LUT6 (Prop_lut6_I4_O)        0.326    15.030 r  L_reg/i__carry__1_i_15__0/O
                         net (fo=1, routed)           0.421    15.451    L_reg/i__carry__1_i_15__0_n_0
    SLICE_X48Y60         LUT5 (Prop_lut5_I3_O)        0.119    15.570 r  L_reg/i__carry__1_i_9__0/O
                         net (fo=6, routed)           1.148    16.718    L_reg/i__carry__1_i_9__0_n_0
    SLICE_X51Y59         LUT5 (Prop_lut5_I4_O)        0.358    17.076 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           1.001    18.077    L_reg/i__carry_i_19__1_n_0
    SLICE_X52Y59         LUT3 (Prop_lut3_I0_O)        0.352    18.429 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           0.775    19.204    L_reg/i__carry_i_11__1_n_0
    SLICE_X54Y58         LUT2 (Prop_lut2_I1_O)        0.328    19.532 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.623    20.156    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X53Y59         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.663 r  bseg_driver/decimal_renderer/L_4201cc4f_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.663    bseg_driver/decimal_renderer/L_4201cc4f_remainder0_inferred__0/i__carry_n_0
    SLICE_X53Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.777 r  bseg_driver/decimal_renderer/L_4201cc4f_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.777    bseg_driver/decimal_renderer/L_4201cc4f_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X53Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.999 f  bseg_driver/decimal_renderer/L_4201cc4f_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           1.189    22.188    L_reg/L_4201cc4f_remainder0_inferred__1/i__carry__2_0[0]
    SLICE_X54Y60         LUT5 (Prop_lut5_I2_O)        0.299    22.487 f  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.499    22.985    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X54Y60         LUT5 (Prop_lut5_I0_O)        0.124    23.109 f  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           0.923    24.032    L_reg/i__carry_i_14__0_0
    SLICE_X56Y57         LUT3 (Prop_lut3_I0_O)        0.150    24.182 f  L_reg/i__carry_i_25__1/O
                         net (fo=2, routed)           0.705    24.887    L_reg/i__carry_i_25__1_n_0
    SLICE_X57Y57         LUT6 (Prop_lut6_I0_O)        0.328    25.215 f  L_reg/i__carry_i_14__0/O
                         net (fo=8, routed)           1.016    26.231    L_reg/i__carry_i_14__0_n_0
    SLICE_X56Y58         LUT6 (Prop_lut6_I3_O)        0.124    26.355 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.694    27.049    L_reg/i__carry_i_13__1_n_0
    SLICE_X56Y58         LUT3 (Prop_lut3_I1_O)        0.152    27.201 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           1.224    28.426    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X55Y58         LUT5 (Prop_lut5_I0_O)        0.348    28.774 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    28.774    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X55Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.324 r  bseg_driver/decimal_renderer/L_4201cc4f_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.324    bseg_driver/decimal_renderer/L_4201cc4f_remainder0_inferred__1/i__carry_n_0
    SLICE_X55Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.438 r  bseg_driver/decimal_renderer/L_4201cc4f_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.438    bseg_driver/decimal_renderer/L_4201cc4f_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X55Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.552 r  bseg_driver/decimal_renderer/L_4201cc4f_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.552    bseg_driver/decimal_renderer/L_4201cc4f_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X55Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.774 r  bseg_driver/decimal_renderer/L_4201cc4f_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.834    30.607    bseg_driver/decimal_renderer/L_4201cc4f_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X54Y60         LUT6 (Prop_lut6_I5_O)        0.299    30.906 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.427    31.334    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X54Y59         LUT6 (Prop_lut6_I1_O)        0.124    31.458 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.830    32.288    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X56Y59         LUT6 (Prop_lut6_I1_O)        0.124    32.412 f  L_reg/bseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.655    33.067    L_reg/bseg_OBUF[10]_inst_i_14_n_0
    SLICE_X57Y59         LUT6 (Prop_lut6_I5_O)        0.124    33.191 r  L_reg/bseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.452    34.643    L_reg/bseg_OBUF[10]_inst_i_4_n_0
    SLICE_X58Y57         LUT4 (Prop_lut4_I3_O)        0.124    34.767 r  L_reg/bseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.623    37.391    bseg_OBUF[6]
    R3                   OBUF (Prop_obuf_I_O)         3.545    40.936 r  bseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    40.936    bseg[6]
    R3                                                                r  bseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.649ns  (logic 12.037ns (33.764%)  route 23.612ns (66.236%))
  Logic Levels:           33  (CARRY4=9 LUT2=2 LUT3=5 LUT4=2 LUT5=6 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=561, routed)         1.551     5.135    L_reg/clk_IBUF_BUFG
    SLICE_X47Y62         FDRE                                         r  L_reg/D_registers_q_reg[3][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y62         FDRE (Prop_fdre_C_Q)         0.456     5.591 f  L_reg/D_registers_q_reg[3][4]/Q
                         net (fo=19, routed)          1.664     7.255    L_reg/M_sm_pbc[4]
    SLICE_X51Y60         LUT2 (Prop_lut2_I1_O)        0.124     7.379 f  L_reg/L_4201cc4f_remainder0_carry_i_25__0/O
                         net (fo=1, routed)           0.959     8.338    L_reg/L_4201cc4f_remainder0_carry_i_25__0_n_0
    SLICE_X49Y61         LUT6 (Prop_lut6_I4_O)        0.124     8.462 f  L_reg/L_4201cc4f_remainder0_carry_i_12__0/O
                         net (fo=6, routed)           0.602     9.063    L_reg/L_4201cc4f_remainder0_carry_i_12__0_n_0
    SLICE_X51Y61         LUT3 (Prop_lut3_I0_O)        0.150     9.213 f  L_reg/L_4201cc4f_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           1.001    10.214    L_reg/L_4201cc4f_remainder0_carry_i_20__0_n_0
    SLICE_X52Y61         LUT5 (Prop_lut5_I4_O)        0.352    10.566 r  L_reg/L_4201cc4f_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.980    11.546    L_reg/L_4201cc4f_remainder0_carry_i_10__0_n_0
    SLICE_X50Y59         LUT4 (Prop_lut4_I1_O)        0.328    11.874 r  L_reg/L_4201cc4f_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.874    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X50Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.407 r  bseg_driver/decimal_renderer/L_4201cc4f_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.407    bseg_driver/decimal_renderer/L_4201cc4f_remainder0_carry_n_0
    SLICE_X50Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.626 r  bseg_driver/decimal_renderer/L_4201cc4f_remainder0_carry__0/O[0]
                         net (fo=6, routed)           0.861    13.487    L_reg/L_4201cc4f_remainder0_1[4]
    SLICE_X49Y60         LUT3 (Prop_lut3_I0_O)        0.323    13.810 r  L_reg/i__carry__1_i_14__0/O
                         net (fo=8, routed)           0.894    14.704    L_reg/i__carry__1_i_14__0_n_0
    SLICE_X48Y59         LUT6 (Prop_lut6_I4_O)        0.326    15.030 r  L_reg/i__carry__1_i_15__0/O
                         net (fo=1, routed)           0.421    15.451    L_reg/i__carry__1_i_15__0_n_0
    SLICE_X48Y60         LUT5 (Prop_lut5_I3_O)        0.119    15.570 r  L_reg/i__carry__1_i_9__0/O
                         net (fo=6, routed)           1.148    16.718    L_reg/i__carry__1_i_9__0_n_0
    SLICE_X51Y59         LUT5 (Prop_lut5_I4_O)        0.358    17.076 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           1.001    18.077    L_reg/i__carry_i_19__1_n_0
    SLICE_X52Y59         LUT3 (Prop_lut3_I0_O)        0.352    18.429 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           0.775    19.204    L_reg/i__carry_i_11__1_n_0
    SLICE_X54Y58         LUT2 (Prop_lut2_I1_O)        0.328    19.532 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.623    20.156    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X53Y59         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.663 r  bseg_driver/decimal_renderer/L_4201cc4f_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.663    bseg_driver/decimal_renderer/L_4201cc4f_remainder0_inferred__0/i__carry_n_0
    SLICE_X53Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.777 r  bseg_driver/decimal_renderer/L_4201cc4f_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.777    bseg_driver/decimal_renderer/L_4201cc4f_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X53Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.999 f  bseg_driver/decimal_renderer/L_4201cc4f_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           1.189    22.188    L_reg/L_4201cc4f_remainder0_inferred__1/i__carry__2_0[0]
    SLICE_X54Y60         LUT5 (Prop_lut5_I2_O)        0.299    22.487 f  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.499    22.985    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X54Y60         LUT5 (Prop_lut5_I0_O)        0.124    23.109 f  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           0.923    24.032    L_reg/i__carry_i_14__0_0
    SLICE_X56Y57         LUT3 (Prop_lut3_I0_O)        0.150    24.182 f  L_reg/i__carry_i_25__1/O
                         net (fo=2, routed)           0.705    24.887    L_reg/i__carry_i_25__1_n_0
    SLICE_X57Y57         LUT6 (Prop_lut6_I0_O)        0.328    25.215 f  L_reg/i__carry_i_14__0/O
                         net (fo=8, routed)           1.016    26.231    L_reg/i__carry_i_14__0_n_0
    SLICE_X56Y58         LUT6 (Prop_lut6_I3_O)        0.124    26.355 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.694    27.049    L_reg/i__carry_i_13__1_n_0
    SLICE_X56Y58         LUT3 (Prop_lut3_I1_O)        0.152    27.201 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           1.224    28.426    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X55Y58         LUT5 (Prop_lut5_I0_O)        0.348    28.774 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    28.774    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X55Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.324 r  bseg_driver/decimal_renderer/L_4201cc4f_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.324    bseg_driver/decimal_renderer/L_4201cc4f_remainder0_inferred__1/i__carry_n_0
    SLICE_X55Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.438 r  bseg_driver/decimal_renderer/L_4201cc4f_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.438    bseg_driver/decimal_renderer/L_4201cc4f_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X55Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.552 r  bseg_driver/decimal_renderer/L_4201cc4f_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.552    bseg_driver/decimal_renderer/L_4201cc4f_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X55Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.774 f  bseg_driver/decimal_renderer/L_4201cc4f_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.834    30.607    bseg_driver/decimal_renderer/L_4201cc4f_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X54Y60         LUT6 (Prop_lut6_I5_O)        0.299    30.906 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.427    31.334    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X54Y59         LUT6 (Prop_lut6_I1_O)        0.124    31.458 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.830    32.288    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X56Y59         LUT6 (Prop_lut6_I2_O)        0.124    32.412 f  L_reg/bseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.590    33.002    L_reg/bseg_OBUF[10]_inst_i_7_n_0
    SLICE_X56Y57         LUT6 (Prop_lut6_I5_O)        0.124    33.126 f  L_reg/bseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.116    34.243    L_reg/bseg_OBUF[10]_inst_i_2_n_0
    SLICE_X58Y57         LUT4 (Prop_lut4_I0_O)        0.152    34.395 r  L_reg/bseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.636    37.030    bseg_OBUF[3]
    R1                   OBUF (Prop_obuf_I_O)         3.754    40.784 r  bseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    40.784    bseg[3]
    R1                                                                r  bseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.632ns  (logic 12.029ns (33.760%)  route 23.603ns (66.240%))
  Logic Levels:           32  (CARRY4=8 LUT2=4 LUT3=4 LUT4=1 LUT5=6 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=561, routed)         1.547     5.131    L_reg/clk_IBUF_BUFG
    SLICE_X46Y66         FDRE                                         r  L_reg/D_registers_q_reg[2][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y66         FDRE (Prop_fdre_C_Q)         0.518     5.649 r  L_reg/D_registers_q_reg[2][10]/Q
                         net (fo=11, routed)          2.063     7.712    L_reg/M_sm_pac[10]
    SLICE_X42Y60         LUT3 (Prop_lut3_I0_O)        0.152     7.864 r  L_reg/L_4201cc4f_remainder0_carry_i_21/O
                         net (fo=3, routed)           1.010     8.874    L_reg/L_4201cc4f_remainder0_carry_i_21_n_0
    SLICE_X40Y60         LUT6 (Prop_lut6_I1_O)        0.348     9.222 r  L_reg/L_4201cc4f_remainder0_carry__0_i_9/O
                         net (fo=17, routed)          0.621     9.843    L_reg/L_4201cc4f_remainder0_carry__0_i_9_n_0
    SLICE_X43Y59         LUT2 (Prop_lut2_I1_O)        0.150     9.993 f  L_reg/L_4201cc4f_remainder0_carry_i_15/O
                         net (fo=1, routed)           0.266    10.258    L_reg/L_4201cc4f_remainder0_carry_i_15_n_0
    SLICE_X43Y59         LUT6 (Prop_lut6_I3_O)        0.332    10.590 r  L_reg/L_4201cc4f_remainder0_carry_i_8/O
                         net (fo=3, routed)           0.798    11.389    L_reg/L_4201cc4f_remainder0_carry_i_8_n_0
    SLICE_X40Y59         LUT2 (Prop_lut2_I0_O)        0.124    11.513 r  L_reg/L_4201cc4f_remainder0_carry_i_1/O
                         net (fo=1, routed)           0.330    11.842    aseg_driver/decimal_renderer/DI[2]
    SLICE_X41Y59         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.227 r  aseg_driver/decimal_renderer/L_4201cc4f_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.227    aseg_driver/decimal_renderer/L_4201cc4f_remainder0_carry_n_0
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.449 r  aseg_driver/decimal_renderer/L_4201cc4f_remainder0_carry__0/O[0]
                         net (fo=6, routed)           0.666    13.115    L_reg/L_4201cc4f_remainder0[4]
    SLICE_X38Y61         LUT3 (Prop_lut3_I0_O)        0.325    13.440 r  L_reg/i__carry__1_i_14/O
                         net (fo=8, routed)           0.823    14.263    L_reg/i__carry__1_i_14_n_0
    SLICE_X37Y60         LUT6 (Prop_lut6_I4_O)        0.328    14.591 r  L_reg/i__carry__1_i_15/O
                         net (fo=1, routed)           0.559    15.150    L_reg/i__carry__1_i_15_n_0
    SLICE_X38Y60         LUT5 (Prop_lut5_I3_O)        0.116    15.266 r  L_reg/i__carry__1_i_9/O
                         net (fo=6, routed)           1.128    16.394    L_reg/i__carry__1_i_9_n_0
    SLICE_X38Y59         LUT5 (Prop_lut5_I4_O)        0.350    16.744 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           0.834    17.578    L_reg/i__carry_i_19_n_0
    SLICE_X38Y58         LUT3 (Prop_lut3_I0_O)        0.354    17.932 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.826    18.758    L_reg/i__carry_i_11_n_0
    SLICE_X39Y56         LUT2 (Prop_lut2_I1_O)        0.328    19.086 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.474    19.560    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X39Y58         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.067 r  aseg_driver/decimal_renderer/L_4201cc4f_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.067    aseg_driver/decimal_renderer/L_4201cc4f_remainder0_inferred__0/i__carry_n_0
    SLICE_X39Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.181 r  aseg_driver/decimal_renderer/L_4201cc4f_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.181    aseg_driver/decimal_renderer/L_4201cc4f_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.420 r  aseg_driver/decimal_renderer/L_4201cc4f_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.824    21.244    L_reg/L_4201cc4f_remainder0_inferred__1/i__carry__2[2]
    SLICE_X37Y60         LUT5 (Prop_lut5_I1_O)        0.302    21.546 r  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.957    22.503    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X36Y58         LUT5 (Prop_lut5_I0_O)        0.124    22.627 r  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.236    23.863    aseg_driver/decimal_renderer/L_4201cc4f_remainder0_inferred__0/i__carry__0_0
    SLICE_X38Y56         LUT2 (Prop_lut2_I0_O)        0.157    24.020 r  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           0.637    24.657    L_reg/i__carry_i_13_0
    SLICE_X36Y55         LUT5 (Prop_lut5_I0_O)        0.381    25.038 r  L_reg/i__carry_i_23/O
                         net (fo=1, routed)           0.816    25.854    L_reg/i__carry_i_23_n_0
    SLICE_X36Y56         LUT6 (Prop_lut6_I0_O)        0.332    26.186 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.467    26.653    L_reg/i__carry_i_13_n_0
    SLICE_X36Y56         LUT3 (Prop_lut3_I1_O)        0.150    26.803 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.702    27.505    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X37Y56         LUT5 (Prop_lut5_I0_O)        0.326    27.831 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    27.831    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X37Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.381 r  aseg_driver/decimal_renderer/L_4201cc4f_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.381    aseg_driver/decimal_renderer/L_4201cc4f_remainder0_inferred__1/i__carry_n_0
    SLICE_X37Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.495 r  aseg_driver/decimal_renderer/L_4201cc4f_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.495    aseg_driver/decimal_renderer/L_4201cc4f_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X37Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.829 r  aseg_driver/decimal_renderer/L_4201cc4f_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           1.094    29.923    aseg_driver/decimal_renderer/L_4201cc4f_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X36Y58         LUT6 (Prop_lut6_I3_O)        0.303    30.226 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.574    30.800    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X36Y57         LUT6 (Prop_lut6_I1_O)        0.124    30.924 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.826    31.750    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X40Y57         LUT6 (Prop_lut6_I1_O)        0.124    31.874 f  L_reg/aseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.497    32.371    L_reg/aseg_OBUF[10]_inst_i_14_n_0
    SLICE_X41Y57         LUT6 (Prop_lut6_I5_O)        0.124    32.495 r  L_reg/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.821    33.316    L_reg/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X41Y55         LUT4 (Prop_lut4_I3_O)        0.124    33.440 r  L_reg/aseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.754    37.195    aseg_OBUF[1]
    R11                  OBUF (Prop_obuf_I_O)         3.568    40.763 r  aseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    40.763    aseg[1]
    R11                                                               r  aseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.594ns  (logic 12.267ns (34.463%)  route 23.327ns (65.537%))
  Logic Levels:           32  (CARRY4=8 LUT2=4 LUT3=4 LUT4=1 LUT5=6 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=561, routed)         1.547     5.131    L_reg/clk_IBUF_BUFG
    SLICE_X46Y66         FDRE                                         r  L_reg/D_registers_q_reg[2][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y66         FDRE (Prop_fdre_C_Q)         0.518     5.649 r  L_reg/D_registers_q_reg[2][10]/Q
                         net (fo=11, routed)          2.063     7.712    L_reg/M_sm_pac[10]
    SLICE_X42Y60         LUT3 (Prop_lut3_I0_O)        0.152     7.864 r  L_reg/L_4201cc4f_remainder0_carry_i_21/O
                         net (fo=3, routed)           1.010     8.874    L_reg/L_4201cc4f_remainder0_carry_i_21_n_0
    SLICE_X40Y60         LUT6 (Prop_lut6_I1_O)        0.348     9.222 r  L_reg/L_4201cc4f_remainder0_carry__0_i_9/O
                         net (fo=17, routed)          0.621     9.843    L_reg/L_4201cc4f_remainder0_carry__0_i_9_n_0
    SLICE_X43Y59         LUT2 (Prop_lut2_I1_O)        0.150     9.993 f  L_reg/L_4201cc4f_remainder0_carry_i_15/O
                         net (fo=1, routed)           0.266    10.258    L_reg/L_4201cc4f_remainder0_carry_i_15_n_0
    SLICE_X43Y59         LUT6 (Prop_lut6_I3_O)        0.332    10.590 r  L_reg/L_4201cc4f_remainder0_carry_i_8/O
                         net (fo=3, routed)           0.798    11.389    L_reg/L_4201cc4f_remainder0_carry_i_8_n_0
    SLICE_X40Y59         LUT2 (Prop_lut2_I0_O)        0.124    11.513 r  L_reg/L_4201cc4f_remainder0_carry_i_1/O
                         net (fo=1, routed)           0.330    11.842    aseg_driver/decimal_renderer/DI[2]
    SLICE_X41Y59         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.227 r  aseg_driver/decimal_renderer/L_4201cc4f_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.227    aseg_driver/decimal_renderer/L_4201cc4f_remainder0_carry_n_0
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.449 r  aseg_driver/decimal_renderer/L_4201cc4f_remainder0_carry__0/O[0]
                         net (fo=6, routed)           0.666    13.115    L_reg/L_4201cc4f_remainder0[4]
    SLICE_X38Y61         LUT3 (Prop_lut3_I0_O)        0.325    13.440 r  L_reg/i__carry__1_i_14/O
                         net (fo=8, routed)           0.823    14.263    L_reg/i__carry__1_i_14_n_0
    SLICE_X37Y60         LUT6 (Prop_lut6_I4_O)        0.328    14.591 r  L_reg/i__carry__1_i_15/O
                         net (fo=1, routed)           0.559    15.150    L_reg/i__carry__1_i_15_n_0
    SLICE_X38Y60         LUT5 (Prop_lut5_I3_O)        0.116    15.266 r  L_reg/i__carry__1_i_9/O
                         net (fo=6, routed)           1.128    16.394    L_reg/i__carry__1_i_9_n_0
    SLICE_X38Y59         LUT5 (Prop_lut5_I4_O)        0.350    16.744 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           0.834    17.578    L_reg/i__carry_i_19_n_0
    SLICE_X38Y58         LUT3 (Prop_lut3_I0_O)        0.354    17.932 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.826    18.758    L_reg/i__carry_i_11_n_0
    SLICE_X39Y56         LUT2 (Prop_lut2_I1_O)        0.328    19.086 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.474    19.560    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X39Y58         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.067 r  aseg_driver/decimal_renderer/L_4201cc4f_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.067    aseg_driver/decimal_renderer/L_4201cc4f_remainder0_inferred__0/i__carry_n_0
    SLICE_X39Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.181 r  aseg_driver/decimal_renderer/L_4201cc4f_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.181    aseg_driver/decimal_renderer/L_4201cc4f_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.420 r  aseg_driver/decimal_renderer/L_4201cc4f_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.824    21.244    L_reg/L_4201cc4f_remainder0_inferred__1/i__carry__2[2]
    SLICE_X37Y60         LUT5 (Prop_lut5_I1_O)        0.302    21.546 r  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.957    22.503    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X36Y58         LUT5 (Prop_lut5_I0_O)        0.124    22.627 r  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.236    23.863    aseg_driver/decimal_renderer/L_4201cc4f_remainder0_inferred__0/i__carry__0_0
    SLICE_X38Y56         LUT2 (Prop_lut2_I0_O)        0.157    24.020 r  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           0.637    24.657    L_reg/i__carry_i_13_0
    SLICE_X36Y55         LUT5 (Prop_lut5_I0_O)        0.381    25.038 r  L_reg/i__carry_i_23/O
                         net (fo=1, routed)           0.816    25.854    L_reg/i__carry_i_23_n_0
    SLICE_X36Y56         LUT6 (Prop_lut6_I0_O)        0.332    26.186 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.467    26.653    L_reg/i__carry_i_13_n_0
    SLICE_X36Y56         LUT3 (Prop_lut3_I1_O)        0.150    26.803 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.702    27.505    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X37Y56         LUT5 (Prop_lut5_I0_O)        0.326    27.831 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    27.831    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X37Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.381 r  aseg_driver/decimal_renderer/L_4201cc4f_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.381    aseg_driver/decimal_renderer/L_4201cc4f_remainder0_inferred__1/i__carry_n_0
    SLICE_X37Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.495 r  aseg_driver/decimal_renderer/L_4201cc4f_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.495    aseg_driver/decimal_renderer/L_4201cc4f_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X37Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.829 r  aseg_driver/decimal_renderer/L_4201cc4f_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           1.094    29.923    aseg_driver/decimal_renderer/L_4201cc4f_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X36Y58         LUT6 (Prop_lut6_I3_O)        0.303    30.226 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.574    30.800    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X36Y57         LUT6 (Prop_lut6_I1_O)        0.124    30.924 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.826    31.750    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X40Y57         LUT6 (Prop_lut6_I1_O)        0.124    31.874 f  L_reg/aseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.497    32.371    L_reg/aseg_OBUF[10]_inst_i_14_n_0
    SLICE_X41Y57         LUT6 (Prop_lut6_I5_O)        0.124    32.495 r  L_reg/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.821    33.316    L_reg/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X41Y55         LUT4 (Prop_lut4_I3_O)        0.152    33.468 r  L_reg/aseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.479    36.947    aseg_OBUF[3]
    P13                  OBUF (Prop_obuf_I_O)         3.778    40.725 r  aseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    40.725    aseg[3]
    P13                                                               r  aseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.434ns  (logic 11.799ns (33.297%)  route 23.636ns (66.703%))
  Logic Levels:           33  (CARRY4=9 LUT2=2 LUT3=5 LUT4=2 LUT5=6 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=561, routed)         1.551     5.135    L_reg/clk_IBUF_BUFG
    SLICE_X47Y62         FDRE                                         r  L_reg/D_registers_q_reg[3][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y62         FDRE (Prop_fdre_C_Q)         0.456     5.591 f  L_reg/D_registers_q_reg[3][4]/Q
                         net (fo=19, routed)          1.664     7.255    L_reg/M_sm_pbc[4]
    SLICE_X51Y60         LUT2 (Prop_lut2_I1_O)        0.124     7.379 f  L_reg/L_4201cc4f_remainder0_carry_i_25__0/O
                         net (fo=1, routed)           0.959     8.338    L_reg/L_4201cc4f_remainder0_carry_i_25__0_n_0
    SLICE_X49Y61         LUT6 (Prop_lut6_I4_O)        0.124     8.462 f  L_reg/L_4201cc4f_remainder0_carry_i_12__0/O
                         net (fo=6, routed)           0.602     9.063    L_reg/L_4201cc4f_remainder0_carry_i_12__0_n_0
    SLICE_X51Y61         LUT3 (Prop_lut3_I0_O)        0.150     9.213 f  L_reg/L_4201cc4f_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           1.001    10.214    L_reg/L_4201cc4f_remainder0_carry_i_20__0_n_0
    SLICE_X52Y61         LUT5 (Prop_lut5_I4_O)        0.352    10.566 r  L_reg/L_4201cc4f_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.980    11.546    L_reg/L_4201cc4f_remainder0_carry_i_10__0_n_0
    SLICE_X50Y59         LUT4 (Prop_lut4_I1_O)        0.328    11.874 r  L_reg/L_4201cc4f_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.874    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X50Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.407 r  bseg_driver/decimal_renderer/L_4201cc4f_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.407    bseg_driver/decimal_renderer/L_4201cc4f_remainder0_carry_n_0
    SLICE_X50Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.626 r  bseg_driver/decimal_renderer/L_4201cc4f_remainder0_carry__0/O[0]
                         net (fo=6, routed)           0.861    13.487    L_reg/L_4201cc4f_remainder0_1[4]
    SLICE_X49Y60         LUT3 (Prop_lut3_I0_O)        0.323    13.810 r  L_reg/i__carry__1_i_14__0/O
                         net (fo=8, routed)           0.894    14.704    L_reg/i__carry__1_i_14__0_n_0
    SLICE_X48Y59         LUT6 (Prop_lut6_I4_O)        0.326    15.030 r  L_reg/i__carry__1_i_15__0/O
                         net (fo=1, routed)           0.421    15.451    L_reg/i__carry__1_i_15__0_n_0
    SLICE_X48Y60         LUT5 (Prop_lut5_I3_O)        0.119    15.570 r  L_reg/i__carry__1_i_9__0/O
                         net (fo=6, routed)           1.148    16.718    L_reg/i__carry__1_i_9__0_n_0
    SLICE_X51Y59         LUT5 (Prop_lut5_I4_O)        0.358    17.076 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           1.001    18.077    L_reg/i__carry_i_19__1_n_0
    SLICE_X52Y59         LUT3 (Prop_lut3_I0_O)        0.352    18.429 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           0.775    19.204    L_reg/i__carry_i_11__1_n_0
    SLICE_X54Y58         LUT2 (Prop_lut2_I1_O)        0.328    19.532 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.623    20.156    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X53Y59         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.663 r  bseg_driver/decimal_renderer/L_4201cc4f_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.663    bseg_driver/decimal_renderer/L_4201cc4f_remainder0_inferred__0/i__carry_n_0
    SLICE_X53Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.777 r  bseg_driver/decimal_renderer/L_4201cc4f_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.777    bseg_driver/decimal_renderer/L_4201cc4f_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X53Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.999 f  bseg_driver/decimal_renderer/L_4201cc4f_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           1.189    22.188    L_reg/L_4201cc4f_remainder0_inferred__1/i__carry__2_0[0]
    SLICE_X54Y60         LUT5 (Prop_lut5_I2_O)        0.299    22.487 f  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.499    22.985    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X54Y60         LUT5 (Prop_lut5_I0_O)        0.124    23.109 f  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           0.923    24.032    L_reg/i__carry_i_14__0_0
    SLICE_X56Y57         LUT3 (Prop_lut3_I0_O)        0.150    24.182 f  L_reg/i__carry_i_25__1/O
                         net (fo=2, routed)           0.705    24.887    L_reg/i__carry_i_25__1_n_0
    SLICE_X57Y57         LUT6 (Prop_lut6_I0_O)        0.328    25.215 f  L_reg/i__carry_i_14__0/O
                         net (fo=8, routed)           1.016    26.231    L_reg/i__carry_i_14__0_n_0
    SLICE_X56Y58         LUT6 (Prop_lut6_I3_O)        0.124    26.355 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.694    27.049    L_reg/i__carry_i_13__1_n_0
    SLICE_X56Y58         LUT3 (Prop_lut3_I1_O)        0.152    27.201 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           1.224    28.426    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X55Y58         LUT5 (Prop_lut5_I0_O)        0.348    28.774 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    28.774    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X55Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.324 r  bseg_driver/decimal_renderer/L_4201cc4f_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.324    bseg_driver/decimal_renderer/L_4201cc4f_remainder0_inferred__1/i__carry_n_0
    SLICE_X55Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.438 r  bseg_driver/decimal_renderer/L_4201cc4f_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.438    bseg_driver/decimal_renderer/L_4201cc4f_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X55Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.552 r  bseg_driver/decimal_renderer/L_4201cc4f_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.552    bseg_driver/decimal_renderer/L_4201cc4f_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X55Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.774 r  bseg_driver/decimal_renderer/L_4201cc4f_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.834    30.607    bseg_driver/decimal_renderer/L_4201cc4f_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X54Y60         LUT6 (Prop_lut6_I5_O)        0.299    30.906 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.427    31.334    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X54Y59         LUT6 (Prop_lut6_I1_O)        0.124    31.458 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.830    32.288    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X56Y59         LUT6 (Prop_lut6_I2_O)        0.124    32.412 r  L_reg/bseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.590    33.002    L_reg/bseg_OBUF[10]_inst_i_7_n_0
    SLICE_X56Y57         LUT6 (Prop_lut6_I5_O)        0.124    33.126 r  L_reg/bseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.123    34.250    L_reg/bseg_OBUF[10]_inst_i_2_n_0
    SLICE_X58Y57         LUT4 (Prop_lut4_I0_O)        0.124    34.374 r  L_reg/bseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           2.652    37.026    bseg_OBUF[10]
    T4                   OBUF (Prop_obuf_I_O)         3.544    40.569 r  bseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    40.569    bseg[10]
    T4                                                                r  bseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.429ns  (logic 11.992ns (33.847%)  route 23.438ns (66.153%))
  Logic Levels:           33  (CARRY4=9 LUT2=2 LUT3=5 LUT4=2 LUT5=6 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=561, routed)         1.551     5.135    L_reg/clk_IBUF_BUFG
    SLICE_X47Y62         FDRE                                         r  L_reg/D_registers_q_reg[3][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y62         FDRE (Prop_fdre_C_Q)         0.456     5.591 f  L_reg/D_registers_q_reg[3][4]/Q
                         net (fo=19, routed)          1.664     7.255    L_reg/M_sm_pbc[4]
    SLICE_X51Y60         LUT2 (Prop_lut2_I1_O)        0.124     7.379 f  L_reg/L_4201cc4f_remainder0_carry_i_25__0/O
                         net (fo=1, routed)           0.959     8.338    L_reg/L_4201cc4f_remainder0_carry_i_25__0_n_0
    SLICE_X49Y61         LUT6 (Prop_lut6_I4_O)        0.124     8.462 f  L_reg/L_4201cc4f_remainder0_carry_i_12__0/O
                         net (fo=6, routed)           0.602     9.063    L_reg/L_4201cc4f_remainder0_carry_i_12__0_n_0
    SLICE_X51Y61         LUT3 (Prop_lut3_I0_O)        0.150     9.213 f  L_reg/L_4201cc4f_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           1.001    10.214    L_reg/L_4201cc4f_remainder0_carry_i_20__0_n_0
    SLICE_X52Y61         LUT5 (Prop_lut5_I4_O)        0.352    10.566 r  L_reg/L_4201cc4f_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.980    11.546    L_reg/L_4201cc4f_remainder0_carry_i_10__0_n_0
    SLICE_X50Y59         LUT4 (Prop_lut4_I1_O)        0.328    11.874 r  L_reg/L_4201cc4f_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.874    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X50Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.407 r  bseg_driver/decimal_renderer/L_4201cc4f_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.407    bseg_driver/decimal_renderer/L_4201cc4f_remainder0_carry_n_0
    SLICE_X50Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.626 r  bseg_driver/decimal_renderer/L_4201cc4f_remainder0_carry__0/O[0]
                         net (fo=6, routed)           0.861    13.487    L_reg/L_4201cc4f_remainder0_1[4]
    SLICE_X49Y60         LUT3 (Prop_lut3_I0_O)        0.323    13.810 r  L_reg/i__carry__1_i_14__0/O
                         net (fo=8, routed)           0.894    14.704    L_reg/i__carry__1_i_14__0_n_0
    SLICE_X48Y59         LUT6 (Prop_lut6_I4_O)        0.326    15.030 r  L_reg/i__carry__1_i_15__0/O
                         net (fo=1, routed)           0.421    15.451    L_reg/i__carry__1_i_15__0_n_0
    SLICE_X48Y60         LUT5 (Prop_lut5_I3_O)        0.119    15.570 r  L_reg/i__carry__1_i_9__0/O
                         net (fo=6, routed)           1.148    16.718    L_reg/i__carry__1_i_9__0_n_0
    SLICE_X51Y59         LUT5 (Prop_lut5_I4_O)        0.358    17.076 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           1.001    18.077    L_reg/i__carry_i_19__1_n_0
    SLICE_X52Y59         LUT3 (Prop_lut3_I0_O)        0.352    18.429 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           0.775    19.204    L_reg/i__carry_i_11__1_n_0
    SLICE_X54Y58         LUT2 (Prop_lut2_I1_O)        0.328    19.532 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.623    20.156    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X53Y59         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.663 r  bseg_driver/decimal_renderer/L_4201cc4f_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.663    bseg_driver/decimal_renderer/L_4201cc4f_remainder0_inferred__0/i__carry_n_0
    SLICE_X53Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.777 r  bseg_driver/decimal_renderer/L_4201cc4f_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.777    bseg_driver/decimal_renderer/L_4201cc4f_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X53Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.999 f  bseg_driver/decimal_renderer/L_4201cc4f_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           1.189    22.188    L_reg/L_4201cc4f_remainder0_inferred__1/i__carry__2_0[0]
    SLICE_X54Y60         LUT5 (Prop_lut5_I2_O)        0.299    22.487 f  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.499    22.985    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X54Y60         LUT5 (Prop_lut5_I0_O)        0.124    23.109 f  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           0.923    24.032    L_reg/i__carry_i_14__0_0
    SLICE_X56Y57         LUT3 (Prop_lut3_I0_O)        0.150    24.182 f  L_reg/i__carry_i_25__1/O
                         net (fo=2, routed)           0.705    24.887    L_reg/i__carry_i_25__1_n_0
    SLICE_X57Y57         LUT6 (Prop_lut6_I0_O)        0.328    25.215 f  L_reg/i__carry_i_14__0/O
                         net (fo=8, routed)           1.016    26.231    L_reg/i__carry_i_14__0_n_0
    SLICE_X56Y58         LUT6 (Prop_lut6_I3_O)        0.124    26.355 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.694    27.049    L_reg/i__carry_i_13__1_n_0
    SLICE_X56Y58         LUT3 (Prop_lut3_I1_O)        0.152    27.201 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           1.224    28.426    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X55Y58         LUT5 (Prop_lut5_I0_O)        0.348    28.774 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    28.774    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X55Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.324 r  bseg_driver/decimal_renderer/L_4201cc4f_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.324    bseg_driver/decimal_renderer/L_4201cc4f_remainder0_inferred__1/i__carry_n_0
    SLICE_X55Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.438 r  bseg_driver/decimal_renderer/L_4201cc4f_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.438    bseg_driver/decimal_renderer/L_4201cc4f_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X55Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.552 r  bseg_driver/decimal_renderer/L_4201cc4f_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.552    bseg_driver/decimal_renderer/L_4201cc4f_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X55Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.774 r  bseg_driver/decimal_renderer/L_4201cc4f_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.834    30.607    bseg_driver/decimal_renderer/L_4201cc4f_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X54Y60         LUT6 (Prop_lut6_I5_O)        0.299    30.906 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.427    31.334    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X54Y59         LUT6 (Prop_lut6_I1_O)        0.124    31.458 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.830    32.288    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X56Y59         LUT6 (Prop_lut6_I2_O)        0.124    32.412 r  L_reg/bseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.590    33.002    L_reg/bseg_OBUF[10]_inst_i_7_n_0
    SLICE_X56Y57         LUT6 (Prop_lut6_I5_O)        0.124    33.126 r  L_reg/bseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.123    34.250    L_reg/bseg_OBUF[10]_inst_i_2_n_0
    SLICE_X58Y57         LUT4 (Prop_lut4_I1_O)        0.152    34.402 r  L_reg/bseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.454    36.856    bseg_OBUF[4]
    M5                   OBUF (Prop_obuf_I_O)         3.709    40.564 r  bseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    40.564    bseg[4]
    M5                                                                r  bseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.265ns  (logic 11.982ns (33.978%)  route 23.283ns (66.022%))
  Logic Levels:           33  (CARRY4=9 LUT2=2 LUT3=5 LUT4=2 LUT5=6 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=561, routed)         1.551     5.135    L_reg/clk_IBUF_BUFG
    SLICE_X47Y62         FDRE                                         r  L_reg/D_registers_q_reg[3][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y62         FDRE (Prop_fdre_C_Q)         0.456     5.591 f  L_reg/D_registers_q_reg[3][4]/Q
                         net (fo=19, routed)          1.664     7.255    L_reg/M_sm_pbc[4]
    SLICE_X51Y60         LUT2 (Prop_lut2_I1_O)        0.124     7.379 f  L_reg/L_4201cc4f_remainder0_carry_i_25__0/O
                         net (fo=1, routed)           0.959     8.338    L_reg/L_4201cc4f_remainder0_carry_i_25__0_n_0
    SLICE_X49Y61         LUT6 (Prop_lut6_I4_O)        0.124     8.462 f  L_reg/L_4201cc4f_remainder0_carry_i_12__0/O
                         net (fo=6, routed)           0.602     9.063    L_reg/L_4201cc4f_remainder0_carry_i_12__0_n_0
    SLICE_X51Y61         LUT3 (Prop_lut3_I0_O)        0.150     9.213 f  L_reg/L_4201cc4f_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           1.001    10.214    L_reg/L_4201cc4f_remainder0_carry_i_20__0_n_0
    SLICE_X52Y61         LUT5 (Prop_lut5_I4_O)        0.352    10.566 r  L_reg/L_4201cc4f_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.980    11.546    L_reg/L_4201cc4f_remainder0_carry_i_10__0_n_0
    SLICE_X50Y59         LUT4 (Prop_lut4_I1_O)        0.328    11.874 r  L_reg/L_4201cc4f_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.874    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X50Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.407 r  bseg_driver/decimal_renderer/L_4201cc4f_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.407    bseg_driver/decimal_renderer/L_4201cc4f_remainder0_carry_n_0
    SLICE_X50Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.626 r  bseg_driver/decimal_renderer/L_4201cc4f_remainder0_carry__0/O[0]
                         net (fo=6, routed)           0.861    13.487    L_reg/L_4201cc4f_remainder0_1[4]
    SLICE_X49Y60         LUT3 (Prop_lut3_I0_O)        0.323    13.810 r  L_reg/i__carry__1_i_14__0/O
                         net (fo=8, routed)           0.894    14.704    L_reg/i__carry__1_i_14__0_n_0
    SLICE_X48Y59         LUT6 (Prop_lut6_I4_O)        0.326    15.030 r  L_reg/i__carry__1_i_15__0/O
                         net (fo=1, routed)           0.421    15.451    L_reg/i__carry__1_i_15__0_n_0
    SLICE_X48Y60         LUT5 (Prop_lut5_I3_O)        0.119    15.570 r  L_reg/i__carry__1_i_9__0/O
                         net (fo=6, routed)           1.148    16.718    L_reg/i__carry__1_i_9__0_n_0
    SLICE_X51Y59         LUT5 (Prop_lut5_I4_O)        0.358    17.076 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           1.001    18.077    L_reg/i__carry_i_19__1_n_0
    SLICE_X52Y59         LUT3 (Prop_lut3_I0_O)        0.352    18.429 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           0.775    19.204    L_reg/i__carry_i_11__1_n_0
    SLICE_X54Y58         LUT2 (Prop_lut2_I1_O)        0.328    19.532 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.623    20.156    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X53Y59         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.663 r  bseg_driver/decimal_renderer/L_4201cc4f_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.663    bseg_driver/decimal_renderer/L_4201cc4f_remainder0_inferred__0/i__carry_n_0
    SLICE_X53Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.777 r  bseg_driver/decimal_renderer/L_4201cc4f_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.777    bseg_driver/decimal_renderer/L_4201cc4f_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X53Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.999 f  bseg_driver/decimal_renderer/L_4201cc4f_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           1.189    22.188    L_reg/L_4201cc4f_remainder0_inferred__1/i__carry__2_0[0]
    SLICE_X54Y60         LUT5 (Prop_lut5_I2_O)        0.299    22.487 f  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.499    22.985    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X54Y60         LUT5 (Prop_lut5_I0_O)        0.124    23.109 f  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           0.923    24.032    L_reg/i__carry_i_14__0_0
    SLICE_X56Y57         LUT3 (Prop_lut3_I0_O)        0.150    24.182 f  L_reg/i__carry_i_25__1/O
                         net (fo=2, routed)           0.705    24.887    L_reg/i__carry_i_25__1_n_0
    SLICE_X57Y57         LUT6 (Prop_lut6_I0_O)        0.328    25.215 f  L_reg/i__carry_i_14__0/O
                         net (fo=8, routed)           1.016    26.231    L_reg/i__carry_i_14__0_n_0
    SLICE_X56Y58         LUT6 (Prop_lut6_I3_O)        0.124    26.355 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.694    27.049    L_reg/i__carry_i_13__1_n_0
    SLICE_X56Y58         LUT3 (Prop_lut3_I1_O)        0.152    27.201 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           1.224    28.426    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X55Y58         LUT5 (Prop_lut5_I0_O)        0.348    28.774 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    28.774    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X55Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.324 r  bseg_driver/decimal_renderer/L_4201cc4f_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.324    bseg_driver/decimal_renderer/L_4201cc4f_remainder0_inferred__1/i__carry_n_0
    SLICE_X55Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.438 r  bseg_driver/decimal_renderer/L_4201cc4f_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.438    bseg_driver/decimal_renderer/L_4201cc4f_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X55Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.552 r  bseg_driver/decimal_renderer/L_4201cc4f_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.552    bseg_driver/decimal_renderer/L_4201cc4f_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X55Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.774 f  bseg_driver/decimal_renderer/L_4201cc4f_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.834    30.607    bseg_driver/decimal_renderer/L_4201cc4f_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X54Y60         LUT6 (Prop_lut6_I5_O)        0.299    30.906 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.427    31.334    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X54Y59         LUT6 (Prop_lut6_I1_O)        0.124    31.458 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.830    32.288    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X56Y59         LUT6 (Prop_lut6_I1_O)        0.124    32.412 r  L_reg/bseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.655    33.067    L_reg/bseg_OBUF[10]_inst_i_14_n_0
    SLICE_X57Y59         LUT6 (Prop_lut6_I5_O)        0.124    33.191 f  L_reg/bseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.452    34.643    L_reg/bseg_OBUF[10]_inst_i_4_n_0
    SLICE_X58Y57         LUT4 (Prop_lut4_I3_O)        0.154    34.797 r  L_reg/bseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           1.905    36.703    bseg_OBUF[9]
    L5                   OBUF (Prop_obuf_I_O)         3.697    40.400 r  bseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    40.400    bseg[9]
    L5                                                                r  bseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.006ns  (logic 12.212ns (34.885%)  route 22.794ns (65.114%))
  Logic Levels:           32  (CARRY4=8 LUT2=4 LUT3=4 LUT4=1 LUT5=6 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=561, routed)         1.547     5.131    L_reg/clk_IBUF_BUFG
    SLICE_X46Y66         FDRE                                         r  L_reg/D_registers_q_reg[2][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y66         FDRE (Prop_fdre_C_Q)         0.518     5.649 r  L_reg/D_registers_q_reg[2][10]/Q
                         net (fo=11, routed)          2.063     7.712    L_reg/M_sm_pac[10]
    SLICE_X42Y60         LUT3 (Prop_lut3_I0_O)        0.152     7.864 r  L_reg/L_4201cc4f_remainder0_carry_i_21/O
                         net (fo=3, routed)           1.010     8.874    L_reg/L_4201cc4f_remainder0_carry_i_21_n_0
    SLICE_X40Y60         LUT6 (Prop_lut6_I1_O)        0.348     9.222 r  L_reg/L_4201cc4f_remainder0_carry__0_i_9/O
                         net (fo=17, routed)          0.621     9.843    L_reg/L_4201cc4f_remainder0_carry__0_i_9_n_0
    SLICE_X43Y59         LUT2 (Prop_lut2_I1_O)        0.150     9.993 f  L_reg/L_4201cc4f_remainder0_carry_i_15/O
                         net (fo=1, routed)           0.266    10.258    L_reg/L_4201cc4f_remainder0_carry_i_15_n_0
    SLICE_X43Y59         LUT6 (Prop_lut6_I3_O)        0.332    10.590 r  L_reg/L_4201cc4f_remainder0_carry_i_8/O
                         net (fo=3, routed)           0.798    11.389    L_reg/L_4201cc4f_remainder0_carry_i_8_n_0
    SLICE_X40Y59         LUT2 (Prop_lut2_I0_O)        0.124    11.513 r  L_reg/L_4201cc4f_remainder0_carry_i_1/O
                         net (fo=1, routed)           0.330    11.842    aseg_driver/decimal_renderer/DI[2]
    SLICE_X41Y59         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.227 r  aseg_driver/decimal_renderer/L_4201cc4f_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.227    aseg_driver/decimal_renderer/L_4201cc4f_remainder0_carry_n_0
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.449 r  aseg_driver/decimal_renderer/L_4201cc4f_remainder0_carry__0/O[0]
                         net (fo=6, routed)           0.666    13.115    L_reg/L_4201cc4f_remainder0[4]
    SLICE_X38Y61         LUT3 (Prop_lut3_I0_O)        0.325    13.440 r  L_reg/i__carry__1_i_14/O
                         net (fo=8, routed)           0.823    14.263    L_reg/i__carry__1_i_14_n_0
    SLICE_X37Y60         LUT6 (Prop_lut6_I4_O)        0.328    14.591 r  L_reg/i__carry__1_i_15/O
                         net (fo=1, routed)           0.559    15.150    L_reg/i__carry__1_i_15_n_0
    SLICE_X38Y60         LUT5 (Prop_lut5_I3_O)        0.116    15.266 r  L_reg/i__carry__1_i_9/O
                         net (fo=6, routed)           1.128    16.394    L_reg/i__carry__1_i_9_n_0
    SLICE_X38Y59         LUT5 (Prop_lut5_I4_O)        0.350    16.744 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           0.834    17.578    L_reg/i__carry_i_19_n_0
    SLICE_X38Y58         LUT3 (Prop_lut3_I0_O)        0.354    17.932 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.826    18.758    L_reg/i__carry_i_11_n_0
    SLICE_X39Y56         LUT2 (Prop_lut2_I1_O)        0.328    19.086 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.474    19.560    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X39Y58         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.067 r  aseg_driver/decimal_renderer/L_4201cc4f_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.067    aseg_driver/decimal_renderer/L_4201cc4f_remainder0_inferred__0/i__carry_n_0
    SLICE_X39Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.181 r  aseg_driver/decimal_renderer/L_4201cc4f_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.181    aseg_driver/decimal_renderer/L_4201cc4f_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.420 r  aseg_driver/decimal_renderer/L_4201cc4f_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.824    21.244    L_reg/L_4201cc4f_remainder0_inferred__1/i__carry__2[2]
    SLICE_X37Y60         LUT5 (Prop_lut5_I1_O)        0.302    21.546 r  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.957    22.503    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X36Y58         LUT5 (Prop_lut5_I0_O)        0.124    22.627 r  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.236    23.863    aseg_driver/decimal_renderer/L_4201cc4f_remainder0_inferred__0/i__carry__0_0
    SLICE_X38Y56         LUT2 (Prop_lut2_I0_O)        0.157    24.020 r  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           0.637    24.657    L_reg/i__carry_i_13_0
    SLICE_X36Y55         LUT5 (Prop_lut5_I0_O)        0.381    25.038 r  L_reg/i__carry_i_23/O
                         net (fo=1, routed)           0.816    25.854    L_reg/i__carry_i_23_n_0
    SLICE_X36Y56         LUT6 (Prop_lut6_I0_O)        0.332    26.186 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.467    26.653    L_reg/i__carry_i_13_n_0
    SLICE_X36Y56         LUT3 (Prop_lut3_I1_O)        0.150    26.803 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.702    27.505    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X37Y56         LUT5 (Prop_lut5_I0_O)        0.326    27.831 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    27.831    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X37Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.381 r  aseg_driver/decimal_renderer/L_4201cc4f_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.381    aseg_driver/decimal_renderer/L_4201cc4f_remainder0_inferred__1/i__carry_n_0
    SLICE_X37Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.495 r  aseg_driver/decimal_renderer/L_4201cc4f_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.495    aseg_driver/decimal_renderer/L_4201cc4f_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X37Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.829 f  aseg_driver/decimal_renderer/L_4201cc4f_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           1.094    29.923    aseg_driver/decimal_renderer/L_4201cc4f_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X36Y58         LUT6 (Prop_lut6_I3_O)        0.303    30.226 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.574    30.800    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X36Y57         LUT6 (Prop_lut6_I1_O)        0.124    30.924 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.826    31.750    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X40Y57         LUT6 (Prop_lut6_I1_O)        0.124    31.874 r  L_reg/aseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.497    32.371    L_reg/aseg_OBUF[10]_inst_i_14_n_0
    SLICE_X41Y57         LUT6 (Prop_lut6_I5_O)        0.124    32.495 f  L_reg/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.820    33.315    L_reg/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X42Y55         LUT4 (Prop_lut4_I3_O)        0.148    33.463 r  L_reg/aseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.947    36.410    aseg_OBUF[4]
    N3                   OBUF (Prop_obuf_I_O)         3.727    40.137 r  aseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    40.137    aseg[4]
    N3                                                                r  aseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.886ns  (logic 12.242ns (35.091%)  route 22.644ns (64.908%))
  Logic Levels:           32  (CARRY4=8 LUT2=4 LUT3=5 LUT4=1 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=561, routed)         1.547     5.131    L_reg/clk_IBUF_BUFG
    SLICE_X46Y66         FDRE                                         r  L_reg/D_registers_q_reg[2][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y66         FDRE (Prop_fdre_C_Q)         0.518     5.649 r  L_reg/D_registers_q_reg[2][10]/Q
                         net (fo=11, routed)          2.063     7.712    L_reg/M_sm_pac[10]
    SLICE_X42Y60         LUT3 (Prop_lut3_I0_O)        0.152     7.864 r  L_reg/L_4201cc4f_remainder0_carry_i_21/O
                         net (fo=3, routed)           1.010     8.874    L_reg/L_4201cc4f_remainder0_carry_i_21_n_0
    SLICE_X40Y60         LUT6 (Prop_lut6_I1_O)        0.348     9.222 r  L_reg/L_4201cc4f_remainder0_carry__0_i_9/O
                         net (fo=17, routed)          0.621     9.843    L_reg/L_4201cc4f_remainder0_carry__0_i_9_n_0
    SLICE_X43Y59         LUT2 (Prop_lut2_I1_O)        0.150     9.993 f  L_reg/L_4201cc4f_remainder0_carry_i_15/O
                         net (fo=1, routed)           0.266    10.258    L_reg/L_4201cc4f_remainder0_carry_i_15_n_0
    SLICE_X43Y59         LUT6 (Prop_lut6_I3_O)        0.332    10.590 r  L_reg/L_4201cc4f_remainder0_carry_i_8/O
                         net (fo=3, routed)           0.798    11.389    L_reg/L_4201cc4f_remainder0_carry_i_8_n_0
    SLICE_X40Y59         LUT2 (Prop_lut2_I0_O)        0.124    11.513 r  L_reg/L_4201cc4f_remainder0_carry_i_1/O
                         net (fo=1, routed)           0.330    11.842    aseg_driver/decimal_renderer/DI[2]
    SLICE_X41Y59         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.227 r  aseg_driver/decimal_renderer/L_4201cc4f_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.227    aseg_driver/decimal_renderer/L_4201cc4f_remainder0_carry_n_0
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.449 r  aseg_driver/decimal_renderer/L_4201cc4f_remainder0_carry__0/O[0]
                         net (fo=6, routed)           0.666    13.115    L_reg/L_4201cc4f_remainder0[4]
    SLICE_X38Y61         LUT3 (Prop_lut3_I0_O)        0.325    13.440 r  L_reg/i__carry__1_i_14/O
                         net (fo=8, routed)           0.823    14.263    L_reg/i__carry__1_i_14_n_0
    SLICE_X37Y60         LUT6 (Prop_lut6_I4_O)        0.328    14.591 r  L_reg/i__carry__1_i_15/O
                         net (fo=1, routed)           0.559    15.150    L_reg/i__carry__1_i_15_n_0
    SLICE_X38Y60         LUT5 (Prop_lut5_I3_O)        0.116    15.266 r  L_reg/i__carry__1_i_9/O
                         net (fo=6, routed)           1.128    16.394    L_reg/i__carry__1_i_9_n_0
    SLICE_X38Y59         LUT5 (Prop_lut5_I4_O)        0.350    16.744 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           0.834    17.578    L_reg/i__carry_i_19_n_0
    SLICE_X38Y58         LUT3 (Prop_lut3_I0_O)        0.354    17.932 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.826    18.758    L_reg/i__carry_i_11_n_0
    SLICE_X39Y56         LUT2 (Prop_lut2_I1_O)        0.328    19.086 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.474    19.560    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X39Y58         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.067 r  aseg_driver/decimal_renderer/L_4201cc4f_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.067    aseg_driver/decimal_renderer/L_4201cc4f_remainder0_inferred__0/i__carry_n_0
    SLICE_X39Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.181 r  aseg_driver/decimal_renderer/L_4201cc4f_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.181    aseg_driver/decimal_renderer/L_4201cc4f_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.420 r  aseg_driver/decimal_renderer/L_4201cc4f_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.824    21.244    L_reg/L_4201cc4f_remainder0_inferred__1/i__carry__2[2]
    SLICE_X37Y60         LUT5 (Prop_lut5_I1_O)        0.302    21.546 r  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.957    22.503    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X36Y58         LUT5 (Prop_lut5_I0_O)        0.124    22.627 r  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.236    23.863    aseg_driver/decimal_renderer/L_4201cc4f_remainder0_inferred__0/i__carry__0_0
    SLICE_X38Y56         LUT2 (Prop_lut2_I0_O)        0.157    24.020 r  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           0.637    24.657    L_reg/i__carry_i_13_0
    SLICE_X36Y55         LUT5 (Prop_lut5_I0_O)        0.381    25.038 r  L_reg/i__carry_i_23/O
                         net (fo=1, routed)           0.816    25.854    L_reg/i__carry_i_23_n_0
    SLICE_X36Y56         LUT6 (Prop_lut6_I0_O)        0.332    26.186 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.467    26.653    L_reg/i__carry_i_13_n_0
    SLICE_X36Y56         LUT3 (Prop_lut3_I1_O)        0.150    26.803 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.702    27.505    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X37Y56         LUT5 (Prop_lut5_I0_O)        0.326    27.831 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    27.831    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X37Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.381 r  aseg_driver/decimal_renderer/L_4201cc4f_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.381    aseg_driver/decimal_renderer/L_4201cc4f_remainder0_inferred__1/i__carry_n_0
    SLICE_X37Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.495 r  aseg_driver/decimal_renderer/L_4201cc4f_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.495    aseg_driver/decimal_renderer/L_4201cc4f_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X37Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.829 r  aseg_driver/decimal_renderer/L_4201cc4f_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           1.094    29.923    aseg_driver/decimal_renderer/L_4201cc4f_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X36Y58         LUT6 (Prop_lut6_I3_O)        0.303    30.226 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.574    30.800    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X36Y57         LUT6 (Prop_lut6_I1_O)        0.124    30.924 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.331    31.255    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X40Y57         LUT3 (Prop_lut3_I1_O)        0.124    31.379 r  L_reg/aseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.678    32.057    L_reg/aseg_OBUF[10]_inst_i_10_n_0
    SLICE_X40Y57         LUT6 (Prop_lut6_I4_O)        0.124    32.181 r  L_reg/aseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.963    33.144    L_reg/aseg_OBUF[10]_inst_i_3_n_0
    SLICE_X42Y55         LUT4 (Prop_lut4_I1_O)        0.152    33.296 r  L_reg/aseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.968    36.264    aseg_OBUF[9]
    P3                   OBUF (Prop_obuf_I_O)         3.753    40.017 r  aseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    40.017    aseg[9]
    P3                                                                r  aseg[9] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display/D_sclk_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            matclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.761ns  (logic 1.383ns (78.539%)  route 0.378ns (21.461%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=561, routed)         0.588     1.532    display/clk_IBUF_BUFG
    SLICE_X58Y64         FDRE                                         r  display/D_sclk_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y64         FDRE (Prop_fdre_C_Q)         0.141     1.673 r  display/D_sclk_q_reg/Q
                         net (fo=1, routed)           0.378     2.051    matclk_OBUF
    H5                   OBUF (Prop_obuf_I_O)         1.242     3.293 r  matclk_OBUF_inst/O
                         net (fo=0)                   0.000     3.293    matclk
    H5                                                                r  matclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_latch_blank_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            matlat
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.827ns  (logic 1.373ns (75.144%)  route 0.454ns (24.856%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=561, routed)         0.588     1.532    display/clk_IBUF_BUFG
    SLICE_X59Y64         FDRE                                         r  display/D_latch_blank_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y64         FDRE (Prop_fdre_C_Q)         0.141     1.673 r  display/D_latch_blank_q_reg[1]/Q
                         net (fo=9, routed)           0.454     2.127    matlat_OBUF
    H4                   OBUF (Prop_obuf_I_O)         1.232     3.359 r  matlat_OBUF_inst/O
                         net (fo=0)                   0.000     3.359    matlat
    H4                                                                r  matlat (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_1067871324[1].cond_butt_sel_desel/D_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.891ns  (logic 1.415ns (74.864%)  route 0.475ns (25.136%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=561, routed)         0.593     1.537    forLoop_idx_0_1067871324[1].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X63Y56         FDRE                                         r  forLoop_idx_0_1067871324[1].cond_butt_sel_desel/D_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y56         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  forLoop_idx_0_1067871324[1].cond_butt_sel_desel/D_ctr_q_reg[0]/Q
                         net (fo=3, routed)           0.119     1.797    forLoop_idx_0_1067871324[1].cond_butt_sel_desel/D_ctr_q_reg[0]
    SLICE_X62Y56         LUT6 (Prop_lut6_I2_O)        0.045     1.842 r  forLoop_idx_0_1067871324[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_1/O
                         net (fo=12, routed)          0.356     2.198    io_led_OBUF[5]
    J1                   OBUF (Prop_obuf_I_O)         1.229     3.427 r  io_led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.427    io_led[5]
    J1                                                                r  io_led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            matbot[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.938ns  (logic 1.350ns (69.616%)  route 0.589ns (30.383%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=561, routed)         0.562     1.506    display/clk_IBUF_BUFG
    SLICE_X55Y60         FDRE                                         r  display/D_rgb_data_1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y60         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  display/D_rgb_data_1_q_reg[0]/Q
                         net (fo=1, routed)           0.589     2.236    matbot_OBUF[0]
    K3                   OBUF (Prop_obuf_I_O)         1.209     3.444 r  matbot_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.444    matbot[0]
    K3                                                                r  matbot[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_1769187817[1].cond_butt_dirs/D_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.022ns  (logic 1.436ns (71.002%)  route 0.586ns (28.998%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=561, routed)         0.580     1.524    forLoop_idx_0_1769187817[1].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X64Y74         FDRE                                         r  forLoop_idx_0_1769187817[1].cond_butt_dirs/D_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y74         FDRE (Prop_fdre_C_Q)         0.164     1.688 r  forLoop_idx_0_1769187817[1].cond_butt_dirs/D_ctr_q_reg[1]/Q
                         net (fo=3, routed)           0.074     1.762    forLoop_idx_0_1769187817[1].cond_butt_dirs/D_ctr_q_reg[1]
    SLICE_X65Y74         LUT6 (Prop_lut6_I1_O)        0.045     1.807 r  forLoop_idx_0_1769187817[1].cond_butt_dirs/io_led_OBUF[1]_inst_i_1/O
                         net (fo=33, routed)          0.513     2.319    io_led_OBUF[1]
    G1                   OBUF (Prop_obuf_I_O)         1.227     3.546 r  io_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.546    io_led[1]
    G1                                                                r  io_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_1067871324[0].cond_butt_sel_desel/D_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.014ns  (logic 1.421ns (70.535%)  route 0.593ns (29.465%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=561, routed)         0.590     1.534    forLoop_idx_0_1067871324[0].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X65Y62         FDRE                                         r  forLoop_idx_0_1067871324[0].cond_butt_sel_desel/D_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y62         FDRE (Prop_fdre_C_Q)         0.141     1.675 r  forLoop_idx_0_1067871324[0].cond_butt_sel_desel/D_ctr_q_reg[3]/Q
                         net (fo=3, routed)           0.151     1.826    forLoop_idx_0_1067871324[0].cond_butt_sel_desel/D_ctr_q_reg[3]
    SLICE_X63Y63         LUT6 (Prop_lut6_I3_O)        0.045     1.871 r  forLoop_idx_0_1067871324[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_1/O
                         net (fo=14, routed)          0.442     2.313    io_led_OBUF[4]
    K1                   OBUF (Prop_obuf_I_O)         1.235     3.548 r  io_led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.548    io_led[4]
    K1                                                                r  io_led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_1769187817[0].cond_butt_dirs/D_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.041ns  (logic 1.412ns (69.174%)  route 0.629ns (30.826%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=561, routed)         0.582     1.526    forLoop_idx_0_1769187817[0].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X58Y78         FDRE                                         r  forLoop_idx_0_1769187817[0].cond_butt_dirs/D_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y78         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  forLoop_idx_0_1769187817[0].cond_butt_dirs/D_ctr_q_reg[2]/Q
                         net (fo=3, routed)           0.076     1.743    forLoop_idx_0_1769187817[0].cond_butt_dirs/D_ctr_q_reg[2]
    SLICE_X59Y78         LUT6 (Prop_lut6_I4_O)        0.045     1.788 r  forLoop_idx_0_1769187817[0].cond_butt_dirs/io_led_OBUF[0]_inst_i_1/O
                         net (fo=31, routed)          0.553     2.341    io_led_OBUF[0]
    G2                   OBUF (Prop_obuf_I_O)         1.226     3.567 r  io_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.567    io_led[0]
    G2                                                                r  io_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.090ns  (logic 1.414ns (67.664%)  route 0.676ns (32.336%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=561, routed)         0.580     1.524    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y74         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y74         FDPE (Prop_fdpe_C_Q)         0.128     1.652 r  reset_cond/D_stage_q_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.676     2.328    lopt
    L2                   OBUF (Prop_obuf_I_O)         1.286     3.614 r  io_led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.614    io_led[7]
    L2                                                                r  io_led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_1769187817[2].cond_butt_dirs/D_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.110ns  (logic 1.431ns (67.828%)  route 0.679ns (32.172%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=561, routed)         0.582     1.526    forLoop_idx_0_1769187817[2].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X60Y72         FDRE                                         r  forLoop_idx_0_1769187817[2].cond_butt_dirs/D_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y72         FDRE (Prop_fdre_C_Q)         0.164     1.690 r  forLoop_idx_0_1769187817[2].cond_butt_dirs/D_ctr_q_reg[0]/Q
                         net (fo=3, routed)           0.159     1.849    forLoop_idx_0_1769187817[2].cond_butt_dirs/D_ctr_q_reg[0]
    SLICE_X61Y73         LUT6 (Prop_lut6_I2_O)        0.045     1.894 r  forLoop_idx_0_1769187817[2].cond_butt_dirs/io_led_OBUF[2]_inst_i_1/O
                         net (fo=32, routed)          0.520     2.414    io_led_OBUF[2]
    H2                   OBUF (Prop_obuf_I_O)         1.222     3.636 r  io_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.636    io_led[2]
    H2                                                                r  io_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mataddr[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.105ns  (logic 1.472ns (69.912%)  route 0.633ns (30.088%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=561, routed)         0.588     1.532    display/clk_IBUF_BUFG
    SLICE_X59Y65         FDRE                                         r  display/D_pixel_idx_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y65         FDRE (Prop_fdre_C_Q)         0.128     1.660 r  display/D_pixel_idx_q_reg[8]/Q
                         net (fo=10, routed)          0.155     1.814    display/D_pixel_idx_q_reg_n_0_[8]
    SLICE_X59Y65         LUT4 (Prop_lut4_I1_O)        0.099     1.913 r  display/mataddr_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.479     2.392    mataddr_OBUF[3]
    H3                   OBUF (Prop_obuf_I_O)         1.245     3.637 r  mataddr_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.637    mataddr[3]
    H3                                                                r  mataddr[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_1769187817[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.451ns  (logic 1.500ns (27.519%)  route 3.951ns (72.481%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.895ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T14                  IBUF (Prop_ibuf_I_O)         1.500     1.500 r  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           3.951     5.451    forLoop_idx_0_1769187817[1].cond_butt_dirs/sync/D[0]
    SLICE_X61Y74         FDRE                                         r  forLoop_idx_0_1769187817[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=561, routed)         1.491     4.895    forLoop_idx_0_1769187817[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X61Y74         FDRE                                         r  forLoop_idx_0_1769187817[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_1769187817[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.286ns  (logic 1.490ns (28.182%)  route 3.796ns (71.818%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.895ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    R16                  IBUF (Prop_ibuf_I_O)         1.490     1.490 r  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           3.796     5.286    forLoop_idx_0_1769187817[2].cond_butt_dirs/sync/D[0]
    SLICE_X58Y74         FDRE                                         r  forLoop_idx_0_1769187817[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=561, routed)         1.491     4.895    forLoop_idx_0_1769187817[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X58Y74         FDRE                                         r  forLoop_idx_0_1769187817[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_1769187817[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.267ns  (logic 1.502ns (28.523%)  route 3.765ns (71.477%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.898ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T15                                               0.000     0.000 r  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    T15                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           3.765     5.267    forLoop_idx_0_1769187817[0].cond_butt_dirs/sync/D[0]
    SLICE_X58Y77         FDRE                                         r  forLoop_idx_0_1769187817[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=561, routed)         1.494     4.898    forLoop_idx_0_1769187817[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X58Y77         FDRE                                         r  forLoop_idx_0_1769187817[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_1769187817[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.108ns  (logic 1.488ns (29.123%)  route 3.620ns (70.877%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.897ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.897ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           3.620     5.108    forLoop_idx_0_1769187817[3].cond_butt_dirs/sync/D[0]
    SLICE_X61Y73         FDRE                                         r  forLoop_idx_0_1769187817[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=561, routed)         1.493     4.897    forLoop_idx_0_1769187817[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X61Y73         FDRE                                         r  forLoop_idx_0_1769187817[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.249ns  (logic 1.493ns (45.959%)  route 1.756ns (54.041%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.902ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 r  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    A3                   IBUF (Prop_ibuf_I_O)         1.493     1.493 r  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           1.756     3.249    cond_butt_next_play/sync/D[0]
    SLICE_X64Y69         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=561, routed)         1.498     4.902    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X64Y69         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.034ns  (logic 1.496ns (49.295%)  route 1.538ns (50.705%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.896ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.896ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           1.538     3.034    reset_cond/AS[0]
    SLICE_X65Y74         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=561, routed)         1.492     4.896    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y74         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.034ns  (logic 1.496ns (49.295%)  route 1.538ns (50.705%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.896ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.896ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           1.538     3.034    reset_cond/AS[0]
    SLICE_X65Y74         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=561, routed)         1.492     4.896    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y74         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.034ns  (logic 1.496ns (49.295%)  route 1.538ns (50.705%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.896ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.896ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           1.538     3.034    reset_cond/AS[0]
    SLICE_X65Y74         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=561, routed)         1.492     4.896    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y74         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.034ns  (logic 1.496ns (49.295%)  route 1.538ns (50.705%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.896ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.896ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           1.538     3.034    reset_cond/AS[0]
    SLICE_X65Y74         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=561, routed)         1.492     4.896    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y74         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.034ns  (logic 1.496ns (49.295%)  route 1.538ns (50.705%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.896ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.896ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           1.538     3.034    reset_cond/AS[0]
    SLICE_X65Y74         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=561, routed)         1.492     4.896    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y74         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_1067871324[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.607ns  (logic 0.236ns (38.887%)  route 0.371ns (61.113%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G5                                                0.000     0.000 r  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    G5                   IBUF (Prop_ibuf_I_O)         0.236     0.236 r  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           0.371     0.607    forLoop_idx_0_1067871324[0].cond_butt_sel_desel/sync/D[0]
    SLICE_X64Y63         FDRE                                         r  forLoop_idx_0_1067871324[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=561, routed)         0.858     2.048    forLoop_idx_0_1067871324[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X64Y63         FDRE                                         r  forLoop_idx_0_1067871324[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_1067871324[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.693ns  (logic 0.230ns (33.181%)  route 0.463ns (66.819%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    G4                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           0.463     0.693    forLoop_idx_0_1067871324[1].cond_butt_sel_desel/sync/D[0]
    SLICE_X62Y58         FDRE                                         r  forLoop_idx_0_1067871324[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=561, routed)         0.862     2.052    forLoop_idx_0_1067871324[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X62Y58         FDRE                                         r  forLoop_idx_0_1067871324[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.896ns  (logic 0.263ns (29.392%)  route 0.632ns (70.608%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           0.632     0.896    reset_cond/AS[0]
    SLICE_X65Y74         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=561, routed)         0.847     2.037    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y74         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.896ns  (logic 0.263ns (29.392%)  route 0.632ns (70.608%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           0.632     0.896    reset_cond/AS[0]
    SLICE_X65Y74         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=561, routed)         0.847     2.037    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y74         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.896ns  (logic 0.263ns (29.392%)  route 0.632ns (70.608%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           0.632     0.896    reset_cond/AS[0]
    SLICE_X65Y74         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=561, routed)         0.847     2.037    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y74         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.896ns  (logic 0.263ns (29.392%)  route 0.632ns (70.608%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           0.632     0.896    reset_cond/AS[0]
    SLICE_X65Y74         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=561, routed)         0.847     2.037    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y74         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.896ns  (logic 0.263ns (29.392%)  route 0.632ns (70.608%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           0.632     0.896    reset_cond/AS[0]
    SLICE_X65Y74         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=561, routed)         0.847     2.037    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y74         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.995ns  (logic 0.261ns (26.238%)  route 0.734ns (73.762%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 r  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    A3                   IBUF (Prop_ibuf_I_O)         0.261     0.261 r  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           0.734     0.995    cond_butt_next_play/sync/D[0]
    SLICE_X64Y69         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=561, routed)         0.853     2.043    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X64Y69         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_1769187817[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.939ns  (logic 0.255ns (13.163%)  route 1.684ns (86.837%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.255     0.255 r  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           1.684     1.939    forLoop_idx_0_1769187817[3].cond_butt_dirs/sync/D[0]
    SLICE_X61Y73         FDRE                                         r  forLoop_idx_0_1769187817[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=561, routed)         0.846     2.036    forLoop_idx_0_1769187817[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X61Y73         FDRE                                         r  forLoop_idx_0_1769187817[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_1769187817[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.009ns  (logic 0.270ns (13.430%)  route 1.740ns (86.570%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T15                                               0.000     0.000 r  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    T15                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           1.740     2.009    forLoop_idx_0_1769187817[0].cond_butt_dirs/sync/D[0]
    SLICE_X58Y77         FDRE                                         r  forLoop_idx_0_1769187817[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=561, routed)         0.849     2.038    forLoop_idx_0_1769187817[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X58Y77         FDRE                                         r  forLoop_idx_0_1769187817[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C





