$date
	Wed Mar 20 22:23:31 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module comparator $end
$var wire 8 ! piA [7:0] $end
$var wire 8 " piB [7:0] $end
$var reg 1 # poIgual $end
$var reg 1 $ poMayor $end
$var reg 1 % poMenor $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0%
1$
0#
b101101 "
b10110111 !
$end
#1000000
b1101 "
b10111111 !
#2000000
1%
0$
b11000001 "
b10101000 !
#3000000
0%
1$
b11011 "
b1111010 !
#4000000
1%
0$
b11011100 "
b1000101 !
#5000001
