$date
	Tue Jan 16 12:04:45 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module fifo_tb $end
$var wire 8 ! data_out [7:0] $end
$var reg 1 " clk $end
$var reg 8 # data_in [7:0] $end
$var reg 1 $ en_read $end
$var reg 1 % en_write $end
$var reg 5 & ptr_in [4:0] $end
$var reg 5 ' ptr_out [4:0] $end
$var reg 1 ( reset $end
$scope module fifo1 $end
$var wire 1 ) clk $end
$var wire 8 * data_in [7:0] $end
$var wire 1 $ en_read $end
$var wire 1 % en_write $end
$var wire 5 + ptr_in [4:0] $end
$var wire 5 , ptr_out [4:0] $end
$var wire 1 - reset $end
$var reg 8 . data_out [7:0] $end
$var integer 32 / i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx /
bx .
z-
bx ,
bx +
b0 *
z)
1(
bx '
bx &
0%
0$
b0 #
1"
bx !
$end
#5
0"
#10
1"
0(
#15
0"
#20
1"
#25
0"
#30
1"
b1010 #
b1010 *
1%
#35
0"
#40
1"
0%
#45
0"
#50
1"
#55
0"
#60
1"
1$
#65
0"
#70
1"
0$
#75
0"
#80
1"
#85
0"
#90
1"
1%
#95
0"
#100
1"
b11011 #
b11011 *
#105
0"
#110
1"
0%
#115
0"
#120
1"
#125
0"
#130
1"
1$
#135
0"
#140
1"
0$
#145
0"
#150
1"
#155
0"
#160
1"
1$
#165
0"
#170
1"
0$
#175
0"
#180
1"
#185
0"
#190
1"
b1010 #
b1010 *
1%
#195
0"
#200
1"
b11011 #
b11011 *
#205
0"
#210
1"
b101100 #
b101100 *
#215
0"
#220
1"
0%
#225
0"
#230
1"
#235
0"
#240
1"
b1010 #
b1010 *
1%
#245
0"
#250
1"
b11011 #
b11011 *
#255
0"
#260
1"
b101100 #
b101100 *
#265
0"
#270
1"
#275
0"
#280
1"
1$
#285
0"
#290
1"
0$
#295
0"
#300
1"
#305
0"
#310
1"
b1010 #
b1010 *
#315
0"
#320
1"
0%
#325
0"
#330
1"
#335
0"
#340
1"
1$
#345
0"
#350
1"
0$
#355
0"
#360
1"
#365
0"
#370
1"
b11011 #
b11011 *
1%
#375
0"
#380
1"
0%
#385
0"
#390
1"
#395
0"
#400
1"
1$
#405
0"
#410
1"
0$
#415
0"
#420
1"
