{"vcs1":{"timestamp_begin":1696222479.141765672, "rt":18.36, "ut":16.42, "st":0.78}}
{"vcselab":{"timestamp_begin":1696222497.593638538, "rt":1.70, "ut":0.45, "st":0.16}}
{"link":{"timestamp_begin":1696222499.371434773, "rt":0.47, "ut":0.28, "st":0.21}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1696222478.334642808}
{"VCS_COMP_START_TIME": 1696222478.334642808}
{"VCS_COMP_END_TIME": 1696222500.035776865}
{"VCS_USER_OPTIONS": "-full64 -debug_access+r -sverilog +acc +vpi +incdir+/home/hitesh.patel/UVM/UVM_1.2/src /home/hitesh.patel/UVM/UVM_1.2/src/uvm.sv /home/hitesh.patel/UVM/UVM_1.2/src/dpi/uvm_dpi.cc -CFLAGS -DVCS -assert svaext +vcs+lic+wait -f compile.f ../TOP/ei_tdp_ram_top.sv +define+UVM_REPORT_DISABLE_FILE_LINE"}
{"vcs1": {"peak_mem": 389676}}
{"stitch_vcselab": {"peak_mem": 227836}}
