-- Catapult University Version: Report                                              
-- ---------------------------- ---------------------------------------------------
-- Version:                     2011a.126 Production Release                        
-- Build Date:                  Wed Aug  8 00:52:07 PDT 2012                        
                                                                                    
-- Generated by:                gsp14@EEWS305-036                                   
-- Generated date:              Sat May 07 13:33:58 +0100 2016                      

Solution Settings: sobel_filter_bw.v2
  Current state: schedule
  Project: Catapult
  
  Design Input Files Specified
    $PROJECT_HOME/../sobel_filter_source_bw/blur_sob.c
      $MGC_HOME/shared/include/ac_fixed.h
        $MGC_HOME/shared/include/ac_int.h
      $PROJECT_HOME/../sobel_filter_source_bw/blur_sob.h
      $PROJECT_HOME/../sobel_filter_source_bw/shift_class_sob.h
    $PROJECT_HOME/../sobel_filter_source_bw/blur_sob.h
      $MGC_HOME/shared/include/ac_int.h
    $PROJECT_HOME/../sobel_filter_source_bw/shift_class_sob.h
  
  Processes/Blocks in Design
    Process               Real Operation(s) count Latency Throughput Reset Length II Comments 
    --------------------- ----------------------- ------- ---------- ------------ -- --------
    /sobel_filter_bw/core                     371       2          1            0  1          
    Design Total:                             371       2          1            0  0          
    
  Clock Information
    Clock Signal Edge   Period Sharing Alloc (%) Uncertainty Used by Processes/Blocks 
    ------------ ------ ------ ----------------- ----------- ------------------------
    clk          rising 20.000             20.00    0.000000 /sobel_filter_bw/core    
    
  I/O Data Ranges
    Port       Mode DeclType DeclWidth DeclRange ActType ActWidth ActRange 
    ---------- ---- -------- --------- --------- ------- -------- --------
    vin        IN   Unsigned        90                                     
    vga_xy     IN   Unsigned        20                                     
    clk        IN   Unsigned         1                                     
    en         IN   Unsigned         1                                     
    arst_n     IN   Unsigned         1                                     
    vout:rsc.z OUT  Unsigned        30                                     
    
  Memory Resources
    Resource Name: /sobel_filter_bw/vin:rsc
      Memory Component: [DirectInput]                Size:         1 x 90
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable             Indices Phys Memory Address     
      -------------------- ------- -----------------------
      /sobel_filter_bw/vin    0:89 00000000-00000000 (0-0) 
      
    Resource Name: /sobel_filter_bw/vout:rsc
      Memory Component: mgc_out_stdreg               Size:         1 x 30
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable              Indices Phys Memory Address     
      --------------------- ------- -----------------------
      /sobel_filter_bw/vout    0:29 00000000-00000000 (0-0) 
      
    Resource Name: /sobel_filter_bw/vga_xy:rsc
      Memory Component: [DirectInput]                Size:         1 x 20
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable                Indices Phys Memory Address     
      ----------------------- ------- -----------------------
      /sobel_filter_bw/vga_xy    0:19 00000000-00000000 (0-0) 
      
  Multi-Cycle (Combinational) Component Usage
    Instance Component Name Delay 
    -------- -------------- -----
    
  Loops
    Process               Loop             Iterations C-Steps Total Cycles  Duration  Unroll Init Comments 
    --------------------- ---------------- ---------- ------- ------------- --------- ------ ---- --------
    /sobel_filter_bw/core core:rlp           Infinite       0            3  60.00 ns                       
    /sobel_filter_bw/core   main             Infinite       3            3  60.00 ns            1          
    
  Loop Execution Profile
    Process               Loop             Total Cycles % of Overall Design Cycles Throughput Cycles Comments 
    --------------------- ---------------- ------------ -------------------------- ----------------- --------
    /sobel_filter_bw/core core:rlp                   0                        0.00                1           
    /sobel_filter_bw/core   main                     3                      100.00                1           
    
  End of Report
