<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xml:lang="en" lang="en" xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html;charset=utf-8" />
    <meta http-equiv="Content-Style-Type" content="text/css" />
    <!-- MOTW-DISABLED saved from url=(0014)about:internet -->
    <title>EDK Processor</title>
    <link rel="StyleSheet" href="css/Xilinx_Blockset.css" type="text/css" media="all" />
    <link rel="StyleSheet" href="css/webworks.css" type="text/css" media="all" />
    <script type="text/javascript" language="JavaScript1.2" src="wwhdata/common/context.js"></script>
    <script type="text/javascript" language="JavaScript1.2" src="wwhdata/common/towwhdir.js"></script>
    <script type="text/javascript" language="JavaScript1.2" src="wwhdata/common/wwhpagef.js"></script>
    <script type="text/javascript" language="JavaScript1.2">
      <!--
        var  WebWorksRootPath = "";
      // -->
    </script>
    <script type="text/javascript" language="JavaScript1.2">
      <!--
        // Set reference to top level help frame
        //
        var  WWHFrame = WWHGetWWHFrame("", true);
      // -->
    </script>
    <script type="text/javascript" language="JavaScript1.2" src="scripts/expand.js"></script>
  </head>
  <body onload="WWHUpdate();" onunload="WWHUnload();" onkeydown="WWHHandleKeyDown((document.all||document.getElementById||document.layers)?event:null);" onkeypress="WWHHandleKeyPress((document.all||document.getElementById||document.layers)?event:null);" onkeyup="WWHHandleKeyUp((document.all||document.getElementById||document.layers)?event:null);">
    <table align="left">
      <tr>
        <td class="WebWorks_Company_Logo_Top">
          <img src="logo.gif" />
        </td>
      </tr>
    </table>
    <br clear="all" />
    <br />
    <div class="WebWorks_Breadcrumbs" style="text-align: left;">
      <a class="WebWorks_Breadcrumb_Link" href="Xilinx_Blockset.11.001.html#398634">Xilinx Blockset</a> : EDK Processor</div>
    <hr align="left" />
    <blockquote>
      <div class="Heading1"><a name="398634">EDK Processor</a></div>
      <div class="Body"><span class="Italic"><a name="398635">This block is listed in the following Xilinx Blockset libraries: Index, Control Logic.</a></span></div>
      <div class="OneLiner"><a name="398639"><img class="Default" src="images/Xilinx_Blockset.11.046.1.jpg" width="55" height="58" style="display: block; float: none; left: 0.0; top: 0.0" alt="" />The EDK Processor block allows user logic developed in System Generator </a>to be attached to embedded processor systems created using the Xilinx Embedded Development Kit (EDK). </div>
      <div class="Body"><a name="1101212">The EDK Processor block supports two design flows: </a><span class="Italic">EDK pcore generation</span> and <span class="Italic">HDL netlisting</span>. In the <span class="Italic">HDL netlisting</span> flow, the embedded processor systems created using the EDK are imported into System Generator models. In <span class="Italic">EDK pcore </span><span class="Italic">generation</span> flow, the System Generator models are exported as a pcore, which can be later imported into EDK projects and attached to embedded processors.</div>
      <div class="Heading2"><a name="551521">Memory Map Interface</a></div>
      <div class="Body"><a name="551518">The EDK Processor block automatically generates a </a><span class="XBlueLink"><a href="javascript:WWHClickedPopup('sysgen', 'Xilinx_Blockset.11.096.html#2987961', '');" title="Shared Memory">Shared Memory</a></span>-based memory map interface for the embedded processor and the user logic developed using System Generator to communicate with each other. C device drivers are also automatically generated by the EDK Processor block in order for the embedded processors to access the attached shared memories.</div>
      <table class="FigureNoTitle" style="text-align: left; width: 396pt" cellspacing="0" summary="">
        <caption></caption>
        <tr>
          <td style="padding-bottom: 0pt; padding-left: 0pt; padding-right: 0pt; padding-top: 0pt; vertical-align: top; width: 396.0pt">
            <div class="Anchor"><a name="551543"><img class="Default" src="images/Xilinx_Blockset.11.046.2.jpg" width="287" height="71" style="display: block; float: none; left: 0.0; top: 0.0" alt="" /></a></div>
          </td>
        </tr>
      </table>
      <div class="Body"><a name="551556">The figure above shows the memory map interface generated by the EDK Processor block. </a>The user logic developed in System Generator is connected to a set of shared memories. These shared memories can be added to the EDK Processor block through the block dialog box described below. The EDK Processor block automatically generates the other half of the shared memories and a memory map interface that connects the shared memories to the MicroBlaze™ processor through either a slave PLB v4.6 interface, o an AXI4 interface, depending on the user selection. By default, the PLB v4.6 interface is selected. C device drivers are also automatically generated so that the MicroBlaze processor can get access to these shared-memories, by their names or their locations on the memory map interface. </div>
      <div class="Body"><a name="551560">The memory map interface is generated by the EDK Processor block in either the EDK </a>pcore generation flow or HDL netlisting flow. In the EDK pcore generation flow, only the hardware to the right of the Bus Adaptor is netlisted into the exported pcore. In the HDL netlisting flow, all the hardware shown in the figure above (including the MicroBlaze processor, the memory map interface, the shared memories, and the user logic) is netlisted together, just like other System Generator designs. </div>
      <div class="Body"><a name="551750">Refer to </a><span class="XBlueLink"><a href="javascript:WWHClickedPopup('sysgen', 'HW_SW_CoDesign.07.1.html#297549', '');" title="Hardware/Software Co-Design">Hardware/Software Co-Design</a></span>   for more details about the design and simulation techniques offered by the EDK Processor block. </div>
      <div class="Heading2"><a name="551753">Block Parameters</a></div>
      <div class="Body"><a name="275829">The block parameters dialog box can be invoked by double-clicking the icon in your </a>Simulink model. </div>
      <div class="Heading3"><a name="551773">Basic tab</a></div>
      <div class="Body"><a name="1304538">Parameters specific to the Basic tab are as follows: </a></div>
      <div class="Bulleted_outer" style="margin-left: 0pt">
        <table border="0" cellspacing="0" cellpadding="0" summary="">
          <tr style="vertical-align: baseline;">
            <td>
              <div class="Bulleted_inner" style="width: 18pt; white-space: nowrap;">•      </div>
            </td>
            <td width="100%">
              <div class="Bulleted_inner"><span class="Bold"><a name="551781">Configure processor for</a></span>: The EDK Processor block can be configured for <span class="Bold">EDK pcore </span><span class="Bold">generation</span> or <span class="Bold">HDL netlisting</span>. The EDK Import Wizard runs automatically when HDL netlisting is chosen. </div>
            </td>
          </tr>
        </table>
      </div>
      <div class="Bulleted_outer" style="margin-left: 0pt">
        <table border="0" cellspacing="0" cellpadding="0" summary="">
          <tr style="vertical-align: baseline;">
            <td>
              <div class="Bulleted_inner" style="width: 18pt; white-space: nowrap;">•      </div>
            </td>
            <td width="100%">
              <div class="Bulleted_inner"><span class="Bold"><a name="551783">Import</a></span>: Launch the EDK Import Wizard. </div>
            </td>
          </tr>
        </table>
      </div>
      <div class="Bulleted_outer" style="margin-left: 0pt">
        <table border="0" cellspacing="0" cellpadding="0" summary="">
          <tr style="vertical-align: baseline;">
            <td>
              <div class="Bulleted_inner" style="width: 18pt; white-space: nowrap;">•      </div>
            </td>
            <td width="100%">
              <div class="Bulleted_inner"><span class="Bold"><a name="1304567">XPS project</a></span>: Name of the imported XMP project file (<span class="Filename">.xmp</span> file). Click <span class="Bold">Import...</span> to browse to a new XMP project file.</div>
            </td>
          </tr>
        </table>
      </div>
      <div class="Bulleted_outer" style="margin-left: 0pt">
        <table border="0" cellspacing="0" cellpadding="0" summary="">
          <tr style="vertical-align: baseline;">
            <td>
              <div class="Bulleted_inner" style="width: 18pt; white-space: nowrap;">•      </div>
            </td>
            <td width="100%">
              <div class="Bulleted_inner"><span class="Bold"><a name="551785">Memory Map</a></span>: A view that shows the shared memories associated with the processor. Right-clicking on the Memory Map items reveals a menu of possible operations on the shared memories: configure, delete, or re-synchronize the shared memories, refresh the tree view. Re-synchronizing shared memories helps to keep the shared memories used by the user logic consistent with the shared memories automatically generated by the EDK Processor block. </div>
            </td>
          </tr>
        </table>
      </div>
      <table class="FigureNoTitle" style="text-align: left; width: 396pt" cellspacing="0" summary="">
        <caption></caption>
        <tr>
          <td style="padding-bottom: 0pt; padding-left: 0pt; padding-right: 0pt; padding-top: 0pt; vertical-align: top; width: 396.0pt">
            <div class="Anchor"><a name="1277574"><img class="Default" src="images/Xilinx_Blockset.11.046.3.jpg" width="268" height="324" style="display: block; float: none; left: 0.0; top: 0.0" alt="" /></a></div>
          </td>
        </tr>
      </table>
      <div class="Note2">
        <span class="XNote">Note:&nbsp;</span><a name="2470974">The EDK Processor block does not support Shared Memory blocks with spaces in their </a>names.</div>
      <div class="Heading3"><a name="1278803">Advanced tab</a></div>
      <div class="Body"><a name="1278804">Parameters specific to the Advanced tab are as follows: </a></div>
      <div class="Body"><a name="1278801">Port Interface</a></div>
      <div class="Body"><a name="1345524">Refer to the topic </a>Exposing Processor Ports to System Generator  for more information.</div>
      <div class="Heading3"><a name="1350270">Implementation tab</a></div>
      <div class="Heading4"><a name="1278836">Memory Map Interface</a></div>
      <div class="Body"><a name="1350281">Parameters specific to the Implementation tab are as follows: </a></div>
      <div class="Body"><a name="1445752">Memory Map Interface</a></div>
      <div class="BulletedSub_outer" style="margin-left: 18pt">
        <table border="0" cellspacing="0" cellpadding="0" summary="">
          <tr style="vertical-align: baseline;">
            <td>
              <div class="BulletedSub_inner" style="width: 18pt; white-space: nowrap;">•</div>
            </td>
            <td width="100%">
              <div class="BulletedSub_inner"><span class="Bold"><a name="1278815">Bus Type</a></span>: Select <span class="Bold">PLB v4.6 (Processor Local Bus v4.6)</span> or <span class="Bold">AXI4 (Advanced </span><span class="Bold">eXtensible Interface 4) </span>as the peripheral bus. The default is <span class="Bold">PLB v4.6 (Processor </span><span class="Bold">Local Bus)</span>.</div>
            </td>
          </tr>
        </table>
      </div>
      <div class="Body3"><a name="2590383">If PLB v4.6 is selected, the target MicroBlaze™ processor must have a PLB v4.6 bus </a>properly connected to the DPLB interface. If AXI4 is selected, the target MicroBlaze processor must have an AXI interconnect properly connected to the M_AXI_DP interface.</div>
      <div class="Body3"><a name="2614677">For HDL netlisting mode, the bus type is automatically selected by System </a>Generator when importing an XPS project. The selection is determined based on the interconnect type of the target MicroBlaze processor.</div>
      <div class="BulletedSub_outer" style="margin-left: 18pt">
        <table border="0" cellspacing="0" cellpadding="0" summary="">
          <tr style="vertical-align: baseline;">
            <td>
              <div class="BulletedSub_inner" style="width: 18pt; white-space: nowrap;">•</div>
            </td>
            <td width="100%">
              <div class="BulletedSub_inner"><span class="Bold"><a name="2614681">Base Address</a></span>: The bus address space will be automatically adjusted and minimized. If you know where you want the bus address space to start, enter the address and click <span class="Bold">Lock</span>. Otherwise, the base address will be automatically determined for you.</div>
            </td>
          </tr>
        </table>
      </div>
      <div class="BulletedSub_outer" style="margin-left: 18pt">
        <table border="0" cellspacing="0" cellpadding="0" summary="">
          <tr style="vertical-align: baseline;">
            <td>
              <div class="BulletedSub_inner" style="width: 18pt; white-space: nowrap;">•</div>
            </td>
            <td width="100%">
              <div class="BulletedSub_inner"><span class="Bold"><a name="1350303">Dual Clocks</a></span>: In the EDK Import flow, an extra clock will appear in the top-level netlist called <span class="Filename">plb_clk</span> (or <span class="Filename">axi_aclk</span> for AXI4). The Processor and the PLB v4.6 bus adaptor (AXI4 interconnect) will be driven by the <span class="Filename">plb_clk</span>, and the rest of the System Generator design will be driven by the <span class="Filename">sysgen_clk</span>. </div>
            </td>
          </tr>
        </table>
      </div>
      <div class="Body3"><a name="1350305">When netlisting for hardware co-simulation, the </a><span class="Filename">plb_clk (axi_aclk)</span>is driven directly by the board's input clock, while the <span class="Filename">sysgen_clk</span> is controlled by the hardware co-simulation module. </div>
      <div class="Body3"><a name="1350307">When exporting as a pcore, the generated pcore has an additional clock port that </a>must be connected in XPS to drive the System Generator design. Refer to topic Asynchronous Support for more information.</div>
      <div class="BulletedSub_outer" style="margin-left: 18pt">
        <table border="0" cellspacing="0" cellpadding="0" summary="">
          <tr style="vertical-align: baseline;">
            <td>
              <div class="BulletedSub_inner" style="width: 18pt; white-space: nowrap;">•</div>
            </td>
            <td width="100%">
              <div class="BulletedSub_inner"><span class="Bold"><a name="1919586">Register Read-Back</a></span>: Typically interfaces on the memory-map are uni-directional; the registers can either be <span class="Italic">read-from</span> or <span class="Italic">write-to</span> from the processor. When <span class="Bold">Register </span><span class="Bold">Read-Back</span> is enabled, From-Registers that can be written-to from the processor can also be read-from. Turning on this functionality will add more entries to the memory map and will incur a speed and area penalty.</div>
            </td>
          </tr>
        </table>
      </div>
      <div class="Body"><a name="1445762">Constraints</a></div>
      <div class="BulletedSub_outer" style="margin-left: 18pt">
        <table border="0" cellspacing="0" cellpadding="0" summary="">
          <tr style="vertical-align: baseline;">
            <td>
              <div class="BulletedSub_inner" style="width: 18pt; white-space: nowrap;">•</div>
            </td>
            <td width="100%">
              <div class="BulletedSub_inner"><span class="Bold"><a name="1456263">Constraint file</a></span>: Pathname to the modified UCF file that automatically generated by System Generator. After you successfully import an XPS project into System Generator, and if the XPS project contains a UCF (User Constraint File), System Generator will parse that UCF file and generate a modified UCF file based on the settings of the EDK Processor block. You can examine the modifications made by System Generator by clicking the <span class="Bold">View </span>button to the right of the <span class="Bold">Constraint file</span> text field. Should there be any undesired modifications, you can modify the original UCF file and re-import the XPS project.</div>
            </td>
          </tr>
        </table>
      </div>
      <div class="Bulleted_outer" style="margin-left: 0pt">
        <table border="0" cellspacing="0" cellpadding="0" summary="">
          <tr style="vertical-align: baseline;">
            <td>
              <div class="Bulleted_inner" style="width: 18pt; white-space: nowrap;">•      </div>
            </td>
            <td width="100%">
              <div class="Bulleted_inner"><span class="Bold"><a name="1304778">Inherit Device Type from System Generator</a></span>: This option only works when the EDK Processor block is set in HDL Import mode. When enabled, during netlisting time, System Generator will push the device type selected on the System Generator Token to XPS and re-synthesize a new processor subsystem. This option may cause netlisting to error out if the imported XPS system uses board-specific resources or contain constraints that tie the system to a specific board or device.</div>
            </td>
          </tr>
        </table>
      </div>
      <div class="Heading3"><a name="2590486">Software tab</a></div>
      <div class="Bulleted_outer" style="margin-left: 0pt">
        <table border="0" cellspacing="0" cellpadding="0" summary="">
          <tr style="vertical-align: baseline;">
            <td>
              <div class="Bulleted_inner" style="width: 18pt; white-space: nowrap;">•      </div>
            </td>
            <td width="100%">
              <div class="Bulleted_inner"><span class="Bold"><a name="2590516">Initial Program</a></span> Allows an Initial program (.ELF file) to be set on the EDK Processor block. When a bitstream containing an EDK Processor is created using the Bitstream or Hardware Co-simulation compilation target, the initial program file pointed to in this field will be loaded onto the program memory of the processor after the bitstream has been created. </div>
            </td>
          </tr>
        </table>
      </div>
      <div class="Bulleted_outer" style="margin-left: 0pt">
        <table border="0" cellspacing="0" cellpadding="0" summary="">
          <tr style="vertical-align: baseline;">
            <td>
              <div class="Bulleted_inner" style="width: 18pt; white-space: nowrap;">•      </div>
            </td>
            <td width="100%">
              <div class="Bulleted_inner"><span class="Bold"><a name="2602539">Enable Co-Debug with Xilinx SDK (Beta)</a></span>: When this option is checked (the default), there is an extra co-debug circuit that is automatically inserted into the design under test. This co-debug circuit allows System Generator and the MicroBlaze to get synchronized during simulation. </div>
            </td>
          </tr>
        </table>
      </div>
      <div class="Body2"><a name="2602624">You should uncheck this co-debug option when you are done with co-debug. This will </a>remove the co-debug circuit from the final netlist and bitstream.</div>
      <div class="Body"><a name="1350290">Other parameters used by this block are explained in the topic</a><br /><span class="XBlueLink"><a href="javascript:WWHClickedPopup('sysgen', 'Xilinx_Blockset.11.003.html#271277', '');" title="Common Options in Block Parameter Dialog Boxes">Common Options in Block Parameter Dialog Boxes</a></span>. </div>
      <div class="Heading2"><a name="551808">Known Issues</a></div>
      <div class="Bulleted_outer" style="margin-left: 0pt">
        <table border="0" cellspacing="0" cellpadding="0" summary="">
          <tr style="vertical-align: baseline;">
            <td>
              <div class="Bulleted_inner" style="width: 18pt; white-space: nowrap;">•      </div>
            </td>
            <td width="100%">
              <div class="Bulleted_inner"><a name="1550289">Only one EDK Processor block per design is supported. </a></div>
            </td>
          </tr>
        </table>
      </div>
      <div class="Bulleted_outer" style="margin-left: 0pt">
        <table border="0" cellspacing="0" cellpadding="0" summary="">
          <tr style="vertical-align: baseline;">
            <td>
              <div class="Bulleted_inner" style="width: 18pt; white-space: nowrap;">•      </div>
            </td>
            <td width="100%">
              <div class="Bulleted_inner"><a name="1550295">Only one MicroBlaze™ processor per design is supported. Use of multiple MicroBlaze </a>processors per design and the embedded PowerPC® processor are not supported.</div>
            </td>
          </tr>
        </table>
      </div>
      <div class="Bulleted_outer" style="margin-left: 0pt">
        <table border="0" cellspacing="0" cellpadding="0" summary="">
          <tr style="vertical-align: baseline;">
            <td>
              <div class="Bulleted_inner" style="width: 18pt; white-space: nowrap;">•      </div>
            </td>
            <td width="100%">
              <div class="Bulleted_inner"><a name="2590408">The Multiple Subsystem Generator block does not support designs that include an </a>EDK Processor block</div>
            </td>
          </tr>
        </table>
      </div>
      <div class="Bulleted_outer" style="margin-left: 0pt">
        <table border="0" cellspacing="0" cellpadding="0" summary="">
          <tr style="vertical-align: baseline;">
            <td>
              <div class="Bulleted_inner" style="width: 18pt; white-space: nowrap;">•      </div>
            </td>
            <td width="100%">
              <div class="Bulleted_inner"><a name="2590414">For the AXI4 interface, only in-frame burst transfers are supported; cross-frame burst </a>transfer is currently not supported. That is, each burst frame of data must be predicated by an address.</div>
            </td>
          </tr>
        </table>
      </div>
      <div class="Bulleted_outer" style="margin-left: 0pt">
        <table border="0" cellspacing="0" cellpadding="0" summary="">
          <tr style="vertical-align: baseline;">
            <td>
              <div class="Bulleted_inner" style="width: 18pt; white-space: nowrap;">•      </div>
            </td>
            <td width="100%">
              <div class="Bulleted_inner"><a name="2590415">AXI4 is not supported on Virtex 5, Spartan 5, and older devices.</a></div>
            </td>
          </tr>
        </table>
      </div>
      <div class="Heading2"><a name="551818">Online Documentation for the MicroBlaze Processor</a></div>
      <div class="Body"><a name="551821">More information for the MicroBlaze™processor can be found at the following address:</a></div>
      <div class="Body"><span class="URL"><a href="http://www.xilinx.com/products/design_resources/proc_central/microblaze.htm" target="external_window" name="1385699">http://www.xilinx.com/products/design_resources/proc_central/microblaze.htm</a></span></div>
      <script type="text/javascript" language="JavaScript1.2">
        <!--
          // Clear related topics
          //
          WWHClearRelatedTopics();

          document.writeln(WWHRelatedTopicsInlineHTML());
        // -->
      </script>
    </blockquote>
    <script type="text/javascript" language="JavaScript1.2">
      <!--
        document.write(WWHRelatedTopicsDivTag() + WWHPopupDivTag() + WWHALinksDivTag());
      // -->
    </script>
  </body>
</html>