 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_router
Version: E-2010.12-SP5-2
Date   : Thu Jul  7 15:21:19 2016
****************************************

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: Rst (input port clocked by Clk)
  Endpoint: E_vc0_controller/state_reg[0]
            (rising edge-triggered flip-flop clocked by Clk)
  Path Group: Clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_router         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  input external delay                                  0.6580     0.6580 f
  Rst (in)                                              0.0000     0.6580 f
  north_arbiter/Rst (router_vcarb_0)                    0.0000     0.6580 f
  north_arbiter/U18/Z (BUF_X4)                          0.0611     0.7191 f
  north_arbiter/U68/ZN (NAND2_X1)                       0.0522     0.7713 r
  north_arbiter/U58/ZN (NAND2_X1)                       0.0322     0.8035 f
  north_arbiter/U51/ZN (NOR2_X1)                        0.0383     0.8418 r
  north_arbiter/U22/ZN (NAND4_X1)                       0.0546     0.8964 f
  north_arbiter/Port_vc1_usage (router_vcarb_0)         0.0000     0.8964 f
  U326/ZN (OAI21_X1)                                    0.0691     0.9655 r
  U329/ZN (INV_X1)                                      0.0365     1.0020 f
  N_vc0_controller/N_usage (node_controller_8)          0.0000     1.0020 f
  N_vc0_controller/U79/ZN (NOR3_X2)                     0.0821     1.0841 r
  N_vc0_controller/N_vc_arb_req (node_controller_8)     0.0000     1.0841 r
  north_arbiter/Port_vc0_arb_req[3] (router_vcarb_0)    0.0000     1.0841 r
  north_arbiter/U20/ZN (NOR2_X1)                        0.0278     1.1120 f
  north_arbiter/U10/ZN (NAND2_X1)                       0.0374     1.1494 r
  north_arbiter/U38/ZN (INV_X1)                         0.0282     1.1776 f
  north_arbiter/U94/ZN (NAND3_X1)                       0.0344     1.2120 r
  north_arbiter/U95/ZN (NAND2_X1)                       0.0313     1.2433 f
  north_arbiter/U3/ZN (NOR3_X1)                         0.0494     1.2927 r
  north_arbiter/U96/ZN (NAND4_X1)                       0.0538     1.3465 f
  north_arbiter/Port_vc0_usage (router_vcarb_0)         0.0000     1.3465 f
  U325/ZN (OAI21_X1)                                    0.0642     1.4107 r
  U327/ZN (INV_X1)                                      0.0560     1.4667 f
  N_vc1_controller/N_usage (node_controller_7)          0.0000     1.4667 f
  N_vc1_controller/U68/ZN (OAI21_X1)                    0.0645     1.5312 r
  N_vc1_controller/U73/ZN (NOR3_X2)                     0.0377     1.5689 f
  N_vc1_controller/W_vc_arb_req (node_controller_7)     0.0000     1.5689 f
  west_arbiter/Port_vc1_arb_req[4] (router_vcarb_1)     0.0000     1.5689 f
  west_arbiter/U45/ZN (INV_X1)                          0.0426     1.6115 r
  west_arbiter/U47/ZN (NAND3_X1)                        0.0555     1.6670 f
  west_arbiter/U48/ZN (INV_X1)                          0.0619     1.7289 r
  west_arbiter/U60/ZN (NAND3_X1)                        0.0527     1.7816 f
  west_arbiter/U61/ZN (NAND4_X1)                        0.0484     1.8300 r
  west_arbiter/Port_vc1_usage (router_vcarb_1)          0.0000     1.8300 r
  U779/ZN (NOR2_X1)                                     0.0292     1.8592 f
  U783/ZN (NOR2_X1)                                     0.0475     1.9066 r
  I_vc0_controller/W_usage (node_controller_1)          0.0000     1.9066 r
  I_vc0_controller/U10/ZN (NOR2_X2)                     0.0411     1.9477 f
  I_vc0_controller/W_vc_arb_req (node_controller_1)     0.0000     1.9477 f
  west_arbiter/Port_vc0_arb_req[0] (router_vcarb_1)     0.0000     1.9477 f
  west_arbiter/U46/ZN (NOR2_X2)                         0.0706     2.0183 r
  west_arbiter/U97/ZN (NAND4_X1)                        0.0557     2.0741 f
  west_arbiter/U98/ZN (INV_X1)                          0.0457     2.1197 r
  west_arbiter/U15/ZN (AND3_X2)                         0.0727     2.1924 r
  west_arbiter/U104/ZN (NAND3_X1)                       0.0479     2.2403 f
  west_arbiter/U106/ZN (NOR2_X1)                        0.0567     2.2970 r
  west_arbiter/Port_vc0_arb_grant[9] (router_vcarb_1)   0.0000     2.2970 r
  E_vc0_controller/W_vc_arb_gnt (node_controller_4)     0.0000     2.2970 r
  E_vc0_controller/U89/ZN (INV_X1)                      0.0268     2.3238 f
  E_vc0_controller/U91/ZN (NAND4_X1)                    0.0338     2.3576 r
  E_vc0_controller/U92/ZN (NAND2_X1)                    0.0397     2.3973 f
  E_vc0_controller/U106/ZN (NAND3_X1)                   0.0398     2.4371 r
  E_vc0_controller/state_reg[0]/D (DFFR_X1)             0.0090     2.4461 r
  data arrival time                                                2.4461

  clock Clk (rise edge)                                 2.5683     2.5683
  clock network delay (ideal)                           0.0000     2.5683
  clock uncertainty                                    -0.0500     2.5183
  E_vc0_controller/state_reg[0]/CK (DFFR_X1)            0.0000     2.5183 r
  library setup time                                   -0.0338     2.4845
  data required time                                               2.4845
  --------------------------------------------------------------------------
  data required time                                               2.4845
  data arrival time                                               -2.4461
  --------------------------------------------------------------------------
  slack (MET)                                                      0.0384


1
