Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 894ca879db87427899977b88143cd3ae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot tb_kuznechik_cipher_apb_wrapper_func_synth xil_defaultlib.tb_kuznechik_cipher_apb_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'pwdata_i' on this module [C:/rtl/project_3/project_3.srcs/sim_1/new/tb_kuznechik_cipher_apb_wrapper.sv:51]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
