

================================================================
== Synthesis Summary Report of 'bicg'
================================================================
+ General Information: 
    * Date:           Thu Mar 13 15:24:15 2025
    * Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
    * Project:        bicg
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: virtexuplus
    * Target device:  xcvu9p-flga2104-2-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +------------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+---------+-------------+-------------+-----+
    |               Modules              | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |      |         |             |             |     |
    |               & Loops              | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined| BRAM |   DSP   |      FF     |     LUT     | URAM|
    +------------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+---------+-------------+-------------+-----+
    |+ bicg                              |     -|  0.00|     1908|  9.540e+03|         -|     1909|     -|        no|     -|  88 (1%)|  20972 (~0%)|   19453 (1%)|    -|
    | + bicg_Pipeline_VITIS_LOOP_6_1     |     -|  2.56|       18|     90.000|         -|       18|     -|        no|     -|        -|      8 (~0%)|     45 (~0%)|    -|
    |  o VITIS_LOOP_6_1                  |     -|  3.65|       16|     80.000|         1|        1|    16|       yes|     -|        -|            -|            -|    -|
    | + bicg_Pipeline_VITIS_LOOP_15_1    |     -|  2.56|       18|     90.000|         -|       18|     -|        no|     -|        -|      8 (~0%)|     45 (~0%)|    -|
    |  o VITIS_LOOP_15_1                 |     -|  3.65|       16|     80.000|         1|        1|    16|       yes|     -|        -|            -|            -|    -|
    | + bicg_Pipeline_VITIS_LOOP_24_1    |     -|  0.48|      260|  1.300e+03|         -|      260|     -|        no|     -|  88 (1%)|  14671 (~0%)|  11711 (~0%)|    -|
    |  o VITIS_LOOP_24_1                 |    II|  3.65|      258|  1.290e+03|       166|        3|    32|       yes|     -|        -|            -|            -|    -|
    | + bicg_Pipeline_VITIS_LOOP_73_3    |     -|  0.00|       72|    360.000|         -|       72|     -|        no|     -|        -|    537 (~0%)|    486 (~0%)|    -|
    |  o VITIS_LOOP_73_3                 |    II|  3.65|       70|    350.000|        11|        4|    16|       yes|     -|        -|            -|            -|    -|
    | o VITIS_LOOP_55_1                  |     -|  3.65|     1520|  7.600e+03|        95|        -|    16|        no|     -|        -|            -|            -|    -|
    |  + bicg_Pipeline_VITIS_LOOP_59_2   |     -|  0.00|       36|    180.000|         -|       36|     -|        no|     -|        -|    179 (~0%)|     98 (~0%)|    -|
    |   o VITIS_LOOP_59_2                |    II|  3.65|       34|    170.000|         4|        2|    16|       yes|     -|        -|            -|            -|    -|
    |  + bicg_Pipeline_VITIS_LOOP_59_21  |     -|  0.00|       36|    180.000|         -|       36|     -|        no|     -|        -|    179 (~0%)|     98 (~0%)|    -|
    |   o VITIS_LOOP_59_2                |    II|  3.65|       34|    170.000|         4|        2|    16|       yes|     -|        -|            -|            -|    -|
    +------------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+---------+-------------+-------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| Interface  | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   |
|            | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| m_axi_gmem | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 7             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface     | Register | Offset | Width | Access | Description                      | Bit Fields                                                           |
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_control | CTRL     | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER     | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_control | IP_IER   | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_control | IP_ISR   | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_control | A_1      | 0x10   | 32    | W      | Data signal of A                 |                                                                      |
| s_axi_control | A_2      | 0x14   | 32    | W      | Data signal of A                 |                                                                      |
| s_axi_control | p_1      | 0x1c   | 32    | W      | Data signal of p                 |                                                                      |
| s_axi_control | p_2      | 0x20   | 32    | W      | Data signal of p                 |                                                                      |
| s_axi_control | r_1      | 0x28   | 32    | W      | Data signal of r                 |                                                                      |
| s_axi_control | r_2      | 0x2c   | 32    | W      | Data signal of r                 |                                                                      |
| s_axi_control | s_out_1  | 0x34   | 32    | W      | Data signal of s_out             |                                                                      |
| s_axi_control | s_out_2  | 0x38   | 32    | W      | Data signal of s_out             |                                                                      |
| s_axi_control | q_out_1  | 0x40   | 32    | W      | Data signal of q_out             |                                                                      |
| s_axi_control | q_out_2  | 0x44   | 32    | W      | Data signal of q_out             |                                                                      |
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| A        | inout     | float*   |
| p        | inout     | float*   |
| r        | inout     | float*   |
| s_out    | inout     | float*   |
| q_out    | inout     | float*   |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+---------------+-----------+----------+-----------------------------------+
| Argument | HW Interface  | HW Type   | HW Usage | HW Info                           |
+----------+---------------+-----------+----------+-----------------------------------+
| A        | m_axi_gmem    | interface |          |                                   |
| A        | s_axi_control | register  | offset   | name=A_1 offset=0x10 range=32     |
| A        | s_axi_control | register  | offset   | name=A_2 offset=0x14 range=32     |
| p        | m_axi_gmem    | interface |          |                                   |
| p        | s_axi_control | register  | offset   | name=p_1 offset=0x1c range=32     |
| p        | s_axi_control | register  | offset   | name=p_2 offset=0x20 range=32     |
| r        | m_axi_gmem    | interface |          |                                   |
| r        | s_axi_control | register  | offset   | name=r_1 offset=0x28 range=32     |
| r        | s_axi_control | register  | offset   | name=r_2 offset=0x2c range=32     |
| s_out    | m_axi_gmem    | interface |          |                                   |
| s_out    | s_axi_control | register  | offset   | name=s_out_1 offset=0x34 range=32 |
| s_out    | s_axi_control | register  | offset   | name=s_out_2 offset=0x38 range=32 |
| q_out    | m_axi_gmem    | interface |          |                                   |
| q_out    | s_axi_control | register  | offset   | name=q_out_1 offset=0x40 range=32 |
| q_out    | s_axi_control | register  | offset   | name=q_out_2 offset=0x44 range=32 |
+----------+---------------+-----------+----------+-----------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+--------------+-----------------+-----------+--------+-------+-----------------------------------------------------------------------------------------+
| HW Interface | Loop            | Direction | Length | Width | Location                                                                                |
+--------------+-----------------+-----------+--------+-------+-----------------------------------------------------------------------------------------+
| m_axi_gmem   | VITIS_LOOP_59_2 | read      | 32     | 32    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/bicg/generate/bicg/bicg.cpp:59:26 |
+--------------+-----------------+-----------+--------+-------+-----------------------------------------------------------------------------------------+

* Inferred Bursts and Widening Missed
+--------------+----------+-----------------+---------------------------------------------------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------+
| HW Interface | Variable | Loop            | Problem                                                                                                 | Resolution | Location                                                                                |
+--------------+----------+-----------------+---------------------------------------------------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------+
| m_axi_gmem   | p        | VITIS_LOOP_55_1 | Stride is incompatible                                                                                  | 214-230    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/bicg/generate/bicg/bicg.cpp:55:22 |
| m_axi_gmem   | p        | VITIS_LOOP_55_1 | Stride is incompatible                                                                                  | 214-230    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/bicg/generate/bicg/bicg.cpp:55:22 |
| m_axi_gmem   | r        | VITIS_LOOP_55_1 | Stride is incompatible                                                                                  | 214-230    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/bicg/generate/bicg/bicg.cpp:55:22 |
| m_axi_gmem   | r        | VITIS_LOOP_55_1 | Stride is incompatible                                                                                  | 214-230    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/bicg/generate/bicg/bicg.cpp:55:22 |
| m_axi_gmem   | A        | VITIS_LOOP_55_1 | Stride is incompatible                                                                                  | 214-230    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/bicg/generate/bicg/bicg.cpp:55:22 |
| m_axi_gmem   | A        | VITIS_LOOP_55_1 | Stride is incompatible                                                                                  | 214-230    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/bicg/generate/bicg/bicg.cpp:55:22 |
| m_axi_gmem   | s_out    | VITIS_LOOP_73_3 | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/bicg/generate/bicg/bicg.cpp:73:22 |
| m_axi_gmem   | q_out    | VITIS_LOOP_73_3 | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/bicg/generate/bicg/bicg.cpp:73:22 |
| m_axi_gmem   | A        | VITIS_LOOP_59_2 | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/bicg/generate/bicg/bicg.cpp:59:26 |
| m_axi_gmem   | A        | VITIS_LOOP_59_2 | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/bicg/generate/bicg/bicg.cpp:59:26 |
| m_axi_gmem   |          |                 | Could not burst due to multiple potential writes to the same bundle in the same region.                 | 214-224    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/bicg/generate/bicg/bicg.cpp:73:22 |
+--------------+----------+-----------------+---------------------------------------------------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------+

    * Resolution URL: www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+---------------------------------------+-----+--------+------------+------+---------+---------+
| Name                                  | DSP | Pragma | Variable   | Op   | Impl    | Latency |
+---------------------------------------+-----+--------+------------+------+---------+---------+
| + bicg                                | 88  |        |            |      |         |         |
|   add_ln57_fu_1525_p2                 | -   |        | add_ln57   | add  | fabric  | 0       |
|   add_ln57_1_fu_1375_p2               | -   |        | add_ln57_1 | add  | fabric  | 0       |
|   add_ln58_fu_1400_p2                 | -   |        | add_ln58   | add  | fabric  | 0       |
|   add_ln57_2_fu_1550_p2               | -   |        | add_ln57_2 | add  | fabric  | 0       |
|   add_ln57_3_fu_1435_p2               | -   |        | add_ln57_3 | add  | fabric  | 0       |
|   add_ln58_1_fu_1460_p2               | -   |        | add_ln58_1 | add  | fabric  | 0       |
|   add_ln55_fu_1485_p2                 | -   |        | add_ln55   | add  | fabric  | 0       |
|  + bicg_Pipeline_VITIS_LOOP_6_1       | 0   |        |            |      |         |         |
|    add_ln6_fu_101_p2                  | -   |        | add_ln6    | add  | fabric  | 0       |
|  + bicg_Pipeline_VITIS_LOOP_15_1      | 0   |        |            |      |         |         |
|    add_ln15_fu_101_p2                 | -   |        | add_ln15   | add  | fabric  | 0       |
|  + bicg_Pipeline_VITIS_LOOP_59_2      | 0   |        |            |      |         |         |
|    add_ln59_fu_607_p2                 | -   |        | add_ln59   | add  | fabric  | 0       |
|  + bicg_Pipeline_VITIS_LOOP_59_21     | 0   |        |            |      |         |         |
|    add_ln59_fu_607_p2                 | -   |        | add_ln59   | add  | fabric  | 0       |
|  + bicg_Pipeline_VITIS_LOOP_24_1      | 88  |        |            |      |         |         |
|    add_ln24_fu_1845_p2                | -   |        | add_ln24   | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U95  | 3   |        | mul_i      | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_4_no_dsp_1_U74   | -   |        | add_i      | fadd | fabric  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U95  | 3   |        | mul21_i    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U73 | 2   |        | add22_i    | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U96  | 3   |        | mul_i_1    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_4_no_dsp_1_U75   | -   |        | add_i_1    | fadd | fabric  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U96  | 3   |        | mul21_i_1  | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U73 | 2   |        | add22_i_1  | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U97  | 3   |        | mul_i_2    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_4_no_dsp_1_U76   | -   |        | add_i_2    | fadd | fabric  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U97  | 3   |        | mul21_i_2  | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U73 | 2   |        | add22_i_2  | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U98  | 3   |        | mul_i_3    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_4_no_dsp_1_U77   | -   |        | add_i_3    | fadd | fabric  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U98  | 3   |        | mul21_i_3  | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U85 | 2   |        | add22_i_3  | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U99  | 3   |        | mul_i_4    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_4_no_dsp_1_U78   | -   |        | add_i_4    | fadd | fabric  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U99  | 3   |        | mul21_i_4  | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U85 | 2   |        | add22_i_4  | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U100 | 3   |        | mul_i_5    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_4_no_dsp_1_U79   | -   |        | add_i_5    | fadd | fabric  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U100 | 3   |        | mul21_i_5  | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U85 | 2   |        | add22_i_5  | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U101 | 3   |        | mul_i_6    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_4_no_dsp_1_U80   | -   |        | add_i_6    | fadd | fabric  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U101 | 3   |        | mul21_i_6  | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U86 | 2   |        | add22_i_6  | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U102 | 3   |        | mul_i_7    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_4_no_dsp_1_U81   | -   |        | add_i_7    | fadd | fabric  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U102 | 3   |        | mul21_i_7  | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U86 | 2   |        | add22_i_7  | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U103 | 3   |        | mul_i_8    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_4_no_dsp_1_U82   | -   |        | add_i_8    | fadd | fabric  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U103 | 3   |        | mul21_i_8  | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U86 | 2   |        | add22_i_8  | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U104 | 3   |        | mul_i_9    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_4_no_dsp_1_U83   | -   |        | add_i_9    | fadd | fabric  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U104 | 3   |        | mul21_i_9  | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U87 | 2   |        | add22_i_9  | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U105 | 3   |        | mul_i_s    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_4_no_dsp_1_U84   | -   |        | add_i_s    | fadd | fabric  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U105 | 3   |        | mul21_i_s  | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U87 | 2   |        | add22_i_s  | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U106 | 3   |        | mul_i_10   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_4_no_dsp_1_U74   | -   |        | add_i_10   | fadd | fabric  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U106 | 3   |        | mul21_i_10 | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U87 | 2   |        | add22_i_10 | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U95  | 3   |        | mul_i_11   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_4_no_dsp_1_U75   | -   |        | add_i_11   | fadd | fabric  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U107 | 3   |        | mul21_i_11 | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U88 | 2   |        | add22_i_11 | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U96  | 3   |        | mul_i_12   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_4_no_dsp_1_U76   | -   |        | add_i_12   | fadd | fabric  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U108 | 3   |        | mul21_i_12 | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U88 | 2   |        | add22_i_12 | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U97  | 3   |        | mul_i_13   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_4_no_dsp_1_U77   | -   |        | add_i_13   | fadd | fabric  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U109 | 3   |        | mul21_i_13 | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U88 | 2   |        | add22_i_13 | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U98  | 3   |        | mul_i_14   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_4_no_dsp_1_U78   | -   |        | add_i_14   | fadd | fabric  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U110 | 3   |        | mul21_i_14 | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U89 | 2   |        | add22_i_14 | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U99  | 3   |        | mul_i_15   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_4_no_dsp_1_U79   | -   |        | add_i_15   | fadd | fabric  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U111 | 3   |        | mul21_i_15 | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U89 | 2   |        | add22_i_15 | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U100 | 3   |        | mul_i_16   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_4_no_dsp_1_U80   | -   |        | add_i_16   | fadd | fabric  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U112 | 3   |        | mul21_i_16 | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U89 | 2   |        | add22_i_16 | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U101 | 3   |        | mul_i_17   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_4_no_dsp_1_U81   | -   |        | add_i_17   | fadd | fabric  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U113 | 3   |        | mul21_i_17 | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U90 | 2   |        | add22_i_17 | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U102 | 3   |        | mul_i_18   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_4_no_dsp_1_U82   | -   |        | add_i_18   | fadd | fabric  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U114 | 3   |        | mul21_i_18 | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U90 | 2   |        | add22_i_18 | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U103 | 3   |        | mul_i_19   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_4_no_dsp_1_U83   | -   |        | add_i_19   | fadd | fabric  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U115 | 3   |        | mul21_i_19 | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U90 | 2   |        | add22_i_19 | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U104 | 3   |        | mul_i_20   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_4_no_dsp_1_U84   | -   |        | add_i_20   | fadd | fabric  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U116 | 3   |        | mul21_i_20 | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U91 | 2   |        | add22_i_20 | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U105 | 3   |        | mul_i_21   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_4_no_dsp_1_U74   | -   |        | add_i_21   | fadd | fabric  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U107 | 3   |        | mul21_i_21 | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U91 | 2   |        | add22_i_21 | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U106 | 3   |        | mul_i_22   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_4_no_dsp_1_U75   | -   |        | add_i_22   | fadd | fabric  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U108 | 3   |        | mul21_i_22 | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U91 | 2   |        | add22_i_22 | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U107 | 3   |        | mul_i_23   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_4_no_dsp_1_U76   | -   |        | add_i_23   | fadd | fabric  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U109 | 3   |        | mul21_i_23 | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U92 | 2   |        | add22_i_23 | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U108 | 3   |        | mul_i_24   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_4_no_dsp_1_U77   | -   |        | add_i_24   | fadd | fabric  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U110 | 3   |        | mul21_i_24 | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U92 | 2   |        | add22_i_24 | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U109 | 3   |        | mul_i_25   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_4_no_dsp_1_U78   | -   |        | add_i_25   | fadd | fabric  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U111 | 3   |        | mul21_i_25 | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U92 | 2   |        | add22_i_25 | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U110 | 3   |        | mul_i_26   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_4_no_dsp_1_U79   | -   |        | add_i_26   | fadd | fabric  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U112 | 3   |        | mul21_i_26 | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U93 | 2   |        | add22_i_26 | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U111 | 3   |        | mul_i_27   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_4_no_dsp_1_U80   | -   |        | add_i_27   | fadd | fabric  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U113 | 3   |        | mul21_i_27 | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U93 | 2   |        | add22_i_27 | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U112 | 3   |        | mul_i_28   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_4_no_dsp_1_U81   | -   |        | add_i_28   | fadd | fabric  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U114 | 3   |        | mul21_i_28 | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U93 | 2   |        | add22_i_28 | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U113 | 3   |        | mul_i_29   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_4_no_dsp_1_U82   | -   |        | add_i_29   | fadd | fabric  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U115 | 3   |        | mul21_i_29 | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U94 | 2   |        | add22_i_29 | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U114 | 3   |        | mul_i_30   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_4_no_dsp_1_U83   | -   |        | add_i_30   | fadd | fabric  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U116 | 3   |        | mul21_i_30 | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U94 | 2   |        | add22_i_30 | fadd | fulldsp | 4       |
|  + bicg_Pipeline_VITIS_LOOP_73_3      | 0   |        |            |      |         |         |
|    add_ln76_fu_244_p2                 | -   |        | add_ln76   | add  | fabric  | 0       |
|    add_ln76_1_fu_279_p2               | -   |        | add_ln76_1 | add  | fabric  | 0       |
|    add_ln73_fu_260_p2                 | -   |        | add_ln73   | add  | fabric  | 0       |
|    add_ln73_1_fu_294_p2               | -   |        | add_ln73_1 | add  | fabric  | 0       |
|    add_ln73_2_fu_317_p2               | -   |        | add_ln73_2 | add  | fabric  | 0       |
+---------------------------------------+-----+--------+------------+------+---------+---------+


================================================================
== Bind Storage Report
================================================================
+-----------------+------+------+--------+-------------+---------+------+---------+
| Name            | BRAM | URAM | Pragma | Variable    | Storage | Impl | Latency |
+-----------------+------+------+--------+-------------+---------+------+---------+
| + bicg          | 0    | 0    |        |             |         |      |         |
|   A_local_U     | -    | -    |        | A_local     | ram_1p  | auto | 1       |
|   A_local_32_U  | -    | -    |        | A_local_32  | ram_1p  | auto | 1       |
|   A_local_33_U  | -    | -    |        | A_local_33  | ram_1p  | auto | 1       |
|   A_local_34_U  | -    | -    |        | A_local_34  | ram_1p  | auto | 1       |
|   A_local_35_U  | -    | -    |        | A_local_35  | ram_1p  | auto | 1       |
|   A_local_36_U  | -    | -    |        | A_local_36  | ram_1p  | auto | 1       |
|   A_local_37_U  | -    | -    |        | A_local_37  | ram_1p  | auto | 1       |
|   A_local_38_U  | -    | -    |        | A_local_38  | ram_1p  | auto | 1       |
|   A_local_39_U  | -    | -    |        | A_local_39  | ram_1p  | auto | 1       |
|   A_local_40_U  | -    | -    |        | A_local_40  | ram_1p  | auto | 1       |
|   A_local_41_U  | -    | -    |        | A_local_41  | ram_1p  | auto | 1       |
|   A_local_42_U  | -    | -    |        | A_local_42  | ram_1p  | auto | 1       |
|   A_local_43_U  | -    | -    |        | A_local_43  | ram_1p  | auto | 1       |
|   A_local_44_U  | -    | -    |        | A_local_44  | ram_1p  | auto | 1       |
|   A_local_45_U  | -    | -    |        | A_local_45  | ram_1p  | auto | 1       |
|   A_local_46_U  | -    | -    |        | A_local_46  | ram_1p  | auto | 1       |
|   A_local_47_U  | -    | -    |        | A_local_47  | ram_1p  | auto | 1       |
|   A_local_48_U  | -    | -    |        | A_local_48  | ram_1p  | auto | 1       |
|   A_local_49_U  | -    | -    |        | A_local_49  | ram_1p  | auto | 1       |
|   A_local_50_U  | -    | -    |        | A_local_50  | ram_1p  | auto | 1       |
|   A_local_51_U  | -    | -    |        | A_local_51  | ram_1p  | auto | 1       |
|   A_local_52_U  | -    | -    |        | A_local_52  | ram_1p  | auto | 1       |
|   A_local_53_U  | -    | -    |        | A_local_53  | ram_1p  | auto | 1       |
|   A_local_54_U  | -    | -    |        | A_local_54  | ram_1p  | auto | 1       |
|   A_local_55_U  | -    | -    |        | A_local_55  | ram_1p  | auto | 1       |
|   A_local_56_U  | -    | -    |        | A_local_56  | ram_1p  | auto | 1       |
|   A_local_57_U  | -    | -    |        | A_local_57  | ram_1p  | auto | 1       |
|   A_local_58_U  | -    | -    |        | A_local_58  | ram_1p  | auto | 1       |
|   A_local_59_U  | -    | -    |        | A_local_59  | ram_1p  | auto | 1       |
|   A_local_60_U  | -    | -    |        | A_local_60  | ram_1p  | auto | 1       |
|   A_local_61_U  | -    | -    |        | A_local_61  | ram_1p  | auto | 1       |
|   A_local_62_U  | -    | -    |        | A_local_62  | ram_1p  | auto | 1       |
|   p_local_U     | -    | -    |        | p_local     | ram_s2p | auto | 1       |
|   r_local_U     | -    | -    |        | r_local     | ram_1p  | auto | 1       |
|   s_out_local_U | -    | -    |        | s_out_local | ram_t2p | auto | 1       |
|   q_out_local_U | -    | -    |        | q_out_local | ram_t2p | auto | 1       |
+-----------------+------+------+--------+-------------+---------+------+---------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+-------------------------------------------+-------------------------------------------------------+
| Type      | Options                                   | Location                                              |
+-----------+-------------------------------------------+-------------------------------------------------------+
| inline    |                                           | ../bicg/generate/bicg/bicg.cpp:5 in initialize_s_out  |
| unroll    | factor=2                                  | ../bicg/generate/bicg/bicg.cpp:7 in initialize_s_out  |
| inline    |                                           | ../bicg/generate/bicg/bicg.cpp:14 in initialize_q_out |
| unroll    | factor=2                                  | ../bicg/generate/bicg/bicg.cpp:16 in initialize_q_out |
| inline    |                                           | ../bicg/generate/bicg/bicg.cpp:23 in compute_bicg     |
| pipeline  | II=1                                      | ../bicg/generate/bicg/bicg.cpp:25 in compute_bicg     |
| unroll    | factor=2                                  | ../bicg/generate/bicg/bicg.cpp:27 in compute_bicg     |
| interface | m_axi port=A offset=slave bundle=gmem     | ../bicg/generate/bicg/bicg.cpp:35 in bicg, A          |
| interface | m_axi port=p offset=slave bundle=gmem     | ../bicg/generate/bicg/bicg.cpp:36 in bicg, p          |
| interface | m_axi port=r offset=slave bundle=gmem     | ../bicg/generate/bicg/bicg.cpp:37 in bicg, r          |
| interface | m_axi port=s_out offset=slave bundle=gmem | ../bicg/generate/bicg/bicg.cpp:38 in bicg, s_out      |
| interface | m_axi port=q_out offset=slave bundle=gmem | ../bicg/generate/bicg/bicg.cpp:39 in bicg, q_out      |
| interface | s_axilite port=A bundle=control           | ../bicg/generate/bicg/bicg.cpp:40 in bicg, A          |
| interface | s_axilite port=p bundle=control           | ../bicg/generate/bicg/bicg.cpp:41 in bicg, p          |
| interface | s_axilite port=r bundle=control           | ../bicg/generate/bicg/bicg.cpp:42 in bicg, r          |
| interface | s_axilite port=s_out bundle=control       | ../bicg/generate/bicg/bicg.cpp:43 in bicg, s_out      |
| interface | s_axilite port=q_out bundle=control       | ../bicg/generate/bicg/bicg.cpp:44 in bicg, q_out      |
| interface | s_axilite port=return bundle=control      | ../bicg/generate/bicg/bicg.cpp:45 in bicg, return     |
| unroll    | factor=2                                  | ../bicg/generate/bicg/bicg.cpp:56 in bicg             |
| unroll    | factor=2                                  | ../bicg/generate/bicg/bicg.cpp:60 in bicg             |
| unroll    | factor=2                                  | ../bicg/generate/bicg/bicg.cpp:74 in bicg             |
+-----------+-------------------------------------------+-------------------------------------------------------+

* Inferred Pragmas
+--------------------------------------------+-----------------+---------------------------------------+--------------------------+
| Source Pragma                              | Inferred Pragma | Options                               | Location                 |
+--------------------------------------------+-----------------+---------------------------------------+--------------------------+
| pipeline ../bicg/generate/bicg/bicg.cpp:25 | array_partition | dim=2 type=complete  variable=A_local | variable A_local in bicg |
+--------------------------------------------+-----------------+---------------------------------------+--------------------------+


