
---------- Begin Simulation Statistics ----------
final_tick                               176792274000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 380772                       # Simulator instruction rate (inst/s)
host_mem_usage                                 662172                       # Number of bytes of host memory used
host_op_rate                                   381520                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   262.62                       # Real time elapsed on the host
host_tick_rate                              673175756                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196375                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.176792                       # Number of seconds simulated
sim_ticks                                176792274000                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196375                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.767923                       # CPI: cycles per instruction
system.cpu.discardedOps                        191581                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        43210890                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.565636                       # IPC: instructions per cycle
system.cpu.numCycles                        176792274                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46526221     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42691041     42.61%     89.06% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10958375     10.94%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196375                       # Class of committed instruction
system.cpu.tickCycles                       133581384                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       278770                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        566231                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests         2644                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1282620                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1443                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2566007                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1443                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 4485867                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3735193                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             80995                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2104124                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2102085                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.903095                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   65413                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 14                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             707                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                288                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              419                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          169                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     50736658                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         50736658                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     50737008                       # number of overall hits
system.cpu.dcache.overall_hits::total        50737008                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1341406                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1341406                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1349475                       # number of overall misses
system.cpu.dcache.overall_misses::total       1349475                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  60067102681                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  60067102681                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  60067102681                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  60067102681                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52078064                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52078064                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52086483                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52086483                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.025758                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.025758                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.025908                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.025908                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 44779.211276                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 44779.211276                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 44511.460146                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 44511.460146                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        79257                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              5268                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    15.044989                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1146586                       # number of writebacks
system.cpu.dcache.writebacks::total           1146586                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        66840                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        66840                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        66840                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        66840                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      1274566                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1274566                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      1282629                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1282629                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  55380746998                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  55380746998                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  56194266996                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  56194266996                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.024474                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.024474                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.024625                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.024625                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 43450.670266                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 43450.670266                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 43811.785790                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 43811.785790                       # average overall mshr miss latency
system.cpu.dcache.replacements                1282373                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40303542                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40303542                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       825282                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        825282                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  30561034000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  30561034000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41128824                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41128824                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.020066                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.020066                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 37031.019700                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 37031.019700                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         8428                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         8428                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       816854                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       816854                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  28478992000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  28478992000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.019861                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.019861                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 34864.237673                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 34864.237673                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10433116                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10433116                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       516124                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       516124                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  29506068681                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  29506068681                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10949240                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10949240                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.047138                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.047138                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 57168.565463                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 57168.565463                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        58412                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        58412                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       457712                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       457712                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  26901754998                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  26901754998                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.041803                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.041803                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 58774.414912                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 58774.414912                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          350                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           350                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         8069                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         8069                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.958427                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.958427                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         8063                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         8063                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    813519998                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    813519998                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.957715                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.957715                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 100895.448096                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 100895.448096                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 176792274000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           254.521871                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52019713                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1282629                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             40.557100                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   254.521871                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.994226                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.994226                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           45                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          142                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           69                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          53369188                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         53369188                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 176792274000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 176792274000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 176792274000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            42685697                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           43475074                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          11026044                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst      9701658                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          9701658                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      9701658                       # number of overall hits
system.cpu.icache.overall_hits::total         9701658                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          759                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            759                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          759                       # number of overall misses
system.cpu.icache.overall_misses::total           759                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     71659000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     71659000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     71659000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     71659000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      9702417                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      9702417                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      9702417                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      9702417                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000078                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000078                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000078                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000078                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 94412.384717                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 94412.384717                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 94412.384717                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 94412.384717                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          246                       # number of writebacks
system.cpu.icache.writebacks::total               246                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          759                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          759                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          759                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          759                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     70141000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     70141000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     70141000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     70141000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000078                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000078                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000078                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000078                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 92412.384717                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 92412.384717                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 92412.384717                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 92412.384717                       # average overall mshr miss latency
system.cpu.icache.replacements                    246                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      9701658                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         9701658                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          759                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           759                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     71659000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     71659000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      9702417                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      9702417                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000078                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000078                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 94412.384717                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 94412.384717                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          759                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          759                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     70141000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     70141000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000078                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000078                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 92412.384717                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 92412.384717                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 176792274000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           423.140644                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             9702417                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               759                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          12783.158103                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   423.140644                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.413223                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.413223                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          513                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          513                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.500977                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           9703176                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          9703176                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 176792274000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 176792274000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 176792274000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 176792274000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000001                       # Number of Instructions committed
system.cpu.thread_0.numOps                  100196375                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   96                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               995815                       # number of demand (read+write) hits
system.l2.demand_hits::total                   995911                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  96                       # number of overall hits
system.l2.overall_hits::.cpu.data              995815                       # number of overall hits
system.l2.overall_hits::total                  995911                       # number of overall hits
system.l2.demand_misses::.cpu.inst                663                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             286814                       # number of demand (read+write) misses
system.l2.demand_misses::total                 287477                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               663                       # number of overall misses
system.l2.overall_misses::.cpu.data            286814                       # number of overall misses
system.l2.overall_misses::total                287477                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     65809000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  30581794000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      30647603000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     65809000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  30581794000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     30647603000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              759                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          1282629                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1283388                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             759                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         1282629                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1283388                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.873518                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.223614                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.223999                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.873518                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.223614                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.223999                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 99259.426848                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 106625.876003                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 106608.886972                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 99259.426848                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 106625.876003                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 106608.886972                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              199954                       # number of writebacks
system.l2.writebacks::total                    199954                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   4                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  4                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           663                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        286810                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            287473                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          663                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       286810                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           287473                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     52549000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  24845304000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  24897853000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     52549000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  24845304000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  24897853000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.873518                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.223611                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.223995                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.873518                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.223611                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.223995                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 79259.426848                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 86626.351940                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 86609.361575                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 79259.426848                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 86626.351940                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 86609.361575                       # average overall mshr miss latency
system.l2.replacements                         280143                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1146586                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1146586                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1146586                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1146586                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          239                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              239                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          239                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          239                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           58                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            58                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            281473                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                281473                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          176948                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              176948                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  19240282000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   19240282000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        458421                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            458421                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.385995                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.385995                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 108734.102674                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 108734.102674                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       176948                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         176948                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  15701322000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  15701322000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.385995                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.385995                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 88734.102674                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 88734.102674                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             96                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 96                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          663                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              663                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     65809000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     65809000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          759                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            759                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.873518                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.873518                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 99259.426848                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 99259.426848                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          663                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          663                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     52549000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     52549000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.873518                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.873518                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 79259.426848                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 79259.426848                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        714342                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            714342                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data       109866                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          109866                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data  11341512000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  11341512000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       824208                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        824208                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.133299                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.133299                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 103230.407952                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 103230.407952                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data       109862                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       109862                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   9143982000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   9143982000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.133294                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.133294                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 83231.526825                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 83231.526825                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 176792274000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8091.057707                       # Cycle average of tags in use
system.l2.tags.total_refs                     2563301                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    288335                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      8.890010                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      18.327741                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        16.578136                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      8056.151830                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.002237                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002024                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.983417                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.987678                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          214                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2259                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5074                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          621                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   5415061                       # Number of tag accesses
system.l2.tags.data_accesses                  5415061                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 176792274000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    199926.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       663.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    285872.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006560142500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        11708                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        11708                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              805542                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             188510                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      287473                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     199954                       # Number of write requests accepted
system.mem_ctrls.readBursts                    287473                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   199954                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    938                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    28                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.71                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                287473                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               199954                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  234340                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   51909                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     163                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     122                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   5861                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   6116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  11655                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  11822                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  11776                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  11763                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  11764                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  11769                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  11764                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  11764                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  11745                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  11750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  11741                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  11754                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  11736                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  11713                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  11710                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  11708                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        11708                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      24.472241                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     22.070291                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     26.541464                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63          11484     98.09%     98.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127          169      1.44%     99.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191           14      0.12%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255            7      0.06%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319           28      0.24%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383            2      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            2      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1599            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         11708                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        11708                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.073796                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.040577                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.066998                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             5639     48.16%     48.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              174      1.49%     49.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             5304     45.30%     94.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              574      4.90%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               17      0.15%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         11708                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   60032                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                18398272                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             12797056                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    104.07                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     72.38                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  176792226000                       # Total gap between requests
system.mem_ctrls.avgGap                     362705.03                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        42432                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     18295808                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     12793600                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 240010.488241132087                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 103487599.237509667873                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 72365153.241934090853                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          663                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       286810                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       199954                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     18518500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data  10092587250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 4179468070250                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     27931.37                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     35189.11                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  20902147.85                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        42432                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     18355840                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      18398272                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        42432                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        42432                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     12797056                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     12797056                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          663                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       286810                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         287473                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       199954                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        199954                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       240010                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    103827162                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        104067172                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       240010                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       240010                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     72384702                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        72384702                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     72384702                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       240010                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    103827162                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       176451874                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               286535                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              199900                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        17581                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        17404                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        17937                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        17372                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        18137                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        16898                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        19368                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        19191                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        17886                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        16794                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        19251                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        16829                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        17718                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        19495                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        17668                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        17006                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        11987                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        11846                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        12477                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        11834                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        12726                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        11659                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        14138                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        13835                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        12732                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        11706                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        13921                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        11270                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        12127                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        13940                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        12175                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        11527                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              4738574500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1432675000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        10111105750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                16537.51                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           35287.51                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              144830                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits             102010                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            50.55                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           51.03                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       239583                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   129.937500                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    87.995698                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   187.616704                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       184777     77.12%     77.12% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        29618     12.36%     89.49% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         5732      2.39%     91.88% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1679      0.70%     92.58% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         9384      3.92%     96.50% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          909      0.38%     96.88% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          592      0.25%     97.12% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          555      0.23%     97.35% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         6337      2.65%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       239583                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              18338240                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           12793600                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              103.727610                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               72.365153                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.38                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.81                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.57                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               50.74                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 176792274000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       860984040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       457601100                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy     1027360320                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     524620440                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 13955401200.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  43720185030                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  31071235680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   91617387810                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   518.220541                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  80324803500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   5903300000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  90564170500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       849724260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       451616385                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy     1018499580                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     518857560                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 13955401200.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  43470989580                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  31281084480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   91546173045                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   517.817725                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  80876033500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   5903300000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  90012940500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 176792274000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             110525                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       199954                       # Transaction distribution
system.membus.trans_dist::CleanEvict            78804                       # Transaction distribution
system.membus.trans_dist::ReadExReq            176948                       # Transaction distribution
system.membus.trans_dist::ReadExResp           176948                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        110525                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       853704                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 853704                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     31195328                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                31195328                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            287473                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  287473    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              287473                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 176792274000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy          1366047000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1564888750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.9                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            824967                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1346540                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          246                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          215976                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           458421                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          458421                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           759                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       824208                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1764                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      3847631                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               3849395                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        64320                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    155469760                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              155534080                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          280143                       # Total snoops (count)
system.tol2bus.snoopTraffic                  12797056                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1563531                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002615                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.051066                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1559443     99.74%     99.74% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   4088      0.26%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1563531                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 176792274000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         4859671000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2277000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        3847890996                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
