Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Fri Aug  1 14:06:12 2025
| Host         : DESKTOP-E57T4BO running 64-bit major release  (build 9200)
| Command      : report_timing_summary -file ./report/sha512Accel_timing_routed.rpt
| Design       : bd_0_wrapper
| Device       : xa7s6-cpga196
| Speed File   : -2I  PRODUCTION 1.16 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  649         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (132)
6. checking no_output_delay (517)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (132)
--------------------------------
 There are 132 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (517)
---------------------------------
 There are 517 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.096        0.000                      0                11455        0.098        0.000                      0                11455        3.870        0.000                       0                  4156  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              2.096        0.000                      0                11455        0.098        0.000                      0                11455        3.870        0.000                       0                  4156  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.096ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.098ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.096ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442_ap_start_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/counter_fu_182_reg[125]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.888ns  (logic 4.055ns (51.405%)  route 3.833ns (48.595%))
  Logic Levels:           32  (CARRY4=30 LUT2=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 10.748 - 10.000 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4155, unset)         0.787     0.787    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X35Y20         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442_ap_start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y20         FDRE (Prop_fdre_C_Q)         0.379     1.166 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442_ap_start_reg_reg/Q
                         net (fo=7, routed)           0.365     1.531    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442_ap_start_reg
    SLICE_X35Y20         LUT2 (Prop_lut2_I1_O)        0.105     1.636 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/j_2_fu_186[10]_i_4/O
                         net (fo=132, routed)         3.460     5.096    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/ap_loop_init
    SLICE_X29Y2          LUT2 (Prop_lut2_I0_O)        0.105     5.201 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182[8]_i_4/O
                         net (fo=1, routed)           0.000     5.201    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182[8]_i_4_n_3
    SLICE_X29Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     5.658 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.658    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[8]_i_1_n_3
    SLICE_X29Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.756 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.756    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[12]_i_1_n_3
    SLICE_X29Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.854 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.854    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[16]_i_1_n_3
    SLICE_X29Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.952 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.952    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[20]_i_1_n_3
    SLICE_X29Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.050 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.050    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[24]_i_1_n_3
    SLICE_X29Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.148 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.148    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[28]_i_1_n_3
    SLICE_X29Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.246 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.246    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[32]_i_1_n_3
    SLICE_X29Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.344 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.344    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[36]_i_1_n_3
    SLICE_X29Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.442 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.442    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[40]_i_1_n_3
    SLICE_X29Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.540 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.540    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[44]_i_1_n_3
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.638 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.638    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[48]_i_1_n_3
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.736 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.736    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[52]_i_1_n_3
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.834 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.834    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[56]_i_1_n_3
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.932 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.932    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[60]_i_1_n_3
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.030 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.030    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[64]_i_1_n_3
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.128 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.128    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[68]_i_1_n_3
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.226 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.226    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[72]_i_1_n_3
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.324 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.324    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[76]_i_1_n_3
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.422 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.422    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[80]_i_1_n_3
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.520 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.520    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[84]_i_1_n_3
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.618 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[88]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.618    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[88]_i_1_n_3
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.716 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[92]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.716    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[92]_i_1_n_3
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.814 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[96]_i_1/CO[3]
                         net (fo=1, routed)           0.008     7.822    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[96]_i_1_n_3
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.920 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[100]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.920    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[100]_i_1_n_3
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.018 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[104]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.018    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[104]_i_1_n_3
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.116 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[108]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.116    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[108]_i_1_n_3
    SLICE_X29Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.214 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[112]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.214    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[112]_i_1_n_3
    SLICE_X29Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.312 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[116]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.312    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[116]_i_1_n_3
    SLICE_X29Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.410 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[120]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.410    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[120]_i_1_n_3
    SLICE_X29Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     8.675 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[124]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.675    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U_n_137
    SLICE_X29Y31         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/counter_fu_182_reg[125]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=4155, unset)         0.748    10.748    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/ap_clk
    SLICE_X29Y31         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/counter_fu_182_reg[125]/C
                         clock pessimism              0.000    10.748    
                         clock uncertainty           -0.035    10.712    
    SLICE_X29Y31         FDRE (Setup_fdre_C_D)        0.059    10.771    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/counter_fu_182_reg[125]
  -------------------------------------------------------------------
                         required time                         10.771    
                         arrival time                          -8.675    
  -------------------------------------------------------------------
                         slack                                  2.096    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/wvars_load_6_reg_352_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_27_2_fu_168/add_i26_i251347_fu_122_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.679%)  route 0.053ns (22.321%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.411ns
    Source Clock Delay      (SCD):    0.390ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4155, unset)         0.390     0.390    bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/ap_clk
    SLICE_X3Y28          FDRE                                         r  bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/wvars_load_6_reg_352_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.141     0.531 r  bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/wvars_load_6_reg_352_reg[19]/Q
                         net (fo=1, routed)           0.053     0.585    bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_27_2_fu_168/flow_control_loop_pipe_sequential_init_U/add_i26_i251347_fu_122_reg[63]_0[19]
    SLICE_X2Y28          LUT4 (Prop_lut4_I3_O)        0.045     0.630 r  bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_27_2_fu_168/flow_control_loop_pipe_sequential_init_U/add_i26_i251347_fu_122[19]_i_1/O
                         net (fo=1, routed)           0.000     0.630    bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_27_2_fu_168/flow_control_loop_pipe_sequential_init_U_n_113
    SLICE_X2Y28          FDRE                                         r  bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_27_2_fu_168/add_i26_i251347_fu_122_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4155, unset)         0.411     0.411    bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_27_2_fu_168/ap_clk
    SLICE_X2Y28          FDRE                                         r  bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_27_2_fu_168/add_i26_i251347_fu_122_reg[19]/C
                         clock pessimism              0.000     0.411    
    SLICE_X2Y28          FDRE (Hold_fdre_C_D)         0.121     0.532    bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_27_2_fu_168/add_i26_i251347_fu_122_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.532    
                         arrival time                           0.630    
  -------------------------------------------------------------------
                         slack                                  0.098    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         10.000      7.528      RAMB36_X0Y6   bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/wvars_U/ram_reg_0/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X34Y29  bd_0_i/hls_inst/inst/buffer_10_U/ram_reg_0_31_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X34Y29  bd_0_i/hls_inst/inst/buffer_10_U/ram_reg_0_31_0_0/DP/CLK



