[{"DBLP title": "Power struggles: Revisiting the RISC vs. CISC debate on contemporary ARM and x86 architectures.", "DBLP authors": ["Emily R. Blem", "Jaikrishnan Menon", "Karthikeyan Sankaralingam"], "year": 2013, "doi": "https://doi.org/10.1109/HPCA.2013.6522302", "OA papers": [{"PaperId": "https://openalex.org/W2121788702", "PaperTitle": "Power struggles: Revisiting the RISC vs. CISC debate on contemporary ARM and x86 architectures", "Year": 2013, "CitationCount": 125, "EstimatedCitation": 125, "Affiliations": {"University of Wisconsin\u2013Madison": 3.0}, "Authors": ["Emily Blem", "Jayaram Menon", "Karthikeyan Sankaralingam"]}]}, {"DBLP title": "High-performance and energy-efficient mobile web browsing on big/little systems.", "DBLP authors": ["Yuhao Zhu", "Vijay Janapa Reddi"], "year": 2013, "doi": "https://doi.org/10.1109/HPCA.2013.6522303", "OA papers": [{"PaperId": "https://openalex.org/W2029529264", "PaperTitle": "High-performance and energy-efficient mobile web browsing on big/little systems", "Year": 2013, "CitationCount": 76, "EstimatedCitation": 76, "Affiliations": {"The University of Texas at Austin": 2.0}, "Authors": ["Yuhao Zhu", "Vijay Janapa Reddi"]}]}, {"DBLP title": "Skinflint DRAM system: Minimizing DRAM chip writes for low power.", "DBLP authors": ["Yebin Lee", "Soontae Kim", "Seokin Hong", "Jongmin Lee"], "year": 2013, "doi": "https://doi.org/10.1109/HPCA.2013.6522304", "OA papers": [{"PaperId": "https://openalex.org/W2117310901", "PaperTitle": "Skinflint DRAM system: Minimizing DRAM chip writes for low power", "Year": 2013, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Korea Advanced Institute of Science and Technology": 4.0}, "Authors": ["Yebin Lee", "Soontae Kim", "Seok-In Hong", "Jongmin Lee"]}]}, {"DBLP title": "Enabling distributed generation powered sustainable high-performance data center.", "DBLP authors": ["Chao Li", "Ruijin Zhou", "Tao Li"], "year": 2013, "doi": "https://doi.org/10.1109/HPCA.2013.6522305", "OA papers": [{"PaperId": "https://openalex.org/W2073896220", "PaperTitle": "Enabling distributed generation powered sustainable high-performance data center", "Year": 2013, "CitationCount": 28, "EstimatedCitation": 28, "Affiliations": {"University of Florida": 3.0}, "Authors": ["Chao Li", "Ruijin Zhou", "Tao Li"]}]}, {"DBLP title": "A group-commit mechanism for ROB-based processors implementing the X86 ISA.", "DBLP authors": ["Furat Afram", "Hui Zeng", "Kanad Ghose"], "year": 2013, "doi": "https://doi.org/10.1109/HPCA.2013.6522306", "OA papers": [{"PaperId": "https://openalex.org/W2053994197", "PaperTitle": "A group-commit mechanism for ROB-based processors implementing the X86 ISA", "Year": 2013, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Binghamton University": 3.0}, "Authors": ["Furat Afram", "Hui Zeng", "Kanad Ghose"]}]}, {"DBLP title": "Store-Load-Branch (SLB) predictor: A compiler assisted branch prediction for data dependent branches.", "DBLP authors": ["Muhammad Umar Farooq", "Khubaib", "Lizy K. John"], "year": 2013, "doi": "https://doi.org/10.1109/HPCA.2013.6522307", "OA papers": [{"PaperId": "https://openalex.org/W2011784170", "PaperTitle": "Store-Load-Branch (SLB) predictor: A compiler assisted branch prediction for data dependent branches", "Year": 2013, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"The University of Texas at Austin": 3.0}, "Authors": ["Muhammad Umar Farooq", "K. Khubaib", "Lizy K. John"]}]}, {"DBLP title": "Two level bulk preload branch prediction.", "DBLP authors": ["James Bonanno", "Adam Collura", "Daniel Lipetz", "Ulrich Mayer", "Brian R. Prasky", "Anthony Saporito"], "year": 2013, "doi": "https://doi.org/10.1109/HPCA.2013.6522308", "OA papers": [{"PaperId": "https://openalex.org/W1999669688", "PaperTitle": "Two level bulk preload branch prediction", "Year": 2013, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"IBM (United States)": 6.0}, "Authors": ["James J. Bonanno", "Alyssa Collura", "Daniel Lipetz", "Ulrich Mayer", "Brian R. Prasky", "Anthony Saporito"]}]}, {"DBLP title": "RECAP: A region-based cure for the common cold (cache).", "DBLP authors": ["Jason Zebchuk", "Harold W. Cain", "Xin Tong", "Vijayalakshmi Srinivasan", "Andreas Moshovos"], "year": 2013, "doi": "https://doi.org/10.1109/HPCA.2013.6522309", "OA papers": [{"PaperId": "https://openalex.org/W2071586420", "PaperTitle": "RECAP: A region-based cure for the common cold (cache)", "Year": 2013, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"University of Toronto": 3.0, "T. J. Watson Research Center, IBM, Yorktown Heights, NY , USA": 2.0}, "Authors": ["Jason Zebchuk", "Harold W. Cain", "Xin Tong", "V. Srinivasan", "Andreas Moshovos"]}]}, {"DBLP title": "Navigating heterogeneous processors with market mechanisms.", "DBLP authors": ["Marisabel Guevara", "Benjamin Lubin", "Benjamin C. Lee"], "year": 2013, "doi": "https://doi.org/10.1109/HPCA.2013.6522310", "OA papers": [{"PaperId": "https://openalex.org/W1993589325", "PaperTitle": "Navigating heterogeneous processors with market mechanisms", "Year": 2013, "CitationCount": 80, "EstimatedCitation": 80, "Affiliations": {"Duke University": 2.0, "Boston University": 1.0}, "Authors": ["M\u00f3nica Guevara", "Bertram H. Lubin", "Benjamin C. Lee"]}]}, {"DBLP title": "Application-to-core mapping policies to reduce memory system interference in multi-core systems.", "DBLP authors": ["Reetuparna Das", "Rachata Ausavarungnirun", "Onur Mutlu", "Akhilesh Kumar", "Mani Azimi"], "year": 2013, "doi": "https://doi.org/10.1109/HPCA.2013.6522311", "OA papers": [{"PaperId": "https://openalex.org/W2064039391", "PaperTitle": "Application-to-core mapping policies to reduce memory system interference in multi-core systems", "Year": 2013, "CitationCount": 78, "EstimatedCitation": 78, "Affiliations": {"University of Michigan\u2013Ann Arbor": 1.0, "Carnegie Mellon University": 2.0, "Intel (India)": 2.0}, "Authors": ["Raj Das", "Rachata Ausavarungnirun", "Onur Mutlu", "Ashok Kumar", "Mani Azimi"]}]}, {"DBLP title": "Improving multi-core performance using mixed-cell cache architecture.", "DBLP authors": ["Samira Manabi Khan", "Alaa R. Alameldeen", "Chris Wilkerson", "Jaydeep Kulkarni", "Daniel A. Jim\u00e9nez"], "year": 2013, "doi": "https://doi.org/10.1109/HPCA.2013.6522312", "OA papers": [{"PaperId": "https://openalex.org/W2161226639", "PaperTitle": "Improving multi-core performance using mixed-cell cache architecture", "Year": 2013, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"Carnegie Mellon University": 1.0, "Intel (India)": 3.0, "Texas A&M University": 1.0}, "Authors": ["Shahab Khan", "Alaa R. Alameldeen", "Christopher B. Wilkerson", "J. Kulkarni", "Daniel A. Jimenez"]}]}, {"DBLP title": "ECM: Effective Capacity Maximizer for high-performance compressed caching.", "DBLP authors": ["Seungcheol Baek", "Hyung Gyu Lee", "Chrysostomos Nicopoulos", "Junghee Lee", "Jongman Kim"], "year": 2013, "doi": "https://doi.org/10.1109/HPCA.2013.6522313", "OA papers": [{"PaperId": "https://openalex.org/W2019401312", "PaperTitle": "ECM: Effective Capacity Maximizer for high-performance compressed caching", "Year": 2013, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"Georgia Institute of Technology": 3.0, "Daegu University": 1.0, "University of Cyprus": 1.0}, "Authors": ["Seung-Cheol Baek", "Hyung Lee", "Chrysostomos Nicopoulos", "Jung-Hee Lee", "Jong-Man Kim"]}]}, {"DBLP title": "Technology comparison for large last-level caches (L3Cs): Low-leakage SRAM, low write-energy STT-RAM, and refresh-optimized eDRAM.", "DBLP authors": ["Mu-Tien Chang", "Paul Rosenfeld", "Shih-Lien Lu", "Bruce L. Jacob"], "year": 2013, "doi": "https://doi.org/10.1109/HPCA.2013.6522314", "OA papers": [{"PaperId": "https://openalex.org/W2157587823", "PaperTitle": "Technology comparison for large last-level caches (L&lt;sup&gt;3&lt;/sup&gt;Cs): Low-leakage SRAM, low write-energy STT-RAM, and refresh-optimized eDRAM", "Year": 2013, "CitationCount": 90, "EstimatedCitation": 90, "Affiliations": {"University of Maryland, College Park": 3.0, "Intel (United States)": 1.0}, "Authors": ["Chang Mu-Tien", "Philip J. Rosenfeld", "Shih-Lien Lu", "B Jacob"]}]}, {"DBLP title": "Modeling performance variation due to cache sharing.", "DBLP authors": ["Andreas Sandberg", "Andreas Sembrant", "Erik Hagersten", "David Black-Schaffer"], "year": 2013, "doi": "https://doi.org/10.1109/HPCA.2013.6522315", "OA papers": [{"PaperId": "https://openalex.org/W2151546482", "PaperTitle": "Modeling performance variation due to cache sharing", "Year": 2013, "CitationCount": 37, "EstimatedCitation": 37, "Affiliations": {"Uppsala University": 2.0, "Informa (Sweden)": 2.0}, "Authors": ["Avery A. Sandberg", "Andreas Sembrant", "Erik Hagersten", "David Black-Schaffer"]}]}, {"DBLP title": "A novel system architecture for web scale applications using lightweight CPUs and virtualized I/O.", "DBLP authors": ["Kshitij Sudan", "Saisanthosh Balakrishnan", "Sean Lie", "Min Xu", "Dhiraj Mallick", "Gary Lauterbach", "Rajeev Balasubramonian"], "year": 2013, "doi": "https://doi.org/10.1109/HPCA.2013.6522316", "OA papers": [{"PaperId": "https://openalex.org/W2013367779", "PaperTitle": "A novel system architecture for web scale applications using lightweight CPUs and virtualized I/O", "Year": 2013, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"University of Utah": 2.0, "SeaMicro Inc., USA#TAB#": 5.0}, "Authors": ["Kshitij Sudan", "Sivasubramanya N. Balakrishnan", "S. Lie", "Min Xu", "D. Mallick", "G. Lauterbach", "Rajeev Balasubramonian"]}]}, {"DBLP title": "Cost effective data center servers.", "DBLP authors": ["Rui Hou", "Tao Jiang", "Liuhang Zhang", "Pengfei Qi", "Jianbo Dong", "Haibin Wang", "Xiongli Gu", "Shujie Zhang"], "year": 2013, "doi": "https://doi.org/10.1109/HPCA.2013.6522317", "OA papers": [{"PaperId": "https://openalex.org/W1981770094", "PaperTitle": "Cost effective data center servers", "Year": 2013, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"Beijing Institute of Technology": 5.0, "Huawei Technologies (China)": 3.0}, "Authors": ["Rui Hou", "Tao Jiang", "Liuhang Zhang", "Pengfei Qi", "Jianbo Dong", "Hongmei Wang", "Xiongli Gu", "Shujie Zhang"]}]}, {"DBLP title": "Optimizing Google's warehouse scale computers: The NUMA experience.", "DBLP authors": ["Lingjia Tang", "Jason Mars", "Xiao Zhang", "Robert Hagmann", "Robert Hundt", "Eric Tune"], "year": 2013, "doi": "https://doi.org/10.1109/HPCA.2013.6522318", "OA papers": [{"PaperId": "https://openalex.org/W2059431371", "PaperTitle": "Optimizing Google's warehouse scale computers: The NUMA experience", "Year": 2013, "CitationCount": 42, "EstimatedCitation": 42, "Affiliations": {"University of California, San Diego": 2.0, "Google (United States)": 4.0}, "Authors": ["Lingjia Tang", "Jason Mars", "Xiao Zhang", "Hagmann R", "Robert Hundt", "Eric S. Tune"]}]}, {"DBLP title": "Runnemede: An architecture for Ubiquitous High-Performance Computing.", "DBLP authors": ["Nicholas P. Carter", "Aditya Agrawal", "Shekhar Borkar", "Romain Cledat", "Howard David", "Dave Dunning", "Joshua B. Fryman", "Ivan Ganev", "Roger A. Golliver", "Rob C. Knauerhase", "Richard Lethin", "Beno\u00eet Meister", "Asit K. Mishra", "Wilfred R. Pinfold", "Justin Teller", "Josep Torrellas", "Nicolas Vasilache", "Ganesh Venkatesh", "Jianping Xu"], "year": 2013, "doi": "https://doi.org/10.1109/HPCA.2013.6522319", "OA papers": [{"PaperId": "https://openalex.org/W2089083257", "PaperTitle": "Runnemede: An architecture for Ubiquitous High-Performance Computing", "Year": 2013, "CitationCount": 77, "EstimatedCitation": 77, "Affiliations": {"Intel (United States)": 14.5, "University of Illinois Urbana-Champaign": 1.5, "Reservoir Labs (United States)": 3.0}, "Authors": ["Nicholas D. Carter", "Amit Agrawal", "S. Borkar", "Romain Cledat", "Heinz David", "David Dunning", "Joshua B. Fryman", "Iordan Ganev", "Roger Golliver", "Robert Knauerhase", "Richard Lethin", "Benoit Meister", "Ajay K. Mishra", "Wilfred Pinfold", "Joachim Teller", "Josep Torrellas", "Nicolas Vasilache", "Govindarajan Venkatesh", "Jianbin Xu"]}]}, {"DBLP title": "Exploring high-performance and energy proportional interface for phase change memory systems.", "DBLP authors": ["Zhongqi Li", "Ruijin Zhou", "Tao Li"], "year": 2013, "doi": "https://doi.org/10.1109/HPCA.2013.6522320", "OA papers": [{"PaperId": "https://openalex.org/W2040976559", "PaperTitle": "Exploring high-performance and energy proportional interface for phase change memory systems", "Year": 2013, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"University of Florida": 3.0}, "Authors": ["Zhongqi Li", "Ruijin Zhou", "Tao Li"]}]}, {"DBLP title": "Coset coding to extend the lifetime of memory.", "DBLP authors": ["Adam N. Jacobvitz", "A. Robert Calderbank", "Daniel J. Sorin"], "year": 2013, "doi": "https://doi.org/10.1109/HPCA.2013.6522321", "OA papers": [{"PaperId": "https://openalex.org/W2053376043", "PaperTitle": "Coset coding to extend the lifetime of memory", "Year": 2013, "CitationCount": 88, "EstimatedCitation": 88, "Affiliations": {"Duke University": 3.0}, "Authors": ["Adam N. Jacobvitz", "Robert Calderbank", "Daniel J. Sorin"]}]}, {"DBLP title": "i2WAP: Improving non-volatile cache lifetime by reducing inter- and intra-set write variations.", "DBLP authors": ["Jue Wang", "Xiangyu Dong", "Yuan Xie", "Norman P. Jouppi"], "year": 2013, "doi": "https://doi.org/10.1109/HPCA.2013.6522322", "OA papers": [{"PaperId": "https://openalex.org/W2125428294", "PaperTitle": "i&lt;sup&gt;2&lt;/sup&gt;WAP: Improving non-volatile cache lifetime by reducing inter- and intra-set write variations", "Year": 2013, "CitationCount": 50, "EstimatedCitation": 50, "Affiliations": {"Pennsylvania State University": 2.0, "Qualcomm (United States)": 1.0, "Hewlett-Packard (United States)": 1.0}, "Authors": ["Jue Wang", "Xiangyu Dong", "Yuan Xie", "Norman P. Jouppi"]}]}, {"DBLP title": "Architecture support for guest-transparent VM protection from untrusted hypervisor and physical attacks.", "DBLP authors": ["Yubin Xia", "Yutao Liu", "Haibo Chen"], "year": 2013, "doi": "https://doi.org/10.1109/HPCA.2013.6522323", "OA papers": [{"PaperId": "https://openalex.org/W2031806437", "PaperTitle": "Architecture support for guest-transparent VM protection from untrusted hypervisor and physical attacks", "Year": 2013, "CitationCount": 40, "EstimatedCitation": 40, "Affiliations": {"Shanghai Jiao Tong University": 3.0}, "Authors": ["Yubin Xia", "Yutao Liu", "Haibo Chen"]}]}, {"DBLP title": "SCRAP: Architecture for signature-based protection from Code Reuse Attacks.", "DBLP authors": ["Mehmet Kayaalp", "Timothy Schmitt", "Junaid Nomani", "Dmitry Ponomarev", "Nael B. Abu-Ghazaleh"], "year": 2013, "doi": "https://doi.org/10.1109/HPCA.2013.6522324", "OA papers": [{"PaperId": "https://openalex.org/W1973614149", "PaperTitle": "SCRAP: Architecture for signature-based protection from Code Reuse Attacks", "Year": 2013, "CitationCount": 52, "EstimatedCitation": 52, "Affiliations": {"Binghamton University": 5.0}, "Authors": ["Mehmet Kayaalp", "Thomas G. Schmitt", "Junior Nomani", "Dmitry Ponomarev", "Nael Abu-Ghazaleh"]}]}, {"DBLP title": "Adaptive Reliability Chipkill Correct (ARCC).", "DBLP authors": ["Xun Jian", "Rakesh Kumar"], "year": 2013, "doi": "https://doi.org/10.1109/HPCA.2013.6522325", "OA papers": [{"PaperId": "https://openalex.org/W2006215813", "PaperTitle": "Adaptive Reliability Chipkill Correct (ARCC)", "Year": 2013, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"University of Illinois Urbana-Champaign": 2.0}, "Authors": ["Xun Jian", "Rajesh Kumar"]}]}, {"DBLP title": "Accelerating write by exploiting PCM asymmetries.", "DBLP authors": ["Jianhui Yue", "Yifeng Zhu"], "year": 2013, "doi": "https://doi.org/10.1109/HPCA.2013.6522326", "OA papers": [{"PaperId": "https://openalex.org/W2082070657", "PaperTitle": "Accelerating write by exploiting PCM asymmetries", "Year": 2013, "CitationCount": 78, "EstimatedCitation": 78, "Affiliations": {"University of Maine": 2.0}, "Authors": ["Jianhui Yue", "Yifeng Zhu"]}]}, {"DBLP title": "Hybrid latency tolerance for robust energy-efficiency on 1000-core data parallel processors.", "DBLP authors": ["Neal Clayton Crago", "Omid Azizi", "Steven S. Lumetta", "Sanjay J. Patel"], "year": 2013, "doi": "https://doi.org/10.1109/HPCA.2013.6522327", "OA papers": [{"PaperId": "https://openalex.org/W2040939116", "PaperTitle": "Hybrid latency tolerance for robust energy-efficiency on 1000-core data parallel processors", "Year": 2013, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Intel (India)": 1.0, "HiCAMP Systems, Inc, USA#TAB#": 1.0, "University of Illinois System": 2.0}, "Authors": ["Neal Crago", "O. Azizi", "Steven S. Lumetta", "Snehal R. Patel"]}]}, {"DBLP title": "Optimizing virtual machine scheduling in NUMA multicore systems.", "DBLP authors": ["Jia Rao", "Kun Wang", "Xiaobo Zhou", "Cheng-Zhong Xu"], "year": 2013, "doi": "https://doi.org/10.1109/HPCA.2013.6522328", "OA papers": [{"PaperId": "https://openalex.org/W2019539843", "PaperTitle": "Optimizing virtual machine scheduling in NUMA multicore systems", "Year": 2013, "CitationCount": 55, "EstimatedCitation": 55, "Affiliations": {"University of Colorado Colorado Springs": 2.0, "Wayne State University": 2.0}, "Authors": ["Jia Rao", "Kun Wang", "Xiaobo Zhou", "Cheng-Zhong Xu"]}]}, {"DBLP title": "Sonic Millip3De: A massively parallel 3D-stacked accelerator for 3D ultrasound.", "DBLP authors": ["Richard Sampson", "Ming Yang", "Siyuan Wei", "Chaitali Chakrabarti", "Thomas F. Wenisch"], "year": 2013, "doi": "https://doi.org/10.1109/HPCA.2013.6522329", "OA papers": [{"PaperId": "https://openalex.org/W2052872270", "PaperTitle": "Sonic Millip3De: A massively parallel 3D-stacked accelerator for 3D ultrasound", "Year": 2013, "CitationCount": 52, "EstimatedCitation": 52, "Affiliations": {"University of Michigan\u2013Ann Arbor": 2.0, "Arizona State University": 3.0}, "Authors": ["R. Sampson", "Ming Yang", "Siyuan Wei", "Chaitali Chakrabarti", "Thomas F. Wenisch"]}]}, {"DBLP title": "Power-efficient computing for compute-intensive GPGPU applications.", "DBLP authors": ["Syed Zohaib Gilani", "Nam Sung Kim", "Michael J. Schulte"], "year": 2013, "doi": "https://doi.org/10.1109/HPCA.2013.6522330", "OA papers": [{"PaperId": "https://openalex.org/W2026186397", "PaperTitle": "Power-efficient computing for compute-intensive GPGPU applications", "Year": 2013, "CitationCount": 44, "EstimatedCitation": 44, "Affiliations": {"University of Wisconsin\u2013Madison": 2.0, "Advanced Micro Devices (United States)": 1.0}, "Authors": ["S. I. Gilani", "Nam Kim", "Michael J. Schulte"]}]}, {"DBLP title": "Power-performance co-optimization of throughput core architecture using resistive memory.", "DBLP authors": ["Nilanjan Goswami", "Bingyi Cao", "Tao Li"], "year": 2013, "doi": "https://doi.org/10.1109/HPCA.2013.6522331", "OA papers": [{"PaperId": "https://openalex.org/W2072656003", "PaperTitle": "Power-performance co-optimization of throughput core architecture using resistive memory", "Year": 2013, "CitationCount": 69, "EstimatedCitation": 69, "Affiliations": {"University of Florida": 3.0}, "Authors": ["Nilanjan Goswami", "Bing-yi Cao", "Tao Li"]}]}, {"DBLP title": "Reducing GPU offload latency via fine-grained CPU-GPU synchronization.", "DBLP authors": ["Daniel Lustig", "Margaret Martonosi"], "year": 2013, "doi": "https://doi.org/10.1109/HPCA.2013.6522332", "OA papers": [{"PaperId": "https://openalex.org/W1979717209", "PaperTitle": "Reducing GPU offload latency via fine-grained CPU-GPU synchronization", "Year": 2013, "CitationCount": 83, "EstimatedCitation": 83, "Affiliations": {"Princeton University": 2.0}, "Authors": ["Daniel C. Lustig", "Margaret Martonosi"]}]}, {"DBLP title": "Worm-Bubble Flow Control.", "DBLP authors": ["Lizhong Chen", "Timothy Mark Pinkston"], "year": 2013, "doi": "https://doi.org/10.1109/HPCA.2013.6522333", "OA papers": [{"PaperId": "https://openalex.org/W2068094405", "PaperTitle": "Worm-Bubble Flow Control", "Year": 2013, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"University of Southern California": 2.0}, "Authors": ["Lizhong Chen", "Timothy Mark Pinkston"]}]}, {"DBLP title": "Breaking the on-chip latency barrier using SMART.", "DBLP authors": ["Tushar Krishna", "Chia-Hsin Owen Chen", "Woo-Cheol Kwon", "Li-Shiuan Peh"], "year": 2013, "doi": "https://doi.org/10.1109/HPCA.2013.6522334", "OA papers": [{"PaperId": "https://openalex.org/W1970734438", "PaperTitle": "Breaking the on-chip latency barrier using SMART", "Year": 2013, "CitationCount": 100, "EstimatedCitation": 100, "Affiliations": {"Massachusetts Institute of Technology": 4.0}, "Authors": ["Tushar Krishna", "Chung-Hwan Chen", "Woo-Cheol Kwon", "Li-Shiuan Peh"]}]}, {"DBLP title": "TS-Router: On maximizing the Quality-of-Allocation in the On-Chip Network.", "DBLP authors": ["Yuan-Ying Chang", "Yoshi Shih-Chieh Huang", "Matthew Poremba", "Vijaykrishnan Narayanan", "Yuan Xie", "Chung-Ta King"], "year": 2013, "doi": "https://doi.org/10.1109/HPCA.2013.6522335", "OA papers": [{"PaperId": "https://openalex.org/W1990914147", "PaperTitle": "TS-Router: On maximizing the Quality-of-Allocation in the On-Chip Network", "Year": 2013, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"National Tsing Hua University": 3.0, "Pennsylvania State University": 3.0}, "Authors": ["Yuan-Ying Chang", "Yoshi Shih-Chieh Huang", "Matthew Poremba", "V. Narayanan", "Yuan Xie", "C. Richter King"]}]}, {"DBLP title": "Refrint: Intelligent refresh to minimize power in on-chip multiprocessor cache hierarchies.", "DBLP authors": ["Aditya Agrawal", "Prabhat Jain", "Amin Ansari", "Josep Torrellas"], "year": 2013, "doi": "https://doi.org/10.1109/HPCA.2013.6522336", "OA papers": [{"PaperId": "https://openalex.org/W1989608846", "PaperTitle": "Refrint: Intelligent refresh to minimize power in on-chip multiprocessor cache hierarchies", "Year": 2013, "CitationCount": 45, "EstimatedCitation": 45, "Affiliations": {"University of Illinois Urbana-Champaign": 4.0}, "Authors": ["Amit Agrawal", "Praveen Jain", "Aftab A. Ansari", "Josep Torrellas"]}]}, {"DBLP title": "Warped register file: A power efficient register file for GPGPUs.", "DBLP authors": ["Mohammad Abdel-Majeed", "Murali Annavaram"], "year": 2013, "doi": "https://doi.org/10.1109/HPCA.2013.6522337", "OA papers": [{"PaperId": "https://openalex.org/W2059301531", "PaperTitle": "Warped register file: A power efficient register file for GPGPUs", "Year": 2013, "CitationCount": 107, "EstimatedCitation": 107, "Affiliations": {"University of Southern California": 2.0}, "Authors": ["Mohammad Abdel-Majeed", "Murali Annavaram"]}]}, {"DBLP title": "Disintegrated control for energy-efficient and heterogeneous memory systems.", "DBLP authors": ["Tae Jun Ham", "Bharath K. Chelepalli", "Neng Xue", "Benjamin C. Lee"], "year": 2013, "doi": "https://doi.org/10.1109/HPCA.2013.6522338", "OA papers": [{"PaperId": "https://openalex.org/W2078719134", "PaperTitle": "Disintegrated control for energy-efficient and heterogeneous memory systems", "Year": 2013, "CitationCount": 32, "EstimatedCitation": 32, "Affiliations": {"Duke University": 4.0}, "Authors": ["Tae Jun Ham", "B. K. Chelepalli", "Neng Xue", "Byounghoon Lee"]}]}, {"DBLP title": "Illusionist: Transforming lightweight cores into aggressive cores on demand.", "DBLP authors": ["Amin Ansari", "Shuguang Feng", "Shantanu Gupta", "Josep Torrellas", "Scott A. Mahlke"], "year": 2013, "doi": "https://doi.org/10.1109/HPCA.2013.6522339", "OA papers": [{"PaperId": "https://openalex.org/W1968415593", "PaperTitle": "Illusionist: Transforming lightweight cores into aggressive cores on demand", "Year": 2013, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"University of Illinois - USA": 2.0, "Northrop Grumman (United States)": 1.0, "Intel (United States)": 1.0, "University of Michigan\u2013Ann Arbor": 1.0}, "Authors": ["Abdolhossein Ansari", "Shuguang Feng", "Sanjeev Gupta", "Josep Torrellas", "Scott Mahlke"]}]}, {"DBLP title": "ESESC: A fast multicore simulator using Time-Based Sampling.", "DBLP authors": ["Ehsan K. Ardestani", "Jose Renau"], "year": 2013, "doi": "https://doi.org/10.1109/HPCA.2013.6522340", "OA papers": [{"PaperId": "https://openalex.org/W2011784341", "PaperTitle": "ESESC: A fast multicore simulator using Time-Based Sampling", "Year": 2013, "CitationCount": 103, "EstimatedCitation": 103, "Affiliations": {"University of California, Santa Cruz": 2.0}, "Authors": ["Ehsan K. Ardestani", "Jose Renau"]}]}, {"DBLP title": "How to implement effective prediction and forwarding for fusable dynamic multicore architectures.", "DBLP authors": ["Behnam Robatmili", "Dong Li", "Hadi Esmaeilzadeh", "Madhu Saravana Sibi Govindan", "Aaron Smith", "Andrew Putnam", "Doug Burger", "Stephen W. Keckler"], "year": 2013, "doi": "https://doi.org/10.1109/HPCA.2013.6522341", "OA papers": [{"PaperId": "https://openalex.org/W2061443063", "PaperTitle": "How to implement effective prediction and forwarding for fusable dynamic multicore architectures", "Year": 2013, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Qualcomm (United States)": 1.0, "The University of Texas at Austin": 2.0, "University of Washington": 1.0, "Advanced Micro Devices (United States)": 1.0, "Microsoft (United States)": 3.0}, "Authors": ["Behnam Robatmili", "Dong Li", "Hadi Esmaeilzadeh", "Serengulam V. Govindan", "A. M. Smith", "Andrew Putnam", "David M. Burger", "Stephen W. Keckler"]}]}, {"DBLP title": "Bridging the semantic gap: Emulating biological neuronal behaviors with simple digital neurons.", "DBLP authors": ["Andrew Nere", "Atif Hashmi", "Mikko H. Lipasti", "Giulio Tononi"], "year": 2013, "doi": "https://doi.org/10.1109/HPCA.2013.6522342", "OA papers": [{"PaperId": "https://openalex.org/W1981509416", "PaperTitle": "Bridging the semantic gap: Emulating biological neuronal behaviors with simple digital neurons", "Year": 2013, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"University of Wisconsin\u2013Madison": 4.0}, "Authors": ["Andrew Nere", "Atif Hashmi", "Mikko H. Lipasti", "Giulio Tononi"]}]}, {"DBLP title": "Layout-conscious random topologies for HPC off-chip interconnects.", "DBLP authors": ["Michihiro Koibuchi", "Ikki Fujiwara", "Hiroki Matsutani", "Henri Casanova"], "year": 2013, "doi": "https://doi.org/10.1109/HPCA.2013.6522343", "OA papers": [{"PaperId": "https://openalex.org/W1968177179", "PaperTitle": "Layout-conscious random topologies for HPC off-chip interconnects", "Year": 2013, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"National Institute of Informatics": 2.0, "Keio University": 1.0, "University of Hawai\u02bbi at M\u0101noa": 1.0}, "Authors": ["Michihiro Koibuchi", "Ikki Fujiwara", "H. Matsutani", "Henri Casanova"]}]}, {"DBLP title": "Scaling towards kilo-core processors with asymmetric high-radix topologies.", "DBLP authors": ["Nilmini Abeyratne", "Reetuparna Das", "Qingkun Li", "Korey Sewell", "Bharan Giridhar", "Ronald G. Dreslinski", "David T. Blaauw", "Trevor N. Mudge"], "year": 2013, "doi": "https://doi.org/10.1109/HPCA.2013.6522344", "OA papers": [{"PaperId": "https://openalex.org/W2021425055", "PaperTitle": "Scaling towards kilo-core processors with asymmetric high-radix topologies", "Year": 2013, "CitationCount": 53, "EstimatedCitation": 53, "Affiliations": {"University of Michigan\u2013Ann Arbor": 8.0}, "Authors": ["Nilmini Abeyratne", "Raj Das", "Qingkun Li", "Korey Sewell", "Bharan Giridhar", "Ronald G. Dreslinski", "David Blaauw", "Trevor Mudge"]}]}, {"DBLP title": "Energy-efficient interconnect via Router Parking.", "DBLP authors": ["Ahmad Samih", "Ren Wang", "Anil Krishna", "Christian Maciocco", "Tsung-Yuan Charlie Tai", "Yan Solihin"], "year": 2013, "doi": "https://doi.org/10.1109/HPCA.2013.6522345", "OA papers": [{"PaperId": "https://openalex.org/W2023654825", "PaperTitle": "Energy-efficient interconnect via Router Parking", "Year": 2013, "CitationCount": 73, "EstimatedCitation": 73, "Affiliations": {"Intel (United States)": 4.0, "Qualcomm (United States)": 1.0, "North Carolina State University": 1.0}, "Authors": ["A. Samih", "Ren Wang", "Amitabh Krishna", "Christian Maciocco", "Cheuk-Wai Tai", "Yan Solihin"]}]}, {"DBLP title": "In-network traffic regulation for Transactional Memory.", "DBLP authors": ["Lihang Zhao", "Woojin Choi", "Lizhong Chen", "Jeffrey T. Draper"], "year": 2013, "doi": "https://doi.org/10.1109/HPCA.2013.6522346", "OA papers": [{"PaperId": "https://openalex.org/W2065752541", "PaperTitle": "In-network traffic regulation for Transactional Memory", "Year": 2013, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Information Science Institute, University of Southern California, Los Angeles, CA, USA": 3.0, "University of Southern California": 1.0}, "Authors": ["Lihang Zhao", "Woojin Choi", "Long Qing Chen", "J. E. Draper"]}]}, {"DBLP title": "Macho: A failure model-oriented adaptive cache architecture to enable near-threshold voltage scaling.", "DBLP authors": ["Tayyeb Mahmood", "Soontae Kim", "Seokin Hong"], "year": 2013, "doi": "https://doi.org/10.1109/HPCA.2013.6522347", "OA papers": [{"PaperId": "https://openalex.org/W2104651846", "PaperTitle": "Macho: A failure model-oriented adaptive cache architecture to enable near-threshold voltage scaling", "Year": 2013, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"Korea Institute of Science & Technology Information": 0.5, "Korea Advanced Institute of Science and Technology": 2.5}, "Authors": ["Tayyeb Mahmood", "Soontae Kim", "Seok-In Hong"]}]}, {"DBLP title": "EnergySmart: Toward energy-efficient manycores for Near-Threshold Computing.", "DBLP authors": ["Ulya R. Karpuzcu", "Abhishek A. Sinkar", "Nam Sung Kim", "Josep Torrellas"], "year": 2013, "doi": "https://doi.org/10.1109/HPCA.2013.6522348", "OA papers": [{"PaperId": "https://openalex.org/W1975422769", "PaperTitle": "EnergySmart: Toward energy-efficient manycores for Near-Threshold Computing", "Year": 2013, "CitationCount": 49, "EstimatedCitation": 49, "Affiliations": {"University of Illinois Urbana-Champaign": 2.0, "University of Wisconsin\u2013Madison": 2.0}, "Authors": ["Ulya R. Karpuzcu", "Abhishek A. Sinkar", "Nam Kim", "Josep Torrellas"]}]}, {"DBLP title": "Rainbow: Efficient memory dependence recording with high replay parallelism for relaxed memory model.", "DBLP authors": ["Xuehai Qian", "He Huang", "Benjam\u00edn Sahelices", "Depei Qian"], "year": 2013, "doi": "https://doi.org/10.1109/HPCA.2013.6522349", "OA papers": [{"PaperId": "https://openalex.org/W2076618136", "PaperTitle": "Rainbow: Efficient memory dependence recording with high replay parallelism for relaxed memory model", "Year": 2013, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"University of Illinois Urbana-Champaign": 1.0, "AMD Products (China) Co., Ltd., China#TAB#": 1.0, "University of Valladolid": 1.0, "Beihang University": 1.0}, "Authors": ["Xuehai Qian", "He Huang", "Benjamin Sahelices", "Depei Qian"]}]}, {"DBLP title": "High-speed formal verification of heterogeneous coherence hierarchies.", "DBLP authors": ["Jesse G. Beu", "Jason A. Poovey", "Eric R. Hein", "Thomas M. Conte"], "year": 2013, "doi": "https://doi.org/10.1109/HPCA.2013.6522350", "OA papers": [{"PaperId": "https://openalex.org/W1987208088", "PaperTitle": "High-speed formal verification of heterogeneous coherence hierarchies", "Year": 2013, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Georgia Institute of Technology": 4.0}, "Authors": ["Jesse G. Beu", "Jason Poovey", "Eric R. Hein", "Thomas M. Conte"]}]}, {"DBLP title": "Cache coherence for GPU architectures.", "DBLP authors": ["Inderpreet Singh", "Arrvindh Shriraman", "Wilson W. L. Fung", "Mike O'Connor", "Tor M. Aamodt"], "year": 2013, "doi": "https://doi.org/10.1109/HPCA.2013.6522351", "OA papers": [{"PaperId": "https://openalex.org/W1997352364", "PaperTitle": "Cache coherence for GPU architectures", "Year": 2013, "CitationCount": 136, "EstimatedCitation": 136, "Affiliations": {"University of British Columbia": 2.0, "Simon Fraser University": 1.0, "Advanced Micro Devices (United States)": 1.0, "Stanford University": 1.0}, "Authors": ["Indra Vir Singh", "Arrvindh Shriraman", "Wilson W. L. Fung", "Matthew J. O'Connor", "Tor M. Aamodt"]}]}, {"DBLP title": "The dual-path execution model for efficient GPU control flow.", "DBLP authors": ["Minsoo Rhu", "Mattan Erez"], "year": 2013, "doi": "https://doi.org/10.1109/HPCA.2013.6522352", "OA papers": [{"PaperId": "https://openalex.org/W2125979435", "PaperTitle": "The dual-path execution model for efficient GPU control flow", "Year": 2013, "CitationCount": 38, "EstimatedCitation": 38, "Affiliations": {"The University of Texas at Austin": 2.0}, "Authors": ["Minsoo Rhu", "Mattan Erez"]}]}, {"DBLP title": "A multiple SIMD, multiple data (MSMD) architecture: Parallel execution of dynamic and static SIMD fragments.", "DBLP authors": ["Yaohua Wang", "Shuming Chen", "Jianghua Wan", "Jiayuan Meng", "Kai Zhang", "Wei Liu", "Xi Ning"], "year": 2013, "doi": "https://doi.org/10.1109/HPCA.2013.6522353", "OA papers": [{"PaperId": "https://openalex.org/W2066862978", "PaperTitle": "A multiple SIMD, multiple data (MSMD) architecture: Parallel execution of dynamic and static SIMD fragments", "Year": 2013, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"National University of Defense Technology": 6.0, "University of Virginia": 1.0}, "Authors": ["Yaohua Wang", "Shuming Chen", "Jianghua Wan", "Jiayuan Meng", "Kai Zhang", "Wei Liu", "Xi Ning"]}]}, {"DBLP title": "Tiered-latency DRAM: A low latency and low cost DRAM architecture.", "DBLP authors": ["Donghyuk Lee", "Yoongu Kim", "Vivek Seshadri", "Jamie Liu", "Lavanya Subramanian", "Onur Mutlu"], "year": 2013, "doi": "https://doi.org/10.1109/HPCA.2013.6522354", "OA papers": [{"PaperId": "https://openalex.org/W2158620667", "PaperTitle": "Tiered-latency DRAM: A low latency and low cost DRAM architecture", "Year": 2013, "CitationCount": 127, "EstimatedCitation": 127, "Affiliations": {"Carnegie Mellon University": 6.0}, "Authors": ["Donghyuk Lee", "Yoon-Gu Kim", "Vivek Seshadri", "Jamie Liu", "Lavanya Subramanian", "Onur Mutlu"]}]}, {"DBLP title": "A case for Refresh Pausing in DRAM memory systems.", "DBLP authors": ["Prashant J. Nair", "Chia-Chen Chou", "Moinuddin K. Qureshi"], "year": 2013, "doi": "https://doi.org/10.1109/HPCA.2013.6522355", "OA papers": [{"PaperId": "https://openalex.org/W2041209283", "PaperTitle": "A case for Refresh Pausing in DRAM memory systems", "Year": 2013, "CitationCount": 72, "EstimatedCitation": 72, "Affiliations": {"Georgia Institute of Technology": 3.0}, "Authors": ["P. K. Nair", "Chiachen Chou", "Muhammad M. Qureshi"]}]}, {"DBLP title": "MISE: Providing performance predictability and improving fairness in shared main memory systems.", "DBLP authors": ["Lavanya Subramanian", "Vivek Seshadri", "Yoongu Kim", "Ben Jaiyen", "Onur Mutlu"], "year": 2013, "doi": "https://doi.org/10.1109/HPCA.2013.6522356", "OA papers": [{"PaperId": "https://openalex.org/W1993488239", "PaperTitle": "MISE: Providing performance predictability and improving fairness in shared main memory systems", "Year": 2013, "CitationCount": 142, "EstimatedCitation": 142, "Affiliations": {"Carnegie Mellon University": 5.0}, "Authors": ["Lavanya Subramanian", "Vivek Seshadri", "Yoon-Gu Kim", "Ben Jaiyen", "Onur Mutlu"]}]}]