<!doctype html>
<html>
<head>
<title>PWRCTL (DDRC) Register</title>
<meta name="robots" content="noindex, nofollow" />
<link rel="stylesheet" type="text/css" href="{{url_for('static', filename='css/_register_reference.css')}}">
<script src="xilfunctions.js" type="text/javascript"></script>
</head>
<body>
<p class=header><a href=# onclick=gotoTopic("_overview.html")>Zynq UltraScale+ Devices Register Reference</a> &gt; <a href=# onclick=gotoTopic("_module_summary.html")>Module Summary</a> &gt; <a href=# onclick=gotoTopic("mod___ddrc.html")>DDRC Module</a> &gt; PWRCTL (DDRC) Register</p><h1>PWRCTL (DDRC) Register</h1>
<h2>PWRCTL (DDRC) Register Description</h2>
<table class=noborder>
<tr valign=top><th width=20% class=sumparam>Register Name</th><td width=80% class=noborder>PWRCTL</td></tr>
<tr valign=top><th class=sumparam>Relative Address</th><td class=noborder id="registerOffset">0x0000000030</td></tr>
<tr valign=top><th class=sumparam>Absolute Address</th><td class=noborder>
0x00FD070030 (DDRC)
</td></tr>
<tr valign=top><th class=sumparam>Width</th><td class=noborder>32</td></tr>
<tr valign=top><th class=sumparam>Type</th><td class="tooltip2 noborder">rw<span class="tooltiptext">Normal read/write</span></td></tr>
<tr valign=top><th class=sumparam>Reset Value</th><td class=noborder>0x00000000</td></tr>
<tr valign=top><th class=sumparam>Description</th><td class=noborder>Low Power Control Register</td></tr>
</table>
<p>This register is dynamic. Dynamic registers can be written at any time during operation.</p>
<h2>PWRCTL (DDRC) Register Bit-Field Summary</h2>
<table>
<tr valign=top><th width=20%>Field Name</th><th width=10%>Bits</th><th width=10%>Type</th><th width=10%>Reset Value</th><th width=50%>Description</th></tr>
<tr valign=top><td>stay_in_selfref</td><td class="center"> 6</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Self refresh state is an intermediate state to enter to Self refresh power down state or exit Self refresh power down state for LPDDR4.<br/>This register controls transition from the Self refresh state.<br/>- 1 - Prohibit transition from Self refresh state<br/>- 0 - Allow transition from Self refresh state</td></tr>
<tr valign=top><td>selfref_sw</td><td class="center"> 5</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>A value of 1 to this register causes system to move to Self Refresh state immediately, as long as it is not in INIT or DPD/MPSM operating_mode. This is referred to as Software Entry/Exit to Self Refresh.<br/>- 1 - Software Entry to Self Refresh<br/>- 0 - Software Exit from Self Refresh</td></tr>
<tr valign=top><td>mpsm_en</td><td class="center"> 4</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>When this is 1, the DDRC puts the SDRAM into maximum power saving mode when the transaction store is empty.<br/>This register must be reset to '0' to bring DDRC out of maximum power saving mode.<br/>For non-DDR4, this register should not be set to 1.<br/>FOR PERFORMANCE ONLY.</td></tr>
<tr valign=top><td>en_dfi_dram_clk_disable</td><td class="center"> 3</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Enable the assertion of dfi_dram_clk_disable whenever a clock is not required by the SDRAM.<br/>If set to 0, dfi_dram_clk_disable is never asserted.<br/>Assertion of dfi_dram_clk_disable is as follows:<br/>In DDR3, can only be asserted in Self Refresh.<br/>In DDR4, can be asserted in following:<br/>- in Self Refresh.<br/>- in Maximum Power Saving Mode<br/>In LPDDR3, can be asserted in following:<br/>- in Self Refresh<br/>- in Power Down<br/>- in Deep Power Down<br/>- during Normal operation (Clock Stop)<br/>In LPDDR4, can be asserted in following:<br/>- in Self Refresh Power Down<br/>- in Power Down<br/>- during Normal operation (Clock Stop)</td></tr>
<tr valign=top><td>deeppowerdown_en</td><td class="center"> 2</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>When this is 1, DDRC puts the SDRAM into deep power-down mode when the transaction store is empty.<br/>This register must be reset to '0' to bring DDRC out of deep power-down mode. Controller performs automatic SDRAM initialization on deep power-down exit.<br/>For non-LPDDR3, this register should not be set to 1.<br/>FOR PERFORMANCE ONLY.</td></tr>
<tr valign=top><td>powerdown_en</td><td class="center"> 1</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>If true then the DDRC goes into power-down after a programmable number of cycles 'maximum idle clocks before power down' (PWRTMG.powerdown_to_x32).<br/>This register bit may be re-programmed during the course of normal operation.</td></tr>
<tr valign=top><td>selfref_en</td><td class="center"> 0</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>If true then the DDRC puts the SDRAM into Self Refresh after a programmable number of cycles 'maximum idle clocks before Self Refresh (PWRTMG.selfref_to_x32)'. This register bit may be re-programmed during the course of normal operation.</td></tr>
</table><p id=foot class=footer></p>
</body>
</html>