---
layout: archive
title: "Publications"
permalink: /publications/
author_profile: true
---

Peer-Reviewed Conference Papers
-------------------------------

<strong>“High Throughput Accelerator Interface Frameworkfor a Linear Time-Multiplexed FPGA Overlay”</strong>[[PDF]](https://ieeexplore.ieee.org/document/9181072)<br>
<u>Xiangwei Li</u>, Kizheppatt Vipin, Douglas L. Maskell, and Suhaib A. Fahmy and Abhishek Kumar Jain <br> 
<em>IEEE International Symposium on Circuits & Systems (<strong>ISCAS</strong>)</em>, Virtual Conference, October 2020.<br>

<strong>“A Time-Multiplexed FPGA Overlay with Linear Interconnect”</strong>[[PDF]](https://ieeexplore.ieee.org/abstract/document/8342171)<br> 
<u>Xiangwei Li</u>, Abhishek Kumar Jain, Douglas L. Maskell, and Suhaib A. Fahmy <br> 
<em>Design, Automation & Test in Europe Conference & Exhibition (<strong>DATE</strong>)</em>, Dresden, Germany, March 2018.<br>

<strong>“FPGA Overlays: Hardware-based Computing for the Masses”</strong>[[PDF]](https://www.researchgate.net/profile/Xiangwei_Li4/publication/323886213_FPGA_Overlays_Hardware_based_Computing_for_the_Masses/links/5ac345ef0f7e9bfc045f8ee1/FPGA-Overlays-Hardware-based-Computing-for-the-Masses.pdf)<br> 
<u>Xiangwei Li</u>, C. F. Phung, and Douglas L. Maskell <br> 
<em>Proceedings of 8th International Conference on Advances in Computing, Electronics and Electrical Technology (<strong>CEET</strong>)</em>, KL, Malaysia, February 2018.<br>

<strong>“DeCO: A DSP Block Based FPGA Accelerator Overlay With Low Overhead Interconnect”</strong>[[PDF]](https://ieeexplore.ieee.org/abstract/document/7544733)<br> 
Abhishek Kumar Jain, <u>Xiangwei Li</u>, Pranjul Singhai, Douglas L. Maskell, and Suhaib A. Fahmy <br> 
<em>IEEE Symposium on Field-Programmable Custom Computing Machines (<strong>FCCM</strong>)</em>, Washington DC, USA, May 2016. <br>

<strong>“An Area-Efficient FPGA Overlay using DSP Block based Time-multiplexed Functional Units”</strong>[[PDF]](https://arxiv.org/abs/1606.06460)<br> 
<u>Xiangwei Li</u>, Abhishek Kumar Jain, Pranjul Singhai, Douglas L. Maskell, and Suhaib A. Fahmy <br> 
<em>2nd International Workshop on Overlay Architectures for FPGAs (<strong>OLAF</strong>)</em>, Monterey CA, USA, February 2016. <br>

<strong>“Adapting the DySER Architecture with DSP Blocks as an Overlay for the Xilinx Zynq”</strong>[[PDF]](https://dl.acm.org/citation.cfm?id=2927970)<br> 
Abhishek Kumar Jain, <u>Xiangwei Li</u>, Suhaib A. Fahmy, and Douglas L. Maskell <br> 
<em>Proceedings of the International Symposium on Highly-Efficient Accelerators and Reconfigurable Technologies (<strong>HEART</strong>)</em>, Boston MA, USA, June 2015.<br>


Peer-Reviewed Journal and Magazine Articles
-------------------------------------------
<strong>“A Scalable Systolic Accelerator for the Spectral Correlation Density Function and Its FPGA Implementation”</strong><br> 
<u>Xiangwei Li</u>, Douglas L. Maskell, Jingyi Li, Philip H.W. Leong, David Boland <br> 
<em>ACM Transactions on Reconfigurable Technology and Systems (<strong>TRETS</strong>)</em>, under review, July 2021. <br>

<strong>“Quantization Error Analysis of Techniques for Estimating Spectral Correlation Density”</strong> <br>
Jingyi Li, <u>Xiangwei Li</u>, David Boland, Philip H.W. Leong <br> 
<em>IEEE Transactions on Circuits and Systems II: Express Briefs (<strong>TCAS-II</strong>)</em>, under review, July 2021. <br>

<strong>“Time-Multiplexed FPGA Overlay Architectures: A Survey”</strong>[[PDF]](https://dl.acm.org/citation.cfm?id=3339861&dl=ACM&coll=DL)<br> 
<u>Xiangwei Li</u>, Douglas L. Maskell <br> 
<em>ACM Transactions on Design Automation of Electronic Systems (<strong>TODAES</strong>)</em>, July 2019. <br>


PhD Thesis
----------

<strong>“Time-Multiplexed FPGA Overlays with Linear Interconnect”</strong>[[PDF]](https://dr.ntu.edu.sg/bitstream/handle/10220/46937/thesis_LiXiangwei.pdf?sequence=1&isAllowed=y)<br> 
Xiangwei Li, PhD Thesis, Nanyang Technological University, Singapore, December 2018. <br>
