#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x7fb717c089d0 .scope module, "full_adder_top" "full_adder_top" 2 4;
 .timescale -9 -9;
v0x7fb717c21730_0 .var "cin", 0 0;
v0x7fb717c217c0_0 .net "cout", 0 0, L_0x7fb717c21fd0;  1 drivers
v0x7fb717c21850_0 .var "exp_out", 1 0;
v0x7fb717c21900_0 .var "in_a", 0 0;
v0x7fb717c219b0_0 .var "in_b", 0 0;
v0x7fb717c21a80_0 .var/i "index", 31 0;
v0x7fb717c21b10 .array "resp_data", 7 0, 5 0;
v0x7fb717c21ba0_0 .net "sum", 0 0, L_0x7fb717c22290;  1 drivers
S_0x7fb717c08b40 .scope module, "full_adder" "full_adder" 2 37, 3 6 0, S_0x7fb717c089d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x7fb717c21c50 .functor AND 1, v0x7fb717c21730_0, v0x7fb717c21900_0, C4<1>, C4<1>;
L_0x7fb717c21d80 .functor AND 1, v0x7fb717c21730_0, v0x7fb717c219b0_0, C4<1>, C4<1>;
L_0x7fb717c21e30 .functor OR 1, L_0x7fb717c21c50, L_0x7fb717c21d80, C4<0>, C4<0>;
L_0x7fb717c21f40 .functor AND 1, v0x7fb717c219b0_0, v0x7fb717c21900_0, C4<1>, C4<1>;
L_0x7fb717c21fd0 .functor OR 1, L_0x7fb717c21e30, L_0x7fb717c21f40, C4<0>, C4<0>;
L_0x7fb717c22120 .functor XOR 1, v0x7fb717c21900_0, v0x7fb717c219b0_0, C4<0>, C4<0>;
L_0x7fb717c22290 .functor XOR 1, L_0x7fb717c22120, v0x7fb717c21730_0, C4<0>, C4<0>;
v0x7fb717c113e0_0 .net *"_ivl_0", 0 0, L_0x7fb717c21c50;  1 drivers
v0x7fb717c21040_0 .net *"_ivl_10", 0 0, L_0x7fb717c22120;  1 drivers
v0x7fb717c210e0_0 .net *"_ivl_2", 0 0, L_0x7fb717c21d80;  1 drivers
v0x7fb717c21190_0 .net *"_ivl_4", 0 0, L_0x7fb717c21e30;  1 drivers
v0x7fb717c21240_0 .net *"_ivl_6", 0 0, L_0x7fb717c21f40;  1 drivers
v0x7fb717c21330_0 .net "a", 0 0, v0x7fb717c21900_0;  1 drivers
v0x7fb717c213d0_0 .net "b", 0 0, v0x7fb717c219b0_0;  1 drivers
v0x7fb717c21470_0 .net "cin", 0 0, v0x7fb717c21730_0;  1 drivers
v0x7fb717c21510_0 .net "cout", 0 0, L_0x7fb717c21fd0;  alias, 1 drivers
v0x7fb717c21620_0 .net "sum", 0 0, L_0x7fb717c22290;  alias, 1 drivers
    .scope S_0x7fb717c089d0;
T_0 ;
    %vpi_call 2 18 "$readmemh", "full_adder_stim.txt", v0x7fb717c21b10 {0 0 0};
    %end;
    .thread T_0;
    .scope S_0x7fb717c089d0;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fb717c21a80_0, 0, 32;
T_1.0 ;
    %load/vec4 v0x7fb717c21a80_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_1.1, 5;
    %ix/getv/s 4, v0x7fb717c21a80_0;
    %load/vec4a v0x7fb717c21b10, 4;
    %parti/s 3, 0, 2;
    %split/vec4 1;
    %store/vec4 v0x7fb717c21730_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7fb717c219b0_0, 0, 1;
    %store/vec4 v0x7fb717c21900_0, 0, 1;
    %ix/getv/s 4, v0x7fb717c21a80_0;
    %load/vec4a v0x7fb717c21b10, 4;
    %parti/s 2, 4, 4;
    %store/vec4 v0x7fb717c21850_0, 0, 2;
    %delay 10, 0;
    %load/vec4 v0x7fb717c217c0_0;
    %load/vec4 v0x7fb717c21ba0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fb717c21850_0;
    %cmp/ne;
    %jmp/0xz  T_1.2, 4;
    %vpi_call 2 31 "$display", "Output mismatch for entry ", v0x7fb717c21a80_0, " expected ", v0x7fb717c21850_0, " but got cout and sum ", v0x7fb717c217c0_0, v0x7fb717c21ba0_0 {0 0 0};
T_1.2 ;
    %load/vec4 v0x7fb717c21a80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fb717c21a80_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %end;
    .thread T_1;
    .scope S_0x7fb717c089d0;
T_2 ;
    %vpi_call 2 42 "$dumpfile", "full_adder_waves.vcd" {0 0 0};
    %vpi_call 2 43 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fb717c08b40 {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "full_adder_top.v";
    "full_adder.v";
