Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Thu Dec  4 13:54:02 2025
| Host         : computerUwU running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file FloodIt_timing_summary_routed.rpt -pb FloodIt_timing_summary_routed.pb -rpx FloodIt_timing_summary_routed.rpx -warn_on_violation
| Design       : FloodIt
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  1000        

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (6958)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (9884)
5. checking no_input_delay (13)
6. checking no_output_delay (30)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (6958)
---------------------------
 There are 13 register/latch pins with no clock driven by root clock pin: clocks/HZ1000_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clocks/HZ4_reg/Q (HIGH)

 There are 6858 register/latch pins with no clock driven by root clock pin: clocks/HZ500_reg/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: clocks/HZ5K_reg/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: clocks/MHZ25_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (9884)
---------------------------------------------------
 There are 9884 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (13)
-------------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (30)
--------------------------------
 There are 30 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.633        0.000                      0                  325        0.098        0.000                      0                  325        4.500        0.000                       0                   166  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.633        0.000                      0                  325        0.098        0.000                      0                  325        4.500        0.000                       0                   166  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.633ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.098ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.633ns  (required time - arrival time)
  Source:                 clocks/HZ500_COUNT_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clocks/HZ500_COUNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.607ns  (logic 1.604ns (44.468%)  route 2.003ns (55.532%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.565     5.086    clocks/clk_IBUF_BUFG
    SLICE_X34Y47         FDRE                                         r  clocks/HZ500_COUNT_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y47         FDRE (Prop_fdre_C_Q)         0.518     5.604 f  clocks/HZ500_COUNT_reg[5]/Q
                         net (fo=3, routed)           1.113     6.718    clocks/HZ500_COUNT_reg[5]
    SLICE_X35Y48         LUT2 (Prop_lut2_I1_O)        0.124     6.842 r  clocks/HZ500_COUNT1_carry_i_6/O
                         net (fo=1, routed)           0.000     6.842    clocks/HZ500_COUNT1_carry_i_6_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.240 r  clocks/HZ500_COUNT1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.240    clocks/HZ500_COUNT1_carry_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.354 r  clocks/HZ500_COUNT1_carry__0/CO[3]
                         net (fo=1, routed)           0.001     7.354    clocks/HZ500_COUNT1_carry__0_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.468 r  clocks/HZ500_COUNT1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.468    clocks/HZ500_COUNT1_carry__1_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.582 r  clocks/HZ500_COUNT1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.582    clocks/HZ500_COUNT1
    SLICE_X35Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.804 r  clocks/HZ500_COUNT1_carry__3/O[0]
                         net (fo=33, routed)          0.889     8.693    clocks/HZ500_COUNT1_carry__3_n_7
    SLICE_X34Y46         FDRE                                         r  clocks/HZ500_COUNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.444    14.785    clocks/clk_IBUF_BUFG
    SLICE_X34Y46         FDRE                                         r  clocks/HZ500_COUNT_reg[0]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X34Y46         FDRE (Setup_fdre_C_R)       -0.699    14.326    clocks/HZ500_COUNT_reg[0]
  -------------------------------------------------------------------
                         required time                         14.326    
                         arrival time                          -8.693    
  -------------------------------------------------------------------
                         slack                                  5.633    

Slack (MET) :             5.633ns  (required time - arrival time)
  Source:                 clocks/HZ500_COUNT_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clocks/HZ500_COUNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.607ns  (logic 1.604ns (44.468%)  route 2.003ns (55.532%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.565     5.086    clocks/clk_IBUF_BUFG
    SLICE_X34Y47         FDRE                                         r  clocks/HZ500_COUNT_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y47         FDRE (Prop_fdre_C_Q)         0.518     5.604 f  clocks/HZ500_COUNT_reg[5]/Q
                         net (fo=3, routed)           1.113     6.718    clocks/HZ500_COUNT_reg[5]
    SLICE_X35Y48         LUT2 (Prop_lut2_I1_O)        0.124     6.842 r  clocks/HZ500_COUNT1_carry_i_6/O
                         net (fo=1, routed)           0.000     6.842    clocks/HZ500_COUNT1_carry_i_6_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.240 r  clocks/HZ500_COUNT1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.240    clocks/HZ500_COUNT1_carry_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.354 r  clocks/HZ500_COUNT1_carry__0/CO[3]
                         net (fo=1, routed)           0.001     7.354    clocks/HZ500_COUNT1_carry__0_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.468 r  clocks/HZ500_COUNT1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.468    clocks/HZ500_COUNT1_carry__1_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.582 r  clocks/HZ500_COUNT1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.582    clocks/HZ500_COUNT1
    SLICE_X35Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.804 r  clocks/HZ500_COUNT1_carry__3/O[0]
                         net (fo=33, routed)          0.889     8.693    clocks/HZ500_COUNT1_carry__3_n_7
    SLICE_X34Y46         FDRE                                         r  clocks/HZ500_COUNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.444    14.785    clocks/clk_IBUF_BUFG
    SLICE_X34Y46         FDRE                                         r  clocks/HZ500_COUNT_reg[1]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X34Y46         FDRE (Setup_fdre_C_R)       -0.699    14.326    clocks/HZ500_COUNT_reg[1]
  -------------------------------------------------------------------
                         required time                         14.326    
                         arrival time                          -8.693    
  -------------------------------------------------------------------
                         slack                                  5.633    

Slack (MET) :             5.633ns  (required time - arrival time)
  Source:                 clocks/HZ500_COUNT_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clocks/HZ500_COUNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.607ns  (logic 1.604ns (44.468%)  route 2.003ns (55.532%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.565     5.086    clocks/clk_IBUF_BUFG
    SLICE_X34Y47         FDRE                                         r  clocks/HZ500_COUNT_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y47         FDRE (Prop_fdre_C_Q)         0.518     5.604 f  clocks/HZ500_COUNT_reg[5]/Q
                         net (fo=3, routed)           1.113     6.718    clocks/HZ500_COUNT_reg[5]
    SLICE_X35Y48         LUT2 (Prop_lut2_I1_O)        0.124     6.842 r  clocks/HZ500_COUNT1_carry_i_6/O
                         net (fo=1, routed)           0.000     6.842    clocks/HZ500_COUNT1_carry_i_6_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.240 r  clocks/HZ500_COUNT1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.240    clocks/HZ500_COUNT1_carry_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.354 r  clocks/HZ500_COUNT1_carry__0/CO[3]
                         net (fo=1, routed)           0.001     7.354    clocks/HZ500_COUNT1_carry__0_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.468 r  clocks/HZ500_COUNT1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.468    clocks/HZ500_COUNT1_carry__1_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.582 r  clocks/HZ500_COUNT1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.582    clocks/HZ500_COUNT1
    SLICE_X35Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.804 r  clocks/HZ500_COUNT1_carry__3/O[0]
                         net (fo=33, routed)          0.889     8.693    clocks/HZ500_COUNT1_carry__3_n_7
    SLICE_X34Y46         FDRE                                         r  clocks/HZ500_COUNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.444    14.785    clocks/clk_IBUF_BUFG
    SLICE_X34Y46         FDRE                                         r  clocks/HZ500_COUNT_reg[2]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X34Y46         FDRE (Setup_fdre_C_R)       -0.699    14.326    clocks/HZ500_COUNT_reg[2]
  -------------------------------------------------------------------
                         required time                         14.326    
                         arrival time                          -8.693    
  -------------------------------------------------------------------
                         slack                                  5.633    

Slack (MET) :             5.633ns  (required time - arrival time)
  Source:                 clocks/HZ500_COUNT_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clocks/HZ500_COUNT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.607ns  (logic 1.604ns (44.468%)  route 2.003ns (55.532%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.565     5.086    clocks/clk_IBUF_BUFG
    SLICE_X34Y47         FDRE                                         r  clocks/HZ500_COUNT_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y47         FDRE (Prop_fdre_C_Q)         0.518     5.604 f  clocks/HZ500_COUNT_reg[5]/Q
                         net (fo=3, routed)           1.113     6.718    clocks/HZ500_COUNT_reg[5]
    SLICE_X35Y48         LUT2 (Prop_lut2_I1_O)        0.124     6.842 r  clocks/HZ500_COUNT1_carry_i_6/O
                         net (fo=1, routed)           0.000     6.842    clocks/HZ500_COUNT1_carry_i_6_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.240 r  clocks/HZ500_COUNT1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.240    clocks/HZ500_COUNT1_carry_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.354 r  clocks/HZ500_COUNT1_carry__0/CO[3]
                         net (fo=1, routed)           0.001     7.354    clocks/HZ500_COUNT1_carry__0_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.468 r  clocks/HZ500_COUNT1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.468    clocks/HZ500_COUNT1_carry__1_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.582 r  clocks/HZ500_COUNT1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.582    clocks/HZ500_COUNT1
    SLICE_X35Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.804 r  clocks/HZ500_COUNT1_carry__3/O[0]
                         net (fo=33, routed)          0.889     8.693    clocks/HZ500_COUNT1_carry__3_n_7
    SLICE_X34Y46         FDRE                                         r  clocks/HZ500_COUNT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.444    14.785    clocks/clk_IBUF_BUFG
    SLICE_X34Y46         FDRE                                         r  clocks/HZ500_COUNT_reg[3]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X34Y46         FDRE (Setup_fdre_C_R)       -0.699    14.326    clocks/HZ500_COUNT_reg[3]
  -------------------------------------------------------------------
                         required time                         14.326    
                         arrival time                          -8.693    
  -------------------------------------------------------------------
                         slack                                  5.633    

Slack (MET) :             5.708ns  (required time - arrival time)
  Source:                 clocks/HZ500_COUNT_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clocks/HZ500_COUNT_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.558ns  (logic 1.604ns (45.081%)  route 1.954ns (54.919%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.565     5.086    clocks/clk_IBUF_BUFG
    SLICE_X34Y47         FDRE                                         r  clocks/HZ500_COUNT_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y47         FDRE (Prop_fdre_C_Q)         0.518     5.604 f  clocks/HZ500_COUNT_reg[5]/Q
                         net (fo=3, routed)           1.113     6.718    clocks/HZ500_COUNT_reg[5]
    SLICE_X35Y48         LUT2 (Prop_lut2_I1_O)        0.124     6.842 r  clocks/HZ500_COUNT1_carry_i_6/O
                         net (fo=1, routed)           0.000     6.842    clocks/HZ500_COUNT1_carry_i_6_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.240 r  clocks/HZ500_COUNT1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.240    clocks/HZ500_COUNT1_carry_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.354 r  clocks/HZ500_COUNT1_carry__0/CO[3]
                         net (fo=1, routed)           0.001     7.354    clocks/HZ500_COUNT1_carry__0_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.468 r  clocks/HZ500_COUNT1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.468    clocks/HZ500_COUNT1_carry__1_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.582 r  clocks/HZ500_COUNT1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.582    clocks/HZ500_COUNT1
    SLICE_X35Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.804 r  clocks/HZ500_COUNT1_carry__3/O[0]
                         net (fo=33, routed)          0.840     8.644    clocks/HZ500_COUNT1_carry__3_n_7
    SLICE_X34Y47         FDRE                                         r  clocks/HZ500_COUNT_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.445    14.786    clocks/clk_IBUF_BUFG
    SLICE_X34Y47         FDRE                                         r  clocks/HZ500_COUNT_reg[4]/C
                         clock pessimism              0.300    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X34Y47         FDRE (Setup_fdre_C_R)       -0.699    14.352    clocks/HZ500_COUNT_reg[4]
  -------------------------------------------------------------------
                         required time                         14.352    
                         arrival time                          -8.644    
  -------------------------------------------------------------------
                         slack                                  5.708    

Slack (MET) :             5.708ns  (required time - arrival time)
  Source:                 clocks/HZ500_COUNT_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clocks/HZ500_COUNT_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.558ns  (logic 1.604ns (45.081%)  route 1.954ns (54.919%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.565     5.086    clocks/clk_IBUF_BUFG
    SLICE_X34Y47         FDRE                                         r  clocks/HZ500_COUNT_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y47         FDRE (Prop_fdre_C_Q)         0.518     5.604 f  clocks/HZ500_COUNT_reg[5]/Q
                         net (fo=3, routed)           1.113     6.718    clocks/HZ500_COUNT_reg[5]
    SLICE_X35Y48         LUT2 (Prop_lut2_I1_O)        0.124     6.842 r  clocks/HZ500_COUNT1_carry_i_6/O
                         net (fo=1, routed)           0.000     6.842    clocks/HZ500_COUNT1_carry_i_6_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.240 r  clocks/HZ500_COUNT1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.240    clocks/HZ500_COUNT1_carry_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.354 r  clocks/HZ500_COUNT1_carry__0/CO[3]
                         net (fo=1, routed)           0.001     7.354    clocks/HZ500_COUNT1_carry__0_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.468 r  clocks/HZ500_COUNT1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.468    clocks/HZ500_COUNT1_carry__1_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.582 r  clocks/HZ500_COUNT1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.582    clocks/HZ500_COUNT1
    SLICE_X35Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.804 r  clocks/HZ500_COUNT1_carry__3/O[0]
                         net (fo=33, routed)          0.840     8.644    clocks/HZ500_COUNT1_carry__3_n_7
    SLICE_X34Y47         FDRE                                         r  clocks/HZ500_COUNT_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.445    14.786    clocks/clk_IBUF_BUFG
    SLICE_X34Y47         FDRE                                         r  clocks/HZ500_COUNT_reg[5]/C
                         clock pessimism              0.300    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X34Y47         FDRE (Setup_fdre_C_R)       -0.699    14.352    clocks/HZ500_COUNT_reg[5]
  -------------------------------------------------------------------
                         required time                         14.352    
                         arrival time                          -8.644    
  -------------------------------------------------------------------
                         slack                                  5.708    

Slack (MET) :             5.708ns  (required time - arrival time)
  Source:                 clocks/HZ500_COUNT_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clocks/HZ500_COUNT_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.558ns  (logic 1.604ns (45.081%)  route 1.954ns (54.919%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.565     5.086    clocks/clk_IBUF_BUFG
    SLICE_X34Y47         FDRE                                         r  clocks/HZ500_COUNT_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y47         FDRE (Prop_fdre_C_Q)         0.518     5.604 f  clocks/HZ500_COUNT_reg[5]/Q
                         net (fo=3, routed)           1.113     6.718    clocks/HZ500_COUNT_reg[5]
    SLICE_X35Y48         LUT2 (Prop_lut2_I1_O)        0.124     6.842 r  clocks/HZ500_COUNT1_carry_i_6/O
                         net (fo=1, routed)           0.000     6.842    clocks/HZ500_COUNT1_carry_i_6_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.240 r  clocks/HZ500_COUNT1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.240    clocks/HZ500_COUNT1_carry_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.354 r  clocks/HZ500_COUNT1_carry__0/CO[3]
                         net (fo=1, routed)           0.001     7.354    clocks/HZ500_COUNT1_carry__0_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.468 r  clocks/HZ500_COUNT1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.468    clocks/HZ500_COUNT1_carry__1_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.582 r  clocks/HZ500_COUNT1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.582    clocks/HZ500_COUNT1
    SLICE_X35Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.804 r  clocks/HZ500_COUNT1_carry__3/O[0]
                         net (fo=33, routed)          0.840     8.644    clocks/HZ500_COUNT1_carry__3_n_7
    SLICE_X34Y47         FDRE                                         r  clocks/HZ500_COUNT_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.445    14.786    clocks/clk_IBUF_BUFG
    SLICE_X34Y47         FDRE                                         r  clocks/HZ500_COUNT_reg[6]/C
                         clock pessimism              0.300    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X34Y47         FDRE (Setup_fdre_C_R)       -0.699    14.352    clocks/HZ500_COUNT_reg[6]
  -------------------------------------------------------------------
                         required time                         14.352    
                         arrival time                          -8.644    
  -------------------------------------------------------------------
                         slack                                  5.708    

Slack (MET) :             5.708ns  (required time - arrival time)
  Source:                 clocks/HZ500_COUNT_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clocks/HZ500_COUNT_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.558ns  (logic 1.604ns (45.081%)  route 1.954ns (54.919%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.565     5.086    clocks/clk_IBUF_BUFG
    SLICE_X34Y47         FDRE                                         r  clocks/HZ500_COUNT_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y47         FDRE (Prop_fdre_C_Q)         0.518     5.604 f  clocks/HZ500_COUNT_reg[5]/Q
                         net (fo=3, routed)           1.113     6.718    clocks/HZ500_COUNT_reg[5]
    SLICE_X35Y48         LUT2 (Prop_lut2_I1_O)        0.124     6.842 r  clocks/HZ500_COUNT1_carry_i_6/O
                         net (fo=1, routed)           0.000     6.842    clocks/HZ500_COUNT1_carry_i_6_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.240 r  clocks/HZ500_COUNT1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.240    clocks/HZ500_COUNT1_carry_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.354 r  clocks/HZ500_COUNT1_carry__0/CO[3]
                         net (fo=1, routed)           0.001     7.354    clocks/HZ500_COUNT1_carry__0_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.468 r  clocks/HZ500_COUNT1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.468    clocks/HZ500_COUNT1_carry__1_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.582 r  clocks/HZ500_COUNT1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.582    clocks/HZ500_COUNT1
    SLICE_X35Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.804 r  clocks/HZ500_COUNT1_carry__3/O[0]
                         net (fo=33, routed)          0.840     8.644    clocks/HZ500_COUNT1_carry__3_n_7
    SLICE_X34Y47         FDRE                                         r  clocks/HZ500_COUNT_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.445    14.786    clocks/clk_IBUF_BUFG
    SLICE_X34Y47         FDRE                                         r  clocks/HZ500_COUNT_reg[7]/C
                         clock pessimism              0.300    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X34Y47         FDRE (Setup_fdre_C_R)       -0.699    14.352    clocks/HZ500_COUNT_reg[7]
  -------------------------------------------------------------------
                         required time                         14.352    
                         arrival time                          -8.644    
  -------------------------------------------------------------------
                         slack                                  5.708    

Slack (MET) :             5.741ns  (required time - arrival time)
  Source:                 clocks/MHZ25_COUNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clocks/MHZ25_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.328ns  (logic 2.055ns (47.487%)  route 2.273ns (52.513%))
  Logic Levels:           7  (CARRY4=5 LUT2=2)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.554     5.075    clocks/clk_IBUF_BUFG
    SLICE_X8Y61          FDRE                                         r  clocks/MHZ25_COUNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y61          FDRE (Prop_fdre_C_Q)         0.518     5.593 f  clocks/MHZ25_COUNT_reg[3]/Q
                         net (fo=2, routed)           0.820     6.413    clocks/MHZ25_COUNT_reg[3]
    SLICE_X9Y63          LUT2 (Prop_lut2_I1_O)        0.124     6.537 r  clocks/MHZ25_COUNT1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.537    clocks/MHZ25_COUNT1_carry_i_4_n_0
    SLICE_X9Y63          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.087 r  clocks/MHZ25_COUNT1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.087    clocks/MHZ25_COUNT1_carry_n_0
    SLICE_X9Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.201 r  clocks/MHZ25_COUNT1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.201    clocks/MHZ25_COUNT1_carry__0_n_0
    SLICE_X9Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.315 r  clocks/MHZ25_COUNT1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.315    clocks/MHZ25_COUNT1_carry__1_n_0
    SLICE_X9Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.429 r  clocks/MHZ25_COUNT1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.429    clocks/MHZ25_COUNT1
    SLICE_X9Y67          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.651 r  clocks/MHZ25_COUNT1_carry__3/O[0]
                         net (fo=33, routed)          1.452     9.103    clocks/MHZ25_COUNT1_carry__3_n_7
    SLICE_X6Y62          LUT2 (Prop_lut2_I0_O)        0.299     9.402 r  clocks/MHZ25_i_1/O
                         net (fo=1, routed)           0.000     9.402    clocks/MHZ25_i_1_n_0
    SLICE_X6Y62          FDRE                                         r  clocks/MHZ25_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.503    14.844    clocks/clk_IBUF_BUFG
    SLICE_X6Y62          FDRE                                         r  clocks/MHZ25_reg/C
                         clock pessimism              0.258    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X6Y62          FDRE (Setup_fdre_C_D)        0.077    15.144    clocks/MHZ25_reg
  -------------------------------------------------------------------
                         required time                         15.144    
                         arrival time                          -9.402    
  -------------------------------------------------------------------
                         slack                                  5.741    

Slack (MET) :             5.749ns  (required time - arrival time)
  Source:                 clocks/HZ500_COUNT_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clocks/HZ500_COUNT_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.385ns  (logic 1.604ns (47.379%)  route 1.781ns (52.621%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.565     5.086    clocks/clk_IBUF_BUFG
    SLICE_X34Y47         FDRE                                         r  clocks/HZ500_COUNT_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y47         FDRE (Prop_fdre_C_Q)         0.518     5.604 f  clocks/HZ500_COUNT_reg[5]/Q
                         net (fo=3, routed)           1.113     6.718    clocks/HZ500_COUNT_reg[5]
    SLICE_X35Y48         LUT2 (Prop_lut2_I1_O)        0.124     6.842 r  clocks/HZ500_COUNT1_carry_i_6/O
                         net (fo=1, routed)           0.000     6.842    clocks/HZ500_COUNT1_carry_i_6_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.240 r  clocks/HZ500_COUNT1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.240    clocks/HZ500_COUNT1_carry_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.354 r  clocks/HZ500_COUNT1_carry__0/CO[3]
                         net (fo=1, routed)           0.001     7.354    clocks/HZ500_COUNT1_carry__0_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.468 r  clocks/HZ500_COUNT1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.468    clocks/HZ500_COUNT1_carry__1_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.582 r  clocks/HZ500_COUNT1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.582    clocks/HZ500_COUNT1
    SLICE_X35Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.804 r  clocks/HZ500_COUNT1_carry__3/O[0]
                         net (fo=33, routed)          0.668     8.472    clocks/HZ500_COUNT1_carry__3_n_7
    SLICE_X34Y52         FDRE                                         r  clocks/HZ500_COUNT_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.435    14.776    clocks/clk_IBUF_BUFG
    SLICE_X34Y52         FDRE                                         r  clocks/HZ500_COUNT_reg[24]/C
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X34Y52         FDRE (Setup_fdre_C_R)       -0.699    14.221    clocks/HZ500_COUNT_reg[24]
  -------------------------------------------------------------------
                         required time                         14.221    
                         arrival time                          -8.472    
  -------------------------------------------------------------------
                         slack                                  5.749    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 clocks/HZ500_COUNT_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clocks/HZ500_COUNT_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.373ns (74.723%)  route 0.126ns (25.277%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.563     1.446    clocks/clk_IBUF_BUFG
    SLICE_X34Y49         FDRE                                         r  clocks/HZ500_COUNT_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  clocks/HZ500_COUNT_reg[14]/Q
                         net (fo=2, routed)           0.125     1.736    clocks/HZ500_COUNT_reg[14]
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.892 r  clocks/HZ500_COUNT_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.892    clocks/HZ500_COUNT_reg[12]_i_1_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.945 r  clocks/HZ500_COUNT_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.945    clocks/HZ500_COUNT_reg[16]_i_1_n_7
    SLICE_X34Y50         FDRE                                         r  clocks/HZ500_COUNT_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.829     1.957    clocks/clk_IBUF_BUFG
    SLICE_X34Y50         FDRE                                         r  clocks/HZ500_COUNT_reg[16]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.134     1.847    clocks/HZ500_COUNT_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.945    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 clocks/HZ500_COUNT_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clocks/HZ500_COUNT_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.386ns (75.365%)  route 0.126ns (24.635%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.563     1.446    clocks/clk_IBUF_BUFG
    SLICE_X34Y49         FDRE                                         r  clocks/HZ500_COUNT_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  clocks/HZ500_COUNT_reg[14]/Q
                         net (fo=2, routed)           0.125     1.736    clocks/HZ500_COUNT_reg[14]
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.892 r  clocks/HZ500_COUNT_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.892    clocks/HZ500_COUNT_reg[12]_i_1_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.958 r  clocks/HZ500_COUNT_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.958    clocks/HZ500_COUNT_reg[16]_i_1_n_5
    SLICE_X34Y50         FDRE                                         r  clocks/HZ500_COUNT_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.829     1.957    clocks/clk_IBUF_BUFG
    SLICE_X34Y50         FDRE                                         r  clocks/HZ500_COUNT_reg[18]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.134     1.847    clocks/HZ500_COUNT_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 clocks/HZ500_COUNT_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clocks/HZ500_COUNT_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.409ns (76.423%)  route 0.126ns (23.577%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.563     1.446    clocks/clk_IBUF_BUFG
    SLICE_X34Y49         FDRE                                         r  clocks/HZ500_COUNT_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  clocks/HZ500_COUNT_reg[14]/Q
                         net (fo=2, routed)           0.125     1.736    clocks/HZ500_COUNT_reg[14]
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.892 r  clocks/HZ500_COUNT_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.892    clocks/HZ500_COUNT_reg[12]_i_1_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     1.981 r  clocks/HZ500_COUNT_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.981    clocks/HZ500_COUNT_reg[16]_i_1_n_6
    SLICE_X34Y50         FDRE                                         r  clocks/HZ500_COUNT_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.829     1.957    clocks/clk_IBUF_BUFG
    SLICE_X34Y50         FDRE                                         r  clocks/HZ500_COUNT_reg[17]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.134     1.847    clocks/HZ500_COUNT_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.981    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 clocks/HZ500_COUNT_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clocks/HZ500_COUNT_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.411ns (76.511%)  route 0.126ns (23.489%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.563     1.446    clocks/clk_IBUF_BUFG
    SLICE_X34Y49         FDRE                                         r  clocks/HZ500_COUNT_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  clocks/HZ500_COUNT_reg[14]/Q
                         net (fo=2, routed)           0.125     1.736    clocks/HZ500_COUNT_reg[14]
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.892 r  clocks/HZ500_COUNT_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.892    clocks/HZ500_COUNT_reg[12]_i_1_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     1.983 r  clocks/HZ500_COUNT_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.983    clocks/HZ500_COUNT_reg[16]_i_1_n_4
    SLICE_X34Y50         FDRE                                         r  clocks/HZ500_COUNT_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.829     1.957    clocks/clk_IBUF_BUFG
    SLICE_X34Y50         FDRE                                         r  clocks/HZ500_COUNT_reg[19]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.134     1.847    clocks/HZ500_COUNT_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.983    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 clocks/HZ500_COUNT_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clocks/HZ500_COUNT_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.413ns (76.598%)  route 0.126ns (23.402%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.563     1.446    clocks/clk_IBUF_BUFG
    SLICE_X34Y49         FDRE                                         r  clocks/HZ500_COUNT_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  clocks/HZ500_COUNT_reg[14]/Q
                         net (fo=2, routed)           0.125     1.736    clocks/HZ500_COUNT_reg[14]
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.892 r  clocks/HZ500_COUNT_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.892    clocks/HZ500_COUNT_reg[12]_i_1_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.932 r  clocks/HZ500_COUNT_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.932    clocks/HZ500_COUNT_reg[16]_i_1_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.985 r  clocks/HZ500_COUNT_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.985    clocks/HZ500_COUNT_reg[20]_i_1_n_7
    SLICE_X34Y51         FDRE                                         r  clocks/HZ500_COUNT_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.829     1.957    clocks/clk_IBUF_BUFG
    SLICE_X34Y51         FDRE                                         r  clocks/HZ500_COUNT_reg[20]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X34Y51         FDRE (Hold_fdre_C_D)         0.134     1.847    clocks/HZ500_COUNT_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 clocks/HZ500_COUNT_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clocks/HZ500_COUNT_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.426ns (77.149%)  route 0.126ns (22.851%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.563     1.446    clocks/clk_IBUF_BUFG
    SLICE_X34Y49         FDRE                                         r  clocks/HZ500_COUNT_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  clocks/HZ500_COUNT_reg[14]/Q
                         net (fo=2, routed)           0.125     1.736    clocks/HZ500_COUNT_reg[14]
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.892 r  clocks/HZ500_COUNT_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.892    clocks/HZ500_COUNT_reg[12]_i_1_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.932 r  clocks/HZ500_COUNT_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.932    clocks/HZ500_COUNT_reg[16]_i_1_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.998 r  clocks/HZ500_COUNT_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.998    clocks/HZ500_COUNT_reg[20]_i_1_n_5
    SLICE_X34Y51         FDRE                                         r  clocks/HZ500_COUNT_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.829     1.957    clocks/clk_IBUF_BUFG
    SLICE_X34Y51         FDRE                                         r  clocks/HZ500_COUNT_reg[22]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X34Y51         FDRE (Hold_fdre_C_D)         0.134     1.847    clocks/HZ500_COUNT_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.998    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 clocks/HZ500_COUNT_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clocks/HZ500_COUNT_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.449ns (78.063%)  route 0.126ns (21.937%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.563     1.446    clocks/clk_IBUF_BUFG
    SLICE_X34Y49         FDRE                                         r  clocks/HZ500_COUNT_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  clocks/HZ500_COUNT_reg[14]/Q
                         net (fo=2, routed)           0.125     1.736    clocks/HZ500_COUNT_reg[14]
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.892 r  clocks/HZ500_COUNT_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.892    clocks/HZ500_COUNT_reg[12]_i_1_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.932 r  clocks/HZ500_COUNT_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.932    clocks/HZ500_COUNT_reg[16]_i_1_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.021 r  clocks/HZ500_COUNT_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.021    clocks/HZ500_COUNT_reg[20]_i_1_n_6
    SLICE_X34Y51         FDRE                                         r  clocks/HZ500_COUNT_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.829     1.957    clocks/clk_IBUF_BUFG
    SLICE_X34Y51         FDRE                                         r  clocks/HZ500_COUNT_reg[21]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X34Y51         FDRE (Hold_fdre_C_D)         0.134     1.847    clocks/HZ500_COUNT_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           2.021    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 clocks/HZ500_COUNT_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clocks/HZ500_COUNT_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.451ns (78.139%)  route 0.126ns (21.861%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.563     1.446    clocks/clk_IBUF_BUFG
    SLICE_X34Y49         FDRE                                         r  clocks/HZ500_COUNT_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  clocks/HZ500_COUNT_reg[14]/Q
                         net (fo=2, routed)           0.125     1.736    clocks/HZ500_COUNT_reg[14]
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.892 r  clocks/HZ500_COUNT_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.892    clocks/HZ500_COUNT_reg[12]_i_1_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.932 r  clocks/HZ500_COUNT_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.932    clocks/HZ500_COUNT_reg[16]_i_1_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.023 r  clocks/HZ500_COUNT_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.023    clocks/HZ500_COUNT_reg[20]_i_1_n_4
    SLICE_X34Y51         FDRE                                         r  clocks/HZ500_COUNT_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.829     1.957    clocks/clk_IBUF_BUFG
    SLICE_X34Y51         FDRE                                         r  clocks/HZ500_COUNT_reg[23]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X34Y51         FDRE (Hold_fdre_C_D)         0.134     1.847    clocks/HZ500_COUNT_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           2.023    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 clocks/HZ500_COUNT_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clocks/HZ500_COUNT_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.579ns  (logic 0.453ns (78.214%)  route 0.126ns (21.786%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.563     1.446    clocks/clk_IBUF_BUFG
    SLICE_X34Y49         FDRE                                         r  clocks/HZ500_COUNT_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  clocks/HZ500_COUNT_reg[14]/Q
                         net (fo=2, routed)           0.125     1.736    clocks/HZ500_COUNT_reg[14]
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.892 r  clocks/HZ500_COUNT_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.892    clocks/HZ500_COUNT_reg[12]_i_1_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.932 r  clocks/HZ500_COUNT_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.932    clocks/HZ500_COUNT_reg[16]_i_1_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.972 r  clocks/HZ500_COUNT_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.972    clocks/HZ500_COUNT_reg[20]_i_1_n_0
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.025 r  clocks/HZ500_COUNT_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.025    clocks/HZ500_COUNT_reg[24]_i_1_n_7
    SLICE_X34Y52         FDRE                                         r  clocks/HZ500_COUNT_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.829     1.957    clocks/clk_IBUF_BUFG
    SLICE_X34Y52         FDRE                                         r  clocks/HZ500_COUNT_reg[24]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X34Y52         FDRE (Hold_fdre_C_D)         0.134     1.847    clocks/HZ500_COUNT_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           2.025    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 clocks/HZ500_COUNT_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clocks/HZ500_COUNT_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.592ns  (logic 0.466ns (78.693%)  route 0.126ns (21.307%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.563     1.446    clocks/clk_IBUF_BUFG
    SLICE_X34Y49         FDRE                                         r  clocks/HZ500_COUNT_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  clocks/HZ500_COUNT_reg[14]/Q
                         net (fo=2, routed)           0.125     1.736    clocks/HZ500_COUNT_reg[14]
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.892 r  clocks/HZ500_COUNT_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.892    clocks/HZ500_COUNT_reg[12]_i_1_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.932 r  clocks/HZ500_COUNT_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.932    clocks/HZ500_COUNT_reg[16]_i_1_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.972 r  clocks/HZ500_COUNT_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.972    clocks/HZ500_COUNT_reg[20]_i_1_n_0
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.038 r  clocks/HZ500_COUNT_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.038    clocks/HZ500_COUNT_reg[24]_i_1_n_5
    SLICE_X34Y52         FDRE                                         r  clocks/HZ500_COUNT_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.829     1.957    clocks/clk_IBUF_BUFG
    SLICE_X34Y52         FDRE                                         r  clocks/HZ500_COUNT_reg[26]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X34Y52         FDRE (Hold_fdre_C_D)         0.134     1.847    clocks/HZ500_COUNT_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           2.038    
  -------------------------------------------------------------------
                         slack                                  0.191    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y51   clocks/HZ1000_COUNT_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y53   clocks/HZ1000_COUNT_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y53   clocks/HZ1000_COUNT_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y54   clocks/HZ1000_COUNT_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y54   clocks/HZ1000_COUNT_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y54   clocks/HZ1000_COUNT_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y54   clocks/HZ1000_COUNT_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y55   clocks/HZ1000_COUNT_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y55   clocks/HZ1000_COUNT_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y51   clocks/HZ1000_COUNT_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y51   clocks/HZ1000_COUNT_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y53   clocks/HZ1000_COUNT_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y53   clocks/HZ1000_COUNT_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y53   clocks/HZ1000_COUNT_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y53   clocks/HZ1000_COUNT_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y54   clocks/HZ1000_COUNT_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y54   clocks/HZ1000_COUNT_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y54   clocks/HZ1000_COUNT_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y54   clocks/HZ1000_COUNT_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y51   clocks/HZ1000_COUNT_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y51   clocks/HZ1000_COUNT_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y53   clocks/HZ1000_COUNT_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y53   clocks/HZ1000_COUNT_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y53   clocks/HZ1000_COUNT_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y53   clocks/HZ1000_COUNT_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y54   clocks/HZ1000_COUNT_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y54   clocks/HZ1000_COUNT_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y54   clocks/HZ1000_COUNT_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y54   clocks/HZ1000_COUNT_reg[13]/C



