Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Sun Oct 11 19:34:53 2020
| Host         : E7440-big-ARCH running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 9 register/latch pins with no clock driven by root clock pin: RW_0 (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: design_1_i/RAMController_0/U0/FSM_onehot_currentState_reg[0]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: design_1_i/RAMController_0/U0/FSM_onehot_currentState_reg[1]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: design_1_i/RAMController_0/U0/FSM_onehot_currentState_reg[2]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: design_1_i/RAMController_0/U0/FSM_onehot_currentState_reg[3]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: design_1_i/RAMController_0/U0/FSM_onehot_currentState_reg[4]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: design_1_i/clk_divider_0/U0/clk_div_sig_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: design_1_i/rx_mod_0/U0/intr_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/tx_mod_0/U0/FSM_sequential_current_state_reg[0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/tx_mod_0/U0/FSM_sequential_current_state_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 83 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 4 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.458        0.000                      0                   48        0.132        0.000                      0                   48        2.750        0.000                       0                    51  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.458        0.000                      0                   48        0.132        0.000                      0                   48        2.750        0.000                       0                    51  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.458ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.132ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.458ns  (required time - arrival time)
  Source:                 design_1_i/clk_divider_0/U0/count_sig_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/clk_divider_0/U0/count_sig_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.538ns  (logic 0.937ns (36.912%)  route 1.601ns (63.088%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.485ns = ( 13.485 - 8.000 ) 
    Source Clock Delay      (SCD):    5.987ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.913     5.987    design_1_i/clk_divider_0/U0/clk
    SLICE_X84Y105        FDCE                                         r  design_1_i/clk_divider_0/U0/count_sig_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y105        FDCE (Prop_fdce_C_Q)         0.456     6.443 r  design_1_i/clk_divider_0/U0/count_sig_reg[2]/Q
                         net (fo=8, routed)           0.913     7.356    design_1_i/clk_divider_0/U0/count_sig_reg__0[2]
    SLICE_X84Y105        LUT4 (Prop_lut4_I3_O)        0.154     7.510 f  design_1_i/clk_divider_0/U0/count_sig[6]_i_2/O
                         net (fo=2, routed)           0.688     8.198    design_1_i/clk_divider_0/U0/count_sig[6]_i_2_n_0
    SLICE_X84Y105        LUT6 (Prop_lut6_I1_O)        0.327     8.525 r  design_1_i/clk_divider_0/U0/count_sig[6]_i_1/O
                         net (fo=1, routed)           0.000     8.525    design_1_i/clk_divider_0/U0/p_0_in[6]
    SLICE_X84Y105        FDCE                                         r  design_1_i/clk_divider_0/U0/count_sig_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     8.000    clk_0
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.720    13.485    design_1_i/clk_divider_0/U0/clk
    SLICE_X84Y105        FDCE                                         r  design_1_i/clk_divider_0/U0/count_sig_reg[6]/C
                         clock pessimism              0.502    13.987    
                         clock uncertainty           -0.035    13.951    
    SLICE_X84Y105        FDCE (Setup_fdce_C_D)        0.032    13.983    design_1_i/clk_divider_0/U0/count_sig_reg[6]
  -------------------------------------------------------------------
                         required time                         13.983    
                         arrival time                          -8.525    
  -------------------------------------------------------------------
                         slack                                  5.458    

Slack (MET) :             5.461ns  (required time - arrival time)
  Source:                 design_1_i/clk_divider_0/U0/count_sig_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/clk_divider_0/U0/count_sig_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.535ns  (logic 0.704ns (27.776%)  route 1.831ns (72.224%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.485ns = ( 13.485 - 8.000 ) 
    Source Clock Delay      (SCD):    5.987ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.913     5.987    design_1_i/clk_divider_0/U0/clk
    SLICE_X85Y105        FDCE                                         r  design_1_i/clk_divider_0/U0/count_sig_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y105        FDCE (Prop_fdce_C_Q)         0.456     6.443 r  design_1_i/clk_divider_0/U0/count_sig_reg[7]/Q
                         net (fo=4, routed)           1.144     7.586    design_1_i/clk_divider_0/U0/count_sig_reg__0[7]
    SLICE_X85Y105        LUT4 (Prop_lut4_I0_O)        0.124     7.710 f  design_1_i/clk_divider_0/U0/clk_div_sig_i_2/O
                         net (fo=3, routed)           0.687     8.397    design_1_i/clk_divider_0/U0/clk_div_sig_i_2_n_0
    SLICE_X85Y105        LUT6 (Prop_lut6_I4_O)        0.124     8.521 r  design_1_i/clk_divider_0/U0/count_sig[4]_i_1/O
                         net (fo=1, routed)           0.000     8.521    design_1_i/clk_divider_0/U0/p_0_in[4]
    SLICE_X85Y105        FDCE                                         r  design_1_i/clk_divider_0/U0/count_sig_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     8.000    clk_0
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.720    13.485    design_1_i/clk_divider_0/U0/clk
    SLICE_X85Y105        FDCE                                         r  design_1_i/clk_divider_0/U0/count_sig_reg[4]/C
                         clock pessimism              0.502    13.987    
                         clock uncertainty           -0.035    13.951    
    SLICE_X85Y105        FDCE (Setup_fdce_C_D)        0.031    13.982    design_1_i/clk_divider_0/U0/count_sig_reg[4]
  -------------------------------------------------------------------
                         required time                         13.982    
                         arrival time                          -8.521    
  -------------------------------------------------------------------
                         slack                                  5.461    

Slack (MET) :             5.536ns  (required time - arrival time)
  Source:                 design_1_i/clk_divider_0/U0/count_sig_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/clk_divider_0/U0/clk_div_sig_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.445ns  (logic 0.934ns (38.203%)  route 1.511ns (61.797%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.485ns = ( 13.485 - 8.000 ) 
    Source Clock Delay      (SCD):    5.987ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.913     5.987    design_1_i/clk_divider_0/U0/clk
    SLICE_X85Y105        FDCE                                         r  design_1_i/clk_divider_0/U0/count_sig_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y105        FDCE (Prop_fdce_C_Q)         0.456     6.443 f  design_1_i/clk_divider_0/U0/count_sig_reg[1]/Q
                         net (fo=8, routed)           0.909     7.352    design_1_i/clk_divider_0/U0/count_sig_reg__0[1]
    SLICE_X84Y105        LUT2 (Prop_lut2_I1_O)        0.152     7.504 r  design_1_i/clk_divider_0/U0/clk_div_sig_i_3/O
                         net (fo=1, routed)           0.602     8.105    design_1_i/clk_divider_0/U0/clk_div_sig_i_3_n_0
    SLICE_X86Y105        LUT6 (Prop_lut6_I4_O)        0.326     8.431 r  design_1_i/clk_divider_0/U0/clk_div_sig_i_1/O
                         net (fo=1, routed)           0.000     8.431    design_1_i/clk_divider_0/U0/clk_div_sig_i_1_n_0
    SLICE_X86Y105        FDRE                                         r  design_1_i/clk_divider_0/U0/clk_div_sig_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     8.000    clk_0
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.720    13.485    design_1_i/clk_divider_0/U0/clk
    SLICE_X86Y105        FDRE                                         r  design_1_i/clk_divider_0/U0/clk_div_sig_reg/C
                         clock pessimism              0.441    13.926    
                         clock uncertainty           -0.035    13.890    
    SLICE_X86Y105        FDRE (Setup_fdre_C_D)        0.077    13.967    design_1_i/clk_divider_0/U0/clk_div_sig_reg
  -------------------------------------------------------------------
                         required time                         13.967    
                         arrival time                          -8.431    
  -------------------------------------------------------------------
                         slack                                  5.536    

Slack (MET) :             5.541ns  (required time - arrival time)
  Source:                 design_1_i/clk_divider_0/U0/count_sig_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/clk_divider_0/U0/count_sig_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.446ns  (logic 0.732ns (29.925%)  route 1.714ns (70.075%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.485ns = ( 13.485 - 8.000 ) 
    Source Clock Delay      (SCD):    5.987ns
    Clock Pessimism Removal (CPR):    0.477ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.913     5.987    design_1_i/clk_divider_0/U0/clk
    SLICE_X85Y106        FDCE                                         r  design_1_i/clk_divider_0/U0/count_sig_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y106        FDCE (Prop_fdce_C_Q)         0.456     6.443 f  design_1_i/clk_divider_0/U0/count_sig_reg[0]/Q
                         net (fo=9, routed)           1.038     7.481    design_1_i/clk_divider_0/U0/count_sig_reg__0[0]
    SLICE_X85Y105        LUT6 (Prop_lut6_I1_O)        0.124     7.605 r  design_1_i/clk_divider_0/U0/count_sig[7]_i_2/O
                         net (fo=2, routed)           0.676     8.281    design_1_i/clk_divider_0/U0/count_sig[7]_i_2_n_0
    SLICE_X85Y105        LUT3 (Prop_lut3_I0_O)        0.152     8.433 r  design_1_i/clk_divider_0/U0/count_sig[7]_i_1/O
                         net (fo=1, routed)           0.000     8.433    design_1_i/clk_divider_0/U0/p_0_in[7]
    SLICE_X85Y105        FDCE                                         r  design_1_i/clk_divider_0/U0/count_sig_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     8.000    clk_0
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.720    13.485    design_1_i/clk_divider_0/U0/clk
    SLICE_X85Y105        FDCE                                         r  design_1_i/clk_divider_0/U0/count_sig_reg[7]/C
                         clock pessimism              0.477    13.962    
                         clock uncertainty           -0.035    13.926    
    SLICE_X85Y105        FDCE (Setup_fdce_C_D)        0.047    13.973    design_1_i/clk_divider_0/U0/count_sig_reg[7]
  -------------------------------------------------------------------
                         required time                         13.973    
                         arrival time                          -8.433    
  -------------------------------------------------------------------
                         slack                                  5.541    

Slack (MET) :             5.718ns  (required time - arrival time)
  Source:                 design_1_i/tx_mod_0/U0/cnt_bit_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/tx_mod_0/U0/FSM_sequential_current_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.216ns  (logic 0.766ns (34.568%)  route 1.450ns (65.432%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.486ns = ( 13.486 - 8.000 ) 
    Source Clock Delay      (SCD):    5.989ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.915     5.989    design_1_i/tx_mod_0/U0/clkfast
    SLICE_X86Y102        FDCE                                         r  design_1_i/tx_mod_0/U0/cnt_bit_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y102        FDCE (Prop_fdce_C_Q)         0.518     6.507 f  design_1_i/tx_mod_0/U0/cnt_bit_reg[2]/Q
                         net (fo=3, routed)           0.870     7.377    design_1_i/tx_mod_0/U0/cnt_bit_reg_n_0_[2]
    SLICE_X86Y102        LUT5 (Prop_lut5_I2_O)        0.124     7.501 r  design_1_i/tx_mod_0/U0/FSM_sequential_current_state[1]_i_2/O
                         net (fo=1, routed)           0.579     8.081    design_1_i/tx_mod_0/U0/FSM_sequential_current_state[1]_i_2_n_0
    SLICE_X85Y102        LUT6 (Prop_lut6_I2_O)        0.124     8.205 r  design_1_i/tx_mod_0/U0/FSM_sequential_current_state[1]_i_1/O
                         net (fo=1, routed)           0.000     8.205    design_1_i/tx_mod_0/U0/next_state[1]
    SLICE_X85Y102        FDCE                                         r  design_1_i/tx_mod_0/U0/FSM_sequential_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     8.000    clk_0
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.721    13.486    design_1_i/tx_mod_0/U0/clkfast
    SLICE_X85Y102        FDCE                                         r  design_1_i/tx_mod_0/U0/FSM_sequential_current_state_reg[1]/C
                         clock pessimism              0.441    13.927    
                         clock uncertainty           -0.035    13.891    
    SLICE_X85Y102        FDCE (Setup_fdce_C_D)        0.031    13.922    design_1_i/tx_mod_0/U0/FSM_sequential_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         13.922    
                         arrival time                          -8.205    
  -------------------------------------------------------------------
                         slack                                  5.718    

Slack (MET) :             5.793ns  (required time - arrival time)
  Source:                 design_1_i/tx_mod_0/U0/FSM_sequential_current_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/tx_mod_0/U0/reg_data_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.978ns  (logic 0.580ns (29.324%)  route 1.398ns (70.676%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.486ns = ( 13.486 - 8.000 ) 
    Source Clock Delay      (SCD):    5.988ns
    Clock Pessimism Removal (CPR):    0.477ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.914     5.988    design_1_i/tx_mod_0/U0/clkfast
    SLICE_X85Y102        FDCE                                         r  design_1_i/tx_mod_0/U0/FSM_sequential_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y102        FDCE (Prop_fdce_C_Q)         0.456     6.444 f  design_1_i/tx_mod_0/U0/FSM_sequential_current_state_reg[2]/Q
                         net (fo=10, routed)          0.877     7.320    design_1_i/tx_mod_0/U0/current_state[2]
    SLICE_X84Y101        LUT3 (Prop_lut3_I1_O)        0.124     7.444 r  design_1_i/tx_mod_0/U0/reg_data[0]_i_1/O
                         net (fo=10, routed)          0.521     7.966    design_1_i/tx_mod_0/U0/reg_data
    SLICE_X82Y101        FDPE                                         r  design_1_i/tx_mod_0/U0/reg_data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     8.000    clk_0
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.721    13.486    design_1_i/tx_mod_0/U0/clkfast
    SLICE_X82Y101        FDPE                                         r  design_1_i/tx_mod_0/U0/reg_data_reg[0]/C
                         clock pessimism              0.477    13.963    
                         clock uncertainty           -0.035    13.927    
    SLICE_X82Y101        FDPE (Setup_fdpe_C_CE)      -0.169    13.758    design_1_i/tx_mod_0/U0/reg_data_reg[0]
  -------------------------------------------------------------------
                         required time                         13.758    
                         arrival time                          -7.966    
  -------------------------------------------------------------------
                         slack                                  5.793    

Slack (MET) :             5.793ns  (required time - arrival time)
  Source:                 design_1_i/tx_mod_0/U0/FSM_sequential_current_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/tx_mod_0/U0/reg_data_reg[1]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.978ns  (logic 0.580ns (29.324%)  route 1.398ns (70.676%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.486ns = ( 13.486 - 8.000 ) 
    Source Clock Delay      (SCD):    5.988ns
    Clock Pessimism Removal (CPR):    0.477ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.914     5.988    design_1_i/tx_mod_0/U0/clkfast
    SLICE_X85Y102        FDCE                                         r  design_1_i/tx_mod_0/U0/FSM_sequential_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y102        FDCE (Prop_fdce_C_Q)         0.456     6.444 f  design_1_i/tx_mod_0/U0/FSM_sequential_current_state_reg[2]/Q
                         net (fo=10, routed)          0.877     7.320    design_1_i/tx_mod_0/U0/current_state[2]
    SLICE_X84Y101        LUT3 (Prop_lut3_I1_O)        0.124     7.444 r  design_1_i/tx_mod_0/U0/reg_data[0]_i_1/O
                         net (fo=10, routed)          0.521     7.966    design_1_i/tx_mod_0/U0/reg_data
    SLICE_X82Y101        FDPE                                         r  design_1_i/tx_mod_0/U0/reg_data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     8.000    clk_0
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.721    13.486    design_1_i/tx_mod_0/U0/clkfast
    SLICE_X82Y101        FDPE                                         r  design_1_i/tx_mod_0/U0/reg_data_reg[1]/C
                         clock pessimism              0.477    13.963    
                         clock uncertainty           -0.035    13.927    
    SLICE_X82Y101        FDPE (Setup_fdpe_C_CE)      -0.169    13.758    design_1_i/tx_mod_0/U0/reg_data_reg[1]
  -------------------------------------------------------------------
                         required time                         13.758    
                         arrival time                          -7.966    
  -------------------------------------------------------------------
                         slack                                  5.793    

Slack (MET) :             5.828ns  (required time - arrival time)
  Source:                 design_1_i/tx_mod_0/U0/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/tx_mod_0/U0/cnt_bit_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.907ns  (logic 0.580ns (30.413%)  route 1.327ns (69.587%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.486ns = ( 13.486 - 8.000 ) 
    Source Clock Delay      (SCD):    5.988ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.914     5.988    design_1_i/tx_mod_0/U0/clkfast
    SLICE_X85Y102        FDCE                                         r  design_1_i/tx_mod_0/U0/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y102        FDCE (Prop_fdce_C_Q)         0.456     6.444 f  design_1_i/tx_mod_0/U0/FSM_sequential_current_state_reg[1]/Q
                         net (fo=11, routed)          0.948     7.392    design_1_i/tx_mod_0/U0/current_state[1]
    SLICE_X86Y102        LUT2 (Prop_lut2_I0_O)        0.124     7.516 r  design_1_i/tx_mod_0/U0/cnt_bit[3]_i_1/O
                         net (fo=4, routed)           0.379     7.895    design_1_i/tx_mod_0/U0/cnt_bit[3]_i_1_n_0
    SLICE_X86Y102        FDCE                                         r  design_1_i/tx_mod_0/U0/cnt_bit_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     8.000    clk_0
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.721    13.486    design_1_i/tx_mod_0/U0/clkfast
    SLICE_X86Y102        FDCE                                         r  design_1_i/tx_mod_0/U0/cnt_bit_reg[0]/C
                         clock pessimism              0.441    13.927    
                         clock uncertainty           -0.035    13.891    
    SLICE_X86Y102        FDCE (Setup_fdce_C_CE)      -0.169    13.722    design_1_i/tx_mod_0/U0/cnt_bit_reg[0]
  -------------------------------------------------------------------
                         required time                         13.722    
                         arrival time                          -7.895    
  -------------------------------------------------------------------
                         slack                                  5.828    

Slack (MET) :             5.828ns  (required time - arrival time)
  Source:                 design_1_i/tx_mod_0/U0/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/tx_mod_0/U0/cnt_bit_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.907ns  (logic 0.580ns (30.413%)  route 1.327ns (69.587%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.486ns = ( 13.486 - 8.000 ) 
    Source Clock Delay      (SCD):    5.988ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.914     5.988    design_1_i/tx_mod_0/U0/clkfast
    SLICE_X85Y102        FDCE                                         r  design_1_i/tx_mod_0/U0/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y102        FDCE (Prop_fdce_C_Q)         0.456     6.444 f  design_1_i/tx_mod_0/U0/FSM_sequential_current_state_reg[1]/Q
                         net (fo=11, routed)          0.948     7.392    design_1_i/tx_mod_0/U0/current_state[1]
    SLICE_X86Y102        LUT2 (Prop_lut2_I0_O)        0.124     7.516 r  design_1_i/tx_mod_0/U0/cnt_bit[3]_i_1/O
                         net (fo=4, routed)           0.379     7.895    design_1_i/tx_mod_0/U0/cnt_bit[3]_i_1_n_0
    SLICE_X86Y102        FDCE                                         r  design_1_i/tx_mod_0/U0/cnt_bit_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     8.000    clk_0
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.721    13.486    design_1_i/tx_mod_0/U0/clkfast
    SLICE_X86Y102        FDCE                                         r  design_1_i/tx_mod_0/U0/cnt_bit_reg[1]/C
                         clock pessimism              0.441    13.927    
                         clock uncertainty           -0.035    13.891    
    SLICE_X86Y102        FDCE (Setup_fdce_C_CE)      -0.169    13.722    design_1_i/tx_mod_0/U0/cnt_bit_reg[1]
  -------------------------------------------------------------------
                         required time                         13.722    
                         arrival time                          -7.895    
  -------------------------------------------------------------------
                         slack                                  5.828    

Slack (MET) :             5.828ns  (required time - arrival time)
  Source:                 design_1_i/tx_mod_0/U0/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/tx_mod_0/U0/cnt_bit_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.907ns  (logic 0.580ns (30.413%)  route 1.327ns (69.587%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.486ns = ( 13.486 - 8.000 ) 
    Source Clock Delay      (SCD):    5.988ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.914     5.988    design_1_i/tx_mod_0/U0/clkfast
    SLICE_X85Y102        FDCE                                         r  design_1_i/tx_mod_0/U0/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y102        FDCE (Prop_fdce_C_Q)         0.456     6.444 f  design_1_i/tx_mod_0/U0/FSM_sequential_current_state_reg[1]/Q
                         net (fo=11, routed)          0.948     7.392    design_1_i/tx_mod_0/U0/current_state[1]
    SLICE_X86Y102        LUT2 (Prop_lut2_I0_O)        0.124     7.516 r  design_1_i/tx_mod_0/U0/cnt_bit[3]_i_1/O
                         net (fo=4, routed)           0.379     7.895    design_1_i/tx_mod_0/U0/cnt_bit[3]_i_1_n_0
    SLICE_X86Y102        FDCE                                         r  design_1_i/tx_mod_0/U0/cnt_bit_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     8.000    clk_0
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.721    13.486    design_1_i/tx_mod_0/U0/clkfast
    SLICE_X86Y102        FDCE                                         r  design_1_i/tx_mod_0/U0/cnt_bit_reg[2]/C
                         clock pessimism              0.441    13.927    
                         clock uncertainty           -0.035    13.891    
    SLICE_X86Y102        FDCE (Setup_fdce_C_CE)      -0.169    13.722    design_1_i/tx_mod_0/U0/cnt_bit_reg[2]
  -------------------------------------------------------------------
                         required time                         13.722    
                         arrival time                          -7.895    
  -------------------------------------------------------------------
                         slack                                  5.828    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 design_1_i/tx_mod_0/U0/reg_data_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/tx_mod_0/U0/reg_data_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.189ns (68.452%)  route 0.087ns (31.548%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.281ns
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.666     1.753    design_1_i/tx_mod_0/U0/clkfast
    SLICE_X83Y101        FDPE                                         r  design_1_i/tx_mod_0/U0/reg_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y101        FDPE (Prop_fdpe_C_Q)         0.141     1.894 r  design_1_i/tx_mod_0/U0/reg_data_reg[2]/Q
                         net (fo=1, routed)           0.087     1.981    design_1_i/tx_mod_0/U0/in9[1]
    SLICE_X82Y101        LUT2 (Prop_lut2_I1_O)        0.048     2.029 r  design_1_i/tx_mod_0/U0/reg_data[1]_i_1/O
                         net (fo=1, routed)           0.000     2.029    design_1_i/tx_mod_0/U0/reg_data0_in[1]
    SLICE_X82Y101        FDPE                                         r  design_1_i/tx_mod_0/U0/reg_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.939     2.281    design_1_i/tx_mod_0/U0/clkfast
    SLICE_X82Y101        FDPE                                         r  design_1_i/tx_mod_0/U0/reg_data_reg[1]/C
                         clock pessimism             -0.516     1.766    
    SLICE_X82Y101        FDPE (Hold_fdpe_C_D)         0.131     1.897    design_1_i/tx_mod_0/U0/reg_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.897    
                         arrival time                           2.029    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 design_1_i/tx_mod_0/U0/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/tx_mod_0/U0/FSM_sequential_current_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.306%)  route 0.086ns (31.694%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.281ns
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.666     1.753    design_1_i/tx_mod_0/U0/clkfast
    SLICE_X84Y102        FDCE                                         r  design_1_i/tx_mod_0/U0/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y102        FDCE (Prop_fdce_C_Q)         0.141     1.894 f  design_1_i/tx_mod_0/U0/count_reg[3]/Q
                         net (fo=5, routed)           0.086     1.980    design_1_i/tx_mod_0/U0/count_reg_n_0_[3]
    SLICE_X85Y102        LUT6 (Prop_lut6_I5_O)        0.045     2.025 r  design_1_i/tx_mod_0/U0/FSM_sequential_current_state[2]_i_1/O
                         net (fo=1, routed)           0.000     2.025    design_1_i/tx_mod_0/U0/next_state[2]
    SLICE_X85Y102        FDCE                                         r  design_1_i/tx_mod_0/U0/FSM_sequential_current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.939     2.281    design_1_i/tx_mod_0/U0/clkfast
    SLICE_X85Y102        FDCE                                         r  design_1_i/tx_mod_0/U0/FSM_sequential_current_state_reg[2]/C
                         clock pessimism             -0.516     1.766    
    SLICE_X85Y102        FDCE (Hold_fdce_C_D)         0.092     1.858    design_1_i/tx_mod_0/U0/FSM_sequential_current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.858    
                         arrival time                           2.025    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 design_1_i/tx_mod_0/U0/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/tx_mod_0/U0/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.189ns (54.898%)  route 0.155ns (45.102%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.281ns
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.666     1.753    design_1_i/tx_mod_0/U0/clkfast
    SLICE_X85Y102        FDCE                                         r  design_1_i/tx_mod_0/U0/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y102        FDCE (Prop_fdce_C_Q)         0.141     1.894 r  design_1_i/tx_mod_0/U0/FSM_sequential_current_state_reg[0]/Q
                         net (fo=24, routed)          0.155     2.049    design_1_i/tx_mod_0/U0/current_state[0]
    SLICE_X84Y102        LUT5 (Prop_lut5_I0_O)        0.048     2.097 r  design_1_i/tx_mod_0/U0/count[1]_i_1/O
                         net (fo=1, routed)           0.000     2.097    design_1_i/tx_mod_0/U0/count[1]_i_1_n_0
    SLICE_X84Y102        FDCE                                         r  design_1_i/tx_mod_0/U0/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.939     2.281    design_1_i/tx_mod_0/U0/clkfast
    SLICE_X84Y102        FDCE                                         r  design_1_i/tx_mod_0/U0/count_reg[1]/C
                         clock pessimism             -0.516     1.766    
    SLICE_X84Y102        FDCE (Hold_fdce_C_D)         0.107     1.873    design_1_i/tx_mod_0/U0/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.873    
                         arrival time                           2.097    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 design_1_i/clk_divider_0/U0/count_sig_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/clk_divider_0/U0/count_sig_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.189ns (54.325%)  route 0.159ns (45.675%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.280ns
    Source Clock Delay      (SCD):    1.752ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.665     1.752    design_1_i/clk_divider_0/U0/clk
    SLICE_X84Y105        FDCE                                         r  design_1_i/clk_divider_0/U0/count_sig_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y105        FDCE (Prop_fdce_C_Q)         0.141     1.893 r  design_1_i/clk_divider_0/U0/count_sig_reg[6]/Q
                         net (fo=4, routed)           0.159     2.051    design_1_i/clk_divider_0/U0/count_sig_reg__0[6]
    SLICE_X85Y105        LUT3 (Prop_lut3_I1_O)        0.048     2.099 r  design_1_i/clk_divider_0/U0/count_sig[7]_i_1/O
                         net (fo=1, routed)           0.000     2.099    design_1_i/clk_divider_0/U0/p_0_in[7]
    SLICE_X85Y105        FDCE                                         r  design_1_i/clk_divider_0/U0/count_sig_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.938     2.280    design_1_i/clk_divider_0/U0/clk
    SLICE_X85Y105        FDCE                                         r  design_1_i/clk_divider_0/U0/count_sig_reg[7]/C
                         clock pessimism             -0.516     1.765    
    SLICE_X85Y105        FDCE (Hold_fdce_C_D)         0.105     1.870    design_1_i/clk_divider_0/U0/count_sig_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.870    
                         arrival time                           2.099    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 design_1_i/tx_mod_0/U0/reg_data_reg[7]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/tx_mod_0/U0/reg_data_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.183ns (53.493%)  route 0.159ns (46.507%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.281ns
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.666     1.753    design_1_i/tx_mod_0/U0/clkfast
    SLICE_X83Y101        FDPE                                         r  design_1_i/tx_mod_0/U0/reg_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y101        FDPE (Prop_fdpe_C_Q)         0.141     1.894 r  design_1_i/tx_mod_0/U0/reg_data_reg[7]/Q
                         net (fo=1, routed)           0.159     2.053    design_1_i/tx_mod_0/U0/in9[6]
    SLICE_X83Y101        LUT3 (Prop_lut3_I0_O)        0.042     2.095 r  design_1_i/tx_mod_0/U0/reg_data[6]_i_1/O
                         net (fo=1, routed)           0.000     2.095    design_1_i/tx_mod_0/U0/reg_data0_in[6]
    SLICE_X83Y101        FDPE                                         r  design_1_i/tx_mod_0/U0/reg_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.939     2.281    design_1_i/tx_mod_0/U0/clkfast
    SLICE_X83Y101        FDPE                                         r  design_1_i/tx_mod_0/U0/reg_data_reg[6]/C
                         clock pessimism             -0.529     1.753    
    SLICE_X83Y101        FDPE (Hold_fdpe_C_D)         0.107     1.860    design_1_i/tx_mod_0/U0/reg_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.860    
                         arrival time                           2.095    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 design_1_i/tx_mod_0/U0/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/tx_mod_0/U0/count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.502%)  route 0.155ns (45.498%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.281ns
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.666     1.753    design_1_i/tx_mod_0/U0/clkfast
    SLICE_X85Y102        FDCE                                         r  design_1_i/tx_mod_0/U0/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y102        FDCE (Prop_fdce_C_Q)         0.141     1.894 r  design_1_i/tx_mod_0/U0/FSM_sequential_current_state_reg[0]/Q
                         net (fo=24, routed)          0.155     2.049    design_1_i/tx_mod_0/U0/current_state[0]
    SLICE_X84Y102        LUT4 (Prop_lut4_I0_O)        0.045     2.094 r  design_1_i/tx_mod_0/U0/count[0]_i_1/O
                         net (fo=1, routed)           0.000     2.094    design_1_i/tx_mod_0/U0/count[0]_i_1_n_0
    SLICE_X84Y102        FDCE                                         r  design_1_i/tx_mod_0/U0/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.939     2.281    design_1_i/tx_mod_0/U0/clkfast
    SLICE_X84Y102        FDCE                                         r  design_1_i/tx_mod_0/U0/count_reg[0]/C
                         clock pessimism             -0.516     1.766    
    SLICE_X84Y102        FDCE (Hold_fdce_C_D)         0.091     1.857    design_1_i/tx_mod_0/U0/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.857    
                         arrival time                           2.094    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 design_1_i/tx_mod_0/U0/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/tx_mod_0/U0/FSM_sequential_current_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (51.911%)  route 0.172ns (48.089%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.281ns
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.666     1.753    design_1_i/tx_mod_0/U0/clkfast
    SLICE_X84Y102        FDCE                                         r  design_1_i/tx_mod_0/U0/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y102        FDCE (Prop_fdce_C_Q)         0.141     1.894 r  design_1_i/tx_mod_0/U0/count_reg[3]/Q
                         net (fo=5, routed)           0.172     2.066    design_1_i/tx_mod_0/U0/count_reg_n_0_[3]
    SLICE_X85Y102        LUT6 (Prop_lut6_I0_O)        0.045     2.111 r  design_1_i/tx_mod_0/U0/FSM_sequential_current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     2.111    design_1_i/tx_mod_0/U0/next_state[0]
    SLICE_X85Y102        FDCE                                         r  design_1_i/tx_mod_0/U0/FSM_sequential_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.939     2.281    design_1_i/tx_mod_0/U0/clkfast
    SLICE_X85Y102        FDCE                                         r  design_1_i/tx_mod_0/U0/FSM_sequential_current_state_reg[0]/C
                         clock pessimism             -0.516     1.766    
    SLICE_X85Y102        FDCE (Hold_fdce_C_D)         0.091     1.857    design_1_i/tx_mod_0/U0/FSM_sequential_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.857    
                         arrival time                           2.111    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 design_1_i/clk_divider_0/U0/count_sig_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/clk_divider_0/U0/count_sig_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.280ns
    Source Clock Delay      (SCD):    1.752ns
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.665     1.752    design_1_i/clk_divider_0/U0/clk
    SLICE_X85Y106        FDCE                                         r  design_1_i/clk_divider_0/U0/count_sig_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y106        FDCE (Prop_fdce_C_Q)         0.141     1.893 f  design_1_i/clk_divider_0/U0/count_sig_reg[0]/Q
                         net (fo=9, routed)           0.168     2.061    design_1_i/clk_divider_0/U0/count_sig_reg__0[0]
    SLICE_X85Y106        LUT1 (Prop_lut1_I0_O)        0.045     2.106 r  design_1_i/clk_divider_0/U0/count_sig[0]_i_1/O
                         net (fo=1, routed)           0.000     2.106    design_1_i/clk_divider_0/U0/p_0_in[0]
    SLICE_X85Y106        FDCE                                         r  design_1_i/clk_divider_0/U0/count_sig_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.938     2.280    design_1_i/clk_divider_0/U0/clk
    SLICE_X85Y106        FDCE                                         r  design_1_i/clk_divider_0/U0/count_sig_reg[0]/C
                         clock pessimism             -0.529     1.752    
    SLICE_X85Y106        FDCE (Hold_fdce_C_D)         0.091     1.843    design_1_i/clk_divider_0/U0/count_sig_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.843    
                         arrival time                           2.106    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 design_1_i/clk_divider_0/U0/count_sig_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/clk_divider_0/U0/count_sig_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.186ns (49.602%)  route 0.189ns (50.398%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.280ns
    Source Clock Delay      (SCD):    1.752ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.665     1.752    design_1_i/clk_divider_0/U0/clk
    SLICE_X85Y106        FDCE                                         r  design_1_i/clk_divider_0/U0/count_sig_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y106        FDCE (Prop_fdce_C_Q)         0.141     1.893 r  design_1_i/clk_divider_0/U0/count_sig_reg[0]/Q
                         net (fo=9, routed)           0.189     2.082    design_1_i/clk_divider_0/U0/count_sig_reg__0[0]
    SLICE_X84Y105        LUT3 (Prop_lut3_I1_O)        0.045     2.127 r  design_1_i/clk_divider_0/U0/count_sig[2]_i_1/O
                         net (fo=1, routed)           0.000     2.127    design_1_i/clk_divider_0/U0/p_0_in[2]
    SLICE_X84Y105        FDCE                                         r  design_1_i/clk_divider_0/U0/count_sig_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.938     2.280    design_1_i/clk_divider_0/U0/clk
    SLICE_X84Y105        FDCE                                         r  design_1_i/clk_divider_0/U0/count_sig_reg[2]/C
                         clock pessimism             -0.513     1.768    
    SLICE_X84Y105        FDCE (Hold_fdce_C_D)         0.091     1.859    design_1_i/clk_divider_0/U0/count_sig_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.859    
                         arrival time                           2.127    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 design_1_i/clk_divider_0/U0/clk_div_sig_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/clk_divider_0/U0/clk_div_sig_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.720%)  route 0.187ns (47.280%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.281ns
    Source Clock Delay      (SCD):    1.752ns
    Clock Pessimism Removal (CPR):    0.530ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.665     1.752    design_1_i/clk_divider_0/U0/clk
    SLICE_X86Y105        FDRE                                         r  design_1_i/clk_divider_0/U0/clk_div_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y105        FDRE (Prop_fdre_C_Q)         0.164     1.916 r  design_1_i/clk_divider_0/U0/clk_div_sig_reg/Q
                         net (fo=24, routed)          0.187     2.103    design_1_i/clk_divider_0/U0/clk_div
    SLICE_X86Y105        LUT6 (Prop_lut6_I5_O)        0.045     2.148 r  design_1_i/clk_divider_0/U0/clk_div_sig_i_1/O
                         net (fo=1, routed)           0.000     2.148    design_1_i/clk_divider_0/U0/clk_div_sig_i_1_n_0
    SLICE_X86Y105        FDRE                                         r  design_1_i/clk_divider_0/U0/clk_div_sig_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.939     2.281    design_1_i/clk_divider_0/U0/clk
    SLICE_X86Y105        FDRE                                         r  design_1_i/clk_divider_0/U0/clk_div_sig_reg/C
                         clock pessimism             -0.530     1.752    
    SLICE_X86Y105        FDRE (Hold_fdre_C_D)         0.120     1.872    design_1_i/clk_divider_0/U0/clk_div_sig_reg
  -------------------------------------------------------------------
                         required time                         -1.872    
                         arrival time                           2.148    
  -------------------------------------------------------------------
                         slack                                  0.276    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk_0 }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_0_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X80Y103   design_1_i/RAM16x8_0/U0/addr_reg_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X80Y103   design_1_i/RAM16x8_0/U0/addr_reg_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X80Y103   design_1_i/RAM16x8_0/U0/addr_reg_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X80Y103   design_1_i/RAM16x8_0/U0/addr_reg_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X86Y105   design_1_i/clk_divider_0/U0/clk_div_sig_reg/C
Min Period        n/a     FDCE/C      n/a            1.000         8.000       7.000      SLICE_X85Y106   design_1_i/clk_divider_0/U0/count_sig_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         8.000       7.000      SLICE_X85Y105   design_1_i/clk_divider_0/U0/count_sig_reg[1]/C
Min Period        n/a     FDCE/C      n/a            1.000         8.000       7.000      SLICE_X84Y105   design_1_i/clk_divider_0/U0/count_sig_reg[2]/C
Min Period        n/a     FDCE/C      n/a            1.000         8.000       7.000      SLICE_X85Y105   design_1_i/clk_divider_0/U0/count_sig_reg[3]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         4.000       2.750      SLICE_X82Y103   design_1_i/RAM16x8_0/U0/mem_reg_0_15_6_7/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         4.000       2.750      SLICE_X82Y103   design_1_i/RAM16x8_0/U0/mem_reg_0_15_6_7/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         4.000       2.750      SLICE_X82Y103   design_1_i/RAM16x8_0/U0/mem_reg_0_15_6_7/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         4.000       2.750      SLICE_X82Y103   design_1_i/RAM16x8_0/U0/mem_reg_0_15_6_7/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         4.000       2.750      SLICE_X82Y103   design_1_i/RAM16x8_0/U0/mem_reg_0_15_6_7/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         4.000       2.750      SLICE_X82Y103   design_1_i/RAM16x8_0/U0/mem_reg_0_15_6_7/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         4.000       2.750      SLICE_X82Y103   design_1_i/RAM16x8_0/U0/mem_reg_0_15_6_7/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         4.000       2.750      SLICE_X82Y103   design_1_i/RAM16x8_0/U0/mem_reg_0_15_6_7/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         4.000       2.750      SLICE_X82Y102   design_1_i/RAM16x8_0/U0/mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         4.000       2.750      SLICE_X82Y102   design_1_i/RAM16x8_0/U0/mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         4.000       2.750      SLICE_X82Y102   design_1_i/RAM16x8_0/U0/mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         4.000       2.750      SLICE_X82Y102   design_1_i/RAM16x8_0/U0/mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         4.000       2.750      SLICE_X82Y102   design_1_i/RAM16x8_0/U0/mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         4.000       2.750      SLICE_X82Y102   design_1_i/RAM16x8_0/U0/mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         4.000       2.750      SLICE_X82Y102   design_1_i/RAM16x8_0/U0/mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         4.000       2.750      SLICE_X82Y102   design_1_i/RAM16x8_0/U0/mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         4.000       2.750      SLICE_X82Y102   design_1_i/RAM16x8_0/U0/mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         4.000       2.750      SLICE_X82Y102   design_1_i/RAM16x8_0/U0/mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         4.000       2.750      SLICE_X82Y102   design_1_i/RAM16x8_0/U0/mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         4.000       2.750      SLICE_X82Y102   design_1_i/RAM16x8_0/U0/mem_reg_0_15_0_5/RAMC/CLK



