{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.1 Build 178 06/25/2007 Service Pack 1 SJ Web Edition " "Info: Version 7.1 Build 178 06/25/2007 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 23 13:11:15 2007 " "Info: Processing started: Mon Jul 23 13:11:15 2007" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Video_MIPS -c Video_MIPS --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Video_MIPS -c Video_MIPS --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTAN_NEW_PLL_CONFLICTING_FMAX" "video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 50.0 MHz Clock_48Mhz 48.0 MHz Cyclone II " "Warning: Clock \"Clock_48Mhz\" frequency requirement of 48.0 MHz overrides \"Cyclone II\" PLL \"video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0\" input frequency requirement of 50.0 MHz" {  } {  } 0 0 "Clock \"%3!s!\" frequency requirement of %4!s! overrides \"%5!s!\" PLL \"%1!s!\" input frequency requirement of %2!s!" 0 0 "" 0}
{ "Warning" "WTAN_PLL_CONFLICTING_GLOBAL_FMAX" "video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 24.0 MHz 25.2 MHz " "Warning: ClockLock PLL \"video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0\" input frequency requirement of 24.0 MHz overrides default required fmax of 25.2 MHz -- Slack information will be reported" {  } {  } 0 0 "ClockLock PLL \"%1!s!\" input frequency requirement of %2!s! overrides default required fmax of %3!s! -- Slack information will be reported" 0 0 "" 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "VGA_SYNC:SYNC\|vert_sync_out " "Info: Detected ripple clock \"VGA_SYNC:SYNC\|vert_sync_out\" as buffer" {  } { { "VGA_SYNC.VHD" "" { Text "C:/DVD_image/booksoft_fe/DE2/CHAP14/VGA_SYNC.VHD" 12 -1 0 } } { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_SYNC:SYNC\|vert_sync_out" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0}
{ "Info" "ITDB_FULL_SLACK_RESULT" "video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 memory lpm_rom:format_rom\|altrom:srom\|altsyncram:rom_block\|altsyncram_c201:auto_generated\|ram_block1a0~porta_address_reg5 register char_address\[1\] 15.634 ns " "Info: Slack time is 15.634 ns for clock \"video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0\" between source memory \"lpm_rom:format_rom\|altrom:srom\|altsyncram:rom_block\|altsyncram_c201:auto_generated\|ram_block1a0~porta_address_reg5\" and destination register \"char_address\[1\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "96.17 MHz 10.398 ns " "Info: Fmax is 96.17 MHz (period= 10.398 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "20.602 ns + Largest memory register " "Info: + Largest memory to register requirement is 20.602 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "20.833 ns + " "Info: + Setup relationship between source and destination is 20.833 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 41.666 ns " "Info: + Latch edge is 41.666 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 41.666 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0\" is 41.666 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 20.833 ns " "Info: - Launch edge is 20.833 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 41.666 ns 20.833 ns inverted 50 " "Info: Clock period of Source clock \"video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0\" is 41.666 ns with inverted offset of 20.833 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.058 ns + Largest " "Info: + Largest clock skew is -0.058 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 destination 2.670 ns + Shortest register " "Info: + Shortest clock path from clock \"video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0\" to destination register is 2.670 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71sp1/quartus/libraries/megafunctions/altpll.tdf" 880 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 134 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 134; COMB Node = 'video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71sp1/quartus/libraries/megafunctions/altpll.tdf" 880 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.042 ns) + CELL(0.537 ns) 2.670 ns char_address\[1\] 3 REG LCFF_X27_Y18_N17 2 " "Info: 3: + IC(1.042 ns) + CELL(0.537 ns) = 2.670 ns; Loc. = LCFF_X27_Y18_N17; Fanout = 2; REG Node = 'char_address\[1\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.579 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl char_address[1] } "NODE_NAME" } } { "Video_MIPS.vhd" "" { Text "C:/DVD_image/booksoft_fe/DE2/CHAP14/Video_MIPS.vhd" 379 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.11 % ) " "Info: Total cell delay = 0.537 ns ( 20.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.133 ns ( 79.89 % ) " "Info: Total interconnect delay = 2.133 ns ( 79.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.670 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl char_address[1] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "2.670 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl char_address[1] } { 0.000ns 1.091ns 1.042ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 source 2.728 ns - Longest memory " "Info: - Longest clock path from clock \"video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0\" to source memory is 2.728 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71sp1/quartus/libraries/megafunctions/altpll.tdf" 880 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 134 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 134; COMB Node = 'video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71sp1/quartus/libraries/megafunctions/altpll.tdf" 880 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.976 ns) + CELL(0.661 ns) 2.728 ns lpm_rom:format_rom\|altrom:srom\|altsyncram:rom_block\|altsyncram_c201:auto_generated\|ram_block1a0~porta_address_reg5 3 MEM M4K_X26_Y18 6 " "Info: 3: + IC(0.976 ns) + CELL(0.661 ns) = 2.728 ns; Loc. = M4K_X26_Y18; Fanout = 6; MEM Node = 'lpm_rom:format_rom\|altrom:srom\|altsyncram:rom_block\|altsyncram_c201:auto_generated\|ram_block1a0~porta_address_reg5'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.637 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl lpm_rom:format_rom|altrom:srom|altsyncram:rom_block|altsyncram_c201:auto_generated|ram_block1a0~porta_address_reg5 } "NODE_NAME" } } { "db/altsyncram_c201.tdf" "" { Text "C:/DVD_image/booksoft_fe/DE2/CHAP14/db/altsyncram_c201.tdf" 43 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.661 ns ( 24.23 % ) " "Info: Total cell delay = 0.661 ns ( 24.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.067 ns ( 75.77 % ) " "Info: Total interconnect delay = 2.067 ns ( 75.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.728 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl lpm_rom:format_rom|altrom:srom|altsyncram:rom_block|altsyncram_c201:auto_generated|ram_block1a0~porta_address_reg5 } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "2.728 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl lpm_rom:format_rom|altrom:srom|altsyncram:rom_block|altsyncram_c201:auto_generated|ram_block1a0~porta_address_reg5 } { 0.000ns 1.091ns 0.976ns } { 0.000ns 0.000ns 0.661ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.670 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl char_address[1] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "2.670 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl char_address[1] } { 0.000ns 1.091ns 1.042ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.728 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl lpm_rom:format_rom|altrom:srom|altsyncram:rom_block|altsyncram_c201:auto_generated|ram_block1a0~porta_address_reg5 } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "2.728 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl lpm_rom:format_rom|altrom:srom|altsyncram:rom_block|altsyncram_c201:auto_generated|ram_block1a0~porta_address_reg5 } { 0.000ns 1.091ns 0.976ns } { 0.000ns 0.000ns 0.661ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.209 ns - " "Info: - Micro clock to output delay of source is 0.209 ns" {  } { { "db/altsyncram_c201.tdf" "" { Text "C:/DVD_image/booksoft_fe/DE2/CHAP14/db/altsyncram_c201.tdf" 43 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "Video_MIPS.vhd" "" { Text "C:/DVD_image/booksoft_fe/DE2/CHAP14/Video_MIPS.vhd" 379 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.670 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl char_address[1] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "2.670 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl char_address[1] } { 0.000ns 1.091ns 1.042ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.728 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl lpm_rom:format_rom|altrom:srom|altsyncram:rom_block|altsyncram_c201:auto_generated|ram_block1a0~porta_address_reg5 } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "2.728 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl lpm_rom:format_rom|altrom:srom|altsyncram:rom_block|altsyncram_c201:auto_generated|ram_block1a0~porta_address_reg5 } { 0.000ns 1.091ns 0.976ns } { 0.000ns 0.000ns 0.661ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.968 ns - Longest memory register " "Info: - Longest memory to register delay is 4.968 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_rom:format_rom\|altrom:srom\|altsyncram:rom_block\|altsyncram_c201:auto_generated\|ram_block1a0~porta_address_reg5 1 MEM M4K_X26_Y18 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X26_Y18; Fanout = 6; MEM Node = 'lpm_rom:format_rom\|altrom:srom\|altsyncram:rom_block\|altsyncram_c201:auto_generated\|ram_block1a0~porta_address_reg5'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_rom:format_rom|altrom:srom|altsyncram:rom_block|altsyncram_c201:auto_generated|ram_block1a0~porta_address_reg5 } "NODE_NAME" } } { "db/altsyncram_c201.tdf" "" { Text "C:/DVD_image/booksoft_fe/DE2/CHAP14/db/altsyncram_c201.tdf" 43 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.993 ns) 2.993 ns lpm_rom:format_rom\|altrom:srom\|altsyncram:rom_block\|altsyncram_c201:auto_generated\|q_a\[1\] 2 MEM M4K_X26_Y18 1 " "Info: 2: + IC(0.000 ns) + CELL(2.993 ns) = 2.993 ns; Loc. = M4K_X26_Y18; Fanout = 1; MEM Node = 'lpm_rom:format_rom\|altrom:srom\|altsyncram:rom_block\|altsyncram_c201:auto_generated\|q_a\[1\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.993 ns" { lpm_rom:format_rom|altrom:srom|altsyncram:rom_block|altsyncram_c201:auto_generated|ram_block1a0~porta_address_reg5 lpm_rom:format_rom|altrom:srom|altsyncram:rom_block|altsyncram_c201:auto_generated|q_a[1] } "NODE_NAME" } } { "db/altsyncram_c201.tdf" "" { Text "C:/DVD_image/booksoft_fe/DE2/CHAP14/db/altsyncram_c201.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.920 ns) + CELL(0.438 ns) 4.351 ns char_address~3148 3 COMB LCCOMB_X27_Y18_N4 1 " "Info: 3: + IC(0.920 ns) + CELL(0.438 ns) = 4.351 ns; Loc. = LCCOMB_X27_Y18_N4; Fanout = 1; COMB Node = 'char_address~3148'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.358 ns" { lpm_rom:format_rom|altrom:srom|altsyncram:rom_block|altsyncram_c201:auto_generated|q_a[1] char_address~3148 } "NODE_NAME" } } { "Video_MIPS.vhd" "" { Text "C:/DVD_image/booksoft_fe/DE2/CHAP14/Video_MIPS.vhd" 202 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.275 ns) 4.884 ns char_address~3149 4 COMB LCCOMB_X27_Y18_N16 1 " "Info: 4: + IC(0.258 ns) + CELL(0.275 ns) = 4.884 ns; Loc. = LCCOMB_X27_Y18_N16; Fanout = 1; COMB Node = 'char_address~3149'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.533 ns" { char_address~3148 char_address~3149 } "NODE_NAME" } } { "Video_MIPS.vhd" "" { Text "C:/DVD_image/booksoft_fe/DE2/CHAP14/Video_MIPS.vhd" 202 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 4.968 ns char_address\[1\] 5 REG LCFF_X27_Y18_N17 2 " "Info: 5: + IC(0.000 ns) + CELL(0.084 ns) = 4.968 ns; Loc. = LCFF_X27_Y18_N17; Fanout = 2; REG Node = 'char_address\[1\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { char_address~3149 char_address[1] } "NODE_NAME" } } { "Video_MIPS.vhd" "" { Text "C:/DVD_image/booksoft_fe/DE2/CHAP14/Video_MIPS.vhd" 379 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.790 ns ( 76.29 % ) " "Info: Total cell delay = 3.790 ns ( 76.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.178 ns ( 23.71 % ) " "Info: Total interconnect delay = 1.178 ns ( 23.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.968 ns" { lpm_rom:format_rom|altrom:srom|altsyncram:rom_block|altsyncram_c201:auto_generated|ram_block1a0~porta_address_reg5 lpm_rom:format_rom|altrom:srom|altsyncram:rom_block|altsyncram_c201:auto_generated|q_a[1] char_address~3148 char_address~3149 char_address[1] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "4.968 ns" { lpm_rom:format_rom|altrom:srom|altsyncram:rom_block|altsyncram_c201:auto_generated|ram_block1a0~porta_address_reg5 lpm_rom:format_rom|altrom:srom|altsyncram:rom_block|altsyncram_c201:auto_generated|q_a[1] char_address~3148 char_address~3149 char_address[1] } { 0.000ns 0.000ns 0.920ns 0.258ns 0.000ns } { 0.000ns 2.993ns 0.438ns 0.275ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.670 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl char_address[1] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "2.670 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl char_address[1] } { 0.000ns 1.091ns 1.042ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.728 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl lpm_rom:format_rom|altrom:srom|altsyncram:rom_block|altsyncram_c201:auto_generated|ram_block1a0~porta_address_reg5 } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "2.728 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl lpm_rom:format_rom|altrom:srom|altsyncram:rom_block|altsyncram_c201:auto_generated|ram_block1a0~porta_address_reg5 } { 0.000ns 1.091ns 0.976ns } { 0.000ns 0.000ns 0.661ns } "" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.968 ns" { lpm_rom:format_rom|altrom:srom|altsyncram:rom_block|altsyncram_c201:auto_generated|ram_block1a0~porta_address_reg5 lpm_rom:format_rom|altrom:srom|altsyncram:rom_block|altsyncram_c201:auto_generated|q_a[1] char_address~3148 char_address~3149 char_address[1] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "4.968 ns" { lpm_rom:format_rom|altrom:srom|altsyncram:rom_block|altsyncram_c201:auto_generated|ram_block1a0~porta_address_reg5 lpm_rom:format_rom|altrom:srom|altsyncram:rom_block|altsyncram_c201:auto_generated|q_a[1] char_address~3148 char_address~3149 char_address[1] } { 0.000ns 0.000ns 0.920ns 0.258ns 0.000ns } { 0.000ns 2.993ns 0.438ns 0.275ns 0.084ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "Clock_48Mhz " "Info: No valid register-to-register data paths exist for clock \"Clock_48Mhz\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0}
{ "Info" "ITDB_FULL_SLACK_RESULT" "MIPS_clock memory Ifetch:IFE\|altsyncram:inst_memory\|altsyncram_pte3:auto_generated\|ram_block1a2~porta_address_reg7 memory dmemory:MEM\|altsyncram:data_memory\|altsyncram_c1h3:auto_generated\|ram_block1a0~porta_address_reg0 20.989 ns " "Info: Slack time is 20.989 ns for clock \"MIPS_clock\" between source memory \"Ifetch:IFE\|altsyncram:inst_memory\|altsyncram_pte3:auto_generated\|ram_block1a2~porta_address_reg7\" and destination memory \"dmemory:MEM\|altsyncram:data_memory\|altsyncram_c1h3:auto_generated\|ram_block1a0~porta_address_reg0\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "26.75 MHz 37.386 ns " "Info: Fmax is 26.75 MHz (period= 37.386 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "39.439 ns + Largest memory memory " "Info: + Largest memory to memory requirement is 39.439 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "39.682 ns + " "Info: + Setup relationship between source and destination is 39.682 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 39.682 ns " "Info: + Latch edge is 39.682 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination MIPS_clock 79.365 ns 39.682 ns inverted 50 " "Info: Clock period of Destination clock \"MIPS_clock\" is 79.365 ns with inverted offset of 39.682 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source MIPS_clock 79.365 ns 0.000 ns  50 " "Info: Clock period of Source clock \"MIPS_clock\" is 79.365 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.001 ns + Largest " "Info: + Largest clock skew is 0.001 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "MIPS_clock destination 2.266 ns + Shortest memory " "Info: + Shortest clock path from clock \"MIPS_clock\" to destination memory is 2.266 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns MIPS_clock 1 CLK LCFF_X1_Y18_N21 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y18_N21; Fanout = 3; CLK Node = 'MIPS_clock'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { MIPS_clock } "NODE_NAME" } } { "Video_MIPS.vhd" "" { Text "C:/DVD_image/booksoft_fe/DE2/CHAP14/Video_MIPS.vhd" 195 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.632 ns) + CELL(0.000 ns) 0.632 ns MIPS_clock~clkctrl 2 COMB CLKCTRL_G2 1098 " "Info: 2: + IC(0.632 ns) + CELL(0.000 ns) = 0.632 ns; Loc. = CLKCTRL_G2; Fanout = 1098; COMB Node = 'MIPS_clock~clkctrl'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.632 ns" { MIPS_clock MIPS_clock~clkctrl } "NODE_NAME" } } { "Video_MIPS.vhd" "" { Text "C:/DVD_image/booksoft_fe/DE2/CHAP14/Video_MIPS.vhd" 195 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.973 ns) + CELL(0.661 ns) 2.266 ns dmemory:MEM\|altsyncram:data_memory\|altsyncram_c1h3:auto_generated\|ram_block1a0~porta_address_reg0 3 MEM M4K_X26_Y16 18 " "Info: 3: + IC(0.973 ns) + CELL(0.661 ns) = 2.266 ns; Loc. = M4K_X26_Y16; Fanout = 18; MEM Node = 'dmemory:MEM\|altsyncram:data_memory\|altsyncram_c1h3:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.634 ns" { MIPS_clock~clkctrl dmemory:MEM|altsyncram:data_memory|altsyncram_c1h3:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_c1h3.tdf" "" { Text "C:/DVD_image/booksoft_fe/DE2/CHAP14/db/altsyncram_c1h3.tdf" 45 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.661 ns ( 29.17 % ) " "Info: Total cell delay = 0.661 ns ( 29.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.605 ns ( 70.83 % ) " "Info: Total interconnect delay = 1.605 ns ( 70.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.266 ns" { MIPS_clock MIPS_clock~clkctrl dmemory:MEM|altsyncram:data_memory|altsyncram_c1h3:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "2.266 ns" { MIPS_clock MIPS_clock~clkctrl dmemory:MEM|altsyncram:data_memory|altsyncram_c1h3:auto_generated|ram_block1a0~porta_address_reg0 } { 0.000ns 0.632ns 0.973ns } { 0.000ns 0.000ns 0.661ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "MIPS_clock source 2.265 ns - Longest memory " "Info: - Longest clock path from clock \"MIPS_clock\" to source memory is 2.265 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns MIPS_clock 1 CLK LCFF_X1_Y18_N21 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y18_N21; Fanout = 3; CLK Node = 'MIPS_clock'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { MIPS_clock } "NODE_NAME" } } { "Video_MIPS.vhd" "" { Text "C:/DVD_image/booksoft_fe/DE2/CHAP14/Video_MIPS.vhd" 195 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.632 ns) + CELL(0.000 ns) 0.632 ns MIPS_clock~clkctrl 2 COMB CLKCTRL_G2 1098 " "Info: 2: + IC(0.632 ns) + CELL(0.000 ns) = 0.632 ns; Loc. = CLKCTRL_G2; Fanout = 1098; COMB Node = 'MIPS_clock~clkctrl'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.632 ns" { MIPS_clock MIPS_clock~clkctrl } "NODE_NAME" } } { "Video_MIPS.vhd" "" { Text "C:/DVD_image/booksoft_fe/DE2/CHAP14/Video_MIPS.vhd" 195 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.972 ns) + CELL(0.661 ns) 2.265 ns Ifetch:IFE\|altsyncram:inst_memory\|altsyncram_pte3:auto_generated\|ram_block1a2~porta_address_reg7 3 MEM M4K_X26_Y21 18 " "Info: 3: + IC(0.972 ns) + CELL(0.661 ns) = 2.265 ns; Loc. = M4K_X26_Y21; Fanout = 18; MEM Node = 'Ifetch:IFE\|altsyncram:inst_memory\|altsyncram_pte3:auto_generated\|ram_block1a2~porta_address_reg7'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.633 ns" { MIPS_clock~clkctrl Ifetch:IFE|altsyncram:inst_memory|altsyncram_pte3:auto_generated|ram_block1a2~porta_address_reg7 } "NODE_NAME" } } { "db/altsyncram_pte3.tdf" "" { Text "C:/DVD_image/booksoft_fe/DE2/CHAP14/db/altsyncram_pte3.tdf" 85 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.661 ns ( 29.18 % ) " "Info: Total cell delay = 0.661 ns ( 29.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.604 ns ( 70.82 % ) " "Info: Total interconnect delay = 1.604 ns ( 70.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.265 ns" { MIPS_clock MIPS_clock~clkctrl Ifetch:IFE|altsyncram:inst_memory|altsyncram_pte3:auto_generated|ram_block1a2~porta_address_reg7 } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "2.265 ns" { MIPS_clock MIPS_clock~clkctrl Ifetch:IFE|altsyncram:inst_memory|altsyncram_pte3:auto_generated|ram_block1a2~porta_address_reg7 } { 0.000ns 0.632ns 0.972ns } { 0.000ns 0.000ns 0.661ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.266 ns" { MIPS_clock MIPS_clock~clkctrl dmemory:MEM|altsyncram:data_memory|altsyncram_c1h3:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "2.266 ns" { MIPS_clock MIPS_clock~clkctrl dmemory:MEM|altsyncram:data_memory|altsyncram_c1h3:auto_generated|ram_block1a0~porta_address_reg0 } { 0.000ns 0.632ns 0.973ns } { 0.000ns 0.000ns 0.661ns } "" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.265 ns" { MIPS_clock MIPS_clock~clkctrl Ifetch:IFE|altsyncram:inst_memory|altsyncram_pte3:auto_generated|ram_block1a2~porta_address_reg7 } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "2.265 ns" { MIPS_clock MIPS_clock~clkctrl Ifetch:IFE|altsyncram:inst_memory|altsyncram_pte3:auto_generated|ram_block1a2~porta_address_reg7 } { 0.000ns 0.632ns 0.972ns } { 0.000ns 0.000ns 0.661ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.209 ns - " "Info: - Micro clock to output delay of source is 0.209 ns" {  } { { "db/altsyncram_pte3.tdf" "" { Text "C:/DVD_image/booksoft_fe/DE2/CHAP14/db/altsyncram_pte3.tdf" 85 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.035 ns - " "Info: - Micro setup delay of destination is 0.035 ns" {  } { { "db/altsyncram_c1h3.tdf" "" { Text "C:/DVD_image/booksoft_fe/DE2/CHAP14/db/altsyncram_c1h3.tdf" 45 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.266 ns" { MIPS_clock MIPS_clock~clkctrl dmemory:MEM|altsyncram:data_memory|altsyncram_c1h3:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "2.266 ns" { MIPS_clock MIPS_clock~clkctrl dmemory:MEM|altsyncram:data_memory|altsyncram_c1h3:auto_generated|ram_block1a0~porta_address_reg0 } { 0.000ns 0.632ns 0.973ns } { 0.000ns 0.000ns 0.661ns } "" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.265 ns" { MIPS_clock MIPS_clock~clkctrl Ifetch:IFE|altsyncram:inst_memory|altsyncram_pte3:auto_generated|ram_block1a2~porta_address_reg7 } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "2.265 ns" { MIPS_clock MIPS_clock~clkctrl Ifetch:IFE|altsyncram:inst_memory|altsyncram_pte3:auto_generated|ram_block1a2~porta_address_reg7 } { 0.000ns 0.632ns 0.972ns } { 0.000ns 0.000ns 0.661ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "18.450 ns - Longest memory memory " "Info: - Longest memory to memory delay is 18.450 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Ifetch:IFE\|altsyncram:inst_memory\|altsyncram_pte3:auto_generated\|ram_block1a2~porta_address_reg7 1 MEM M4K_X26_Y21 18 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X26_Y21; Fanout = 18; MEM Node = 'Ifetch:IFE\|altsyncram:inst_memory\|altsyncram_pte3:auto_generated\|ram_block1a2~porta_address_reg7'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Ifetch:IFE|altsyncram:inst_memory|altsyncram_pte3:auto_generated|ram_block1a2~porta_address_reg7 } "NODE_NAME" } } { "db/altsyncram_pte3.tdf" "" { Text "C:/DVD_image/booksoft_fe/DE2/CHAP14/db/altsyncram_pte3.tdf" 85 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.993 ns) 2.993 ns Ifetch:IFE\|altsyncram:inst_memory\|altsyncram_pte3:auto_generated\|q_a\[19\] 2 MEM M4K_X26_Y21 259 " "Info: 2: + IC(0.000 ns) + CELL(2.993 ns) = 2.993 ns; Loc. = M4K_X26_Y21; Fanout = 259; MEM Node = 'Ifetch:IFE\|altsyncram:inst_memory\|altsyncram_pte3:auto_generated\|q_a\[19\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.993 ns" { Ifetch:IFE|altsyncram:inst_memory|altsyncram_pte3:auto_generated|ram_block1a2~porta_address_reg7 Ifetch:IFE|altsyncram:inst_memory|altsyncram_pte3:auto_generated|q_a[19] } "NODE_NAME" } } { "db/altsyncram_pte3.tdf" "" { Text "C:/DVD_image/booksoft_fe/DE2/CHAP14/db/altsyncram_pte3.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.311 ns) + CELL(0.393 ns) 4.697 ns Idecode:ID\|Mux58~225 3 COMB LCCOMB_X30_Y18_N24 1 " "Info: 3: + IC(1.311 ns) + CELL(0.393 ns) = 4.697 ns; Loc. = LCCOMB_X30_Y18_N24; Fanout = 1; COMB Node = 'Idecode:ID\|Mux58~225'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.704 ns" { Ifetch:IFE|altsyncram:inst_memory|altsyncram_pte3:auto_generated|q_a[19] Idecode:ID|Mux58~225 } "NODE_NAME" } } { "IDECODE.VHD" "" { Text "C:/DVD_image/booksoft_fe/DE2/CHAP14/IDECODE.VHD" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.090 ns) + CELL(0.150 ns) 6.937 ns Idecode:ID\|Mux58~226 4 COMB LCCOMB_X42_Y18_N24 1 " "Info: 4: + IC(2.090 ns) + CELL(0.150 ns) = 6.937 ns; Loc. = LCCOMB_X42_Y18_N24; Fanout = 1; COMB Node = 'Idecode:ID\|Mux58~226'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.240 ns" { Idecode:ID|Mux58~225 Idecode:ID|Mux58~226 } "NODE_NAME" } } { "IDECODE.VHD" "" { Text "C:/DVD_image/booksoft_fe/DE2/CHAP14/IDECODE.VHD" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.673 ns) + CELL(0.150 ns) 8.760 ns Idecode:ID\|Mux58~227 5 COMB LCCOMB_X28_Y20_N16 1 " "Info: 5: + IC(1.673 ns) + CELL(0.150 ns) = 8.760 ns; Loc. = LCCOMB_X28_Y20_N16; Fanout = 1; COMB Node = 'Idecode:ID\|Mux58~227'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.823 ns" { Idecode:ID|Mux58~226 Idecode:ID|Mux58~227 } "NODE_NAME" } } { "IDECODE.VHD" "" { Text "C:/DVD_image/booksoft_fe/DE2/CHAP14/IDECODE.VHD" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.695 ns) + CELL(0.150 ns) 10.605 ns Idecode:ID\|Mux58~228 6 COMB LCCOMB_X40_Y15_N20 3 " "Info: 6: + IC(1.695 ns) + CELL(0.150 ns) = 10.605 ns; Loc. = LCCOMB_X40_Y15_N20; Fanout = 3; COMB Node = 'Idecode:ID\|Mux58~228'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.845 ns" { Idecode:ID|Mux58~227 Idecode:ID|Mux58~228 } "NODE_NAME" } } { "IDECODE.VHD" "" { Text "C:/DVD_image/booksoft_fe/DE2/CHAP14/IDECODE.VHD" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.212 ns) + CELL(0.150 ns) 11.967 ns Execute:EXE\|Binput\[5\]~2071 7 COMB LCCOMB_X33_Y13_N30 2 " "Info: 7: + IC(1.212 ns) + CELL(0.150 ns) = 11.967 ns; Loc. = LCCOMB_X33_Y13_N30; Fanout = 2; COMB Node = 'Execute:EXE\|Binput\[5\]~2071'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.362 ns" { Idecode:ID|Mux58~228 Execute:EXE|Binput[5]~2071 } "NODE_NAME" } } { "EXECUTE.VHD" "" { Text "C:/DVD_image/booksoft_fe/DE2/CHAP14/EXECUTE.VHD" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.150 ns) 12.363 ns Execute:EXE\|Add1~8722 8 COMB LCCOMB_X33_Y13_N26 2 " "Info: 8: + IC(0.246 ns) + CELL(0.150 ns) = 12.363 ns; Loc. = LCCOMB_X33_Y13_N26; Fanout = 2; COMB Node = 'Execute:EXE\|Add1~8722'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.396 ns" { Execute:EXE|Binput[5]~2071 Execute:EXE|Add1~8722 } "NODE_NAME" } } { "c:/altera/71sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.769 ns) + CELL(0.393 ns) 13.525 ns Execute:EXE\|Add1~8741 9 COMB LCCOMB_X33_Y17_N28 2 " "Info: 9: + IC(0.769 ns) + CELL(0.393 ns) = 13.525 ns; Loc. = LCCOMB_X33_Y17_N28; Fanout = 2; COMB Node = 'Execute:EXE\|Add1~8741'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.162 ns" { Execute:EXE|Add1~8722 Execute:EXE|Add1~8741 } "NODE_NAME" } } { "c:/altera/71sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 13.671 ns Execute:EXE\|Add1~8743 10 COMB LCCOMB_X33_Y17_N30 2 " "Info: 10: + IC(0.000 ns) + CELL(0.146 ns) = 13.671 ns; Loc. = LCCOMB_X33_Y17_N30; Fanout = 2; COMB Node = 'Execute:EXE\|Add1~8743'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { Execute:EXE|Add1~8741 Execute:EXE|Add1~8743 } "NODE_NAME" } } { "c:/altera/71sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 13.742 ns Execute:EXE\|Add1~8745 11 COMB LCCOMB_X33_Y16_N0 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 13.742 ns; Loc. = LCCOMB_X33_Y16_N0; Fanout = 2; COMB Node = 'Execute:EXE\|Add1~8745'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Execute:EXE|Add1~8743 Execute:EXE|Add1~8745 } "NODE_NAME" } } { "c:/altera/71sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 13.813 ns Execute:EXE\|Add1~8747 12 COMB LCCOMB_X33_Y16_N2 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 13.813 ns; Loc. = LCCOMB_X33_Y16_N2; Fanout = 2; COMB Node = 'Execute:EXE\|Add1~8747'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Execute:EXE|Add1~8745 Execute:EXE|Add1~8747 } "NODE_NAME" } } { "c:/altera/71sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 13.884 ns Execute:EXE\|Add1~8749 13 COMB LCCOMB_X33_Y16_N4 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 13.884 ns; Loc. = LCCOMB_X33_Y16_N4; Fanout = 2; COMB Node = 'Execute:EXE\|Add1~8749'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Execute:EXE|Add1~8747 Execute:EXE|Add1~8749 } "NODE_NAME" } } { "c:/altera/71sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 13.955 ns Execute:EXE\|Add1~8751 14 COMB LCCOMB_X33_Y16_N6 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 13.955 ns; Loc. = LCCOMB_X33_Y16_N6; Fanout = 2; COMB Node = 'Execute:EXE\|Add1~8751'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Execute:EXE|Add1~8749 Execute:EXE|Add1~8751 } "NODE_NAME" } } { "c:/altera/71sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 14.026 ns Execute:EXE\|Add1~8753 15 COMB LCCOMB_X33_Y16_N8 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 14.026 ns; Loc. = LCCOMB_X33_Y16_N8; Fanout = 2; COMB Node = 'Execute:EXE\|Add1~8753'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Execute:EXE|Add1~8751 Execute:EXE|Add1~8753 } "NODE_NAME" } } { "c:/altera/71sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 14.097 ns Execute:EXE\|Add1~8755 16 COMB LCCOMB_X33_Y16_N10 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 14.097 ns; Loc. = LCCOMB_X33_Y16_N10; Fanout = 2; COMB Node = 'Execute:EXE\|Add1~8755'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Execute:EXE|Add1~8753 Execute:EXE|Add1~8755 } "NODE_NAME" } } { "c:/altera/71sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 14.168 ns Execute:EXE\|Add1~8761 17 COMB LCCOMB_X33_Y16_N12 2 " "Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 14.168 ns; Loc. = LCCOMB_X33_Y16_N12; Fanout = 2; COMB Node = 'Execute:EXE\|Add1~8761'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Execute:EXE|Add1~8755 Execute:EXE|Add1~8761 } "NODE_NAME" } } { "c:/altera/71sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 14.327 ns Execute:EXE\|Add1~8763 18 COMB LCCOMB_X33_Y16_N14 2 " "Info: 18: + IC(0.000 ns) + CELL(0.159 ns) = 14.327 ns; Loc. = LCCOMB_X33_Y16_N14; Fanout = 2; COMB Node = 'Execute:EXE\|Add1~8763'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { Execute:EXE|Add1~8761 Execute:EXE|Add1~8763 } "NODE_NAME" } } { "c:/altera/71sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 14.398 ns Execute:EXE\|Add1~8765 19 COMB LCCOMB_X33_Y16_N16 2 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 14.398 ns; Loc. = LCCOMB_X33_Y16_N16; Fanout = 2; COMB Node = 'Execute:EXE\|Add1~8765'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Execute:EXE|Add1~8763 Execute:EXE|Add1~8765 } "NODE_NAME" } } { "c:/altera/71sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 14.469 ns Execute:EXE\|Add1~8767 20 COMB LCCOMB_X33_Y16_N18 2 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 14.469 ns; Loc. = LCCOMB_X33_Y16_N18; Fanout = 2; COMB Node = 'Execute:EXE\|Add1~8767'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Execute:EXE|Add1~8765 Execute:EXE|Add1~8767 } "NODE_NAME" } } { "c:/altera/71sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 14.540 ns Execute:EXE\|Add1~8773 21 COMB LCCOMB_X33_Y16_N20 2 " "Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 14.540 ns; Loc. = LCCOMB_X33_Y16_N20; Fanout = 2; COMB Node = 'Execute:EXE\|Add1~8773'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Execute:EXE|Add1~8767 Execute:EXE|Add1~8773 } "NODE_NAME" } } { "c:/altera/71sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 14.611 ns Execute:EXE\|Add1~8775 22 COMB LCCOMB_X33_Y16_N22 2 " "Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 14.611 ns; Loc. = LCCOMB_X33_Y16_N22; Fanout = 2; COMB Node = 'Execute:EXE\|Add1~8775'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Execute:EXE|Add1~8773 Execute:EXE|Add1~8775 } "NODE_NAME" } } { "c:/altera/71sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 14.682 ns Execute:EXE\|Add1~8777 23 COMB LCCOMB_X33_Y16_N24 2 " "Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 14.682 ns; Loc. = LCCOMB_X33_Y16_N24; Fanout = 2; COMB Node = 'Execute:EXE\|Add1~8777'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Execute:EXE|Add1~8775 Execute:EXE|Add1~8777 } "NODE_NAME" } } { "c:/altera/71sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 14.753 ns Execute:EXE\|Add1~8779 24 COMB LCCOMB_X33_Y16_N26 2 " "Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 14.753 ns; Loc. = LCCOMB_X33_Y16_N26; Fanout = 2; COMB Node = 'Execute:EXE\|Add1~8779'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Execute:EXE|Add1~8777 Execute:EXE|Add1~8779 } "NODE_NAME" } } { "c:/altera/71sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 14.824 ns Execute:EXE\|Add1~8792 25 COMB LCCOMB_X33_Y16_N28 2 " "Info: 25: + IC(0.000 ns) + CELL(0.071 ns) = 14.824 ns; Loc. = LCCOMB_X33_Y16_N28; Fanout = 2; COMB Node = 'Execute:EXE\|Add1~8792'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Execute:EXE|Add1~8779 Execute:EXE|Add1~8792 } "NODE_NAME" } } { "c:/altera/71sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 14.970 ns Execute:EXE\|Add1~8794 26 COMB LCCOMB_X33_Y16_N30 2 " "Info: 26: + IC(0.000 ns) + CELL(0.146 ns) = 14.970 ns; Loc. = LCCOMB_X33_Y16_N30; Fanout = 2; COMB Node = 'Execute:EXE\|Add1~8794'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { Execute:EXE|Add1~8792 Execute:EXE|Add1~8794 } "NODE_NAME" } } { "c:/altera/71sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 15.041 ns Execute:EXE\|Add1~8796 27 COMB LCCOMB_X33_Y15_N0 2 " "Info: 27: + IC(0.000 ns) + CELL(0.071 ns) = 15.041 ns; Loc. = LCCOMB_X33_Y15_N0; Fanout = 2; COMB Node = 'Execute:EXE\|Add1~8796'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Execute:EXE|Add1~8794 Execute:EXE|Add1~8796 } "NODE_NAME" } } { "c:/altera/71sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 15.112 ns Execute:EXE\|Add1~8798 28 COMB LCCOMB_X33_Y15_N2 2 " "Info: 28: + IC(0.000 ns) + CELL(0.071 ns) = 15.112 ns; Loc. = LCCOMB_X33_Y15_N2; Fanout = 2; COMB Node = 'Execute:EXE\|Add1~8798'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Execute:EXE|Add1~8796 Execute:EXE|Add1~8798 } "NODE_NAME" } } { "c:/altera/71sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 15.183 ns Execute:EXE\|Add1~8800 29 COMB LCCOMB_X33_Y15_N4 2 " "Info: 29: + IC(0.000 ns) + CELL(0.071 ns) = 15.183 ns; Loc. = LCCOMB_X33_Y15_N4; Fanout = 2; COMB Node = 'Execute:EXE\|Add1~8800'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Execute:EXE|Add1~8798 Execute:EXE|Add1~8800 } "NODE_NAME" } } { "c:/altera/71sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 15.254 ns Execute:EXE\|Add1~8802 30 COMB LCCOMB_X33_Y15_N6 2 " "Info: 30: + IC(0.000 ns) + CELL(0.071 ns) = 15.254 ns; Loc. = LCCOMB_X33_Y15_N6; Fanout = 2; COMB Node = 'Execute:EXE\|Add1~8802'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Execute:EXE|Add1~8800 Execute:EXE|Add1~8802 } "NODE_NAME" } } { "c:/altera/71sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 15.325 ns Execute:EXE\|Add1~8804 31 COMB LCCOMB_X33_Y15_N8 2 " "Info: 31: + IC(0.000 ns) + CELL(0.071 ns) = 15.325 ns; Loc. = LCCOMB_X33_Y15_N8; Fanout = 2; COMB Node = 'Execute:EXE\|Add1~8804'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Execute:EXE|Add1~8802 Execute:EXE|Add1~8804 } "NODE_NAME" } } { "c:/altera/71sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 15.396 ns Execute:EXE\|Add1~8806 32 COMB LCCOMB_X33_Y15_N10 2 " "Info: 32: + IC(0.000 ns) + CELL(0.071 ns) = 15.396 ns; Loc. = LCCOMB_X33_Y15_N10; Fanout = 2; COMB Node = 'Execute:EXE\|Add1~8806'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Execute:EXE|Add1~8804 Execute:EXE|Add1~8806 } "NODE_NAME" } } { "c:/altera/71sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 15.467 ns Execute:EXE\|Add1~8808 33 COMB LCCOMB_X33_Y15_N12 2 " "Info: 33: + IC(0.000 ns) + CELL(0.071 ns) = 15.467 ns; Loc. = LCCOMB_X33_Y15_N12; Fanout = 2; COMB Node = 'Execute:EXE\|Add1~8808'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Execute:EXE|Add1~8806 Execute:EXE|Add1~8808 } "NODE_NAME" } } { "c:/altera/71sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 15.626 ns Execute:EXE\|Add1~8810 34 COMB LCCOMB_X33_Y15_N14 1 " "Info: 34: + IC(0.000 ns) + CELL(0.159 ns) = 15.626 ns; Loc. = LCCOMB_X33_Y15_N14; Fanout = 1; COMB Node = 'Execute:EXE\|Add1~8810'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { Execute:EXE|Add1~8808 Execute:EXE|Add1~8810 } "NODE_NAME" } } { "c:/altera/71sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 16.036 ns Execute:EXE\|Add1~8811 35 COMB LCCOMB_X33_Y15_N16 1 " "Info: 35: + IC(0.000 ns) + CELL(0.410 ns) = 16.036 ns; Loc. = LCCOMB_X33_Y15_N16; Fanout = 1; COMB Node = 'Execute:EXE\|Add1~8811'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Execute:EXE|Add1~8810 Execute:EXE|Add1~8811 } "NODE_NAME" } } { "c:/altera/71sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.271 ns) 16.556 ns Execute:EXE\|Add1~8814 36 COMB LCCOMB_X33_Y15_N30 4 " "Info: 36: + IC(0.249 ns) + CELL(0.271 ns) = 16.556 ns; Loc. = LCCOMB_X33_Y15_N30; Fanout = 4; COMB Node = 'Execute:EXE\|Add1~8814'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.520 ns" { Execute:EXE|Add1~8811 Execute:EXE|Add1~8814 } "NODE_NAME" } } { "c:/altera/71sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.150 ns) 16.953 ns Execute:EXE\|ALU_Result\[0\]~363 37 COMB LCCOMB_X33_Y15_N26 5 " "Info: 37: + IC(0.247 ns) + CELL(0.150 ns) = 16.953 ns; Loc. = LCCOMB_X33_Y15_N26; Fanout = 5; COMB Node = 'Execute:EXE\|ALU_Result\[0\]~363'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.397 ns" { Execute:EXE|Add1~8814 Execute:EXE|ALU_Result[0]~363 } "NODE_NAME" } } { "EXECUTE.VHD" "" { Text "C:/DVD_image/booksoft_fe/DE2/CHAP14/EXECUTE.VHD" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.355 ns) + CELL(0.142 ns) 18.450 ns dmemory:MEM\|altsyncram:data_memory\|altsyncram_c1h3:auto_generated\|ram_block1a0~porta_address_reg0 38 MEM M4K_X26_Y16 18 " "Info: 38: + IC(1.355 ns) + CELL(0.142 ns) = 18.450 ns; Loc. = M4K_X26_Y16; Fanout = 18; MEM Node = 'dmemory:MEM\|altsyncram:data_memory\|altsyncram_c1h3:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.497 ns" { Execute:EXE|ALU_Result[0]~363 dmemory:MEM|altsyncram:data_memory|altsyncram_c1h3:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_c1h3.tdf" "" { Text "C:/DVD_image/booksoft_fe/DE2/CHAP14/db/altsyncram_c1h3.tdf" 45 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.603 ns ( 41.21 % ) " "Info: Total cell delay = 7.603 ns ( 41.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "10.847 ns ( 58.79 % ) " "Info: Total interconnect delay = 10.847 ns ( 58.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "18.450 ns" { Ifetch:IFE|altsyncram:inst_memory|altsyncram_pte3:auto_generated|ram_block1a2~porta_address_reg7 Ifetch:IFE|altsyncram:inst_memory|altsyncram_pte3:auto_generated|q_a[19] Idecode:ID|Mux58~225 Idecode:ID|Mux58~226 Idecode:ID|Mux58~227 Idecode:ID|Mux58~228 Execute:EXE|Binput[5]~2071 Execute:EXE|Add1~8722 Execute:EXE|Add1~8741 Execute:EXE|Add1~8743 Execute:EXE|Add1~8745 Execute:EXE|Add1~8747 Execute:EXE|Add1~8749 Execute:EXE|Add1~8751 Execute:EXE|Add1~8753 Execute:EXE|Add1~8755 Execute:EXE|Add1~8761 Execute:EXE|Add1~8763 Execute:EXE|Add1~8765 Execute:EXE|Add1~8767 Execute:EXE|Add1~8773 Execute:EXE|Add1~8775 Execute:EXE|Add1~8777 Execute:EXE|Add1~8779 Execute:EXE|Add1~8792 Execute:EXE|Add1~8794 Execute:EXE|Add1~8796 Execute:EXE|Add1~8798 Execute:EXE|Add1~8800 Execute:EXE|Add1~8802 Execute:EXE|Add1~8804 Execute:EXE|Add1~8806 Execute:EXE|Add1~8808 Execute:EXE|Add1~8810 Execute:EXE|Add1~8811 Execute:EXE|Add1~8814 Execute:EXE|ALU_Result[0]~363 dmemory:MEM|altsyncram:data_memory|altsyncram_c1h3:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "18.450 ns" { Ifetch:IFE|altsyncram:inst_memory|altsyncram_pte3:auto_generated|ram_block1a2~porta_address_reg7 Ifetch:IFE|altsyncram:inst_memory|altsyncram_pte3:auto_generated|q_a[19] Idecode:ID|Mux58~225 Idecode:ID|Mux58~226 Idecode:ID|Mux58~227 Idecode:ID|Mux58~228 Execute:EXE|Binput[5]~2071 Execute:EXE|Add1~8722 Execute:EXE|Add1~8741 Execute:EXE|Add1~8743 Execute:EXE|Add1~8745 Execute:EXE|Add1~8747 Execute:EXE|Add1~8749 Execute:EXE|Add1~8751 Execute:EXE|Add1~8753 Execute:EXE|Add1~8755 Execute:EXE|Add1~8761 Execute:EXE|Add1~8763 Execute:EXE|Add1~8765 Execute:EXE|Add1~8767 Execute:EXE|Add1~8773 Execute:EXE|Add1~8775 Execute:EXE|Add1~8777 Execute:EXE|Add1~8779 Execute:EXE|Add1~8792 Execute:EXE|Add1~8794 Execute:EXE|Add1~8796 Execute:EXE|Add1~8798 Execute:EXE|Add1~8800 Execute:EXE|Add1~8802 Execute:EXE|Add1~8804 Execute:EXE|Add1~8806 Execute:EXE|Add1~8808 Execute:EXE|Add1~8810 Execute:EXE|Add1~8811 Execute:EXE|Add1~8814 Execute:EXE|ALU_Result[0]~363 dmemory:MEM|altsyncram:data_memory|altsyncram_c1h3:auto_generated|ram_block1a0~porta_address_reg0 } { 0.000ns 0.000ns 1.311ns 2.090ns 1.673ns 1.695ns 1.212ns 0.246ns 0.769ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.249ns 0.247ns 1.355ns } { 0.000ns 2.993ns 0.393ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.393ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.410ns 0.271ns 0.150ns 0.142ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.266 ns" { MIPS_clock MIPS_clock~clkctrl dmemory:MEM|altsyncram:data_memory|altsyncram_c1h3:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "2.266 ns" { MIPS_clock MIPS_clock~clkctrl dmemory:MEM|altsyncram:data_memory|altsyncram_c1h3:auto_generated|ram_block1a0~porta_address_reg0 } { 0.000ns 0.632ns 0.973ns } { 0.000ns 0.000ns 0.661ns } "" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.265 ns" { MIPS_clock MIPS_clock~clkctrl Ifetch:IFE|altsyncram:inst_memory|altsyncram_pte3:auto_generated|ram_block1a2~porta_address_reg7 } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "2.265 ns" { MIPS_clock MIPS_clock~clkctrl Ifetch:IFE|altsyncram:inst_memory|altsyncram_pte3:auto_generated|ram_block1a2~porta_address_reg7 } { 0.000ns 0.632ns 0.972ns } { 0.000ns 0.000ns 0.661ns } "" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "18.450 ns" { Ifetch:IFE|altsyncram:inst_memory|altsyncram_pte3:auto_generated|ram_block1a2~porta_address_reg7 Ifetch:IFE|altsyncram:inst_memory|altsyncram_pte3:auto_generated|q_a[19] Idecode:ID|Mux58~225 Idecode:ID|Mux58~226 Idecode:ID|Mux58~227 Idecode:ID|Mux58~228 Execute:EXE|Binput[5]~2071 Execute:EXE|Add1~8722 Execute:EXE|Add1~8741 Execute:EXE|Add1~8743 Execute:EXE|Add1~8745 Execute:EXE|Add1~8747 Execute:EXE|Add1~8749 Execute:EXE|Add1~8751 Execute:EXE|Add1~8753 Execute:EXE|Add1~8755 Execute:EXE|Add1~8761 Execute:EXE|Add1~8763 Execute:EXE|Add1~8765 Execute:EXE|Add1~8767 Execute:EXE|Add1~8773 Execute:EXE|Add1~8775 Execute:EXE|Add1~8777 Execute:EXE|Add1~8779 Execute:EXE|Add1~8792 Execute:EXE|Add1~8794 Execute:EXE|Add1~8796 Execute:EXE|Add1~8798 Execute:EXE|Add1~8800 Execute:EXE|Add1~8802 Execute:EXE|Add1~8804 Execute:EXE|Add1~8806 Execute:EXE|Add1~8808 Execute:EXE|Add1~8810 Execute:EXE|Add1~8811 Execute:EXE|Add1~8814 Execute:EXE|ALU_Result[0]~363 dmemory:MEM|altsyncram:data_memory|altsyncram_c1h3:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "18.450 ns" { Ifetch:IFE|altsyncram:inst_memory|altsyncram_pte3:auto_generated|ram_block1a2~porta_address_reg7 Ifetch:IFE|altsyncram:inst_memory|altsyncram_pte3:auto_generated|q_a[19] Idecode:ID|Mux58~225 Idecode:ID|Mux58~226 Idecode:ID|Mux58~227 Idecode:ID|Mux58~228 Execute:EXE|Binput[5]~2071 Execute:EXE|Add1~8722 Execute:EXE|Add1~8741 Execute:EXE|Add1~8743 Execute:EXE|Add1~8745 Execute:EXE|Add1~8747 Execute:EXE|Add1~8749 Execute:EXE|Add1~8751 Execute:EXE|Add1~8753 Execute:EXE|Add1~8755 Execute:EXE|Add1~8761 Execute:EXE|Add1~8763 Execute:EXE|Add1~8765 Execute:EXE|Add1~8767 Execute:EXE|Add1~8773 Execute:EXE|Add1~8775 Execute:EXE|Add1~8777 Execute:EXE|Add1~8779 Execute:EXE|Add1~8792 Execute:EXE|Add1~8794 Execute:EXE|Add1~8796 Execute:EXE|Add1~8798 Execute:EXE|Add1~8800 Execute:EXE|Add1~8802 Execute:EXE|Add1~8804 Execute:EXE|Add1~8806 Execute:EXE|Add1~8808 Execute:EXE|Add1~8810 Execute:EXE|Add1~8811 Execute:EXE|Add1~8814 Execute:EXE|ALU_Result[0]~363 dmemory:MEM|altsyncram:data_memory|altsyncram_c1h3:auto_generated|ram_block1a0~porta_address_reg0 } { 0.000ns 0.000ns 1.311ns 2.090ns 1.673ns 1.695ns 1.212ns 0.246ns 0.769ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.249ns 0.247ns 1.355ns } { 0.000ns 2.993ns 0.393ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.393ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.410ns 0.271ns 0.150ns 0.142ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 register LCD_Display:LCD\|DATA_BUS_VALUE\[7\] register LCD_Display:LCD\|DATA_BUS_VALUE\[7\] 391 ps " "Info: Minimum slack time is 391 ps for clock \"video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0\" between source register \"LCD_Display:LCD\|DATA_BUS_VALUE\[7\]\" and destination register \"LCD_Display:LCD\|DATA_BUS_VALUE\[7\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns + Shortest register register " "Info: + Shortest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns LCD_Display:LCD\|DATA_BUS_VALUE\[7\] 1 REG LCFF_X24_Y22_N11 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y22_N11; Fanout = 2; REG Node = 'LCD_Display:LCD\|DATA_BUS_VALUE\[7\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_Display:LCD|DATA_BUS_VALUE[7] } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "C:/DVD_image/booksoft_fe/DE2/CHAP14/lcd_display.vhd" 249 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns LCD_Display:LCD\|Selector2~43 2 COMB LCCOMB_X24_Y22_N10 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X24_Y22_N10; Fanout = 1; COMB Node = 'LCD_Display:LCD\|Selector2~43'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { LCD_Display:LCD|DATA_BUS_VALUE[7] LCD_Display:LCD|Selector2~43 } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "C:/DVD_image/booksoft_fe/DE2/CHAP14/lcd_display.vhd" 126 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns LCD_Display:LCD\|DATA_BUS_VALUE\[7\] 3 REG LCFF_X24_Y22_N11 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X24_Y22_N11; Fanout = 2; REG Node = 'LCD_Display:LCD\|DATA_BUS_VALUE\[7\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { LCD_Display:LCD|Selector2~43 LCD_Display:LCD|DATA_BUS_VALUE[7] } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "C:/DVD_image/booksoft_fe/DE2/CHAP14/lcd_display.vhd" 249 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { LCD_Display:LCD|DATA_BUS_VALUE[7] LCD_Display:LCD|Selector2~43 LCD_Display:LCD|DATA_BUS_VALUE[7] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { LCD_Display:LCD|DATA_BUS_VALUE[7] LCD_Display:LCD|Selector2~43 LCD_Display:LCD|DATA_BUS_VALUE[7] } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.016 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.016 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 41.666 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0\" is 41.666 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 41.666 ns 0.000 ns  50 " "Info: Clock period of Source clock \"video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0\" is 41.666 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 destination 2.658 ns + Longest register " "Info: + Longest clock path from clock \"video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0\" to destination register is 2.658 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71sp1/quartus/libraries/megafunctions/altpll.tdf" 880 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 134 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 134; COMB Node = 'video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71sp1/quartus/libraries/megafunctions/altpll.tdf" 880 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.030 ns) + CELL(0.537 ns) 2.658 ns LCD_Display:LCD\|DATA_BUS_VALUE\[7\] 3 REG LCFF_X24_Y22_N11 2 " "Info: 3: + IC(1.030 ns) + CELL(0.537 ns) = 2.658 ns; Loc. = LCFF_X24_Y22_N11; Fanout = 2; REG Node = 'LCD_Display:LCD\|DATA_BUS_VALUE\[7\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.567 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl LCD_Display:LCD|DATA_BUS_VALUE[7] } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "C:/DVD_image/booksoft_fe/DE2/CHAP14/lcd_display.vhd" 249 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.20 % ) " "Info: Total cell delay = 0.537 ns ( 20.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.121 ns ( 79.80 % ) " "Info: Total interconnect delay = 2.121 ns ( 79.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.658 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl LCD_Display:LCD|DATA_BUS_VALUE[7] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "2.658 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl LCD_Display:LCD|DATA_BUS_VALUE[7] } { 0.000ns 1.091ns 1.030ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 source 2.658 ns - Shortest register " "Info: - Shortest clock path from clock \"video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0\" to source register is 2.658 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71sp1/quartus/libraries/megafunctions/altpll.tdf" 880 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 134 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 134; COMB Node = 'video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71sp1/quartus/libraries/megafunctions/altpll.tdf" 880 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.030 ns) + CELL(0.537 ns) 2.658 ns LCD_Display:LCD\|DATA_BUS_VALUE\[7\] 3 REG LCFF_X24_Y22_N11 2 " "Info: 3: + IC(1.030 ns) + CELL(0.537 ns) = 2.658 ns; Loc. = LCFF_X24_Y22_N11; Fanout = 2; REG Node = 'LCD_Display:LCD\|DATA_BUS_VALUE\[7\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.567 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl LCD_Display:LCD|DATA_BUS_VALUE[7] } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "C:/DVD_image/booksoft_fe/DE2/CHAP14/lcd_display.vhd" 249 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.20 % ) " "Info: Total cell delay = 0.537 ns ( 20.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.121 ns ( 79.80 % ) " "Info: Total interconnect delay = 2.121 ns ( 79.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.658 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl LCD_Display:LCD|DATA_BUS_VALUE[7] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "2.658 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl LCD_Display:LCD|DATA_BUS_VALUE[7] } { 0.000ns 1.091ns 1.030ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.658 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl LCD_Display:LCD|DATA_BUS_VALUE[7] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "2.658 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl LCD_Display:LCD|DATA_BUS_VALUE[7] } { 0.000ns 1.091ns 1.030ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.658 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl LCD_Display:LCD|DATA_BUS_VALUE[7] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "2.658 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl LCD_Display:LCD|DATA_BUS_VALUE[7] } { 0.000ns 1.091ns 1.030ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "lcd_display.vhd" "" { Text "C:/DVD_image/booksoft_fe/DE2/CHAP14/lcd_display.vhd" 249 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "lcd_display.vhd" "" { Text "C:/DVD_image/booksoft_fe/DE2/CHAP14/lcd_display.vhd" 249 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.658 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl LCD_Display:LCD|DATA_BUS_VALUE[7] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "2.658 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl LCD_Display:LCD|DATA_BUS_VALUE[7] } { 0.000ns 1.091ns 1.030ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.658 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl LCD_Display:LCD|DATA_BUS_VALUE[7] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "2.658 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl LCD_Display:LCD|DATA_BUS_VALUE[7] } { 0.000ns 1.091ns 1.030ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { LCD_Display:LCD|DATA_BUS_VALUE[7] LCD_Display:LCD|Selector2~43 LCD_Display:LCD|DATA_BUS_VALUE[7] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { LCD_Display:LCD|DATA_BUS_VALUE[7] LCD_Display:LCD|Selector2~43 LCD_Display:LCD|DATA_BUS_VALUE[7] } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.658 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl LCD_Display:LCD|DATA_BUS_VALUE[7] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "2.658 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl LCD_Display:LCD|DATA_BUS_VALUE[7] } { 0.000ns 1.091ns 1.030ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.658 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl LCD_Display:LCD|DATA_BUS_VALUE[7] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "2.658 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl LCD_Display:LCD|DATA_BUS_VALUE[7] } { 0.000ns 1.091ns 1.030ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "MIPS_clock register Ifetch:IFE\|PC\[2\] register Ifetch:IFE\|PC\[2\] 2.221 ns " "Info: Minimum slack time is 2.221 ns for clock \"MIPS_clock\" between source register \"Ifetch:IFE\|PC\[2\]\" and destination register \"Ifetch:IFE\|PC\[2\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.237 ns + Shortest register register " "Info: + Shortest register to register delay is 2.237 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Ifetch:IFE\|PC\[2\] 1 REG LCFF_X27_Y21_N3 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X27_Y21_N3; Fanout = 4; REG Node = 'Ifetch:IFE\|PC\[2\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Ifetch:IFE|PC[2] } "NODE_NAME" } } { "IFETCH.VHD" "" { Text "C:/DVD_image/booksoft_fe/DE2/CHAP14/IFETCH.VHD" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.827 ns) + CELL(0.438 ns) 1.265 ns Ifetch:IFE\|PC_plus_4_out\[2\]~16 2 COMB LCCOMB_X27_Y19_N4 3 " "Info: 2: + IC(0.827 ns) + CELL(0.438 ns) = 1.265 ns; Loc. = LCCOMB_X27_Y19_N4; Fanout = 3; COMB Node = 'Ifetch:IFE\|PC_plus_4_out\[2\]~16'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.265 ns" { Ifetch:IFE|PC[2] Ifetch:IFE|PC_plus_4_out[2]~16 } "NODE_NAME" } } { "IFETCH.VHD" "" { Text "C:/DVD_image/booksoft_fe/DE2/CHAP14/IFETCH.VHD" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.738 ns) + CELL(0.150 ns) 2.153 ns Execute:EXE\|Add0~554 3 COMB LCCOMB_X27_Y21_N2 3 " "Info: 3: + IC(0.738 ns) + CELL(0.150 ns) = 2.153 ns; Loc. = LCCOMB_X27_Y21_N2; Fanout = 3; COMB Node = 'Execute:EXE\|Add0~554'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.888 ns" { Ifetch:IFE|PC_plus_4_out[2]~16 Execute:EXE|Add0~554 } "NODE_NAME" } } { "c:/altera/71sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.237 ns Ifetch:IFE\|PC\[2\] 4 REG LCFF_X27_Y21_N3 4 " "Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 2.237 ns; Loc. = LCFF_X27_Y21_N3; Fanout = 4; REG Node = 'Ifetch:IFE\|PC\[2\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Execute:EXE|Add0~554 Ifetch:IFE|PC[2] } "NODE_NAME" } } { "IFETCH.VHD" "" { Text "C:/DVD_image/booksoft_fe/DE2/CHAP14/IFETCH.VHD" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.672 ns ( 30.04 % ) " "Info: Total cell delay = 0.672 ns ( 30.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.565 ns ( 69.96 % ) " "Info: Total interconnect delay = 1.565 ns ( 69.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.237 ns" { Ifetch:IFE|PC[2] Ifetch:IFE|PC_plus_4_out[2]~16 Execute:EXE|Add0~554 Ifetch:IFE|PC[2] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "2.237 ns" { Ifetch:IFE|PC[2] Ifetch:IFE|PC_plus_4_out[2]~16 Execute:EXE|Add0~554 Ifetch:IFE|PC[2] } { 0.000ns 0.827ns 0.738ns 0.000ns } { 0.000ns 0.438ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.016 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.016 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination MIPS_clock 79.365 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"MIPS_clock\" is 79.365 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source MIPS_clock 79.365 ns 0.000 ns  50 " "Info: Clock period of Source clock \"MIPS_clock\" is 79.365 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "MIPS_clock destination 2.207 ns + Longest register " "Info: + Longest clock path from clock \"MIPS_clock\" to destination register is 2.207 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns MIPS_clock 1 CLK LCFF_X1_Y18_N21 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y18_N21; Fanout = 3; CLK Node = 'MIPS_clock'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { MIPS_clock } "NODE_NAME" } } { "Video_MIPS.vhd" "" { Text "C:/DVD_image/booksoft_fe/DE2/CHAP14/Video_MIPS.vhd" 195 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.632 ns) + CELL(0.000 ns) 0.632 ns MIPS_clock~clkctrl 2 COMB CLKCTRL_G2 1098 " "Info: 2: + IC(0.632 ns) + CELL(0.000 ns) = 0.632 ns; Loc. = CLKCTRL_G2; Fanout = 1098; COMB Node = 'MIPS_clock~clkctrl'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.632 ns" { MIPS_clock MIPS_clock~clkctrl } "NODE_NAME" } } { "Video_MIPS.vhd" "" { Text "C:/DVD_image/booksoft_fe/DE2/CHAP14/Video_MIPS.vhd" 195 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.038 ns) + CELL(0.537 ns) 2.207 ns Ifetch:IFE\|PC\[2\] 3 REG LCFF_X27_Y21_N3 4 " "Info: 3: + IC(1.038 ns) + CELL(0.537 ns) = 2.207 ns; Loc. = LCFF_X27_Y21_N3; Fanout = 4; REG Node = 'Ifetch:IFE\|PC\[2\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.575 ns" { MIPS_clock~clkctrl Ifetch:IFE|PC[2] } "NODE_NAME" } } { "IFETCH.VHD" "" { Text "C:/DVD_image/booksoft_fe/DE2/CHAP14/IFETCH.VHD" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 24.33 % ) " "Info: Total cell delay = 0.537 ns ( 24.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.670 ns ( 75.67 % ) " "Info: Total interconnect delay = 1.670 ns ( 75.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.207 ns" { MIPS_clock MIPS_clock~clkctrl Ifetch:IFE|PC[2] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "2.207 ns" { MIPS_clock MIPS_clock~clkctrl Ifetch:IFE|PC[2] } { 0.000ns 0.632ns 1.038ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "MIPS_clock source 2.207 ns - Shortest register " "Info: - Shortest clock path from clock \"MIPS_clock\" to source register is 2.207 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns MIPS_clock 1 CLK LCFF_X1_Y18_N21 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y18_N21; Fanout = 3; CLK Node = 'MIPS_clock'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { MIPS_clock } "NODE_NAME" } } { "Video_MIPS.vhd" "" { Text "C:/DVD_image/booksoft_fe/DE2/CHAP14/Video_MIPS.vhd" 195 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.632 ns) + CELL(0.000 ns) 0.632 ns MIPS_clock~clkctrl 2 COMB CLKCTRL_G2 1098 " "Info: 2: + IC(0.632 ns) + CELL(0.000 ns) = 0.632 ns; Loc. = CLKCTRL_G2; Fanout = 1098; COMB Node = 'MIPS_clock~clkctrl'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.632 ns" { MIPS_clock MIPS_clock~clkctrl } "NODE_NAME" } } { "Video_MIPS.vhd" "" { Text "C:/DVD_image/booksoft_fe/DE2/CHAP14/Video_MIPS.vhd" 195 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.038 ns) + CELL(0.537 ns) 2.207 ns Ifetch:IFE\|PC\[2\] 3 REG LCFF_X27_Y21_N3 4 " "Info: 3: + IC(1.038 ns) + CELL(0.537 ns) = 2.207 ns; Loc. = LCFF_X27_Y21_N3; Fanout = 4; REG Node = 'Ifetch:IFE\|PC\[2\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.575 ns" { MIPS_clock~clkctrl Ifetch:IFE|PC[2] } "NODE_NAME" } } { "IFETCH.VHD" "" { Text "C:/DVD_image/booksoft_fe/DE2/CHAP14/IFETCH.VHD" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 24.33 % ) " "Info: Total cell delay = 0.537 ns ( 24.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.670 ns ( 75.67 % ) " "Info: Total interconnect delay = 1.670 ns ( 75.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.207 ns" { MIPS_clock MIPS_clock~clkctrl Ifetch:IFE|PC[2] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "2.207 ns" { MIPS_clock MIPS_clock~clkctrl Ifetch:IFE|PC[2] } { 0.000ns 0.632ns 1.038ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.207 ns" { MIPS_clock MIPS_clock~clkctrl Ifetch:IFE|PC[2] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "2.207 ns" { MIPS_clock MIPS_clock~clkctrl Ifetch:IFE|PC[2] } { 0.000ns 0.632ns 1.038ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.207 ns" { MIPS_clock MIPS_clock~clkctrl Ifetch:IFE|PC[2] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "2.207 ns" { MIPS_clock MIPS_clock~clkctrl Ifetch:IFE|PC[2] } { 0.000ns 0.632ns 1.038ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "IFETCH.VHD" "" { Text "C:/DVD_image/booksoft_fe/DE2/CHAP14/IFETCH.VHD" 62 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "IFETCH.VHD" "" { Text "C:/DVD_image/booksoft_fe/DE2/CHAP14/IFETCH.VHD" 62 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.207 ns" { MIPS_clock MIPS_clock~clkctrl Ifetch:IFE|PC[2] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "2.207 ns" { MIPS_clock MIPS_clock~clkctrl Ifetch:IFE|PC[2] } { 0.000ns 0.632ns 1.038ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.207 ns" { MIPS_clock MIPS_clock~clkctrl Ifetch:IFE|PC[2] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "2.207 ns" { MIPS_clock MIPS_clock~clkctrl Ifetch:IFE|PC[2] } { 0.000ns 0.632ns 1.038ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.237 ns" { Ifetch:IFE|PC[2] Ifetch:IFE|PC_plus_4_out[2]~16 Execute:EXE|Add0~554 Ifetch:IFE|PC[2] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "2.237 ns" { Ifetch:IFE|PC[2] Ifetch:IFE|PC_plus_4_out[2]~16 Execute:EXE|Add0~554 Ifetch:IFE|PC[2] } { 0.000ns 0.827ns 0.738ns 0.000ns } { 0.000ns 0.438ns 0.150ns 0.084ns } "" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.207 ns" { MIPS_clock MIPS_clock~clkctrl Ifetch:IFE|PC[2] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "2.207 ns" { MIPS_clock MIPS_clock~clkctrl Ifetch:IFE|PC[2] } { 0.000ns 0.632ns 1.038ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.207 ns" { MIPS_clock MIPS_clock~clkctrl Ifetch:IFE|PC[2] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "2.207 ns" { MIPS_clock MIPS_clock~clkctrl Ifetch:IFE|PC[2] } { 0.000ns 0.632ns 1.038ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "Reset SW8 Clock_48Mhz 6.527 ns register " "Info: tsu for register \"Reset\" (data pin = \"SW8\", clock pin = \"Clock_48Mhz\") is 6.527 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.860 ns + Longest pin register " "Info: + Longest pin to register delay is 6.860 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns SW8 1 PIN PIN_N23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_N23; Fanout = 1; PIN Node = 'SW8'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW8 } "NODE_NAME" } } { "Video_MIPS.vhd" "" { Text "C:/DVD_image/booksoft_fe/DE2/CHAP14/Video_MIPS.vhd" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(5.659 ns) + CELL(0.275 ns) 6.776 ns Reset~86 2 COMB LCCOMB_X25_Y23_N4 1 " "Info: 2: + IC(5.659 ns) + CELL(0.275 ns) = 6.776 ns; Loc. = LCCOMB_X25_Y23_N4; Fanout = 1; COMB Node = 'Reset~86'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.934 ns" { SW8 Reset~86 } "NODE_NAME" } } { "Video_MIPS.vhd" "" { Text "C:/DVD_image/booksoft_fe/DE2/CHAP14/Video_MIPS.vhd" 195 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 6.860 ns Reset 3 REG LCFF_X25_Y23_N5 115 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 6.860 ns; Loc. = LCFF_X25_Y23_N5; Fanout = 115; REG Node = 'Reset'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Reset~86 Reset } "NODE_NAME" } } { "Video_MIPS.vhd" "" { Text "C:/DVD_image/booksoft_fe/DE2/CHAP14/Video_MIPS.vhd" 195 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.201 ns ( 17.51 % ) " "Info: Total cell delay = 1.201 ns ( 17.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.659 ns ( 82.49 % ) " "Info: Total interconnect delay = 5.659 ns ( 82.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.860 ns" { SW8 Reset~86 Reset } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "6.860 ns" { SW8 SW8~combout Reset~86 Reset } { 0.000ns 0.000ns 5.659ns 0.000ns } { 0.000ns 0.842ns 0.275ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "Video_MIPS.vhd" "" { Text "C:/DVD_image/booksoft_fe/DE2/CHAP14/Video_MIPS.vhd" 195 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_PLL_OFFSET" "Clock_48Mhz video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 -2.358 ns - " "Info: - Offset between input clock \"Clock_48Mhz\" and output clock \"video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0\" is -2.358 ns" {  } { { "Video_MIPS.vhd" "" { Text "C:/DVD_image/booksoft_fe/DE2/CHAP14/Video_MIPS.vhd" 106 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/71sp1/quartus/libraries/megafunctions/altpll.tdf" 880 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 destination 2.655 ns - Shortest register " "Info: - Shortest clock path from clock \"video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0\" to destination register is 2.655 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71sp1/quartus/libraries/megafunctions/altpll.tdf" 880 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 134 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 134; COMB Node = 'video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71sp1/quartus/libraries/megafunctions/altpll.tdf" 880 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.027 ns) + CELL(0.537 ns) 2.655 ns Reset 3 REG LCFF_X25_Y23_N5 115 " "Info: 3: + IC(1.027 ns) + CELL(0.537 ns) = 2.655 ns; Loc. = LCFF_X25_Y23_N5; Fanout = 115; REG Node = 'Reset'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.564 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl Reset } "NODE_NAME" } } { "Video_MIPS.vhd" "" { Text "C:/DVD_image/booksoft_fe/DE2/CHAP14/Video_MIPS.vhd" 195 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.23 % ) " "Info: Total cell delay = 0.537 ns ( 20.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.118 ns ( 79.77 % ) " "Info: Total interconnect delay = 2.118 ns ( 79.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.655 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl Reset } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "2.655 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl Reset } { 0.000ns 1.091ns 1.027ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.860 ns" { SW8 Reset~86 Reset } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "6.860 ns" { SW8 SW8~combout Reset~86 Reset } { 0.000ns 0.000ns 5.659ns 0.000ns } { 0.000ns 0.842ns 0.275ns 0.084ns } "" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.655 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl Reset } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "2.655 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl Reset } { 0.000ns 1.091ns 1.027ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "Clock_48Mhz Video_blank_out VGA_SYNC:SYNC\|video_on_v 7.287 ns register " "Info: tco from clock \"Clock_48Mhz\" to destination pin \"Video_blank_out\" through register \"VGA_SYNC:SYNC\|video_on_v\" is 7.287 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "Clock_48Mhz video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 -2.358 ns + " "Info: + Offset between input clock \"Clock_48Mhz\" and output clock \"video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0\" is -2.358 ns" {  } { { "Video_MIPS.vhd" "" { Text "C:/DVD_image/booksoft_fe/DE2/CHAP14/Video_MIPS.vhd" 106 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/71sp1/quartus/libraries/megafunctions/altpll.tdf" 880 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 source 2.669 ns + Longest register " "Info: + Longest clock path from clock \"video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0\" to source register is 2.669 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71sp1/quartus/libraries/megafunctions/altpll.tdf" 880 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 134 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 134; COMB Node = 'video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71sp1/quartus/libraries/megafunctions/altpll.tdf" 880 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.041 ns) + CELL(0.537 ns) 2.669 ns VGA_SYNC:SYNC\|video_on_v 3 REG LCFF_X28_Y17_N1 1 " "Info: 3: + IC(1.041 ns) + CELL(0.537 ns) = 2.669 ns; Loc. = LCFF_X28_Y17_N1; Fanout = 1; REG Node = 'VGA_SYNC:SYNC\|video_on_v'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.578 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl VGA_SYNC:SYNC|video_on_v } "NODE_NAME" } } { "VGA_SYNC.VHD" "" { Text "C:/DVD_image/booksoft_fe/DE2/CHAP14/VGA_SYNC.VHD" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.12 % ) " "Info: Total cell delay = 0.537 ns ( 20.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.132 ns ( 79.88 % ) " "Info: Total interconnect delay = 2.132 ns ( 79.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.669 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl VGA_SYNC:SYNC|video_on_v } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "2.669 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl VGA_SYNC:SYNC|video_on_v } { 0.000ns 1.091ns 1.041ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "VGA_SYNC.VHD" "" { Text "C:/DVD_image/booksoft_fe/DE2/CHAP14/VGA_SYNC.VHD" 20 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.726 ns + Longest register pin " "Info: + Longest register to pin delay is 6.726 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VGA_SYNC:SYNC\|video_on_v 1 REG LCFF_X28_Y17_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X28_Y17_N1; Fanout = 1; REG Node = 'VGA_SYNC:SYNC\|video_on_v'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_SYNC:SYNC|video_on_v } "NODE_NAME" } } { "VGA_SYNC.VHD" "" { Text "C:/DVD_image/booksoft_fe/DE2/CHAP14/VGA_SYNC.VHD" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.516 ns) + CELL(0.419 ns) 0.935 ns VGA_SYNC:SYNC\|video_blank_out 2 COMB LCCOMB_X27_Y17_N4 3 " "Info: 2: + IC(0.516 ns) + CELL(0.419 ns) = 0.935 ns; Loc. = LCCOMB_X27_Y17_N4; Fanout = 3; COMB Node = 'VGA_SYNC:SYNC\|video_blank_out'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.935 ns" { VGA_SYNC:SYNC|video_on_v VGA_SYNC:SYNC|video_blank_out } "NODE_NAME" } } { "VGA_SYNC.VHD" "" { Text "C:/DVD_image/booksoft_fe/DE2/CHAP14/VGA_SYNC.VHD" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.993 ns) + CELL(2.798 ns) 6.726 ns Video_blank_out 3 PIN PIN_D6 0 " "Info: 3: + IC(2.993 ns) + CELL(2.798 ns) = 6.726 ns; Loc. = PIN_D6; Fanout = 0; PIN Node = 'Video_blank_out'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.791 ns" { VGA_SYNC:SYNC|video_blank_out Video_blank_out } "NODE_NAME" } } { "Video_MIPS.vhd" "" { Text "C:/DVD_image/booksoft_fe/DE2/CHAP14/Video_MIPS.vhd" 109 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.217 ns ( 47.83 % ) " "Info: Total cell delay = 3.217 ns ( 47.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.509 ns ( 52.17 % ) " "Info: Total interconnect delay = 3.509 ns ( 52.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.726 ns" { VGA_SYNC:SYNC|video_on_v VGA_SYNC:SYNC|video_blank_out Video_blank_out } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "6.726 ns" { VGA_SYNC:SYNC|video_on_v VGA_SYNC:SYNC|video_blank_out Video_blank_out } { 0.000ns 0.516ns 2.993ns } { 0.000ns 0.419ns 2.798ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.669 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl VGA_SYNC:SYNC|video_on_v } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "2.669 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl VGA_SYNC:SYNC|video_on_v } { 0.000ns 1.091ns 1.041ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.726 ns" { VGA_SYNC:SYNC|video_on_v VGA_SYNC:SYNC|video_blank_out Video_blank_out } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "6.726 ns" { VGA_SYNC:SYNC|video_on_v VGA_SYNC:SYNC|video_blank_out Video_blank_out } { 0.000ns 0.516ns 2.993ns } { 0.000ns 0.419ns 2.798ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "switch_sync\[2\] DIPSwitch_3 Clock_48Mhz -1.949 ns register " "Info: th for register \"switch_sync\[2\]\" (data pin = \"DIPSwitch_3\", clock pin = \"Clock_48Mhz\") is -1.949 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "Clock_48Mhz video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 -2.358 ns + " "Info: + Offset between input clock \"Clock_48Mhz\" and output clock \"video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0\" is -2.358 ns" {  } { { "Video_MIPS.vhd" "" { Text "C:/DVD_image/booksoft_fe/DE2/CHAP14/Video_MIPS.vhd" 106 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/71sp1/quartus/libraries/megafunctions/altpll.tdf" 880 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 destination 2.658 ns + Longest register " "Info: + Longest clock path from clock \"video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0\" to destination register is 2.658 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71sp1/quartus/libraries/megafunctions/altpll.tdf" 880 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 134 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 134; COMB Node = 'video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71sp1/quartus/libraries/megafunctions/altpll.tdf" 880 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.030 ns) + CELL(0.537 ns) 2.658 ns switch_sync\[2\] 3 REG LCFF_X43_Y18_N17 1 " "Info: 3: + IC(1.030 ns) + CELL(0.537 ns) = 2.658 ns; Loc. = LCFF_X43_Y18_N17; Fanout = 1; REG Node = 'switch_sync\[2\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.567 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl switch_sync[2] } "NODE_NAME" } } { "Video_MIPS.vhd" "" { Text "C:/DVD_image/booksoft_fe/DE2/CHAP14/Video_MIPS.vhd" 604 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.20 % ) " "Info: Total cell delay = 0.537 ns ( 20.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.121 ns ( 79.80 % ) " "Info: Total interconnect delay = 2.121 ns ( 79.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.658 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl switch_sync[2] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "2.658 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl switch_sync[2] } { 0.000ns 1.091ns 1.030ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "Video_MIPS.vhd" "" { Text "C:/DVD_image/booksoft_fe/DE2/CHAP14/Video_MIPS.vhd" 604 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.515 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.515 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns DIPSwitch_3 1 PIN PIN_P25 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P25; Fanout = 1; PIN Node = 'DIPSwitch_3'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DIPSwitch_3 } "NODE_NAME" } } { "Video_MIPS.vhd" "" { Text "C:/DVD_image/booksoft_fe/DE2/CHAP14/Video_MIPS.vhd" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.283 ns) + CELL(0.149 ns) 2.431 ns switch_sync\[2\]~feeder 2 COMB LCCOMB_X43_Y18_N16 1 " "Info: 2: + IC(1.283 ns) + CELL(0.149 ns) = 2.431 ns; Loc. = LCCOMB_X43_Y18_N16; Fanout = 1; COMB Node = 'switch_sync\[2\]~feeder'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.432 ns" { DIPSwitch_3 switch_sync[2]~feeder } "NODE_NAME" } } { "Video_MIPS.vhd" "" { Text "C:/DVD_image/booksoft_fe/DE2/CHAP14/Video_MIPS.vhd" 604 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.515 ns switch_sync\[2\] 3 REG LCFF_X43_Y18_N17 1 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.515 ns; Loc. = LCFF_X43_Y18_N17; Fanout = 1; REG Node = 'switch_sync\[2\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { switch_sync[2]~feeder switch_sync[2] } "NODE_NAME" } } { "Video_MIPS.vhd" "" { Text "C:/DVD_image/booksoft_fe/DE2/CHAP14/Video_MIPS.vhd" 604 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.232 ns ( 48.99 % ) " "Info: Total cell delay = 1.232 ns ( 48.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.283 ns ( 51.01 % ) " "Info: Total interconnect delay = 1.283 ns ( 51.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.515 ns" { DIPSwitch_3 switch_sync[2]~feeder switch_sync[2] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "2.515 ns" { DIPSwitch_3 DIPSwitch_3~combout switch_sync[2]~feeder switch_sync[2] } { 0.000ns 0.000ns 1.283ns 0.000ns } { 0.000ns 0.999ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.658 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl switch_sync[2] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "2.658 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl switch_sync[2] } { 0.000ns 1.091ns 1.030ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.515 ns" { DIPSwitch_3 switch_sync[2]~feeder switch_sync[2] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "2.515 ns" { DIPSwitch_3 DIPSwitch_3~combout switch_sync[2]~feeder switch_sync[2] } { 0.000ns 0.000ns 1.283ns 0.000ns } { 0.000ns 0.999ns 0.149ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITAN_REQUIREMENTS_MET_SLOW" "" "Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details." {  } {  } 0 0 "All timing requirements were met for slow timing model timing analysis. See Report window for more details." 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "142 " "Info: Allocated 142 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 23 13:11:30 2007 " "Info: Processing ended: Mon Jul 23 13:11:30 2007" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Info: Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
