/home/lj/riscv_soc/sims/verdi/soc_tb.v
/home/lj/riscv_soc/src/defines.v
/home/lj/riscv_soc/src/soc/core/bus.v
/home/lj/riscv_soc/src/soc/core/clint.v
/home/lj/riscv_soc/src/soc/core/core_top.v
/home/lj/riscv_soc/src/soc/core/csr_reg.v
/home/lj/riscv_soc/src/soc/core/ctrl.v
/home/lj/riscv_soc/src/soc/core/div.v
/home/lj/riscv_soc/src/soc/core/ex.v
/home/lj/riscv_soc/src/soc/core/gen_dff.v
/home/lj/riscv_soc/src/soc/core/id.v
/home/lj/riscv_soc/src/soc/core/id_ex.v
/home/lj/riscv_soc/src/soc/core/if.v
/home/lj/riscv_soc/src/soc/core/if_id.v
/home/lj/riscv_soc/src/soc/core/regs.v
/home/lj/riscv_soc/src/soc/jtag/full_handshake_rx.v
/home/lj/riscv_soc/src/soc/jtag/full_handshake_tx.v
/home/lj/riscv_soc/src/soc/jtag/jtag_dm.v
/home/lj/riscv_soc/src/soc/jtag/jtag_driver.v
/home/lj/riscv_soc/src/soc/jtag/jtag_top.v
/home/lj/riscv_soc/src/soc/peripherals/ram.v
/home/lj/riscv_soc/src/soc/peripherals/rom.v
/home/lj/riscv_soc/src/soc/soc_top.v
