// Seed: 2194856450
module module_0 (
    input tri1 id_0,
    input tri1 id_1,
    input wor id_2,
    output wand id_3,
    input wand id_4,
    output uwire id_5,
    input wand id_6,
    input supply0 id_7,
    output tri id_8,
    output supply1 id_9,
    input tri1 id_10,
    input supply1 id_11,
    output supply1 id_12,
    input wire id_13,
    output wand id_14,
    input supply1 id_15,
    output tri id_16,
    output supply1 id_17,
    output wand id_18,
    input wor id_19,
    output tri1 id_20,
    input uwire id_21,
    input tri1 id_22,
    input tri id_23,
    output uwire id_24,
    input tri id_25,
    input supply1 id_26,
    input wire id_27,
    input supply1 id_28,
    input tri0 id_29,
    input uwire id_30,
    input uwire id_31,
    input tri1 id_32,
    input supply1 id_33,
    input wand id_34,
    input supply0 id_35,
    output tri id_36,
    input tri id_37,
    output supply1 id_38,
    input supply0 id_39
    , id_51,
    input uwire id_40,
    input uwire id_41,
    input uwire id_42,
    input supply0 id_43,
    output tri1 id_44,
    output wor id_45,
    input wire id_46,
    input wire id_47,
    input uwire id_48,
    output supply1 id_49
);
  logic id_52, id_53, id_54, id_55;
  wire id_56;
  assign module_1.id_28 = 0;
endmodule
module module_1 (
    input supply0 id_0,
    output tri id_1,
    input supply1 id_2,
    output tri id_3,
    output wor id_4,
    input supply0 id_5,
    input tri1 id_6,
    input tri id_7,
    output tri1 id_8,
    input wire id_9,
    input tri id_10,
    output uwire id_11,
    output tri0 id_12,
    output wand id_13,
    input tri id_14,
    input wor id_15,
    output uwire id_16,
    input tri0 id_17,
    input wand id_18,
    output supply0 id_19,
    input tri0 id_20,
    output supply1 id_21,
    input supply1 id_22,
    input uwire id_23,
    input uwire id_24,
    input uwire id_25,
    output tri1 id_26,
    input uwire id_27,
    input tri id_28,
    output tri1 id_29,
    output supply0 id_30,
    output tri id_31,
    input tri id_32,
    output supply0 id_33,
    input tri0 id_34,
    output uwire id_35
);
  wire id_37;
  ;
  module_0 modCall_1 (
      id_18,
      id_34,
      id_24,
      id_21,
      id_14,
      id_13,
      id_10,
      id_28,
      id_29,
      id_1,
      id_7,
      id_27,
      id_35,
      id_24,
      id_1,
      id_23,
      id_31,
      id_29,
      id_33,
      id_20,
      id_3,
      id_34,
      id_9,
      id_23,
      id_3,
      id_25,
      id_7,
      id_10,
      id_14,
      id_2,
      id_2,
      id_25,
      id_14,
      id_9,
      id_27,
      id_32,
      id_33,
      id_24,
      id_19,
      id_18,
      id_32,
      id_27,
      id_25,
      id_20,
      id_26,
      id_8,
      id_6,
      id_2,
      id_32,
      id_29
  );
  wire id_38;
  ;
endmodule
