<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.18"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Portapack-Carnage: firmware/chibios/os/hal/platforms/STM32F30x/hal_lld.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Portapack-Carnage
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.18 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_d9edf6c004b4a7ff14fe9ae7a92214ee.html">firmware</a></li><li class="navelem"><a class="el" href="dir_21a48cc84fab37df13f3d66c9e3784e7.html">chibios</a></li><li class="navelem"><a class="el" href="dir_9cd46e37c9b5ff49bb4c3562e3d00204.html">os</a></li><li class="navelem"><a class="el" href="dir_ef0a6b7d63c1f4e6004e5ea956b42934.html">hal</a></li><li class="navelem"><a class="el" href="dir_8cdcfaf9c6bf82c091f53d562f90f3fd.html">platforms</a></li><li class="navelem"><a class="el" href="dir_0f1ae6bd4850e1e0e42dfb83c3a37903.html">STM32F30x</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">hal_lld.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>STM32F30x HAL subsystem low level driver header.  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &quot;<a class="el" href="stm32_8h_source.html">stm32.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="STM32F30x_2stm32__registry_8h_source.html">stm32_registry.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="STM32F30x_2stm32__isr_8h_source.html">stm32_isr.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="STM32F30x_2stm32__dma_8h_source.html">stm32_dma.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="STM32F30x_2stm32__rcc_8h_source.html">stm32_rcc.h</a>&quot;</code><br />
</div><div class="textblock"><div class="dynheader">
Include dependency graph for hal_lld.h:</div>
<div class="dyncontent">
<div class="center"><img src="chibios_2os_2hal_2platforms_2STM32F30x_2hal__lld_8h__incl.png" border="0" usemap="#firmware_2chibios_2os_2hal_2platforms_2STM32F30x_2hal__lld_8h" alt=""/></div>
<map name="firmware_2chibios_2os_2hal_2platforms_2STM32F30x_2hal__lld_8h" id="firmware_2chibios_2os_2hal_2platforms_2STM32F30x_2hal__lld_8h">
<area shape="rect" title="STM32F30x HAL subsystem low level driver header." alt="" coords="211,5,405,61"/>
<area shape="rect" href="stm32_8h.html" title="STM32 common header." alt="" coords="5,109,80,136"/>
<area shape="rect" href="STM32F30x_2stm32__registry_8h.html" title="STM32F30x capabilities registry." alt="" coords="104,109,235,136"/>
<area shape="rect" href="STM32F30x_2stm32__isr_8h.html" title="ISR remapper driver header." alt="" coords="259,109,357,136"/>
<area shape="rect" href="STM32F30x_2stm32__dma_8h.html" title="DMA helper driver header." alt="" coords="382,109,493,136"/>
<area shape="rect" href="STM32F30x_2stm32__rcc_8h.html" title="RCC helper driver header." alt="" coords="517,109,619,136"/>
</map>
</div>
</div>
<p><a href="chibios_2os_2hal_2platforms_2STM32F30x_2hal__lld_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gab9381cecf5d8ee734b286623300f5740"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#gab9381cecf5d8ee734b286623300f5740">HAL_IMPLEMENTS_COUNTERS</a>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="memdesc:gab9381cecf5d8ee734b286623300f5740"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the support for realtime counters in the HAL. <br /></td></tr>
<tr class="separator:gab9381cecf5d8ee734b286623300f5740"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50581c0af9cad3a47d3a72476236a810"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga50581c0af9cad3a47d3a72476236a810">STM32_ACTIVATE_PLL</a>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="memdesc:ga50581c0af9cad3a47d3a72476236a810"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="structPLL.html">PLL</a> activation flag. <br /></td></tr>
<tr class="separator:ga50581c0af9cad3a47d3a72476236a810"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c64daa46b66a04e796cca844423b41c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_PREDIV</b>&#160;&#160;&#160;((<a class="el" href="group__HAL_ga6a1dc0d1f404db00250eee320ee70b60.html#ga6a1dc0d1f404db00250eee320ee70b60">STM32_PREDIV_VALUE</a> - 1) &lt;&lt; 0)</td></tr>
<tr class="separator:ga0c64daa46b66a04e796cca844423b41c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9889ca83d58a738f5758b4c300433f2a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga9889ca83d58a738f5758b4c300433f2a">STM32_PLLMUL</a>&#160;&#160;&#160;((<a class="el" href="group__HAL_ga0015fc8f73017358a7025ba57a265a11.html#ga0015fc8f73017358a7025ba57a265a11">STM32_PLLMUL_VALUE</a> - 2) &lt;&lt; 18)</td></tr>
<tr class="memdesc:ga9889ca83d58a738f5758b4c300433f2a"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLLMUL field. <br /></td></tr>
<tr class="separator:ga9889ca83d58a738f5758b4c300433f2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b32be6543b6d55b0505288f268ddbe1"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga0b32be6543b6d55b0505288f268ddbe1">STM32_PLLCLKIN</a>&#160;&#160;&#160;(STM32_HSECLK / <a class="el" href="group__HAL_ga6a1dc0d1f404db00250eee320ee70b60.html#ga6a1dc0d1f404db00250eee320ee70b60">STM32_PREDIV_VALUE</a>)</td></tr>
<tr class="memdesc:ga0b32be6543b6d55b0505288f268ddbe1"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="structPLL.html">PLL</a> input clock frequency. <br /></td></tr>
<tr class="separator:ga0b32be6543b6d55b0505288f268ddbe1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga551b4e93d2b76245c4b912ebfc54f9f3"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga551b4e93d2b76245c4b912ebfc54f9f3">STM32_PLLCLKOUT</a>&#160;&#160;&#160;(<a class="el" href="group__HAL.html#ga0b32be6543b6d55b0505288f268ddbe1">STM32_PLLCLKIN</a> * <a class="el" href="group__HAL_ga0015fc8f73017358a7025ba57a265a11.html#ga0015fc8f73017358a7025ba57a265a11">STM32_PLLMUL_VALUE</a>)</td></tr>
<tr class="memdesc:ga551b4e93d2b76245c4b912ebfc54f9f3"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="structPLL.html">PLL</a> output clock frequency. <br /></td></tr>
<tr class="separator:ga551b4e93d2b76245c4b912ebfc54f9f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81594f71c9bc1c1fde4e5207e5133777"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga81594f71c9bc1c1fde4e5207e5133777">STM32_SYSCLK</a>&#160;&#160;&#160;<a class="el" href="group__HAL.html#ga551b4e93d2b76245c4b912ebfc54f9f3">STM32_PLLCLKOUT</a></td></tr>
<tr class="memdesc:ga81594f71c9bc1c1fde4e5207e5133777"><td class="mdescLeft">&#160;</td><td class="mdescRight">System clock source. <br /></td></tr>
<tr class="separator:ga81594f71c9bc1c1fde4e5207e5133777"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga918128f20df10ac68bd73605007bccf1"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga918128f20df10ac68bd73605007bccf1">STM32_HCLK</a>&#160;&#160;&#160;(<a class="el" href="group__HAL.html#ga81594f71c9bc1c1fde4e5207e5133777">STM32_SYSCLK</a> / 1)</td></tr>
<tr class="memdesc:ga918128f20df10ac68bd73605007bccf1"><td class="mdescLeft">&#160;</td><td class="mdescRight">AHB frequency. <br /></td></tr>
<tr class="separator:ga918128f20df10ac68bd73605007bccf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79d8b0164de9c4437da78024b0ed94cb"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga79d8b0164de9c4437da78024b0ed94cb">STM32_PCLK1</a>&#160;&#160;&#160;(<a class="el" href="group__HAL.html#ga918128f20df10ac68bd73605007bccf1">STM32_HCLK</a> / 2)</td></tr>
<tr class="memdesc:ga79d8b0164de9c4437da78024b0ed94cb"><td class="mdescLeft">&#160;</td><td class="mdescRight">APB1 frequency. <br /></td></tr>
<tr class="separator:ga79d8b0164de9c4437da78024b0ed94cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a19a811dd0dadfed94695a579997cec"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga2a19a811dd0dadfed94695a579997cec">STM32_PCLK2</a>&#160;&#160;&#160;(<a class="el" href="group__HAL.html#ga918128f20df10ac68bd73605007bccf1">STM32_HCLK</a> / 2)</td></tr>
<tr class="memdesc:ga2a19a811dd0dadfed94695a579997cec"><td class="mdescLeft">&#160;</td><td class="mdescRight">APB2 frequency. <br /></td></tr>
<tr class="separator:ga2a19a811dd0dadfed94695a579997cec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0fe3df90a74776d29cc824a0e24069b5"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga0fe3df90a74776d29cc824a0e24069b5">STM32_RTCCLK</a>&#160;&#160;&#160;<a class="el" href="group__HAL_ga90421650b988332462db9a08815efb6f.html#ga90421650b988332462db9a08815efb6f">STM32_LSICLK</a></td></tr>
<tr class="memdesc:ga0fe3df90a74776d29cc824a0e24069b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">RTC clock. <br /></td></tr>
<tr class="separator:ga0fe3df90a74776d29cc824a0e24069b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd9740596f9f02fa3948be0c39fb822d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#gacd9740596f9f02fa3948be0c39fb822d">STM32_ADC12CLK</a>&#160;&#160;&#160;(<a class="el" href="group__HAL.html#ga551b4e93d2b76245c4b912ebfc54f9f3">STM32_PLLCLKOUT</a> / 1)</td></tr>
<tr class="memdesc:gacd9740596f9f02fa3948be0c39fb822d"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC12 frequency. <br /></td></tr>
<tr class="separator:gacd9740596f9f02fa3948be0c39fb822d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f6e0ecf8cdd5ec688ac7c72a5a9a103"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga6f6e0ecf8cdd5ec688ac7c72a5a9a103">STM32_ADC34CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga6f6e0ecf8cdd5ec688ac7c72a5a9a103"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC34 frequency. <br /></td></tr>
<tr class="separator:ga6f6e0ecf8cdd5ec688ac7c72a5a9a103"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1e18a924241283e72511043775df1b8"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#gae1e18a924241283e72511043775df1b8">STM32_I2C1CLK</a>&#160;&#160;&#160;<a class="el" href="group__HAL.html#ga81594f71c9bc1c1fde4e5207e5133777">STM32_SYSCLK</a></td></tr>
<tr class="memdesc:gae1e18a924241283e72511043775df1b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C1 frequency. <br /></td></tr>
<tr class="separator:gae1e18a924241283e72511043775df1b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc3e20b03544809a0e3720e8a2cea969"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#gadc3e20b03544809a0e3720e8a2cea969">STM32_I2C2CLK</a>&#160;&#160;&#160;<a class="el" href="group__HAL.html#ga81594f71c9bc1c1fde4e5207e5133777">STM32_SYSCLK</a></td></tr>
<tr class="memdesc:gadc3e20b03544809a0e3720e8a2cea969"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C2 frequency. <br /></td></tr>
<tr class="separator:gadc3e20b03544809a0e3720e8a2cea969"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92b746ea192640e5cac70127eef7d006"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga92b746ea192640e5cac70127eef7d006">STM32_USART1CLK</a>&#160;&#160;&#160;<a class="el" href="group__HAL.html#ga2a19a811dd0dadfed94695a579997cec">STM32_PCLK2</a></td></tr>
<tr class="memdesc:ga92b746ea192640e5cac70127eef7d006"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART1 frequency. <br /></td></tr>
<tr class="separator:ga92b746ea192640e5cac70127eef7d006"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8002bfd28b177fc0be56473091629ca3"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga8002bfd28b177fc0be56473091629ca3">STM32_USART2CLK</a>&#160;&#160;&#160;<a class="el" href="group__HAL.html#ga79d8b0164de9c4437da78024b0ed94cb">STM32_PCLK1</a></td></tr>
<tr class="memdesc:ga8002bfd28b177fc0be56473091629ca3"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART2 frequency. <br /></td></tr>
<tr class="separator:ga8002bfd28b177fc0be56473091629ca3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaebb75492d01938ec3417e01aadb52e5"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#gaaebb75492d01938ec3417e01aadb52e5">STM32_USART3CLK</a>&#160;&#160;&#160;<a class="el" href="group__HAL.html#ga79d8b0164de9c4437da78024b0ed94cb">STM32_PCLK1</a></td></tr>
<tr class="memdesc:gaaebb75492d01938ec3417e01aadb52e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART3 frequency. <br /></td></tr>
<tr class="separator:gaaebb75492d01938ec3417e01aadb52e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5160476b3a17c010b53f0b74e5bb4fed"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga5160476b3a17c010b53f0b74e5bb4fed">STM32_UART4CLK</a>&#160;&#160;&#160;<a class="el" href="group__HAL.html#ga79d8b0164de9c4437da78024b0ed94cb">STM32_PCLK1</a></td></tr>
<tr class="memdesc:ga5160476b3a17c010b53f0b74e5bb4fed"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART4 frequency. <br /></td></tr>
<tr class="separator:ga5160476b3a17c010b53f0b74e5bb4fed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6691c818c1e0a2a37ee1ce9eeaff3dfa"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga6691c818c1e0a2a37ee1ce9eeaff3dfa">STM32_UART5CLK</a>&#160;&#160;&#160;<a class="el" href="group__HAL.html#ga79d8b0164de9c4437da78024b0ed94cb">STM32_PCLK1</a></td></tr>
<tr class="memdesc:ga6691c818c1e0a2a37ee1ce9eeaff3dfa"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART5 frequency. <br /></td></tr>
<tr class="separator:ga6691c818c1e0a2a37ee1ce9eeaff3dfa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5dcf8fe7535c12463a02c5fca3e34c3e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga5dcf8fe7535c12463a02c5fca3e34c3e">STM32_TIM1CLK</a>&#160;&#160;&#160;(<a class="el" href="group__HAL.html#ga2a19a811dd0dadfed94695a579997cec">STM32_PCLK2</a> * 2)</td></tr>
<tr class="memdesc:ga5dcf8fe7535c12463a02c5fca3e34c3e"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 frequency. <br /></td></tr>
<tr class="separator:ga5dcf8fe7535c12463a02c5fca3e34c3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga016c7e4e139db09a247107bb0583960b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga016c7e4e139db09a247107bb0583960b">STM32_TIM8CLK</a>&#160;&#160;&#160;(<a class="el" href="group__HAL.html#ga2a19a811dd0dadfed94695a579997cec">STM32_PCLK2</a> * 2)</td></tr>
<tr class="memdesc:ga016c7e4e139db09a247107bb0583960b"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM8 frequency. <br /></td></tr>
<tr class="separator:ga016c7e4e139db09a247107bb0583960b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d53f5e948e73dc86013349c17f742f3"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga8d53f5e948e73dc86013349c17f742f3">STM32_TIMCLK1</a>&#160;&#160;&#160;(<a class="el" href="group__HAL.html#ga79d8b0164de9c4437da78024b0ed94cb">STM32_PCLK1</a> * 2)</td></tr>
<tr class="memdesc:ga8d53f5e948e73dc86013349c17f742f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timers 2, 3, 4, 6, 7 frequency. <br /></td></tr>
<tr class="separator:ga8d53f5e948e73dc86013349c17f742f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacacec831f4aa8037c710ab56c7a73686"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#gacacec831f4aa8037c710ab56c7a73686">STM32_TIMCLK2</a>&#160;&#160;&#160;(<a class="el" href="group__HAL.html#ga2a19a811dd0dadfed94695a579997cec">STM32_PCLK2</a> * 2)</td></tr>
<tr class="memdesc:gacacec831f4aa8037c710ab56c7a73686"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timers 1, 8, 15, 16, 17 frequency. <br /></td></tr>
<tr class="separator:gacacec831f4aa8037c710ab56c7a73686"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f9855fb229637f68a7909d94630073d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga1f9855fb229637f68a7909d94630073d">STM32_USBCLK</a>&#160;&#160;&#160;((<a class="el" href="group__HAL.html#ga551b4e93d2b76245c4b912ebfc54f9f3">STM32_PLLCLKOUT</a> * 2) / 3)</td></tr>
<tr class="memdesc:ga1f9855fb229637f68a7909d94630073d"><td class="mdescLeft">&#160;</td><td class="mdescRight">USB frequency. <br /></td></tr>
<tr class="separator:ga1f9855fb229637f68a7909d94630073d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59b3885d4e2a3f63cfeb9ae58b6da563"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga59b3885d4e2a3f63cfeb9ae58b6da563">STM32_FLASHBITS</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr class="memdesc:ga59b3885d4e2a3f63cfeb9ae58b6da563"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flash settings. <br /></td></tr>
<tr class="separator:ga59b3885d4e2a3f63cfeb9ae58b6da563"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b58144c58561ea2698a000ee077f15a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga0b58144c58561ea2698a000ee077f15a.html#ga0b58144c58561ea2698a000ee077f15a">hal_lld_get_counter_value</a>()&#160;&#160;&#160;DWT_CYCCNT</td></tr>
<tr class="memdesc:ga0b58144c58561ea2698a000ee077f15a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the current value of the system free running counter.  <a href="group__HAL_ga0b58144c58561ea2698a000ee077f15a.html#ga0b58144c58561ea2698a000ee077f15a">More...</a><br /></td></tr>
<tr class="separator:ga0b58144c58561ea2698a000ee077f15a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6736dc08fce519d8aa265d68cf8d2619"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga6736dc08fce519d8aa265d68cf8d2619.html#ga6736dc08fce519d8aa265d68cf8d2619">hal_lld_get_counter_frequency</a>()&#160;&#160;&#160;<a class="el" href="group__HAL.html#ga918128f20df10ac68bd73605007bccf1">STM32_HCLK</a></td></tr>
<tr class="memdesc:ga6736dc08fce519d8aa265d68cf8d2619"><td class="mdescLeft">&#160;</td><td class="mdescRight">Realtime counter frequency.  <a href="group__HAL_ga6736dc08fce519d8aa265d68cf8d2619.html#ga6736dc08fce519d8aa265d68cf8d2619">More...</a><br /></td></tr>
<tr class="separator:ga6736dc08fce519d8aa265d68cf8d2619"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Platform identification</div></td></tr>
<tr class="memitem:gaa4688daf0f1e6dda714351a6e5a394c2"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PLATFORM_NAME</b>&#160;&#160;&#160;&quot;STM32F30x Analog &amp; DSP&quot;</td></tr>
<tr class="separator:gaa4688daf0f1e6dda714351a6e5a394c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Absolute Maximum Ratings</div></td></tr>
<tr class="memitem:ga39bc63c812ed1405e2c6332bad22a73e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga39bc63c812ed1405e2c6332bad22a73e">STM32_SYSCLK_MAX</a>&#160;&#160;&#160;72000000</td></tr>
<tr class="memdesc:ga39bc63c812ed1405e2c6332bad22a73e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum system clock frequency. <br /></td></tr>
<tr class="separator:ga39bc63c812ed1405e2c6332bad22a73e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f81c871091f06bf48c8f114f6263858"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga7f81c871091f06bf48c8f114f6263858">STM32_HSECLK_MAX</a>&#160;&#160;&#160;32000000</td></tr>
<tr class="memdesc:ga7f81c871091f06bf48c8f114f6263858"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum HSE clock frequency. <br /></td></tr>
<tr class="separator:ga7f81c871091f06bf48c8f114f6263858"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaabcf6716bb0e679b2078a58356f8aba7"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#gaabcf6716bb0e679b2078a58356f8aba7">STM32_HSECLK_MIN</a>&#160;&#160;&#160;1000000</td></tr>
<tr class="memdesc:gaabcf6716bb0e679b2078a58356f8aba7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Minimum HSE clock frequency. <br /></td></tr>
<tr class="separator:gaabcf6716bb0e679b2078a58356f8aba7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90a027752339c87b502e7638a7493f67"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga90a027752339c87b502e7638a7493f67">STM32_LSECLK_MAX</a>&#160;&#160;&#160;1000000</td></tr>
<tr class="memdesc:ga90a027752339c87b502e7638a7493f67"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum LSE clock frequency. <br /></td></tr>
<tr class="separator:ga90a027752339c87b502e7638a7493f67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabeb1177abf2f0276e02501c1bef3d14c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#gabeb1177abf2f0276e02501c1bef3d14c">STM32_LSECLK_MIN</a>&#160;&#160;&#160;32768</td></tr>
<tr class="memdesc:gabeb1177abf2f0276e02501c1bef3d14c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Minimum LSE clock frequency. <br /></td></tr>
<tr class="separator:gabeb1177abf2f0276e02501c1bef3d14c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47dbb0ce2f64ec0c7f5d3558a05c7d42"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga47dbb0ce2f64ec0c7f5d3558a05c7d42">STM32_PLLIN_MAX</a>&#160;&#160;&#160;24000000</td></tr>
<tr class="memdesc:ga47dbb0ce2f64ec0c7f5d3558a05c7d42"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum PLLs input clock frequency. <br /></td></tr>
<tr class="separator:ga47dbb0ce2f64ec0c7f5d3558a05c7d42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4556809a4709cae1ea664f6ab024a8b8"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga4556809a4709cae1ea664f6ab024a8b8">STM32_PLLIN_MIN</a>&#160;&#160;&#160;1000000</td></tr>
<tr class="memdesc:ga4556809a4709cae1ea664f6ab024a8b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Minimum PLLs input clock frequency. <br /></td></tr>
<tr class="separator:ga4556809a4709cae1ea664f6ab024a8b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79d72768a9926c488eae311ec9df13b9"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga79d72768a9926c488eae311ec9df13b9">STM32_PLLOUT_MAX</a>&#160;&#160;&#160;72000000</td></tr>
<tr class="memdesc:ga79d72768a9926c488eae311ec9df13b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum <a class="el" href="structPLL.html">PLL</a> output clock frequency. <br /></td></tr>
<tr class="separator:ga79d72768a9926c488eae311ec9df13b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca3573921a349a7bd2fe4255873cd5e6"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#gaca3573921a349a7bd2fe4255873cd5e6">STM32_PLLOUT_MIN</a>&#160;&#160;&#160;16000000</td></tr>
<tr class="memdesc:gaca3573921a349a7bd2fe4255873cd5e6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum <a class="el" href="structPLL.html">PLL</a> output clock frequency. <br /></td></tr>
<tr class="separator:gaca3573921a349a7bd2fe4255873cd5e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4828e5c08bf22ef117bc69d76b20cf4"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#gae4828e5c08bf22ef117bc69d76b20cf4">STM32_PCLK1_MAX</a>&#160;&#160;&#160;36000000</td></tr>
<tr class="memdesc:gae4828e5c08bf22ef117bc69d76b20cf4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum APB1 clock frequency. <br /></td></tr>
<tr class="separator:gae4828e5c08bf22ef117bc69d76b20cf4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb4f27c65fb8a5b3271f89adb6ee95bf"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#gabb4f27c65fb8a5b3271f89adb6ee95bf">STM32_PCLK2_MAX</a>&#160;&#160;&#160;72000000</td></tr>
<tr class="memdesc:gabb4f27c65fb8a5b3271f89adb6ee95bf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum APB2 clock frequency. <br /></td></tr>
<tr class="separator:gabb4f27c65fb8a5b3271f89adb6ee95bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65bc862d854e0ebe1b8dc0426fa37351"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga65bc862d854e0ebe1b8dc0426fa37351">STM32_ADCCLK_MAX</a>&#160;&#160;&#160;72000000</td></tr>
<tr class="memdesc:ga65bc862d854e0ebe1b8dc0426fa37351"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum ADC clock frequency. <br /></td></tr>
<tr class="separator:ga65bc862d854e0ebe1b8dc0426fa37351"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Internal clock sources</div></td></tr>
<tr class="memitem:ga65c12bc7160ab579eaeee40ec2915110"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga65c12bc7160ab579eaeee40ec2915110.html#ga65c12bc7160ab579eaeee40ec2915110">STM32_HSICLK</a>&#160;&#160;&#160;8000000</td></tr>
<tr class="separator:ga65c12bc7160ab579eaeee40ec2915110"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90421650b988332462db9a08815efb6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga90421650b988332462db9a08815efb6f.html#ga90421650b988332462db9a08815efb6f">STM32_LSICLK</a>&#160;&#160;&#160;40000</td></tr>
<tr class="separator:ga90421650b988332462db9a08815efb6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">PWR_CR register bits definitions</div></td></tr>
<tr class="memitem:ga8a3fb7f63420c5a83de6149a13d6abff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga8a3fb7f63420c5a83de6149a13d6abff.html#ga8a3fb7f63420c5a83de6149a13d6abff">STM32_PLS_MASK</a>&#160;&#160;&#160;(7 &lt;&lt; 5)</td></tr>
<tr class="separator:ga8a3fb7f63420c5a83de6149a13d6abff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga262a564aa849ae91e77bb83e5f0ca007"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga262a564aa849ae91e77bb83e5f0ca007.html#ga262a564aa849ae91e77bb83e5f0ca007">STM32_PLS_LEV0</a>&#160;&#160;&#160;(0 &lt;&lt; 5)</td></tr>
<tr class="separator:ga262a564aa849ae91e77bb83e5f0ca007"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee5c37d9dba7c4d35c17b108da866cb0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gaee5c37d9dba7c4d35c17b108da866cb0.html#gaee5c37d9dba7c4d35c17b108da866cb0">STM32_PLS_LEV1</a>&#160;&#160;&#160;(1 &lt;&lt; 5)</td></tr>
<tr class="separator:gaee5c37d9dba7c4d35c17b108da866cb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb125df0f25ef8b273134bb9367cd503"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gaeb125df0f25ef8b273134bb9367cd503.html#gaeb125df0f25ef8b273134bb9367cd503">STM32_PLS_LEV2</a>&#160;&#160;&#160;(2 &lt;&lt; 5)</td></tr>
<tr class="separator:gaeb125df0f25ef8b273134bb9367cd503"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf35ee6978848e96c2a1110dc67f52f5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gaf35ee6978848e96c2a1110dc67f52f5c.html#gaf35ee6978848e96c2a1110dc67f52f5c">STM32_PLS_LEV3</a>&#160;&#160;&#160;(3 &lt;&lt; 5)</td></tr>
<tr class="separator:gaf35ee6978848e96c2a1110dc67f52f5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f9b9816446be77c75b8fcebd4dfe171"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga3f9b9816446be77c75b8fcebd4dfe171.html#ga3f9b9816446be77c75b8fcebd4dfe171">STM32_PLS_LEV4</a>&#160;&#160;&#160;(4 &lt;&lt; 5)</td></tr>
<tr class="separator:ga3f9b9816446be77c75b8fcebd4dfe171"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ef3a377cdc03bf1a4ddae72aed07011"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga4ef3a377cdc03bf1a4ddae72aed07011.html#ga4ef3a377cdc03bf1a4ddae72aed07011">STM32_PLS_LEV5</a>&#160;&#160;&#160;(5 &lt;&lt; 5)</td></tr>
<tr class="separator:ga4ef3a377cdc03bf1a4ddae72aed07011"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74f2fbbca20cb011857741e6b5fb26c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga74f2fbbca20cb011857741e6b5fb26c5.html#ga74f2fbbca20cb011857741e6b5fb26c5">STM32_PLS_LEV6</a>&#160;&#160;&#160;(6 &lt;&lt; 5)</td></tr>
<tr class="separator:ga74f2fbbca20cb011857741e6b5fb26c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac018edd117f15001f49a546c2ab0b24a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gac018edd117f15001f49a546c2ab0b24a.html#gac018edd117f15001f49a546c2ab0b24a">STM32_PLS_LEV7</a>&#160;&#160;&#160;(7 &lt;&lt; 5)</td></tr>
<tr class="separator:gac018edd117f15001f49a546c2ab0b24a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">RCC_CFGR register bits definitions</div></td></tr>
<tr class="memitem:ga6a49bf4388f3acf15661252b3bb7547b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga6a49bf4388f3acf15661252b3bb7547b.html#ga6a49bf4388f3acf15661252b3bb7547b">STM32_SW_HSI</a>&#160;&#160;&#160;(0 &lt;&lt; 0)</td></tr>
<tr class="separator:ga6a49bf4388f3acf15661252b3bb7547b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5b581bd1ff4fd48fc8c5f093ca776ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gab5b581bd1ff4fd48fc8c5f093ca776ca.html#gab5b581bd1ff4fd48fc8c5f093ca776ca">STM32_SW_HSE</a>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="separator:gab5b581bd1ff4fd48fc8c5f093ca776ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8bc74f08245bf796555d33a86afd9fc4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga8bc74f08245bf796555d33a86afd9fc4.html#ga8bc74f08245bf796555d33a86afd9fc4">STM32_SW_PLL</a>&#160;&#160;&#160;(2 &lt;&lt; 0)</td></tr>
<tr class="separator:ga8bc74f08245bf796555d33a86afd9fc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf2bcd341b2140b7a82ff24b92f6af68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gabf2bcd341b2140b7a82ff24b92f6af68.html#gabf2bcd341b2140b7a82ff24b92f6af68">STM32_HPRE_DIV1</a>&#160;&#160;&#160;(0 &lt;&lt; 4)</td></tr>
<tr class="separator:gabf2bcd341b2140b7a82ff24b92f6af68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6dfcd5149eb88f1681b4defc77f4d8b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga6dfcd5149eb88f1681b4defc77f4d8b2.html#ga6dfcd5149eb88f1681b4defc77f4d8b2">STM32_HPRE_DIV2</a>&#160;&#160;&#160;(8 &lt;&lt; 4)</td></tr>
<tr class="separator:ga6dfcd5149eb88f1681b4defc77f4d8b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb5f7cce4d1b6646f7e48d2784aade1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gaeb5f7cce4d1b6646f7e48d2784aade1c.html#gaeb5f7cce4d1b6646f7e48d2784aade1c">STM32_HPRE_DIV4</a>&#160;&#160;&#160;(9 &lt;&lt; 4)</td></tr>
<tr class="separator:gaeb5f7cce4d1b6646f7e48d2784aade1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa6b23363a848239b048cde5b565e2d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gaaa6b23363a848239b048cde5b565e2d5.html#gaaa6b23363a848239b048cde5b565e2d5">STM32_HPRE_DIV8</a>&#160;&#160;&#160;(10 &lt;&lt; 4)</td></tr>
<tr class="separator:gaaa6b23363a848239b048cde5b565e2d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab6772439c76981e1c1d23bf97ec3910"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gaab6772439c76981e1c1d23bf97ec3910.html#gaab6772439c76981e1c1d23bf97ec3910">STM32_HPRE_DIV16</a>&#160;&#160;&#160;(11 &lt;&lt; 4)</td></tr>
<tr class="separator:gaab6772439c76981e1c1d23bf97ec3910"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga152f3c2eabcc96019194c85bb2f7f2af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga152f3c2eabcc96019194c85bb2f7f2af.html#ga152f3c2eabcc96019194c85bb2f7f2af">STM32_HPRE_DIV64</a>&#160;&#160;&#160;(12 &lt;&lt; 4)</td></tr>
<tr class="separator:ga152f3c2eabcc96019194c85bb2f7f2af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ea1e82317d266fa344d6787f485e991"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga6ea1e82317d266fa344d6787f485e991.html#ga6ea1e82317d266fa344d6787f485e991">STM32_HPRE_DIV128</a>&#160;&#160;&#160;(13 &lt;&lt; 4)</td></tr>
<tr class="separator:ga6ea1e82317d266fa344d6787f485e991"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7099ae3ddeb74537f4a34f1e36730dbe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga7099ae3ddeb74537f4a34f1e36730dbe.html#ga7099ae3ddeb74537f4a34f1e36730dbe">STM32_HPRE_DIV256</a>&#160;&#160;&#160;(14 &lt;&lt; 4)</td></tr>
<tr class="separator:ga7099ae3ddeb74537f4a34f1e36730dbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac6d223ccd51614bd3c8f354b16e4671"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gaac6d223ccd51614bd3c8f354b16e4671.html#gaac6d223ccd51614bd3c8f354b16e4671">STM32_HPRE_DIV512</a>&#160;&#160;&#160;(15 &lt;&lt; 4)</td></tr>
<tr class="separator:gaac6d223ccd51614bd3c8f354b16e4671"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c9ece8fc206039d5723f8016adb789d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga3c9ece8fc206039d5723f8016adb789d.html#ga3c9ece8fc206039d5723f8016adb789d">STM32_PPRE1_DIV1</a>&#160;&#160;&#160;(0 &lt;&lt; 8)</td></tr>
<tr class="separator:ga3c9ece8fc206039d5723f8016adb789d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae205bae3cec6b45723d687bc2b7a4e38"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gae205bae3cec6b45723d687bc2b7a4e38.html#gae205bae3cec6b45723d687bc2b7a4e38">STM32_PPRE1_DIV2</a>&#160;&#160;&#160;(4 &lt;&lt; 8)</td></tr>
<tr class="separator:gae205bae3cec6b45723d687bc2b7a4e38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18b34bc52ebebd209fffb01002b2bc98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga18b34bc52ebebd209fffb01002b2bc98.html#ga18b34bc52ebebd209fffb01002b2bc98">STM32_PPRE1_DIV4</a>&#160;&#160;&#160;(5 &lt;&lt; 8)</td></tr>
<tr class="separator:ga18b34bc52ebebd209fffb01002b2bc98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7b100956dae0246dd9faa0a54010b17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gab7b100956dae0246dd9faa0a54010b17.html#gab7b100956dae0246dd9faa0a54010b17">STM32_PPRE1_DIV8</a>&#160;&#160;&#160;(6 &lt;&lt; 8)</td></tr>
<tr class="separator:gab7b100956dae0246dd9faa0a54010b17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga750b0ba24dbebb1fac1a3b2330666350"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga750b0ba24dbebb1fac1a3b2330666350.html#ga750b0ba24dbebb1fac1a3b2330666350">STM32_PPRE1_DIV16</a>&#160;&#160;&#160;(7 &lt;&lt; 8)</td></tr>
<tr class="separator:ga750b0ba24dbebb1fac1a3b2330666350"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9883bc736b03534d09789f13a6026c31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga9883bc736b03534d09789f13a6026c31.html#ga9883bc736b03534d09789f13a6026c31">STM32_PPRE2_DIV1</a>&#160;&#160;&#160;(0 &lt;&lt; 11)</td></tr>
<tr class="separator:ga9883bc736b03534d09789f13a6026c31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55e0199e60c0551b8fae6b8eb49d6364"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga55e0199e60c0551b8fae6b8eb49d6364.html#ga55e0199e60c0551b8fae6b8eb49d6364">STM32_PPRE2_DIV2</a>&#160;&#160;&#160;(4 &lt;&lt; 11)</td></tr>
<tr class="separator:ga55e0199e60c0551b8fae6b8eb49d6364"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa85c01042fcee21da997473f4f42ba78"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gaa85c01042fcee21da997473f4f42ba78.html#gaa85c01042fcee21da997473f4f42ba78">STM32_PPRE2_DIV4</a>&#160;&#160;&#160;(5 &lt;&lt; 11)</td></tr>
<tr class="separator:gaa85c01042fcee21da997473f4f42ba78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0db040c759cc09cee6261301a952d862"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga0db040c759cc09cee6261301a952d862.html#ga0db040c759cc09cee6261301a952d862">STM32_PPRE2_DIV8</a>&#160;&#160;&#160;(6 &lt;&lt; 11)</td></tr>
<tr class="separator:ga0db040c759cc09cee6261301a952d862"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf986782e091335aeaf0235635d20353d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gaf986782e091335aeaf0235635d20353d.html#gaf986782e091335aeaf0235635d20353d">STM32_PPRE2_DIV16</a>&#160;&#160;&#160;(7 &lt;&lt; 11)</td></tr>
<tr class="separator:gaf986782e091335aeaf0235635d20353d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8438d5c9b3c6bfd0346e1026b8055fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gac8438d5c9b3c6bfd0346e1026b8055fc.html#gac8438d5c9b3c6bfd0346e1026b8055fc">STM32_PLLSRC_HSI</a>&#160;&#160;&#160;(0 &lt;&lt; 16)</td></tr>
<tr class="separator:gac8438d5c9b3c6bfd0346e1026b8055fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64328eed4cc2c355aab176e0beb31b63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga64328eed4cc2c355aab176e0beb31b63.html#ga64328eed4cc2c355aab176e0beb31b63">STM32_PLLSRC_HSE</a>&#160;&#160;&#160;(1 &lt;&lt; 16)</td></tr>
<tr class="separator:ga64328eed4cc2c355aab176e0beb31b63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85bc268623dc832eebfc004cb55ca0c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga85bc268623dc832eebfc004cb55ca0c9.html#ga85bc268623dc832eebfc004cb55ca0c9">STM32_USBPRE_DIV1P5</a>&#160;&#160;&#160;(0 &lt;&lt; 22)</td></tr>
<tr class="separator:ga85bc268623dc832eebfc004cb55ca0c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c9149f497b976991798d1faaf403479"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga6c9149f497b976991798d1faaf403479.html#ga6c9149f497b976991798d1faaf403479">STM32_USBPRE_DIV1</a>&#160;&#160;&#160;(1 &lt;&lt; 22)</td></tr>
<tr class="separator:ga6c9149f497b976991798d1faaf403479"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4186f9dd06719734d79ffe0f153b7650"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga4186f9dd06719734d79ffe0f153b7650.html#ga4186f9dd06719734d79ffe0f153b7650">STM32_MCOSEL_NOCLOCK</a>&#160;&#160;&#160;(0 &lt;&lt; 24)</td></tr>
<tr class="separator:ga4186f9dd06719734d79ffe0f153b7650"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3cb6402219c12f4bcb751a74f343f77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gaa3cb6402219c12f4bcb751a74f343f77.html#gaa3cb6402219c12f4bcb751a74f343f77">STM32_MCOSEL_LSI</a>&#160;&#160;&#160;(2 &lt;&lt; 24)</td></tr>
<tr class="separator:gaa3cb6402219c12f4bcb751a74f343f77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b10152e2a98463c7d7b207f2518f0cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga6b10152e2a98463c7d7b207f2518f0cd.html#ga6b10152e2a98463c7d7b207f2518f0cd">STM32_MCOSEL_LSE</a>&#160;&#160;&#160;(3 &lt;&lt; 24)</td></tr>
<tr class="separator:ga6b10152e2a98463c7d7b207f2518f0cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71174f23b983106024aff472715ca05a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga71174f23b983106024aff472715ca05a.html#ga71174f23b983106024aff472715ca05a">STM32_MCOSEL_SYSCLK</a>&#160;&#160;&#160;(4 &lt;&lt; 24)</td></tr>
<tr class="separator:ga71174f23b983106024aff472715ca05a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43bbd417ae1c7f675695ef58354efd42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga43bbd417ae1c7f675695ef58354efd42.html#ga43bbd417ae1c7f675695ef58354efd42">STM32_MCOSEL_HSI</a>&#160;&#160;&#160;(5 &lt;&lt; 24)</td></tr>
<tr class="separator:ga43bbd417ae1c7f675695ef58354efd42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7795741bb26f4cae45b88420a7be9d74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga7795741bb26f4cae45b88420a7be9d74.html#ga7795741bb26f4cae45b88420a7be9d74">STM32_MCOSEL_HSE</a>&#160;&#160;&#160;(6 &lt;&lt; 24)</td></tr>
<tr class="separator:ga7795741bb26f4cae45b88420a7be9d74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga748f9b5a526eba086275563808846abc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga748f9b5a526eba086275563808846abc.html#ga748f9b5a526eba086275563808846abc">STM32_MCOSEL_PLLDIV2</a>&#160;&#160;&#160;(7 &lt;&lt; 24)</td></tr>
<tr class="separator:ga748f9b5a526eba086275563808846abc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">RCC_BDCR register bits definitions</div></td></tr>
<tr class="memitem:gafd2e1233f00f5b0b087ae661e7bc60c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gafd2e1233f00f5b0b087ae661e7bc60c0.html#gafd2e1233f00f5b0b087ae661e7bc60c0">STM32_RTCSEL_MASK</a>&#160;&#160;&#160;(3 &lt;&lt; 8)</td></tr>
<tr class="separator:gafd2e1233f00f5b0b087ae661e7bc60c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ab9353b28c9eb66d0713d0d29170550"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga5ab9353b28c9eb66d0713d0d29170550.html#ga5ab9353b28c9eb66d0713d0d29170550">STM32_RTCSEL_NOCLOCK</a>&#160;&#160;&#160;(0 &lt;&lt; 8)</td></tr>
<tr class="separator:ga5ab9353b28c9eb66d0713d0d29170550"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacebd50151baf59de1d9185874b85b709"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gacebd50151baf59de1d9185874b85b709.html#gacebd50151baf59de1d9185874b85b709">STM32_RTCSEL_LSE</a>&#160;&#160;&#160;(1 &lt;&lt; 8)</td></tr>
<tr class="separator:gacebd50151baf59de1d9185874b85b709"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5132550f1ca29b308396261787a3700"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gac5132550f1ca29b308396261787a3700.html#gac5132550f1ca29b308396261787a3700">STM32_RTCSEL_LSI</a>&#160;&#160;&#160;(2 &lt;&lt; 8)</td></tr>
<tr class="separator:gac5132550f1ca29b308396261787a3700"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab364b1de8f49e6c04ae8b7a90360c7e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gab364b1de8f49e6c04ae8b7a90360c7e2.html#gab364b1de8f49e6c04ae8b7a90360c7e2">STM32_RTCSEL_HSEDIV</a>&#160;&#160;&#160;(3 &lt;&lt; 8)</td></tr>
<tr class="separator:gab364b1de8f49e6c04ae8b7a90360c7e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">RCC_CFGR2 register bits definitions</div></td></tr>
<tr class="memitem:gabc49378e0dba430211a223ef9509cf1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gabc49378e0dba430211a223ef9509cf1a.html#gabc49378e0dba430211a223ef9509cf1a">STM32_PREDIV_MASK</a>&#160;&#160;&#160;(15 &lt;&lt; 0)</td></tr>
<tr class="separator:gabc49378e0dba430211a223ef9509cf1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ad27708051474e7c7a5ba6f24642a9f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga5ad27708051474e7c7a5ba6f24642a9f.html#ga5ad27708051474e7c7a5ba6f24642a9f">STM32_ADC12PRES_MASK</a>&#160;&#160;&#160;(31 &lt;&lt; 4)</td></tr>
<tr class="separator:ga5ad27708051474e7c7a5ba6f24642a9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5d3a1c1d8d0e4d7f124bffb17e872d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gae5d3a1c1d8d0e4d7f124bffb17e872d6.html#gae5d3a1c1d8d0e4d7f124bffb17e872d6">STM32_ADC12PRES_NOCLOCK</a>&#160;&#160;&#160;(0 &lt;&lt; 4)</td></tr>
<tr class="separator:gae5d3a1c1d8d0e4d7f124bffb17e872d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1921ff43bcca15ba118c2eb34c72af7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga1921ff43bcca15ba118c2eb34c72af7f.html#ga1921ff43bcca15ba118c2eb34c72af7f">STM32_ADC12PRES_DIV1</a>&#160;&#160;&#160;(16 &lt;&lt; 4)</td></tr>
<tr class="separator:ga1921ff43bcca15ba118c2eb34c72af7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae01a9158c27402827ea631500c29fec1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gae01a9158c27402827ea631500c29fec1.html#gae01a9158c27402827ea631500c29fec1">STM32_ADC12PRES_DIV2</a>&#160;&#160;&#160;(17 &lt;&lt; 4)</td></tr>
<tr class="separator:gae01a9158c27402827ea631500c29fec1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ecf2f6b3500026accec4352b3613353"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga7ecf2f6b3500026accec4352b3613353.html#ga7ecf2f6b3500026accec4352b3613353">STM32_ADC12PRES_DIV4</a>&#160;&#160;&#160;(18 &lt;&lt; 4)</td></tr>
<tr class="separator:ga7ecf2f6b3500026accec4352b3613353"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7b62161f93272bd4e8d325dfb7c4911"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gaa7b62161f93272bd4e8d325dfb7c4911.html#gaa7b62161f93272bd4e8d325dfb7c4911">STM32_ADC12PRES_DIV6</a>&#160;&#160;&#160;(19 &lt;&lt; 4)</td></tr>
<tr class="separator:gaa7b62161f93272bd4e8d325dfb7c4911"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90cb43e9f07eae96baf4cf8cf985a138"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga90cb43e9f07eae96baf4cf8cf985a138.html#ga90cb43e9f07eae96baf4cf8cf985a138">STM32_ADC12PRES_DIV8</a>&#160;&#160;&#160;(20 &lt;&lt; 4)</td></tr>
<tr class="separator:ga90cb43e9f07eae96baf4cf8cf985a138"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3fbdaf770949d1e8e1f5e350f149b1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gad3fbdaf770949d1e8e1f5e350f149b1a.html#gad3fbdaf770949d1e8e1f5e350f149b1a">STM32_ADC12PRES_DIV10</a>&#160;&#160;&#160;(21 &lt;&lt; 4)</td></tr>
<tr class="separator:gad3fbdaf770949d1e8e1f5e350f149b1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ec777d02de15cdde7c830588f93f231"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga8ec777d02de15cdde7c830588f93f231.html#ga8ec777d02de15cdde7c830588f93f231">STM32_ADC12PRES_DIV12</a>&#160;&#160;&#160;(22 &lt;&lt; 4)</td></tr>
<tr class="separator:ga8ec777d02de15cdde7c830588f93f231"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21b46dcea175af4f5cd441556b9e895d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga21b46dcea175af4f5cd441556b9e895d.html#ga21b46dcea175af4f5cd441556b9e895d">STM32_ADC12PRES_DIV16</a>&#160;&#160;&#160;(23 &lt;&lt; 4)</td></tr>
<tr class="separator:ga21b46dcea175af4f5cd441556b9e895d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63c9373d98ace7ea64dc6e3270a90b15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga63c9373d98ace7ea64dc6e3270a90b15.html#ga63c9373d98ace7ea64dc6e3270a90b15">STM32_ADC12PRES_DIV32</a>&#160;&#160;&#160;(24 &lt;&lt; 4)</td></tr>
<tr class="separator:ga63c9373d98ace7ea64dc6e3270a90b15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga580c6b4c5a57543979df98f640c94a03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga580c6b4c5a57543979df98f640c94a03.html#ga580c6b4c5a57543979df98f640c94a03">STM32_ADC12PRES_DIV64</a>&#160;&#160;&#160;(25 &lt;&lt; 4)</td></tr>
<tr class="separator:ga580c6b4c5a57543979df98f640c94a03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf79adbf7f128b2cf21ae5e8e350c2199"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gaf79adbf7f128b2cf21ae5e8e350c2199.html#gaf79adbf7f128b2cf21ae5e8e350c2199">STM32_ADC12PRES_DIV128</a>&#160;&#160;&#160;(26 &lt;&lt; 4)</td></tr>
<tr class="separator:gaf79adbf7f128b2cf21ae5e8e350c2199"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75592b80e63b7451d2bbebad103ce040"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga75592b80e63b7451d2bbebad103ce040.html#ga75592b80e63b7451d2bbebad103ce040">STM32_ADC12PRES_DIV256</a>&#160;&#160;&#160;(27 &lt;&lt; 4)</td></tr>
<tr class="separator:ga75592b80e63b7451d2bbebad103ce040"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga791b8d854907bc4f177e075abceaabb0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga791b8d854907bc4f177e075abceaabb0.html#ga791b8d854907bc4f177e075abceaabb0">STM32_ADC34PRES_MASK</a>&#160;&#160;&#160;(31 &lt;&lt; 9)</td></tr>
<tr class="separator:ga791b8d854907bc4f177e075abceaabb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72a392dc65276d9bdd967c002c3845ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga72a392dc65276d9bdd967c002c3845ec.html#ga72a392dc65276d9bdd967c002c3845ec">STM32_ADC34PRES_NOCLOCK</a>&#160;&#160;&#160;(0 &lt;&lt; 9)</td></tr>
<tr class="separator:ga72a392dc65276d9bdd967c002c3845ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef769aa3339c0d4ce30669f7da77fdf3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gaef769aa3339c0d4ce30669f7da77fdf3.html#gaef769aa3339c0d4ce30669f7da77fdf3">STM32_ADC34PRES_DIV1</a>&#160;&#160;&#160;(16 &lt;&lt; 9)</td></tr>
<tr class="separator:gaef769aa3339c0d4ce30669f7da77fdf3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5695244b9868e78b33b1dd57032c159f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga5695244b9868e78b33b1dd57032c159f.html#ga5695244b9868e78b33b1dd57032c159f">STM32_ADC34PRES_DIV2</a>&#160;&#160;&#160;(17 &lt;&lt; 9)</td></tr>
<tr class="separator:ga5695244b9868e78b33b1dd57032c159f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf29884c5e01a897237fa0869eda5b8ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gaf29884c5e01a897237fa0869eda5b8ab.html#gaf29884c5e01a897237fa0869eda5b8ab">STM32_ADC34PRES_DIV4</a>&#160;&#160;&#160;(18 &lt;&lt; 9)</td></tr>
<tr class="separator:gaf29884c5e01a897237fa0869eda5b8ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29059fcd4da7e65f0b42ef6b3c899dfa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga29059fcd4da7e65f0b42ef6b3c899dfa.html#ga29059fcd4da7e65f0b42ef6b3c899dfa">STM32_ADC34PRES_DIV6</a>&#160;&#160;&#160;(19 &lt;&lt; 9)</td></tr>
<tr class="separator:ga29059fcd4da7e65f0b42ef6b3c899dfa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga483953425f6683fa24440a2f834457fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga483953425f6683fa24440a2f834457fd.html#ga483953425f6683fa24440a2f834457fd">STM32_ADC34PRES_DIV8</a>&#160;&#160;&#160;(20 &lt;&lt; 9)</td></tr>
<tr class="separator:ga483953425f6683fa24440a2f834457fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5570589d4f30a6b9c8cb77a052b0154"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gac5570589d4f30a6b9c8cb77a052b0154.html#gac5570589d4f30a6b9c8cb77a052b0154">STM32_ADC34PRES_DIV10</a>&#160;&#160;&#160;(21 &lt;&lt; 9)</td></tr>
<tr class="separator:gac5570589d4f30a6b9c8cb77a052b0154"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba9767c75d28aca823314f6bc9ba8f50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gaba9767c75d28aca823314f6bc9ba8f50.html#gaba9767c75d28aca823314f6bc9ba8f50">STM32_ADC34PRES_DIV12</a>&#160;&#160;&#160;(22 &lt;&lt; 9)</td></tr>
<tr class="separator:gaba9767c75d28aca823314f6bc9ba8f50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea5cba63ec29bc27b0f9d76296bef7af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gaea5cba63ec29bc27b0f9d76296bef7af.html#gaea5cba63ec29bc27b0f9d76296bef7af">STM32_ADC34PRES_DIV16</a>&#160;&#160;&#160;(23 &lt;&lt; 9)</td></tr>
<tr class="separator:gaea5cba63ec29bc27b0f9d76296bef7af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac864e4166d7e737f03b0844d85340514"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gac864e4166d7e737f03b0844d85340514.html#gac864e4166d7e737f03b0844d85340514">STM32_ADC34PRES_DIV32</a>&#160;&#160;&#160;(24 &lt;&lt; 9)</td></tr>
<tr class="separator:gac864e4166d7e737f03b0844d85340514"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc3cf4113ae422602afa9b3dade86816"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gabc3cf4113ae422602afa9b3dade86816.html#gabc3cf4113ae422602afa9b3dade86816">STM32_ADC34PRES_DIV64</a>&#160;&#160;&#160;(25 &lt;&lt; 9)</td></tr>
<tr class="separator:gabc3cf4113ae422602afa9b3dade86816"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga621213934f2d0b8d3b429fa64d66a419"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga621213934f2d0b8d3b429fa64d66a419.html#ga621213934f2d0b8d3b429fa64d66a419">STM32_ADC34PRES_DIV128</a>&#160;&#160;&#160;(26 &lt;&lt; 9)</td></tr>
<tr class="separator:ga621213934f2d0b8d3b429fa64d66a419"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga042ba9fdf28527e139008e5178def039"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga042ba9fdf28527e139008e5178def039.html#ga042ba9fdf28527e139008e5178def039">STM32_ADC34PRES_DIV256</a>&#160;&#160;&#160;(27 &lt;&lt; 9)</td></tr>
<tr class="separator:ga042ba9fdf28527e139008e5178def039"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">RCC_CFGR3 register bits definitions</div></td></tr>
<tr class="memitem:ga3d6212b4d2d0b5d1edf7f9c12684a8bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga3d6212b4d2d0b5d1edf7f9c12684a8bb.html#ga3d6212b4d2d0b5d1edf7f9c12684a8bb">STM32_USART1SW_MASK</a>&#160;&#160;&#160;(3 &lt;&lt; 0)</td></tr>
<tr class="separator:ga3d6212b4d2d0b5d1edf7f9c12684a8bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd59c2f35b3567e9fa338cd37dcd6151"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gacd59c2f35b3567e9fa338cd37dcd6151.html#gacd59c2f35b3567e9fa338cd37dcd6151">STM32_USART1SW_PCLK</a>&#160;&#160;&#160;(0 &lt;&lt; 0)</td></tr>
<tr class="separator:gacd59c2f35b3567e9fa338cd37dcd6151"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf60362c6ad531c1b6f8bed249cf24aa3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gaf60362c6ad531c1b6f8bed249cf24aa3.html#gaf60362c6ad531c1b6f8bed249cf24aa3">STM32_USART1SW_SYSCLK</a>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="separator:gaf60362c6ad531c1b6f8bed249cf24aa3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6041ebafe173d64bad70ffe5001939f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga6041ebafe173d64bad70ffe5001939f6.html#ga6041ebafe173d64bad70ffe5001939f6">STM32_USART1SW_LSE</a>&#160;&#160;&#160;(2 &lt;&lt; 0)</td></tr>
<tr class="separator:ga6041ebafe173d64bad70ffe5001939f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae497a009d6de22c9444d1c886ecd159a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gae497a009d6de22c9444d1c886ecd159a.html#gae497a009d6de22c9444d1c886ecd159a">STM32_USART1SW_HSI</a>&#160;&#160;&#160;(3 &lt;&lt; 0)</td></tr>
<tr class="separator:gae497a009d6de22c9444d1c886ecd159a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5323279c4a7ece0a05e9f926056aecac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga5323279c4a7ece0a05e9f926056aecac.html#ga5323279c4a7ece0a05e9f926056aecac">STM32_I2C1SW_MASK</a>&#160;&#160;&#160;(1 &lt;&lt; 4)</td></tr>
<tr class="separator:ga5323279c4a7ece0a05e9f926056aecac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga304889950b8a35d0cf73ad7717e9a77c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga304889950b8a35d0cf73ad7717e9a77c.html#ga304889950b8a35d0cf73ad7717e9a77c">STM32_I2C1SW_HSI</a>&#160;&#160;&#160;(0 &lt;&lt; 4)</td></tr>
<tr class="separator:ga304889950b8a35d0cf73ad7717e9a77c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f161db5c399a60e20d1f66cbd3815e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga1f161db5c399a60e20d1f66cbd3815e1.html#ga1f161db5c399a60e20d1f66cbd3815e1">STM32_I2C1SW_SYSCLK</a>&#160;&#160;&#160;(1 &lt;&lt; 4)</td></tr>
<tr class="separator:ga1f161db5c399a60e20d1f66cbd3815e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb077ef0386bda1c77107cbb45702cc8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gafb077ef0386bda1c77107cbb45702cc8.html#gafb077ef0386bda1c77107cbb45702cc8">STM32_I2C2SW_MASK</a>&#160;&#160;&#160;(1 &lt;&lt; 5)</td></tr>
<tr class="separator:gafb077ef0386bda1c77107cbb45702cc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad84482030ff52b18e57bffec41e9f464"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gad84482030ff52b18e57bffec41e9f464.html#gad84482030ff52b18e57bffec41e9f464">STM32_I2C2SW_HSI</a>&#160;&#160;&#160;(0 &lt;&lt; 5)</td></tr>
<tr class="separator:gad84482030ff52b18e57bffec41e9f464"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84b5c61668851a206253d83e4855ba05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga84b5c61668851a206253d83e4855ba05.html#ga84b5c61668851a206253d83e4855ba05">STM32_I2C2SW_SYSCLK</a>&#160;&#160;&#160;(1 &lt;&lt; 5)</td></tr>
<tr class="separator:ga84b5c61668851a206253d83e4855ba05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf841e459340bfbfb2b65fadeca26a18"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gacf841e459340bfbfb2b65fadeca26a18.html#gacf841e459340bfbfb2b65fadeca26a18">STM32_TIM1SW_MASK</a>&#160;&#160;&#160;(1 &lt;&lt; 8)</td></tr>
<tr class="separator:gacf841e459340bfbfb2b65fadeca26a18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3c9f2fe285f9b18930fc7e9d9366a1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gae3c9f2fe285f9b18930fc7e9d9366a1a.html#gae3c9f2fe285f9b18930fc7e9d9366a1a">STM32_TIM1SW_PCLK2</a>&#160;&#160;&#160;(0 &lt;&lt; 8)</td></tr>
<tr class="separator:gae3c9f2fe285f9b18930fc7e9d9366a1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4d67c2525af30bb4179dab3e046949f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gad4d67c2525af30bb4179dab3e046949f.html#gad4d67c2525af30bb4179dab3e046949f">STM32_TIM1SW_PLLX2</a>&#160;&#160;&#160;(1 &lt;&lt; 8)</td></tr>
<tr class="separator:gad4d67c2525af30bb4179dab3e046949f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a0ae98d8a70d6b96edca82102df02e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga3a0ae98d8a70d6b96edca82102df02e0.html#ga3a0ae98d8a70d6b96edca82102df02e0">STM32_TIM8SW_MASK</a>&#160;&#160;&#160;(1 &lt;&lt; 9)</td></tr>
<tr class="separator:ga3a0ae98d8a70d6b96edca82102df02e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0960c47dd5835227bff8605efb762354"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga0960c47dd5835227bff8605efb762354.html#ga0960c47dd5835227bff8605efb762354">STM32_TIM8SW_PCLK2</a>&#160;&#160;&#160;(0 &lt;&lt; 9)</td></tr>
<tr class="separator:ga0960c47dd5835227bff8605efb762354"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17b4f25a886514539d36b6f4479f024b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga17b4f25a886514539d36b6f4479f024b.html#ga17b4f25a886514539d36b6f4479f024b">STM32_TIM8SW_PLLX2</a>&#160;&#160;&#160;(1 &lt;&lt; 9)</td></tr>
<tr class="separator:ga17b4f25a886514539d36b6f4479f024b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeaa6ecd236dfdc770931a576da18159e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gaeaa6ecd236dfdc770931a576da18159e.html#gaeaa6ecd236dfdc770931a576da18159e">STM32_USART2SW_MASK</a>&#160;&#160;&#160;(3 &lt;&lt; 16)</td></tr>
<tr class="separator:gaeaa6ecd236dfdc770931a576da18159e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d840d7ea054a02fffb94ef23ce4b467"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga6d840d7ea054a02fffb94ef23ce4b467.html#ga6d840d7ea054a02fffb94ef23ce4b467">STM32_USART2SW_PCLK</a>&#160;&#160;&#160;(0 &lt;&lt; 16)</td></tr>
<tr class="separator:ga6d840d7ea054a02fffb94ef23ce4b467"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac58c43c3bbd0bc56045521fbb8bea91c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gac58c43c3bbd0bc56045521fbb8bea91c.html#gac58c43c3bbd0bc56045521fbb8bea91c">STM32_USART2SW_SYSCLK</a>&#160;&#160;&#160;(1 &lt;&lt; 16)</td></tr>
<tr class="separator:gac58c43c3bbd0bc56045521fbb8bea91c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75094a732da734188ae3fcd820bb59b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga75094a732da734188ae3fcd820bb59b2.html#ga75094a732da734188ae3fcd820bb59b2">STM32_USART2SW_LSE</a>&#160;&#160;&#160;(2 &lt;&lt; 16)</td></tr>
<tr class="separator:ga75094a732da734188ae3fcd820bb59b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab55ea1b650cdce5885f3fb1e899097e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gab55ea1b650cdce5885f3fb1e899097e7.html#gab55ea1b650cdce5885f3fb1e899097e7">STM32_USART2SW_HSI</a>&#160;&#160;&#160;(3 &lt;&lt; 16)</td></tr>
<tr class="separator:gab55ea1b650cdce5885f3fb1e899097e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39d22012e0229a592fd4d63eff0bf22e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga39d22012e0229a592fd4d63eff0bf22e.html#ga39d22012e0229a592fd4d63eff0bf22e">STM32_USART3SW_MASK</a>&#160;&#160;&#160;(3 &lt;&lt; 18)</td></tr>
<tr class="separator:ga39d22012e0229a592fd4d63eff0bf22e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9207cb93d7fa77752f512d8a3f79b8c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga9207cb93d7fa77752f512d8a3f79b8c1.html#ga9207cb93d7fa77752f512d8a3f79b8c1">STM32_USART3SW_PCLK</a>&#160;&#160;&#160;(0 &lt;&lt; 18)</td></tr>
<tr class="separator:ga9207cb93d7fa77752f512d8a3f79b8c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb8cba780df5a81159880777e037dc83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gaeb8cba780df5a81159880777e037dc83.html#gaeb8cba780df5a81159880777e037dc83">STM32_USART3SW_SYSCLK</a>&#160;&#160;&#160;(1 &lt;&lt; 18)</td></tr>
<tr class="separator:gaeb8cba780df5a81159880777e037dc83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a021c18f68d90b5419f00fea505eb3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga7a021c18f68d90b5419f00fea505eb3e.html#ga7a021c18f68d90b5419f00fea505eb3e">STM32_USART3SW_LSE</a>&#160;&#160;&#160;(2 &lt;&lt; 18)</td></tr>
<tr class="separator:ga7a021c18f68d90b5419f00fea505eb3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d181ba364e924a79a147a73d0f7ca26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga6d181ba364e924a79a147a73d0f7ca26.html#ga6d181ba364e924a79a147a73d0f7ca26">STM32_USART3SW_HSI</a>&#160;&#160;&#160;(3 &lt;&lt; 18)</td></tr>
<tr class="separator:ga6d181ba364e924a79a147a73d0f7ca26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a9d9fa8ef43631ccffa3072ec6a22d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga6a9d9fa8ef43631ccffa3072ec6a22d7.html#ga6a9d9fa8ef43631ccffa3072ec6a22d7">STM32_UART4SW_MASK</a>&#160;&#160;&#160;(3 &lt;&lt; 20)</td></tr>
<tr class="separator:ga6a9d9fa8ef43631ccffa3072ec6a22d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab77406e2d3be90eb8ba1b532455c94f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gab77406e2d3be90eb8ba1b532455c94f1.html#gab77406e2d3be90eb8ba1b532455c94f1">STM32_UART4SW_PCLK</a>&#160;&#160;&#160;(0 &lt;&lt; 20)</td></tr>
<tr class="separator:gab77406e2d3be90eb8ba1b532455c94f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0def3c9170d0472742e9227626c7b01"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gad0def3c9170d0472742e9227626c7b01.html#gad0def3c9170d0472742e9227626c7b01">STM32_UART4SW_SYSCLK</a>&#160;&#160;&#160;(1 &lt;&lt; 20)</td></tr>
<tr class="separator:gad0def3c9170d0472742e9227626c7b01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga471176c53760a9ed9190e2a75a38dd46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga471176c53760a9ed9190e2a75a38dd46.html#ga471176c53760a9ed9190e2a75a38dd46">STM32_UART4SW_LSE</a>&#160;&#160;&#160;(2 &lt;&lt; 20)</td></tr>
<tr class="separator:ga471176c53760a9ed9190e2a75a38dd46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5e74f61fa40cf57e0a05056380888a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gad5e74f61fa40cf57e0a05056380888a2.html#gad5e74f61fa40cf57e0a05056380888a2">STM32_UART4SW_HSI</a>&#160;&#160;&#160;(3 &lt;&lt; 20)</td></tr>
<tr class="separator:gad5e74f61fa40cf57e0a05056380888a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91b98836657303da04fcc47a27615e91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga91b98836657303da04fcc47a27615e91.html#ga91b98836657303da04fcc47a27615e91">STM32_UART5SW_MASK</a>&#160;&#160;&#160;(3 &lt;&lt; 22)</td></tr>
<tr class="separator:ga91b98836657303da04fcc47a27615e91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3252d29528530e4eb99a761a0a82efbb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga3252d29528530e4eb99a761a0a82efbb.html#ga3252d29528530e4eb99a761a0a82efbb">STM32_UART5SW_PCLK</a>&#160;&#160;&#160;(0 &lt;&lt; 22)</td></tr>
<tr class="separator:ga3252d29528530e4eb99a761a0a82efbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf812c68d1c99f82f0f8d7cacbd0cd1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gacf812c68d1c99f82f0f8d7cacbd0cd1c.html#gacf812c68d1c99f82f0f8d7cacbd0cd1c">STM32_UART5SW_SYSCLK</a>&#160;&#160;&#160;(1 &lt;&lt; 22)</td></tr>
<tr class="separator:gacf812c68d1c99f82f0f8d7cacbd0cd1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96da495dc2767bd8a9bf8b4f01d7b777"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga96da495dc2767bd8a9bf8b4f01d7b777.html#ga96da495dc2767bd8a9bf8b4f01d7b777">STM32_UART5SW_LSE</a>&#160;&#160;&#160;(2 &lt;&lt; 22)</td></tr>
<tr class="separator:ga96da495dc2767bd8a9bf8b4f01d7b777"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf72a1f743e8faa0f05a66dd4b60d46b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gaf72a1f743e8faa0f05a66dd4b60d46b9.html#gaf72a1f743e8faa0f05a66dd4b60d46b9">STM32_UART5SW_HSI</a>&#160;&#160;&#160;(3 &lt;&lt; 22)</td></tr>
<tr class="separator:gaf72a1f743e8faa0f05a66dd4b60d46b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Configuration options</div></td></tr>
<tr class="memitem:gaffb519ca907542b6bff9104700c0009d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#gaffb519ca907542b6bff9104700c0009d">STM32_NO_INIT</a>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="memdesc:gaffb519ca907542b6bff9104700c0009d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables the PWR/RCC initialization in the HAL. <br /></td></tr>
<tr class="separator:gaffb519ca907542b6bff9104700c0009d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab70d9b5c3764aac6282d594d8f6a88ec"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#gab70d9b5c3764aac6282d594d8f6a88ec">STM32_PVD_ENABLE</a>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="memdesc:gab70d9b5c3764aac6282d594d8f6a88ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables the programmable voltage detector. <br /></td></tr>
<tr class="separator:gab70d9b5c3764aac6282d594d8f6a88ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f4f9c19c6b1a1c3694278a542e3c60d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga6f4f9c19c6b1a1c3694278a542e3c60d">STM32_PLS</a>&#160;&#160;&#160;<a class="el" href="group__HAL_ga262a564aa849ae91e77bb83e5f0ca007.html#ga262a564aa849ae91e77bb83e5f0ca007">STM32_PLS_LEV0</a></td></tr>
<tr class="memdesc:ga6f4f9c19c6b1a1c3694278a542e3c60d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets voltage level for programmable voltage detector. <br /></td></tr>
<tr class="separator:ga6f4f9c19c6b1a1c3694278a542e3c60d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2044f0288f2c20b27d6eee1e1a1e6256"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga2044f0288f2c20b27d6eee1e1a1e6256">STM32_HSI_ENABLED</a>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="memdesc:ga2044f0288f2c20b27d6eee1e1a1e6256"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables the HSI clock source. <br /></td></tr>
<tr class="separator:ga2044f0288f2c20b27d6eee1e1a1e6256"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02b4e3e6222baab7ee448cbbb2273370"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga02b4e3e6222baab7ee448cbbb2273370">STM32_LSI_ENABLED</a>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="memdesc:ga02b4e3e6222baab7ee448cbbb2273370"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables the LSI clock source. <br /></td></tr>
<tr class="separator:ga02b4e3e6222baab7ee448cbbb2273370"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad94c4a0da6c8c7a3d0b800fdc0dbebfa"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#gad94c4a0da6c8c7a3d0b800fdc0dbebfa">STM32_HSE_ENABLED</a>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="memdesc:gad94c4a0da6c8c7a3d0b800fdc0dbebfa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables the HSE clock source. <br /></td></tr>
<tr class="separator:gad94c4a0da6c8c7a3d0b800fdc0dbebfa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05b49e91f478558d33b2b862718758fa"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga05b49e91f478558d33b2b862718758fa">STM32_LSE_ENABLED</a>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="memdesc:ga05b49e91f478558d33b2b862718758fa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables the LSE clock source. <br /></td></tr>
<tr class="separator:ga05b49e91f478558d33b2b862718758fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29204b81c265dd6e124fbcf12a2c8d6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga29204b81c265dd6e124fbcf12a2c8d6f.html#ga29204b81c265dd6e124fbcf12a2c8d6f">STM32_SW</a>&#160;&#160;&#160;<a class="el" href="group__HAL_ga8bc74f08245bf796555d33a86afd9fc4.html#ga8bc74f08245bf796555d33a86afd9fc4">STM32_SW_PLL</a></td></tr>
<tr class="memdesc:ga29204b81c265dd6e124fbcf12a2c8d6f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Main clock source selection.  <a href="group__HAL_ga29204b81c265dd6e124fbcf12a2c8d6f.html#ga29204b81c265dd6e124fbcf12a2c8d6f">More...</a><br /></td></tr>
<tr class="separator:ga29204b81c265dd6e124fbcf12a2c8d6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga811cfbd049f0ab00976def9593849d32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga811cfbd049f0ab00976def9593849d32.html#ga811cfbd049f0ab00976def9593849d32">STM32_PLLSRC</a>&#160;&#160;&#160;<a class="el" href="group__HAL_ga64328eed4cc2c355aab176e0beb31b63.html#ga64328eed4cc2c355aab176e0beb31b63">STM32_PLLSRC_HSE</a></td></tr>
<tr class="memdesc:ga811cfbd049f0ab00976def9593849d32"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock source for the <a class="el" href="structPLL.html">PLL</a>.  <a href="group__HAL_ga811cfbd049f0ab00976def9593849d32.html#ga811cfbd049f0ab00976def9593849d32">More...</a><br /></td></tr>
<tr class="separator:ga811cfbd049f0ab00976def9593849d32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a1dc0d1f404db00250eee320ee70b60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga6a1dc0d1f404db00250eee320ee70b60.html#ga6a1dc0d1f404db00250eee320ee70b60">STM32_PREDIV_VALUE</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:ga6a1dc0d1f404db00250eee320ee70b60"><td class="mdescLeft">&#160;</td><td class="mdescRight">Crystal <a class="el" href="structPLL.html">PLL</a> pre-divider.  <a href="group__HAL_ga6a1dc0d1f404db00250eee320ee70b60.html#ga6a1dc0d1f404db00250eee320ee70b60">More...</a><br /></td></tr>
<tr class="separator:ga6a1dc0d1f404db00250eee320ee70b60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0015fc8f73017358a7025ba57a265a11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga0015fc8f73017358a7025ba57a265a11.html#ga0015fc8f73017358a7025ba57a265a11">STM32_PLLMUL_VALUE</a>&#160;&#160;&#160;9</td></tr>
<tr class="memdesc:ga0015fc8f73017358a7025ba57a265a11"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="structPLL.html">PLL</a> multiplier value.  <a href="group__HAL_ga0015fc8f73017358a7025ba57a265a11.html#ga0015fc8f73017358a7025ba57a265a11">More...</a><br /></td></tr>
<tr class="separator:ga0015fc8f73017358a7025ba57a265a11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga035ea0d8259c0f89306c6a7d344705f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga035ea0d8259c0f89306c6a7d344705f2.html#ga035ea0d8259c0f89306c6a7d344705f2">STM32_HPRE</a>&#160;&#160;&#160;<a class="el" href="group__HAL_gabf2bcd341b2140b7a82ff24b92f6af68.html#gabf2bcd341b2140b7a82ff24b92f6af68">STM32_HPRE_DIV1</a></td></tr>
<tr class="memdesc:ga035ea0d8259c0f89306c6a7d344705f2"><td class="mdescLeft">&#160;</td><td class="mdescRight">AHB prescaler value.  <a href="group__HAL_ga035ea0d8259c0f89306c6a7d344705f2.html#ga035ea0d8259c0f89306c6a7d344705f2">More...</a><br /></td></tr>
<tr class="separator:ga035ea0d8259c0f89306c6a7d344705f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f9c3734d5d06c9ccd5214af5c78c4f8"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga5f9c3734d5d06c9ccd5214af5c78c4f8">STM32_PPRE1</a>&#160;&#160;&#160;<a class="el" href="group__HAL_gae205bae3cec6b45723d687bc2b7a4e38.html#gae205bae3cec6b45723d687bc2b7a4e38">STM32_PPRE1_DIV2</a></td></tr>
<tr class="memdesc:ga5f9c3734d5d06c9ccd5214af5c78c4f8"><td class="mdescLeft">&#160;</td><td class="mdescRight">APB1 prescaler value. <br /></td></tr>
<tr class="separator:ga5f9c3734d5d06c9ccd5214af5c78c4f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3670f3886d02bb3010016bbf0db0db83"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga3670f3886d02bb3010016bbf0db0db83">STM32_PPRE2</a>&#160;&#160;&#160;<a class="el" href="group__HAL_ga55e0199e60c0551b8fae6b8eb49d6364.html#ga55e0199e60c0551b8fae6b8eb49d6364">STM32_PPRE2_DIV2</a></td></tr>
<tr class="memdesc:ga3670f3886d02bb3010016bbf0db0db83"><td class="mdescLeft">&#160;</td><td class="mdescRight">APB2 prescaler value. <br /></td></tr>
<tr class="separator:ga3670f3886d02bb3010016bbf0db0db83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab395c2abfb2e6fd501ce4529bf09a05f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#gab395c2abfb2e6fd501ce4529bf09a05f">STM32_MCOSEL</a>&#160;&#160;&#160;<a class="el" href="group__HAL_ga4186f9dd06719734d79ffe0f153b7650.html#ga4186f9dd06719734d79ffe0f153b7650">STM32_MCOSEL_NOCLOCK</a></td></tr>
<tr class="memdesc:gab395c2abfb2e6fd501ce4529bf09a05f"><td class="mdescLeft">&#160;</td><td class="mdescRight">MCO pin setting. <br /></td></tr>
<tr class="separator:gab395c2abfb2e6fd501ce4529bf09a05f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53ddc8ca0ba8befeb086fbf9f1e529e0"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga53ddc8ca0ba8befeb086fbf9f1e529e0">STM32_ADC12PRES</a>&#160;&#160;&#160;<a class="el" href="group__HAL_ga1921ff43bcca15ba118c2eb34c72af7f.html#ga1921ff43bcca15ba118c2eb34c72af7f">STM32_ADC12PRES_DIV1</a></td></tr>
<tr class="memdesc:ga53ddc8ca0ba8befeb086fbf9f1e529e0"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC12 prescaler value. <br /></td></tr>
<tr class="separator:ga53ddc8ca0ba8befeb086fbf9f1e529e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8ffecb53d7e6d0986cbb875cd98e0e8"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#gae8ffecb53d7e6d0986cbb875cd98e0e8">STM32_ADC34PRES</a>&#160;&#160;&#160;<a class="el" href="group__HAL_gaef769aa3339c0d4ce30669f7da77fdf3.html#gaef769aa3339c0d4ce30669f7da77fdf3">STM32_ADC34PRES_DIV1</a></td></tr>
<tr class="memdesc:gae8ffecb53d7e6d0986cbb875cd98e0e8"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC34 prescaler value. <br /></td></tr>
<tr class="separator:gae8ffecb53d7e6d0986cbb875cd98e0e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade0c8b4992afc59bd1256c66c794bdeb"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#gade0c8b4992afc59bd1256c66c794bdeb">STM32_USART1SW</a>&#160;&#160;&#160;<a class="el" href="group__HAL_gacd59c2f35b3567e9fa338cd37dcd6151.html#gacd59c2f35b3567e9fa338cd37dcd6151">STM32_USART1SW_PCLK</a></td></tr>
<tr class="memdesc:gade0c8b4992afc59bd1256c66c794bdeb"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART1 clock source. <br /></td></tr>
<tr class="separator:gade0c8b4992afc59bd1256c66c794bdeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb1ff66eb6982d137ed179e590485583"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#gabb1ff66eb6982d137ed179e590485583">STM32_USART2SW</a>&#160;&#160;&#160;<a class="el" href="group__HAL_ga6d840d7ea054a02fffb94ef23ce4b467.html#ga6d840d7ea054a02fffb94ef23ce4b467">STM32_USART2SW_PCLK</a></td></tr>
<tr class="memdesc:gabb1ff66eb6982d137ed179e590485583"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART2 clock source. <br /></td></tr>
<tr class="separator:gabb1ff66eb6982d137ed179e590485583"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadee0147236bd6ccd062536f468d188f4"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#gadee0147236bd6ccd062536f468d188f4">STM32_USART3SW</a>&#160;&#160;&#160;<a class="el" href="group__HAL_ga9207cb93d7fa77752f512d8a3f79b8c1.html#ga9207cb93d7fa77752f512d8a3f79b8c1">STM32_USART3SW_PCLK</a></td></tr>
<tr class="memdesc:gadee0147236bd6ccd062536f468d188f4"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART3 clock source. <br /></td></tr>
<tr class="separator:gadee0147236bd6ccd062536f468d188f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e5267b0f1122de3238914c8299877b4"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga0e5267b0f1122de3238914c8299877b4">STM32_UART4SW</a>&#160;&#160;&#160;<a class="el" href="group__HAL_gab77406e2d3be90eb8ba1b532455c94f1.html#gab77406e2d3be90eb8ba1b532455c94f1">STM32_UART4SW_PCLK</a></td></tr>
<tr class="memdesc:ga0e5267b0f1122de3238914c8299877b4"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART4 clock source. <br /></td></tr>
<tr class="separator:ga0e5267b0f1122de3238914c8299877b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9df33431b70cb65966b572320509c4e8"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga9df33431b70cb65966b572320509c4e8">STM32_UART5SW</a>&#160;&#160;&#160;<a class="el" href="group__HAL_ga3252d29528530e4eb99a761a0a82efbb.html#ga3252d29528530e4eb99a761a0a82efbb">STM32_UART5SW_PCLK</a></td></tr>
<tr class="memdesc:ga9df33431b70cb65966b572320509c4e8"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART5 clock source. <br /></td></tr>
<tr class="separator:ga9df33431b70cb65966b572320509c4e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f73f584e60bf235f5440ce5cee2ca20"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga5f73f584e60bf235f5440ce5cee2ca20">STM32_I2C1SW</a>&#160;&#160;&#160;<a class="el" href="group__HAL_ga1f161db5c399a60e20d1f66cbd3815e1.html#ga1f161db5c399a60e20d1f66cbd3815e1">STM32_I2C1SW_SYSCLK</a></td></tr>
<tr class="memdesc:ga5f73f584e60bf235f5440ce5cee2ca20"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C1 clock source. <br /></td></tr>
<tr class="separator:ga5f73f584e60bf235f5440ce5cee2ca20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18db0548b32c7d9b8bc4448c670bfd1b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga18db0548b32c7d9b8bc4448c670bfd1b">STM32_I2C2SW</a>&#160;&#160;&#160;<a class="el" href="group__HAL_ga84b5c61668851a206253d83e4855ba05.html#ga84b5c61668851a206253d83e4855ba05">STM32_I2C2SW_SYSCLK</a></td></tr>
<tr class="memdesc:ga18db0548b32c7d9b8bc4448c670bfd1b"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C2 clock source. <br /></td></tr>
<tr class="separator:ga18db0548b32c7d9b8bc4448c670bfd1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27fd8ee5368f1d18800f60f190b53d44"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga27fd8ee5368f1d18800f60f190b53d44">STM32_TIM1SW</a>&#160;&#160;&#160;<a class="el" href="group__HAL_gae3c9f2fe285f9b18930fc7e9d9366a1a.html#gae3c9f2fe285f9b18930fc7e9d9366a1a">STM32_TIM1SW_PCLK2</a></td></tr>
<tr class="memdesc:ga27fd8ee5368f1d18800f60f190b53d44"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 clock source. <br /></td></tr>
<tr class="separator:ga27fd8ee5368f1d18800f60f190b53d44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga185fbb756bdb2d64582625c10ebff0b8"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga185fbb756bdb2d64582625c10ebff0b8">STM32_TIM8SW</a>&#160;&#160;&#160;<a class="el" href="group__HAL_ga0960c47dd5835227bff8605efb762354.html#ga0960c47dd5835227bff8605efb762354">STM32_TIM8SW_PCLK2</a></td></tr>
<tr class="memdesc:ga185fbb756bdb2d64582625c10ebff0b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM8 clock source. <br /></td></tr>
<tr class="separator:ga185fbb756bdb2d64582625c10ebff0b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga945eb1f70822303bd0191ef633e5eaca"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga945eb1f70822303bd0191ef633e5eaca">STM32_RTCSEL</a>&#160;&#160;&#160;<a class="el" href="group__HAL_gac5132550f1ca29b308396261787a3700.html#gac5132550f1ca29b308396261787a3700">STM32_RTCSEL_LSI</a></td></tr>
<tr class="memdesc:ga945eb1f70822303bd0191ef633e5eaca"><td class="mdescLeft">&#160;</td><td class="mdescRight">RTC clock source. <br /></td></tr>
<tr class="separator:ga945eb1f70822303bd0191ef633e5eaca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b209febf2d61ba32600c35654ba1bfc"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga0b209febf2d61ba32600c35654ba1bfc">STM32_USB_CLOCK_REQUIRED</a>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="memdesc:ga0b209febf2d61ba32600c35654ba1bfc"><td class="mdescLeft">&#160;</td><td class="mdescRight">USB clock setting. <br /></td></tr>
<tr class="separator:ga0b209febf2d61ba32600c35654ba1bfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09841e6566ed7d5a9a925b4dbacc80a1"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga09841e6566ed7d5a9a925b4dbacc80a1">STM32_USBPRE</a>&#160;&#160;&#160;<a class="el" href="group__HAL_ga85bc268623dc832eebfc004cb55ca0c9.html#ga85bc268623dc832eebfc004cb55ca0c9">STM32_USBPRE_DIV1P5</a></td></tr>
<tr class="memdesc:ga09841e6566ed7d5a9a925b4dbacc80a1"><td class="mdescLeft">&#160;</td><td class="mdescRight">USB prescaler initialization. <br /></td></tr>
<tr class="separator:ga09841e6566ed7d5a9a925b4dbacc80a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:gaf3eca55d81a3c9d0c0b6131b079bfb9e"><td class="memItemLeft" align="right" valign="top">
typedef uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#gaf3eca55d81a3c9d0c0b6131b079bfb9e">halclock_t</a></td></tr>
<tr class="memdesc:gaf3eca55d81a3c9d0c0b6131b079bfb9e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Type representing a system clock frequency. <br /></td></tr>
<tr class="separator:gaf3eca55d81a3c9d0c0b6131b079bfb9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a210ed32313aab79a661eea02778f76"><td class="memItemLeft" align="right" valign="top">
typedef uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga5a210ed32313aab79a661eea02778f76">halrtcnt_t</a></td></tr>
<tr class="memdesc:ga5a210ed32313aab79a661eea02778f76"><td class="mdescLeft">&#160;</td><td class="mdescRight">Type of the realtime free counter value. <br /></td></tr>
<tr class="separator:ga5a210ed32313aab79a661eea02778f76"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga07d5821e5a06754e2ce920c97890d06f"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga07d5821e5a06754e2ce920c97890d06f.html#ga07d5821e5a06754e2ce920c97890d06f">hal_lld_init</a> (void)</td></tr>
<tr class="memdesc:ga07d5821e5a06754e2ce920c97890d06f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Low level HAL driver initialization.  <a href="group__HAL_ga07d5821e5a06754e2ce920c97890d06f.html#ga07d5821e5a06754e2ce920c97890d06f">More...</a><br /></td></tr>
<tr class="separator:ga07d5821e5a06754e2ce920c97890d06f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacdc37c6e05255d6485d9dfe06cdf82f5"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gacdc37c6e05255d6485d9dfe06cdf82f5.html#gacdc37c6e05255d6485d9dfe06cdf82f5">stm32_clock_init</a> (void)</td></tr>
<tr class="memdesc:gacdc37c6e05255d6485d9dfe06cdf82f5"><td class="mdescLeft">&#160;</td><td class="mdescRight">STM32 clocks and <a class="el" href="structPLL.html">PLL</a> initialization.  <a href="group__HAL_gacdc37c6e05255d6485d9dfe06cdf82f5.html#gacdc37c6e05255d6485d9dfe06cdf82f5">More...</a><br /></td></tr>
<tr class="separator:gacdc37c6e05255d6485d9dfe06cdf82f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>STM32F30x HAL subsystem low level driver header. </p>
<dl class="section pre"><dt>Precondition</dt><dd>This module requires the following macros to be defined in the <code>board.h</code> file:<ul>
<li>STM32_LSECLK.</li>
<li>STM32_LSEDRV.</li>
<li>STM32_LSE_BYPASS (optionally).</li>
<li>STM32_HSECLK.</li>
<li>STM32_HSE_BYPASS (optionally).</li>
</ul>
One of the following macros must also be defined:<ul>
<li>STM32F30X for Analog &amp; DSP devices.</li>
</ul>
</dd></dl>
</div></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.18
</small></address>
</body>
</html>
