// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
// Date        : Sun Aug  9 21:30:31 2020
// Host        : Marysia running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ design_1_GPU_DC_0_0_sim_netlist.v
// Design      : design_1_GPU_DC_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7a35tcpg236-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_BLOCK_GEN
   (vga_clk_0,
    vga_clk_1,
    \hcount_out_reg[1]_0 ,
    Q,
    SR,
    \rgb_out_reg[11]_0 ,
    hs_nxt,
    vga_clk,
    vs_nxt,
    vblank_timing,
    hblank_timing,
    line_data,
    D,
    \rgb_out_reg[0]_0 ,
    \rgb_out_reg[11]_1 );
  output vga_clk_0;
  output vga_clk_1;
  output \hcount_out_reg[1]_0 ;
  output [3:0]Q;
  output [0:0]SR;
  output [11:0]\rgb_out_reg[11]_0 ;
  input hs_nxt;
  input vga_clk;
  input vs_nxt;
  input vblank_timing;
  input hblank_timing;
  input [1:0]line_data;
  input [3:0]D;
  input [0:0]\rgb_out_reg[0]_0 ;
  input [11:0]\rgb_out_reg[11]_1 ;

  wire [3:0]D;
  wire [3:0]Q;
  wire [0:0]SR;
  wire hblank_block;
  wire hblank_timing;
  wire \hcount_out_reg[1]_0 ;
  wire hs_nxt;
  wire [1:0]line_data;
  wire [0:0]\rgb_out_reg[0]_0 ;
  wire [11:0]\rgb_out_reg[11]_0 ;
  wire [11:0]\rgb_out_reg[11]_1 ;
  wire vblank_block;
  wire vblank_timing;
  wire vga_clk;
  wire vga_clk_0;
  wire vga_clk_1;
  wire vs_nxt;

  FDRE hblank_out_reg
       (.C(vga_clk),
        .CE(1'b1),
        .D(hblank_timing),
        .Q(hblank_block),
        .R(1'b0));
  FDRE \hcount_out_reg[1] 
       (.C(vga_clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \hcount_out_reg[2] 
       (.C(vga_clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \hcount_out_reg[3] 
       (.C(vga_clk),
        .CE(1'b1),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \hcount_out_reg[4] 
       (.C(vga_clk),
        .CE(1'b1),
        .D(D[3]),
        .Q(Q[3]),
        .R(1'b0));
  (* srl_name = "\inst/block_generator/hsync_out_reg_srl2 " *) 
  SRL16E hsync_out_reg_srl2
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(vga_clk),
        .D(hs_nxt),
        .Q(vga_clk_0));
  LUT2 #(
    .INIT(4'hE)) 
    \rgb_out[11]_i_1__0 
       (.I0(hblank_block),
        .I1(vblank_block),
        .O(SR));
  FDRE \rgb_out_reg[0] 
       (.C(vga_clk),
        .CE(1'b1),
        .D(\rgb_out_reg[11]_1 [0]),
        .Q(\rgb_out_reg[11]_0 [0]),
        .R(\rgb_out_reg[0]_0 ));
  FDRE \rgb_out_reg[10] 
       (.C(vga_clk),
        .CE(1'b1),
        .D(\rgb_out_reg[11]_1 [10]),
        .Q(\rgb_out_reg[11]_0 [10]),
        .R(\rgb_out_reg[0]_0 ));
  FDRE \rgb_out_reg[11] 
       (.C(vga_clk),
        .CE(1'b1),
        .D(\rgb_out_reg[11]_1 [11]),
        .Q(\rgb_out_reg[11]_0 [11]),
        .R(\rgb_out_reg[0]_0 ));
  MUXF7 \rgb_out_reg[11]_i_9 
       (.I0(line_data[1]),
        .I1(line_data[0]),
        .O(\hcount_out_reg[1]_0 ),
        .S(Q[0]));
  FDRE \rgb_out_reg[1] 
       (.C(vga_clk),
        .CE(1'b1),
        .D(\rgb_out_reg[11]_1 [1]),
        .Q(\rgb_out_reg[11]_0 [1]),
        .R(\rgb_out_reg[0]_0 ));
  FDRE \rgb_out_reg[2] 
       (.C(vga_clk),
        .CE(1'b1),
        .D(\rgb_out_reg[11]_1 [2]),
        .Q(\rgb_out_reg[11]_0 [2]),
        .R(\rgb_out_reg[0]_0 ));
  FDRE \rgb_out_reg[3] 
       (.C(vga_clk),
        .CE(1'b1),
        .D(\rgb_out_reg[11]_1 [3]),
        .Q(\rgb_out_reg[11]_0 [3]),
        .R(\rgb_out_reg[0]_0 ));
  FDRE \rgb_out_reg[4] 
       (.C(vga_clk),
        .CE(1'b1),
        .D(\rgb_out_reg[11]_1 [4]),
        .Q(\rgb_out_reg[11]_0 [4]),
        .R(\rgb_out_reg[0]_0 ));
  FDRE \rgb_out_reg[5] 
       (.C(vga_clk),
        .CE(1'b1),
        .D(\rgb_out_reg[11]_1 [5]),
        .Q(\rgb_out_reg[11]_0 [5]),
        .R(\rgb_out_reg[0]_0 ));
  FDRE \rgb_out_reg[6] 
       (.C(vga_clk),
        .CE(1'b1),
        .D(\rgb_out_reg[11]_1 [6]),
        .Q(\rgb_out_reg[11]_0 [6]),
        .R(\rgb_out_reg[0]_0 ));
  FDRE \rgb_out_reg[7] 
       (.C(vga_clk),
        .CE(1'b1),
        .D(\rgb_out_reg[11]_1 [7]),
        .Q(\rgb_out_reg[11]_0 [7]),
        .R(\rgb_out_reg[0]_0 ));
  FDRE \rgb_out_reg[8] 
       (.C(vga_clk),
        .CE(1'b1),
        .D(\rgb_out_reg[11]_1 [8]),
        .Q(\rgb_out_reg[11]_0 [8]),
        .R(\rgb_out_reg[0]_0 ));
  FDRE \rgb_out_reg[9] 
       (.C(vga_clk),
        .CE(1'b1),
        .D(\rgb_out_reg[11]_1 [9]),
        .Q(\rgb_out_reg[11]_0 [9]),
        .R(\rgb_out_reg[0]_0 ));
  FDRE vblank_out_reg
       (.C(vga_clk),
        .CE(1'b1),
        .D(vblank_timing),
        .Q(vblank_block),
        .R(1'b0));
  (* srl_name = "\inst/block_generator/vsync_out_reg_srl2 " *) 
  SRL16E vsync_out_reg_srl2
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(vga_clk),
        .D(vs_nxt),
        .Q(vga_clk_1));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_CLOCKER
   (\out_reg[0]_0 ,
    Q,
    \hcount_out_reg[4] ,
    \rgb_out[11]_i_6__0 ,
    \rgb_out_reg[11]_i_14__0_0 ,
    \rgb_out_reg[11]_i_14__0_1 ,
    \rgb_out_reg[11]_i_14__0_2 ,
    \rgb_out[11]_i_6__0_0 ,
    \rgb_out_reg[11]_i_15_0 ,
    \rgb_out_reg[11]_i_15_1 ,
    \rgb_out_reg[11]_i_15_2 ,
    vcount,
    \rgb_out_reg[11]_i_9 ,
    \rgb_out_reg[11]_i_9_0 ,
    \rgb_out[11]_i_4__0_0 ,
    \rgb_out[11]_i_7__0_0 ,
    \rgb_out[11]_i_35__0_0 ,
    \rgb_out[11]_i_35__0_1 ,
    \rgb_out[11]_i_35__0_2 ,
    \rgb_out[11]_i_22__0_0 ,
    \rgb_out_reg[11]_i_17_0 ,
    \rgb_out[11]_i_3__0_0 ,
    \rgb_out_reg[11]_i_17_1 ,
    \rgb_out_reg[11]_i_17_2 ,
    \rgb_out[11]_i_22__0_1 ,
    \rgb_out_reg[0] ,
    \rgb_out_reg[0]_0 ,
    \rgb_out_reg[0]_1 ,
    \rgb_out[11]_i_3__0_1 ,
    D,
    vga_clk);
  output [2:0]\out_reg[0]_0 ;
  output [5:0]Q;
  output \hcount_out_reg[4] ;
  input \rgb_out[11]_i_6__0 ;
  input \rgb_out_reg[11]_i_14__0_0 ;
  input \rgb_out_reg[11]_i_14__0_1 ;
  input \rgb_out_reg[11]_i_14__0_2 ;
  input \rgb_out[11]_i_6__0_0 ;
  input \rgb_out_reg[11]_i_15_0 ;
  input \rgb_out_reg[11]_i_15_1 ;
  input \rgb_out_reg[11]_i_15_2 ;
  input [2:0]vcount;
  input \rgb_out_reg[11]_i_9 ;
  input \rgb_out_reg[11]_i_9_0 ;
  input \rgb_out[11]_i_4__0_0 ;
  input \rgb_out[11]_i_7__0_0 ;
  input \rgb_out[11]_i_35__0_0 ;
  input \rgb_out[11]_i_35__0_1 ;
  input \rgb_out[11]_i_35__0_2 ;
  input \rgb_out[11]_i_22__0_0 ;
  input \rgb_out_reg[11]_i_17_0 ;
  input [0:0]\rgb_out[11]_i_3__0_0 ;
  input \rgb_out_reg[11]_i_17_1 ;
  input \rgb_out_reg[11]_i_17_2 ;
  input \rgb_out[11]_i_22__0_1 ;
  input \rgb_out_reg[0] ;
  input [3:0]\rgb_out_reg[0]_0 ;
  input \rgb_out_reg[0]_1 ;
  input \rgb_out[11]_i_3__0_1 ;
  input [5:0]D;
  input vga_clk;

  wire [5:0]D;
  wire [5:0]Q;
  wire \hcount_out_reg[4] ;
  wire [26:26]line_data;
  wire [2:0]\out_reg[0]_0 ;
  wire \rgb_out[11]_i_117_n_0 ;
  wire \rgb_out[11]_i_18__0_n_0 ;
  wire \rgb_out[11]_i_22__0_0 ;
  wire \rgb_out[11]_i_22__0_1 ;
  wire \rgb_out[11]_i_35__0_0 ;
  wire \rgb_out[11]_i_35__0_1 ;
  wire \rgb_out[11]_i_35__0_2 ;
  wire \rgb_out[11]_i_35__0_n_0 ;
  wire \rgb_out[11]_i_37__0_n_0 ;
  wire [0:0]\rgb_out[11]_i_3__0_0 ;
  wire \rgb_out[11]_i_3__0_1 ;
  wire \rgb_out[11]_i_43__0_n_0 ;
  wire \rgb_out[11]_i_44__0_n_0 ;
  wire \rgb_out[11]_i_4__0_0 ;
  wire \rgb_out[11]_i_4__0_n_0 ;
  wire \rgb_out[11]_i_50__0_n_0 ;
  wire \rgb_out[11]_i_52__0_n_0 ;
  wire \rgb_out[11]_i_6__0 ;
  wire \rgb_out[11]_i_6__0_0 ;
  wire \rgb_out[11]_i_7__0_0 ;
  wire \rgb_out[11]_i_7__0_n_0 ;
  wire \rgb_out[11]_i_89_n_0 ;
  wire \rgb_out[11]_i_8__0_n_0 ;
  wire \rgb_out[11]_i_97_n_0 ;
  wire \rgb_out_reg[0] ;
  wire [3:0]\rgb_out_reg[0]_0 ;
  wire \rgb_out_reg[0]_1 ;
  wire \rgb_out_reg[11]_i_14__0_0 ;
  wire \rgb_out_reg[11]_i_14__0_1 ;
  wire \rgb_out_reg[11]_i_14__0_2 ;
  wire \rgb_out_reg[11]_i_15_0 ;
  wire \rgb_out_reg[11]_i_15_1 ;
  wire \rgb_out_reg[11]_i_15_2 ;
  wire \rgb_out_reg[11]_i_17_0 ;
  wire \rgb_out_reg[11]_i_17_1 ;
  wire \rgb_out_reg[11]_i_17_2 ;
  wire \rgb_out_reg[11]_i_9 ;
  wire \rgb_out_reg[11]_i_9_0 ;
  wire [2:0]vcount;
  wire vga_clk;

  FDRE \out_reg[0] 
       (.C(vga_clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \out_reg[1] 
       (.C(vga_clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \out_reg[2] 
       (.C(vga_clk),
        .CE(1'b1),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \out_reg[3] 
       (.C(vga_clk),
        .CE(1'b1),
        .D(D[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \out_reg[4] 
       (.C(vga_clk),
        .CE(1'b1),
        .D(D[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \out_reg[5] 
       (.C(vga_clk),
        .CE(1'b1),
        .D(D[5]),
        .Q(Q[5]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000041000000000)) 
    \rgb_out[11]_i_117 
       (.I0(Q[3]),
        .I1(vcount[0]),
        .I2(vcount[1]),
        .I3(vcount[2]),
        .I4(Q[4]),
        .I5(Q[1]),
        .O(\rgb_out[11]_i_117_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000100000)) 
    \rgb_out[11]_i_18__0 
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(\rgb_out[11]_i_7__0_0 ),
        .I3(Q[4]),
        .I4(Q[1]),
        .I5(Q[5]),
        .O(\rgb_out[11]_i_18__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[11]_i_22__0 
       (.I0(\rgb_out_reg[11]_i_9 ),
        .I1(\rgb_out[11]_i_50__0_n_0 ),
        .I2(Q[0]),
        .I3(\rgb_out_reg[11]_i_9_0 ),
        .I4(Q[5]),
        .I5(\rgb_out[11]_i_52__0_n_0 ),
        .O(\out_reg[0]_0 [0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[11]_i_35__0 
       (.I0(\rgb_out[11]_i_89_n_0 ),
        .I1(\rgb_out_reg[11]_i_14__0_0 ),
        .I2(Q[5]),
        .I3(\rgb_out_reg[11]_i_14__0_1 ),
        .I4(Q[2]),
        .I5(\rgb_out_reg[11]_i_14__0_2 ),
        .O(\rgb_out[11]_i_35__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[11]_i_37__0 
       (.I0(\rgb_out[11]_i_97_n_0 ),
        .I1(\rgb_out_reg[11]_i_15_0 ),
        .I2(Q[5]),
        .I3(\rgb_out_reg[11]_i_15_1 ),
        .I4(Q[2]),
        .I5(\rgb_out_reg[11]_i_15_2 ),
        .O(\rgb_out[11]_i_37__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[11]_i_3__0 
       (.I0(\rgb_out[11]_i_4__0_n_0 ),
        .I1(\rgb_out_reg[0] ),
        .I2(\rgb_out_reg[0]_0 [3]),
        .I3(\rgb_out_reg[0]_1 ),
        .I4(\rgb_out_reg[0]_0 [2]),
        .I5(\rgb_out[11]_i_7__0_n_0 ),
        .O(\hcount_out_reg[4] ));
  LUT6 #(
    .INIT(64'h00000000B0808080)) 
    \rgb_out[11]_i_43__0 
       (.I0(\rgb_out_reg[11]_i_17_1 ),
        .I1(Q[5]),
        .I2(Q[1]),
        .I3(\rgb_out_reg[11]_i_17_2 ),
        .I4(Q[3]),
        .I5(Q[2]),
        .O(\rgb_out[11]_i_43__0_n_0 ));
  LUT5 #(
    .INIT(32'h00002E22)) 
    \rgb_out[11]_i_44__0 
       (.I0(\rgb_out[11]_i_117_n_0 ),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(\rgb_out_reg[11]_i_17_0 ),
        .I4(Q[5]),
        .O(\rgb_out[11]_i_44__0_n_0 ));
  LUT6 #(
    .INIT(64'h0008FFFF00080000)) 
    \rgb_out[11]_i_4__0 
       (.I0(Q[0]),
        .I1(\rgb_out[11]_i_8__0_n_0 ),
        .I2(Q[5]),
        .I3(\rgb_out_reg[0]_0 [0]),
        .I4(\rgb_out_reg[0]_0 [1]),
        .I5(\rgb_out[11]_i_3__0_1 ),
        .O(\rgb_out[11]_i_4__0_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \rgb_out[11]_i_50__0 
       (.I0(\rgb_out[11]_i_22__0_0 ),
        .I1(Q[1]),
        .I2(\rgb_out_reg[11]_i_17_0 ),
        .I3(Q[2]),
        .I4(\rgb_out[11]_i_117_n_0 ),
        .O(\rgb_out[11]_i_50__0_n_0 ));
  LUT5 #(
    .INIT(32'h00002000)) 
    \rgb_out[11]_i_52__0 
       (.I0(Q[1]),
        .I1(Q[4]),
        .I2(\rgb_out[11]_i_22__0_1 ),
        .I3(Q[3]),
        .I4(Q[2]),
        .O(\rgb_out[11]_i_52__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0A0A0C0C0C0C0)) 
    \rgb_out[11]_i_7__0 
       (.I0(\rgb_out[11]_i_3__0_0 ),
        .I1(line_data),
        .I2(\rgb_out_reg[0]_0 [1]),
        .I3(Q[0]),
        .I4(\rgb_out[11]_i_18__0_n_0 ),
        .I5(\rgb_out_reg[0]_0 [0]),
        .O(\rgb_out[11]_i_7__0_n_0 ));
  LUT6 #(
    .INIT(64'h4F40FFFF4F400000)) 
    \rgb_out[11]_i_89 
       (.I0(Q[3]),
        .I1(\rgb_out[11]_i_35__0_0 ),
        .I2(Q[1]),
        .I3(\rgb_out[11]_i_35__0_1 ),
        .I4(Q[4]),
        .I5(\rgb_out[11]_i_35__0_2 ),
        .O(\rgb_out[11]_i_89_n_0 ));
  LUT6 #(
    .INIT(64'h0000838000000000)) 
    \rgb_out[11]_i_8__0 
       (.I0(\rgb_out[11]_i_4__0_0 ),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(\rgb_out[11]_i_7__0_0 ),
        .I4(Q[4]),
        .I5(Q[1]),
        .O(\rgb_out[11]_i_8__0_n_0 ));
  LUT6 #(
    .INIT(64'h002F2F3F0F2F2F00)) 
    \rgb_out[11]_i_97 
       (.I0(Q[1]),
        .I1(Q[3]),
        .I2(Q[4]),
        .I3(vcount[2]),
        .I4(vcount[1]),
        .I5(vcount[0]),
        .O(\rgb_out[11]_i_97_n_0 ));
  MUXF7 \rgb_out_reg[11]_i_14__0 
       (.I0(\rgb_out[11]_i_35__0_n_0 ),
        .I1(\rgb_out[11]_i_6__0 ),
        .O(\out_reg[0]_0 [1]),
        .S(Q[0]));
  MUXF7 \rgb_out_reg[11]_i_15 
       (.I0(\rgb_out[11]_i_37__0_n_0 ),
        .I1(\rgb_out[11]_i_6__0_0 ),
        .O(\out_reg[0]_0 [2]),
        .S(Q[0]));
  MUXF7 \rgb_out_reg[11]_i_17 
       (.I0(\rgb_out[11]_i_43__0_n_0 ),
        .I1(\rgb_out[11]_i_44__0_n_0 ),
        .O(line_data),
        .S(Q[0]));
endmodule

(* ORIG_REF_NAME = "CLOCKER" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_CLOCKER__parameterized0
   (D,
    \rgb_out_reg[0] ,
    \rgb_out_reg[11] ,
    \out_reg[2]_0 ,
    vga_clk);
  output [11:0]D;
  input \rgb_out_reg[0] ;
  input [11:0]\rgb_out_reg[11] ;
  input [2:0]\out_reg[2]_0 ;
  input vga_clk;

  wire [11:0]D;
  wire [2:0]\out_reg[2]_0 ;
  wire \out_reg_n_0_[0] ;
  wire \out_reg_n_0_[2] ;
  wire \rgb_out_reg[0] ;
  wire [11:0]\rgb_out_reg[11] ;
  wire \text_generator/rgb_out_nxt1 ;
  wire vga_clk;

  FDRE \out_reg[0] 
       (.C(vga_clk),
        .CE(1'b1),
        .D(\out_reg[2]_0 [0]),
        .Q(\out_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \out_reg[1] 
       (.C(vga_clk),
        .CE(1'b1),
        .D(\out_reg[2]_0 [1]),
        .Q(\text_generator/rgb_out_nxt1 ),
        .R(1'b0));
  FDRE \out_reg[2] 
       (.C(vga_clk),
        .CE(1'b1),
        .D(\out_reg[2]_0 [2]),
        .Q(\out_reg_n_0_[2] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rgb_out[0]_i_1__0 
       (.I0(\out_reg_n_0_[0] ),
        .I1(\rgb_out_reg[0] ),
        .I2(\rgb_out_reg[11] [0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rgb_out[10]_i_1__0 
       (.I0(\out_reg_n_0_[2] ),
        .I1(\rgb_out_reg[0] ),
        .I2(\rgb_out_reg[11] [10]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rgb_out[11]_i_2__0 
       (.I0(\out_reg_n_0_[2] ),
        .I1(\rgb_out_reg[0] ),
        .I2(\rgb_out_reg[11] [11]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rgb_out[1]_i_1__0 
       (.I0(\out_reg_n_0_[0] ),
        .I1(\rgb_out_reg[0] ),
        .I2(\rgb_out_reg[11] [1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rgb_out[2]_i_1__0 
       (.I0(\out_reg_n_0_[0] ),
        .I1(\rgb_out_reg[0] ),
        .I2(\rgb_out_reg[11] [2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rgb_out[3]_i_1__0 
       (.I0(\out_reg_n_0_[0] ),
        .I1(\rgb_out_reg[0] ),
        .I2(\rgb_out_reg[11] [3]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rgb_out[4]_i_1__0 
       (.I0(\text_generator/rgb_out_nxt1 ),
        .I1(\rgb_out_reg[0] ),
        .I2(\rgb_out_reg[11] [4]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rgb_out[5]_i_1__0 
       (.I0(\text_generator/rgb_out_nxt1 ),
        .I1(\rgb_out_reg[0] ),
        .I2(\rgb_out_reg[11] [5]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rgb_out[6]_i_1__0 
       (.I0(\text_generator/rgb_out_nxt1 ),
        .I1(\rgb_out_reg[0] ),
        .I2(\rgb_out_reg[11] [6]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rgb_out[7]_i_1__0 
       (.I0(\text_generator/rgb_out_nxt1 ),
        .I1(\rgb_out_reg[0] ),
        .I2(\rgb_out_reg[11] [7]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rgb_out[8]_i_1__0 
       (.I0(\out_reg_n_0_[2] ),
        .I1(\rgb_out_reg[0] ),
        .I2(\rgb_out_reg[11] [8]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rgb_out[9]_i_1__0 
       (.I0(\out_reg_n_0_[2] ),
        .I1(\rgb_out_reg[0] ),
        .I2(\rgb_out_reg[11] [9]),
        .O(D[9]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_GPU_DC_v1_0
   (hs,
    vs,
    axi_lite_wready,
    axi_lite_awready,
    axi_lite_arready,
    axi_lite_rdata,
    Q,
    axi_lite_rvalid,
    axi_lite_bvalid,
    vga_clk,
    axi_lite_wdata,
    axi_lite_aclk,
    axi_lite_araddr,
    axi_lite_arvalid,
    axi_lite_awaddr,
    axi_lite_wvalid,
    axi_lite_awvalid,
    axi_lite_wstrb,
    axi_lite_aresetn,
    axi_lite_bready,
    axi_lite_rready);
  output hs;
  output vs;
  output axi_lite_wready;
  output axi_lite_awready;
  output axi_lite_arready;
  output [31:0]axi_lite_rdata;
  output [11:0]Q;
  output axi_lite_rvalid;
  output axi_lite_bvalid;
  input vga_clk;
  input [31:0]axi_lite_wdata;
  input axi_lite_aclk;
  input [1:0]axi_lite_araddr;
  input axi_lite_arvalid;
  input [1:0]axi_lite_awaddr;
  input axi_lite_wvalid;
  input axi_lite_awvalid;
  input [3:0]axi_lite_wstrb;
  input axi_lite_aresetn;
  input axi_lite_bready;
  input axi_lite_rready;

  wire GPU_DC_v1_0_AXI_LITE_inst_n_10;
  wire GPU_DC_v1_0_AXI_LITE_inst_n_11;
  wire GPU_DC_v1_0_AXI_LITE_inst_n_12;
  wire GPU_DC_v1_0_AXI_LITE_inst_n_13;
  wire GPU_DC_v1_0_AXI_LITE_inst_n_14;
  wire GPU_DC_v1_0_AXI_LITE_inst_n_15;
  wire GPU_DC_v1_0_AXI_LITE_inst_n_16;
  wire GPU_DC_v1_0_AXI_LITE_inst_n_17;
  wire GPU_DC_v1_0_AXI_LITE_inst_n_18;
  wire GPU_DC_v1_0_AXI_LITE_inst_n_19;
  wire GPU_DC_v1_0_AXI_LITE_inst_n_20;
  wire GPU_DC_v1_0_AXI_LITE_inst_n_21;
  wire GPU_DC_v1_0_AXI_LITE_inst_n_22;
  wire GPU_DC_v1_0_AXI_LITE_inst_n_23;
  wire GPU_DC_v1_0_AXI_LITE_inst_n_24;
  wire GPU_DC_v1_0_AXI_LITE_inst_n_25;
  wire GPU_DC_v1_0_AXI_LITE_inst_n_26;
  wire GPU_DC_v1_0_AXI_LITE_inst_n_29;
  wire GPU_DC_v1_0_AXI_LITE_inst_n_3;
  wire GPU_DC_v1_0_AXI_LITE_inst_n_30;
  wire GPU_DC_v1_0_AXI_LITE_inst_n_31;
  wire GPU_DC_v1_0_AXI_LITE_inst_n_32;
  wire GPU_DC_v1_0_AXI_LITE_inst_n_33;
  wire GPU_DC_v1_0_AXI_LITE_inst_n_34;
  wire GPU_DC_v1_0_AXI_LITE_inst_n_4;
  wire GPU_DC_v1_0_AXI_LITE_inst_n_5;
  wire GPU_DC_v1_0_AXI_LITE_inst_n_6;
  wire GPU_DC_v1_0_AXI_LITE_inst_n_7;
  wire GPU_DC_v1_0_AXI_LITE_inst_n_8;
  wire GPU_DC_v1_0_AXI_LITE_inst_n_9;
  wire [11:0]Q;
  wire axi_lite_aclk;
  wire [1:0]axi_lite_araddr;
  wire axi_lite_aresetn;
  wire axi_lite_arready;
  wire axi_lite_arvalid;
  wire [1:0]axi_lite_awaddr;
  wire axi_lite_awready;
  wire axi_lite_awvalid;
  wire axi_lite_bready;
  wire axi_lite_bvalid;
  wire [31:0]axi_lite_rdata;
  wire axi_lite_rready;
  wire axi_lite_rvalid;
  wire [31:0]axi_lite_wdata;
  wire axi_lite_wready;
  wire [3:0]axi_lite_wstrb;
  wire axi_lite_wvalid;
  wire [9:6]block_addr;
  wire block_generator_n_0;
  wire block_generator_n_1;
  wire block_generator_n_2;
  wire block_generator_n_7;
  wire hblank_timing;
  wire [4:1]hcount;
  wire [9:0]hcount_timing;
  wire hs;
  wire hs_nxt;
  wire [2:0]in;
  wire [24:4]line_data;
  wire number_clocker_n_9;
  wire [11:0]p_1_in;
  wire [11:0]p_1_in__0;
  wire [11:0]rgb;
  wire [10:5]sel;
  wire timing_generator_n_100;
  wire timing_generator_n_101;
  wire timing_generator_n_102;
  wire timing_generator_n_103;
  wire timing_generator_n_104;
  wire timing_generator_n_105;
  wire timing_generator_n_106;
  wire timing_generator_n_107;
  wire timing_generator_n_108;
  wire timing_generator_n_109;
  wire timing_generator_n_110;
  wire timing_generator_n_111;
  wire timing_generator_n_112;
  wire timing_generator_n_113;
  wire timing_generator_n_114;
  wire timing_generator_n_115;
  wire timing_generator_n_116;
  wire timing_generator_n_117;
  wire timing_generator_n_118;
  wire timing_generator_n_119;
  wire timing_generator_n_120;
  wire timing_generator_n_123;
  wire timing_generator_n_124;
  wire timing_generator_n_125;
  wire timing_generator_n_126;
  wire timing_generator_n_127;
  wire timing_generator_n_128;
  wire timing_generator_n_16;
  wire timing_generator_n_17;
  wire timing_generator_n_21;
  wire timing_generator_n_22;
  wire timing_generator_n_23;
  wire timing_generator_n_24;
  wire timing_generator_n_32;
  wire timing_generator_n_33;
  wire timing_generator_n_34;
  wire timing_generator_n_35;
  wire timing_generator_n_36;
  wire timing_generator_n_37;
  wire timing_generator_n_38;
  wire timing_generator_n_39;
  wire timing_generator_n_40;
  wire timing_generator_n_41;
  wire timing_generator_n_42;
  wire timing_generator_n_43;
  wire timing_generator_n_44;
  wire timing_generator_n_45;
  wire timing_generator_n_46;
  wire timing_generator_n_47;
  wire timing_generator_n_48;
  wire timing_generator_n_49;
  wire timing_generator_n_50;
  wire timing_generator_n_51;
  wire timing_generator_n_52;
  wire timing_generator_n_53;
  wire timing_generator_n_54;
  wire timing_generator_n_55;
  wire timing_generator_n_56;
  wire timing_generator_n_57;
  wire timing_generator_n_58;
  wire timing_generator_n_59;
  wire timing_generator_n_60;
  wire timing_generator_n_61;
  wire timing_generator_n_62;
  wire timing_generator_n_63;
  wire timing_generator_n_64;
  wire timing_generator_n_65;
  wire timing_generator_n_66;
  wire timing_generator_n_67;
  wire timing_generator_n_68;
  wire timing_generator_n_69;
  wire timing_generator_n_70;
  wire timing_generator_n_71;
  wire timing_generator_n_72;
  wire timing_generator_n_73;
  wire timing_generator_n_74;
  wire timing_generator_n_75;
  wire timing_generator_n_76;
  wire timing_generator_n_77;
  wire timing_generator_n_78;
  wire timing_generator_n_79;
  wire timing_generator_n_80;
  wire timing_generator_n_81;
  wire timing_generator_n_82;
  wire timing_generator_n_83;
  wire timing_generator_n_84;
  wire timing_generator_n_85;
  wire timing_generator_n_86;
  wire timing_generator_n_87;
  wire timing_generator_n_88;
  wire timing_generator_n_89;
  wire timing_generator_n_90;
  wire timing_generator_n_91;
  wire timing_generator_n_92;
  wire timing_generator_n_93;
  wire timing_generator_n_94;
  wire timing_generator_n_95;
  wire timing_generator_n_96;
  wire timing_generator_n_97;
  wire timing_generator_n_98;
  wire timing_generator_n_99;
  wire vblank_timing;
  wire [4:2]vcount;
  wire [4:0]vcount_nxt;
  wire vga_clk;
  wire vs;
  wire vs_nxt;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_GPU_DC_v1_0_AXI_LITE GPU_DC_v1_0_AXI_LITE_inst
       (.ADDRA({timing_generator_n_21,hcount_timing[9:6],timing_generator_n_22}),
        .ADDRB({timing_generator_n_16,timing_generator_n_17}),
        .ADDRC({timing_generator_n_84,timing_generator_n_85,timing_generator_n_86,timing_generator_n_87,timing_generator_n_88}),
        .D({GPU_DC_v1_0_AXI_LITE_inst_n_29,GPU_DC_v1_0_AXI_LITE_inst_n_30,GPU_DC_v1_0_AXI_LITE_inst_n_31,GPU_DC_v1_0_AXI_LITE_inst_n_32,GPU_DC_v1_0_AXI_LITE_inst_n_33,GPU_DC_v1_0_AXI_LITE_inst_n_34}),
        .axi_arready_reg_0(axi_lite_arready),
        .axi_awready_reg_0(axi_lite_awready),
        .axi_lite_aclk(axi_lite_aclk),
        .axi_lite_araddr(axi_lite_araddr),
        .axi_lite_aresetn(axi_lite_aresetn),
        .axi_lite_arvalid(axi_lite_arvalid),
        .axi_lite_awaddr(axi_lite_awaddr),
        .axi_lite_awvalid(axi_lite_awvalid),
        .axi_lite_bready(axi_lite_bready),
        .axi_lite_bvalid(axi_lite_bvalid),
        .axi_lite_rdata(axi_lite_rdata),
        .axi_lite_rready(axi_lite_rready),
        .axi_lite_rvalid(axi_lite_rvalid),
        .axi_lite_wdata(axi_lite_wdata),
        .axi_lite_wstrb(axi_lite_wstrb),
        .axi_lite_wvalid(axi_lite_wvalid),
        .axi_wready_reg_0(axi_lite_wready),
        .block_addr(block_addr),
        .out(hcount_timing[5:0]),
        .\rgb_out[0]_i_8_0 (timing_generator_n_126),
        .\rgb_out[11]_i_32_0 ({timing_generator_n_103,timing_generator_n_104,timing_generator_n_105,timing_generator_n_106,timing_generator_n_107}),
        .\rgb_out[11]_i_44_0 ({timing_generator_n_108,timing_generator_n_109,timing_generator_n_110,timing_generator_n_111}),
        .\rgb_out[11]_i_52_0 ({timing_generator_n_94,timing_generator_n_95,timing_generator_n_96,timing_generator_n_97}),
        .\rgb_out[11]_i_60_0 ({timing_generator_n_98,timing_generator_n_99,timing_generator_n_100,timing_generator_n_101,timing_generator_n_102}),
        .\rgb_out[11]_i_6_0 (p_1_in),
        .\rgb_out[2]_i_26_0 ({timing_generator_n_82,timing_generator_n_83}),
        .\rgb_out[2]_i_27_0 (timing_generator_n_115),
        .\rgb_out[2]_i_27_1 (timing_generator_n_119),
        .\rgb_out[2]_i_35_0 (timing_generator_n_123),
        .\rgb_out[2]_i_43_0 ({timing_generator_n_89,timing_generator_n_90,timing_generator_n_91,timing_generator_n_92,timing_generator_n_93}),
        .\rgb_out[2]_i_7_0 (timing_generator_n_55),
        .\rgb_out[4]_i_8_0 (timing_generator_n_125),
        .\rgb_out[5]_i_18_0 ({timing_generator_n_65,timing_generator_n_66}),
        .\rgb_out[5]_i_19_0 ({timing_generator_n_116,timing_generator_n_117,timing_generator_n_118}),
        .\rgb_out[5]_i_27_0 ({timing_generator_n_67,timing_generator_n_68,timing_generator_n_69,timing_generator_n_70,timing_generator_n_71}),
        .\rgb_out[5]_i_35_0 ({timing_generator_n_72,timing_generator_n_73,timing_generator_n_74,timing_generator_n_75,timing_generator_n_76}),
        .\rgb_out[5]_i_43_0 ({timing_generator_n_77,timing_generator_n_78,timing_generator_n_79,timing_generator_n_80,timing_generator_n_81}),
        .\rgb_out[5]_i_9_0 (timing_generator_n_127),
        .\rgb_out[7]_i_4_0 (timing_generator_n_128),
        .\rgb_out[8]_i_12_0 (timing_generator_n_120),
        .\rgb_out[8]_i_19_0 ({timing_generator_n_112,timing_generator_n_113,timing_generator_n_114}),
        .\rgb_out[8]_i_27_0 ({timing_generator_n_56,timing_generator_n_57,timing_generator_n_58,timing_generator_n_59,timing_generator_n_60}),
        .\rgb_out[8]_i_35_0 ({timing_generator_n_61,timing_generator_n_62,timing_generator_n_63,timing_generator_n_64}),
        .\rgb_out[8]_i_43_0 (timing_generator_n_124),
        .\rgb_out_reg[0] (timing_generator_n_24),
        .\rgb_out_reg[0]_0 (timing_generator_n_23),
        .vcount_nxt(vcount_nxt),
        .\vcount_reg[9] (in),
        .vga_clk(vga_clk),
        .vga_clk_0(GPU_DC_v1_0_AXI_LITE_inst_n_3),
        .vga_clk_1(GPU_DC_v1_0_AXI_LITE_inst_n_4),
        .vga_clk_10(GPU_DC_v1_0_AXI_LITE_inst_n_13),
        .vga_clk_11(GPU_DC_v1_0_AXI_LITE_inst_n_14),
        .vga_clk_12(GPU_DC_v1_0_AXI_LITE_inst_n_15),
        .vga_clk_13(GPU_DC_v1_0_AXI_LITE_inst_n_16),
        .vga_clk_14(GPU_DC_v1_0_AXI_LITE_inst_n_17),
        .vga_clk_15(GPU_DC_v1_0_AXI_LITE_inst_n_18),
        .vga_clk_16(GPU_DC_v1_0_AXI_LITE_inst_n_19),
        .vga_clk_17(GPU_DC_v1_0_AXI_LITE_inst_n_20),
        .vga_clk_18(GPU_DC_v1_0_AXI_LITE_inst_n_21),
        .vga_clk_19(GPU_DC_v1_0_AXI_LITE_inst_n_22),
        .vga_clk_2(GPU_DC_v1_0_AXI_LITE_inst_n_5),
        .vga_clk_20(GPU_DC_v1_0_AXI_LITE_inst_n_23),
        .vga_clk_21(GPU_DC_v1_0_AXI_LITE_inst_n_24),
        .vga_clk_22(GPU_DC_v1_0_AXI_LITE_inst_n_25),
        .vga_clk_23(GPU_DC_v1_0_AXI_LITE_inst_n_26),
        .vga_clk_3(GPU_DC_v1_0_AXI_LITE_inst_n_6),
        .vga_clk_4(GPU_DC_v1_0_AXI_LITE_inst_n_7),
        .vga_clk_5(GPU_DC_v1_0_AXI_LITE_inst_n_8),
        .vga_clk_6(GPU_DC_v1_0_AXI_LITE_inst_n_9),
        .vga_clk_7(GPU_DC_v1_0_AXI_LITE_inst_n_10),
        .vga_clk_8(GPU_DC_v1_0_AXI_LITE_inst_n_11),
        .vga_clk_9(GPU_DC_v1_0_AXI_LITE_inst_n_12));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_BLOCK_GEN block_generator
       (.D({timing_generator_n_109,timing_generator_n_110,hcount_timing[2:1]}),
        .Q(hcount),
        .SR(block_generator_n_7),
        .hblank_timing(hblank_timing),
        .\hcount_out_reg[1]_0 (block_generator_n_2),
        .hs_nxt(hs_nxt),
        .line_data({line_data[6],line_data[4]}),
        .\rgb_out_reg[0]_0 (timing_generator_n_54),
        .\rgb_out_reg[11]_0 (rgb),
        .\rgb_out_reg[11]_1 (p_1_in),
        .vblank_timing(vblank_timing),
        .vga_clk(vga_clk),
        .vga_clk_0(block_generator_n_0),
        .vga_clk_1(block_generator_n_1),
        .vs_nxt(vs_nxt));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_CLOCKER__parameterized0 color_clocker
       (.D(p_1_in__0),
        .\out_reg[2]_0 (in),
        .\rgb_out_reg[0] (number_clocker_n_9),
        .\rgb_out_reg[11] (rgb),
        .vga_clk(vga_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_CLOCKER number_clocker
       (.D({GPU_DC_v1_0_AXI_LITE_inst_n_29,GPU_DC_v1_0_AXI_LITE_inst_n_30,GPU_DC_v1_0_AXI_LITE_inst_n_31,GPU_DC_v1_0_AXI_LITE_inst_n_32,GPU_DC_v1_0_AXI_LITE_inst_n_33,GPU_DC_v1_0_AXI_LITE_inst_n_34}),
        .Q(sel),
        .\hcount_out_reg[4] (number_clocker_n_9),
        .\out_reg[0]_0 ({line_data[22],line_data[20],line_data[4]}),
        .\rgb_out[11]_i_22__0_0 (timing_generator_n_51),
        .\rgb_out[11]_i_22__0_1 (timing_generator_n_49),
        .\rgb_out[11]_i_35__0_0 (timing_generator_n_46),
        .\rgb_out[11]_i_35__0_1 (timing_generator_n_44),
        .\rgb_out[11]_i_35__0_2 (timing_generator_n_42),
        .\rgb_out[11]_i_3__0_0 (line_data[24]),
        .\rgb_out[11]_i_3__0_1 (block_generator_n_2),
        .\rgb_out[11]_i_4__0_0 (timing_generator_n_43),
        .\rgb_out[11]_i_6__0 (timing_generator_n_32),
        .\rgb_out[11]_i_6__0_0 (timing_generator_n_40),
        .\rgb_out[11]_i_7__0_0 (timing_generator_n_34),
        .\rgb_out_reg[0] (timing_generator_n_52),
        .\rgb_out_reg[0]_0 (hcount),
        .\rgb_out_reg[0]_1 (timing_generator_n_53),
        .\rgb_out_reg[11]_i_14__0_0 (timing_generator_n_33),
        .\rgb_out_reg[11]_i_14__0_1 (timing_generator_n_35),
        .\rgb_out_reg[11]_i_14__0_2 (timing_generator_n_38),
        .\rgb_out_reg[11]_i_15_0 (timing_generator_n_39),
        .\rgb_out_reg[11]_i_15_1 (timing_generator_n_37),
        .\rgb_out_reg[11]_i_15_2 (timing_generator_n_36),
        .\rgb_out_reg[11]_i_17_0 (timing_generator_n_45),
        .\rgb_out_reg[11]_i_17_1 (timing_generator_n_50),
        .\rgb_out_reg[11]_i_17_2 (timing_generator_n_48),
        .\rgb_out_reg[11]_i_9 (timing_generator_n_47),
        .\rgb_out_reg[11]_i_9_0 (timing_generator_n_41),
        .vcount(vcount),
        .vga_clk(vga_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TEXT_GEN text_generator
       (.D(p_1_in__0),
        .Q(Q),
        .SR(block_generator_n_7),
        .hs(hs),
        .hsync_out_reg_0(block_generator_n_0),
        .vga_clk(vga_clk),
        .vs(vs),
        .vsync_out_reg_0(block_generator_n_1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TIMING_GEN timing_generator
       (.ADDRA({timing_generator_n_21,timing_generator_n_22}),
        .ADDRB({timing_generator_n_16,timing_generator_n_17}),
        .ADDRC({timing_generator_n_84,timing_generator_n_85,timing_generator_n_86,timing_generator_n_87,timing_generator_n_88}),
        .D(timing_generator_n_55),
        .Q(hcount_timing),
        .block_addr(block_addr),
        .hblank_out_reg_0(timing_generator_n_54),
        .hblank_timing(hblank_timing),
        .\hcount_out_reg[2] (timing_generator_n_52),
        .\hcount_out_reg[2]_0 (timing_generator_n_53),
        .\hcount_reg[0]_rep__0_0 (timing_generator_n_119),
        .\hcount_reg[0]_rep__11_0 (timing_generator_n_120),
        .\hcount_reg[1]_rep__4_0 (timing_generator_n_115),
        .\hcount_reg[4]_rep__1_0 ({timing_generator_n_65,timing_generator_n_66}),
        .\hcount_reg[4]_rep__5_0 ({timing_generator_n_82,timing_generator_n_83}),
        .hs_nxt(hs_nxt),
        .\out_reg[0] ({line_data[24],line_data[6]}),
        .\out_reg[1] (timing_generator_n_33),
        .\out_reg[1]_0 (timing_generator_n_35),
        .\out_reg[1]_1 (timing_generator_n_36),
        .\out_reg[1]_2 (timing_generator_n_37),
        .\out_reg[1]_3 (timing_generator_n_38),
        .\out_reg[1]_4 (timing_generator_n_39),
        .\out_reg[2] (timing_generator_n_41),
        .\out_reg[3] (timing_generator_n_47),
        .\out_reg[3]_0 (timing_generator_n_51),
        .\out_reg[4] (timing_generator_n_45),
        .\out_reg[4]_0 (timing_generator_n_50),
        .\out_reg[5] (timing_generator_n_32),
        .\out_reg[5]_0 (timing_generator_n_40),
        .\rgb_out[11]_i_33_0 (GPU_DC_v1_0_AXI_LITE_inst_n_6),
        .\rgb_out[11]_i_33_1 (GPU_DC_v1_0_AXI_LITE_inst_n_4),
        .\rgb_out[11]_i_33_2 (GPU_DC_v1_0_AXI_LITE_inst_n_10),
        .\rgb_out[11]_i_33_3 (GPU_DC_v1_0_AXI_LITE_inst_n_8),
        .\rgb_out[11]_i_33_4 (GPU_DC_v1_0_AXI_LITE_inst_n_14),
        .\rgb_out[11]_i_33_5 (GPU_DC_v1_0_AXI_LITE_inst_n_12),
        .\rgb_out[11]_i_33_6 (GPU_DC_v1_0_AXI_LITE_inst_n_18),
        .\rgb_out[11]_i_33_7 (GPU_DC_v1_0_AXI_LITE_inst_n_16),
        .\rgb_out[11]_i_34_0 (GPU_DC_v1_0_AXI_LITE_inst_n_22),
        .\rgb_out[11]_i_34_1 (GPU_DC_v1_0_AXI_LITE_inst_n_20),
        .\rgb_out[11]_i_39_0 (GPU_DC_v1_0_AXI_LITE_inst_n_5),
        .\rgb_out[11]_i_39_1 (GPU_DC_v1_0_AXI_LITE_inst_n_3),
        .\rgb_out[11]_i_39_2 (GPU_DC_v1_0_AXI_LITE_inst_n_9),
        .\rgb_out[11]_i_39_3 (GPU_DC_v1_0_AXI_LITE_inst_n_7),
        .\rgb_out[11]_i_39_4 (GPU_DC_v1_0_AXI_LITE_inst_n_13),
        .\rgb_out[11]_i_39_5 (GPU_DC_v1_0_AXI_LITE_inst_n_11),
        .\rgb_out[11]_i_39_6 (GPU_DC_v1_0_AXI_LITE_inst_n_17),
        .\rgb_out[11]_i_39_7 (GPU_DC_v1_0_AXI_LITE_inst_n_15),
        .\rgb_out[11]_i_3__0 ({line_data[22],line_data[20]}),
        .\rgb_out[11]_i_3__0_0 (hcount[2:1]),
        .\rgb_out[11]_i_40_0 (GPU_DC_v1_0_AXI_LITE_inst_n_21),
        .\rgb_out[11]_i_40_1 (GPU_DC_v1_0_AXI_LITE_inst_n_19),
        .\rgb_out_reg[11]_i_12_0 (GPU_DC_v1_0_AXI_LITE_inst_n_24),
        .\rgb_out_reg[11]_i_12_1 (GPU_DC_v1_0_AXI_LITE_inst_n_26),
        .\rgb_out_reg[11]_i_14_0 (GPU_DC_v1_0_AXI_LITE_inst_n_23),
        .\rgb_out_reg[11]_i_14_1 (GPU_DC_v1_0_AXI_LITE_inst_n_25),
        .\rgb_out_reg[11]_i_15 (sel),
        .vblank_timing(vblank_timing),
        .\vcount_reg[0]_0 ({timing_generator_n_56,timing_generator_n_57,timing_generator_n_58,timing_generator_n_59,timing_generator_n_60}),
        .\vcount_reg[0]_1 ({timing_generator_n_61,timing_generator_n_62,timing_generator_n_63,timing_generator_n_64}),
        .\vcount_reg[0]_10 ({timing_generator_n_112,timing_generator_n_113,timing_generator_n_114}),
        .\vcount_reg[0]_11 ({timing_generator_n_116,timing_generator_n_117,timing_generator_n_118}),
        .\vcount_reg[0]_12 (timing_generator_n_123),
        .\vcount_reg[0]_13 (timing_generator_n_124),
        .\vcount_reg[0]_14 (timing_generator_n_125),
        .\vcount_reg[0]_15 (timing_generator_n_126),
        .\vcount_reg[0]_2 ({timing_generator_n_67,timing_generator_n_68,timing_generator_n_69,timing_generator_n_70,timing_generator_n_71}),
        .\vcount_reg[0]_3 ({timing_generator_n_72,timing_generator_n_73,timing_generator_n_74,timing_generator_n_75,timing_generator_n_76}),
        .\vcount_reg[0]_4 ({timing_generator_n_77,timing_generator_n_78,timing_generator_n_79,timing_generator_n_80,timing_generator_n_81}),
        .\vcount_reg[0]_5 ({timing_generator_n_89,timing_generator_n_90,timing_generator_n_91,timing_generator_n_92,timing_generator_n_93}),
        .\vcount_reg[0]_6 ({timing_generator_n_94,timing_generator_n_95,timing_generator_n_96,timing_generator_n_97}),
        .\vcount_reg[0]_7 ({timing_generator_n_98,timing_generator_n_99,timing_generator_n_100,timing_generator_n_101,timing_generator_n_102}),
        .\vcount_reg[0]_8 ({timing_generator_n_103,timing_generator_n_104,timing_generator_n_105,timing_generator_n_106,timing_generator_n_107}),
        .\vcount_reg[0]_9 ({timing_generator_n_108,timing_generator_n_109,timing_generator_n_110,timing_generator_n_111}),
        .\vcount_reg[1]_0 (timing_generator_n_46),
        .\vcount_reg[1]_1 (timing_generator_n_48),
        .\vcount_reg[1]_2 (timing_generator_n_127),
        .\vcount_reg[1]_3 (timing_generator_n_128),
        .\vcount_reg[2]_0 (timing_generator_n_43),
        .\vcount_reg[4]_0 (vcount),
        .\vcount_reg[4]_1 (vcount_nxt),
        .\vcount_reg[4]_2 (timing_generator_n_34),
        .\vcount_reg[4]_3 (timing_generator_n_42),
        .\vcount_reg[4]_4 (timing_generator_n_44),
        .\vcount_reg[4]_5 (timing_generator_n_49),
        .\vcount_reg[9]_0 (timing_generator_n_23),
        .\vcount_reg[9]_1 (timing_generator_n_24),
        .vga_clk(vga_clk),
        .vs_nxt(vs_nxt));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_GPU_DC_v1_0_AXI_LITE
   (axi_wready_reg_0,
    axi_awready_reg_0,
    axi_arready_reg_0,
    vga_clk_0,
    vga_clk_1,
    vga_clk_2,
    vga_clk_3,
    vga_clk_4,
    vga_clk_5,
    vga_clk_6,
    vga_clk_7,
    vga_clk_8,
    vga_clk_9,
    vga_clk_10,
    vga_clk_11,
    vga_clk_12,
    vga_clk_13,
    vga_clk_14,
    vga_clk_15,
    vga_clk_16,
    vga_clk_17,
    vga_clk_18,
    vga_clk_19,
    vga_clk_20,
    vga_clk_21,
    vga_clk_22,
    vga_clk_23,
    axi_lite_bvalid,
    axi_lite_rvalid,
    D,
    \vcount_reg[9] ,
    \rgb_out[11]_i_6_0 ,
    axi_lite_rdata,
    axi_lite_aclk,
    vga_clk,
    ADDRA,
    ADDRB,
    out,
    block_addr,
    axi_lite_aresetn,
    axi_lite_awvalid,
    axi_lite_wvalid,
    axi_lite_bready,
    axi_lite_arvalid,
    axi_lite_rready,
    axi_lite_wdata,
    axi_lite_araddr,
    axi_lite_awaddr,
    axi_lite_wstrb,
    ADDRC,
    \rgb_out[2]_i_27_0 ,
    \rgb_out[2]_i_27_1 ,
    \rgb_out[2]_i_26_0 ,
    vcount_nxt,
    \rgb_out[5]_i_43_0 ,
    \rgb_out[2]_i_43_0 ,
    \rgb_out[8]_i_19_0 ,
    \rgb_out[2]_i_35_0 ,
    \rgb_out[5]_i_27_0 ,
    \rgb_out[5]_i_19_0 ,
    \rgb_out[5]_i_18_0 ,
    \rgb_out[5]_i_35_0 ,
    \rgb_out[8]_i_27_0 ,
    \rgb_out[8]_i_12_0 ,
    \rgb_out[8]_i_43_0 ,
    \rgb_out[11]_i_32_0 ,
    \rgb_out[8]_i_35_0 ,
    \rgb_out[11]_i_44_0 ,
    \rgb_out[11]_i_60_0 ,
    \rgb_out[11]_i_52_0 ,
    \rgb_out_reg[0] ,
    \rgb_out_reg[0]_0 ,
    \rgb_out[0]_i_8_0 ,
    \rgb_out[2]_i_7_0 ,
    \rgb_out[5]_i_9_0 ,
    \rgb_out[4]_i_8_0 ,
    \rgb_out[7]_i_4_0 );
  output axi_wready_reg_0;
  output axi_awready_reg_0;
  output axi_arready_reg_0;
  output vga_clk_0;
  output vga_clk_1;
  output vga_clk_2;
  output vga_clk_3;
  output vga_clk_4;
  output vga_clk_5;
  output vga_clk_6;
  output vga_clk_7;
  output vga_clk_8;
  output vga_clk_9;
  output vga_clk_10;
  output vga_clk_11;
  output vga_clk_12;
  output vga_clk_13;
  output vga_clk_14;
  output vga_clk_15;
  output vga_clk_16;
  output vga_clk_17;
  output vga_clk_18;
  output vga_clk_19;
  output vga_clk_20;
  output vga_clk_21;
  output vga_clk_22;
  output vga_clk_23;
  output axi_lite_bvalid;
  output axi_lite_rvalid;
  output [5:0]D;
  output [2:0]\vcount_reg[9] ;
  output [11:0]\rgb_out[11]_i_6_0 ;
  output [31:0]axi_lite_rdata;
  input axi_lite_aclk;
  input vga_clk;
  input [5:0]ADDRA;
  input [1:0]ADDRB;
  input [5:0]out;
  input [3:0]block_addr;
  input axi_lite_aresetn;
  input axi_lite_awvalid;
  input axi_lite_wvalid;
  input axi_lite_bready;
  input axi_lite_arvalid;
  input axi_lite_rready;
  input [31:0]axi_lite_wdata;
  input [1:0]axi_lite_araddr;
  input [1:0]axi_lite_awaddr;
  input [3:0]axi_lite_wstrb;
  input [4:0]ADDRC;
  input [0:0]\rgb_out[2]_i_27_0 ;
  input [0:0]\rgb_out[2]_i_27_1 ;
  input [1:0]\rgb_out[2]_i_26_0 ;
  input [4:0]vcount_nxt;
  input [4:0]\rgb_out[5]_i_43_0 ;
  input [4:0]\rgb_out[2]_i_43_0 ;
  input [2:0]\rgb_out[8]_i_19_0 ;
  input [0:0]\rgb_out[2]_i_35_0 ;
  input [4:0]\rgb_out[5]_i_27_0 ;
  input [2:0]\rgb_out[5]_i_19_0 ;
  input [1:0]\rgb_out[5]_i_18_0 ;
  input [4:0]\rgb_out[5]_i_35_0 ;
  input [4:0]\rgb_out[8]_i_27_0 ;
  input \rgb_out[8]_i_12_0 ;
  input [0:0]\rgb_out[8]_i_43_0 ;
  input [4:0]\rgb_out[11]_i_32_0 ;
  input [3:0]\rgb_out[8]_i_35_0 ;
  input [3:0]\rgb_out[11]_i_44_0 ;
  input [4:0]\rgb_out[11]_i_60_0 ;
  input [3:0]\rgb_out[11]_i_52_0 ;
  input \rgb_out_reg[0] ;
  input \rgb_out_reg[0]_0 ;
  input \rgb_out[0]_i_8_0 ;
  input \rgb_out[2]_i_7_0 ;
  input \rgb_out[5]_i_9_0 ;
  input \rgb_out[4]_i_8_0 ;
  input \rgb_out[7]_i_4_0 ;

  wire [5:0]ADDRA;
  wire [1:0]ADDRB;
  wire [4:0]ADDRC;
  wire [5:0]D;
  wire aw_en_i_1_n_0;
  wire aw_en_reg_n_0;
  wire [3:2]axi_araddr;
  wire \axi_araddr[2]_i_1_n_0 ;
  wire \axi_araddr[3]_i_1_n_0 ;
  wire axi_arready0;
  wire axi_arready_reg_0;
  wire \axi_awaddr[2]_i_1_n_0 ;
  wire \axi_awaddr[3]_i_1_n_0 ;
  wire axi_awready0;
  wire axi_awready_i_1_n_0;
  wire axi_awready_reg_0;
  wire axi_bvalid_i_1_n_0;
  wire axi_lite_aclk;
  wire [1:0]axi_lite_araddr;
  wire axi_lite_aresetn;
  wire axi_lite_arvalid;
  wire [1:0]axi_lite_awaddr;
  wire axi_lite_awvalid;
  wire axi_lite_bready;
  wire axi_lite_bvalid;
  wire [31:0]axi_lite_rdata;
  wire axi_lite_rready;
  wire axi_lite_rvalid;
  wire [31:0]axi_lite_wdata;
  wire [3:0]axi_lite_wstrb;
  wire axi_lite_wvalid;
  wire axi_rvalid_i_1_n_0;
  wire axi_wready0;
  wire axi_wready_reg_0;
  wire [3:0]block_addr;
  wire block_data_reg_0_63_0_2_i_1_n_0;
  wire block_data_reg_0_63_0_2_n_0;
  wire block_data_reg_0_63_0_2_n_1;
  wire block_data_reg_0_63_0_2_n_2;
  wire block_data_reg_0_63_12_14_n_2;
  wire block_data_reg_0_63_15_15_n_0;
  wire block_data_reg_0_63_3_5_n_0;
  wire block_data_reg_0_63_3_5_n_1;
  wire block_data_reg_0_63_3_5_n_2;
  wire block_data_reg_0_63_6_8_n_0;
  wire block_data_reg_0_63_6_8_n_1;
  wire block_data_reg_0_63_6_8_n_2;
  wire block_data_reg_0_63_9_11_n_0;
  wire block_data_reg_0_63_9_11_n_1;
  wire block_data_reg_0_63_9_11_n_2;
  wire block_data_reg_128_191_0_2_i_1_n_0;
  wire block_data_reg_128_191_0_2_n_0;
  wire block_data_reg_128_191_0_2_n_1;
  wire block_data_reg_128_191_0_2_n_2;
  wire block_data_reg_128_191_12_14_n_2;
  wire block_data_reg_128_191_15_15_n_0;
  wire block_data_reg_128_191_3_5_n_0;
  wire block_data_reg_128_191_3_5_n_1;
  wire block_data_reg_128_191_3_5_n_2;
  wire block_data_reg_128_191_6_8_n_0;
  wire block_data_reg_128_191_6_8_n_1;
  wire block_data_reg_128_191_6_8_n_2;
  wire block_data_reg_128_191_9_11_n_0;
  wire block_data_reg_128_191_9_11_n_1;
  wire block_data_reg_128_191_9_11_n_2;
  wire block_data_reg_192_255_0_2_i_1_n_0;
  wire block_data_reg_192_255_0_2_n_0;
  wire block_data_reg_192_255_0_2_n_1;
  wire block_data_reg_192_255_0_2_n_2;
  wire block_data_reg_192_255_12_14_n_2;
  wire block_data_reg_192_255_15_15_n_0;
  wire block_data_reg_192_255_3_5_n_0;
  wire block_data_reg_192_255_3_5_n_1;
  wire block_data_reg_192_255_3_5_n_2;
  wire block_data_reg_192_255_6_8_n_0;
  wire block_data_reg_192_255_6_8_n_1;
  wire block_data_reg_192_255_6_8_n_2;
  wire block_data_reg_192_255_9_11_n_0;
  wire block_data_reg_192_255_9_11_n_1;
  wire block_data_reg_192_255_9_11_n_2;
  wire block_data_reg_256_319_0_2_i_1_n_0;
  wire block_data_reg_256_319_0_2_n_0;
  wire block_data_reg_256_319_0_2_n_1;
  wire block_data_reg_256_319_0_2_n_2;
  wire block_data_reg_256_319_12_14_n_2;
  wire block_data_reg_256_319_15_15_n_0;
  wire block_data_reg_256_319_3_5_n_0;
  wire block_data_reg_256_319_3_5_n_1;
  wire block_data_reg_256_319_3_5_n_2;
  wire block_data_reg_256_319_6_8_n_0;
  wire block_data_reg_256_319_6_8_n_1;
  wire block_data_reg_256_319_6_8_n_2;
  wire block_data_reg_256_319_9_11_n_0;
  wire block_data_reg_256_319_9_11_n_1;
  wire block_data_reg_256_319_9_11_n_2;
  wire block_data_reg_320_383_0_2_i_1_n_0;
  wire block_data_reg_320_383_0_2_n_0;
  wire block_data_reg_320_383_0_2_n_1;
  wire block_data_reg_320_383_0_2_n_2;
  wire block_data_reg_320_383_12_14_n_2;
  wire block_data_reg_320_383_15_15_n_0;
  wire block_data_reg_320_383_3_5_n_0;
  wire block_data_reg_320_383_3_5_n_1;
  wire block_data_reg_320_383_3_5_n_2;
  wire block_data_reg_320_383_6_8_n_0;
  wire block_data_reg_320_383_6_8_n_1;
  wire block_data_reg_320_383_6_8_n_2;
  wire block_data_reg_320_383_9_11_n_0;
  wire block_data_reg_320_383_9_11_n_1;
  wire block_data_reg_320_383_9_11_n_2;
  wire block_data_reg_384_447_0_2_i_1_n_0;
  wire block_data_reg_384_447_0_2_n_0;
  wire block_data_reg_384_447_0_2_n_1;
  wire block_data_reg_384_447_0_2_n_2;
  wire block_data_reg_384_447_12_14_n_2;
  wire block_data_reg_384_447_15_15_n_0;
  wire block_data_reg_384_447_3_5_n_0;
  wire block_data_reg_384_447_3_5_n_1;
  wire block_data_reg_384_447_3_5_n_2;
  wire block_data_reg_384_447_6_8_n_0;
  wire block_data_reg_384_447_6_8_n_1;
  wire block_data_reg_384_447_6_8_n_2;
  wire block_data_reg_384_447_9_11_n_0;
  wire block_data_reg_384_447_9_11_n_1;
  wire block_data_reg_384_447_9_11_n_2;
  wire block_data_reg_448_511_0_2_i_1_n_0;
  wire block_data_reg_448_511_0_2_n_0;
  wire block_data_reg_448_511_0_2_n_1;
  wire block_data_reg_448_511_0_2_n_2;
  wire block_data_reg_448_511_12_14_n_2;
  wire block_data_reg_448_511_15_15_n_0;
  wire block_data_reg_448_511_3_5_n_0;
  wire block_data_reg_448_511_3_5_n_1;
  wire block_data_reg_448_511_3_5_n_2;
  wire block_data_reg_448_511_6_8_n_0;
  wire block_data_reg_448_511_6_8_n_1;
  wire block_data_reg_448_511_6_8_n_2;
  wire block_data_reg_448_511_9_11_n_0;
  wire block_data_reg_448_511_9_11_n_1;
  wire block_data_reg_448_511_9_11_n_2;
  wire block_data_reg_512_575_0_2_i_1_n_0;
  wire block_data_reg_512_575_0_2_n_0;
  wire block_data_reg_512_575_0_2_n_1;
  wire block_data_reg_512_575_0_2_n_2;
  wire block_data_reg_512_575_12_14_n_2;
  wire block_data_reg_512_575_15_15_n_0;
  wire block_data_reg_512_575_3_5_n_0;
  wire block_data_reg_512_575_3_5_n_1;
  wire block_data_reg_512_575_3_5_n_2;
  wire block_data_reg_512_575_6_8_n_0;
  wire block_data_reg_512_575_6_8_n_1;
  wire block_data_reg_512_575_6_8_n_2;
  wire block_data_reg_512_575_9_11_n_0;
  wire block_data_reg_512_575_9_11_n_1;
  wire block_data_reg_512_575_9_11_n_2;
  wire block_data_reg_576_639_0_2_i_1_n_0;
  wire block_data_reg_576_639_0_2_n_0;
  wire block_data_reg_576_639_0_2_n_1;
  wire block_data_reg_576_639_0_2_n_2;
  wire block_data_reg_576_639_12_14_n_2;
  wire block_data_reg_576_639_15_15_n_0;
  wire block_data_reg_576_639_3_5_n_0;
  wire block_data_reg_576_639_3_5_n_1;
  wire block_data_reg_576_639_3_5_n_2;
  wire block_data_reg_576_639_6_8_n_0;
  wire block_data_reg_576_639_6_8_n_1;
  wire block_data_reg_576_639_6_8_n_2;
  wire block_data_reg_576_639_9_11_n_0;
  wire block_data_reg_576_639_9_11_n_1;
  wire block_data_reg_576_639_9_11_n_2;
  wire block_data_reg_640_703_0_2_i_1_n_0;
  wire block_data_reg_640_703_0_2_n_0;
  wire block_data_reg_640_703_0_2_n_1;
  wire block_data_reg_640_703_0_2_n_2;
  wire block_data_reg_640_703_12_14_n_2;
  wire block_data_reg_640_703_15_15_n_0;
  wire block_data_reg_640_703_3_5_n_0;
  wire block_data_reg_640_703_3_5_n_1;
  wire block_data_reg_640_703_3_5_n_2;
  wire block_data_reg_640_703_6_8_n_0;
  wire block_data_reg_640_703_6_8_n_1;
  wire block_data_reg_640_703_6_8_n_2;
  wire block_data_reg_640_703_9_11_n_0;
  wire block_data_reg_640_703_9_11_n_1;
  wire block_data_reg_640_703_9_11_n_2;
  wire block_data_reg_64_127_0_2_i_1_n_0;
  wire block_data_reg_64_127_0_2_n_0;
  wire block_data_reg_64_127_0_2_n_1;
  wire block_data_reg_64_127_0_2_n_2;
  wire block_data_reg_64_127_12_14_n_2;
  wire block_data_reg_64_127_15_15_n_0;
  wire block_data_reg_64_127_3_5_n_0;
  wire block_data_reg_64_127_3_5_n_1;
  wire block_data_reg_64_127_3_5_n_2;
  wire block_data_reg_64_127_6_8_n_0;
  wire block_data_reg_64_127_6_8_n_1;
  wire block_data_reg_64_127_6_8_n_2;
  wire block_data_reg_64_127_9_11_n_0;
  wire block_data_reg_64_127_9_11_n_1;
  wire block_data_reg_64_127_9_11_n_2;
  wire block_data_reg_704_767_0_2_i_1_n_0;
  wire block_data_reg_704_767_0_2_n_0;
  wire block_data_reg_704_767_0_2_n_1;
  wire block_data_reg_704_767_0_2_n_2;
  wire block_data_reg_704_767_12_14_n_2;
  wire block_data_reg_704_767_15_15_n_0;
  wire block_data_reg_704_767_3_5_n_0;
  wire block_data_reg_704_767_3_5_n_1;
  wire block_data_reg_704_767_3_5_n_2;
  wire block_data_reg_704_767_6_8_n_0;
  wire block_data_reg_704_767_6_8_n_1;
  wire block_data_reg_704_767_6_8_n_2;
  wire block_data_reg_704_767_9_11_n_0;
  wire block_data_reg_704_767_9_11_n_1;
  wire block_data_reg_704_767_9_11_n_2;
  wire [5:0]out;
  wire \out[0]_i_2__0_n_0 ;
  wire \out[0]_i_2_n_0 ;
  wire \out[0]_i_3__0_n_0 ;
  wire \out[0]_i_3_n_0 ;
  wire \out[0]_i_4__0_n_0 ;
  wire \out[0]_i_4_n_0 ;
  wire \out[1]_i_2__0_n_0 ;
  wire \out[1]_i_2_n_0 ;
  wire \out[1]_i_3__0_n_0 ;
  wire \out[1]_i_3_n_0 ;
  wire \out[1]_i_4__0_n_0 ;
  wire \out[1]_i_4_n_0 ;
  wire \out[2]_i_2__0_n_0 ;
  wire \out[2]_i_2_n_0 ;
  wire \out[2]_i_3__0_n_0 ;
  wire \out[2]_i_3_n_0 ;
  wire \out[2]_i_4__0_n_0 ;
  wire \out[2]_i_4_n_0 ;
  wire \out[3]_i_2_n_0 ;
  wire \out[3]_i_3_n_0 ;
  wire \out[3]_i_4_n_0 ;
  wire \out[4]_i_2_n_0 ;
  wire \out[4]_i_3_n_0 ;
  wire \out[4]_i_4_n_0 ;
  wire \out[5]_i_2_n_0 ;
  wire \out[5]_i_4_n_0 ;
  wire \out[5]_i_6_n_0 ;
  wire [1:0]p_0_in;
  wire [31:0]reg_data_out;
  wire \rgb_out[0]_i_10_n_0 ;
  wire \rgb_out[0]_i_11_n_0 ;
  wire \rgb_out[0]_i_12_n_0 ;
  wire \rgb_out[0]_i_13_n_0 ;
  wire \rgb_out[0]_i_14_n_0 ;
  wire \rgb_out[0]_i_15_n_0 ;
  wire \rgb_out[0]_i_16_n_0 ;
  wire \rgb_out[0]_i_17_n_0 ;
  wire \rgb_out[0]_i_18_n_0 ;
  wire \rgb_out[0]_i_19_n_0 ;
  wire \rgb_out[0]_i_20_n_0 ;
  wire \rgb_out[0]_i_21_n_0 ;
  wire \rgb_out[0]_i_22_n_0 ;
  wire \rgb_out[0]_i_23_n_0 ;
  wire \rgb_out[0]_i_24_n_0 ;
  wire \rgb_out[0]_i_25_n_0 ;
  wire \rgb_out[0]_i_26_n_0 ;
  wire \rgb_out[0]_i_27_n_0 ;
  wire \rgb_out[0]_i_28_n_0 ;
  wire \rgb_out[0]_i_29_n_0 ;
  wire \rgb_out[0]_i_2_n_0 ;
  wire \rgb_out[0]_i_30_n_0 ;
  wire \rgb_out[0]_i_31_n_0 ;
  wire \rgb_out[0]_i_32_n_0 ;
  wire \rgb_out[0]_i_33_n_0 ;
  wire \rgb_out[0]_i_34_n_0 ;
  wire \rgb_out[0]_i_35_n_0 ;
  wire \rgb_out[0]_i_36_n_0 ;
  wire \rgb_out[0]_i_37_n_0 ;
  wire \rgb_out[0]_i_38_n_0 ;
  wire \rgb_out[0]_i_39_n_0 ;
  wire \rgb_out[0]_i_3_n_0 ;
  wire \rgb_out[0]_i_40_n_0 ;
  wire \rgb_out[0]_i_41_n_0 ;
  wire \rgb_out[0]_i_42_n_0 ;
  wire \rgb_out[0]_i_43_n_0 ;
  wire \rgb_out[0]_i_4_n_0 ;
  wire \rgb_out[0]_i_5_n_0 ;
  wire \rgb_out[0]_i_6_n_0 ;
  wire \rgb_out[0]_i_7_n_0 ;
  wire \rgb_out[0]_i_8_0 ;
  wire \rgb_out[0]_i_8_n_0 ;
  wire \rgb_out[0]_i_9_n_0 ;
  wire \rgb_out[10]_i_10_n_0 ;
  wire \rgb_out[10]_i_11_n_0 ;
  wire \rgb_out[10]_i_12_n_0 ;
  wire \rgb_out[10]_i_13_n_0 ;
  wire \rgb_out[10]_i_14_n_0 ;
  wire \rgb_out[10]_i_15_n_0 ;
  wire \rgb_out[10]_i_16_n_0 ;
  wire \rgb_out[10]_i_17_n_0 ;
  wire \rgb_out[10]_i_18_n_0 ;
  wire \rgb_out[10]_i_19_n_0 ;
  wire \rgb_out[10]_i_20_n_0 ;
  wire \rgb_out[10]_i_21_n_0 ;
  wire \rgb_out[10]_i_22_n_0 ;
  wire \rgb_out[10]_i_23_n_0 ;
  wire \rgb_out[10]_i_24_n_0 ;
  wire \rgb_out[10]_i_25_n_0 ;
  wire \rgb_out[10]_i_26_n_0 ;
  wire \rgb_out[10]_i_27_n_0 ;
  wire \rgb_out[10]_i_28_n_0 ;
  wire \rgb_out[10]_i_29_n_0 ;
  wire \rgb_out[10]_i_2_n_0 ;
  wire \rgb_out[10]_i_30_n_0 ;
  wire \rgb_out[10]_i_31_n_0 ;
  wire \rgb_out[10]_i_32_n_0 ;
  wire \rgb_out[10]_i_33_n_0 ;
  wire \rgb_out[10]_i_34_n_0 ;
  wire \rgb_out[10]_i_35_n_0 ;
  wire \rgb_out[10]_i_36_n_0 ;
  wire \rgb_out[10]_i_37_n_0 ;
  wire \rgb_out[10]_i_38_n_0 ;
  wire \rgb_out[10]_i_39_n_0 ;
  wire \rgb_out[10]_i_3_n_0 ;
  wire \rgb_out[10]_i_40_n_0 ;
  wire \rgb_out[10]_i_41_n_0 ;
  wire \rgb_out[10]_i_42_n_0 ;
  wire \rgb_out[10]_i_43_n_0 ;
  wire \rgb_out[10]_i_4_n_0 ;
  wire \rgb_out[10]_i_5_n_0 ;
  wire \rgb_out[10]_i_6_n_0 ;
  wire \rgb_out[10]_i_7_n_0 ;
  wire \rgb_out[10]_i_8_n_0 ;
  wire \rgb_out[10]_i_9_n_0 ;
  wire \rgb_out[11]_i_10_n_0 ;
  wire \rgb_out[11]_i_11_n_0 ;
  wire \rgb_out[11]_i_13_n_0 ;
  wire \rgb_out[11]_i_15_n_0 ;
  wire \rgb_out[11]_i_16_n_0 ;
  wire \rgb_out[11]_i_17_n_0 ;
  wire \rgb_out[11]_i_18_n_0 ;
  wire \rgb_out[11]_i_19_n_0 ;
  wire \rgb_out[11]_i_20_n_0 ;
  wire \rgb_out[11]_i_21_n_0 ;
  wire \rgb_out[11]_i_22_n_0 ;
  wire \rgb_out[11]_i_23_n_0 ;
  wire \rgb_out[11]_i_24_n_0 ;
  wire \rgb_out[11]_i_26_n_0 ;
  wire \rgb_out[11]_i_28_n_0 ;
  wire \rgb_out[11]_i_29_n_0 ;
  wire \rgb_out[11]_i_30_n_0 ;
  wire \rgb_out[11]_i_31_n_0 ;
  wire [4:0]\rgb_out[11]_i_32_0 ;
  wire \rgb_out[11]_i_32_n_0 ;
  wire \rgb_out[11]_i_35_n_0 ;
  wire \rgb_out[11]_i_36_n_0 ;
  wire \rgb_out[11]_i_37_n_0 ;
  wire \rgb_out[11]_i_38_n_0 ;
  wire \rgb_out[11]_i_3_n_0 ;
  wire \rgb_out[11]_i_41_n_0 ;
  wire \rgb_out[11]_i_42_n_0 ;
  wire \rgb_out[11]_i_43_n_0 ;
  wire [3:0]\rgb_out[11]_i_44_0 ;
  wire \rgb_out[11]_i_44_n_0 ;
  wire \rgb_out[11]_i_45_n_0 ;
  wire \rgb_out[11]_i_46_n_0 ;
  wire \rgb_out[11]_i_47_n_0 ;
  wire \rgb_out[11]_i_48_n_0 ;
  wire \rgb_out[11]_i_49_n_0 ;
  wire \rgb_out[11]_i_4_n_0 ;
  wire \rgb_out[11]_i_50_n_0 ;
  wire \rgb_out[11]_i_51_n_0 ;
  wire [3:0]\rgb_out[11]_i_52_0 ;
  wire \rgb_out[11]_i_52_n_0 ;
  wire \rgb_out[11]_i_53_n_0 ;
  wire \rgb_out[11]_i_54_n_0 ;
  wire \rgb_out[11]_i_55_n_0 ;
  wire \rgb_out[11]_i_56_n_0 ;
  wire \rgb_out[11]_i_57_n_0 ;
  wire \rgb_out[11]_i_58_n_0 ;
  wire \rgb_out[11]_i_59_n_0 ;
  wire \rgb_out[11]_i_5_n_0 ;
  wire [4:0]\rgb_out[11]_i_60_0 ;
  wire \rgb_out[11]_i_60_n_0 ;
  wire [11:0]\rgb_out[11]_i_6_0 ;
  wire \rgb_out[11]_i_6_n_0 ;
  wire \rgb_out[11]_i_7_n_0 ;
  wire \rgb_out[11]_i_8_n_0 ;
  wire \rgb_out[11]_i_9_n_0 ;
  wire \rgb_out[1]_i_10_n_0 ;
  wire \rgb_out[1]_i_11_n_0 ;
  wire \rgb_out[1]_i_12_n_0 ;
  wire \rgb_out[1]_i_13_n_0 ;
  wire \rgb_out[1]_i_14_n_0 ;
  wire \rgb_out[1]_i_15_n_0 ;
  wire \rgb_out[1]_i_16_n_0 ;
  wire \rgb_out[1]_i_17_n_0 ;
  wire \rgb_out[1]_i_18_n_0 ;
  wire \rgb_out[1]_i_19_n_0 ;
  wire \rgb_out[1]_i_20_n_0 ;
  wire \rgb_out[1]_i_21_n_0 ;
  wire \rgb_out[1]_i_22_n_0 ;
  wire \rgb_out[1]_i_23_n_0 ;
  wire \rgb_out[1]_i_24_n_0 ;
  wire \rgb_out[1]_i_25_n_0 ;
  wire \rgb_out[1]_i_26_n_0 ;
  wire \rgb_out[1]_i_27_n_0 ;
  wire \rgb_out[1]_i_28_n_0 ;
  wire \rgb_out[1]_i_29_n_0 ;
  wire \rgb_out[1]_i_2_n_0 ;
  wire \rgb_out[1]_i_30_n_0 ;
  wire \rgb_out[1]_i_31_n_0 ;
  wire \rgb_out[1]_i_32_n_0 ;
  wire \rgb_out[1]_i_33_n_0 ;
  wire \rgb_out[1]_i_34_n_0 ;
  wire \rgb_out[1]_i_35_n_0 ;
  wire \rgb_out[1]_i_36_n_0 ;
  wire \rgb_out[1]_i_37_n_0 ;
  wire \rgb_out[1]_i_38_n_0 ;
  wire \rgb_out[1]_i_39_n_0 ;
  wire \rgb_out[1]_i_3_n_0 ;
  wire \rgb_out[1]_i_40_n_0 ;
  wire \rgb_out[1]_i_41_n_0 ;
  wire \rgb_out[1]_i_42_n_0 ;
  wire \rgb_out[1]_i_43_n_0 ;
  wire \rgb_out[1]_i_4_n_0 ;
  wire \rgb_out[1]_i_5_n_0 ;
  wire \rgb_out[1]_i_6_n_0 ;
  wire \rgb_out[1]_i_7_n_0 ;
  wire \rgb_out[1]_i_8_n_0 ;
  wire \rgb_out[1]_i_9_n_0 ;
  wire \rgb_out[2]_i_10_n_0 ;
  wire \rgb_out[2]_i_11_n_0 ;
  wire \rgb_out[2]_i_12_n_0 ;
  wire \rgb_out[2]_i_13_n_0 ;
  wire \rgb_out[2]_i_14_n_0 ;
  wire \rgb_out[2]_i_15_n_0 ;
  wire \rgb_out[2]_i_16_n_0 ;
  wire \rgb_out[2]_i_17_n_0 ;
  wire \rgb_out[2]_i_18_n_0 ;
  wire \rgb_out[2]_i_19_n_0 ;
  wire \rgb_out[2]_i_20_n_0 ;
  wire \rgb_out[2]_i_21_n_0 ;
  wire \rgb_out[2]_i_22_n_0 ;
  wire \rgb_out[2]_i_23_n_0 ;
  wire \rgb_out[2]_i_24_n_0 ;
  wire \rgb_out[2]_i_25_n_0 ;
  wire [1:0]\rgb_out[2]_i_26_0 ;
  wire \rgb_out[2]_i_26_n_0 ;
  wire [0:0]\rgb_out[2]_i_27_0 ;
  wire [0:0]\rgb_out[2]_i_27_1 ;
  wire \rgb_out[2]_i_27_n_0 ;
  wire \rgb_out[2]_i_28_n_0 ;
  wire \rgb_out[2]_i_29_n_0 ;
  wire \rgb_out[2]_i_2_n_0 ;
  wire \rgb_out[2]_i_30_n_0 ;
  wire \rgb_out[2]_i_31_n_0 ;
  wire \rgb_out[2]_i_32_n_0 ;
  wire \rgb_out[2]_i_33_n_0 ;
  wire \rgb_out[2]_i_34_n_0 ;
  wire [0:0]\rgb_out[2]_i_35_0 ;
  wire \rgb_out[2]_i_35_n_0 ;
  wire \rgb_out[2]_i_36_n_0 ;
  wire \rgb_out[2]_i_37_n_0 ;
  wire \rgb_out[2]_i_38_n_0 ;
  wire \rgb_out[2]_i_39_n_0 ;
  wire \rgb_out[2]_i_3_n_0 ;
  wire \rgb_out[2]_i_40_n_0 ;
  wire \rgb_out[2]_i_41_n_0 ;
  wire \rgb_out[2]_i_42_n_0 ;
  wire [4:0]\rgb_out[2]_i_43_0 ;
  wire \rgb_out[2]_i_43_n_0 ;
  wire \rgb_out[2]_i_4_n_0 ;
  wire \rgb_out[2]_i_5_n_0 ;
  wire \rgb_out[2]_i_6_n_0 ;
  wire \rgb_out[2]_i_7_0 ;
  wire \rgb_out[2]_i_7_n_0 ;
  wire \rgb_out[2]_i_8_n_0 ;
  wire \rgb_out[2]_i_9_n_0 ;
  wire \rgb_out[3]_i_10_n_0 ;
  wire \rgb_out[3]_i_11_n_0 ;
  wire \rgb_out[3]_i_12_n_0 ;
  wire \rgb_out[3]_i_13_n_0 ;
  wire \rgb_out[3]_i_14_n_0 ;
  wire \rgb_out[3]_i_15_n_0 ;
  wire \rgb_out[3]_i_16_n_0 ;
  wire \rgb_out[3]_i_17_n_0 ;
  wire \rgb_out[3]_i_18_n_0 ;
  wire \rgb_out[3]_i_19_n_0 ;
  wire \rgb_out[3]_i_20_n_0 ;
  wire \rgb_out[3]_i_21_n_0 ;
  wire \rgb_out[3]_i_22_n_0 ;
  wire \rgb_out[3]_i_23_n_0 ;
  wire \rgb_out[3]_i_24_n_0 ;
  wire \rgb_out[3]_i_25_n_0 ;
  wire \rgb_out[3]_i_26_n_0 ;
  wire \rgb_out[3]_i_27_n_0 ;
  wire \rgb_out[3]_i_28_n_0 ;
  wire \rgb_out[3]_i_29_n_0 ;
  wire \rgb_out[3]_i_2_n_0 ;
  wire \rgb_out[3]_i_30_n_0 ;
  wire \rgb_out[3]_i_31_n_0 ;
  wire \rgb_out[3]_i_32_n_0 ;
  wire \rgb_out[3]_i_33_n_0 ;
  wire \rgb_out[3]_i_34_n_0 ;
  wire \rgb_out[3]_i_35_n_0 ;
  wire \rgb_out[3]_i_36_n_0 ;
  wire \rgb_out[3]_i_37_n_0 ;
  wire \rgb_out[3]_i_38_n_0 ;
  wire \rgb_out[3]_i_39_n_0 ;
  wire \rgb_out[3]_i_3_n_0 ;
  wire \rgb_out[3]_i_40_n_0 ;
  wire \rgb_out[3]_i_41_n_0 ;
  wire \rgb_out[3]_i_42_n_0 ;
  wire \rgb_out[3]_i_43_n_0 ;
  wire \rgb_out[3]_i_4_n_0 ;
  wire \rgb_out[3]_i_5_n_0 ;
  wire \rgb_out[3]_i_6_n_0 ;
  wire \rgb_out[3]_i_7_n_0 ;
  wire \rgb_out[3]_i_8_n_0 ;
  wire \rgb_out[3]_i_9_n_0 ;
  wire \rgb_out[4]_i_10_n_0 ;
  wire \rgb_out[4]_i_11_n_0 ;
  wire \rgb_out[4]_i_12_n_0 ;
  wire \rgb_out[4]_i_13_n_0 ;
  wire \rgb_out[4]_i_14_n_0 ;
  wire \rgb_out[4]_i_15_n_0 ;
  wire \rgb_out[4]_i_16_n_0 ;
  wire \rgb_out[4]_i_17_n_0 ;
  wire \rgb_out[4]_i_18_n_0 ;
  wire \rgb_out[4]_i_19_n_0 ;
  wire \rgb_out[4]_i_20_n_0 ;
  wire \rgb_out[4]_i_21_n_0 ;
  wire \rgb_out[4]_i_22_n_0 ;
  wire \rgb_out[4]_i_23_n_0 ;
  wire \rgb_out[4]_i_24_n_0 ;
  wire \rgb_out[4]_i_25_n_0 ;
  wire \rgb_out[4]_i_26_n_0 ;
  wire \rgb_out[4]_i_27_n_0 ;
  wire \rgb_out[4]_i_28_n_0 ;
  wire \rgb_out[4]_i_29_n_0 ;
  wire \rgb_out[4]_i_2_n_0 ;
  wire \rgb_out[4]_i_30_n_0 ;
  wire \rgb_out[4]_i_31_n_0 ;
  wire \rgb_out[4]_i_32_n_0 ;
  wire \rgb_out[4]_i_33_n_0 ;
  wire \rgb_out[4]_i_34_n_0 ;
  wire \rgb_out[4]_i_35_n_0 ;
  wire \rgb_out[4]_i_36_n_0 ;
  wire \rgb_out[4]_i_37_n_0 ;
  wire \rgb_out[4]_i_38_n_0 ;
  wire \rgb_out[4]_i_39_n_0 ;
  wire \rgb_out[4]_i_3_n_0 ;
  wire \rgb_out[4]_i_40_n_0 ;
  wire \rgb_out[4]_i_41_n_0 ;
  wire \rgb_out[4]_i_42_n_0 ;
  wire \rgb_out[4]_i_43_n_0 ;
  wire \rgb_out[4]_i_4_n_0 ;
  wire \rgb_out[4]_i_5_n_0 ;
  wire \rgb_out[4]_i_6_n_0 ;
  wire \rgb_out[4]_i_7_n_0 ;
  wire \rgb_out[4]_i_8_0 ;
  wire \rgb_out[4]_i_8_n_0 ;
  wire \rgb_out[4]_i_9_n_0 ;
  wire \rgb_out[5]_i_10_n_0 ;
  wire \rgb_out[5]_i_11_n_0 ;
  wire \rgb_out[5]_i_12_n_0 ;
  wire \rgb_out[5]_i_13_n_0 ;
  wire \rgb_out[5]_i_14_n_0 ;
  wire \rgb_out[5]_i_15_n_0 ;
  wire \rgb_out[5]_i_16_n_0 ;
  wire \rgb_out[5]_i_17_n_0 ;
  wire [1:0]\rgb_out[5]_i_18_0 ;
  wire \rgb_out[5]_i_18_n_0 ;
  wire [2:0]\rgb_out[5]_i_19_0 ;
  wire \rgb_out[5]_i_19_n_0 ;
  wire \rgb_out[5]_i_20_n_0 ;
  wire \rgb_out[5]_i_21_n_0 ;
  wire \rgb_out[5]_i_22_n_0 ;
  wire \rgb_out[5]_i_23_n_0 ;
  wire \rgb_out[5]_i_24_n_0 ;
  wire \rgb_out[5]_i_25_n_0 ;
  wire \rgb_out[5]_i_26_n_0 ;
  wire [4:0]\rgb_out[5]_i_27_0 ;
  wire \rgb_out[5]_i_27_n_0 ;
  wire \rgb_out[5]_i_28_n_0 ;
  wire \rgb_out[5]_i_29_n_0 ;
  wire \rgb_out[5]_i_2_n_0 ;
  wire \rgb_out[5]_i_30_n_0 ;
  wire \rgb_out[5]_i_31_n_0 ;
  wire \rgb_out[5]_i_32_n_0 ;
  wire \rgb_out[5]_i_33_n_0 ;
  wire \rgb_out[5]_i_34_n_0 ;
  wire [4:0]\rgb_out[5]_i_35_0 ;
  wire \rgb_out[5]_i_35_n_0 ;
  wire \rgb_out[5]_i_36_n_0 ;
  wire \rgb_out[5]_i_37_n_0 ;
  wire \rgb_out[5]_i_38_n_0 ;
  wire \rgb_out[5]_i_39_n_0 ;
  wire \rgb_out[5]_i_3_n_0 ;
  wire \rgb_out[5]_i_40_n_0 ;
  wire \rgb_out[5]_i_41_n_0 ;
  wire \rgb_out[5]_i_42_n_0 ;
  wire [4:0]\rgb_out[5]_i_43_0 ;
  wire \rgb_out[5]_i_43_n_0 ;
  wire \rgb_out[5]_i_4_n_0 ;
  wire \rgb_out[5]_i_5_n_0 ;
  wire \rgb_out[5]_i_6_n_0 ;
  wire \rgb_out[5]_i_7_n_0 ;
  wire \rgb_out[5]_i_8_n_0 ;
  wire \rgb_out[5]_i_9_0 ;
  wire \rgb_out[5]_i_9_n_0 ;
  wire \rgb_out[6]_i_10_n_0 ;
  wire \rgb_out[6]_i_11_n_0 ;
  wire \rgb_out[6]_i_12_n_0 ;
  wire \rgb_out[6]_i_13_n_0 ;
  wire \rgb_out[6]_i_14_n_0 ;
  wire \rgb_out[6]_i_15_n_0 ;
  wire \rgb_out[6]_i_16_n_0 ;
  wire \rgb_out[6]_i_17_n_0 ;
  wire \rgb_out[6]_i_18_n_0 ;
  wire \rgb_out[6]_i_19_n_0 ;
  wire \rgb_out[6]_i_20_n_0 ;
  wire \rgb_out[6]_i_21_n_0 ;
  wire \rgb_out[6]_i_22_n_0 ;
  wire \rgb_out[6]_i_23_n_0 ;
  wire \rgb_out[6]_i_24_n_0 ;
  wire \rgb_out[6]_i_25_n_0 ;
  wire \rgb_out[6]_i_26_n_0 ;
  wire \rgb_out[6]_i_27_n_0 ;
  wire \rgb_out[6]_i_28_n_0 ;
  wire \rgb_out[6]_i_29_n_0 ;
  wire \rgb_out[6]_i_2_n_0 ;
  wire \rgb_out[6]_i_30_n_0 ;
  wire \rgb_out[6]_i_31_n_0 ;
  wire \rgb_out[6]_i_32_n_0 ;
  wire \rgb_out[6]_i_33_n_0 ;
  wire \rgb_out[6]_i_34_n_0 ;
  wire \rgb_out[6]_i_35_n_0 ;
  wire \rgb_out[6]_i_36_n_0 ;
  wire \rgb_out[6]_i_37_n_0 ;
  wire \rgb_out[6]_i_38_n_0 ;
  wire \rgb_out[6]_i_39_n_0 ;
  wire \rgb_out[6]_i_3_n_0 ;
  wire \rgb_out[6]_i_40_n_0 ;
  wire \rgb_out[6]_i_41_n_0 ;
  wire \rgb_out[6]_i_42_n_0 ;
  wire \rgb_out[6]_i_43_n_0 ;
  wire \rgb_out[6]_i_4_n_0 ;
  wire \rgb_out[6]_i_5_n_0 ;
  wire \rgb_out[6]_i_6_n_0 ;
  wire \rgb_out[6]_i_7_n_0 ;
  wire \rgb_out[6]_i_8_n_0 ;
  wire \rgb_out[6]_i_9_n_0 ;
  wire \rgb_out[7]_i_10_n_0 ;
  wire \rgb_out[7]_i_11_n_0 ;
  wire \rgb_out[7]_i_12_n_0 ;
  wire \rgb_out[7]_i_13_n_0 ;
  wire \rgb_out[7]_i_14_n_0 ;
  wire \rgb_out[7]_i_15_n_0 ;
  wire \rgb_out[7]_i_16_n_0 ;
  wire \rgb_out[7]_i_17_n_0 ;
  wire \rgb_out[7]_i_18_n_0 ;
  wire \rgb_out[7]_i_19_n_0 ;
  wire \rgb_out[7]_i_20_n_0 ;
  wire \rgb_out[7]_i_21_n_0 ;
  wire \rgb_out[7]_i_22_n_0 ;
  wire \rgb_out[7]_i_23_n_0 ;
  wire \rgb_out[7]_i_24_n_0 ;
  wire \rgb_out[7]_i_25_n_0 ;
  wire \rgb_out[7]_i_26_n_0 ;
  wire \rgb_out[7]_i_27_n_0 ;
  wire \rgb_out[7]_i_28_n_0 ;
  wire \rgb_out[7]_i_29_n_0 ;
  wire \rgb_out[7]_i_2_n_0 ;
  wire \rgb_out[7]_i_30_n_0 ;
  wire \rgb_out[7]_i_31_n_0 ;
  wire \rgb_out[7]_i_32_n_0 ;
  wire \rgb_out[7]_i_33_n_0 ;
  wire \rgb_out[7]_i_34_n_0 ;
  wire \rgb_out[7]_i_35_n_0 ;
  wire \rgb_out[7]_i_36_n_0 ;
  wire \rgb_out[7]_i_37_n_0 ;
  wire \rgb_out[7]_i_38_n_0 ;
  wire \rgb_out[7]_i_39_n_0 ;
  wire \rgb_out[7]_i_3_n_0 ;
  wire \rgb_out[7]_i_40_n_0 ;
  wire \rgb_out[7]_i_41_n_0 ;
  wire \rgb_out[7]_i_42_n_0 ;
  wire \rgb_out[7]_i_43_n_0 ;
  wire \rgb_out[7]_i_4_0 ;
  wire \rgb_out[7]_i_4_n_0 ;
  wire \rgb_out[7]_i_5_n_0 ;
  wire \rgb_out[7]_i_6_n_0 ;
  wire \rgb_out[7]_i_7_n_0 ;
  wire \rgb_out[7]_i_8_n_0 ;
  wire \rgb_out[7]_i_9_n_0 ;
  wire \rgb_out[8]_i_10_n_0 ;
  wire \rgb_out[8]_i_11_n_0 ;
  wire \rgb_out[8]_i_12_0 ;
  wire \rgb_out[8]_i_12_n_0 ;
  wire \rgb_out[8]_i_13_n_0 ;
  wire \rgb_out[8]_i_14_n_0 ;
  wire \rgb_out[8]_i_15_n_0 ;
  wire \rgb_out[8]_i_16_n_0 ;
  wire \rgb_out[8]_i_17_n_0 ;
  wire \rgb_out[8]_i_18_n_0 ;
  wire [2:0]\rgb_out[8]_i_19_0 ;
  wire \rgb_out[8]_i_19_n_0 ;
  wire \rgb_out[8]_i_20_n_0 ;
  wire \rgb_out[8]_i_21_n_0 ;
  wire \rgb_out[8]_i_22_n_0 ;
  wire \rgb_out[8]_i_23_n_0 ;
  wire \rgb_out[8]_i_24_n_0 ;
  wire \rgb_out[8]_i_25_n_0 ;
  wire \rgb_out[8]_i_26_n_0 ;
  wire [4:0]\rgb_out[8]_i_27_0 ;
  wire \rgb_out[8]_i_27_n_0 ;
  wire \rgb_out[8]_i_28_n_0 ;
  wire \rgb_out[8]_i_29_n_0 ;
  wire \rgb_out[8]_i_2_n_0 ;
  wire \rgb_out[8]_i_30_n_0 ;
  wire \rgb_out[8]_i_31_n_0 ;
  wire \rgb_out[8]_i_32_n_0 ;
  wire \rgb_out[8]_i_33_n_0 ;
  wire \rgb_out[8]_i_34_n_0 ;
  wire [3:0]\rgb_out[8]_i_35_0 ;
  wire \rgb_out[8]_i_35_n_0 ;
  wire \rgb_out[8]_i_36_n_0 ;
  wire \rgb_out[8]_i_37_n_0 ;
  wire \rgb_out[8]_i_38_n_0 ;
  wire \rgb_out[8]_i_39_n_0 ;
  wire \rgb_out[8]_i_3_n_0 ;
  wire \rgb_out[8]_i_40_n_0 ;
  wire \rgb_out[8]_i_41_n_0 ;
  wire \rgb_out[8]_i_42_n_0 ;
  wire [0:0]\rgb_out[8]_i_43_0 ;
  wire \rgb_out[8]_i_43_n_0 ;
  wire \rgb_out[8]_i_4_n_0 ;
  wire \rgb_out[8]_i_5_n_0 ;
  wire \rgb_out[8]_i_6_n_0 ;
  wire \rgb_out[8]_i_7_n_0 ;
  wire \rgb_out[8]_i_8_n_0 ;
  wire \rgb_out[8]_i_9_n_0 ;
  wire \rgb_out[9]_i_10_n_0 ;
  wire \rgb_out[9]_i_11_n_0 ;
  wire \rgb_out[9]_i_12_n_0 ;
  wire \rgb_out[9]_i_13_n_0 ;
  wire \rgb_out[9]_i_14_n_0 ;
  wire \rgb_out[9]_i_15_n_0 ;
  wire \rgb_out[9]_i_16_n_0 ;
  wire \rgb_out[9]_i_17_n_0 ;
  wire \rgb_out[9]_i_18_n_0 ;
  wire \rgb_out[9]_i_19_n_0 ;
  wire \rgb_out[9]_i_20_n_0 ;
  wire \rgb_out[9]_i_21_n_0 ;
  wire \rgb_out[9]_i_22_n_0 ;
  wire \rgb_out[9]_i_23_n_0 ;
  wire \rgb_out[9]_i_24_n_0 ;
  wire \rgb_out[9]_i_25_n_0 ;
  wire \rgb_out[9]_i_26_n_0 ;
  wire \rgb_out[9]_i_27_n_0 ;
  wire \rgb_out[9]_i_28_n_0 ;
  wire \rgb_out[9]_i_29_n_0 ;
  wire \rgb_out[9]_i_2_n_0 ;
  wire \rgb_out[9]_i_30_n_0 ;
  wire \rgb_out[9]_i_31_n_0 ;
  wire \rgb_out[9]_i_32_n_0 ;
  wire \rgb_out[9]_i_33_n_0 ;
  wire \rgb_out[9]_i_34_n_0 ;
  wire \rgb_out[9]_i_35_n_0 ;
  wire \rgb_out[9]_i_36_n_0 ;
  wire \rgb_out[9]_i_37_n_0 ;
  wire \rgb_out[9]_i_38_n_0 ;
  wire \rgb_out[9]_i_39_n_0 ;
  wire \rgb_out[9]_i_3_n_0 ;
  wire \rgb_out[9]_i_40_n_0 ;
  wire \rgb_out[9]_i_41_n_0 ;
  wire \rgb_out[9]_i_42_n_0 ;
  wire \rgb_out[9]_i_43_n_0 ;
  wire \rgb_out[9]_i_4_n_0 ;
  wire \rgb_out[9]_i_5_n_0 ;
  wire \rgb_out[9]_i_6_n_0 ;
  wire \rgb_out[9]_i_7_n_0 ;
  wire \rgb_out[9]_i_8_n_0 ;
  wire \rgb_out[9]_i_9_n_0 ;
  wire \rgb_out_reg[0] ;
  wire \rgb_out_reg[0]_0 ;
  wire \slv_reg0[15]_i_1_n_0 ;
  wire \slv_reg0[23]_i_1_n_0 ;
  wire \slv_reg0[31]_i_1_n_0 ;
  wire \slv_reg0[7]_i_1_n_0 ;
  wire \slv_reg0_reg[0]_rep__0_n_0 ;
  wire \slv_reg0_reg[0]_rep__1_n_0 ;
  wire \slv_reg0_reg[0]_rep__2_n_0 ;
  wire \slv_reg0_reg[0]_rep__3_n_0 ;
  wire \slv_reg0_reg[0]_rep__4_n_0 ;
  wire \slv_reg0_reg[0]_rep__5_n_0 ;
  wire \slv_reg0_reg[0]_rep_n_0 ;
  wire \slv_reg0_reg[1]_rep__0_n_0 ;
  wire \slv_reg0_reg[1]_rep__1_n_0 ;
  wire \slv_reg0_reg[1]_rep__2_n_0 ;
  wire \slv_reg0_reg[1]_rep__3_n_0 ;
  wire \slv_reg0_reg[1]_rep__4_n_0 ;
  wire \slv_reg0_reg[1]_rep__5_n_0 ;
  wire \slv_reg0_reg[1]_rep_n_0 ;
  wire \slv_reg0_reg[2]_rep__0_n_0 ;
  wire \slv_reg0_reg[2]_rep__1_n_0 ;
  wire \slv_reg0_reg[2]_rep__2_n_0 ;
  wire \slv_reg0_reg[2]_rep__3_n_0 ;
  wire \slv_reg0_reg[2]_rep__4_n_0 ;
  wire \slv_reg0_reg[2]_rep__5_n_0 ;
  wire \slv_reg0_reg[2]_rep_n_0 ;
  wire \slv_reg0_reg[3]_rep__0_n_0 ;
  wire \slv_reg0_reg[3]_rep__1_n_0 ;
  wire \slv_reg0_reg[3]_rep__2_n_0 ;
  wire \slv_reg0_reg[3]_rep__3_n_0 ;
  wire \slv_reg0_reg[3]_rep__4_n_0 ;
  wire \slv_reg0_reg[3]_rep__5_n_0 ;
  wire \slv_reg0_reg[3]_rep_n_0 ;
  wire \slv_reg0_reg[4]_rep__0_n_0 ;
  wire \slv_reg0_reg[4]_rep__1_n_0 ;
  wire \slv_reg0_reg[4]_rep__2_n_0 ;
  wire \slv_reg0_reg[4]_rep__3_n_0 ;
  wire \slv_reg0_reg[4]_rep__4_n_0 ;
  wire \slv_reg0_reg[4]_rep__5_n_0 ;
  wire \slv_reg0_reg[4]_rep_n_0 ;
  wire \slv_reg0_reg[5]_rep__0_n_0 ;
  wire \slv_reg0_reg[5]_rep__1_n_0 ;
  wire \slv_reg0_reg[5]_rep__2_n_0 ;
  wire \slv_reg0_reg[5]_rep__3_n_0 ;
  wire \slv_reg0_reg[5]_rep__4_n_0 ;
  wire \slv_reg0_reg[5]_rep__5_n_0 ;
  wire \slv_reg0_reg[5]_rep_n_0 ;
  wire \slv_reg0_reg_n_0_[0] ;
  wire \slv_reg0_reg_n_0_[10] ;
  wire \slv_reg0_reg_n_0_[11] ;
  wire \slv_reg0_reg_n_0_[12] ;
  wire \slv_reg0_reg_n_0_[13] ;
  wire \slv_reg0_reg_n_0_[14] ;
  wire \slv_reg0_reg_n_0_[15] ;
  wire \slv_reg0_reg_n_0_[16] ;
  wire \slv_reg0_reg_n_0_[17] ;
  wire \slv_reg0_reg_n_0_[18] ;
  wire \slv_reg0_reg_n_0_[19] ;
  wire \slv_reg0_reg_n_0_[1] ;
  wire \slv_reg0_reg_n_0_[20] ;
  wire \slv_reg0_reg_n_0_[21] ;
  wire \slv_reg0_reg_n_0_[22] ;
  wire \slv_reg0_reg_n_0_[23] ;
  wire \slv_reg0_reg_n_0_[24] ;
  wire \slv_reg0_reg_n_0_[25] ;
  wire \slv_reg0_reg_n_0_[26] ;
  wire \slv_reg0_reg_n_0_[27] ;
  wire \slv_reg0_reg_n_0_[28] ;
  wire \slv_reg0_reg_n_0_[29] ;
  wire \slv_reg0_reg_n_0_[2] ;
  wire \slv_reg0_reg_n_0_[30] ;
  wire \slv_reg0_reg_n_0_[31] ;
  wire \slv_reg0_reg_n_0_[3] ;
  wire \slv_reg0_reg_n_0_[4] ;
  wire \slv_reg0_reg_n_0_[5] ;
  wire \slv_reg0_reg_n_0_[6] ;
  wire \slv_reg0_reg_n_0_[7] ;
  wire \slv_reg0_reg_n_0_[8] ;
  wire \slv_reg0_reg_n_0_[9] ;
  wire [31:0]slv_reg1;
  wire \slv_reg1[15]_i_1_n_0 ;
  wire \slv_reg1[23]_i_1_n_0 ;
  wire \slv_reg1[31]_i_1_n_0 ;
  wire \slv_reg1[7]_i_1_n_0 ;
  wire \slv_reg2[15]_i_1_n_0 ;
  wire \slv_reg2[23]_i_1_n_0 ;
  wire \slv_reg2[31]_i_1_n_0 ;
  wire \slv_reg2[7]_i_1_n_0 ;
  wire \slv_reg2_reg_n_0_[0] ;
  wire \slv_reg2_reg_n_0_[10] ;
  wire \slv_reg2_reg_n_0_[11] ;
  wire \slv_reg2_reg_n_0_[12] ;
  wire \slv_reg2_reg_n_0_[13] ;
  wire \slv_reg2_reg_n_0_[14] ;
  wire \slv_reg2_reg_n_0_[15] ;
  wire \slv_reg2_reg_n_0_[16] ;
  wire \slv_reg2_reg_n_0_[17] ;
  wire \slv_reg2_reg_n_0_[18] ;
  wire \slv_reg2_reg_n_0_[19] ;
  wire \slv_reg2_reg_n_0_[1] ;
  wire \slv_reg2_reg_n_0_[20] ;
  wire \slv_reg2_reg_n_0_[21] ;
  wire \slv_reg2_reg_n_0_[22] ;
  wire \slv_reg2_reg_n_0_[23] ;
  wire \slv_reg2_reg_n_0_[24] ;
  wire \slv_reg2_reg_n_0_[25] ;
  wire \slv_reg2_reg_n_0_[26] ;
  wire \slv_reg2_reg_n_0_[27] ;
  wire \slv_reg2_reg_n_0_[28] ;
  wire \slv_reg2_reg_n_0_[29] ;
  wire \slv_reg2_reg_n_0_[2] ;
  wire \slv_reg2_reg_n_0_[30] ;
  wire \slv_reg2_reg_n_0_[31] ;
  wire \slv_reg2_reg_n_0_[3] ;
  wire \slv_reg2_reg_n_0_[4] ;
  wire \slv_reg2_reg_n_0_[5] ;
  wire \slv_reg2_reg_n_0_[6] ;
  wire \slv_reg2_reg_n_0_[7] ;
  wire \slv_reg2_reg_n_0_[8] ;
  wire \slv_reg2_reg_n_0_[9] ;
  wire [31:0]slv_reg3;
  wire \slv_reg3[15]_i_1_n_0 ;
  wire \slv_reg3[23]_i_1_n_0 ;
  wire \slv_reg3[31]_i_1_n_0 ;
  wire \slv_reg3[7]_i_1_n_0 ;
  wire slv_reg_rden__0;
  wire slv_reg_wren__0;
  wire texture_data_reg_0_63_0_2_i_1_n_0;
  wire texture_data_reg_0_63_0_2_i_3_n_0;
  wire texture_data_reg_0_63_0_2_n_0;
  wire texture_data_reg_0_63_0_2_n_1;
  wire texture_data_reg_0_63_0_2_n_2;
  wire texture_data_reg_0_63_3_5_n_0;
  wire texture_data_reg_0_63_3_5_n_1;
  wire texture_data_reg_0_63_3_5_n_2;
  wire texture_data_reg_0_63_6_8_n_0;
  wire texture_data_reg_0_63_6_8_n_1;
  wire texture_data_reg_0_63_6_8_n_2;
  wire texture_data_reg_0_63_9_11_n_0;
  wire texture_data_reg_0_63_9_11_n_1;
  wire texture_data_reg_0_63_9_11_n_2;
  wire texture_data_reg_1024_1087_0_2_i_1_n_0;
  wire texture_data_reg_1024_1087_0_2_n_0;
  wire texture_data_reg_1024_1087_0_2_n_1;
  wire texture_data_reg_1024_1087_0_2_n_2;
  wire texture_data_reg_1024_1087_3_5_n_0;
  wire texture_data_reg_1024_1087_3_5_n_1;
  wire texture_data_reg_1024_1087_3_5_n_2;
  wire texture_data_reg_1024_1087_6_8_n_0;
  wire texture_data_reg_1024_1087_6_8_n_1;
  wire texture_data_reg_1024_1087_6_8_n_2;
  wire texture_data_reg_1024_1087_9_11_n_0;
  wire texture_data_reg_1024_1087_9_11_n_1;
  wire texture_data_reg_1024_1087_9_11_n_2;
  wire texture_data_reg_1088_1151_0_2_i_1_n_0;
  wire texture_data_reg_1088_1151_0_2_i_2_n_0;
  wire texture_data_reg_1088_1151_0_2_n_0;
  wire texture_data_reg_1088_1151_0_2_n_1;
  wire texture_data_reg_1088_1151_0_2_n_2;
  wire texture_data_reg_1088_1151_3_5_n_0;
  wire texture_data_reg_1088_1151_3_5_n_1;
  wire texture_data_reg_1088_1151_3_5_n_2;
  wire texture_data_reg_1088_1151_6_8_n_0;
  wire texture_data_reg_1088_1151_6_8_n_1;
  wire texture_data_reg_1088_1151_6_8_n_2;
  wire texture_data_reg_1088_1151_9_11_n_0;
  wire texture_data_reg_1088_1151_9_11_n_1;
  wire texture_data_reg_1088_1151_9_11_n_2;
  wire texture_data_reg_1152_1215_0_2_i_1_n_0;
  wire texture_data_reg_1152_1215_0_2_i_2_n_0;
  wire texture_data_reg_1152_1215_0_2_n_0;
  wire texture_data_reg_1152_1215_0_2_n_1;
  wire texture_data_reg_1152_1215_0_2_n_2;
  wire texture_data_reg_1152_1215_3_5_n_0;
  wire texture_data_reg_1152_1215_3_5_n_1;
  wire texture_data_reg_1152_1215_3_5_n_2;
  wire texture_data_reg_1152_1215_6_8_n_0;
  wire texture_data_reg_1152_1215_6_8_n_1;
  wire texture_data_reg_1152_1215_6_8_n_2;
  wire texture_data_reg_1152_1215_9_11_n_0;
  wire texture_data_reg_1152_1215_9_11_n_1;
  wire texture_data_reg_1152_1215_9_11_n_2;
  wire texture_data_reg_1216_1279_0_2_i_1_n_0;
  wire texture_data_reg_1216_1279_0_2_n_0;
  wire texture_data_reg_1216_1279_0_2_n_1;
  wire texture_data_reg_1216_1279_0_2_n_2;
  wire texture_data_reg_1216_1279_3_5_n_0;
  wire texture_data_reg_1216_1279_3_5_n_1;
  wire texture_data_reg_1216_1279_3_5_n_2;
  wire texture_data_reg_1216_1279_6_8_n_0;
  wire texture_data_reg_1216_1279_6_8_n_1;
  wire texture_data_reg_1216_1279_6_8_n_2;
  wire texture_data_reg_1216_1279_9_11_n_0;
  wire texture_data_reg_1216_1279_9_11_n_1;
  wire texture_data_reg_1216_1279_9_11_n_2;
  wire texture_data_reg_1280_1343_0_2_i_1_n_0;
  wire texture_data_reg_1280_1343_0_2_n_0;
  wire texture_data_reg_1280_1343_0_2_n_1;
  wire texture_data_reg_1280_1343_0_2_n_2;
  wire texture_data_reg_1280_1343_3_5_n_0;
  wire texture_data_reg_1280_1343_3_5_n_1;
  wire texture_data_reg_1280_1343_3_5_n_2;
  wire texture_data_reg_1280_1343_6_8_n_0;
  wire texture_data_reg_1280_1343_6_8_n_1;
  wire texture_data_reg_1280_1343_6_8_n_2;
  wire texture_data_reg_1280_1343_9_11_n_0;
  wire texture_data_reg_1280_1343_9_11_n_1;
  wire texture_data_reg_1280_1343_9_11_n_2;
  wire texture_data_reg_128_191_0_2_i_1_n_0;
  wire texture_data_reg_128_191_0_2_n_0;
  wire texture_data_reg_128_191_0_2_n_1;
  wire texture_data_reg_128_191_0_2_n_2;
  wire texture_data_reg_128_191_3_5_n_0;
  wire texture_data_reg_128_191_3_5_n_1;
  wire texture_data_reg_128_191_3_5_n_2;
  wire texture_data_reg_128_191_6_8_n_0;
  wire texture_data_reg_128_191_6_8_n_1;
  wire texture_data_reg_128_191_6_8_n_2;
  wire texture_data_reg_128_191_9_11_n_0;
  wire texture_data_reg_128_191_9_11_n_1;
  wire texture_data_reg_128_191_9_11_n_2;
  wire texture_data_reg_1344_1407_0_2_i_1_n_0;
  wire texture_data_reg_1344_1407_0_2_n_0;
  wire texture_data_reg_1344_1407_0_2_n_1;
  wire texture_data_reg_1344_1407_0_2_n_2;
  wire texture_data_reg_1344_1407_3_5_n_0;
  wire texture_data_reg_1344_1407_3_5_n_1;
  wire texture_data_reg_1344_1407_3_5_n_2;
  wire texture_data_reg_1344_1407_6_8_n_0;
  wire texture_data_reg_1344_1407_6_8_n_1;
  wire texture_data_reg_1344_1407_6_8_n_2;
  wire texture_data_reg_1344_1407_9_11_n_0;
  wire texture_data_reg_1344_1407_9_11_n_1;
  wire texture_data_reg_1344_1407_9_11_n_2;
  wire texture_data_reg_1408_1471_0_2_i_1_n_0;
  wire texture_data_reg_1408_1471_0_2_n_0;
  wire texture_data_reg_1408_1471_0_2_n_1;
  wire texture_data_reg_1408_1471_0_2_n_2;
  wire texture_data_reg_1408_1471_3_5_n_0;
  wire texture_data_reg_1408_1471_3_5_n_1;
  wire texture_data_reg_1408_1471_3_5_n_2;
  wire texture_data_reg_1408_1471_6_8_n_0;
  wire texture_data_reg_1408_1471_6_8_n_1;
  wire texture_data_reg_1408_1471_6_8_n_2;
  wire texture_data_reg_1408_1471_9_11_n_0;
  wire texture_data_reg_1408_1471_9_11_n_1;
  wire texture_data_reg_1408_1471_9_11_n_2;
  wire texture_data_reg_1472_1535_0_2_i_1_n_0;
  wire texture_data_reg_1472_1535_0_2_n_0;
  wire texture_data_reg_1472_1535_0_2_n_1;
  wire texture_data_reg_1472_1535_0_2_n_2;
  wire texture_data_reg_1472_1535_3_5_n_0;
  wire texture_data_reg_1472_1535_3_5_n_1;
  wire texture_data_reg_1472_1535_3_5_n_2;
  wire texture_data_reg_1472_1535_6_8_n_0;
  wire texture_data_reg_1472_1535_6_8_n_1;
  wire texture_data_reg_1472_1535_6_8_n_2;
  wire texture_data_reg_1472_1535_9_11_n_0;
  wire texture_data_reg_1472_1535_9_11_n_1;
  wire texture_data_reg_1472_1535_9_11_n_2;
  wire texture_data_reg_1536_1599_0_2_i_1_n_0;
  wire texture_data_reg_1536_1599_0_2_n_0;
  wire texture_data_reg_1536_1599_0_2_n_1;
  wire texture_data_reg_1536_1599_0_2_n_2;
  wire texture_data_reg_1536_1599_3_5_n_0;
  wire texture_data_reg_1536_1599_3_5_n_1;
  wire texture_data_reg_1536_1599_3_5_n_2;
  wire texture_data_reg_1536_1599_6_8_n_0;
  wire texture_data_reg_1536_1599_6_8_n_1;
  wire texture_data_reg_1536_1599_6_8_n_2;
  wire texture_data_reg_1536_1599_9_11_n_0;
  wire texture_data_reg_1536_1599_9_11_n_1;
  wire texture_data_reg_1536_1599_9_11_n_2;
  wire texture_data_reg_1600_1663_0_2_i_1_n_0;
  wire texture_data_reg_1600_1663_0_2_n_0;
  wire texture_data_reg_1600_1663_0_2_n_1;
  wire texture_data_reg_1600_1663_0_2_n_2;
  wire texture_data_reg_1600_1663_3_5_n_0;
  wire texture_data_reg_1600_1663_3_5_n_1;
  wire texture_data_reg_1600_1663_3_5_n_2;
  wire texture_data_reg_1600_1663_6_8_n_0;
  wire texture_data_reg_1600_1663_6_8_n_1;
  wire texture_data_reg_1600_1663_6_8_n_2;
  wire texture_data_reg_1600_1663_9_11_n_0;
  wire texture_data_reg_1600_1663_9_11_n_1;
  wire texture_data_reg_1600_1663_9_11_n_2;
  wire texture_data_reg_1664_1727_0_2_i_1_n_0;
  wire texture_data_reg_1664_1727_0_2_n_0;
  wire texture_data_reg_1664_1727_0_2_n_1;
  wire texture_data_reg_1664_1727_0_2_n_2;
  wire texture_data_reg_1664_1727_3_5_n_0;
  wire texture_data_reg_1664_1727_3_5_n_1;
  wire texture_data_reg_1664_1727_3_5_n_2;
  wire texture_data_reg_1664_1727_6_8_n_0;
  wire texture_data_reg_1664_1727_6_8_n_1;
  wire texture_data_reg_1664_1727_6_8_n_2;
  wire texture_data_reg_1664_1727_9_11_n_0;
  wire texture_data_reg_1664_1727_9_11_n_1;
  wire texture_data_reg_1664_1727_9_11_n_2;
  wire texture_data_reg_1728_1791_0_2_i_1_n_0;
  wire texture_data_reg_1728_1791_0_2_n_0;
  wire texture_data_reg_1728_1791_0_2_n_1;
  wire texture_data_reg_1728_1791_0_2_n_2;
  wire texture_data_reg_1728_1791_3_5_n_0;
  wire texture_data_reg_1728_1791_3_5_n_1;
  wire texture_data_reg_1728_1791_3_5_n_2;
  wire texture_data_reg_1728_1791_6_8_n_0;
  wire texture_data_reg_1728_1791_6_8_n_1;
  wire texture_data_reg_1728_1791_6_8_n_2;
  wire texture_data_reg_1728_1791_9_11_n_0;
  wire texture_data_reg_1728_1791_9_11_n_1;
  wire texture_data_reg_1728_1791_9_11_n_2;
  wire texture_data_reg_1792_1855_0_2_i_1_n_0;
  wire texture_data_reg_1792_1855_0_2_n_0;
  wire texture_data_reg_1792_1855_0_2_n_1;
  wire texture_data_reg_1792_1855_0_2_n_2;
  wire texture_data_reg_1792_1855_3_5_n_0;
  wire texture_data_reg_1792_1855_3_5_n_1;
  wire texture_data_reg_1792_1855_3_5_n_2;
  wire texture_data_reg_1792_1855_6_8_n_0;
  wire texture_data_reg_1792_1855_6_8_n_1;
  wire texture_data_reg_1792_1855_6_8_n_2;
  wire texture_data_reg_1792_1855_9_11_n_0;
  wire texture_data_reg_1792_1855_9_11_n_1;
  wire texture_data_reg_1792_1855_9_11_n_2;
  wire texture_data_reg_1856_1919_0_2_i_1_n_0;
  wire texture_data_reg_1856_1919_0_2_i_2_n_0;
  wire texture_data_reg_1856_1919_0_2_n_0;
  wire texture_data_reg_1856_1919_0_2_n_1;
  wire texture_data_reg_1856_1919_0_2_n_2;
  wire texture_data_reg_1856_1919_3_5_n_0;
  wire texture_data_reg_1856_1919_3_5_n_1;
  wire texture_data_reg_1856_1919_3_5_n_2;
  wire texture_data_reg_1856_1919_6_8_n_0;
  wire texture_data_reg_1856_1919_6_8_n_1;
  wire texture_data_reg_1856_1919_6_8_n_2;
  wire texture_data_reg_1856_1919_9_11_n_0;
  wire texture_data_reg_1856_1919_9_11_n_1;
  wire texture_data_reg_1856_1919_9_11_n_2;
  wire texture_data_reg_1920_1983_0_2_i_1_n_0;
  wire texture_data_reg_1920_1983_0_2_i_2_n_0;
  wire texture_data_reg_1920_1983_0_2_n_0;
  wire texture_data_reg_1920_1983_0_2_n_1;
  wire texture_data_reg_1920_1983_0_2_n_2;
  wire texture_data_reg_1920_1983_3_5_n_0;
  wire texture_data_reg_1920_1983_3_5_n_1;
  wire texture_data_reg_1920_1983_3_5_n_2;
  wire texture_data_reg_1920_1983_6_8_n_0;
  wire texture_data_reg_1920_1983_6_8_n_1;
  wire texture_data_reg_1920_1983_6_8_n_2;
  wire texture_data_reg_1920_1983_9_11_n_0;
  wire texture_data_reg_1920_1983_9_11_n_1;
  wire texture_data_reg_1920_1983_9_11_n_2;
  wire texture_data_reg_192_255_0_2_i_1_n_0;
  wire texture_data_reg_192_255_0_2_i_2_n_0;
  wire texture_data_reg_192_255_0_2_n_0;
  wire texture_data_reg_192_255_0_2_n_1;
  wire texture_data_reg_192_255_0_2_n_2;
  wire texture_data_reg_192_255_3_5_n_0;
  wire texture_data_reg_192_255_3_5_n_1;
  wire texture_data_reg_192_255_3_5_n_2;
  wire texture_data_reg_192_255_6_8_n_0;
  wire texture_data_reg_192_255_6_8_n_1;
  wire texture_data_reg_192_255_6_8_n_2;
  wire texture_data_reg_192_255_9_11_n_0;
  wire texture_data_reg_192_255_9_11_n_1;
  wire texture_data_reg_192_255_9_11_n_2;
  wire texture_data_reg_1984_2047_0_2_i_1_n_0;
  wire texture_data_reg_1984_2047_0_2_n_0;
  wire texture_data_reg_1984_2047_0_2_n_1;
  wire texture_data_reg_1984_2047_0_2_n_2;
  wire texture_data_reg_1984_2047_3_5_n_0;
  wire texture_data_reg_1984_2047_3_5_n_1;
  wire texture_data_reg_1984_2047_3_5_n_2;
  wire texture_data_reg_1984_2047_6_8_n_0;
  wire texture_data_reg_1984_2047_6_8_n_1;
  wire texture_data_reg_1984_2047_6_8_n_2;
  wire texture_data_reg_1984_2047_9_11_n_0;
  wire texture_data_reg_1984_2047_9_11_n_1;
  wire texture_data_reg_1984_2047_9_11_n_2;
  wire texture_data_reg_2048_2111_0_2_i_1_n_0;
  wire texture_data_reg_2048_2111_0_2_n_0;
  wire texture_data_reg_2048_2111_0_2_n_1;
  wire texture_data_reg_2048_2111_0_2_n_2;
  wire texture_data_reg_2048_2111_3_5_n_0;
  wire texture_data_reg_2048_2111_3_5_n_1;
  wire texture_data_reg_2048_2111_3_5_n_2;
  wire texture_data_reg_2048_2111_6_8_n_0;
  wire texture_data_reg_2048_2111_6_8_n_1;
  wire texture_data_reg_2048_2111_6_8_n_2;
  wire texture_data_reg_2048_2111_9_11_n_0;
  wire texture_data_reg_2048_2111_9_11_n_1;
  wire texture_data_reg_2048_2111_9_11_n_2;
  wire texture_data_reg_2112_2175_0_2_i_1_n_0;
  wire texture_data_reg_2112_2175_0_2_n_0;
  wire texture_data_reg_2112_2175_0_2_n_1;
  wire texture_data_reg_2112_2175_0_2_n_2;
  wire texture_data_reg_2112_2175_3_5_n_0;
  wire texture_data_reg_2112_2175_3_5_n_1;
  wire texture_data_reg_2112_2175_3_5_n_2;
  wire texture_data_reg_2112_2175_6_8_n_0;
  wire texture_data_reg_2112_2175_6_8_n_1;
  wire texture_data_reg_2112_2175_6_8_n_2;
  wire texture_data_reg_2112_2175_9_11_n_0;
  wire texture_data_reg_2112_2175_9_11_n_1;
  wire texture_data_reg_2112_2175_9_11_n_2;
  wire texture_data_reg_2176_2239_0_2_i_1_n_0;
  wire texture_data_reg_2176_2239_0_2_n_0;
  wire texture_data_reg_2176_2239_0_2_n_1;
  wire texture_data_reg_2176_2239_0_2_n_2;
  wire texture_data_reg_2176_2239_3_5_n_0;
  wire texture_data_reg_2176_2239_3_5_n_1;
  wire texture_data_reg_2176_2239_3_5_n_2;
  wire texture_data_reg_2176_2239_6_8_n_0;
  wire texture_data_reg_2176_2239_6_8_n_1;
  wire texture_data_reg_2176_2239_6_8_n_2;
  wire texture_data_reg_2176_2239_9_11_n_0;
  wire texture_data_reg_2176_2239_9_11_n_1;
  wire texture_data_reg_2176_2239_9_11_n_2;
  wire texture_data_reg_2240_2303_0_2_i_1_n_0;
  wire texture_data_reg_2240_2303_0_2_i_2_n_0;
  wire texture_data_reg_2240_2303_0_2_n_0;
  wire texture_data_reg_2240_2303_0_2_n_1;
  wire texture_data_reg_2240_2303_0_2_n_2;
  wire texture_data_reg_2240_2303_3_5_n_0;
  wire texture_data_reg_2240_2303_3_5_n_1;
  wire texture_data_reg_2240_2303_3_5_n_2;
  wire texture_data_reg_2240_2303_6_8_n_0;
  wire texture_data_reg_2240_2303_6_8_n_1;
  wire texture_data_reg_2240_2303_6_8_n_2;
  wire texture_data_reg_2240_2303_9_11_n_0;
  wire texture_data_reg_2240_2303_9_11_n_1;
  wire texture_data_reg_2240_2303_9_11_n_2;
  wire texture_data_reg_2304_2367_0_2_i_1_n_0;
  wire texture_data_reg_2304_2367_0_2_n_0;
  wire texture_data_reg_2304_2367_0_2_n_1;
  wire texture_data_reg_2304_2367_0_2_n_2;
  wire texture_data_reg_2304_2367_3_5_n_0;
  wire texture_data_reg_2304_2367_3_5_n_1;
  wire texture_data_reg_2304_2367_3_5_n_2;
  wire texture_data_reg_2304_2367_6_8_n_0;
  wire texture_data_reg_2304_2367_6_8_n_1;
  wire texture_data_reg_2304_2367_6_8_n_2;
  wire texture_data_reg_2304_2367_9_11_n_0;
  wire texture_data_reg_2304_2367_9_11_n_1;
  wire texture_data_reg_2304_2367_9_11_n_2;
  wire texture_data_reg_2368_2431_0_2_i_1_n_0;
  wire texture_data_reg_2368_2431_0_2_n_0;
  wire texture_data_reg_2368_2431_0_2_n_1;
  wire texture_data_reg_2368_2431_0_2_n_2;
  wire texture_data_reg_2368_2431_3_5_n_0;
  wire texture_data_reg_2368_2431_3_5_n_1;
  wire texture_data_reg_2368_2431_3_5_n_2;
  wire texture_data_reg_2368_2431_6_8_n_0;
  wire texture_data_reg_2368_2431_6_8_n_1;
  wire texture_data_reg_2368_2431_6_8_n_2;
  wire texture_data_reg_2368_2431_9_11_n_0;
  wire texture_data_reg_2368_2431_9_11_n_1;
  wire texture_data_reg_2368_2431_9_11_n_2;
  wire texture_data_reg_2432_2495_0_2_i_1_n_0;
  wire texture_data_reg_2432_2495_0_2_n_0;
  wire texture_data_reg_2432_2495_0_2_n_1;
  wire texture_data_reg_2432_2495_0_2_n_2;
  wire texture_data_reg_2432_2495_3_5_n_0;
  wire texture_data_reg_2432_2495_3_5_n_1;
  wire texture_data_reg_2432_2495_3_5_n_2;
  wire texture_data_reg_2432_2495_6_8_n_0;
  wire texture_data_reg_2432_2495_6_8_n_1;
  wire texture_data_reg_2432_2495_6_8_n_2;
  wire texture_data_reg_2432_2495_9_11_n_0;
  wire texture_data_reg_2432_2495_9_11_n_1;
  wire texture_data_reg_2432_2495_9_11_n_2;
  wire texture_data_reg_2496_2559_0_2_i_1_n_0;
  wire texture_data_reg_2496_2559_0_2_n_0;
  wire texture_data_reg_2496_2559_0_2_n_1;
  wire texture_data_reg_2496_2559_0_2_n_2;
  wire texture_data_reg_2496_2559_3_5_n_0;
  wire texture_data_reg_2496_2559_3_5_n_1;
  wire texture_data_reg_2496_2559_3_5_n_2;
  wire texture_data_reg_2496_2559_6_8_n_0;
  wire texture_data_reg_2496_2559_6_8_n_1;
  wire texture_data_reg_2496_2559_6_8_n_2;
  wire texture_data_reg_2496_2559_9_11_n_0;
  wire texture_data_reg_2496_2559_9_11_n_1;
  wire texture_data_reg_2496_2559_9_11_n_2;
  wire texture_data_reg_2560_2623_0_2_i_1_n_0;
  wire texture_data_reg_2560_2623_0_2_n_0;
  wire texture_data_reg_2560_2623_0_2_n_1;
  wire texture_data_reg_2560_2623_0_2_n_2;
  wire texture_data_reg_2560_2623_3_5_n_0;
  wire texture_data_reg_2560_2623_3_5_n_1;
  wire texture_data_reg_2560_2623_3_5_n_2;
  wire texture_data_reg_2560_2623_6_8_n_0;
  wire texture_data_reg_2560_2623_6_8_n_1;
  wire texture_data_reg_2560_2623_6_8_n_2;
  wire texture_data_reg_2560_2623_9_11_n_0;
  wire texture_data_reg_2560_2623_9_11_n_1;
  wire texture_data_reg_2560_2623_9_11_n_2;
  wire texture_data_reg_256_319_0_2_i_1_n_0;
  wire texture_data_reg_256_319_0_2_n_0;
  wire texture_data_reg_256_319_0_2_n_1;
  wire texture_data_reg_256_319_0_2_n_2;
  wire texture_data_reg_256_319_3_5_n_0;
  wire texture_data_reg_256_319_3_5_n_1;
  wire texture_data_reg_256_319_3_5_n_2;
  wire texture_data_reg_256_319_6_8_n_0;
  wire texture_data_reg_256_319_6_8_n_1;
  wire texture_data_reg_256_319_6_8_n_2;
  wire texture_data_reg_256_319_9_11_n_0;
  wire texture_data_reg_256_319_9_11_n_1;
  wire texture_data_reg_256_319_9_11_n_2;
  wire texture_data_reg_2624_2687_0_2_i_1_n_0;
  wire texture_data_reg_2624_2687_0_2_n_0;
  wire texture_data_reg_2624_2687_0_2_n_1;
  wire texture_data_reg_2624_2687_0_2_n_2;
  wire texture_data_reg_2624_2687_3_5_n_0;
  wire texture_data_reg_2624_2687_3_5_n_1;
  wire texture_data_reg_2624_2687_3_5_n_2;
  wire texture_data_reg_2624_2687_6_8_n_0;
  wire texture_data_reg_2624_2687_6_8_n_1;
  wire texture_data_reg_2624_2687_6_8_n_2;
  wire texture_data_reg_2624_2687_9_11_n_0;
  wire texture_data_reg_2624_2687_9_11_n_1;
  wire texture_data_reg_2624_2687_9_11_n_2;
  wire texture_data_reg_2688_2751_0_2_i_1_n_0;
  wire texture_data_reg_2688_2751_0_2_n_0;
  wire texture_data_reg_2688_2751_0_2_n_1;
  wire texture_data_reg_2688_2751_0_2_n_2;
  wire texture_data_reg_2688_2751_3_5_n_0;
  wire texture_data_reg_2688_2751_3_5_n_1;
  wire texture_data_reg_2688_2751_3_5_n_2;
  wire texture_data_reg_2688_2751_6_8_n_0;
  wire texture_data_reg_2688_2751_6_8_n_1;
  wire texture_data_reg_2688_2751_6_8_n_2;
  wire texture_data_reg_2688_2751_9_11_n_0;
  wire texture_data_reg_2688_2751_9_11_n_1;
  wire texture_data_reg_2688_2751_9_11_n_2;
  wire texture_data_reg_2752_2815_0_2_i_1_n_0;
  wire texture_data_reg_2752_2815_0_2_n_0;
  wire texture_data_reg_2752_2815_0_2_n_1;
  wire texture_data_reg_2752_2815_0_2_n_2;
  wire texture_data_reg_2752_2815_3_5_n_0;
  wire texture_data_reg_2752_2815_3_5_n_1;
  wire texture_data_reg_2752_2815_3_5_n_2;
  wire texture_data_reg_2752_2815_6_8_n_0;
  wire texture_data_reg_2752_2815_6_8_n_1;
  wire texture_data_reg_2752_2815_6_8_n_2;
  wire texture_data_reg_2752_2815_9_11_n_0;
  wire texture_data_reg_2752_2815_9_11_n_1;
  wire texture_data_reg_2752_2815_9_11_n_2;
  wire texture_data_reg_2816_2879_0_2_i_1_n_0;
  wire texture_data_reg_2816_2879_0_2_n_0;
  wire texture_data_reg_2816_2879_0_2_n_1;
  wire texture_data_reg_2816_2879_0_2_n_2;
  wire texture_data_reg_2816_2879_3_5_n_0;
  wire texture_data_reg_2816_2879_3_5_n_1;
  wire texture_data_reg_2816_2879_3_5_n_2;
  wire texture_data_reg_2816_2879_6_8_n_0;
  wire texture_data_reg_2816_2879_6_8_n_1;
  wire texture_data_reg_2816_2879_6_8_n_2;
  wire texture_data_reg_2816_2879_9_11_n_0;
  wire texture_data_reg_2816_2879_9_11_n_1;
  wire texture_data_reg_2816_2879_9_11_n_2;
  wire texture_data_reg_2880_2943_0_2_i_1_n_0;
  wire texture_data_reg_2880_2943_0_2_n_0;
  wire texture_data_reg_2880_2943_0_2_n_1;
  wire texture_data_reg_2880_2943_0_2_n_2;
  wire texture_data_reg_2880_2943_3_5_n_0;
  wire texture_data_reg_2880_2943_3_5_n_1;
  wire texture_data_reg_2880_2943_3_5_n_2;
  wire texture_data_reg_2880_2943_6_8_n_0;
  wire texture_data_reg_2880_2943_6_8_n_1;
  wire texture_data_reg_2880_2943_6_8_n_2;
  wire texture_data_reg_2880_2943_9_11_n_0;
  wire texture_data_reg_2880_2943_9_11_n_1;
  wire texture_data_reg_2880_2943_9_11_n_2;
  wire texture_data_reg_2944_3007_0_2_i_1_n_0;
  wire texture_data_reg_2944_3007_0_2_n_0;
  wire texture_data_reg_2944_3007_0_2_n_1;
  wire texture_data_reg_2944_3007_0_2_n_2;
  wire texture_data_reg_2944_3007_3_5_n_0;
  wire texture_data_reg_2944_3007_3_5_n_1;
  wire texture_data_reg_2944_3007_3_5_n_2;
  wire texture_data_reg_2944_3007_6_8_n_0;
  wire texture_data_reg_2944_3007_6_8_n_1;
  wire texture_data_reg_2944_3007_6_8_n_2;
  wire texture_data_reg_2944_3007_9_11_n_0;
  wire texture_data_reg_2944_3007_9_11_n_1;
  wire texture_data_reg_2944_3007_9_11_n_2;
  wire texture_data_reg_3008_3071_0_2_i_1_n_0;
  wire texture_data_reg_3008_3071_0_2_n_0;
  wire texture_data_reg_3008_3071_0_2_n_1;
  wire texture_data_reg_3008_3071_0_2_n_2;
  wire texture_data_reg_3008_3071_3_5_n_0;
  wire texture_data_reg_3008_3071_3_5_n_1;
  wire texture_data_reg_3008_3071_3_5_n_2;
  wire texture_data_reg_3008_3071_6_8_n_0;
  wire texture_data_reg_3008_3071_6_8_n_1;
  wire texture_data_reg_3008_3071_6_8_n_2;
  wire texture_data_reg_3008_3071_9_11_n_0;
  wire texture_data_reg_3008_3071_9_11_n_1;
  wire texture_data_reg_3008_3071_9_11_n_2;
  wire texture_data_reg_3072_3135_0_2_i_1_n_0;
  wire texture_data_reg_3072_3135_0_2_n_0;
  wire texture_data_reg_3072_3135_0_2_n_1;
  wire texture_data_reg_3072_3135_0_2_n_2;
  wire texture_data_reg_3072_3135_3_5_n_0;
  wire texture_data_reg_3072_3135_3_5_n_1;
  wire texture_data_reg_3072_3135_3_5_n_2;
  wire texture_data_reg_3072_3135_6_8_n_0;
  wire texture_data_reg_3072_3135_6_8_n_1;
  wire texture_data_reg_3072_3135_6_8_n_2;
  wire texture_data_reg_3072_3135_9_11_n_0;
  wire texture_data_reg_3072_3135_9_11_n_1;
  wire texture_data_reg_3072_3135_9_11_n_2;
  wire texture_data_reg_3136_3199_0_2_i_1_n_0;
  wire texture_data_reg_3136_3199_0_2_n_0;
  wire texture_data_reg_3136_3199_0_2_n_1;
  wire texture_data_reg_3136_3199_0_2_n_2;
  wire texture_data_reg_3136_3199_3_5_n_0;
  wire texture_data_reg_3136_3199_3_5_n_1;
  wire texture_data_reg_3136_3199_3_5_n_2;
  wire texture_data_reg_3136_3199_6_8_n_0;
  wire texture_data_reg_3136_3199_6_8_n_1;
  wire texture_data_reg_3136_3199_6_8_n_2;
  wire texture_data_reg_3136_3199_9_11_n_0;
  wire texture_data_reg_3136_3199_9_11_n_1;
  wire texture_data_reg_3136_3199_9_11_n_2;
  wire texture_data_reg_3200_3263_0_2_i_1_n_0;
  wire texture_data_reg_3200_3263_0_2_n_0;
  wire texture_data_reg_3200_3263_0_2_n_1;
  wire texture_data_reg_3200_3263_0_2_n_2;
  wire texture_data_reg_3200_3263_3_5_n_0;
  wire texture_data_reg_3200_3263_3_5_n_1;
  wire texture_data_reg_3200_3263_3_5_n_2;
  wire texture_data_reg_3200_3263_6_8_n_0;
  wire texture_data_reg_3200_3263_6_8_n_1;
  wire texture_data_reg_3200_3263_6_8_n_2;
  wire texture_data_reg_3200_3263_9_11_n_0;
  wire texture_data_reg_3200_3263_9_11_n_1;
  wire texture_data_reg_3200_3263_9_11_n_2;
  wire texture_data_reg_320_383_0_2_i_1_n_0;
  wire texture_data_reg_320_383_0_2_n_0;
  wire texture_data_reg_320_383_0_2_n_1;
  wire texture_data_reg_320_383_0_2_n_2;
  wire texture_data_reg_320_383_3_5_n_0;
  wire texture_data_reg_320_383_3_5_n_1;
  wire texture_data_reg_320_383_3_5_n_2;
  wire texture_data_reg_320_383_6_8_n_0;
  wire texture_data_reg_320_383_6_8_n_1;
  wire texture_data_reg_320_383_6_8_n_2;
  wire texture_data_reg_320_383_9_11_n_0;
  wire texture_data_reg_320_383_9_11_n_1;
  wire texture_data_reg_320_383_9_11_n_2;
  wire texture_data_reg_3264_3327_0_2_i_1_n_0;
  wire texture_data_reg_3264_3327_0_2_n_0;
  wire texture_data_reg_3264_3327_0_2_n_1;
  wire texture_data_reg_3264_3327_0_2_n_2;
  wire texture_data_reg_3264_3327_3_5_n_0;
  wire texture_data_reg_3264_3327_3_5_n_1;
  wire texture_data_reg_3264_3327_3_5_n_2;
  wire texture_data_reg_3264_3327_6_8_n_0;
  wire texture_data_reg_3264_3327_6_8_n_1;
  wire texture_data_reg_3264_3327_6_8_n_2;
  wire texture_data_reg_3264_3327_9_11_n_0;
  wire texture_data_reg_3264_3327_9_11_n_1;
  wire texture_data_reg_3264_3327_9_11_n_2;
  wire texture_data_reg_3328_3391_0_2_i_1_n_0;
  wire texture_data_reg_3328_3391_0_2_n_0;
  wire texture_data_reg_3328_3391_0_2_n_1;
  wire texture_data_reg_3328_3391_0_2_n_2;
  wire texture_data_reg_3328_3391_3_5_n_0;
  wire texture_data_reg_3328_3391_3_5_n_1;
  wire texture_data_reg_3328_3391_3_5_n_2;
  wire texture_data_reg_3328_3391_6_8_n_0;
  wire texture_data_reg_3328_3391_6_8_n_1;
  wire texture_data_reg_3328_3391_6_8_n_2;
  wire texture_data_reg_3328_3391_9_11_n_0;
  wire texture_data_reg_3328_3391_9_11_n_1;
  wire texture_data_reg_3328_3391_9_11_n_2;
  wire texture_data_reg_3392_3455_0_2_i_1_n_0;
  wire texture_data_reg_3392_3455_0_2_i_2_n_0;
  wire texture_data_reg_3392_3455_0_2_n_0;
  wire texture_data_reg_3392_3455_0_2_n_1;
  wire texture_data_reg_3392_3455_0_2_n_2;
  wire texture_data_reg_3392_3455_3_5_n_0;
  wire texture_data_reg_3392_3455_3_5_n_1;
  wire texture_data_reg_3392_3455_3_5_n_2;
  wire texture_data_reg_3392_3455_6_8_n_0;
  wire texture_data_reg_3392_3455_6_8_n_1;
  wire texture_data_reg_3392_3455_6_8_n_2;
  wire texture_data_reg_3392_3455_9_11_n_0;
  wire texture_data_reg_3392_3455_9_11_n_1;
  wire texture_data_reg_3392_3455_9_11_n_2;
  wire texture_data_reg_3456_3519_0_2_i_1_n_0;
  wire texture_data_reg_3456_3519_0_2_n_0;
  wire texture_data_reg_3456_3519_0_2_n_1;
  wire texture_data_reg_3456_3519_0_2_n_2;
  wire texture_data_reg_3456_3519_3_5_n_0;
  wire texture_data_reg_3456_3519_3_5_n_1;
  wire texture_data_reg_3456_3519_3_5_n_2;
  wire texture_data_reg_3456_3519_6_8_n_0;
  wire texture_data_reg_3456_3519_6_8_n_1;
  wire texture_data_reg_3456_3519_6_8_n_2;
  wire texture_data_reg_3456_3519_9_11_n_0;
  wire texture_data_reg_3456_3519_9_11_n_1;
  wire texture_data_reg_3456_3519_9_11_n_2;
  wire texture_data_reg_3520_3583_0_2_i_1_n_0;
  wire texture_data_reg_3520_3583_0_2_n_0;
  wire texture_data_reg_3520_3583_0_2_n_1;
  wire texture_data_reg_3520_3583_0_2_n_2;
  wire texture_data_reg_3520_3583_3_5_n_0;
  wire texture_data_reg_3520_3583_3_5_n_1;
  wire texture_data_reg_3520_3583_3_5_n_2;
  wire texture_data_reg_3520_3583_6_8_n_0;
  wire texture_data_reg_3520_3583_6_8_n_1;
  wire texture_data_reg_3520_3583_6_8_n_2;
  wire texture_data_reg_3520_3583_9_11_n_0;
  wire texture_data_reg_3520_3583_9_11_n_1;
  wire texture_data_reg_3520_3583_9_11_n_2;
  wire texture_data_reg_3584_3647_0_2_i_1_n_0;
  wire texture_data_reg_3584_3647_0_2_n_0;
  wire texture_data_reg_3584_3647_0_2_n_1;
  wire texture_data_reg_3584_3647_0_2_n_2;
  wire texture_data_reg_3584_3647_3_5_n_0;
  wire texture_data_reg_3584_3647_3_5_n_1;
  wire texture_data_reg_3584_3647_3_5_n_2;
  wire texture_data_reg_3584_3647_6_8_n_0;
  wire texture_data_reg_3584_3647_6_8_n_1;
  wire texture_data_reg_3584_3647_6_8_n_2;
  wire texture_data_reg_3584_3647_9_11_n_0;
  wire texture_data_reg_3584_3647_9_11_n_1;
  wire texture_data_reg_3584_3647_9_11_n_2;
  wire texture_data_reg_3648_3711_0_2_i_1_n_0;
  wire texture_data_reg_3648_3711_0_2_n_0;
  wire texture_data_reg_3648_3711_0_2_n_1;
  wire texture_data_reg_3648_3711_0_2_n_2;
  wire texture_data_reg_3648_3711_3_5_n_0;
  wire texture_data_reg_3648_3711_3_5_n_1;
  wire texture_data_reg_3648_3711_3_5_n_2;
  wire texture_data_reg_3648_3711_6_8_n_0;
  wire texture_data_reg_3648_3711_6_8_n_1;
  wire texture_data_reg_3648_3711_6_8_n_2;
  wire texture_data_reg_3648_3711_9_11_n_0;
  wire texture_data_reg_3648_3711_9_11_n_1;
  wire texture_data_reg_3648_3711_9_11_n_2;
  wire texture_data_reg_3712_3775_0_2_i_1_n_0;
  wire texture_data_reg_3712_3775_0_2_n_0;
  wire texture_data_reg_3712_3775_0_2_n_1;
  wire texture_data_reg_3712_3775_0_2_n_2;
  wire texture_data_reg_3712_3775_3_5_n_0;
  wire texture_data_reg_3712_3775_3_5_n_1;
  wire texture_data_reg_3712_3775_3_5_n_2;
  wire texture_data_reg_3712_3775_6_8_n_0;
  wire texture_data_reg_3712_3775_6_8_n_1;
  wire texture_data_reg_3712_3775_6_8_n_2;
  wire texture_data_reg_3712_3775_9_11_n_0;
  wire texture_data_reg_3712_3775_9_11_n_1;
  wire texture_data_reg_3712_3775_9_11_n_2;
  wire texture_data_reg_3776_3839_0_2_i_1_n_0;
  wire texture_data_reg_3776_3839_0_2_n_0;
  wire texture_data_reg_3776_3839_0_2_n_1;
  wire texture_data_reg_3776_3839_0_2_n_2;
  wire texture_data_reg_3776_3839_3_5_n_0;
  wire texture_data_reg_3776_3839_3_5_n_1;
  wire texture_data_reg_3776_3839_3_5_n_2;
  wire texture_data_reg_3776_3839_6_8_n_0;
  wire texture_data_reg_3776_3839_6_8_n_1;
  wire texture_data_reg_3776_3839_6_8_n_2;
  wire texture_data_reg_3776_3839_9_11_n_0;
  wire texture_data_reg_3776_3839_9_11_n_1;
  wire texture_data_reg_3776_3839_9_11_n_2;
  wire texture_data_reg_3840_3903_0_2_i_1_n_0;
  wire texture_data_reg_3840_3903_0_2_n_0;
  wire texture_data_reg_3840_3903_0_2_n_1;
  wire texture_data_reg_3840_3903_0_2_n_2;
  wire texture_data_reg_3840_3903_3_5_n_0;
  wire texture_data_reg_3840_3903_3_5_n_1;
  wire texture_data_reg_3840_3903_3_5_n_2;
  wire texture_data_reg_3840_3903_6_8_n_0;
  wire texture_data_reg_3840_3903_6_8_n_1;
  wire texture_data_reg_3840_3903_6_8_n_2;
  wire texture_data_reg_3840_3903_9_11_n_0;
  wire texture_data_reg_3840_3903_9_11_n_1;
  wire texture_data_reg_3840_3903_9_11_n_2;
  wire texture_data_reg_384_447_0_2_i_1_n_0;
  wire texture_data_reg_384_447_0_2_n_0;
  wire texture_data_reg_384_447_0_2_n_1;
  wire texture_data_reg_384_447_0_2_n_2;
  wire texture_data_reg_384_447_3_5_n_0;
  wire texture_data_reg_384_447_3_5_n_1;
  wire texture_data_reg_384_447_3_5_n_2;
  wire texture_data_reg_384_447_6_8_n_0;
  wire texture_data_reg_384_447_6_8_n_1;
  wire texture_data_reg_384_447_6_8_n_2;
  wire texture_data_reg_384_447_9_11_n_0;
  wire texture_data_reg_384_447_9_11_n_1;
  wire texture_data_reg_384_447_9_11_n_2;
  wire texture_data_reg_3904_3967_0_2_i_1_n_0;
  wire texture_data_reg_3904_3967_0_2_n_0;
  wire texture_data_reg_3904_3967_0_2_n_1;
  wire texture_data_reg_3904_3967_0_2_n_2;
  wire texture_data_reg_3904_3967_3_5_n_0;
  wire texture_data_reg_3904_3967_3_5_n_1;
  wire texture_data_reg_3904_3967_3_5_n_2;
  wire texture_data_reg_3904_3967_6_8_n_0;
  wire texture_data_reg_3904_3967_6_8_n_1;
  wire texture_data_reg_3904_3967_6_8_n_2;
  wire texture_data_reg_3904_3967_9_11_n_0;
  wire texture_data_reg_3904_3967_9_11_n_1;
  wire texture_data_reg_3904_3967_9_11_n_2;
  wire texture_data_reg_3968_4031_0_2_i_1_n_0;
  wire texture_data_reg_3968_4031_0_2_n_0;
  wire texture_data_reg_3968_4031_0_2_n_1;
  wire texture_data_reg_3968_4031_0_2_n_2;
  wire texture_data_reg_3968_4031_3_5_n_0;
  wire texture_data_reg_3968_4031_3_5_n_1;
  wire texture_data_reg_3968_4031_3_5_n_2;
  wire texture_data_reg_3968_4031_6_8_n_0;
  wire texture_data_reg_3968_4031_6_8_n_1;
  wire texture_data_reg_3968_4031_6_8_n_2;
  wire texture_data_reg_3968_4031_9_11_n_0;
  wire texture_data_reg_3968_4031_9_11_n_1;
  wire texture_data_reg_3968_4031_9_11_n_2;
  wire texture_data_reg_4032_4095_0_2_i_1_n_0;
  wire texture_data_reg_4032_4095_0_2_n_0;
  wire texture_data_reg_4032_4095_0_2_n_1;
  wire texture_data_reg_4032_4095_0_2_n_2;
  wire texture_data_reg_4032_4095_3_5_n_0;
  wire texture_data_reg_4032_4095_3_5_n_1;
  wire texture_data_reg_4032_4095_3_5_n_2;
  wire texture_data_reg_4032_4095_6_8_n_0;
  wire texture_data_reg_4032_4095_6_8_n_1;
  wire texture_data_reg_4032_4095_6_8_n_2;
  wire texture_data_reg_4032_4095_9_11_n_0;
  wire texture_data_reg_4032_4095_9_11_n_1;
  wire texture_data_reg_4032_4095_9_11_n_2;
  wire texture_data_reg_4096_4159_0_2_i_1_n_0;
  wire texture_data_reg_4096_4159_0_2_n_0;
  wire texture_data_reg_4096_4159_0_2_n_1;
  wire texture_data_reg_4096_4159_0_2_n_2;
  wire texture_data_reg_4096_4159_3_5_n_0;
  wire texture_data_reg_4096_4159_3_5_n_1;
  wire texture_data_reg_4096_4159_3_5_n_2;
  wire texture_data_reg_4096_4159_6_8_n_0;
  wire texture_data_reg_4096_4159_6_8_n_1;
  wire texture_data_reg_4096_4159_6_8_n_2;
  wire texture_data_reg_4096_4159_9_11_n_0;
  wire texture_data_reg_4096_4159_9_11_n_1;
  wire texture_data_reg_4096_4159_9_11_n_2;
  wire texture_data_reg_4160_4223_0_2_i_1_n_0;
  wire texture_data_reg_4160_4223_0_2_n_0;
  wire texture_data_reg_4160_4223_0_2_n_1;
  wire texture_data_reg_4160_4223_0_2_n_2;
  wire texture_data_reg_4160_4223_3_5_n_0;
  wire texture_data_reg_4160_4223_3_5_n_1;
  wire texture_data_reg_4160_4223_3_5_n_2;
  wire texture_data_reg_4160_4223_6_8_n_0;
  wire texture_data_reg_4160_4223_6_8_n_1;
  wire texture_data_reg_4160_4223_6_8_n_2;
  wire texture_data_reg_4160_4223_9_11_n_0;
  wire texture_data_reg_4160_4223_9_11_n_1;
  wire texture_data_reg_4160_4223_9_11_n_2;
  wire texture_data_reg_4224_4287_0_2_i_1_n_0;
  wire texture_data_reg_4224_4287_0_2_n_0;
  wire texture_data_reg_4224_4287_0_2_n_1;
  wire texture_data_reg_4224_4287_0_2_n_2;
  wire texture_data_reg_4224_4287_3_5_n_0;
  wire texture_data_reg_4224_4287_3_5_n_1;
  wire texture_data_reg_4224_4287_3_5_n_2;
  wire texture_data_reg_4224_4287_6_8_n_0;
  wire texture_data_reg_4224_4287_6_8_n_1;
  wire texture_data_reg_4224_4287_6_8_n_2;
  wire texture_data_reg_4224_4287_9_11_n_0;
  wire texture_data_reg_4224_4287_9_11_n_1;
  wire texture_data_reg_4224_4287_9_11_n_2;
  wire texture_data_reg_4288_4351_0_2_i_1_n_0;
  wire texture_data_reg_4288_4351_0_2_n_0;
  wire texture_data_reg_4288_4351_0_2_n_1;
  wire texture_data_reg_4288_4351_0_2_n_2;
  wire texture_data_reg_4288_4351_3_5_n_0;
  wire texture_data_reg_4288_4351_3_5_n_1;
  wire texture_data_reg_4288_4351_3_5_n_2;
  wire texture_data_reg_4288_4351_6_8_n_0;
  wire texture_data_reg_4288_4351_6_8_n_1;
  wire texture_data_reg_4288_4351_6_8_n_2;
  wire texture_data_reg_4288_4351_9_11_n_0;
  wire texture_data_reg_4288_4351_9_11_n_1;
  wire texture_data_reg_4288_4351_9_11_n_2;
  wire texture_data_reg_4352_4415_0_2_i_1_n_0;
  wire texture_data_reg_4352_4415_0_2_n_0;
  wire texture_data_reg_4352_4415_0_2_n_1;
  wire texture_data_reg_4352_4415_0_2_n_2;
  wire texture_data_reg_4352_4415_3_5_n_0;
  wire texture_data_reg_4352_4415_3_5_n_1;
  wire texture_data_reg_4352_4415_3_5_n_2;
  wire texture_data_reg_4352_4415_6_8_n_0;
  wire texture_data_reg_4352_4415_6_8_n_1;
  wire texture_data_reg_4352_4415_6_8_n_2;
  wire texture_data_reg_4352_4415_9_11_n_0;
  wire texture_data_reg_4352_4415_9_11_n_1;
  wire texture_data_reg_4352_4415_9_11_n_2;
  wire texture_data_reg_4416_4479_0_2_i_1_n_0;
  wire texture_data_reg_4416_4479_0_2_n_0;
  wire texture_data_reg_4416_4479_0_2_n_1;
  wire texture_data_reg_4416_4479_0_2_n_2;
  wire texture_data_reg_4416_4479_3_5_n_0;
  wire texture_data_reg_4416_4479_3_5_n_1;
  wire texture_data_reg_4416_4479_3_5_n_2;
  wire texture_data_reg_4416_4479_6_8_n_0;
  wire texture_data_reg_4416_4479_6_8_n_1;
  wire texture_data_reg_4416_4479_6_8_n_2;
  wire texture_data_reg_4416_4479_9_11_n_0;
  wire texture_data_reg_4416_4479_9_11_n_1;
  wire texture_data_reg_4416_4479_9_11_n_2;
  wire texture_data_reg_4480_4543_0_2_i_1_n_0;
  wire texture_data_reg_4480_4543_0_2_n_0;
  wire texture_data_reg_4480_4543_0_2_n_1;
  wire texture_data_reg_4480_4543_0_2_n_2;
  wire texture_data_reg_4480_4543_3_5_n_0;
  wire texture_data_reg_4480_4543_3_5_n_1;
  wire texture_data_reg_4480_4543_3_5_n_2;
  wire texture_data_reg_4480_4543_6_8_n_0;
  wire texture_data_reg_4480_4543_6_8_n_1;
  wire texture_data_reg_4480_4543_6_8_n_2;
  wire texture_data_reg_4480_4543_9_11_n_0;
  wire texture_data_reg_4480_4543_9_11_n_1;
  wire texture_data_reg_4480_4543_9_11_n_2;
  wire texture_data_reg_448_511_0_2_i_1_n_0;
  wire texture_data_reg_448_511_0_2_n_0;
  wire texture_data_reg_448_511_0_2_n_1;
  wire texture_data_reg_448_511_0_2_n_2;
  wire texture_data_reg_448_511_3_5_n_0;
  wire texture_data_reg_448_511_3_5_n_1;
  wire texture_data_reg_448_511_3_5_n_2;
  wire texture_data_reg_448_511_6_8_n_0;
  wire texture_data_reg_448_511_6_8_n_1;
  wire texture_data_reg_448_511_6_8_n_2;
  wire texture_data_reg_448_511_9_11_n_0;
  wire texture_data_reg_448_511_9_11_n_1;
  wire texture_data_reg_448_511_9_11_n_2;
  wire texture_data_reg_4544_4607_0_2_i_1_n_0;
  wire texture_data_reg_4544_4607_0_2_n_0;
  wire texture_data_reg_4544_4607_0_2_n_1;
  wire texture_data_reg_4544_4607_0_2_n_2;
  wire texture_data_reg_4544_4607_3_5_n_0;
  wire texture_data_reg_4544_4607_3_5_n_1;
  wire texture_data_reg_4544_4607_3_5_n_2;
  wire texture_data_reg_4544_4607_6_8_n_0;
  wire texture_data_reg_4544_4607_6_8_n_1;
  wire texture_data_reg_4544_4607_6_8_n_2;
  wire texture_data_reg_4544_4607_9_11_n_0;
  wire texture_data_reg_4544_4607_9_11_n_1;
  wire texture_data_reg_4544_4607_9_11_n_2;
  wire texture_data_reg_4608_4671_0_2_i_1_n_0;
  wire texture_data_reg_4608_4671_0_2_n_0;
  wire texture_data_reg_4608_4671_0_2_n_1;
  wire texture_data_reg_4608_4671_0_2_n_2;
  wire texture_data_reg_4608_4671_3_5_n_0;
  wire texture_data_reg_4608_4671_3_5_n_1;
  wire texture_data_reg_4608_4671_3_5_n_2;
  wire texture_data_reg_4608_4671_6_8_n_0;
  wire texture_data_reg_4608_4671_6_8_n_1;
  wire texture_data_reg_4608_4671_6_8_n_2;
  wire texture_data_reg_4608_4671_9_11_n_0;
  wire texture_data_reg_4608_4671_9_11_n_1;
  wire texture_data_reg_4608_4671_9_11_n_2;
  wire texture_data_reg_4672_4735_0_2_i_1_n_0;
  wire texture_data_reg_4672_4735_0_2_n_0;
  wire texture_data_reg_4672_4735_0_2_n_1;
  wire texture_data_reg_4672_4735_0_2_n_2;
  wire texture_data_reg_4672_4735_3_5_n_0;
  wire texture_data_reg_4672_4735_3_5_n_1;
  wire texture_data_reg_4672_4735_3_5_n_2;
  wire texture_data_reg_4672_4735_6_8_n_0;
  wire texture_data_reg_4672_4735_6_8_n_1;
  wire texture_data_reg_4672_4735_6_8_n_2;
  wire texture_data_reg_4672_4735_9_11_n_0;
  wire texture_data_reg_4672_4735_9_11_n_1;
  wire texture_data_reg_4672_4735_9_11_n_2;
  wire texture_data_reg_4736_4799_0_2_i_1_n_0;
  wire texture_data_reg_4736_4799_0_2_n_0;
  wire texture_data_reg_4736_4799_0_2_n_1;
  wire texture_data_reg_4736_4799_0_2_n_2;
  wire texture_data_reg_4736_4799_3_5_n_0;
  wire texture_data_reg_4736_4799_3_5_n_1;
  wire texture_data_reg_4736_4799_3_5_n_2;
  wire texture_data_reg_4736_4799_6_8_n_0;
  wire texture_data_reg_4736_4799_6_8_n_1;
  wire texture_data_reg_4736_4799_6_8_n_2;
  wire texture_data_reg_4736_4799_9_11_n_0;
  wire texture_data_reg_4736_4799_9_11_n_1;
  wire texture_data_reg_4736_4799_9_11_n_2;
  wire texture_data_reg_4800_4863_0_2_i_1_n_0;
  wire texture_data_reg_4800_4863_0_2_n_0;
  wire texture_data_reg_4800_4863_0_2_n_1;
  wire texture_data_reg_4800_4863_0_2_n_2;
  wire texture_data_reg_4800_4863_3_5_n_0;
  wire texture_data_reg_4800_4863_3_5_n_1;
  wire texture_data_reg_4800_4863_3_5_n_2;
  wire texture_data_reg_4800_4863_6_8_n_0;
  wire texture_data_reg_4800_4863_6_8_n_1;
  wire texture_data_reg_4800_4863_6_8_n_2;
  wire texture_data_reg_4800_4863_9_11_n_0;
  wire texture_data_reg_4800_4863_9_11_n_1;
  wire texture_data_reg_4800_4863_9_11_n_2;
  wire texture_data_reg_4864_4927_0_2_i_1_n_0;
  wire texture_data_reg_4864_4927_0_2_n_0;
  wire texture_data_reg_4864_4927_0_2_n_1;
  wire texture_data_reg_4864_4927_0_2_n_2;
  wire texture_data_reg_4864_4927_3_5_n_0;
  wire texture_data_reg_4864_4927_3_5_n_1;
  wire texture_data_reg_4864_4927_3_5_n_2;
  wire texture_data_reg_4864_4927_6_8_n_0;
  wire texture_data_reg_4864_4927_6_8_n_1;
  wire texture_data_reg_4864_4927_6_8_n_2;
  wire texture_data_reg_4864_4927_9_11_n_0;
  wire texture_data_reg_4864_4927_9_11_n_1;
  wire texture_data_reg_4864_4927_9_11_n_2;
  wire texture_data_reg_4928_4991_0_2_i_1_n_0;
  wire texture_data_reg_4928_4991_0_2_n_0;
  wire texture_data_reg_4928_4991_0_2_n_1;
  wire texture_data_reg_4928_4991_0_2_n_2;
  wire texture_data_reg_4928_4991_3_5_n_0;
  wire texture_data_reg_4928_4991_3_5_n_1;
  wire texture_data_reg_4928_4991_3_5_n_2;
  wire texture_data_reg_4928_4991_6_8_n_0;
  wire texture_data_reg_4928_4991_6_8_n_1;
  wire texture_data_reg_4928_4991_6_8_n_2;
  wire texture_data_reg_4928_4991_9_11_n_0;
  wire texture_data_reg_4928_4991_9_11_n_1;
  wire texture_data_reg_4928_4991_9_11_n_2;
  wire texture_data_reg_4992_5055_0_2_i_1_n_0;
  wire texture_data_reg_4992_5055_0_2_n_0;
  wire texture_data_reg_4992_5055_0_2_n_1;
  wire texture_data_reg_4992_5055_0_2_n_2;
  wire texture_data_reg_4992_5055_3_5_n_0;
  wire texture_data_reg_4992_5055_3_5_n_1;
  wire texture_data_reg_4992_5055_3_5_n_2;
  wire texture_data_reg_4992_5055_6_8_n_0;
  wire texture_data_reg_4992_5055_6_8_n_1;
  wire texture_data_reg_4992_5055_6_8_n_2;
  wire texture_data_reg_4992_5055_9_11_n_0;
  wire texture_data_reg_4992_5055_9_11_n_1;
  wire texture_data_reg_4992_5055_9_11_n_2;
  wire texture_data_reg_5056_5119_0_2_i_1_n_0;
  wire texture_data_reg_5056_5119_0_2_n_0;
  wire texture_data_reg_5056_5119_0_2_n_1;
  wire texture_data_reg_5056_5119_0_2_n_2;
  wire texture_data_reg_5056_5119_3_5_n_0;
  wire texture_data_reg_5056_5119_3_5_n_1;
  wire texture_data_reg_5056_5119_3_5_n_2;
  wire texture_data_reg_5056_5119_6_8_n_0;
  wire texture_data_reg_5056_5119_6_8_n_1;
  wire texture_data_reg_5056_5119_6_8_n_2;
  wire texture_data_reg_5056_5119_9_11_n_0;
  wire texture_data_reg_5056_5119_9_11_n_1;
  wire texture_data_reg_5056_5119_9_11_n_2;
  wire texture_data_reg_5120_5183_0_2_i_1_n_0;
  wire texture_data_reg_5120_5183_0_2_n_0;
  wire texture_data_reg_5120_5183_0_2_n_1;
  wire texture_data_reg_5120_5183_0_2_n_2;
  wire texture_data_reg_5120_5183_3_5_n_0;
  wire texture_data_reg_5120_5183_3_5_n_1;
  wire texture_data_reg_5120_5183_3_5_n_2;
  wire texture_data_reg_5120_5183_6_8_n_0;
  wire texture_data_reg_5120_5183_6_8_n_1;
  wire texture_data_reg_5120_5183_6_8_n_2;
  wire texture_data_reg_5120_5183_9_11_n_0;
  wire texture_data_reg_5120_5183_9_11_n_1;
  wire texture_data_reg_5120_5183_9_11_n_2;
  wire texture_data_reg_512_575_0_2_i_1_n_0;
  wire texture_data_reg_512_575_0_2_n_0;
  wire texture_data_reg_512_575_0_2_n_1;
  wire texture_data_reg_512_575_0_2_n_2;
  wire texture_data_reg_512_575_3_5_n_0;
  wire texture_data_reg_512_575_3_5_n_1;
  wire texture_data_reg_512_575_3_5_n_2;
  wire texture_data_reg_512_575_6_8_n_0;
  wire texture_data_reg_512_575_6_8_n_1;
  wire texture_data_reg_512_575_6_8_n_2;
  wire texture_data_reg_512_575_9_11_n_0;
  wire texture_data_reg_512_575_9_11_n_1;
  wire texture_data_reg_512_575_9_11_n_2;
  wire texture_data_reg_5184_5247_0_2_i_1_n_0;
  wire texture_data_reg_5184_5247_0_2_n_0;
  wire texture_data_reg_5184_5247_0_2_n_1;
  wire texture_data_reg_5184_5247_0_2_n_2;
  wire texture_data_reg_5184_5247_3_5_n_0;
  wire texture_data_reg_5184_5247_3_5_n_1;
  wire texture_data_reg_5184_5247_3_5_n_2;
  wire texture_data_reg_5184_5247_6_8_n_0;
  wire texture_data_reg_5184_5247_6_8_n_1;
  wire texture_data_reg_5184_5247_6_8_n_2;
  wire texture_data_reg_5184_5247_9_11_n_0;
  wire texture_data_reg_5184_5247_9_11_n_1;
  wire texture_data_reg_5184_5247_9_11_n_2;
  wire texture_data_reg_5248_5311_0_2_i_1_n_0;
  wire texture_data_reg_5248_5311_0_2_n_0;
  wire texture_data_reg_5248_5311_0_2_n_1;
  wire texture_data_reg_5248_5311_0_2_n_2;
  wire texture_data_reg_5248_5311_3_5_n_0;
  wire texture_data_reg_5248_5311_3_5_n_1;
  wire texture_data_reg_5248_5311_3_5_n_2;
  wire texture_data_reg_5248_5311_6_8_n_0;
  wire texture_data_reg_5248_5311_6_8_n_1;
  wire texture_data_reg_5248_5311_6_8_n_2;
  wire texture_data_reg_5248_5311_9_11_n_0;
  wire texture_data_reg_5248_5311_9_11_n_1;
  wire texture_data_reg_5248_5311_9_11_n_2;
  wire texture_data_reg_5312_5375_0_2_i_1_n_0;
  wire texture_data_reg_5312_5375_0_2_n_0;
  wire texture_data_reg_5312_5375_0_2_n_1;
  wire texture_data_reg_5312_5375_0_2_n_2;
  wire texture_data_reg_5312_5375_3_5_n_0;
  wire texture_data_reg_5312_5375_3_5_n_1;
  wire texture_data_reg_5312_5375_3_5_n_2;
  wire texture_data_reg_5312_5375_6_8_n_0;
  wire texture_data_reg_5312_5375_6_8_n_1;
  wire texture_data_reg_5312_5375_6_8_n_2;
  wire texture_data_reg_5312_5375_9_11_n_0;
  wire texture_data_reg_5312_5375_9_11_n_1;
  wire texture_data_reg_5312_5375_9_11_n_2;
  wire texture_data_reg_5376_5439_0_2_i_1_n_0;
  wire texture_data_reg_5376_5439_0_2_n_0;
  wire texture_data_reg_5376_5439_0_2_n_1;
  wire texture_data_reg_5376_5439_0_2_n_2;
  wire texture_data_reg_5376_5439_3_5_n_0;
  wire texture_data_reg_5376_5439_3_5_n_1;
  wire texture_data_reg_5376_5439_3_5_n_2;
  wire texture_data_reg_5376_5439_6_8_n_0;
  wire texture_data_reg_5376_5439_6_8_n_1;
  wire texture_data_reg_5376_5439_6_8_n_2;
  wire texture_data_reg_5376_5439_9_11_n_0;
  wire texture_data_reg_5376_5439_9_11_n_1;
  wire texture_data_reg_5376_5439_9_11_n_2;
  wire texture_data_reg_5440_5503_0_2_i_1_n_0;
  wire texture_data_reg_5440_5503_0_2_i_2_n_0;
  wire texture_data_reg_5440_5503_0_2_n_0;
  wire texture_data_reg_5440_5503_0_2_n_1;
  wire texture_data_reg_5440_5503_0_2_n_2;
  wire texture_data_reg_5440_5503_3_5_n_0;
  wire texture_data_reg_5440_5503_3_5_n_1;
  wire texture_data_reg_5440_5503_3_5_n_2;
  wire texture_data_reg_5440_5503_6_8_n_0;
  wire texture_data_reg_5440_5503_6_8_n_1;
  wire texture_data_reg_5440_5503_6_8_n_2;
  wire texture_data_reg_5440_5503_9_11_n_0;
  wire texture_data_reg_5440_5503_9_11_n_1;
  wire texture_data_reg_5440_5503_9_11_n_2;
  wire texture_data_reg_5504_5567_0_2_i_1_n_0;
  wire texture_data_reg_5504_5567_0_2_n_0;
  wire texture_data_reg_5504_5567_0_2_n_1;
  wire texture_data_reg_5504_5567_0_2_n_2;
  wire texture_data_reg_5504_5567_3_5_n_0;
  wire texture_data_reg_5504_5567_3_5_n_1;
  wire texture_data_reg_5504_5567_3_5_n_2;
  wire texture_data_reg_5504_5567_6_8_n_0;
  wire texture_data_reg_5504_5567_6_8_n_1;
  wire texture_data_reg_5504_5567_6_8_n_2;
  wire texture_data_reg_5504_5567_9_11_n_0;
  wire texture_data_reg_5504_5567_9_11_n_1;
  wire texture_data_reg_5504_5567_9_11_n_2;
  wire texture_data_reg_5568_5631_0_2_i_1_n_0;
  wire texture_data_reg_5568_5631_0_2_n_0;
  wire texture_data_reg_5568_5631_0_2_n_1;
  wire texture_data_reg_5568_5631_0_2_n_2;
  wire texture_data_reg_5568_5631_3_5_n_0;
  wire texture_data_reg_5568_5631_3_5_n_1;
  wire texture_data_reg_5568_5631_3_5_n_2;
  wire texture_data_reg_5568_5631_6_8_n_0;
  wire texture_data_reg_5568_5631_6_8_n_1;
  wire texture_data_reg_5568_5631_6_8_n_2;
  wire texture_data_reg_5568_5631_9_11_n_0;
  wire texture_data_reg_5568_5631_9_11_n_1;
  wire texture_data_reg_5568_5631_9_11_n_2;
  wire texture_data_reg_5632_5695_0_2_i_1_n_0;
  wire texture_data_reg_5632_5695_0_2_n_0;
  wire texture_data_reg_5632_5695_0_2_n_1;
  wire texture_data_reg_5632_5695_0_2_n_2;
  wire texture_data_reg_5632_5695_3_5_n_0;
  wire texture_data_reg_5632_5695_3_5_n_1;
  wire texture_data_reg_5632_5695_3_5_n_2;
  wire texture_data_reg_5632_5695_6_8_n_0;
  wire texture_data_reg_5632_5695_6_8_n_1;
  wire texture_data_reg_5632_5695_6_8_n_2;
  wire texture_data_reg_5632_5695_9_11_n_0;
  wire texture_data_reg_5632_5695_9_11_n_1;
  wire texture_data_reg_5632_5695_9_11_n_2;
  wire texture_data_reg_5696_5759_0_2_i_1_n_0;
  wire texture_data_reg_5696_5759_0_2_n_0;
  wire texture_data_reg_5696_5759_0_2_n_1;
  wire texture_data_reg_5696_5759_0_2_n_2;
  wire texture_data_reg_5696_5759_3_5_n_0;
  wire texture_data_reg_5696_5759_3_5_n_1;
  wire texture_data_reg_5696_5759_3_5_n_2;
  wire texture_data_reg_5696_5759_6_8_n_0;
  wire texture_data_reg_5696_5759_6_8_n_1;
  wire texture_data_reg_5696_5759_6_8_n_2;
  wire texture_data_reg_5696_5759_9_11_n_0;
  wire texture_data_reg_5696_5759_9_11_n_1;
  wire texture_data_reg_5696_5759_9_11_n_2;
  wire texture_data_reg_5760_5823_0_2_i_1_n_0;
  wire texture_data_reg_5760_5823_0_2_n_0;
  wire texture_data_reg_5760_5823_0_2_n_1;
  wire texture_data_reg_5760_5823_0_2_n_2;
  wire texture_data_reg_5760_5823_3_5_n_0;
  wire texture_data_reg_5760_5823_3_5_n_1;
  wire texture_data_reg_5760_5823_3_5_n_2;
  wire texture_data_reg_5760_5823_6_8_n_0;
  wire texture_data_reg_5760_5823_6_8_n_1;
  wire texture_data_reg_5760_5823_6_8_n_2;
  wire texture_data_reg_5760_5823_9_11_n_0;
  wire texture_data_reg_5760_5823_9_11_n_1;
  wire texture_data_reg_5760_5823_9_11_n_2;
  wire texture_data_reg_576_639_0_2_i_1_n_0;
  wire texture_data_reg_576_639_0_2_n_0;
  wire texture_data_reg_576_639_0_2_n_1;
  wire texture_data_reg_576_639_0_2_n_2;
  wire texture_data_reg_576_639_3_5_n_0;
  wire texture_data_reg_576_639_3_5_n_1;
  wire texture_data_reg_576_639_3_5_n_2;
  wire texture_data_reg_576_639_6_8_n_0;
  wire texture_data_reg_576_639_6_8_n_1;
  wire texture_data_reg_576_639_6_8_n_2;
  wire texture_data_reg_576_639_9_11_n_0;
  wire texture_data_reg_576_639_9_11_n_1;
  wire texture_data_reg_576_639_9_11_n_2;
  wire texture_data_reg_5824_5887_0_2_i_1_n_0;
  wire texture_data_reg_5824_5887_0_2_n_0;
  wire texture_data_reg_5824_5887_0_2_n_1;
  wire texture_data_reg_5824_5887_0_2_n_2;
  wire texture_data_reg_5824_5887_3_5_n_0;
  wire texture_data_reg_5824_5887_3_5_n_1;
  wire texture_data_reg_5824_5887_3_5_n_2;
  wire texture_data_reg_5824_5887_6_8_n_0;
  wire texture_data_reg_5824_5887_6_8_n_1;
  wire texture_data_reg_5824_5887_6_8_n_2;
  wire texture_data_reg_5824_5887_9_11_n_0;
  wire texture_data_reg_5824_5887_9_11_n_1;
  wire texture_data_reg_5824_5887_9_11_n_2;
  wire texture_data_reg_5888_5951_0_2_i_1_n_0;
  wire texture_data_reg_5888_5951_0_2_n_0;
  wire texture_data_reg_5888_5951_0_2_n_1;
  wire texture_data_reg_5888_5951_0_2_n_2;
  wire texture_data_reg_5888_5951_3_5_n_0;
  wire texture_data_reg_5888_5951_3_5_n_1;
  wire texture_data_reg_5888_5951_3_5_n_2;
  wire texture_data_reg_5888_5951_6_8_n_0;
  wire texture_data_reg_5888_5951_6_8_n_1;
  wire texture_data_reg_5888_5951_6_8_n_2;
  wire texture_data_reg_5888_5951_9_11_n_0;
  wire texture_data_reg_5888_5951_9_11_n_1;
  wire texture_data_reg_5888_5951_9_11_n_2;
  wire texture_data_reg_5952_6015_0_2_i_1_n_0;
  wire texture_data_reg_5952_6015_0_2_n_0;
  wire texture_data_reg_5952_6015_0_2_n_1;
  wire texture_data_reg_5952_6015_0_2_n_2;
  wire texture_data_reg_5952_6015_3_5_n_0;
  wire texture_data_reg_5952_6015_3_5_n_1;
  wire texture_data_reg_5952_6015_3_5_n_2;
  wire texture_data_reg_5952_6015_6_8_n_0;
  wire texture_data_reg_5952_6015_6_8_n_1;
  wire texture_data_reg_5952_6015_6_8_n_2;
  wire texture_data_reg_5952_6015_9_11_n_0;
  wire texture_data_reg_5952_6015_9_11_n_1;
  wire texture_data_reg_5952_6015_9_11_n_2;
  wire texture_data_reg_6016_6079_0_2_i_1_n_0;
  wire texture_data_reg_6016_6079_0_2_n_0;
  wire texture_data_reg_6016_6079_0_2_n_1;
  wire texture_data_reg_6016_6079_0_2_n_2;
  wire texture_data_reg_6016_6079_3_5_n_0;
  wire texture_data_reg_6016_6079_3_5_n_1;
  wire texture_data_reg_6016_6079_3_5_n_2;
  wire texture_data_reg_6016_6079_6_8_n_0;
  wire texture_data_reg_6016_6079_6_8_n_1;
  wire texture_data_reg_6016_6079_6_8_n_2;
  wire texture_data_reg_6016_6079_9_11_n_0;
  wire texture_data_reg_6016_6079_9_11_n_1;
  wire texture_data_reg_6016_6079_9_11_n_2;
  wire texture_data_reg_6080_6143_0_2_i_1_n_0;
  wire texture_data_reg_6080_6143_0_2_n_0;
  wire texture_data_reg_6080_6143_0_2_n_1;
  wire texture_data_reg_6080_6143_0_2_n_2;
  wire texture_data_reg_6080_6143_3_5_n_0;
  wire texture_data_reg_6080_6143_3_5_n_1;
  wire texture_data_reg_6080_6143_3_5_n_2;
  wire texture_data_reg_6080_6143_6_8_n_0;
  wire texture_data_reg_6080_6143_6_8_n_1;
  wire texture_data_reg_6080_6143_6_8_n_2;
  wire texture_data_reg_6080_6143_9_11_n_0;
  wire texture_data_reg_6080_6143_9_11_n_1;
  wire texture_data_reg_6080_6143_9_11_n_2;
  wire texture_data_reg_6144_6207_0_2_i_1_n_0;
  wire texture_data_reg_6144_6207_0_2_n_0;
  wire texture_data_reg_6144_6207_0_2_n_1;
  wire texture_data_reg_6144_6207_0_2_n_2;
  wire texture_data_reg_6144_6207_3_5_n_0;
  wire texture_data_reg_6144_6207_3_5_n_1;
  wire texture_data_reg_6144_6207_3_5_n_2;
  wire texture_data_reg_6144_6207_6_8_n_0;
  wire texture_data_reg_6144_6207_6_8_n_1;
  wire texture_data_reg_6144_6207_6_8_n_2;
  wire texture_data_reg_6144_6207_9_11_n_0;
  wire texture_data_reg_6144_6207_9_11_n_1;
  wire texture_data_reg_6144_6207_9_11_n_2;
  wire texture_data_reg_6208_6271_0_2_i_1_n_0;
  wire texture_data_reg_6208_6271_0_2_n_0;
  wire texture_data_reg_6208_6271_0_2_n_1;
  wire texture_data_reg_6208_6271_0_2_n_2;
  wire texture_data_reg_6208_6271_3_5_n_0;
  wire texture_data_reg_6208_6271_3_5_n_1;
  wire texture_data_reg_6208_6271_3_5_n_2;
  wire texture_data_reg_6208_6271_6_8_n_0;
  wire texture_data_reg_6208_6271_6_8_n_1;
  wire texture_data_reg_6208_6271_6_8_n_2;
  wire texture_data_reg_6208_6271_9_11_n_0;
  wire texture_data_reg_6208_6271_9_11_n_1;
  wire texture_data_reg_6208_6271_9_11_n_2;
  wire texture_data_reg_6272_6335_0_2_i_1_n_0;
  wire texture_data_reg_6272_6335_0_2_n_0;
  wire texture_data_reg_6272_6335_0_2_n_1;
  wire texture_data_reg_6272_6335_0_2_n_2;
  wire texture_data_reg_6272_6335_3_5_n_0;
  wire texture_data_reg_6272_6335_3_5_n_1;
  wire texture_data_reg_6272_6335_3_5_n_2;
  wire texture_data_reg_6272_6335_6_8_n_0;
  wire texture_data_reg_6272_6335_6_8_n_1;
  wire texture_data_reg_6272_6335_6_8_n_2;
  wire texture_data_reg_6272_6335_9_11_n_0;
  wire texture_data_reg_6272_6335_9_11_n_1;
  wire texture_data_reg_6272_6335_9_11_n_2;
  wire texture_data_reg_6336_6399_0_2_i_1_n_0;
  wire texture_data_reg_6336_6399_0_2_i_2_n_0;
  wire texture_data_reg_6336_6399_0_2_n_0;
  wire texture_data_reg_6336_6399_0_2_n_1;
  wire texture_data_reg_6336_6399_0_2_n_2;
  wire texture_data_reg_6336_6399_3_5_n_0;
  wire texture_data_reg_6336_6399_3_5_n_1;
  wire texture_data_reg_6336_6399_3_5_n_2;
  wire texture_data_reg_6336_6399_6_8_n_0;
  wire texture_data_reg_6336_6399_6_8_n_1;
  wire texture_data_reg_6336_6399_6_8_n_2;
  wire texture_data_reg_6336_6399_9_11_n_0;
  wire texture_data_reg_6336_6399_9_11_n_1;
  wire texture_data_reg_6336_6399_9_11_n_2;
  wire texture_data_reg_6400_6463_0_2_i_1_n_0;
  wire texture_data_reg_6400_6463_0_2_n_0;
  wire texture_data_reg_6400_6463_0_2_n_1;
  wire texture_data_reg_6400_6463_0_2_n_2;
  wire texture_data_reg_6400_6463_3_5_n_0;
  wire texture_data_reg_6400_6463_3_5_n_1;
  wire texture_data_reg_6400_6463_3_5_n_2;
  wire texture_data_reg_6400_6463_6_8_n_0;
  wire texture_data_reg_6400_6463_6_8_n_1;
  wire texture_data_reg_6400_6463_6_8_n_2;
  wire texture_data_reg_6400_6463_9_11_n_0;
  wire texture_data_reg_6400_6463_9_11_n_1;
  wire texture_data_reg_6400_6463_9_11_n_2;
  wire texture_data_reg_640_703_0_2_i_1_n_0;
  wire texture_data_reg_640_703_0_2_n_0;
  wire texture_data_reg_640_703_0_2_n_1;
  wire texture_data_reg_640_703_0_2_n_2;
  wire texture_data_reg_640_703_3_5_n_0;
  wire texture_data_reg_640_703_3_5_n_1;
  wire texture_data_reg_640_703_3_5_n_2;
  wire texture_data_reg_640_703_6_8_n_0;
  wire texture_data_reg_640_703_6_8_n_1;
  wire texture_data_reg_640_703_6_8_n_2;
  wire texture_data_reg_640_703_9_11_n_0;
  wire texture_data_reg_640_703_9_11_n_1;
  wire texture_data_reg_640_703_9_11_n_2;
  wire texture_data_reg_6464_6527_0_2_i_1_n_0;
  wire texture_data_reg_6464_6527_0_2_n_0;
  wire texture_data_reg_6464_6527_0_2_n_1;
  wire texture_data_reg_6464_6527_0_2_n_2;
  wire texture_data_reg_6464_6527_3_5_n_0;
  wire texture_data_reg_6464_6527_3_5_n_1;
  wire texture_data_reg_6464_6527_3_5_n_2;
  wire texture_data_reg_6464_6527_6_8_n_0;
  wire texture_data_reg_6464_6527_6_8_n_1;
  wire texture_data_reg_6464_6527_6_8_n_2;
  wire texture_data_reg_6464_6527_9_11_n_0;
  wire texture_data_reg_6464_6527_9_11_n_1;
  wire texture_data_reg_6464_6527_9_11_n_2;
  wire texture_data_reg_64_127_0_2_i_1_n_0;
  wire texture_data_reg_64_127_0_2_i_2_n_0;
  wire texture_data_reg_64_127_0_2_n_0;
  wire texture_data_reg_64_127_0_2_n_1;
  wire texture_data_reg_64_127_0_2_n_2;
  wire texture_data_reg_64_127_3_5_n_0;
  wire texture_data_reg_64_127_3_5_n_1;
  wire texture_data_reg_64_127_3_5_n_2;
  wire texture_data_reg_64_127_6_8_n_0;
  wire texture_data_reg_64_127_6_8_n_1;
  wire texture_data_reg_64_127_6_8_n_2;
  wire texture_data_reg_64_127_9_11_n_0;
  wire texture_data_reg_64_127_9_11_n_1;
  wire texture_data_reg_64_127_9_11_n_2;
  wire texture_data_reg_6528_6591_0_2_i_1_n_0;
  wire texture_data_reg_6528_6591_0_2_n_0;
  wire texture_data_reg_6528_6591_0_2_n_1;
  wire texture_data_reg_6528_6591_0_2_n_2;
  wire texture_data_reg_6528_6591_3_5_n_0;
  wire texture_data_reg_6528_6591_3_5_n_1;
  wire texture_data_reg_6528_6591_3_5_n_2;
  wire texture_data_reg_6528_6591_6_8_n_0;
  wire texture_data_reg_6528_6591_6_8_n_1;
  wire texture_data_reg_6528_6591_6_8_n_2;
  wire texture_data_reg_6528_6591_9_11_n_0;
  wire texture_data_reg_6528_6591_9_11_n_1;
  wire texture_data_reg_6528_6591_9_11_n_2;
  wire texture_data_reg_6592_6655_0_2_i_1_n_0;
  wire texture_data_reg_6592_6655_0_2_n_0;
  wire texture_data_reg_6592_6655_0_2_n_1;
  wire texture_data_reg_6592_6655_0_2_n_2;
  wire texture_data_reg_6592_6655_3_5_n_0;
  wire texture_data_reg_6592_6655_3_5_n_1;
  wire texture_data_reg_6592_6655_3_5_n_2;
  wire texture_data_reg_6592_6655_6_8_n_0;
  wire texture_data_reg_6592_6655_6_8_n_1;
  wire texture_data_reg_6592_6655_6_8_n_2;
  wire texture_data_reg_6592_6655_9_11_n_0;
  wire texture_data_reg_6592_6655_9_11_n_1;
  wire texture_data_reg_6592_6655_9_11_n_2;
  wire texture_data_reg_6656_6719_0_2_i_1_n_0;
  wire texture_data_reg_6656_6719_0_2_n_0;
  wire texture_data_reg_6656_6719_0_2_n_1;
  wire texture_data_reg_6656_6719_0_2_n_2;
  wire texture_data_reg_6656_6719_3_5_n_0;
  wire texture_data_reg_6656_6719_3_5_n_1;
  wire texture_data_reg_6656_6719_3_5_n_2;
  wire texture_data_reg_6656_6719_6_8_n_0;
  wire texture_data_reg_6656_6719_6_8_n_1;
  wire texture_data_reg_6656_6719_6_8_n_2;
  wire texture_data_reg_6656_6719_9_11_n_0;
  wire texture_data_reg_6656_6719_9_11_n_1;
  wire texture_data_reg_6656_6719_9_11_n_2;
  wire texture_data_reg_6720_6783_0_2_i_1_n_0;
  wire texture_data_reg_6720_6783_0_2_n_0;
  wire texture_data_reg_6720_6783_0_2_n_1;
  wire texture_data_reg_6720_6783_0_2_n_2;
  wire texture_data_reg_6720_6783_3_5_n_0;
  wire texture_data_reg_6720_6783_3_5_n_1;
  wire texture_data_reg_6720_6783_3_5_n_2;
  wire texture_data_reg_6720_6783_6_8_n_0;
  wire texture_data_reg_6720_6783_6_8_n_1;
  wire texture_data_reg_6720_6783_6_8_n_2;
  wire texture_data_reg_6720_6783_9_11_n_0;
  wire texture_data_reg_6720_6783_9_11_n_1;
  wire texture_data_reg_6720_6783_9_11_n_2;
  wire texture_data_reg_6784_6847_0_2_i_1_n_0;
  wire texture_data_reg_6784_6847_0_2_n_0;
  wire texture_data_reg_6784_6847_0_2_n_1;
  wire texture_data_reg_6784_6847_0_2_n_2;
  wire texture_data_reg_6784_6847_3_5_n_0;
  wire texture_data_reg_6784_6847_3_5_n_1;
  wire texture_data_reg_6784_6847_3_5_n_2;
  wire texture_data_reg_6784_6847_6_8_n_0;
  wire texture_data_reg_6784_6847_6_8_n_1;
  wire texture_data_reg_6784_6847_6_8_n_2;
  wire texture_data_reg_6784_6847_9_11_n_0;
  wire texture_data_reg_6784_6847_9_11_n_1;
  wire texture_data_reg_6784_6847_9_11_n_2;
  wire texture_data_reg_6848_6911_0_2_i_1_n_0;
  wire texture_data_reg_6848_6911_0_2_n_0;
  wire texture_data_reg_6848_6911_0_2_n_1;
  wire texture_data_reg_6848_6911_0_2_n_2;
  wire texture_data_reg_6848_6911_3_5_n_0;
  wire texture_data_reg_6848_6911_3_5_n_1;
  wire texture_data_reg_6848_6911_3_5_n_2;
  wire texture_data_reg_6848_6911_6_8_n_0;
  wire texture_data_reg_6848_6911_6_8_n_1;
  wire texture_data_reg_6848_6911_6_8_n_2;
  wire texture_data_reg_6848_6911_9_11_n_0;
  wire texture_data_reg_6848_6911_9_11_n_1;
  wire texture_data_reg_6848_6911_9_11_n_2;
  wire texture_data_reg_6912_6975_0_2_i_1_n_0;
  wire texture_data_reg_6912_6975_0_2_n_0;
  wire texture_data_reg_6912_6975_0_2_n_1;
  wire texture_data_reg_6912_6975_0_2_n_2;
  wire texture_data_reg_6912_6975_3_5_n_0;
  wire texture_data_reg_6912_6975_3_5_n_1;
  wire texture_data_reg_6912_6975_3_5_n_2;
  wire texture_data_reg_6912_6975_6_8_n_0;
  wire texture_data_reg_6912_6975_6_8_n_1;
  wire texture_data_reg_6912_6975_6_8_n_2;
  wire texture_data_reg_6912_6975_9_11_n_0;
  wire texture_data_reg_6912_6975_9_11_n_1;
  wire texture_data_reg_6912_6975_9_11_n_2;
  wire texture_data_reg_6976_7039_0_2_i_1_n_0;
  wire texture_data_reg_6976_7039_0_2_n_0;
  wire texture_data_reg_6976_7039_0_2_n_1;
  wire texture_data_reg_6976_7039_0_2_n_2;
  wire texture_data_reg_6976_7039_3_5_n_0;
  wire texture_data_reg_6976_7039_3_5_n_1;
  wire texture_data_reg_6976_7039_3_5_n_2;
  wire texture_data_reg_6976_7039_6_8_n_0;
  wire texture_data_reg_6976_7039_6_8_n_1;
  wire texture_data_reg_6976_7039_6_8_n_2;
  wire texture_data_reg_6976_7039_9_11_n_0;
  wire texture_data_reg_6976_7039_9_11_n_1;
  wire texture_data_reg_6976_7039_9_11_n_2;
  wire texture_data_reg_7040_7103_0_2_i_1_n_0;
  wire texture_data_reg_7040_7103_0_2_n_0;
  wire texture_data_reg_7040_7103_0_2_n_1;
  wire texture_data_reg_7040_7103_0_2_n_2;
  wire texture_data_reg_7040_7103_3_5_n_0;
  wire texture_data_reg_7040_7103_3_5_n_1;
  wire texture_data_reg_7040_7103_3_5_n_2;
  wire texture_data_reg_7040_7103_6_8_n_0;
  wire texture_data_reg_7040_7103_6_8_n_1;
  wire texture_data_reg_7040_7103_6_8_n_2;
  wire texture_data_reg_7040_7103_9_11_n_0;
  wire texture_data_reg_7040_7103_9_11_n_1;
  wire texture_data_reg_7040_7103_9_11_n_2;
  wire texture_data_reg_704_767_0_2_i_1_n_0;
  wire texture_data_reg_704_767_0_2_n_0;
  wire texture_data_reg_704_767_0_2_n_1;
  wire texture_data_reg_704_767_0_2_n_2;
  wire texture_data_reg_704_767_3_5_n_0;
  wire texture_data_reg_704_767_3_5_n_1;
  wire texture_data_reg_704_767_3_5_n_2;
  wire texture_data_reg_704_767_6_8_n_0;
  wire texture_data_reg_704_767_6_8_n_1;
  wire texture_data_reg_704_767_6_8_n_2;
  wire texture_data_reg_704_767_9_11_n_0;
  wire texture_data_reg_704_767_9_11_n_1;
  wire texture_data_reg_704_767_9_11_n_2;
  wire texture_data_reg_7104_7167_0_2_i_1_n_0;
  wire texture_data_reg_7104_7167_0_2_n_0;
  wire texture_data_reg_7104_7167_0_2_n_1;
  wire texture_data_reg_7104_7167_0_2_n_2;
  wire texture_data_reg_7104_7167_3_5_n_0;
  wire texture_data_reg_7104_7167_3_5_n_1;
  wire texture_data_reg_7104_7167_3_5_n_2;
  wire texture_data_reg_7104_7167_6_8_n_0;
  wire texture_data_reg_7104_7167_6_8_n_1;
  wire texture_data_reg_7104_7167_6_8_n_2;
  wire texture_data_reg_7104_7167_9_11_n_0;
  wire texture_data_reg_7104_7167_9_11_n_1;
  wire texture_data_reg_7104_7167_9_11_n_2;
  wire texture_data_reg_7168_7231_0_2_i_1_n_0;
  wire texture_data_reg_7168_7231_0_2_n_0;
  wire texture_data_reg_7168_7231_0_2_n_1;
  wire texture_data_reg_7168_7231_0_2_n_2;
  wire texture_data_reg_7168_7231_3_5_n_0;
  wire texture_data_reg_7168_7231_3_5_n_1;
  wire texture_data_reg_7168_7231_3_5_n_2;
  wire texture_data_reg_7168_7231_6_8_n_0;
  wire texture_data_reg_7168_7231_6_8_n_1;
  wire texture_data_reg_7168_7231_6_8_n_2;
  wire texture_data_reg_7168_7231_9_11_n_0;
  wire texture_data_reg_7168_7231_9_11_n_1;
  wire texture_data_reg_7168_7231_9_11_n_2;
  wire texture_data_reg_7232_7295_0_2_i_1_n_0;
  wire texture_data_reg_7232_7295_0_2_n_0;
  wire texture_data_reg_7232_7295_0_2_n_1;
  wire texture_data_reg_7232_7295_0_2_n_2;
  wire texture_data_reg_7232_7295_3_5_n_0;
  wire texture_data_reg_7232_7295_3_5_n_1;
  wire texture_data_reg_7232_7295_3_5_n_2;
  wire texture_data_reg_7232_7295_6_8_n_0;
  wire texture_data_reg_7232_7295_6_8_n_1;
  wire texture_data_reg_7232_7295_6_8_n_2;
  wire texture_data_reg_7232_7295_9_11_n_0;
  wire texture_data_reg_7232_7295_9_11_n_1;
  wire texture_data_reg_7232_7295_9_11_n_2;
  wire texture_data_reg_7296_7359_0_2_i_1_n_0;
  wire texture_data_reg_7296_7359_0_2_n_0;
  wire texture_data_reg_7296_7359_0_2_n_1;
  wire texture_data_reg_7296_7359_0_2_n_2;
  wire texture_data_reg_7296_7359_3_5_n_0;
  wire texture_data_reg_7296_7359_3_5_n_1;
  wire texture_data_reg_7296_7359_3_5_n_2;
  wire texture_data_reg_7296_7359_6_8_n_0;
  wire texture_data_reg_7296_7359_6_8_n_1;
  wire texture_data_reg_7296_7359_6_8_n_2;
  wire texture_data_reg_7296_7359_9_11_n_0;
  wire texture_data_reg_7296_7359_9_11_n_1;
  wire texture_data_reg_7296_7359_9_11_n_2;
  wire texture_data_reg_7360_7423_0_2_i_1_n_0;
  wire texture_data_reg_7360_7423_0_2_n_0;
  wire texture_data_reg_7360_7423_0_2_n_1;
  wire texture_data_reg_7360_7423_0_2_n_2;
  wire texture_data_reg_7360_7423_3_5_n_0;
  wire texture_data_reg_7360_7423_3_5_n_1;
  wire texture_data_reg_7360_7423_3_5_n_2;
  wire texture_data_reg_7360_7423_6_8_n_0;
  wire texture_data_reg_7360_7423_6_8_n_1;
  wire texture_data_reg_7360_7423_6_8_n_2;
  wire texture_data_reg_7360_7423_9_11_n_0;
  wire texture_data_reg_7360_7423_9_11_n_1;
  wire texture_data_reg_7360_7423_9_11_n_2;
  wire texture_data_reg_7424_7487_0_2_i_1_n_0;
  wire texture_data_reg_7424_7487_0_2_n_0;
  wire texture_data_reg_7424_7487_0_2_n_1;
  wire texture_data_reg_7424_7487_0_2_n_2;
  wire texture_data_reg_7424_7487_3_5_n_0;
  wire texture_data_reg_7424_7487_3_5_n_1;
  wire texture_data_reg_7424_7487_3_5_n_2;
  wire texture_data_reg_7424_7487_6_8_n_0;
  wire texture_data_reg_7424_7487_6_8_n_1;
  wire texture_data_reg_7424_7487_6_8_n_2;
  wire texture_data_reg_7424_7487_9_11_n_0;
  wire texture_data_reg_7424_7487_9_11_n_1;
  wire texture_data_reg_7424_7487_9_11_n_2;
  wire texture_data_reg_7488_7551_0_2_i_1_n_0;
  wire texture_data_reg_7488_7551_0_2_n_0;
  wire texture_data_reg_7488_7551_0_2_n_1;
  wire texture_data_reg_7488_7551_0_2_n_2;
  wire texture_data_reg_7488_7551_3_5_n_0;
  wire texture_data_reg_7488_7551_3_5_n_1;
  wire texture_data_reg_7488_7551_3_5_n_2;
  wire texture_data_reg_7488_7551_6_8_n_0;
  wire texture_data_reg_7488_7551_6_8_n_1;
  wire texture_data_reg_7488_7551_6_8_n_2;
  wire texture_data_reg_7488_7551_9_11_n_0;
  wire texture_data_reg_7488_7551_9_11_n_1;
  wire texture_data_reg_7488_7551_9_11_n_2;
  wire texture_data_reg_7552_7615_0_2_i_1_n_0;
  wire texture_data_reg_7552_7615_0_2_n_0;
  wire texture_data_reg_7552_7615_0_2_n_1;
  wire texture_data_reg_7552_7615_0_2_n_2;
  wire texture_data_reg_7552_7615_3_5_n_0;
  wire texture_data_reg_7552_7615_3_5_n_1;
  wire texture_data_reg_7552_7615_3_5_n_2;
  wire texture_data_reg_7552_7615_6_8_n_0;
  wire texture_data_reg_7552_7615_6_8_n_1;
  wire texture_data_reg_7552_7615_6_8_n_2;
  wire texture_data_reg_7552_7615_9_11_n_0;
  wire texture_data_reg_7552_7615_9_11_n_1;
  wire texture_data_reg_7552_7615_9_11_n_2;
  wire texture_data_reg_7616_7679_0_2_i_1_n_0;
  wire texture_data_reg_7616_7679_0_2_n_0;
  wire texture_data_reg_7616_7679_0_2_n_1;
  wire texture_data_reg_7616_7679_0_2_n_2;
  wire texture_data_reg_7616_7679_3_5_n_0;
  wire texture_data_reg_7616_7679_3_5_n_1;
  wire texture_data_reg_7616_7679_3_5_n_2;
  wire texture_data_reg_7616_7679_6_8_n_0;
  wire texture_data_reg_7616_7679_6_8_n_1;
  wire texture_data_reg_7616_7679_6_8_n_2;
  wire texture_data_reg_7616_7679_9_11_n_0;
  wire texture_data_reg_7616_7679_9_11_n_1;
  wire texture_data_reg_7616_7679_9_11_n_2;
  wire texture_data_reg_7680_7743_0_2_i_1_n_0;
  wire texture_data_reg_7680_7743_0_2_n_0;
  wire texture_data_reg_7680_7743_0_2_n_1;
  wire texture_data_reg_7680_7743_0_2_n_2;
  wire texture_data_reg_7680_7743_3_5_n_0;
  wire texture_data_reg_7680_7743_3_5_n_1;
  wire texture_data_reg_7680_7743_3_5_n_2;
  wire texture_data_reg_7680_7743_6_8_n_0;
  wire texture_data_reg_7680_7743_6_8_n_1;
  wire texture_data_reg_7680_7743_6_8_n_2;
  wire texture_data_reg_7680_7743_9_11_n_0;
  wire texture_data_reg_7680_7743_9_11_n_1;
  wire texture_data_reg_7680_7743_9_11_n_2;
  wire texture_data_reg_768_831_0_2_i_1_n_0;
  wire texture_data_reg_768_831_0_2_n_0;
  wire texture_data_reg_768_831_0_2_n_1;
  wire texture_data_reg_768_831_0_2_n_2;
  wire texture_data_reg_768_831_3_5_n_0;
  wire texture_data_reg_768_831_3_5_n_1;
  wire texture_data_reg_768_831_3_5_n_2;
  wire texture_data_reg_768_831_6_8_n_0;
  wire texture_data_reg_768_831_6_8_n_1;
  wire texture_data_reg_768_831_6_8_n_2;
  wire texture_data_reg_768_831_9_11_n_0;
  wire texture_data_reg_768_831_9_11_n_1;
  wire texture_data_reg_768_831_9_11_n_2;
  wire texture_data_reg_7744_7807_0_2_i_1_n_0;
  wire texture_data_reg_7744_7807_0_2_n_0;
  wire texture_data_reg_7744_7807_0_2_n_1;
  wire texture_data_reg_7744_7807_0_2_n_2;
  wire texture_data_reg_7744_7807_3_5_n_0;
  wire texture_data_reg_7744_7807_3_5_n_1;
  wire texture_data_reg_7744_7807_3_5_n_2;
  wire texture_data_reg_7744_7807_6_8_n_0;
  wire texture_data_reg_7744_7807_6_8_n_1;
  wire texture_data_reg_7744_7807_6_8_n_2;
  wire texture_data_reg_7744_7807_9_11_n_0;
  wire texture_data_reg_7744_7807_9_11_n_1;
  wire texture_data_reg_7744_7807_9_11_n_2;
  wire texture_data_reg_7808_7871_0_2_i_1_n_0;
  wire texture_data_reg_7808_7871_0_2_n_0;
  wire texture_data_reg_7808_7871_0_2_n_1;
  wire texture_data_reg_7808_7871_0_2_n_2;
  wire texture_data_reg_7808_7871_3_5_n_0;
  wire texture_data_reg_7808_7871_3_5_n_1;
  wire texture_data_reg_7808_7871_3_5_n_2;
  wire texture_data_reg_7808_7871_6_8_n_0;
  wire texture_data_reg_7808_7871_6_8_n_1;
  wire texture_data_reg_7808_7871_6_8_n_2;
  wire texture_data_reg_7808_7871_9_11_n_0;
  wire texture_data_reg_7808_7871_9_11_n_1;
  wire texture_data_reg_7808_7871_9_11_n_2;
  wire texture_data_reg_7872_7935_0_2_i_1_n_0;
  wire texture_data_reg_7872_7935_0_2_n_0;
  wire texture_data_reg_7872_7935_0_2_n_1;
  wire texture_data_reg_7872_7935_0_2_n_2;
  wire texture_data_reg_7872_7935_3_5_n_0;
  wire texture_data_reg_7872_7935_3_5_n_1;
  wire texture_data_reg_7872_7935_3_5_n_2;
  wire texture_data_reg_7872_7935_6_8_n_0;
  wire texture_data_reg_7872_7935_6_8_n_1;
  wire texture_data_reg_7872_7935_6_8_n_2;
  wire texture_data_reg_7872_7935_9_11_n_0;
  wire texture_data_reg_7872_7935_9_11_n_1;
  wire texture_data_reg_7872_7935_9_11_n_2;
  wire texture_data_reg_7936_7999_0_2_i_1_n_0;
  wire texture_data_reg_7936_7999_0_2_n_0;
  wire texture_data_reg_7936_7999_0_2_n_1;
  wire texture_data_reg_7936_7999_0_2_n_2;
  wire texture_data_reg_7936_7999_3_5_n_0;
  wire texture_data_reg_7936_7999_3_5_n_1;
  wire texture_data_reg_7936_7999_3_5_n_2;
  wire texture_data_reg_7936_7999_6_8_n_0;
  wire texture_data_reg_7936_7999_6_8_n_1;
  wire texture_data_reg_7936_7999_6_8_n_2;
  wire texture_data_reg_7936_7999_9_11_n_0;
  wire texture_data_reg_7936_7999_9_11_n_1;
  wire texture_data_reg_7936_7999_9_11_n_2;
  wire texture_data_reg_8000_8063_0_2_i_1_n_0;
  wire texture_data_reg_8000_8063_0_2_n_0;
  wire texture_data_reg_8000_8063_0_2_n_1;
  wire texture_data_reg_8000_8063_0_2_n_2;
  wire texture_data_reg_8000_8063_3_5_n_0;
  wire texture_data_reg_8000_8063_3_5_n_1;
  wire texture_data_reg_8000_8063_3_5_n_2;
  wire texture_data_reg_8000_8063_6_8_n_0;
  wire texture_data_reg_8000_8063_6_8_n_1;
  wire texture_data_reg_8000_8063_6_8_n_2;
  wire texture_data_reg_8000_8063_9_11_n_0;
  wire texture_data_reg_8000_8063_9_11_n_1;
  wire texture_data_reg_8000_8063_9_11_n_2;
  wire texture_data_reg_8064_8127_0_2_i_1_n_0;
  wire texture_data_reg_8064_8127_0_2_n_0;
  wire texture_data_reg_8064_8127_0_2_n_1;
  wire texture_data_reg_8064_8127_0_2_n_2;
  wire texture_data_reg_8064_8127_3_5_n_0;
  wire texture_data_reg_8064_8127_3_5_n_1;
  wire texture_data_reg_8064_8127_3_5_n_2;
  wire texture_data_reg_8064_8127_6_8_n_0;
  wire texture_data_reg_8064_8127_6_8_n_1;
  wire texture_data_reg_8064_8127_6_8_n_2;
  wire texture_data_reg_8064_8127_9_11_n_0;
  wire texture_data_reg_8064_8127_9_11_n_1;
  wire texture_data_reg_8064_8127_9_11_n_2;
  wire texture_data_reg_8128_8191_0_2_i_1_n_0;
  wire texture_data_reg_8128_8191_0_2_n_0;
  wire texture_data_reg_8128_8191_0_2_n_1;
  wire texture_data_reg_8128_8191_0_2_n_2;
  wire texture_data_reg_8128_8191_3_5_n_0;
  wire texture_data_reg_8128_8191_3_5_n_1;
  wire texture_data_reg_8128_8191_3_5_n_2;
  wire texture_data_reg_8128_8191_6_8_n_0;
  wire texture_data_reg_8128_8191_6_8_n_1;
  wire texture_data_reg_8128_8191_6_8_n_2;
  wire texture_data_reg_8128_8191_9_11_n_0;
  wire texture_data_reg_8128_8191_9_11_n_1;
  wire texture_data_reg_8128_8191_9_11_n_2;
  wire texture_data_reg_832_895_0_2_i_1_n_0;
  wire texture_data_reg_832_895_0_2_n_0;
  wire texture_data_reg_832_895_0_2_n_1;
  wire texture_data_reg_832_895_0_2_n_2;
  wire texture_data_reg_832_895_3_5_n_0;
  wire texture_data_reg_832_895_3_5_n_1;
  wire texture_data_reg_832_895_3_5_n_2;
  wire texture_data_reg_832_895_6_8_n_0;
  wire texture_data_reg_832_895_6_8_n_1;
  wire texture_data_reg_832_895_6_8_n_2;
  wire texture_data_reg_832_895_9_11_n_0;
  wire texture_data_reg_832_895_9_11_n_1;
  wire texture_data_reg_832_895_9_11_n_2;
  wire texture_data_reg_896_959_0_2_i_1_n_0;
  wire texture_data_reg_896_959_0_2_n_0;
  wire texture_data_reg_896_959_0_2_n_1;
  wire texture_data_reg_896_959_0_2_n_2;
  wire texture_data_reg_896_959_3_5_n_0;
  wire texture_data_reg_896_959_3_5_n_1;
  wire texture_data_reg_896_959_3_5_n_2;
  wire texture_data_reg_896_959_6_8_n_0;
  wire texture_data_reg_896_959_6_8_n_1;
  wire texture_data_reg_896_959_6_8_n_2;
  wire texture_data_reg_896_959_9_11_n_0;
  wire texture_data_reg_896_959_9_11_n_1;
  wire texture_data_reg_896_959_9_11_n_2;
  wire texture_data_reg_960_1023_0_2_i_1_n_0;
  wire texture_data_reg_960_1023_0_2_i_2_n_0;
  wire texture_data_reg_960_1023_0_2_n_0;
  wire texture_data_reg_960_1023_0_2_n_1;
  wire texture_data_reg_960_1023_0_2_n_2;
  wire texture_data_reg_960_1023_3_5_n_0;
  wire texture_data_reg_960_1023_3_5_n_1;
  wire texture_data_reg_960_1023_3_5_n_2;
  wire texture_data_reg_960_1023_6_8_n_0;
  wire texture_data_reg_960_1023_6_8_n_1;
  wire texture_data_reg_960_1023_6_8_n_2;
  wire texture_data_reg_960_1023_9_11_n_0;
  wire texture_data_reg_960_1023_9_11_n_1;
  wire texture_data_reg_960_1023_9_11_n_2;
  wire [4:0]vcount_nxt;
  wire [2:0]\vcount_reg[9] ;
  wire vga_clk;
  wire vga_clk_0;
  wire vga_clk_1;
  wire vga_clk_10;
  wire vga_clk_11;
  wire vga_clk_12;
  wire vga_clk_13;
  wire vga_clk_14;
  wire vga_clk_15;
  wire vga_clk_16;
  wire vga_clk_17;
  wire vga_clk_18;
  wire vga_clk_19;
  wire vga_clk_2;
  wire vga_clk_20;
  wire vga_clk_21;
  wire vga_clk_22;
  wire vga_clk_23;
  wire vga_clk_3;
  wire vga_clk_4;
  wire vga_clk_5;
  wire vga_clk_6;
  wire vga_clk_7;
  wire vga_clk_8;
  wire vga_clk_9;
  wire NLW_block_data_reg_0_63_0_2_DOD_UNCONNECTED;
  wire NLW_block_data_reg_0_63_12_14_DOD_UNCONNECTED;
  wire NLW_block_data_reg_0_63_15_15_SPO_UNCONNECTED;
  wire NLW_block_data_reg_0_63_3_5_DOD_UNCONNECTED;
  wire NLW_block_data_reg_0_63_6_8_DOD_UNCONNECTED;
  wire NLW_block_data_reg_0_63_9_11_DOD_UNCONNECTED;
  wire NLW_block_data_reg_128_191_0_2_DOD_UNCONNECTED;
  wire NLW_block_data_reg_128_191_12_14_DOD_UNCONNECTED;
  wire NLW_block_data_reg_128_191_15_15_SPO_UNCONNECTED;
  wire NLW_block_data_reg_128_191_3_5_DOD_UNCONNECTED;
  wire NLW_block_data_reg_128_191_6_8_DOD_UNCONNECTED;
  wire NLW_block_data_reg_128_191_9_11_DOD_UNCONNECTED;
  wire NLW_block_data_reg_192_255_0_2_DOD_UNCONNECTED;
  wire NLW_block_data_reg_192_255_12_14_DOD_UNCONNECTED;
  wire NLW_block_data_reg_192_255_15_15_SPO_UNCONNECTED;
  wire NLW_block_data_reg_192_255_3_5_DOD_UNCONNECTED;
  wire NLW_block_data_reg_192_255_6_8_DOD_UNCONNECTED;
  wire NLW_block_data_reg_192_255_9_11_DOD_UNCONNECTED;
  wire NLW_block_data_reg_256_319_0_2_DOD_UNCONNECTED;
  wire NLW_block_data_reg_256_319_12_14_DOD_UNCONNECTED;
  wire NLW_block_data_reg_256_319_15_15_SPO_UNCONNECTED;
  wire NLW_block_data_reg_256_319_3_5_DOD_UNCONNECTED;
  wire NLW_block_data_reg_256_319_6_8_DOD_UNCONNECTED;
  wire NLW_block_data_reg_256_319_9_11_DOD_UNCONNECTED;
  wire NLW_block_data_reg_320_383_0_2_DOD_UNCONNECTED;
  wire NLW_block_data_reg_320_383_12_14_DOD_UNCONNECTED;
  wire NLW_block_data_reg_320_383_15_15_SPO_UNCONNECTED;
  wire NLW_block_data_reg_320_383_3_5_DOD_UNCONNECTED;
  wire NLW_block_data_reg_320_383_6_8_DOD_UNCONNECTED;
  wire NLW_block_data_reg_320_383_9_11_DOD_UNCONNECTED;
  wire NLW_block_data_reg_384_447_0_2_DOD_UNCONNECTED;
  wire NLW_block_data_reg_384_447_12_14_DOD_UNCONNECTED;
  wire NLW_block_data_reg_384_447_15_15_SPO_UNCONNECTED;
  wire NLW_block_data_reg_384_447_3_5_DOD_UNCONNECTED;
  wire NLW_block_data_reg_384_447_6_8_DOD_UNCONNECTED;
  wire NLW_block_data_reg_384_447_9_11_DOD_UNCONNECTED;
  wire NLW_block_data_reg_448_511_0_2_DOD_UNCONNECTED;
  wire NLW_block_data_reg_448_511_12_14_DOD_UNCONNECTED;
  wire NLW_block_data_reg_448_511_15_15_SPO_UNCONNECTED;
  wire NLW_block_data_reg_448_511_3_5_DOD_UNCONNECTED;
  wire NLW_block_data_reg_448_511_6_8_DOD_UNCONNECTED;
  wire NLW_block_data_reg_448_511_9_11_DOD_UNCONNECTED;
  wire NLW_block_data_reg_512_575_0_2_DOD_UNCONNECTED;
  wire NLW_block_data_reg_512_575_12_14_DOD_UNCONNECTED;
  wire NLW_block_data_reg_512_575_15_15_SPO_UNCONNECTED;
  wire NLW_block_data_reg_512_575_3_5_DOD_UNCONNECTED;
  wire NLW_block_data_reg_512_575_6_8_DOD_UNCONNECTED;
  wire NLW_block_data_reg_512_575_9_11_DOD_UNCONNECTED;
  wire NLW_block_data_reg_576_639_0_2_DOD_UNCONNECTED;
  wire NLW_block_data_reg_576_639_12_14_DOD_UNCONNECTED;
  wire NLW_block_data_reg_576_639_15_15_SPO_UNCONNECTED;
  wire NLW_block_data_reg_576_639_3_5_DOD_UNCONNECTED;
  wire NLW_block_data_reg_576_639_6_8_DOD_UNCONNECTED;
  wire NLW_block_data_reg_576_639_9_11_DOD_UNCONNECTED;
  wire NLW_block_data_reg_640_703_0_2_DOD_UNCONNECTED;
  wire NLW_block_data_reg_640_703_12_14_DOD_UNCONNECTED;
  wire NLW_block_data_reg_640_703_15_15_SPO_UNCONNECTED;
  wire NLW_block_data_reg_640_703_3_5_DOD_UNCONNECTED;
  wire NLW_block_data_reg_640_703_6_8_DOD_UNCONNECTED;
  wire NLW_block_data_reg_640_703_9_11_DOD_UNCONNECTED;
  wire NLW_block_data_reg_64_127_0_2_DOD_UNCONNECTED;
  wire NLW_block_data_reg_64_127_12_14_DOD_UNCONNECTED;
  wire NLW_block_data_reg_64_127_15_15_SPO_UNCONNECTED;
  wire NLW_block_data_reg_64_127_3_5_DOD_UNCONNECTED;
  wire NLW_block_data_reg_64_127_6_8_DOD_UNCONNECTED;
  wire NLW_block_data_reg_64_127_9_11_DOD_UNCONNECTED;
  wire NLW_block_data_reg_704_767_0_2_DOD_UNCONNECTED;
  wire NLW_block_data_reg_704_767_12_14_DOD_UNCONNECTED;
  wire NLW_block_data_reg_704_767_15_15_SPO_UNCONNECTED;
  wire NLW_block_data_reg_704_767_3_5_DOD_UNCONNECTED;
  wire NLW_block_data_reg_704_767_6_8_DOD_UNCONNECTED;
  wire NLW_block_data_reg_704_767_9_11_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_0_63_0_2_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_0_63_3_5_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_0_63_6_8_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_0_63_9_11_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_1024_1087_0_2_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_1024_1087_3_5_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_1024_1087_6_8_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_1024_1087_9_11_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_1088_1151_0_2_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_1088_1151_3_5_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_1088_1151_6_8_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_1088_1151_9_11_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_1152_1215_0_2_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_1152_1215_3_5_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_1152_1215_6_8_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_1152_1215_9_11_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_1216_1279_0_2_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_1216_1279_3_5_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_1216_1279_6_8_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_1216_1279_9_11_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_1280_1343_0_2_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_1280_1343_3_5_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_1280_1343_6_8_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_1280_1343_9_11_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_128_191_0_2_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_128_191_3_5_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_128_191_6_8_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_128_191_9_11_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_1344_1407_0_2_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_1344_1407_3_5_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_1344_1407_6_8_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_1344_1407_9_11_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_1408_1471_0_2_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_1408_1471_3_5_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_1408_1471_6_8_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_1408_1471_9_11_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_1472_1535_0_2_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_1472_1535_3_5_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_1472_1535_6_8_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_1472_1535_9_11_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_1536_1599_0_2_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_1536_1599_3_5_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_1536_1599_6_8_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_1536_1599_9_11_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_1600_1663_0_2_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_1600_1663_3_5_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_1600_1663_6_8_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_1600_1663_9_11_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_1664_1727_0_2_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_1664_1727_3_5_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_1664_1727_6_8_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_1664_1727_9_11_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_1728_1791_0_2_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_1728_1791_3_5_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_1728_1791_6_8_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_1728_1791_9_11_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_1792_1855_0_2_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_1792_1855_3_5_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_1792_1855_6_8_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_1792_1855_9_11_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_1856_1919_0_2_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_1856_1919_3_5_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_1856_1919_6_8_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_1856_1919_9_11_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_1920_1983_0_2_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_1920_1983_3_5_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_1920_1983_6_8_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_1920_1983_9_11_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_192_255_0_2_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_192_255_3_5_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_192_255_6_8_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_192_255_9_11_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_1984_2047_0_2_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_1984_2047_3_5_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_1984_2047_6_8_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_1984_2047_9_11_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_2048_2111_0_2_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_2048_2111_3_5_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_2048_2111_6_8_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_2048_2111_9_11_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_2112_2175_0_2_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_2112_2175_3_5_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_2112_2175_6_8_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_2112_2175_9_11_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_2176_2239_0_2_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_2176_2239_3_5_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_2176_2239_6_8_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_2176_2239_9_11_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_2240_2303_0_2_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_2240_2303_3_5_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_2240_2303_6_8_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_2240_2303_9_11_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_2304_2367_0_2_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_2304_2367_3_5_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_2304_2367_6_8_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_2304_2367_9_11_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_2368_2431_0_2_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_2368_2431_3_5_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_2368_2431_6_8_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_2368_2431_9_11_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_2432_2495_0_2_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_2432_2495_3_5_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_2432_2495_6_8_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_2432_2495_9_11_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_2496_2559_0_2_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_2496_2559_3_5_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_2496_2559_6_8_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_2496_2559_9_11_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_2560_2623_0_2_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_2560_2623_3_5_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_2560_2623_6_8_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_2560_2623_9_11_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_256_319_0_2_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_256_319_3_5_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_256_319_6_8_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_256_319_9_11_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_2624_2687_0_2_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_2624_2687_3_5_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_2624_2687_6_8_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_2624_2687_9_11_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_2688_2751_0_2_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_2688_2751_3_5_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_2688_2751_6_8_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_2688_2751_9_11_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_2752_2815_0_2_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_2752_2815_3_5_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_2752_2815_6_8_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_2752_2815_9_11_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_2816_2879_0_2_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_2816_2879_3_5_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_2816_2879_6_8_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_2816_2879_9_11_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_2880_2943_0_2_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_2880_2943_3_5_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_2880_2943_6_8_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_2880_2943_9_11_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_2944_3007_0_2_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_2944_3007_3_5_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_2944_3007_6_8_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_2944_3007_9_11_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_3008_3071_0_2_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_3008_3071_3_5_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_3008_3071_6_8_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_3008_3071_9_11_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_3072_3135_0_2_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_3072_3135_3_5_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_3072_3135_6_8_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_3072_3135_9_11_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_3136_3199_0_2_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_3136_3199_3_5_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_3136_3199_6_8_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_3136_3199_9_11_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_3200_3263_0_2_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_3200_3263_3_5_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_3200_3263_6_8_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_3200_3263_9_11_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_320_383_0_2_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_320_383_3_5_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_320_383_6_8_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_320_383_9_11_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_3264_3327_0_2_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_3264_3327_3_5_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_3264_3327_6_8_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_3264_3327_9_11_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_3328_3391_0_2_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_3328_3391_3_5_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_3328_3391_6_8_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_3328_3391_9_11_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_3392_3455_0_2_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_3392_3455_3_5_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_3392_3455_6_8_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_3392_3455_9_11_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_3456_3519_0_2_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_3456_3519_3_5_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_3456_3519_6_8_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_3456_3519_9_11_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_3520_3583_0_2_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_3520_3583_3_5_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_3520_3583_6_8_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_3520_3583_9_11_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_3584_3647_0_2_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_3584_3647_3_5_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_3584_3647_6_8_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_3584_3647_9_11_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_3648_3711_0_2_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_3648_3711_3_5_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_3648_3711_6_8_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_3648_3711_9_11_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_3712_3775_0_2_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_3712_3775_3_5_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_3712_3775_6_8_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_3712_3775_9_11_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_3776_3839_0_2_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_3776_3839_3_5_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_3776_3839_6_8_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_3776_3839_9_11_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_3840_3903_0_2_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_3840_3903_3_5_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_3840_3903_6_8_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_3840_3903_9_11_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_384_447_0_2_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_384_447_3_5_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_384_447_6_8_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_384_447_9_11_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_3904_3967_0_2_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_3904_3967_3_5_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_3904_3967_6_8_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_3904_3967_9_11_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_3968_4031_0_2_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_3968_4031_3_5_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_3968_4031_6_8_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_3968_4031_9_11_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_4032_4095_0_2_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_4032_4095_3_5_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_4032_4095_6_8_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_4032_4095_9_11_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_4096_4159_0_2_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_4096_4159_3_5_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_4096_4159_6_8_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_4096_4159_9_11_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_4160_4223_0_2_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_4160_4223_3_5_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_4160_4223_6_8_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_4160_4223_9_11_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_4224_4287_0_2_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_4224_4287_3_5_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_4224_4287_6_8_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_4224_4287_9_11_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_4288_4351_0_2_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_4288_4351_3_5_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_4288_4351_6_8_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_4288_4351_9_11_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_4352_4415_0_2_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_4352_4415_3_5_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_4352_4415_6_8_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_4352_4415_9_11_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_4416_4479_0_2_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_4416_4479_3_5_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_4416_4479_6_8_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_4416_4479_9_11_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_4480_4543_0_2_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_4480_4543_3_5_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_4480_4543_6_8_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_4480_4543_9_11_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_448_511_0_2_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_448_511_3_5_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_448_511_6_8_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_448_511_9_11_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_4544_4607_0_2_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_4544_4607_3_5_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_4544_4607_6_8_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_4544_4607_9_11_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_4608_4671_0_2_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_4608_4671_3_5_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_4608_4671_6_8_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_4608_4671_9_11_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_4672_4735_0_2_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_4672_4735_3_5_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_4672_4735_6_8_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_4672_4735_9_11_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_4736_4799_0_2_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_4736_4799_3_5_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_4736_4799_6_8_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_4736_4799_9_11_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_4800_4863_0_2_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_4800_4863_3_5_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_4800_4863_6_8_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_4800_4863_9_11_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_4864_4927_0_2_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_4864_4927_3_5_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_4864_4927_6_8_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_4864_4927_9_11_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_4928_4991_0_2_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_4928_4991_3_5_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_4928_4991_6_8_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_4928_4991_9_11_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_4992_5055_0_2_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_4992_5055_3_5_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_4992_5055_6_8_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_4992_5055_9_11_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_5056_5119_0_2_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_5056_5119_3_5_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_5056_5119_6_8_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_5056_5119_9_11_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_5120_5183_0_2_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_5120_5183_3_5_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_5120_5183_6_8_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_5120_5183_9_11_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_512_575_0_2_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_512_575_3_5_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_512_575_6_8_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_512_575_9_11_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_5184_5247_0_2_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_5184_5247_3_5_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_5184_5247_6_8_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_5184_5247_9_11_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_5248_5311_0_2_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_5248_5311_3_5_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_5248_5311_6_8_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_5248_5311_9_11_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_5312_5375_0_2_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_5312_5375_3_5_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_5312_5375_6_8_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_5312_5375_9_11_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_5376_5439_0_2_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_5376_5439_3_5_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_5376_5439_6_8_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_5376_5439_9_11_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_5440_5503_0_2_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_5440_5503_3_5_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_5440_5503_6_8_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_5440_5503_9_11_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_5504_5567_0_2_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_5504_5567_3_5_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_5504_5567_6_8_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_5504_5567_9_11_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_5568_5631_0_2_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_5568_5631_3_5_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_5568_5631_6_8_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_5568_5631_9_11_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_5632_5695_0_2_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_5632_5695_3_5_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_5632_5695_6_8_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_5632_5695_9_11_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_5696_5759_0_2_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_5696_5759_3_5_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_5696_5759_6_8_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_5696_5759_9_11_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_5760_5823_0_2_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_5760_5823_3_5_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_5760_5823_6_8_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_5760_5823_9_11_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_576_639_0_2_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_576_639_3_5_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_576_639_6_8_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_576_639_9_11_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_5824_5887_0_2_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_5824_5887_3_5_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_5824_5887_6_8_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_5824_5887_9_11_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_5888_5951_0_2_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_5888_5951_3_5_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_5888_5951_6_8_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_5888_5951_9_11_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_5952_6015_0_2_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_5952_6015_3_5_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_5952_6015_6_8_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_5952_6015_9_11_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_6016_6079_0_2_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_6016_6079_3_5_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_6016_6079_6_8_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_6016_6079_9_11_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_6080_6143_0_2_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_6080_6143_3_5_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_6080_6143_6_8_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_6080_6143_9_11_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_6144_6207_0_2_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_6144_6207_3_5_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_6144_6207_6_8_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_6144_6207_9_11_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_6208_6271_0_2_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_6208_6271_3_5_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_6208_6271_6_8_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_6208_6271_9_11_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_6272_6335_0_2_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_6272_6335_3_5_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_6272_6335_6_8_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_6272_6335_9_11_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_6336_6399_0_2_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_6336_6399_3_5_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_6336_6399_6_8_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_6336_6399_9_11_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_6400_6463_0_2_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_6400_6463_3_5_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_6400_6463_6_8_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_6400_6463_9_11_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_640_703_0_2_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_640_703_3_5_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_640_703_6_8_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_640_703_9_11_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_6464_6527_0_2_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_6464_6527_3_5_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_6464_6527_6_8_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_6464_6527_9_11_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_64_127_0_2_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_64_127_3_5_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_64_127_6_8_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_64_127_9_11_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_6528_6591_0_2_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_6528_6591_3_5_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_6528_6591_6_8_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_6528_6591_9_11_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_6592_6655_0_2_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_6592_6655_3_5_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_6592_6655_6_8_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_6592_6655_9_11_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_6656_6719_0_2_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_6656_6719_3_5_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_6656_6719_6_8_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_6656_6719_9_11_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_6720_6783_0_2_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_6720_6783_3_5_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_6720_6783_6_8_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_6720_6783_9_11_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_6784_6847_0_2_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_6784_6847_3_5_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_6784_6847_6_8_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_6784_6847_9_11_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_6848_6911_0_2_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_6848_6911_3_5_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_6848_6911_6_8_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_6848_6911_9_11_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_6912_6975_0_2_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_6912_6975_3_5_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_6912_6975_6_8_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_6912_6975_9_11_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_6976_7039_0_2_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_6976_7039_3_5_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_6976_7039_6_8_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_6976_7039_9_11_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_7040_7103_0_2_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_7040_7103_3_5_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_7040_7103_6_8_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_7040_7103_9_11_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_704_767_0_2_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_704_767_3_5_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_704_767_6_8_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_704_767_9_11_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_7104_7167_0_2_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_7104_7167_3_5_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_7104_7167_6_8_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_7104_7167_9_11_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_7168_7231_0_2_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_7168_7231_3_5_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_7168_7231_6_8_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_7168_7231_9_11_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_7232_7295_0_2_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_7232_7295_3_5_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_7232_7295_6_8_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_7232_7295_9_11_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_7296_7359_0_2_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_7296_7359_3_5_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_7296_7359_6_8_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_7296_7359_9_11_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_7360_7423_0_2_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_7360_7423_3_5_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_7360_7423_6_8_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_7360_7423_9_11_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_7424_7487_0_2_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_7424_7487_3_5_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_7424_7487_6_8_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_7424_7487_9_11_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_7488_7551_0_2_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_7488_7551_3_5_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_7488_7551_6_8_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_7488_7551_9_11_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_7552_7615_0_2_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_7552_7615_3_5_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_7552_7615_6_8_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_7552_7615_9_11_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_7616_7679_0_2_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_7616_7679_3_5_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_7616_7679_6_8_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_7616_7679_9_11_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_7680_7743_0_2_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_7680_7743_3_5_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_7680_7743_6_8_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_7680_7743_9_11_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_768_831_0_2_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_768_831_3_5_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_768_831_6_8_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_768_831_9_11_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_7744_7807_0_2_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_7744_7807_3_5_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_7744_7807_6_8_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_7744_7807_9_11_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_7808_7871_0_2_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_7808_7871_3_5_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_7808_7871_6_8_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_7808_7871_9_11_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_7872_7935_0_2_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_7872_7935_3_5_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_7872_7935_6_8_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_7872_7935_9_11_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_7936_7999_0_2_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_7936_7999_3_5_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_7936_7999_6_8_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_7936_7999_9_11_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_8000_8063_0_2_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_8000_8063_3_5_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_8000_8063_6_8_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_8000_8063_9_11_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_8064_8127_0_2_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_8064_8127_3_5_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_8064_8127_6_8_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_8064_8127_9_11_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_8128_8191_0_2_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_8128_8191_3_5_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_8128_8191_6_8_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_8128_8191_9_11_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_832_895_0_2_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_832_895_3_5_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_832_895_6_8_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_832_895_9_11_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_896_959_0_2_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_896_959_3_5_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_896_959_6_8_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_896_959_9_11_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_960_1023_0_2_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_960_1023_3_5_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_960_1023_6_8_DOD_UNCONNECTED;
  wire NLW_texture_data_reg_960_1023_9_11_DOD_UNCONNECTED;

  LUT6 #(
    .INIT(64'hF7FFC4CCC4CCC4CC)) 
    aw_en_i_1
       (.I0(axi_lite_awvalid),
        .I1(aw_en_reg_n_0),
        .I2(axi_awready_reg_0),
        .I3(axi_lite_wvalid),
        .I4(axi_lite_bready),
        .I5(axi_lite_bvalid),
        .O(aw_en_i_1_n_0));
  FDSE aw_en_reg
       (.C(axi_lite_aclk),
        .CE(1'b1),
        .D(aw_en_i_1_n_0),
        .Q(aw_en_reg_n_0),
        .S(axi_awready_i_1_n_0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \axi_araddr[2]_i_1 
       (.I0(axi_lite_araddr[0]),
        .I1(axi_lite_arvalid),
        .I2(axi_arready_reg_0),
        .I3(axi_araddr[2]),
        .O(\axi_araddr[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \axi_araddr[3]_i_1 
       (.I0(axi_lite_araddr[1]),
        .I1(axi_lite_arvalid),
        .I2(axi_arready_reg_0),
        .I3(axi_araddr[3]),
        .O(\axi_araddr[3]_i_1_n_0 ));
  FDRE \axi_araddr_reg[2] 
       (.C(axi_lite_aclk),
        .CE(1'b1),
        .D(\axi_araddr[2]_i_1_n_0 ),
        .Q(axi_araddr[2]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_araddr_reg[3] 
       (.C(axi_lite_aclk),
        .CE(1'b1),
        .D(\axi_araddr[3]_i_1_n_0 ),
        .Q(axi_araddr[3]),
        .R(axi_awready_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT2 #(
    .INIT(4'h2)) 
    axi_arready_i_1
       (.I0(axi_lite_arvalid),
        .I1(axi_arready_reg_0),
        .O(axi_arready0));
  FDRE axi_arready_reg
       (.C(axi_lite_aclk),
        .CE(1'b1),
        .D(axi_arready0),
        .Q(axi_arready_reg_0),
        .R(axi_awready_i_1_n_0));
  LUT6 #(
    .INIT(64'hFBFFFFFF08000000)) 
    \axi_awaddr[2]_i_1 
       (.I0(axi_lite_awaddr[0]),
        .I1(axi_lite_wvalid),
        .I2(axi_awready_reg_0),
        .I3(aw_en_reg_n_0),
        .I4(axi_lite_awvalid),
        .I5(p_0_in[0]),
        .O(\axi_awaddr[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFBFFFFFF08000000)) 
    \axi_awaddr[3]_i_1 
       (.I0(axi_lite_awaddr[1]),
        .I1(axi_lite_wvalid),
        .I2(axi_awready_reg_0),
        .I3(aw_en_reg_n_0),
        .I4(axi_lite_awvalid),
        .I5(p_0_in[1]),
        .O(\axi_awaddr[3]_i_1_n_0 ));
  FDRE \axi_awaddr_reg[2] 
       (.C(axi_lite_aclk),
        .CE(1'b1),
        .D(\axi_awaddr[2]_i_1_n_0 ),
        .Q(p_0_in[0]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_awaddr_reg[3] 
       (.C(axi_lite_aclk),
        .CE(1'b1),
        .D(\axi_awaddr[3]_i_1_n_0 ),
        .Q(p_0_in[1]),
        .R(axi_awready_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    axi_awready_i_1
       (.I0(axi_lite_aresetn),
        .O(axi_awready_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    axi_awready_i_2
       (.I0(axi_lite_wvalid),
        .I1(axi_awready_reg_0),
        .I2(aw_en_reg_n_0),
        .I3(axi_lite_awvalid),
        .O(axi_awready0));
  FDRE axi_awready_reg
       (.C(axi_lite_aclk),
        .CE(1'b1),
        .D(axi_awready0),
        .Q(axi_awready_reg_0),
        .R(axi_awready_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000FFFF80008000)) 
    axi_bvalid_i_1
       (.I0(axi_lite_awvalid),
        .I1(axi_lite_wvalid),
        .I2(axi_awready_reg_0),
        .I3(axi_wready_reg_0),
        .I4(axi_lite_bready),
        .I5(axi_lite_bvalid),
        .O(axi_bvalid_i_1_n_0));
  FDRE axi_bvalid_reg
       (.C(axi_lite_aclk),
        .CE(1'b1),
        .D(axi_bvalid_i_1_n_0),
        .Q(axi_lite_bvalid),
        .R(axi_awready_i_1_n_0));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[0]_i_1 
       (.I0(slv_reg1[0]),
        .I1(\slv_reg0_reg_n_0_[0] ),
        .I2(slv_reg3[0]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(\slv_reg2_reg_n_0_[0] ),
        .O(reg_data_out[0]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[10]_i_1 
       (.I0(slv_reg1[10]),
        .I1(\slv_reg0_reg_n_0_[10] ),
        .I2(slv_reg3[10]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(\slv_reg2_reg_n_0_[10] ),
        .O(reg_data_out[10]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[11]_i_1 
       (.I0(slv_reg1[11]),
        .I1(\slv_reg0_reg_n_0_[11] ),
        .I2(slv_reg3[11]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(\slv_reg2_reg_n_0_[11] ),
        .O(reg_data_out[11]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[12]_i_1 
       (.I0(slv_reg1[12]),
        .I1(\slv_reg0_reg_n_0_[12] ),
        .I2(slv_reg3[12]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(\slv_reg2_reg_n_0_[12] ),
        .O(reg_data_out[12]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[13]_i_1 
       (.I0(slv_reg1[13]),
        .I1(\slv_reg0_reg_n_0_[13] ),
        .I2(slv_reg3[13]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(\slv_reg2_reg_n_0_[13] ),
        .O(reg_data_out[13]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[14]_i_1 
       (.I0(slv_reg1[14]),
        .I1(\slv_reg0_reg_n_0_[14] ),
        .I2(slv_reg3[14]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(\slv_reg2_reg_n_0_[14] ),
        .O(reg_data_out[14]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[15]_i_1 
       (.I0(slv_reg1[15]),
        .I1(\slv_reg0_reg_n_0_[15] ),
        .I2(slv_reg3[15]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(\slv_reg2_reg_n_0_[15] ),
        .O(reg_data_out[15]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[16]_i_1 
       (.I0(slv_reg1[16]),
        .I1(\slv_reg0_reg_n_0_[16] ),
        .I2(slv_reg3[16]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(\slv_reg2_reg_n_0_[16] ),
        .O(reg_data_out[16]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[17]_i_1 
       (.I0(slv_reg1[17]),
        .I1(\slv_reg0_reg_n_0_[17] ),
        .I2(slv_reg3[17]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(\slv_reg2_reg_n_0_[17] ),
        .O(reg_data_out[17]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[18]_i_1 
       (.I0(slv_reg1[18]),
        .I1(\slv_reg0_reg_n_0_[18] ),
        .I2(slv_reg3[18]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(\slv_reg2_reg_n_0_[18] ),
        .O(reg_data_out[18]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[19]_i_1 
       (.I0(slv_reg1[19]),
        .I1(\slv_reg0_reg_n_0_[19] ),
        .I2(slv_reg3[19]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(\slv_reg2_reg_n_0_[19] ),
        .O(reg_data_out[19]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[1]_i_1 
       (.I0(slv_reg1[1]),
        .I1(\slv_reg0_reg_n_0_[1] ),
        .I2(slv_reg3[1]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(\slv_reg2_reg_n_0_[1] ),
        .O(reg_data_out[1]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[20]_i_1 
       (.I0(slv_reg1[20]),
        .I1(\slv_reg0_reg_n_0_[20] ),
        .I2(slv_reg3[20]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(\slv_reg2_reg_n_0_[20] ),
        .O(reg_data_out[20]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[21]_i_1 
       (.I0(slv_reg1[21]),
        .I1(\slv_reg0_reg_n_0_[21] ),
        .I2(slv_reg3[21]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(\slv_reg2_reg_n_0_[21] ),
        .O(reg_data_out[21]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[22]_i_1 
       (.I0(slv_reg1[22]),
        .I1(\slv_reg0_reg_n_0_[22] ),
        .I2(slv_reg3[22]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(\slv_reg2_reg_n_0_[22] ),
        .O(reg_data_out[22]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[23]_i_1 
       (.I0(slv_reg1[23]),
        .I1(\slv_reg0_reg_n_0_[23] ),
        .I2(slv_reg3[23]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(\slv_reg2_reg_n_0_[23] ),
        .O(reg_data_out[23]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[24]_i_1 
       (.I0(slv_reg1[24]),
        .I1(\slv_reg0_reg_n_0_[24] ),
        .I2(slv_reg3[24]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(\slv_reg2_reg_n_0_[24] ),
        .O(reg_data_out[24]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[25]_i_1 
       (.I0(slv_reg1[25]),
        .I1(\slv_reg0_reg_n_0_[25] ),
        .I2(slv_reg3[25]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(\slv_reg2_reg_n_0_[25] ),
        .O(reg_data_out[25]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[26]_i_1 
       (.I0(slv_reg1[26]),
        .I1(\slv_reg0_reg_n_0_[26] ),
        .I2(slv_reg3[26]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(\slv_reg2_reg_n_0_[26] ),
        .O(reg_data_out[26]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[27]_i_1 
       (.I0(slv_reg1[27]),
        .I1(\slv_reg0_reg_n_0_[27] ),
        .I2(slv_reg3[27]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(\slv_reg2_reg_n_0_[27] ),
        .O(reg_data_out[27]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[28]_i_1 
       (.I0(slv_reg1[28]),
        .I1(\slv_reg0_reg_n_0_[28] ),
        .I2(slv_reg3[28]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(\slv_reg2_reg_n_0_[28] ),
        .O(reg_data_out[28]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[29]_i_1 
       (.I0(slv_reg1[29]),
        .I1(\slv_reg0_reg_n_0_[29] ),
        .I2(slv_reg3[29]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(\slv_reg2_reg_n_0_[29] ),
        .O(reg_data_out[29]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[2]_i_1 
       (.I0(slv_reg1[2]),
        .I1(\slv_reg0_reg_n_0_[2] ),
        .I2(slv_reg3[2]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(\slv_reg2_reg_n_0_[2] ),
        .O(reg_data_out[2]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[30]_i_1 
       (.I0(slv_reg1[30]),
        .I1(\slv_reg0_reg_n_0_[30] ),
        .I2(slv_reg3[30]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(\slv_reg2_reg_n_0_[30] ),
        .O(reg_data_out[30]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[31]_i_1 
       (.I0(slv_reg1[31]),
        .I1(\slv_reg0_reg_n_0_[31] ),
        .I2(slv_reg3[31]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(\slv_reg2_reg_n_0_[31] ),
        .O(reg_data_out[31]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[3]_i_1 
       (.I0(slv_reg1[3]),
        .I1(\slv_reg0_reg_n_0_[3] ),
        .I2(slv_reg3[3]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(\slv_reg2_reg_n_0_[3] ),
        .O(reg_data_out[3]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[4]_i_1 
       (.I0(slv_reg1[4]),
        .I1(\slv_reg0_reg_n_0_[4] ),
        .I2(slv_reg3[4]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(\slv_reg2_reg_n_0_[4] ),
        .O(reg_data_out[4]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[5]_i_1 
       (.I0(slv_reg1[5]),
        .I1(\slv_reg0_reg_n_0_[5] ),
        .I2(slv_reg3[5]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(\slv_reg2_reg_n_0_[5] ),
        .O(reg_data_out[5]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[6]_i_1 
       (.I0(slv_reg1[6]),
        .I1(\slv_reg0_reg_n_0_[6] ),
        .I2(slv_reg3[6]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(\slv_reg2_reg_n_0_[6] ),
        .O(reg_data_out[6]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[7]_i_1 
       (.I0(slv_reg1[7]),
        .I1(\slv_reg0_reg_n_0_[7] ),
        .I2(slv_reg3[7]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(\slv_reg2_reg_n_0_[7] ),
        .O(reg_data_out[7]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[8]_i_1 
       (.I0(slv_reg1[8]),
        .I1(\slv_reg0_reg_n_0_[8] ),
        .I2(slv_reg3[8]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(\slv_reg2_reg_n_0_[8] ),
        .O(reg_data_out[8]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[9]_i_1 
       (.I0(slv_reg1[9]),
        .I1(\slv_reg0_reg_n_0_[9] ),
        .I2(slv_reg3[9]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(\slv_reg2_reg_n_0_[9] ),
        .O(reg_data_out[9]));
  FDRE \axi_rdata_reg[0] 
       (.C(axi_lite_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[0]),
        .Q(axi_lite_rdata[0]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[10] 
       (.C(axi_lite_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[10]),
        .Q(axi_lite_rdata[10]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[11] 
       (.C(axi_lite_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[11]),
        .Q(axi_lite_rdata[11]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[12] 
       (.C(axi_lite_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[12]),
        .Q(axi_lite_rdata[12]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[13] 
       (.C(axi_lite_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[13]),
        .Q(axi_lite_rdata[13]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[14] 
       (.C(axi_lite_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[14]),
        .Q(axi_lite_rdata[14]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[15] 
       (.C(axi_lite_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[15]),
        .Q(axi_lite_rdata[15]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[16] 
       (.C(axi_lite_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[16]),
        .Q(axi_lite_rdata[16]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[17] 
       (.C(axi_lite_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[17]),
        .Q(axi_lite_rdata[17]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[18] 
       (.C(axi_lite_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[18]),
        .Q(axi_lite_rdata[18]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[19] 
       (.C(axi_lite_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[19]),
        .Q(axi_lite_rdata[19]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[1] 
       (.C(axi_lite_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[1]),
        .Q(axi_lite_rdata[1]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[20] 
       (.C(axi_lite_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[20]),
        .Q(axi_lite_rdata[20]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[21] 
       (.C(axi_lite_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[21]),
        .Q(axi_lite_rdata[21]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[22] 
       (.C(axi_lite_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[22]),
        .Q(axi_lite_rdata[22]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[23] 
       (.C(axi_lite_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[23]),
        .Q(axi_lite_rdata[23]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[24] 
       (.C(axi_lite_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[24]),
        .Q(axi_lite_rdata[24]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[25] 
       (.C(axi_lite_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[25]),
        .Q(axi_lite_rdata[25]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[26] 
       (.C(axi_lite_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[26]),
        .Q(axi_lite_rdata[26]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[27] 
       (.C(axi_lite_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[27]),
        .Q(axi_lite_rdata[27]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[28] 
       (.C(axi_lite_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[28]),
        .Q(axi_lite_rdata[28]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[29] 
       (.C(axi_lite_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[29]),
        .Q(axi_lite_rdata[29]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[2] 
       (.C(axi_lite_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[2]),
        .Q(axi_lite_rdata[2]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[30] 
       (.C(axi_lite_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[30]),
        .Q(axi_lite_rdata[30]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[31] 
       (.C(axi_lite_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[31]),
        .Q(axi_lite_rdata[31]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[3] 
       (.C(axi_lite_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[3]),
        .Q(axi_lite_rdata[3]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[4] 
       (.C(axi_lite_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[4]),
        .Q(axi_lite_rdata[4]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[5] 
       (.C(axi_lite_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[5]),
        .Q(axi_lite_rdata[5]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[6] 
       (.C(axi_lite_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[6]),
        .Q(axi_lite_rdata[6]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[7] 
       (.C(axi_lite_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[7]),
        .Q(axi_lite_rdata[7]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[8] 
       (.C(axi_lite_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[8]),
        .Q(axi_lite_rdata[8]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[9] 
       (.C(axi_lite_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[9]),
        .Q(axi_lite_rdata[9]),
        .R(axi_awready_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'h08F8)) 
    axi_rvalid_i_1
       (.I0(axi_arready_reg_0),
        .I1(axi_lite_arvalid),
        .I2(axi_lite_rvalid),
        .I3(axi_lite_rready),
        .O(axi_rvalid_i_1_n_0));
  FDRE axi_rvalid_reg
       (.C(axi_lite_aclk),
        .CE(1'b1),
        .D(axi_rvalid_i_1_n_0),
        .Q(axi_lite_rvalid),
        .R(axi_awready_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    axi_wready_i_1
       (.I0(axi_lite_awvalid),
        .I1(axi_lite_wvalid),
        .I2(axi_wready_reg_0),
        .I3(aw_en_reg_n_0),
        .O(axi_wready0));
  FDRE axi_wready_reg
       (.C(axi_lite_aclk),
        .CE(1'b1),
        .D(axi_wready0),
        .Q(axi_wready_reg_0),
        .R(axi_awready_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "12288" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/block_data" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    block_data_reg_0_63_0_2
       (.ADDRA({ADDRA[5:1],ADDRB[0]}),
        .ADDRB({ADDRA[5:1],ADDRB[0]}),
        .ADDRC({ADDRA[5:1],ADDRB[0]}),
        .ADDRD({\slv_reg2_reg_n_0_[5] ,\slv_reg2_reg_n_0_[4] ,\slv_reg2_reg_n_0_[3] ,\slv_reg2_reg_n_0_[2] ,\slv_reg2_reg_n_0_[1] ,\slv_reg2_reg_n_0_[0] }),
        .DIA(slv_reg3[0]),
        .DIB(slv_reg3[1]),
        .DIC(slv_reg3[2]),
        .DID(1'b0),
        .DOA(block_data_reg_0_63_0_2_n_0),
        .DOB(block_data_reg_0_63_0_2_n_1),
        .DOC(block_data_reg_0_63_0_2_n_2),
        .DOD(NLW_block_data_reg_0_63_0_2_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(block_data_reg_0_63_0_2_i_1_n_0));
  LUT4 #(
    .INIT(16'h0001)) 
    block_data_reg_0_63_0_2_i_1
       (.I0(\slv_reg2_reg_n_0_[8] ),
        .I1(\slv_reg2_reg_n_0_[9] ),
        .I2(\slv_reg2_reg_n_0_[6] ),
        .I3(\slv_reg2_reg_n_0_[7] ),
        .O(block_data_reg_0_63_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "12288" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/block_data" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M #(
    .INIT_A(64'hAAAAAAAAAAAAAAAA),
    .INIT_B(64'hCCCCCCCCCCCCCCCC),
    .INIT_C(64'hF0F0F0F0F0F0F0F0),
    .INIT_D(64'h0000000000000000)) 
    block_data_reg_0_63_12_14
       (.ADDRA({ADDRB[1],ADDRA[4:0]}),
        .ADDRB({ADDRB[1],ADDRA[4:0]}),
        .ADDRC({ADDRB[1],ADDRA[4:0]}),
        .ADDRD({\slv_reg2_reg_n_0_[5] ,\slv_reg2_reg_n_0_[4] ,\slv_reg2_reg_n_0_[3] ,\slv_reg2_reg_n_0_[2] ,\slv_reg2_reg_n_0_[1] ,\slv_reg2_reg_n_0_[0] }),
        .DIA(slv_reg3[12]),
        .DIB(slv_reg3[13]),
        .DIC(slv_reg3[14]),
        .DID(1'b0),
        .DOA(vga_clk_0),
        .DOB(vga_clk_1),
        .DOC(block_data_reg_0_63_12_14_n_2),
        .DOD(NLW_block_data_reg_0_63_12_14_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(block_data_reg_0_63_0_2_i_1_n_0));
  (* RTL_RAM_BITS = "12288" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/block_data" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D #(
    .INIT(64'hFF00FF00FF00FF00)) 
    block_data_reg_0_63_15_15
       (.A0(\slv_reg2_reg_n_0_[0] ),
        .A1(\slv_reg2_reg_n_0_[1] ),
        .A2(\slv_reg2_reg_n_0_[2] ),
        .A3(\slv_reg2_reg_n_0_[3] ),
        .A4(\slv_reg2_reg_n_0_[4] ),
        .A5(\slv_reg2_reg_n_0_[5] ),
        .D(slv_reg3[15]),
        .DPO(block_data_reg_0_63_15_15_n_0),
        .DPRA0(ADDRB[0]),
        .DPRA1(ADDRA[1]),
        .DPRA2(ADDRA[2]),
        .DPRA3(ADDRA[3]),
        .DPRA4(ADDRA[4]),
        .DPRA5(ADDRB[1]),
        .SPO(NLW_block_data_reg_0_63_15_15_SPO_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(block_data_reg_0_63_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "12288" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/block_data" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    block_data_reg_0_63_3_5
       (.ADDRA(ADDRA),
        .ADDRB(ADDRA),
        .ADDRC(ADDRA),
        .ADDRD({\slv_reg2_reg_n_0_[5] ,\slv_reg2_reg_n_0_[4] ,\slv_reg2_reg_n_0_[3] ,\slv_reg2_reg_n_0_[2] ,\slv_reg2_reg_n_0_[1] ,\slv_reg2_reg_n_0_[0] }),
        .DIA(slv_reg3[3]),
        .DIB(slv_reg3[4]),
        .DIC(slv_reg3[5]),
        .DID(1'b0),
        .DOA(block_data_reg_0_63_3_5_n_0),
        .DOB(block_data_reg_0_63_3_5_n_1),
        .DOC(block_data_reg_0_63_3_5_n_2),
        .DOD(NLW_block_data_reg_0_63_3_5_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(block_data_reg_0_63_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "12288" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/block_data" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'hAAAAAAAAAAAAAAAA),
    .INIT_D(64'h0000000000000000)) 
    block_data_reg_0_63_6_8
       (.ADDRA({ADDRB[1],ADDRA[4:1],ADDRB[0]}),
        .ADDRB({ADDRB[1],ADDRA[4:1],ADDRB[0]}),
        .ADDRC({ADDRB[1],ADDRA[4:1],out[5]}),
        .ADDRD({\slv_reg2_reg_n_0_[5] ,\slv_reg2_reg_n_0_[4] ,\slv_reg2_reg_n_0_[3] ,\slv_reg2_reg_n_0_[2] ,\slv_reg2_reg_n_0_[1] ,\slv_reg2_reg_n_0_[0] }),
        .DIA(slv_reg3[6]),
        .DIB(slv_reg3[7]),
        .DIC(slv_reg3[8]),
        .DID(1'b0),
        .DOA(block_data_reg_0_63_6_8_n_0),
        .DOB(block_data_reg_0_63_6_8_n_1),
        .DOC(block_data_reg_0_63_6_8_n_2),
        .DOD(NLW_block_data_reg_0_63_6_8_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(block_data_reg_0_63_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "12288" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/block_data" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'hCCCCCCCCCCCCCCCC),
    .INIT_B(64'hF0F0F0F0F0F0F0F0),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    block_data_reg_0_63_9_11
       (.ADDRA({ADDRB[1],ADDRA[4:1],ADDRB[0]}),
        .ADDRB({ADDRB[1],ADDRA[4:1],ADDRB[0]}),
        .ADDRC({ADDRB[1],ADDRA[4:1],ADDRB[0]}),
        .ADDRD({\slv_reg2_reg_n_0_[5] ,\slv_reg2_reg_n_0_[4] ,\slv_reg2_reg_n_0_[3] ,\slv_reg2_reg_n_0_[2] ,\slv_reg2_reg_n_0_[1] ,\slv_reg2_reg_n_0_[0] }),
        .DIA(slv_reg3[9]),
        .DIB(slv_reg3[10]),
        .DIC(slv_reg3[11]),
        .DID(1'b0),
        .DOA(block_data_reg_0_63_9_11_n_0),
        .DOB(block_data_reg_0_63_9_11_n_1),
        .DOC(block_data_reg_0_63_9_11_n_2),
        .DOD(NLW_block_data_reg_0_63_9_11_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(block_data_reg_0_63_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "12288" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/block_data" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    block_data_reg_128_191_0_2
       (.ADDRA({ADDRA[5:1],ADDRB[0]}),
        .ADDRB({ADDRA[5:1],ADDRB[0]}),
        .ADDRC({ADDRA[5:1],ADDRB[0]}),
        .ADDRD({\slv_reg2_reg_n_0_[5] ,\slv_reg2_reg_n_0_[4] ,\slv_reg2_reg_n_0_[3] ,\slv_reg2_reg_n_0_[2] ,\slv_reg2_reg_n_0_[1] ,\slv_reg2_reg_n_0_[0] }),
        .DIA(slv_reg3[0]),
        .DIB(slv_reg3[1]),
        .DIC(slv_reg3[2]),
        .DID(1'b0),
        .DOA(block_data_reg_128_191_0_2_n_0),
        .DOB(block_data_reg_128_191_0_2_n_1),
        .DOC(block_data_reg_128_191_0_2_n_2),
        .DOD(NLW_block_data_reg_128_191_0_2_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(block_data_reg_128_191_0_2_i_1_n_0));
  LUT4 #(
    .INIT(16'h0002)) 
    block_data_reg_128_191_0_2_i_1
       (.I0(\slv_reg2_reg_n_0_[7] ),
        .I1(\slv_reg2_reg_n_0_[9] ),
        .I2(\slv_reg2_reg_n_0_[6] ),
        .I3(\slv_reg2_reg_n_0_[8] ),
        .O(block_data_reg_128_191_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "12288" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/block_data" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M #(
    .INIT_A(64'hAAAAAAAAAAAAAAAA),
    .INIT_B(64'hCCCCCCCCCCCCCCCC),
    .INIT_C(64'hF0F0F0F0F0F0F0F0),
    .INIT_D(64'h0000000000000000)) 
    block_data_reg_128_191_12_14
       (.ADDRA({ADDRB[1],ADDRA[4:0]}),
        .ADDRB({ADDRB[1],ADDRA[4:0]}),
        .ADDRC({ADDRB[1],ADDRA[4:0]}),
        .ADDRD({\slv_reg2_reg_n_0_[5] ,\slv_reg2_reg_n_0_[4] ,\slv_reg2_reg_n_0_[3] ,\slv_reg2_reg_n_0_[2] ,\slv_reg2_reg_n_0_[1] ,\slv_reg2_reg_n_0_[0] }),
        .DIA(slv_reg3[12]),
        .DIB(slv_reg3[13]),
        .DIC(slv_reg3[14]),
        .DID(1'b0),
        .DOA(vga_clk_4),
        .DOB(vga_clk_5),
        .DOC(block_data_reg_128_191_12_14_n_2),
        .DOD(NLW_block_data_reg_128_191_12_14_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(block_data_reg_128_191_0_2_i_1_n_0));
  (* RTL_RAM_BITS = "12288" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/block_data" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D #(
    .INIT(64'hFF00FF00FF00FF00)) 
    block_data_reg_128_191_15_15
       (.A0(\slv_reg2_reg_n_0_[0] ),
        .A1(\slv_reg2_reg_n_0_[1] ),
        .A2(\slv_reg2_reg_n_0_[2] ),
        .A3(\slv_reg2_reg_n_0_[3] ),
        .A4(\slv_reg2_reg_n_0_[4] ),
        .A5(\slv_reg2_reg_n_0_[5] ),
        .D(slv_reg3[15]),
        .DPO(block_data_reg_128_191_15_15_n_0),
        .DPRA0(ADDRB[0]),
        .DPRA1(ADDRA[1]),
        .DPRA2(ADDRA[2]),
        .DPRA3(ADDRA[3]),
        .DPRA4(ADDRA[4]),
        .DPRA5(ADDRB[1]),
        .SPO(NLW_block_data_reg_128_191_15_15_SPO_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(block_data_reg_128_191_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "12288" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/block_data" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    block_data_reg_128_191_3_5
       (.ADDRA(ADDRA),
        .ADDRB(ADDRA),
        .ADDRC(ADDRA),
        .ADDRD({\slv_reg2_reg_n_0_[5] ,\slv_reg2_reg_n_0_[4] ,\slv_reg2_reg_n_0_[3] ,\slv_reg2_reg_n_0_[2] ,\slv_reg2_reg_n_0_[1] ,\slv_reg2_reg_n_0_[0] }),
        .DIA(slv_reg3[3]),
        .DIB(slv_reg3[4]),
        .DIC(slv_reg3[5]),
        .DID(1'b0),
        .DOA(block_data_reg_128_191_3_5_n_0),
        .DOB(block_data_reg_128_191_3_5_n_1),
        .DOC(block_data_reg_128_191_3_5_n_2),
        .DOD(NLW_block_data_reg_128_191_3_5_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(block_data_reg_128_191_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "12288" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/block_data" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'hAAAAAAAAAAAAAAAA),
    .INIT_D(64'h0000000000000000)) 
    block_data_reg_128_191_6_8
       (.ADDRA({ADDRB[1],ADDRA[4:1],ADDRB[0]}),
        .ADDRB({ADDRB[1],ADDRA[4:1],ADDRB[0]}),
        .ADDRC({ADDRB[1],ADDRA[4:1],ADDRB[0]}),
        .ADDRD({\slv_reg2_reg_n_0_[5] ,\slv_reg2_reg_n_0_[4] ,\slv_reg2_reg_n_0_[3] ,\slv_reg2_reg_n_0_[2] ,\slv_reg2_reg_n_0_[1] ,\slv_reg2_reg_n_0_[0] }),
        .DIA(slv_reg3[6]),
        .DIB(slv_reg3[7]),
        .DIC(slv_reg3[8]),
        .DID(1'b0),
        .DOA(block_data_reg_128_191_6_8_n_0),
        .DOB(block_data_reg_128_191_6_8_n_1),
        .DOC(block_data_reg_128_191_6_8_n_2),
        .DOD(NLW_block_data_reg_128_191_6_8_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(block_data_reg_128_191_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "12288" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/block_data" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'hCCCCCCCCCCCCCCCC),
    .INIT_B(64'hF0F0F0F0F0F0F0F0),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    block_data_reg_128_191_9_11
       (.ADDRA({ADDRB[1],ADDRA[4:1],ADDRB[0]}),
        .ADDRB({ADDRB[1],ADDRA[4:1],ADDRB[0]}),
        .ADDRC({ADDRB[1],ADDRA[4:1],ADDRB[0]}),
        .ADDRD({\slv_reg2_reg_n_0_[5] ,\slv_reg2_reg_n_0_[4] ,\slv_reg2_reg_n_0_[3] ,\slv_reg2_reg_n_0_[2] ,\slv_reg2_reg_n_0_[1] ,\slv_reg2_reg_n_0_[0] }),
        .DIA(slv_reg3[9]),
        .DIB(slv_reg3[10]),
        .DIC(slv_reg3[11]),
        .DID(1'b0),
        .DOA(block_data_reg_128_191_9_11_n_0),
        .DOB(block_data_reg_128_191_9_11_n_1),
        .DOC(block_data_reg_128_191_9_11_n_2),
        .DOD(NLW_block_data_reg_128_191_9_11_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(block_data_reg_128_191_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "12288" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/block_data" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    block_data_reg_192_255_0_2
       (.ADDRA({ADDRA[5:1],ADDRB[0]}),
        .ADDRB({ADDRA[5:1],ADDRB[0]}),
        .ADDRC({ADDRA[5:1],ADDRB[0]}),
        .ADDRD({\slv_reg2_reg_n_0_[5] ,\slv_reg2_reg_n_0_[4] ,\slv_reg2_reg_n_0_[3] ,\slv_reg2_reg_n_0_[2] ,\slv_reg2_reg_n_0_[1] ,\slv_reg2_reg_n_0_[0] }),
        .DIA(slv_reg3[0]),
        .DIB(slv_reg3[1]),
        .DIC(slv_reg3[2]),
        .DID(1'b0),
        .DOA(block_data_reg_192_255_0_2_n_0),
        .DOB(block_data_reg_192_255_0_2_n_1),
        .DOC(block_data_reg_192_255_0_2_n_2),
        .DOD(NLW_block_data_reg_192_255_0_2_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(block_data_reg_192_255_0_2_i_1_n_0));
  LUT4 #(
    .INIT(16'h1000)) 
    block_data_reg_192_255_0_2_i_1
       (.I0(\slv_reg2_reg_n_0_[8] ),
        .I1(\slv_reg2_reg_n_0_[9] ),
        .I2(\slv_reg2_reg_n_0_[6] ),
        .I3(\slv_reg2_reg_n_0_[7] ),
        .O(block_data_reg_192_255_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "12288" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/block_data" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M #(
    .INIT_A(64'hAAAAAAAAAAAAAAAA),
    .INIT_B(64'hCCCCCCCCCCCCCCCC),
    .INIT_C(64'hF0F0F0F0F0F0F0F0),
    .INIT_D(64'h0000000000000000)) 
    block_data_reg_192_255_12_14
       (.ADDRA({ADDRB[1],ADDRA[4:0]}),
        .ADDRB({ADDRB[1],ADDRA[4:0]}),
        .ADDRC({ADDRB[1],ADDRA[4:0]}),
        .ADDRD({\slv_reg2_reg_n_0_[5] ,\slv_reg2_reg_n_0_[4] ,\slv_reg2_reg_n_0_[3] ,\slv_reg2_reg_n_0_[2] ,\slv_reg2_reg_n_0_[1] ,\slv_reg2_reg_n_0_[0] }),
        .DIA(slv_reg3[12]),
        .DIB(slv_reg3[13]),
        .DIC(slv_reg3[14]),
        .DID(1'b0),
        .DOA(vga_clk_6),
        .DOB(vga_clk_7),
        .DOC(block_data_reg_192_255_12_14_n_2),
        .DOD(NLW_block_data_reg_192_255_12_14_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(block_data_reg_192_255_0_2_i_1_n_0));
  (* RTL_RAM_BITS = "12288" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/block_data" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D #(
    .INIT(64'hFF00FF00FF00FF00)) 
    block_data_reg_192_255_15_15
       (.A0(\slv_reg2_reg_n_0_[0] ),
        .A1(\slv_reg2_reg_n_0_[1] ),
        .A2(\slv_reg2_reg_n_0_[2] ),
        .A3(\slv_reg2_reg_n_0_[3] ),
        .A4(\slv_reg2_reg_n_0_[4] ),
        .A5(\slv_reg2_reg_n_0_[5] ),
        .D(slv_reg3[15]),
        .DPO(block_data_reg_192_255_15_15_n_0),
        .DPRA0(ADDRB[0]),
        .DPRA1(ADDRA[1]),
        .DPRA2(ADDRA[2]),
        .DPRA3(ADDRA[3]),
        .DPRA4(ADDRA[4]),
        .DPRA5(ADDRB[1]),
        .SPO(NLW_block_data_reg_192_255_15_15_SPO_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(block_data_reg_192_255_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "12288" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/block_data" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    block_data_reg_192_255_3_5
       (.ADDRA(ADDRA),
        .ADDRB(ADDRA),
        .ADDRC(ADDRA),
        .ADDRD({\slv_reg2_reg_n_0_[5] ,\slv_reg2_reg_n_0_[4] ,\slv_reg2_reg_n_0_[3] ,\slv_reg2_reg_n_0_[2] ,\slv_reg2_reg_n_0_[1] ,\slv_reg2_reg_n_0_[0] }),
        .DIA(slv_reg3[3]),
        .DIB(slv_reg3[4]),
        .DIC(slv_reg3[5]),
        .DID(1'b0),
        .DOA(block_data_reg_192_255_3_5_n_0),
        .DOB(block_data_reg_192_255_3_5_n_1),
        .DOC(block_data_reg_192_255_3_5_n_2),
        .DOD(NLW_block_data_reg_192_255_3_5_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(block_data_reg_192_255_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "12288" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/block_data" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'hAAAAAAAAAAAAAAAA),
    .INIT_D(64'h0000000000000000)) 
    block_data_reg_192_255_6_8
       (.ADDRA({ADDRB[1],ADDRA[4:1],ADDRB[0]}),
        .ADDRB({ADDRB[1],ADDRA[4:1],ADDRB[0]}),
        .ADDRC({ADDRB[1],ADDRA[4:1],ADDRB[0]}),
        .ADDRD({\slv_reg2_reg_n_0_[5] ,\slv_reg2_reg_n_0_[4] ,\slv_reg2_reg_n_0_[3] ,\slv_reg2_reg_n_0_[2] ,\slv_reg2_reg_n_0_[1] ,\slv_reg2_reg_n_0_[0] }),
        .DIA(slv_reg3[6]),
        .DIB(slv_reg3[7]),
        .DIC(slv_reg3[8]),
        .DID(1'b0),
        .DOA(block_data_reg_192_255_6_8_n_0),
        .DOB(block_data_reg_192_255_6_8_n_1),
        .DOC(block_data_reg_192_255_6_8_n_2),
        .DOD(NLW_block_data_reg_192_255_6_8_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(block_data_reg_192_255_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "12288" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/block_data" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'hCCCCCCCCCCCCCCCC),
    .INIT_B(64'hF0F0F0F0F0F0F0F0),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    block_data_reg_192_255_9_11
       (.ADDRA({ADDRB[1],ADDRA[4:1],ADDRB[0]}),
        .ADDRB({ADDRB[1],ADDRA[4:1],ADDRB[0]}),
        .ADDRC({ADDRB[1],ADDRA[4:1],ADDRB[0]}),
        .ADDRD({\slv_reg2_reg_n_0_[5] ,\slv_reg2_reg_n_0_[4] ,\slv_reg2_reg_n_0_[3] ,\slv_reg2_reg_n_0_[2] ,\slv_reg2_reg_n_0_[1] ,\slv_reg2_reg_n_0_[0] }),
        .DIA(slv_reg3[9]),
        .DIB(slv_reg3[10]),
        .DIC(slv_reg3[11]),
        .DID(1'b0),
        .DOA(block_data_reg_192_255_9_11_n_0),
        .DOB(block_data_reg_192_255_9_11_n_1),
        .DOC(block_data_reg_192_255_9_11_n_2),
        .DOD(NLW_block_data_reg_192_255_9_11_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(block_data_reg_192_255_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "12288" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/block_data" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    block_data_reg_256_319_0_2
       (.ADDRA(ADDRA),
        .ADDRB({ADDRA[5:1],ADDRB[0]}),
        .ADDRC({ADDRA[5:1],ADDRB[0]}),
        .ADDRD({\slv_reg2_reg_n_0_[5] ,\slv_reg2_reg_n_0_[4] ,\slv_reg2_reg_n_0_[3] ,\slv_reg2_reg_n_0_[2] ,\slv_reg2_reg_n_0_[1] ,\slv_reg2_reg_n_0_[0] }),
        .DIA(slv_reg3[0]),
        .DIB(slv_reg3[1]),
        .DIC(slv_reg3[2]),
        .DID(1'b0),
        .DOA(block_data_reg_256_319_0_2_n_0),
        .DOB(block_data_reg_256_319_0_2_n_1),
        .DOC(block_data_reg_256_319_0_2_n_2),
        .DOD(NLW_block_data_reg_256_319_0_2_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(block_data_reg_256_319_0_2_i_1_n_0));
  LUT4 #(
    .INIT(16'h0002)) 
    block_data_reg_256_319_0_2_i_1
       (.I0(\slv_reg2_reg_n_0_[8] ),
        .I1(\slv_reg2_reg_n_0_[9] ),
        .I2(\slv_reg2_reg_n_0_[6] ),
        .I3(\slv_reg2_reg_n_0_[7] ),
        .O(block_data_reg_256_319_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "12288" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/block_data" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M #(
    .INIT_A(64'hAAAAAAAAAAAAAAAA),
    .INIT_B(64'hCCCCCCCCCCCCCCCC),
    .INIT_C(64'hF0F0F0F0F0F0F0F0),
    .INIT_D(64'h0000000000000000)) 
    block_data_reg_256_319_12_14
       (.ADDRA({ADDRB[1],ADDRA[4:0]}),
        .ADDRB({ADDRB[1],ADDRA[4:0]}),
        .ADDRC({ADDRB[1],ADDRA[4:0]}),
        .ADDRD({\slv_reg2_reg_n_0_[5] ,\slv_reg2_reg_n_0_[4] ,\slv_reg2_reg_n_0_[3] ,\slv_reg2_reg_n_0_[2] ,\slv_reg2_reg_n_0_[1] ,\slv_reg2_reg_n_0_[0] }),
        .DIA(slv_reg3[12]),
        .DIB(slv_reg3[13]),
        .DIC(slv_reg3[14]),
        .DID(1'b0),
        .DOA(vga_clk_8),
        .DOB(vga_clk_9),
        .DOC(block_data_reg_256_319_12_14_n_2),
        .DOD(NLW_block_data_reg_256_319_12_14_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(block_data_reg_256_319_0_2_i_1_n_0));
  (* RTL_RAM_BITS = "12288" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/block_data" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D #(
    .INIT(64'hFF00FF00FF00FF00)) 
    block_data_reg_256_319_15_15
       (.A0(\slv_reg2_reg_n_0_[0] ),
        .A1(\slv_reg2_reg_n_0_[1] ),
        .A2(\slv_reg2_reg_n_0_[2] ),
        .A3(\slv_reg2_reg_n_0_[3] ),
        .A4(\slv_reg2_reg_n_0_[4] ),
        .A5(\slv_reg2_reg_n_0_[5] ),
        .D(slv_reg3[15]),
        .DPO(block_data_reg_256_319_15_15_n_0),
        .DPRA0(ADDRB[0]),
        .DPRA1(ADDRA[1]),
        .DPRA2(ADDRA[2]),
        .DPRA3(ADDRA[3]),
        .DPRA4(ADDRA[4]),
        .DPRA5(ADDRB[1]),
        .SPO(NLW_block_data_reg_256_319_15_15_SPO_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(block_data_reg_256_319_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "12288" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/block_data" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    block_data_reg_256_319_3_5
       (.ADDRA(ADDRA),
        .ADDRB(ADDRA),
        .ADDRC(ADDRA),
        .ADDRD({\slv_reg2_reg_n_0_[5] ,\slv_reg2_reg_n_0_[4] ,\slv_reg2_reg_n_0_[3] ,\slv_reg2_reg_n_0_[2] ,\slv_reg2_reg_n_0_[1] ,\slv_reg2_reg_n_0_[0] }),
        .DIA(slv_reg3[3]),
        .DIB(slv_reg3[4]),
        .DIC(slv_reg3[5]),
        .DID(1'b0),
        .DOA(block_data_reg_256_319_3_5_n_0),
        .DOB(block_data_reg_256_319_3_5_n_1),
        .DOC(block_data_reg_256_319_3_5_n_2),
        .DOD(NLW_block_data_reg_256_319_3_5_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(block_data_reg_256_319_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "12288" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/block_data" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'hAAAAAAAAAAAAAAAA),
    .INIT_D(64'h0000000000000000)) 
    block_data_reg_256_319_6_8
       (.ADDRA({ADDRB[1],ADDRA[4:1],ADDRB[0]}),
        .ADDRB({ADDRB[1],ADDRA[4:1],ADDRB[0]}),
        .ADDRC({ADDRB[1],ADDRA[4:1],ADDRB[0]}),
        .ADDRD({\slv_reg2_reg_n_0_[5] ,\slv_reg2_reg_n_0_[4] ,\slv_reg2_reg_n_0_[3] ,\slv_reg2_reg_n_0_[2] ,\slv_reg2_reg_n_0_[1] ,\slv_reg2_reg_n_0_[0] }),
        .DIA(slv_reg3[6]),
        .DIB(slv_reg3[7]),
        .DIC(slv_reg3[8]),
        .DID(1'b0),
        .DOA(block_data_reg_256_319_6_8_n_0),
        .DOB(block_data_reg_256_319_6_8_n_1),
        .DOC(block_data_reg_256_319_6_8_n_2),
        .DOD(NLW_block_data_reg_256_319_6_8_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(block_data_reg_256_319_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "12288" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/block_data" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'hCCCCCCCCCCCCCCCC),
    .INIT_B(64'hF0F0F0F0F0F0F0F0),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    block_data_reg_256_319_9_11
       (.ADDRA({ADDRB[1],ADDRA[4:1],ADDRB[0]}),
        .ADDRB({ADDRB[1],ADDRA[4:1],ADDRB[0]}),
        .ADDRC({ADDRB[1],ADDRA[4:1],ADDRB[0]}),
        .ADDRD({\slv_reg2_reg_n_0_[5] ,\slv_reg2_reg_n_0_[4] ,\slv_reg2_reg_n_0_[3] ,\slv_reg2_reg_n_0_[2] ,\slv_reg2_reg_n_0_[1] ,\slv_reg2_reg_n_0_[0] }),
        .DIA(slv_reg3[9]),
        .DIB(slv_reg3[10]),
        .DIC(slv_reg3[11]),
        .DID(1'b0),
        .DOA(block_data_reg_256_319_9_11_n_0),
        .DOB(block_data_reg_256_319_9_11_n_1),
        .DOC(block_data_reg_256_319_9_11_n_2),
        .DOD(NLW_block_data_reg_256_319_9_11_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(block_data_reg_256_319_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "12288" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/block_data" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    block_data_reg_320_383_0_2
       (.ADDRA(ADDRA),
        .ADDRB(ADDRA),
        .ADDRC(ADDRA),
        .ADDRD({\slv_reg2_reg_n_0_[5] ,\slv_reg2_reg_n_0_[4] ,\slv_reg2_reg_n_0_[3] ,\slv_reg2_reg_n_0_[2] ,\slv_reg2_reg_n_0_[1] ,\slv_reg2_reg_n_0_[0] }),
        .DIA(slv_reg3[0]),
        .DIB(slv_reg3[1]),
        .DIC(slv_reg3[2]),
        .DID(1'b0),
        .DOA(block_data_reg_320_383_0_2_n_0),
        .DOB(block_data_reg_320_383_0_2_n_1),
        .DOC(block_data_reg_320_383_0_2_n_2),
        .DOD(NLW_block_data_reg_320_383_0_2_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(block_data_reg_320_383_0_2_i_1_n_0));
  LUT4 #(
    .INIT(16'h1000)) 
    block_data_reg_320_383_0_2_i_1
       (.I0(\slv_reg2_reg_n_0_[7] ),
        .I1(\slv_reg2_reg_n_0_[9] ),
        .I2(\slv_reg2_reg_n_0_[6] ),
        .I3(\slv_reg2_reg_n_0_[8] ),
        .O(block_data_reg_320_383_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "12288" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/block_data" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M #(
    .INIT_A(64'hAAAAAAAAAAAAAAAA),
    .INIT_B(64'hCCCCCCCCCCCCCCCC),
    .INIT_C(64'hF0F0F0F0F0F0F0F0),
    .INIT_D(64'h0000000000000000)) 
    block_data_reg_320_383_12_14
       (.ADDRA({ADDRB[1],ADDRA[4:0]}),
        .ADDRB({ADDRB[1],ADDRA[4:0]}),
        .ADDRC({ADDRB[1],ADDRA[4:0]}),
        .ADDRD({\slv_reg2_reg_n_0_[5] ,\slv_reg2_reg_n_0_[4] ,\slv_reg2_reg_n_0_[3] ,\slv_reg2_reg_n_0_[2] ,\slv_reg2_reg_n_0_[1] ,\slv_reg2_reg_n_0_[0] }),
        .DIA(slv_reg3[12]),
        .DIB(slv_reg3[13]),
        .DIC(slv_reg3[14]),
        .DID(1'b0),
        .DOA(vga_clk_10),
        .DOB(vga_clk_11),
        .DOC(block_data_reg_320_383_12_14_n_2),
        .DOD(NLW_block_data_reg_320_383_12_14_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(block_data_reg_320_383_0_2_i_1_n_0));
  (* RTL_RAM_BITS = "12288" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/block_data" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D #(
    .INIT(64'hFF00FF00FF00FF00)) 
    block_data_reg_320_383_15_15
       (.A0(\slv_reg2_reg_n_0_[0] ),
        .A1(\slv_reg2_reg_n_0_[1] ),
        .A2(\slv_reg2_reg_n_0_[2] ),
        .A3(\slv_reg2_reg_n_0_[3] ),
        .A4(\slv_reg2_reg_n_0_[4] ),
        .A5(\slv_reg2_reg_n_0_[5] ),
        .D(slv_reg3[15]),
        .DPO(block_data_reg_320_383_15_15_n_0),
        .DPRA0(ADDRB[0]),
        .DPRA1(ADDRA[1]),
        .DPRA2(ADDRA[2]),
        .DPRA3(ADDRA[3]),
        .DPRA4(ADDRA[4]),
        .DPRA5(ADDRB[1]),
        .SPO(NLW_block_data_reg_320_383_15_15_SPO_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(block_data_reg_320_383_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "12288" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/block_data" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    block_data_reg_320_383_3_5
       (.ADDRA(ADDRA),
        .ADDRB(ADDRA),
        .ADDRC(ADDRA),
        .ADDRD({\slv_reg2_reg_n_0_[5] ,\slv_reg2_reg_n_0_[4] ,\slv_reg2_reg_n_0_[3] ,\slv_reg2_reg_n_0_[2] ,\slv_reg2_reg_n_0_[1] ,\slv_reg2_reg_n_0_[0] }),
        .DIA(slv_reg3[3]),
        .DIB(slv_reg3[4]),
        .DIC(slv_reg3[5]),
        .DID(1'b0),
        .DOA(block_data_reg_320_383_3_5_n_0),
        .DOB(block_data_reg_320_383_3_5_n_1),
        .DOC(block_data_reg_320_383_3_5_n_2),
        .DOD(NLW_block_data_reg_320_383_3_5_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(block_data_reg_320_383_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "12288" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/block_data" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'hAAAAAAAAAAAAAAAA),
    .INIT_D(64'h0000000000000000)) 
    block_data_reg_320_383_6_8
       (.ADDRA({ADDRB[1],ADDRA[4:1],ADDRB[0]}),
        .ADDRB({ADDRB[1],ADDRA[4:1],ADDRB[0]}),
        .ADDRC({ADDRB[1],ADDRA[4:1],ADDRB[0]}),
        .ADDRD({\slv_reg2_reg_n_0_[5] ,\slv_reg2_reg_n_0_[4] ,\slv_reg2_reg_n_0_[3] ,\slv_reg2_reg_n_0_[2] ,\slv_reg2_reg_n_0_[1] ,\slv_reg2_reg_n_0_[0] }),
        .DIA(slv_reg3[6]),
        .DIB(slv_reg3[7]),
        .DIC(slv_reg3[8]),
        .DID(1'b0),
        .DOA(block_data_reg_320_383_6_8_n_0),
        .DOB(block_data_reg_320_383_6_8_n_1),
        .DOC(block_data_reg_320_383_6_8_n_2),
        .DOD(NLW_block_data_reg_320_383_6_8_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(block_data_reg_320_383_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "12288" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/block_data" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'hCCCCCCCCCCCCCCCC),
    .INIT_B(64'hF0F0F0F0F0F0F0F0),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    block_data_reg_320_383_9_11
       (.ADDRA({ADDRB[1],ADDRA[4:1],ADDRB[0]}),
        .ADDRB({ADDRB[1],ADDRA[4:1],ADDRB[0]}),
        .ADDRC({ADDRB[1],ADDRA[4:1],ADDRB[0]}),
        .ADDRD({\slv_reg2_reg_n_0_[5] ,\slv_reg2_reg_n_0_[4] ,\slv_reg2_reg_n_0_[3] ,\slv_reg2_reg_n_0_[2] ,\slv_reg2_reg_n_0_[1] ,\slv_reg2_reg_n_0_[0] }),
        .DIA(slv_reg3[9]),
        .DIB(slv_reg3[10]),
        .DIC(slv_reg3[11]),
        .DID(1'b0),
        .DOA(block_data_reg_320_383_9_11_n_0),
        .DOB(block_data_reg_320_383_9_11_n_1),
        .DOC(block_data_reg_320_383_9_11_n_2),
        .DOD(NLW_block_data_reg_320_383_9_11_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(block_data_reg_320_383_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "12288" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/block_data" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    block_data_reg_384_447_0_2
       (.ADDRA(ADDRA),
        .ADDRB(ADDRA),
        .ADDRC(ADDRA),
        .ADDRD({\slv_reg2_reg_n_0_[5] ,\slv_reg2_reg_n_0_[4] ,\slv_reg2_reg_n_0_[3] ,\slv_reg2_reg_n_0_[2] ,\slv_reg2_reg_n_0_[1] ,\slv_reg2_reg_n_0_[0] }),
        .DIA(slv_reg3[0]),
        .DIB(slv_reg3[1]),
        .DIC(slv_reg3[2]),
        .DID(1'b0),
        .DOA(block_data_reg_384_447_0_2_n_0),
        .DOB(block_data_reg_384_447_0_2_n_1),
        .DOC(block_data_reg_384_447_0_2_n_2),
        .DOD(NLW_block_data_reg_384_447_0_2_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(block_data_reg_384_447_0_2_i_1_n_0));
  LUT4 #(
    .INIT(16'h1000)) 
    block_data_reg_384_447_0_2_i_1
       (.I0(\slv_reg2_reg_n_0_[6] ),
        .I1(\slv_reg2_reg_n_0_[9] ),
        .I2(\slv_reg2_reg_n_0_[7] ),
        .I3(\slv_reg2_reg_n_0_[8] ),
        .O(block_data_reg_384_447_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "12288" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/block_data" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M #(
    .INIT_A(64'hAAAAAAAAAAAAAAAA),
    .INIT_B(64'hCCCCCCCCCCCCCCCC),
    .INIT_C(64'hF0F0F0F0F0F0F0F0),
    .INIT_D(64'h0000000000000000)) 
    block_data_reg_384_447_12_14
       (.ADDRA({ADDRB[1],ADDRA[4:0]}),
        .ADDRB({ADDRB[1],ADDRA[4:0]}),
        .ADDRC({ADDRB[1],ADDRA[4:0]}),
        .ADDRD({\slv_reg2_reg_n_0_[5] ,\slv_reg2_reg_n_0_[4] ,\slv_reg2_reg_n_0_[3] ,\slv_reg2_reg_n_0_[2] ,\slv_reg2_reg_n_0_[1] ,\slv_reg2_reg_n_0_[0] }),
        .DIA(slv_reg3[12]),
        .DIB(slv_reg3[13]),
        .DIC(slv_reg3[14]),
        .DID(1'b0),
        .DOA(vga_clk_12),
        .DOB(vga_clk_13),
        .DOC(block_data_reg_384_447_12_14_n_2),
        .DOD(NLW_block_data_reg_384_447_12_14_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(block_data_reg_384_447_0_2_i_1_n_0));
  (* RTL_RAM_BITS = "12288" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/block_data" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D #(
    .INIT(64'hFF00FF00FF00FF00)) 
    block_data_reg_384_447_15_15
       (.A0(\slv_reg2_reg_n_0_[0] ),
        .A1(\slv_reg2_reg_n_0_[1] ),
        .A2(\slv_reg2_reg_n_0_[2] ),
        .A3(\slv_reg2_reg_n_0_[3] ),
        .A4(\slv_reg2_reg_n_0_[4] ),
        .A5(\slv_reg2_reg_n_0_[5] ),
        .D(slv_reg3[15]),
        .DPO(block_data_reg_384_447_15_15_n_0),
        .DPRA0(ADDRB[0]),
        .DPRA1(ADDRA[1]),
        .DPRA2(ADDRA[2]),
        .DPRA3(ADDRA[3]),
        .DPRA4(ADDRA[4]),
        .DPRA5(ADDRB[1]),
        .SPO(NLW_block_data_reg_384_447_15_15_SPO_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(block_data_reg_384_447_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "12288" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/block_data" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    block_data_reg_384_447_3_5
       (.ADDRA(ADDRA),
        .ADDRB(ADDRA),
        .ADDRC(ADDRA),
        .ADDRD({\slv_reg2_reg_n_0_[5] ,\slv_reg2_reg_n_0_[4] ,\slv_reg2_reg_n_0_[3] ,\slv_reg2_reg_n_0_[2] ,\slv_reg2_reg_n_0_[1] ,\slv_reg2_reg_n_0_[0] }),
        .DIA(slv_reg3[3]),
        .DIB(slv_reg3[4]),
        .DIC(slv_reg3[5]),
        .DID(1'b0),
        .DOA(block_data_reg_384_447_3_5_n_0),
        .DOB(block_data_reg_384_447_3_5_n_1),
        .DOC(block_data_reg_384_447_3_5_n_2),
        .DOD(NLW_block_data_reg_384_447_3_5_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(block_data_reg_384_447_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "12288" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/block_data" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'hAAAAAAAAAAAAAAAA),
    .INIT_D(64'h0000000000000000)) 
    block_data_reg_384_447_6_8
       (.ADDRA({ADDRB[1],ADDRA[4:1],ADDRB[0]}),
        .ADDRB({ADDRB[1],ADDRA[4:1],ADDRB[0]}),
        .ADDRC({ADDRB[1],ADDRA[4:1],ADDRB[0]}),
        .ADDRD({\slv_reg2_reg_n_0_[5] ,\slv_reg2_reg_n_0_[4] ,\slv_reg2_reg_n_0_[3] ,\slv_reg2_reg_n_0_[2] ,\slv_reg2_reg_n_0_[1] ,\slv_reg2_reg_n_0_[0] }),
        .DIA(slv_reg3[6]),
        .DIB(slv_reg3[7]),
        .DIC(slv_reg3[8]),
        .DID(1'b0),
        .DOA(block_data_reg_384_447_6_8_n_0),
        .DOB(block_data_reg_384_447_6_8_n_1),
        .DOC(block_data_reg_384_447_6_8_n_2),
        .DOD(NLW_block_data_reg_384_447_6_8_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(block_data_reg_384_447_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "12288" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/block_data" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'hCCCCCCCCCCCCCCCC),
    .INIT_B(64'hF0F0F0F0F0F0F0F0),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    block_data_reg_384_447_9_11
       (.ADDRA({ADDRB[1],ADDRA[4:1],ADDRB[0]}),
        .ADDRB({ADDRB[1],ADDRA[4:1],ADDRB[0]}),
        .ADDRC({ADDRB[1],ADDRA[4:1],ADDRB[0]}),
        .ADDRD({\slv_reg2_reg_n_0_[5] ,\slv_reg2_reg_n_0_[4] ,\slv_reg2_reg_n_0_[3] ,\slv_reg2_reg_n_0_[2] ,\slv_reg2_reg_n_0_[1] ,\slv_reg2_reg_n_0_[0] }),
        .DIA(slv_reg3[9]),
        .DIB(slv_reg3[10]),
        .DIC(slv_reg3[11]),
        .DID(1'b0),
        .DOA(block_data_reg_384_447_9_11_n_0),
        .DOB(block_data_reg_384_447_9_11_n_1),
        .DOC(block_data_reg_384_447_9_11_n_2),
        .DOD(NLW_block_data_reg_384_447_9_11_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(block_data_reg_384_447_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "12288" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/block_data" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    block_data_reg_448_511_0_2
       (.ADDRA(ADDRA),
        .ADDRB(ADDRA),
        .ADDRC(ADDRA),
        .ADDRD({\slv_reg2_reg_n_0_[5] ,\slv_reg2_reg_n_0_[4] ,\slv_reg2_reg_n_0_[3] ,\slv_reg2_reg_n_0_[2] ,\slv_reg2_reg_n_0_[1] ,\slv_reg2_reg_n_0_[0] }),
        .DIA(slv_reg3[0]),
        .DIB(slv_reg3[1]),
        .DIC(slv_reg3[2]),
        .DID(1'b0),
        .DOA(block_data_reg_448_511_0_2_n_0),
        .DOB(block_data_reg_448_511_0_2_n_1),
        .DOC(block_data_reg_448_511_0_2_n_2),
        .DOD(NLW_block_data_reg_448_511_0_2_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(block_data_reg_448_511_0_2_i_1_n_0));
  LUT4 #(
    .INIT(16'h2000)) 
    block_data_reg_448_511_0_2_i_1
       (.I0(\slv_reg2_reg_n_0_[8] ),
        .I1(\slv_reg2_reg_n_0_[9] ),
        .I2(\slv_reg2_reg_n_0_[6] ),
        .I3(\slv_reg2_reg_n_0_[7] ),
        .O(block_data_reg_448_511_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "12288" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/block_data" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M #(
    .INIT_A(64'hAAAAAAAAAAAAAAAA),
    .INIT_B(64'hCCCCCCCCCCCCCCCC),
    .INIT_C(64'hF0F0F0F0F0F0F0F0),
    .INIT_D(64'h0000000000000000)) 
    block_data_reg_448_511_12_14
       (.ADDRA({ADDRB[1],ADDRA[4:0]}),
        .ADDRB({ADDRB[1],ADDRA[4:0]}),
        .ADDRC({ADDRB[1],ADDRA[4:0]}),
        .ADDRD({\slv_reg2_reg_n_0_[5] ,\slv_reg2_reg_n_0_[4] ,\slv_reg2_reg_n_0_[3] ,\slv_reg2_reg_n_0_[2] ,\slv_reg2_reg_n_0_[1] ,\slv_reg2_reg_n_0_[0] }),
        .DIA(slv_reg3[12]),
        .DIB(slv_reg3[13]),
        .DIC(slv_reg3[14]),
        .DID(1'b0),
        .DOA(vga_clk_14),
        .DOB(vga_clk_15),
        .DOC(block_data_reg_448_511_12_14_n_2),
        .DOD(NLW_block_data_reg_448_511_12_14_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(block_data_reg_448_511_0_2_i_1_n_0));
  (* RTL_RAM_BITS = "12288" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/block_data" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D #(
    .INIT(64'hFF00FF00FF00FF00)) 
    block_data_reg_448_511_15_15
       (.A0(\slv_reg2_reg_n_0_[0] ),
        .A1(\slv_reg2_reg_n_0_[1] ),
        .A2(\slv_reg2_reg_n_0_[2] ),
        .A3(\slv_reg2_reg_n_0_[3] ),
        .A4(\slv_reg2_reg_n_0_[4] ),
        .A5(\slv_reg2_reg_n_0_[5] ),
        .D(slv_reg3[15]),
        .DPO(block_data_reg_448_511_15_15_n_0),
        .DPRA0(ADDRB[0]),
        .DPRA1(ADDRA[1]),
        .DPRA2(ADDRA[2]),
        .DPRA3(ADDRA[3]),
        .DPRA4(ADDRA[4]),
        .DPRA5(ADDRB[1]),
        .SPO(NLW_block_data_reg_448_511_15_15_SPO_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(block_data_reg_448_511_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "12288" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/block_data" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    block_data_reg_448_511_3_5
       (.ADDRA(ADDRA),
        .ADDRB(ADDRA),
        .ADDRC(ADDRA),
        .ADDRD({\slv_reg2_reg_n_0_[5] ,\slv_reg2_reg_n_0_[4] ,\slv_reg2_reg_n_0_[3] ,\slv_reg2_reg_n_0_[2] ,\slv_reg2_reg_n_0_[1] ,\slv_reg2_reg_n_0_[0] }),
        .DIA(slv_reg3[3]),
        .DIB(slv_reg3[4]),
        .DIC(slv_reg3[5]),
        .DID(1'b0),
        .DOA(block_data_reg_448_511_3_5_n_0),
        .DOB(block_data_reg_448_511_3_5_n_1),
        .DOC(block_data_reg_448_511_3_5_n_2),
        .DOD(NLW_block_data_reg_448_511_3_5_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(block_data_reg_448_511_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "12288" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/block_data" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'hAAAAAAAAAAAAAAAA),
    .INIT_D(64'h0000000000000000)) 
    block_data_reg_448_511_6_8
       (.ADDRA({ADDRB[1],ADDRA[4:1],ADDRB[0]}),
        .ADDRB({ADDRB[1],ADDRA[4:1],ADDRB[0]}),
        .ADDRC({ADDRB[1],ADDRA[4:1],ADDRB[0]}),
        .ADDRD({\slv_reg2_reg_n_0_[5] ,\slv_reg2_reg_n_0_[4] ,\slv_reg2_reg_n_0_[3] ,\slv_reg2_reg_n_0_[2] ,\slv_reg2_reg_n_0_[1] ,\slv_reg2_reg_n_0_[0] }),
        .DIA(slv_reg3[6]),
        .DIB(slv_reg3[7]),
        .DIC(slv_reg3[8]),
        .DID(1'b0),
        .DOA(block_data_reg_448_511_6_8_n_0),
        .DOB(block_data_reg_448_511_6_8_n_1),
        .DOC(block_data_reg_448_511_6_8_n_2),
        .DOD(NLW_block_data_reg_448_511_6_8_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(block_data_reg_448_511_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "12288" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/block_data" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'hCCCCCCCCCCCCCCCC),
    .INIT_B(64'hF0F0F0F0F0F0F0F0),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    block_data_reg_448_511_9_11
       (.ADDRA({ADDRB[1],ADDRA[4:1],ADDRB[0]}),
        .ADDRB({ADDRB[1],ADDRA[4:1],ADDRB[0]}),
        .ADDRC({ADDRB[1],ADDRA[4:1],ADDRB[0]}),
        .ADDRD({\slv_reg2_reg_n_0_[5] ,\slv_reg2_reg_n_0_[4] ,\slv_reg2_reg_n_0_[3] ,\slv_reg2_reg_n_0_[2] ,\slv_reg2_reg_n_0_[1] ,\slv_reg2_reg_n_0_[0] }),
        .DIA(slv_reg3[9]),
        .DIB(slv_reg3[10]),
        .DIC(slv_reg3[11]),
        .DID(1'b0),
        .DOA(block_data_reg_448_511_9_11_n_0),
        .DOB(block_data_reg_448_511_9_11_n_1),
        .DOC(block_data_reg_448_511_9_11_n_2),
        .DOD(NLW_block_data_reg_448_511_9_11_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(block_data_reg_448_511_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "12288" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/block_data" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    block_data_reg_512_575_0_2
       (.ADDRA(ADDRA),
        .ADDRB(ADDRA),
        .ADDRC(ADDRA),
        .ADDRD({\slv_reg2_reg_n_0_[5] ,\slv_reg2_reg_n_0_[4] ,\slv_reg2_reg_n_0_[3] ,\slv_reg2_reg_n_0_[2] ,\slv_reg2_reg_n_0_[1] ,\slv_reg2_reg_n_0_[0] }),
        .DIA(slv_reg3[0]),
        .DIB(slv_reg3[1]),
        .DIC(slv_reg3[2]),
        .DID(1'b0),
        .DOA(block_data_reg_512_575_0_2_n_0),
        .DOB(block_data_reg_512_575_0_2_n_1),
        .DOC(block_data_reg_512_575_0_2_n_2),
        .DOD(NLW_block_data_reg_512_575_0_2_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(block_data_reg_512_575_0_2_i_1_n_0));
  LUT4 #(
    .INIT(16'h0002)) 
    block_data_reg_512_575_0_2_i_1
       (.I0(\slv_reg2_reg_n_0_[9] ),
        .I1(\slv_reg2_reg_n_0_[8] ),
        .I2(\slv_reg2_reg_n_0_[6] ),
        .I3(\slv_reg2_reg_n_0_[7] ),
        .O(block_data_reg_512_575_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "12288" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/block_data" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M #(
    .INIT_A(64'hAAAAAAAAAAAAAAAA),
    .INIT_B(64'hCCCCCCCCCCCCCCCC),
    .INIT_C(64'hF0F0F0F0F0F0F0F0),
    .INIT_D(64'h0000000000000000)) 
    block_data_reg_512_575_12_14
       (.ADDRA({ADDRB[1],ADDRA[4:0]}),
        .ADDRB({ADDRB[1],ADDRA[4:0]}),
        .ADDRC({ADDRB[1],ADDRA[4:0]}),
        .ADDRD({\slv_reg2_reg_n_0_[5] ,\slv_reg2_reg_n_0_[4] ,\slv_reg2_reg_n_0_[3] ,\slv_reg2_reg_n_0_[2] ,\slv_reg2_reg_n_0_[1] ,\slv_reg2_reg_n_0_[0] }),
        .DIA(slv_reg3[12]),
        .DIB(slv_reg3[13]),
        .DIC(slv_reg3[14]),
        .DID(1'b0),
        .DOA(vga_clk_16),
        .DOB(vga_clk_17),
        .DOC(block_data_reg_512_575_12_14_n_2),
        .DOD(NLW_block_data_reg_512_575_12_14_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(block_data_reg_512_575_0_2_i_1_n_0));
  (* RTL_RAM_BITS = "12288" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/block_data" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D #(
    .INIT(64'hFF00FF00FF00FF00)) 
    block_data_reg_512_575_15_15
       (.A0(\slv_reg2_reg_n_0_[0] ),
        .A1(\slv_reg2_reg_n_0_[1] ),
        .A2(\slv_reg2_reg_n_0_[2] ),
        .A3(\slv_reg2_reg_n_0_[3] ),
        .A4(\slv_reg2_reg_n_0_[4] ),
        .A5(\slv_reg2_reg_n_0_[5] ),
        .D(slv_reg3[15]),
        .DPO(block_data_reg_512_575_15_15_n_0),
        .DPRA0(ADDRB[0]),
        .DPRA1(ADDRA[1]),
        .DPRA2(ADDRA[2]),
        .DPRA3(ADDRA[3]),
        .DPRA4(ADDRA[4]),
        .DPRA5(ADDRB[1]),
        .SPO(NLW_block_data_reg_512_575_15_15_SPO_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(block_data_reg_512_575_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "12288" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/block_data" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    block_data_reg_512_575_3_5
       (.ADDRA(ADDRA),
        .ADDRB(ADDRA),
        .ADDRC(ADDRA),
        .ADDRD({\slv_reg2_reg_n_0_[5] ,\slv_reg2_reg_n_0_[4] ,\slv_reg2_reg_n_0_[3] ,\slv_reg2_reg_n_0_[2] ,\slv_reg2_reg_n_0_[1] ,\slv_reg2_reg_n_0_[0] }),
        .DIA(slv_reg3[3]),
        .DIB(slv_reg3[4]),
        .DIC(slv_reg3[5]),
        .DID(1'b0),
        .DOA(block_data_reg_512_575_3_5_n_0),
        .DOB(block_data_reg_512_575_3_5_n_1),
        .DOC(block_data_reg_512_575_3_5_n_2),
        .DOD(NLW_block_data_reg_512_575_3_5_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(block_data_reg_512_575_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "12288" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/block_data" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'hAAAAAAAAAAAAAAAA),
    .INIT_D(64'h0000000000000000)) 
    block_data_reg_512_575_6_8
       (.ADDRA({ADDRB[1],ADDRA[4:1],ADDRB[0]}),
        .ADDRB({ADDRB[1],ADDRA[4:1],ADDRB[0]}),
        .ADDRC({ADDRB[1],ADDRA[4:1],ADDRB[0]}),
        .ADDRD({\slv_reg2_reg_n_0_[5] ,\slv_reg2_reg_n_0_[4] ,\slv_reg2_reg_n_0_[3] ,\slv_reg2_reg_n_0_[2] ,\slv_reg2_reg_n_0_[1] ,\slv_reg2_reg_n_0_[0] }),
        .DIA(slv_reg3[6]),
        .DIB(slv_reg3[7]),
        .DIC(slv_reg3[8]),
        .DID(1'b0),
        .DOA(block_data_reg_512_575_6_8_n_0),
        .DOB(block_data_reg_512_575_6_8_n_1),
        .DOC(block_data_reg_512_575_6_8_n_2),
        .DOD(NLW_block_data_reg_512_575_6_8_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(block_data_reg_512_575_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "12288" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/block_data" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'hCCCCCCCCCCCCCCCC),
    .INIT_B(64'hF0F0F0F0F0F0F0F0),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    block_data_reg_512_575_9_11
       (.ADDRA({ADDRB[1],ADDRA[4:1],ADDRB[0]}),
        .ADDRB({ADDRB[1],ADDRA[4:1],ADDRB[0]}),
        .ADDRC({ADDRB[1],ADDRA[4:1],ADDRB[0]}),
        .ADDRD({\slv_reg2_reg_n_0_[5] ,\slv_reg2_reg_n_0_[4] ,\slv_reg2_reg_n_0_[3] ,\slv_reg2_reg_n_0_[2] ,\slv_reg2_reg_n_0_[1] ,\slv_reg2_reg_n_0_[0] }),
        .DIA(slv_reg3[9]),
        .DIB(slv_reg3[10]),
        .DIC(slv_reg3[11]),
        .DID(1'b0),
        .DOA(block_data_reg_512_575_9_11_n_0),
        .DOB(block_data_reg_512_575_9_11_n_1),
        .DOC(block_data_reg_512_575_9_11_n_2),
        .DOD(NLW_block_data_reg_512_575_9_11_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(block_data_reg_512_575_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "12288" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/block_data" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    block_data_reg_576_639_0_2
       (.ADDRA(ADDRA),
        .ADDRB(ADDRA),
        .ADDRC(ADDRA),
        .ADDRD({\slv_reg2_reg_n_0_[5] ,\slv_reg2_reg_n_0_[4] ,\slv_reg2_reg_n_0_[3] ,\slv_reg2_reg_n_0_[2] ,\slv_reg2_reg_n_0_[1] ,\slv_reg2_reg_n_0_[0] }),
        .DIA(slv_reg3[0]),
        .DIB(slv_reg3[1]),
        .DIC(slv_reg3[2]),
        .DID(1'b0),
        .DOA(block_data_reg_576_639_0_2_n_0),
        .DOB(block_data_reg_576_639_0_2_n_1),
        .DOC(block_data_reg_576_639_0_2_n_2),
        .DOD(NLW_block_data_reg_576_639_0_2_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(block_data_reg_576_639_0_2_i_1_n_0));
  LUT4 #(
    .INIT(16'h1000)) 
    block_data_reg_576_639_0_2_i_1
       (.I0(\slv_reg2_reg_n_0_[7] ),
        .I1(\slv_reg2_reg_n_0_[8] ),
        .I2(\slv_reg2_reg_n_0_[6] ),
        .I3(\slv_reg2_reg_n_0_[9] ),
        .O(block_data_reg_576_639_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "12288" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/block_data" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M #(
    .INIT_A(64'hAAAAAAAAAAAAAAAA),
    .INIT_B(64'hCCCCCCCCCCCCCCCC),
    .INIT_C(64'hF0F0F0F0F0F0F0F0),
    .INIT_D(64'h0000000000000000)) 
    block_data_reg_576_639_12_14
       (.ADDRA({ADDRB[1],ADDRA[4:0]}),
        .ADDRB({ADDRB[1],ADDRA[4:0]}),
        .ADDRC({ADDRB[1],ADDRA[4:0]}),
        .ADDRD({\slv_reg2_reg_n_0_[5] ,\slv_reg2_reg_n_0_[4] ,\slv_reg2_reg_n_0_[3] ,\slv_reg2_reg_n_0_[2] ,\slv_reg2_reg_n_0_[1] ,\slv_reg2_reg_n_0_[0] }),
        .DIA(slv_reg3[12]),
        .DIB(slv_reg3[13]),
        .DIC(slv_reg3[14]),
        .DID(1'b0),
        .DOA(vga_clk_18),
        .DOB(vga_clk_19),
        .DOC(block_data_reg_576_639_12_14_n_2),
        .DOD(NLW_block_data_reg_576_639_12_14_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(block_data_reg_576_639_0_2_i_1_n_0));
  (* RTL_RAM_BITS = "12288" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/block_data" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D #(
    .INIT(64'hFF00FF00FF00FF00)) 
    block_data_reg_576_639_15_15
       (.A0(\slv_reg2_reg_n_0_[0] ),
        .A1(\slv_reg2_reg_n_0_[1] ),
        .A2(\slv_reg2_reg_n_0_[2] ),
        .A3(\slv_reg2_reg_n_0_[3] ),
        .A4(\slv_reg2_reg_n_0_[4] ),
        .A5(\slv_reg2_reg_n_0_[5] ),
        .D(slv_reg3[15]),
        .DPO(block_data_reg_576_639_15_15_n_0),
        .DPRA0(ADDRB[0]),
        .DPRA1(ADDRA[1]),
        .DPRA2(ADDRA[2]),
        .DPRA3(ADDRA[3]),
        .DPRA4(ADDRA[4]),
        .DPRA5(ADDRB[1]),
        .SPO(NLW_block_data_reg_576_639_15_15_SPO_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(block_data_reg_576_639_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "12288" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/block_data" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    block_data_reg_576_639_3_5
       (.ADDRA(ADDRA),
        .ADDRB(ADDRA),
        .ADDRC(ADDRA),
        .ADDRD({\slv_reg2_reg_n_0_[5] ,\slv_reg2_reg_n_0_[4] ,\slv_reg2_reg_n_0_[3] ,\slv_reg2_reg_n_0_[2] ,\slv_reg2_reg_n_0_[1] ,\slv_reg2_reg_n_0_[0] }),
        .DIA(slv_reg3[3]),
        .DIB(slv_reg3[4]),
        .DIC(slv_reg3[5]),
        .DID(1'b0),
        .DOA(block_data_reg_576_639_3_5_n_0),
        .DOB(block_data_reg_576_639_3_5_n_1),
        .DOC(block_data_reg_576_639_3_5_n_2),
        .DOD(NLW_block_data_reg_576_639_3_5_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(block_data_reg_576_639_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "12288" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/block_data" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'hAAAAAAAAAAAAAAAA),
    .INIT_D(64'h0000000000000000)) 
    block_data_reg_576_639_6_8
       (.ADDRA({ADDRB[1],ADDRA[4:1],ADDRB[0]}),
        .ADDRB({ADDRB[1],ADDRA[4:1],ADDRB[0]}),
        .ADDRC({ADDRB[1],ADDRA[4:1],ADDRB[0]}),
        .ADDRD({\slv_reg2_reg_n_0_[5] ,\slv_reg2_reg_n_0_[4] ,\slv_reg2_reg_n_0_[3] ,\slv_reg2_reg_n_0_[2] ,\slv_reg2_reg_n_0_[1] ,\slv_reg2_reg_n_0_[0] }),
        .DIA(slv_reg3[6]),
        .DIB(slv_reg3[7]),
        .DIC(slv_reg3[8]),
        .DID(1'b0),
        .DOA(block_data_reg_576_639_6_8_n_0),
        .DOB(block_data_reg_576_639_6_8_n_1),
        .DOC(block_data_reg_576_639_6_8_n_2),
        .DOD(NLW_block_data_reg_576_639_6_8_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(block_data_reg_576_639_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "12288" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/block_data" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'hCCCCCCCCCCCCCCCC),
    .INIT_B(64'hF0F0F0F0F0F0F0F0),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    block_data_reg_576_639_9_11
       (.ADDRA({ADDRB[1],ADDRA[4:1],ADDRB[0]}),
        .ADDRB({ADDRB[1],ADDRA[4:1],ADDRB[0]}),
        .ADDRC({ADDRB[1],ADDRA[4:1],ADDRB[0]}),
        .ADDRD({\slv_reg2_reg_n_0_[5] ,\slv_reg2_reg_n_0_[4] ,\slv_reg2_reg_n_0_[3] ,\slv_reg2_reg_n_0_[2] ,\slv_reg2_reg_n_0_[1] ,\slv_reg2_reg_n_0_[0] }),
        .DIA(slv_reg3[9]),
        .DIB(slv_reg3[10]),
        .DIC(slv_reg3[11]),
        .DID(1'b0),
        .DOA(block_data_reg_576_639_9_11_n_0),
        .DOB(block_data_reg_576_639_9_11_n_1),
        .DOC(block_data_reg_576_639_9_11_n_2),
        .DOD(NLW_block_data_reg_576_639_9_11_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(block_data_reg_576_639_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "12288" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/block_data" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "703" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    block_data_reg_640_703_0_2
       (.ADDRA(ADDRA),
        .ADDRB(ADDRA),
        .ADDRC(ADDRA),
        .ADDRD({\slv_reg2_reg_n_0_[5] ,\slv_reg2_reg_n_0_[4] ,\slv_reg2_reg_n_0_[3] ,\slv_reg2_reg_n_0_[2] ,\slv_reg2_reg_n_0_[1] ,\slv_reg2_reg_n_0_[0] }),
        .DIA(slv_reg3[0]),
        .DIB(slv_reg3[1]),
        .DIC(slv_reg3[2]),
        .DID(1'b0),
        .DOA(block_data_reg_640_703_0_2_n_0),
        .DOB(block_data_reg_640_703_0_2_n_1),
        .DOC(block_data_reg_640_703_0_2_n_2),
        .DOD(NLW_block_data_reg_640_703_0_2_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(block_data_reg_640_703_0_2_i_1_n_0));
  LUT4 #(
    .INIT(16'h1000)) 
    block_data_reg_640_703_0_2_i_1
       (.I0(\slv_reg2_reg_n_0_[6] ),
        .I1(\slv_reg2_reg_n_0_[8] ),
        .I2(\slv_reg2_reg_n_0_[7] ),
        .I3(\slv_reg2_reg_n_0_[9] ),
        .O(block_data_reg_640_703_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "12288" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/block_data" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "703" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M #(
    .INIT_A(64'hAAAAAAAAAAAAAAAA),
    .INIT_B(64'hCCCCCCCCCCCCCCCC),
    .INIT_C(64'hF0F0F0F0F0F0F0F0),
    .INIT_D(64'h0000000000000000)) 
    block_data_reg_640_703_12_14
       (.ADDRA({ADDRB[1],ADDRA[4:0]}),
        .ADDRB({ADDRB[1],ADDRA[4:0]}),
        .ADDRC({ADDRB[1],ADDRA[4:0]}),
        .ADDRD({\slv_reg2_reg_n_0_[5] ,\slv_reg2_reg_n_0_[4] ,\slv_reg2_reg_n_0_[3] ,\slv_reg2_reg_n_0_[2] ,\slv_reg2_reg_n_0_[1] ,\slv_reg2_reg_n_0_[0] }),
        .DIA(slv_reg3[12]),
        .DIB(slv_reg3[13]),
        .DIC(slv_reg3[14]),
        .DID(1'b0),
        .DOA(vga_clk_20),
        .DOB(vga_clk_21),
        .DOC(block_data_reg_640_703_12_14_n_2),
        .DOD(NLW_block_data_reg_640_703_12_14_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(block_data_reg_640_703_0_2_i_1_n_0));
  (* RTL_RAM_BITS = "12288" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/block_data" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "703" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D #(
    .INIT(64'hFF00FF00FF00FF00)) 
    block_data_reg_640_703_15_15
       (.A0(\slv_reg2_reg_n_0_[0] ),
        .A1(\slv_reg2_reg_n_0_[1] ),
        .A2(\slv_reg2_reg_n_0_[2] ),
        .A3(\slv_reg2_reg_n_0_[3] ),
        .A4(\slv_reg2_reg_n_0_[4] ),
        .A5(\slv_reg2_reg_n_0_[5] ),
        .D(slv_reg3[15]),
        .DPO(block_data_reg_640_703_15_15_n_0),
        .DPRA0(ADDRB[0]),
        .DPRA1(ADDRA[1]),
        .DPRA2(ADDRA[2]),
        .DPRA3(ADDRA[3]),
        .DPRA4(ADDRA[4]),
        .DPRA5(ADDRB[1]),
        .SPO(NLW_block_data_reg_640_703_15_15_SPO_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(block_data_reg_640_703_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "12288" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/block_data" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "703" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    block_data_reg_640_703_3_5
       (.ADDRA(ADDRA),
        .ADDRB(ADDRA),
        .ADDRC(ADDRA),
        .ADDRD({\slv_reg2_reg_n_0_[5] ,\slv_reg2_reg_n_0_[4] ,\slv_reg2_reg_n_0_[3] ,\slv_reg2_reg_n_0_[2] ,\slv_reg2_reg_n_0_[1] ,\slv_reg2_reg_n_0_[0] }),
        .DIA(slv_reg3[3]),
        .DIB(slv_reg3[4]),
        .DIC(slv_reg3[5]),
        .DID(1'b0),
        .DOA(block_data_reg_640_703_3_5_n_0),
        .DOB(block_data_reg_640_703_3_5_n_1),
        .DOC(block_data_reg_640_703_3_5_n_2),
        .DOD(NLW_block_data_reg_640_703_3_5_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(block_data_reg_640_703_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "12288" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/block_data" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "703" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'hAAAAAAAAAAAAAAAA),
    .INIT_D(64'h0000000000000000)) 
    block_data_reg_640_703_6_8
       (.ADDRA({ADDRB[1],ADDRA[4:1],ADDRB[0]}),
        .ADDRB({ADDRB[1],ADDRA[4:1],ADDRB[0]}),
        .ADDRC({ADDRB[1],ADDRA[4:1],ADDRB[0]}),
        .ADDRD({\slv_reg2_reg_n_0_[5] ,\slv_reg2_reg_n_0_[4] ,\slv_reg2_reg_n_0_[3] ,\slv_reg2_reg_n_0_[2] ,\slv_reg2_reg_n_0_[1] ,\slv_reg2_reg_n_0_[0] }),
        .DIA(slv_reg3[6]),
        .DIB(slv_reg3[7]),
        .DIC(slv_reg3[8]),
        .DID(1'b0),
        .DOA(block_data_reg_640_703_6_8_n_0),
        .DOB(block_data_reg_640_703_6_8_n_1),
        .DOC(block_data_reg_640_703_6_8_n_2),
        .DOD(NLW_block_data_reg_640_703_6_8_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(block_data_reg_640_703_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "12288" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/block_data" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "703" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'hCCCCCCCCCCCCCCCC),
    .INIT_B(64'hF0F0F0F0F0F0F0F0),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    block_data_reg_640_703_9_11
       (.ADDRA({ADDRB[1],ADDRA[4:1],ADDRB[0]}),
        .ADDRB({ADDRB[1],ADDRA[4:1],ADDRB[0]}),
        .ADDRC({ADDRB[1],ADDRA[4:1],ADDRB[0]}),
        .ADDRD({\slv_reg2_reg_n_0_[5] ,\slv_reg2_reg_n_0_[4] ,\slv_reg2_reg_n_0_[3] ,\slv_reg2_reg_n_0_[2] ,\slv_reg2_reg_n_0_[1] ,\slv_reg2_reg_n_0_[0] }),
        .DIA(slv_reg3[9]),
        .DIB(slv_reg3[10]),
        .DIC(slv_reg3[11]),
        .DID(1'b0),
        .DOA(block_data_reg_640_703_9_11_n_0),
        .DOB(block_data_reg_640_703_9_11_n_1),
        .DOC(block_data_reg_640_703_9_11_n_2),
        .DOD(NLW_block_data_reg_640_703_9_11_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(block_data_reg_640_703_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "12288" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/block_data" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    block_data_reg_64_127_0_2
       (.ADDRA({ADDRA[5:1],ADDRB[0]}),
        .ADDRB({ADDRA[5:1],ADDRB[0]}),
        .ADDRC({ADDRA[5:1],ADDRB[0]}),
        .ADDRD({\slv_reg2_reg_n_0_[5] ,\slv_reg2_reg_n_0_[4] ,\slv_reg2_reg_n_0_[3] ,\slv_reg2_reg_n_0_[2] ,\slv_reg2_reg_n_0_[1] ,\slv_reg2_reg_n_0_[0] }),
        .DIA(slv_reg3[0]),
        .DIB(slv_reg3[1]),
        .DIC(slv_reg3[2]),
        .DID(1'b0),
        .DOA(block_data_reg_64_127_0_2_n_0),
        .DOB(block_data_reg_64_127_0_2_n_1),
        .DOC(block_data_reg_64_127_0_2_n_2),
        .DOD(NLW_block_data_reg_64_127_0_2_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(block_data_reg_64_127_0_2_i_1_n_0));
  LUT4 #(
    .INIT(16'h0002)) 
    block_data_reg_64_127_0_2_i_1
       (.I0(\slv_reg2_reg_n_0_[6] ),
        .I1(\slv_reg2_reg_n_0_[9] ),
        .I2(\slv_reg2_reg_n_0_[7] ),
        .I3(\slv_reg2_reg_n_0_[8] ),
        .O(block_data_reg_64_127_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "12288" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/block_data" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M #(
    .INIT_A(64'hAAAAAAAAAAAAAAAA),
    .INIT_B(64'hCCCCCCCCCCCCCCCC),
    .INIT_C(64'hF0F0F0F0F0F0F0F0),
    .INIT_D(64'h0000000000000000)) 
    block_data_reg_64_127_12_14
       (.ADDRA({ADDRB[1],ADDRA[4:0]}),
        .ADDRB({ADDRB[1],ADDRA[4:0]}),
        .ADDRC({ADDRB[1],ADDRA[4:0]}),
        .ADDRD({\slv_reg2_reg_n_0_[5] ,\slv_reg2_reg_n_0_[4] ,\slv_reg2_reg_n_0_[3] ,\slv_reg2_reg_n_0_[2] ,\slv_reg2_reg_n_0_[1] ,\slv_reg2_reg_n_0_[0] }),
        .DIA(slv_reg3[12]),
        .DIB(slv_reg3[13]),
        .DIC(slv_reg3[14]),
        .DID(1'b0),
        .DOA(vga_clk_2),
        .DOB(vga_clk_3),
        .DOC(block_data_reg_64_127_12_14_n_2),
        .DOD(NLW_block_data_reg_64_127_12_14_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(block_data_reg_64_127_0_2_i_1_n_0));
  (* RTL_RAM_BITS = "12288" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/block_data" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D #(
    .INIT(64'hFF00FF00FF00FF00)) 
    block_data_reg_64_127_15_15
       (.A0(\slv_reg2_reg_n_0_[0] ),
        .A1(\slv_reg2_reg_n_0_[1] ),
        .A2(\slv_reg2_reg_n_0_[2] ),
        .A3(\slv_reg2_reg_n_0_[3] ),
        .A4(\slv_reg2_reg_n_0_[4] ),
        .A5(\slv_reg2_reg_n_0_[5] ),
        .D(slv_reg3[15]),
        .DPO(block_data_reg_64_127_15_15_n_0),
        .DPRA0(ADDRB[0]),
        .DPRA1(ADDRA[1]),
        .DPRA2(ADDRA[2]),
        .DPRA3(ADDRA[3]),
        .DPRA4(ADDRA[4]),
        .DPRA5(ADDRB[1]),
        .SPO(NLW_block_data_reg_64_127_15_15_SPO_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(block_data_reg_64_127_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "12288" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/block_data" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    block_data_reg_64_127_3_5
       (.ADDRA(ADDRA),
        .ADDRB(ADDRA),
        .ADDRC(ADDRA),
        .ADDRD({\slv_reg2_reg_n_0_[5] ,\slv_reg2_reg_n_0_[4] ,\slv_reg2_reg_n_0_[3] ,\slv_reg2_reg_n_0_[2] ,\slv_reg2_reg_n_0_[1] ,\slv_reg2_reg_n_0_[0] }),
        .DIA(slv_reg3[3]),
        .DIB(slv_reg3[4]),
        .DIC(slv_reg3[5]),
        .DID(1'b0),
        .DOA(block_data_reg_64_127_3_5_n_0),
        .DOB(block_data_reg_64_127_3_5_n_1),
        .DOC(block_data_reg_64_127_3_5_n_2),
        .DOD(NLW_block_data_reg_64_127_3_5_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(block_data_reg_64_127_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "12288" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/block_data" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'hAAAAAAAAAAAAAAAA),
    .INIT_D(64'h0000000000000000)) 
    block_data_reg_64_127_6_8
       (.ADDRA({ADDRB[1],ADDRA[4:1],ADDRB[0]}),
        .ADDRB({ADDRB[1],ADDRA[4:1],ADDRB[0]}),
        .ADDRC({ADDRB[1],ADDRA[4:1],ADDRB[0]}),
        .ADDRD({\slv_reg2_reg_n_0_[5] ,\slv_reg2_reg_n_0_[4] ,\slv_reg2_reg_n_0_[3] ,\slv_reg2_reg_n_0_[2] ,\slv_reg2_reg_n_0_[1] ,\slv_reg2_reg_n_0_[0] }),
        .DIA(slv_reg3[6]),
        .DIB(slv_reg3[7]),
        .DIC(slv_reg3[8]),
        .DID(1'b0),
        .DOA(block_data_reg_64_127_6_8_n_0),
        .DOB(block_data_reg_64_127_6_8_n_1),
        .DOC(block_data_reg_64_127_6_8_n_2),
        .DOD(NLW_block_data_reg_64_127_6_8_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(block_data_reg_64_127_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "12288" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/block_data" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'hCCCCCCCCCCCCCCCC),
    .INIT_B(64'hF0F0F0F0F0F0F0F0),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    block_data_reg_64_127_9_11
       (.ADDRA({ADDRB[1],ADDRA[4:1],ADDRB[0]}),
        .ADDRB({ADDRB[1],ADDRA[4:1],ADDRB[0]}),
        .ADDRC({ADDRB[1],ADDRA[4:1],ADDRB[0]}),
        .ADDRD({\slv_reg2_reg_n_0_[5] ,\slv_reg2_reg_n_0_[4] ,\slv_reg2_reg_n_0_[3] ,\slv_reg2_reg_n_0_[2] ,\slv_reg2_reg_n_0_[1] ,\slv_reg2_reg_n_0_[0] }),
        .DIA(slv_reg3[9]),
        .DIB(slv_reg3[10]),
        .DIC(slv_reg3[11]),
        .DID(1'b0),
        .DOA(block_data_reg_64_127_9_11_n_0),
        .DOB(block_data_reg_64_127_9_11_n_1),
        .DOC(block_data_reg_64_127_9_11_n_2),
        .DOD(NLW_block_data_reg_64_127_9_11_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(block_data_reg_64_127_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "12288" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/block_data" *) 
  (* ram_addr_begin = "704" *) 
  (* ram_addr_end = "767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    block_data_reg_704_767_0_2
       (.ADDRA(ADDRA),
        .ADDRB(ADDRA),
        .ADDRC(ADDRA),
        .ADDRD({\slv_reg2_reg_n_0_[5] ,\slv_reg2_reg_n_0_[4] ,\slv_reg2_reg_n_0_[3] ,\slv_reg2_reg_n_0_[2] ,\slv_reg2_reg_n_0_[1] ,\slv_reg2_reg_n_0_[0] }),
        .DIA(slv_reg3[0]),
        .DIB(slv_reg3[1]),
        .DIC(slv_reg3[2]),
        .DID(1'b0),
        .DOA(block_data_reg_704_767_0_2_n_0),
        .DOB(block_data_reg_704_767_0_2_n_1),
        .DOC(block_data_reg_704_767_0_2_n_2),
        .DOD(NLW_block_data_reg_704_767_0_2_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(block_data_reg_704_767_0_2_i_1_n_0));
  LUT4 #(
    .INIT(16'h2000)) 
    block_data_reg_704_767_0_2_i_1
       (.I0(\slv_reg2_reg_n_0_[9] ),
        .I1(\slv_reg2_reg_n_0_[8] ),
        .I2(\slv_reg2_reg_n_0_[6] ),
        .I3(\slv_reg2_reg_n_0_[7] ),
        .O(block_data_reg_704_767_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "12288" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/block_data" *) 
  (* ram_addr_begin = "704" *) 
  (* ram_addr_end = "767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M #(
    .INIT_A(64'hAAAAAAAAAAAAAAAA),
    .INIT_B(64'hCCCCCCCCCCCCCCCC),
    .INIT_C(64'hF0F0F0F0F0F0F0F0),
    .INIT_D(64'h0000000000000000)) 
    block_data_reg_704_767_12_14
       (.ADDRA({ADDRB[1],ADDRA[4:0]}),
        .ADDRB({ADDRB[1],ADDRA[4:0]}),
        .ADDRC({ADDRB[1],ADDRA[4:0]}),
        .ADDRD({\slv_reg2_reg_n_0_[5] ,\slv_reg2_reg_n_0_[4] ,\slv_reg2_reg_n_0_[3] ,\slv_reg2_reg_n_0_[2] ,\slv_reg2_reg_n_0_[1] ,\slv_reg2_reg_n_0_[0] }),
        .DIA(slv_reg3[12]),
        .DIB(slv_reg3[13]),
        .DIC(slv_reg3[14]),
        .DID(1'b0),
        .DOA(vga_clk_22),
        .DOB(vga_clk_23),
        .DOC(block_data_reg_704_767_12_14_n_2),
        .DOD(NLW_block_data_reg_704_767_12_14_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(block_data_reg_704_767_0_2_i_1_n_0));
  (* RTL_RAM_BITS = "12288" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/block_data" *) 
  (* ram_addr_begin = "704" *) 
  (* ram_addr_end = "767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D #(
    .INIT(64'hFF00FF00FF00FF00)) 
    block_data_reg_704_767_15_15
       (.A0(\slv_reg2_reg_n_0_[0] ),
        .A1(\slv_reg2_reg_n_0_[1] ),
        .A2(\slv_reg2_reg_n_0_[2] ),
        .A3(\slv_reg2_reg_n_0_[3] ),
        .A4(\slv_reg2_reg_n_0_[4] ),
        .A5(\slv_reg2_reg_n_0_[5] ),
        .D(slv_reg3[15]),
        .DPO(block_data_reg_704_767_15_15_n_0),
        .DPRA0(ADDRB[0]),
        .DPRA1(ADDRA[1]),
        .DPRA2(ADDRA[2]),
        .DPRA3(ADDRA[3]),
        .DPRA4(ADDRA[4]),
        .DPRA5(ADDRB[1]),
        .SPO(NLW_block_data_reg_704_767_15_15_SPO_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(block_data_reg_704_767_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "12288" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/block_data" *) 
  (* ram_addr_begin = "704" *) 
  (* ram_addr_end = "767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    block_data_reg_704_767_3_5
       (.ADDRA(ADDRA),
        .ADDRB(ADDRA),
        .ADDRC(ADDRA),
        .ADDRD({\slv_reg2_reg_n_0_[5] ,\slv_reg2_reg_n_0_[4] ,\slv_reg2_reg_n_0_[3] ,\slv_reg2_reg_n_0_[2] ,\slv_reg2_reg_n_0_[1] ,\slv_reg2_reg_n_0_[0] }),
        .DIA(slv_reg3[3]),
        .DIB(slv_reg3[4]),
        .DIC(slv_reg3[5]),
        .DID(1'b0),
        .DOA(block_data_reg_704_767_3_5_n_0),
        .DOB(block_data_reg_704_767_3_5_n_1),
        .DOC(block_data_reg_704_767_3_5_n_2),
        .DOD(NLW_block_data_reg_704_767_3_5_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(block_data_reg_704_767_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "12288" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/block_data" *) 
  (* ram_addr_begin = "704" *) 
  (* ram_addr_end = "767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'hAAAAAAAAAAAAAAAA),
    .INIT_D(64'h0000000000000000)) 
    block_data_reg_704_767_6_8
       (.ADDRA({ADDRB[1],ADDRA[4:1],ADDRB[0]}),
        .ADDRB({ADDRB[1],ADDRA[4:1],ADDRB[0]}),
        .ADDRC({ADDRB[1],ADDRA[4:1],ADDRB[0]}),
        .ADDRD({\slv_reg2_reg_n_0_[5] ,\slv_reg2_reg_n_0_[4] ,\slv_reg2_reg_n_0_[3] ,\slv_reg2_reg_n_0_[2] ,\slv_reg2_reg_n_0_[1] ,\slv_reg2_reg_n_0_[0] }),
        .DIA(slv_reg3[6]),
        .DIB(slv_reg3[7]),
        .DIC(slv_reg3[8]),
        .DID(1'b0),
        .DOA(block_data_reg_704_767_6_8_n_0),
        .DOB(block_data_reg_704_767_6_8_n_1),
        .DOC(block_data_reg_704_767_6_8_n_2),
        .DOD(NLW_block_data_reg_704_767_6_8_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(block_data_reg_704_767_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "12288" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/block_data" *) 
  (* ram_addr_begin = "704" *) 
  (* ram_addr_end = "767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'hCCCCCCCCCCCCCCCC),
    .INIT_B(64'hF0F0F0F0F0F0F0F0),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    block_data_reg_704_767_9_11
       (.ADDRA({ADDRB[1],ADDRA[4:1],ADDRB[0]}),
        .ADDRB({ADDRB[1],ADDRA[4:1],ADDRB[0]}),
        .ADDRC({ADDRB[1],ADDRA[4:1],ADDRB[0]}),
        .ADDRD({\slv_reg2_reg_n_0_[5] ,\slv_reg2_reg_n_0_[4] ,\slv_reg2_reg_n_0_[3] ,\slv_reg2_reg_n_0_[2] ,\slv_reg2_reg_n_0_[1] ,\slv_reg2_reg_n_0_[0] }),
        .DIA(slv_reg3[9]),
        .DIB(slv_reg3[10]),
        .DIC(slv_reg3[11]),
        .DID(1'b0),
        .DOA(block_data_reg_704_767_9_11_n_0),
        .DOB(block_data_reg_704_767_9_11_n_1),
        .DOC(block_data_reg_704_767_9_11_n_2),
        .DOD(NLW_block_data_reg_704_767_9_11_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(block_data_reg_704_767_0_2_i_1_n_0));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \out[0]_i_1 
       (.I0(\out[0]_i_2_n_0 ),
        .I1(block_addr[3]),
        .I2(\out[0]_i_3_n_0 ),
        .I3(block_addr[2]),
        .I4(\out[0]_i_4_n_0 ),
        .O(D[0]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \out[0]_i_1__0 
       (.I0(\out[0]_i_2__0_n_0 ),
        .I1(block_addr[3]),
        .I2(\out[0]_i_3__0_n_0 ),
        .I3(block_addr[2]),
        .I4(\out[0]_i_4__0_n_0 ),
        .O(\vcount_reg[9] [0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \out[0]_i_2 
       (.I0(block_data_reg_704_767_0_2_n_0),
        .I1(block_data_reg_640_703_0_2_n_0),
        .I2(block_addr[1]),
        .I3(block_data_reg_576_639_0_2_n_0),
        .I4(block_addr[0]),
        .I5(block_data_reg_512_575_0_2_n_0),
        .O(\out[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \out[0]_i_2__0 
       (.I0(block_data_reg_704_767_6_8_n_2),
        .I1(block_data_reg_640_703_6_8_n_2),
        .I2(block_addr[1]),
        .I3(block_data_reg_576_639_6_8_n_2),
        .I4(block_addr[0]),
        .I5(block_data_reg_512_575_6_8_n_2),
        .O(\out[0]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \out[0]_i_3 
       (.I0(block_data_reg_448_511_0_2_n_0),
        .I1(block_data_reg_384_447_0_2_n_0),
        .I2(block_addr[1]),
        .I3(block_data_reg_320_383_0_2_n_0),
        .I4(block_addr[0]),
        .I5(block_data_reg_256_319_0_2_n_0),
        .O(\out[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \out[0]_i_3__0 
       (.I0(block_data_reg_448_511_6_8_n_2),
        .I1(block_data_reg_384_447_6_8_n_2),
        .I2(block_addr[1]),
        .I3(block_data_reg_320_383_6_8_n_2),
        .I4(block_addr[0]),
        .I5(block_data_reg_256_319_6_8_n_2),
        .O(\out[0]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \out[0]_i_4 
       (.I0(block_data_reg_192_255_0_2_n_0),
        .I1(block_data_reg_128_191_0_2_n_0),
        .I2(block_addr[1]),
        .I3(block_data_reg_64_127_0_2_n_0),
        .I4(block_addr[0]),
        .I5(block_data_reg_0_63_0_2_n_0),
        .O(\out[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \out[0]_i_4__0 
       (.I0(block_data_reg_192_255_6_8_n_2),
        .I1(block_data_reg_128_191_6_8_n_2),
        .I2(block_addr[1]),
        .I3(block_data_reg_64_127_6_8_n_2),
        .I4(block_addr[0]),
        .I5(block_data_reg_0_63_6_8_n_2),
        .O(\out[0]_i_4__0_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \out[1]_i_1 
       (.I0(\out[1]_i_2_n_0 ),
        .I1(block_addr[3]),
        .I2(\out[1]_i_3_n_0 ),
        .I3(block_addr[2]),
        .I4(\out[1]_i_4_n_0 ),
        .O(D[1]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \out[1]_i_1__0 
       (.I0(\out[1]_i_2__0_n_0 ),
        .I1(block_addr[3]),
        .I2(\out[1]_i_3__0_n_0 ),
        .I3(block_addr[2]),
        .I4(\out[1]_i_4__0_n_0 ),
        .O(\vcount_reg[9] [1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \out[1]_i_2 
       (.I0(block_data_reg_704_767_0_2_n_1),
        .I1(block_data_reg_640_703_0_2_n_1),
        .I2(block_addr[1]),
        .I3(block_data_reg_576_639_0_2_n_1),
        .I4(block_addr[0]),
        .I5(block_data_reg_512_575_0_2_n_1),
        .O(\out[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \out[1]_i_2__0 
       (.I0(block_data_reg_704_767_9_11_n_0),
        .I1(block_data_reg_640_703_9_11_n_0),
        .I2(block_addr[1]),
        .I3(block_data_reg_576_639_9_11_n_0),
        .I4(block_addr[0]),
        .I5(block_data_reg_512_575_9_11_n_0),
        .O(\out[1]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \out[1]_i_3 
       (.I0(block_data_reg_448_511_0_2_n_1),
        .I1(block_data_reg_384_447_0_2_n_1),
        .I2(block_addr[1]),
        .I3(block_data_reg_320_383_0_2_n_1),
        .I4(block_addr[0]),
        .I5(block_data_reg_256_319_0_2_n_1),
        .O(\out[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \out[1]_i_3__0 
       (.I0(block_data_reg_448_511_9_11_n_0),
        .I1(block_data_reg_384_447_9_11_n_0),
        .I2(block_addr[1]),
        .I3(block_data_reg_320_383_9_11_n_0),
        .I4(block_addr[0]),
        .I5(block_data_reg_256_319_9_11_n_0),
        .O(\out[1]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \out[1]_i_4 
       (.I0(block_data_reg_192_255_0_2_n_1),
        .I1(block_data_reg_128_191_0_2_n_1),
        .I2(block_addr[1]),
        .I3(block_data_reg_64_127_0_2_n_1),
        .I4(block_addr[0]),
        .I5(block_data_reg_0_63_0_2_n_1),
        .O(\out[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \out[1]_i_4__0 
       (.I0(block_data_reg_192_255_9_11_n_0),
        .I1(block_data_reg_128_191_9_11_n_0),
        .I2(block_addr[1]),
        .I3(block_data_reg_64_127_9_11_n_0),
        .I4(block_addr[0]),
        .I5(block_data_reg_0_63_9_11_n_0),
        .O(\out[1]_i_4__0_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \out[2]_i_1 
       (.I0(\out[2]_i_2_n_0 ),
        .I1(block_addr[3]),
        .I2(\out[2]_i_3_n_0 ),
        .I3(block_addr[2]),
        .I4(\out[2]_i_4_n_0 ),
        .O(D[2]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \out[2]_i_1__0 
       (.I0(\out[2]_i_2__0_n_0 ),
        .I1(block_addr[3]),
        .I2(\out[2]_i_3__0_n_0 ),
        .I3(block_addr[2]),
        .I4(\out[2]_i_4__0_n_0 ),
        .O(\vcount_reg[9] [2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \out[2]_i_2 
       (.I0(block_data_reg_704_767_0_2_n_2),
        .I1(block_data_reg_640_703_0_2_n_2),
        .I2(block_addr[1]),
        .I3(block_data_reg_576_639_0_2_n_2),
        .I4(block_addr[0]),
        .I5(block_data_reg_512_575_0_2_n_2),
        .O(\out[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \out[2]_i_2__0 
       (.I0(block_data_reg_704_767_9_11_n_1),
        .I1(block_data_reg_640_703_9_11_n_1),
        .I2(block_addr[1]),
        .I3(block_data_reg_576_639_9_11_n_1),
        .I4(block_addr[0]),
        .I5(block_data_reg_512_575_9_11_n_1),
        .O(\out[2]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \out[2]_i_3 
       (.I0(block_data_reg_448_511_0_2_n_2),
        .I1(block_data_reg_384_447_0_2_n_2),
        .I2(block_addr[1]),
        .I3(block_data_reg_320_383_0_2_n_2),
        .I4(block_addr[0]),
        .I5(block_data_reg_256_319_0_2_n_2),
        .O(\out[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \out[2]_i_3__0 
       (.I0(block_data_reg_448_511_9_11_n_1),
        .I1(block_data_reg_384_447_9_11_n_1),
        .I2(block_addr[1]),
        .I3(block_data_reg_320_383_9_11_n_1),
        .I4(block_addr[0]),
        .I5(block_data_reg_256_319_9_11_n_1),
        .O(\out[2]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \out[2]_i_4 
       (.I0(block_data_reg_192_255_0_2_n_2),
        .I1(block_data_reg_128_191_0_2_n_2),
        .I2(block_addr[1]),
        .I3(block_data_reg_64_127_0_2_n_2),
        .I4(block_addr[0]),
        .I5(block_data_reg_0_63_0_2_n_2),
        .O(\out[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \out[2]_i_4__0 
       (.I0(block_data_reg_192_255_9_11_n_1),
        .I1(block_data_reg_128_191_9_11_n_1),
        .I2(block_addr[1]),
        .I3(block_data_reg_64_127_9_11_n_1),
        .I4(block_addr[0]),
        .I5(block_data_reg_0_63_9_11_n_1),
        .O(\out[2]_i_4__0_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \out[3]_i_1 
       (.I0(\out[3]_i_2_n_0 ),
        .I1(block_addr[3]),
        .I2(\out[3]_i_3_n_0 ),
        .I3(block_addr[2]),
        .I4(\out[3]_i_4_n_0 ),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \out[3]_i_2 
       (.I0(block_data_reg_704_767_3_5_n_0),
        .I1(block_data_reg_640_703_3_5_n_0),
        .I2(block_addr[1]),
        .I3(block_data_reg_576_639_3_5_n_0),
        .I4(block_addr[0]),
        .I5(block_data_reg_512_575_3_5_n_0),
        .O(\out[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \out[3]_i_3 
       (.I0(block_data_reg_448_511_3_5_n_0),
        .I1(block_data_reg_384_447_3_5_n_0),
        .I2(block_addr[1]),
        .I3(block_data_reg_320_383_3_5_n_0),
        .I4(block_addr[0]),
        .I5(block_data_reg_256_319_3_5_n_0),
        .O(\out[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \out[3]_i_4 
       (.I0(block_data_reg_192_255_3_5_n_0),
        .I1(block_data_reg_128_191_3_5_n_0),
        .I2(block_addr[1]),
        .I3(block_data_reg_64_127_3_5_n_0),
        .I4(block_addr[0]),
        .I5(block_data_reg_0_63_3_5_n_0),
        .O(\out[3]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \out[4]_i_1 
       (.I0(\out[4]_i_2_n_0 ),
        .I1(block_addr[3]),
        .I2(\out[4]_i_3_n_0 ),
        .I3(block_addr[2]),
        .I4(\out[4]_i_4_n_0 ),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \out[4]_i_2 
       (.I0(block_data_reg_704_767_3_5_n_1),
        .I1(block_data_reg_640_703_3_5_n_1),
        .I2(block_addr[1]),
        .I3(block_data_reg_576_639_3_5_n_1),
        .I4(block_addr[0]),
        .I5(block_data_reg_512_575_3_5_n_1),
        .O(\out[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \out[4]_i_3 
       (.I0(block_data_reg_448_511_3_5_n_1),
        .I1(block_data_reg_384_447_3_5_n_1),
        .I2(block_addr[1]),
        .I3(block_data_reg_320_383_3_5_n_1),
        .I4(block_addr[0]),
        .I5(block_data_reg_256_319_3_5_n_1),
        .O(\out[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \out[4]_i_4 
       (.I0(block_data_reg_192_255_3_5_n_1),
        .I1(block_data_reg_128_191_3_5_n_1),
        .I2(block_addr[1]),
        .I3(block_data_reg_64_127_3_5_n_1),
        .I4(block_addr[0]),
        .I5(block_data_reg_0_63_3_5_n_1),
        .O(\out[4]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \out[5]_i_1 
       (.I0(\out[5]_i_2_n_0 ),
        .I1(block_addr[3]),
        .I2(\out[5]_i_4_n_0 ),
        .I3(block_addr[2]),
        .I4(\out[5]_i_6_n_0 ),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \out[5]_i_2 
       (.I0(block_data_reg_704_767_3_5_n_2),
        .I1(block_data_reg_640_703_3_5_n_2),
        .I2(block_addr[1]),
        .I3(block_data_reg_576_639_3_5_n_2),
        .I4(block_addr[0]),
        .I5(block_data_reg_512_575_3_5_n_2),
        .O(\out[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \out[5]_i_4 
       (.I0(block_data_reg_448_511_3_5_n_2),
        .I1(block_data_reg_384_447_3_5_n_2),
        .I2(block_addr[1]),
        .I3(block_data_reg_320_383_3_5_n_2),
        .I4(block_addr[0]),
        .I5(block_data_reg_256_319_3_5_n_2),
        .O(\out[5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \out[5]_i_6 
       (.I0(block_data_reg_192_255_3_5_n_2),
        .I1(block_data_reg_128_191_3_5_n_2),
        .I2(block_addr[1]),
        .I3(block_data_reg_64_127_3_5_n_2),
        .I4(block_addr[0]),
        .I5(block_data_reg_0_63_3_5_n_2),
        .O(\out[5]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \rgb_out[0]_i_1 
       (.I0(\rgb_out[11]_i_3_n_0 ),
        .I1(\rgb_out[0]_i_2_n_0 ),
        .I2(\rgb_out[11]_i_5_n_0 ),
        .I3(\rgb_out[0]_i_3_n_0 ),
        .O(\rgb_out[11]_i_6_0 [0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[0]_i_10 
       (.I0(\rgb_out[0]_i_36_n_0 ),
        .I1(\rgb_out[0]_i_37_n_0 ),
        .I2(vcount_nxt[4]),
        .I3(\rgb_out[0]_i_38_n_0 ),
        .I4(vcount_nxt[3]),
        .I5(\rgb_out[0]_i_39_n_0 ),
        .O(\rgb_out[0]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[0]_i_11 
       (.I0(\rgb_out[0]_i_40_n_0 ),
        .I1(\rgb_out[0]_i_41_n_0 ),
        .I2(vcount_nxt[4]),
        .I3(\rgb_out[0]_i_42_n_0 ),
        .I4(vcount_nxt[3]),
        .I5(\rgb_out[0]_i_43_n_0 ),
        .O(\rgb_out[0]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[0]_i_12 
       (.I0(texture_data_reg_4032_4095_0_2_n_0),
        .I1(texture_data_reg_3968_4031_0_2_n_0),
        .I2(\rgb_out[0]_i_8_0 ),
        .I3(texture_data_reg_3904_3967_0_2_n_0),
        .I4(\rgb_out[2]_i_7_0 ),
        .I5(texture_data_reg_3840_3903_0_2_n_0),
        .O(\rgb_out[0]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[0]_i_13 
       (.I0(texture_data_reg_3776_3839_0_2_n_0),
        .I1(texture_data_reg_3712_3775_0_2_n_0),
        .I2(\rgb_out[0]_i_8_0 ),
        .I3(texture_data_reg_3648_3711_0_2_n_0),
        .I4(\rgb_out[2]_i_7_0 ),
        .I5(texture_data_reg_3584_3647_0_2_n_0),
        .O(\rgb_out[0]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[0]_i_14 
       (.I0(texture_data_reg_3520_3583_0_2_n_0),
        .I1(texture_data_reg_3456_3519_0_2_n_0),
        .I2(\rgb_out[0]_i_8_0 ),
        .I3(texture_data_reg_3392_3455_0_2_n_0),
        .I4(\rgb_out[2]_i_7_0 ),
        .I5(texture_data_reg_3328_3391_0_2_n_0),
        .O(\rgb_out[0]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[0]_i_15 
       (.I0(texture_data_reg_3264_3327_0_2_n_0),
        .I1(texture_data_reg_3200_3263_0_2_n_0),
        .I2(\rgb_out[0]_i_8_0 ),
        .I3(texture_data_reg_3136_3199_0_2_n_0),
        .I4(\rgb_out[2]_i_7_0 ),
        .I5(texture_data_reg_3072_3135_0_2_n_0),
        .O(\rgb_out[0]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[0]_i_16 
       (.I0(texture_data_reg_3008_3071_0_2_n_0),
        .I1(texture_data_reg_2944_3007_0_2_n_0),
        .I2(\rgb_out[0]_i_8_0 ),
        .I3(texture_data_reg_2880_2943_0_2_n_0),
        .I4(\rgb_out[2]_i_7_0 ),
        .I5(texture_data_reg_2816_2879_0_2_n_0),
        .O(\rgb_out[0]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[0]_i_17 
       (.I0(texture_data_reg_2752_2815_0_2_n_0),
        .I1(texture_data_reg_2688_2751_0_2_n_0),
        .I2(\rgb_out[0]_i_8_0 ),
        .I3(texture_data_reg_2624_2687_0_2_n_0),
        .I4(\rgb_out[2]_i_7_0 ),
        .I5(texture_data_reg_2560_2623_0_2_n_0),
        .O(\rgb_out[0]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[0]_i_18 
       (.I0(texture_data_reg_2496_2559_0_2_n_0),
        .I1(texture_data_reg_2432_2495_0_2_n_0),
        .I2(\rgb_out[0]_i_8_0 ),
        .I3(texture_data_reg_2368_2431_0_2_n_0),
        .I4(\rgb_out[2]_i_7_0 ),
        .I5(texture_data_reg_2304_2367_0_2_n_0),
        .O(\rgb_out[0]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[0]_i_19 
       (.I0(texture_data_reg_2240_2303_0_2_n_0),
        .I1(texture_data_reg_2176_2239_0_2_n_0),
        .I2(\rgb_out[0]_i_8_0 ),
        .I3(texture_data_reg_2112_2175_0_2_n_0),
        .I4(\rgb_out[2]_i_7_0 ),
        .I5(texture_data_reg_2048_2111_0_2_n_0),
        .O(\rgb_out[0]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[0]_i_2 
       (.I0(\rgb_out[0]_i_4_n_0 ),
        .I1(\rgb_out[0]_i_5_n_0 ),
        .I2(\rgb_out_reg[0] ),
        .I3(\rgb_out[0]_i_6_n_0 ),
        .I4(\rgb_out_reg[0]_0 ),
        .I5(\rgb_out[0]_i_7_n_0 ),
        .O(\rgb_out[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[0]_i_20 
       (.I0(texture_data_reg_1984_2047_0_2_n_0),
        .I1(texture_data_reg_1920_1983_0_2_n_0),
        .I2(\rgb_out[0]_i_8_0 ),
        .I3(texture_data_reg_1856_1919_0_2_n_0),
        .I4(\rgb_out[2]_i_7_0 ),
        .I5(texture_data_reg_1792_1855_0_2_n_0),
        .O(\rgb_out[0]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[0]_i_21 
       (.I0(texture_data_reg_1728_1791_0_2_n_0),
        .I1(texture_data_reg_1664_1727_0_2_n_0),
        .I2(\rgb_out[0]_i_8_0 ),
        .I3(texture_data_reg_1600_1663_0_2_n_0),
        .I4(\rgb_out[2]_i_7_0 ),
        .I5(texture_data_reg_1536_1599_0_2_n_0),
        .O(\rgb_out[0]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[0]_i_22 
       (.I0(texture_data_reg_1472_1535_0_2_n_0),
        .I1(texture_data_reg_1408_1471_0_2_n_0),
        .I2(\rgb_out[0]_i_8_0 ),
        .I3(texture_data_reg_1344_1407_0_2_n_0),
        .I4(\rgb_out[2]_i_7_0 ),
        .I5(texture_data_reg_1280_1343_0_2_n_0),
        .O(\rgb_out[0]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[0]_i_23 
       (.I0(texture_data_reg_1216_1279_0_2_n_0),
        .I1(texture_data_reg_1152_1215_0_2_n_0),
        .I2(\rgb_out[0]_i_8_0 ),
        .I3(texture_data_reg_1088_1151_0_2_n_0),
        .I4(\rgb_out[2]_i_7_0 ),
        .I5(texture_data_reg_1024_1087_0_2_n_0),
        .O(\rgb_out[0]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[0]_i_24 
       (.I0(texture_data_reg_960_1023_0_2_n_0),
        .I1(texture_data_reg_896_959_0_2_n_0),
        .I2(\rgb_out[0]_i_8_0 ),
        .I3(texture_data_reg_832_895_0_2_n_0),
        .I4(\rgb_out[2]_i_7_0 ),
        .I5(texture_data_reg_768_831_0_2_n_0),
        .O(\rgb_out[0]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[0]_i_25 
       (.I0(texture_data_reg_704_767_0_2_n_0),
        .I1(texture_data_reg_640_703_0_2_n_0),
        .I2(\rgb_out[0]_i_8_0 ),
        .I3(texture_data_reg_576_639_0_2_n_0),
        .I4(\rgb_out[2]_i_7_0 ),
        .I5(texture_data_reg_512_575_0_2_n_0),
        .O(\rgb_out[0]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[0]_i_26 
       (.I0(texture_data_reg_448_511_0_2_n_0),
        .I1(texture_data_reg_384_447_0_2_n_0),
        .I2(\rgb_out[0]_i_8_0 ),
        .I3(texture_data_reg_320_383_0_2_n_0),
        .I4(\rgb_out[2]_i_7_0 ),
        .I5(texture_data_reg_256_319_0_2_n_0),
        .O(\rgb_out[0]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[0]_i_27 
       (.I0(texture_data_reg_192_255_0_2_n_0),
        .I1(texture_data_reg_128_191_0_2_n_0),
        .I2(\rgb_out[0]_i_8_0 ),
        .I3(texture_data_reg_64_127_0_2_n_0),
        .I4(\rgb_out[2]_i_7_0 ),
        .I5(texture_data_reg_0_63_0_2_n_0),
        .O(\rgb_out[0]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[0]_i_28 
       (.I0(texture_data_reg_8128_8191_0_2_n_0),
        .I1(texture_data_reg_8064_8127_0_2_n_0),
        .I2(\rgb_out[0]_i_8_0 ),
        .I3(texture_data_reg_8000_8063_0_2_n_0),
        .I4(\rgb_out[2]_i_7_0 ),
        .I5(texture_data_reg_7936_7999_0_2_n_0),
        .O(\rgb_out[0]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[0]_i_29 
       (.I0(texture_data_reg_7872_7935_0_2_n_0),
        .I1(texture_data_reg_7808_7871_0_2_n_0),
        .I2(\rgb_out[0]_i_8_0 ),
        .I3(texture_data_reg_7744_7807_0_2_n_0),
        .I4(\rgb_out[2]_i_7_0 ),
        .I5(texture_data_reg_7680_7743_0_2_n_0),
        .O(\rgb_out[0]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[0]_i_3 
       (.I0(\rgb_out[0]_i_8_n_0 ),
        .I1(\rgb_out[0]_i_9_n_0 ),
        .I2(\rgb_out_reg[0] ),
        .I3(\rgb_out[0]_i_10_n_0 ),
        .I4(\rgb_out_reg[0]_0 ),
        .I5(\rgb_out[0]_i_11_n_0 ),
        .O(\rgb_out[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[0]_i_30 
       (.I0(texture_data_reg_7616_7679_0_2_n_0),
        .I1(texture_data_reg_7552_7615_0_2_n_0),
        .I2(\rgb_out[0]_i_8_0 ),
        .I3(texture_data_reg_7488_7551_0_2_n_0),
        .I4(\rgb_out[2]_i_7_0 ),
        .I5(texture_data_reg_7424_7487_0_2_n_0),
        .O(\rgb_out[0]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[0]_i_31 
       (.I0(texture_data_reg_7360_7423_0_2_n_0),
        .I1(texture_data_reg_7296_7359_0_2_n_0),
        .I2(\rgb_out[0]_i_8_0 ),
        .I3(texture_data_reg_7232_7295_0_2_n_0),
        .I4(\rgb_out[2]_i_7_0 ),
        .I5(texture_data_reg_7168_7231_0_2_n_0),
        .O(\rgb_out[0]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[0]_i_32 
       (.I0(texture_data_reg_7104_7167_0_2_n_0),
        .I1(texture_data_reg_7040_7103_0_2_n_0),
        .I2(\rgb_out[0]_i_8_0 ),
        .I3(texture_data_reg_6976_7039_0_2_n_0),
        .I4(\rgb_out[2]_i_7_0 ),
        .I5(texture_data_reg_6912_6975_0_2_n_0),
        .O(\rgb_out[0]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[0]_i_33 
       (.I0(texture_data_reg_6848_6911_0_2_n_0),
        .I1(texture_data_reg_6784_6847_0_2_n_0),
        .I2(\rgb_out[0]_i_8_0 ),
        .I3(texture_data_reg_6720_6783_0_2_n_0),
        .I4(\rgb_out[2]_i_7_0 ),
        .I5(texture_data_reg_6656_6719_0_2_n_0),
        .O(\rgb_out[0]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[0]_i_34 
       (.I0(texture_data_reg_6592_6655_0_2_n_0),
        .I1(texture_data_reg_6528_6591_0_2_n_0),
        .I2(\rgb_out[0]_i_8_0 ),
        .I3(texture_data_reg_6464_6527_0_2_n_0),
        .I4(\rgb_out[2]_i_7_0 ),
        .I5(texture_data_reg_6400_6463_0_2_n_0),
        .O(\rgb_out[0]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[0]_i_35 
       (.I0(texture_data_reg_6336_6399_0_2_n_0),
        .I1(texture_data_reg_6272_6335_0_2_n_0),
        .I2(\rgb_out[0]_i_8_0 ),
        .I3(texture_data_reg_6208_6271_0_2_n_0),
        .I4(\rgb_out[2]_i_7_0 ),
        .I5(texture_data_reg_6144_6207_0_2_n_0),
        .O(\rgb_out[0]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[0]_i_36 
       (.I0(texture_data_reg_6080_6143_0_2_n_0),
        .I1(texture_data_reg_6016_6079_0_2_n_0),
        .I2(\rgb_out[0]_i_8_0 ),
        .I3(texture_data_reg_5952_6015_0_2_n_0),
        .I4(\rgb_out[2]_i_7_0 ),
        .I5(texture_data_reg_5888_5951_0_2_n_0),
        .O(\rgb_out[0]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[0]_i_37 
       (.I0(texture_data_reg_5824_5887_0_2_n_0),
        .I1(texture_data_reg_5760_5823_0_2_n_0),
        .I2(\rgb_out[0]_i_8_0 ),
        .I3(texture_data_reg_5696_5759_0_2_n_0),
        .I4(\rgb_out[2]_i_7_0 ),
        .I5(texture_data_reg_5632_5695_0_2_n_0),
        .O(\rgb_out[0]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[0]_i_38 
       (.I0(texture_data_reg_5568_5631_0_2_n_0),
        .I1(texture_data_reg_5504_5567_0_2_n_0),
        .I2(\rgb_out[0]_i_8_0 ),
        .I3(texture_data_reg_5440_5503_0_2_n_0),
        .I4(\rgb_out[2]_i_7_0 ),
        .I5(texture_data_reg_5376_5439_0_2_n_0),
        .O(\rgb_out[0]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[0]_i_39 
       (.I0(texture_data_reg_5312_5375_0_2_n_0),
        .I1(texture_data_reg_5248_5311_0_2_n_0),
        .I2(\rgb_out[0]_i_8_0 ),
        .I3(texture_data_reg_5184_5247_0_2_n_0),
        .I4(\rgb_out[2]_i_7_0 ),
        .I5(texture_data_reg_5120_5183_0_2_n_0),
        .O(\rgb_out[0]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[0]_i_4 
       (.I0(\rgb_out[0]_i_12_n_0 ),
        .I1(\rgb_out[0]_i_13_n_0 ),
        .I2(vcount_nxt[4]),
        .I3(\rgb_out[0]_i_14_n_0 ),
        .I4(vcount_nxt[3]),
        .I5(\rgb_out[0]_i_15_n_0 ),
        .O(\rgb_out[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[0]_i_40 
       (.I0(texture_data_reg_5056_5119_0_2_n_0),
        .I1(texture_data_reg_4992_5055_0_2_n_0),
        .I2(\rgb_out[0]_i_8_0 ),
        .I3(texture_data_reg_4928_4991_0_2_n_0),
        .I4(\rgb_out[2]_i_7_0 ),
        .I5(texture_data_reg_4864_4927_0_2_n_0),
        .O(\rgb_out[0]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[0]_i_41 
       (.I0(texture_data_reg_4800_4863_0_2_n_0),
        .I1(texture_data_reg_4736_4799_0_2_n_0),
        .I2(\rgb_out[0]_i_8_0 ),
        .I3(texture_data_reg_4672_4735_0_2_n_0),
        .I4(\rgb_out[2]_i_7_0 ),
        .I5(texture_data_reg_4608_4671_0_2_n_0),
        .O(\rgb_out[0]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[0]_i_42 
       (.I0(texture_data_reg_4544_4607_0_2_n_0),
        .I1(texture_data_reg_4480_4543_0_2_n_0),
        .I2(\rgb_out[0]_i_8_0 ),
        .I3(texture_data_reg_4416_4479_0_2_n_0),
        .I4(\rgb_out[2]_i_7_0 ),
        .I5(texture_data_reg_4352_4415_0_2_n_0),
        .O(\rgb_out[0]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[0]_i_43 
       (.I0(texture_data_reg_4288_4351_0_2_n_0),
        .I1(texture_data_reg_4224_4287_0_2_n_0),
        .I2(\rgb_out[0]_i_8_0 ),
        .I3(texture_data_reg_4160_4223_0_2_n_0),
        .I4(\rgb_out[2]_i_7_0 ),
        .I5(texture_data_reg_4096_4159_0_2_n_0),
        .O(\rgb_out[0]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[0]_i_5 
       (.I0(\rgb_out[0]_i_16_n_0 ),
        .I1(\rgb_out[0]_i_17_n_0 ),
        .I2(vcount_nxt[4]),
        .I3(\rgb_out[0]_i_18_n_0 ),
        .I4(vcount_nxt[3]),
        .I5(\rgb_out[0]_i_19_n_0 ),
        .O(\rgb_out[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[0]_i_6 
       (.I0(\rgb_out[0]_i_20_n_0 ),
        .I1(\rgb_out[0]_i_21_n_0 ),
        .I2(vcount_nxt[4]),
        .I3(\rgb_out[0]_i_22_n_0 ),
        .I4(vcount_nxt[3]),
        .I5(\rgb_out[0]_i_23_n_0 ),
        .O(\rgb_out[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[0]_i_7 
       (.I0(\rgb_out[0]_i_24_n_0 ),
        .I1(\rgb_out[0]_i_25_n_0 ),
        .I2(vcount_nxt[4]),
        .I3(\rgb_out[0]_i_26_n_0 ),
        .I4(vcount_nxt[3]),
        .I5(\rgb_out[0]_i_27_n_0 ),
        .O(\rgb_out[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[0]_i_8 
       (.I0(\rgb_out[0]_i_28_n_0 ),
        .I1(\rgb_out[0]_i_29_n_0 ),
        .I2(vcount_nxt[4]),
        .I3(\rgb_out[0]_i_30_n_0 ),
        .I4(vcount_nxt[3]),
        .I5(\rgb_out[0]_i_31_n_0 ),
        .O(\rgb_out[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[0]_i_9 
       (.I0(\rgb_out[0]_i_32_n_0 ),
        .I1(\rgb_out[0]_i_33_n_0 ),
        .I2(vcount_nxt[4]),
        .I3(\rgb_out[0]_i_34_n_0 ),
        .I4(vcount_nxt[3]),
        .I5(\rgb_out[0]_i_35_n_0 ),
        .O(\rgb_out[0]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \rgb_out[10]_i_1 
       (.I0(\rgb_out[11]_i_3_n_0 ),
        .I1(\rgb_out[10]_i_2_n_0 ),
        .I2(\rgb_out[11]_i_5_n_0 ),
        .I3(\rgb_out[10]_i_3_n_0 ),
        .O(\rgb_out[11]_i_6_0 [10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[10]_i_10 
       (.I0(\rgb_out[10]_i_36_n_0 ),
        .I1(\rgb_out[10]_i_37_n_0 ),
        .I2(vcount_nxt[4]),
        .I3(\rgb_out[10]_i_38_n_0 ),
        .I4(vcount_nxt[3]),
        .I5(\rgb_out[10]_i_39_n_0 ),
        .O(\rgb_out[10]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[10]_i_11 
       (.I0(\rgb_out[10]_i_40_n_0 ),
        .I1(\rgb_out[10]_i_41_n_0 ),
        .I2(vcount_nxt[4]),
        .I3(\rgb_out[10]_i_42_n_0 ),
        .I4(vcount_nxt[3]),
        .I5(\rgb_out[10]_i_43_n_0 ),
        .O(\rgb_out[10]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[10]_i_12 
       (.I0(texture_data_reg_4032_4095_9_11_n_1),
        .I1(texture_data_reg_3968_4031_9_11_n_1),
        .I2(vcount_nxt[2]),
        .I3(texture_data_reg_3904_3967_9_11_n_1),
        .I4(vcount_nxt[1]),
        .I5(texture_data_reg_3840_3903_9_11_n_1),
        .O(\rgb_out[10]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[10]_i_13 
       (.I0(texture_data_reg_3776_3839_9_11_n_1),
        .I1(texture_data_reg_3712_3775_9_11_n_1),
        .I2(vcount_nxt[2]),
        .I3(texture_data_reg_3648_3711_9_11_n_1),
        .I4(vcount_nxt[1]),
        .I5(texture_data_reg_3584_3647_9_11_n_1),
        .O(\rgb_out[10]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[10]_i_14 
       (.I0(texture_data_reg_3520_3583_9_11_n_1),
        .I1(texture_data_reg_3456_3519_9_11_n_1),
        .I2(vcount_nxt[2]),
        .I3(texture_data_reg_3392_3455_9_11_n_1),
        .I4(vcount_nxt[1]),
        .I5(texture_data_reg_3328_3391_9_11_n_1),
        .O(\rgb_out[10]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[10]_i_15 
       (.I0(texture_data_reg_3264_3327_9_11_n_1),
        .I1(texture_data_reg_3200_3263_9_11_n_1),
        .I2(vcount_nxt[2]),
        .I3(texture_data_reg_3136_3199_9_11_n_1),
        .I4(vcount_nxt[1]),
        .I5(texture_data_reg_3072_3135_9_11_n_1),
        .O(\rgb_out[10]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[10]_i_16 
       (.I0(texture_data_reg_3008_3071_9_11_n_1),
        .I1(texture_data_reg_2944_3007_9_11_n_1),
        .I2(vcount_nxt[2]),
        .I3(texture_data_reg_2880_2943_9_11_n_1),
        .I4(vcount_nxt[1]),
        .I5(texture_data_reg_2816_2879_9_11_n_1),
        .O(\rgb_out[10]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[10]_i_17 
       (.I0(texture_data_reg_2752_2815_9_11_n_1),
        .I1(texture_data_reg_2688_2751_9_11_n_1),
        .I2(vcount_nxt[2]),
        .I3(texture_data_reg_2624_2687_9_11_n_1),
        .I4(vcount_nxt[1]),
        .I5(texture_data_reg_2560_2623_9_11_n_1),
        .O(\rgb_out[10]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[10]_i_18 
       (.I0(texture_data_reg_2496_2559_9_11_n_1),
        .I1(texture_data_reg_2432_2495_9_11_n_1),
        .I2(vcount_nxt[2]),
        .I3(texture_data_reg_2368_2431_9_11_n_1),
        .I4(vcount_nxt[1]),
        .I5(texture_data_reg_2304_2367_9_11_n_1),
        .O(\rgb_out[10]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[10]_i_19 
       (.I0(texture_data_reg_2240_2303_9_11_n_1),
        .I1(texture_data_reg_2176_2239_9_11_n_1),
        .I2(vcount_nxt[2]),
        .I3(texture_data_reg_2112_2175_9_11_n_1),
        .I4(vcount_nxt[1]),
        .I5(texture_data_reg_2048_2111_9_11_n_1),
        .O(\rgb_out[10]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[10]_i_2 
       (.I0(\rgb_out[10]_i_4_n_0 ),
        .I1(\rgb_out[10]_i_5_n_0 ),
        .I2(\rgb_out_reg[0] ),
        .I3(\rgb_out[10]_i_6_n_0 ),
        .I4(\rgb_out_reg[0]_0 ),
        .I5(\rgb_out[10]_i_7_n_0 ),
        .O(\rgb_out[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[10]_i_20 
       (.I0(texture_data_reg_1984_2047_9_11_n_1),
        .I1(texture_data_reg_1920_1983_9_11_n_1),
        .I2(vcount_nxt[2]),
        .I3(texture_data_reg_1856_1919_9_11_n_1),
        .I4(vcount_nxt[1]),
        .I5(texture_data_reg_1792_1855_9_11_n_1),
        .O(\rgb_out[10]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[10]_i_21 
       (.I0(texture_data_reg_1728_1791_9_11_n_1),
        .I1(texture_data_reg_1664_1727_9_11_n_1),
        .I2(vcount_nxt[2]),
        .I3(texture_data_reg_1600_1663_9_11_n_1),
        .I4(vcount_nxt[1]),
        .I5(texture_data_reg_1536_1599_9_11_n_1),
        .O(\rgb_out[10]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[10]_i_22 
       (.I0(texture_data_reg_1472_1535_9_11_n_1),
        .I1(texture_data_reg_1408_1471_9_11_n_1),
        .I2(vcount_nxt[2]),
        .I3(texture_data_reg_1344_1407_9_11_n_1),
        .I4(vcount_nxt[1]),
        .I5(texture_data_reg_1280_1343_9_11_n_1),
        .O(\rgb_out[10]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[10]_i_23 
       (.I0(texture_data_reg_1216_1279_9_11_n_1),
        .I1(texture_data_reg_1152_1215_9_11_n_1),
        .I2(vcount_nxt[2]),
        .I3(texture_data_reg_1088_1151_9_11_n_1),
        .I4(vcount_nxt[1]),
        .I5(texture_data_reg_1024_1087_9_11_n_1),
        .O(\rgb_out[10]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[10]_i_24 
       (.I0(texture_data_reg_960_1023_9_11_n_1),
        .I1(texture_data_reg_896_959_9_11_n_1),
        .I2(vcount_nxt[2]),
        .I3(texture_data_reg_832_895_9_11_n_1),
        .I4(vcount_nxt[1]),
        .I5(texture_data_reg_768_831_9_11_n_1),
        .O(\rgb_out[10]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[10]_i_25 
       (.I0(texture_data_reg_704_767_9_11_n_1),
        .I1(texture_data_reg_640_703_9_11_n_1),
        .I2(vcount_nxt[2]),
        .I3(texture_data_reg_576_639_9_11_n_1),
        .I4(vcount_nxt[1]),
        .I5(texture_data_reg_512_575_9_11_n_1),
        .O(\rgb_out[10]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[10]_i_26 
       (.I0(texture_data_reg_448_511_9_11_n_1),
        .I1(texture_data_reg_384_447_9_11_n_1),
        .I2(vcount_nxt[2]),
        .I3(texture_data_reg_320_383_9_11_n_1),
        .I4(vcount_nxt[1]),
        .I5(texture_data_reg_256_319_9_11_n_1),
        .O(\rgb_out[10]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[10]_i_27 
       (.I0(texture_data_reg_192_255_9_11_n_1),
        .I1(texture_data_reg_128_191_9_11_n_1),
        .I2(vcount_nxt[2]),
        .I3(texture_data_reg_64_127_9_11_n_1),
        .I4(vcount_nxt[1]),
        .I5(texture_data_reg_0_63_9_11_n_1),
        .O(\rgb_out[10]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[10]_i_28 
       (.I0(texture_data_reg_8128_8191_9_11_n_1),
        .I1(texture_data_reg_8064_8127_9_11_n_1),
        .I2(vcount_nxt[2]),
        .I3(texture_data_reg_8000_8063_9_11_n_1),
        .I4(vcount_nxt[1]),
        .I5(texture_data_reg_7936_7999_9_11_n_1),
        .O(\rgb_out[10]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[10]_i_29 
       (.I0(texture_data_reg_7872_7935_9_11_n_1),
        .I1(texture_data_reg_7808_7871_9_11_n_1),
        .I2(vcount_nxt[2]),
        .I3(texture_data_reg_7744_7807_9_11_n_1),
        .I4(vcount_nxt[1]),
        .I5(texture_data_reg_7680_7743_9_11_n_1),
        .O(\rgb_out[10]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[10]_i_3 
       (.I0(\rgb_out[10]_i_8_n_0 ),
        .I1(\rgb_out[10]_i_9_n_0 ),
        .I2(\rgb_out_reg[0] ),
        .I3(\rgb_out[10]_i_10_n_0 ),
        .I4(\rgb_out_reg[0]_0 ),
        .I5(\rgb_out[10]_i_11_n_0 ),
        .O(\rgb_out[10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[10]_i_30 
       (.I0(texture_data_reg_7616_7679_9_11_n_1),
        .I1(texture_data_reg_7552_7615_9_11_n_1),
        .I2(vcount_nxt[2]),
        .I3(texture_data_reg_7488_7551_9_11_n_1),
        .I4(vcount_nxt[1]),
        .I5(texture_data_reg_7424_7487_9_11_n_1),
        .O(\rgb_out[10]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[10]_i_31 
       (.I0(texture_data_reg_7360_7423_9_11_n_1),
        .I1(texture_data_reg_7296_7359_9_11_n_1),
        .I2(vcount_nxt[2]),
        .I3(texture_data_reg_7232_7295_9_11_n_1),
        .I4(vcount_nxt[1]),
        .I5(texture_data_reg_7168_7231_9_11_n_1),
        .O(\rgb_out[10]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[10]_i_32 
       (.I0(texture_data_reg_7104_7167_9_11_n_1),
        .I1(texture_data_reg_7040_7103_9_11_n_1),
        .I2(vcount_nxt[2]),
        .I3(texture_data_reg_6976_7039_9_11_n_1),
        .I4(vcount_nxt[1]),
        .I5(texture_data_reg_6912_6975_9_11_n_1),
        .O(\rgb_out[10]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[10]_i_33 
       (.I0(texture_data_reg_6848_6911_9_11_n_1),
        .I1(texture_data_reg_6784_6847_9_11_n_1),
        .I2(vcount_nxt[2]),
        .I3(texture_data_reg_6720_6783_9_11_n_1),
        .I4(vcount_nxt[1]),
        .I5(texture_data_reg_6656_6719_9_11_n_1),
        .O(\rgb_out[10]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[10]_i_34 
       (.I0(texture_data_reg_6592_6655_9_11_n_1),
        .I1(texture_data_reg_6528_6591_9_11_n_1),
        .I2(vcount_nxt[2]),
        .I3(texture_data_reg_6464_6527_9_11_n_1),
        .I4(vcount_nxt[1]),
        .I5(texture_data_reg_6400_6463_9_11_n_1),
        .O(\rgb_out[10]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[10]_i_35 
       (.I0(texture_data_reg_6336_6399_9_11_n_1),
        .I1(texture_data_reg_6272_6335_9_11_n_1),
        .I2(vcount_nxt[2]),
        .I3(texture_data_reg_6208_6271_9_11_n_1),
        .I4(vcount_nxt[1]),
        .I5(texture_data_reg_6144_6207_9_11_n_1),
        .O(\rgb_out[10]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[10]_i_36 
       (.I0(texture_data_reg_6080_6143_9_11_n_1),
        .I1(texture_data_reg_6016_6079_9_11_n_1),
        .I2(vcount_nxt[2]),
        .I3(texture_data_reg_5952_6015_9_11_n_1),
        .I4(vcount_nxt[1]),
        .I5(texture_data_reg_5888_5951_9_11_n_1),
        .O(\rgb_out[10]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[10]_i_37 
       (.I0(texture_data_reg_5824_5887_9_11_n_1),
        .I1(texture_data_reg_5760_5823_9_11_n_1),
        .I2(vcount_nxt[2]),
        .I3(texture_data_reg_5696_5759_9_11_n_1),
        .I4(vcount_nxt[1]),
        .I5(texture_data_reg_5632_5695_9_11_n_1),
        .O(\rgb_out[10]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[10]_i_38 
       (.I0(texture_data_reg_5568_5631_9_11_n_1),
        .I1(texture_data_reg_5504_5567_9_11_n_1),
        .I2(vcount_nxt[2]),
        .I3(texture_data_reg_5440_5503_9_11_n_1),
        .I4(vcount_nxt[1]),
        .I5(texture_data_reg_5376_5439_9_11_n_1),
        .O(\rgb_out[10]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[10]_i_39 
       (.I0(texture_data_reg_5312_5375_9_11_n_1),
        .I1(texture_data_reg_5248_5311_9_11_n_1),
        .I2(vcount_nxt[2]),
        .I3(texture_data_reg_5184_5247_9_11_n_1),
        .I4(vcount_nxt[1]),
        .I5(texture_data_reg_5120_5183_9_11_n_1),
        .O(\rgb_out[10]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[10]_i_4 
       (.I0(\rgb_out[10]_i_12_n_0 ),
        .I1(\rgb_out[10]_i_13_n_0 ),
        .I2(vcount_nxt[4]),
        .I3(\rgb_out[10]_i_14_n_0 ),
        .I4(vcount_nxt[3]),
        .I5(\rgb_out[10]_i_15_n_0 ),
        .O(\rgb_out[10]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[10]_i_40 
       (.I0(texture_data_reg_5056_5119_9_11_n_1),
        .I1(texture_data_reg_4992_5055_9_11_n_1),
        .I2(vcount_nxt[2]),
        .I3(texture_data_reg_4928_4991_9_11_n_1),
        .I4(vcount_nxt[1]),
        .I5(texture_data_reg_4864_4927_9_11_n_1),
        .O(\rgb_out[10]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[10]_i_41 
       (.I0(texture_data_reg_4800_4863_9_11_n_1),
        .I1(texture_data_reg_4736_4799_9_11_n_1),
        .I2(vcount_nxt[2]),
        .I3(texture_data_reg_4672_4735_9_11_n_1),
        .I4(vcount_nxt[1]),
        .I5(texture_data_reg_4608_4671_9_11_n_1),
        .O(\rgb_out[10]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[10]_i_42 
       (.I0(texture_data_reg_4544_4607_9_11_n_1),
        .I1(texture_data_reg_4480_4543_9_11_n_1),
        .I2(vcount_nxt[2]),
        .I3(texture_data_reg_4416_4479_9_11_n_1),
        .I4(vcount_nxt[1]),
        .I5(texture_data_reg_4352_4415_9_11_n_1),
        .O(\rgb_out[10]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[10]_i_43 
       (.I0(texture_data_reg_4288_4351_9_11_n_1),
        .I1(texture_data_reg_4224_4287_9_11_n_1),
        .I2(vcount_nxt[2]),
        .I3(texture_data_reg_4160_4223_9_11_n_1),
        .I4(vcount_nxt[1]),
        .I5(texture_data_reg_4096_4159_9_11_n_1),
        .O(\rgb_out[10]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[10]_i_5 
       (.I0(\rgb_out[10]_i_16_n_0 ),
        .I1(\rgb_out[10]_i_17_n_0 ),
        .I2(vcount_nxt[4]),
        .I3(\rgb_out[10]_i_18_n_0 ),
        .I4(vcount_nxt[3]),
        .I5(\rgb_out[10]_i_19_n_0 ),
        .O(\rgb_out[10]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[10]_i_6 
       (.I0(\rgb_out[10]_i_20_n_0 ),
        .I1(\rgb_out[10]_i_21_n_0 ),
        .I2(vcount_nxt[4]),
        .I3(\rgb_out[10]_i_22_n_0 ),
        .I4(vcount_nxt[3]),
        .I5(\rgb_out[10]_i_23_n_0 ),
        .O(\rgb_out[10]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[10]_i_7 
       (.I0(\rgb_out[10]_i_24_n_0 ),
        .I1(\rgb_out[10]_i_25_n_0 ),
        .I2(vcount_nxt[4]),
        .I3(\rgb_out[10]_i_26_n_0 ),
        .I4(vcount_nxt[3]),
        .I5(\rgb_out[10]_i_27_n_0 ),
        .O(\rgb_out[10]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[10]_i_8 
       (.I0(\rgb_out[10]_i_28_n_0 ),
        .I1(\rgb_out[10]_i_29_n_0 ),
        .I2(vcount_nxt[4]),
        .I3(\rgb_out[10]_i_30_n_0 ),
        .I4(vcount_nxt[3]),
        .I5(\rgb_out[10]_i_31_n_0 ),
        .O(\rgb_out[10]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[10]_i_9 
       (.I0(\rgb_out[10]_i_32_n_0 ),
        .I1(\rgb_out[10]_i_33_n_0 ),
        .I2(vcount_nxt[4]),
        .I3(\rgb_out[10]_i_34_n_0 ),
        .I4(vcount_nxt[3]),
        .I5(\rgb_out[10]_i_35_n_0 ),
        .O(\rgb_out[10]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[11]_i_10 
       (.I0(\rgb_out[11]_i_23_n_0 ),
        .I1(\rgb_out[11]_i_24_n_0 ),
        .I2(vcount_nxt[4]),
        .I3(\rgb_out[11]_i_26_n_0 ),
        .I4(vcount_nxt[3]),
        .I5(\rgb_out[11]_i_28_n_0 ),
        .O(\rgb_out[11]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[11]_i_11 
       (.I0(\rgb_out[11]_i_29_n_0 ),
        .I1(\rgb_out[11]_i_30_n_0 ),
        .I2(vcount_nxt[4]),
        .I3(\rgb_out[11]_i_31_n_0 ),
        .I4(vcount_nxt[3]),
        .I5(\rgb_out[11]_i_32_n_0 ),
        .O(\rgb_out[11]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[11]_i_13 
       (.I0(\rgb_out[11]_i_35_n_0 ),
        .I1(\rgb_out[11]_i_36_n_0 ),
        .I2(vcount_nxt[4]),
        .I3(\rgb_out[11]_i_37_n_0 ),
        .I4(vcount_nxt[3]),
        .I5(\rgb_out[11]_i_38_n_0 ),
        .O(\rgb_out[11]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[11]_i_15 
       (.I0(\rgb_out[11]_i_41_n_0 ),
        .I1(\rgb_out[11]_i_42_n_0 ),
        .I2(vcount_nxt[4]),
        .I3(\rgb_out[11]_i_43_n_0 ),
        .I4(vcount_nxt[3]),
        .I5(\rgb_out[11]_i_44_n_0 ),
        .O(\rgb_out[11]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[11]_i_16 
       (.I0(block_data_reg_704_767_12_14_n_2),
        .I1(block_data_reg_640_703_12_14_n_2),
        .I2(block_addr[1]),
        .I3(block_data_reg_576_639_12_14_n_2),
        .I4(block_addr[0]),
        .I5(block_data_reg_512_575_12_14_n_2),
        .O(\rgb_out[11]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[11]_i_17 
       (.I0(block_data_reg_448_511_12_14_n_2),
        .I1(block_data_reg_384_447_12_14_n_2),
        .I2(block_addr[1]),
        .I3(block_data_reg_320_383_12_14_n_2),
        .I4(block_addr[0]),
        .I5(block_data_reg_256_319_12_14_n_2),
        .O(\rgb_out[11]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[11]_i_18 
       (.I0(block_data_reg_192_255_12_14_n_2),
        .I1(block_data_reg_128_191_12_14_n_2),
        .I2(block_addr[1]),
        .I3(block_data_reg_64_127_12_14_n_2),
        .I4(block_addr[0]),
        .I5(block_data_reg_0_63_12_14_n_2),
        .O(\rgb_out[11]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[11]_i_19 
       (.I0(\rgb_out[11]_i_45_n_0 ),
        .I1(\rgb_out[11]_i_46_n_0 ),
        .I2(vcount_nxt[4]),
        .I3(\rgb_out[11]_i_47_n_0 ),
        .I4(vcount_nxt[3]),
        .I5(\rgb_out[11]_i_48_n_0 ),
        .O(\rgb_out[11]_i_19_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \rgb_out[11]_i_2 
       (.I0(\rgb_out[11]_i_3_n_0 ),
        .I1(\rgb_out[11]_i_4_n_0 ),
        .I2(\rgb_out[11]_i_5_n_0 ),
        .I3(\rgb_out[11]_i_6_n_0 ),
        .O(\rgb_out[11]_i_6_0 [11]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[11]_i_20 
       (.I0(\rgb_out[11]_i_49_n_0 ),
        .I1(\rgb_out[11]_i_50_n_0 ),
        .I2(vcount_nxt[4]),
        .I3(\rgb_out[11]_i_51_n_0 ),
        .I4(vcount_nxt[3]),
        .I5(\rgb_out[11]_i_52_n_0 ),
        .O(\rgb_out[11]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[11]_i_21 
       (.I0(\rgb_out[11]_i_53_n_0 ),
        .I1(\rgb_out[11]_i_54_n_0 ),
        .I2(vcount_nxt[4]),
        .I3(\rgb_out[11]_i_55_n_0 ),
        .I4(vcount_nxt[3]),
        .I5(\rgb_out[11]_i_56_n_0 ),
        .O(\rgb_out[11]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[11]_i_22 
       (.I0(\rgb_out[11]_i_57_n_0 ),
        .I1(\rgb_out[11]_i_58_n_0 ),
        .I2(vcount_nxt[4]),
        .I3(\rgb_out[11]_i_59_n_0 ),
        .I4(vcount_nxt[3]),
        .I5(\rgb_out[11]_i_60_n_0 ),
        .O(\rgb_out[11]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[11]_i_23 
       (.I0(texture_data_reg_4032_4095_9_11_n_2),
        .I1(texture_data_reg_3968_4031_9_11_n_2),
        .I2(vcount_nxt[2]),
        .I3(texture_data_reg_3904_3967_9_11_n_2),
        .I4(vcount_nxt[1]),
        .I5(texture_data_reg_3840_3903_9_11_n_2),
        .O(\rgb_out[11]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[11]_i_24 
       (.I0(texture_data_reg_3776_3839_9_11_n_2),
        .I1(texture_data_reg_3712_3775_9_11_n_2),
        .I2(vcount_nxt[2]),
        .I3(texture_data_reg_3648_3711_9_11_n_2),
        .I4(vcount_nxt[1]),
        .I5(texture_data_reg_3584_3647_9_11_n_2),
        .O(\rgb_out[11]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[11]_i_26 
       (.I0(texture_data_reg_3520_3583_9_11_n_2),
        .I1(texture_data_reg_3456_3519_9_11_n_2),
        .I2(vcount_nxt[2]),
        .I3(texture_data_reg_3392_3455_9_11_n_2),
        .I4(vcount_nxt[1]),
        .I5(texture_data_reg_3328_3391_9_11_n_2),
        .O(\rgb_out[11]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[11]_i_28 
       (.I0(texture_data_reg_3264_3327_9_11_n_2),
        .I1(texture_data_reg_3200_3263_9_11_n_2),
        .I2(vcount_nxt[2]),
        .I3(texture_data_reg_3136_3199_9_11_n_2),
        .I4(vcount_nxt[1]),
        .I5(texture_data_reg_3072_3135_9_11_n_2),
        .O(\rgb_out[11]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[11]_i_29 
       (.I0(texture_data_reg_3008_3071_9_11_n_2),
        .I1(texture_data_reg_2944_3007_9_11_n_2),
        .I2(vcount_nxt[2]),
        .I3(texture_data_reg_2880_2943_9_11_n_2),
        .I4(vcount_nxt[1]),
        .I5(texture_data_reg_2816_2879_9_11_n_2),
        .O(\rgb_out[11]_i_29_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rgb_out[11]_i_3 
       (.I0(\rgb_out[11]_i_7_n_0 ),
        .I1(block_addr[3]),
        .I2(\rgb_out[11]_i_8_n_0 ),
        .I3(block_addr[2]),
        .I4(\rgb_out[11]_i_9_n_0 ),
        .O(\rgb_out[11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[11]_i_30 
       (.I0(texture_data_reg_2752_2815_9_11_n_2),
        .I1(texture_data_reg_2688_2751_9_11_n_2),
        .I2(vcount_nxt[2]),
        .I3(texture_data_reg_2624_2687_9_11_n_2),
        .I4(vcount_nxt[1]),
        .I5(texture_data_reg_2560_2623_9_11_n_2),
        .O(\rgb_out[11]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[11]_i_31 
       (.I0(texture_data_reg_2496_2559_9_11_n_2),
        .I1(texture_data_reg_2432_2495_9_11_n_2),
        .I2(vcount_nxt[2]),
        .I3(texture_data_reg_2368_2431_9_11_n_2),
        .I4(vcount_nxt[1]),
        .I5(texture_data_reg_2304_2367_9_11_n_2),
        .O(\rgb_out[11]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[11]_i_32 
       (.I0(texture_data_reg_2240_2303_9_11_n_2),
        .I1(texture_data_reg_2176_2239_9_11_n_2),
        .I2(vcount_nxt[2]),
        .I3(texture_data_reg_2112_2175_9_11_n_2),
        .I4(vcount_nxt[1]),
        .I5(texture_data_reg_2048_2111_9_11_n_2),
        .O(\rgb_out[11]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[11]_i_35 
       (.I0(texture_data_reg_1984_2047_9_11_n_2),
        .I1(texture_data_reg_1920_1983_9_11_n_2),
        .I2(vcount_nxt[2]),
        .I3(texture_data_reg_1856_1919_9_11_n_2),
        .I4(vcount_nxt[1]),
        .I5(texture_data_reg_1792_1855_9_11_n_2),
        .O(\rgb_out[11]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[11]_i_36 
       (.I0(texture_data_reg_1728_1791_9_11_n_2),
        .I1(texture_data_reg_1664_1727_9_11_n_2),
        .I2(vcount_nxt[2]),
        .I3(texture_data_reg_1600_1663_9_11_n_2),
        .I4(vcount_nxt[1]),
        .I5(texture_data_reg_1536_1599_9_11_n_2),
        .O(\rgb_out[11]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[11]_i_37 
       (.I0(texture_data_reg_1472_1535_9_11_n_2),
        .I1(texture_data_reg_1408_1471_9_11_n_2),
        .I2(vcount_nxt[2]),
        .I3(texture_data_reg_1344_1407_9_11_n_2),
        .I4(vcount_nxt[1]),
        .I5(texture_data_reg_1280_1343_9_11_n_2),
        .O(\rgb_out[11]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[11]_i_38 
       (.I0(texture_data_reg_1216_1279_9_11_n_2),
        .I1(texture_data_reg_1152_1215_9_11_n_2),
        .I2(vcount_nxt[2]),
        .I3(texture_data_reg_1088_1151_9_11_n_2),
        .I4(vcount_nxt[1]),
        .I5(texture_data_reg_1024_1087_9_11_n_2),
        .O(\rgb_out[11]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[11]_i_4 
       (.I0(\rgb_out[11]_i_10_n_0 ),
        .I1(\rgb_out[11]_i_11_n_0 ),
        .I2(\rgb_out_reg[0] ),
        .I3(\rgb_out[11]_i_13_n_0 ),
        .I4(\rgb_out_reg[0]_0 ),
        .I5(\rgb_out[11]_i_15_n_0 ),
        .O(\rgb_out[11]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[11]_i_41 
       (.I0(texture_data_reg_960_1023_9_11_n_2),
        .I1(texture_data_reg_896_959_9_11_n_2),
        .I2(vcount_nxt[2]),
        .I3(texture_data_reg_832_895_9_11_n_2),
        .I4(vcount_nxt[1]),
        .I5(texture_data_reg_768_831_9_11_n_2),
        .O(\rgb_out[11]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[11]_i_42 
       (.I0(texture_data_reg_704_767_9_11_n_2),
        .I1(texture_data_reg_640_703_9_11_n_2),
        .I2(vcount_nxt[2]),
        .I3(texture_data_reg_576_639_9_11_n_2),
        .I4(vcount_nxt[1]),
        .I5(texture_data_reg_512_575_9_11_n_2),
        .O(\rgb_out[11]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[11]_i_43 
       (.I0(texture_data_reg_448_511_9_11_n_2),
        .I1(texture_data_reg_384_447_9_11_n_2),
        .I2(vcount_nxt[2]),
        .I3(texture_data_reg_320_383_9_11_n_2),
        .I4(vcount_nxt[1]),
        .I5(texture_data_reg_256_319_9_11_n_2),
        .O(\rgb_out[11]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[11]_i_44 
       (.I0(texture_data_reg_192_255_9_11_n_2),
        .I1(texture_data_reg_128_191_9_11_n_2),
        .I2(vcount_nxt[2]),
        .I3(texture_data_reg_64_127_9_11_n_2),
        .I4(vcount_nxt[1]),
        .I5(texture_data_reg_0_63_9_11_n_2),
        .O(\rgb_out[11]_i_44_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[11]_i_45 
       (.I0(texture_data_reg_8128_8191_9_11_n_2),
        .I1(texture_data_reg_8064_8127_9_11_n_2),
        .I2(vcount_nxt[2]),
        .I3(texture_data_reg_8000_8063_9_11_n_2),
        .I4(vcount_nxt[1]),
        .I5(texture_data_reg_7936_7999_9_11_n_2),
        .O(\rgb_out[11]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[11]_i_46 
       (.I0(texture_data_reg_7872_7935_9_11_n_2),
        .I1(texture_data_reg_7808_7871_9_11_n_2),
        .I2(vcount_nxt[2]),
        .I3(texture_data_reg_7744_7807_9_11_n_2),
        .I4(vcount_nxt[1]),
        .I5(texture_data_reg_7680_7743_9_11_n_2),
        .O(\rgb_out[11]_i_46_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[11]_i_47 
       (.I0(texture_data_reg_7616_7679_9_11_n_2),
        .I1(texture_data_reg_7552_7615_9_11_n_2),
        .I2(vcount_nxt[2]),
        .I3(texture_data_reg_7488_7551_9_11_n_2),
        .I4(vcount_nxt[1]),
        .I5(texture_data_reg_7424_7487_9_11_n_2),
        .O(\rgb_out[11]_i_47_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[11]_i_48 
       (.I0(texture_data_reg_7360_7423_9_11_n_2),
        .I1(texture_data_reg_7296_7359_9_11_n_2),
        .I2(vcount_nxt[2]),
        .I3(texture_data_reg_7232_7295_9_11_n_2),
        .I4(vcount_nxt[1]),
        .I5(texture_data_reg_7168_7231_9_11_n_2),
        .O(\rgb_out[11]_i_48_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[11]_i_49 
       (.I0(texture_data_reg_7104_7167_9_11_n_2),
        .I1(texture_data_reg_7040_7103_9_11_n_2),
        .I2(vcount_nxt[2]),
        .I3(texture_data_reg_6976_7039_9_11_n_2),
        .I4(vcount_nxt[1]),
        .I5(texture_data_reg_6912_6975_9_11_n_2),
        .O(\rgb_out[11]_i_49_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rgb_out[11]_i_5 
       (.I0(\rgb_out[11]_i_16_n_0 ),
        .I1(block_addr[3]),
        .I2(\rgb_out[11]_i_17_n_0 ),
        .I3(block_addr[2]),
        .I4(\rgb_out[11]_i_18_n_0 ),
        .O(\rgb_out[11]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[11]_i_50 
       (.I0(texture_data_reg_6848_6911_9_11_n_2),
        .I1(texture_data_reg_6784_6847_9_11_n_2),
        .I2(vcount_nxt[2]),
        .I3(texture_data_reg_6720_6783_9_11_n_2),
        .I4(vcount_nxt[1]),
        .I5(texture_data_reg_6656_6719_9_11_n_2),
        .O(\rgb_out[11]_i_50_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[11]_i_51 
       (.I0(texture_data_reg_6592_6655_9_11_n_2),
        .I1(texture_data_reg_6528_6591_9_11_n_2),
        .I2(vcount_nxt[2]),
        .I3(texture_data_reg_6464_6527_9_11_n_2),
        .I4(vcount_nxt[1]),
        .I5(texture_data_reg_6400_6463_9_11_n_2),
        .O(\rgb_out[11]_i_51_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[11]_i_52 
       (.I0(texture_data_reg_6336_6399_9_11_n_2),
        .I1(texture_data_reg_6272_6335_9_11_n_2),
        .I2(vcount_nxt[2]),
        .I3(texture_data_reg_6208_6271_9_11_n_2),
        .I4(vcount_nxt[1]),
        .I5(texture_data_reg_6144_6207_9_11_n_2),
        .O(\rgb_out[11]_i_52_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[11]_i_53 
       (.I0(texture_data_reg_6080_6143_9_11_n_2),
        .I1(texture_data_reg_6016_6079_9_11_n_2),
        .I2(vcount_nxt[2]),
        .I3(texture_data_reg_5952_6015_9_11_n_2),
        .I4(vcount_nxt[1]),
        .I5(texture_data_reg_5888_5951_9_11_n_2),
        .O(\rgb_out[11]_i_53_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[11]_i_54 
       (.I0(texture_data_reg_5824_5887_9_11_n_2),
        .I1(texture_data_reg_5760_5823_9_11_n_2),
        .I2(vcount_nxt[2]),
        .I3(texture_data_reg_5696_5759_9_11_n_2),
        .I4(vcount_nxt[1]),
        .I5(texture_data_reg_5632_5695_9_11_n_2),
        .O(\rgb_out[11]_i_54_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[11]_i_55 
       (.I0(texture_data_reg_5568_5631_9_11_n_2),
        .I1(texture_data_reg_5504_5567_9_11_n_2),
        .I2(vcount_nxt[2]),
        .I3(texture_data_reg_5440_5503_9_11_n_2),
        .I4(vcount_nxt[1]),
        .I5(texture_data_reg_5376_5439_9_11_n_2),
        .O(\rgb_out[11]_i_55_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[11]_i_56 
       (.I0(texture_data_reg_5312_5375_9_11_n_2),
        .I1(texture_data_reg_5248_5311_9_11_n_2),
        .I2(vcount_nxt[2]),
        .I3(texture_data_reg_5184_5247_9_11_n_2),
        .I4(vcount_nxt[1]),
        .I5(texture_data_reg_5120_5183_9_11_n_2),
        .O(\rgb_out[11]_i_56_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[11]_i_57 
       (.I0(texture_data_reg_5056_5119_9_11_n_2),
        .I1(texture_data_reg_4992_5055_9_11_n_2),
        .I2(vcount_nxt[2]),
        .I3(texture_data_reg_4928_4991_9_11_n_2),
        .I4(vcount_nxt[1]),
        .I5(texture_data_reg_4864_4927_9_11_n_2),
        .O(\rgb_out[11]_i_57_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[11]_i_58 
       (.I0(texture_data_reg_4800_4863_9_11_n_2),
        .I1(texture_data_reg_4736_4799_9_11_n_2),
        .I2(vcount_nxt[2]),
        .I3(texture_data_reg_4672_4735_9_11_n_2),
        .I4(vcount_nxt[1]),
        .I5(texture_data_reg_4608_4671_9_11_n_2),
        .O(\rgb_out[11]_i_58_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[11]_i_59 
       (.I0(texture_data_reg_4544_4607_9_11_n_2),
        .I1(texture_data_reg_4480_4543_9_11_n_2),
        .I2(vcount_nxt[2]),
        .I3(texture_data_reg_4416_4479_9_11_n_2),
        .I4(vcount_nxt[1]),
        .I5(texture_data_reg_4352_4415_9_11_n_2),
        .O(\rgb_out[11]_i_59_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[11]_i_6 
       (.I0(\rgb_out[11]_i_19_n_0 ),
        .I1(\rgb_out[11]_i_20_n_0 ),
        .I2(\rgb_out_reg[0] ),
        .I3(\rgb_out[11]_i_21_n_0 ),
        .I4(\rgb_out_reg[0]_0 ),
        .I5(\rgb_out[11]_i_22_n_0 ),
        .O(\rgb_out[11]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[11]_i_60 
       (.I0(texture_data_reg_4288_4351_9_11_n_2),
        .I1(texture_data_reg_4224_4287_9_11_n_2),
        .I2(vcount_nxt[2]),
        .I3(texture_data_reg_4160_4223_9_11_n_2),
        .I4(vcount_nxt[1]),
        .I5(texture_data_reg_4096_4159_9_11_n_2),
        .O(\rgb_out[11]_i_60_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[11]_i_7 
       (.I0(block_data_reg_704_767_15_15_n_0),
        .I1(block_data_reg_640_703_15_15_n_0),
        .I2(block_addr[1]),
        .I3(block_data_reg_576_639_15_15_n_0),
        .I4(block_addr[0]),
        .I5(block_data_reg_512_575_15_15_n_0),
        .O(\rgb_out[11]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[11]_i_8 
       (.I0(block_data_reg_448_511_15_15_n_0),
        .I1(block_data_reg_384_447_15_15_n_0),
        .I2(block_addr[1]),
        .I3(block_data_reg_320_383_15_15_n_0),
        .I4(block_addr[0]),
        .I5(block_data_reg_256_319_15_15_n_0),
        .O(\rgb_out[11]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[11]_i_9 
       (.I0(block_data_reg_192_255_15_15_n_0),
        .I1(block_data_reg_128_191_15_15_n_0),
        .I2(block_addr[1]),
        .I3(block_data_reg_64_127_15_15_n_0),
        .I4(block_addr[0]),
        .I5(block_data_reg_0_63_15_15_n_0),
        .O(\rgb_out[11]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \rgb_out[1]_i_1 
       (.I0(\rgb_out[11]_i_3_n_0 ),
        .I1(\rgb_out[1]_i_2_n_0 ),
        .I2(\rgb_out[11]_i_5_n_0 ),
        .I3(\rgb_out[1]_i_3_n_0 ),
        .O(\rgb_out[11]_i_6_0 [1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[1]_i_10 
       (.I0(\rgb_out[1]_i_36_n_0 ),
        .I1(\rgb_out[1]_i_37_n_0 ),
        .I2(vcount_nxt[4]),
        .I3(\rgb_out[1]_i_38_n_0 ),
        .I4(vcount_nxt[3]),
        .I5(\rgb_out[1]_i_39_n_0 ),
        .O(\rgb_out[1]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[1]_i_11 
       (.I0(\rgb_out[1]_i_40_n_0 ),
        .I1(\rgb_out[1]_i_41_n_0 ),
        .I2(vcount_nxt[4]),
        .I3(\rgb_out[1]_i_42_n_0 ),
        .I4(vcount_nxt[3]),
        .I5(\rgb_out[1]_i_43_n_0 ),
        .O(\rgb_out[1]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[1]_i_12 
       (.I0(texture_data_reg_4032_4095_0_2_n_1),
        .I1(texture_data_reg_3968_4031_0_2_n_1),
        .I2(\rgb_out[0]_i_8_0 ),
        .I3(texture_data_reg_3904_3967_0_2_n_1),
        .I4(\rgb_out[2]_i_7_0 ),
        .I5(texture_data_reg_3840_3903_0_2_n_1),
        .O(\rgb_out[1]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[1]_i_13 
       (.I0(texture_data_reg_3776_3839_0_2_n_1),
        .I1(texture_data_reg_3712_3775_0_2_n_1),
        .I2(\rgb_out[0]_i_8_0 ),
        .I3(texture_data_reg_3648_3711_0_2_n_1),
        .I4(\rgb_out[2]_i_7_0 ),
        .I5(texture_data_reg_3584_3647_0_2_n_1),
        .O(\rgb_out[1]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[1]_i_14 
       (.I0(texture_data_reg_3520_3583_0_2_n_1),
        .I1(texture_data_reg_3456_3519_0_2_n_1),
        .I2(\rgb_out[0]_i_8_0 ),
        .I3(texture_data_reg_3392_3455_0_2_n_1),
        .I4(\rgb_out[2]_i_7_0 ),
        .I5(texture_data_reg_3328_3391_0_2_n_1),
        .O(\rgb_out[1]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[1]_i_15 
       (.I0(texture_data_reg_3264_3327_0_2_n_1),
        .I1(texture_data_reg_3200_3263_0_2_n_1),
        .I2(\rgb_out[0]_i_8_0 ),
        .I3(texture_data_reg_3136_3199_0_2_n_1),
        .I4(\rgb_out[2]_i_7_0 ),
        .I5(texture_data_reg_3072_3135_0_2_n_1),
        .O(\rgb_out[1]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[1]_i_16 
       (.I0(texture_data_reg_3008_3071_0_2_n_1),
        .I1(texture_data_reg_2944_3007_0_2_n_1),
        .I2(\rgb_out[0]_i_8_0 ),
        .I3(texture_data_reg_2880_2943_0_2_n_1),
        .I4(\rgb_out[2]_i_7_0 ),
        .I5(texture_data_reg_2816_2879_0_2_n_1),
        .O(\rgb_out[1]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[1]_i_17 
       (.I0(texture_data_reg_2752_2815_0_2_n_1),
        .I1(texture_data_reg_2688_2751_0_2_n_1),
        .I2(\rgb_out[0]_i_8_0 ),
        .I3(texture_data_reg_2624_2687_0_2_n_1),
        .I4(\rgb_out[2]_i_7_0 ),
        .I5(texture_data_reg_2560_2623_0_2_n_1),
        .O(\rgb_out[1]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[1]_i_18 
       (.I0(texture_data_reg_2496_2559_0_2_n_1),
        .I1(texture_data_reg_2432_2495_0_2_n_1),
        .I2(\rgb_out[0]_i_8_0 ),
        .I3(texture_data_reg_2368_2431_0_2_n_1),
        .I4(\rgb_out[2]_i_7_0 ),
        .I5(texture_data_reg_2304_2367_0_2_n_1),
        .O(\rgb_out[1]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[1]_i_19 
       (.I0(texture_data_reg_2240_2303_0_2_n_1),
        .I1(texture_data_reg_2176_2239_0_2_n_1),
        .I2(\rgb_out[0]_i_8_0 ),
        .I3(texture_data_reg_2112_2175_0_2_n_1),
        .I4(\rgb_out[2]_i_7_0 ),
        .I5(texture_data_reg_2048_2111_0_2_n_1),
        .O(\rgb_out[1]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[1]_i_2 
       (.I0(\rgb_out[1]_i_4_n_0 ),
        .I1(\rgb_out[1]_i_5_n_0 ),
        .I2(\rgb_out_reg[0] ),
        .I3(\rgb_out[1]_i_6_n_0 ),
        .I4(\rgb_out_reg[0]_0 ),
        .I5(\rgb_out[1]_i_7_n_0 ),
        .O(\rgb_out[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[1]_i_20 
       (.I0(texture_data_reg_1984_2047_0_2_n_1),
        .I1(texture_data_reg_1920_1983_0_2_n_1),
        .I2(\rgb_out[0]_i_8_0 ),
        .I3(texture_data_reg_1856_1919_0_2_n_1),
        .I4(\rgb_out[2]_i_7_0 ),
        .I5(texture_data_reg_1792_1855_0_2_n_1),
        .O(\rgb_out[1]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[1]_i_21 
       (.I0(texture_data_reg_1728_1791_0_2_n_1),
        .I1(texture_data_reg_1664_1727_0_2_n_1),
        .I2(\rgb_out[0]_i_8_0 ),
        .I3(texture_data_reg_1600_1663_0_2_n_1),
        .I4(\rgb_out[2]_i_7_0 ),
        .I5(texture_data_reg_1536_1599_0_2_n_1),
        .O(\rgb_out[1]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[1]_i_22 
       (.I0(texture_data_reg_1472_1535_0_2_n_1),
        .I1(texture_data_reg_1408_1471_0_2_n_1),
        .I2(\rgb_out[0]_i_8_0 ),
        .I3(texture_data_reg_1344_1407_0_2_n_1),
        .I4(\rgb_out[2]_i_7_0 ),
        .I5(texture_data_reg_1280_1343_0_2_n_1),
        .O(\rgb_out[1]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[1]_i_23 
       (.I0(texture_data_reg_1216_1279_0_2_n_1),
        .I1(texture_data_reg_1152_1215_0_2_n_1),
        .I2(\rgb_out[0]_i_8_0 ),
        .I3(texture_data_reg_1088_1151_0_2_n_1),
        .I4(\rgb_out[2]_i_7_0 ),
        .I5(texture_data_reg_1024_1087_0_2_n_1),
        .O(\rgb_out[1]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[1]_i_24 
       (.I0(texture_data_reg_960_1023_0_2_n_1),
        .I1(texture_data_reg_896_959_0_2_n_1),
        .I2(\rgb_out[0]_i_8_0 ),
        .I3(texture_data_reg_832_895_0_2_n_1),
        .I4(\rgb_out[2]_i_7_0 ),
        .I5(texture_data_reg_768_831_0_2_n_1),
        .O(\rgb_out[1]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[1]_i_25 
       (.I0(texture_data_reg_704_767_0_2_n_1),
        .I1(texture_data_reg_640_703_0_2_n_1),
        .I2(\rgb_out[0]_i_8_0 ),
        .I3(texture_data_reg_576_639_0_2_n_1),
        .I4(\rgb_out[2]_i_7_0 ),
        .I5(texture_data_reg_512_575_0_2_n_1),
        .O(\rgb_out[1]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[1]_i_26 
       (.I0(texture_data_reg_448_511_0_2_n_1),
        .I1(texture_data_reg_384_447_0_2_n_1),
        .I2(\rgb_out[0]_i_8_0 ),
        .I3(texture_data_reg_320_383_0_2_n_1),
        .I4(\rgb_out[2]_i_7_0 ),
        .I5(texture_data_reg_256_319_0_2_n_1),
        .O(\rgb_out[1]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[1]_i_27 
       (.I0(texture_data_reg_192_255_0_2_n_1),
        .I1(texture_data_reg_128_191_0_2_n_1),
        .I2(\rgb_out[0]_i_8_0 ),
        .I3(texture_data_reg_64_127_0_2_n_1),
        .I4(\rgb_out[2]_i_7_0 ),
        .I5(texture_data_reg_0_63_0_2_n_1),
        .O(\rgb_out[1]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[1]_i_28 
       (.I0(texture_data_reg_8128_8191_0_2_n_1),
        .I1(texture_data_reg_8064_8127_0_2_n_1),
        .I2(\rgb_out[0]_i_8_0 ),
        .I3(texture_data_reg_8000_8063_0_2_n_1),
        .I4(\rgb_out[2]_i_7_0 ),
        .I5(texture_data_reg_7936_7999_0_2_n_1),
        .O(\rgb_out[1]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[1]_i_29 
       (.I0(texture_data_reg_7872_7935_0_2_n_1),
        .I1(texture_data_reg_7808_7871_0_2_n_1),
        .I2(\rgb_out[0]_i_8_0 ),
        .I3(texture_data_reg_7744_7807_0_2_n_1),
        .I4(\rgb_out[2]_i_7_0 ),
        .I5(texture_data_reg_7680_7743_0_2_n_1),
        .O(\rgb_out[1]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[1]_i_3 
       (.I0(\rgb_out[1]_i_8_n_0 ),
        .I1(\rgb_out[1]_i_9_n_0 ),
        .I2(\rgb_out_reg[0] ),
        .I3(\rgb_out[1]_i_10_n_0 ),
        .I4(\rgb_out_reg[0]_0 ),
        .I5(\rgb_out[1]_i_11_n_0 ),
        .O(\rgb_out[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[1]_i_30 
       (.I0(texture_data_reg_7616_7679_0_2_n_1),
        .I1(texture_data_reg_7552_7615_0_2_n_1),
        .I2(\rgb_out[0]_i_8_0 ),
        .I3(texture_data_reg_7488_7551_0_2_n_1),
        .I4(\rgb_out[2]_i_7_0 ),
        .I5(texture_data_reg_7424_7487_0_2_n_1),
        .O(\rgb_out[1]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[1]_i_31 
       (.I0(texture_data_reg_7360_7423_0_2_n_1),
        .I1(texture_data_reg_7296_7359_0_2_n_1),
        .I2(\rgb_out[0]_i_8_0 ),
        .I3(texture_data_reg_7232_7295_0_2_n_1),
        .I4(\rgb_out[2]_i_7_0 ),
        .I5(texture_data_reg_7168_7231_0_2_n_1),
        .O(\rgb_out[1]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[1]_i_32 
       (.I0(texture_data_reg_7104_7167_0_2_n_1),
        .I1(texture_data_reg_7040_7103_0_2_n_1),
        .I2(\rgb_out[0]_i_8_0 ),
        .I3(texture_data_reg_6976_7039_0_2_n_1),
        .I4(\rgb_out[2]_i_7_0 ),
        .I5(texture_data_reg_6912_6975_0_2_n_1),
        .O(\rgb_out[1]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[1]_i_33 
       (.I0(texture_data_reg_6848_6911_0_2_n_1),
        .I1(texture_data_reg_6784_6847_0_2_n_1),
        .I2(\rgb_out[0]_i_8_0 ),
        .I3(texture_data_reg_6720_6783_0_2_n_1),
        .I4(\rgb_out[2]_i_7_0 ),
        .I5(texture_data_reg_6656_6719_0_2_n_1),
        .O(\rgb_out[1]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[1]_i_34 
       (.I0(texture_data_reg_6592_6655_0_2_n_1),
        .I1(texture_data_reg_6528_6591_0_2_n_1),
        .I2(\rgb_out[0]_i_8_0 ),
        .I3(texture_data_reg_6464_6527_0_2_n_1),
        .I4(\rgb_out[2]_i_7_0 ),
        .I5(texture_data_reg_6400_6463_0_2_n_1),
        .O(\rgb_out[1]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[1]_i_35 
       (.I0(texture_data_reg_6336_6399_0_2_n_1),
        .I1(texture_data_reg_6272_6335_0_2_n_1),
        .I2(\rgb_out[0]_i_8_0 ),
        .I3(texture_data_reg_6208_6271_0_2_n_1),
        .I4(\rgb_out[2]_i_7_0 ),
        .I5(texture_data_reg_6144_6207_0_2_n_1),
        .O(\rgb_out[1]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[1]_i_36 
       (.I0(texture_data_reg_6080_6143_0_2_n_1),
        .I1(texture_data_reg_6016_6079_0_2_n_1),
        .I2(\rgb_out[0]_i_8_0 ),
        .I3(texture_data_reg_5952_6015_0_2_n_1),
        .I4(\rgb_out[2]_i_7_0 ),
        .I5(texture_data_reg_5888_5951_0_2_n_1),
        .O(\rgb_out[1]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[1]_i_37 
       (.I0(texture_data_reg_5824_5887_0_2_n_1),
        .I1(texture_data_reg_5760_5823_0_2_n_1),
        .I2(\rgb_out[0]_i_8_0 ),
        .I3(texture_data_reg_5696_5759_0_2_n_1),
        .I4(\rgb_out[2]_i_7_0 ),
        .I5(texture_data_reg_5632_5695_0_2_n_1),
        .O(\rgb_out[1]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[1]_i_38 
       (.I0(texture_data_reg_5568_5631_0_2_n_1),
        .I1(texture_data_reg_5504_5567_0_2_n_1),
        .I2(\rgb_out[0]_i_8_0 ),
        .I3(texture_data_reg_5440_5503_0_2_n_1),
        .I4(\rgb_out[2]_i_7_0 ),
        .I5(texture_data_reg_5376_5439_0_2_n_1),
        .O(\rgb_out[1]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[1]_i_39 
       (.I0(texture_data_reg_5312_5375_0_2_n_1),
        .I1(texture_data_reg_5248_5311_0_2_n_1),
        .I2(\rgb_out[0]_i_8_0 ),
        .I3(texture_data_reg_5184_5247_0_2_n_1),
        .I4(\rgb_out[2]_i_7_0 ),
        .I5(texture_data_reg_5120_5183_0_2_n_1),
        .O(\rgb_out[1]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[1]_i_4 
       (.I0(\rgb_out[1]_i_12_n_0 ),
        .I1(\rgb_out[1]_i_13_n_0 ),
        .I2(vcount_nxt[4]),
        .I3(\rgb_out[1]_i_14_n_0 ),
        .I4(vcount_nxt[3]),
        .I5(\rgb_out[1]_i_15_n_0 ),
        .O(\rgb_out[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[1]_i_40 
       (.I0(texture_data_reg_5056_5119_0_2_n_1),
        .I1(texture_data_reg_4992_5055_0_2_n_1),
        .I2(\rgb_out[0]_i_8_0 ),
        .I3(texture_data_reg_4928_4991_0_2_n_1),
        .I4(\rgb_out[2]_i_7_0 ),
        .I5(texture_data_reg_4864_4927_0_2_n_1),
        .O(\rgb_out[1]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[1]_i_41 
       (.I0(texture_data_reg_4800_4863_0_2_n_1),
        .I1(texture_data_reg_4736_4799_0_2_n_1),
        .I2(\rgb_out[0]_i_8_0 ),
        .I3(texture_data_reg_4672_4735_0_2_n_1),
        .I4(\rgb_out[2]_i_7_0 ),
        .I5(texture_data_reg_4608_4671_0_2_n_1),
        .O(\rgb_out[1]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[1]_i_42 
       (.I0(texture_data_reg_4544_4607_0_2_n_1),
        .I1(texture_data_reg_4480_4543_0_2_n_1),
        .I2(\rgb_out[0]_i_8_0 ),
        .I3(texture_data_reg_4416_4479_0_2_n_1),
        .I4(\rgb_out[2]_i_7_0 ),
        .I5(texture_data_reg_4352_4415_0_2_n_1),
        .O(\rgb_out[1]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[1]_i_43 
       (.I0(texture_data_reg_4288_4351_0_2_n_1),
        .I1(texture_data_reg_4224_4287_0_2_n_1),
        .I2(\rgb_out[0]_i_8_0 ),
        .I3(texture_data_reg_4160_4223_0_2_n_1),
        .I4(\rgb_out[2]_i_7_0 ),
        .I5(texture_data_reg_4096_4159_0_2_n_1),
        .O(\rgb_out[1]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[1]_i_5 
       (.I0(\rgb_out[1]_i_16_n_0 ),
        .I1(\rgb_out[1]_i_17_n_0 ),
        .I2(vcount_nxt[4]),
        .I3(\rgb_out[1]_i_18_n_0 ),
        .I4(vcount_nxt[3]),
        .I5(\rgb_out[1]_i_19_n_0 ),
        .O(\rgb_out[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[1]_i_6 
       (.I0(\rgb_out[1]_i_20_n_0 ),
        .I1(\rgb_out[1]_i_21_n_0 ),
        .I2(vcount_nxt[4]),
        .I3(\rgb_out[1]_i_22_n_0 ),
        .I4(vcount_nxt[3]),
        .I5(\rgb_out[1]_i_23_n_0 ),
        .O(\rgb_out[1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[1]_i_7 
       (.I0(\rgb_out[1]_i_24_n_0 ),
        .I1(\rgb_out[1]_i_25_n_0 ),
        .I2(vcount_nxt[4]),
        .I3(\rgb_out[1]_i_26_n_0 ),
        .I4(vcount_nxt[3]),
        .I5(\rgb_out[1]_i_27_n_0 ),
        .O(\rgb_out[1]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[1]_i_8 
       (.I0(\rgb_out[1]_i_28_n_0 ),
        .I1(\rgb_out[1]_i_29_n_0 ),
        .I2(vcount_nxt[4]),
        .I3(\rgb_out[1]_i_30_n_0 ),
        .I4(vcount_nxt[3]),
        .I5(\rgb_out[1]_i_31_n_0 ),
        .O(\rgb_out[1]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[1]_i_9 
       (.I0(\rgb_out[1]_i_32_n_0 ),
        .I1(\rgb_out[1]_i_33_n_0 ),
        .I2(vcount_nxt[4]),
        .I3(\rgb_out[1]_i_34_n_0 ),
        .I4(vcount_nxt[3]),
        .I5(\rgb_out[1]_i_35_n_0 ),
        .O(\rgb_out[1]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \rgb_out[2]_i_1 
       (.I0(\rgb_out[11]_i_3_n_0 ),
        .I1(\rgb_out[2]_i_2_n_0 ),
        .I2(\rgb_out[11]_i_5_n_0 ),
        .I3(\rgb_out[2]_i_3_n_0 ),
        .O(\rgb_out[11]_i_6_0 [2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[2]_i_10 
       (.I0(\rgb_out[2]_i_36_n_0 ),
        .I1(\rgb_out[2]_i_37_n_0 ),
        .I2(vcount_nxt[4]),
        .I3(\rgb_out[2]_i_38_n_0 ),
        .I4(vcount_nxt[3]),
        .I5(\rgb_out[2]_i_39_n_0 ),
        .O(\rgb_out[2]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[2]_i_11 
       (.I0(\rgb_out[2]_i_40_n_0 ),
        .I1(\rgb_out[2]_i_41_n_0 ),
        .I2(vcount_nxt[4]),
        .I3(\rgb_out[2]_i_42_n_0 ),
        .I4(vcount_nxt[3]),
        .I5(\rgb_out[2]_i_43_n_0 ),
        .O(\rgb_out[2]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[2]_i_12 
       (.I0(texture_data_reg_4032_4095_0_2_n_2),
        .I1(texture_data_reg_3968_4031_0_2_n_2),
        .I2(\rgb_out[0]_i_8_0 ),
        .I3(texture_data_reg_3904_3967_0_2_n_2),
        .I4(\rgb_out[5]_i_9_0 ),
        .I5(texture_data_reg_3840_3903_0_2_n_2),
        .O(\rgb_out[2]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[2]_i_13 
       (.I0(texture_data_reg_3776_3839_0_2_n_2),
        .I1(texture_data_reg_3712_3775_0_2_n_2),
        .I2(\rgb_out[0]_i_8_0 ),
        .I3(texture_data_reg_3648_3711_0_2_n_2),
        .I4(\rgb_out[5]_i_9_0 ),
        .I5(texture_data_reg_3584_3647_0_2_n_2),
        .O(\rgb_out[2]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[2]_i_14 
       (.I0(texture_data_reg_3520_3583_0_2_n_2),
        .I1(texture_data_reg_3456_3519_0_2_n_2),
        .I2(\rgb_out[0]_i_8_0 ),
        .I3(texture_data_reg_3392_3455_0_2_n_2),
        .I4(\rgb_out[5]_i_9_0 ),
        .I5(texture_data_reg_3328_3391_0_2_n_2),
        .O(\rgb_out[2]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[2]_i_15 
       (.I0(texture_data_reg_3264_3327_0_2_n_2),
        .I1(texture_data_reg_3200_3263_0_2_n_2),
        .I2(\rgb_out[0]_i_8_0 ),
        .I3(texture_data_reg_3136_3199_0_2_n_2),
        .I4(\rgb_out[5]_i_9_0 ),
        .I5(texture_data_reg_3072_3135_0_2_n_2),
        .O(\rgb_out[2]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[2]_i_16 
       (.I0(texture_data_reg_3008_3071_0_2_n_2),
        .I1(texture_data_reg_2944_3007_0_2_n_2),
        .I2(\rgb_out[0]_i_8_0 ),
        .I3(texture_data_reg_2880_2943_0_2_n_2),
        .I4(\rgb_out[5]_i_9_0 ),
        .I5(texture_data_reg_2816_2879_0_2_n_2),
        .O(\rgb_out[2]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[2]_i_17 
       (.I0(texture_data_reg_2752_2815_0_2_n_2),
        .I1(texture_data_reg_2688_2751_0_2_n_2),
        .I2(\rgb_out[0]_i_8_0 ),
        .I3(texture_data_reg_2624_2687_0_2_n_2),
        .I4(\rgb_out[5]_i_9_0 ),
        .I5(texture_data_reg_2560_2623_0_2_n_2),
        .O(\rgb_out[2]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[2]_i_18 
       (.I0(texture_data_reg_2496_2559_0_2_n_2),
        .I1(texture_data_reg_2432_2495_0_2_n_2),
        .I2(\rgb_out[0]_i_8_0 ),
        .I3(texture_data_reg_2368_2431_0_2_n_2),
        .I4(\rgb_out[5]_i_9_0 ),
        .I5(texture_data_reg_2304_2367_0_2_n_2),
        .O(\rgb_out[2]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[2]_i_19 
       (.I0(texture_data_reg_2240_2303_0_2_n_2),
        .I1(texture_data_reg_2176_2239_0_2_n_2),
        .I2(\rgb_out[0]_i_8_0 ),
        .I3(texture_data_reg_2112_2175_0_2_n_2),
        .I4(\rgb_out[5]_i_9_0 ),
        .I5(texture_data_reg_2048_2111_0_2_n_2),
        .O(\rgb_out[2]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[2]_i_2 
       (.I0(\rgb_out[2]_i_4_n_0 ),
        .I1(\rgb_out[2]_i_5_n_0 ),
        .I2(\rgb_out_reg[0] ),
        .I3(\rgb_out[2]_i_6_n_0 ),
        .I4(\rgb_out_reg[0]_0 ),
        .I5(\rgb_out[2]_i_7_n_0 ),
        .O(\rgb_out[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[2]_i_20 
       (.I0(texture_data_reg_1984_2047_0_2_n_2),
        .I1(texture_data_reg_1920_1983_0_2_n_2),
        .I2(\rgb_out[0]_i_8_0 ),
        .I3(texture_data_reg_1856_1919_0_2_n_2),
        .I4(\rgb_out[5]_i_9_0 ),
        .I5(texture_data_reg_1792_1855_0_2_n_2),
        .O(\rgb_out[2]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[2]_i_21 
       (.I0(texture_data_reg_1728_1791_0_2_n_2),
        .I1(texture_data_reg_1664_1727_0_2_n_2),
        .I2(\rgb_out[0]_i_8_0 ),
        .I3(texture_data_reg_1600_1663_0_2_n_2),
        .I4(\rgb_out[5]_i_9_0 ),
        .I5(texture_data_reg_1536_1599_0_2_n_2),
        .O(\rgb_out[2]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[2]_i_22 
       (.I0(texture_data_reg_1472_1535_0_2_n_2),
        .I1(texture_data_reg_1408_1471_0_2_n_2),
        .I2(\rgb_out[0]_i_8_0 ),
        .I3(texture_data_reg_1344_1407_0_2_n_2),
        .I4(\rgb_out[5]_i_9_0 ),
        .I5(texture_data_reg_1280_1343_0_2_n_2),
        .O(\rgb_out[2]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[2]_i_23 
       (.I0(texture_data_reg_1216_1279_0_2_n_2),
        .I1(texture_data_reg_1152_1215_0_2_n_2),
        .I2(\rgb_out[0]_i_8_0 ),
        .I3(texture_data_reg_1088_1151_0_2_n_2),
        .I4(\rgb_out[5]_i_9_0 ),
        .I5(texture_data_reg_1024_1087_0_2_n_2),
        .O(\rgb_out[2]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[2]_i_24 
       (.I0(texture_data_reg_960_1023_0_2_n_2),
        .I1(texture_data_reg_896_959_0_2_n_2),
        .I2(\rgb_out[0]_i_8_0 ),
        .I3(texture_data_reg_832_895_0_2_n_2),
        .I4(\rgb_out[2]_i_7_0 ),
        .I5(texture_data_reg_768_831_0_2_n_2),
        .O(\rgb_out[2]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[2]_i_25 
       (.I0(texture_data_reg_704_767_0_2_n_2),
        .I1(texture_data_reg_640_703_0_2_n_2),
        .I2(\rgb_out[0]_i_8_0 ),
        .I3(texture_data_reg_576_639_0_2_n_2),
        .I4(\rgb_out[2]_i_7_0 ),
        .I5(texture_data_reg_512_575_0_2_n_2),
        .O(\rgb_out[2]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[2]_i_26 
       (.I0(texture_data_reg_448_511_0_2_n_2),
        .I1(texture_data_reg_384_447_0_2_n_2),
        .I2(\rgb_out[0]_i_8_0 ),
        .I3(texture_data_reg_320_383_0_2_n_2),
        .I4(\rgb_out[2]_i_7_0 ),
        .I5(texture_data_reg_256_319_0_2_n_2),
        .O(\rgb_out[2]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[2]_i_27 
       (.I0(texture_data_reg_192_255_0_2_n_2),
        .I1(texture_data_reg_128_191_0_2_n_2),
        .I2(\rgb_out[0]_i_8_0 ),
        .I3(texture_data_reg_64_127_0_2_n_2),
        .I4(\rgb_out[2]_i_7_0 ),
        .I5(texture_data_reg_0_63_0_2_n_2),
        .O(\rgb_out[2]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[2]_i_28 
       (.I0(texture_data_reg_8128_8191_0_2_n_2),
        .I1(texture_data_reg_8064_8127_0_2_n_2),
        .I2(\rgb_out[0]_i_8_0 ),
        .I3(texture_data_reg_8000_8063_0_2_n_2),
        .I4(\rgb_out[2]_i_7_0 ),
        .I5(texture_data_reg_7936_7999_0_2_n_2),
        .O(\rgb_out[2]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[2]_i_29 
       (.I0(texture_data_reg_7872_7935_0_2_n_2),
        .I1(texture_data_reg_7808_7871_0_2_n_2),
        .I2(\rgb_out[0]_i_8_0 ),
        .I3(texture_data_reg_7744_7807_0_2_n_2),
        .I4(\rgb_out[2]_i_7_0 ),
        .I5(texture_data_reg_7680_7743_0_2_n_2),
        .O(\rgb_out[2]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[2]_i_3 
       (.I0(\rgb_out[2]_i_8_n_0 ),
        .I1(\rgb_out[2]_i_9_n_0 ),
        .I2(\rgb_out_reg[0] ),
        .I3(\rgb_out[2]_i_10_n_0 ),
        .I4(\rgb_out_reg[0]_0 ),
        .I5(\rgb_out[2]_i_11_n_0 ),
        .O(\rgb_out[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[2]_i_30 
       (.I0(texture_data_reg_7616_7679_0_2_n_2),
        .I1(texture_data_reg_7552_7615_0_2_n_2),
        .I2(\rgb_out[0]_i_8_0 ),
        .I3(texture_data_reg_7488_7551_0_2_n_2),
        .I4(\rgb_out[2]_i_7_0 ),
        .I5(texture_data_reg_7424_7487_0_2_n_2),
        .O(\rgb_out[2]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[2]_i_31 
       (.I0(texture_data_reg_7360_7423_0_2_n_2),
        .I1(texture_data_reg_7296_7359_0_2_n_2),
        .I2(\rgb_out[0]_i_8_0 ),
        .I3(texture_data_reg_7232_7295_0_2_n_2),
        .I4(\rgb_out[2]_i_7_0 ),
        .I5(texture_data_reg_7168_7231_0_2_n_2),
        .O(\rgb_out[2]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[2]_i_32 
       (.I0(texture_data_reg_7104_7167_0_2_n_2),
        .I1(texture_data_reg_7040_7103_0_2_n_2),
        .I2(\rgb_out[0]_i_8_0 ),
        .I3(texture_data_reg_6976_7039_0_2_n_2),
        .I4(\rgb_out[2]_i_7_0 ),
        .I5(texture_data_reg_6912_6975_0_2_n_2),
        .O(\rgb_out[2]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[2]_i_33 
       (.I0(texture_data_reg_6848_6911_0_2_n_2),
        .I1(texture_data_reg_6784_6847_0_2_n_2),
        .I2(\rgb_out[0]_i_8_0 ),
        .I3(texture_data_reg_6720_6783_0_2_n_2),
        .I4(\rgb_out[2]_i_7_0 ),
        .I5(texture_data_reg_6656_6719_0_2_n_2),
        .O(\rgb_out[2]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[2]_i_34 
       (.I0(texture_data_reg_6592_6655_0_2_n_2),
        .I1(texture_data_reg_6528_6591_0_2_n_2),
        .I2(\rgb_out[0]_i_8_0 ),
        .I3(texture_data_reg_6464_6527_0_2_n_2),
        .I4(\rgb_out[2]_i_7_0 ),
        .I5(texture_data_reg_6400_6463_0_2_n_2),
        .O(\rgb_out[2]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[2]_i_35 
       (.I0(texture_data_reg_6336_6399_0_2_n_2),
        .I1(texture_data_reg_6272_6335_0_2_n_2),
        .I2(\rgb_out[0]_i_8_0 ),
        .I3(texture_data_reg_6208_6271_0_2_n_2),
        .I4(\rgb_out[2]_i_7_0 ),
        .I5(texture_data_reg_6144_6207_0_2_n_2),
        .O(\rgb_out[2]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[2]_i_36 
       (.I0(texture_data_reg_6080_6143_0_2_n_2),
        .I1(texture_data_reg_6016_6079_0_2_n_2),
        .I2(\rgb_out[0]_i_8_0 ),
        .I3(texture_data_reg_5952_6015_0_2_n_2),
        .I4(\rgb_out[2]_i_7_0 ),
        .I5(texture_data_reg_5888_5951_0_2_n_2),
        .O(\rgb_out[2]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[2]_i_37 
       (.I0(texture_data_reg_5824_5887_0_2_n_2),
        .I1(texture_data_reg_5760_5823_0_2_n_2),
        .I2(\rgb_out[0]_i_8_0 ),
        .I3(texture_data_reg_5696_5759_0_2_n_2),
        .I4(\rgb_out[2]_i_7_0 ),
        .I5(texture_data_reg_5632_5695_0_2_n_2),
        .O(\rgb_out[2]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[2]_i_38 
       (.I0(texture_data_reg_5568_5631_0_2_n_2),
        .I1(texture_data_reg_5504_5567_0_2_n_2),
        .I2(\rgb_out[0]_i_8_0 ),
        .I3(texture_data_reg_5440_5503_0_2_n_2),
        .I4(\rgb_out[2]_i_7_0 ),
        .I5(texture_data_reg_5376_5439_0_2_n_2),
        .O(\rgb_out[2]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[2]_i_39 
       (.I0(texture_data_reg_5312_5375_0_2_n_2),
        .I1(texture_data_reg_5248_5311_0_2_n_2),
        .I2(\rgb_out[0]_i_8_0 ),
        .I3(texture_data_reg_5184_5247_0_2_n_2),
        .I4(\rgb_out[2]_i_7_0 ),
        .I5(texture_data_reg_5120_5183_0_2_n_2),
        .O(\rgb_out[2]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[2]_i_4 
       (.I0(\rgb_out[2]_i_12_n_0 ),
        .I1(\rgb_out[2]_i_13_n_0 ),
        .I2(vcount_nxt[4]),
        .I3(\rgb_out[2]_i_14_n_0 ),
        .I4(vcount_nxt[3]),
        .I5(\rgb_out[2]_i_15_n_0 ),
        .O(\rgb_out[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[2]_i_40 
       (.I0(texture_data_reg_5056_5119_0_2_n_2),
        .I1(texture_data_reg_4992_5055_0_2_n_2),
        .I2(\rgb_out[0]_i_8_0 ),
        .I3(texture_data_reg_4928_4991_0_2_n_2),
        .I4(\rgb_out[2]_i_7_0 ),
        .I5(texture_data_reg_4864_4927_0_2_n_2),
        .O(\rgb_out[2]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[2]_i_41 
       (.I0(texture_data_reg_4800_4863_0_2_n_2),
        .I1(texture_data_reg_4736_4799_0_2_n_2),
        .I2(\rgb_out[0]_i_8_0 ),
        .I3(texture_data_reg_4672_4735_0_2_n_2),
        .I4(\rgb_out[2]_i_7_0 ),
        .I5(texture_data_reg_4608_4671_0_2_n_2),
        .O(\rgb_out[2]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[2]_i_42 
       (.I0(texture_data_reg_4544_4607_0_2_n_2),
        .I1(texture_data_reg_4480_4543_0_2_n_2),
        .I2(\rgb_out[0]_i_8_0 ),
        .I3(texture_data_reg_4416_4479_0_2_n_2),
        .I4(\rgb_out[2]_i_7_0 ),
        .I5(texture_data_reg_4352_4415_0_2_n_2),
        .O(\rgb_out[2]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[2]_i_43 
       (.I0(texture_data_reg_4288_4351_0_2_n_2),
        .I1(texture_data_reg_4224_4287_0_2_n_2),
        .I2(\rgb_out[0]_i_8_0 ),
        .I3(texture_data_reg_4160_4223_0_2_n_2),
        .I4(\rgb_out[2]_i_7_0 ),
        .I5(texture_data_reg_4096_4159_0_2_n_2),
        .O(\rgb_out[2]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[2]_i_5 
       (.I0(\rgb_out[2]_i_16_n_0 ),
        .I1(\rgb_out[2]_i_17_n_0 ),
        .I2(vcount_nxt[4]),
        .I3(\rgb_out[2]_i_18_n_0 ),
        .I4(vcount_nxt[3]),
        .I5(\rgb_out[2]_i_19_n_0 ),
        .O(\rgb_out[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[2]_i_6 
       (.I0(\rgb_out[2]_i_20_n_0 ),
        .I1(\rgb_out[2]_i_21_n_0 ),
        .I2(vcount_nxt[4]),
        .I3(\rgb_out[2]_i_22_n_0 ),
        .I4(vcount_nxt[3]),
        .I5(\rgb_out[2]_i_23_n_0 ),
        .O(\rgb_out[2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[2]_i_7 
       (.I0(\rgb_out[2]_i_24_n_0 ),
        .I1(\rgb_out[2]_i_25_n_0 ),
        .I2(vcount_nxt[4]),
        .I3(\rgb_out[2]_i_26_n_0 ),
        .I4(vcount_nxt[3]),
        .I5(\rgb_out[2]_i_27_n_0 ),
        .O(\rgb_out[2]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[2]_i_8 
       (.I0(\rgb_out[2]_i_28_n_0 ),
        .I1(\rgb_out[2]_i_29_n_0 ),
        .I2(vcount_nxt[4]),
        .I3(\rgb_out[2]_i_30_n_0 ),
        .I4(vcount_nxt[3]),
        .I5(\rgb_out[2]_i_31_n_0 ),
        .O(\rgb_out[2]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[2]_i_9 
       (.I0(\rgb_out[2]_i_32_n_0 ),
        .I1(\rgb_out[2]_i_33_n_0 ),
        .I2(vcount_nxt[4]),
        .I3(\rgb_out[2]_i_34_n_0 ),
        .I4(vcount_nxt[3]),
        .I5(\rgb_out[2]_i_35_n_0 ),
        .O(\rgb_out[2]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \rgb_out[3]_i_1 
       (.I0(\rgb_out[11]_i_3_n_0 ),
        .I1(\rgb_out[3]_i_2_n_0 ),
        .I2(\rgb_out[11]_i_5_n_0 ),
        .I3(\rgb_out[3]_i_3_n_0 ),
        .O(\rgb_out[11]_i_6_0 [3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[3]_i_10 
       (.I0(\rgb_out[3]_i_36_n_0 ),
        .I1(\rgb_out[3]_i_37_n_0 ),
        .I2(vcount_nxt[4]),
        .I3(\rgb_out[3]_i_38_n_0 ),
        .I4(vcount_nxt[3]),
        .I5(\rgb_out[3]_i_39_n_0 ),
        .O(\rgb_out[3]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[3]_i_11 
       (.I0(\rgb_out[3]_i_40_n_0 ),
        .I1(\rgb_out[3]_i_41_n_0 ),
        .I2(vcount_nxt[4]),
        .I3(\rgb_out[3]_i_42_n_0 ),
        .I4(vcount_nxt[3]),
        .I5(\rgb_out[3]_i_43_n_0 ),
        .O(\rgb_out[3]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[3]_i_12 
       (.I0(texture_data_reg_4032_4095_3_5_n_0),
        .I1(texture_data_reg_3968_4031_3_5_n_0),
        .I2(\rgb_out[0]_i_8_0 ),
        .I3(texture_data_reg_3904_3967_3_5_n_0),
        .I4(\rgb_out[5]_i_9_0 ),
        .I5(texture_data_reg_3840_3903_3_5_n_0),
        .O(\rgb_out[3]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[3]_i_13 
       (.I0(texture_data_reg_3776_3839_3_5_n_0),
        .I1(texture_data_reg_3712_3775_3_5_n_0),
        .I2(\rgb_out[0]_i_8_0 ),
        .I3(texture_data_reg_3648_3711_3_5_n_0),
        .I4(\rgb_out[5]_i_9_0 ),
        .I5(texture_data_reg_3584_3647_3_5_n_0),
        .O(\rgb_out[3]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[3]_i_14 
       (.I0(texture_data_reg_3520_3583_3_5_n_0),
        .I1(texture_data_reg_3456_3519_3_5_n_0),
        .I2(\rgb_out[0]_i_8_0 ),
        .I3(texture_data_reg_3392_3455_3_5_n_0),
        .I4(\rgb_out[5]_i_9_0 ),
        .I5(texture_data_reg_3328_3391_3_5_n_0),
        .O(\rgb_out[3]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[3]_i_15 
       (.I0(texture_data_reg_3264_3327_3_5_n_0),
        .I1(texture_data_reg_3200_3263_3_5_n_0),
        .I2(\rgb_out[0]_i_8_0 ),
        .I3(texture_data_reg_3136_3199_3_5_n_0),
        .I4(\rgb_out[5]_i_9_0 ),
        .I5(texture_data_reg_3072_3135_3_5_n_0),
        .O(\rgb_out[3]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[3]_i_16 
       (.I0(texture_data_reg_3008_3071_3_5_n_0),
        .I1(texture_data_reg_2944_3007_3_5_n_0),
        .I2(\rgb_out[0]_i_8_0 ),
        .I3(texture_data_reg_2880_2943_3_5_n_0),
        .I4(\rgb_out[5]_i_9_0 ),
        .I5(texture_data_reg_2816_2879_3_5_n_0),
        .O(\rgb_out[3]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[3]_i_17 
       (.I0(texture_data_reg_2752_2815_3_5_n_0),
        .I1(texture_data_reg_2688_2751_3_5_n_0),
        .I2(\rgb_out[0]_i_8_0 ),
        .I3(texture_data_reg_2624_2687_3_5_n_0),
        .I4(\rgb_out[5]_i_9_0 ),
        .I5(texture_data_reg_2560_2623_3_5_n_0),
        .O(\rgb_out[3]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[3]_i_18 
       (.I0(texture_data_reg_2496_2559_3_5_n_0),
        .I1(texture_data_reg_2432_2495_3_5_n_0),
        .I2(\rgb_out[0]_i_8_0 ),
        .I3(texture_data_reg_2368_2431_3_5_n_0),
        .I4(\rgb_out[5]_i_9_0 ),
        .I5(texture_data_reg_2304_2367_3_5_n_0),
        .O(\rgb_out[3]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[3]_i_19 
       (.I0(texture_data_reg_2240_2303_3_5_n_0),
        .I1(texture_data_reg_2176_2239_3_5_n_0),
        .I2(\rgb_out[0]_i_8_0 ),
        .I3(texture_data_reg_2112_2175_3_5_n_0),
        .I4(\rgb_out[5]_i_9_0 ),
        .I5(texture_data_reg_2048_2111_3_5_n_0),
        .O(\rgb_out[3]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[3]_i_2 
       (.I0(\rgb_out[3]_i_4_n_0 ),
        .I1(\rgb_out[3]_i_5_n_0 ),
        .I2(\rgb_out_reg[0] ),
        .I3(\rgb_out[3]_i_6_n_0 ),
        .I4(\rgb_out_reg[0]_0 ),
        .I5(\rgb_out[3]_i_7_n_0 ),
        .O(\rgb_out[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[3]_i_20 
       (.I0(texture_data_reg_1984_2047_3_5_n_0),
        .I1(texture_data_reg_1920_1983_3_5_n_0),
        .I2(\rgb_out[0]_i_8_0 ),
        .I3(texture_data_reg_1856_1919_3_5_n_0),
        .I4(\rgb_out[5]_i_9_0 ),
        .I5(texture_data_reg_1792_1855_3_5_n_0),
        .O(\rgb_out[3]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[3]_i_21 
       (.I0(texture_data_reg_1728_1791_3_5_n_0),
        .I1(texture_data_reg_1664_1727_3_5_n_0),
        .I2(\rgb_out[0]_i_8_0 ),
        .I3(texture_data_reg_1600_1663_3_5_n_0),
        .I4(\rgb_out[5]_i_9_0 ),
        .I5(texture_data_reg_1536_1599_3_5_n_0),
        .O(\rgb_out[3]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[3]_i_22 
       (.I0(texture_data_reg_1472_1535_3_5_n_0),
        .I1(texture_data_reg_1408_1471_3_5_n_0),
        .I2(\rgb_out[0]_i_8_0 ),
        .I3(texture_data_reg_1344_1407_3_5_n_0),
        .I4(\rgb_out[5]_i_9_0 ),
        .I5(texture_data_reg_1280_1343_3_5_n_0),
        .O(\rgb_out[3]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[3]_i_23 
       (.I0(texture_data_reg_1216_1279_3_5_n_0),
        .I1(texture_data_reg_1152_1215_3_5_n_0),
        .I2(\rgb_out[0]_i_8_0 ),
        .I3(texture_data_reg_1088_1151_3_5_n_0),
        .I4(\rgb_out[5]_i_9_0 ),
        .I5(texture_data_reg_1024_1087_3_5_n_0),
        .O(\rgb_out[3]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[3]_i_24 
       (.I0(texture_data_reg_960_1023_3_5_n_0),
        .I1(texture_data_reg_896_959_3_5_n_0),
        .I2(\rgb_out[0]_i_8_0 ),
        .I3(texture_data_reg_832_895_3_5_n_0),
        .I4(\rgb_out[5]_i_9_0 ),
        .I5(texture_data_reg_768_831_3_5_n_0),
        .O(\rgb_out[3]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[3]_i_25 
       (.I0(texture_data_reg_704_767_3_5_n_0),
        .I1(texture_data_reg_640_703_3_5_n_0),
        .I2(\rgb_out[0]_i_8_0 ),
        .I3(texture_data_reg_576_639_3_5_n_0),
        .I4(\rgb_out[5]_i_9_0 ),
        .I5(texture_data_reg_512_575_3_5_n_0),
        .O(\rgb_out[3]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[3]_i_26 
       (.I0(texture_data_reg_448_511_3_5_n_0),
        .I1(texture_data_reg_384_447_3_5_n_0),
        .I2(\rgb_out[0]_i_8_0 ),
        .I3(texture_data_reg_320_383_3_5_n_0),
        .I4(\rgb_out[5]_i_9_0 ),
        .I5(texture_data_reg_256_319_3_5_n_0),
        .O(\rgb_out[3]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[3]_i_27 
       (.I0(texture_data_reg_192_255_3_5_n_0),
        .I1(texture_data_reg_128_191_3_5_n_0),
        .I2(\rgb_out[0]_i_8_0 ),
        .I3(texture_data_reg_64_127_3_5_n_0),
        .I4(\rgb_out[5]_i_9_0 ),
        .I5(texture_data_reg_0_63_3_5_n_0),
        .O(\rgb_out[3]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[3]_i_28 
       (.I0(texture_data_reg_8128_8191_3_5_n_0),
        .I1(texture_data_reg_8064_8127_3_5_n_0),
        .I2(\rgb_out[0]_i_8_0 ),
        .I3(texture_data_reg_8000_8063_3_5_n_0),
        .I4(\rgb_out[5]_i_9_0 ),
        .I5(texture_data_reg_7936_7999_3_5_n_0),
        .O(\rgb_out[3]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[3]_i_29 
       (.I0(texture_data_reg_7872_7935_3_5_n_0),
        .I1(texture_data_reg_7808_7871_3_5_n_0),
        .I2(\rgb_out[0]_i_8_0 ),
        .I3(texture_data_reg_7744_7807_3_5_n_0),
        .I4(\rgb_out[5]_i_9_0 ),
        .I5(texture_data_reg_7680_7743_3_5_n_0),
        .O(\rgb_out[3]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[3]_i_3 
       (.I0(\rgb_out[3]_i_8_n_0 ),
        .I1(\rgb_out[3]_i_9_n_0 ),
        .I2(\rgb_out_reg[0] ),
        .I3(\rgb_out[3]_i_10_n_0 ),
        .I4(\rgb_out_reg[0]_0 ),
        .I5(\rgb_out[3]_i_11_n_0 ),
        .O(\rgb_out[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[3]_i_30 
       (.I0(texture_data_reg_7616_7679_3_5_n_0),
        .I1(texture_data_reg_7552_7615_3_5_n_0),
        .I2(\rgb_out[0]_i_8_0 ),
        .I3(texture_data_reg_7488_7551_3_5_n_0),
        .I4(\rgb_out[5]_i_9_0 ),
        .I5(texture_data_reg_7424_7487_3_5_n_0),
        .O(\rgb_out[3]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[3]_i_31 
       (.I0(texture_data_reg_7360_7423_3_5_n_0),
        .I1(texture_data_reg_7296_7359_3_5_n_0),
        .I2(\rgb_out[0]_i_8_0 ),
        .I3(texture_data_reg_7232_7295_3_5_n_0),
        .I4(\rgb_out[5]_i_9_0 ),
        .I5(texture_data_reg_7168_7231_3_5_n_0),
        .O(\rgb_out[3]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[3]_i_32 
       (.I0(texture_data_reg_7104_7167_3_5_n_0),
        .I1(texture_data_reg_7040_7103_3_5_n_0),
        .I2(\rgb_out[0]_i_8_0 ),
        .I3(texture_data_reg_6976_7039_3_5_n_0),
        .I4(\rgb_out[5]_i_9_0 ),
        .I5(texture_data_reg_6912_6975_3_5_n_0),
        .O(\rgb_out[3]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[3]_i_33 
       (.I0(texture_data_reg_6848_6911_3_5_n_0),
        .I1(texture_data_reg_6784_6847_3_5_n_0),
        .I2(\rgb_out[0]_i_8_0 ),
        .I3(texture_data_reg_6720_6783_3_5_n_0),
        .I4(\rgb_out[5]_i_9_0 ),
        .I5(texture_data_reg_6656_6719_3_5_n_0),
        .O(\rgb_out[3]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[3]_i_34 
       (.I0(texture_data_reg_6592_6655_3_5_n_0),
        .I1(texture_data_reg_6528_6591_3_5_n_0),
        .I2(\rgb_out[0]_i_8_0 ),
        .I3(texture_data_reg_6464_6527_3_5_n_0),
        .I4(\rgb_out[5]_i_9_0 ),
        .I5(texture_data_reg_6400_6463_3_5_n_0),
        .O(\rgb_out[3]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[3]_i_35 
       (.I0(texture_data_reg_6336_6399_3_5_n_0),
        .I1(texture_data_reg_6272_6335_3_5_n_0),
        .I2(\rgb_out[0]_i_8_0 ),
        .I3(texture_data_reg_6208_6271_3_5_n_0),
        .I4(\rgb_out[5]_i_9_0 ),
        .I5(texture_data_reg_6144_6207_3_5_n_0),
        .O(\rgb_out[3]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[3]_i_36 
       (.I0(texture_data_reg_6080_6143_3_5_n_0),
        .I1(texture_data_reg_6016_6079_3_5_n_0),
        .I2(\rgb_out[0]_i_8_0 ),
        .I3(texture_data_reg_5952_6015_3_5_n_0),
        .I4(\rgb_out[5]_i_9_0 ),
        .I5(texture_data_reg_5888_5951_3_5_n_0),
        .O(\rgb_out[3]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[3]_i_37 
       (.I0(texture_data_reg_5824_5887_3_5_n_0),
        .I1(texture_data_reg_5760_5823_3_5_n_0),
        .I2(\rgb_out[0]_i_8_0 ),
        .I3(texture_data_reg_5696_5759_3_5_n_0),
        .I4(\rgb_out[5]_i_9_0 ),
        .I5(texture_data_reg_5632_5695_3_5_n_0),
        .O(\rgb_out[3]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[3]_i_38 
       (.I0(texture_data_reg_5568_5631_3_5_n_0),
        .I1(texture_data_reg_5504_5567_3_5_n_0),
        .I2(\rgb_out[0]_i_8_0 ),
        .I3(texture_data_reg_5440_5503_3_5_n_0),
        .I4(\rgb_out[5]_i_9_0 ),
        .I5(texture_data_reg_5376_5439_3_5_n_0),
        .O(\rgb_out[3]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[3]_i_39 
       (.I0(texture_data_reg_5312_5375_3_5_n_0),
        .I1(texture_data_reg_5248_5311_3_5_n_0),
        .I2(\rgb_out[0]_i_8_0 ),
        .I3(texture_data_reg_5184_5247_3_5_n_0),
        .I4(\rgb_out[5]_i_9_0 ),
        .I5(texture_data_reg_5120_5183_3_5_n_0),
        .O(\rgb_out[3]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[3]_i_4 
       (.I0(\rgb_out[3]_i_12_n_0 ),
        .I1(\rgb_out[3]_i_13_n_0 ),
        .I2(vcount_nxt[4]),
        .I3(\rgb_out[3]_i_14_n_0 ),
        .I4(vcount_nxt[3]),
        .I5(\rgb_out[3]_i_15_n_0 ),
        .O(\rgb_out[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[3]_i_40 
       (.I0(texture_data_reg_5056_5119_3_5_n_0),
        .I1(texture_data_reg_4992_5055_3_5_n_0),
        .I2(\rgb_out[0]_i_8_0 ),
        .I3(texture_data_reg_4928_4991_3_5_n_0),
        .I4(\rgb_out[5]_i_9_0 ),
        .I5(texture_data_reg_4864_4927_3_5_n_0),
        .O(\rgb_out[3]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[3]_i_41 
       (.I0(texture_data_reg_4800_4863_3_5_n_0),
        .I1(texture_data_reg_4736_4799_3_5_n_0),
        .I2(\rgb_out[0]_i_8_0 ),
        .I3(texture_data_reg_4672_4735_3_5_n_0),
        .I4(\rgb_out[5]_i_9_0 ),
        .I5(texture_data_reg_4608_4671_3_5_n_0),
        .O(\rgb_out[3]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[3]_i_42 
       (.I0(texture_data_reg_4544_4607_3_5_n_0),
        .I1(texture_data_reg_4480_4543_3_5_n_0),
        .I2(\rgb_out[0]_i_8_0 ),
        .I3(texture_data_reg_4416_4479_3_5_n_0),
        .I4(\rgb_out[5]_i_9_0 ),
        .I5(texture_data_reg_4352_4415_3_5_n_0),
        .O(\rgb_out[3]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[3]_i_43 
       (.I0(texture_data_reg_4288_4351_3_5_n_0),
        .I1(texture_data_reg_4224_4287_3_5_n_0),
        .I2(\rgb_out[0]_i_8_0 ),
        .I3(texture_data_reg_4160_4223_3_5_n_0),
        .I4(\rgb_out[5]_i_9_0 ),
        .I5(texture_data_reg_4096_4159_3_5_n_0),
        .O(\rgb_out[3]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[3]_i_5 
       (.I0(\rgb_out[3]_i_16_n_0 ),
        .I1(\rgb_out[3]_i_17_n_0 ),
        .I2(vcount_nxt[4]),
        .I3(\rgb_out[3]_i_18_n_0 ),
        .I4(vcount_nxt[3]),
        .I5(\rgb_out[3]_i_19_n_0 ),
        .O(\rgb_out[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[3]_i_6 
       (.I0(\rgb_out[3]_i_20_n_0 ),
        .I1(\rgb_out[3]_i_21_n_0 ),
        .I2(vcount_nxt[4]),
        .I3(\rgb_out[3]_i_22_n_0 ),
        .I4(vcount_nxt[3]),
        .I5(\rgb_out[3]_i_23_n_0 ),
        .O(\rgb_out[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[3]_i_7 
       (.I0(\rgb_out[3]_i_24_n_0 ),
        .I1(\rgb_out[3]_i_25_n_0 ),
        .I2(vcount_nxt[4]),
        .I3(\rgb_out[3]_i_26_n_0 ),
        .I4(vcount_nxt[3]),
        .I5(\rgb_out[3]_i_27_n_0 ),
        .O(\rgb_out[3]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[3]_i_8 
       (.I0(\rgb_out[3]_i_28_n_0 ),
        .I1(\rgb_out[3]_i_29_n_0 ),
        .I2(vcount_nxt[4]),
        .I3(\rgb_out[3]_i_30_n_0 ),
        .I4(vcount_nxt[3]),
        .I5(\rgb_out[3]_i_31_n_0 ),
        .O(\rgb_out[3]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[3]_i_9 
       (.I0(\rgb_out[3]_i_32_n_0 ),
        .I1(\rgb_out[3]_i_33_n_0 ),
        .I2(vcount_nxt[4]),
        .I3(\rgb_out[3]_i_34_n_0 ),
        .I4(vcount_nxt[3]),
        .I5(\rgb_out[3]_i_35_n_0 ),
        .O(\rgb_out[3]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \rgb_out[4]_i_1 
       (.I0(\rgb_out[11]_i_3_n_0 ),
        .I1(\rgb_out[4]_i_2_n_0 ),
        .I2(\rgb_out[11]_i_5_n_0 ),
        .I3(\rgb_out[4]_i_3_n_0 ),
        .O(\rgb_out[11]_i_6_0 [4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[4]_i_10 
       (.I0(\rgb_out[4]_i_36_n_0 ),
        .I1(\rgb_out[4]_i_37_n_0 ),
        .I2(vcount_nxt[4]),
        .I3(\rgb_out[4]_i_38_n_0 ),
        .I4(vcount_nxt[3]),
        .I5(\rgb_out[4]_i_39_n_0 ),
        .O(\rgb_out[4]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[4]_i_11 
       (.I0(\rgb_out[4]_i_40_n_0 ),
        .I1(\rgb_out[4]_i_41_n_0 ),
        .I2(vcount_nxt[4]),
        .I3(\rgb_out[4]_i_42_n_0 ),
        .I4(vcount_nxt[3]),
        .I5(\rgb_out[4]_i_43_n_0 ),
        .O(\rgb_out[4]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[4]_i_12 
       (.I0(texture_data_reg_4032_4095_3_5_n_1),
        .I1(texture_data_reg_3968_4031_3_5_n_1),
        .I2(\rgb_out[4]_i_8_0 ),
        .I3(texture_data_reg_3904_3967_3_5_n_1),
        .I4(\rgb_out[5]_i_9_0 ),
        .I5(texture_data_reg_3840_3903_3_5_n_1),
        .O(\rgb_out[4]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[4]_i_13 
       (.I0(texture_data_reg_3776_3839_3_5_n_1),
        .I1(texture_data_reg_3712_3775_3_5_n_1),
        .I2(\rgb_out[4]_i_8_0 ),
        .I3(texture_data_reg_3648_3711_3_5_n_1),
        .I4(\rgb_out[5]_i_9_0 ),
        .I5(texture_data_reg_3584_3647_3_5_n_1),
        .O(\rgb_out[4]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[4]_i_14 
       (.I0(texture_data_reg_3520_3583_3_5_n_1),
        .I1(texture_data_reg_3456_3519_3_5_n_1),
        .I2(\rgb_out[4]_i_8_0 ),
        .I3(texture_data_reg_3392_3455_3_5_n_1),
        .I4(\rgb_out[5]_i_9_0 ),
        .I5(texture_data_reg_3328_3391_3_5_n_1),
        .O(\rgb_out[4]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[4]_i_15 
       (.I0(texture_data_reg_3264_3327_3_5_n_1),
        .I1(texture_data_reg_3200_3263_3_5_n_1),
        .I2(\rgb_out[4]_i_8_0 ),
        .I3(texture_data_reg_3136_3199_3_5_n_1),
        .I4(\rgb_out[5]_i_9_0 ),
        .I5(texture_data_reg_3072_3135_3_5_n_1),
        .O(\rgb_out[4]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[4]_i_16 
       (.I0(texture_data_reg_3008_3071_3_5_n_1),
        .I1(texture_data_reg_2944_3007_3_5_n_1),
        .I2(\rgb_out[4]_i_8_0 ),
        .I3(texture_data_reg_2880_2943_3_5_n_1),
        .I4(\rgb_out[5]_i_9_0 ),
        .I5(texture_data_reg_2816_2879_3_5_n_1),
        .O(\rgb_out[4]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[4]_i_17 
       (.I0(texture_data_reg_2752_2815_3_5_n_1),
        .I1(texture_data_reg_2688_2751_3_5_n_1),
        .I2(\rgb_out[4]_i_8_0 ),
        .I3(texture_data_reg_2624_2687_3_5_n_1),
        .I4(\rgb_out[5]_i_9_0 ),
        .I5(texture_data_reg_2560_2623_3_5_n_1),
        .O(\rgb_out[4]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[4]_i_18 
       (.I0(texture_data_reg_2496_2559_3_5_n_1),
        .I1(texture_data_reg_2432_2495_3_5_n_1),
        .I2(\rgb_out[4]_i_8_0 ),
        .I3(texture_data_reg_2368_2431_3_5_n_1),
        .I4(\rgb_out[5]_i_9_0 ),
        .I5(texture_data_reg_2304_2367_3_5_n_1),
        .O(\rgb_out[4]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[4]_i_19 
       (.I0(texture_data_reg_2240_2303_3_5_n_1),
        .I1(texture_data_reg_2176_2239_3_5_n_1),
        .I2(\rgb_out[4]_i_8_0 ),
        .I3(texture_data_reg_2112_2175_3_5_n_1),
        .I4(\rgb_out[5]_i_9_0 ),
        .I5(texture_data_reg_2048_2111_3_5_n_1),
        .O(\rgb_out[4]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[4]_i_2 
       (.I0(\rgb_out[4]_i_4_n_0 ),
        .I1(\rgb_out[4]_i_5_n_0 ),
        .I2(\rgb_out_reg[0] ),
        .I3(\rgb_out[4]_i_6_n_0 ),
        .I4(\rgb_out_reg[0]_0 ),
        .I5(\rgb_out[4]_i_7_n_0 ),
        .O(\rgb_out[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[4]_i_20 
       (.I0(texture_data_reg_1984_2047_3_5_n_1),
        .I1(texture_data_reg_1920_1983_3_5_n_1),
        .I2(\rgb_out[4]_i_8_0 ),
        .I3(texture_data_reg_1856_1919_3_5_n_1),
        .I4(\rgb_out[5]_i_9_0 ),
        .I5(texture_data_reg_1792_1855_3_5_n_1),
        .O(\rgb_out[4]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[4]_i_21 
       (.I0(texture_data_reg_1728_1791_3_5_n_1),
        .I1(texture_data_reg_1664_1727_3_5_n_1),
        .I2(\rgb_out[4]_i_8_0 ),
        .I3(texture_data_reg_1600_1663_3_5_n_1),
        .I4(\rgb_out[5]_i_9_0 ),
        .I5(texture_data_reg_1536_1599_3_5_n_1),
        .O(\rgb_out[4]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[4]_i_22 
       (.I0(texture_data_reg_1472_1535_3_5_n_1),
        .I1(texture_data_reg_1408_1471_3_5_n_1),
        .I2(\rgb_out[4]_i_8_0 ),
        .I3(texture_data_reg_1344_1407_3_5_n_1),
        .I4(\rgb_out[5]_i_9_0 ),
        .I5(texture_data_reg_1280_1343_3_5_n_1),
        .O(\rgb_out[4]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[4]_i_23 
       (.I0(texture_data_reg_1216_1279_3_5_n_1),
        .I1(texture_data_reg_1152_1215_3_5_n_1),
        .I2(\rgb_out[4]_i_8_0 ),
        .I3(texture_data_reg_1088_1151_3_5_n_1),
        .I4(\rgb_out[5]_i_9_0 ),
        .I5(texture_data_reg_1024_1087_3_5_n_1),
        .O(\rgb_out[4]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[4]_i_24 
       (.I0(texture_data_reg_960_1023_3_5_n_1),
        .I1(texture_data_reg_896_959_3_5_n_1),
        .I2(\rgb_out[4]_i_8_0 ),
        .I3(texture_data_reg_832_895_3_5_n_1),
        .I4(\rgb_out[5]_i_9_0 ),
        .I5(texture_data_reg_768_831_3_5_n_1),
        .O(\rgb_out[4]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[4]_i_25 
       (.I0(texture_data_reg_704_767_3_5_n_1),
        .I1(texture_data_reg_640_703_3_5_n_1),
        .I2(\rgb_out[4]_i_8_0 ),
        .I3(texture_data_reg_576_639_3_5_n_1),
        .I4(\rgb_out[5]_i_9_0 ),
        .I5(texture_data_reg_512_575_3_5_n_1),
        .O(\rgb_out[4]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[4]_i_26 
       (.I0(texture_data_reg_448_511_3_5_n_1),
        .I1(texture_data_reg_384_447_3_5_n_1),
        .I2(\rgb_out[4]_i_8_0 ),
        .I3(texture_data_reg_320_383_3_5_n_1),
        .I4(\rgb_out[5]_i_9_0 ),
        .I5(texture_data_reg_256_319_3_5_n_1),
        .O(\rgb_out[4]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[4]_i_27 
       (.I0(texture_data_reg_192_255_3_5_n_1),
        .I1(texture_data_reg_128_191_3_5_n_1),
        .I2(\rgb_out[4]_i_8_0 ),
        .I3(texture_data_reg_64_127_3_5_n_1),
        .I4(\rgb_out[5]_i_9_0 ),
        .I5(texture_data_reg_0_63_3_5_n_1),
        .O(\rgb_out[4]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[4]_i_28 
       (.I0(texture_data_reg_8128_8191_3_5_n_1),
        .I1(texture_data_reg_8064_8127_3_5_n_1),
        .I2(\rgb_out[4]_i_8_0 ),
        .I3(texture_data_reg_8000_8063_3_5_n_1),
        .I4(\rgb_out[5]_i_9_0 ),
        .I5(texture_data_reg_7936_7999_3_5_n_1),
        .O(\rgb_out[4]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[4]_i_29 
       (.I0(texture_data_reg_7872_7935_3_5_n_1),
        .I1(texture_data_reg_7808_7871_3_5_n_1),
        .I2(\rgb_out[4]_i_8_0 ),
        .I3(texture_data_reg_7744_7807_3_5_n_1),
        .I4(\rgb_out[5]_i_9_0 ),
        .I5(texture_data_reg_7680_7743_3_5_n_1),
        .O(\rgb_out[4]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[4]_i_3 
       (.I0(\rgb_out[4]_i_8_n_0 ),
        .I1(\rgb_out[4]_i_9_n_0 ),
        .I2(\rgb_out_reg[0] ),
        .I3(\rgb_out[4]_i_10_n_0 ),
        .I4(\rgb_out_reg[0]_0 ),
        .I5(\rgb_out[4]_i_11_n_0 ),
        .O(\rgb_out[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[4]_i_30 
       (.I0(texture_data_reg_7616_7679_3_5_n_1),
        .I1(texture_data_reg_7552_7615_3_5_n_1),
        .I2(\rgb_out[4]_i_8_0 ),
        .I3(texture_data_reg_7488_7551_3_5_n_1),
        .I4(\rgb_out[5]_i_9_0 ),
        .I5(texture_data_reg_7424_7487_3_5_n_1),
        .O(\rgb_out[4]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[4]_i_31 
       (.I0(texture_data_reg_7360_7423_3_5_n_1),
        .I1(texture_data_reg_7296_7359_3_5_n_1),
        .I2(\rgb_out[4]_i_8_0 ),
        .I3(texture_data_reg_7232_7295_3_5_n_1),
        .I4(\rgb_out[5]_i_9_0 ),
        .I5(texture_data_reg_7168_7231_3_5_n_1),
        .O(\rgb_out[4]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[4]_i_32 
       (.I0(texture_data_reg_7104_7167_3_5_n_1),
        .I1(texture_data_reg_7040_7103_3_5_n_1),
        .I2(\rgb_out[4]_i_8_0 ),
        .I3(texture_data_reg_6976_7039_3_5_n_1),
        .I4(\rgb_out[5]_i_9_0 ),
        .I5(texture_data_reg_6912_6975_3_5_n_1),
        .O(\rgb_out[4]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[4]_i_33 
       (.I0(texture_data_reg_6848_6911_3_5_n_1),
        .I1(texture_data_reg_6784_6847_3_5_n_1),
        .I2(\rgb_out[4]_i_8_0 ),
        .I3(texture_data_reg_6720_6783_3_5_n_1),
        .I4(\rgb_out[5]_i_9_0 ),
        .I5(texture_data_reg_6656_6719_3_5_n_1),
        .O(\rgb_out[4]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[4]_i_34 
       (.I0(texture_data_reg_6592_6655_3_5_n_1),
        .I1(texture_data_reg_6528_6591_3_5_n_1),
        .I2(\rgb_out[4]_i_8_0 ),
        .I3(texture_data_reg_6464_6527_3_5_n_1),
        .I4(\rgb_out[5]_i_9_0 ),
        .I5(texture_data_reg_6400_6463_3_5_n_1),
        .O(\rgb_out[4]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[4]_i_35 
       (.I0(texture_data_reg_6336_6399_3_5_n_1),
        .I1(texture_data_reg_6272_6335_3_5_n_1),
        .I2(\rgb_out[4]_i_8_0 ),
        .I3(texture_data_reg_6208_6271_3_5_n_1),
        .I4(\rgb_out[5]_i_9_0 ),
        .I5(texture_data_reg_6144_6207_3_5_n_1),
        .O(\rgb_out[4]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[4]_i_36 
       (.I0(texture_data_reg_6080_6143_3_5_n_1),
        .I1(texture_data_reg_6016_6079_3_5_n_1),
        .I2(\rgb_out[4]_i_8_0 ),
        .I3(texture_data_reg_5952_6015_3_5_n_1),
        .I4(\rgb_out[5]_i_9_0 ),
        .I5(texture_data_reg_5888_5951_3_5_n_1),
        .O(\rgb_out[4]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[4]_i_37 
       (.I0(texture_data_reg_5824_5887_3_5_n_1),
        .I1(texture_data_reg_5760_5823_3_5_n_1),
        .I2(\rgb_out[4]_i_8_0 ),
        .I3(texture_data_reg_5696_5759_3_5_n_1),
        .I4(\rgb_out[5]_i_9_0 ),
        .I5(texture_data_reg_5632_5695_3_5_n_1),
        .O(\rgb_out[4]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[4]_i_38 
       (.I0(texture_data_reg_5568_5631_3_5_n_1),
        .I1(texture_data_reg_5504_5567_3_5_n_1),
        .I2(\rgb_out[4]_i_8_0 ),
        .I3(texture_data_reg_5440_5503_3_5_n_1),
        .I4(\rgb_out[5]_i_9_0 ),
        .I5(texture_data_reg_5376_5439_3_5_n_1),
        .O(\rgb_out[4]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[4]_i_39 
       (.I0(texture_data_reg_5312_5375_3_5_n_1),
        .I1(texture_data_reg_5248_5311_3_5_n_1),
        .I2(\rgb_out[4]_i_8_0 ),
        .I3(texture_data_reg_5184_5247_3_5_n_1),
        .I4(\rgb_out[5]_i_9_0 ),
        .I5(texture_data_reg_5120_5183_3_5_n_1),
        .O(\rgb_out[4]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[4]_i_4 
       (.I0(\rgb_out[4]_i_12_n_0 ),
        .I1(\rgb_out[4]_i_13_n_0 ),
        .I2(vcount_nxt[4]),
        .I3(\rgb_out[4]_i_14_n_0 ),
        .I4(vcount_nxt[3]),
        .I5(\rgb_out[4]_i_15_n_0 ),
        .O(\rgb_out[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[4]_i_40 
       (.I0(texture_data_reg_5056_5119_3_5_n_1),
        .I1(texture_data_reg_4992_5055_3_5_n_1),
        .I2(\rgb_out[4]_i_8_0 ),
        .I3(texture_data_reg_4928_4991_3_5_n_1),
        .I4(\rgb_out[5]_i_9_0 ),
        .I5(texture_data_reg_4864_4927_3_5_n_1),
        .O(\rgb_out[4]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[4]_i_41 
       (.I0(texture_data_reg_4800_4863_3_5_n_1),
        .I1(texture_data_reg_4736_4799_3_5_n_1),
        .I2(\rgb_out[4]_i_8_0 ),
        .I3(texture_data_reg_4672_4735_3_5_n_1),
        .I4(\rgb_out[5]_i_9_0 ),
        .I5(texture_data_reg_4608_4671_3_5_n_1),
        .O(\rgb_out[4]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[4]_i_42 
       (.I0(texture_data_reg_4544_4607_3_5_n_1),
        .I1(texture_data_reg_4480_4543_3_5_n_1),
        .I2(\rgb_out[4]_i_8_0 ),
        .I3(texture_data_reg_4416_4479_3_5_n_1),
        .I4(\rgb_out[5]_i_9_0 ),
        .I5(texture_data_reg_4352_4415_3_5_n_1),
        .O(\rgb_out[4]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[4]_i_43 
       (.I0(texture_data_reg_4288_4351_3_5_n_1),
        .I1(texture_data_reg_4224_4287_3_5_n_1),
        .I2(\rgb_out[4]_i_8_0 ),
        .I3(texture_data_reg_4160_4223_3_5_n_1),
        .I4(\rgb_out[5]_i_9_0 ),
        .I5(texture_data_reg_4096_4159_3_5_n_1),
        .O(\rgb_out[4]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[4]_i_5 
       (.I0(\rgb_out[4]_i_16_n_0 ),
        .I1(\rgb_out[4]_i_17_n_0 ),
        .I2(vcount_nxt[4]),
        .I3(\rgb_out[4]_i_18_n_0 ),
        .I4(vcount_nxt[3]),
        .I5(\rgb_out[4]_i_19_n_0 ),
        .O(\rgb_out[4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[4]_i_6 
       (.I0(\rgb_out[4]_i_20_n_0 ),
        .I1(\rgb_out[4]_i_21_n_0 ),
        .I2(vcount_nxt[4]),
        .I3(\rgb_out[4]_i_22_n_0 ),
        .I4(vcount_nxt[3]),
        .I5(\rgb_out[4]_i_23_n_0 ),
        .O(\rgb_out[4]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[4]_i_7 
       (.I0(\rgb_out[4]_i_24_n_0 ),
        .I1(\rgb_out[4]_i_25_n_0 ),
        .I2(vcount_nxt[4]),
        .I3(\rgb_out[4]_i_26_n_0 ),
        .I4(vcount_nxt[3]),
        .I5(\rgb_out[4]_i_27_n_0 ),
        .O(\rgb_out[4]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[4]_i_8 
       (.I0(\rgb_out[4]_i_28_n_0 ),
        .I1(\rgb_out[4]_i_29_n_0 ),
        .I2(vcount_nxt[4]),
        .I3(\rgb_out[4]_i_30_n_0 ),
        .I4(vcount_nxt[3]),
        .I5(\rgb_out[4]_i_31_n_0 ),
        .O(\rgb_out[4]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[4]_i_9 
       (.I0(\rgb_out[4]_i_32_n_0 ),
        .I1(\rgb_out[4]_i_33_n_0 ),
        .I2(vcount_nxt[4]),
        .I3(\rgb_out[4]_i_34_n_0 ),
        .I4(vcount_nxt[3]),
        .I5(\rgb_out[4]_i_35_n_0 ),
        .O(\rgb_out[4]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \rgb_out[5]_i_1 
       (.I0(\rgb_out[11]_i_3_n_0 ),
        .I1(\rgb_out[5]_i_2_n_0 ),
        .I2(\rgb_out[11]_i_5_n_0 ),
        .I3(\rgb_out[5]_i_3_n_0 ),
        .O(\rgb_out[11]_i_6_0 [5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[5]_i_10 
       (.I0(\rgb_out[5]_i_36_n_0 ),
        .I1(\rgb_out[5]_i_37_n_0 ),
        .I2(vcount_nxt[4]),
        .I3(\rgb_out[5]_i_38_n_0 ),
        .I4(vcount_nxt[3]),
        .I5(\rgb_out[5]_i_39_n_0 ),
        .O(\rgb_out[5]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[5]_i_11 
       (.I0(\rgb_out[5]_i_40_n_0 ),
        .I1(\rgb_out[5]_i_41_n_0 ),
        .I2(vcount_nxt[4]),
        .I3(\rgb_out[5]_i_42_n_0 ),
        .I4(vcount_nxt[3]),
        .I5(\rgb_out[5]_i_43_n_0 ),
        .O(\rgb_out[5]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[5]_i_12 
       (.I0(texture_data_reg_4032_4095_3_5_n_2),
        .I1(texture_data_reg_3968_4031_3_5_n_2),
        .I2(\rgb_out[4]_i_8_0 ),
        .I3(texture_data_reg_3904_3967_3_5_n_2),
        .I4(\rgb_out[7]_i_4_0 ),
        .I5(texture_data_reg_3840_3903_3_5_n_2),
        .O(\rgb_out[5]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[5]_i_13 
       (.I0(texture_data_reg_3776_3839_3_5_n_2),
        .I1(texture_data_reg_3712_3775_3_5_n_2),
        .I2(\rgb_out[4]_i_8_0 ),
        .I3(texture_data_reg_3648_3711_3_5_n_2),
        .I4(\rgb_out[7]_i_4_0 ),
        .I5(texture_data_reg_3584_3647_3_5_n_2),
        .O(\rgb_out[5]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[5]_i_14 
       (.I0(texture_data_reg_3520_3583_3_5_n_2),
        .I1(texture_data_reg_3456_3519_3_5_n_2),
        .I2(\rgb_out[4]_i_8_0 ),
        .I3(texture_data_reg_3392_3455_3_5_n_2),
        .I4(\rgb_out[7]_i_4_0 ),
        .I5(texture_data_reg_3328_3391_3_5_n_2),
        .O(\rgb_out[5]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[5]_i_15 
       (.I0(texture_data_reg_3264_3327_3_5_n_2),
        .I1(texture_data_reg_3200_3263_3_5_n_2),
        .I2(\rgb_out[4]_i_8_0 ),
        .I3(texture_data_reg_3136_3199_3_5_n_2),
        .I4(\rgb_out[7]_i_4_0 ),
        .I5(texture_data_reg_3072_3135_3_5_n_2),
        .O(\rgb_out[5]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[5]_i_16 
       (.I0(texture_data_reg_3008_3071_3_5_n_2),
        .I1(texture_data_reg_2944_3007_3_5_n_2),
        .I2(\rgb_out[4]_i_8_0 ),
        .I3(texture_data_reg_2880_2943_3_5_n_2),
        .I4(\rgb_out[7]_i_4_0 ),
        .I5(texture_data_reg_2816_2879_3_5_n_2),
        .O(\rgb_out[5]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[5]_i_17 
       (.I0(texture_data_reg_2752_2815_3_5_n_2),
        .I1(texture_data_reg_2688_2751_3_5_n_2),
        .I2(\rgb_out[4]_i_8_0 ),
        .I3(texture_data_reg_2624_2687_3_5_n_2),
        .I4(\rgb_out[7]_i_4_0 ),
        .I5(texture_data_reg_2560_2623_3_5_n_2),
        .O(\rgb_out[5]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[5]_i_18 
       (.I0(texture_data_reg_2496_2559_3_5_n_2),
        .I1(texture_data_reg_2432_2495_3_5_n_2),
        .I2(\rgb_out[4]_i_8_0 ),
        .I3(texture_data_reg_2368_2431_3_5_n_2),
        .I4(\rgb_out[7]_i_4_0 ),
        .I5(texture_data_reg_2304_2367_3_5_n_2),
        .O(\rgb_out[5]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[5]_i_19 
       (.I0(texture_data_reg_2240_2303_3_5_n_2),
        .I1(texture_data_reg_2176_2239_3_5_n_2),
        .I2(\rgb_out[4]_i_8_0 ),
        .I3(texture_data_reg_2112_2175_3_5_n_2),
        .I4(\rgb_out[7]_i_4_0 ),
        .I5(texture_data_reg_2048_2111_3_5_n_2),
        .O(\rgb_out[5]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[5]_i_2 
       (.I0(\rgb_out[5]_i_4_n_0 ),
        .I1(\rgb_out[5]_i_5_n_0 ),
        .I2(\rgb_out_reg[0] ),
        .I3(\rgb_out[5]_i_6_n_0 ),
        .I4(\rgb_out_reg[0]_0 ),
        .I5(\rgb_out[5]_i_7_n_0 ),
        .O(\rgb_out[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[5]_i_20 
       (.I0(texture_data_reg_1984_2047_3_5_n_2),
        .I1(texture_data_reg_1920_1983_3_5_n_2),
        .I2(\rgb_out[4]_i_8_0 ),
        .I3(texture_data_reg_1856_1919_3_5_n_2),
        .I4(\rgb_out[7]_i_4_0 ),
        .I5(texture_data_reg_1792_1855_3_5_n_2),
        .O(\rgb_out[5]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[5]_i_21 
       (.I0(texture_data_reg_1728_1791_3_5_n_2),
        .I1(texture_data_reg_1664_1727_3_5_n_2),
        .I2(\rgb_out[4]_i_8_0 ),
        .I3(texture_data_reg_1600_1663_3_5_n_2),
        .I4(\rgb_out[7]_i_4_0 ),
        .I5(texture_data_reg_1536_1599_3_5_n_2),
        .O(\rgb_out[5]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[5]_i_22 
       (.I0(texture_data_reg_1472_1535_3_5_n_2),
        .I1(texture_data_reg_1408_1471_3_5_n_2),
        .I2(\rgb_out[4]_i_8_0 ),
        .I3(texture_data_reg_1344_1407_3_5_n_2),
        .I4(\rgb_out[7]_i_4_0 ),
        .I5(texture_data_reg_1280_1343_3_5_n_2),
        .O(\rgb_out[5]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[5]_i_23 
       (.I0(texture_data_reg_1216_1279_3_5_n_2),
        .I1(texture_data_reg_1152_1215_3_5_n_2),
        .I2(\rgb_out[4]_i_8_0 ),
        .I3(texture_data_reg_1088_1151_3_5_n_2),
        .I4(\rgb_out[7]_i_4_0 ),
        .I5(texture_data_reg_1024_1087_3_5_n_2),
        .O(\rgb_out[5]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[5]_i_24 
       (.I0(texture_data_reg_960_1023_3_5_n_2),
        .I1(texture_data_reg_896_959_3_5_n_2),
        .I2(\rgb_out[4]_i_8_0 ),
        .I3(texture_data_reg_832_895_3_5_n_2),
        .I4(\rgb_out[7]_i_4_0 ),
        .I5(texture_data_reg_768_831_3_5_n_2),
        .O(\rgb_out[5]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[5]_i_25 
       (.I0(texture_data_reg_704_767_3_5_n_2),
        .I1(texture_data_reg_640_703_3_5_n_2),
        .I2(\rgb_out[4]_i_8_0 ),
        .I3(texture_data_reg_576_639_3_5_n_2),
        .I4(\rgb_out[7]_i_4_0 ),
        .I5(texture_data_reg_512_575_3_5_n_2),
        .O(\rgb_out[5]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[5]_i_26 
       (.I0(texture_data_reg_448_511_3_5_n_2),
        .I1(texture_data_reg_384_447_3_5_n_2),
        .I2(\rgb_out[4]_i_8_0 ),
        .I3(texture_data_reg_320_383_3_5_n_2),
        .I4(\rgb_out[7]_i_4_0 ),
        .I5(texture_data_reg_256_319_3_5_n_2),
        .O(\rgb_out[5]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[5]_i_27 
       (.I0(texture_data_reg_192_255_3_5_n_2),
        .I1(texture_data_reg_128_191_3_5_n_2),
        .I2(\rgb_out[4]_i_8_0 ),
        .I3(texture_data_reg_64_127_3_5_n_2),
        .I4(\rgb_out[7]_i_4_0 ),
        .I5(texture_data_reg_0_63_3_5_n_2),
        .O(\rgb_out[5]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[5]_i_28 
       (.I0(texture_data_reg_8128_8191_3_5_n_2),
        .I1(texture_data_reg_8064_8127_3_5_n_2),
        .I2(\rgb_out[4]_i_8_0 ),
        .I3(texture_data_reg_8000_8063_3_5_n_2),
        .I4(\rgb_out[7]_i_4_0 ),
        .I5(texture_data_reg_7936_7999_3_5_n_2),
        .O(\rgb_out[5]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[5]_i_29 
       (.I0(texture_data_reg_7872_7935_3_5_n_2),
        .I1(texture_data_reg_7808_7871_3_5_n_2),
        .I2(\rgb_out[4]_i_8_0 ),
        .I3(texture_data_reg_7744_7807_3_5_n_2),
        .I4(\rgb_out[7]_i_4_0 ),
        .I5(texture_data_reg_7680_7743_3_5_n_2),
        .O(\rgb_out[5]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[5]_i_3 
       (.I0(\rgb_out[5]_i_8_n_0 ),
        .I1(\rgb_out[5]_i_9_n_0 ),
        .I2(\rgb_out_reg[0] ),
        .I3(\rgb_out[5]_i_10_n_0 ),
        .I4(\rgb_out_reg[0]_0 ),
        .I5(\rgb_out[5]_i_11_n_0 ),
        .O(\rgb_out[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[5]_i_30 
       (.I0(texture_data_reg_7616_7679_3_5_n_2),
        .I1(texture_data_reg_7552_7615_3_5_n_2),
        .I2(\rgb_out[4]_i_8_0 ),
        .I3(texture_data_reg_7488_7551_3_5_n_2),
        .I4(\rgb_out[7]_i_4_0 ),
        .I5(texture_data_reg_7424_7487_3_5_n_2),
        .O(\rgb_out[5]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[5]_i_31 
       (.I0(texture_data_reg_7360_7423_3_5_n_2),
        .I1(texture_data_reg_7296_7359_3_5_n_2),
        .I2(\rgb_out[4]_i_8_0 ),
        .I3(texture_data_reg_7232_7295_3_5_n_2),
        .I4(\rgb_out[7]_i_4_0 ),
        .I5(texture_data_reg_7168_7231_3_5_n_2),
        .O(\rgb_out[5]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[5]_i_32 
       (.I0(texture_data_reg_7104_7167_3_5_n_2),
        .I1(texture_data_reg_7040_7103_3_5_n_2),
        .I2(\rgb_out[4]_i_8_0 ),
        .I3(texture_data_reg_6976_7039_3_5_n_2),
        .I4(\rgb_out[7]_i_4_0 ),
        .I5(texture_data_reg_6912_6975_3_5_n_2),
        .O(\rgb_out[5]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[5]_i_33 
       (.I0(texture_data_reg_6848_6911_3_5_n_2),
        .I1(texture_data_reg_6784_6847_3_5_n_2),
        .I2(\rgb_out[4]_i_8_0 ),
        .I3(texture_data_reg_6720_6783_3_5_n_2),
        .I4(\rgb_out[7]_i_4_0 ),
        .I5(texture_data_reg_6656_6719_3_5_n_2),
        .O(\rgb_out[5]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[5]_i_34 
       (.I0(texture_data_reg_6592_6655_3_5_n_2),
        .I1(texture_data_reg_6528_6591_3_5_n_2),
        .I2(\rgb_out[4]_i_8_0 ),
        .I3(texture_data_reg_6464_6527_3_5_n_2),
        .I4(\rgb_out[7]_i_4_0 ),
        .I5(texture_data_reg_6400_6463_3_5_n_2),
        .O(\rgb_out[5]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[5]_i_35 
       (.I0(texture_data_reg_6336_6399_3_5_n_2),
        .I1(texture_data_reg_6272_6335_3_5_n_2),
        .I2(\rgb_out[4]_i_8_0 ),
        .I3(texture_data_reg_6208_6271_3_5_n_2),
        .I4(\rgb_out[5]_i_9_0 ),
        .I5(texture_data_reg_6144_6207_3_5_n_2),
        .O(\rgb_out[5]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[5]_i_36 
       (.I0(texture_data_reg_6080_6143_3_5_n_2),
        .I1(texture_data_reg_6016_6079_3_5_n_2),
        .I2(\rgb_out[4]_i_8_0 ),
        .I3(texture_data_reg_5952_6015_3_5_n_2),
        .I4(\rgb_out[5]_i_9_0 ),
        .I5(texture_data_reg_5888_5951_3_5_n_2),
        .O(\rgb_out[5]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[5]_i_37 
       (.I0(texture_data_reg_5824_5887_3_5_n_2),
        .I1(texture_data_reg_5760_5823_3_5_n_2),
        .I2(\rgb_out[4]_i_8_0 ),
        .I3(texture_data_reg_5696_5759_3_5_n_2),
        .I4(\rgb_out[5]_i_9_0 ),
        .I5(texture_data_reg_5632_5695_3_5_n_2),
        .O(\rgb_out[5]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[5]_i_38 
       (.I0(texture_data_reg_5568_5631_3_5_n_2),
        .I1(texture_data_reg_5504_5567_3_5_n_2),
        .I2(\rgb_out[4]_i_8_0 ),
        .I3(texture_data_reg_5440_5503_3_5_n_2),
        .I4(\rgb_out[5]_i_9_0 ),
        .I5(texture_data_reg_5376_5439_3_5_n_2),
        .O(\rgb_out[5]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[5]_i_39 
       (.I0(texture_data_reg_5312_5375_3_5_n_2),
        .I1(texture_data_reg_5248_5311_3_5_n_2),
        .I2(\rgb_out[4]_i_8_0 ),
        .I3(texture_data_reg_5184_5247_3_5_n_2),
        .I4(\rgb_out[5]_i_9_0 ),
        .I5(texture_data_reg_5120_5183_3_5_n_2),
        .O(\rgb_out[5]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[5]_i_4 
       (.I0(\rgb_out[5]_i_12_n_0 ),
        .I1(\rgb_out[5]_i_13_n_0 ),
        .I2(vcount_nxt[4]),
        .I3(\rgb_out[5]_i_14_n_0 ),
        .I4(vcount_nxt[3]),
        .I5(\rgb_out[5]_i_15_n_0 ),
        .O(\rgb_out[5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[5]_i_40 
       (.I0(texture_data_reg_5056_5119_3_5_n_2),
        .I1(texture_data_reg_4992_5055_3_5_n_2),
        .I2(\rgb_out[4]_i_8_0 ),
        .I3(texture_data_reg_4928_4991_3_5_n_2),
        .I4(\rgb_out[5]_i_9_0 ),
        .I5(texture_data_reg_4864_4927_3_5_n_2),
        .O(\rgb_out[5]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[5]_i_41 
       (.I0(texture_data_reg_4800_4863_3_5_n_2),
        .I1(texture_data_reg_4736_4799_3_5_n_2),
        .I2(\rgb_out[4]_i_8_0 ),
        .I3(texture_data_reg_4672_4735_3_5_n_2),
        .I4(\rgb_out[5]_i_9_0 ),
        .I5(texture_data_reg_4608_4671_3_5_n_2),
        .O(\rgb_out[5]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[5]_i_42 
       (.I0(texture_data_reg_4544_4607_3_5_n_2),
        .I1(texture_data_reg_4480_4543_3_5_n_2),
        .I2(\rgb_out[4]_i_8_0 ),
        .I3(texture_data_reg_4416_4479_3_5_n_2),
        .I4(\rgb_out[5]_i_9_0 ),
        .I5(texture_data_reg_4352_4415_3_5_n_2),
        .O(\rgb_out[5]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[5]_i_43 
       (.I0(texture_data_reg_4288_4351_3_5_n_2),
        .I1(texture_data_reg_4224_4287_3_5_n_2),
        .I2(\rgb_out[4]_i_8_0 ),
        .I3(texture_data_reg_4160_4223_3_5_n_2),
        .I4(\rgb_out[5]_i_9_0 ),
        .I5(texture_data_reg_4096_4159_3_5_n_2),
        .O(\rgb_out[5]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[5]_i_5 
       (.I0(\rgb_out[5]_i_16_n_0 ),
        .I1(\rgb_out[5]_i_17_n_0 ),
        .I2(vcount_nxt[4]),
        .I3(\rgb_out[5]_i_18_n_0 ),
        .I4(vcount_nxt[3]),
        .I5(\rgb_out[5]_i_19_n_0 ),
        .O(\rgb_out[5]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[5]_i_6 
       (.I0(\rgb_out[5]_i_20_n_0 ),
        .I1(\rgb_out[5]_i_21_n_0 ),
        .I2(vcount_nxt[4]),
        .I3(\rgb_out[5]_i_22_n_0 ),
        .I4(vcount_nxt[3]),
        .I5(\rgb_out[5]_i_23_n_0 ),
        .O(\rgb_out[5]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[5]_i_7 
       (.I0(\rgb_out[5]_i_24_n_0 ),
        .I1(\rgb_out[5]_i_25_n_0 ),
        .I2(vcount_nxt[4]),
        .I3(\rgb_out[5]_i_26_n_0 ),
        .I4(vcount_nxt[3]),
        .I5(\rgb_out[5]_i_27_n_0 ),
        .O(\rgb_out[5]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[5]_i_8 
       (.I0(\rgb_out[5]_i_28_n_0 ),
        .I1(\rgb_out[5]_i_29_n_0 ),
        .I2(vcount_nxt[4]),
        .I3(\rgb_out[5]_i_30_n_0 ),
        .I4(vcount_nxt[3]),
        .I5(\rgb_out[5]_i_31_n_0 ),
        .O(\rgb_out[5]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[5]_i_9 
       (.I0(\rgb_out[5]_i_32_n_0 ),
        .I1(\rgb_out[5]_i_33_n_0 ),
        .I2(vcount_nxt[4]),
        .I3(\rgb_out[5]_i_34_n_0 ),
        .I4(vcount_nxt[3]),
        .I5(\rgb_out[5]_i_35_n_0 ),
        .O(\rgb_out[5]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \rgb_out[6]_i_1 
       (.I0(\rgb_out[11]_i_3_n_0 ),
        .I1(\rgb_out[6]_i_2_n_0 ),
        .I2(\rgb_out[11]_i_5_n_0 ),
        .I3(\rgb_out[6]_i_3_n_0 ),
        .O(\rgb_out[11]_i_6_0 [6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[6]_i_10 
       (.I0(\rgb_out[6]_i_36_n_0 ),
        .I1(\rgb_out[6]_i_37_n_0 ),
        .I2(vcount_nxt[4]),
        .I3(\rgb_out[6]_i_38_n_0 ),
        .I4(vcount_nxt[3]),
        .I5(\rgb_out[6]_i_39_n_0 ),
        .O(\rgb_out[6]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[6]_i_11 
       (.I0(\rgb_out[6]_i_40_n_0 ),
        .I1(\rgb_out[6]_i_41_n_0 ),
        .I2(vcount_nxt[4]),
        .I3(\rgb_out[6]_i_42_n_0 ),
        .I4(vcount_nxt[3]),
        .I5(\rgb_out[6]_i_43_n_0 ),
        .O(\rgb_out[6]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[6]_i_12 
       (.I0(texture_data_reg_4032_4095_6_8_n_0),
        .I1(texture_data_reg_3968_4031_6_8_n_0),
        .I2(\rgb_out[4]_i_8_0 ),
        .I3(texture_data_reg_3904_3967_6_8_n_0),
        .I4(\rgb_out[7]_i_4_0 ),
        .I5(texture_data_reg_3840_3903_6_8_n_0),
        .O(\rgb_out[6]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[6]_i_13 
       (.I0(texture_data_reg_3776_3839_6_8_n_0),
        .I1(texture_data_reg_3712_3775_6_8_n_0),
        .I2(\rgb_out[4]_i_8_0 ),
        .I3(texture_data_reg_3648_3711_6_8_n_0),
        .I4(\rgb_out[7]_i_4_0 ),
        .I5(texture_data_reg_3584_3647_6_8_n_0),
        .O(\rgb_out[6]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[6]_i_14 
       (.I0(texture_data_reg_3520_3583_6_8_n_0),
        .I1(texture_data_reg_3456_3519_6_8_n_0),
        .I2(\rgb_out[4]_i_8_0 ),
        .I3(texture_data_reg_3392_3455_6_8_n_0),
        .I4(\rgb_out[7]_i_4_0 ),
        .I5(texture_data_reg_3328_3391_6_8_n_0),
        .O(\rgb_out[6]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[6]_i_15 
       (.I0(texture_data_reg_3264_3327_6_8_n_0),
        .I1(texture_data_reg_3200_3263_6_8_n_0),
        .I2(\rgb_out[4]_i_8_0 ),
        .I3(texture_data_reg_3136_3199_6_8_n_0),
        .I4(\rgb_out[7]_i_4_0 ),
        .I5(texture_data_reg_3072_3135_6_8_n_0),
        .O(\rgb_out[6]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[6]_i_16 
       (.I0(texture_data_reg_3008_3071_6_8_n_0),
        .I1(texture_data_reg_2944_3007_6_8_n_0),
        .I2(\rgb_out[4]_i_8_0 ),
        .I3(texture_data_reg_2880_2943_6_8_n_0),
        .I4(\rgb_out[7]_i_4_0 ),
        .I5(texture_data_reg_2816_2879_6_8_n_0),
        .O(\rgb_out[6]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[6]_i_17 
       (.I0(texture_data_reg_2752_2815_6_8_n_0),
        .I1(texture_data_reg_2688_2751_6_8_n_0),
        .I2(\rgb_out[4]_i_8_0 ),
        .I3(texture_data_reg_2624_2687_6_8_n_0),
        .I4(\rgb_out[7]_i_4_0 ),
        .I5(texture_data_reg_2560_2623_6_8_n_0),
        .O(\rgb_out[6]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[6]_i_18 
       (.I0(texture_data_reg_2496_2559_6_8_n_0),
        .I1(texture_data_reg_2432_2495_6_8_n_0),
        .I2(\rgb_out[4]_i_8_0 ),
        .I3(texture_data_reg_2368_2431_6_8_n_0),
        .I4(\rgb_out[7]_i_4_0 ),
        .I5(texture_data_reg_2304_2367_6_8_n_0),
        .O(\rgb_out[6]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[6]_i_19 
       (.I0(texture_data_reg_2240_2303_6_8_n_0),
        .I1(texture_data_reg_2176_2239_6_8_n_0),
        .I2(\rgb_out[4]_i_8_0 ),
        .I3(texture_data_reg_2112_2175_6_8_n_0),
        .I4(\rgb_out[7]_i_4_0 ),
        .I5(texture_data_reg_2048_2111_6_8_n_0),
        .O(\rgb_out[6]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[6]_i_2 
       (.I0(\rgb_out[6]_i_4_n_0 ),
        .I1(\rgb_out[6]_i_5_n_0 ),
        .I2(\rgb_out_reg[0] ),
        .I3(\rgb_out[6]_i_6_n_0 ),
        .I4(\rgb_out_reg[0]_0 ),
        .I5(\rgb_out[6]_i_7_n_0 ),
        .O(\rgb_out[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[6]_i_20 
       (.I0(texture_data_reg_1984_2047_6_8_n_0),
        .I1(texture_data_reg_1920_1983_6_8_n_0),
        .I2(\rgb_out[4]_i_8_0 ),
        .I3(texture_data_reg_1856_1919_6_8_n_0),
        .I4(\rgb_out[7]_i_4_0 ),
        .I5(texture_data_reg_1792_1855_6_8_n_0),
        .O(\rgb_out[6]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[6]_i_21 
       (.I0(texture_data_reg_1728_1791_6_8_n_0),
        .I1(texture_data_reg_1664_1727_6_8_n_0),
        .I2(\rgb_out[4]_i_8_0 ),
        .I3(texture_data_reg_1600_1663_6_8_n_0),
        .I4(\rgb_out[7]_i_4_0 ),
        .I5(texture_data_reg_1536_1599_6_8_n_0),
        .O(\rgb_out[6]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[6]_i_22 
       (.I0(texture_data_reg_1472_1535_6_8_n_0),
        .I1(texture_data_reg_1408_1471_6_8_n_0),
        .I2(\rgb_out[4]_i_8_0 ),
        .I3(texture_data_reg_1344_1407_6_8_n_0),
        .I4(\rgb_out[7]_i_4_0 ),
        .I5(texture_data_reg_1280_1343_6_8_n_0),
        .O(\rgb_out[6]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[6]_i_23 
       (.I0(texture_data_reg_1216_1279_6_8_n_0),
        .I1(texture_data_reg_1152_1215_6_8_n_0),
        .I2(\rgb_out[4]_i_8_0 ),
        .I3(texture_data_reg_1088_1151_6_8_n_0),
        .I4(\rgb_out[7]_i_4_0 ),
        .I5(texture_data_reg_1024_1087_6_8_n_0),
        .O(\rgb_out[6]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[6]_i_24 
       (.I0(texture_data_reg_960_1023_6_8_n_0),
        .I1(texture_data_reg_896_959_6_8_n_0),
        .I2(\rgb_out[4]_i_8_0 ),
        .I3(texture_data_reg_832_895_6_8_n_0),
        .I4(\rgb_out[7]_i_4_0 ),
        .I5(texture_data_reg_768_831_6_8_n_0),
        .O(\rgb_out[6]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[6]_i_25 
       (.I0(texture_data_reg_704_767_6_8_n_0),
        .I1(texture_data_reg_640_703_6_8_n_0),
        .I2(\rgb_out[4]_i_8_0 ),
        .I3(texture_data_reg_576_639_6_8_n_0),
        .I4(\rgb_out[7]_i_4_0 ),
        .I5(texture_data_reg_512_575_6_8_n_0),
        .O(\rgb_out[6]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[6]_i_26 
       (.I0(texture_data_reg_448_511_6_8_n_0),
        .I1(texture_data_reg_384_447_6_8_n_0),
        .I2(\rgb_out[4]_i_8_0 ),
        .I3(texture_data_reg_320_383_6_8_n_0),
        .I4(\rgb_out[7]_i_4_0 ),
        .I5(texture_data_reg_256_319_6_8_n_0),
        .O(\rgb_out[6]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[6]_i_27 
       (.I0(texture_data_reg_192_255_6_8_n_0),
        .I1(texture_data_reg_128_191_6_8_n_0),
        .I2(\rgb_out[4]_i_8_0 ),
        .I3(texture_data_reg_64_127_6_8_n_0),
        .I4(\rgb_out[7]_i_4_0 ),
        .I5(texture_data_reg_0_63_6_8_n_0),
        .O(\rgb_out[6]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[6]_i_28 
       (.I0(texture_data_reg_8128_8191_6_8_n_0),
        .I1(texture_data_reg_8064_8127_6_8_n_0),
        .I2(\rgb_out[4]_i_8_0 ),
        .I3(texture_data_reg_8000_8063_6_8_n_0),
        .I4(\rgb_out[7]_i_4_0 ),
        .I5(texture_data_reg_7936_7999_6_8_n_0),
        .O(\rgb_out[6]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[6]_i_29 
       (.I0(texture_data_reg_7872_7935_6_8_n_0),
        .I1(texture_data_reg_7808_7871_6_8_n_0),
        .I2(\rgb_out[4]_i_8_0 ),
        .I3(texture_data_reg_7744_7807_6_8_n_0),
        .I4(\rgb_out[7]_i_4_0 ),
        .I5(texture_data_reg_7680_7743_6_8_n_0),
        .O(\rgb_out[6]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[6]_i_3 
       (.I0(\rgb_out[6]_i_8_n_0 ),
        .I1(\rgb_out[6]_i_9_n_0 ),
        .I2(\rgb_out_reg[0] ),
        .I3(\rgb_out[6]_i_10_n_0 ),
        .I4(\rgb_out_reg[0]_0 ),
        .I5(\rgb_out[6]_i_11_n_0 ),
        .O(\rgb_out[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[6]_i_30 
       (.I0(texture_data_reg_7616_7679_6_8_n_0),
        .I1(texture_data_reg_7552_7615_6_8_n_0),
        .I2(\rgb_out[4]_i_8_0 ),
        .I3(texture_data_reg_7488_7551_6_8_n_0),
        .I4(\rgb_out[7]_i_4_0 ),
        .I5(texture_data_reg_7424_7487_6_8_n_0),
        .O(\rgb_out[6]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[6]_i_31 
       (.I0(texture_data_reg_7360_7423_6_8_n_0),
        .I1(texture_data_reg_7296_7359_6_8_n_0),
        .I2(\rgb_out[4]_i_8_0 ),
        .I3(texture_data_reg_7232_7295_6_8_n_0),
        .I4(\rgb_out[7]_i_4_0 ),
        .I5(texture_data_reg_7168_7231_6_8_n_0),
        .O(\rgb_out[6]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[6]_i_32 
       (.I0(texture_data_reg_7104_7167_6_8_n_0),
        .I1(texture_data_reg_7040_7103_6_8_n_0),
        .I2(\rgb_out[4]_i_8_0 ),
        .I3(texture_data_reg_6976_7039_6_8_n_0),
        .I4(\rgb_out[7]_i_4_0 ),
        .I5(texture_data_reg_6912_6975_6_8_n_0),
        .O(\rgb_out[6]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[6]_i_33 
       (.I0(texture_data_reg_6848_6911_6_8_n_0),
        .I1(texture_data_reg_6784_6847_6_8_n_0),
        .I2(\rgb_out[4]_i_8_0 ),
        .I3(texture_data_reg_6720_6783_6_8_n_0),
        .I4(\rgb_out[7]_i_4_0 ),
        .I5(texture_data_reg_6656_6719_6_8_n_0),
        .O(\rgb_out[6]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[6]_i_34 
       (.I0(texture_data_reg_6592_6655_6_8_n_0),
        .I1(texture_data_reg_6528_6591_6_8_n_0),
        .I2(\rgb_out[4]_i_8_0 ),
        .I3(texture_data_reg_6464_6527_6_8_n_0),
        .I4(\rgb_out[7]_i_4_0 ),
        .I5(texture_data_reg_6400_6463_6_8_n_0),
        .O(\rgb_out[6]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[6]_i_35 
       (.I0(texture_data_reg_6336_6399_6_8_n_0),
        .I1(texture_data_reg_6272_6335_6_8_n_0),
        .I2(\rgb_out[4]_i_8_0 ),
        .I3(texture_data_reg_6208_6271_6_8_n_0),
        .I4(\rgb_out[7]_i_4_0 ),
        .I5(texture_data_reg_6144_6207_6_8_n_0),
        .O(\rgb_out[6]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[6]_i_36 
       (.I0(texture_data_reg_6080_6143_6_8_n_0),
        .I1(texture_data_reg_6016_6079_6_8_n_0),
        .I2(\rgb_out[4]_i_8_0 ),
        .I3(texture_data_reg_5952_6015_6_8_n_0),
        .I4(\rgb_out[7]_i_4_0 ),
        .I5(texture_data_reg_5888_5951_6_8_n_0),
        .O(\rgb_out[6]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[6]_i_37 
       (.I0(texture_data_reg_5824_5887_6_8_n_0),
        .I1(texture_data_reg_5760_5823_6_8_n_0),
        .I2(\rgb_out[4]_i_8_0 ),
        .I3(texture_data_reg_5696_5759_6_8_n_0),
        .I4(\rgb_out[7]_i_4_0 ),
        .I5(texture_data_reg_5632_5695_6_8_n_0),
        .O(\rgb_out[6]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[6]_i_38 
       (.I0(texture_data_reg_5568_5631_6_8_n_0),
        .I1(texture_data_reg_5504_5567_6_8_n_0),
        .I2(\rgb_out[4]_i_8_0 ),
        .I3(texture_data_reg_5440_5503_6_8_n_0),
        .I4(\rgb_out[7]_i_4_0 ),
        .I5(texture_data_reg_5376_5439_6_8_n_0),
        .O(\rgb_out[6]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[6]_i_39 
       (.I0(texture_data_reg_5312_5375_6_8_n_0),
        .I1(texture_data_reg_5248_5311_6_8_n_0),
        .I2(\rgb_out[4]_i_8_0 ),
        .I3(texture_data_reg_5184_5247_6_8_n_0),
        .I4(\rgb_out[7]_i_4_0 ),
        .I5(texture_data_reg_5120_5183_6_8_n_0),
        .O(\rgb_out[6]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[6]_i_4 
       (.I0(\rgb_out[6]_i_12_n_0 ),
        .I1(\rgb_out[6]_i_13_n_0 ),
        .I2(vcount_nxt[4]),
        .I3(\rgb_out[6]_i_14_n_0 ),
        .I4(vcount_nxt[3]),
        .I5(\rgb_out[6]_i_15_n_0 ),
        .O(\rgb_out[6]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[6]_i_40 
       (.I0(texture_data_reg_5056_5119_6_8_n_0),
        .I1(texture_data_reg_4992_5055_6_8_n_0),
        .I2(\rgb_out[4]_i_8_0 ),
        .I3(texture_data_reg_4928_4991_6_8_n_0),
        .I4(\rgb_out[7]_i_4_0 ),
        .I5(texture_data_reg_4864_4927_6_8_n_0),
        .O(\rgb_out[6]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[6]_i_41 
       (.I0(texture_data_reg_4800_4863_6_8_n_0),
        .I1(texture_data_reg_4736_4799_6_8_n_0),
        .I2(\rgb_out[4]_i_8_0 ),
        .I3(texture_data_reg_4672_4735_6_8_n_0),
        .I4(\rgb_out[7]_i_4_0 ),
        .I5(texture_data_reg_4608_4671_6_8_n_0),
        .O(\rgb_out[6]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[6]_i_42 
       (.I0(texture_data_reg_4544_4607_6_8_n_0),
        .I1(texture_data_reg_4480_4543_6_8_n_0),
        .I2(\rgb_out[4]_i_8_0 ),
        .I3(texture_data_reg_4416_4479_6_8_n_0),
        .I4(\rgb_out[7]_i_4_0 ),
        .I5(texture_data_reg_4352_4415_6_8_n_0),
        .O(\rgb_out[6]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[6]_i_43 
       (.I0(texture_data_reg_4288_4351_6_8_n_0),
        .I1(texture_data_reg_4224_4287_6_8_n_0),
        .I2(\rgb_out[4]_i_8_0 ),
        .I3(texture_data_reg_4160_4223_6_8_n_0),
        .I4(\rgb_out[7]_i_4_0 ),
        .I5(texture_data_reg_4096_4159_6_8_n_0),
        .O(\rgb_out[6]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[6]_i_5 
       (.I0(\rgb_out[6]_i_16_n_0 ),
        .I1(\rgb_out[6]_i_17_n_0 ),
        .I2(vcount_nxt[4]),
        .I3(\rgb_out[6]_i_18_n_0 ),
        .I4(vcount_nxt[3]),
        .I5(\rgb_out[6]_i_19_n_0 ),
        .O(\rgb_out[6]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[6]_i_6 
       (.I0(\rgb_out[6]_i_20_n_0 ),
        .I1(\rgb_out[6]_i_21_n_0 ),
        .I2(vcount_nxt[4]),
        .I3(\rgb_out[6]_i_22_n_0 ),
        .I4(vcount_nxt[3]),
        .I5(\rgb_out[6]_i_23_n_0 ),
        .O(\rgb_out[6]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[6]_i_7 
       (.I0(\rgb_out[6]_i_24_n_0 ),
        .I1(\rgb_out[6]_i_25_n_0 ),
        .I2(vcount_nxt[4]),
        .I3(\rgb_out[6]_i_26_n_0 ),
        .I4(vcount_nxt[3]),
        .I5(\rgb_out[6]_i_27_n_0 ),
        .O(\rgb_out[6]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[6]_i_8 
       (.I0(\rgb_out[6]_i_28_n_0 ),
        .I1(\rgb_out[6]_i_29_n_0 ),
        .I2(vcount_nxt[4]),
        .I3(\rgb_out[6]_i_30_n_0 ),
        .I4(vcount_nxt[3]),
        .I5(\rgb_out[6]_i_31_n_0 ),
        .O(\rgb_out[6]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[6]_i_9 
       (.I0(\rgb_out[6]_i_32_n_0 ),
        .I1(\rgb_out[6]_i_33_n_0 ),
        .I2(vcount_nxt[4]),
        .I3(\rgb_out[6]_i_34_n_0 ),
        .I4(vcount_nxt[3]),
        .I5(\rgb_out[6]_i_35_n_0 ),
        .O(\rgb_out[6]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \rgb_out[7]_i_1 
       (.I0(\rgb_out[11]_i_3_n_0 ),
        .I1(\rgb_out[7]_i_2_n_0 ),
        .I2(\rgb_out[11]_i_5_n_0 ),
        .I3(\rgb_out[7]_i_3_n_0 ),
        .O(\rgb_out[11]_i_6_0 [7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[7]_i_10 
       (.I0(\rgb_out[7]_i_36_n_0 ),
        .I1(\rgb_out[7]_i_37_n_0 ),
        .I2(vcount_nxt[4]),
        .I3(\rgb_out[7]_i_38_n_0 ),
        .I4(vcount_nxt[3]),
        .I5(\rgb_out[7]_i_39_n_0 ),
        .O(\rgb_out[7]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[7]_i_11 
       (.I0(\rgb_out[7]_i_40_n_0 ),
        .I1(\rgb_out[7]_i_41_n_0 ),
        .I2(vcount_nxt[4]),
        .I3(\rgb_out[7]_i_42_n_0 ),
        .I4(vcount_nxt[3]),
        .I5(\rgb_out[7]_i_43_n_0 ),
        .O(\rgb_out[7]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[7]_i_12 
       (.I0(texture_data_reg_4032_4095_6_8_n_1),
        .I1(texture_data_reg_3968_4031_6_8_n_1),
        .I2(\rgb_out[4]_i_8_0 ),
        .I3(texture_data_reg_3904_3967_6_8_n_1),
        .I4(vcount_nxt[1]),
        .I5(texture_data_reg_3840_3903_6_8_n_1),
        .O(\rgb_out[7]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[7]_i_13 
       (.I0(texture_data_reg_3776_3839_6_8_n_1),
        .I1(texture_data_reg_3712_3775_6_8_n_1),
        .I2(\rgb_out[4]_i_8_0 ),
        .I3(texture_data_reg_3648_3711_6_8_n_1),
        .I4(vcount_nxt[1]),
        .I5(texture_data_reg_3584_3647_6_8_n_1),
        .O(\rgb_out[7]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[7]_i_14 
       (.I0(texture_data_reg_3520_3583_6_8_n_1),
        .I1(texture_data_reg_3456_3519_6_8_n_1),
        .I2(\rgb_out[4]_i_8_0 ),
        .I3(texture_data_reg_3392_3455_6_8_n_1),
        .I4(\rgb_out[7]_i_4_0 ),
        .I5(texture_data_reg_3328_3391_6_8_n_1),
        .O(\rgb_out[7]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[7]_i_15 
       (.I0(texture_data_reg_3264_3327_6_8_n_1),
        .I1(texture_data_reg_3200_3263_6_8_n_1),
        .I2(\rgb_out[4]_i_8_0 ),
        .I3(texture_data_reg_3136_3199_6_8_n_1),
        .I4(\rgb_out[7]_i_4_0 ),
        .I5(texture_data_reg_3072_3135_6_8_n_1),
        .O(\rgb_out[7]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[7]_i_16 
       (.I0(texture_data_reg_3008_3071_6_8_n_1),
        .I1(texture_data_reg_2944_3007_6_8_n_1),
        .I2(\rgb_out[4]_i_8_0 ),
        .I3(texture_data_reg_2880_2943_6_8_n_1),
        .I4(\rgb_out[7]_i_4_0 ),
        .I5(texture_data_reg_2816_2879_6_8_n_1),
        .O(\rgb_out[7]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[7]_i_17 
       (.I0(texture_data_reg_2752_2815_6_8_n_1),
        .I1(texture_data_reg_2688_2751_6_8_n_1),
        .I2(\rgb_out[4]_i_8_0 ),
        .I3(texture_data_reg_2624_2687_6_8_n_1),
        .I4(\rgb_out[7]_i_4_0 ),
        .I5(texture_data_reg_2560_2623_6_8_n_1),
        .O(\rgb_out[7]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[7]_i_18 
       (.I0(texture_data_reg_2496_2559_6_8_n_1),
        .I1(texture_data_reg_2432_2495_6_8_n_1),
        .I2(\rgb_out[4]_i_8_0 ),
        .I3(texture_data_reg_2368_2431_6_8_n_1),
        .I4(\rgb_out[7]_i_4_0 ),
        .I5(texture_data_reg_2304_2367_6_8_n_1),
        .O(\rgb_out[7]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[7]_i_19 
       (.I0(texture_data_reg_2240_2303_6_8_n_1),
        .I1(texture_data_reg_2176_2239_6_8_n_1),
        .I2(\rgb_out[4]_i_8_0 ),
        .I3(texture_data_reg_2112_2175_6_8_n_1),
        .I4(\rgb_out[7]_i_4_0 ),
        .I5(texture_data_reg_2048_2111_6_8_n_1),
        .O(\rgb_out[7]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[7]_i_2 
       (.I0(\rgb_out[7]_i_4_n_0 ),
        .I1(\rgb_out[7]_i_5_n_0 ),
        .I2(\rgb_out_reg[0] ),
        .I3(\rgb_out[7]_i_6_n_0 ),
        .I4(\rgb_out_reg[0]_0 ),
        .I5(\rgb_out[7]_i_7_n_0 ),
        .O(\rgb_out[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[7]_i_20 
       (.I0(texture_data_reg_1984_2047_6_8_n_1),
        .I1(texture_data_reg_1920_1983_6_8_n_1),
        .I2(\rgb_out[4]_i_8_0 ),
        .I3(texture_data_reg_1856_1919_6_8_n_1),
        .I4(\rgb_out[7]_i_4_0 ),
        .I5(texture_data_reg_1792_1855_6_8_n_1),
        .O(\rgb_out[7]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[7]_i_21 
       (.I0(texture_data_reg_1728_1791_6_8_n_1),
        .I1(texture_data_reg_1664_1727_6_8_n_1),
        .I2(\rgb_out[4]_i_8_0 ),
        .I3(texture_data_reg_1600_1663_6_8_n_1),
        .I4(\rgb_out[7]_i_4_0 ),
        .I5(texture_data_reg_1536_1599_6_8_n_1),
        .O(\rgb_out[7]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[7]_i_22 
       (.I0(texture_data_reg_1472_1535_6_8_n_1),
        .I1(texture_data_reg_1408_1471_6_8_n_1),
        .I2(\rgb_out[4]_i_8_0 ),
        .I3(texture_data_reg_1344_1407_6_8_n_1),
        .I4(\rgb_out[7]_i_4_0 ),
        .I5(texture_data_reg_1280_1343_6_8_n_1),
        .O(\rgb_out[7]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[7]_i_23 
       (.I0(texture_data_reg_1216_1279_6_8_n_1),
        .I1(texture_data_reg_1152_1215_6_8_n_1),
        .I2(\rgb_out[4]_i_8_0 ),
        .I3(texture_data_reg_1088_1151_6_8_n_1),
        .I4(\rgb_out[7]_i_4_0 ),
        .I5(texture_data_reg_1024_1087_6_8_n_1),
        .O(\rgb_out[7]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[7]_i_24 
       (.I0(texture_data_reg_960_1023_6_8_n_1),
        .I1(texture_data_reg_896_959_6_8_n_1),
        .I2(\rgb_out[4]_i_8_0 ),
        .I3(texture_data_reg_832_895_6_8_n_1),
        .I4(\rgb_out[7]_i_4_0 ),
        .I5(texture_data_reg_768_831_6_8_n_1),
        .O(\rgb_out[7]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[7]_i_25 
       (.I0(texture_data_reg_704_767_6_8_n_1),
        .I1(texture_data_reg_640_703_6_8_n_1),
        .I2(\rgb_out[4]_i_8_0 ),
        .I3(texture_data_reg_576_639_6_8_n_1),
        .I4(\rgb_out[7]_i_4_0 ),
        .I5(texture_data_reg_512_575_6_8_n_1),
        .O(\rgb_out[7]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[7]_i_26 
       (.I0(texture_data_reg_448_511_6_8_n_1),
        .I1(texture_data_reg_384_447_6_8_n_1),
        .I2(\rgb_out[4]_i_8_0 ),
        .I3(texture_data_reg_320_383_6_8_n_1),
        .I4(\rgb_out[7]_i_4_0 ),
        .I5(texture_data_reg_256_319_6_8_n_1),
        .O(\rgb_out[7]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[7]_i_27 
       (.I0(texture_data_reg_192_255_6_8_n_1),
        .I1(texture_data_reg_128_191_6_8_n_1),
        .I2(\rgb_out[4]_i_8_0 ),
        .I3(texture_data_reg_64_127_6_8_n_1),
        .I4(\rgb_out[7]_i_4_0 ),
        .I5(texture_data_reg_0_63_6_8_n_1),
        .O(\rgb_out[7]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[7]_i_28 
       (.I0(texture_data_reg_8128_8191_6_8_n_1),
        .I1(texture_data_reg_8064_8127_6_8_n_1),
        .I2(\rgb_out[4]_i_8_0 ),
        .I3(texture_data_reg_8000_8063_6_8_n_1),
        .I4(\rgb_out[7]_i_4_0 ),
        .I5(texture_data_reg_7936_7999_6_8_n_1),
        .O(\rgb_out[7]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[7]_i_29 
       (.I0(texture_data_reg_7872_7935_6_8_n_1),
        .I1(texture_data_reg_7808_7871_6_8_n_1),
        .I2(\rgb_out[4]_i_8_0 ),
        .I3(texture_data_reg_7744_7807_6_8_n_1),
        .I4(\rgb_out[7]_i_4_0 ),
        .I5(texture_data_reg_7680_7743_6_8_n_1),
        .O(\rgb_out[7]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[7]_i_3 
       (.I0(\rgb_out[7]_i_8_n_0 ),
        .I1(\rgb_out[7]_i_9_n_0 ),
        .I2(\rgb_out_reg[0] ),
        .I3(\rgb_out[7]_i_10_n_0 ),
        .I4(\rgb_out_reg[0]_0 ),
        .I5(\rgb_out[7]_i_11_n_0 ),
        .O(\rgb_out[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[7]_i_30 
       (.I0(texture_data_reg_7616_7679_6_8_n_1),
        .I1(texture_data_reg_7552_7615_6_8_n_1),
        .I2(\rgb_out[4]_i_8_0 ),
        .I3(texture_data_reg_7488_7551_6_8_n_1),
        .I4(\rgb_out[7]_i_4_0 ),
        .I5(texture_data_reg_7424_7487_6_8_n_1),
        .O(\rgb_out[7]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[7]_i_31 
       (.I0(texture_data_reg_7360_7423_6_8_n_1),
        .I1(texture_data_reg_7296_7359_6_8_n_1),
        .I2(\rgb_out[4]_i_8_0 ),
        .I3(texture_data_reg_7232_7295_6_8_n_1),
        .I4(\rgb_out[7]_i_4_0 ),
        .I5(texture_data_reg_7168_7231_6_8_n_1),
        .O(\rgb_out[7]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[7]_i_32 
       (.I0(texture_data_reg_7104_7167_6_8_n_1),
        .I1(texture_data_reg_7040_7103_6_8_n_1),
        .I2(\rgb_out[4]_i_8_0 ),
        .I3(texture_data_reg_6976_7039_6_8_n_1),
        .I4(\rgb_out[7]_i_4_0 ),
        .I5(texture_data_reg_6912_6975_6_8_n_1),
        .O(\rgb_out[7]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[7]_i_33 
       (.I0(texture_data_reg_6848_6911_6_8_n_1),
        .I1(texture_data_reg_6784_6847_6_8_n_1),
        .I2(\rgb_out[4]_i_8_0 ),
        .I3(texture_data_reg_6720_6783_6_8_n_1),
        .I4(\rgb_out[7]_i_4_0 ),
        .I5(texture_data_reg_6656_6719_6_8_n_1),
        .O(\rgb_out[7]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[7]_i_34 
       (.I0(texture_data_reg_6592_6655_6_8_n_1),
        .I1(texture_data_reg_6528_6591_6_8_n_1),
        .I2(\rgb_out[4]_i_8_0 ),
        .I3(texture_data_reg_6464_6527_6_8_n_1),
        .I4(\rgb_out[7]_i_4_0 ),
        .I5(texture_data_reg_6400_6463_6_8_n_1),
        .O(\rgb_out[7]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[7]_i_35 
       (.I0(texture_data_reg_6336_6399_6_8_n_1),
        .I1(texture_data_reg_6272_6335_6_8_n_1),
        .I2(\rgb_out[4]_i_8_0 ),
        .I3(texture_data_reg_6208_6271_6_8_n_1),
        .I4(\rgb_out[7]_i_4_0 ),
        .I5(texture_data_reg_6144_6207_6_8_n_1),
        .O(\rgb_out[7]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[7]_i_36 
       (.I0(texture_data_reg_6080_6143_6_8_n_1),
        .I1(texture_data_reg_6016_6079_6_8_n_1),
        .I2(\rgb_out[4]_i_8_0 ),
        .I3(texture_data_reg_5952_6015_6_8_n_1),
        .I4(\rgb_out[7]_i_4_0 ),
        .I5(texture_data_reg_5888_5951_6_8_n_1),
        .O(\rgb_out[7]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[7]_i_37 
       (.I0(texture_data_reg_5824_5887_6_8_n_1),
        .I1(texture_data_reg_5760_5823_6_8_n_1),
        .I2(\rgb_out[4]_i_8_0 ),
        .I3(texture_data_reg_5696_5759_6_8_n_1),
        .I4(\rgb_out[7]_i_4_0 ),
        .I5(texture_data_reg_5632_5695_6_8_n_1),
        .O(\rgb_out[7]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[7]_i_38 
       (.I0(texture_data_reg_5568_5631_6_8_n_1),
        .I1(texture_data_reg_5504_5567_6_8_n_1),
        .I2(\rgb_out[4]_i_8_0 ),
        .I3(texture_data_reg_5440_5503_6_8_n_1),
        .I4(\rgb_out[7]_i_4_0 ),
        .I5(texture_data_reg_5376_5439_6_8_n_1),
        .O(\rgb_out[7]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[7]_i_39 
       (.I0(texture_data_reg_5312_5375_6_8_n_1),
        .I1(texture_data_reg_5248_5311_6_8_n_1),
        .I2(\rgb_out[4]_i_8_0 ),
        .I3(texture_data_reg_5184_5247_6_8_n_1),
        .I4(\rgb_out[7]_i_4_0 ),
        .I5(texture_data_reg_5120_5183_6_8_n_1),
        .O(\rgb_out[7]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[7]_i_4 
       (.I0(\rgb_out[7]_i_12_n_0 ),
        .I1(\rgb_out[7]_i_13_n_0 ),
        .I2(vcount_nxt[4]),
        .I3(\rgb_out[7]_i_14_n_0 ),
        .I4(vcount_nxt[3]),
        .I5(\rgb_out[7]_i_15_n_0 ),
        .O(\rgb_out[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[7]_i_40 
       (.I0(texture_data_reg_5056_5119_6_8_n_1),
        .I1(texture_data_reg_4992_5055_6_8_n_1),
        .I2(\rgb_out[4]_i_8_0 ),
        .I3(texture_data_reg_4928_4991_6_8_n_1),
        .I4(\rgb_out[7]_i_4_0 ),
        .I5(texture_data_reg_4864_4927_6_8_n_1),
        .O(\rgb_out[7]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[7]_i_41 
       (.I0(texture_data_reg_4800_4863_6_8_n_1),
        .I1(texture_data_reg_4736_4799_6_8_n_1),
        .I2(\rgb_out[4]_i_8_0 ),
        .I3(texture_data_reg_4672_4735_6_8_n_1),
        .I4(\rgb_out[7]_i_4_0 ),
        .I5(texture_data_reg_4608_4671_6_8_n_1),
        .O(\rgb_out[7]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[7]_i_42 
       (.I0(texture_data_reg_4544_4607_6_8_n_1),
        .I1(texture_data_reg_4480_4543_6_8_n_1),
        .I2(\rgb_out[4]_i_8_0 ),
        .I3(texture_data_reg_4416_4479_6_8_n_1),
        .I4(\rgb_out[7]_i_4_0 ),
        .I5(texture_data_reg_4352_4415_6_8_n_1),
        .O(\rgb_out[7]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[7]_i_43 
       (.I0(texture_data_reg_4288_4351_6_8_n_1),
        .I1(texture_data_reg_4224_4287_6_8_n_1),
        .I2(\rgb_out[4]_i_8_0 ),
        .I3(texture_data_reg_4160_4223_6_8_n_1),
        .I4(\rgb_out[7]_i_4_0 ),
        .I5(texture_data_reg_4096_4159_6_8_n_1),
        .O(\rgb_out[7]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[7]_i_5 
       (.I0(\rgb_out[7]_i_16_n_0 ),
        .I1(\rgb_out[7]_i_17_n_0 ),
        .I2(vcount_nxt[4]),
        .I3(\rgb_out[7]_i_18_n_0 ),
        .I4(vcount_nxt[3]),
        .I5(\rgb_out[7]_i_19_n_0 ),
        .O(\rgb_out[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[7]_i_6 
       (.I0(\rgb_out[7]_i_20_n_0 ),
        .I1(\rgb_out[7]_i_21_n_0 ),
        .I2(vcount_nxt[4]),
        .I3(\rgb_out[7]_i_22_n_0 ),
        .I4(vcount_nxt[3]),
        .I5(\rgb_out[7]_i_23_n_0 ),
        .O(\rgb_out[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[7]_i_7 
       (.I0(\rgb_out[7]_i_24_n_0 ),
        .I1(\rgb_out[7]_i_25_n_0 ),
        .I2(vcount_nxt[4]),
        .I3(\rgb_out[7]_i_26_n_0 ),
        .I4(vcount_nxt[3]),
        .I5(\rgb_out[7]_i_27_n_0 ),
        .O(\rgb_out[7]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[7]_i_8 
       (.I0(\rgb_out[7]_i_28_n_0 ),
        .I1(\rgb_out[7]_i_29_n_0 ),
        .I2(vcount_nxt[4]),
        .I3(\rgb_out[7]_i_30_n_0 ),
        .I4(vcount_nxt[3]),
        .I5(\rgb_out[7]_i_31_n_0 ),
        .O(\rgb_out[7]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[7]_i_9 
       (.I0(\rgb_out[7]_i_32_n_0 ),
        .I1(\rgb_out[7]_i_33_n_0 ),
        .I2(vcount_nxt[4]),
        .I3(\rgb_out[7]_i_34_n_0 ),
        .I4(vcount_nxt[3]),
        .I5(\rgb_out[7]_i_35_n_0 ),
        .O(\rgb_out[7]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \rgb_out[8]_i_1 
       (.I0(\rgb_out[11]_i_3_n_0 ),
        .I1(\rgb_out[8]_i_2_n_0 ),
        .I2(\rgb_out[11]_i_5_n_0 ),
        .I3(\rgb_out[8]_i_3_n_0 ),
        .O(\rgb_out[11]_i_6_0 [8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[8]_i_10 
       (.I0(\rgb_out[8]_i_36_n_0 ),
        .I1(\rgb_out[8]_i_37_n_0 ),
        .I2(vcount_nxt[4]),
        .I3(\rgb_out[8]_i_38_n_0 ),
        .I4(vcount_nxt[3]),
        .I5(\rgb_out[8]_i_39_n_0 ),
        .O(\rgb_out[8]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[8]_i_11 
       (.I0(\rgb_out[8]_i_40_n_0 ),
        .I1(\rgb_out[8]_i_41_n_0 ),
        .I2(vcount_nxt[4]),
        .I3(\rgb_out[8]_i_42_n_0 ),
        .I4(vcount_nxt[3]),
        .I5(\rgb_out[8]_i_43_n_0 ),
        .O(\rgb_out[8]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[8]_i_12 
       (.I0(texture_data_reg_4032_4095_6_8_n_2),
        .I1(texture_data_reg_3968_4031_6_8_n_2),
        .I2(vcount_nxt[2]),
        .I3(texture_data_reg_3904_3967_6_8_n_2),
        .I4(vcount_nxt[1]),
        .I5(texture_data_reg_3840_3903_6_8_n_2),
        .O(\rgb_out[8]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[8]_i_13 
       (.I0(texture_data_reg_3776_3839_6_8_n_2),
        .I1(texture_data_reg_3712_3775_6_8_n_2),
        .I2(vcount_nxt[2]),
        .I3(texture_data_reg_3648_3711_6_8_n_2),
        .I4(vcount_nxt[1]),
        .I5(texture_data_reg_3584_3647_6_8_n_2),
        .O(\rgb_out[8]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[8]_i_14 
       (.I0(texture_data_reg_3520_3583_6_8_n_2),
        .I1(texture_data_reg_3456_3519_6_8_n_2),
        .I2(vcount_nxt[2]),
        .I3(texture_data_reg_3392_3455_6_8_n_2),
        .I4(vcount_nxt[1]),
        .I5(texture_data_reg_3328_3391_6_8_n_2),
        .O(\rgb_out[8]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[8]_i_15 
       (.I0(texture_data_reg_3264_3327_6_8_n_2),
        .I1(texture_data_reg_3200_3263_6_8_n_2),
        .I2(vcount_nxt[2]),
        .I3(texture_data_reg_3136_3199_6_8_n_2),
        .I4(vcount_nxt[1]),
        .I5(texture_data_reg_3072_3135_6_8_n_2),
        .O(\rgb_out[8]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[8]_i_16 
       (.I0(texture_data_reg_3008_3071_6_8_n_2),
        .I1(texture_data_reg_2944_3007_6_8_n_2),
        .I2(vcount_nxt[2]),
        .I3(texture_data_reg_2880_2943_6_8_n_2),
        .I4(vcount_nxt[1]),
        .I5(texture_data_reg_2816_2879_6_8_n_2),
        .O(\rgb_out[8]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[8]_i_17 
       (.I0(texture_data_reg_2752_2815_6_8_n_2),
        .I1(texture_data_reg_2688_2751_6_8_n_2),
        .I2(vcount_nxt[2]),
        .I3(texture_data_reg_2624_2687_6_8_n_2),
        .I4(vcount_nxt[1]),
        .I5(texture_data_reg_2560_2623_6_8_n_2),
        .O(\rgb_out[8]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[8]_i_18 
       (.I0(texture_data_reg_2496_2559_6_8_n_2),
        .I1(texture_data_reg_2432_2495_6_8_n_2),
        .I2(vcount_nxt[2]),
        .I3(texture_data_reg_2368_2431_6_8_n_2),
        .I4(vcount_nxt[1]),
        .I5(texture_data_reg_2304_2367_6_8_n_2),
        .O(\rgb_out[8]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[8]_i_19 
       (.I0(texture_data_reg_2240_2303_6_8_n_2),
        .I1(texture_data_reg_2176_2239_6_8_n_2),
        .I2(vcount_nxt[2]),
        .I3(texture_data_reg_2112_2175_6_8_n_2),
        .I4(vcount_nxt[1]),
        .I5(texture_data_reg_2048_2111_6_8_n_2),
        .O(\rgb_out[8]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[8]_i_2 
       (.I0(\rgb_out[8]_i_4_n_0 ),
        .I1(\rgb_out[8]_i_5_n_0 ),
        .I2(\rgb_out_reg[0] ),
        .I3(\rgb_out[8]_i_6_n_0 ),
        .I4(\rgb_out_reg[0]_0 ),
        .I5(\rgb_out[8]_i_7_n_0 ),
        .O(\rgb_out[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[8]_i_20 
       (.I0(texture_data_reg_1984_2047_6_8_n_2),
        .I1(texture_data_reg_1920_1983_6_8_n_2),
        .I2(vcount_nxt[2]),
        .I3(texture_data_reg_1856_1919_6_8_n_2),
        .I4(vcount_nxt[1]),
        .I5(texture_data_reg_1792_1855_6_8_n_2),
        .O(\rgb_out[8]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[8]_i_21 
       (.I0(texture_data_reg_1728_1791_6_8_n_2),
        .I1(texture_data_reg_1664_1727_6_8_n_2),
        .I2(vcount_nxt[2]),
        .I3(texture_data_reg_1600_1663_6_8_n_2),
        .I4(vcount_nxt[1]),
        .I5(texture_data_reg_1536_1599_6_8_n_2),
        .O(\rgb_out[8]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[8]_i_22 
       (.I0(texture_data_reg_1472_1535_6_8_n_2),
        .I1(texture_data_reg_1408_1471_6_8_n_2),
        .I2(vcount_nxt[2]),
        .I3(texture_data_reg_1344_1407_6_8_n_2),
        .I4(vcount_nxt[1]),
        .I5(texture_data_reg_1280_1343_6_8_n_2),
        .O(\rgb_out[8]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[8]_i_23 
       (.I0(texture_data_reg_1216_1279_6_8_n_2),
        .I1(texture_data_reg_1152_1215_6_8_n_2),
        .I2(vcount_nxt[2]),
        .I3(texture_data_reg_1088_1151_6_8_n_2),
        .I4(vcount_nxt[1]),
        .I5(texture_data_reg_1024_1087_6_8_n_2),
        .O(\rgb_out[8]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[8]_i_24 
       (.I0(texture_data_reg_960_1023_6_8_n_2),
        .I1(texture_data_reg_896_959_6_8_n_2),
        .I2(vcount_nxt[2]),
        .I3(texture_data_reg_832_895_6_8_n_2),
        .I4(vcount_nxt[1]),
        .I5(texture_data_reg_768_831_6_8_n_2),
        .O(\rgb_out[8]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[8]_i_25 
       (.I0(texture_data_reg_704_767_6_8_n_2),
        .I1(texture_data_reg_640_703_6_8_n_2),
        .I2(vcount_nxt[2]),
        .I3(texture_data_reg_576_639_6_8_n_2),
        .I4(vcount_nxt[1]),
        .I5(texture_data_reg_512_575_6_8_n_2),
        .O(\rgb_out[8]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[8]_i_26 
       (.I0(texture_data_reg_448_511_6_8_n_2),
        .I1(texture_data_reg_384_447_6_8_n_2),
        .I2(vcount_nxt[2]),
        .I3(texture_data_reg_320_383_6_8_n_2),
        .I4(vcount_nxt[1]),
        .I5(texture_data_reg_256_319_6_8_n_2),
        .O(\rgb_out[8]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[8]_i_27 
       (.I0(texture_data_reg_192_255_6_8_n_2),
        .I1(texture_data_reg_128_191_6_8_n_2),
        .I2(vcount_nxt[2]),
        .I3(texture_data_reg_64_127_6_8_n_2),
        .I4(vcount_nxt[1]),
        .I5(texture_data_reg_0_63_6_8_n_2),
        .O(\rgb_out[8]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[8]_i_28 
       (.I0(texture_data_reg_8128_8191_6_8_n_2),
        .I1(texture_data_reg_8064_8127_6_8_n_2),
        .I2(vcount_nxt[2]),
        .I3(texture_data_reg_8000_8063_6_8_n_2),
        .I4(vcount_nxt[1]),
        .I5(texture_data_reg_7936_7999_6_8_n_2),
        .O(\rgb_out[8]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[8]_i_29 
       (.I0(texture_data_reg_7872_7935_6_8_n_2),
        .I1(texture_data_reg_7808_7871_6_8_n_2),
        .I2(vcount_nxt[2]),
        .I3(texture_data_reg_7744_7807_6_8_n_2),
        .I4(vcount_nxt[1]),
        .I5(texture_data_reg_7680_7743_6_8_n_2),
        .O(\rgb_out[8]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[8]_i_3 
       (.I0(\rgb_out[8]_i_8_n_0 ),
        .I1(\rgb_out[8]_i_9_n_0 ),
        .I2(\rgb_out_reg[0] ),
        .I3(\rgb_out[8]_i_10_n_0 ),
        .I4(\rgb_out_reg[0]_0 ),
        .I5(\rgb_out[8]_i_11_n_0 ),
        .O(\rgb_out[8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[8]_i_30 
       (.I0(texture_data_reg_7616_7679_6_8_n_2),
        .I1(texture_data_reg_7552_7615_6_8_n_2),
        .I2(vcount_nxt[2]),
        .I3(texture_data_reg_7488_7551_6_8_n_2),
        .I4(vcount_nxt[1]),
        .I5(texture_data_reg_7424_7487_6_8_n_2),
        .O(\rgb_out[8]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[8]_i_31 
       (.I0(texture_data_reg_7360_7423_6_8_n_2),
        .I1(texture_data_reg_7296_7359_6_8_n_2),
        .I2(vcount_nxt[2]),
        .I3(texture_data_reg_7232_7295_6_8_n_2),
        .I4(vcount_nxt[1]),
        .I5(texture_data_reg_7168_7231_6_8_n_2),
        .O(\rgb_out[8]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[8]_i_32 
       (.I0(texture_data_reg_7104_7167_6_8_n_2),
        .I1(texture_data_reg_7040_7103_6_8_n_2),
        .I2(vcount_nxt[2]),
        .I3(texture_data_reg_6976_7039_6_8_n_2),
        .I4(vcount_nxt[1]),
        .I5(texture_data_reg_6912_6975_6_8_n_2),
        .O(\rgb_out[8]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[8]_i_33 
       (.I0(texture_data_reg_6848_6911_6_8_n_2),
        .I1(texture_data_reg_6784_6847_6_8_n_2),
        .I2(vcount_nxt[2]),
        .I3(texture_data_reg_6720_6783_6_8_n_2),
        .I4(vcount_nxt[1]),
        .I5(texture_data_reg_6656_6719_6_8_n_2),
        .O(\rgb_out[8]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[8]_i_34 
       (.I0(texture_data_reg_6592_6655_6_8_n_2),
        .I1(texture_data_reg_6528_6591_6_8_n_2),
        .I2(vcount_nxt[2]),
        .I3(texture_data_reg_6464_6527_6_8_n_2),
        .I4(vcount_nxt[1]),
        .I5(texture_data_reg_6400_6463_6_8_n_2),
        .O(\rgb_out[8]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[8]_i_35 
       (.I0(texture_data_reg_6336_6399_6_8_n_2),
        .I1(texture_data_reg_6272_6335_6_8_n_2),
        .I2(vcount_nxt[2]),
        .I3(texture_data_reg_6208_6271_6_8_n_2),
        .I4(vcount_nxt[1]),
        .I5(texture_data_reg_6144_6207_6_8_n_2),
        .O(\rgb_out[8]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[8]_i_36 
       (.I0(texture_data_reg_6080_6143_6_8_n_2),
        .I1(texture_data_reg_6016_6079_6_8_n_2),
        .I2(vcount_nxt[2]),
        .I3(texture_data_reg_5952_6015_6_8_n_2),
        .I4(vcount_nxt[1]),
        .I5(texture_data_reg_5888_5951_6_8_n_2),
        .O(\rgb_out[8]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[8]_i_37 
       (.I0(texture_data_reg_5824_5887_6_8_n_2),
        .I1(texture_data_reg_5760_5823_6_8_n_2),
        .I2(vcount_nxt[2]),
        .I3(texture_data_reg_5696_5759_6_8_n_2),
        .I4(vcount_nxt[1]),
        .I5(texture_data_reg_5632_5695_6_8_n_2),
        .O(\rgb_out[8]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[8]_i_38 
       (.I0(texture_data_reg_5568_5631_6_8_n_2),
        .I1(texture_data_reg_5504_5567_6_8_n_2),
        .I2(vcount_nxt[2]),
        .I3(texture_data_reg_5440_5503_6_8_n_2),
        .I4(vcount_nxt[1]),
        .I5(texture_data_reg_5376_5439_6_8_n_2),
        .O(\rgb_out[8]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[8]_i_39 
       (.I0(texture_data_reg_5312_5375_6_8_n_2),
        .I1(texture_data_reg_5248_5311_6_8_n_2),
        .I2(vcount_nxt[2]),
        .I3(texture_data_reg_5184_5247_6_8_n_2),
        .I4(vcount_nxt[1]),
        .I5(texture_data_reg_5120_5183_6_8_n_2),
        .O(\rgb_out[8]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[8]_i_4 
       (.I0(\rgb_out[8]_i_12_n_0 ),
        .I1(\rgb_out[8]_i_13_n_0 ),
        .I2(vcount_nxt[4]),
        .I3(\rgb_out[8]_i_14_n_0 ),
        .I4(vcount_nxt[3]),
        .I5(\rgb_out[8]_i_15_n_0 ),
        .O(\rgb_out[8]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[8]_i_40 
       (.I0(texture_data_reg_5056_5119_6_8_n_2),
        .I1(texture_data_reg_4992_5055_6_8_n_2),
        .I2(vcount_nxt[2]),
        .I3(texture_data_reg_4928_4991_6_8_n_2),
        .I4(vcount_nxt[1]),
        .I5(texture_data_reg_4864_4927_6_8_n_2),
        .O(\rgb_out[8]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[8]_i_41 
       (.I0(texture_data_reg_4800_4863_6_8_n_2),
        .I1(texture_data_reg_4736_4799_6_8_n_2),
        .I2(vcount_nxt[2]),
        .I3(texture_data_reg_4672_4735_6_8_n_2),
        .I4(vcount_nxt[1]),
        .I5(texture_data_reg_4608_4671_6_8_n_2),
        .O(\rgb_out[8]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[8]_i_42 
       (.I0(texture_data_reg_4544_4607_6_8_n_2),
        .I1(texture_data_reg_4480_4543_6_8_n_2),
        .I2(vcount_nxt[2]),
        .I3(texture_data_reg_4416_4479_6_8_n_2),
        .I4(vcount_nxt[1]),
        .I5(texture_data_reg_4352_4415_6_8_n_2),
        .O(\rgb_out[8]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[8]_i_43 
       (.I0(texture_data_reg_4288_4351_6_8_n_2),
        .I1(texture_data_reg_4224_4287_6_8_n_2),
        .I2(vcount_nxt[2]),
        .I3(texture_data_reg_4160_4223_6_8_n_2),
        .I4(vcount_nxt[1]),
        .I5(texture_data_reg_4096_4159_6_8_n_2),
        .O(\rgb_out[8]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[8]_i_5 
       (.I0(\rgb_out[8]_i_16_n_0 ),
        .I1(\rgb_out[8]_i_17_n_0 ),
        .I2(vcount_nxt[4]),
        .I3(\rgb_out[8]_i_18_n_0 ),
        .I4(vcount_nxt[3]),
        .I5(\rgb_out[8]_i_19_n_0 ),
        .O(\rgb_out[8]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[8]_i_6 
       (.I0(\rgb_out[8]_i_20_n_0 ),
        .I1(\rgb_out[8]_i_21_n_0 ),
        .I2(vcount_nxt[4]),
        .I3(\rgb_out[8]_i_22_n_0 ),
        .I4(vcount_nxt[3]),
        .I5(\rgb_out[8]_i_23_n_0 ),
        .O(\rgb_out[8]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[8]_i_7 
       (.I0(\rgb_out[8]_i_24_n_0 ),
        .I1(\rgb_out[8]_i_25_n_0 ),
        .I2(vcount_nxt[4]),
        .I3(\rgb_out[8]_i_26_n_0 ),
        .I4(vcount_nxt[3]),
        .I5(\rgb_out[8]_i_27_n_0 ),
        .O(\rgb_out[8]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[8]_i_8 
       (.I0(\rgb_out[8]_i_28_n_0 ),
        .I1(\rgb_out[8]_i_29_n_0 ),
        .I2(vcount_nxt[4]),
        .I3(\rgb_out[8]_i_30_n_0 ),
        .I4(vcount_nxt[3]),
        .I5(\rgb_out[8]_i_31_n_0 ),
        .O(\rgb_out[8]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[8]_i_9 
       (.I0(\rgb_out[8]_i_32_n_0 ),
        .I1(\rgb_out[8]_i_33_n_0 ),
        .I2(vcount_nxt[4]),
        .I3(\rgb_out[8]_i_34_n_0 ),
        .I4(vcount_nxt[3]),
        .I5(\rgb_out[8]_i_35_n_0 ),
        .O(\rgb_out[8]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \rgb_out[9]_i_1 
       (.I0(\rgb_out[11]_i_3_n_0 ),
        .I1(\rgb_out[9]_i_2_n_0 ),
        .I2(\rgb_out[11]_i_5_n_0 ),
        .I3(\rgb_out[9]_i_3_n_0 ),
        .O(\rgb_out[11]_i_6_0 [9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[9]_i_10 
       (.I0(\rgb_out[9]_i_36_n_0 ),
        .I1(\rgb_out[9]_i_37_n_0 ),
        .I2(vcount_nxt[4]),
        .I3(\rgb_out[9]_i_38_n_0 ),
        .I4(vcount_nxt[3]),
        .I5(\rgb_out[9]_i_39_n_0 ),
        .O(\rgb_out[9]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[9]_i_11 
       (.I0(\rgb_out[9]_i_40_n_0 ),
        .I1(\rgb_out[9]_i_41_n_0 ),
        .I2(vcount_nxt[4]),
        .I3(\rgb_out[9]_i_42_n_0 ),
        .I4(vcount_nxt[3]),
        .I5(\rgb_out[9]_i_43_n_0 ),
        .O(\rgb_out[9]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[9]_i_12 
       (.I0(texture_data_reg_4032_4095_9_11_n_0),
        .I1(texture_data_reg_3968_4031_9_11_n_0),
        .I2(vcount_nxt[2]),
        .I3(texture_data_reg_3904_3967_9_11_n_0),
        .I4(vcount_nxt[1]),
        .I5(texture_data_reg_3840_3903_9_11_n_0),
        .O(\rgb_out[9]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[9]_i_13 
       (.I0(texture_data_reg_3776_3839_9_11_n_0),
        .I1(texture_data_reg_3712_3775_9_11_n_0),
        .I2(vcount_nxt[2]),
        .I3(texture_data_reg_3648_3711_9_11_n_0),
        .I4(vcount_nxt[1]),
        .I5(texture_data_reg_3584_3647_9_11_n_0),
        .O(\rgb_out[9]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[9]_i_14 
       (.I0(texture_data_reg_3520_3583_9_11_n_0),
        .I1(texture_data_reg_3456_3519_9_11_n_0),
        .I2(vcount_nxt[2]),
        .I3(texture_data_reg_3392_3455_9_11_n_0),
        .I4(vcount_nxt[1]),
        .I5(texture_data_reg_3328_3391_9_11_n_0),
        .O(\rgb_out[9]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[9]_i_15 
       (.I0(texture_data_reg_3264_3327_9_11_n_0),
        .I1(texture_data_reg_3200_3263_9_11_n_0),
        .I2(vcount_nxt[2]),
        .I3(texture_data_reg_3136_3199_9_11_n_0),
        .I4(vcount_nxt[1]),
        .I5(texture_data_reg_3072_3135_9_11_n_0),
        .O(\rgb_out[9]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[9]_i_16 
       (.I0(texture_data_reg_3008_3071_9_11_n_0),
        .I1(texture_data_reg_2944_3007_9_11_n_0),
        .I2(vcount_nxt[2]),
        .I3(texture_data_reg_2880_2943_9_11_n_0),
        .I4(vcount_nxt[1]),
        .I5(texture_data_reg_2816_2879_9_11_n_0),
        .O(\rgb_out[9]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[9]_i_17 
       (.I0(texture_data_reg_2752_2815_9_11_n_0),
        .I1(texture_data_reg_2688_2751_9_11_n_0),
        .I2(vcount_nxt[2]),
        .I3(texture_data_reg_2624_2687_9_11_n_0),
        .I4(vcount_nxt[1]),
        .I5(texture_data_reg_2560_2623_9_11_n_0),
        .O(\rgb_out[9]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[9]_i_18 
       (.I0(texture_data_reg_2496_2559_9_11_n_0),
        .I1(texture_data_reg_2432_2495_9_11_n_0),
        .I2(vcount_nxt[2]),
        .I3(texture_data_reg_2368_2431_9_11_n_0),
        .I4(vcount_nxt[1]),
        .I5(texture_data_reg_2304_2367_9_11_n_0),
        .O(\rgb_out[9]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[9]_i_19 
       (.I0(texture_data_reg_2240_2303_9_11_n_0),
        .I1(texture_data_reg_2176_2239_9_11_n_0),
        .I2(vcount_nxt[2]),
        .I3(texture_data_reg_2112_2175_9_11_n_0),
        .I4(vcount_nxt[1]),
        .I5(texture_data_reg_2048_2111_9_11_n_0),
        .O(\rgb_out[9]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[9]_i_2 
       (.I0(\rgb_out[9]_i_4_n_0 ),
        .I1(\rgb_out[9]_i_5_n_0 ),
        .I2(\rgb_out_reg[0] ),
        .I3(\rgb_out[9]_i_6_n_0 ),
        .I4(\rgb_out_reg[0]_0 ),
        .I5(\rgb_out[9]_i_7_n_0 ),
        .O(\rgb_out[9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[9]_i_20 
       (.I0(texture_data_reg_1984_2047_9_11_n_0),
        .I1(texture_data_reg_1920_1983_9_11_n_0),
        .I2(vcount_nxt[2]),
        .I3(texture_data_reg_1856_1919_9_11_n_0),
        .I4(vcount_nxt[1]),
        .I5(texture_data_reg_1792_1855_9_11_n_0),
        .O(\rgb_out[9]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[9]_i_21 
       (.I0(texture_data_reg_1728_1791_9_11_n_0),
        .I1(texture_data_reg_1664_1727_9_11_n_0),
        .I2(vcount_nxt[2]),
        .I3(texture_data_reg_1600_1663_9_11_n_0),
        .I4(vcount_nxt[1]),
        .I5(texture_data_reg_1536_1599_9_11_n_0),
        .O(\rgb_out[9]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[9]_i_22 
       (.I0(texture_data_reg_1472_1535_9_11_n_0),
        .I1(texture_data_reg_1408_1471_9_11_n_0),
        .I2(vcount_nxt[2]),
        .I3(texture_data_reg_1344_1407_9_11_n_0),
        .I4(vcount_nxt[1]),
        .I5(texture_data_reg_1280_1343_9_11_n_0),
        .O(\rgb_out[9]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[9]_i_23 
       (.I0(texture_data_reg_1216_1279_9_11_n_0),
        .I1(texture_data_reg_1152_1215_9_11_n_0),
        .I2(vcount_nxt[2]),
        .I3(texture_data_reg_1088_1151_9_11_n_0),
        .I4(vcount_nxt[1]),
        .I5(texture_data_reg_1024_1087_9_11_n_0),
        .O(\rgb_out[9]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[9]_i_24 
       (.I0(texture_data_reg_960_1023_9_11_n_0),
        .I1(texture_data_reg_896_959_9_11_n_0),
        .I2(vcount_nxt[2]),
        .I3(texture_data_reg_832_895_9_11_n_0),
        .I4(vcount_nxt[1]),
        .I5(texture_data_reg_768_831_9_11_n_0),
        .O(\rgb_out[9]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[9]_i_25 
       (.I0(texture_data_reg_704_767_9_11_n_0),
        .I1(texture_data_reg_640_703_9_11_n_0),
        .I2(vcount_nxt[2]),
        .I3(texture_data_reg_576_639_9_11_n_0),
        .I4(vcount_nxt[1]),
        .I5(texture_data_reg_512_575_9_11_n_0),
        .O(\rgb_out[9]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[9]_i_26 
       (.I0(texture_data_reg_448_511_9_11_n_0),
        .I1(texture_data_reg_384_447_9_11_n_0),
        .I2(vcount_nxt[2]),
        .I3(texture_data_reg_320_383_9_11_n_0),
        .I4(vcount_nxt[1]),
        .I5(texture_data_reg_256_319_9_11_n_0),
        .O(\rgb_out[9]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[9]_i_27 
       (.I0(texture_data_reg_192_255_9_11_n_0),
        .I1(texture_data_reg_128_191_9_11_n_0),
        .I2(vcount_nxt[2]),
        .I3(texture_data_reg_64_127_9_11_n_0),
        .I4(vcount_nxt[1]),
        .I5(texture_data_reg_0_63_9_11_n_0),
        .O(\rgb_out[9]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[9]_i_28 
       (.I0(texture_data_reg_8128_8191_9_11_n_0),
        .I1(texture_data_reg_8064_8127_9_11_n_0),
        .I2(vcount_nxt[2]),
        .I3(texture_data_reg_8000_8063_9_11_n_0),
        .I4(vcount_nxt[1]),
        .I5(texture_data_reg_7936_7999_9_11_n_0),
        .O(\rgb_out[9]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[9]_i_29 
       (.I0(texture_data_reg_7872_7935_9_11_n_0),
        .I1(texture_data_reg_7808_7871_9_11_n_0),
        .I2(vcount_nxt[2]),
        .I3(texture_data_reg_7744_7807_9_11_n_0),
        .I4(vcount_nxt[1]),
        .I5(texture_data_reg_7680_7743_9_11_n_0),
        .O(\rgb_out[9]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[9]_i_3 
       (.I0(\rgb_out[9]_i_8_n_0 ),
        .I1(\rgb_out[9]_i_9_n_0 ),
        .I2(\rgb_out_reg[0] ),
        .I3(\rgb_out[9]_i_10_n_0 ),
        .I4(\rgb_out_reg[0]_0 ),
        .I5(\rgb_out[9]_i_11_n_0 ),
        .O(\rgb_out[9]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[9]_i_30 
       (.I0(texture_data_reg_7616_7679_9_11_n_0),
        .I1(texture_data_reg_7552_7615_9_11_n_0),
        .I2(vcount_nxt[2]),
        .I3(texture_data_reg_7488_7551_9_11_n_0),
        .I4(vcount_nxt[1]),
        .I5(texture_data_reg_7424_7487_9_11_n_0),
        .O(\rgb_out[9]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[9]_i_31 
       (.I0(texture_data_reg_7360_7423_9_11_n_0),
        .I1(texture_data_reg_7296_7359_9_11_n_0),
        .I2(vcount_nxt[2]),
        .I3(texture_data_reg_7232_7295_9_11_n_0),
        .I4(vcount_nxt[1]),
        .I5(texture_data_reg_7168_7231_9_11_n_0),
        .O(\rgb_out[9]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[9]_i_32 
       (.I0(texture_data_reg_7104_7167_9_11_n_0),
        .I1(texture_data_reg_7040_7103_9_11_n_0),
        .I2(vcount_nxt[2]),
        .I3(texture_data_reg_6976_7039_9_11_n_0),
        .I4(vcount_nxt[1]),
        .I5(texture_data_reg_6912_6975_9_11_n_0),
        .O(\rgb_out[9]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[9]_i_33 
       (.I0(texture_data_reg_6848_6911_9_11_n_0),
        .I1(texture_data_reg_6784_6847_9_11_n_0),
        .I2(vcount_nxt[2]),
        .I3(texture_data_reg_6720_6783_9_11_n_0),
        .I4(vcount_nxt[1]),
        .I5(texture_data_reg_6656_6719_9_11_n_0),
        .O(\rgb_out[9]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[9]_i_34 
       (.I0(texture_data_reg_6592_6655_9_11_n_0),
        .I1(texture_data_reg_6528_6591_9_11_n_0),
        .I2(vcount_nxt[2]),
        .I3(texture_data_reg_6464_6527_9_11_n_0),
        .I4(vcount_nxt[1]),
        .I5(texture_data_reg_6400_6463_9_11_n_0),
        .O(\rgb_out[9]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[9]_i_35 
       (.I0(texture_data_reg_6336_6399_9_11_n_0),
        .I1(texture_data_reg_6272_6335_9_11_n_0),
        .I2(vcount_nxt[2]),
        .I3(texture_data_reg_6208_6271_9_11_n_0),
        .I4(vcount_nxt[1]),
        .I5(texture_data_reg_6144_6207_9_11_n_0),
        .O(\rgb_out[9]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[9]_i_36 
       (.I0(texture_data_reg_6080_6143_9_11_n_0),
        .I1(texture_data_reg_6016_6079_9_11_n_0),
        .I2(vcount_nxt[2]),
        .I3(texture_data_reg_5952_6015_9_11_n_0),
        .I4(vcount_nxt[1]),
        .I5(texture_data_reg_5888_5951_9_11_n_0),
        .O(\rgb_out[9]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[9]_i_37 
       (.I0(texture_data_reg_5824_5887_9_11_n_0),
        .I1(texture_data_reg_5760_5823_9_11_n_0),
        .I2(vcount_nxt[2]),
        .I3(texture_data_reg_5696_5759_9_11_n_0),
        .I4(vcount_nxt[1]),
        .I5(texture_data_reg_5632_5695_9_11_n_0),
        .O(\rgb_out[9]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[9]_i_38 
       (.I0(texture_data_reg_5568_5631_9_11_n_0),
        .I1(texture_data_reg_5504_5567_9_11_n_0),
        .I2(vcount_nxt[2]),
        .I3(texture_data_reg_5440_5503_9_11_n_0),
        .I4(vcount_nxt[1]),
        .I5(texture_data_reg_5376_5439_9_11_n_0),
        .O(\rgb_out[9]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[9]_i_39 
       (.I0(texture_data_reg_5312_5375_9_11_n_0),
        .I1(texture_data_reg_5248_5311_9_11_n_0),
        .I2(vcount_nxt[2]),
        .I3(texture_data_reg_5184_5247_9_11_n_0),
        .I4(vcount_nxt[1]),
        .I5(texture_data_reg_5120_5183_9_11_n_0),
        .O(\rgb_out[9]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[9]_i_4 
       (.I0(\rgb_out[9]_i_12_n_0 ),
        .I1(\rgb_out[9]_i_13_n_0 ),
        .I2(vcount_nxt[4]),
        .I3(\rgb_out[9]_i_14_n_0 ),
        .I4(vcount_nxt[3]),
        .I5(\rgb_out[9]_i_15_n_0 ),
        .O(\rgb_out[9]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[9]_i_40 
       (.I0(texture_data_reg_5056_5119_9_11_n_0),
        .I1(texture_data_reg_4992_5055_9_11_n_0),
        .I2(vcount_nxt[2]),
        .I3(texture_data_reg_4928_4991_9_11_n_0),
        .I4(vcount_nxt[1]),
        .I5(texture_data_reg_4864_4927_9_11_n_0),
        .O(\rgb_out[9]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[9]_i_41 
       (.I0(texture_data_reg_4800_4863_9_11_n_0),
        .I1(texture_data_reg_4736_4799_9_11_n_0),
        .I2(vcount_nxt[2]),
        .I3(texture_data_reg_4672_4735_9_11_n_0),
        .I4(vcount_nxt[1]),
        .I5(texture_data_reg_4608_4671_9_11_n_0),
        .O(\rgb_out[9]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[9]_i_42 
       (.I0(texture_data_reg_4544_4607_9_11_n_0),
        .I1(texture_data_reg_4480_4543_9_11_n_0),
        .I2(vcount_nxt[2]),
        .I3(texture_data_reg_4416_4479_9_11_n_0),
        .I4(vcount_nxt[1]),
        .I5(texture_data_reg_4352_4415_9_11_n_0),
        .O(\rgb_out[9]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[9]_i_43 
       (.I0(texture_data_reg_4288_4351_9_11_n_0),
        .I1(texture_data_reg_4224_4287_9_11_n_0),
        .I2(vcount_nxt[2]),
        .I3(texture_data_reg_4160_4223_9_11_n_0),
        .I4(vcount_nxt[1]),
        .I5(texture_data_reg_4096_4159_9_11_n_0),
        .O(\rgb_out[9]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[9]_i_5 
       (.I0(\rgb_out[9]_i_16_n_0 ),
        .I1(\rgb_out[9]_i_17_n_0 ),
        .I2(vcount_nxt[4]),
        .I3(\rgb_out[9]_i_18_n_0 ),
        .I4(vcount_nxt[3]),
        .I5(\rgb_out[9]_i_19_n_0 ),
        .O(\rgb_out[9]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[9]_i_6 
       (.I0(\rgb_out[9]_i_20_n_0 ),
        .I1(\rgb_out[9]_i_21_n_0 ),
        .I2(vcount_nxt[4]),
        .I3(\rgb_out[9]_i_22_n_0 ),
        .I4(vcount_nxt[3]),
        .I5(\rgb_out[9]_i_23_n_0 ),
        .O(\rgb_out[9]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[9]_i_7 
       (.I0(\rgb_out[9]_i_24_n_0 ),
        .I1(\rgb_out[9]_i_25_n_0 ),
        .I2(vcount_nxt[4]),
        .I3(\rgb_out[9]_i_26_n_0 ),
        .I4(vcount_nxt[3]),
        .I5(\rgb_out[9]_i_27_n_0 ),
        .O(\rgb_out[9]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[9]_i_8 
       (.I0(\rgb_out[9]_i_28_n_0 ),
        .I1(\rgb_out[9]_i_29_n_0 ),
        .I2(vcount_nxt[4]),
        .I3(\rgb_out[9]_i_30_n_0 ),
        .I4(vcount_nxt[3]),
        .I5(\rgb_out[9]_i_31_n_0 ),
        .O(\rgb_out[9]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[9]_i_9 
       (.I0(\rgb_out[9]_i_32_n_0 ),
        .I1(\rgb_out[9]_i_33_n_0 ),
        .I2(vcount_nxt[4]),
        .I3(\rgb_out[9]_i_34_n_0 ),
        .I4(vcount_nxt[3]),
        .I5(\rgb_out[9]_i_35_n_0 ),
        .O(\rgb_out[9]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'h0200)) 
    \slv_reg0[15]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(p_0_in[1]),
        .I2(p_0_in[0]),
        .I3(axi_lite_wstrb[1]),
        .O(\slv_reg0[15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0200)) 
    \slv_reg0[23]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(p_0_in[1]),
        .I2(p_0_in[0]),
        .I3(axi_lite_wstrb[2]),
        .O(\slv_reg0[23]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0200)) 
    \slv_reg0[31]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(p_0_in[1]),
        .I2(p_0_in[0]),
        .I3(axi_lite_wstrb[3]),
        .O(\slv_reg0[31]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \slv_reg0[31]_i_2 
       (.I0(axi_wready_reg_0),
        .I1(axi_awready_reg_0),
        .I2(axi_lite_awvalid),
        .I3(axi_lite_wvalid),
        .O(slv_reg_wren__0));
  LUT4 #(
    .INIT(16'h0200)) 
    \slv_reg0[7]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(p_0_in[1]),
        .I2(p_0_in[0]),
        .I3(axi_lite_wstrb[0]),
        .O(\slv_reg0[7]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "slv_reg0_reg[0]" *) 
  FDRE \slv_reg0_reg[0] 
       (.C(axi_lite_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(axi_lite_wdata[0]),
        .Q(\slv_reg0_reg_n_0_[0] ),
        .R(axi_awready_i_1_n_0));
  (* ORIG_CELL_NAME = "slv_reg0_reg[0]" *) 
  FDRE \slv_reg0_reg[0]_rep 
       (.C(axi_lite_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(axi_lite_wdata[0]),
        .Q(\slv_reg0_reg[0]_rep_n_0 ),
        .R(axi_awready_i_1_n_0));
  (* ORIG_CELL_NAME = "slv_reg0_reg[0]" *) 
  FDRE \slv_reg0_reg[0]_rep__0 
       (.C(axi_lite_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(axi_lite_wdata[0]),
        .Q(\slv_reg0_reg[0]_rep__0_n_0 ),
        .R(axi_awready_i_1_n_0));
  (* ORIG_CELL_NAME = "slv_reg0_reg[0]" *) 
  FDRE \slv_reg0_reg[0]_rep__1 
       (.C(axi_lite_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(axi_lite_wdata[0]),
        .Q(\slv_reg0_reg[0]_rep__1_n_0 ),
        .R(axi_awready_i_1_n_0));
  (* ORIG_CELL_NAME = "slv_reg0_reg[0]" *) 
  FDRE \slv_reg0_reg[0]_rep__2 
       (.C(axi_lite_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(axi_lite_wdata[0]),
        .Q(\slv_reg0_reg[0]_rep__2_n_0 ),
        .R(axi_awready_i_1_n_0));
  (* ORIG_CELL_NAME = "slv_reg0_reg[0]" *) 
  FDRE \slv_reg0_reg[0]_rep__3 
       (.C(axi_lite_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(axi_lite_wdata[0]),
        .Q(\slv_reg0_reg[0]_rep__3_n_0 ),
        .R(axi_awready_i_1_n_0));
  (* ORIG_CELL_NAME = "slv_reg0_reg[0]" *) 
  FDRE \slv_reg0_reg[0]_rep__4 
       (.C(axi_lite_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(axi_lite_wdata[0]),
        .Q(\slv_reg0_reg[0]_rep__4_n_0 ),
        .R(axi_awready_i_1_n_0));
  (* ORIG_CELL_NAME = "slv_reg0_reg[0]" *) 
  FDRE \slv_reg0_reg[0]_rep__5 
       (.C(axi_lite_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(axi_lite_wdata[0]),
        .Q(\slv_reg0_reg[0]_rep__5_n_0 ),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[10] 
       (.C(axi_lite_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(axi_lite_wdata[10]),
        .Q(\slv_reg0_reg_n_0_[10] ),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[11] 
       (.C(axi_lite_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(axi_lite_wdata[11]),
        .Q(\slv_reg0_reg_n_0_[11] ),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[12] 
       (.C(axi_lite_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(axi_lite_wdata[12]),
        .Q(\slv_reg0_reg_n_0_[12] ),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[13] 
       (.C(axi_lite_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(axi_lite_wdata[13]),
        .Q(\slv_reg0_reg_n_0_[13] ),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[14] 
       (.C(axi_lite_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(axi_lite_wdata[14]),
        .Q(\slv_reg0_reg_n_0_[14] ),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[15] 
       (.C(axi_lite_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(axi_lite_wdata[15]),
        .Q(\slv_reg0_reg_n_0_[15] ),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[16] 
       (.C(axi_lite_aclk),
        .CE(\slv_reg0[23]_i_1_n_0 ),
        .D(axi_lite_wdata[16]),
        .Q(\slv_reg0_reg_n_0_[16] ),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[17] 
       (.C(axi_lite_aclk),
        .CE(\slv_reg0[23]_i_1_n_0 ),
        .D(axi_lite_wdata[17]),
        .Q(\slv_reg0_reg_n_0_[17] ),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[18] 
       (.C(axi_lite_aclk),
        .CE(\slv_reg0[23]_i_1_n_0 ),
        .D(axi_lite_wdata[18]),
        .Q(\slv_reg0_reg_n_0_[18] ),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[19] 
       (.C(axi_lite_aclk),
        .CE(\slv_reg0[23]_i_1_n_0 ),
        .D(axi_lite_wdata[19]),
        .Q(\slv_reg0_reg_n_0_[19] ),
        .R(axi_awready_i_1_n_0));
  (* ORIG_CELL_NAME = "slv_reg0_reg[1]" *) 
  FDRE \slv_reg0_reg[1] 
       (.C(axi_lite_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(axi_lite_wdata[1]),
        .Q(\slv_reg0_reg_n_0_[1] ),
        .R(axi_awready_i_1_n_0));
  (* ORIG_CELL_NAME = "slv_reg0_reg[1]" *) 
  FDRE \slv_reg0_reg[1]_rep 
       (.C(axi_lite_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(axi_lite_wdata[1]),
        .Q(\slv_reg0_reg[1]_rep_n_0 ),
        .R(axi_awready_i_1_n_0));
  (* ORIG_CELL_NAME = "slv_reg0_reg[1]" *) 
  FDRE \slv_reg0_reg[1]_rep__0 
       (.C(axi_lite_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(axi_lite_wdata[1]),
        .Q(\slv_reg0_reg[1]_rep__0_n_0 ),
        .R(axi_awready_i_1_n_0));
  (* ORIG_CELL_NAME = "slv_reg0_reg[1]" *) 
  FDRE \slv_reg0_reg[1]_rep__1 
       (.C(axi_lite_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(axi_lite_wdata[1]),
        .Q(\slv_reg0_reg[1]_rep__1_n_0 ),
        .R(axi_awready_i_1_n_0));
  (* ORIG_CELL_NAME = "slv_reg0_reg[1]" *) 
  FDRE \slv_reg0_reg[1]_rep__2 
       (.C(axi_lite_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(axi_lite_wdata[1]),
        .Q(\slv_reg0_reg[1]_rep__2_n_0 ),
        .R(axi_awready_i_1_n_0));
  (* ORIG_CELL_NAME = "slv_reg0_reg[1]" *) 
  FDRE \slv_reg0_reg[1]_rep__3 
       (.C(axi_lite_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(axi_lite_wdata[1]),
        .Q(\slv_reg0_reg[1]_rep__3_n_0 ),
        .R(axi_awready_i_1_n_0));
  (* ORIG_CELL_NAME = "slv_reg0_reg[1]" *) 
  FDRE \slv_reg0_reg[1]_rep__4 
       (.C(axi_lite_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(axi_lite_wdata[1]),
        .Q(\slv_reg0_reg[1]_rep__4_n_0 ),
        .R(axi_awready_i_1_n_0));
  (* ORIG_CELL_NAME = "slv_reg0_reg[1]" *) 
  FDRE \slv_reg0_reg[1]_rep__5 
       (.C(axi_lite_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(axi_lite_wdata[1]),
        .Q(\slv_reg0_reg[1]_rep__5_n_0 ),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[20] 
       (.C(axi_lite_aclk),
        .CE(\slv_reg0[23]_i_1_n_0 ),
        .D(axi_lite_wdata[20]),
        .Q(\slv_reg0_reg_n_0_[20] ),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[21] 
       (.C(axi_lite_aclk),
        .CE(\slv_reg0[23]_i_1_n_0 ),
        .D(axi_lite_wdata[21]),
        .Q(\slv_reg0_reg_n_0_[21] ),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[22] 
       (.C(axi_lite_aclk),
        .CE(\slv_reg0[23]_i_1_n_0 ),
        .D(axi_lite_wdata[22]),
        .Q(\slv_reg0_reg_n_0_[22] ),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[23] 
       (.C(axi_lite_aclk),
        .CE(\slv_reg0[23]_i_1_n_0 ),
        .D(axi_lite_wdata[23]),
        .Q(\slv_reg0_reg_n_0_[23] ),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[24] 
       (.C(axi_lite_aclk),
        .CE(\slv_reg0[31]_i_1_n_0 ),
        .D(axi_lite_wdata[24]),
        .Q(\slv_reg0_reg_n_0_[24] ),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[25] 
       (.C(axi_lite_aclk),
        .CE(\slv_reg0[31]_i_1_n_0 ),
        .D(axi_lite_wdata[25]),
        .Q(\slv_reg0_reg_n_0_[25] ),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[26] 
       (.C(axi_lite_aclk),
        .CE(\slv_reg0[31]_i_1_n_0 ),
        .D(axi_lite_wdata[26]),
        .Q(\slv_reg0_reg_n_0_[26] ),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[27] 
       (.C(axi_lite_aclk),
        .CE(\slv_reg0[31]_i_1_n_0 ),
        .D(axi_lite_wdata[27]),
        .Q(\slv_reg0_reg_n_0_[27] ),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[28] 
       (.C(axi_lite_aclk),
        .CE(\slv_reg0[31]_i_1_n_0 ),
        .D(axi_lite_wdata[28]),
        .Q(\slv_reg0_reg_n_0_[28] ),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[29] 
       (.C(axi_lite_aclk),
        .CE(\slv_reg0[31]_i_1_n_0 ),
        .D(axi_lite_wdata[29]),
        .Q(\slv_reg0_reg_n_0_[29] ),
        .R(axi_awready_i_1_n_0));
  (* ORIG_CELL_NAME = "slv_reg0_reg[2]" *) 
  FDRE \slv_reg0_reg[2] 
       (.C(axi_lite_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(axi_lite_wdata[2]),
        .Q(\slv_reg0_reg_n_0_[2] ),
        .R(axi_awready_i_1_n_0));
  (* ORIG_CELL_NAME = "slv_reg0_reg[2]" *) 
  FDRE \slv_reg0_reg[2]_rep 
       (.C(axi_lite_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(axi_lite_wdata[2]),
        .Q(\slv_reg0_reg[2]_rep_n_0 ),
        .R(axi_awready_i_1_n_0));
  (* ORIG_CELL_NAME = "slv_reg0_reg[2]" *) 
  FDRE \slv_reg0_reg[2]_rep__0 
       (.C(axi_lite_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(axi_lite_wdata[2]),
        .Q(\slv_reg0_reg[2]_rep__0_n_0 ),
        .R(axi_awready_i_1_n_0));
  (* ORIG_CELL_NAME = "slv_reg0_reg[2]" *) 
  FDRE \slv_reg0_reg[2]_rep__1 
       (.C(axi_lite_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(axi_lite_wdata[2]),
        .Q(\slv_reg0_reg[2]_rep__1_n_0 ),
        .R(axi_awready_i_1_n_0));
  (* ORIG_CELL_NAME = "slv_reg0_reg[2]" *) 
  FDRE \slv_reg0_reg[2]_rep__2 
       (.C(axi_lite_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(axi_lite_wdata[2]),
        .Q(\slv_reg0_reg[2]_rep__2_n_0 ),
        .R(axi_awready_i_1_n_0));
  (* ORIG_CELL_NAME = "slv_reg0_reg[2]" *) 
  FDRE \slv_reg0_reg[2]_rep__3 
       (.C(axi_lite_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(axi_lite_wdata[2]),
        .Q(\slv_reg0_reg[2]_rep__3_n_0 ),
        .R(axi_awready_i_1_n_0));
  (* ORIG_CELL_NAME = "slv_reg0_reg[2]" *) 
  FDRE \slv_reg0_reg[2]_rep__4 
       (.C(axi_lite_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(axi_lite_wdata[2]),
        .Q(\slv_reg0_reg[2]_rep__4_n_0 ),
        .R(axi_awready_i_1_n_0));
  (* ORIG_CELL_NAME = "slv_reg0_reg[2]" *) 
  FDRE \slv_reg0_reg[2]_rep__5 
       (.C(axi_lite_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(axi_lite_wdata[2]),
        .Q(\slv_reg0_reg[2]_rep__5_n_0 ),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[30] 
       (.C(axi_lite_aclk),
        .CE(\slv_reg0[31]_i_1_n_0 ),
        .D(axi_lite_wdata[30]),
        .Q(\slv_reg0_reg_n_0_[30] ),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[31] 
       (.C(axi_lite_aclk),
        .CE(\slv_reg0[31]_i_1_n_0 ),
        .D(axi_lite_wdata[31]),
        .Q(\slv_reg0_reg_n_0_[31] ),
        .R(axi_awready_i_1_n_0));
  (* ORIG_CELL_NAME = "slv_reg0_reg[3]" *) 
  FDRE \slv_reg0_reg[3] 
       (.C(axi_lite_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(axi_lite_wdata[3]),
        .Q(\slv_reg0_reg_n_0_[3] ),
        .R(axi_awready_i_1_n_0));
  (* ORIG_CELL_NAME = "slv_reg0_reg[3]" *) 
  FDRE \slv_reg0_reg[3]_rep 
       (.C(axi_lite_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(axi_lite_wdata[3]),
        .Q(\slv_reg0_reg[3]_rep_n_0 ),
        .R(axi_awready_i_1_n_0));
  (* ORIG_CELL_NAME = "slv_reg0_reg[3]" *) 
  FDRE \slv_reg0_reg[3]_rep__0 
       (.C(axi_lite_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(axi_lite_wdata[3]),
        .Q(\slv_reg0_reg[3]_rep__0_n_0 ),
        .R(axi_awready_i_1_n_0));
  (* ORIG_CELL_NAME = "slv_reg0_reg[3]" *) 
  FDRE \slv_reg0_reg[3]_rep__1 
       (.C(axi_lite_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(axi_lite_wdata[3]),
        .Q(\slv_reg0_reg[3]_rep__1_n_0 ),
        .R(axi_awready_i_1_n_0));
  (* ORIG_CELL_NAME = "slv_reg0_reg[3]" *) 
  FDRE \slv_reg0_reg[3]_rep__2 
       (.C(axi_lite_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(axi_lite_wdata[3]),
        .Q(\slv_reg0_reg[3]_rep__2_n_0 ),
        .R(axi_awready_i_1_n_0));
  (* ORIG_CELL_NAME = "slv_reg0_reg[3]" *) 
  FDRE \slv_reg0_reg[3]_rep__3 
       (.C(axi_lite_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(axi_lite_wdata[3]),
        .Q(\slv_reg0_reg[3]_rep__3_n_0 ),
        .R(axi_awready_i_1_n_0));
  (* ORIG_CELL_NAME = "slv_reg0_reg[3]" *) 
  FDRE \slv_reg0_reg[3]_rep__4 
       (.C(axi_lite_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(axi_lite_wdata[3]),
        .Q(\slv_reg0_reg[3]_rep__4_n_0 ),
        .R(axi_awready_i_1_n_0));
  (* ORIG_CELL_NAME = "slv_reg0_reg[3]" *) 
  FDRE \slv_reg0_reg[3]_rep__5 
       (.C(axi_lite_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(axi_lite_wdata[3]),
        .Q(\slv_reg0_reg[3]_rep__5_n_0 ),
        .R(axi_awready_i_1_n_0));
  (* ORIG_CELL_NAME = "slv_reg0_reg[4]" *) 
  FDRE \slv_reg0_reg[4] 
       (.C(axi_lite_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(axi_lite_wdata[4]),
        .Q(\slv_reg0_reg_n_0_[4] ),
        .R(axi_awready_i_1_n_0));
  (* ORIG_CELL_NAME = "slv_reg0_reg[4]" *) 
  FDRE \slv_reg0_reg[4]_rep 
       (.C(axi_lite_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(axi_lite_wdata[4]),
        .Q(\slv_reg0_reg[4]_rep_n_0 ),
        .R(axi_awready_i_1_n_0));
  (* ORIG_CELL_NAME = "slv_reg0_reg[4]" *) 
  FDRE \slv_reg0_reg[4]_rep__0 
       (.C(axi_lite_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(axi_lite_wdata[4]),
        .Q(\slv_reg0_reg[4]_rep__0_n_0 ),
        .R(axi_awready_i_1_n_0));
  (* ORIG_CELL_NAME = "slv_reg0_reg[4]" *) 
  FDRE \slv_reg0_reg[4]_rep__1 
       (.C(axi_lite_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(axi_lite_wdata[4]),
        .Q(\slv_reg0_reg[4]_rep__1_n_0 ),
        .R(axi_awready_i_1_n_0));
  (* ORIG_CELL_NAME = "slv_reg0_reg[4]" *) 
  FDRE \slv_reg0_reg[4]_rep__2 
       (.C(axi_lite_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(axi_lite_wdata[4]),
        .Q(\slv_reg0_reg[4]_rep__2_n_0 ),
        .R(axi_awready_i_1_n_0));
  (* ORIG_CELL_NAME = "slv_reg0_reg[4]" *) 
  FDRE \slv_reg0_reg[4]_rep__3 
       (.C(axi_lite_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(axi_lite_wdata[4]),
        .Q(\slv_reg0_reg[4]_rep__3_n_0 ),
        .R(axi_awready_i_1_n_0));
  (* ORIG_CELL_NAME = "slv_reg0_reg[4]" *) 
  FDRE \slv_reg0_reg[4]_rep__4 
       (.C(axi_lite_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(axi_lite_wdata[4]),
        .Q(\slv_reg0_reg[4]_rep__4_n_0 ),
        .R(axi_awready_i_1_n_0));
  (* ORIG_CELL_NAME = "slv_reg0_reg[4]" *) 
  FDRE \slv_reg0_reg[4]_rep__5 
       (.C(axi_lite_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(axi_lite_wdata[4]),
        .Q(\slv_reg0_reg[4]_rep__5_n_0 ),
        .R(axi_awready_i_1_n_0));
  (* ORIG_CELL_NAME = "slv_reg0_reg[5]" *) 
  FDRE \slv_reg0_reg[5] 
       (.C(axi_lite_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(axi_lite_wdata[5]),
        .Q(\slv_reg0_reg_n_0_[5] ),
        .R(axi_awready_i_1_n_0));
  (* ORIG_CELL_NAME = "slv_reg0_reg[5]" *) 
  FDRE \slv_reg0_reg[5]_rep 
       (.C(axi_lite_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(axi_lite_wdata[5]),
        .Q(\slv_reg0_reg[5]_rep_n_0 ),
        .R(axi_awready_i_1_n_0));
  (* ORIG_CELL_NAME = "slv_reg0_reg[5]" *) 
  FDRE \slv_reg0_reg[5]_rep__0 
       (.C(axi_lite_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(axi_lite_wdata[5]),
        .Q(\slv_reg0_reg[5]_rep__0_n_0 ),
        .R(axi_awready_i_1_n_0));
  (* ORIG_CELL_NAME = "slv_reg0_reg[5]" *) 
  FDRE \slv_reg0_reg[5]_rep__1 
       (.C(axi_lite_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(axi_lite_wdata[5]),
        .Q(\slv_reg0_reg[5]_rep__1_n_0 ),
        .R(axi_awready_i_1_n_0));
  (* ORIG_CELL_NAME = "slv_reg0_reg[5]" *) 
  FDRE \slv_reg0_reg[5]_rep__2 
       (.C(axi_lite_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(axi_lite_wdata[5]),
        .Q(\slv_reg0_reg[5]_rep__2_n_0 ),
        .R(axi_awready_i_1_n_0));
  (* ORIG_CELL_NAME = "slv_reg0_reg[5]" *) 
  FDRE \slv_reg0_reg[5]_rep__3 
       (.C(axi_lite_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(axi_lite_wdata[5]),
        .Q(\slv_reg0_reg[5]_rep__3_n_0 ),
        .R(axi_awready_i_1_n_0));
  (* ORIG_CELL_NAME = "slv_reg0_reg[5]" *) 
  FDRE \slv_reg0_reg[5]_rep__4 
       (.C(axi_lite_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(axi_lite_wdata[5]),
        .Q(\slv_reg0_reg[5]_rep__4_n_0 ),
        .R(axi_awready_i_1_n_0));
  (* ORIG_CELL_NAME = "slv_reg0_reg[5]" *) 
  FDRE \slv_reg0_reg[5]_rep__5 
       (.C(axi_lite_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(axi_lite_wdata[5]),
        .Q(\slv_reg0_reg[5]_rep__5_n_0 ),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[6] 
       (.C(axi_lite_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(axi_lite_wdata[6]),
        .Q(\slv_reg0_reg_n_0_[6] ),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[7] 
       (.C(axi_lite_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(axi_lite_wdata[7]),
        .Q(\slv_reg0_reg_n_0_[7] ),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[8] 
       (.C(axi_lite_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(axi_lite_wdata[8]),
        .Q(\slv_reg0_reg_n_0_[8] ),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[9] 
       (.C(axi_lite_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(axi_lite_wdata[9]),
        .Q(\slv_reg0_reg_n_0_[9] ),
        .R(axi_awready_i_1_n_0));
  LUT4 #(
    .INIT(16'h2000)) 
    \slv_reg1[15]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(p_0_in[1]),
        .I2(axi_lite_wstrb[1]),
        .I3(p_0_in[0]),
        .O(\slv_reg1[15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2000)) 
    \slv_reg1[23]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(p_0_in[1]),
        .I2(axi_lite_wstrb[2]),
        .I3(p_0_in[0]),
        .O(\slv_reg1[23]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2000)) 
    \slv_reg1[31]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(p_0_in[1]),
        .I2(axi_lite_wstrb[3]),
        .I3(p_0_in[0]),
        .O(\slv_reg1[31]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2000)) 
    \slv_reg1[7]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(p_0_in[1]),
        .I2(axi_lite_wstrb[0]),
        .I3(p_0_in[0]),
        .O(\slv_reg1[7]_i_1_n_0 ));
  FDRE \slv_reg1_reg[0] 
       (.C(axi_lite_aclk),
        .CE(\slv_reg1[7]_i_1_n_0 ),
        .D(axi_lite_wdata[0]),
        .Q(slv_reg1[0]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[10] 
       (.C(axi_lite_aclk),
        .CE(\slv_reg1[15]_i_1_n_0 ),
        .D(axi_lite_wdata[10]),
        .Q(slv_reg1[10]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[11] 
       (.C(axi_lite_aclk),
        .CE(\slv_reg1[15]_i_1_n_0 ),
        .D(axi_lite_wdata[11]),
        .Q(slv_reg1[11]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[12] 
       (.C(axi_lite_aclk),
        .CE(\slv_reg1[15]_i_1_n_0 ),
        .D(axi_lite_wdata[12]),
        .Q(slv_reg1[12]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[13] 
       (.C(axi_lite_aclk),
        .CE(\slv_reg1[15]_i_1_n_0 ),
        .D(axi_lite_wdata[13]),
        .Q(slv_reg1[13]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[14] 
       (.C(axi_lite_aclk),
        .CE(\slv_reg1[15]_i_1_n_0 ),
        .D(axi_lite_wdata[14]),
        .Q(slv_reg1[14]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[15] 
       (.C(axi_lite_aclk),
        .CE(\slv_reg1[15]_i_1_n_0 ),
        .D(axi_lite_wdata[15]),
        .Q(slv_reg1[15]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[16] 
       (.C(axi_lite_aclk),
        .CE(\slv_reg1[23]_i_1_n_0 ),
        .D(axi_lite_wdata[16]),
        .Q(slv_reg1[16]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[17] 
       (.C(axi_lite_aclk),
        .CE(\slv_reg1[23]_i_1_n_0 ),
        .D(axi_lite_wdata[17]),
        .Q(slv_reg1[17]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[18] 
       (.C(axi_lite_aclk),
        .CE(\slv_reg1[23]_i_1_n_0 ),
        .D(axi_lite_wdata[18]),
        .Q(slv_reg1[18]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[19] 
       (.C(axi_lite_aclk),
        .CE(\slv_reg1[23]_i_1_n_0 ),
        .D(axi_lite_wdata[19]),
        .Q(slv_reg1[19]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[1] 
       (.C(axi_lite_aclk),
        .CE(\slv_reg1[7]_i_1_n_0 ),
        .D(axi_lite_wdata[1]),
        .Q(slv_reg1[1]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[20] 
       (.C(axi_lite_aclk),
        .CE(\slv_reg1[23]_i_1_n_0 ),
        .D(axi_lite_wdata[20]),
        .Q(slv_reg1[20]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[21] 
       (.C(axi_lite_aclk),
        .CE(\slv_reg1[23]_i_1_n_0 ),
        .D(axi_lite_wdata[21]),
        .Q(slv_reg1[21]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[22] 
       (.C(axi_lite_aclk),
        .CE(\slv_reg1[23]_i_1_n_0 ),
        .D(axi_lite_wdata[22]),
        .Q(slv_reg1[22]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[23] 
       (.C(axi_lite_aclk),
        .CE(\slv_reg1[23]_i_1_n_0 ),
        .D(axi_lite_wdata[23]),
        .Q(slv_reg1[23]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[24] 
       (.C(axi_lite_aclk),
        .CE(\slv_reg1[31]_i_1_n_0 ),
        .D(axi_lite_wdata[24]),
        .Q(slv_reg1[24]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[25] 
       (.C(axi_lite_aclk),
        .CE(\slv_reg1[31]_i_1_n_0 ),
        .D(axi_lite_wdata[25]),
        .Q(slv_reg1[25]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[26] 
       (.C(axi_lite_aclk),
        .CE(\slv_reg1[31]_i_1_n_0 ),
        .D(axi_lite_wdata[26]),
        .Q(slv_reg1[26]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[27] 
       (.C(axi_lite_aclk),
        .CE(\slv_reg1[31]_i_1_n_0 ),
        .D(axi_lite_wdata[27]),
        .Q(slv_reg1[27]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[28] 
       (.C(axi_lite_aclk),
        .CE(\slv_reg1[31]_i_1_n_0 ),
        .D(axi_lite_wdata[28]),
        .Q(slv_reg1[28]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[29] 
       (.C(axi_lite_aclk),
        .CE(\slv_reg1[31]_i_1_n_0 ),
        .D(axi_lite_wdata[29]),
        .Q(slv_reg1[29]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[2] 
       (.C(axi_lite_aclk),
        .CE(\slv_reg1[7]_i_1_n_0 ),
        .D(axi_lite_wdata[2]),
        .Q(slv_reg1[2]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[30] 
       (.C(axi_lite_aclk),
        .CE(\slv_reg1[31]_i_1_n_0 ),
        .D(axi_lite_wdata[30]),
        .Q(slv_reg1[30]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[31] 
       (.C(axi_lite_aclk),
        .CE(\slv_reg1[31]_i_1_n_0 ),
        .D(axi_lite_wdata[31]),
        .Q(slv_reg1[31]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[3] 
       (.C(axi_lite_aclk),
        .CE(\slv_reg1[7]_i_1_n_0 ),
        .D(axi_lite_wdata[3]),
        .Q(slv_reg1[3]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[4] 
       (.C(axi_lite_aclk),
        .CE(\slv_reg1[7]_i_1_n_0 ),
        .D(axi_lite_wdata[4]),
        .Q(slv_reg1[4]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[5] 
       (.C(axi_lite_aclk),
        .CE(\slv_reg1[7]_i_1_n_0 ),
        .D(axi_lite_wdata[5]),
        .Q(slv_reg1[5]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[6] 
       (.C(axi_lite_aclk),
        .CE(\slv_reg1[7]_i_1_n_0 ),
        .D(axi_lite_wdata[6]),
        .Q(slv_reg1[6]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[7] 
       (.C(axi_lite_aclk),
        .CE(\slv_reg1[7]_i_1_n_0 ),
        .D(axi_lite_wdata[7]),
        .Q(slv_reg1[7]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[8] 
       (.C(axi_lite_aclk),
        .CE(\slv_reg1[15]_i_1_n_0 ),
        .D(axi_lite_wdata[8]),
        .Q(slv_reg1[8]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[9] 
       (.C(axi_lite_aclk),
        .CE(\slv_reg1[15]_i_1_n_0 ),
        .D(axi_lite_wdata[9]),
        .Q(slv_reg1[9]),
        .R(axi_awready_i_1_n_0));
  LUT4 #(
    .INIT(16'h0080)) 
    \slv_reg2[15]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(p_0_in[1]),
        .I2(axi_lite_wstrb[1]),
        .I3(p_0_in[0]),
        .O(\slv_reg2[15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0080)) 
    \slv_reg2[23]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(p_0_in[1]),
        .I2(axi_lite_wstrb[2]),
        .I3(p_0_in[0]),
        .O(\slv_reg2[23]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0080)) 
    \slv_reg2[31]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(p_0_in[1]),
        .I2(axi_lite_wstrb[3]),
        .I3(p_0_in[0]),
        .O(\slv_reg2[31]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0080)) 
    \slv_reg2[7]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(p_0_in[1]),
        .I2(axi_lite_wstrb[0]),
        .I3(p_0_in[0]),
        .O(\slv_reg2[7]_i_1_n_0 ));
  FDRE \slv_reg2_reg[0] 
       (.C(axi_lite_aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(axi_lite_wdata[0]),
        .Q(\slv_reg2_reg_n_0_[0] ),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[10] 
       (.C(axi_lite_aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(axi_lite_wdata[10]),
        .Q(\slv_reg2_reg_n_0_[10] ),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[11] 
       (.C(axi_lite_aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(axi_lite_wdata[11]),
        .Q(\slv_reg2_reg_n_0_[11] ),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[12] 
       (.C(axi_lite_aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(axi_lite_wdata[12]),
        .Q(\slv_reg2_reg_n_0_[12] ),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[13] 
       (.C(axi_lite_aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(axi_lite_wdata[13]),
        .Q(\slv_reg2_reg_n_0_[13] ),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[14] 
       (.C(axi_lite_aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(axi_lite_wdata[14]),
        .Q(\slv_reg2_reg_n_0_[14] ),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[15] 
       (.C(axi_lite_aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(axi_lite_wdata[15]),
        .Q(\slv_reg2_reg_n_0_[15] ),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[16] 
       (.C(axi_lite_aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(axi_lite_wdata[16]),
        .Q(\slv_reg2_reg_n_0_[16] ),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[17] 
       (.C(axi_lite_aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(axi_lite_wdata[17]),
        .Q(\slv_reg2_reg_n_0_[17] ),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[18] 
       (.C(axi_lite_aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(axi_lite_wdata[18]),
        .Q(\slv_reg2_reg_n_0_[18] ),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[19] 
       (.C(axi_lite_aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(axi_lite_wdata[19]),
        .Q(\slv_reg2_reg_n_0_[19] ),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[1] 
       (.C(axi_lite_aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(axi_lite_wdata[1]),
        .Q(\slv_reg2_reg_n_0_[1] ),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[20] 
       (.C(axi_lite_aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(axi_lite_wdata[20]),
        .Q(\slv_reg2_reg_n_0_[20] ),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[21] 
       (.C(axi_lite_aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(axi_lite_wdata[21]),
        .Q(\slv_reg2_reg_n_0_[21] ),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[22] 
       (.C(axi_lite_aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(axi_lite_wdata[22]),
        .Q(\slv_reg2_reg_n_0_[22] ),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[23] 
       (.C(axi_lite_aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(axi_lite_wdata[23]),
        .Q(\slv_reg2_reg_n_0_[23] ),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[24] 
       (.C(axi_lite_aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(axi_lite_wdata[24]),
        .Q(\slv_reg2_reg_n_0_[24] ),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[25] 
       (.C(axi_lite_aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(axi_lite_wdata[25]),
        .Q(\slv_reg2_reg_n_0_[25] ),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[26] 
       (.C(axi_lite_aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(axi_lite_wdata[26]),
        .Q(\slv_reg2_reg_n_0_[26] ),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[27] 
       (.C(axi_lite_aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(axi_lite_wdata[27]),
        .Q(\slv_reg2_reg_n_0_[27] ),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[28] 
       (.C(axi_lite_aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(axi_lite_wdata[28]),
        .Q(\slv_reg2_reg_n_0_[28] ),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[29] 
       (.C(axi_lite_aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(axi_lite_wdata[29]),
        .Q(\slv_reg2_reg_n_0_[29] ),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[2] 
       (.C(axi_lite_aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(axi_lite_wdata[2]),
        .Q(\slv_reg2_reg_n_0_[2] ),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[30] 
       (.C(axi_lite_aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(axi_lite_wdata[30]),
        .Q(\slv_reg2_reg_n_0_[30] ),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[31] 
       (.C(axi_lite_aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(axi_lite_wdata[31]),
        .Q(\slv_reg2_reg_n_0_[31] ),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[3] 
       (.C(axi_lite_aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(axi_lite_wdata[3]),
        .Q(\slv_reg2_reg_n_0_[3] ),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[4] 
       (.C(axi_lite_aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(axi_lite_wdata[4]),
        .Q(\slv_reg2_reg_n_0_[4] ),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[5] 
       (.C(axi_lite_aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(axi_lite_wdata[5]),
        .Q(\slv_reg2_reg_n_0_[5] ),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[6] 
       (.C(axi_lite_aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(axi_lite_wdata[6]),
        .Q(\slv_reg2_reg_n_0_[6] ),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[7] 
       (.C(axi_lite_aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(axi_lite_wdata[7]),
        .Q(\slv_reg2_reg_n_0_[7] ),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[8] 
       (.C(axi_lite_aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(axi_lite_wdata[8]),
        .Q(\slv_reg2_reg_n_0_[8] ),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[9] 
       (.C(axi_lite_aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(axi_lite_wdata[9]),
        .Q(\slv_reg2_reg_n_0_[9] ),
        .R(axi_awready_i_1_n_0));
  LUT4 #(
    .INIT(16'h8000)) 
    \slv_reg3[15]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(axi_lite_wstrb[1]),
        .I2(p_0_in[0]),
        .I3(p_0_in[1]),
        .O(\slv_reg3[15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \slv_reg3[23]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(axi_lite_wstrb[2]),
        .I2(p_0_in[0]),
        .I3(p_0_in[1]),
        .O(\slv_reg3[23]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \slv_reg3[31]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(axi_lite_wstrb[3]),
        .I2(p_0_in[0]),
        .I3(p_0_in[1]),
        .O(\slv_reg3[31]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \slv_reg3[7]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(axi_lite_wstrb[0]),
        .I2(p_0_in[0]),
        .I3(p_0_in[1]),
        .O(\slv_reg3[7]_i_1_n_0 ));
  FDRE \slv_reg3_reg[0] 
       (.C(axi_lite_aclk),
        .CE(\slv_reg3[7]_i_1_n_0 ),
        .D(axi_lite_wdata[0]),
        .Q(slv_reg3[0]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[10] 
       (.C(axi_lite_aclk),
        .CE(\slv_reg3[15]_i_1_n_0 ),
        .D(axi_lite_wdata[10]),
        .Q(slv_reg3[10]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[11] 
       (.C(axi_lite_aclk),
        .CE(\slv_reg3[15]_i_1_n_0 ),
        .D(axi_lite_wdata[11]),
        .Q(slv_reg3[11]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[12] 
       (.C(axi_lite_aclk),
        .CE(\slv_reg3[15]_i_1_n_0 ),
        .D(axi_lite_wdata[12]),
        .Q(slv_reg3[12]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[13] 
       (.C(axi_lite_aclk),
        .CE(\slv_reg3[15]_i_1_n_0 ),
        .D(axi_lite_wdata[13]),
        .Q(slv_reg3[13]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[14] 
       (.C(axi_lite_aclk),
        .CE(\slv_reg3[15]_i_1_n_0 ),
        .D(axi_lite_wdata[14]),
        .Q(slv_reg3[14]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[15] 
       (.C(axi_lite_aclk),
        .CE(\slv_reg3[15]_i_1_n_0 ),
        .D(axi_lite_wdata[15]),
        .Q(slv_reg3[15]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[16] 
       (.C(axi_lite_aclk),
        .CE(\slv_reg3[23]_i_1_n_0 ),
        .D(axi_lite_wdata[16]),
        .Q(slv_reg3[16]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[17] 
       (.C(axi_lite_aclk),
        .CE(\slv_reg3[23]_i_1_n_0 ),
        .D(axi_lite_wdata[17]),
        .Q(slv_reg3[17]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[18] 
       (.C(axi_lite_aclk),
        .CE(\slv_reg3[23]_i_1_n_0 ),
        .D(axi_lite_wdata[18]),
        .Q(slv_reg3[18]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[19] 
       (.C(axi_lite_aclk),
        .CE(\slv_reg3[23]_i_1_n_0 ),
        .D(axi_lite_wdata[19]),
        .Q(slv_reg3[19]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[1] 
       (.C(axi_lite_aclk),
        .CE(\slv_reg3[7]_i_1_n_0 ),
        .D(axi_lite_wdata[1]),
        .Q(slv_reg3[1]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[20] 
       (.C(axi_lite_aclk),
        .CE(\slv_reg3[23]_i_1_n_0 ),
        .D(axi_lite_wdata[20]),
        .Q(slv_reg3[20]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[21] 
       (.C(axi_lite_aclk),
        .CE(\slv_reg3[23]_i_1_n_0 ),
        .D(axi_lite_wdata[21]),
        .Q(slv_reg3[21]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[22] 
       (.C(axi_lite_aclk),
        .CE(\slv_reg3[23]_i_1_n_0 ),
        .D(axi_lite_wdata[22]),
        .Q(slv_reg3[22]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[23] 
       (.C(axi_lite_aclk),
        .CE(\slv_reg3[23]_i_1_n_0 ),
        .D(axi_lite_wdata[23]),
        .Q(slv_reg3[23]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[24] 
       (.C(axi_lite_aclk),
        .CE(\slv_reg3[31]_i_1_n_0 ),
        .D(axi_lite_wdata[24]),
        .Q(slv_reg3[24]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[25] 
       (.C(axi_lite_aclk),
        .CE(\slv_reg3[31]_i_1_n_0 ),
        .D(axi_lite_wdata[25]),
        .Q(slv_reg3[25]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[26] 
       (.C(axi_lite_aclk),
        .CE(\slv_reg3[31]_i_1_n_0 ),
        .D(axi_lite_wdata[26]),
        .Q(slv_reg3[26]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[27] 
       (.C(axi_lite_aclk),
        .CE(\slv_reg3[31]_i_1_n_0 ),
        .D(axi_lite_wdata[27]),
        .Q(slv_reg3[27]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[28] 
       (.C(axi_lite_aclk),
        .CE(\slv_reg3[31]_i_1_n_0 ),
        .D(axi_lite_wdata[28]),
        .Q(slv_reg3[28]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[29] 
       (.C(axi_lite_aclk),
        .CE(\slv_reg3[31]_i_1_n_0 ),
        .D(axi_lite_wdata[29]),
        .Q(slv_reg3[29]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[2] 
       (.C(axi_lite_aclk),
        .CE(\slv_reg3[7]_i_1_n_0 ),
        .D(axi_lite_wdata[2]),
        .Q(slv_reg3[2]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[30] 
       (.C(axi_lite_aclk),
        .CE(\slv_reg3[31]_i_1_n_0 ),
        .D(axi_lite_wdata[30]),
        .Q(slv_reg3[30]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[31] 
       (.C(axi_lite_aclk),
        .CE(\slv_reg3[31]_i_1_n_0 ),
        .D(axi_lite_wdata[31]),
        .Q(slv_reg3[31]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[3] 
       (.C(axi_lite_aclk),
        .CE(\slv_reg3[7]_i_1_n_0 ),
        .D(axi_lite_wdata[3]),
        .Q(slv_reg3[3]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[4] 
       (.C(axi_lite_aclk),
        .CE(\slv_reg3[7]_i_1_n_0 ),
        .D(axi_lite_wdata[4]),
        .Q(slv_reg3[4]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[5] 
       (.C(axi_lite_aclk),
        .CE(\slv_reg3[7]_i_1_n_0 ),
        .D(axi_lite_wdata[5]),
        .Q(slv_reg3[5]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[6] 
       (.C(axi_lite_aclk),
        .CE(\slv_reg3[7]_i_1_n_0 ),
        .D(axi_lite_wdata[6]),
        .Q(slv_reg3[6]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[7] 
       (.C(axi_lite_aclk),
        .CE(\slv_reg3[7]_i_1_n_0 ),
        .D(axi_lite_wdata[7]),
        .Q(slv_reg3[7]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[8] 
       (.C(axi_lite_aclk),
        .CE(\slv_reg3[15]_i_1_n_0 ),
        .D(axi_lite_wdata[8]),
        .Q(slv_reg3[8]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[9] 
       (.C(axi_lite_aclk),
        .CE(\slv_reg3[15]_i_1_n_0 ),
        .D(axi_lite_wdata[9]),
        .Q(slv_reg3[9]),
        .R(axi_awready_i_1_n_0));
  LUT3 #(
    .INIT(8'h20)) 
    slv_reg_rden
       (.I0(axi_lite_arvalid),
        .I1(axi_lite_rvalid),
        .I2(axi_arready_reg_0),
        .O(slv_reg_rden__0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h9FA017FB8FFFFB80),
    .INIT_B(64'h007FF80008000000),
    .INIT_C(64'h7FFFFFFC77FFFFFC),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_0_63_0_2
       (.ADDRA({ADDRC[4:2],out[2],\rgb_out[2]_i_27_0 ,ADDRC[0]}),
        .ADDRB({ADDRC[4:2],out[2],\rgb_out[2]_i_27_0 ,ADDRC[0]}),
        .ADDRC({ADDRC[4:2],out[2],ADDRC[1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__5_n_0 ,\slv_reg0_reg[4]_rep__5_n_0 ,\slv_reg0_reg[3]_rep__5_n_0 ,\slv_reg0_reg[2]_rep__5_n_0 ,\slv_reg0_reg[1]_rep__5_n_0 ,\slv_reg0_reg[0]_rep__5_n_0 }),
        .DIA(slv_reg1[0]),
        .DIB(slv_reg1[1]),
        .DIC(slv_reg1[2]),
        .DID(1'b0),
        .DOA(texture_data_reg_0_63_0_2_n_0),
        .DOB(texture_data_reg_0_63_0_2_n_1),
        .DOC(texture_data_reg_0_63_0_2_n_2),
        .DOD(NLW_texture_data_reg_0_63_0_2_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_0_63_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    texture_data_reg_0_63_0_2_i_1
       (.I0(\slv_reg0_reg_n_0_[11] ),
        .I1(\slv_reg0_reg_n_0_[10] ),
        .I2(\slv_reg0_reg_n_0_[12] ),
        .I3(texture_data_reg_0_63_0_2_i_3_n_0),
        .I4(\slv_reg0_reg_n_0_[9] ),
        .I5(\slv_reg0_reg_n_0_[8] ),
        .O(texture_data_reg_0_63_0_2_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'hE)) 
    texture_data_reg_0_63_0_2_i_3
       (.I0(\slv_reg0_reg_n_0_[7] ),
        .I1(\slv_reg0_reg_n_0_[6] ),
        .O(texture_data_reg_0_63_0_2_i_3_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h9FBFF7FB8FFFFB80),
    .INIT_C(64'h007FF80008000000),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_0_63_3_5
       (.ADDRA({\rgb_out[5]_i_27_0 [4:2],out[2],\rgb_out[5]_i_27_0 [1:0]}),
        .ADDRB({\rgb_out[5]_i_27_0 [4:2],out[2],\rgb_out[5]_i_27_0 [1:0]}),
        .ADDRC({\rgb_out[5]_i_27_0 [4:2],out[2],\rgb_out[5]_i_27_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__3_n_0 ,\slv_reg0_reg[4]_rep__3_n_0 ,\slv_reg0_reg[3]_rep__3_n_0 ,\slv_reg0_reg[2]_rep__3_n_0 ,\slv_reg0_reg[1]_rep__3_n_0 ,\slv_reg0_reg[0]_rep__3_n_0 }),
        .DIA(slv_reg1[3]),
        .DIB(slv_reg1[4]),
        .DIC(slv_reg1[5]),
        .DID(1'b0),
        .DOA(texture_data_reg_0_63_3_5_n_0),
        .DOB(texture_data_reg_0_63_3_5_n_1),
        .DOC(texture_data_reg_0_63_3_5_n_2),
        .DOD(NLW_texture_data_reg_0_63_3_5_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_0_63_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'h7FFFFFFC77FFFFFC),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h9FA017FB8FFFFB80),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_0_63_6_8
       (.ADDRA({\rgb_out[8]_i_27_0 [4:2],out[2],\rgb_out[8]_i_27_0 [1:0]}),
        .ADDRB({\rgb_out[8]_i_27_0 [4:2],out[2],\rgb_out[8]_i_27_0 [1:0]}),
        .ADDRC({\rgb_out[8]_i_27_0 [4:2],out[2],\rgb_out[8]_i_27_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__1_n_0 ,\slv_reg0_reg[4]_rep__1_n_0 ,\slv_reg0_reg[3]_rep__1_n_0 ,\slv_reg0_reg[2]_rep__1_n_0 ,\slv_reg0_reg[1]_rep__1_n_0 ,\slv_reg0_reg[0]_rep__1_n_0 }),
        .DIA(slv_reg1[6]),
        .DIB(slv_reg1[7]),
        .DIC(slv_reg1[8]),
        .DID(1'b0),
        .DOA(texture_data_reg_0_63_6_8_n_0),
        .DOB(texture_data_reg_0_63_6_8_n_1),
        .DOC(texture_data_reg_0_63_6_8_n_2),
        .DOD(NLW_texture_data_reg_0_63_6_8_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_0_63_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'h007FF80008000000),
    .INIT_B(64'h7FFFFFFC77FFFFFC),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_0_63_9_11
       (.ADDRA({\rgb_out[11]_i_44_0 [3:1],out[2],\rgb_out[11]_i_44_0 [0],\rgb_out[11]_i_32_0 [0]}),
        .ADDRB({\rgb_out[11]_i_44_0 [3:1],out[2],\rgb_out[11]_i_44_0 [0],\rgb_out[11]_i_32_0 [0]}),
        .ADDRC({\rgb_out[11]_i_44_0 [3:1],out[2],\rgb_out[11]_i_44_0 [0],\rgb_out[11]_i_32_0 [0]}),
        .ADDRD({\slv_reg0_reg[5]_rep_n_0 ,\slv_reg0_reg[4]_rep_n_0 ,\slv_reg0_reg[3]_rep_n_0 ,\slv_reg0_reg[2]_rep_n_0 ,\slv_reg0_reg[1]_rep_n_0 ,\slv_reg0_reg[0]_rep_n_0 }),
        .DIA(slv_reg1[9]),
        .DIB(slv_reg1[10]),
        .DIC(slv_reg1[11]),
        .DID(1'b0),
        .DOA(texture_data_reg_0_63_9_11_n_0),
        .DOB(texture_data_reg_0_63_9_11_n_1),
        .DOC(texture_data_reg_0_63_9_11_n_2),
        .DOD(NLW_texture_data_reg_0_63_9_11_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_0_63_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "1024" *) 
  (* ram_addr_end = "1087" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h9FA017FB8FFFFB80),
    .INIT_B(64'h007FF80008000000),
    .INIT_C(64'h7FFFFFFC77FFFFFC),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_1024_1087_0_2
       (.ADDRA({ADDRC[4],\rgb_out[2]_i_26_0 ,out[2],ADDRC[1:0]}),
        .ADDRB({ADDRC[4],\rgb_out[2]_i_26_0 ,out[2],ADDRC[1:0]}),
        .ADDRC({ADDRC[4],\rgb_out[2]_i_26_0 ,out[2],ADDRC[1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__5_n_0 ,\slv_reg0_reg[4]_rep__5_n_0 ,\slv_reg0_reg[3]_rep__5_n_0 ,\slv_reg0_reg[2]_rep__5_n_0 ,\slv_reg0_reg[1]_rep__5_n_0 ,\slv_reg0_reg[0]_rep__5_n_0 }),
        .DIA(slv_reg1[0]),
        .DIB(slv_reg1[1]),
        .DIC(slv_reg1[2]),
        .DID(1'b0),
        .DOA(texture_data_reg_1024_1087_0_2_n_0),
        .DOB(texture_data_reg_1024_1087_0_2_n_1),
        .DOC(texture_data_reg_1024_1087_0_2_n_2),
        .DOD(NLW_texture_data_reg_1024_1087_0_2_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_1024_1087_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    texture_data_reg_1024_1087_0_2_i_1
       (.I0(\slv_reg0_reg_n_0_[12] ),
        .I1(\slv_reg0_reg_n_0_[11] ),
        .I2(\slv_reg0_reg_n_0_[10] ),
        .I3(texture_data_reg_0_63_0_2_i_3_n_0),
        .I4(\slv_reg0_reg_n_0_[9] ),
        .I5(\slv_reg0_reg_n_0_[8] ),
        .O(texture_data_reg_1024_1087_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "1024" *) 
  (* ram_addr_end = "1087" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h9FBFF7FB8FFFFB80),
    .INIT_C(64'h007FF80008000000),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_1024_1087_3_5
       (.ADDRA({\rgb_out[5]_i_27_0 [4:2],out[2],\rgb_out[5]_i_27_0 [1:0]}),
        .ADDRB({\rgb_out[5]_i_27_0 [4:2],out[2],\rgb_out[5]_i_27_0 [1:0]}),
        .ADDRC({\rgb_out[5]_i_27_0 [4:2],out[2],\rgb_out[5]_i_27_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__3_n_0 ,\slv_reg0_reg[4]_rep__3_n_0 ,\slv_reg0_reg[3]_rep__3_n_0 ,\slv_reg0_reg[2]_rep__3_n_0 ,\slv_reg0_reg[1]_rep__3_n_0 ,\slv_reg0_reg[0]_rep__3_n_0 }),
        .DIA(slv_reg1[3]),
        .DIB(slv_reg1[4]),
        .DIC(slv_reg1[5]),
        .DID(1'b0),
        .DOA(texture_data_reg_1024_1087_3_5_n_0),
        .DOB(texture_data_reg_1024_1087_3_5_n_1),
        .DOC(texture_data_reg_1024_1087_3_5_n_2),
        .DOD(NLW_texture_data_reg_1024_1087_3_5_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_1024_1087_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "1024" *) 
  (* ram_addr_end = "1087" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'h7FFFFFFC77FFFFFC),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h9FA017FB8FFFFB80),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_1024_1087_6_8
       (.ADDRA({\rgb_out[8]_i_27_0 [4:2],out[2],\rgb_out[8]_i_27_0 [1:0]}),
        .ADDRB({\rgb_out[8]_i_27_0 [4:2],out[2],\rgb_out[8]_i_27_0 [1:0]}),
        .ADDRC({\rgb_out[8]_i_27_0 [4:2],out[2],\rgb_out[8]_i_27_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__1_n_0 ,\slv_reg0_reg[4]_rep__1_n_0 ,\slv_reg0_reg[3]_rep__1_n_0 ,\slv_reg0_reg[2]_rep__1_n_0 ,\slv_reg0_reg[1]_rep__1_n_0 ,\slv_reg0_reg[0]_rep__1_n_0 }),
        .DIA(slv_reg1[6]),
        .DIB(slv_reg1[7]),
        .DIC(slv_reg1[8]),
        .DID(1'b0),
        .DOA(texture_data_reg_1024_1087_6_8_n_0),
        .DOB(texture_data_reg_1024_1087_6_8_n_1),
        .DOC(texture_data_reg_1024_1087_6_8_n_2),
        .DOD(NLW_texture_data_reg_1024_1087_6_8_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_1024_1087_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "1024" *) 
  (* ram_addr_end = "1087" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'h007FF80008000000),
    .INIT_B(64'h7FFFFFFC77FFFFFC),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_1024_1087_9_11
       (.ADDRA({\rgb_out[11]_i_44_0 [3],\rgb_out[11]_i_32_0 [3:2],out[2],\rgb_out[11]_i_44_0 [0],\rgb_out[11]_i_32_0 [0]}),
        .ADDRB({\rgb_out[11]_i_44_0 [3],\rgb_out[11]_i_32_0 [3:2],out[2],\rgb_out[11]_i_44_0 [0],\rgb_out[11]_i_32_0 [0]}),
        .ADDRC({\rgb_out[11]_i_44_0 [3],\rgb_out[11]_i_32_0 [3:2],out[2],\rgb_out[11]_i_44_0 [0],\rgb_out[11]_i_32_0 [0]}),
        .ADDRD({\slv_reg0_reg[5]_rep_n_0 ,\slv_reg0_reg[4]_rep_n_0 ,\slv_reg0_reg[3]_rep_n_0 ,\slv_reg0_reg[2]_rep_n_0 ,\slv_reg0_reg[1]_rep_n_0 ,\slv_reg0_reg[0]_rep_n_0 }),
        .DIA(slv_reg1[9]),
        .DIB(slv_reg1[10]),
        .DIC(slv_reg1[11]),
        .DID(1'b0),
        .DOA(texture_data_reg_1024_1087_9_11_n_0),
        .DOB(texture_data_reg_1024_1087_9_11_n_1),
        .DOC(texture_data_reg_1024_1087_9_11_n_2),
        .DOD(NLW_texture_data_reg_1024_1087_9_11_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_1024_1087_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "1088" *) 
  (* ram_addr_end = "1151" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'hFFFFFFFFB0000024),
    .INIT_B(64'h1FFFFFEC2FFFFFC8),
    .INIT_C(64'h6000000F4000000F),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_1088_1151_0_2
       (.ADDRA({ADDRC[4],\rgb_out[2]_i_26_0 ,out[2],ADDRC[1:0]}),
        .ADDRB({ADDRC[4],\rgb_out[2]_i_26_0 ,out[2],ADDRC[1:0]}),
        .ADDRC({ADDRC[4],\rgb_out[2]_i_26_0 ,out[2],ADDRC[1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__5_n_0 ,\slv_reg0_reg[4]_rep__5_n_0 ,\slv_reg0_reg[3]_rep__5_n_0 ,\slv_reg0_reg[2]_rep__5_n_0 ,\slv_reg0_reg[1]_rep__5_n_0 ,\slv_reg0_reg[0]_rep__5_n_0 }),
        .DIA(slv_reg1[0]),
        .DIB(slv_reg1[1]),
        .DIC(slv_reg1[2]),
        .DID(1'b0),
        .DOA(texture_data_reg_1088_1151_0_2_n_0),
        .DOB(texture_data_reg_1088_1151_0_2_n_1),
        .DOC(texture_data_reg_1088_1151_0_2_n_2),
        .DOD(NLW_texture_data_reg_1088_1151_0_2_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_1088_1151_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000002000)) 
    texture_data_reg_1088_1151_0_2_i_1
       (.I0(\slv_reg0_reg_n_0_[6] ),
        .I1(\slv_reg0_reg_n_0_[12] ),
        .I2(\slv_reg0_reg_n_0_[10] ),
        .I3(texture_data_reg_1088_1151_0_2_i_2_n_0),
        .I4(\slv_reg0_reg_n_0_[11] ),
        .I5(\slv_reg0_reg_n_0_[9] ),
        .O(texture_data_reg_1088_1151_0_2_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT2 #(
    .INIT(4'h1)) 
    texture_data_reg_1088_1151_0_2_i_2
       (.I0(\slv_reg0_reg_n_0_[8] ),
        .I1(\slv_reg0_reg_n_0_[7] ),
        .O(texture_data_reg_1088_1151_0_2_i_2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "1088" *) 
  (* ram_addr_end = "1151" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h1FFFFFF01FFFFFF0),
    .INIT_B(64'hFFFFFFFF97FFFFE4),
    .INIT_C(64'h1FFFFFEC08000008),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_1088_1151_3_5
       (.ADDRA({\rgb_out[5]_i_27_0 [4:2],out[2],\rgb_out[5]_i_27_0 [1:0]}),
        .ADDRB({\rgb_out[5]_i_27_0 [4:2],out[2],\rgb_out[5]_i_27_0 [1:0]}),
        .ADDRC({\rgb_out[5]_i_27_0 [4:2],out[2],\rgb_out[5]_i_27_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__3_n_0 ,\slv_reg0_reg[4]_rep__3_n_0 ,\slv_reg0_reg[3]_rep__3_n_0 ,\slv_reg0_reg[2]_rep__3_n_0 ,\slv_reg0_reg[1]_rep__3_n_0 ,\slv_reg0_reg[0]_rep__3_n_0 }),
        .DIA(slv_reg1[3]),
        .DIB(slv_reg1[4]),
        .DIC(slv_reg1[5]),
        .DID(1'b0),
        .DOA(texture_data_reg_1088_1151_3_5_n_0),
        .DOB(texture_data_reg_1088_1151_3_5_n_1),
        .DOC(texture_data_reg_1088_1151_3_5_n_2),
        .DOD(NLW_texture_data_reg_1088_1151_3_5_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_1088_1151_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "1088" *) 
  (* ram_addr_end = "1151" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'h6000000F6000000F),
    .INIT_B(64'h1FFFFFF01FFFFFF0),
    .INIT_C(64'hEFFFFFDF9FFFFFE4),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_1088_1151_6_8
       (.ADDRA({\rgb_out[8]_i_27_0 [4:2],out[2],\rgb_out[8]_i_27_0 [1:0]}),
        .ADDRB({\rgb_out[8]_i_27_0 [4:2],out[2],\rgb_out[8]_i_27_0 [1:0]}),
        .ADDRC({\rgb_out[8]_i_27_0 [4:2],out[2],\rgb_out[8]_i_27_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__1_n_0 ,\slv_reg0_reg[4]_rep__1_n_0 ,\slv_reg0_reg[3]_rep__1_n_0 ,\slv_reg0_reg[2]_rep__1_n_0 ,\slv_reg0_reg[1]_rep__1_n_0 ,\slv_reg0_reg[0]_rep__1_n_0 }),
        .DIA(slv_reg1[6]),
        .DIB(slv_reg1[7]),
        .DIC(slv_reg1[8]),
        .DID(1'b0),
        .DOA(texture_data_reg_1088_1151_6_8_n_0),
        .DOB(texture_data_reg_1088_1151_6_8_n_1),
        .DOC(texture_data_reg_1088_1151_6_8_n_2),
        .DOD(NLW_texture_data_reg_1088_1151_6_8_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_1088_1151_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "1088" *) 
  (* ram_addr_end = "1151" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'h1FFFFFEC00000008),
    .INIT_B(64'h6000000F6000000F),
    .INIT_C(64'h1FFFFFF01FFFFFF0),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_1088_1151_9_11
       (.ADDRA({\rgb_out[11]_i_44_0 [3],\rgb_out[11]_i_32_0 [3:2],out[2],\rgb_out[11]_i_44_0 [0],\rgb_out[11]_i_32_0 [0]}),
        .ADDRB({\rgb_out[11]_i_44_0 [3],\rgb_out[11]_i_32_0 [3:2],out[2],\rgb_out[11]_i_44_0 [0],\rgb_out[11]_i_32_0 [0]}),
        .ADDRC({\rgb_out[11]_i_44_0 [3],\rgb_out[11]_i_32_0 [3:2],out[2],\rgb_out[11]_i_44_0 [0],\rgb_out[11]_i_32_0 [0]}),
        .ADDRD({\slv_reg0_reg[5]_rep_n_0 ,\slv_reg0_reg[4]_rep_n_0 ,\slv_reg0_reg[3]_rep_n_0 ,\slv_reg0_reg[2]_rep_n_0 ,\slv_reg0_reg[1]_rep_n_0 ,\slv_reg0_reg[0]_rep_n_0 }),
        .DIA(slv_reg1[9]),
        .DIB(slv_reg1[10]),
        .DIC(slv_reg1[11]),
        .DID(1'b0),
        .DOA(texture_data_reg_1088_1151_9_11_n_0),
        .DOB(texture_data_reg_1088_1151_9_11_n_1),
        .DOC(texture_data_reg_1088_1151_9_11_n_2),
        .DOD(NLW_texture_data_reg_1088_1151_9_11_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_1088_1151_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "1152" *) 
  (* ram_addr_end = "1215" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h600000080000000C),
    .INIT_B(64'hFFFFFFFFFFFFFFF3),
    .INIT_C(64'h0000000300000003),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_1152_1215_0_2
       (.ADDRA({ADDRC[4],\rgb_out[2]_i_26_0 ,out[2],ADDRC[1:0]}),
        .ADDRB({ADDRC[4],\rgb_out[2]_i_26_0 ,out[2],ADDRC[1:0]}),
        .ADDRC({ADDRC[4],\rgb_out[2]_i_26_0 ,out[2],ADDRC[1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__5_n_0 ,\slv_reg0_reg[4]_rep__5_n_0 ,\slv_reg0_reg[3]_rep__5_n_0 ,\slv_reg0_reg[2]_rep__5_n_0 ,\slv_reg0_reg[1]_rep__5_n_0 ,\slv_reg0_reg[0]_rep__5_n_0 }),
        .DIA(slv_reg1[0]),
        .DIB(slv_reg1[1]),
        .DIC(slv_reg1[2]),
        .DID(1'b0),
        .DOA(texture_data_reg_1152_1215_0_2_n_0),
        .DOB(texture_data_reg_1152_1215_0_2_n_1),
        .DOC(texture_data_reg_1152_1215_0_2_n_2),
        .DOD(NLW_texture_data_reg_1152_1215_0_2_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_1152_1215_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000002000)) 
    texture_data_reg_1152_1215_0_2_i_1
       (.I0(\slv_reg0_reg_n_0_[7] ),
        .I1(\slv_reg0_reg_n_0_[12] ),
        .I2(\slv_reg0_reg_n_0_[10] ),
        .I3(texture_data_reg_1152_1215_0_2_i_2_n_0),
        .I4(\slv_reg0_reg_n_0_[11] ),
        .I5(\slv_reg0_reg_n_0_[9] ),
        .O(texture_data_reg_1152_1215_0_2_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT2 #(
    .INIT(4'h1)) 
    texture_data_reg_1152_1215_0_2_i_2
       (.I0(\slv_reg0_reg_n_0_[8] ),
        .I1(\slv_reg0_reg_n_0_[6] ),
        .O(texture_data_reg_1152_1215_0_2_i_2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "1152" *) 
  (* ram_addr_end = "1215" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h7FFFFFFC7FFFFFFC),
    .INIT_B(64'h6000000CA000000C),
    .INIT_C(64'hFFFFFFFB5FFFFFF3),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_1152_1215_3_5
       (.ADDRA({\rgb_out[5]_i_27_0 [4:2],out[2],\rgb_out[5]_i_27_0 [1:0]}),
        .ADDRB({\rgb_out[5]_i_27_0 [4:2],out[2],\rgb_out[5]_i_27_0 [1:0]}),
        .ADDRC({\rgb_out[5]_i_27_0 [4:2],out[2],\rgb_out[5]_i_27_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__3_n_0 ,\slv_reg0_reg[4]_rep__3_n_0 ,\slv_reg0_reg[3]_rep__3_n_0 ,\slv_reg0_reg[2]_rep__3_n_0 ,\slv_reg0_reg[1]_rep__3_n_0 ,\slv_reg0_reg[0]_rep__3_n_0 }),
        .DIA(slv_reg1[3]),
        .DIB(slv_reg1[4]),
        .DIC(slv_reg1[5]),
        .DID(1'b0),
        .DOA(texture_data_reg_1152_1215_3_5_n_0),
        .DOB(texture_data_reg_1152_1215_3_5_n_1),
        .DOC(texture_data_reg_1152_1215_3_5_n_2),
        .DOD(NLW_texture_data_reg_1152_1215_3_5_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_1152_1215_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "1152" *) 
  (* ram_addr_end = "1215" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'h0000000300000003),
    .INIT_B(64'h7FFFFFFC7FFFFFFC),
    .INIT_C(64'h6000000CE000000C),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_1152_1215_6_8
       (.ADDRA({\rgb_out[8]_i_27_0 [4:2],out[2],\rgb_out[8]_i_27_0 [1:0]}),
        .ADDRB({\rgb_out[8]_i_27_0 [4:2],out[2],\rgb_out[8]_i_27_0 [1:0]}),
        .ADDRC({\rgb_out[8]_i_27_0 [4:2],out[2],\rgb_out[8]_i_27_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__1_n_0 ,\slv_reg0_reg[4]_rep__1_n_0 ,\slv_reg0_reg[3]_rep__1_n_0 ,\slv_reg0_reg[2]_rep__1_n_0 ,\slv_reg0_reg[1]_rep__1_n_0 ,\slv_reg0_reg[0]_rep__1_n_0 }),
        .DIA(slv_reg1[6]),
        .DIB(slv_reg1[7]),
        .DIC(slv_reg1[8]),
        .DID(1'b0),
        .DOA(texture_data_reg_1152_1215_6_8_n_0),
        .DOB(texture_data_reg_1152_1215_6_8_n_1),
        .DOC(texture_data_reg_1152_1215_6_8_n_2),
        .DOD(NLW_texture_data_reg_1152_1215_6_8_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_1152_1215_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "1152" *) 
  (* ram_addr_end = "1215" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'hFFFFFFFB1FFFFFF3),
    .INIT_B(64'h0000000300000003),
    .INIT_C(64'h7FFFFFFC7FFFFFFC),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_1152_1215_9_11
       (.ADDRA({\rgb_out[11]_i_44_0 [3],\rgb_out[11]_i_32_0 [3:2],out[2],\rgb_out[11]_i_44_0 [0],\rgb_out[11]_i_32_0 [0]}),
        .ADDRB({\rgb_out[11]_i_44_0 [3],\rgb_out[11]_i_32_0 [3:2],out[2],\rgb_out[11]_i_44_0 [0],\rgb_out[11]_i_32_0 [0]}),
        .ADDRC({\rgb_out[11]_i_44_0 [3],\rgb_out[11]_i_32_0 [3:2],out[2],\rgb_out[11]_i_44_0 [0],\rgb_out[11]_i_32_0 [0]}),
        .ADDRD({\slv_reg0_reg[5]_rep_n_0 ,\slv_reg0_reg[4]_rep_n_0 ,\slv_reg0_reg[3]_rep_n_0 ,\slv_reg0_reg[2]_rep_n_0 ,\slv_reg0_reg[1]_rep_n_0 ,\slv_reg0_reg[0]_rep_n_0 }),
        .DIA(slv_reg1[9]),
        .DIB(slv_reg1[10]),
        .DIC(slv_reg1[11]),
        .DID(1'b0),
        .DOA(texture_data_reg_1152_1215_9_11_n_0),
        .DOB(texture_data_reg_1152_1215_9_11_n_1),
        .DOC(texture_data_reg_1152_1215_9_11_n_2),
        .DOD(NLW_texture_data_reg_1152_1215_9_11_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_1152_1215_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "1216" *) 
  (* ram_addr_end = "1279" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000400000004),
    .INIT_B(64'hFFFFFFFBFFFFFFFB),
    .INIT_C(64'h0000000300000003),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_1216_1279_0_2
       (.ADDRA({ADDRC[4],\rgb_out[2]_i_26_0 ,out[2],ADDRC[1:0]}),
        .ADDRB({ADDRC[4],\rgb_out[2]_i_26_0 ,out[2],ADDRC[1:0]}),
        .ADDRC({ADDRC[4],\rgb_out[2]_i_26_0 ,out[2],ADDRC[1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__5_n_0 ,\slv_reg0_reg[4]_rep__5_n_0 ,\slv_reg0_reg[3]_rep__5_n_0 ,\slv_reg0_reg[2]_rep__5_n_0 ,\slv_reg0_reg[1]_rep__5_n_0 ,\slv_reg0_reg[0]_rep__5_n_0 }),
        .DIA(slv_reg1[0]),
        .DIB(slv_reg1[1]),
        .DIC(slv_reg1[2]),
        .DID(1'b0),
        .DOA(texture_data_reg_1216_1279_0_2_n_0),
        .DOB(texture_data_reg_1216_1279_0_2_n_1),
        .DOC(texture_data_reg_1216_1279_0_2_n_2),
        .DOD(NLW_texture_data_reg_1216_1279_0_2_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_1216_1279_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    texture_data_reg_1216_1279_0_2_i_1
       (.I0(\slv_reg0_reg_n_0_[7] ),
        .I1(\slv_reg0_reg_n_0_[6] ),
        .I2(\slv_reg0_reg_n_0_[10] ),
        .I3(texture_data_reg_64_127_0_2_i_2_n_0),
        .I4(\slv_reg0_reg_n_0_[9] ),
        .I5(\slv_reg0_reg_n_0_[8] ),
        .O(texture_data_reg_1216_1279_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "1216" *) 
  (* ram_addr_end = "1279" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h7FFFFFFC7FFFFFFC),
    .INIT_B(64'h0000000400000004),
    .INIT_C(64'hFFFFFFFBFFFFFFFB),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_1216_1279_3_5
       (.ADDRA({\rgb_out[5]_i_27_0 [4:2],out[2],\rgb_out[5]_i_27_0 [1:0]}),
        .ADDRB({\rgb_out[5]_i_27_0 [4:2],out[2],\rgb_out[5]_i_27_0 [1:0]}),
        .ADDRC({\rgb_out[5]_i_27_0 [4:2],out[2],\rgb_out[5]_i_27_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__3_n_0 ,\slv_reg0_reg[4]_rep__3_n_0 ,\slv_reg0_reg[3]_rep__3_n_0 ,\slv_reg0_reg[2]_rep__3_n_0 ,\slv_reg0_reg[1]_rep__3_n_0 ,\slv_reg0_reg[0]_rep__3_n_0 }),
        .DIA(slv_reg1[3]),
        .DIB(slv_reg1[4]),
        .DIC(slv_reg1[5]),
        .DID(1'b0),
        .DOA(texture_data_reg_1216_1279_3_5_n_0),
        .DOB(texture_data_reg_1216_1279_3_5_n_1),
        .DOC(texture_data_reg_1216_1279_3_5_n_2),
        .DOD(NLW_texture_data_reg_1216_1279_3_5_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_1216_1279_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "1216" *) 
  (* ram_addr_end = "1279" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'h0000000300000003),
    .INIT_B(64'h7FFFFFFC7FFFFFFC),
    .INIT_C(64'h0000000400000004),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_1216_1279_6_8
       (.ADDRA({\rgb_out[8]_i_27_0 [4:2],out[2],\rgb_out[8]_i_27_0 [1:0]}),
        .ADDRB({\rgb_out[8]_i_27_0 [4:2],out[2],\rgb_out[8]_i_27_0 [1:0]}),
        .ADDRC({\rgb_out[8]_i_27_0 [4:2],out[2],\rgb_out[8]_i_27_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__1_n_0 ,\slv_reg0_reg[4]_rep__1_n_0 ,\slv_reg0_reg[3]_rep__1_n_0 ,\slv_reg0_reg[2]_rep__1_n_0 ,\slv_reg0_reg[1]_rep__1_n_0 ,\slv_reg0_reg[0]_rep__1_n_0 }),
        .DIA(slv_reg1[6]),
        .DIB(slv_reg1[7]),
        .DIC(slv_reg1[8]),
        .DID(1'b0),
        .DOA(texture_data_reg_1216_1279_6_8_n_0),
        .DOB(texture_data_reg_1216_1279_6_8_n_1),
        .DOC(texture_data_reg_1216_1279_6_8_n_2),
        .DOD(NLW_texture_data_reg_1216_1279_6_8_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_1216_1279_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "1216" *) 
  (* ram_addr_end = "1279" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'hFFFFFFFBFFFFFFFB),
    .INIT_B(64'h0000000300000003),
    .INIT_C(64'h7FFFFFFC7FFFFFFC),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_1216_1279_9_11
       (.ADDRA({\rgb_out[11]_i_44_0 [3],\rgb_out[11]_i_32_0 [3:2],out[2],\rgb_out[11]_i_44_0 [0],\rgb_out[11]_i_32_0 [0]}),
        .ADDRB({\rgb_out[11]_i_44_0 [3],\rgb_out[11]_i_32_0 [3:2],out[2],\rgb_out[11]_i_44_0 [0],\rgb_out[11]_i_32_0 [0]}),
        .ADDRC({\rgb_out[11]_i_44_0 [3],\rgb_out[11]_i_32_0 [3:2],out[2],\rgb_out[11]_i_44_0 [0],\rgb_out[11]_i_32_0 [0]}),
        .ADDRD({\slv_reg0_reg[5]_rep_n_0 ,\slv_reg0_reg[4]_rep_n_0 ,\slv_reg0_reg[3]_rep_n_0 ,\slv_reg0_reg[2]_rep_n_0 ,\slv_reg0_reg[1]_rep_n_0 ,\slv_reg0_reg[0]_rep_n_0 }),
        .DIA(slv_reg1[9]),
        .DIB(slv_reg1[10]),
        .DIC(slv_reg1[11]),
        .DID(1'b0),
        .DOA(texture_data_reg_1216_1279_9_11_n_0),
        .DOB(texture_data_reg_1216_1279_9_11_n_1),
        .DOC(texture_data_reg_1216_1279_9_11_n_2),
        .DOD(NLW_texture_data_reg_1216_1279_9_11_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_1216_1279_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "1280" *) 
  (* ram_addr_end = "1343" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000300000003),
    .INIT_B(64'hFFFFFFFFFFFFFFFC),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_1280_1343_0_2
       (.ADDRA({ADDRC[4],\rgb_out[2]_i_26_0 ,out[2],ADDRC[1:0]}),
        .ADDRB({ADDRC[4],\rgb_out[2]_i_26_0 ,out[2],ADDRC[1:0]}),
        .ADDRC({ADDRC[4],\rgb_out[2]_i_26_0 ,out[2],ADDRC[1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__5_n_0 ,\slv_reg0_reg[4]_rep__5_n_0 ,\slv_reg0_reg[3]_rep__5_n_0 ,\slv_reg0_reg[2]_rep__5_n_0 ,\slv_reg0_reg[1]_rep__5_n_0 ,\slv_reg0_reg[0]_rep__5_n_0 }),
        .DIA(slv_reg1[0]),
        .DIB(slv_reg1[1]),
        .DIC(slv_reg1[2]),
        .DID(1'b0),
        .DOA(texture_data_reg_1280_1343_0_2_n_0),
        .DOB(texture_data_reg_1280_1343_0_2_n_1),
        .DOC(texture_data_reg_1280_1343_0_2_n_2),
        .DOD(NLW_texture_data_reg_1280_1343_0_2_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_1280_1343_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    texture_data_reg_1280_1343_0_2_i_1
       (.I0(\slv_reg0_reg_n_0_[8] ),
        .I1(\slv_reg0_reg_n_0_[12] ),
        .I2(\slv_reg0_reg_n_0_[10] ),
        .I3(\slv_reg0_reg_n_0_[11] ),
        .I4(\slv_reg0_reg_n_0_[9] ),
        .I5(texture_data_reg_0_63_0_2_i_3_n_0),
        .O(texture_data_reg_1280_1343_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "1280" *) 
  (* ram_addr_end = "1343" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h7FFFFFFF7FFFFFFF),
    .INIT_B(64'h0000000300000003),
    .INIT_C(64'hFFFFFFFFFFFFFFFC),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_1280_1343_3_5
       (.ADDRA({\rgb_out[5]_i_27_0 [4:2],out[2],\rgb_out[5]_i_27_0 [1:0]}),
        .ADDRB({\rgb_out[5]_i_27_0 [4:2],out[2],\rgb_out[5]_i_27_0 [1:0]}),
        .ADDRC({\rgb_out[5]_i_27_0 [4:2],out[2],\rgb_out[5]_i_27_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__3_n_0 ,\slv_reg0_reg[4]_rep__3_n_0 ,\slv_reg0_reg[3]_rep__3_n_0 ,\slv_reg0_reg[2]_rep__3_n_0 ,\slv_reg0_reg[1]_rep__3_n_0 ,\slv_reg0_reg[0]_rep__3_n_0 }),
        .DIA(slv_reg1[3]),
        .DIB(slv_reg1[4]),
        .DIC(slv_reg1[5]),
        .DID(1'b0),
        .DOA(texture_data_reg_1280_1343_3_5_n_0),
        .DOB(texture_data_reg_1280_1343_3_5_n_1),
        .DOC(texture_data_reg_1280_1343_3_5_n_2),
        .DOD(NLW_texture_data_reg_1280_1343_3_5_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_1280_1343_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "1280" *) 
  (* ram_addr_end = "1343" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h7FFFFFFF7FFFFFFF),
    .INIT_C(64'h0000000300000003),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_1280_1343_6_8
       (.ADDRA({\rgb_out[8]_i_27_0 [4:2],out[2],\rgb_out[8]_i_27_0 [1],\rgb_out[2]_i_27_1 }),
        .ADDRB({\rgb_out[8]_i_27_0 [4:2],out[2],\rgb_out[8]_i_27_0 [1],\rgb_out[2]_i_27_1 }),
        .ADDRC({\rgb_out[8]_i_27_0 [4:2],out[2],\rgb_out[8]_i_27_0 [1],\rgb_out[2]_i_27_1 }),
        .ADDRD({\slv_reg0_reg[5]_rep__1_n_0 ,\slv_reg0_reg[4]_rep__1_n_0 ,\slv_reg0_reg[3]_rep__1_n_0 ,\slv_reg0_reg[2]_rep__1_n_0 ,\slv_reg0_reg[1]_rep__1_n_0 ,\slv_reg0_reg[0]_rep__1_n_0 }),
        .DIA(slv_reg1[6]),
        .DIB(slv_reg1[7]),
        .DIC(slv_reg1[8]),
        .DID(1'b0),
        .DOA(texture_data_reg_1280_1343_6_8_n_0),
        .DOB(texture_data_reg_1280_1343_6_8_n_1),
        .DOC(texture_data_reg_1280_1343_6_8_n_2),
        .DOD(NLW_texture_data_reg_1280_1343_6_8_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_1280_1343_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "1280" *) 
  (* ram_addr_end = "1343" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'hFFFFFFFFFFFFFFFC),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h7FFFFFFF7FFFFFFF),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_1280_1343_9_11
       (.ADDRA({\rgb_out[11]_i_44_0 [3],\rgb_out[11]_i_32_0 [3:2],out[2],\rgb_out[11]_i_44_0 [0],\rgb_out[11]_i_32_0 [0]}),
        .ADDRB({\rgb_out[11]_i_44_0 [3],\rgb_out[11]_i_32_0 [3:2],out[2],\rgb_out[11]_i_44_0 [0],\rgb_out[11]_i_32_0 [0]}),
        .ADDRC({\rgb_out[11]_i_44_0 [3],\rgb_out[11]_i_32_0 [3:2],out[2],\rgb_out[11]_i_44_0 [0],\rgb_out[11]_i_32_0 [0]}),
        .ADDRD({\slv_reg0_reg[5]_rep_n_0 ,\slv_reg0_reg[4]_rep_n_0 ,\slv_reg0_reg[3]_rep_n_0 ,\slv_reg0_reg[2]_rep_n_0 ,\slv_reg0_reg[1]_rep_n_0 ,\slv_reg0_reg[0]_rep_n_0 }),
        .DIA(slv_reg1[9]),
        .DIB(slv_reg1[10]),
        .DIC(slv_reg1[11]),
        .DID(1'b0),
        .DOA(texture_data_reg_1280_1343_9_11_n_0),
        .DOB(texture_data_reg_1280_1343_9_11_n_1),
        .DOC(texture_data_reg_1280_1343_9_11_n_2),
        .DOD(NLW_texture_data_reg_1280_1343_9_11_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_1280_1343_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h600000080000000C),
    .INIT_B(64'hFFFFFFFFFFFFFFF3),
    .INIT_C(64'h0000000300000003),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_128_191_0_2
       (.ADDRA({ADDRC[4:2],out[2],\rgb_out[2]_i_27_0 ,\rgb_out[2]_i_27_1 }),
        .ADDRB({ADDRC[4:2],out[2],\rgb_out[2]_i_27_0 ,ADDRC[0]}),
        .ADDRC({ADDRC[4:2],out[2],\rgb_out[2]_i_27_0 ,ADDRC[0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__5_n_0 ,\slv_reg0_reg[4]_rep__5_n_0 ,\slv_reg0_reg[3]_rep__5_n_0 ,\slv_reg0_reg[2]_rep__5_n_0 ,\slv_reg0_reg[1]_rep__5_n_0 ,\slv_reg0_reg[0]_rep__5_n_0 }),
        .DIA(slv_reg1[0]),
        .DIB(slv_reg1[1]),
        .DIC(slv_reg1[2]),
        .DID(1'b0),
        .DOA(texture_data_reg_128_191_0_2_n_0),
        .DOB(texture_data_reg_128_191_0_2_n_1),
        .DOC(texture_data_reg_128_191_0_2_n_2),
        .DOD(NLW_texture_data_reg_128_191_0_2_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_128_191_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    texture_data_reg_128_191_0_2_i_1
       (.I0(texture_data_reg_64_127_0_2_i_2_n_0),
        .I1(\slv_reg0_reg_n_0_[7] ),
        .I2(\slv_reg0_reg_n_0_[8] ),
        .I3(\slv_reg0_reg_n_0_[6] ),
        .I4(\slv_reg0_reg_n_0_[10] ),
        .I5(\slv_reg0_reg_n_0_[9] ),
        .O(texture_data_reg_128_191_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h7FFFFFFC7FFFFFFC),
    .INIT_B(64'h6000000CA000000C),
    .INIT_C(64'hFFFFFFFB5FFFFFF3),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_128_191_3_5
       (.ADDRA({\rgb_out[5]_i_27_0 [4:2],out[2],\rgb_out[5]_i_27_0 [1:0]}),
        .ADDRB({\rgb_out[5]_i_27_0 [4:2],out[2],\rgb_out[5]_i_27_0 [1:0]}),
        .ADDRC({\rgb_out[5]_i_27_0 [4:2],out[2],\rgb_out[5]_i_27_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__3_n_0 ,\slv_reg0_reg[4]_rep__3_n_0 ,\slv_reg0_reg[3]_rep__3_n_0 ,\slv_reg0_reg[2]_rep__3_n_0 ,\slv_reg0_reg[1]_rep__3_n_0 ,\slv_reg0_reg[0]_rep__3_n_0 }),
        .DIA(slv_reg1[3]),
        .DIB(slv_reg1[4]),
        .DIC(slv_reg1[5]),
        .DID(1'b0),
        .DOA(texture_data_reg_128_191_3_5_n_0),
        .DOB(texture_data_reg_128_191_3_5_n_1),
        .DOC(texture_data_reg_128_191_3_5_n_2),
        .DOD(NLW_texture_data_reg_128_191_3_5_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_128_191_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'h0000000300000003),
    .INIT_B(64'h7FFFFFFC7FFFFFFC),
    .INIT_C(64'h6000000CE000000C),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_128_191_6_8
       (.ADDRA({\rgb_out[8]_i_27_0 [4:2],out[2],\rgb_out[8]_i_27_0 [1:0]}),
        .ADDRB({\rgb_out[8]_i_27_0 [4:2],out[2],\rgb_out[8]_i_27_0 [1:0]}),
        .ADDRC({\rgb_out[8]_i_27_0 [4:2],out[2],\rgb_out[8]_i_27_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__1_n_0 ,\slv_reg0_reg[4]_rep__1_n_0 ,\slv_reg0_reg[3]_rep__1_n_0 ,\slv_reg0_reg[2]_rep__1_n_0 ,\slv_reg0_reg[1]_rep__1_n_0 ,\slv_reg0_reg[0]_rep__1_n_0 }),
        .DIA(slv_reg1[6]),
        .DIB(slv_reg1[7]),
        .DIC(slv_reg1[8]),
        .DID(1'b0),
        .DOA(texture_data_reg_128_191_6_8_n_0),
        .DOB(texture_data_reg_128_191_6_8_n_1),
        .DOC(texture_data_reg_128_191_6_8_n_2),
        .DOD(NLW_texture_data_reg_128_191_6_8_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_128_191_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'hFFFFFFFB1FFFFFF3),
    .INIT_B(64'h0000000300000003),
    .INIT_C(64'h7FFFFFFC7FFFFFFC),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_128_191_9_11
       (.ADDRA({\rgb_out[11]_i_44_0 [3],\rgb_out[11]_i_32_0 [3],\rgb_out[11]_i_44_0 [1],out[2],\rgb_out[11]_i_44_0 [0],\rgb_out[11]_i_32_0 [0]}),
        .ADDRB({\rgb_out[11]_i_44_0 [3:1],out[2],\rgb_out[11]_i_44_0 [0],\rgb_out[11]_i_32_0 [0]}),
        .ADDRC({\rgb_out[11]_i_44_0 [3:1],out[2],\rgb_out[11]_i_44_0 [0],\rgb_out[11]_i_32_0 [0]}),
        .ADDRD({\slv_reg0_reg[5]_rep_n_0 ,\slv_reg0_reg[4]_rep_n_0 ,\slv_reg0_reg[3]_rep_n_0 ,\slv_reg0_reg[2]_rep_n_0 ,\slv_reg0_reg[1]_rep_n_0 ,\slv_reg0_reg[0]_rep_n_0 }),
        .DIA(slv_reg1[9]),
        .DIB(slv_reg1[10]),
        .DIC(slv_reg1[11]),
        .DID(1'b0),
        .DOA(texture_data_reg_128_191_9_11_n_0),
        .DOB(texture_data_reg_128_191_9_11_n_1),
        .DOC(texture_data_reg_128_191_9_11_n_2),
        .DOD(NLW_texture_data_reg_128_191_9_11_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_128_191_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "1344" *) 
  (* ram_addr_end = "1407" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000060000000),
    .INIT_B(64'hFFFFFFFFFFFFFFFF),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_1344_1407_0_2
       (.ADDRA({ADDRC[4],\rgb_out[2]_i_26_0 ,out[2],ADDRC[1:0]}),
        .ADDRB({ADDRC[4],\rgb_out[2]_i_26_0 ,out[2],ADDRC[1:0]}),
        .ADDRC({ADDRC[4],\rgb_out[2]_i_26_0 ,out[2],ADDRC[1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__5_n_0 ,\slv_reg0_reg[4]_rep__5_n_0 ,\slv_reg0_reg[3]_rep__5_n_0 ,\slv_reg0_reg[2]_rep__5_n_0 ,\slv_reg0_reg[1]_rep__5_n_0 ,\slv_reg0_reg[0]_rep__5_n_0 }),
        .DIA(slv_reg1[0]),
        .DIB(slv_reg1[1]),
        .DIC(slv_reg1[2]),
        .DID(1'b0),
        .DOA(texture_data_reg_1344_1407_0_2_n_0),
        .DOB(texture_data_reg_1344_1407_0_2_n_1),
        .DOC(texture_data_reg_1344_1407_0_2_n_2),
        .DOD(NLW_texture_data_reg_1344_1407_0_2_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_1344_1407_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    texture_data_reg_1344_1407_0_2_i_1
       (.I0(\slv_reg0_reg_n_0_[8] ),
        .I1(\slv_reg0_reg_n_0_[6] ),
        .I2(\slv_reg0_reg_n_0_[10] ),
        .I3(\slv_reg0_reg_n_0_[9] ),
        .I4(\slv_reg0_reg_n_0_[7] ),
        .I5(texture_data_reg_64_127_0_2_i_2_n_0),
        .O(texture_data_reg_1344_1407_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "1344" *) 
  (* ram_addr_end = "1407" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h7FFFFFFF7FFFFFFF),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'hFFFFFFFFFFFFFFFF),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_1344_1407_3_5
       (.ADDRA({\rgb_out[5]_i_27_0 [4:2],out[2],\rgb_out[5]_i_27_0 [1:0]}),
        .ADDRB({\rgb_out[5]_i_27_0 [4:2],out[2],\rgb_out[5]_i_27_0 [1:0]}),
        .ADDRC({\rgb_out[5]_i_27_0 [4:2],out[2],\rgb_out[5]_i_27_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__3_n_0 ,\slv_reg0_reg[4]_rep__3_n_0 ,\slv_reg0_reg[3]_rep__3_n_0 ,\slv_reg0_reg[2]_rep__3_n_0 ,\slv_reg0_reg[1]_rep__3_n_0 ,\slv_reg0_reg[0]_rep__3_n_0 }),
        .DIA(slv_reg1[3]),
        .DIB(slv_reg1[4]),
        .DIC(slv_reg1[5]),
        .DID(1'b0),
        .DOA(texture_data_reg_1344_1407_3_5_n_0),
        .DOB(texture_data_reg_1344_1407_3_5_n_1),
        .DOC(texture_data_reg_1344_1407_3_5_n_2),
        .DOD(NLW_texture_data_reg_1344_1407_3_5_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_1344_1407_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "1344" *) 
  (* ram_addr_end = "1407" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h7FFFFFFF7FFFFFFF),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_1344_1407_6_8
       (.ADDRA({\rgb_out[8]_i_27_0 [4:2],out[2],\rgb_out[8]_i_27_0 [1:0]}),
        .ADDRB({\rgb_out[8]_i_27_0 [4:2],out[2],\rgb_out[8]_i_27_0 [1:0]}),
        .ADDRC({\rgb_out[8]_i_27_0 [4:2],out[2],\rgb_out[8]_i_27_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__1_n_0 ,\slv_reg0_reg[4]_rep__1_n_0 ,\slv_reg0_reg[3]_rep__1_n_0 ,\slv_reg0_reg[2]_rep__1_n_0 ,\slv_reg0_reg[1]_rep__1_n_0 ,\slv_reg0_reg[0]_rep__1_n_0 }),
        .DIA(slv_reg1[6]),
        .DIB(slv_reg1[7]),
        .DIC(slv_reg1[8]),
        .DID(1'b0),
        .DOA(texture_data_reg_1344_1407_6_8_n_0),
        .DOB(texture_data_reg_1344_1407_6_8_n_1),
        .DOC(texture_data_reg_1344_1407_6_8_n_2),
        .DOD(NLW_texture_data_reg_1344_1407_6_8_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_1344_1407_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "1344" *) 
  (* ram_addr_end = "1407" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'hFFFFFFFFFFFFFFFF),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h7FFFFFFF7FFFFFFF),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_1344_1407_9_11
       (.ADDRA({\rgb_out[11]_i_44_0 [3],\rgb_out[11]_i_32_0 [3:2],out[2],\rgb_out[11]_i_44_0 [0],\rgb_out[11]_i_32_0 [0]}),
        .ADDRB({\rgb_out[11]_i_44_0 [3],\rgb_out[11]_i_32_0 [3:2],out[2],\rgb_out[11]_i_44_0 [0],\rgb_out[11]_i_32_0 [0]}),
        .ADDRC({\rgb_out[11]_i_44_0 [3],\rgb_out[11]_i_32_0 [3:2],out[2],\rgb_out[11]_i_44_0 [0],\rgb_out[11]_i_32_0 [0]}),
        .ADDRD({\slv_reg0_reg[5]_rep_n_0 ,\slv_reg0_reg[4]_rep_n_0 ,\slv_reg0_reg[3]_rep_n_0 ,\slv_reg0_reg[2]_rep_n_0 ,\slv_reg0_reg[1]_rep_n_0 ,\slv_reg0_reg[0]_rep_n_0 }),
        .DIA(slv_reg1[9]),
        .DIB(slv_reg1[10]),
        .DIC(slv_reg1[11]),
        .DID(1'b0),
        .DOA(texture_data_reg_1344_1407_9_11_n_0),
        .DOB(texture_data_reg_1344_1407_9_11_n_1),
        .DOC(texture_data_reg_1344_1407_9_11_n_2),
        .DOD(NLW_texture_data_reg_1344_1407_9_11_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_1344_1407_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "1408" *) 
  (* ram_addr_end = "1471" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h80000004E8000005),
    .INIT_B(64'h7FFFFFFB7FFFFFFB),
    .INIT_C(64'h6000000360000003),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_1408_1471_0_2
       (.ADDRA({ADDRC[4],\rgb_out[2]_i_26_0 ,out[2],ADDRC[1:0]}),
        .ADDRB({ADDRC[4],\rgb_out[2]_i_26_0 ,out[2],ADDRC[1:0]}),
        .ADDRC({ADDRC[4],\rgb_out[2]_i_26_0 ,out[2],ADDRC[1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__5_n_0 ,\slv_reg0_reg[4]_rep__5_n_0 ,\slv_reg0_reg[3]_rep__5_n_0 ,\slv_reg0_reg[2]_rep__5_n_0 ,\slv_reg0_reg[1]_rep__5_n_0 ,\slv_reg0_reg[0]_rep__5_n_0 }),
        .DIA(slv_reg1[0]),
        .DIB(slv_reg1[1]),
        .DIC(slv_reg1[2]),
        .DID(1'b0),
        .DOA(texture_data_reg_1408_1471_0_2_n_0),
        .DOB(texture_data_reg_1408_1471_0_2_n_1),
        .DOC(texture_data_reg_1408_1471_0_2_n_2),
        .DOD(NLW_texture_data_reg_1408_1471_0_2_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_1408_1471_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    texture_data_reg_1408_1471_0_2_i_1
       (.I0(\slv_reg0_reg_n_0_[8] ),
        .I1(\slv_reg0_reg_n_0_[7] ),
        .I2(\slv_reg0_reg_n_0_[10] ),
        .I3(\slv_reg0_reg_n_0_[9] ),
        .I4(\slv_reg0_reg_n_0_[6] ),
        .I5(texture_data_reg_64_127_0_2_i_2_n_0),
        .O(texture_data_reg_1408_1471_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "1408" *) 
  (* ram_addr_end = "1471" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h1FFFFFFC1FFFFFFC),
    .INIT_B(64'h80000004E0000005),
    .INIT_C(64'h7FFFFFFB7FFFFFFB),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_1408_1471_3_5
       (.ADDRA({\rgb_out[5]_i_27_0 [4:2],out[2],\rgb_out[5]_i_27_0 [1:0]}),
        .ADDRB({\rgb_out[5]_i_27_0 [4:2],out[2],\rgb_out[5]_i_27_0 [1:0]}),
        .ADDRC({\rgb_out[5]_i_27_0 [4:2],out[2],\rgb_out[5]_i_27_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__3_n_0 ,\slv_reg0_reg[4]_rep__3_n_0 ,\slv_reg0_reg[3]_rep__3_n_0 ,\slv_reg0_reg[2]_rep__3_n_0 ,\slv_reg0_reg[1]_rep__3_n_0 ,\slv_reg0_reg[0]_rep__3_n_0 }),
        .DIA(slv_reg1[3]),
        .DIB(slv_reg1[4]),
        .DIC(slv_reg1[5]),
        .DID(1'b0),
        .DOA(texture_data_reg_1408_1471_3_5_n_0),
        .DOB(texture_data_reg_1408_1471_3_5_n_1),
        .DOC(texture_data_reg_1408_1471_3_5_n_2),
        .DOD(NLW_texture_data_reg_1408_1471_3_5_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_1408_1471_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "1408" *) 
  (* ram_addr_end = "1471" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'h6000000360000003),
    .INIT_B(64'h1FFFFFFC1FFFFFFC),
    .INIT_C(64'h80000004E0000005),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_1408_1471_6_8
       (.ADDRA({\rgb_out[8]_i_27_0 [4:2],out[2],\rgb_out[8]_i_27_0 [1:0]}),
        .ADDRB({\rgb_out[8]_i_27_0 [4:2],out[2],\rgb_out[8]_i_27_0 [1:0]}),
        .ADDRC({\rgb_out[8]_i_27_0 [4:2],out[2],\rgb_out[8]_i_27_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__1_n_0 ,\slv_reg0_reg[4]_rep__1_n_0 ,\slv_reg0_reg[3]_rep__1_n_0 ,\slv_reg0_reg[2]_rep__1_n_0 ,\slv_reg0_reg[1]_rep__1_n_0 ,\slv_reg0_reg[0]_rep__1_n_0 }),
        .DIA(slv_reg1[6]),
        .DIB(slv_reg1[7]),
        .DIC(slv_reg1[8]),
        .DID(1'b0),
        .DOA(texture_data_reg_1408_1471_6_8_n_0),
        .DOB(texture_data_reg_1408_1471_6_8_n_1),
        .DOC(texture_data_reg_1408_1471_6_8_n_2),
        .DOD(NLW_texture_data_reg_1408_1471_6_8_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_1408_1471_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "1408" *) 
  (* ram_addr_end = "1471" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'h7FFFFFFB7FFFFFFB),
    .INIT_B(64'h6000000360000003),
    .INIT_C(64'h1FFFFFFC1FFFFFFC),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_1408_1471_9_11
       (.ADDRA({\rgb_out[11]_i_44_0 [3],\rgb_out[11]_i_32_0 [3:2],out[2],\rgb_out[11]_i_44_0 [0],\rgb_out[11]_i_32_0 [0]}),
        .ADDRB({\rgb_out[11]_i_44_0 [3],\rgb_out[11]_i_32_0 [3:2],out[2],\rgb_out[11]_i_44_0 [0],\rgb_out[11]_i_32_0 [0]}),
        .ADDRC({\rgb_out[11]_i_44_0 [3],\rgb_out[11]_i_32_0 [3:2],out[2],\rgb_out[11]_i_44_0 [0],\rgb_out[11]_i_32_0 [0]}),
        .ADDRD({\slv_reg0_reg[5]_rep_n_0 ,\slv_reg0_reg[4]_rep_n_0 ,\slv_reg0_reg[3]_rep_n_0 ,\slv_reg0_reg[2]_rep_n_0 ,\slv_reg0_reg[1]_rep_n_0 ,\slv_reg0_reg[0]_rep_n_0 }),
        .DIA(slv_reg1[9]),
        .DIB(slv_reg1[10]),
        .DIC(slv_reg1[11]),
        .DID(1'b0),
        .DOA(texture_data_reg_1408_1471_9_11_n_0),
        .DOB(texture_data_reg_1408_1471_9_11_n_1),
        .DOC(texture_data_reg_1408_1471_9_11_n_2),
        .DOD(NLW_texture_data_reg_1408_1471_9_11_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_1408_1471_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "1472" *) 
  (* ram_addr_end = "1535" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h8200000092000011),
    .INIT_B(64'h7FFFFFEC7FFFFFEC),
    .INIT_C(64'h7800000F7800000F),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_1472_1535_0_2
       (.ADDRA({ADDRC[4],\rgb_out[2]_i_26_0 ,out[2],ADDRC[1:0]}),
        .ADDRB({ADDRC[4],\rgb_out[2]_i_26_0 ,out[2],ADDRC[1:0]}),
        .ADDRC({ADDRC[4],\rgb_out[2]_i_26_0 ,out[2],ADDRC[1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__5_n_0 ,\slv_reg0_reg[4]_rep__5_n_0 ,\slv_reg0_reg[3]_rep__5_n_0 ,\slv_reg0_reg[2]_rep__5_n_0 ,\slv_reg0_reg[1]_rep__5_n_0 ,\slv_reg0_reg[0]_rep__5_n_0 }),
        .DIA(slv_reg1[0]),
        .DIB(slv_reg1[1]),
        .DIC(slv_reg1[2]),
        .DID(1'b0),
        .DOA(texture_data_reg_1472_1535_0_2_n_0),
        .DOB(texture_data_reg_1472_1535_0_2_n_1),
        .DOC(texture_data_reg_1472_1535_0_2_n_2),
        .DOD(NLW_texture_data_reg_1472_1535_0_2_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_1472_1535_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    texture_data_reg_1472_1535_0_2_i_1
       (.I0(\slv_reg0_reg_n_0_[9] ),
        .I1(\slv_reg0_reg_n_0_[11] ),
        .I2(\slv_reg0_reg_n_0_[12] ),
        .I3(texture_data_reg_960_1023_0_2_i_2_n_0),
        .I4(\slv_reg0_reg_n_0_[10] ),
        .I5(\slv_reg0_reg_n_0_[8] ),
        .O(texture_data_reg_1472_1535_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "1472" *) 
  (* ram_addr_end = "1535" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h07FFFFF007FFFFF0),
    .INIT_B(64'h8200000090000011),
    .INIT_C(64'h7FFFFFEC7FFFFFEC),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_1472_1535_3_5
       (.ADDRA({\rgb_out[5]_i_27_0 [4:2],out[2],\rgb_out[5]_i_27_0 [1:0]}),
        .ADDRB({\rgb_out[5]_i_27_0 [4:2],out[2],\rgb_out[5]_i_27_0 [1:0]}),
        .ADDRC({\rgb_out[5]_i_27_0 [4:2],out[2],\rgb_out[5]_i_27_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__3_n_0 ,\slv_reg0_reg[4]_rep__3_n_0 ,\slv_reg0_reg[3]_rep__3_n_0 ,\slv_reg0_reg[2]_rep__3_n_0 ,\slv_reg0_reg[1]_rep__3_n_0 ,\slv_reg0_reg[0]_rep__3_n_0 }),
        .DIA(slv_reg1[3]),
        .DIB(slv_reg1[4]),
        .DIC(slv_reg1[5]),
        .DID(1'b0),
        .DOA(texture_data_reg_1472_1535_3_5_n_0),
        .DOB(texture_data_reg_1472_1535_3_5_n_1),
        .DOC(texture_data_reg_1472_1535_3_5_n_2),
        .DOD(NLW_texture_data_reg_1472_1535_3_5_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_1472_1535_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "1472" *) 
  (* ram_addr_end = "1535" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'h7800000F7800000F),
    .INIT_B(64'h07FFFFF007FFFFF0),
    .INIT_C(64'h8200000090000001),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_1472_1535_6_8
       (.ADDRA({\rgb_out[8]_i_27_0 [4:2],out[2],\rgb_out[8]_i_27_0 [1:0]}),
        .ADDRB({\rgb_out[8]_i_27_0 [4:2],out[2],\rgb_out[8]_i_27_0 [1:0]}),
        .ADDRC({\rgb_out[8]_i_27_0 [4:2],out[2],\rgb_out[8]_i_27_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__1_n_0 ,\slv_reg0_reg[4]_rep__1_n_0 ,\slv_reg0_reg[3]_rep__1_n_0 ,\slv_reg0_reg[2]_rep__1_n_0 ,\slv_reg0_reg[1]_rep__1_n_0 ,\slv_reg0_reg[0]_rep__1_n_0 }),
        .DIA(slv_reg1[6]),
        .DIB(slv_reg1[7]),
        .DIC(slv_reg1[8]),
        .DID(1'b0),
        .DOA(texture_data_reg_1472_1535_6_8_n_0),
        .DOB(texture_data_reg_1472_1535_6_8_n_1),
        .DOC(texture_data_reg_1472_1535_6_8_n_2),
        .DOD(NLW_texture_data_reg_1472_1535_6_8_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_1472_1535_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "1472" *) 
  (* ram_addr_end = "1535" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'h7FFFFFEC7FFFFFEC),
    .INIT_B(64'h7800000F7800000F),
    .INIT_C(64'h07FFFFF007FFFFF0),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_1472_1535_9_11
       (.ADDRA({\rgb_out[11]_i_44_0 [3],\rgb_out[11]_i_32_0 [3:2],out[2],\rgb_out[11]_i_44_0 [0],\rgb_out[11]_i_32_0 [0]}),
        .ADDRB({\rgb_out[11]_i_44_0 [3],\rgb_out[11]_i_32_0 [3:2],out[2],\rgb_out[11]_i_44_0 [0],\rgb_out[11]_i_32_0 [0]}),
        .ADDRC({\rgb_out[11]_i_44_0 [3],\rgb_out[11]_i_32_0 [3:2],out[2],\rgb_out[11]_i_44_0 [0],\rgb_out[11]_i_32_0 [0]}),
        .ADDRD({\slv_reg0_reg[5]_rep_n_0 ,\slv_reg0_reg[4]_rep_n_0 ,\slv_reg0_reg[3]_rep_n_0 ,\slv_reg0_reg[2]_rep_n_0 ,\slv_reg0_reg[1]_rep_n_0 ,\slv_reg0_reg[0]_rep_n_0 }),
        .DIA(slv_reg1[9]),
        .DIB(slv_reg1[10]),
        .DIC(slv_reg1[11]),
        .DID(1'b0),
        .DOA(texture_data_reg_1472_1535_9_11_n_0),
        .DOB(texture_data_reg_1472_1535_9_11_n_1),
        .DOC(texture_data_reg_1472_1535_9_11_n_2),
        .DOD(NLW_texture_data_reg_1472_1535_9_11_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_1472_1535_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "1536" *) 
  (* ram_addr_end = "1599" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h8800000083FFFFF0),
    .INIT_B(64'h780000007C000000),
    .INIT_C(64'h7FFFFFFF7FFFFFFF),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_1536_1599_0_2
       (.ADDRA({ADDRC[4],\rgb_out[2]_i_26_0 ,out[2],ADDRC[1:0]}),
        .ADDRB({ADDRC[4],\rgb_out[2]_i_26_0 ,out[2],ADDRC[1:0]}),
        .ADDRC({ADDRC[4],\rgb_out[2]_i_26_0 ,out[2],ADDRC[1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__5_n_0 ,\slv_reg0_reg[4]_rep__5_n_0 ,\slv_reg0_reg[3]_rep__5_n_0 ,\slv_reg0_reg[2]_rep__5_n_0 ,\slv_reg0_reg[1]_rep__5_n_0 ,\slv_reg0_reg[0]_rep__5_n_0 }),
        .DIA(slv_reg1[0]),
        .DIB(slv_reg1[1]),
        .DIC(slv_reg1[2]),
        .DID(1'b0),
        .DOA(texture_data_reg_1536_1599_0_2_n_0),
        .DOB(texture_data_reg_1536_1599_0_2_n_1),
        .DOC(texture_data_reg_1536_1599_0_2_n_2),
        .DOD(NLW_texture_data_reg_1536_1599_0_2_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_1536_1599_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    texture_data_reg_1536_1599_0_2_i_1
       (.I0(\slv_reg0_reg_n_0_[9] ),
        .I1(\slv_reg0_reg_n_0_[12] ),
        .I2(\slv_reg0_reg_n_0_[10] ),
        .I3(\slv_reg0_reg_n_0_[11] ),
        .I4(\slv_reg0_reg_n_0_[8] ),
        .I5(texture_data_reg_0_63_0_2_i_3_n_0),
        .O(texture_data_reg_1536_1599_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "1536" *) 
  (* ram_addr_end = "1599" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h8800000083FFFFF0),
    .INIT_C(64'h780000007C000000),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_1536_1599_3_5
       (.ADDRA({\rgb_out[5]_i_27_0 [4:2],out[2],\rgb_out[5]_i_27_0 [1:0]}),
        .ADDRB({\rgb_out[5]_i_27_0 [4:2],out[2],\rgb_out[5]_i_27_0 [1:0]}),
        .ADDRC({\rgb_out[5]_i_27_0 [4:2],out[2],\rgb_out[5]_i_27_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__3_n_0 ,\slv_reg0_reg[4]_rep__3_n_0 ,\slv_reg0_reg[3]_rep__3_n_0 ,\slv_reg0_reg[2]_rep__3_n_0 ,\slv_reg0_reg[1]_rep__3_n_0 ,\slv_reg0_reg[0]_rep__3_n_0 }),
        .DIA(slv_reg1[3]),
        .DIB(slv_reg1[4]),
        .DIC(slv_reg1[5]),
        .DID(1'b0),
        .DOA(texture_data_reg_1536_1599_3_5_n_0),
        .DOB(texture_data_reg_1536_1599_3_5_n_1),
        .DOC(texture_data_reg_1536_1599_3_5_n_2),
        .DOD(NLW_texture_data_reg_1536_1599_3_5_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_1536_1599_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "1536" *) 
  (* ram_addr_end = "1599" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'h7FFFFFFF7FFFFFFF),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h8800000083FFFFF0),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_1536_1599_6_8
       (.ADDRA({\rgb_out[8]_i_27_0 [4:2],out[2],\rgb_out[8]_i_27_0 [1],\rgb_out[2]_i_27_1 }),
        .ADDRB({\rgb_out[8]_i_27_0 [4:2],out[2],\rgb_out[8]_i_27_0 [1],\rgb_out[2]_i_27_1 }),
        .ADDRC({\rgb_out[8]_i_27_0 [4:2],out[2:1],\rgb_out[2]_i_27_1 }),
        .ADDRD({\slv_reg0_reg[5]_rep__1_n_0 ,\slv_reg0_reg[4]_rep__1_n_0 ,\slv_reg0_reg[3]_rep__1_n_0 ,\slv_reg0_reg[2]_rep__1_n_0 ,\slv_reg0_reg[1]_rep__1_n_0 ,\slv_reg0_reg[0]_rep__1_n_0 }),
        .DIA(slv_reg1[6]),
        .DIB(slv_reg1[7]),
        .DIC(slv_reg1[8]),
        .DID(1'b0),
        .DOA(texture_data_reg_1536_1599_6_8_n_0),
        .DOB(texture_data_reg_1536_1599_6_8_n_1),
        .DOC(texture_data_reg_1536_1599_6_8_n_2),
        .DOD(NLW_texture_data_reg_1536_1599_6_8_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_1536_1599_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "1536" *) 
  (* ram_addr_end = "1599" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'h780000007C000000),
    .INIT_B(64'h7FFFFFFF7FFFFFFF),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_1536_1599_9_11
       (.ADDRA({\rgb_out[11]_i_44_0 [3],\rgb_out[11]_i_32_0 [3:2],out[2],\rgb_out[11]_i_44_0 [0],\rgb_out[11]_i_32_0 [0]}),
        .ADDRB({\rgb_out[11]_i_44_0 [3],\rgb_out[11]_i_32_0 [3:2],out[2],\rgb_out[11]_i_44_0 [0],\rgb_out[11]_i_32_0 [0]}),
        .ADDRC({\rgb_out[11]_i_44_0 [3],\rgb_out[11]_i_32_0 [3:2],out[2],\rgb_out[11]_i_44_0 [0],\rgb_out[11]_i_32_0 [0]}),
        .ADDRD({\slv_reg0_reg[5]_rep_n_0 ,\slv_reg0_reg[4]_rep_n_0 ,\slv_reg0_reg[3]_rep_n_0 ,\slv_reg0_reg[2]_rep_n_0 ,\slv_reg0_reg[1]_rep_n_0 ,\slv_reg0_reg[0]_rep_n_0 }),
        .DIA(slv_reg1[9]),
        .DIB(slv_reg1[10]),
        .DIC(slv_reg1[11]),
        .DID(1'b0),
        .DOA(texture_data_reg_1536_1599_9_11_n_0),
        .DOB(texture_data_reg_1536_1599_9_11_n_1),
        .DOC(texture_data_reg_1536_1599_9_11_n_2),
        .DOD(NLW_texture_data_reg_1536_1599_9_11_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_1536_1599_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "1600" *) 
  (* ram_addr_end = "1663" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'hF000000098000000),
    .INIT_B(64'h6000000060000000),
    .INIT_C(64'h7FFFFFFF7FFFFFFF),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_1600_1663_0_2
       (.ADDRA({ADDRC[4],\rgb_out[2]_i_26_0 ,out[2],ADDRC[1:0]}),
        .ADDRB({ADDRC[4],\rgb_out[2]_i_26_0 ,out[2],ADDRC[1:0]}),
        .ADDRC({ADDRC[4],\rgb_out[2]_i_26_0 ,out[2],ADDRC[1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__5_n_0 ,\slv_reg0_reg[4]_rep__5_n_0 ,\slv_reg0_reg[3]_rep__5_n_0 ,\slv_reg0_reg[2]_rep__5_n_0 ,\slv_reg0_reg[1]_rep__5_n_0 ,\slv_reg0_reg[0]_rep__5_n_0 }),
        .DIA(slv_reg1[0]),
        .DIB(slv_reg1[1]),
        .DIC(slv_reg1[2]),
        .DID(1'b0),
        .DOA(texture_data_reg_1600_1663_0_2_n_0),
        .DOB(texture_data_reg_1600_1663_0_2_n_1),
        .DOC(texture_data_reg_1600_1663_0_2_n_2),
        .DOD(NLW_texture_data_reg_1600_1663_0_2_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_1600_1663_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    texture_data_reg_1600_1663_0_2_i_1
       (.I0(\slv_reg0_reg_n_0_[9] ),
        .I1(\slv_reg0_reg_n_0_[6] ),
        .I2(\slv_reg0_reg_n_0_[10] ),
        .I3(\slv_reg0_reg_n_0_[8] ),
        .I4(\slv_reg0_reg_n_0_[7] ),
        .I5(texture_data_reg_64_127_0_2_i_2_n_0),
        .O(texture_data_reg_1600_1663_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "1600" *) 
  (* ram_addr_end = "1663" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'hF000000098000000),
    .INIT_C(64'h6000000060000000),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_1600_1663_3_5
       (.ADDRA({\rgb_out[5]_i_27_0 [4:2],out[2],\rgb_out[5]_i_27_0 [1:0]}),
        .ADDRB({\rgb_out[5]_i_27_0 [4:2],out[2],\rgb_out[5]_i_27_0 [1:0]}),
        .ADDRC({\rgb_out[5]_i_27_0 [4:2],out[2],\rgb_out[5]_i_27_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__3_n_0 ,\slv_reg0_reg[4]_rep__3_n_0 ,\slv_reg0_reg[3]_rep__3_n_0 ,\slv_reg0_reg[2]_rep__3_n_0 ,\slv_reg0_reg[1]_rep__3_n_0 ,\slv_reg0_reg[0]_rep__3_n_0 }),
        .DIA(slv_reg1[3]),
        .DIB(slv_reg1[4]),
        .DIC(slv_reg1[5]),
        .DID(1'b0),
        .DOA(texture_data_reg_1600_1663_3_5_n_0),
        .DOB(texture_data_reg_1600_1663_3_5_n_1),
        .DOC(texture_data_reg_1600_1663_3_5_n_2),
        .DOD(NLW_texture_data_reg_1600_1663_3_5_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_1600_1663_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "1600" *) 
  (* ram_addr_end = "1663" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'h7FFFFFFF7FFFFFFF),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'hF000000098000000),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_1600_1663_6_8
       (.ADDRA({\rgb_out[8]_i_27_0 [4:2],out[2],\rgb_out[8]_i_27_0 [1],\rgb_out[2]_i_27_1 }),
        .ADDRB({\rgb_out[8]_i_27_0 [4:2],out[2],\rgb_out[8]_i_27_0 [1],\rgb_out[2]_i_27_1 }),
        .ADDRC({\rgb_out[8]_i_27_0 [4:2],out[2],\rgb_out[8]_i_27_0 [1],\rgb_out[2]_i_27_1 }),
        .ADDRD({\slv_reg0_reg[5]_rep__1_n_0 ,\slv_reg0_reg[4]_rep__1_n_0 ,\slv_reg0_reg[3]_rep__1_n_0 ,\slv_reg0_reg[2]_rep__1_n_0 ,\slv_reg0_reg[1]_rep__1_n_0 ,\slv_reg0_reg[0]_rep__1_n_0 }),
        .DIA(slv_reg1[6]),
        .DIB(slv_reg1[7]),
        .DIC(slv_reg1[8]),
        .DID(1'b0),
        .DOA(texture_data_reg_1600_1663_6_8_n_0),
        .DOB(texture_data_reg_1600_1663_6_8_n_1),
        .DOC(texture_data_reg_1600_1663_6_8_n_2),
        .DOD(NLW_texture_data_reg_1600_1663_6_8_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_1600_1663_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "1600" *) 
  (* ram_addr_end = "1663" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'h6000000060000000),
    .INIT_B(64'h7FFFFFFF7FFFFFFF),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_1600_1663_9_11
       (.ADDRA({\rgb_out[11]_i_44_0 [3],\rgb_out[11]_i_32_0 [3:2],out[2],\rgb_out[11]_i_44_0 [0],\rgb_out[11]_i_32_0 [0]}),
        .ADDRB({\rgb_out[11]_i_44_0 [3],\rgb_out[11]_i_32_0 [3:2],out[2],\rgb_out[11]_i_44_0 [0],\rgb_out[11]_i_32_0 [0]}),
        .ADDRC({\rgb_out[11]_i_44_0 [3],\rgb_out[11]_i_32_0 [3:2],out[2],\rgb_out[11]_i_44_0 [0],\rgb_out[11]_i_32_0 [0]}),
        .ADDRD({\slv_reg0_reg[5]_rep_n_0 ,\slv_reg0_reg[4]_rep_n_0 ,\slv_reg0_reg[3]_rep_n_0 ,\slv_reg0_reg[2]_rep_n_0 ,\slv_reg0_reg[1]_rep_n_0 ,\slv_reg0_reg[0]_rep_n_0 }),
        .DIA(slv_reg1[9]),
        .DIB(slv_reg1[10]),
        .DIC(slv_reg1[11]),
        .DID(1'b0),
        .DOA(texture_data_reg_1600_1663_9_11_n_0),
        .DOB(texture_data_reg_1600_1663_9_11_n_1),
        .DOC(texture_data_reg_1600_1663_9_11_n_2),
        .DOD(NLW_texture_data_reg_1600_1663_9_11_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_1600_1663_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "1664" *) 
  (* ram_addr_end = "1727" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0800000380000003),
    .INIT_B(64'h0000000060000000),
    .INIT_C(64'h1FFFFFFF1FFFFFFF),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_1664_1727_0_2
       (.ADDRA({ADDRC[4],\rgb_out[2]_i_26_0 ,out[2],ADDRC[1:0]}),
        .ADDRB({ADDRC[4],\rgb_out[2]_i_26_0 ,out[2],ADDRC[1:0]}),
        .ADDRC({ADDRC[4],\rgb_out[2]_i_26_0 ,out[2],ADDRC[1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__5_n_0 ,\slv_reg0_reg[4]_rep__5_n_0 ,\slv_reg0_reg[3]_rep__5_n_0 ,\slv_reg0_reg[2]_rep__5_n_0 ,\slv_reg0_reg[1]_rep__5_n_0 ,\slv_reg0_reg[0]_rep__5_n_0 }),
        .DIA(slv_reg1[0]),
        .DIB(slv_reg1[1]),
        .DIC(slv_reg1[2]),
        .DID(1'b0),
        .DOA(texture_data_reg_1664_1727_0_2_n_0),
        .DOB(texture_data_reg_1664_1727_0_2_n_1),
        .DOC(texture_data_reg_1664_1727_0_2_n_2),
        .DOD(NLW_texture_data_reg_1664_1727_0_2_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_1664_1727_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    texture_data_reg_1664_1727_0_2_i_1
       (.I0(\slv_reg0_reg_n_0_[9] ),
        .I1(\slv_reg0_reg_n_0_[7] ),
        .I2(\slv_reg0_reg_n_0_[10] ),
        .I3(\slv_reg0_reg_n_0_[8] ),
        .I4(\slv_reg0_reg_n_0_[6] ),
        .I5(texture_data_reg_64_127_0_2_i_2_n_0),
        .O(texture_data_reg_1664_1727_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "1664" *) 
  (* ram_addr_end = "1727" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0800000380000003),
    .INIT_C(64'h0000000060000000),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_1664_1727_3_5
       (.ADDRA({\rgb_out[5]_i_27_0 [4:2],out[2],\rgb_out[5]_i_27_0 [1:0]}),
        .ADDRB({\rgb_out[5]_i_27_0 [4:2],out[2],\rgb_out[5]_i_27_0 [1:0]}),
        .ADDRC({\rgb_out[5]_i_27_0 [4:2],out[2],\rgb_out[5]_i_27_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__3_n_0 ,\slv_reg0_reg[4]_rep__3_n_0 ,\slv_reg0_reg[3]_rep__3_n_0 ,\slv_reg0_reg[2]_rep__3_n_0 ,\slv_reg0_reg[1]_rep__3_n_0 ,\slv_reg0_reg[0]_rep__3_n_0 }),
        .DIA(slv_reg1[3]),
        .DIB(slv_reg1[4]),
        .DIC(slv_reg1[5]),
        .DID(1'b0),
        .DOA(texture_data_reg_1664_1727_3_5_n_0),
        .DOB(texture_data_reg_1664_1727_3_5_n_1),
        .DOC(texture_data_reg_1664_1727_3_5_n_2),
        .DOD(NLW_texture_data_reg_1664_1727_3_5_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_1664_1727_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "1664" *) 
  (* ram_addr_end = "1727" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'h1FFFFFFF1FFFFFFF),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0800000380000003),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_1664_1727_6_8
       (.ADDRA({\rgb_out[8]_i_27_0 [4],out[4],\rgb_out[8]_i_27_0 [2],out[2],\rgb_out[8]_i_27_0 [1],\rgb_out[2]_i_27_1 }),
        .ADDRB({\rgb_out[8]_i_27_0 [4:2],out[2],\rgb_out[8]_i_27_0 [1],\rgb_out[2]_i_27_1 }),
        .ADDRC({\rgb_out[8]_i_27_0 [4:2],out[2],\rgb_out[8]_i_27_0 [1],\rgb_out[2]_i_27_1 }),
        .ADDRD({\slv_reg0_reg[5]_rep__1_n_0 ,\slv_reg0_reg[4]_rep__1_n_0 ,\slv_reg0_reg[3]_rep__1_n_0 ,\slv_reg0_reg[2]_rep__1_n_0 ,\slv_reg0_reg[1]_rep__1_n_0 ,\slv_reg0_reg[0]_rep__1_n_0 }),
        .DIA(slv_reg1[6]),
        .DIB(slv_reg1[7]),
        .DIC(slv_reg1[8]),
        .DID(1'b0),
        .DOA(texture_data_reg_1664_1727_6_8_n_0),
        .DOB(texture_data_reg_1664_1727_6_8_n_1),
        .DOC(texture_data_reg_1664_1727_6_8_n_2),
        .DOD(NLW_texture_data_reg_1664_1727_6_8_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_1664_1727_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "1664" *) 
  (* ram_addr_end = "1727" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'h0000000060000000),
    .INIT_B(64'h1FFFFFFF1FFFFFFF),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_1664_1727_9_11
       (.ADDRA({\rgb_out[11]_i_44_0 [3],\rgb_out[11]_i_32_0 [3:2],out[2],\rgb_out[11]_i_44_0 [0],\rgb_out[11]_i_32_0 [0]}),
        .ADDRB({\rgb_out[11]_i_44_0 [3],\rgb_out[11]_i_32_0 [3:2],out[2],\rgb_out[11]_i_44_0 [0],\rgb_out[11]_i_32_0 [0]}),
        .ADDRC({\rgb_out[11]_i_44_0 [3],\rgb_out[11]_i_32_0 [3:2],out[2],\rgb_out[11]_i_44_0 [0],\rgb_out[11]_i_32_0 [0]}),
        .ADDRD({\slv_reg0_reg[5]_rep_n_0 ,\slv_reg0_reg[4]_rep_n_0 ,\slv_reg0_reg[3]_rep_n_0 ,\slv_reg0_reg[2]_rep_n_0 ,\slv_reg0_reg[1]_rep_n_0 ,\slv_reg0_reg[0]_rep_n_0 }),
        .DIA(slv_reg1[9]),
        .DIB(slv_reg1[10]),
        .DIC(slv_reg1[11]),
        .DID(1'b0),
        .DOA(texture_data_reg_1664_1727_9_11_n_0),
        .DOB(texture_data_reg_1664_1727_9_11_n_1),
        .DOC(texture_data_reg_1664_1727_9_11_n_2),
        .DOD(NLW_texture_data_reg_1664_1727_9_11_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_1664_1727_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "1728" *) 
  (* ram_addr_end = "1791" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0505D8431E07F87F),
    .INIT_B(64'h0202203C00000000),
    .INIT_C(64'h07FFFFFF07FFFFFF),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_1728_1791_0_2
       (.ADDRA({ADDRC[4],\rgb_out[2]_i_26_0 ,out[2],ADDRC[1:0]}),
        .ADDRB({ADDRC[4],\rgb_out[2]_i_26_0 ,out[2],ADDRC[1:0]}),
        .ADDRC({ADDRC[4],\rgb_out[2]_i_26_0 ,out[2],ADDRC[1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__5_n_0 ,\slv_reg0_reg[4]_rep__5_n_0 ,\slv_reg0_reg[3]_rep__5_n_0 ,\slv_reg0_reg[2]_rep__5_n_0 ,\slv_reg0_reg[1]_rep__5_n_0 ,\slv_reg0_reg[0]_rep__5_n_0 }),
        .DIA(slv_reg1[0]),
        .DIB(slv_reg1[1]),
        .DIC(slv_reg1[2]),
        .DID(1'b0),
        .DOA(texture_data_reg_1728_1791_0_2_n_0),
        .DOB(texture_data_reg_1728_1791_0_2_n_1),
        .DOC(texture_data_reg_1728_1791_0_2_n_2),
        .DOD(NLW_texture_data_reg_1728_1791_0_2_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_1728_1791_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    texture_data_reg_1728_1791_0_2_i_1
       (.I0(\slv_reg0_reg_n_0_[8] ),
        .I1(\slv_reg0_reg_n_0_[11] ),
        .I2(\slv_reg0_reg_n_0_[12] ),
        .I3(texture_data_reg_960_1023_0_2_i_2_n_0),
        .I4(\slv_reg0_reg_n_0_[10] ),
        .I5(\slv_reg0_reg_n_0_[9] ),
        .O(texture_data_reg_1728_1791_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "1728" *) 
  (* ram_addr_end = "1791" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0505D8431E07F87F),
    .INIT_C(64'h0202203C00000000),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_1728_1791_3_5
       (.ADDRA({\rgb_out[5]_i_27_0 [4:2],out[2],\rgb_out[5]_i_27_0 [1:0]}),
        .ADDRB({\rgb_out[5]_i_27_0 [4:2],out[2],\rgb_out[5]_i_27_0 [1:0]}),
        .ADDRC({\rgb_out[5]_i_27_0 [4:2],out[2],\rgb_out[5]_i_27_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__3_n_0 ,\slv_reg0_reg[4]_rep__3_n_0 ,\slv_reg0_reg[3]_rep__3_n_0 ,\slv_reg0_reg[2]_rep__3_n_0 ,\slv_reg0_reg[1]_rep__3_n_0 ,\slv_reg0_reg[0]_rep__3_n_0 }),
        .DIA(slv_reg1[3]),
        .DIB(slv_reg1[4]),
        .DIC(slv_reg1[5]),
        .DID(1'b0),
        .DOA(texture_data_reg_1728_1791_3_5_n_0),
        .DOB(texture_data_reg_1728_1791_3_5_n_1),
        .DOC(texture_data_reg_1728_1791_3_5_n_2),
        .DOD(NLW_texture_data_reg_1728_1791_3_5_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_1728_1791_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "1728" *) 
  (* ram_addr_end = "1791" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'h07FFFFFF07FFFFFF),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0505D8431E07F87F),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_1728_1791_6_8
       (.ADDRA({\rgb_out[8]_i_27_0 [4],out[4:2],\rgb_out[8]_i_27_0 [1],\rgb_out[2]_i_27_1 }),
        .ADDRB({\rgb_out[8]_i_27_0 [4],out[4:2],\rgb_out[8]_i_27_0 [1],\rgb_out[2]_i_27_1 }),
        .ADDRC({\rgb_out[8]_i_27_0 [4],out[4:2],\rgb_out[8]_i_27_0 [1],\rgb_out[2]_i_27_1 }),
        .ADDRD({\slv_reg0_reg[5]_rep__1_n_0 ,\slv_reg0_reg[4]_rep__1_n_0 ,\slv_reg0_reg[3]_rep__1_n_0 ,\slv_reg0_reg[2]_rep__1_n_0 ,\slv_reg0_reg[1]_rep__1_n_0 ,\slv_reg0_reg[0]_rep__1_n_0 }),
        .DIA(slv_reg1[6]),
        .DIB(slv_reg1[7]),
        .DIC(slv_reg1[8]),
        .DID(1'b0),
        .DOA(texture_data_reg_1728_1791_6_8_n_0),
        .DOB(texture_data_reg_1728_1791_6_8_n_1),
        .DOC(texture_data_reg_1728_1791_6_8_n_2),
        .DOD(NLW_texture_data_reg_1728_1791_6_8_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_1728_1791_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "1728" *) 
  (* ram_addr_end = "1791" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'h0202203C00000000),
    .INIT_B(64'h07FFFFFF07FFFFFF),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_1728_1791_9_11
       (.ADDRA({\rgb_out[11]_i_44_0 [3],\rgb_out[11]_i_32_0 [3:2],out[2],\rgb_out[11]_i_44_0 [0],\rgb_out[11]_i_32_0 [0]}),
        .ADDRB({\rgb_out[11]_i_44_0 [3],\rgb_out[11]_i_32_0 [3:2],out[2],\rgb_out[11]_i_44_0 [0],\rgb_out[11]_i_32_0 [0]}),
        .ADDRC({\rgb_out[11]_i_44_0 [3],\rgb_out[11]_i_32_0 [3:2],out[2],\rgb_out[11]_i_44_0 [0],\rgb_out[11]_i_32_0 [0]}),
        .ADDRD({\slv_reg0_reg[5]_rep_n_0 ,\slv_reg0_reg[4]_rep_n_0 ,\slv_reg0_reg[3]_rep_n_0 ,\slv_reg0_reg[2]_rep_n_0 ,\slv_reg0_reg[1]_rep_n_0 ,\slv_reg0_reg[0]_rep_n_0 }),
        .DIA(slv_reg1[9]),
        .DIB(slv_reg1[10]),
        .DIC(slv_reg1[11]),
        .DID(1'b0),
        .DOA(texture_data_reg_1728_1791_9_11_n_0),
        .DOB(texture_data_reg_1728_1791_9_11_n_1),
        .DOC(texture_data_reg_1728_1791_9_11_n_2),
        .DOD(NLW_texture_data_reg_1728_1791_9_11_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_1728_1791_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "1792" *) 
  (* ram_addr_end = "1855" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h900160009A016000),
    .INIT_B(64'h6000800018008000),
    .INIT_C(64'h7FFFFFFF67FFFFFF),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_1792_1855_0_2
       (.ADDRA({ADDRC[4],\rgb_out[2]_i_26_0 ,out[2],ADDRC[1:0]}),
        .ADDRB({ADDRC[4],\rgb_out[2]_i_26_0 ,out[2],ADDRC[1:0]}),
        .ADDRC({ADDRC[4],\rgb_out[2]_i_26_0 ,out[2],ADDRC[1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__5_n_0 ,\slv_reg0_reg[4]_rep__5_n_0 ,\slv_reg0_reg[3]_rep__5_n_0 ,\slv_reg0_reg[2]_rep__5_n_0 ,\slv_reg0_reg[1]_rep__5_n_0 ,\slv_reg0_reg[0]_rep__5_n_0 }),
        .DIA(slv_reg1[0]),
        .DIB(slv_reg1[1]),
        .DIC(slv_reg1[2]),
        .DID(1'b0),
        .DOA(texture_data_reg_1792_1855_0_2_n_0),
        .DOB(texture_data_reg_1792_1855_0_2_n_1),
        .DOC(texture_data_reg_1792_1855_0_2_n_2),
        .DOD(NLW_texture_data_reg_1792_1855_0_2_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_1792_1855_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    texture_data_reg_1792_1855_0_2_i_1
       (.I0(\slv_reg0_reg_n_0_[8] ),
        .I1(\slv_reg0_reg_n_0_[9] ),
        .I2(\slv_reg0_reg_n_0_[10] ),
        .I3(texture_data_reg_64_127_0_2_i_2_n_0),
        .I4(\slv_reg0_reg_n_0_[7] ),
        .I5(\slv_reg0_reg_n_0_[6] ),
        .O(texture_data_reg_1792_1855_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "1792" *) 
  (* ram_addr_end = "1855" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h900160009A016000),
    .INIT_C(64'h6000800018008000),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_1792_1855_3_5
       (.ADDRA({\rgb_out[5]_i_27_0 [4:2],out[2],\rgb_out[5]_i_27_0 [1:0]}),
        .ADDRB({\rgb_out[5]_i_27_0 [4:2],out[2],\rgb_out[5]_i_27_0 [1:0]}),
        .ADDRC({\rgb_out[5]_i_27_0 [4:2],out[2],\rgb_out[5]_i_27_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__3_n_0 ,\slv_reg0_reg[4]_rep__3_n_0 ,\slv_reg0_reg[3]_rep__3_n_0 ,\slv_reg0_reg[2]_rep__3_n_0 ,\slv_reg0_reg[1]_rep__3_n_0 ,\slv_reg0_reg[0]_rep__3_n_0 }),
        .DIA(slv_reg1[3]),
        .DIB(slv_reg1[4]),
        .DIC(slv_reg1[5]),
        .DID(1'b0),
        .DOA(texture_data_reg_1792_1855_3_5_n_0),
        .DOB(texture_data_reg_1792_1855_3_5_n_1),
        .DOC(texture_data_reg_1792_1855_3_5_n_2),
        .DOD(NLW_texture_data_reg_1792_1855_3_5_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_1792_1855_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "1792" *) 
  (* ram_addr_end = "1855" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'h7FFFFFFF67FFFFFF),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h900160009A016000),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_1792_1855_6_8
       (.ADDRA({\rgb_out[8]_i_27_0 [4],out[4:2],\rgb_out[8]_i_19_0 [1:0]}),
        .ADDRB({\rgb_out[8]_i_27_0 [4],out[4:2],\rgb_out[8]_i_19_0 [1:0]}),
        .ADDRC({\rgb_out[8]_i_27_0 [4],out[4:2],\rgb_out[8]_i_19_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__1_n_0 ,\slv_reg0_reg[4]_rep__1_n_0 ,\slv_reg0_reg[3]_rep__1_n_0 ,\slv_reg0_reg[2]_rep__1_n_0 ,\slv_reg0_reg[1]_rep__1_n_0 ,\slv_reg0_reg[0]_rep__1_n_0 }),
        .DIA(slv_reg1[6]),
        .DIB(slv_reg1[7]),
        .DIC(slv_reg1[8]),
        .DID(1'b0),
        .DOA(texture_data_reg_1792_1855_6_8_n_0),
        .DOB(texture_data_reg_1792_1855_6_8_n_1),
        .DOC(texture_data_reg_1792_1855_6_8_n_2),
        .DOD(NLW_texture_data_reg_1792_1855_6_8_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_1792_1855_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "1792" *) 
  (* ram_addr_end = "1855" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'h6000800018008000),
    .INIT_B(64'h7FFFFFFF67FFFFFF),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_1792_1855_9_11
       (.ADDRA({\rgb_out[11]_i_44_0 [3],\rgb_out[11]_i_32_0 [3:2],out[2],\rgb_out[11]_i_44_0 [0],\rgb_out[11]_i_32_0 [0]}),
        .ADDRB({\rgb_out[11]_i_44_0 [3],\rgb_out[11]_i_32_0 [3:2],out[2],\rgb_out[11]_i_44_0 [0],\rgb_out[11]_i_32_0 [0]}),
        .ADDRC({\rgb_out[11]_i_44_0 [3],\rgb_out[11]_i_32_0 [3:2],out[2],\rgb_out[11]_i_44_0 [0],\rgb_out[11]_i_32_0 [0]}),
        .ADDRD({\slv_reg0_reg[5]_rep_n_0 ,\slv_reg0_reg[4]_rep_n_0 ,\slv_reg0_reg[3]_rep_n_0 ,\slv_reg0_reg[2]_rep_n_0 ,\slv_reg0_reg[1]_rep_n_0 ,\slv_reg0_reg[0]_rep_n_0 }),
        .DIA(slv_reg1[9]),
        .DIB(slv_reg1[10]),
        .DIC(slv_reg1[11]),
        .DID(1'b0),
        .DOA(texture_data_reg_1792_1855_9_11_n_0),
        .DOB(texture_data_reg_1792_1855_9_11_n_1),
        .DOC(texture_data_reg_1792_1855_9_11_n_2),
        .DOD(NLW_texture_data_reg_1792_1855_9_11_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_1792_1855_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "1856" *) 
  (* ram_addr_end = "1919" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h80016000D0016000),
    .INIT_B(64'h6000800020008000),
    .INIT_C(64'h7FFFFFFF7FFFFFFF),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_1856_1919_0_2
       (.ADDRA({ADDRC[4],\rgb_out[2]_i_26_0 ,out[2],ADDRC[1:0]}),
        .ADDRB({ADDRC[4],\rgb_out[2]_i_26_0 ,out[2],ADDRC[1:0]}),
        .ADDRC({ADDRC[4],\rgb_out[2]_i_26_0 ,out[2],ADDRC[1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__5_n_0 ,\slv_reg0_reg[4]_rep__5_n_0 ,\slv_reg0_reg[3]_rep__5_n_0 ,\slv_reg0_reg[2]_rep__5_n_0 ,\slv_reg0_reg[1]_rep__5_n_0 ,\slv_reg0_reg[0]_rep__5_n_0 }),
        .DIA(slv_reg1[0]),
        .DIB(slv_reg1[1]),
        .DIC(slv_reg1[2]),
        .DID(1'b0),
        .DOA(texture_data_reg_1856_1919_0_2_n_0),
        .DOB(texture_data_reg_1856_1919_0_2_n_1),
        .DOC(texture_data_reg_1856_1919_0_2_n_2),
        .DOD(NLW_texture_data_reg_1856_1919_0_2_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_1856_1919_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    texture_data_reg_1856_1919_0_2_i_1
       (.I0(\slv_reg0_reg_n_0_[11] ),
        .I1(\slv_reg0_reg_n_0_[7] ),
        .I2(\slv_reg0_reg_n_0_[12] ),
        .I3(texture_data_reg_1856_1919_0_2_i_2_n_0),
        .I4(\slv_reg0_reg_n_0_[10] ),
        .I5(\slv_reg0_reg_n_0_[9] ),
        .O(texture_data_reg_1856_1919_0_2_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT2 #(
    .INIT(4'h7)) 
    texture_data_reg_1856_1919_0_2_i_2
       (.I0(\slv_reg0_reg_n_0_[6] ),
        .I1(\slv_reg0_reg_n_0_[8] ),
        .O(texture_data_reg_1856_1919_0_2_i_2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "1856" *) 
  (* ram_addr_end = "1919" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h80016000D0016000),
    .INIT_C(64'h6000800020008000),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_1856_1919_3_5
       (.ADDRA({\rgb_out[5]_i_27_0 [4:2],out[2],\rgb_out[5]_i_27_0 [1:0]}),
        .ADDRB({\rgb_out[5]_i_27_0 [4:2],out[2],\rgb_out[5]_i_27_0 [1:0]}),
        .ADDRC({\rgb_out[5]_i_27_0 [4:2],out[2],\rgb_out[5]_i_27_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__3_n_0 ,\slv_reg0_reg[4]_rep__3_n_0 ,\slv_reg0_reg[3]_rep__3_n_0 ,\slv_reg0_reg[2]_rep__3_n_0 ,\slv_reg0_reg[1]_rep__3_n_0 ,\slv_reg0_reg[0]_rep__3_n_0 }),
        .DIA(slv_reg1[3]),
        .DIB(slv_reg1[4]),
        .DIC(slv_reg1[5]),
        .DID(1'b0),
        .DOA(texture_data_reg_1856_1919_3_5_n_0),
        .DOB(texture_data_reg_1856_1919_3_5_n_1),
        .DOC(texture_data_reg_1856_1919_3_5_n_2),
        .DOD(NLW_texture_data_reg_1856_1919_3_5_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_1856_1919_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "1856" *) 
  (* ram_addr_end = "1919" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'h7FFFFFFF7FFFFFFF),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h80016000D0016000),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_1856_1919_6_8
       (.ADDRA({\rgb_out[8]_i_27_0 [4],out[4:2],\rgb_out[8]_i_19_0 [1:0]}),
        .ADDRB({\rgb_out[8]_i_27_0 [4],out[4:2],\rgb_out[8]_i_19_0 [1:0]}),
        .ADDRC({\rgb_out[8]_i_27_0 [4],out[4:2],\rgb_out[8]_i_19_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__1_n_0 ,\slv_reg0_reg[4]_rep__1_n_0 ,\slv_reg0_reg[3]_rep__1_n_0 ,\slv_reg0_reg[2]_rep__1_n_0 ,\slv_reg0_reg[1]_rep__1_n_0 ,\slv_reg0_reg[0]_rep__1_n_0 }),
        .DIA(slv_reg1[6]),
        .DIB(slv_reg1[7]),
        .DIC(slv_reg1[8]),
        .DID(1'b0),
        .DOA(texture_data_reg_1856_1919_6_8_n_0),
        .DOB(texture_data_reg_1856_1919_6_8_n_1),
        .DOC(texture_data_reg_1856_1919_6_8_n_2),
        .DOD(NLW_texture_data_reg_1856_1919_6_8_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_1856_1919_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "1856" *) 
  (* ram_addr_end = "1919" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'h6000800020008000),
    .INIT_B(64'h7FFFFFFF7FFFFFFF),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_1856_1919_9_11
       (.ADDRA({\rgb_out[11]_i_44_0 [3],\rgb_out[11]_i_32_0 [3:2],out[2],\rgb_out[11]_i_44_0 [0],\rgb_out[11]_i_32_0 [0]}),
        .ADDRB({\rgb_out[11]_i_44_0 [3],\rgb_out[11]_i_32_0 [3:2],out[2],\rgb_out[11]_i_44_0 [0],\rgb_out[11]_i_32_0 [0]}),
        .ADDRC({\rgb_out[11]_i_44_0 [3],\rgb_out[11]_i_32_0 [3:2],out[2],\rgb_out[11]_i_44_0 [0],\rgb_out[11]_i_32_0 [0]}),
        .ADDRD({\slv_reg0_reg[5]_rep_n_0 ,\slv_reg0_reg[4]_rep_n_0 ,\slv_reg0_reg[3]_rep_n_0 ,\slv_reg0_reg[2]_rep_n_0 ,\slv_reg0_reg[1]_rep_n_0 ,\slv_reg0_reg[0]_rep_n_0 }),
        .DIA(slv_reg1[9]),
        .DIB(slv_reg1[10]),
        .DIC(slv_reg1[11]),
        .DID(1'b0),
        .DOA(texture_data_reg_1856_1919_9_11_n_0),
        .DOB(texture_data_reg_1856_1919_9_11_n_1),
        .DOC(texture_data_reg_1856_1919_9_11_n_2),
        .DOD(NLW_texture_data_reg_1856_1919_9_11_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_1856_1919_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "1920" *) 
  (* ram_addr_end = "1983" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0801D8008000F800),
    .INIT_B(64'h0000200060000000),
    .INIT_C(64'h1FFFFFFF1FFFFFFF),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_1920_1983_0_2
       (.ADDRA({ADDRC[4],\rgb_out[2]_i_26_0 ,out[2],ADDRC[1:0]}),
        .ADDRB({ADDRC[4],\rgb_out[2]_i_26_0 ,out[2],ADDRC[1:0]}),
        .ADDRC({ADDRC[4],\rgb_out[2]_i_26_0 ,out[2],ADDRC[1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__5_n_0 ,\slv_reg0_reg[4]_rep__5_n_0 ,\slv_reg0_reg[3]_rep__5_n_0 ,\slv_reg0_reg[2]_rep__5_n_0 ,\slv_reg0_reg[1]_rep__5_n_0 ,\slv_reg0_reg[0]_rep__5_n_0 }),
        .DIA(slv_reg1[0]),
        .DIB(slv_reg1[1]),
        .DIC(slv_reg1[2]),
        .DID(1'b0),
        .DOA(texture_data_reg_1920_1983_0_2_n_0),
        .DOB(texture_data_reg_1920_1983_0_2_n_1),
        .DOC(texture_data_reg_1920_1983_0_2_n_2),
        .DOD(NLW_texture_data_reg_1920_1983_0_2_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_1920_1983_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    texture_data_reg_1920_1983_0_2_i_1
       (.I0(\slv_reg0_reg_n_0_[11] ),
        .I1(\slv_reg0_reg_n_0_[6] ),
        .I2(\slv_reg0_reg_n_0_[12] ),
        .I3(texture_data_reg_1920_1983_0_2_i_2_n_0),
        .I4(\slv_reg0_reg_n_0_[10] ),
        .I5(\slv_reg0_reg_n_0_[9] ),
        .O(texture_data_reg_1920_1983_0_2_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT2 #(
    .INIT(4'h7)) 
    texture_data_reg_1920_1983_0_2_i_2
       (.I0(\slv_reg0_reg_n_0_[7] ),
        .I1(\slv_reg0_reg_n_0_[8] ),
        .O(texture_data_reg_1920_1983_0_2_i_2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "1920" *) 
  (* ram_addr_end = "1983" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0801D8008000F800),
    .INIT_C(64'h0000200060000000),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_1920_1983_3_5
       (.ADDRA({\rgb_out[5]_i_27_0 [4:2],out[2],\rgb_out[5]_i_27_0 [1:0]}),
        .ADDRB({\rgb_out[5]_i_27_0 [4:2],out[2],\rgb_out[5]_i_27_0 [1:0]}),
        .ADDRC({\rgb_out[5]_i_27_0 [4:2],out[2],\rgb_out[5]_i_27_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__3_n_0 ,\slv_reg0_reg[4]_rep__3_n_0 ,\slv_reg0_reg[3]_rep__3_n_0 ,\slv_reg0_reg[2]_rep__3_n_0 ,\slv_reg0_reg[1]_rep__3_n_0 ,\slv_reg0_reg[0]_rep__3_n_0 }),
        .DIA(slv_reg1[3]),
        .DIB(slv_reg1[4]),
        .DIC(slv_reg1[5]),
        .DID(1'b0),
        .DOA(texture_data_reg_1920_1983_3_5_n_0),
        .DOB(texture_data_reg_1920_1983_3_5_n_1),
        .DOC(texture_data_reg_1920_1983_3_5_n_2),
        .DOD(NLW_texture_data_reg_1920_1983_3_5_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_1920_1983_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "1920" *) 
  (* ram_addr_end = "1983" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'h1FFFFFFF1FFFFFFF),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0801D8008000F800),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_1920_1983_6_8
       (.ADDRA({\rgb_out[8]_i_27_0 [4],out[4:2],\rgb_out[8]_i_19_0 [1:0]}),
        .ADDRB({\rgb_out[8]_i_27_0 [4],out[4:2],\rgb_out[8]_i_19_0 [1:0]}),
        .ADDRC({\rgb_out[8]_i_27_0 [4],out[4:2],\rgb_out[8]_i_19_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__1_n_0 ,\slv_reg0_reg[4]_rep__1_n_0 ,\slv_reg0_reg[3]_rep__1_n_0 ,\slv_reg0_reg[2]_rep__1_n_0 ,\slv_reg0_reg[1]_rep__1_n_0 ,\slv_reg0_reg[0]_rep__1_n_0 }),
        .DIA(slv_reg1[6]),
        .DIB(slv_reg1[7]),
        .DIC(slv_reg1[8]),
        .DID(1'b0),
        .DOA(texture_data_reg_1920_1983_6_8_n_0),
        .DOB(texture_data_reg_1920_1983_6_8_n_1),
        .DOC(texture_data_reg_1920_1983_6_8_n_2),
        .DOD(NLW_texture_data_reg_1920_1983_6_8_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_1920_1983_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "1920" *) 
  (* ram_addr_end = "1983" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'h0000200060000000),
    .INIT_B(64'h1FFFFFFF1FFFFFFF),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_1920_1983_9_11
       (.ADDRA({\rgb_out[11]_i_44_0 [3],\rgb_out[11]_i_32_0 [3:2],out[2],\rgb_out[11]_i_44_0 [0],\rgb_out[11]_i_32_0 [0]}),
        .ADDRB({\rgb_out[11]_i_44_0 [3],\rgb_out[11]_i_32_0 [3:2],out[2],\rgb_out[11]_i_44_0 [0],\rgb_out[11]_i_32_0 [0]}),
        .ADDRC({\rgb_out[11]_i_44_0 [3],\rgb_out[11]_i_32_0 [3:2],out[2],\rgb_out[11]_i_44_0 [0],\rgb_out[11]_i_32_0 [0]}),
        .ADDRD({\slv_reg0_reg[5]_rep_n_0 ,\slv_reg0_reg[4]_rep_n_0 ,\slv_reg0_reg[3]_rep_n_0 ,\slv_reg0_reg[2]_rep_n_0 ,\slv_reg0_reg[1]_rep_n_0 ,\slv_reg0_reg[0]_rep_n_0 }),
        .DIA(slv_reg1[9]),
        .DIB(slv_reg1[10]),
        .DIC(slv_reg1[11]),
        .DID(1'b0),
        .DOA(texture_data_reg_1920_1983_9_11_n_0),
        .DOB(texture_data_reg_1920_1983_9_11_n_1),
        .DOC(texture_data_reg_1920_1983_9_11_n_2),
        .DOD(NLW_texture_data_reg_1920_1983_9_11_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_1920_1983_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000400000004),
    .INIT_B(64'hFFFFFFFBFFFFFFFB),
    .INIT_C(64'h0000000300000003),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_192_255_0_2
       (.ADDRA({ADDRC[4:2],out[2],\rgb_out[2]_i_27_0 ,\rgb_out[2]_i_27_1 }),
        .ADDRB({ADDRC[4:2],out[2],\rgb_out[2]_i_27_0 ,\rgb_out[2]_i_27_1 }),
        .ADDRC({ADDRC[4:2],out[2],\rgb_out[2]_i_27_0 ,\rgb_out[2]_i_27_1 }),
        .ADDRD({\slv_reg0_reg[5]_rep__5_n_0 ,\slv_reg0_reg[4]_rep__5_n_0 ,\slv_reg0_reg[3]_rep__5_n_0 ,\slv_reg0_reg[2]_rep__5_n_0 ,\slv_reg0_reg[1]_rep__5_n_0 ,\slv_reg0_reg[0]_rep__5_n_0 }),
        .DIA(slv_reg1[0]),
        .DIB(slv_reg1[1]),
        .DIC(slv_reg1[2]),
        .DID(1'b0),
        .DOA(texture_data_reg_192_255_0_2_n_0),
        .DOB(texture_data_reg_192_255_0_2_n_1),
        .DOC(texture_data_reg_192_255_0_2_n_2),
        .DOD(NLW_texture_data_reg_192_255_0_2_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_192_255_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    texture_data_reg_192_255_0_2_i_1
       (.I0(\slv_reg0_reg_n_0_[6] ),
        .I1(\slv_reg0_reg_n_0_[12] ),
        .I2(\slv_reg0_reg_n_0_[7] ),
        .I3(\slv_reg0_reg_n_0_[9] ),
        .I4(\slv_reg0_reg_n_0_[8] ),
        .I5(texture_data_reg_192_255_0_2_i_2_n_0),
        .O(texture_data_reg_192_255_0_2_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'hE)) 
    texture_data_reg_192_255_0_2_i_2
       (.I0(\slv_reg0_reg_n_0_[11] ),
        .I1(\slv_reg0_reg_n_0_[10] ),
        .O(texture_data_reg_192_255_0_2_i_2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h7FFFFFFC7FFFFFFC),
    .INIT_B(64'h0000000400000004),
    .INIT_C(64'hFFFFFFFBFFFFFFFB),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_192_255_3_5
       (.ADDRA({\rgb_out[5]_i_27_0 [4:2],out[2],\rgb_out[5]_i_27_0 [1:0]}),
        .ADDRB({\rgb_out[5]_i_27_0 [4:2],out[2],\rgb_out[5]_i_27_0 [1:0]}),
        .ADDRC({\rgb_out[5]_i_27_0 [4:2],out[2],\rgb_out[5]_i_27_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__3_n_0 ,\slv_reg0_reg[4]_rep__3_n_0 ,\slv_reg0_reg[3]_rep__3_n_0 ,\slv_reg0_reg[2]_rep__3_n_0 ,\slv_reg0_reg[1]_rep__3_n_0 ,\slv_reg0_reg[0]_rep__3_n_0 }),
        .DIA(slv_reg1[3]),
        .DIB(slv_reg1[4]),
        .DIC(slv_reg1[5]),
        .DID(1'b0),
        .DOA(texture_data_reg_192_255_3_5_n_0),
        .DOB(texture_data_reg_192_255_3_5_n_1),
        .DOC(texture_data_reg_192_255_3_5_n_2),
        .DOD(NLW_texture_data_reg_192_255_3_5_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_192_255_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'h0000000300000003),
    .INIT_B(64'h7FFFFFFC7FFFFFFC),
    .INIT_C(64'h0000000400000004),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_192_255_6_8
       (.ADDRA({\rgb_out[8]_i_27_0 [4:2],out[2],\rgb_out[8]_i_27_0 [1:0]}),
        .ADDRB({\rgb_out[8]_i_27_0 [4:2],out[2],\rgb_out[8]_i_27_0 [1:0]}),
        .ADDRC({\rgb_out[8]_i_27_0 [4:2],out[2],\rgb_out[8]_i_27_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__1_n_0 ,\slv_reg0_reg[4]_rep__1_n_0 ,\slv_reg0_reg[3]_rep__1_n_0 ,\slv_reg0_reg[2]_rep__1_n_0 ,\slv_reg0_reg[1]_rep__1_n_0 ,\slv_reg0_reg[0]_rep__1_n_0 }),
        .DIA(slv_reg1[6]),
        .DIB(slv_reg1[7]),
        .DIC(slv_reg1[8]),
        .DID(1'b0),
        .DOA(texture_data_reg_192_255_6_8_n_0),
        .DOB(texture_data_reg_192_255_6_8_n_1),
        .DOC(texture_data_reg_192_255_6_8_n_2),
        .DOD(NLW_texture_data_reg_192_255_6_8_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_192_255_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'hFFFFFFFBFFFFFFFB),
    .INIT_B(64'h0000000300000003),
    .INIT_C(64'h7FFFFFFC7FFFFFFC),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_192_255_9_11
       (.ADDRA({\rgb_out[11]_i_44_0 [3],\rgb_out[11]_i_32_0 [3:2],out[2],\rgb_out[11]_i_44_0 [0],\rgb_out[11]_i_32_0 [0]}),
        .ADDRB({\rgb_out[11]_i_44_0 [3],\rgb_out[11]_i_32_0 [3:2],out[2],\rgb_out[11]_i_44_0 [0],\rgb_out[11]_i_32_0 [0]}),
        .ADDRC({\rgb_out[11]_i_44_0 [3],\rgb_out[11]_i_32_0 [3:2],out[2],\rgb_out[11]_i_44_0 [0],\rgb_out[11]_i_32_0 [0]}),
        .ADDRD({\slv_reg0_reg[5]_rep_n_0 ,\slv_reg0_reg[4]_rep_n_0 ,\slv_reg0_reg[3]_rep_n_0 ,\slv_reg0_reg[2]_rep_n_0 ,\slv_reg0_reg[1]_rep_n_0 ,\slv_reg0_reg[0]_rep_n_0 }),
        .DIA(slv_reg1[9]),
        .DIB(slv_reg1[10]),
        .DIC(slv_reg1[11]),
        .DID(1'b0),
        .DOA(texture_data_reg_192_255_9_11_n_0),
        .DOB(texture_data_reg_192_255_9_11_n_1),
        .DOC(texture_data_reg_192_255_9_11_n_2),
        .DOD(NLW_texture_data_reg_192_255_9_11_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_192_255_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "1984" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000002000),
    .INIT_B(64'h000000001FFFFFFF),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_1984_2047_0_2
       (.ADDRA({ADDRC[4],\rgb_out[2]_i_26_0 ,out[2],ADDRC[1:0]}),
        .ADDRB({ADDRC[4],\rgb_out[2]_i_26_0 ,out[2],ADDRC[1:0]}),
        .ADDRC({ADDRC[4],\rgb_out[2]_i_26_0 ,out[2],ADDRC[1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__5_n_0 ,\slv_reg0_reg[4]_rep__5_n_0 ,\slv_reg0_reg[3]_rep__5_n_0 ,\slv_reg0_reg[2]_rep__5_n_0 ,\slv_reg0_reg[1]_rep__5_n_0 ,\slv_reg0_reg[0]_rep__5_n_0 }),
        .DIA(slv_reg1[0]),
        .DIB(slv_reg1[1]),
        .DIC(slv_reg1[2]),
        .DID(1'b0),
        .DOA(texture_data_reg_1984_2047_0_2_n_0),
        .DOB(texture_data_reg_1984_2047_0_2_n_1),
        .DOC(texture_data_reg_1984_2047_0_2_n_2),
        .DOD(NLW_texture_data_reg_1984_2047_0_2_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_1984_2047_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    texture_data_reg_1984_2047_0_2_i_1
       (.I0(\slv_reg0_reg_n_0_[11] ),
        .I1(\slv_reg0_reg_n_0_[10] ),
        .I2(\slv_reg0_reg_n_0_[12] ),
        .I3(texture_data_reg_960_1023_0_2_i_2_n_0),
        .I4(\slv_reg0_reg_n_0_[9] ),
        .I5(\slv_reg0_reg_n_0_[8] ),
        .O(texture_data_reg_1984_2047_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "1984" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000002000),
    .INIT_C(64'h000000001FFFFFFF),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_1984_2047_3_5
       (.ADDRA({\rgb_out[5]_i_27_0 [4:2],out[2],\rgb_out[5]_i_27_0 [1:0]}),
        .ADDRB({\rgb_out[5]_i_27_0 [4:2],out[2],\rgb_out[5]_i_27_0 [1:0]}),
        .ADDRC({\rgb_out[5]_i_27_0 [4:2],out[2],\rgb_out[5]_i_27_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__3_n_0 ,\slv_reg0_reg[4]_rep__3_n_0 ,\slv_reg0_reg[3]_rep__3_n_0 ,\slv_reg0_reg[2]_rep__3_n_0 ,\slv_reg0_reg[1]_rep__3_n_0 ,\slv_reg0_reg[0]_rep__3_n_0 }),
        .DIA(slv_reg1[3]),
        .DIB(slv_reg1[4]),
        .DIC(slv_reg1[5]),
        .DID(1'b0),
        .DOA(texture_data_reg_1984_2047_3_5_n_0),
        .DOB(texture_data_reg_1984_2047_3_5_n_1),
        .DOC(texture_data_reg_1984_2047_3_5_n_2),
        .DOD(NLW_texture_data_reg_1984_2047_3_5_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_1984_2047_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "1984" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000002000),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_1984_2047_6_8
       (.ADDRA({\rgb_out[8]_i_27_0 [4],out[4:2],\rgb_out[8]_i_19_0 [1:0]}),
        .ADDRB({\rgb_out[8]_i_27_0 [4],out[4:2],\rgb_out[8]_i_19_0 [1:0]}),
        .ADDRC({\rgb_out[8]_i_27_0 [4],out[4:2],\rgb_out[8]_i_19_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__1_n_0 ,\slv_reg0_reg[4]_rep__1_n_0 ,\slv_reg0_reg[3]_rep__1_n_0 ,\slv_reg0_reg[2]_rep__1_n_0 ,\slv_reg0_reg[1]_rep__1_n_0 ,\slv_reg0_reg[0]_rep__1_n_0 }),
        .DIA(slv_reg1[6]),
        .DIB(slv_reg1[7]),
        .DIC(slv_reg1[8]),
        .DID(1'b0),
        .DOA(texture_data_reg_1984_2047_6_8_n_0),
        .DOB(texture_data_reg_1984_2047_6_8_n_1),
        .DOC(texture_data_reg_1984_2047_6_8_n_2),
        .DOD(NLW_texture_data_reg_1984_2047_6_8_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_1984_2047_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "1984" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'h000000001FFFFFFF),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_1984_2047_9_11
       (.ADDRA({\rgb_out[11]_i_44_0 [3],\rgb_out[11]_i_32_0 [3:2],out[2],\rgb_out[11]_i_44_0 [0],\rgb_out[11]_i_32_0 [0]}),
        .ADDRB({\rgb_out[11]_i_44_0 [3],\rgb_out[11]_i_32_0 [3:2],out[2],\rgb_out[11]_i_44_0 [0],\rgb_out[11]_i_32_0 [0]}),
        .ADDRC({\rgb_out[11]_i_44_0 [3],\rgb_out[11]_i_32_0 [3:2],out[2],\rgb_out[11]_i_44_0 [0],\rgb_out[11]_i_32_0 [0]}),
        .ADDRD({\slv_reg0_reg[5]_rep_n_0 ,\slv_reg0_reg[4]_rep_n_0 ,\slv_reg0_reg[3]_rep_n_0 ,\slv_reg0_reg[2]_rep_n_0 ,\slv_reg0_reg[1]_rep_n_0 ,\slv_reg0_reg[0]_rep_n_0 }),
        .DIA(slv_reg1[9]),
        .DIB(slv_reg1[10]),
        .DIC(slv_reg1[11]),
        .DID(1'b0),
        .DOA(texture_data_reg_1984_2047_9_11_n_0),
        .DOB(texture_data_reg_1984_2047_9_11_n_1),
        .DOC(texture_data_reg_1984_2047_9_11_n_2),
        .DOD(NLW_texture_data_reg_1984_2047_9_11_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_1984_2047_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "2048" *) 
  (* ram_addr_end = "2111" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h9FA017FB8FFFFB80),
    .INIT_B(64'h007FF80008000000),
    .INIT_C(64'h7FFFFFFC77FFFFFC),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_2048_2111_0_2
       (.ADDRA({vcount_nxt[0],\rgb_out[2]_i_26_0 ,out[2],ADDRC[1:0]}),
        .ADDRB({vcount_nxt[0],\rgb_out[2]_i_26_0 ,out[2],ADDRC[1:0]}),
        .ADDRC({vcount_nxt[0],\rgb_out[2]_i_26_0 ,out[2],ADDRC[1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__5_n_0 ,\slv_reg0_reg[4]_rep__5_n_0 ,\slv_reg0_reg[3]_rep__5_n_0 ,\slv_reg0_reg[2]_rep__5_n_0 ,\slv_reg0_reg[1]_rep__5_n_0 ,\slv_reg0_reg[0]_rep__5_n_0 }),
        .DIA(slv_reg1[0]),
        .DIB(slv_reg1[1]),
        .DIC(slv_reg1[2]),
        .DID(1'b0),
        .DOA(texture_data_reg_2048_2111_0_2_n_0),
        .DOB(texture_data_reg_2048_2111_0_2_n_1),
        .DOC(texture_data_reg_2048_2111_0_2_n_2),
        .DOD(NLW_texture_data_reg_2048_2111_0_2_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_2048_2111_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    texture_data_reg_2048_2111_0_2_i_1
       (.I0(\slv_reg0_reg_n_0_[12] ),
        .I1(\slv_reg0_reg_n_0_[10] ),
        .I2(\slv_reg0_reg_n_0_[11] ),
        .I3(texture_data_reg_0_63_0_2_i_3_n_0),
        .I4(\slv_reg0_reg_n_0_[9] ),
        .I5(\slv_reg0_reg_n_0_[8] ),
        .O(texture_data_reg_2048_2111_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "2048" *) 
  (* ram_addr_end = "2111" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h9FBFF7FB8FFFFB80),
    .INIT_C(64'h007FF80008000000),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_2048_2111_3_5
       (.ADDRA({\rgb_out[5]_i_19_0 [2],\rgb_out[5]_i_27_0 [3:2],out[2],\rgb_out[5]_i_27_0 [1],\rgb_out[5]_i_19_0 [0]}),
        .ADDRB({\rgb_out[5]_i_19_0 [2],\rgb_out[5]_i_27_0 [3:2],out[2],\rgb_out[5]_i_27_0 [1],\rgb_out[5]_i_19_0 [0]}),
        .ADDRC({\rgb_out[5]_i_19_0 [2],\rgb_out[5]_i_27_0 [3:2],out[2],\rgb_out[5]_i_19_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__3_n_0 ,\slv_reg0_reg[4]_rep__3_n_0 ,\slv_reg0_reg[3]_rep__3_n_0 ,\slv_reg0_reg[2]_rep__3_n_0 ,\slv_reg0_reg[1]_rep__3_n_0 ,\slv_reg0_reg[0]_rep__3_n_0 }),
        .DIA(slv_reg1[3]),
        .DIB(slv_reg1[4]),
        .DIC(slv_reg1[5]),
        .DID(1'b0),
        .DOA(texture_data_reg_2048_2111_3_5_n_0),
        .DOB(texture_data_reg_2048_2111_3_5_n_1),
        .DOC(texture_data_reg_2048_2111_3_5_n_2),
        .DOD(NLW_texture_data_reg_2048_2111_3_5_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_2048_2111_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "2048" *) 
  (* ram_addr_end = "2111" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'h7FFFFFFC77FFFFFC),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h9FA017FB8FFFFB80),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_2048_2111_6_8
       (.ADDRA({\rgb_out[8]_i_19_0 [2],out[4:2],\rgb_out[8]_i_19_0 [1:0]}),
        .ADDRB({\rgb_out[8]_i_19_0 [2],out[4:2],\rgb_out[8]_i_19_0 [1:0]}),
        .ADDRC({\rgb_out[8]_i_19_0 [2],out[4:2],\rgb_out[8]_i_19_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__1_n_0 ,\slv_reg0_reg[4]_rep__1_n_0 ,\slv_reg0_reg[3]_rep__1_n_0 ,\slv_reg0_reg[2]_rep__1_n_0 ,\slv_reg0_reg[1]_rep__1_n_0 ,\slv_reg0_reg[0]_rep__1_n_0 }),
        .DIA(slv_reg1[6]),
        .DIB(slv_reg1[7]),
        .DIC(slv_reg1[8]),
        .DID(1'b0),
        .DOA(texture_data_reg_2048_2111_6_8_n_0),
        .DOB(texture_data_reg_2048_2111_6_8_n_1),
        .DOC(texture_data_reg_2048_2111_6_8_n_2),
        .DOD(NLW_texture_data_reg_2048_2111_6_8_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_2048_2111_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "2048" *) 
  (* ram_addr_end = "2111" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'h007FF80008000000),
    .INIT_B(64'h7FFFFFFC77FFFFFC),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_2048_2111_9_11
       (.ADDRA({\rgb_out[11]_i_32_0 [4:2],out[2],\rgb_out[11]_i_44_0 [0],\rgb_out[11]_i_32_0 [0]}),
        .ADDRB({\rgb_out[11]_i_32_0 [4:2],out[2],\rgb_out[11]_i_44_0 [0],\rgb_out[11]_i_32_0 [0]}),
        .ADDRC({\rgb_out[11]_i_32_0 [4:2],out[2],\rgb_out[11]_i_32_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep_n_0 ,\slv_reg0_reg[4]_rep_n_0 ,\slv_reg0_reg[3]_rep_n_0 ,\slv_reg0_reg[2]_rep_n_0 ,\slv_reg0_reg[1]_rep_n_0 ,\slv_reg0_reg[0]_rep_n_0 }),
        .DIA(slv_reg1[9]),
        .DIB(slv_reg1[10]),
        .DIC(slv_reg1[11]),
        .DID(1'b0),
        .DOA(texture_data_reg_2048_2111_9_11_n_0),
        .DOB(texture_data_reg_2048_2111_9_11_n_1),
        .DOC(texture_data_reg_2048_2111_9_11_n_2),
        .DOD(NLW_texture_data_reg_2048_2111_9_11_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_2048_2111_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "2112" *) 
  (* ram_addr_end = "2175" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'hFFFFFFFFB0000024),
    .INIT_B(64'h1FFFFFEC2FFFFFC8),
    .INIT_C(64'h6000000F4000000F),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_2112_2175_0_2
       (.ADDRA({vcount_nxt[0],\rgb_out[2]_i_26_0 ,out[2],ADDRC[1:0]}),
        .ADDRB({vcount_nxt[0],\rgb_out[2]_i_26_0 ,out[2],ADDRC[1:0]}),
        .ADDRC({vcount_nxt[0],\rgb_out[2]_i_26_0 ,out[2],ADDRC[1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__5_n_0 ,\slv_reg0_reg[4]_rep__5_n_0 ,\slv_reg0_reg[3]_rep__5_n_0 ,\slv_reg0_reg[2]_rep__5_n_0 ,\slv_reg0_reg[1]_rep__5_n_0 ,\slv_reg0_reg[0]_rep__5_n_0 }),
        .DIA(slv_reg1[0]),
        .DIB(slv_reg1[1]),
        .DIC(slv_reg1[2]),
        .DID(1'b0),
        .DOA(texture_data_reg_2112_2175_0_2_n_0),
        .DOB(texture_data_reg_2112_2175_0_2_n_1),
        .DOC(texture_data_reg_2112_2175_0_2_n_2),
        .DOD(NLW_texture_data_reg_2112_2175_0_2_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_2112_2175_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000002000)) 
    texture_data_reg_2112_2175_0_2_i_1
       (.I0(\slv_reg0_reg_n_0_[6] ),
        .I1(\slv_reg0_reg_n_0_[12] ),
        .I2(\slv_reg0_reg_n_0_[11] ),
        .I3(texture_data_reg_1088_1151_0_2_i_2_n_0),
        .I4(\slv_reg0_reg_n_0_[10] ),
        .I5(\slv_reg0_reg_n_0_[9] ),
        .O(texture_data_reg_2112_2175_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "2112" *) 
  (* ram_addr_end = "2175" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h1FFFFFF01FFFFFF0),
    .INIT_B(64'hFFFFFFFF97FFFFE4),
    .INIT_C(64'h1FFFFFEC08000008),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_2112_2175_3_5
       (.ADDRA({\rgb_out[5]_i_19_0 [2],\rgb_out[5]_i_27_0 [3:2],out[2],\rgb_out[5]_i_27_0 [1:0]}),
        .ADDRB({\rgb_out[5]_i_19_0 [2],\rgb_out[5]_i_27_0 [3:2],out[2],\rgb_out[5]_i_27_0 [1:0]}),
        .ADDRC({\rgb_out[5]_i_19_0 [2],\rgb_out[5]_i_27_0 [3:2],out[2],\rgb_out[5]_i_27_0 [1],\rgb_out[5]_i_19_0 [0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__3_n_0 ,\slv_reg0_reg[4]_rep__3_n_0 ,\slv_reg0_reg[3]_rep__3_n_0 ,\slv_reg0_reg[2]_rep__3_n_0 ,\slv_reg0_reg[1]_rep__3_n_0 ,\slv_reg0_reg[0]_rep__3_n_0 }),
        .DIA(slv_reg1[3]),
        .DIB(slv_reg1[4]),
        .DIC(slv_reg1[5]),
        .DID(1'b0),
        .DOA(texture_data_reg_2112_2175_3_5_n_0),
        .DOB(texture_data_reg_2112_2175_3_5_n_1),
        .DOC(texture_data_reg_2112_2175_3_5_n_2),
        .DOD(NLW_texture_data_reg_2112_2175_3_5_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_2112_2175_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "2112" *) 
  (* ram_addr_end = "2175" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'h6000000F6000000F),
    .INIT_B(64'h1FFFFFF01FFFFFF0),
    .INIT_C(64'hEFFFFFDF9FFFFFE4),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_2112_2175_6_8
       (.ADDRA({\rgb_out[8]_i_19_0 [2],out[4:2],\rgb_out[8]_i_19_0 [1:0]}),
        .ADDRB({\rgb_out[8]_i_19_0 [2],out[4:2],\rgb_out[8]_i_19_0 [1:0]}),
        .ADDRC({\rgb_out[8]_i_19_0 [2],out[4:2],\rgb_out[8]_i_19_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__1_n_0 ,\slv_reg0_reg[4]_rep__1_n_0 ,\slv_reg0_reg[3]_rep__1_n_0 ,\slv_reg0_reg[2]_rep__1_n_0 ,\slv_reg0_reg[1]_rep__1_n_0 ,\slv_reg0_reg[0]_rep__1_n_0 }),
        .DIA(slv_reg1[6]),
        .DIB(slv_reg1[7]),
        .DIC(slv_reg1[8]),
        .DID(1'b0),
        .DOA(texture_data_reg_2112_2175_6_8_n_0),
        .DOB(texture_data_reg_2112_2175_6_8_n_1),
        .DOC(texture_data_reg_2112_2175_6_8_n_2),
        .DOD(NLW_texture_data_reg_2112_2175_6_8_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_2112_2175_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "2112" *) 
  (* ram_addr_end = "2175" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'h1FFFFFEC00000008),
    .INIT_B(64'h6000000F6000000F),
    .INIT_C(64'h1FFFFFF01FFFFFF0),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_2112_2175_9_11
       (.ADDRA({\rgb_out[11]_i_32_0 [4:2],out[2],\rgb_out[11]_i_44_0 [0],\rgb_out[11]_i_32_0 [0]}),
        .ADDRB({\rgb_out[11]_i_32_0 [4:2],out[2],\rgb_out[11]_i_44_0 [0],\rgb_out[11]_i_32_0 [0]}),
        .ADDRC({\rgb_out[11]_i_32_0 [4:2],out[2],\rgb_out[11]_i_44_0 [0],\rgb_out[11]_i_32_0 [0]}),
        .ADDRD({\slv_reg0_reg[5]_rep_n_0 ,\slv_reg0_reg[4]_rep_n_0 ,\slv_reg0_reg[3]_rep_n_0 ,\slv_reg0_reg[2]_rep_n_0 ,\slv_reg0_reg[1]_rep_n_0 ,\slv_reg0_reg[0]_rep_n_0 }),
        .DIA(slv_reg1[9]),
        .DIB(slv_reg1[10]),
        .DIC(slv_reg1[11]),
        .DID(1'b0),
        .DOA(texture_data_reg_2112_2175_9_11_n_0),
        .DOB(texture_data_reg_2112_2175_9_11_n_1),
        .DOC(texture_data_reg_2112_2175_9_11_n_2),
        .DOD(NLW_texture_data_reg_2112_2175_9_11_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_2112_2175_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "2176" *) 
  (* ram_addr_end = "2239" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h600000080000000C),
    .INIT_B(64'hFFFFFFFFFFFFFFF3),
    .INIT_C(64'h0000000300000003),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_2176_2239_0_2
       (.ADDRA({vcount_nxt[0],\rgb_out[2]_i_26_0 ,out[2],ADDRC[1:0]}),
        .ADDRB({vcount_nxt[0],\rgb_out[2]_i_26_0 ,out[2],ADDRC[1:0]}),
        .ADDRC({vcount_nxt[0],\rgb_out[2]_i_26_0 ,out[2],ADDRC[1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__5_n_0 ,\slv_reg0_reg[4]_rep__5_n_0 ,\slv_reg0_reg[3]_rep__5_n_0 ,\slv_reg0_reg[2]_rep__5_n_0 ,\slv_reg0_reg[1]_rep__5_n_0 ,\slv_reg0_reg[0]_rep__5_n_0 }),
        .DIA(slv_reg1[0]),
        .DIB(slv_reg1[1]),
        .DIC(slv_reg1[2]),
        .DID(1'b0),
        .DOA(texture_data_reg_2176_2239_0_2_n_0),
        .DOB(texture_data_reg_2176_2239_0_2_n_1),
        .DOC(texture_data_reg_2176_2239_0_2_n_2),
        .DOD(NLW_texture_data_reg_2176_2239_0_2_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_2176_2239_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000002000)) 
    texture_data_reg_2176_2239_0_2_i_1
       (.I0(\slv_reg0_reg_n_0_[7] ),
        .I1(\slv_reg0_reg_n_0_[12] ),
        .I2(\slv_reg0_reg_n_0_[11] ),
        .I3(texture_data_reg_1152_1215_0_2_i_2_n_0),
        .I4(\slv_reg0_reg_n_0_[10] ),
        .I5(\slv_reg0_reg_n_0_[9] ),
        .O(texture_data_reg_2176_2239_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "2176" *) 
  (* ram_addr_end = "2239" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h7FFFFFFC7FFFFFFC),
    .INIT_B(64'h6000000CA000000C),
    .INIT_C(64'hFFFFFFFB5FFFFFF3),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_2176_2239_3_5
       (.ADDRA({\rgb_out[5]_i_19_0 [2],\rgb_out[5]_i_27_0 [3:2],out[2],\rgb_out[5]_i_27_0 [1:0]}),
        .ADDRB({\rgb_out[5]_i_19_0 [2],\rgb_out[5]_i_27_0 [3:2],out[2],\rgb_out[5]_i_27_0 [1:0]}),
        .ADDRC({\rgb_out[5]_i_19_0 [2],\rgb_out[5]_i_27_0 [3:2],out[2],\rgb_out[5]_i_27_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__3_n_0 ,\slv_reg0_reg[4]_rep__3_n_0 ,\slv_reg0_reg[3]_rep__3_n_0 ,\slv_reg0_reg[2]_rep__3_n_0 ,\slv_reg0_reg[1]_rep__3_n_0 ,\slv_reg0_reg[0]_rep__3_n_0 }),
        .DIA(slv_reg1[3]),
        .DIB(slv_reg1[4]),
        .DIC(slv_reg1[5]),
        .DID(1'b0),
        .DOA(texture_data_reg_2176_2239_3_5_n_0),
        .DOB(texture_data_reg_2176_2239_3_5_n_1),
        .DOC(texture_data_reg_2176_2239_3_5_n_2),
        .DOD(NLW_texture_data_reg_2176_2239_3_5_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_2176_2239_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "2176" *) 
  (* ram_addr_end = "2239" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'h0000000300000003),
    .INIT_B(64'h7FFFFFFC7FFFFFFC),
    .INIT_C(64'h6000000CE000000C),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_2176_2239_6_8
       (.ADDRA({\rgb_out[8]_i_19_0 [2],out[4:2],\rgb_out[8]_i_19_0 [1:0]}),
        .ADDRB({\rgb_out[8]_i_19_0 [2],out[4:2],\rgb_out[8]_i_19_0 [1:0]}),
        .ADDRC({\rgb_out[8]_i_19_0 [2],out[4:2],\rgb_out[8]_i_19_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__1_n_0 ,\slv_reg0_reg[4]_rep__1_n_0 ,\slv_reg0_reg[3]_rep__1_n_0 ,\slv_reg0_reg[2]_rep__1_n_0 ,\slv_reg0_reg[1]_rep__1_n_0 ,\slv_reg0_reg[0]_rep__1_n_0 }),
        .DIA(slv_reg1[6]),
        .DIB(slv_reg1[7]),
        .DIC(slv_reg1[8]),
        .DID(1'b0),
        .DOA(texture_data_reg_2176_2239_6_8_n_0),
        .DOB(texture_data_reg_2176_2239_6_8_n_1),
        .DOC(texture_data_reg_2176_2239_6_8_n_2),
        .DOD(NLW_texture_data_reg_2176_2239_6_8_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_2176_2239_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "2176" *) 
  (* ram_addr_end = "2239" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'hFFFFFFFB1FFFFFF3),
    .INIT_B(64'h0000000300000003),
    .INIT_C(64'h7FFFFFFC7FFFFFFC),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_2176_2239_9_11
       (.ADDRA({\rgb_out[11]_i_32_0 [4:2],out[2],\rgb_out[11]_i_44_0 [0],\rgb_out[11]_i_32_0 [0]}),
        .ADDRB({\rgb_out[11]_i_32_0 [4:2],out[2],\rgb_out[11]_i_44_0 [0],\rgb_out[11]_i_32_0 [0]}),
        .ADDRC({\rgb_out[11]_i_32_0 [4:2],out[2],\rgb_out[11]_i_44_0 [0],\rgb_out[11]_i_32_0 [0]}),
        .ADDRD({\slv_reg0_reg[5]_rep_n_0 ,\slv_reg0_reg[4]_rep_n_0 ,\slv_reg0_reg[3]_rep_n_0 ,\slv_reg0_reg[2]_rep_n_0 ,\slv_reg0_reg[1]_rep_n_0 ,\slv_reg0_reg[0]_rep_n_0 }),
        .DIA(slv_reg1[9]),
        .DIB(slv_reg1[10]),
        .DIC(slv_reg1[11]),
        .DID(1'b0),
        .DOA(texture_data_reg_2176_2239_9_11_n_0),
        .DOB(texture_data_reg_2176_2239_9_11_n_1),
        .DOC(texture_data_reg_2176_2239_9_11_n_2),
        .DOD(NLW_texture_data_reg_2176_2239_9_11_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_2176_2239_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "2240" *) 
  (* ram_addr_end = "2303" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000400000004),
    .INIT_B(64'hFFFFFFFBFFFFFFFB),
    .INIT_C(64'h0000000300000003),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_2240_2303_0_2
       (.ADDRA({vcount_nxt[0],\rgb_out[2]_i_26_0 ,out[2],ADDRC[1:0]}),
        .ADDRB({vcount_nxt[0],\rgb_out[2]_i_26_0 ,out[2],ADDRC[1:0]}),
        .ADDRC({vcount_nxt[0],\rgb_out[2]_i_26_0 ,out[2],ADDRC[1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__5_n_0 ,\slv_reg0_reg[4]_rep__5_n_0 ,\slv_reg0_reg[3]_rep__5_n_0 ,\slv_reg0_reg[2]_rep__5_n_0 ,\slv_reg0_reg[1]_rep__5_n_0 ,\slv_reg0_reg[0]_rep__5_n_0 }),
        .DIA(slv_reg1[0]),
        .DIB(slv_reg1[1]),
        .DIC(slv_reg1[2]),
        .DID(1'b0),
        .DOA(texture_data_reg_2240_2303_0_2_n_0),
        .DOB(texture_data_reg_2240_2303_0_2_n_1),
        .DOC(texture_data_reg_2240_2303_0_2_n_2),
        .DOD(NLW_texture_data_reg_2240_2303_0_2_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_2240_2303_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    texture_data_reg_2240_2303_0_2_i_1
       (.I0(\slv_reg0_reg_n_0_[7] ),
        .I1(\slv_reg0_reg_n_0_[6] ),
        .I2(\slv_reg0_reg_n_0_[11] ),
        .I3(texture_data_reg_2240_2303_0_2_i_2_n_0),
        .I4(\slv_reg0_reg_n_0_[9] ),
        .I5(\slv_reg0_reg_n_0_[8] ),
        .O(texture_data_reg_2240_2303_0_2_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT2 #(
    .INIT(4'h1)) 
    texture_data_reg_2240_2303_0_2_i_2
       (.I0(\slv_reg0_reg_n_0_[12] ),
        .I1(\slv_reg0_reg_n_0_[10] ),
        .O(texture_data_reg_2240_2303_0_2_i_2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "2240" *) 
  (* ram_addr_end = "2303" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h7FFFFFFC7FFFFFFC),
    .INIT_B(64'h0000000400000004),
    .INIT_C(64'hFFFFFFFBFFFFFFFB),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_2240_2303_3_5
       (.ADDRA({\rgb_out[5]_i_19_0 [2],\rgb_out[5]_i_27_0 [3:2],out[2],\rgb_out[5]_i_27_0 [1:0]}),
        .ADDRB({\rgb_out[5]_i_19_0 [2],\rgb_out[5]_i_27_0 [3:2],out[2],\rgb_out[5]_i_27_0 [1:0]}),
        .ADDRC({\rgb_out[5]_i_19_0 [2],\rgb_out[5]_i_27_0 [3:2],out[2],\rgb_out[5]_i_27_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__3_n_0 ,\slv_reg0_reg[4]_rep__3_n_0 ,\slv_reg0_reg[3]_rep__3_n_0 ,\slv_reg0_reg[2]_rep__3_n_0 ,\slv_reg0_reg[1]_rep__3_n_0 ,\slv_reg0_reg[0]_rep__3_n_0 }),
        .DIA(slv_reg1[3]),
        .DIB(slv_reg1[4]),
        .DIC(slv_reg1[5]),
        .DID(1'b0),
        .DOA(texture_data_reg_2240_2303_3_5_n_0),
        .DOB(texture_data_reg_2240_2303_3_5_n_1),
        .DOC(texture_data_reg_2240_2303_3_5_n_2),
        .DOD(NLW_texture_data_reg_2240_2303_3_5_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_2240_2303_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "2240" *) 
  (* ram_addr_end = "2303" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'h0000000300000003),
    .INIT_B(64'h7FFFFFFC7FFFFFFC),
    .INIT_C(64'h0000000400000004),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_2240_2303_6_8
       (.ADDRA({\rgb_out[8]_i_19_0 [2],out[4:2],\rgb_out[8]_i_19_0 [1:0]}),
        .ADDRB({\rgb_out[8]_i_19_0 [2],out[4:2],\rgb_out[8]_i_19_0 [1:0]}),
        .ADDRC({\rgb_out[8]_i_19_0 [2],out[4:2],\rgb_out[8]_i_19_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__1_n_0 ,\slv_reg0_reg[4]_rep__1_n_0 ,\slv_reg0_reg[3]_rep__1_n_0 ,\slv_reg0_reg[2]_rep__1_n_0 ,\slv_reg0_reg[1]_rep__1_n_0 ,\slv_reg0_reg[0]_rep__1_n_0 }),
        .DIA(slv_reg1[6]),
        .DIB(slv_reg1[7]),
        .DIC(slv_reg1[8]),
        .DID(1'b0),
        .DOA(texture_data_reg_2240_2303_6_8_n_0),
        .DOB(texture_data_reg_2240_2303_6_8_n_1),
        .DOC(texture_data_reg_2240_2303_6_8_n_2),
        .DOD(NLW_texture_data_reg_2240_2303_6_8_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_2240_2303_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "2240" *) 
  (* ram_addr_end = "2303" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'hFFFFFFFBFFFFFFFB),
    .INIT_B(64'h0000000300000003),
    .INIT_C(64'h7FFFFFFC7FFFFFFC),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_2240_2303_9_11
       (.ADDRA({\rgb_out[11]_i_32_0 [4:2],out[2],\rgb_out[11]_i_44_0 [0],\rgb_out[11]_i_32_0 [0]}),
        .ADDRB({\rgb_out[11]_i_32_0 [4:2],out[2],\rgb_out[11]_i_44_0 [0],\rgb_out[11]_i_32_0 [0]}),
        .ADDRC({\rgb_out[11]_i_32_0 [4:2],out[2],\rgb_out[11]_i_44_0 [0],\rgb_out[11]_i_32_0 [0]}),
        .ADDRD({\slv_reg0_reg[5]_rep_n_0 ,\slv_reg0_reg[4]_rep_n_0 ,\slv_reg0_reg[3]_rep_n_0 ,\slv_reg0_reg[2]_rep_n_0 ,\slv_reg0_reg[1]_rep_n_0 ,\slv_reg0_reg[0]_rep_n_0 }),
        .DIA(slv_reg1[9]),
        .DIB(slv_reg1[10]),
        .DIC(slv_reg1[11]),
        .DID(1'b0),
        .DOA(texture_data_reg_2240_2303_9_11_n_0),
        .DOB(texture_data_reg_2240_2303_9_11_n_1),
        .DOC(texture_data_reg_2240_2303_9_11_n_2),
        .DOD(NLW_texture_data_reg_2240_2303_9_11_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_2240_2303_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "2304" *) 
  (* ram_addr_end = "2367" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000300000003),
    .INIT_B(64'hFFFFFFFFFFFFFFFC),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_2304_2367_0_2
       (.ADDRA({vcount_nxt[0],\rgb_out[2]_i_26_0 ,out[2],ADDRC[1:0]}),
        .ADDRB({vcount_nxt[0],\rgb_out[2]_i_26_0 ,out[2],ADDRC[1:0]}),
        .ADDRC({vcount_nxt[0],\rgb_out[2]_i_26_0 ,out[2],ADDRC[1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__5_n_0 ,\slv_reg0_reg[4]_rep__5_n_0 ,\slv_reg0_reg[3]_rep__5_n_0 ,\slv_reg0_reg[2]_rep__5_n_0 ,\slv_reg0_reg[1]_rep__5_n_0 ,\slv_reg0_reg[0]_rep__5_n_0 }),
        .DIA(slv_reg1[0]),
        .DIB(slv_reg1[1]),
        .DIC(slv_reg1[2]),
        .DID(1'b0),
        .DOA(texture_data_reg_2304_2367_0_2_n_0),
        .DOB(texture_data_reg_2304_2367_0_2_n_1),
        .DOC(texture_data_reg_2304_2367_0_2_n_2),
        .DOD(NLW_texture_data_reg_2304_2367_0_2_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_2304_2367_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    texture_data_reg_2304_2367_0_2_i_1
       (.I0(\slv_reg0_reg_n_0_[8] ),
        .I1(\slv_reg0_reg_n_0_[12] ),
        .I2(\slv_reg0_reg_n_0_[11] ),
        .I3(\slv_reg0_reg_n_0_[10] ),
        .I4(\slv_reg0_reg_n_0_[9] ),
        .I5(texture_data_reg_0_63_0_2_i_3_n_0),
        .O(texture_data_reg_2304_2367_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "2304" *) 
  (* ram_addr_end = "2367" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h7FFFFFFF7FFFFFFF),
    .INIT_B(64'h0000000300000003),
    .INIT_C(64'hFFFFFFFFFFFFFFFC),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_2304_2367_3_5
       (.ADDRA({\rgb_out[5]_i_19_0 [2],\rgb_out[5]_i_18_0 [1],\rgb_out[5]_i_27_0 [2],out[2],\rgb_out[5]_i_19_0 [1:0]}),
        .ADDRB({\rgb_out[5]_i_19_0 [2],\rgb_out[5]_i_27_0 [3:2],out[2],\rgb_out[5]_i_19_0 [1:0]}),
        .ADDRC({\rgb_out[5]_i_19_0 [2],\rgb_out[5]_i_27_0 [3:2],out[2],\rgb_out[5]_i_19_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__3_n_0 ,\slv_reg0_reg[4]_rep__3_n_0 ,\slv_reg0_reg[3]_rep__3_n_0 ,\slv_reg0_reg[2]_rep__3_n_0 ,\slv_reg0_reg[1]_rep__3_n_0 ,\slv_reg0_reg[0]_rep__3_n_0 }),
        .DIA(slv_reg1[3]),
        .DIB(slv_reg1[4]),
        .DIC(slv_reg1[5]),
        .DID(1'b0),
        .DOA(texture_data_reg_2304_2367_3_5_n_0),
        .DOB(texture_data_reg_2304_2367_3_5_n_1),
        .DOC(texture_data_reg_2304_2367_3_5_n_2),
        .DOD(NLW_texture_data_reg_2304_2367_3_5_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_2304_2367_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "2304" *) 
  (* ram_addr_end = "2367" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h7FFFFFFF7FFFFFFF),
    .INIT_C(64'h0000000300000003),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_2304_2367_6_8
       (.ADDRA({\rgb_out[8]_i_19_0 [2],out[4:2],\rgb_out[8]_i_19_0 [1:0]}),
        .ADDRB({\rgb_out[8]_i_19_0 [2],out[4:2],\rgb_out[8]_i_19_0 [1:0]}),
        .ADDRC({\rgb_out[8]_i_19_0 [2],out[4:2],\rgb_out[8]_i_19_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__1_n_0 ,\slv_reg0_reg[4]_rep__1_n_0 ,\slv_reg0_reg[3]_rep__1_n_0 ,\slv_reg0_reg[2]_rep__1_n_0 ,\slv_reg0_reg[1]_rep__1_n_0 ,\slv_reg0_reg[0]_rep__1_n_0 }),
        .DIA(slv_reg1[6]),
        .DIB(slv_reg1[7]),
        .DIC(slv_reg1[8]),
        .DID(1'b0),
        .DOA(texture_data_reg_2304_2367_6_8_n_0),
        .DOB(texture_data_reg_2304_2367_6_8_n_1),
        .DOC(texture_data_reg_2304_2367_6_8_n_2),
        .DOD(NLW_texture_data_reg_2304_2367_6_8_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_2304_2367_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "2304" *) 
  (* ram_addr_end = "2367" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'hFFFFFFFFFFFFFFFC),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h7FFFFFFF7FFFFFFF),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_2304_2367_9_11
       (.ADDRA({\rgb_out[11]_i_32_0 [4:2],out[2],\rgb_out[11]_i_32_0 [1],\rgb_out[11]_i_60_0 [0]}),
        .ADDRB({\rgb_out[11]_i_32_0 [4:2],out[2],\rgb_out[11]_i_32_0 [1],\rgb_out[11]_i_60_0 [0]}),
        .ADDRC({\rgb_out[11]_i_32_0 [4:2],out[2],\rgb_out[11]_i_32_0 [1],\rgb_out[11]_i_60_0 [0]}),
        .ADDRD({\slv_reg0_reg[5]_rep_n_0 ,\slv_reg0_reg[4]_rep_n_0 ,\slv_reg0_reg[3]_rep_n_0 ,\slv_reg0_reg[2]_rep_n_0 ,\slv_reg0_reg[1]_rep_n_0 ,\slv_reg0_reg[0]_rep_n_0 }),
        .DIA(slv_reg1[9]),
        .DIB(slv_reg1[10]),
        .DIC(slv_reg1[11]),
        .DID(1'b0),
        .DOA(texture_data_reg_2304_2367_9_11_n_0),
        .DOB(texture_data_reg_2304_2367_9_11_n_1),
        .DOC(texture_data_reg_2304_2367_9_11_n_2),
        .DOD(NLW_texture_data_reg_2304_2367_9_11_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_2304_2367_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "2368" *) 
  (* ram_addr_end = "2431" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000060000000),
    .INIT_B(64'hFFFFFFFFFFFFFFFF),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_2368_2431_0_2
       (.ADDRA({vcount_nxt[0],\rgb_out[2]_i_26_0 ,out[2],ADDRC[1:0]}),
        .ADDRB({vcount_nxt[0],\rgb_out[2]_i_26_0 ,out[2],ADDRC[1:0]}),
        .ADDRC({vcount_nxt[0],\rgb_out[2]_i_26_0 ,out[2],ADDRC[1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__5_n_0 ,\slv_reg0_reg[4]_rep__5_n_0 ,\slv_reg0_reg[3]_rep__5_n_0 ,\slv_reg0_reg[2]_rep__5_n_0 ,\slv_reg0_reg[1]_rep__5_n_0 ,\slv_reg0_reg[0]_rep__5_n_0 }),
        .DIA(slv_reg1[0]),
        .DIB(slv_reg1[1]),
        .DIC(slv_reg1[2]),
        .DID(1'b0),
        .DOA(texture_data_reg_2368_2431_0_2_n_0),
        .DOB(texture_data_reg_2368_2431_0_2_n_1),
        .DOC(texture_data_reg_2368_2431_0_2_n_2),
        .DOD(NLW_texture_data_reg_2368_2431_0_2_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_2368_2431_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    texture_data_reg_2368_2431_0_2_i_1
       (.I0(\slv_reg0_reg_n_0_[8] ),
        .I1(\slv_reg0_reg_n_0_[6] ),
        .I2(\slv_reg0_reg_n_0_[11] ),
        .I3(\slv_reg0_reg_n_0_[9] ),
        .I4(\slv_reg0_reg_n_0_[7] ),
        .I5(texture_data_reg_2240_2303_0_2_i_2_n_0),
        .O(texture_data_reg_2368_2431_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "2368" *) 
  (* ram_addr_end = "2431" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h7FFFFFFF7FFFFFFF),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'hFFFFFFFFFFFFFFFF),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_2368_2431_3_5
       (.ADDRA({\rgb_out[5]_i_19_0 [2],\rgb_out[5]_i_18_0 ,out[2],\rgb_out[5]_i_19_0 [1:0]}),
        .ADDRB({\rgb_out[5]_i_19_0 [2],\rgb_out[5]_i_18_0 ,out[2],\rgb_out[5]_i_19_0 [1:0]}),
        .ADDRC({\rgb_out[5]_i_19_0 [2],\rgb_out[5]_i_18_0 ,out[2],\rgb_out[5]_i_19_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__3_n_0 ,\slv_reg0_reg[4]_rep__3_n_0 ,\slv_reg0_reg[3]_rep__3_n_0 ,\slv_reg0_reg[2]_rep__3_n_0 ,\slv_reg0_reg[1]_rep__3_n_0 ,\slv_reg0_reg[0]_rep__3_n_0 }),
        .DIA(slv_reg1[3]),
        .DIB(slv_reg1[4]),
        .DIC(slv_reg1[5]),
        .DID(1'b0),
        .DOA(texture_data_reg_2368_2431_3_5_n_0),
        .DOB(texture_data_reg_2368_2431_3_5_n_1),
        .DOC(texture_data_reg_2368_2431_3_5_n_2),
        .DOD(NLW_texture_data_reg_2368_2431_3_5_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_2368_2431_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "2368" *) 
  (* ram_addr_end = "2431" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h7FFFFFFF7FFFFFFF),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_2368_2431_6_8
       (.ADDRA({\rgb_out[8]_i_19_0 [2],out[4:2],\rgb_out[8]_i_19_0 [1:0]}),
        .ADDRB({\rgb_out[8]_i_19_0 [2],out[4:2],\rgb_out[8]_i_19_0 [1:0]}),
        .ADDRC({\rgb_out[8]_i_19_0 [2],out[4:2],\rgb_out[8]_i_19_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__1_n_0 ,\slv_reg0_reg[4]_rep__1_n_0 ,\slv_reg0_reg[3]_rep__1_n_0 ,\slv_reg0_reg[2]_rep__1_n_0 ,\slv_reg0_reg[1]_rep__1_n_0 ,\slv_reg0_reg[0]_rep__1_n_0 }),
        .DIA(slv_reg1[6]),
        .DIB(slv_reg1[7]),
        .DIC(slv_reg1[8]),
        .DID(1'b0),
        .DOA(texture_data_reg_2368_2431_6_8_n_0),
        .DOB(texture_data_reg_2368_2431_6_8_n_1),
        .DOC(texture_data_reg_2368_2431_6_8_n_2),
        .DOD(NLW_texture_data_reg_2368_2431_6_8_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_2368_2431_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "2368" *) 
  (* ram_addr_end = "2431" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'hFFFFFFFFFFFFFFFF),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h7FFFFFFF7FFFFFFF),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_2368_2431_9_11
       (.ADDRA({\rgb_out[11]_i_32_0 [4:2],out[2],\rgb_out[11]_i_32_0 [1],\rgb_out[11]_i_60_0 [0]}),
        .ADDRB({\rgb_out[11]_i_32_0 [4:2],out[2],\rgb_out[11]_i_32_0 [1],\rgb_out[11]_i_60_0 [0]}),
        .ADDRC({\rgb_out[11]_i_32_0 [4:2],out[2],\rgb_out[11]_i_32_0 [1],\rgb_out[11]_i_60_0 [0]}),
        .ADDRD({\slv_reg0_reg[5]_rep_n_0 ,\slv_reg0_reg[4]_rep_n_0 ,\slv_reg0_reg[3]_rep_n_0 ,\slv_reg0_reg[2]_rep_n_0 ,\slv_reg0_reg[1]_rep_n_0 ,\slv_reg0_reg[0]_rep_n_0 }),
        .DIA(slv_reg1[9]),
        .DIB(slv_reg1[10]),
        .DIC(slv_reg1[11]),
        .DID(1'b0),
        .DOA(texture_data_reg_2368_2431_9_11_n_0),
        .DOB(texture_data_reg_2368_2431_9_11_n_1),
        .DOC(texture_data_reg_2368_2431_9_11_n_2),
        .DOD(NLW_texture_data_reg_2368_2431_9_11_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_2368_2431_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "2432" *) 
  (* ram_addr_end = "2495" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h80000004E8000005),
    .INIT_B(64'h7FFFFFFB7FFFFFFB),
    .INIT_C(64'h6000000360000003),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_2432_2495_0_2
       (.ADDRA({vcount_nxt[0],\rgb_out[2]_i_26_0 ,out[2],ADDRC[1:0]}),
        .ADDRB({vcount_nxt[0],\rgb_out[2]_i_26_0 ,out[2],ADDRC[1:0]}),
        .ADDRC({vcount_nxt[0],\rgb_out[2]_i_26_0 ,out[2],ADDRC[1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__5_n_0 ,\slv_reg0_reg[4]_rep__5_n_0 ,\slv_reg0_reg[3]_rep__5_n_0 ,\slv_reg0_reg[2]_rep__5_n_0 ,\slv_reg0_reg[1]_rep__5_n_0 ,\slv_reg0_reg[0]_rep__5_n_0 }),
        .DIA(slv_reg1[0]),
        .DIB(slv_reg1[1]),
        .DIC(slv_reg1[2]),
        .DID(1'b0),
        .DOA(texture_data_reg_2432_2495_0_2_n_0),
        .DOB(texture_data_reg_2432_2495_0_2_n_1),
        .DOC(texture_data_reg_2432_2495_0_2_n_2),
        .DOD(NLW_texture_data_reg_2432_2495_0_2_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_2432_2495_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    texture_data_reg_2432_2495_0_2_i_1
       (.I0(\slv_reg0_reg_n_0_[8] ),
        .I1(\slv_reg0_reg_n_0_[7] ),
        .I2(\slv_reg0_reg_n_0_[11] ),
        .I3(\slv_reg0_reg_n_0_[9] ),
        .I4(\slv_reg0_reg_n_0_[6] ),
        .I5(texture_data_reg_2240_2303_0_2_i_2_n_0),
        .O(texture_data_reg_2432_2495_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "2432" *) 
  (* ram_addr_end = "2495" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h1FFFFFFC1FFFFFFC),
    .INIT_B(64'h80000004E0000005),
    .INIT_C(64'h7FFFFFFB7FFFFFFB),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_2432_2495_3_5
       (.ADDRA({\rgb_out[5]_i_19_0 [2],\rgb_out[5]_i_18_0 ,out[2],\rgb_out[5]_i_19_0 [1:0]}),
        .ADDRB({\rgb_out[5]_i_19_0 [2],\rgb_out[5]_i_18_0 ,out[2],\rgb_out[5]_i_19_0 [1:0]}),
        .ADDRC({\rgb_out[5]_i_19_0 [2],\rgb_out[5]_i_18_0 ,out[2],\rgb_out[5]_i_19_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__3_n_0 ,\slv_reg0_reg[4]_rep__3_n_0 ,\slv_reg0_reg[3]_rep__3_n_0 ,\slv_reg0_reg[2]_rep__3_n_0 ,\slv_reg0_reg[1]_rep__3_n_0 ,\slv_reg0_reg[0]_rep__3_n_0 }),
        .DIA(slv_reg1[3]),
        .DIB(slv_reg1[4]),
        .DIC(slv_reg1[5]),
        .DID(1'b0),
        .DOA(texture_data_reg_2432_2495_3_5_n_0),
        .DOB(texture_data_reg_2432_2495_3_5_n_1),
        .DOC(texture_data_reg_2432_2495_3_5_n_2),
        .DOD(NLW_texture_data_reg_2432_2495_3_5_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_2432_2495_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "2432" *) 
  (* ram_addr_end = "2495" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'h6000000360000003),
    .INIT_B(64'h1FFFFFFC1FFFFFFC),
    .INIT_C(64'h80000004E0000005),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_2432_2495_6_8
       (.ADDRA({\rgb_out[8]_i_19_0 [2],out[4:2],\rgb_out[8]_i_19_0 [1:0]}),
        .ADDRB({\rgb_out[8]_i_19_0 [2],out[4:2],\rgb_out[8]_i_19_0 [1:0]}),
        .ADDRC({\rgb_out[8]_i_19_0 [2],out[4:2],\rgb_out[8]_i_19_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__1_n_0 ,\slv_reg0_reg[4]_rep__1_n_0 ,\slv_reg0_reg[3]_rep__1_n_0 ,\slv_reg0_reg[2]_rep__1_n_0 ,\slv_reg0_reg[1]_rep__1_n_0 ,\slv_reg0_reg[0]_rep__1_n_0 }),
        .DIA(slv_reg1[6]),
        .DIB(slv_reg1[7]),
        .DIC(slv_reg1[8]),
        .DID(1'b0),
        .DOA(texture_data_reg_2432_2495_6_8_n_0),
        .DOB(texture_data_reg_2432_2495_6_8_n_1),
        .DOC(texture_data_reg_2432_2495_6_8_n_2),
        .DOD(NLW_texture_data_reg_2432_2495_6_8_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_2432_2495_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "2432" *) 
  (* ram_addr_end = "2495" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'h7FFFFFFB7FFFFFFB),
    .INIT_B(64'h6000000360000003),
    .INIT_C(64'h1FFFFFFC1FFFFFFC),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_2432_2495_9_11
       (.ADDRA({\rgb_out[11]_i_32_0 [4:2],out[2],\rgb_out[11]_i_32_0 [1:0]}),
        .ADDRB({\rgb_out[11]_i_32_0 [4:2],out[2],\rgb_out[11]_i_32_0 [1:0]}),
        .ADDRC({\rgb_out[11]_i_32_0 [4:2],out[2],\rgb_out[11]_i_32_0 [1],\rgb_out[11]_i_60_0 [0]}),
        .ADDRD({\slv_reg0_reg[5]_rep_n_0 ,\slv_reg0_reg[4]_rep_n_0 ,\slv_reg0_reg[3]_rep_n_0 ,\slv_reg0_reg[2]_rep_n_0 ,\slv_reg0_reg[1]_rep_n_0 ,\slv_reg0_reg[0]_rep_n_0 }),
        .DIA(slv_reg1[9]),
        .DIB(slv_reg1[10]),
        .DIC(slv_reg1[11]),
        .DID(1'b0),
        .DOA(texture_data_reg_2432_2495_9_11_n_0),
        .DOB(texture_data_reg_2432_2495_9_11_n_1),
        .DOC(texture_data_reg_2432_2495_9_11_n_2),
        .DOD(NLW_texture_data_reg_2432_2495_9_11_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_2432_2495_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "2496" *) 
  (* ram_addr_end = "2559" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h8200000092000011),
    .INIT_B(64'h7FFFFFEC7FFFFFEC),
    .INIT_C(64'h7800000F7800000F),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_2496_2559_0_2
       (.ADDRA({vcount_nxt[0],\rgb_out[2]_i_26_0 ,out[2],ADDRC[1:0]}),
        .ADDRB({vcount_nxt[0],\rgb_out[2]_i_26_0 ,out[2],ADDRC[1:0]}),
        .ADDRC({vcount_nxt[0],\rgb_out[2]_i_26_0 ,out[2],ADDRC[1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__5_n_0 ,\slv_reg0_reg[4]_rep__5_n_0 ,\slv_reg0_reg[3]_rep__5_n_0 ,\slv_reg0_reg[2]_rep__5_n_0 ,\slv_reg0_reg[1]_rep__5_n_0 ,\slv_reg0_reg[0]_rep__5_n_0 }),
        .DIA(slv_reg1[0]),
        .DIB(slv_reg1[1]),
        .DIC(slv_reg1[2]),
        .DID(1'b0),
        .DOA(texture_data_reg_2496_2559_0_2_n_0),
        .DOB(texture_data_reg_2496_2559_0_2_n_1),
        .DOC(texture_data_reg_2496_2559_0_2_n_2),
        .DOD(NLW_texture_data_reg_2496_2559_0_2_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_2496_2559_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    texture_data_reg_2496_2559_0_2_i_1
       (.I0(\slv_reg0_reg_n_0_[9] ),
        .I1(\slv_reg0_reg_n_0_[10] ),
        .I2(\slv_reg0_reg_n_0_[12] ),
        .I3(texture_data_reg_960_1023_0_2_i_2_n_0),
        .I4(\slv_reg0_reg_n_0_[11] ),
        .I5(\slv_reg0_reg_n_0_[8] ),
        .O(texture_data_reg_2496_2559_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "2496" *) 
  (* ram_addr_end = "2559" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h07FFFFF007FFFFF0),
    .INIT_B(64'h8200000090000011),
    .INIT_C(64'h7FFFFFEC7FFFFFEC),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_2496_2559_3_5
       (.ADDRA({\rgb_out[5]_i_19_0 [2],\rgb_out[5]_i_18_0 ,out[2],\rgb_out[5]_i_19_0 [1:0]}),
        .ADDRB({\rgb_out[5]_i_19_0 [2],\rgb_out[5]_i_18_0 ,out[2],\rgb_out[5]_i_19_0 [1:0]}),
        .ADDRC({\rgb_out[5]_i_19_0 [2],\rgb_out[5]_i_18_0 ,out[2],\rgb_out[5]_i_19_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__3_n_0 ,\slv_reg0_reg[4]_rep__3_n_0 ,\slv_reg0_reg[3]_rep__3_n_0 ,\slv_reg0_reg[2]_rep__3_n_0 ,\slv_reg0_reg[1]_rep__3_n_0 ,\slv_reg0_reg[0]_rep__3_n_0 }),
        .DIA(slv_reg1[3]),
        .DIB(slv_reg1[4]),
        .DIC(slv_reg1[5]),
        .DID(1'b0),
        .DOA(texture_data_reg_2496_2559_3_5_n_0),
        .DOB(texture_data_reg_2496_2559_3_5_n_1),
        .DOC(texture_data_reg_2496_2559_3_5_n_2),
        .DOD(NLW_texture_data_reg_2496_2559_3_5_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_2496_2559_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "2496" *) 
  (* ram_addr_end = "2559" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'h7800000F7800000F),
    .INIT_B(64'h07FFFFF007FFFFF0),
    .INIT_C(64'h8200000090000001),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_2496_2559_6_8
       (.ADDRA({\rgb_out[8]_i_19_0 [2],out[4:2],\rgb_out[8]_i_19_0 [1:0]}),
        .ADDRB({\rgb_out[8]_i_19_0 [2],out[4:2],\rgb_out[8]_i_19_0 [1:0]}),
        .ADDRC({\rgb_out[8]_i_19_0 [2],out[4:2],\rgb_out[8]_i_19_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__1_n_0 ,\slv_reg0_reg[4]_rep__1_n_0 ,\slv_reg0_reg[3]_rep__1_n_0 ,\slv_reg0_reg[2]_rep__1_n_0 ,\slv_reg0_reg[1]_rep__1_n_0 ,\slv_reg0_reg[0]_rep__1_n_0 }),
        .DIA(slv_reg1[6]),
        .DIB(slv_reg1[7]),
        .DIC(slv_reg1[8]),
        .DID(1'b0),
        .DOA(texture_data_reg_2496_2559_6_8_n_0),
        .DOB(texture_data_reg_2496_2559_6_8_n_1),
        .DOC(texture_data_reg_2496_2559_6_8_n_2),
        .DOD(NLW_texture_data_reg_2496_2559_6_8_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_2496_2559_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "2496" *) 
  (* ram_addr_end = "2559" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'h7FFFFFEC7FFFFFEC),
    .INIT_B(64'h7800000F7800000F),
    .INIT_C(64'h07FFFFF007FFFFF0),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_2496_2559_9_11
       (.ADDRA({\rgb_out[11]_i_32_0 [4:2],out[2],\rgb_out[11]_i_32_0 [1:0]}),
        .ADDRB({\rgb_out[11]_i_32_0 [4:2],out[2],\rgb_out[11]_i_32_0 [1:0]}),
        .ADDRC({\rgb_out[11]_i_32_0 [4:2],out[2],\rgb_out[11]_i_32_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep_n_0 ,\slv_reg0_reg[4]_rep_n_0 ,\slv_reg0_reg[3]_rep_n_0 ,\slv_reg0_reg[2]_rep_n_0 ,\slv_reg0_reg[1]_rep_n_0 ,\slv_reg0_reg[0]_rep_n_0 }),
        .DIA(slv_reg1[9]),
        .DIB(slv_reg1[10]),
        .DIC(slv_reg1[11]),
        .DID(1'b0),
        .DOA(texture_data_reg_2496_2559_9_11_n_0),
        .DOB(texture_data_reg_2496_2559_9_11_n_1),
        .DOC(texture_data_reg_2496_2559_9_11_n_2),
        .DOD(NLW_texture_data_reg_2496_2559_9_11_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_2496_2559_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "2560" *) 
  (* ram_addr_end = "2623" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h8800000083FFFFF0),
    .INIT_B(64'h780000007C000000),
    .INIT_C(64'h7FFFFFFF7FFFFFFF),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_2560_2623_0_2
       (.ADDRA({vcount_nxt[0],\rgb_out[2]_i_26_0 ,out[2],ADDRC[1],\rgb_out[5]_i_43_0 [0]}),
        .ADDRB({vcount_nxt[0],\rgb_out[2]_i_26_0 ,out[2],ADDRC[1],\rgb_out[5]_i_43_0 [0]}),
        .ADDRC({vcount_nxt[0],\rgb_out[2]_i_26_0 ,out[2],\rgb_out[5]_i_43_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__5_n_0 ,\slv_reg0_reg[4]_rep__5_n_0 ,\slv_reg0_reg[3]_rep__5_n_0 ,\slv_reg0_reg[2]_rep__5_n_0 ,\slv_reg0_reg[1]_rep__5_n_0 ,\slv_reg0_reg[0]_rep__5_n_0 }),
        .DIA(slv_reg1[0]),
        .DIB(slv_reg1[1]),
        .DIC(slv_reg1[2]),
        .DID(1'b0),
        .DOA(texture_data_reg_2560_2623_0_2_n_0),
        .DOB(texture_data_reg_2560_2623_0_2_n_1),
        .DOC(texture_data_reg_2560_2623_0_2_n_2),
        .DOD(NLW_texture_data_reg_2560_2623_0_2_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_2560_2623_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    texture_data_reg_2560_2623_0_2_i_1
       (.I0(\slv_reg0_reg_n_0_[9] ),
        .I1(\slv_reg0_reg_n_0_[12] ),
        .I2(\slv_reg0_reg_n_0_[11] ),
        .I3(\slv_reg0_reg_n_0_[10] ),
        .I4(\slv_reg0_reg_n_0_[8] ),
        .I5(texture_data_reg_0_63_0_2_i_3_n_0),
        .O(texture_data_reg_2560_2623_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "2560" *) 
  (* ram_addr_end = "2623" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h8800000083FFFFF0),
    .INIT_C(64'h780000007C000000),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_2560_2623_3_5
       (.ADDRA({\rgb_out[5]_i_19_0 [2],\rgb_out[5]_i_18_0 ,out[2],\rgb_out[5]_i_19_0 [1:0]}),
        .ADDRB({\rgb_out[5]_i_19_0 [2],\rgb_out[5]_i_18_0 ,out[2],\rgb_out[5]_i_19_0 [1:0]}),
        .ADDRC({\rgb_out[5]_i_19_0 [2],\rgb_out[5]_i_18_0 ,out[2],\rgb_out[5]_i_19_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__3_n_0 ,\slv_reg0_reg[4]_rep__3_n_0 ,\slv_reg0_reg[3]_rep__3_n_0 ,\slv_reg0_reg[2]_rep__3_n_0 ,\slv_reg0_reg[1]_rep__3_n_0 ,\slv_reg0_reg[0]_rep__3_n_0 }),
        .DIA(slv_reg1[3]),
        .DIB(slv_reg1[4]),
        .DIC(slv_reg1[5]),
        .DID(1'b0),
        .DOA(texture_data_reg_2560_2623_3_5_n_0),
        .DOB(texture_data_reg_2560_2623_3_5_n_1),
        .DOC(texture_data_reg_2560_2623_3_5_n_2),
        .DOD(NLW_texture_data_reg_2560_2623_3_5_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_2560_2623_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "2560" *) 
  (* ram_addr_end = "2623" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'h7FFFFFFF7FFFFFFF),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h8800000083FFFFF0),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_2560_2623_6_8
       (.ADDRA({\rgb_out[8]_i_19_0 [2],out[4:2],\rgb_out[8]_i_19_0 [1:0]}),
        .ADDRB({\rgb_out[8]_i_19_0 [2],out[4:2],\rgb_out[8]_i_19_0 [1:0]}),
        .ADDRC({\rgb_out[8]_i_19_0 [2],out[4:2],\rgb_out[8]_i_19_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__1_n_0 ,\slv_reg0_reg[4]_rep__1_n_0 ,\slv_reg0_reg[3]_rep__1_n_0 ,\slv_reg0_reg[2]_rep__1_n_0 ,\slv_reg0_reg[1]_rep__1_n_0 ,\slv_reg0_reg[0]_rep__1_n_0 }),
        .DIA(slv_reg1[6]),
        .DIB(slv_reg1[7]),
        .DIC(slv_reg1[8]),
        .DID(1'b0),
        .DOA(texture_data_reg_2560_2623_6_8_n_0),
        .DOB(texture_data_reg_2560_2623_6_8_n_1),
        .DOC(texture_data_reg_2560_2623_6_8_n_2),
        .DOD(NLW_texture_data_reg_2560_2623_6_8_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_2560_2623_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "2560" *) 
  (* ram_addr_end = "2623" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'h780000007C000000),
    .INIT_B(64'h7FFFFFFF7FFFFFFF),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_2560_2623_9_11
       (.ADDRA({\rgb_out[11]_i_32_0 [4:2],out[2],\rgb_out[11]_i_32_0 [1],\rgb_out[11]_i_60_0 [0]}),
        .ADDRB({\rgb_out[11]_i_32_0 [4:2],out[2],\rgb_out[11]_i_32_0 [1],\rgb_out[11]_i_60_0 [0]}),
        .ADDRC({\rgb_out[11]_i_32_0 [4:2],out[2],\rgb_out[11]_i_32_0 [1],\rgb_out[11]_i_60_0 [0]}),
        .ADDRD({\slv_reg0_reg[5]_rep_n_0 ,\slv_reg0_reg[4]_rep_n_0 ,\slv_reg0_reg[3]_rep_n_0 ,\slv_reg0_reg[2]_rep_n_0 ,\slv_reg0_reg[1]_rep_n_0 ,\slv_reg0_reg[0]_rep_n_0 }),
        .DIA(slv_reg1[9]),
        .DIB(slv_reg1[10]),
        .DIC(slv_reg1[11]),
        .DID(1'b0),
        .DOA(texture_data_reg_2560_2623_9_11_n_0),
        .DOB(texture_data_reg_2560_2623_9_11_n_1),
        .DOC(texture_data_reg_2560_2623_9_11_n_2),
        .DOD(NLW_texture_data_reg_2560_2623_9_11_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_2560_2623_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000300000003),
    .INIT_B(64'hFFFFFFFFFFFFFFFC),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_256_319_0_2
       (.ADDRA({ADDRC[4:2],out[2],ADDRC[1:0]}),
        .ADDRB({ADDRC[4:2],out[2],ADDRC[1:0]}),
        .ADDRC({ADDRC[4:2],out[2],ADDRC[1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__5_n_0 ,\slv_reg0_reg[4]_rep__5_n_0 ,\slv_reg0_reg[3]_rep__5_n_0 ,\slv_reg0_reg[2]_rep__5_n_0 ,\slv_reg0_reg[1]_rep__5_n_0 ,\slv_reg0_reg[0]_rep__5_n_0 }),
        .DIA(slv_reg1[0]),
        .DIB(slv_reg1[1]),
        .DIC(slv_reg1[2]),
        .DID(1'b0),
        .DOA(texture_data_reg_256_319_0_2_n_0),
        .DOB(texture_data_reg_256_319_0_2_n_1),
        .DOC(texture_data_reg_256_319_0_2_n_2),
        .DOD(NLW_texture_data_reg_256_319_0_2_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_256_319_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    texture_data_reg_256_319_0_2_i_1
       (.I0(\slv_reg0_reg_n_0_[12] ),
        .I1(\slv_reg0_reg_n_0_[11] ),
        .I2(\slv_reg0_reg_n_0_[8] ),
        .I3(\slv_reg0_reg_n_0_[10] ),
        .I4(\slv_reg0_reg_n_0_[9] ),
        .I5(texture_data_reg_0_63_0_2_i_3_n_0),
        .O(texture_data_reg_256_319_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h7FFFFFFF7FFFFFFF),
    .INIT_B(64'h0000000300000003),
    .INIT_C(64'hFFFFFFFFFFFFFFFC),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_256_319_3_5
       (.ADDRA({\rgb_out[5]_i_27_0 [4:2],out[2],\rgb_out[5]_i_27_0 [1:0]}),
        .ADDRB({\rgb_out[5]_i_27_0 [4:2],out[2],\rgb_out[5]_i_27_0 [1:0]}),
        .ADDRC({\rgb_out[5]_i_27_0 [4:2],out[2],\rgb_out[5]_i_27_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__3_n_0 ,\slv_reg0_reg[4]_rep__3_n_0 ,\slv_reg0_reg[3]_rep__3_n_0 ,\slv_reg0_reg[2]_rep__3_n_0 ,\slv_reg0_reg[1]_rep__3_n_0 ,\slv_reg0_reg[0]_rep__3_n_0 }),
        .DIA(slv_reg1[3]),
        .DIB(slv_reg1[4]),
        .DIC(slv_reg1[5]),
        .DID(1'b0),
        .DOA(texture_data_reg_256_319_3_5_n_0),
        .DOB(texture_data_reg_256_319_3_5_n_1),
        .DOC(texture_data_reg_256_319_3_5_n_2),
        .DOD(NLW_texture_data_reg_256_319_3_5_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_256_319_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h7FFFFFFF7FFFFFFF),
    .INIT_C(64'h0000000300000003),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_256_319_6_8
       (.ADDRA({\rgb_out[8]_i_27_0 [4:2],out[2],\rgb_out[8]_i_27_0 [1:0]}),
        .ADDRB({\rgb_out[8]_i_27_0 [4:2],out[2],\rgb_out[8]_i_27_0 [1:0]}),
        .ADDRC({\rgb_out[8]_i_27_0 [4:2],out[2],\rgb_out[8]_i_27_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__1_n_0 ,\slv_reg0_reg[4]_rep__1_n_0 ,\slv_reg0_reg[3]_rep__1_n_0 ,\slv_reg0_reg[2]_rep__1_n_0 ,\slv_reg0_reg[1]_rep__1_n_0 ,\slv_reg0_reg[0]_rep__1_n_0 }),
        .DIA(slv_reg1[6]),
        .DIB(slv_reg1[7]),
        .DIC(slv_reg1[8]),
        .DID(1'b0),
        .DOA(texture_data_reg_256_319_6_8_n_0),
        .DOB(texture_data_reg_256_319_6_8_n_1),
        .DOC(texture_data_reg_256_319_6_8_n_2),
        .DOD(NLW_texture_data_reg_256_319_6_8_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_256_319_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'hFFFFFFFFFFFFFFFC),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h7FFFFFFF7FFFFFFF),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_256_319_9_11
       (.ADDRA({\rgb_out[11]_i_44_0 [3],\rgb_out[11]_i_32_0 [3:2],out[2],\rgb_out[11]_i_44_0 [0],\rgb_out[11]_i_32_0 [0]}),
        .ADDRB({\rgb_out[11]_i_44_0 [3],\rgb_out[11]_i_32_0 [3:2],out[2],\rgb_out[11]_i_44_0 [0],\rgb_out[11]_i_32_0 [0]}),
        .ADDRC({\rgb_out[11]_i_44_0 [3],\rgb_out[11]_i_32_0 [3:2],out[2],\rgb_out[11]_i_44_0 [0],\rgb_out[11]_i_32_0 [0]}),
        .ADDRD({\slv_reg0_reg[5]_rep_n_0 ,\slv_reg0_reg[4]_rep_n_0 ,\slv_reg0_reg[3]_rep_n_0 ,\slv_reg0_reg[2]_rep_n_0 ,\slv_reg0_reg[1]_rep_n_0 ,\slv_reg0_reg[0]_rep_n_0 }),
        .DIA(slv_reg1[9]),
        .DIB(slv_reg1[10]),
        .DIC(slv_reg1[11]),
        .DID(1'b0),
        .DOA(texture_data_reg_256_319_9_11_n_0),
        .DOB(texture_data_reg_256_319_9_11_n_1),
        .DOC(texture_data_reg_256_319_9_11_n_2),
        .DOD(NLW_texture_data_reg_256_319_9_11_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_256_319_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "2624" *) 
  (* ram_addr_end = "2687" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'hF000000098000000),
    .INIT_B(64'h6000000060000000),
    .INIT_C(64'h7FFFFFFF7FFFFFFF),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_2624_2687_0_2
       (.ADDRA({vcount_nxt[0],\rgb_out[2]_i_26_0 ,out[2],ADDRC[1],\rgb_out[5]_i_43_0 [0]}),
        .ADDRB({vcount_nxt[0],\rgb_out[2]_i_26_0 ,out[2],ADDRC[1],\rgb_out[5]_i_43_0 [0]}),
        .ADDRC({vcount_nxt[0],\rgb_out[2]_i_26_0 ,out[2],ADDRC[1],\rgb_out[5]_i_43_0 [0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__5_n_0 ,\slv_reg0_reg[4]_rep__5_n_0 ,\slv_reg0_reg[3]_rep__5_n_0 ,\slv_reg0_reg[2]_rep__5_n_0 ,\slv_reg0_reg[1]_rep__5_n_0 ,\slv_reg0_reg[0]_rep__5_n_0 }),
        .DIA(slv_reg1[0]),
        .DIB(slv_reg1[1]),
        .DIC(slv_reg1[2]),
        .DID(1'b0),
        .DOA(texture_data_reg_2624_2687_0_2_n_0),
        .DOB(texture_data_reg_2624_2687_0_2_n_1),
        .DOC(texture_data_reg_2624_2687_0_2_n_2),
        .DOD(NLW_texture_data_reg_2624_2687_0_2_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_2624_2687_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    texture_data_reg_2624_2687_0_2_i_1
       (.I0(\slv_reg0_reg_n_0_[9] ),
        .I1(\slv_reg0_reg_n_0_[6] ),
        .I2(\slv_reg0_reg_n_0_[11] ),
        .I3(texture_data_reg_1088_1151_0_2_i_2_n_0),
        .I4(\slv_reg0_reg_n_0_[12] ),
        .I5(\slv_reg0_reg_n_0_[10] ),
        .O(texture_data_reg_2624_2687_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "2624" *) 
  (* ram_addr_end = "2687" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'hF000000098000000),
    .INIT_C(64'h6000000060000000),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_2624_2687_3_5
       (.ADDRA({\rgb_out[5]_i_19_0 [2],\rgb_out[5]_i_18_0 ,out[2],\rgb_out[5]_i_19_0 [1:0]}),
        .ADDRB({\rgb_out[5]_i_19_0 [2],\rgb_out[5]_i_18_0 ,out[2],\rgb_out[5]_i_19_0 [1:0]}),
        .ADDRC({\rgb_out[5]_i_19_0 [2],\rgb_out[5]_i_18_0 ,out[2],\rgb_out[5]_i_19_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__3_n_0 ,\slv_reg0_reg[4]_rep__3_n_0 ,\slv_reg0_reg[3]_rep__3_n_0 ,\slv_reg0_reg[2]_rep__3_n_0 ,\slv_reg0_reg[1]_rep__3_n_0 ,\slv_reg0_reg[0]_rep__3_n_0 }),
        .DIA(slv_reg1[3]),
        .DIB(slv_reg1[4]),
        .DIC(slv_reg1[5]),
        .DID(1'b0),
        .DOA(texture_data_reg_2624_2687_3_5_n_0),
        .DOB(texture_data_reg_2624_2687_3_5_n_1),
        .DOC(texture_data_reg_2624_2687_3_5_n_2),
        .DOD(NLW_texture_data_reg_2624_2687_3_5_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_2624_2687_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "2624" *) 
  (* ram_addr_end = "2687" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'h7FFFFFFF7FFFFFFF),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'hF000000098000000),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_2624_2687_6_8
       (.ADDRA({\rgb_out[8]_i_19_0 [2],out[4:2],\rgb_out[8]_i_19_0 [1:0]}),
        .ADDRB({\rgb_out[8]_i_19_0 [2],out[4:2],\rgb_out[8]_i_19_0 [1:0]}),
        .ADDRC({\rgb_out[8]_i_19_0 [2],out[4:2],\rgb_out[8]_i_19_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__1_n_0 ,\slv_reg0_reg[4]_rep__1_n_0 ,\slv_reg0_reg[3]_rep__1_n_0 ,\slv_reg0_reg[2]_rep__1_n_0 ,\slv_reg0_reg[1]_rep__1_n_0 ,\slv_reg0_reg[0]_rep__1_n_0 }),
        .DIA(slv_reg1[6]),
        .DIB(slv_reg1[7]),
        .DIC(slv_reg1[8]),
        .DID(1'b0),
        .DOA(texture_data_reg_2624_2687_6_8_n_0),
        .DOB(texture_data_reg_2624_2687_6_8_n_1),
        .DOC(texture_data_reg_2624_2687_6_8_n_2),
        .DOD(NLW_texture_data_reg_2624_2687_6_8_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_2624_2687_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "2624" *) 
  (* ram_addr_end = "2687" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'h6000000060000000),
    .INIT_B(64'h7FFFFFFF7FFFFFFF),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_2624_2687_9_11
       (.ADDRA({\rgb_out[11]_i_32_0 [4:2],out[2],\rgb_out[11]_i_32_0 [1],\rgb_out[11]_i_60_0 [0]}),
        .ADDRB({\rgb_out[11]_i_32_0 [4:2],out[2],\rgb_out[11]_i_32_0 [1],\rgb_out[11]_i_60_0 [0]}),
        .ADDRC({\rgb_out[11]_i_32_0 [4:2],out[2],\rgb_out[11]_i_32_0 [1],\rgb_out[11]_i_60_0 [0]}),
        .ADDRD({\slv_reg0_reg[5]_rep_n_0 ,\slv_reg0_reg[4]_rep_n_0 ,\slv_reg0_reg[3]_rep_n_0 ,\slv_reg0_reg[2]_rep_n_0 ,\slv_reg0_reg[1]_rep_n_0 ,\slv_reg0_reg[0]_rep_n_0 }),
        .DIA(slv_reg1[9]),
        .DIB(slv_reg1[10]),
        .DIC(slv_reg1[11]),
        .DID(1'b0),
        .DOA(texture_data_reg_2624_2687_9_11_n_0),
        .DOB(texture_data_reg_2624_2687_9_11_n_1),
        .DOC(texture_data_reg_2624_2687_9_11_n_2),
        .DOD(NLW_texture_data_reg_2624_2687_9_11_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_2624_2687_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "2688" *) 
  (* ram_addr_end = "2751" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0800000380000003),
    .INIT_B(64'h0000000060000000),
    .INIT_C(64'h1FFFFFFF1FFFFFFF),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_2688_2751_0_2
       (.ADDRA({vcount_nxt[0],\rgb_out[2]_i_26_0 ,out[2],ADDRC[1:0]}),
        .ADDRB({vcount_nxt[0],\rgb_out[2]_i_26_0 ,out[2],ADDRC[1:0]}),
        .ADDRC({vcount_nxt[0],\rgb_out[2]_i_26_0 ,out[2],ADDRC[1],\rgb_out[5]_i_43_0 [0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__5_n_0 ,\slv_reg0_reg[4]_rep__5_n_0 ,\slv_reg0_reg[3]_rep__5_n_0 ,\slv_reg0_reg[2]_rep__5_n_0 ,\slv_reg0_reg[1]_rep__5_n_0 ,\slv_reg0_reg[0]_rep__5_n_0 }),
        .DIA(slv_reg1[0]),
        .DIB(slv_reg1[1]),
        .DIC(slv_reg1[2]),
        .DID(1'b0),
        .DOA(texture_data_reg_2688_2751_0_2_n_0),
        .DOB(texture_data_reg_2688_2751_0_2_n_1),
        .DOC(texture_data_reg_2688_2751_0_2_n_2),
        .DOD(NLW_texture_data_reg_2688_2751_0_2_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_2688_2751_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    texture_data_reg_2688_2751_0_2_i_1
       (.I0(\slv_reg0_reg_n_0_[9] ),
        .I1(\slv_reg0_reg_n_0_[7] ),
        .I2(\slv_reg0_reg_n_0_[11] ),
        .I3(texture_data_reg_1152_1215_0_2_i_2_n_0),
        .I4(\slv_reg0_reg_n_0_[12] ),
        .I5(\slv_reg0_reg_n_0_[10] ),
        .O(texture_data_reg_2688_2751_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "2688" *) 
  (* ram_addr_end = "2751" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0800000380000003),
    .INIT_C(64'h0000000060000000),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_2688_2751_3_5
       (.ADDRA({\rgb_out[5]_i_19_0 [2],\rgb_out[5]_i_18_0 ,out[2],\rgb_out[5]_i_19_0 [1:0]}),
        .ADDRB({\rgb_out[5]_i_19_0 [2],\rgb_out[5]_i_18_0 ,out[2],\rgb_out[5]_i_19_0 [1:0]}),
        .ADDRC({\rgb_out[5]_i_19_0 [2],\rgb_out[5]_i_18_0 ,out[2],\rgb_out[5]_i_19_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__3_n_0 ,\slv_reg0_reg[4]_rep__3_n_0 ,\slv_reg0_reg[3]_rep__3_n_0 ,\slv_reg0_reg[2]_rep__3_n_0 ,\slv_reg0_reg[1]_rep__3_n_0 ,\slv_reg0_reg[0]_rep__3_n_0 }),
        .DIA(slv_reg1[3]),
        .DIB(slv_reg1[4]),
        .DIC(slv_reg1[5]),
        .DID(1'b0),
        .DOA(texture_data_reg_2688_2751_3_5_n_0),
        .DOB(texture_data_reg_2688_2751_3_5_n_1),
        .DOC(texture_data_reg_2688_2751_3_5_n_2),
        .DOD(NLW_texture_data_reg_2688_2751_3_5_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_2688_2751_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "2688" *) 
  (* ram_addr_end = "2751" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'h1FFFFFFF1FFFFFFF),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0800000380000003),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_2688_2751_6_8
       (.ADDRA({\rgb_out[8]_i_19_0 [2],out[4:2],\rgb_out[8]_i_19_0 [1:0]}),
        .ADDRB({\rgb_out[8]_i_19_0 [2],out[4:2],\rgb_out[8]_i_19_0 [1:0]}),
        .ADDRC({\rgb_out[8]_i_19_0 [2],out[4:2],\rgb_out[8]_i_19_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__1_n_0 ,\slv_reg0_reg[4]_rep__1_n_0 ,\slv_reg0_reg[3]_rep__1_n_0 ,\slv_reg0_reg[2]_rep__1_n_0 ,\slv_reg0_reg[1]_rep__1_n_0 ,\slv_reg0_reg[0]_rep__1_n_0 }),
        .DIA(slv_reg1[6]),
        .DIB(slv_reg1[7]),
        .DIC(slv_reg1[8]),
        .DID(1'b0),
        .DOA(texture_data_reg_2688_2751_6_8_n_0),
        .DOB(texture_data_reg_2688_2751_6_8_n_1),
        .DOC(texture_data_reg_2688_2751_6_8_n_2),
        .DOD(NLW_texture_data_reg_2688_2751_6_8_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_2688_2751_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "2688" *) 
  (* ram_addr_end = "2751" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'h0000000060000000),
    .INIT_B(64'h1FFFFFFF1FFFFFFF),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_2688_2751_9_11
       (.ADDRA({\rgb_out[11]_i_32_0 [4],\rgb_out[11]_i_60_0 [3:2],out[2],\rgb_out[11]_i_32_0 [1],\rgb_out[11]_i_60_0 [0]}),
        .ADDRB({\rgb_out[11]_i_32_0 [4],\rgb_out[11]_i_60_0 [3:2],out[2],\rgb_out[11]_i_32_0 [1],\rgb_out[11]_i_60_0 [0]}),
        .ADDRC({\rgb_out[11]_i_32_0 [4],\rgb_out[11]_i_60_0 [3],\rgb_out[11]_i_32_0 [2],out[2],\rgb_out[11]_i_32_0 [1],\rgb_out[11]_i_60_0 [0]}),
        .ADDRD({\slv_reg0_reg[5]_rep_n_0 ,\slv_reg0_reg[4]_rep_n_0 ,\slv_reg0_reg[3]_rep_n_0 ,\slv_reg0_reg[2]_rep_n_0 ,\slv_reg0_reg[1]_rep_n_0 ,\slv_reg0_reg[0]_rep_n_0 }),
        .DIA(slv_reg1[9]),
        .DIB(slv_reg1[10]),
        .DIC(slv_reg1[11]),
        .DID(1'b0),
        .DOA(texture_data_reg_2688_2751_9_11_n_0),
        .DOB(texture_data_reg_2688_2751_9_11_n_1),
        .DOC(texture_data_reg_2688_2751_9_11_n_2),
        .DOD(NLW_texture_data_reg_2688_2751_9_11_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_2688_2751_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "2752" *) 
  (* ram_addr_end = "2815" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0505D8431E07F87F),
    .INIT_B(64'h0202203C00000000),
    .INIT_C(64'h07FFFFFF07FFFFFF),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_2752_2815_0_2
       (.ADDRA({vcount_nxt[0],\rgb_out[2]_i_26_0 ,out[2],ADDRC[1:0]}),
        .ADDRB({vcount_nxt[0],\rgb_out[2]_i_26_0 ,out[2],ADDRC[1:0]}),
        .ADDRC({vcount_nxt[0],\rgb_out[2]_i_26_0 ,out[2],ADDRC[1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__5_n_0 ,\slv_reg0_reg[4]_rep__5_n_0 ,\slv_reg0_reg[3]_rep__5_n_0 ,\slv_reg0_reg[2]_rep__5_n_0 ,\slv_reg0_reg[1]_rep__5_n_0 ,\slv_reg0_reg[0]_rep__5_n_0 }),
        .DIA(slv_reg1[0]),
        .DIB(slv_reg1[1]),
        .DIC(slv_reg1[2]),
        .DID(1'b0),
        .DOA(texture_data_reg_2752_2815_0_2_n_0),
        .DOB(texture_data_reg_2752_2815_0_2_n_1),
        .DOC(texture_data_reg_2752_2815_0_2_n_2),
        .DOD(NLW_texture_data_reg_2752_2815_0_2_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_2752_2815_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    texture_data_reg_2752_2815_0_2_i_1
       (.I0(\slv_reg0_reg_n_0_[8] ),
        .I1(\slv_reg0_reg_n_0_[10] ),
        .I2(\slv_reg0_reg_n_0_[12] ),
        .I3(texture_data_reg_960_1023_0_2_i_2_n_0),
        .I4(\slv_reg0_reg_n_0_[11] ),
        .I5(\slv_reg0_reg_n_0_[9] ),
        .O(texture_data_reg_2752_2815_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "2752" *) 
  (* ram_addr_end = "2815" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0505D8431E07F87F),
    .INIT_C(64'h0202203C00000000),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_2752_2815_3_5
       (.ADDRA({\rgb_out[5]_i_19_0 [2],\rgb_out[5]_i_18_0 ,out[2],\rgb_out[5]_i_19_0 [1:0]}),
        .ADDRB({\rgb_out[5]_i_19_0 [2],\rgb_out[5]_i_18_0 ,out[2],\rgb_out[5]_i_19_0 [1:0]}),
        .ADDRC({\rgb_out[5]_i_19_0 [2],\rgb_out[5]_i_18_0 ,out[2],\rgb_out[5]_i_19_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__3_n_0 ,\slv_reg0_reg[4]_rep__3_n_0 ,\slv_reg0_reg[3]_rep__3_n_0 ,\slv_reg0_reg[2]_rep__3_n_0 ,\slv_reg0_reg[1]_rep__3_n_0 ,\slv_reg0_reg[0]_rep__3_n_0 }),
        .DIA(slv_reg1[3]),
        .DIB(slv_reg1[4]),
        .DIC(slv_reg1[5]),
        .DID(1'b0),
        .DOA(texture_data_reg_2752_2815_3_5_n_0),
        .DOB(texture_data_reg_2752_2815_3_5_n_1),
        .DOC(texture_data_reg_2752_2815_3_5_n_2),
        .DOD(NLW_texture_data_reg_2752_2815_3_5_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_2752_2815_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "2752" *) 
  (* ram_addr_end = "2815" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'h07FFFFFF07FFFFFF),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0505D8431E07F87F),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_2752_2815_6_8
       (.ADDRA({\rgb_out[8]_i_19_0 [2],out[4:2],\rgb_out[8]_i_19_0 [1:0]}),
        .ADDRB({\rgb_out[8]_i_19_0 [2],out[4:2],\rgb_out[8]_i_19_0 [1:0]}),
        .ADDRC({\rgb_out[8]_i_19_0 [2],out[4:2],\rgb_out[8]_i_19_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__1_n_0 ,\slv_reg0_reg[4]_rep__1_n_0 ,\slv_reg0_reg[3]_rep__1_n_0 ,\slv_reg0_reg[2]_rep__1_n_0 ,\slv_reg0_reg[1]_rep__1_n_0 ,\slv_reg0_reg[0]_rep__1_n_0 }),
        .DIA(slv_reg1[6]),
        .DIB(slv_reg1[7]),
        .DIC(slv_reg1[8]),
        .DID(1'b0),
        .DOA(texture_data_reg_2752_2815_6_8_n_0),
        .DOB(texture_data_reg_2752_2815_6_8_n_1),
        .DOC(texture_data_reg_2752_2815_6_8_n_2),
        .DOD(NLW_texture_data_reg_2752_2815_6_8_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_2752_2815_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "2752" *) 
  (* ram_addr_end = "2815" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'h0202203C00000000),
    .INIT_B(64'h07FFFFFF07FFFFFF),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_2752_2815_9_11
       (.ADDRA({\rgb_out[11]_i_32_0 [4],\rgb_out[11]_i_60_0 [3:2],out[2],\rgb_out[11]_i_32_0 [1],\rgb_out[11]_i_60_0 [0]}),
        .ADDRB({\rgb_out[11]_i_32_0 [4],\rgb_out[11]_i_60_0 [3:2],out[2],\rgb_out[11]_i_32_0 [1],\rgb_out[11]_i_60_0 [0]}),
        .ADDRC({\rgb_out[11]_i_32_0 [4],\rgb_out[11]_i_60_0 [3:2],out[2],\rgb_out[11]_i_32_0 [1],\rgb_out[11]_i_60_0 [0]}),
        .ADDRD({\slv_reg0_reg[5]_rep_n_0 ,\slv_reg0_reg[4]_rep_n_0 ,\slv_reg0_reg[3]_rep_n_0 ,\slv_reg0_reg[2]_rep_n_0 ,\slv_reg0_reg[1]_rep_n_0 ,\slv_reg0_reg[0]_rep_n_0 }),
        .DIA(slv_reg1[9]),
        .DIB(slv_reg1[10]),
        .DIC(slv_reg1[11]),
        .DID(1'b0),
        .DOA(texture_data_reg_2752_2815_9_11_n_0),
        .DOB(texture_data_reg_2752_2815_9_11_n_1),
        .DOC(texture_data_reg_2752_2815_9_11_n_2),
        .DOD(NLW_texture_data_reg_2752_2815_9_11_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_2752_2815_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "2816" *) 
  (* ram_addr_end = "2879" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h900160009A016000),
    .INIT_B(64'h6000800018008000),
    .INIT_C(64'h7FFFFFFF67FFFFFF),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_2816_2879_0_2
       (.ADDRA({vcount_nxt[0],\rgb_out[2]_i_26_0 ,out[2],\rgb_out[5]_i_43_0 [1:0]}),
        .ADDRB({vcount_nxt[0],\rgb_out[2]_i_26_0 ,out[2],\rgb_out[5]_i_43_0 [1:0]}),
        .ADDRC({vcount_nxt[0],\rgb_out[2]_i_26_0 ,out[2],\rgb_out[5]_i_43_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__5_n_0 ,\slv_reg0_reg[4]_rep__5_n_0 ,\slv_reg0_reg[3]_rep__5_n_0 ,\slv_reg0_reg[2]_rep__5_n_0 ,\slv_reg0_reg[1]_rep__5_n_0 ,\slv_reg0_reg[0]_rep__5_n_0 }),
        .DIA(slv_reg1[0]),
        .DIB(slv_reg1[1]),
        .DIC(slv_reg1[2]),
        .DID(1'b0),
        .DOA(texture_data_reg_2816_2879_0_2_n_0),
        .DOB(texture_data_reg_2816_2879_0_2_n_1),
        .DOC(texture_data_reg_2816_2879_0_2_n_2),
        .DOD(NLW_texture_data_reg_2816_2879_0_2_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_2816_2879_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    texture_data_reg_2816_2879_0_2_i_1
       (.I0(\slv_reg0_reg_n_0_[8] ),
        .I1(\slv_reg0_reg_n_0_[9] ),
        .I2(\slv_reg0_reg_n_0_[11] ),
        .I3(\slv_reg0_reg_n_0_[12] ),
        .I4(\slv_reg0_reg_n_0_[10] ),
        .I5(texture_data_reg_0_63_0_2_i_3_n_0),
        .O(texture_data_reg_2816_2879_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "2816" *) 
  (* ram_addr_end = "2879" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h900160009A016000),
    .INIT_C(64'h6000800018008000),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_2816_2879_3_5
       (.ADDRA({\rgb_out[5]_i_19_0 [2],\rgb_out[5]_i_18_0 ,out[2],\rgb_out[5]_i_19_0 [1:0]}),
        .ADDRB({\rgb_out[5]_i_19_0 [2],\rgb_out[5]_i_18_0 ,out[2],\rgb_out[5]_i_19_0 [1:0]}),
        .ADDRC({\rgb_out[5]_i_19_0 [2],\rgb_out[5]_i_18_0 ,out[2],\rgb_out[5]_i_19_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__3_n_0 ,\slv_reg0_reg[4]_rep__3_n_0 ,\slv_reg0_reg[3]_rep__3_n_0 ,\slv_reg0_reg[2]_rep__3_n_0 ,\slv_reg0_reg[1]_rep__3_n_0 ,\slv_reg0_reg[0]_rep__3_n_0 }),
        .DIA(slv_reg1[3]),
        .DIB(slv_reg1[4]),
        .DIC(slv_reg1[5]),
        .DID(1'b0),
        .DOA(texture_data_reg_2816_2879_3_5_n_0),
        .DOB(texture_data_reg_2816_2879_3_5_n_1),
        .DOC(texture_data_reg_2816_2879_3_5_n_2),
        .DOD(NLW_texture_data_reg_2816_2879_3_5_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_2816_2879_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "2816" *) 
  (* ram_addr_end = "2879" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'h7FFFFFFF67FFFFFF),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h900160009A016000),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_2816_2879_6_8
       (.ADDRA({\rgb_out[8]_i_19_0 [2],out[4:2],\rgb_out[8]_i_19_0 [1:0]}),
        .ADDRB({\rgb_out[8]_i_19_0 [2],out[4:2],\rgb_out[8]_i_19_0 [1:0]}),
        .ADDRC({\rgb_out[8]_i_19_0 [2],out[4:2],\rgb_out[8]_i_19_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__1_n_0 ,\slv_reg0_reg[4]_rep__1_n_0 ,\slv_reg0_reg[3]_rep__1_n_0 ,\slv_reg0_reg[2]_rep__1_n_0 ,\slv_reg0_reg[1]_rep__1_n_0 ,\slv_reg0_reg[0]_rep__1_n_0 }),
        .DIA(slv_reg1[6]),
        .DIB(slv_reg1[7]),
        .DIC(slv_reg1[8]),
        .DID(1'b0),
        .DOA(texture_data_reg_2816_2879_6_8_n_0),
        .DOB(texture_data_reg_2816_2879_6_8_n_1),
        .DOC(texture_data_reg_2816_2879_6_8_n_2),
        .DOD(NLW_texture_data_reg_2816_2879_6_8_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_2816_2879_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "2816" *) 
  (* ram_addr_end = "2879" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'h6000800018008000),
    .INIT_B(64'h7FFFFFFF67FFFFFF),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_2816_2879_9_11
       (.ADDRA({\rgb_out[11]_i_32_0 [4],\rgb_out[11]_i_60_0 [3:2],out[2],\rgb_out[11]_i_32_0 [1],\rgb_out[11]_i_60_0 [0]}),
        .ADDRB({\rgb_out[11]_i_32_0 [4],\rgb_out[11]_i_60_0 [3:2],out[2],\rgb_out[11]_i_32_0 [1],\rgb_out[11]_i_60_0 [0]}),
        .ADDRC({\rgb_out[11]_i_32_0 [4],\rgb_out[11]_i_60_0 [3:2],out[2],\rgb_out[11]_i_32_0 [1],\rgb_out[11]_i_60_0 [0]}),
        .ADDRD({\slv_reg0_reg[5]_rep_n_0 ,\slv_reg0_reg[4]_rep_n_0 ,\slv_reg0_reg[3]_rep_n_0 ,\slv_reg0_reg[2]_rep_n_0 ,\slv_reg0_reg[1]_rep_n_0 ,\slv_reg0_reg[0]_rep_n_0 }),
        .DIA(slv_reg1[9]),
        .DIB(slv_reg1[10]),
        .DIC(slv_reg1[11]),
        .DID(1'b0),
        .DOA(texture_data_reg_2816_2879_9_11_n_0),
        .DOB(texture_data_reg_2816_2879_9_11_n_1),
        .DOC(texture_data_reg_2816_2879_9_11_n_2),
        .DOD(NLW_texture_data_reg_2816_2879_9_11_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_2816_2879_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "2880" *) 
  (* ram_addr_end = "2943" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h80016000D0016000),
    .INIT_B(64'h6000800020008000),
    .INIT_C(64'h7FFFFFFF7FFFFFFF),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_2880_2943_0_2
       (.ADDRA({vcount_nxt[0],\rgb_out[2]_i_26_0 ,out[2],\rgb_out[5]_i_43_0 [1:0]}),
        .ADDRB({vcount_nxt[0],\rgb_out[2]_i_26_0 ,out[2],\rgb_out[5]_i_43_0 [1:0]}),
        .ADDRC({vcount_nxt[0],\rgb_out[2]_i_26_0 ,out[2],\rgb_out[5]_i_43_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__5_n_0 ,\slv_reg0_reg[4]_rep__5_n_0 ,\slv_reg0_reg[3]_rep__5_n_0 ,\slv_reg0_reg[2]_rep__5_n_0 ,\slv_reg0_reg[1]_rep__5_n_0 ,\slv_reg0_reg[0]_rep__5_n_0 }),
        .DIA(slv_reg1[0]),
        .DIB(slv_reg1[1]),
        .DIC(slv_reg1[2]),
        .DID(1'b0),
        .DOA(texture_data_reg_2880_2943_0_2_n_0),
        .DOB(texture_data_reg_2880_2943_0_2_n_1),
        .DOC(texture_data_reg_2880_2943_0_2_n_2),
        .DOD(NLW_texture_data_reg_2880_2943_0_2_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_2880_2943_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    texture_data_reg_2880_2943_0_2_i_1
       (.I0(\slv_reg0_reg_n_0_[7] ),
        .I1(\slv_reg0_reg_n_0_[10] ),
        .I2(\slv_reg0_reg_n_0_[12] ),
        .I3(texture_data_reg_1856_1919_0_2_i_2_n_0),
        .I4(\slv_reg0_reg_n_0_[11] ),
        .I5(\slv_reg0_reg_n_0_[9] ),
        .O(texture_data_reg_2880_2943_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "2880" *) 
  (* ram_addr_end = "2943" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h80016000D0016000),
    .INIT_C(64'h6000800020008000),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_2880_2943_3_5
       (.ADDRA({\rgb_out[5]_i_19_0 [2],\rgb_out[5]_i_18_0 ,out[2],\rgb_out[5]_i_19_0 [1:0]}),
        .ADDRB({\rgb_out[5]_i_19_0 [2],\rgb_out[5]_i_18_0 ,out[2],\rgb_out[5]_i_19_0 [1:0]}),
        .ADDRC({\rgb_out[5]_i_19_0 [2],\rgb_out[5]_i_18_0 ,out[2],\rgb_out[5]_i_19_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__3_n_0 ,\slv_reg0_reg[4]_rep__3_n_0 ,\slv_reg0_reg[3]_rep__3_n_0 ,\slv_reg0_reg[2]_rep__3_n_0 ,\slv_reg0_reg[1]_rep__3_n_0 ,\slv_reg0_reg[0]_rep__3_n_0 }),
        .DIA(slv_reg1[3]),
        .DIB(slv_reg1[4]),
        .DIC(slv_reg1[5]),
        .DID(1'b0),
        .DOA(texture_data_reg_2880_2943_3_5_n_0),
        .DOB(texture_data_reg_2880_2943_3_5_n_1),
        .DOC(texture_data_reg_2880_2943_3_5_n_2),
        .DOD(NLW_texture_data_reg_2880_2943_3_5_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_2880_2943_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "2880" *) 
  (* ram_addr_end = "2943" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'h7FFFFFFF7FFFFFFF),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h80016000D0016000),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_2880_2943_6_8
       (.ADDRA({\rgb_out[8]_i_19_0 [2],out[4:2],\rgb_out[8]_i_19_0 [1:0]}),
        .ADDRB({\rgb_out[8]_i_19_0 [2],out[4:2],\rgb_out[8]_i_19_0 [1:0]}),
        .ADDRC({\rgb_out[8]_i_19_0 [2],out[4:2],\rgb_out[8]_i_19_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__1_n_0 ,\slv_reg0_reg[4]_rep__1_n_0 ,\slv_reg0_reg[3]_rep__1_n_0 ,\slv_reg0_reg[2]_rep__1_n_0 ,\slv_reg0_reg[1]_rep__1_n_0 ,\slv_reg0_reg[0]_rep__1_n_0 }),
        .DIA(slv_reg1[6]),
        .DIB(slv_reg1[7]),
        .DIC(slv_reg1[8]),
        .DID(1'b0),
        .DOA(texture_data_reg_2880_2943_6_8_n_0),
        .DOB(texture_data_reg_2880_2943_6_8_n_1),
        .DOC(texture_data_reg_2880_2943_6_8_n_2),
        .DOD(NLW_texture_data_reg_2880_2943_6_8_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_2880_2943_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "2880" *) 
  (* ram_addr_end = "2943" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'h6000800020008000),
    .INIT_B(64'h7FFFFFFF7FFFFFFF),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_2880_2943_9_11
       (.ADDRA({\rgb_out[11]_i_32_0 [4],\rgb_out[11]_i_60_0 [3:2],out[2],\rgb_out[11]_i_32_0 [1],\rgb_out[11]_i_60_0 [0]}),
        .ADDRB({\rgb_out[11]_i_32_0 [4],\rgb_out[11]_i_60_0 [3:2],out[2],\rgb_out[11]_i_32_0 [1],\rgb_out[11]_i_60_0 [0]}),
        .ADDRC({\rgb_out[11]_i_32_0 [4],\rgb_out[11]_i_60_0 [3:2],out[2],\rgb_out[11]_i_32_0 [1],\rgb_out[11]_i_60_0 [0]}),
        .ADDRD({\slv_reg0_reg[5]_rep_n_0 ,\slv_reg0_reg[4]_rep_n_0 ,\slv_reg0_reg[3]_rep_n_0 ,\slv_reg0_reg[2]_rep_n_0 ,\slv_reg0_reg[1]_rep_n_0 ,\slv_reg0_reg[0]_rep_n_0 }),
        .DIA(slv_reg1[9]),
        .DIB(slv_reg1[10]),
        .DIC(slv_reg1[11]),
        .DID(1'b0),
        .DOA(texture_data_reg_2880_2943_9_11_n_0),
        .DOB(texture_data_reg_2880_2943_9_11_n_1),
        .DOC(texture_data_reg_2880_2943_9_11_n_2),
        .DOD(NLW_texture_data_reg_2880_2943_9_11_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_2880_2943_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "2944" *) 
  (* ram_addr_end = "3007" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0801D8008000F800),
    .INIT_B(64'h0000200060000000),
    .INIT_C(64'h1FFFFFFF1FFFFFFF),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_2944_3007_0_2
       (.ADDRA({vcount_nxt[0],\rgb_out[5]_i_43_0 [3],\rgb_out[2]_i_26_0 [0],out[2],\rgb_out[5]_i_43_0 [1:0]}),
        .ADDRB({vcount_nxt[0],\rgb_out[2]_i_26_0 ,out[2],\rgb_out[5]_i_43_0 [1:0]}),
        .ADDRC({vcount_nxt[0],\rgb_out[2]_i_26_0 ,out[2],\rgb_out[5]_i_43_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__5_n_0 ,\slv_reg0_reg[4]_rep__5_n_0 ,\slv_reg0_reg[3]_rep__5_n_0 ,\slv_reg0_reg[2]_rep__5_n_0 ,\slv_reg0_reg[1]_rep__5_n_0 ,\slv_reg0_reg[0]_rep__5_n_0 }),
        .DIA(slv_reg1[0]),
        .DIB(slv_reg1[1]),
        .DIC(slv_reg1[2]),
        .DID(1'b0),
        .DOA(texture_data_reg_2944_3007_0_2_n_0),
        .DOB(texture_data_reg_2944_3007_0_2_n_1),
        .DOC(texture_data_reg_2944_3007_0_2_n_2),
        .DOD(NLW_texture_data_reg_2944_3007_0_2_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_2944_3007_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    texture_data_reg_2944_3007_0_2_i_1
       (.I0(\slv_reg0_reg_n_0_[6] ),
        .I1(\slv_reg0_reg_n_0_[10] ),
        .I2(\slv_reg0_reg_n_0_[12] ),
        .I3(texture_data_reg_1920_1983_0_2_i_2_n_0),
        .I4(\slv_reg0_reg_n_0_[11] ),
        .I5(\slv_reg0_reg_n_0_[9] ),
        .O(texture_data_reg_2944_3007_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "2944" *) 
  (* ram_addr_end = "3007" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0801D8008000F800),
    .INIT_C(64'h0000200060000000),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_2944_3007_3_5
       (.ADDRA({\rgb_out[5]_i_19_0 [2],\rgb_out[5]_i_18_0 ,out[2],\rgb_out[5]_i_19_0 [1:0]}),
        .ADDRB({\rgb_out[5]_i_19_0 [2],\rgb_out[5]_i_18_0 ,out[2],\rgb_out[5]_i_19_0 [1:0]}),
        .ADDRC({\rgb_out[5]_i_19_0 [2],\rgb_out[5]_i_18_0 ,out[2],\rgb_out[5]_i_19_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__3_n_0 ,\slv_reg0_reg[4]_rep__3_n_0 ,\slv_reg0_reg[3]_rep__3_n_0 ,\slv_reg0_reg[2]_rep__3_n_0 ,\slv_reg0_reg[1]_rep__3_n_0 ,\slv_reg0_reg[0]_rep__3_n_0 }),
        .DIA(slv_reg1[3]),
        .DIB(slv_reg1[4]),
        .DIC(slv_reg1[5]),
        .DID(1'b0),
        .DOA(texture_data_reg_2944_3007_3_5_n_0),
        .DOB(texture_data_reg_2944_3007_3_5_n_1),
        .DOC(texture_data_reg_2944_3007_3_5_n_2),
        .DOD(NLW_texture_data_reg_2944_3007_3_5_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_2944_3007_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "2944" *) 
  (* ram_addr_end = "3007" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'h1FFFFFFF1FFFFFFF),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0801D8008000F800),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_2944_3007_6_8
       (.ADDRA({\rgb_out[8]_i_19_0 [2],out[4:2],\rgb_out[8]_i_19_0 [1:0]}),
        .ADDRB({\rgb_out[8]_i_19_0 [2],out[4:2],\rgb_out[8]_i_19_0 [1:0]}),
        .ADDRC({\rgb_out[8]_i_19_0 [2],out[4:2],\rgb_out[8]_i_19_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__1_n_0 ,\slv_reg0_reg[4]_rep__1_n_0 ,\slv_reg0_reg[3]_rep__1_n_0 ,\slv_reg0_reg[2]_rep__1_n_0 ,\slv_reg0_reg[1]_rep__1_n_0 ,\slv_reg0_reg[0]_rep__1_n_0 }),
        .DIA(slv_reg1[6]),
        .DIB(slv_reg1[7]),
        .DIC(slv_reg1[8]),
        .DID(1'b0),
        .DOA(texture_data_reg_2944_3007_6_8_n_0),
        .DOB(texture_data_reg_2944_3007_6_8_n_1),
        .DOC(texture_data_reg_2944_3007_6_8_n_2),
        .DOD(NLW_texture_data_reg_2944_3007_6_8_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_2944_3007_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "2944" *) 
  (* ram_addr_end = "3007" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'h0000200060000000),
    .INIT_B(64'h1FFFFFFF1FFFFFFF),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_2944_3007_9_11
       (.ADDRA({\rgb_out[11]_i_32_0 [4],\rgb_out[11]_i_60_0 [3:2],out[2],\rgb_out[11]_i_32_0 [1],\rgb_out[11]_i_60_0 [0]}),
        .ADDRB({\rgb_out[11]_i_32_0 [4],\rgb_out[11]_i_60_0 [3:2],out[2],\rgb_out[11]_i_32_0 [1],\rgb_out[11]_i_60_0 [0]}),
        .ADDRC({\rgb_out[11]_i_32_0 [4],\rgb_out[11]_i_60_0 [3:2],out[2],\rgb_out[11]_i_32_0 [1],\rgb_out[11]_i_60_0 [0]}),
        .ADDRD({\slv_reg0_reg[5]_rep_n_0 ,\slv_reg0_reg[4]_rep_n_0 ,\slv_reg0_reg[3]_rep_n_0 ,\slv_reg0_reg[2]_rep_n_0 ,\slv_reg0_reg[1]_rep_n_0 ,\slv_reg0_reg[0]_rep_n_0 }),
        .DIA(slv_reg1[9]),
        .DIB(slv_reg1[10]),
        .DIC(slv_reg1[11]),
        .DID(1'b0),
        .DOA(texture_data_reg_2944_3007_9_11_n_0),
        .DOB(texture_data_reg_2944_3007_9_11_n_1),
        .DOC(texture_data_reg_2944_3007_9_11_n_2),
        .DOD(NLW_texture_data_reg_2944_3007_9_11_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_2944_3007_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "3008" *) 
  (* ram_addr_end = "3071" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000002000),
    .INIT_B(64'h000000001FFFFFFF),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_3008_3071_0_2
       (.ADDRA({vcount_nxt[0],\rgb_out[5]_i_43_0 [3:2],out[2],\rgb_out[5]_i_43_0 [1:0]}),
        .ADDRB({vcount_nxt[0],\rgb_out[5]_i_43_0 [3:2],out[2],\rgb_out[5]_i_43_0 [1:0]}),
        .ADDRC({vcount_nxt[0],\rgb_out[5]_i_43_0 [3:2],out[2],\rgb_out[5]_i_43_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__5_n_0 ,\slv_reg0_reg[4]_rep__5_n_0 ,\slv_reg0_reg[3]_rep__5_n_0 ,\slv_reg0_reg[2]_rep__5_n_0 ,\slv_reg0_reg[1]_rep__5_n_0 ,\slv_reg0_reg[0]_rep__5_n_0 }),
        .DIA(slv_reg1[0]),
        .DIB(slv_reg1[1]),
        .DIC(slv_reg1[2]),
        .DID(1'b0),
        .DOA(texture_data_reg_3008_3071_0_2_n_0),
        .DOB(texture_data_reg_3008_3071_0_2_n_1),
        .DOC(texture_data_reg_3008_3071_0_2_n_2),
        .DOD(NLW_texture_data_reg_3008_3071_0_2_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_3008_3071_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    texture_data_reg_3008_3071_0_2_i_1
       (.I0(\slv_reg0_reg_n_0_[10] ),
        .I1(\slv_reg0_reg_n_0_[11] ),
        .I2(\slv_reg0_reg_n_0_[12] ),
        .I3(texture_data_reg_960_1023_0_2_i_2_n_0),
        .I4(\slv_reg0_reg_n_0_[9] ),
        .I5(\slv_reg0_reg_n_0_[8] ),
        .O(texture_data_reg_3008_3071_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "3008" *) 
  (* ram_addr_end = "3071" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000002000),
    .INIT_C(64'h000000001FFFFFFF),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_3008_3071_3_5
       (.ADDRA({\rgb_out[5]_i_19_0 [2],\rgb_out[5]_i_18_0 ,out[2],\rgb_out[5]_i_19_0 [1:0]}),
        .ADDRB({\rgb_out[5]_i_19_0 [2],\rgb_out[5]_i_18_0 ,out[2],\rgb_out[5]_i_19_0 [1:0]}),
        .ADDRC({\rgb_out[5]_i_19_0 [2],\rgb_out[5]_i_18_0 ,out[2],\rgb_out[5]_i_19_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__3_n_0 ,\slv_reg0_reg[4]_rep__3_n_0 ,\slv_reg0_reg[3]_rep__3_n_0 ,\slv_reg0_reg[2]_rep__3_n_0 ,\slv_reg0_reg[1]_rep__3_n_0 ,\slv_reg0_reg[0]_rep__3_n_0 }),
        .DIA(slv_reg1[3]),
        .DIB(slv_reg1[4]),
        .DIC(slv_reg1[5]),
        .DID(1'b0),
        .DOA(texture_data_reg_3008_3071_3_5_n_0),
        .DOB(texture_data_reg_3008_3071_3_5_n_1),
        .DOC(texture_data_reg_3008_3071_3_5_n_2),
        .DOD(NLW_texture_data_reg_3008_3071_3_5_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_3008_3071_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "3008" *) 
  (* ram_addr_end = "3071" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000002000),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_3008_3071_6_8
       (.ADDRA({\rgb_out[8]_i_19_0 [2],out[4:2],\rgb_out[8]_i_19_0 [1:0]}),
        .ADDRB({\rgb_out[8]_i_19_0 [2],out[4:2],\rgb_out[8]_i_19_0 [1:0]}),
        .ADDRC({\rgb_out[8]_i_19_0 [2],out[4:2],\rgb_out[8]_i_19_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__1_n_0 ,\slv_reg0_reg[4]_rep__1_n_0 ,\slv_reg0_reg[3]_rep__1_n_0 ,\slv_reg0_reg[2]_rep__1_n_0 ,\slv_reg0_reg[1]_rep__1_n_0 ,\slv_reg0_reg[0]_rep__1_n_0 }),
        .DIA(slv_reg1[6]),
        .DIB(slv_reg1[7]),
        .DIC(slv_reg1[8]),
        .DID(1'b0),
        .DOA(texture_data_reg_3008_3071_6_8_n_0),
        .DOB(texture_data_reg_3008_3071_6_8_n_1),
        .DOC(texture_data_reg_3008_3071_6_8_n_2),
        .DOD(NLW_texture_data_reg_3008_3071_6_8_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_3008_3071_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "3008" *) 
  (* ram_addr_end = "3071" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'h000000001FFFFFFF),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_3008_3071_9_11
       (.ADDRA({\rgb_out[11]_i_32_0 [4],\rgb_out[11]_i_60_0 [3:2],out[2],\rgb_out[11]_i_32_0 [1],\rgb_out[11]_i_60_0 [0]}),
        .ADDRB({\rgb_out[11]_i_32_0 [4],\rgb_out[11]_i_60_0 [3:2],out[2],\rgb_out[11]_i_32_0 [1],\rgb_out[11]_i_60_0 [0]}),
        .ADDRC({\rgb_out[11]_i_32_0 [4],\rgb_out[11]_i_60_0 [3:2],out[2],\rgb_out[11]_i_32_0 [1],\rgb_out[11]_i_60_0 [0]}),
        .ADDRD({\slv_reg0_reg[5]_rep_n_0 ,\slv_reg0_reg[4]_rep_n_0 ,\slv_reg0_reg[3]_rep_n_0 ,\slv_reg0_reg[2]_rep_n_0 ,\slv_reg0_reg[1]_rep_n_0 ,\slv_reg0_reg[0]_rep_n_0 }),
        .DIA(slv_reg1[9]),
        .DIB(slv_reg1[10]),
        .DIC(slv_reg1[11]),
        .DID(1'b0),
        .DOA(texture_data_reg_3008_3071_9_11_n_0),
        .DOB(texture_data_reg_3008_3071_9_11_n_1),
        .DOC(texture_data_reg_3008_3071_9_11_n_2),
        .DOD(NLW_texture_data_reg_3008_3071_9_11_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_3008_3071_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "3072" *) 
  (* ram_addr_end = "3135" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'hBC29343402BB79EF),
    .INIT_B(64'h205F355151E2B0D5),
    .INIT_C(64'hDF80CBBBDF9DCF3D),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_3072_3135_0_2
       (.ADDRA({vcount_nxt[0],\rgb_out[5]_i_43_0 [3:2],out[2],\rgb_out[5]_i_43_0 [1:0]}),
        .ADDRB({vcount_nxt[0],\rgb_out[5]_i_43_0 [3:2],out[2],\rgb_out[5]_i_43_0 [1:0]}),
        .ADDRC({vcount_nxt[0],\rgb_out[5]_i_43_0 [3:2],out[2],\rgb_out[5]_i_43_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__5_n_0 ,\slv_reg0_reg[4]_rep__5_n_0 ,\slv_reg0_reg[3]_rep__5_n_0 ,\slv_reg0_reg[2]_rep__5_n_0 ,\slv_reg0_reg[1]_rep__5_n_0 ,\slv_reg0_reg[0]_rep__5_n_0 }),
        .DIA(slv_reg1[0]),
        .DIB(slv_reg1[1]),
        .DIC(slv_reg1[2]),
        .DID(1'b0),
        .DOA(texture_data_reg_3072_3135_0_2_n_0),
        .DOB(texture_data_reg_3072_3135_0_2_n_1),
        .DOC(texture_data_reg_3072_3135_0_2_n_2),
        .DOD(NLW_texture_data_reg_3072_3135_0_2_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_3072_3135_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    texture_data_reg_3072_3135_0_2_i_1
       (.I0(\slv_reg0_reg_n_0_[10] ),
        .I1(\slv_reg0_reg_n_0_[12] ),
        .I2(\slv_reg0_reg_n_0_[11] ),
        .I3(texture_data_reg_0_63_0_2_i_3_n_0),
        .I4(\slv_reg0_reg_n_0_[9] ),
        .I5(\slv_reg0_reg_n_0_[8] ),
        .O(texture_data_reg_3072_3135_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "3072" *) 
  (* ram_addr_end = "3135" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000020000002),
    .INIT_B(64'hA8572541534AD17A),
    .INIT_C(64'hDF88DBABDF3DEFB8),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_3072_3135_3_5
       (.ADDRA({\rgb_out[5]_i_19_0 [2],\rgb_out[5]_i_18_0 ,out[2],\rgb_out[5]_i_19_0 [1:0]}),
        .ADDRB({\rgb_out[5]_i_19_0 [2],\rgb_out[5]_i_18_0 ,out[2],\rgb_out[5]_i_19_0 [1:0]}),
        .ADDRC({\rgb_out[5]_i_19_0 [2],\rgb_out[5]_i_18_0 ,out[2],\rgb_out[5]_i_19_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__3_n_0 ,\slv_reg0_reg[4]_rep__3_n_0 ,\slv_reg0_reg[3]_rep__3_n_0 ,\slv_reg0_reg[2]_rep__3_n_0 ,\slv_reg0_reg[1]_rep__3_n_0 ,\slv_reg0_reg[0]_rep__3_n_0 }),
        .DIA(slv_reg1[3]),
        .DIB(slv_reg1[4]),
        .DIC(slv_reg1[5]),
        .DID(1'b0),
        .DOA(texture_data_reg_3072_3135_3_5_n_0),
        .DOB(texture_data_reg_3072_3135_3_5_n_1),
        .DOC(texture_data_reg_3072_3135_3_5_n_2),
        .DOD(NLW_texture_data_reg_3072_3135_3_5_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_3072_3135_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "3072" *) 
  (* ram_addr_end = "3135" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'h0000001020800007),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000020000007),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_3072_3135_6_8
       (.ADDRA({\rgb_out[8]_i_19_0 [2],out[4:2],\rgb_out[8]_i_19_0 [1:0]}),
        .ADDRB({\rgb_out[8]_i_19_0 [2],out[4:2],\rgb_out[8]_i_19_0 [1:0]}),
        .ADDRC({\rgb_out[8]_i_19_0 [2],out[4:2],\rgb_out[8]_i_19_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__1_n_0 ,\slv_reg0_reg[4]_rep__1_n_0 ,\slv_reg0_reg[3]_rep__1_n_0 ,\slv_reg0_reg[2]_rep__1_n_0 ,\slv_reg0_reg[1]_rep__1_n_0 ,\slv_reg0_reg[0]_rep__1_n_0 }),
        .DIA(slv_reg1[6]),
        .DIB(slv_reg1[7]),
        .DIC(slv_reg1[8]),
        .DID(1'b0),
        .DOA(texture_data_reg_3072_3135_6_8_n_0),
        .DOB(texture_data_reg_3072_3135_6_8_n_1),
        .DOC(texture_data_reg_3072_3135_6_8_n_2),
        .DOD(NLW_texture_data_reg_3072_3135_6_8_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_3072_3135_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "3072" *) 
  (* ram_addr_end = "3135" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_3072_3135_9_11
       (.ADDRA({\rgb_out[11]_i_32_0 [4],\rgb_out[11]_i_60_0 [3:2],out[2],\rgb_out[11]_i_32_0 [1],\rgb_out[11]_i_60_0 [0]}),
        .ADDRB({\rgb_out[11]_i_32_0 [4],\rgb_out[11]_i_60_0 [3:2],out[2],\rgb_out[11]_i_32_0 [1],\rgb_out[11]_i_60_0 [0]}),
        .ADDRC({\rgb_out[11]_i_32_0 [4],\rgb_out[11]_i_60_0 [3:2],out[2],\rgb_out[11]_i_32_0 [1],\rgb_out[11]_i_60_0 [0]}),
        .ADDRD({\slv_reg0_reg[5]_rep_n_0 ,\slv_reg0_reg[4]_rep_n_0 ,\slv_reg0_reg[3]_rep_n_0 ,\slv_reg0_reg[2]_rep_n_0 ,\slv_reg0_reg[1]_rep_n_0 ,\slv_reg0_reg[0]_rep_n_0 }),
        .DIA(slv_reg1[9]),
        .DIB(slv_reg1[10]),
        .DIC(slv_reg1[11]),
        .DID(1'b0),
        .DOA(texture_data_reg_3072_3135_9_11_n_0),
        .DOB(texture_data_reg_3072_3135_9_11_n_1),
        .DOC(texture_data_reg_3072_3135_9_11_n_2),
        .DOD(NLW_texture_data_reg_3072_3135_9_11_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_3072_3135_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "3136" *) 
  (* ram_addr_end = "3199" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'hCAD008A43DC03AA4),
    .INIT_B(64'hB59FFA624FFFF9EA),
    .INIT_C(64'h7860071F80000711),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_3136_3199_0_2
       (.ADDRA({vcount_nxt[0],\rgb_out[5]_i_43_0 [3:2],out[2],\rgb_out[5]_i_43_0 [1:0]}),
        .ADDRB({vcount_nxt[0],\rgb_out[5]_i_43_0 [3:2],out[2],\rgb_out[5]_i_43_0 [1:0]}),
        .ADDRC({vcount_nxt[0],\rgb_out[5]_i_43_0 [3:2],out[2],\rgb_out[5]_i_43_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__5_n_0 ,\slv_reg0_reg[4]_rep__5_n_0 ,\slv_reg0_reg[3]_rep__5_n_0 ,\slv_reg0_reg[2]_rep__5_n_0 ,\slv_reg0_reg[1]_rep__5_n_0 ,\slv_reg0_reg[0]_rep__5_n_0 }),
        .DIA(slv_reg1[0]),
        .DIB(slv_reg1[1]),
        .DIC(slv_reg1[2]),
        .DID(1'b0),
        .DOA(texture_data_reg_3136_3199_0_2_n_0),
        .DOB(texture_data_reg_3136_3199_0_2_n_1),
        .DOC(texture_data_reg_3136_3199_0_2_n_2),
        .DOD(NLW_texture_data_reg_3136_3199_0_2_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_3136_3199_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    texture_data_reg_3136_3199_0_2_i_1
       (.I0(\slv_reg0_reg_n_0_[10] ),
        .I1(\slv_reg0_reg_n_0_[6] ),
        .I2(\slv_reg0_reg_n_0_[11] ),
        .I3(texture_data_reg_1088_1151_0_2_i_2_n_0),
        .I4(\slv_reg0_reg_n_0_[12] ),
        .I5(\slv_reg0_reg_n_0_[9] ),
        .O(texture_data_reg_3136_3199_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "3136" *) 
  (* ram_addr_end = "3199" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'hF79FFAE65FBFF3CA),
    .INIT_C(64'h7860071F80400F31),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_3136_3199_3_5
       (.ADDRA({\rgb_out[5]_i_19_0 [2],\rgb_out[5]_i_18_0 ,out[2],\rgb_out[5]_i_19_0 [1:0]}),
        .ADDRB({\rgb_out[5]_i_19_0 [2],\rgb_out[5]_i_18_0 ,out[2],\rgb_out[5]_i_19_0 [1:0]}),
        .ADDRC({\rgb_out[5]_i_19_0 [2],\rgb_out[5]_i_18_0 ,out[2],\rgb_out[5]_i_19_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__3_n_0 ,\slv_reg0_reg[4]_rep__3_n_0 ,\slv_reg0_reg[3]_rep__3_n_0 ,\slv_reg0_reg[2]_rep__3_n_0 ,\slv_reg0_reg[1]_rep__3_n_0 ,\slv_reg0_reg[0]_rep__3_n_0 }),
        .DIA(slv_reg1[3]),
        .DIB(slv_reg1[4]),
        .DIC(slv_reg1[5]),
        .DID(1'b0),
        .DOA(texture_data_reg_3136_3199_3_5_n_0),
        .DOB(texture_data_reg_3136_3199_3_5_n_1),
        .DOC(texture_data_reg_3136_3199_3_5_n_2),
        .DOD(NLW_texture_data_reg_3136_3199_3_5_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_3136_3199_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "3136" *) 
  (* ram_addr_end = "3199" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_3136_3199_6_8
       (.ADDRA({\rgb_out[8]_i_19_0 [2],out[4:2],\rgb_out[8]_i_19_0 [1:0]}),
        .ADDRB({\rgb_out[8]_i_19_0 [2],out[4:2],\rgb_out[8]_i_19_0 [1:0]}),
        .ADDRC({\rgb_out[8]_i_19_0 [2],out[4:2],\rgb_out[8]_i_19_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__1_n_0 ,\slv_reg0_reg[4]_rep__1_n_0 ,\slv_reg0_reg[3]_rep__1_n_0 ,\slv_reg0_reg[2]_rep__1_n_0 ,\slv_reg0_reg[1]_rep__1_n_0 ,\slv_reg0_reg[0]_rep__1_n_0 }),
        .DIA(slv_reg1[6]),
        .DIB(slv_reg1[7]),
        .DIC(slv_reg1[8]),
        .DID(1'b0),
        .DOA(texture_data_reg_3136_3199_6_8_n_0),
        .DOB(texture_data_reg_3136_3199_6_8_n_1),
        .DOC(texture_data_reg_3136_3199_6_8_n_2),
        .DOD(NLW_texture_data_reg_3136_3199_6_8_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_3136_3199_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "3136" *) 
  (* ram_addr_end = "3199" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_3136_3199_9_11
       (.ADDRA({\rgb_out[11]_i_32_0 [4],\rgb_out[11]_i_60_0 [3:2],out[2],\rgb_out[11]_i_32_0 [1],\rgb_out[11]_i_60_0 [0]}),
        .ADDRB({\rgb_out[11]_i_32_0 [4],\rgb_out[11]_i_60_0 [3:2],out[2],\rgb_out[11]_i_32_0 [1],\rgb_out[11]_i_60_0 [0]}),
        .ADDRC({\rgb_out[11]_i_32_0 [4],\rgb_out[11]_i_60_0 [3:2],out[2],\rgb_out[11]_i_32_0 [1],\rgb_out[11]_i_60_0 [0]}),
        .ADDRD({\slv_reg0_reg[5]_rep_n_0 ,\slv_reg0_reg[4]_rep_n_0 ,\slv_reg0_reg[3]_rep_n_0 ,\slv_reg0_reg[2]_rep_n_0 ,\slv_reg0_reg[1]_rep_n_0 ,\slv_reg0_reg[0]_rep_n_0 }),
        .DIA(slv_reg1[9]),
        .DIB(slv_reg1[10]),
        .DIC(slv_reg1[11]),
        .DID(1'b0),
        .DOA(texture_data_reg_3136_3199_9_11_n_0),
        .DOB(texture_data_reg_3136_3199_9_11_n_1),
        .DOC(texture_data_reg_3136_3199_9_11_n_2),
        .DOD(NLW_texture_data_reg_3136_3199_9_11_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_3136_3199_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "3200" *) 
  (* ram_addr_end = "3263" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'hCC72E9CE393B4933),
    .INIT_B(64'h3B3A35C1D1D274B6),
    .INIT_C(64'h079DD6505E3D8E7F),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_3200_3263_0_2
       (.ADDRA({vcount_nxt[0],\rgb_out[5]_i_43_0 [3:2],out[2],\rgb_out[5]_i_43_0 [1:0]}),
        .ADDRB({vcount_nxt[0],\rgb_out[5]_i_43_0 [3:2],out[2],\rgb_out[5]_i_43_0 [1:0]}),
        .ADDRC({vcount_nxt[0],\rgb_out[5]_i_43_0 [3:2],out[2],\rgb_out[5]_i_43_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__5_n_0 ,\slv_reg0_reg[4]_rep__5_n_0 ,\slv_reg0_reg[3]_rep__5_n_0 ,\slv_reg0_reg[2]_rep__5_n_0 ,\slv_reg0_reg[1]_rep__5_n_0 ,\slv_reg0_reg[0]_rep__5_n_0 }),
        .DIA(slv_reg1[0]),
        .DIB(slv_reg1[1]),
        .DIC(slv_reg1[2]),
        .DID(1'b0),
        .DOA(texture_data_reg_3200_3263_0_2_n_0),
        .DOB(texture_data_reg_3200_3263_0_2_n_1),
        .DOC(texture_data_reg_3200_3263_0_2_n_2),
        .DOD(NLW_texture_data_reg_3200_3263_0_2_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_3200_3263_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    texture_data_reg_3200_3263_0_2_i_1
       (.I0(\slv_reg0_reg_n_0_[10] ),
        .I1(\slv_reg0_reg_n_0_[7] ),
        .I2(\slv_reg0_reg_n_0_[11] ),
        .I3(texture_data_reg_1152_1215_0_2_i_2_n_0),
        .I4(\slv_reg0_reg_n_0_[12] ),
        .I5(\slv_reg0_reg_n_0_[9] ),
        .O(texture_data_reg_3200_3263_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "3200" *) 
  (* ram_addr_end = "3263" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000082020000000),
    .INIT_B(64'h3B289C01F9EA7586),
    .INIT_C(64'h078FF7905E2D8E4F),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_3200_3263_3_5
       (.ADDRA({\rgb_out[5]_i_19_0 [2],\rgb_out[5]_i_18_0 ,out[2],\rgb_out[5]_i_19_0 [1:0]}),
        .ADDRB({\rgb_out[5]_i_19_0 [2],\rgb_out[5]_i_18_0 ,out[2],\rgb_out[5]_i_19_0 [1:0]}),
        .ADDRC({\rgb_out[5]_i_19_0 [2],\rgb_out[5]_i_18_0 ,out[2],\rgb_out[5]_i_19_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__3_n_0 ,\slv_reg0_reg[4]_rep__3_n_0 ,\slv_reg0_reg[3]_rep__3_n_0 ,\slv_reg0_reg[2]_rep__3_n_0 ,\slv_reg0_reg[1]_rep__3_n_0 ,\slv_reg0_reg[0]_rep__3_n_0 }),
        .DIA(slv_reg1[3]),
        .DIB(slv_reg1[4]),
        .DIC(slv_reg1[5]),
        .DID(1'b0),
        .DOA(texture_data_reg_3200_3263_3_5_n_0),
        .DOB(texture_data_reg_3200_3263_3_5_n_1),
        .DOC(texture_data_reg_3200_3263_3_5_n_2),
        .DOD(NLW_texture_data_reg_3200_3263_3_5_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_3200_3263_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "3200" *) 
  (* ram_addr_end = "3263" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'h0010086020100030),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0010086020100030),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_3200_3263_6_8
       (.ADDRA({\rgb_out[8]_i_19_0 [2],out[4:2],\rgb_out[8]_i_19_0 [1:0]}),
        .ADDRB({\rgb_out[8]_i_19_0 [2],out[4:2],\rgb_out[8]_i_19_0 [1:0]}),
        .ADDRC({\rgb_out[8]_i_19_0 [2],out[4:2],\rgb_out[8]_i_19_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__1_n_0 ,\slv_reg0_reg[4]_rep__1_n_0 ,\slv_reg0_reg[3]_rep__1_n_0 ,\slv_reg0_reg[2]_rep__1_n_0 ,\slv_reg0_reg[1]_rep__1_n_0 ,\slv_reg0_reg[0]_rep__1_n_0 }),
        .DIA(slv_reg1[6]),
        .DIB(slv_reg1[7]),
        .DIC(slv_reg1[8]),
        .DID(1'b0),
        .DOA(texture_data_reg_3200_3263_6_8_n_0),
        .DOB(texture_data_reg_3200_3263_6_8_n_1),
        .DOC(texture_data_reg_3200_3263_6_8_n_2),
        .DOD(NLW_texture_data_reg_3200_3263_6_8_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_3200_3263_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "3200" *) 
  (* ram_addr_end = "3263" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_3200_3263_9_11
       (.ADDRA({\rgb_out[11]_i_32_0 [4],\rgb_out[11]_i_60_0 [3:2],out[2],\rgb_out[11]_i_32_0 [1],\rgb_out[11]_i_60_0 [0]}),
        .ADDRB({\rgb_out[11]_i_32_0 [4],\rgb_out[11]_i_60_0 [3:2],out[2],\rgb_out[11]_i_32_0 [1],\rgb_out[11]_i_60_0 [0]}),
        .ADDRC({\rgb_out[11]_i_32_0 [4],\rgb_out[11]_i_60_0 [3:2],out[2],\rgb_out[11]_i_32_0 [1],\rgb_out[11]_i_60_0 [0]}),
        .ADDRD({\slv_reg0_reg[5]_rep_n_0 ,\slv_reg0_reg[4]_rep_n_0 ,\slv_reg0_reg[3]_rep_n_0 ,\slv_reg0_reg[2]_rep_n_0 ,\slv_reg0_reg[1]_rep_n_0 ,\slv_reg0_reg[0]_rep_n_0 }),
        .DIA(slv_reg1[9]),
        .DIB(slv_reg1[10]),
        .DIC(slv_reg1[11]),
        .DID(1'b0),
        .DOA(texture_data_reg_3200_3263_9_11_n_0),
        .DOB(texture_data_reg_3200_3263_9_11_n_1),
        .DOC(texture_data_reg_3200_3263_9_11_n_2),
        .DOD(NLW_texture_data_reg_3200_3263_9_11_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_3200_3263_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000060000000),
    .INIT_B(64'hFFFFFFFFFFFFFFFF),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_320_383_0_2
       (.ADDRA({ADDRC[4:2],out[2],ADDRC[1:0]}),
        .ADDRB({ADDRC[4:2],out[2],ADDRC[1:0]}),
        .ADDRC({ADDRC[4:2],out[2],ADDRC[1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__5_n_0 ,\slv_reg0_reg[4]_rep__5_n_0 ,\slv_reg0_reg[3]_rep__5_n_0 ,\slv_reg0_reg[2]_rep__5_n_0 ,\slv_reg0_reg[1]_rep__5_n_0 ,\slv_reg0_reg[0]_rep__5_n_0 }),
        .DIA(slv_reg1[0]),
        .DIB(slv_reg1[1]),
        .DIC(slv_reg1[2]),
        .DID(1'b0),
        .DOA(texture_data_reg_320_383_0_2_n_0),
        .DOB(texture_data_reg_320_383_0_2_n_1),
        .DOC(texture_data_reg_320_383_0_2_n_2),
        .DOD(NLW_texture_data_reg_320_383_0_2_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_320_383_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    texture_data_reg_320_383_0_2_i_1
       (.I0(\slv_reg0_reg_n_0_[6] ),
        .I1(\slv_reg0_reg_n_0_[12] ),
        .I2(\slv_reg0_reg_n_0_[8] ),
        .I3(\slv_reg0_reg_n_0_[9] ),
        .I4(\slv_reg0_reg_n_0_[7] ),
        .I5(texture_data_reg_192_255_0_2_i_2_n_0),
        .O(texture_data_reg_320_383_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h7FFFFFFF7FFFFFFF),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'hFFFFFFFFFFFFFFFF),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_320_383_3_5
       (.ADDRA({\rgb_out[5]_i_27_0 [4:2],out[2],\rgb_out[5]_i_27_0 [1:0]}),
        .ADDRB({\rgb_out[5]_i_27_0 [4:2],out[2],\rgb_out[5]_i_27_0 [1:0]}),
        .ADDRC({\rgb_out[5]_i_27_0 [4:2],out[2],\rgb_out[5]_i_27_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__3_n_0 ,\slv_reg0_reg[4]_rep__3_n_0 ,\slv_reg0_reg[3]_rep__3_n_0 ,\slv_reg0_reg[2]_rep__3_n_0 ,\slv_reg0_reg[1]_rep__3_n_0 ,\slv_reg0_reg[0]_rep__3_n_0 }),
        .DIA(slv_reg1[3]),
        .DIB(slv_reg1[4]),
        .DIC(slv_reg1[5]),
        .DID(1'b0),
        .DOA(texture_data_reg_320_383_3_5_n_0),
        .DOB(texture_data_reg_320_383_3_5_n_1),
        .DOC(texture_data_reg_320_383_3_5_n_2),
        .DOD(NLW_texture_data_reg_320_383_3_5_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_320_383_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h7FFFFFFF7FFFFFFF),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_320_383_6_8
       (.ADDRA({\rgb_out[8]_i_27_0 [4:2],out[2],\rgb_out[8]_i_27_0 [1:0]}),
        .ADDRB({\rgb_out[8]_i_27_0 [4:2],out[2],\rgb_out[8]_i_27_0 [1:0]}),
        .ADDRC({\rgb_out[8]_i_27_0 [4:2],out[2],\rgb_out[8]_i_27_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__1_n_0 ,\slv_reg0_reg[4]_rep__1_n_0 ,\slv_reg0_reg[3]_rep__1_n_0 ,\slv_reg0_reg[2]_rep__1_n_0 ,\slv_reg0_reg[1]_rep__1_n_0 ,\slv_reg0_reg[0]_rep__1_n_0 }),
        .DIA(slv_reg1[6]),
        .DIB(slv_reg1[7]),
        .DIC(slv_reg1[8]),
        .DID(1'b0),
        .DOA(texture_data_reg_320_383_6_8_n_0),
        .DOB(texture_data_reg_320_383_6_8_n_1),
        .DOC(texture_data_reg_320_383_6_8_n_2),
        .DOD(NLW_texture_data_reg_320_383_6_8_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_320_383_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'hFFFFFFFFFFFFFFFF),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h7FFFFFFF7FFFFFFF),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_320_383_9_11
       (.ADDRA({\rgb_out[11]_i_44_0 [3],\rgb_out[11]_i_32_0 [3:2],out[2],\rgb_out[11]_i_44_0 [0],\rgb_out[11]_i_32_0 [0]}),
        .ADDRB({\rgb_out[11]_i_44_0 [3],\rgb_out[11]_i_32_0 [3:2],out[2],\rgb_out[11]_i_44_0 [0],\rgb_out[11]_i_32_0 [0]}),
        .ADDRC({\rgb_out[11]_i_44_0 [3],\rgb_out[11]_i_32_0 [3:2],out[2],\rgb_out[11]_i_44_0 [0],\rgb_out[11]_i_32_0 [0]}),
        .ADDRD({\slv_reg0_reg[5]_rep_n_0 ,\slv_reg0_reg[4]_rep_n_0 ,\slv_reg0_reg[3]_rep_n_0 ,\slv_reg0_reg[2]_rep_n_0 ,\slv_reg0_reg[1]_rep_n_0 ,\slv_reg0_reg[0]_rep_n_0 }),
        .DIA(slv_reg1[9]),
        .DIB(slv_reg1[10]),
        .DIC(slv_reg1[11]),
        .DID(1'b0),
        .DOA(texture_data_reg_320_383_9_11_n_0),
        .DOB(texture_data_reg_320_383_9_11_n_1),
        .DOC(texture_data_reg_320_383_9_11_n_2),
        .DOD(NLW_texture_data_reg_320_383_9_11_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_320_383_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "3264" *) 
  (* ram_addr_end = "3327" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h8D5A08A3F101E5CB),
    .INIT_B(64'h6BE7B650BF6A735E),
    .INIT_C(64'hF181C18F439D98E1),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_3264_3327_0_2
       (.ADDRA({vcount_nxt[0],\rgb_out[5]_i_43_0 [3:2],out[2],\rgb_out[5]_i_43_0 [1:0]}),
        .ADDRB({vcount_nxt[0],\rgb_out[5]_i_43_0 [3:2],out[2],\rgb_out[5]_i_43_0 [1:0]}),
        .ADDRC({vcount_nxt[0],\rgb_out[5]_i_43_0 [3:2],out[2],\rgb_out[5]_i_43_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__5_n_0 ,\slv_reg0_reg[4]_rep__5_n_0 ,\slv_reg0_reg[3]_rep__5_n_0 ,\slv_reg0_reg[2]_rep__5_n_0 ,\slv_reg0_reg[1]_rep__5_n_0 ,\slv_reg0_reg[0]_rep__5_n_0 }),
        .DIA(slv_reg1[0]),
        .DIB(slv_reg1[1]),
        .DIC(slv_reg1[2]),
        .DID(1'b0),
        .DOA(texture_data_reg_3264_3327_0_2_n_0),
        .DOB(texture_data_reg_3264_3327_0_2_n_1),
        .DOC(texture_data_reg_3264_3327_0_2_n_2),
        .DOD(NLW_texture_data_reg_3264_3327_0_2_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_3264_3327_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    texture_data_reg_3264_3327_0_2_i_1
       (.I0(\slv_reg0_reg_n_0_[9] ),
        .I1(\slv_reg0_reg_n_0_[8] ),
        .I2(\slv_reg0_reg_n_0_[12] ),
        .I3(texture_data_reg_960_1023_0_2_i_2_n_0),
        .I4(\slv_reg0_reg_n_0_[11] ),
        .I5(\slv_reg0_reg_n_0_[10] ),
        .O(texture_data_reg_3264_3327_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "3264" *) 
  (* ram_addr_end = "3327" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'hEBE5B6518E6AB39C),
    .INIT_C(64'hF183C18F729DD8A3),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_3264_3327_3_5
       (.ADDRA({\rgb_out[5]_i_19_0 [2],\rgb_out[5]_i_18_0 ,out[2],\rgb_out[5]_i_19_0 [1:0]}),
        .ADDRB({\rgb_out[5]_i_19_0 [2],\rgb_out[5]_i_18_0 ,out[2],\rgb_out[5]_i_19_0 [1:0]}),
        .ADDRC({\rgb_out[5]_i_19_0 [2],\rgb_out[5]_i_18_0 ,out[2],\rgb_out[5]_i_19_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__3_n_0 ,\slv_reg0_reg[4]_rep__3_n_0 ,\slv_reg0_reg[3]_rep__3_n_0 ,\slv_reg0_reg[2]_rep__3_n_0 ,\slv_reg0_reg[1]_rep__3_n_0 ,\slv_reg0_reg[0]_rep__3_n_0 }),
        .DIA(slv_reg1[3]),
        .DIB(slv_reg1[4]),
        .DIC(slv_reg1[5]),
        .DID(1'b0),
        .DOA(texture_data_reg_3264_3327_3_5_n_0),
        .DOB(texture_data_reg_3264_3327_3_5_n_1),
        .DOC(texture_data_reg_3264_3327_3_5_n_2),
        .DOD(NLW_texture_data_reg_3264_3327_3_5_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_3264_3327_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "3264" *) 
  (* ram_addr_end = "3327" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'h0000000001000040),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h4000000001080040),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_3264_3327_6_8
       (.ADDRA({\rgb_out[8]_i_19_0 [2],out[4:2],\rgb_out[8]_i_19_0 [1:0]}),
        .ADDRB({\rgb_out[8]_i_19_0 [2],out[4:2],\rgb_out[8]_i_19_0 [1:0]}),
        .ADDRC({\rgb_out[8]_i_19_0 [2],out[4:2],\rgb_out[8]_i_19_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__1_n_0 ,\slv_reg0_reg[4]_rep__1_n_0 ,\slv_reg0_reg[3]_rep__1_n_0 ,\slv_reg0_reg[2]_rep__1_n_0 ,\slv_reg0_reg[1]_rep__1_n_0 ,\slv_reg0_reg[0]_rep__1_n_0 }),
        .DIA(slv_reg1[6]),
        .DIB(slv_reg1[7]),
        .DIC(slv_reg1[8]),
        .DID(1'b0),
        .DOA(texture_data_reg_3264_3327_6_8_n_0),
        .DOB(texture_data_reg_3264_3327_6_8_n_1),
        .DOC(texture_data_reg_3264_3327_6_8_n_2),
        .DOD(NLW_texture_data_reg_3264_3327_6_8_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_3264_3327_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "3264" *) 
  (* ram_addr_end = "3327" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_3264_3327_9_11
       (.ADDRA({\rgb_out[11]_i_32_0 [4],\rgb_out[11]_i_60_0 [3:2],out[2],\rgb_out[11]_i_32_0 [1],\rgb_out[11]_i_60_0 [0]}),
        .ADDRB({\rgb_out[11]_i_32_0 [4],\rgb_out[11]_i_60_0 [3:2],out[2],\rgb_out[11]_i_32_0 [1],\rgb_out[11]_i_60_0 [0]}),
        .ADDRC({\rgb_out[11]_i_32_0 [4],\rgb_out[11]_i_60_0 [3:2],out[2],\rgb_out[11]_i_32_0 [1],\rgb_out[11]_i_60_0 [0]}),
        .ADDRD({\slv_reg0_reg[5]_rep_n_0 ,\slv_reg0_reg[4]_rep_n_0 ,\slv_reg0_reg[3]_rep_n_0 ,\slv_reg0_reg[2]_rep_n_0 ,\slv_reg0_reg[1]_rep_n_0 ,\slv_reg0_reg[0]_rep_n_0 }),
        .DIA(slv_reg1[9]),
        .DIB(slv_reg1[10]),
        .DIC(slv_reg1[11]),
        .DID(1'b0),
        .DOA(texture_data_reg_3264_3327_9_11_n_0),
        .DOB(texture_data_reg_3264_3327_9_11_n_1),
        .DOC(texture_data_reg_3264_3327_9_11_n_2),
        .DOD(NLW_texture_data_reg_3264_3327_9_11_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_3264_3327_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "3328" *) 
  (* ram_addr_end = "3391" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h286C28962893EA1C),
    .INIT_B(64'h3B8B34260D29B8B0),
    .INIT_C(64'h1C7B3D61F0C6470F),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_3328_3391_0_2
       (.ADDRA({vcount_nxt[0],\rgb_out[5]_i_43_0 [3:2],out[2],\rgb_out[5]_i_43_0 [1:0]}),
        .ADDRB({vcount_nxt[0],\rgb_out[5]_i_43_0 [3:2],out[2],\rgb_out[5]_i_43_0 [1:0]}),
        .ADDRC({vcount_nxt[0],\rgb_out[5]_i_43_0 [3:2],out[2],\rgb_out[5]_i_43_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__5_n_0 ,\slv_reg0_reg[4]_rep__5_n_0 ,\slv_reg0_reg[3]_rep__5_n_0 ,\slv_reg0_reg[2]_rep__5_n_0 ,\slv_reg0_reg[1]_rep__5_n_0 ,\slv_reg0_reg[0]_rep__5_n_0 }),
        .DIA(slv_reg1[0]),
        .DIB(slv_reg1[1]),
        .DIC(slv_reg1[2]),
        .DID(1'b0),
        .DOA(texture_data_reg_3328_3391_0_2_n_0),
        .DOB(texture_data_reg_3328_3391_0_2_n_1),
        .DOC(texture_data_reg_3328_3391_0_2_n_2),
        .DOD(NLW_texture_data_reg_3328_3391_0_2_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_3328_3391_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    texture_data_reg_3328_3391_0_2_i_1
       (.I0(\slv_reg0_reg_n_0_[8] ),
        .I1(\slv_reg0_reg_n_0_[10] ),
        .I2(\slv_reg0_reg_n_0_[11] ),
        .I3(\slv_reg0_reg_n_0_[12] ),
        .I4(\slv_reg0_reg_n_0_[9] ),
        .I5(texture_data_reg_0_63_0_2_i_3_n_0),
        .O(texture_data_reg_3328_3391_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "3328" *) 
  (* ram_addr_end = "3391" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0004C21800000000),
    .INIT_B(64'h33A79E360D3B98AC),
    .INIT_C(64'h14731D61F0C6671F),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_3328_3391_3_5
       (.ADDRA({\rgb_out[5]_i_19_0 [2],\rgb_out[5]_i_18_0 ,out[2],\rgb_out[5]_i_19_0 [1:0]}),
        .ADDRB({\rgb_out[5]_i_19_0 [2],\rgb_out[5]_i_18_0 ,out[2],\rgb_out[5]_i_19_0 [1:0]}),
        .ADDRC({\rgb_out[5]_i_19_0 [2],\rgb_out[5]_i_18_0 ,out[2],\rgb_out[5]_i_19_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__3_n_0 ,\slv_reg0_reg[4]_rep__3_n_0 ,\slv_reg0_reg[3]_rep__3_n_0 ,\slv_reg0_reg[2]_rep__3_n_0 ,\slv_reg0_reg[1]_rep__3_n_0 ,\slv_reg0_reg[0]_rep__3_n_0 }),
        .DIA(slv_reg1[3]),
        .DIB(slv_reg1[4]),
        .DIC(slv_reg1[5]),
        .DID(1'b0),
        .DOA(texture_data_reg_3328_3391_3_5_n_0),
        .DOB(texture_data_reg_3328_3391_3_5_n_1),
        .DOC(texture_data_reg_3328_3391_3_5_n_2),
        .DOD(NLW_texture_data_reg_3328_3391_3_5_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_3328_3391_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "3328" *) 
  (* ram_addr_end = "3391" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'h080CE21800000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h080CC21800000000),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_3328_3391_6_8
       (.ADDRA({\rgb_out[8]_i_19_0 [2],out[4:2],\rgb_out[8]_i_19_0 [1:0]}),
        .ADDRB({\rgb_out[8]_i_19_0 [2],out[4:2],\rgb_out[8]_i_19_0 [1:0]}),
        .ADDRC({\rgb_out[8]_i_19_0 [2],out[4:2],\rgb_out[8]_i_19_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__1_n_0 ,\slv_reg0_reg[4]_rep__1_n_0 ,\slv_reg0_reg[3]_rep__1_n_0 ,\slv_reg0_reg[2]_rep__1_n_0 ,\slv_reg0_reg[1]_rep__1_n_0 ,\slv_reg0_reg[0]_rep__1_n_0 }),
        .DIA(slv_reg1[6]),
        .DIB(slv_reg1[7]),
        .DIC(slv_reg1[8]),
        .DID(1'b0),
        .DOA(texture_data_reg_3328_3391_6_8_n_0),
        .DOB(texture_data_reg_3328_3391_6_8_n_1),
        .DOC(texture_data_reg_3328_3391_6_8_n_2),
        .DOD(NLW_texture_data_reg_3328_3391_6_8_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_3328_3391_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "3328" *) 
  (* ram_addr_end = "3391" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_3328_3391_9_11
       (.ADDRA({\rgb_out[11]_i_32_0 [4],\rgb_out[11]_i_60_0 [3:2],out[2],\rgb_out[11]_i_32_0 [1],\rgb_out[11]_i_60_0 [0]}),
        .ADDRB({\rgb_out[11]_i_32_0 [4],\rgb_out[11]_i_60_0 [3:2],out[2],\rgb_out[11]_i_32_0 [1],\rgb_out[11]_i_60_0 [0]}),
        .ADDRC({\rgb_out[11]_i_32_0 [4],\rgb_out[11]_i_60_0 [3:2],out[2],\rgb_out[11]_i_32_0 [1],\rgb_out[11]_i_60_0 [0]}),
        .ADDRD({\slv_reg0_reg[5]_rep_n_0 ,\slv_reg0_reg[4]_rep_n_0 ,\slv_reg0_reg[3]_rep_n_0 ,\slv_reg0_reg[2]_rep_n_0 ,\slv_reg0_reg[1]_rep_n_0 ,\slv_reg0_reg[0]_rep_n_0 }),
        .DIA(slv_reg1[9]),
        .DIB(slv_reg1[10]),
        .DIC(slv_reg1[11]),
        .DID(1'b0),
        .DOA(texture_data_reg_3328_3391_9_11_n_0),
        .DOB(texture_data_reg_3328_3391_9_11_n_1),
        .DOC(texture_data_reg_3328_3391_9_11_n_2),
        .DOD(NLW_texture_data_reg_3328_3391_9_11_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_3328_3391_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "3392" *) 
  (* ram_addr_end = "3455" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h2B49D48BD0C0F4EF),
    .INIT_B(64'hF1B01BF4DC95CFB3),
    .INIT_C(64'h061FEC602F37F870),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_3392_3455_0_2
       (.ADDRA({vcount_nxt[0],\rgb_out[5]_i_43_0 [3:2],out[2],\rgb_out[5]_i_43_0 [1:0]}),
        .ADDRB({vcount_nxt[0],\rgb_out[5]_i_43_0 [3:2],out[2],\rgb_out[5]_i_43_0 [1:0]}),
        .ADDRC({vcount_nxt[0],\rgb_out[5]_i_43_0 [3:2],out[2],\rgb_out[5]_i_43_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__5_n_0 ,\slv_reg0_reg[4]_rep__5_n_0 ,\slv_reg0_reg[3]_rep__5_n_0 ,\slv_reg0_reg[2]_rep__5_n_0 ,\slv_reg0_reg[1]_rep__5_n_0 ,\slv_reg0_reg[0]_rep__5_n_0 }),
        .DIA(slv_reg1[0]),
        .DIB(slv_reg1[1]),
        .DIC(slv_reg1[2]),
        .DID(1'b0),
        .DOA(texture_data_reg_3392_3455_0_2_n_0),
        .DOB(texture_data_reg_3392_3455_0_2_n_1),
        .DOC(texture_data_reg_3392_3455_0_2_n_2),
        .DOD(NLW_texture_data_reg_3392_3455_0_2_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_3392_3455_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    texture_data_reg_3392_3455_0_2_i_1
       (.I0(\slv_reg0_reg_n_0_[7] ),
        .I1(\slv_reg0_reg_n_0_[9] ),
        .I2(\slv_reg0_reg_n_0_[12] ),
        .I3(\slv_reg0_reg_n_0_[6] ),
        .I4(\slv_reg0_reg_n_0_[8] ),
        .I5(texture_data_reg_3392_3455_0_2_i_2_n_0),
        .O(texture_data_reg_3392_3455_0_2_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'h7)) 
    texture_data_reg_3392_3455_0_2_i_2
       (.I0(\slv_reg0_reg_n_0_[11] ),
        .I1(\slv_reg0_reg_n_0_[10] ),
        .O(texture_data_reg_3392_3455_0_2_i_2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "3392" *) 
  (* ram_addr_end = "3455" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000080000),
    .INIT_B(64'hD1B8CBF58C957FD3),
    .INIT_C(64'h261FFC607F377850),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_3392_3455_3_5
       (.ADDRA({\rgb_out[5]_i_19_0 [2],\rgb_out[5]_i_18_0 ,out[2],\rgb_out[5]_i_19_0 [1:0]}),
        .ADDRB({\rgb_out[5]_i_19_0 [2],\rgb_out[5]_i_18_0 ,out[2],\rgb_out[5]_i_19_0 [1:0]}),
        .ADDRC({\rgb_out[5]_i_19_0 [2],\rgb_out[5]_i_18_0 ,out[2],\rgb_out[5]_i_19_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__3_n_0 ,\slv_reg0_reg[4]_rep__3_n_0 ,\slv_reg0_reg[3]_rep__3_n_0 ,\slv_reg0_reg[2]_rep__3_n_0 ,\slv_reg0_reg[1]_rep__3_n_0 ,\slv_reg0_reg[0]_rep__3_n_0 }),
        .DIA(slv_reg1[3]),
        .DIB(slv_reg1[4]),
        .DIC(slv_reg1[5]),
        .DID(1'b0),
        .DOA(texture_data_reg_3392_3455_3_5_n_0),
        .DOB(texture_data_reg_3392_3455_3_5_n_1),
        .DOC(texture_data_reg_3392_3455_3_5_n_2),
        .DOD(NLW_texture_data_reg_3392_3455_3_5_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_3392_3455_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "3392" *) 
  (* ram_addr_end = "3455" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'h0000000000088020),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000088020),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_3392_3455_6_8
       (.ADDRA({\rgb_out[8]_i_19_0 [2],out[4:2],\rgb_out[8]_i_19_0 [1:0]}),
        .ADDRB({\rgb_out[8]_i_19_0 [2],out[4:2],\rgb_out[8]_i_19_0 [1:0]}),
        .ADDRC({\rgb_out[8]_i_19_0 [2],out[4:2],\rgb_out[8]_i_19_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__1_n_0 ,\slv_reg0_reg[4]_rep__1_n_0 ,\slv_reg0_reg[3]_rep__1_n_0 ,\slv_reg0_reg[2]_rep__1_n_0 ,\slv_reg0_reg[1]_rep__1_n_0 ,\slv_reg0_reg[0]_rep__1_n_0 }),
        .DIA(slv_reg1[6]),
        .DIB(slv_reg1[7]),
        .DIC(slv_reg1[8]),
        .DID(1'b0),
        .DOA(texture_data_reg_3392_3455_6_8_n_0),
        .DOB(texture_data_reg_3392_3455_6_8_n_1),
        .DOC(texture_data_reg_3392_3455_6_8_n_2),
        .DOD(NLW_texture_data_reg_3392_3455_6_8_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_3392_3455_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "3392" *) 
  (* ram_addr_end = "3455" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_3392_3455_9_11
       (.ADDRA({\rgb_out[11]_i_32_0 [4],\rgb_out[11]_i_60_0 [3:2],out[2],\rgb_out[11]_i_32_0 [1],\rgb_out[11]_i_60_0 [0]}),
        .ADDRB({\rgb_out[11]_i_32_0 [4],\rgb_out[11]_i_60_0 [3:2],out[2],\rgb_out[11]_i_32_0 [1],\rgb_out[11]_i_60_0 [0]}),
        .ADDRC({\rgb_out[11]_i_32_0 [4],\rgb_out[11]_i_60_0 [3:2],out[2],\rgb_out[11]_i_32_0 [1],\rgb_out[11]_i_60_0 [0]}),
        .ADDRD({\slv_reg0_reg[5]_rep_n_0 ,\slv_reg0_reg[4]_rep_n_0 ,\slv_reg0_reg[3]_rep_n_0 ,\slv_reg0_reg[2]_rep_n_0 ,\slv_reg0_reg[1]_rep_n_0 ,\slv_reg0_reg[0]_rep_n_0 }),
        .DIA(slv_reg1[9]),
        .DIB(slv_reg1[10]),
        .DIC(slv_reg1[11]),
        .DID(1'b0),
        .DOA(texture_data_reg_3392_3455_9_11_n_0),
        .DOB(texture_data_reg_3392_3455_9_11_n_1),
        .DOC(texture_data_reg_3392_3455_9_11_n_2),
        .DOD(NLW_texture_data_reg_3392_3455_9_11_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_3392_3455_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "3456" *) 
  (* ram_addr_end = "3519" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0E410F641E44EC10),
    .INIT_B(64'hFE22E59FF0C1E9AF),
    .INIT_C(64'h01E3FD00033E1640),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_3456_3519_0_2
       (.ADDRA({vcount_nxt[0],\rgb_out[5]_i_43_0 [3:2],out[2],\rgb_out[5]_i_43_0 [1:0]}),
        .ADDRB({vcount_nxt[0],\rgb_out[5]_i_43_0 [3:2],out[2],\rgb_out[5]_i_43_0 [1:0]}),
        .ADDRC({vcount_nxt[0],\rgb_out[5]_i_43_0 [3:2],out[2],\rgb_out[5]_i_43_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__5_n_0 ,\slv_reg0_reg[4]_rep__5_n_0 ,\slv_reg0_reg[3]_rep__5_n_0 ,\slv_reg0_reg[2]_rep__5_n_0 ,\slv_reg0_reg[1]_rep__5_n_0 ,\slv_reg0_reg[0]_rep__5_n_0 }),
        .DIA(slv_reg1[0]),
        .DIB(slv_reg1[1]),
        .DIC(slv_reg1[2]),
        .DID(1'b0),
        .DOA(texture_data_reg_3456_3519_0_2_n_0),
        .DOB(texture_data_reg_3456_3519_0_2_n_1),
        .DOC(texture_data_reg_3456_3519_0_2_n_2),
        .DOD(NLW_texture_data_reg_3456_3519_0_2_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_3456_3519_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    texture_data_reg_3456_3519_0_2_i_1
       (.I0(\slv_reg0_reg_n_0_[6] ),
        .I1(\slv_reg0_reg_n_0_[9] ),
        .I2(\slv_reg0_reg_n_0_[12] ),
        .I3(\slv_reg0_reg_n_0_[7] ),
        .I4(\slv_reg0_reg_n_0_[8] ),
        .I5(texture_data_reg_3392_3455_0_2_i_2_n_0),
        .O(texture_data_reg_3456_3519_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "3456" *) 
  (* ram_addr_end = "3519" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h001C020000000000),
    .INIT_B(64'hFC62EABFF4C1E5AF),
    .INIT_C(64'h03E3F800033E1E40),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_3456_3519_3_5
       (.ADDRA({\rgb_out[5]_i_19_0 [2],\rgb_out[5]_i_18_0 ,out[2],\rgb_out[5]_i_19_0 [1:0]}),
        .ADDRB({\rgb_out[5]_i_19_0 [2],\rgb_out[5]_i_18_0 ,out[2],\rgb_out[5]_i_19_0 [1:0]}),
        .ADDRC({\rgb_out[5]_i_19_0 [2],\rgb_out[5]_i_18_0 ,out[2],\rgb_out[5]_i_19_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__3_n_0 ,\slv_reg0_reg[4]_rep__3_n_0 ,\slv_reg0_reg[3]_rep__3_n_0 ,\slv_reg0_reg[2]_rep__3_n_0 ,\slv_reg0_reg[1]_rep__3_n_0 ,\slv_reg0_reg[0]_rep__3_n_0 }),
        .DIA(slv_reg1[3]),
        .DIB(slv_reg1[4]),
        .DIC(slv_reg1[5]),
        .DID(1'b0),
        .DOA(texture_data_reg_3456_3519_3_5_n_0),
        .DOB(texture_data_reg_3456_3519_3_5_n_1),
        .DOC(texture_data_reg_3456_3519_3_5_n_2),
        .DOD(NLW_texture_data_reg_3456_3519_3_5_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_3456_3519_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "3456" *) 
  (* ram_addr_end = "3519" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'h001C070000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h001C070000000000),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_3456_3519_6_8
       (.ADDRA({\rgb_out[8]_i_19_0 [2],out[4:2],\rgb_out[8]_i_19_0 [1:0]}),
        .ADDRB({\rgb_out[8]_i_19_0 [2],out[4:2],\rgb_out[8]_i_19_0 [1:0]}),
        .ADDRC({\rgb_out[8]_i_19_0 [2],out[4:2],\rgb_out[8]_i_19_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__1_n_0 ,\slv_reg0_reg[4]_rep__1_n_0 ,\slv_reg0_reg[3]_rep__1_n_0 ,\slv_reg0_reg[2]_rep__1_n_0 ,\slv_reg0_reg[1]_rep__1_n_0 ,\slv_reg0_reg[0]_rep__1_n_0 }),
        .DIA(slv_reg1[6]),
        .DIB(slv_reg1[7]),
        .DIC(slv_reg1[8]),
        .DID(1'b0),
        .DOA(texture_data_reg_3456_3519_6_8_n_0),
        .DOB(texture_data_reg_3456_3519_6_8_n_1),
        .DOC(texture_data_reg_3456_3519_6_8_n_2),
        .DOD(NLW_texture_data_reg_3456_3519_6_8_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_3456_3519_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "3456" *) 
  (* ram_addr_end = "3519" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_3456_3519_9_11
       (.ADDRA({\rgb_out[11]_i_32_0 [4],\rgb_out[11]_i_60_0 [3:2],out[2],\rgb_out[11]_i_32_0 [1],\rgb_out[11]_i_60_0 [0]}),
        .ADDRB({\rgb_out[11]_i_32_0 [4],\rgb_out[11]_i_60_0 [3:2],out[2],\rgb_out[11]_i_32_0 [1],\rgb_out[11]_i_60_0 [0]}),
        .ADDRC({\rgb_out[11]_i_32_0 [4],\rgb_out[11]_i_60_0 [3:2],out[2],\rgb_out[11]_i_32_0 [1],\rgb_out[11]_i_60_0 [0]}),
        .ADDRD({\slv_reg0_reg[5]_rep_n_0 ,\slv_reg0_reg[4]_rep_n_0 ,\slv_reg0_reg[3]_rep_n_0 ,\slv_reg0_reg[2]_rep_n_0 ,\slv_reg0_reg[1]_rep_n_0 ,\slv_reg0_reg[0]_rep_n_0 }),
        .DIA(slv_reg1[9]),
        .DIB(slv_reg1[10]),
        .DIC(slv_reg1[11]),
        .DID(1'b0),
        .DOA(texture_data_reg_3456_3519_9_11_n_0),
        .DOB(texture_data_reg_3456_3519_9_11_n_1),
        .DOC(texture_data_reg_3456_3519_9_11_n_2),
        .DOD(NLW_texture_data_reg_3456_3519_9_11_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_3456_3519_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "3520" *) 
  (* ram_addr_end = "3583" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'hB800A8C773A1773E),
    .INIT_B(64'h9CBE470CC6FE2F18),
    .INIT_C(64'h62FFFFF339FF3FE7),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_3520_3583_0_2
       (.ADDRA({vcount_nxt[0],\rgb_out[5]_i_43_0 [3:2],out[2],\rgb_out[5]_i_43_0 [1:0]}),
        .ADDRB({vcount_nxt[0],\rgb_out[5]_i_43_0 [3:2],out[2],\rgb_out[5]_i_43_0 [1:0]}),
        .ADDRC({vcount_nxt[0],\rgb_out[5]_i_43_0 [3:2],out[2],\rgb_out[5]_i_43_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__5_n_0 ,\slv_reg0_reg[4]_rep__5_n_0 ,\slv_reg0_reg[3]_rep__5_n_0 ,\slv_reg0_reg[2]_rep__5_n_0 ,\slv_reg0_reg[1]_rep__5_n_0 ,\slv_reg0_reg[0]_rep__5_n_0 }),
        .DIA(slv_reg1[0]),
        .DIB(slv_reg1[1]),
        .DIC(slv_reg1[2]),
        .DID(1'b0),
        .DOA(texture_data_reg_3520_3583_0_2_n_0),
        .DOB(texture_data_reg_3520_3583_0_2_n_1),
        .DOC(texture_data_reg_3520_3583_0_2_n_2),
        .DOD(NLW_texture_data_reg_3520_3583_0_2_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_3520_3583_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    texture_data_reg_3520_3583_0_2_i_1
       (.I0(\slv_reg0_reg_n_0_[9] ),
        .I1(\slv_reg0_reg_n_0_[11] ),
        .I2(\slv_reg0_reg_n_0_[12] ),
        .I3(texture_data_reg_960_1023_0_2_i_2_n_0),
        .I4(\slv_reg0_reg_n_0_[10] ),
        .I5(\slv_reg0_reg_n_0_[8] ),
        .O(texture_data_reg_3520_3583_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "3520" *) 
  (* ram_addr_end = "3583" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h010000000000C000),
    .INIT_B(64'h04BEEF8DB67F4828),
    .INIT_C(64'hFAFFFFF3797F18F7),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_3520_3583_3_5
       (.ADDRA({\rgb_out[5]_i_19_0 [2],\rgb_out[5]_i_18_0 ,out[2],\rgb_out[5]_i_19_0 [1:0]}),
        .ADDRB({\rgb_out[5]_i_19_0 [2],\rgb_out[5]_i_18_0 ,out[2],\rgb_out[5]_i_19_0 [1:0]}),
        .ADDRC({\rgb_out[5]_i_19_0 [2],\rgb_out[5]_i_18_0 ,out[2],\rgb_out[5]_i_19_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__3_n_0 ,\slv_reg0_reg[4]_rep__3_n_0 ,\slv_reg0_reg[3]_rep__3_n_0 ,\slv_reg0_reg[2]_rep__3_n_0 ,\slv_reg0_reg[1]_rep__3_n_0 ,\slv_reg0_reg[0]_rep__3_n_0 }),
        .DIA(slv_reg1[3]),
        .DIB(slv_reg1[4]),
        .DIC(slv_reg1[5]),
        .DID(1'b0),
        .DOA(texture_data_reg_3520_3583_3_5_n_0),
        .DOB(texture_data_reg_3520_3583_3_5_n_1),
        .DOC(texture_data_reg_3520_3583_3_5_n_2),
        .DOD(NLW_texture_data_reg_3520_3583_3_5_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_3520_3583_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "3520" *) 
  (* ram_addr_end = "3583" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'h010000000080E700),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h010000000080E500),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_3520_3583_6_8
       (.ADDRA({\rgb_out[8]_i_19_0 [2],out[4:2],\rgb_out[8]_i_19_0 [1:0]}),
        .ADDRB({\rgb_out[8]_i_19_0 [2],out[4:2],\rgb_out[8]_i_19_0 [1:0]}),
        .ADDRC({\rgb_out[8]_i_19_0 [2],out[4:2],\rgb_out[8]_i_19_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__1_n_0 ,\slv_reg0_reg[4]_rep__1_n_0 ,\slv_reg0_reg[3]_rep__1_n_0 ,\slv_reg0_reg[2]_rep__1_n_0 ,\slv_reg0_reg[1]_rep__1_n_0 ,\slv_reg0_reg[0]_rep__1_n_0 }),
        .DIA(slv_reg1[6]),
        .DIB(slv_reg1[7]),
        .DIC(slv_reg1[8]),
        .DID(1'b0),
        .DOA(texture_data_reg_3520_3583_6_8_n_0),
        .DOB(texture_data_reg_3520_3583_6_8_n_1),
        .DOC(texture_data_reg_3520_3583_6_8_n_2),
        .DOD(NLW_texture_data_reg_3520_3583_6_8_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_3520_3583_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "3520" *) 
  (* ram_addr_end = "3583" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_3520_3583_9_11
       (.ADDRA({\rgb_out[11]_i_32_0 [4],\rgb_out[11]_i_60_0 [3:2],out[2],\rgb_out[11]_i_32_0 [1],\rgb_out[11]_i_60_0 [0]}),
        .ADDRB({\rgb_out[11]_i_32_0 [4],\rgb_out[11]_i_60_0 [3:2],out[2],\rgb_out[11]_i_32_0 [1],\rgb_out[11]_i_60_0 [0]}),
        .ADDRC({\rgb_out[11]_i_32_0 [4],\rgb_out[11]_i_60_0 [3:2],out[2],\rgb_out[11]_i_32_0 [1],\rgb_out[11]_i_60_0 [0]}),
        .ADDRD({\slv_reg0_reg[5]_rep_n_0 ,\slv_reg0_reg[4]_rep_n_0 ,\slv_reg0_reg[3]_rep_n_0 ,\slv_reg0_reg[2]_rep_n_0 ,\slv_reg0_reg[1]_rep_n_0 ,\slv_reg0_reg[0]_rep_n_0 }),
        .DIA(slv_reg1[9]),
        .DIB(slv_reg1[10]),
        .DIC(slv_reg1[11]),
        .DID(1'b0),
        .DOA(texture_data_reg_3520_3583_9_11_n_0),
        .DOB(texture_data_reg_3520_3583_9_11_n_1),
        .DOC(texture_data_reg_3520_3583_9_11_n_2),
        .DOD(NLW_texture_data_reg_3520_3583_9_11_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_3520_3583_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "3584" *) 
  (* ram_addr_end = "3647" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0BAEABF102F26933),
    .INIT_B(64'hFCBEEF0EFEEC063F),
    .INIT_C(64'h00411000011FFFC0),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_3584_3647_0_2
       (.ADDRA({vcount_nxt[0],\rgb_out[5]_i_43_0 [3:2],out[2],\rgb_out[5]_i_43_0 [1:0]}),
        .ADDRB({vcount_nxt[0],\rgb_out[5]_i_43_0 [3:2],out[2],\rgb_out[5]_i_43_0 [1:0]}),
        .ADDRC({vcount_nxt[0],\rgb_out[5]_i_43_0 [3:2],out[2],\rgb_out[5]_i_43_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__5_n_0 ,\slv_reg0_reg[4]_rep__5_n_0 ,\slv_reg0_reg[3]_rep__5_n_0 ,\slv_reg0_reg[2]_rep__5_n_0 ,\slv_reg0_reg[1]_rep__5_n_0 ,\slv_reg0_reg[0]_rep__5_n_0 }),
        .DIA(slv_reg1[0]),
        .DIB(slv_reg1[1]),
        .DIC(slv_reg1[2]),
        .DID(1'b0),
        .DOA(texture_data_reg_3584_3647_0_2_n_0),
        .DOB(texture_data_reg_3584_3647_0_2_n_1),
        .DOC(texture_data_reg_3584_3647_0_2_n_2),
        .DOD(NLW_texture_data_reg_3584_3647_0_2_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_3584_3647_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    texture_data_reg_3584_3647_0_2_i_1
       (.I0(\slv_reg0_reg_n_0_[9] ),
        .I1(\slv_reg0_reg_n_0_[10] ),
        .I2(\slv_reg0_reg_n_0_[11] ),
        .I3(\slv_reg0_reg_n_0_[12] ),
        .I4(\slv_reg0_reg_n_0_[8] ),
        .I5(texture_data_reg_0_63_0_2_i_3_n_0),
        .O(texture_data_reg_3584_3647_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "3584" *) 
  (* ram_addr_end = "3647" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'hFC9EEF9EFE6C4E0D),
    .INIT_C(64'h00611000019FFFF2),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_3584_3647_3_5
       (.ADDRA({\rgb_out[5]_i_19_0 [2],\rgb_out[5]_i_18_0 ,out[2],\rgb_out[5]_i_19_0 [1:0]}),
        .ADDRB({\rgb_out[5]_i_19_0 [2],\rgb_out[5]_i_18_0 ,out[2],\rgb_out[5]_i_19_0 [1:0]}),
        .ADDRC({\rgb_out[5]_i_19_0 [2],\rgb_out[5]_i_18_0 ,out[2],\rgb_out[5]_i_19_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__3_n_0 ,\slv_reg0_reg[4]_rep__3_n_0 ,\slv_reg0_reg[3]_rep__3_n_0 ,\slv_reg0_reg[2]_rep__3_n_0 ,\slv_reg0_reg[1]_rep__3_n_0 ,\slv_reg0_reg[0]_rep__3_n_0 }),
        .DIA(slv_reg1[3]),
        .DIB(slv_reg1[4]),
        .DIC(slv_reg1[5]),
        .DID(1'b0),
        .DOA(texture_data_reg_3584_3647_3_5_n_0),
        .DOB(texture_data_reg_3584_3647_3_5_n_1),
        .DOC(texture_data_reg_3584_3647_3_5_n_2),
        .DOD(NLW_texture_data_reg_3584_3647_3_5_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_3584_3647_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "3584" *) 
  (* ram_addr_end = "3647" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_3584_3647_6_8
       (.ADDRA({\rgb_out[8]_i_19_0 [2],out[4:2],\rgb_out[8]_i_19_0 [1:0]}),
        .ADDRB({\rgb_out[8]_i_19_0 [2],out[4:2],\rgb_out[8]_i_19_0 [1:0]}),
        .ADDRC({\rgb_out[8]_i_19_0 [2],out[4:2],\rgb_out[8]_i_19_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__1_n_0 ,\slv_reg0_reg[4]_rep__1_n_0 ,\slv_reg0_reg[3]_rep__1_n_0 ,\slv_reg0_reg[2]_rep__1_n_0 ,\slv_reg0_reg[1]_rep__1_n_0 ,\slv_reg0_reg[0]_rep__1_n_0 }),
        .DIA(slv_reg1[6]),
        .DIB(slv_reg1[7]),
        .DIC(slv_reg1[8]),
        .DID(1'b0),
        .DOA(texture_data_reg_3584_3647_6_8_n_0),
        .DOB(texture_data_reg_3584_3647_6_8_n_1),
        .DOC(texture_data_reg_3584_3647_6_8_n_2),
        .DOD(NLW_texture_data_reg_3584_3647_6_8_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_3584_3647_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "3584" *) 
  (* ram_addr_end = "3647" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_3584_3647_9_11
       (.ADDRA({\rgb_out[11]_i_32_0 [4],\rgb_out[11]_i_60_0 [3:2],out[2],\rgb_out[11]_i_32_0 [1],\rgb_out[11]_i_60_0 [0]}),
        .ADDRB({\rgb_out[11]_i_32_0 [4],\rgb_out[11]_i_60_0 [3:2],out[2],\rgb_out[11]_i_32_0 [1],\rgb_out[11]_i_60_0 [0]}),
        .ADDRC({\rgb_out[11]_i_32_0 [4],\rgb_out[11]_i_60_0 [3:2],out[2],\rgb_out[11]_i_32_0 [1],\rgb_out[11]_i_60_0 [0]}),
        .ADDRD({\slv_reg0_reg[5]_rep_n_0 ,\slv_reg0_reg[4]_rep_n_0 ,\slv_reg0_reg[3]_rep_n_0 ,\slv_reg0_reg[2]_rep_n_0 ,\slv_reg0_reg[1]_rep_n_0 ,\slv_reg0_reg[0]_rep_n_0 }),
        .DIA(slv_reg1[9]),
        .DIB(slv_reg1[10]),
        .DIC(slv_reg1[11]),
        .DID(1'b0),
        .DOA(texture_data_reg_3584_3647_9_11_n_0),
        .DOB(texture_data_reg_3584_3647_9_11_n_1),
        .DOC(texture_data_reg_3584_3647_9_11_n_2),
        .DOD(NLW_texture_data_reg_3584_3647_9_11_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_3584_3647_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "3648" *) 
  (* ram_addr_end = "3711" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h58F7E366DF1F620A),
    .INIT_B(64'hDBB4CF6CA5304D8E),
    .INIT_C(64'h2717FCF37BFF7E71),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_3648_3711_0_2
       (.ADDRA({vcount_nxt[0],\rgb_out[5]_i_43_0 [3:2],out[2],\rgb_out[5]_i_43_0 [1:0]}),
        .ADDRB({vcount_nxt[0],\rgb_out[5]_i_43_0 [3:2],out[2],\rgb_out[5]_i_43_0 [1:0]}),
        .ADDRC({vcount_nxt[0],\rgb_out[5]_i_43_0 [3:2],out[2],\rgb_out[5]_i_43_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__5_n_0 ,\slv_reg0_reg[4]_rep__5_n_0 ,\slv_reg0_reg[3]_rep__5_n_0 ,\slv_reg0_reg[2]_rep__5_n_0 ,\slv_reg0_reg[1]_rep__5_n_0 ,\slv_reg0_reg[0]_rep__5_n_0 }),
        .DIA(slv_reg1[0]),
        .DIB(slv_reg1[1]),
        .DIC(slv_reg1[2]),
        .DID(1'b0),
        .DOA(texture_data_reg_3648_3711_0_2_n_0),
        .DOB(texture_data_reg_3648_3711_0_2_n_1),
        .DOC(texture_data_reg_3648_3711_0_2_n_2),
        .DOD(NLW_texture_data_reg_3648_3711_0_2_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_3648_3711_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    texture_data_reg_3648_3711_0_2_i_1
       (.I0(\slv_reg0_reg_n_0_[7] ),
        .I1(\slv_reg0_reg_n_0_[8] ),
        .I2(\slv_reg0_reg_n_0_[12] ),
        .I3(\slv_reg0_reg_n_0_[6] ),
        .I4(\slv_reg0_reg_n_0_[9] ),
        .I5(texture_data_reg_3392_3455_0_2_i_2_n_0),
        .O(texture_data_reg_3648_3711_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "3648" *) 
  (* ram_addr_end = "3711" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0008000000008000),
    .INIT_B(64'h83612D0872294D8E),
    .INIT_C(64'h7F833E97FEEF7E71),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_3648_3711_3_5
       (.ADDRA({\rgb_out[5]_i_19_0 [2],\rgb_out[5]_i_18_0 ,out[2],\rgb_out[5]_i_19_0 [1:0]}),
        .ADDRB({\rgb_out[5]_i_19_0 [2],\rgb_out[5]_i_18_0 ,out[2],\rgb_out[5]_i_19_0 [1:0]}),
        .ADDRC({\rgb_out[5]_i_19_0 [2],\rgb_out[5]_i_18_0 ,out[2],\rgb_out[5]_i_19_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__3_n_0 ,\slv_reg0_reg[4]_rep__3_n_0 ,\slv_reg0_reg[3]_rep__3_n_0 ,\slv_reg0_reg[2]_rep__3_n_0 ,\slv_reg0_reg[1]_rep__3_n_0 ,\slv_reg0_reg[0]_rep__3_n_0 }),
        .DIA(slv_reg1[3]),
        .DIB(slv_reg1[4]),
        .DIC(slv_reg1[5]),
        .DID(1'b0),
        .DOA(texture_data_reg_3648_3711_3_5_n_0),
        .DOB(texture_data_reg_3648_3711_3_5_n_1),
        .DOC(texture_data_reg_3648_3711_3_5_n_2),
        .DOD(NLW_texture_data_reg_3648_3711_3_5_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_3648_3711_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "3648" *) 
  (* ram_addr_end = "3711" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'h001CC06001108000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h000C006001008000),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_3648_3711_6_8
       (.ADDRA({\rgb_out[8]_i_19_0 [2],out[4:2],\rgb_out[8]_i_19_0 [1:0]}),
        .ADDRB({\rgb_out[8]_i_19_0 [2],out[4:2],\rgb_out[8]_i_19_0 [1:0]}),
        .ADDRC({\rgb_out[8]_i_19_0 [2],out[4:2],\rgb_out[8]_i_19_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__1_n_0 ,\slv_reg0_reg[4]_rep__1_n_0 ,\slv_reg0_reg[3]_rep__1_n_0 ,\slv_reg0_reg[2]_rep__1_n_0 ,\slv_reg0_reg[1]_rep__1_n_0 ,\slv_reg0_reg[0]_rep__1_n_0 }),
        .DIA(slv_reg1[6]),
        .DIB(slv_reg1[7]),
        .DIC(slv_reg1[8]),
        .DID(1'b0),
        .DOA(texture_data_reg_3648_3711_6_8_n_0),
        .DOB(texture_data_reg_3648_3711_6_8_n_1),
        .DOC(texture_data_reg_3648_3711_6_8_n_2),
        .DOD(NLW_texture_data_reg_3648_3711_6_8_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_3648_3711_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "3648" *) 
  (* ram_addr_end = "3711" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_3648_3711_9_11
       (.ADDRA({\rgb_out[11]_i_32_0 [4],\rgb_out[11]_i_60_0 [3:2],out[2],\rgb_out[11]_i_32_0 [1],\rgb_out[11]_i_60_0 [0]}),
        .ADDRB({\rgb_out[11]_i_32_0 [4],\rgb_out[11]_i_60_0 [3:2],out[2],\rgb_out[11]_i_32_0 [1],\rgb_out[11]_i_60_0 [0]}),
        .ADDRC({\rgb_out[11]_i_32_0 [4],\rgb_out[11]_i_60_0 [3:2],out[2],\rgb_out[11]_i_32_0 [1],\rgb_out[11]_i_60_0 [0]}),
        .ADDRD({\slv_reg0_reg[5]_rep_n_0 ,\slv_reg0_reg[4]_rep_n_0 ,\slv_reg0_reg[3]_rep_n_0 ,\slv_reg0_reg[2]_rep_n_0 ,\slv_reg0_reg[1]_rep_n_0 ,\slv_reg0_reg[0]_rep_n_0 }),
        .DIA(slv_reg1[9]),
        .DIB(slv_reg1[10]),
        .DIC(slv_reg1[11]),
        .DID(1'b0),
        .DOA(texture_data_reg_3648_3711_9_11_n_0),
        .DOB(texture_data_reg_3648_3711_9_11_n_1),
        .DOC(texture_data_reg_3648_3711_9_11_n_2),
        .DOD(NLW_texture_data_reg_3648_3711_9_11_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_3648_3711_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "3712" *) 
  (* ram_addr_end = "3775" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h23E95354CA6C2860),
    .INIT_B(64'hE9351FA4C748C6E8),
    .INIT_C(64'h1CCEE01B3C9FF937),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_3712_3775_0_2
       (.ADDRA({vcount_nxt[0],\rgb_out[5]_i_43_0 [3:2],out[2],\rgb_out[5]_i_43_0 [1:0]}),
        .ADDRB({vcount_nxt[0],\rgb_out[5]_i_43_0 [3:2],out[2],\rgb_out[5]_i_43_0 [1:0]}),
        .ADDRC({vcount_nxt[0],\rgb_out[5]_i_43_0 [3:2],out[2],\rgb_out[5]_i_43_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__5_n_0 ,\slv_reg0_reg[4]_rep__5_n_0 ,\slv_reg0_reg[3]_rep__5_n_0 ,\slv_reg0_reg[2]_rep__5_n_0 ,\slv_reg0_reg[1]_rep__5_n_0 ,\slv_reg0_reg[0]_rep__5_n_0 }),
        .DIA(slv_reg1[0]),
        .DIB(slv_reg1[1]),
        .DIC(slv_reg1[2]),
        .DID(1'b0),
        .DOA(texture_data_reg_3712_3775_0_2_n_0),
        .DOB(texture_data_reg_3712_3775_0_2_n_1),
        .DOC(texture_data_reg_3712_3775_0_2_n_2),
        .DOD(NLW_texture_data_reg_3712_3775_0_2_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_3712_3775_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    texture_data_reg_3712_3775_0_2_i_1
       (.I0(\slv_reg0_reg_n_0_[6] ),
        .I1(\slv_reg0_reg_n_0_[8] ),
        .I2(\slv_reg0_reg_n_0_[12] ),
        .I3(\slv_reg0_reg_n_0_[7] ),
        .I4(\slv_reg0_reg_n_0_[9] ),
        .I5(texture_data_reg_3392_3455_0_2_i_2_n_0),
        .O(texture_data_reg_3712_3775_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "3712" *) 
  (* ram_addr_end = "3775" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'hE97D0DA48F4CC6C8),
    .INIT_C(64'h1CCEF21B7C9FF917),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_3712_3775_3_5
       (.ADDRA({\rgb_out[5]_i_19_0 [2],\rgb_out[5]_i_18_0 ,out[2],\rgb_out[5]_i_19_0 [1:0]}),
        .ADDRB({\rgb_out[5]_i_19_0 [2],\rgb_out[5]_i_18_0 ,out[2],\rgb_out[5]_i_19_0 [1:0]}),
        .ADDRC({\rgb_out[5]_i_19_0 [2],\rgb_out[5]_i_18_0 ,out[2],\rgb_out[5]_i_19_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__3_n_0 ,\slv_reg0_reg[4]_rep__3_n_0 ,\slv_reg0_reg[3]_rep__3_n_0 ,\slv_reg0_reg[2]_rep__3_n_0 ,\slv_reg0_reg[1]_rep__3_n_0 ,\slv_reg0_reg[0]_rep__3_n_0 }),
        .DIA(slv_reg1[3]),
        .DIB(slv_reg1[4]),
        .DIC(slv_reg1[5]),
        .DID(1'b0),
        .DOA(texture_data_reg_3712_3775_3_5_n_0),
        .DOB(texture_data_reg_3712_3775_3_5_n_1),
        .DOC(texture_data_reg_3712_3775_3_5_n_2),
        .DOD(NLW_texture_data_reg_3712_3775_3_5_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_3712_3775_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "3712" *) 
  (* ram_addr_end = "3775" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000020),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_3712_3775_6_8
       (.ADDRA({\rgb_out[8]_i_19_0 [2],out[4:2],\rgb_out[8]_i_19_0 [1:0]}),
        .ADDRB({\rgb_out[8]_i_19_0 [2],out[4:2],\rgb_out[8]_i_19_0 [1:0]}),
        .ADDRC({\rgb_out[8]_i_19_0 [2],out[4:2],\rgb_out[8]_i_19_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__1_n_0 ,\slv_reg0_reg[4]_rep__1_n_0 ,\slv_reg0_reg[3]_rep__1_n_0 ,\slv_reg0_reg[2]_rep__1_n_0 ,\slv_reg0_reg[1]_rep__1_n_0 ,\slv_reg0_reg[0]_rep__1_n_0 }),
        .DIA(slv_reg1[6]),
        .DIB(slv_reg1[7]),
        .DIC(slv_reg1[8]),
        .DID(1'b0),
        .DOA(texture_data_reg_3712_3775_6_8_n_0),
        .DOB(texture_data_reg_3712_3775_6_8_n_1),
        .DOC(texture_data_reg_3712_3775_6_8_n_2),
        .DOD(NLW_texture_data_reg_3712_3775_6_8_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_3712_3775_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "3712" *) 
  (* ram_addr_end = "3775" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_3712_3775_9_11
       (.ADDRA({\rgb_out[11]_i_32_0 [4],\rgb_out[11]_i_60_0 [3:2],out[2],\rgb_out[11]_i_32_0 [1],\rgb_out[11]_i_60_0 [0]}),
        .ADDRB({\rgb_out[11]_i_32_0 [4],\rgb_out[11]_i_60_0 [3:2],out[2],\rgb_out[11]_i_32_0 [1],\rgb_out[11]_i_60_0 [0]}),
        .ADDRC({\rgb_out[11]_i_32_0 [4],\rgb_out[11]_i_60_0 [3:2],out[2],\rgb_out[11]_i_32_0 [1],\rgb_out[11]_i_60_0 [0]}),
        .ADDRD({\slv_reg0_reg[5]_rep_n_0 ,\slv_reg0_reg[4]_rep_n_0 ,\slv_reg0_reg[3]_rep_n_0 ,\slv_reg0_reg[2]_rep_n_0 ,\slv_reg0_reg[1]_rep_n_0 ,\slv_reg0_reg[0]_rep_n_0 }),
        .DIA(slv_reg1[9]),
        .DIB(slv_reg1[10]),
        .DIC(slv_reg1[11]),
        .DID(1'b0),
        .DOA(texture_data_reg_3712_3775_9_11_n_0),
        .DOB(texture_data_reg_3712_3775_9_11_n_1),
        .DOC(texture_data_reg_3712_3775_9_11_n_2),
        .DOD(NLW_texture_data_reg_3712_3775_9_11_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_3712_3775_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "3776" *) 
  (* ram_addr_end = "3839" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h8FDFFC302358B698),
    .INIT_B(64'hBD2B749AE824ABF3),
    .INIT_C(64'h93914AE610C3470C),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_3776_3839_0_2
       (.ADDRA({vcount_nxt[0],\rgb_out[5]_i_43_0 [3:2],out[2],\rgb_out[5]_i_43_0 [1:0]}),
        .ADDRB({vcount_nxt[0],\rgb_out[5]_i_43_0 [3:2],out[2],\rgb_out[5]_i_43_0 [1:0]}),
        .ADDRC({vcount_nxt[0],\rgb_out[5]_i_43_0 [3:2],out[2],\rgb_out[5]_i_43_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__5_n_0 ,\slv_reg0_reg[4]_rep__5_n_0 ,\slv_reg0_reg[3]_rep__5_n_0 ,\slv_reg0_reg[2]_rep__5_n_0 ,\slv_reg0_reg[1]_rep__5_n_0 ,\slv_reg0_reg[0]_rep__5_n_0 }),
        .DIA(slv_reg1[0]),
        .DIB(slv_reg1[1]),
        .DIC(slv_reg1[2]),
        .DID(1'b0),
        .DOA(texture_data_reg_3776_3839_0_2_n_0),
        .DOB(texture_data_reg_3776_3839_0_2_n_1),
        .DOC(texture_data_reg_3776_3839_0_2_n_2),
        .DOD(NLW_texture_data_reg_3776_3839_0_2_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_3776_3839_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    texture_data_reg_3776_3839_0_2_i_1
       (.I0(\slv_reg0_reg_n_0_[8] ),
        .I1(\slv_reg0_reg_n_0_[11] ),
        .I2(\slv_reg0_reg_n_0_[12] ),
        .I3(texture_data_reg_960_1023_0_2_i_2_n_0),
        .I4(\slv_reg0_reg_n_0_[10] ),
        .I5(\slv_reg0_reg_n_0_[9] ),
        .O(texture_data_reg_3776_3839_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "3776" *) 
  (* ram_addr_end = "3839" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h6000810100000000),
    .INIT_B(64'h3C29BC8ACB640DF3),
    .INIT_C(64'h12930AF630C3E50C),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_3776_3839_3_5
       (.ADDRA({\rgb_out[5]_i_19_0 [2],\rgb_out[5]_i_18_0 ,out[2],\rgb_out[5]_i_19_0 [1:0]}),
        .ADDRB({\rgb_out[5]_i_19_0 [2],\rgb_out[5]_i_18_0 ,out[2],\rgb_out[5]_i_19_0 [1:0]}),
        .ADDRC({\rgb_out[5]_i_19_0 [2],\rgb_out[5]_i_18_0 ,out[2],\rgb_out[5]_i_19_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__3_n_0 ,\slv_reg0_reg[4]_rep__3_n_0 ,\slv_reg0_reg[3]_rep__3_n_0 ,\slv_reg0_reg[2]_rep__3_n_0 ,\slv_reg0_reg[1]_rep__3_n_0 ,\slv_reg0_reg[0]_rep__3_n_0 }),
        .DIA(slv_reg1[3]),
        .DIB(slv_reg1[4]),
        .DIC(slv_reg1[5]),
        .DID(1'b0),
        .DOA(texture_data_reg_3776_3839_3_5_n_0),
        .DOB(texture_data_reg_3776_3839_3_5_n_1),
        .DOC(texture_data_reg_3776_3839_3_5_n_2),
        .DOD(NLW_texture_data_reg_3776_3839_3_5_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_3776_3839_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "3776" *) 
  (* ram_addr_end = "3839" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'hE100C10100000200),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'hE100C10100000300),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_3776_3839_6_8
       (.ADDRA({\rgb_out[8]_i_19_0 [2],out[4:2],\rgb_out[8]_i_19_0 [1:0]}),
        .ADDRB({\rgb_out[8]_i_19_0 [2],out[4:2],\rgb_out[8]_i_19_0 [1:0]}),
        .ADDRC({\rgb_out[8]_i_19_0 [2],out[4:2],\rgb_out[8]_i_19_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__1_n_0 ,\slv_reg0_reg[4]_rep__1_n_0 ,\slv_reg0_reg[3]_rep__1_n_0 ,\slv_reg0_reg[2]_rep__1_n_0 ,\slv_reg0_reg[1]_rep__1_n_0 ,\slv_reg0_reg[0]_rep__1_n_0 }),
        .DIA(slv_reg1[6]),
        .DIB(slv_reg1[7]),
        .DIC(slv_reg1[8]),
        .DID(1'b0),
        .DOA(texture_data_reg_3776_3839_6_8_n_0),
        .DOB(texture_data_reg_3776_3839_6_8_n_1),
        .DOC(texture_data_reg_3776_3839_6_8_n_2),
        .DOD(NLW_texture_data_reg_3776_3839_6_8_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_3776_3839_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "3776" *) 
  (* ram_addr_end = "3839" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_3776_3839_9_11
       (.ADDRA({\rgb_out[11]_i_32_0 [4],\rgb_out[11]_i_60_0 [3:2],out[2],\rgb_out[11]_i_32_0 [1],\rgb_out[11]_i_60_0 [0]}),
        .ADDRB({\rgb_out[11]_i_32_0 [4],\rgb_out[11]_i_60_0 [3:2],out[2],\rgb_out[11]_i_32_0 [1],\rgb_out[11]_i_60_0 [0]}),
        .ADDRC({\rgb_out[11]_i_32_0 [4],\rgb_out[11]_i_60_0 [3:2],out[2],\rgb_out[11]_i_32_0 [1],\rgb_out[11]_i_60_0 [0]}),
        .ADDRD({\slv_reg0_reg[5]_rep_n_0 ,\slv_reg0_reg[4]_rep_n_0 ,\slv_reg0_reg[3]_rep_n_0 ,\slv_reg0_reg[2]_rep_n_0 ,\slv_reg0_reg[1]_rep_n_0 ,\slv_reg0_reg[0]_rep_n_0 }),
        .DIA(slv_reg1[9]),
        .DIB(slv_reg1[10]),
        .DIC(slv_reg1[11]),
        .DID(1'b0),
        .DOA(texture_data_reg_3776_3839_9_11_n_0),
        .DOB(texture_data_reg_3776_3839_9_11_n_1),
        .DOC(texture_data_reg_3776_3839_9_11_n_2),
        .DOD(NLW_texture_data_reg_3776_3839_9_11_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_3776_3839_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "3840" *) 
  (* ram_addr_end = "3903" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h38BE5CB7D6AB7822),
    .INIT_B(64'hFB7DC97FDE7BE34D),
    .INIT_C(64'h06183E60229D9CF3),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_3840_3903_0_2
       (.ADDRA({vcount_nxt[0],\rgb_out[5]_i_43_0 [3:2],out[2],\rgb_out[5]_i_43_0 [1:0]}),
        .ADDRB({vcount_nxt[0],\rgb_out[5]_i_43_0 [3:2],out[2],\rgb_out[5]_i_43_0 [1:0]}),
        .ADDRC({vcount_nxt[0],\rgb_out[5]_i_43_0 [3:2],out[2],\rgb_out[5]_i_43_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__5_n_0 ,\slv_reg0_reg[4]_rep__5_n_0 ,\slv_reg0_reg[3]_rep__5_n_0 ,\slv_reg0_reg[2]_rep__5_n_0 ,\slv_reg0_reg[1]_rep__5_n_0 ,\slv_reg0_reg[0]_rep__5_n_0 }),
        .DIA(slv_reg1[0]),
        .DIB(slv_reg1[1]),
        .DIC(slv_reg1[2]),
        .DID(1'b0),
        .DOA(texture_data_reg_3840_3903_0_2_n_0),
        .DOB(texture_data_reg_3840_3903_0_2_n_1),
        .DOC(texture_data_reg_3840_3903_0_2_n_2),
        .DOD(NLW_texture_data_reg_3840_3903_0_2_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_3840_3903_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    texture_data_reg_3840_3903_0_2_i_1
       (.I0(texture_data_reg_0_63_0_2_i_3_n_0),
        .I1(\slv_reg0_reg_n_0_[12] ),
        .I2(\slv_reg0_reg_n_0_[9] ),
        .I3(\slv_reg0_reg_n_0_[8] ),
        .I4(\slv_reg0_reg_n_0_[11] ),
        .I5(\slv_reg0_reg_n_0_[10] ),
        .O(texture_data_reg_3840_3903_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "3840" *) 
  (* ram_addr_end = "3903" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000001000000),
    .INIT_B(64'hCB55C5FFDDF2E34F),
    .INIT_C(64'h3630366020949CF3),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_3840_3903_3_5
       (.ADDRA({\rgb_out[5]_i_19_0 [2],\rgb_out[5]_i_18_0 ,out[2],\rgb_out[5]_i_19_0 [1:0]}),
        .ADDRB({\rgb_out[5]_i_19_0 [2],\rgb_out[5]_i_18_0 ,out[2],\rgb_out[5]_i_19_0 [1:0]}),
        .ADDRC({\rgb_out[5]_i_19_0 [2],\rgb_out[5]_i_18_0 ,out[2],\rgb_out[5]_i_19_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__3_n_0 ,\slv_reg0_reg[4]_rep__3_n_0 ,\slv_reg0_reg[3]_rep__3_n_0 ,\slv_reg0_reg[2]_rep__3_n_0 ,\slv_reg0_reg[1]_rep__3_n_0 ,\slv_reg0_reg[0]_rep__3_n_0 }),
        .DIA(slv_reg1[3]),
        .DIB(slv_reg1[4]),
        .DIC(slv_reg1[5]),
        .DID(1'b0),
        .DOA(texture_data_reg_3840_3903_3_5_n_0),
        .DOB(texture_data_reg_3840_3903_3_5_n_1),
        .DOC(texture_data_reg_3840_3903_3_5_n_2),
        .DOD(NLW_texture_data_reg_3840_3903_3_5_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_3840_3903_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "3840" *) 
  (* ram_addr_end = "3903" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'h0008080003090000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000003090000),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_3840_3903_6_8
       (.ADDRA({\rgb_out[8]_i_19_0 [2],out[4:2],\rgb_out[8]_i_19_0 [1],\rgb_out[8]_i_12_0 }),
        .ADDRB({\rgb_out[8]_i_19_0 [2],out[4:2],\rgb_out[8]_i_19_0 [1],\rgb_out[8]_i_12_0 }),
        .ADDRC({\rgb_out[8]_i_19_0 [2],out[4:2],\rgb_out[8]_i_19_0 [1],\rgb_out[8]_i_12_0 }),
        .ADDRD({\slv_reg0_reg[5]_rep__1_n_0 ,\slv_reg0_reg[4]_rep__1_n_0 ,\slv_reg0_reg[3]_rep__1_n_0 ,\slv_reg0_reg[2]_rep__1_n_0 ,\slv_reg0_reg[1]_rep__1_n_0 ,\slv_reg0_reg[0]_rep__1_n_0 }),
        .DIA(slv_reg1[6]),
        .DIB(slv_reg1[7]),
        .DIC(slv_reg1[8]),
        .DID(1'b0),
        .DOA(texture_data_reg_3840_3903_6_8_n_0),
        .DOB(texture_data_reg_3840_3903_6_8_n_1),
        .DOC(texture_data_reg_3840_3903_6_8_n_2),
        .DOD(NLW_texture_data_reg_3840_3903_6_8_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_3840_3903_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "3840" *) 
  (* ram_addr_end = "3903" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_3840_3903_9_11
       (.ADDRA({\rgb_out[11]_i_32_0 [4],\rgb_out[11]_i_60_0 [3:2],out[2],\rgb_out[11]_i_32_0 [1],\rgb_out[11]_i_60_0 [0]}),
        .ADDRB({\rgb_out[11]_i_32_0 [4],\rgb_out[11]_i_60_0 [3:2],out[2],\rgb_out[11]_i_32_0 [1],\rgb_out[11]_i_60_0 [0]}),
        .ADDRC({\rgb_out[11]_i_32_0 [4],\rgb_out[11]_i_60_0 [3:2],out[2],\rgb_out[11]_i_32_0 [1],\rgb_out[11]_i_60_0 [0]}),
        .ADDRD({\slv_reg0_reg[5]_rep_n_0 ,\slv_reg0_reg[4]_rep_n_0 ,\slv_reg0_reg[3]_rep_n_0 ,\slv_reg0_reg[2]_rep_n_0 ,\slv_reg0_reg[1]_rep_n_0 ,\slv_reg0_reg[0]_rep_n_0 }),
        .DIA(slv_reg1[9]),
        .DIB(slv_reg1[10]),
        .DIC(slv_reg1[11]),
        .DID(1'b0),
        .DOA(texture_data_reg_3840_3903_9_11_n_0),
        .DOB(texture_data_reg_3840_3903_9_11_n_1),
        .DOC(texture_data_reg_3840_3903_9_11_n_2),
        .DOD(NLW_texture_data_reg_3840_3903_9_11_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_3840_3903_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h80000004E8000005),
    .INIT_B(64'h7FFFFFFB7FFFFFFB),
    .INIT_C(64'h6000000360000003),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_384_447_0_2
       (.ADDRA({ADDRC[4:2],out[2],ADDRC[1:0]}),
        .ADDRB({ADDRC[4:2],out[2],ADDRC[1:0]}),
        .ADDRC({ADDRC[4:2],out[2],ADDRC[1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__5_n_0 ,\slv_reg0_reg[4]_rep__5_n_0 ,\slv_reg0_reg[3]_rep__5_n_0 ,\slv_reg0_reg[2]_rep__5_n_0 ,\slv_reg0_reg[1]_rep__5_n_0 ,\slv_reg0_reg[0]_rep__5_n_0 }),
        .DIA(slv_reg1[0]),
        .DIB(slv_reg1[1]),
        .DIC(slv_reg1[2]),
        .DID(1'b0),
        .DOA(texture_data_reg_384_447_0_2_n_0),
        .DOB(texture_data_reg_384_447_0_2_n_1),
        .DOC(texture_data_reg_384_447_0_2_n_2),
        .DOD(NLW_texture_data_reg_384_447_0_2_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_384_447_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    texture_data_reg_384_447_0_2_i_1
       (.I0(\slv_reg0_reg_n_0_[7] ),
        .I1(\slv_reg0_reg_n_0_[12] ),
        .I2(\slv_reg0_reg_n_0_[8] ),
        .I3(\slv_reg0_reg_n_0_[9] ),
        .I4(\slv_reg0_reg_n_0_[6] ),
        .I5(texture_data_reg_192_255_0_2_i_2_n_0),
        .O(texture_data_reg_384_447_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h1FFFFFFC1FFFFFFC),
    .INIT_B(64'h80000004E0000005),
    .INIT_C(64'h7FFFFFFB7FFFFFFB),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_384_447_3_5
       (.ADDRA({\rgb_out[5]_i_27_0 [4:2],out[2],\rgb_out[5]_i_27_0 [1:0]}),
        .ADDRB({\rgb_out[5]_i_27_0 [4:2],out[2],\rgb_out[5]_i_27_0 [1:0]}),
        .ADDRC({\rgb_out[5]_i_27_0 [4:2],out[2],\rgb_out[5]_i_27_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__3_n_0 ,\slv_reg0_reg[4]_rep__3_n_0 ,\slv_reg0_reg[3]_rep__3_n_0 ,\slv_reg0_reg[2]_rep__3_n_0 ,\slv_reg0_reg[1]_rep__3_n_0 ,\slv_reg0_reg[0]_rep__3_n_0 }),
        .DIA(slv_reg1[3]),
        .DIB(slv_reg1[4]),
        .DIC(slv_reg1[5]),
        .DID(1'b0),
        .DOA(texture_data_reg_384_447_3_5_n_0),
        .DOB(texture_data_reg_384_447_3_5_n_1),
        .DOC(texture_data_reg_384_447_3_5_n_2),
        .DOD(NLW_texture_data_reg_384_447_3_5_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_384_447_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'h6000000360000003),
    .INIT_B(64'h1FFFFFFC1FFFFFFC),
    .INIT_C(64'h80000004E0000005),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_384_447_6_8
       (.ADDRA({\rgb_out[8]_i_27_0 [4:2],out[2],\rgb_out[8]_i_27_0 [1:0]}),
        .ADDRB({\rgb_out[8]_i_27_0 [4:2],out[2],\rgb_out[8]_i_27_0 [1:0]}),
        .ADDRC({\rgb_out[8]_i_27_0 [4:2],out[2],\rgb_out[8]_i_27_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__1_n_0 ,\slv_reg0_reg[4]_rep__1_n_0 ,\slv_reg0_reg[3]_rep__1_n_0 ,\slv_reg0_reg[2]_rep__1_n_0 ,\slv_reg0_reg[1]_rep__1_n_0 ,\slv_reg0_reg[0]_rep__1_n_0 }),
        .DIA(slv_reg1[6]),
        .DIB(slv_reg1[7]),
        .DIC(slv_reg1[8]),
        .DID(1'b0),
        .DOA(texture_data_reg_384_447_6_8_n_0),
        .DOB(texture_data_reg_384_447_6_8_n_1),
        .DOC(texture_data_reg_384_447_6_8_n_2),
        .DOD(NLW_texture_data_reg_384_447_6_8_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_384_447_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'h7FFFFFFB7FFFFFFB),
    .INIT_B(64'h6000000360000003),
    .INIT_C(64'h1FFFFFFC1FFFFFFC),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_384_447_9_11
       (.ADDRA({\rgb_out[11]_i_44_0 [3],\rgb_out[11]_i_32_0 [3:2],out[2],\rgb_out[11]_i_44_0 [0],\rgb_out[11]_i_32_0 [0]}),
        .ADDRB({\rgb_out[11]_i_44_0 [3],\rgb_out[11]_i_32_0 [3:2],out[2],\rgb_out[11]_i_44_0 [0],\rgb_out[11]_i_32_0 [0]}),
        .ADDRC({\rgb_out[11]_i_44_0 [3],\rgb_out[11]_i_32_0 [3:2],out[2],\rgb_out[11]_i_44_0 [0],\rgb_out[11]_i_32_0 [0]}),
        .ADDRD({\slv_reg0_reg[5]_rep_n_0 ,\slv_reg0_reg[4]_rep_n_0 ,\slv_reg0_reg[3]_rep_n_0 ,\slv_reg0_reg[2]_rep_n_0 ,\slv_reg0_reg[1]_rep_n_0 ,\slv_reg0_reg[0]_rep_n_0 }),
        .DIA(slv_reg1[9]),
        .DIB(slv_reg1[10]),
        .DIC(slv_reg1[11]),
        .DID(1'b0),
        .DOA(texture_data_reg_384_447_9_11_n_0),
        .DOB(texture_data_reg_384_447_9_11_n_1),
        .DOC(texture_data_reg_384_447_9_11_n_2),
        .DOD(NLW_texture_data_reg_384_447_9_11_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_384_447_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "3904" *) 
  (* ram_addr_end = "3967" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'hF23A0764EB1CD5BD),
    .INIT_B(64'h82DBFABDC8D3E27E),
    .INIT_C(64'h7DE4071D34200C00),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_3904_3967_0_2
       (.ADDRA({vcount_nxt[0],\rgb_out[5]_i_43_0 [3:2],out[2],\rgb_out[5]_i_43_0 [1:0]}),
        .ADDRB({vcount_nxt[0],\rgb_out[5]_i_43_0 [3:2],out[2],\rgb_out[5]_i_43_0 [1:0]}),
        .ADDRC({vcount_nxt[0],\rgb_out[5]_i_43_0 [3:2],out[2],\rgb_out[5]_i_43_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__5_n_0 ,\slv_reg0_reg[4]_rep__5_n_0 ,\slv_reg0_reg[3]_rep__5_n_0 ,\slv_reg0_reg[2]_rep__5_n_0 ,\slv_reg0_reg[1]_rep__5_n_0 ,\slv_reg0_reg[0]_rep__5_n_0 }),
        .DIA(slv_reg1[0]),
        .DIB(slv_reg1[1]),
        .DIC(slv_reg1[2]),
        .DID(1'b0),
        .DOA(texture_data_reg_3904_3967_0_2_n_0),
        .DOB(texture_data_reg_3904_3967_0_2_n_1),
        .DOC(texture_data_reg_3904_3967_0_2_n_2),
        .DOD(NLW_texture_data_reg_3904_3967_0_2_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_3904_3967_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    texture_data_reg_3904_3967_0_2_i_1
       (.I0(\slv_reg0_reg_n_0_[7] ),
        .I1(\slv_reg0_reg_n_0_[11] ),
        .I2(\slv_reg0_reg_n_0_[12] ),
        .I3(texture_data_reg_1856_1919_0_2_i_2_n_0),
        .I4(\slv_reg0_reg_n_0_[10] ),
        .I5(\slv_reg0_reg_n_0_[9] ),
        .O(texture_data_reg_3904_3967_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "3904" *) 
  (* ram_addr_end = "3967" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000200000000),
    .INIT_B(64'h32DBFDBDC0C3A66F),
    .INIT_C(64'hFDE4051D3C304C10),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_3904_3967_3_5
       (.ADDRA({\rgb_out[5]_i_19_0 [2],\rgb_out[5]_i_18_0 ,out[2],\rgb_out[5]_i_19_0 [1:0]}),
        .ADDRB({\rgb_out[5]_i_19_0 [2],\rgb_out[5]_i_18_0 ,out[2],\rgb_out[5]_i_19_0 [1:0]}),
        .ADDRC({\rgb_out[5]_i_19_0 [2],\rgb_out[5]_i_18_0 ,out[2],\rgb_out[5]_i_19_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__3_n_0 ,\slv_reg0_reg[4]_rep__3_n_0 ,\slv_reg0_reg[3]_rep__3_n_0 ,\slv_reg0_reg[2]_rep__3_n_0 ,\slv_reg0_reg[1]_rep__3_n_0 ,\slv_reg0_reg[0]_rep__3_n_0 }),
        .DIA(slv_reg1[3]),
        .DIB(slv_reg1[4]),
        .DIC(slv_reg1[5]),
        .DID(1'b0),
        .DOA(texture_data_reg_3904_3967_3_5_n_0),
        .DOB(texture_data_reg_3904_3967_3_5_n_1),
        .DOC(texture_data_reg_3904_3967_3_5_n_2),
        .DOD(NLW_texture_data_reg_3904_3967_3_5_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_3904_3967_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "3904" *) 
  (* ram_addr_end = "3967" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'h0000020200000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000020600000000),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_3904_3967_6_8
       (.ADDRA({\rgb_out[8]_i_19_0 [2],out[4:2],\rgb_out[8]_i_19_0 [1],\rgb_out[8]_i_12_0 }),
        .ADDRB({\rgb_out[8]_i_19_0 [2],out[4:2],\rgb_out[8]_i_19_0 [1],\rgb_out[8]_i_12_0 }),
        .ADDRC({\rgb_out[8]_i_19_0 [2],out[4:2],\rgb_out[8]_i_19_0 [1],\rgb_out[8]_i_12_0 }),
        .ADDRD({\slv_reg0_reg[5]_rep__1_n_0 ,\slv_reg0_reg[4]_rep__1_n_0 ,\slv_reg0_reg[3]_rep__1_n_0 ,\slv_reg0_reg[2]_rep__1_n_0 ,\slv_reg0_reg[1]_rep__1_n_0 ,\slv_reg0_reg[0]_rep__1_n_0 }),
        .DIA(slv_reg1[6]),
        .DIB(slv_reg1[7]),
        .DIC(slv_reg1[8]),
        .DID(1'b0),
        .DOA(texture_data_reg_3904_3967_6_8_n_0),
        .DOB(texture_data_reg_3904_3967_6_8_n_1),
        .DOC(texture_data_reg_3904_3967_6_8_n_2),
        .DOD(NLW_texture_data_reg_3904_3967_6_8_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_3904_3967_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "3904" *) 
  (* ram_addr_end = "3967" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_3904_3967_9_11
       (.ADDRA({\rgb_out[11]_i_32_0 [4],\rgb_out[11]_i_60_0 [3:2],out[2],\rgb_out[11]_i_32_0 [1],\rgb_out[11]_i_60_0 [0]}),
        .ADDRB({\rgb_out[11]_i_32_0 [4],\rgb_out[11]_i_60_0 [3:2],out[2],\rgb_out[11]_i_32_0 [1],\rgb_out[11]_i_60_0 [0]}),
        .ADDRC({\rgb_out[11]_i_32_0 [4],\rgb_out[11]_i_60_0 [3:2],out[2],\rgb_out[11]_i_32_0 [1],\rgb_out[11]_i_60_0 [0]}),
        .ADDRD({\slv_reg0_reg[5]_rep_n_0 ,\slv_reg0_reg[4]_rep_n_0 ,\slv_reg0_reg[3]_rep_n_0 ,\slv_reg0_reg[2]_rep_n_0 ,\slv_reg0_reg[1]_rep_n_0 ,\slv_reg0_reg[0]_rep_n_0 }),
        .DIA(slv_reg1[9]),
        .DIB(slv_reg1[10]),
        .DIC(slv_reg1[11]),
        .DID(1'b0),
        .DOA(texture_data_reg_3904_3967_9_11_n_0),
        .DOB(texture_data_reg_3904_3967_9_11_n_1),
        .DOC(texture_data_reg_3904_3967_9_11_n_2),
        .DOD(NLW_texture_data_reg_3904_3967_9_11_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_3904_3967_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "3968" *) 
  (* ram_addr_end = "4031" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h5C2204F48FF3D473),
    .INIT_B(64'h07C3374D0E93164D),
    .INIT_C(64'hF99CC9B3F1CCEAB3),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_3968_4031_0_2
       (.ADDRA({vcount_nxt[0],\rgb_out[5]_i_43_0 [3:2],out[2],\rgb_out[5]_i_43_0 [1:0]}),
        .ADDRB({vcount_nxt[0],\rgb_out[5]_i_43_0 [3:2],out[2],\rgb_out[5]_i_43_0 [1:0]}),
        .ADDRC({vcount_nxt[0],\rgb_out[5]_i_43_0 [3:2],out[2],\rgb_out[5]_i_43_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__5_n_0 ,\slv_reg0_reg[4]_rep__5_n_0 ,\slv_reg0_reg[3]_rep__5_n_0 ,\slv_reg0_reg[2]_rep__5_n_0 ,\slv_reg0_reg[1]_rep__5_n_0 ,\slv_reg0_reg[0]_rep__5_n_0 }),
        .DIA(slv_reg1[0]),
        .DIB(slv_reg1[1]),
        .DIC(slv_reg1[2]),
        .DID(1'b0),
        .DOA(texture_data_reg_3968_4031_0_2_n_0),
        .DOB(texture_data_reg_3968_4031_0_2_n_1),
        .DOC(texture_data_reg_3968_4031_0_2_n_2),
        .DOD(NLW_texture_data_reg_3968_4031_0_2_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_3968_4031_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    texture_data_reg_3968_4031_0_2_i_1
       (.I0(\slv_reg0_reg_n_0_[6] ),
        .I1(\slv_reg0_reg_n_0_[11] ),
        .I2(\slv_reg0_reg_n_0_[12] ),
        .I3(texture_data_reg_1920_1983_0_2_i_2_n_0),
        .I4(\slv_reg0_reg_n_0_[10] ),
        .I5(\slv_reg0_reg_n_0_[9] ),
        .O(texture_data_reg_3968_4031_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "3968" *) 
  (* ram_addr_end = "4031" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000100),
    .INIT_B(64'h0FC337DD0D50D27C),
    .INIT_C(64'hF99CC9B3F34FEEB2),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_3968_4031_3_5
       (.ADDRA({\rgb_out[5]_i_19_0 [2],\rgb_out[5]_i_18_0 ,out[2],\rgb_out[5]_i_19_0 [1:0]}),
        .ADDRB({\rgb_out[5]_i_19_0 [2],\rgb_out[5]_i_18_0 ,out[2],\rgb_out[5]_i_19_0 [1:0]}),
        .ADDRC({\rgb_out[5]_i_19_0 [2],\rgb_out[5]_i_18_0 ,out[2],\rgb_out[5]_i_19_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__3_n_0 ,\slv_reg0_reg[4]_rep__3_n_0 ,\slv_reg0_reg[3]_rep__3_n_0 ,\slv_reg0_reg[2]_rep__3_n_0 ,\slv_reg0_reg[1]_rep__3_n_0 ,\slv_reg0_reg[0]_rep__3_n_0 }),
        .DIA(slv_reg1[3]),
        .DIB(slv_reg1[4]),
        .DIC(slv_reg1[5]),
        .DID(1'b0),
        .DOA(texture_data_reg_3968_4031_3_5_n_0),
        .DOB(texture_data_reg_3968_4031_3_5_n_1),
        .DOC(texture_data_reg_3968_4031_3_5_n_2),
        .DOD(NLW_texture_data_reg_3968_4031_3_5_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_3968_4031_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "3968" *) 
  (* ram_addr_end = "4031" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'h0000000000800101),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000101),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_3968_4031_6_8
       (.ADDRA({\rgb_out[8]_i_19_0 [2],out[4:2],\rgb_out[8]_i_19_0 [1:0]}),
        .ADDRB({\rgb_out[8]_i_19_0 [2],out[4:2],\rgb_out[8]_i_19_0 [1],\rgb_out[8]_i_12_0 }),
        .ADDRC({\rgb_out[8]_i_19_0 [2],out[4:2],\rgb_out[8]_i_19_0 [1],\rgb_out[8]_i_12_0 }),
        .ADDRD({\slv_reg0_reg[5]_rep__1_n_0 ,\slv_reg0_reg[4]_rep__1_n_0 ,\slv_reg0_reg[3]_rep__1_n_0 ,\slv_reg0_reg[2]_rep__1_n_0 ,\slv_reg0_reg[1]_rep__1_n_0 ,\slv_reg0_reg[0]_rep__1_n_0 }),
        .DIA(slv_reg1[6]),
        .DIB(slv_reg1[7]),
        .DIC(slv_reg1[8]),
        .DID(1'b0),
        .DOA(texture_data_reg_3968_4031_6_8_n_0),
        .DOB(texture_data_reg_3968_4031_6_8_n_1),
        .DOC(texture_data_reg_3968_4031_6_8_n_2),
        .DOD(NLW_texture_data_reg_3968_4031_6_8_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_3968_4031_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "3968" *) 
  (* ram_addr_end = "4031" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_3968_4031_9_11
       (.ADDRA({\rgb_out[11]_i_32_0 [4],\rgb_out[11]_i_60_0 [3:2],out[2],\rgb_out[11]_i_32_0 [1],\rgb_out[11]_i_60_0 [0]}),
        .ADDRB({\rgb_out[11]_i_32_0 [4],\rgb_out[11]_i_60_0 [3:2],out[2],\rgb_out[11]_i_32_0 [1],\rgb_out[11]_i_60_0 [0]}),
        .ADDRC({\rgb_out[11]_i_32_0 [4],\rgb_out[11]_i_60_0 [3:2],out[2],\rgb_out[11]_i_32_0 [1],\rgb_out[11]_i_60_0 [0]}),
        .ADDRD({\slv_reg0_reg[5]_rep_n_0 ,\slv_reg0_reg[4]_rep_n_0 ,\slv_reg0_reg[3]_rep_n_0 ,\slv_reg0_reg[2]_rep_n_0 ,\slv_reg0_reg[1]_rep_n_0 ,\slv_reg0_reg[0]_rep_n_0 }),
        .DIA(slv_reg1[9]),
        .DIB(slv_reg1[10]),
        .DIC(slv_reg1[11]),
        .DID(1'b0),
        .DOA(texture_data_reg_3968_4031_9_11_n_0),
        .DOB(texture_data_reg_3968_4031_9_11_n_1),
        .DOC(texture_data_reg_3968_4031_9_11_n_2),
        .DOD(NLW_texture_data_reg_3968_4031_9_11_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_3968_4031_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "4032" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h8C00485B5354AA88),
    .INIT_B(64'h53FFF7EA0977DAE0),
    .INIT_C(64'h20000004FC88051F),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_4032_4095_0_2
       (.ADDRA({vcount_nxt[0],\rgb_out[5]_i_43_0 [3:2],out[2],\rgb_out[5]_i_43_0 [1:0]}),
        .ADDRB({vcount_nxt[0],\rgb_out[5]_i_43_0 [3:2],out[2],\rgb_out[5]_i_43_0 [1:0]}),
        .ADDRC({vcount_nxt[0],\rgb_out[5]_i_43_0 [3:2],out[2],\rgb_out[5]_i_43_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__5_n_0 ,\slv_reg0_reg[4]_rep__5_n_0 ,\slv_reg0_reg[3]_rep__5_n_0 ,\slv_reg0_reg[2]_rep__5_n_0 ,\slv_reg0_reg[1]_rep__5_n_0 ,\slv_reg0_reg[0]_rep__5_n_0 }),
        .DIA(slv_reg1[0]),
        .DIB(slv_reg1[1]),
        .DIC(slv_reg1[2]),
        .DID(1'b0),
        .DOA(texture_data_reg_4032_4095_0_2_n_0),
        .DOB(texture_data_reg_4032_4095_0_2_n_1),
        .DOC(texture_data_reg_4032_4095_0_2_n_2),
        .DOD(NLW_texture_data_reg_4032_4095_0_2_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_4032_4095_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    texture_data_reg_4032_4095_0_2_i_1
       (.I0(\slv_reg0_reg_n_0_[11] ),
        .I1(\slv_reg0_reg_n_0_[10] ),
        .I2(\slv_reg0_reg_n_0_[12] ),
        .I3(texture_data_reg_960_1023_0_2_i_2_n_0),
        .I4(\slv_reg0_reg_n_0_[9] ),
        .I5(\slv_reg0_reg_n_0_[8] ),
        .O(texture_data_reg_4032_4095_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "4032" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h53FFFFF24B73F2E0),
    .INIT_C(64'h2000000CFC8C0D1F),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_4032_4095_3_5
       (.ADDRA({\rgb_out[5]_i_19_0 [2],\rgb_out[5]_i_18_0 ,out[2],\rgb_out[5]_i_19_0 [1:0]}),
        .ADDRB({\rgb_out[5]_i_19_0 [2],\rgb_out[5]_i_18_0 ,out[2],\rgb_out[5]_i_19_0 [1:0]}),
        .ADDRC({\rgb_out[5]_i_19_0 [2],\rgb_out[5]_i_18_0 ,out[2],\rgb_out[5]_i_19_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__3_n_0 ,\slv_reg0_reg[4]_rep__3_n_0 ,\slv_reg0_reg[3]_rep__3_n_0 ,\slv_reg0_reg[2]_rep__3_n_0 ,\slv_reg0_reg[1]_rep__3_n_0 ,\slv_reg0_reg[0]_rep__3_n_0 }),
        .DIA(slv_reg1[3]),
        .DIB(slv_reg1[4]),
        .DIC(slv_reg1[5]),
        .DID(1'b0),
        .DOA(texture_data_reg_4032_4095_3_5_n_0),
        .DOB(texture_data_reg_4032_4095_3_5_n_1),
        .DOC(texture_data_reg_4032_4095_3_5_n_2),
        .DOD(NLW_texture_data_reg_4032_4095_3_5_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_4032_4095_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "4032" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_4032_4095_6_8
       (.ADDRA({\rgb_out[8]_i_19_0 [2],out[4:2],\rgb_out[8]_i_19_0 [1:0]}),
        .ADDRB({\rgb_out[8]_i_19_0 [2],out[4:2],\rgb_out[8]_i_19_0 [1:0]}),
        .ADDRC({\rgb_out[8]_i_19_0 [2],out[4:2],\rgb_out[8]_i_19_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__1_n_0 ,\slv_reg0_reg[4]_rep__1_n_0 ,\slv_reg0_reg[3]_rep__1_n_0 ,\slv_reg0_reg[2]_rep__1_n_0 ,\slv_reg0_reg[1]_rep__1_n_0 ,\slv_reg0_reg[0]_rep__1_n_0 }),
        .DIA(slv_reg1[6]),
        .DIB(slv_reg1[7]),
        .DIC(slv_reg1[8]),
        .DID(1'b0),
        .DOA(texture_data_reg_4032_4095_6_8_n_0),
        .DOB(texture_data_reg_4032_4095_6_8_n_1),
        .DOC(texture_data_reg_4032_4095_6_8_n_2),
        .DOD(NLW_texture_data_reg_4032_4095_6_8_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_4032_4095_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "4032" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_4032_4095_9_11
       (.ADDRA({\rgb_out[11]_i_32_0 [4],\rgb_out[11]_i_60_0 [3:2],out[2],\rgb_out[11]_i_32_0 [1],\rgb_out[11]_i_60_0 [0]}),
        .ADDRB({\rgb_out[11]_i_32_0 [4],\rgb_out[11]_i_60_0 [3:2],out[2],\rgb_out[11]_i_32_0 [1],\rgb_out[11]_i_60_0 [0]}),
        .ADDRC({\rgb_out[11]_i_32_0 [4],\rgb_out[11]_i_60_0 [3:2],out[2],\rgb_out[11]_i_32_0 [1],\rgb_out[11]_i_60_0 [0]}),
        .ADDRD({\slv_reg0_reg[5]_rep_n_0 ,\slv_reg0_reg[4]_rep_n_0 ,\slv_reg0_reg[3]_rep_n_0 ,\slv_reg0_reg[2]_rep_n_0 ,\slv_reg0_reg[1]_rep_n_0 ,\slv_reg0_reg[0]_rep_n_0 }),
        .DIA(slv_reg1[9]),
        .DIB(slv_reg1[10]),
        .DIC(slv_reg1[11]),
        .DID(1'b0),
        .DOA(texture_data_reg_4032_4095_9_11_n_0),
        .DOB(texture_data_reg_4032_4095_9_11_n_1),
        .DOC(texture_data_reg_4032_4095_9_11_n_2),
        .DOD(NLW_texture_data_reg_4032_4095_9_11_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_4032_4095_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "4096" *) 
  (* ram_addr_end = "4159" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'hFFFFFFFFFFFFFFFF),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_4096_4159_0_2
       (.ADDRA({\rgb_out[2]_i_43_0 [4:2],out[2],\rgb_out[2]_i_43_0 [1:0]}),
        .ADDRB({\rgb_out[2]_i_43_0 [4:2],out[2],\rgb_out[2]_i_43_0 [1:0]}),
        .ADDRC({\rgb_out[2]_i_43_0 [4:2],out[2],\rgb_out[2]_i_43_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__4_n_0 ,\slv_reg0_reg[4]_rep__4_n_0 ,\slv_reg0_reg[3]_rep__4_n_0 ,\slv_reg0_reg[2]_rep__4_n_0 ,\slv_reg0_reg[1]_rep__4_n_0 ,\slv_reg0_reg[0]_rep__4_n_0 }),
        .DIA(slv_reg1[0]),
        .DIB(slv_reg1[1]),
        .DIC(slv_reg1[2]),
        .DID(1'b0),
        .DOA(texture_data_reg_4096_4159_0_2_n_0),
        .DOB(texture_data_reg_4096_4159_0_2_n_1),
        .DOC(texture_data_reg_4096_4159_0_2_n_2),
        .DOD(NLW_texture_data_reg_4096_4159_0_2_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_4096_4159_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    texture_data_reg_4096_4159_0_2_i_1
       (.I0(\slv_reg0_reg_n_0_[12] ),
        .I1(\slv_reg0_reg_n_0_[11] ),
        .I2(\slv_reg0_reg_n_0_[10] ),
        .I3(texture_data_reg_0_63_0_2_i_3_n_0),
        .I4(\slv_reg0_reg_n_0_[9] ),
        .I5(\slv_reg0_reg_n_0_[8] ),
        .O(texture_data_reg_4096_4159_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "4096" *) 
  (* ram_addr_end = "4159" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'hFFFFFFFFFFFFFFFF),
    .INIT_C(64'hFFFFFFFFFFFFFFFF),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_4096_4159_3_5
       (.ADDRA({\rgb_out[5]_i_43_0 [4:2],out[2],\rgb_out[5]_i_43_0 [1:0]}),
        .ADDRB({\rgb_out[5]_i_43_0 [4:2],out[2],\rgb_out[5]_i_43_0 [1:0]}),
        .ADDRC({\rgb_out[5]_i_43_0 [4:2],out[2],\rgb_out[5]_i_43_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__2_n_0 ,\slv_reg0_reg[4]_rep__2_n_0 ,\slv_reg0_reg[3]_rep__2_n_0 ,\slv_reg0_reg[2]_rep__2_n_0 ,\slv_reg0_reg[1]_rep__2_n_0 ,\slv_reg0_reg[0]_rep__2_n_0 }),
        .DIA(slv_reg1[3]),
        .DIB(slv_reg1[4]),
        .DIC(slv_reg1[5]),
        .DID(1'b0),
        .DOA(texture_data_reg_4096_4159_3_5_n_0),
        .DOB(texture_data_reg_4096_4159_3_5_n_1),
        .DOC(texture_data_reg_4096_4159_3_5_n_2),
        .DOD(NLW_texture_data_reg_4096_4159_3_5_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_4096_4159_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "4096" *) 
  (* ram_addr_end = "4159" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'hFFFFFFFFFFFFFFFF),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_4096_4159_6_8
       (.ADDRA({\rgb_out[8]_i_43_0 ,\rgb_out[5]_i_18_0 ,out[2],\rgb_out[5]_i_19_0 [1:0]}),
        .ADDRB({\rgb_out[8]_i_43_0 ,\rgb_out[5]_i_18_0 ,out[2],\rgb_out[5]_i_19_0 [1:0]}),
        .ADDRC({\rgb_out[8]_i_43_0 ,\rgb_out[5]_i_18_0 ,out[2],\rgb_out[5]_i_19_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__0_n_0 ,\slv_reg0_reg[4]_rep__0_n_0 ,\slv_reg0_reg[3]_rep__0_n_0 ,\slv_reg0_reg[2]_rep__0_n_0 ,\slv_reg0_reg[1]_rep__0_n_0 ,\slv_reg0_reg[0]_rep__0_n_0 }),
        .DIA(slv_reg1[6]),
        .DIB(slv_reg1[7]),
        .DIC(slv_reg1[8]),
        .DID(1'b0),
        .DOA(texture_data_reg_4096_4159_6_8_n_0),
        .DOB(texture_data_reg_4096_4159_6_8_n_1),
        .DOC(texture_data_reg_4096_4159_6_8_n_2),
        .DOD(NLW_texture_data_reg_4096_4159_6_8_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_4096_4159_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "4096" *) 
  (* ram_addr_end = "4159" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'hFFFFFFFFFFFFFFFF),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_4096_4159_9_11
       (.ADDRA({\rgb_out[11]_i_60_0 [4:2],out[2],\rgb_out[11]_i_32_0 [1],\rgb_out[11]_i_60_0 [0]}),
        .ADDRB({\rgb_out[11]_i_60_0 [4:2],out[2],\rgb_out[11]_i_32_0 [1],\rgb_out[11]_i_60_0 [0]}),
        .ADDRC({\rgb_out[11]_i_60_0 [4:2],out[2],\rgb_out[11]_i_32_0 [1],\rgb_out[11]_i_60_0 [0]}),
        .ADDRD({\slv_reg0_reg_n_0_[5] ,\slv_reg0_reg_n_0_[4] ,\slv_reg0_reg_n_0_[3] ,\slv_reg0_reg_n_0_[2] ,\slv_reg0_reg_n_0_[1] ,\slv_reg0_reg_n_0_[0] }),
        .DIA(slv_reg1[9]),
        .DIB(slv_reg1[10]),
        .DIC(slv_reg1[11]),
        .DID(1'b0),
        .DOA(texture_data_reg_4096_4159_9_11_n_0),
        .DOB(texture_data_reg_4096_4159_9_11_n_1),
        .DOC(texture_data_reg_4096_4159_9_11_n_2),
        .DOD(NLW_texture_data_reg_4096_4159_9_11_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_4096_4159_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "4160" *) 
  (* ram_addr_end = "4223" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h00F80000FF000000),
    .INIT_C(64'h0007FFFF00FFFFFF),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_4160_4223_0_2
       (.ADDRA({\rgb_out[2]_i_43_0 [4:2],out[2],\rgb_out[2]_i_43_0 [1:0]}),
        .ADDRB({\rgb_out[2]_i_43_0 [4:2],out[2],\rgb_out[2]_i_43_0 [1:0]}),
        .ADDRC({\rgb_out[2]_i_43_0 [4:2],out[2],\rgb_out[2]_i_43_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__4_n_0 ,\slv_reg0_reg[4]_rep__4_n_0 ,\slv_reg0_reg[3]_rep__4_n_0 ,\slv_reg0_reg[2]_rep__4_n_0 ,\slv_reg0_reg[1]_rep__4_n_0 ,\slv_reg0_reg[0]_rep__4_n_0 }),
        .DIA(slv_reg1[0]),
        .DIB(slv_reg1[1]),
        .DIC(slv_reg1[2]),
        .DID(1'b0),
        .DOA(texture_data_reg_4160_4223_0_2_n_0),
        .DOB(texture_data_reg_4160_4223_0_2_n_1),
        .DOC(texture_data_reg_4160_4223_0_2_n_2),
        .DOD(NLW_texture_data_reg_4160_4223_0_2_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_4160_4223_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000002000)) 
    texture_data_reg_4160_4223_0_2_i_1
       (.I0(\slv_reg0_reg_n_0_[6] ),
        .I1(\slv_reg0_reg_n_0_[11] ),
        .I2(\slv_reg0_reg_n_0_[12] ),
        .I3(texture_data_reg_1088_1151_0_2_i_2_n_0),
        .I4(\slv_reg0_reg_n_0_[10] ),
        .I5(\slv_reg0_reg_n_0_[9] ),
        .O(texture_data_reg_4160_4223_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "4160" *) 
  (* ram_addr_end = "4223" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h00FFFFFFFFFFFFFF),
    .INIT_C(64'h0007FFFF00FFFFFF),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_4160_4223_3_5
       (.ADDRA({\rgb_out[5]_i_43_0 [4:2],out[2],\rgb_out[5]_i_43_0 [1:0]}),
        .ADDRB({\rgb_out[5]_i_43_0 [4:2],out[2],\rgb_out[5]_i_43_0 [1:0]}),
        .ADDRC({\rgb_out[5]_i_43_0 [4:2],out[2],\rgb_out[5]_i_43_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__2_n_0 ,\slv_reg0_reg[4]_rep__2_n_0 ,\slv_reg0_reg[3]_rep__2_n_0 ,\slv_reg0_reg[2]_rep__2_n_0 ,\slv_reg0_reg[1]_rep__2_n_0 ,\slv_reg0_reg[0]_rep__2_n_0 }),
        .DIA(slv_reg1[3]),
        .DIB(slv_reg1[4]),
        .DIC(slv_reg1[5]),
        .DID(1'b0),
        .DOA(texture_data_reg_4160_4223_3_5_n_0),
        .DOB(texture_data_reg_4160_4223_3_5_n_1),
        .DOC(texture_data_reg_4160_4223_3_5_n_2),
        .DOD(NLW_texture_data_reg_4160_4223_3_5_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_4160_4223_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "4160" *) 
  (* ram_addr_end = "4223" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'hFF00000000000000),
    .INIT_B(64'hFF07FFFF00FFFFFF),
    .INIT_C(64'hFF00000000000000),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_4160_4223_6_8
       (.ADDRA({\rgb_out[8]_i_43_0 ,\rgb_out[5]_i_18_0 ,out[2],\rgb_out[5]_i_19_0 [1:0]}),
        .ADDRB({\rgb_out[8]_i_43_0 ,\rgb_out[5]_i_18_0 ,out[2],\rgb_out[5]_i_19_0 [1:0]}),
        .ADDRC({\rgb_out[8]_i_43_0 ,\rgb_out[5]_i_18_0 ,out[2],\rgb_out[5]_i_19_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__0_n_0 ,\slv_reg0_reg[4]_rep__0_n_0 ,\slv_reg0_reg[3]_rep__0_n_0 ,\slv_reg0_reg[2]_rep__0_n_0 ,\slv_reg0_reg[1]_rep__0_n_0 ,\slv_reg0_reg[0]_rep__0_n_0 }),
        .DIA(slv_reg1[6]),
        .DIB(slv_reg1[7]),
        .DIC(slv_reg1[8]),
        .DID(1'b0),
        .DOA(texture_data_reg_4160_4223_6_8_n_0),
        .DOB(texture_data_reg_4160_4223_6_8_n_1),
        .DOC(texture_data_reg_4160_4223_6_8_n_2),
        .DOD(NLW_texture_data_reg_4160_4223_6_8_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_4160_4223_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "4160" *) 
  (* ram_addr_end = "4223" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'hFFFFFFFFFFFFFFFF),
    .INIT_B(64'hFFF80000FF000000),
    .INIT_C(64'hFFF80000FF000000),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_4160_4223_9_11
       (.ADDRA({\rgb_out[11]_i_60_0 [4:2],out[2],\rgb_out[11]_i_32_0 [1],\rgb_out[11]_i_60_0 [0]}),
        .ADDRB({\rgb_out[11]_i_60_0 [4:2],out[2],\rgb_out[11]_i_32_0 [1],\rgb_out[11]_i_60_0 [0]}),
        .ADDRC({\rgb_out[11]_i_60_0 [4:2],out[2],\rgb_out[11]_i_32_0 [1],\rgb_out[11]_i_60_0 [0]}),
        .ADDRD({\slv_reg0_reg_n_0_[5] ,\slv_reg0_reg_n_0_[4] ,\slv_reg0_reg_n_0_[3] ,\slv_reg0_reg_n_0_[2] ,\slv_reg0_reg_n_0_[1] ,\slv_reg0_reg_n_0_[0] }),
        .DIA(slv_reg1[9]),
        .DIB(slv_reg1[10]),
        .DIC(slv_reg1[11]),
        .DID(1'b0),
        .DOA(texture_data_reg_4160_4223_9_11_n_0),
        .DOB(texture_data_reg_4160_4223_9_11_n_1),
        .DOC(texture_data_reg_4160_4223_9_11_n_2),
        .DOD(NLW_texture_data_reg_4160_4223_9_11_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_4160_4223_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "4224" *) 
  (* ram_addr_end = "4287" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000180000000000),
    .INIT_B(64'h0001800F00060006),
    .INIT_C(64'h000067FF0001FFFF),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_4224_4287_0_2
       (.ADDRA({\rgb_out[2]_i_43_0 [4:2],out[2],\rgb_out[2]_i_43_0 [1:0]}),
        .ADDRB({\rgb_out[2]_i_43_0 [4:2],out[2],\rgb_out[2]_i_43_0 [1:0]}),
        .ADDRC({\rgb_out[2]_i_43_0 [4:2],out[2],\rgb_out[2]_i_43_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__4_n_0 ,\slv_reg0_reg[4]_rep__4_n_0 ,\slv_reg0_reg[3]_rep__4_n_0 ,\slv_reg0_reg[2]_rep__4_n_0 ,\slv_reg0_reg[1]_rep__4_n_0 ,\slv_reg0_reg[0]_rep__4_n_0 }),
        .DIA(slv_reg1[0]),
        .DIB(slv_reg1[1]),
        .DIC(slv_reg1[2]),
        .DID(1'b0),
        .DOA(texture_data_reg_4224_4287_0_2_n_0),
        .DOB(texture_data_reg_4224_4287_0_2_n_1),
        .DOC(texture_data_reg_4224_4287_0_2_n_2),
        .DOD(NLW_texture_data_reg_4224_4287_0_2_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_4224_4287_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000002000)) 
    texture_data_reg_4224_4287_0_2_i_1
       (.I0(\slv_reg0_reg_n_0_[7] ),
        .I1(\slv_reg0_reg_n_0_[11] ),
        .I2(\slv_reg0_reg_n_0_[12] ),
        .I3(texture_data_reg_1152_1215_0_2_i_2_n_0),
        .I4(\slv_reg0_reg_n_0_[10] ),
        .I5(\slv_reg0_reg_n_0_[9] ),
        .O(texture_data_reg_4224_4287_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "4224" *) 
  (* ram_addr_end = "4287" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000F00000006),
    .INIT_B(64'h0001E7F60007FFF9),
    .INIT_C(64'h00007FF90001FFFF),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_4224_4287_3_5
       (.ADDRA({\rgb_out[5]_i_43_0 [4:2],out[2],\rgb_out[5]_i_43_0 [1:0]}),
        .ADDRB({\rgb_out[5]_i_43_0 [4:2],out[2],\rgb_out[5]_i_43_0 [1:0]}),
        .ADDRC({\rgb_out[5]_i_43_0 [4:2],out[2],\rgb_out[5]_i_43_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__2_n_0 ,\slv_reg0_reg[4]_rep__2_n_0 ,\slv_reg0_reg[3]_rep__2_n_0 ,\slv_reg0_reg[2]_rep__2_n_0 ,\slv_reg0_reg[1]_rep__2_n_0 ,\slv_reg0_reg[0]_rep__2_n_0 }),
        .DIA(slv_reg1[3]),
        .DIB(slv_reg1[4]),
        .DIC(slv_reg1[5]),
        .DID(1'b0),
        .DOA(texture_data_reg_4224_4287_3_5_n_0),
        .DOB(texture_data_reg_4224_4287_3_5_n_1),
        .DOC(texture_data_reg_4224_4287_3_5_n_2),
        .DOD(NLW_texture_data_reg_4224_4287_3_5_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_4224_4287_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "4224" *) 
  (* ram_addr_end = "4287" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'hFFFE1806FFF80000),
    .INIT_B(64'hFFFE7FFFFFF9FFFF),
    .INIT_C(64'hFFFE1806FFF80000),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_4224_4287_6_8
       (.ADDRA({\rgb_out[8]_i_43_0 ,\rgb_out[5]_i_18_0 ,out[2],\rgb_out[5]_i_19_0 [1:0]}),
        .ADDRB({\rgb_out[8]_i_43_0 ,\rgb_out[5]_i_18_0 ,out[2],\rgb_out[5]_i_19_0 [1:0]}),
        .ADDRC({\rgb_out[8]_i_43_0 ,\rgb_out[5]_i_18_0 ,out[2],\rgb_out[5]_i_19_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__0_n_0 ,\slv_reg0_reg[4]_rep__0_n_0 ,\slv_reg0_reg[3]_rep__0_n_0 ,\slv_reg0_reg[2]_rep__0_n_0 ,\slv_reg0_reg[1]_rep__0_n_0 ,\slv_reg0_reg[0]_rep__0_n_0 }),
        .DIA(slv_reg1[6]),
        .DIB(slv_reg1[7]),
        .DIC(slv_reg1[8]),
        .DID(1'b0),
        .DOA(texture_data_reg_4224_4287_6_8_n_0),
        .DOB(texture_data_reg_4224_4287_6_8_n_1),
        .DOC(texture_data_reg_4224_4287_6_8_n_2),
        .DOD(NLW_texture_data_reg_4224_4287_6_8_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_4224_4287_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "4224" *) 
  (* ram_addr_end = "4287" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'hFFFFFFF0FFFFFFF9),
    .INIT_B(64'hFFFF8000FFFE0000),
    .INIT_C(64'hFFFF9806FFFE0000),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_4224_4287_9_11
       (.ADDRA({\rgb_out[11]_i_60_0 [4:2],out[2],\rgb_out[11]_i_32_0 [1],\rgb_out[11]_i_60_0 [0]}),
        .ADDRB({\rgb_out[11]_i_60_0 [4:2],out[2],\rgb_out[11]_i_32_0 [1],\rgb_out[11]_i_60_0 [0]}),
        .ADDRC({\rgb_out[11]_i_60_0 [4:2],out[2],\rgb_out[11]_i_32_0 [1],\rgb_out[11]_i_60_0 [0]}),
        .ADDRD({\slv_reg0_reg_n_0_[5] ,\slv_reg0_reg_n_0_[4] ,\slv_reg0_reg_n_0_[3] ,\slv_reg0_reg_n_0_[2] ,\slv_reg0_reg_n_0_[1] ,\slv_reg0_reg_n_0_[0] }),
        .DIA(slv_reg1[9]),
        .DIB(slv_reg1[10]),
        .DIC(slv_reg1[11]),
        .DID(1'b0),
        .DOA(texture_data_reg_4224_4287_9_11_n_0),
        .DOB(texture_data_reg_4224_4287_9_11_n_1),
        .DOC(texture_data_reg_4224_4287_9_11_n_2),
        .DOD(NLW_texture_data_reg_4224_4287_9_11_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_4224_4287_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "4288" *) 
  (* ram_addr_end = "4351" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000218000002600),
    .INIT_B(64'h0000401F0000400F),
    .INIT_C(64'h0000007F000001FF),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_4288_4351_0_2
       (.ADDRA({\rgb_out[2]_i_43_0 [4:2],out[2],\rgb_out[2]_i_43_0 [1:0]}),
        .ADDRB({\rgb_out[2]_i_43_0 [4:2],out[2],\rgb_out[2]_i_43_0 [1:0]}),
        .ADDRC({\rgb_out[2]_i_43_0 [4:2],out[2],\rgb_out[2]_i_43_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__4_n_0 ,\slv_reg0_reg[4]_rep__4_n_0 ,\slv_reg0_reg[3]_rep__4_n_0 ,\slv_reg0_reg[2]_rep__4_n_0 ,\slv_reg0_reg[1]_rep__4_n_0 ,\slv_reg0_reg[0]_rep__4_n_0 }),
        .DIA(slv_reg1[0]),
        .DIB(slv_reg1[1]),
        .DIC(slv_reg1[2]),
        .DID(1'b0),
        .DOA(texture_data_reg_4288_4351_0_2_n_0),
        .DOB(texture_data_reg_4288_4351_0_2_n_1),
        .DOC(texture_data_reg_4288_4351_0_2_n_2),
        .DOD(NLW_texture_data_reg_4288_4351_0_2_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_4288_4351_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    texture_data_reg_4288_4351_0_2_i_1
       (.I0(\slv_reg0_reg_n_0_[7] ),
        .I1(\slv_reg0_reg_n_0_[6] ),
        .I2(\slv_reg0_reg_n_0_[12] ),
        .I3(\slv_reg0_reg_n_0_[9] ),
        .I4(\slv_reg0_reg_n_0_[8] ),
        .I5(texture_data_reg_192_255_0_2_i_2_n_0),
        .O(texture_data_reg_4288_4351_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "4288" *) 
  (* ram_addr_end = "4351" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000001F0000000F),
    .INIT_B(64'h0000406F000041F7),
    .INIT_C(64'h000021F0000027F8),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_4288_4351_3_5
       (.ADDRA({\rgb_out[5]_i_43_0 [4:2],out[2],\rgb_out[5]_i_43_0 [1:0]}),
        .ADDRB({\rgb_out[5]_i_43_0 [4:2],out[2],\rgb_out[5]_i_43_0 [1:0]}),
        .ADDRC({\rgb_out[5]_i_43_0 [4:2],out[2],\rgb_out[5]_i_43_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__2_n_0 ,\slv_reg0_reg[4]_rep__2_n_0 ,\slv_reg0_reg[3]_rep__2_n_0 ,\slv_reg0_reg[2]_rep__2_n_0 ,\slv_reg0_reg[1]_rep__2_n_0 ,\slv_reg0_reg[0]_rep__2_n_0 }),
        .DIA(slv_reg1[3]),
        .DIB(slv_reg1[4]),
        .DIC(slv_reg1[5]),
        .DID(1'b0),
        .DOA(texture_data_reg_4288_4351_3_5_n_0),
        .DOB(texture_data_reg_4288_4351_3_5_n_1),
        .DOC(texture_data_reg_4288_4351_3_5_n_2),
        .DOD(NLW_texture_data_reg_4288_4351_3_5_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_4288_4351_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "4288" *) 
  (* ram_addr_end = "4351" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'hFFFFBF8FFFFFBE07),
    .INIT_B(64'hFFFFBFFFFFFFBFFF),
    .INIT_C(64'hFFFFBF8FFFFFBE07),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_4288_4351_6_8
       (.ADDRA({\rgb_out[8]_i_43_0 ,\rgb_out[5]_i_18_0 ,out[2],\rgb_out[5]_i_19_0 [1:0]}),
        .ADDRB({\rgb_out[8]_i_43_0 ,\rgb_out[5]_i_18_0 ,out[2],\rgb_out[5]_i_19_0 [1:0]}),
        .ADDRC({\rgb_out[8]_i_43_0 ,\rgb_out[5]_i_18_0 ,out[2],\rgb_out[5]_i_19_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__0_n_0 ,\slv_reg0_reg[4]_rep__0_n_0 ,\slv_reg0_reg[3]_rep__0_n_0 ,\slv_reg0_reg[2]_rep__0_n_0 ,\slv_reg0_reg[1]_rep__0_n_0 ,\slv_reg0_reg[0]_rep__0_n_0 }),
        .DIA(slv_reg1[6]),
        .DIB(slv_reg1[7]),
        .DIC(slv_reg1[8]),
        .DID(1'b0),
        .DOA(texture_data_reg_4288_4351_6_8_n_0),
        .DOB(texture_data_reg_4288_4351_6_8_n_1),
        .DOC(texture_data_reg_4288_4351_6_8_n_2),
        .DOD(NLW_texture_data_reg_4288_4351_6_8_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_4288_4351_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "4288" *) 
  (* ram_addr_end = "4351" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'hFFFFFFE0FFFFFFF0),
    .INIT_B(64'hFFFFDE00FFFFD800),
    .INIT_C(64'hFFFFFF8FFFFFFE07),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_4288_4351_9_11
       (.ADDRA({\rgb_out[11]_i_60_0 [4:2],out[2],\rgb_out[11]_i_32_0 [1],\rgb_out[11]_i_60_0 [0]}),
        .ADDRB({\rgb_out[11]_i_60_0 [4:2],out[2],\rgb_out[11]_i_32_0 [1],\rgb_out[11]_i_60_0 [0]}),
        .ADDRC({\rgb_out[11]_i_60_0 [4:2],out[2],\rgb_out[11]_i_32_0 [1],\rgb_out[11]_i_60_0 [0]}),
        .ADDRD({\slv_reg0_reg_n_0_[5] ,\slv_reg0_reg_n_0_[4] ,\slv_reg0_reg_n_0_[3] ,\slv_reg0_reg_n_0_[2] ,\slv_reg0_reg_n_0_[1] ,\slv_reg0_reg_n_0_[0] }),
        .DIA(slv_reg1[9]),
        .DIB(slv_reg1[10]),
        .DIC(slv_reg1[11]),
        .DID(1'b0),
        .DOA(texture_data_reg_4288_4351_9_11_n_0),
        .DOB(texture_data_reg_4288_4351_9_11_n_1),
        .DOC(texture_data_reg_4288_4351_9_11_n_2),
        .DOD(NLW_texture_data_reg_4288_4351_9_11_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_4288_4351_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "4352" *) 
  (* ram_addr_end = "4415" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0001C01800014040),
    .INIT_B(64'h000060270000203F),
    .INIT_C(64'h000040270000003F),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_4352_4415_0_2
       (.ADDRA({\rgb_out[2]_i_43_0 [4:2],out[2],\rgb_out[2]_i_43_0 [1:0]}),
        .ADDRB({\rgb_out[2]_i_43_0 [4:2],out[2],\rgb_out[2]_i_43_0 [1:0]}),
        .ADDRC({\rgb_out[2]_i_43_0 [4:2],out[2],\rgb_out[2]_i_43_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__4_n_0 ,\slv_reg0_reg[4]_rep__4_n_0 ,\slv_reg0_reg[3]_rep__4_n_0 ,\slv_reg0_reg[2]_rep__4_n_0 ,\slv_reg0_reg[1]_rep__4_n_0 ,\slv_reg0_reg[0]_rep__4_n_0 }),
        .DIA(slv_reg1[0]),
        .DIB(slv_reg1[1]),
        .DIC(slv_reg1[2]),
        .DID(1'b0),
        .DOA(texture_data_reg_4352_4415_0_2_n_0),
        .DOB(texture_data_reg_4352_4415_0_2_n_1),
        .DOC(texture_data_reg_4352_4415_0_2_n_2),
        .DOD(NLW_texture_data_reg_4352_4415_0_2_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_4352_4415_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    texture_data_reg_4352_4415_0_2_i_1
       (.I0(\slv_reg0_reg_n_0_[8] ),
        .I1(\slv_reg0_reg_n_0_[11] ),
        .I2(\slv_reg0_reg_n_0_[12] ),
        .I3(\slv_reg0_reg_n_0_[10] ),
        .I4(\slv_reg0_reg_n_0_[9] ),
        .I5(texture_data_reg_0_63_0_2_i_3_n_0),
        .O(texture_data_reg_4352_4415_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "4352" *) 
  (* ram_addr_end = "4415" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h000040270000003F),
    .INIT_B(64'h000060070000201F),
    .INIT_C(64'h0000C03800004060),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_4352_4415_3_5
       (.ADDRA({\rgb_out[5]_i_43_0 [4:2],out[2],\rgb_out[5]_i_43_0 [1:0]}),
        .ADDRB({\rgb_out[5]_i_43_0 [4:2],out[2],\rgb_out[5]_i_43_0 [1:0]}),
        .ADDRC({\rgb_out[5]_i_43_0 [4:2],out[2],\rgb_out[5]_i_43_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__2_n_0 ,\slv_reg0_reg[4]_rep__2_n_0 ,\slv_reg0_reg[3]_rep__2_n_0 ,\slv_reg0_reg[2]_rep__2_n_0 ,\slv_reg0_reg[1]_rep__2_n_0 ,\slv_reg0_reg[0]_rep__2_n_0 }),
        .DIA(slv_reg1[3]),
        .DIB(slv_reg1[4]),
        .DIC(slv_reg1[5]),
        .DID(1'b0),
        .DOA(texture_data_reg_4352_4415_3_5_n_0),
        .DOB(texture_data_reg_4352_4415_3_5_n_1),
        .DOC(texture_data_reg_4352_4415_3_5_n_2),
        .DOD(NLW_texture_data_reg_4352_4415_3_5_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_4352_4415_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "4352" *) 
  (* ram_addr_end = "4415" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'hFFFEDFDFFFFEDFDF),
    .INIT_B(64'hFFFEDFFFFFFEDFFF),
    .INIT_C(64'hFFFEDFDFFFFEDFDF),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_4352_4415_6_8
       (.ADDRA({\rgb_out[8]_i_43_0 ,\rgb_out[5]_i_18_0 ,out[2],\rgb_out[5]_i_19_0 [1:0]}),
        .ADDRB({\rgb_out[8]_i_43_0 ,\rgb_out[5]_i_18_0 ,out[2],\rgb_out[5]_i_19_0 [1:0]}),
        .ADDRC({\rgb_out[8]_i_43_0 ,\rgb_out[5]_i_18_0 ,out[2],\rgb_out[5]_i_19_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__0_n_0 ,\slv_reg0_reg[4]_rep__0_n_0 ,\slv_reg0_reg[3]_rep__0_n_0 ,\slv_reg0_reg[2]_rep__0_n_0 ,\slv_reg0_reg[1]_rep__0_n_0 ,\slv_reg0_reg[0]_rep__0_n_0 }),
        .DIA(slv_reg1[6]),
        .DIB(slv_reg1[7]),
        .DIC(slv_reg1[8]),
        .DID(1'b0),
        .DOA(texture_data_reg_4352_4415_6_8_n_0),
        .DOB(texture_data_reg_4352_4415_6_8_n_1),
        .DOC(texture_data_reg_4352_4415_6_8_n_2),
        .DOD(NLW_texture_data_reg_4352_4415_6_8_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_4352_4415_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "4352" *) 
  (* ram_addr_end = "4415" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'hFFFEFFD8FFFEFFC0),
    .INIT_B(64'hFFFE7FC0FFFEBF80),
    .INIT_C(64'hFFFFFFDFFFFFFFDF),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_4352_4415_9_11
       (.ADDRA({\rgb_out[11]_i_60_0 [4:2],out[2],\rgb_out[11]_i_32_0 [1],\rgb_out[11]_i_60_0 [0]}),
        .ADDRB({\rgb_out[11]_i_60_0 [4:2],out[2],\rgb_out[11]_i_32_0 [1],\rgb_out[11]_i_60_0 [0]}),
        .ADDRC({\rgb_out[11]_i_60_0 [4:2],out[2],\rgb_out[11]_i_32_0 [1],\rgb_out[11]_i_60_0 [0]}),
        .ADDRD({\slv_reg0_reg_n_0_[5] ,\slv_reg0_reg_n_0_[4] ,\slv_reg0_reg_n_0_[3] ,\slv_reg0_reg_n_0_[2] ,\slv_reg0_reg_n_0_[1] ,\slv_reg0_reg_n_0_[0] }),
        .DIA(slv_reg1[9]),
        .DIB(slv_reg1[10]),
        .DIC(slv_reg1[11]),
        .DID(1'b0),
        .DOA(texture_data_reg_4352_4415_9_11_n_0),
        .DOB(texture_data_reg_4352_4415_9_11_n_1),
        .DOC(texture_data_reg_4352_4415_9_11_n_2),
        .DOD(NLW_texture_data_reg_4352_4415_9_11_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_4352_4415_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "4416" *) 
  (* ram_addr_end = "4479" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h000180600001C030),
    .INIT_B(64'h0000409F0000A06F),
    .INIT_C(64'h0000009F0000806F),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_4416_4479_0_2
       (.ADDRA({\rgb_out[2]_i_43_0 [4:2],out[2],\rgb_out[2]_i_43_0 [1:0]}),
        .ADDRB({\rgb_out[2]_i_43_0 [4:2],out[2],\rgb_out[2]_i_43_0 [1:0]}),
        .ADDRC({\rgb_out[2]_i_43_0 [4:2],out[2],\rgb_out[2]_i_43_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__4_n_0 ,\slv_reg0_reg[4]_rep__4_n_0 ,\slv_reg0_reg[3]_rep__4_n_0 ,\slv_reg0_reg[2]_rep__4_n_0 ,\slv_reg0_reg[1]_rep__4_n_0 ,\slv_reg0_reg[0]_rep__4_n_0 }),
        .DIA(slv_reg1[0]),
        .DIB(slv_reg1[1]),
        .DIC(slv_reg1[2]),
        .DID(1'b0),
        .DOA(texture_data_reg_4416_4479_0_2_n_0),
        .DOB(texture_data_reg_4416_4479_0_2_n_1),
        .DOC(texture_data_reg_4416_4479_0_2_n_2),
        .DOD(NLW_texture_data_reg_4416_4479_0_2_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_4416_4479_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    texture_data_reg_4416_4479_0_2_i_1
       (.I0(\slv_reg0_reg_n_0_[8] ),
        .I1(\slv_reg0_reg_n_0_[6] ),
        .I2(\slv_reg0_reg_n_0_[12] ),
        .I3(\slv_reg0_reg_n_0_[9] ),
        .I4(\slv_reg0_reg_n_0_[7] ),
        .I5(texture_data_reg_192_255_0_2_i_2_n_0),
        .O(texture_data_reg_4416_4479_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "4416" *) 
  (* ram_addr_end = "4479" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000009F0000806F),
    .INIT_B(64'h0000401F0000A02F),
    .INIT_C(64'h000100E000018070),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_4416_4479_3_5
       (.ADDRA({\rgb_out[5]_i_43_0 [4:2],out[2],\rgb_out[5]_i_43_0 [1:0]}),
        .ADDRB({\rgb_out[5]_i_43_0 [4:2],out[2],\rgb_out[5]_i_43_0 [1:0]}),
        .ADDRC({\rgb_out[5]_i_43_0 [4:2],out[2],\rgb_out[5]_i_43_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__2_n_0 ,\slv_reg0_reg[4]_rep__2_n_0 ,\slv_reg0_reg[3]_rep__2_n_0 ,\slv_reg0_reg[2]_rep__2_n_0 ,\slv_reg0_reg[1]_rep__2_n_0 ,\slv_reg0_reg[0]_rep__2_n_0 }),
        .DIA(slv_reg1[3]),
        .DIB(slv_reg1[4]),
        .DIC(slv_reg1[5]),
        .DID(1'b0),
        .DOA(texture_data_reg_4416_4479_3_5_n_0),
        .DOB(texture_data_reg_4416_4479_3_5_n_1),
        .DOC(texture_data_reg_4416_4479_3_5_n_2),
        .DOD(NLW_texture_data_reg_4416_4479_3_5_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_4416_4479_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "4416" *) 
  (* ram_addr_end = "4479" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'hFFFF3F7FFFFF9FBF),
    .INIT_B(64'hFFFF3FFFFFFF9FFF),
    .INIT_C(64'hFFFF3F7FFFFF9FBF),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_4416_4479_6_8
       (.ADDRA({\rgb_out[8]_i_43_0 ,\rgb_out[5]_i_18_0 ,out[2],\rgb_out[5]_i_19_0 [1:0]}),
        .ADDRB({\rgb_out[8]_i_43_0 ,\rgb_out[5]_i_18_0 ,out[2],\rgb_out[5]_i_19_0 [1:0]}),
        .ADDRC({\rgb_out[8]_i_43_0 ,\rgb_out[5]_i_18_0 ,out[2],\rgb_out[5]_i_19_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__0_n_0 ,\slv_reg0_reg[4]_rep__0_n_0 ,\slv_reg0_reg[3]_rep__0_n_0 ,\slv_reg0_reg[2]_rep__0_n_0 ,\slv_reg0_reg[1]_rep__0_n_0 ,\slv_reg0_reg[0]_rep__0_n_0 }),
        .DIA(slv_reg1[6]),
        .DIB(slv_reg1[7]),
        .DIC(slv_reg1[8]),
        .DID(1'b0),
        .DOA(texture_data_reg_4416_4479_6_8_n_0),
        .DOB(texture_data_reg_4416_4479_6_8_n_1),
        .DOC(texture_data_reg_4416_4479_6_8_n_2),
        .DOD(NLW_texture_data_reg_4416_4479_6_8_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_4416_4479_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "4416" *) 
  (* ram_addr_end = "4479" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'hFFFF7F60FFFFBFB0),
    .INIT_B(64'hFFFE7F00FFFEBFA0),
    .INIT_C(64'hFFFFFF7FFFFFFFBF),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_4416_4479_9_11
       (.ADDRA({\rgb_out[11]_i_60_0 [4:2],out[2],\rgb_out[11]_i_32_0 [1],\rgb_out[11]_i_60_0 [0]}),
        .ADDRB({\rgb_out[11]_i_60_0 [4:2],out[2],\rgb_out[11]_i_32_0 [1],\rgb_out[11]_i_60_0 [0]}),
        .ADDRC({\rgb_out[11]_i_60_0 [4:2],out[2],\rgb_out[11]_i_32_0 [1],\rgb_out[11]_i_60_0 [0]}),
        .ADDRD({\slv_reg0_reg_n_0_[5] ,\slv_reg0_reg_n_0_[4] ,\slv_reg0_reg_n_0_[3] ,\slv_reg0_reg_n_0_[2] ,\slv_reg0_reg_n_0_[1] ,\slv_reg0_reg_n_0_[0] }),
        .DIA(slv_reg1[9]),
        .DIB(slv_reg1[10]),
        .DIC(slv_reg1[11]),
        .DID(1'b0),
        .DOA(texture_data_reg_4416_4479_9_11_n_0),
        .DOB(texture_data_reg_4416_4479_9_11_n_1),
        .DOC(texture_data_reg_4416_4479_9_11_n_2),
        .DOD(NLW_texture_data_reg_4416_4479_9_11_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_4416_4479_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "4480" *) 
  (* ram_addr_end = "4543" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0002060000030080),
    .INIT_B(64'h000101FF0000817F),
    .INIT_C(64'h000001FF0000017F),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_4480_4543_0_2
       (.ADDRA({\rgb_out[2]_i_43_0 [4:2],out[2],\rgb_out[2]_i_43_0 [1:0]}),
        .ADDRB({\rgb_out[2]_i_43_0 [4:2],out[2],\rgb_out[2]_i_43_0 [1:0]}),
        .ADDRC({\rgb_out[2]_i_43_0 [4:2],out[2],\rgb_out[2]_i_43_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__4_n_0 ,\slv_reg0_reg[4]_rep__4_n_0 ,\slv_reg0_reg[3]_rep__4_n_0 ,\slv_reg0_reg[2]_rep__4_n_0 ,\slv_reg0_reg[1]_rep__4_n_0 ,\slv_reg0_reg[0]_rep__4_n_0 }),
        .DIA(slv_reg1[0]),
        .DIB(slv_reg1[1]),
        .DIC(slv_reg1[2]),
        .DID(1'b0),
        .DOA(texture_data_reg_4480_4543_0_2_n_0),
        .DOB(texture_data_reg_4480_4543_0_2_n_1),
        .DOC(texture_data_reg_4480_4543_0_2_n_2),
        .DOD(NLW_texture_data_reg_4480_4543_0_2_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_4480_4543_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    texture_data_reg_4480_4543_0_2_i_1
       (.I0(\slv_reg0_reg_n_0_[8] ),
        .I1(\slv_reg0_reg_n_0_[7] ),
        .I2(\slv_reg0_reg_n_0_[12] ),
        .I3(\slv_reg0_reg_n_0_[9] ),
        .I4(\slv_reg0_reg_n_0_[6] ),
        .I5(texture_data_reg_192_255_0_2_i_2_n_0),
        .O(texture_data_reg_4480_4543_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "4480" *) 
  (* ram_addr_end = "4543" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h000001FF0000017F),
    .INIT_B(64'h000100FF0000807F),
    .INIT_C(64'h0000070000010180),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_4480_4543_3_5
       (.ADDRA({\rgb_out[5]_i_43_0 [4:2],out[2],\rgb_out[5]_i_43_0 [1:0]}),
        .ADDRB({\rgb_out[5]_i_43_0 [4:2],out[2],\rgb_out[5]_i_43_0 [1:0]}),
        .ADDRC({\rgb_out[5]_i_43_0 [4:2],out[2],\rgb_out[5]_i_43_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__2_n_0 ,\slv_reg0_reg[4]_rep__2_n_0 ,\slv_reg0_reg[3]_rep__2_n_0 ,\slv_reg0_reg[2]_rep__2_n_0 ,\slv_reg0_reg[1]_rep__2_n_0 ,\slv_reg0_reg[0]_rep__2_n_0 }),
        .DIA(slv_reg1[3]),
        .DIB(slv_reg1[4]),
        .DIC(slv_reg1[5]),
        .DID(1'b0),
        .DOA(texture_data_reg_4480_4543_3_5_n_0),
        .DOB(texture_data_reg_4480_4543_3_5_n_1),
        .DOC(texture_data_reg_4480_4543_3_5_n_2),
        .DOD(NLW_texture_data_reg_4480_4543_3_5_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_4480_4543_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "4480" *) 
  (* ram_addr_end = "4543" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'hFFFCFEFFFFFD7EFF),
    .INIT_B(64'hFFFCFFFFFFFD7FFF),
    .INIT_C(64'hFFFCFEFFFFFD7EFF),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_4480_4543_6_8
       (.ADDRA({\rgb_out[8]_i_43_0 ,\rgb_out[5]_i_18_0 ,out[2],\rgb_out[5]_i_19_0 [1:0]}),
        .ADDRB({\rgb_out[8]_i_43_0 ,\rgb_out[5]_i_18_0 ,out[2],\rgb_out[5]_i_19_0 [1:0]}),
        .ADDRC({\rgb_out[8]_i_43_0 ,\rgb_out[5]_i_18_0 ,out[2],\rgb_out[5]_i_19_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__0_n_0 ,\slv_reg0_reg[4]_rep__0_n_0 ,\slv_reg0_reg[3]_rep__0_n_0 ,\slv_reg0_reg[2]_rep__0_n_0 ,\slv_reg0_reg[1]_rep__0_n_0 ,\slv_reg0_reg[0]_rep__0_n_0 }),
        .DIA(slv_reg1[6]),
        .DIB(slv_reg1[7]),
        .DIC(slv_reg1[8]),
        .DID(1'b0),
        .DOA(texture_data_reg_4480_4543_6_8_n_0),
        .DOB(texture_data_reg_4480_4543_6_8_n_1),
        .DOC(texture_data_reg_4480_4543_6_8_n_2),
        .DOD(NLW_texture_data_reg_4480_4543_6_8_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_4480_4543_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "4480" *) 
  (* ram_addr_end = "4543" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'hFFFDFE00FFFDFE80),
    .INIT_B(64'hFFFDF800FFFCFE00),
    .INIT_C(64'hFFFFFEFFFFFFFEFF),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_4480_4543_9_11
       (.ADDRA({\rgb_out[11]_i_60_0 [4:2],out[2],\rgb_out[11]_i_32_0 [1],\rgb_out[11]_i_60_0 [0]}),
        .ADDRB({\rgb_out[11]_i_60_0 [4:2],out[2],\rgb_out[11]_i_32_0 [1],\rgb_out[11]_i_60_0 [0]}),
        .ADDRC({\rgb_out[11]_i_60_0 [4:2],out[2],\rgb_out[11]_i_32_0 [1],\rgb_out[11]_i_60_0 [0]}),
        .ADDRD({\slv_reg0_reg_n_0_[5] ,\slv_reg0_reg_n_0_[4] ,\slv_reg0_reg_n_0_[3] ,\slv_reg0_reg_n_0_[2] ,\slv_reg0_reg_n_0_[1] ,\slv_reg0_reg_n_0_[0] }),
        .DIA(slv_reg1[9]),
        .DIB(slv_reg1[10]),
        .DIC(slv_reg1[11]),
        .DID(1'b0),
        .DOA(texture_data_reg_4480_4543_9_11_n_0),
        .DOB(texture_data_reg_4480_4543_9_11_n_1),
        .DOC(texture_data_reg_4480_4543_9_11_n_2),
        .DOD(NLW_texture_data_reg_4480_4543_9_11_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_4480_4543_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h8200000092000011),
    .INIT_B(64'h7FFFFFEC7FFFFFEC),
    .INIT_C(64'h7800000F7800000F),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_448_511_0_2
       (.ADDRA({ADDRC[4],\rgb_out[2]_i_26_0 ,out[2],ADDRC[1:0]}),
        .ADDRB({ADDRC[4],\rgb_out[2]_i_26_0 [1],ADDRC[2],out[2],ADDRC[1:0]}),
        .ADDRC({ADDRC[4:2],out[2],ADDRC[1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__5_n_0 ,\slv_reg0_reg[4]_rep__5_n_0 ,\slv_reg0_reg[3]_rep__5_n_0 ,\slv_reg0_reg[2]_rep__5_n_0 ,\slv_reg0_reg[1]_rep__5_n_0 ,\slv_reg0_reg[0]_rep__5_n_0 }),
        .DIA(slv_reg1[0]),
        .DIB(slv_reg1[1]),
        .DIC(slv_reg1[2]),
        .DID(1'b0),
        .DOA(texture_data_reg_448_511_0_2_n_0),
        .DOB(texture_data_reg_448_511_0_2_n_1),
        .DOC(texture_data_reg_448_511_0_2_n_2),
        .DOD(NLW_texture_data_reg_448_511_0_2_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_448_511_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    texture_data_reg_448_511_0_2_i_1
       (.I0(\slv_reg0_reg_n_0_[7] ),
        .I1(\slv_reg0_reg_n_0_[6] ),
        .I2(\slv_reg0_reg_n_0_[8] ),
        .I3(\slv_reg0_reg_n_0_[10] ),
        .I4(\slv_reg0_reg_n_0_[9] ),
        .I5(texture_data_reg_64_127_0_2_i_2_n_0),
        .O(texture_data_reg_448_511_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h07FFFFF007FFFFF0),
    .INIT_B(64'h8200000090000011),
    .INIT_C(64'h7FFFFFEC7FFFFFEC),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_448_511_3_5
       (.ADDRA({\rgb_out[5]_i_27_0 [4:2],out[2],\rgb_out[5]_i_27_0 [1:0]}),
        .ADDRB({\rgb_out[5]_i_27_0 [4:2],out[2],\rgb_out[5]_i_27_0 [1:0]}),
        .ADDRC({\rgb_out[5]_i_27_0 [4:2],out[2],\rgb_out[5]_i_27_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__3_n_0 ,\slv_reg0_reg[4]_rep__3_n_0 ,\slv_reg0_reg[3]_rep__3_n_0 ,\slv_reg0_reg[2]_rep__3_n_0 ,\slv_reg0_reg[1]_rep__3_n_0 ,\slv_reg0_reg[0]_rep__3_n_0 }),
        .DIA(slv_reg1[3]),
        .DIB(slv_reg1[4]),
        .DIC(slv_reg1[5]),
        .DID(1'b0),
        .DOA(texture_data_reg_448_511_3_5_n_0),
        .DOB(texture_data_reg_448_511_3_5_n_1),
        .DOC(texture_data_reg_448_511_3_5_n_2),
        .DOD(NLW_texture_data_reg_448_511_3_5_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_448_511_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'h7800000F7800000F),
    .INIT_B(64'h07FFFFF007FFFFF0),
    .INIT_C(64'h8200000090000001),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_448_511_6_8
       (.ADDRA({\rgb_out[8]_i_27_0 [4:2],out[2],\rgb_out[8]_i_27_0 [1:0]}),
        .ADDRB({\rgb_out[8]_i_27_0 [4:2],out[2],\rgb_out[8]_i_27_0 [1:0]}),
        .ADDRC({\rgb_out[8]_i_27_0 [4:2],out[2],\rgb_out[8]_i_27_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__1_n_0 ,\slv_reg0_reg[4]_rep__1_n_0 ,\slv_reg0_reg[3]_rep__1_n_0 ,\slv_reg0_reg[2]_rep__1_n_0 ,\slv_reg0_reg[1]_rep__1_n_0 ,\slv_reg0_reg[0]_rep__1_n_0 }),
        .DIA(slv_reg1[6]),
        .DIB(slv_reg1[7]),
        .DIC(slv_reg1[8]),
        .DID(1'b0),
        .DOA(texture_data_reg_448_511_6_8_n_0),
        .DOB(texture_data_reg_448_511_6_8_n_1),
        .DOC(texture_data_reg_448_511_6_8_n_2),
        .DOD(NLW_texture_data_reg_448_511_6_8_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_448_511_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'h7FFFFFEC7FFFFFEC),
    .INIT_B(64'h7800000F7800000F),
    .INIT_C(64'h07FFFFF007FFFFF0),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_448_511_9_11
       (.ADDRA({\rgb_out[11]_i_44_0 [3],\rgb_out[11]_i_32_0 [3:2],out[2],\rgb_out[11]_i_44_0 [0],\rgb_out[11]_i_32_0 [0]}),
        .ADDRB({\rgb_out[11]_i_44_0 [3],\rgb_out[11]_i_32_0 [3:2],out[2],\rgb_out[11]_i_44_0 [0],\rgb_out[11]_i_32_0 [0]}),
        .ADDRC({\rgb_out[11]_i_44_0 [3],\rgb_out[11]_i_32_0 [3:2],out[2],\rgb_out[11]_i_44_0 [0],\rgb_out[11]_i_32_0 [0]}),
        .ADDRD({\slv_reg0_reg[5]_rep_n_0 ,\slv_reg0_reg[4]_rep_n_0 ,\slv_reg0_reg[3]_rep_n_0 ,\slv_reg0_reg[2]_rep_n_0 ,\slv_reg0_reg[1]_rep_n_0 ,\slv_reg0_reg[0]_rep_n_0 }),
        .DIA(slv_reg1[9]),
        .DIB(slv_reg1[10]),
        .DIC(slv_reg1[11]),
        .DID(1'b0),
        .DOA(texture_data_reg_448_511_9_11_n_0),
        .DOB(texture_data_reg_448_511_9_11_n_1),
        .DOC(texture_data_reg_448_511_9_11_n_2),
        .DOD(NLW_texture_data_reg_448_511_9_11_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_448_511_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "4544" *) 
  (* ram_addr_end = "4607" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0007040000010C00),
    .INIT_B(64'h000803FF000607FF),
    .INIT_C(64'h000003FF000007FF),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_4544_4607_0_2
       (.ADDRA({\rgb_out[2]_i_43_0 [4:2],out[2],\rgb_out[2]_i_43_0 [1:0]}),
        .ADDRB({\rgb_out[2]_i_43_0 [4:2],out[2],\rgb_out[2]_i_43_0 [1:0]}),
        .ADDRC({\rgb_out[2]_i_43_0 [4:2],out[2],\rgb_out[2]_i_43_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__4_n_0 ,\slv_reg0_reg[4]_rep__4_n_0 ,\slv_reg0_reg[3]_rep__4_n_0 ,\slv_reg0_reg[2]_rep__4_n_0 ,\slv_reg0_reg[1]_rep__4_n_0 ,\slv_reg0_reg[0]_rep__4_n_0 }),
        .DIA(slv_reg1[0]),
        .DIB(slv_reg1[1]),
        .DIC(slv_reg1[2]),
        .DID(1'b0),
        .DOA(texture_data_reg_4544_4607_0_2_n_0),
        .DOB(texture_data_reg_4544_4607_0_2_n_1),
        .DOC(texture_data_reg_4544_4607_0_2_n_2),
        .DOD(NLW_texture_data_reg_4544_4607_0_2_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_4544_4607_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    texture_data_reg_4544_4607_0_2_i_1
       (.I0(\slv_reg0_reg_n_0_[9] ),
        .I1(\slv_reg0_reg_n_0_[10] ),
        .I2(\slv_reg0_reg_n_0_[11] ),
        .I3(texture_data_reg_960_1023_0_2_i_2_n_0),
        .I4(\slv_reg0_reg_n_0_[12] ),
        .I5(\slv_reg0_reg_n_0_[8] ),
        .O(texture_data_reg_4544_4607_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "4544" *) 
  (* ram_addr_end = "4607" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h000003FF000007FF),
    .INIT_B(64'h000801FF000605FF),
    .INIT_C(64'h0004060000000E00),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_4544_4607_3_5
       (.ADDRA({\rgb_out[5]_i_43_0 [4:2],out[2],\rgb_out[5]_i_43_0 [1:0]}),
        .ADDRB({\rgb_out[5]_i_43_0 [4:2],out[2],\rgb_out[5]_i_43_0 [1:0]}),
        .ADDRC({\rgb_out[5]_i_43_0 [4:2],out[2],\rgb_out[5]_i_43_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__2_n_0 ,\slv_reg0_reg[4]_rep__2_n_0 ,\slv_reg0_reg[3]_rep__2_n_0 ,\slv_reg0_reg[2]_rep__2_n_0 ,\slv_reg0_reg[1]_rep__2_n_0 ,\slv_reg0_reg[0]_rep__2_n_0 }),
        .DIA(slv_reg1[3]),
        .DIB(slv_reg1[4]),
        .DIC(slv_reg1[5]),
        .DID(1'b0),
        .DOA(texture_data_reg_4544_4607_3_5_n_0),
        .DOB(texture_data_reg_4544_4607_3_5_n_1),
        .DOC(texture_data_reg_4544_4607_3_5_n_2),
        .DOD(NLW_texture_data_reg_4544_4607_3_5_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_4544_4607_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "4544" *) 
  (* ram_addr_end = "4607" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'hFFF4FDFFFFF8FDFF),
    .INIT_B(64'hFFF4FFFFFFF8FFFF),
    .INIT_C(64'hFFF4FDFFFFF8FDFF),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_4544_4607_6_8
       (.ADDRA({\rgb_out[8]_i_43_0 ,\rgb_out[5]_i_18_0 ,out[2],\rgb_out[5]_i_19_0 [1:0]}),
        .ADDRB({\rgb_out[8]_i_43_0 ,\rgb_out[5]_i_18_0 ,out[2],\rgb_out[5]_i_19_0 [1:0]}),
        .ADDRC({\rgb_out[8]_i_43_0 ,\rgb_out[5]_i_18_0 ,out[2],\rgb_out[5]_i_19_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__0_n_0 ,\slv_reg0_reg[4]_rep__0_n_0 ,\slv_reg0_reg[3]_rep__0_n_0 ,\slv_reg0_reg[2]_rep__0_n_0 ,\slv_reg0_reg[1]_rep__0_n_0 ,\slv_reg0_reg[0]_rep__0_n_0 }),
        .DIA(slv_reg1[6]),
        .DIB(slv_reg1[7]),
        .DIC(slv_reg1[8]),
        .DID(1'b0),
        .DOA(texture_data_reg_4544_4607_6_8_n_0),
        .DOB(texture_data_reg_4544_4607_6_8_n_1),
        .DOC(texture_data_reg_4544_4607_6_8_n_2),
        .DOD(NLW_texture_data_reg_4544_4607_6_8_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_4544_4607_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "4544" *) 
  (* ram_addr_end = "4607" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'hFFFCFC00FFFEFC00),
    .INIT_B(64'hFFF8F800FFFEF400),
    .INIT_C(64'hFFFFFDFFFFFFFDFF),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_4544_4607_9_11
       (.ADDRA({\rgb_out[11]_i_60_0 [4:2],out[2],\rgb_out[11]_i_32_0 [1],\rgb_out[11]_i_60_0 [0]}),
        .ADDRB({\rgb_out[11]_i_60_0 [4:2],out[2],\rgb_out[11]_i_32_0 [1],\rgb_out[11]_i_60_0 [0]}),
        .ADDRC({\rgb_out[11]_i_60_0 [4:2],out[2],\rgb_out[11]_i_32_0 [1],\rgb_out[11]_i_60_0 [0]}),
        .ADDRD({\slv_reg0_reg_n_0_[5] ,\slv_reg0_reg_n_0_[4] ,\slv_reg0_reg_n_0_[3] ,\slv_reg0_reg_n_0_[2] ,\slv_reg0_reg_n_0_[1] ,\slv_reg0_reg_n_0_[0] }),
        .DIA(slv_reg1[9]),
        .DIB(slv_reg1[10]),
        .DIC(slv_reg1[11]),
        .DID(1'b0),
        .DOA(texture_data_reg_4544_4607_9_11_n_0),
        .DOB(texture_data_reg_4544_4607_9_11_n_1),
        .DOC(texture_data_reg_4544_4607_9_11_n_2),
        .DOD(NLW_texture_data_reg_4544_4607_9_11_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_4544_4607_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "4608" *) 
  (* ram_addr_end = "4671" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h001C1800000E0600),
    .INIT_B(64'h00E807FF003001FF),
    .INIT_C(64'h002807FF000001FF),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_4608_4671_0_2
       (.ADDRA({\rgb_out[2]_i_43_0 [4:2],out[2],\rgb_out[2]_i_43_0 [1:0]}),
        .ADDRB({\rgb_out[2]_i_43_0 [4:2],out[2],\rgb_out[2]_i_43_0 [1:0]}),
        .ADDRC({\rgb_out[2]_i_43_0 [4:2],out[2],\rgb_out[2]_i_43_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__4_n_0 ,\slv_reg0_reg[4]_rep__4_n_0 ,\slv_reg0_reg[3]_rep__4_n_0 ,\slv_reg0_reg[2]_rep__4_n_0 ,\slv_reg0_reg[1]_rep__4_n_0 ,\slv_reg0_reg[0]_rep__4_n_0 }),
        .DIA(slv_reg1[0]),
        .DIB(slv_reg1[1]),
        .DIC(slv_reg1[2]),
        .DID(1'b0),
        .DOA(texture_data_reg_4608_4671_0_2_n_0),
        .DOB(texture_data_reg_4608_4671_0_2_n_1),
        .DOC(texture_data_reg_4608_4671_0_2_n_2),
        .DOD(NLW_texture_data_reg_4608_4671_0_2_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_4608_4671_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    texture_data_reg_4608_4671_0_2_i_1
       (.I0(\slv_reg0_reg_n_0_[9] ),
        .I1(\slv_reg0_reg_n_0_[11] ),
        .I2(\slv_reg0_reg_n_0_[12] ),
        .I3(\slv_reg0_reg_n_0_[10] ),
        .I4(\slv_reg0_reg_n_0_[8] ),
        .I5(texture_data_reg_0_63_0_2_i_3_n_0),
        .O(texture_data_reg_4608_4671_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "4608" *) 
  (* ram_addr_end = "4671" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h002807FF000001FF),
    .INIT_B(64'h00E806FF0030007F),
    .INIT_C(64'h00381F0000080780),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_4608_4671_3_5
       (.ADDRA({\rgb_out[5]_i_43_0 [4:2],out[2],\rgb_out[5]_i_43_0 [1:0]}),
        .ADDRB({\rgb_out[5]_i_43_0 [4:2],out[2],\rgb_out[5]_i_43_0 [1:0]}),
        .ADDRC({\rgb_out[5]_i_43_0 [4:2],out[2],\rgb_out[5]_i_43_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__2_n_0 ,\slv_reg0_reg[4]_rep__2_n_0 ,\slv_reg0_reg[3]_rep__2_n_0 ,\slv_reg0_reg[2]_rep__2_n_0 ,\slv_reg0_reg[1]_rep__2_n_0 ,\slv_reg0_reg[0]_rep__2_n_0 }),
        .DIA(slv_reg1[3]),
        .DIB(slv_reg1[4]),
        .DIC(slv_reg1[5]),
        .DID(1'b0),
        .DOA(texture_data_reg_4608_4671_3_5_n_0),
        .DOB(texture_data_reg_4608_4671_3_5_n_1),
        .DOC(texture_data_reg_4608_4671_3_5_n_2),
        .DOD(NLW_texture_data_reg_4608_4671_3_5_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_4608_4671_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "4608" *) 
  (* ram_addr_end = "4671" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'hFF1BF8FFFFC9FE7F),
    .INIT_B(64'hFF3BFFFFFFC9FFFF),
    .INIT_C(64'hFF1BF8FFFFC9FE7F),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_4608_4671_6_8
       (.ADDRA({\rgb_out[8]_i_43_0 ,\rgb_out[5]_i_18_0 ,out[2],\rgb_out[5]_i_19_0 [1],\rgb_out[11]_i_32_0 [0]}),
        .ADDRB({\rgb_out[8]_i_43_0 ,\rgb_out[5]_i_18_0 ,out[2],\rgb_out[5]_i_19_0 [1],\rgb_out[11]_i_32_0 [0]}),
        .ADDRC({\rgb_out[8]_i_43_0 ,\rgb_out[5]_i_18_0 ,out[2],\rgb_out[8]_i_35_0 [0],\rgb_out[11]_i_32_0 [0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__0_n_0 ,\slv_reg0_reg[4]_rep__0_n_0 ,\slv_reg0_reg[3]_rep__0_n_0 ,\slv_reg0_reg[2]_rep__0_n_0 ,\slv_reg0_reg[1]_rep__0_n_0 ,\slv_reg0_reg[0]_rep__0_n_0 }),
        .DIA(slv_reg1[6]),
        .DIB(slv_reg1[7]),
        .DIC(slv_reg1[8]),
        .DID(1'b0),
        .DOA(texture_data_reg_4608_4671_6_8_n_0),
        .DOB(texture_data_reg_4608_4671_6_8_n_1),
        .DOC(texture_data_reg_4608_4671_6_8_n_2),
        .DOD(NLW_texture_data_reg_4608_4671_6_8_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_4608_4671_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "4608" *) 
  (* ram_addr_end = "4671" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'hFFDBF800FFF9FE00),
    .INIT_B(64'hFFEBE600FFF1F800),
    .INIT_C(64'hFFFFFEFFFFFFFE7F),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_4608_4671_9_11
       (.ADDRA({\rgb_out[11]_i_60_0 [4:2],out[2],\rgb_out[11]_i_32_0 [1],\rgb_out[11]_i_60_0 [0]}),
        .ADDRB({\rgb_out[11]_i_60_0 [4:2],out[2],\rgb_out[11]_i_32_0 [1],\rgb_out[11]_i_60_0 [0]}),
        .ADDRC({\rgb_out[11]_i_60_0 [4:2],out[2],\rgb_out[11]_i_60_0 [1:0]}),
        .ADDRD({\slv_reg0_reg_n_0_[5] ,\slv_reg0_reg_n_0_[4] ,\slv_reg0_reg_n_0_[3] ,\slv_reg0_reg_n_0_[2] ,\slv_reg0_reg_n_0_[1] ,\slv_reg0_reg_n_0_[0] }),
        .DIA(slv_reg1[9]),
        .DIB(slv_reg1[10]),
        .DIC(slv_reg1[11]),
        .DID(1'b0),
        .DOA(texture_data_reg_4608_4671_9_11_n_0),
        .DOB(texture_data_reg_4608_4671_9_11_n_1),
        .DOC(texture_data_reg_4608_4671_9_11_n_2),
        .DOD(NLW_texture_data_reg_4608_4671_9_11_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_4608_4671_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "4672" *) 
  (* ram_addr_end = "4735" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0008C00000182000),
    .INIT_B(64'h3FF03FFF07E01FFF),
    .INIT_C(64'h07F03FFF00E01FFF),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_4672_4735_0_2
       (.ADDRA({\rgb_out[2]_i_43_0 [4:2],out[2],\rgb_out[2]_i_43_0 [1:0]}),
        .ADDRB({\rgb_out[2]_i_43_0 [4:2],out[2],\rgb_out[2]_i_43_0 [1:0]}),
        .ADDRC({\rgb_out[2]_i_43_0 [4:2],out[2],\rgb_out[2]_i_43_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__4_n_0 ,\slv_reg0_reg[4]_rep__4_n_0 ,\slv_reg0_reg[3]_rep__4_n_0 ,\slv_reg0_reg[2]_rep__4_n_0 ,\slv_reg0_reg[1]_rep__4_n_0 ,\slv_reg0_reg[0]_rep__4_n_0 }),
        .DIA(slv_reg1[0]),
        .DIB(slv_reg1[1]),
        .DIC(slv_reg1[2]),
        .DID(1'b0),
        .DOA(texture_data_reg_4672_4735_0_2_n_0),
        .DOB(texture_data_reg_4672_4735_0_2_n_1),
        .DOC(texture_data_reg_4672_4735_0_2_n_2),
        .DOD(NLW_texture_data_reg_4672_4735_0_2_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_4672_4735_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    texture_data_reg_4672_4735_0_2_i_1
       (.I0(\slv_reg0_reg_n_0_[9] ),
        .I1(\slv_reg0_reg_n_0_[6] ),
        .I2(\slv_reg0_reg_n_0_[12] ),
        .I3(\slv_reg0_reg_n_0_[8] ),
        .I4(\slv_reg0_reg_n_0_[7] ),
        .I5(texture_data_reg_192_255_0_2_i_2_n_0),
        .O(texture_data_reg_4672_4735_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "4672" *) 
  (* ram_addr_end = "4735" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h07F03FFF00E01FFF),
    .INIT_B(64'h3FF03BFE07E01DFF),
    .INIT_C(64'h07F8FC0100F83E00),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_4672_4735_3_5
       (.ADDRA({\rgb_out[5]_i_43_0 [4:2],out[2],\rgb_out[5]_i_43_0 [1:0]}),
        .ADDRB({\rgb_out[5]_i_43_0 [4:2],out[2],\rgb_out[5]_i_43_0 [1:0]}),
        .ADDRC({\rgb_out[5]_i_43_0 [4:2],out[2],\rgb_out[5]_i_43_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__2_n_0 ,\slv_reg0_reg[4]_rep__2_n_0 ,\slv_reg0_reg[3]_rep__2_n_0 ,\slv_reg0_reg[2]_rep__2_n_0 ,\slv_reg0_reg[1]_rep__2_n_0 ,\slv_reg0_reg[0]_rep__2_n_0 }),
        .DIA(slv_reg1[3]),
        .DIB(slv_reg1[4]),
        .DIC(slv_reg1[5]),
        .DID(1'b0),
        .DOA(texture_data_reg_4672_4735_3_5_n_0),
        .DOB(texture_data_reg_4672_4735_3_5_n_1),
        .DOC(texture_data_reg_4672_4735_3_5_n_2),
        .DOD(NLW_texture_data_reg_4672_4735_3_5_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_4672_4735_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "4672" *) 
  (* ram_addr_end = "4735" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'hC00FC3FEF81FE1FF),
    .INIT_B(64'hC7FFFFFFF8FFFFFF),
    .INIT_C(64'hC00FC3FEF81FE1FF),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_4672_4735_6_8
       (.ADDRA({\rgb_out[8]_i_43_0 ,\rgb_out[5]_i_18_0 ,out[2],\rgb_out[5]_i_19_0 [1:0]}),
        .ADDRB({\rgb_out[8]_i_43_0 ,\rgb_out[5]_i_18_0 ,out[2],\rgb_out[5]_i_19_0 [1:0]}),
        .ADDRC({\rgb_out[8]_i_43_0 ,\rgb_out[5]_i_18_0 ,out[2],\rgb_out[5]_i_19_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__0_n_0 ,\slv_reg0_reg[4]_rep__0_n_0 ,\slv_reg0_reg[3]_rep__0_n_0 ,\slv_reg0_reg[2]_rep__0_n_0 ,\slv_reg0_reg[1]_rep__0_n_0 ,\slv_reg0_reg[0]_rep__0_n_0 }),
        .DIA(slv_reg1[6]),
        .DIB(slv_reg1[7]),
        .DIC(slv_reg1[8]),
        .DID(1'b0),
        .DOA(texture_data_reg_4672_4735_6_8_n_0),
        .DOB(texture_data_reg_4672_4735_6_8_n_1),
        .DOC(texture_data_reg_4672_4735_6_8_n_2),
        .DOD(NLW_texture_data_reg_4672_4735_6_8_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_4672_4735_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "4672" *) 
  (* ram_addr_end = "4735" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'hF80FC000FF1FE000),
    .INIT_B(64'hFFF73800FFE7DC00),
    .INIT_C(64'hFFFFFBFEFFFFFDFF),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_4672_4735_9_11
       (.ADDRA({\rgb_out[11]_i_60_0 [4:2],out[2],\rgb_out[11]_i_32_0 [1],\rgb_out[11]_i_60_0 [0]}),
        .ADDRB({\rgb_out[11]_i_60_0 [4:2],out[2],\rgb_out[11]_i_32_0 [1],\rgb_out[11]_i_60_0 [0]}),
        .ADDRC({\rgb_out[11]_i_60_0 [4:2],out[2],\rgb_out[11]_i_32_0 [1],\rgb_out[11]_i_60_0 [0]}),
        .ADDRD({\slv_reg0_reg_n_0_[5] ,\slv_reg0_reg_n_0_[4] ,\slv_reg0_reg_n_0_[3] ,\slv_reg0_reg_n_0_[2] ,\slv_reg0_reg_n_0_[1] ,\slv_reg0_reg_n_0_[0] }),
        .DIA(slv_reg1[9]),
        .DIB(slv_reg1[10]),
        .DIC(slv_reg1[11]),
        .DID(1'b0),
        .DOA(texture_data_reg_4672_4735_9_11_n_0),
        .DOB(texture_data_reg_4672_4735_9_11_n_1),
        .DOC(texture_data_reg_4672_4735_9_11_n_2),
        .DOD(NLW_texture_data_reg_4672_4735_9_11_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_4672_4735_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "4736" *) 
  (* ram_addr_end = "4799" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0010400000118000),
    .INIT_B(64'hFFE03FFFFFE07FFF),
    .INIT_C(64'hFFE03FFF3FE07FFF),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_4736_4799_0_2
       (.ADDRA({\rgb_out[2]_i_43_0 [4:2],out[2],\rgb_out[2]_i_43_0 [1:0]}),
        .ADDRB({\rgb_out[2]_i_43_0 [4:2],out[2],\rgb_out[2]_i_43_0 [1:0]}),
        .ADDRC({\rgb_out[2]_i_43_0 [4:2],out[2],\rgb_out[2]_i_43_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__4_n_0 ,\slv_reg0_reg[4]_rep__4_n_0 ,\slv_reg0_reg[3]_rep__4_n_0 ,\slv_reg0_reg[2]_rep__4_n_0 ,\slv_reg0_reg[1]_rep__4_n_0 ,\slv_reg0_reg[0]_rep__4_n_0 }),
        .DIA(slv_reg1[0]),
        .DIB(slv_reg1[1]),
        .DIC(slv_reg1[2]),
        .DID(1'b0),
        .DOA(texture_data_reg_4736_4799_0_2_n_0),
        .DOB(texture_data_reg_4736_4799_0_2_n_1),
        .DOC(texture_data_reg_4736_4799_0_2_n_2),
        .DOD(NLW_texture_data_reg_4736_4799_0_2_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_4736_4799_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    texture_data_reg_4736_4799_0_2_i_1
       (.I0(\slv_reg0_reg_n_0_[9] ),
        .I1(\slv_reg0_reg_n_0_[7] ),
        .I2(\slv_reg0_reg_n_0_[12] ),
        .I3(\slv_reg0_reg_n_0_[8] ),
        .I4(\slv_reg0_reg_n_0_[6] ),
        .I5(texture_data_reg_192_255_0_2_i_2_n_0),
        .O(texture_data_reg_4736_4799_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "4736" *) 
  (* ram_addr_end = "4799" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'hFFE03FFF3FE07FFF),
    .INIT_B(64'hFFE02FFFFFE077FF),
    .INIT_C(64'hFFF070003FF1F800),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_4736_4799_3_5
       (.ADDRA({\rgb_out[5]_i_43_0 [4:2],out[2],\rgb_out[5]_i_43_0 [1:0]}),
        .ADDRB({\rgb_out[5]_i_43_0 [4:2],out[2],\rgb_out[5]_i_43_0 [1:0]}),
        .ADDRC({\rgb_out[5]_i_43_0 [4:2],out[2],\rgb_out[5]_i_43_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__2_n_0 ,\slv_reg0_reg[4]_rep__2_n_0 ,\slv_reg0_reg[3]_rep__2_n_0 ,\slv_reg0_reg[2]_rep__2_n_0 ,\slv_reg0_reg[1]_rep__2_n_0 ,\slv_reg0_reg[0]_rep__2_n_0 }),
        .DIA(slv_reg1[3]),
        .DIB(slv_reg1[4]),
        .DIC(slv_reg1[5]),
        .DID(1'b0),
        .DOA(texture_data_reg_4736_4799_3_5_n_0),
        .DOB(texture_data_reg_4736_4799_3_5_n_1),
        .DOC(texture_data_reg_4736_4799_3_5_n_2),
        .DOD(NLW_texture_data_reg_4736_4799_3_5_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_4736_4799_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "4736" *) 
  (* ram_addr_end = "4799" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'h001FCFFF001F87FF),
    .INIT_B(64'hFFFFFFFF3FFFFFFF),
    .INIT_C(64'h001FCFFF001F87FF),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_4736_4799_6_8
       (.ADDRA({\rgb_out[8]_i_43_0 ,\rgb_out[5]_i_18_0 ,out[2],\rgb_out[5]_i_19_0 [1:0]}),
        .ADDRB({\rgb_out[8]_i_43_0 ,\rgb_out[5]_i_18_0 ,out[2],\rgb_out[5]_i_19_0 [1:0]}),
        .ADDRC({\rgb_out[8]_i_43_0 ,\rgb_out[5]_i_18_0 ,out[2],\rgb_out[5]_i_19_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__0_n_0 ,\slv_reg0_reg[4]_rep__0_n_0 ,\slv_reg0_reg[3]_rep__0_n_0 ,\slv_reg0_reg[2]_rep__0_n_0 ,\slv_reg0_reg[1]_rep__0_n_0 ,\slv_reg0_reg[0]_rep__0_n_0 }),
        .DIA(slv_reg1[6]),
        .DIB(slv_reg1[7]),
        .DIC(slv_reg1[8]),
        .DID(1'b0),
        .DOA(texture_data_reg_4736_4799_6_8_n_0),
        .DOB(texture_data_reg_4736_4799_6_8_n_1),
        .DOC(texture_data_reg_4736_4799_6_8_n_2),
        .DOD(NLW_texture_data_reg_4736_4799_6_8_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_4736_4799_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "4736" *) 
  (* ram_addr_end = "4799" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'h001FC000C01F8000),
    .INIT_B(64'hFFEFA000FFEE7000),
    .INIT_C(64'hFFFFEFFFFFFFF7FF),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_4736_4799_9_11
       (.ADDRA({\rgb_out[11]_i_60_0 [4:2],out[2],\rgb_out[11]_i_32_0 [1],\rgb_out[11]_i_60_0 [0]}),
        .ADDRB({\rgb_out[11]_i_60_0 [4:2],out[2],\rgb_out[11]_i_32_0 [1],\rgb_out[11]_i_60_0 [0]}),
        .ADDRC({\rgb_out[11]_i_60_0 [4:2],out[2],\rgb_out[11]_i_32_0 [1],\rgb_out[11]_i_60_0 [0]}),
        .ADDRD({\slv_reg0_reg_n_0_[5] ,\slv_reg0_reg_n_0_[4] ,\slv_reg0_reg_n_0_[3] ,\slv_reg0_reg_n_0_[2] ,\slv_reg0_reg_n_0_[1] ,\slv_reg0_reg_n_0_[0] }),
        .DIA(slv_reg1[9]),
        .DIB(slv_reg1[10]),
        .DIC(slv_reg1[11]),
        .DID(1'b0),
        .DOA(texture_data_reg_4736_4799_9_11_n_0),
        .DOB(texture_data_reg_4736_4799_9_11_n_1),
        .DOC(texture_data_reg_4736_4799_9_11_n_2),
        .DOD(NLW_texture_data_reg_4736_4799_9_11_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_4736_4799_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "4800" *) 
  (* ram_addr_end = "4863" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h004600000021C000),
    .INIT_B(64'hFF81FFFFFFC07FFF),
    .INIT_C(64'hFF81FFFFFFC07FFF),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_4800_4863_0_2
       (.ADDRA({\rgb_out[2]_i_43_0 [4:2],out[2],\rgb_out[2]_i_43_0 [1:0]}),
        .ADDRB({\rgb_out[2]_i_43_0 [4:2],out[2],\rgb_out[2]_i_43_0 [1:0]}),
        .ADDRC({\rgb_out[2]_i_43_0 [4:2],out[2],\rgb_out[2]_i_43_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__4_n_0 ,\slv_reg0_reg[4]_rep__4_n_0 ,\slv_reg0_reg[3]_rep__4_n_0 ,\slv_reg0_reg[2]_rep__4_n_0 ,\slv_reg0_reg[1]_rep__4_n_0 ,\slv_reg0_reg[0]_rep__4_n_0 }),
        .DIA(slv_reg1[0]),
        .DIB(slv_reg1[1]),
        .DIC(slv_reg1[2]),
        .DID(1'b0),
        .DOA(texture_data_reg_4800_4863_0_2_n_0),
        .DOB(texture_data_reg_4800_4863_0_2_n_1),
        .DOC(texture_data_reg_4800_4863_0_2_n_2),
        .DOD(NLW_texture_data_reg_4800_4863_0_2_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_4800_4863_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    texture_data_reg_4800_4863_0_2_i_1
       (.I0(\slv_reg0_reg_n_0_[8] ),
        .I1(\slv_reg0_reg_n_0_[10] ),
        .I2(\slv_reg0_reg_n_0_[11] ),
        .I3(texture_data_reg_960_1023_0_2_i_2_n_0),
        .I4(\slv_reg0_reg_n_0_[12] ),
        .I5(\slv_reg0_reg_n_0_[9] ),
        .O(texture_data_reg_4800_4863_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "4800" *) 
  (* ram_addr_end = "4863" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'hFF81FFFFFFC07FFF),
    .INIT_B(64'hFF81BFFEFFC05FFF),
    .INIT_C(64'hFFC7C001FFE1E000),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_4800_4863_3_5
       (.ADDRA({\rgb_out[5]_i_43_0 [4:2],out[2],\rgb_out[5]_i_43_0 [1:0]}),
        .ADDRB({\rgb_out[5]_i_43_0 [4:2],out[2],\rgb_out[5]_i_43_0 [1:0]}),
        .ADDRC({\rgb_out[5]_i_43_0 [4:2],out[2],\rgb_out[5]_i_43_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__2_n_0 ,\slv_reg0_reg[4]_rep__2_n_0 ,\slv_reg0_reg[3]_rep__2_n_0 ,\slv_reg0_reg[2]_rep__2_n_0 ,\slv_reg0_reg[1]_rep__2_n_0 ,\slv_reg0_reg[0]_rep__2_n_0 }),
        .DIA(slv_reg1[3]),
        .DIB(slv_reg1[4]),
        .DIC(slv_reg1[5]),
        .DID(1'b0),
        .DOA(texture_data_reg_4800_4863_3_5_n_0),
        .DOB(texture_data_reg_4800_4863_3_5_n_1),
        .DOC(texture_data_reg_4800_4863_3_5_n_2),
        .DOD(NLW_texture_data_reg_4800_4863_3_5_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_4800_4863_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "4800" *) 
  (* ram_addr_end = "4863" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'h007E3FFE003FDFFF),
    .INIT_B(64'hFFFFFFFFFFFFFFFF),
    .INIT_C(64'h007E3FFE003FDFFF),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_4800_4863_6_8
       (.ADDRA({\rgb_out[8]_i_43_0 ,\rgb_out[5]_i_18_0 ,out[2],\rgb_out[5]_i_19_0 [1:0]}),
        .ADDRB({\rgb_out[8]_i_43_0 ,\rgb_out[5]_i_18_0 ,out[2],\rgb_out[5]_i_19_0 [1:0]}),
        .ADDRC({\rgb_out[8]_i_43_0 ,\rgb_out[5]_i_18_0 ,out[2],\rgb_out[5]_i_19_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__0_n_0 ,\slv_reg0_reg[4]_rep__0_n_0 ,\slv_reg0_reg[3]_rep__0_n_0 ,\slv_reg0_reg[2]_rep__0_n_0 ,\slv_reg0_reg[1]_rep__0_n_0 ,\slv_reg0_reg[0]_rep__0_n_0 }),
        .DIA(slv_reg1[6]),
        .DIB(slv_reg1[7]),
        .DIC(slv_reg1[8]),
        .DID(1'b0),
        .DOA(texture_data_reg_4800_4863_6_8_n_0),
        .DOB(texture_data_reg_4800_4863_6_8_n_1),
        .DOC(texture_data_reg_4800_4863_6_8_n_2),
        .DOD(NLW_texture_data_reg_4800_4863_6_8_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_4800_4863_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "4800" *) 
  (* ram_addr_end = "4863" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'h007E0000003FC000),
    .INIT_B(64'hFFB98000FFDE4000),
    .INIT_C(64'hFFFFBFFEFFFFDFFF),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_4800_4863_9_11
       (.ADDRA({\rgb_out[11]_i_60_0 [4:2],out[2],\rgb_out[11]_i_32_0 [1],\rgb_out[11]_i_60_0 [0]}),
        .ADDRB({\rgb_out[11]_i_60_0 [4:2],out[2],\rgb_out[11]_i_32_0 [1],\rgb_out[11]_i_60_0 [0]}),
        .ADDRC({\rgb_out[11]_i_60_0 [4:2],out[2],\rgb_out[11]_i_32_0 [1],\rgb_out[11]_i_60_0 [0]}),
        .ADDRD({\slv_reg0_reg_n_0_[5] ,\slv_reg0_reg_n_0_[4] ,\slv_reg0_reg_n_0_[3] ,\slv_reg0_reg_n_0_[2] ,\slv_reg0_reg_n_0_[1] ,\slv_reg0_reg_n_0_[0] }),
        .DIA(slv_reg1[9]),
        .DIB(slv_reg1[10]),
        .DIC(slv_reg1[11]),
        .DID(1'b0),
        .DOA(texture_data_reg_4800_4863_9_11_n_0),
        .DOB(texture_data_reg_4800_4863_9_11_n_1),
        .DOC(texture_data_reg_4800_4863_9_11_n_2),
        .DOD(NLW_texture_data_reg_4800_4863_9_11_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_4800_4863_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "4864" *) 
  (* ram_addr_end = "4927" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0120000000980000),
    .INIT_B(64'hFE1FFFFFFF07FFFF),
    .INIT_C(64'hFE1FFFFCFF07FFFE),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_4864_4927_0_2
       (.ADDRA({\rgb_out[2]_i_43_0 [4:2],out[2],\rgb_out[2]_i_43_0 [1:0]}),
        .ADDRB({\rgb_out[2]_i_43_0 [4:2],out[2],\rgb_out[2]_i_43_0 [1:0]}),
        .ADDRC({\rgb_out[2]_i_43_0 [4:2],out[2],\rgb_out[2]_i_43_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__4_n_0 ,\slv_reg0_reg[4]_rep__4_n_0 ,\slv_reg0_reg[3]_rep__4_n_0 ,\slv_reg0_reg[2]_rep__4_n_0 ,\slv_reg0_reg[1]_rep__4_n_0 ,\slv_reg0_reg[0]_rep__4_n_0 }),
        .DIA(slv_reg1[0]),
        .DIB(slv_reg1[1]),
        .DIC(slv_reg1[2]),
        .DID(1'b0),
        .DOA(texture_data_reg_4864_4927_0_2_n_0),
        .DOB(texture_data_reg_4864_4927_0_2_n_1),
        .DOC(texture_data_reg_4864_4927_0_2_n_2),
        .DOD(NLW_texture_data_reg_4864_4927_0_2_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_4864_4927_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    texture_data_reg_4864_4927_0_2_i_1
       (.I0(\slv_reg0_reg_n_0_[8] ),
        .I1(\slv_reg0_reg_n_0_[9] ),
        .I2(\slv_reg0_reg_n_0_[12] ),
        .I3(texture_data_reg_0_63_0_2_i_3_n_0),
        .I4(\slv_reg0_reg_n_0_[11] ),
        .I5(\slv_reg0_reg_n_0_[10] ),
        .O(texture_data_reg_4864_4927_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "4864" *) 
  (* ram_addr_end = "4927" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'hFE1FFFFFFF07FFFF),
    .INIT_B(64'hFE1E7FF0FF077FFC),
    .INIT_C(64'hFF3F800CFF9F8002),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_4864_4927_3_5
       (.ADDRA({\rgb_out[5]_i_43_0 [4:2],out[2],\rgb_out[5]_i_43_0 [1:0]}),
        .ADDRB({\rgb_out[5]_i_43_0 [4:2],out[2],\rgb_out[5]_i_43_0 [1:0]}),
        .ADDRC({\rgb_out[5]_i_43_0 [4:2],out[2],\rgb_out[5]_i_43_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__2_n_0 ,\slv_reg0_reg[4]_rep__2_n_0 ,\slv_reg0_reg[3]_rep__2_n_0 ,\slv_reg0_reg[2]_rep__2_n_0 ,\slv_reg0_reg[1]_rep__2_n_0 ,\slv_reg0_reg[0]_rep__2_n_0 }),
        .DIA(slv_reg1[3]),
        .DIB(slv_reg1[4]),
        .DIC(slv_reg1[5]),
        .DID(1'b0),
        .DOA(texture_data_reg_4864_4927_3_5_n_0),
        .DOB(texture_data_reg_4864_4927_3_5_n_1),
        .DOC(texture_data_reg_4864_4927_3_5_n_2),
        .DOD(NLW_texture_data_reg_4864_4927_3_5_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_4864_4927_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "4864" *) 
  (* ram_addr_end = "4927" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'h01E07FF300F87FFD),
    .INIT_B(64'hFFFFFFFCFFFFFFFE),
    .INIT_C(64'h01E07FF000F87FFC),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_4864_4927_6_8
       (.ADDRA({\rgb_out[8]_i_43_0 ,\rgb_out[8]_i_35_0 [2:1],out[2],\rgb_out[8]_i_35_0 [0],out[0]}),
        .ADDRB({\rgb_out[8]_i_43_0 ,\rgb_out[8]_i_35_0 [2:1],out[2],\rgb_out[8]_i_35_0 [0],out[0]}),
        .ADDRC({\rgb_out[8]_i_43_0 ,\rgb_out[8]_i_35_0 [2],\rgb_out[5]_i_18_0 [0],out[2],\rgb_out[8]_i_35_0 [0],out[0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__0_n_0 ,\slv_reg0_reg[4]_rep__0_n_0 ,\slv_reg0_reg[3]_rep__0_n_0 ,\slv_reg0_reg[2]_rep__0_n_0 ,\slv_reg0_reg[1]_rep__0_n_0 ,\slv_reg0_reg[0]_rep__0_n_0 }),
        .DIA(slv_reg1[6]),
        .DIB(slv_reg1[7]),
        .DIC(slv_reg1[8]),
        .DID(1'b0),
        .DOA(texture_data_reg_4864_4927_6_8_n_0),
        .DOB(texture_data_reg_4864_4927_6_8_n_1),
        .DOC(texture_data_reg_4864_4927_6_8_n_2),
        .DOD(NLW_texture_data_reg_4864_4927_6_8_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_4864_4927_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "4864" *) 
  (* ram_addr_end = "4927" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'h01E0000300F80001),
    .INIT_B(64'hFEDE0000FF670000),
    .INIT_C(64'hFFFE7FF3FFFF7FFD),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_4864_4927_9_11
       (.ADDRA({\rgb_out[11]_i_60_0 [4:2],out[2],\rgb_out[11]_i_60_0 [1],\rgb_out[11]_i_52_0 [0]}),
        .ADDRB({\rgb_out[11]_i_60_0 [4:2],out[2],\rgb_out[11]_i_60_0 [1],\rgb_out[11]_i_52_0 [0]}),
        .ADDRC({\rgb_out[11]_i_60_0 [4:2],out[2],\rgb_out[11]_i_60_0 [1],\rgb_out[11]_i_52_0 [0]}),
        .ADDRD({\slv_reg0_reg_n_0_[5] ,\slv_reg0_reg_n_0_[4] ,\slv_reg0_reg_n_0_[3] ,\slv_reg0_reg_n_0_[2] ,\slv_reg0_reg_n_0_[1] ,\slv_reg0_reg_n_0_[0] }),
        .DIA(slv_reg1[9]),
        .DIB(slv_reg1[10]),
        .DIC(slv_reg1[11]),
        .DID(1'b0),
        .DOA(texture_data_reg_4864_4927_9_11_n_0),
        .DOB(texture_data_reg_4864_4927_9_11_n_1),
        .DOC(texture_data_reg_4864_4927_9_11_n_2),
        .DOD(NLW_texture_data_reg_4864_4927_9_11_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_4864_4927_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "4928" *) 
  (* ram_addr_end = "4991" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0300000001C00000),
    .INIT_B(64'hFCFFFFFFFE3FFFFF),
    .INIT_C(64'hFCFFFFC0FE3FFFF0),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_4928_4991_0_2
       (.ADDRA({\rgb_out[2]_i_43_0 [4:2],out[2],\rgb_out[2]_i_43_0 [1:0]}),
        .ADDRB({\rgb_out[2]_i_43_0 [4:2],out[2],\rgb_out[2]_i_43_0 [1:0]}),
        .ADDRC({\rgb_out[2]_i_43_0 [4:2],out[2],\rgb_out[2]_i_43_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__4_n_0 ,\slv_reg0_reg[4]_rep__4_n_0 ,\slv_reg0_reg[3]_rep__4_n_0 ,\slv_reg0_reg[2]_rep__4_n_0 ,\slv_reg0_reg[1]_rep__4_n_0 ,\slv_reg0_reg[0]_rep__4_n_0 }),
        .DIA(slv_reg1[0]),
        .DIB(slv_reg1[1]),
        .DIC(slv_reg1[2]),
        .DID(1'b0),
        .DOA(texture_data_reg_4928_4991_0_2_n_0),
        .DOB(texture_data_reg_4928_4991_0_2_n_1),
        .DOC(texture_data_reg_4928_4991_0_2_n_2),
        .DOD(NLW_texture_data_reg_4928_4991_0_2_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_4928_4991_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    texture_data_reg_4928_4991_0_2_i_1
       (.I0(\slv_reg0_reg_n_0_[7] ),
        .I1(\slv_reg0_reg_n_0_[10] ),
        .I2(\slv_reg0_reg_n_0_[11] ),
        .I3(texture_data_reg_1856_1919_0_2_i_2_n_0),
        .I4(\slv_reg0_reg_n_0_[12] ),
        .I5(\slv_reg0_reg_n_0_[9] ),
        .O(texture_data_reg_4928_4991_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "4928" *) 
  (* ram_addr_end = "4991" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'hFCFFFFFFFE3FFFFF),
    .INIT_B(64'hFCFFDF80FE3F9FC0),
    .INIT_C(64'hFFFFE040FFFFE030),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_4928_4991_3_5
       (.ADDRA({\rgb_out[5]_i_43_0 [4:2],out[2],\rgb_out[5]_i_43_0 [1:0]}),
        .ADDRB({\rgb_out[5]_i_43_0 [4:2],out[2],\rgb_out[5]_i_43_0 [1:0]}),
        .ADDRC({\rgb_out[5]_i_43_0 [4:2],out[2],\rgb_out[5]_i_43_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__2_n_0 ,\slv_reg0_reg[4]_rep__2_n_0 ,\slv_reg0_reg[3]_rep__2_n_0 ,\slv_reg0_reg[2]_rep__2_n_0 ,\slv_reg0_reg[1]_rep__2_n_0 ,\slv_reg0_reg[0]_rep__2_n_0 }),
        .DIA(slv_reg1[3]),
        .DIB(slv_reg1[4]),
        .DIC(slv_reg1[5]),
        .DID(1'b0),
        .DOA(texture_data_reg_4928_4991_3_5_n_0),
        .DOB(texture_data_reg_4928_4991_3_5_n_1),
        .DOC(texture_data_reg_4928_4991_3_5_n_2),
        .DOD(NLW_texture_data_reg_4928_4991_3_5_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_4928_4991_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "4928" *) 
  (* ram_addr_end = "4991" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'h03001FBF01C01FCF),
    .INIT_B(64'hFFFFFFC0FFFFFFF0),
    .INIT_C(64'h03001F8001C01FC0),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_4928_4991_6_8
       (.ADDRA({\rgb_out[8]_i_43_0 ,\rgb_out[8]_i_35_0 [2:1],out[2],\rgb_out[8]_i_35_0 [0],out[0]}),
        .ADDRB({\rgb_out[8]_i_43_0 ,\rgb_out[8]_i_35_0 [2:1],out[2],\rgb_out[8]_i_35_0 [0],out[0]}),
        .ADDRC({\rgb_out[8]_i_43_0 ,\rgb_out[8]_i_35_0 [2:1],out[2],\rgb_out[8]_i_35_0 [0],out[0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__0_n_0 ,\slv_reg0_reg[4]_rep__0_n_0 ,\slv_reg0_reg[3]_rep__0_n_0 ,\slv_reg0_reg[2]_rep__0_n_0 ,\slv_reg0_reg[1]_rep__0_n_0 ,\slv_reg0_reg[0]_rep__0_n_0 }),
        .DIA(slv_reg1[6]),
        .DIB(slv_reg1[7]),
        .DIC(slv_reg1[8]),
        .DID(1'b0),
        .DOA(texture_data_reg_4928_4991_6_8_n_0),
        .DOB(texture_data_reg_4928_4991_6_8_n_1),
        .DOC(texture_data_reg_4928_4991_6_8_n_2),
        .DOD(NLW_texture_data_reg_4928_4991_6_8_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_4928_4991_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "4928" *) 
  (* ram_addr_end = "4991" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'h0300003F01C0000F),
    .INIT_B(64'hFCFFC000FE3F8000),
    .INIT_C(64'hFFFFDFBFFFFF9FCF),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_4928_4991_9_11
       (.ADDRA({\rgb_out[11]_i_60_0 [4:2],out[2],\rgb_out[11]_i_60_0 [1],\rgb_out[11]_i_52_0 [0]}),
        .ADDRB({\rgb_out[11]_i_60_0 [4:2],out[2],\rgb_out[11]_i_60_0 [1],\rgb_out[11]_i_52_0 [0]}),
        .ADDRC({\rgb_out[11]_i_60_0 [4:2],out[2],\rgb_out[11]_i_60_0 [1],\rgb_out[11]_i_52_0 [0]}),
        .ADDRD({\slv_reg0_reg_n_0_[5] ,\slv_reg0_reg_n_0_[4] ,\slv_reg0_reg_n_0_[3] ,\slv_reg0_reg_n_0_[2] ,\slv_reg0_reg_n_0_[1] ,\slv_reg0_reg_n_0_[0] }),
        .DIA(slv_reg1[9]),
        .DIB(slv_reg1[10]),
        .DIC(slv_reg1[11]),
        .DID(1'b0),
        .DOA(texture_data_reg_4928_4991_9_11_n_0),
        .DOB(texture_data_reg_4928_4991_9_11_n_1),
        .DOC(texture_data_reg_4928_4991_9_11_n_2),
        .DOD(NLW_texture_data_reg_4928_4991_9_11_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_4928_4991_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "4992" *) 
  (* ram_addr_end = "5055" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000004000000),
    .INIT_B(64'hFFFFFFFFFBFFFFFF),
    .INIT_C(64'hFFFFFF80FBFFFF80),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_4992_5055_0_2
       (.ADDRA({\rgb_out[2]_i_43_0 [4:2],out[2],\rgb_out[2]_i_43_0 [1:0]}),
        .ADDRB({\rgb_out[2]_i_43_0 [4:2],out[2],\rgb_out[2]_i_43_0 [1:0]}),
        .ADDRC({\rgb_out[2]_i_43_0 [4:2],out[2],\rgb_out[2]_i_43_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__4_n_0 ,\slv_reg0_reg[4]_rep__4_n_0 ,\slv_reg0_reg[3]_rep__4_n_0 ,\slv_reg0_reg[2]_rep__4_n_0 ,\slv_reg0_reg[1]_rep__4_n_0 ,\slv_reg0_reg[0]_rep__4_n_0 }),
        .DIA(slv_reg1[0]),
        .DIB(slv_reg1[1]),
        .DIC(slv_reg1[2]),
        .DID(1'b0),
        .DOA(texture_data_reg_4992_5055_0_2_n_0),
        .DOB(texture_data_reg_4992_5055_0_2_n_1),
        .DOC(texture_data_reg_4992_5055_0_2_n_2),
        .DOD(NLW_texture_data_reg_4992_5055_0_2_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_4992_5055_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    texture_data_reg_4992_5055_0_2_i_1
       (.I0(\slv_reg0_reg_n_0_[6] ),
        .I1(\slv_reg0_reg_n_0_[10] ),
        .I2(\slv_reg0_reg_n_0_[11] ),
        .I3(texture_data_reg_1920_1983_0_2_i_2_n_0),
        .I4(\slv_reg0_reg_n_0_[12] ),
        .I5(\slv_reg0_reg_n_0_[9] ),
        .O(texture_data_reg_4992_5055_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "4992" *) 
  (* ram_addr_end = "5055" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'hFFFFFFFFFBFFFFFF),
    .INIT_B(64'hFFFF7F00FBFFBE00),
    .INIT_C(64'hFFFF8080FFFFC180),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_4992_5055_3_5
       (.ADDRA({\rgb_out[5]_i_43_0 [4:2],out[2],\rgb_out[5]_i_43_0 [1:0]}),
        .ADDRB({\rgb_out[5]_i_43_0 [4:2],out[2],\rgb_out[5]_i_43_0 [1:0]}),
        .ADDRC({\rgb_out[5]_i_43_0 [4:2],out[2],\rgb_out[5]_i_43_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__2_n_0 ,\slv_reg0_reg[4]_rep__2_n_0 ,\slv_reg0_reg[3]_rep__2_n_0 ,\slv_reg0_reg[2]_rep__2_n_0 ,\slv_reg0_reg[1]_rep__2_n_0 ,\slv_reg0_reg[0]_rep__2_n_0 }),
        .DIA(slv_reg1[3]),
        .DIB(slv_reg1[4]),
        .DIC(slv_reg1[5]),
        .DID(1'b0),
        .DOA(texture_data_reg_4992_5055_3_5_n_0),
        .DOB(texture_data_reg_4992_5055_3_5_n_1),
        .DOC(texture_data_reg_4992_5055_3_5_n_2),
        .DOD(NLW_texture_data_reg_4992_5055_3_5_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_4992_5055_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "4992" *) 
  (* ram_addr_end = "5055" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'h00007F7F04003E7F),
    .INIT_B(64'hFFFFFF80FFFFFF80),
    .INIT_C(64'h00007F0004003E00),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_4992_5055_6_8
       (.ADDRA({\rgb_out[8]_i_43_0 ,\rgb_out[8]_i_35_0 [2:1],out[2],\rgb_out[8]_i_35_0 [0],out[0]}),
        .ADDRB({\rgb_out[8]_i_43_0 ,\rgb_out[8]_i_35_0 [2:1],out[2],\rgb_out[8]_i_35_0 [0],out[0]}),
        .ADDRC({\rgb_out[8]_i_43_0 ,\rgb_out[8]_i_35_0 [2:1],out[2],\rgb_out[8]_i_35_0 [0],out[0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__0_n_0 ,\slv_reg0_reg[4]_rep__0_n_0 ,\slv_reg0_reg[3]_rep__0_n_0 ,\slv_reg0_reg[2]_rep__0_n_0 ,\slv_reg0_reg[1]_rep__0_n_0 ,\slv_reg0_reg[0]_rep__0_n_0 }),
        .DIA(slv_reg1[6]),
        .DIB(slv_reg1[7]),
        .DIC(slv_reg1[8]),
        .DID(1'b0),
        .DOA(texture_data_reg_4992_5055_6_8_n_0),
        .DOB(texture_data_reg_4992_5055_6_8_n_1),
        .DOC(texture_data_reg_4992_5055_6_8_n_2),
        .DOD(NLW_texture_data_reg_4992_5055_6_8_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_4992_5055_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "4992" *) 
  (* ram_addr_end = "5055" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'h0000007F0400007F),
    .INIT_B(64'hFFFF0000FBFF8000),
    .INIT_C(64'hFFFF7F7FFFFFBE7F),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_4992_5055_9_11
       (.ADDRA({\rgb_out[11]_i_60_0 [4:2],out[2],\rgb_out[11]_i_60_0 [1:0]}),
        .ADDRB({\rgb_out[11]_i_60_0 [4:2],out[2],\rgb_out[11]_i_60_0 [1:0]}),
        .ADDRC({\rgb_out[11]_i_60_0 [4:2],out[2],\rgb_out[11]_i_60_0 [1:0]}),
        .ADDRD({\slv_reg0_reg_n_0_[5] ,\slv_reg0_reg_n_0_[4] ,\slv_reg0_reg_n_0_[3] ,\slv_reg0_reg_n_0_[2] ,\slv_reg0_reg_n_0_[1] ,\slv_reg0_reg_n_0_[0] }),
        .DIA(slv_reg1[9]),
        .DIB(slv_reg1[10]),
        .DIC(slv_reg1[11]),
        .DID(1'b0),
        .DOA(texture_data_reg_4992_5055_9_11_n_0),
        .DOB(texture_data_reg_4992_5055_9_11_n_1),
        .DOC(texture_data_reg_4992_5055_9_11_n_2),
        .DOD(NLW_texture_data_reg_4992_5055_9_11_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_4992_5055_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "5056" *) 
  (* ram_addr_end = "5119" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'hFFFFFFFFFFFFFFFF),
    .INIT_C(64'hFFFFFFC0FFFFFFE0),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_5056_5119_0_2
       (.ADDRA({\rgb_out[2]_i_43_0 [4:2],out[2],\rgb_out[2]_i_43_0 [1:0]}),
        .ADDRB({\rgb_out[2]_i_43_0 [4:2],out[2],\rgb_out[2]_i_43_0 [1:0]}),
        .ADDRC({\rgb_out[2]_i_43_0 [4:2],out[2],\rgb_out[2]_i_43_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__4_n_0 ,\slv_reg0_reg[4]_rep__4_n_0 ,\slv_reg0_reg[3]_rep__4_n_0 ,\slv_reg0_reg[2]_rep__4_n_0 ,\slv_reg0_reg[1]_rep__4_n_0 ,\slv_reg0_reg[0]_rep__4_n_0 }),
        .DIA(slv_reg1[0]),
        .DIB(slv_reg1[1]),
        .DIC(slv_reg1[2]),
        .DID(1'b0),
        .DOA(texture_data_reg_5056_5119_0_2_n_0),
        .DOB(texture_data_reg_5056_5119_0_2_n_1),
        .DOC(texture_data_reg_5056_5119_0_2_n_2),
        .DOD(NLW_texture_data_reg_5056_5119_0_2_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_5056_5119_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    texture_data_reg_5056_5119_0_2_i_1
       (.I0(\slv_reg0_reg_n_0_[10] ),
        .I1(\slv_reg0_reg_n_0_[12] ),
        .I2(\slv_reg0_reg_n_0_[11] ),
        .I3(texture_data_reg_960_1023_0_2_i_2_n_0),
        .I4(\slv_reg0_reg_n_0_[9] ),
        .I5(\slv_reg0_reg_n_0_[8] ),
        .O(texture_data_reg_5056_5119_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "5056" *) 
  (* ram_addr_end = "5119" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'hFFFFFFFFFFFFFFFF),
    .INIT_B(64'hFFFEFF00FFFEFF80),
    .INIT_C(64'hFFFF00C0FFFF0060),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_5056_5119_3_5
       (.ADDRA({\rgb_out[5]_i_43_0 [4:2],out[2],\rgb_out[5]_i_43_0 [1:0]}),
        .ADDRB({\rgb_out[5]_i_43_0 [4:2],out[2],\rgb_out[5]_i_43_0 [1:0]}),
        .ADDRC({\rgb_out[5]_i_43_0 [4:2],out[2],\rgb_out[5]_i_43_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__2_n_0 ,\slv_reg0_reg[4]_rep__2_n_0 ,\slv_reg0_reg[3]_rep__2_n_0 ,\slv_reg0_reg[2]_rep__2_n_0 ,\slv_reg0_reg[1]_rep__2_n_0 ,\slv_reg0_reg[0]_rep__2_n_0 }),
        .DIA(slv_reg1[3]),
        .DIB(slv_reg1[4]),
        .DIC(slv_reg1[5]),
        .DID(1'b0),
        .DOA(texture_data_reg_5056_5119_3_5_n_0),
        .DOB(texture_data_reg_5056_5119_3_5_n_1),
        .DOC(texture_data_reg_5056_5119_3_5_n_2),
        .DOD(NLW_texture_data_reg_5056_5119_3_5_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_5056_5119_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "5056" *) 
  (* ram_addr_end = "5119" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'h0000FF3F0000FF9F),
    .INIT_B(64'hFFFFFFC0FFFFFFE0),
    .INIT_C(64'h0000FF000000FF80),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_5056_5119_6_8
       (.ADDRA({\rgb_out[8]_i_43_0 ,\rgb_out[8]_i_35_0 [2:1],out[2],\rgb_out[8]_i_35_0 [0],out[0]}),
        .ADDRB({\rgb_out[8]_i_43_0 ,\rgb_out[8]_i_35_0 [2:1],out[2],\rgb_out[8]_i_35_0 [0],out[0]}),
        .ADDRC({\rgb_out[8]_i_43_0 ,\rgb_out[8]_i_35_0 [2:1],out[2],\rgb_out[8]_i_35_0 [0],out[0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__0_n_0 ,\slv_reg0_reg[4]_rep__0_n_0 ,\slv_reg0_reg[3]_rep__0_n_0 ,\slv_reg0_reg[2]_rep__0_n_0 ,\slv_reg0_reg[1]_rep__0_n_0 ,\slv_reg0_reg[0]_rep__0_n_0 }),
        .DIA(slv_reg1[6]),
        .DIB(slv_reg1[7]),
        .DIC(slv_reg1[8]),
        .DID(1'b0),
        .DOA(texture_data_reg_5056_5119_6_8_n_0),
        .DOB(texture_data_reg_5056_5119_6_8_n_1),
        .DOC(texture_data_reg_5056_5119_6_8_n_2),
        .DOD(NLW_texture_data_reg_5056_5119_6_8_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_5056_5119_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "5056" *) 
  (* ram_addr_end = "5119" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'h0000003F0000001F),
    .INIT_B(64'hFFFE0000FFFE0000),
    .INIT_C(64'hFFFEFF3FFFFEFF9F),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_5056_5119_9_11
       (.ADDRA({\rgb_out[11]_i_60_0 [4:2],out[2],\rgb_out[11]_i_60_0 [1:0]}),
        .ADDRB({\rgb_out[11]_i_60_0 [4:2],out[2],\rgb_out[11]_i_60_0 [1:0]}),
        .ADDRC({\rgb_out[11]_i_60_0 [4:2],out[2],\rgb_out[11]_i_60_0 [1:0]}),
        .ADDRD({\slv_reg0_reg_n_0_[5] ,\slv_reg0_reg_n_0_[4] ,\slv_reg0_reg_n_0_[3] ,\slv_reg0_reg_n_0_[2] ,\slv_reg0_reg_n_0_[1] ,\slv_reg0_reg_n_0_[0] }),
        .DIA(slv_reg1[9]),
        .DIB(slv_reg1[10]),
        .DIC(slv_reg1[11]),
        .DID(1'b0),
        .DOA(texture_data_reg_5056_5119_9_11_n_0),
        .DOB(texture_data_reg_5056_5119_9_11_n_1),
        .DOC(texture_data_reg_5056_5119_9_11_n_2),
        .DOD(NLW_texture_data_reg_5056_5119_9_11_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_5056_5119_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "5120" *) 
  (* ram_addr_end = "5183" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'hFFFFFFFFFFFFFFFF),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_5120_5183_0_2
       (.ADDRA({\rgb_out[2]_i_43_0 [4:2],out[2],\rgb_out[2]_i_43_0 [1:0]}),
        .ADDRB({\rgb_out[2]_i_43_0 [4:2],out[2],\rgb_out[2]_i_43_0 [1:0]}),
        .ADDRC({\rgb_out[2]_i_43_0 [4:2],out[2],\rgb_out[2]_i_43_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__4_n_0 ,\slv_reg0_reg[4]_rep__4_n_0 ,\slv_reg0_reg[3]_rep__4_n_0 ,\slv_reg0_reg[2]_rep__4_n_0 ,\slv_reg0_reg[1]_rep__4_n_0 ,\slv_reg0_reg[0]_rep__4_n_0 }),
        .DIA(slv_reg1[0]),
        .DIB(slv_reg1[1]),
        .DIC(slv_reg1[2]),
        .DID(1'b0),
        .DOA(texture_data_reg_5120_5183_0_2_n_0),
        .DOB(texture_data_reg_5120_5183_0_2_n_1),
        .DOC(texture_data_reg_5120_5183_0_2_n_2),
        .DOD(NLW_texture_data_reg_5120_5183_0_2_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_5120_5183_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    texture_data_reg_5120_5183_0_2_i_1
       (.I0(\slv_reg0_reg_n_0_[10] ),
        .I1(\slv_reg0_reg_n_0_[11] ),
        .I2(\slv_reg0_reg_n_0_[12] ),
        .I3(texture_data_reg_0_63_0_2_i_3_n_0),
        .I4(\slv_reg0_reg_n_0_[9] ),
        .I5(\slv_reg0_reg_n_0_[8] ),
        .O(texture_data_reg_5120_5183_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "5120" *) 
  (* ram_addr_end = "5183" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'hFFFFFFFFFFFFFFFF),
    .INIT_C(64'hFFFFFFFFFFFFFFFF),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_5120_5183_3_5
       (.ADDRA({\rgb_out[5]_i_43_0 [4:2],out[2],\rgb_out[5]_i_43_0 [1],\rgb_out[5]_i_35_0 [0]}),
        .ADDRB({\rgb_out[5]_i_43_0 [4:2],out[2],\rgb_out[5]_i_43_0 [1],\rgb_out[5]_i_35_0 [0]}),
        .ADDRC({\rgb_out[5]_i_43_0 [4:2],out[2],\rgb_out[5]_i_35_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__2_n_0 ,\slv_reg0_reg[4]_rep__2_n_0 ,\slv_reg0_reg[3]_rep__2_n_0 ,\slv_reg0_reg[2]_rep__2_n_0 ,\slv_reg0_reg[1]_rep__2_n_0 ,\slv_reg0_reg[0]_rep__2_n_0 }),
        .DIA(slv_reg1[3]),
        .DIB(slv_reg1[4]),
        .DIC(slv_reg1[5]),
        .DID(1'b0),
        .DOA(texture_data_reg_5120_5183_3_5_n_0),
        .DOB(texture_data_reg_5120_5183_3_5_n_1),
        .DOC(texture_data_reg_5120_5183_3_5_n_2),
        .DOD(NLW_texture_data_reg_5120_5183_3_5_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_5120_5183_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "5120" *) 
  (* ram_addr_end = "5183" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'hFFFFFFFFFFFFFFFF),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_5120_5183_6_8
       (.ADDRA({\rgb_out[8]_i_43_0 ,\rgb_out[8]_i_35_0 [2:1],out[2],\rgb_out[8]_i_35_0 [0],out[0]}),
        .ADDRB({\rgb_out[8]_i_43_0 ,\rgb_out[8]_i_35_0 [2:1],out[2],\rgb_out[8]_i_35_0 [0],out[0]}),
        .ADDRC({\rgb_out[8]_i_43_0 ,\rgb_out[8]_i_35_0 [2:1],out[2],\rgb_out[8]_i_35_0 [0],out[0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__0_n_0 ,\slv_reg0_reg[4]_rep__0_n_0 ,\slv_reg0_reg[3]_rep__0_n_0 ,\slv_reg0_reg[2]_rep__0_n_0 ,\slv_reg0_reg[1]_rep__0_n_0 ,\slv_reg0_reg[0]_rep__0_n_0 }),
        .DIA(slv_reg1[6]),
        .DIB(slv_reg1[7]),
        .DIC(slv_reg1[8]),
        .DID(1'b0),
        .DOA(texture_data_reg_5120_5183_6_8_n_0),
        .DOB(texture_data_reg_5120_5183_6_8_n_1),
        .DOC(texture_data_reg_5120_5183_6_8_n_2),
        .DOD(NLW_texture_data_reg_5120_5183_6_8_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_5120_5183_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "5120" *) 
  (* ram_addr_end = "5183" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'hFFFFFFFFFFFFFFFF),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_5120_5183_9_11
       (.ADDRA({\rgb_out[11]_i_60_0 [4:2],out[2],\rgb_out[11]_i_60_0 [1],\rgb_out[11]_i_52_0 [0]}),
        .ADDRB({\rgb_out[11]_i_60_0 [4:2],out[2],\rgb_out[11]_i_60_0 [1],\rgb_out[11]_i_52_0 [0]}),
        .ADDRC({\rgb_out[11]_i_60_0 [4:2],out[2],\rgb_out[11]_i_60_0 [1],\rgb_out[11]_i_52_0 [0]}),
        .ADDRD({\slv_reg0_reg_n_0_[5] ,\slv_reg0_reg_n_0_[4] ,\slv_reg0_reg_n_0_[3] ,\slv_reg0_reg_n_0_[2] ,\slv_reg0_reg_n_0_[1] ,\slv_reg0_reg_n_0_[0] }),
        .DIA(slv_reg1[9]),
        .DIB(slv_reg1[10]),
        .DIC(slv_reg1[11]),
        .DID(1'b0),
        .DOA(texture_data_reg_5120_5183_9_11_n_0),
        .DOB(texture_data_reg_5120_5183_9_11_n_1),
        .DOC(texture_data_reg_5120_5183_9_11_n_2),
        .DOD(NLW_texture_data_reg_5120_5183_9_11_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_5120_5183_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h8800000083FFFFF0),
    .INIT_B(64'h780000007C000000),
    .INIT_C(64'h7FFFFFFF7FFFFFFF),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_512_575_0_2
       (.ADDRA({ADDRC[4],\rgb_out[2]_i_26_0 ,out[2],ADDRC[1:0]}),
        .ADDRB({ADDRC[4],\rgb_out[2]_i_26_0 ,out[2],ADDRC[1:0]}),
        .ADDRC({ADDRC[4],\rgb_out[2]_i_26_0 ,out[2],ADDRC[1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__5_n_0 ,\slv_reg0_reg[4]_rep__5_n_0 ,\slv_reg0_reg[3]_rep__5_n_0 ,\slv_reg0_reg[2]_rep__5_n_0 ,\slv_reg0_reg[1]_rep__5_n_0 ,\slv_reg0_reg[0]_rep__5_n_0 }),
        .DIA(slv_reg1[0]),
        .DIB(slv_reg1[1]),
        .DIC(slv_reg1[2]),
        .DID(1'b0),
        .DOA(texture_data_reg_512_575_0_2_n_0),
        .DOB(texture_data_reg_512_575_0_2_n_1),
        .DOC(texture_data_reg_512_575_0_2_n_2),
        .DOD(NLW_texture_data_reg_512_575_0_2_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_512_575_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    texture_data_reg_512_575_0_2_i_1
       (.I0(\slv_reg0_reg_n_0_[12] ),
        .I1(\slv_reg0_reg_n_0_[11] ),
        .I2(\slv_reg0_reg_n_0_[9] ),
        .I3(\slv_reg0_reg_n_0_[10] ),
        .I4(\slv_reg0_reg_n_0_[8] ),
        .I5(texture_data_reg_0_63_0_2_i_3_n_0),
        .O(texture_data_reg_512_575_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h8800000083FFFFF0),
    .INIT_C(64'h780000007C000000),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_512_575_3_5
       (.ADDRA({\rgb_out[5]_i_27_0 [4:2],out[2],\rgb_out[5]_i_27_0 [1:0]}),
        .ADDRB({\rgb_out[5]_i_27_0 [4:2],out[2],\rgb_out[5]_i_27_0 [1:0]}),
        .ADDRC({\rgb_out[5]_i_27_0 [4:2],out[2],\rgb_out[5]_i_27_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__3_n_0 ,\slv_reg0_reg[4]_rep__3_n_0 ,\slv_reg0_reg[3]_rep__3_n_0 ,\slv_reg0_reg[2]_rep__3_n_0 ,\slv_reg0_reg[1]_rep__3_n_0 ,\slv_reg0_reg[0]_rep__3_n_0 }),
        .DIA(slv_reg1[3]),
        .DIB(slv_reg1[4]),
        .DIC(slv_reg1[5]),
        .DID(1'b0),
        .DOA(texture_data_reg_512_575_3_5_n_0),
        .DOB(texture_data_reg_512_575_3_5_n_1),
        .DOC(texture_data_reg_512_575_3_5_n_2),
        .DOD(NLW_texture_data_reg_512_575_3_5_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_512_575_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'h7FFFFFFF7FFFFFFF),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h8800000083FFFFF0),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_512_575_6_8
       (.ADDRA({\rgb_out[8]_i_27_0 [4:2],out[2],\rgb_out[8]_i_27_0 [1:0]}),
        .ADDRB({\rgb_out[8]_i_27_0 [4:2],out[2],\rgb_out[8]_i_27_0 [1:0]}),
        .ADDRC({\rgb_out[8]_i_27_0 [4:2],out[2],\rgb_out[8]_i_27_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__1_n_0 ,\slv_reg0_reg[4]_rep__1_n_0 ,\slv_reg0_reg[3]_rep__1_n_0 ,\slv_reg0_reg[2]_rep__1_n_0 ,\slv_reg0_reg[1]_rep__1_n_0 ,\slv_reg0_reg[0]_rep__1_n_0 }),
        .DIA(slv_reg1[6]),
        .DIB(slv_reg1[7]),
        .DIC(slv_reg1[8]),
        .DID(1'b0),
        .DOA(texture_data_reg_512_575_6_8_n_0),
        .DOB(texture_data_reg_512_575_6_8_n_1),
        .DOC(texture_data_reg_512_575_6_8_n_2),
        .DOD(NLW_texture_data_reg_512_575_6_8_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_512_575_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'h780000007C000000),
    .INIT_B(64'h7FFFFFFF7FFFFFFF),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_512_575_9_11
       (.ADDRA({\rgb_out[11]_i_44_0 [3],\rgb_out[11]_i_32_0 [3:2],out[2],\rgb_out[11]_i_44_0 [0],\rgb_out[11]_i_32_0 [0]}),
        .ADDRB({\rgb_out[11]_i_44_0 [3],\rgb_out[11]_i_32_0 [3:2],out[2],\rgb_out[11]_i_44_0 [0],\rgb_out[11]_i_32_0 [0]}),
        .ADDRC({\rgb_out[11]_i_44_0 [3],\rgb_out[11]_i_32_0 [3:2],out[2],\rgb_out[11]_i_44_0 [0],\rgb_out[11]_i_32_0 [0]}),
        .ADDRD({\slv_reg0_reg[5]_rep_n_0 ,\slv_reg0_reg[4]_rep_n_0 ,\slv_reg0_reg[3]_rep_n_0 ,\slv_reg0_reg[2]_rep_n_0 ,\slv_reg0_reg[1]_rep_n_0 ,\slv_reg0_reg[0]_rep_n_0 }),
        .DIA(slv_reg1[9]),
        .DIB(slv_reg1[10]),
        .DIC(slv_reg1[11]),
        .DID(1'b0),
        .DOA(texture_data_reg_512_575_9_11_n_0),
        .DOB(texture_data_reg_512_575_9_11_n_1),
        .DOC(texture_data_reg_512_575_9_11_n_2),
        .DOD(NLW_texture_data_reg_512_575_9_11_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_512_575_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "5184" *) 
  (* ram_addr_end = "5247" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h00F80000FF000000),
    .INIT_C(64'h0007FFFF00FFFFFF),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_5184_5247_0_2
       (.ADDRA({\rgb_out[2]_i_43_0 [4:2],out[2],\rgb_out[2]_i_43_0 [1:0]}),
        .ADDRB({\rgb_out[2]_i_43_0 [4:2],out[2],\rgb_out[2]_i_43_0 [1:0]}),
        .ADDRC({\rgb_out[2]_i_43_0 [4:2],out[2],\rgb_out[2]_i_43_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__4_n_0 ,\slv_reg0_reg[4]_rep__4_n_0 ,\slv_reg0_reg[3]_rep__4_n_0 ,\slv_reg0_reg[2]_rep__4_n_0 ,\slv_reg0_reg[1]_rep__4_n_0 ,\slv_reg0_reg[0]_rep__4_n_0 }),
        .DIA(slv_reg1[0]),
        .DIB(slv_reg1[1]),
        .DIC(slv_reg1[2]),
        .DID(1'b0),
        .DOA(texture_data_reg_5184_5247_0_2_n_0),
        .DOB(texture_data_reg_5184_5247_0_2_n_1),
        .DOC(texture_data_reg_5184_5247_0_2_n_2),
        .DOD(NLW_texture_data_reg_5184_5247_0_2_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_5184_5247_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    texture_data_reg_5184_5247_0_2_i_1
       (.I0(\slv_reg0_reg_n_0_[10] ),
        .I1(\slv_reg0_reg_n_0_[6] ),
        .I2(\slv_reg0_reg_n_0_[12] ),
        .I3(texture_data_reg_1088_1151_0_2_i_2_n_0),
        .I4(\slv_reg0_reg_n_0_[11] ),
        .I5(\slv_reg0_reg_n_0_[9] ),
        .O(texture_data_reg_5184_5247_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "5184" *) 
  (* ram_addr_end = "5247" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h00FFFFFFFFFFFFFF),
    .INIT_C(64'h0007FFFF00FFFFFF),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_5184_5247_3_5
       (.ADDRA({\rgb_out[5]_i_43_0 [4:2],out[2],\rgb_out[5]_i_43_0 [1],\rgb_out[5]_i_35_0 [0]}),
        .ADDRB({\rgb_out[5]_i_43_0 [4:2],out[2],\rgb_out[5]_i_43_0 [1],\rgb_out[5]_i_35_0 [0]}),
        .ADDRC({\rgb_out[5]_i_43_0 [4:2],out[2],\rgb_out[5]_i_43_0 [1],\rgb_out[5]_i_35_0 [0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__2_n_0 ,\slv_reg0_reg[4]_rep__2_n_0 ,\slv_reg0_reg[3]_rep__2_n_0 ,\slv_reg0_reg[2]_rep__2_n_0 ,\slv_reg0_reg[1]_rep__2_n_0 ,\slv_reg0_reg[0]_rep__2_n_0 }),
        .DIA(slv_reg1[3]),
        .DIB(slv_reg1[4]),
        .DIC(slv_reg1[5]),
        .DID(1'b0),
        .DOA(texture_data_reg_5184_5247_3_5_n_0),
        .DOB(texture_data_reg_5184_5247_3_5_n_1),
        .DOC(texture_data_reg_5184_5247_3_5_n_2),
        .DOD(NLW_texture_data_reg_5184_5247_3_5_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_5184_5247_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "5184" *) 
  (* ram_addr_end = "5247" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'hFF00000000000000),
    .INIT_B(64'hFF07FFFF00FFFFFF),
    .INIT_C(64'hFF00000000000000),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_5184_5247_6_8
       (.ADDRA({\rgb_out[8]_i_43_0 ,\rgb_out[8]_i_35_0 [2:1],out[2],\rgb_out[8]_i_35_0 [0],out[0]}),
        .ADDRB({\rgb_out[8]_i_43_0 ,\rgb_out[8]_i_35_0 [2:1],out[2],\rgb_out[8]_i_35_0 [0],out[0]}),
        .ADDRC({\rgb_out[8]_i_43_0 ,\rgb_out[8]_i_35_0 [2:1],out[2],\rgb_out[8]_i_35_0 [0],out[0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__0_n_0 ,\slv_reg0_reg[4]_rep__0_n_0 ,\slv_reg0_reg[3]_rep__0_n_0 ,\slv_reg0_reg[2]_rep__0_n_0 ,\slv_reg0_reg[1]_rep__0_n_0 ,\slv_reg0_reg[0]_rep__0_n_0 }),
        .DIA(slv_reg1[6]),
        .DIB(slv_reg1[7]),
        .DIC(slv_reg1[8]),
        .DID(1'b0),
        .DOA(texture_data_reg_5184_5247_6_8_n_0),
        .DOB(texture_data_reg_5184_5247_6_8_n_1),
        .DOC(texture_data_reg_5184_5247_6_8_n_2),
        .DOD(NLW_texture_data_reg_5184_5247_6_8_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_5184_5247_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "5184" *) 
  (* ram_addr_end = "5247" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'hFFFFFFFFFFFFFFFF),
    .INIT_B(64'hFFF80000FF000000),
    .INIT_C(64'hFFF80000FF000000),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_5184_5247_9_11
       (.ADDRA({\rgb_out[11]_i_60_0 [4],\rgb_out[11]_i_52_0 [2:1],out[2],\rgb_out[11]_i_60_0 [1],\rgb_out[11]_i_52_0 [0]}),
        .ADDRB({\rgb_out[11]_i_60_0 [4],\rgb_out[11]_i_52_0 [2],\rgb_out[11]_i_60_0 [2],out[2],\rgb_out[11]_i_60_0 [1],\rgb_out[11]_i_52_0 [0]}),
        .ADDRC({\rgb_out[11]_i_60_0 [4:2],out[2],\rgb_out[11]_i_60_0 [1],\rgb_out[11]_i_52_0 [0]}),
        .ADDRD({\slv_reg0_reg_n_0_[5] ,\slv_reg0_reg_n_0_[4] ,\slv_reg0_reg_n_0_[3] ,\slv_reg0_reg_n_0_[2] ,\slv_reg0_reg_n_0_[1] ,\slv_reg0_reg_n_0_[0] }),
        .DIA(slv_reg1[9]),
        .DIB(slv_reg1[10]),
        .DIC(slv_reg1[11]),
        .DID(1'b0),
        .DOA(texture_data_reg_5184_5247_9_11_n_0),
        .DOB(texture_data_reg_5184_5247_9_11_n_1),
        .DOC(texture_data_reg_5184_5247_9_11_n_2),
        .DOD(NLW_texture_data_reg_5184_5247_9_11_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_5184_5247_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "5248" *) 
  (* ram_addr_end = "5311" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000180000000000),
    .INIT_B(64'h0001800F00060006),
    .INIT_C(64'h000067FF0001FFFF),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_5248_5311_0_2
       (.ADDRA({\rgb_out[2]_i_43_0 [4:2],out[2],\rgb_out[2]_i_43_0 [1:0]}),
        .ADDRB({\rgb_out[2]_i_43_0 [4:2],out[2],\rgb_out[2]_i_43_0 [1:0]}),
        .ADDRC({\rgb_out[2]_i_43_0 [4:2],out[2],\rgb_out[2]_i_43_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__4_n_0 ,\slv_reg0_reg[4]_rep__4_n_0 ,\slv_reg0_reg[3]_rep__4_n_0 ,\slv_reg0_reg[2]_rep__4_n_0 ,\slv_reg0_reg[1]_rep__4_n_0 ,\slv_reg0_reg[0]_rep__4_n_0 }),
        .DIA(slv_reg1[0]),
        .DIB(slv_reg1[1]),
        .DIC(slv_reg1[2]),
        .DID(1'b0),
        .DOA(texture_data_reg_5248_5311_0_2_n_0),
        .DOB(texture_data_reg_5248_5311_0_2_n_1),
        .DOC(texture_data_reg_5248_5311_0_2_n_2),
        .DOD(NLW_texture_data_reg_5248_5311_0_2_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_5248_5311_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    texture_data_reg_5248_5311_0_2_i_1
       (.I0(\slv_reg0_reg_n_0_[10] ),
        .I1(\slv_reg0_reg_n_0_[7] ),
        .I2(\slv_reg0_reg_n_0_[12] ),
        .I3(texture_data_reg_1152_1215_0_2_i_2_n_0),
        .I4(\slv_reg0_reg_n_0_[11] ),
        .I5(\slv_reg0_reg_n_0_[9] ),
        .O(texture_data_reg_5248_5311_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "5248" *) 
  (* ram_addr_end = "5311" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000F00000006),
    .INIT_B(64'h0001E7F60007FFF9),
    .INIT_C(64'h00007FF90001FFFF),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_5248_5311_3_5
       (.ADDRA({\rgb_out[5]_i_43_0 [4:2],out[2],\rgb_out[5]_i_43_0 [1:0]}),
        .ADDRB({\rgb_out[5]_i_43_0 [4:2],out[2],\rgb_out[5]_i_43_0 [1:0]}),
        .ADDRC({\rgb_out[5]_i_43_0 [4:2],out[2],\rgb_out[5]_i_43_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__2_n_0 ,\slv_reg0_reg[4]_rep__2_n_0 ,\slv_reg0_reg[3]_rep__2_n_0 ,\slv_reg0_reg[2]_rep__2_n_0 ,\slv_reg0_reg[1]_rep__2_n_0 ,\slv_reg0_reg[0]_rep__2_n_0 }),
        .DIA(slv_reg1[3]),
        .DIB(slv_reg1[4]),
        .DIC(slv_reg1[5]),
        .DID(1'b0),
        .DOA(texture_data_reg_5248_5311_3_5_n_0),
        .DOB(texture_data_reg_5248_5311_3_5_n_1),
        .DOC(texture_data_reg_5248_5311_3_5_n_2),
        .DOD(NLW_texture_data_reg_5248_5311_3_5_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_5248_5311_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "5248" *) 
  (* ram_addr_end = "5311" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'hFFFE1806FFF80000),
    .INIT_B(64'hFFFE7FFFFFF9FFFF),
    .INIT_C(64'hFFFE1806FFF80000),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_5248_5311_6_8
       (.ADDRA({\rgb_out[8]_i_43_0 ,\rgb_out[8]_i_35_0 [2:1],out[2],\rgb_out[8]_i_35_0 [0],out[0]}),
        .ADDRB({\rgb_out[8]_i_43_0 ,\rgb_out[8]_i_35_0 [2:1],out[2],\rgb_out[8]_i_35_0 [0],out[0]}),
        .ADDRC({\rgb_out[8]_i_43_0 ,\rgb_out[8]_i_35_0 [2:1],out[2],\rgb_out[8]_i_35_0 [0],out[0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__0_n_0 ,\slv_reg0_reg[4]_rep__0_n_0 ,\slv_reg0_reg[3]_rep__0_n_0 ,\slv_reg0_reg[2]_rep__0_n_0 ,\slv_reg0_reg[1]_rep__0_n_0 ,\slv_reg0_reg[0]_rep__0_n_0 }),
        .DIA(slv_reg1[6]),
        .DIB(slv_reg1[7]),
        .DIC(slv_reg1[8]),
        .DID(1'b0),
        .DOA(texture_data_reg_5248_5311_6_8_n_0),
        .DOB(texture_data_reg_5248_5311_6_8_n_1),
        .DOC(texture_data_reg_5248_5311_6_8_n_2),
        .DOD(NLW_texture_data_reg_5248_5311_6_8_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_5248_5311_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "5248" *) 
  (* ram_addr_end = "5311" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'hFFFFFFF0FFFFFFF9),
    .INIT_B(64'hFFFF8000FFFE0000),
    .INIT_C(64'hFFFF9806FFFE0000),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_5248_5311_9_11
       (.ADDRA({\rgb_out[11]_i_60_0 [4],\rgb_out[11]_i_52_0 [2:1],out[2],\rgb_out[11]_i_60_0 [1],\rgb_out[11]_i_52_0 [0]}),
        .ADDRB({\rgb_out[11]_i_60_0 [4],\rgb_out[11]_i_52_0 [2:1],out[2],\rgb_out[11]_i_60_0 [1],\rgb_out[11]_i_52_0 [0]}),
        .ADDRC({\rgb_out[11]_i_60_0 [4],\rgb_out[11]_i_52_0 [2:1],out[2],\rgb_out[11]_i_60_0 [1],\rgb_out[11]_i_52_0 [0]}),
        .ADDRD({\slv_reg0_reg_n_0_[5] ,\slv_reg0_reg_n_0_[4] ,\slv_reg0_reg_n_0_[3] ,\slv_reg0_reg_n_0_[2] ,\slv_reg0_reg_n_0_[1] ,\slv_reg0_reg_n_0_[0] }),
        .DIA(slv_reg1[9]),
        .DIB(slv_reg1[10]),
        .DIC(slv_reg1[11]),
        .DID(1'b0),
        .DOA(texture_data_reg_5248_5311_9_11_n_0),
        .DOB(texture_data_reg_5248_5311_9_11_n_1),
        .DOC(texture_data_reg_5248_5311_9_11_n_2),
        .DOD(NLW_texture_data_reg_5248_5311_9_11_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_5248_5311_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "5312" *) 
  (* ram_addr_end = "5375" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000218000002600),
    .INIT_B(64'h0000401F0000400F),
    .INIT_C(64'h0000007F000001FF),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_5312_5375_0_2
       (.ADDRA({\rgb_out[2]_i_43_0 [4:2],out[2],\rgb_out[2]_i_43_0 [1:0]}),
        .ADDRB({\rgb_out[2]_i_43_0 [4:2],out[2],\rgb_out[2]_i_43_0 [1:0]}),
        .ADDRC({\rgb_out[2]_i_43_0 [4:2],out[2],\rgb_out[2]_i_43_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__4_n_0 ,\slv_reg0_reg[4]_rep__4_n_0 ,\slv_reg0_reg[3]_rep__4_n_0 ,\slv_reg0_reg[2]_rep__4_n_0 ,\slv_reg0_reg[1]_rep__4_n_0 ,\slv_reg0_reg[0]_rep__4_n_0 }),
        .DIA(slv_reg1[0]),
        .DIB(slv_reg1[1]),
        .DIC(slv_reg1[2]),
        .DID(1'b0),
        .DOA(texture_data_reg_5312_5375_0_2_n_0),
        .DOB(texture_data_reg_5312_5375_0_2_n_1),
        .DOC(texture_data_reg_5312_5375_0_2_n_2),
        .DOD(NLW_texture_data_reg_5312_5375_0_2_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_5312_5375_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    texture_data_reg_5312_5375_0_2_i_1
       (.I0(\slv_reg0_reg_n_0_[9] ),
        .I1(\slv_reg0_reg_n_0_[8] ),
        .I2(\slv_reg0_reg_n_0_[11] ),
        .I3(texture_data_reg_960_1023_0_2_i_2_n_0),
        .I4(\slv_reg0_reg_n_0_[12] ),
        .I5(\slv_reg0_reg_n_0_[10] ),
        .O(texture_data_reg_5312_5375_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "5312" *) 
  (* ram_addr_end = "5375" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000001F0000000F),
    .INIT_B(64'h0000406F000041F7),
    .INIT_C(64'h000021F0000027F8),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_5312_5375_3_5
       (.ADDRA({\rgb_out[5]_i_43_0 [4:2],out[2],\rgb_out[5]_i_43_0 [1:0]}),
        .ADDRB({\rgb_out[5]_i_43_0 [4:2],out[2],\rgb_out[5]_i_43_0 [1:0]}),
        .ADDRC({\rgb_out[5]_i_43_0 [4:2],out[2],\rgb_out[5]_i_43_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__2_n_0 ,\slv_reg0_reg[4]_rep__2_n_0 ,\slv_reg0_reg[3]_rep__2_n_0 ,\slv_reg0_reg[2]_rep__2_n_0 ,\slv_reg0_reg[1]_rep__2_n_0 ,\slv_reg0_reg[0]_rep__2_n_0 }),
        .DIA(slv_reg1[3]),
        .DIB(slv_reg1[4]),
        .DIC(slv_reg1[5]),
        .DID(1'b0),
        .DOA(texture_data_reg_5312_5375_3_5_n_0),
        .DOB(texture_data_reg_5312_5375_3_5_n_1),
        .DOC(texture_data_reg_5312_5375_3_5_n_2),
        .DOD(NLW_texture_data_reg_5312_5375_3_5_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_5312_5375_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "5312" *) 
  (* ram_addr_end = "5375" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'hFFFFBF8FFFFFBE07),
    .INIT_B(64'hFFFFBFFFFFFFBFFF),
    .INIT_C(64'hFFFFBF8FFFFFBE07),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_5312_5375_6_8
       (.ADDRA({\rgb_out[8]_i_43_0 ,\rgb_out[8]_i_35_0 [2:1],out[2],\rgb_out[8]_i_35_0 [0],out[0]}),
        .ADDRB({\rgb_out[8]_i_43_0 ,\rgb_out[8]_i_35_0 [2:1],out[2],\rgb_out[8]_i_35_0 [0],out[0]}),
        .ADDRC({\rgb_out[8]_i_43_0 ,\rgb_out[8]_i_35_0 [2:1],out[2],\rgb_out[8]_i_35_0 [0],out[0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__0_n_0 ,\slv_reg0_reg[4]_rep__0_n_0 ,\slv_reg0_reg[3]_rep__0_n_0 ,\slv_reg0_reg[2]_rep__0_n_0 ,\slv_reg0_reg[1]_rep__0_n_0 ,\slv_reg0_reg[0]_rep__0_n_0 }),
        .DIA(slv_reg1[6]),
        .DIB(slv_reg1[7]),
        .DIC(slv_reg1[8]),
        .DID(1'b0),
        .DOA(texture_data_reg_5312_5375_6_8_n_0),
        .DOB(texture_data_reg_5312_5375_6_8_n_1),
        .DOC(texture_data_reg_5312_5375_6_8_n_2),
        .DOD(NLW_texture_data_reg_5312_5375_6_8_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_5312_5375_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "5312" *) 
  (* ram_addr_end = "5375" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'hFFFFFFE0FFFFFFF0),
    .INIT_B(64'hFFFFDE00FFFFD800),
    .INIT_C(64'hFFFFFF8FFFFFFE07),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_5312_5375_9_11
       (.ADDRA({\rgb_out[11]_i_60_0 [4],\rgb_out[11]_i_52_0 [2:1],out[2],\rgb_out[11]_i_60_0 [1],\rgb_out[11]_i_52_0 [0]}),
        .ADDRB({\rgb_out[11]_i_60_0 [4],\rgb_out[11]_i_52_0 [2:1],out[2],\rgb_out[11]_i_60_0 [1],\rgb_out[11]_i_52_0 [0]}),
        .ADDRC({\rgb_out[11]_i_60_0 [4],\rgb_out[11]_i_52_0 [2:1],out[2],\rgb_out[11]_i_60_0 [1],\rgb_out[11]_i_52_0 [0]}),
        .ADDRD({\slv_reg0_reg_n_0_[5] ,\slv_reg0_reg_n_0_[4] ,\slv_reg0_reg_n_0_[3] ,\slv_reg0_reg_n_0_[2] ,\slv_reg0_reg_n_0_[1] ,\slv_reg0_reg_n_0_[0] }),
        .DIA(slv_reg1[9]),
        .DIB(slv_reg1[10]),
        .DIC(slv_reg1[11]),
        .DID(1'b0),
        .DOA(texture_data_reg_5312_5375_9_11_n_0),
        .DOB(texture_data_reg_5312_5375_9_11_n_1),
        .DOC(texture_data_reg_5312_5375_9_11_n_2),
        .DOD(NLW_texture_data_reg_5312_5375_9_11_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_5312_5375_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "5376" *) 
  (* ram_addr_end = "5439" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0001C01800014040),
    .INIT_B(64'h000060270000203F),
    .INIT_C(64'h000040270000003F),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_5376_5439_0_2
       (.ADDRA({\rgb_out[2]_i_43_0 [4:2],out[2],\rgb_out[2]_i_43_0 [1:0]}),
        .ADDRB({\rgb_out[2]_i_43_0 [4:2],out[2],\rgb_out[2]_i_43_0 [1:0]}),
        .ADDRC({\rgb_out[2]_i_43_0 [4:2],out[2],\rgb_out[2]_i_43_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__4_n_0 ,\slv_reg0_reg[4]_rep__4_n_0 ,\slv_reg0_reg[3]_rep__4_n_0 ,\slv_reg0_reg[2]_rep__4_n_0 ,\slv_reg0_reg[1]_rep__4_n_0 ,\slv_reg0_reg[0]_rep__4_n_0 }),
        .DIA(slv_reg1[0]),
        .DIB(slv_reg1[1]),
        .DIC(slv_reg1[2]),
        .DID(1'b0),
        .DOA(texture_data_reg_5376_5439_0_2_n_0),
        .DOB(texture_data_reg_5376_5439_0_2_n_1),
        .DOC(texture_data_reg_5376_5439_0_2_n_2),
        .DOD(NLW_texture_data_reg_5376_5439_0_2_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_5376_5439_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    texture_data_reg_5376_5439_0_2_i_1
       (.I0(\slv_reg0_reg_n_0_[8] ),
        .I1(\slv_reg0_reg_n_0_[10] ),
        .I2(\slv_reg0_reg_n_0_[12] ),
        .I3(\slv_reg0_reg_n_0_[11] ),
        .I4(\slv_reg0_reg_n_0_[9] ),
        .I5(texture_data_reg_0_63_0_2_i_3_n_0),
        .O(texture_data_reg_5376_5439_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "5376" *) 
  (* ram_addr_end = "5439" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h000040270000003F),
    .INIT_B(64'h000060070000201F),
    .INIT_C(64'h0000C03800004060),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_5376_5439_3_5
       (.ADDRA({\rgb_out[5]_i_43_0 [4:2],out[2],\rgb_out[5]_i_35_0 [1:0]}),
        .ADDRB({\rgb_out[5]_i_43_0 [4:2],out[2],\rgb_out[5]_i_35_0 [1:0]}),
        .ADDRC({\rgb_out[5]_i_43_0 [4:2],out[2],\rgb_out[5]_i_35_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__2_n_0 ,\slv_reg0_reg[4]_rep__2_n_0 ,\slv_reg0_reg[3]_rep__2_n_0 ,\slv_reg0_reg[2]_rep__2_n_0 ,\slv_reg0_reg[1]_rep__2_n_0 ,\slv_reg0_reg[0]_rep__2_n_0 }),
        .DIA(slv_reg1[3]),
        .DIB(slv_reg1[4]),
        .DIC(slv_reg1[5]),
        .DID(1'b0),
        .DOA(texture_data_reg_5376_5439_3_5_n_0),
        .DOB(texture_data_reg_5376_5439_3_5_n_1),
        .DOC(texture_data_reg_5376_5439_3_5_n_2),
        .DOD(NLW_texture_data_reg_5376_5439_3_5_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_5376_5439_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "5376" *) 
  (* ram_addr_end = "5439" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'hFFFEDFDFFFFEDFDF),
    .INIT_B(64'hFFFEDFFFFFFEDFFF),
    .INIT_C(64'hFFFEDFDFFFFEDFDF),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_5376_5439_6_8
       (.ADDRA({\rgb_out[8]_i_43_0 ,\rgb_out[8]_i_35_0 [2:1],out[2],\rgb_out[8]_i_35_0 [0],out[0]}),
        .ADDRB({\rgb_out[8]_i_43_0 ,\rgb_out[8]_i_35_0 [2:1],out[2],\rgb_out[8]_i_35_0 [0],out[0]}),
        .ADDRC({\rgb_out[8]_i_43_0 ,\rgb_out[8]_i_35_0 [2:1],out[2],\rgb_out[8]_i_35_0 [0],out[0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__0_n_0 ,\slv_reg0_reg[4]_rep__0_n_0 ,\slv_reg0_reg[3]_rep__0_n_0 ,\slv_reg0_reg[2]_rep__0_n_0 ,\slv_reg0_reg[1]_rep__0_n_0 ,\slv_reg0_reg[0]_rep__0_n_0 }),
        .DIA(slv_reg1[6]),
        .DIB(slv_reg1[7]),
        .DIC(slv_reg1[8]),
        .DID(1'b0),
        .DOA(texture_data_reg_5376_5439_6_8_n_0),
        .DOB(texture_data_reg_5376_5439_6_8_n_1),
        .DOC(texture_data_reg_5376_5439_6_8_n_2),
        .DOD(NLW_texture_data_reg_5376_5439_6_8_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_5376_5439_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "5376" *) 
  (* ram_addr_end = "5439" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'hFFFEFFD8FFFEFFC0),
    .INIT_B(64'hFFFE7FC0FFFEBF80),
    .INIT_C(64'hFFFFFFDFFFFFFFDF),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_5376_5439_9_11
       (.ADDRA({\rgb_out[11]_i_60_0 [4],\rgb_out[11]_i_52_0 [2:1],out[2],\rgb_out[11]_i_60_0 [1],\rgb_out[11]_i_52_0 [0]}),
        .ADDRB({\rgb_out[11]_i_60_0 [4],\rgb_out[11]_i_52_0 [2:1],out[2],\rgb_out[11]_i_60_0 [1],\rgb_out[11]_i_52_0 [0]}),
        .ADDRC({\rgb_out[11]_i_60_0 [4],\rgb_out[11]_i_52_0 [2:1],out[2],\rgb_out[11]_i_60_0 [1],\rgb_out[11]_i_52_0 [0]}),
        .ADDRD({\slv_reg0_reg_n_0_[5] ,\slv_reg0_reg_n_0_[4] ,\slv_reg0_reg_n_0_[3] ,\slv_reg0_reg_n_0_[2] ,\slv_reg0_reg_n_0_[1] ,\slv_reg0_reg_n_0_[0] }),
        .DIA(slv_reg1[9]),
        .DIB(slv_reg1[10]),
        .DIC(slv_reg1[11]),
        .DID(1'b0),
        .DOA(texture_data_reg_5376_5439_9_11_n_0),
        .DOB(texture_data_reg_5376_5439_9_11_n_1),
        .DOC(texture_data_reg_5376_5439_9_11_n_2),
        .DOD(NLW_texture_data_reg_5376_5439_9_11_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_5376_5439_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "5440" *) 
  (* ram_addr_end = "5503" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h000180600001C030),
    .INIT_B(64'h0000409F0000A06F),
    .INIT_C(64'h0000009F0000806F),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_5440_5503_0_2
       (.ADDRA({\rgb_out[2]_i_43_0 [4:2],out[2],\rgb_out[2]_i_43_0 [1:0]}),
        .ADDRB({\rgb_out[2]_i_43_0 [4:2],out[2],\rgb_out[2]_i_43_0 [1:0]}),
        .ADDRC({\rgb_out[2]_i_43_0 [4:2],out[2],\rgb_out[2]_i_43_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__4_n_0 ,\slv_reg0_reg[4]_rep__4_n_0 ,\slv_reg0_reg[3]_rep__4_n_0 ,\slv_reg0_reg[2]_rep__4_n_0 ,\slv_reg0_reg[1]_rep__4_n_0 ,\slv_reg0_reg[0]_rep__4_n_0 }),
        .DIA(slv_reg1[0]),
        .DIB(slv_reg1[1]),
        .DIC(slv_reg1[2]),
        .DID(1'b0),
        .DOA(texture_data_reg_5440_5503_0_2_n_0),
        .DOB(texture_data_reg_5440_5503_0_2_n_1),
        .DOC(texture_data_reg_5440_5503_0_2_n_2),
        .DOD(NLW_texture_data_reg_5440_5503_0_2_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_5440_5503_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    texture_data_reg_5440_5503_0_2_i_1
       (.I0(\slv_reg0_reg_n_0_[7] ),
        .I1(\slv_reg0_reg_n_0_[9] ),
        .I2(\slv_reg0_reg_n_0_[11] ),
        .I3(\slv_reg0_reg_n_0_[6] ),
        .I4(\slv_reg0_reg_n_0_[8] ),
        .I5(texture_data_reg_5440_5503_0_2_i_2_n_0),
        .O(texture_data_reg_5440_5503_0_2_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT2 #(
    .INIT(4'h7)) 
    texture_data_reg_5440_5503_0_2_i_2
       (.I0(\slv_reg0_reg_n_0_[12] ),
        .I1(\slv_reg0_reg_n_0_[10] ),
        .O(texture_data_reg_5440_5503_0_2_i_2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "5440" *) 
  (* ram_addr_end = "5503" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000009F0000806F),
    .INIT_B(64'h0000401F0000A02F),
    .INIT_C(64'h000100E000018070),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_5440_5503_3_5
       (.ADDRA({\rgb_out[5]_i_43_0 [4:2],out[2],\rgb_out[5]_i_35_0 [1:0]}),
        .ADDRB({\rgb_out[5]_i_43_0 [4:2],out[2],\rgb_out[5]_i_35_0 [1:0]}),
        .ADDRC({\rgb_out[5]_i_43_0 [4:2],out[2],\rgb_out[5]_i_35_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__2_n_0 ,\slv_reg0_reg[4]_rep__2_n_0 ,\slv_reg0_reg[3]_rep__2_n_0 ,\slv_reg0_reg[2]_rep__2_n_0 ,\slv_reg0_reg[1]_rep__2_n_0 ,\slv_reg0_reg[0]_rep__2_n_0 }),
        .DIA(slv_reg1[3]),
        .DIB(slv_reg1[4]),
        .DIC(slv_reg1[5]),
        .DID(1'b0),
        .DOA(texture_data_reg_5440_5503_3_5_n_0),
        .DOB(texture_data_reg_5440_5503_3_5_n_1),
        .DOC(texture_data_reg_5440_5503_3_5_n_2),
        .DOD(NLW_texture_data_reg_5440_5503_3_5_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_5440_5503_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "5440" *) 
  (* ram_addr_end = "5503" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'hFFFF3F7FFFFF9FBF),
    .INIT_B(64'hFFFF3FFFFFFF9FFF),
    .INIT_C(64'hFFFF3F7FFFFF9FBF),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_5440_5503_6_8
       (.ADDRA({\rgb_out[8]_i_43_0 ,\rgb_out[8]_i_35_0 [2:1],out[2],\rgb_out[8]_i_35_0 [0],out[0]}),
        .ADDRB({\rgb_out[8]_i_43_0 ,\rgb_out[8]_i_35_0 [2:1],out[2],\rgb_out[8]_i_35_0 [0],out[0]}),
        .ADDRC({\rgb_out[8]_i_43_0 ,\rgb_out[8]_i_35_0 [2:1],out[2],\rgb_out[8]_i_35_0 [0],out[0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__0_n_0 ,\slv_reg0_reg[4]_rep__0_n_0 ,\slv_reg0_reg[3]_rep__0_n_0 ,\slv_reg0_reg[2]_rep__0_n_0 ,\slv_reg0_reg[1]_rep__0_n_0 ,\slv_reg0_reg[0]_rep__0_n_0 }),
        .DIA(slv_reg1[6]),
        .DIB(slv_reg1[7]),
        .DIC(slv_reg1[8]),
        .DID(1'b0),
        .DOA(texture_data_reg_5440_5503_6_8_n_0),
        .DOB(texture_data_reg_5440_5503_6_8_n_1),
        .DOC(texture_data_reg_5440_5503_6_8_n_2),
        .DOD(NLW_texture_data_reg_5440_5503_6_8_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_5440_5503_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "5440" *) 
  (* ram_addr_end = "5503" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'hFFFF7F60FFFFBFB0),
    .INIT_B(64'hFFFE7F00FFFEBFA0),
    .INIT_C(64'hFFFFFF7FFFFFFFBF),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_5440_5503_9_11
       (.ADDRA({\rgb_out[11]_i_60_0 [4],\rgb_out[11]_i_52_0 [2:1],out[2],\rgb_out[11]_i_60_0 [1],\rgb_out[11]_i_52_0 [0]}),
        .ADDRB({\rgb_out[11]_i_60_0 [4],\rgb_out[11]_i_52_0 [2:1],out[2],\rgb_out[11]_i_60_0 [1],\rgb_out[11]_i_52_0 [0]}),
        .ADDRC({\rgb_out[11]_i_60_0 [4],\rgb_out[11]_i_52_0 [2:1],out[2],\rgb_out[11]_i_60_0 [1],\rgb_out[11]_i_52_0 [0]}),
        .ADDRD({\slv_reg0_reg_n_0_[5] ,\slv_reg0_reg_n_0_[4] ,\slv_reg0_reg_n_0_[3] ,\slv_reg0_reg_n_0_[2] ,\slv_reg0_reg_n_0_[1] ,\slv_reg0_reg_n_0_[0] }),
        .DIA(slv_reg1[9]),
        .DIB(slv_reg1[10]),
        .DIC(slv_reg1[11]),
        .DID(1'b0),
        .DOA(texture_data_reg_5440_5503_9_11_n_0),
        .DOB(texture_data_reg_5440_5503_9_11_n_1),
        .DOC(texture_data_reg_5440_5503_9_11_n_2),
        .DOD(NLW_texture_data_reg_5440_5503_9_11_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_5440_5503_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "5504" *) 
  (* ram_addr_end = "5567" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0002060000030080),
    .INIT_B(64'h000101FF0000817F),
    .INIT_C(64'h000001FF0000017F),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_5504_5567_0_2
       (.ADDRA({\rgb_out[2]_i_43_0 [4:2],out[2],\rgb_out[2]_i_43_0 [1:0]}),
        .ADDRB({\rgb_out[2]_i_43_0 [4:2],out[2],\rgb_out[2]_i_43_0 [1:0]}),
        .ADDRC({\rgb_out[2]_i_43_0 [4:2],out[2],\rgb_out[2]_i_43_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__4_n_0 ,\slv_reg0_reg[4]_rep__4_n_0 ,\slv_reg0_reg[3]_rep__4_n_0 ,\slv_reg0_reg[2]_rep__4_n_0 ,\slv_reg0_reg[1]_rep__4_n_0 ,\slv_reg0_reg[0]_rep__4_n_0 }),
        .DIA(slv_reg1[0]),
        .DIB(slv_reg1[1]),
        .DIC(slv_reg1[2]),
        .DID(1'b0),
        .DOA(texture_data_reg_5504_5567_0_2_n_0),
        .DOB(texture_data_reg_5504_5567_0_2_n_1),
        .DOC(texture_data_reg_5504_5567_0_2_n_2),
        .DOD(NLW_texture_data_reg_5504_5567_0_2_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_5504_5567_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    texture_data_reg_5504_5567_0_2_i_1
       (.I0(\slv_reg0_reg_n_0_[6] ),
        .I1(\slv_reg0_reg_n_0_[9] ),
        .I2(\slv_reg0_reg_n_0_[11] ),
        .I3(\slv_reg0_reg_n_0_[7] ),
        .I4(\slv_reg0_reg_n_0_[8] ),
        .I5(texture_data_reg_5440_5503_0_2_i_2_n_0),
        .O(texture_data_reg_5504_5567_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "5504" *) 
  (* ram_addr_end = "5567" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h000001FF0000017F),
    .INIT_B(64'h000100FF0000807F),
    .INIT_C(64'h0000070000010180),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_5504_5567_3_5
       (.ADDRA({\rgb_out[5]_i_43_0 [4],\rgb_out[5]_i_35_0 [3:2],out[2],\rgb_out[5]_i_35_0 [1:0]}),
        .ADDRB({\rgb_out[5]_i_43_0 [4],\rgb_out[5]_i_35_0 [3:2],out[2],\rgb_out[5]_i_35_0 [1:0]}),
        .ADDRC({\rgb_out[5]_i_43_0 [4],\rgb_out[5]_i_35_0 [3],\rgb_out[5]_i_43_0 [2],out[2],\rgb_out[5]_i_35_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__2_n_0 ,\slv_reg0_reg[4]_rep__2_n_0 ,\slv_reg0_reg[3]_rep__2_n_0 ,\slv_reg0_reg[2]_rep__2_n_0 ,\slv_reg0_reg[1]_rep__2_n_0 ,\slv_reg0_reg[0]_rep__2_n_0 }),
        .DIA(slv_reg1[3]),
        .DIB(slv_reg1[4]),
        .DIC(slv_reg1[5]),
        .DID(1'b0),
        .DOA(texture_data_reg_5504_5567_3_5_n_0),
        .DOB(texture_data_reg_5504_5567_3_5_n_1),
        .DOC(texture_data_reg_5504_5567_3_5_n_2),
        .DOD(NLW_texture_data_reg_5504_5567_3_5_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_5504_5567_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "5504" *) 
  (* ram_addr_end = "5567" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'hFFFCFEFFFFFD7EFF),
    .INIT_B(64'hFFFCFFFFFFFD7FFF),
    .INIT_C(64'hFFFCFEFFFFFD7EFF),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_5504_5567_6_8
       (.ADDRA({\rgb_out[8]_i_43_0 ,\rgb_out[8]_i_35_0 [2:1],out[2],\rgb_out[8]_i_35_0 [0],out[0]}),
        .ADDRB({\rgb_out[8]_i_43_0 ,\rgb_out[8]_i_35_0 [2:1],out[2],\rgb_out[8]_i_35_0 [0],out[0]}),
        .ADDRC({\rgb_out[8]_i_43_0 ,\rgb_out[8]_i_35_0 [2:1],out[2],\rgb_out[8]_i_35_0 [0],out[0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__0_n_0 ,\slv_reg0_reg[4]_rep__0_n_0 ,\slv_reg0_reg[3]_rep__0_n_0 ,\slv_reg0_reg[2]_rep__0_n_0 ,\slv_reg0_reg[1]_rep__0_n_0 ,\slv_reg0_reg[0]_rep__0_n_0 }),
        .DIA(slv_reg1[6]),
        .DIB(slv_reg1[7]),
        .DIC(slv_reg1[8]),
        .DID(1'b0),
        .DOA(texture_data_reg_5504_5567_6_8_n_0),
        .DOB(texture_data_reg_5504_5567_6_8_n_1),
        .DOC(texture_data_reg_5504_5567_6_8_n_2),
        .DOD(NLW_texture_data_reg_5504_5567_6_8_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_5504_5567_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "5504" *) 
  (* ram_addr_end = "5567" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'hFFFDFE00FFFDFE80),
    .INIT_B(64'hFFFDF800FFFCFE00),
    .INIT_C(64'hFFFFFEFFFFFFFEFF),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_5504_5567_9_11
       (.ADDRA({\rgb_out[11]_i_60_0 [4],\rgb_out[11]_i_52_0 [2:1],out[2],\rgb_out[11]_i_60_0 [1],\rgb_out[11]_i_52_0 [0]}),
        .ADDRB({\rgb_out[11]_i_60_0 [4],\rgb_out[11]_i_52_0 [2:1],out[2],\rgb_out[11]_i_60_0 [1],\rgb_out[11]_i_52_0 [0]}),
        .ADDRC({\rgb_out[11]_i_60_0 [4],\rgb_out[11]_i_52_0 [2:1],out[2],\rgb_out[11]_i_60_0 [1],\rgb_out[11]_i_52_0 [0]}),
        .ADDRD({\slv_reg0_reg_n_0_[5] ,\slv_reg0_reg_n_0_[4] ,\slv_reg0_reg_n_0_[3] ,\slv_reg0_reg_n_0_[2] ,\slv_reg0_reg_n_0_[1] ,\slv_reg0_reg_n_0_[0] }),
        .DIA(slv_reg1[9]),
        .DIB(slv_reg1[10]),
        .DIC(slv_reg1[11]),
        .DID(1'b0),
        .DOA(texture_data_reg_5504_5567_9_11_n_0),
        .DOB(texture_data_reg_5504_5567_9_11_n_1),
        .DOC(texture_data_reg_5504_5567_9_11_n_2),
        .DOD(NLW_texture_data_reg_5504_5567_9_11_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_5504_5567_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "5568" *) 
  (* ram_addr_end = "5631" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0007040000010C00),
    .INIT_B(64'h000803FF000607FF),
    .INIT_C(64'h000003FF000007FF),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_5568_5631_0_2
       (.ADDRA({\rgb_out[2]_i_43_0 [4:2],out[2],\rgb_out[2]_i_43_0 [1:0]}),
        .ADDRB({\rgb_out[2]_i_43_0 [4:2],out[2],\rgb_out[2]_i_43_0 [1:0]}),
        .ADDRC({\rgb_out[2]_i_43_0 [4:2],out[2],\rgb_out[2]_i_43_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__4_n_0 ,\slv_reg0_reg[4]_rep__4_n_0 ,\slv_reg0_reg[3]_rep__4_n_0 ,\slv_reg0_reg[2]_rep__4_n_0 ,\slv_reg0_reg[1]_rep__4_n_0 ,\slv_reg0_reg[0]_rep__4_n_0 }),
        .DIA(slv_reg1[0]),
        .DIB(slv_reg1[1]),
        .DIC(slv_reg1[2]),
        .DID(1'b0),
        .DOA(texture_data_reg_5568_5631_0_2_n_0),
        .DOB(texture_data_reg_5568_5631_0_2_n_1),
        .DOC(texture_data_reg_5568_5631_0_2_n_2),
        .DOD(NLW_texture_data_reg_5568_5631_0_2_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_5568_5631_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    texture_data_reg_5568_5631_0_2_i_1
       (.I0(\slv_reg0_reg_n_0_[9] ),
        .I1(\slv_reg0_reg_n_0_[12] ),
        .I2(\slv_reg0_reg_n_0_[11] ),
        .I3(texture_data_reg_960_1023_0_2_i_2_n_0),
        .I4(\slv_reg0_reg_n_0_[10] ),
        .I5(\slv_reg0_reg_n_0_[8] ),
        .O(texture_data_reg_5568_5631_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "5568" *) 
  (* ram_addr_end = "5631" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h000003FF000007FF),
    .INIT_B(64'h000801FF000605FF),
    .INIT_C(64'h0004060000000E00),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_5568_5631_3_5
       (.ADDRA({\rgb_out[5]_i_43_0 [4],\rgb_out[5]_i_35_0 [3:2],out[2],\rgb_out[5]_i_35_0 [1:0]}),
        .ADDRB({\rgb_out[5]_i_43_0 [4],\rgb_out[5]_i_35_0 [3:2],out[2],\rgb_out[5]_i_35_0 [1:0]}),
        .ADDRC({\rgb_out[5]_i_43_0 [4],\rgb_out[5]_i_35_0 [3:2],out[2],\rgb_out[5]_i_35_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__2_n_0 ,\slv_reg0_reg[4]_rep__2_n_0 ,\slv_reg0_reg[3]_rep__2_n_0 ,\slv_reg0_reg[2]_rep__2_n_0 ,\slv_reg0_reg[1]_rep__2_n_0 ,\slv_reg0_reg[0]_rep__2_n_0 }),
        .DIA(slv_reg1[3]),
        .DIB(slv_reg1[4]),
        .DIC(slv_reg1[5]),
        .DID(1'b0),
        .DOA(texture_data_reg_5568_5631_3_5_n_0),
        .DOB(texture_data_reg_5568_5631_3_5_n_1),
        .DOC(texture_data_reg_5568_5631_3_5_n_2),
        .DOD(NLW_texture_data_reg_5568_5631_3_5_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_5568_5631_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "5568" *) 
  (* ram_addr_end = "5631" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'hFFF4FDFFFFF8FDFF),
    .INIT_B(64'hFFF4FFFFFFF8FFFF),
    .INIT_C(64'hFFF4FDFFFFF8FDFF),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_5568_5631_6_8
       (.ADDRA({\rgb_out[8]_i_43_0 ,\rgb_out[8]_i_35_0 [2:1],out[2],\rgb_out[8]_i_35_0 [0],out[0]}),
        .ADDRB({\rgb_out[8]_i_43_0 ,\rgb_out[8]_i_35_0 [2:1],out[2],\rgb_out[8]_i_35_0 [0],out[0]}),
        .ADDRC({\rgb_out[8]_i_43_0 ,\rgb_out[8]_i_35_0 [2:1],out[2],\rgb_out[8]_i_35_0 [0],out[0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__0_n_0 ,\slv_reg0_reg[4]_rep__0_n_0 ,\slv_reg0_reg[3]_rep__0_n_0 ,\slv_reg0_reg[2]_rep__0_n_0 ,\slv_reg0_reg[1]_rep__0_n_0 ,\slv_reg0_reg[0]_rep__0_n_0 }),
        .DIA(slv_reg1[6]),
        .DIB(slv_reg1[7]),
        .DIC(slv_reg1[8]),
        .DID(1'b0),
        .DOA(texture_data_reg_5568_5631_6_8_n_0),
        .DOB(texture_data_reg_5568_5631_6_8_n_1),
        .DOC(texture_data_reg_5568_5631_6_8_n_2),
        .DOD(NLW_texture_data_reg_5568_5631_6_8_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_5568_5631_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "5568" *) 
  (* ram_addr_end = "5631" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'hFFFCFC00FFFEFC00),
    .INIT_B(64'hFFF8F800FFFEF400),
    .INIT_C(64'hFFFFFDFFFFFFFDFF),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_5568_5631_9_11
       (.ADDRA({\rgb_out[11]_i_60_0 [4],\rgb_out[11]_i_52_0 [2:1],out[2],\rgb_out[11]_i_60_0 [1],\rgb_out[11]_i_52_0 [0]}),
        .ADDRB({\rgb_out[11]_i_60_0 [4],\rgb_out[11]_i_52_0 [2:1],out[2],\rgb_out[11]_i_60_0 [1],\rgb_out[11]_i_52_0 [0]}),
        .ADDRC({\rgb_out[11]_i_60_0 [4],\rgb_out[11]_i_52_0 [2:1],out[2],\rgb_out[11]_i_60_0 [1],\rgb_out[11]_i_52_0 [0]}),
        .ADDRD({\slv_reg0_reg_n_0_[5] ,\slv_reg0_reg_n_0_[4] ,\slv_reg0_reg_n_0_[3] ,\slv_reg0_reg_n_0_[2] ,\slv_reg0_reg_n_0_[1] ,\slv_reg0_reg_n_0_[0] }),
        .DIA(slv_reg1[9]),
        .DIB(slv_reg1[10]),
        .DIC(slv_reg1[11]),
        .DID(1'b0),
        .DOA(texture_data_reg_5568_5631_9_11_n_0),
        .DOB(texture_data_reg_5568_5631_9_11_n_1),
        .DOC(texture_data_reg_5568_5631_9_11_n_2),
        .DOD(NLW_texture_data_reg_5568_5631_9_11_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_5568_5631_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "5632" *) 
  (* ram_addr_end = "5695" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h001C1800000E0600),
    .INIT_B(64'h00E807FF003001FF),
    .INIT_C(64'h002807FF000001FF),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_5632_5695_0_2
       (.ADDRA({\rgb_out[2]_i_43_0 [4:2],out[2],\rgb_out[2]_i_43_0 [1:0]}),
        .ADDRB({\rgb_out[2]_i_43_0 [4:2],out[2],\rgb_out[2]_i_43_0 [1:0]}),
        .ADDRC({\rgb_out[2]_i_43_0 [4:2],out[2],\rgb_out[2]_i_27_0 ,\rgb_out[2]_i_43_0 [0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__4_n_0 ,\slv_reg0_reg[4]_rep__4_n_0 ,\slv_reg0_reg[3]_rep__4_n_0 ,\slv_reg0_reg[2]_rep__4_n_0 ,\slv_reg0_reg[1]_rep__4_n_0 ,\slv_reg0_reg[0]_rep__4_n_0 }),
        .DIA(slv_reg1[0]),
        .DIB(slv_reg1[1]),
        .DIC(slv_reg1[2]),
        .DID(1'b0),
        .DOA(texture_data_reg_5632_5695_0_2_n_0),
        .DOB(texture_data_reg_5632_5695_0_2_n_1),
        .DOC(texture_data_reg_5632_5695_0_2_n_2),
        .DOD(NLW_texture_data_reg_5632_5695_0_2_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_5632_5695_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    texture_data_reg_5632_5695_0_2_i_1
       (.I0(\slv_reg0_reg_n_0_[9] ),
        .I1(\slv_reg0_reg_n_0_[10] ),
        .I2(\slv_reg0_reg_n_0_[12] ),
        .I3(\slv_reg0_reg_n_0_[11] ),
        .I4(\slv_reg0_reg_n_0_[8] ),
        .I5(texture_data_reg_0_63_0_2_i_3_n_0),
        .O(texture_data_reg_5632_5695_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "5632" *) 
  (* ram_addr_end = "5695" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h002807FF000001FF),
    .INIT_B(64'h00E806FF0030007F),
    .INIT_C(64'h00381F0000080780),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_5632_5695_3_5
       (.ADDRA({\rgb_out[5]_i_43_0 [4],\rgb_out[5]_i_35_0 [3:2],out[2],\rgb_out[5]_i_35_0 [1:0]}),
        .ADDRB({\rgb_out[5]_i_43_0 [4],\rgb_out[5]_i_35_0 [3:2],out[2],\rgb_out[5]_i_35_0 [1:0]}),
        .ADDRC({\rgb_out[5]_i_43_0 [4],\rgb_out[5]_i_35_0 [3:2],out[2],\rgb_out[5]_i_35_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__2_n_0 ,\slv_reg0_reg[4]_rep__2_n_0 ,\slv_reg0_reg[3]_rep__2_n_0 ,\slv_reg0_reg[2]_rep__2_n_0 ,\slv_reg0_reg[1]_rep__2_n_0 ,\slv_reg0_reg[0]_rep__2_n_0 }),
        .DIA(slv_reg1[3]),
        .DIB(slv_reg1[4]),
        .DIC(slv_reg1[5]),
        .DID(1'b0),
        .DOA(texture_data_reg_5632_5695_3_5_n_0),
        .DOB(texture_data_reg_5632_5695_3_5_n_1),
        .DOC(texture_data_reg_5632_5695_3_5_n_2),
        .DOD(NLW_texture_data_reg_5632_5695_3_5_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_5632_5695_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "5632" *) 
  (* ram_addr_end = "5695" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'hFF1BF8FFFFC9FE7F),
    .INIT_B(64'hFF3BFFFFFFC9FFFF),
    .INIT_C(64'hFF1BF8FFFFC9FE7F),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_5632_5695_6_8
       (.ADDRA({\rgb_out[8]_i_43_0 ,\rgb_out[8]_i_35_0 [2:1],out[2],\rgb_out[8]_i_35_0 [0],out[0]}),
        .ADDRB({\rgb_out[8]_i_43_0 ,\rgb_out[8]_i_35_0 [2:1],out[2],\rgb_out[8]_i_35_0 [0],out[0]}),
        .ADDRC({\rgb_out[8]_i_43_0 ,\rgb_out[8]_i_35_0 [2:1],out[2],\rgb_out[8]_i_35_0 [0],out[0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__0_n_0 ,\slv_reg0_reg[4]_rep__0_n_0 ,\slv_reg0_reg[3]_rep__0_n_0 ,\slv_reg0_reg[2]_rep__0_n_0 ,\slv_reg0_reg[1]_rep__0_n_0 ,\slv_reg0_reg[0]_rep__0_n_0 }),
        .DIA(slv_reg1[6]),
        .DIB(slv_reg1[7]),
        .DIC(slv_reg1[8]),
        .DID(1'b0),
        .DOA(texture_data_reg_5632_5695_6_8_n_0),
        .DOB(texture_data_reg_5632_5695_6_8_n_1),
        .DOC(texture_data_reg_5632_5695_6_8_n_2),
        .DOD(NLW_texture_data_reg_5632_5695_6_8_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_5632_5695_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "5632" *) 
  (* ram_addr_end = "5695" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'hFFDBF800FFF9FE00),
    .INIT_B(64'hFFEBE600FFF1F800),
    .INIT_C(64'hFFFFFEFFFFFFFE7F),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_5632_5695_9_11
       (.ADDRA({\rgb_out[11]_i_60_0 [4],\rgb_out[11]_i_52_0 [2:1],out[2],\rgb_out[11]_i_60_0 [1],\rgb_out[11]_i_52_0 [0]}),
        .ADDRB({\rgb_out[11]_i_60_0 [4],\rgb_out[11]_i_52_0 [2:1],out[2],\rgb_out[11]_i_60_0 [1],\rgb_out[11]_i_52_0 [0]}),
        .ADDRC({\rgb_out[11]_i_60_0 [4],\rgb_out[11]_i_52_0 [2:1],out[2],\rgb_out[11]_i_60_0 [1],\rgb_out[11]_i_52_0 [0]}),
        .ADDRD({\slv_reg0_reg_n_0_[5] ,\slv_reg0_reg_n_0_[4] ,\slv_reg0_reg_n_0_[3] ,\slv_reg0_reg_n_0_[2] ,\slv_reg0_reg_n_0_[1] ,\slv_reg0_reg_n_0_[0] }),
        .DIA(slv_reg1[9]),
        .DIB(slv_reg1[10]),
        .DIC(slv_reg1[11]),
        .DID(1'b0),
        .DOA(texture_data_reg_5632_5695_9_11_n_0),
        .DOB(texture_data_reg_5632_5695_9_11_n_1),
        .DOC(texture_data_reg_5632_5695_9_11_n_2),
        .DOD(NLW_texture_data_reg_5632_5695_9_11_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_5632_5695_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "5696" *) 
  (* ram_addr_end = "5759" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0008C00000182000),
    .INIT_B(64'h3FF03FFF07E01FFF),
    .INIT_C(64'h07F03FFF00E01FFF),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_5696_5759_0_2
       (.ADDRA({\rgb_out[2]_i_43_0 [4:2],out[2],\rgb_out[2]_i_43_0 [1:0]}),
        .ADDRB({\rgb_out[2]_i_43_0 [4:2],out[2],\rgb_out[2]_i_43_0 [1:0]}),
        .ADDRC({\rgb_out[2]_i_43_0 [4:2],out[2],\rgb_out[2]_i_43_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__4_n_0 ,\slv_reg0_reg[4]_rep__4_n_0 ,\slv_reg0_reg[3]_rep__4_n_0 ,\slv_reg0_reg[2]_rep__4_n_0 ,\slv_reg0_reg[1]_rep__4_n_0 ,\slv_reg0_reg[0]_rep__4_n_0 }),
        .DIA(slv_reg1[0]),
        .DIB(slv_reg1[1]),
        .DIC(slv_reg1[2]),
        .DID(1'b0),
        .DOA(texture_data_reg_5696_5759_0_2_n_0),
        .DOB(texture_data_reg_5696_5759_0_2_n_1),
        .DOC(texture_data_reg_5696_5759_0_2_n_2),
        .DOD(NLW_texture_data_reg_5696_5759_0_2_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_5696_5759_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    texture_data_reg_5696_5759_0_2_i_1
       (.I0(\slv_reg0_reg_n_0_[7] ),
        .I1(\slv_reg0_reg_n_0_[8] ),
        .I2(\slv_reg0_reg_n_0_[11] ),
        .I3(\slv_reg0_reg_n_0_[6] ),
        .I4(\slv_reg0_reg_n_0_[9] ),
        .I5(texture_data_reg_5440_5503_0_2_i_2_n_0),
        .O(texture_data_reg_5696_5759_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "5696" *) 
  (* ram_addr_end = "5759" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h07F03FFF00E01FFF),
    .INIT_B(64'h3FF03BFE07E01DFF),
    .INIT_C(64'h07F8FC0100F83E00),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_5696_5759_3_5
       (.ADDRA({\rgb_out[5]_i_43_0 [4],\rgb_out[5]_i_35_0 [3:2],out[2],\rgb_out[5]_i_35_0 [1:0]}),
        .ADDRB({\rgb_out[5]_i_43_0 [4],\rgb_out[5]_i_35_0 [3:2],out[2],\rgb_out[5]_i_35_0 [1:0]}),
        .ADDRC({\rgb_out[5]_i_43_0 [4],\rgb_out[5]_i_35_0 [3:2],out[2],\rgb_out[5]_i_35_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__2_n_0 ,\slv_reg0_reg[4]_rep__2_n_0 ,\slv_reg0_reg[3]_rep__2_n_0 ,\slv_reg0_reg[2]_rep__2_n_0 ,\slv_reg0_reg[1]_rep__2_n_0 ,\slv_reg0_reg[0]_rep__2_n_0 }),
        .DIA(slv_reg1[3]),
        .DIB(slv_reg1[4]),
        .DIC(slv_reg1[5]),
        .DID(1'b0),
        .DOA(texture_data_reg_5696_5759_3_5_n_0),
        .DOB(texture_data_reg_5696_5759_3_5_n_1),
        .DOC(texture_data_reg_5696_5759_3_5_n_2),
        .DOD(NLW_texture_data_reg_5696_5759_3_5_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_5696_5759_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "5696" *) 
  (* ram_addr_end = "5759" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'hC00FC3FEF81FE1FF),
    .INIT_B(64'hC7FFFFFFF8FFFFFF),
    .INIT_C(64'hC00FC3FEF81FE1FF),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_5696_5759_6_8
       (.ADDRA({\rgb_out[8]_i_43_0 ,\rgb_out[8]_i_35_0 [2:1],out[2],\rgb_out[8]_i_35_0 [0],out[0]}),
        .ADDRB({\rgb_out[8]_i_43_0 ,\rgb_out[8]_i_35_0 [2:1],out[2],\rgb_out[8]_i_35_0 [0],out[0]}),
        .ADDRC({\rgb_out[8]_i_43_0 ,\rgb_out[8]_i_35_0 [2:1],out[2],\rgb_out[8]_i_35_0 [0],out[0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__0_n_0 ,\slv_reg0_reg[4]_rep__0_n_0 ,\slv_reg0_reg[3]_rep__0_n_0 ,\slv_reg0_reg[2]_rep__0_n_0 ,\slv_reg0_reg[1]_rep__0_n_0 ,\slv_reg0_reg[0]_rep__0_n_0 }),
        .DIA(slv_reg1[6]),
        .DIB(slv_reg1[7]),
        .DIC(slv_reg1[8]),
        .DID(1'b0),
        .DOA(texture_data_reg_5696_5759_6_8_n_0),
        .DOB(texture_data_reg_5696_5759_6_8_n_1),
        .DOC(texture_data_reg_5696_5759_6_8_n_2),
        .DOD(NLW_texture_data_reg_5696_5759_6_8_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_5696_5759_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "5696" *) 
  (* ram_addr_end = "5759" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'hF80FC000FF1FE000),
    .INIT_B(64'hFFF73800FFE7DC00),
    .INIT_C(64'hFFFFFBFEFFFFFDFF),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_5696_5759_9_11
       (.ADDRA({\rgb_out[11]_i_60_0 [4],\rgb_out[11]_i_52_0 [2:1],out[2],\rgb_out[11]_i_60_0 [1],\rgb_out[11]_i_52_0 [0]}),
        .ADDRB({\rgb_out[11]_i_60_0 [4],\rgb_out[11]_i_52_0 [2:1],out[2],\rgb_out[11]_i_60_0 [1],\rgb_out[11]_i_52_0 [0]}),
        .ADDRC({\rgb_out[11]_i_60_0 [4],\rgb_out[11]_i_52_0 [2:1],out[2],\rgb_out[11]_i_60_0 [1],\rgb_out[11]_i_52_0 [0]}),
        .ADDRD({\slv_reg0_reg_n_0_[5] ,\slv_reg0_reg_n_0_[4] ,\slv_reg0_reg_n_0_[3] ,\slv_reg0_reg_n_0_[2] ,\slv_reg0_reg_n_0_[1] ,\slv_reg0_reg_n_0_[0] }),
        .DIA(slv_reg1[9]),
        .DIB(slv_reg1[10]),
        .DIC(slv_reg1[11]),
        .DID(1'b0),
        .DOA(texture_data_reg_5696_5759_9_11_n_0),
        .DOB(texture_data_reg_5696_5759_9_11_n_1),
        .DOC(texture_data_reg_5696_5759_9_11_n_2),
        .DOD(NLW_texture_data_reg_5696_5759_9_11_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_5696_5759_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "5760" *) 
  (* ram_addr_end = "5823" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0010400000118000),
    .INIT_B(64'hFFE03FFFFFE07FFF),
    .INIT_C(64'hFFE03FFF3FE07FFF),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_5760_5823_0_2
       (.ADDRA({\rgb_out[2]_i_43_0 [4:2],out[2],\rgb_out[2]_i_43_0 [1:0]}),
        .ADDRB({\rgb_out[2]_i_43_0 [4:2],out[2],\rgb_out[2]_i_43_0 [1:0]}),
        .ADDRC({\rgb_out[2]_i_43_0 [4:2],out[2],\rgb_out[2]_i_43_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__4_n_0 ,\slv_reg0_reg[4]_rep__4_n_0 ,\slv_reg0_reg[3]_rep__4_n_0 ,\slv_reg0_reg[2]_rep__4_n_0 ,\slv_reg0_reg[1]_rep__4_n_0 ,\slv_reg0_reg[0]_rep__4_n_0 }),
        .DIA(slv_reg1[0]),
        .DIB(slv_reg1[1]),
        .DIC(slv_reg1[2]),
        .DID(1'b0),
        .DOA(texture_data_reg_5760_5823_0_2_n_0),
        .DOB(texture_data_reg_5760_5823_0_2_n_1),
        .DOC(texture_data_reg_5760_5823_0_2_n_2),
        .DOD(NLW_texture_data_reg_5760_5823_0_2_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_5760_5823_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    texture_data_reg_5760_5823_0_2_i_1
       (.I0(\slv_reg0_reg_n_0_[6] ),
        .I1(\slv_reg0_reg_n_0_[8] ),
        .I2(\slv_reg0_reg_n_0_[11] ),
        .I3(\slv_reg0_reg_n_0_[7] ),
        .I4(\slv_reg0_reg_n_0_[9] ),
        .I5(texture_data_reg_5440_5503_0_2_i_2_n_0),
        .O(texture_data_reg_5760_5823_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "5760" *) 
  (* ram_addr_end = "5823" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'hFFE03FFF3FE07FFF),
    .INIT_B(64'hFFE02FFFFFE077FF),
    .INIT_C(64'hFFF070003FF1F800),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_5760_5823_3_5
       (.ADDRA({\rgb_out[5]_i_43_0 [4],\rgb_out[5]_i_35_0 [3:2],out[2],\rgb_out[5]_i_35_0 [1:0]}),
        .ADDRB({\rgb_out[5]_i_43_0 [4],\rgb_out[5]_i_35_0 [3:2],out[2],\rgb_out[5]_i_35_0 [1:0]}),
        .ADDRC({\rgb_out[5]_i_43_0 [4],\rgb_out[5]_i_35_0 [3:2],out[2],\rgb_out[5]_i_35_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__2_n_0 ,\slv_reg0_reg[4]_rep__2_n_0 ,\slv_reg0_reg[3]_rep__2_n_0 ,\slv_reg0_reg[2]_rep__2_n_0 ,\slv_reg0_reg[1]_rep__2_n_0 ,\slv_reg0_reg[0]_rep__2_n_0 }),
        .DIA(slv_reg1[3]),
        .DIB(slv_reg1[4]),
        .DIC(slv_reg1[5]),
        .DID(1'b0),
        .DOA(texture_data_reg_5760_5823_3_5_n_0),
        .DOB(texture_data_reg_5760_5823_3_5_n_1),
        .DOC(texture_data_reg_5760_5823_3_5_n_2),
        .DOD(NLW_texture_data_reg_5760_5823_3_5_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_5760_5823_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "5760" *) 
  (* ram_addr_end = "5823" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'h001FCFFF001F87FF),
    .INIT_B(64'hFFFFFFFF3FFFFFFF),
    .INIT_C(64'h001FCFFF001F87FF),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_5760_5823_6_8
       (.ADDRA({\rgb_out[8]_i_43_0 ,\rgb_out[8]_i_35_0 [2:1],out[2],\rgb_out[8]_i_35_0 [0],out[0]}),
        .ADDRB({\rgb_out[8]_i_43_0 ,\rgb_out[8]_i_35_0 [2:1],out[2],\rgb_out[8]_i_35_0 [0],out[0]}),
        .ADDRC({\rgb_out[8]_i_43_0 ,\rgb_out[8]_i_35_0 [2:1],out[2],\rgb_out[8]_i_35_0 [0],out[0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__0_n_0 ,\slv_reg0_reg[4]_rep__0_n_0 ,\slv_reg0_reg[3]_rep__0_n_0 ,\slv_reg0_reg[2]_rep__0_n_0 ,\slv_reg0_reg[1]_rep__0_n_0 ,\slv_reg0_reg[0]_rep__0_n_0 }),
        .DIA(slv_reg1[6]),
        .DIB(slv_reg1[7]),
        .DIC(slv_reg1[8]),
        .DID(1'b0),
        .DOA(texture_data_reg_5760_5823_6_8_n_0),
        .DOB(texture_data_reg_5760_5823_6_8_n_1),
        .DOC(texture_data_reg_5760_5823_6_8_n_2),
        .DOD(NLW_texture_data_reg_5760_5823_6_8_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_5760_5823_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "5760" *) 
  (* ram_addr_end = "5823" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'h001FC000C01F8000),
    .INIT_B(64'hFFEFA000FFEE7000),
    .INIT_C(64'hFFFFEFFFFFFFF7FF),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_5760_5823_9_11
       (.ADDRA({\rgb_out[11]_i_60_0 [4],\rgb_out[11]_i_52_0 [2:1],out[2],\rgb_out[11]_i_60_0 [1],\rgb_out[11]_i_52_0 [0]}),
        .ADDRB({\rgb_out[11]_i_60_0 [4],\rgb_out[11]_i_52_0 [2:1],out[2],\rgb_out[11]_i_60_0 [1],\rgb_out[11]_i_52_0 [0]}),
        .ADDRC({\rgb_out[11]_i_60_0 [4],\rgb_out[11]_i_52_0 [2:1],out[2],\rgb_out[11]_i_60_0 [1],\rgb_out[11]_i_52_0 [0]}),
        .ADDRD({\slv_reg0_reg_n_0_[5] ,\slv_reg0_reg_n_0_[4] ,\slv_reg0_reg_n_0_[3] ,\slv_reg0_reg_n_0_[2] ,\slv_reg0_reg_n_0_[1] ,\slv_reg0_reg_n_0_[0] }),
        .DIA(slv_reg1[9]),
        .DIB(slv_reg1[10]),
        .DIC(slv_reg1[11]),
        .DID(1'b0),
        .DOA(texture_data_reg_5760_5823_9_11_n_0),
        .DOB(texture_data_reg_5760_5823_9_11_n_1),
        .DOC(texture_data_reg_5760_5823_9_11_n_2),
        .DOD(NLW_texture_data_reg_5760_5823_9_11_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_5760_5823_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'hF000000098000000),
    .INIT_B(64'h6000000060000000),
    .INIT_C(64'h7FFFFFFF7FFFFFFF),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_576_639_0_2
       (.ADDRA({ADDRC[4],\rgb_out[2]_i_26_0 ,out[2],ADDRC[1:0]}),
        .ADDRB({ADDRC[4],\rgb_out[2]_i_26_0 ,out[2],ADDRC[1:0]}),
        .ADDRC({ADDRC[4],\rgb_out[2]_i_26_0 ,out[2],ADDRC[1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__5_n_0 ,\slv_reg0_reg[4]_rep__5_n_0 ,\slv_reg0_reg[3]_rep__5_n_0 ,\slv_reg0_reg[2]_rep__5_n_0 ,\slv_reg0_reg[1]_rep__5_n_0 ,\slv_reg0_reg[0]_rep__5_n_0 }),
        .DIA(slv_reg1[0]),
        .DIB(slv_reg1[1]),
        .DIC(slv_reg1[2]),
        .DID(1'b0),
        .DOA(texture_data_reg_576_639_0_2_n_0),
        .DOB(texture_data_reg_576_639_0_2_n_1),
        .DOC(texture_data_reg_576_639_0_2_n_2),
        .DOD(NLW_texture_data_reg_576_639_0_2_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_576_639_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    texture_data_reg_576_639_0_2_i_1
       (.I0(\slv_reg0_reg_n_0_[6] ),
        .I1(\slv_reg0_reg_n_0_[12] ),
        .I2(\slv_reg0_reg_n_0_[9] ),
        .I3(\slv_reg0_reg_n_0_[8] ),
        .I4(\slv_reg0_reg_n_0_[7] ),
        .I5(texture_data_reg_192_255_0_2_i_2_n_0),
        .O(texture_data_reg_576_639_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'hF000000098000000),
    .INIT_C(64'h6000000060000000),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_576_639_3_5
       (.ADDRA({\rgb_out[5]_i_27_0 [4:2],out[2],\rgb_out[5]_i_27_0 [1:0]}),
        .ADDRB({\rgb_out[5]_i_27_0 [4:2],out[2],\rgb_out[5]_i_27_0 [1:0]}),
        .ADDRC({\rgb_out[5]_i_27_0 [4:2],out[2],\rgb_out[5]_i_27_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__3_n_0 ,\slv_reg0_reg[4]_rep__3_n_0 ,\slv_reg0_reg[3]_rep__3_n_0 ,\slv_reg0_reg[2]_rep__3_n_0 ,\slv_reg0_reg[1]_rep__3_n_0 ,\slv_reg0_reg[0]_rep__3_n_0 }),
        .DIA(slv_reg1[3]),
        .DIB(slv_reg1[4]),
        .DIC(slv_reg1[5]),
        .DID(1'b0),
        .DOA(texture_data_reg_576_639_3_5_n_0),
        .DOB(texture_data_reg_576_639_3_5_n_1),
        .DOC(texture_data_reg_576_639_3_5_n_2),
        .DOD(NLW_texture_data_reg_576_639_3_5_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_576_639_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'h7FFFFFFF7FFFFFFF),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'hF000000098000000),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_576_639_6_8
       (.ADDRA({\rgb_out[8]_i_27_0 [4:2],out[2],\rgb_out[8]_i_27_0 [1:0]}),
        .ADDRB({\rgb_out[8]_i_27_0 [4:2],out[2],\rgb_out[8]_i_27_0 [1:0]}),
        .ADDRC({\rgb_out[8]_i_27_0 [4:2],out[2],\rgb_out[8]_i_27_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__1_n_0 ,\slv_reg0_reg[4]_rep__1_n_0 ,\slv_reg0_reg[3]_rep__1_n_0 ,\slv_reg0_reg[2]_rep__1_n_0 ,\slv_reg0_reg[1]_rep__1_n_0 ,\slv_reg0_reg[0]_rep__1_n_0 }),
        .DIA(slv_reg1[6]),
        .DIB(slv_reg1[7]),
        .DIC(slv_reg1[8]),
        .DID(1'b0),
        .DOA(texture_data_reg_576_639_6_8_n_0),
        .DOB(texture_data_reg_576_639_6_8_n_1),
        .DOC(texture_data_reg_576_639_6_8_n_2),
        .DOD(NLW_texture_data_reg_576_639_6_8_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_576_639_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'h6000000060000000),
    .INIT_B(64'h7FFFFFFF7FFFFFFF),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_576_639_9_11
       (.ADDRA({\rgb_out[11]_i_44_0 [3],\rgb_out[11]_i_32_0 [3:2],out[2],\rgb_out[11]_i_44_0 [0],\rgb_out[11]_i_32_0 [0]}),
        .ADDRB({\rgb_out[11]_i_44_0 [3],\rgb_out[11]_i_32_0 [3:2],out[2],\rgb_out[11]_i_44_0 [0],\rgb_out[11]_i_32_0 [0]}),
        .ADDRC({\rgb_out[11]_i_44_0 [3],\rgb_out[11]_i_32_0 [3:2],out[2],\rgb_out[11]_i_44_0 [0],\rgb_out[11]_i_32_0 [0]}),
        .ADDRD({\slv_reg0_reg[5]_rep_n_0 ,\slv_reg0_reg[4]_rep_n_0 ,\slv_reg0_reg[3]_rep_n_0 ,\slv_reg0_reg[2]_rep_n_0 ,\slv_reg0_reg[1]_rep_n_0 ,\slv_reg0_reg[0]_rep_n_0 }),
        .DIA(slv_reg1[9]),
        .DIB(slv_reg1[10]),
        .DIC(slv_reg1[11]),
        .DID(1'b0),
        .DOA(texture_data_reg_576_639_9_11_n_0),
        .DOB(texture_data_reg_576_639_9_11_n_1),
        .DOC(texture_data_reg_576_639_9_11_n_2),
        .DOD(NLW_texture_data_reg_576_639_9_11_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_576_639_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "5824" *) 
  (* ram_addr_end = "5887" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h004600000021C000),
    .INIT_B(64'hFF81FFFFFFC07FFF),
    .INIT_C(64'hFF81FFFFFFC07FFF),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_5824_5887_0_2
       (.ADDRA({\rgb_out[2]_i_43_0 [4:2],out[2],\rgb_out[2]_i_43_0 [1:0]}),
        .ADDRB({\rgb_out[2]_i_43_0 [4:2],out[2],\rgb_out[2]_i_43_0 [1:0]}),
        .ADDRC({\rgb_out[2]_i_43_0 [4:2],out[2],\rgb_out[2]_i_43_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__4_n_0 ,\slv_reg0_reg[4]_rep__4_n_0 ,\slv_reg0_reg[3]_rep__4_n_0 ,\slv_reg0_reg[2]_rep__4_n_0 ,\slv_reg0_reg[1]_rep__4_n_0 ,\slv_reg0_reg[0]_rep__4_n_0 }),
        .DIA(slv_reg1[0]),
        .DIB(slv_reg1[1]),
        .DIC(slv_reg1[2]),
        .DID(1'b0),
        .DOA(texture_data_reg_5824_5887_0_2_n_0),
        .DOB(texture_data_reg_5824_5887_0_2_n_1),
        .DOC(texture_data_reg_5824_5887_0_2_n_2),
        .DOD(NLW_texture_data_reg_5824_5887_0_2_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_5824_5887_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    texture_data_reg_5824_5887_0_2_i_1
       (.I0(\slv_reg0_reg_n_0_[8] ),
        .I1(\slv_reg0_reg_n_0_[12] ),
        .I2(\slv_reg0_reg_n_0_[11] ),
        .I3(texture_data_reg_960_1023_0_2_i_2_n_0),
        .I4(\slv_reg0_reg_n_0_[10] ),
        .I5(\slv_reg0_reg_n_0_[9] ),
        .O(texture_data_reg_5824_5887_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "5824" *) 
  (* ram_addr_end = "5887" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'hFF81FFFFFFC07FFF),
    .INIT_B(64'hFF81BFFEFFC05FFF),
    .INIT_C(64'hFFC7C001FFE1E000),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_5824_5887_3_5
       (.ADDRA({\rgb_out[5]_i_43_0 [4],\rgb_out[5]_i_35_0 [3:2],out[2],\rgb_out[5]_i_35_0 [1:0]}),
        .ADDRB({\rgb_out[5]_i_43_0 [4],\rgb_out[5]_i_35_0 [3:2],out[2],\rgb_out[5]_i_35_0 [1:0]}),
        .ADDRC({\rgb_out[5]_i_43_0 [4],\rgb_out[5]_i_35_0 [3:2],out[2],\rgb_out[5]_i_35_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__2_n_0 ,\slv_reg0_reg[4]_rep__2_n_0 ,\slv_reg0_reg[3]_rep__2_n_0 ,\slv_reg0_reg[2]_rep__2_n_0 ,\slv_reg0_reg[1]_rep__2_n_0 ,\slv_reg0_reg[0]_rep__2_n_0 }),
        .DIA(slv_reg1[3]),
        .DIB(slv_reg1[4]),
        .DIC(slv_reg1[5]),
        .DID(1'b0),
        .DOA(texture_data_reg_5824_5887_3_5_n_0),
        .DOB(texture_data_reg_5824_5887_3_5_n_1),
        .DOC(texture_data_reg_5824_5887_3_5_n_2),
        .DOD(NLW_texture_data_reg_5824_5887_3_5_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_5824_5887_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "5824" *) 
  (* ram_addr_end = "5887" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'h007E3FFE003FDFFF),
    .INIT_B(64'hFFFFFFFFFFFFFFFF),
    .INIT_C(64'h007E3FFE003FDFFF),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_5824_5887_6_8
       (.ADDRA({\rgb_out[8]_i_43_0 ,\rgb_out[8]_i_35_0 [2:1],out[2],\rgb_out[8]_i_35_0 [0],out[0]}),
        .ADDRB({\rgb_out[8]_i_43_0 ,\rgb_out[8]_i_35_0 [2:1],out[2],\rgb_out[8]_i_35_0 [0],out[0]}),
        .ADDRC({\rgb_out[8]_i_43_0 ,\rgb_out[8]_i_35_0 [2:1],out[2],\rgb_out[8]_i_35_0 [0],out[0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__0_n_0 ,\slv_reg0_reg[4]_rep__0_n_0 ,\slv_reg0_reg[3]_rep__0_n_0 ,\slv_reg0_reg[2]_rep__0_n_0 ,\slv_reg0_reg[1]_rep__0_n_0 ,\slv_reg0_reg[0]_rep__0_n_0 }),
        .DIA(slv_reg1[6]),
        .DIB(slv_reg1[7]),
        .DIC(slv_reg1[8]),
        .DID(1'b0),
        .DOA(texture_data_reg_5824_5887_6_8_n_0),
        .DOB(texture_data_reg_5824_5887_6_8_n_1),
        .DOC(texture_data_reg_5824_5887_6_8_n_2),
        .DOD(NLW_texture_data_reg_5824_5887_6_8_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_5824_5887_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "5824" *) 
  (* ram_addr_end = "5887" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'h007E0000003FC000),
    .INIT_B(64'hFFB98000FFDE4000),
    .INIT_C(64'hFFFFBFFEFFFFDFFF),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_5824_5887_9_11
       (.ADDRA({\rgb_out[11]_i_60_0 [4],\rgb_out[11]_i_52_0 [2:1],out[2],\rgb_out[11]_i_60_0 [1],\rgb_out[11]_i_52_0 [0]}),
        .ADDRB({\rgb_out[11]_i_60_0 [4],\rgb_out[11]_i_52_0 [2:1],out[2],\rgb_out[11]_i_60_0 [1],\rgb_out[11]_i_52_0 [0]}),
        .ADDRC({\rgb_out[11]_i_60_0 [4],\rgb_out[11]_i_52_0 [2:1],out[2],\rgb_out[11]_i_60_0 [1],\rgb_out[11]_i_52_0 [0]}),
        .ADDRD({\slv_reg0_reg_n_0_[5] ,\slv_reg0_reg_n_0_[4] ,\slv_reg0_reg_n_0_[3] ,\slv_reg0_reg_n_0_[2] ,\slv_reg0_reg_n_0_[1] ,\slv_reg0_reg_n_0_[0] }),
        .DIA(slv_reg1[9]),
        .DIB(slv_reg1[10]),
        .DIC(slv_reg1[11]),
        .DID(1'b0),
        .DOA(texture_data_reg_5824_5887_9_11_n_0),
        .DOB(texture_data_reg_5824_5887_9_11_n_1),
        .DOC(texture_data_reg_5824_5887_9_11_n_2),
        .DOD(NLW_texture_data_reg_5824_5887_9_11_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_5824_5887_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "5888" *) 
  (* ram_addr_end = "5951" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0120000000980000),
    .INIT_B(64'hFE1FFFFFFF07FFFF),
    .INIT_C(64'hFE1FFFFCFF07FFFE),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_5888_5951_0_2
       (.ADDRA({\rgb_out[2]_i_43_0 [4:2],out[2],\rgb_out[2]_i_27_0 ,\rgb_out[8]_i_19_0 [0]}),
        .ADDRB({\rgb_out[2]_i_43_0 [4:2],out[2],\rgb_out[2]_i_27_0 ,\rgb_out[8]_i_19_0 [0]}),
        .ADDRC({\rgb_out[2]_i_43_0 [4:2],out[2],\rgb_out[2]_i_27_0 ,\rgb_out[8]_i_19_0 [0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__4_n_0 ,\slv_reg0_reg[4]_rep__4_n_0 ,\slv_reg0_reg[3]_rep__4_n_0 ,\slv_reg0_reg[2]_rep__4_n_0 ,\slv_reg0_reg[1]_rep__4_n_0 ,\slv_reg0_reg[0]_rep__4_n_0 }),
        .DIA(slv_reg1[0]),
        .DIB(slv_reg1[1]),
        .DIC(slv_reg1[2]),
        .DID(1'b0),
        .DOA(texture_data_reg_5888_5951_0_2_n_0),
        .DOB(texture_data_reg_5888_5951_0_2_n_1),
        .DOC(texture_data_reg_5888_5951_0_2_n_2),
        .DOD(NLW_texture_data_reg_5888_5951_0_2_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_5888_5951_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    texture_data_reg_5888_5951_0_2_i_1
       (.I0(texture_data_reg_0_63_0_2_i_3_n_0),
        .I1(\slv_reg0_reg_n_0_[11] ),
        .I2(\slv_reg0_reg_n_0_[9] ),
        .I3(\slv_reg0_reg_n_0_[8] ),
        .I4(\slv_reg0_reg_n_0_[12] ),
        .I5(\slv_reg0_reg_n_0_[10] ),
        .O(texture_data_reg_5888_5951_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "5888" *) 
  (* ram_addr_end = "5951" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'hFE1FFFFFFF07FFFF),
    .INIT_B(64'hFE1E7FF0FF077FFC),
    .INIT_C(64'hFF3F800CFF9F8002),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_5888_5951_3_5
       (.ADDRA({\rgb_out[5]_i_43_0 [4],\rgb_out[5]_i_35_0 [3:2],out[2],\rgb_out[5]_i_35_0 [1:0]}),
        .ADDRB({\rgb_out[5]_i_43_0 [4],\rgb_out[5]_i_35_0 [3:2],out[2],\rgb_out[5]_i_35_0 [1:0]}),
        .ADDRC({\rgb_out[5]_i_43_0 [4],\rgb_out[5]_i_35_0 [3:2],out[2],\rgb_out[5]_i_35_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__2_n_0 ,\slv_reg0_reg[4]_rep__2_n_0 ,\slv_reg0_reg[3]_rep__2_n_0 ,\slv_reg0_reg[2]_rep__2_n_0 ,\slv_reg0_reg[1]_rep__2_n_0 ,\slv_reg0_reg[0]_rep__2_n_0 }),
        .DIA(slv_reg1[3]),
        .DIB(slv_reg1[4]),
        .DIC(slv_reg1[5]),
        .DID(1'b0),
        .DOA(texture_data_reg_5888_5951_3_5_n_0),
        .DOB(texture_data_reg_5888_5951_3_5_n_1),
        .DOC(texture_data_reg_5888_5951_3_5_n_2),
        .DOD(NLW_texture_data_reg_5888_5951_3_5_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_5888_5951_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "5888" *) 
  (* ram_addr_end = "5951" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'h01E07FF300F87FFD),
    .INIT_B(64'hFFFFFFFCFFFFFFFE),
    .INIT_C(64'h01E07FF000F87FFC),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_5888_5951_6_8
       (.ADDRA({\rgb_out[8]_i_43_0 ,\rgb_out[8]_i_35_0 [2:1],out[2],\rgb_out[8]_i_35_0 [0],out[0]}),
        .ADDRB({\rgb_out[8]_i_43_0 ,\rgb_out[8]_i_35_0 [2:1],out[2],\rgb_out[8]_i_35_0 [0],out[0]}),
        .ADDRC({\rgb_out[8]_i_43_0 ,\rgb_out[8]_i_35_0 [2:1],out[2],\rgb_out[8]_i_35_0 [0],out[0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__0_n_0 ,\slv_reg0_reg[4]_rep__0_n_0 ,\slv_reg0_reg[3]_rep__0_n_0 ,\slv_reg0_reg[2]_rep__0_n_0 ,\slv_reg0_reg[1]_rep__0_n_0 ,\slv_reg0_reg[0]_rep__0_n_0 }),
        .DIA(slv_reg1[6]),
        .DIB(slv_reg1[7]),
        .DIC(slv_reg1[8]),
        .DID(1'b0),
        .DOA(texture_data_reg_5888_5951_6_8_n_0),
        .DOB(texture_data_reg_5888_5951_6_8_n_1),
        .DOC(texture_data_reg_5888_5951_6_8_n_2),
        .DOD(NLW_texture_data_reg_5888_5951_6_8_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_5888_5951_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "5888" *) 
  (* ram_addr_end = "5951" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'h01E0000300F80001),
    .INIT_B(64'hFEDE0000FF670000),
    .INIT_C(64'hFFFE7FF3FFFF7FFD),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_5888_5951_9_11
       (.ADDRA({\rgb_out[11]_i_60_0 [4],\rgb_out[11]_i_52_0 [2:1],out[2],\rgb_out[11]_i_60_0 [1],\rgb_out[11]_i_52_0 [0]}),
        .ADDRB({\rgb_out[11]_i_60_0 [4],\rgb_out[11]_i_52_0 [2:1],out[2],\rgb_out[11]_i_60_0 [1],\rgb_out[11]_i_52_0 [0]}),
        .ADDRC({\rgb_out[11]_i_60_0 [4],\rgb_out[11]_i_52_0 [2:1],out[2],\rgb_out[11]_i_60_0 [1],\rgb_out[11]_i_52_0 [0]}),
        .ADDRD({\slv_reg0_reg_n_0_[5] ,\slv_reg0_reg_n_0_[4] ,\slv_reg0_reg_n_0_[3] ,\slv_reg0_reg_n_0_[2] ,\slv_reg0_reg_n_0_[1] ,\slv_reg0_reg_n_0_[0] }),
        .DIA(slv_reg1[9]),
        .DIB(slv_reg1[10]),
        .DIC(slv_reg1[11]),
        .DID(1'b0),
        .DOA(texture_data_reg_5888_5951_9_11_n_0),
        .DOB(texture_data_reg_5888_5951_9_11_n_1),
        .DOC(texture_data_reg_5888_5951_9_11_n_2),
        .DOD(NLW_texture_data_reg_5888_5951_9_11_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_5888_5951_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "5952" *) 
  (* ram_addr_end = "6015" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0300000001C00000),
    .INIT_B(64'hFCFFFFFFFE3FFFFF),
    .INIT_C(64'hFCFFFFC0FE3FFFF0),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_5952_6015_0_2
       (.ADDRA({\rgb_out[2]_i_43_0 [4:2],out[2],\rgb_out[2]_i_27_0 ,\rgb_out[2]_i_43_0 [0]}),
        .ADDRB({\rgb_out[2]_i_43_0 [4:2],out[2],\rgb_out[2]_i_27_0 ,\rgb_out[2]_i_43_0 [0]}),
        .ADDRC({\rgb_out[2]_i_43_0 [4:2],out[2],\rgb_out[2]_i_27_0 ,\rgb_out[8]_i_19_0 [0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__4_n_0 ,\slv_reg0_reg[4]_rep__4_n_0 ,\slv_reg0_reg[3]_rep__4_n_0 ,\slv_reg0_reg[2]_rep__4_n_0 ,\slv_reg0_reg[1]_rep__4_n_0 ,\slv_reg0_reg[0]_rep__4_n_0 }),
        .DIA(slv_reg1[0]),
        .DIB(slv_reg1[1]),
        .DIC(slv_reg1[2]),
        .DID(1'b0),
        .DOA(texture_data_reg_5952_6015_0_2_n_0),
        .DOB(texture_data_reg_5952_6015_0_2_n_1),
        .DOC(texture_data_reg_5952_6015_0_2_n_2),
        .DOD(NLW_texture_data_reg_5952_6015_0_2_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_5952_6015_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    texture_data_reg_5952_6015_0_2_i_1
       (.I0(\slv_reg0_reg_n_0_[7] ),
        .I1(\slv_reg0_reg_n_0_[12] ),
        .I2(\slv_reg0_reg_n_0_[11] ),
        .I3(texture_data_reg_1856_1919_0_2_i_2_n_0),
        .I4(\slv_reg0_reg_n_0_[10] ),
        .I5(\slv_reg0_reg_n_0_[9] ),
        .O(texture_data_reg_5952_6015_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "5952" *) 
  (* ram_addr_end = "6015" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'hFCFFFFFFFE3FFFFF),
    .INIT_B(64'hFCFFDF80FE3F9FC0),
    .INIT_C(64'hFFFFE040FFFFE030),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_5952_6015_3_5
       (.ADDRA({\rgb_out[5]_i_43_0 [4],\rgb_out[5]_i_35_0 [3:2],out[2],\rgb_out[5]_i_35_0 [1:0]}),
        .ADDRB({\rgb_out[5]_i_43_0 [4],\rgb_out[5]_i_35_0 [3:2],out[2],\rgb_out[5]_i_35_0 [1:0]}),
        .ADDRC({\rgb_out[5]_i_43_0 [4],\rgb_out[5]_i_35_0 [3:2],out[2],\rgb_out[5]_i_35_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__2_n_0 ,\slv_reg0_reg[4]_rep__2_n_0 ,\slv_reg0_reg[3]_rep__2_n_0 ,\slv_reg0_reg[2]_rep__2_n_0 ,\slv_reg0_reg[1]_rep__2_n_0 ,\slv_reg0_reg[0]_rep__2_n_0 }),
        .DIA(slv_reg1[3]),
        .DIB(slv_reg1[4]),
        .DIC(slv_reg1[5]),
        .DID(1'b0),
        .DOA(texture_data_reg_5952_6015_3_5_n_0),
        .DOB(texture_data_reg_5952_6015_3_5_n_1),
        .DOC(texture_data_reg_5952_6015_3_5_n_2),
        .DOD(NLW_texture_data_reg_5952_6015_3_5_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_5952_6015_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "5952" *) 
  (* ram_addr_end = "6015" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'h03001FBF01C01FCF),
    .INIT_B(64'hFFFFFFC0FFFFFFF0),
    .INIT_C(64'h03001F8001C01FC0),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_5952_6015_6_8
       (.ADDRA({\rgb_out[8]_i_43_0 ,\rgb_out[8]_i_35_0 [2:1],out[2],\rgb_out[8]_i_35_0 [0],out[0]}),
        .ADDRB({\rgb_out[8]_i_43_0 ,\rgb_out[8]_i_35_0 [2:1],out[2],\rgb_out[8]_i_35_0 [0],out[0]}),
        .ADDRC({\rgb_out[8]_i_43_0 ,\rgb_out[8]_i_35_0 [2:1],out[2],\rgb_out[8]_i_35_0 [0],out[0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__0_n_0 ,\slv_reg0_reg[4]_rep__0_n_0 ,\slv_reg0_reg[3]_rep__0_n_0 ,\slv_reg0_reg[2]_rep__0_n_0 ,\slv_reg0_reg[1]_rep__0_n_0 ,\slv_reg0_reg[0]_rep__0_n_0 }),
        .DIA(slv_reg1[6]),
        .DIB(slv_reg1[7]),
        .DIC(slv_reg1[8]),
        .DID(1'b0),
        .DOA(texture_data_reg_5952_6015_6_8_n_0),
        .DOB(texture_data_reg_5952_6015_6_8_n_1),
        .DOC(texture_data_reg_5952_6015_6_8_n_2),
        .DOD(NLW_texture_data_reg_5952_6015_6_8_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_5952_6015_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "5952" *) 
  (* ram_addr_end = "6015" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'h0300003F01C0000F),
    .INIT_B(64'hFCFFC000FE3F8000),
    .INIT_C(64'hFFFFDFBFFFFF9FCF),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_5952_6015_9_11
       (.ADDRA({\rgb_out[11]_i_60_0 [4],\rgb_out[11]_i_52_0 [2:1],out[2],\rgb_out[11]_i_60_0 [1],\rgb_out[11]_i_52_0 [0]}),
        .ADDRB({\rgb_out[11]_i_60_0 [4],\rgb_out[11]_i_52_0 [2:1],out[2],\rgb_out[11]_i_60_0 [1],\rgb_out[11]_i_52_0 [0]}),
        .ADDRC({\rgb_out[11]_i_60_0 [4],\rgb_out[11]_i_52_0 [2:1],out[2],\rgb_out[11]_i_60_0 [1],\rgb_out[11]_i_52_0 [0]}),
        .ADDRD({\slv_reg0_reg_n_0_[5] ,\slv_reg0_reg_n_0_[4] ,\slv_reg0_reg_n_0_[3] ,\slv_reg0_reg_n_0_[2] ,\slv_reg0_reg_n_0_[1] ,\slv_reg0_reg_n_0_[0] }),
        .DIA(slv_reg1[9]),
        .DIB(slv_reg1[10]),
        .DIC(slv_reg1[11]),
        .DID(1'b0),
        .DOA(texture_data_reg_5952_6015_9_11_n_0),
        .DOB(texture_data_reg_5952_6015_9_11_n_1),
        .DOC(texture_data_reg_5952_6015_9_11_n_2),
        .DOD(NLW_texture_data_reg_5952_6015_9_11_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_5952_6015_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "6016" *) 
  (* ram_addr_end = "6079" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000004000000),
    .INIT_B(64'hFFFFFFFFFBFFFFFF),
    .INIT_C(64'hFFFFFF80FBFFFF80),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_6016_6079_0_2
       (.ADDRA({\rgb_out[2]_i_43_0 [4:2],out[2],\rgb_out[2]_i_27_0 ,\rgb_out[2]_i_43_0 [0]}),
        .ADDRB({\rgb_out[2]_i_43_0 [4:2],out[2],\rgb_out[2]_i_27_0 ,\rgb_out[2]_i_43_0 [0]}),
        .ADDRC({\rgb_out[2]_i_43_0 [4:2],out[2],\rgb_out[2]_i_27_0 ,\rgb_out[2]_i_43_0 [0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__4_n_0 ,\slv_reg0_reg[4]_rep__4_n_0 ,\slv_reg0_reg[3]_rep__4_n_0 ,\slv_reg0_reg[2]_rep__4_n_0 ,\slv_reg0_reg[1]_rep__4_n_0 ,\slv_reg0_reg[0]_rep__4_n_0 }),
        .DIA(slv_reg1[0]),
        .DIB(slv_reg1[1]),
        .DIC(slv_reg1[2]),
        .DID(1'b0),
        .DOA(texture_data_reg_6016_6079_0_2_n_0),
        .DOB(texture_data_reg_6016_6079_0_2_n_1),
        .DOC(texture_data_reg_6016_6079_0_2_n_2),
        .DOD(NLW_texture_data_reg_6016_6079_0_2_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_6016_6079_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    texture_data_reg_6016_6079_0_2_i_1
       (.I0(\slv_reg0_reg_n_0_[6] ),
        .I1(\slv_reg0_reg_n_0_[12] ),
        .I2(\slv_reg0_reg_n_0_[11] ),
        .I3(texture_data_reg_1920_1983_0_2_i_2_n_0),
        .I4(\slv_reg0_reg_n_0_[10] ),
        .I5(\slv_reg0_reg_n_0_[9] ),
        .O(texture_data_reg_6016_6079_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "6016" *) 
  (* ram_addr_end = "6079" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'hFFFFFFFFFBFFFFFF),
    .INIT_B(64'hFFFF7F00FBFFBE00),
    .INIT_C(64'hFFFF8080FFFFC180),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_6016_6079_3_5
       (.ADDRA({\rgb_out[5]_i_43_0 [4],\rgb_out[5]_i_35_0 [3:2],out[2],\rgb_out[5]_i_35_0 [1:0]}),
        .ADDRB({\rgb_out[5]_i_43_0 [4],\rgb_out[5]_i_35_0 [3:2],out[2],\rgb_out[5]_i_35_0 [1:0]}),
        .ADDRC({\rgb_out[5]_i_43_0 [4],\rgb_out[5]_i_35_0 [3:2],out[2],\rgb_out[5]_i_35_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__2_n_0 ,\slv_reg0_reg[4]_rep__2_n_0 ,\slv_reg0_reg[3]_rep__2_n_0 ,\slv_reg0_reg[2]_rep__2_n_0 ,\slv_reg0_reg[1]_rep__2_n_0 ,\slv_reg0_reg[0]_rep__2_n_0 }),
        .DIA(slv_reg1[3]),
        .DIB(slv_reg1[4]),
        .DIC(slv_reg1[5]),
        .DID(1'b0),
        .DOA(texture_data_reg_6016_6079_3_5_n_0),
        .DOB(texture_data_reg_6016_6079_3_5_n_1),
        .DOC(texture_data_reg_6016_6079_3_5_n_2),
        .DOD(NLW_texture_data_reg_6016_6079_3_5_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_6016_6079_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "6016" *) 
  (* ram_addr_end = "6079" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'h00007F7F04003E7F),
    .INIT_B(64'hFFFFFF80FFFFFF80),
    .INIT_C(64'h00007F0004003E00),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_6016_6079_6_8
       (.ADDRA({\rgb_out[8]_i_43_0 ,\rgb_out[8]_i_35_0 [2:1],out[2],\rgb_out[8]_i_35_0 [0],out[0]}),
        .ADDRB({\rgb_out[8]_i_43_0 ,\rgb_out[8]_i_35_0 [2:1],out[2],\rgb_out[8]_i_35_0 [0],out[0]}),
        .ADDRC({\rgb_out[8]_i_43_0 ,\rgb_out[8]_i_35_0 [2:1],out[2],\rgb_out[8]_i_35_0 [0],out[0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__0_n_0 ,\slv_reg0_reg[4]_rep__0_n_0 ,\slv_reg0_reg[3]_rep__0_n_0 ,\slv_reg0_reg[2]_rep__0_n_0 ,\slv_reg0_reg[1]_rep__0_n_0 ,\slv_reg0_reg[0]_rep__0_n_0 }),
        .DIA(slv_reg1[6]),
        .DIB(slv_reg1[7]),
        .DIC(slv_reg1[8]),
        .DID(1'b0),
        .DOA(texture_data_reg_6016_6079_6_8_n_0),
        .DOB(texture_data_reg_6016_6079_6_8_n_1),
        .DOC(texture_data_reg_6016_6079_6_8_n_2),
        .DOD(NLW_texture_data_reg_6016_6079_6_8_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_6016_6079_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "6016" *) 
  (* ram_addr_end = "6079" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'h0000007F0400007F),
    .INIT_B(64'hFFFF0000FBFF8000),
    .INIT_C(64'hFFFF7F7FFFFFBE7F),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_6016_6079_9_11
       (.ADDRA({\rgb_out[11]_i_60_0 [4],\rgb_out[11]_i_52_0 [2:1],out[2],\rgb_out[11]_i_60_0 [1],\rgb_out[11]_i_52_0 [0]}),
        .ADDRB({\rgb_out[11]_i_60_0 [4],\rgb_out[11]_i_52_0 [2:1],out[2],\rgb_out[11]_i_60_0 [1],\rgb_out[11]_i_52_0 [0]}),
        .ADDRC({\rgb_out[11]_i_60_0 [4],\rgb_out[11]_i_52_0 [2:1],out[2],\rgb_out[11]_i_60_0 [1],\rgb_out[11]_i_52_0 [0]}),
        .ADDRD({\slv_reg0_reg_n_0_[5] ,\slv_reg0_reg_n_0_[4] ,\slv_reg0_reg_n_0_[3] ,\slv_reg0_reg_n_0_[2] ,\slv_reg0_reg_n_0_[1] ,\slv_reg0_reg_n_0_[0] }),
        .DIA(slv_reg1[9]),
        .DIB(slv_reg1[10]),
        .DIC(slv_reg1[11]),
        .DID(1'b0),
        .DOA(texture_data_reg_6016_6079_9_11_n_0),
        .DOB(texture_data_reg_6016_6079_9_11_n_1),
        .DOC(texture_data_reg_6016_6079_9_11_n_2),
        .DOD(NLW_texture_data_reg_6016_6079_9_11_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_6016_6079_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "6080" *) 
  (* ram_addr_end = "6143" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'hFFFFFFFFFFFFFFFF),
    .INIT_C(64'hFFFFFFC0FFFFFFE0),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_6080_6143_0_2
       (.ADDRA({\rgb_out[2]_i_43_0 [4:2],out[2],\rgb_out[2]_i_27_0 ,\rgb_out[2]_i_43_0 [0]}),
        .ADDRB({\rgb_out[2]_i_43_0 [4:2],out[2],\rgb_out[2]_i_27_0 ,\rgb_out[2]_i_43_0 [0]}),
        .ADDRC({\rgb_out[2]_i_43_0 [4:2],out[2],\rgb_out[2]_i_27_0 ,\rgb_out[2]_i_43_0 [0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__4_n_0 ,\slv_reg0_reg[4]_rep__4_n_0 ,\slv_reg0_reg[3]_rep__4_n_0 ,\slv_reg0_reg[2]_rep__4_n_0 ,\slv_reg0_reg[1]_rep__4_n_0 ,\slv_reg0_reg[0]_rep__4_n_0 }),
        .DIA(slv_reg1[0]),
        .DIB(slv_reg1[1]),
        .DIC(slv_reg1[2]),
        .DID(1'b0),
        .DOA(texture_data_reg_6080_6143_0_2_n_0),
        .DOB(texture_data_reg_6080_6143_0_2_n_1),
        .DOC(texture_data_reg_6080_6143_0_2_n_2),
        .DOD(NLW_texture_data_reg_6080_6143_0_2_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_6080_6143_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    texture_data_reg_6080_6143_0_2_i_1
       (.I0(\slv_reg0_reg_n_0_[12] ),
        .I1(\slv_reg0_reg_n_0_[10] ),
        .I2(\slv_reg0_reg_n_0_[11] ),
        .I3(texture_data_reg_960_1023_0_2_i_2_n_0),
        .I4(\slv_reg0_reg_n_0_[9] ),
        .I5(\slv_reg0_reg_n_0_[8] ),
        .O(texture_data_reg_6080_6143_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "6080" *) 
  (* ram_addr_end = "6143" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'hFFFFFFFFFFFFFFFF),
    .INIT_B(64'hFFFEFF00FFFEFF80),
    .INIT_C(64'hFFFF00C0FFFF0060),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_6080_6143_3_5
       (.ADDRA({\rgb_out[5]_i_43_0 [4],\rgb_out[5]_i_35_0 [3:2],out[2],\rgb_out[5]_i_35_0 [1:0]}),
        .ADDRB({\rgb_out[5]_i_43_0 [4],\rgb_out[5]_i_35_0 [3:2],out[2],\rgb_out[5]_i_35_0 [1:0]}),
        .ADDRC({\rgb_out[5]_i_43_0 [4],\rgb_out[5]_i_35_0 [3:2],out[2],\rgb_out[5]_i_35_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__2_n_0 ,\slv_reg0_reg[4]_rep__2_n_0 ,\slv_reg0_reg[3]_rep__2_n_0 ,\slv_reg0_reg[2]_rep__2_n_0 ,\slv_reg0_reg[1]_rep__2_n_0 ,\slv_reg0_reg[0]_rep__2_n_0 }),
        .DIA(slv_reg1[3]),
        .DIB(slv_reg1[4]),
        .DIC(slv_reg1[5]),
        .DID(1'b0),
        .DOA(texture_data_reg_6080_6143_3_5_n_0),
        .DOB(texture_data_reg_6080_6143_3_5_n_1),
        .DOC(texture_data_reg_6080_6143_3_5_n_2),
        .DOD(NLW_texture_data_reg_6080_6143_3_5_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_6080_6143_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "6080" *) 
  (* ram_addr_end = "6143" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'h0000FF3F0000FF9F),
    .INIT_B(64'hFFFFFFC0FFFFFFE0),
    .INIT_C(64'h0000FF000000FF80),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_6080_6143_6_8
       (.ADDRA({\rgb_out[8]_i_43_0 ,\rgb_out[8]_i_35_0 [2:1],out[2],\rgb_out[8]_i_35_0 [0],out[0]}),
        .ADDRB({\rgb_out[8]_i_43_0 ,\rgb_out[8]_i_35_0 [2:1],out[2],\rgb_out[8]_i_35_0 [0],out[0]}),
        .ADDRC({\rgb_out[8]_i_43_0 ,\rgb_out[8]_i_35_0 [2:1],out[2],\rgb_out[8]_i_35_0 [0],out[0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__0_n_0 ,\slv_reg0_reg[4]_rep__0_n_0 ,\slv_reg0_reg[3]_rep__0_n_0 ,\slv_reg0_reg[2]_rep__0_n_0 ,\slv_reg0_reg[1]_rep__0_n_0 ,\slv_reg0_reg[0]_rep__0_n_0 }),
        .DIA(slv_reg1[6]),
        .DIB(slv_reg1[7]),
        .DIC(slv_reg1[8]),
        .DID(1'b0),
        .DOA(texture_data_reg_6080_6143_6_8_n_0),
        .DOB(texture_data_reg_6080_6143_6_8_n_1),
        .DOC(texture_data_reg_6080_6143_6_8_n_2),
        .DOD(NLW_texture_data_reg_6080_6143_6_8_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_6080_6143_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "6080" *) 
  (* ram_addr_end = "6143" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'h0000003F0000001F),
    .INIT_B(64'hFFFE0000FFFE0000),
    .INIT_C(64'hFFFEFF3FFFFEFF9F),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_6080_6143_9_11
       (.ADDRA({\rgb_out[11]_i_60_0 [4],\rgb_out[11]_i_52_0 [2:1],out[2],\rgb_out[11]_i_60_0 [1],\rgb_out[11]_i_52_0 [0]}),
        .ADDRB({\rgb_out[11]_i_60_0 [4],\rgb_out[11]_i_52_0 [2:1],out[2],\rgb_out[11]_i_60_0 [1],\rgb_out[11]_i_52_0 [0]}),
        .ADDRC({\rgb_out[11]_i_60_0 [4],\rgb_out[11]_i_52_0 [2:1],out[2],\rgb_out[11]_i_60_0 [1],\rgb_out[11]_i_52_0 [0]}),
        .ADDRD({\slv_reg0_reg_n_0_[5] ,\slv_reg0_reg_n_0_[4] ,\slv_reg0_reg_n_0_[3] ,\slv_reg0_reg_n_0_[2] ,\slv_reg0_reg_n_0_[1] ,\slv_reg0_reg_n_0_[0] }),
        .DIA(slv_reg1[9]),
        .DIB(slv_reg1[10]),
        .DIC(slv_reg1[11]),
        .DID(1'b0),
        .DOA(texture_data_reg_6080_6143_9_11_n_0),
        .DOB(texture_data_reg_6080_6143_9_11_n_1),
        .DOC(texture_data_reg_6080_6143_9_11_n_2),
        .DOD(NLW_texture_data_reg_6080_6143_9_11_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_6080_6143_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "6144" *) 
  (* ram_addr_end = "6207" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'hFFFFFFFFFFFFFFFF),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_6144_6207_0_2
       (.ADDRA({\rgb_out[2]_i_35_0 ,ADDRC[3:2],out[2],\rgb_out[2]_i_27_0 ,\rgb_out[2]_i_27_1 }),
        .ADDRB({\rgb_out[2]_i_35_0 ,ADDRC[3:2],out[2],\rgb_out[2]_i_27_0 ,\rgb_out[2]_i_27_1 }),
        .ADDRC({\rgb_out[2]_i_35_0 ,ADDRC[3],\rgb_out[2]_i_43_0 [2],out[2],\rgb_out[2]_i_27_0 ,\rgb_out[2]_i_27_1 }),
        .ADDRD({\slv_reg0_reg[5]_rep__4_n_0 ,\slv_reg0_reg[4]_rep__4_n_0 ,\slv_reg0_reg[3]_rep__4_n_0 ,\slv_reg0_reg[2]_rep__4_n_0 ,\slv_reg0_reg[1]_rep__4_n_0 ,\slv_reg0_reg[0]_rep__4_n_0 }),
        .DIA(slv_reg1[0]),
        .DIB(slv_reg1[1]),
        .DIC(slv_reg1[2]),
        .DID(1'b0),
        .DOA(texture_data_reg_6144_6207_0_2_n_0),
        .DOB(texture_data_reg_6144_6207_0_2_n_1),
        .DOC(texture_data_reg_6144_6207_0_2_n_2),
        .DOD(NLW_texture_data_reg_6144_6207_0_2_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_6144_6207_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    texture_data_reg_6144_6207_0_2_i_1
       (.I0(\slv_reg0_reg_n_0_[11] ),
        .I1(\slv_reg0_reg_n_0_[10] ),
        .I2(\slv_reg0_reg_n_0_[12] ),
        .I3(texture_data_reg_0_63_0_2_i_3_n_0),
        .I4(\slv_reg0_reg_n_0_[9] ),
        .I5(\slv_reg0_reg_n_0_[8] ),
        .O(texture_data_reg_6144_6207_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "6144" *) 
  (* ram_addr_end = "6207" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'hFFFFFFFFFFFFFFFF),
    .INIT_C(64'hFFFFFFFFFFFFFFFF),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_6144_6207_3_5
       (.ADDRA({\rgb_out[5]_i_35_0 [4:2],out[2],\rgb_out[5]_i_35_0 [1:0]}),
        .ADDRB({\rgb_out[5]_i_35_0 [4:2],out[2],\rgb_out[5]_i_35_0 [1:0]}),
        .ADDRC({\rgb_out[5]_i_35_0 [4:2],out[2],\rgb_out[5]_i_35_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__2_n_0 ,\slv_reg0_reg[4]_rep__2_n_0 ,\slv_reg0_reg[3]_rep__2_n_0 ,\slv_reg0_reg[2]_rep__2_n_0 ,\slv_reg0_reg[1]_rep__2_n_0 ,\slv_reg0_reg[0]_rep__2_n_0 }),
        .DIA(slv_reg1[3]),
        .DIB(slv_reg1[4]),
        .DIC(slv_reg1[5]),
        .DID(1'b0),
        .DOA(texture_data_reg_6144_6207_3_5_n_0),
        .DOB(texture_data_reg_6144_6207_3_5_n_1),
        .DOC(texture_data_reg_6144_6207_3_5_n_2),
        .DOD(NLW_texture_data_reg_6144_6207_3_5_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_6144_6207_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "6144" *) 
  (* ram_addr_end = "6207" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'hFFFFFFFFFFFFFFFF),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_6144_6207_6_8
       (.ADDRA({\rgb_out[8]_i_35_0 [3:1],out[2],\rgb_out[8]_i_35_0 [0],out[0]}),
        .ADDRB({\rgb_out[8]_i_35_0 [3:1],out[2],\rgb_out[8]_i_35_0 [0],out[0]}),
        .ADDRC({\rgb_out[8]_i_35_0 [3:1],out[2],\rgb_out[8]_i_35_0 [0],out[0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__0_n_0 ,\slv_reg0_reg[4]_rep__0_n_0 ,\slv_reg0_reg[3]_rep__0_n_0 ,\slv_reg0_reg[2]_rep__0_n_0 ,\slv_reg0_reg[1]_rep__0_n_0 ,\slv_reg0_reg[0]_rep__0_n_0 }),
        .DIA(slv_reg1[6]),
        .DIB(slv_reg1[7]),
        .DIC(slv_reg1[8]),
        .DID(1'b0),
        .DOA(texture_data_reg_6144_6207_6_8_n_0),
        .DOB(texture_data_reg_6144_6207_6_8_n_1),
        .DOC(texture_data_reg_6144_6207_6_8_n_2),
        .DOD(NLW_texture_data_reg_6144_6207_6_8_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_6144_6207_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "6144" *) 
  (* ram_addr_end = "6207" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'hFFFFFFFFFFFFFFFF),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_6144_6207_9_11
       (.ADDRA({\rgb_out[11]_i_52_0 [3:1],out[2],\rgb_out[11]_i_60_0 [1],\rgb_out[11]_i_52_0 [0]}),
        .ADDRB({\rgb_out[11]_i_52_0 [3:1],out[2],\rgb_out[11]_i_60_0 [1],\rgb_out[11]_i_52_0 [0]}),
        .ADDRC({\rgb_out[11]_i_52_0 [3:1],out[2],\rgb_out[11]_i_60_0 [1],\rgb_out[11]_i_52_0 [0]}),
        .ADDRD({\slv_reg0_reg_n_0_[5] ,\slv_reg0_reg_n_0_[4] ,\slv_reg0_reg_n_0_[3] ,\slv_reg0_reg_n_0_[2] ,\slv_reg0_reg_n_0_[1] ,\slv_reg0_reg_n_0_[0] }),
        .DIA(slv_reg1[9]),
        .DIB(slv_reg1[10]),
        .DIC(slv_reg1[11]),
        .DID(1'b0),
        .DOA(texture_data_reg_6144_6207_9_11_n_0),
        .DOB(texture_data_reg_6144_6207_9_11_n_1),
        .DOC(texture_data_reg_6144_6207_9_11_n_2),
        .DOD(NLW_texture_data_reg_6144_6207_9_11_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_6144_6207_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "6208" *) 
  (* ram_addr_end = "6271" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h00F80000FF000000),
    .INIT_C(64'h0007FFFF00FFFFFF),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_6208_6271_0_2
       (.ADDRA({\rgb_out[2]_i_35_0 ,ADDRC[3:2],out[2],\rgb_out[2]_i_27_0 ,\rgb_out[2]_i_27_1 }),
        .ADDRB({\rgb_out[2]_i_35_0 ,ADDRC[3:2],out[2],\rgb_out[2]_i_27_0 ,\rgb_out[2]_i_27_1 }),
        .ADDRC({\rgb_out[2]_i_35_0 ,ADDRC[3:2],out[2],\rgb_out[2]_i_27_0 ,\rgb_out[2]_i_27_1 }),
        .ADDRD({\slv_reg0_reg[5]_rep__4_n_0 ,\slv_reg0_reg[4]_rep__4_n_0 ,\slv_reg0_reg[3]_rep__4_n_0 ,\slv_reg0_reg[2]_rep__4_n_0 ,\slv_reg0_reg[1]_rep__4_n_0 ,\slv_reg0_reg[0]_rep__4_n_0 }),
        .DIA(slv_reg1[0]),
        .DIB(slv_reg1[1]),
        .DIC(slv_reg1[2]),
        .DID(1'b0),
        .DOA(texture_data_reg_6208_6271_0_2_n_0),
        .DOB(texture_data_reg_6208_6271_0_2_n_1),
        .DOC(texture_data_reg_6208_6271_0_2_n_2),
        .DOD(NLW_texture_data_reg_6208_6271_0_2_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_6208_6271_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    texture_data_reg_6208_6271_0_2_i_1
       (.I0(\slv_reg0_reg_n_0_[11] ),
        .I1(\slv_reg0_reg_n_0_[6] ),
        .I2(\slv_reg0_reg_n_0_[12] ),
        .I3(texture_data_reg_1088_1151_0_2_i_2_n_0),
        .I4(\slv_reg0_reg_n_0_[10] ),
        .I5(\slv_reg0_reg_n_0_[9] ),
        .O(texture_data_reg_6208_6271_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "6208" *) 
  (* ram_addr_end = "6271" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h00FFFFFFFFFFFFFF),
    .INIT_C(64'h0007FFFF00FFFFFF),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_6208_6271_3_5
       (.ADDRA({\rgb_out[5]_i_35_0 [4:2],out[2],\rgb_out[5]_i_35_0 [1:0]}),
        .ADDRB({\rgb_out[5]_i_35_0 [4:2],out[2],\rgb_out[5]_i_35_0 [1:0]}),
        .ADDRC({\rgb_out[5]_i_35_0 [4:2],out[2],\rgb_out[5]_i_35_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__2_n_0 ,\slv_reg0_reg[4]_rep__2_n_0 ,\slv_reg0_reg[3]_rep__2_n_0 ,\slv_reg0_reg[2]_rep__2_n_0 ,\slv_reg0_reg[1]_rep__2_n_0 ,\slv_reg0_reg[0]_rep__2_n_0 }),
        .DIA(slv_reg1[3]),
        .DIB(slv_reg1[4]),
        .DIC(slv_reg1[5]),
        .DID(1'b0),
        .DOA(texture_data_reg_6208_6271_3_5_n_0),
        .DOB(texture_data_reg_6208_6271_3_5_n_1),
        .DOC(texture_data_reg_6208_6271_3_5_n_2),
        .DOD(NLW_texture_data_reg_6208_6271_3_5_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_6208_6271_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "6208" *) 
  (* ram_addr_end = "6271" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'hFF00000000000000),
    .INIT_B(64'hFF07FFFF00FFFFFF),
    .INIT_C(64'hFF00000000000000),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_6208_6271_6_8
       (.ADDRA({\rgb_out[8]_i_35_0 [3:1],out[2],\rgb_out[8]_i_35_0 [0],out[0]}),
        .ADDRB({\rgb_out[8]_i_35_0 [3:1],out[2],\rgb_out[8]_i_35_0 [0],out[0]}),
        .ADDRC({\rgb_out[8]_i_35_0 [3:1],out[2],\rgb_out[8]_i_35_0 [0],out[0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__0_n_0 ,\slv_reg0_reg[4]_rep__0_n_0 ,\slv_reg0_reg[3]_rep__0_n_0 ,\slv_reg0_reg[2]_rep__0_n_0 ,\slv_reg0_reg[1]_rep__0_n_0 ,\slv_reg0_reg[0]_rep__0_n_0 }),
        .DIA(slv_reg1[6]),
        .DIB(slv_reg1[7]),
        .DIC(slv_reg1[8]),
        .DID(1'b0),
        .DOA(texture_data_reg_6208_6271_6_8_n_0),
        .DOB(texture_data_reg_6208_6271_6_8_n_1),
        .DOC(texture_data_reg_6208_6271_6_8_n_2),
        .DOD(NLW_texture_data_reg_6208_6271_6_8_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_6208_6271_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "6208" *) 
  (* ram_addr_end = "6271" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'hFFFFFFFFFFFFFFFF),
    .INIT_B(64'hFFF80000FF000000),
    .INIT_C(64'hFFF80000FF000000),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_6208_6271_9_11
       (.ADDRA({\rgb_out[11]_i_52_0 [3:1],out[2],\rgb_out[11]_i_60_0 [1],\rgb_out[11]_i_52_0 [0]}),
        .ADDRB({\rgb_out[11]_i_52_0 [3:1],out[2],\rgb_out[11]_i_60_0 [1],\rgb_out[11]_i_52_0 [0]}),
        .ADDRC({\rgb_out[11]_i_52_0 [3:1],out[2],\rgb_out[11]_i_60_0 [1],\rgb_out[11]_i_52_0 [0]}),
        .ADDRD({\slv_reg0_reg_n_0_[5] ,\slv_reg0_reg_n_0_[4] ,\slv_reg0_reg_n_0_[3] ,\slv_reg0_reg_n_0_[2] ,\slv_reg0_reg_n_0_[1] ,\slv_reg0_reg_n_0_[0] }),
        .DIA(slv_reg1[9]),
        .DIB(slv_reg1[10]),
        .DIC(slv_reg1[11]),
        .DID(1'b0),
        .DOA(texture_data_reg_6208_6271_9_11_n_0),
        .DOB(texture_data_reg_6208_6271_9_11_n_1),
        .DOC(texture_data_reg_6208_6271_9_11_n_2),
        .DOD(NLW_texture_data_reg_6208_6271_9_11_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_6208_6271_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "6272" *) 
  (* ram_addr_end = "6335" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000180000000000),
    .INIT_B(64'h0001800F00060006),
    .INIT_C(64'h000067FF0001FFFF),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_6272_6335_0_2
       (.ADDRA({\rgb_out[2]_i_35_0 ,ADDRC[3:2],out[2],\rgb_out[2]_i_27_0 ,\rgb_out[2]_i_27_1 }),
        .ADDRB({\rgb_out[2]_i_35_0 ,ADDRC[3:2],out[2],\rgb_out[2]_i_27_0 ,\rgb_out[2]_i_27_1 }),
        .ADDRC({\rgb_out[2]_i_35_0 ,ADDRC[3:2],out[2],\rgb_out[2]_i_27_0 ,\rgb_out[2]_i_27_1 }),
        .ADDRD({\slv_reg0_reg[5]_rep__4_n_0 ,\slv_reg0_reg[4]_rep__4_n_0 ,\slv_reg0_reg[3]_rep__4_n_0 ,\slv_reg0_reg[2]_rep__4_n_0 ,\slv_reg0_reg[1]_rep__4_n_0 ,\slv_reg0_reg[0]_rep__4_n_0 }),
        .DIA(slv_reg1[0]),
        .DIB(slv_reg1[1]),
        .DIC(slv_reg1[2]),
        .DID(1'b0),
        .DOA(texture_data_reg_6272_6335_0_2_n_0),
        .DOB(texture_data_reg_6272_6335_0_2_n_1),
        .DOC(texture_data_reg_6272_6335_0_2_n_2),
        .DOD(NLW_texture_data_reg_6272_6335_0_2_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_6272_6335_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    texture_data_reg_6272_6335_0_2_i_1
       (.I0(\slv_reg0_reg_n_0_[11] ),
        .I1(\slv_reg0_reg_n_0_[7] ),
        .I2(\slv_reg0_reg_n_0_[12] ),
        .I3(texture_data_reg_1152_1215_0_2_i_2_n_0),
        .I4(\slv_reg0_reg_n_0_[10] ),
        .I5(\slv_reg0_reg_n_0_[9] ),
        .O(texture_data_reg_6272_6335_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "6272" *) 
  (* ram_addr_end = "6335" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000F00000006),
    .INIT_B(64'h0001E7F60007FFF9),
    .INIT_C(64'h00007FF90001FFFF),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_6272_6335_3_5
       (.ADDRA({\rgb_out[5]_i_35_0 [4:2],out[2],\rgb_out[5]_i_35_0 [1:0]}),
        .ADDRB({\rgb_out[5]_i_35_0 [4:2],out[2],\rgb_out[5]_i_35_0 [1:0]}),
        .ADDRC({\rgb_out[5]_i_35_0 [4:2],out[2],\rgb_out[5]_i_35_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__2_n_0 ,\slv_reg0_reg[4]_rep__2_n_0 ,\slv_reg0_reg[3]_rep__2_n_0 ,\slv_reg0_reg[2]_rep__2_n_0 ,\slv_reg0_reg[1]_rep__2_n_0 ,\slv_reg0_reg[0]_rep__2_n_0 }),
        .DIA(slv_reg1[3]),
        .DIB(slv_reg1[4]),
        .DIC(slv_reg1[5]),
        .DID(1'b0),
        .DOA(texture_data_reg_6272_6335_3_5_n_0),
        .DOB(texture_data_reg_6272_6335_3_5_n_1),
        .DOC(texture_data_reg_6272_6335_3_5_n_2),
        .DOD(NLW_texture_data_reg_6272_6335_3_5_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_6272_6335_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "6272" *) 
  (* ram_addr_end = "6335" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'hFFFE1806FFF80000),
    .INIT_B(64'hFFFE7FFFFFF9FFFF),
    .INIT_C(64'hFFFE1806FFF80000),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_6272_6335_6_8
       (.ADDRA({\rgb_out[8]_i_35_0 [3:1],out[2],\rgb_out[8]_i_35_0 [0],out[0]}),
        .ADDRB({\rgb_out[8]_i_35_0 [3:1],out[2],\rgb_out[8]_i_35_0 [0],out[0]}),
        .ADDRC({\rgb_out[8]_i_35_0 [3:1],out[2],\rgb_out[8]_i_35_0 [0],out[0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__0_n_0 ,\slv_reg0_reg[4]_rep__0_n_0 ,\slv_reg0_reg[3]_rep__0_n_0 ,\slv_reg0_reg[2]_rep__0_n_0 ,\slv_reg0_reg[1]_rep__0_n_0 ,\slv_reg0_reg[0]_rep__0_n_0 }),
        .DIA(slv_reg1[6]),
        .DIB(slv_reg1[7]),
        .DIC(slv_reg1[8]),
        .DID(1'b0),
        .DOA(texture_data_reg_6272_6335_6_8_n_0),
        .DOB(texture_data_reg_6272_6335_6_8_n_1),
        .DOC(texture_data_reg_6272_6335_6_8_n_2),
        .DOD(NLW_texture_data_reg_6272_6335_6_8_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_6272_6335_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "6272" *) 
  (* ram_addr_end = "6335" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'hFFFFFFF0FFFFFFF9),
    .INIT_B(64'hFFFF8000FFFE0000),
    .INIT_C(64'hFFFF9806FFFE0000),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_6272_6335_9_11
       (.ADDRA({\rgb_out[11]_i_52_0 [3:1],out[2],\rgb_out[11]_i_60_0 [1],\rgb_out[11]_i_52_0 [0]}),
        .ADDRB({\rgb_out[11]_i_52_0 [3:1],out[2],\rgb_out[11]_i_60_0 [1],\rgb_out[11]_i_52_0 [0]}),
        .ADDRC({\rgb_out[11]_i_52_0 [3:1],out[2],\rgb_out[11]_i_60_0 [1],\rgb_out[11]_i_52_0 [0]}),
        .ADDRD({\slv_reg0_reg_n_0_[5] ,\slv_reg0_reg_n_0_[4] ,\slv_reg0_reg_n_0_[3] ,\slv_reg0_reg_n_0_[2] ,\slv_reg0_reg_n_0_[1] ,\slv_reg0_reg_n_0_[0] }),
        .DIA(slv_reg1[9]),
        .DIB(slv_reg1[10]),
        .DIC(slv_reg1[11]),
        .DID(1'b0),
        .DOA(texture_data_reg_6272_6335_9_11_n_0),
        .DOB(texture_data_reg_6272_6335_9_11_n_1),
        .DOC(texture_data_reg_6272_6335_9_11_n_2),
        .DOD(NLW_texture_data_reg_6272_6335_9_11_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_6272_6335_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "6336" *) 
  (* ram_addr_end = "6399" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000218000002600),
    .INIT_B(64'h0000401F0000400F),
    .INIT_C(64'h0000007F000001FF),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_6336_6399_0_2
       (.ADDRA({\rgb_out[2]_i_35_0 ,ADDRC[3:2],out[2],\rgb_out[2]_i_27_0 ,\rgb_out[2]_i_27_1 }),
        .ADDRB({\rgb_out[2]_i_35_0 ,ADDRC[3:2],out[2],\rgb_out[2]_i_27_0 ,\rgb_out[2]_i_27_1 }),
        .ADDRC({\rgb_out[2]_i_35_0 ,ADDRC[3:2],out[2],\rgb_out[2]_i_27_0 ,\rgb_out[2]_i_27_1 }),
        .ADDRD({\slv_reg0_reg[5]_rep__4_n_0 ,\slv_reg0_reg[4]_rep__4_n_0 ,\slv_reg0_reg[3]_rep__4_n_0 ,\slv_reg0_reg[2]_rep__4_n_0 ,\slv_reg0_reg[1]_rep__4_n_0 ,\slv_reg0_reg[0]_rep__4_n_0 }),
        .DIA(slv_reg1[0]),
        .DIB(slv_reg1[1]),
        .DIC(slv_reg1[2]),
        .DID(1'b0),
        .DOA(texture_data_reg_6336_6399_0_2_n_0),
        .DOB(texture_data_reg_6336_6399_0_2_n_1),
        .DOC(texture_data_reg_6336_6399_0_2_n_2),
        .DOD(NLW_texture_data_reg_6336_6399_0_2_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_6336_6399_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    texture_data_reg_6336_6399_0_2_i_1
       (.I0(\slv_reg0_reg_n_0_[9] ),
        .I1(\slv_reg0_reg_n_0_[8] ),
        .I2(\slv_reg0_reg_n_0_[10] ),
        .I3(\slv_reg0_reg_n_0_[6] ),
        .I4(\slv_reg0_reg_n_0_[7] ),
        .I5(texture_data_reg_6336_6399_0_2_i_2_n_0),
        .O(texture_data_reg_6336_6399_0_2_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT2 #(
    .INIT(4'h7)) 
    texture_data_reg_6336_6399_0_2_i_2
       (.I0(\slv_reg0_reg_n_0_[12] ),
        .I1(\slv_reg0_reg_n_0_[11] ),
        .O(texture_data_reg_6336_6399_0_2_i_2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "6336" *) 
  (* ram_addr_end = "6399" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000001F0000000F),
    .INIT_B(64'h0000406F000041F7),
    .INIT_C(64'h000021F0000027F8),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_6336_6399_3_5
       (.ADDRA({\rgb_out[5]_i_35_0 [4:2],out[2],\rgb_out[5]_i_35_0 [1:0]}),
        .ADDRB({\rgb_out[5]_i_35_0 [4:2],out[2],\rgb_out[5]_i_35_0 [1:0]}),
        .ADDRC({\rgb_out[5]_i_35_0 [4:2],out[2],\rgb_out[5]_i_35_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__2_n_0 ,\slv_reg0_reg[4]_rep__2_n_0 ,\slv_reg0_reg[3]_rep__2_n_0 ,\slv_reg0_reg[2]_rep__2_n_0 ,\slv_reg0_reg[1]_rep__2_n_0 ,\slv_reg0_reg[0]_rep__2_n_0 }),
        .DIA(slv_reg1[3]),
        .DIB(slv_reg1[4]),
        .DIC(slv_reg1[5]),
        .DID(1'b0),
        .DOA(texture_data_reg_6336_6399_3_5_n_0),
        .DOB(texture_data_reg_6336_6399_3_5_n_1),
        .DOC(texture_data_reg_6336_6399_3_5_n_2),
        .DOD(NLW_texture_data_reg_6336_6399_3_5_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_6336_6399_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "6336" *) 
  (* ram_addr_end = "6399" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'hFFFFBF8FFFFFBE07),
    .INIT_B(64'hFFFFBFFFFFFFBFFF),
    .INIT_C(64'hFFFFBF8FFFFFBE07),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_6336_6399_6_8
       (.ADDRA({\rgb_out[8]_i_35_0 [3:1],out[2],\rgb_out[8]_i_35_0 [0],out[0]}),
        .ADDRB({\rgb_out[8]_i_35_0 [3:1],out[2],\rgb_out[8]_i_35_0 [0],out[0]}),
        .ADDRC({\rgb_out[8]_i_35_0 [3:1],out[2],\rgb_out[8]_i_35_0 [0],out[0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__0_n_0 ,\slv_reg0_reg[4]_rep__0_n_0 ,\slv_reg0_reg[3]_rep__0_n_0 ,\slv_reg0_reg[2]_rep__0_n_0 ,\slv_reg0_reg[1]_rep__0_n_0 ,\slv_reg0_reg[0]_rep__0_n_0 }),
        .DIA(slv_reg1[6]),
        .DIB(slv_reg1[7]),
        .DIC(slv_reg1[8]),
        .DID(1'b0),
        .DOA(texture_data_reg_6336_6399_6_8_n_0),
        .DOB(texture_data_reg_6336_6399_6_8_n_1),
        .DOC(texture_data_reg_6336_6399_6_8_n_2),
        .DOD(NLW_texture_data_reg_6336_6399_6_8_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_6336_6399_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "6336" *) 
  (* ram_addr_end = "6399" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'hFFFFFFE0FFFFFFF0),
    .INIT_B(64'hFFFFDE00FFFFD800),
    .INIT_C(64'hFFFFFF8FFFFFFE07),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_6336_6399_9_11
       (.ADDRA({\rgb_out[11]_i_52_0 [3:1],out[2],\rgb_out[11]_i_60_0 [1],\rgb_out[11]_i_52_0 [0]}),
        .ADDRB({\rgb_out[11]_i_52_0 [3:1],out[2],\rgb_out[11]_i_60_0 [1],\rgb_out[11]_i_52_0 [0]}),
        .ADDRC({\rgb_out[11]_i_52_0 [3:1],out[2],\rgb_out[11]_i_60_0 [1],\rgb_out[11]_i_52_0 [0]}),
        .ADDRD({\slv_reg0_reg_n_0_[5] ,\slv_reg0_reg_n_0_[4] ,\slv_reg0_reg_n_0_[3] ,\slv_reg0_reg_n_0_[2] ,\slv_reg0_reg_n_0_[1] ,\slv_reg0_reg_n_0_[0] }),
        .DIA(slv_reg1[9]),
        .DIB(slv_reg1[10]),
        .DIC(slv_reg1[11]),
        .DID(1'b0),
        .DOA(texture_data_reg_6336_6399_9_11_n_0),
        .DOB(texture_data_reg_6336_6399_9_11_n_1),
        .DOC(texture_data_reg_6336_6399_9_11_n_2),
        .DOD(NLW_texture_data_reg_6336_6399_9_11_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_6336_6399_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "6400" *) 
  (* ram_addr_end = "6463" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0001C01800014040),
    .INIT_B(64'h000060270000203F),
    .INIT_C(64'h000040270000003F),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_6400_6463_0_2
       (.ADDRA({\rgb_out[2]_i_35_0 ,ADDRC[3:2],out[2],\rgb_out[2]_i_27_0 ,\rgb_out[2]_i_27_1 }),
        .ADDRB({\rgb_out[2]_i_35_0 ,ADDRC[3:2],out[2],\rgb_out[2]_i_27_0 ,\rgb_out[2]_i_27_1 }),
        .ADDRC({\rgb_out[2]_i_35_0 ,ADDRC[3:2],out[2],\rgb_out[2]_i_27_0 ,\rgb_out[2]_i_27_1 }),
        .ADDRD({\slv_reg0_reg[5]_rep__4_n_0 ,\slv_reg0_reg[4]_rep__4_n_0 ,\slv_reg0_reg[3]_rep__4_n_0 ,\slv_reg0_reg[2]_rep__4_n_0 ,\slv_reg0_reg[1]_rep__4_n_0 ,\slv_reg0_reg[0]_rep__4_n_0 }),
        .DIA(slv_reg1[0]),
        .DIB(slv_reg1[1]),
        .DIC(slv_reg1[2]),
        .DID(1'b0),
        .DOA(texture_data_reg_6400_6463_0_2_n_0),
        .DOB(texture_data_reg_6400_6463_0_2_n_1),
        .DOC(texture_data_reg_6400_6463_0_2_n_2),
        .DOD(NLW_texture_data_reg_6400_6463_0_2_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_6400_6463_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    texture_data_reg_6400_6463_0_2_i_1
       (.I0(\slv_reg0_reg_n_0_[8] ),
        .I1(\slv_reg0_reg_n_0_[11] ),
        .I2(\slv_reg0_reg_n_0_[12] ),
        .I3(\slv_reg0_reg_n_0_[10] ),
        .I4(\slv_reg0_reg_n_0_[9] ),
        .I5(texture_data_reg_0_63_0_2_i_3_n_0),
        .O(texture_data_reg_6400_6463_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "6400" *) 
  (* ram_addr_end = "6463" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h000040270000003F),
    .INIT_B(64'h000060070000201F),
    .INIT_C(64'h0000C03800004060),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_6400_6463_3_5
       (.ADDRA({\rgb_out[5]_i_35_0 [4:2],out[2],\rgb_out[5]_i_35_0 [1:0]}),
        .ADDRB({\rgb_out[5]_i_35_0 [4:2],out[2],\rgb_out[5]_i_35_0 [1:0]}),
        .ADDRC({\rgb_out[5]_i_35_0 [4:2],out[2],\rgb_out[5]_i_35_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__2_n_0 ,\slv_reg0_reg[4]_rep__2_n_0 ,\slv_reg0_reg[3]_rep__2_n_0 ,\slv_reg0_reg[2]_rep__2_n_0 ,\slv_reg0_reg[1]_rep__2_n_0 ,\slv_reg0_reg[0]_rep__2_n_0 }),
        .DIA(slv_reg1[3]),
        .DIB(slv_reg1[4]),
        .DIC(slv_reg1[5]),
        .DID(1'b0),
        .DOA(texture_data_reg_6400_6463_3_5_n_0),
        .DOB(texture_data_reg_6400_6463_3_5_n_1),
        .DOC(texture_data_reg_6400_6463_3_5_n_2),
        .DOD(NLW_texture_data_reg_6400_6463_3_5_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_6400_6463_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "6400" *) 
  (* ram_addr_end = "6463" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'hFFFEDFDFFFFEDFDF),
    .INIT_B(64'hFFFEDFFFFFFEDFFF),
    .INIT_C(64'hFFFEDFDFFFFEDFDF),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_6400_6463_6_8
       (.ADDRA({\rgb_out[8]_i_35_0 [3:1],out[2],\rgb_out[8]_i_35_0 [0],out[0]}),
        .ADDRB({\rgb_out[8]_i_35_0 [3:1],out[2],\rgb_out[8]_i_35_0 [0],out[0]}),
        .ADDRC({\rgb_out[8]_i_35_0 [3:1],out[2],\rgb_out[8]_i_35_0 [0],out[0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__0_n_0 ,\slv_reg0_reg[4]_rep__0_n_0 ,\slv_reg0_reg[3]_rep__0_n_0 ,\slv_reg0_reg[2]_rep__0_n_0 ,\slv_reg0_reg[1]_rep__0_n_0 ,\slv_reg0_reg[0]_rep__0_n_0 }),
        .DIA(slv_reg1[6]),
        .DIB(slv_reg1[7]),
        .DIC(slv_reg1[8]),
        .DID(1'b0),
        .DOA(texture_data_reg_6400_6463_6_8_n_0),
        .DOB(texture_data_reg_6400_6463_6_8_n_1),
        .DOC(texture_data_reg_6400_6463_6_8_n_2),
        .DOD(NLW_texture_data_reg_6400_6463_6_8_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_6400_6463_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "6400" *) 
  (* ram_addr_end = "6463" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'hFFFEFFD8FFFEFFC0),
    .INIT_B(64'hFFFE7FC0FFFEBF80),
    .INIT_C(64'hFFFFFFDFFFFFFFDF),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_6400_6463_9_11
       (.ADDRA({\rgb_out[11]_i_52_0 [3:1],out[2],\rgb_out[11]_i_60_0 [1],\rgb_out[11]_i_52_0 [0]}),
        .ADDRB({\rgb_out[11]_i_52_0 [3:1],out[2],\rgb_out[11]_i_60_0 [1],\rgb_out[11]_i_52_0 [0]}),
        .ADDRC({\rgb_out[11]_i_52_0 [3:1],out[2],\rgb_out[11]_i_60_0 [1],\rgb_out[11]_i_52_0 [0]}),
        .ADDRD({\slv_reg0_reg_n_0_[5] ,\slv_reg0_reg_n_0_[4] ,\slv_reg0_reg_n_0_[3] ,\slv_reg0_reg_n_0_[2] ,\slv_reg0_reg_n_0_[1] ,\slv_reg0_reg_n_0_[0] }),
        .DIA(slv_reg1[9]),
        .DIB(slv_reg1[10]),
        .DIC(slv_reg1[11]),
        .DID(1'b0),
        .DOA(texture_data_reg_6400_6463_9_11_n_0),
        .DOB(texture_data_reg_6400_6463_9_11_n_1),
        .DOC(texture_data_reg_6400_6463_9_11_n_2),
        .DOD(NLW_texture_data_reg_6400_6463_9_11_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_6400_6463_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "703" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0800000380000003),
    .INIT_B(64'h0000000060000000),
    .INIT_C(64'h1FFFFFFF1FFFFFFF),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_640_703_0_2
       (.ADDRA({ADDRC[4],\rgb_out[2]_i_26_0 ,out[2],ADDRC[1:0]}),
        .ADDRB({ADDRC[4],\rgb_out[2]_i_26_0 ,out[2],ADDRC[1:0]}),
        .ADDRC({ADDRC[4],\rgb_out[2]_i_26_0 ,out[2],ADDRC[1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__5_n_0 ,\slv_reg0_reg[4]_rep__5_n_0 ,\slv_reg0_reg[3]_rep__5_n_0 ,\slv_reg0_reg[2]_rep__5_n_0 ,\slv_reg0_reg[1]_rep__5_n_0 ,\slv_reg0_reg[0]_rep__5_n_0 }),
        .DIA(slv_reg1[0]),
        .DIB(slv_reg1[1]),
        .DIC(slv_reg1[2]),
        .DID(1'b0),
        .DOA(texture_data_reg_640_703_0_2_n_0),
        .DOB(texture_data_reg_640_703_0_2_n_1),
        .DOC(texture_data_reg_640_703_0_2_n_2),
        .DOD(NLW_texture_data_reg_640_703_0_2_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_640_703_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    texture_data_reg_640_703_0_2_i_1
       (.I0(\slv_reg0_reg_n_0_[7] ),
        .I1(\slv_reg0_reg_n_0_[12] ),
        .I2(\slv_reg0_reg_n_0_[9] ),
        .I3(\slv_reg0_reg_n_0_[8] ),
        .I4(\slv_reg0_reg_n_0_[6] ),
        .I5(texture_data_reg_192_255_0_2_i_2_n_0),
        .O(texture_data_reg_640_703_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "703" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0800000380000003),
    .INIT_C(64'h0000000060000000),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_640_703_3_5
       (.ADDRA({\rgb_out[5]_i_27_0 [4:2],out[2],\rgb_out[5]_i_27_0 [1:0]}),
        .ADDRB({\rgb_out[5]_i_27_0 [4:2],out[2],\rgb_out[5]_i_27_0 [1:0]}),
        .ADDRC({\rgb_out[5]_i_27_0 [4:2],out[2],\rgb_out[5]_i_27_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__3_n_0 ,\slv_reg0_reg[4]_rep__3_n_0 ,\slv_reg0_reg[3]_rep__3_n_0 ,\slv_reg0_reg[2]_rep__3_n_0 ,\slv_reg0_reg[1]_rep__3_n_0 ,\slv_reg0_reg[0]_rep__3_n_0 }),
        .DIA(slv_reg1[3]),
        .DIB(slv_reg1[4]),
        .DIC(slv_reg1[5]),
        .DID(1'b0),
        .DOA(texture_data_reg_640_703_3_5_n_0),
        .DOB(texture_data_reg_640_703_3_5_n_1),
        .DOC(texture_data_reg_640_703_3_5_n_2),
        .DOD(NLW_texture_data_reg_640_703_3_5_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_640_703_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "703" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'h1FFFFFFF1FFFFFFF),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0800000380000003),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_640_703_6_8
       (.ADDRA({\rgb_out[8]_i_27_0 [4:2],out[2],\rgb_out[8]_i_27_0 [1:0]}),
        .ADDRB({\rgb_out[8]_i_27_0 [4:2],out[2],\rgb_out[8]_i_27_0 [1:0]}),
        .ADDRC({\rgb_out[8]_i_27_0 [4:2],out[2],\rgb_out[8]_i_27_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__1_n_0 ,\slv_reg0_reg[4]_rep__1_n_0 ,\slv_reg0_reg[3]_rep__1_n_0 ,\slv_reg0_reg[2]_rep__1_n_0 ,\slv_reg0_reg[1]_rep__1_n_0 ,\slv_reg0_reg[0]_rep__1_n_0 }),
        .DIA(slv_reg1[6]),
        .DIB(slv_reg1[7]),
        .DIC(slv_reg1[8]),
        .DID(1'b0),
        .DOA(texture_data_reg_640_703_6_8_n_0),
        .DOB(texture_data_reg_640_703_6_8_n_1),
        .DOC(texture_data_reg_640_703_6_8_n_2),
        .DOD(NLW_texture_data_reg_640_703_6_8_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_640_703_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "703" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'h0000000060000000),
    .INIT_B(64'h1FFFFFFF1FFFFFFF),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_640_703_9_11
       (.ADDRA({\rgb_out[11]_i_44_0 [3],\rgb_out[11]_i_32_0 [3:2],out[2],\rgb_out[11]_i_44_0 [0],\rgb_out[11]_i_32_0 [0]}),
        .ADDRB({\rgb_out[11]_i_44_0 [3],\rgb_out[11]_i_32_0 [3:2],out[2],\rgb_out[11]_i_44_0 [0],\rgb_out[11]_i_32_0 [0]}),
        .ADDRC({\rgb_out[11]_i_44_0 [3],\rgb_out[11]_i_32_0 [3:2],out[2],\rgb_out[11]_i_44_0 [0],\rgb_out[11]_i_32_0 [0]}),
        .ADDRD({\slv_reg0_reg[5]_rep_n_0 ,\slv_reg0_reg[4]_rep_n_0 ,\slv_reg0_reg[3]_rep_n_0 ,\slv_reg0_reg[2]_rep_n_0 ,\slv_reg0_reg[1]_rep_n_0 ,\slv_reg0_reg[0]_rep_n_0 }),
        .DIA(slv_reg1[9]),
        .DIB(slv_reg1[10]),
        .DIC(slv_reg1[11]),
        .DID(1'b0),
        .DOA(texture_data_reg_640_703_9_11_n_0),
        .DOB(texture_data_reg_640_703_9_11_n_1),
        .DOC(texture_data_reg_640_703_9_11_n_2),
        .DOD(NLW_texture_data_reg_640_703_9_11_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_640_703_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "6464" *) 
  (* ram_addr_end = "6527" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h000180600001C030),
    .INIT_B(64'h0000409F0000A06F),
    .INIT_C(64'h0000009F0000806F),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_6464_6527_0_2
       (.ADDRA({\rgb_out[2]_i_35_0 ,ADDRC[3:2],out[2],\rgb_out[2]_i_27_0 ,\rgb_out[2]_i_27_1 }),
        .ADDRB({\rgb_out[2]_i_35_0 ,ADDRC[3:2],out[2],\rgb_out[2]_i_27_0 ,\rgb_out[2]_i_27_1 }),
        .ADDRC({\rgb_out[2]_i_35_0 ,ADDRC[3:2],out[2],\rgb_out[2]_i_27_0 ,\rgb_out[2]_i_27_1 }),
        .ADDRD({\slv_reg0_reg[5]_rep__4_n_0 ,\slv_reg0_reg[4]_rep__4_n_0 ,\slv_reg0_reg[3]_rep__4_n_0 ,\slv_reg0_reg[2]_rep__4_n_0 ,\slv_reg0_reg[1]_rep__4_n_0 ,\slv_reg0_reg[0]_rep__4_n_0 }),
        .DIA(slv_reg1[0]),
        .DIB(slv_reg1[1]),
        .DIC(slv_reg1[2]),
        .DID(1'b0),
        .DOA(texture_data_reg_6464_6527_0_2_n_0),
        .DOB(texture_data_reg_6464_6527_0_2_n_1),
        .DOC(texture_data_reg_6464_6527_0_2_n_2),
        .DOD(NLW_texture_data_reg_6464_6527_0_2_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_6464_6527_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    texture_data_reg_6464_6527_0_2_i_1
       (.I0(\slv_reg0_reg_n_0_[7] ),
        .I1(\slv_reg0_reg_n_0_[9] ),
        .I2(\slv_reg0_reg_n_0_[10] ),
        .I3(\slv_reg0_reg_n_0_[6] ),
        .I4(\slv_reg0_reg_n_0_[8] ),
        .I5(texture_data_reg_6336_6399_0_2_i_2_n_0),
        .O(texture_data_reg_6464_6527_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "6464" *) 
  (* ram_addr_end = "6527" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000009F0000806F),
    .INIT_B(64'h0000401F0000A02F),
    .INIT_C(64'h000100E000018070),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_6464_6527_3_5
       (.ADDRA({\rgb_out[5]_i_35_0 [4:2],out[2],\rgb_out[5]_i_35_0 [1:0]}),
        .ADDRB({\rgb_out[5]_i_35_0 [4:2],out[2],\rgb_out[5]_i_35_0 [1:0]}),
        .ADDRC({\rgb_out[5]_i_35_0 [4:2],out[2],\rgb_out[5]_i_35_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__2_n_0 ,\slv_reg0_reg[4]_rep__2_n_0 ,\slv_reg0_reg[3]_rep__2_n_0 ,\slv_reg0_reg[2]_rep__2_n_0 ,\slv_reg0_reg[1]_rep__2_n_0 ,\slv_reg0_reg[0]_rep__2_n_0 }),
        .DIA(slv_reg1[3]),
        .DIB(slv_reg1[4]),
        .DIC(slv_reg1[5]),
        .DID(1'b0),
        .DOA(texture_data_reg_6464_6527_3_5_n_0),
        .DOB(texture_data_reg_6464_6527_3_5_n_1),
        .DOC(texture_data_reg_6464_6527_3_5_n_2),
        .DOD(NLW_texture_data_reg_6464_6527_3_5_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_6464_6527_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "6464" *) 
  (* ram_addr_end = "6527" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'hFFFF3F7FFFFF9FBF),
    .INIT_B(64'hFFFF3FFFFFFF9FFF),
    .INIT_C(64'hFFFF3F7FFFFF9FBF),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_6464_6527_6_8
       (.ADDRA({\rgb_out[8]_i_35_0 [3:1],out[2],\rgb_out[8]_i_35_0 [0],out[0]}),
        .ADDRB({\rgb_out[8]_i_35_0 [3:1],out[2],\rgb_out[8]_i_35_0 [0],out[0]}),
        .ADDRC({\rgb_out[8]_i_35_0 [3:1],out[2],\rgb_out[8]_i_35_0 [0],out[0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__0_n_0 ,\slv_reg0_reg[4]_rep__0_n_0 ,\slv_reg0_reg[3]_rep__0_n_0 ,\slv_reg0_reg[2]_rep__0_n_0 ,\slv_reg0_reg[1]_rep__0_n_0 ,\slv_reg0_reg[0]_rep__0_n_0 }),
        .DIA(slv_reg1[6]),
        .DIB(slv_reg1[7]),
        .DIC(slv_reg1[8]),
        .DID(1'b0),
        .DOA(texture_data_reg_6464_6527_6_8_n_0),
        .DOB(texture_data_reg_6464_6527_6_8_n_1),
        .DOC(texture_data_reg_6464_6527_6_8_n_2),
        .DOD(NLW_texture_data_reg_6464_6527_6_8_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_6464_6527_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "6464" *) 
  (* ram_addr_end = "6527" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'hFFFF7F60FFFFBFB0),
    .INIT_B(64'hFFFE7F00FFFEBFA0),
    .INIT_C(64'hFFFFFF7FFFFFFFBF),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_6464_6527_9_11
       (.ADDRA({\rgb_out[11]_i_52_0 [3:1],out[2],\rgb_out[11]_i_60_0 [1],\rgb_out[11]_i_52_0 [0]}),
        .ADDRB({\rgb_out[11]_i_52_0 [3:1],out[2],\rgb_out[11]_i_60_0 [1],\rgb_out[11]_i_52_0 [0]}),
        .ADDRC({\rgb_out[11]_i_52_0 [3:1],out[2],\rgb_out[11]_i_60_0 [1],\rgb_out[11]_i_52_0 [0]}),
        .ADDRD({\slv_reg0_reg_n_0_[5] ,\slv_reg0_reg_n_0_[4] ,\slv_reg0_reg_n_0_[3] ,\slv_reg0_reg_n_0_[2] ,\slv_reg0_reg_n_0_[1] ,\slv_reg0_reg_n_0_[0] }),
        .DIA(slv_reg1[9]),
        .DIB(slv_reg1[10]),
        .DIC(slv_reg1[11]),
        .DID(1'b0),
        .DOA(texture_data_reg_6464_6527_9_11_n_0),
        .DOB(texture_data_reg_6464_6527_9_11_n_1),
        .DOC(texture_data_reg_6464_6527_9_11_n_2),
        .DOD(NLW_texture_data_reg_6464_6527_9_11_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_6464_6527_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'hFFFFFFFFB0000024),
    .INIT_B(64'h1FFFFFEC2FFFFFC8),
    .INIT_C(64'h6000000F4000000F),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_64_127_0_2
       (.ADDRA({ADDRC[4:2],out[2],\rgb_out[2]_i_27_0 ,ADDRC[0]}),
        .ADDRB({ADDRC[4:2],out[2],\rgb_out[2]_i_27_0 ,ADDRC[0]}),
        .ADDRC({ADDRC[4:2],out[2],\rgb_out[2]_i_27_0 ,ADDRC[0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__5_n_0 ,\slv_reg0_reg[4]_rep__5_n_0 ,\slv_reg0_reg[3]_rep__5_n_0 ,\slv_reg0_reg[2]_rep__5_n_0 ,\slv_reg0_reg[1]_rep__5_n_0 ,\slv_reg0_reg[0]_rep__5_n_0 }),
        .DIA(slv_reg1[0]),
        .DIB(slv_reg1[1]),
        .DIC(slv_reg1[2]),
        .DID(1'b0),
        .DOA(texture_data_reg_64_127_0_2_n_0),
        .DOB(texture_data_reg_64_127_0_2_n_1),
        .DOC(texture_data_reg_64_127_0_2_n_2),
        .DOD(NLW_texture_data_reg_64_127_0_2_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_64_127_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    texture_data_reg_64_127_0_2_i_1
       (.I0(texture_data_reg_64_127_0_2_i_2_n_0),
        .I1(\slv_reg0_reg_n_0_[6] ),
        .I2(\slv_reg0_reg_n_0_[8] ),
        .I3(\slv_reg0_reg_n_0_[7] ),
        .I4(\slv_reg0_reg_n_0_[10] ),
        .I5(\slv_reg0_reg_n_0_[9] ),
        .O(texture_data_reg_64_127_0_2_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT2 #(
    .INIT(4'h1)) 
    texture_data_reg_64_127_0_2_i_2
       (.I0(\slv_reg0_reg_n_0_[12] ),
        .I1(\slv_reg0_reg_n_0_[11] ),
        .O(texture_data_reg_64_127_0_2_i_2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h1FFFFFF01FFFFFF0),
    .INIT_B(64'hFFFFFFFF97FFFFE4),
    .INIT_C(64'h1FFFFFEC08000008),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_64_127_3_5
       (.ADDRA({\rgb_out[5]_i_27_0 [4:2],out[2],\rgb_out[5]_i_27_0 [1:0]}),
        .ADDRB({\rgb_out[5]_i_27_0 [4:2],out[2],\rgb_out[5]_i_27_0 [1:0]}),
        .ADDRC({\rgb_out[5]_i_27_0 [4:2],out[2],\rgb_out[5]_i_27_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__3_n_0 ,\slv_reg0_reg[4]_rep__3_n_0 ,\slv_reg0_reg[3]_rep__3_n_0 ,\slv_reg0_reg[2]_rep__3_n_0 ,\slv_reg0_reg[1]_rep__3_n_0 ,\slv_reg0_reg[0]_rep__3_n_0 }),
        .DIA(slv_reg1[3]),
        .DIB(slv_reg1[4]),
        .DIC(slv_reg1[5]),
        .DID(1'b0),
        .DOA(texture_data_reg_64_127_3_5_n_0),
        .DOB(texture_data_reg_64_127_3_5_n_1),
        .DOC(texture_data_reg_64_127_3_5_n_2),
        .DOD(NLW_texture_data_reg_64_127_3_5_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_64_127_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'h6000000F6000000F),
    .INIT_B(64'h1FFFFFF01FFFFFF0),
    .INIT_C(64'hEFFFFFDF9FFFFFE4),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_64_127_6_8
       (.ADDRA({\rgb_out[8]_i_27_0 [4:2],out[2],\rgb_out[8]_i_27_0 [1:0]}),
        .ADDRB({\rgb_out[8]_i_27_0 [4:2],out[2],\rgb_out[8]_i_27_0 [1:0]}),
        .ADDRC({\rgb_out[8]_i_27_0 [4:2],out[2],\rgb_out[8]_i_27_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__1_n_0 ,\slv_reg0_reg[4]_rep__1_n_0 ,\slv_reg0_reg[3]_rep__1_n_0 ,\slv_reg0_reg[2]_rep__1_n_0 ,\slv_reg0_reg[1]_rep__1_n_0 ,\slv_reg0_reg[0]_rep__1_n_0 }),
        .DIA(slv_reg1[6]),
        .DIB(slv_reg1[7]),
        .DIC(slv_reg1[8]),
        .DID(1'b0),
        .DOA(texture_data_reg_64_127_6_8_n_0),
        .DOB(texture_data_reg_64_127_6_8_n_1),
        .DOC(texture_data_reg_64_127_6_8_n_2),
        .DOD(NLW_texture_data_reg_64_127_6_8_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_64_127_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'h1FFFFFEC00000008),
    .INIT_B(64'h6000000F6000000F),
    .INIT_C(64'h1FFFFFF01FFFFFF0),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_64_127_9_11
       (.ADDRA({\rgb_out[11]_i_44_0 [3:1],out[2],\rgb_out[11]_i_44_0 [0],\rgb_out[11]_i_32_0 [0]}),
        .ADDRB({\rgb_out[11]_i_44_0 [3:1],out[2],\rgb_out[11]_i_44_0 [0],\rgb_out[11]_i_32_0 [0]}),
        .ADDRC({\rgb_out[11]_i_44_0 [3:1],out[2],\rgb_out[11]_i_44_0 [0],\rgb_out[11]_i_32_0 [0]}),
        .ADDRD({\slv_reg0_reg[5]_rep_n_0 ,\slv_reg0_reg[4]_rep_n_0 ,\slv_reg0_reg[3]_rep_n_0 ,\slv_reg0_reg[2]_rep_n_0 ,\slv_reg0_reg[1]_rep_n_0 ,\slv_reg0_reg[0]_rep_n_0 }),
        .DIA(slv_reg1[9]),
        .DIB(slv_reg1[10]),
        .DIC(slv_reg1[11]),
        .DID(1'b0),
        .DOA(texture_data_reg_64_127_9_11_n_0),
        .DOB(texture_data_reg_64_127_9_11_n_1),
        .DOC(texture_data_reg_64_127_9_11_n_2),
        .DOD(NLW_texture_data_reg_64_127_9_11_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_64_127_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "6528" *) 
  (* ram_addr_end = "6591" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0002060000030080),
    .INIT_B(64'h000101FF0000817F),
    .INIT_C(64'h000001FF0000017F),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_6528_6591_0_2
       (.ADDRA({\rgb_out[2]_i_35_0 ,ADDRC[3:2],out[2],\rgb_out[2]_i_27_0 ,\rgb_out[2]_i_27_1 }),
        .ADDRB({\rgb_out[2]_i_35_0 ,ADDRC[3:2],out[2],\rgb_out[2]_i_27_0 ,\rgb_out[2]_i_27_1 }),
        .ADDRC({\rgb_out[2]_i_35_0 ,ADDRC[3:2],out[2],\rgb_out[2]_i_27_0 ,\rgb_out[2]_i_27_1 }),
        .ADDRD({\slv_reg0_reg[5]_rep__4_n_0 ,\slv_reg0_reg[4]_rep__4_n_0 ,\slv_reg0_reg[3]_rep__4_n_0 ,\slv_reg0_reg[2]_rep__4_n_0 ,\slv_reg0_reg[1]_rep__4_n_0 ,\slv_reg0_reg[0]_rep__4_n_0 }),
        .DIA(slv_reg1[0]),
        .DIB(slv_reg1[1]),
        .DIC(slv_reg1[2]),
        .DID(1'b0),
        .DOA(texture_data_reg_6528_6591_0_2_n_0),
        .DOB(texture_data_reg_6528_6591_0_2_n_1),
        .DOC(texture_data_reg_6528_6591_0_2_n_2),
        .DOD(NLW_texture_data_reg_6528_6591_0_2_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_6528_6591_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    texture_data_reg_6528_6591_0_2_i_1
       (.I0(\slv_reg0_reg_n_0_[6] ),
        .I1(\slv_reg0_reg_n_0_[9] ),
        .I2(\slv_reg0_reg_n_0_[10] ),
        .I3(\slv_reg0_reg_n_0_[7] ),
        .I4(\slv_reg0_reg_n_0_[8] ),
        .I5(texture_data_reg_6336_6399_0_2_i_2_n_0),
        .O(texture_data_reg_6528_6591_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "6528" *) 
  (* ram_addr_end = "6591" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h000001FF0000017F),
    .INIT_B(64'h000100FF0000807F),
    .INIT_C(64'h0000070000010180),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_6528_6591_3_5
       (.ADDRA({\rgb_out[5]_i_35_0 [4:2],out[2],\rgb_out[5]_i_35_0 [1:0]}),
        .ADDRB({\rgb_out[5]_i_35_0 [4:2],out[2],\rgb_out[5]_i_35_0 [1:0]}),
        .ADDRC({\rgb_out[5]_i_35_0 [4:2],out[2],\rgb_out[5]_i_35_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__2_n_0 ,\slv_reg0_reg[4]_rep__2_n_0 ,\slv_reg0_reg[3]_rep__2_n_0 ,\slv_reg0_reg[2]_rep__2_n_0 ,\slv_reg0_reg[1]_rep__2_n_0 ,\slv_reg0_reg[0]_rep__2_n_0 }),
        .DIA(slv_reg1[3]),
        .DIB(slv_reg1[4]),
        .DIC(slv_reg1[5]),
        .DID(1'b0),
        .DOA(texture_data_reg_6528_6591_3_5_n_0),
        .DOB(texture_data_reg_6528_6591_3_5_n_1),
        .DOC(texture_data_reg_6528_6591_3_5_n_2),
        .DOD(NLW_texture_data_reg_6528_6591_3_5_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_6528_6591_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "6528" *) 
  (* ram_addr_end = "6591" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'hFFFCFEFFFFFD7EFF),
    .INIT_B(64'hFFFCFFFFFFFD7FFF),
    .INIT_C(64'hFFFCFEFFFFFD7EFF),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_6528_6591_6_8
       (.ADDRA({\rgb_out[8]_i_35_0 [3:1],out[2],\rgb_out[8]_i_35_0 [0],out[0]}),
        .ADDRB({\rgb_out[8]_i_35_0 [3:1],out[2],\rgb_out[8]_i_35_0 [0],out[0]}),
        .ADDRC({\rgb_out[8]_i_35_0 [3:1],out[2],\rgb_out[8]_i_35_0 [0],out[0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__0_n_0 ,\slv_reg0_reg[4]_rep__0_n_0 ,\slv_reg0_reg[3]_rep__0_n_0 ,\slv_reg0_reg[2]_rep__0_n_0 ,\slv_reg0_reg[1]_rep__0_n_0 ,\slv_reg0_reg[0]_rep__0_n_0 }),
        .DIA(slv_reg1[6]),
        .DIB(slv_reg1[7]),
        .DIC(slv_reg1[8]),
        .DID(1'b0),
        .DOA(texture_data_reg_6528_6591_6_8_n_0),
        .DOB(texture_data_reg_6528_6591_6_8_n_1),
        .DOC(texture_data_reg_6528_6591_6_8_n_2),
        .DOD(NLW_texture_data_reg_6528_6591_6_8_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_6528_6591_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "6528" *) 
  (* ram_addr_end = "6591" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'hFFFDFE00FFFDFE80),
    .INIT_B(64'hFFFDF800FFFCFE00),
    .INIT_C(64'hFFFFFEFFFFFFFEFF),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_6528_6591_9_11
       (.ADDRA({\rgb_out[11]_i_52_0 [3:1],out[2],\rgb_out[11]_i_60_0 [1],\rgb_out[11]_i_52_0 [0]}),
        .ADDRB({\rgb_out[11]_i_52_0 [3:1],out[2],\rgb_out[11]_i_60_0 [1],\rgb_out[11]_i_52_0 [0]}),
        .ADDRC({\rgb_out[11]_i_52_0 [3:1],out[2],\rgb_out[11]_i_60_0 [1],\rgb_out[11]_i_52_0 [0]}),
        .ADDRD({\slv_reg0_reg_n_0_[5] ,\slv_reg0_reg_n_0_[4] ,\slv_reg0_reg_n_0_[3] ,\slv_reg0_reg_n_0_[2] ,\slv_reg0_reg_n_0_[1] ,\slv_reg0_reg_n_0_[0] }),
        .DIA(slv_reg1[9]),
        .DIB(slv_reg1[10]),
        .DIC(slv_reg1[11]),
        .DID(1'b0),
        .DOA(texture_data_reg_6528_6591_9_11_n_0),
        .DOB(texture_data_reg_6528_6591_9_11_n_1),
        .DOC(texture_data_reg_6528_6591_9_11_n_2),
        .DOD(NLW_texture_data_reg_6528_6591_9_11_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_6528_6591_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "6592" *) 
  (* ram_addr_end = "6655" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0007040000010C00),
    .INIT_B(64'h000803FF000607FF),
    .INIT_C(64'h000003FF000007FF),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_6592_6655_0_2
       (.ADDRA({\rgb_out[2]_i_35_0 ,ADDRC[3:2],out[2],\rgb_out[2]_i_27_0 ,\rgb_out[2]_i_27_1 }),
        .ADDRB({\rgb_out[2]_i_35_0 ,ADDRC[3:2],out[2],\rgb_out[2]_i_27_0 ,\rgb_out[2]_i_27_1 }),
        .ADDRC({\rgb_out[2]_i_35_0 ,ADDRC[3:2],out[2],\rgb_out[2]_i_27_0 ,\rgb_out[2]_i_27_1 }),
        .ADDRD({\slv_reg0_reg[5]_rep__4_n_0 ,\slv_reg0_reg[4]_rep__4_n_0 ,\slv_reg0_reg[3]_rep__4_n_0 ,\slv_reg0_reg[2]_rep__4_n_0 ,\slv_reg0_reg[1]_rep__4_n_0 ,\slv_reg0_reg[0]_rep__4_n_0 }),
        .DIA(slv_reg1[0]),
        .DIB(slv_reg1[1]),
        .DIC(slv_reg1[2]),
        .DID(1'b0),
        .DOA(texture_data_reg_6592_6655_0_2_n_0),
        .DOB(texture_data_reg_6592_6655_0_2_n_1),
        .DOC(texture_data_reg_6592_6655_0_2_n_2),
        .DOD(NLW_texture_data_reg_6592_6655_0_2_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_6592_6655_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    texture_data_reg_6592_6655_0_2_i_1
       (.I0(\slv_reg0_reg_n_0_[9] ),
        .I1(\slv_reg0_reg_n_0_[12] ),
        .I2(\slv_reg0_reg_n_0_[10] ),
        .I3(texture_data_reg_960_1023_0_2_i_2_n_0),
        .I4(\slv_reg0_reg_n_0_[11] ),
        .I5(\slv_reg0_reg_n_0_[8] ),
        .O(texture_data_reg_6592_6655_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "6592" *) 
  (* ram_addr_end = "6655" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h000003FF000007FF),
    .INIT_B(64'h000801FF000605FF),
    .INIT_C(64'h0004060000000E00),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_6592_6655_3_5
       (.ADDRA({\rgb_out[5]_i_35_0 [4:2],out[2],\rgb_out[5]_i_35_0 [1:0]}),
        .ADDRB({\rgb_out[5]_i_35_0 [4:2],out[2],\rgb_out[5]_i_35_0 [1:0]}),
        .ADDRC({\rgb_out[5]_i_35_0 [4:2],out[2],\rgb_out[5]_i_35_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__2_n_0 ,\slv_reg0_reg[4]_rep__2_n_0 ,\slv_reg0_reg[3]_rep__2_n_0 ,\slv_reg0_reg[2]_rep__2_n_0 ,\slv_reg0_reg[1]_rep__2_n_0 ,\slv_reg0_reg[0]_rep__2_n_0 }),
        .DIA(slv_reg1[3]),
        .DIB(slv_reg1[4]),
        .DIC(slv_reg1[5]),
        .DID(1'b0),
        .DOA(texture_data_reg_6592_6655_3_5_n_0),
        .DOB(texture_data_reg_6592_6655_3_5_n_1),
        .DOC(texture_data_reg_6592_6655_3_5_n_2),
        .DOD(NLW_texture_data_reg_6592_6655_3_5_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_6592_6655_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "6592" *) 
  (* ram_addr_end = "6655" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'hFFF4FDFFFFF8FDFF),
    .INIT_B(64'hFFF4FFFFFFF8FFFF),
    .INIT_C(64'hFFF4FDFFFFF8FDFF),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_6592_6655_6_8
       (.ADDRA({\rgb_out[8]_i_35_0 [3:1],out[2],\rgb_out[8]_i_35_0 [0],out[0]}),
        .ADDRB({\rgb_out[8]_i_35_0 [3:1],out[2],\rgb_out[8]_i_35_0 [0],out[0]}),
        .ADDRC({\rgb_out[8]_i_35_0 [3:1],out[2],\rgb_out[8]_i_35_0 [0],out[0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__0_n_0 ,\slv_reg0_reg[4]_rep__0_n_0 ,\slv_reg0_reg[3]_rep__0_n_0 ,\slv_reg0_reg[2]_rep__0_n_0 ,\slv_reg0_reg[1]_rep__0_n_0 ,\slv_reg0_reg[0]_rep__0_n_0 }),
        .DIA(slv_reg1[6]),
        .DIB(slv_reg1[7]),
        .DIC(slv_reg1[8]),
        .DID(1'b0),
        .DOA(texture_data_reg_6592_6655_6_8_n_0),
        .DOB(texture_data_reg_6592_6655_6_8_n_1),
        .DOC(texture_data_reg_6592_6655_6_8_n_2),
        .DOD(NLW_texture_data_reg_6592_6655_6_8_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_6592_6655_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "6592" *) 
  (* ram_addr_end = "6655" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'hFFFCFC00FFFEFC00),
    .INIT_B(64'hFFF8F800FFFEF400),
    .INIT_C(64'hFFFFFDFFFFFFFDFF),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_6592_6655_9_11
       (.ADDRA({\rgb_out[11]_i_52_0 [3:1],out[2],\rgb_out[11]_i_60_0 [1],\rgb_out[11]_i_52_0 [0]}),
        .ADDRB({\rgb_out[11]_i_52_0 [3:1],out[2],\rgb_out[11]_i_60_0 [1],\rgb_out[11]_i_52_0 [0]}),
        .ADDRC({\rgb_out[11]_i_52_0 [3:1],out[2],\rgb_out[11]_i_60_0 [1],\rgb_out[11]_i_52_0 [0]}),
        .ADDRD({\slv_reg0_reg_n_0_[5] ,\slv_reg0_reg_n_0_[4] ,\slv_reg0_reg_n_0_[3] ,\slv_reg0_reg_n_0_[2] ,\slv_reg0_reg_n_0_[1] ,\slv_reg0_reg_n_0_[0] }),
        .DIA(slv_reg1[9]),
        .DIB(slv_reg1[10]),
        .DIC(slv_reg1[11]),
        .DID(1'b0),
        .DOA(texture_data_reg_6592_6655_9_11_n_0),
        .DOB(texture_data_reg_6592_6655_9_11_n_1),
        .DOC(texture_data_reg_6592_6655_9_11_n_2),
        .DOD(NLW_texture_data_reg_6592_6655_9_11_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_6592_6655_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "6656" *) 
  (* ram_addr_end = "6719" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h001C1800000E0600),
    .INIT_B(64'h00E807FF003001FF),
    .INIT_C(64'h002807FF000001FF),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_6656_6719_0_2
       (.ADDRA({\rgb_out[2]_i_35_0 ,ADDRC[3:2],out[2],\rgb_out[2]_i_27_0 ,\rgb_out[2]_i_27_1 }),
        .ADDRB({\rgb_out[2]_i_35_0 ,ADDRC[3:2],out[2],\rgb_out[2]_i_27_0 ,\rgb_out[2]_i_27_1 }),
        .ADDRC({\rgb_out[2]_i_35_0 ,ADDRC[3:2],out[2],\rgb_out[2]_i_27_0 ,\rgb_out[2]_i_27_1 }),
        .ADDRD({\slv_reg0_reg[5]_rep__4_n_0 ,\slv_reg0_reg[4]_rep__4_n_0 ,\slv_reg0_reg[3]_rep__4_n_0 ,\slv_reg0_reg[2]_rep__4_n_0 ,\slv_reg0_reg[1]_rep__4_n_0 ,\slv_reg0_reg[0]_rep__4_n_0 }),
        .DIA(slv_reg1[0]),
        .DIB(slv_reg1[1]),
        .DIC(slv_reg1[2]),
        .DID(1'b0),
        .DOA(texture_data_reg_6656_6719_0_2_n_0),
        .DOB(texture_data_reg_6656_6719_0_2_n_1),
        .DOC(texture_data_reg_6656_6719_0_2_n_2),
        .DOD(NLW_texture_data_reg_6656_6719_0_2_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_6656_6719_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    texture_data_reg_6656_6719_0_2_i_1
       (.I0(\slv_reg0_reg_n_0_[9] ),
        .I1(\slv_reg0_reg_n_0_[11] ),
        .I2(\slv_reg0_reg_n_0_[12] ),
        .I3(\slv_reg0_reg_n_0_[10] ),
        .I4(\slv_reg0_reg_n_0_[8] ),
        .I5(texture_data_reg_0_63_0_2_i_3_n_0),
        .O(texture_data_reg_6656_6719_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "6656" *) 
  (* ram_addr_end = "6719" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h002807FF000001FF),
    .INIT_B(64'h00E806FF0030007F),
    .INIT_C(64'h00381F0000080780),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_6656_6719_3_5
       (.ADDRA({\rgb_out[5]_i_35_0 [4:2],out[2],\rgb_out[5]_i_35_0 [1:0]}),
        .ADDRB({\rgb_out[5]_i_35_0 [4:2],out[2],\rgb_out[5]_i_35_0 [1:0]}),
        .ADDRC({\rgb_out[5]_i_35_0 [4:2],out[2],\rgb_out[5]_i_35_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__2_n_0 ,\slv_reg0_reg[4]_rep__2_n_0 ,\slv_reg0_reg[3]_rep__2_n_0 ,\slv_reg0_reg[2]_rep__2_n_0 ,\slv_reg0_reg[1]_rep__2_n_0 ,\slv_reg0_reg[0]_rep__2_n_0 }),
        .DIA(slv_reg1[3]),
        .DIB(slv_reg1[4]),
        .DIC(slv_reg1[5]),
        .DID(1'b0),
        .DOA(texture_data_reg_6656_6719_3_5_n_0),
        .DOB(texture_data_reg_6656_6719_3_5_n_1),
        .DOC(texture_data_reg_6656_6719_3_5_n_2),
        .DOD(NLW_texture_data_reg_6656_6719_3_5_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_6656_6719_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "6656" *) 
  (* ram_addr_end = "6719" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'hFF1BF8FFFFC9FE7F),
    .INIT_B(64'hFF3BFFFFFFC9FFFF),
    .INIT_C(64'hFF1BF8FFFFC9FE7F),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_6656_6719_6_8
       (.ADDRA({\rgb_out[8]_i_35_0 [3:1],out[2],\rgb_out[8]_i_35_0 [0],out[0]}),
        .ADDRB({\rgb_out[8]_i_35_0 [3:1],out[2],\rgb_out[8]_i_35_0 [0],out[0]}),
        .ADDRC({\rgb_out[8]_i_35_0 [3:1],out[2],\rgb_out[8]_i_35_0 [0],out[0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__0_n_0 ,\slv_reg0_reg[4]_rep__0_n_0 ,\slv_reg0_reg[3]_rep__0_n_0 ,\slv_reg0_reg[2]_rep__0_n_0 ,\slv_reg0_reg[1]_rep__0_n_0 ,\slv_reg0_reg[0]_rep__0_n_0 }),
        .DIA(slv_reg1[6]),
        .DIB(slv_reg1[7]),
        .DIC(slv_reg1[8]),
        .DID(1'b0),
        .DOA(texture_data_reg_6656_6719_6_8_n_0),
        .DOB(texture_data_reg_6656_6719_6_8_n_1),
        .DOC(texture_data_reg_6656_6719_6_8_n_2),
        .DOD(NLW_texture_data_reg_6656_6719_6_8_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_6656_6719_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "6656" *) 
  (* ram_addr_end = "6719" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'hFFDBF800FFF9FE00),
    .INIT_B(64'hFFEBE600FFF1F800),
    .INIT_C(64'hFFFFFEFFFFFFFE7F),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_6656_6719_9_11
       (.ADDRA({\rgb_out[11]_i_52_0 [3:1],out[2],\rgb_out[11]_i_60_0 [1],\rgb_out[11]_i_52_0 [0]}),
        .ADDRB({\rgb_out[11]_i_52_0 [3:1],out[2],\rgb_out[11]_i_60_0 [1],\rgb_out[11]_i_52_0 [0]}),
        .ADDRC({\rgb_out[11]_i_52_0 [3:1],out[2],\rgb_out[11]_i_60_0 [1],\rgb_out[11]_i_52_0 [0]}),
        .ADDRD({\slv_reg0_reg_n_0_[5] ,\slv_reg0_reg_n_0_[4] ,\slv_reg0_reg_n_0_[3] ,\slv_reg0_reg_n_0_[2] ,\slv_reg0_reg_n_0_[1] ,\slv_reg0_reg_n_0_[0] }),
        .DIA(slv_reg1[9]),
        .DIB(slv_reg1[10]),
        .DIC(slv_reg1[11]),
        .DID(1'b0),
        .DOA(texture_data_reg_6656_6719_9_11_n_0),
        .DOB(texture_data_reg_6656_6719_9_11_n_1),
        .DOC(texture_data_reg_6656_6719_9_11_n_2),
        .DOD(NLW_texture_data_reg_6656_6719_9_11_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_6656_6719_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "6720" *) 
  (* ram_addr_end = "6783" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0008C00000182000),
    .INIT_B(64'h3FF03FFF07E01FFF),
    .INIT_C(64'h07F03FFF00E01FFF),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_6720_6783_0_2
       (.ADDRA({\rgb_out[2]_i_35_0 ,ADDRC[3:2],out[2],\rgb_out[2]_i_27_0 ,\rgb_out[2]_i_27_1 }),
        .ADDRB({\rgb_out[2]_i_35_0 ,ADDRC[3:2],out[2],\rgb_out[2]_i_27_0 ,\rgb_out[2]_i_27_1 }),
        .ADDRC({\rgb_out[2]_i_35_0 ,ADDRC[3:2],out[2],\rgb_out[2]_i_27_0 ,\rgb_out[2]_i_27_1 }),
        .ADDRD({\slv_reg0_reg[5]_rep__4_n_0 ,\slv_reg0_reg[4]_rep__4_n_0 ,\slv_reg0_reg[3]_rep__4_n_0 ,\slv_reg0_reg[2]_rep__4_n_0 ,\slv_reg0_reg[1]_rep__4_n_0 ,\slv_reg0_reg[0]_rep__4_n_0 }),
        .DIA(slv_reg1[0]),
        .DIB(slv_reg1[1]),
        .DIC(slv_reg1[2]),
        .DID(1'b0),
        .DOA(texture_data_reg_6720_6783_0_2_n_0),
        .DOB(texture_data_reg_6720_6783_0_2_n_1),
        .DOC(texture_data_reg_6720_6783_0_2_n_2),
        .DOD(NLW_texture_data_reg_6720_6783_0_2_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_6720_6783_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    texture_data_reg_6720_6783_0_2_i_1
       (.I0(\slv_reg0_reg_n_0_[7] ),
        .I1(\slv_reg0_reg_n_0_[8] ),
        .I2(\slv_reg0_reg_n_0_[10] ),
        .I3(\slv_reg0_reg_n_0_[6] ),
        .I4(\slv_reg0_reg_n_0_[9] ),
        .I5(texture_data_reg_6336_6399_0_2_i_2_n_0),
        .O(texture_data_reg_6720_6783_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "6720" *) 
  (* ram_addr_end = "6783" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h07F03FFF00E01FFF),
    .INIT_B(64'h3FF03BFE07E01DFF),
    .INIT_C(64'h07F8FC0100F83E00),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_6720_6783_3_5
       (.ADDRA({\rgb_out[5]_i_35_0 [4:2],out[2],\rgb_out[5]_i_35_0 [1:0]}),
        .ADDRB({\rgb_out[5]_i_35_0 [4:2],out[2],\rgb_out[5]_i_35_0 [1:0]}),
        .ADDRC({\rgb_out[5]_i_35_0 [4:2],out[2],\rgb_out[5]_i_35_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__2_n_0 ,\slv_reg0_reg[4]_rep__2_n_0 ,\slv_reg0_reg[3]_rep__2_n_0 ,\slv_reg0_reg[2]_rep__2_n_0 ,\slv_reg0_reg[1]_rep__2_n_0 ,\slv_reg0_reg[0]_rep__2_n_0 }),
        .DIA(slv_reg1[3]),
        .DIB(slv_reg1[4]),
        .DIC(slv_reg1[5]),
        .DID(1'b0),
        .DOA(texture_data_reg_6720_6783_3_5_n_0),
        .DOB(texture_data_reg_6720_6783_3_5_n_1),
        .DOC(texture_data_reg_6720_6783_3_5_n_2),
        .DOD(NLW_texture_data_reg_6720_6783_3_5_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_6720_6783_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "6720" *) 
  (* ram_addr_end = "6783" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'hC00FC3FEF81FE1FF),
    .INIT_B(64'hC7FFFFFFF8FFFFFF),
    .INIT_C(64'hC00FC3FEF81FE1FF),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_6720_6783_6_8
       (.ADDRA({\rgb_out[8]_i_35_0 [3:1],out[2],\rgb_out[8]_i_35_0 [0],out[0]}),
        .ADDRB({\rgb_out[8]_i_35_0 [3:1],out[2],\rgb_out[8]_i_35_0 [0],out[0]}),
        .ADDRC({\rgb_out[8]_i_35_0 [3:1],out[2],\rgb_out[8]_i_35_0 [0],out[0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__0_n_0 ,\slv_reg0_reg[4]_rep__0_n_0 ,\slv_reg0_reg[3]_rep__0_n_0 ,\slv_reg0_reg[2]_rep__0_n_0 ,\slv_reg0_reg[1]_rep__0_n_0 ,\slv_reg0_reg[0]_rep__0_n_0 }),
        .DIA(slv_reg1[6]),
        .DIB(slv_reg1[7]),
        .DIC(slv_reg1[8]),
        .DID(1'b0),
        .DOA(texture_data_reg_6720_6783_6_8_n_0),
        .DOB(texture_data_reg_6720_6783_6_8_n_1),
        .DOC(texture_data_reg_6720_6783_6_8_n_2),
        .DOD(NLW_texture_data_reg_6720_6783_6_8_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_6720_6783_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "6720" *) 
  (* ram_addr_end = "6783" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'hF80FC000FF1FE000),
    .INIT_B(64'hFFF73800FFE7DC00),
    .INIT_C(64'hFFFFFBFEFFFFFDFF),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_6720_6783_9_11
       (.ADDRA({\rgb_out[11]_i_52_0 [3:1],out[2],\rgb_out[11]_i_60_0 [1],\rgb_out[11]_i_52_0 [0]}),
        .ADDRB({\rgb_out[11]_i_52_0 [3:1],out[2],\rgb_out[11]_i_60_0 [1],\rgb_out[11]_i_52_0 [0]}),
        .ADDRC({\rgb_out[11]_i_52_0 [3:1],out[2],\rgb_out[11]_i_60_0 [1],\rgb_out[11]_i_52_0 [0]}),
        .ADDRD({\slv_reg0_reg_n_0_[5] ,\slv_reg0_reg_n_0_[4] ,\slv_reg0_reg_n_0_[3] ,\slv_reg0_reg_n_0_[2] ,\slv_reg0_reg_n_0_[1] ,\slv_reg0_reg_n_0_[0] }),
        .DIA(slv_reg1[9]),
        .DIB(slv_reg1[10]),
        .DIC(slv_reg1[11]),
        .DID(1'b0),
        .DOA(texture_data_reg_6720_6783_9_11_n_0),
        .DOB(texture_data_reg_6720_6783_9_11_n_1),
        .DOC(texture_data_reg_6720_6783_9_11_n_2),
        .DOD(NLW_texture_data_reg_6720_6783_9_11_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_6720_6783_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "6784" *) 
  (* ram_addr_end = "6847" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0010400000118000),
    .INIT_B(64'hFFE03FFFFFE07FFF),
    .INIT_C(64'hFFE03FFF3FE07FFF),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_6784_6847_0_2
       (.ADDRA({\rgb_out[2]_i_35_0 ,ADDRC[3:2],out[2],\rgb_out[2]_i_27_0 ,\rgb_out[2]_i_27_1 }),
        .ADDRB({\rgb_out[2]_i_35_0 ,ADDRC[3:2],out[2],\rgb_out[2]_i_27_0 ,\rgb_out[2]_i_27_1 }),
        .ADDRC({\rgb_out[2]_i_35_0 ,ADDRC[3:2],out[2],\rgb_out[2]_i_27_0 ,\rgb_out[2]_i_27_1 }),
        .ADDRD({\slv_reg0_reg[5]_rep__4_n_0 ,\slv_reg0_reg[4]_rep__4_n_0 ,\slv_reg0_reg[3]_rep__4_n_0 ,\slv_reg0_reg[2]_rep__4_n_0 ,\slv_reg0_reg[1]_rep__4_n_0 ,\slv_reg0_reg[0]_rep__4_n_0 }),
        .DIA(slv_reg1[0]),
        .DIB(slv_reg1[1]),
        .DIC(slv_reg1[2]),
        .DID(1'b0),
        .DOA(texture_data_reg_6784_6847_0_2_n_0),
        .DOB(texture_data_reg_6784_6847_0_2_n_1),
        .DOC(texture_data_reg_6784_6847_0_2_n_2),
        .DOD(NLW_texture_data_reg_6784_6847_0_2_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_6784_6847_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    texture_data_reg_6784_6847_0_2_i_1
       (.I0(\slv_reg0_reg_n_0_[6] ),
        .I1(\slv_reg0_reg_n_0_[8] ),
        .I2(\slv_reg0_reg_n_0_[10] ),
        .I3(\slv_reg0_reg_n_0_[7] ),
        .I4(\slv_reg0_reg_n_0_[9] ),
        .I5(texture_data_reg_6336_6399_0_2_i_2_n_0),
        .O(texture_data_reg_6784_6847_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "6784" *) 
  (* ram_addr_end = "6847" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'hFFE03FFF3FE07FFF),
    .INIT_B(64'hFFE02FFFFFE077FF),
    .INIT_C(64'hFFF070003FF1F800),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_6784_6847_3_5
       (.ADDRA({\rgb_out[5]_i_35_0 [4:2],out[2],\rgb_out[5]_i_35_0 [1:0]}),
        .ADDRB({\rgb_out[5]_i_35_0 [4:2],out[2],\rgb_out[5]_i_35_0 [1:0]}),
        .ADDRC({\rgb_out[5]_i_35_0 [4:2],out[2],\rgb_out[5]_i_35_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__2_n_0 ,\slv_reg0_reg[4]_rep__2_n_0 ,\slv_reg0_reg[3]_rep__2_n_0 ,\slv_reg0_reg[2]_rep__2_n_0 ,\slv_reg0_reg[1]_rep__2_n_0 ,\slv_reg0_reg[0]_rep__2_n_0 }),
        .DIA(slv_reg1[3]),
        .DIB(slv_reg1[4]),
        .DIC(slv_reg1[5]),
        .DID(1'b0),
        .DOA(texture_data_reg_6784_6847_3_5_n_0),
        .DOB(texture_data_reg_6784_6847_3_5_n_1),
        .DOC(texture_data_reg_6784_6847_3_5_n_2),
        .DOD(NLW_texture_data_reg_6784_6847_3_5_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_6784_6847_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "6784" *) 
  (* ram_addr_end = "6847" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'h001FCFFF001F87FF),
    .INIT_B(64'hFFFFFFFF3FFFFFFF),
    .INIT_C(64'h001FCFFF001F87FF),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_6784_6847_6_8
       (.ADDRA({\rgb_out[8]_i_35_0 [3:1],out[2],\rgb_out[8]_i_35_0 [0],out[0]}),
        .ADDRB({\rgb_out[8]_i_35_0 [3:1],out[2],\rgb_out[8]_i_35_0 [0],out[0]}),
        .ADDRC({\rgb_out[8]_i_35_0 [3:1],out[2],\rgb_out[8]_i_35_0 [0],out[0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__0_n_0 ,\slv_reg0_reg[4]_rep__0_n_0 ,\slv_reg0_reg[3]_rep__0_n_0 ,\slv_reg0_reg[2]_rep__0_n_0 ,\slv_reg0_reg[1]_rep__0_n_0 ,\slv_reg0_reg[0]_rep__0_n_0 }),
        .DIA(slv_reg1[6]),
        .DIB(slv_reg1[7]),
        .DIC(slv_reg1[8]),
        .DID(1'b0),
        .DOA(texture_data_reg_6784_6847_6_8_n_0),
        .DOB(texture_data_reg_6784_6847_6_8_n_1),
        .DOC(texture_data_reg_6784_6847_6_8_n_2),
        .DOD(NLW_texture_data_reg_6784_6847_6_8_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_6784_6847_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "6784" *) 
  (* ram_addr_end = "6847" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'h001FC000C01F8000),
    .INIT_B(64'hFFEFA000FFEE7000),
    .INIT_C(64'hFFFFEFFFFFFFF7FF),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_6784_6847_9_11
       (.ADDRA({\rgb_out[11]_i_52_0 [3:1],out[2],\rgb_out[11]_i_60_0 [1],\rgb_out[11]_i_52_0 [0]}),
        .ADDRB({\rgb_out[11]_i_52_0 [3:1],out[2],\rgb_out[11]_i_60_0 [1],\rgb_out[11]_i_52_0 [0]}),
        .ADDRC({\rgb_out[11]_i_52_0 [3:1],out[2],\rgb_out[11]_i_60_0 [1],\rgb_out[11]_i_52_0 [0]}),
        .ADDRD({\slv_reg0_reg_n_0_[5] ,\slv_reg0_reg_n_0_[4] ,\slv_reg0_reg_n_0_[3] ,\slv_reg0_reg_n_0_[2] ,\slv_reg0_reg_n_0_[1] ,\slv_reg0_reg_n_0_[0] }),
        .DIA(slv_reg1[9]),
        .DIB(slv_reg1[10]),
        .DIC(slv_reg1[11]),
        .DID(1'b0),
        .DOA(texture_data_reg_6784_6847_9_11_n_0),
        .DOB(texture_data_reg_6784_6847_9_11_n_1),
        .DOC(texture_data_reg_6784_6847_9_11_n_2),
        .DOD(NLW_texture_data_reg_6784_6847_9_11_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_6784_6847_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "6848" *) 
  (* ram_addr_end = "6911" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h004600000021C000),
    .INIT_B(64'hFF81FFFFFFC07FFF),
    .INIT_C(64'hFF81FFFFFFC07FFF),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_6848_6911_0_2
       (.ADDRA({\rgb_out[2]_i_35_0 ,ADDRC[3:2],out[2],\rgb_out[2]_i_27_0 ,\rgb_out[2]_i_27_1 }),
        .ADDRB({\rgb_out[2]_i_35_0 ,ADDRC[3:2],out[2],\rgb_out[2]_i_27_0 ,\rgb_out[2]_i_27_1 }),
        .ADDRC({\rgb_out[2]_i_35_0 ,ADDRC[3:2],out[2],\rgb_out[2]_i_27_0 ,\rgb_out[2]_i_27_1 }),
        .ADDRD({\slv_reg0_reg[5]_rep__4_n_0 ,\slv_reg0_reg[4]_rep__4_n_0 ,\slv_reg0_reg[3]_rep__4_n_0 ,\slv_reg0_reg[2]_rep__4_n_0 ,\slv_reg0_reg[1]_rep__4_n_0 ,\slv_reg0_reg[0]_rep__4_n_0 }),
        .DIA(slv_reg1[0]),
        .DIB(slv_reg1[1]),
        .DIC(slv_reg1[2]),
        .DID(1'b0),
        .DOA(texture_data_reg_6848_6911_0_2_n_0),
        .DOB(texture_data_reg_6848_6911_0_2_n_1),
        .DOC(texture_data_reg_6848_6911_0_2_n_2),
        .DOD(NLW_texture_data_reg_6848_6911_0_2_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_6848_6911_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    texture_data_reg_6848_6911_0_2_i_1
       (.I0(\slv_reg0_reg_n_0_[8] ),
        .I1(\slv_reg0_reg_n_0_[12] ),
        .I2(\slv_reg0_reg_n_0_[10] ),
        .I3(texture_data_reg_960_1023_0_2_i_2_n_0),
        .I4(\slv_reg0_reg_n_0_[11] ),
        .I5(\slv_reg0_reg_n_0_[9] ),
        .O(texture_data_reg_6848_6911_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "6848" *) 
  (* ram_addr_end = "6911" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'hFF81FFFFFFC07FFF),
    .INIT_B(64'hFF81BFFEFFC05FFF),
    .INIT_C(64'hFFC7C001FFE1E000),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_6848_6911_3_5
       (.ADDRA({\rgb_out[5]_i_35_0 [4:2],out[2],\rgb_out[5]_i_35_0 [1:0]}),
        .ADDRB({\rgb_out[5]_i_35_0 [4:2],out[2],\rgb_out[5]_i_35_0 [1:0]}),
        .ADDRC({\rgb_out[5]_i_35_0 [4:2],out[2],\rgb_out[5]_i_35_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__2_n_0 ,\slv_reg0_reg[4]_rep__2_n_0 ,\slv_reg0_reg[3]_rep__2_n_0 ,\slv_reg0_reg[2]_rep__2_n_0 ,\slv_reg0_reg[1]_rep__2_n_0 ,\slv_reg0_reg[0]_rep__2_n_0 }),
        .DIA(slv_reg1[3]),
        .DIB(slv_reg1[4]),
        .DIC(slv_reg1[5]),
        .DID(1'b0),
        .DOA(texture_data_reg_6848_6911_3_5_n_0),
        .DOB(texture_data_reg_6848_6911_3_5_n_1),
        .DOC(texture_data_reg_6848_6911_3_5_n_2),
        .DOD(NLW_texture_data_reg_6848_6911_3_5_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_6848_6911_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "6848" *) 
  (* ram_addr_end = "6911" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'h007E3FFE003FDFFF),
    .INIT_B(64'hFFFFFFFFFFFFFFFF),
    .INIT_C(64'h007E3FFE003FDFFF),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_6848_6911_6_8
       (.ADDRA({\rgb_out[8]_i_35_0 [3:1],out[2],\rgb_out[8]_i_35_0 [0],out[0]}),
        .ADDRB({\rgb_out[8]_i_35_0 [3:1],out[2],\rgb_out[8]_i_35_0 [0],out[0]}),
        .ADDRC({\rgb_out[8]_i_35_0 [3:1],out[2],\rgb_out[8]_i_35_0 [0],out[0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__0_n_0 ,\slv_reg0_reg[4]_rep__0_n_0 ,\slv_reg0_reg[3]_rep__0_n_0 ,\slv_reg0_reg[2]_rep__0_n_0 ,\slv_reg0_reg[1]_rep__0_n_0 ,\slv_reg0_reg[0]_rep__0_n_0 }),
        .DIA(slv_reg1[6]),
        .DIB(slv_reg1[7]),
        .DIC(slv_reg1[8]),
        .DID(1'b0),
        .DOA(texture_data_reg_6848_6911_6_8_n_0),
        .DOB(texture_data_reg_6848_6911_6_8_n_1),
        .DOC(texture_data_reg_6848_6911_6_8_n_2),
        .DOD(NLW_texture_data_reg_6848_6911_6_8_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_6848_6911_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "6848" *) 
  (* ram_addr_end = "6911" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'h007E0000003FC000),
    .INIT_B(64'hFFB98000FFDE4000),
    .INIT_C(64'hFFFFBFFEFFFFDFFF),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_6848_6911_9_11
       (.ADDRA({\rgb_out[11]_i_52_0 [3:1],out[2],\rgb_out[11]_i_60_0 [1],\rgb_out[11]_i_52_0 [0]}),
        .ADDRB({\rgb_out[11]_i_52_0 [3:1],out[2],\rgb_out[11]_i_60_0 [1],\rgb_out[11]_i_52_0 [0]}),
        .ADDRC({\rgb_out[11]_i_52_0 [3:1],out[2],\rgb_out[11]_i_60_0 [1],\rgb_out[11]_i_52_0 [0]}),
        .ADDRD({\slv_reg0_reg_n_0_[5] ,\slv_reg0_reg_n_0_[4] ,\slv_reg0_reg_n_0_[3] ,\slv_reg0_reg_n_0_[2] ,\slv_reg0_reg_n_0_[1] ,\slv_reg0_reg_n_0_[0] }),
        .DIA(slv_reg1[9]),
        .DIB(slv_reg1[10]),
        .DIC(slv_reg1[11]),
        .DID(1'b0),
        .DOA(texture_data_reg_6848_6911_9_11_n_0),
        .DOB(texture_data_reg_6848_6911_9_11_n_1),
        .DOC(texture_data_reg_6848_6911_9_11_n_2),
        .DOD(NLW_texture_data_reg_6848_6911_9_11_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_6848_6911_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "6912" *) 
  (* ram_addr_end = "6975" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0120000000980000),
    .INIT_B(64'hFE1FFFFFFF07FFFF),
    .INIT_C(64'hFE1FFFFCFF07FFFE),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_6912_6975_0_2
       (.ADDRA({\rgb_out[2]_i_35_0 ,ADDRC[3:2],out[2],\rgb_out[2]_i_27_0 ,\rgb_out[2]_i_27_1 }),
        .ADDRB({\rgb_out[2]_i_35_0 ,ADDRC[3:2],out[2],\rgb_out[2]_i_27_0 ,\rgb_out[2]_i_27_1 }),
        .ADDRC({\rgb_out[2]_i_35_0 ,ADDRC[3:2],out[2],\rgb_out[2]_i_27_0 ,\rgb_out[2]_i_27_1 }),
        .ADDRD({\slv_reg0_reg[5]_rep__4_n_0 ,\slv_reg0_reg[4]_rep__4_n_0 ,\slv_reg0_reg[3]_rep__4_n_0 ,\slv_reg0_reg[2]_rep__4_n_0 ,\slv_reg0_reg[1]_rep__4_n_0 ,\slv_reg0_reg[0]_rep__4_n_0 }),
        .DIA(slv_reg1[0]),
        .DIB(slv_reg1[1]),
        .DIC(slv_reg1[2]),
        .DID(1'b0),
        .DOA(texture_data_reg_6912_6975_0_2_n_0),
        .DOB(texture_data_reg_6912_6975_0_2_n_1),
        .DOC(texture_data_reg_6912_6975_0_2_n_2),
        .DOD(NLW_texture_data_reg_6912_6975_0_2_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_6912_6975_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    texture_data_reg_6912_6975_0_2_i_1
       (.I0(\slv_reg0_reg_n_0_[7] ),
        .I1(\slv_reg0_reg_n_0_[6] ),
        .I2(\slv_reg0_reg_n_0_[10] ),
        .I3(\slv_reg0_reg_n_0_[9] ),
        .I4(\slv_reg0_reg_n_0_[8] ),
        .I5(texture_data_reg_6336_6399_0_2_i_2_n_0),
        .O(texture_data_reg_6912_6975_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "6912" *) 
  (* ram_addr_end = "6975" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'hFE1FFFFFFF07FFFF),
    .INIT_B(64'hFE1E7FF0FF077FFC),
    .INIT_C(64'hFF3F800CFF9F8002),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_6912_6975_3_5
       (.ADDRA({\rgb_out[5]_i_35_0 [4:2],out[2],\rgb_out[5]_i_35_0 [1:0]}),
        .ADDRB({\rgb_out[5]_i_35_0 [4:2],out[2],\rgb_out[5]_i_35_0 [1:0]}),
        .ADDRC({\rgb_out[5]_i_35_0 [4:2],out[2],\rgb_out[5]_i_35_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__2_n_0 ,\slv_reg0_reg[4]_rep__2_n_0 ,\slv_reg0_reg[3]_rep__2_n_0 ,\slv_reg0_reg[2]_rep__2_n_0 ,\slv_reg0_reg[1]_rep__2_n_0 ,\slv_reg0_reg[0]_rep__2_n_0 }),
        .DIA(slv_reg1[3]),
        .DIB(slv_reg1[4]),
        .DIC(slv_reg1[5]),
        .DID(1'b0),
        .DOA(texture_data_reg_6912_6975_3_5_n_0),
        .DOB(texture_data_reg_6912_6975_3_5_n_1),
        .DOC(texture_data_reg_6912_6975_3_5_n_2),
        .DOD(NLW_texture_data_reg_6912_6975_3_5_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_6912_6975_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "6912" *) 
  (* ram_addr_end = "6975" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'h01E07FF300F87FFD),
    .INIT_B(64'hFFFFFFFCFFFFFFFE),
    .INIT_C(64'h01E07FF000F87FFC),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_6912_6975_6_8
       (.ADDRA({\rgb_out[8]_i_35_0 [3:1],out[2],\rgb_out[8]_i_35_0 [0],\rgb_out[8]_i_27_0 [0]}),
        .ADDRB({\rgb_out[8]_i_35_0 [3:1],out[2],\rgb_out[8]_i_35_0 [0],\rgb_out[8]_i_27_0 [0]}),
        .ADDRC({\rgb_out[8]_i_35_0 [3:1],out[2],\rgb_out[8]_i_35_0 [0],\rgb_out[8]_i_27_0 [0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__0_n_0 ,\slv_reg0_reg[4]_rep__0_n_0 ,\slv_reg0_reg[3]_rep__0_n_0 ,\slv_reg0_reg[2]_rep__0_n_0 ,\slv_reg0_reg[1]_rep__0_n_0 ,\slv_reg0_reg[0]_rep__0_n_0 }),
        .DIA(slv_reg1[6]),
        .DIB(slv_reg1[7]),
        .DIC(slv_reg1[8]),
        .DID(1'b0),
        .DOA(texture_data_reg_6912_6975_6_8_n_0),
        .DOB(texture_data_reg_6912_6975_6_8_n_1),
        .DOC(texture_data_reg_6912_6975_6_8_n_2),
        .DOD(NLW_texture_data_reg_6912_6975_6_8_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_6912_6975_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "6912" *) 
  (* ram_addr_end = "6975" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'h01E0000300F80001),
    .INIT_B(64'hFEDE0000FF670000),
    .INIT_C(64'hFFFE7FF3FFFF7FFD),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_6912_6975_9_11
       (.ADDRA({\rgb_out[11]_i_52_0 [3:1],out[2],\rgb_out[11]_i_60_0 [1],\rgb_out[11]_i_52_0 [0]}),
        .ADDRB({\rgb_out[11]_i_52_0 [3:1],out[2],\rgb_out[11]_i_60_0 [1],\rgb_out[11]_i_52_0 [0]}),
        .ADDRC({\rgb_out[11]_i_52_0 [3:1],out[2],\rgb_out[11]_i_60_0 [1],\rgb_out[11]_i_52_0 [0]}),
        .ADDRD({\slv_reg0_reg_n_0_[5] ,\slv_reg0_reg_n_0_[4] ,\slv_reg0_reg_n_0_[3] ,\slv_reg0_reg_n_0_[2] ,\slv_reg0_reg_n_0_[1] ,\slv_reg0_reg_n_0_[0] }),
        .DIA(slv_reg1[9]),
        .DIB(slv_reg1[10]),
        .DIC(slv_reg1[11]),
        .DID(1'b0),
        .DOA(texture_data_reg_6912_6975_9_11_n_0),
        .DOB(texture_data_reg_6912_6975_9_11_n_1),
        .DOC(texture_data_reg_6912_6975_9_11_n_2),
        .DOD(NLW_texture_data_reg_6912_6975_9_11_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_6912_6975_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "6976" *) 
  (* ram_addr_end = "7039" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0300000001C00000),
    .INIT_B(64'hFCFFFFFFFE3FFFFF),
    .INIT_C(64'hFCFFFFC0FE3FFFF0),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_6976_7039_0_2
       (.ADDRA({\rgb_out[2]_i_35_0 ,ADDRC[3:2],out[2],\rgb_out[2]_i_27_0 ,\rgb_out[2]_i_27_1 }),
        .ADDRB({\rgb_out[2]_i_35_0 ,ADDRC[3:2],out[2],\rgb_out[2]_i_27_0 ,\rgb_out[2]_i_27_1 }),
        .ADDRC({\rgb_out[2]_i_35_0 ,ADDRC[3:2],out[2],\rgb_out[2]_i_27_0 ,\rgb_out[2]_i_27_1 }),
        .ADDRD({\slv_reg0_reg[5]_rep__4_n_0 ,\slv_reg0_reg[4]_rep__4_n_0 ,\slv_reg0_reg[3]_rep__4_n_0 ,\slv_reg0_reg[2]_rep__4_n_0 ,\slv_reg0_reg[1]_rep__4_n_0 ,\slv_reg0_reg[0]_rep__4_n_0 }),
        .DIA(slv_reg1[0]),
        .DIB(slv_reg1[1]),
        .DIC(slv_reg1[2]),
        .DID(1'b0),
        .DOA(texture_data_reg_6976_7039_0_2_n_0),
        .DOB(texture_data_reg_6976_7039_0_2_n_1),
        .DOC(texture_data_reg_6976_7039_0_2_n_2),
        .DOD(NLW_texture_data_reg_6976_7039_0_2_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_6976_7039_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    texture_data_reg_6976_7039_0_2_i_1
       (.I0(\slv_reg0_reg_n_0_[7] ),
        .I1(\slv_reg0_reg_n_0_[12] ),
        .I2(\slv_reg0_reg_n_0_[10] ),
        .I3(texture_data_reg_1856_1919_0_2_i_2_n_0),
        .I4(\slv_reg0_reg_n_0_[11] ),
        .I5(\slv_reg0_reg_n_0_[9] ),
        .O(texture_data_reg_6976_7039_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "6976" *) 
  (* ram_addr_end = "7039" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'hFCFFFFFFFE3FFFFF),
    .INIT_B(64'hFCFFDF80FE3F9FC0),
    .INIT_C(64'hFFFFE040FFFFE030),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_6976_7039_3_5
       (.ADDRA({\rgb_out[5]_i_35_0 [4:2],out[2],\rgb_out[5]_i_35_0 [1:0]}),
        .ADDRB({\rgb_out[5]_i_35_0 [4:2],out[2],\rgb_out[5]_i_35_0 [1:0]}),
        .ADDRC({\rgb_out[5]_i_35_0 [4:2],out[2],\rgb_out[5]_i_35_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__2_n_0 ,\slv_reg0_reg[4]_rep__2_n_0 ,\slv_reg0_reg[3]_rep__2_n_0 ,\slv_reg0_reg[2]_rep__2_n_0 ,\slv_reg0_reg[1]_rep__2_n_0 ,\slv_reg0_reg[0]_rep__2_n_0 }),
        .DIA(slv_reg1[3]),
        .DIB(slv_reg1[4]),
        .DIC(slv_reg1[5]),
        .DID(1'b0),
        .DOA(texture_data_reg_6976_7039_3_5_n_0),
        .DOB(texture_data_reg_6976_7039_3_5_n_1),
        .DOC(texture_data_reg_6976_7039_3_5_n_2),
        .DOD(NLW_texture_data_reg_6976_7039_3_5_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_6976_7039_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "6976" *) 
  (* ram_addr_end = "7039" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'h03001FBF01C01FCF),
    .INIT_B(64'hFFFFFFC0FFFFFFF0),
    .INIT_C(64'h03001F8001C01FC0),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_6976_7039_6_8
       (.ADDRA({\rgb_out[8]_i_35_0 [3:1],out[2],\rgb_out[8]_i_35_0 [0],out[0]}),
        .ADDRB({\rgb_out[8]_i_35_0 [3:1],out[2],\rgb_out[8]_i_35_0 [0],out[0]}),
        .ADDRC({\rgb_out[8]_i_35_0 [3:1],out[2],\rgb_out[8]_i_35_0 [0],\rgb_out[8]_i_27_0 [0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__0_n_0 ,\slv_reg0_reg[4]_rep__0_n_0 ,\slv_reg0_reg[3]_rep__0_n_0 ,\slv_reg0_reg[2]_rep__0_n_0 ,\slv_reg0_reg[1]_rep__0_n_0 ,\slv_reg0_reg[0]_rep__0_n_0 }),
        .DIA(slv_reg1[6]),
        .DIB(slv_reg1[7]),
        .DIC(slv_reg1[8]),
        .DID(1'b0),
        .DOA(texture_data_reg_6976_7039_6_8_n_0),
        .DOB(texture_data_reg_6976_7039_6_8_n_1),
        .DOC(texture_data_reg_6976_7039_6_8_n_2),
        .DOD(NLW_texture_data_reg_6976_7039_6_8_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_6976_7039_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "6976" *) 
  (* ram_addr_end = "7039" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'h0300003F01C0000F),
    .INIT_B(64'hFCFFC000FE3F8000),
    .INIT_C(64'hFFFFDFBFFFFF9FCF),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_6976_7039_9_11
       (.ADDRA({\rgb_out[11]_i_52_0 [3:1],out[2],\rgb_out[11]_i_60_0 [1],\rgb_out[11]_i_52_0 [0]}),
        .ADDRB({\rgb_out[11]_i_52_0 [3:1],out[2],\rgb_out[11]_i_60_0 [1],\rgb_out[11]_i_52_0 [0]}),
        .ADDRC({\rgb_out[11]_i_52_0 [3:1],out[2],\rgb_out[11]_i_60_0 [1],\rgb_out[11]_i_52_0 [0]}),
        .ADDRD({\slv_reg0_reg_n_0_[5] ,\slv_reg0_reg_n_0_[4] ,\slv_reg0_reg_n_0_[3] ,\slv_reg0_reg_n_0_[2] ,\slv_reg0_reg_n_0_[1] ,\slv_reg0_reg_n_0_[0] }),
        .DIA(slv_reg1[9]),
        .DIB(slv_reg1[10]),
        .DIC(slv_reg1[11]),
        .DID(1'b0),
        .DOA(texture_data_reg_6976_7039_9_11_n_0),
        .DOB(texture_data_reg_6976_7039_9_11_n_1),
        .DOC(texture_data_reg_6976_7039_9_11_n_2),
        .DOD(NLW_texture_data_reg_6976_7039_9_11_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_6976_7039_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "7040" *) 
  (* ram_addr_end = "7103" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000004000000),
    .INIT_B(64'hFFFFFFFFFBFFFFFF),
    .INIT_C(64'hFFFFFF80FBFFFF80),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_7040_7103_0_2
       (.ADDRA({\rgb_out[2]_i_35_0 ,ADDRC[3:2],out[2],\rgb_out[2]_i_27_0 ,\rgb_out[2]_i_27_1 }),
        .ADDRB({\rgb_out[2]_i_35_0 ,ADDRC[3:2],out[2],\rgb_out[2]_i_27_0 ,\rgb_out[2]_i_27_1 }),
        .ADDRC({\rgb_out[2]_i_35_0 ,ADDRC[3:2],out[2],\rgb_out[2]_i_27_0 ,\rgb_out[2]_i_27_1 }),
        .ADDRD({\slv_reg0_reg[5]_rep__4_n_0 ,\slv_reg0_reg[4]_rep__4_n_0 ,\slv_reg0_reg[3]_rep__4_n_0 ,\slv_reg0_reg[2]_rep__4_n_0 ,\slv_reg0_reg[1]_rep__4_n_0 ,\slv_reg0_reg[0]_rep__4_n_0 }),
        .DIA(slv_reg1[0]),
        .DIB(slv_reg1[1]),
        .DIC(slv_reg1[2]),
        .DID(1'b0),
        .DOA(texture_data_reg_7040_7103_0_2_n_0),
        .DOB(texture_data_reg_7040_7103_0_2_n_1),
        .DOC(texture_data_reg_7040_7103_0_2_n_2),
        .DOD(NLW_texture_data_reg_7040_7103_0_2_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_7040_7103_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    texture_data_reg_7040_7103_0_2_i_1
       (.I0(\slv_reg0_reg_n_0_[6] ),
        .I1(\slv_reg0_reg_n_0_[12] ),
        .I2(\slv_reg0_reg_n_0_[10] ),
        .I3(texture_data_reg_1920_1983_0_2_i_2_n_0),
        .I4(\slv_reg0_reg_n_0_[11] ),
        .I5(\slv_reg0_reg_n_0_[9] ),
        .O(texture_data_reg_7040_7103_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "7040" *) 
  (* ram_addr_end = "7103" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'hFFFFFFFFFBFFFFFF),
    .INIT_B(64'hFFFF7F00FBFFBE00),
    .INIT_C(64'hFFFF8080FFFFC180),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_7040_7103_3_5
       (.ADDRA({\rgb_out[5]_i_35_0 [4:2],out[2],\rgb_out[5]_i_35_0 [1:0]}),
        .ADDRB({\rgb_out[5]_i_35_0 [4:2],out[2],\rgb_out[5]_i_35_0 [1:0]}),
        .ADDRC({\rgb_out[5]_i_35_0 [4:2],out[2],\rgb_out[5]_i_35_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__2_n_0 ,\slv_reg0_reg[4]_rep__2_n_0 ,\slv_reg0_reg[3]_rep__2_n_0 ,\slv_reg0_reg[2]_rep__2_n_0 ,\slv_reg0_reg[1]_rep__2_n_0 ,\slv_reg0_reg[0]_rep__2_n_0 }),
        .DIA(slv_reg1[3]),
        .DIB(slv_reg1[4]),
        .DIC(slv_reg1[5]),
        .DID(1'b0),
        .DOA(texture_data_reg_7040_7103_3_5_n_0),
        .DOB(texture_data_reg_7040_7103_3_5_n_1),
        .DOC(texture_data_reg_7040_7103_3_5_n_2),
        .DOD(NLW_texture_data_reg_7040_7103_3_5_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_7040_7103_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "7040" *) 
  (* ram_addr_end = "7103" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'h00007F7F04003E7F),
    .INIT_B(64'hFFFFFF80FFFFFF80),
    .INIT_C(64'h00007F0004003E00),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_7040_7103_6_8
       (.ADDRA({\rgb_out[8]_i_35_0 [3:1],out[2],\rgb_out[8]_i_35_0 [0],out[0]}),
        .ADDRB({\rgb_out[8]_i_35_0 [3:1],out[2],\rgb_out[8]_i_35_0 [0],out[0]}),
        .ADDRC({\rgb_out[8]_i_35_0 [3:1],out[2],\rgb_out[8]_i_35_0 [0],out[0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__0_n_0 ,\slv_reg0_reg[4]_rep__0_n_0 ,\slv_reg0_reg[3]_rep__0_n_0 ,\slv_reg0_reg[2]_rep__0_n_0 ,\slv_reg0_reg[1]_rep__0_n_0 ,\slv_reg0_reg[0]_rep__0_n_0 }),
        .DIA(slv_reg1[6]),
        .DIB(slv_reg1[7]),
        .DIC(slv_reg1[8]),
        .DID(1'b0),
        .DOA(texture_data_reg_7040_7103_6_8_n_0),
        .DOB(texture_data_reg_7040_7103_6_8_n_1),
        .DOC(texture_data_reg_7040_7103_6_8_n_2),
        .DOD(NLW_texture_data_reg_7040_7103_6_8_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_7040_7103_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "7040" *) 
  (* ram_addr_end = "7103" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'h0000007F0400007F),
    .INIT_B(64'hFFFF0000FBFF8000),
    .INIT_C(64'hFFFF7F7FFFFFBE7F),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_7040_7103_9_11
       (.ADDRA({\rgb_out[11]_i_52_0 [3:1],out[2],\rgb_out[11]_i_60_0 [1],\rgb_out[11]_i_52_0 [0]}),
        .ADDRB({\rgb_out[11]_i_52_0 [3:1],out[2],\rgb_out[11]_i_60_0 [1],\rgb_out[11]_i_52_0 [0]}),
        .ADDRC({\rgb_out[11]_i_52_0 [3:1],out[2],\rgb_out[11]_i_60_0 [1],\rgb_out[11]_i_52_0 [0]}),
        .ADDRD({\slv_reg0_reg_n_0_[5] ,\slv_reg0_reg_n_0_[4] ,\slv_reg0_reg_n_0_[3] ,\slv_reg0_reg_n_0_[2] ,\slv_reg0_reg_n_0_[1] ,\slv_reg0_reg_n_0_[0] }),
        .DIA(slv_reg1[9]),
        .DIB(slv_reg1[10]),
        .DIC(slv_reg1[11]),
        .DID(1'b0),
        .DOA(texture_data_reg_7040_7103_9_11_n_0),
        .DOB(texture_data_reg_7040_7103_9_11_n_1),
        .DOC(texture_data_reg_7040_7103_9_11_n_2),
        .DOD(NLW_texture_data_reg_7040_7103_9_11_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_7040_7103_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "704" *) 
  (* ram_addr_end = "767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0505D8431E07F87F),
    .INIT_B(64'h0202203C00000000),
    .INIT_C(64'h07FFFFFF07FFFFFF),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_704_767_0_2
       (.ADDRA({ADDRC[4],\rgb_out[2]_i_26_0 ,out[2],ADDRC[1:0]}),
        .ADDRB({ADDRC[4],\rgb_out[2]_i_26_0 ,out[2],ADDRC[1:0]}),
        .ADDRC({ADDRC[4],\rgb_out[2]_i_26_0 ,out[2],ADDRC[1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__5_n_0 ,\slv_reg0_reg[4]_rep__5_n_0 ,\slv_reg0_reg[3]_rep__5_n_0 ,\slv_reg0_reg[2]_rep__5_n_0 ,\slv_reg0_reg[1]_rep__5_n_0 ,\slv_reg0_reg[0]_rep__5_n_0 }),
        .DIA(slv_reg1[0]),
        .DIB(slv_reg1[1]),
        .DIC(slv_reg1[2]),
        .DID(1'b0),
        .DOA(texture_data_reg_704_767_0_2_n_0),
        .DOB(texture_data_reg_704_767_0_2_n_1),
        .DOC(texture_data_reg_704_767_0_2_n_2),
        .DOD(NLW_texture_data_reg_704_767_0_2_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_704_767_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    texture_data_reg_704_767_0_2_i_1
       (.I0(\slv_reg0_reg_n_0_[7] ),
        .I1(\slv_reg0_reg_n_0_[6] ),
        .I2(\slv_reg0_reg_n_0_[9] ),
        .I3(\slv_reg0_reg_n_0_[10] ),
        .I4(\slv_reg0_reg_n_0_[8] ),
        .I5(texture_data_reg_64_127_0_2_i_2_n_0),
        .O(texture_data_reg_704_767_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "704" *) 
  (* ram_addr_end = "767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0505D8431E07F87F),
    .INIT_C(64'h0202203C00000000),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_704_767_3_5
       (.ADDRA({\rgb_out[5]_i_27_0 [4:2],out[2],\rgb_out[5]_i_27_0 [1:0]}),
        .ADDRB({\rgb_out[5]_i_27_0 [4:2],out[2],\rgb_out[5]_i_27_0 [1:0]}),
        .ADDRC({\rgb_out[5]_i_27_0 [4:2],out[2],\rgb_out[5]_i_27_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__3_n_0 ,\slv_reg0_reg[4]_rep__3_n_0 ,\slv_reg0_reg[3]_rep__3_n_0 ,\slv_reg0_reg[2]_rep__3_n_0 ,\slv_reg0_reg[1]_rep__3_n_0 ,\slv_reg0_reg[0]_rep__3_n_0 }),
        .DIA(slv_reg1[3]),
        .DIB(slv_reg1[4]),
        .DIC(slv_reg1[5]),
        .DID(1'b0),
        .DOA(texture_data_reg_704_767_3_5_n_0),
        .DOB(texture_data_reg_704_767_3_5_n_1),
        .DOC(texture_data_reg_704_767_3_5_n_2),
        .DOD(NLW_texture_data_reg_704_767_3_5_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_704_767_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "704" *) 
  (* ram_addr_end = "767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'h07FFFFFF07FFFFFF),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0505D8431E07F87F),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_704_767_6_8
       (.ADDRA({\rgb_out[8]_i_27_0 [4:2],out[2],\rgb_out[8]_i_27_0 [1:0]}),
        .ADDRB({\rgb_out[8]_i_27_0 [4:2],out[2],\rgb_out[8]_i_27_0 [1:0]}),
        .ADDRC({\rgb_out[8]_i_27_0 [4:2],out[2],\rgb_out[8]_i_27_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__1_n_0 ,\slv_reg0_reg[4]_rep__1_n_0 ,\slv_reg0_reg[3]_rep__1_n_0 ,\slv_reg0_reg[2]_rep__1_n_0 ,\slv_reg0_reg[1]_rep__1_n_0 ,\slv_reg0_reg[0]_rep__1_n_0 }),
        .DIA(slv_reg1[6]),
        .DIB(slv_reg1[7]),
        .DIC(slv_reg1[8]),
        .DID(1'b0),
        .DOA(texture_data_reg_704_767_6_8_n_0),
        .DOB(texture_data_reg_704_767_6_8_n_1),
        .DOC(texture_data_reg_704_767_6_8_n_2),
        .DOD(NLW_texture_data_reg_704_767_6_8_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_704_767_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "704" *) 
  (* ram_addr_end = "767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'h0202203C00000000),
    .INIT_B(64'h07FFFFFF07FFFFFF),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_704_767_9_11
       (.ADDRA({\rgb_out[11]_i_44_0 [3],\rgb_out[11]_i_32_0 [3:2],out[2],\rgb_out[11]_i_44_0 [0],\rgb_out[11]_i_32_0 [0]}),
        .ADDRB({\rgb_out[11]_i_44_0 [3],\rgb_out[11]_i_32_0 [3:2],out[2],\rgb_out[11]_i_44_0 [0],\rgb_out[11]_i_32_0 [0]}),
        .ADDRC({\rgb_out[11]_i_44_0 [3],\rgb_out[11]_i_32_0 [3:2],out[2],\rgb_out[11]_i_44_0 [0],\rgb_out[11]_i_32_0 [0]}),
        .ADDRD({\slv_reg0_reg[5]_rep_n_0 ,\slv_reg0_reg[4]_rep_n_0 ,\slv_reg0_reg[3]_rep_n_0 ,\slv_reg0_reg[2]_rep_n_0 ,\slv_reg0_reg[1]_rep_n_0 ,\slv_reg0_reg[0]_rep_n_0 }),
        .DIA(slv_reg1[9]),
        .DIB(slv_reg1[10]),
        .DIC(slv_reg1[11]),
        .DID(1'b0),
        .DOA(texture_data_reg_704_767_9_11_n_0),
        .DOB(texture_data_reg_704_767_9_11_n_1),
        .DOC(texture_data_reg_704_767_9_11_n_2),
        .DOD(NLW_texture_data_reg_704_767_9_11_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_704_767_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "7104" *) 
  (* ram_addr_end = "7167" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'hFFFFFFFFFFFFFFFF),
    .INIT_C(64'hFFFFFFC0FFFFFFE0),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_7104_7167_0_2
       (.ADDRA({\rgb_out[2]_i_35_0 ,ADDRC[3:2],out[2],\rgb_out[2]_i_27_0 ,\rgb_out[2]_i_27_1 }),
        .ADDRB({\rgb_out[2]_i_35_0 ,ADDRC[3:2],out[2],\rgb_out[2]_i_27_0 ,\rgb_out[2]_i_27_1 }),
        .ADDRC({\rgb_out[2]_i_35_0 ,ADDRC[3:2],out[2],\rgb_out[2]_i_27_0 ,\rgb_out[2]_i_27_1 }),
        .ADDRD({\slv_reg0_reg[5]_rep__4_n_0 ,\slv_reg0_reg[4]_rep__4_n_0 ,\slv_reg0_reg[3]_rep__4_n_0 ,\slv_reg0_reg[2]_rep__4_n_0 ,\slv_reg0_reg[1]_rep__4_n_0 ,\slv_reg0_reg[0]_rep__4_n_0 }),
        .DIA(slv_reg1[0]),
        .DIB(slv_reg1[1]),
        .DIC(slv_reg1[2]),
        .DID(1'b0),
        .DOA(texture_data_reg_7104_7167_0_2_n_0),
        .DOB(texture_data_reg_7104_7167_0_2_n_1),
        .DOC(texture_data_reg_7104_7167_0_2_n_2),
        .DOD(NLW_texture_data_reg_7104_7167_0_2_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_7104_7167_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    texture_data_reg_7104_7167_0_2_i_1
       (.I0(texture_data_reg_6336_6399_0_2_i_2_n_0),
        .I1(\slv_reg0_reg_n_0_[10] ),
        .I2(\slv_reg0_reg_n_0_[6] ),
        .I3(\slv_reg0_reg_n_0_[7] ),
        .I4(\slv_reg0_reg_n_0_[9] ),
        .I5(\slv_reg0_reg_n_0_[8] ),
        .O(texture_data_reg_7104_7167_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "7104" *) 
  (* ram_addr_end = "7167" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'hFFFFFFFFFFFFFFFF),
    .INIT_B(64'hFFFEFF00FFFEFF80),
    .INIT_C(64'hFFFF00C0FFFF0060),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_7104_7167_3_5
       (.ADDRA({\rgb_out[5]_i_35_0 [4:2],out[2],\rgb_out[5]_i_35_0 [1:0]}),
        .ADDRB({\rgb_out[5]_i_35_0 [4:2],out[2],\rgb_out[5]_i_35_0 [1:0]}),
        .ADDRC({\rgb_out[5]_i_35_0 [4:2],out[2],\rgb_out[5]_i_35_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__2_n_0 ,\slv_reg0_reg[4]_rep__2_n_0 ,\slv_reg0_reg[3]_rep__2_n_0 ,\slv_reg0_reg[2]_rep__2_n_0 ,\slv_reg0_reg[1]_rep__2_n_0 ,\slv_reg0_reg[0]_rep__2_n_0 }),
        .DIA(slv_reg1[3]),
        .DIB(slv_reg1[4]),
        .DIC(slv_reg1[5]),
        .DID(1'b0),
        .DOA(texture_data_reg_7104_7167_3_5_n_0),
        .DOB(texture_data_reg_7104_7167_3_5_n_1),
        .DOC(texture_data_reg_7104_7167_3_5_n_2),
        .DOD(NLW_texture_data_reg_7104_7167_3_5_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_7104_7167_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "7104" *) 
  (* ram_addr_end = "7167" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'h0000FF3F0000FF9F),
    .INIT_B(64'hFFFFFFC0FFFFFFE0),
    .INIT_C(64'h0000FF000000FF80),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_7104_7167_6_8
       (.ADDRA({\rgb_out[8]_i_35_0 [3:1],out[2],\rgb_out[8]_i_35_0 [0],out[0]}),
        .ADDRB({\rgb_out[8]_i_35_0 [3:1],out[2],\rgb_out[8]_i_35_0 [0],out[0]}),
        .ADDRC({\rgb_out[8]_i_35_0 [3:1],out[2],\rgb_out[8]_i_35_0 [0],out[0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__0_n_0 ,\slv_reg0_reg[4]_rep__0_n_0 ,\slv_reg0_reg[3]_rep__0_n_0 ,\slv_reg0_reg[2]_rep__0_n_0 ,\slv_reg0_reg[1]_rep__0_n_0 ,\slv_reg0_reg[0]_rep__0_n_0 }),
        .DIA(slv_reg1[6]),
        .DIB(slv_reg1[7]),
        .DIC(slv_reg1[8]),
        .DID(1'b0),
        .DOA(texture_data_reg_7104_7167_6_8_n_0),
        .DOB(texture_data_reg_7104_7167_6_8_n_1),
        .DOC(texture_data_reg_7104_7167_6_8_n_2),
        .DOD(NLW_texture_data_reg_7104_7167_6_8_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_7104_7167_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "7104" *) 
  (* ram_addr_end = "7167" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'h0000003F0000001F),
    .INIT_B(64'hFFFE0000FFFE0000),
    .INIT_C(64'hFFFEFF3FFFFEFF9F),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_7104_7167_9_11
       (.ADDRA({\rgb_out[11]_i_52_0 [3:1],out[2],\rgb_out[11]_i_60_0 [1],\rgb_out[11]_i_52_0 [0]}),
        .ADDRB({\rgb_out[11]_i_52_0 [3:1],out[2],\rgb_out[11]_i_60_0 [1],\rgb_out[11]_i_52_0 [0]}),
        .ADDRC({\rgb_out[11]_i_52_0 [3:1],out[2],\rgb_out[11]_i_60_0 [1],\rgb_out[11]_i_52_0 [0]}),
        .ADDRD({\slv_reg0_reg_n_0_[5] ,\slv_reg0_reg_n_0_[4] ,\slv_reg0_reg_n_0_[3] ,\slv_reg0_reg_n_0_[2] ,\slv_reg0_reg_n_0_[1] ,\slv_reg0_reg_n_0_[0] }),
        .DIA(slv_reg1[9]),
        .DIB(slv_reg1[10]),
        .DIC(slv_reg1[11]),
        .DID(1'b0),
        .DOA(texture_data_reg_7104_7167_9_11_n_0),
        .DOB(texture_data_reg_7104_7167_9_11_n_1),
        .DOC(texture_data_reg_7104_7167_9_11_n_2),
        .DOD(NLW_texture_data_reg_7104_7167_9_11_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_7104_7167_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "7168" *) 
  (* ram_addr_end = "7231" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'hFFFFFFFFFFFFFFFF),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_7168_7231_0_2
       (.ADDRA({\rgb_out[2]_i_35_0 ,ADDRC[3:2],out[2],\rgb_out[2]_i_27_0 ,\rgb_out[2]_i_27_1 }),
        .ADDRB({\rgb_out[2]_i_35_0 ,ADDRC[3:2],out[2],\rgb_out[2]_i_27_0 ,\rgb_out[2]_i_27_1 }),
        .ADDRC({\rgb_out[2]_i_35_0 ,ADDRC[3:2],out[2],\rgb_out[2]_i_27_0 ,\rgb_out[2]_i_27_1 }),
        .ADDRD({\slv_reg0_reg[5]_rep__4_n_0 ,\slv_reg0_reg[4]_rep__4_n_0 ,\slv_reg0_reg[3]_rep__4_n_0 ,\slv_reg0_reg[2]_rep__4_n_0 ,\slv_reg0_reg[1]_rep__4_n_0 ,\slv_reg0_reg[0]_rep__4_n_0 }),
        .DIA(slv_reg1[0]),
        .DIB(slv_reg1[1]),
        .DIC(slv_reg1[2]),
        .DID(1'b0),
        .DOA(texture_data_reg_7168_7231_0_2_n_0),
        .DOB(texture_data_reg_7168_7231_0_2_n_1),
        .DOC(texture_data_reg_7168_7231_0_2_n_2),
        .DOD(NLW_texture_data_reg_7168_7231_0_2_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_7168_7231_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    texture_data_reg_7168_7231_0_2_i_1
       (.I0(\slv_reg0_reg_n_0_[10] ),
        .I1(\slv_reg0_reg_n_0_[11] ),
        .I2(\slv_reg0_reg_n_0_[12] ),
        .I3(texture_data_reg_0_63_0_2_i_3_n_0),
        .I4(\slv_reg0_reg_n_0_[9] ),
        .I5(\slv_reg0_reg_n_0_[8] ),
        .O(texture_data_reg_7168_7231_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "7168" *) 
  (* ram_addr_end = "7231" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'hFFFFFFFFFFFFFFFF),
    .INIT_C(64'hFFFFFFFFFFFFFFFF),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_7168_7231_3_5
       (.ADDRA({\rgb_out[5]_i_35_0 [4:2],out[2],\rgb_out[5]_i_35_0 [1:0]}),
        .ADDRB({\rgb_out[5]_i_35_0 [4:2],out[2],\rgb_out[5]_i_35_0 [1:0]}),
        .ADDRC({\rgb_out[5]_i_35_0 [4:2],out[2],\rgb_out[5]_i_35_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__2_n_0 ,\slv_reg0_reg[4]_rep__2_n_0 ,\slv_reg0_reg[3]_rep__2_n_0 ,\slv_reg0_reg[2]_rep__2_n_0 ,\slv_reg0_reg[1]_rep__2_n_0 ,\slv_reg0_reg[0]_rep__2_n_0 }),
        .DIA(slv_reg1[3]),
        .DIB(slv_reg1[4]),
        .DIC(slv_reg1[5]),
        .DID(1'b0),
        .DOA(texture_data_reg_7168_7231_3_5_n_0),
        .DOB(texture_data_reg_7168_7231_3_5_n_1),
        .DOC(texture_data_reg_7168_7231_3_5_n_2),
        .DOD(NLW_texture_data_reg_7168_7231_3_5_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_7168_7231_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "7168" *) 
  (* ram_addr_end = "7231" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'hFFFFFFFFFFFFFFFF),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_7168_7231_6_8
       (.ADDRA({\rgb_out[8]_i_35_0 [3:1],out[2],\rgb_out[8]_i_35_0 [0],\rgb_out[8]_i_27_0 [0]}),
        .ADDRB({\rgb_out[8]_i_35_0 [3:1],out[2],\rgb_out[8]_i_35_0 [0],\rgb_out[8]_i_27_0 [0]}),
        .ADDRC({\rgb_out[8]_i_35_0 [3:1],out[2],\rgb_out[8]_i_27_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__0_n_0 ,\slv_reg0_reg[4]_rep__0_n_0 ,\slv_reg0_reg[3]_rep__0_n_0 ,\slv_reg0_reg[2]_rep__0_n_0 ,\slv_reg0_reg[1]_rep__0_n_0 ,\slv_reg0_reg[0]_rep__0_n_0 }),
        .DIA(slv_reg1[6]),
        .DIB(slv_reg1[7]),
        .DIC(slv_reg1[8]),
        .DID(1'b0),
        .DOA(texture_data_reg_7168_7231_6_8_n_0),
        .DOB(texture_data_reg_7168_7231_6_8_n_1),
        .DOC(texture_data_reg_7168_7231_6_8_n_2),
        .DOD(NLW_texture_data_reg_7168_7231_6_8_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_7168_7231_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "7168" *) 
  (* ram_addr_end = "7231" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'hFFFFFFFFFFFFFFFF),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_7168_7231_9_11
       (.ADDRA({\rgb_out[11]_i_52_0 [3:1],out[2],\rgb_out[11]_i_60_0 [1],\rgb_out[11]_i_52_0 [0]}),
        .ADDRB({\rgb_out[11]_i_52_0 [3:1],out[2],\rgb_out[11]_i_60_0 [1],\rgb_out[11]_i_52_0 [0]}),
        .ADDRC({\rgb_out[11]_i_52_0 [3:1],out[2],\rgb_out[2]_i_43_0 [1],\rgb_out[11]_i_52_0 [0]}),
        .ADDRD({\slv_reg0_reg_n_0_[5] ,\slv_reg0_reg_n_0_[4] ,\slv_reg0_reg_n_0_[3] ,\slv_reg0_reg_n_0_[2] ,\slv_reg0_reg_n_0_[1] ,\slv_reg0_reg_n_0_[0] }),
        .DIA(slv_reg1[9]),
        .DIB(slv_reg1[10]),
        .DIC(slv_reg1[11]),
        .DID(1'b0),
        .DOA(texture_data_reg_7168_7231_9_11_n_0),
        .DOB(texture_data_reg_7168_7231_9_11_n_1),
        .DOC(texture_data_reg_7168_7231_9_11_n_2),
        .DOD(NLW_texture_data_reg_7168_7231_9_11_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_7168_7231_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "7232" *) 
  (* ram_addr_end = "7295" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h00F80000FF000000),
    .INIT_C(64'h0007FFFF00FFFFFF),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_7232_7295_0_2
       (.ADDRA({\rgb_out[2]_i_35_0 ,ADDRC[3:2],out[2],\rgb_out[2]_i_27_0 ,\rgb_out[2]_i_27_1 }),
        .ADDRB({\rgb_out[2]_i_35_0 ,ADDRC[3:2],out[2],\rgb_out[2]_i_27_0 ,\rgb_out[2]_i_27_1 }),
        .ADDRC({\rgb_out[2]_i_35_0 ,ADDRC[3:2],out[2],\rgb_out[2]_i_27_0 ,\rgb_out[2]_i_27_1 }),
        .ADDRD({\slv_reg0_reg[5]_rep__4_n_0 ,\slv_reg0_reg[4]_rep__4_n_0 ,\slv_reg0_reg[3]_rep__4_n_0 ,\slv_reg0_reg[2]_rep__4_n_0 ,\slv_reg0_reg[1]_rep__4_n_0 ,\slv_reg0_reg[0]_rep__4_n_0 }),
        .DIA(slv_reg1[0]),
        .DIB(slv_reg1[1]),
        .DIC(slv_reg1[2]),
        .DID(1'b0),
        .DOA(texture_data_reg_7232_7295_0_2_n_0),
        .DOB(texture_data_reg_7232_7295_0_2_n_1),
        .DOC(texture_data_reg_7232_7295_0_2_n_2),
        .DOD(NLW_texture_data_reg_7232_7295_0_2_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_7232_7295_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    texture_data_reg_7232_7295_0_2_i_1
       (.I0(\slv_reg0_reg_n_0_[7] ),
        .I1(\slv_reg0_reg_n_0_[8] ),
        .I2(\slv_reg0_reg_n_0_[9] ),
        .I3(\slv_reg0_reg_n_0_[6] ),
        .I4(\slv_reg0_reg_n_0_[10] ),
        .I5(texture_data_reg_6336_6399_0_2_i_2_n_0),
        .O(texture_data_reg_7232_7295_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "7232" *) 
  (* ram_addr_end = "7295" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h00FFFFFFFFFFFFFF),
    .INIT_C(64'h0007FFFF00FFFFFF),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_7232_7295_3_5
       (.ADDRA({\rgb_out[5]_i_35_0 [4:2],out[2],\rgb_out[5]_i_35_0 [1:0]}),
        .ADDRB({\rgb_out[5]_i_35_0 [4:2],out[2],\rgb_out[5]_i_35_0 [1:0]}),
        .ADDRC({\rgb_out[5]_i_35_0 [4:2],out[2],\rgb_out[5]_i_35_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__2_n_0 ,\slv_reg0_reg[4]_rep__2_n_0 ,\slv_reg0_reg[3]_rep__2_n_0 ,\slv_reg0_reg[2]_rep__2_n_0 ,\slv_reg0_reg[1]_rep__2_n_0 ,\slv_reg0_reg[0]_rep__2_n_0 }),
        .DIA(slv_reg1[3]),
        .DIB(slv_reg1[4]),
        .DIC(slv_reg1[5]),
        .DID(1'b0),
        .DOA(texture_data_reg_7232_7295_3_5_n_0),
        .DOB(texture_data_reg_7232_7295_3_5_n_1),
        .DOC(texture_data_reg_7232_7295_3_5_n_2),
        .DOD(NLW_texture_data_reg_7232_7295_3_5_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_7232_7295_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "7232" *) 
  (* ram_addr_end = "7295" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'hFF00000000000000),
    .INIT_B(64'hFF07FFFF00FFFFFF),
    .INIT_C(64'hFF00000000000000),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_7232_7295_6_8
       (.ADDRA({\rgb_out[8]_i_35_0 [3:1],out[2],\rgb_out[8]_i_35_0 [0],\rgb_out[8]_i_27_0 [0]}),
        .ADDRB({\rgb_out[8]_i_35_0 [3:1],out[2],\rgb_out[8]_i_35_0 [0],\rgb_out[8]_i_27_0 [0]}),
        .ADDRC({\rgb_out[8]_i_35_0 [3:1],out[2],\rgb_out[8]_i_35_0 [0],\rgb_out[8]_i_27_0 [0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__0_n_0 ,\slv_reg0_reg[4]_rep__0_n_0 ,\slv_reg0_reg[3]_rep__0_n_0 ,\slv_reg0_reg[2]_rep__0_n_0 ,\slv_reg0_reg[1]_rep__0_n_0 ,\slv_reg0_reg[0]_rep__0_n_0 }),
        .DIA(slv_reg1[6]),
        .DIB(slv_reg1[7]),
        .DIC(slv_reg1[8]),
        .DID(1'b0),
        .DOA(texture_data_reg_7232_7295_6_8_n_0),
        .DOB(texture_data_reg_7232_7295_6_8_n_1),
        .DOC(texture_data_reg_7232_7295_6_8_n_2),
        .DOD(NLW_texture_data_reg_7232_7295_6_8_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_7232_7295_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "7232" *) 
  (* ram_addr_end = "7295" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'hFFFFFFFFFFFFFFFF),
    .INIT_B(64'hFFF80000FF000000),
    .INIT_C(64'hFFF80000FF000000),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_7232_7295_9_11
       (.ADDRA({\rgb_out[11]_i_52_0 [3:1],out[2],\rgb_out[11]_i_60_0 [1],\rgb_out[11]_i_52_0 [0]}),
        .ADDRB({\rgb_out[11]_i_52_0 [3:1],out[2],\rgb_out[11]_i_60_0 [1],\rgb_out[11]_i_52_0 [0]}),
        .ADDRC({\rgb_out[11]_i_52_0 [3:1],out[2],\rgb_out[11]_i_60_0 [1],\rgb_out[11]_i_52_0 [0]}),
        .ADDRD({\slv_reg0_reg_n_0_[5] ,\slv_reg0_reg_n_0_[4] ,\slv_reg0_reg_n_0_[3] ,\slv_reg0_reg_n_0_[2] ,\slv_reg0_reg_n_0_[1] ,\slv_reg0_reg_n_0_[0] }),
        .DIA(slv_reg1[9]),
        .DIB(slv_reg1[10]),
        .DIC(slv_reg1[11]),
        .DID(1'b0),
        .DOA(texture_data_reg_7232_7295_9_11_n_0),
        .DOB(texture_data_reg_7232_7295_9_11_n_1),
        .DOC(texture_data_reg_7232_7295_9_11_n_2),
        .DOD(NLW_texture_data_reg_7232_7295_9_11_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_7232_7295_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "7296" *) 
  (* ram_addr_end = "7359" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000180000000000),
    .INIT_B(64'h0001800F00060006),
    .INIT_C(64'h000067FF0001FFFF),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_7296_7359_0_2
       (.ADDRA({\rgb_out[2]_i_35_0 ,ADDRC[3:2],out[2],\rgb_out[2]_i_27_0 ,\rgb_out[2]_i_27_1 }),
        .ADDRB({\rgb_out[2]_i_35_0 ,ADDRC[3:2],out[2],\rgb_out[2]_i_27_0 ,\rgb_out[2]_i_27_1 }),
        .ADDRC({\rgb_out[2]_i_35_0 ,ADDRC[3:2],out[2],\rgb_out[2]_i_27_0 ,\rgb_out[2]_i_27_1 }),
        .ADDRD({\slv_reg0_reg[5]_rep__4_n_0 ,\slv_reg0_reg[4]_rep__4_n_0 ,\slv_reg0_reg[3]_rep__4_n_0 ,\slv_reg0_reg[2]_rep__4_n_0 ,\slv_reg0_reg[1]_rep__4_n_0 ,\slv_reg0_reg[0]_rep__4_n_0 }),
        .DIA(slv_reg1[0]),
        .DIB(slv_reg1[1]),
        .DIC(slv_reg1[2]),
        .DID(1'b0),
        .DOA(texture_data_reg_7296_7359_0_2_n_0),
        .DOB(texture_data_reg_7296_7359_0_2_n_1),
        .DOC(texture_data_reg_7296_7359_0_2_n_2),
        .DOD(NLW_texture_data_reg_7296_7359_0_2_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_7296_7359_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    texture_data_reg_7296_7359_0_2_i_1
       (.I0(\slv_reg0_reg_n_0_[6] ),
        .I1(\slv_reg0_reg_n_0_[8] ),
        .I2(\slv_reg0_reg_n_0_[9] ),
        .I3(\slv_reg0_reg_n_0_[7] ),
        .I4(\slv_reg0_reg_n_0_[10] ),
        .I5(texture_data_reg_6336_6399_0_2_i_2_n_0),
        .O(texture_data_reg_7296_7359_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "7296" *) 
  (* ram_addr_end = "7359" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000F00000006),
    .INIT_B(64'h0001E7F60007FFF9),
    .INIT_C(64'h00007FF90001FFFF),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_7296_7359_3_5
       (.ADDRA({\rgb_out[5]_i_35_0 [4:2],out[2],\rgb_out[5]_i_35_0 [1:0]}),
        .ADDRB({\rgb_out[5]_i_35_0 [4:2],out[2],\rgb_out[5]_i_35_0 [1:0]}),
        .ADDRC({\rgb_out[5]_i_35_0 [4:2],out[2],\rgb_out[5]_i_35_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__2_n_0 ,\slv_reg0_reg[4]_rep__2_n_0 ,\slv_reg0_reg[3]_rep__2_n_0 ,\slv_reg0_reg[2]_rep__2_n_0 ,\slv_reg0_reg[1]_rep__2_n_0 ,\slv_reg0_reg[0]_rep__2_n_0 }),
        .DIA(slv_reg1[3]),
        .DIB(slv_reg1[4]),
        .DIC(slv_reg1[5]),
        .DID(1'b0),
        .DOA(texture_data_reg_7296_7359_3_5_n_0),
        .DOB(texture_data_reg_7296_7359_3_5_n_1),
        .DOC(texture_data_reg_7296_7359_3_5_n_2),
        .DOD(NLW_texture_data_reg_7296_7359_3_5_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_7296_7359_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "7296" *) 
  (* ram_addr_end = "7359" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'hFFFE1806FFF80000),
    .INIT_B(64'hFFFE7FFFFFF9FFFF),
    .INIT_C(64'hFFFE1806FFF80000),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_7296_7359_6_8
       (.ADDRA({\rgb_out[8]_i_35_0 [3:1],out[2],\rgb_out[8]_i_35_0 [0],\rgb_out[8]_i_27_0 [0]}),
        .ADDRB({\rgb_out[8]_i_35_0 [3:1],out[2],\rgb_out[8]_i_35_0 [0],\rgb_out[8]_i_27_0 [0]}),
        .ADDRC({\rgb_out[8]_i_35_0 [3:1],out[2],\rgb_out[8]_i_35_0 [0],\rgb_out[8]_i_27_0 [0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__0_n_0 ,\slv_reg0_reg[4]_rep__0_n_0 ,\slv_reg0_reg[3]_rep__0_n_0 ,\slv_reg0_reg[2]_rep__0_n_0 ,\slv_reg0_reg[1]_rep__0_n_0 ,\slv_reg0_reg[0]_rep__0_n_0 }),
        .DIA(slv_reg1[6]),
        .DIB(slv_reg1[7]),
        .DIC(slv_reg1[8]),
        .DID(1'b0),
        .DOA(texture_data_reg_7296_7359_6_8_n_0),
        .DOB(texture_data_reg_7296_7359_6_8_n_1),
        .DOC(texture_data_reg_7296_7359_6_8_n_2),
        .DOD(NLW_texture_data_reg_7296_7359_6_8_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_7296_7359_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "7296" *) 
  (* ram_addr_end = "7359" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'hFFFFFFF0FFFFFFF9),
    .INIT_B(64'hFFFF8000FFFE0000),
    .INIT_C(64'hFFFF9806FFFE0000),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_7296_7359_9_11
       (.ADDRA({\rgb_out[11]_i_52_0 [3:1],out[2],\rgb_out[11]_i_60_0 [1],\rgb_out[11]_i_52_0 [0]}),
        .ADDRB({\rgb_out[11]_i_52_0 [3:1],out[2],\rgb_out[11]_i_60_0 [1],\rgb_out[11]_i_52_0 [0]}),
        .ADDRC({\rgb_out[11]_i_52_0 [3:1],out[2],\rgb_out[11]_i_60_0 [1],\rgb_out[11]_i_52_0 [0]}),
        .ADDRD({\slv_reg0_reg_n_0_[5] ,\slv_reg0_reg_n_0_[4] ,\slv_reg0_reg_n_0_[3] ,\slv_reg0_reg_n_0_[2] ,\slv_reg0_reg_n_0_[1] ,\slv_reg0_reg_n_0_[0] }),
        .DIA(slv_reg1[9]),
        .DIB(slv_reg1[10]),
        .DIC(slv_reg1[11]),
        .DID(1'b0),
        .DOA(texture_data_reg_7296_7359_9_11_n_0),
        .DOB(texture_data_reg_7296_7359_9_11_n_1),
        .DOC(texture_data_reg_7296_7359_9_11_n_2),
        .DOD(NLW_texture_data_reg_7296_7359_9_11_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_7296_7359_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "7360" *) 
  (* ram_addr_end = "7423" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000218000002600),
    .INIT_B(64'h0000401F0000400F),
    .INIT_C(64'h0000007F000001FF),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_7360_7423_0_2
       (.ADDRA({\rgb_out[2]_i_35_0 ,ADDRC[3:2],out[2],\rgb_out[2]_i_27_0 ,\rgb_out[2]_i_27_1 }),
        .ADDRB({\rgb_out[2]_i_35_0 ,ADDRC[3:2],out[2],\rgb_out[2]_i_27_0 ,\rgb_out[2]_i_27_1 }),
        .ADDRC({\rgb_out[2]_i_35_0 ,ADDRC[3:2],out[2],\rgb_out[2]_i_27_0 ,\rgb_out[2]_i_27_1 }),
        .ADDRD({\slv_reg0_reg[5]_rep__4_n_0 ,\slv_reg0_reg[4]_rep__4_n_0 ,\slv_reg0_reg[3]_rep__4_n_0 ,\slv_reg0_reg[2]_rep__4_n_0 ,\slv_reg0_reg[1]_rep__4_n_0 ,\slv_reg0_reg[0]_rep__4_n_0 }),
        .DIA(slv_reg1[0]),
        .DIB(slv_reg1[1]),
        .DIC(slv_reg1[2]),
        .DID(1'b0),
        .DOA(texture_data_reg_7360_7423_0_2_n_0),
        .DOB(texture_data_reg_7360_7423_0_2_n_1),
        .DOC(texture_data_reg_7360_7423_0_2_n_2),
        .DOD(NLW_texture_data_reg_7360_7423_0_2_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_7360_7423_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    texture_data_reg_7360_7423_0_2_i_1
       (.I0(\slv_reg0_reg_n_0_[8] ),
        .I1(\slv_reg0_reg_n_0_[12] ),
        .I2(\slv_reg0_reg_n_0_[9] ),
        .I3(texture_data_reg_960_1023_0_2_i_2_n_0),
        .I4(\slv_reg0_reg_n_0_[11] ),
        .I5(\slv_reg0_reg_n_0_[10] ),
        .O(texture_data_reg_7360_7423_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "7360" *) 
  (* ram_addr_end = "7423" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000001F0000000F),
    .INIT_B(64'h0000406F000041F7),
    .INIT_C(64'h000021F0000027F8),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_7360_7423_3_5
       (.ADDRA({\rgb_out[5]_i_35_0 [4:2],out[2],\rgb_out[5]_i_35_0 [1:0]}),
        .ADDRB({\rgb_out[5]_i_35_0 [4:2],out[2],\rgb_out[5]_i_35_0 [1:0]}),
        .ADDRC({\rgb_out[5]_i_35_0 [4:2],out[2],\rgb_out[5]_i_35_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__2_n_0 ,\slv_reg0_reg[4]_rep__2_n_0 ,\slv_reg0_reg[3]_rep__2_n_0 ,\slv_reg0_reg[2]_rep__2_n_0 ,\slv_reg0_reg[1]_rep__2_n_0 ,\slv_reg0_reg[0]_rep__2_n_0 }),
        .DIA(slv_reg1[3]),
        .DIB(slv_reg1[4]),
        .DIC(slv_reg1[5]),
        .DID(1'b0),
        .DOA(texture_data_reg_7360_7423_3_5_n_0),
        .DOB(texture_data_reg_7360_7423_3_5_n_1),
        .DOC(texture_data_reg_7360_7423_3_5_n_2),
        .DOD(NLW_texture_data_reg_7360_7423_3_5_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_7360_7423_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "7360" *) 
  (* ram_addr_end = "7423" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'hFFFFBF8FFFFFBE07),
    .INIT_B(64'hFFFFBFFFFFFFBFFF),
    .INIT_C(64'hFFFFBF8FFFFFBE07),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_7360_7423_6_8
       (.ADDRA({\rgb_out[8]_i_35_0 [3],\rgb_out[8]_i_27_0 [3:2],out[2],\rgb_out[8]_i_35_0 [0],\rgb_out[8]_i_27_0 [0]}),
        .ADDRB({\rgb_out[8]_i_35_0 [3],\rgb_out[8]_i_27_0 [3],\rgb_out[8]_i_35_0 [1],out[2],\rgb_out[8]_i_35_0 [0],\rgb_out[8]_i_27_0 [0]}),
        .ADDRC({\rgb_out[8]_i_35_0 [3:1],out[2],\rgb_out[8]_i_35_0 [0],\rgb_out[8]_i_27_0 [0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__0_n_0 ,\slv_reg0_reg[4]_rep__0_n_0 ,\slv_reg0_reg[3]_rep__0_n_0 ,\slv_reg0_reg[2]_rep__0_n_0 ,\slv_reg0_reg[1]_rep__0_n_0 ,\slv_reg0_reg[0]_rep__0_n_0 }),
        .DIA(slv_reg1[6]),
        .DIB(slv_reg1[7]),
        .DIC(slv_reg1[8]),
        .DID(1'b0),
        .DOA(texture_data_reg_7360_7423_6_8_n_0),
        .DOB(texture_data_reg_7360_7423_6_8_n_1),
        .DOC(texture_data_reg_7360_7423_6_8_n_2),
        .DOD(NLW_texture_data_reg_7360_7423_6_8_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_7360_7423_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "7360" *) 
  (* ram_addr_end = "7423" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'hFFFFFFE0FFFFFFF0),
    .INIT_B(64'hFFFFDE00FFFFD800),
    .INIT_C(64'hFFFFFF8FFFFFFE07),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_7360_7423_9_11
       (.ADDRA({\rgb_out[11]_i_52_0 [3:1],out[2],\rgb_out[11]_i_60_0 [1],\rgb_out[11]_i_52_0 [0]}),
        .ADDRB({\rgb_out[11]_i_52_0 [3:1],out[2],\rgb_out[11]_i_60_0 [1],\rgb_out[11]_i_52_0 [0]}),
        .ADDRC({\rgb_out[11]_i_52_0 [3:1],out[2],\rgb_out[11]_i_60_0 [1],\rgb_out[11]_i_52_0 [0]}),
        .ADDRD({\slv_reg0_reg_n_0_[5] ,\slv_reg0_reg_n_0_[4] ,\slv_reg0_reg_n_0_[3] ,\slv_reg0_reg_n_0_[2] ,\slv_reg0_reg_n_0_[1] ,\slv_reg0_reg_n_0_[0] }),
        .DIA(slv_reg1[9]),
        .DIB(slv_reg1[10]),
        .DIC(slv_reg1[11]),
        .DID(1'b0),
        .DOA(texture_data_reg_7360_7423_9_11_n_0),
        .DOB(texture_data_reg_7360_7423_9_11_n_1),
        .DOC(texture_data_reg_7360_7423_9_11_n_2),
        .DOD(NLW_texture_data_reg_7360_7423_9_11_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_7360_7423_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "7424" *) 
  (* ram_addr_end = "7487" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0001C01800014040),
    .INIT_B(64'h000060270000203F),
    .INIT_C(64'h000040270000003F),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_7424_7487_0_2
       (.ADDRA({\rgb_out[2]_i_35_0 ,ADDRC[3:2],out[2],\rgb_out[2]_i_27_0 ,\rgb_out[2]_i_27_1 }),
        .ADDRB({\rgb_out[2]_i_35_0 ,ADDRC[3:2],out[2],\rgb_out[2]_i_27_0 ,\rgb_out[2]_i_27_1 }),
        .ADDRC({\rgb_out[2]_i_35_0 ,ADDRC[3:2],out[2],\rgb_out[2]_i_27_0 ,\rgb_out[2]_i_27_1 }),
        .ADDRD({\slv_reg0_reg[5]_rep__4_n_0 ,\slv_reg0_reg[4]_rep__4_n_0 ,\slv_reg0_reg[3]_rep__4_n_0 ,\slv_reg0_reg[2]_rep__4_n_0 ,\slv_reg0_reg[1]_rep__4_n_0 ,\slv_reg0_reg[0]_rep__4_n_0 }),
        .DIA(slv_reg1[0]),
        .DIB(slv_reg1[1]),
        .DIC(slv_reg1[2]),
        .DID(1'b0),
        .DOA(texture_data_reg_7424_7487_0_2_n_0),
        .DOB(texture_data_reg_7424_7487_0_2_n_1),
        .DOC(texture_data_reg_7424_7487_0_2_n_2),
        .DOD(NLW_texture_data_reg_7424_7487_0_2_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_7424_7487_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    texture_data_reg_7424_7487_0_2_i_1
       (.I0(\slv_reg0_reg_n_0_[7] ),
        .I1(\slv_reg0_reg_n_0_[6] ),
        .I2(\slv_reg0_reg_n_0_[9] ),
        .I3(\slv_reg0_reg_n_0_[10] ),
        .I4(\slv_reg0_reg_n_0_[8] ),
        .I5(texture_data_reg_6336_6399_0_2_i_2_n_0),
        .O(texture_data_reg_7424_7487_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "7424" *) 
  (* ram_addr_end = "7487" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h000040270000003F),
    .INIT_B(64'h000060070000201F),
    .INIT_C(64'h0000C03800004060),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_7424_7487_3_5
       (.ADDRA({\rgb_out[5]_i_35_0 [4:2],out[2],\rgb_out[5]_i_35_0 [1:0]}),
        .ADDRB({\rgb_out[5]_i_35_0 [4:2],out[2],\rgb_out[5]_i_35_0 [1:0]}),
        .ADDRC({\rgb_out[5]_i_35_0 [4:2],out[2],\rgb_out[5]_i_35_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__2_n_0 ,\slv_reg0_reg[4]_rep__2_n_0 ,\slv_reg0_reg[3]_rep__2_n_0 ,\slv_reg0_reg[2]_rep__2_n_0 ,\slv_reg0_reg[1]_rep__2_n_0 ,\slv_reg0_reg[0]_rep__2_n_0 }),
        .DIA(slv_reg1[3]),
        .DIB(slv_reg1[4]),
        .DIC(slv_reg1[5]),
        .DID(1'b0),
        .DOA(texture_data_reg_7424_7487_3_5_n_0),
        .DOB(texture_data_reg_7424_7487_3_5_n_1),
        .DOC(texture_data_reg_7424_7487_3_5_n_2),
        .DOD(NLW_texture_data_reg_7424_7487_3_5_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_7424_7487_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "7424" *) 
  (* ram_addr_end = "7487" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'hFFFEDFDFFFFEDFDF),
    .INIT_B(64'hFFFEDFFFFFFEDFFF),
    .INIT_C(64'hFFFEDFDFFFFEDFDF),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_7424_7487_6_8
       (.ADDRA({\rgb_out[8]_i_35_0 [3],\rgb_out[8]_i_27_0 [3:2],out[2],\rgb_out[8]_i_27_0 [1:0]}),
        .ADDRB({\rgb_out[8]_i_35_0 [3],\rgb_out[8]_i_27_0 [3:2],out[2],\rgb_out[8]_i_27_0 [1:0]}),
        .ADDRC({\rgb_out[8]_i_35_0 [3],\rgb_out[8]_i_27_0 [3:2],out[2],\rgb_out[8]_i_27_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__0_n_0 ,\slv_reg0_reg[4]_rep__0_n_0 ,\slv_reg0_reg[3]_rep__0_n_0 ,\slv_reg0_reg[2]_rep__0_n_0 ,\slv_reg0_reg[1]_rep__0_n_0 ,\slv_reg0_reg[0]_rep__0_n_0 }),
        .DIA(slv_reg1[6]),
        .DIB(slv_reg1[7]),
        .DIC(slv_reg1[8]),
        .DID(1'b0),
        .DOA(texture_data_reg_7424_7487_6_8_n_0),
        .DOB(texture_data_reg_7424_7487_6_8_n_1),
        .DOC(texture_data_reg_7424_7487_6_8_n_2),
        .DOD(NLW_texture_data_reg_7424_7487_6_8_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_7424_7487_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "7424" *) 
  (* ram_addr_end = "7487" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'hFFFEFFD8FFFEFFC0),
    .INIT_B(64'hFFFE7FC0FFFEBF80),
    .INIT_C(64'hFFFFFFDFFFFFFFDF),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_7424_7487_9_11
       (.ADDRA({\rgb_out[11]_i_52_0 [3:1],out[2],\rgb_out[2]_i_43_0 [1:0]}),
        .ADDRB({\rgb_out[11]_i_52_0 [3:1],out[2],\rgb_out[2]_i_43_0 [1:0]}),
        .ADDRC({\rgb_out[11]_i_52_0 [3:1],out[2],\rgb_out[2]_i_43_0 [1:0]}),
        .ADDRD({\slv_reg0_reg_n_0_[5] ,\slv_reg0_reg_n_0_[4] ,\slv_reg0_reg_n_0_[3] ,\slv_reg0_reg_n_0_[2] ,\slv_reg0_reg_n_0_[1] ,\slv_reg0_reg_n_0_[0] }),
        .DIA(slv_reg1[9]),
        .DIB(slv_reg1[10]),
        .DIC(slv_reg1[11]),
        .DID(1'b0),
        .DOA(texture_data_reg_7424_7487_9_11_n_0),
        .DOB(texture_data_reg_7424_7487_9_11_n_1),
        .DOC(texture_data_reg_7424_7487_9_11_n_2),
        .DOD(NLW_texture_data_reg_7424_7487_9_11_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_7424_7487_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "7488" *) 
  (* ram_addr_end = "7551" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h000180600001C030),
    .INIT_B(64'h0000409F0000A06F),
    .INIT_C(64'h0000009F0000806F),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_7488_7551_0_2
       (.ADDRA({\rgb_out[2]_i_35_0 ,ADDRC[3:2],out[2],\rgb_out[2]_i_27_0 ,\rgb_out[2]_i_27_1 }),
        .ADDRB({\rgb_out[2]_i_35_0 ,ADDRC[3:2],out[2],\rgb_out[2]_i_27_0 ,\rgb_out[2]_i_27_1 }),
        .ADDRC({\rgb_out[2]_i_35_0 ,ADDRC[3:2],out[2],\rgb_out[2]_i_27_0 ,\rgb_out[2]_i_27_1 }),
        .ADDRD({\slv_reg0_reg[5]_rep__4_n_0 ,\slv_reg0_reg[4]_rep__4_n_0 ,\slv_reg0_reg[3]_rep__4_n_0 ,\slv_reg0_reg[2]_rep__4_n_0 ,\slv_reg0_reg[1]_rep__4_n_0 ,\slv_reg0_reg[0]_rep__4_n_0 }),
        .DIA(slv_reg1[0]),
        .DIB(slv_reg1[1]),
        .DIC(slv_reg1[2]),
        .DID(1'b0),
        .DOA(texture_data_reg_7488_7551_0_2_n_0),
        .DOB(texture_data_reg_7488_7551_0_2_n_1),
        .DOC(texture_data_reg_7488_7551_0_2_n_2),
        .DOD(NLW_texture_data_reg_7488_7551_0_2_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_7488_7551_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000004000000)) 
    texture_data_reg_7488_7551_0_2_i_1
       (.I0(\slv_reg0_reg_n_0_[7] ),
        .I1(\slv_reg0_reg_n_0_[12] ),
        .I2(\slv_reg0_reg_n_0_[9] ),
        .I3(\slv_reg0_reg_n_0_[6] ),
        .I4(\slv_reg0_reg_n_0_[8] ),
        .I5(texture_data_reg_3392_3455_0_2_i_2_n_0),
        .O(texture_data_reg_7488_7551_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "7488" *) 
  (* ram_addr_end = "7551" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000009F0000806F),
    .INIT_B(64'h0000401F0000A02F),
    .INIT_C(64'h000100E000018070),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_7488_7551_3_5
       (.ADDRA({\rgb_out[5]_i_35_0 [4:2],out[2],\rgb_out[5]_i_35_0 [1:0]}),
        .ADDRB({\rgb_out[5]_i_35_0 [4:2],out[2],\rgb_out[5]_i_35_0 [1:0]}),
        .ADDRC({\rgb_out[5]_i_35_0 [4:2],out[2],\rgb_out[5]_i_35_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__2_n_0 ,\slv_reg0_reg[4]_rep__2_n_0 ,\slv_reg0_reg[3]_rep__2_n_0 ,\slv_reg0_reg[2]_rep__2_n_0 ,\slv_reg0_reg[1]_rep__2_n_0 ,\slv_reg0_reg[0]_rep__2_n_0 }),
        .DIA(slv_reg1[3]),
        .DIB(slv_reg1[4]),
        .DIC(slv_reg1[5]),
        .DID(1'b0),
        .DOA(texture_data_reg_7488_7551_3_5_n_0),
        .DOB(texture_data_reg_7488_7551_3_5_n_1),
        .DOC(texture_data_reg_7488_7551_3_5_n_2),
        .DOD(NLW_texture_data_reg_7488_7551_3_5_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_7488_7551_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "7488" *) 
  (* ram_addr_end = "7551" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'hFFFF3F7FFFFF9FBF),
    .INIT_B(64'hFFFF3FFFFFFF9FFF),
    .INIT_C(64'hFFFF3F7FFFFF9FBF),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_7488_7551_6_8
       (.ADDRA({\rgb_out[8]_i_35_0 [3],\rgb_out[8]_i_27_0 [3:2],out[2],\rgb_out[8]_i_27_0 [1:0]}),
        .ADDRB({\rgb_out[8]_i_35_0 [3],\rgb_out[8]_i_27_0 [3:2],out[2],\rgb_out[8]_i_27_0 [1:0]}),
        .ADDRC({\rgb_out[8]_i_35_0 [3],\rgb_out[8]_i_27_0 [3:2],out[2],\rgb_out[8]_i_27_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__0_n_0 ,\slv_reg0_reg[4]_rep__0_n_0 ,\slv_reg0_reg[3]_rep__0_n_0 ,\slv_reg0_reg[2]_rep__0_n_0 ,\slv_reg0_reg[1]_rep__0_n_0 ,\slv_reg0_reg[0]_rep__0_n_0 }),
        .DIA(slv_reg1[6]),
        .DIB(slv_reg1[7]),
        .DIC(slv_reg1[8]),
        .DID(1'b0),
        .DOA(texture_data_reg_7488_7551_6_8_n_0),
        .DOB(texture_data_reg_7488_7551_6_8_n_1),
        .DOC(texture_data_reg_7488_7551_6_8_n_2),
        .DOD(NLW_texture_data_reg_7488_7551_6_8_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_7488_7551_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "7488" *) 
  (* ram_addr_end = "7551" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'hFFFF7F60FFFFBFB0),
    .INIT_B(64'hFFFE7F00FFFEBFA0),
    .INIT_C(64'hFFFFFF7FFFFFFFBF),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_7488_7551_9_11
       (.ADDRA({\rgb_out[11]_i_52_0 [3:1],out[2],\rgb_out[2]_i_43_0 [1],\rgb_out[11]_i_52_0 [0]}),
        .ADDRB({\rgb_out[11]_i_52_0 [3:1],out[2],\rgb_out[2]_i_43_0 [1:0]}),
        .ADDRC({\rgb_out[11]_i_52_0 [3:1],out[2],\rgb_out[2]_i_43_0 [1:0]}),
        .ADDRD({\slv_reg0_reg_n_0_[5] ,\slv_reg0_reg_n_0_[4] ,\slv_reg0_reg_n_0_[3] ,\slv_reg0_reg_n_0_[2] ,\slv_reg0_reg_n_0_[1] ,\slv_reg0_reg_n_0_[0] }),
        .DIA(slv_reg1[9]),
        .DIB(slv_reg1[10]),
        .DIC(slv_reg1[11]),
        .DID(1'b0),
        .DOA(texture_data_reg_7488_7551_9_11_n_0),
        .DOB(texture_data_reg_7488_7551_9_11_n_1),
        .DOC(texture_data_reg_7488_7551_9_11_n_2),
        .DOD(NLW_texture_data_reg_7488_7551_9_11_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_7488_7551_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "7552" *) 
  (* ram_addr_end = "7615" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0002060000030080),
    .INIT_B(64'h000101FF0000817F),
    .INIT_C(64'h000001FF0000017F),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_7552_7615_0_2
       (.ADDRA({\rgb_out[2]_i_35_0 ,ADDRC[3:2],out[2],\rgb_out[2]_i_27_0 ,\rgb_out[2]_i_27_1 }),
        .ADDRB({\rgb_out[2]_i_35_0 ,ADDRC[3:2],out[2],\rgb_out[2]_i_27_0 ,\rgb_out[2]_i_27_1 }),
        .ADDRC({\rgb_out[2]_i_35_0 ,ADDRC[3:2],out[2],\rgb_out[2]_i_27_0 ,\rgb_out[2]_i_27_1 }),
        .ADDRD({\slv_reg0_reg[5]_rep__4_n_0 ,\slv_reg0_reg[4]_rep__4_n_0 ,\slv_reg0_reg[3]_rep__4_n_0 ,\slv_reg0_reg[2]_rep__4_n_0 ,\slv_reg0_reg[1]_rep__4_n_0 ,\slv_reg0_reg[0]_rep__4_n_0 }),
        .DIA(slv_reg1[0]),
        .DIB(slv_reg1[1]),
        .DIC(slv_reg1[2]),
        .DID(1'b0),
        .DOA(texture_data_reg_7552_7615_0_2_n_0),
        .DOB(texture_data_reg_7552_7615_0_2_n_1),
        .DOC(texture_data_reg_7552_7615_0_2_n_2),
        .DOD(NLW_texture_data_reg_7552_7615_0_2_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_7552_7615_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000004000000)) 
    texture_data_reg_7552_7615_0_2_i_1
       (.I0(\slv_reg0_reg_n_0_[6] ),
        .I1(\slv_reg0_reg_n_0_[12] ),
        .I2(\slv_reg0_reg_n_0_[9] ),
        .I3(\slv_reg0_reg_n_0_[7] ),
        .I4(\slv_reg0_reg_n_0_[8] ),
        .I5(texture_data_reg_3392_3455_0_2_i_2_n_0),
        .O(texture_data_reg_7552_7615_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "7552" *) 
  (* ram_addr_end = "7615" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h000001FF0000017F),
    .INIT_B(64'h000100FF0000807F),
    .INIT_C(64'h0000070000010180),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_7552_7615_3_5
       (.ADDRA({\rgb_out[5]_i_35_0 [4:2],out[2],\rgb_out[5]_i_35_0 [1:0]}),
        .ADDRB({\rgb_out[5]_i_35_0 [4:2],out[2],\rgb_out[5]_i_35_0 [1:0]}),
        .ADDRC({\rgb_out[5]_i_35_0 [4:2],out[2],\rgb_out[5]_i_35_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__2_n_0 ,\slv_reg0_reg[4]_rep__2_n_0 ,\slv_reg0_reg[3]_rep__2_n_0 ,\slv_reg0_reg[2]_rep__2_n_0 ,\slv_reg0_reg[1]_rep__2_n_0 ,\slv_reg0_reg[0]_rep__2_n_0 }),
        .DIA(slv_reg1[3]),
        .DIB(slv_reg1[4]),
        .DIC(slv_reg1[5]),
        .DID(1'b0),
        .DOA(texture_data_reg_7552_7615_3_5_n_0),
        .DOB(texture_data_reg_7552_7615_3_5_n_1),
        .DOC(texture_data_reg_7552_7615_3_5_n_2),
        .DOD(NLW_texture_data_reg_7552_7615_3_5_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_7552_7615_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "7552" *) 
  (* ram_addr_end = "7615" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'hFFFCFEFFFFFD7EFF),
    .INIT_B(64'hFFFCFFFFFFFD7FFF),
    .INIT_C(64'hFFFCFEFFFFFD7EFF),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_7552_7615_6_8
       (.ADDRA({\rgb_out[8]_i_35_0 [3],\rgb_out[8]_i_27_0 [3:2],out[2],\rgb_out[8]_i_27_0 [1:0]}),
        .ADDRB({\rgb_out[8]_i_35_0 [3],\rgb_out[8]_i_27_0 [3:2],out[2],\rgb_out[8]_i_27_0 [1:0]}),
        .ADDRC({\rgb_out[8]_i_35_0 [3],\rgb_out[8]_i_27_0 [3:2],out[2],\rgb_out[8]_i_27_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__0_n_0 ,\slv_reg0_reg[4]_rep__0_n_0 ,\slv_reg0_reg[3]_rep__0_n_0 ,\slv_reg0_reg[2]_rep__0_n_0 ,\slv_reg0_reg[1]_rep__0_n_0 ,\slv_reg0_reg[0]_rep__0_n_0 }),
        .DIA(slv_reg1[6]),
        .DIB(slv_reg1[7]),
        .DIC(slv_reg1[8]),
        .DID(1'b0),
        .DOA(texture_data_reg_7552_7615_6_8_n_0),
        .DOB(texture_data_reg_7552_7615_6_8_n_1),
        .DOC(texture_data_reg_7552_7615_6_8_n_2),
        .DOD(NLW_texture_data_reg_7552_7615_6_8_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_7552_7615_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "7552" *) 
  (* ram_addr_end = "7615" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'hFFFDFE00FFFDFE80),
    .INIT_B(64'hFFFDF800FFFCFE00),
    .INIT_C(64'hFFFFFEFFFFFFFEFF),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_7552_7615_9_11
       (.ADDRA({\rgb_out[11]_i_52_0 [3:1],out[2],\rgb_out[2]_i_43_0 [1],\rgb_out[11]_i_52_0 [0]}),
        .ADDRB({\rgb_out[11]_i_52_0 [3:1],out[2],\rgb_out[2]_i_43_0 [1],\rgb_out[11]_i_52_0 [0]}),
        .ADDRC({\rgb_out[11]_i_52_0 [3:1],out[2],\rgb_out[2]_i_43_0 [1],\rgb_out[11]_i_52_0 [0]}),
        .ADDRD({\slv_reg0_reg_n_0_[5] ,\slv_reg0_reg_n_0_[4] ,\slv_reg0_reg_n_0_[3] ,\slv_reg0_reg_n_0_[2] ,\slv_reg0_reg_n_0_[1] ,\slv_reg0_reg_n_0_[0] }),
        .DIA(slv_reg1[9]),
        .DIB(slv_reg1[10]),
        .DIC(slv_reg1[11]),
        .DID(1'b0),
        .DOA(texture_data_reg_7552_7615_9_11_n_0),
        .DOB(texture_data_reg_7552_7615_9_11_n_1),
        .DOC(texture_data_reg_7552_7615_9_11_n_2),
        .DOD(NLW_texture_data_reg_7552_7615_9_11_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_7552_7615_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "7616" *) 
  (* ram_addr_end = "7679" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0007040000010C00),
    .INIT_B(64'h000803FF000607FF),
    .INIT_C(64'h000003FF000007FF),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_7616_7679_0_2
       (.ADDRA({\rgb_out[2]_i_35_0 ,ADDRC[3:2],out[2],\rgb_out[2]_i_27_0 ,\rgb_out[2]_i_27_1 }),
        .ADDRB({\rgb_out[2]_i_35_0 ,ADDRC[3:2],out[2],\rgb_out[2]_i_27_0 ,\rgb_out[2]_i_27_1 }),
        .ADDRC({\rgb_out[2]_i_35_0 ,ADDRC[3:2],out[2],\rgb_out[2]_i_27_0 ,\rgb_out[2]_i_27_1 }),
        .ADDRD({\slv_reg0_reg[5]_rep__4_n_0 ,\slv_reg0_reg[4]_rep__4_n_0 ,\slv_reg0_reg[3]_rep__4_n_0 ,\slv_reg0_reg[2]_rep__4_n_0 ,\slv_reg0_reg[1]_rep__4_n_0 ,\slv_reg0_reg[0]_rep__4_n_0 }),
        .DIA(slv_reg1[0]),
        .DIB(slv_reg1[1]),
        .DIC(slv_reg1[2]),
        .DID(1'b0),
        .DOA(texture_data_reg_7616_7679_0_2_n_0),
        .DOB(texture_data_reg_7616_7679_0_2_n_1),
        .DOC(texture_data_reg_7616_7679_0_2_n_2),
        .DOD(NLW_texture_data_reg_7616_7679_0_2_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_7616_7679_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    texture_data_reg_7616_7679_0_2_i_1
       (.I0(texture_data_reg_6336_6399_0_2_i_2_n_0),
        .I1(\slv_reg0_reg_n_0_[9] ),
        .I2(\slv_reg0_reg_n_0_[6] ),
        .I3(\slv_reg0_reg_n_0_[7] ),
        .I4(\slv_reg0_reg_n_0_[10] ),
        .I5(\slv_reg0_reg_n_0_[8] ),
        .O(texture_data_reg_7616_7679_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "7616" *) 
  (* ram_addr_end = "7679" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h000003FF000007FF),
    .INIT_B(64'h000801FF000605FF),
    .INIT_C(64'h0004060000000E00),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_7616_7679_3_5
       (.ADDRA({\rgb_out[5]_i_35_0 [4:2],out[2],\rgb_out[5]_i_35_0 [1:0]}),
        .ADDRB({\rgb_out[5]_i_35_0 [4:2],out[2],\rgb_out[5]_i_35_0 [1:0]}),
        .ADDRC({\rgb_out[5]_i_35_0 [4:2],out[2],\rgb_out[5]_i_35_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__2_n_0 ,\slv_reg0_reg[4]_rep__2_n_0 ,\slv_reg0_reg[3]_rep__2_n_0 ,\slv_reg0_reg[2]_rep__2_n_0 ,\slv_reg0_reg[1]_rep__2_n_0 ,\slv_reg0_reg[0]_rep__2_n_0 }),
        .DIA(slv_reg1[3]),
        .DIB(slv_reg1[4]),
        .DIC(slv_reg1[5]),
        .DID(1'b0),
        .DOA(texture_data_reg_7616_7679_3_5_n_0),
        .DOB(texture_data_reg_7616_7679_3_5_n_1),
        .DOC(texture_data_reg_7616_7679_3_5_n_2),
        .DOD(NLW_texture_data_reg_7616_7679_3_5_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_7616_7679_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "7616" *) 
  (* ram_addr_end = "7679" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'hFFF4FDFFFFF8FDFF),
    .INIT_B(64'hFFF4FFFFFFF8FFFF),
    .INIT_C(64'hFFF4FDFFFFF8FDFF),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_7616_7679_6_8
       (.ADDRA({\rgb_out[8]_i_35_0 [3],\rgb_out[8]_i_27_0 [3:2],out[2],\rgb_out[8]_i_27_0 [1:0]}),
        .ADDRB({\rgb_out[8]_i_35_0 [3],\rgb_out[8]_i_27_0 [3:2],out[2],\rgb_out[8]_i_27_0 [1:0]}),
        .ADDRC({\rgb_out[8]_i_35_0 [3],\rgb_out[8]_i_27_0 [3:2],out[2],\rgb_out[8]_i_27_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__0_n_0 ,\slv_reg0_reg[4]_rep__0_n_0 ,\slv_reg0_reg[3]_rep__0_n_0 ,\slv_reg0_reg[2]_rep__0_n_0 ,\slv_reg0_reg[1]_rep__0_n_0 ,\slv_reg0_reg[0]_rep__0_n_0 }),
        .DIA(slv_reg1[6]),
        .DIB(slv_reg1[7]),
        .DIC(slv_reg1[8]),
        .DID(1'b0),
        .DOA(texture_data_reg_7616_7679_6_8_n_0),
        .DOB(texture_data_reg_7616_7679_6_8_n_1),
        .DOC(texture_data_reg_7616_7679_6_8_n_2),
        .DOD(NLW_texture_data_reg_7616_7679_6_8_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_7616_7679_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "7616" *) 
  (* ram_addr_end = "7679" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'hFFFCFC00FFFEFC00),
    .INIT_B(64'hFFF8F800FFFEF400),
    .INIT_C(64'hFFFFFDFFFFFFFDFF),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_7616_7679_9_11
       (.ADDRA({\rgb_out[11]_i_52_0 [3:1],out[2],\rgb_out[2]_i_43_0 [1],\rgb_out[11]_i_52_0 [0]}),
        .ADDRB({\rgb_out[11]_i_52_0 [3:1],out[2],\rgb_out[2]_i_43_0 [1],\rgb_out[11]_i_52_0 [0]}),
        .ADDRC({\rgb_out[11]_i_52_0 [3:1],out[2],\rgb_out[2]_i_43_0 [1],\rgb_out[11]_i_52_0 [0]}),
        .ADDRD({\slv_reg0_reg_n_0_[5] ,\slv_reg0_reg_n_0_[4] ,\slv_reg0_reg_n_0_[3] ,\slv_reg0_reg_n_0_[2] ,\slv_reg0_reg_n_0_[1] ,\slv_reg0_reg_n_0_[0] }),
        .DIA(slv_reg1[9]),
        .DIB(slv_reg1[10]),
        .DIC(slv_reg1[11]),
        .DID(1'b0),
        .DOA(texture_data_reg_7616_7679_9_11_n_0),
        .DOB(texture_data_reg_7616_7679_9_11_n_1),
        .DOC(texture_data_reg_7616_7679_9_11_n_2),
        .DOD(NLW_texture_data_reg_7616_7679_9_11_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_7616_7679_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "7680" *) 
  (* ram_addr_end = "7743" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h001C1800000E0600),
    .INIT_B(64'h00E807FF003001FF),
    .INIT_C(64'h002807FF000001FF),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_7680_7743_0_2
       (.ADDRA({\rgb_out[2]_i_35_0 ,ADDRC[3:2],out[2],\rgb_out[2]_i_27_0 ,\rgb_out[2]_i_27_1 }),
        .ADDRB({\rgb_out[2]_i_35_0 ,ADDRC[3:2],out[2],\rgb_out[2]_i_27_0 ,\rgb_out[2]_i_27_1 }),
        .ADDRC({\rgb_out[2]_i_35_0 ,ADDRC[3:2],out[2],\rgb_out[2]_i_27_0 ,\rgb_out[2]_i_27_1 }),
        .ADDRD({\slv_reg0_reg[5]_rep__4_n_0 ,\slv_reg0_reg[4]_rep__4_n_0 ,\slv_reg0_reg[3]_rep__4_n_0 ,\slv_reg0_reg[2]_rep__4_n_0 ,\slv_reg0_reg[1]_rep__4_n_0 ,\slv_reg0_reg[0]_rep__4_n_0 }),
        .DIA(slv_reg1[0]),
        .DIB(slv_reg1[1]),
        .DIC(slv_reg1[2]),
        .DID(1'b0),
        .DOA(texture_data_reg_7680_7743_0_2_n_0),
        .DOB(texture_data_reg_7680_7743_0_2_n_1),
        .DOC(texture_data_reg_7680_7743_0_2_n_2),
        .DOD(NLW_texture_data_reg_7680_7743_0_2_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_7680_7743_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    texture_data_reg_7680_7743_0_2_i_1
       (.I0(\slv_reg0_reg_n_0_[7] ),
        .I1(\slv_reg0_reg_n_0_[6] ),
        .I2(\slv_reg0_reg_n_0_[8] ),
        .I3(\slv_reg0_reg_n_0_[10] ),
        .I4(\slv_reg0_reg_n_0_[9] ),
        .I5(texture_data_reg_6336_6399_0_2_i_2_n_0),
        .O(texture_data_reg_7680_7743_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "7680" *) 
  (* ram_addr_end = "7743" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h002807FF000001FF),
    .INIT_B(64'h00E806FF0030007F),
    .INIT_C(64'h00381F0000080780),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_7680_7743_3_5
       (.ADDRA({\rgb_out[5]_i_35_0 [4:2],out[2],\rgb_out[5]_i_35_0 [1],\rgb_out[5]_i_27_0 [0]}),
        .ADDRB({\rgb_out[5]_i_35_0 [4:2],out[2],\rgb_out[5]_i_35_0 [1],\rgb_out[5]_i_27_0 [0]}),
        .ADDRC({\rgb_out[5]_i_35_0 [4:2],out[2],\rgb_out[5]_i_27_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__2_n_0 ,\slv_reg0_reg[4]_rep__2_n_0 ,\slv_reg0_reg[3]_rep__2_n_0 ,\slv_reg0_reg[2]_rep__2_n_0 ,\slv_reg0_reg[1]_rep__2_n_0 ,\slv_reg0_reg[0]_rep__2_n_0 }),
        .DIA(slv_reg1[3]),
        .DIB(slv_reg1[4]),
        .DIC(slv_reg1[5]),
        .DID(1'b0),
        .DOA(texture_data_reg_7680_7743_3_5_n_0),
        .DOB(texture_data_reg_7680_7743_3_5_n_1),
        .DOC(texture_data_reg_7680_7743_3_5_n_2),
        .DOD(NLW_texture_data_reg_7680_7743_3_5_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_7680_7743_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "7680" *) 
  (* ram_addr_end = "7743" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'hFF1BF8FFFFC9FE7F),
    .INIT_B(64'hFF3BFFFFFFC9FFFF),
    .INIT_C(64'hFF1BF8FFFFC9FE7F),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_7680_7743_6_8
       (.ADDRA({\rgb_out[8]_i_35_0 [3],\rgb_out[8]_i_27_0 [3:2],out[2],\rgb_out[8]_i_27_0 [1:0]}),
        .ADDRB({\rgb_out[8]_i_35_0 [3],\rgb_out[8]_i_27_0 [3:2],out[2],\rgb_out[8]_i_27_0 [1:0]}),
        .ADDRC({\rgb_out[8]_i_35_0 [3],\rgb_out[8]_i_27_0 [3:2],out[2],\rgb_out[8]_i_27_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__0_n_0 ,\slv_reg0_reg[4]_rep__0_n_0 ,\slv_reg0_reg[3]_rep__0_n_0 ,\slv_reg0_reg[2]_rep__0_n_0 ,\slv_reg0_reg[1]_rep__0_n_0 ,\slv_reg0_reg[0]_rep__0_n_0 }),
        .DIA(slv_reg1[6]),
        .DIB(slv_reg1[7]),
        .DIC(slv_reg1[8]),
        .DID(1'b0),
        .DOA(texture_data_reg_7680_7743_6_8_n_0),
        .DOB(texture_data_reg_7680_7743_6_8_n_1),
        .DOC(texture_data_reg_7680_7743_6_8_n_2),
        .DOD(NLW_texture_data_reg_7680_7743_6_8_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_7680_7743_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "7680" *) 
  (* ram_addr_end = "7743" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'hFFDBF800FFF9FE00),
    .INIT_B(64'hFFEBE600FFF1F800),
    .INIT_C(64'hFFFFFEFFFFFFFE7F),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_7680_7743_9_11
       (.ADDRA({\rgb_out[11]_i_52_0 [3],\rgb_out[2]_i_43_0 [3],\rgb_out[11]_i_52_0 [1],out[2],\rgb_out[2]_i_43_0 [1:0]}),
        .ADDRB({\rgb_out[11]_i_52_0 [3:1],out[2],\rgb_out[2]_i_43_0 [1:0]}),
        .ADDRC({\rgb_out[11]_i_52_0 [3:1],out[2],\rgb_out[2]_i_43_0 [1:0]}),
        .ADDRD({\slv_reg0_reg_n_0_[5] ,\slv_reg0_reg_n_0_[4] ,\slv_reg0_reg_n_0_[3] ,\slv_reg0_reg_n_0_[2] ,\slv_reg0_reg_n_0_[1] ,\slv_reg0_reg_n_0_[0] }),
        .DIA(slv_reg1[9]),
        .DIB(slv_reg1[10]),
        .DIC(slv_reg1[11]),
        .DID(1'b0),
        .DOA(texture_data_reg_7680_7743_9_11_n_0),
        .DOB(texture_data_reg_7680_7743_9_11_n_1),
        .DOC(texture_data_reg_7680_7743_9_11_n_2),
        .DOD(NLW_texture_data_reg_7680_7743_9_11_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_7680_7743_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "768" *) 
  (* ram_addr_end = "831" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h900160009A016000),
    .INIT_B(64'h6000800018008000),
    .INIT_C(64'h7FFFFFFF67FFFFFF),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_768_831_0_2
       (.ADDRA({ADDRC[4],\rgb_out[2]_i_26_0 ,out[2],ADDRC[1:0]}),
        .ADDRB({ADDRC[4],\rgb_out[2]_i_26_0 ,out[2],ADDRC[1:0]}),
        .ADDRC({ADDRC[4],\rgb_out[2]_i_26_0 ,out[2],ADDRC[1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__5_n_0 ,\slv_reg0_reg[4]_rep__5_n_0 ,\slv_reg0_reg[3]_rep__5_n_0 ,\slv_reg0_reg[2]_rep__5_n_0 ,\slv_reg0_reg[1]_rep__5_n_0 ,\slv_reg0_reg[0]_rep__5_n_0 }),
        .DIA(slv_reg1[0]),
        .DIB(slv_reg1[1]),
        .DIC(slv_reg1[2]),
        .DID(1'b0),
        .DOA(texture_data_reg_768_831_0_2_n_0),
        .DOB(texture_data_reg_768_831_0_2_n_1),
        .DOC(texture_data_reg_768_831_0_2_n_2),
        .DOD(NLW_texture_data_reg_768_831_0_2_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_768_831_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    texture_data_reg_768_831_0_2_i_1
       (.I0(\slv_reg0_reg_n_0_[8] ),
        .I1(\slv_reg0_reg_n_0_[12] ),
        .I2(\slv_reg0_reg_n_0_[9] ),
        .I3(texture_data_reg_0_63_0_2_i_3_n_0),
        .I4(\slv_reg0_reg_n_0_[11] ),
        .I5(\slv_reg0_reg_n_0_[10] ),
        .O(texture_data_reg_768_831_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "768" *) 
  (* ram_addr_end = "831" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h900160009A016000),
    .INIT_C(64'h6000800018008000),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_768_831_3_5
       (.ADDRA({\rgb_out[5]_i_27_0 [4:2],out[2],\rgb_out[5]_i_27_0 [1:0]}),
        .ADDRB({\rgb_out[5]_i_27_0 [4:2],out[2],\rgb_out[5]_i_27_0 [1:0]}),
        .ADDRC({\rgb_out[5]_i_27_0 [4:2],out[2],\rgb_out[5]_i_27_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__3_n_0 ,\slv_reg0_reg[4]_rep__3_n_0 ,\slv_reg0_reg[3]_rep__3_n_0 ,\slv_reg0_reg[2]_rep__3_n_0 ,\slv_reg0_reg[1]_rep__3_n_0 ,\slv_reg0_reg[0]_rep__3_n_0 }),
        .DIA(slv_reg1[3]),
        .DIB(slv_reg1[4]),
        .DIC(slv_reg1[5]),
        .DID(1'b0),
        .DOA(texture_data_reg_768_831_3_5_n_0),
        .DOB(texture_data_reg_768_831_3_5_n_1),
        .DOC(texture_data_reg_768_831_3_5_n_2),
        .DOD(NLW_texture_data_reg_768_831_3_5_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_768_831_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "768" *) 
  (* ram_addr_end = "831" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'h7FFFFFFF67FFFFFF),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h900160009A016000),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_768_831_6_8
       (.ADDRA({\rgb_out[8]_i_27_0 [4:2],out[2],\rgb_out[8]_i_27_0 [1:0]}),
        .ADDRB({\rgb_out[8]_i_27_0 [4:2],out[2],\rgb_out[8]_i_27_0 [1:0]}),
        .ADDRC({\rgb_out[8]_i_27_0 [4:2],out[2],\rgb_out[8]_i_27_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__1_n_0 ,\slv_reg0_reg[4]_rep__1_n_0 ,\slv_reg0_reg[3]_rep__1_n_0 ,\slv_reg0_reg[2]_rep__1_n_0 ,\slv_reg0_reg[1]_rep__1_n_0 ,\slv_reg0_reg[0]_rep__1_n_0 }),
        .DIA(slv_reg1[6]),
        .DIB(slv_reg1[7]),
        .DIC(slv_reg1[8]),
        .DID(1'b0),
        .DOA(texture_data_reg_768_831_6_8_n_0),
        .DOB(texture_data_reg_768_831_6_8_n_1),
        .DOC(texture_data_reg_768_831_6_8_n_2),
        .DOD(NLW_texture_data_reg_768_831_6_8_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_768_831_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "768" *) 
  (* ram_addr_end = "831" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'h6000800018008000),
    .INIT_B(64'h7FFFFFFF67FFFFFF),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_768_831_9_11
       (.ADDRA({\rgb_out[11]_i_44_0 [3],\rgb_out[11]_i_32_0 [3:2],out[2],\rgb_out[11]_i_44_0 [0],\rgb_out[11]_i_32_0 [0]}),
        .ADDRB({\rgb_out[11]_i_44_0 [3],\rgb_out[11]_i_32_0 [3:2],out[2],\rgb_out[11]_i_44_0 [0],\rgb_out[11]_i_32_0 [0]}),
        .ADDRC({\rgb_out[11]_i_44_0 [3],\rgb_out[11]_i_32_0 [3:2],out[2],\rgb_out[11]_i_44_0 [0],\rgb_out[11]_i_32_0 [0]}),
        .ADDRD({\slv_reg0_reg[5]_rep_n_0 ,\slv_reg0_reg[4]_rep_n_0 ,\slv_reg0_reg[3]_rep_n_0 ,\slv_reg0_reg[2]_rep_n_0 ,\slv_reg0_reg[1]_rep_n_0 ,\slv_reg0_reg[0]_rep_n_0 }),
        .DIA(slv_reg1[9]),
        .DIB(slv_reg1[10]),
        .DIC(slv_reg1[11]),
        .DID(1'b0),
        .DOA(texture_data_reg_768_831_9_11_n_0),
        .DOB(texture_data_reg_768_831_9_11_n_1),
        .DOC(texture_data_reg_768_831_9_11_n_2),
        .DOD(NLW_texture_data_reg_768_831_9_11_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_768_831_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "7744" *) 
  (* ram_addr_end = "7807" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0008C00000182000),
    .INIT_B(64'h3FF03FFF07E01FFF),
    .INIT_C(64'h07F03FFF00E01FFF),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_7744_7807_0_2
       (.ADDRA({\rgb_out[2]_i_35_0 ,ADDRC[3:2],out[2],\rgb_out[2]_i_27_0 ,\rgb_out[2]_i_27_1 }),
        .ADDRB({\rgb_out[2]_i_35_0 ,ADDRC[3:2],out[2],\rgb_out[2]_i_27_0 ,\rgb_out[2]_i_27_1 }),
        .ADDRC({\rgb_out[2]_i_35_0 ,ADDRC[3:2],out[2],\rgb_out[2]_i_27_0 ,\rgb_out[2]_i_27_1 }),
        .ADDRD({\slv_reg0_reg[5]_rep__4_n_0 ,\slv_reg0_reg[4]_rep__4_n_0 ,\slv_reg0_reg[3]_rep__4_n_0 ,\slv_reg0_reg[2]_rep__4_n_0 ,\slv_reg0_reg[1]_rep__4_n_0 ,\slv_reg0_reg[0]_rep__4_n_0 }),
        .DIA(slv_reg1[0]),
        .DIB(slv_reg1[1]),
        .DIC(slv_reg1[2]),
        .DID(1'b0),
        .DOA(texture_data_reg_7744_7807_0_2_n_0),
        .DOB(texture_data_reg_7744_7807_0_2_n_1),
        .DOC(texture_data_reg_7744_7807_0_2_n_2),
        .DOD(NLW_texture_data_reg_7744_7807_0_2_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_7744_7807_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000004000000)) 
    texture_data_reg_7744_7807_0_2_i_1
       (.I0(\slv_reg0_reg_n_0_[7] ),
        .I1(\slv_reg0_reg_n_0_[12] ),
        .I2(\slv_reg0_reg_n_0_[8] ),
        .I3(\slv_reg0_reg_n_0_[6] ),
        .I4(\slv_reg0_reg_n_0_[9] ),
        .I5(texture_data_reg_3392_3455_0_2_i_2_n_0),
        .O(texture_data_reg_7744_7807_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "7744" *) 
  (* ram_addr_end = "7807" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h07F03FFF00E01FFF),
    .INIT_B(64'h3FF03BFE07E01DFF),
    .INIT_C(64'h07F8FC0100F83E00),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_7744_7807_3_5
       (.ADDRA({\rgb_out[5]_i_35_0 [4:2],out[2],\rgb_out[5]_i_35_0 [1:0]}),
        .ADDRB({\rgb_out[5]_i_35_0 [4:2],out[2],\rgb_out[5]_i_35_0 [1],\rgb_out[5]_i_27_0 [0]}),
        .ADDRC({\rgb_out[5]_i_35_0 [4:2],out[2],\rgb_out[5]_i_35_0 [1],\rgb_out[5]_i_27_0 [0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__2_n_0 ,\slv_reg0_reg[4]_rep__2_n_0 ,\slv_reg0_reg[3]_rep__2_n_0 ,\slv_reg0_reg[2]_rep__2_n_0 ,\slv_reg0_reg[1]_rep__2_n_0 ,\slv_reg0_reg[0]_rep__2_n_0 }),
        .DIA(slv_reg1[3]),
        .DIB(slv_reg1[4]),
        .DIC(slv_reg1[5]),
        .DID(1'b0),
        .DOA(texture_data_reg_7744_7807_3_5_n_0),
        .DOB(texture_data_reg_7744_7807_3_5_n_1),
        .DOC(texture_data_reg_7744_7807_3_5_n_2),
        .DOD(NLW_texture_data_reg_7744_7807_3_5_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_7744_7807_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "7744" *) 
  (* ram_addr_end = "7807" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'hC00FC3FEF81FE1FF),
    .INIT_B(64'hC7FFFFFFF8FFFFFF),
    .INIT_C(64'hC00FC3FEF81FE1FF),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_7744_7807_6_8
       (.ADDRA({\rgb_out[8]_i_35_0 [3],\rgb_out[8]_i_27_0 [3:2],out[2],\rgb_out[8]_i_27_0 [1:0]}),
        .ADDRB({\rgb_out[8]_i_35_0 [3],\rgb_out[8]_i_27_0 [3:2],out[2],\rgb_out[8]_i_27_0 [1:0]}),
        .ADDRC({\rgb_out[8]_i_35_0 [3],\rgb_out[8]_i_27_0 [3:2],out[2],\rgb_out[8]_i_27_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__0_n_0 ,\slv_reg0_reg[4]_rep__0_n_0 ,\slv_reg0_reg[3]_rep__0_n_0 ,\slv_reg0_reg[2]_rep__0_n_0 ,\slv_reg0_reg[1]_rep__0_n_0 ,\slv_reg0_reg[0]_rep__0_n_0 }),
        .DIA(slv_reg1[6]),
        .DIB(slv_reg1[7]),
        .DIC(slv_reg1[8]),
        .DID(1'b0),
        .DOA(texture_data_reg_7744_7807_6_8_n_0),
        .DOB(texture_data_reg_7744_7807_6_8_n_1),
        .DOC(texture_data_reg_7744_7807_6_8_n_2),
        .DOD(NLW_texture_data_reg_7744_7807_6_8_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_7744_7807_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "7744" *) 
  (* ram_addr_end = "7807" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'hF80FC000FF1FE000),
    .INIT_B(64'hFFF73800FFE7DC00),
    .INIT_C(64'hFFFFFBFEFFFFFDFF),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_7744_7807_9_11
       (.ADDRA({\rgb_out[11]_i_52_0 [3],\rgb_out[2]_i_43_0 [3:2],out[2],\rgb_out[2]_i_43_0 [1:0]}),
        .ADDRB({\rgb_out[11]_i_52_0 [3],\rgb_out[2]_i_43_0 [3:2],out[2],\rgb_out[2]_i_43_0 [1:0]}),
        .ADDRC({\rgb_out[11]_i_52_0 [3],\rgb_out[2]_i_43_0 [3:2],out[2],\rgb_out[2]_i_43_0 [1:0]}),
        .ADDRD({\slv_reg0_reg_n_0_[5] ,\slv_reg0_reg_n_0_[4] ,\slv_reg0_reg_n_0_[3] ,\slv_reg0_reg_n_0_[2] ,\slv_reg0_reg_n_0_[1] ,\slv_reg0_reg_n_0_[0] }),
        .DIA(slv_reg1[9]),
        .DIB(slv_reg1[10]),
        .DIC(slv_reg1[11]),
        .DID(1'b0),
        .DOA(texture_data_reg_7744_7807_9_11_n_0),
        .DOB(texture_data_reg_7744_7807_9_11_n_1),
        .DOC(texture_data_reg_7744_7807_9_11_n_2),
        .DOD(NLW_texture_data_reg_7744_7807_9_11_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_7744_7807_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "7808" *) 
  (* ram_addr_end = "7871" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0010400000118000),
    .INIT_B(64'hFFE03FFFFFE07FFF),
    .INIT_C(64'hFFE03FFF3FE07FFF),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_7808_7871_0_2
       (.ADDRA({\rgb_out[2]_i_35_0 ,ADDRC[3:2],out[2],\rgb_out[2]_i_27_0 ,\rgb_out[2]_i_27_1 }),
        .ADDRB({\rgb_out[2]_i_35_0 ,ADDRC[3:2],out[2],\rgb_out[2]_i_27_0 ,\rgb_out[2]_i_27_1 }),
        .ADDRC({\rgb_out[2]_i_35_0 ,ADDRC[3:2],out[2],\rgb_out[2]_i_27_0 ,\rgb_out[2]_i_27_1 }),
        .ADDRD({\slv_reg0_reg[5]_rep__4_n_0 ,\slv_reg0_reg[4]_rep__4_n_0 ,\slv_reg0_reg[3]_rep__4_n_0 ,\slv_reg0_reg[2]_rep__4_n_0 ,\slv_reg0_reg[1]_rep__4_n_0 ,\slv_reg0_reg[0]_rep__4_n_0 }),
        .DIA(slv_reg1[0]),
        .DIB(slv_reg1[1]),
        .DIC(slv_reg1[2]),
        .DID(1'b0),
        .DOA(texture_data_reg_7808_7871_0_2_n_0),
        .DOB(texture_data_reg_7808_7871_0_2_n_1),
        .DOC(texture_data_reg_7808_7871_0_2_n_2),
        .DOD(NLW_texture_data_reg_7808_7871_0_2_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_7808_7871_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000004000000)) 
    texture_data_reg_7808_7871_0_2_i_1
       (.I0(\slv_reg0_reg_n_0_[6] ),
        .I1(\slv_reg0_reg_n_0_[12] ),
        .I2(\slv_reg0_reg_n_0_[8] ),
        .I3(\slv_reg0_reg_n_0_[7] ),
        .I4(\slv_reg0_reg_n_0_[9] ),
        .I5(texture_data_reg_3392_3455_0_2_i_2_n_0),
        .O(texture_data_reg_7808_7871_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "7808" *) 
  (* ram_addr_end = "7871" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'hFFE03FFF3FE07FFF),
    .INIT_B(64'hFFE02FFFFFE077FF),
    .INIT_C(64'hFFF070003FF1F800),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_7808_7871_3_5
       (.ADDRA({\rgb_out[5]_i_35_0 [4:2],out[2],\rgb_out[5]_i_35_0 [1:0]}),
        .ADDRB({\rgb_out[5]_i_35_0 [4:2],out[2],\rgb_out[5]_i_35_0 [1:0]}),
        .ADDRC({\rgb_out[5]_i_35_0 [4:2],out[2],\rgb_out[5]_i_35_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__2_n_0 ,\slv_reg0_reg[4]_rep__2_n_0 ,\slv_reg0_reg[3]_rep__2_n_0 ,\slv_reg0_reg[2]_rep__2_n_0 ,\slv_reg0_reg[1]_rep__2_n_0 ,\slv_reg0_reg[0]_rep__2_n_0 }),
        .DIA(slv_reg1[3]),
        .DIB(slv_reg1[4]),
        .DIC(slv_reg1[5]),
        .DID(1'b0),
        .DOA(texture_data_reg_7808_7871_3_5_n_0),
        .DOB(texture_data_reg_7808_7871_3_5_n_1),
        .DOC(texture_data_reg_7808_7871_3_5_n_2),
        .DOD(NLW_texture_data_reg_7808_7871_3_5_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_7808_7871_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "7808" *) 
  (* ram_addr_end = "7871" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'h001FCFFF001F87FF),
    .INIT_B(64'hFFFFFFFF3FFFFFFF),
    .INIT_C(64'h001FCFFF001F87FF),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_7808_7871_6_8
       (.ADDRA({\rgb_out[8]_i_35_0 [3],\rgb_out[8]_i_27_0 [3:2],out[2],\rgb_out[8]_i_27_0 [1:0]}),
        .ADDRB({\rgb_out[8]_i_35_0 [3],\rgb_out[8]_i_27_0 [3:2],out[2],\rgb_out[8]_i_27_0 [1:0]}),
        .ADDRC({\rgb_out[8]_i_35_0 [3],\rgb_out[8]_i_27_0 [3:2],out[2],\rgb_out[8]_i_27_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__0_n_0 ,\slv_reg0_reg[4]_rep__0_n_0 ,\slv_reg0_reg[3]_rep__0_n_0 ,\slv_reg0_reg[2]_rep__0_n_0 ,\slv_reg0_reg[1]_rep__0_n_0 ,\slv_reg0_reg[0]_rep__0_n_0 }),
        .DIA(slv_reg1[6]),
        .DIB(slv_reg1[7]),
        .DIC(slv_reg1[8]),
        .DID(1'b0),
        .DOA(texture_data_reg_7808_7871_6_8_n_0),
        .DOB(texture_data_reg_7808_7871_6_8_n_1),
        .DOC(texture_data_reg_7808_7871_6_8_n_2),
        .DOD(NLW_texture_data_reg_7808_7871_6_8_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_7808_7871_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "7808" *) 
  (* ram_addr_end = "7871" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'h001FC000C01F8000),
    .INIT_B(64'hFFEFA000FFEE7000),
    .INIT_C(64'hFFFFEFFFFFFFF7FF),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_7808_7871_9_11
       (.ADDRA({\rgb_out[11]_i_52_0 [3],\rgb_out[2]_i_43_0 [3:2],out[2],\rgb_out[2]_i_43_0 [1:0]}),
        .ADDRB({\rgb_out[11]_i_52_0 [3],\rgb_out[2]_i_43_0 [3:2],out[2],\rgb_out[2]_i_43_0 [1:0]}),
        .ADDRC({\rgb_out[11]_i_52_0 [3],\rgb_out[2]_i_43_0 [3:2],out[2],\rgb_out[2]_i_43_0 [1:0]}),
        .ADDRD({\slv_reg0_reg_n_0_[5] ,\slv_reg0_reg_n_0_[4] ,\slv_reg0_reg_n_0_[3] ,\slv_reg0_reg_n_0_[2] ,\slv_reg0_reg_n_0_[1] ,\slv_reg0_reg_n_0_[0] }),
        .DIA(slv_reg1[9]),
        .DIB(slv_reg1[10]),
        .DIC(slv_reg1[11]),
        .DID(1'b0),
        .DOA(texture_data_reg_7808_7871_9_11_n_0),
        .DOB(texture_data_reg_7808_7871_9_11_n_1),
        .DOC(texture_data_reg_7808_7871_9_11_n_2),
        .DOD(NLW_texture_data_reg_7808_7871_9_11_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_7808_7871_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "7872" *) 
  (* ram_addr_end = "7935" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h004600000021C000),
    .INIT_B(64'hFF81FFFFFFC07FFF),
    .INIT_C(64'hFF81FFFFFFC07FFF),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_7872_7935_0_2
       (.ADDRA({\rgb_out[2]_i_35_0 ,ADDRC[3:2],out[2],\rgb_out[2]_i_27_0 ,\rgb_out[2]_i_27_1 }),
        .ADDRB({\rgb_out[2]_i_35_0 ,ADDRC[3:2],out[2],\rgb_out[2]_i_27_0 ,\rgb_out[2]_i_27_1 }),
        .ADDRC({\rgb_out[2]_i_35_0 ,ADDRC[3:2],out[2],\rgb_out[2]_i_27_0 ,\rgb_out[2]_i_27_1 }),
        .ADDRD({\slv_reg0_reg[5]_rep__4_n_0 ,\slv_reg0_reg[4]_rep__4_n_0 ,\slv_reg0_reg[3]_rep__4_n_0 ,\slv_reg0_reg[2]_rep__4_n_0 ,\slv_reg0_reg[1]_rep__4_n_0 ,\slv_reg0_reg[0]_rep__4_n_0 }),
        .DIA(slv_reg1[0]),
        .DIB(slv_reg1[1]),
        .DIC(slv_reg1[2]),
        .DID(1'b0),
        .DOA(texture_data_reg_7872_7935_0_2_n_0),
        .DOB(texture_data_reg_7872_7935_0_2_n_1),
        .DOC(texture_data_reg_7872_7935_0_2_n_2),
        .DOD(NLW_texture_data_reg_7872_7935_0_2_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_7872_7935_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    texture_data_reg_7872_7935_0_2_i_1
       (.I0(texture_data_reg_6336_6399_0_2_i_2_n_0),
        .I1(\slv_reg0_reg_n_0_[8] ),
        .I2(\slv_reg0_reg_n_0_[6] ),
        .I3(\slv_reg0_reg_n_0_[7] ),
        .I4(\slv_reg0_reg_n_0_[10] ),
        .I5(\slv_reg0_reg_n_0_[9] ),
        .O(texture_data_reg_7872_7935_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "7872" *) 
  (* ram_addr_end = "7935" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'hFF81FFFFFFC07FFF),
    .INIT_B(64'hFF81BFFEFFC05FFF),
    .INIT_C(64'hFFC7C001FFE1E000),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_7872_7935_3_5
       (.ADDRA({\rgb_out[5]_i_35_0 [4:2],out[2],\rgb_out[5]_i_35_0 [1:0]}),
        .ADDRB({\rgb_out[5]_i_35_0 [4:2],out[2],\rgb_out[5]_i_35_0 [1:0]}),
        .ADDRC({\rgb_out[5]_i_35_0 [4:2],out[2],\rgb_out[5]_i_35_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__2_n_0 ,\slv_reg0_reg[4]_rep__2_n_0 ,\slv_reg0_reg[3]_rep__2_n_0 ,\slv_reg0_reg[2]_rep__2_n_0 ,\slv_reg0_reg[1]_rep__2_n_0 ,\slv_reg0_reg[0]_rep__2_n_0 }),
        .DIA(slv_reg1[3]),
        .DIB(slv_reg1[4]),
        .DIC(slv_reg1[5]),
        .DID(1'b0),
        .DOA(texture_data_reg_7872_7935_3_5_n_0),
        .DOB(texture_data_reg_7872_7935_3_5_n_1),
        .DOC(texture_data_reg_7872_7935_3_5_n_2),
        .DOD(NLW_texture_data_reg_7872_7935_3_5_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_7872_7935_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "7872" *) 
  (* ram_addr_end = "7935" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'h007E3FFE003FDFFF),
    .INIT_B(64'hFFFFFFFFFFFFFFFF),
    .INIT_C(64'h007E3FFE003FDFFF),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_7872_7935_6_8
       (.ADDRA({\rgb_out[8]_i_35_0 [3],\rgb_out[8]_i_27_0 [3:2],out[2],\rgb_out[8]_i_27_0 [1:0]}),
        .ADDRB({\rgb_out[8]_i_35_0 [3],\rgb_out[8]_i_27_0 [3:2],out[2],\rgb_out[8]_i_27_0 [1:0]}),
        .ADDRC({\rgb_out[8]_i_35_0 [3],\rgb_out[8]_i_27_0 [3:2],out[2],\rgb_out[8]_i_27_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__0_n_0 ,\slv_reg0_reg[4]_rep__0_n_0 ,\slv_reg0_reg[3]_rep__0_n_0 ,\slv_reg0_reg[2]_rep__0_n_0 ,\slv_reg0_reg[1]_rep__0_n_0 ,\slv_reg0_reg[0]_rep__0_n_0 }),
        .DIA(slv_reg1[6]),
        .DIB(slv_reg1[7]),
        .DIC(slv_reg1[8]),
        .DID(1'b0),
        .DOA(texture_data_reg_7872_7935_6_8_n_0),
        .DOB(texture_data_reg_7872_7935_6_8_n_1),
        .DOC(texture_data_reg_7872_7935_6_8_n_2),
        .DOD(NLW_texture_data_reg_7872_7935_6_8_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_7872_7935_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "7872" *) 
  (* ram_addr_end = "7935" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'h007E0000003FC000),
    .INIT_B(64'hFFB98000FFDE4000),
    .INIT_C(64'hFFFFBFFEFFFFDFFF),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_7872_7935_9_11
       (.ADDRA({\rgb_out[11]_i_52_0 [3],\rgb_out[2]_i_43_0 [3:2],out[2],\rgb_out[2]_i_43_0 [1:0]}),
        .ADDRB({\rgb_out[11]_i_52_0 [3],\rgb_out[2]_i_43_0 [3:2],out[2],\rgb_out[2]_i_43_0 [1:0]}),
        .ADDRC({\rgb_out[11]_i_52_0 [3],\rgb_out[2]_i_43_0 [3:2],out[2],\rgb_out[2]_i_43_0 [1:0]}),
        .ADDRD({\slv_reg0_reg_n_0_[5] ,\slv_reg0_reg_n_0_[4] ,\slv_reg0_reg_n_0_[3] ,\slv_reg0_reg_n_0_[2] ,\slv_reg0_reg_n_0_[1] ,\slv_reg0_reg_n_0_[0] }),
        .DIA(slv_reg1[9]),
        .DIB(slv_reg1[10]),
        .DIC(slv_reg1[11]),
        .DID(1'b0),
        .DOA(texture_data_reg_7872_7935_9_11_n_0),
        .DOB(texture_data_reg_7872_7935_9_11_n_1),
        .DOC(texture_data_reg_7872_7935_9_11_n_2),
        .DOD(NLW_texture_data_reg_7872_7935_9_11_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_7872_7935_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "7936" *) 
  (* ram_addr_end = "7999" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0120000000980000),
    .INIT_B(64'hFE1FFFFFFF07FFFF),
    .INIT_C(64'hFE1FFFFCFF07FFFE),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_7936_7999_0_2
       (.ADDRA({\rgb_out[2]_i_35_0 ,ADDRC[3:2],out[2],\rgb_out[2]_i_27_0 ,\rgb_out[2]_i_27_1 }),
        .ADDRB({\rgb_out[2]_i_35_0 ,ADDRC[3:2],out[2],\rgb_out[2]_i_27_0 ,\rgb_out[2]_i_27_1 }),
        .ADDRC({\rgb_out[2]_i_35_0 ,ADDRC[3:2],out[2],\rgb_out[2]_i_27_0 ,\rgb_out[2]_i_27_1 }),
        .ADDRD({\slv_reg0_reg[5]_rep__4_n_0 ,\slv_reg0_reg[4]_rep__4_n_0 ,\slv_reg0_reg[3]_rep__4_n_0 ,\slv_reg0_reg[2]_rep__4_n_0 ,\slv_reg0_reg[1]_rep__4_n_0 ,\slv_reg0_reg[0]_rep__4_n_0 }),
        .DIA(slv_reg1[0]),
        .DIB(slv_reg1[1]),
        .DIC(slv_reg1[2]),
        .DID(1'b0),
        .DOA(texture_data_reg_7936_7999_0_2_n_0),
        .DOB(texture_data_reg_7936_7999_0_2_n_1),
        .DOC(texture_data_reg_7936_7999_0_2_n_2),
        .DOD(NLW_texture_data_reg_7936_7999_0_2_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_7936_7999_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000004000000)) 
    texture_data_reg_7936_7999_0_2_i_1
       (.I0(\slv_reg0_reg_n_0_[6] ),
        .I1(\slv_reg0_reg_n_0_[12] ),
        .I2(\slv_reg0_reg_n_0_[7] ),
        .I3(\slv_reg0_reg_n_0_[9] ),
        .I4(\slv_reg0_reg_n_0_[8] ),
        .I5(texture_data_reg_3392_3455_0_2_i_2_n_0),
        .O(texture_data_reg_7936_7999_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "7936" *) 
  (* ram_addr_end = "7999" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'hFE1FFFFFFF07FFFF),
    .INIT_B(64'hFE1E7FF0FF077FFC),
    .INIT_C(64'hFF3F800CFF9F8002),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_7936_7999_3_5
       (.ADDRA({\rgb_out[5]_i_35_0 [4:2],out[2],\rgb_out[5]_i_27_0 [1:0]}),
        .ADDRB({\rgb_out[5]_i_35_0 [4:2],out[2],\rgb_out[5]_i_27_0 [1:0]}),
        .ADDRC({\rgb_out[5]_i_35_0 [4:2],out[2],\rgb_out[5]_i_27_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__2_n_0 ,\slv_reg0_reg[4]_rep__2_n_0 ,\slv_reg0_reg[3]_rep__2_n_0 ,\slv_reg0_reg[2]_rep__2_n_0 ,\slv_reg0_reg[1]_rep__2_n_0 ,\slv_reg0_reg[0]_rep__2_n_0 }),
        .DIA(slv_reg1[3]),
        .DIB(slv_reg1[4]),
        .DIC(slv_reg1[5]),
        .DID(1'b0),
        .DOA(texture_data_reg_7936_7999_3_5_n_0),
        .DOB(texture_data_reg_7936_7999_3_5_n_1),
        .DOC(texture_data_reg_7936_7999_3_5_n_2),
        .DOD(NLW_texture_data_reg_7936_7999_3_5_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_7936_7999_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "7936" *) 
  (* ram_addr_end = "7999" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'h01E07FF300F87FFD),
    .INIT_B(64'hFFFFFFFCFFFFFFFE),
    .INIT_C(64'h01E07FF000F87FFC),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_7936_7999_6_8
       (.ADDRA({\rgb_out[8]_i_35_0 [3],\rgb_out[8]_i_27_0 [3:2],out[2],\rgb_out[8]_i_27_0 [1:0]}),
        .ADDRB({\rgb_out[8]_i_35_0 [3],\rgb_out[8]_i_27_0 [3:2],out[2],\rgb_out[8]_i_27_0 [1:0]}),
        .ADDRC({\rgb_out[8]_i_35_0 [3],\rgb_out[8]_i_27_0 [3:2],out[2],\rgb_out[8]_i_27_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__0_n_0 ,\slv_reg0_reg[4]_rep__0_n_0 ,\slv_reg0_reg[3]_rep__0_n_0 ,\slv_reg0_reg[2]_rep__0_n_0 ,\slv_reg0_reg[1]_rep__0_n_0 ,\slv_reg0_reg[0]_rep__0_n_0 }),
        .DIA(slv_reg1[6]),
        .DIB(slv_reg1[7]),
        .DIC(slv_reg1[8]),
        .DID(1'b0),
        .DOA(texture_data_reg_7936_7999_6_8_n_0),
        .DOB(texture_data_reg_7936_7999_6_8_n_1),
        .DOC(texture_data_reg_7936_7999_6_8_n_2),
        .DOD(NLW_texture_data_reg_7936_7999_6_8_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_7936_7999_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "7936" *) 
  (* ram_addr_end = "7999" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'h01E0000300F80001),
    .INIT_B(64'hFEDE0000FF670000),
    .INIT_C(64'hFFFE7FF3FFFF7FFD),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_7936_7999_9_11
       (.ADDRA({\rgb_out[11]_i_52_0 [3],\rgb_out[2]_i_43_0 [3:2],out[2],\rgb_out[2]_i_43_0 [1:0]}),
        .ADDRB({\rgb_out[11]_i_52_0 [3],\rgb_out[2]_i_43_0 [3:2],out[2],\rgb_out[2]_i_43_0 [1:0]}),
        .ADDRC({\rgb_out[11]_i_52_0 [3],\rgb_out[2]_i_43_0 [3:2],out[2],\rgb_out[2]_i_43_0 [1:0]}),
        .ADDRD({\slv_reg0_reg_n_0_[5] ,\slv_reg0_reg_n_0_[4] ,\slv_reg0_reg_n_0_[3] ,\slv_reg0_reg_n_0_[2] ,\slv_reg0_reg_n_0_[1] ,\slv_reg0_reg_n_0_[0] }),
        .DIA(slv_reg1[9]),
        .DIB(slv_reg1[10]),
        .DIC(slv_reg1[11]),
        .DID(1'b0),
        .DOA(texture_data_reg_7936_7999_9_11_n_0),
        .DOB(texture_data_reg_7936_7999_9_11_n_1),
        .DOC(texture_data_reg_7936_7999_9_11_n_2),
        .DOD(NLW_texture_data_reg_7936_7999_9_11_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_7936_7999_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "8000" *) 
  (* ram_addr_end = "8063" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0300000001C00000),
    .INIT_B(64'hFCFFFFFFFE3FFFFF),
    .INIT_C(64'hFCFFFFC0FE3FFFF0),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_8000_8063_0_2
       (.ADDRA({\rgb_out[2]_i_35_0 ,ADDRC[3:2],out[2],\rgb_out[2]_i_27_0 ,\rgb_out[2]_i_27_1 }),
        .ADDRB({\rgb_out[2]_i_35_0 ,ADDRC[3:2],out[2],\rgb_out[2]_i_27_0 ,\rgb_out[2]_i_27_1 }),
        .ADDRC({\rgb_out[2]_i_35_0 ,ADDRC[3:2],out[2],\rgb_out[2]_i_27_0 ,\rgb_out[2]_i_27_1 }),
        .ADDRD({\slv_reg0_reg[5]_rep__4_n_0 ,\slv_reg0_reg[4]_rep__4_n_0 ,\slv_reg0_reg[3]_rep__4_n_0 ,\slv_reg0_reg[2]_rep__4_n_0 ,\slv_reg0_reg[1]_rep__4_n_0 ,\slv_reg0_reg[0]_rep__4_n_0 }),
        .DIA(slv_reg1[0]),
        .DIB(slv_reg1[1]),
        .DIC(slv_reg1[2]),
        .DID(1'b0),
        .DOA(texture_data_reg_8000_8063_0_2_n_0),
        .DOB(texture_data_reg_8000_8063_0_2_n_1),
        .DOC(texture_data_reg_8000_8063_0_2_n_2),
        .DOD(NLW_texture_data_reg_8000_8063_0_2_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_8000_8063_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    texture_data_reg_8000_8063_0_2_i_1
       (.I0(texture_data_reg_6336_6399_0_2_i_2_n_0),
        .I1(\slv_reg0_reg_n_0_[7] ),
        .I2(\slv_reg0_reg_n_0_[6] ),
        .I3(\slv_reg0_reg_n_0_[8] ),
        .I4(\slv_reg0_reg_n_0_[10] ),
        .I5(\slv_reg0_reg_n_0_[9] ),
        .O(texture_data_reg_8000_8063_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "8000" *) 
  (* ram_addr_end = "8063" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'hFCFFFFFFFE3FFFFF),
    .INIT_B(64'hFCFFDF80FE3F9FC0),
    .INIT_C(64'hFFFFE040FFFFE030),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_8000_8063_3_5
       (.ADDRA({\rgb_out[5]_i_35_0 [4],\rgb_out[5]_i_27_0 [3:2],out[2],\rgb_out[5]_i_27_0 [1:0]}),
        .ADDRB({\rgb_out[5]_i_35_0 [4],\rgb_out[5]_i_27_0 [3],\rgb_out[5]_i_35_0 [2],out[2],\rgb_out[5]_i_27_0 [1:0]}),
        .ADDRC({\rgb_out[5]_i_35_0 [4:2],out[2],\rgb_out[5]_i_27_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__2_n_0 ,\slv_reg0_reg[4]_rep__2_n_0 ,\slv_reg0_reg[3]_rep__2_n_0 ,\slv_reg0_reg[2]_rep__2_n_0 ,\slv_reg0_reg[1]_rep__2_n_0 ,\slv_reg0_reg[0]_rep__2_n_0 }),
        .DIA(slv_reg1[3]),
        .DIB(slv_reg1[4]),
        .DIC(slv_reg1[5]),
        .DID(1'b0),
        .DOA(texture_data_reg_8000_8063_3_5_n_0),
        .DOB(texture_data_reg_8000_8063_3_5_n_1),
        .DOC(texture_data_reg_8000_8063_3_5_n_2),
        .DOD(NLW_texture_data_reg_8000_8063_3_5_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_8000_8063_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "8000" *) 
  (* ram_addr_end = "8063" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'h03001FBF01C01FCF),
    .INIT_B(64'hFFFFFFC0FFFFFFF0),
    .INIT_C(64'h03001F8001C01FC0),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_8000_8063_6_8
       (.ADDRA({\rgb_out[8]_i_35_0 [3],\rgb_out[8]_i_27_0 [3:2],out[2],\rgb_out[8]_i_27_0 [1:0]}),
        .ADDRB({\rgb_out[8]_i_35_0 [3],\rgb_out[8]_i_27_0 [3:2],out[2],\rgb_out[8]_i_27_0 [1:0]}),
        .ADDRC({\rgb_out[8]_i_35_0 [3],\rgb_out[8]_i_27_0 [3:2],out[2],\rgb_out[8]_i_27_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__0_n_0 ,\slv_reg0_reg[4]_rep__0_n_0 ,\slv_reg0_reg[3]_rep__0_n_0 ,\slv_reg0_reg[2]_rep__0_n_0 ,\slv_reg0_reg[1]_rep__0_n_0 ,\slv_reg0_reg[0]_rep__0_n_0 }),
        .DIA(slv_reg1[6]),
        .DIB(slv_reg1[7]),
        .DIC(slv_reg1[8]),
        .DID(1'b0),
        .DOA(texture_data_reg_8000_8063_6_8_n_0),
        .DOB(texture_data_reg_8000_8063_6_8_n_1),
        .DOC(texture_data_reg_8000_8063_6_8_n_2),
        .DOD(NLW_texture_data_reg_8000_8063_6_8_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_8000_8063_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "8000" *) 
  (* ram_addr_end = "8063" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'h0300003F01C0000F),
    .INIT_B(64'hFCFFC000FE3F8000),
    .INIT_C(64'hFFFFDFBFFFFF9FCF),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_8000_8063_9_11
       (.ADDRA({\rgb_out[11]_i_52_0 [3],\rgb_out[2]_i_43_0 [3:2],out[2],\rgb_out[2]_i_43_0 [1:0]}),
        .ADDRB({\rgb_out[11]_i_52_0 [3],\rgb_out[2]_i_43_0 [3:2],out[2],\rgb_out[2]_i_43_0 [1:0]}),
        .ADDRC({\rgb_out[11]_i_52_0 [3],\rgb_out[2]_i_43_0 [3:2],out[2],\rgb_out[2]_i_43_0 [1:0]}),
        .ADDRD({\slv_reg0_reg_n_0_[5] ,\slv_reg0_reg_n_0_[4] ,\slv_reg0_reg_n_0_[3] ,\slv_reg0_reg_n_0_[2] ,\slv_reg0_reg_n_0_[1] ,\slv_reg0_reg_n_0_[0] }),
        .DIA(slv_reg1[9]),
        .DIB(slv_reg1[10]),
        .DIC(slv_reg1[11]),
        .DID(1'b0),
        .DOA(texture_data_reg_8000_8063_9_11_n_0),
        .DOB(texture_data_reg_8000_8063_9_11_n_1),
        .DOC(texture_data_reg_8000_8063_9_11_n_2),
        .DOD(NLW_texture_data_reg_8000_8063_9_11_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_8000_8063_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "8064" *) 
  (* ram_addr_end = "8127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000004000000),
    .INIT_B(64'hFFFFFFFFFBFFFFFF),
    .INIT_C(64'hFFFFFF80FBFFFF80),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_8064_8127_0_2
       (.ADDRA({\rgb_out[2]_i_35_0 ,ADDRC[3:2],out[2],\rgb_out[2]_i_27_0 ,\rgb_out[2]_i_27_1 }),
        .ADDRB({\rgb_out[2]_i_35_0 ,ADDRC[3:2],out[2],\rgb_out[2]_i_27_0 ,\rgb_out[2]_i_27_1 }),
        .ADDRC({\rgb_out[2]_i_35_0 ,ADDRC[3:2],out[2],\rgb_out[2]_i_27_0 ,\rgb_out[2]_i_27_1 }),
        .ADDRD({\slv_reg0_reg[5]_rep__4_n_0 ,\slv_reg0_reg[4]_rep__4_n_0 ,\slv_reg0_reg[3]_rep__4_n_0 ,\slv_reg0_reg[2]_rep__4_n_0 ,\slv_reg0_reg[1]_rep__4_n_0 ,\slv_reg0_reg[0]_rep__4_n_0 }),
        .DIA(slv_reg1[0]),
        .DIB(slv_reg1[1]),
        .DIC(slv_reg1[2]),
        .DID(1'b0),
        .DOA(texture_data_reg_8064_8127_0_2_n_0),
        .DOB(texture_data_reg_8064_8127_0_2_n_1),
        .DOC(texture_data_reg_8064_8127_0_2_n_2),
        .DOD(NLW_texture_data_reg_8064_8127_0_2_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_8064_8127_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    texture_data_reg_8064_8127_0_2_i_1
       (.I0(texture_data_reg_6336_6399_0_2_i_2_n_0),
        .I1(\slv_reg0_reg_n_0_[6] ),
        .I2(\slv_reg0_reg_n_0_[7] ),
        .I3(\slv_reg0_reg_n_0_[8] ),
        .I4(\slv_reg0_reg_n_0_[10] ),
        .I5(\slv_reg0_reg_n_0_[9] ),
        .O(texture_data_reg_8064_8127_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "8064" *) 
  (* ram_addr_end = "8127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'hFFFFFFFFFBFFFFFF),
    .INIT_B(64'hFFFF7F00FBFFBE00),
    .INIT_C(64'hFFFF8080FFFFC180),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_8064_8127_3_5
       (.ADDRA({\rgb_out[5]_i_35_0 [4],\rgb_out[5]_i_27_0 [3:2],out[2],\rgb_out[5]_i_27_0 [1:0]}),
        .ADDRB({\rgb_out[5]_i_35_0 [4],\rgb_out[5]_i_27_0 [3:2],out[2],\rgb_out[5]_i_27_0 [1:0]}),
        .ADDRC({\rgb_out[5]_i_35_0 [4],\rgb_out[5]_i_27_0 [3:2],out[2],\rgb_out[5]_i_27_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__2_n_0 ,\slv_reg0_reg[4]_rep__2_n_0 ,\slv_reg0_reg[3]_rep__2_n_0 ,\slv_reg0_reg[2]_rep__2_n_0 ,\slv_reg0_reg[1]_rep__2_n_0 ,\slv_reg0_reg[0]_rep__2_n_0 }),
        .DIA(slv_reg1[3]),
        .DIB(slv_reg1[4]),
        .DIC(slv_reg1[5]),
        .DID(1'b0),
        .DOA(texture_data_reg_8064_8127_3_5_n_0),
        .DOB(texture_data_reg_8064_8127_3_5_n_1),
        .DOC(texture_data_reg_8064_8127_3_5_n_2),
        .DOD(NLW_texture_data_reg_8064_8127_3_5_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_8064_8127_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "8064" *) 
  (* ram_addr_end = "8127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'h00007F7F04003E7F),
    .INIT_B(64'hFFFFFF80FFFFFF80),
    .INIT_C(64'h00007F0004003E00),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_8064_8127_6_8
       (.ADDRA({\rgb_out[8]_i_35_0 [3],\rgb_out[8]_i_27_0 [3:2],out[2],\rgb_out[8]_i_27_0 [1:0]}),
        .ADDRB({\rgb_out[8]_i_35_0 [3],\rgb_out[8]_i_27_0 [3:2],out[2],\rgb_out[8]_i_27_0 [1:0]}),
        .ADDRC({\rgb_out[8]_i_35_0 [3],\rgb_out[8]_i_27_0 [3:2],out[2],\rgb_out[8]_i_27_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__0_n_0 ,\slv_reg0_reg[4]_rep__0_n_0 ,\slv_reg0_reg[3]_rep__0_n_0 ,\slv_reg0_reg[2]_rep__0_n_0 ,\slv_reg0_reg[1]_rep__0_n_0 ,\slv_reg0_reg[0]_rep__0_n_0 }),
        .DIA(slv_reg1[6]),
        .DIB(slv_reg1[7]),
        .DIC(slv_reg1[8]),
        .DID(1'b0),
        .DOA(texture_data_reg_8064_8127_6_8_n_0),
        .DOB(texture_data_reg_8064_8127_6_8_n_1),
        .DOC(texture_data_reg_8064_8127_6_8_n_2),
        .DOD(NLW_texture_data_reg_8064_8127_6_8_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_8064_8127_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "8064" *) 
  (* ram_addr_end = "8127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'h0000007F0400007F),
    .INIT_B(64'hFFFF0000FBFF8000),
    .INIT_C(64'hFFFF7F7FFFFFBE7F),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_8064_8127_9_11
       (.ADDRA({\rgb_out[11]_i_52_0 [3],\rgb_out[2]_i_43_0 [3:2],out[2],\rgb_out[2]_i_43_0 [1:0]}),
        .ADDRB({\rgb_out[11]_i_52_0 [3],\rgb_out[2]_i_43_0 [3:2],out[2],\rgb_out[2]_i_43_0 [1:0]}),
        .ADDRC({\rgb_out[11]_i_52_0 [3],\rgb_out[2]_i_43_0 [3:2],out[2],\rgb_out[2]_i_43_0 [1:0]}),
        .ADDRD({\slv_reg0_reg_n_0_[5] ,\slv_reg0_reg_n_0_[4] ,\slv_reg0_reg_n_0_[3] ,\slv_reg0_reg_n_0_[2] ,\slv_reg0_reg_n_0_[1] ,\slv_reg0_reg_n_0_[0] }),
        .DIA(slv_reg1[9]),
        .DIB(slv_reg1[10]),
        .DIC(slv_reg1[11]),
        .DID(1'b0),
        .DOA(texture_data_reg_8064_8127_9_11_n_0),
        .DOB(texture_data_reg_8064_8127_9_11_n_1),
        .DOC(texture_data_reg_8064_8127_9_11_n_2),
        .DOD(NLW_texture_data_reg_8064_8127_9_11_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_8064_8127_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "8128" *) 
  (* ram_addr_end = "8191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'hFFFFFFFFFFFFFFFF),
    .INIT_C(64'hFFFFFFC0FFFFFFE0),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_8128_8191_0_2
       (.ADDRA({\rgb_out[2]_i_35_0 ,ADDRC[3:2],out[2],\rgb_out[2]_i_27_0 ,\rgb_out[2]_i_27_1 }),
        .ADDRB({\rgb_out[2]_i_35_0 ,ADDRC[3:2],out[2],\rgb_out[2]_i_27_0 ,\rgb_out[2]_i_27_1 }),
        .ADDRC({\rgb_out[2]_i_35_0 ,ADDRC[3:2],out[2],\rgb_out[2]_i_27_0 ,\rgb_out[2]_i_27_1 }),
        .ADDRD({\slv_reg0_reg[5]_rep__4_n_0 ,\slv_reg0_reg[4]_rep__4_n_0 ,\slv_reg0_reg[3]_rep__4_n_0 ,\slv_reg0_reg[2]_rep__4_n_0 ,\slv_reg0_reg[1]_rep__4_n_0 ,\slv_reg0_reg[0]_rep__4_n_0 }),
        .DIA(slv_reg1[0]),
        .DIB(slv_reg1[1]),
        .DIC(slv_reg1[2]),
        .DID(1'b0),
        .DOA(texture_data_reg_8128_8191_0_2_n_0),
        .DOB(texture_data_reg_8128_8191_0_2_n_1),
        .DOC(texture_data_reg_8128_8191_0_2_n_2),
        .DOD(NLW_texture_data_reg_8128_8191_0_2_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_8128_8191_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    texture_data_reg_8128_8191_0_2_i_1
       (.I0(\slv_reg0_reg_n_0_[12] ),
        .I1(\slv_reg0_reg_n_0_[11] ),
        .I2(\slv_reg0_reg_n_0_[10] ),
        .I3(texture_data_reg_960_1023_0_2_i_2_n_0),
        .I4(\slv_reg0_reg_n_0_[9] ),
        .I5(\slv_reg0_reg_n_0_[8] ),
        .O(texture_data_reg_8128_8191_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "8128" *) 
  (* ram_addr_end = "8191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'hFFFFFFFFFFFFFFFF),
    .INIT_B(64'hFFFEFF00FFFEFF80),
    .INIT_C(64'hFFFF00C0FFFF0060),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_8128_8191_3_5
       (.ADDRA({\rgb_out[5]_i_35_0 [4],\rgb_out[5]_i_27_0 [3:2],out[2],\rgb_out[5]_i_27_0 [1:0]}),
        .ADDRB({\rgb_out[5]_i_35_0 [4],\rgb_out[5]_i_27_0 [3:2],out[2],\rgb_out[5]_i_27_0 [1:0]}),
        .ADDRC({\rgb_out[5]_i_35_0 [4],\rgb_out[5]_i_27_0 [3:2],out[2],\rgb_out[5]_i_27_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__2_n_0 ,\slv_reg0_reg[4]_rep__2_n_0 ,\slv_reg0_reg[3]_rep__2_n_0 ,\slv_reg0_reg[2]_rep__2_n_0 ,\slv_reg0_reg[1]_rep__2_n_0 ,\slv_reg0_reg[0]_rep__2_n_0 }),
        .DIA(slv_reg1[3]),
        .DIB(slv_reg1[4]),
        .DIC(slv_reg1[5]),
        .DID(1'b0),
        .DOA(texture_data_reg_8128_8191_3_5_n_0),
        .DOB(texture_data_reg_8128_8191_3_5_n_1),
        .DOC(texture_data_reg_8128_8191_3_5_n_2),
        .DOD(NLW_texture_data_reg_8128_8191_3_5_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_8128_8191_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "8128" *) 
  (* ram_addr_end = "8191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'h0000FF3F0000FF9F),
    .INIT_B(64'hFFFFFFC0FFFFFFE0),
    .INIT_C(64'h0000FF000000FF80),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_8128_8191_6_8
       (.ADDRA({\rgb_out[8]_i_35_0 [3],\rgb_out[8]_i_27_0 [3:2],out[2],\rgb_out[8]_i_27_0 [1:0]}),
        .ADDRB({\rgb_out[8]_i_35_0 [3],\rgb_out[8]_i_27_0 [3:2],out[2],\rgb_out[8]_i_27_0 [1:0]}),
        .ADDRC({\rgb_out[8]_i_35_0 [3],\rgb_out[8]_i_27_0 [3:2],out[2],\rgb_out[8]_i_27_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__0_n_0 ,\slv_reg0_reg[4]_rep__0_n_0 ,\slv_reg0_reg[3]_rep__0_n_0 ,\slv_reg0_reg[2]_rep__0_n_0 ,\slv_reg0_reg[1]_rep__0_n_0 ,\slv_reg0_reg[0]_rep__0_n_0 }),
        .DIA(slv_reg1[6]),
        .DIB(slv_reg1[7]),
        .DIC(slv_reg1[8]),
        .DID(1'b0),
        .DOA(texture_data_reg_8128_8191_6_8_n_0),
        .DOB(texture_data_reg_8128_8191_6_8_n_1),
        .DOC(texture_data_reg_8128_8191_6_8_n_2),
        .DOD(NLW_texture_data_reg_8128_8191_6_8_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_8128_8191_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "8128" *) 
  (* ram_addr_end = "8191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'h0000003F0000001F),
    .INIT_B(64'hFFFE0000FFFE0000),
    .INIT_C(64'hFFFEFF3FFFFEFF9F),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_8128_8191_9_11
       (.ADDRA({\rgb_out[11]_i_52_0 [3],\rgb_out[2]_i_43_0 [3:2],out[2],\rgb_out[2]_i_43_0 [1:0]}),
        .ADDRB({\rgb_out[11]_i_52_0 [3],\rgb_out[2]_i_43_0 [3:2],out[2],\rgb_out[2]_i_43_0 [1:0]}),
        .ADDRC({\rgb_out[11]_i_52_0 [3],\rgb_out[2]_i_43_0 [3:2],out[2],\rgb_out[2]_i_43_0 [1:0]}),
        .ADDRD({\slv_reg0_reg_n_0_[5] ,\slv_reg0_reg_n_0_[4] ,\slv_reg0_reg_n_0_[3] ,\slv_reg0_reg_n_0_[2] ,\slv_reg0_reg_n_0_[1] ,\slv_reg0_reg_n_0_[0] }),
        .DIA(slv_reg1[9]),
        .DIB(slv_reg1[10]),
        .DIC(slv_reg1[11]),
        .DID(1'b0),
        .DOA(texture_data_reg_8128_8191_9_11_n_0),
        .DOB(texture_data_reg_8128_8191_9_11_n_1),
        .DOC(texture_data_reg_8128_8191_9_11_n_2),
        .DOD(NLW_texture_data_reg_8128_8191_9_11_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_8128_8191_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "832" *) 
  (* ram_addr_end = "895" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h80016000D0016000),
    .INIT_B(64'h6000800020008000),
    .INIT_C(64'h7FFFFFFF7FFFFFFF),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_832_895_0_2
       (.ADDRA({ADDRC[4],\rgb_out[2]_i_26_0 ,out[2],ADDRC[1:0]}),
        .ADDRB({ADDRC[4],\rgb_out[2]_i_26_0 ,out[2],ADDRC[1:0]}),
        .ADDRC({ADDRC[4],\rgb_out[2]_i_26_0 ,out[2],ADDRC[1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__5_n_0 ,\slv_reg0_reg[4]_rep__5_n_0 ,\slv_reg0_reg[3]_rep__5_n_0 ,\slv_reg0_reg[2]_rep__5_n_0 ,\slv_reg0_reg[1]_rep__5_n_0 ,\slv_reg0_reg[0]_rep__5_n_0 }),
        .DIA(slv_reg1[0]),
        .DIB(slv_reg1[1]),
        .DIC(slv_reg1[2]),
        .DID(1'b0),
        .DOA(texture_data_reg_832_895_0_2_n_0),
        .DOB(texture_data_reg_832_895_0_2_n_1),
        .DOC(texture_data_reg_832_895_0_2_n_2),
        .DOD(NLW_texture_data_reg_832_895_0_2_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_832_895_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    texture_data_reg_832_895_0_2_i_1
       (.I0(\slv_reg0_reg_n_0_[8] ),
        .I1(\slv_reg0_reg_n_0_[6] ),
        .I2(\slv_reg0_reg_n_0_[9] ),
        .I3(\slv_reg0_reg_n_0_[10] ),
        .I4(\slv_reg0_reg_n_0_[7] ),
        .I5(texture_data_reg_64_127_0_2_i_2_n_0),
        .O(texture_data_reg_832_895_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "832" *) 
  (* ram_addr_end = "895" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h80016000D0016000),
    .INIT_C(64'h6000800020008000),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_832_895_3_5
       (.ADDRA({\rgb_out[5]_i_27_0 [4:2],out[2],\rgb_out[5]_i_27_0 [1:0]}),
        .ADDRB({\rgb_out[5]_i_27_0 [4:2],out[2],\rgb_out[5]_i_27_0 [1:0]}),
        .ADDRC({\rgb_out[5]_i_27_0 [4:2],out[2],\rgb_out[5]_i_27_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__3_n_0 ,\slv_reg0_reg[4]_rep__3_n_0 ,\slv_reg0_reg[3]_rep__3_n_0 ,\slv_reg0_reg[2]_rep__3_n_0 ,\slv_reg0_reg[1]_rep__3_n_0 ,\slv_reg0_reg[0]_rep__3_n_0 }),
        .DIA(slv_reg1[3]),
        .DIB(slv_reg1[4]),
        .DIC(slv_reg1[5]),
        .DID(1'b0),
        .DOA(texture_data_reg_832_895_3_5_n_0),
        .DOB(texture_data_reg_832_895_3_5_n_1),
        .DOC(texture_data_reg_832_895_3_5_n_2),
        .DOD(NLW_texture_data_reg_832_895_3_5_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_832_895_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "832" *) 
  (* ram_addr_end = "895" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'h7FFFFFFF7FFFFFFF),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h80016000D0016000),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_832_895_6_8
       (.ADDRA({\rgb_out[8]_i_27_0 [4:2],out[2],\rgb_out[8]_i_27_0 [1:0]}),
        .ADDRB({\rgb_out[8]_i_27_0 [4:2],out[2],\rgb_out[8]_i_27_0 [1:0]}),
        .ADDRC({\rgb_out[8]_i_27_0 [4:2],out[2],\rgb_out[8]_i_27_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__1_n_0 ,\slv_reg0_reg[4]_rep__1_n_0 ,\slv_reg0_reg[3]_rep__1_n_0 ,\slv_reg0_reg[2]_rep__1_n_0 ,\slv_reg0_reg[1]_rep__1_n_0 ,\slv_reg0_reg[0]_rep__1_n_0 }),
        .DIA(slv_reg1[6]),
        .DIB(slv_reg1[7]),
        .DIC(slv_reg1[8]),
        .DID(1'b0),
        .DOA(texture_data_reg_832_895_6_8_n_0),
        .DOB(texture_data_reg_832_895_6_8_n_1),
        .DOC(texture_data_reg_832_895_6_8_n_2),
        .DOD(NLW_texture_data_reg_832_895_6_8_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_832_895_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "832" *) 
  (* ram_addr_end = "895" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'h6000800020008000),
    .INIT_B(64'h7FFFFFFF7FFFFFFF),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_832_895_9_11
       (.ADDRA({\rgb_out[11]_i_44_0 [3],\rgb_out[11]_i_32_0 [3:2],out[2],\rgb_out[11]_i_44_0 [0],\rgb_out[11]_i_32_0 [0]}),
        .ADDRB({\rgb_out[11]_i_44_0 [3],\rgb_out[11]_i_32_0 [3:2],out[2],\rgb_out[11]_i_44_0 [0],\rgb_out[11]_i_32_0 [0]}),
        .ADDRC({\rgb_out[11]_i_44_0 [3],\rgb_out[11]_i_32_0 [3:2],out[2],\rgb_out[11]_i_44_0 [0],\rgb_out[11]_i_32_0 [0]}),
        .ADDRD({\slv_reg0_reg[5]_rep_n_0 ,\slv_reg0_reg[4]_rep_n_0 ,\slv_reg0_reg[3]_rep_n_0 ,\slv_reg0_reg[2]_rep_n_0 ,\slv_reg0_reg[1]_rep_n_0 ,\slv_reg0_reg[0]_rep_n_0 }),
        .DIA(slv_reg1[9]),
        .DIB(slv_reg1[10]),
        .DIC(slv_reg1[11]),
        .DID(1'b0),
        .DOA(texture_data_reg_832_895_9_11_n_0),
        .DOB(texture_data_reg_832_895_9_11_n_1),
        .DOC(texture_data_reg_832_895_9_11_n_2),
        .DOD(NLW_texture_data_reg_832_895_9_11_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_832_895_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "896" *) 
  (* ram_addr_end = "959" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0801D8008000F800),
    .INIT_B(64'h0000200060000000),
    .INIT_C(64'h1FFFFFFF1FFFFFFF),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_896_959_0_2
       (.ADDRA({ADDRC[4],\rgb_out[2]_i_26_0 ,out[2],ADDRC[1:0]}),
        .ADDRB({ADDRC[4],\rgb_out[2]_i_26_0 ,out[2],ADDRC[1:0]}),
        .ADDRC({ADDRC[4],\rgb_out[2]_i_26_0 ,out[2],ADDRC[1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__5_n_0 ,\slv_reg0_reg[4]_rep__5_n_0 ,\slv_reg0_reg[3]_rep__5_n_0 ,\slv_reg0_reg[2]_rep__5_n_0 ,\slv_reg0_reg[1]_rep__5_n_0 ,\slv_reg0_reg[0]_rep__5_n_0 }),
        .DIA(slv_reg1[0]),
        .DIB(slv_reg1[1]),
        .DIC(slv_reg1[2]),
        .DID(1'b0),
        .DOA(texture_data_reg_896_959_0_2_n_0),
        .DOB(texture_data_reg_896_959_0_2_n_1),
        .DOC(texture_data_reg_896_959_0_2_n_2),
        .DOD(NLW_texture_data_reg_896_959_0_2_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_896_959_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    texture_data_reg_896_959_0_2_i_1
       (.I0(\slv_reg0_reg_n_0_[8] ),
        .I1(\slv_reg0_reg_n_0_[7] ),
        .I2(\slv_reg0_reg_n_0_[9] ),
        .I3(\slv_reg0_reg_n_0_[10] ),
        .I4(\slv_reg0_reg_n_0_[6] ),
        .I5(texture_data_reg_64_127_0_2_i_2_n_0),
        .O(texture_data_reg_896_959_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "896" *) 
  (* ram_addr_end = "959" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0801D8008000F800),
    .INIT_C(64'h0000200060000000),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_896_959_3_5
       (.ADDRA({\rgb_out[5]_i_27_0 [4:2],out[2],\rgb_out[5]_i_27_0 [1:0]}),
        .ADDRB({\rgb_out[5]_i_27_0 [4:2],out[2],\rgb_out[5]_i_27_0 [1:0]}),
        .ADDRC({\rgb_out[5]_i_27_0 [4:2],out[2],\rgb_out[5]_i_27_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__3_n_0 ,\slv_reg0_reg[4]_rep__3_n_0 ,\slv_reg0_reg[3]_rep__3_n_0 ,\slv_reg0_reg[2]_rep__3_n_0 ,\slv_reg0_reg[1]_rep__3_n_0 ,\slv_reg0_reg[0]_rep__3_n_0 }),
        .DIA(slv_reg1[3]),
        .DIB(slv_reg1[4]),
        .DIC(slv_reg1[5]),
        .DID(1'b0),
        .DOA(texture_data_reg_896_959_3_5_n_0),
        .DOB(texture_data_reg_896_959_3_5_n_1),
        .DOC(texture_data_reg_896_959_3_5_n_2),
        .DOD(NLW_texture_data_reg_896_959_3_5_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_896_959_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "896" *) 
  (* ram_addr_end = "959" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'h1FFFFFFF1FFFFFFF),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0801D8008000F800),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_896_959_6_8
       (.ADDRA({\rgb_out[8]_i_27_0 [4:2],out[2],\rgb_out[8]_i_27_0 [1:0]}),
        .ADDRB({\rgb_out[8]_i_27_0 [4:2],out[2],\rgb_out[8]_i_27_0 [1:0]}),
        .ADDRC({\rgb_out[8]_i_27_0 [4:2],out[2],\rgb_out[8]_i_27_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__1_n_0 ,\slv_reg0_reg[4]_rep__1_n_0 ,\slv_reg0_reg[3]_rep__1_n_0 ,\slv_reg0_reg[2]_rep__1_n_0 ,\slv_reg0_reg[1]_rep__1_n_0 ,\slv_reg0_reg[0]_rep__1_n_0 }),
        .DIA(slv_reg1[6]),
        .DIB(slv_reg1[7]),
        .DIC(slv_reg1[8]),
        .DID(1'b0),
        .DOA(texture_data_reg_896_959_6_8_n_0),
        .DOB(texture_data_reg_896_959_6_8_n_1),
        .DOC(texture_data_reg_896_959_6_8_n_2),
        .DOD(NLW_texture_data_reg_896_959_6_8_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_896_959_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "896" *) 
  (* ram_addr_end = "959" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'h0000200060000000),
    .INIT_B(64'h1FFFFFFF1FFFFFFF),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_896_959_9_11
       (.ADDRA({\rgb_out[11]_i_44_0 [3],\rgb_out[11]_i_32_0 [3:2],out[2],\rgb_out[11]_i_44_0 [0],\rgb_out[11]_i_32_0 [0]}),
        .ADDRB({\rgb_out[11]_i_44_0 [3],\rgb_out[11]_i_32_0 [3:2],out[2],\rgb_out[11]_i_44_0 [0],\rgb_out[11]_i_32_0 [0]}),
        .ADDRC({\rgb_out[11]_i_44_0 [3],\rgb_out[11]_i_32_0 [3:2],out[2],\rgb_out[11]_i_44_0 [0],\rgb_out[11]_i_32_0 [0]}),
        .ADDRD({\slv_reg0_reg[5]_rep_n_0 ,\slv_reg0_reg[4]_rep_n_0 ,\slv_reg0_reg[3]_rep_n_0 ,\slv_reg0_reg[2]_rep_n_0 ,\slv_reg0_reg[1]_rep_n_0 ,\slv_reg0_reg[0]_rep_n_0 }),
        .DIA(slv_reg1[9]),
        .DIB(slv_reg1[10]),
        .DIC(slv_reg1[11]),
        .DID(1'b0),
        .DOA(texture_data_reg_896_959_9_11_n_0),
        .DOB(texture_data_reg_896_959_9_11_n_1),
        .DOC(texture_data_reg_896_959_9_11_n_2),
        .DOD(NLW_texture_data_reg_896_959_9_11_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_896_959_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "960" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000002000),
    .INIT_B(64'h000000001FFFFFFF),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_960_1023_0_2
       (.ADDRA({ADDRC[4],\rgb_out[2]_i_26_0 ,out[2],ADDRC[1:0]}),
        .ADDRB({ADDRC[4],\rgb_out[2]_i_26_0 ,out[2],ADDRC[1:0]}),
        .ADDRC({ADDRC[4],\rgb_out[2]_i_26_0 ,out[2],ADDRC[1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__5_n_0 ,\slv_reg0_reg[4]_rep__5_n_0 ,\slv_reg0_reg[3]_rep__5_n_0 ,\slv_reg0_reg[2]_rep__5_n_0 ,\slv_reg0_reg[1]_rep__5_n_0 ,\slv_reg0_reg[0]_rep__5_n_0 }),
        .DIA(slv_reg1[0]),
        .DIB(slv_reg1[1]),
        .DIC(slv_reg1[2]),
        .DID(1'b0),
        .DOA(texture_data_reg_960_1023_0_2_n_0),
        .DOB(texture_data_reg_960_1023_0_2_n_1),
        .DOC(texture_data_reg_960_1023_0_2_n_2),
        .DOD(NLW_texture_data_reg_960_1023_0_2_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_960_1023_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    texture_data_reg_960_1023_0_2_i_1
       (.I0(\slv_reg0_reg_n_0_[11] ),
        .I1(\slv_reg0_reg_n_0_[10] ),
        .I2(\slv_reg0_reg_n_0_[12] ),
        .I3(texture_data_reg_960_1023_0_2_i_2_n_0),
        .I4(\slv_reg0_reg_n_0_[9] ),
        .I5(\slv_reg0_reg_n_0_[8] ),
        .O(texture_data_reg_960_1023_0_2_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'h7)) 
    texture_data_reg_960_1023_0_2_i_2
       (.I0(\slv_reg0_reg_n_0_[6] ),
        .I1(\slv_reg0_reg_n_0_[7] ),
        .O(texture_data_reg_960_1023_0_2_i_2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "960" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000002000),
    .INIT_C(64'h000000001FFFFFFF),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_960_1023_3_5
       (.ADDRA({\rgb_out[5]_i_27_0 [4:2],out[2],\rgb_out[5]_i_27_0 [1:0]}),
        .ADDRB({\rgb_out[5]_i_27_0 [4:2],out[2],\rgb_out[5]_i_27_0 [1:0]}),
        .ADDRC({\rgb_out[5]_i_27_0 [4:2],out[2],\rgb_out[5]_i_27_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__3_n_0 ,\slv_reg0_reg[4]_rep__3_n_0 ,\slv_reg0_reg[3]_rep__3_n_0 ,\slv_reg0_reg[2]_rep__3_n_0 ,\slv_reg0_reg[1]_rep__3_n_0 ,\slv_reg0_reg[0]_rep__3_n_0 }),
        .DIA(slv_reg1[3]),
        .DIB(slv_reg1[4]),
        .DIC(slv_reg1[5]),
        .DID(1'b0),
        .DOA(texture_data_reg_960_1023_3_5_n_0),
        .DOB(texture_data_reg_960_1023_3_5_n_1),
        .DOC(texture_data_reg_960_1023_3_5_n_2),
        .DOD(NLW_texture_data_reg_960_1023_3_5_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_960_1023_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "960" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000002000),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_960_1023_6_8
       (.ADDRA({\rgb_out[8]_i_27_0 [4:2],out[2],\rgb_out[8]_i_27_0 [1:0]}),
        .ADDRB({\rgb_out[8]_i_27_0 [4:2],out[2],\rgb_out[8]_i_27_0 [1:0]}),
        .ADDRC({\rgb_out[8]_i_27_0 [4:2],out[2],\rgb_out[8]_i_27_0 [1:0]}),
        .ADDRD({\slv_reg0_reg[5]_rep__1_n_0 ,\slv_reg0_reg[4]_rep__1_n_0 ,\slv_reg0_reg[3]_rep__1_n_0 ,\slv_reg0_reg[2]_rep__1_n_0 ,\slv_reg0_reg[1]_rep__1_n_0 ,\slv_reg0_reg[0]_rep__1_n_0 }),
        .DIA(slv_reg1[6]),
        .DIB(slv_reg1[7]),
        .DIC(slv_reg1[8]),
        .DID(1'b0),
        .DOA(texture_data_reg_960_1023_6_8_n_0),
        .DOB(texture_data_reg_960_1023_6_8_n_1),
        .DOC(texture_data_reg_960_1023_6_8_n_2),
        .DOD(NLW_texture_data_reg_960_1023_6_8_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_960_1023_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data" *) 
  (* ram_addr_begin = "960" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'h000000001FFFFFFF),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    texture_data_reg_960_1023_9_11
       (.ADDRA({\rgb_out[11]_i_44_0 [3],\rgb_out[11]_i_32_0 [3:2],out[2],\rgb_out[11]_i_44_0 [0],\rgb_out[11]_i_32_0 [0]}),
        .ADDRB({\rgb_out[11]_i_44_0 [3],\rgb_out[11]_i_32_0 [3:2],out[2],\rgb_out[11]_i_44_0 [0],\rgb_out[11]_i_32_0 [0]}),
        .ADDRC({\rgb_out[11]_i_44_0 [3],\rgb_out[11]_i_32_0 [3:2],out[2],\rgb_out[11]_i_44_0 [0],\rgb_out[11]_i_32_0 [0]}),
        .ADDRD({\slv_reg0_reg[5]_rep_n_0 ,\slv_reg0_reg[4]_rep_n_0 ,\slv_reg0_reg[3]_rep_n_0 ,\slv_reg0_reg[2]_rep_n_0 ,\slv_reg0_reg[1]_rep_n_0 ,\slv_reg0_reg[0]_rep_n_0 }),
        .DIA(slv_reg1[9]),
        .DIB(slv_reg1[10]),
        .DIC(slv_reg1[11]),
        .DID(1'b0),
        .DOA(texture_data_reg_960_1023_9_11_n_0),
        .DOB(texture_data_reg_960_1023_9_11_n_1),
        .DOC(texture_data_reg_960_1023_9_11_n_2),
        .DOD(NLW_texture_data_reg_960_1023_9_11_DOD_UNCONNECTED),
        .WCLK(vga_clk),
        .WE(texture_data_reg_960_1023_0_2_i_1_n_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TEXT_GEN
   (hs,
    vs,
    Q,
    hsync_out_reg_0,
    vga_clk,
    vsync_out_reg_0,
    SR,
    D);
  output hs;
  output vs;
  output [11:0]Q;
  input hsync_out_reg_0;
  input vga_clk;
  input vsync_out_reg_0;
  input [0:0]SR;
  input [11:0]D;

  wire [11:0]D;
  wire [11:0]Q;
  wire [0:0]SR;
  wire hs;
  wire hsync_out_reg_0;
  wire vga_clk;
  wire vs;
  wire vsync_out_reg_0;

  FDRE hsync_out_reg
       (.C(vga_clk),
        .CE(1'b1),
        .D(hsync_out_reg_0),
        .Q(hs),
        .R(1'b0));
  FDRE \rgb_out_reg[0] 
       (.C(vga_clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(Q[0]),
        .R(SR));
  FDRE \rgb_out_reg[10] 
       (.C(vga_clk),
        .CE(1'b1),
        .D(D[10]),
        .Q(Q[10]),
        .R(SR));
  FDRE \rgb_out_reg[11] 
       (.C(vga_clk),
        .CE(1'b1),
        .D(D[11]),
        .Q(Q[11]),
        .R(SR));
  FDRE \rgb_out_reg[1] 
       (.C(vga_clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(Q[1]),
        .R(SR));
  FDRE \rgb_out_reg[2] 
       (.C(vga_clk),
        .CE(1'b1),
        .D(D[2]),
        .Q(Q[2]),
        .R(SR));
  FDRE \rgb_out_reg[3] 
       (.C(vga_clk),
        .CE(1'b1),
        .D(D[3]),
        .Q(Q[3]),
        .R(SR));
  FDRE \rgb_out_reg[4] 
       (.C(vga_clk),
        .CE(1'b1),
        .D(D[4]),
        .Q(Q[4]),
        .R(SR));
  FDRE \rgb_out_reg[5] 
       (.C(vga_clk),
        .CE(1'b1),
        .D(D[5]),
        .Q(Q[5]),
        .R(SR));
  FDRE \rgb_out_reg[6] 
       (.C(vga_clk),
        .CE(1'b1),
        .D(D[6]),
        .Q(Q[6]),
        .R(SR));
  FDRE \rgb_out_reg[7] 
       (.C(vga_clk),
        .CE(1'b1),
        .D(D[7]),
        .Q(Q[7]),
        .R(SR));
  FDRE \rgb_out_reg[8] 
       (.C(vga_clk),
        .CE(1'b1),
        .D(D[8]),
        .Q(Q[8]),
        .R(SR));
  FDRE \rgb_out_reg[9] 
       (.C(vga_clk),
        .CE(1'b1),
        .D(D[9]),
        .Q(Q[9]),
        .R(SR));
  FDRE vsync_out_reg
       (.C(vga_clk),
        .CE(1'b1),
        .D(vsync_out_reg_0),
        .Q(vs),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TIMING_GEN
   (vblank_timing,
    hblank_timing,
    block_addr,
    Q,
    ADDRB,
    \vcount_reg[4]_0 ,
    ADDRA,
    \vcount_reg[9]_0 ,
    \vcount_reg[9]_1 ,
    \vcount_reg[4]_1 ,
    \out_reg[0] ,
    \out_reg[5] ,
    \out_reg[1] ,
    \vcount_reg[4]_2 ,
    \out_reg[1]_0 ,
    \out_reg[1]_1 ,
    \out_reg[1]_2 ,
    \out_reg[1]_3 ,
    \out_reg[1]_4 ,
    \out_reg[5]_0 ,
    \out_reg[2] ,
    \vcount_reg[4]_3 ,
    \vcount_reg[2]_0 ,
    \vcount_reg[4]_4 ,
    \out_reg[4] ,
    \vcount_reg[1]_0 ,
    \out_reg[3] ,
    \vcount_reg[1]_1 ,
    \vcount_reg[4]_5 ,
    \out_reg[4]_0 ,
    \out_reg[3]_0 ,
    \hcount_out_reg[2] ,
    \hcount_out_reg[2]_0 ,
    hblank_out_reg_0,
    D,
    \vcount_reg[0]_0 ,
    \vcount_reg[0]_1 ,
    \hcount_reg[4]_rep__1_0 ,
    \vcount_reg[0]_2 ,
    \vcount_reg[0]_3 ,
    \vcount_reg[0]_4 ,
    \hcount_reg[4]_rep__5_0 ,
    ADDRC,
    \vcount_reg[0]_5 ,
    \vcount_reg[0]_6 ,
    \vcount_reg[0]_7 ,
    \vcount_reg[0]_8 ,
    \vcount_reg[0]_9 ,
    \vcount_reg[0]_10 ,
    \hcount_reg[1]_rep__4_0 ,
    \vcount_reg[0]_11 ,
    \hcount_reg[0]_rep__0_0 ,
    \hcount_reg[0]_rep__11_0 ,
    hs_nxt,
    vs_nxt,
    \vcount_reg[0]_12 ,
    \vcount_reg[0]_13 ,
    \vcount_reg[0]_14 ,
    \vcount_reg[0]_15 ,
    \vcount_reg[1]_2 ,
    \vcount_reg[1]_3 ,
    vga_clk,
    \rgb_out_reg[11]_i_14_0 ,
    \rgb_out_reg[11]_i_14_1 ,
    \rgb_out_reg[11]_i_12_0 ,
    \rgb_out_reg[11]_i_12_1 ,
    \rgb_out[11]_i_39_0 ,
    \rgb_out[11]_i_39_1 ,
    \rgb_out[11]_i_33_0 ,
    \rgb_out[11]_i_33_1 ,
    \rgb_out[11]_i_39_2 ,
    \rgb_out[11]_i_39_3 ,
    \rgb_out[11]_i_33_2 ,
    \rgb_out[11]_i_33_3 ,
    \rgb_out[11]_i_39_4 ,
    \rgb_out[11]_i_39_5 ,
    \rgb_out[11]_i_33_4 ,
    \rgb_out[11]_i_33_5 ,
    \rgb_out[11]_i_39_6 ,
    \rgb_out[11]_i_39_7 ,
    \rgb_out[11]_i_33_6 ,
    \rgb_out[11]_i_33_7 ,
    \rgb_out[11]_i_40_0 ,
    \rgb_out[11]_i_40_1 ,
    \rgb_out[11]_i_34_0 ,
    \rgb_out[11]_i_34_1 ,
    \rgb_out[11]_i_3__0 ,
    \rgb_out_reg[11]_i_15 ,
    \rgb_out[11]_i_3__0_0 );
  output vblank_timing;
  output hblank_timing;
  output [3:0]block_addr;
  output [9:0]Q;
  output [1:0]ADDRB;
  output [2:0]\vcount_reg[4]_0 ;
  output [1:0]ADDRA;
  output \vcount_reg[9]_0 ;
  output \vcount_reg[9]_1 ;
  output [4:0]\vcount_reg[4]_1 ;
  output [1:0]\out_reg[0] ;
  output \out_reg[5] ;
  output \out_reg[1] ;
  output \vcount_reg[4]_2 ;
  output \out_reg[1]_0 ;
  output \out_reg[1]_1 ;
  output \out_reg[1]_2 ;
  output \out_reg[1]_3 ;
  output \out_reg[1]_4 ;
  output \out_reg[5]_0 ;
  output \out_reg[2] ;
  output \vcount_reg[4]_3 ;
  output \vcount_reg[2]_0 ;
  output \vcount_reg[4]_4 ;
  output \out_reg[4] ;
  output \vcount_reg[1]_0 ;
  output \out_reg[3] ;
  output \vcount_reg[1]_1 ;
  output \vcount_reg[4]_5 ;
  output \out_reg[4]_0 ;
  output \out_reg[3]_0 ;
  output \hcount_out_reg[2] ;
  output \hcount_out_reg[2]_0 ;
  output [0:0]hblank_out_reg_0;
  output [0:0]D;
  output [4:0]\vcount_reg[0]_0 ;
  output [3:0]\vcount_reg[0]_1 ;
  output [1:0]\hcount_reg[4]_rep__1_0 ;
  output [4:0]\vcount_reg[0]_2 ;
  output [4:0]\vcount_reg[0]_3 ;
  output [4:0]\vcount_reg[0]_4 ;
  output [1:0]\hcount_reg[4]_rep__5_0 ;
  output [4:0]ADDRC;
  output [4:0]\vcount_reg[0]_5 ;
  output [3:0]\vcount_reg[0]_6 ;
  output [4:0]\vcount_reg[0]_7 ;
  output [4:0]\vcount_reg[0]_8 ;
  output [3:0]\vcount_reg[0]_9 ;
  output [2:0]\vcount_reg[0]_10 ;
  output [0:0]\hcount_reg[1]_rep__4_0 ;
  output [2:0]\vcount_reg[0]_11 ;
  output [0:0]\hcount_reg[0]_rep__0_0 ;
  output \hcount_reg[0]_rep__11_0 ;
  output hs_nxt;
  output vs_nxt;
  output [0:0]\vcount_reg[0]_12 ;
  output [0:0]\vcount_reg[0]_13 ;
  output \vcount_reg[0]_14 ;
  output \vcount_reg[0]_15 ;
  output \vcount_reg[1]_2 ;
  output \vcount_reg[1]_3 ;
  input vga_clk;
  input \rgb_out_reg[11]_i_14_0 ;
  input \rgb_out_reg[11]_i_14_1 ;
  input \rgb_out_reg[11]_i_12_0 ;
  input \rgb_out_reg[11]_i_12_1 ;
  input \rgb_out[11]_i_39_0 ;
  input \rgb_out[11]_i_39_1 ;
  input \rgb_out[11]_i_33_0 ;
  input \rgb_out[11]_i_33_1 ;
  input \rgb_out[11]_i_39_2 ;
  input \rgb_out[11]_i_39_3 ;
  input \rgb_out[11]_i_33_2 ;
  input \rgb_out[11]_i_33_3 ;
  input \rgb_out[11]_i_39_4 ;
  input \rgb_out[11]_i_39_5 ;
  input \rgb_out[11]_i_33_4 ;
  input \rgb_out[11]_i_33_5 ;
  input \rgb_out[11]_i_39_6 ;
  input \rgb_out[11]_i_39_7 ;
  input \rgb_out[11]_i_33_6 ;
  input \rgb_out[11]_i_33_7 ;
  input \rgb_out[11]_i_40_0 ;
  input \rgb_out[11]_i_40_1 ;
  input \rgb_out[11]_i_34_0 ;
  input \rgb_out[11]_i_34_1 ;
  input [1:0]\rgb_out[11]_i_3__0 ;
  input [5:0]\rgb_out_reg[11]_i_15 ;
  input [1:0]\rgb_out[11]_i_3__0_0 ;

  wire [1:0]ADDRA;
  wire [1:0]ADDRB;
  wire [4:0]ADDRC;
  wire [0:0]D;
  wire [9:0]Q;
  wire [3:0]block_addr;
  wire clear;
  wire hblank_nxt;
  wire hblank_out_i_2_n_0;
  wire [0:0]hblank_out_reg_0;
  wire hblank_timing;
  wire \hcount[0]_i_1_n_0 ;
  wire \hcount[0]_rep_i_1__0_n_0 ;
  wire \hcount[0]_rep_i_1__10_n_0 ;
  wire \hcount[0]_rep_i_1__11_n_0 ;
  wire \hcount[0]_rep_i_1__1_n_0 ;
  wire \hcount[0]_rep_i_1__2_n_0 ;
  wire \hcount[0]_rep_i_1__3_n_0 ;
  wire \hcount[0]_rep_i_1__4_n_0 ;
  wire \hcount[0]_rep_i_1__5_n_0 ;
  wire \hcount[0]_rep_i_1__6_n_0 ;
  wire \hcount[0]_rep_i_1__7_n_0 ;
  wire \hcount[0]_rep_i_1__8_n_0 ;
  wire \hcount[0]_rep_i_1__9_n_0 ;
  wire \hcount[0]_rep_i_1_n_0 ;
  wire \hcount[10]_i_1_n_0 ;
  wire \hcount[1]_i_1_n_0 ;
  wire \hcount[1]_rep_i_1__0_n_0 ;
  wire \hcount[1]_rep_i_1__10_n_0 ;
  wire \hcount[1]_rep_i_1__11_n_0 ;
  wire \hcount[1]_rep_i_1__1_n_0 ;
  wire \hcount[1]_rep_i_1__2_n_0 ;
  wire \hcount[1]_rep_i_1__3_n_0 ;
  wire \hcount[1]_rep_i_1__4_n_0 ;
  wire \hcount[1]_rep_i_1__5_n_0 ;
  wire \hcount[1]_rep_i_1__6_n_0 ;
  wire \hcount[1]_rep_i_1__7_n_0 ;
  wire \hcount[1]_rep_i_1__8_n_0 ;
  wire \hcount[1]_rep_i_1__9_n_0 ;
  wire \hcount[1]_rep_i_1_n_0 ;
  wire \hcount[2]_i_1_n_0 ;
  wire \hcount[3]_i_1_n_0 ;
  wire \hcount[3]_rep_i_1__0_n_0 ;
  wire \hcount[3]_rep_i_1__10_n_0 ;
  wire \hcount[3]_rep_i_1__11_n_0 ;
  wire \hcount[3]_rep_i_1__1_n_0 ;
  wire \hcount[3]_rep_i_1__2_n_0 ;
  wire \hcount[3]_rep_i_1__3_n_0 ;
  wire \hcount[3]_rep_i_1__4_n_0 ;
  wire \hcount[3]_rep_i_1__5_n_0 ;
  wire \hcount[3]_rep_i_1__6_n_0 ;
  wire \hcount[3]_rep_i_1__7_n_0 ;
  wire \hcount[3]_rep_i_1__8_n_0 ;
  wire \hcount[3]_rep_i_1__9_n_0 ;
  wire \hcount[3]_rep_i_1_n_0 ;
  wire \hcount[4]_i_1_n_0 ;
  wire \hcount[4]_rep_i_1__0_n_0 ;
  wire \hcount[4]_rep_i_1__10_n_0 ;
  wire \hcount[4]_rep_i_1__11_n_0 ;
  wire \hcount[4]_rep_i_1__1_n_0 ;
  wire \hcount[4]_rep_i_1__2_n_0 ;
  wire \hcount[4]_rep_i_1__3_n_0 ;
  wire \hcount[4]_rep_i_1__4_n_0 ;
  wire \hcount[4]_rep_i_1__5_n_0 ;
  wire \hcount[4]_rep_i_1__6_n_0 ;
  wire \hcount[4]_rep_i_1__7_n_0 ;
  wire \hcount[4]_rep_i_1__8_n_0 ;
  wire \hcount[4]_rep_i_1__9_n_0 ;
  wire \hcount[4]_rep_i_1_n_0 ;
  wire \hcount[5]_i_1_n_0 ;
  wire \hcount[5]_rep_i_1__0_n_0 ;
  wire \hcount[5]_rep_i_1_n_0 ;
  wire \hcount[6]_i_1_n_0 ;
  wire \hcount[7]_i_1_n_0 ;
  wire \hcount[7]_i_2_n_0 ;
  wire \hcount[8]_i_1_n_0 ;
  wire \hcount[9]_i_1_n_0 ;
  wire \hcount_out_reg[2] ;
  wire \hcount_out_reg[2]_0 ;
  wire [0:0]\hcount_reg[0]_rep__0_0 ;
  wire \hcount_reg[0]_rep__11_0 ;
  wire [0:0]\hcount_reg[1]_rep__4_0 ;
  wire [1:0]\hcount_reg[4]_rep__1_0 ;
  wire [1:0]\hcount_reg[4]_rep__5_0 ;
  wire [10:10]hcount_timing__0;
  wire hs_nxt;
  wire hsync_out_reg_srl2_i_2_n_0;
  wire [18:8]line_data;
  wire \out[5]_i_10_n_0 ;
  wire \out[5]_i_11_n_0 ;
  wire \out[5]_i_12_n_0 ;
  wire \out[5]_i_13_n_0 ;
  wire \out[5]_i_14_n_0 ;
  wire \out[5]_i_15_n_0 ;
  wire \out[5]_i_16_n_0 ;
  wire \out[5]_i_9_n_0 ;
  wire [1:0]\out_reg[0] ;
  wire \out_reg[1] ;
  wire \out_reg[1]_0 ;
  wire \out_reg[1]_1 ;
  wire \out_reg[1]_2 ;
  wire \out_reg[1]_3 ;
  wire \out_reg[1]_4 ;
  wire \out_reg[2] ;
  wire \out_reg[3] ;
  wire \out_reg[3]_0 ;
  wire \out_reg[4] ;
  wire \out_reg[4]_0 ;
  wire \out_reg[5] ;
  wire \out_reg[5]_0 ;
  wire \rgb_out[11]_i_111_n_0 ;
  wire \rgb_out[11]_i_112_n_0 ;
  wire \rgb_out[11]_i_113_n_0 ;
  wire \rgb_out[11]_i_114_n_0 ;
  wire \rgb_out[11]_i_122_n_0 ;
  wire \rgb_out[11]_i_125_n_0 ;
  wire \rgb_out[11]_i_126_n_0 ;
  wire \rgb_out[11]_i_127_n_0 ;
  wire \rgb_out[11]_i_128_n_0 ;
  wire \rgb_out[11]_i_129_n_0 ;
  wire \rgb_out[11]_i_130_n_0 ;
  wire \rgb_out[11]_i_132_n_0 ;
  wire \rgb_out[11]_i_133_n_0 ;
  wire \rgb_out[11]_i_157_n_0 ;
  wire \rgb_out[11]_i_158_n_0 ;
  wire \rgb_out[11]_i_159_n_0 ;
  wire \rgb_out[11]_i_160_n_0 ;
  wire \rgb_out[11]_i_169_n_0 ;
  wire \rgb_out[11]_i_170_n_0 ;
  wire \rgb_out[11]_i_171_n_0 ;
  wire \rgb_out[11]_i_172_n_0 ;
  wire \rgb_out[11]_i_173_n_0 ;
  wire \rgb_out[11]_i_174_n_0 ;
  wire \rgb_out[11]_i_175_n_0 ;
  wire \rgb_out[11]_i_176_n_0 ;
  wire \rgb_out[11]_i_177_n_0 ;
  wire \rgb_out[11]_i_178_n_0 ;
  wire \rgb_out[11]_i_179_n_0 ;
  wire \rgb_out[11]_i_180_n_0 ;
  wire \rgb_out[11]_i_181_n_0 ;
  wire \rgb_out[11]_i_182_n_0 ;
  wire \rgb_out[11]_i_183_n_0 ;
  wire \rgb_out[11]_i_184_n_0 ;
  wire \rgb_out[11]_i_185_n_0 ;
  wire \rgb_out[11]_i_186_n_0 ;
  wire \rgb_out[11]_i_187_n_0 ;
  wire \rgb_out[11]_i_188_n_0 ;
  wire \rgb_out[11]_i_189_n_0 ;
  wire \rgb_out[11]_i_190_n_0 ;
  wire \rgb_out[11]_i_191_n_0 ;
  wire \rgb_out[11]_i_192_n_0 ;
  wire \rgb_out[11]_i_196_n_0 ;
  wire \rgb_out[11]_i_197_n_0 ;
  wire \rgb_out[11]_i_198_n_0 ;
  wire \rgb_out[11]_i_199_n_0 ;
  wire \rgb_out[11]_i_200_n_0 ;
  wire \rgb_out[11]_i_201_n_0 ;
  wire \rgb_out[11]_i_202_n_0 ;
  wire \rgb_out[11]_i_203_n_0 ;
  wire \rgb_out[11]_i_204_n_0 ;
  wire \rgb_out[11]_i_205_n_0 ;
  wire \rgb_out[11]_i_206_n_0 ;
  wire \rgb_out[11]_i_207_n_0 ;
  wire \rgb_out[11]_i_208_n_0 ;
  wire \rgb_out[11]_i_209_n_0 ;
  wire \rgb_out[11]_i_210_n_0 ;
  wire \rgb_out[11]_i_211_n_0 ;
  wire \rgb_out[11]_i_212_n_0 ;
  wire \rgb_out[11]_i_213_n_0 ;
  wire \rgb_out[11]_i_214_n_0 ;
  wire \rgb_out[11]_i_215_n_0 ;
  wire \rgb_out[11]_i_216_n_0 ;
  wire \rgb_out[11]_i_217_n_0 ;
  wire \rgb_out[11]_i_218_n_0 ;
  wire \rgb_out[11]_i_219_n_0 ;
  wire \rgb_out[11]_i_220_n_0 ;
  wire \rgb_out[11]_i_221_n_0 ;
  wire \rgb_out[11]_i_222_n_0 ;
  wire \rgb_out[11]_i_223_n_0 ;
  wire \rgb_out[11]_i_224_n_0 ;
  wire \rgb_out[11]_i_225_n_0 ;
  wire \rgb_out[11]_i_226_n_0 ;
  wire \rgb_out[11]_i_227_n_0 ;
  wire \rgb_out[11]_i_228_n_0 ;
  wire \rgb_out[11]_i_229_n_0 ;
  wire \rgb_out[11]_i_230_n_0 ;
  wire \rgb_out[11]_i_231_n_0 ;
  wire \rgb_out[11]_i_232_n_0 ;
  wire \rgb_out[11]_i_233_n_0 ;
  wire \rgb_out[11]_i_234_n_0 ;
  wire \rgb_out[11]_i_235_n_0 ;
  wire \rgb_out[11]_i_236_n_0 ;
  wire \rgb_out[11]_i_237_n_0 ;
  wire \rgb_out[11]_i_238_n_0 ;
  wire \rgb_out[11]_i_239_n_0 ;
  wire \rgb_out[11]_i_240_n_0 ;
  wire \rgb_out[11]_i_241_n_0 ;
  wire \rgb_out[11]_i_242_n_0 ;
  wire \rgb_out[11]_i_243_n_0 ;
  wire \rgb_out[11]_i_244_n_0 ;
  wire \rgb_out[11]_i_245_n_0 ;
  wire \rgb_out[11]_i_246_n_0 ;
  wire \rgb_out[11]_i_247_n_0 ;
  wire \rgb_out[11]_i_248_n_0 ;
  wire \rgb_out[11]_i_249_n_0 ;
  wire \rgb_out[11]_i_250_n_0 ;
  wire \rgb_out[11]_i_251_n_0 ;
  wire \rgb_out[11]_i_252_n_0 ;
  wire \rgb_out[11]_i_253_n_0 ;
  wire \rgb_out[11]_i_254_n_0 ;
  wire \rgb_out[11]_i_255_n_0 ;
  wire \rgb_out[11]_i_256_n_0 ;
  wire \rgb_out[11]_i_257_n_0 ;
  wire \rgb_out[11]_i_258_n_0 ;
  wire \rgb_out[11]_i_259_n_0 ;
  wire \rgb_out[11]_i_260_n_0 ;
  wire \rgb_out[11]_i_261_n_0 ;
  wire \rgb_out[11]_i_262_n_0 ;
  wire \rgb_out[11]_i_263_n_0 ;
  wire \rgb_out[11]_i_264_n_0 ;
  wire \rgb_out[11]_i_265_n_0 ;
  wire \rgb_out[11]_i_266_n_0 ;
  wire \rgb_out[11]_i_267_n_0 ;
  wire \rgb_out[11]_i_268_n_0 ;
  wire \rgb_out[11]_i_269_n_0 ;
  wire \rgb_out[11]_i_270_n_0 ;
  wire \rgb_out[11]_i_271_n_0 ;
  wire \rgb_out[11]_i_272_n_0 ;
  wire \rgb_out[11]_i_273_n_0 ;
  wire \rgb_out[11]_i_274_n_0 ;
  wire \rgb_out[11]_i_275_n_0 ;
  wire \rgb_out[11]_i_276_n_0 ;
  wire \rgb_out[11]_i_277_n_0 ;
  wire \rgb_out[11]_i_278_n_0 ;
  wire \rgb_out[11]_i_279_n_0 ;
  wire \rgb_out[11]_i_280_n_0 ;
  wire \rgb_out[11]_i_281_n_0 ;
  wire \rgb_out[11]_i_282_n_0 ;
  wire \rgb_out[11]_i_283_n_0 ;
  wire \rgb_out[11]_i_284_n_0 ;
  wire \rgb_out[11]_i_285_n_0 ;
  wire \rgb_out[11]_i_286_n_0 ;
  wire \rgb_out[11]_i_287_n_0 ;
  wire \rgb_out[11]_i_288_n_0 ;
  wire \rgb_out[11]_i_289_n_0 ;
  wire \rgb_out[11]_i_290_n_0 ;
  wire \rgb_out[11]_i_291_n_0 ;
  wire \rgb_out[11]_i_292_n_0 ;
  wire \rgb_out[11]_i_293_n_0 ;
  wire \rgb_out[11]_i_294_n_0 ;
  wire \rgb_out[11]_i_295_n_0 ;
  wire \rgb_out[11]_i_296_n_0 ;
  wire \rgb_out[11]_i_297_n_0 ;
  wire \rgb_out[11]_i_298_n_0 ;
  wire \rgb_out[11]_i_299_n_0 ;
  wire \rgb_out[11]_i_29__0_n_0 ;
  wire \rgb_out[11]_i_300_n_0 ;
  wire \rgb_out[11]_i_301_n_0 ;
  wire \rgb_out[11]_i_302_n_0 ;
  wire \rgb_out[11]_i_303_n_0 ;
  wire \rgb_out[11]_i_304_n_0 ;
  wire \rgb_out[11]_i_305_n_0 ;
  wire \rgb_out[11]_i_306_n_0 ;
  wire \rgb_out[11]_i_307_n_0 ;
  wire \rgb_out[11]_i_308_n_0 ;
  wire \rgb_out[11]_i_33_0 ;
  wire \rgb_out[11]_i_33_1 ;
  wire \rgb_out[11]_i_33_2 ;
  wire \rgb_out[11]_i_33_3 ;
  wire \rgb_out[11]_i_33_4 ;
  wire \rgb_out[11]_i_33_5 ;
  wire \rgb_out[11]_i_33_6 ;
  wire \rgb_out[11]_i_33_7 ;
  wire \rgb_out[11]_i_33__0_n_0 ;
  wire \rgb_out[11]_i_33_n_0 ;
  wire \rgb_out[11]_i_34_0 ;
  wire \rgb_out[11]_i_34_1 ;
  wire \rgb_out[11]_i_34_n_0 ;
  wire \rgb_out[11]_i_39_0 ;
  wire \rgb_out[11]_i_39_1 ;
  wire \rgb_out[11]_i_39_2 ;
  wire \rgb_out[11]_i_39_3 ;
  wire \rgb_out[11]_i_39_4 ;
  wire \rgb_out[11]_i_39_5 ;
  wire \rgb_out[11]_i_39_6 ;
  wire \rgb_out[11]_i_39_7 ;
  wire \rgb_out[11]_i_39_n_0 ;
  wire [1:0]\rgb_out[11]_i_3__0 ;
  wire [1:0]\rgb_out[11]_i_3__0_0 ;
  wire \rgb_out[11]_i_40_0 ;
  wire \rgb_out[11]_i_40_1 ;
  wire \rgb_out[11]_i_40_n_0 ;
  wire \rgb_out[11]_i_42__0_n_0 ;
  wire \rgb_out[11]_i_46__0_n_0 ;
  wire \rgb_out[11]_i_48__0_n_0 ;
  wire \rgb_out[11]_i_63_n_0 ;
  wire \rgb_out[11]_i_64__0_n_0 ;
  wire \rgb_out[11]_i_64_n_0 ;
  wire \rgb_out[11]_i_65_n_0 ;
  wire \rgb_out[11]_i_66_n_0 ;
  wire \rgb_out[11]_i_67_n_0 ;
  wire \rgb_out[11]_i_68_n_0 ;
  wire \rgb_out[11]_i_69_n_0 ;
  wire \rgb_out[11]_i_70_n_0 ;
  wire \rgb_out[11]_i_71_n_0 ;
  wire \rgb_out[11]_i_72_n_0 ;
  wire \rgb_out[11]_i_73__0_n_0 ;
  wire \rgb_out[11]_i_73_n_0 ;
  wire \rgb_out[11]_i_74_n_0 ;
  wire \rgb_out[11]_i_75_n_0 ;
  wire \rgb_out[11]_i_76_n_0 ;
  wire \rgb_out[11]_i_83_n_0 ;
  wire \rgb_out[11]_i_84_n_0 ;
  wire \rgb_out[11]_i_85_n_0 ;
  wire \rgb_out[11]_i_86_n_0 ;
  wire \rgb_out[11]_i_93_n_0 ;
  wire \rgb_out_reg[11]_i_101_n_0 ;
  wire \rgb_out_reg[11]_i_102_n_0 ;
  wire \rgb_out_reg[11]_i_103_n_0 ;
  wire \rgb_out_reg[11]_i_104_n_0 ;
  wire \rgb_out_reg[11]_i_105_n_0 ;
  wire \rgb_out_reg[11]_i_106_n_0 ;
  wire \rgb_out_reg[11]_i_107_n_0 ;
  wire \rgb_out_reg[11]_i_108_n_0 ;
  wire \rgb_out_reg[11]_i_109_n_0 ;
  wire \rgb_out_reg[11]_i_10_n_0 ;
  wire \rgb_out_reg[11]_i_110_n_0 ;
  wire \rgb_out_reg[11]_i_119_n_0 ;
  wire \rgb_out_reg[11]_i_11_n_0 ;
  wire \rgb_out_reg[11]_i_120_n_0 ;
  wire \rgb_out_reg[11]_i_121_n_0 ;
  wire \rgb_out_reg[11]_i_123_n_0 ;
  wire \rgb_out_reg[11]_i_124_n_0 ;
  wire \rgb_out_reg[11]_i_12_0 ;
  wire \rgb_out_reg[11]_i_12_1 ;
  wire \rgb_out_reg[11]_i_135_n_0 ;
  wire \rgb_out_reg[11]_i_136_n_0 ;
  wire \rgb_out_reg[11]_i_137_n_0 ;
  wire \rgb_out_reg[11]_i_138_n_0 ;
  wire \rgb_out_reg[11]_i_139_n_0 ;
  wire \rgb_out_reg[11]_i_140_n_0 ;
  wire \rgb_out_reg[11]_i_141_n_0 ;
  wire \rgb_out_reg[11]_i_142_n_0 ;
  wire \rgb_out_reg[11]_i_143_n_0 ;
  wire \rgb_out_reg[11]_i_144_n_0 ;
  wire \rgb_out_reg[11]_i_145_n_0 ;
  wire \rgb_out_reg[11]_i_146_n_0 ;
  wire \rgb_out_reg[11]_i_147_n_0 ;
  wire \rgb_out_reg[11]_i_148_n_0 ;
  wire \rgb_out_reg[11]_i_149_n_0 ;
  wire \rgb_out_reg[11]_i_14_0 ;
  wire \rgb_out_reg[11]_i_14_1 ;
  wire [5:0]\rgb_out_reg[11]_i_15 ;
  wire \rgb_out_reg[11]_i_150_n_0 ;
  wire \rgb_out_reg[11]_i_151_n_0 ;
  wire \rgb_out_reg[11]_i_152_n_0 ;
  wire \rgb_out_reg[11]_i_153_n_0 ;
  wire \rgb_out_reg[11]_i_154_n_0 ;
  wire \rgb_out_reg[11]_i_155_n_0 ;
  wire \rgb_out_reg[11]_i_156_n_0 ;
  wire \rgb_out_reg[11]_i_161_n_0 ;
  wire \rgb_out_reg[11]_i_162_n_0 ;
  wire \rgb_out_reg[11]_i_163_n_0 ;
  wire \rgb_out_reg[11]_i_164_n_0 ;
  wire \rgb_out_reg[11]_i_165_n_0 ;
  wire \rgb_out_reg[11]_i_166_n_0 ;
  wire \rgb_out_reg[11]_i_167_n_0 ;
  wire \rgb_out_reg[11]_i_168_n_0 ;
  wire \rgb_out_reg[11]_i_27_n_0 ;
  wire \rgb_out_reg[11]_i_28_n_0 ;
  wire \rgb_out_reg[11]_i_30_n_0 ;
  wire \rgb_out_reg[11]_i_31_n_0 ;
  wire \rgb_out_reg[11]_i_32_n_0 ;
  wire \rgb_out_reg[11]_i_34_n_0 ;
  wire \rgb_out_reg[11]_i_39_n_0 ;
  wire \rgb_out_reg[11]_i_40_n_0 ;
  wire \rgb_out_reg[11]_i_41_n_0 ;
  wire \rgb_out_reg[11]_i_45_n_0 ;
  wire \rgb_out_reg[11]_i_47_n_0 ;
  wire \rgb_out_reg[11]_i_53_n_0 ;
  wire \rgb_out_reg[11]_i_54_n_0 ;
  wire \rgb_out_reg[11]_i_55_n_0 ;
  wire \rgb_out_reg[11]_i_56_n_0 ;
  wire \rgb_out_reg[11]_i_57_n_0 ;
  wire \rgb_out_reg[11]_i_58_n_0 ;
  wire \rgb_out_reg[11]_i_59_n_0 ;
  wire \rgb_out_reg[11]_i_60_n_0 ;
  wire \rgb_out_reg[11]_i_61_n_0 ;
  wire \rgb_out_reg[11]_i_62_n_0 ;
  wire \rgb_out_reg[11]_i_63_n_0 ;
  wire \rgb_out_reg[11]_i_65_n_0 ;
  wire \rgb_out_reg[11]_i_66_n_0 ;
  wire \rgb_out_reg[11]_i_67_n_0 ;
  wire \rgb_out_reg[11]_i_68_n_0 ;
  wire \rgb_out_reg[11]_i_69_n_0 ;
  wire \rgb_out_reg[11]_i_70_n_0 ;
  wire \rgb_out_reg[11]_i_71_n_0 ;
  wire \rgb_out_reg[11]_i_72_n_0 ;
  wire \rgb_out_reg[11]_i_77_n_0 ;
  wire \rgb_out_reg[11]_i_78_n_0 ;
  wire \rgb_out_reg[11]_i_79_n_0 ;
  wire \rgb_out_reg[11]_i_80_n_0 ;
  wire \rgb_out_reg[11]_i_81_n_0 ;
  wire \rgb_out_reg[11]_i_82_n_0 ;
  wire \rgb_out_reg[11]_i_87_n_0 ;
  wire \rgb_out_reg[11]_i_88_n_0 ;
  wire \rgb_out_reg[11]_i_94_n_0 ;
  wire \rgb_out_reg[11]_i_95_n_0 ;
  wire \rgb_out_reg[11]_i_96_n_0 ;
  wire vblank_nxt;
  wire vblank_timing;
  wire [10:0]vcount;
  wire \vcount[0]_i_1_n_0 ;
  wire \vcount[2]_i_1_n_0 ;
  wire \vcount[3]_i_1_n_0 ;
  wire \vcount[4]_i_1_n_0 ;
  wire \vcount[4]_i_3_n_0 ;
  wire \vcount[5]_i_2_n_0 ;
  wire \vcount[7]_i_2_n_0 ;
  wire \vcount[7]_i_3_n_0 ;
  wire \vcount[7]_i_4_n_0 ;
  wire \vcount[8]_i_2_n_0 ;
  wire \vcount[9]_i_2_n_0 ;
  wire \vcount[9]_i_3_n_0 ;
  wire \vcount[9]_i_4_n_0 ;
  wire \vcount[9]_i_5_n_0 ;
  wire [10:5]vcount_nxt;
  wire [4:0]\vcount_reg[0]_0 ;
  wire [3:0]\vcount_reg[0]_1 ;
  wire [2:0]\vcount_reg[0]_10 ;
  wire [2:0]\vcount_reg[0]_11 ;
  wire [0:0]\vcount_reg[0]_12 ;
  wire [0:0]\vcount_reg[0]_13 ;
  wire \vcount_reg[0]_14 ;
  wire \vcount_reg[0]_15 ;
  wire [4:0]\vcount_reg[0]_2 ;
  wire [4:0]\vcount_reg[0]_3 ;
  wire [4:0]\vcount_reg[0]_4 ;
  wire [4:0]\vcount_reg[0]_5 ;
  wire [3:0]\vcount_reg[0]_6 ;
  wire [4:0]\vcount_reg[0]_7 ;
  wire [4:0]\vcount_reg[0]_8 ;
  wire [3:0]\vcount_reg[0]_9 ;
  wire \vcount_reg[1]_0 ;
  wire \vcount_reg[1]_1 ;
  wire \vcount_reg[1]_2 ;
  wire \vcount_reg[1]_3 ;
  wire \vcount_reg[2]_0 ;
  wire [2:0]\vcount_reg[4]_0 ;
  wire [4:0]\vcount_reg[4]_1 ;
  wire \vcount_reg[4]_2 ;
  wire \vcount_reg[4]_3 ;
  wire \vcount_reg[4]_4 ;
  wire \vcount_reg[4]_5 ;
  wire \vcount_reg[9]_0 ;
  wire \vcount_reg[9]_1 ;
  wire vga_clk;
  wire vs_nxt;
  wire vsync_out_reg_srl2_i_2_n_0;
  wire vsync_out_reg_srl2_i_3_n_0;

  LUT5 #(
    .INIT(32'h55A6AAA6)) 
    block_data_reg_0_63_0_2_i_2
       (.I0(hcount_timing__0),
        .I1(\vcount[5]_i_2_n_0 ),
        .I2(\vcount[9]_i_2_n_0 ),
        .I3(\vcount[9]_i_3_n_0 ),
        .I4(vcount[5]),
        .O(ADDRA[1]));
  LUT5 #(
    .INIT(32'h55A6AAA6)) 
    block_data_reg_0_63_6_8_i_1
       (.I0(hcount_timing__0),
        .I1(\vcount[5]_i_2_n_0 ),
        .I2(\vcount[9]_i_2_n_0 ),
        .I3(\vcount[9]_i_3_n_0 ),
        .I4(vcount[5]),
        .O(ADDRB[1]));
  LUT6 #(
    .INIT(64'h400000000022AAAA)) 
    hblank_out_i_1
       (.I0(hcount_timing__0),
        .I1(Q[7]),
        .I2(hblank_out_i_2_n_0),
        .I3(Q[6]),
        .I4(Q[8]),
        .I5(Q[9]),
        .O(hblank_nxt));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    hblank_out_i_2
       (.I0(ADDRA[0]),
        .I1(Q[3]),
        .I2(Q[4]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(\vcount_reg[0]_10 [0]),
        .O(hblank_out_i_2_n_0));
  FDRE hblank_out_reg
       (.C(vga_clk),
        .CE(1'b1),
        .D(hblank_nxt),
        .Q(hblank_timing),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \hcount[0]_i_1 
       (.I0(\hcount_reg[0]_rep__11_0 ),
        .O(\hcount[0]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \hcount[0]_rep_i_1 
       (.I0(\hcount_reg[0]_rep__11_0 ),
        .O(\hcount[0]_rep_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \hcount[0]_rep_i_1__0 
       (.I0(\hcount_reg[0]_rep__11_0 ),
        .O(\hcount[0]_rep_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \hcount[0]_rep_i_1__1 
       (.I0(\hcount_reg[0]_rep__11_0 ),
        .O(\hcount[0]_rep_i_1__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \hcount[0]_rep_i_1__10 
       (.I0(\hcount_reg[0]_rep__11_0 ),
        .O(\hcount[0]_rep_i_1__10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \hcount[0]_rep_i_1__11 
       (.I0(\hcount_reg[0]_rep__11_0 ),
        .O(\hcount[0]_rep_i_1__11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \hcount[0]_rep_i_1__2 
       (.I0(\hcount_reg[0]_rep__11_0 ),
        .O(\hcount[0]_rep_i_1__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \hcount[0]_rep_i_1__3 
       (.I0(\hcount_reg[0]_rep__11_0 ),
        .O(\hcount[0]_rep_i_1__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \hcount[0]_rep_i_1__4 
       (.I0(\hcount_reg[0]_rep__11_0 ),
        .O(\hcount[0]_rep_i_1__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \hcount[0]_rep_i_1__5 
       (.I0(\hcount_reg[0]_rep__11_0 ),
        .O(\hcount[0]_rep_i_1__5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \hcount[0]_rep_i_1__6 
       (.I0(\hcount_reg[0]_rep__11_0 ),
        .O(\hcount[0]_rep_i_1__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \hcount[0]_rep_i_1__7 
       (.I0(\hcount_reg[0]_rep__11_0 ),
        .O(\hcount[0]_rep_i_1__7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \hcount[0]_rep_i_1__8 
       (.I0(\hcount_reg[0]_rep__11_0 ),
        .O(\hcount[0]_rep_i_1__8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \hcount[0]_rep_i_1__9 
       (.I0(\hcount_reg[0]_rep__11_0 ),
        .O(\hcount[0]_rep_i_1__9_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \hcount[10]_i_1 
       (.I0(hcount_timing__0),
        .I1(Q[9]),
        .I2(Q[8]),
        .I3(Q[6]),
        .I4(hblank_out_i_2_n_0),
        .I5(Q[7]),
        .O(\hcount[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \hcount[1]_i_1 
       (.I0(\hcount_reg[0]_rep__11_0 ),
        .I1(Q[1]),
        .O(\hcount[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \hcount[1]_rep_i_1 
       (.I0(\vcount_reg[0]_10 [0]),
        .I1(Q[1]),
        .O(\hcount[1]_rep_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \hcount[1]_rep_i_1__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\hcount[1]_rep_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \hcount[1]_rep_i_1__1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\hcount[1]_rep_i_1__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \hcount[1]_rep_i_1__10 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\hcount[1]_rep_i_1__10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \hcount[1]_rep_i_1__11 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\hcount[1]_rep_i_1__11_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \hcount[1]_rep_i_1__2 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\hcount[1]_rep_i_1__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \hcount[1]_rep_i_1__3 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\hcount[1]_rep_i_1__3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \hcount[1]_rep_i_1__4 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\hcount[1]_rep_i_1__4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \hcount[1]_rep_i_1__5 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\hcount[1]_rep_i_1__5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \hcount[1]_rep_i_1__6 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\hcount[1]_rep_i_1__6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \hcount[1]_rep_i_1__7 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\hcount[1]_rep_i_1__7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \hcount[1]_rep_i_1__8 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\hcount[1]_rep_i_1__8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \hcount[1]_rep_i_1__9 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\hcount[1]_rep_i_1__9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \hcount[2]_i_1 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .O(\hcount[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \hcount[3]_i_1 
       (.I0(Q[3]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .O(\hcount[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \hcount[3]_rep_i_1 
       (.I0(Q[3]),
        .I1(\vcount_reg[0]_10 [0]),
        .I2(\vcount_reg[0]_9 [0]),
        .I3(Q[2]),
        .O(\hcount[3]_rep_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \hcount[3]_rep_i_1__0 
       (.I0(Q[3]),
        .I1(\vcount_reg[0]_10 [0]),
        .I2(\vcount_reg[0]_9 [0]),
        .I3(Q[2]),
        .O(\hcount[3]_rep_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \hcount[3]_rep_i_1__1 
       (.I0(Q[3]),
        .I1(\vcount_reg[0]_10 [0]),
        .I2(\vcount_reg[0]_9 [0]),
        .I3(Q[2]),
        .O(\hcount[3]_rep_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \hcount[3]_rep_i_1__10 
       (.I0(Q[3]),
        .I1(\vcount_reg[0]_10 [0]),
        .I2(\vcount_reg[0]_9 [0]),
        .I3(Q[2]),
        .O(\hcount[3]_rep_i_1__10_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \hcount[3]_rep_i_1__11 
       (.I0(Q[3]),
        .I1(\vcount_reg[0]_10 [0]),
        .I2(\vcount_reg[0]_9 [0]),
        .I3(Q[2]),
        .O(\hcount[3]_rep_i_1__11_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \hcount[3]_rep_i_1__2 
       (.I0(Q[3]),
        .I1(\vcount_reg[0]_10 [0]),
        .I2(\vcount_reg[0]_9 [0]),
        .I3(Q[2]),
        .O(\hcount[3]_rep_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \hcount[3]_rep_i_1__3 
       (.I0(Q[3]),
        .I1(\vcount_reg[0]_10 [0]),
        .I2(\vcount_reg[0]_9 [0]),
        .I3(Q[2]),
        .O(\hcount[3]_rep_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \hcount[3]_rep_i_1__4 
       (.I0(Q[3]),
        .I1(\vcount_reg[0]_10 [0]),
        .I2(\vcount_reg[0]_9 [0]),
        .I3(Q[2]),
        .O(\hcount[3]_rep_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \hcount[3]_rep_i_1__5 
       (.I0(Q[3]),
        .I1(\vcount_reg[0]_10 [0]),
        .I2(\vcount_reg[0]_9 [0]),
        .I3(Q[2]),
        .O(\hcount[3]_rep_i_1__5_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \hcount[3]_rep_i_1__6 
       (.I0(Q[3]),
        .I1(\vcount_reg[0]_10 [0]),
        .I2(\vcount_reg[0]_9 [0]),
        .I3(Q[2]),
        .O(\hcount[3]_rep_i_1__6_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \hcount[3]_rep_i_1__7 
       (.I0(Q[3]),
        .I1(\vcount_reg[0]_10 [0]),
        .I2(\vcount_reg[0]_9 [0]),
        .I3(Q[2]),
        .O(\hcount[3]_rep_i_1__7_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \hcount[3]_rep_i_1__8 
       (.I0(Q[3]),
        .I1(\vcount_reg[0]_10 [0]),
        .I2(\vcount_reg[0]_9 [0]),
        .I3(Q[2]),
        .O(\hcount[3]_rep_i_1__8_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \hcount[3]_rep_i_1__9 
       (.I0(Q[3]),
        .I1(\vcount_reg[0]_10 [0]),
        .I2(\vcount_reg[0]_9 [0]),
        .I3(Q[2]),
        .O(\hcount[3]_rep_i_1__9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \hcount[4]_i_1 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[3]),
        .O(\hcount[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \hcount[4]_rep_i_1 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[3]),
        .O(\hcount[4]_rep_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \hcount[4]_rep_i_1__0 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[3]),
        .O(\hcount[4]_rep_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \hcount[4]_rep_i_1__1 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(\hcount_reg[0]_rep__0_0 ),
        .I4(Q[3]),
        .O(\hcount[4]_rep_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \hcount[4]_rep_i_1__10 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(\vcount_reg[0]_8 [0]),
        .I4(Q[3]),
        .O(\hcount[4]_rep_i_1__10_n_0 ));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \hcount[4]_rep_i_1__11 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(\vcount_reg[0]_8 [0]),
        .I4(Q[3]),
        .O(\hcount[4]_rep_i_1__11_n_0 ));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \hcount[4]_rep_i_1__2 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(\hcount_reg[0]_rep__0_0 ),
        .I4(Q[3]),
        .O(\hcount[4]_rep_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \hcount[4]_rep_i_1__3 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(\hcount_reg[0]_rep__0_0 ),
        .I4(Q[3]),
        .O(\hcount[4]_rep_i_1__3_n_0 ));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \hcount[4]_rep_i_1__4 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(\hcount_reg[0]_rep__0_0 ),
        .I4(Q[3]),
        .O(\hcount[4]_rep_i_1__4_n_0 ));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \hcount[4]_rep_i_1__5 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(\hcount_reg[0]_rep__0_0 ),
        .I4(Q[3]),
        .O(\hcount[4]_rep_i_1__5_n_0 ));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \hcount[4]_rep_i_1__6 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(\hcount_reg[0]_rep__0_0 ),
        .I4(Q[3]),
        .O(\hcount[4]_rep_i_1__6_n_0 ));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \hcount[4]_rep_i_1__7 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(\vcount_reg[0]_8 [0]),
        .I4(Q[3]),
        .O(\hcount[4]_rep_i_1__7_n_0 ));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \hcount[4]_rep_i_1__8 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(\vcount_reg[0]_8 [0]),
        .I4(Q[3]),
        .O(\hcount[4]_rep_i_1__8_n_0 ));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \hcount[4]_rep_i_1__9 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(\vcount_reg[0]_8 [0]),
        .I4(Q[3]),
        .O(\hcount[4]_rep_i_1__9_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \hcount[5]_i_1 
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(Q[4]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(\vcount_reg[0]_10 [0]),
        .O(\hcount[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \hcount[5]_rep_i_1 
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(Q[4]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(\vcount_reg[0]_10 [0]),
        .O(\hcount[5]_rep_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \hcount[5]_rep_i_1__0 
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(Q[4]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(\vcount_reg[0]_10 [0]),
        .O(\hcount[5]_rep_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \hcount[6]_i_1 
       (.I0(Q[6]),
        .I1(\hcount[7]_i_2_n_0 ),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(Q[5]),
        .O(\hcount[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \hcount[7]_i_1 
       (.I0(Q[7]),
        .I1(Q[5]),
        .I2(Q[3]),
        .I3(Q[4]),
        .I4(\hcount[7]_i_2_n_0 ),
        .I5(Q[6]),
        .O(\hcount[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \hcount[7]_i_2 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(\vcount_reg[0]_10 [0]),
        .O(\hcount[7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \hcount[8]_i_1 
       (.I0(Q[8]),
        .I1(Q[6]),
        .I2(hblank_out_i_2_n_0),
        .I3(Q[7]),
        .O(\hcount[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \hcount[9]_i_1 
       (.I0(Q[9]),
        .I1(Q[7]),
        .I2(hblank_out_i_2_n_0),
        .I3(Q[6]),
        .I4(Q[8]),
        .O(\hcount[9]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "hcount_reg[0]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \hcount_reg[0] 
       (.C(vga_clk),
        .CE(1'b1),
        .D(\hcount[0]_i_1_n_0 ),
        .Q(Q[0]),
        .R(clear));
  (* ORIG_CELL_NAME = "hcount_reg[0]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \hcount_reg[0]_rep 
       (.C(vga_clk),
        .CE(1'b1),
        .D(\hcount[0]_rep_i_1_n_0 ),
        .Q(\vcount_reg[0]_0 [0]),
        .R(clear));
  (* ORIG_CELL_NAME = "hcount_reg[0]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \hcount_reg[0]_rep__0 
       (.C(vga_clk),
        .CE(1'b1),
        .D(\hcount[0]_rep_i_1__0_n_0 ),
        .Q(\hcount_reg[0]_rep__0_0 ),
        .R(clear));
  (* ORIG_CELL_NAME = "hcount_reg[0]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \hcount_reg[0]_rep__1 
       (.C(vga_clk),
        .CE(1'b1),
        .D(\hcount[0]_rep_i_1__1_n_0 ),
        .Q(ADDRC[0]),
        .R(clear));
  (* ORIG_CELL_NAME = "hcount_reg[0]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \hcount_reg[0]_rep__10 
       (.C(vga_clk),
        .CE(1'b1),
        .D(\hcount[0]_rep_i_1__10_n_0 ),
        .Q(\vcount_reg[0]_10 [0]),
        .R(clear));
  (* ORIG_CELL_NAME = "hcount_reg[0]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \hcount_reg[0]_rep__11 
       (.C(vga_clk),
        .CE(1'b1),
        .D(\hcount[0]_rep_i_1__11_n_0 ),
        .Q(\hcount_reg[0]_rep__11_0 ),
        .R(clear));
  (* ORIG_CELL_NAME = "hcount_reg[0]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \hcount_reg[0]_rep__2 
       (.C(vga_clk),
        .CE(1'b1),
        .D(\hcount[0]_rep_i_1__2_n_0 ),
        .Q(\vcount_reg[0]_4 [0]),
        .R(clear));
  (* ORIG_CELL_NAME = "hcount_reg[0]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \hcount_reg[0]_rep__3 
       (.C(vga_clk),
        .CE(1'b1),
        .D(\hcount[0]_rep_i_1__3_n_0 ),
        .Q(\vcount_reg[0]_3 [0]),
        .R(clear));
  (* ORIG_CELL_NAME = "hcount_reg[0]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \hcount_reg[0]_rep__4 
       (.C(vga_clk),
        .CE(1'b1),
        .D(\hcount[0]_rep_i_1__4_n_0 ),
        .Q(\vcount_reg[0]_2 [0]),
        .R(clear));
  (* ORIG_CELL_NAME = "hcount_reg[0]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \hcount_reg[0]_rep__5 
       (.C(vga_clk),
        .CE(1'b1),
        .D(\hcount[0]_rep_i_1__5_n_0 ),
        .Q(\vcount_reg[0]_11 [0]),
        .R(clear));
  (* ORIG_CELL_NAME = "hcount_reg[0]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \hcount_reg[0]_rep__6 
       (.C(vga_clk),
        .CE(1'b1),
        .D(\hcount[0]_rep_i_1__6_n_0 ),
        .Q(\vcount_reg[0]_8 [0]),
        .R(clear));
  (* ORIG_CELL_NAME = "hcount_reg[0]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \hcount_reg[0]_rep__7 
       (.C(vga_clk),
        .CE(1'b1),
        .D(\hcount[0]_rep_i_1__7_n_0 ),
        .Q(\vcount_reg[0]_7 [0]),
        .R(clear));
  (* ORIG_CELL_NAME = "hcount_reg[0]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \hcount_reg[0]_rep__8 
       (.C(vga_clk),
        .CE(1'b1),
        .D(\hcount[0]_rep_i_1__8_n_0 ),
        .Q(\vcount_reg[0]_6 [0]),
        .R(clear));
  (* ORIG_CELL_NAME = "hcount_reg[0]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \hcount_reg[0]_rep__9 
       (.C(vga_clk),
        .CE(1'b1),
        .D(\hcount[0]_rep_i_1__9_n_0 ),
        .Q(\vcount_reg[0]_5 [0]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \hcount_reg[10] 
       (.C(vga_clk),
        .CE(1'b1),
        .D(\hcount[10]_i_1_n_0 ),
        .Q(hcount_timing__0),
        .R(clear));
  (* ORIG_CELL_NAME = "hcount_reg[1]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \hcount_reg[1] 
       (.C(vga_clk),
        .CE(1'b1),
        .D(\hcount[1]_i_1_n_0 ),
        .Q(Q[1]),
        .R(clear));
  (* ORIG_CELL_NAME = "hcount_reg[1]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \hcount_reg[1]_rep 
       (.C(vga_clk),
        .CE(1'b1),
        .D(\hcount[1]_rep_i_1_n_0 ),
        .Q(\vcount_reg[0]_10 [1]),
        .R(clear));
  (* ORIG_CELL_NAME = "hcount_reg[1]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \hcount_reg[1]_rep__0 
       (.C(vga_clk),
        .CE(1'b1),
        .D(\hcount[1]_rep_i_1__0_n_0 ),
        .Q(\vcount_reg[0]_9 [0]),
        .R(clear));
  (* ORIG_CELL_NAME = "hcount_reg[1]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \hcount_reg[1]_rep__1 
       (.C(vga_clk),
        .CE(1'b1),
        .D(\hcount[1]_rep_i_1__1_n_0 ),
        .Q(\vcount_reg[0]_8 [1]),
        .R(clear));
  (* ORIG_CELL_NAME = "hcount_reg[1]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \hcount_reg[1]_rep__10 
       (.C(vga_clk),
        .CE(1'b1),
        .D(\hcount[1]_rep_i_1__10_n_0 ),
        .Q(\vcount_reg[0]_1 [0]),
        .R(clear));
  (* ORIG_CELL_NAME = "hcount_reg[1]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \hcount_reg[1]_rep__11 
       (.C(vga_clk),
        .CE(1'b1),
        .D(\hcount[1]_rep_i_1__11_n_0 ),
        .Q(\vcount_reg[0]_0 [1]),
        .R(clear));
  (* ORIG_CELL_NAME = "hcount_reg[1]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \hcount_reg[1]_rep__2 
       (.C(vga_clk),
        .CE(1'b1),
        .D(\hcount[1]_rep_i_1__2_n_0 ),
        .Q(\vcount_reg[0]_7 [1]),
        .R(clear));
  (* ORIG_CELL_NAME = "hcount_reg[1]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \hcount_reg[1]_rep__3 
       (.C(vga_clk),
        .CE(1'b1),
        .D(\hcount[1]_rep_i_1__3_n_0 ),
        .Q(\vcount_reg[0]_5 [1]),
        .R(clear));
  (* ORIG_CELL_NAME = "hcount_reg[1]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \hcount_reg[1]_rep__4 
       (.C(vga_clk),
        .CE(1'b1),
        .D(\hcount[1]_rep_i_1__4_n_0 ),
        .Q(\hcount_reg[1]_rep__4_0 ),
        .R(clear));
  (* ORIG_CELL_NAME = "hcount_reg[1]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \hcount_reg[1]_rep__5 
       (.C(vga_clk),
        .CE(1'b1),
        .D(\hcount[1]_rep_i_1__5_n_0 ),
        .Q(ADDRC[1]),
        .R(clear));
  (* ORIG_CELL_NAME = "hcount_reg[1]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \hcount_reg[1]_rep__6 
       (.C(vga_clk),
        .CE(1'b1),
        .D(\hcount[1]_rep_i_1__6_n_0 ),
        .Q(\vcount_reg[0]_4 [1]),
        .R(clear));
  (* ORIG_CELL_NAME = "hcount_reg[1]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \hcount_reg[1]_rep__7 
       (.C(vga_clk),
        .CE(1'b1),
        .D(\hcount[1]_rep_i_1__7_n_0 ),
        .Q(\vcount_reg[0]_3 [1]),
        .R(clear));
  (* ORIG_CELL_NAME = "hcount_reg[1]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \hcount_reg[1]_rep__8 
       (.C(vga_clk),
        .CE(1'b1),
        .D(\hcount[1]_rep_i_1__8_n_0 ),
        .Q(\vcount_reg[0]_2 [1]),
        .R(clear));
  (* ORIG_CELL_NAME = "hcount_reg[1]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \hcount_reg[1]_rep__9 
       (.C(vga_clk),
        .CE(1'b1),
        .D(\hcount[1]_rep_i_1__9_n_0 ),
        .Q(\vcount_reg[0]_11 [1]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \hcount_reg[2] 
       (.C(vga_clk),
        .CE(1'b1),
        .D(\hcount[2]_i_1_n_0 ),
        .Q(Q[2]),
        .R(clear));
  (* ORIG_CELL_NAME = "hcount_reg[3]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \hcount_reg[3] 
       (.C(vga_clk),
        .CE(1'b1),
        .D(\hcount[3]_i_1_n_0 ),
        .Q(Q[3]),
        .R(clear));
  (* ORIG_CELL_NAME = "hcount_reg[3]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \hcount_reg[3]_rep 
       (.C(vga_clk),
        .CE(1'b1),
        .D(\hcount[3]_rep_i_1_n_0 ),
        .Q(\vcount_reg[0]_0 [2]),
        .R(clear));
  (* ORIG_CELL_NAME = "hcount_reg[3]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \hcount_reg[3]_rep__0 
       (.C(vga_clk),
        .CE(1'b1),
        .D(\hcount[3]_rep_i_1__0_n_0 ),
        .Q(\vcount_reg[0]_1 [1]),
        .R(clear));
  (* ORIG_CELL_NAME = "hcount_reg[3]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \hcount_reg[3]_rep__1 
       (.C(vga_clk),
        .CE(1'b1),
        .D(\hcount[3]_rep_i_1__1_n_0 ),
        .Q(\hcount_reg[4]_rep__1_0 [0]),
        .R(clear));
  (* ORIG_CELL_NAME = "hcount_reg[3]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \hcount_reg[3]_rep__10 
       (.C(vga_clk),
        .CE(1'b1),
        .D(\hcount[3]_rep_i_1__10_n_0 ),
        .Q(\vcount_reg[0]_8 [2]),
        .R(clear));
  (* ORIG_CELL_NAME = "hcount_reg[3]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \hcount_reg[3]_rep__11 
       (.C(vga_clk),
        .CE(1'b1),
        .D(\hcount[3]_rep_i_1__11_n_0 ),
        .Q(\vcount_reg[0]_9 [1]),
        .R(clear));
  (* ORIG_CELL_NAME = "hcount_reg[3]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \hcount_reg[3]_rep__2 
       (.C(vga_clk),
        .CE(1'b1),
        .D(\hcount[3]_rep_i_1__2_n_0 ),
        .Q(\vcount_reg[0]_2 [2]),
        .R(clear));
  (* ORIG_CELL_NAME = "hcount_reg[3]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \hcount_reg[3]_rep__3 
       (.C(vga_clk),
        .CE(1'b1),
        .D(\hcount[3]_rep_i_1__3_n_0 ),
        .Q(\vcount_reg[0]_3 [2]),
        .R(clear));
  (* ORIG_CELL_NAME = "hcount_reg[3]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \hcount_reg[3]_rep__4 
       (.C(vga_clk),
        .CE(1'b1),
        .D(\hcount[3]_rep_i_1__4_n_0 ),
        .Q(\vcount_reg[0]_4 [2]),
        .R(clear));
  (* ORIG_CELL_NAME = "hcount_reg[3]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \hcount_reg[3]_rep__5 
       (.C(vga_clk),
        .CE(1'b1),
        .D(\hcount[3]_rep_i_1__5_n_0 ),
        .Q(\hcount_reg[4]_rep__5_0 [0]),
        .R(clear));
  (* ORIG_CELL_NAME = "hcount_reg[3]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \hcount_reg[3]_rep__6 
       (.C(vga_clk),
        .CE(1'b1),
        .D(\hcount[3]_rep_i_1__6_n_0 ),
        .Q(ADDRC[2]),
        .R(clear));
  (* ORIG_CELL_NAME = "hcount_reg[3]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \hcount_reg[3]_rep__7 
       (.C(vga_clk),
        .CE(1'b1),
        .D(\hcount[3]_rep_i_1__7_n_0 ),
        .Q(\vcount_reg[0]_5 [2]),
        .R(clear));
  (* ORIG_CELL_NAME = "hcount_reg[3]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \hcount_reg[3]_rep__8 
       (.C(vga_clk),
        .CE(1'b1),
        .D(\hcount[3]_rep_i_1__8_n_0 ),
        .Q(\vcount_reg[0]_6 [1]),
        .R(clear));
  (* ORIG_CELL_NAME = "hcount_reg[3]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \hcount_reg[3]_rep__9 
       (.C(vga_clk),
        .CE(1'b1),
        .D(\hcount[3]_rep_i_1__9_n_0 ),
        .Q(\vcount_reg[0]_7 [2]),
        .R(clear));
  (* ORIG_CELL_NAME = "hcount_reg[4]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \hcount_reg[4] 
       (.C(vga_clk),
        .CE(1'b1),
        .D(\hcount[4]_i_1_n_0 ),
        .Q(Q[4]),
        .R(clear));
  (* ORIG_CELL_NAME = "hcount_reg[4]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \hcount_reg[4]_rep 
       (.C(vga_clk),
        .CE(1'b1),
        .D(\hcount[4]_rep_i_1_n_0 ),
        .Q(\vcount_reg[0]_0 [3]),
        .R(clear));
  (* ORIG_CELL_NAME = "hcount_reg[4]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \hcount_reg[4]_rep__0 
       (.C(vga_clk),
        .CE(1'b1),
        .D(\hcount[4]_rep_i_1__0_n_0 ),
        .Q(\vcount_reg[0]_1 [2]),
        .R(clear));
  (* ORIG_CELL_NAME = "hcount_reg[4]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \hcount_reg[4]_rep__1 
       (.C(vga_clk),
        .CE(1'b1),
        .D(\hcount[4]_rep_i_1__1_n_0 ),
        .Q(\hcount_reg[4]_rep__1_0 [1]),
        .R(clear));
  (* ORIG_CELL_NAME = "hcount_reg[4]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \hcount_reg[4]_rep__10 
       (.C(vga_clk),
        .CE(1'b1),
        .D(\hcount[4]_rep_i_1__10_n_0 ),
        .Q(\vcount_reg[0]_8 [3]),
        .R(clear));
  (* ORIG_CELL_NAME = "hcount_reg[4]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \hcount_reg[4]_rep__11 
       (.C(vga_clk),
        .CE(1'b1),
        .D(\hcount[4]_rep_i_1__11_n_0 ),
        .Q(\vcount_reg[0]_9 [2]),
        .R(clear));
  (* ORIG_CELL_NAME = "hcount_reg[4]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \hcount_reg[4]_rep__2 
       (.C(vga_clk),
        .CE(1'b1),
        .D(\hcount[4]_rep_i_1__2_n_0 ),
        .Q(\vcount_reg[0]_2 [3]),
        .R(clear));
  (* ORIG_CELL_NAME = "hcount_reg[4]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \hcount_reg[4]_rep__3 
       (.C(vga_clk),
        .CE(1'b1),
        .D(\hcount[4]_rep_i_1__3_n_0 ),
        .Q(\vcount_reg[0]_3 [3]),
        .R(clear));
  (* ORIG_CELL_NAME = "hcount_reg[4]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \hcount_reg[4]_rep__4 
       (.C(vga_clk),
        .CE(1'b1),
        .D(\hcount[4]_rep_i_1__4_n_0 ),
        .Q(\vcount_reg[0]_4 [3]),
        .R(clear));
  (* ORIG_CELL_NAME = "hcount_reg[4]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \hcount_reg[4]_rep__5 
       (.C(vga_clk),
        .CE(1'b1),
        .D(\hcount[4]_rep_i_1__5_n_0 ),
        .Q(\hcount_reg[4]_rep__5_0 [1]),
        .R(clear));
  (* ORIG_CELL_NAME = "hcount_reg[4]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \hcount_reg[4]_rep__6 
       (.C(vga_clk),
        .CE(1'b1),
        .D(\hcount[4]_rep_i_1__6_n_0 ),
        .Q(ADDRC[3]),
        .R(clear));
  (* ORIG_CELL_NAME = "hcount_reg[4]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \hcount_reg[4]_rep__7 
       (.C(vga_clk),
        .CE(1'b1),
        .D(\hcount[4]_rep_i_1__7_n_0 ),
        .Q(\vcount_reg[0]_5 [3]),
        .R(clear));
  (* ORIG_CELL_NAME = "hcount_reg[4]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \hcount_reg[4]_rep__8 
       (.C(vga_clk),
        .CE(1'b1),
        .D(\hcount[4]_rep_i_1__8_n_0 ),
        .Q(\vcount_reg[0]_6 [2]),
        .R(clear));
  (* ORIG_CELL_NAME = "hcount_reg[4]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \hcount_reg[4]_rep__9 
       (.C(vga_clk),
        .CE(1'b1),
        .D(\hcount[4]_rep_i_1__9_n_0 ),
        .Q(\vcount_reg[0]_7 [3]),
        .R(clear));
  (* ORIG_CELL_NAME = "hcount_reg[5]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \hcount_reg[5] 
       (.C(vga_clk),
        .CE(1'b1),
        .D(\hcount[5]_i_1_n_0 ),
        .Q(Q[5]),
        .R(clear));
  (* ORIG_CELL_NAME = "hcount_reg[5]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \hcount_reg[5]_rep 
       (.C(vga_clk),
        .CE(1'b1),
        .D(\hcount[5]_rep_i_1_n_0 ),
        .Q(ADDRA[0]),
        .R(clear));
  (* ORIG_CELL_NAME = "hcount_reg[5]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \hcount_reg[5]_rep__0 
       (.C(vga_clk),
        .CE(1'b1),
        .D(\hcount[5]_rep_i_1__0_n_0 ),
        .Q(ADDRB[0]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \hcount_reg[6] 
       (.C(vga_clk),
        .CE(1'b1),
        .D(\hcount[6]_i_1_n_0 ),
        .Q(Q[6]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \hcount_reg[7] 
       (.C(vga_clk),
        .CE(1'b1),
        .D(\hcount[7]_i_1_n_0 ),
        .Q(Q[7]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \hcount_reg[8] 
       (.C(vga_clk),
        .CE(1'b1),
        .D(\hcount[8]_i_1_n_0 ),
        .Q(Q[8]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \hcount_reg[9] 
       (.C(vga_clk),
        .CE(1'b1),
        .D(\hcount[9]_i_1_n_0 ),
        .Q(Q[9]),
        .R(clear));
  LUT6 #(
    .INIT(64'h00000000FFFEFEFE)) 
    hsync_out_reg_srl2_i_1
       (.I0(ADDRA[0]),
        .I1(Q[7]),
        .I2(Q[6]),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(hsync_out_reg_srl2_i_2_n_0),
        .O(hs_nxt));
  LUT6 #(
    .INIT(64'hFFFFFFFDFDFDFDFD)) 
    hsync_out_reg_srl2_i_2
       (.I0(hcount_timing__0),
        .I1(Q[8]),
        .I2(Q[9]),
        .I3(ADDRA[0]),
        .I4(Q[6]),
        .I5(Q[7]),
        .O(hsync_out_reg_srl2_i_2_n_0));
  LUT6 #(
    .INIT(64'h8080000080880800)) 
    \out[5]_i_10 
       (.I0(vcount[7]),
        .I1(\out[5]_i_14_n_0 ),
        .I2(\vcount[9]_i_3_n_0 ),
        .I3(\vcount[8]_i_2_n_0 ),
        .I4(vcount[6]),
        .I5(\vcount[9]_i_2_n_0 ),
        .O(\out[5]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT5 #(
    .INIT(32'h63333333)) 
    \out[5]_i_11 
       (.I0(\vcount[9]_i_3_n_0 ),
        .I1(vcount[8]),
        .I2(vcount[6]),
        .I3(\vcount[8]_i_2_n_0 ),
        .I4(vcount[7]),
        .O(\out[5]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hAAAABABB)) 
    \out[5]_i_12 
       (.I0(\vcount[9]_i_3_n_0 ),
        .I1(vcount[10]),
        .I2(\out[5]_i_16_n_0 ),
        .I3(vcount[9]),
        .I4(\vcount[7]_i_3_n_0 ),
        .O(\out[5]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'h77747777)) 
    \out[5]_i_13 
       (.I0(vcount[5]),
        .I1(\vcount[9]_i_3_n_0 ),
        .I2(\vcount[7]_i_2_n_0 ),
        .I3(\vcount[7]_i_3_n_0 ),
        .I4(\vcount[5]_i_2_n_0 ),
        .O(\out[5]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA000800000008)) 
    \out[5]_i_14 
       (.I0(hcount_timing__0),
        .I1(\vcount[5]_i_2_n_0 ),
        .I2(\vcount[7]_i_3_n_0 ),
        .I3(\vcount[7]_i_2_n_0 ),
        .I4(\vcount[9]_i_3_n_0 ),
        .I5(vcount[5]),
        .O(\out[5]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \out[5]_i_15 
       (.I0(\vcount_reg[4]_0 [2]),
        .I1(vcount[1]),
        .I2(vcount[0]),
        .I3(\vcount_reg[4]_0 [0]),
        .I4(\vcount_reg[4]_0 [1]),
        .O(\out[5]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \out[5]_i_16 
       (.I0(vcount[8]),
        .I1(vcount[6]),
        .I2(\vcount[8]_i_2_n_0 ),
        .I3(vcount[7]),
        .O(\out[5]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h53AD5DA2A3A2A2A2)) 
    \out[5]_i_3 
       (.I0(vcount[9]),
        .I1(\vcount[9]_i_2_n_0 ),
        .I2(\vcount[9]_i_3_n_0 ),
        .I3(vcount[8]),
        .I4(\out[5]_i_9_n_0 ),
        .I5(\out[5]_i_10_n_0 ),
        .O(block_addr[3]));
  LUT6 #(
    .INIT(64'h44B4444444444444)) 
    \out[5]_i_5 
       (.I0(\out[5]_i_11_n_0 ),
        .I1(\out[5]_i_12_n_0 ),
        .I2(vcount_nxt[6]),
        .I3(\out[5]_i_13_n_0 ),
        .I4(hcount_timing__0),
        .I5(vcount_nxt[7]),
        .O(block_addr[2]));
  LUT6 #(
    .INIT(64'h6060A0A06566A6AA)) 
    \out[5]_i_7 
       (.I0(vcount[7]),
        .I1(\out[5]_i_14_n_0 ),
        .I2(\vcount[9]_i_3_n_0 ),
        .I3(\vcount[8]_i_2_n_0 ),
        .I4(vcount[6]),
        .I5(\vcount[9]_i_2_n_0 ),
        .O(block_addr[1]));
  LUT6 #(
    .INIT(64'h45458A898A898A8A)) 
    \out[5]_i_8 
       (.I0(vcount[6]),
        .I1(\vcount[9]_i_3_n_0 ),
        .I2(\vcount[9]_i_2_n_0 ),
        .I3(\out[5]_i_15_n_0 ),
        .I4(vcount[5]),
        .I5(hcount_timing__0),
        .O(block_addr[0]));
  LUT3 #(
    .INIT(8'h80)) 
    \out[5]_i_9 
       (.I0(vcount[7]),
        .I1(\vcount[8]_i_2_n_0 ),
        .I2(vcount[6]),
        .O(\out[5]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \rgb_out[11]_i_1 
       (.I0(hblank_timing),
        .I1(vblank_timing),
        .O(hblank_out_reg_0));
  LUT6 #(
    .INIT(64'h0484515005515840)) 
    \rgb_out[11]_i_111 
       (.I0(\rgb_out_reg[11]_i_15 [3]),
        .I1(\rgb_out_reg[11]_i_15 [4]),
        .I2(\vcount_reg[4]_0 [2]),
        .I3(vcount[1]),
        .I4(\vcount_reg[4]_0 [1]),
        .I5(\vcount_reg[4]_0 [0]),
        .O(\rgb_out[11]_i_111_n_0 ));
  LUT6 #(
    .INIT(64'h0001D111104C0000)) 
    \rgb_out[11]_i_112 
       (.I0(\rgb_out_reg[11]_i_15 [3]),
        .I1(\rgb_out_reg[11]_i_15 [4]),
        .I2(vcount[1]),
        .I3(\vcount_reg[4]_0 [0]),
        .I4(\vcount_reg[4]_0 [2]),
        .I5(\vcount_reg[4]_0 [1]),
        .O(\rgb_out[11]_i_112_n_0 ));
  LUT6 #(
    .INIT(64'h1010041000228800)) 
    \rgb_out[11]_i_113 
       (.I0(\rgb_out_reg[11]_i_15 [3]),
        .I1(\vcount_reg[4]_0 [0]),
        .I2(\vcount_reg[4]_0 [1]),
        .I3(vcount[1]),
        .I4(\vcount_reg[4]_0 [2]),
        .I5(\rgb_out_reg[11]_i_15 [4]),
        .O(\rgb_out[11]_i_113_n_0 ));
  LUT6 #(
    .INIT(64'h333D7CCC00000000)) 
    \rgb_out[11]_i_114 
       (.I0(\rgb_out_reg[11]_i_15 [3]),
        .I1(\vcount_reg[4]_0 [1]),
        .I2(vcount[1]),
        .I3(\vcount_reg[4]_0 [0]),
        .I4(\vcount_reg[4]_0 [2]),
        .I5(\rgb_out_reg[11]_i_15 [4]),
        .O(\rgb_out[11]_i_114_n_0 ));
  LUT6 #(
    .INIT(64'h0514000000000000)) 
    \rgb_out[11]_i_115 
       (.I0(\rgb_out_reg[11]_i_15 [4]),
        .I1(\vcount_reg[4]_0 [0]),
        .I2(\vcount_reg[4]_0 [1]),
        .I3(vcount[1]),
        .I4(\vcount_reg[4]_0 [2]),
        .I5(\rgb_out_reg[11]_i_15 [3]),
        .O(\out_reg[4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT5 #(
    .INIT(32'h00000180)) 
    \rgb_out[11]_i_116 
       (.I0(vcount[1]),
        .I1(\vcount_reg[4]_0 [0]),
        .I2(\vcount_reg[4]_0 [1]),
        .I3(\vcount_reg[4]_0 [2]),
        .I4(\rgb_out_reg[11]_i_15 [4]),
        .O(\vcount_reg[1]_1 ));
  LUT6 #(
    .INIT(64'h0220088000000000)) 
    \rgb_out[11]_i_118 
       (.I0(\rgb_out_reg[11]_i_15 [4]),
        .I1(\vcount_reg[4]_0 [2]),
        .I2(vcount[1]),
        .I3(\vcount_reg[4]_0 [0]),
        .I4(\vcount_reg[4]_0 [1]),
        .I5(\rgb_out_reg[11]_i_15 [3]),
        .O(\out_reg[4] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[11]_i_12 
       (.I0(\rgb_out_reg[11]_i_27_n_0 ),
        .I1(\rgb_out_reg[11]_i_28_n_0 ),
        .I2(\rgb_out_reg[11]_i_15 [0]),
        .I3(\rgb_out[11]_i_29__0_n_0 ),
        .I4(\rgb_out_reg[11]_i_15 [5]),
        .I5(\rgb_out_reg[11]_i_30_n_0 ),
        .O(line_data[16]));
  LUT6 #(
    .INIT(64'h2222288800000000)) 
    \rgb_out[11]_i_122 
       (.I0(\rgb_out_reg[11]_i_15 [4]),
        .I1(\vcount_reg[4]_0 [2]),
        .I2(\vcount_reg[4]_0 [0]),
        .I3(vcount[1]),
        .I4(\vcount_reg[4]_0 [1]),
        .I5(\rgb_out_reg[11]_i_15 [3]),
        .O(\rgb_out[11]_i_122_n_0 ));
  LUT6 #(
    .INIT(64'h000000001F002380)) 
    \rgb_out[11]_i_125 
       (.I0(vcount[1]),
        .I1(\vcount_reg[4]_0 [0]),
        .I2(\vcount_reg[4]_0 [1]),
        .I3(\vcount_reg[4]_0 [2]),
        .I4(\rgb_out_reg[11]_i_15 [4]),
        .I5(\rgb_out_reg[11]_i_15 [3]),
        .O(\rgb_out[11]_i_125_n_0 ));
  LUT6 #(
    .INIT(64'h0000000051003324)) 
    \rgb_out[11]_i_126 
       (.I0(\vcount_reg[4]_0 [0]),
        .I1(\vcount_reg[4]_0 [1]),
        .I2(vcount[1]),
        .I3(\vcount_reg[4]_0 [2]),
        .I4(\rgb_out_reg[11]_i_15 [4]),
        .I5(\rgb_out_reg[11]_i_15 [3]),
        .O(\rgb_out[11]_i_126_n_0 ));
  LUT6 #(
    .INIT(64'h0440060224310510)) 
    \rgb_out[11]_i_127 
       (.I0(\rgb_out_reg[11]_i_15 [3]),
        .I1(\rgb_out_reg[11]_i_15 [4]),
        .I2(\vcount_reg[4]_0 [0]),
        .I3(\vcount_reg[4]_0 [1]),
        .I4(vcount[1]),
        .I5(\vcount_reg[4]_0 [2]),
        .O(\rgb_out[11]_i_127_n_0 ));
  LUT6 #(
    .INIT(64'h00033330040CC080)) 
    \rgb_out[11]_i_128 
       (.I0(vcount[1]),
        .I1(\rgb_out_reg[11]_i_15 [3]),
        .I2(\vcount_reg[4]_0 [1]),
        .I3(\vcount_reg[4]_0 [0]),
        .I4(\vcount_reg[4]_0 [2]),
        .I5(\rgb_out_reg[11]_i_15 [4]),
        .O(\rgb_out[11]_i_128_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT4 #(
    .INIT(16'h007E)) 
    \rgb_out[11]_i_129 
       (.I0(\vcount_reg[4]_0 [0]),
        .I1(\vcount_reg[4]_0 [1]),
        .I2(\vcount_reg[4]_0 [2]),
        .I3(\rgb_out_reg[11]_i_15 [4]),
        .O(\rgb_out[11]_i_129_n_0 ));
  LUT6 #(
    .INIT(64'h000000002A200888)) 
    \rgb_out[11]_i_130 
       (.I0(\rgb_out_reg[11]_i_15 [4]),
        .I1(\vcount_reg[4]_0 [2]),
        .I2(vcount[1]),
        .I3(\vcount_reg[4]_0 [0]),
        .I4(\vcount_reg[4]_0 [1]),
        .I5(\rgb_out_reg[11]_i_15 [3]),
        .O(\rgb_out[11]_i_130_n_0 ));
  LUT6 #(
    .INIT(64'h0111110000202200)) 
    \rgb_out[11]_i_131 
       (.I0(\rgb_out_reg[11]_i_15 [3]),
        .I1(\vcount_reg[4]_0 [2]),
        .I2(vcount[1]),
        .I3(\vcount_reg[4]_0 [1]),
        .I4(\vcount_reg[4]_0 [0]),
        .I5(\rgb_out_reg[11]_i_15 [4]),
        .O(\out_reg[3]_0 ));
  LUT6 #(
    .INIT(64'h0008000800030300)) 
    \rgb_out[11]_i_132 
       (.I0(\rgb_out[11]_i_246_n_0 ),
        .I1(\rgb_out_reg[11]_i_15 [1]),
        .I2(\rgb_out_reg[11]_i_15 [4]),
        .I3(\vcount_reg[4]_0 [2]),
        .I4(\rgb_out[11]_i_247_n_0 ),
        .I5(\rgb_out_reg[11]_i_15 [3]),
        .O(\rgb_out[11]_i_132_n_0 ));
  LUT6 #(
    .INIT(64'h0808080800003000)) 
    \rgb_out[11]_i_133 
       (.I0(\vcount_reg[4]_3 ),
        .I1(\rgb_out_reg[11]_i_15 [1]),
        .I2(\rgb_out_reg[11]_i_15 [4]),
        .I3(\rgb_out[11]_i_248_n_0 ),
        .I4(\vcount_reg[4]_0 [2]),
        .I5(\rgb_out_reg[11]_i_15 [3]),
        .O(\rgb_out[11]_i_133_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT4 #(
    .INIT(16'h4002)) 
    \rgb_out[11]_i_134 
       (.I0(\vcount_reg[4]_0 [2]),
        .I1(\vcount_reg[4]_0 [1]),
        .I2(\vcount_reg[4]_0 [0]),
        .I3(vcount[1]),
        .O(\vcount_reg[4]_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[11]_i_13__0 
       (.I0(\rgb_out_reg[11]_i_31_n_0 ),
        .I1(\rgb_out_reg[11]_i_32_n_0 ),
        .I2(\rgb_out_reg[11]_i_15 [0]),
        .I3(\rgb_out[11]_i_33__0_n_0 ),
        .I4(\rgb_out_reg[11]_i_15 [5]),
        .I5(\rgb_out_reg[11]_i_34_n_0 ),
        .O(line_data[18]));
  LUT6 #(
    .INIT(64'h045D055CC0008040)) 
    \rgb_out[11]_i_157 
       (.I0(\rgb_out_reg[11]_i_15 [3]),
        .I1(\rgb_out_reg[11]_i_15 [4]),
        .I2(\vcount_reg[4]_0 [0]),
        .I3(\vcount_reg[4]_0 [1]),
        .I4(vcount[1]),
        .I5(\vcount_reg[4]_0 [2]),
        .O(\rgb_out[11]_i_157_n_0 ));
  LUT6 #(
    .INIT(64'h0584554CC4554850)) 
    \rgb_out[11]_i_158 
       (.I0(\rgb_out_reg[11]_i_15 [3]),
        .I1(\rgb_out_reg[11]_i_15 [4]),
        .I2(\vcount_reg[4]_0 [2]),
        .I3(vcount[1]),
        .I4(\vcount_reg[4]_0 [1]),
        .I5(\vcount_reg[4]_0 [0]),
        .O(\rgb_out[11]_i_158_n_0 ));
  LUT6 #(
    .INIT(64'h0442042267516550)) 
    \rgb_out[11]_i_159 
       (.I0(\rgb_out_reg[11]_i_15 [3]),
        .I1(\rgb_out_reg[11]_i_15 [4]),
        .I2(\vcount_reg[4]_0 [0]),
        .I3(\vcount_reg[4]_0 [1]),
        .I4(vcount[1]),
        .I5(\vcount_reg[4]_0 [2]),
        .O(\rgb_out[11]_i_159_n_0 ));
  LUT6 #(
    .INIT(64'h0FFFFFF008000040)) 
    \rgb_out[11]_i_160 
       (.I0(vcount[1]),
        .I1(\rgb_out_reg[11]_i_15 [3]),
        .I2(\vcount_reg[4]_0 [0]),
        .I3(\vcount_reg[4]_0 [1]),
        .I4(\vcount_reg[4]_0 [2]),
        .I5(\rgb_out_reg[11]_i_15 [4]),
        .O(\rgb_out[11]_i_160_n_0 ));
  LUT6 #(
    .INIT(64'h0022AE22EA77BA00)) 
    \rgb_out[11]_i_169 
       (.I0(\rgb_out_reg[11]_i_15 [3]),
        .I1(\rgb_out_reg[11]_i_15 [4]),
        .I2(vcount[1]),
        .I3(\vcount_reg[4]_0 [2]),
        .I4(\vcount_reg[4]_0 [0]),
        .I5(\vcount_reg[4]_0 [1]),
        .O(\rgb_out[11]_i_169_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[11]_i_16__0 
       (.I0(\rgb_out_reg[11]_i_39_n_0 ),
        .I1(\rgb_out_reg[11]_i_40_n_0 ),
        .I2(\rgb_out_reg[11]_i_15 [0]),
        .I3(\rgb_out_reg[11]_i_41_n_0 ),
        .I4(\rgb_out_reg[11]_i_15 [5]),
        .I5(\rgb_out[11]_i_42__0_n_0 ),
        .O(\out_reg[0] [1]));
  LUT6 #(
    .INIT(64'h0E88D8A00A8D88E0)) 
    \rgb_out[11]_i_170 
       (.I0(\rgb_out_reg[11]_i_15 [3]),
        .I1(\rgb_out_reg[11]_i_15 [4]),
        .I2(\vcount_reg[4]_0 [2]),
        .I3(\vcount_reg[4]_0 [1]),
        .I4(\vcount_reg[4]_0 [0]),
        .I5(vcount[1]),
        .O(\rgb_out[11]_i_170_n_0 ));
  LUT6 #(
    .INIT(64'h030ADA8A88898010)) 
    \rgb_out[11]_i_171 
       (.I0(\rgb_out_reg[11]_i_15 [3]),
        .I1(\rgb_out_reg[11]_i_15 [4]),
        .I2(\vcount_reg[4]_0 [2]),
        .I3(vcount[1]),
        .I4(\vcount_reg[4]_0 [0]),
        .I5(\vcount_reg[4]_0 [1]),
        .O(\rgb_out[11]_i_171_n_0 ));
  LUT6 #(
    .INIT(64'h00CAF80000CBE800)) 
    \rgb_out[11]_i_172 
       (.I0(\rgb_out_reg[11]_i_15 [3]),
        .I1(\rgb_out_reg[11]_i_15 [4]),
        .I2(\vcount_reg[4]_0 [2]),
        .I3(\vcount_reg[4]_0 [1]),
        .I4(\vcount_reg[4]_0 [0]),
        .I5(vcount[1]),
        .O(\rgb_out[11]_i_172_n_0 ));
  LUT6 #(
    .INIT(64'h01D5647FF7575D00)) 
    \rgb_out[11]_i_173 
       (.I0(\rgb_out_reg[11]_i_15 [3]),
        .I1(\rgb_out_reg[11]_i_15 [4]),
        .I2(vcount[1]),
        .I3(\vcount_reg[4]_0 [2]),
        .I4(\vcount_reg[4]_0 [1]),
        .I5(\vcount_reg[4]_0 [0]),
        .O(\rgb_out[11]_i_173_n_0 ));
  LUT6 #(
    .INIT(64'h006AAF1060AF9A00)) 
    \rgb_out[11]_i_174 
       (.I0(\rgb_out_reg[11]_i_15 [3]),
        .I1(vcount[1]),
        .I2(\rgb_out_reg[11]_i_15 [4]),
        .I3(\vcount_reg[4]_0 [2]),
        .I4(\vcount_reg[4]_0 [1]),
        .I5(\vcount_reg[4]_0 [0]),
        .O(\rgb_out[11]_i_174_n_0 ));
  LUT6 #(
    .INIT(64'h0700489008840070)) 
    \rgb_out[11]_i_175 
       (.I0(\rgb_out_reg[11]_i_15 [3]),
        .I1(\rgb_out_reg[11]_i_15 [4]),
        .I2(\vcount_reg[4]_0 [2]),
        .I3(\vcount_reg[4]_0 [1]),
        .I4(\vcount_reg[4]_0 [0]),
        .I5(vcount[1]),
        .O(\rgb_out[11]_i_175_n_0 ));
  LUT6 #(
    .INIT(64'h0C6A8C68001801D0)) 
    \rgb_out[11]_i_176 
       (.I0(\rgb_out_reg[11]_i_15 [3]),
        .I1(\rgb_out_reg[11]_i_15 [4]),
        .I2(\vcount_reg[4]_0 [0]),
        .I3(\vcount_reg[4]_0 [1]),
        .I4(vcount[1]),
        .I5(\vcount_reg[4]_0 [2]),
        .O(\rgb_out[11]_i_176_n_0 ));
  LUT6 #(
    .INIT(64'h0D13C0B020282808)) 
    \rgb_out[11]_i_177 
       (.I0(\rgb_out_reg[11]_i_15 [3]),
        .I1(\vcount_reg[4]_0 [1]),
        .I2(\vcount_reg[4]_0 [0]),
        .I3(vcount[1]),
        .I4(\vcount_reg[4]_0 [2]),
        .I5(\rgb_out_reg[11]_i_15 [4]),
        .O(\rgb_out[11]_i_177_n_0 ));
  LUT6 #(
    .INIT(64'h04BD2A100AAAAAA0)) 
    \rgb_out[11]_i_178 
       (.I0(\rgb_out_reg[11]_i_15 [3]),
        .I1(vcount[1]),
        .I2(\vcount_reg[4]_0 [0]),
        .I3(\vcount_reg[4]_0 [1]),
        .I4(\vcount_reg[4]_0 [2]),
        .I5(\rgb_out_reg[11]_i_15 [4]),
        .O(\rgb_out[11]_i_178_n_0 ));
  LUT6 #(
    .INIT(64'h0100BD8068BD4050)) 
    \rgb_out[11]_i_179 
       (.I0(\rgb_out_reg[11]_i_15 [3]),
        .I1(\rgb_out_reg[11]_i_15 [4]),
        .I2(\vcount_reg[4]_0 [2]),
        .I3(vcount[1]),
        .I4(\vcount_reg[4]_0 [1]),
        .I5(\vcount_reg[4]_0 [0]),
        .O(\rgb_out[11]_i_179_n_0 ));
  LUT6 #(
    .INIT(64'h0045A8D56FA51500)) 
    \rgb_out[11]_i_180 
       (.I0(\rgb_out_reg[11]_i_15 [3]),
        .I1(vcount[1]),
        .I2(\rgb_out_reg[11]_i_15 [4]),
        .I3(\vcount_reg[4]_0 [2]),
        .I4(\vcount_reg[4]_0 [1]),
        .I5(\vcount_reg[4]_0 [0]),
        .O(\rgb_out[11]_i_180_n_0 ));
  LUT6 #(
    .INIT(64'h0A02E7A7A2E7B0A0)) 
    \rgb_out[11]_i_181 
       (.I0(\rgb_out_reg[11]_i_15 [3]),
        .I1(\rgb_out_reg[11]_i_15 [4]),
        .I2(\vcount_reg[4]_0 [2]),
        .I3(vcount[1]),
        .I4(\vcount_reg[4]_0 [1]),
        .I5(\vcount_reg[4]_0 [0]),
        .O(\rgb_out[11]_i_181_n_0 ));
  LUT6 #(
    .INIT(64'h00EAEFAAAABFBA00)) 
    \rgb_out[11]_i_182 
       (.I0(\rgb_out_reg[11]_i_15 [3]),
        .I1(vcount[1]),
        .I2(\rgb_out_reg[11]_i_15 [4]),
        .I3(\vcount_reg[4]_0 [2]),
        .I4(\vcount_reg[4]_0 [0]),
        .I5(\vcount_reg[4]_0 [1]),
        .O(\rgb_out[11]_i_182_n_0 ));
  LUT6 #(
    .INIT(64'h0027A58D65AF8500)) 
    \rgb_out[11]_i_183 
       (.I0(\rgb_out_reg[11]_i_15 [3]),
        .I1(vcount[1]),
        .I2(\rgb_out_reg[11]_i_15 [4]),
        .I3(\vcount_reg[4]_0 [2]),
        .I4(\vcount_reg[4]_0 [1]),
        .I5(\vcount_reg[4]_0 [0]),
        .O(\rgb_out[11]_i_183_n_0 ));
  LUT6 #(
    .INIT(64'h0000BF04384F0000)) 
    \rgb_out[11]_i_184 
       (.I0(vcount[1]),
        .I1(\rgb_out_reg[11]_i_15 [3]),
        .I2(\rgb_out_reg[11]_i_15 [4]),
        .I3(\vcount_reg[4]_0 [2]),
        .I4(\vcount_reg[4]_0 [0]),
        .I5(\vcount_reg[4]_0 [1]),
        .O(\rgb_out[11]_i_184_n_0 ));
  LUT6 #(
    .INIT(64'h01D5443BF7555D00)) 
    \rgb_out[11]_i_185 
       (.I0(\rgb_out_reg[11]_i_15 [3]),
        .I1(\rgb_out_reg[11]_i_15 [4]),
        .I2(vcount[1]),
        .I3(\vcount_reg[4]_0 [2]),
        .I4(\vcount_reg[4]_0 [1]),
        .I5(\vcount_reg[4]_0 [0]),
        .O(\rgb_out[11]_i_185_n_0 ));
  LUT6 #(
    .INIT(64'h0068A51060A59200)) 
    \rgb_out[11]_i_186 
       (.I0(\rgb_out_reg[11]_i_15 [3]),
        .I1(vcount[1]),
        .I2(\rgb_out_reg[11]_i_15 [4]),
        .I3(\vcount_reg[4]_0 [2]),
        .I4(\vcount_reg[4]_0 [1]),
        .I5(\vcount_reg[4]_0 [0]),
        .O(\rgb_out[11]_i_186_n_0 ));
  LUT6 #(
    .INIT(64'h0608019449019070)) 
    \rgb_out[11]_i_187 
       (.I0(\rgb_out_reg[11]_i_15 [3]),
        .I1(\rgb_out_reg[11]_i_15 [4]),
        .I2(\vcount_reg[4]_0 [2]),
        .I3(vcount[1]),
        .I4(\vcount_reg[4]_0 [1]),
        .I5(\vcount_reg[4]_0 [0]),
        .O(\rgb_out[11]_i_187_n_0 ));
  LUT6 #(
    .INIT(64'h00524A000005B580)) 
    \rgb_out[11]_i_188 
       (.I0(\rgb_out_reg[11]_i_15 [3]),
        .I1(vcount[1]),
        .I2(\rgb_out_reg[11]_i_15 [4]),
        .I3(\vcount_reg[4]_0 [0]),
        .I4(\vcount_reg[4]_0 [1]),
        .I5(\vcount_reg[4]_0 [2]),
        .O(\rgb_out[11]_i_188_n_0 ));
  LUT6 #(
    .INIT(64'h0C56A03000AAAA00)) 
    \rgb_out[11]_i_189 
       (.I0(\rgb_out_reg[11]_i_15 [3]),
        .I1(vcount[1]),
        .I2(\vcount_reg[4]_0 [0]),
        .I3(\vcount_reg[4]_0 [1]),
        .I4(\vcount_reg[4]_0 [2]),
        .I5(\rgb_out_reg[11]_i_15 [4]),
        .O(\rgb_out[11]_i_189_n_0 ));
  LUT6 #(
    .INIT(64'h04CE00E22B11A950)) 
    \rgb_out[11]_i_190 
       (.I0(\rgb_out_reg[11]_i_15 [3]),
        .I1(\rgb_out_reg[11]_i_15 [4]),
        .I2(\vcount_reg[4]_0 [0]),
        .I3(\vcount_reg[4]_0 [1]),
        .I4(vcount[1]),
        .I5(\vcount_reg[4]_0 [2]),
        .O(\rgb_out[11]_i_190_n_0 ));
  LUT6 #(
    .INIT(64'h017DB1D1393D9150)) 
    \rgb_out[11]_i_191 
       (.I0(\rgb_out_reg[11]_i_15 [3]),
        .I1(\rgb_out_reg[11]_i_15 [4]),
        .I2(\vcount_reg[4]_0 [2]),
        .I3(\vcount_reg[4]_0 [0]),
        .I4(\vcount_reg[4]_0 [1]),
        .I5(vcount[1]),
        .O(\rgb_out[11]_i_191_n_0 ));
  LUT6 #(
    .INIT(64'h05AC010DF000AC50)) 
    \rgb_out[11]_i_192 
       (.I0(\rgb_out_reg[11]_i_15 [3]),
        .I1(\rgb_out_reg[11]_i_15 [4]),
        .I2(\vcount_reg[4]_0 [2]),
        .I3(\vcount_reg[4]_0 [1]),
        .I4(vcount[1]),
        .I5(\vcount_reg[4]_0 [0]),
        .O(\rgb_out[11]_i_192_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT4 #(
    .INIT(16'h3F7C)) 
    \rgb_out[11]_i_193 
       (.I0(vcount[1]),
        .I1(\vcount_reg[4]_0 [2]),
        .I2(\vcount_reg[4]_0 [1]),
        .I3(\vcount_reg[4]_0 [0]),
        .O(\vcount_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT4 #(
    .INIT(16'h0810)) 
    \rgb_out[11]_i_194 
       (.I0(\vcount_reg[4]_0 [2]),
        .I1(\vcount_reg[4]_0 [1]),
        .I2(\vcount_reg[4]_0 [0]),
        .I3(vcount[1]),
        .O(\vcount_reg[4]_4 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'h7E)) 
    \rgb_out[11]_i_195 
       (.I0(\vcount_reg[4]_0 [2]),
        .I1(\vcount_reg[4]_0 [1]),
        .I2(\vcount_reg[4]_0 [0]),
        .O(\vcount_reg[4]_3 ));
  LUT6 #(
    .INIT(64'h07FFFFF11FFFFF70)) 
    \rgb_out[11]_i_196 
       (.I0(\rgb_out_reg[11]_i_15 [3]),
        .I1(\rgb_out_reg[11]_i_15 [4]),
        .I2(\vcount_reg[4]_0 [2]),
        .I3(\vcount_reg[4]_0 [0]),
        .I4(\vcount_reg[4]_0 [1]),
        .I5(vcount[1]),
        .O(\rgb_out[11]_i_196_n_0 ));
  LUT6 #(
    .INIT(64'h000FAFAFEF0F8F00)) 
    \rgb_out[11]_i_197 
       (.I0(\rgb_out_reg[11]_i_15 [4]),
        .I1(vcount[1]),
        .I2(\rgb_out_reg[11]_i_15 [3]),
        .I3(\vcount_reg[4]_0 [2]),
        .I4(\vcount_reg[4]_0 [1]),
        .I5(\vcount_reg[4]_0 [0]),
        .O(\rgb_out[11]_i_197_n_0 ));
  LUT6 #(
    .INIT(64'h092C31802C31C0D0)) 
    \rgb_out[11]_i_198 
       (.I0(\rgb_out_reg[11]_i_15 [3]),
        .I1(\rgb_out_reg[11]_i_15 [4]),
        .I2(\vcount_reg[4]_0 [2]),
        .I3(vcount[1]),
        .I4(\vcount_reg[4]_0 [1]),
        .I5(\vcount_reg[4]_0 [0]),
        .O(\rgb_out[11]_i_198_n_0 ));
  LUT6 #(
    .INIT(64'h056C8549F448E450)) 
    \rgb_out[11]_i_199 
       (.I0(\rgb_out_reg[11]_i_15 [3]),
        .I1(\rgb_out_reg[11]_i_15 [4]),
        .I2(\vcount_reg[4]_0 [2]),
        .I3(\vcount_reg[4]_0 [1]),
        .I4(vcount[1]),
        .I5(\vcount_reg[4]_0 [0]),
        .O(\rgb_out[11]_i_199_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT4 #(
    .INIT(16'h0026)) 
    \rgb_out[11]_i_19__0 
       (.I0(\vcount_reg[4]_0 [0]),
        .I1(\vcount_reg[4]_0 [1]),
        .I2(vcount[1]),
        .I3(\vcount_reg[4]_0 [2]),
        .O(\vcount_reg[2]_0 ));
  LUT6 #(
    .INIT(64'h0FFFFFF0004CC800)) 
    \rgb_out[11]_i_200 
       (.I0(vcount[1]),
        .I1(\rgb_out_reg[11]_i_15 [3]),
        .I2(\vcount_reg[4]_0 [0]),
        .I3(\vcount_reg[4]_0 [1]),
        .I4(\vcount_reg[4]_0 [2]),
        .I5(\rgb_out_reg[11]_i_15 [4]),
        .O(\rgb_out[11]_i_200_n_0 ));
  LUT6 #(
    .INIT(64'h0442046223512550)) 
    \rgb_out[11]_i_201 
       (.I0(\rgb_out_reg[11]_i_15 [3]),
        .I1(\rgb_out_reg[11]_i_15 [4]),
        .I2(\vcount_reg[4]_0 [0]),
        .I3(\vcount_reg[4]_0 [1]),
        .I4(vcount[1]),
        .I5(\vcount_reg[4]_0 [2]),
        .O(\rgb_out[11]_i_201_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT5 #(
    .INIT(32'h19155464)) 
    \rgb_out[11]_i_202 
       (.I0(\rgb_out_reg[11]_i_15 [4]),
        .I1(\vcount_reg[4]_0 [2]),
        .I2(\vcount_reg[4]_0 [0]),
        .I3(vcount[1]),
        .I4(\vcount_reg[4]_0 [1]),
        .O(\rgb_out[11]_i_202_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'h42)) 
    \rgb_out[11]_i_203 
       (.I0(\vcount_reg[4]_0 [2]),
        .I1(\vcount_reg[4]_0 [0]),
        .I2(\vcount_reg[4]_0 [1]),
        .O(\rgb_out[11]_i_203_n_0 ));
  LUT6 #(
    .INIT(64'h0DBD0D5D5D505AD0)) 
    \rgb_out[11]_i_204 
       (.I0(\rgb_out_reg[11]_i_15 [3]),
        .I1(\rgb_out_reg[11]_i_15 [4]),
        .I2(\vcount_reg[4]_0 [2]),
        .I3(\vcount_reg[4]_0 [0]),
        .I4(vcount[1]),
        .I5(\vcount_reg[4]_0 [1]),
        .O(\rgb_out[11]_i_204_n_0 ));
  LUT6 #(
    .INIT(64'h00FFFFFFFFFFBF00)) 
    \rgb_out[11]_i_205 
       (.I0(\rgb_out_reg[11]_i_15 [3]),
        .I1(vcount[1]),
        .I2(\rgb_out_reg[11]_i_15 [4]),
        .I3(\vcount_reg[4]_0 [2]),
        .I4(\vcount_reg[4]_0 [1]),
        .I5(\vcount_reg[4]_0 [0]),
        .O(\rgb_out[11]_i_205_n_0 ));
  LUT6 #(
    .INIT(64'h060C55944D459060)) 
    \rgb_out[11]_i_206 
       (.I0(\rgb_out_reg[11]_i_15 [3]),
        .I1(\rgb_out_reg[11]_i_15 [4]),
        .I2(\vcount_reg[4]_0 [2]),
        .I3(vcount[1]),
        .I4(\vcount_reg[4]_0 [1]),
        .I5(\vcount_reg[4]_0 [0]),
        .O(\rgb_out[11]_i_206_n_0 ));
  LUT6 #(
    .INIT(64'h00504000000FAF00)) 
    \rgb_out[11]_i_207 
       (.I0(\rgb_out_reg[11]_i_15 [4]),
        .I1(vcount[1]),
        .I2(\rgb_out_reg[11]_i_15 [3]),
        .I3(\vcount_reg[4]_0 [0]),
        .I4(\vcount_reg[4]_0 [1]),
        .I5(\vcount_reg[4]_0 [2]),
        .O(\rgb_out[11]_i_207_n_0 ));
  LUT6 #(
    .INIT(64'h019D009BF1D91900)) 
    \rgb_out[11]_i_208 
       (.I0(\rgb_out_reg[11]_i_15 [3]),
        .I1(\rgb_out_reg[11]_i_15 [4]),
        .I2(vcount[1]),
        .I3(\vcount_reg[4]_0 [2]),
        .I4(\vcount_reg[4]_0 [1]),
        .I5(\vcount_reg[4]_0 [0]),
        .O(\rgb_out[11]_i_208_n_0 ));
  LUT6 #(
    .INIT(64'h0351551111D51530)) 
    \rgb_out[11]_i_209 
       (.I0(\rgb_out_reg[11]_i_15 [3]),
        .I1(\rgb_out_reg[11]_i_15 [4]),
        .I2(\vcount_reg[4]_0 [2]),
        .I3(\vcount_reg[4]_0 [0]),
        .I4(\vcount_reg[4]_0 [1]),
        .I5(vcount[1]),
        .O(\rgb_out[11]_i_209_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'h24)) 
    \rgb_out[11]_i_20__0 
       (.I0(\vcount_reg[4]_0 [2]),
        .I1(\vcount_reg[4]_0 [1]),
        .I2(\vcount_reg[4]_0 [0]),
        .O(\vcount_reg[4]_2 ));
  LUT6 #(
    .INIT(64'h07FFFF7107FFFF70)) 
    \rgb_out[11]_i_210 
       (.I0(\rgb_out_reg[11]_i_15 [3]),
        .I1(\rgb_out_reg[11]_i_15 [4]),
        .I2(\vcount_reg[4]_0 [2]),
        .I3(\vcount_reg[4]_0 [0]),
        .I4(\vcount_reg[4]_0 [1]),
        .I5(vcount[1]),
        .O(\rgb_out[11]_i_210_n_0 ));
  LUT6 #(
    .INIT(64'h000FFFAFFF2F4F00)) 
    \rgb_out[11]_i_211 
       (.I0(\rgb_out_reg[11]_i_15 [4]),
        .I1(vcount[1]),
        .I2(\rgb_out_reg[11]_i_15 [3]),
        .I3(\vcount_reg[4]_0 [2]),
        .I4(\vcount_reg[4]_0 [1]),
        .I5(\vcount_reg[4]_0 [0]),
        .O(\rgb_out[11]_i_211_n_0 ));
  LUT6 #(
    .INIT(64'h0D012D1111C000D0)) 
    \rgb_out[11]_i_212 
       (.I0(\rgb_out_reg[11]_i_15 [3]),
        .I1(\rgb_out_reg[11]_i_15 [4]),
        .I2(\vcount_reg[4]_0 [2]),
        .I3(\vcount_reg[4]_0 [0]),
        .I4(vcount[1]),
        .I5(\vcount_reg[4]_0 [1]),
        .O(\rgb_out[11]_i_212_n_0 ));
  LUT6 #(
    .INIT(64'h40333343B3333380)) 
    \rgb_out[11]_i_213 
       (.I0(vcount[1]),
        .I1(\rgb_out_reg[11]_i_15 [3]),
        .I2(\rgb_out_reg[11]_i_15 [4]),
        .I3(\vcount_reg[4]_0 [2]),
        .I4(\vcount_reg[4]_0 [1]),
        .I5(\vcount_reg[4]_0 [0]),
        .O(\rgb_out[11]_i_213_n_0 ));
  LUT6 #(
    .INIT(64'h0FFB7FF0000CC000)) 
    \rgb_out[11]_i_214 
       (.I0(vcount[1]),
        .I1(\rgb_out_reg[11]_i_15 [3]),
        .I2(\vcount_reg[4]_0 [0]),
        .I3(\vcount_reg[4]_0 [1]),
        .I4(\vcount_reg[4]_0 [2]),
        .I5(\rgb_out_reg[11]_i_15 [4]),
        .O(\rgb_out[11]_i_214_n_0 ));
  LUT6 #(
    .INIT(64'h0460040220510750)) 
    \rgb_out[11]_i_215 
       (.I0(\rgb_out_reg[11]_i_15 [3]),
        .I1(\rgb_out_reg[11]_i_15 [4]),
        .I2(\vcount_reg[4]_0 [0]),
        .I3(\vcount_reg[4]_0 [1]),
        .I4(vcount[1]),
        .I5(\vcount_reg[4]_0 [2]),
        .O(\rgb_out[11]_i_215_n_0 ));
  LUT6 #(
    .INIT(64'h00BF3F3F3F3F7F00)) 
    \rgb_out[11]_i_216 
       (.I0(vcount[1]),
        .I1(\rgb_out_reg[11]_i_15 [4]),
        .I2(\rgb_out_reg[11]_i_15 [3]),
        .I3(\vcount_reg[4]_0 [2]),
        .I4(\vcount_reg[4]_0 [1]),
        .I5(\vcount_reg[4]_0 [0]),
        .O(\rgb_out[11]_i_216_n_0 ));
  LUT6 #(
    .INIT(64'h0787071775707C70)) 
    \rgb_out[11]_i_217 
       (.I0(\rgb_out_reg[11]_i_15 [3]),
        .I1(\rgb_out_reg[11]_i_15 [4]),
        .I2(\vcount_reg[4]_0 [2]),
        .I3(\vcount_reg[4]_0 [0]),
        .I4(vcount[1]),
        .I5(\vcount_reg[4]_0 [1]),
        .O(\rgb_out[11]_i_217_n_0 ));
  LUT6 #(
    .INIT(64'h009DF5F55555E200)) 
    \rgb_out[11]_i_218 
       (.I0(\rgb_out_reg[11]_i_15 [3]),
        .I1(vcount[1]),
        .I2(\rgb_out_reg[11]_i_15 [4]),
        .I3(\vcount_reg[4]_0 [0]),
        .I4(\vcount_reg[4]_0 [2]),
        .I5(\vcount_reg[4]_0 [1]),
        .O(\rgb_out[11]_i_218_n_0 ));
  LUT6 #(
    .INIT(64'h0767077777307630)) 
    \rgb_out[11]_i_219 
       (.I0(\rgb_out_reg[11]_i_15 [3]),
        .I1(\rgb_out_reg[11]_i_15 [4]),
        .I2(\vcount_reg[4]_0 [2]),
        .I3(\vcount_reg[4]_0 [0]),
        .I4(vcount[1]),
        .I5(\vcount_reg[4]_0 [1]),
        .O(\rgb_out[11]_i_219_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[11]_i_21__0 
       (.I0(\rgb_out_reg[11]_i_45_n_0 ),
        .I1(\rgb_out[11]_i_46__0_n_0 ),
        .I2(\rgb_out_reg[11]_i_15 [0]),
        .I3(\rgb_out_reg[11]_i_47_n_0 ),
        .I4(\rgb_out_reg[11]_i_15 [5]),
        .I5(\rgb_out[11]_i_48__0_n_0 ),
        .O(\out_reg[0] [0]));
  LUT6 #(
    .INIT(64'h060C55944D558060)) 
    \rgb_out[11]_i_220 
       (.I0(\rgb_out_reg[11]_i_15 [3]),
        .I1(\rgb_out_reg[11]_i_15 [4]),
        .I2(\vcount_reg[4]_0 [2]),
        .I3(vcount[1]),
        .I4(\vcount_reg[4]_0 [1]),
        .I5(\vcount_reg[4]_0 [0]),
        .O(\rgb_out[11]_i_220_n_0 ));
  LUT6 #(
    .INIT(64'h0000220000CC5C00)) 
    \rgb_out[11]_i_221 
       (.I0(\rgb_out_reg[11]_i_15 [3]),
        .I1(\rgb_out_reg[11]_i_15 [4]),
        .I2(vcount[1]),
        .I3(\vcount_reg[4]_0 [1]),
        .I4(\vcount_reg[4]_0 [0]),
        .I5(\vcount_reg[4]_0 [2]),
        .O(\rgb_out[11]_i_221_n_0 ));
  LUT6 #(
    .INIT(64'h0000600899DAD090)) 
    \rgb_out[11]_i_222 
       (.I0(\rgb_out_reg[11]_i_15 [3]),
        .I1(\rgb_out_reg[11]_i_15 [4]),
        .I2(\vcount_reg[4]_0 [1]),
        .I3(vcount[1]),
        .I4(\vcount_reg[4]_0 [0]),
        .I5(\vcount_reg[4]_0 [2]),
        .O(\rgb_out[11]_i_222_n_0 ));
  LUT6 #(
    .INIT(64'h0351551111551530)) 
    \rgb_out[11]_i_223 
       (.I0(\rgb_out_reg[11]_i_15 [3]),
        .I1(\rgb_out_reg[11]_i_15 [4]),
        .I2(\vcount_reg[4]_0 [2]),
        .I3(\vcount_reg[4]_0 [0]),
        .I4(\vcount_reg[4]_0 [1]),
        .I5(vcount[1]),
        .O(\rgb_out[11]_i_223_n_0 ));
  LUT6 #(
    .INIT(64'h050D1D1818585050)) 
    \rgb_out[11]_i_224 
       (.I0(\rgb_out_reg[11]_i_15 [3]),
        .I1(\rgb_out_reg[11]_i_15 [4]),
        .I2(\vcount_reg[4]_0 [2]),
        .I3(vcount[1]),
        .I4(\vcount_reg[4]_0 [0]),
        .I5(\vcount_reg[4]_0 [1]),
        .O(\rgb_out[11]_i_224_n_0 ));
  LUT6 #(
    .INIT(64'h0120155544554008)) 
    \rgb_out[11]_i_225 
       (.I0(\rgb_out_reg[11]_i_15 [3]),
        .I1(\vcount_reg[4]_0 [0]),
        .I2(vcount[1]),
        .I3(\rgb_out_reg[11]_i_15 [4]),
        .I4(\vcount_reg[4]_0 [2]),
        .I5(\vcount_reg[4]_0 [1]),
        .O(\rgb_out[11]_i_225_n_0 ));
  LUT6 #(
    .INIT(64'h0E663660066766E0)) 
    \rgb_out[11]_i_226 
       (.I0(\rgb_out_reg[11]_i_15 [3]),
        .I1(\rgb_out_reg[11]_i_15 [4]),
        .I2(\vcount_reg[4]_0 [2]),
        .I3(\vcount_reg[4]_0 [1]),
        .I4(\vcount_reg[4]_0 [0]),
        .I5(vcount[1]),
        .O(\rgb_out[11]_i_226_n_0 ));
  LUT6 #(
    .INIT(64'h080033FB037F7000)) 
    \rgb_out[11]_i_227 
       (.I0(vcount[1]),
        .I1(\rgb_out_reg[11]_i_15 [3]),
        .I2(\vcount_reg[4]_0 [0]),
        .I3(\rgb_out_reg[11]_i_15 [4]),
        .I4(\vcount_reg[4]_0 [2]),
        .I5(\vcount_reg[4]_0 [1]),
        .O(\rgb_out[11]_i_227_n_0 ));
  LUT6 #(
    .INIT(64'h0400ACC800000000)) 
    \rgb_out[11]_i_228 
       (.I0(\rgb_out_reg[11]_i_15 [3]),
        .I1(\vcount_reg[4]_0 [1]),
        .I2(\vcount_reg[4]_0 [0]),
        .I3(vcount[1]),
        .I4(\vcount_reg[4]_0 [2]),
        .I5(\rgb_out_reg[11]_i_15 [4]),
        .O(\rgb_out[11]_i_228_n_0 ));
  LUT6 #(
    .INIT(64'h0000000022244424)) 
    \rgb_out[11]_i_229 
       (.I0(\vcount_reg[4]_0 [0]),
        .I1(\vcount_reg[4]_0 [1]),
        .I2(\vcount_reg[4]_0 [2]),
        .I3(\rgb_out_reg[11]_i_15 [4]),
        .I4(vcount[1]),
        .I5(\rgb_out_reg[11]_i_15 [3]),
        .O(\rgb_out[11]_i_229_n_0 ));
  LUT6 #(
    .INIT(64'h067419D400800200)) 
    \rgb_out[11]_i_230 
       (.I0(\rgb_out_reg[11]_i_15 [3]),
        .I1(\vcount_reg[4]_0 [0]),
        .I2(\vcount_reg[4]_0 [1]),
        .I3(\vcount_reg[4]_0 [2]),
        .I4(vcount[1]),
        .I5(\rgb_out_reg[11]_i_15 [4]),
        .O(\rgb_out[11]_i_230_n_0 ));
  LUT6 #(
    .INIT(64'h000B070000008000)) 
    \rgb_out[11]_i_231 
       (.I0(vcount[1]),
        .I1(\rgb_out_reg[11]_i_15 [3]),
        .I2(\vcount_reg[4]_0 [2]),
        .I3(\vcount_reg[4]_0 [1]),
        .I4(\vcount_reg[4]_0 [0]),
        .I5(\rgb_out_reg[11]_i_15 [4]),
        .O(\rgb_out[11]_i_231_n_0 ));
  LUT6 #(
    .INIT(64'h000F8FBFEF2F0F00)) 
    \rgb_out[11]_i_232 
       (.I0(\rgb_out_reg[11]_i_15 [3]),
        .I1(vcount[1]),
        .I2(\rgb_out_reg[11]_i_15 [4]),
        .I3(\vcount_reg[4]_0 [2]),
        .I4(\vcount_reg[4]_0 [1]),
        .I5(\vcount_reg[4]_0 [0]),
        .O(\rgb_out[11]_i_232_n_0 ));
  LUT6 #(
    .INIT(64'h00C8B840004BC800)) 
    \rgb_out[11]_i_233 
       (.I0(\rgb_out_reg[11]_i_15 [4]),
        .I1(\rgb_out_reg[11]_i_15 [3]),
        .I2(\vcount_reg[4]_0 [2]),
        .I3(\vcount_reg[4]_0 [1]),
        .I4(\vcount_reg[4]_0 [0]),
        .I5(vcount[1]),
        .O(\rgb_out[11]_i_233_n_0 ));
  LUT6 #(
    .INIT(64'h0004300000070400)) 
    \rgb_out[11]_i_234 
       (.I0(\rgb_out_reg[11]_i_15 [3]),
        .I1(\rgb_out_reg[11]_i_15 [4]),
        .I2(\vcount_reg[4]_0 [2]),
        .I3(\vcount_reg[4]_0 [1]),
        .I4(\vcount_reg[4]_0 [0]),
        .I5(vcount[1]),
        .O(\rgb_out[11]_i_234_n_0 ));
  LUT6 #(
    .INIT(64'h0626366006672660)) 
    \rgb_out[11]_i_235 
       (.I0(\rgb_out_reg[11]_i_15 [3]),
        .I1(\rgb_out_reg[11]_i_15 [4]),
        .I2(\vcount_reg[4]_0 [2]),
        .I3(\vcount_reg[4]_0 [1]),
        .I4(\vcount_reg[4]_0 [0]),
        .I5(vcount[1]),
        .O(\rgb_out[11]_i_235_n_0 ));
  LUT6 #(
    .INIT(64'h000000007FEA77A8)) 
    \rgb_out[11]_i_236 
       (.I0(\vcount_reg[4]_0 [1]),
        .I1(\vcount_reg[4]_0 [0]),
        .I2(vcount[1]),
        .I3(\vcount_reg[4]_0 [2]),
        .I4(\rgb_out_reg[11]_i_15 [4]),
        .I5(\rgb_out_reg[11]_i_15 [3]),
        .O(\rgb_out[11]_i_236_n_0 ));
  LUT6 #(
    .INIT(64'h00005742185D4000)) 
    \rgb_out[11]_i_237 
       (.I0(\rgb_out_reg[11]_i_15 [3]),
        .I1(\vcount_reg[4]_0 [2]),
        .I2(\rgb_out_reg[11]_i_15 [4]),
        .I3(vcount[1]),
        .I4(\vcount_reg[4]_0 [1]),
        .I5(\vcount_reg[4]_0 [0]),
        .O(\rgb_out[11]_i_237_n_0 ));
  LUT6 #(
    .INIT(64'h200000083E3AACBC)) 
    \rgb_out[11]_i_238 
       (.I0(\rgb_out_reg[11]_i_15 [3]),
        .I1(\vcount_reg[4]_0 [0]),
        .I2(\vcount_reg[4]_0 [1]),
        .I3(vcount[1]),
        .I4(\vcount_reg[4]_0 [2]),
        .I5(\rgb_out_reg[11]_i_15 [4]),
        .O(\rgb_out[11]_i_238_n_0 ));
  LUT6 #(
    .INIT(64'h0E067574171770E0)) 
    \rgb_out[11]_i_239 
       (.I0(\rgb_out_reg[11]_i_15 [3]),
        .I1(\rgb_out_reg[11]_i_15 [4]),
        .I2(\vcount_reg[4]_0 [2]),
        .I3(vcount[1]),
        .I4(\vcount_reg[4]_0 [1]),
        .I5(\vcount_reg[4]_0 [0]),
        .O(\rgb_out[11]_i_239_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[11]_i_23__0 
       (.I0(\rgb_out_reg[11]_i_53_n_0 ),
        .I1(\rgb_out_reg[11]_i_54_n_0 ),
        .I2(\rgb_out_reg[11]_i_15 [0]),
        .I3(\rgb_out_reg[11]_i_55_n_0 ),
        .I4(\rgb_out_reg[11]_i_15 [5]),
        .I5(\rgb_out_reg[11]_i_56_n_0 ),
        .O(line_data[14]));
  LUT6 #(
    .INIT(64'h007C281000028000)) 
    \rgb_out[11]_i_240 
       (.I0(\rgb_out_reg[11]_i_15 [3]),
        .I1(vcount[1]),
        .I2(\vcount_reg[4]_0 [0]),
        .I3(\vcount_reg[4]_0 [1]),
        .I4(\vcount_reg[4]_0 [2]),
        .I5(\rgb_out_reg[11]_i_15 [4]),
        .O(\rgb_out[11]_i_240_n_0 ));
  LUT6 #(
    .INIT(64'h030B0F0004000C00)) 
    \rgb_out[11]_i_241 
       (.I0(vcount[1]),
        .I1(\rgb_out_reg[11]_i_15 [3]),
        .I2(\vcount_reg[4]_0 [2]),
        .I3(\vcount_reg[4]_0 [1]),
        .I4(\vcount_reg[4]_0 [0]),
        .I5(\rgb_out_reg[11]_i_15 [4]),
        .O(\rgb_out[11]_i_241_n_0 ));
  LUT6 #(
    .INIT(64'h00000000006C43FE)) 
    \rgb_out[11]_i_242 
       (.I0(vcount[1]),
        .I1(\vcount_reg[4]_0 [1]),
        .I2(\vcount_reg[4]_0 [0]),
        .I3(\vcount_reg[4]_0 [2]),
        .I4(\rgb_out_reg[11]_i_15 [4]),
        .I5(\rgb_out_reg[11]_i_15 [3]),
        .O(\rgb_out[11]_i_242_n_0 ));
  LUT6 #(
    .INIT(64'h00C505DDDD10DA00)) 
    \rgb_out[11]_i_243 
       (.I0(\rgb_out_reg[11]_i_15 [3]),
        .I1(\rgb_out_reg[11]_i_15 [4]),
        .I2(\vcount_reg[4]_0 [2]),
        .I3(\vcount_reg[4]_0 [0]),
        .I4(vcount[1]),
        .I5(\vcount_reg[4]_0 [1]),
        .O(\rgb_out[11]_i_243_n_0 ));
  LUT5 #(
    .INIT(32'h02050D40)) 
    \rgb_out[11]_i_244 
       (.I0(\rgb_out_reg[11]_i_15 [3]),
        .I1(\vcount_reg[4]_0 [0]),
        .I2(\rgb_out_reg[11]_i_15 [4]),
        .I3(\vcount_reg[4]_0 [2]),
        .I4(\vcount_reg[4]_0 [1]),
        .O(\rgb_out[11]_i_244_n_0 ));
  LUT6 #(
    .INIT(64'h0000000022BBAB88)) 
    \rgb_out[11]_i_245 
       (.I0(\rgb_out_reg[11]_i_15 [3]),
        .I1(\vcount_reg[4]_0 [2]),
        .I2(vcount[1]),
        .I3(\vcount_reg[4]_0 [1]),
        .I4(\vcount_reg[4]_0 [0]),
        .I5(\rgb_out_reg[11]_i_15 [4]),
        .O(\rgb_out[11]_i_245_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \rgb_out[11]_i_246 
       (.I0(\vcount_reg[4]_0 [1]),
        .I1(\vcount_reg[4]_0 [0]),
        .I2(vcount[1]),
        .O(\rgb_out[11]_i_246_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rgb_out[11]_i_247 
       (.I0(\vcount_reg[4]_0 [1]),
        .I1(\vcount_reg[4]_0 [0]),
        .O(\rgb_out[11]_i_247_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'h34)) 
    \rgb_out[11]_i_248 
       (.I0(vcount[1]),
        .I1(\vcount_reg[4]_0 [1]),
        .I2(\vcount_reg[4]_0 [0]),
        .O(\rgb_out[11]_i_248_n_0 ));
  LUT6 #(
    .INIT(64'h04A2AE22EE37BA00)) 
    \rgb_out[11]_i_249 
       (.I0(\rgb_out_reg[11]_i_15 [3]),
        .I1(\rgb_out_reg[11]_i_15 [4]),
        .I2(vcount[1]),
        .I3(\vcount_reg[4]_0 [2]),
        .I4(\vcount_reg[4]_0 [0]),
        .I5(\vcount_reg[4]_0 [1]),
        .O(\rgb_out[11]_i_249_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[11]_i_24__0 
       (.I0(\rgb_out_reg[11]_i_57_n_0 ),
        .I1(\rgb_out_reg[11]_i_58_n_0 ),
        .I2(\rgb_out_reg[11]_i_15 [0]),
        .I3(\rgb_out_reg[11]_i_59_n_0 ),
        .I4(\rgb_out_reg[11]_i_15 [5]),
        .I5(\rgb_out_reg[11]_i_60_n_0 ),
        .O(line_data[12]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[11]_i_25 
       (.I0(\rgb_out_reg[11]_i_61_n_0 ),
        .I1(\rgb_out_reg[11]_i_62_n_0 ),
        .I2(\rgb_out_reg[11]_i_15 [0]),
        .I3(\rgb_out_reg[11]_i_63_n_0 ),
        .I4(\rgb_out_reg[11]_i_15 [5]),
        .I5(\rgb_out[11]_i_64__0_n_0 ),
        .O(line_data[10]));
  LUT6 #(
    .INIT(64'h0600D220022D0060)) 
    \rgb_out[11]_i_250 
       (.I0(\rgb_out_reg[11]_i_15 [3]),
        .I1(\rgb_out_reg[11]_i_15 [4]),
        .I2(\vcount_reg[4]_0 [2]),
        .I3(\vcount_reg[4]_0 [1]),
        .I4(\vcount_reg[4]_0 [0]),
        .I5(vcount[1]),
        .O(\rgb_out[11]_i_250_n_0 ));
  LUT6 #(
    .INIT(64'h0302DA8888890030)) 
    \rgb_out[11]_i_251 
       (.I0(\rgb_out_reg[11]_i_15 [3]),
        .I1(\rgb_out_reg[11]_i_15 [4]),
        .I2(\vcount_reg[4]_0 [2]),
        .I3(vcount[1]),
        .I4(\vcount_reg[4]_0 [0]),
        .I5(\vcount_reg[4]_0 [1]),
        .O(\rgb_out[11]_i_251_n_0 ));
  LUT6 #(
    .INIT(64'h04CAB8D008CBA840)) 
    \rgb_out[11]_i_252 
       (.I0(\rgb_out_reg[11]_i_15 [3]),
        .I1(\rgb_out_reg[11]_i_15 [4]),
        .I2(\vcount_reg[4]_0 [2]),
        .I3(\vcount_reg[4]_0 [1]),
        .I4(\vcount_reg[4]_0 [0]),
        .I5(vcount[1]),
        .O(\rgb_out[11]_i_252_n_0 ));
  LUT6 #(
    .INIT(64'h0606C4ECD75C7070)) 
    \rgb_out[11]_i_253 
       (.I0(\rgb_out_reg[11]_i_15 [3]),
        .I1(\rgb_out_reg[11]_i_15 [4]),
        .I2(\vcount_reg[4]_0 [1]),
        .I3(vcount[1]),
        .I4(\vcount_reg[4]_0 [0]),
        .I5(\vcount_reg[4]_0 [2]),
        .O(\rgb_out[11]_i_253_n_0 ));
  LUT6 #(
    .INIT(64'h006AAF1040AF9A00)) 
    \rgb_out[11]_i_254 
       (.I0(\rgb_out_reg[11]_i_15 [3]),
        .I1(vcount[1]),
        .I2(\rgb_out_reg[11]_i_15 [4]),
        .I3(\vcount_reg[4]_0 [2]),
        .I4(\vcount_reg[4]_0 [1]),
        .I5(\vcount_reg[4]_0 [0]),
        .O(\rgb_out[11]_i_254_n_0 ));
  LUT6 #(
    .INIT(64'h0079408008048700)) 
    \rgb_out[11]_i_255 
       (.I0(\rgb_out_reg[11]_i_15 [3]),
        .I1(\rgb_out_reg[11]_i_15 [4]),
        .I2(vcount[1]),
        .I3(\vcount_reg[4]_0 [2]),
        .I4(\vcount_reg[4]_0 [0]),
        .I5(\vcount_reg[4]_0 [1]),
        .O(\rgb_out[11]_i_255_n_0 ));
  LUT6 #(
    .INIT(64'h2F5E8038002A0000)) 
    \rgb_out[11]_i_256 
       (.I0(\rgb_out_reg[11]_i_15 [3]),
        .I1(vcount[1]),
        .I2(\vcount_reg[4]_0 [0]),
        .I3(\vcount_reg[4]_0 [1]),
        .I4(\vcount_reg[4]_0 [2]),
        .I5(\rgb_out_reg[11]_i_15 [4]),
        .O(\rgb_out[11]_i_256_n_0 ));
  LUT6 #(
    .INIT(64'h0F191800008491F0)) 
    \rgb_out[11]_i_257 
       (.I0(\rgb_out_reg[11]_i_15 [3]),
        .I1(\rgb_out_reg[11]_i_15 [4]),
        .I2(\vcount_reg[4]_0 [2]),
        .I3(vcount[1]),
        .I4(\vcount_reg[4]_0 [0]),
        .I5(\vcount_reg[4]_0 [1]),
        .O(\rgb_out[11]_i_257_n_0 ));
  LUT6 #(
    .INIT(64'h0D08B000000F00D0)) 
    \rgb_out[11]_i_258 
       (.I0(\rgb_out_reg[11]_i_15 [3]),
        .I1(\rgb_out_reg[11]_i_15 [4]),
        .I2(\vcount_reg[4]_0 [2]),
        .I3(vcount[1]),
        .I4(\vcount_reg[4]_0 [0]),
        .I5(\vcount_reg[4]_0 [1]),
        .O(\rgb_out[11]_i_258_n_0 ));
  LUT6 #(
    .INIT(64'h0444F440044D4440)) 
    \rgb_out[11]_i_259 
       (.I0(\rgb_out_reg[11]_i_15 [3]),
        .I1(\rgb_out_reg[11]_i_15 [4]),
        .I2(\vcount_reg[4]_0 [2]),
        .I3(\vcount_reg[4]_0 [1]),
        .I4(\vcount_reg[4]_0 [0]),
        .I5(vcount[1]),
        .O(\rgb_out[11]_i_259_n_0 ));
  LUT4 #(
    .INIT(16'h888B)) 
    \rgb_out[11]_i_25__0 
       (.I0(\vcount_reg[4]_0 [2]),
        .I1(\vcount[9]_i_3_n_0 ),
        .I2(\rgb_out[11]_i_63_n_0 ),
        .I3(\vcount[9]_i_2_n_0 ),
        .O(\vcount_reg[4]_1 [4]));
  LUT6 #(
    .INIT(64'h0B8AC8C8C88988B0)) 
    \rgb_out[11]_i_260 
       (.I0(\rgb_out_reg[11]_i_15 [3]),
        .I1(\rgb_out_reg[11]_i_15 [4]),
        .I2(\vcount_reg[4]_0 [2]),
        .I3(vcount[1]),
        .I4(\vcount_reg[4]_0 [0]),
        .I5(\vcount_reg[4]_0 [1]),
        .O(\rgb_out[11]_i_260_n_0 ));
  LUT6 #(
    .INIT(64'h3023D40C22800288)) 
    \rgb_out[11]_i_261 
       (.I0(\rgb_out_reg[11]_i_15 [3]),
        .I1(\vcount_reg[4]_0 [0]),
        .I2(vcount[1]),
        .I3(\vcount_reg[4]_0 [1]),
        .I4(\vcount_reg[4]_0 [2]),
        .I5(\rgb_out_reg[11]_i_15 [4]),
        .O(\rgb_out[11]_i_261_n_0 ));
  LUT6 #(
    .INIT(64'h272148982A2AA8A8)) 
    \rgb_out[11]_i_262 
       (.I0(\rgb_out_reg[11]_i_15 [3]),
        .I1(\vcount_reg[4]_0 [1]),
        .I2(\vcount_reg[4]_0 [0]),
        .I3(vcount[1]),
        .I4(\vcount_reg[4]_0 [2]),
        .I5(\rgb_out_reg[11]_i_15 [4]),
        .O(\rgb_out[11]_i_262_n_0 ));
  LUT6 #(
    .INIT(64'h0504DD4CC4DD4050)) 
    \rgb_out[11]_i_263 
       (.I0(\rgb_out_reg[11]_i_15 [3]),
        .I1(\rgb_out_reg[11]_i_15 [4]),
        .I2(\vcount_reg[4]_0 [2]),
        .I3(vcount[1]),
        .I4(\vcount_reg[4]_0 [1]),
        .I5(\vcount_reg[4]_0 [0]),
        .O(\rgb_out[11]_i_263_n_0 ));
  LUT6 #(
    .INIT(64'h0408919459199050)) 
    \rgb_out[11]_i_264 
       (.I0(\rgb_out_reg[11]_i_15 [3]),
        .I1(\rgb_out_reg[11]_i_15 [4]),
        .I2(\vcount_reg[4]_0 [2]),
        .I3(vcount[1]),
        .I4(\vcount_reg[4]_0 [1]),
        .I5(\vcount_reg[4]_0 [0]),
        .O(\rgb_out[11]_i_264_n_0 ));
  LUT6 #(
    .INIT(64'h08484D4FA8495080)) 
    \rgb_out[11]_i_265 
       (.I0(\rgb_out_reg[11]_i_15 [3]),
        .I1(\rgb_out_reg[11]_i_15 [4]),
        .I2(\vcount_reg[4]_0 [2]),
        .I3(vcount[1]),
        .I4(\vcount_reg[4]_0 [1]),
        .I5(\vcount_reg[4]_0 [0]),
        .O(\rgb_out[11]_i_265_n_0 ));
  LUT6 #(
    .INIT(64'h0420D220022D0240)) 
    \rgb_out[11]_i_266 
       (.I0(\rgb_out_reg[11]_i_15 [3]),
        .I1(\rgb_out_reg[11]_i_15 [4]),
        .I2(\vcount_reg[4]_0 [2]),
        .I3(\vcount_reg[4]_0 [1]),
        .I4(\vcount_reg[4]_0 [0]),
        .I5(vcount[1]),
        .O(\rgb_out[11]_i_266_n_0 ));
  LUT6 #(
    .INIT(64'h0706D646444D4050)) 
    \rgb_out[11]_i_267 
       (.I0(\rgb_out_reg[11]_i_15 [3]),
        .I1(\rgb_out_reg[11]_i_15 [4]),
        .I2(\vcount_reg[4]_0 [2]),
        .I3(vcount[1]),
        .I4(\vcount_reg[4]_0 [0]),
        .I5(\vcount_reg[4]_0 [1]),
        .O(\rgb_out[11]_i_267_n_0 ));
  LUT6 #(
    .INIT(64'h00CA789008C3E800)) 
    \rgb_out[11]_i_268 
       (.I0(\rgb_out_reg[11]_i_15 [3]),
        .I1(\rgb_out_reg[11]_i_15 [4]),
        .I2(\vcount_reg[4]_0 [2]),
        .I3(\vcount_reg[4]_0 [1]),
        .I4(\vcount_reg[4]_0 [0]),
        .I5(vcount[1]),
        .O(\rgb_out[11]_i_268_n_0 ));
  LUT6 #(
    .INIT(64'h2C80082822882288)) 
    \rgb_out[11]_i_269 
       (.I0(\rgb_out_reg[11]_i_15 [3]),
        .I1(\vcount_reg[4]_0 [2]),
        .I2(\vcount_reg[4]_0 [0]),
        .I3(\vcount_reg[4]_0 [1]),
        .I4(vcount[1]),
        .I5(\rgb_out_reg[11]_i_15 [4]),
        .O(\rgb_out[11]_i_269_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[11]_i_26__0 
       (.I0(\rgb_out_reg[11]_i_65_n_0 ),
        .I1(\rgb_out_reg[11]_i_66_n_0 ),
        .I2(\rgb_out_reg[11]_i_15 [0]),
        .I3(\rgb_out_reg[11]_i_67_n_0 ),
        .I4(\rgb_out_reg[11]_i_15 [5]),
        .I5(\rgb_out_reg[11]_i_68_n_0 ),
        .O(line_data[8]));
  LUT6 #(
    .INIT(64'hAAAA0000BFFF4000)) 
    \rgb_out[11]_i_27 
       (.I0(\vcount[9]_i_3_n_0 ),
        .I1(vcount[1]),
        .I2(vcount[0]),
        .I3(\vcount_reg[4]_0 [0]),
        .I4(\vcount_reg[4]_0 [1]),
        .I5(\vcount[9]_i_2_n_0 ),
        .O(\vcount_reg[4]_1 [3]));
  LUT6 #(
    .INIT(64'h0038033030033400)) 
    \rgb_out[11]_i_270 
       (.I0(vcount[1]),
        .I1(\rgb_out_reg[11]_i_15 [3]),
        .I2(\rgb_out_reg[11]_i_15 [4]),
        .I3(\vcount_reg[4]_0 [2]),
        .I4(\vcount_reg[4]_0 [1]),
        .I5(\vcount_reg[4]_0 [0]),
        .O(\rgb_out[11]_i_270_n_0 ));
  LUT6 #(
    .INIT(64'h070949501094C060)) 
    \rgb_out[11]_i_271 
       (.I0(\rgb_out_reg[11]_i_15 [3]),
        .I1(\rgb_out_reg[11]_i_15 [4]),
        .I2(\vcount_reg[4]_0 [2]),
        .I3(vcount[1]),
        .I4(\vcount_reg[4]_0 [0]),
        .I5(\vcount_reg[4]_0 [1]),
        .O(\rgb_out[11]_i_271_n_0 ));
  LUT6 #(
    .INIT(64'h2A1FA0B8000A8000)) 
    \rgb_out[11]_i_272 
       (.I0(\rgb_out_reg[11]_i_15 [3]),
        .I1(vcount[1]),
        .I2(\vcount_reg[4]_0 [0]),
        .I3(\vcount_reg[4]_0 [1]),
        .I4(\vcount_reg[4]_0 [2]),
        .I5(\rgb_out_reg[11]_i_15 [4]),
        .O(\rgb_out[11]_i_272_n_0 ));
  LUT6 #(
    .INIT(64'h071BBAAAAAAEB170)) 
    \rgb_out[11]_i_273 
       (.I0(\rgb_out_reg[11]_i_15 [3]),
        .I1(\rgb_out_reg[11]_i_15 [4]),
        .I2(\vcount_reg[4]_0 [2]),
        .I3(vcount[1]),
        .I4(\vcount_reg[4]_0 [0]),
        .I5(\vcount_reg[4]_0 [1]),
        .O(\rgb_out[11]_i_273_n_0 ));
  LUT6 #(
    .INIT(64'h0F0ABA22222F6070)) 
    \rgb_out[11]_i_274 
       (.I0(\rgb_out_reg[11]_i_15 [3]),
        .I1(\rgb_out_reg[11]_i_15 [4]),
        .I2(\vcount_reg[4]_0 [2]),
        .I3(vcount[1]),
        .I4(\vcount_reg[4]_0 [0]),
        .I5(\vcount_reg[4]_0 [1]),
        .O(\rgb_out[11]_i_274_n_0 ));
  LUT6 #(
    .INIT(64'h00F0FBF0F0F3F000)) 
    \rgb_out[11]_i_275 
       (.I0(vcount[1]),
        .I1(\rgb_out_reg[11]_i_15 [3]),
        .I2(\rgb_out_reg[11]_i_15 [4]),
        .I3(\vcount_reg[4]_0 [2]),
        .I4(\vcount_reg[4]_0 [0]),
        .I5(\vcount_reg[4]_0 [1]),
        .O(\rgb_out[11]_i_275_n_0 ));
  LUT6 #(
    .INIT(64'h0F8C8CCCCCCDE8F0)) 
    \rgb_out[11]_i_276 
       (.I0(\rgb_out_reg[11]_i_15 [3]),
        .I1(\rgb_out_reg[11]_i_15 [4]),
        .I2(\vcount_reg[4]_0 [2]),
        .I3(vcount[1]),
        .I4(\vcount_reg[4]_0 [0]),
        .I5(\vcount_reg[4]_0 [1]),
        .O(\rgb_out[11]_i_276_n_0 ));
  LUT6 #(
    .INIT(64'h3202905C20200808)) 
    \rgb_out[11]_i_277 
       (.I0(\rgb_out_reg[11]_i_15 [3]),
        .I1(\vcount_reg[4]_0 [0]),
        .I2(\vcount_reg[4]_0 [1]),
        .I3(vcount[1]),
        .I4(\vcount_reg[4]_0 [2]),
        .I5(\rgb_out_reg[11]_i_15 [4]),
        .O(\rgb_out[11]_i_277_n_0 ));
  LUT6 #(
    .INIT(64'h140404140A2008A0)) 
    \rgb_out[11]_i_278 
       (.I0(\rgb_out_reg[11]_i_15 [3]),
        .I1(\vcount_reg[4]_0 [0]),
        .I2(\vcount_reg[4]_0 [2]),
        .I3(\vcount_reg[4]_0 [1]),
        .I4(vcount[1]),
        .I5(\rgb_out_reg[11]_i_15 [4]),
        .O(\rgb_out[11]_i_278_n_0 ));
  LUT6 #(
    .INIT(64'h05D55D5995D55D50)) 
    \rgb_out[11]_i_279 
       (.I0(\rgb_out_reg[11]_i_15 [3]),
        .I1(\rgb_out_reg[11]_i_15 [4]),
        .I2(\vcount_reg[4]_0 [2]),
        .I3(\vcount_reg[4]_0 [0]),
        .I4(\vcount_reg[4]_0 [1]),
        .I5(vcount[1]),
        .O(\rgb_out[11]_i_279_n_0 ));
  LUT6 #(
    .INIT(64'h0419019CC8008040)) 
    \rgb_out[11]_i_280 
       (.I0(\rgb_out_reg[11]_i_15 [3]),
        .I1(\rgb_out_reg[11]_i_15 [4]),
        .I2(\vcount_reg[4]_0 [0]),
        .I3(\vcount_reg[4]_0 [1]),
        .I4(vcount[1]),
        .I5(\vcount_reg[4]_0 [2]),
        .O(\rgb_out[11]_i_280_n_0 ));
  LUT6 #(
    .INIT(64'h09F9495D5D505E10)) 
    \rgb_out[11]_i_281 
       (.I0(\rgb_out_reg[11]_i_15 [3]),
        .I1(\rgb_out_reg[11]_i_15 [4]),
        .I2(\vcount_reg[4]_0 [2]),
        .I3(\vcount_reg[4]_0 [0]),
        .I4(vcount[1]),
        .I5(\vcount_reg[4]_0 [1]),
        .O(\rgb_out[11]_i_281_n_0 ));
  LUT6 #(
    .INIT(64'h0400776FF6774040)) 
    \rgb_out[11]_i_282 
       (.I0(\rgb_out_reg[11]_i_15 [3]),
        .I1(\rgb_out_reg[11]_i_15 [4]),
        .I2(\vcount_reg[4]_0 [2]),
        .I3(vcount[1]),
        .I4(\vcount_reg[4]_0 [1]),
        .I5(\vcount_reg[4]_0 [0]),
        .O(\rgb_out[11]_i_282_n_0 ));
  LUT6 #(
    .INIT(64'h0546074DD6504650)) 
    \rgb_out[11]_i_283 
       (.I0(\rgb_out_reg[11]_i_15 [3]),
        .I1(\rgb_out_reg[11]_i_15 [4]),
        .I2(\vcount_reg[4]_0 [2]),
        .I3(\vcount_reg[4]_0 [1]),
        .I4(vcount[1]),
        .I5(\vcount_reg[4]_0 [0]),
        .O(\rgb_out[11]_i_283_n_0 ));
  LUT6 #(
    .INIT(64'h0088753377139800)) 
    \rgb_out[11]_i_284 
       (.I0(\rgb_out_reg[11]_i_15 [3]),
        .I1(\rgb_out_reg[11]_i_15 [4]),
        .I2(vcount[1]),
        .I3(\vcount_reg[4]_0 [2]),
        .I4(\vcount_reg[4]_0 [1]),
        .I5(\vcount_reg[4]_0 [0]),
        .O(\rgb_out[11]_i_284_n_0 ));
  LUT6 #(
    .INIT(64'h26A82AA822082088)) 
    \rgb_out[11]_i_285 
       (.I0(\rgb_out_reg[11]_i_15 [3]),
        .I1(\vcount_reg[4]_0 [2]),
        .I2(\vcount_reg[4]_0 [0]),
        .I3(\vcount_reg[4]_0 [1]),
        .I4(vcount[1]),
        .I5(\rgb_out_reg[11]_i_15 [4]),
        .O(\rgb_out[11]_i_285_n_0 ));
  LUT6 #(
    .INIT(64'h0355555115555530)) 
    \rgb_out[11]_i_286 
       (.I0(\rgb_out_reg[11]_i_15 [3]),
        .I1(\rgb_out_reg[11]_i_15 [4]),
        .I2(\vcount_reg[4]_0 [2]),
        .I3(\vcount_reg[4]_0 [0]),
        .I4(\vcount_reg[4]_0 [1]),
        .I5(vcount[1]),
        .O(\rgb_out[11]_i_286_n_0 ));
  LUT6 #(
    .INIT(64'h0649095150C0D460)) 
    \rgb_out[11]_i_287 
       (.I0(\rgb_out_reg[11]_i_15 [3]),
        .I1(\rgb_out_reg[11]_i_15 [4]),
        .I2(\vcount_reg[4]_0 [2]),
        .I3(\vcount_reg[4]_0 [0]),
        .I4(vcount[1]),
        .I5(\vcount_reg[4]_0 [1]),
        .O(\rgb_out[11]_i_287_n_0 ));
  LUT6 #(
    .INIT(64'h0101E8B800028080)) 
    \rgb_out[11]_i_288 
       (.I0(\rgb_out_reg[11]_i_15 [3]),
        .I1(\vcount_reg[4]_0 [1]),
        .I2(\vcount_reg[4]_0 [0]),
        .I3(vcount[1]),
        .I4(\vcount_reg[4]_0 [2]),
        .I5(\rgb_out_reg[11]_i_15 [4]),
        .O(\rgb_out[11]_i_288_n_0 ));
  LUT6 #(
    .INIT(64'h0717BEAEAEAE3170)) 
    \rgb_out[11]_i_289 
       (.I0(\rgb_out_reg[11]_i_15 [3]),
        .I1(\rgb_out_reg[11]_i_15 [4]),
        .I2(\vcount_reg[4]_0 [2]),
        .I3(vcount[1]),
        .I4(\vcount_reg[4]_0 [0]),
        .I5(\vcount_reg[4]_0 [1]),
        .O(\rgb_out[11]_i_289_n_0 ));
  LUT6 #(
    .INIT(64'h007F3FFFFFFF3F00)) 
    \rgb_out[11]_i_290 
       (.I0(vcount[1]),
        .I1(\rgb_out_reg[11]_i_15 [4]),
        .I2(\rgb_out_reg[11]_i_15 [3]),
        .I3(\vcount_reg[4]_0 [2]),
        .I4(\vcount_reg[4]_0 [1]),
        .I5(\vcount_reg[4]_0 [0]),
        .O(\rgb_out[11]_i_290_n_0 ));
  LUT6 #(
    .INIT(64'h00A5A5B5EFA5A500)) 
    \rgb_out[11]_i_291 
       (.I0(\rgb_out_reg[11]_i_15 [3]),
        .I1(vcount[1]),
        .I2(\rgb_out_reg[11]_i_15 [4]),
        .I3(\vcount_reg[4]_0 [2]),
        .I4(\vcount_reg[4]_0 [1]),
        .I5(\vcount_reg[4]_0 [0]),
        .O(\rgb_out[11]_i_291_n_0 ));
  LUT6 #(
    .INIT(64'h0544056504700470)) 
    \rgb_out[11]_i_292 
       (.I0(\rgb_out_reg[11]_i_15 [3]),
        .I1(\rgb_out_reg[11]_i_15 [4]),
        .I2(\vcount_reg[4]_0 [2]),
        .I3(\vcount_reg[4]_0 [1]),
        .I4(vcount[1]),
        .I5(\vcount_reg[4]_0 [0]),
        .O(\rgb_out[11]_i_292_n_0 ));
  LUT6 #(
    .INIT(64'h105575F55555E000)) 
    \rgb_out[11]_i_293 
       (.I0(\rgb_out_reg[11]_i_15 [3]),
        .I1(vcount[1]),
        .I2(\rgb_out_reg[11]_i_15 [4]),
        .I3(\vcount_reg[4]_0 [0]),
        .I4(\vcount_reg[4]_0 [2]),
        .I5(\vcount_reg[4]_0 [1]),
        .O(\rgb_out[11]_i_293_n_0 ));
  LUT6 #(
    .INIT(64'h0000774FF4774040)) 
    \rgb_out[11]_i_294 
       (.I0(\rgb_out_reg[11]_i_15 [3]),
        .I1(\rgb_out_reg[11]_i_15 [4]),
        .I2(\vcount_reg[4]_0 [2]),
        .I3(vcount[1]),
        .I4(\vcount_reg[4]_0 [1]),
        .I5(\vcount_reg[4]_0 [0]),
        .O(\rgb_out[11]_i_294_n_0 ));
  LUT6 #(
    .INIT(64'h050A57FF95FF50A0)) 
    \rgb_out[11]_i_295 
       (.I0(\rgb_out_reg[11]_i_15 [3]),
        .I1(vcount[1]),
        .I2(\vcount_reg[4]_0 [1]),
        .I3(\rgb_out_reg[11]_i_15 [4]),
        .I4(\vcount_reg[4]_0 [2]),
        .I5(\vcount_reg[4]_0 [0]),
        .O(\rgb_out[11]_i_295_n_0 ));
  LUT6 #(
    .INIT(64'h00E6777557777E00)) 
    \rgb_out[11]_i_296 
       (.I0(\rgb_out_reg[11]_i_15 [3]),
        .I1(\rgb_out_reg[11]_i_15 [4]),
        .I2(vcount[1]),
        .I3(\vcount_reg[4]_0 [2]),
        .I4(\vcount_reg[4]_0 [1]),
        .I5(\vcount_reg[4]_0 [0]),
        .O(\rgb_out[11]_i_296_n_0 ));
  LUT6 #(
    .INIT(64'h26A822A820082008)) 
    \rgb_out[11]_i_297 
       (.I0(\rgb_out_reg[11]_i_15 [3]),
        .I1(\vcount_reg[4]_0 [2]),
        .I2(\vcount_reg[4]_0 [0]),
        .I3(\vcount_reg[4]_0 [1]),
        .I4(vcount[1]),
        .I5(\rgb_out_reg[11]_i_15 [4]),
        .O(\rgb_out[11]_i_297_n_0 ));
  LUT6 #(
    .INIT(64'h0315555115555130)) 
    \rgb_out[11]_i_298 
       (.I0(\rgb_out_reg[11]_i_15 [3]),
        .I1(\rgb_out_reg[11]_i_15 [4]),
        .I2(\vcount_reg[4]_0 [2]),
        .I3(\vcount_reg[4]_0 [0]),
        .I4(\vcount_reg[4]_0 [1]),
        .I5(vcount[1]),
        .O(\rgb_out[11]_i_298_n_0 ));
  LUT6 #(
    .INIT(64'h020851D40951C060)) 
    \rgb_out[11]_i_299 
       (.I0(\rgb_out_reg[11]_i_15 [3]),
        .I1(\rgb_out_reg[11]_i_15 [4]),
        .I2(\vcount_reg[4]_0 [2]),
        .I3(vcount[1]),
        .I4(\vcount_reg[4]_0 [1]),
        .I5(\vcount_reg[4]_0 [0]),
        .O(\rgb_out[11]_i_299_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[11]_i_29__0 
       (.I0(\rgb_out[11]_i_73__0_n_0 ),
        .I1(\rgb_out[11]_i_74_n_0 ),
        .I2(\rgb_out_reg[11]_i_15 [2]),
        .I3(\rgb_out[11]_i_75_n_0 ),
        .I4(\rgb_out_reg[11]_i_15 [1]),
        .I5(\rgb_out[11]_i_76_n_0 ),
        .O(\rgb_out[11]_i_29__0_n_0 ));
  LUT6 #(
    .INIT(64'h007C01FC00A00080)) 
    \rgb_out[11]_i_300 
       (.I0(\rgb_out_reg[11]_i_15 [3]),
        .I1(\vcount_reg[4]_0 [0]),
        .I2(\vcount_reg[4]_0 [1]),
        .I3(\vcount_reg[4]_0 [2]),
        .I4(vcount[1]),
        .I5(\rgb_out_reg[11]_i_15 [4]),
        .O(\rgb_out[11]_i_300_n_0 ));
  LUT6 #(
    .INIT(64'h07B7AF3117AF2F70)) 
    \rgb_out[11]_i_301 
       (.I0(\rgb_out_reg[11]_i_15 [3]),
        .I1(\rgb_out_reg[11]_i_15 [4]),
        .I2(\vcount_reg[4]_0 [2]),
        .I3(\vcount_reg[4]_0 [0]),
        .I4(\vcount_reg[4]_0 [1]),
        .I5(vcount[1]),
        .O(\rgb_out[11]_i_301_n_0 ));
  LUT6 #(
    .INIT(64'h005FDFFFBFFF5F00)) 
    \rgb_out[11]_i_302 
       (.I0(\rgb_out_reg[11]_i_15 [4]),
        .I1(vcount[1]),
        .I2(\rgb_out_reg[11]_i_15 [3]),
        .I3(\vcount_reg[4]_0 [2]),
        .I4(\vcount_reg[4]_0 [1]),
        .I5(\vcount_reg[4]_0 [0]),
        .O(\rgb_out[11]_i_302_n_0 ));
  LUT6 #(
    .INIT(64'h09E909B9B9909C90)) 
    \rgb_out[11]_i_303 
       (.I0(\rgb_out_reg[11]_i_15 [3]),
        .I1(\rgb_out_reg[11]_i_15 [4]),
        .I2(\vcount_reg[4]_0 [2]),
        .I3(\vcount_reg[4]_0 [0]),
        .I4(vcount[1]),
        .I5(\vcount_reg[4]_0 [1]),
        .O(\rgb_out[11]_i_303_n_0 ));
  LUT6 #(
    .INIT(64'h001A5F5F0A5F5A00)) 
    \rgb_out[11]_i_304 
       (.I0(\rgb_out_reg[11]_i_15 [3]),
        .I1(vcount[1]),
        .I2(\rgb_out_reg[11]_i_15 [4]),
        .I3(\vcount_reg[4]_0 [1]),
        .I4(\vcount_reg[4]_0 [2]),
        .I5(\vcount_reg[4]_0 [0]),
        .O(\rgb_out[11]_i_304_n_0 ));
  LUT6 #(
    .INIT(64'h0FFB7FF008000040)) 
    \rgb_out[11]_i_305 
       (.I0(vcount[1]),
        .I1(\rgb_out_reg[11]_i_15 [3]),
        .I2(\vcount_reg[4]_0 [0]),
        .I3(\vcount_reg[4]_0 [1]),
        .I4(\vcount_reg[4]_0 [2]),
        .I5(\rgb_out_reg[11]_i_15 [4]),
        .O(\rgb_out[11]_i_305_n_0 ));
  LUT6 #(
    .INIT(64'h0460040225514710)) 
    \rgb_out[11]_i_306 
       (.I0(\rgb_out_reg[11]_i_15 [3]),
        .I1(\rgb_out_reg[11]_i_15 [4]),
        .I2(\vcount_reg[4]_0 [0]),
        .I3(\vcount_reg[4]_0 [1]),
        .I4(vcount[1]),
        .I5(\vcount_reg[4]_0 [2]),
        .O(\rgb_out[11]_i_306_n_0 ));
  LUT6 #(
    .INIT(64'h0180111040115850)) 
    \rgb_out[11]_i_307 
       (.I0(\rgb_out_reg[11]_i_15 [3]),
        .I1(\rgb_out_reg[11]_i_15 [4]),
        .I2(\vcount_reg[4]_0 [2]),
        .I3(vcount[1]),
        .I4(\vcount_reg[4]_0 [1]),
        .I5(\vcount_reg[4]_0 [0]),
        .O(\rgb_out[11]_i_307_n_0 ));
  LUT6 #(
    .INIT(64'h0545055DC0000000)) 
    \rgb_out[11]_i_308 
       (.I0(\rgb_out_reg[11]_i_15 [3]),
        .I1(\rgb_out_reg[11]_i_15 [4]),
        .I2(\vcount_reg[4]_0 [0]),
        .I3(\vcount_reg[4]_0 [1]),
        .I4(vcount[1]),
        .I5(\vcount_reg[4]_0 [2]),
        .O(\rgb_out[11]_i_308_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[11]_i_33 
       (.I0(\rgb_out[11]_i_64_n_0 ),
        .I1(\rgb_out[11]_i_65_n_0 ),
        .I2(block_addr[2]),
        .I3(\rgb_out[11]_i_66_n_0 ),
        .I4(block_addr[1]),
        .I5(\rgb_out[11]_i_67_n_0 ),
        .O(\rgb_out[11]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[11]_i_33__0 
       (.I0(\rgb_out[11]_i_83_n_0 ),
        .I1(\rgb_out[11]_i_84_n_0 ),
        .I2(\rgb_out_reg[11]_i_15 [2]),
        .I3(\rgb_out[11]_i_85_n_0 ),
        .I4(\rgb_out_reg[11]_i_15 [1]),
        .I5(\rgb_out[11]_i_86_n_0 ),
        .O(\rgb_out[11]_i_33__0_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \rgb_out[11]_i_34 
       (.I0(\rgb_out[11]_i_68_n_0 ),
        .I1(block_addr[1]),
        .I2(\rgb_out_reg[11]_i_12_0 ),
        .I3(block_addr[0]),
        .I4(\rgb_out_reg[11]_i_12_1 ),
        .I5(block_addr[2]),
        .O(\rgb_out[11]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[11]_i_36__0 
       (.I0(\rgb_out[11]_i_93_n_0 ),
        .I1(\rgb_out_reg[11]_i_94_n_0 ),
        .I2(\rgb_out_reg[11]_i_15 [5]),
        .I3(\rgb_out_reg[11]_i_95_n_0 ),
        .I4(\rgb_out_reg[11]_i_15 [2]),
        .I5(\rgb_out_reg[11]_i_96_n_0 ),
        .O(\out_reg[5] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[11]_i_38__0 
       (.I0(\rgb_out_reg[11]_i_101_n_0 ),
        .I1(\rgb_out_reg[11]_i_102_n_0 ),
        .I2(\rgb_out_reg[11]_i_15 [5]),
        .I3(\rgb_out_reg[11]_i_103_n_0 ),
        .I4(\rgb_out_reg[11]_i_15 [2]),
        .I5(\rgb_out_reg[11]_i_104_n_0 ),
        .O(\out_reg[5]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[11]_i_39 
       (.I0(\rgb_out[11]_i_69_n_0 ),
        .I1(\rgb_out[11]_i_70_n_0 ),
        .I2(block_addr[2]),
        .I3(\rgb_out[11]_i_71_n_0 ),
        .I4(block_addr[1]),
        .I5(\rgb_out[11]_i_72_n_0 ),
        .O(\rgb_out[11]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \rgb_out[11]_i_40 
       (.I0(\rgb_out[11]_i_73_n_0 ),
        .I1(block_addr[1]),
        .I2(\rgb_out_reg[11]_i_14_0 ),
        .I3(block_addr[0]),
        .I4(\rgb_out_reg[11]_i_14_1 ),
        .I5(block_addr[2]),
        .O(\rgb_out[11]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[11]_i_42__0 
       (.I0(\rgb_out[11]_i_111_n_0 ),
        .I1(\rgb_out[11]_i_112_n_0 ),
        .I2(\rgb_out_reg[11]_i_15 [2]),
        .I3(\rgb_out[11]_i_113_n_0 ),
        .I4(\rgb_out_reg[11]_i_15 [1]),
        .I5(\rgb_out[11]_i_114_n_0 ),
        .O(\rgb_out[11]_i_42__0_n_0 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \rgb_out[11]_i_46__0 
       (.I0(\rgb_out_reg[11]_i_121_n_0 ),
        .I1(\rgb_out_reg[11]_i_15 [2]),
        .I2(\vcount_reg[4]_2 ),
        .I3(\rgb_out_reg[11]_i_15 [3]),
        .I4(\rgb_out_reg[11]_i_15 [1]),
        .I5(\rgb_out[11]_i_122_n_0 ),
        .O(\rgb_out[11]_i_46__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[11]_i_48__0 
       (.I0(\rgb_out[11]_i_125_n_0 ),
        .I1(\rgb_out[11]_i_126_n_0 ),
        .I2(\rgb_out_reg[11]_i_15 [2]),
        .I3(\rgb_out[11]_i_127_n_0 ),
        .I4(\rgb_out_reg[11]_i_15 [1]),
        .I5(\rgb_out[11]_i_114_n_0 ),
        .O(\rgb_out[11]_i_48__0_n_0 ));
  LUT6 #(
    .INIT(64'hAA00AA00C0FFC000)) 
    \rgb_out[11]_i_49__0 
       (.I0(\rgb_out[11]_i_128_n_0 ),
        .I1(\rgb_out[11]_i_129_n_0 ),
        .I2(\rgb_out_reg[11]_i_15 [3]),
        .I3(\rgb_out_reg[11]_i_15 [2]),
        .I4(\rgb_out[11]_i_130_n_0 ),
        .I5(\rgb_out_reg[11]_i_15 [1]),
        .O(\out_reg[3] ));
  LUT6 #(
    .INIT(64'hAA00AA00AA00BF40)) 
    \rgb_out[11]_i_61 
       (.I0(\vcount[9]_i_3_n_0 ),
        .I1(vcount[0]),
        .I2(vcount[1]),
        .I3(\vcount_reg[4]_0 [0]),
        .I4(\vcount[7]_i_2_n_0 ),
        .I5(\vcount[7]_i_3_n_0 ),
        .O(\vcount_reg[4]_1 [2]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT5 #(
    .INIT(32'hF0F00110)) 
    \rgb_out[11]_i_62 
       (.I0(\vcount[7]_i_3_n_0 ),
        .I1(\vcount[7]_i_2_n_0 ),
        .I2(vcount[1]),
        .I3(vcount[0]),
        .I4(\vcount[9]_i_3_n_0 ),
        .O(\vcount_reg[4]_1 [1]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT5 #(
    .INIT(32'h95555555)) 
    \rgb_out[11]_i_63 
       (.I0(\vcount_reg[4]_0 [2]),
        .I1(\vcount_reg[4]_0 [1]),
        .I2(\vcount_reg[4]_0 [0]),
        .I3(vcount[0]),
        .I4(vcount[1]),
        .O(\rgb_out[11]_i_63_n_0 ));
  LUT5 #(
    .INIT(32'hBEBB8288)) 
    \rgb_out[11]_i_64 
       (.I0(\rgb_out[11]_i_33_6 ),
        .I1(vcount_nxt[6]),
        .I2(\out[5]_i_13_n_0 ),
        .I3(hcount_timing__0),
        .I4(\rgb_out[11]_i_33_7 ),
        .O(\rgb_out[11]_i_64_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[11]_i_64__0 
       (.I0(\rgb_out[11]_i_157_n_0 ),
        .I1(\rgb_out[11]_i_158_n_0 ),
        .I2(\rgb_out_reg[11]_i_15 [2]),
        .I3(\rgb_out[11]_i_159_n_0 ),
        .I4(\rgb_out_reg[11]_i_15 [1]),
        .I5(\rgb_out[11]_i_160_n_0 ),
        .O(\rgb_out[11]_i_64__0_n_0 ));
  LUT5 #(
    .INIT(32'hBEBB8288)) 
    \rgb_out[11]_i_65 
       (.I0(\rgb_out[11]_i_33_4 ),
        .I1(vcount_nxt[6]),
        .I2(\out[5]_i_13_n_0 ),
        .I3(hcount_timing__0),
        .I4(\rgb_out[11]_i_33_5 ),
        .O(\rgb_out[11]_i_65_n_0 ));
  LUT5 #(
    .INIT(32'hBEBB8288)) 
    \rgb_out[11]_i_66 
       (.I0(\rgb_out[11]_i_33_2 ),
        .I1(vcount_nxt[6]),
        .I2(\out[5]_i_13_n_0 ),
        .I3(hcount_timing__0),
        .I4(\rgb_out[11]_i_33_3 ),
        .O(\rgb_out[11]_i_66_n_0 ));
  LUT5 #(
    .INIT(32'hBEBB8288)) 
    \rgb_out[11]_i_67 
       (.I0(\rgb_out[11]_i_33_0 ),
        .I1(vcount_nxt[6]),
        .I2(\out[5]_i_13_n_0 ),
        .I3(hcount_timing__0),
        .I4(\rgb_out[11]_i_33_1 ),
        .O(\rgb_out[11]_i_67_n_0 ));
  LUT5 #(
    .INIT(32'hBEBB8288)) 
    \rgb_out[11]_i_68 
       (.I0(\rgb_out[11]_i_34_0 ),
        .I1(vcount_nxt[6]),
        .I2(\out[5]_i_13_n_0 ),
        .I3(hcount_timing__0),
        .I4(\rgb_out[11]_i_34_1 ),
        .O(\rgb_out[11]_i_68_n_0 ));
  LUT5 #(
    .INIT(32'hBEBB8288)) 
    \rgb_out[11]_i_69 
       (.I0(\rgb_out[11]_i_39_6 ),
        .I1(vcount_nxt[6]),
        .I2(\out[5]_i_13_n_0 ),
        .I3(hcount_timing__0),
        .I4(\rgb_out[11]_i_39_7 ),
        .O(\rgb_out[11]_i_69_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rgb_out[11]_i_6__0 
       (.I0(line_data[16]),
        .I1(line_data[18]),
        .I2(\rgb_out[11]_i_3__0_0 [1]),
        .I3(\rgb_out[11]_i_3__0 [0]),
        .I4(\rgb_out[11]_i_3__0_0 [0]),
        .I5(\rgb_out[11]_i_3__0 [1]),
        .O(\hcount_out_reg[2]_0 ));
  LUT5 #(
    .INIT(32'hBEBB8288)) 
    \rgb_out[11]_i_70 
       (.I0(\rgb_out[11]_i_39_4 ),
        .I1(vcount_nxt[6]),
        .I2(\out[5]_i_13_n_0 ),
        .I3(hcount_timing__0),
        .I4(\rgb_out[11]_i_39_5 ),
        .O(\rgb_out[11]_i_70_n_0 ));
  LUT5 #(
    .INIT(32'hBEBB8288)) 
    \rgb_out[11]_i_71 
       (.I0(\rgb_out[11]_i_39_2 ),
        .I1(vcount_nxt[6]),
        .I2(\out[5]_i_13_n_0 ),
        .I3(hcount_timing__0),
        .I4(\rgb_out[11]_i_39_3 ),
        .O(\rgb_out[11]_i_71_n_0 ));
  LUT5 #(
    .INIT(32'hBEBB8288)) 
    \rgb_out[11]_i_72 
       (.I0(\rgb_out[11]_i_39_0 ),
        .I1(vcount_nxt[6]),
        .I2(\out[5]_i_13_n_0 ),
        .I3(hcount_timing__0),
        .I4(\rgb_out[11]_i_39_1 ),
        .O(\rgb_out[11]_i_72_n_0 ));
  LUT5 #(
    .INIT(32'hBEBB8288)) 
    \rgb_out[11]_i_73 
       (.I0(\rgb_out[11]_i_40_0 ),
        .I1(vcount_nxt[6]),
        .I2(\out[5]_i_13_n_0 ),
        .I3(hcount_timing__0),
        .I4(\rgb_out[11]_i_40_1 ),
        .O(\rgb_out[11]_i_73_n_0 ));
  LUT6 #(
    .INIT(64'h0B8ADAC888898890)) 
    \rgb_out[11]_i_73__0 
       (.I0(\rgb_out_reg[11]_i_15 [3]),
        .I1(\rgb_out_reg[11]_i_15 [4]),
        .I2(\vcount_reg[4]_0 [2]),
        .I3(vcount[1]),
        .I4(\vcount_reg[4]_0 [0]),
        .I5(\vcount_reg[4]_0 [1]),
        .O(\rgb_out[11]_i_73__0_n_0 ));
  LUT6 #(
    .INIT(64'h0444F440044F4440)) 
    \rgb_out[11]_i_74 
       (.I0(\rgb_out_reg[11]_i_15 [3]),
        .I1(\rgb_out_reg[11]_i_15 [4]),
        .I2(\vcount_reg[4]_0 [2]),
        .I3(\vcount_reg[4]_0 [1]),
        .I4(\vcount_reg[4]_0 [0]),
        .I5(vcount[1]),
        .O(\rgb_out[11]_i_74_n_0 ));
  LUT6 #(
    .INIT(64'h0D00B000000F80D0)) 
    \rgb_out[11]_i_75 
       (.I0(\rgb_out_reg[11]_i_15 [3]),
        .I1(\rgb_out_reg[11]_i_15 [4]),
        .I2(\vcount_reg[4]_0 [2]),
        .I3(vcount[1]),
        .I4(\vcount_reg[4]_0 [0]),
        .I5(\vcount_reg[4]_0 [1]),
        .O(\rgb_out[11]_i_75_n_0 ));
  LUT6 #(
    .INIT(64'h0E005081180400E0)) 
    \rgb_out[11]_i_76 
       (.I0(\rgb_out_reg[11]_i_15 [3]),
        .I1(\rgb_out_reg[11]_i_15 [4]),
        .I2(\vcount_reg[4]_0 [2]),
        .I3(\vcount_reg[4]_0 [1]),
        .I4(\vcount_reg[4]_0 [0]),
        .I5(vcount[1]),
        .O(\rgb_out[11]_i_76_n_0 ));
  LUT6 #(
    .INIT(64'h00074505550F0500)) 
    \rgb_out[11]_i_83 
       (.I0(\rgb_out_reg[11]_i_15 [3]),
        .I1(vcount[1]),
        .I2(\rgb_out_reg[11]_i_15 [4]),
        .I3(\vcount_reg[4]_0 [2]),
        .I4(\vcount_reg[4]_0 [1]),
        .I5(\vcount_reg[4]_0 [0]),
        .O(\rgb_out[11]_i_83_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT5 #(
    .INIT(32'h0337B330)) 
    \rgb_out[11]_i_84 
       (.I0(vcount[1]),
        .I1(\rgb_out_reg[11]_i_15 [4]),
        .I2(\vcount_reg[4]_0 [2]),
        .I3(\vcount_reg[4]_0 [1]),
        .I4(\vcount_reg[4]_0 [0]),
        .O(\rgb_out[11]_i_84_n_0 ));
  LUT6 #(
    .INIT(64'h000F2F2FCF0FAF00)) 
    \rgb_out[11]_i_85 
       (.I0(\rgb_out_reg[11]_i_15 [4]),
        .I1(vcount[1]),
        .I2(\rgb_out_reg[11]_i_15 [3]),
        .I3(\vcount_reg[4]_0 [2]),
        .I4(\vcount_reg[4]_0 [1]),
        .I5(\vcount_reg[4]_0 [0]),
        .O(\rgb_out[11]_i_85_n_0 ));
  LUT6 #(
    .INIT(64'h0E445CC11CC444E0)) 
    \rgb_out[11]_i_86 
       (.I0(\rgb_out_reg[11]_i_15 [3]),
        .I1(\rgb_out_reg[11]_i_15 [4]),
        .I2(\vcount_reg[4]_0 [2]),
        .I3(\vcount_reg[4]_0 [1]),
        .I4(\vcount_reg[4]_0 [0]),
        .I5(vcount[1]),
        .O(\rgb_out[11]_i_86_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBFFFFB8880000)) 
    \rgb_out[11]_i_93 
       (.I0(\rgb_out[11]_i_202_n_0 ),
        .I1(\rgb_out_reg[11]_i_15 [1]),
        .I2(\rgb_out[11]_i_203_n_0 ),
        .I3(\rgb_out_reg[11]_i_15 [4]),
        .I4(\rgb_out_reg[11]_i_15 [3]),
        .I5(\vcount_reg[4]_3 ),
        .O(\rgb_out[11]_i_93_n_0 ));
  LUT6 #(
    .INIT(64'hAA00AA00AA00BF40)) 
    \rgb_out[3]_i_44 
       (.I0(\vcount[9]_i_3_n_0 ),
        .I1(vcount[0]),
        .I2(vcount[1]),
        .I3(\vcount_reg[4]_0 [0]),
        .I4(\vcount[7]_i_2_n_0 ),
        .I5(\vcount[7]_i_3_n_0 ),
        .O(\vcount_reg[0]_15 ));
  LUT5 #(
    .INIT(32'hF0F00110)) 
    \rgb_out[5]_i_44 
       (.I0(\vcount[7]_i_3_n_0 ),
        .I1(\vcount[7]_i_2_n_0 ),
        .I2(vcount[1]),
        .I3(vcount[0]),
        .I4(\vcount[9]_i_3_n_0 ),
        .O(\vcount_reg[1]_2 ));
  LUT6 #(
    .INIT(64'hAA00AA00AA00BF40)) 
    \rgb_out[7]_i_44 
       (.I0(\vcount[9]_i_3_n_0 ),
        .I1(vcount[0]),
        .I2(vcount[1]),
        .I3(\vcount_reg[4]_0 [0]),
        .I4(\vcount[7]_i_2_n_0 ),
        .I5(\vcount[7]_i_3_n_0 ),
        .O(\vcount_reg[0]_14 ));
  LUT5 #(
    .INIT(32'hF0F00110)) 
    \rgb_out[7]_i_45 
       (.I0(\vcount[7]_i_3_n_0 ),
        .I1(\vcount[7]_i_2_n_0 ),
        .I2(vcount[1]),
        .I3(vcount[0]),
        .I4(\vcount[9]_i_3_n_0 ),
        .O(\vcount_reg[1]_3 ));
  MUXF7 \rgb_out_reg[11]_i_10 
       (.I0(line_data[14]),
        .I1(line_data[12]),
        .O(\rgb_out_reg[11]_i_10_n_0 ),
        .S(\rgb_out[11]_i_3__0_0 [0]));
  MUXF7 \rgb_out_reg[11]_i_100 
       (.I0(\rgb_out[11]_i_214_n_0 ),
        .I1(\rgb_out[11]_i_215_n_0 ),
        .O(\out_reg[1]_1 ),
        .S(\rgb_out_reg[11]_i_15 [1]));
  MUXF7 \rgb_out_reg[11]_i_101 
       (.I0(\rgb_out[11]_i_216_n_0 ),
        .I1(\rgb_out[11]_i_217_n_0 ),
        .O(\rgb_out_reg[11]_i_101_n_0 ),
        .S(\rgb_out_reg[11]_i_15 [1]));
  MUXF7 \rgb_out_reg[11]_i_102 
       (.I0(\rgb_out[11]_i_218_n_0 ),
        .I1(\rgb_out[11]_i_219_n_0 ),
        .O(\rgb_out_reg[11]_i_102_n_0 ),
        .S(\rgb_out_reg[11]_i_15 [1]));
  MUXF7 \rgb_out_reg[11]_i_103 
       (.I0(\rgb_out[11]_i_220_n_0 ),
        .I1(\rgb_out[11]_i_221_n_0 ),
        .O(\rgb_out_reg[11]_i_103_n_0 ),
        .S(\rgb_out_reg[11]_i_15 [1]));
  MUXF7 \rgb_out_reg[11]_i_104 
       (.I0(\rgb_out[11]_i_222_n_0 ),
        .I1(\rgb_out[11]_i_223_n_0 ),
        .O(\rgb_out_reg[11]_i_104_n_0 ),
        .S(\rgb_out_reg[11]_i_15 [1]));
  MUXF7 \rgb_out_reg[11]_i_105 
       (.I0(\rgb_out[11]_i_224_n_0 ),
        .I1(\rgb_out[11]_i_225_n_0 ),
        .O(\rgb_out_reg[11]_i_105_n_0 ),
        .S(\rgb_out_reg[11]_i_15 [1]));
  MUXF7 \rgb_out_reg[11]_i_106 
       (.I0(\rgb_out[11]_i_226_n_0 ),
        .I1(\rgb_out[11]_i_227_n_0 ),
        .O(\rgb_out_reg[11]_i_106_n_0 ),
        .S(\rgb_out_reg[11]_i_15 [1]));
  MUXF7 \rgb_out_reg[11]_i_107 
       (.I0(\rgb_out[11]_i_228_n_0 ),
        .I1(\rgb_out[11]_i_229_n_0 ),
        .O(\rgb_out_reg[11]_i_107_n_0 ),
        .S(\rgb_out_reg[11]_i_15 [1]));
  MUXF7 \rgb_out_reg[11]_i_108 
       (.I0(\rgb_out[11]_i_230_n_0 ),
        .I1(\rgb_out[11]_i_231_n_0 ),
        .O(\rgb_out_reg[11]_i_108_n_0 ),
        .S(\rgb_out_reg[11]_i_15 [1]));
  MUXF7 \rgb_out_reg[11]_i_109 
       (.I0(\rgb_out[11]_i_232_n_0 ),
        .I1(\rgb_out[11]_i_233_n_0 ),
        .O(\rgb_out_reg[11]_i_109_n_0 ),
        .S(\rgb_out_reg[11]_i_15 [1]));
  MUXF7 \rgb_out_reg[11]_i_11 
       (.I0(line_data[10]),
        .I1(line_data[8]),
        .O(\rgb_out_reg[11]_i_11_n_0 ),
        .S(\rgb_out[11]_i_3__0_0 [0]));
  MUXF7 \rgb_out_reg[11]_i_110 
       (.I0(\rgb_out[11]_i_234_n_0 ),
        .I1(\rgb_out[11]_i_235_n_0 ),
        .O(\rgb_out_reg[11]_i_110_n_0 ),
        .S(\rgb_out_reg[11]_i_15 [1]));
  MUXF7 \rgb_out_reg[11]_i_119 
       (.I0(\rgb_out[11]_i_236_n_0 ),
        .I1(\rgb_out[11]_i_237_n_0 ),
        .O(\rgb_out_reg[11]_i_119_n_0 ),
        .S(\rgb_out_reg[11]_i_15 [1]));
  MUXF7 \rgb_out_reg[11]_i_12 
       (.I0(\rgb_out[11]_i_33_n_0 ),
        .I1(\rgb_out[11]_i_34_n_0 ),
        .O(\vcount_reg[9]_1 ),
        .S(block_addr[3]));
  MUXF7 \rgb_out_reg[11]_i_120 
       (.I0(\rgb_out[11]_i_238_n_0 ),
        .I1(\rgb_out[11]_i_239_n_0 ),
        .O(\rgb_out_reg[11]_i_120_n_0 ),
        .S(\rgb_out_reg[11]_i_15 [1]));
  MUXF7 \rgb_out_reg[11]_i_121 
       (.I0(\rgb_out[11]_i_240_n_0 ),
        .I1(\rgb_out[11]_i_241_n_0 ),
        .O(\rgb_out_reg[11]_i_121_n_0 ),
        .S(\rgb_out_reg[11]_i_15 [1]));
  MUXF7 \rgb_out_reg[11]_i_123 
       (.I0(\rgb_out[11]_i_242_n_0 ),
        .I1(\rgb_out[11]_i_243_n_0 ),
        .O(\rgb_out_reg[11]_i_123_n_0 ),
        .S(\rgb_out_reg[11]_i_15 [1]));
  MUXF7 \rgb_out_reg[11]_i_124 
       (.I0(\rgb_out[11]_i_244_n_0 ),
        .I1(\rgb_out[11]_i_245_n_0 ),
        .O(\rgb_out_reg[11]_i_124_n_0 ),
        .S(\rgb_out_reg[11]_i_15 [1]));
  MUXF7 \rgb_out_reg[11]_i_135 
       (.I0(\rgb_out[11]_i_249_n_0 ),
        .I1(\rgb_out[11]_i_250_n_0 ),
        .O(\rgb_out_reg[11]_i_135_n_0 ),
        .S(\rgb_out_reg[11]_i_15 [1]));
  MUXF7 \rgb_out_reg[11]_i_136 
       (.I0(\rgb_out[11]_i_251_n_0 ),
        .I1(\rgb_out[11]_i_252_n_0 ),
        .O(\rgb_out_reg[11]_i_136_n_0 ),
        .S(\rgb_out_reg[11]_i_15 [1]));
  MUXF7 \rgb_out_reg[11]_i_137 
       (.I0(\rgb_out[11]_i_253_n_0 ),
        .I1(\rgb_out[11]_i_254_n_0 ),
        .O(\rgb_out_reg[11]_i_137_n_0 ),
        .S(\rgb_out_reg[11]_i_15 [1]));
  MUXF7 \rgb_out_reg[11]_i_138 
       (.I0(\rgb_out[11]_i_255_n_0 ),
        .I1(\rgb_out[11]_i_256_n_0 ),
        .O(\rgb_out_reg[11]_i_138_n_0 ),
        .S(\rgb_out_reg[11]_i_15 [1]));
  MUXF7 \rgb_out_reg[11]_i_139 
       (.I0(\rgb_out[11]_i_257_n_0 ),
        .I1(\rgb_out[11]_i_258_n_0 ),
        .O(\rgb_out_reg[11]_i_139_n_0 ),
        .S(\rgb_out_reg[11]_i_15 [1]));
  MUXF7 \rgb_out_reg[11]_i_14 
       (.I0(\rgb_out[11]_i_39_n_0 ),
        .I1(\rgb_out[11]_i_40_n_0 ),
        .O(\vcount_reg[9]_0 ),
        .S(block_addr[3]));
  MUXF7 \rgb_out_reg[11]_i_140 
       (.I0(\rgb_out[11]_i_259_n_0 ),
        .I1(\rgb_out[11]_i_260_n_0 ),
        .O(\rgb_out_reg[11]_i_140_n_0 ),
        .S(\rgb_out_reg[11]_i_15 [1]));
  MUXF7 \rgb_out_reg[11]_i_141 
       (.I0(\rgb_out[11]_i_261_n_0 ),
        .I1(\rgb_out[11]_i_262_n_0 ),
        .O(\rgb_out_reg[11]_i_141_n_0 ),
        .S(\rgb_out_reg[11]_i_15 [1]));
  MUXF7 \rgb_out_reg[11]_i_142 
       (.I0(\rgb_out[11]_i_263_n_0 ),
        .I1(\rgb_out[11]_i_264_n_0 ),
        .O(\rgb_out_reg[11]_i_142_n_0 ),
        .S(\rgb_out_reg[11]_i_15 [1]));
  MUXF7 \rgb_out_reg[11]_i_143 
       (.I0(\rgb_out[11]_i_265_n_0 ),
        .I1(\rgb_out[11]_i_266_n_0 ),
        .O(\rgb_out_reg[11]_i_143_n_0 ),
        .S(\rgb_out_reg[11]_i_15 [1]));
  MUXF7 \rgb_out_reg[11]_i_144 
       (.I0(\rgb_out[11]_i_267_n_0 ),
        .I1(\rgb_out[11]_i_268_n_0 ),
        .O(\rgb_out_reg[11]_i_144_n_0 ),
        .S(\rgb_out_reg[11]_i_15 [1]));
  MUXF7 \rgb_out_reg[11]_i_145 
       (.I0(\rgb_out[11]_i_269_n_0 ),
        .I1(\rgb_out[11]_i_270_n_0 ),
        .O(\rgb_out_reg[11]_i_145_n_0 ),
        .S(\rgb_out_reg[11]_i_15 [1]));
  MUXF7 \rgb_out_reg[11]_i_146 
       (.I0(\rgb_out[11]_i_271_n_0 ),
        .I1(\rgb_out[11]_i_272_n_0 ),
        .O(\rgb_out_reg[11]_i_146_n_0 ),
        .S(\rgb_out_reg[11]_i_15 [1]));
  MUXF7 \rgb_out_reg[11]_i_147 
       (.I0(\rgb_out[11]_i_273_n_0 ),
        .I1(\rgb_out[11]_i_274_n_0 ),
        .O(\rgb_out_reg[11]_i_147_n_0 ),
        .S(\rgb_out_reg[11]_i_15 [1]));
  MUXF7 \rgb_out_reg[11]_i_148 
       (.I0(\rgb_out[11]_i_275_n_0 ),
        .I1(\rgb_out[11]_i_276_n_0 ),
        .O(\rgb_out_reg[11]_i_148_n_0 ),
        .S(\rgb_out_reg[11]_i_15 [1]));
  MUXF7 \rgb_out_reg[11]_i_149 
       (.I0(\rgb_out[11]_i_277_n_0 ),
        .I1(\rgb_out[11]_i_278_n_0 ),
        .O(\rgb_out_reg[11]_i_149_n_0 ),
        .S(\rgb_out_reg[11]_i_15 [1]));
  MUXF7 \rgb_out_reg[11]_i_150 
       (.I0(\rgb_out[11]_i_279_n_0 ),
        .I1(\rgb_out[11]_i_280_n_0 ),
        .O(\rgb_out_reg[11]_i_150_n_0 ),
        .S(\rgb_out_reg[11]_i_15 [1]));
  MUXF7 \rgb_out_reg[11]_i_151 
       (.I0(\rgb_out[11]_i_281_n_0 ),
        .I1(\rgb_out[11]_i_282_n_0 ),
        .O(\rgb_out_reg[11]_i_151_n_0 ),
        .S(\rgb_out_reg[11]_i_15 [1]));
  MUXF7 \rgb_out_reg[11]_i_152 
       (.I0(\rgb_out[11]_i_283_n_0 ),
        .I1(\rgb_out[11]_i_284_n_0 ),
        .O(\rgb_out_reg[11]_i_152_n_0 ),
        .S(\rgb_out_reg[11]_i_15 [1]));
  MUXF7 \rgb_out_reg[11]_i_153 
       (.I0(\rgb_out[11]_i_285_n_0 ),
        .I1(\rgb_out[11]_i_286_n_0 ),
        .O(\rgb_out_reg[11]_i_153_n_0 ),
        .S(\rgb_out_reg[11]_i_15 [1]));
  MUXF7 \rgb_out_reg[11]_i_154 
       (.I0(\rgb_out[11]_i_287_n_0 ),
        .I1(\rgb_out[11]_i_288_n_0 ),
        .O(\rgb_out_reg[11]_i_154_n_0 ),
        .S(\rgb_out_reg[11]_i_15 [1]));
  MUXF7 \rgb_out_reg[11]_i_155 
       (.I0(\rgb_out[11]_i_289_n_0 ),
        .I1(\rgb_out[11]_i_290_n_0 ),
        .O(\rgb_out_reg[11]_i_155_n_0 ),
        .S(\rgb_out_reg[11]_i_15 [1]));
  MUXF7 \rgb_out_reg[11]_i_156 
       (.I0(\rgb_out[11]_i_291_n_0 ),
        .I1(\rgb_out[11]_i_292_n_0 ),
        .O(\rgb_out_reg[11]_i_156_n_0 ),
        .S(\rgb_out_reg[11]_i_15 [1]));
  MUXF7 \rgb_out_reg[11]_i_161 
       (.I0(\rgb_out[11]_i_293_n_0 ),
        .I1(\rgb_out[11]_i_294_n_0 ),
        .O(\rgb_out_reg[11]_i_161_n_0 ),
        .S(\rgb_out_reg[11]_i_15 [1]));
  MUXF7 \rgb_out_reg[11]_i_162 
       (.I0(\rgb_out[11]_i_295_n_0 ),
        .I1(\rgb_out[11]_i_296_n_0 ),
        .O(\rgb_out_reg[11]_i_162_n_0 ),
        .S(\rgb_out_reg[11]_i_15 [1]));
  MUXF7 \rgb_out_reg[11]_i_163 
       (.I0(\rgb_out[11]_i_297_n_0 ),
        .I1(\rgb_out[11]_i_298_n_0 ),
        .O(\rgb_out_reg[11]_i_163_n_0 ),
        .S(\rgb_out_reg[11]_i_15 [1]));
  MUXF7 \rgb_out_reg[11]_i_164 
       (.I0(\rgb_out[11]_i_299_n_0 ),
        .I1(\rgb_out[11]_i_300_n_0 ),
        .O(\rgb_out_reg[11]_i_164_n_0 ),
        .S(\rgb_out_reg[11]_i_15 [1]));
  MUXF7 \rgb_out_reg[11]_i_165 
       (.I0(\rgb_out[11]_i_301_n_0 ),
        .I1(\rgb_out[11]_i_302_n_0 ),
        .O(\rgb_out_reg[11]_i_165_n_0 ),
        .S(\rgb_out_reg[11]_i_15 [1]));
  MUXF7 \rgb_out_reg[11]_i_166 
       (.I0(\rgb_out[11]_i_303_n_0 ),
        .I1(\rgb_out[11]_i_304_n_0 ),
        .O(\rgb_out_reg[11]_i_166_n_0 ),
        .S(\rgb_out_reg[11]_i_15 [1]));
  MUXF7 \rgb_out_reg[11]_i_167 
       (.I0(\rgb_out[11]_i_305_n_0 ),
        .I1(\rgb_out[11]_i_306_n_0 ),
        .O(\rgb_out_reg[11]_i_167_n_0 ),
        .S(\rgb_out_reg[11]_i_15 [1]));
  MUXF7 \rgb_out_reg[11]_i_168 
       (.I0(\rgb_out[11]_i_307_n_0 ),
        .I1(\rgb_out[11]_i_308_n_0 ),
        .O(\rgb_out_reg[11]_i_168_n_0 ),
        .S(\rgb_out_reg[11]_i_15 [1]));
  MUXF8 \rgb_out_reg[11]_i_27 
       (.I0(\rgb_out_reg[11]_i_69_n_0 ),
        .I1(\rgb_out_reg[11]_i_70_n_0 ),
        .O(\rgb_out_reg[11]_i_27_n_0 ),
        .S(\rgb_out_reg[11]_i_15 [2]));
  MUXF8 \rgb_out_reg[11]_i_28 
       (.I0(\rgb_out_reg[11]_i_71_n_0 ),
        .I1(\rgb_out_reg[11]_i_72_n_0 ),
        .O(\rgb_out_reg[11]_i_28_n_0 ),
        .S(\rgb_out_reg[11]_i_15 [2]));
  MUXF8 \rgb_out_reg[11]_i_30 
       (.I0(\rgb_out_reg[11]_i_77_n_0 ),
        .I1(\rgb_out_reg[11]_i_78_n_0 ),
        .O(\rgb_out_reg[11]_i_30_n_0 ),
        .S(\rgb_out_reg[11]_i_15 [2]));
  MUXF8 \rgb_out_reg[11]_i_31 
       (.I0(\rgb_out_reg[11]_i_79_n_0 ),
        .I1(\rgb_out_reg[11]_i_80_n_0 ),
        .O(\rgb_out_reg[11]_i_31_n_0 ),
        .S(\rgb_out_reg[11]_i_15 [2]));
  MUXF8 \rgb_out_reg[11]_i_32 
       (.I0(\rgb_out_reg[11]_i_81_n_0 ),
        .I1(\rgb_out_reg[11]_i_82_n_0 ),
        .O(\rgb_out_reg[11]_i_32_n_0 ),
        .S(\rgb_out_reg[11]_i_15 [2]));
  MUXF8 \rgb_out_reg[11]_i_34 
       (.I0(\rgb_out_reg[11]_i_87_n_0 ),
        .I1(\rgb_out_reg[11]_i_88_n_0 ),
        .O(\rgb_out_reg[11]_i_34_n_0 ),
        .S(\rgb_out_reg[11]_i_15 [2]));
  MUXF8 \rgb_out_reg[11]_i_39 
       (.I0(\rgb_out_reg[11]_i_105_n_0 ),
        .I1(\rgb_out_reg[11]_i_106_n_0 ),
        .O(\rgb_out_reg[11]_i_39_n_0 ),
        .S(\rgb_out_reg[11]_i_15 [2]));
  MUXF8 \rgb_out_reg[11]_i_40 
       (.I0(\rgb_out_reg[11]_i_107_n_0 ),
        .I1(\rgb_out_reg[11]_i_108_n_0 ),
        .O(\rgb_out_reg[11]_i_40_n_0 ),
        .S(\rgb_out_reg[11]_i_15 [2]));
  MUXF8 \rgb_out_reg[11]_i_41 
       (.I0(\rgb_out_reg[11]_i_109_n_0 ),
        .I1(\rgb_out_reg[11]_i_110_n_0 ),
        .O(\rgb_out_reg[11]_i_41_n_0 ),
        .S(\rgb_out_reg[11]_i_15 [2]));
  MUXF8 \rgb_out_reg[11]_i_45 
       (.I0(\rgb_out_reg[11]_i_119_n_0 ),
        .I1(\rgb_out_reg[11]_i_120_n_0 ),
        .O(\rgb_out_reg[11]_i_45_n_0 ),
        .S(\rgb_out_reg[11]_i_15 [2]));
  MUXF8 \rgb_out_reg[11]_i_47 
       (.I0(\rgb_out_reg[11]_i_123_n_0 ),
        .I1(\rgb_out_reg[11]_i_124_n_0 ),
        .O(\rgb_out_reg[11]_i_47_n_0 ),
        .S(\rgb_out_reg[11]_i_15 [2]));
  MUXF8 \rgb_out_reg[11]_i_5 
       (.I0(\rgb_out_reg[11]_i_10_n_0 ),
        .I1(\rgb_out_reg[11]_i_11_n_0 ),
        .O(\hcount_out_reg[2] ),
        .S(\rgb_out[11]_i_3__0_0 [1]));
  MUXF7 \rgb_out_reg[11]_i_51 
       (.I0(\rgb_out[11]_i_132_n_0 ),
        .I1(\rgb_out[11]_i_133_n_0 ),
        .O(\out_reg[2] ),
        .S(\rgb_out_reg[11]_i_15 [2]));
  MUXF8 \rgb_out_reg[11]_i_53 
       (.I0(\rgb_out_reg[11]_i_135_n_0 ),
        .I1(\rgb_out_reg[11]_i_136_n_0 ),
        .O(\rgb_out_reg[11]_i_53_n_0 ),
        .S(\rgb_out_reg[11]_i_15 [2]));
  MUXF8 \rgb_out_reg[11]_i_54 
       (.I0(\rgb_out_reg[11]_i_137_n_0 ),
        .I1(\rgb_out_reg[11]_i_138_n_0 ),
        .O(\rgb_out_reg[11]_i_54_n_0 ),
        .S(\rgb_out_reg[11]_i_15 [2]));
  MUXF8 \rgb_out_reg[11]_i_55 
       (.I0(\rgb_out_reg[11]_i_139_n_0 ),
        .I1(\rgb_out_reg[11]_i_140_n_0 ),
        .O(\rgb_out_reg[11]_i_55_n_0 ),
        .S(\rgb_out_reg[11]_i_15 [2]));
  MUXF8 \rgb_out_reg[11]_i_56 
       (.I0(\rgb_out_reg[11]_i_141_n_0 ),
        .I1(\rgb_out_reg[11]_i_142_n_0 ),
        .O(\rgb_out_reg[11]_i_56_n_0 ),
        .S(\rgb_out_reg[11]_i_15 [2]));
  MUXF8 \rgb_out_reg[11]_i_57 
       (.I0(\rgb_out_reg[11]_i_143_n_0 ),
        .I1(\rgb_out_reg[11]_i_144_n_0 ),
        .O(\rgb_out_reg[11]_i_57_n_0 ),
        .S(\rgb_out_reg[11]_i_15 [2]));
  MUXF8 \rgb_out_reg[11]_i_58 
       (.I0(\rgb_out_reg[11]_i_145_n_0 ),
        .I1(\rgb_out_reg[11]_i_146_n_0 ),
        .O(\rgb_out_reg[11]_i_58_n_0 ),
        .S(\rgb_out_reg[11]_i_15 [2]));
  MUXF8 \rgb_out_reg[11]_i_59 
       (.I0(\rgb_out_reg[11]_i_147_n_0 ),
        .I1(\rgb_out_reg[11]_i_148_n_0 ),
        .O(\rgb_out_reg[11]_i_59_n_0 ),
        .S(\rgb_out_reg[11]_i_15 [2]));
  MUXF8 \rgb_out_reg[11]_i_60 
       (.I0(\rgb_out_reg[11]_i_149_n_0 ),
        .I1(\rgb_out_reg[11]_i_150_n_0 ),
        .O(\rgb_out_reg[11]_i_60_n_0 ),
        .S(\rgb_out_reg[11]_i_15 [2]));
  MUXF8 \rgb_out_reg[11]_i_61 
       (.I0(\rgb_out_reg[11]_i_151_n_0 ),
        .I1(\rgb_out_reg[11]_i_152_n_0 ),
        .O(\rgb_out_reg[11]_i_61_n_0 ),
        .S(\rgb_out_reg[11]_i_15 [2]));
  MUXF8 \rgb_out_reg[11]_i_62 
       (.I0(\rgb_out_reg[11]_i_153_n_0 ),
        .I1(\rgb_out_reg[11]_i_154_n_0 ),
        .O(\rgb_out_reg[11]_i_62_n_0 ),
        .S(\rgb_out_reg[11]_i_15 [2]));
  MUXF8 \rgb_out_reg[11]_i_63 
       (.I0(\rgb_out_reg[11]_i_155_n_0 ),
        .I1(\rgb_out_reg[11]_i_156_n_0 ),
        .O(\rgb_out_reg[11]_i_63_n_0 ),
        .S(\rgb_out_reg[11]_i_15 [2]));
  MUXF8 \rgb_out_reg[11]_i_65 
       (.I0(\rgb_out_reg[11]_i_161_n_0 ),
        .I1(\rgb_out_reg[11]_i_162_n_0 ),
        .O(\rgb_out_reg[11]_i_65_n_0 ),
        .S(\rgb_out_reg[11]_i_15 [2]));
  MUXF8 \rgb_out_reg[11]_i_66 
       (.I0(\rgb_out_reg[11]_i_163_n_0 ),
        .I1(\rgb_out_reg[11]_i_164_n_0 ),
        .O(\rgb_out_reg[11]_i_66_n_0 ),
        .S(\rgb_out_reg[11]_i_15 [2]));
  MUXF8 \rgb_out_reg[11]_i_67 
       (.I0(\rgb_out_reg[11]_i_165_n_0 ),
        .I1(\rgb_out_reg[11]_i_166_n_0 ),
        .O(\rgb_out_reg[11]_i_67_n_0 ),
        .S(\rgb_out_reg[11]_i_15 [2]));
  MUXF8 \rgb_out_reg[11]_i_68 
       (.I0(\rgb_out_reg[11]_i_167_n_0 ),
        .I1(\rgb_out_reg[11]_i_168_n_0 ),
        .O(\rgb_out_reg[11]_i_68_n_0 ),
        .S(\rgb_out_reg[11]_i_15 [2]));
  MUXF7 \rgb_out_reg[11]_i_69 
       (.I0(\rgb_out[11]_i_169_n_0 ),
        .I1(\rgb_out[11]_i_170_n_0 ),
        .O(\rgb_out_reg[11]_i_69_n_0 ),
        .S(\rgb_out_reg[11]_i_15 [1]));
  MUXF7 \rgb_out_reg[11]_i_70 
       (.I0(\rgb_out[11]_i_171_n_0 ),
        .I1(\rgb_out[11]_i_172_n_0 ),
        .O(\rgb_out_reg[11]_i_70_n_0 ),
        .S(\rgb_out_reg[11]_i_15 [1]));
  MUXF7 \rgb_out_reg[11]_i_71 
       (.I0(\rgb_out[11]_i_173_n_0 ),
        .I1(\rgb_out[11]_i_174_n_0 ),
        .O(\rgb_out_reg[11]_i_71_n_0 ),
        .S(\rgb_out_reg[11]_i_15 [1]));
  MUXF7 \rgb_out_reg[11]_i_72 
       (.I0(\rgb_out[11]_i_175_n_0 ),
        .I1(\rgb_out[11]_i_176_n_0 ),
        .O(\rgb_out_reg[11]_i_72_n_0 ),
        .S(\rgb_out_reg[11]_i_15 [1]));
  MUXF7 \rgb_out_reg[11]_i_77 
       (.I0(\rgb_out[11]_i_177_n_0 ),
        .I1(\rgb_out[11]_i_178_n_0 ),
        .O(\rgb_out_reg[11]_i_77_n_0 ),
        .S(\rgb_out_reg[11]_i_15 [1]));
  MUXF7 \rgb_out_reg[11]_i_78 
       (.I0(\rgb_out[11]_i_179_n_0 ),
        .I1(\rgb_out[11]_i_180_n_0 ),
        .O(\rgb_out_reg[11]_i_78_n_0 ),
        .S(\rgb_out_reg[11]_i_15 [1]));
  MUXF7 \rgb_out_reg[11]_i_79 
       (.I0(\rgb_out[11]_i_181_n_0 ),
        .I1(\rgb_out[11]_i_182_n_0 ),
        .O(\rgb_out_reg[11]_i_79_n_0 ),
        .S(\rgb_out_reg[11]_i_15 [1]));
  MUXF7 \rgb_out_reg[11]_i_80 
       (.I0(\rgb_out[11]_i_183_n_0 ),
        .I1(\rgb_out[11]_i_184_n_0 ),
        .O(\rgb_out_reg[11]_i_80_n_0 ),
        .S(\rgb_out_reg[11]_i_15 [1]));
  MUXF7 \rgb_out_reg[11]_i_81 
       (.I0(\rgb_out[11]_i_185_n_0 ),
        .I1(\rgb_out[11]_i_186_n_0 ),
        .O(\rgb_out_reg[11]_i_81_n_0 ),
        .S(\rgb_out_reg[11]_i_15 [1]));
  MUXF7 \rgb_out_reg[11]_i_82 
       (.I0(\rgb_out[11]_i_187_n_0 ),
        .I1(\rgb_out[11]_i_188_n_0 ),
        .O(\rgb_out_reg[11]_i_82_n_0 ),
        .S(\rgb_out_reg[11]_i_15 [1]));
  MUXF7 \rgb_out_reg[11]_i_87 
       (.I0(\rgb_out[11]_i_189_n_0 ),
        .I1(\rgb_out[11]_i_190_n_0 ),
        .O(\rgb_out_reg[11]_i_87_n_0 ),
        .S(\rgb_out_reg[11]_i_15 [1]));
  MUXF7 \rgb_out_reg[11]_i_88 
       (.I0(\rgb_out[11]_i_191_n_0 ),
        .I1(\rgb_out[11]_i_192_n_0 ),
        .O(\rgb_out_reg[11]_i_88_n_0 ),
        .S(\rgb_out_reg[11]_i_15 [1]));
  MUXF7 \rgb_out_reg[11]_i_90 
       (.I0(\rgb_out[11]_i_196_n_0 ),
        .I1(\rgb_out[11]_i_197_n_0 ),
        .O(\out_reg[1] ),
        .S(\rgb_out_reg[11]_i_15 [1]));
  MUXF7 \rgb_out_reg[11]_i_91 
       (.I0(\rgb_out[11]_i_198_n_0 ),
        .I1(\rgb_out[11]_i_199_n_0 ),
        .O(\out_reg[1]_0 ),
        .S(\rgb_out_reg[11]_i_15 [1]));
  MUXF7 \rgb_out_reg[11]_i_92 
       (.I0(\rgb_out[11]_i_200_n_0 ),
        .I1(\rgb_out[11]_i_201_n_0 ),
        .O(\out_reg[1]_3 ),
        .S(\rgb_out_reg[11]_i_15 [1]));
  MUXF7 \rgb_out_reg[11]_i_94 
       (.I0(\rgb_out[11]_i_204_n_0 ),
        .I1(\rgb_out[11]_i_205_n_0 ),
        .O(\rgb_out_reg[11]_i_94_n_0 ),
        .S(\rgb_out_reg[11]_i_15 [1]));
  MUXF7 \rgb_out_reg[11]_i_95 
       (.I0(\rgb_out[11]_i_206_n_0 ),
        .I1(\rgb_out[11]_i_207_n_0 ),
        .O(\rgb_out_reg[11]_i_95_n_0 ),
        .S(\rgb_out_reg[11]_i_15 [1]));
  MUXF7 \rgb_out_reg[11]_i_96 
       (.I0(\rgb_out[11]_i_208_n_0 ),
        .I1(\rgb_out[11]_i_209_n_0 ),
        .O(\rgb_out_reg[11]_i_96_n_0 ),
        .S(\rgb_out_reg[11]_i_15 [1]));
  MUXF7 \rgb_out_reg[11]_i_98 
       (.I0(\rgb_out[11]_i_210_n_0 ),
        .I1(\rgb_out[11]_i_211_n_0 ),
        .O(\out_reg[1]_4 ),
        .S(\rgb_out_reg[11]_i_15 [1]));
  MUXF7 \rgb_out_reg[11]_i_99 
       (.I0(\rgb_out[11]_i_212_n_0 ),
        .I1(\rgb_out[11]_i_213_n_0 ),
        .O(\out_reg[1]_2 ),
        .S(\rgb_out_reg[11]_i_15 [1]));
  LUT3 #(
    .INIT(8'h89)) 
    texture_data_reg_0_63_0_2_i_2
       (.I0(\vcount[9]_i_3_n_0 ),
        .I1(vcount[0]),
        .I2(\vcount[9]_i_2_n_0 ),
        .O(ADDRC[4]));
  LUT3 #(
    .INIT(8'h89)) 
    texture_data_reg_0_63_3_5_i_1
       (.I0(\vcount[9]_i_3_n_0 ),
        .I1(vcount[0]),
        .I2(\vcount[9]_i_2_n_0 ),
        .O(\vcount_reg[0]_2 [4]));
  LUT3 #(
    .INIT(8'h89)) 
    texture_data_reg_0_63_6_8_i_1
       (.I0(\vcount[9]_i_3_n_0 ),
        .I1(vcount[0]),
        .I2(\vcount[9]_i_2_n_0 ),
        .O(\vcount_reg[0]_0 [4]));
  LUT3 #(
    .INIT(8'h89)) 
    texture_data_reg_0_63_9_11_i_1
       (.I0(\vcount[9]_i_3_n_0 ),
        .I1(vcount[0]),
        .I2(\vcount[9]_i_2_n_0 ),
        .O(\vcount_reg[0]_9 [3]));
  LUT3 #(
    .INIT(8'h89)) 
    texture_data_reg_2048_2111_0_2_i_2
       (.I0(\vcount[9]_i_3_n_0 ),
        .I1(vcount[0]),
        .I2(\vcount[9]_i_2_n_0 ),
        .O(\vcount_reg[4]_1 [0]));
  LUT3 #(
    .INIT(8'h89)) 
    texture_data_reg_2048_2111_3_5_i_1
       (.I0(\vcount[9]_i_3_n_0 ),
        .I1(vcount[0]),
        .I2(\vcount[9]_i_2_n_0 ),
        .O(\vcount_reg[0]_11 [2]));
  LUT3 #(
    .INIT(8'h89)) 
    texture_data_reg_2048_2111_6_8_i_1
       (.I0(\vcount[9]_i_3_n_0 ),
        .I1(vcount[0]),
        .I2(\vcount[9]_i_2_n_0 ),
        .O(\vcount_reg[0]_10 [2]));
  LUT3 #(
    .INIT(8'h89)) 
    texture_data_reg_2048_2111_9_11_i_1
       (.I0(\vcount[9]_i_3_n_0 ),
        .I1(vcount[0]),
        .I2(\vcount[9]_i_2_n_0 ),
        .O(\vcount_reg[0]_8 [4]));
  LUT3 #(
    .INIT(8'h89)) 
    texture_data_reg_4096_4159_0_2_i_2
       (.I0(\vcount[9]_i_3_n_0 ),
        .I1(vcount[0]),
        .I2(\vcount[9]_i_2_n_0 ),
        .O(\vcount_reg[0]_5 [4]));
  LUT3 #(
    .INIT(8'h89)) 
    texture_data_reg_4096_4159_3_5_i_1
       (.I0(\vcount[9]_i_3_n_0 ),
        .I1(vcount[0]),
        .I2(\vcount[9]_i_2_n_0 ),
        .O(\vcount_reg[0]_4 [4]));
  LUT3 #(
    .INIT(8'h89)) 
    texture_data_reg_4096_4159_6_8_i_1
       (.I0(\vcount[9]_i_3_n_0 ),
        .I1(vcount[0]),
        .I2(\vcount[9]_i_2_n_0 ),
        .O(\vcount_reg[0]_13 ));
  LUT3 #(
    .INIT(8'h89)) 
    texture_data_reg_4096_4159_9_11_i_1
       (.I0(\vcount[9]_i_3_n_0 ),
        .I1(vcount[0]),
        .I2(\vcount[9]_i_2_n_0 ),
        .O(\vcount_reg[0]_7 [4]));
  LUT3 #(
    .INIT(8'h89)) 
    texture_data_reg_6144_6207_0_2_i_2
       (.I0(\vcount[9]_i_3_n_0 ),
        .I1(vcount[0]),
        .I2(\vcount[9]_i_2_n_0 ),
        .O(\vcount_reg[0]_12 ));
  LUT3 #(
    .INIT(8'h89)) 
    texture_data_reg_6144_6207_3_5_i_1
       (.I0(\vcount[9]_i_3_n_0 ),
        .I1(vcount[0]),
        .I2(\vcount[9]_i_2_n_0 ),
        .O(\vcount_reg[0]_3 [4]));
  LUT3 #(
    .INIT(8'h89)) 
    texture_data_reg_6144_6207_6_8_i_1
       (.I0(\vcount[9]_i_3_n_0 ),
        .I1(vcount[0]),
        .I2(\vcount[9]_i_2_n_0 ),
        .O(\vcount_reg[0]_1 [3]));
  LUT3 #(
    .INIT(8'h89)) 
    texture_data_reg_6144_6207_9_11_i_1
       (.I0(\vcount[9]_i_3_n_0 ),
        .I1(vcount[0]),
        .I2(\vcount[9]_i_2_n_0 ),
        .O(\vcount_reg[0]_6 [3]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'h08)) 
    vblank_out_i_1
       (.I0(vcount[9]),
        .I1(vcount[8]),
        .I2(\vcount[9]_i_2_n_0 ),
        .O(vblank_nxt));
  FDRE vblank_out_reg
       (.C(vga_clk),
        .CE(1'b1),
        .D(vblank_nxt),
        .Q(vblank_timing),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \vcount[0]_i_1 
       (.I0(vcount[0]),
        .O(\vcount[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h2222222A2A2A2A2A)) 
    \vcount[10]_i_1 
       (.I0(vcount[10]),
        .I1(hcount_timing__0),
        .I2(Q[9]),
        .I3(Q[6]),
        .I4(Q[7]),
        .I5(Q[8]),
        .O(vcount_nxt[10]));
  LUT5 #(
    .INIT(32'hF0F00110)) 
    \vcount[1]_i_1 
       (.I0(\vcount[7]_i_3_n_0 ),
        .I1(\vcount[7]_i_2_n_0 ),
        .I2(vcount[1]),
        .I3(vcount[0]),
        .I4(\vcount[9]_i_3_n_0 ),
        .O(D));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \vcount[2]_i_1 
       (.I0(\vcount_reg[4]_0 [0]),
        .I1(vcount[1]),
        .I2(vcount[0]),
        .O(\vcount[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \vcount[3]_i_1 
       (.I0(\vcount_reg[4]_0 [1]),
        .I1(\vcount_reg[4]_0 [0]),
        .I2(vcount[0]),
        .I3(vcount[1]),
        .O(\vcount[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA888000000000)) 
    \vcount[4]_i_1 
       (.I0(\vcount[9]_i_2_n_0 ),
        .I1(Q[8]),
        .I2(Q[7]),
        .I3(Q[6]),
        .I4(Q[9]),
        .I5(hcount_timing__0),
        .O(\vcount[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAA88888)) 
    \vcount[4]_i_2 
       (.I0(hcount_timing__0),
        .I1(Q[9]),
        .I2(Q[6]),
        .I3(Q[7]),
        .I4(Q[8]),
        .O(clear));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \vcount[4]_i_3 
       (.I0(vcount[1]),
        .I1(vcount[0]),
        .I2(\vcount_reg[4]_0 [0]),
        .I3(\vcount_reg[4]_0 [1]),
        .I4(\vcount_reg[4]_0 [2]),
        .O(\vcount[4]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hF202)) 
    \vcount[5]_i_1 
       (.I0(\vcount[5]_i_2_n_0 ),
        .I1(\vcount[9]_i_2_n_0 ),
        .I2(\vcount[9]_i_3_n_0 ),
        .I3(vcount[5]),
        .O(vcount_nxt[5]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \vcount[5]_i_2 
       (.I0(vcount[5]),
        .I1(\vcount_reg[4]_0 [1]),
        .I2(\vcount_reg[4]_0 [0]),
        .I3(vcount[0]),
        .I4(vcount[1]),
        .I5(\vcount_reg[4]_0 [2]),
        .O(\vcount[5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0A0B4)) 
    \vcount[6]_i_1 
       (.I0(\vcount[9]_i_3_n_0 ),
        .I1(\vcount[8]_i_2_n_0 ),
        .I2(vcount[6]),
        .I3(\vcount[7]_i_2_n_0 ),
        .I4(\vcount[7]_i_3_n_0 ),
        .O(vcount_nxt[6]));
  LUT6 #(
    .INIT(64'hAA00AA00AA00BF40)) 
    \vcount[7]_i_1 
       (.I0(\vcount[9]_i_3_n_0 ),
        .I1(vcount[6]),
        .I2(\vcount[8]_i_2_n_0 ),
        .I3(vcount[7]),
        .I4(\vcount[7]_i_2_n_0 ),
        .I5(\vcount[7]_i_3_n_0 ),
        .O(vcount_nxt[7]));
  LUT6 #(
    .INIT(64'hEAAAAAAAAAAAAAAA)) 
    \vcount[7]_i_2 
       (.I0(vcount[10]),
        .I1(vcount[8]),
        .I2(vcount[6]),
        .I3(\vcount[8]_i_2_n_0 ),
        .I4(vcount[7]),
        .I5(vcount[9]),
        .O(\vcount[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4888888808888880)) 
    \vcount[7]_i_3 
       (.I0(vcount[8]),
        .I1(vcount[9]),
        .I2(vcount[7]),
        .I3(vcount[6]),
        .I4(\vcount[8]_i_2_n_0 ),
        .I5(\vcount[7]_i_4_n_0 ),
        .O(\vcount[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h2AAAAAAAAAAAA800)) 
    \vcount[7]_i_4 
       (.I0(vcount[5]),
        .I1(vcount[1]),
        .I2(vcount[0]),
        .I3(\vcount_reg[4]_0 [0]),
        .I4(\vcount_reg[4]_0 [1]),
        .I5(\vcount_reg[4]_0 [2]),
        .O(\vcount[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF000015554000)) 
    \vcount[8]_i_1 
       (.I0(\vcount[9]_i_2_n_0 ),
        .I1(vcount[7]),
        .I2(\vcount[8]_i_2_n_0 ),
        .I3(vcount[6]),
        .I4(vcount[8]),
        .I5(\vcount[9]_i_3_n_0 ),
        .O(vcount_nxt[8]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \vcount[8]_i_2 
       (.I0(vcount[5]),
        .I1(\vcount_reg[4]_0 [1]),
        .I2(\vcount_reg[4]_0 [0]),
        .I3(vcount[0]),
        .I4(vcount[1]),
        .I5(\vcount_reg[4]_0 [2]),
        .O(\vcount[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hDDDDDDDD00100000)) 
    \vcount[9]_i_1 
       (.I0(\vcount[9]_i_2_n_0 ),
        .I1(\vcount[9]_i_3_n_0 ),
        .I2(vcount[7]),
        .I3(\vcount[9]_i_4_n_0 ),
        .I4(vcount[8]),
        .I5(vcount[9]),
        .O(vcount_nxt[9]));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAEAAAAA)) 
    \vcount[9]_i_2 
       (.I0(\vcount[7]_i_3_n_0 ),
        .I1(vcount[9]),
        .I2(vcount[7]),
        .I3(\vcount[9]_i_4_n_0 ),
        .I4(vcount[8]),
        .I5(vcount[10]),
        .O(\vcount[9]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0057FFFF)) 
    \vcount[9]_i_3 
       (.I0(Q[8]),
        .I1(Q[7]),
        .I2(Q[6]),
        .I3(Q[9]),
        .I4(hcount_timing__0),
        .O(\vcount[9]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hF7FFFFFFFFFFFFFF)) 
    \vcount[9]_i_4 
       (.I0(vcount[6]),
        .I1(\vcount_reg[4]_0 [2]),
        .I2(\vcount[9]_i_5_n_0 ),
        .I3(\vcount_reg[4]_0 [0]),
        .I4(\vcount_reg[4]_0 [1]),
        .I5(vcount[5]),
        .O(\vcount[9]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \vcount[9]_i_5 
       (.I0(vcount[0]),
        .I1(vcount[1]),
        .O(\vcount[9]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \vcount_reg[0] 
       (.C(vga_clk),
        .CE(clear),
        .D(\vcount[0]_i_1_n_0 ),
        .Q(vcount[0]),
        .R(\vcount[4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \vcount_reg[10] 
       (.C(vga_clk),
        .CE(1'b1),
        .D(vcount_nxt[10]),
        .Q(vcount[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \vcount_reg[1] 
       (.C(vga_clk),
        .CE(1'b1),
        .D(D),
        .Q(vcount[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \vcount_reg[2] 
       (.C(vga_clk),
        .CE(clear),
        .D(\vcount[2]_i_1_n_0 ),
        .Q(\vcount_reg[4]_0 [0]),
        .R(\vcount[4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \vcount_reg[3] 
       (.C(vga_clk),
        .CE(clear),
        .D(\vcount[3]_i_1_n_0 ),
        .Q(\vcount_reg[4]_0 [1]),
        .R(\vcount[4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \vcount_reg[4] 
       (.C(vga_clk),
        .CE(clear),
        .D(\vcount[4]_i_3_n_0 ),
        .Q(\vcount_reg[4]_0 [2]),
        .R(\vcount[4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \vcount_reg[5] 
       (.C(vga_clk),
        .CE(1'b1),
        .D(vcount_nxt[5]),
        .Q(vcount[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \vcount_reg[6] 
       (.C(vga_clk),
        .CE(1'b1),
        .D(vcount_nxt[6]),
        .Q(vcount[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \vcount_reg[7] 
       (.C(vga_clk),
        .CE(1'b1),
        .D(vcount_nxt[7]),
        .Q(vcount[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \vcount_reg[8] 
       (.C(vga_clk),
        .CE(1'b1),
        .D(vcount_nxt[8]),
        .Q(vcount[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \vcount_reg[9] 
       (.C(vga_clk),
        .CE(1'b1),
        .D(vcount_nxt[9]),
        .Q(vcount[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT5 #(
    .INIT(32'h00015540)) 
    vsync_out_reg_srl2_i_1
       (.I0(vsync_out_reg_srl2_i_2_n_0),
        .I1(vcount[1]),
        .I2(vcount[0]),
        .I3(\vcount_reg[4]_0 [0]),
        .I4(\vcount_reg[4]_0 [1]),
        .O(vs_nxt));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    vsync_out_reg_srl2_i_2
       (.I0(\vcount_reg[4]_0 [2]),
        .I1(vcount[6]),
        .I2(vcount[10]),
        .I3(vcount[5]),
        .I4(vcount[7]),
        .I5(vsync_out_reg_srl2_i_3_n_0),
        .O(vsync_out_reg_srl2_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT2 #(
    .INIT(4'h8)) 
    vsync_out_reg_srl2_i_3
       (.I0(vcount[8]),
        .I1(vcount[9]),
        .O(vsync_out_reg_srl2_i_3_n_0));
endmodule

(* CHECK_LICENSE_TYPE = "design_1_GPU_DC_0_0,GPU_DC_v1_0,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "GPU_DC_v1_0,Vivado 2019.2" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (vga_clk,
    r,
    g,
    b,
    hs,
    vs,
    axi_lite_aclk,
    axi_lite_aresetn,
    axi_lite_awaddr,
    axi_lite_awprot,
    axi_lite_awvalid,
    axi_lite_awready,
    axi_lite_wdata,
    axi_lite_wstrb,
    axi_lite_wvalid,
    axi_lite_wready,
    axi_lite_bresp,
    axi_lite_bvalid,
    axi_lite_bready,
    axi_lite_araddr,
    axi_lite_arprot,
    axi_lite_arvalid,
    axi_lite_arready,
    axi_lite_rdata,
    axi_lite_rresp,
    axi_lite_rvalid,
    axi_lite_rready);
  input vga_clk;
  output [3:0]r;
  output [3:0]g;
  output [3:0]b;
  output hs;
  output vs;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 AXI_LITE_CLK CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME AXI_LITE_CLK, ASSOCIATED_BUSIF AXI_LITE, ASSOCIATED_RESET axi_lite_aresetn, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN /clk_wiz_1_clk_out1, INSERT_VIP 0" *) input axi_lite_aclk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 AXI_LITE_RST RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME AXI_LITE_RST, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input axi_lite_aresetn;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 AXI_LITE AWADDR" *) input [3:0]axi_lite_awaddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 AXI_LITE AWPROT" *) input [2:0]axi_lite_awprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 AXI_LITE AWVALID" *) input axi_lite_awvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 AXI_LITE AWREADY" *) output axi_lite_awready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 AXI_LITE WDATA" *) input [31:0]axi_lite_wdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 AXI_LITE WSTRB" *) input [3:0]axi_lite_wstrb;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 AXI_LITE WVALID" *) input axi_lite_wvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 AXI_LITE WREADY" *) output axi_lite_wready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 AXI_LITE BRESP" *) output [1:0]axi_lite_bresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 AXI_LITE BVALID" *) output axi_lite_bvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 AXI_LITE BREADY" *) input axi_lite_bready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 AXI_LITE ARADDR" *) input [3:0]axi_lite_araddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 AXI_LITE ARPROT" *) input [2:0]axi_lite_arprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 AXI_LITE ARVALID" *) input axi_lite_arvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 AXI_LITE ARREADY" *) output axi_lite_arready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 AXI_LITE RDATA" *) output [31:0]axi_lite_rdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 AXI_LITE RRESP" *) output [1:0]axi_lite_rresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 AXI_LITE RVALID" *) output axi_lite_rvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 AXI_LITE RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME AXI_LITE, WIZ_DATA_WIDTH 32, WIZ_NUM_REG 4, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 100000000, ID_WIDTH 0, ADDR_WIDTH 4, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN /clk_wiz_1_clk_out1, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input axi_lite_rready;

  wire \<const0> ;
  wire axi_lite_aclk;
  wire [3:0]axi_lite_araddr;
  wire axi_lite_aresetn;
  wire axi_lite_arready;
  wire axi_lite_arvalid;
  wire [3:0]axi_lite_awaddr;
  wire axi_lite_awready;
  wire axi_lite_awvalid;
  wire axi_lite_bready;
  wire axi_lite_bvalid;
  wire [31:0]axi_lite_rdata;
  wire axi_lite_rready;
  wire axi_lite_rvalid;
  wire [31:0]axi_lite_wdata;
  wire axi_lite_wready;
  wire [3:0]axi_lite_wstrb;
  wire axi_lite_wvalid;
  wire [3:0]b;
  wire [3:0]g;
  wire hs;
  wire [3:0]r;
  wire vga_clk;
  wire vs;

  assign axi_lite_bresp[1] = \<const0> ;
  assign axi_lite_bresp[0] = \<const0> ;
  assign axi_lite_rresp[1] = \<const0> ;
  assign axi_lite_rresp[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_GPU_DC_v1_0 inst
       (.Q({r,g,b}),
        .axi_lite_aclk(axi_lite_aclk),
        .axi_lite_araddr(axi_lite_araddr[3:2]),
        .axi_lite_aresetn(axi_lite_aresetn),
        .axi_lite_arready(axi_lite_arready),
        .axi_lite_arvalid(axi_lite_arvalid),
        .axi_lite_awaddr(axi_lite_awaddr[3:2]),
        .axi_lite_awready(axi_lite_awready),
        .axi_lite_awvalid(axi_lite_awvalid),
        .axi_lite_bready(axi_lite_bready),
        .axi_lite_bvalid(axi_lite_bvalid),
        .axi_lite_rdata(axi_lite_rdata),
        .axi_lite_rready(axi_lite_rready),
        .axi_lite_rvalid(axi_lite_rvalid),
        .axi_lite_wdata(axi_lite_wdata),
        .axi_lite_wready(axi_lite_wready),
        .axi_lite_wstrb(axi_lite_wstrb),
        .axi_lite_wvalid(axi_lite_wvalid),
        .hs(hs),
        .vga_clk(vga_clk),
        .vs(vs));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
