
Allocating common symbols
Common symbol       size              file

rt_svc_descs_indices
                    0x80              ./t186ref/tegra/t186/debug/bl31/runtime_svc.o
psci_cpu_pd_nodes   0x80              ./t186ref/tegra/t186/debug/bl31/psci_common.o
psci_caps           0x4               ./t186ref/tegra/t186/debug/bl31/psci_setup.o
psci_non_cpu_pd_nodes
                    0x30              ./t186ref/tegra/t186/debug/bl31/psci_common.o
psci_plat_pm_ops    0x8               ./t186ref/tegra/t186/debug/bl31/psci_common.o
percpu_data         0x400             ./t186ref/tegra/t186/debug/bl31/cpu_data_array.o
psci_spd_pm         0x8               ./t186ref/tegra/t186/debug/bl31/psci_common.o

Discarded input sections

 .text          0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/build_message.o
 .data          0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/build_message.o
 .bss           0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/build_message.o
 .text          0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/delay_timer.o
 .data          0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/delay_timer.o
 .bss           0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/delay_timer.o
 .text          0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/profiler.o
 .data          0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/profiler.o
 .bss           0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/profiler.o
 .text          0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/tegra_bl31_setup.o
 .data          0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/tegra_bl31_setup.o
 .bss           0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/tegra_bl31_setup.o
 .text          0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/tegra_common.o
 .data          0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/tegra_common.o
 .bss           0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/tegra_common.o
 .text          0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/tegra_delay_timer.o
 .data          0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/tegra_delay_timer.o
 .bss           0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/tegra_delay_timer.o
 .text          0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/tegra_fiq_glue.o
 .data          0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/tegra_fiq_glue.o
 .bss           0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/tegra_fiq_glue.o
 .text          0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/tegra_platform.o
 .data          0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/tegra_platform.o
 .bss           0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/tegra_platform.o
 .text.tegra_chipid_is_t132
                0x0000000000000000       0x1c ./t186ref/tegra/t186/debug/bl31/tegra_platform.o
 .text.tegra_chipid_is_t210
                0x0000000000000000       0x1c ./t186ref/tegra/t186/debug/bl31/tegra_platform.o
 .text.tegra_chipid_is_t210_b01
                0x0000000000000000       0x30 ./t186ref/tegra/t186/debug/bl31/tegra_platform.o
 .text.tegra_chipid_is_t234
                0x0000000000000000       0x1c ./t186ref/tegra/t186/debug/bl31/tegra_platform.o
 .text.tegra_platform_is_qt
                0x0000000000000000       0x1c ./t186ref/tegra/t186/debug/bl31/tegra_platform.o
 .text.tegra_platform_is_emulation
                0x0000000000000000       0x1c ./t186ref/tegra/t186/debug/bl31/tegra_platform.o
 .text.tegra_platform_is_unit_fpga
                0x0000000000000000       0x1c ./t186ref/tegra/t186/debug/bl31/tegra_platform.o
 .text          0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/tegra_pm.o
 .data          0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/tegra_pm.o
 .bss           0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/tegra_pm.o
 .text          0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/tegra_sip_calls.o
 .data          0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/tegra_sip_calls.o
 .bss           0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/tegra_sip_calls.o
 .text          0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/tegra_topology.o
 .data          0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/tegra_topology.o
 .bss           0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/tegra_topology.o
 .text.plat_core_pos_by_mpidr
                0x0000000000000000       0x24 ./t186ref/tegra/t186/debug/bl31/tegra_topology.o
 .debug_info    0x0000000000000000      0x17c ./t186ref/tegra/t186/debug/bl31/tegra_topology.o
 .debug_abbrev  0x0000000000000000       0xa4 ./t186ref/tegra/t186/debug/bl31/tegra_topology.o
 .debug_loc     0x0000000000000000       0xb0 ./t186ref/tegra/t186/debug/bl31/tegra_topology.o
 .debug_aranges
                0x0000000000000000       0x30 ./t186ref/tegra/t186/debug/bl31/tegra_topology.o
 .debug_ranges  0x0000000000000000       0x20 ./t186ref/tegra/t186/debug/bl31/tegra_topology.o
 .debug_line    0x0000000000000000       0xd8 ./t186ref/tegra/t186/debug/bl31/tegra_topology.o
 .debug_str     0x0000000000000000      0x2a8 ./t186ref/tegra/t186/debug/bl31/tegra_topology.o
 .comment       0x0000000000000000       0x31 ./t186ref/tegra/t186/debug/bl31/tegra_topology.o
 .note.GNU-stack
                0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/tegra_topology.o
 .debug_frame   0x0000000000000000       0x28 ./t186ref/tegra/t186/debug/bl31/tegra_topology.o
 .text          0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/gic_v2.o
 .data          0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/gic_v2.o
 .bss           0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/gic_v2.o
 .text.gicd_read_isenabler
                0x0000000000000000       0x14 ./t186ref/tegra/t186/debug/bl31/gic_v2.o
 .text.gicd_read_icenabler
                0x0000000000000000       0x14 ./t186ref/tegra/t186/debug/bl31/gic_v2.o
 .text.gicd_read_ispendr
                0x0000000000000000       0x14 ./t186ref/tegra/t186/debug/bl31/gic_v2.o
 .text.gicd_read_icpendr
                0x0000000000000000       0x14 ./t186ref/tegra/t186/debug/bl31/gic_v2.o
 .text.gicd_read_isactiver
                0x0000000000000000       0x14 ./t186ref/tegra/t186/debug/bl31/gic_v2.o
 .text.gicd_read_icactiver
                0x0000000000000000       0x14 ./t186ref/tegra/t186/debug/bl31/gic_v2.o
 .text.gicd_read_ipriorityr
                0x0000000000000000       0x10 ./t186ref/tegra/t186/debug/bl31/gic_v2.o
 .text.gicd_read_itargetsr
                0x0000000000000000       0x10 ./t186ref/tegra/t186/debug/bl31/gic_v2.o
 .text.gicd_read_cpendsgir
                0x0000000000000000       0x10 ./t186ref/tegra/t186/debug/bl31/gic_v2.o
 .text.gicd_read_spendsgir
                0x0000000000000000       0x10 ./t186ref/tegra/t186/debug/bl31/gic_v2.o
 .text.gicd_write_ispendr
                0x0000000000000000       0x14 ./t186ref/tegra/t186/debug/bl31/gic_v2.o
 .text.gicd_write_icpendr
                0x0000000000000000       0x14 ./t186ref/tegra/t186/debug/bl31/gic_v2.o
 .text.gicd_write_isactiver
                0x0000000000000000       0x14 ./t186ref/tegra/t186/debug/bl31/gic_v2.o
 .text.gicd_write_icactiver
                0x0000000000000000       0x14 ./t186ref/tegra/t186/debug/bl31/gic_v2.o
 .text.gicd_write_itargetsr
                0x0000000000000000       0x10 ./t186ref/tegra/t186/debug/bl31/gic_v2.o
 .text.gicd_write_cpendsgir
                0x0000000000000000       0x10 ./t186ref/tegra/t186/debug/bl31/gic_v2.o
 .text.gicd_write_spendsgir
                0x0000000000000000       0x10 ./t186ref/tegra/t186/debug/bl31/gic_v2.o
 .text.gicd_set_igroupr
                0x0000000000000000       0x30 ./t186ref/tegra/t186/debug/bl31/gic_v2.o
 .text.gicd_set_icenabler
                0x0000000000000000        0xc ./t186ref/tegra/t186/debug/bl31/gic_v2.o
 .text.gicd_set_ispendr
                0x0000000000000000        0xc ./t186ref/tegra/t186/debug/bl31/gic_v2.o
 .text.gicd_set_icpendr
                0x0000000000000000        0xc ./t186ref/tegra/t186/debug/bl31/gic_v2.o
 .text.gicd_set_isactiver
                0x0000000000000000        0xc ./t186ref/tegra/t186/debug/bl31/gic_v2.o
 .text.gicd_set_icactiver
                0x0000000000000000        0xc ./t186ref/tegra/t186/debug/bl31/gic_v2.o
 .text          0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/intf.o
 .data          0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/intf.o
 .bss           0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/intf.o
 .text.tegra_bpmp_ipc_reset_module
                0x0000000000000000       0x84 ./t186ref/tegra/t186/debug/bl31/intf.o
 .rodata.__func__.1547
                0x0000000000000000       0x1c ./t186ref/tegra/t186/debug/bl31/intf.o
 .text          0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/ivc.o
 .data          0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/ivc.o
 .bss           0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/ivc.o
 .text.tegra_ivc_can_read
                0x0000000000000000       0x1c ./t186ref/tegra/t186/debug/bl31/ivc.o
 .text.tegra_ivc_can_write
                0x0000000000000000       0x1c ./t186ref/tegra/t186/debug/bl31/ivc.o
 .text.tegra_ivc_tx_empty
                0x0000000000000000       0x30 ./t186ref/tegra/t186/debug/bl31/ivc.o
 .text.tegra_ivc_read
                0x0000000000000000       0xbc ./t186ref/tegra/t186/debug/bl31/ivc.o
 .text.tegra_ivc_write
                0x0000000000000000       0xd8 ./t186ref/tegra/t186/debug/bl31/ivc.o
 .text          0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/gic.o
 .data          0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/gic.o
 .bss           0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/gic.o
 .text.plat_ic_get_interrupt_type
                0x0000000000000000       0x6c ./t186ref/tegra/t186/debug/bl31/gic.o
 .text          0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/gpcdma.o
 .data          0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/gpcdma.o
 .bss           0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/gpcdma.o
 .text          0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/memctrl_v2.o
 .data          0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/memctrl_v2.o
 .bss           0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/memctrl_v2.o
 .text          0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/smmu.o
 .data          0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/smmu.o
 .bss           0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/smmu.o
 .text          0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/mce.o
 .data          0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/mce.o
 .bss           0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/mce.o
 .text          0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/ari.o
 .data          0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/ari.o
 .bss           0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/ari.o
 .text          0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/nvg.o
 .data          0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/nvg.o
 .bss           0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/nvg.o
 .text          0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/se.o
 .data          0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/se.o
 .bss           0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/se.o
 .text          0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/plat_memctrl.o
 .data          0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/plat_memctrl.o
 .bss           0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/plat_memctrl.o
 .text          0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/plat_psci_handlers.o
 .data          0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/plat_psci_handlers.o
 .bss           0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/plat_psci_handlers.o
 .text          0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/plat_setup.o
 .data          0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/plat_setup.o
 .bss           0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/plat_setup.o
 .text          0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/plat_secondary.o
 .data          0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/plat_secondary.o
 .bss           0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/plat_secondary.o
 .text          0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/plat_sip_calls.o
 .data          0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/plat_sip_calls.o
 .bss           0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/plat_sip_calls.o
 .text          0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/plat_smmu.o
 .data          0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/plat_smmu.o
 .bss           0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/plat_smmu.o
 .text          0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/bl31_main.o
 .data          0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/bl31_main.o
 .bss           0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/bl31_main.o
 .text.bl31_lib_init
                0x0000000000000000        0x4 ./t186ref/tegra/t186/debug/bl31/bl31_main.o
 .text.bl31_set_next_image_type
                0x0000000000000000       0x34 ./t186ref/tegra/t186/debug/bl31/bl31_main.o
 .text.bl31_get_next_image_type
                0x0000000000000000        0xc ./t186ref/tegra/t186/debug/bl31/bl31_main.o
 .rodata.bl31_set_next_image_type.str1.1
                0x0000000000000000       0x23 ./t186ref/tegra/t186/debug/bl31/bl31_main.o
 .text          0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/interrupt_mgmt.o
 .data          0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/interrupt_mgmt.o
 .bss           0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/interrupt_mgmt.o
 .text.disable_intr_rm_local
                0x0000000000000000       0x68 ./t186ref/tegra/t186/debug/bl31/interrupt_mgmt.o
 .text.enable_intr_rm_local
                0x0000000000000000       0x78 ./t186ref/tegra/t186/debug/bl31/interrupt_mgmt.o
 .rodata.disable_intr_rm_local.str1.1
                0x0000000000000000       0x26 ./t186ref/tegra/t186/debug/bl31/interrupt_mgmt.o
 .text          0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/bl31_context_mgmt.o
 .data          0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/bl31_context_mgmt.o
 .bss           0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/bl31_context_mgmt.o
 .text.cm_get_context_by_mpidr
                0x0000000000000000       0x44 ./t186ref/tegra/t186/debug/bl31/bl31_context_mgmt.o
 .text.cm_set_context_by_mpidr
                0x0000000000000000       0x4c ./t186ref/tegra/t186/debug/bl31/bl31_context_mgmt.o
 .text.cm_init_context
                0x0000000000000000       0x40 ./t186ref/tegra/t186/debug/bl31/bl31_context_mgmt.o
 .text          0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/runtime_svc.o
 .data          0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/runtime_svc.o
 .bss           0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/runtime_svc.o
 .text.handle_runtime_svc
                0x0000000000000000       0x98 ./t186ref/tegra/t186/debug/bl31/runtime_svc.o
 .text          0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/arm_arch_svc_setup.o
 .data          0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/arm_arch_svc_setup.o
 .bss           0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/arm_arch_svc_setup.o
 .text          0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/std_svc_setup.o
 .data          0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/std_svc_setup.o
 .bss           0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/std_svc_setup.o
 .text          0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/cpu_data_array.o
 .data          0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/cpu_data_array.o
 .bss           0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/cpu_data_array.o
 .text          0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/context_mgmt.o
 .data          0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/context_mgmt.o
 .bss           0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/context_mgmt.o
 .text.cm_get_scr_el3
                0x0000000000000000       0x34 ./t186ref/tegra/t186/debug/bl31/context_mgmt.o
 .text          0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/errata_report.o
 .data          0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/errata_report.o
 .bss           0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/errata_report.o
 .text          0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/psci_off.o
 .data          0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/psci_off.o
 .bss           0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/psci_off.o
 .text          0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/psci_on.o
 .data          0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/psci_on.o
 .bss           0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/psci_on.o
 .text          0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/psci_suspend.o
 .data          0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/psci_suspend.o
 .bss           0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/psci_suspend.o
 .text          0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/psci_common.o
 .data          0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/psci_common.o
 .bss           0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/psci_common.o
 .text.unlikely.psci_set_req_local_pwr_state.part.0
                0x0000000000000000       0x20 ./t186ref/tegra/t186/debug/bl31/psci_common.o
 .text.psci_secondaries_brought_up
                0x0000000000000000       0x60 ./t186ref/tegra/t186/debug/bl31/psci_common.o
 .rodata.psci_secondaries_brought_up.str1.1
                0x0000000000000000        0xe ./t186ref/tegra/t186/debug/bl31/psci_common.o
 .text          0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/psci_main.o
 .data          0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/psci_main.o
 .bss           0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/psci_main.o
 .text.psci_version
                0x0000000000000000        0x8 ./t186ref/tegra/t186/debug/bl31/psci_main.o
 .text          0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/psci_setup.o
 .data          0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/psci_setup.o
 .bss           0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/psci_setup.o
 .text.psci_prepare_next_non_secure_ctx
                0x0000000000000000       0x38 ./t186ref/tegra/t186/debug/bl31/psci_setup.o
 .rodata.psci_prepare_next_non_secure_ctx.str1.1
                0x0000000000000000       0x3a ./t186ref/tegra/t186/debug/bl31/psci_setup.o
 .text          0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/psci_system_off.o
 .data          0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/psci_system_off.o
 .bss           0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/psci_system_off.o
 .text          0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/bakery_lock_normal.o
 .data          0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/bakery_lock_normal.o
 .bss           0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/bakery_lock_normal.o
 .text          0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/trusty.o
 .data          0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/trusty.o
 .bss           0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/trusty.o
 .text          0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/bl_common.o
 .data          0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/bl_common.o
 .bss           0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/bl_common.o
 .text          0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/tf_printf.o
 .data          0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/tf_printf.o
 .bss           0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/tf_printf.o
 .text          0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/assert.o
 .data          0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/assert.o
 .bss           0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/assert.o
 .text          0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/mem.o
 .data          0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/mem.o
 .bss           0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/mem.o
 .text.memcmp   0x0000000000000000       0x34 ./t186ref/tegra/t186/debug/bl31/mem.o
 .text.memchr   0x0000000000000000       0x28 ./t186ref/tegra/t186/debug/bl31/mem.o
 .text          0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/putchar.o
 .data          0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/putchar.o
 .bss           0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/putchar.o
 .text          0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/strlen.o
 .data          0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/strlen.o
 .bss           0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/strlen.o
 .text          0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/strnlen.o
 .data          0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/strnlen.o
 .bss           0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/strnlen.o
 .text.strnlen  0x0000000000000000       0x24 ./t186ref/tegra/t186/debug/bl31/strnlen.o
 .debug_info    0x0000000000000000       0xee ./t186ref/tegra/t186/debug/bl31/strnlen.o
 .debug_abbrev  0x0000000000000000       0x90 ./t186ref/tegra/t186/debug/bl31/strnlen.o
 .debug_loc     0x0000000000000000       0xa4 ./t186ref/tegra/t186/debug/bl31/strnlen.o
 .debug_aranges
                0x0000000000000000       0x30 ./t186ref/tegra/t186/debug/bl31/strnlen.o
 .debug_ranges  0x0000000000000000       0x20 ./t186ref/tegra/t186/debug/bl31/strnlen.o
 .debug_line    0x0000000000000000       0xa0 ./t186ref/tegra/t186/debug/bl31/strnlen.o
 .debug_str     0x0000000000000000      0x1d2 ./t186ref/tegra/t186/debug/bl31/strnlen.o
 .comment       0x0000000000000000       0x31 ./t186ref/tegra/t186/debug/bl31/strnlen.o
 .note.GNU-stack
                0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/strnlen.o
 .debug_frame   0x0000000000000000       0x28 ./t186ref/tegra/t186/debug/bl31/strnlen.o
 .text          0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/xlat_tables_arch.o
 .data          0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/xlat_tables_arch.o
 .bss           0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/xlat_tables_arch.o
 .text          0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/xlat_tables_common.o
 .data          0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/xlat_tables_common.o
 .bss           0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/xlat_tables_common.o
 .text          0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/xlat_tables_internal.o
 .data          0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/xlat_tables_internal.o
 .bss           0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/xlat_tables_internal.o
 .text          0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/console.o
 .data          0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/console.o
 .bss           0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/console.o
 .text.console_getc
                0x0000000000000000        0xc ./t186ref/tegra/t186/debug/bl31/console.o
 .text          0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/tegra_globals.o
 .data          0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/tegra_globals.o
 .bss           0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/tegra_globals.o
 .text.tegra_get_sec_entry_point
                0x0000000000000000        0xc ./t186ref/tegra/t186/debug/bl31/tegra_globals.o
 .text          0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/tegra_helpers.o
 .bss           0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/tegra_helpers.o
 .text.plat_is_my_cpu_primary
                0x0000000000000000       0x14 ./t186ref/tegra/t186/debug/bl31/tegra_helpers.o
 .text.platform_get_core_pos
                0x0000000000000000       0x1c ./t186ref/tegra/t186/debug/bl31/tegra_helpers.o
 .text.plat_secondary_cold_boot_setup
                0x0000000000000000        0x8 ./t186ref/tegra/t186/debug/bl31/tegra_helpers.o
 .text          0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/16550_console.o
 .data          0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/16550_console.o
 .bss           0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/16550_console.o
 .text.console_core_getc
                0x0000000000000000       0x18 ./t186ref/tegra/t186/debug/bl31/16550_console.o
 .text          0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/denver.o
 .bss           0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/denver.o
 .rodata.gic_reg_name
                0x0000000000000000       0x66 ./t186ref/tegra/t186/debug/bl31/denver.o
 .text          0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/cortex_a57.o
 .bss           0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/cortex_a57.o
 .rodata.gic_reg_name
                0x0000000000000000       0x66 ./t186ref/tegra/t186/debug/bl31/cortex_a57.o
 .text          0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/nvg_helpers.o
 .data          0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/nvg_helpers.o
 .bss           0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/nvg_helpers.o
 .text          0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/plat_trampoline.o
 .data          0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/plat_trampoline.o
 .bss           0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/plat_trampoline.o
 .text          0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/bl31_entrypoint.o
 .data          0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/bl31_entrypoint.o
 .bss           0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/bl31_entrypoint.o
 .text          0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/runtime_exceptions.o
 .data          0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/runtime_exceptions.o
 .bss           0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/runtime_exceptions.o
 .text          0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/crash_reporting.o
 .data          0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/crash_reporting.o
 .bss           0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/crash_reporting.o
 .text          0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/platform_mp_stack.o
 .data          0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/platform_mp_stack.o
 .bss           0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/platform_mp_stack.o
 .text.platform_get_stack
                0x0000000000000000       0x1c ./t186ref/tegra/t186/debug/bl31/platform_mp_stack.o
 .rodata.str1.1
                0x0000000000000000       0x28 ./t186ref/tegra/t186/debug/bl31/platform_mp_stack.o
 .text.platform_set_stack
                0x0000000000000000       0x1c ./t186ref/tegra/t186/debug/bl31/platform_mp_stack.o
 .text          0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/cpu_data.o
 .data          0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/cpu_data.o
 .bss           0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/cpu_data.o
 .text          0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/cpu_helpers.o
 .data          0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/cpu_helpers.o
 .bss           0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/cpu_helpers.o
 .text.cpu_rev_var_hs
                0x0000000000000000       0x14 ./t186ref/tegra/t186/debug/bl31/cpu_helpers.o
 .text.wa_cve_2018_3639_get_disable_ptr
                0x0000000000000000       0x24 ./t186ref/tegra/t186/debug/bl31/cpu_helpers.o
 .text          0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/spinlock.o
 .data          0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/spinlock.o
 .bss           0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/spinlock.o
 .text          0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/psci_helpers.o
 .data          0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/psci_helpers.o
 .bss           0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/psci_helpers.o
 .text.psci_do_pwrup_cache_maintenance
                0x0000000000000000       0x34 ./t186ref/tegra/t186/debug/bl31/psci_helpers.o
 .text.psci_entrypoint
                0x0000000000000000        0x4 ./t186ref/tegra/t186/debug/bl31/psci_helpers.o
 .text          0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/context.o
 .data          0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/context.o
 .bss           0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/context.o
 .text          0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/wa_cve_2017_5715_mmu.o
 .data          0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/wa_cve_2017_5715_mmu.o
 .bss           0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/wa_cve_2017_5715_mmu.o
 .text          0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/trusty_helpers.o
 .data          0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/trusty_helpers.o
 .bss           0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/trusty_helpers.o
 .text          0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/debug.o
 .data          0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/debug.o
 .bss           0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/debug.o
 .text          0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/cache_helpers.o
 .data          0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/cache_helpers.o
 .bss           0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/cache_helpers.o
 .text.dcsw_op_louis
                0x0000000000000000       0x14 ./t186ref/tegra/t186/debug/bl31/cache_helpers.o
 .text.dcsw_op_all
                0x0000000000000000       0x14 ./t186ref/tegra/t186/debug/bl31/cache_helpers.o
 .text.dcsw_op_level3
                0x0000000000000000       0x10 ./t186ref/tegra/t186/debug/bl31/cache_helpers.o
 .text          0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/misc_helpers.o
 .data          0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/misc_helpers.o
 .bss           0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/misc_helpers.o
 .text.get_afflvl_shift
                0x0000000000000000       0x14 ./t186ref/tegra/t186/debug/bl31/misc_helpers.o
 .text.mpidr_mask_lower_afflvls
                0x0000000000000000       0x1c ./t186ref/tegra/t186/debug/bl31/misc_helpers.o
 .text.eret     0x0000000000000000        0x4 ./t186ref/tegra/t186/debug/bl31/misc_helpers.o
 .text.smc      0x0000000000000000        0x4 ./t186ref/tegra/t186/debug/bl31/misc_helpers.o
 .text.disable_mmu_el3
                0x0000000000000000       0x1c ./t186ref/tegra/t186/debug/bl31/misc_helpers.o
 .text.disable_mmu_icache_el3
                0x0000000000000000        0x8 ./t186ref/tegra/t186/debug/bl31/misc_helpers.o
 .text          0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/platform_helpers.o
 .data          0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/platform_helpers.o
 .bss           0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/platform_helpers.o
 .text.platform_get_core_pos
                0x0000000000000000       0x18 ./t186ref/tegra/t186/debug/bl31/platform_helpers.o
 .text.plat_report_exception
                0x0000000000000000        0x4 ./t186ref/tegra/t186/debug/bl31/platform_helpers.o
 .text.plat_crash_console_init
                0x0000000000000000        0x8 ./t186ref/tegra/t186/debug/bl31/platform_helpers.o
 .text.plat_crash_console_putc
                0x0000000000000000        0x4 ./t186ref/tegra/t186/debug/bl31/platform_helpers.o
 .text.plat_reset_handler
                0x0000000000000000        0x4 ./t186ref/tegra/t186/debug/bl31/platform_helpers.o
 .text.bl1_plat_prepare_exit
                0x0000000000000000        0x4 ./t186ref/tegra/t186/debug/bl31/platform_helpers.o
 .text.plat_error_handler
                0x0000000000000000        0x8 ./t186ref/tegra/t186/debug/bl31/platform_helpers.o

Memory Configuration

Name             Origin             Length             Attributes
RAM              0x0000000030000000 0x000000000003ffff xrw
*default*        0x0000000000000000 0xffffffffffffffff

Linker script and memory map

                0x0000000030000000                . = 0x30000000
                0x0000000000000001                ASSERT ((. == ALIGN (0x1000)), BL31_BASE address is not aligned on a page boundary.)

.text           0x0000000030000000     0xe000
                0x0000000030000000                __TEXT_START__ = .
 *bl31_entrypoint.o(.text*)
 .text.bl31_entrypoint
                0x0000000030000000       0xd8 ./t186ref/tegra/t186/debug/bl31/bl31_entrypoint.o
                0x0000000030000000                bl31_entrypoint
 .text.bl31_warm_entrypoint
                0x00000000300000d8       0x8c ./t186ref/tegra/t186/debug/bl31/bl31_entrypoint.o
                0x00000000300000d8                bl31_warm_entrypoint
 *(.text*)
 .text.udelay   0x0000000030000164       0xb4 ./t186ref/tegra/t186/debug/bl31/delay_timer.o
                0x0000000030000164                udelay
 .text.mdelay   0x0000000030000218        0xc ./t186ref/tegra/t186/debug/bl31/delay_timer.o
                0x0000000030000218                mdelay
 .text.timer_init
                0x0000000030000224       0x48 ./t186ref/tegra/t186/debug/bl31/delay_timer.o
                0x0000000030000224                timer_init
 .text.boot_profiler_init
                0x000000003000026c       0x6c ./t186ref/tegra/t186/debug/bl31/profiler.o
                0x000000003000026c                boot_profiler_init
 .text.boot_profiler_add_record
                0x00000000300002d8       0xd4 ./t186ref/tegra/t186/debug/bl31/profiler.o
                0x00000000300002d8                boot_profiler_add_record
 .text.boot_profiler_deinit
                0x00000000300003ac       0x64 ./t186ref/tegra/t186/debug/bl31/profiler.o
                0x00000000300003ac                boot_profiler_deinit
 .text.bl31_plat_enable_mmu
                0x0000000030000410        0x4 ./t186ref/tegra/t186/debug/bl31/tegra_bl31_setup.o
                0x0000000030000410                bl31_plat_enable_mmu
 .text.bl31_plat_get_next_image_ep_info
                0x0000000030000414       0x38 ./t186ref/tegra/t186/debug/bl31/tegra_bl31_setup.o
                0x0000000030000414                bl31_plat_get_next_image_ep_info
 .text.bl31_get_plat_params
                0x000000003000044c        0xc ./t186ref/tegra/t186/debug/bl31/tegra_bl31_setup.o
                0x000000003000044c                bl31_get_plat_params
 .text.bl31_platform_setup
                0x0000000030000458       0x40 ./t186ref/tegra/t186/debug/bl31/tegra_bl31_setup.o
                0x0000000030000458                bl31_platform_setup
 .text.bl31_plat_runtime_setup
                0x0000000030000498       0x24 ./t186ref/tegra/t186/debug/bl31/tegra_bl31_setup.o
                0x0000000030000498                bl31_plat_runtime_setup
 .text.bl31_plat_arch_setup
                0x00000000300004bc       0xec ./t186ref/tegra/t186/debug/bl31/tegra_bl31_setup.o
                0x00000000300004bc                bl31_plat_arch_setup
 .text.bl31_check_ns_address
                0x00000000300005a8       0x98 ./t186ref/tegra/t186/debug/bl31/tegra_bl31_setup.o
                0x00000000300005a8                bl31_check_ns_address
 .text.bl31_early_platform_setup
                0x0000000030000640      0x188 ./t186ref/tegra/t186/debug/bl31/tegra_bl31_setup.o
                0x0000000030000640                bl31_early_platform_setup
 .text.tegra_memcpy
                0x00000000300007c8        0x4 ./t186ref/tegra/t186/debug/bl31/tegra_common.o
                0x00000000300007c8                tegra_memcpy
 .text.tegra_zeromem
                0x00000000300007cc        0x4 ./t186ref/tegra/t186/debug/bl31/tegra_common.o
                0x00000000300007cc                tegra_zeromem
 .text.tegra_timer_get_value
                0x00000000300007d0       0x14 ./t186ref/tegra/t186/debug/bl31/tegra_delay_timer.o
 .text.tegra_delay_timer_init
                0x00000000300007e4       0x68 ./t186ref/tegra/t186/debug/bl31/tegra_delay_timer.o
                0x00000000300007e4                tegra_delay_timer_init
 .text.tegra_fiq_interrupt_handler
                0x000000003000084c       0x90 ./t186ref/tegra/t186/debug/bl31/tegra_fiq_glue.o
 .text.tegra_fiq_handler_setup
                0x00000000300008dc       0x48 ./t186ref/tegra/t186/debug/bl31/tegra_fiq_glue.o
                0x00000000300008dc                tegra_fiq_handler_setup
 .text.tegra_fiq_set_ns_entrypoint
                0x0000000030000924        0xc ./t186ref/tegra/t186/debug/bl31/tegra_fiq_glue.o
                0x0000000030000924                tegra_fiq_set_ns_entrypoint
 .text.tegra_fiq_get_intr_context
                0x0000000030000930       0x5c ./t186ref/tegra/t186/debug/bl31/tegra_fiq_glue.o
                0x0000000030000930                tegra_fiq_get_intr_context
 .text.tegra_get_chipid_major
                0x000000003000098c       0x14 ./t186ref/tegra/t186/debug/bl31/tegra_platform.o
                0x000000003000098c                tegra_get_chipid_major
 .text.tegra_get_chipid_minor
                0x00000000300009a0       0x14 ./t186ref/tegra/t186/debug/bl31/tegra_platform.o
                0x00000000300009a0                tegra_get_chipid_minor
 .text.tegra_get_platform
                0x00000000300009b4       0x70 ./t186ref/tegra/t186/debug/bl31/tegra_platform.o
 .text.tegra_chipid_is_t186
                0x0000000030000a24       0x1c ./t186ref/tegra/t186/debug/bl31/tegra_platform.o
                0x0000000030000a24                tegra_chipid_is_t186
 .text.tegra_platform_is_silicon
                0x0000000030000a40       0x1c ./t186ref/tegra/t186/debug/bl31/tegra_platform.o
                0x0000000030000a40                tegra_platform_is_silicon
 .text.tegra_platform_is_linsim
                0x0000000030000a5c       0x20 ./t186ref/tegra/t186/debug/bl31/tegra_platform.o
                0x0000000030000a5c                tegra_platform_is_linsim
 .text.tegra_platform_is_fpga
                0x0000000030000a7c       0x1c ./t186ref/tegra/t186/debug/bl31/tegra_platform.o
                0x0000000030000a7c                tegra_platform_is_fpga
 .text.tegra_platform_is_virt_dev_kit
                0x0000000030000a98       0x1c ./t186ref/tegra/t186/debug/bl31/tegra_platform.o
                0x0000000030000a98                tegra_platform_is_virt_dev_kit
 .text.tegra_get_sys_suspend_power_state
                0x0000000030000ab4       0x14 ./t186ref/tegra/t186/debug/bl31/tegra_pm.o
                0x0000000030000ab4                tegra_get_sys_suspend_power_state
 .text.tegra_validate_ns_entrypoint
                0x0000000030000ac8       0x1c ./t186ref/tegra/t186/debug/bl31/tegra_pm.o
                0x0000000030000ac8                tegra_validate_ns_entrypoint
 .text.tegra_cpu_standby
                0x0000000030000ae4       0x48 ./t186ref/tegra/t186/debug/bl31/tegra_pm.o
                0x0000000030000ae4                tegra_cpu_standby
 .text.tegra_pwr_domain_on
                0x0000000030000b2c        0x4 ./t186ref/tegra/t186/debug/bl31/tegra_pm.o
                0x0000000030000b2c                tegra_pwr_domain_on
 .text.tegra_pwr_domain_off
                0x0000000030000b30        0x4 ./t186ref/tegra/t186/debug/bl31/tegra_pm.o
                0x0000000030000b30                tegra_pwr_domain_off
 .text.tegra_pwr_domain_suspend
                0x0000000030000b34       0x30 ./t186ref/tegra/t186/debug/bl31/tegra_pm.o
                0x0000000030000b34                tegra_pwr_domain_suspend
 .text.tegra_pwr_domain_power_down_wfi
                0x0000000030000b64       0x14 ./t186ref/tegra/t186/debug/bl31/tegra_pm.o
                0x0000000030000b64                tegra_pwr_domain_power_down_wfi
 .text.tegra_pwr_domain_on_finish
                0x0000000030000b78       0x90 ./t186ref/tegra/t186/debug/bl31/tegra_pm.o
                0x0000000030000b78                tegra_pwr_domain_on_finish
 .text.tegra_pwr_domain_suspend_finish
                0x0000000030000c08        0x4 ./t186ref/tegra/t186/debug/bl31/tegra_pm.o
                0x0000000030000c08                tegra_pwr_domain_suspend_finish
 .text.tegra_system_off
                0x0000000030000c0c        0xc ./t186ref/tegra/t186/debug/bl31/tegra_pm.o
                0x0000000030000c0c                tegra_system_off
 .text.tegra_system_reset
                0x0000000030000c18       0x10 ./t186ref/tegra/t186/debug/bl31/tegra_pm.o
                0x0000000030000c18                tegra_system_reset
 .text.tegra_validate_power_state
                0x0000000030000c28       0x28 ./t186ref/tegra/t186/debug/bl31/tegra_pm.o
                0x0000000030000c28                tegra_validate_power_state
 .text.plat_setup_psci_ops
                0x0000000030000c50       0x54 ./t186ref/tegra/t186/debug/bl31/tegra_pm.o
                0x0000000030000c50                plat_setup_psci_ops
 .text.plat_get_target_pwr_state
                0x0000000030000ca4        0x4 ./t186ref/tegra/t186/debug/bl31/tegra_pm.o
                0x0000000030000ca4                plat_get_target_pwr_state
 .text.tegra_sip_handler
                0x0000000030000ca8      0x130 ./t186ref/tegra/t186/debug/bl31/tegra_sip_calls.o
                0x0000000030000ca8                tegra_sip_handler
 .text.gicd_read_igroupr
                0x0000000030000dd8       0x14 ./t186ref/tegra/t186/debug/bl31/gic_v2.o
                0x0000000030000dd8                gicd_read_igroupr
 .text.gicd_read_icfgr
                0x0000000030000dec       0x14 ./t186ref/tegra/t186/debug/bl31/gic_v2.o
                0x0000000030000dec                gicd_read_icfgr
 .text.gicd_write_igroupr
                0x0000000030000e00       0x14 ./t186ref/tegra/t186/debug/bl31/gic_v2.o
                0x0000000030000e00                gicd_write_igroupr
 .text.gicd_write_isenabler
                0x0000000030000e14       0x14 ./t186ref/tegra/t186/debug/bl31/gic_v2.o
                0x0000000030000e14                gicd_write_isenabler
 .text.gicd_write_icenabler
                0x0000000030000e28       0x14 ./t186ref/tegra/t186/debug/bl31/gic_v2.o
                0x0000000030000e28                gicd_write_icenabler
 .text.gicd_write_ipriorityr
                0x0000000030000e3c       0x10 ./t186ref/tegra/t186/debug/bl31/gic_v2.o
                0x0000000030000e3c                gicd_write_ipriorityr
 .text.gicd_write_icfgr
                0x0000000030000e4c       0x14 ./t186ref/tegra/t186/debug/bl31/gic_v2.o
                0x0000000030000e4c                gicd_write_icfgr
 .text.gicd_get_igroupr
                0x0000000030000e60       0x20 ./t186ref/tegra/t186/debug/bl31/gic_v2.o
                0x0000000030000e60                gicd_get_igroupr
 .text.gicd_clr_igroupr
                0x0000000030000e80       0x30 ./t186ref/tegra/t186/debug/bl31/gic_v2.o
                0x0000000030000e80                gicd_clr_igroupr
 .text.gicd_set_isenabler
                0x0000000030000eb0        0xc ./t186ref/tegra/t186/debug/bl31/gic_v2.o
                0x0000000030000eb0                gicd_set_isenabler
 .text.gicd_set_ipriorityr
                0x0000000030000ebc       0x64 ./t186ref/tegra/t186/debug/bl31/gic_v2.o
                0x0000000030000ebc                gicd_set_ipriorityr
 .text.gicd_set_itargetsr
                0x0000000030000f20       0x14 ./t186ref/tegra/t186/debug/bl31/gic_v2.o
                0x0000000030000f20                gicd_set_itargetsr
 .text.gicv2_interrupt_type_to_line
                0x0000000030000f34       0x24 ./t186ref/tegra/t186/debug/bl31/gic_v2.o
                0x0000000030000f34                gicv2_interrupt_type_to_line
 .text.tegra_bpmp_ivc_notify
                0x0000000030000f58       0x14 ./t186ref/tegra/t186/debug/bl31/intf.o
 .text.tegra_bpmp_ipc_send_req_atomic.constprop.0
                0x0000000030000f6c      0x134 ./t186ref/tegra/t186/debug/bl31/intf.o
 .text.tegra_bpmp_ipc_init
                0x00000000300010a0      0x128 ./t186ref/tegra/t186/debug/bl31/intf.o
                0x00000000300010a0                tegra_bpmp_ipc_init
 .text.tegra_bpmp_ipc_enable_clock
                0x00000000300011c8       0x74 ./t186ref/tegra/t186/debug/bl31/intf.o
                0x00000000300011c8                tegra_bpmp_ipc_enable_clock
 .text.tegra_bpmp_ipc_disable_clock
                0x000000003000123c       0x74 ./t186ref/tegra/t186/debug/bl31/intf.o
                0x000000003000123c                tegra_bpmp_ipc_disable_clock
 .text.ivc_advance_tx
                0x00000000300012b0       0x2c ./t186ref/tegra/t186/debug/bl31/ivc.o
 .text.ivc_advance_rx
                0x00000000300012dc       0x2c ./t186ref/tegra/t186/debug/bl31/ivc.o
 .text.ivc_check_write
                0x0000000030001308       0x50 ./t186ref/tegra/t186/debug/bl31/ivc.o
 .text.unlikely.ivc_frame_pointer.part.4
                0x0000000030001358       0x20 ./t186ref/tegra/t186/debug/bl31/ivc.o
 .text.ivc_check_read
                0x0000000030001378       0x6c ./t186ref/tegra/t186/debug/bl31/ivc.o
 .text.tegra_ivc_read_get_next_frame
                0x00000000300013e4       0x4c ./t186ref/tegra/t186/debug/bl31/ivc.o
                0x00000000300013e4                tegra_ivc_read_get_next_frame
 .text.tegra_ivc_read_advance
                0x0000000030001430       0x64 ./t186ref/tegra/t186/debug/bl31/ivc.o
                0x0000000030001430                tegra_ivc_read_advance
 .text.tegra_ivc_write_get_next_frame
                0x0000000030001494       0x48 ./t186ref/tegra/t186/debug/bl31/ivc.o
                0x0000000030001494                tegra_ivc_write_get_next_frame
 .text.tegra_ivc_write_advance
                0x00000000300014dc       0x60 ./t186ref/tegra/t186/debug/bl31/ivc.o
                0x00000000300014dc                tegra_ivc_write_advance
 .text.tegra_ivc_channel_reset
                0x000000003000153c       0x14 ./t186ref/tegra/t186/debug/bl31/ivc.o
                0x000000003000153c                tegra_ivc_channel_reset
 .text.tegra_ivc_channel_notified
                0x0000000030001550       0xc0 ./t186ref/tegra/t186/debug/bl31/ivc.o
                0x0000000030001550                tegra_ivc_channel_notified
 .text.tegra_ivc_align
                0x0000000030001610        0xc ./t186ref/tegra/t186/debug/bl31/ivc.o
                0x0000000030001610                tegra_ivc_align
 .text.tegra_ivc_total_queue_size
                0x000000003000161c       0x38 ./t186ref/tegra/t186/debug/bl31/ivc.o
                0x000000003000161c                tegra_ivc_total_queue_size
 .text.tegra_ivc_init
                0x0000000030001654      0x100 ./t186ref/tegra/t186/debug/bl31/ivc.o
                0x0000000030001654                tegra_ivc_init
 .text.tegra_gic_pcpu_distif_init.constprop.1
                0x0000000030001754      0x110 ./t186ref/tegra/t186/debug/bl31/gic.o
 .text.tegra_gic_cpuif_deactivate
                0x0000000030001864       0x1c ./t186ref/tegra/t186/debug/bl31/gic.o
                0x0000000030001864                tegra_gic_cpuif_deactivate
 .text.tegra_gic_init
                0x0000000030001880      0x184 ./t186ref/tegra/t186/debug/bl31/gic.o
                0x0000000030001880                tegra_gic_init
 .text.tegra_gic_pcpu_init
                0x0000000030001a04       0x2c ./t186ref/tegra/t186/debug/bl31/gic.o
                0x0000000030001a04                tegra_gic_pcpu_init
 .text.tegra_gic_setup
                0x0000000030001a30       0x64 ./t186ref/tegra/t186/debug/bl31/gic.o
                0x0000000030001a30                tegra_gic_setup
 .text.plat_ic_get_pending_interrupt_id
                0x0000000030001a94       0x3c ./t186ref/tegra/t186/debug/bl31/gic.o
                0x0000000030001a94                plat_ic_get_pending_interrupt_id
 .text.plat_ic_get_pending_interrupt_type
                0x0000000030001ad0       0x68 ./t186ref/tegra/t186/debug/bl31/gic.o
                0x0000000030001ad0                plat_ic_get_pending_interrupt_type
 .text.plat_ic_acknowledge_interrupt
                0x0000000030001b38       0x10 ./t186ref/tegra/t186/debug/bl31/gic.o
                0x0000000030001b38                plat_ic_acknowledge_interrupt
 .text.plat_ic_end_of_interrupt
                0x0000000030001b48       0x10 ./t186ref/tegra/t186/debug/bl31/gic.o
                0x0000000030001b48                plat_ic_end_of_interrupt
 .text.plat_interrupt_type_to_line
                0x0000000030001b58       0x54 ./t186ref/tegra/t186/debug/bl31/gic.o
                0x0000000030001b58                plat_interrupt_type_to_line
 .text.tegra_gpcdma_memcpy_priv
                0x0000000030001bac      0x194 ./t186ref/tegra/t186/debug/bl31/gpcdma.o
 .text.tegra_gpcdma_memcpy
                0x0000000030001d40        0x8 ./t186ref/tegra/t186/debug/bl31/gpcdma.o
                0x0000000030001d40                tegra_gpcdma_memcpy
 .text.tegra_gpcdma_zeromem
                0x0000000030001d48       0x10 ./t186ref/tegra/t186/debug/bl31/gpcdma.o
                0x0000000030001d48                tegra_gpcdma_zeromem
 .text.tegra_clear_videomem
                0x0000000030001d58       0x60 ./t186ref/tegra/t186/debug/bl31/memctrl_v2.o
 .text.tegra_memctrl_setup
                0x0000000030001db8       0xe8 ./t186ref/tegra/t186/debug/bl31/memctrl_v2.o
                0x0000000030001db8                tegra_memctrl_setup
 .text.tegra_memctrl_restore_settings
                0x0000000030001ea0       0x94 ./t186ref/tegra/t186/debug/bl31/memctrl_v2.o
                0x0000000030001ea0                tegra_memctrl_restore_settings
 .text.tegra_memctrl_tzdram_setup
                0x0000000030001f34        0x8 ./t186ref/tegra/t186/debug/bl31/memctrl_v2.o
                0x0000000030001f34                tegra_memctrl_tzdram_setup
 .text.tegra_memctrl_tzram_setup
                0x0000000030001f3c       0xdc ./t186ref/tegra/t186/debug/bl31/memctrl_v2.o
                0x0000000030001f3c                tegra_memctrl_tzram_setup
 .text.tegra_memctrl_videomem_setup
                0x0000000030002018      0x138 ./t186ref/tegra/t186/debug/bl31/memctrl_v2.o
                0x0000000030002018                tegra_memctrl_videomem_setup
 .text.tegra_memctrl_disable_ahb_redirection
                0x0000000030002150        0x4 ./t186ref/tegra/t186/debug/bl31/memctrl_v2.o
                0x0000000030002150                tegra_memctrl_disable_ahb_redirection
 .text.tegra_memctrl_clear_pending_interrupts
                0x0000000030002154        0x4 ./t186ref/tegra/t186/debug/bl31/memctrl_v2.o
                0x0000000030002154                tegra_memctrl_clear_pending_interrupts
 .text.tegra_smmu_save_context
                0x0000000030002158      0x134 ./t186ref/tegra/t186/debug/bl31/smmu.o
                0x0000000030002158                tegra_smmu_save_context
 .text.tegra_smmu_init
                0x000000003000228c       0xa0 ./t186ref/tegra/t186/debug/bl31/smmu.o
                0x000000003000228c                tegra_smmu_init
 .text.mce_get_curr_cpu_ari_base
                0x000000003000232c       0x30 ./t186ref/tegra/t186/debug/bl31/mce.o
 .text.mce_get_curr_cpu_ops
                0x000000003000235c       0x30 ./t186ref/tegra/t186/debug/bl31/mce.o
 .text.mce_update_ccplex_gsc
                0x000000003000238c       0x2c ./t186ref/tegra/t186/debug/bl31/mce.o
 .text.mce_command_handler
                0x00000000300023b8      0x3e8 ./t186ref/tegra/t186/debug/bl31/mce.o
                0x00000000300023b8                mce_command_handler
 .text.mce_update_reset_vector
                0x00000000300027a0       0x24 ./t186ref/tegra/t186/debug/bl31/mce.o
                0x00000000300027a0                mce_update_reset_vector
 .text.mce_update_gsc_videomem
                0x00000000300027c4        0x8 ./t186ref/tegra/t186/debug/bl31/mce.o
                0x00000000300027c4                mce_update_gsc_videomem
 .text.mce_update_gsc_tzdram
                0x00000000300027cc        0x8 ./t186ref/tegra/t186/debug/bl31/mce.o
                0x00000000300027cc                mce_update_gsc_tzdram
 .text.mce_update_gsc_tzram
                0x00000000300027d4        0x8 ./t186ref/tegra/t186/debug/bl31/mce.o
                0x00000000300027d4                mce_update_gsc_tzram
 .text.mce_enter_ccplex_state
                0x00000000300027dc       0x30 ./t186ref/tegra/t186/debug/bl31/mce.o
                0x00000000300027dc                mce_enter_ccplex_state
 .text.mce_update_cstate_info
                0x000000003000280c       0x34 ./t186ref/tegra/t186/debug/bl31/mce.o
                0x000000003000280c                mce_update_cstate_info
 .text.mce_verify_firmware_version
                0x0000000030002840       0x70 ./t186ref/tegra/t186/debug/bl31/mce.o
                0x0000000030002840                mce_verify_firmware_version
 .text.ari_clobber_response
                0x00000000300028b0       0x10 ./t186ref/tegra/t186/debug/bl31/ari.o
 .text.ari_request_wait.constprop.1
                0x00000000300028c0       0xa0 ./t186ref/tegra/t186/debug/bl31/ari.o
 .text.ari_enter_cstate
                0x0000000030002960       0x68 ./t186ref/tegra/t186/debug/bl31/ari.o
                0x0000000030002960                ari_enter_cstate
 .text.ari_update_cstate_info
                0x00000000300029c8       0x70 ./t186ref/tegra/t186/debug/bl31/ari.o
                0x00000000300029c8                ari_update_cstate_info
 .text.ari_update_crossover_time
                0x0000000030002a38       0x3c ./t186ref/tegra/t186/debug/bl31/ari.o
                0x0000000030002a38                ari_update_crossover_time
 .text.ari_read_cstate_stats
                0x0000000030002a74       0x54 ./t186ref/tegra/t186/debug/bl31/ari.o
                0x0000000030002a74                ari_read_cstate_stats
 .text.ari_write_cstate_stats
                0x0000000030002ac8       0x28 ./t186ref/tegra/t186/debug/bl31/ari.o
                0x0000000030002ac8                ari_write_cstate_stats
 .text.ari_enumeration_misc
                0x0000000030002af0       0x54 ./t186ref/tegra/t186/debug/bl31/ari.o
                0x0000000030002af0                ari_enumeration_misc
 .text.ari_is_ccx_allowed
                0x0000000030002b44       0x60 ./t186ref/tegra/t186/debug/bl31/ari.o
                0x0000000030002b44                ari_is_ccx_allowed
 .text.ari_is_sc7_allowed
                0x0000000030002ba4       0x94 ./t186ref/tegra/t186/debug/bl31/ari.o
                0x0000000030002ba4                ari_is_sc7_allowed
 .text.ari_online_core
                0x0000000030002c38       0xa4 ./t186ref/tegra/t186/debug/bl31/ari.o
                0x0000000030002c38                ari_online_core
 .text.ari_cc3_ctrl
                0x0000000030002cdc       0x44 ./t186ref/tegra/t186/debug/bl31/ari.o
                0x0000000030002cdc                ari_cc3_ctrl
 .text.ari_reset_vector_update
                0x0000000030002d20       0x30 ./t186ref/tegra/t186/debug/bl31/ari.o
                0x0000000030002d20                ari_reset_vector_update
 .text.ari_roc_flush_cache_trbits
                0x0000000030002d50       0x28 ./t186ref/tegra/t186/debug/bl31/ari.o
                0x0000000030002d50                ari_roc_flush_cache_trbits
 .text.ari_roc_flush_cache
                0x0000000030002d78       0x28 ./t186ref/tegra/t186/debug/bl31/ari.o
                0x0000000030002d78                ari_roc_flush_cache
 .text.ari_roc_clean_cache
                0x0000000030002da0       0x28 ./t186ref/tegra/t186/debug/bl31/ari.o
                0x0000000030002da0                ari_roc_clean_cache
 .text.ari_read_write_mca
                0x0000000030002dc8       0x80 ./t186ref/tegra/t186/debug/bl31/ari.o
                0x0000000030002dc8                ari_read_write_mca
 .text.ari_update_ccplex_gsc
                0x0000000030002e48       0x40 ./t186ref/tegra/t186/debug/bl31/ari.o
                0x0000000030002e48                ari_update_ccplex_gsc
 .text.ari_enter_ccplex_state
                0x0000000030002e88       0x28 ./t186ref/tegra/t186/debug/bl31/ari.o
                0x0000000030002e88                ari_enter_ccplex_state
 .text.ari_read_write_uncore_perfmon
                0x0000000030002eb0       0x98 ./t186ref/tegra/t186/debug/bl31/ari.o
                0x0000000030002eb0                ari_read_write_uncore_perfmon
 .text.ari_misc_ccplex
                0x0000000030002f48       0x50 ./t186ref/tegra/t186/debug/bl31/ari.o
                0x0000000030002f48                ari_misc_ccplex
 .text.nvg_enter_cstate
                0x0000000030002f98       0x6c ./t186ref/tegra/t186/debug/bl31/nvg.o
                0x0000000030002f98                nvg_enter_cstate
 .text.nvg_update_cstate_info
                0x0000000030003004       0x68 ./t186ref/tegra/t186/debug/bl31/nvg.o
                0x0000000030003004                nvg_update_cstate_info
 .text.nvg_update_crossover_time
                0x000000003000306c       0x34 ./t186ref/tegra/t186/debug/bl31/nvg.o
                0x000000003000306c                nvg_update_crossover_time
 .text.nvg_read_cstate_stats
                0x00000000300030a0       0x28 ./t186ref/tegra/t186/debug/bl31/nvg.o
                0x00000000300030a0                nvg_read_cstate_stats
 .text.nvg_write_cstate_stats
                0x00000000300030c8       0x24 ./t186ref/tegra/t186/debug/bl31/nvg.o
                0x00000000300030c8                nvg_write_cstate_stats
 .text.nvg_is_ccx_allowed
                0x00000000300030ec        0x8 ./t186ref/tegra/t186/debug/bl31/nvg.o
                0x00000000300030ec                nvg_is_ccx_allowed
 .text.nvg_is_sc7_allowed
                0x00000000300030f4       0x5c ./t186ref/tegra/t186/debug/bl31/nvg.o
                0x00000000300030f4                nvg_is_sc7_allowed
 .text.nvg_online_core
                0x0000000030003150       0x88 ./t186ref/tegra/t186/debug/bl31/nvg.o
                0x0000000030003150                nvg_online_core
 .text.nvg_cc3_ctrl
                0x00000000300031d8       0x38 ./t186ref/tegra/t186/debug/bl31/nvg.o
                0x00000000300031d8                nvg_cc3_ctrl
 .text.tegra_se_save_sha256_hash
                0x0000000030003210      0x2d0 ./t186ref/tegra/t186/debug/bl31/se.o
                0x0000000030003210                tegra_se_save_sha256_hash
 .text.tegra186_memctrl_reconfig_mss_clients
                0x00000000300034e0      0x458 ./t186ref/tegra/t186/debug/bl31/plat_memctrl.o
 .text.tegra186_memctrl_set_overrides
                0x0000000030003938       0xd0 ./t186ref/tegra/t186/debug/bl31/plat_memctrl.o
 .text.tegra_get_mc_settings
                0x0000000030003a08        0xc ./t186ref/tegra/t186/debug/bl31/plat_memctrl.o
                0x0000000030003a08                tegra_get_mc_settings
 .text.plat_memctrl_tzdram_setup
                0x0000000030003a14       0xbc ./t186ref/tegra/t186/debug/bl31/plat_memctrl.o
                0x0000000030003a14                plat_memctrl_tzdram_setup
 .text.tegra_soc_validate_power_state
                0x0000000030003ad0       0x88 ./t186ref/tegra/t186/debug/bl31/plat_psci_handlers.o
                0x0000000030003ad0                tegra_soc_validate_power_state
 .text.tegra_soc_cpu_standby
                0x0000000030003b58        0x8 ./t186ref/tegra/t186/debug/bl31/plat_psci_handlers.o
                0x0000000030003b58                tegra_soc_cpu_standby
 .text.tegra_soc_pwr_domain_suspend
                0x0000000030003b60      0x13c ./t186ref/tegra/t186/debug/bl31/plat_psci_handlers.o
                0x0000000030003b60                tegra_soc_pwr_domain_suspend
 .text.tegra_soc_get_target_pwr_state
                0x0000000030003c9c      0x118 ./t186ref/tegra/t186/debug/bl31/plat_psci_handlers.o
                0x0000000030003c9c                tegra_soc_get_target_pwr_state
 .text.tegra_soc_pwr_domain_on
                0x0000000030003db4       0x58 ./t186ref/tegra/t186/debug/bl31/plat_psci_handlers.o
                0x0000000030003db4                tegra_soc_pwr_domain_on
 .text.tegra_soc_pwr_domain_on_finish
                0x0000000030003e0c       0xd4 ./t186ref/tegra/t186/debug/bl31/plat_psci_handlers.o
                0x0000000030003e0c                tegra_soc_pwr_domain_on_finish
 .text.tegra_soc_pwr_domain_off
                0x0000000030003ee0       0x3c ./t186ref/tegra/t186/debug/bl31/plat_psci_handlers.o
                0x0000000030003ee0                tegra_soc_pwr_domain_off
 .text.tegra_soc_prepare_system_off
                0x0000000030003f1c       0x10 ./t186ref/tegra/t186/debug/bl31/plat_psci_handlers.o
                0x0000000030003f1c                tegra_soc_prepare_system_off
 .text.tegra_soc_prepare_system_reset
                0x0000000030003f2c       0x10 ./t186ref/tegra/t186/debug/bl31/plat_psci_handlers.o
                0x0000000030003f2c                tegra_soc_prepare_system_reset
 .text.tegra_soc_pwr_domain_power_down_wfi
                0x0000000030003f3c       0xec ./t186ref/tegra/t186/debug/bl31/plat_psci_handlers.o
                0x0000000030003f3c                tegra_soc_pwr_domain_power_down_wfi
 .text.plat_get_power_domain_tree_desc
                0x0000000030004028        0xc ./t186ref/tegra/t186/debug/bl31/plat_setup.o
                0x0000000030004028                plat_get_power_domain_tree_desc
 .text.plat_get_mmio_map
                0x0000000030004034        0xc ./t186ref/tegra/t186/debug/bl31/plat_setup.o
                0x0000000030004034                plat_get_mmio_map
 .text.plat_get_syscnt_freq2
                0x0000000030004040        0xc ./t186ref/tegra/t186/debug/bl31/plat_setup.o
                0x0000000030004040                plat_get_syscnt_freq2
 .text.plat_get_console_from_id
                0x000000003000404c       0x20 ./t186ref/tegra/t186/debug/bl31/plat_setup.o
                0x000000003000404c                plat_get_console_from_id
 .text.plat_early_platform_setup
                0x000000003000406c       0x4c ./t186ref/tegra/t186/debug/bl31/plat_setup.o
                0x000000003000406c                plat_early_platform_setup
 .text.plat_late_platform_setup
                0x00000000300040b8        0x4 ./t186ref/tegra/t186/debug/bl31/plat_setup.o
                0x00000000300040b8                plat_late_platform_setup
 .text.plat_gic_setup
                0x00000000300040bc       0x38 ./t186ref/tegra/t186/debug/bl31/plat_setup.o
                0x00000000300040bc                plat_gic_setup
 .text.plat_get_bl31_params
                0x00000000300040f4       0x14 ./t186ref/tegra/t186/debug/bl31/plat_setup.o
                0x00000000300040f4                plat_get_bl31_params
 .text.plat_get_bl31_plat_params
                0x0000000030004108       0x14 ./t186ref/tegra/t186/debug/bl31/plat_setup.o
                0x0000000030004108                plat_get_bl31_plat_params
 .text.plat_core_pos_by_mpidr
                0x000000003000411c       0x34 ./t186ref/tegra/t186/debug/bl31/plat_setup.o
                0x000000003000411c                plat_core_pos_by_mpidr
 .text.plat_relocate_bl32_image
                0x0000000030004150       0xec ./t186ref/tegra/t186/debug/bl31/plat_setup.o
                0x0000000030004150                plat_relocate_bl32_image
 .text.plat_supports_system_suspend
                0x000000003000423c        0x8 ./t186ref/tegra/t186/debug/bl31/plat_setup.o
                0x000000003000423c                plat_supports_system_suspend
 .text.plat_secondary_setup
                0x0000000030004244       0x70 ./t186ref/tegra/t186/debug/bl31/plat_secondary.o
                0x0000000030004244                plat_secondary_setup
 .text.plat_sip_handler
                0x00000000300042b4       0xe8 ./t186ref/tegra/t186/debug/bl31/plat_sip_calls.o
                0x00000000300042b4                plat_sip_handler
 .text.plat_get_smmu_ctx
                0x000000003000439c       0x14 ./t186ref/tegra/t186/debug/bl31/plat_smmu.o
                0x000000003000439c                plat_get_smmu_ctx
 .text.plat_get_num_smmu_devices
                0x00000000300043b0        0x8 ./t186ref/tegra/t186/debug/bl31/plat_smmu.o
                0x00000000300043b0                plat_get_num_smmu_devices
 .text.get_arm_std_svc_args
                0x00000000300043b8       0x38 ./t186ref/tegra/t186/debug/bl31/bl31_main.o
                0x00000000300043b8                get_arm_std_svc_args
 .text.bl31_prepare_next_image_entry
                0x00000000300043f0       0xa0 ./t186ref/tegra/t186/debug/bl31/bl31_main.o
                0x00000000300043f0                bl31_prepare_next_image_entry
 .text.bl31_main
                0x0000000030004490       0x64 ./t186ref/tegra/t186/debug/bl31/bl31_main.o
                0x0000000030004490                bl31_main
 .text.bl31_register_bl32_init
                0x00000000300044f4        0xc ./t186ref/tegra/t186/debug/bl31/bl31_main.o
                0x00000000300044f4                bl31_register_bl32_init
 .text.set_scr_el3_from_rm
                0x0000000030004500       0x84 ./t186ref/tegra/t186/debug/bl31/interrupt_mgmt.o
 .text.get_scr_el3_from_routing_model
                0x0000000030004584       0x58 ./t186ref/tegra/t186/debug/bl31/interrupt_mgmt.o
                0x0000000030004584                get_scr_el3_from_routing_model
 .text.set_routing_model
                0x00000000300045dc       0x98 ./t186ref/tegra/t186/debug/bl31/interrupt_mgmt.o
                0x00000000300045dc                set_routing_model
 .text.register_interrupt_type_handler
                0x0000000030004674       0x6c ./t186ref/tegra/t186/debug/bl31/interrupt_mgmt.o
                0x0000000030004674                register_interrupt_type_handler
 .text.get_interrupt_type_handler
                0x00000000300046e0       0x2c ./t186ref/tegra/t186/debug/bl31/interrupt_mgmt.o
                0x00000000300046e0                get_interrupt_type_handler
 .text.cm_get_context
                0x000000003000470c       0x34 ./t186ref/tegra/t186/debug/bl31/bl31_context_mgmt.o
                0x000000003000470c                cm_get_context
 .text.cm_set_context
                0x0000000030004740       0x34 ./t186ref/tegra/t186/debug/bl31/bl31_context_mgmt.o
                0x0000000030004740                cm_set_context
 .text.cm_get_context_by_index
                0x0000000030004774       0x44 ./t186ref/tegra/t186/debug/bl31/bl31_context_mgmt.o
                0x0000000030004774                cm_get_context_by_index
 .text.cm_set_context_by_index
                0x00000000300047b8       0x48 ./t186ref/tegra/t186/debug/bl31/bl31_context_mgmt.o
                0x00000000300047b8                cm_set_context_by_index
 .text.runtime_svc_init
                0x0000000030004800      0x164 ./t186ref/tegra/t186/debug/bl31/runtime_svc.o
                0x0000000030004800                runtime_svc_init
 .text.arm_arch_svc_smc_handler
                0x0000000030004964       0xc8 ./t186ref/tegra/t186/debug/bl31/arm_arch_svc_setup.o
 .text.std_svc_smc_handler
                0x0000000030004a2c       0x98 ./t186ref/tegra/t186/debug/bl31/std_svc_setup.o
                0x0000000030004a2c                std_svc_smc_handler
 .text.std_svc_setup
                0x0000000030004ac4       0x34 ./t186ref/tegra/t186/debug/bl31/std_svc_setup.o
 .text.cm_init_context_common
                0x0000000030004af8      0x120 ./t186ref/tegra/t186/debug/bl31/context_mgmt.o
 .text.cm_set_next_context
                0x0000000030004c18       0x38 ./t186ref/tegra/t186/debug/bl31/context_mgmt.o
 .text.cm_init  0x0000000030004c50        0x4 ./t186ref/tegra/t186/debug/bl31/context_mgmt.o
                0x0000000030004c50                cm_init
 .text.cm_init_context_by_index
                0x0000000030004c54       0x2c ./t186ref/tegra/t186/debug/bl31/context_mgmt.o
                0x0000000030004c54                cm_init_context_by_index
 .text.cm_init_my_context
                0x0000000030004c80       0x2c ./t186ref/tegra/t186/debug/bl31/context_mgmt.o
                0x0000000030004c80                cm_init_my_context
 .text.cm_prepare_el3_exit
                0x0000000030004cac       0xe0 ./t186ref/tegra/t186/debug/bl31/context_mgmt.o
                0x0000000030004cac                cm_prepare_el3_exit
 .text.cm_el1_sysregs_context_save
                0x0000000030004d8c       0x34 ./t186ref/tegra/t186/debug/bl31/context_mgmt.o
                0x0000000030004d8c                cm_el1_sysregs_context_save
 .text.cm_el1_sysregs_context_restore
                0x0000000030004dc0       0x34 ./t186ref/tegra/t186/debug/bl31/context_mgmt.o
                0x0000000030004dc0                cm_el1_sysregs_context_restore
 .text.cm_set_elr_el3
                0x0000000030004df4       0x40 ./t186ref/tegra/t186/debug/bl31/context_mgmt.o
                0x0000000030004df4                cm_set_elr_el3
 .text.cm_set_elr_spsr_el3
                0x0000000030004e34       0x44 ./t186ref/tegra/t186/debug/bl31/context_mgmt.o
                0x0000000030004e34                cm_set_elr_spsr_el3
 .text.cm_write_scr_el3_bit
                0x0000000030004e78       0x90 ./t186ref/tegra/t186/debug/bl31/context_mgmt.o
                0x0000000030004e78                cm_write_scr_el3_bit
 .text.cm_set_next_eret_context
                0x0000000030004f08       0x30 ./t186ref/tegra/t186/debug/bl31/context_mgmt.o
                0x0000000030004f08                cm_set_next_eret_context
 .text.errata_needs_reporting
                0x0000000030004f38       0x60 ./t186ref/tegra/t186/debug/bl31/errata_report.o
                0x0000000030004f38                errata_needs_reporting
 .text.errata_print_msg
                0x0000000030004f98       0x58 ./t186ref/tegra/t186/debug/bl31/errata_report.o
                0x0000000030004f98                errata_print_msg
 .text.psci_do_cpu_off
                0x0000000030004ff0      0x134 ./t186ref/tegra/t186/debug/bl31/psci_off.o
                0x0000000030004ff0                psci_do_cpu_off
 .text.psci_cpu_on_start
                0x0000000030005124      0x21c ./t186ref/tegra/t186/debug/bl31/psci_on.o
                0x0000000030005124                psci_cpu_on_start
 .text.psci_cpu_on_finish
                0x0000000030005340       0xc8 ./t186ref/tegra/t186/debug/bl31/psci_on.o
                0x0000000030005340                psci_cpu_on_finish
 .text.psci_cpu_suspend_start
                0x0000000030005408      0x198 ./t186ref/tegra/t186/debug/bl31/psci_suspend.o
                0x0000000030005408                psci_cpu_suspend_start
 .text.psci_cpu_suspend_finish
                0x00000000300055a0       0xd0 ./t186ref/tegra/t186/debug/bl31/psci_suspend.o
                0x00000000300055a0                psci_cpu_suspend_finish
 .text.psci_validate_power_state
                0x0000000030005670       0x4c ./t186ref/tegra/t186/debug/bl31/psci_common.o
                0x0000000030005670                psci_validate_power_state
 .text.psci_query_sys_suspend_pwrstate
                0x00000000300056bc       0x38 ./t186ref/tegra/t186/debug/bl31/psci_common.o
                0x00000000300056bc                psci_query_sys_suspend_pwrstate
 .text.psci_is_last_on_cpu
                0x00000000300056f4       0x7c ./t186ref/tegra/t186/debug/bl31/psci_common.o
                0x00000000300056f4                psci_is_last_on_cpu
 .text.psci_init_req_local_pwr_states
                0x0000000030005770       0x14 ./t186ref/tegra/t186/debug/bl31/psci_common.o
                0x0000000030005770                psci_init_req_local_pwr_states
 .text.psci_get_target_local_pwr_states
                0x0000000030005784       0xb4 ./t186ref/tegra/t186/debug/bl31/psci_common.o
                0x0000000030005784                psci_get_target_local_pwr_states
 .text.psci_get_parent_pwr_domain_nodes
                0x0000000030005838       0x48 ./t186ref/tegra/t186/debug/bl31/psci_common.o
                0x0000000030005838                psci_get_parent_pwr_domain_nodes
 .text.psci_set_pwr_domains_to_run
                0x0000000030005880       0xa0 ./t186ref/tegra/t186/debug/bl31/psci_common.o
                0x0000000030005880                psci_set_pwr_domains_to_run
 .text.psci_do_state_coordination
                0x0000000030005920      0x19c ./t186ref/tegra/t186/debug/bl31/psci_common.o
                0x0000000030005920                psci_do_state_coordination
 .text.psci_find_max_off_lvl
                0x0000000030005abc       0x58 ./t186ref/tegra/t186/debug/bl31/psci_common.o
                0x0000000030005abc                psci_find_max_off_lvl
 .text.psci_find_target_suspend_lvl
                0x0000000030005b14       0x34 ./t186ref/tegra/t186/debug/bl31/psci_common.o
                0x0000000030005b14                psci_find_target_suspend_lvl
 .text.psci_validate_suspend_req
                0x0000000030005b48       0xa8 ./t186ref/tegra/t186/debug/bl31/psci_common.o
                0x0000000030005b48                psci_validate_suspend_req
 .text.psci_acquire_pwr_domain_locks
                0x0000000030005bf0       0x7c ./t186ref/tegra/t186/debug/bl31/psci_common.o
                0x0000000030005bf0                psci_acquire_pwr_domain_locks
 .text.psci_release_pwr_domain_locks
                0x0000000030005c6c       0x6c ./t186ref/tegra/t186/debug/bl31/psci_common.o
                0x0000000030005c6c                psci_release_pwr_domain_locks
 .text.psci_validate_mpidr
                0x0000000030005cd8       0x20 ./t186ref/tegra/t186/debug/bl31/psci_common.o
                0x0000000030005cd8                psci_validate_mpidr
 .text.psci_validate_entry_point
                0x0000000030005cf8       0xfc ./t186ref/tegra/t186/debug/bl31/psci_common.o
                0x0000000030005cf8                psci_validate_entry_point
 .text.psci_warmboot_entrypoint
                0x0000000030005df4       0xb8 ./t186ref/tegra/t186/debug/bl31/psci_common.o
                0x0000000030005df4                psci_warmboot_entrypoint
 .text.psci_register_spd_pm_hook
                0x0000000030005eac       0x6c ./t186ref/tegra/t186/debug/bl31/psci_common.o
                0x0000000030005eac                psci_register_spd_pm_hook
 .text.psci_spd_migrate_info
                0x0000000030005f18       0x58 ./t186ref/tegra/t186/debug/bl31/psci_common.o
                0x0000000030005f18                psci_spd_migrate_info
 .text.psci_print_power_domain_map
                0x0000000030005f70        0x4 ./t186ref/tegra/t186/debug/bl31/psci_common.o
                0x0000000030005f70                psci_print_power_domain_map
 .text.psci_do_pwrdown_sequence
                0x0000000030005f74        0x4 ./t186ref/tegra/t186/debug/bl31/psci_common.o
                0x0000000030005f74                psci_do_pwrdown_sequence
 .text.psci_cpu_on
                0x0000000030005f78       0x60 ./t186ref/tegra/t186/debug/bl31/psci_main.o
                0x0000000030005f78                psci_cpu_on
 .text.psci_cpu_suspend
                0x0000000030005fd8      0x13c ./t186ref/tegra/t186/debug/bl31/psci_main.o
                0x0000000030005fd8                psci_cpu_suspend
 .text.psci_system_suspend
                0x0000000030006114       0xec ./t186ref/tegra/t186/debug/bl31/psci_main.o
                0x0000000030006114                psci_system_suspend
 .text.psci_cpu_off
                0x0000000030006200       0x38 ./t186ref/tegra/t186/debug/bl31/psci_main.o
                0x0000000030006200                psci_cpu_off
 .text.psci_affinity_info
                0x0000000030006238       0x38 ./t186ref/tegra/t186/debug/bl31/psci_main.o
                0x0000000030006238                psci_affinity_info
 .text.psci_migrate
                0x0000000030006270       0xb8 ./t186ref/tegra/t186/debug/bl31/psci_main.o
                0x0000000030006270                psci_migrate
 .text.psci_migrate_info_type
                0x0000000030006328       0x18 ./t186ref/tegra/t186/debug/bl31/psci_main.o
                0x0000000030006328                psci_migrate_info_type
 .text.psci_migrate_info_up_cpu
                0x0000000030006340       0x28 ./t186ref/tegra/t186/debug/bl31/psci_main.o
                0x0000000030006340                psci_migrate_info_up_cpu
 .text.psci_node_hw_state
                0x0000000030006368       0x90 ./t186ref/tegra/t186/debug/bl31/psci_main.o
                0x0000000030006368                psci_node_hw_state
 .text.psci_features
                0x00000000300063f8       0x84 ./t186ref/tegra/t186/debug/bl31/psci_main.o
                0x00000000300063f8                psci_features
 .text.psci_smc_handler
                0x000000003000647c      0x13c ./t186ref/tegra/t186/debug/bl31/psci_main.o
                0x000000003000647c                psci_smc_handler
 .text.psci_arch_setup
                0x00000000300065b8       0x20 ./t186ref/tegra/t186/debug/bl31/psci_setup.o
                0x00000000300065b8                psci_arch_setup
 .text.psci_setup
                0x00000000300065d8      0x398 ./t186ref/tegra/t186/debug/bl31/psci_setup.o
                0x00000000300065d8                psci_setup
 .text.psci_system_off
                0x0000000030006970       0x70 ./t186ref/tegra/t186/debug/bl31/psci_system_off.o
                0x0000000030006970                psci_system_off
 .text.psci_system_reset
                0x00000000300069e0       0x70 ./t186ref/tegra/t186/debug/bl31/psci_system_off.o
                0x00000000300069e0                psci_system_reset
 .text.bakery_lock_get
                0x0000000030006a50      0x18c ./t186ref/tegra/t186/debug/bl31/bakery_lock_normal.o
                0x0000000030006a50                bakery_lock_get
 .text.bakery_lock_release
                0x0000000030006bdc       0x88 ./t186ref/tegra/t186/debug/bl31/bakery_lock_normal.o
                0x0000000030006bdc                bakery_lock_release
 .text.trusty_context_switch
                0x0000000030006c64      0x148 ./t186ref/tegra/t186/debug/bl31/trusty.o
 .text.trusty_fiq_handler
                0x0000000030006dac       0xe4 ./t186ref/tegra/t186/debug/bl31/trusty.o
 .text.trusty_cpu_resume
                0x0000000030006e90       0x30 ./t186ref/tegra/t186/debug/bl31/trusty.o
 .text.trusty_cpu_suspend_finish_handler
                0x0000000030006ec0        0x4 ./t186ref/tegra/t186/debug/bl31/trusty.o
 .text.trusty_cpu_suspend
                0x0000000030006ec4       0x30 ./t186ref/tegra/t186/debug/bl31/trusty.o
 .text.trusty_cpu_suspend_handler
                0x0000000030006ef4        0x4 ./t186ref/tegra/t186/debug/bl31/trusty.o
 .text.trusty_cpu_off_handler
                0x0000000030006ef8       0x18 ./t186ref/tegra/t186/debug/bl31/trusty.o
 .text.trusty_setup
                0x0000000030006f10       0x90 ./t186ref/tegra/t186/debug/bl31/trusty.o
 .text.trusty_init
                0x0000000030006fa0      0x138 ./t186ref/tegra/t186/debug/bl31/trusty.o
 .text.trusty_cpu_on_finish_handler
                0x00000000300070d8       0x4c ./t186ref/tegra/t186/debug/bl31/trusty.o
 .text.trusty_smc_handler
                0x0000000030007124      0x244 ./t186ref/tegra/t186/debug/bl31/trusty.o
 .text.print_entry_point_info
                0x0000000030007368        0x4 ./t186ref/tegra/t186/debug/bl31/bl_common.o
                0x0000000030007368                print_entry_point_info
 .text.unsigned_num_print
                0x000000003000736c       0x74 ./t186ref/tegra/t186/debug/bl31/tf_printf.o
 .text.tf_printf
                0x00000000300073e0      0x328 ./t186ref/tegra/t186/debug/bl31/tf_printf.o
                0x00000000300073e0                tf_printf
 .text.__assert
                0x0000000030007708       0x28 ./t186ref/tegra/t186/debug/bl31/assert.o
                0x0000000030007708                __assert
 .text.memset   0x0000000030007730       0x1c ./t186ref/tegra/t186/debug/bl31/mem.o
                0x0000000030007730                memset
 .text.memcpy   0x000000003000774c       0x20 ./t186ref/tegra/t186/debug/bl31/mem.o
                0x000000003000774c                memcpy
 .text.memmove  0x000000003000776c       0x48 ./t186ref/tegra/t186/debug/bl31/mem.o
                0x000000003000776c                memmove
 .text.putchar  0x00000000300077b4       0x28 ./t186ref/tegra/t186/debug/bl31/putchar.o
                0x00000000300077b4                putchar
 .text.strlen   0x00000000300077dc       0x1c ./t186ref/tegra/t186/debug/bl31/strlen.o
                0x00000000300077dc                strlen
 .text.is_mmu_enabled
                0x00000000300077f8       0x3c ./t186ref/tegra/t186/debug/bl31/xlat_tables_arch.o
                0x00000000300077f8                is_mmu_enabled
 .text.xlat_arch_tlbi_va
                0x0000000030007834       0x48 ./t186ref/tegra/t186/debug/bl31/xlat_tables_arch.o
                0x0000000030007834                xlat_arch_tlbi_va
 .text.xlat_arch_tlbi_va_sync
                0x000000003000787c        0xc ./t186ref/tegra/t186/debug/bl31/xlat_tables_arch.o
                0x000000003000787c                xlat_arch_tlbi_va_sync
 .text.xlat_arch_current_el
                0x0000000030007888       0x30 ./t186ref/tegra/t186/debug/bl31/xlat_tables_arch.o
                0x0000000030007888                xlat_arch_current_el
 .text.xlat_arch_get_xn_desc
                0x00000000300078b8       0x40 ./t186ref/tegra/t186/debug/bl31/xlat_tables_arch.o
                0x00000000300078b8                xlat_arch_get_xn_desc
 .text.init_xlat_tables_arch
                0x00000000300078f8       0x74 ./t186ref/tegra/t186/debug/bl31/xlat_tables_arch.o
                0x00000000300078f8                init_xlat_tables_arch
 .text.enable_mmu_arch
                0x000000003000796c       0xe4 ./t186ref/tegra/t186/debug/bl31/xlat_tables_arch.o
                0x000000003000796c                enable_mmu_arch
 .text.mmap_add_region
                0x0000000030007a50       0x2c ./t186ref/tegra/t186/debug/bl31/xlat_tables_common.o
                0x0000000030007a50                mmap_add_region
 .text.mmap_add
                0x0000000030007a7c       0x40 ./t186ref/tegra/t186/debug/bl31/xlat_tables_common.o
                0x0000000030007a7c                mmap_add
 .text.mmap_add_dynamic_region
                0x0000000030007abc       0x2c ./t186ref/tegra/t186/debug/bl31/xlat_tables_common.o
                0x0000000030007abc                mmap_add_dynamic_region
 .text.mmap_remove_dynamic_region
                0x0000000030007ae8       0x14 ./t186ref/tegra/t186/debug/bl31/xlat_tables_common.o
                0x0000000030007ae8                mmap_remove_dynamic_region
 .text.init_xlat_tables
                0x0000000030007afc       0xbc ./t186ref/tegra/t186/debug/bl31/xlat_tables_common.o
                0x0000000030007afc                init_xlat_tables
 .text.enable_mmu_el1
                0x0000000030007bb8        0xc ./t186ref/tegra/t186/debug/bl31/xlat_tables_common.o
                0x0000000030007bb8                enable_mmu_el1
 .text.enable_mmu_el3
                0x0000000030007bc4        0x4 ./t186ref/tegra/t186/debug/bl31/xlat_tables_common.o
                0x0000000030007bc4                enable_mmu_el3
 .text.mmap_add_region_check
                0x0000000030007bc8      0x144 ./t186ref/tegra/t186/debug/bl31/xlat_tables_internal.o
 .text.xlat_table_get_index
                0x0000000030007d0c       0x54 ./t186ref/tegra/t186/debug/bl31/xlat_tables_internal.o
 .text.xlat_tables_map_region
                0x0000000030007d60      0x34c ./t186ref/tegra/t186/debug/bl31/xlat_tables_internal.o
 .text.xlat_tables_unmap_region
                0x00000000300080ac      0x228 ./t186ref/tegra/t186/debug/bl31/xlat_tables_internal.o
 .text.print_mmap
                0x00000000300082d4        0x4 ./t186ref/tegra/t186/debug/bl31/xlat_tables_internal.o
                0x00000000300082d4                print_mmap
 .text.mmap_add_region_ctx
                0x00000000300082d8      0x1ac ./t186ref/tegra/t186/debug/bl31/xlat_tables_internal.o
                0x00000000300082d8                mmap_add_region_ctx
 .text.mmap_add_dynamic_region_ctx
                0x0000000030008484      0x224 ./t186ref/tegra/t186/debug/bl31/xlat_tables_internal.o
                0x0000000030008484                mmap_add_dynamic_region_ctx
 .text.mmap_remove_dynamic_region_ctx
                0x00000000300086a8      0x16c ./t186ref/tegra/t186/debug/bl31/xlat_tables_internal.o
                0x00000000300086a8                mmap_remove_dynamic_region_ctx
 .text.xlat_tables_print
                0x0000000030008814        0x4 ./t186ref/tegra/t186/debug/bl31/xlat_tables_internal.o
                0x0000000030008814                xlat_tables_print
 .text.init_xlation_table
                0x0000000030008818       0xe0 ./t186ref/tegra/t186/debug/bl31/xlat_tables_internal.o
                0x0000000030008818                init_xlation_table
 .text.console_init
                0x00000000300088f8       0x14 ./t186ref/tegra/t186/debug/bl31/console.o
                0x00000000300088f8                console_init
 .text.console_uninit
                0x000000003000890c       0x10 ./t186ref/tegra/t186/debug/bl31/console.o
                0x000000003000890c                console_uninit
 .text.console_putc
                0x000000003000891c        0xc ./t186ref/tegra/t186/debug/bl31/console.o
                0x000000003000891c                console_putc
 .text.console_flush
                0x0000000030008928        0xc ./t186ref/tegra/t186/debug/bl31/console.o
                0x0000000030008928                console_flush
 .text.tegra_set_sec_entry_point
                0x0000000030008934       0x10 ./t186ref/tegra/t186/debug/bl31/tegra_globals.o
                0x0000000030008934                tegra_set_sec_entry_point
 .text.tegra_get_console_base
                0x0000000030008944        0xc ./t186ref/tegra/t186/debug/bl31/tegra_globals.o
                0x0000000030008944                tegra_get_console_base
 .text.tegra_set_console_base
                0x0000000030008950       0x10 ./t186ref/tegra/t186/debug/bl31/tegra_globals.o
                0x0000000030008950                tegra_set_console_base
 .text.tegra_get_bl31_phys_base
                0x0000000030008960        0xc ./t186ref/tegra/t186/debug/bl31/tegra_globals.o
                0x0000000030008960                tegra_get_bl31_phys_base
 .text.tegra_get_bl31_text_start
                0x000000003000896c        0x8 ./t186ref/tegra/t186/debug/bl31/tegra_globals.o
                0x000000003000896c                tegra_get_bl31_text_start
 .text.tegra_get_bl31_text_end
                0x0000000030008974        0x8 ./t186ref/tegra/t186/debug/bl31/tegra_globals.o
                0x0000000030008974                tegra_get_bl31_text_end
 .text.tegra_get_bl31_rw_start
                0x000000003000897c        0x8 ./t186ref/tegra/t186/debug/bl31/tegra_globals.o
                0x000000003000897c                tegra_get_bl31_rw_start
 .text.tegra_get_bl31_rw_end
                0x0000000030008984        0x8 ./t186ref/tegra/t186/debug/bl31/tegra_globals.o
                0x0000000030008984                tegra_get_bl31_rw_end
 .text.tegra_get_bl31_rodata_start
                0x000000003000898c        0x8 ./t186ref/tegra/t186/debug/bl31/tegra_globals.o
                0x000000003000898c                tegra_get_bl31_rodata_start
 .text.tegra_get_bl31_rodata_end
                0x0000000030008994        0x8 ./t186ref/tegra/t186/debug/bl31/tegra_globals.o
                0x0000000030008994                tegra_get_bl31_rodata_end
 .text.plat_my_core_pos
                0x000000003000899c       0x10 ./t186ref/tegra/t186/debug/bl31/tegra_helpers.o
                0x000000003000899c                plat_my_core_pos
 .text.plat_get_my_entrypoint
                0x00000000300089ac        0xc ./t186ref/tegra/t186/debug/bl31/tegra_helpers.o
                0x00000000300089ac                plat_get_my_entrypoint
 .text.platform_mem_init
                0x00000000300089b8        0x8 ./t186ref/tegra/t186/debug/bl31/tegra_helpers.o
                0x00000000300089b8                platform_mem_init
 .text.plat_crash_console_init
                0x00000000300089c0       0x18 ./t186ref/tegra/t186/debug/bl31/tegra_helpers.o
                0x00000000300089c0                plat_crash_console_init
 .text.plat_crash_console_putc
                0x00000000300089d8        0xc ./t186ref/tegra/t186/debug/bl31/tegra_helpers.o
                0x00000000300089d8                plat_crash_console_putc
 *fill*         0x00000000300089e4       0x1c 
 .text.plat_reset_handler
                0x0000000030008a00      0x140 ./t186ref/tegra/t186/debug/bl31/tegra_helpers.o
                0x0000000030008a00                plat_reset_handler
 .text.tegra_secure_entrypoint
                0x0000000030008b40       0x10 ./t186ref/tegra/t186/debug/bl31/tegra_helpers.o
                0x0000000030008b40                tegra_secure_entrypoint
 .text.tegra_zeromem16
                0x0000000030008b50        0xc ./t186ref/tegra/t186/debug/bl31/tegra_helpers.o
                0x0000000030008b50                tegra_zeromem16
 .text.tegra_memcpy16
                0x0000000030008b5c        0xc ./t186ref/tegra/t186/debug/bl31/tegra_helpers.o
                0x0000000030008b5c                tegra_memcpy16
 .text.console_core_init
                0x0000000030008b68       0x68 ./t186ref/tegra/t186/debug/bl31/16550_console.o
                0x0000000030008b68                console_core_init
 .text.console_core_putc
                0x0000000030008bd0       0x44 ./t186ref/tegra/t186/debug/bl31/16550_console.o
                0x0000000030008bd0                console_core_putc
 .text.console_core_flush
                0x0000000030008c14        0x8 ./t186ref/tegra/t186/debug/bl31/16550_console.o
                0x0000000030008c14                console_core_flush
 .text.denver_disable_ext_debug
                0x0000000030008c1c       0x14 ./t186ref/tegra/t186/debug/bl31/denver.o
 .text.denver_enable_dco
                0x0000000030008c30       0x1c ./t186ref/tegra/t186/debug/bl31/denver.o
 .text.denver_disable_dco
                0x0000000030008c4c       0x38 ./t186ref/tegra/t186/debug/bl31/denver.o
                0x0000000030008c4c                denver_disable_dco
 .text.check_errata_cve_2017_5715
                0x0000000030008c84       0x1c ./t186ref/tegra/t186/debug/bl31/denver.o
 .text.check_errata_cve_2018_3639
                0x0000000030008ca0        0x8 ./t186ref/tegra/t186/debug/bl31/denver.o
 .text.denver_reset_func
                0x0000000030008ca8       0x6c ./t186ref/tegra/t186/debug/bl31/denver.o
 .text.denver_core_pwr_dwn
                0x0000000030008d14        0xc ./t186ref/tegra/t186/debug/bl31/denver.o
 .text.denver_cluster_pwr_dwn
                0x0000000030008d20        0x4 ./t186ref/tegra/t186/debug/bl31/denver.o
 .text.denver_errata_report
                0x0000000030008d24       0x3c ./t186ref/tegra/t186/debug/bl31/denver.o
                0x0000000030008d24                denver_errata_report
 .text.denver_cpu_reg_dump
                0x0000000030008d60        0xc ./t186ref/tegra/t186/debug/bl31/denver.o
 .text.cortex_a57_disable_dcache
                0x0000000030008d6c       0x14 ./t186ref/tegra/t186/debug/bl31/cortex_a57.o
 .text.cortex_a57_disable_l2_prefetch
                0x0000000030008d80       0x24 ./t186ref/tegra/t186/debug/bl31/cortex_a57.o
 .text.cortex_a57_disable_smp
                0x0000000030008da4       0x10 ./t186ref/tegra/t186/debug/bl31/cortex_a57.o
 .text.cortex_a57_disable_ext_debug
                0x0000000030008db4       0x14 ./t186ref/tegra/t186/debug/bl31/cortex_a57.o
 .text.errata_a57_806969_wa
                0x0000000030008dc8       0x1c ./t186ref/tegra/t186/debug/bl31/cortex_a57.o
 .text.check_errata_806969
                0x0000000030008de4        0x8 ./t186ref/tegra/t186/debug/bl31/cortex_a57.o
 .text.check_errata_813419
                0x0000000030008dec        0x8 ./t186ref/tegra/t186/debug/bl31/cortex_a57.o
 .text.errata_a57_813420_wa
                0x0000000030008df4       0x1c ./t186ref/tegra/t186/debug/bl31/cortex_a57.o
 .text.check_errata_813420
                0x0000000030008e10        0x8 ./t186ref/tegra/t186/debug/bl31/cortex_a57.o
 .text.a57_disable_ldnp_overread
                0x0000000030008e18       0x1c ./t186ref/tegra/t186/debug/bl31/cortex_a57.o
 .text.check_errata_disable_ldnp_overread
                0x0000000030008e34        0x8 ./t186ref/tegra/t186/debug/bl31/cortex_a57.o
 .text.errata_a57_826974_wa
                0x0000000030008e3c       0x1c ./t186ref/tegra/t186/debug/bl31/cortex_a57.o
 .text.check_errata_826974
                0x0000000030008e58        0x8 ./t186ref/tegra/t186/debug/bl31/cortex_a57.o
 .text.errata_a57_826977_wa
                0x0000000030008e60       0x1c ./t186ref/tegra/t186/debug/bl31/cortex_a57.o
 .text.check_errata_826977
                0x0000000030008e7c        0x8 ./t186ref/tegra/t186/debug/bl31/cortex_a57.o
 .text.errata_a57_828024_wa
                0x0000000030008e84       0x20 ./t186ref/tegra/t186/debug/bl31/cortex_a57.o
 .text.check_errata_828024
                0x0000000030008ea4        0x8 ./t186ref/tegra/t186/debug/bl31/cortex_a57.o
 .text.errata_a57_829520_wa
                0x0000000030008eac       0x1c ./t186ref/tegra/t186/debug/bl31/cortex_a57.o
 .text.check_errata_829520
                0x0000000030008ec8        0x8 ./t186ref/tegra/t186/debug/bl31/cortex_a57.o
 .text.errata_a57_833471_wa
                0x0000000030008ed0       0x1c ./t186ref/tegra/t186/debug/bl31/cortex_a57.o
 .text.check_errata_833471
                0x0000000030008eec        0x8 ./t186ref/tegra/t186/debug/bl31/cortex_a57.o
 .text.errata_a57_859972_wa
                0x0000000030008ef4       0x1c ./t186ref/tegra/t186/debug/bl31/cortex_a57.o
 .text.check_errata_859972
                0x0000000030008f10        0x8 ./t186ref/tegra/t186/debug/bl31/cortex_a57.o
 .text.check_errata_cve_2017_5715
                0x0000000030008f18        0x8 ./t186ref/tegra/t186/debug/bl31/cortex_a57.o
 .text.check_errata_cve_2018_3639
                0x0000000030008f20        0x8 ./t186ref/tegra/t186/debug/bl31/cortex_a57.o
 .text.cortex_a57_reset_func
                0x0000000030008f28       0x90 ./t186ref/tegra/t186/debug/bl31/cortex_a57.o
 .text.cortex_a57_core_pwr_dwn
                0x0000000030008fb8       0x20 ./t186ref/tegra/t186/debug/bl31/cortex_a57.o
 .text.cortex_a57_cluster_pwr_dwn
                0x0000000030008fd8       0x2c ./t186ref/tegra/t186/debug/bl31/cortex_a57.o
 .text.cortex_a57_errata_report
                0x0000000030009004      0x104 ./t186ref/tegra/t186/debug/bl31/cortex_a57.o
                0x0000000030009004                cortex_a57_errata_report
 .text.cortex_a57_cpu_reg_dump
                0x0000000030009108       0x14 ./t186ref/tegra/t186/debug/bl31/cortex_a57.o
 .text.nvg_set_request_data
                0x000000003000911c        0xc ./t186ref/tegra/t186/debug/bl31/nvg_helpers.o
                0x000000003000911c                nvg_set_request_data
 .text.nvg_set_request
                0x0000000030009128        0x8 ./t186ref/tegra/t186/debug/bl31/nvg_helpers.o
                0x0000000030009128                nvg_set_request
 .text.nvg_get_result
                0x0000000030009130        0x8 ./t186ref/tegra/t186/debug/bl31/nvg_helpers.o
                0x0000000030009130                nvg_get_result
 *fill*         0x0000000030009138        0x8 
 .text.tegra186_cpu_reset_handler
                0x0000000030009140     0x21a0 ./t186ref/tegra/t186/debug/bl31/plat_trampoline.o
                0x0000000030009140                tegra186_cpu_reset_handler
                0x00000000300091c0                __tegra186_cpu_reset_handler_data
                0x00000000300091d0                __tegra186_system_suspend_state
                0x00000000300091e0                __tegra186_smmu_context
                0x000000003000b2e0                __tegra186_cpu_reset_handler_end
 .text.tegra186_get_cpu_reset_handler_size
                0x000000003000b2e0       0x10 ./t186ref/tegra/t186/debug/bl31/plat_trampoline.o
                0x000000003000b2e0                tegra186_get_cpu_reset_handler_size
 .text.tegra186_get_cpu_reset_handler_base
                0x000000003000b2f0        0x8 ./t186ref/tegra/t186/debug/bl31/plat_trampoline.o
                0x000000003000b2f0                tegra186_get_cpu_reset_handler_base
 .text.tegra186_get_smmu_ctx_offset
                0x000000003000b2f8       0x10 ./t186ref/tegra/t186/debug/bl31/plat_trampoline.o
                0x000000003000b2f8                tegra186_get_smmu_ctx_offset
 .text.tegra186_set_system_suspend_entry
                0x000000003000b308       0x40 ./t186ref/tegra/t186/debug/bl31/plat_trampoline.o
                0x000000003000b308                tegra186_set_system_suspend_entry
 .text.smc_handler
                0x000000003000b348       0x90 ./t186ref/tegra/t186/debug/bl31/runtime_exceptions.o
 .text.print_newline
                0x000000003000b3d8        0x8 ./t186ref/tegra/t186/debug/bl31/crash_reporting.o
 .text.size_controlled_print
                0x000000003000b3e0       0x4c ./t186ref/tegra/t186/debug/bl31/crash_reporting.o
 .text.str_in_crash_buf_print
                0x000000003000b42c       0x18 ./t186ref/tegra/t186/debug/bl31/crash_reporting.o
 .text.report_unhandled_exception
                0x000000003000b444       0x28 ./t186ref/tegra/t186/debug/bl31/crash_reporting.o
                0x000000003000b444                report_unhandled_exception
 .text.report_unhandled_interrupt
                0x000000003000b46c       0x28 ./t186ref/tegra/t186/debug/bl31/crash_reporting.o
                0x000000003000b46c                report_unhandled_interrupt
 .text.el3_panic
                0x000000003000b494       0x2c ./t186ref/tegra/t186/debug/bl31/crash_reporting.o
                0x000000003000b494                el3_panic
 .text.do_crash_reporting
                0x000000003000b4c0      0x1c0 ./t186ref/tegra/t186/debug/bl31/crash_reporting.o
 .text.crash_panic
                0x000000003000b680        0x8 ./t186ref/tegra/t186/debug/bl31/crash_reporting.o
 .text.plat_get_my_stack
                0x000000003000b688       0x20 ./t186ref/tegra/t186/debug/bl31/platform_mp_stack.o
                0x000000003000b688                plat_get_my_stack
 .text.plat_set_my_stack
                0x000000003000b6a8       0x10 ./t186ref/tegra/t186/debug/bl31/platform_mp_stack.o
                0x000000003000b6a8                plat_set_my_stack
 .text.init_cpu_data_ptr
                0x000000003000b6b8       0x14 ./t186ref/tegra/t186/debug/bl31/cpu_data.o
                0x000000003000b6b8                init_cpu_data_ptr
 .text._cpu_data_by_index
                0x000000003000b6cc        0xc ./t186ref/tegra/t186/debug/bl31/cpu_data.o
                0x000000003000b6cc                _cpu_data_by_index
 .text.reset_handler
                0x000000003000b6d8       0x34 ./t186ref/tegra/t186/debug/bl31/cpu_helpers.o
                0x000000003000b6d8                reset_handler
 .text.prepare_cpu_pwr_dwn
                0x000000003000b70c       0x38 ./t186ref/tegra/t186/debug/bl31/cpu_helpers.o
                0x000000003000b70c                prepare_cpu_pwr_dwn
 .text.init_cpu_ops
                0x000000003000b744       0x34 ./t186ref/tegra/t186/debug/bl31/cpu_helpers.o
                0x000000003000b744                init_cpu_ops
 .text.do_cpu_reg_dump
                0x000000003000b778       0x20 ./t186ref/tegra/t186/debug/bl31/cpu_helpers.o
                0x000000003000b778                do_cpu_reg_dump
 .text.get_cpu_ops_ptr
                0x000000003000b798       0x3c ./t186ref/tegra/t186/debug/bl31/cpu_helpers.o
                0x000000003000b798                get_cpu_ops_ptr
 .text.cpu_get_rev_var
                0x000000003000b7d4       0x10 ./t186ref/tegra/t186/debug/bl31/cpu_helpers.o
                0x000000003000b7d4                cpu_get_rev_var
 .text.cpu_rev_var_ls
                0x000000003000b7e4       0x14 ./t186ref/tegra/t186/debug/bl31/cpu_helpers.o
                0x000000003000b7e4                cpu_rev_var_ls
 .text.print_errata_status
                0x000000003000b7f8       0x38 ./t186ref/tegra/t186/debug/bl31/cpu_helpers.o
                0x000000003000b7f8                print_errata_status
 .text.check_wa_cve_2017_5715
                0x000000003000b830       0x34 ./t186ref/tegra/t186/debug/bl31/cpu_helpers.o
                0x000000003000b830                check_wa_cve_2017_5715
 .text.spin_lock
                0x000000003000b864       0x20 ./t186ref/tegra/t186/debug/bl31/spinlock.o
                0x000000003000b864                spin_lock
 .text.spin_unlock
                0x000000003000b884        0x8 ./t186ref/tegra/t186/debug/bl31/spinlock.o
                0x000000003000b884                spin_unlock
 .text.psci_do_pwrdown_cache_maintenance
                0x000000003000b88c       0x3c ./t186ref/tegra/t186/debug/bl31/psci_helpers.o
                0x000000003000b88c                psci_do_pwrdown_cache_maintenance
 .text.psci_power_down_wfi
                0x000000003000b8c8       0x10 ./t186ref/tegra/t186/debug/bl31/psci_helpers.o
                0x000000003000b8c8                psci_power_down_wfi
 .text.el1_sysregs_context_save
                0x000000003000b8d8       0xbc ./t186ref/tegra/t186/debug/bl31/context.o
                0x000000003000b8d8                el1_sysregs_context_save
 .text.el1_sysregs_context_restore
                0x000000003000b994       0xbc ./t186ref/tegra/t186/debug/bl31/context.o
                0x000000003000b994                el1_sysregs_context_restore
 .text.save_gp_registers
                0x000000003000ba50       0x48 ./t186ref/tegra/t186/debug/bl31/context.o
                0x000000003000ba50                save_gp_registers
 .text.restore_gp_registers
                0x000000003000ba98       0x48 ./t186ref/tegra/t186/debug/bl31/context.o
                0x000000003000ba98                restore_gp_registers
 .text.restore_gp_registers_eret
                0x000000003000bae0       0x14 ./t186ref/tegra/t186/debug/bl31/context.o
                0x000000003000bae0                restore_gp_registers_eret
 .text.el3_exit
                0x000000003000baf4       0x24 ./t186ref/tegra/t186/debug/bl31/context.o
                0x000000003000baf4                el3_exit
 .text.trusty_context_switch_helper
                0x000000003000bb18       0x7c ./t186ref/tegra/t186/debug/bl31/trusty_helpers.o
                0x000000003000bb18                trusty_context_switch_helper
 .text.trusty_init_context_stack
                0x000000003000bb94       0x28 ./t186ref/tegra/t186/debug/bl31/trusty_helpers.o
                0x000000003000bb94                trusty_init_context_stack
 .text.asm_assert
                0x000000003000bbbc       0x60 ./t186ref/tegra/t186/debug/bl31/debug.o
                0x000000003000bbbc                asm_assert
 .text.asm_print_str
                0x000000003000bc1c       0x18 ./t186ref/tegra/t186/debug/bl31/debug.o
                0x000000003000bc1c                asm_print_str
 .text.asm_print_hex
                0x000000003000bc34       0x30 ./t186ref/tegra/t186/debug/bl31/debug.o
                0x000000003000bc34                asm_print_hex
 .text.do_panic
                0x000000003000bc64       0x44 ./t186ref/tegra/t186/debug/bl31/debug.o
                0x000000003000bc64                do_panic
 .text.flush_dcache_range
                0x000000003000bca8       0x34 ./t186ref/tegra/t186/debug/bl31/cache_helpers.o
                0x000000003000bca8                flush_dcache_range
 .text.clean_dcache_range
                0x000000003000bcdc       0x34 ./t186ref/tegra/t186/debug/bl31/cache_helpers.o
                0x000000003000bcdc                clean_dcache_range
 .text.inv_dcache_range
                0x000000003000bd10       0x34 ./t186ref/tegra/t186/debug/bl31/cache_helpers.o
                0x000000003000bd10                inv_dcache_range
 .text.do_dcsw_op
                0x000000003000bd44       0xdc ./t186ref/tegra/t186/debug/bl31/cache_helpers.o
 .text.dcsw_op_level1
                0x000000003000be20       0x10 ./t186ref/tegra/t186/debug/bl31/cache_helpers.o
                0x000000003000be20                dcsw_op_level1
 .text.dcsw_op_level2
                0x000000003000be30       0x10 ./t186ref/tegra/t186/debug/bl31/cache_helpers.o
                0x000000003000be30                dcsw_op_level2
 .text.zeromem  0x000000003000be40        0x8 ./t186ref/tegra/t186/debug/bl31/misc_helpers.o
                0x000000003000be40                zeromem
                0x000000003000be40                zeromem16
 .text.zeromem_dczva
                0x000000003000be48      0x114 ./t186ref/tegra/t186/debug/bl31/misc_helpers.o
                0x000000003000be48                zero_normalmem
 .text.memcpy16
                0x000000003000bf5c       0x48 ./t186ref/tegra/t186/debug/bl31/misc_helpers.o
                0x000000003000bf5c                memcpy16
 .text.plat_crash_console_flush
                0x000000003000bfa4        0x4 ./t186ref/tegra/t186/debug/bl31/platform_helpers.o
                0x000000003000bfa4                plat_crash_console_flush
 .text.plat_disable_acp
                0x000000003000bfa8        0x4 ./t186ref/tegra/t186/debug/bl31/platform_helpers.o
                0x000000003000bfa8                plat_disable_acp
 .text.plat_panic_handler
                0x000000003000bfac        0x8 ./t186ref/tegra/t186/debug/bl31/platform_helpers.o
                0x000000003000bfac                plat_panic_handler
 *(.vectors)
 *fill*         0x000000003000bfb4       0x4c 
 .vectors       0x000000003000c000      0x800 ./t186ref/tegra/t186/debug/bl31/denver.o
                0x000000003000c000                workaround_bpflush_runtime_exceptions
 .vectors       0x000000003000c800      0x800 ./t186ref/tegra/t186/debug/bl31/runtime_exceptions.o
                0x000000003000c800                sync_exception_sp_el0
                0x000000003000c800                runtime_exceptions
                0x000000003000c880                irq_sp_el0
                0x000000003000c900                fiq_sp_el0
                0x000000003000c980                serror_sp_el0
                0x000000003000ca00                sync_exception_sp_elx
                0x000000003000ca80                irq_sp_elx
                0x000000003000cb00                fiq_sp_elx
                0x000000003000cb80                serror_sp_elx
                0x000000003000cc00                sync_exception_aarch64
                0x000000003000cc80                irq_aarch64
                0x000000003000cd00                fiq_aarch64
                0x000000003000cd80                serror_aarch64
                0x000000003000ce00                sync_exception_aarch32
                0x000000003000ce80                irq_aarch32
                0x000000003000cf00                fiq_aarch32
                0x000000003000cf80                serror_aarch32
 .vectors       0x000000003000d000      0x800 ./t186ref/tegra/t186/debug/bl31/wa_cve_2017_5715_mmu.o
                0x000000003000d000                wa_cve_2017_5715_mmu_vbar
                0x000000003000e000                . = ALIGN (0x1000)
 *fill*         0x000000003000d800      0x800 
                0x000000003000e000                __TEXT_END__ = .

.iplt           0x000000003000e000        0x0
 .iplt          0x000000003000e000        0x0 ./t186ref/tegra/t186/debug/bl31/build_message.o

.rela.dyn       0x000000003000e000        0x0
 .rela.iplt     0x000000003000e000        0x0 ./t186ref/tegra/t186/debug/bl31/build_message.o
 .rela.got      0x000000003000e000        0x0 ./t186ref/tegra/t186/debug/bl31/build_message.o
 .rela.text.tegra_get_bl31_text_start
                0x000000003000e000        0x0 ./t186ref/tegra/t186/debug/bl31/build_message.o
 .rela.text.tegra_get_bl31_text_end
                0x000000003000e000        0x0 ./t186ref/tegra/t186/debug/bl31/build_message.o
 .rela.text.tegra_get_bl31_rw_start
                0x000000003000e000        0x0 ./t186ref/tegra/t186/debug/bl31/build_message.o
 .rela.text.tegra_get_bl31_rw_end
                0x000000003000e000        0x0 ./t186ref/tegra/t186/debug/bl31/build_message.o
 .rela.text.tegra_get_bl31_rodata_start
                0x000000003000e000        0x0 ./t186ref/tegra/t186/debug/bl31/build_message.o
 .rela.text.tegra_get_bl31_rodata_end
                0x000000003000e000        0x0 ./t186ref/tegra/t186/debug/bl31/build_message.o
 .relacpu_ops   0x000000003000e000        0x0 ./t186ref/tegra/t186/debug/bl31/build_message.o
 .rela.text.tegra186_cpu_reset_handler
                0x000000003000e000        0x0 ./t186ref/tegra/t186/debug/bl31/build_message.o
 .rela.text.bl31_entrypoint
                0x000000003000e000        0x0 ./t186ref/tegra/t186/debug/bl31/build_message.o
 .rela.text.smc_handler
                0x000000003000e000        0x0 ./t186ref/tegra/t186/debug/bl31/build_message.o
 .rela.text._cpu_data_by_index
                0x000000003000e000        0x0 ./t186ref/tegra/t186/debug/bl31/build_message.o
 .rela.text.get_cpu_ops_ptr
                0x000000003000e000        0x0 ./t186ref/tegra/t186/debug/bl31/build_message.o

.rodata         0x000000003000e000     0x4000
                0x000000003000e000                __RODATA_START__ = .
 *(.rodata*)
 .rodata.build_message
                0x000000003000e000       0x1e ./t186ref/tegra/t186/debug/bl31/build_message.o
                0x000000003000e000                build_message
 .rodata.version_string
                0x000000003000e01e        0xd ./t186ref/tegra/t186/debug/bl31/build_message.o
                0x000000003000e01e                version_string
 .rodata.timer_init.str1.1
                0x000000003000e02b       0x71 ./t186ref/tegra/t186/debug/bl31/delay_timer.o
 .rodata.udelay.str1.1
                0x000000003000e09c       0xa4 ./t186ref/tegra/t186/debug/bl31/delay_timer.o
 .rodata.boot_profiler_init.str1.1
                0x000000003000e140       0x54 ./t186ref/tegra/t186/debug/bl31/profiler.o
 .rodata.bl31_check_ns_address.str1.1
                0x000000003000e194       0x4d ./t186ref/tegra/t186/debug/bl31/tegra_bl31_setup.o
 .rodata.bl31_early_platform_setup.str1.1
                0x000000003000e1e1       0x9d ./t186ref/tegra/t186/debug/bl31/tegra_bl31_setup.o
 .rodata.bl31_plat_arch_setup.str1.1
                0x000000003000e27e       0x2b ./t186ref/tegra/t186/debug/bl31/tegra_bl31_setup.o
 .rodata.bl31_plat_runtime_setup.str1.1
                0x000000003000e2a9        0xf ./t186ref/tegra/t186/debug/bl31/tegra_bl31_setup.o
 .rodata.bl31_platform_setup.str1.1
                0x000000003000e2b8       0x2b ./t186ref/tegra/t186/debug/bl31/tegra_bl31_setup.o
 .rodata.CSWTCH.8
                0x000000003000e2e3        0x7 ./t186ref/tegra/t186/debug/bl31/tegra_platform.o
 .rodata.CSWTCH.9
                0x000000003000e2ea        0x8 ./t186ref/tegra/t186/debug/bl31/tegra_platform.o
 .rodata.__func__.2750
                0x000000003000e2f2       0x12 ./t186ref/tegra/t186/debug/bl31/tegra_pm.o
 .rodata.tegra_cpu_standby.str1.1
                0x000000003000e304       0x14 ./t186ref/tegra/t186/debug/bl31/tegra_pm.o
 .rodata.tegra_validate_power_state.str1.1
                0x000000003000e318       0x36 ./t186ref/tegra/t186/debug/bl31/tegra_pm.o
 .rodata.__func__.2520
                0x000000003000e34e       0x12 ./t186ref/tegra/t186/debug/bl31/tegra_sip_calls.o
 .rodata.str1.1
                0x000000003000e360        0xf ./t186ref/tegra/t186/debug/bl31/tegra_sip_calls.o
 .rodata.tegra_sip_handler.str1.1
                0x000000003000e36f       0x88 ./t186ref/tegra/t186/debug/bl31/tegra_sip_calls.o
 .rodata.gicd_set_ipriorityr.str1.1
                0x000000003000e3f7       0xb4 ./t186ref/tegra/t186/debug/bl31/gic_v2.o
 .rodata.__func__.1480
                0x000000003000e4ab       0x1e ./t186ref/tegra/t186/debug/bl31/intf.o
 .rodata.__func__.1527
                0x000000003000e4c9       0x1f ./t186ref/tegra/t186/debug/bl31/intf.o
 .rodata.__func__.1538
                0x000000003000e4e8       0x14 ./t186ref/tegra/t186/debug/bl31/intf.o
 .rodata.__func__.1553
                0x000000003000e4fc       0x1c ./t186ref/tegra/t186/debug/bl31/intf.o
 .rodata.__func__.1559
                0x000000003000e518       0x1d ./t186ref/tegra/t186/debug/bl31/intf.o
 .rodata.tegra_bpmp_ipc_init.str1.1
                0x000000003000e535       0x7a ./t186ref/tegra/t186/debug/bl31/intf.o
 .rodata.tegra_bpmp_ipc_reset_module.str1.1
                0x000000003000e5af       0xae ./t186ref/tegra/t186/debug/bl31/intf.o
 .rodata.tegra_bpmp_ipc_send_req_atomic.constprop.0.str1.1
                0x000000003000e65d       0xac ./t186ref/tegra/t186/debug/bl31/intf.o
 .rodata.ivc_frame_pointer.part.4.str1.1
                0x000000003000e709       0x45 ./t186ref/tegra/t186/debug/bl31/ivc.o
 .rodata.tegra_ivc_init.str1.1
                0x000000003000e74e       0xb4 ./t186ref/tegra/t186/debug/bl31/ivc.o
 .rodata.tegra_ivc_total_queue_size.str1.1
                0x000000003000e802       0x32 ./t186ref/tegra/t186/debug/bl31/ivc.o
 .rodata.plat_interrupt_type_to_line.str1.1
                0x000000003000e834       0x72 ./t186ref/tegra/t186/debug/bl31/gic.o
 .rodata.tegra_gic_setup.str1.1
                0x000000003000e8a6       0x58 ./t186ref/tegra/t186/debug/bl31/gic.o
 .rodata.tegra_gpcdma_memcpy_priv.str1.1
                0x000000003000e8fe       0x3f ./t186ref/tegra/t186/debug/bl31/gpcdma.o
 .rodata.tegra_clear_videomem.str1.1
                0x000000003000e93d       0x3f ./t186ref/tegra/t186/debug/bl31/memctrl_v2.o
 .rodata.tegra_memctrl_setup.str1.1
                0x000000003000e97c       0x19 ./t186ref/tegra/t186/debug/bl31/memctrl_v2.o
 .rodata.tegra_memctrl_tzram_setup.str1.1
                0x000000003000e995       0x24 ./t186ref/tegra/t186/debug/bl31/memctrl_v2.o
 .rodata.tegra_smmu_save_context.str1.1
                0x000000003000e9b9       0xd8 ./t186ref/tegra/t186/debug/bl31/smmu.o
 .rodata.__func__.2968
                0x000000003000ea91       0x14 ./t186ref/tegra/t186/debug/bl31/mce.o
 .rodata.mce_command_handler.str1.1
                0x000000003000eaa5      0x1cb ./t186ref/tegra/t186/debug/bl31/mce.o
 .rodata.mce_verify_firmware_version.str1.1
                0x000000003000ec70       0x4a ./t186ref/tegra/t186/debug/bl31/mce.o
 .rodata.__func__.3093
                0x000000003000ecba       0x11 ./t186ref/tegra/t186/debug/bl31/ari.o
 .rodata.__func__.3136
                0x000000003000eccb       0x13 ./t186ref/tegra/t186/debug/bl31/ari.o
 .rodata.__func__.3144
                0x000000003000ecde       0x13 ./t186ref/tegra/t186/debug/bl31/ari.o
 .rodata.__func__.3153
                0x000000003000ecf1       0x10 ./t186ref/tegra/t186/debug/bl31/ari.o
 .rodata.__func__.3209
                0x000000003000ed01       0x10 ./t186ref/tegra/t186/debug/bl31/ari.o
 .rodata.ari_enter_cstate.str1.1
                0x000000003000ed11       0x22 ./t186ref/tegra/t186/debug/bl31/ari.o
 .rodata.ari_is_ccx_allowed.str1.1
                0x000000003000ed33       0x1a ./t186ref/tegra/t186/debug/bl31/ari.o
 .rodata.ari_misc_ccplex.str1.1
                0x000000003000ed4d       0x22 ./t186ref/tegra/t186/debug/bl31/ari.o
 .rodata.ari_online_core.str1.1
                0x000000003000ed6f       0x4a ./t186ref/tegra/t186/debug/bl31/ari.o
 .rodata.ari_read_write_uncore_perfmon.str1.1
                0x000000003000edb9       0x1d ./t186ref/tegra/t186/debug/bl31/ari.o
 .rodata.ari_request_wait.constprop.1.str1.1
                0x000000003000edd6       0x6d ./t186ref/tegra/t186/debug/bl31/ari.o
 .rodata.__func__.3115
                0x000000003000ee43       0x11 ./t186ref/tegra/t186/debug/bl31/nvg.o
 .rodata.__func__.3155
                0x000000003000ee54       0x13 ./t186ref/tegra/t186/debug/bl31/nvg.o
 .rodata.__func__.3163
                0x000000003000ee67       0x10 ./t186ref/tegra/t186/debug/bl31/nvg.o
 .rodata.nvg_enter_cstate.str1.1
                0x000000003000ee77       0x22 ./t186ref/tegra/t186/debug/bl31/nvg.o
 .rodata.nvg_online_core.str1.1
                0x000000003000ee77       0x4a ./t186ref/tegra/t186/debug/bl31/nvg.o
 .rodata.__func__.2561
                0x000000003000ee77       0x1c ./t186ref/tegra/t186/debug/bl31/se.o
 .rodata.__func__.2610
                0x000000003000ee93       0x1a ./t186ref/tegra/t186/debug/bl31/se.o
 .rodata.tegra_se_save_sha256_hash.str1.1
                0x000000003000eead      0x144 ./t186ref/tegra/t186/debug/bl31/se.o
 .rodata.str1.1
                0x000000003000eff1      0x217 ./t186ref/tegra/t186/debug/bl31/plat_memctrl.o
 .rodata.tegra186_memctrl_reconfig_mss_clients.str1.1
                0x000000003000f208       0x9c ./t186ref/tegra/t186/debug/bl31/plat_memctrl.o
 .rodata.tegra186_streamid_override_regs
                0x000000003000f2a4      0x120 ./t186ref/tegra/t186/debug/bl31/plat_memctrl.o
 .rodata.tegra186_txn_override_cfgs
                0x000000003000f3c4       0xf8 ./t186ref/tegra/t186/debug/bl31/plat_memctrl.o
 .rodata.__func__.3380
                0x000000003000f4bc       0x1f ./t186ref/tegra/t186/debug/bl31/plat_psci_handlers.o
 .rodata.__func__.3438
                0x000000003000f4db       0x18 ./t186ref/tegra/t186/debug/bl31/plat_psci_handlers.o
 .rodata.tegra_soc_pwr_domain_on.str1.1
                0x000000003000f4f3       0x26 ./t186ref/tegra/t186/debug/bl31/plat_psci_handlers.o
 .rodata.tegra_soc_pwr_domain_power_down_wfi.str1.1
                0x000000003000f519       0xb8 ./t186ref/tegra/t186/debug/bl31/plat_psci_handlers.o
 .rodata.tegra_soc_validate_power_state.str1.1
                0x000000003000f5d1       0x28 ./t186ref/tegra/t186/debug/bl31/plat_psci_handlers.o
 .rodata.plat_relocate_bl32_image.str1.1
                0x000000003000f5f9       0x96 ./t186ref/tegra/t186/debug/bl31/plat_setup.o
 *fill*         0x000000003000f68f        0x1 
 .rodata.tegra186_sec_irqs
                0x000000003000f690       0x18 ./t186ref/tegra/t186/debug/bl31/plat_setup.o
 .rodata.tegra186_uart_addresses
                0x000000003000f6a8       0x20 ./t186ref/tegra/t186/debug/bl31/plat_setup.o
 .rodata.tegra_mmap
                0x000000003000f6c8      0x2e0 ./t186ref/tegra/t186/debug/bl31/plat_setup.o
 .rodata.tegra_power_domain_tree_desc
                0x000000003000f9a8        0x4 ./t186ref/tegra/t186/debug/bl31/plat_setup.o
 .rodata.bl31_main.str1.1
                0x000000003000f9ac       0x13 ./t186ref/tegra/t186/debug/bl31/bl31_main.o
 .rodata.bl31_prepare_next_image_entry.str1.1
                0x000000003000f9bf       0xa9 ./t186ref/tegra/t186/debug/bl31/bl31_main.o
 .rodata.get_arm_std_svc_args.str1.1
                0x000000003000fa68       0x2b ./t186ref/tegra/t186/debug/bl31/bl31_main.o
 .rodata.get_scr_el3_from_routing_model.str1.1
                0x000000003000fa93       0x16 ./t186ref/tegra/t186/debug/bl31/interrupt_mgmt.o
                                         0x39 (size before relaxing)
 .rodata.cm_get_context.str1.1
                0x000000003000faa9       0x36 ./t186ref/tegra/t186/debug/bl31/bl31_context_mgmt.o
 .rodata.cm_get_context_by_index.str1.1
                0x000000003000fadf       0x23 ./t186ref/tegra/t186/debug/bl31/bl31_context_mgmt.o
 .rodata.handle_runtime_svc.str1.1
                0x000000003000fadf       0x24 ./t186ref/tegra/t186/debug/bl31/runtime_svc.o
 .rodata.runtime_svc_init.str1.1
                0x000000003000fb03       0x93 ./t186ref/tegra/t186/debug/bl31/runtime_svc.o
 .rodata.str1.1
                0x000000003000fb96        0xd ./t186ref/tegra/t186/debug/bl31/arm_arch_svc_setup.o
 .rodata.std_svc_setup.str1.1
                0x000000003000fba3       0x2f ./t186ref/tegra/t186/debug/bl31/std_svc_setup.o
 .rodata.str1.1
                0x000000003000fbd2        0x8 ./t186ref/tegra/t186/debug/bl31/std_svc_setup.o
 .rodata.cm_init_context_common.str1.1
                0x000000003000fbda       0x33 ./t186ref/tegra/t186/debug/bl31/context_mgmt.o
 .rodata.cm_set_next_context.str1.1
                0x000000003000fc0d       0x3e ./t186ref/tegra/t186/debug/bl31/context_mgmt.o
 .rodata.cm_write_scr_el3_bit.str1.1
                0x000000003000fc4b       0x42 ./t186ref/tegra/t186/debug/bl31/context_mgmt.o
 .rodata.errata_print_msg.str1.1
                0x000000003000fc8d       0x57 ./t186ref/tegra/t186/debug/bl31/errata_report.o
 .rodata.psci_do_cpu_off.str1.1
                0x000000003000fce4       0x3d ./t186ref/tegra/t186/debug/bl31/psci_off.o
 .rodata.psci_cpu_on_finish.str1.1
                0x000000003000fd21       0x3b ./t186ref/tegra/t186/debug/bl31/psci_on.o
 .rodata.psci_cpu_on_start.str1.1
                0x000000003000fd5c      0x162 ./t186ref/tegra/t186/debug/bl31/psci_on.o
 .rodata.psci_cpu_suspend_finish.str1.1
                0x000000003000febe       0xa0 ./t186ref/tegra/t186/debug/bl31/psci_suspend.o
 .rodata.psci_cpu_suspend_start.str1.1
                0x000000003000ff5e       0x80 ./t186ref/tegra/t186/debug/bl31/psci_suspend.o
 .rodata.psci_do_state_coordination.str1.1
                0x000000003000ffde       0x1f ./t186ref/tegra/t186/debug/bl31/psci_common.o
 .rodata.psci_is_last_on_cpu.str1.1
                0x000000003000fffd       0x33 ./t186ref/tegra/t186/debug/bl31/psci_common.o
 .rodata.psci_query_sys_suspend_pwrstate.str1.1
                0x0000000030010030       0x36 ./t186ref/tegra/t186/debug/bl31/psci_common.o
 .rodata.psci_register_spd_pm_hook.str1.1
                0x0000000030010066        0xb ./t186ref/tegra/t186/debug/bl31/psci_common.o
 .rodata.psci_set_req_local_pwr_state.part.0.str1.1
                0x0000000030010071       0x31 ./t186ref/tegra/t186/debug/bl31/psci_common.o
 .rodata.psci_spd_migrate_info.str1.1
                0x00000000300100a2       0xa0 ./t186ref/tegra/t186/debug/bl31/psci_common.o
 .rodata.psci_validate_power_state.str1.1
                0x0000000030010142       0x2f ./t186ref/tegra/t186/debug/bl31/psci_common.o
 .rodata.psci_warmboot_entrypoint.str1.1
                0x0000000030010171       0x28 ./t186ref/tegra/t186/debug/bl31/psci_common.o
 *fill*         0x0000000030010199        0x3 
 .rodata.psci_smc_handler
                0x000000003001019c       0x1e ./t186ref/tegra/t186/debug/bl31/psci_main.o
 .rodata.psci_cpu_off.str1.1
                0x00000000300101ba       0x14 ./t186ref/tegra/t186/debug/bl31/psci_main.o
 .rodata.psci_cpu_suspend.str1.1
                0x00000000300101ce       0xba ./t186ref/tegra/t186/debug/bl31/psci_main.o
 .rodata.psci_migrate.str1.1
                0x0000000030010288       0x3c ./t186ref/tegra/t186/debug/bl31/psci_main.o
                                         0x6d (size before relaxing)
 .rodata.psci_node_hw_state.str1.1
                0x00000000300102c4       0xa5 ./t186ref/tegra/t186/debug/bl31/psci_main.o
 .rodata.psci_system_suspend.str1.1
                0x0000000030010369       0xd0 ./t186ref/tegra/t186/debug/bl31/psci_main.o
 .rodata.psci_setup.str1.1
                0x0000000030010439       0xb0 ./t186ref/tegra/t186/debug/bl31/psci_setup.o
 .rodata.psci_system_off.str1.1
                0x00000000300104e9       0x40 ./t186ref/tegra/t186/debug/bl31/psci_system_off.o
 .rodata.psci_system_reset.str1.1
                0x0000000030010529       0x27 ./t186ref/tegra/t186/debug/bl31/psci_system_off.o
 .rodata.bakery_lock_get.str1.1
                0x0000000030010550       0x84 ./t186ref/tegra/t186/debug/bl31/bakery_lock_normal.o
 .rodata.bakery_lock_release.str1.1
                0x00000000300105d4       0x84 ./t186ref/tegra/t186/debug/bl31/bakery_lock_normal.o
                                         0x2c (size before relaxing)
 .rodata.__func__.2572
                0x00000000300105d4       0x17 ./t186ref/tegra/t186/debug/bl31/trusty.o
 .rodata.__func__.2586
                0x00000000300105eb       0x10 ./t186ref/tegra/t186/debug/bl31/trusty.o
 .rodata.str1.1
                0x00000000300105fb       0x17 ./t186ref/tegra/t186/debug/bl31/trusty.o
 .rodata.trusty_context_switch.str1.1
                0x0000000030010612       0x99 ./t186ref/tegra/t186/debug/bl31/trusty.o
 .rodata.trusty_fiq_handler.str1.1
                0x00000000300106ab       0x19 ./t186ref/tegra/t186/debug/bl31/trusty.o
 .rodata.trusty_init.str1.1
                0x00000000300106c4       0x19 ./t186ref/tegra/t186/debug/bl31/trusty.o
                                         0x10 (size before relaxing)
 .rodata.trusty_smc_handler.str1.1
                0x00000000300106c4       0x41 ./t186ref/tegra/t186/debug/bl31/trusty.o
 .rodata.tf_printf.str1.1
                0x0000000030010705        0x3 ./t186ref/tegra/t186/debug/bl31/tf_printf.o
 .rodata.__assert.str1.1
                0x0000000030010708       0x16 ./t186ref/tegra/t186/debug/bl31/assert.o
 .rodata.enable_mmu_arch.str1.1
                0x000000003001071e       0x27 ./t186ref/tegra/t186/debug/bl31/xlat_tables_arch.o
 .rodata.init_xlat_tables_arch.str1.1
                0x0000000030010745       0x6d ./t186ref/tegra/t186/debug/bl31/xlat_tables_arch.o
 .rodata.is_mmu_enabled.str1.1
                0x00000000300107b2       0x3a ./t186ref/tegra/t186/debug/bl31/xlat_tables_arch.o
 .rodata.pa_range_bits_arr
                0x00000000300107ec       0x18 ./t186ref/tegra/t186/debug/bl31/xlat_tables_arch.o
 .rodata.xlat_arch_current_el.str1.1
                0x0000000030010804        0x7 ./t186ref/tegra/t186/debug/bl31/xlat_tables_arch.o
 .rodata.xlat_arch_get_xn_desc.str1.1
                0x000000003001080b        0x8 ./t186ref/tegra/t186/debug/bl31/xlat_tables_arch.o
 .rodata.init_xlat_tables.str1.1
                0x0000000030010813       0xc5 ./t186ref/tegra/t186/debug/bl31/xlat_tables_common.o
 .rodata.init_xlation_table.str1.1
                0x00000000300108d8       0x56 ./t186ref/tegra/t186/debug/bl31/xlat_tables_internal.o
 .rodata.mmap_add_region_ctx.str1.1
                0x000000003001092e       0x71 ./t186ref/tegra/t186/debug/bl31/xlat_tables_internal.o
 .rodata.mmap_remove_dynamic_region_ctx.str1.1
                0x000000003001099f       0x1d ./t186ref/tegra/t186/debug/bl31/xlat_tables_internal.o
 .rodata.xlat_table_get_index.str1.1
                0x00000000300109bc       0x2a ./t186ref/tegra/t186/debug/bl31/xlat_tables_internal.o
                                         0x30 (size before relaxing)
 .rodata.xlat_tables_map_region.str1.1
                0x00000000300109e6       0xef ./t186ref/tegra/t186/debug/bl31/xlat_tables_internal.o
 .rodata.xlat_tables_unmap_region.str1.1
                0x0000000030010ad5       0x17 ./t186ref/tegra/t186/debug/bl31/xlat_tables_internal.o
 .rodata        0x0000000030010aec       0x23 ./t186ref/tegra/t186/debug/bl31/denver.o
 .rodata.denver_regs
                0x0000000030010b0f        0xb ./t186ref/tegra/t186/debug/bl31/denver.o
 .rodata        0x0000000030010b1a       0x7c ./t186ref/tegra/t186/debug/bl31/cortex_a57.o
 .rodata.cortex_a57_regs
                0x0000000030010b96       0x29 ./t186ref/tegra/t186/debug/bl31/cortex_a57.o
 .rodata.gic_reg_name
                0x0000000030010bbf       0x66 ./t186ref/tegra/t186/debug/bl31/crash_reporting.o
 .rodata.crash_prints
                0x0000000030010c25      0x2b0 ./t186ref/tegra/t186/debug/bl31/crash_reporting.o
 .rodata.str1.1
                0x0000000030010ed5       0x1f ./t186ref/tegra/t186/debug/bl31/cpu_helpers.o
 .rodata.assert_str
                0x0000000030010ef4       0x15 ./t186ref/tegra/t186/debug/bl31/debug.o
 .rodata.panic_str
                0x0000000030010f09       0x11 ./t186ref/tegra/t186/debug/bl31/debug.o
 .rodata.str1.1
                0x0000000030010f1a       0x1b ./t186ref/tegra/t186/debug/bl31/misc_helpers.o
                0x0000000030010f38                . = ALIGN (0x8)
 *fill*         0x0000000030010f35        0x3 
                0x0000000030010f38                __RT_SVC_DESCS_START__ = .
 *(rt_svc_descs)
 rt_svc_descs   0x0000000030010f38       0x20 ./t186ref/tegra/t186/debug/bl31/tegra_sip_calls.o
 rt_svc_descs   0x0000000030010f58       0x20 ./t186ref/tegra/t186/debug/bl31/arm_arch_svc_setup.o
 rt_svc_descs   0x0000000030010f78       0x20 ./t186ref/tegra/t186/debug/bl31/std_svc_setup.o
 rt_svc_descs   0x0000000030010f98       0x40 ./t186ref/tegra/t186/debug/bl31/trusty.o
                0x0000000030010fd8                __RT_SVC_DESCS_END__ = .
                0x0000000030010fd8                . = ALIGN (0x8)
                0x0000000030010fd8                __CPU_OPS_START__ = .
 *(cpu_ops)
 cpu_ops        0x0000000030010fd8      0x190 ./t186ref/tegra/t186/debug/bl31/denver.o
 cpu_ops        0x0000000030011168       0x50 ./t186ref/tegra/t186/debug/bl31/cortex_a57.o
                0x00000000300111b8                __CPU_OPS_END__ = .
                0x0000000030012000                . = ALIGN (0x1000)
 *fill*         0x00000000300111b8      0xe48 
                0x0000000030012000                __RODATA_END__ = .
                0x00000000000000a0                __RT_SVC_DESCS_SIZE__ = (__RT_SVC_DESCS_END__ - __RT_SVC_DESCS_START__)
                0x0000000000000001                ASSERT ((__CPU_OPS_END__ > __CPU_OPS_START__), cpu_ops not defined for this platform.)
                0x0000000030012000                __RW_START__ = .

.data           0x0000000030012000     0x2b20
                0x0000000030012000                __DATA_START__ = .
 *(.data*)
 .data.plat_bl31_params_from_bl2
                0x0000000030012000       0x38 ./t186ref/tegra/t186/debug/bl31/tegra_bl31_setup.o
 .data.rel.local.tegra_plat_psci_ops
                0x0000000030012038       0x78 ./t186ref/tegra/t186/debug/bl31/tegra_pm.o
 .data.rel.ari_mce_ops
                0x00000000300120b0       0x98 ./t186ref/tegra/t186/debug/bl31/mce.o
 .data.rel.nvg_mce_ops
                0x0000000030012148       0x98 ./t186ref/tegra/t186/debug/bl31/mce.o
 .data.rel.ro.local.mce_cfg_table
                0x00000000300121e0       0x60 ./t186ref/tegra/t186/debug/bl31/mce.o
 .data.rel.local.tegra186_mc_settings
                0x0000000030012240       0x40 ./t186ref/tegra/t186/debug/bl31/plat_memctrl.o
 .data.rel.ro.local.tegra186_streamid_sec_cfgs
                0x0000000030012280      0x6c0 ./t186ref/tegra/t186/debug/bl31/plat_memctrl.o
 .data.tegra186_smmu_context
                0x0000000030012940     0x20e0 ./t186ref/tegra/t186/debug/bl31/plat_smmu.o
 .data.next_image_type
                0x0000000030014a20        0x4 ./t186ref/tegra/t186/debug/bl31/bl31_main.o
 *fill*         0x0000000030014a24        0x4 
 .data.rel.ro.psci_args.2559
                0x0000000030014a28       0x10 ./t186ref/tegra/t186/debug/bl31/bl31_main.o
 .data.rel.ro.local.trusty_pm
                0x0000000030014a38       0x48 ./t186ref/tegra/t186/debug/bl31/trusty.o
 .data.rel.local.tf_xlat_ctx
                0x0000000030014a80       0x70 ./t186ref/tegra/t186/debug/bl31/xlat_tables_common.o
 .data.console_base
                0x0000000030014af0        0x8 ./t186ref/tegra/t186/debug/bl31/console.o
 .data          0x0000000030014af8       0x18 ./t186ref/tegra/t186/debug/bl31/tegra_helpers.o
                0x0000000030014af8                tegra_sec_entry_point
                0x0000000030014b00                tegra_bl31_phys_base
                0x0000000030014b08                tegra_console_base
 .data          0x0000000030014b10        0x8 ./t186ref/tegra/t186/debug/bl31/denver.o
 .data          0x0000000030014b18        0x8 ./t186ref/tegra/t186/debug/bl31/cortex_a57.o
                0x0000000030014b20                __DATA_END__ = .

.igot.plt       0x0000000030014b20        0x0
 .igot.plt      0x0000000030014b20        0x0 ./t186ref/tegra/t186/debug/bl31/build_message.o

.got            0x0000000030014b20       0x68
 .got           0x0000000030014b20       0x68 ./t186ref/tegra/t186/debug/bl31/build_message.o
                0x0000000030014b20                _GLOBAL_OFFSET_TABLE_

.got.plt        0x0000000030014b88       0x18
 .got.plt       0x0000000030014b88       0x18 ./t186ref/tegra/t186/debug/bl31/build_message.o

stacks          0x0000000030014bc0     0x2000
                0x0000000030014bc0                __STACKS_START__ = .
 *(tzfw_normal_stacks)
 tzfw_normal_stacks
                0x0000000030014bc0     0x2000 ./t186ref/tegra/t186/debug/bl31/platform_mp_stack.o
                0x0000000030016bc0                __STACKS_END__ = .

.bss            0x0000000030016c00     0x5e80
                0x0000000030016c00                __BSS_START__ = .
 *(.bss*)
 .bss.ops       0x0000000030016c00        0x8 ./t186ref/tegra/t186/debug/bl31/delay_timer.o
 .bss.cur       0x0000000030016c08        0x8 ./t186ref/tegra/t186/debug/bl31/profiler.o
 .bss.head      0x0000000030016c10        0x8 ./t186ref/tegra/t186/debug/bl31/profiler.o
 .bss.is_shmem_buf_mapped
                0x0000000030016c18        0x1 ./t186ref/tegra/t186/debug/bl31/profiler.o
 *fill*         0x0000000030016c19        0x7 
 .bss.shmem_base_addr
                0x0000000030016c20        0x8 ./t186ref/tegra/t186/debug/bl31/profiler.o
 .bss.tail      0x0000000030016c28        0x8 ./t186ref/tegra/t186/debug/bl31/profiler.o
 .bss.tmr       0x0000000030016c30        0x4 ./t186ref/tegra/t186/debug/bl31/profiler.o
 *fill*         0x0000000030016c34        0x4 
 .bss.bl32_image_ep_info
                0x0000000030016c38       0x58 ./t186ref/tegra/t186/debug/bl31/tegra_bl31_setup.o
 .bss.bl33_image_ep_info
                0x0000000030016c90       0x58 ./t186ref/tegra/t186/debug/bl31/tegra_bl31_setup.o
 .bss.tegra_timer_ops.2562
                0x0000000030016ce8       0x10 ./t186ref/tegra/t186/debug/bl31/tegra_delay_timer.o
 .bss.fiq_handler_active
                0x0000000030016cf8        0x4 ./t186ref/tegra/t186/debug/bl31/tegra_fiq_glue.o
 *fill*         0x0000000030016cfc        0x4 
 .bss.fiq_state
                0x0000000030016d00       0x80 ./t186ref/tegra/t186/debug/bl31/tegra_fiq_glue.o
 .bss.ns_fiq_handler_addr
                0x0000000030016d80        0x8 ./t186ref/tegra/t186/debug/bl31/tegra_fiq_glue.o
 .bss.ivc_ccplex_bpmp_channel
                0x0000000030016d88       0x28 ./t186ref/tegra/t186/debug/bl31/intf.o
 .bss.s_channel
                0x0000000030016db0       0x10 ./t186ref/tegra/t186/debug/bl31/intf.o
 .bss.g_irq_sec_ptr
                0x0000000030016dc0        0x8 ./t186ref/tegra/t186/debug/bl31/gic.o
 .bss.g_num_irqs
                0x0000000030016dc8        0x4 ./t186ref/tegra/t186/debug/bl31/gic.o
 .bss.init_done
                0x0000000030016dcc        0x1 ./t186ref/tegra/t186/debug/bl31/gpcdma.o
 *fill*         0x0000000030016dcd        0x3 
 .bss.video_mem_base
                0x0000000030016dd0        0x8 ./t186ref/tegra/t186/debug/bl31/memctrl_v2.o
 .bss.video_mem_size_mb
                0x0000000030016dd8        0x8 ./t186ref/tegra/t186/debug/bl31/memctrl_v2.o
 .bss.se_regs   0x0000000030016de0        0xc ./t186ref/tegra/t186/debug/bl31/plat_psci_handlers.o
 *fill*         0x0000000030016dec       0x14 
 .bss.tegra_percpu_data
                0x0000000030016e00      0x200 ./t186ref/tegra/t186/debug/bl31/plat_psci_handlers.o
 .bss.bl32_init
                0x0000000030017000        0x8 ./t186ref/tegra/t186/debug/bl31/bl31_main.o
 .bss.intr_type_descs
                0x0000000030017008       0x48 ./t186ref/tegra/t186/debug/bl31/interrupt_mgmt.o
 .bss.rt_svc_descs
                0x0000000030017050        0x8 ./t186ref/tegra/t186/debug/bl31/runtime_svc.o
 .bss.psci_req_local_pwr_states
                0x0000000030017058       0x10 ./t186ref/tegra/t186/debug/bl31/psci_common.o
 *fill*         0x0000000030017068        0x8 
 .bss.psci_ns_context
                0x0000000030017070     0x1180 ./t186ref/tegra/t186/debug/bl31/psci_setup.o
 .bss.trusty_cpu_ctx_array
                0x00000000300181f0     0x3c00 ./t186ref/tegra/t186/debug/bl31/trusty.o
 .bss.tcr_ps_bits
                0x000000003001bdf0        0x8 ./t186ref/tegra/t186/debug/bl31/xlat_tables_arch.o
 *fill*         0x000000003001bdf8        0x8 
 .bss.tf_base_xlat_table
                0x000000003001be00      0x100 ./t186ref/tegra/t186/debug/bl31/xlat_tables_common.o
 .bss.tf_mmap   0x000000003001bf00      0x380 ./t186ref/tegra/t186/debug/bl31/xlat_tables_common.o
 .bss.xlat_tables_mapped_regions
                0x000000003001c280       0x64 ./t186ref/tegra/t186/debug/bl31/xlat_tables_common.o
 *(COMMON)
 COMMON         0x000000003001c2e4       0x80 ./t186ref/tegra/t186/debug/bl31/runtime_svc.o
                0x000000003001c2e4                rt_svc_descs_indices
 *fill*         0x000000003001c364       0x1c 
 COMMON         0x000000003001c380      0x400 ./t186ref/tegra/t186/debug/bl31/cpu_data_array.o
                0x000000003001c380                percpu_data
 COMMON         0x000000003001c780       0xc0 ./t186ref/tegra/t186/debug/bl31/psci_common.o
                0x000000003001c780                psci_cpu_pd_nodes
                0x000000003001c800                psci_non_cpu_pd_nodes
                0x000000003001c830                psci_plat_pm_ops
                0x000000003001c838                psci_spd_pm
 COMMON         0x000000003001c840        0x4 ./t186ref/tegra/t186/debug/bl31/psci_setup.o
                0x000000003001c840                psci_caps
                0x000000003001c880                . = ALIGN (0x40)
 *fill*         0x000000003001c844       0x3c 
                0x000000003001c880                __BAKERY_LOCK_START__ = .
 *(bakery_lock)
 bakery_lock    0x000000003001c880        0xc ./t186ref/tegra/t186/debug/bl31/psci_common.o
                0x000000003001c880                psci_locks
                0x000000003001c8c0                . = ALIGN (0x40)
 *fill*         0x000000003001c88c       0x34 
                0x0000000000000040                __PERCPU_BAKERY_LOCK_SIZE__ = ABSOLUTE ((. - __BAKERY_LOCK_START__))
                0x000000003001ca80                . = (. + (__PERCPU_BAKERY_LOCK_SIZE__ * 0x7))
 *fill*         0x000000003001c8c0      0x1c0 
                0x000000003001ca80                __BAKERY_LOCK_END__ = .
                0x000000003001ca80                __BSS_END__ = .

xlat_table      0x000000003001d000    0x19000
 *(xlat_table)
 xlat_table     0x000000003001d000    0x19000 ./t186ref/tegra/t186/debug/bl31/xlat_tables_common.o
                0x0000000030036000                __RW_END__ = .
                0x0000000030036000                __BL31_END__ = .
                0x0000000000005e80                __BSS_SIZE__ = SIZEOF (.bss)
                0x0000000000000001                ASSERT ((. <= 0x3003ffff), BL31 image has exceeded its limit.)
LOAD ./t186ref/tegra/t186/debug/bl31/build_message.o
LOAD ./t186ref/tegra/t186/debug/bl31/delay_timer.o
LOAD ./t186ref/tegra/t186/debug/bl31/profiler.o
LOAD ./t186ref/tegra/t186/debug/bl31/tegra_bl31_setup.o
LOAD ./t186ref/tegra/t186/debug/bl31/tegra_common.o
LOAD ./t186ref/tegra/t186/debug/bl31/tegra_delay_timer.o
LOAD ./t186ref/tegra/t186/debug/bl31/tegra_fiq_glue.o
LOAD ./t186ref/tegra/t186/debug/bl31/tegra_platform.o
LOAD ./t186ref/tegra/t186/debug/bl31/tegra_pm.o
LOAD ./t186ref/tegra/t186/debug/bl31/tegra_sip_calls.o
LOAD ./t186ref/tegra/t186/debug/bl31/tegra_topology.o
LOAD ./t186ref/tegra/t186/debug/bl31/gic_v2.o
LOAD ./t186ref/tegra/t186/debug/bl31/intf.o
LOAD ./t186ref/tegra/t186/debug/bl31/ivc.o
LOAD ./t186ref/tegra/t186/debug/bl31/gic.o
LOAD ./t186ref/tegra/t186/debug/bl31/gpcdma.o
LOAD ./t186ref/tegra/t186/debug/bl31/memctrl_v2.o
LOAD ./t186ref/tegra/t186/debug/bl31/smmu.o
LOAD ./t186ref/tegra/t186/debug/bl31/mce.o
LOAD ./t186ref/tegra/t186/debug/bl31/ari.o
LOAD ./t186ref/tegra/t186/debug/bl31/nvg.o
LOAD ./t186ref/tegra/t186/debug/bl31/se.o
LOAD ./t186ref/tegra/t186/debug/bl31/plat_memctrl.o
LOAD ./t186ref/tegra/t186/debug/bl31/plat_psci_handlers.o
LOAD ./t186ref/tegra/t186/debug/bl31/plat_setup.o
LOAD ./t186ref/tegra/t186/debug/bl31/plat_secondary.o
LOAD ./t186ref/tegra/t186/debug/bl31/plat_sip_calls.o
LOAD ./t186ref/tegra/t186/debug/bl31/plat_smmu.o
LOAD ./t186ref/tegra/t186/debug/bl31/bl31_main.o
LOAD ./t186ref/tegra/t186/debug/bl31/interrupt_mgmt.o
LOAD ./t186ref/tegra/t186/debug/bl31/bl31_context_mgmt.o
LOAD ./t186ref/tegra/t186/debug/bl31/runtime_svc.o
LOAD ./t186ref/tegra/t186/debug/bl31/arm_arch_svc_setup.o
LOAD ./t186ref/tegra/t186/debug/bl31/std_svc_setup.o
LOAD ./t186ref/tegra/t186/debug/bl31/cpu_data_array.o
LOAD ./t186ref/tegra/t186/debug/bl31/context_mgmt.o
LOAD ./t186ref/tegra/t186/debug/bl31/errata_report.o
LOAD ./t186ref/tegra/t186/debug/bl31/psci_off.o
LOAD ./t186ref/tegra/t186/debug/bl31/psci_on.o
LOAD ./t186ref/tegra/t186/debug/bl31/psci_suspend.o
LOAD ./t186ref/tegra/t186/debug/bl31/psci_common.o
LOAD ./t186ref/tegra/t186/debug/bl31/psci_main.o
LOAD ./t186ref/tegra/t186/debug/bl31/psci_setup.o
LOAD ./t186ref/tegra/t186/debug/bl31/psci_system_off.o
LOAD ./t186ref/tegra/t186/debug/bl31/bakery_lock_normal.o
LOAD ./t186ref/tegra/t186/debug/bl31/trusty.o
LOAD ./t186ref/tegra/t186/debug/bl31/bl_common.o
LOAD ./t186ref/tegra/t186/debug/bl31/tf_printf.o
LOAD ./t186ref/tegra/t186/debug/bl31/assert.o
LOAD ./t186ref/tegra/t186/debug/bl31/mem.o
LOAD ./t186ref/tegra/t186/debug/bl31/putchar.o
LOAD ./t186ref/tegra/t186/debug/bl31/strlen.o
LOAD ./t186ref/tegra/t186/debug/bl31/strnlen.o
LOAD ./t186ref/tegra/t186/debug/bl31/xlat_tables_arch.o
LOAD ./t186ref/tegra/t186/debug/bl31/xlat_tables_common.o
LOAD ./t186ref/tegra/t186/debug/bl31/xlat_tables_internal.o
LOAD ./t186ref/tegra/t186/debug/bl31/console.o
LOAD ./t186ref/tegra/t186/debug/bl31/tegra_globals.o
LOAD ./t186ref/tegra/t186/debug/bl31/tegra_helpers.o
LOAD ./t186ref/tegra/t186/debug/bl31/16550_console.o
LOAD ./t186ref/tegra/t186/debug/bl31/denver.o
LOAD ./t186ref/tegra/t186/debug/bl31/cortex_a57.o
LOAD ./t186ref/tegra/t186/debug/bl31/nvg_helpers.o
LOAD ./t186ref/tegra/t186/debug/bl31/plat_trampoline.o
LOAD ./t186ref/tegra/t186/debug/bl31/bl31_entrypoint.o
LOAD ./t186ref/tegra/t186/debug/bl31/runtime_exceptions.o
LOAD ./t186ref/tegra/t186/debug/bl31/crash_reporting.o
LOAD ./t186ref/tegra/t186/debug/bl31/platform_mp_stack.o
LOAD ./t186ref/tegra/t186/debug/bl31/cpu_data.o
LOAD ./t186ref/tegra/t186/debug/bl31/cpu_helpers.o
LOAD ./t186ref/tegra/t186/debug/bl31/spinlock.o
LOAD ./t186ref/tegra/t186/debug/bl31/psci_helpers.o
LOAD ./t186ref/tegra/t186/debug/bl31/context.o
LOAD ./t186ref/tegra/t186/debug/bl31/wa_cve_2017_5715_mmu.o
LOAD ./t186ref/tegra/t186/debug/bl31/trusty_helpers.o
LOAD ./t186ref/tegra/t186/debug/bl31/debug.o
LOAD ./t186ref/tegra/t186/debug/bl31/cache_helpers.o
LOAD ./t186ref/tegra/t186/debug/bl31/misc_helpers.o
LOAD ./t186ref/tegra/t186/debug/bl31/platform_helpers.o
OUTPUT(t186ref/tegra/t186/debug/bl31/bl31.elf elf64-littleaarch64)

.debug_info     0x0000000000000000    0x227ae
 .debug_info    0x0000000000000000       0x81 ./t186ref/tegra/t186/debug/bl31/build_message.o
 .debug_info    0x0000000000000081      0x298 ./t186ref/tegra/t186/debug/bl31/delay_timer.o
 .debug_info    0x0000000000000319      0x454 ./t186ref/tegra/t186/debug/bl31/profiler.o
 .debug_info    0x000000000000076d      0xcc9 ./t186ref/tegra/t186/debug/bl31/tegra_bl31_setup.o
 .debug_info    0x0000000000001436      0x1f7 ./t186ref/tegra/t186/debug/bl31/tegra_common.o
 .debug_info    0x000000000000162d      0x2c0 ./t186ref/tegra/t186/debug/bl31/tegra_delay_timer.o
 .debug_info    0x00000000000018ed      0x595 ./t186ref/tegra/t186/debug/bl31/tegra_fiq_glue.o
 .debug_info    0x0000000000001e82      0x646 ./t186ref/tegra/t186/debug/bl31/tegra_platform.o
 .debug_info    0x00000000000024c8      0xc11 ./t186ref/tegra/t186/debug/bl31/tegra_pm.o
 .debug_info    0x00000000000030d9      0x63e ./t186ref/tegra/t186/debug/bl31/tegra_sip_calls.o
 .debug_info    0x0000000000003717     0x12bb ./t186ref/tegra/t186/debug/bl31/gic_v2.o
 .debug_info    0x00000000000049d2      0xeaf ./t186ref/tegra/t186/debug/bl31/intf.o
 .debug_info    0x0000000000005881     0x1115 ./t186ref/tegra/t186/debug/bl31/ivc.o
 .debug_info    0x0000000000006996      0xf9b ./t186ref/tegra/t186/debug/bl31/gic.o
 .debug_info    0x0000000000007931      0x94b ./t186ref/tegra/t186/debug/bl31/gpcdma.o
 .debug_info    0x000000000000827c     0x11ea ./t186ref/tegra/t186/debug/bl31/memctrl_v2.o
 .debug_info    0x0000000000009466      0x912 ./t186ref/tegra/t186/debug/bl31/smmu.o
 .debug_info    0x0000000000009d78      0xf2b ./t186ref/tegra/t186/debug/bl31/mce.o
 .debug_info    0x000000000000aca3     0x1e3d ./t186ref/tegra/t186/debug/bl31/ari.o
 .debug_info    0x000000000000cae0      0x9f2 ./t186ref/tegra/t186/debug/bl31/nvg.o
 .debug_info    0x000000000000d4d2      0xecd ./t186ref/tegra/t186/debug/bl31/se.o
 .debug_info    0x000000000000e39f     0x2c9f ./t186ref/tegra/t186/debug/bl31/plat_memctrl.o
 .debug_info    0x000000000001103e     0x1105 ./t186ref/tegra/t186/debug/bl31/plat_psci_handlers.o
 .debug_info    0x0000000000012143      0xae2 ./t186ref/tegra/t186/debug/bl31/plat_setup.o
 .debug_info    0x0000000000012c25      0x385 ./t186ref/tegra/t186/debug/bl31/plat_secondary.o
 .debug_info    0x0000000000012faa      0x429 ./t186ref/tegra/t186/debug/bl31/plat_sip_calls.o
 .debug_info    0x00000000000133d3      0x1ab ./t186ref/tegra/t186/debug/bl31/plat_smmu.o
 .debug_info    0x000000000001357e      0x6fe ./t186ref/tegra/t186/debug/bl31/bl31_main.o
 .debug_info    0x0000000000013c7c      0x6d7 ./t186ref/tegra/t186/debug/bl31/interrupt_mgmt.o
 .debug_info    0x0000000000014353      0x894 ./t186ref/tegra/t186/debug/bl31/bl31_context_mgmt.o
 .debug_info    0x0000000000014be7      0x64d ./t186ref/tegra/t186/debug/bl31/runtime_svc.o
 .debug_info    0x0000000000015234      0x483 ./t186ref/tegra/t186/debug/bl31/arm_arch_svc_setup.o
 .debug_info    0x00000000000156b7      0x739 ./t186ref/tegra/t186/debug/bl31/std_svc_setup.o
 .debug_info    0x0000000000015df0      0x215 ./t186ref/tegra/t186/debug/bl31/cpu_data_array.o
 .debug_info    0x0000000000016005     0x10b8 ./t186ref/tegra/t186/debug/bl31/context_mgmt.o
 .debug_info    0x00000000000170bd      0x2b8 ./t186ref/tegra/t186/debug/bl31/errata_report.o
 .debug_info    0x0000000000017375      0xa19 ./t186ref/tegra/t186/debug/bl31/psci_off.o
 .debug_info    0x0000000000017d8e      0xc2f ./t186ref/tegra/t186/debug/bl31/psci_on.o
 .debug_info    0x00000000000189bd      0xe89 ./t186ref/tegra/t186/debug/bl31/psci_suspend.o
 .debug_info    0x0000000000019846     0x1ba2 ./t186ref/tegra/t186/debug/bl31/psci_common.o
 .debug_info    0x000000000001b3e8     0x130b ./t186ref/tegra/t186/debug/bl31/psci_main.o
 .debug_info    0x000000000001c6f3      0xe12 ./t186ref/tegra/t186/debug/bl31/psci_setup.o
 .debug_info    0x000000000001d505      0x6a0 ./t186ref/tegra/t186/debug/bl31/psci_system_off.o
 .debug_info    0x000000000001dba5      0x784 ./t186ref/tegra/t186/debug/bl31/bakery_lock_normal.o
 .debug_info    0x000000000001e329     0x1506 ./t186ref/tegra/t186/debug/bl31/trusty.o
 .debug_info    0x000000000001f82f      0x28f ./t186ref/tegra/t186/debug/bl31/bl_common.o
 .debug_info    0x000000000001fabe      0x36a ./t186ref/tegra/t186/debug/bl31/tf_printf.o
 .debug_info    0x000000000001fe28      0x1ba ./t186ref/tegra/t186/debug/bl31/assert.o
 .debug_info    0x000000000001ffe2      0x2f3 ./t186ref/tegra/t186/debug/bl31/mem.o
 .debug_info    0x00000000000202d5       0xd4 ./t186ref/tegra/t186/debug/bl31/putchar.o
 .debug_info    0x00000000000203a9       0xe1 ./t186ref/tegra/t186/debug/bl31/strlen.o
 .debug_info    0x000000000002048a      0x8d8 ./t186ref/tegra/t186/debug/bl31/xlat_tables_arch.o
 .debug_info    0x0000000000020d62      0x68d ./t186ref/tegra/t186/debug/bl31/xlat_tables_common.o
 .debug_info    0x00000000000213ef     0x10a5 ./t186ref/tegra/t186/debug/bl31/xlat_tables_internal.o
 .debug_info    0x0000000000022494       0x22 ./t186ref/tegra/t186/debug/bl31/console.o
 .debug_info    0x00000000000224b6       0x22 ./t186ref/tegra/t186/debug/bl31/tegra_globals.o
 .debug_info    0x00000000000224d8       0x22 ./t186ref/tegra/t186/debug/bl31/tegra_helpers.o
 .debug_info    0x00000000000224fa       0x22 ./t186ref/tegra/t186/debug/bl31/16550_console.o
 .debug_info    0x000000000002251c       0x22 ./t186ref/tegra/t186/debug/bl31/denver.o
 .debug_info    0x000000000002253e       0x22 ./t186ref/tegra/t186/debug/bl31/cortex_a57.o
 .debug_info    0x0000000000022560       0x22 ./t186ref/tegra/t186/debug/bl31/nvg_helpers.o
 .debug_info    0x0000000000022582       0x22 ./t186ref/tegra/t186/debug/bl31/plat_trampoline.o
 .debug_info    0x00000000000225a4       0x22 ./t186ref/tegra/t186/debug/bl31/bl31_entrypoint.o
 .debug_info    0x00000000000225c6       0x22 ./t186ref/tegra/t186/debug/bl31/runtime_exceptions.o
 .debug_info    0x00000000000225e8       0x22 ./t186ref/tegra/t186/debug/bl31/crash_reporting.o
 .debug_info    0x000000000002260a       0x22 ./t186ref/tegra/t186/debug/bl31/platform_mp_stack.o
 .debug_info    0x000000000002262c       0x22 ./t186ref/tegra/t186/debug/bl31/cpu_data.o
 .debug_info    0x000000000002264e       0x22 ./t186ref/tegra/t186/debug/bl31/cpu_helpers.o
 .debug_info    0x0000000000022670       0x22 ./t186ref/tegra/t186/debug/bl31/spinlock.o
 .debug_info    0x0000000000022692       0x22 ./t186ref/tegra/t186/debug/bl31/psci_helpers.o
 .debug_info    0x00000000000226b4       0x22 ./t186ref/tegra/t186/debug/bl31/context.o
 .debug_info    0x00000000000226d6       0x2e ./t186ref/tegra/t186/debug/bl31/wa_cve_2017_5715_mmu.o
 .debug_info    0x0000000000022704       0x22 ./t186ref/tegra/t186/debug/bl31/trusty_helpers.o
 .debug_info    0x0000000000022726       0x22 ./t186ref/tegra/t186/debug/bl31/debug.o
 .debug_info    0x0000000000022748       0x22 ./t186ref/tegra/t186/debug/bl31/cache_helpers.o
 .debug_info    0x000000000002276a       0x22 ./t186ref/tegra/t186/debug/bl31/misc_helpers.o
 .debug_info    0x000000000002278c       0x22 ./t186ref/tegra/t186/debug/bl31/platform_helpers.o

.debug_abbrev   0x0000000000000000     0x7662
 .debug_abbrev  0x0000000000000000       0x43 ./t186ref/tegra/t186/debug/bl31/build_message.o
 .debug_abbrev  0x0000000000000043      0x124 ./t186ref/tegra/t186/debug/bl31/delay_timer.o
 .debug_abbrev  0x0000000000000167      0x1b3 ./t186ref/tegra/t186/debug/bl31/profiler.o
 .debug_abbrev  0x000000000000031a      0x246 ./t186ref/tegra/t186/debug/bl31/tegra_bl31_setup.o
 .debug_abbrev  0x0000000000000560       0xc0 ./t186ref/tegra/t186/debug/bl31/tegra_common.o
 .debug_abbrev  0x0000000000000620      0x18c ./t186ref/tegra/t186/debug/bl31/tegra_delay_timer.o
 .debug_abbrev  0x00000000000007ac      0x1f5 ./t186ref/tegra/t186/debug/bl31/tegra_fiq_glue.o
 .debug_abbrev  0x00000000000009a1      0x157 ./t186ref/tegra/t186/debug/bl31/tegra_platform.o
 .debug_abbrev  0x0000000000000af8      0x329 ./t186ref/tegra/t186/debug/bl31/tegra_pm.o
 .debug_abbrev  0x0000000000000e21      0x232 ./t186ref/tegra/t186/debug/bl31/tegra_sip_calls.o
 .debug_abbrev  0x0000000000001053      0x201 ./t186ref/tegra/t186/debug/bl31/gic_v2.o
 .debug_abbrev  0x0000000000001254      0x2f6 ./t186ref/tegra/t186/debug/bl31/intf.o
 .debug_abbrev  0x000000000000154a      0x3bc ./t186ref/tegra/t186/debug/bl31/ivc.o
 .debug_abbrev  0x0000000000001906      0x337 ./t186ref/tegra/t186/debug/bl31/gic.o
 .debug_abbrev  0x0000000000001c3d      0x1e7 ./t186ref/tegra/t186/debug/bl31/gpcdma.o
 .debug_abbrev  0x0000000000001e24      0x34a ./t186ref/tegra/t186/debug/bl31/memctrl_v2.o
 .debug_abbrev  0x000000000000216e      0x21f ./t186ref/tegra/t186/debug/bl31/smmu.o
 .debug_abbrev  0x000000000000238d      0x377 ./t186ref/tegra/t186/debug/bl31/mce.o
 .debug_abbrev  0x0000000000002704      0x30e ./t186ref/tegra/t186/debug/bl31/ari.o
 .debug_abbrev  0x0000000000002a12      0x1cc ./t186ref/tegra/t186/debug/bl31/nvg.o
 .debug_abbrev  0x0000000000002bde      0x1f1 ./t186ref/tegra/t186/debug/bl31/se.o
 .debug_abbrev  0x0000000000002dcf      0x2a2 ./t186ref/tegra/t186/debug/bl31/plat_memctrl.o
 .debug_abbrev  0x0000000000003071      0x2f4 ./t186ref/tegra/t186/debug/bl31/plat_psci_handlers.o
 .debug_abbrev  0x0000000000003365      0x2f9 ./t186ref/tegra/t186/debug/bl31/plat_setup.o
 .debug_abbrev  0x000000000000365e      0x140 ./t186ref/tegra/t186/debug/bl31/plat_secondary.o
 .debug_abbrev  0x000000000000379e      0x1cb ./t186ref/tegra/t186/debug/bl31/plat_sip_calls.o
 .debug_abbrev  0x0000000000003969       0xc6 ./t186ref/tegra/t186/debug/bl31/plat_smmu.o
 .debug_abbrev  0x0000000000003a2f      0x231 ./t186ref/tegra/t186/debug/bl31/bl31_main.o
 .debug_abbrev  0x0000000000003c60      0x1fc ./t186ref/tegra/t186/debug/bl31/interrupt_mgmt.o
 .debug_abbrev  0x0000000000003e5c      0x28f ./t186ref/tegra/t186/debug/bl31/bl31_context_mgmt.o
 .debug_abbrev  0x00000000000040eb      0x24c ./t186ref/tegra/t186/debug/bl31/runtime_svc.o
 .debug_abbrev  0x0000000000004337      0x1ef ./t186ref/tegra/t186/debug/bl31/arm_arch_svc_setup.o
 .debug_abbrev  0x0000000000004526      0x23f ./t186ref/tegra/t186/debug/bl31/std_svc_setup.o
 .debug_abbrev  0x0000000000004765       0xef ./t186ref/tegra/t186/debug/bl31/cpu_data_array.o
 .debug_abbrev  0x0000000000004854      0x38b ./t186ref/tegra/t186/debug/bl31/context_mgmt.o
 .debug_abbrev  0x0000000000004bdf      0x15c ./t186ref/tegra/t186/debug/bl31/errata_report.o
 .debug_abbrev  0x0000000000004d3b      0x29f ./t186ref/tegra/t186/debug/bl31/psci_off.o
 .debug_abbrev  0x0000000000004fda      0x2c4 ./t186ref/tegra/t186/debug/bl31/psci_on.o
 .debug_abbrev  0x000000000000529e      0x32a ./t186ref/tegra/t186/debug/bl31/psci_suspend.o
 .debug_abbrev  0x00000000000055c8      0x454 ./t186ref/tegra/t186/debug/bl31/psci_common.o
 .debug_abbrev  0x0000000000005a1c      0x401 ./t186ref/tegra/t186/debug/bl31/psci_main.o
 .debug_abbrev  0x0000000000005e1d      0x34b ./t186ref/tegra/t186/debug/bl31/psci_setup.o
 .debug_abbrev  0x0000000000006168      0x133 ./t186ref/tegra/t186/debug/bl31/psci_system_off.o
 .debug_abbrev  0x000000000000629b      0x1e5 ./t186ref/tegra/t186/debug/bl31/bakery_lock_normal.o
 .debug_abbrev  0x0000000000006480      0x3d4 ./t186ref/tegra/t186/debug/bl31/trusty.o
 .debug_abbrev  0x0000000000006854       0xbc ./t186ref/tegra/t186/debug/bl31/bl_common.o
 .debug_abbrev  0x0000000000006910      0x190 ./t186ref/tegra/t186/debug/bl31/tf_printf.o
 .debug_abbrev  0x0000000000006aa0       0xc7 ./t186ref/tegra/t186/debug/bl31/assert.o
 .debug_abbrev  0x0000000000006b67       0xe8 ./t186ref/tegra/t186/debug/bl31/mem.o
 .debug_abbrev  0x0000000000006c4f       0x8c ./t186ref/tegra/t186/debug/bl31/putchar.o
 .debug_abbrev  0x0000000000006cdb       0x81 ./t186ref/tegra/t186/debug/bl31/strlen.o
 .debug_abbrev  0x0000000000006d5c      0x25f ./t186ref/tegra/t186/debug/bl31/xlat_tables_arch.o
 .debug_abbrev  0x0000000000006fbb      0x1a1 ./t186ref/tegra/t186/debug/bl31/xlat_tables_common.o
 .debug_abbrev  0x000000000000715c      0x366 ./t186ref/tegra/t186/debug/bl31/xlat_tables_internal.o
 .debug_abbrev  0x00000000000074c2       0x12 ./t186ref/tegra/t186/debug/bl31/console.o
 .debug_abbrev  0x00000000000074d4       0x12 ./t186ref/tegra/t186/debug/bl31/tegra_globals.o
 .debug_abbrev  0x00000000000074e6       0x12 ./t186ref/tegra/t186/debug/bl31/tegra_helpers.o
 .debug_abbrev  0x00000000000074f8       0x12 ./t186ref/tegra/t186/debug/bl31/16550_console.o
 .debug_abbrev  0x000000000000750a       0x12 ./t186ref/tegra/t186/debug/bl31/denver.o
 .debug_abbrev  0x000000000000751c       0x12 ./t186ref/tegra/t186/debug/bl31/cortex_a57.o
 .debug_abbrev  0x000000000000752e       0x12 ./t186ref/tegra/t186/debug/bl31/nvg_helpers.o
 .debug_abbrev  0x0000000000007540       0x12 ./t186ref/tegra/t186/debug/bl31/plat_trampoline.o
 .debug_abbrev  0x0000000000007552       0x12 ./t186ref/tegra/t186/debug/bl31/bl31_entrypoint.o
 .debug_abbrev  0x0000000000007564       0x12 ./t186ref/tegra/t186/debug/bl31/runtime_exceptions.o
 .debug_abbrev  0x0000000000007576       0x12 ./t186ref/tegra/t186/debug/bl31/crash_reporting.o
 .debug_abbrev  0x0000000000007588       0x12 ./t186ref/tegra/t186/debug/bl31/platform_mp_stack.o
 .debug_abbrev  0x000000000000759a       0x12 ./t186ref/tegra/t186/debug/bl31/cpu_data.o
 .debug_abbrev  0x00000000000075ac       0x12 ./t186ref/tegra/t186/debug/bl31/cpu_helpers.o
 .debug_abbrev  0x00000000000075be       0x12 ./t186ref/tegra/t186/debug/bl31/spinlock.o
 .debug_abbrev  0x00000000000075d0       0x12 ./t186ref/tegra/t186/debug/bl31/psci_helpers.o
 .debug_abbrev  0x00000000000075e2       0x12 ./t186ref/tegra/t186/debug/bl31/context.o
 .debug_abbrev  0x00000000000075f4       0x14 ./t186ref/tegra/t186/debug/bl31/wa_cve_2017_5715_mmu.o
 .debug_abbrev  0x0000000000007608       0x12 ./t186ref/tegra/t186/debug/bl31/trusty_helpers.o
 .debug_abbrev  0x000000000000761a       0x12 ./t186ref/tegra/t186/debug/bl31/debug.o
 .debug_abbrev  0x000000000000762c       0x12 ./t186ref/tegra/t186/debug/bl31/cache_helpers.o
 .debug_abbrev  0x000000000000763e       0x12 ./t186ref/tegra/t186/debug/bl31/misc_helpers.o
 .debug_abbrev  0x0000000000007650       0x12 ./t186ref/tegra/t186/debug/bl31/platform_helpers.o

.debug_aranges  0x0000000000000000     0x28a0
 .debug_aranges
                0x0000000000000000       0x20 ./t186ref/tegra/t186/debug/bl31/build_message.o
 .debug_aranges
                0x0000000000000020       0x50 ./t186ref/tegra/t186/debug/bl31/delay_timer.o
 .debug_aranges
                0x0000000000000070       0x50 ./t186ref/tegra/t186/debug/bl31/profiler.o
 .debug_aranges
                0x00000000000000c0       0xa0 ./t186ref/tegra/t186/debug/bl31/tegra_bl31_setup.o
 .debug_aranges
                0x0000000000000160       0x40 ./t186ref/tegra/t186/debug/bl31/tegra_common.o
 .debug_aranges
                0x00000000000001a0       0x40 ./t186ref/tegra/t186/debug/bl31/tegra_delay_timer.o
 .debug_aranges
                0x00000000000001e0       0x60 ./t186ref/tegra/t186/debug/bl31/tegra_fiq_glue.o
 .debug_aranges
                0x0000000000000240      0x110 ./t186ref/tegra/t186/debug/bl31/tegra_platform.o
 .debug_aranges
                0x0000000000000350      0x100 ./t186ref/tegra/t186/debug/bl31/tegra_pm.o
 .debug_aranges
                0x0000000000000450       0x30 ./t186ref/tegra/t186/debug/bl31/tegra_sip_calls.o
 .debug_aranges
                0x0000000000000480      0x260 ./t186ref/tegra/t186/debug/bl31/gic_v2.o
 .debug_aranges
                0x00000000000006e0       0x80 ./t186ref/tegra/t186/debug/bl31/intf.o
 .debug_aranges
                0x0000000000000760      0x150 ./t186ref/tegra/t186/debug/bl31/ivc.o
 .debug_aranges
                0x00000000000008b0       0xd0 ./t186ref/tegra/t186/debug/bl31/gic.o
 .debug_aranges
                0x0000000000000980       0x50 ./t186ref/tegra/t186/debug/bl31/gpcdma.o
 .debug_aranges
                0x00000000000009d0       0x90 ./t186ref/tegra/t186/debug/bl31/memctrl_v2.o
 .debug_aranges
                0x0000000000000a60       0x40 ./t186ref/tegra/t186/debug/bl31/smmu.o
 .debug_aranges
                0x0000000000000aa0       0xd0 ./t186ref/tegra/t186/debug/bl31/mce.o
 .debug_aranges
                0x0000000000000b70      0x170 ./t186ref/tegra/t186/debug/bl31/ari.o
 .debug_aranges
                0x0000000000000ce0       0xb0 ./t186ref/tegra/t186/debug/bl31/nvg.o
 .debug_aranges
                0x0000000000000d90       0x30 ./t186ref/tegra/t186/debug/bl31/se.o
 .debug_aranges
                0x0000000000000dc0       0x60 ./t186ref/tegra/t186/debug/bl31/plat_memctrl.o
 .debug_aranges
                0x0000000000000e20       0xc0 ./t186ref/tegra/t186/debug/bl31/plat_psci_handlers.o
 .debug_aranges
                0x0000000000000ee0       0xe0 ./t186ref/tegra/t186/debug/bl31/plat_setup.o
 .debug_aranges
                0x0000000000000fc0       0x30 ./t186ref/tegra/t186/debug/bl31/plat_secondary.o
 .debug_aranges
                0x0000000000000ff0       0x30 ./t186ref/tegra/t186/debug/bl31/plat_sip_calls.o
 .debug_aranges
                0x0000000000001020       0x40 ./t186ref/tegra/t186/debug/bl31/plat_smmu.o
 .debug_aranges
                0x0000000000001060       0x90 ./t186ref/tegra/t186/debug/bl31/bl31_main.o
 .debug_aranges
                0x00000000000010f0       0x90 ./t186ref/tegra/t186/debug/bl31/interrupt_mgmt.o
 .debug_aranges
                0x0000000000001180       0x90 ./t186ref/tegra/t186/debug/bl31/bl31_context_mgmt.o
 .debug_aranges
                0x0000000000001210       0x40 ./t186ref/tegra/t186/debug/bl31/runtime_svc.o
 .debug_aranges
                0x0000000000001250       0x30 ./t186ref/tegra/t186/debug/bl31/arm_arch_svc_setup.o
 .debug_aranges
                0x0000000000001280       0x40 ./t186ref/tegra/t186/debug/bl31/std_svc_setup.o
 .debug_aranges
                0x00000000000012c0       0x20 ./t186ref/tegra/t186/debug/bl31/cpu_data_array.o
 .debug_aranges
                0x00000000000012e0       0xf0 ./t186ref/tegra/t186/debug/bl31/context_mgmt.o
 .debug_aranges
                0x00000000000013d0       0x40 ./t186ref/tegra/t186/debug/bl31/errata_report.o
 .debug_aranges
                0x0000000000001410       0x30 ./t186ref/tegra/t186/debug/bl31/psci_off.o
 .debug_aranges
                0x0000000000001440       0x40 ./t186ref/tegra/t186/debug/bl31/psci_on.o
 .debug_aranges
                0x0000000000001480       0x40 ./t186ref/tegra/t186/debug/bl31/psci_suspend.o
 .debug_aranges
                0x00000000000014c0      0x180 ./t186ref/tegra/t186/debug/bl31/psci_common.o
 .debug_aranges
                0x0000000000001640       0xe0 ./t186ref/tegra/t186/debug/bl31/psci_main.o
 .debug_aranges
                0x0000000000001720       0x50 ./t186ref/tegra/t186/debug/bl31/psci_setup.o
 .debug_aranges
                0x0000000000001770       0x40 ./t186ref/tegra/t186/debug/bl31/psci_system_off.o
 .debug_aranges
                0x00000000000017b0       0x40 ./t186ref/tegra/t186/debug/bl31/bakery_lock_normal.o
 .debug_aranges
                0x00000000000017f0       0xd0 ./t186ref/tegra/t186/debug/bl31/trusty.o
 .debug_aranges
                0x00000000000018c0       0x30 ./t186ref/tegra/t186/debug/bl31/bl_common.o
 .debug_aranges
                0x00000000000018f0       0x40 ./t186ref/tegra/t186/debug/bl31/tf_printf.o
 .debug_aranges
                0x0000000000001930       0x30 ./t186ref/tegra/t186/debug/bl31/assert.o
 .debug_aranges
                0x0000000000001960       0x70 ./t186ref/tegra/t186/debug/bl31/mem.o
 .debug_aranges
                0x00000000000019d0       0x30 ./t186ref/tegra/t186/debug/bl31/putchar.o
 .debug_aranges
                0x0000000000001a00       0x30 ./t186ref/tegra/t186/debug/bl31/strlen.o
 .debug_aranges
                0x0000000000001a30       0x90 ./t186ref/tegra/t186/debug/bl31/xlat_tables_arch.o
 .debug_aranges
                0x0000000000001ac0       0x80 ./t186ref/tegra/t186/debug/bl31/xlat_tables_common.o
 .debug_aranges
                0x0000000000001b40       0xb0 ./t186ref/tegra/t186/debug/bl31/xlat_tables_internal.o
 .debug_aranges
                0x0000000000001bf0       0x70 ./t186ref/tegra/t186/debug/bl31/console.o
 .debug_aranges
                0x0000000000001c60       0xd0 ./t186ref/tegra/t186/debug/bl31/tegra_globals.o
 .debug_aranges
                0x0000000000001d30       0xe0 ./t186ref/tegra/t186/debug/bl31/tegra_helpers.o
 .debug_aranges
                0x0000000000001e10       0x60 ./t186ref/tegra/t186/debug/bl31/16550_console.o
 .debug_aranges
                0x0000000000001e70       0xd0 ./t186ref/tegra/t186/debug/bl31/denver.o
 .debug_aranges
                0x0000000000001f40      0x200 ./t186ref/tegra/t186/debug/bl31/cortex_a57.o
 .debug_aranges
                0x0000000000002140       0x50 ./t186ref/tegra/t186/debug/bl31/nvg_helpers.o
 .debug_aranges
                0x0000000000002190       0x70 ./t186ref/tegra/t186/debug/bl31/plat_trampoline.o
 .debug_aranges
                0x0000000000002200       0x40 ./t186ref/tegra/t186/debug/bl31/bl31_entrypoint.o
 .debug_aranges
                0x0000000000002240       0x40 ./t186ref/tegra/t186/debug/bl31/runtime_exceptions.o
 .debug_aranges
                0x0000000000002280       0xa0 ./t186ref/tegra/t186/debug/bl31/crash_reporting.o
 .debug_aranges
                0x0000000000002320       0x60 ./t186ref/tegra/t186/debug/bl31/platform_mp_stack.o
 .debug_aranges
                0x0000000000002380       0x40 ./t186ref/tegra/t186/debug/bl31/cpu_data.o
 .debug_aranges
                0x00000000000023c0       0xd0 ./t186ref/tegra/t186/debug/bl31/cpu_helpers.o
 .debug_aranges
                0x0000000000002490       0x40 ./t186ref/tegra/t186/debug/bl31/spinlock.o
 .debug_aranges
                0x00000000000024d0       0x60 ./t186ref/tegra/t186/debug/bl31/psci_helpers.o
 .debug_aranges
                0x0000000000002530       0x80 ./t186ref/tegra/t186/debug/bl31/context.o
 .debug_aranges
                0x00000000000025b0       0x30 ./t186ref/tegra/t186/debug/bl31/wa_cve_2017_5715_mmu.o
 .debug_aranges
                0x00000000000025e0       0x40 ./t186ref/tegra/t186/debug/bl31/trusty_helpers.o
 .debug_aranges
                0x0000000000002620       0x60 ./t186ref/tegra/t186/debug/bl31/debug.o
 .debug_aranges
                0x0000000000002680       0xb0 ./t186ref/tegra/t186/debug/bl31/cache_helpers.o
 .debug_aranges
                0x0000000000002730       0xb0 ./t186ref/tegra/t186/debug/bl31/misc_helpers.o
 .debug_aranges
                0x00000000000027e0       0xc0 ./t186ref/tegra/t186/debug/bl31/platform_helpers.o

.debug_line     0x0000000000000000     0xa274
 .debug_line    0x0000000000000000       0x28 ./t186ref/tegra/t186/debug/bl31/build_message.o
 .debug_line    0x0000000000000028      0x189 ./t186ref/tegra/t186/debug/bl31/delay_timer.o
 .debug_line    0x00000000000001b1      0x1eb ./t186ref/tegra/t186/debug/bl31/profiler.o
 .debug_line    0x000000000000039c      0x36f ./t186ref/tegra/t186/debug/bl31/tegra_bl31_setup.o
 .debug_line    0x000000000000070b      0x107 ./t186ref/tegra/t186/debug/bl31/tegra_common.o
 .debug_line    0x0000000000000812      0x172 ./t186ref/tegra/t186/debug/bl31/tegra_delay_timer.o
 .debug_line    0x0000000000000984      0x204 ./t186ref/tegra/t186/debug/bl31/tegra_fiq_glue.o
 .debug_line    0x0000000000000b88      0x27b ./t186ref/tegra/t186/debug/bl31/tegra_platform.o
 .debug_line    0x0000000000000e03      0x33b ./t186ref/tegra/t186/debug/bl31/tegra_pm.o
 .debug_line    0x000000000000113e      0x1dc ./t186ref/tegra/t186/debug/bl31/tegra_sip_calls.o
 .debug_line    0x000000000000131a      0x536 ./t186ref/tegra/t186/debug/bl31/gic_v2.o
 .debug_line    0x0000000000001850      0x2d1 ./t186ref/tegra/t186/debug/bl31/intf.o
 .debug_line    0x0000000000001b21      0x4b6 ./t186ref/tegra/t186/debug/bl31/ivc.o
 .debug_line    0x0000000000001fd7      0x387 ./t186ref/tegra/t186/debug/bl31/gic.o
 .debug_line    0x000000000000235e      0x22d ./t186ref/tegra/t186/debug/bl31/gpcdma.o
 .debug_line    0x000000000000258b      0x430 ./t186ref/tegra/t186/debug/bl31/memctrl_v2.o
 .debug_line    0x00000000000029bb      0x29d ./t186ref/tegra/t186/debug/bl31/smmu.o
 .debug_line    0x0000000000002c58      0x3d4 ./t186ref/tegra/t186/debug/bl31/mce.o
 .debug_line    0x000000000000302c      0x53f ./t186ref/tegra/t186/debug/bl31/ari.o
 .debug_line    0x000000000000356b      0x2a9 ./t186ref/tegra/t186/debug/bl31/nvg.o
 .debug_line    0x0000000000003814      0x282 ./t186ref/tegra/t186/debug/bl31/se.o
 .debug_line    0x0000000000003a96      0x3ae ./t186ref/tegra/t186/debug/bl31/plat_memctrl.o
 .debug_line    0x0000000000003e44      0x4d5 ./t186ref/tegra/t186/debug/bl31/plat_psci_handlers.o
 .debug_line    0x0000000000004319      0x386 ./t186ref/tegra/t186/debug/bl31/plat_setup.o
 .debug_line    0x000000000000469f      0x19d ./t186ref/tegra/t186/debug/bl31/plat_secondary.o
 .debug_line    0x000000000000483c      0x17f ./t186ref/tegra/t186/debug/bl31/plat_sip_calls.o
 .debug_line    0x00000000000049bb      0x107 ./t186ref/tegra/t186/debug/bl31/plat_smmu.o
 .debug_line    0x0000000000004ac2      0x2b5 ./t186ref/tegra/t186/debug/bl31/bl31_main.o
 .debug_line    0x0000000000004d77      0x255 ./t186ref/tegra/t186/debug/bl31/interrupt_mgmt.o
 .debug_line    0x0000000000004fcc      0x299 ./t186ref/tegra/t186/debug/bl31/bl31_context_mgmt.o
 .debug_line    0x0000000000005265      0x1e1 ./t186ref/tegra/t186/debug/bl31/runtime_svc.o
 .debug_line    0x0000000000005446      0x16c ./t186ref/tegra/t186/debug/bl31/arm_arch_svc_setup.o
 .debug_line    0x00000000000055b2      0x1c1 ./t186ref/tegra/t186/debug/bl31/std_svc_setup.o
 .debug_line    0x0000000000005773       0xf6 ./t186ref/tegra/t186/debug/bl31/cpu_data_array.o
 .debug_line    0x0000000000005869      0x3f4 ./t186ref/tegra/t186/debug/bl31/context_mgmt.o
 .debug_line    0x0000000000005c5d      0x136 ./t186ref/tegra/t186/debug/bl31/errata_report.o
 .debug_line    0x0000000000005d93      0x218 ./t186ref/tegra/t186/debug/bl31/psci_off.o
 .debug_line    0x0000000000005fab      0x299 ./t186ref/tegra/t186/debug/bl31/psci_on.o
 .debug_line    0x0000000000006244      0x2be ./t186ref/tegra/t186/debug/bl31/psci_suspend.o
 .debug_line    0x0000000000006502      0x6ed ./t186ref/tegra/t186/debug/bl31/psci_common.o
 .debug_line    0x0000000000006bef      0x41d ./t186ref/tegra/t186/debug/bl31/psci_main.o
 .debug_line    0x000000000000700c      0x343 ./t186ref/tegra/t186/debug/bl31/psci_setup.o
 .debug_line    0x000000000000734f      0x19f ./t186ref/tegra/t186/debug/bl31/psci_system_off.o
 .debug_line    0x00000000000074ee      0x26e ./t186ref/tegra/t186/debug/bl31/bakery_lock_normal.o
 .debug_line    0x000000000000775c      0x426 ./t186ref/tegra/t186/debug/bl31/trusty.o
 .debug_line    0x0000000000007b82       0xdd ./t186ref/tegra/t186/debug/bl31/bl_common.o
 .debug_line    0x0000000000007c5f      0x191 ./t186ref/tegra/t186/debug/bl31/tf_printf.o
 .debug_line    0x0000000000007df0       0xff ./t186ref/tegra/t186/debug/bl31/assert.o
 .debug_line    0x0000000000007eef       0xfc ./t186ref/tegra/t186/debug/bl31/mem.o
 .debug_line    0x0000000000007feb       0x69 ./t186ref/tegra/t186/debug/bl31/putchar.o
 .debug_line    0x0000000000008054       0x9b ./t186ref/tegra/t186/debug/bl31/strlen.o
 .debug_line    0x00000000000080ef      0x2ee ./t186ref/tegra/t186/debug/bl31/xlat_tables_arch.o
 .debug_line    0x00000000000083dd      0x202 ./t186ref/tegra/t186/debug/bl31/xlat_tables_common.o
 .debug_line    0x00000000000085df      0x57e ./t186ref/tegra/t186/debug/bl31/xlat_tables_internal.o
 .debug_line    0x0000000000008b5d       0xb1 ./t186ref/tegra/t186/debug/bl31/console.o
 .debug_line    0x0000000000008c0e      0x138 ./t186ref/tegra/t186/debug/bl31/tegra_globals.o
 .debug_line    0x0000000000008d46      0x17d ./t186ref/tegra/t186/debug/bl31/tegra_helpers.o
 .debug_line    0x0000000000008ec3       0xc6 ./t186ref/tegra/t186/debug/bl31/16550_console.o
 .debug_line    0x0000000000008f89      0x180 ./t186ref/tegra/t186/debug/bl31/denver.o
 .debug_line    0x0000000000009109      0x332 ./t186ref/tegra/t186/debug/bl31/cortex_a57.o
 .debug_line    0x000000000000943b       0x9a ./t186ref/tegra/t186/debug/bl31/nvg_helpers.o
 .debug_line    0x00000000000094d5       0xe5 ./t186ref/tegra/t186/debug/bl31/plat_trampoline.o
 .debug_line    0x00000000000095ba       0x87 ./t186ref/tegra/t186/debug/bl31/bl31_entrypoint.o
 .debug_line    0x0000000000009641       0xad ./t186ref/tegra/t186/debug/bl31/runtime_exceptions.o
 .debug_line    0x00000000000096ee      0x159 ./t186ref/tegra/t186/debug/bl31/crash_reporting.o
 .debug_line    0x0000000000009847       0xa3 ./t186ref/tegra/t186/debug/bl31/platform_mp_stack.o
 .debug_line    0x00000000000098ea       0x6f ./t186ref/tegra/t186/debug/bl31/cpu_data.o
 .debug_line    0x0000000000009959      0x172 ./t186ref/tegra/t186/debug/bl31/cpu_helpers.o
 .debug_line    0x0000000000009acb       0x77 ./t186ref/tegra/t186/debug/bl31/spinlock.o
 .debug_line    0x0000000000009b42       0xab ./t186ref/tegra/t186/debug/bl31/psci_helpers.o
 .debug_line    0x0000000000009bed      0x147 ./t186ref/tegra/t186/debug/bl31/context.o
 .debug_line    0x0000000000009d34       0x82 ./t186ref/tegra/t186/debug/bl31/wa_cve_2017_5715_mmu.o
 .debug_line    0x0000000000009db6       0x92 ./t186ref/tegra/t186/debug/bl31/trusty_helpers.o
 .debug_line    0x0000000000009e48       0xb7 ./t186ref/tegra/t186/debug/bl31/debug.o
 .debug_line    0x0000000000009eff      0x110 ./t186ref/tegra/t186/debug/bl31/cache_helpers.o
 .debug_line    0x000000000000a00f      0x151 ./t186ref/tegra/t186/debug/bl31/misc_helpers.o
 .debug_line    0x000000000000a160      0x114 ./t186ref/tegra/t186/debug/bl31/platform_helpers.o

.debug_str      0x0000000000000000     0x67e0
 .debug_str     0x0000000000000000      0x13f ./t186ref/tegra/t186/debug/bl31/build_message.o
                                        0x156 (size before relaxing)
 .debug_str     0x000000000000013f      0x128 ./t186ref/tegra/t186/debug/bl31/delay_timer.o
                                        0x2d3 (size before relaxing)
 .debug_str     0x0000000000000267      0x1a9 ./t186ref/tegra/t186/debug/bl31/profiler.o
                                        0x408 (size before relaxing)
 .debug_str     0x0000000000000410      0x683 ./t186ref/tegra/t186/debug/bl31/tegra_bl31_setup.o
                                        0xa37 (size before relaxing)
 .debug_str     0x0000000000000a93       0x76 ./t186ref/tegra/t186/debug/bl31/tegra_common.o
                                        0x2b2 (size before relaxing)
 .debug_str     0x0000000000000b09       0xa4 ./t186ref/tegra/t186/debug/bl31/tegra_delay_timer.o
                                        0x334 (size before relaxing)
 .debug_str     0x0000000000000bad      0x275 ./t186ref/tegra/t186/debug/bl31/tegra_fiq_glue.o
                                        0x4f0 (size before relaxing)
 .debug_str     0x0000000000000e22      0x27b ./t186ref/tegra/t186/debug/bl31/tegra_platform.o
                                        0x4f4 (size before relaxing)
 .debug_str     0x000000000000109d      0x492 ./t186ref/tegra/t186/debug/bl31/tegra_pm.o
                                        0x976 (size before relaxing)
 .debug_str     0x000000000000152f      0x135 ./t186ref/tegra/t186/debug/bl31/tegra_sip_calls.o
                                        0x509 (size before relaxing)
 .debug_str     0x0000000000001664      0x320 ./t186ref/tegra/t186/debug/bl31/gic_v2.o
                                        0x5a2 (size before relaxing)
 .debug_str     0x0000000000001984      0x49a ./t186ref/tegra/t186/debug/bl31/intf.o
                                        0x76a (size before relaxing)
 .debug_str     0x0000000000001e1e      0x1ff ./t186ref/tegra/t186/debug/bl31/ivc.o
                                        0x5e0 (size before relaxing)
 .debug_str     0x000000000000201d      0x2f1 ./t186ref/tegra/t186/debug/bl31/gic.o
                                        0x711 (size before relaxing)
 .debug_str     0x000000000000230e       0xa1 ./t186ref/tegra/t186/debug/bl31/gpcdma.o
                                        0x37b (size before relaxing)
 .debug_str     0x00000000000023af      0x3a6 ./t186ref/tegra/t186/debug/bl31/memctrl_v2.o
                                        0x7fb (size before relaxing)
 .debug_str     0x0000000000002755      0x13d ./t186ref/tegra/t186/debug/bl31/smmu.o
                                        0x4d9 (size before relaxing)
 .debug_str     0x0000000000002892      0x693 ./t186ref/tegra/t186/debug/bl31/mce.o
                                        0xbea (size before relaxing)
 .debug_str     0x0000000000002f25      0x62f ./t186ref/tegra/t186/debug/bl31/ari.o
                                        0xc18 (size before relaxing)
 .debug_str     0x0000000000003554      0x953 ./t186ref/tegra/t186/debug/bl31/nvg.o
                                        0xde2 (size before relaxing)
 .debug_str     0x0000000000003ea7      0x1bc ./t186ref/tegra/t186/debug/bl31/se.o
                                        0x47a (size before relaxing)
 .debug_str     0x0000000000004063      0x144 ./t186ref/tegra/t186/debug/bl31/plat_memctrl.o
                                        0x738 (size before relaxing)
 .debug_str     0x00000000000041a7      0x262 ./t186ref/tegra/t186/debug/bl31/plat_psci_handlers.o
                                        0xc6f (size before relaxing)
 .debug_str     0x0000000000004409      0x114 ./t186ref/tegra/t186/debug/bl31/plat_setup.o
                                        0x894 (size before relaxing)
 .debug_str     0x000000000000451d       0x63 ./t186ref/tegra/t186/debug/bl31/plat_secondary.o
                                        0x440 (size before relaxing)
 .debug_str     0x0000000000004580       0x76 ./t186ref/tegra/t186/debug/bl31/plat_sip_calls.o
                                        0x416 (size before relaxing)
 .debug_str     0x00000000000045f6       0x3d ./t186ref/tegra/t186/debug/bl31/plat_smmu.o
                                        0x2ad (size before relaxing)
 .debug_str     0x0000000000004633      0x188 ./t186ref/tegra/t186/debug/bl31/bl31_main.o
                                        0x59b (size before relaxing)
 .debug_str     0x00000000000047bb      0x14b ./t186ref/tegra/t186/debug/bl31/interrupt_mgmt.o
                                        0x417 (size before relaxing)
 .debug_str     0x0000000000004906      0x177 ./t186ref/tegra/t186/debug/bl31/bl31_context_mgmt.o
                                        0x547 (size before relaxing)
 .debug_str     0x0000000000004a7d       0x80 ./t186ref/tegra/t186/debug/bl31/runtime_svc.o
                                        0x4bf (size before relaxing)
 .debug_str     0x0000000000004afd       0x95 ./t186ref/tegra/t186/debug/bl31/arm_arch_svc_setup.o
                                        0x480 (size before relaxing)
 .debug_str     0x0000000000004b92       0xe0 ./t186ref/tegra/t186/debug/bl31/std_svc_setup.o
                                        0x575 (size before relaxing)
 .debug_str     0x0000000000004c72       0x21 ./t186ref/tegra/t186/debug/bl31/cpu_data_array.o
                                        0x348 (size before relaxing)
 .debug_str     0x0000000000004c93      0x199 ./t186ref/tegra/t186/debug/bl31/context_mgmt.o
                                        0x734 (size before relaxing)
 .debug_str     0x0000000000004e2c       0x98 ./t186ref/tegra/t186/debug/bl31/errata_report.o
                                        0x2ed (size before relaxing)
 .debug_str     0x0000000000004ec4      0x269 ./t186ref/tegra/t186/debug/bl31/psci_off.o
                                        0x7f0 (size before relaxing)
 .debug_str     0x000000000000512d       0x7a ./t186ref/tegra/t186/debug/bl31/psci_on.o
                                        0x89e (size before relaxing)
 .debug_str     0x00000000000051a7      0x10b ./t186ref/tegra/t186/debug/bl31/psci_suspend.o
                                        0x9ba (size before relaxing)
 .debug_str     0x00000000000052b2      0x3ec ./t186ref/tegra/t186/debug/bl31/psci_common.o
                                        0xd79 (size before relaxing)
 .debug_str     0x000000000000569e      0x16f ./t186ref/tegra/t186/debug/bl31/psci_main.o
                                        0xaef (size before relaxing)
 .debug_str     0x000000000000580d      0x142 ./t186ref/tegra/t186/debug/bl31/psci_setup.o
                                        0xac5 (size before relaxing)
 .debug_str     0x000000000000594f       0x1b ./t186ref/tegra/t186/debug/bl31/psci_system_off.o
                                        0x63c (size before relaxing)
 .debug_str     0x000000000000596a       0xdc ./t186ref/tegra/t186/debug/bl31/bakery_lock_normal.o
                                        0x3a4 (size before relaxing)
 .debug_str     0x0000000000005a46      0x2d3 ./t186ref/tegra/t186/debug/bl31/trusty.o
                                        0x9ad (size before relaxing)
 .debug_str     0x0000000000005d19       0x13 ./t186ref/tegra/t186/debug/bl31/bl_common.o
                                        0x34b (size before relaxing)
 .debug_str     0x0000000000005d2c       0x86 ./t186ref/tegra/t186/debug/bl31/tf_printf.o
                                        0x300 (size before relaxing)
 .debug_str     0x0000000000005db2       0x36 ./t186ref/tegra/t186/debug/bl31/assert.o
                                        0x276 (size before relaxing)
 .debug_str     0x0000000000005de8       0x27 ./t186ref/tegra/t186/debug/bl31/mem.o
                                        0x1e9 (size before relaxing)
 .debug_str     0x0000000000005e0f       0x22 ./t186ref/tegra/t186/debug/bl31/putchar.o
                                        0x1bd (size before relaxing)
 .debug_str     0x0000000000005e31       0x14 ./t186ref/tegra/t186/debug/bl31/strlen.o
                                        0x1c9 (size before relaxing)
 .debug_str     0x0000000000005e45      0x1d7 ./t186ref/tegra/t186/debug/bl31/xlat_tables_arch.o
                                        0x46d (size before relaxing)
 .debug_str     0x000000000000601c      0x193 ./t186ref/tegra/t186/debug/bl31/xlat_tables_common.o
                                        0x52f (size before relaxing)
 .debug_str     0x00000000000061af      0x2e2 ./t186ref/tegra/t186/debug/bl31/xlat_tables_internal.o
                                        0x7b7 (size before relaxing)
 .debug_str     0x0000000000006491       0x2e ./t186ref/tegra/t186/debug/bl31/console.o
                                         0xa3 (size before relaxing)
 .debug_str     0x00000000000064bf       0x31 ./t186ref/tegra/t186/debug/bl31/tegra_globals.o
                                         0xb2 (size before relaxing)
 .debug_str     0x00000000000064f0       0x31 ./t186ref/tegra/t186/debug/bl31/tegra_helpers.o
                                         0xb2 (size before relaxing)
 .debug_str     0x0000000000006521       0x28 ./t186ref/tegra/t186/debug/bl31/16550_console.o
                                         0xa9 (size before relaxing)
 .debug_str     0x0000000000006549       0x1a ./t186ref/tegra/t186/debug/bl31/denver.o
                                         0x9b (size before relaxing)
 .debug_str     0x0000000000006563       0x1e ./t186ref/tegra/t186/debug/bl31/cortex_a57.o
                                         0x9f (size before relaxing)
 .debug_str     0x0000000000006581       0x3d ./t186ref/tegra/t186/debug/bl31/nvg_helpers.o
                                         0xbe (size before relaxing)
 .debug_str     0x00000000000065be       0x2d ./t186ref/tegra/t186/debug/bl31/plat_trampoline.o
                                         0xae (size before relaxing)
 .debug_str     0x00000000000065eb       0x1f ./t186ref/tegra/t186/debug/bl31/bl31_entrypoint.o
                                         0xa0 (size before relaxing)
 .debug_str     0x000000000000660a       0x22 ./t186ref/tegra/t186/debug/bl31/runtime_exceptions.o
                                         0xa3 (size before relaxing)
 .debug_str     0x000000000000662c       0x1f ./t186ref/tegra/t186/debug/bl31/crash_reporting.o
                                         0xa0 (size before relaxing)
 .debug_str     0x000000000000664b       0x28 ./t186ref/tegra/t186/debug/bl31/platform_mp_stack.o
                                         0xa9 (size before relaxing)
 .debug_str     0x0000000000006673       0x23 ./t186ref/tegra/t186/debug/bl31/cpu_data.o
                                         0xa4 (size before relaxing)
 .debug_str     0x0000000000006696       0x1f ./t186ref/tegra/t186/debug/bl31/cpu_helpers.o
                                         0xa0 (size before relaxing)
 .debug_str     0x00000000000066b5       0x27 ./t186ref/tegra/t186/debug/bl31/spinlock.o
                                         0xa8 (size before relaxing)
 .debug_str     0x00000000000066dc       0x20 ./t186ref/tegra/t186/debug/bl31/psci_helpers.o
                                         0xa1 (size before relaxing)
 .debug_str     0x00000000000066fc       0x22 ./t186ref/tegra/t186/debug/bl31/context.o
                                         0xa3 (size before relaxing)
 .debug_str     0x000000000000671e       0x28 ./t186ref/tegra/t186/debug/bl31/wa_cve_2017_5715_mmu.o
                                         0xa9 (size before relaxing)
 .debug_str     0x0000000000006746       0x25 ./t186ref/tegra/t186/debug/bl31/trusty_helpers.o
                                         0xa6 (size before relaxing)
 .debug_str     0x000000000000676b       0x17 ./t186ref/tegra/t186/debug/bl31/debug.o
                                         0x98 (size before relaxing)
 .debug_str     0x0000000000006782       0x1c ./t186ref/tegra/t186/debug/bl31/cache_helpers.o
                                         0x9d (size before relaxing)
 .debug_str     0x000000000000679e       0x1b ./t186ref/tegra/t186/debug/bl31/misc_helpers.o
                                         0x9c (size before relaxing)
 .debug_str     0x00000000000067b9       0x27 ./t186ref/tegra/t186/debug/bl31/platform_helpers.o
                                         0xa8 (size before relaxing)

.comment        0x0000000000000000       0x30
 .comment       0x0000000000000000       0x30 ./t186ref/tegra/t186/debug/bl31/build_message.o
                                         0x31 (size before relaxing)
 .comment       0x0000000000000030       0x31 ./t186ref/tegra/t186/debug/bl31/delay_timer.o
 .comment       0x0000000000000030       0x31 ./t186ref/tegra/t186/debug/bl31/profiler.o
 .comment       0x0000000000000030       0x31 ./t186ref/tegra/t186/debug/bl31/tegra_bl31_setup.o
 .comment       0x0000000000000030       0x31 ./t186ref/tegra/t186/debug/bl31/tegra_common.o
 .comment       0x0000000000000030       0x31 ./t186ref/tegra/t186/debug/bl31/tegra_delay_timer.o
 .comment       0x0000000000000030       0x31 ./t186ref/tegra/t186/debug/bl31/tegra_fiq_glue.o
 .comment       0x0000000000000030       0x31 ./t186ref/tegra/t186/debug/bl31/tegra_platform.o
 .comment       0x0000000000000030       0x31 ./t186ref/tegra/t186/debug/bl31/tegra_pm.o
 .comment       0x0000000000000030       0x31 ./t186ref/tegra/t186/debug/bl31/tegra_sip_calls.o
 .comment       0x0000000000000030       0x31 ./t186ref/tegra/t186/debug/bl31/gic_v2.o
 .comment       0x0000000000000030       0x31 ./t186ref/tegra/t186/debug/bl31/intf.o
 .comment       0x0000000000000030       0x31 ./t186ref/tegra/t186/debug/bl31/ivc.o
 .comment       0x0000000000000030       0x31 ./t186ref/tegra/t186/debug/bl31/gic.o
 .comment       0x0000000000000030       0x31 ./t186ref/tegra/t186/debug/bl31/gpcdma.o
 .comment       0x0000000000000030       0x31 ./t186ref/tegra/t186/debug/bl31/memctrl_v2.o
 .comment       0x0000000000000030       0x31 ./t186ref/tegra/t186/debug/bl31/smmu.o
 .comment       0x0000000000000030       0x31 ./t186ref/tegra/t186/debug/bl31/mce.o
 .comment       0x0000000000000030       0x31 ./t186ref/tegra/t186/debug/bl31/ari.o
 .comment       0x0000000000000030       0x31 ./t186ref/tegra/t186/debug/bl31/nvg.o
 .comment       0x0000000000000030       0x31 ./t186ref/tegra/t186/debug/bl31/se.o
 .comment       0x0000000000000030       0x31 ./t186ref/tegra/t186/debug/bl31/plat_memctrl.o
 .comment       0x0000000000000030       0x31 ./t186ref/tegra/t186/debug/bl31/plat_psci_handlers.o
 .comment       0x0000000000000030       0x31 ./t186ref/tegra/t186/debug/bl31/plat_setup.o
 .comment       0x0000000000000030       0x31 ./t186ref/tegra/t186/debug/bl31/plat_secondary.o
 .comment       0x0000000000000030       0x31 ./t186ref/tegra/t186/debug/bl31/plat_sip_calls.o
 .comment       0x0000000000000030       0x31 ./t186ref/tegra/t186/debug/bl31/plat_smmu.o
 .comment       0x0000000000000030       0x31 ./t186ref/tegra/t186/debug/bl31/bl31_main.o
 .comment       0x0000000000000030       0x31 ./t186ref/tegra/t186/debug/bl31/interrupt_mgmt.o
 .comment       0x0000000000000030       0x31 ./t186ref/tegra/t186/debug/bl31/bl31_context_mgmt.o
 .comment       0x0000000000000030       0x31 ./t186ref/tegra/t186/debug/bl31/runtime_svc.o
 .comment       0x0000000000000030       0x31 ./t186ref/tegra/t186/debug/bl31/arm_arch_svc_setup.o
 .comment       0x0000000000000030       0x31 ./t186ref/tegra/t186/debug/bl31/std_svc_setup.o
 .comment       0x0000000000000030       0x31 ./t186ref/tegra/t186/debug/bl31/cpu_data_array.o
 .comment       0x0000000000000030       0x31 ./t186ref/tegra/t186/debug/bl31/context_mgmt.o
 .comment       0x0000000000000030       0x31 ./t186ref/tegra/t186/debug/bl31/errata_report.o
 .comment       0x0000000000000030       0x31 ./t186ref/tegra/t186/debug/bl31/psci_off.o
 .comment       0x0000000000000030       0x31 ./t186ref/tegra/t186/debug/bl31/psci_on.o
 .comment       0x0000000000000030       0x31 ./t186ref/tegra/t186/debug/bl31/psci_suspend.o
 .comment       0x0000000000000030       0x31 ./t186ref/tegra/t186/debug/bl31/psci_common.o
 .comment       0x0000000000000030       0x31 ./t186ref/tegra/t186/debug/bl31/psci_main.o
 .comment       0x0000000000000030       0x31 ./t186ref/tegra/t186/debug/bl31/psci_setup.o
 .comment       0x0000000000000030       0x31 ./t186ref/tegra/t186/debug/bl31/psci_system_off.o
 .comment       0x0000000000000030       0x31 ./t186ref/tegra/t186/debug/bl31/bakery_lock_normal.o
 .comment       0x0000000000000030       0x31 ./t186ref/tegra/t186/debug/bl31/trusty.o
 .comment       0x0000000000000030       0x31 ./t186ref/tegra/t186/debug/bl31/bl_common.o
 .comment       0x0000000000000030       0x31 ./t186ref/tegra/t186/debug/bl31/tf_printf.o
 .comment       0x0000000000000030       0x31 ./t186ref/tegra/t186/debug/bl31/assert.o
 .comment       0x0000000000000030       0x31 ./t186ref/tegra/t186/debug/bl31/mem.o
 .comment       0x0000000000000030       0x31 ./t186ref/tegra/t186/debug/bl31/putchar.o
 .comment       0x0000000000000030       0x31 ./t186ref/tegra/t186/debug/bl31/strlen.o
 .comment       0x0000000000000030       0x31 ./t186ref/tegra/t186/debug/bl31/xlat_tables_arch.o
 .comment       0x0000000000000030       0x31 ./t186ref/tegra/t186/debug/bl31/xlat_tables_common.o
 .comment       0x0000000000000030       0x31 ./t186ref/tegra/t186/debug/bl31/xlat_tables_internal.o

.note.GNU-stack
                0x0000000000000000        0x0
 .note.GNU-stack
                0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/build_message.o
 .note.GNU-stack
                0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/delay_timer.o
 .note.GNU-stack
                0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/profiler.o
 .note.GNU-stack
                0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/tegra_bl31_setup.o
 .note.GNU-stack
                0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/tegra_common.o
 .note.GNU-stack
                0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/tegra_delay_timer.o
 .note.GNU-stack
                0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/tegra_fiq_glue.o
 .note.GNU-stack
                0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/tegra_platform.o
 .note.GNU-stack
                0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/tegra_pm.o
 .note.GNU-stack
                0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/tegra_sip_calls.o
 .note.GNU-stack
                0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/gic_v2.o
 .note.GNU-stack
                0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/intf.o
 .note.GNU-stack
                0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/ivc.o
 .note.GNU-stack
                0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/gic.o
 .note.GNU-stack
                0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/gpcdma.o
 .note.GNU-stack
                0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/memctrl_v2.o
 .note.GNU-stack
                0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/smmu.o
 .note.GNU-stack
                0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/mce.o
 .note.GNU-stack
                0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/ari.o
 .note.GNU-stack
                0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/nvg.o
 .note.GNU-stack
                0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/se.o
 .note.GNU-stack
                0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/plat_memctrl.o
 .note.GNU-stack
                0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/plat_psci_handlers.o
 .note.GNU-stack
                0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/plat_setup.o
 .note.GNU-stack
                0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/plat_secondary.o
 .note.GNU-stack
                0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/plat_sip_calls.o
 .note.GNU-stack
                0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/plat_smmu.o
 .note.GNU-stack
                0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/bl31_main.o
 .note.GNU-stack
                0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/interrupt_mgmt.o
 .note.GNU-stack
                0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/bl31_context_mgmt.o
 .note.GNU-stack
                0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/runtime_svc.o
 .note.GNU-stack
                0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/arm_arch_svc_setup.o
 .note.GNU-stack
                0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/std_svc_setup.o
 .note.GNU-stack
                0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/cpu_data_array.o
 .note.GNU-stack
                0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/context_mgmt.o
 .note.GNU-stack
                0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/errata_report.o
 .note.GNU-stack
                0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/psci_off.o
 .note.GNU-stack
                0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/psci_on.o
 .note.GNU-stack
                0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/psci_suspend.o
 .note.GNU-stack
                0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/psci_common.o
 .note.GNU-stack
                0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/psci_main.o
 .note.GNU-stack
                0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/psci_setup.o
 .note.GNU-stack
                0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/psci_system_off.o
 .note.GNU-stack
                0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/bakery_lock_normal.o
 .note.GNU-stack
                0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/trusty.o
 .note.GNU-stack
                0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/bl_common.o
 .note.GNU-stack
                0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/tf_printf.o
 .note.GNU-stack
                0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/assert.o
 .note.GNU-stack
                0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/mem.o
 .note.GNU-stack
                0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/putchar.o
 .note.GNU-stack
                0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/strlen.o
 .note.GNU-stack
                0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/xlat_tables_arch.o
 .note.GNU-stack
                0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/xlat_tables_common.o
 .note.GNU-stack
                0x0000000000000000        0x0 ./t186ref/tegra/t186/debug/bl31/xlat_tables_internal.o

.debug_loc      0x0000000000000000    0x20aa7
 .debug_loc     0x0000000000000000      0x165 ./t186ref/tegra/t186/debug/bl31/delay_timer.o
 .debug_loc     0x0000000000000165      0x1c6 ./t186ref/tegra/t186/debug/bl31/profiler.o
 .debug_loc     0x000000000000032b      0x61e ./t186ref/tegra/t186/debug/bl31/tegra_bl31_setup.o
 .debug_loc     0x0000000000000949      0x11d ./t186ref/tegra/t186/debug/bl31/tegra_common.o
 .debug_loc     0x0000000000000a66       0xe7 ./t186ref/tegra/t186/debug/bl31/tegra_delay_timer.o
 .debug_loc     0x0000000000000b4d      0x2eb ./t186ref/tegra/t186/debug/bl31/tegra_fiq_glue.o
 .debug_loc     0x0000000000000e38      0x264 ./t186ref/tegra/t186/debug/bl31/tegra_platform.o
 .debug_loc     0x000000000000109c      0x5a7 ./t186ref/tegra/t186/debug/bl31/tegra_pm.o
 .debug_loc     0x0000000000001643      0x432 ./t186ref/tegra/t186/debug/bl31/tegra_sip_calls.o
 .debug_loc     0x0000000000001a75     0x2a95 ./t186ref/tegra/t186/debug/bl31/gic_v2.o
 .debug_loc     0x000000000000450a      0x916 ./t186ref/tegra/t186/debug/bl31/intf.o
 .debug_loc     0x0000000000004e20     0x1bec ./t186ref/tegra/t186/debug/bl31/ivc.o
 .debug_loc     0x0000000000006a0c      0xc3a ./t186ref/tegra/t186/debug/bl31/gic.o
 .debug_loc     0x0000000000007646      0xb52 ./t186ref/tegra/t186/debug/bl31/gpcdma.o
 .debug_loc     0x0000000000008198     0x1461 ./t186ref/tegra/t186/debug/bl31/memctrl_v2.o
 .debug_loc     0x00000000000095f9      0xade ./t186ref/tegra/t186/debug/bl31/smmu.o
 .debug_loc     0x000000000000a0d7      0xe7a ./t186ref/tegra/t186/debug/bl31/mce.o
 .debug_loc     0x000000000000af51     0x2843 ./t186ref/tegra/t186/debug/bl31/ari.o
 .debug_loc     0x000000000000d794      0xc5c ./t186ref/tegra/t186/debug/bl31/nvg.o
 .debug_loc     0x000000000000e3f0     0x149e ./t186ref/tegra/t186/debug/bl31/se.o
 .debug_loc     0x000000000000f88e     0x34d6 ./t186ref/tegra/t186/debug/bl31/plat_memctrl.o
 .debug_loc     0x0000000000012d64      0xfa6 ./t186ref/tegra/t186/debug/bl31/plat_psci_handlers.o
 .debug_loc     0x0000000000013d0a      0x43f ./t186ref/tegra/t186/debug/bl31/plat_setup.o
 .debug_loc     0x0000000000014149      0x1dd ./t186ref/tegra/t186/debug/bl31/plat_secondary.o
 .debug_loc     0x0000000000014326      0x6a3 ./t186ref/tegra/t186/debug/bl31/plat_sip_calls.o
 .debug_loc     0x00000000000149c9      0x10a ./t186ref/tegra/t186/debug/bl31/bl31_main.o
 .debug_loc     0x0000000000014ad3      0xa1e ./t186ref/tegra/t186/debug/bl31/interrupt_mgmt.o
 .debug_loc     0x00000000000154f1      0x780 ./t186ref/tegra/t186/debug/bl31/bl31_context_mgmt.o
 .debug_loc     0x0000000000015c71      0x5a1 ./t186ref/tegra/t186/debug/bl31/runtime_svc.o
 .debug_loc     0x0000000000016212      0x508 ./t186ref/tegra/t186/debug/bl31/arm_arch_svc_setup.o
 .debug_loc     0x000000000001671a      0x441 ./t186ref/tegra/t186/debug/bl31/std_svc_setup.o
 .debug_loc     0x0000000000016b5b      0xd3c ./t186ref/tegra/t186/debug/bl31/context_mgmt.o
 .debug_loc     0x0000000000017897      0x269 ./t186ref/tegra/t186/debug/bl31/errata_report.o
 .debug_loc     0x0000000000017b00      0x177 ./t186ref/tegra/t186/debug/bl31/psci_off.o
 .debug_loc     0x0000000000017c77      0x245 ./t186ref/tegra/t186/debug/bl31/psci_on.o
 .debug_loc     0x0000000000017ebc      0x43a ./t186ref/tegra/t186/debug/bl31/psci_suspend.o
 .debug_loc     0x00000000000182f6     0x1966 ./t186ref/tegra/t186/debug/bl31/psci_common.o
 .debug_loc     0x0000000000019c5c     0x1c40 ./t186ref/tegra/t186/debug/bl31/psci_main.o
 .debug_loc     0x000000000001b89c      0x5c5 ./t186ref/tegra/t186/debug/bl31/psci_setup.o
 .debug_loc     0x000000000001be61      0x6de ./t186ref/tegra/t186/debug/bl31/bakery_lock_normal.o
 .debug_loc     0x000000000001c53f     0x11a6 ./t186ref/tegra/t186/debug/bl31/trusty.o
 .debug_loc     0x000000000001d6e5      0x42d ./t186ref/tegra/t186/debug/bl31/tf_printf.o
 .debug_loc     0x000000000001db12       0xe4 ./t186ref/tegra/t186/debug/bl31/assert.o
 .debug_loc     0x000000000001dbf6      0x653 ./t186ref/tegra/t186/debug/bl31/mem.o
 .debug_loc     0x000000000001e249       0x6f ./t186ref/tegra/t186/debug/bl31/putchar.o
 .debug_loc     0x000000000001e2b8       0x82 ./t186ref/tegra/t186/debug/bl31/strlen.o
 .debug_loc     0x000000000001e33a      0x498 ./t186ref/tegra/t186/debug/bl31/xlat_tables_arch.o
 .debug_loc     0x000000000001e7d2      0x36d ./t186ref/tegra/t186/debug/bl31/xlat_tables_common.o
 .debug_loc     0x000000000001eb3f     0x1f68 ./t186ref/tegra/t186/debug/bl31/xlat_tables_internal.o

.debug_ranges   0x0000000000000000     0x4280
 .debug_ranges  0x0000000000000000       0x40 ./t186ref/tegra/t186/debug/bl31/delay_timer.o
 .debug_ranges  0x0000000000000040       0x40 ./t186ref/tegra/t186/debug/bl31/profiler.o
 .debug_ranges  0x0000000000000080       0x90 ./t186ref/tegra/t186/debug/bl31/tegra_bl31_setup.o
 .debug_ranges  0x0000000000000110       0x30 ./t186ref/tegra/t186/debug/bl31/tegra_common.o
 .debug_ranges  0x0000000000000140       0x30 ./t186ref/tegra/t186/debug/bl31/tegra_delay_timer.o
 .debug_ranges  0x0000000000000170       0x50 ./t186ref/tegra/t186/debug/bl31/tegra_fiq_glue.o
 .debug_ranges  0x00000000000001c0      0x130 ./t186ref/tegra/t186/debug/bl31/tegra_platform.o
 .debug_ranges  0x00000000000002f0      0x130 ./t186ref/tegra/t186/debug/bl31/tegra_pm.o
 .debug_ranges  0x0000000000000420       0x20 ./t186ref/tegra/t186/debug/bl31/tegra_sip_calls.o
 .debug_ranges  0x0000000000000440      0x250 ./t186ref/tegra/t186/debug/bl31/gic_v2.o
 .debug_ranges  0x0000000000000690      0x2c0 ./t186ref/tegra/t186/debug/bl31/intf.o
 .debug_ranges  0x0000000000000950      0x310 ./t186ref/tegra/t186/debug/bl31/ivc.o
 .debug_ranges  0x0000000000000c60      0x2a0 ./t186ref/tegra/t186/debug/bl31/gic.o
 .debug_ranges  0x0000000000000f00      0x1f0 ./t186ref/tegra/t186/debug/bl31/gpcdma.o
 .debug_ranges  0x00000000000010f0      0x350 ./t186ref/tegra/t186/debug/bl31/memctrl_v2.o
 .debug_ranges  0x0000000000001440      0x120 ./t186ref/tegra/t186/debug/bl31/smmu.o
 .debug_ranges  0x0000000000001560       0xc0 ./t186ref/tegra/t186/debug/bl31/mce.o
 .debug_ranges  0x0000000000001620      0x220 ./t186ref/tegra/t186/debug/bl31/ari.o
 .debug_ranges  0x0000000000001840       0xa0 ./t186ref/tegra/t186/debug/bl31/nvg.o
 .debug_ranges  0x00000000000018e0      0x290 ./t186ref/tegra/t186/debug/bl31/se.o
 .debug_ranges  0x0000000000001b70      0x3e0 ./t186ref/tegra/t186/debug/bl31/plat_memctrl.o
 .debug_ranges  0x0000000000001f50      0x150 ./t186ref/tegra/t186/debug/bl31/plat_psci_handlers.o
 .debug_ranges  0x00000000000020a0      0x100 ./t186ref/tegra/t186/debug/bl31/plat_setup.o
 .debug_ranges  0x00000000000021a0       0x60 ./t186ref/tegra/t186/debug/bl31/plat_secondary.o
 .debug_ranges  0x0000000000002200       0x20 ./t186ref/tegra/t186/debug/bl31/plat_sip_calls.o
 .debug_ranges  0x0000000000002220       0x30 ./t186ref/tegra/t186/debug/bl31/plat_smmu.o
 .debug_ranges  0x0000000000002250       0x80 ./t186ref/tegra/t186/debug/bl31/bl31_main.o
 .debug_ranges  0x00000000000022d0      0x110 ./t186ref/tegra/t186/debug/bl31/interrupt_mgmt.o
 .debug_ranges  0x00000000000023e0       0x80 ./t186ref/tegra/t186/debug/bl31/bl31_context_mgmt.o
 .debug_ranges  0x0000000000002460       0x90 ./t186ref/tegra/t186/debug/bl31/runtime_svc.o
 .debug_ranges  0x00000000000024f0       0x60 ./t186ref/tegra/t186/debug/bl31/arm_arch_svc_setup.o
 .debug_ranges  0x0000000000002550       0x30 ./t186ref/tegra/t186/debug/bl31/std_svc_setup.o
 .debug_ranges  0x0000000000002580      0x120 ./t186ref/tegra/t186/debug/bl31/context_mgmt.o
 .debug_ranges  0x00000000000026a0       0x30 ./t186ref/tegra/t186/debug/bl31/errata_report.o
 .debug_ranges  0x00000000000026d0       0x60 ./t186ref/tegra/t186/debug/bl31/psci_off.o
 .debug_ranges  0x0000000000002730       0x60 ./t186ref/tegra/t186/debug/bl31/psci_on.o
 .debug_ranges  0x0000000000002790       0x30 ./t186ref/tegra/t186/debug/bl31/psci_suspend.o
 .debug_ranges  0x00000000000027c0      0x380 ./t186ref/tegra/t186/debug/bl31/psci_common.o
 .debug_ranges  0x0000000000002b40      0x130 ./t186ref/tegra/t186/debug/bl31/psci_main.o
 .debug_ranges  0x0000000000002c70      0x110 ./t186ref/tegra/t186/debug/bl31/psci_setup.o
 .debug_ranges  0x0000000000002d80       0x30 ./t186ref/tegra/t186/debug/bl31/psci_system_off.o
 .debug_ranges  0x0000000000002db0       0x60 ./t186ref/tegra/t186/debug/bl31/bakery_lock_normal.o
 .debug_ranges  0x0000000000002e10      0x1b0 ./t186ref/tegra/t186/debug/bl31/trusty.o
 .debug_ranges  0x0000000000002fc0       0x20 ./t186ref/tegra/t186/debug/bl31/bl_common.o
 .debug_ranges  0x0000000000002fe0       0x30 ./t186ref/tegra/t186/debug/bl31/tf_printf.o
 .debug_ranges  0x0000000000003010       0x20 ./t186ref/tegra/t186/debug/bl31/assert.o
 .debug_ranges  0x0000000000003030       0x90 ./t186ref/tegra/t186/debug/bl31/mem.o
 .debug_ranges  0x00000000000030c0       0x20 ./t186ref/tegra/t186/debug/bl31/putchar.o
 .debug_ranges  0x00000000000030e0       0x20 ./t186ref/tegra/t186/debug/bl31/strlen.o
 .debug_ranges  0x0000000000003100       0xc0 ./t186ref/tegra/t186/debug/bl31/xlat_tables_arch.o
 .debug_ranges  0x00000000000031c0       0x70 ./t186ref/tegra/t186/debug/bl31/xlat_tables_common.o
 .debug_ranges  0x0000000000003230      0x3d0 ./t186ref/tegra/t186/debug/bl31/xlat_tables_internal.o
 .debug_ranges  0x0000000000003600       0x70 ./t186ref/tegra/t186/debug/bl31/console.o
 .debug_ranges  0x0000000000003670       0xd0 ./t186ref/tegra/t186/debug/bl31/tegra_globals.o
 .debug_ranges  0x0000000000003740       0xe0 ./t186ref/tegra/t186/debug/bl31/tegra_helpers.o
 .debug_ranges  0x0000000000003820       0x60 ./t186ref/tegra/t186/debug/bl31/16550_console.o
 .debug_ranges  0x0000000000003880       0xd0 ./t186ref/tegra/t186/debug/bl31/denver.o
 .debug_ranges  0x0000000000003950      0x200 ./t186ref/tegra/t186/debug/bl31/cortex_a57.o
 .debug_ranges  0x0000000000003b50       0x50 ./t186ref/tegra/t186/debug/bl31/nvg_helpers.o
 .debug_ranges  0x0000000000003ba0       0x70 ./t186ref/tegra/t186/debug/bl31/plat_trampoline.o
 .debug_ranges  0x0000000000003c10       0x40 ./t186ref/tegra/t186/debug/bl31/bl31_entrypoint.o
 .debug_ranges  0x0000000000003c50       0x40 ./t186ref/tegra/t186/debug/bl31/runtime_exceptions.o
 .debug_ranges  0x0000000000003c90       0xa0 ./t186ref/tegra/t186/debug/bl31/crash_reporting.o
 .debug_ranges  0x0000000000003d30       0x60 ./t186ref/tegra/t186/debug/bl31/platform_mp_stack.o
 .debug_ranges  0x0000000000003d90       0x40 ./t186ref/tegra/t186/debug/bl31/cpu_data.o
 .debug_ranges  0x0000000000003dd0       0xd0 ./t186ref/tegra/t186/debug/bl31/cpu_helpers.o
 .debug_ranges  0x0000000000003ea0       0x40 ./t186ref/tegra/t186/debug/bl31/spinlock.o
 .debug_ranges  0x0000000000003ee0       0x60 ./t186ref/tegra/t186/debug/bl31/psci_helpers.o
 .debug_ranges  0x0000000000003f40       0x80 ./t186ref/tegra/t186/debug/bl31/context.o
 .debug_ranges  0x0000000000003fc0       0x40 ./t186ref/tegra/t186/debug/bl31/trusty_helpers.o
 .debug_ranges  0x0000000000004000       0x60 ./t186ref/tegra/t186/debug/bl31/debug.o
 .debug_ranges  0x0000000000004060       0xb0 ./t186ref/tegra/t186/debug/bl31/cache_helpers.o
 .debug_ranges  0x0000000000004110       0xb0 ./t186ref/tegra/t186/debug/bl31/misc_helpers.o
 .debug_ranges  0x00000000000041c0       0xc0 ./t186ref/tegra/t186/debug/bl31/platform_helpers.o

.debug_frame    0x0000000000000000     0x4e58
 .debug_frame   0x0000000000000000       0x88 ./t186ref/tegra/t186/debug/bl31/delay_timer.o
 .debug_frame   0x0000000000000088       0xa8 ./t186ref/tegra/t186/debug/bl31/profiler.o
 .debug_frame   0x0000000000000130      0x160 ./t186ref/tegra/t186/debug/bl31/tegra_bl31_setup.o
 .debug_frame   0x0000000000000290       0x40 ./t186ref/tegra/t186/debug/bl31/tegra_common.o
 .debug_frame   0x00000000000002d0       0x58 ./t186ref/tegra/t186/debug/bl31/tegra_delay_timer.o
 .debug_frame   0x0000000000000328       0xc0 ./t186ref/tegra/t186/debug/bl31/tegra_fiq_glue.o
 .debug_frame   0x00000000000003e8      0x218 ./t186ref/tegra/t186/debug/bl31/tegra_platform.o
 .debug_frame   0x0000000000000600      0x200 ./t186ref/tegra/t186/debug/bl31/tegra_pm.o
 .debug_frame   0x0000000000000800       0x50 ./t186ref/tegra/t186/debug/bl31/tegra_sip_calls.o
 .debug_frame   0x0000000000000850      0x3b0 ./t186ref/tegra/t186/debug/bl31/gic_v2.o
 .debug_frame   0x0000000000000c00      0x148 ./t186ref/tegra/t186/debug/bl31/intf.o
 .debug_frame   0x0000000000000d48      0x310 ./t186ref/tegra/t186/debug/bl31/ivc.o
 .debug_frame   0x0000000000001058      0x1c0 ./t186ref/tegra/t186/debug/bl31/gic.o
 .debug_frame   0x0000000000001218       0x90 ./t186ref/tegra/t186/debug/bl31/gpcdma.o
 .debug_frame   0x00000000000012a8      0x170 ./t186ref/tegra/t186/debug/bl31/memctrl_v2.o
 .debug_frame   0x0000000000001418       0x70 ./t186ref/tegra/t186/debug/bl31/smmu.o
 .debug_frame   0x0000000000001488      0x190 ./t186ref/tegra/t186/debug/bl31/mce.o
 .debug_frame   0x0000000000001618      0x3b8 ./t186ref/tegra/t186/debug/bl31/ari.o
 .debug_frame   0x00000000000019d0      0x180 ./t186ref/tegra/t186/debug/bl31/nvg.o
 .debug_frame   0x0000000000001b50       0x60 ./t186ref/tegra/t186/debug/bl31/se.o
 .debug_frame   0x0000000000001bb0       0xc8 ./t186ref/tegra/t186/debug/bl31/plat_memctrl.o
 .debug_frame   0x0000000000001c78      0x1e8 ./t186ref/tegra/t186/debug/bl31/plat_psci_handlers.o
 .debug_frame   0x0000000000001e60      0x180 ./t186ref/tegra/t186/debug/bl31/plat_setup.o
 .debug_frame   0x0000000000001fe0       0x40 ./t186ref/tegra/t186/debug/bl31/plat_secondary.o
 .debug_frame   0x0000000000002020       0x40 ./t186ref/tegra/t186/debug/bl31/plat_sip_calls.o
 .debug_frame   0x0000000000002060       0x40 ./t186ref/tegra/t186/debug/bl31/plat_smmu.o
 .debug_frame   0x00000000000020a0      0x110 ./t186ref/tegra/t186/debug/bl31/bl31_main.o
 .debug_frame   0x00000000000021b0      0x170 ./t186ref/tegra/t186/debug/bl31/interrupt_mgmt.o
 .debug_frame   0x0000000000002320      0x150 ./t186ref/tegra/t186/debug/bl31/bl31_context_mgmt.o
 .debug_frame   0x0000000000002470       0x80 ./t186ref/tegra/t186/debug/bl31/runtime_svc.o
 .debug_frame   0x00000000000024f0       0x40 ./t186ref/tegra/t186/debug/bl31/arm_arch_svc_setup.o
 .debug_frame   0x0000000000002530       0x68 ./t186ref/tegra/t186/debug/bl31/std_svc_setup.o
 .debug_frame   0x0000000000002598      0x250 ./t186ref/tegra/t186/debug/bl31/context_mgmt.o
 .debug_frame   0x00000000000027e8       0x70 ./t186ref/tegra/t186/debug/bl31/errata_report.o
 .debug_frame   0x0000000000002858       0x48 ./t186ref/tegra/t186/debug/bl31/psci_off.o
 .debug_frame   0x00000000000028a0       0x88 ./t186ref/tegra/t186/debug/bl31/psci_on.o
 .debug_frame   0x0000000000002928       0x88 ./t186ref/tegra/t186/debug/bl31/psci_suspend.o
 .debug_frame   0x00000000000029b0      0x400 ./t186ref/tegra/t186/debug/bl31/psci_common.o
 .debug_frame   0x0000000000002db0      0x258 ./t186ref/tegra/t186/debug/bl31/psci_main.o
 .debug_frame   0x0000000000003008       0xb0 ./t186ref/tegra/t186/debug/bl31/psci_setup.o
 .debug_frame   0x00000000000030b8       0x60 ./t186ref/tegra/t186/debug/bl31/psci_system_off.o
 .debug_frame   0x0000000000003118       0x78 ./t186ref/tegra/t186/debug/bl31/bakery_lock_normal.o
 .debug_frame   0x0000000000003190      0x238 ./t186ref/tegra/t186/debug/bl31/trusty.o
 .debug_frame   0x00000000000033c8       0x28 ./t186ref/tegra/t186/debug/bl31/bl_common.o
 .debug_frame   0x00000000000033f0       0x88 ./t186ref/tegra/t186/debug/bl31/tf_printf.o
 .debug_frame   0x0000000000003478       0x38 ./t186ref/tegra/t186/debug/bl31/assert.o
 .debug_frame   0x00000000000034b0       0x88 ./t186ref/tegra/t186/debug/bl31/mem.o
 .debug_frame   0x0000000000003538       0x40 ./t186ref/tegra/t186/debug/bl31/putchar.o
 .debug_frame   0x0000000000003578       0x28 ./t186ref/tegra/t186/debug/bl31/strlen.o
 .debug_frame   0x00000000000035a0      0x118 ./t186ref/tegra/t186/debug/bl31/xlat_tables_arch.o
 .debug_frame   0x00000000000036b8      0x110 ./t186ref/tegra/t186/debug/bl31/xlat_tables_common.o
 .debug_frame   0x00000000000037c8      0x230 ./t186ref/tegra/t186/debug/bl31/xlat_tables_internal.o
 .debug_frame   0x00000000000039f8       0x88 ./t186ref/tegra/t186/debug/bl31/console.o
 .debug_frame   0x0000000000003a80      0x118 ./t186ref/tegra/t186/debug/bl31/tegra_globals.o
 .debug_frame   0x0000000000003b98      0x130 ./t186ref/tegra/t186/debug/bl31/tegra_helpers.o
 .debug_frame   0x0000000000003cc8       0x70 ./t186ref/tegra/t186/debug/bl31/16550_console.o
 .debug_frame   0x0000000000003d38      0x280 ./t186ref/tegra/t186/debug/bl31/denver.o
 .debug_frame   0x0000000000003fb8      0x2e0 ./t186ref/tegra/t186/debug/bl31/cortex_a57.o
 .debug_frame   0x0000000000004298       0x58 ./t186ref/tegra/t186/debug/bl31/nvg_helpers.o
 .debug_frame   0x00000000000042f0       0x88 ./t186ref/tegra/t186/debug/bl31/plat_trampoline.o
 .debug_frame   0x0000000000004378       0x40 ./t186ref/tegra/t186/debug/bl31/bl31_entrypoint.o
 .debug_frame   0x00000000000043b8      0x1a8 ./t186ref/tegra/t186/debug/bl31/runtime_exceptions.o
 .debug_frame   0x0000000000004560       0xd0 ./t186ref/tegra/t186/debug/bl31/crash_reporting.o
 .debug_frame   0x0000000000004630       0x70 ./t186ref/tegra/t186/debug/bl31/platform_mp_stack.o
 .debug_frame   0x00000000000046a0       0x40 ./t186ref/tegra/t186/debug/bl31/cpu_data.o
 .debug_frame   0x00000000000046e0      0x118 ./t186ref/tegra/t186/debug/bl31/cpu_helpers.o
 .debug_frame   0x00000000000047f8       0x40 ./t186ref/tegra/t186/debug/bl31/spinlock.o
 .debug_frame   0x0000000000004838       0x70 ./t186ref/tegra/t186/debug/bl31/psci_helpers.o
 .debug_frame   0x00000000000048a8       0xa0 ./t186ref/tegra/t186/debug/bl31/context.o
 .debug_frame   0x0000000000004948      0x190 ./t186ref/tegra/t186/debug/bl31/wa_cve_2017_5715_mmu.o
 .debug_frame   0x0000000000004ad8       0x40 ./t186ref/tegra/t186/debug/bl31/trusty_helpers.o
 .debug_frame   0x0000000000004b18       0x70 ./t186ref/tegra/t186/debug/bl31/debug.o
 .debug_frame   0x0000000000004b88       0xe8 ./t186ref/tegra/t186/debug/bl31/cache_helpers.o
 .debug_frame   0x0000000000004c70       0xe8 ./t186ref/tegra/t186/debug/bl31/misc_helpers.o
 .debug_frame   0x0000000000004d58      0x100 ./t186ref/tegra/t186/debug/bl31/platform_helpers.o
