digraph "CFG for '_Z18selection_sort_gpuiiiiPfPiS_' function" {
	label="CFG for '_Z18selection_sort_gpuiiiiPfPiS_' function";

	Node0x54f1ad0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#8caffe70",label="{%7:\l  %8 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %9 = mul i32 %8, %2\l  %10 = mul i32 %9, %1\l  %11 = sext i32 %10 to i64\l  %12 = getelementptr inbounds float, float addrspace(1)* %4, i64 %11\l  %13 = mul i32 %9, %3\l  %14 = sext i32 %13 to i64\l  %15 = getelementptr inbounds i32, i32 addrspace(1)* %5, i64 %14\l  %16 = getelementptr inbounds float, float addrspace(1)* %6, i64 %14\l  %17 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %18 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %19 = getelementptr i8, i8 addrspace(4)* %18, i64 4\l  %20 = bitcast i8 addrspace(4)* %19 to i16 addrspace(4)*\l  %21 = load i16, i16 addrspace(4)* %20, align 4, !range !5, !invariant.load !6\l  %22 = zext i16 %21 to i32\l  %23 = icmp slt i32 %17, %2\l  br i1 %23, label %24, label %26\l|{<s0>T|<s1>F}}"];
	Node0x54f1ad0:s0 -> Node0x54f3db0;
	Node0x54f1ad0:s1 -> Node0x54f3e40;
	Node0x54f3db0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#779af770",label="{%24:\l24:                                               \l  %25 = icmp sgt i32 %3, 0\l  br label %27\l}"];
	Node0x54f3db0 -> Node0x54f4010;
	Node0x54f3e40 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#8caffe70",label="{%26:\l26:                                               \l  ret void\l}"];
	Node0x54f4010 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#d9dce170",label="{%27:\l27:                                               \l  %28 = phi i32 [ %17, %24 ], [ %33, %32 ]\l  %29 = mul nsw i32 %28, %1\l  %30 = sext i32 %29 to i64\l  %31 = getelementptr inbounds float, float addrspace(1)* %12, i64 %30\l  br i1 %25, label %35, label %32\l|{<s0>T|<s1>F}}"];
	Node0x54f4010:s0 -> Node0x54f43f0;
	Node0x54f4010:s1 -> Node0x54f4150;
	Node0x54f4150 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#d9dce170",label="{%32:\l32:                                               \l  %33 = add nuw nsw i32 %28, %22\l  %34 = icmp slt i32 %33, %2\l  br i1 %34, label %27, label %26, !llvm.loop !7\l|{<s0>T|<s1>F}}"];
	Node0x54f4150:s0 -> Node0x54f4010;
	Node0x54f4150:s1 -> Node0x54f3e40;
	Node0x54f43f0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4987a70",label="{%35:\l35:                                               \l  %36 = phi i32 [ %37, %39 ], [ 0, %27 ]\l  %37 = add nuw nsw i32 %36, 1\l  %38 = icmp slt i32 %37, %1\l  br i1 %38, label %53, label %39\l|{<s0>T|<s1>F}}"];
	Node0x54f43f0:s0 -> Node0x54f4b50;
	Node0x54f43f0:s1 -> Node0x54f4900;
	Node0x54f4900 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4987a70",label="{%39:\l39:                                               \l  %40 = phi i32 [ %36, %35 ], [ %63, %53 ]\l  %41 = add nsw i32 %36, %29\l  %42 = sext i32 %41 to i64\l  %43 = getelementptr inbounds i32, i32 addrspace(1)* %15, i64 %42\l  store i32 %40, i32 addrspace(1)* %43, align 4, !tbaa !9\l  %44 = sext i32 %40 to i64\l  %45 = getelementptr inbounds float, float addrspace(1)* %31, i64 %44\l  %46 = load float, float addrspace(1)* %45, align 4, !tbaa !13\l  %47 = getelementptr inbounds float, float addrspace(1)* %16, i64 %42\l  store float %46, float addrspace(1)* %47, align 4, !tbaa !13\l  %48 = load float, float addrspace(1)* %45, align 4, !tbaa !13\l  %49 = zext i32 %36 to i64\l  %50 = getelementptr inbounds float, float addrspace(1)* %31, i64 %49\l  %51 = load float, float addrspace(1)* %50, align 4, !tbaa !13\l  store float %51, float addrspace(1)* %45, align 4, !tbaa !13\l  store float %48, float addrspace(1)* %50, align 4, !tbaa !13\l  %52 = icmp eq i32 %37, %3\l  br i1 %52, label %32, label %35, !llvm.loop !15\l|{<s0>T|<s1>F}}"];
	Node0x54f4900:s0 -> Node0x54f4150;
	Node0x54f4900:s1 -> Node0x54f43f0;
	Node0x54f4b50 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%53:\l53:                                               \l  %54 = phi i32 [ %64, %53 ], [ %37, %35 ]\l  %55 = phi i32 [ %63, %53 ], [ %36, %35 ]\l  %56 = zext i32 %54 to i64\l  %57 = getelementptr inbounds float, float addrspace(1)* %31, i64 %56\l  %58 = load float, float addrspace(1)* %57, align 4, !tbaa !13\l  %59 = sext i32 %55 to i64\l  %60 = getelementptr inbounds float, float addrspace(1)* %31, i64 %59\l  %61 = load float, float addrspace(1)* %60, align 4, !tbaa !13\l  %62 = fcmp contract olt float %58, %61\l  %63 = select i1 %62, i32 %54, i32 %55\l  %64 = add nuw nsw i32 %54, 1\l  %65 = icmp slt i32 %64, %1\l  br i1 %65, label %53, label %39, !llvm.loop !16\l|{<s0>T|<s1>F}}"];
	Node0x54f4b50:s0 -> Node0x54f4b50;
	Node0x54f4b50:s1 -> Node0x54f4900;
}
