
transmitter_demolition_robot.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000987c  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000384  08009a1c  08009a1c  0000aa1c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009da0  08009da0  0000b14c  2**0
                  CONTENTS
  4 .ARM          00000008  08009da0  08009da0  0000ada0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009da8  08009da8  0000b14c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009da8  08009da8  0000ada8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08009dac  08009dac  0000adac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000014c  20000000  08009db0  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000021fc  2000014c  08009efc  0000b14c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20002348  08009efc  0000b348  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000b14c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000158ba  00000000  00000000  0000b17c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003f68  00000000  00000000  00020a36  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001080  00000000  00000000  000249a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000c5f  00000000  00000000  00025a20  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001b110  00000000  00000000  0002667f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00017d43  00000000  00000000  0004178f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009556d  00000000  00000000  000594d2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000eea3f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000464c  00000000  00000000  000eea84  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000087  00000000  00000000  000f30d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	2000014c 	.word	0x2000014c
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08009a04 	.word	0x08009a04

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000150 	.word	0x20000150
 80001dc:	08009a04 	.word	0x08009a04

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80002a4:	f000 b96a 	b.w	800057c <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9d08      	ldr	r5, [sp, #32]
 80002c6:	460c      	mov	r4, r1
 80002c8:	2b00      	cmp	r3, #0
 80002ca:	d14e      	bne.n	800036a <__udivmoddi4+0xaa>
 80002cc:	4694      	mov	ip, r2
 80002ce:	458c      	cmp	ip, r1
 80002d0:	4686      	mov	lr, r0
 80002d2:	fab2 f282 	clz	r2, r2
 80002d6:	d962      	bls.n	800039e <__udivmoddi4+0xde>
 80002d8:	b14a      	cbz	r2, 80002ee <__udivmoddi4+0x2e>
 80002da:	f1c2 0320 	rsb	r3, r2, #32
 80002de:	4091      	lsls	r1, r2
 80002e0:	fa20 f303 	lsr.w	r3, r0, r3
 80002e4:	fa0c fc02 	lsl.w	ip, ip, r2
 80002e8:	4319      	orrs	r1, r3
 80002ea:	fa00 fe02 	lsl.w	lr, r0, r2
 80002ee:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002f2:	fa1f f68c 	uxth.w	r6, ip
 80002f6:	fbb1 f4f7 	udiv	r4, r1, r7
 80002fa:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80002fe:	fb07 1114 	mls	r1, r7, r4, r1
 8000302:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000306:	fb04 f106 	mul.w	r1, r4, r6
 800030a:	4299      	cmp	r1, r3
 800030c:	d90a      	bls.n	8000324 <__udivmoddi4+0x64>
 800030e:	eb1c 0303 	adds.w	r3, ip, r3
 8000312:	f104 30ff 	add.w	r0, r4, #4294967295	@ 0xffffffff
 8000316:	f080 8112 	bcs.w	800053e <__udivmoddi4+0x27e>
 800031a:	4299      	cmp	r1, r3
 800031c:	f240 810f 	bls.w	800053e <__udivmoddi4+0x27e>
 8000320:	3c02      	subs	r4, #2
 8000322:	4463      	add	r3, ip
 8000324:	1a59      	subs	r1, r3, r1
 8000326:	fa1f f38e 	uxth.w	r3, lr
 800032a:	fbb1 f0f7 	udiv	r0, r1, r7
 800032e:	fb07 1110 	mls	r1, r7, r0, r1
 8000332:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000336:	fb00 f606 	mul.w	r6, r0, r6
 800033a:	429e      	cmp	r6, r3
 800033c:	d90a      	bls.n	8000354 <__udivmoddi4+0x94>
 800033e:	eb1c 0303 	adds.w	r3, ip, r3
 8000342:	f100 31ff 	add.w	r1, r0, #4294967295	@ 0xffffffff
 8000346:	f080 80fc 	bcs.w	8000542 <__udivmoddi4+0x282>
 800034a:	429e      	cmp	r6, r3
 800034c:	f240 80f9 	bls.w	8000542 <__udivmoddi4+0x282>
 8000350:	4463      	add	r3, ip
 8000352:	3802      	subs	r0, #2
 8000354:	1b9b      	subs	r3, r3, r6
 8000356:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800035a:	2100      	movs	r1, #0
 800035c:	b11d      	cbz	r5, 8000366 <__udivmoddi4+0xa6>
 800035e:	40d3      	lsrs	r3, r2
 8000360:	2200      	movs	r2, #0
 8000362:	e9c5 3200 	strd	r3, r2, [r5]
 8000366:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800036a:	428b      	cmp	r3, r1
 800036c:	d905      	bls.n	800037a <__udivmoddi4+0xba>
 800036e:	b10d      	cbz	r5, 8000374 <__udivmoddi4+0xb4>
 8000370:	e9c5 0100 	strd	r0, r1, [r5]
 8000374:	2100      	movs	r1, #0
 8000376:	4608      	mov	r0, r1
 8000378:	e7f5      	b.n	8000366 <__udivmoddi4+0xa6>
 800037a:	fab3 f183 	clz	r1, r3
 800037e:	2900      	cmp	r1, #0
 8000380:	d146      	bne.n	8000410 <__udivmoddi4+0x150>
 8000382:	42a3      	cmp	r3, r4
 8000384:	d302      	bcc.n	800038c <__udivmoddi4+0xcc>
 8000386:	4290      	cmp	r0, r2
 8000388:	f0c0 80f0 	bcc.w	800056c <__udivmoddi4+0x2ac>
 800038c:	1a86      	subs	r6, r0, r2
 800038e:	eb64 0303 	sbc.w	r3, r4, r3
 8000392:	2001      	movs	r0, #1
 8000394:	2d00      	cmp	r5, #0
 8000396:	d0e6      	beq.n	8000366 <__udivmoddi4+0xa6>
 8000398:	e9c5 6300 	strd	r6, r3, [r5]
 800039c:	e7e3      	b.n	8000366 <__udivmoddi4+0xa6>
 800039e:	2a00      	cmp	r2, #0
 80003a0:	f040 8090 	bne.w	80004c4 <__udivmoddi4+0x204>
 80003a4:	eba1 040c 	sub.w	r4, r1, ip
 80003a8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80003ac:	fa1f f78c 	uxth.w	r7, ip
 80003b0:	2101      	movs	r1, #1
 80003b2:	fbb4 f6f8 	udiv	r6, r4, r8
 80003b6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003ba:	fb08 4416 	mls	r4, r8, r6, r4
 80003be:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003c2:	fb07 f006 	mul.w	r0, r7, r6
 80003c6:	4298      	cmp	r0, r3
 80003c8:	d908      	bls.n	80003dc <__udivmoddi4+0x11c>
 80003ca:	eb1c 0303 	adds.w	r3, ip, r3
 80003ce:	f106 34ff 	add.w	r4, r6, #4294967295	@ 0xffffffff
 80003d2:	d202      	bcs.n	80003da <__udivmoddi4+0x11a>
 80003d4:	4298      	cmp	r0, r3
 80003d6:	f200 80cd 	bhi.w	8000574 <__udivmoddi4+0x2b4>
 80003da:	4626      	mov	r6, r4
 80003dc:	1a1c      	subs	r4, r3, r0
 80003de:	fa1f f38e 	uxth.w	r3, lr
 80003e2:	fbb4 f0f8 	udiv	r0, r4, r8
 80003e6:	fb08 4410 	mls	r4, r8, r0, r4
 80003ea:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003ee:	fb00 f707 	mul.w	r7, r0, r7
 80003f2:	429f      	cmp	r7, r3
 80003f4:	d908      	bls.n	8000408 <__udivmoddi4+0x148>
 80003f6:	eb1c 0303 	adds.w	r3, ip, r3
 80003fa:	f100 34ff 	add.w	r4, r0, #4294967295	@ 0xffffffff
 80003fe:	d202      	bcs.n	8000406 <__udivmoddi4+0x146>
 8000400:	429f      	cmp	r7, r3
 8000402:	f200 80b0 	bhi.w	8000566 <__udivmoddi4+0x2a6>
 8000406:	4620      	mov	r0, r4
 8000408:	1bdb      	subs	r3, r3, r7
 800040a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800040e:	e7a5      	b.n	800035c <__udivmoddi4+0x9c>
 8000410:	f1c1 0620 	rsb	r6, r1, #32
 8000414:	408b      	lsls	r3, r1
 8000416:	fa22 f706 	lsr.w	r7, r2, r6
 800041a:	431f      	orrs	r7, r3
 800041c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000420:	fa04 f301 	lsl.w	r3, r4, r1
 8000424:	ea43 030c 	orr.w	r3, r3, ip
 8000428:	40f4      	lsrs	r4, r6
 800042a:	fa00 f801 	lsl.w	r8, r0, r1
 800042e:	0c38      	lsrs	r0, r7, #16
 8000430:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000434:	fbb4 fef0 	udiv	lr, r4, r0
 8000438:	fa1f fc87 	uxth.w	ip, r7
 800043c:	fb00 441e 	mls	r4, r0, lr, r4
 8000440:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000444:	fb0e f90c 	mul.w	r9, lr, ip
 8000448:	45a1      	cmp	r9, r4
 800044a:	fa02 f201 	lsl.w	r2, r2, r1
 800044e:	d90a      	bls.n	8000466 <__udivmoddi4+0x1a6>
 8000450:	193c      	adds	r4, r7, r4
 8000452:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
 8000456:	f080 8084 	bcs.w	8000562 <__udivmoddi4+0x2a2>
 800045a:	45a1      	cmp	r9, r4
 800045c:	f240 8081 	bls.w	8000562 <__udivmoddi4+0x2a2>
 8000460:	f1ae 0e02 	sub.w	lr, lr, #2
 8000464:	443c      	add	r4, r7
 8000466:	eba4 0409 	sub.w	r4, r4, r9
 800046a:	fa1f f983 	uxth.w	r9, r3
 800046e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000472:	fb00 4413 	mls	r4, r0, r3, r4
 8000476:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800047a:	fb03 fc0c 	mul.w	ip, r3, ip
 800047e:	45a4      	cmp	ip, r4
 8000480:	d907      	bls.n	8000492 <__udivmoddi4+0x1d2>
 8000482:	193c      	adds	r4, r7, r4
 8000484:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 8000488:	d267      	bcs.n	800055a <__udivmoddi4+0x29a>
 800048a:	45a4      	cmp	ip, r4
 800048c:	d965      	bls.n	800055a <__udivmoddi4+0x29a>
 800048e:	3b02      	subs	r3, #2
 8000490:	443c      	add	r4, r7
 8000492:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000496:	fba0 9302 	umull	r9, r3, r0, r2
 800049a:	eba4 040c 	sub.w	r4, r4, ip
 800049e:	429c      	cmp	r4, r3
 80004a0:	46ce      	mov	lr, r9
 80004a2:	469c      	mov	ip, r3
 80004a4:	d351      	bcc.n	800054a <__udivmoddi4+0x28a>
 80004a6:	d04e      	beq.n	8000546 <__udivmoddi4+0x286>
 80004a8:	b155      	cbz	r5, 80004c0 <__udivmoddi4+0x200>
 80004aa:	ebb8 030e 	subs.w	r3, r8, lr
 80004ae:	eb64 040c 	sbc.w	r4, r4, ip
 80004b2:	fa04 f606 	lsl.w	r6, r4, r6
 80004b6:	40cb      	lsrs	r3, r1
 80004b8:	431e      	orrs	r6, r3
 80004ba:	40cc      	lsrs	r4, r1
 80004bc:	e9c5 6400 	strd	r6, r4, [r5]
 80004c0:	2100      	movs	r1, #0
 80004c2:	e750      	b.n	8000366 <__udivmoddi4+0xa6>
 80004c4:	f1c2 0320 	rsb	r3, r2, #32
 80004c8:	fa20 f103 	lsr.w	r1, r0, r3
 80004cc:	fa0c fc02 	lsl.w	ip, ip, r2
 80004d0:	fa24 f303 	lsr.w	r3, r4, r3
 80004d4:	4094      	lsls	r4, r2
 80004d6:	430c      	orrs	r4, r1
 80004d8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004dc:	fa00 fe02 	lsl.w	lr, r0, r2
 80004e0:	fa1f f78c 	uxth.w	r7, ip
 80004e4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004e8:	fb08 3110 	mls	r1, r8, r0, r3
 80004ec:	0c23      	lsrs	r3, r4, #16
 80004ee:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80004f2:	fb00 f107 	mul.w	r1, r0, r7
 80004f6:	4299      	cmp	r1, r3
 80004f8:	d908      	bls.n	800050c <__udivmoddi4+0x24c>
 80004fa:	eb1c 0303 	adds.w	r3, ip, r3
 80004fe:	f100 36ff 	add.w	r6, r0, #4294967295	@ 0xffffffff
 8000502:	d22c      	bcs.n	800055e <__udivmoddi4+0x29e>
 8000504:	4299      	cmp	r1, r3
 8000506:	d92a      	bls.n	800055e <__udivmoddi4+0x29e>
 8000508:	3802      	subs	r0, #2
 800050a:	4463      	add	r3, ip
 800050c:	1a5b      	subs	r3, r3, r1
 800050e:	b2a4      	uxth	r4, r4
 8000510:	fbb3 f1f8 	udiv	r1, r3, r8
 8000514:	fb08 3311 	mls	r3, r8, r1, r3
 8000518:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800051c:	fb01 f307 	mul.w	r3, r1, r7
 8000520:	42a3      	cmp	r3, r4
 8000522:	d908      	bls.n	8000536 <__udivmoddi4+0x276>
 8000524:	eb1c 0404 	adds.w	r4, ip, r4
 8000528:	f101 36ff 	add.w	r6, r1, #4294967295	@ 0xffffffff
 800052c:	d213      	bcs.n	8000556 <__udivmoddi4+0x296>
 800052e:	42a3      	cmp	r3, r4
 8000530:	d911      	bls.n	8000556 <__udivmoddi4+0x296>
 8000532:	3902      	subs	r1, #2
 8000534:	4464      	add	r4, ip
 8000536:	1ae4      	subs	r4, r4, r3
 8000538:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800053c:	e739      	b.n	80003b2 <__udivmoddi4+0xf2>
 800053e:	4604      	mov	r4, r0
 8000540:	e6f0      	b.n	8000324 <__udivmoddi4+0x64>
 8000542:	4608      	mov	r0, r1
 8000544:	e706      	b.n	8000354 <__udivmoddi4+0x94>
 8000546:	45c8      	cmp	r8, r9
 8000548:	d2ae      	bcs.n	80004a8 <__udivmoddi4+0x1e8>
 800054a:	ebb9 0e02 	subs.w	lr, r9, r2
 800054e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000552:	3801      	subs	r0, #1
 8000554:	e7a8      	b.n	80004a8 <__udivmoddi4+0x1e8>
 8000556:	4631      	mov	r1, r6
 8000558:	e7ed      	b.n	8000536 <__udivmoddi4+0x276>
 800055a:	4603      	mov	r3, r0
 800055c:	e799      	b.n	8000492 <__udivmoddi4+0x1d2>
 800055e:	4630      	mov	r0, r6
 8000560:	e7d4      	b.n	800050c <__udivmoddi4+0x24c>
 8000562:	46d6      	mov	lr, sl
 8000564:	e77f      	b.n	8000466 <__udivmoddi4+0x1a6>
 8000566:	4463      	add	r3, ip
 8000568:	3802      	subs	r0, #2
 800056a:	e74d      	b.n	8000408 <__udivmoddi4+0x148>
 800056c:	4606      	mov	r6, r0
 800056e:	4623      	mov	r3, r4
 8000570:	4608      	mov	r0, r1
 8000572:	e70f      	b.n	8000394 <__udivmoddi4+0xd4>
 8000574:	3e02      	subs	r6, #2
 8000576:	4463      	add	r3, ip
 8000578:	e730      	b.n	80003dc <__udivmoddi4+0x11c>
 800057a:	bf00      	nop

0800057c <__aeabi_idiv0>:
 800057c:	4770      	bx	lr
 800057e:	bf00      	nop

08000580 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000580:	b580      	push	{r7, lr}
 8000582:	b084      	sub	sp, #16
 8000584:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000586:	463b      	mov	r3, r7
 8000588:	2200      	movs	r2, #0
 800058a:	601a      	str	r2, [r3, #0]
 800058c:	605a      	str	r2, [r3, #4]
 800058e:	609a      	str	r2, [r3, #8]
 8000590:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000592:	4b21      	ldr	r3, [pc, #132]	@ (8000618 <MX_ADC1_Init+0x98>)
 8000594:	4a21      	ldr	r2, [pc, #132]	@ (800061c <MX_ADC1_Init+0x9c>)
 8000596:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8000598:	4b1f      	ldr	r3, [pc, #124]	@ (8000618 <MX_ADC1_Init+0x98>)
 800059a:	2200      	movs	r2, #0
 800059c:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800059e:	4b1e      	ldr	r3, [pc, #120]	@ (8000618 <MX_ADC1_Init+0x98>)
 80005a0:	2200      	movs	r2, #0
 80005a2:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 80005a4:	4b1c      	ldr	r3, [pc, #112]	@ (8000618 <MX_ADC1_Init+0x98>)
 80005a6:	2200      	movs	r2, #0
 80005a8:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80005aa:	4b1b      	ldr	r3, [pc, #108]	@ (8000618 <MX_ADC1_Init+0x98>)
 80005ac:	2200      	movs	r2, #0
 80005ae:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80005b0:	4b19      	ldr	r3, [pc, #100]	@ (8000618 <MX_ADC1_Init+0x98>)
 80005b2:	2200      	movs	r2, #0
 80005b4:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80005b8:	4b17      	ldr	r3, [pc, #92]	@ (8000618 <MX_ADC1_Init+0x98>)
 80005ba:	2200      	movs	r2, #0
 80005bc:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80005be:	4b16      	ldr	r3, [pc, #88]	@ (8000618 <MX_ADC1_Init+0x98>)
 80005c0:	4a17      	ldr	r2, [pc, #92]	@ (8000620 <MX_ADC1_Init+0xa0>)
 80005c2:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80005c4:	4b14      	ldr	r3, [pc, #80]	@ (8000618 <MX_ADC1_Init+0x98>)
 80005c6:	2200      	movs	r2, #0
 80005c8:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 80005ca:	4b13      	ldr	r3, [pc, #76]	@ (8000618 <MX_ADC1_Init+0x98>)
 80005cc:	2201      	movs	r2, #1
 80005ce:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80005d0:	4b11      	ldr	r3, [pc, #68]	@ (8000618 <MX_ADC1_Init+0x98>)
 80005d2:	2200      	movs	r2, #0
 80005d4:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80005d8:	4b0f      	ldr	r3, [pc, #60]	@ (8000618 <MX_ADC1_Init+0x98>)
 80005da:	2201      	movs	r2, #1
 80005dc:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80005de:	480e      	ldr	r0, [pc, #56]	@ (8000618 <MX_ADC1_Init+0x98>)
 80005e0:	f000 ff00 	bl	80013e4 <HAL_ADC_Init>
 80005e4:	4603      	mov	r3, r0
 80005e6:	2b00      	cmp	r3, #0
 80005e8:	d001      	beq.n	80005ee <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 80005ea:	f000 fb95 	bl	8000d18 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80005ee:	2300      	movs	r3, #0
 80005f0:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80005f2:	2301      	movs	r3, #1
 80005f4:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80005f6:	2300      	movs	r3, #0
 80005f8:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80005fa:	463b      	mov	r3, r7
 80005fc:	4619      	mov	r1, r3
 80005fe:	4806      	ldr	r0, [pc, #24]	@ (8000618 <MX_ADC1_Init+0x98>)
 8000600:	f001 f8b4 	bl	800176c <HAL_ADC_ConfigChannel>
 8000604:	4603      	mov	r3, r0
 8000606:	2b00      	cmp	r3, #0
 8000608:	d001      	beq.n	800060e <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 800060a:	f000 fb85 	bl	8000d18 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800060e:	bf00      	nop
 8000610:	3710      	adds	r7, #16
 8000612:	46bd      	mov	sp, r7
 8000614:	bd80      	pop	{r7, pc}
 8000616:	bf00      	nop
 8000618:	20000168 	.word	0x20000168
 800061c:	40012000 	.word	0x40012000
 8000620:	0f000001 	.word	0x0f000001

08000624 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000624:	b580      	push	{r7, lr}
 8000626:	b08a      	sub	sp, #40	@ 0x28
 8000628:	af00      	add	r7, sp, #0
 800062a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800062c:	f107 0314 	add.w	r3, r7, #20
 8000630:	2200      	movs	r2, #0
 8000632:	601a      	str	r2, [r3, #0]
 8000634:	605a      	str	r2, [r3, #4]
 8000636:	609a      	str	r2, [r3, #8]
 8000638:	60da      	str	r2, [r3, #12]
 800063a:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 800063c:	687b      	ldr	r3, [r7, #4]
 800063e:	681b      	ldr	r3, [r3, #0]
 8000640:	4a17      	ldr	r2, [pc, #92]	@ (80006a0 <HAL_ADC_MspInit+0x7c>)
 8000642:	4293      	cmp	r3, r2
 8000644:	d127      	bne.n	8000696 <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000646:	2300      	movs	r3, #0
 8000648:	613b      	str	r3, [r7, #16]
 800064a:	4b16      	ldr	r3, [pc, #88]	@ (80006a4 <HAL_ADC_MspInit+0x80>)
 800064c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800064e:	4a15      	ldr	r2, [pc, #84]	@ (80006a4 <HAL_ADC_MspInit+0x80>)
 8000650:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000654:	6453      	str	r3, [r2, #68]	@ 0x44
 8000656:	4b13      	ldr	r3, [pc, #76]	@ (80006a4 <HAL_ADC_MspInit+0x80>)
 8000658:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800065a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800065e:	613b      	str	r3, [r7, #16]
 8000660:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000662:	2300      	movs	r3, #0
 8000664:	60fb      	str	r3, [r7, #12]
 8000666:	4b0f      	ldr	r3, [pc, #60]	@ (80006a4 <HAL_ADC_MspInit+0x80>)
 8000668:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800066a:	4a0e      	ldr	r2, [pc, #56]	@ (80006a4 <HAL_ADC_MspInit+0x80>)
 800066c:	f043 0301 	orr.w	r3, r3, #1
 8000670:	6313      	str	r3, [r2, #48]	@ 0x30
 8000672:	4b0c      	ldr	r3, [pc, #48]	@ (80006a4 <HAL_ADC_MspInit+0x80>)
 8000674:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000676:	f003 0301 	and.w	r3, r3, #1
 800067a:	60fb      	str	r3, [r7, #12]
 800067c:	68fb      	ldr	r3, [r7, #12]
    PA2     ------> ADC1_IN2
    PA3     ------> ADC1_IN3
    PA6     ------> ADC1_IN6
    PA7     ------> ADC1_IN7
    */
    GPIO_InitStruct.Pin = R8_Pin|R1_Pin|JOY_LEFT_X_Pin|JOY_LEFT_Y_Pin
 800067e:	23cf      	movs	r3, #207	@ 0xcf
 8000680:	617b      	str	r3, [r7, #20]
                          |JOY_RIGHT_X_Pin|JOY_RIGHT_Y_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000682:	2303      	movs	r3, #3
 8000684:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000686:	2300      	movs	r3, #0
 8000688:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800068a:	f107 0314 	add.w	r3, r7, #20
 800068e:	4619      	mov	r1, r3
 8000690:	4805      	ldr	r0, [pc, #20]	@ (80006a8 <HAL_ADC_MspInit+0x84>)
 8000692:	f001 fc2d 	bl	8001ef0 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8000696:	bf00      	nop
 8000698:	3728      	adds	r7, #40	@ 0x28
 800069a:	46bd      	mov	sp, r7
 800069c:	bd80      	pop	{r7, pc}
 800069e:	bf00      	nop
 80006a0:	40012000 	.word	0x40012000
 80006a4:	40023800 	.word	0x40023800
 80006a8:	40020000 	.word	0x40020000

080006ac <MX_GPIO_Init>:
        * EXTI
     PB6   ------> I2C1_SCL
     PB7   ------> I2C1_SDA
*/
void MX_GPIO_Init(void)
{
 80006ac:	b580      	push	{r7, lr}
 80006ae:	b088      	sub	sp, #32
 80006b0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006b2:	f107 030c 	add.w	r3, r7, #12
 80006b6:	2200      	movs	r2, #0
 80006b8:	601a      	str	r2, [r3, #0]
 80006ba:	605a      	str	r2, [r3, #4]
 80006bc:	609a      	str	r2, [r3, #8]
 80006be:	60da      	str	r2, [r3, #12]
 80006c0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80006c2:	2300      	movs	r3, #0
 80006c4:	60bb      	str	r3, [r7, #8]
 80006c6:	4b35      	ldr	r3, [pc, #212]	@ (800079c <MX_GPIO_Init+0xf0>)
 80006c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006ca:	4a34      	ldr	r2, [pc, #208]	@ (800079c <MX_GPIO_Init+0xf0>)
 80006cc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80006d0:	6313      	str	r3, [r2, #48]	@ 0x30
 80006d2:	4b32      	ldr	r3, [pc, #200]	@ (800079c <MX_GPIO_Init+0xf0>)
 80006d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006d6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80006da:	60bb      	str	r3, [r7, #8]
 80006dc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80006de:	2300      	movs	r3, #0
 80006e0:	607b      	str	r3, [r7, #4]
 80006e2:	4b2e      	ldr	r3, [pc, #184]	@ (800079c <MX_GPIO_Init+0xf0>)
 80006e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006e6:	4a2d      	ldr	r2, [pc, #180]	@ (800079c <MX_GPIO_Init+0xf0>)
 80006e8:	f043 0301 	orr.w	r3, r3, #1
 80006ec:	6313      	str	r3, [r2, #48]	@ 0x30
 80006ee:	4b2b      	ldr	r3, [pc, #172]	@ (800079c <MX_GPIO_Init+0xf0>)
 80006f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006f2:	f003 0301 	and.w	r3, r3, #1
 80006f6:	607b      	str	r3, [r7, #4]
 80006f8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80006fa:	2300      	movs	r3, #0
 80006fc:	603b      	str	r3, [r7, #0]
 80006fe:	4b27      	ldr	r3, [pc, #156]	@ (800079c <MX_GPIO_Init+0xf0>)
 8000700:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000702:	4a26      	ldr	r2, [pc, #152]	@ (800079c <MX_GPIO_Init+0xf0>)
 8000704:	f043 0302 	orr.w	r3, r3, #2
 8000708:	6313      	str	r3, [r2, #48]	@ 0x30
 800070a:	4b24      	ldr	r3, [pc, #144]	@ (800079c <MX_GPIO_Init+0xf0>)
 800070c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800070e:	f003 0302 	and.w	r3, r3, #2
 8000712:	603b      	str	r3, [r7, #0]
 8000714:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, Lora_M1_Pin|Lora_M0_Pin, GPIO_PIN_RESET);
 8000716:	2200      	movs	r2, #0
 8000718:	f44f 7140 	mov.w	r1, #768	@ 0x300
 800071c:	4820      	ldr	r0, [pc, #128]	@ (80007a0 <MX_GPIO_Init+0xf4>)
 800071e:	f001 fd83 	bl	8002228 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = JOY_LEFT_BTN1_Pin|JOY_LEFT_BTN2_Pin|S5_2_Pin|S2_1_Pin;
 8000722:	f248 1330 	movw	r3, #33072	@ 0x8130
 8000726:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000728:	2300      	movs	r3, #0
 800072a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800072c:	2300      	movs	r3, #0
 800072e:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000730:	f107 030c 	add.w	r3, r7, #12
 8000734:	4619      	mov	r1, r3
 8000736:	481b      	ldr	r0, [pc, #108]	@ (80007a4 <MX_GPIO_Init+0xf8>)
 8000738:	f001 fbda 	bl	8001ef0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin
                           PBPin PBPin PBPin PBPin
                           PBPin */
  GPIO_InitStruct.Pin = JOY_RIGHT_BTN1_Pin|JOY_RIGHT_BTN2_Pin|S0_Pin|S4_1_Pin
 800073c:	f24f 033b 	movw	r3, #61499	@ 0xf03b
 8000740:	60fb      	str	r3, [r7, #12]
                          |S4_2_Pin|S5_1_Pin|S2_2_Pin|S1_1_Pin
                          |S1_2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000742:	2300      	movs	r3, #0
 8000744:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000746:	2300      	movs	r3, #0
 8000748:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800074a:	f107 030c 	add.w	r3, r7, #12
 800074e:	4619      	mov	r1, r3
 8000750:	4813      	ldr	r0, [pc, #76]	@ (80007a0 <MX_GPIO_Init+0xf4>)
 8000752:	f001 fbcd 	bl	8001ef0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB6 PB7 */
  GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000756:	23c0      	movs	r3, #192	@ 0xc0
 8000758:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800075a:	2312      	movs	r3, #18
 800075c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800075e:	2300      	movs	r3, #0
 8000760:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000762:	2303      	movs	r3, #3
 8000764:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000766:	2304      	movs	r3, #4
 8000768:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800076a:	f107 030c 	add.w	r3, r7, #12
 800076e:	4619      	mov	r1, r3
 8000770:	480b      	ldr	r0, [pc, #44]	@ (80007a0 <MX_GPIO_Init+0xf4>)
 8000772:	f001 fbbd 	bl	8001ef0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = Lora_M1_Pin|Lora_M0_Pin;
 8000776:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800077a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800077c:	2301      	movs	r3, #1
 800077e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000780:	2300      	movs	r3, #0
 8000782:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000784:	2300      	movs	r3, #0
 8000786:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000788:	f107 030c 	add.w	r3, r7, #12
 800078c:	4619      	mov	r1, r3
 800078e:	4804      	ldr	r0, [pc, #16]	@ (80007a0 <MX_GPIO_Init+0xf4>)
 8000790:	f001 fbae 	bl	8001ef0 <HAL_GPIO_Init>

}
 8000794:	bf00      	nop
 8000796:	3720      	adds	r7, #32
 8000798:	46bd      	mov	sp, r7
 800079a:	bd80      	pop	{r7, pc}
 800079c:	40023800 	.word	0x40023800
 80007a0:	40020400 	.word	0x40020400
 80007a4:	40020000 	.word	0x40020000

080007a8 <Joystick_Init>:
/**
  * @brief  Initialize joystick module
  * @retval None
  */
void Joystick_Init(void)
{
 80007a8:	b480      	push	{r7}
 80007aa:	af00      	add	r7, sp, #0
    // ADC sudah diinisialisasi di MX_ADC1_Init()
    // STM32F4 tidak memerlukan kalibrasi ADC (hanya STM32F3/L4)
}
 80007ac:	bf00      	nop
 80007ae:	46bd      	mov	sp, r7
 80007b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007b4:	4770      	bx	lr
	...

080007b8 <Joystick_ReadChannel>:
  * @brief  Read specific ADC channel
  * @param  channel: ADC channel number
  * @retval 16-bit ADC value (0-4095)
  */
uint16_t Joystick_ReadChannel(uint32_t channel)
{
 80007b8:	b580      	push	{r7, lr}
 80007ba:	b088      	sub	sp, #32
 80007bc:	af00      	add	r7, sp, #0
 80007be:	6078      	str	r0, [r7, #4]
    ADC_ChannelConfTypeDef sConfig = {0};
 80007c0:	f107 030c 	add.w	r3, r7, #12
 80007c4:	2200      	movs	r2, #0
 80007c6:	601a      	str	r2, [r3, #0]
 80007c8:	605a      	str	r2, [r3, #4]
 80007ca:	609a      	str	r2, [r3, #8]
 80007cc:	60da      	str	r2, [r3, #12]
    uint16_t adc_value = 0;
 80007ce:	2300      	movs	r3, #0
 80007d0:	83fb      	strh	r3, [r7, #30]

    // Configure channel
    sConfig.Channel = channel;
 80007d2:	687b      	ldr	r3, [r7, #4]
 80007d4:	60fb      	str	r3, [r7, #12]
    sConfig.Rank = 1;
 80007d6:	2301      	movs	r3, #1
 80007d8:	613b      	str	r3, [r7, #16]
    sConfig.SamplingTime = ADC_SAMPLETIME_84CYCLES;
 80007da:	2304      	movs	r3, #4
 80007dc:	617b      	str	r3, [r7, #20]

    if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) == HAL_OK)
 80007de:	f107 030c 	add.w	r3, r7, #12
 80007e2:	4619      	mov	r1, r3
 80007e4:	480e      	ldr	r0, [pc, #56]	@ (8000820 <Joystick_ReadChannel+0x68>)
 80007e6:	f000 ffc1 	bl	800176c <HAL_ADC_ConfigChannel>
 80007ea:	4603      	mov	r3, r0
 80007ec:	2b00      	cmp	r3, #0
 80007ee:	d111      	bne.n	8000814 <Joystick_ReadChannel+0x5c>
    {
        // Start conversion
        HAL_ADC_Start(&hadc1);
 80007f0:	480b      	ldr	r0, [pc, #44]	@ (8000820 <Joystick_ReadChannel+0x68>)
 80007f2:	f000 fe3b 	bl	800146c <HAL_ADC_Start>

        // Wait for conversion to complete
        if (HAL_ADC_PollForConversion(&hadc1, ADC_TIMEOUT) == HAL_OK)
 80007f6:	2164      	movs	r1, #100	@ 0x64
 80007f8:	4809      	ldr	r0, [pc, #36]	@ (8000820 <Joystick_ReadChannel+0x68>)
 80007fa:	f000 ff1e 	bl	800163a <HAL_ADC_PollForConversion>
 80007fe:	4603      	mov	r3, r0
 8000800:	2b00      	cmp	r3, #0
 8000802:	d104      	bne.n	800080e <Joystick_ReadChannel+0x56>
        {
            // Read value
            adc_value = HAL_ADC_GetValue(&hadc1);
 8000804:	4806      	ldr	r0, [pc, #24]	@ (8000820 <Joystick_ReadChannel+0x68>)
 8000806:	f000 ffa3 	bl	8001750 <HAL_ADC_GetValue>
 800080a:	4603      	mov	r3, r0
 800080c:	83fb      	strh	r3, [r7, #30]
        }

        // Stop ADC
        HAL_ADC_Stop(&hadc1);
 800080e:	4804      	ldr	r0, [pc, #16]	@ (8000820 <Joystick_ReadChannel+0x68>)
 8000810:	f000 fee0 	bl	80015d4 <HAL_ADC_Stop>
    }

    return adc_value;
 8000814:	8bfb      	ldrh	r3, [r7, #30]
}
 8000816:	4618      	mov	r0, r3
 8000818:	3720      	adds	r7, #32
 800081a:	46bd      	mov	sp, r7
 800081c:	bd80      	pop	{r7, pc}
 800081e:	bf00      	nop
 8000820:	20000168 	.word	0x20000168

08000824 <Joystick_Read>:
  * @brief  Read all joystick and potentiometer data
  * @param  data: Pointer to Joystick_Data_t structure
  * @retval None
  */
void Joystick_Read(Joystick_Data_t* data)
{
 8000824:	b580      	push	{r7, lr}
 8000826:	b084      	sub	sp, #16
 8000828:	af00      	add	r7, sp, #0
 800082a:	6078      	str	r0, [r7, #4]
    uint16_t adc_value;

    // Read Left Joystick X (PA2 - ADC_CHANNEL_2)
    adc_value = Joystick_ReadChannel(ADC_CHANNEL_2);
 800082c:	2002      	movs	r0, #2
 800082e:	f7ff ffc3 	bl	80007b8 <Joystick_ReadChannel>
 8000832:	4603      	mov	r3, r0
 8000834:	81fb      	strh	r3, [r7, #14]
    data->left_x = (uint8_t)(adc_value >> 4); // Convert 12-bit to 8-bit (divide by 16)
 8000836:	89fb      	ldrh	r3, [r7, #14]
 8000838:	091b      	lsrs	r3, r3, #4
 800083a:	b29b      	uxth	r3, r3
 800083c:	b2da      	uxtb	r2, r3
 800083e:	687b      	ldr	r3, [r7, #4]
 8000840:	701a      	strb	r2, [r3, #0]

    // Read Left Joystick Y (PA3 - ADC_CHANNEL_3)
    adc_value = Joystick_ReadChannel(ADC_CHANNEL_3);
 8000842:	2003      	movs	r0, #3
 8000844:	f7ff ffb8 	bl	80007b8 <Joystick_ReadChannel>
 8000848:	4603      	mov	r3, r0
 800084a:	81fb      	strh	r3, [r7, #14]
    data->left_y = (uint8_t)(adc_value >> 4);
 800084c:	89fb      	ldrh	r3, [r7, #14]
 800084e:	091b      	lsrs	r3, r3, #4
 8000850:	b29b      	uxth	r3, r3
 8000852:	b2da      	uxtb	r2, r3
 8000854:	687b      	ldr	r3, [r7, #4]
 8000856:	705a      	strb	r2, [r3, #1]

    // Read Right Joystick X (PA6 - ADC_CHANNEL_6)
    adc_value = Joystick_ReadChannel(ADC_CHANNEL_6);
 8000858:	2006      	movs	r0, #6
 800085a:	f7ff ffad 	bl	80007b8 <Joystick_ReadChannel>
 800085e:	4603      	mov	r3, r0
 8000860:	81fb      	strh	r3, [r7, #14]
    data->right_x = (uint8_t)(adc_value >> 4);
 8000862:	89fb      	ldrh	r3, [r7, #14]
 8000864:	091b      	lsrs	r3, r3, #4
 8000866:	b29b      	uxth	r3, r3
 8000868:	b2da      	uxtb	r2, r3
 800086a:	687b      	ldr	r3, [r7, #4]
 800086c:	709a      	strb	r2, [r3, #2]

    // Read Right Joystick Y (PA7 - ADC_CHANNEL_7)
    adc_value = Joystick_ReadChannel(ADC_CHANNEL_7);
 800086e:	2007      	movs	r0, #7
 8000870:	f7ff ffa2 	bl	80007b8 <Joystick_ReadChannel>
 8000874:	4603      	mov	r3, r0
 8000876:	81fb      	strh	r3, [r7, #14]
    data->right_y = (uint8_t)(adc_value >> 4);
 8000878:	89fb      	ldrh	r3, [r7, #14]
 800087a:	091b      	lsrs	r3, r3, #4
 800087c:	b29b      	uxth	r3, r3
 800087e:	b2da      	uxtb	r2, r3
 8000880:	687b      	ldr	r3, [r7, #4]
 8000882:	70da      	strb	r2, [r3, #3]

    // Read R8 Potentiometer (PA0 - ADC_CHANNEL_0)
    adc_value = Joystick_ReadChannel(ADC_CHANNEL_0);
 8000884:	2000      	movs	r0, #0
 8000886:	f7ff ff97 	bl	80007b8 <Joystick_ReadChannel>
 800088a:	4603      	mov	r3, r0
 800088c:	81fb      	strh	r3, [r7, #14]
    data->r8 = (uint8_t)(adc_value >> 4);
 800088e:	89fb      	ldrh	r3, [r7, #14]
 8000890:	091b      	lsrs	r3, r3, #4
 8000892:	b29b      	uxth	r3, r3
 8000894:	b2da      	uxtb	r2, r3
 8000896:	687b      	ldr	r3, [r7, #4]
 8000898:	711a      	strb	r2, [r3, #4]

    // Read R1 Potentiometer (PA1 - ADC_CHANNEL_1)
    adc_value = Joystick_ReadChannel(ADC_CHANNEL_1);
 800089a:	2001      	movs	r0, #1
 800089c:	f7ff ff8c 	bl	80007b8 <Joystick_ReadChannel>
 80008a0:	4603      	mov	r3, r0
 80008a2:	81fb      	strh	r3, [r7, #14]
    data->r1 = (uint8_t)(adc_value >> 4);
 80008a4:	89fb      	ldrh	r3, [r7, #14]
 80008a6:	091b      	lsrs	r3, r3, #4
 80008a8:	b29b      	uxth	r3, r3
 80008aa:	b2da      	uxtb	r2, r3
 80008ac:	687b      	ldr	r3, [r7, #4]
 80008ae:	715a      	strb	r2, [r3, #5]
}
 80008b0:	bf00      	nop
 80008b2:	3710      	adds	r7, #16
 80008b4:	46bd      	mov	sp, r7
 80008b6:	bd80      	pop	{r7, pc}

080008b8 <LoRa_CalculateChecksum>:
  * @param  data: pointer to data buffer
  * @param  size: size of data
  * @retval checksum value
  */
static uint8_t LoRa_CalculateChecksum(const uint8_t* data, uint16_t size)
{
 80008b8:	b480      	push	{r7}
 80008ba:	b085      	sub	sp, #20
 80008bc:	af00      	add	r7, sp, #0
 80008be:	6078      	str	r0, [r7, #4]
 80008c0:	460b      	mov	r3, r1
 80008c2:	807b      	strh	r3, [r7, #2]
    uint8_t checksum = 0;
 80008c4:	2300      	movs	r3, #0
 80008c6:	73fb      	strb	r3, [r7, #15]
    for (uint16_t i = 0; i < size; i++)
 80008c8:	2300      	movs	r3, #0
 80008ca:	81bb      	strh	r3, [r7, #12]
 80008cc:	e009      	b.n	80008e2 <LoRa_CalculateChecksum+0x2a>
    {
        checksum ^= data[i];
 80008ce:	89bb      	ldrh	r3, [r7, #12]
 80008d0:	687a      	ldr	r2, [r7, #4]
 80008d2:	4413      	add	r3, r2
 80008d4:	781a      	ldrb	r2, [r3, #0]
 80008d6:	7bfb      	ldrb	r3, [r7, #15]
 80008d8:	4053      	eors	r3, r2
 80008da:	73fb      	strb	r3, [r7, #15]
    for (uint16_t i = 0; i < size; i++)
 80008dc:	89bb      	ldrh	r3, [r7, #12]
 80008de:	3301      	adds	r3, #1
 80008e0:	81bb      	strh	r3, [r7, #12]
 80008e2:	89ba      	ldrh	r2, [r7, #12]
 80008e4:	887b      	ldrh	r3, [r7, #2]
 80008e6:	429a      	cmp	r2, r3
 80008e8:	d3f1      	bcc.n	80008ce <LoRa_CalculateChecksum+0x16>
    }
    return checksum;
 80008ea:	7bfb      	ldrb	r3, [r7, #15]
}
 80008ec:	4618      	mov	r0, r3
 80008ee:	3714      	adds	r7, #20
 80008f0:	46bd      	mov	sp, r7
 80008f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008f6:	4770      	bx	lr

080008f8 <LoRa_SetMode>:
  * @brief  Set LoRa module mode
  * @param  mode: LORA_MODE_NORMAL or LORA_MODE_SLEEP
  * @retval None
  */
static void LoRa_SetMode(LoRa_Mode_t mode)
{
 80008f8:	b580      	push	{r7, lr}
 80008fa:	b082      	sub	sp, #8
 80008fc:	af00      	add	r7, sp, #0
 80008fe:	4603      	mov	r3, r0
 8000900:	71fb      	strb	r3, [r7, #7]
    if (M0_Port == NULL || M1_Port == NULL)
 8000902:	4b1a      	ldr	r3, [pc, #104]	@ (800096c <LoRa_SetMode+0x74>)
 8000904:	681b      	ldr	r3, [r3, #0]
 8000906:	2b00      	cmp	r3, #0
 8000908:	d02b      	beq.n	8000962 <LoRa_SetMode+0x6a>
 800090a:	4b19      	ldr	r3, [pc, #100]	@ (8000970 <LoRa_SetMode+0x78>)
 800090c:	681b      	ldr	r3, [r3, #0]
 800090e:	2b00      	cmp	r3, #0
 8000910:	d027      	beq.n	8000962 <LoRa_SetMode+0x6a>
    {
        return;
    }

    if (mode == LORA_MODE_SLEEP)
 8000912:	79fb      	ldrb	r3, [r7, #7]
 8000914:	2b01      	cmp	r3, #1
 8000916:	d110      	bne.n	800093a <LoRa_SetMode+0x42>
    {
        // M0=1, M1=1 - Configuration mode
        HAL_GPIO_WritePin(M0_Port, M0_Pin, GPIO_PIN_SET);
 8000918:	4b14      	ldr	r3, [pc, #80]	@ (800096c <LoRa_SetMode+0x74>)
 800091a:	681b      	ldr	r3, [r3, #0]
 800091c:	4a15      	ldr	r2, [pc, #84]	@ (8000974 <LoRa_SetMode+0x7c>)
 800091e:	8811      	ldrh	r1, [r2, #0]
 8000920:	2201      	movs	r2, #1
 8000922:	4618      	mov	r0, r3
 8000924:	f001 fc80 	bl	8002228 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(M1_Port, M1_Pin, GPIO_PIN_SET);
 8000928:	4b11      	ldr	r3, [pc, #68]	@ (8000970 <LoRa_SetMode+0x78>)
 800092a:	681b      	ldr	r3, [r3, #0]
 800092c:	4a12      	ldr	r2, [pc, #72]	@ (8000978 <LoRa_SetMode+0x80>)
 800092e:	8811      	ldrh	r1, [r2, #0]
 8000930:	2201      	movs	r2, #1
 8000932:	4618      	mov	r0, r3
 8000934:	f001 fc78 	bl	8002228 <HAL_GPIO_WritePin>
 8000938:	e00f      	b.n	800095a <LoRa_SetMode+0x62>
    }
    else
    {
        // M0=0, M1=0 - Normal mode
        HAL_GPIO_WritePin(M0_Port, M0_Pin, GPIO_PIN_RESET);
 800093a:	4b0c      	ldr	r3, [pc, #48]	@ (800096c <LoRa_SetMode+0x74>)
 800093c:	681b      	ldr	r3, [r3, #0]
 800093e:	4a0d      	ldr	r2, [pc, #52]	@ (8000974 <LoRa_SetMode+0x7c>)
 8000940:	8811      	ldrh	r1, [r2, #0]
 8000942:	2200      	movs	r2, #0
 8000944:	4618      	mov	r0, r3
 8000946:	f001 fc6f 	bl	8002228 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(M1_Port, M1_Pin, GPIO_PIN_RESET);
 800094a:	4b09      	ldr	r3, [pc, #36]	@ (8000970 <LoRa_SetMode+0x78>)
 800094c:	681b      	ldr	r3, [r3, #0]
 800094e:	4a0a      	ldr	r2, [pc, #40]	@ (8000978 <LoRa_SetMode+0x80>)
 8000950:	8811      	ldrh	r1, [r2, #0]
 8000952:	2200      	movs	r2, #0
 8000954:	4618      	mov	r0, r3
 8000956:	f001 fc67 	bl	8002228 <HAL_GPIO_WritePin>
    }

    HAL_Delay(50);
 800095a:	2032      	movs	r0, #50	@ 0x32
 800095c:	f000 fd1e 	bl	800139c <HAL_Delay>
 8000960:	e000      	b.n	8000964 <LoRa_SetMode+0x6c>
        return;
 8000962:	bf00      	nop
}
 8000964:	3708      	adds	r7, #8
 8000966:	46bd      	mov	sp, r7
 8000968:	bd80      	pop	{r7, pc}
 800096a:	bf00      	nop
 800096c:	200001b4 	.word	0x200001b4
 8000970:	200001bc 	.word	0x200001bc
 8000974:	200001b8 	.word	0x200001b8
 8000978:	200001c0 	.word	0x200001c0

0800097c <LoRa_Init>:
  * @param  m1_pin: GPIO pin for M1
  * @retval None
  */
void LoRa_Init(UART_HandleTypeDef *huart, GPIO_TypeDef *m0_port, uint16_t m0_pin,
               GPIO_TypeDef *m1_port, uint16_t m1_pin)
{
 800097c:	b580      	push	{r7, lr}
 800097e:	b084      	sub	sp, #16
 8000980:	af00      	add	r7, sp, #0
 8000982:	60f8      	str	r0, [r7, #12]
 8000984:	60b9      	str	r1, [r7, #8]
 8000986:	603b      	str	r3, [r7, #0]
 8000988:	4613      	mov	r3, r2
 800098a:	80fb      	strh	r3, [r7, #6]
    huart_lora = huart;
 800098c:	4a12      	ldr	r2, [pc, #72]	@ (80009d8 <LoRa_Init+0x5c>)
 800098e:	68fb      	ldr	r3, [r7, #12]
 8000990:	6013      	str	r3, [r2, #0]
    M0_Port = m0_port;
 8000992:	4a12      	ldr	r2, [pc, #72]	@ (80009dc <LoRa_Init+0x60>)
 8000994:	68bb      	ldr	r3, [r7, #8]
 8000996:	6013      	str	r3, [r2, #0]
    M0_Pin = m0_pin;
 8000998:	4a11      	ldr	r2, [pc, #68]	@ (80009e0 <LoRa_Init+0x64>)
 800099a:	88fb      	ldrh	r3, [r7, #6]
 800099c:	8013      	strh	r3, [r2, #0]
    M1_Port = m1_port;
 800099e:	4a11      	ldr	r2, [pc, #68]	@ (80009e4 <LoRa_Init+0x68>)
 80009a0:	683b      	ldr	r3, [r7, #0]
 80009a2:	6013      	str	r3, [r2, #0]
    M1_Pin = m1_pin;
 80009a4:	4a10      	ldr	r2, [pc, #64]	@ (80009e8 <LoRa_Init+0x6c>)
 80009a6:	8b3b      	ldrh	r3, [r7, #24]
 80009a8:	8013      	strh	r3, [r2, #0]

    if (huart_lora != NULL && M0_Port != NULL && M1_Port != NULL)
 80009aa:	4b0b      	ldr	r3, [pc, #44]	@ (80009d8 <LoRa_Init+0x5c>)
 80009ac:	681b      	ldr	r3, [r3, #0]
 80009ae:	2b00      	cmp	r3, #0
 80009b0:	d00d      	beq.n	80009ce <LoRa_Init+0x52>
 80009b2:	4b0a      	ldr	r3, [pc, #40]	@ (80009dc <LoRa_Init+0x60>)
 80009b4:	681b      	ldr	r3, [r3, #0]
 80009b6:	2b00      	cmp	r3, #0
 80009b8:	d009      	beq.n	80009ce <LoRa_Init+0x52>
 80009ba:	4b0a      	ldr	r3, [pc, #40]	@ (80009e4 <LoRa_Init+0x68>)
 80009bc:	681b      	ldr	r3, [r3, #0]
 80009be:	2b00      	cmp	r3, #0
 80009c0:	d005      	beq.n	80009ce <LoRa_Init+0x52>
    {
        // Set to normal mode
        LoRa_SetMode(LORA_MODE_NORMAL);
 80009c2:	2000      	movs	r0, #0
 80009c4:	f7ff ff98 	bl	80008f8 <LoRa_SetMode>
        lora_ready = true;
 80009c8:	4b08      	ldr	r3, [pc, #32]	@ (80009ec <LoRa_Init+0x70>)
 80009ca:	2201      	movs	r2, #1
 80009cc:	701a      	strb	r2, [r3, #0]
    }
}
 80009ce:	bf00      	nop
 80009d0:	3710      	adds	r7, #16
 80009d2:	46bd      	mov	sp, r7
 80009d4:	bd80      	pop	{r7, pc}
 80009d6:	bf00      	nop
 80009d8:	200001b0 	.word	0x200001b0
 80009dc:	200001b4 	.word	0x200001b4
 80009e0:	200001b8 	.word	0x200001b8
 80009e4:	200001bc 	.word	0x200001bc
 80009e8:	200001c0 	.word	0x200001c0
 80009ec:	200001c2 	.word	0x200001c2

080009f0 <LoRa_Configure>:
  * @brief  Configure LoRa module with default parameters
  * @note   MUST be called once during initialization
  * @retval true if successful
  */
bool LoRa_Configure(void)
{
 80009f0:	b580      	push	{r7, lr}
 80009f2:	b084      	sub	sp, #16
 80009f4:	af00      	add	r7, sp, #0
    if (!lora_ready || huart_lora == NULL)
 80009f6:	4b20      	ldr	r3, [pc, #128]	@ (8000a78 <LoRa_Configure+0x88>)
 80009f8:	781b      	ldrb	r3, [r3, #0]
 80009fa:	f083 0301 	eor.w	r3, r3, #1
 80009fe:	b2db      	uxtb	r3, r3
 8000a00:	2b00      	cmp	r3, #0
 8000a02:	d103      	bne.n	8000a0c <LoRa_Configure+0x1c>
 8000a04:	4b1d      	ldr	r3, [pc, #116]	@ (8000a7c <LoRa_Configure+0x8c>)
 8000a06:	681b      	ldr	r3, [r3, #0]
 8000a08:	2b00      	cmp	r3, #0
 8000a0a:	d101      	bne.n	8000a10 <LoRa_Configure+0x20>
    {
        return false;
 8000a0c:	2300      	movs	r3, #0
 8000a0e:	e02e      	b.n	8000a6e <LoRa_Configure+0x7e>
    }

    // Enter configuration mode
    LoRa_SetMode(LORA_MODE_SLEEP);
 8000a10:	2001      	movs	r0, #1
 8000a12:	f7ff ff71 	bl	80008f8 <LoRa_SetMode>

    uint8_t cmd_buffer[11];

    // Write configuration command
    cmd_buffer[0] = 0xC0;  // Write command
 8000a16:	23c0      	movs	r3, #192	@ 0xc0
 8000a18:	713b      	strb	r3, [r7, #4]
    cmd_buffer[1] = 0x00;  // Start address
 8000a1a:	2300      	movs	r3, #0
 8000a1c:	717b      	strb	r3, [r7, #5]
    cmd_buffer[2] = 0x08;  // Length
 8000a1e:	2308      	movs	r3, #8
 8000a20:	71bb      	strb	r3, [r7, #6]

    // ADDH - Address High byte
    cmd_buffer[3] = (LORA_ADDRESS >> 8) & 0xFF;
 8000a22:	2300      	movs	r3, #0
 8000a24:	71fb      	strb	r3, [r7, #7]

    // ADDL - Address Low byte
    cmd_buffer[4] = LORA_ADDRESS & 0xFF;
 8000a26:	2300      	movs	r3, #0
 8000a28:	723b      	strb	r3, [r7, #8]

    // REG0 - UART: 9600bps, 8N1
    cmd_buffer[5] = 0x62;
 8000a2a:	2362      	movs	r3, #98	@ 0x62
 8000a2c:	727b      	strb	r3, [r7, #9]

    // REG1 - Air rate and TX power
    cmd_buffer[6] = ((LORA_AIR_RATE & 0x07) << 5) | (LORA_TX_POWER & 0x03);
 8000a2e:	23a0      	movs	r3, #160	@ 0xa0
 8000a30:	72bb      	strb	r3, [r7, #10]

    // REG2 - Channel
    cmd_buffer[7] = LORA_CHANNEL & 0x7F;
 8000a32:	2317      	movs	r3, #23
 8000a34:	72fb      	strb	r3, [r7, #11]

    // REG3 - RSSI enabled, FEC enabled
    cmd_buffer[8] = 0x84;
 8000a36:	2384      	movs	r3, #132	@ 0x84
 8000a38:	733b      	strb	r3, [r7, #12]

    // CRYPT - No encryption
    cmd_buffer[9] = 0x00;
 8000a3a:	2300      	movs	r3, #0
 8000a3c:	737b      	strb	r3, [r7, #13]
    cmd_buffer[10] = 0x00;
 8000a3e:	2300      	movs	r3, #0
 8000a40:	73bb      	strb	r3, [r7, #14]

    // Send configuration
    HAL_StatusTypeDef status = HAL_UART_Transmit(huart_lora, cmd_buffer, 11, LORA_TIMEOUT);
 8000a42:	4b0e      	ldr	r3, [pc, #56]	@ (8000a7c <LoRa_Configure+0x8c>)
 8000a44:	6818      	ldr	r0, [r3, #0]
 8000a46:	1d39      	adds	r1, r7, #4
 8000a48:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000a4c:	220b      	movs	r2, #11
 8000a4e:	f003 faff 	bl	8004050 <HAL_UART_Transmit>
 8000a52:	4603      	mov	r3, r0
 8000a54:	73fb      	strb	r3, [r7, #15]

    HAL_Delay(100);
 8000a56:	2064      	movs	r0, #100	@ 0x64
 8000a58:	f000 fca0 	bl	800139c <HAL_Delay>

    // Return to normal mode
    LoRa_SetMode(LORA_MODE_NORMAL);
 8000a5c:	2000      	movs	r0, #0
 8000a5e:	f7ff ff4b 	bl	80008f8 <LoRa_SetMode>

    return (status == HAL_OK);
 8000a62:	7bfb      	ldrb	r3, [r7, #15]
 8000a64:	2b00      	cmp	r3, #0
 8000a66:	bf0c      	ite	eq
 8000a68:	2301      	moveq	r3, #1
 8000a6a:	2300      	movne	r3, #0
 8000a6c:	b2db      	uxtb	r3, r3
}
 8000a6e:	4618      	mov	r0, r3
 8000a70:	3710      	adds	r7, #16
 8000a72:	46bd      	mov	sp, r7
 8000a74:	bd80      	pop	{r7, pc}
 8000a76:	bf00      	nop
 8000a78:	200001c2 	.word	0x200001c2
 8000a7c:	200001b0 	.word	0x200001b0

08000a80 <LoRa_IsReady>:
/**
  * @brief  Check if LoRa module is ready
  * @retval true if ready, false otherwise
  */
bool LoRa_IsReady(void)
{
 8000a80:	b480      	push	{r7}
 8000a82:	af00      	add	r7, sp, #0
    return lora_ready;
 8000a84:	4b03      	ldr	r3, [pc, #12]	@ (8000a94 <LoRa_IsReady+0x14>)
 8000a86:	781b      	ldrb	r3, [r3, #0]
}
 8000a88:	4618      	mov	r0, r3
 8000a8a:	46bd      	mov	sp, r7
 8000a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a90:	4770      	bx	lr
 8000a92:	bf00      	nop
 8000a94:	200001c2 	.word	0x200001c2

08000a98 <LoRa_SendBinary>:
  * @param  data: pointer to binary data buffer (8 bytes)
  * @param  size: size of data in bytes (must be 8)
  * @retval true if successful, false otherwise
  */
bool LoRa_SendBinary(const uint8_t* data, uint16_t size)
{
 8000a98:	b580      	push	{r7, lr}
 8000a9a:	b086      	sub	sp, #24
 8000a9c:	af00      	add	r7, sp, #0
 8000a9e:	6078      	str	r0, [r7, #4]
 8000aa0:	460b      	mov	r3, r1
 8000aa2:	807b      	strh	r3, [r7, #2]
    if (!lora_ready || data == NULL || huart_lora == NULL || size != PACKET_DATA_SIZE)
 8000aa4:	4b1c      	ldr	r3, [pc, #112]	@ (8000b18 <LoRa_SendBinary+0x80>)
 8000aa6:	781b      	ldrb	r3, [r3, #0]
 8000aa8:	f083 0301 	eor.w	r3, r3, #1
 8000aac:	b2db      	uxtb	r3, r3
 8000aae:	2b00      	cmp	r3, #0
 8000ab0:	d109      	bne.n	8000ac6 <LoRa_SendBinary+0x2e>
 8000ab2:	687b      	ldr	r3, [r7, #4]
 8000ab4:	2b00      	cmp	r3, #0
 8000ab6:	d006      	beq.n	8000ac6 <LoRa_SendBinary+0x2e>
 8000ab8:	4b18      	ldr	r3, [pc, #96]	@ (8000b1c <LoRa_SendBinary+0x84>)
 8000aba:	681b      	ldr	r3, [r3, #0]
 8000abc:	2b00      	cmp	r3, #0
 8000abe:	d002      	beq.n	8000ac6 <LoRa_SendBinary+0x2e>
 8000ac0:	887b      	ldrh	r3, [r7, #2]
 8000ac2:	2b08      	cmp	r3, #8
 8000ac4:	d001      	beq.n	8000aca <LoRa_SendBinary+0x32>
    {
        return false;
 8000ac6:	2300      	movs	r3, #0
 8000ac8:	e022      	b.n	8000b10 <LoRa_SendBinary+0x78>

    // Create packet with header and checksum
    uint8_t packet[PACKET_TOTAL_SIZE];

    // Add header
    packet[0] = PACKET_HEADER1;  // 0xAA
 8000aca:	23aa      	movs	r3, #170	@ 0xaa
 8000acc:	733b      	strb	r3, [r7, #12]
    packet[1] = PACKET_HEADER2;  // 0x55
 8000ace:	2355      	movs	r3, #85	@ 0x55
 8000ad0:	737b      	strb	r3, [r7, #13]

    // Copy data
    memcpy(&packet[2], data, PACKET_DATA_SIZE);
 8000ad2:	f107 030c 	add.w	r3, r7, #12
 8000ad6:	3302      	adds	r3, #2
 8000ad8:	2208      	movs	r2, #8
 8000ada:	6879      	ldr	r1, [r7, #4]
 8000adc:	4618      	mov	r0, r3
 8000ade:	f008 fb37 	bl	8009150 <memcpy>

    // Calculate and add checksum
    packet[PACKET_TOTAL_SIZE - 1] = LoRa_CalculateChecksum(data, PACKET_DATA_SIZE);
 8000ae2:	2108      	movs	r1, #8
 8000ae4:	6878      	ldr	r0, [r7, #4]
 8000ae6:	f7ff fee7 	bl	80008b8 <LoRa_CalculateChecksum>
 8000aea:	4603      	mov	r3, r0
 8000aec:	75bb      	strb	r3, [r7, #22]

    // Send complete packet via UART
    HAL_StatusTypeDef status = HAL_UART_Transmit(huart_lora, packet, PACKET_TOTAL_SIZE, LORA_TIMEOUT);
 8000aee:	4b0b      	ldr	r3, [pc, #44]	@ (8000b1c <LoRa_SendBinary+0x84>)
 8000af0:	6818      	ldr	r0, [r3, #0]
 8000af2:	f107 010c 	add.w	r1, r7, #12
 8000af6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000afa:	220b      	movs	r2, #11
 8000afc:	f003 faa8 	bl	8004050 <HAL_UART_Transmit>
 8000b00:	4603      	mov	r3, r0
 8000b02:	75fb      	strb	r3, [r7, #23]

    return (status == HAL_OK);
 8000b04:	7dfb      	ldrb	r3, [r7, #23]
 8000b06:	2b00      	cmp	r3, #0
 8000b08:	bf0c      	ite	eq
 8000b0a:	2301      	moveq	r3, #1
 8000b0c:	2300      	movne	r3, #0
 8000b0e:	b2db      	uxtb	r3, r3
}
 8000b10:	4618      	mov	r0, r3
 8000b12:	3718      	adds	r7, #24
 8000b14:	46bd      	mov	sp, r7
 8000b16:	bd80      	pop	{r7, pc}
 8000b18:	200001c2 	.word	0x200001c2
 8000b1c:	200001b0 	.word	0x200001b0

08000b20 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000b20:	b590      	push	{r4, r7, lr}
 8000b22:	b089      	sub	sp, #36	@ 0x24
 8000b24:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000b26:	f000 fbc7 	bl	80012b8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000b2a:	f000 f88b 	bl	8000c44 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000b2e:	f7ff fdbd 	bl	80006ac <MX_GPIO_Init>
  MX_ADC1_Init();
 8000b32:	f7ff fd25 	bl	8000580 <MX_ADC1_Init>
  MX_USART1_UART_Init();
 8000b36:	f000 fa37 	bl	8000fa8 <MX_USART1_UART_Init>
  MX_USB_DEVICE_Init();
 8000b3a:	f007 fd8d 	bl	8008658 <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN 2 */

  // Initialize M0 and M1 GPIO pins for LoRa (PB8=M0, PB9=M1)
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b3e:	1d3b      	adds	r3, r7, #4
 8000b40:	2200      	movs	r2, #0
 8000b42:	601a      	str	r2, [r3, #0]
 8000b44:	605a      	str	r2, [r3, #4]
 8000b46:	609a      	str	r2, [r3, #8]
 8000b48:	60da      	str	r2, [r3, #12]
 8000b4a:	611a      	str	r2, [r3, #16]
  GPIO_InitStruct.Pin = GPIO_PIN_8 | GPIO_PIN_9;  // PB8, PB9
 8000b4c:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000b50:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b52:	2301      	movs	r3, #1
 8000b54:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b56:	2300      	movs	r3, #0
 8000b58:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b5a:	2300      	movs	r3, #0
 8000b5c:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b5e:	1d3b      	adds	r3, r7, #4
 8000b60:	4619      	mov	r1, r3
 8000b62:	482d      	ldr	r0, [pc, #180]	@ (8000c18 <main+0xf8>)
 8000b64:	f001 f9c4 	bl	8001ef0 <HAL_GPIO_Init>

  // Initialize custom modules
  Var_Init();      // Initialize data structure dan sub-modules (joystick, switch)
 8000b68:	f000 fb4c 	bl	8001204 <Var_Init>
  USB_Init();      // Initialize USB CDC
 8000b6c:	f000 fa96 	bl	800109c <USB_Init>

  // Initialize LoRa E220 module with M0=PB8, M1=PB9
  LoRa_Init(&huart1, GPIOB, GPIO_PIN_8, GPIOB, GPIO_PIN_9);
 8000b70:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000b74:	9300      	str	r3, [sp, #0]
 8000b76:	4b28      	ldr	r3, [pc, #160]	@ (8000c18 <main+0xf8>)
 8000b78:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000b7c:	4926      	ldr	r1, [pc, #152]	@ (8000c18 <main+0xf8>)
 8000b7e:	4827      	ldr	r0, [pc, #156]	@ (8000c1c <main+0xfc>)
 8000b80:	f7ff fefc 	bl	800097c <LoRa_Init>

  // Welcome message
  USB_Print("\r\n\r\n");
 8000b84:	4826      	ldr	r0, [pc, #152]	@ (8000c20 <main+0x100>)
 8000b86:	f000 fa90 	bl	80010aa <USB_Print>
  USB_Print("========================================\r\n");
 8000b8a:	4826      	ldr	r0, [pc, #152]	@ (8000c24 <main+0x104>)
 8000b8c:	f000 fa8d 	bl	80010aa <USB_Print>
  USB_Print("   DEMOLITION ROBOT TRANSMITTER\r\n");
 8000b90:	4825      	ldr	r0, [pc, #148]	@ (8000c28 <main+0x108>)
 8000b92:	f000 fa8a 	bl	80010aa <USB_Print>
  USB_Print("========================================\r\n");
 8000b96:	4823      	ldr	r0, [pc, #140]	@ (8000c24 <main+0x104>)
 8000b98:	f000 fa87 	bl	80010aa <USB_Print>
  USB_Print("Configuring LoRa E220...\r\n");
 8000b9c:	4823      	ldr	r0, [pc, #140]	@ (8000c2c <main+0x10c>)
 8000b9e:	f000 fa84 	bl	80010aa <USB_Print>

  // Configure LoRa module
  if (LoRa_Configure())
 8000ba2:	f7ff ff25 	bl	80009f0 <LoRa_Configure>
 8000ba6:	4603      	mov	r3, r0
 8000ba8:	2b00      	cmp	r3, #0
 8000baa:	d003      	beq.n	8000bb4 <main+0x94>
  {
      USB_Print("LoRa configured successfully!\r\n");
 8000bac:	4820      	ldr	r0, [pc, #128]	@ (8000c30 <main+0x110>)
 8000bae:	f000 fa7c 	bl	80010aa <USB_Print>
 8000bb2:	e002      	b.n	8000bba <main+0x9a>
  }
  else
  {
      USB_Print("LoRa configuration failed!\r\n");
 8000bb4:	481f      	ldr	r0, [pc, #124]	@ (8000c34 <main+0x114>)
 8000bb6:	f000 fa78 	bl	80010aa <USB_Print>
  }

  USB_Print("LoRa E220 initialized - Ready to transmit\r\n");
 8000bba:	481f      	ldr	r0, [pc, #124]	@ (8000c38 <main+0x118>)
 8000bbc:	f000 fa75 	bl	80010aa <USB_Print>
  USB_Print("========================================\r\n");
 8000bc0:	4818      	ldr	r0, [pc, #96]	@ (8000c24 <main+0x104>)
 8000bc2:	f000 fa72 	bl	80010aa <USB_Print>
  HAL_Delay(50);
 8000bc6:	2032      	movs	r0, #50	@ 0x32
 8000bc8:	f000 fbe8 	bl	800139c <HAL_Delay>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
    // Update semua data sensor
    Var_Update();
 8000bcc:	f000 fb2a 	bl	8001224 <Var_Update>

    // Transmit via LoRa using BINARY format (FAST! No parsing needed)
    // Binary is much faster than CSV - only 8 bytes, direct copy
    if (LoRa_IsReady())
 8000bd0:	f7ff ff56 	bl	8000a80 <LoRa_IsReady>
 8000bd4:	4603      	mov	r3, r0
 8000bd6:	2b00      	cmp	r3, #0
 8000bd8:	d009      	beq.n	8000bee <main+0xce>
    {
        LoRa_SendBinary(Var_GetBinaryData(), Var_GetDataSize());
 8000bda:	f000 fb31 	bl	8001240 <Var_GetBinaryData>
 8000bde:	4604      	mov	r4, r0
 8000be0:	f000 fb38 	bl	8001254 <Var_GetDataSize>
 8000be4:	4603      	mov	r3, r0
 8000be6:	4619      	mov	r1, r3
 8000be8:	4620      	mov	r0, r4
 8000bea:	f7ff ff55 	bl	8000a98 <LoRa_SendBinary>
    }

    // Print data ke USB untuk debugging (less frequently)
    static uint8_t usb_counter = 0;
    if (++usb_counter >= 5)  // Print USB every 5 cycles (250ms)
 8000bee:	4b13      	ldr	r3, [pc, #76]	@ (8000c3c <main+0x11c>)
 8000bf0:	781b      	ldrb	r3, [r3, #0]
 8000bf2:	3301      	adds	r3, #1
 8000bf4:	b2da      	uxtb	r2, r3
 8000bf6:	4b11      	ldr	r3, [pc, #68]	@ (8000c3c <main+0x11c>)
 8000bf8:	701a      	strb	r2, [r3, #0]
 8000bfa:	4b10      	ldr	r3, [pc, #64]	@ (8000c3c <main+0x11c>)
 8000bfc:	781b      	ldrb	r3, [r3, #0]
 8000bfe:	2b04      	cmp	r3, #4
 8000c00:	d905      	bls.n	8000c0e <main+0xee>
    {
        usb_counter = 0;
 8000c02:	4b0e      	ldr	r3, [pc, #56]	@ (8000c3c <main+0x11c>)
 8000c04:	2200      	movs	r2, #0
 8000c06:	701a      	strb	r2, [r3, #0]
        USB_PrintData(&tx_data);
 8000c08:	480d      	ldr	r0, [pc, #52]	@ (8000c40 <main+0x120>)
 8000c0a:	f000 fa63 	bl	80010d4 <USB_PrintData>
    }

    // Delay 50ms for fast transmission rate (20Hz update rate)
    // Binary format is fast so we can go back to 50ms
    HAL_Delay(50);
 8000c0e:	2032      	movs	r0, #50	@ 0x32
 8000c10:	f000 fbc4 	bl	800139c <HAL_Delay>
  {
 8000c14:	e7da      	b.n	8000bcc <main+0xac>
 8000c16:	bf00      	nop
 8000c18:	40020400 	.word	0x40020400
 8000c1c:	200001c4 	.word	0x200001c4
 8000c20:	08009a1c 	.word	0x08009a1c
 8000c24:	08009a24 	.word	0x08009a24
 8000c28:	08009a50 	.word	0x08009a50
 8000c2c:	08009a74 	.word	0x08009a74
 8000c30:	08009a90 	.word	0x08009a90
 8000c34:	08009ab0 	.word	0x08009ab0
 8000c38:	08009ad0 	.word	0x08009ad0
 8000c3c:	200001c3 	.word	0x200001c3
 8000c40:	2000060c 	.word	0x2000060c

08000c44 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000c44:	b580      	push	{r7, lr}
 8000c46:	b094      	sub	sp, #80	@ 0x50
 8000c48:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000c4a:	f107 0320 	add.w	r3, r7, #32
 8000c4e:	2230      	movs	r2, #48	@ 0x30
 8000c50:	2100      	movs	r1, #0
 8000c52:	4618      	mov	r0, r3
 8000c54:	f008 fa4e 	bl	80090f4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000c58:	f107 030c 	add.w	r3, r7, #12
 8000c5c:	2200      	movs	r2, #0
 8000c5e:	601a      	str	r2, [r3, #0]
 8000c60:	605a      	str	r2, [r3, #4]
 8000c62:	609a      	str	r2, [r3, #8]
 8000c64:	60da      	str	r2, [r3, #12]
 8000c66:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000c68:	2300      	movs	r3, #0
 8000c6a:	60bb      	str	r3, [r7, #8]
 8000c6c:	4b28      	ldr	r3, [pc, #160]	@ (8000d10 <SystemClock_Config+0xcc>)
 8000c6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c70:	4a27      	ldr	r2, [pc, #156]	@ (8000d10 <SystemClock_Config+0xcc>)
 8000c72:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000c76:	6413      	str	r3, [r2, #64]	@ 0x40
 8000c78:	4b25      	ldr	r3, [pc, #148]	@ (8000d10 <SystemClock_Config+0xcc>)
 8000c7a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c7c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000c80:	60bb      	str	r3, [r7, #8]
 8000c82:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8000c84:	2300      	movs	r3, #0
 8000c86:	607b      	str	r3, [r7, #4]
 8000c88:	4b22      	ldr	r3, [pc, #136]	@ (8000d14 <SystemClock_Config+0xd0>)
 8000c8a:	681b      	ldr	r3, [r3, #0]
 8000c8c:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000c90:	4a20      	ldr	r2, [pc, #128]	@ (8000d14 <SystemClock_Config+0xd0>)
 8000c92:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000c96:	6013      	str	r3, [r2, #0]
 8000c98:	4b1e      	ldr	r3, [pc, #120]	@ (8000d14 <SystemClock_Config+0xd0>)
 8000c9a:	681b      	ldr	r3, [r3, #0]
 8000c9c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000ca0:	607b      	str	r3, [r7, #4]
 8000ca2:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000ca4:	2301      	movs	r3, #1
 8000ca6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000ca8:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000cac:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000cae:	2302      	movs	r3, #2
 8000cb0:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000cb2:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8000cb6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 15;
 8000cb8:	230f      	movs	r3, #15
 8000cba:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 144;
 8000cbc:	2390      	movs	r3, #144	@ 0x90
 8000cbe:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8000cc0:	2304      	movs	r3, #4
 8000cc2:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 5;
 8000cc4:	2305      	movs	r3, #5
 8000cc6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000cc8:	f107 0320 	add.w	r3, r7, #32
 8000ccc:	4618      	mov	r0, r3
 8000cce:	f002 fd17 	bl	8003700 <HAL_RCC_OscConfig>
 8000cd2:	4603      	mov	r3, r0
 8000cd4:	2b00      	cmp	r3, #0
 8000cd6:	d001      	beq.n	8000cdc <SystemClock_Config+0x98>
  {
    Error_Handler();
 8000cd8:	f000 f81e 	bl	8000d18 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000cdc:	230f      	movs	r3, #15
 8000cde:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000ce0:	2302      	movs	r3, #2
 8000ce2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000ce4:	2300      	movs	r3, #0
 8000ce6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000ce8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000cec:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000cee:	2300      	movs	r3, #0
 8000cf0:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000cf2:	f107 030c 	add.w	r3, r7, #12
 8000cf6:	2101      	movs	r1, #1
 8000cf8:	4618      	mov	r0, r3
 8000cfa:	f002 ff79 	bl	8003bf0 <HAL_RCC_ClockConfig>
 8000cfe:	4603      	mov	r3, r0
 8000d00:	2b00      	cmp	r3, #0
 8000d02:	d001      	beq.n	8000d08 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8000d04:	f000 f808 	bl	8000d18 <Error_Handler>
  }
}
 8000d08:	bf00      	nop
 8000d0a:	3750      	adds	r7, #80	@ 0x50
 8000d0c:	46bd      	mov	sp, r7
 8000d0e:	bd80      	pop	{r7, pc}
 8000d10:	40023800 	.word	0x40023800
 8000d14:	40007000 	.word	0x40007000

08000d18 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000d18:	b480      	push	{r7}
 8000d1a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000d1c:	b672      	cpsid	i
}
 8000d1e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000d20:	bf00      	nop
 8000d22:	e7fd      	b.n	8000d20 <Error_Handler+0x8>

08000d24 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000d24:	b480      	push	{r7}
 8000d26:	b083      	sub	sp, #12
 8000d28:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000d2a:	2300      	movs	r3, #0
 8000d2c:	607b      	str	r3, [r7, #4]
 8000d2e:	4b10      	ldr	r3, [pc, #64]	@ (8000d70 <HAL_MspInit+0x4c>)
 8000d30:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000d32:	4a0f      	ldr	r2, [pc, #60]	@ (8000d70 <HAL_MspInit+0x4c>)
 8000d34:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000d38:	6453      	str	r3, [r2, #68]	@ 0x44
 8000d3a:	4b0d      	ldr	r3, [pc, #52]	@ (8000d70 <HAL_MspInit+0x4c>)
 8000d3c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000d3e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000d42:	607b      	str	r3, [r7, #4]
 8000d44:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000d46:	2300      	movs	r3, #0
 8000d48:	603b      	str	r3, [r7, #0]
 8000d4a:	4b09      	ldr	r3, [pc, #36]	@ (8000d70 <HAL_MspInit+0x4c>)
 8000d4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d4e:	4a08      	ldr	r2, [pc, #32]	@ (8000d70 <HAL_MspInit+0x4c>)
 8000d50:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000d54:	6413      	str	r3, [r2, #64]	@ 0x40
 8000d56:	4b06      	ldr	r3, [pc, #24]	@ (8000d70 <HAL_MspInit+0x4c>)
 8000d58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d5a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000d5e:	603b      	str	r3, [r7, #0]
 8000d60:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000d62:	bf00      	nop
 8000d64:	370c      	adds	r7, #12
 8000d66:	46bd      	mov	sp, r7
 8000d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d6c:	4770      	bx	lr
 8000d6e:	bf00      	nop
 8000d70:	40023800 	.word	0x40023800

08000d74 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000d74:	b480      	push	{r7}
 8000d76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000d78:	bf00      	nop
 8000d7a:	e7fd      	b.n	8000d78 <NMI_Handler+0x4>

08000d7c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000d7c:	b480      	push	{r7}
 8000d7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000d80:	bf00      	nop
 8000d82:	e7fd      	b.n	8000d80 <HardFault_Handler+0x4>

08000d84 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000d84:	b480      	push	{r7}
 8000d86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000d88:	bf00      	nop
 8000d8a:	e7fd      	b.n	8000d88 <MemManage_Handler+0x4>

08000d8c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000d8c:	b480      	push	{r7}
 8000d8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000d90:	bf00      	nop
 8000d92:	e7fd      	b.n	8000d90 <BusFault_Handler+0x4>

08000d94 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000d94:	b480      	push	{r7}
 8000d96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000d98:	bf00      	nop
 8000d9a:	e7fd      	b.n	8000d98 <UsageFault_Handler+0x4>

08000d9c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000d9c:	b480      	push	{r7}
 8000d9e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000da0:	bf00      	nop
 8000da2:	46bd      	mov	sp, r7
 8000da4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000da8:	4770      	bx	lr

08000daa <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000daa:	b480      	push	{r7}
 8000dac:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000dae:	bf00      	nop
 8000db0:	46bd      	mov	sp, r7
 8000db2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000db6:	4770      	bx	lr

08000db8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000db8:	b480      	push	{r7}
 8000dba:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000dbc:	bf00      	nop
 8000dbe:	46bd      	mov	sp, r7
 8000dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dc4:	4770      	bx	lr

08000dc6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000dc6:	b580      	push	{r7, lr}
 8000dc8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000dca:	f000 fac7 	bl	800135c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000dce:	bf00      	nop
 8000dd0:	bd80      	pop	{r7, pc}
	...

08000dd4 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8000dd4:	b580      	push	{r7, lr}
 8000dd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8000dd8:	4802      	ldr	r0, [pc, #8]	@ (8000de4 <USART1_IRQHandler+0x10>)
 8000dda:	f003 f9c5 	bl	8004168 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8000dde:	bf00      	nop
 8000de0:	bd80      	pop	{r7, pc}
 8000de2:	bf00      	nop
 8000de4:	200001c4 	.word	0x200001c4

08000de8 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8000de8:	b580      	push	{r7, lr}
 8000dea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8000dec:	4802      	ldr	r0, [pc, #8]	@ (8000df8 <OTG_FS_IRQHandler+0x10>)
 8000dee:	f001 fb78 	bl	80024e2 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8000df2:	bf00      	nop
 8000df4:	bd80      	pop	{r7, pc}
 8000df6:	bf00      	nop
 8000df8:	20001af8 	.word	0x20001af8

08000dfc <Switch_Init>:
/**
  * @brief  Initialize switch module
  * @retval None
  */
void Switch_Init(void)
{
 8000dfc:	b480      	push	{r7}
 8000dfe:	af00      	add	r7, sp, #0
    // GPIO sudah diinisialisasi di MX_GPIO_Init()
    // Tidak ada inisialisasi tambahan yang diperlukan
}
 8000e00:	bf00      	nop
 8000e02:	46bd      	mov	sp, r7
 8000e04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e08:	4770      	bx	lr

08000e0a <Switch_ReadPin>:
  * @param  port: GPIO port (GPIOA, GPIOB, etc)
  * @param  pin: GPIO pin number
  * @retval Pin state (true = pressed/HIGH, false = released/LOW)
  */
bool Switch_ReadPin(GPIO_TypeDef* port, uint16_t pin)
{
 8000e0a:	b580      	push	{r7, lr}
 8000e0c:	b084      	sub	sp, #16
 8000e0e:	af00      	add	r7, sp, #0
 8000e10:	6078      	str	r0, [r7, #4]
 8000e12:	460b      	mov	r3, r1
 8000e14:	807b      	strh	r3, [r7, #2]
    GPIO_PinState state = HAL_GPIO_ReadPin(port, pin);
 8000e16:	887b      	ldrh	r3, [r7, #2]
 8000e18:	4619      	mov	r1, r3
 8000e1a:	6878      	ldr	r0, [r7, #4]
 8000e1c:	f001 f9ec 	bl	80021f8 <HAL_GPIO_ReadPin>
 8000e20:	4603      	mov	r3, r0
 8000e22:	73fb      	strb	r3, [r7, #15]
    return (state == GPIO_PIN_SET);
 8000e24:	7bfb      	ldrb	r3, [r7, #15]
 8000e26:	2b01      	cmp	r3, #1
 8000e28:	bf0c      	ite	eq
 8000e2a:	2301      	moveq	r3, #1
 8000e2c:	2300      	movne	r3, #0
 8000e2e:	b2db      	uxtb	r3, r3
}
 8000e30:	4618      	mov	r0, r3
 8000e32:	3710      	adds	r7, #16
 8000e34:	46bd      	mov	sp, r7
 8000e36:	bd80      	pop	{r7, pc}

08000e38 <Switch_Read>:
  * @brief  Read all switch and button states
  * @param  data: Pointer to Switch_Data_t structure
  * @retval None
  */
void Switch_Read(Switch_Data_t* data)
{
 8000e38:	b580      	push	{r7, lr}
 8000e3a:	b082      	sub	sp, #8
 8000e3c:	af00      	add	r7, sp, #0
 8000e3e:	6078      	str	r0, [r7, #4]
    // Read Joystick Buttons
    data->joy_left_btn1  = Switch_ReadPin(JOY_LEFT_BTN1_GPIO_Port, JOY_LEFT_BTN1_Pin);
 8000e40:	2110      	movs	r1, #16
 8000e42:	484e      	ldr	r0, [pc, #312]	@ (8000f7c <Switch_Read+0x144>)
 8000e44:	f7ff ffe1 	bl	8000e0a <Switch_ReadPin>
 8000e48:	4603      	mov	r3, r0
 8000e4a:	4619      	mov	r1, r3
 8000e4c:	687a      	ldr	r2, [r7, #4]
 8000e4e:	7813      	ldrb	r3, [r2, #0]
 8000e50:	f361 0300 	bfi	r3, r1, #0, #1
 8000e54:	7013      	strb	r3, [r2, #0]
    data->joy_left_btn2  = Switch_ReadPin(JOY_LEFT_BTN2_GPIO_Port, JOY_LEFT_BTN2_Pin);
 8000e56:	2120      	movs	r1, #32
 8000e58:	4848      	ldr	r0, [pc, #288]	@ (8000f7c <Switch_Read+0x144>)
 8000e5a:	f7ff ffd6 	bl	8000e0a <Switch_ReadPin>
 8000e5e:	4603      	mov	r3, r0
 8000e60:	4619      	mov	r1, r3
 8000e62:	687a      	ldr	r2, [r7, #4]
 8000e64:	7813      	ldrb	r3, [r2, #0]
 8000e66:	f361 0341 	bfi	r3, r1, #1, #1
 8000e6a:	7013      	strb	r3, [r2, #0]
    data->joy_right_btn1 = Switch_ReadPin(JOY_RIGHT_BTN1_GPIO_Port, JOY_RIGHT_BTN1_Pin);
 8000e6c:	2101      	movs	r1, #1
 8000e6e:	4844      	ldr	r0, [pc, #272]	@ (8000f80 <Switch_Read+0x148>)
 8000e70:	f7ff ffcb 	bl	8000e0a <Switch_ReadPin>
 8000e74:	4603      	mov	r3, r0
 8000e76:	4619      	mov	r1, r3
 8000e78:	687a      	ldr	r2, [r7, #4]
 8000e7a:	7813      	ldrb	r3, [r2, #0]
 8000e7c:	f361 0382 	bfi	r3, r1, #2, #1
 8000e80:	7013      	strb	r3, [r2, #0]
    data->joy_right_btn2 = Switch_ReadPin(JOY_RIGHT_BTN2_GPIO_Port, JOY_RIGHT_BTN2_Pin);
 8000e82:	2102      	movs	r1, #2
 8000e84:	483e      	ldr	r0, [pc, #248]	@ (8000f80 <Switch_Read+0x148>)
 8000e86:	f7ff ffc0 	bl	8000e0a <Switch_ReadPin>
 8000e8a:	4603      	mov	r3, r0
 8000e8c:	4619      	mov	r1, r3
 8000e8e:	687a      	ldr	r2, [r7, #4]
 8000e90:	7813      	ldrb	r3, [r2, #0]
 8000e92:	f361 03c3 	bfi	r3, r1, #3, #1
 8000e96:	7013      	strb	r3, [r2, #0]

    // Read Additional Switches
    data->s0   = Switch_ReadPin(S0_GPIO_Port, S0_Pin);
 8000e98:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000e9c:	4838      	ldr	r0, [pc, #224]	@ (8000f80 <Switch_Read+0x148>)
 8000e9e:	f7ff ffb4 	bl	8000e0a <Switch_ReadPin>
 8000ea2:	4603      	mov	r3, r0
 8000ea4:	4619      	mov	r1, r3
 8000ea6:	687a      	ldr	r2, [r7, #4]
 8000ea8:	7813      	ldrb	r3, [r2, #0]
 8000eaa:	f361 1304 	bfi	r3, r1, #4, #1
 8000eae:	7013      	strb	r3, [r2, #0]
    data->s1_1 = Switch_ReadPin(S1_1_GPIO_Port, S1_1_Pin);
 8000eb0:	2110      	movs	r1, #16
 8000eb2:	4833      	ldr	r0, [pc, #204]	@ (8000f80 <Switch_Read+0x148>)
 8000eb4:	f7ff ffa9 	bl	8000e0a <Switch_ReadPin>
 8000eb8:	4603      	mov	r3, r0
 8000eba:	4619      	mov	r1, r3
 8000ebc:	687a      	ldr	r2, [r7, #4]
 8000ebe:	7813      	ldrb	r3, [r2, #0]
 8000ec0:	f361 1345 	bfi	r3, r1, #5, #1
 8000ec4:	7013      	strb	r3, [r2, #0]
    data->s1_2 = Switch_ReadPin(S1_2_GPIO_Port, S1_2_Pin);
 8000ec6:	2120      	movs	r1, #32
 8000ec8:	482d      	ldr	r0, [pc, #180]	@ (8000f80 <Switch_Read+0x148>)
 8000eca:	f7ff ff9e 	bl	8000e0a <Switch_ReadPin>
 8000ece:	4603      	mov	r3, r0
 8000ed0:	4619      	mov	r1, r3
 8000ed2:	687a      	ldr	r2, [r7, #4]
 8000ed4:	7813      	ldrb	r3, [r2, #0]
 8000ed6:	f361 1386 	bfi	r3, r1, #6, #1
 8000eda:	7013      	strb	r3, [r2, #0]
    data->s2_1 = Switch_ReadPin(S2_1_GPIO_Port, S2_1_Pin);
 8000edc:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000ee0:	4826      	ldr	r0, [pc, #152]	@ (8000f7c <Switch_Read+0x144>)
 8000ee2:	f7ff ff92 	bl	8000e0a <Switch_ReadPin>
 8000ee6:	4603      	mov	r3, r0
 8000ee8:	4619      	mov	r1, r3
 8000eea:	687a      	ldr	r2, [r7, #4]
 8000eec:	7813      	ldrb	r3, [r2, #0]
 8000eee:	f361 13c7 	bfi	r3, r1, #7, #1
 8000ef2:	7013      	strb	r3, [r2, #0]
    data->s2_2 = Switch_ReadPin(S2_2_GPIO_Port, S2_2_Pin);
 8000ef4:	2108      	movs	r1, #8
 8000ef6:	4822      	ldr	r0, [pc, #136]	@ (8000f80 <Switch_Read+0x148>)
 8000ef8:	f7ff ff87 	bl	8000e0a <Switch_ReadPin>
 8000efc:	4603      	mov	r3, r0
 8000efe:	4619      	mov	r1, r3
 8000f00:	687a      	ldr	r2, [r7, #4]
 8000f02:	7853      	ldrb	r3, [r2, #1]
 8000f04:	f361 0300 	bfi	r3, r1, #0, #1
 8000f08:	7053      	strb	r3, [r2, #1]
    data->s4_1 = Switch_ReadPin(S4_1_GPIO_Port, S4_1_Pin);
 8000f0a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000f0e:	481c      	ldr	r0, [pc, #112]	@ (8000f80 <Switch_Read+0x148>)
 8000f10:	f7ff ff7b 	bl	8000e0a <Switch_ReadPin>
 8000f14:	4603      	mov	r3, r0
 8000f16:	4619      	mov	r1, r3
 8000f18:	687a      	ldr	r2, [r7, #4]
 8000f1a:	7853      	ldrb	r3, [r2, #1]
 8000f1c:	f361 0341 	bfi	r3, r1, #1, #1
 8000f20:	7053      	strb	r3, [r2, #1]
    data->s4_2 = Switch_ReadPin(S4_2_GPIO_Port, S4_2_Pin);
 8000f22:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000f26:	4816      	ldr	r0, [pc, #88]	@ (8000f80 <Switch_Read+0x148>)
 8000f28:	f7ff ff6f 	bl	8000e0a <Switch_ReadPin>
 8000f2c:	4603      	mov	r3, r0
 8000f2e:	4619      	mov	r1, r3
 8000f30:	687a      	ldr	r2, [r7, #4]
 8000f32:	7853      	ldrb	r3, [r2, #1]
 8000f34:	f361 0382 	bfi	r3, r1, #2, #1
 8000f38:	7053      	strb	r3, [r2, #1]
    data->s5_1 = Switch_ReadPin(S5_1_GPIO_Port, S5_1_Pin);
 8000f3a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000f3e:	4810      	ldr	r0, [pc, #64]	@ (8000f80 <Switch_Read+0x148>)
 8000f40:	f7ff ff63 	bl	8000e0a <Switch_ReadPin>
 8000f44:	4603      	mov	r3, r0
 8000f46:	4619      	mov	r1, r3
 8000f48:	687a      	ldr	r2, [r7, #4]
 8000f4a:	7853      	ldrb	r3, [r2, #1]
 8000f4c:	f361 03c3 	bfi	r3, r1, #3, #1
 8000f50:	7053      	strb	r3, [r2, #1]
    data->s5_2 = Switch_ReadPin(S5_2_GPIO_Port, S5_2_Pin);
 8000f52:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000f56:	4809      	ldr	r0, [pc, #36]	@ (8000f7c <Switch_Read+0x144>)
 8000f58:	f7ff ff57 	bl	8000e0a <Switch_ReadPin>
 8000f5c:	4603      	mov	r3, r0
 8000f5e:	4619      	mov	r1, r3
 8000f60:	687a      	ldr	r2, [r7, #4]
 8000f62:	7853      	ldrb	r3, [r2, #1]
 8000f64:	f361 1304 	bfi	r3, r1, #4, #1
 8000f68:	7053      	strb	r3, [r2, #1]

    // Reserved bits set to 0
    data->reserved = 0;
 8000f6a:	687a      	ldr	r2, [r7, #4]
 8000f6c:	7853      	ldrb	r3, [r2, #1]
 8000f6e:	f36f 1347 	bfc	r3, #5, #3
 8000f72:	7053      	strb	r3, [r2, #1]
}
 8000f74:	bf00      	nop
 8000f76:	3708      	adds	r7, #8
 8000f78:	46bd      	mov	sp, r7
 8000f7a:	bd80      	pop	{r7, pc}
 8000f7c:	40020000 	.word	0x40020000
 8000f80:	40020400 	.word	0x40020400

08000f84 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000f84:	b480      	push	{r7}
 8000f86:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000f88:	4b06      	ldr	r3, [pc, #24]	@ (8000fa4 <SystemInit+0x20>)
 8000f8a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000f8e:	4a05      	ldr	r2, [pc, #20]	@ (8000fa4 <SystemInit+0x20>)
 8000f90:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000f94:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000f98:	bf00      	nop
 8000f9a:	46bd      	mov	sp, r7
 8000f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fa0:	4770      	bx	lr
 8000fa2:	bf00      	nop
 8000fa4:	e000ed00 	.word	0xe000ed00

08000fa8 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8000fa8:	b580      	push	{r7, lr}
 8000faa:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000fac:	4b11      	ldr	r3, [pc, #68]	@ (8000ff4 <MX_USART1_UART_Init+0x4c>)
 8000fae:	4a12      	ldr	r2, [pc, #72]	@ (8000ff8 <MX_USART1_UART_Init+0x50>)
 8000fb0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8000fb2:	4b10      	ldr	r3, [pc, #64]	@ (8000ff4 <MX_USART1_UART_Init+0x4c>)
 8000fb4:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8000fb8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000fba:	4b0e      	ldr	r3, [pc, #56]	@ (8000ff4 <MX_USART1_UART_Init+0x4c>)
 8000fbc:	2200      	movs	r2, #0
 8000fbe:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000fc0:	4b0c      	ldr	r3, [pc, #48]	@ (8000ff4 <MX_USART1_UART_Init+0x4c>)
 8000fc2:	2200      	movs	r2, #0
 8000fc4:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000fc6:	4b0b      	ldr	r3, [pc, #44]	@ (8000ff4 <MX_USART1_UART_Init+0x4c>)
 8000fc8:	2200      	movs	r2, #0
 8000fca:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000fcc:	4b09      	ldr	r3, [pc, #36]	@ (8000ff4 <MX_USART1_UART_Init+0x4c>)
 8000fce:	220c      	movs	r2, #12
 8000fd0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000fd2:	4b08      	ldr	r3, [pc, #32]	@ (8000ff4 <MX_USART1_UART_Init+0x4c>)
 8000fd4:	2200      	movs	r2, #0
 8000fd6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000fd8:	4b06      	ldr	r3, [pc, #24]	@ (8000ff4 <MX_USART1_UART_Init+0x4c>)
 8000fda:	2200      	movs	r2, #0
 8000fdc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000fde:	4805      	ldr	r0, [pc, #20]	@ (8000ff4 <MX_USART1_UART_Init+0x4c>)
 8000fe0:	f002 ffe6 	bl	8003fb0 <HAL_UART_Init>
 8000fe4:	4603      	mov	r3, r0
 8000fe6:	2b00      	cmp	r3, #0
 8000fe8:	d001      	beq.n	8000fee <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000fea:	f7ff fe95 	bl	8000d18 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000fee:	bf00      	nop
 8000ff0:	bd80      	pop	{r7, pc}
 8000ff2:	bf00      	nop
 8000ff4:	200001c4 	.word	0x200001c4
 8000ff8:	40011000 	.word	0x40011000

08000ffc <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000ffc:	b580      	push	{r7, lr}
 8000ffe:	b08a      	sub	sp, #40	@ 0x28
 8001000:	af00      	add	r7, sp, #0
 8001002:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001004:	f107 0314 	add.w	r3, r7, #20
 8001008:	2200      	movs	r2, #0
 800100a:	601a      	str	r2, [r3, #0]
 800100c:	605a      	str	r2, [r3, #4]
 800100e:	609a      	str	r2, [r3, #8]
 8001010:	60da      	str	r2, [r3, #12]
 8001012:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8001014:	687b      	ldr	r3, [r7, #4]
 8001016:	681b      	ldr	r3, [r3, #0]
 8001018:	4a1d      	ldr	r2, [pc, #116]	@ (8001090 <HAL_UART_MspInit+0x94>)
 800101a:	4293      	cmp	r3, r2
 800101c:	d134      	bne.n	8001088 <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800101e:	2300      	movs	r3, #0
 8001020:	613b      	str	r3, [r7, #16]
 8001022:	4b1c      	ldr	r3, [pc, #112]	@ (8001094 <HAL_UART_MspInit+0x98>)
 8001024:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001026:	4a1b      	ldr	r2, [pc, #108]	@ (8001094 <HAL_UART_MspInit+0x98>)
 8001028:	f043 0310 	orr.w	r3, r3, #16
 800102c:	6453      	str	r3, [r2, #68]	@ 0x44
 800102e:	4b19      	ldr	r3, [pc, #100]	@ (8001094 <HAL_UART_MspInit+0x98>)
 8001030:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001032:	f003 0310 	and.w	r3, r3, #16
 8001036:	613b      	str	r3, [r7, #16]
 8001038:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800103a:	2300      	movs	r3, #0
 800103c:	60fb      	str	r3, [r7, #12]
 800103e:	4b15      	ldr	r3, [pc, #84]	@ (8001094 <HAL_UART_MspInit+0x98>)
 8001040:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001042:	4a14      	ldr	r2, [pc, #80]	@ (8001094 <HAL_UART_MspInit+0x98>)
 8001044:	f043 0301 	orr.w	r3, r3, #1
 8001048:	6313      	str	r3, [r2, #48]	@ 0x30
 800104a:	4b12      	ldr	r3, [pc, #72]	@ (8001094 <HAL_UART_MspInit+0x98>)
 800104c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800104e:	f003 0301 	and.w	r3, r3, #1
 8001052:	60fb      	str	r3, [r7, #12]
 8001054:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8001056:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 800105a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800105c:	2302      	movs	r3, #2
 800105e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001060:	2300      	movs	r3, #0
 8001062:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001064:	2303      	movs	r3, #3
 8001066:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001068:	2307      	movs	r3, #7
 800106a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800106c:	f107 0314 	add.w	r3, r7, #20
 8001070:	4619      	mov	r1, r3
 8001072:	4809      	ldr	r0, [pc, #36]	@ (8001098 <HAL_UART_MspInit+0x9c>)
 8001074:	f000 ff3c 	bl	8001ef0 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8001078:	2200      	movs	r2, #0
 800107a:	2100      	movs	r1, #0
 800107c:	2025      	movs	r0, #37	@ 0x25
 800107e:	f000 fe6e 	bl	8001d5e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001082:	2025      	movs	r0, #37	@ 0x25
 8001084:	f000 fe87 	bl	8001d96 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8001088:	bf00      	nop
 800108a:	3728      	adds	r7, #40	@ 0x28
 800108c:	46bd      	mov	sp, r7
 800108e:	bd80      	pop	{r7, pc}
 8001090:	40011000 	.word	0x40011000
 8001094:	40023800 	.word	0x40023800
 8001098:	40020000 	.word	0x40020000

0800109c <USB_Init>:
/**
  * @brief  Initialize USB module
  * @retval None
  */
void USB_Init(void)
{
 800109c:	b580      	push	{r7, lr}
 800109e:	af00      	add	r7, sp, #0
    // USB Device sudah diinisialisasi di MX_USB_DEVICE_Init()
    // Delay untuk stabilisasi USB
    HAL_Delay(100);
 80010a0:	2064      	movs	r0, #100	@ 0x64
 80010a2:	f000 f97b 	bl	800139c <HAL_Delay>
}
 80010a6:	bf00      	nop
 80010a8:	bd80      	pop	{r7, pc}

080010aa <USB_Print>:
  * @brief  Print string via USB CDC
  * @param  str: String to print
  * @retval None
  */
void USB_Print(const char* str)
{
 80010aa:	b580      	push	{r7, lr}
 80010ac:	b084      	sub	sp, #16
 80010ae:	af00      	add	r7, sp, #0
 80010b0:	6078      	str	r0, [r7, #4]
    uint16_t len = strlen(str);
 80010b2:	6878      	ldr	r0, [r7, #4]
 80010b4:	f7ff f894 	bl	80001e0 <strlen>
 80010b8:	4603      	mov	r3, r0
 80010ba:	81fb      	strh	r3, [r7, #14]
    CDC_Transmit_FS((uint8_t*)str, len);
 80010bc:	89fb      	ldrh	r3, [r7, #14]
 80010be:	4619      	mov	r1, r3
 80010c0:	6878      	ldr	r0, [r7, #4]
 80010c2:	f007 fb87 	bl	80087d4 <CDC_Transmit_FS>
    HAL_Delay(10); // Small delay for USB transmission
 80010c6:	200a      	movs	r0, #10
 80010c8:	f000 f968 	bl	800139c <HAL_Delay>
}
 80010cc:	bf00      	nop
 80010ce:	3710      	adds	r7, #16
 80010d0:	46bd      	mov	sp, r7
 80010d2:	bd80      	pop	{r7, pc}

080010d4 <USB_PrintData>:
  * @brief  Print transmitter data in readable format
  * @param  data: Pointer to Transmitter_Data_t structure
  * @retval None
  */
void USB_PrintData(Transmitter_Data_t* data)
{
 80010d4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80010d6:	b0a1      	sub	sp, #132	@ 0x84
 80010d8:	af12      	add	r7, sp, #72	@ 0x48
 80010da:	62f8      	str	r0, [r7, #44]	@ 0x2c
    int len = 0;
 80010dc:	2300      	movs	r3, #0
 80010de:	637b      	str	r3, [r7, #52]	@ 0x34

    // Single line format - easy to read, no screen corruption
    len = snprintf(usb_buffer, USB_TX_BUFFER_SIZE,
        "JL:%03d,%03d,%d,%d JR:%03d,%03d,%d,%d POT:R8=%03d,R1=%03d SW:S0=%d,S1=%d%d,S2=%d%d,S4=%d%d,S5=%d%d\r\n",
        data->joystick.left_x,
 80010e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80010e2:	781b      	ldrb	r3, [r3, #0]
    len = snprintf(usb_buffer, USB_TX_BUFFER_SIZE,
 80010e4:	469c      	mov	ip, r3
        data->joystick.left_y,
 80010e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80010e8:	785b      	ldrb	r3, [r3, #1]
    len = snprintf(usb_buffer, USB_TX_BUFFER_SIZE,
 80010ea:	461e      	mov	r6, r3
        data->switches.joy_left_btn1,
 80010ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80010ee:	799b      	ldrb	r3, [r3, #6]
 80010f0:	f3c3 0300 	ubfx	r3, r3, #0, #1
 80010f4:	b2db      	uxtb	r3, r3
    len = snprintf(usb_buffer, USB_TX_BUFFER_SIZE,
 80010f6:	62bb      	str	r3, [r7, #40]	@ 0x28
        data->switches.joy_left_btn2,
 80010f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80010fa:	799b      	ldrb	r3, [r3, #6]
 80010fc:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8001100:	b2db      	uxtb	r3, r3
    len = snprintf(usb_buffer, USB_TX_BUFFER_SIZE,
 8001102:	627b      	str	r3, [r7, #36]	@ 0x24
        data->joystick.right_x,
 8001104:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001106:	789b      	ldrb	r3, [r3, #2]
    len = snprintf(usb_buffer, USB_TX_BUFFER_SIZE,
 8001108:	623b      	str	r3, [r7, #32]
        data->joystick.right_y,
 800110a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800110c:	78db      	ldrb	r3, [r3, #3]
    len = snprintf(usb_buffer, USB_TX_BUFFER_SIZE,
 800110e:	61fb      	str	r3, [r7, #28]
        data->switches.joy_right_btn1,
 8001110:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001112:	799b      	ldrb	r3, [r3, #6]
 8001114:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8001118:	b2db      	uxtb	r3, r3
    len = snprintf(usb_buffer, USB_TX_BUFFER_SIZE,
 800111a:	61bb      	str	r3, [r7, #24]
        data->switches.joy_right_btn2,
 800111c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800111e:	799b      	ldrb	r3, [r3, #6]
 8001120:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8001124:	b2db      	uxtb	r3, r3
    len = snprintf(usb_buffer, USB_TX_BUFFER_SIZE,
 8001126:	617b      	str	r3, [r7, #20]
        data->joystick.r8,
 8001128:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800112a:	791b      	ldrb	r3, [r3, #4]
    len = snprintf(usb_buffer, USB_TX_BUFFER_SIZE,
 800112c:	613b      	str	r3, [r7, #16]
        data->joystick.r1,
 800112e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001130:	795b      	ldrb	r3, [r3, #5]
    len = snprintf(usb_buffer, USB_TX_BUFFER_SIZE,
 8001132:	60fb      	str	r3, [r7, #12]
        data->switches.s0,
 8001134:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001136:	799b      	ldrb	r3, [r3, #6]
 8001138:	f3c3 1300 	ubfx	r3, r3, #4, #1
 800113c:	b2db      	uxtb	r3, r3
    len = snprintf(usb_buffer, USB_TX_BUFFER_SIZE,
 800113e:	60bb      	str	r3, [r7, #8]
        data->switches.s1_1, data->switches.s1_2,
 8001140:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001142:	799b      	ldrb	r3, [r3, #6]
 8001144:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8001148:	b2db      	uxtb	r3, r3
    len = snprintf(usb_buffer, USB_TX_BUFFER_SIZE,
 800114a:	607b      	str	r3, [r7, #4]
        data->switches.s1_1, data->switches.s1_2,
 800114c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800114e:	799b      	ldrb	r3, [r3, #6]
 8001150:	f3c3 1380 	ubfx	r3, r3, #6, #1
 8001154:	b2db      	uxtb	r3, r3
    len = snprintf(usb_buffer, USB_TX_BUFFER_SIZE,
 8001156:	603b      	str	r3, [r7, #0]
        data->switches.s2_1, data->switches.s2_2,
 8001158:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800115a:	799b      	ldrb	r3, [r3, #6]
 800115c:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8001160:	b2db      	uxtb	r3, r3
    len = snprintf(usb_buffer, USB_TX_BUFFER_SIZE,
 8001162:	461d      	mov	r5, r3
        data->switches.s2_1, data->switches.s2_2,
 8001164:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001166:	79db      	ldrb	r3, [r3, #7]
 8001168:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800116c:	b2db      	uxtb	r3, r3
    len = snprintf(usb_buffer, USB_TX_BUFFER_SIZE,
 800116e:	461c      	mov	r4, r3
        data->switches.s4_1, data->switches.s4_2,
 8001170:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001172:	79db      	ldrb	r3, [r3, #7]
 8001174:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8001178:	b2db      	uxtb	r3, r3
    len = snprintf(usb_buffer, USB_TX_BUFFER_SIZE,
 800117a:	4618      	mov	r0, r3
        data->switches.s4_1, data->switches.s4_2,
 800117c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800117e:	79db      	ldrb	r3, [r3, #7]
 8001180:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8001184:	b2db      	uxtb	r3, r3
    len = snprintf(usb_buffer, USB_TX_BUFFER_SIZE,
 8001186:	4619      	mov	r1, r3
        data->switches.s5_1, data->switches.s5_2);
 8001188:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800118a:	79db      	ldrb	r3, [r3, #7]
 800118c:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8001190:	b2db      	uxtb	r3, r3
    len = snprintf(usb_buffer, USB_TX_BUFFER_SIZE,
 8001192:	461a      	mov	r2, r3
        data->switches.s5_1, data->switches.s5_2);
 8001194:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001196:	79db      	ldrb	r3, [r3, #7]
 8001198:	f3c3 1300 	ubfx	r3, r3, #4, #1
 800119c:	b2db      	uxtb	r3, r3
    len = snprintf(usb_buffer, USB_TX_BUFFER_SIZE,
 800119e:	9311      	str	r3, [sp, #68]	@ 0x44
 80011a0:	9210      	str	r2, [sp, #64]	@ 0x40
 80011a2:	910f      	str	r1, [sp, #60]	@ 0x3c
 80011a4:	900e      	str	r0, [sp, #56]	@ 0x38
 80011a6:	940d      	str	r4, [sp, #52]	@ 0x34
 80011a8:	950c      	str	r5, [sp, #48]	@ 0x30
 80011aa:	683a      	ldr	r2, [r7, #0]
 80011ac:	920b      	str	r2, [sp, #44]	@ 0x2c
 80011ae:	687a      	ldr	r2, [r7, #4]
 80011b0:	920a      	str	r2, [sp, #40]	@ 0x28
 80011b2:	68ba      	ldr	r2, [r7, #8]
 80011b4:	9209      	str	r2, [sp, #36]	@ 0x24
 80011b6:	68fa      	ldr	r2, [r7, #12]
 80011b8:	9208      	str	r2, [sp, #32]
 80011ba:	693a      	ldr	r2, [r7, #16]
 80011bc:	9207      	str	r2, [sp, #28]
 80011be:	697a      	ldr	r2, [r7, #20]
 80011c0:	9206      	str	r2, [sp, #24]
 80011c2:	69ba      	ldr	r2, [r7, #24]
 80011c4:	9205      	str	r2, [sp, #20]
 80011c6:	69fa      	ldr	r2, [r7, #28]
 80011c8:	9204      	str	r2, [sp, #16]
 80011ca:	6a3a      	ldr	r2, [r7, #32]
 80011cc:	9203      	str	r2, [sp, #12]
 80011ce:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80011d0:	9202      	str	r2, [sp, #8]
 80011d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80011d4:	9301      	str	r3, [sp, #4]
 80011d6:	9600      	str	r6, [sp, #0]
 80011d8:	4663      	mov	r3, ip
 80011da:	4a08      	ldr	r2, [pc, #32]	@ (80011fc <USB_PrintData+0x128>)
 80011dc:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80011e0:	4807      	ldr	r0, [pc, #28]	@ (8001200 <USB_PrintData+0x12c>)
 80011e2:	f007 ff53 	bl	800908c <sniprintf>
 80011e6:	6378      	str	r0, [r7, #52]	@ 0x34

    CDC_Transmit_FS((uint8_t*)usb_buffer, len);
 80011e8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80011ea:	b29b      	uxth	r3, r3
 80011ec:	4619      	mov	r1, r3
 80011ee:	4804      	ldr	r0, [pc, #16]	@ (8001200 <USB_PrintData+0x12c>)
 80011f0:	f007 faf0 	bl	80087d4 <CDC_Transmit_FS>
}
 80011f4:	bf00      	nop
 80011f6:	373c      	adds	r7, #60	@ 0x3c
 80011f8:	46bd      	mov	sp, r7
 80011fa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80011fc:	08009b10 	.word	0x08009b10
 8001200:	2000020c 	.word	0x2000020c

08001204 <Var_Init>:
/**
  * @brief  Initialize variable module
  * @retval None
  */
void Var_Init(void)
{
 8001204:	b580      	push	{r7, lr}
 8001206:	af00      	add	r7, sp, #0
    // Clear all data
    memset(&tx_data, 0, sizeof(Transmitter_Data_t));
 8001208:	2208      	movs	r2, #8
 800120a:	2100      	movs	r1, #0
 800120c:	4804      	ldr	r0, [pc, #16]	@ (8001220 <Var_Init+0x1c>)
 800120e:	f007 ff71 	bl	80090f4 <memset>

    // Initialize sub-modules
    Joystick_Init();
 8001212:	f7ff fac9 	bl	80007a8 <Joystick_Init>
    Switch_Init();
 8001216:	f7ff fdf1 	bl	8000dfc <Switch_Init>
}
 800121a:	bf00      	nop
 800121c:	bd80      	pop	{r7, pc}
 800121e:	bf00      	nop
 8001220:	2000060c 	.word	0x2000060c

08001224 <Var_Update>:
  * @brief  Update all transmitter data
  *         Call this function periodically to refresh all sensor data
  * @retval None
  */
void Var_Update(void)
{
 8001224:	b580      	push	{r7, lr}
 8001226:	af00      	add	r7, sp, #0
    // Read joystick data
    Joystick_Read(&tx_data.joystick);
 8001228:	4803      	ldr	r0, [pc, #12]	@ (8001238 <Var_Update+0x14>)
 800122a:	f7ff fafb 	bl	8000824 <Joystick_Read>

    // Read switch data
    Switch_Read(&tx_data.switches);
 800122e:	4803      	ldr	r0, [pc, #12]	@ (800123c <Var_Update+0x18>)
 8001230:	f7ff fe02 	bl	8000e38 <Switch_Read>
}
 8001234:	bf00      	nop
 8001236:	bd80      	pop	{r7, pc}
 8001238:	2000060c 	.word	0x2000060c
 800123c:	20000612 	.word	0x20000612

08001240 <Var_GetBinaryData>:
/**
  * @brief  Get pointer to binary data for LoRa transmission
  * @retval Pointer to binary data buffer
  */
uint8_t* Var_GetBinaryData(void)
{
 8001240:	b480      	push	{r7}
 8001242:	af00      	add	r7, sp, #0
    return (uint8_t*)&tx_data;
 8001244:	4b02      	ldr	r3, [pc, #8]	@ (8001250 <Var_GetBinaryData+0x10>)
}
 8001246:	4618      	mov	r0, r3
 8001248:	46bd      	mov	sp, r7
 800124a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800124e:	4770      	bx	lr
 8001250:	2000060c 	.word	0x2000060c

08001254 <Var_GetDataSize>:
/**
  * @brief  Get size of binary data
  * @retval Size in bytes
  */
uint16_t Var_GetDataSize(void)
{
 8001254:	b480      	push	{r7}
 8001256:	af00      	add	r7, sp, #0
    return sizeof(Transmitter_Data_t);
 8001258:	2308      	movs	r3, #8
}
 800125a:	4618      	mov	r0, r3
 800125c:	46bd      	mov	sp, r7
 800125e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001262:	4770      	bx	lr

08001264 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001264:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800129c <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001268:	f7ff fe8c 	bl	8000f84 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800126c:	480c      	ldr	r0, [pc, #48]	@ (80012a0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800126e:	490d      	ldr	r1, [pc, #52]	@ (80012a4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001270:	4a0d      	ldr	r2, [pc, #52]	@ (80012a8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001272:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001274:	e002      	b.n	800127c <LoopCopyDataInit>

08001276 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001276:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001278:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800127a:	3304      	adds	r3, #4

0800127c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800127c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800127e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001280:	d3f9      	bcc.n	8001276 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001282:	4a0a      	ldr	r2, [pc, #40]	@ (80012ac <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001284:	4c0a      	ldr	r4, [pc, #40]	@ (80012b0 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001286:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001288:	e001      	b.n	800128e <LoopFillZerobss>

0800128a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800128a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800128c:	3204      	adds	r2, #4

0800128e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800128e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001290:	d3fb      	bcc.n	800128a <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 8001292:	f007 ff37 	bl	8009104 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001296:	f7ff fc43 	bl	8000b20 <main>
  bx  lr    
 800129a:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 800129c:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 80012a0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80012a4:	2000014c 	.word	0x2000014c
  ldr r2, =_sidata
 80012a8:	08009db0 	.word	0x08009db0
  ldr r2, =_sbss
 80012ac:	2000014c 	.word	0x2000014c
  ldr r4, =_ebss
 80012b0:	20002348 	.word	0x20002348

080012b4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80012b4:	e7fe      	b.n	80012b4 <ADC_IRQHandler>
	...

080012b8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80012b8:	b580      	push	{r7, lr}
 80012ba:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80012bc:	4b0e      	ldr	r3, [pc, #56]	@ (80012f8 <HAL_Init+0x40>)
 80012be:	681b      	ldr	r3, [r3, #0]
 80012c0:	4a0d      	ldr	r2, [pc, #52]	@ (80012f8 <HAL_Init+0x40>)
 80012c2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80012c6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80012c8:	4b0b      	ldr	r3, [pc, #44]	@ (80012f8 <HAL_Init+0x40>)
 80012ca:	681b      	ldr	r3, [r3, #0]
 80012cc:	4a0a      	ldr	r2, [pc, #40]	@ (80012f8 <HAL_Init+0x40>)
 80012ce:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80012d2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80012d4:	4b08      	ldr	r3, [pc, #32]	@ (80012f8 <HAL_Init+0x40>)
 80012d6:	681b      	ldr	r3, [r3, #0]
 80012d8:	4a07      	ldr	r2, [pc, #28]	@ (80012f8 <HAL_Init+0x40>)
 80012da:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80012de:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80012e0:	2003      	movs	r0, #3
 80012e2:	f000 fd31 	bl	8001d48 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80012e6:	200f      	movs	r0, #15
 80012e8:	f000 f808 	bl	80012fc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80012ec:	f7ff fd1a 	bl	8000d24 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80012f0:	2300      	movs	r3, #0
}
 80012f2:	4618      	mov	r0, r3
 80012f4:	bd80      	pop	{r7, pc}
 80012f6:	bf00      	nop
 80012f8:	40023c00 	.word	0x40023c00

080012fc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80012fc:	b580      	push	{r7, lr}
 80012fe:	b082      	sub	sp, #8
 8001300:	af00      	add	r7, sp, #0
 8001302:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001304:	4b12      	ldr	r3, [pc, #72]	@ (8001350 <HAL_InitTick+0x54>)
 8001306:	681a      	ldr	r2, [r3, #0]
 8001308:	4b12      	ldr	r3, [pc, #72]	@ (8001354 <HAL_InitTick+0x58>)
 800130a:	781b      	ldrb	r3, [r3, #0]
 800130c:	4619      	mov	r1, r3
 800130e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001312:	fbb3 f3f1 	udiv	r3, r3, r1
 8001316:	fbb2 f3f3 	udiv	r3, r2, r3
 800131a:	4618      	mov	r0, r3
 800131c:	f000 fd49 	bl	8001db2 <HAL_SYSTICK_Config>
 8001320:	4603      	mov	r3, r0
 8001322:	2b00      	cmp	r3, #0
 8001324:	d001      	beq.n	800132a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001326:	2301      	movs	r3, #1
 8001328:	e00e      	b.n	8001348 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	2b0f      	cmp	r3, #15
 800132e:	d80a      	bhi.n	8001346 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001330:	2200      	movs	r2, #0
 8001332:	6879      	ldr	r1, [r7, #4]
 8001334:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001338:	f000 fd11 	bl	8001d5e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800133c:	4a06      	ldr	r2, [pc, #24]	@ (8001358 <HAL_InitTick+0x5c>)
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001342:	2300      	movs	r3, #0
 8001344:	e000      	b.n	8001348 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001346:	2301      	movs	r3, #1
}
 8001348:	4618      	mov	r0, r3
 800134a:	3708      	adds	r7, #8
 800134c:	46bd      	mov	sp, r7
 800134e:	bd80      	pop	{r7, pc}
 8001350:	20000000 	.word	0x20000000
 8001354:	20000008 	.word	0x20000008
 8001358:	20000004 	.word	0x20000004

0800135c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800135c:	b480      	push	{r7}
 800135e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001360:	4b06      	ldr	r3, [pc, #24]	@ (800137c <HAL_IncTick+0x20>)
 8001362:	781b      	ldrb	r3, [r3, #0]
 8001364:	461a      	mov	r2, r3
 8001366:	4b06      	ldr	r3, [pc, #24]	@ (8001380 <HAL_IncTick+0x24>)
 8001368:	681b      	ldr	r3, [r3, #0]
 800136a:	4413      	add	r3, r2
 800136c:	4a04      	ldr	r2, [pc, #16]	@ (8001380 <HAL_IncTick+0x24>)
 800136e:	6013      	str	r3, [r2, #0]
}
 8001370:	bf00      	nop
 8001372:	46bd      	mov	sp, r7
 8001374:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001378:	4770      	bx	lr
 800137a:	bf00      	nop
 800137c:	20000008 	.word	0x20000008
 8001380:	20000614 	.word	0x20000614

08001384 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001384:	b480      	push	{r7}
 8001386:	af00      	add	r7, sp, #0
  return uwTick;
 8001388:	4b03      	ldr	r3, [pc, #12]	@ (8001398 <HAL_GetTick+0x14>)
 800138a:	681b      	ldr	r3, [r3, #0]
}
 800138c:	4618      	mov	r0, r3
 800138e:	46bd      	mov	sp, r7
 8001390:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001394:	4770      	bx	lr
 8001396:	bf00      	nop
 8001398:	20000614 	.word	0x20000614

0800139c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800139c:	b580      	push	{r7, lr}
 800139e:	b084      	sub	sp, #16
 80013a0:	af00      	add	r7, sp, #0
 80013a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80013a4:	f7ff ffee 	bl	8001384 <HAL_GetTick>
 80013a8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80013ae:	68fb      	ldr	r3, [r7, #12]
 80013b0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80013b4:	d005      	beq.n	80013c2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80013b6:	4b0a      	ldr	r3, [pc, #40]	@ (80013e0 <HAL_Delay+0x44>)
 80013b8:	781b      	ldrb	r3, [r3, #0]
 80013ba:	461a      	mov	r2, r3
 80013bc:	68fb      	ldr	r3, [r7, #12]
 80013be:	4413      	add	r3, r2
 80013c0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80013c2:	bf00      	nop
 80013c4:	f7ff ffde 	bl	8001384 <HAL_GetTick>
 80013c8:	4602      	mov	r2, r0
 80013ca:	68bb      	ldr	r3, [r7, #8]
 80013cc:	1ad3      	subs	r3, r2, r3
 80013ce:	68fa      	ldr	r2, [r7, #12]
 80013d0:	429a      	cmp	r2, r3
 80013d2:	d8f7      	bhi.n	80013c4 <HAL_Delay+0x28>
  {
  }
}
 80013d4:	bf00      	nop
 80013d6:	bf00      	nop
 80013d8:	3710      	adds	r7, #16
 80013da:	46bd      	mov	sp, r7
 80013dc:	bd80      	pop	{r7, pc}
 80013de:	bf00      	nop
 80013e0:	20000008 	.word	0x20000008

080013e4 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80013e4:	b580      	push	{r7, lr}
 80013e6:	b084      	sub	sp, #16
 80013e8:	af00      	add	r7, sp, #0
 80013ea:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80013ec:	2300      	movs	r3, #0
 80013ee:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	2b00      	cmp	r3, #0
 80013f4:	d101      	bne.n	80013fa <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80013f6:	2301      	movs	r3, #1
 80013f8:	e033      	b.n	8001462 <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013fe:	2b00      	cmp	r3, #0
 8001400:	d109      	bne.n	8001416 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001402:	6878      	ldr	r0, [r7, #4]
 8001404:	f7ff f90e 	bl	8000624 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	2200      	movs	r2, #0
 800140c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	2200      	movs	r2, #0
 8001412:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800141a:	f003 0310 	and.w	r3, r3, #16
 800141e:	2b00      	cmp	r3, #0
 8001420:	d118      	bne.n	8001454 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001426:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 800142a:	f023 0302 	bic.w	r3, r3, #2
 800142e:	f043 0202 	orr.w	r2, r3, #2
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8001436:	6878      	ldr	r0, [r7, #4]
 8001438:	f000 faba 	bl	80019b0 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	2200      	movs	r2, #0
 8001440:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001446:	f023 0303 	bic.w	r3, r3, #3
 800144a:	f043 0201 	orr.w	r2, r3, #1
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	641a      	str	r2, [r3, #64]	@ 0x40
 8001452:	e001      	b.n	8001458 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001454:	2301      	movs	r3, #1
 8001456:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	2200      	movs	r2, #0
 800145c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8001460:	7bfb      	ldrb	r3, [r7, #15]
}
 8001462:	4618      	mov	r0, r3
 8001464:	3710      	adds	r7, #16
 8001466:	46bd      	mov	sp, r7
 8001468:	bd80      	pop	{r7, pc}
	...

0800146c <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 800146c:	b480      	push	{r7}
 800146e:	b085      	sub	sp, #20
 8001470:	af00      	add	r7, sp, #0
 8001472:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8001474:	2300      	movs	r3, #0
 8001476:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800147e:	2b01      	cmp	r3, #1
 8001480:	d101      	bne.n	8001486 <HAL_ADC_Start+0x1a>
 8001482:	2302      	movs	r3, #2
 8001484:	e097      	b.n	80015b6 <HAL_ADC_Start+0x14a>
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	2201      	movs	r2, #1
 800148a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	681b      	ldr	r3, [r3, #0]
 8001492:	689b      	ldr	r3, [r3, #8]
 8001494:	f003 0301 	and.w	r3, r3, #1
 8001498:	2b01      	cmp	r3, #1
 800149a:	d018      	beq.n	80014ce <HAL_ADC_Start+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	681b      	ldr	r3, [r3, #0]
 80014a0:	689a      	ldr	r2, [r3, #8]
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	681b      	ldr	r3, [r3, #0]
 80014a6:	f042 0201 	orr.w	r2, r2, #1
 80014aa:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80014ac:	4b45      	ldr	r3, [pc, #276]	@ (80015c4 <HAL_ADC_Start+0x158>)
 80014ae:	681b      	ldr	r3, [r3, #0]
 80014b0:	4a45      	ldr	r2, [pc, #276]	@ (80015c8 <HAL_ADC_Start+0x15c>)
 80014b2:	fba2 2303 	umull	r2, r3, r2, r3
 80014b6:	0c9a      	lsrs	r2, r3, #18
 80014b8:	4613      	mov	r3, r2
 80014ba:	005b      	lsls	r3, r3, #1
 80014bc:	4413      	add	r3, r2
 80014be:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 80014c0:	e002      	b.n	80014c8 <HAL_ADC_Start+0x5c>
    {
      counter--;
 80014c2:	68bb      	ldr	r3, [r7, #8]
 80014c4:	3b01      	subs	r3, #1
 80014c6:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 80014c8:	68bb      	ldr	r3, [r7, #8]
 80014ca:	2b00      	cmp	r3, #0
 80014cc:	d1f9      	bne.n	80014c2 <HAL_ADC_Start+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	681b      	ldr	r3, [r3, #0]
 80014d2:	689b      	ldr	r3, [r3, #8]
 80014d4:	f003 0301 	and.w	r3, r3, #1
 80014d8:	2b01      	cmp	r3, #1
 80014da:	d15f      	bne.n	800159c <HAL_ADC_Start+0x130>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014e0:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 80014e4:	f023 0301 	bic.w	r3, r3, #1
 80014e8:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	681b      	ldr	r3, [r3, #0]
 80014f4:	685b      	ldr	r3, [r3, #4]
 80014f6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80014fa:	2b00      	cmp	r3, #0
 80014fc:	d007      	beq.n	800150e <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001502:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8001506:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001512:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001516:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800151a:	d106      	bne.n	800152a <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001520:	f023 0206 	bic.w	r2, r3, #6
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	645a      	str	r2, [r3, #68]	@ 0x44
 8001528:	e002      	b.n	8001530 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	2200      	movs	r2, #0
 800152e:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	2200      	movs	r2, #0
 8001534:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001538:	4b24      	ldr	r3, [pc, #144]	@ (80015cc <HAL_ADC_Start+0x160>)
 800153a:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	681b      	ldr	r3, [r3, #0]
 8001540:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8001544:	601a      	str	r2, [r3, #0]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8001546:	68fb      	ldr	r3, [r7, #12]
 8001548:	685b      	ldr	r3, [r3, #4]
 800154a:	f003 031f 	and.w	r3, r3, #31
 800154e:	2b00      	cmp	r3, #0
 8001550:	d10f      	bne.n	8001572 <HAL_ADC_Start+0x106>
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	681b      	ldr	r3, [r3, #0]
 8001556:	689b      	ldr	r3, [r3, #8]
 8001558:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800155c:	2b00      	cmp	r3, #0
 800155e:	d129      	bne.n	80015b4 <HAL_ADC_Start+0x148>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	681b      	ldr	r3, [r3, #0]
 8001564:	689a      	ldr	r2, [r3, #8]
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	681b      	ldr	r3, [r3, #0]
 800156a:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 800156e:	609a      	str	r2, [r3, #8]
 8001570:	e020      	b.n	80015b4 <HAL_ADC_Start+0x148>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	681b      	ldr	r3, [r3, #0]
 8001576:	4a16      	ldr	r2, [pc, #88]	@ (80015d0 <HAL_ADC_Start+0x164>)
 8001578:	4293      	cmp	r3, r2
 800157a:	d11b      	bne.n	80015b4 <HAL_ADC_Start+0x148>
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	681b      	ldr	r3, [r3, #0]
 8001580:	689b      	ldr	r3, [r3, #8]
 8001582:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8001586:	2b00      	cmp	r3, #0
 8001588:	d114      	bne.n	80015b4 <HAL_ADC_Start+0x148>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	681b      	ldr	r3, [r3, #0]
 800158e:	689a      	ldr	r2, [r3, #8]
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	681b      	ldr	r3, [r3, #0]
 8001594:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8001598:	609a      	str	r2, [r3, #8]
 800159a:	e00b      	b.n	80015b4 <HAL_ADC_Start+0x148>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015a0:	f043 0210 	orr.w	r2, r3, #16
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80015ac:	f043 0201 	orr.w	r2, r3, #1
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 80015b4:	2300      	movs	r3, #0
}
 80015b6:	4618      	mov	r0, r3
 80015b8:	3714      	adds	r7, #20
 80015ba:	46bd      	mov	sp, r7
 80015bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015c0:	4770      	bx	lr
 80015c2:	bf00      	nop
 80015c4:	20000000 	.word	0x20000000
 80015c8:	431bde83 	.word	0x431bde83
 80015cc:	40012300 	.word	0x40012300
 80015d0:	40012000 	.word	0x40012000

080015d4 <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 80015d4:	b480      	push	{r7}
 80015d6:	b083      	sub	sp, #12
 80015d8:	af00      	add	r7, sp, #0
 80015da:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80015e2:	2b01      	cmp	r3, #1
 80015e4:	d101      	bne.n	80015ea <HAL_ADC_Stop+0x16>
 80015e6:	2302      	movs	r3, #2
 80015e8:	e021      	b.n	800162e <HAL_ADC_Stop+0x5a>
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	2201      	movs	r2, #1
 80015ee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	681b      	ldr	r3, [r3, #0]
 80015f6:	689a      	ldr	r2, [r3, #8]
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	681b      	ldr	r3, [r3, #0]
 80015fc:	f022 0201 	bic.w	r2, r2, #1
 8001600:	609a      	str	r2, [r3, #8]

  /* Check if ADC is effectively disabled */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	681b      	ldr	r3, [r3, #0]
 8001606:	689b      	ldr	r3, [r3, #8]
 8001608:	f003 0301 	and.w	r3, r3, #1
 800160c:	2b00      	cmp	r3, #0
 800160e:	d109      	bne.n	8001624 <HAL_ADC_Stop+0x50>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001614:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8001618:	f023 0301 	bic.w	r3, r3, #1
 800161c:	f043 0201 	orr.w	r2, r3, #1
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	2200      	movs	r2, #0
 8001628:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 800162c:	2300      	movs	r3, #0
}
 800162e:	4618      	mov	r0, r3
 8001630:	370c      	adds	r7, #12
 8001632:	46bd      	mov	sp, r7
 8001634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001638:	4770      	bx	lr

0800163a <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 800163a:	b580      	push	{r7, lr}
 800163c:	b084      	sub	sp, #16
 800163e:	af00      	add	r7, sp, #0
 8001640:	6078      	str	r0, [r7, #4]
 8001642:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8001644:	2300      	movs	r3, #0
 8001646:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	681b      	ldr	r3, [r3, #0]
 800164c:	689b      	ldr	r3, [r3, #8]
 800164e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001652:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001656:	d113      	bne.n	8001680 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	681b      	ldr	r3, [r3, #0]
 800165c:	689b      	ldr	r3, [r3, #8]
 800165e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8001662:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001666:	d10b      	bne.n	8001680 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800166c:	f043 0220 	orr.w	r2, r3, #32
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	2200      	movs	r2, #0
 8001678:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 800167c:	2301      	movs	r3, #1
 800167e:	e063      	b.n	8001748 <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */
  tickstart = HAL_GetTick();
 8001680:	f7ff fe80 	bl	8001384 <HAL_GetTick>
 8001684:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8001686:	e021      	b.n	80016cc <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8001688:	683b      	ldr	r3, [r7, #0]
 800168a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800168e:	d01d      	beq.n	80016cc <HAL_ADC_PollForConversion+0x92>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8001690:	683b      	ldr	r3, [r7, #0]
 8001692:	2b00      	cmp	r3, #0
 8001694:	d007      	beq.n	80016a6 <HAL_ADC_PollForConversion+0x6c>
 8001696:	f7ff fe75 	bl	8001384 <HAL_GetTick>
 800169a:	4602      	mov	r2, r0
 800169c:	68fb      	ldr	r3, [r7, #12]
 800169e:	1ad3      	subs	r3, r2, r3
 80016a0:	683a      	ldr	r2, [r7, #0]
 80016a2:	429a      	cmp	r2, r3
 80016a4:	d212      	bcs.n	80016cc <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	681b      	ldr	r3, [r3, #0]
 80016aa:	681b      	ldr	r3, [r3, #0]
 80016ac:	f003 0302 	and.w	r3, r3, #2
 80016b0:	2b02      	cmp	r3, #2
 80016b2:	d00b      	beq.n	80016cc <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016b8:	f043 0204 	orr.w	r2, r3, #4
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	2200      	movs	r2, #0
 80016c4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_TIMEOUT;
 80016c8:	2303      	movs	r3, #3
 80016ca:	e03d      	b.n	8001748 <HAL_ADC_PollForConversion+0x10e>
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	681b      	ldr	r3, [r3, #0]
 80016d2:	f003 0302 	and.w	r3, r3, #2
 80016d6:	2b02      	cmp	r3, #2
 80016d8:	d1d6      	bne.n	8001688 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }

  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	681b      	ldr	r3, [r3, #0]
 80016de:	f06f 0212 	mvn.w	r2, #18
 80016e2:	601a      	str	r2, [r3, #0]

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016e8:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	641a      	str	r2, [r3, #64]	@ 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	681b      	ldr	r3, [r3, #0]
 80016f4:	689b      	ldr	r3, [r3, #8]
 80016f6:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80016fa:	2b00      	cmp	r3, #0
 80016fc:	d123      	bne.n	8001746 <HAL_ADC_PollForConversion+0x10c>
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	7e1b      	ldrb	r3, [r3, #24]
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001702:	2b00      	cmp	r3, #0
 8001704:	d11f      	bne.n	8001746 <HAL_ADC_PollForConversion+0x10c>
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	681b      	ldr	r3, [r3, #0]
 800170a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800170c:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001710:	2b00      	cmp	r3, #0
 8001712:	d006      	beq.n	8001722 <HAL_ADC_PollForConversion+0xe8>
       HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	681b      	ldr	r3, [r3, #0]
 8001718:	689b      	ldr	r3, [r3, #8]
 800171a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 800171e:	2b00      	cmp	r3, #0
 8001720:	d111      	bne.n	8001746 <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001726:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	641a      	str	r2, [r3, #64]	@ 0x40

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001732:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001736:	2b00      	cmp	r3, #0
 8001738:	d105      	bne.n	8001746 <HAL_ADC_PollForConversion+0x10c>
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800173e:	f043 0201 	orr.w	r2, r3, #1
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  /* Return ADC state */
  return HAL_OK;
 8001746:	2300      	movs	r3, #0
}
 8001748:	4618      	mov	r0, r3
 800174a:	3710      	adds	r7, #16
 800174c:	46bd      	mov	sp, r7
 800174e:	bd80      	pop	{r7, pc}

08001750 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8001750:	b480      	push	{r7}
 8001752:	b083      	sub	sp, #12
 8001754:	af00      	add	r7, sp, #0
 8001756:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */
  return hadc->Instance->DR;
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	681b      	ldr	r3, [r3, #0]
 800175c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 800175e:	4618      	mov	r0, r3
 8001760:	370c      	adds	r7, #12
 8001762:	46bd      	mov	sp, r7
 8001764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001768:	4770      	bx	lr
	...

0800176c <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 800176c:	b480      	push	{r7}
 800176e:	b085      	sub	sp, #20
 8001770:	af00      	add	r7, sp, #0
 8001772:	6078      	str	r0, [r7, #4]
 8001774:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8001776:	2300      	movs	r3, #0
 8001778:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001780:	2b01      	cmp	r3, #1
 8001782:	d101      	bne.n	8001788 <HAL_ADC_ConfigChannel+0x1c>
 8001784:	2302      	movs	r3, #2
 8001786:	e105      	b.n	8001994 <HAL_ADC_ConfigChannel+0x228>
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	2201      	movs	r2, #1
 800178c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8001790:	683b      	ldr	r3, [r7, #0]
 8001792:	681b      	ldr	r3, [r3, #0]
 8001794:	2b09      	cmp	r3, #9
 8001796:	d925      	bls.n	80017e4 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	681b      	ldr	r3, [r3, #0]
 800179c:	68d9      	ldr	r1, [r3, #12]
 800179e:	683b      	ldr	r3, [r7, #0]
 80017a0:	681b      	ldr	r3, [r3, #0]
 80017a2:	b29b      	uxth	r3, r3
 80017a4:	461a      	mov	r2, r3
 80017a6:	4613      	mov	r3, r2
 80017a8:	005b      	lsls	r3, r3, #1
 80017aa:	4413      	add	r3, r2
 80017ac:	3b1e      	subs	r3, #30
 80017ae:	2207      	movs	r2, #7
 80017b0:	fa02 f303 	lsl.w	r3, r2, r3
 80017b4:	43da      	mvns	r2, r3
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	681b      	ldr	r3, [r3, #0]
 80017ba:	400a      	ands	r2, r1
 80017bc:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	681b      	ldr	r3, [r3, #0]
 80017c2:	68d9      	ldr	r1, [r3, #12]
 80017c4:	683b      	ldr	r3, [r7, #0]
 80017c6:	689a      	ldr	r2, [r3, #8]
 80017c8:	683b      	ldr	r3, [r7, #0]
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	b29b      	uxth	r3, r3
 80017ce:	4618      	mov	r0, r3
 80017d0:	4603      	mov	r3, r0
 80017d2:	005b      	lsls	r3, r3, #1
 80017d4:	4403      	add	r3, r0
 80017d6:	3b1e      	subs	r3, #30
 80017d8:	409a      	lsls	r2, r3
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	681b      	ldr	r3, [r3, #0]
 80017de:	430a      	orrs	r2, r1
 80017e0:	60da      	str	r2, [r3, #12]
 80017e2:	e022      	b.n	800182a <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	681b      	ldr	r3, [r3, #0]
 80017e8:	6919      	ldr	r1, [r3, #16]
 80017ea:	683b      	ldr	r3, [r7, #0]
 80017ec:	681b      	ldr	r3, [r3, #0]
 80017ee:	b29b      	uxth	r3, r3
 80017f0:	461a      	mov	r2, r3
 80017f2:	4613      	mov	r3, r2
 80017f4:	005b      	lsls	r3, r3, #1
 80017f6:	4413      	add	r3, r2
 80017f8:	2207      	movs	r2, #7
 80017fa:	fa02 f303 	lsl.w	r3, r2, r3
 80017fe:	43da      	mvns	r2, r3
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	681b      	ldr	r3, [r3, #0]
 8001804:	400a      	ands	r2, r1
 8001806:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	681b      	ldr	r3, [r3, #0]
 800180c:	6919      	ldr	r1, [r3, #16]
 800180e:	683b      	ldr	r3, [r7, #0]
 8001810:	689a      	ldr	r2, [r3, #8]
 8001812:	683b      	ldr	r3, [r7, #0]
 8001814:	681b      	ldr	r3, [r3, #0]
 8001816:	b29b      	uxth	r3, r3
 8001818:	4618      	mov	r0, r3
 800181a:	4603      	mov	r3, r0
 800181c:	005b      	lsls	r3, r3, #1
 800181e:	4403      	add	r3, r0
 8001820:	409a      	lsls	r2, r3
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	681b      	ldr	r3, [r3, #0]
 8001826:	430a      	orrs	r2, r1
 8001828:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800182a:	683b      	ldr	r3, [r7, #0]
 800182c:	685b      	ldr	r3, [r3, #4]
 800182e:	2b06      	cmp	r3, #6
 8001830:	d824      	bhi.n	800187c <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	681b      	ldr	r3, [r3, #0]
 8001836:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8001838:	683b      	ldr	r3, [r7, #0]
 800183a:	685a      	ldr	r2, [r3, #4]
 800183c:	4613      	mov	r3, r2
 800183e:	009b      	lsls	r3, r3, #2
 8001840:	4413      	add	r3, r2
 8001842:	3b05      	subs	r3, #5
 8001844:	221f      	movs	r2, #31
 8001846:	fa02 f303 	lsl.w	r3, r2, r3
 800184a:	43da      	mvns	r2, r3
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	681b      	ldr	r3, [r3, #0]
 8001850:	400a      	ands	r2, r1
 8001852:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	681b      	ldr	r3, [r3, #0]
 8001858:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800185a:	683b      	ldr	r3, [r7, #0]
 800185c:	681b      	ldr	r3, [r3, #0]
 800185e:	b29b      	uxth	r3, r3
 8001860:	4618      	mov	r0, r3
 8001862:	683b      	ldr	r3, [r7, #0]
 8001864:	685a      	ldr	r2, [r3, #4]
 8001866:	4613      	mov	r3, r2
 8001868:	009b      	lsls	r3, r3, #2
 800186a:	4413      	add	r3, r2
 800186c:	3b05      	subs	r3, #5
 800186e:	fa00 f203 	lsl.w	r2, r0, r3
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	681b      	ldr	r3, [r3, #0]
 8001876:	430a      	orrs	r2, r1
 8001878:	635a      	str	r2, [r3, #52]	@ 0x34
 800187a:	e04c      	b.n	8001916 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 800187c:	683b      	ldr	r3, [r7, #0]
 800187e:	685b      	ldr	r3, [r3, #4]
 8001880:	2b0c      	cmp	r3, #12
 8001882:	d824      	bhi.n	80018ce <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	681b      	ldr	r3, [r3, #0]
 8001888:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800188a:	683b      	ldr	r3, [r7, #0]
 800188c:	685a      	ldr	r2, [r3, #4]
 800188e:	4613      	mov	r3, r2
 8001890:	009b      	lsls	r3, r3, #2
 8001892:	4413      	add	r3, r2
 8001894:	3b23      	subs	r3, #35	@ 0x23
 8001896:	221f      	movs	r2, #31
 8001898:	fa02 f303 	lsl.w	r3, r2, r3
 800189c:	43da      	mvns	r2, r3
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	681b      	ldr	r3, [r3, #0]
 80018a2:	400a      	ands	r2, r1
 80018a4:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	681b      	ldr	r3, [r3, #0]
 80018aa:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80018ac:	683b      	ldr	r3, [r7, #0]
 80018ae:	681b      	ldr	r3, [r3, #0]
 80018b0:	b29b      	uxth	r3, r3
 80018b2:	4618      	mov	r0, r3
 80018b4:	683b      	ldr	r3, [r7, #0]
 80018b6:	685a      	ldr	r2, [r3, #4]
 80018b8:	4613      	mov	r3, r2
 80018ba:	009b      	lsls	r3, r3, #2
 80018bc:	4413      	add	r3, r2
 80018be:	3b23      	subs	r3, #35	@ 0x23
 80018c0:	fa00 f203 	lsl.w	r2, r0, r3
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	681b      	ldr	r3, [r3, #0]
 80018c8:	430a      	orrs	r2, r1
 80018ca:	631a      	str	r2, [r3, #48]	@ 0x30
 80018cc:	e023      	b.n	8001916 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	681b      	ldr	r3, [r3, #0]
 80018d2:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80018d4:	683b      	ldr	r3, [r7, #0]
 80018d6:	685a      	ldr	r2, [r3, #4]
 80018d8:	4613      	mov	r3, r2
 80018da:	009b      	lsls	r3, r3, #2
 80018dc:	4413      	add	r3, r2
 80018de:	3b41      	subs	r3, #65	@ 0x41
 80018e0:	221f      	movs	r2, #31
 80018e2:	fa02 f303 	lsl.w	r3, r2, r3
 80018e6:	43da      	mvns	r2, r3
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	681b      	ldr	r3, [r3, #0]
 80018ec:	400a      	ands	r2, r1
 80018ee:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80018f6:	683b      	ldr	r3, [r7, #0]
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	b29b      	uxth	r3, r3
 80018fc:	4618      	mov	r0, r3
 80018fe:	683b      	ldr	r3, [r7, #0]
 8001900:	685a      	ldr	r2, [r3, #4]
 8001902:	4613      	mov	r3, r2
 8001904:	009b      	lsls	r3, r3, #2
 8001906:	4413      	add	r3, r2
 8001908:	3b41      	subs	r3, #65	@ 0x41
 800190a:	fa00 f203 	lsl.w	r2, r0, r3
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	681b      	ldr	r3, [r3, #0]
 8001912:	430a      	orrs	r2, r1
 8001914:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001916:	4b22      	ldr	r3, [pc, #136]	@ (80019a0 <HAL_ADC_ConfigChannel+0x234>)
 8001918:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	681b      	ldr	r3, [r3, #0]
 800191e:	4a21      	ldr	r2, [pc, #132]	@ (80019a4 <HAL_ADC_ConfigChannel+0x238>)
 8001920:	4293      	cmp	r3, r2
 8001922:	d109      	bne.n	8001938 <HAL_ADC_ConfigChannel+0x1cc>
 8001924:	683b      	ldr	r3, [r7, #0]
 8001926:	681b      	ldr	r3, [r3, #0]
 8001928:	2b12      	cmp	r3, #18
 800192a:	d105      	bne.n	8001938 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 800192c:	68fb      	ldr	r3, [r7, #12]
 800192e:	685b      	ldr	r3, [r3, #4]
 8001930:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8001934:	68fb      	ldr	r3, [r7, #12]
 8001936:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	681b      	ldr	r3, [r3, #0]
 800193c:	4a19      	ldr	r2, [pc, #100]	@ (80019a4 <HAL_ADC_ConfigChannel+0x238>)
 800193e:	4293      	cmp	r3, r2
 8001940:	d123      	bne.n	800198a <HAL_ADC_ConfigChannel+0x21e>
 8001942:	683b      	ldr	r3, [r7, #0]
 8001944:	681b      	ldr	r3, [r3, #0]
 8001946:	2b10      	cmp	r3, #16
 8001948:	d003      	beq.n	8001952 <HAL_ADC_ConfigChannel+0x1e6>
 800194a:	683b      	ldr	r3, [r7, #0]
 800194c:	681b      	ldr	r3, [r3, #0]
 800194e:	2b11      	cmp	r3, #17
 8001950:	d11b      	bne.n	800198a <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8001952:	68fb      	ldr	r3, [r7, #12]
 8001954:	685b      	ldr	r3, [r3, #4]
 8001956:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 800195a:	68fb      	ldr	r3, [r7, #12]
 800195c:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800195e:	683b      	ldr	r3, [r7, #0]
 8001960:	681b      	ldr	r3, [r3, #0]
 8001962:	2b10      	cmp	r3, #16
 8001964:	d111      	bne.n	800198a <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001966:	4b10      	ldr	r3, [pc, #64]	@ (80019a8 <HAL_ADC_ConfigChannel+0x23c>)
 8001968:	681b      	ldr	r3, [r3, #0]
 800196a:	4a10      	ldr	r2, [pc, #64]	@ (80019ac <HAL_ADC_ConfigChannel+0x240>)
 800196c:	fba2 2303 	umull	r2, r3, r2, r3
 8001970:	0c9a      	lsrs	r2, r3, #18
 8001972:	4613      	mov	r3, r2
 8001974:	009b      	lsls	r3, r3, #2
 8001976:	4413      	add	r3, r2
 8001978:	005b      	lsls	r3, r3, #1
 800197a:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 800197c:	e002      	b.n	8001984 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 800197e:	68bb      	ldr	r3, [r7, #8]
 8001980:	3b01      	subs	r3, #1
 8001982:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8001984:	68bb      	ldr	r3, [r7, #8]
 8001986:	2b00      	cmp	r3, #0
 8001988:	d1f9      	bne.n	800197e <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	2200      	movs	r2, #0
 800198e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8001992:	2300      	movs	r3, #0
}
 8001994:	4618      	mov	r0, r3
 8001996:	3714      	adds	r7, #20
 8001998:	46bd      	mov	sp, r7
 800199a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800199e:	4770      	bx	lr
 80019a0:	40012300 	.word	0x40012300
 80019a4:	40012000 	.word	0x40012000
 80019a8:	20000000 	.word	0x20000000
 80019ac:	431bde83 	.word	0x431bde83

080019b0 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 80019b0:	b480      	push	{r7}
 80019b2:	b085      	sub	sp, #20
 80019b4:	af00      	add	r7, sp, #0
 80019b6:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80019b8:	4b79      	ldr	r3, [pc, #484]	@ (8001ba0 <ADC_Init+0x1f0>)
 80019ba:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80019bc:	68fb      	ldr	r3, [r7, #12]
 80019be:	685b      	ldr	r3, [r3, #4]
 80019c0:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80019c4:	68fb      	ldr	r3, [r7, #12]
 80019c6:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80019c8:	68fb      	ldr	r3, [r7, #12]
 80019ca:	685a      	ldr	r2, [r3, #4]
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	685b      	ldr	r3, [r3, #4]
 80019d0:	431a      	orrs	r2, r3
 80019d2:	68fb      	ldr	r3, [r7, #12]
 80019d4:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	681b      	ldr	r3, [r3, #0]
 80019da:	685a      	ldr	r2, [r3, #4]
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80019e4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	681b      	ldr	r3, [r3, #0]
 80019ea:	6859      	ldr	r1, [r3, #4]
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	691b      	ldr	r3, [r3, #16]
 80019f0:	021a      	lsls	r2, r3, #8
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	681b      	ldr	r3, [r3, #0]
 80019f6:	430a      	orrs	r2, r1
 80019f8:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	681b      	ldr	r3, [r3, #0]
 80019fe:	685a      	ldr	r2, [r3, #4]
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	681b      	ldr	r3, [r3, #0]
 8001a04:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8001a08:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	681b      	ldr	r3, [r3, #0]
 8001a0e:	6859      	ldr	r1, [r3, #4]
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	689a      	ldr	r2, [r3, #8]
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	430a      	orrs	r2, r1
 8001a1a:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	681b      	ldr	r3, [r3, #0]
 8001a20:	689a      	ldr	r2, [r3, #8]
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	681b      	ldr	r3, [r3, #0]
 8001a26:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001a2a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	681b      	ldr	r3, [r3, #0]
 8001a30:	6899      	ldr	r1, [r3, #8]
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	68da      	ldr	r2, [r3, #12]
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	681b      	ldr	r3, [r3, #0]
 8001a3a:	430a      	orrs	r2, r1
 8001a3c:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001a42:	4a58      	ldr	r2, [pc, #352]	@ (8001ba4 <ADC_Init+0x1f4>)
 8001a44:	4293      	cmp	r3, r2
 8001a46:	d022      	beq.n	8001a8e <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	681b      	ldr	r3, [r3, #0]
 8001a4c:	689a      	ldr	r2, [r3, #8]
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	681b      	ldr	r3, [r3, #0]
 8001a52:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8001a56:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	6899      	ldr	r1, [r3, #8]
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	681b      	ldr	r3, [r3, #0]
 8001a66:	430a      	orrs	r2, r1
 8001a68:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	681b      	ldr	r3, [r3, #0]
 8001a6e:	689a      	ldr	r2, [r3, #8]
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8001a78:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	6899      	ldr	r1, [r3, #8]
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	681b      	ldr	r3, [r3, #0]
 8001a88:	430a      	orrs	r2, r1
 8001a8a:	609a      	str	r2, [r3, #8]
 8001a8c:	e00f      	b.n	8001aae <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	681b      	ldr	r3, [r3, #0]
 8001a92:	689a      	ldr	r2, [r3, #8]
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	681b      	ldr	r3, [r3, #0]
 8001a98:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8001a9c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	681b      	ldr	r3, [r3, #0]
 8001aa2:	689a      	ldr	r2, [r3, #8]
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8001aac:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	681b      	ldr	r3, [r3, #0]
 8001ab2:	689a      	ldr	r2, [r3, #8]
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	f022 0202 	bic.w	r2, r2, #2
 8001abc:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	681b      	ldr	r3, [r3, #0]
 8001ac2:	6899      	ldr	r1, [r3, #8]
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	7e1b      	ldrb	r3, [r3, #24]
 8001ac8:	005a      	lsls	r2, r3, #1
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	430a      	orrs	r2, r1
 8001ad0:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001ad8:	2b00      	cmp	r3, #0
 8001ada:	d01b      	beq.n	8001b14 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	681b      	ldr	r3, [r3, #0]
 8001ae0:	685a      	ldr	r2, [r3, #4]
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8001aea:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	685a      	ldr	r2, [r3, #4]
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	681b      	ldr	r3, [r3, #0]
 8001af6:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8001afa:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	6859      	ldr	r1, [r3, #4]
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b06:	3b01      	subs	r3, #1
 8001b08:	035a      	lsls	r2, r3, #13
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	681b      	ldr	r3, [r3, #0]
 8001b0e:	430a      	orrs	r2, r1
 8001b10:	605a      	str	r2, [r3, #4]
 8001b12:	e007      	b.n	8001b24 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	685a      	ldr	r2, [r3, #4]
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	681b      	ldr	r3, [r3, #0]
 8001b1e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001b22:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	681b      	ldr	r3, [r3, #0]
 8001b28:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	681b      	ldr	r3, [r3, #0]
 8001b2e:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8001b32:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	681b      	ldr	r3, [r3, #0]
 8001b38:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	69db      	ldr	r3, [r3, #28]
 8001b3e:	3b01      	subs	r3, #1
 8001b40:	051a      	lsls	r2, r3, #20
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	681b      	ldr	r3, [r3, #0]
 8001b46:	430a      	orrs	r2, r1
 8001b48:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	689a      	ldr	r2, [r3, #8]
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8001b58:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	681b      	ldr	r3, [r3, #0]
 8001b5e:	6899      	ldr	r1, [r3, #8]
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8001b66:	025a      	lsls	r2, r3, #9
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	430a      	orrs	r2, r1
 8001b6e:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	689a      	ldr	r2, [r3, #8]
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	681b      	ldr	r3, [r3, #0]
 8001b7a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001b7e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	6899      	ldr	r1, [r3, #8]
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	695b      	ldr	r3, [r3, #20]
 8001b8a:	029a      	lsls	r2, r3, #10
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	430a      	orrs	r2, r1
 8001b92:	609a      	str	r2, [r3, #8]
}
 8001b94:	bf00      	nop
 8001b96:	3714      	adds	r7, #20
 8001b98:	46bd      	mov	sp, r7
 8001b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b9e:	4770      	bx	lr
 8001ba0:	40012300 	.word	0x40012300
 8001ba4:	0f000001 	.word	0x0f000001

08001ba8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ba8:	b480      	push	{r7}
 8001baa:	b085      	sub	sp, #20
 8001bac:	af00      	add	r7, sp, #0
 8001bae:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	f003 0307 	and.w	r3, r3, #7
 8001bb6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001bb8:	4b0c      	ldr	r3, [pc, #48]	@ (8001bec <__NVIC_SetPriorityGrouping+0x44>)
 8001bba:	68db      	ldr	r3, [r3, #12]
 8001bbc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001bbe:	68ba      	ldr	r2, [r7, #8]
 8001bc0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001bc4:	4013      	ands	r3, r2
 8001bc6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001bc8:	68fb      	ldr	r3, [r7, #12]
 8001bca:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001bcc:	68bb      	ldr	r3, [r7, #8]
 8001bce:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001bd0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001bd4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001bd8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001bda:	4a04      	ldr	r2, [pc, #16]	@ (8001bec <__NVIC_SetPriorityGrouping+0x44>)
 8001bdc:	68bb      	ldr	r3, [r7, #8]
 8001bde:	60d3      	str	r3, [r2, #12]
}
 8001be0:	bf00      	nop
 8001be2:	3714      	adds	r7, #20
 8001be4:	46bd      	mov	sp, r7
 8001be6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bea:	4770      	bx	lr
 8001bec:	e000ed00 	.word	0xe000ed00

08001bf0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001bf0:	b480      	push	{r7}
 8001bf2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001bf4:	4b04      	ldr	r3, [pc, #16]	@ (8001c08 <__NVIC_GetPriorityGrouping+0x18>)
 8001bf6:	68db      	ldr	r3, [r3, #12]
 8001bf8:	0a1b      	lsrs	r3, r3, #8
 8001bfa:	f003 0307 	and.w	r3, r3, #7
}
 8001bfe:	4618      	mov	r0, r3
 8001c00:	46bd      	mov	sp, r7
 8001c02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c06:	4770      	bx	lr
 8001c08:	e000ed00 	.word	0xe000ed00

08001c0c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001c0c:	b480      	push	{r7}
 8001c0e:	b083      	sub	sp, #12
 8001c10:	af00      	add	r7, sp, #0
 8001c12:	4603      	mov	r3, r0
 8001c14:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001c16:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c1a:	2b00      	cmp	r3, #0
 8001c1c:	db0b      	blt.n	8001c36 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001c1e:	79fb      	ldrb	r3, [r7, #7]
 8001c20:	f003 021f 	and.w	r2, r3, #31
 8001c24:	4907      	ldr	r1, [pc, #28]	@ (8001c44 <__NVIC_EnableIRQ+0x38>)
 8001c26:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c2a:	095b      	lsrs	r3, r3, #5
 8001c2c:	2001      	movs	r0, #1
 8001c2e:	fa00 f202 	lsl.w	r2, r0, r2
 8001c32:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001c36:	bf00      	nop
 8001c38:	370c      	adds	r7, #12
 8001c3a:	46bd      	mov	sp, r7
 8001c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c40:	4770      	bx	lr
 8001c42:	bf00      	nop
 8001c44:	e000e100 	.word	0xe000e100

08001c48 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001c48:	b480      	push	{r7}
 8001c4a:	b083      	sub	sp, #12
 8001c4c:	af00      	add	r7, sp, #0
 8001c4e:	4603      	mov	r3, r0
 8001c50:	6039      	str	r1, [r7, #0]
 8001c52:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001c54:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c58:	2b00      	cmp	r3, #0
 8001c5a:	db0a      	blt.n	8001c72 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c5c:	683b      	ldr	r3, [r7, #0]
 8001c5e:	b2da      	uxtb	r2, r3
 8001c60:	490c      	ldr	r1, [pc, #48]	@ (8001c94 <__NVIC_SetPriority+0x4c>)
 8001c62:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c66:	0112      	lsls	r2, r2, #4
 8001c68:	b2d2      	uxtb	r2, r2
 8001c6a:	440b      	add	r3, r1
 8001c6c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001c70:	e00a      	b.n	8001c88 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c72:	683b      	ldr	r3, [r7, #0]
 8001c74:	b2da      	uxtb	r2, r3
 8001c76:	4908      	ldr	r1, [pc, #32]	@ (8001c98 <__NVIC_SetPriority+0x50>)
 8001c78:	79fb      	ldrb	r3, [r7, #7]
 8001c7a:	f003 030f 	and.w	r3, r3, #15
 8001c7e:	3b04      	subs	r3, #4
 8001c80:	0112      	lsls	r2, r2, #4
 8001c82:	b2d2      	uxtb	r2, r2
 8001c84:	440b      	add	r3, r1
 8001c86:	761a      	strb	r2, [r3, #24]
}
 8001c88:	bf00      	nop
 8001c8a:	370c      	adds	r7, #12
 8001c8c:	46bd      	mov	sp, r7
 8001c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c92:	4770      	bx	lr
 8001c94:	e000e100 	.word	0xe000e100
 8001c98:	e000ed00 	.word	0xe000ed00

08001c9c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001c9c:	b480      	push	{r7}
 8001c9e:	b089      	sub	sp, #36	@ 0x24
 8001ca0:	af00      	add	r7, sp, #0
 8001ca2:	60f8      	str	r0, [r7, #12]
 8001ca4:	60b9      	str	r1, [r7, #8]
 8001ca6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001ca8:	68fb      	ldr	r3, [r7, #12]
 8001caa:	f003 0307 	and.w	r3, r3, #7
 8001cae:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001cb0:	69fb      	ldr	r3, [r7, #28]
 8001cb2:	f1c3 0307 	rsb	r3, r3, #7
 8001cb6:	2b04      	cmp	r3, #4
 8001cb8:	bf28      	it	cs
 8001cba:	2304      	movcs	r3, #4
 8001cbc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001cbe:	69fb      	ldr	r3, [r7, #28]
 8001cc0:	3304      	adds	r3, #4
 8001cc2:	2b06      	cmp	r3, #6
 8001cc4:	d902      	bls.n	8001ccc <NVIC_EncodePriority+0x30>
 8001cc6:	69fb      	ldr	r3, [r7, #28]
 8001cc8:	3b03      	subs	r3, #3
 8001cca:	e000      	b.n	8001cce <NVIC_EncodePriority+0x32>
 8001ccc:	2300      	movs	r3, #0
 8001cce:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001cd0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001cd4:	69bb      	ldr	r3, [r7, #24]
 8001cd6:	fa02 f303 	lsl.w	r3, r2, r3
 8001cda:	43da      	mvns	r2, r3
 8001cdc:	68bb      	ldr	r3, [r7, #8]
 8001cde:	401a      	ands	r2, r3
 8001ce0:	697b      	ldr	r3, [r7, #20]
 8001ce2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001ce4:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001ce8:	697b      	ldr	r3, [r7, #20]
 8001cea:	fa01 f303 	lsl.w	r3, r1, r3
 8001cee:	43d9      	mvns	r1, r3
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001cf4:	4313      	orrs	r3, r2
         );
}
 8001cf6:	4618      	mov	r0, r3
 8001cf8:	3724      	adds	r7, #36	@ 0x24
 8001cfa:	46bd      	mov	sp, r7
 8001cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d00:	4770      	bx	lr
	...

08001d04 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001d04:	b580      	push	{r7, lr}
 8001d06:	b082      	sub	sp, #8
 8001d08:	af00      	add	r7, sp, #0
 8001d0a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	3b01      	subs	r3, #1
 8001d10:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001d14:	d301      	bcc.n	8001d1a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001d16:	2301      	movs	r3, #1
 8001d18:	e00f      	b.n	8001d3a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001d1a:	4a0a      	ldr	r2, [pc, #40]	@ (8001d44 <SysTick_Config+0x40>)
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	3b01      	subs	r3, #1
 8001d20:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001d22:	210f      	movs	r1, #15
 8001d24:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001d28:	f7ff ff8e 	bl	8001c48 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001d2c:	4b05      	ldr	r3, [pc, #20]	@ (8001d44 <SysTick_Config+0x40>)
 8001d2e:	2200      	movs	r2, #0
 8001d30:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001d32:	4b04      	ldr	r3, [pc, #16]	@ (8001d44 <SysTick_Config+0x40>)
 8001d34:	2207      	movs	r2, #7
 8001d36:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001d38:	2300      	movs	r3, #0
}
 8001d3a:	4618      	mov	r0, r3
 8001d3c:	3708      	adds	r7, #8
 8001d3e:	46bd      	mov	sp, r7
 8001d40:	bd80      	pop	{r7, pc}
 8001d42:	bf00      	nop
 8001d44:	e000e010 	.word	0xe000e010

08001d48 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001d48:	b580      	push	{r7, lr}
 8001d4a:	b082      	sub	sp, #8
 8001d4c:	af00      	add	r7, sp, #0
 8001d4e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001d50:	6878      	ldr	r0, [r7, #4]
 8001d52:	f7ff ff29 	bl	8001ba8 <__NVIC_SetPriorityGrouping>
}
 8001d56:	bf00      	nop
 8001d58:	3708      	adds	r7, #8
 8001d5a:	46bd      	mov	sp, r7
 8001d5c:	bd80      	pop	{r7, pc}

08001d5e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001d5e:	b580      	push	{r7, lr}
 8001d60:	b086      	sub	sp, #24
 8001d62:	af00      	add	r7, sp, #0
 8001d64:	4603      	mov	r3, r0
 8001d66:	60b9      	str	r1, [r7, #8]
 8001d68:	607a      	str	r2, [r7, #4]
 8001d6a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001d6c:	2300      	movs	r3, #0
 8001d6e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001d70:	f7ff ff3e 	bl	8001bf0 <__NVIC_GetPriorityGrouping>
 8001d74:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001d76:	687a      	ldr	r2, [r7, #4]
 8001d78:	68b9      	ldr	r1, [r7, #8]
 8001d7a:	6978      	ldr	r0, [r7, #20]
 8001d7c:	f7ff ff8e 	bl	8001c9c <NVIC_EncodePriority>
 8001d80:	4602      	mov	r2, r0
 8001d82:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001d86:	4611      	mov	r1, r2
 8001d88:	4618      	mov	r0, r3
 8001d8a:	f7ff ff5d 	bl	8001c48 <__NVIC_SetPriority>
}
 8001d8e:	bf00      	nop
 8001d90:	3718      	adds	r7, #24
 8001d92:	46bd      	mov	sp, r7
 8001d94:	bd80      	pop	{r7, pc}

08001d96 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001d96:	b580      	push	{r7, lr}
 8001d98:	b082      	sub	sp, #8
 8001d9a:	af00      	add	r7, sp, #0
 8001d9c:	4603      	mov	r3, r0
 8001d9e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001da0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001da4:	4618      	mov	r0, r3
 8001da6:	f7ff ff31 	bl	8001c0c <__NVIC_EnableIRQ>
}
 8001daa:	bf00      	nop
 8001dac:	3708      	adds	r7, #8
 8001dae:	46bd      	mov	sp, r7
 8001db0:	bd80      	pop	{r7, pc}

08001db2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001db2:	b580      	push	{r7, lr}
 8001db4:	b082      	sub	sp, #8
 8001db6:	af00      	add	r7, sp, #0
 8001db8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001dba:	6878      	ldr	r0, [r7, #4]
 8001dbc:	f7ff ffa2 	bl	8001d04 <SysTick_Config>
 8001dc0:	4603      	mov	r3, r0
}
 8001dc2:	4618      	mov	r0, r3
 8001dc4:	3708      	adds	r7, #8
 8001dc6:	46bd      	mov	sp, r7
 8001dc8:	bd80      	pop	{r7, pc}

08001dca <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001dca:	b580      	push	{r7, lr}
 8001dcc:	b084      	sub	sp, #16
 8001dce:	af00      	add	r7, sp, #0
 8001dd0:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001dd6:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8001dd8:	f7ff fad4 	bl	8001384 <HAL_GetTick>
 8001ddc:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001de4:	b2db      	uxtb	r3, r3
 8001de6:	2b02      	cmp	r3, #2
 8001de8:	d008      	beq.n	8001dfc <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	2280      	movs	r2, #128	@ 0x80
 8001dee:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	2200      	movs	r2, #0
 8001df4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8001df8:	2301      	movs	r3, #1
 8001dfa:	e052      	b.n	8001ea2 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	681a      	ldr	r2, [r3, #0]
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	f022 0216 	bic.w	r2, r2, #22
 8001e0a:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	695a      	ldr	r2, [r3, #20]
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	681b      	ldr	r3, [r3, #0]
 8001e16:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001e1a:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e20:	2b00      	cmp	r3, #0
 8001e22:	d103      	bne.n	8001e2c <HAL_DMA_Abort+0x62>
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001e28:	2b00      	cmp	r3, #0
 8001e2a:	d007      	beq.n	8001e3c <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	681a      	ldr	r2, [r3, #0]
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	681b      	ldr	r3, [r3, #0]
 8001e36:	f022 0208 	bic.w	r2, r2, #8
 8001e3a:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	681a      	ldr	r2, [r3, #0]
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	681b      	ldr	r3, [r3, #0]
 8001e46:	f022 0201 	bic.w	r2, r2, #1
 8001e4a:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001e4c:	e013      	b.n	8001e76 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001e4e:	f7ff fa99 	bl	8001384 <HAL_GetTick>
 8001e52:	4602      	mov	r2, r0
 8001e54:	68bb      	ldr	r3, [r7, #8]
 8001e56:	1ad3      	subs	r3, r2, r3
 8001e58:	2b05      	cmp	r3, #5
 8001e5a:	d90c      	bls.n	8001e76 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	2220      	movs	r2, #32
 8001e60:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	2203      	movs	r2, #3
 8001e66:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	2200      	movs	r2, #0
 8001e6e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8001e72:	2303      	movs	r3, #3
 8001e74:	e015      	b.n	8001ea2 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	f003 0301 	and.w	r3, r3, #1
 8001e80:	2b00      	cmp	r3, #0
 8001e82:	d1e4      	bne.n	8001e4e <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001e88:	223f      	movs	r2, #63	@ 0x3f
 8001e8a:	409a      	lsls	r2, r3
 8001e8c:	68fb      	ldr	r3, [r7, #12]
 8001e8e:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	2201      	movs	r2, #1
 8001e94:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	2200      	movs	r2, #0
 8001e9c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8001ea0:	2300      	movs	r3, #0
}
 8001ea2:	4618      	mov	r0, r3
 8001ea4:	3710      	adds	r7, #16
 8001ea6:	46bd      	mov	sp, r7
 8001ea8:	bd80      	pop	{r7, pc}

08001eaa <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001eaa:	b480      	push	{r7}
 8001eac:	b083      	sub	sp, #12
 8001eae:	af00      	add	r7, sp, #0
 8001eb0:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001eb8:	b2db      	uxtb	r3, r3
 8001eba:	2b02      	cmp	r3, #2
 8001ebc:	d004      	beq.n	8001ec8 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	2280      	movs	r2, #128	@ 0x80
 8001ec2:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8001ec4:	2301      	movs	r3, #1
 8001ec6:	e00c      	b.n	8001ee2 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	2205      	movs	r2, #5
 8001ecc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	681a      	ldr	r2, [r3, #0]
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	f022 0201 	bic.w	r2, r2, #1
 8001ede:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8001ee0:	2300      	movs	r3, #0
}
 8001ee2:	4618      	mov	r0, r3
 8001ee4:	370c      	adds	r7, #12
 8001ee6:	46bd      	mov	sp, r7
 8001ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eec:	4770      	bx	lr
	...

08001ef0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001ef0:	b480      	push	{r7}
 8001ef2:	b089      	sub	sp, #36	@ 0x24
 8001ef4:	af00      	add	r7, sp, #0
 8001ef6:	6078      	str	r0, [r7, #4]
 8001ef8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001efa:	2300      	movs	r3, #0
 8001efc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001efe:	2300      	movs	r3, #0
 8001f00:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001f02:	2300      	movs	r3, #0
 8001f04:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001f06:	2300      	movs	r3, #0
 8001f08:	61fb      	str	r3, [r7, #28]
 8001f0a:	e159      	b.n	80021c0 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001f0c:	2201      	movs	r2, #1
 8001f0e:	69fb      	ldr	r3, [r7, #28]
 8001f10:	fa02 f303 	lsl.w	r3, r2, r3
 8001f14:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001f16:	683b      	ldr	r3, [r7, #0]
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	697a      	ldr	r2, [r7, #20]
 8001f1c:	4013      	ands	r3, r2
 8001f1e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001f20:	693a      	ldr	r2, [r7, #16]
 8001f22:	697b      	ldr	r3, [r7, #20]
 8001f24:	429a      	cmp	r2, r3
 8001f26:	f040 8148 	bne.w	80021ba <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001f2a:	683b      	ldr	r3, [r7, #0]
 8001f2c:	685b      	ldr	r3, [r3, #4]
 8001f2e:	f003 0303 	and.w	r3, r3, #3
 8001f32:	2b01      	cmp	r3, #1
 8001f34:	d005      	beq.n	8001f42 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001f36:	683b      	ldr	r3, [r7, #0]
 8001f38:	685b      	ldr	r3, [r3, #4]
 8001f3a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001f3e:	2b02      	cmp	r3, #2
 8001f40:	d130      	bne.n	8001fa4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	689b      	ldr	r3, [r3, #8]
 8001f46:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001f48:	69fb      	ldr	r3, [r7, #28]
 8001f4a:	005b      	lsls	r3, r3, #1
 8001f4c:	2203      	movs	r2, #3
 8001f4e:	fa02 f303 	lsl.w	r3, r2, r3
 8001f52:	43db      	mvns	r3, r3
 8001f54:	69ba      	ldr	r2, [r7, #24]
 8001f56:	4013      	ands	r3, r2
 8001f58:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001f5a:	683b      	ldr	r3, [r7, #0]
 8001f5c:	68da      	ldr	r2, [r3, #12]
 8001f5e:	69fb      	ldr	r3, [r7, #28]
 8001f60:	005b      	lsls	r3, r3, #1
 8001f62:	fa02 f303 	lsl.w	r3, r2, r3
 8001f66:	69ba      	ldr	r2, [r7, #24]
 8001f68:	4313      	orrs	r3, r2
 8001f6a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	69ba      	ldr	r2, [r7, #24]
 8001f70:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	685b      	ldr	r3, [r3, #4]
 8001f76:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001f78:	2201      	movs	r2, #1
 8001f7a:	69fb      	ldr	r3, [r7, #28]
 8001f7c:	fa02 f303 	lsl.w	r3, r2, r3
 8001f80:	43db      	mvns	r3, r3
 8001f82:	69ba      	ldr	r2, [r7, #24]
 8001f84:	4013      	ands	r3, r2
 8001f86:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001f88:	683b      	ldr	r3, [r7, #0]
 8001f8a:	685b      	ldr	r3, [r3, #4]
 8001f8c:	091b      	lsrs	r3, r3, #4
 8001f8e:	f003 0201 	and.w	r2, r3, #1
 8001f92:	69fb      	ldr	r3, [r7, #28]
 8001f94:	fa02 f303 	lsl.w	r3, r2, r3
 8001f98:	69ba      	ldr	r2, [r7, #24]
 8001f9a:	4313      	orrs	r3, r2
 8001f9c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	69ba      	ldr	r2, [r7, #24]
 8001fa2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001fa4:	683b      	ldr	r3, [r7, #0]
 8001fa6:	685b      	ldr	r3, [r3, #4]
 8001fa8:	f003 0303 	and.w	r3, r3, #3
 8001fac:	2b03      	cmp	r3, #3
 8001fae:	d017      	beq.n	8001fe0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	68db      	ldr	r3, [r3, #12]
 8001fb4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001fb6:	69fb      	ldr	r3, [r7, #28]
 8001fb8:	005b      	lsls	r3, r3, #1
 8001fba:	2203      	movs	r2, #3
 8001fbc:	fa02 f303 	lsl.w	r3, r2, r3
 8001fc0:	43db      	mvns	r3, r3
 8001fc2:	69ba      	ldr	r2, [r7, #24]
 8001fc4:	4013      	ands	r3, r2
 8001fc6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001fc8:	683b      	ldr	r3, [r7, #0]
 8001fca:	689a      	ldr	r2, [r3, #8]
 8001fcc:	69fb      	ldr	r3, [r7, #28]
 8001fce:	005b      	lsls	r3, r3, #1
 8001fd0:	fa02 f303 	lsl.w	r3, r2, r3
 8001fd4:	69ba      	ldr	r2, [r7, #24]
 8001fd6:	4313      	orrs	r3, r2
 8001fd8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	69ba      	ldr	r2, [r7, #24]
 8001fde:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001fe0:	683b      	ldr	r3, [r7, #0]
 8001fe2:	685b      	ldr	r3, [r3, #4]
 8001fe4:	f003 0303 	and.w	r3, r3, #3
 8001fe8:	2b02      	cmp	r3, #2
 8001fea:	d123      	bne.n	8002034 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001fec:	69fb      	ldr	r3, [r7, #28]
 8001fee:	08da      	lsrs	r2, r3, #3
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	3208      	adds	r2, #8
 8001ff4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001ff8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001ffa:	69fb      	ldr	r3, [r7, #28]
 8001ffc:	f003 0307 	and.w	r3, r3, #7
 8002000:	009b      	lsls	r3, r3, #2
 8002002:	220f      	movs	r2, #15
 8002004:	fa02 f303 	lsl.w	r3, r2, r3
 8002008:	43db      	mvns	r3, r3
 800200a:	69ba      	ldr	r2, [r7, #24]
 800200c:	4013      	ands	r3, r2
 800200e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002010:	683b      	ldr	r3, [r7, #0]
 8002012:	691a      	ldr	r2, [r3, #16]
 8002014:	69fb      	ldr	r3, [r7, #28]
 8002016:	f003 0307 	and.w	r3, r3, #7
 800201a:	009b      	lsls	r3, r3, #2
 800201c:	fa02 f303 	lsl.w	r3, r2, r3
 8002020:	69ba      	ldr	r2, [r7, #24]
 8002022:	4313      	orrs	r3, r2
 8002024:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002026:	69fb      	ldr	r3, [r7, #28]
 8002028:	08da      	lsrs	r2, r3, #3
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	3208      	adds	r2, #8
 800202e:	69b9      	ldr	r1, [r7, #24]
 8002030:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800203a:	69fb      	ldr	r3, [r7, #28]
 800203c:	005b      	lsls	r3, r3, #1
 800203e:	2203      	movs	r2, #3
 8002040:	fa02 f303 	lsl.w	r3, r2, r3
 8002044:	43db      	mvns	r3, r3
 8002046:	69ba      	ldr	r2, [r7, #24]
 8002048:	4013      	ands	r3, r2
 800204a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800204c:	683b      	ldr	r3, [r7, #0]
 800204e:	685b      	ldr	r3, [r3, #4]
 8002050:	f003 0203 	and.w	r2, r3, #3
 8002054:	69fb      	ldr	r3, [r7, #28]
 8002056:	005b      	lsls	r3, r3, #1
 8002058:	fa02 f303 	lsl.w	r3, r2, r3
 800205c:	69ba      	ldr	r2, [r7, #24]
 800205e:	4313      	orrs	r3, r2
 8002060:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	69ba      	ldr	r2, [r7, #24]
 8002066:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002068:	683b      	ldr	r3, [r7, #0]
 800206a:	685b      	ldr	r3, [r3, #4]
 800206c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002070:	2b00      	cmp	r3, #0
 8002072:	f000 80a2 	beq.w	80021ba <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002076:	2300      	movs	r3, #0
 8002078:	60fb      	str	r3, [r7, #12]
 800207a:	4b57      	ldr	r3, [pc, #348]	@ (80021d8 <HAL_GPIO_Init+0x2e8>)
 800207c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800207e:	4a56      	ldr	r2, [pc, #344]	@ (80021d8 <HAL_GPIO_Init+0x2e8>)
 8002080:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002084:	6453      	str	r3, [r2, #68]	@ 0x44
 8002086:	4b54      	ldr	r3, [pc, #336]	@ (80021d8 <HAL_GPIO_Init+0x2e8>)
 8002088:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800208a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800208e:	60fb      	str	r3, [r7, #12]
 8002090:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002092:	4a52      	ldr	r2, [pc, #328]	@ (80021dc <HAL_GPIO_Init+0x2ec>)
 8002094:	69fb      	ldr	r3, [r7, #28]
 8002096:	089b      	lsrs	r3, r3, #2
 8002098:	3302      	adds	r3, #2
 800209a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800209e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80020a0:	69fb      	ldr	r3, [r7, #28]
 80020a2:	f003 0303 	and.w	r3, r3, #3
 80020a6:	009b      	lsls	r3, r3, #2
 80020a8:	220f      	movs	r2, #15
 80020aa:	fa02 f303 	lsl.w	r3, r2, r3
 80020ae:	43db      	mvns	r3, r3
 80020b0:	69ba      	ldr	r2, [r7, #24]
 80020b2:	4013      	ands	r3, r2
 80020b4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	4a49      	ldr	r2, [pc, #292]	@ (80021e0 <HAL_GPIO_Init+0x2f0>)
 80020ba:	4293      	cmp	r3, r2
 80020bc:	d019      	beq.n	80020f2 <HAL_GPIO_Init+0x202>
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	4a48      	ldr	r2, [pc, #288]	@ (80021e4 <HAL_GPIO_Init+0x2f4>)
 80020c2:	4293      	cmp	r3, r2
 80020c4:	d013      	beq.n	80020ee <HAL_GPIO_Init+0x1fe>
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	4a47      	ldr	r2, [pc, #284]	@ (80021e8 <HAL_GPIO_Init+0x2f8>)
 80020ca:	4293      	cmp	r3, r2
 80020cc:	d00d      	beq.n	80020ea <HAL_GPIO_Init+0x1fa>
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	4a46      	ldr	r2, [pc, #280]	@ (80021ec <HAL_GPIO_Init+0x2fc>)
 80020d2:	4293      	cmp	r3, r2
 80020d4:	d007      	beq.n	80020e6 <HAL_GPIO_Init+0x1f6>
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	4a45      	ldr	r2, [pc, #276]	@ (80021f0 <HAL_GPIO_Init+0x300>)
 80020da:	4293      	cmp	r3, r2
 80020dc:	d101      	bne.n	80020e2 <HAL_GPIO_Init+0x1f2>
 80020de:	2304      	movs	r3, #4
 80020e0:	e008      	b.n	80020f4 <HAL_GPIO_Init+0x204>
 80020e2:	2307      	movs	r3, #7
 80020e4:	e006      	b.n	80020f4 <HAL_GPIO_Init+0x204>
 80020e6:	2303      	movs	r3, #3
 80020e8:	e004      	b.n	80020f4 <HAL_GPIO_Init+0x204>
 80020ea:	2302      	movs	r3, #2
 80020ec:	e002      	b.n	80020f4 <HAL_GPIO_Init+0x204>
 80020ee:	2301      	movs	r3, #1
 80020f0:	e000      	b.n	80020f4 <HAL_GPIO_Init+0x204>
 80020f2:	2300      	movs	r3, #0
 80020f4:	69fa      	ldr	r2, [r7, #28]
 80020f6:	f002 0203 	and.w	r2, r2, #3
 80020fa:	0092      	lsls	r2, r2, #2
 80020fc:	4093      	lsls	r3, r2
 80020fe:	69ba      	ldr	r2, [r7, #24]
 8002100:	4313      	orrs	r3, r2
 8002102:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002104:	4935      	ldr	r1, [pc, #212]	@ (80021dc <HAL_GPIO_Init+0x2ec>)
 8002106:	69fb      	ldr	r3, [r7, #28]
 8002108:	089b      	lsrs	r3, r3, #2
 800210a:	3302      	adds	r3, #2
 800210c:	69ba      	ldr	r2, [r7, #24]
 800210e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002112:	4b38      	ldr	r3, [pc, #224]	@ (80021f4 <HAL_GPIO_Init+0x304>)
 8002114:	689b      	ldr	r3, [r3, #8]
 8002116:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002118:	693b      	ldr	r3, [r7, #16]
 800211a:	43db      	mvns	r3, r3
 800211c:	69ba      	ldr	r2, [r7, #24]
 800211e:	4013      	ands	r3, r2
 8002120:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002122:	683b      	ldr	r3, [r7, #0]
 8002124:	685b      	ldr	r3, [r3, #4]
 8002126:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800212a:	2b00      	cmp	r3, #0
 800212c:	d003      	beq.n	8002136 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800212e:	69ba      	ldr	r2, [r7, #24]
 8002130:	693b      	ldr	r3, [r7, #16]
 8002132:	4313      	orrs	r3, r2
 8002134:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002136:	4a2f      	ldr	r2, [pc, #188]	@ (80021f4 <HAL_GPIO_Init+0x304>)
 8002138:	69bb      	ldr	r3, [r7, #24]
 800213a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800213c:	4b2d      	ldr	r3, [pc, #180]	@ (80021f4 <HAL_GPIO_Init+0x304>)
 800213e:	68db      	ldr	r3, [r3, #12]
 8002140:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002142:	693b      	ldr	r3, [r7, #16]
 8002144:	43db      	mvns	r3, r3
 8002146:	69ba      	ldr	r2, [r7, #24]
 8002148:	4013      	ands	r3, r2
 800214a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800214c:	683b      	ldr	r3, [r7, #0]
 800214e:	685b      	ldr	r3, [r3, #4]
 8002150:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002154:	2b00      	cmp	r3, #0
 8002156:	d003      	beq.n	8002160 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8002158:	69ba      	ldr	r2, [r7, #24]
 800215a:	693b      	ldr	r3, [r7, #16]
 800215c:	4313      	orrs	r3, r2
 800215e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002160:	4a24      	ldr	r2, [pc, #144]	@ (80021f4 <HAL_GPIO_Init+0x304>)
 8002162:	69bb      	ldr	r3, [r7, #24]
 8002164:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002166:	4b23      	ldr	r3, [pc, #140]	@ (80021f4 <HAL_GPIO_Init+0x304>)
 8002168:	685b      	ldr	r3, [r3, #4]
 800216a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800216c:	693b      	ldr	r3, [r7, #16]
 800216e:	43db      	mvns	r3, r3
 8002170:	69ba      	ldr	r2, [r7, #24]
 8002172:	4013      	ands	r3, r2
 8002174:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002176:	683b      	ldr	r3, [r7, #0]
 8002178:	685b      	ldr	r3, [r3, #4]
 800217a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800217e:	2b00      	cmp	r3, #0
 8002180:	d003      	beq.n	800218a <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8002182:	69ba      	ldr	r2, [r7, #24]
 8002184:	693b      	ldr	r3, [r7, #16]
 8002186:	4313      	orrs	r3, r2
 8002188:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800218a:	4a1a      	ldr	r2, [pc, #104]	@ (80021f4 <HAL_GPIO_Init+0x304>)
 800218c:	69bb      	ldr	r3, [r7, #24]
 800218e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002190:	4b18      	ldr	r3, [pc, #96]	@ (80021f4 <HAL_GPIO_Init+0x304>)
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002196:	693b      	ldr	r3, [r7, #16]
 8002198:	43db      	mvns	r3, r3
 800219a:	69ba      	ldr	r2, [r7, #24]
 800219c:	4013      	ands	r3, r2
 800219e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80021a0:	683b      	ldr	r3, [r7, #0]
 80021a2:	685b      	ldr	r3, [r3, #4]
 80021a4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80021a8:	2b00      	cmp	r3, #0
 80021aa:	d003      	beq.n	80021b4 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80021ac:	69ba      	ldr	r2, [r7, #24]
 80021ae:	693b      	ldr	r3, [r7, #16]
 80021b0:	4313      	orrs	r3, r2
 80021b2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80021b4:	4a0f      	ldr	r2, [pc, #60]	@ (80021f4 <HAL_GPIO_Init+0x304>)
 80021b6:	69bb      	ldr	r3, [r7, #24]
 80021b8:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80021ba:	69fb      	ldr	r3, [r7, #28]
 80021bc:	3301      	adds	r3, #1
 80021be:	61fb      	str	r3, [r7, #28]
 80021c0:	69fb      	ldr	r3, [r7, #28]
 80021c2:	2b0f      	cmp	r3, #15
 80021c4:	f67f aea2 	bls.w	8001f0c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80021c8:	bf00      	nop
 80021ca:	bf00      	nop
 80021cc:	3724      	adds	r7, #36	@ 0x24
 80021ce:	46bd      	mov	sp, r7
 80021d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021d4:	4770      	bx	lr
 80021d6:	bf00      	nop
 80021d8:	40023800 	.word	0x40023800
 80021dc:	40013800 	.word	0x40013800
 80021e0:	40020000 	.word	0x40020000
 80021e4:	40020400 	.word	0x40020400
 80021e8:	40020800 	.word	0x40020800
 80021ec:	40020c00 	.word	0x40020c00
 80021f0:	40021000 	.word	0x40021000
 80021f4:	40013c00 	.word	0x40013c00

080021f8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80021f8:	b480      	push	{r7}
 80021fa:	b085      	sub	sp, #20
 80021fc:	af00      	add	r7, sp, #0
 80021fe:	6078      	str	r0, [r7, #4]
 8002200:	460b      	mov	r3, r1
 8002202:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	691a      	ldr	r2, [r3, #16]
 8002208:	887b      	ldrh	r3, [r7, #2]
 800220a:	4013      	ands	r3, r2
 800220c:	2b00      	cmp	r3, #0
 800220e:	d002      	beq.n	8002216 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002210:	2301      	movs	r3, #1
 8002212:	73fb      	strb	r3, [r7, #15]
 8002214:	e001      	b.n	800221a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002216:	2300      	movs	r3, #0
 8002218:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800221a:	7bfb      	ldrb	r3, [r7, #15]
}
 800221c:	4618      	mov	r0, r3
 800221e:	3714      	adds	r7, #20
 8002220:	46bd      	mov	sp, r7
 8002222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002226:	4770      	bx	lr

08002228 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002228:	b480      	push	{r7}
 800222a:	b083      	sub	sp, #12
 800222c:	af00      	add	r7, sp, #0
 800222e:	6078      	str	r0, [r7, #4]
 8002230:	460b      	mov	r3, r1
 8002232:	807b      	strh	r3, [r7, #2]
 8002234:	4613      	mov	r3, r2
 8002236:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002238:	787b      	ldrb	r3, [r7, #1]
 800223a:	2b00      	cmp	r3, #0
 800223c:	d003      	beq.n	8002246 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800223e:	887a      	ldrh	r2, [r7, #2]
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002244:	e003      	b.n	800224e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002246:	887b      	ldrh	r3, [r7, #2]
 8002248:	041a      	lsls	r2, r3, #16
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	619a      	str	r2, [r3, #24]
}
 800224e:	bf00      	nop
 8002250:	370c      	adds	r7, #12
 8002252:	46bd      	mov	sp, r7
 8002254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002258:	4770      	bx	lr

0800225a <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800225a:	b580      	push	{r7, lr}
 800225c:	b086      	sub	sp, #24
 800225e:	af02      	add	r7, sp, #8
 8002260:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	2b00      	cmp	r3, #0
 8002266:	d101      	bne.n	800226c <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8002268:	2301      	movs	r3, #1
 800226a:	e101      	b.n	8002470 <HAL_PCD_Init+0x216>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8002278:	b2db      	uxtb	r3, r3
 800227a:	2b00      	cmp	r3, #0
 800227c:	d106      	bne.n	800228c <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	2200      	movs	r2, #0
 8002282:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8002286:	6878      	ldr	r0, [r7, #4]
 8002288:	f006 fbec 	bl	8008a64 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	2203      	movs	r2, #3
 8002290:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8002294:	68bb      	ldr	r3, [r7, #8]
 8002296:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800229a:	d102      	bne.n	80022a2 <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	2200      	movs	r2, #0
 80022a0:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	4618      	mov	r0, r3
 80022a8:	f002 ffb1 	bl	800520e <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	6818      	ldr	r0, [r3, #0]
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	7c1a      	ldrb	r2, [r3, #16]
 80022b4:	f88d 2000 	strb.w	r2, [sp]
 80022b8:	3304      	adds	r3, #4
 80022ba:	cb0e      	ldmia	r3, {r1, r2, r3}
 80022bc:	f002 fe90 	bl	8004fe0 <USB_CoreInit>
 80022c0:	4603      	mov	r3, r0
 80022c2:	2b00      	cmp	r3, #0
 80022c4:	d005      	beq.n	80022d2 <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	2202      	movs	r2, #2
 80022ca:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80022ce:	2301      	movs	r3, #1
 80022d0:	e0ce      	b.n	8002470 <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	2100      	movs	r1, #0
 80022d8:	4618      	mov	r0, r3
 80022da:	f002 ffa9 	bl	8005230 <USB_SetCurrentMode>
 80022de:	4603      	mov	r3, r0
 80022e0:	2b00      	cmp	r3, #0
 80022e2:	d005      	beq.n	80022f0 <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	2202      	movs	r2, #2
 80022e8:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80022ec:	2301      	movs	r3, #1
 80022ee:	e0bf      	b.n	8002470 <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80022f0:	2300      	movs	r3, #0
 80022f2:	73fb      	strb	r3, [r7, #15]
 80022f4:	e04a      	b.n	800238c <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80022f6:	7bfa      	ldrb	r2, [r7, #15]
 80022f8:	6879      	ldr	r1, [r7, #4]
 80022fa:	4613      	mov	r3, r2
 80022fc:	00db      	lsls	r3, r3, #3
 80022fe:	4413      	add	r3, r2
 8002300:	009b      	lsls	r3, r3, #2
 8002302:	440b      	add	r3, r1
 8002304:	3315      	adds	r3, #21
 8002306:	2201      	movs	r2, #1
 8002308:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800230a:	7bfa      	ldrb	r2, [r7, #15]
 800230c:	6879      	ldr	r1, [r7, #4]
 800230e:	4613      	mov	r3, r2
 8002310:	00db      	lsls	r3, r3, #3
 8002312:	4413      	add	r3, r2
 8002314:	009b      	lsls	r3, r3, #2
 8002316:	440b      	add	r3, r1
 8002318:	3314      	adds	r3, #20
 800231a:	7bfa      	ldrb	r2, [r7, #15]
 800231c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 800231e:	7bfa      	ldrb	r2, [r7, #15]
 8002320:	7bfb      	ldrb	r3, [r7, #15]
 8002322:	b298      	uxth	r0, r3
 8002324:	6879      	ldr	r1, [r7, #4]
 8002326:	4613      	mov	r3, r2
 8002328:	00db      	lsls	r3, r3, #3
 800232a:	4413      	add	r3, r2
 800232c:	009b      	lsls	r3, r3, #2
 800232e:	440b      	add	r3, r1
 8002330:	332e      	adds	r3, #46	@ 0x2e
 8002332:	4602      	mov	r2, r0
 8002334:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8002336:	7bfa      	ldrb	r2, [r7, #15]
 8002338:	6879      	ldr	r1, [r7, #4]
 800233a:	4613      	mov	r3, r2
 800233c:	00db      	lsls	r3, r3, #3
 800233e:	4413      	add	r3, r2
 8002340:	009b      	lsls	r3, r3, #2
 8002342:	440b      	add	r3, r1
 8002344:	3318      	adds	r3, #24
 8002346:	2200      	movs	r2, #0
 8002348:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800234a:	7bfa      	ldrb	r2, [r7, #15]
 800234c:	6879      	ldr	r1, [r7, #4]
 800234e:	4613      	mov	r3, r2
 8002350:	00db      	lsls	r3, r3, #3
 8002352:	4413      	add	r3, r2
 8002354:	009b      	lsls	r3, r3, #2
 8002356:	440b      	add	r3, r1
 8002358:	331c      	adds	r3, #28
 800235a:	2200      	movs	r2, #0
 800235c:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800235e:	7bfa      	ldrb	r2, [r7, #15]
 8002360:	6879      	ldr	r1, [r7, #4]
 8002362:	4613      	mov	r3, r2
 8002364:	00db      	lsls	r3, r3, #3
 8002366:	4413      	add	r3, r2
 8002368:	009b      	lsls	r3, r3, #2
 800236a:	440b      	add	r3, r1
 800236c:	3320      	adds	r3, #32
 800236e:	2200      	movs	r2, #0
 8002370:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8002372:	7bfa      	ldrb	r2, [r7, #15]
 8002374:	6879      	ldr	r1, [r7, #4]
 8002376:	4613      	mov	r3, r2
 8002378:	00db      	lsls	r3, r3, #3
 800237a:	4413      	add	r3, r2
 800237c:	009b      	lsls	r3, r3, #2
 800237e:	440b      	add	r3, r1
 8002380:	3324      	adds	r3, #36	@ 0x24
 8002382:	2200      	movs	r2, #0
 8002384:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002386:	7bfb      	ldrb	r3, [r7, #15]
 8002388:	3301      	adds	r3, #1
 800238a:	73fb      	strb	r3, [r7, #15]
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	791b      	ldrb	r3, [r3, #4]
 8002390:	7bfa      	ldrb	r2, [r7, #15]
 8002392:	429a      	cmp	r2, r3
 8002394:	d3af      	bcc.n	80022f6 <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002396:	2300      	movs	r3, #0
 8002398:	73fb      	strb	r3, [r7, #15]
 800239a:	e044      	b.n	8002426 <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800239c:	7bfa      	ldrb	r2, [r7, #15]
 800239e:	6879      	ldr	r1, [r7, #4]
 80023a0:	4613      	mov	r3, r2
 80023a2:	00db      	lsls	r3, r3, #3
 80023a4:	4413      	add	r3, r2
 80023a6:	009b      	lsls	r3, r3, #2
 80023a8:	440b      	add	r3, r1
 80023aa:	f203 2355 	addw	r3, r3, #597	@ 0x255
 80023ae:	2200      	movs	r2, #0
 80023b0:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80023b2:	7bfa      	ldrb	r2, [r7, #15]
 80023b4:	6879      	ldr	r1, [r7, #4]
 80023b6:	4613      	mov	r3, r2
 80023b8:	00db      	lsls	r3, r3, #3
 80023ba:	4413      	add	r3, r2
 80023bc:	009b      	lsls	r3, r3, #2
 80023be:	440b      	add	r3, r1
 80023c0:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 80023c4:	7bfa      	ldrb	r2, [r7, #15]
 80023c6:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80023c8:	7bfa      	ldrb	r2, [r7, #15]
 80023ca:	6879      	ldr	r1, [r7, #4]
 80023cc:	4613      	mov	r3, r2
 80023ce:	00db      	lsls	r3, r3, #3
 80023d0:	4413      	add	r3, r2
 80023d2:	009b      	lsls	r3, r3, #2
 80023d4:	440b      	add	r3, r1
 80023d6:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 80023da:	2200      	movs	r2, #0
 80023dc:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80023de:	7bfa      	ldrb	r2, [r7, #15]
 80023e0:	6879      	ldr	r1, [r7, #4]
 80023e2:	4613      	mov	r3, r2
 80023e4:	00db      	lsls	r3, r3, #3
 80023e6:	4413      	add	r3, r2
 80023e8:	009b      	lsls	r3, r3, #2
 80023ea:	440b      	add	r3, r1
 80023ec:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 80023f0:	2200      	movs	r2, #0
 80023f2:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80023f4:	7bfa      	ldrb	r2, [r7, #15]
 80023f6:	6879      	ldr	r1, [r7, #4]
 80023f8:	4613      	mov	r3, r2
 80023fa:	00db      	lsls	r3, r3, #3
 80023fc:	4413      	add	r3, r2
 80023fe:	009b      	lsls	r3, r3, #2
 8002400:	440b      	add	r3, r1
 8002402:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8002406:	2200      	movs	r2, #0
 8002408:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800240a:	7bfa      	ldrb	r2, [r7, #15]
 800240c:	6879      	ldr	r1, [r7, #4]
 800240e:	4613      	mov	r3, r2
 8002410:	00db      	lsls	r3, r3, #3
 8002412:	4413      	add	r3, r2
 8002414:	009b      	lsls	r3, r3, #2
 8002416:	440b      	add	r3, r1
 8002418:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 800241c:	2200      	movs	r2, #0
 800241e:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002420:	7bfb      	ldrb	r3, [r7, #15]
 8002422:	3301      	adds	r3, #1
 8002424:	73fb      	strb	r3, [r7, #15]
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	791b      	ldrb	r3, [r3, #4]
 800242a:	7bfa      	ldrb	r2, [r7, #15]
 800242c:	429a      	cmp	r2, r3
 800242e:	d3b5      	bcc.n	800239c <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	6818      	ldr	r0, [r3, #0]
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	7c1a      	ldrb	r2, [r3, #16]
 8002438:	f88d 2000 	strb.w	r2, [sp]
 800243c:	3304      	adds	r3, #4
 800243e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002440:	f002 ff42 	bl	80052c8 <USB_DevInit>
 8002444:	4603      	mov	r3, r0
 8002446:	2b00      	cmp	r3, #0
 8002448:	d005      	beq.n	8002456 <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	2202      	movs	r2, #2
 800244e:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8002452:	2301      	movs	r3, #1
 8002454:	e00c      	b.n	8002470 <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	2200      	movs	r2, #0
 800245a:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	2201      	movs	r2, #1
 8002460:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	4618      	mov	r0, r3
 800246a:	f003 ff8c 	bl	8006386 <USB_DevDisconnect>

  return HAL_OK;
 800246e:	2300      	movs	r3, #0
}
 8002470:	4618      	mov	r0, r3
 8002472:	3710      	adds	r7, #16
 8002474:	46bd      	mov	sp, r7
 8002476:	bd80      	pop	{r7, pc}

08002478 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8002478:	b580      	push	{r7, lr}
 800247a:	b084      	sub	sp, #16
 800247c:	af00      	add	r7, sp, #0
 800247e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800248c:	2b01      	cmp	r3, #1
 800248e:	d101      	bne.n	8002494 <HAL_PCD_Start+0x1c>
 8002490:	2302      	movs	r3, #2
 8002492:	e022      	b.n	80024da <HAL_PCD_Start+0x62>
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	2201      	movs	r2, #1
 8002498:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 800249c:	68fb      	ldr	r3, [r7, #12]
 800249e:	68db      	ldr	r3, [r3, #12]
 80024a0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80024a4:	2b00      	cmp	r3, #0
 80024a6:	d009      	beq.n	80024bc <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 80024ac:	2b01      	cmp	r3, #1
 80024ae:	d105      	bne.n	80024bc <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80024b0:	68fb      	ldr	r3, [r7, #12]
 80024b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80024b4:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80024b8:	68fb      	ldr	r3, [r7, #12]
 80024ba:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	4618      	mov	r0, r3
 80024c2:	f002 fe93 	bl	80051ec <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	4618      	mov	r0, r3
 80024cc:	f003 ff3a 	bl	8006344 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	2200      	movs	r2, #0
 80024d4:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80024d8:	2300      	movs	r3, #0
}
 80024da:	4618      	mov	r0, r3
 80024dc:	3710      	adds	r7, #16
 80024de:	46bd      	mov	sp, r7
 80024e0:	bd80      	pop	{r7, pc}

080024e2 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 80024e2:	b590      	push	{r4, r7, lr}
 80024e4:	b08d      	sub	sp, #52	@ 0x34
 80024e6:	af00      	add	r7, sp, #0
 80024e8:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80024f0:	6a3b      	ldr	r3, [r7, #32]
 80024f2:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	4618      	mov	r0, r3
 80024fa:	f003 fff8 	bl	80064ee <USB_GetMode>
 80024fe:	4603      	mov	r3, r0
 8002500:	2b00      	cmp	r3, #0
 8002502:	f040 848c 	bne.w	8002e1e <HAL_PCD_IRQHandler+0x93c>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	4618      	mov	r0, r3
 800250c:	f003 ff5c 	bl	80063c8 <USB_ReadInterrupts>
 8002510:	4603      	mov	r3, r0
 8002512:	2b00      	cmp	r3, #0
 8002514:	f000 8482 	beq.w	8002e1c <HAL_PCD_IRQHandler+0x93a>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8002518:	69fb      	ldr	r3, [r7, #28]
 800251a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800251e:	689b      	ldr	r3, [r3, #8]
 8002520:	0a1b      	lsrs	r3, r3, #8
 8002522:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	4618      	mov	r0, r3
 8002532:	f003 ff49 	bl	80063c8 <USB_ReadInterrupts>
 8002536:	4603      	mov	r3, r0
 8002538:	f003 0302 	and.w	r3, r3, #2
 800253c:	2b02      	cmp	r3, #2
 800253e:	d107      	bne.n	8002550 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	695a      	ldr	r2, [r3, #20]
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	f002 0202 	and.w	r2, r2, #2
 800254e:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	4618      	mov	r0, r3
 8002556:	f003 ff37 	bl	80063c8 <USB_ReadInterrupts>
 800255a:	4603      	mov	r3, r0
 800255c:	f003 0310 	and.w	r3, r3, #16
 8002560:	2b10      	cmp	r3, #16
 8002562:	d161      	bne.n	8002628 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	699a      	ldr	r2, [r3, #24]
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	f022 0210 	bic.w	r2, r2, #16
 8002572:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8002574:	6a3b      	ldr	r3, [r7, #32]
 8002576:	6a1b      	ldr	r3, [r3, #32]
 8002578:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 800257a:	69bb      	ldr	r3, [r7, #24]
 800257c:	f003 020f 	and.w	r2, r3, #15
 8002580:	4613      	mov	r3, r2
 8002582:	00db      	lsls	r3, r3, #3
 8002584:	4413      	add	r3, r2
 8002586:	009b      	lsls	r3, r3, #2
 8002588:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800258c:	687a      	ldr	r2, [r7, #4]
 800258e:	4413      	add	r3, r2
 8002590:	3304      	adds	r3, #4
 8002592:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8002594:	69bb      	ldr	r3, [r7, #24]
 8002596:	0c5b      	lsrs	r3, r3, #17
 8002598:	f003 030f 	and.w	r3, r3, #15
 800259c:	2b02      	cmp	r3, #2
 800259e:	d124      	bne.n	80025ea <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 80025a0:	69ba      	ldr	r2, [r7, #24]
 80025a2:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 80025a6:	4013      	ands	r3, r2
 80025a8:	2b00      	cmp	r3, #0
 80025aa:	d035      	beq.n	8002618 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80025ac:	697b      	ldr	r3, [r7, #20]
 80025ae:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 80025b0:	69bb      	ldr	r3, [r7, #24]
 80025b2:	091b      	lsrs	r3, r3, #4
 80025b4:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80025b6:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80025ba:	b29b      	uxth	r3, r3
 80025bc:	461a      	mov	r2, r3
 80025be:	6a38      	ldr	r0, [r7, #32]
 80025c0:	f003 fd6e 	bl	80060a0 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80025c4:	697b      	ldr	r3, [r7, #20]
 80025c6:	68da      	ldr	r2, [r3, #12]
 80025c8:	69bb      	ldr	r3, [r7, #24]
 80025ca:	091b      	lsrs	r3, r3, #4
 80025cc:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80025d0:	441a      	add	r2, r3
 80025d2:	697b      	ldr	r3, [r7, #20]
 80025d4:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80025d6:	697b      	ldr	r3, [r7, #20]
 80025d8:	695a      	ldr	r2, [r3, #20]
 80025da:	69bb      	ldr	r3, [r7, #24]
 80025dc:	091b      	lsrs	r3, r3, #4
 80025de:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80025e2:	441a      	add	r2, r3
 80025e4:	697b      	ldr	r3, [r7, #20]
 80025e6:	615a      	str	r2, [r3, #20]
 80025e8:	e016      	b.n	8002618 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 80025ea:	69bb      	ldr	r3, [r7, #24]
 80025ec:	0c5b      	lsrs	r3, r3, #17
 80025ee:	f003 030f 	and.w	r3, r3, #15
 80025f2:	2b06      	cmp	r3, #6
 80025f4:	d110      	bne.n	8002618 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80025fc:	2208      	movs	r2, #8
 80025fe:	4619      	mov	r1, r3
 8002600:	6a38      	ldr	r0, [r7, #32]
 8002602:	f003 fd4d 	bl	80060a0 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8002606:	697b      	ldr	r3, [r7, #20]
 8002608:	695a      	ldr	r2, [r3, #20]
 800260a:	69bb      	ldr	r3, [r7, #24]
 800260c:	091b      	lsrs	r3, r3, #4
 800260e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002612:	441a      	add	r2, r3
 8002614:	697b      	ldr	r3, [r7, #20]
 8002616:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	699a      	ldr	r2, [r3, #24]
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	f042 0210 	orr.w	r2, r2, #16
 8002626:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	4618      	mov	r0, r3
 800262e:	f003 fecb 	bl	80063c8 <USB_ReadInterrupts>
 8002632:	4603      	mov	r3, r0
 8002634:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002638:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800263c:	f040 80a7 	bne.w	800278e <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8002640:	2300      	movs	r3, #0
 8002642:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	4618      	mov	r0, r3
 800264a:	f003 fed0 	bl	80063ee <USB_ReadDevAllOutEpInterrupt>
 800264e:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 8002650:	e099      	b.n	8002786 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8002652:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002654:	f003 0301 	and.w	r3, r3, #1
 8002658:	2b00      	cmp	r3, #0
 800265a:	f000 808e 	beq.w	800277a <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002664:	b2d2      	uxtb	r2, r2
 8002666:	4611      	mov	r1, r2
 8002668:	4618      	mov	r0, r3
 800266a:	f003 fef4 	bl	8006456 <USB_ReadDevOutEPInterrupt>
 800266e:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8002670:	693b      	ldr	r3, [r7, #16]
 8002672:	f003 0301 	and.w	r3, r3, #1
 8002676:	2b00      	cmp	r3, #0
 8002678:	d00c      	beq.n	8002694 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 800267a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800267c:	015a      	lsls	r2, r3, #5
 800267e:	69fb      	ldr	r3, [r7, #28]
 8002680:	4413      	add	r3, r2
 8002682:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002686:	461a      	mov	r2, r3
 8002688:	2301      	movs	r3, #1
 800268a:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 800268c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800268e:	6878      	ldr	r0, [r7, #4]
 8002690:	f000 fea4 	bl	80033dc <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8002694:	693b      	ldr	r3, [r7, #16]
 8002696:	f003 0308 	and.w	r3, r3, #8
 800269a:	2b00      	cmp	r3, #0
 800269c:	d00c      	beq.n	80026b8 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 800269e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026a0:	015a      	lsls	r2, r3, #5
 80026a2:	69fb      	ldr	r3, [r7, #28]
 80026a4:	4413      	add	r3, r2
 80026a6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80026aa:	461a      	mov	r2, r3
 80026ac:	2308      	movs	r3, #8
 80026ae:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 80026b0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80026b2:	6878      	ldr	r0, [r7, #4]
 80026b4:	f000 ff7a 	bl	80035ac <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 80026b8:	693b      	ldr	r3, [r7, #16]
 80026ba:	f003 0310 	and.w	r3, r3, #16
 80026be:	2b00      	cmp	r3, #0
 80026c0:	d008      	beq.n	80026d4 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 80026c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026c4:	015a      	lsls	r2, r3, #5
 80026c6:	69fb      	ldr	r3, [r7, #28]
 80026c8:	4413      	add	r3, r2
 80026ca:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80026ce:	461a      	mov	r2, r3
 80026d0:	2310      	movs	r3, #16
 80026d2:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 80026d4:	693b      	ldr	r3, [r7, #16]
 80026d6:	f003 0302 	and.w	r3, r3, #2
 80026da:	2b00      	cmp	r3, #0
 80026dc:	d030      	beq.n	8002740 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 80026de:	6a3b      	ldr	r3, [r7, #32]
 80026e0:	695b      	ldr	r3, [r3, #20]
 80026e2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80026e6:	2b80      	cmp	r3, #128	@ 0x80
 80026e8:	d109      	bne.n	80026fe <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 80026ea:	69fb      	ldr	r3, [r7, #28]
 80026ec:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80026f0:	685b      	ldr	r3, [r3, #4]
 80026f2:	69fa      	ldr	r2, [r7, #28]
 80026f4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80026f8:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80026fc:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 80026fe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002700:	4613      	mov	r3, r2
 8002702:	00db      	lsls	r3, r3, #3
 8002704:	4413      	add	r3, r2
 8002706:	009b      	lsls	r3, r3, #2
 8002708:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800270c:	687a      	ldr	r2, [r7, #4]
 800270e:	4413      	add	r3, r2
 8002710:	3304      	adds	r3, #4
 8002712:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8002714:	697b      	ldr	r3, [r7, #20]
 8002716:	78db      	ldrb	r3, [r3, #3]
 8002718:	2b01      	cmp	r3, #1
 800271a:	d108      	bne.n	800272e <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 800271c:	697b      	ldr	r3, [r7, #20]
 800271e:	2200      	movs	r2, #0
 8002720:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8002722:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002724:	b2db      	uxtb	r3, r3
 8002726:	4619      	mov	r1, r3
 8002728:	6878      	ldr	r0, [r7, #4]
 800272a:	f006 faa1 	bl	8008c70 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 800272e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002730:	015a      	lsls	r2, r3, #5
 8002732:	69fb      	ldr	r3, [r7, #28]
 8002734:	4413      	add	r3, r2
 8002736:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800273a:	461a      	mov	r2, r3
 800273c:	2302      	movs	r3, #2
 800273e:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8002740:	693b      	ldr	r3, [r7, #16]
 8002742:	f003 0320 	and.w	r3, r3, #32
 8002746:	2b00      	cmp	r3, #0
 8002748:	d008      	beq.n	800275c <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800274a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800274c:	015a      	lsls	r2, r3, #5
 800274e:	69fb      	ldr	r3, [r7, #28]
 8002750:	4413      	add	r3, r2
 8002752:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002756:	461a      	mov	r2, r3
 8002758:	2320      	movs	r3, #32
 800275a:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 800275c:	693b      	ldr	r3, [r7, #16]
 800275e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002762:	2b00      	cmp	r3, #0
 8002764:	d009      	beq.n	800277a <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8002766:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002768:	015a      	lsls	r2, r3, #5
 800276a:	69fb      	ldr	r3, [r7, #28]
 800276c:	4413      	add	r3, r2
 800276e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002772:	461a      	mov	r2, r3
 8002774:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002778:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 800277a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800277c:	3301      	adds	r3, #1
 800277e:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8002780:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002782:	085b      	lsrs	r3, r3, #1
 8002784:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8002786:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002788:	2b00      	cmp	r3, #0
 800278a:	f47f af62 	bne.w	8002652 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	4618      	mov	r0, r3
 8002794:	f003 fe18 	bl	80063c8 <USB_ReadInterrupts>
 8002798:	4603      	mov	r3, r0
 800279a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800279e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80027a2:	f040 80db 	bne.w	800295c <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	4618      	mov	r0, r3
 80027ac:	f003 fe39 	bl	8006422 <USB_ReadDevAllInEpInterrupt>
 80027b0:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 80027b2:	2300      	movs	r3, #0
 80027b4:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 80027b6:	e0cd      	b.n	8002954 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 80027b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80027ba:	f003 0301 	and.w	r3, r3, #1
 80027be:	2b00      	cmp	r3, #0
 80027c0:	f000 80c2 	beq.w	8002948 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80027ca:	b2d2      	uxtb	r2, r2
 80027cc:	4611      	mov	r1, r2
 80027ce:	4618      	mov	r0, r3
 80027d0:	f003 fe5f 	bl	8006492 <USB_ReadDevInEPInterrupt>
 80027d4:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 80027d6:	693b      	ldr	r3, [r7, #16]
 80027d8:	f003 0301 	and.w	r3, r3, #1
 80027dc:	2b00      	cmp	r3, #0
 80027de:	d057      	beq.n	8002890 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80027e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027e2:	f003 030f 	and.w	r3, r3, #15
 80027e6:	2201      	movs	r2, #1
 80027e8:	fa02 f303 	lsl.w	r3, r2, r3
 80027ec:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80027ee:	69fb      	ldr	r3, [r7, #28]
 80027f0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80027f4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80027f6:	68fb      	ldr	r3, [r7, #12]
 80027f8:	43db      	mvns	r3, r3
 80027fa:	69f9      	ldr	r1, [r7, #28]
 80027fc:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8002800:	4013      	ands	r3, r2
 8002802:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8002804:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002806:	015a      	lsls	r2, r3, #5
 8002808:	69fb      	ldr	r3, [r7, #28]
 800280a:	4413      	add	r3, r2
 800280c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002810:	461a      	mov	r2, r3
 8002812:	2301      	movs	r3, #1
 8002814:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	799b      	ldrb	r3, [r3, #6]
 800281a:	2b01      	cmp	r3, #1
 800281c:	d132      	bne.n	8002884 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 800281e:	6879      	ldr	r1, [r7, #4]
 8002820:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002822:	4613      	mov	r3, r2
 8002824:	00db      	lsls	r3, r3, #3
 8002826:	4413      	add	r3, r2
 8002828:	009b      	lsls	r3, r3, #2
 800282a:	440b      	add	r3, r1
 800282c:	3320      	adds	r3, #32
 800282e:	6819      	ldr	r1, [r3, #0]
 8002830:	6878      	ldr	r0, [r7, #4]
 8002832:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002834:	4613      	mov	r3, r2
 8002836:	00db      	lsls	r3, r3, #3
 8002838:	4413      	add	r3, r2
 800283a:	009b      	lsls	r3, r3, #2
 800283c:	4403      	add	r3, r0
 800283e:	331c      	adds	r3, #28
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	4419      	add	r1, r3
 8002844:	6878      	ldr	r0, [r7, #4]
 8002846:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002848:	4613      	mov	r3, r2
 800284a:	00db      	lsls	r3, r3, #3
 800284c:	4413      	add	r3, r2
 800284e:	009b      	lsls	r3, r3, #2
 8002850:	4403      	add	r3, r0
 8002852:	3320      	adds	r3, #32
 8002854:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8002856:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002858:	2b00      	cmp	r3, #0
 800285a:	d113      	bne.n	8002884 <HAL_PCD_IRQHandler+0x3a2>
 800285c:	6879      	ldr	r1, [r7, #4]
 800285e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002860:	4613      	mov	r3, r2
 8002862:	00db      	lsls	r3, r3, #3
 8002864:	4413      	add	r3, r2
 8002866:	009b      	lsls	r3, r3, #2
 8002868:	440b      	add	r3, r1
 800286a:	3324      	adds	r3, #36	@ 0x24
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	2b00      	cmp	r3, #0
 8002870:	d108      	bne.n	8002884 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	6818      	ldr	r0, [r3, #0]
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800287c:	461a      	mov	r2, r3
 800287e:	2101      	movs	r1, #1
 8002880:	f003 fe66 	bl	8006550 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8002884:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002886:	b2db      	uxtb	r3, r3
 8002888:	4619      	mov	r1, r3
 800288a:	6878      	ldr	r0, [r7, #4]
 800288c:	f006 f96b 	bl	8008b66 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8002890:	693b      	ldr	r3, [r7, #16]
 8002892:	f003 0308 	and.w	r3, r3, #8
 8002896:	2b00      	cmp	r3, #0
 8002898:	d008      	beq.n	80028ac <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 800289a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800289c:	015a      	lsls	r2, r3, #5
 800289e:	69fb      	ldr	r3, [r7, #28]
 80028a0:	4413      	add	r3, r2
 80028a2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80028a6:	461a      	mov	r2, r3
 80028a8:	2308      	movs	r3, #8
 80028aa:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 80028ac:	693b      	ldr	r3, [r7, #16]
 80028ae:	f003 0310 	and.w	r3, r3, #16
 80028b2:	2b00      	cmp	r3, #0
 80028b4:	d008      	beq.n	80028c8 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 80028b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028b8:	015a      	lsls	r2, r3, #5
 80028ba:	69fb      	ldr	r3, [r7, #28]
 80028bc:	4413      	add	r3, r2
 80028be:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80028c2:	461a      	mov	r2, r3
 80028c4:	2310      	movs	r3, #16
 80028c6:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 80028c8:	693b      	ldr	r3, [r7, #16]
 80028ca:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80028ce:	2b00      	cmp	r3, #0
 80028d0:	d008      	beq.n	80028e4 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 80028d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028d4:	015a      	lsls	r2, r3, #5
 80028d6:	69fb      	ldr	r3, [r7, #28]
 80028d8:	4413      	add	r3, r2
 80028da:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80028de:	461a      	mov	r2, r3
 80028e0:	2340      	movs	r3, #64	@ 0x40
 80028e2:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 80028e4:	693b      	ldr	r3, [r7, #16]
 80028e6:	f003 0302 	and.w	r3, r3, #2
 80028ea:	2b00      	cmp	r3, #0
 80028ec:	d023      	beq.n	8002936 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 80028ee:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80028f0:	6a38      	ldr	r0, [r7, #32]
 80028f2:	f002 fe4d 	bl	8005590 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 80028f6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80028f8:	4613      	mov	r3, r2
 80028fa:	00db      	lsls	r3, r3, #3
 80028fc:	4413      	add	r3, r2
 80028fe:	009b      	lsls	r3, r3, #2
 8002900:	3310      	adds	r3, #16
 8002902:	687a      	ldr	r2, [r7, #4]
 8002904:	4413      	add	r3, r2
 8002906:	3304      	adds	r3, #4
 8002908:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 800290a:	697b      	ldr	r3, [r7, #20]
 800290c:	78db      	ldrb	r3, [r3, #3]
 800290e:	2b01      	cmp	r3, #1
 8002910:	d108      	bne.n	8002924 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 8002912:	697b      	ldr	r3, [r7, #20]
 8002914:	2200      	movs	r2, #0
 8002916:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8002918:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800291a:	b2db      	uxtb	r3, r3
 800291c:	4619      	mov	r1, r3
 800291e:	6878      	ldr	r0, [r7, #4]
 8002920:	f006 f9b8 	bl	8008c94 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8002924:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002926:	015a      	lsls	r2, r3, #5
 8002928:	69fb      	ldr	r3, [r7, #28]
 800292a:	4413      	add	r3, r2
 800292c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002930:	461a      	mov	r2, r3
 8002932:	2302      	movs	r3, #2
 8002934:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8002936:	693b      	ldr	r3, [r7, #16]
 8002938:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800293c:	2b00      	cmp	r3, #0
 800293e:	d003      	beq.n	8002948 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8002940:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8002942:	6878      	ldr	r0, [r7, #4]
 8002944:	f000 fcbd 	bl	80032c2 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8002948:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800294a:	3301      	adds	r3, #1
 800294c:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 800294e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002950:	085b      	lsrs	r3, r3, #1
 8002952:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8002954:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002956:	2b00      	cmp	r3, #0
 8002958:	f47f af2e 	bne.w	80027b8 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	4618      	mov	r0, r3
 8002962:	f003 fd31 	bl	80063c8 <USB_ReadInterrupts>
 8002966:	4603      	mov	r3, r0
 8002968:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800296c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8002970:	d122      	bne.n	80029b8 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8002972:	69fb      	ldr	r3, [r7, #28]
 8002974:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002978:	685b      	ldr	r3, [r3, #4]
 800297a:	69fa      	ldr	r2, [r7, #28]
 800297c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002980:	f023 0301 	bic.w	r3, r3, #1
 8002984:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 800298c:	2b01      	cmp	r3, #1
 800298e:	d108      	bne.n	80029a2 <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	2200      	movs	r2, #0
 8002994:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8002998:	2100      	movs	r1, #0
 800299a:	6878      	ldr	r0, [r7, #4]
 800299c:	f000 fea4 	bl	80036e8 <HAL_PCDEx_LPM_Callback>
 80029a0:	e002      	b.n	80029a8 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 80029a2:	6878      	ldr	r0, [r7, #4]
 80029a4:	f006 f956 	bl	8008c54 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	695a      	ldr	r2, [r3, #20]
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 80029b6:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	4618      	mov	r0, r3
 80029be:	f003 fd03 	bl	80063c8 <USB_ReadInterrupts>
 80029c2:	4603      	mov	r3, r0
 80029c4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80029c8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80029cc:	d112      	bne.n	80029f4 <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 80029ce:	69fb      	ldr	r3, [r7, #28]
 80029d0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80029d4:	689b      	ldr	r3, [r3, #8]
 80029d6:	f003 0301 	and.w	r3, r3, #1
 80029da:	2b01      	cmp	r3, #1
 80029dc:	d102      	bne.n	80029e4 <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 80029de:	6878      	ldr	r0, [r7, #4]
 80029e0:	f006 f912 	bl	8008c08 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	695a      	ldr	r2, [r3, #20]
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 80029f2:	615a      	str	r2, [r3, #20]
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	4618      	mov	r0, r3
 80029fa:	f003 fce5 	bl	80063c8 <USB_ReadInterrupts>
 80029fe:	4603      	mov	r3, r0
 8002a00:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002a04:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002a08:	f040 80b7 	bne.w	8002b7a <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8002a0c:	69fb      	ldr	r3, [r7, #28]
 8002a0e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002a12:	685b      	ldr	r3, [r3, #4]
 8002a14:	69fa      	ldr	r2, [r7, #28]
 8002a16:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002a1a:	f023 0301 	bic.w	r3, r3, #1
 8002a1e:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	2110      	movs	r1, #16
 8002a26:	4618      	mov	r0, r3
 8002a28:	f002 fdb2 	bl	8005590 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002a2c:	2300      	movs	r3, #0
 8002a2e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002a30:	e046      	b.n	8002ac0 <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8002a32:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002a34:	015a      	lsls	r2, r3, #5
 8002a36:	69fb      	ldr	r3, [r7, #28]
 8002a38:	4413      	add	r3, r2
 8002a3a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002a3e:	461a      	mov	r2, r3
 8002a40:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8002a44:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8002a46:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002a48:	015a      	lsls	r2, r3, #5
 8002a4a:	69fb      	ldr	r3, [r7, #28]
 8002a4c:	4413      	add	r3, r2
 8002a4e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002a56:	0151      	lsls	r1, r2, #5
 8002a58:	69fa      	ldr	r2, [r7, #28]
 8002a5a:	440a      	add	r2, r1
 8002a5c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8002a60:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8002a64:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8002a66:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002a68:	015a      	lsls	r2, r3, #5
 8002a6a:	69fb      	ldr	r3, [r7, #28]
 8002a6c:	4413      	add	r3, r2
 8002a6e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002a72:	461a      	mov	r2, r3
 8002a74:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8002a78:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8002a7a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002a7c:	015a      	lsls	r2, r3, #5
 8002a7e:	69fb      	ldr	r3, [r7, #28]
 8002a80:	4413      	add	r3, r2
 8002a82:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002a8a:	0151      	lsls	r1, r2, #5
 8002a8c:	69fa      	ldr	r2, [r7, #28]
 8002a8e:	440a      	add	r2, r1
 8002a90:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8002a94:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8002a98:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8002a9a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002a9c:	015a      	lsls	r2, r3, #5
 8002a9e:	69fb      	ldr	r3, [r7, #28]
 8002aa0:	4413      	add	r3, r2
 8002aa2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002aaa:	0151      	lsls	r1, r2, #5
 8002aac:	69fa      	ldr	r2, [r7, #28]
 8002aae:	440a      	add	r2, r1
 8002ab0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8002ab4:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8002ab8:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002aba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002abc:	3301      	adds	r3, #1
 8002abe:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	791b      	ldrb	r3, [r3, #4]
 8002ac4:	461a      	mov	r2, r3
 8002ac6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002ac8:	4293      	cmp	r3, r2
 8002aca:	d3b2      	bcc.n	8002a32 <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8002acc:	69fb      	ldr	r3, [r7, #28]
 8002ace:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002ad2:	69db      	ldr	r3, [r3, #28]
 8002ad4:	69fa      	ldr	r2, [r7, #28]
 8002ad6:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002ada:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 8002ade:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	7bdb      	ldrb	r3, [r3, #15]
 8002ae4:	2b00      	cmp	r3, #0
 8002ae6:	d016      	beq.n	8002b16 <HAL_PCD_IRQHandler+0x634>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8002ae8:	69fb      	ldr	r3, [r7, #28]
 8002aea:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002aee:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002af2:	69fa      	ldr	r2, [r7, #28]
 8002af4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002af8:	f043 030b 	orr.w	r3, r3, #11
 8002afc:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8002b00:	69fb      	ldr	r3, [r7, #28]
 8002b02:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002b06:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b08:	69fa      	ldr	r2, [r7, #28]
 8002b0a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002b0e:	f043 030b 	orr.w	r3, r3, #11
 8002b12:	6453      	str	r3, [r2, #68]	@ 0x44
 8002b14:	e015      	b.n	8002b42 <HAL_PCD_IRQHandler+0x660>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8002b16:	69fb      	ldr	r3, [r7, #28]
 8002b18:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002b1c:	695b      	ldr	r3, [r3, #20]
 8002b1e:	69fa      	ldr	r2, [r7, #28]
 8002b20:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002b24:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8002b28:	f043 032b 	orr.w	r3, r3, #43	@ 0x2b
 8002b2c:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8002b2e:	69fb      	ldr	r3, [r7, #28]
 8002b30:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002b34:	691b      	ldr	r3, [r3, #16]
 8002b36:	69fa      	ldr	r2, [r7, #28]
 8002b38:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002b3c:	f043 030b 	orr.w	r3, r3, #11
 8002b40:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8002b42:	69fb      	ldr	r3, [r7, #28]
 8002b44:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	69fa      	ldr	r2, [r7, #28]
 8002b4c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002b50:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8002b54:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	6818      	ldr	r0, [r3, #0]
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8002b64:	461a      	mov	r2, r3
 8002b66:	f003 fcf3 	bl	8006550 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	695a      	ldr	r2, [r3, #20]
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 8002b78:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	4618      	mov	r0, r3
 8002b80:	f003 fc22 	bl	80063c8 <USB_ReadInterrupts>
 8002b84:	4603      	mov	r3, r0
 8002b86:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002b8a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002b8e:	d123      	bne.n	8002bd8 <HAL_PCD_IRQHandler+0x6f6>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	4618      	mov	r0, r3
 8002b96:	f003 fcb8 	bl	800650a <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	4618      	mov	r0, r3
 8002ba0:	f002 fd6f 	bl	8005682 <USB_GetDevSpeed>
 8002ba4:	4603      	mov	r3, r0
 8002ba6:	461a      	mov	r2, r3
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	681c      	ldr	r4, [r3, #0]
 8002bb0:	f001 f9ca 	bl	8003f48 <HAL_RCC_GetHCLKFreq>
 8002bb4:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8002bba:	461a      	mov	r2, r3
 8002bbc:	4620      	mov	r0, r4
 8002bbe:	f002 fa73 	bl	80050a8 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8002bc2:	6878      	ldr	r0, [r7, #4]
 8002bc4:	f005 fff7 	bl	8008bb6 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	695a      	ldr	r2, [r3, #20]
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 8002bd6:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	4618      	mov	r0, r3
 8002bde:	f003 fbf3 	bl	80063c8 <USB_ReadInterrupts>
 8002be2:	4603      	mov	r3, r0
 8002be4:	f003 0308 	and.w	r3, r3, #8
 8002be8:	2b08      	cmp	r3, #8
 8002bea:	d10a      	bne.n	8002c02 <HAL_PCD_IRQHandler+0x720>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8002bec:	6878      	ldr	r0, [r7, #4]
 8002bee:	f005 ffd4 	bl	8008b9a <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	695a      	ldr	r2, [r3, #20]
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	f002 0208 	and.w	r2, r2, #8
 8002c00:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	4618      	mov	r0, r3
 8002c08:	f003 fbde 	bl	80063c8 <USB_ReadInterrupts>
 8002c0c:	4603      	mov	r3, r0
 8002c0e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002c12:	2b80      	cmp	r3, #128	@ 0x80
 8002c14:	d123      	bne.n	8002c5e <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8002c16:	6a3b      	ldr	r3, [r7, #32]
 8002c18:	699b      	ldr	r3, [r3, #24]
 8002c1a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8002c1e:	6a3b      	ldr	r3, [r7, #32]
 8002c20:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002c22:	2301      	movs	r3, #1
 8002c24:	627b      	str	r3, [r7, #36]	@ 0x24
 8002c26:	e014      	b.n	8002c52 <HAL_PCD_IRQHandler+0x770>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8002c28:	6879      	ldr	r1, [r7, #4]
 8002c2a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002c2c:	4613      	mov	r3, r2
 8002c2e:	00db      	lsls	r3, r3, #3
 8002c30:	4413      	add	r3, r2
 8002c32:	009b      	lsls	r3, r3, #2
 8002c34:	440b      	add	r3, r1
 8002c36:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8002c3a:	781b      	ldrb	r3, [r3, #0]
 8002c3c:	2b01      	cmp	r3, #1
 8002c3e:	d105      	bne.n	8002c4c <HAL_PCD_IRQHandler+0x76a>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8002c40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c42:	b2db      	uxtb	r3, r3
 8002c44:	4619      	mov	r1, r3
 8002c46:	6878      	ldr	r0, [r7, #4]
 8002c48:	f000 fb0a 	bl	8003260 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002c4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c4e:	3301      	adds	r3, #1
 8002c50:	627b      	str	r3, [r7, #36]	@ 0x24
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	791b      	ldrb	r3, [r3, #4]
 8002c56:	461a      	mov	r2, r3
 8002c58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c5a:	4293      	cmp	r3, r2
 8002c5c:	d3e4      	bcc.n	8002c28 <HAL_PCD_IRQHandler+0x746>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	4618      	mov	r0, r3
 8002c64:	f003 fbb0 	bl	80063c8 <USB_ReadInterrupts>
 8002c68:	4603      	mov	r3, r0
 8002c6a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002c6e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002c72:	d13c      	bne.n	8002cee <HAL_PCD_IRQHandler+0x80c>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002c74:	2301      	movs	r3, #1
 8002c76:	627b      	str	r3, [r7, #36]	@ 0x24
 8002c78:	e02b      	b.n	8002cd2 <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8002c7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c7c:	015a      	lsls	r2, r3, #5
 8002c7e:	69fb      	ldr	r3, [r7, #28]
 8002c80:	4413      	add	r3, r2
 8002c82:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8002c8a:	6879      	ldr	r1, [r7, #4]
 8002c8c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002c8e:	4613      	mov	r3, r2
 8002c90:	00db      	lsls	r3, r3, #3
 8002c92:	4413      	add	r3, r2
 8002c94:	009b      	lsls	r3, r3, #2
 8002c96:	440b      	add	r3, r1
 8002c98:	3318      	adds	r3, #24
 8002c9a:	781b      	ldrb	r3, [r3, #0]
 8002c9c:	2b01      	cmp	r3, #1
 8002c9e:	d115      	bne.n	8002ccc <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8002ca0:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8002ca2:	2b00      	cmp	r3, #0
 8002ca4:	da12      	bge.n	8002ccc <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8002ca6:	6879      	ldr	r1, [r7, #4]
 8002ca8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002caa:	4613      	mov	r3, r2
 8002cac:	00db      	lsls	r3, r3, #3
 8002cae:	4413      	add	r3, r2
 8002cb0:	009b      	lsls	r3, r3, #2
 8002cb2:	440b      	add	r3, r1
 8002cb4:	3317      	adds	r3, #23
 8002cb6:	2201      	movs	r2, #1
 8002cb8:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8002cba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002cbc:	b2db      	uxtb	r3, r3
 8002cbe:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8002cc2:	b2db      	uxtb	r3, r3
 8002cc4:	4619      	mov	r1, r3
 8002cc6:	6878      	ldr	r0, [r7, #4]
 8002cc8:	f000 faca 	bl	8003260 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002ccc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002cce:	3301      	adds	r3, #1
 8002cd0:	627b      	str	r3, [r7, #36]	@ 0x24
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	791b      	ldrb	r3, [r3, #4]
 8002cd6:	461a      	mov	r2, r3
 8002cd8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002cda:	4293      	cmp	r3, r2
 8002cdc:	d3cd      	bcc.n	8002c7a <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	695a      	ldr	r2, [r3, #20]
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 8002cec:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	4618      	mov	r0, r3
 8002cf4:	f003 fb68 	bl	80063c8 <USB_ReadInterrupts>
 8002cf8:	4603      	mov	r3, r0
 8002cfa:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002cfe:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8002d02:	d156      	bne.n	8002db2 <HAL_PCD_IRQHandler+0x8d0>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002d04:	2301      	movs	r3, #1
 8002d06:	627b      	str	r3, [r7, #36]	@ 0x24
 8002d08:	e045      	b.n	8002d96 <HAL_PCD_IRQHandler+0x8b4>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8002d0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d0c:	015a      	lsls	r2, r3, #5
 8002d0e:	69fb      	ldr	r3, [r7, #28]
 8002d10:	4413      	add	r3, r2
 8002d12:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8002d1a:	6879      	ldr	r1, [r7, #4]
 8002d1c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002d1e:	4613      	mov	r3, r2
 8002d20:	00db      	lsls	r3, r3, #3
 8002d22:	4413      	add	r3, r2
 8002d24:	009b      	lsls	r3, r3, #2
 8002d26:	440b      	add	r3, r1
 8002d28:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8002d2c:	781b      	ldrb	r3, [r3, #0]
 8002d2e:	2b01      	cmp	r3, #1
 8002d30:	d12e      	bne.n	8002d90 <HAL_PCD_IRQHandler+0x8ae>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8002d32:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8002d34:	2b00      	cmp	r3, #0
 8002d36:	da2b      	bge.n	8002d90 <HAL_PCD_IRQHandler+0x8ae>
            (((RegVal & (0x1U << 16)) >> 16U) == (hpcd->FrameNumber & 0x1U)))
 8002d38:	69bb      	ldr	r3, [r7, #24]
 8002d3a:	0c1a      	lsrs	r2, r3, #16
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 8002d42:	4053      	eors	r3, r2
 8002d44:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8002d48:	2b00      	cmp	r3, #0
 8002d4a:	d121      	bne.n	8002d90 <HAL_PCD_IRQHandler+0x8ae>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8002d4c:	6879      	ldr	r1, [r7, #4]
 8002d4e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002d50:	4613      	mov	r3, r2
 8002d52:	00db      	lsls	r3, r3, #3
 8002d54:	4413      	add	r3, r2
 8002d56:	009b      	lsls	r3, r3, #2
 8002d58:	440b      	add	r3, r1
 8002d5a:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8002d5e:	2201      	movs	r2, #1
 8002d60:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8002d62:	6a3b      	ldr	r3, [r7, #32]
 8002d64:	699b      	ldr	r3, [r3, #24]
 8002d66:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8002d6a:	6a3b      	ldr	r3, [r7, #32]
 8002d6c:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8002d6e:	6a3b      	ldr	r3, [r7, #32]
 8002d70:	695b      	ldr	r3, [r3, #20]
 8002d72:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002d76:	2b00      	cmp	r3, #0
 8002d78:	d10a      	bne.n	8002d90 <HAL_PCD_IRQHandler+0x8ae>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8002d7a:	69fb      	ldr	r3, [r7, #28]
 8002d7c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002d80:	685b      	ldr	r3, [r3, #4]
 8002d82:	69fa      	ldr	r2, [r7, #28]
 8002d84:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002d88:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002d8c:	6053      	str	r3, [r2, #4]
            break;
 8002d8e:	e008      	b.n	8002da2 <HAL_PCD_IRQHandler+0x8c0>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002d90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d92:	3301      	adds	r3, #1
 8002d94:	627b      	str	r3, [r7, #36]	@ 0x24
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	791b      	ldrb	r3, [r3, #4]
 8002d9a:	461a      	mov	r2, r3
 8002d9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d9e:	4293      	cmp	r3, r2
 8002da0:	d3b3      	bcc.n	8002d0a <HAL_PCD_IRQHandler+0x828>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	695a      	ldr	r2, [r3, #20]
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 8002db0:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	4618      	mov	r0, r3
 8002db8:	f003 fb06 	bl	80063c8 <USB_ReadInterrupts>
 8002dbc:	4603      	mov	r3, r0
 8002dbe:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8002dc2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002dc6:	d10a      	bne.n	8002dde <HAL_PCD_IRQHandler+0x8fc>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8002dc8:	6878      	ldr	r0, [r7, #4]
 8002dca:	f005 ff75 	bl	8008cb8 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	695a      	ldr	r2, [r3, #20]
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8002ddc:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	4618      	mov	r0, r3
 8002de4:	f003 faf0 	bl	80063c8 <USB_ReadInterrupts>
 8002de8:	4603      	mov	r3, r0
 8002dea:	f003 0304 	and.w	r3, r3, #4
 8002dee:	2b04      	cmp	r3, #4
 8002df0:	d115      	bne.n	8002e1e <HAL_PCD_IRQHandler+0x93c>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	685b      	ldr	r3, [r3, #4]
 8002df8:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8002dfa:	69bb      	ldr	r3, [r7, #24]
 8002dfc:	f003 0304 	and.w	r3, r3, #4
 8002e00:	2b00      	cmp	r3, #0
 8002e02:	d002      	beq.n	8002e0a <HAL_PCD_IRQHandler+0x928>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8002e04:	6878      	ldr	r0, [r7, #4]
 8002e06:	f005 ff65 	bl	8008cd4 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	6859      	ldr	r1, [r3, #4]
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	69ba      	ldr	r2, [r7, #24]
 8002e16:	430a      	orrs	r2, r1
 8002e18:	605a      	str	r2, [r3, #4]
 8002e1a:	e000      	b.n	8002e1e <HAL_PCD_IRQHandler+0x93c>
      return;
 8002e1c:	bf00      	nop
    }
  }
}
 8002e1e:	3734      	adds	r7, #52	@ 0x34
 8002e20:	46bd      	mov	sp, r7
 8002e22:	bd90      	pop	{r4, r7, pc}

08002e24 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8002e24:	b580      	push	{r7, lr}
 8002e26:	b082      	sub	sp, #8
 8002e28:	af00      	add	r7, sp, #0
 8002e2a:	6078      	str	r0, [r7, #4]
 8002e2c:	460b      	mov	r3, r1
 8002e2e:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8002e36:	2b01      	cmp	r3, #1
 8002e38:	d101      	bne.n	8002e3e <HAL_PCD_SetAddress+0x1a>
 8002e3a:	2302      	movs	r3, #2
 8002e3c:	e012      	b.n	8002e64 <HAL_PCD_SetAddress+0x40>
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	2201      	movs	r2, #1
 8002e42:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	78fa      	ldrb	r2, [r7, #3]
 8002e4a:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	78fa      	ldrb	r2, [r7, #3]
 8002e52:	4611      	mov	r1, r2
 8002e54:	4618      	mov	r0, r3
 8002e56:	f003 fa4f 	bl	80062f8 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	2200      	movs	r2, #0
 8002e5e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8002e62:	2300      	movs	r3, #0
}
 8002e64:	4618      	mov	r0, r3
 8002e66:	3708      	adds	r7, #8
 8002e68:	46bd      	mov	sp, r7
 8002e6a:	bd80      	pop	{r7, pc}

08002e6c <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8002e6c:	b580      	push	{r7, lr}
 8002e6e:	b084      	sub	sp, #16
 8002e70:	af00      	add	r7, sp, #0
 8002e72:	6078      	str	r0, [r7, #4]
 8002e74:	4608      	mov	r0, r1
 8002e76:	4611      	mov	r1, r2
 8002e78:	461a      	mov	r2, r3
 8002e7a:	4603      	mov	r3, r0
 8002e7c:	70fb      	strb	r3, [r7, #3]
 8002e7e:	460b      	mov	r3, r1
 8002e80:	803b      	strh	r3, [r7, #0]
 8002e82:	4613      	mov	r3, r2
 8002e84:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 8002e86:	2300      	movs	r3, #0
 8002e88:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8002e8a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002e8e:	2b00      	cmp	r3, #0
 8002e90:	da0f      	bge.n	8002eb2 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002e92:	78fb      	ldrb	r3, [r7, #3]
 8002e94:	f003 020f 	and.w	r2, r3, #15
 8002e98:	4613      	mov	r3, r2
 8002e9a:	00db      	lsls	r3, r3, #3
 8002e9c:	4413      	add	r3, r2
 8002e9e:	009b      	lsls	r3, r3, #2
 8002ea0:	3310      	adds	r3, #16
 8002ea2:	687a      	ldr	r2, [r7, #4]
 8002ea4:	4413      	add	r3, r2
 8002ea6:	3304      	adds	r3, #4
 8002ea8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002eaa:	68fb      	ldr	r3, [r7, #12]
 8002eac:	2201      	movs	r2, #1
 8002eae:	705a      	strb	r2, [r3, #1]
 8002eb0:	e00f      	b.n	8002ed2 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002eb2:	78fb      	ldrb	r3, [r7, #3]
 8002eb4:	f003 020f 	and.w	r2, r3, #15
 8002eb8:	4613      	mov	r3, r2
 8002eba:	00db      	lsls	r3, r3, #3
 8002ebc:	4413      	add	r3, r2
 8002ebe:	009b      	lsls	r3, r3, #2
 8002ec0:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002ec4:	687a      	ldr	r2, [r7, #4]
 8002ec6:	4413      	add	r3, r2
 8002ec8:	3304      	adds	r3, #4
 8002eca:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002ecc:	68fb      	ldr	r3, [r7, #12]
 8002ece:	2200      	movs	r2, #0
 8002ed0:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8002ed2:	78fb      	ldrb	r3, [r7, #3]
 8002ed4:	f003 030f 	and.w	r3, r3, #15
 8002ed8:	b2da      	uxtb	r2, r3
 8002eda:	68fb      	ldr	r3, [r7, #12]
 8002edc:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 8002ede:	883b      	ldrh	r3, [r7, #0]
 8002ee0:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8002ee4:	68fb      	ldr	r3, [r7, #12]
 8002ee6:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	78ba      	ldrb	r2, [r7, #2]
 8002eec:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8002eee:	68fb      	ldr	r3, [r7, #12]
 8002ef0:	785b      	ldrb	r3, [r3, #1]
 8002ef2:	2b00      	cmp	r3, #0
 8002ef4:	d004      	beq.n	8002f00 <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8002ef6:	68fb      	ldr	r3, [r7, #12]
 8002ef8:	781b      	ldrb	r3, [r3, #0]
 8002efa:	461a      	mov	r2, r3
 8002efc:	68fb      	ldr	r3, [r7, #12]
 8002efe:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8002f00:	78bb      	ldrb	r3, [r7, #2]
 8002f02:	2b02      	cmp	r3, #2
 8002f04:	d102      	bne.n	8002f0c <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 8002f06:	68fb      	ldr	r3, [r7, #12]
 8002f08:	2200      	movs	r2, #0
 8002f0a:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8002f12:	2b01      	cmp	r3, #1
 8002f14:	d101      	bne.n	8002f1a <HAL_PCD_EP_Open+0xae>
 8002f16:	2302      	movs	r3, #2
 8002f18:	e00e      	b.n	8002f38 <HAL_PCD_EP_Open+0xcc>
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	2201      	movs	r2, #1
 8002f1e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	68f9      	ldr	r1, [r7, #12]
 8002f28:	4618      	mov	r0, r3
 8002f2a:	f002 fbcf 	bl	80056cc <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	2200      	movs	r2, #0
 8002f32:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 8002f36:	7afb      	ldrb	r3, [r7, #11]
}
 8002f38:	4618      	mov	r0, r3
 8002f3a:	3710      	adds	r7, #16
 8002f3c:	46bd      	mov	sp, r7
 8002f3e:	bd80      	pop	{r7, pc}

08002f40 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002f40:	b580      	push	{r7, lr}
 8002f42:	b084      	sub	sp, #16
 8002f44:	af00      	add	r7, sp, #0
 8002f46:	6078      	str	r0, [r7, #4]
 8002f48:	460b      	mov	r3, r1
 8002f4a:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8002f4c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002f50:	2b00      	cmp	r3, #0
 8002f52:	da0f      	bge.n	8002f74 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002f54:	78fb      	ldrb	r3, [r7, #3]
 8002f56:	f003 020f 	and.w	r2, r3, #15
 8002f5a:	4613      	mov	r3, r2
 8002f5c:	00db      	lsls	r3, r3, #3
 8002f5e:	4413      	add	r3, r2
 8002f60:	009b      	lsls	r3, r3, #2
 8002f62:	3310      	adds	r3, #16
 8002f64:	687a      	ldr	r2, [r7, #4]
 8002f66:	4413      	add	r3, r2
 8002f68:	3304      	adds	r3, #4
 8002f6a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002f6c:	68fb      	ldr	r3, [r7, #12]
 8002f6e:	2201      	movs	r2, #1
 8002f70:	705a      	strb	r2, [r3, #1]
 8002f72:	e00f      	b.n	8002f94 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002f74:	78fb      	ldrb	r3, [r7, #3]
 8002f76:	f003 020f 	and.w	r2, r3, #15
 8002f7a:	4613      	mov	r3, r2
 8002f7c:	00db      	lsls	r3, r3, #3
 8002f7e:	4413      	add	r3, r2
 8002f80:	009b      	lsls	r3, r3, #2
 8002f82:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002f86:	687a      	ldr	r2, [r7, #4]
 8002f88:	4413      	add	r3, r2
 8002f8a:	3304      	adds	r3, #4
 8002f8c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002f8e:	68fb      	ldr	r3, [r7, #12]
 8002f90:	2200      	movs	r2, #0
 8002f92:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8002f94:	78fb      	ldrb	r3, [r7, #3]
 8002f96:	f003 030f 	and.w	r3, r3, #15
 8002f9a:	b2da      	uxtb	r2, r3
 8002f9c:	68fb      	ldr	r3, [r7, #12]
 8002f9e:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8002fa6:	2b01      	cmp	r3, #1
 8002fa8:	d101      	bne.n	8002fae <HAL_PCD_EP_Close+0x6e>
 8002faa:	2302      	movs	r3, #2
 8002fac:	e00e      	b.n	8002fcc <HAL_PCD_EP_Close+0x8c>
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	2201      	movs	r2, #1
 8002fb2:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	68f9      	ldr	r1, [r7, #12]
 8002fbc:	4618      	mov	r0, r3
 8002fbe:	f002 fc0d 	bl	80057dc <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	2200      	movs	r2, #0
 8002fc6:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 8002fca:	2300      	movs	r3, #0
}
 8002fcc:	4618      	mov	r0, r3
 8002fce:	3710      	adds	r7, #16
 8002fd0:	46bd      	mov	sp, r7
 8002fd2:	bd80      	pop	{r7, pc}

08002fd4 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8002fd4:	b580      	push	{r7, lr}
 8002fd6:	b086      	sub	sp, #24
 8002fd8:	af00      	add	r7, sp, #0
 8002fda:	60f8      	str	r0, [r7, #12]
 8002fdc:	607a      	str	r2, [r7, #4]
 8002fde:	603b      	str	r3, [r7, #0]
 8002fe0:	460b      	mov	r3, r1
 8002fe2:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002fe4:	7afb      	ldrb	r3, [r7, #11]
 8002fe6:	f003 020f 	and.w	r2, r3, #15
 8002fea:	4613      	mov	r3, r2
 8002fec:	00db      	lsls	r3, r3, #3
 8002fee:	4413      	add	r3, r2
 8002ff0:	009b      	lsls	r3, r3, #2
 8002ff2:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002ff6:	68fa      	ldr	r2, [r7, #12]
 8002ff8:	4413      	add	r3, r2
 8002ffa:	3304      	adds	r3, #4
 8002ffc:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8002ffe:	697b      	ldr	r3, [r7, #20]
 8003000:	687a      	ldr	r2, [r7, #4]
 8003002:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8003004:	697b      	ldr	r3, [r7, #20]
 8003006:	683a      	ldr	r2, [r7, #0]
 8003008:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 800300a:	697b      	ldr	r3, [r7, #20]
 800300c:	2200      	movs	r2, #0
 800300e:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 8003010:	697b      	ldr	r3, [r7, #20]
 8003012:	2200      	movs	r2, #0
 8003014:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003016:	7afb      	ldrb	r3, [r7, #11]
 8003018:	f003 030f 	and.w	r3, r3, #15
 800301c:	b2da      	uxtb	r2, r3
 800301e:	697b      	ldr	r3, [r7, #20]
 8003020:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8003022:	68fb      	ldr	r3, [r7, #12]
 8003024:	799b      	ldrb	r3, [r3, #6]
 8003026:	2b01      	cmp	r3, #1
 8003028:	d102      	bne.n	8003030 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 800302a:	687a      	ldr	r2, [r7, #4]
 800302c:	697b      	ldr	r3, [r7, #20]
 800302e:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8003030:	68fb      	ldr	r3, [r7, #12]
 8003032:	6818      	ldr	r0, [r3, #0]
 8003034:	68fb      	ldr	r3, [r7, #12]
 8003036:	799b      	ldrb	r3, [r3, #6]
 8003038:	461a      	mov	r2, r3
 800303a:	6979      	ldr	r1, [r7, #20]
 800303c:	f002 fcaa 	bl	8005994 <USB_EPStartXfer>

  return HAL_OK;
 8003040:	2300      	movs	r3, #0
}
 8003042:	4618      	mov	r0, r3
 8003044:	3718      	adds	r7, #24
 8003046:	46bd      	mov	sp, r7
 8003048:	bd80      	pop	{r7, pc}

0800304a <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 800304a:	b480      	push	{r7}
 800304c:	b083      	sub	sp, #12
 800304e:	af00      	add	r7, sp, #0
 8003050:	6078      	str	r0, [r7, #4]
 8003052:	460b      	mov	r3, r1
 8003054:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8003056:	78fb      	ldrb	r3, [r7, #3]
 8003058:	f003 020f 	and.w	r2, r3, #15
 800305c:	6879      	ldr	r1, [r7, #4]
 800305e:	4613      	mov	r3, r2
 8003060:	00db      	lsls	r3, r3, #3
 8003062:	4413      	add	r3, r2
 8003064:	009b      	lsls	r3, r3, #2
 8003066:	440b      	add	r3, r1
 8003068:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 800306c:	681b      	ldr	r3, [r3, #0]
}
 800306e:	4618      	mov	r0, r3
 8003070:	370c      	adds	r7, #12
 8003072:	46bd      	mov	sp, r7
 8003074:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003078:	4770      	bx	lr

0800307a <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800307a:	b580      	push	{r7, lr}
 800307c:	b086      	sub	sp, #24
 800307e:	af00      	add	r7, sp, #0
 8003080:	60f8      	str	r0, [r7, #12]
 8003082:	607a      	str	r2, [r7, #4]
 8003084:	603b      	str	r3, [r7, #0]
 8003086:	460b      	mov	r3, r1
 8003088:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800308a:	7afb      	ldrb	r3, [r7, #11]
 800308c:	f003 020f 	and.w	r2, r3, #15
 8003090:	4613      	mov	r3, r2
 8003092:	00db      	lsls	r3, r3, #3
 8003094:	4413      	add	r3, r2
 8003096:	009b      	lsls	r3, r3, #2
 8003098:	3310      	adds	r3, #16
 800309a:	68fa      	ldr	r2, [r7, #12]
 800309c:	4413      	add	r3, r2
 800309e:	3304      	adds	r3, #4
 80030a0:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80030a2:	697b      	ldr	r3, [r7, #20]
 80030a4:	687a      	ldr	r2, [r7, #4]
 80030a6:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 80030a8:	697b      	ldr	r3, [r7, #20]
 80030aa:	683a      	ldr	r2, [r7, #0]
 80030ac:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 80030ae:	697b      	ldr	r3, [r7, #20]
 80030b0:	2200      	movs	r2, #0
 80030b2:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 80030b4:	697b      	ldr	r3, [r7, #20]
 80030b6:	2201      	movs	r2, #1
 80030b8:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80030ba:	7afb      	ldrb	r3, [r7, #11]
 80030bc:	f003 030f 	and.w	r3, r3, #15
 80030c0:	b2da      	uxtb	r2, r3
 80030c2:	697b      	ldr	r3, [r7, #20]
 80030c4:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 80030c6:	68fb      	ldr	r3, [r7, #12]
 80030c8:	799b      	ldrb	r3, [r3, #6]
 80030ca:	2b01      	cmp	r3, #1
 80030cc:	d102      	bne.n	80030d4 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 80030ce:	687a      	ldr	r2, [r7, #4]
 80030d0:	697b      	ldr	r3, [r7, #20]
 80030d2:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80030d4:	68fb      	ldr	r3, [r7, #12]
 80030d6:	6818      	ldr	r0, [r3, #0]
 80030d8:	68fb      	ldr	r3, [r7, #12]
 80030da:	799b      	ldrb	r3, [r3, #6]
 80030dc:	461a      	mov	r2, r3
 80030de:	6979      	ldr	r1, [r7, #20]
 80030e0:	f002 fc58 	bl	8005994 <USB_EPStartXfer>

  return HAL_OK;
 80030e4:	2300      	movs	r3, #0
}
 80030e6:	4618      	mov	r0, r3
 80030e8:	3718      	adds	r7, #24
 80030ea:	46bd      	mov	sp, r7
 80030ec:	bd80      	pop	{r7, pc}

080030ee <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80030ee:	b580      	push	{r7, lr}
 80030f0:	b084      	sub	sp, #16
 80030f2:	af00      	add	r7, sp, #0
 80030f4:	6078      	str	r0, [r7, #4]
 80030f6:	460b      	mov	r3, r1
 80030f8:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 80030fa:	78fb      	ldrb	r3, [r7, #3]
 80030fc:	f003 030f 	and.w	r3, r3, #15
 8003100:	687a      	ldr	r2, [r7, #4]
 8003102:	7912      	ldrb	r2, [r2, #4]
 8003104:	4293      	cmp	r3, r2
 8003106:	d901      	bls.n	800310c <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8003108:	2301      	movs	r3, #1
 800310a:	e04f      	b.n	80031ac <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800310c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003110:	2b00      	cmp	r3, #0
 8003112:	da0f      	bge.n	8003134 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003114:	78fb      	ldrb	r3, [r7, #3]
 8003116:	f003 020f 	and.w	r2, r3, #15
 800311a:	4613      	mov	r3, r2
 800311c:	00db      	lsls	r3, r3, #3
 800311e:	4413      	add	r3, r2
 8003120:	009b      	lsls	r3, r3, #2
 8003122:	3310      	adds	r3, #16
 8003124:	687a      	ldr	r2, [r7, #4]
 8003126:	4413      	add	r3, r2
 8003128:	3304      	adds	r3, #4
 800312a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800312c:	68fb      	ldr	r3, [r7, #12]
 800312e:	2201      	movs	r2, #1
 8003130:	705a      	strb	r2, [r3, #1]
 8003132:	e00d      	b.n	8003150 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8003134:	78fa      	ldrb	r2, [r7, #3]
 8003136:	4613      	mov	r3, r2
 8003138:	00db      	lsls	r3, r3, #3
 800313a:	4413      	add	r3, r2
 800313c:	009b      	lsls	r3, r3, #2
 800313e:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8003142:	687a      	ldr	r2, [r7, #4]
 8003144:	4413      	add	r3, r2
 8003146:	3304      	adds	r3, #4
 8003148:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800314a:	68fb      	ldr	r3, [r7, #12]
 800314c:	2200      	movs	r2, #0
 800314e:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	2201      	movs	r2, #1
 8003154:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003156:	78fb      	ldrb	r3, [r7, #3]
 8003158:	f003 030f 	and.w	r3, r3, #15
 800315c:	b2da      	uxtb	r2, r3
 800315e:	68fb      	ldr	r3, [r7, #12]
 8003160:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8003168:	2b01      	cmp	r3, #1
 800316a:	d101      	bne.n	8003170 <HAL_PCD_EP_SetStall+0x82>
 800316c:	2302      	movs	r3, #2
 800316e:	e01d      	b.n	80031ac <HAL_PCD_EP_SetStall+0xbe>
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	2201      	movs	r2, #1
 8003174:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	68f9      	ldr	r1, [r7, #12]
 800317e:	4618      	mov	r0, r3
 8003180:	f002 ffe6 	bl	8006150 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8003184:	78fb      	ldrb	r3, [r7, #3]
 8003186:	f003 030f 	and.w	r3, r3, #15
 800318a:	2b00      	cmp	r3, #0
 800318c:	d109      	bne.n	80031a2 <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	6818      	ldr	r0, [r3, #0]
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	7999      	ldrb	r1, [r3, #6]
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800319c:	461a      	mov	r2, r3
 800319e:	f003 f9d7 	bl	8006550 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	2200      	movs	r2, #0
 80031a6:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80031aa:	2300      	movs	r3, #0
}
 80031ac:	4618      	mov	r0, r3
 80031ae:	3710      	adds	r7, #16
 80031b0:	46bd      	mov	sp, r7
 80031b2:	bd80      	pop	{r7, pc}

080031b4 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80031b4:	b580      	push	{r7, lr}
 80031b6:	b084      	sub	sp, #16
 80031b8:	af00      	add	r7, sp, #0
 80031ba:	6078      	str	r0, [r7, #4]
 80031bc:	460b      	mov	r3, r1
 80031be:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 80031c0:	78fb      	ldrb	r3, [r7, #3]
 80031c2:	f003 030f 	and.w	r3, r3, #15
 80031c6:	687a      	ldr	r2, [r7, #4]
 80031c8:	7912      	ldrb	r2, [r2, #4]
 80031ca:	4293      	cmp	r3, r2
 80031cc:	d901      	bls.n	80031d2 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 80031ce:	2301      	movs	r3, #1
 80031d0:	e042      	b.n	8003258 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80031d2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80031d6:	2b00      	cmp	r3, #0
 80031d8:	da0f      	bge.n	80031fa <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80031da:	78fb      	ldrb	r3, [r7, #3]
 80031dc:	f003 020f 	and.w	r2, r3, #15
 80031e0:	4613      	mov	r3, r2
 80031e2:	00db      	lsls	r3, r3, #3
 80031e4:	4413      	add	r3, r2
 80031e6:	009b      	lsls	r3, r3, #2
 80031e8:	3310      	adds	r3, #16
 80031ea:	687a      	ldr	r2, [r7, #4]
 80031ec:	4413      	add	r3, r2
 80031ee:	3304      	adds	r3, #4
 80031f0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80031f2:	68fb      	ldr	r3, [r7, #12]
 80031f4:	2201      	movs	r2, #1
 80031f6:	705a      	strb	r2, [r3, #1]
 80031f8:	e00f      	b.n	800321a <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80031fa:	78fb      	ldrb	r3, [r7, #3]
 80031fc:	f003 020f 	and.w	r2, r3, #15
 8003200:	4613      	mov	r3, r2
 8003202:	00db      	lsls	r3, r3, #3
 8003204:	4413      	add	r3, r2
 8003206:	009b      	lsls	r3, r3, #2
 8003208:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800320c:	687a      	ldr	r2, [r7, #4]
 800320e:	4413      	add	r3, r2
 8003210:	3304      	adds	r3, #4
 8003212:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003214:	68fb      	ldr	r3, [r7, #12]
 8003216:	2200      	movs	r2, #0
 8003218:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 800321a:	68fb      	ldr	r3, [r7, #12]
 800321c:	2200      	movs	r2, #0
 800321e:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003220:	78fb      	ldrb	r3, [r7, #3]
 8003222:	f003 030f 	and.w	r3, r3, #15
 8003226:	b2da      	uxtb	r2, r3
 8003228:	68fb      	ldr	r3, [r7, #12]
 800322a:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8003232:	2b01      	cmp	r3, #1
 8003234:	d101      	bne.n	800323a <HAL_PCD_EP_ClrStall+0x86>
 8003236:	2302      	movs	r3, #2
 8003238:	e00e      	b.n	8003258 <HAL_PCD_EP_ClrStall+0xa4>
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	2201      	movs	r2, #1
 800323e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	68f9      	ldr	r1, [r7, #12]
 8003248:	4618      	mov	r0, r3
 800324a:	f002 ffef 	bl	800622c <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	2200      	movs	r2, #0
 8003252:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8003256:	2300      	movs	r3, #0
}
 8003258:	4618      	mov	r0, r3
 800325a:	3710      	adds	r7, #16
 800325c:	46bd      	mov	sp, r7
 800325e:	bd80      	pop	{r7, pc}

08003260 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003260:	b580      	push	{r7, lr}
 8003262:	b084      	sub	sp, #16
 8003264:	af00      	add	r7, sp, #0
 8003266:	6078      	str	r0, [r7, #4]
 8003268:	460b      	mov	r3, r1
 800326a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 800326c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003270:	2b00      	cmp	r3, #0
 8003272:	da0c      	bge.n	800328e <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003274:	78fb      	ldrb	r3, [r7, #3]
 8003276:	f003 020f 	and.w	r2, r3, #15
 800327a:	4613      	mov	r3, r2
 800327c:	00db      	lsls	r3, r3, #3
 800327e:	4413      	add	r3, r2
 8003280:	009b      	lsls	r3, r3, #2
 8003282:	3310      	adds	r3, #16
 8003284:	687a      	ldr	r2, [r7, #4]
 8003286:	4413      	add	r3, r2
 8003288:	3304      	adds	r3, #4
 800328a:	60fb      	str	r3, [r7, #12]
 800328c:	e00c      	b.n	80032a8 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800328e:	78fb      	ldrb	r3, [r7, #3]
 8003290:	f003 020f 	and.w	r2, r3, #15
 8003294:	4613      	mov	r3, r2
 8003296:	00db      	lsls	r3, r3, #3
 8003298:	4413      	add	r3, r2
 800329a:	009b      	lsls	r3, r3, #2
 800329c:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80032a0:	687a      	ldr	r2, [r7, #4]
 80032a2:	4413      	add	r3, r2
 80032a4:	3304      	adds	r3, #4
 80032a6:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	68f9      	ldr	r1, [r7, #12]
 80032ae:	4618      	mov	r0, r3
 80032b0:	f002 fe0e 	bl	8005ed0 <USB_EPStopXfer>
 80032b4:	4603      	mov	r3, r0
 80032b6:	72fb      	strb	r3, [r7, #11]

  return ret;
 80032b8:	7afb      	ldrb	r3, [r7, #11]
}
 80032ba:	4618      	mov	r0, r3
 80032bc:	3710      	adds	r7, #16
 80032be:	46bd      	mov	sp, r7
 80032c0:	bd80      	pop	{r7, pc}

080032c2 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80032c2:	b580      	push	{r7, lr}
 80032c4:	b08a      	sub	sp, #40	@ 0x28
 80032c6:	af02      	add	r7, sp, #8
 80032c8:	6078      	str	r0, [r7, #4]
 80032ca:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80032d2:	697b      	ldr	r3, [r7, #20]
 80032d4:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 80032d6:	683a      	ldr	r2, [r7, #0]
 80032d8:	4613      	mov	r3, r2
 80032da:	00db      	lsls	r3, r3, #3
 80032dc:	4413      	add	r3, r2
 80032de:	009b      	lsls	r3, r3, #2
 80032e0:	3310      	adds	r3, #16
 80032e2:	687a      	ldr	r2, [r7, #4]
 80032e4:	4413      	add	r3, r2
 80032e6:	3304      	adds	r3, #4
 80032e8:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 80032ea:	68fb      	ldr	r3, [r7, #12]
 80032ec:	695a      	ldr	r2, [r3, #20]
 80032ee:	68fb      	ldr	r3, [r7, #12]
 80032f0:	691b      	ldr	r3, [r3, #16]
 80032f2:	429a      	cmp	r2, r3
 80032f4:	d901      	bls.n	80032fa <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 80032f6:	2301      	movs	r3, #1
 80032f8:	e06b      	b.n	80033d2 <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 80032fa:	68fb      	ldr	r3, [r7, #12]
 80032fc:	691a      	ldr	r2, [r3, #16]
 80032fe:	68fb      	ldr	r3, [r7, #12]
 8003300:	695b      	ldr	r3, [r3, #20]
 8003302:	1ad3      	subs	r3, r2, r3
 8003304:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8003306:	68fb      	ldr	r3, [r7, #12]
 8003308:	689b      	ldr	r3, [r3, #8]
 800330a:	69fa      	ldr	r2, [r7, #28]
 800330c:	429a      	cmp	r2, r3
 800330e:	d902      	bls.n	8003316 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8003310:	68fb      	ldr	r3, [r7, #12]
 8003312:	689b      	ldr	r3, [r3, #8]
 8003314:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8003316:	69fb      	ldr	r3, [r7, #28]
 8003318:	3303      	adds	r3, #3
 800331a:	089b      	lsrs	r3, r3, #2
 800331c:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800331e:	e02a      	b.n	8003376 <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	691a      	ldr	r2, [r3, #16]
 8003324:	68fb      	ldr	r3, [r7, #12]
 8003326:	695b      	ldr	r3, [r3, #20]
 8003328:	1ad3      	subs	r3, r2, r3
 800332a:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 800332c:	68fb      	ldr	r3, [r7, #12]
 800332e:	689b      	ldr	r3, [r3, #8]
 8003330:	69fa      	ldr	r2, [r7, #28]
 8003332:	429a      	cmp	r2, r3
 8003334:	d902      	bls.n	800333c <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8003336:	68fb      	ldr	r3, [r7, #12]
 8003338:	689b      	ldr	r3, [r3, #8]
 800333a:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 800333c:	69fb      	ldr	r3, [r7, #28]
 800333e:	3303      	adds	r3, #3
 8003340:	089b      	lsrs	r3, r3, #2
 8003342:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8003344:	68fb      	ldr	r3, [r7, #12]
 8003346:	68d9      	ldr	r1, [r3, #12]
 8003348:	683b      	ldr	r3, [r7, #0]
 800334a:	b2da      	uxtb	r2, r3
 800334c:	69fb      	ldr	r3, [r7, #28]
 800334e:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8003354:	9300      	str	r3, [sp, #0]
 8003356:	4603      	mov	r3, r0
 8003358:	6978      	ldr	r0, [r7, #20]
 800335a:	f002 fe63 	bl	8006024 <USB_WritePacket>

    ep->xfer_buff  += len;
 800335e:	68fb      	ldr	r3, [r7, #12]
 8003360:	68da      	ldr	r2, [r3, #12]
 8003362:	69fb      	ldr	r3, [r7, #28]
 8003364:	441a      	add	r2, r3
 8003366:	68fb      	ldr	r3, [r7, #12]
 8003368:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 800336a:	68fb      	ldr	r3, [r7, #12]
 800336c:	695a      	ldr	r2, [r3, #20]
 800336e:	69fb      	ldr	r3, [r7, #28]
 8003370:	441a      	add	r2, r3
 8003372:	68fb      	ldr	r3, [r7, #12]
 8003374:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8003376:	683b      	ldr	r3, [r7, #0]
 8003378:	015a      	lsls	r2, r3, #5
 800337a:	693b      	ldr	r3, [r7, #16]
 800337c:	4413      	add	r3, r2
 800337e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003382:	699b      	ldr	r3, [r3, #24]
 8003384:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8003386:	69ba      	ldr	r2, [r7, #24]
 8003388:	429a      	cmp	r2, r3
 800338a:	d809      	bhi.n	80033a0 <PCD_WriteEmptyTxFifo+0xde>
 800338c:	68fb      	ldr	r3, [r7, #12]
 800338e:	695a      	ldr	r2, [r3, #20]
 8003390:	68fb      	ldr	r3, [r7, #12]
 8003392:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8003394:	429a      	cmp	r2, r3
 8003396:	d203      	bcs.n	80033a0 <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8003398:	68fb      	ldr	r3, [r7, #12]
 800339a:	691b      	ldr	r3, [r3, #16]
 800339c:	2b00      	cmp	r3, #0
 800339e:	d1bf      	bne.n	8003320 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 80033a0:	68fb      	ldr	r3, [r7, #12]
 80033a2:	691a      	ldr	r2, [r3, #16]
 80033a4:	68fb      	ldr	r3, [r7, #12]
 80033a6:	695b      	ldr	r3, [r3, #20]
 80033a8:	429a      	cmp	r2, r3
 80033aa:	d811      	bhi.n	80033d0 <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80033ac:	683b      	ldr	r3, [r7, #0]
 80033ae:	f003 030f 	and.w	r3, r3, #15
 80033b2:	2201      	movs	r2, #1
 80033b4:	fa02 f303 	lsl.w	r3, r2, r3
 80033b8:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80033ba:	693b      	ldr	r3, [r7, #16]
 80033bc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80033c0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80033c2:	68bb      	ldr	r3, [r7, #8]
 80033c4:	43db      	mvns	r3, r3
 80033c6:	6939      	ldr	r1, [r7, #16]
 80033c8:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80033cc:	4013      	ands	r3, r2
 80033ce:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 80033d0:	2300      	movs	r3, #0
}
 80033d2:	4618      	mov	r0, r3
 80033d4:	3720      	adds	r7, #32
 80033d6:	46bd      	mov	sp, r7
 80033d8:	bd80      	pop	{r7, pc}
	...

080033dc <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80033dc:	b580      	push	{r7, lr}
 80033de:	b088      	sub	sp, #32
 80033e0:	af00      	add	r7, sp, #0
 80033e2:	6078      	str	r0, [r7, #4]
 80033e4:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80033ec:	69fb      	ldr	r3, [r7, #28]
 80033ee:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 80033f0:	69fb      	ldr	r3, [r7, #28]
 80033f2:	333c      	adds	r3, #60	@ 0x3c
 80033f4:	3304      	adds	r3, #4
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80033fa:	683b      	ldr	r3, [r7, #0]
 80033fc:	015a      	lsls	r2, r3, #5
 80033fe:	69bb      	ldr	r3, [r7, #24]
 8003400:	4413      	add	r3, r2
 8003402:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003406:	689b      	ldr	r3, [r3, #8]
 8003408:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	799b      	ldrb	r3, [r3, #6]
 800340e:	2b01      	cmp	r3, #1
 8003410:	d17b      	bne.n	800350a <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8003412:	693b      	ldr	r3, [r7, #16]
 8003414:	f003 0308 	and.w	r3, r3, #8
 8003418:	2b00      	cmp	r3, #0
 800341a:	d015      	beq.n	8003448 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800341c:	697b      	ldr	r3, [r7, #20]
 800341e:	4a61      	ldr	r2, [pc, #388]	@ (80035a4 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8003420:	4293      	cmp	r3, r2
 8003422:	f240 80b9 	bls.w	8003598 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8003426:	693b      	ldr	r3, [r7, #16]
 8003428:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800342c:	2b00      	cmp	r3, #0
 800342e:	f000 80b3 	beq.w	8003598 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8003432:	683b      	ldr	r3, [r7, #0]
 8003434:	015a      	lsls	r2, r3, #5
 8003436:	69bb      	ldr	r3, [r7, #24]
 8003438:	4413      	add	r3, r2
 800343a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800343e:	461a      	mov	r2, r3
 8003440:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003444:	6093      	str	r3, [r2, #8]
 8003446:	e0a7      	b.n	8003598 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8003448:	693b      	ldr	r3, [r7, #16]
 800344a:	f003 0320 	and.w	r3, r3, #32
 800344e:	2b00      	cmp	r3, #0
 8003450:	d009      	beq.n	8003466 <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8003452:	683b      	ldr	r3, [r7, #0]
 8003454:	015a      	lsls	r2, r3, #5
 8003456:	69bb      	ldr	r3, [r7, #24]
 8003458:	4413      	add	r3, r2
 800345a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800345e:	461a      	mov	r2, r3
 8003460:	2320      	movs	r3, #32
 8003462:	6093      	str	r3, [r2, #8]
 8003464:	e098      	b.n	8003598 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8003466:	693b      	ldr	r3, [r7, #16]
 8003468:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 800346c:	2b00      	cmp	r3, #0
 800346e:	f040 8093 	bne.w	8003598 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003472:	697b      	ldr	r3, [r7, #20]
 8003474:	4a4b      	ldr	r2, [pc, #300]	@ (80035a4 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8003476:	4293      	cmp	r3, r2
 8003478:	d90f      	bls.n	800349a <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800347a:	693b      	ldr	r3, [r7, #16]
 800347c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003480:	2b00      	cmp	r3, #0
 8003482:	d00a      	beq.n	800349a <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8003484:	683b      	ldr	r3, [r7, #0]
 8003486:	015a      	lsls	r2, r3, #5
 8003488:	69bb      	ldr	r3, [r7, #24]
 800348a:	4413      	add	r3, r2
 800348c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003490:	461a      	mov	r2, r3
 8003492:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003496:	6093      	str	r3, [r2, #8]
 8003498:	e07e      	b.n	8003598 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 800349a:	683a      	ldr	r2, [r7, #0]
 800349c:	4613      	mov	r3, r2
 800349e:	00db      	lsls	r3, r3, #3
 80034a0:	4413      	add	r3, r2
 80034a2:	009b      	lsls	r3, r3, #2
 80034a4:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80034a8:	687a      	ldr	r2, [r7, #4]
 80034aa:	4413      	add	r3, r2
 80034ac:	3304      	adds	r3, #4
 80034ae:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 80034b0:	68fb      	ldr	r3, [r7, #12]
 80034b2:	6a1a      	ldr	r2, [r3, #32]
 80034b4:	683b      	ldr	r3, [r7, #0]
 80034b6:	0159      	lsls	r1, r3, #5
 80034b8:	69bb      	ldr	r3, [r7, #24]
 80034ba:	440b      	add	r3, r1
 80034bc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80034c0:	691b      	ldr	r3, [r3, #16]
 80034c2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80034c6:	1ad2      	subs	r2, r2, r3
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 80034cc:	683b      	ldr	r3, [r7, #0]
 80034ce:	2b00      	cmp	r3, #0
 80034d0:	d114      	bne.n	80034fc <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 80034d2:	68fb      	ldr	r3, [r7, #12]
 80034d4:	691b      	ldr	r3, [r3, #16]
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	d109      	bne.n	80034ee <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	6818      	ldr	r0, [r3, #0]
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80034e4:	461a      	mov	r2, r3
 80034e6:	2101      	movs	r1, #1
 80034e8:	f003 f832 	bl	8006550 <USB_EP0_OutStart>
 80034ec:	e006      	b.n	80034fc <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 80034ee:	68fb      	ldr	r3, [r7, #12]
 80034f0:	68da      	ldr	r2, [r3, #12]
 80034f2:	68fb      	ldr	r3, [r7, #12]
 80034f4:	695b      	ldr	r3, [r3, #20]
 80034f6:	441a      	add	r2, r3
 80034f8:	68fb      	ldr	r3, [r7, #12]
 80034fa:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80034fc:	683b      	ldr	r3, [r7, #0]
 80034fe:	b2db      	uxtb	r3, r3
 8003500:	4619      	mov	r1, r3
 8003502:	6878      	ldr	r0, [r7, #4]
 8003504:	f005 fb14 	bl	8008b30 <HAL_PCD_DataOutStageCallback>
 8003508:	e046      	b.n	8003598 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 800350a:	697b      	ldr	r3, [r7, #20]
 800350c:	4a26      	ldr	r2, [pc, #152]	@ (80035a8 <PCD_EP_OutXfrComplete_int+0x1cc>)
 800350e:	4293      	cmp	r3, r2
 8003510:	d124      	bne.n	800355c <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8003512:	693b      	ldr	r3, [r7, #16]
 8003514:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003518:	2b00      	cmp	r3, #0
 800351a:	d00a      	beq.n	8003532 <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800351c:	683b      	ldr	r3, [r7, #0]
 800351e:	015a      	lsls	r2, r3, #5
 8003520:	69bb      	ldr	r3, [r7, #24]
 8003522:	4413      	add	r3, r2
 8003524:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003528:	461a      	mov	r2, r3
 800352a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800352e:	6093      	str	r3, [r2, #8]
 8003530:	e032      	b.n	8003598 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8003532:	693b      	ldr	r3, [r7, #16]
 8003534:	f003 0320 	and.w	r3, r3, #32
 8003538:	2b00      	cmp	r3, #0
 800353a:	d008      	beq.n	800354e <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800353c:	683b      	ldr	r3, [r7, #0]
 800353e:	015a      	lsls	r2, r3, #5
 8003540:	69bb      	ldr	r3, [r7, #24]
 8003542:	4413      	add	r3, r2
 8003544:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003548:	461a      	mov	r2, r3
 800354a:	2320      	movs	r3, #32
 800354c:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800354e:	683b      	ldr	r3, [r7, #0]
 8003550:	b2db      	uxtb	r3, r3
 8003552:	4619      	mov	r1, r3
 8003554:	6878      	ldr	r0, [r7, #4]
 8003556:	f005 faeb 	bl	8008b30 <HAL_PCD_DataOutStageCallback>
 800355a:	e01d      	b.n	8003598 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 800355c:	683b      	ldr	r3, [r7, #0]
 800355e:	2b00      	cmp	r3, #0
 8003560:	d114      	bne.n	800358c <PCD_EP_OutXfrComplete_int+0x1b0>
 8003562:	6879      	ldr	r1, [r7, #4]
 8003564:	683a      	ldr	r2, [r7, #0]
 8003566:	4613      	mov	r3, r2
 8003568:	00db      	lsls	r3, r3, #3
 800356a:	4413      	add	r3, r2
 800356c:	009b      	lsls	r3, r3, #2
 800356e:	440b      	add	r3, r1
 8003570:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	2b00      	cmp	r3, #0
 8003578:	d108      	bne.n	800358c <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	6818      	ldr	r0, [r3, #0]
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8003584:	461a      	mov	r2, r3
 8003586:	2100      	movs	r1, #0
 8003588:	f002 ffe2 	bl	8006550 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800358c:	683b      	ldr	r3, [r7, #0]
 800358e:	b2db      	uxtb	r3, r3
 8003590:	4619      	mov	r1, r3
 8003592:	6878      	ldr	r0, [r7, #4]
 8003594:	f005 facc 	bl	8008b30 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8003598:	2300      	movs	r3, #0
}
 800359a:	4618      	mov	r0, r3
 800359c:	3720      	adds	r7, #32
 800359e:	46bd      	mov	sp, r7
 80035a0:	bd80      	pop	{r7, pc}
 80035a2:	bf00      	nop
 80035a4:	4f54300a 	.word	0x4f54300a
 80035a8:	4f54310a 	.word	0x4f54310a

080035ac <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80035ac:	b580      	push	{r7, lr}
 80035ae:	b086      	sub	sp, #24
 80035b0:	af00      	add	r7, sp, #0
 80035b2:	6078      	str	r0, [r7, #4]
 80035b4:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80035bc:	697b      	ldr	r3, [r7, #20]
 80035be:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 80035c0:	697b      	ldr	r3, [r7, #20]
 80035c2:	333c      	adds	r3, #60	@ 0x3c
 80035c4:	3304      	adds	r3, #4
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80035ca:	683b      	ldr	r3, [r7, #0]
 80035cc:	015a      	lsls	r2, r3, #5
 80035ce:	693b      	ldr	r3, [r7, #16]
 80035d0:	4413      	add	r3, r2
 80035d2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80035d6:	689b      	ldr	r3, [r3, #8]
 80035d8:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80035da:	68fb      	ldr	r3, [r7, #12]
 80035dc:	4a15      	ldr	r2, [pc, #84]	@ (8003634 <PCD_EP_OutSetupPacket_int+0x88>)
 80035de:	4293      	cmp	r3, r2
 80035e0:	d90e      	bls.n	8003600 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80035e2:	68bb      	ldr	r3, [r7, #8]
 80035e4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80035e8:	2b00      	cmp	r3, #0
 80035ea:	d009      	beq.n	8003600 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80035ec:	683b      	ldr	r3, [r7, #0]
 80035ee:	015a      	lsls	r2, r3, #5
 80035f0:	693b      	ldr	r3, [r7, #16]
 80035f2:	4413      	add	r3, r2
 80035f4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80035f8:	461a      	mov	r2, r3
 80035fa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80035fe:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8003600:	6878      	ldr	r0, [r7, #4]
 8003602:	f005 fa83 	bl	8008b0c <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8003606:	68fb      	ldr	r3, [r7, #12]
 8003608:	4a0a      	ldr	r2, [pc, #40]	@ (8003634 <PCD_EP_OutSetupPacket_int+0x88>)
 800360a:	4293      	cmp	r3, r2
 800360c:	d90c      	bls.n	8003628 <PCD_EP_OutSetupPacket_int+0x7c>
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	799b      	ldrb	r3, [r3, #6]
 8003612:	2b01      	cmp	r3, #1
 8003614:	d108      	bne.n	8003628 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	6818      	ldr	r0, [r3, #0]
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8003620:	461a      	mov	r2, r3
 8003622:	2101      	movs	r1, #1
 8003624:	f002 ff94 	bl	8006550 <USB_EP0_OutStart>
  }

  return HAL_OK;
 8003628:	2300      	movs	r3, #0
}
 800362a:	4618      	mov	r0, r3
 800362c:	3718      	adds	r7, #24
 800362e:	46bd      	mov	sp, r7
 8003630:	bd80      	pop	{r7, pc}
 8003632:	bf00      	nop
 8003634:	4f54300a 	.word	0x4f54300a

08003638 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8003638:	b480      	push	{r7}
 800363a:	b085      	sub	sp, #20
 800363c:	af00      	add	r7, sp, #0
 800363e:	6078      	str	r0, [r7, #4]
 8003640:	460b      	mov	r3, r1
 8003642:	70fb      	strb	r3, [r7, #3]
 8003644:	4613      	mov	r3, r2
 8003646:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800364e:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8003650:	78fb      	ldrb	r3, [r7, #3]
 8003652:	2b00      	cmp	r3, #0
 8003654:	d107      	bne.n	8003666 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8003656:	883b      	ldrh	r3, [r7, #0]
 8003658:	0419      	lsls	r1, r3, #16
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	68ba      	ldr	r2, [r7, #8]
 8003660:	430a      	orrs	r2, r1
 8003662:	629a      	str	r2, [r3, #40]	@ 0x28
 8003664:	e028      	b.n	80036b8 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800366c:	0c1b      	lsrs	r3, r3, #16
 800366e:	68ba      	ldr	r2, [r7, #8]
 8003670:	4413      	add	r3, r2
 8003672:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8003674:	2300      	movs	r3, #0
 8003676:	73fb      	strb	r3, [r7, #15]
 8003678:	e00d      	b.n	8003696 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	681a      	ldr	r2, [r3, #0]
 800367e:	7bfb      	ldrb	r3, [r7, #15]
 8003680:	3340      	adds	r3, #64	@ 0x40
 8003682:	009b      	lsls	r3, r3, #2
 8003684:	4413      	add	r3, r2
 8003686:	685b      	ldr	r3, [r3, #4]
 8003688:	0c1b      	lsrs	r3, r3, #16
 800368a:	68ba      	ldr	r2, [r7, #8]
 800368c:	4413      	add	r3, r2
 800368e:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8003690:	7bfb      	ldrb	r3, [r7, #15]
 8003692:	3301      	adds	r3, #1
 8003694:	73fb      	strb	r3, [r7, #15]
 8003696:	7bfa      	ldrb	r2, [r7, #15]
 8003698:	78fb      	ldrb	r3, [r7, #3]
 800369a:	3b01      	subs	r3, #1
 800369c:	429a      	cmp	r2, r3
 800369e:	d3ec      	bcc.n	800367a <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 80036a0:	883b      	ldrh	r3, [r7, #0]
 80036a2:	0418      	lsls	r0, r3, #16
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	6819      	ldr	r1, [r3, #0]
 80036a8:	78fb      	ldrb	r3, [r7, #3]
 80036aa:	3b01      	subs	r3, #1
 80036ac:	68ba      	ldr	r2, [r7, #8]
 80036ae:	4302      	orrs	r2, r0
 80036b0:	3340      	adds	r3, #64	@ 0x40
 80036b2:	009b      	lsls	r3, r3, #2
 80036b4:	440b      	add	r3, r1
 80036b6:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 80036b8:	2300      	movs	r3, #0
}
 80036ba:	4618      	mov	r0, r3
 80036bc:	3714      	adds	r7, #20
 80036be:	46bd      	mov	sp, r7
 80036c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036c4:	4770      	bx	lr

080036c6 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 80036c6:	b480      	push	{r7}
 80036c8:	b083      	sub	sp, #12
 80036ca:	af00      	add	r7, sp, #0
 80036cc:	6078      	str	r0, [r7, #4]
 80036ce:	460b      	mov	r3, r1
 80036d0:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	887a      	ldrh	r2, [r7, #2]
 80036d8:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 80036da:	2300      	movs	r3, #0
}
 80036dc:	4618      	mov	r0, r3
 80036de:	370c      	adds	r7, #12
 80036e0:	46bd      	mov	sp, r7
 80036e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036e6:	4770      	bx	lr

080036e8 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 80036e8:	b480      	push	{r7}
 80036ea:	b083      	sub	sp, #12
 80036ec:	af00      	add	r7, sp, #0
 80036ee:	6078      	str	r0, [r7, #4]
 80036f0:	460b      	mov	r3, r1
 80036f2:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 80036f4:	bf00      	nop
 80036f6:	370c      	adds	r7, #12
 80036f8:	46bd      	mov	sp, r7
 80036fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036fe:	4770      	bx	lr

08003700 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003700:	b580      	push	{r7, lr}
 8003702:	b086      	sub	sp, #24
 8003704:	af00      	add	r7, sp, #0
 8003706:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	2b00      	cmp	r3, #0
 800370c:	d101      	bne.n	8003712 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800370e:	2301      	movs	r3, #1
 8003710:	e267      	b.n	8003be2 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	f003 0301 	and.w	r3, r3, #1
 800371a:	2b00      	cmp	r3, #0
 800371c:	d075      	beq.n	800380a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800371e:	4b88      	ldr	r3, [pc, #544]	@ (8003940 <HAL_RCC_OscConfig+0x240>)
 8003720:	689b      	ldr	r3, [r3, #8]
 8003722:	f003 030c 	and.w	r3, r3, #12
 8003726:	2b04      	cmp	r3, #4
 8003728:	d00c      	beq.n	8003744 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800372a:	4b85      	ldr	r3, [pc, #532]	@ (8003940 <HAL_RCC_OscConfig+0x240>)
 800372c:	689b      	ldr	r3, [r3, #8]
 800372e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8003732:	2b08      	cmp	r3, #8
 8003734:	d112      	bne.n	800375c <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003736:	4b82      	ldr	r3, [pc, #520]	@ (8003940 <HAL_RCC_OscConfig+0x240>)
 8003738:	685b      	ldr	r3, [r3, #4]
 800373a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800373e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003742:	d10b      	bne.n	800375c <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003744:	4b7e      	ldr	r3, [pc, #504]	@ (8003940 <HAL_RCC_OscConfig+0x240>)
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800374c:	2b00      	cmp	r3, #0
 800374e:	d05b      	beq.n	8003808 <HAL_RCC_OscConfig+0x108>
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	685b      	ldr	r3, [r3, #4]
 8003754:	2b00      	cmp	r3, #0
 8003756:	d157      	bne.n	8003808 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003758:	2301      	movs	r3, #1
 800375a:	e242      	b.n	8003be2 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	685b      	ldr	r3, [r3, #4]
 8003760:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003764:	d106      	bne.n	8003774 <HAL_RCC_OscConfig+0x74>
 8003766:	4b76      	ldr	r3, [pc, #472]	@ (8003940 <HAL_RCC_OscConfig+0x240>)
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	4a75      	ldr	r2, [pc, #468]	@ (8003940 <HAL_RCC_OscConfig+0x240>)
 800376c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003770:	6013      	str	r3, [r2, #0]
 8003772:	e01d      	b.n	80037b0 <HAL_RCC_OscConfig+0xb0>
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	685b      	ldr	r3, [r3, #4]
 8003778:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800377c:	d10c      	bne.n	8003798 <HAL_RCC_OscConfig+0x98>
 800377e:	4b70      	ldr	r3, [pc, #448]	@ (8003940 <HAL_RCC_OscConfig+0x240>)
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	4a6f      	ldr	r2, [pc, #444]	@ (8003940 <HAL_RCC_OscConfig+0x240>)
 8003784:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003788:	6013      	str	r3, [r2, #0]
 800378a:	4b6d      	ldr	r3, [pc, #436]	@ (8003940 <HAL_RCC_OscConfig+0x240>)
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	4a6c      	ldr	r2, [pc, #432]	@ (8003940 <HAL_RCC_OscConfig+0x240>)
 8003790:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003794:	6013      	str	r3, [r2, #0]
 8003796:	e00b      	b.n	80037b0 <HAL_RCC_OscConfig+0xb0>
 8003798:	4b69      	ldr	r3, [pc, #420]	@ (8003940 <HAL_RCC_OscConfig+0x240>)
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	4a68      	ldr	r2, [pc, #416]	@ (8003940 <HAL_RCC_OscConfig+0x240>)
 800379e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80037a2:	6013      	str	r3, [r2, #0]
 80037a4:	4b66      	ldr	r3, [pc, #408]	@ (8003940 <HAL_RCC_OscConfig+0x240>)
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	4a65      	ldr	r2, [pc, #404]	@ (8003940 <HAL_RCC_OscConfig+0x240>)
 80037aa:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80037ae:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	685b      	ldr	r3, [r3, #4]
 80037b4:	2b00      	cmp	r3, #0
 80037b6:	d013      	beq.n	80037e0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80037b8:	f7fd fde4 	bl	8001384 <HAL_GetTick>
 80037bc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80037be:	e008      	b.n	80037d2 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80037c0:	f7fd fde0 	bl	8001384 <HAL_GetTick>
 80037c4:	4602      	mov	r2, r0
 80037c6:	693b      	ldr	r3, [r7, #16]
 80037c8:	1ad3      	subs	r3, r2, r3
 80037ca:	2b64      	cmp	r3, #100	@ 0x64
 80037cc:	d901      	bls.n	80037d2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80037ce:	2303      	movs	r3, #3
 80037d0:	e207      	b.n	8003be2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80037d2:	4b5b      	ldr	r3, [pc, #364]	@ (8003940 <HAL_RCC_OscConfig+0x240>)
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80037da:	2b00      	cmp	r3, #0
 80037dc:	d0f0      	beq.n	80037c0 <HAL_RCC_OscConfig+0xc0>
 80037de:	e014      	b.n	800380a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80037e0:	f7fd fdd0 	bl	8001384 <HAL_GetTick>
 80037e4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80037e6:	e008      	b.n	80037fa <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80037e8:	f7fd fdcc 	bl	8001384 <HAL_GetTick>
 80037ec:	4602      	mov	r2, r0
 80037ee:	693b      	ldr	r3, [r7, #16]
 80037f0:	1ad3      	subs	r3, r2, r3
 80037f2:	2b64      	cmp	r3, #100	@ 0x64
 80037f4:	d901      	bls.n	80037fa <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80037f6:	2303      	movs	r3, #3
 80037f8:	e1f3      	b.n	8003be2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80037fa:	4b51      	ldr	r3, [pc, #324]	@ (8003940 <HAL_RCC_OscConfig+0x240>)
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003802:	2b00      	cmp	r3, #0
 8003804:	d1f0      	bne.n	80037e8 <HAL_RCC_OscConfig+0xe8>
 8003806:	e000      	b.n	800380a <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003808:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	f003 0302 	and.w	r3, r3, #2
 8003812:	2b00      	cmp	r3, #0
 8003814:	d063      	beq.n	80038de <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8003816:	4b4a      	ldr	r3, [pc, #296]	@ (8003940 <HAL_RCC_OscConfig+0x240>)
 8003818:	689b      	ldr	r3, [r3, #8]
 800381a:	f003 030c 	and.w	r3, r3, #12
 800381e:	2b00      	cmp	r3, #0
 8003820:	d00b      	beq.n	800383a <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003822:	4b47      	ldr	r3, [pc, #284]	@ (8003940 <HAL_RCC_OscConfig+0x240>)
 8003824:	689b      	ldr	r3, [r3, #8]
 8003826:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800382a:	2b08      	cmp	r3, #8
 800382c:	d11c      	bne.n	8003868 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800382e:	4b44      	ldr	r3, [pc, #272]	@ (8003940 <HAL_RCC_OscConfig+0x240>)
 8003830:	685b      	ldr	r3, [r3, #4]
 8003832:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003836:	2b00      	cmp	r3, #0
 8003838:	d116      	bne.n	8003868 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800383a:	4b41      	ldr	r3, [pc, #260]	@ (8003940 <HAL_RCC_OscConfig+0x240>)
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	f003 0302 	and.w	r3, r3, #2
 8003842:	2b00      	cmp	r3, #0
 8003844:	d005      	beq.n	8003852 <HAL_RCC_OscConfig+0x152>
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	68db      	ldr	r3, [r3, #12]
 800384a:	2b01      	cmp	r3, #1
 800384c:	d001      	beq.n	8003852 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800384e:	2301      	movs	r3, #1
 8003850:	e1c7      	b.n	8003be2 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003852:	4b3b      	ldr	r3, [pc, #236]	@ (8003940 <HAL_RCC_OscConfig+0x240>)
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	691b      	ldr	r3, [r3, #16]
 800385e:	00db      	lsls	r3, r3, #3
 8003860:	4937      	ldr	r1, [pc, #220]	@ (8003940 <HAL_RCC_OscConfig+0x240>)
 8003862:	4313      	orrs	r3, r2
 8003864:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003866:	e03a      	b.n	80038de <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	68db      	ldr	r3, [r3, #12]
 800386c:	2b00      	cmp	r3, #0
 800386e:	d020      	beq.n	80038b2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003870:	4b34      	ldr	r3, [pc, #208]	@ (8003944 <HAL_RCC_OscConfig+0x244>)
 8003872:	2201      	movs	r2, #1
 8003874:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003876:	f7fd fd85 	bl	8001384 <HAL_GetTick>
 800387a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800387c:	e008      	b.n	8003890 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800387e:	f7fd fd81 	bl	8001384 <HAL_GetTick>
 8003882:	4602      	mov	r2, r0
 8003884:	693b      	ldr	r3, [r7, #16]
 8003886:	1ad3      	subs	r3, r2, r3
 8003888:	2b02      	cmp	r3, #2
 800388a:	d901      	bls.n	8003890 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800388c:	2303      	movs	r3, #3
 800388e:	e1a8      	b.n	8003be2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003890:	4b2b      	ldr	r3, [pc, #172]	@ (8003940 <HAL_RCC_OscConfig+0x240>)
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	f003 0302 	and.w	r3, r3, #2
 8003898:	2b00      	cmp	r3, #0
 800389a:	d0f0      	beq.n	800387e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800389c:	4b28      	ldr	r3, [pc, #160]	@ (8003940 <HAL_RCC_OscConfig+0x240>)
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	691b      	ldr	r3, [r3, #16]
 80038a8:	00db      	lsls	r3, r3, #3
 80038aa:	4925      	ldr	r1, [pc, #148]	@ (8003940 <HAL_RCC_OscConfig+0x240>)
 80038ac:	4313      	orrs	r3, r2
 80038ae:	600b      	str	r3, [r1, #0]
 80038b0:	e015      	b.n	80038de <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80038b2:	4b24      	ldr	r3, [pc, #144]	@ (8003944 <HAL_RCC_OscConfig+0x244>)
 80038b4:	2200      	movs	r2, #0
 80038b6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80038b8:	f7fd fd64 	bl	8001384 <HAL_GetTick>
 80038bc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80038be:	e008      	b.n	80038d2 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80038c0:	f7fd fd60 	bl	8001384 <HAL_GetTick>
 80038c4:	4602      	mov	r2, r0
 80038c6:	693b      	ldr	r3, [r7, #16]
 80038c8:	1ad3      	subs	r3, r2, r3
 80038ca:	2b02      	cmp	r3, #2
 80038cc:	d901      	bls.n	80038d2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80038ce:	2303      	movs	r3, #3
 80038d0:	e187      	b.n	8003be2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80038d2:	4b1b      	ldr	r3, [pc, #108]	@ (8003940 <HAL_RCC_OscConfig+0x240>)
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	f003 0302 	and.w	r3, r3, #2
 80038da:	2b00      	cmp	r3, #0
 80038dc:	d1f0      	bne.n	80038c0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	f003 0308 	and.w	r3, r3, #8
 80038e6:	2b00      	cmp	r3, #0
 80038e8:	d036      	beq.n	8003958 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	695b      	ldr	r3, [r3, #20]
 80038ee:	2b00      	cmp	r3, #0
 80038f0:	d016      	beq.n	8003920 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80038f2:	4b15      	ldr	r3, [pc, #84]	@ (8003948 <HAL_RCC_OscConfig+0x248>)
 80038f4:	2201      	movs	r2, #1
 80038f6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80038f8:	f7fd fd44 	bl	8001384 <HAL_GetTick>
 80038fc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80038fe:	e008      	b.n	8003912 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003900:	f7fd fd40 	bl	8001384 <HAL_GetTick>
 8003904:	4602      	mov	r2, r0
 8003906:	693b      	ldr	r3, [r7, #16]
 8003908:	1ad3      	subs	r3, r2, r3
 800390a:	2b02      	cmp	r3, #2
 800390c:	d901      	bls.n	8003912 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800390e:	2303      	movs	r3, #3
 8003910:	e167      	b.n	8003be2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003912:	4b0b      	ldr	r3, [pc, #44]	@ (8003940 <HAL_RCC_OscConfig+0x240>)
 8003914:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003916:	f003 0302 	and.w	r3, r3, #2
 800391a:	2b00      	cmp	r3, #0
 800391c:	d0f0      	beq.n	8003900 <HAL_RCC_OscConfig+0x200>
 800391e:	e01b      	b.n	8003958 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003920:	4b09      	ldr	r3, [pc, #36]	@ (8003948 <HAL_RCC_OscConfig+0x248>)
 8003922:	2200      	movs	r2, #0
 8003924:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003926:	f7fd fd2d 	bl	8001384 <HAL_GetTick>
 800392a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800392c:	e00e      	b.n	800394c <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800392e:	f7fd fd29 	bl	8001384 <HAL_GetTick>
 8003932:	4602      	mov	r2, r0
 8003934:	693b      	ldr	r3, [r7, #16]
 8003936:	1ad3      	subs	r3, r2, r3
 8003938:	2b02      	cmp	r3, #2
 800393a:	d907      	bls.n	800394c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800393c:	2303      	movs	r3, #3
 800393e:	e150      	b.n	8003be2 <HAL_RCC_OscConfig+0x4e2>
 8003940:	40023800 	.word	0x40023800
 8003944:	42470000 	.word	0x42470000
 8003948:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800394c:	4b88      	ldr	r3, [pc, #544]	@ (8003b70 <HAL_RCC_OscConfig+0x470>)
 800394e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003950:	f003 0302 	and.w	r3, r3, #2
 8003954:	2b00      	cmp	r3, #0
 8003956:	d1ea      	bne.n	800392e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	f003 0304 	and.w	r3, r3, #4
 8003960:	2b00      	cmp	r3, #0
 8003962:	f000 8097 	beq.w	8003a94 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003966:	2300      	movs	r3, #0
 8003968:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800396a:	4b81      	ldr	r3, [pc, #516]	@ (8003b70 <HAL_RCC_OscConfig+0x470>)
 800396c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800396e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003972:	2b00      	cmp	r3, #0
 8003974:	d10f      	bne.n	8003996 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003976:	2300      	movs	r3, #0
 8003978:	60bb      	str	r3, [r7, #8]
 800397a:	4b7d      	ldr	r3, [pc, #500]	@ (8003b70 <HAL_RCC_OscConfig+0x470>)
 800397c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800397e:	4a7c      	ldr	r2, [pc, #496]	@ (8003b70 <HAL_RCC_OscConfig+0x470>)
 8003980:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003984:	6413      	str	r3, [r2, #64]	@ 0x40
 8003986:	4b7a      	ldr	r3, [pc, #488]	@ (8003b70 <HAL_RCC_OscConfig+0x470>)
 8003988:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800398a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800398e:	60bb      	str	r3, [r7, #8]
 8003990:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003992:	2301      	movs	r3, #1
 8003994:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003996:	4b77      	ldr	r3, [pc, #476]	@ (8003b74 <HAL_RCC_OscConfig+0x474>)
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800399e:	2b00      	cmp	r3, #0
 80039a0:	d118      	bne.n	80039d4 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80039a2:	4b74      	ldr	r3, [pc, #464]	@ (8003b74 <HAL_RCC_OscConfig+0x474>)
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	4a73      	ldr	r2, [pc, #460]	@ (8003b74 <HAL_RCC_OscConfig+0x474>)
 80039a8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80039ac:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80039ae:	f7fd fce9 	bl	8001384 <HAL_GetTick>
 80039b2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80039b4:	e008      	b.n	80039c8 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80039b6:	f7fd fce5 	bl	8001384 <HAL_GetTick>
 80039ba:	4602      	mov	r2, r0
 80039bc:	693b      	ldr	r3, [r7, #16]
 80039be:	1ad3      	subs	r3, r2, r3
 80039c0:	2b02      	cmp	r3, #2
 80039c2:	d901      	bls.n	80039c8 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80039c4:	2303      	movs	r3, #3
 80039c6:	e10c      	b.n	8003be2 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80039c8:	4b6a      	ldr	r3, [pc, #424]	@ (8003b74 <HAL_RCC_OscConfig+0x474>)
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80039d0:	2b00      	cmp	r3, #0
 80039d2:	d0f0      	beq.n	80039b6 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	689b      	ldr	r3, [r3, #8]
 80039d8:	2b01      	cmp	r3, #1
 80039da:	d106      	bne.n	80039ea <HAL_RCC_OscConfig+0x2ea>
 80039dc:	4b64      	ldr	r3, [pc, #400]	@ (8003b70 <HAL_RCC_OscConfig+0x470>)
 80039de:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80039e0:	4a63      	ldr	r2, [pc, #396]	@ (8003b70 <HAL_RCC_OscConfig+0x470>)
 80039e2:	f043 0301 	orr.w	r3, r3, #1
 80039e6:	6713      	str	r3, [r2, #112]	@ 0x70
 80039e8:	e01c      	b.n	8003a24 <HAL_RCC_OscConfig+0x324>
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	689b      	ldr	r3, [r3, #8]
 80039ee:	2b05      	cmp	r3, #5
 80039f0:	d10c      	bne.n	8003a0c <HAL_RCC_OscConfig+0x30c>
 80039f2:	4b5f      	ldr	r3, [pc, #380]	@ (8003b70 <HAL_RCC_OscConfig+0x470>)
 80039f4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80039f6:	4a5e      	ldr	r2, [pc, #376]	@ (8003b70 <HAL_RCC_OscConfig+0x470>)
 80039f8:	f043 0304 	orr.w	r3, r3, #4
 80039fc:	6713      	str	r3, [r2, #112]	@ 0x70
 80039fe:	4b5c      	ldr	r3, [pc, #368]	@ (8003b70 <HAL_RCC_OscConfig+0x470>)
 8003a00:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a02:	4a5b      	ldr	r2, [pc, #364]	@ (8003b70 <HAL_RCC_OscConfig+0x470>)
 8003a04:	f043 0301 	orr.w	r3, r3, #1
 8003a08:	6713      	str	r3, [r2, #112]	@ 0x70
 8003a0a:	e00b      	b.n	8003a24 <HAL_RCC_OscConfig+0x324>
 8003a0c:	4b58      	ldr	r3, [pc, #352]	@ (8003b70 <HAL_RCC_OscConfig+0x470>)
 8003a0e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a10:	4a57      	ldr	r2, [pc, #348]	@ (8003b70 <HAL_RCC_OscConfig+0x470>)
 8003a12:	f023 0301 	bic.w	r3, r3, #1
 8003a16:	6713      	str	r3, [r2, #112]	@ 0x70
 8003a18:	4b55      	ldr	r3, [pc, #340]	@ (8003b70 <HAL_RCC_OscConfig+0x470>)
 8003a1a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a1c:	4a54      	ldr	r2, [pc, #336]	@ (8003b70 <HAL_RCC_OscConfig+0x470>)
 8003a1e:	f023 0304 	bic.w	r3, r3, #4
 8003a22:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	689b      	ldr	r3, [r3, #8]
 8003a28:	2b00      	cmp	r3, #0
 8003a2a:	d015      	beq.n	8003a58 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003a2c:	f7fd fcaa 	bl	8001384 <HAL_GetTick>
 8003a30:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003a32:	e00a      	b.n	8003a4a <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003a34:	f7fd fca6 	bl	8001384 <HAL_GetTick>
 8003a38:	4602      	mov	r2, r0
 8003a3a:	693b      	ldr	r3, [r7, #16]
 8003a3c:	1ad3      	subs	r3, r2, r3
 8003a3e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003a42:	4293      	cmp	r3, r2
 8003a44:	d901      	bls.n	8003a4a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8003a46:	2303      	movs	r3, #3
 8003a48:	e0cb      	b.n	8003be2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003a4a:	4b49      	ldr	r3, [pc, #292]	@ (8003b70 <HAL_RCC_OscConfig+0x470>)
 8003a4c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a4e:	f003 0302 	and.w	r3, r3, #2
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	d0ee      	beq.n	8003a34 <HAL_RCC_OscConfig+0x334>
 8003a56:	e014      	b.n	8003a82 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003a58:	f7fd fc94 	bl	8001384 <HAL_GetTick>
 8003a5c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003a5e:	e00a      	b.n	8003a76 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003a60:	f7fd fc90 	bl	8001384 <HAL_GetTick>
 8003a64:	4602      	mov	r2, r0
 8003a66:	693b      	ldr	r3, [r7, #16]
 8003a68:	1ad3      	subs	r3, r2, r3
 8003a6a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003a6e:	4293      	cmp	r3, r2
 8003a70:	d901      	bls.n	8003a76 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003a72:	2303      	movs	r3, #3
 8003a74:	e0b5      	b.n	8003be2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003a76:	4b3e      	ldr	r3, [pc, #248]	@ (8003b70 <HAL_RCC_OscConfig+0x470>)
 8003a78:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a7a:	f003 0302 	and.w	r3, r3, #2
 8003a7e:	2b00      	cmp	r3, #0
 8003a80:	d1ee      	bne.n	8003a60 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003a82:	7dfb      	ldrb	r3, [r7, #23]
 8003a84:	2b01      	cmp	r3, #1
 8003a86:	d105      	bne.n	8003a94 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003a88:	4b39      	ldr	r3, [pc, #228]	@ (8003b70 <HAL_RCC_OscConfig+0x470>)
 8003a8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a8c:	4a38      	ldr	r2, [pc, #224]	@ (8003b70 <HAL_RCC_OscConfig+0x470>)
 8003a8e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003a92:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	699b      	ldr	r3, [r3, #24]
 8003a98:	2b00      	cmp	r3, #0
 8003a9a:	f000 80a1 	beq.w	8003be0 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003a9e:	4b34      	ldr	r3, [pc, #208]	@ (8003b70 <HAL_RCC_OscConfig+0x470>)
 8003aa0:	689b      	ldr	r3, [r3, #8]
 8003aa2:	f003 030c 	and.w	r3, r3, #12
 8003aa6:	2b08      	cmp	r3, #8
 8003aa8:	d05c      	beq.n	8003b64 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	699b      	ldr	r3, [r3, #24]
 8003aae:	2b02      	cmp	r3, #2
 8003ab0:	d141      	bne.n	8003b36 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003ab2:	4b31      	ldr	r3, [pc, #196]	@ (8003b78 <HAL_RCC_OscConfig+0x478>)
 8003ab4:	2200      	movs	r2, #0
 8003ab6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ab8:	f7fd fc64 	bl	8001384 <HAL_GetTick>
 8003abc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003abe:	e008      	b.n	8003ad2 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003ac0:	f7fd fc60 	bl	8001384 <HAL_GetTick>
 8003ac4:	4602      	mov	r2, r0
 8003ac6:	693b      	ldr	r3, [r7, #16]
 8003ac8:	1ad3      	subs	r3, r2, r3
 8003aca:	2b02      	cmp	r3, #2
 8003acc:	d901      	bls.n	8003ad2 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003ace:	2303      	movs	r3, #3
 8003ad0:	e087      	b.n	8003be2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003ad2:	4b27      	ldr	r3, [pc, #156]	@ (8003b70 <HAL_RCC_OscConfig+0x470>)
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003ada:	2b00      	cmp	r3, #0
 8003adc:	d1f0      	bne.n	8003ac0 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	69da      	ldr	r2, [r3, #28]
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	6a1b      	ldr	r3, [r3, #32]
 8003ae6:	431a      	orrs	r2, r3
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003aec:	019b      	lsls	r3, r3, #6
 8003aee:	431a      	orrs	r2, r3
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003af4:	085b      	lsrs	r3, r3, #1
 8003af6:	3b01      	subs	r3, #1
 8003af8:	041b      	lsls	r3, r3, #16
 8003afa:	431a      	orrs	r2, r3
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b00:	061b      	lsls	r3, r3, #24
 8003b02:	491b      	ldr	r1, [pc, #108]	@ (8003b70 <HAL_RCC_OscConfig+0x470>)
 8003b04:	4313      	orrs	r3, r2
 8003b06:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003b08:	4b1b      	ldr	r3, [pc, #108]	@ (8003b78 <HAL_RCC_OscConfig+0x478>)
 8003b0a:	2201      	movs	r2, #1
 8003b0c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b0e:	f7fd fc39 	bl	8001384 <HAL_GetTick>
 8003b12:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003b14:	e008      	b.n	8003b28 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003b16:	f7fd fc35 	bl	8001384 <HAL_GetTick>
 8003b1a:	4602      	mov	r2, r0
 8003b1c:	693b      	ldr	r3, [r7, #16]
 8003b1e:	1ad3      	subs	r3, r2, r3
 8003b20:	2b02      	cmp	r3, #2
 8003b22:	d901      	bls.n	8003b28 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003b24:	2303      	movs	r3, #3
 8003b26:	e05c      	b.n	8003be2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003b28:	4b11      	ldr	r3, [pc, #68]	@ (8003b70 <HAL_RCC_OscConfig+0x470>)
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003b30:	2b00      	cmp	r3, #0
 8003b32:	d0f0      	beq.n	8003b16 <HAL_RCC_OscConfig+0x416>
 8003b34:	e054      	b.n	8003be0 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003b36:	4b10      	ldr	r3, [pc, #64]	@ (8003b78 <HAL_RCC_OscConfig+0x478>)
 8003b38:	2200      	movs	r2, #0
 8003b3a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b3c:	f7fd fc22 	bl	8001384 <HAL_GetTick>
 8003b40:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003b42:	e008      	b.n	8003b56 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003b44:	f7fd fc1e 	bl	8001384 <HAL_GetTick>
 8003b48:	4602      	mov	r2, r0
 8003b4a:	693b      	ldr	r3, [r7, #16]
 8003b4c:	1ad3      	subs	r3, r2, r3
 8003b4e:	2b02      	cmp	r3, #2
 8003b50:	d901      	bls.n	8003b56 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003b52:	2303      	movs	r3, #3
 8003b54:	e045      	b.n	8003be2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003b56:	4b06      	ldr	r3, [pc, #24]	@ (8003b70 <HAL_RCC_OscConfig+0x470>)
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003b5e:	2b00      	cmp	r3, #0
 8003b60:	d1f0      	bne.n	8003b44 <HAL_RCC_OscConfig+0x444>
 8003b62:	e03d      	b.n	8003be0 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	699b      	ldr	r3, [r3, #24]
 8003b68:	2b01      	cmp	r3, #1
 8003b6a:	d107      	bne.n	8003b7c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003b6c:	2301      	movs	r3, #1
 8003b6e:	e038      	b.n	8003be2 <HAL_RCC_OscConfig+0x4e2>
 8003b70:	40023800 	.word	0x40023800
 8003b74:	40007000 	.word	0x40007000
 8003b78:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003b7c:	4b1b      	ldr	r3, [pc, #108]	@ (8003bec <HAL_RCC_OscConfig+0x4ec>)
 8003b7e:	685b      	ldr	r3, [r3, #4]
 8003b80:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	699b      	ldr	r3, [r3, #24]
 8003b86:	2b01      	cmp	r3, #1
 8003b88:	d028      	beq.n	8003bdc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003b8a:	68fb      	ldr	r3, [r7, #12]
 8003b8c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003b94:	429a      	cmp	r2, r3
 8003b96:	d121      	bne.n	8003bdc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003b98:	68fb      	ldr	r3, [r7, #12]
 8003b9a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003ba2:	429a      	cmp	r2, r3
 8003ba4:	d11a      	bne.n	8003bdc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003ba6:	68fa      	ldr	r2, [r7, #12]
 8003ba8:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003bac:	4013      	ands	r3, r2
 8003bae:	687a      	ldr	r2, [r7, #4]
 8003bb0:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003bb2:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003bb4:	4293      	cmp	r3, r2
 8003bb6:	d111      	bne.n	8003bdc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003bb8:	68fb      	ldr	r3, [r7, #12]
 8003bba:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003bc2:	085b      	lsrs	r3, r3, #1
 8003bc4:	3b01      	subs	r3, #1
 8003bc6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003bc8:	429a      	cmp	r2, r3
 8003bca:	d107      	bne.n	8003bdc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003bcc:	68fb      	ldr	r3, [r7, #12]
 8003bce:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003bd6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003bd8:	429a      	cmp	r2, r3
 8003bda:	d001      	beq.n	8003be0 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8003bdc:	2301      	movs	r3, #1
 8003bde:	e000      	b.n	8003be2 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003be0:	2300      	movs	r3, #0
}
 8003be2:	4618      	mov	r0, r3
 8003be4:	3718      	adds	r7, #24
 8003be6:	46bd      	mov	sp, r7
 8003be8:	bd80      	pop	{r7, pc}
 8003bea:	bf00      	nop
 8003bec:	40023800 	.word	0x40023800

08003bf0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003bf0:	b580      	push	{r7, lr}
 8003bf2:	b084      	sub	sp, #16
 8003bf4:	af00      	add	r7, sp, #0
 8003bf6:	6078      	str	r0, [r7, #4]
 8003bf8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	2b00      	cmp	r3, #0
 8003bfe:	d101      	bne.n	8003c04 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003c00:	2301      	movs	r3, #1
 8003c02:	e0cc      	b.n	8003d9e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003c04:	4b68      	ldr	r3, [pc, #416]	@ (8003da8 <HAL_RCC_ClockConfig+0x1b8>)
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	f003 0307 	and.w	r3, r3, #7
 8003c0c:	683a      	ldr	r2, [r7, #0]
 8003c0e:	429a      	cmp	r2, r3
 8003c10:	d90c      	bls.n	8003c2c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003c12:	4b65      	ldr	r3, [pc, #404]	@ (8003da8 <HAL_RCC_ClockConfig+0x1b8>)
 8003c14:	683a      	ldr	r2, [r7, #0]
 8003c16:	b2d2      	uxtb	r2, r2
 8003c18:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003c1a:	4b63      	ldr	r3, [pc, #396]	@ (8003da8 <HAL_RCC_ClockConfig+0x1b8>)
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	f003 0307 	and.w	r3, r3, #7
 8003c22:	683a      	ldr	r2, [r7, #0]
 8003c24:	429a      	cmp	r2, r3
 8003c26:	d001      	beq.n	8003c2c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003c28:	2301      	movs	r3, #1
 8003c2a:	e0b8      	b.n	8003d9e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	f003 0302 	and.w	r3, r3, #2
 8003c34:	2b00      	cmp	r3, #0
 8003c36:	d020      	beq.n	8003c7a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	f003 0304 	and.w	r3, r3, #4
 8003c40:	2b00      	cmp	r3, #0
 8003c42:	d005      	beq.n	8003c50 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003c44:	4b59      	ldr	r3, [pc, #356]	@ (8003dac <HAL_RCC_ClockConfig+0x1bc>)
 8003c46:	689b      	ldr	r3, [r3, #8]
 8003c48:	4a58      	ldr	r2, [pc, #352]	@ (8003dac <HAL_RCC_ClockConfig+0x1bc>)
 8003c4a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8003c4e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	f003 0308 	and.w	r3, r3, #8
 8003c58:	2b00      	cmp	r3, #0
 8003c5a:	d005      	beq.n	8003c68 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003c5c:	4b53      	ldr	r3, [pc, #332]	@ (8003dac <HAL_RCC_ClockConfig+0x1bc>)
 8003c5e:	689b      	ldr	r3, [r3, #8]
 8003c60:	4a52      	ldr	r2, [pc, #328]	@ (8003dac <HAL_RCC_ClockConfig+0x1bc>)
 8003c62:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003c66:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003c68:	4b50      	ldr	r3, [pc, #320]	@ (8003dac <HAL_RCC_ClockConfig+0x1bc>)
 8003c6a:	689b      	ldr	r3, [r3, #8]
 8003c6c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	689b      	ldr	r3, [r3, #8]
 8003c74:	494d      	ldr	r1, [pc, #308]	@ (8003dac <HAL_RCC_ClockConfig+0x1bc>)
 8003c76:	4313      	orrs	r3, r2
 8003c78:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	f003 0301 	and.w	r3, r3, #1
 8003c82:	2b00      	cmp	r3, #0
 8003c84:	d044      	beq.n	8003d10 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	685b      	ldr	r3, [r3, #4]
 8003c8a:	2b01      	cmp	r3, #1
 8003c8c:	d107      	bne.n	8003c9e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003c8e:	4b47      	ldr	r3, [pc, #284]	@ (8003dac <HAL_RCC_ClockConfig+0x1bc>)
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003c96:	2b00      	cmp	r3, #0
 8003c98:	d119      	bne.n	8003cce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003c9a:	2301      	movs	r3, #1
 8003c9c:	e07f      	b.n	8003d9e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	685b      	ldr	r3, [r3, #4]
 8003ca2:	2b02      	cmp	r3, #2
 8003ca4:	d003      	beq.n	8003cae <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003caa:	2b03      	cmp	r3, #3
 8003cac:	d107      	bne.n	8003cbe <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003cae:	4b3f      	ldr	r3, [pc, #252]	@ (8003dac <HAL_RCC_ClockConfig+0x1bc>)
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003cb6:	2b00      	cmp	r3, #0
 8003cb8:	d109      	bne.n	8003cce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003cba:	2301      	movs	r3, #1
 8003cbc:	e06f      	b.n	8003d9e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003cbe:	4b3b      	ldr	r3, [pc, #236]	@ (8003dac <HAL_RCC_ClockConfig+0x1bc>)
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	f003 0302 	and.w	r3, r3, #2
 8003cc6:	2b00      	cmp	r3, #0
 8003cc8:	d101      	bne.n	8003cce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003cca:	2301      	movs	r3, #1
 8003ccc:	e067      	b.n	8003d9e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003cce:	4b37      	ldr	r3, [pc, #220]	@ (8003dac <HAL_RCC_ClockConfig+0x1bc>)
 8003cd0:	689b      	ldr	r3, [r3, #8]
 8003cd2:	f023 0203 	bic.w	r2, r3, #3
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	685b      	ldr	r3, [r3, #4]
 8003cda:	4934      	ldr	r1, [pc, #208]	@ (8003dac <HAL_RCC_ClockConfig+0x1bc>)
 8003cdc:	4313      	orrs	r3, r2
 8003cde:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003ce0:	f7fd fb50 	bl	8001384 <HAL_GetTick>
 8003ce4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003ce6:	e00a      	b.n	8003cfe <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003ce8:	f7fd fb4c 	bl	8001384 <HAL_GetTick>
 8003cec:	4602      	mov	r2, r0
 8003cee:	68fb      	ldr	r3, [r7, #12]
 8003cf0:	1ad3      	subs	r3, r2, r3
 8003cf2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003cf6:	4293      	cmp	r3, r2
 8003cf8:	d901      	bls.n	8003cfe <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003cfa:	2303      	movs	r3, #3
 8003cfc:	e04f      	b.n	8003d9e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003cfe:	4b2b      	ldr	r3, [pc, #172]	@ (8003dac <HAL_RCC_ClockConfig+0x1bc>)
 8003d00:	689b      	ldr	r3, [r3, #8]
 8003d02:	f003 020c 	and.w	r2, r3, #12
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	685b      	ldr	r3, [r3, #4]
 8003d0a:	009b      	lsls	r3, r3, #2
 8003d0c:	429a      	cmp	r2, r3
 8003d0e:	d1eb      	bne.n	8003ce8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003d10:	4b25      	ldr	r3, [pc, #148]	@ (8003da8 <HAL_RCC_ClockConfig+0x1b8>)
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	f003 0307 	and.w	r3, r3, #7
 8003d18:	683a      	ldr	r2, [r7, #0]
 8003d1a:	429a      	cmp	r2, r3
 8003d1c:	d20c      	bcs.n	8003d38 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003d1e:	4b22      	ldr	r3, [pc, #136]	@ (8003da8 <HAL_RCC_ClockConfig+0x1b8>)
 8003d20:	683a      	ldr	r2, [r7, #0]
 8003d22:	b2d2      	uxtb	r2, r2
 8003d24:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003d26:	4b20      	ldr	r3, [pc, #128]	@ (8003da8 <HAL_RCC_ClockConfig+0x1b8>)
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	f003 0307 	and.w	r3, r3, #7
 8003d2e:	683a      	ldr	r2, [r7, #0]
 8003d30:	429a      	cmp	r2, r3
 8003d32:	d001      	beq.n	8003d38 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003d34:	2301      	movs	r3, #1
 8003d36:	e032      	b.n	8003d9e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	f003 0304 	and.w	r3, r3, #4
 8003d40:	2b00      	cmp	r3, #0
 8003d42:	d008      	beq.n	8003d56 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003d44:	4b19      	ldr	r3, [pc, #100]	@ (8003dac <HAL_RCC_ClockConfig+0x1bc>)
 8003d46:	689b      	ldr	r3, [r3, #8]
 8003d48:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	68db      	ldr	r3, [r3, #12]
 8003d50:	4916      	ldr	r1, [pc, #88]	@ (8003dac <HAL_RCC_ClockConfig+0x1bc>)
 8003d52:	4313      	orrs	r3, r2
 8003d54:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	f003 0308 	and.w	r3, r3, #8
 8003d5e:	2b00      	cmp	r3, #0
 8003d60:	d009      	beq.n	8003d76 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003d62:	4b12      	ldr	r3, [pc, #72]	@ (8003dac <HAL_RCC_ClockConfig+0x1bc>)
 8003d64:	689b      	ldr	r3, [r3, #8]
 8003d66:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	691b      	ldr	r3, [r3, #16]
 8003d6e:	00db      	lsls	r3, r3, #3
 8003d70:	490e      	ldr	r1, [pc, #56]	@ (8003dac <HAL_RCC_ClockConfig+0x1bc>)
 8003d72:	4313      	orrs	r3, r2
 8003d74:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003d76:	f000 f821 	bl	8003dbc <HAL_RCC_GetSysClockFreq>
 8003d7a:	4602      	mov	r2, r0
 8003d7c:	4b0b      	ldr	r3, [pc, #44]	@ (8003dac <HAL_RCC_ClockConfig+0x1bc>)
 8003d7e:	689b      	ldr	r3, [r3, #8]
 8003d80:	091b      	lsrs	r3, r3, #4
 8003d82:	f003 030f 	and.w	r3, r3, #15
 8003d86:	490a      	ldr	r1, [pc, #40]	@ (8003db0 <HAL_RCC_ClockConfig+0x1c0>)
 8003d88:	5ccb      	ldrb	r3, [r1, r3]
 8003d8a:	fa22 f303 	lsr.w	r3, r2, r3
 8003d8e:	4a09      	ldr	r2, [pc, #36]	@ (8003db4 <HAL_RCC_ClockConfig+0x1c4>)
 8003d90:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8003d92:	4b09      	ldr	r3, [pc, #36]	@ (8003db8 <HAL_RCC_ClockConfig+0x1c8>)
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	4618      	mov	r0, r3
 8003d98:	f7fd fab0 	bl	80012fc <HAL_InitTick>

  return HAL_OK;
 8003d9c:	2300      	movs	r3, #0
}
 8003d9e:	4618      	mov	r0, r3
 8003da0:	3710      	adds	r7, #16
 8003da2:	46bd      	mov	sp, r7
 8003da4:	bd80      	pop	{r7, pc}
 8003da6:	bf00      	nop
 8003da8:	40023c00 	.word	0x40023c00
 8003dac:	40023800 	.word	0x40023800
 8003db0:	08009d54 	.word	0x08009d54
 8003db4:	20000000 	.word	0x20000000
 8003db8:	20000004 	.word	0x20000004

08003dbc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003dbc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003dc0:	b090      	sub	sp, #64	@ 0x40
 8003dc2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8003dc4:	2300      	movs	r3, #0
 8003dc6:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8003dc8:	2300      	movs	r3, #0
 8003dca:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8003dcc:	2300      	movs	r3, #0
 8003dce:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8003dd0:	2300      	movs	r3, #0
 8003dd2:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003dd4:	4b59      	ldr	r3, [pc, #356]	@ (8003f3c <HAL_RCC_GetSysClockFreq+0x180>)
 8003dd6:	689b      	ldr	r3, [r3, #8]
 8003dd8:	f003 030c 	and.w	r3, r3, #12
 8003ddc:	2b08      	cmp	r3, #8
 8003dde:	d00d      	beq.n	8003dfc <HAL_RCC_GetSysClockFreq+0x40>
 8003de0:	2b08      	cmp	r3, #8
 8003de2:	f200 80a1 	bhi.w	8003f28 <HAL_RCC_GetSysClockFreq+0x16c>
 8003de6:	2b00      	cmp	r3, #0
 8003de8:	d002      	beq.n	8003df0 <HAL_RCC_GetSysClockFreq+0x34>
 8003dea:	2b04      	cmp	r3, #4
 8003dec:	d003      	beq.n	8003df6 <HAL_RCC_GetSysClockFreq+0x3a>
 8003dee:	e09b      	b.n	8003f28 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003df0:	4b53      	ldr	r3, [pc, #332]	@ (8003f40 <HAL_RCC_GetSysClockFreq+0x184>)
 8003df2:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003df4:	e09b      	b.n	8003f2e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003df6:	4b53      	ldr	r3, [pc, #332]	@ (8003f44 <HAL_RCC_GetSysClockFreq+0x188>)
 8003df8:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003dfa:	e098      	b.n	8003f2e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003dfc:	4b4f      	ldr	r3, [pc, #316]	@ (8003f3c <HAL_RCC_GetSysClockFreq+0x180>)
 8003dfe:	685b      	ldr	r3, [r3, #4]
 8003e00:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003e04:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003e06:	4b4d      	ldr	r3, [pc, #308]	@ (8003f3c <HAL_RCC_GetSysClockFreq+0x180>)
 8003e08:	685b      	ldr	r3, [r3, #4]
 8003e0a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003e0e:	2b00      	cmp	r3, #0
 8003e10:	d028      	beq.n	8003e64 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003e12:	4b4a      	ldr	r3, [pc, #296]	@ (8003f3c <HAL_RCC_GetSysClockFreq+0x180>)
 8003e14:	685b      	ldr	r3, [r3, #4]
 8003e16:	099b      	lsrs	r3, r3, #6
 8003e18:	2200      	movs	r2, #0
 8003e1a:	623b      	str	r3, [r7, #32]
 8003e1c:	627a      	str	r2, [r7, #36]	@ 0x24
 8003e1e:	6a3b      	ldr	r3, [r7, #32]
 8003e20:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8003e24:	2100      	movs	r1, #0
 8003e26:	4b47      	ldr	r3, [pc, #284]	@ (8003f44 <HAL_RCC_GetSysClockFreq+0x188>)
 8003e28:	fb03 f201 	mul.w	r2, r3, r1
 8003e2c:	2300      	movs	r3, #0
 8003e2e:	fb00 f303 	mul.w	r3, r0, r3
 8003e32:	4413      	add	r3, r2
 8003e34:	4a43      	ldr	r2, [pc, #268]	@ (8003f44 <HAL_RCC_GetSysClockFreq+0x188>)
 8003e36:	fba0 1202 	umull	r1, r2, r0, r2
 8003e3a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003e3c:	460a      	mov	r2, r1
 8003e3e:	62ba      	str	r2, [r7, #40]	@ 0x28
 8003e40:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003e42:	4413      	add	r3, r2
 8003e44:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003e46:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003e48:	2200      	movs	r2, #0
 8003e4a:	61bb      	str	r3, [r7, #24]
 8003e4c:	61fa      	str	r2, [r7, #28]
 8003e4e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003e52:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8003e56:	f7fc fa1b 	bl	8000290 <__aeabi_uldivmod>
 8003e5a:	4602      	mov	r2, r0
 8003e5c:	460b      	mov	r3, r1
 8003e5e:	4613      	mov	r3, r2
 8003e60:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003e62:	e053      	b.n	8003f0c <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003e64:	4b35      	ldr	r3, [pc, #212]	@ (8003f3c <HAL_RCC_GetSysClockFreq+0x180>)
 8003e66:	685b      	ldr	r3, [r3, #4]
 8003e68:	099b      	lsrs	r3, r3, #6
 8003e6a:	2200      	movs	r2, #0
 8003e6c:	613b      	str	r3, [r7, #16]
 8003e6e:	617a      	str	r2, [r7, #20]
 8003e70:	693b      	ldr	r3, [r7, #16]
 8003e72:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8003e76:	f04f 0b00 	mov.w	fp, #0
 8003e7a:	4652      	mov	r2, sl
 8003e7c:	465b      	mov	r3, fp
 8003e7e:	f04f 0000 	mov.w	r0, #0
 8003e82:	f04f 0100 	mov.w	r1, #0
 8003e86:	0159      	lsls	r1, r3, #5
 8003e88:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003e8c:	0150      	lsls	r0, r2, #5
 8003e8e:	4602      	mov	r2, r0
 8003e90:	460b      	mov	r3, r1
 8003e92:	ebb2 080a 	subs.w	r8, r2, sl
 8003e96:	eb63 090b 	sbc.w	r9, r3, fp
 8003e9a:	f04f 0200 	mov.w	r2, #0
 8003e9e:	f04f 0300 	mov.w	r3, #0
 8003ea2:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8003ea6:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8003eaa:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8003eae:	ebb2 0408 	subs.w	r4, r2, r8
 8003eb2:	eb63 0509 	sbc.w	r5, r3, r9
 8003eb6:	f04f 0200 	mov.w	r2, #0
 8003eba:	f04f 0300 	mov.w	r3, #0
 8003ebe:	00eb      	lsls	r3, r5, #3
 8003ec0:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003ec4:	00e2      	lsls	r2, r4, #3
 8003ec6:	4614      	mov	r4, r2
 8003ec8:	461d      	mov	r5, r3
 8003eca:	eb14 030a 	adds.w	r3, r4, sl
 8003ece:	603b      	str	r3, [r7, #0]
 8003ed0:	eb45 030b 	adc.w	r3, r5, fp
 8003ed4:	607b      	str	r3, [r7, #4]
 8003ed6:	f04f 0200 	mov.w	r2, #0
 8003eda:	f04f 0300 	mov.w	r3, #0
 8003ede:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003ee2:	4629      	mov	r1, r5
 8003ee4:	028b      	lsls	r3, r1, #10
 8003ee6:	4621      	mov	r1, r4
 8003ee8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003eec:	4621      	mov	r1, r4
 8003eee:	028a      	lsls	r2, r1, #10
 8003ef0:	4610      	mov	r0, r2
 8003ef2:	4619      	mov	r1, r3
 8003ef4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003ef6:	2200      	movs	r2, #0
 8003ef8:	60bb      	str	r3, [r7, #8]
 8003efa:	60fa      	str	r2, [r7, #12]
 8003efc:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003f00:	f7fc f9c6 	bl	8000290 <__aeabi_uldivmod>
 8003f04:	4602      	mov	r2, r0
 8003f06:	460b      	mov	r3, r1
 8003f08:	4613      	mov	r3, r2
 8003f0a:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8003f0c:	4b0b      	ldr	r3, [pc, #44]	@ (8003f3c <HAL_RCC_GetSysClockFreq+0x180>)
 8003f0e:	685b      	ldr	r3, [r3, #4]
 8003f10:	0c1b      	lsrs	r3, r3, #16
 8003f12:	f003 0303 	and.w	r3, r3, #3
 8003f16:	3301      	adds	r3, #1
 8003f18:	005b      	lsls	r3, r3, #1
 8003f1a:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8003f1c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8003f1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003f20:	fbb2 f3f3 	udiv	r3, r2, r3
 8003f24:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003f26:	e002      	b.n	8003f2e <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003f28:	4b05      	ldr	r3, [pc, #20]	@ (8003f40 <HAL_RCC_GetSysClockFreq+0x184>)
 8003f2a:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003f2c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003f2e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8003f30:	4618      	mov	r0, r3
 8003f32:	3740      	adds	r7, #64	@ 0x40
 8003f34:	46bd      	mov	sp, r7
 8003f36:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003f3a:	bf00      	nop
 8003f3c:	40023800 	.word	0x40023800
 8003f40:	00f42400 	.word	0x00f42400
 8003f44:	017d7840 	.word	0x017d7840

08003f48 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003f48:	b480      	push	{r7}
 8003f4a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003f4c:	4b03      	ldr	r3, [pc, #12]	@ (8003f5c <HAL_RCC_GetHCLKFreq+0x14>)
 8003f4e:	681b      	ldr	r3, [r3, #0]
}
 8003f50:	4618      	mov	r0, r3
 8003f52:	46bd      	mov	sp, r7
 8003f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f58:	4770      	bx	lr
 8003f5a:	bf00      	nop
 8003f5c:	20000000 	.word	0x20000000

08003f60 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003f60:	b580      	push	{r7, lr}
 8003f62:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003f64:	f7ff fff0 	bl	8003f48 <HAL_RCC_GetHCLKFreq>
 8003f68:	4602      	mov	r2, r0
 8003f6a:	4b05      	ldr	r3, [pc, #20]	@ (8003f80 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003f6c:	689b      	ldr	r3, [r3, #8]
 8003f6e:	0a9b      	lsrs	r3, r3, #10
 8003f70:	f003 0307 	and.w	r3, r3, #7
 8003f74:	4903      	ldr	r1, [pc, #12]	@ (8003f84 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003f76:	5ccb      	ldrb	r3, [r1, r3]
 8003f78:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003f7c:	4618      	mov	r0, r3
 8003f7e:	bd80      	pop	{r7, pc}
 8003f80:	40023800 	.word	0x40023800
 8003f84:	08009d64 	.word	0x08009d64

08003f88 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003f88:	b580      	push	{r7, lr}
 8003f8a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003f8c:	f7ff ffdc 	bl	8003f48 <HAL_RCC_GetHCLKFreq>
 8003f90:	4602      	mov	r2, r0
 8003f92:	4b05      	ldr	r3, [pc, #20]	@ (8003fa8 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003f94:	689b      	ldr	r3, [r3, #8]
 8003f96:	0b5b      	lsrs	r3, r3, #13
 8003f98:	f003 0307 	and.w	r3, r3, #7
 8003f9c:	4903      	ldr	r1, [pc, #12]	@ (8003fac <HAL_RCC_GetPCLK2Freq+0x24>)
 8003f9e:	5ccb      	ldrb	r3, [r1, r3]
 8003fa0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003fa4:	4618      	mov	r0, r3
 8003fa6:	bd80      	pop	{r7, pc}
 8003fa8:	40023800 	.word	0x40023800
 8003fac:	08009d64 	.word	0x08009d64

08003fb0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003fb0:	b580      	push	{r7, lr}
 8003fb2:	b082      	sub	sp, #8
 8003fb4:	af00      	add	r7, sp, #0
 8003fb6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	2b00      	cmp	r3, #0
 8003fbc:	d101      	bne.n	8003fc2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003fbe:	2301      	movs	r3, #1
 8003fc0:	e042      	b.n	8004048 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003fc8:	b2db      	uxtb	r3, r3
 8003fca:	2b00      	cmp	r3, #0
 8003fcc:	d106      	bne.n	8003fdc <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	2200      	movs	r2, #0
 8003fd2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003fd6:	6878      	ldr	r0, [r7, #4]
 8003fd8:	f7fd f810 	bl	8000ffc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	2224      	movs	r2, #36	@ 0x24
 8003fe0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	68da      	ldr	r2, [r3, #12]
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003ff2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003ff4:	6878      	ldr	r0, [r7, #4]
 8003ff6:	f000 fd7f 	bl	8004af8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	691a      	ldr	r2, [r3, #16]
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004008:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	695a      	ldr	r2, [r3, #20]
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004018:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	68da      	ldr	r2, [r3, #12]
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004028:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	2200      	movs	r2, #0
 800402e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	2220      	movs	r2, #32
 8004034:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	2220      	movs	r2, #32
 800403c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	2200      	movs	r2, #0
 8004044:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8004046:	2300      	movs	r3, #0
}
 8004048:	4618      	mov	r0, r3
 800404a:	3708      	adds	r7, #8
 800404c:	46bd      	mov	sp, r7
 800404e:	bd80      	pop	{r7, pc}

08004050 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004050:	b580      	push	{r7, lr}
 8004052:	b08a      	sub	sp, #40	@ 0x28
 8004054:	af02      	add	r7, sp, #8
 8004056:	60f8      	str	r0, [r7, #12]
 8004058:	60b9      	str	r1, [r7, #8]
 800405a:	603b      	str	r3, [r7, #0]
 800405c:	4613      	mov	r3, r2
 800405e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004060:	2300      	movs	r3, #0
 8004062:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004064:	68fb      	ldr	r3, [r7, #12]
 8004066:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800406a:	b2db      	uxtb	r3, r3
 800406c:	2b20      	cmp	r3, #32
 800406e:	d175      	bne.n	800415c <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8004070:	68bb      	ldr	r3, [r7, #8]
 8004072:	2b00      	cmp	r3, #0
 8004074:	d002      	beq.n	800407c <HAL_UART_Transmit+0x2c>
 8004076:	88fb      	ldrh	r3, [r7, #6]
 8004078:	2b00      	cmp	r3, #0
 800407a:	d101      	bne.n	8004080 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800407c:	2301      	movs	r3, #1
 800407e:	e06e      	b.n	800415e <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004080:	68fb      	ldr	r3, [r7, #12]
 8004082:	2200      	movs	r2, #0
 8004084:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004086:	68fb      	ldr	r3, [r7, #12]
 8004088:	2221      	movs	r2, #33	@ 0x21
 800408a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800408e:	f7fd f979 	bl	8001384 <HAL_GetTick>
 8004092:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004094:	68fb      	ldr	r3, [r7, #12]
 8004096:	88fa      	ldrh	r2, [r7, #6]
 8004098:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800409a:	68fb      	ldr	r3, [r7, #12]
 800409c:	88fa      	ldrh	r2, [r7, #6]
 800409e:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80040a0:	68fb      	ldr	r3, [r7, #12]
 80040a2:	689b      	ldr	r3, [r3, #8]
 80040a4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80040a8:	d108      	bne.n	80040bc <HAL_UART_Transmit+0x6c>
 80040aa:	68fb      	ldr	r3, [r7, #12]
 80040ac:	691b      	ldr	r3, [r3, #16]
 80040ae:	2b00      	cmp	r3, #0
 80040b0:	d104      	bne.n	80040bc <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80040b2:	2300      	movs	r3, #0
 80040b4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80040b6:	68bb      	ldr	r3, [r7, #8]
 80040b8:	61bb      	str	r3, [r7, #24]
 80040ba:	e003      	b.n	80040c4 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80040bc:	68bb      	ldr	r3, [r7, #8]
 80040be:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80040c0:	2300      	movs	r3, #0
 80040c2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80040c4:	e02e      	b.n	8004124 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80040c6:	683b      	ldr	r3, [r7, #0]
 80040c8:	9300      	str	r3, [sp, #0]
 80040ca:	697b      	ldr	r3, [r7, #20]
 80040cc:	2200      	movs	r2, #0
 80040ce:	2180      	movs	r1, #128	@ 0x80
 80040d0:	68f8      	ldr	r0, [r7, #12]
 80040d2:	f000 fb1d 	bl	8004710 <UART_WaitOnFlagUntilTimeout>
 80040d6:	4603      	mov	r3, r0
 80040d8:	2b00      	cmp	r3, #0
 80040da:	d005      	beq.n	80040e8 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	2220      	movs	r2, #32
 80040e0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80040e4:	2303      	movs	r3, #3
 80040e6:	e03a      	b.n	800415e <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80040e8:	69fb      	ldr	r3, [r7, #28]
 80040ea:	2b00      	cmp	r3, #0
 80040ec:	d10b      	bne.n	8004106 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80040ee:	69bb      	ldr	r3, [r7, #24]
 80040f0:	881b      	ldrh	r3, [r3, #0]
 80040f2:	461a      	mov	r2, r3
 80040f4:	68fb      	ldr	r3, [r7, #12]
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80040fc:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80040fe:	69bb      	ldr	r3, [r7, #24]
 8004100:	3302      	adds	r3, #2
 8004102:	61bb      	str	r3, [r7, #24]
 8004104:	e007      	b.n	8004116 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8004106:	69fb      	ldr	r3, [r7, #28]
 8004108:	781a      	ldrb	r2, [r3, #0]
 800410a:	68fb      	ldr	r3, [r7, #12]
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004110:	69fb      	ldr	r3, [r7, #28]
 8004112:	3301      	adds	r3, #1
 8004114:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004116:	68fb      	ldr	r3, [r7, #12]
 8004118:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800411a:	b29b      	uxth	r3, r3
 800411c:	3b01      	subs	r3, #1
 800411e:	b29a      	uxth	r2, r3
 8004120:	68fb      	ldr	r3, [r7, #12]
 8004122:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8004124:	68fb      	ldr	r3, [r7, #12]
 8004126:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004128:	b29b      	uxth	r3, r3
 800412a:	2b00      	cmp	r3, #0
 800412c:	d1cb      	bne.n	80040c6 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800412e:	683b      	ldr	r3, [r7, #0]
 8004130:	9300      	str	r3, [sp, #0]
 8004132:	697b      	ldr	r3, [r7, #20]
 8004134:	2200      	movs	r2, #0
 8004136:	2140      	movs	r1, #64	@ 0x40
 8004138:	68f8      	ldr	r0, [r7, #12]
 800413a:	f000 fae9 	bl	8004710 <UART_WaitOnFlagUntilTimeout>
 800413e:	4603      	mov	r3, r0
 8004140:	2b00      	cmp	r3, #0
 8004142:	d005      	beq.n	8004150 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004144:	68fb      	ldr	r3, [r7, #12]
 8004146:	2220      	movs	r2, #32
 8004148:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 800414c:	2303      	movs	r3, #3
 800414e:	e006      	b.n	800415e <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004150:	68fb      	ldr	r3, [r7, #12]
 8004152:	2220      	movs	r2, #32
 8004154:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8004158:	2300      	movs	r3, #0
 800415a:	e000      	b.n	800415e <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 800415c:	2302      	movs	r3, #2
  }
}
 800415e:	4618      	mov	r0, r3
 8004160:	3720      	adds	r7, #32
 8004162:	46bd      	mov	sp, r7
 8004164:	bd80      	pop	{r7, pc}
	...

08004168 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004168:	b580      	push	{r7, lr}
 800416a:	b0ba      	sub	sp, #232	@ 0xe8
 800416c:	af00      	add	r7, sp, #0
 800416e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	68db      	ldr	r3, [r3, #12]
 8004180:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	695b      	ldr	r3, [r3, #20]
 800418a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 800418e:	2300      	movs	r3, #0
 8004190:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8004194:	2300      	movs	r3, #0
 8004196:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800419a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800419e:	f003 030f 	and.w	r3, r3, #15
 80041a2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 80041a6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80041aa:	2b00      	cmp	r3, #0
 80041ac:	d10f      	bne.n	80041ce <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80041ae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80041b2:	f003 0320 	and.w	r3, r3, #32
 80041b6:	2b00      	cmp	r3, #0
 80041b8:	d009      	beq.n	80041ce <HAL_UART_IRQHandler+0x66>
 80041ba:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80041be:	f003 0320 	and.w	r3, r3, #32
 80041c2:	2b00      	cmp	r3, #0
 80041c4:	d003      	beq.n	80041ce <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80041c6:	6878      	ldr	r0, [r7, #4]
 80041c8:	f000 fbd7 	bl	800497a <UART_Receive_IT>
      return;
 80041cc:	e273      	b.n	80046b6 <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80041ce:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80041d2:	2b00      	cmp	r3, #0
 80041d4:	f000 80de 	beq.w	8004394 <HAL_UART_IRQHandler+0x22c>
 80041d8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80041dc:	f003 0301 	and.w	r3, r3, #1
 80041e0:	2b00      	cmp	r3, #0
 80041e2:	d106      	bne.n	80041f2 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80041e4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80041e8:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 80041ec:	2b00      	cmp	r3, #0
 80041ee:	f000 80d1 	beq.w	8004394 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80041f2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80041f6:	f003 0301 	and.w	r3, r3, #1
 80041fa:	2b00      	cmp	r3, #0
 80041fc:	d00b      	beq.n	8004216 <HAL_UART_IRQHandler+0xae>
 80041fe:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004202:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004206:	2b00      	cmp	r3, #0
 8004208:	d005      	beq.n	8004216 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800420e:	f043 0201 	orr.w	r2, r3, #1
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004216:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800421a:	f003 0304 	and.w	r3, r3, #4
 800421e:	2b00      	cmp	r3, #0
 8004220:	d00b      	beq.n	800423a <HAL_UART_IRQHandler+0xd2>
 8004222:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004226:	f003 0301 	and.w	r3, r3, #1
 800422a:	2b00      	cmp	r3, #0
 800422c:	d005      	beq.n	800423a <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004232:	f043 0202 	orr.w	r2, r3, #2
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800423a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800423e:	f003 0302 	and.w	r3, r3, #2
 8004242:	2b00      	cmp	r3, #0
 8004244:	d00b      	beq.n	800425e <HAL_UART_IRQHandler+0xf6>
 8004246:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800424a:	f003 0301 	and.w	r3, r3, #1
 800424e:	2b00      	cmp	r3, #0
 8004250:	d005      	beq.n	800425e <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004256:	f043 0204 	orr.w	r2, r3, #4
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800425e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004262:	f003 0308 	and.w	r3, r3, #8
 8004266:	2b00      	cmp	r3, #0
 8004268:	d011      	beq.n	800428e <HAL_UART_IRQHandler+0x126>
 800426a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800426e:	f003 0320 	and.w	r3, r3, #32
 8004272:	2b00      	cmp	r3, #0
 8004274:	d105      	bne.n	8004282 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8004276:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800427a:	f003 0301 	and.w	r3, r3, #1
 800427e:	2b00      	cmp	r3, #0
 8004280:	d005      	beq.n	800428e <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004286:	f043 0208 	orr.w	r2, r3, #8
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004292:	2b00      	cmp	r3, #0
 8004294:	f000 820a 	beq.w	80046ac <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004298:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800429c:	f003 0320 	and.w	r3, r3, #32
 80042a0:	2b00      	cmp	r3, #0
 80042a2:	d008      	beq.n	80042b6 <HAL_UART_IRQHandler+0x14e>
 80042a4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80042a8:	f003 0320 	and.w	r3, r3, #32
 80042ac:	2b00      	cmp	r3, #0
 80042ae:	d002      	beq.n	80042b6 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80042b0:	6878      	ldr	r0, [r7, #4]
 80042b2:	f000 fb62 	bl	800497a <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	695b      	ldr	r3, [r3, #20]
 80042bc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80042c0:	2b40      	cmp	r3, #64	@ 0x40
 80042c2:	bf0c      	ite	eq
 80042c4:	2301      	moveq	r3, #1
 80042c6:	2300      	movne	r3, #0
 80042c8:	b2db      	uxtb	r3, r3
 80042ca:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80042d2:	f003 0308 	and.w	r3, r3, #8
 80042d6:	2b00      	cmp	r3, #0
 80042d8:	d103      	bne.n	80042e2 <HAL_UART_IRQHandler+0x17a>
 80042da:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80042de:	2b00      	cmp	r3, #0
 80042e0:	d04f      	beq.n	8004382 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80042e2:	6878      	ldr	r0, [r7, #4]
 80042e4:	f000 fa6d 	bl	80047c2 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	695b      	ldr	r3, [r3, #20]
 80042ee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80042f2:	2b40      	cmp	r3, #64	@ 0x40
 80042f4:	d141      	bne.n	800437a <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	3314      	adds	r3, #20
 80042fc:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004300:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004304:	e853 3f00 	ldrex	r3, [r3]
 8004308:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800430c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004310:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004314:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	3314      	adds	r3, #20
 800431e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8004322:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8004326:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800432a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800432e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8004332:	e841 2300 	strex	r3, r2, [r1]
 8004336:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800433a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800433e:	2b00      	cmp	r3, #0
 8004340:	d1d9      	bne.n	80042f6 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004346:	2b00      	cmp	r3, #0
 8004348:	d013      	beq.n	8004372 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800434e:	4a8a      	ldr	r2, [pc, #552]	@ (8004578 <HAL_UART_IRQHandler+0x410>)
 8004350:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004356:	4618      	mov	r0, r3
 8004358:	f7fd fda7 	bl	8001eaa <HAL_DMA_Abort_IT>
 800435c:	4603      	mov	r3, r0
 800435e:	2b00      	cmp	r3, #0
 8004360:	d016      	beq.n	8004390 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004366:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004368:	687a      	ldr	r2, [r7, #4]
 800436a:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800436c:	4610      	mov	r0, r2
 800436e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004370:	e00e      	b.n	8004390 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004372:	6878      	ldr	r0, [r7, #4]
 8004374:	f000 f9b6 	bl	80046e4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004378:	e00a      	b.n	8004390 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800437a:	6878      	ldr	r0, [r7, #4]
 800437c:	f000 f9b2 	bl	80046e4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004380:	e006      	b.n	8004390 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004382:	6878      	ldr	r0, [r7, #4]
 8004384:	f000 f9ae 	bl	80046e4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	2200      	movs	r2, #0
 800438c:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 800438e:	e18d      	b.n	80046ac <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004390:	bf00      	nop
    return;
 8004392:	e18b      	b.n	80046ac <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004398:	2b01      	cmp	r3, #1
 800439a:	f040 8167 	bne.w	800466c <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800439e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80043a2:	f003 0310 	and.w	r3, r3, #16
 80043a6:	2b00      	cmp	r3, #0
 80043a8:	f000 8160 	beq.w	800466c <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 80043ac:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80043b0:	f003 0310 	and.w	r3, r3, #16
 80043b4:	2b00      	cmp	r3, #0
 80043b6:	f000 8159 	beq.w	800466c <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80043ba:	2300      	movs	r3, #0
 80043bc:	60bb      	str	r3, [r7, #8]
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	60bb      	str	r3, [r7, #8]
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	685b      	ldr	r3, [r3, #4]
 80043cc:	60bb      	str	r3, [r7, #8]
 80043ce:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	695b      	ldr	r3, [r3, #20]
 80043d6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80043da:	2b40      	cmp	r3, #64	@ 0x40
 80043dc:	f040 80ce 	bne.w	800457c <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	685b      	ldr	r3, [r3, #4]
 80043e8:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80043ec:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80043f0:	2b00      	cmp	r3, #0
 80043f2:	f000 80a9 	beq.w	8004548 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80043fa:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80043fe:	429a      	cmp	r2, r3
 8004400:	f080 80a2 	bcs.w	8004548 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800440a:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004410:	69db      	ldr	r3, [r3, #28]
 8004412:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004416:	f000 8088 	beq.w	800452a <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	330c      	adds	r3, #12
 8004420:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004424:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8004428:	e853 3f00 	ldrex	r3, [r3]
 800442c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8004430:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004434:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004438:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	330c      	adds	r3, #12
 8004442:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8004446:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800444a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800444e:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8004452:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8004456:	e841 2300 	strex	r3, r2, [r1]
 800445a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800445e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004462:	2b00      	cmp	r3, #0
 8004464:	d1d9      	bne.n	800441a <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	3314      	adds	r3, #20
 800446c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800446e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004470:	e853 3f00 	ldrex	r3, [r3]
 8004474:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8004476:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004478:	f023 0301 	bic.w	r3, r3, #1
 800447c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	3314      	adds	r3, #20
 8004486:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800448a:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800448e:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004490:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8004492:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8004496:	e841 2300 	strex	r3, r2, [r1]
 800449a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800449c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800449e:	2b00      	cmp	r3, #0
 80044a0:	d1e1      	bne.n	8004466 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	3314      	adds	r3, #20
 80044a8:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80044aa:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80044ac:	e853 3f00 	ldrex	r3, [r3]
 80044b0:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80044b2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80044b4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80044b8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	3314      	adds	r3, #20
 80044c2:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80044c6:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80044c8:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80044ca:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80044cc:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80044ce:	e841 2300 	strex	r3, r2, [r1]
 80044d2:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80044d4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80044d6:	2b00      	cmp	r3, #0
 80044d8:	d1e3      	bne.n	80044a2 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	2220      	movs	r2, #32
 80044de:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	2200      	movs	r2, #0
 80044e6:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	330c      	adds	r3, #12
 80044ee:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80044f0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80044f2:	e853 3f00 	ldrex	r3, [r3]
 80044f6:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80044f8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80044fa:	f023 0310 	bic.w	r3, r3, #16
 80044fe:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	330c      	adds	r3, #12
 8004508:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800450c:	65ba      	str	r2, [r7, #88]	@ 0x58
 800450e:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004510:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8004512:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8004514:	e841 2300 	strex	r3, r2, [r1]
 8004518:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800451a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800451c:	2b00      	cmp	r3, #0
 800451e:	d1e3      	bne.n	80044e8 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004524:	4618      	mov	r0, r3
 8004526:	f7fd fc50 	bl	8001dca <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	2202      	movs	r2, #2
 800452e:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004538:	b29b      	uxth	r3, r3
 800453a:	1ad3      	subs	r3, r2, r3
 800453c:	b29b      	uxth	r3, r3
 800453e:	4619      	mov	r1, r3
 8004540:	6878      	ldr	r0, [r7, #4]
 8004542:	f000 f8d9 	bl	80046f8 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8004546:	e0b3      	b.n	80046b0 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800454c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004550:	429a      	cmp	r2, r3
 8004552:	f040 80ad 	bne.w	80046b0 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800455a:	69db      	ldr	r3, [r3, #28]
 800455c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004560:	f040 80a6 	bne.w	80046b0 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	2202      	movs	r2, #2
 8004568:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800456e:	4619      	mov	r1, r3
 8004570:	6878      	ldr	r0, [r7, #4]
 8004572:	f000 f8c1 	bl	80046f8 <HAL_UARTEx_RxEventCallback>
      return;
 8004576:	e09b      	b.n	80046b0 <HAL_UART_IRQHandler+0x548>
 8004578:	08004889 	.word	0x08004889
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004584:	b29b      	uxth	r3, r3
 8004586:	1ad3      	subs	r3, r2, r3
 8004588:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004590:	b29b      	uxth	r3, r3
 8004592:	2b00      	cmp	r3, #0
 8004594:	f000 808e 	beq.w	80046b4 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 8004598:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800459c:	2b00      	cmp	r3, #0
 800459e:	f000 8089 	beq.w	80046b4 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	330c      	adds	r3, #12
 80045a8:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80045aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80045ac:	e853 3f00 	ldrex	r3, [r3]
 80045b0:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80045b2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80045b4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80045b8:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	330c      	adds	r3, #12
 80045c2:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 80045c6:	647a      	str	r2, [r7, #68]	@ 0x44
 80045c8:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80045ca:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80045cc:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80045ce:	e841 2300 	strex	r3, r2, [r1]
 80045d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80045d4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80045d6:	2b00      	cmp	r3, #0
 80045d8:	d1e3      	bne.n	80045a2 <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	3314      	adds	r3, #20
 80045e0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80045e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045e4:	e853 3f00 	ldrex	r3, [r3]
 80045e8:	623b      	str	r3, [r7, #32]
   return(result);
 80045ea:	6a3b      	ldr	r3, [r7, #32]
 80045ec:	f023 0301 	bic.w	r3, r3, #1
 80045f0:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	3314      	adds	r3, #20
 80045fa:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80045fe:	633a      	str	r2, [r7, #48]	@ 0x30
 8004600:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004602:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004604:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004606:	e841 2300 	strex	r3, r2, [r1]
 800460a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800460c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800460e:	2b00      	cmp	r3, #0
 8004610:	d1e3      	bne.n	80045da <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	2220      	movs	r2, #32
 8004616:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	2200      	movs	r2, #0
 800461e:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	330c      	adds	r3, #12
 8004626:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004628:	693b      	ldr	r3, [r7, #16]
 800462a:	e853 3f00 	ldrex	r3, [r3]
 800462e:	60fb      	str	r3, [r7, #12]
   return(result);
 8004630:	68fb      	ldr	r3, [r7, #12]
 8004632:	f023 0310 	bic.w	r3, r3, #16
 8004636:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	330c      	adds	r3, #12
 8004640:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8004644:	61fa      	str	r2, [r7, #28]
 8004646:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004648:	69b9      	ldr	r1, [r7, #24]
 800464a:	69fa      	ldr	r2, [r7, #28]
 800464c:	e841 2300 	strex	r3, r2, [r1]
 8004650:	617b      	str	r3, [r7, #20]
   return(result);
 8004652:	697b      	ldr	r3, [r7, #20]
 8004654:	2b00      	cmp	r3, #0
 8004656:	d1e3      	bne.n	8004620 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	2202      	movs	r2, #2
 800465c:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800465e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8004662:	4619      	mov	r1, r3
 8004664:	6878      	ldr	r0, [r7, #4]
 8004666:	f000 f847 	bl	80046f8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800466a:	e023      	b.n	80046b4 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800466c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004670:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004674:	2b00      	cmp	r3, #0
 8004676:	d009      	beq.n	800468c <HAL_UART_IRQHandler+0x524>
 8004678:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800467c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004680:	2b00      	cmp	r3, #0
 8004682:	d003      	beq.n	800468c <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 8004684:	6878      	ldr	r0, [r7, #4]
 8004686:	f000 f910 	bl	80048aa <UART_Transmit_IT>
    return;
 800468a:	e014      	b.n	80046b6 <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800468c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004690:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004694:	2b00      	cmp	r3, #0
 8004696:	d00e      	beq.n	80046b6 <HAL_UART_IRQHandler+0x54e>
 8004698:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800469c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80046a0:	2b00      	cmp	r3, #0
 80046a2:	d008      	beq.n	80046b6 <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 80046a4:	6878      	ldr	r0, [r7, #4]
 80046a6:	f000 f950 	bl	800494a <UART_EndTransmit_IT>
    return;
 80046aa:	e004      	b.n	80046b6 <HAL_UART_IRQHandler+0x54e>
    return;
 80046ac:	bf00      	nop
 80046ae:	e002      	b.n	80046b6 <HAL_UART_IRQHandler+0x54e>
      return;
 80046b0:	bf00      	nop
 80046b2:	e000      	b.n	80046b6 <HAL_UART_IRQHandler+0x54e>
      return;
 80046b4:	bf00      	nop
  }
}
 80046b6:	37e8      	adds	r7, #232	@ 0xe8
 80046b8:	46bd      	mov	sp, r7
 80046ba:	bd80      	pop	{r7, pc}

080046bc <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80046bc:	b480      	push	{r7}
 80046be:	b083      	sub	sp, #12
 80046c0:	af00      	add	r7, sp, #0
 80046c2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80046c4:	bf00      	nop
 80046c6:	370c      	adds	r7, #12
 80046c8:	46bd      	mov	sp, r7
 80046ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046ce:	4770      	bx	lr

080046d0 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80046d0:	b480      	push	{r7}
 80046d2:	b083      	sub	sp, #12
 80046d4:	af00      	add	r7, sp, #0
 80046d6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 80046d8:	bf00      	nop
 80046da:	370c      	adds	r7, #12
 80046dc:	46bd      	mov	sp, r7
 80046de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046e2:	4770      	bx	lr

080046e4 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80046e4:	b480      	push	{r7}
 80046e6:	b083      	sub	sp, #12
 80046e8:	af00      	add	r7, sp, #0
 80046ea:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80046ec:	bf00      	nop
 80046ee:	370c      	adds	r7, #12
 80046f0:	46bd      	mov	sp, r7
 80046f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046f6:	4770      	bx	lr

080046f8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80046f8:	b480      	push	{r7}
 80046fa:	b083      	sub	sp, #12
 80046fc:	af00      	add	r7, sp, #0
 80046fe:	6078      	str	r0, [r7, #4]
 8004700:	460b      	mov	r3, r1
 8004702:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004704:	bf00      	nop
 8004706:	370c      	adds	r7, #12
 8004708:	46bd      	mov	sp, r7
 800470a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800470e:	4770      	bx	lr

08004710 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8004710:	b580      	push	{r7, lr}
 8004712:	b086      	sub	sp, #24
 8004714:	af00      	add	r7, sp, #0
 8004716:	60f8      	str	r0, [r7, #12]
 8004718:	60b9      	str	r1, [r7, #8]
 800471a:	603b      	str	r3, [r7, #0]
 800471c:	4613      	mov	r3, r2
 800471e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004720:	e03b      	b.n	800479a <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004722:	6a3b      	ldr	r3, [r7, #32]
 8004724:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004728:	d037      	beq.n	800479a <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800472a:	f7fc fe2b 	bl	8001384 <HAL_GetTick>
 800472e:	4602      	mov	r2, r0
 8004730:	683b      	ldr	r3, [r7, #0]
 8004732:	1ad3      	subs	r3, r2, r3
 8004734:	6a3a      	ldr	r2, [r7, #32]
 8004736:	429a      	cmp	r2, r3
 8004738:	d302      	bcc.n	8004740 <UART_WaitOnFlagUntilTimeout+0x30>
 800473a:	6a3b      	ldr	r3, [r7, #32]
 800473c:	2b00      	cmp	r3, #0
 800473e:	d101      	bne.n	8004744 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004740:	2303      	movs	r3, #3
 8004742:	e03a      	b.n	80047ba <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004744:	68fb      	ldr	r3, [r7, #12]
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	68db      	ldr	r3, [r3, #12]
 800474a:	f003 0304 	and.w	r3, r3, #4
 800474e:	2b00      	cmp	r3, #0
 8004750:	d023      	beq.n	800479a <UART_WaitOnFlagUntilTimeout+0x8a>
 8004752:	68bb      	ldr	r3, [r7, #8]
 8004754:	2b80      	cmp	r3, #128	@ 0x80
 8004756:	d020      	beq.n	800479a <UART_WaitOnFlagUntilTimeout+0x8a>
 8004758:	68bb      	ldr	r3, [r7, #8]
 800475a:	2b40      	cmp	r3, #64	@ 0x40
 800475c:	d01d      	beq.n	800479a <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800475e:	68fb      	ldr	r3, [r7, #12]
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	f003 0308 	and.w	r3, r3, #8
 8004768:	2b08      	cmp	r3, #8
 800476a:	d116      	bne.n	800479a <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 800476c:	2300      	movs	r3, #0
 800476e:	617b      	str	r3, [r7, #20]
 8004770:	68fb      	ldr	r3, [r7, #12]
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	617b      	str	r3, [r7, #20]
 8004778:	68fb      	ldr	r3, [r7, #12]
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	685b      	ldr	r3, [r3, #4]
 800477e:	617b      	str	r3, [r7, #20]
 8004780:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004782:	68f8      	ldr	r0, [r7, #12]
 8004784:	f000 f81d 	bl	80047c2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004788:	68fb      	ldr	r3, [r7, #12]
 800478a:	2208      	movs	r2, #8
 800478c:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800478e:	68fb      	ldr	r3, [r7, #12]
 8004790:	2200      	movs	r2, #0
 8004792:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8004796:	2301      	movs	r3, #1
 8004798:	e00f      	b.n	80047ba <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800479a:	68fb      	ldr	r3, [r7, #12]
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	681a      	ldr	r2, [r3, #0]
 80047a0:	68bb      	ldr	r3, [r7, #8]
 80047a2:	4013      	ands	r3, r2
 80047a4:	68ba      	ldr	r2, [r7, #8]
 80047a6:	429a      	cmp	r2, r3
 80047a8:	bf0c      	ite	eq
 80047aa:	2301      	moveq	r3, #1
 80047ac:	2300      	movne	r3, #0
 80047ae:	b2db      	uxtb	r3, r3
 80047b0:	461a      	mov	r2, r3
 80047b2:	79fb      	ldrb	r3, [r7, #7]
 80047b4:	429a      	cmp	r2, r3
 80047b6:	d0b4      	beq.n	8004722 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80047b8:	2300      	movs	r3, #0
}
 80047ba:	4618      	mov	r0, r3
 80047bc:	3718      	adds	r7, #24
 80047be:	46bd      	mov	sp, r7
 80047c0:	bd80      	pop	{r7, pc}

080047c2 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80047c2:	b480      	push	{r7}
 80047c4:	b095      	sub	sp, #84	@ 0x54
 80047c6:	af00      	add	r7, sp, #0
 80047c8:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	330c      	adds	r3, #12
 80047d0:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80047d2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80047d4:	e853 3f00 	ldrex	r3, [r3]
 80047d8:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80047da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80047dc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80047e0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	330c      	adds	r3, #12
 80047e8:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80047ea:	643a      	str	r2, [r7, #64]	@ 0x40
 80047ec:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80047ee:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80047f0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80047f2:	e841 2300 	strex	r3, r2, [r1]
 80047f6:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80047f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80047fa:	2b00      	cmp	r3, #0
 80047fc:	d1e5      	bne.n	80047ca <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	3314      	adds	r3, #20
 8004804:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004806:	6a3b      	ldr	r3, [r7, #32]
 8004808:	e853 3f00 	ldrex	r3, [r3]
 800480c:	61fb      	str	r3, [r7, #28]
   return(result);
 800480e:	69fb      	ldr	r3, [r7, #28]
 8004810:	f023 0301 	bic.w	r3, r3, #1
 8004814:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	3314      	adds	r3, #20
 800481c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800481e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004820:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004822:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004824:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004826:	e841 2300 	strex	r3, r2, [r1]
 800482a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800482c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800482e:	2b00      	cmp	r3, #0
 8004830:	d1e5      	bne.n	80047fe <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004836:	2b01      	cmp	r3, #1
 8004838:	d119      	bne.n	800486e <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	330c      	adds	r3, #12
 8004840:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004842:	68fb      	ldr	r3, [r7, #12]
 8004844:	e853 3f00 	ldrex	r3, [r3]
 8004848:	60bb      	str	r3, [r7, #8]
   return(result);
 800484a:	68bb      	ldr	r3, [r7, #8]
 800484c:	f023 0310 	bic.w	r3, r3, #16
 8004850:	647b      	str	r3, [r7, #68]	@ 0x44
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	330c      	adds	r3, #12
 8004858:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800485a:	61ba      	str	r2, [r7, #24]
 800485c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800485e:	6979      	ldr	r1, [r7, #20]
 8004860:	69ba      	ldr	r2, [r7, #24]
 8004862:	e841 2300 	strex	r3, r2, [r1]
 8004866:	613b      	str	r3, [r7, #16]
   return(result);
 8004868:	693b      	ldr	r3, [r7, #16]
 800486a:	2b00      	cmp	r3, #0
 800486c:	d1e5      	bne.n	800483a <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	2220      	movs	r2, #32
 8004872:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	2200      	movs	r2, #0
 800487a:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800487c:	bf00      	nop
 800487e:	3754      	adds	r7, #84	@ 0x54
 8004880:	46bd      	mov	sp, r7
 8004882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004886:	4770      	bx	lr

08004888 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004888:	b580      	push	{r7, lr}
 800488a:	b084      	sub	sp, #16
 800488c:	af00      	add	r7, sp, #0
 800488e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004894:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8004896:	68fb      	ldr	r3, [r7, #12]
 8004898:	2200      	movs	r2, #0
 800489a:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800489c:	68f8      	ldr	r0, [r7, #12]
 800489e:	f7ff ff21 	bl	80046e4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80048a2:	bf00      	nop
 80048a4:	3710      	adds	r7, #16
 80048a6:	46bd      	mov	sp, r7
 80048a8:	bd80      	pop	{r7, pc}

080048aa <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80048aa:	b480      	push	{r7}
 80048ac:	b085      	sub	sp, #20
 80048ae:	af00      	add	r7, sp, #0
 80048b0:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80048b8:	b2db      	uxtb	r3, r3
 80048ba:	2b21      	cmp	r3, #33	@ 0x21
 80048bc:	d13e      	bne.n	800493c <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	689b      	ldr	r3, [r3, #8]
 80048c2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80048c6:	d114      	bne.n	80048f2 <UART_Transmit_IT+0x48>
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	691b      	ldr	r3, [r3, #16]
 80048cc:	2b00      	cmp	r3, #0
 80048ce:	d110      	bne.n	80048f2 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	6a1b      	ldr	r3, [r3, #32]
 80048d4:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80048d6:	68fb      	ldr	r3, [r7, #12]
 80048d8:	881b      	ldrh	r3, [r3, #0]
 80048da:	461a      	mov	r2, r3
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80048e4:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	6a1b      	ldr	r3, [r3, #32]
 80048ea:	1c9a      	adds	r2, r3, #2
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	621a      	str	r2, [r3, #32]
 80048f0:	e008      	b.n	8004904 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	6a1b      	ldr	r3, [r3, #32]
 80048f6:	1c59      	adds	r1, r3, #1
 80048f8:	687a      	ldr	r2, [r7, #4]
 80048fa:	6211      	str	r1, [r2, #32]
 80048fc:	781a      	ldrb	r2, [r3, #0]
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004908:	b29b      	uxth	r3, r3
 800490a:	3b01      	subs	r3, #1
 800490c:	b29b      	uxth	r3, r3
 800490e:	687a      	ldr	r2, [r7, #4]
 8004910:	4619      	mov	r1, r3
 8004912:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8004914:	2b00      	cmp	r3, #0
 8004916:	d10f      	bne.n	8004938 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	68da      	ldr	r2, [r3, #12]
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004926:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	68da      	ldr	r2, [r3, #12]
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004936:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8004938:	2300      	movs	r3, #0
 800493a:	e000      	b.n	800493e <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800493c:	2302      	movs	r3, #2
  }
}
 800493e:	4618      	mov	r0, r3
 8004940:	3714      	adds	r7, #20
 8004942:	46bd      	mov	sp, r7
 8004944:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004948:	4770      	bx	lr

0800494a <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800494a:	b580      	push	{r7, lr}
 800494c:	b082      	sub	sp, #8
 800494e:	af00      	add	r7, sp, #0
 8004950:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	68da      	ldr	r2, [r3, #12]
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004960:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	2220      	movs	r2, #32
 8004966:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800496a:	6878      	ldr	r0, [r7, #4]
 800496c:	f7ff fea6 	bl	80046bc <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8004970:	2300      	movs	r3, #0
}
 8004972:	4618      	mov	r0, r3
 8004974:	3708      	adds	r7, #8
 8004976:	46bd      	mov	sp, r7
 8004978:	bd80      	pop	{r7, pc}

0800497a <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800497a:	b580      	push	{r7, lr}
 800497c:	b08c      	sub	sp, #48	@ 0x30
 800497e:	af00      	add	r7, sp, #0
 8004980:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 8004982:	2300      	movs	r3, #0
 8004984:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 8004986:	2300      	movs	r3, #0
 8004988:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004990:	b2db      	uxtb	r3, r3
 8004992:	2b22      	cmp	r3, #34	@ 0x22
 8004994:	f040 80aa 	bne.w	8004aec <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	689b      	ldr	r3, [r3, #8]
 800499c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80049a0:	d115      	bne.n	80049ce <UART_Receive_IT+0x54>
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	691b      	ldr	r3, [r3, #16]
 80049a6:	2b00      	cmp	r3, #0
 80049a8:	d111      	bne.n	80049ce <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80049ae:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	685b      	ldr	r3, [r3, #4]
 80049b6:	b29b      	uxth	r3, r3
 80049b8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80049bc:	b29a      	uxth	r2, r3
 80049be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80049c0:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80049c6:	1c9a      	adds	r2, r3, #2
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	629a      	str	r2, [r3, #40]	@ 0x28
 80049cc:	e024      	b.n	8004a18 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80049d2:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	689b      	ldr	r3, [r3, #8]
 80049d8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80049dc:	d007      	beq.n	80049ee <UART_Receive_IT+0x74>
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	689b      	ldr	r3, [r3, #8]
 80049e2:	2b00      	cmp	r3, #0
 80049e4:	d10a      	bne.n	80049fc <UART_Receive_IT+0x82>
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	691b      	ldr	r3, [r3, #16]
 80049ea:	2b00      	cmp	r3, #0
 80049ec:	d106      	bne.n	80049fc <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	685b      	ldr	r3, [r3, #4]
 80049f4:	b2da      	uxtb	r2, r3
 80049f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80049f8:	701a      	strb	r2, [r3, #0]
 80049fa:	e008      	b.n	8004a0e <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	685b      	ldr	r3, [r3, #4]
 8004a02:	b2db      	uxtb	r3, r3
 8004a04:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004a08:	b2da      	uxtb	r2, r3
 8004a0a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004a0c:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004a12:	1c5a      	adds	r2, r3, #1
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004a1c:	b29b      	uxth	r3, r3
 8004a1e:	3b01      	subs	r3, #1
 8004a20:	b29b      	uxth	r3, r3
 8004a22:	687a      	ldr	r2, [r7, #4]
 8004a24:	4619      	mov	r1, r3
 8004a26:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8004a28:	2b00      	cmp	r3, #0
 8004a2a:	d15d      	bne.n	8004ae8 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	68da      	ldr	r2, [r3, #12]
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	f022 0220 	bic.w	r2, r2, #32
 8004a3a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	68da      	ldr	r2, [r3, #12]
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004a4a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	695a      	ldr	r2, [r3, #20]
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	f022 0201 	bic.w	r2, r2, #1
 8004a5a:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	2220      	movs	r2, #32
 8004a60:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	2200      	movs	r2, #0
 8004a68:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a6e:	2b01      	cmp	r3, #1
 8004a70:	d135      	bne.n	8004ade <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	2200      	movs	r2, #0
 8004a76:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	330c      	adds	r3, #12
 8004a7e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a80:	697b      	ldr	r3, [r7, #20]
 8004a82:	e853 3f00 	ldrex	r3, [r3]
 8004a86:	613b      	str	r3, [r7, #16]
   return(result);
 8004a88:	693b      	ldr	r3, [r7, #16]
 8004a8a:	f023 0310 	bic.w	r3, r3, #16
 8004a8e:	627b      	str	r3, [r7, #36]	@ 0x24
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	330c      	adds	r3, #12
 8004a96:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004a98:	623a      	str	r2, [r7, #32]
 8004a9a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a9c:	69f9      	ldr	r1, [r7, #28]
 8004a9e:	6a3a      	ldr	r2, [r7, #32]
 8004aa0:	e841 2300 	strex	r3, r2, [r1]
 8004aa4:	61bb      	str	r3, [r7, #24]
   return(result);
 8004aa6:	69bb      	ldr	r3, [r7, #24]
 8004aa8:	2b00      	cmp	r3, #0
 8004aaa:	d1e5      	bne.n	8004a78 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	f003 0310 	and.w	r3, r3, #16
 8004ab6:	2b10      	cmp	r3, #16
 8004ab8:	d10a      	bne.n	8004ad0 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004aba:	2300      	movs	r3, #0
 8004abc:	60fb      	str	r3, [r7, #12]
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	60fb      	str	r3, [r7, #12]
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	685b      	ldr	r3, [r3, #4]
 8004acc:	60fb      	str	r3, [r7, #12]
 8004ace:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004ad4:	4619      	mov	r1, r3
 8004ad6:	6878      	ldr	r0, [r7, #4]
 8004ad8:	f7ff fe0e 	bl	80046f8 <HAL_UARTEx_RxEventCallback>
 8004adc:	e002      	b.n	8004ae4 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8004ade:	6878      	ldr	r0, [r7, #4]
 8004ae0:	f7ff fdf6 	bl	80046d0 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8004ae4:	2300      	movs	r3, #0
 8004ae6:	e002      	b.n	8004aee <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8004ae8:	2300      	movs	r3, #0
 8004aea:	e000      	b.n	8004aee <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8004aec:	2302      	movs	r3, #2
  }
}
 8004aee:	4618      	mov	r0, r3
 8004af0:	3730      	adds	r7, #48	@ 0x30
 8004af2:	46bd      	mov	sp, r7
 8004af4:	bd80      	pop	{r7, pc}
	...

08004af8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004af8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004afc:	b0c0      	sub	sp, #256	@ 0x100
 8004afe:	af00      	add	r7, sp, #0
 8004b00:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004b04:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	691b      	ldr	r3, [r3, #16]
 8004b0c:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8004b10:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004b14:	68d9      	ldr	r1, [r3, #12]
 8004b16:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004b1a:	681a      	ldr	r2, [r3, #0]
 8004b1c:	ea40 0301 	orr.w	r3, r0, r1
 8004b20:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004b22:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004b26:	689a      	ldr	r2, [r3, #8]
 8004b28:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004b2c:	691b      	ldr	r3, [r3, #16]
 8004b2e:	431a      	orrs	r2, r3
 8004b30:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004b34:	695b      	ldr	r3, [r3, #20]
 8004b36:	431a      	orrs	r2, r3
 8004b38:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004b3c:	69db      	ldr	r3, [r3, #28]
 8004b3e:	4313      	orrs	r3, r2
 8004b40:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8004b44:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	68db      	ldr	r3, [r3, #12]
 8004b4c:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8004b50:	f021 010c 	bic.w	r1, r1, #12
 8004b54:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004b58:	681a      	ldr	r2, [r3, #0]
 8004b5a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8004b5e:	430b      	orrs	r3, r1
 8004b60:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004b62:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	695b      	ldr	r3, [r3, #20]
 8004b6a:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8004b6e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004b72:	6999      	ldr	r1, [r3, #24]
 8004b74:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004b78:	681a      	ldr	r2, [r3, #0]
 8004b7a:	ea40 0301 	orr.w	r3, r0, r1
 8004b7e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004b80:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004b84:	681a      	ldr	r2, [r3, #0]
 8004b86:	4b8f      	ldr	r3, [pc, #572]	@ (8004dc4 <UART_SetConfig+0x2cc>)
 8004b88:	429a      	cmp	r2, r3
 8004b8a:	d005      	beq.n	8004b98 <UART_SetConfig+0xa0>
 8004b8c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004b90:	681a      	ldr	r2, [r3, #0]
 8004b92:	4b8d      	ldr	r3, [pc, #564]	@ (8004dc8 <UART_SetConfig+0x2d0>)
 8004b94:	429a      	cmp	r2, r3
 8004b96:	d104      	bne.n	8004ba2 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8004b98:	f7ff f9f6 	bl	8003f88 <HAL_RCC_GetPCLK2Freq>
 8004b9c:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8004ba0:	e003      	b.n	8004baa <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8004ba2:	f7ff f9dd 	bl	8003f60 <HAL_RCC_GetPCLK1Freq>
 8004ba6:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004baa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004bae:	69db      	ldr	r3, [r3, #28]
 8004bb0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004bb4:	f040 810c 	bne.w	8004dd0 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004bb8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004bbc:	2200      	movs	r2, #0
 8004bbe:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8004bc2:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8004bc6:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8004bca:	4622      	mov	r2, r4
 8004bcc:	462b      	mov	r3, r5
 8004bce:	1891      	adds	r1, r2, r2
 8004bd0:	65b9      	str	r1, [r7, #88]	@ 0x58
 8004bd2:	415b      	adcs	r3, r3
 8004bd4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004bd6:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8004bda:	4621      	mov	r1, r4
 8004bdc:	eb12 0801 	adds.w	r8, r2, r1
 8004be0:	4629      	mov	r1, r5
 8004be2:	eb43 0901 	adc.w	r9, r3, r1
 8004be6:	f04f 0200 	mov.w	r2, #0
 8004bea:	f04f 0300 	mov.w	r3, #0
 8004bee:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004bf2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004bf6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004bfa:	4690      	mov	r8, r2
 8004bfc:	4699      	mov	r9, r3
 8004bfe:	4623      	mov	r3, r4
 8004c00:	eb18 0303 	adds.w	r3, r8, r3
 8004c04:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8004c08:	462b      	mov	r3, r5
 8004c0a:	eb49 0303 	adc.w	r3, r9, r3
 8004c0e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8004c12:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004c16:	685b      	ldr	r3, [r3, #4]
 8004c18:	2200      	movs	r2, #0
 8004c1a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8004c1e:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8004c22:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8004c26:	460b      	mov	r3, r1
 8004c28:	18db      	adds	r3, r3, r3
 8004c2a:	653b      	str	r3, [r7, #80]	@ 0x50
 8004c2c:	4613      	mov	r3, r2
 8004c2e:	eb42 0303 	adc.w	r3, r2, r3
 8004c32:	657b      	str	r3, [r7, #84]	@ 0x54
 8004c34:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8004c38:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8004c3c:	f7fb fb28 	bl	8000290 <__aeabi_uldivmod>
 8004c40:	4602      	mov	r2, r0
 8004c42:	460b      	mov	r3, r1
 8004c44:	4b61      	ldr	r3, [pc, #388]	@ (8004dcc <UART_SetConfig+0x2d4>)
 8004c46:	fba3 2302 	umull	r2, r3, r3, r2
 8004c4a:	095b      	lsrs	r3, r3, #5
 8004c4c:	011c      	lsls	r4, r3, #4
 8004c4e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004c52:	2200      	movs	r2, #0
 8004c54:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004c58:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8004c5c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8004c60:	4642      	mov	r2, r8
 8004c62:	464b      	mov	r3, r9
 8004c64:	1891      	adds	r1, r2, r2
 8004c66:	64b9      	str	r1, [r7, #72]	@ 0x48
 8004c68:	415b      	adcs	r3, r3
 8004c6a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004c6c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8004c70:	4641      	mov	r1, r8
 8004c72:	eb12 0a01 	adds.w	sl, r2, r1
 8004c76:	4649      	mov	r1, r9
 8004c78:	eb43 0b01 	adc.w	fp, r3, r1
 8004c7c:	f04f 0200 	mov.w	r2, #0
 8004c80:	f04f 0300 	mov.w	r3, #0
 8004c84:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8004c88:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004c8c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004c90:	4692      	mov	sl, r2
 8004c92:	469b      	mov	fp, r3
 8004c94:	4643      	mov	r3, r8
 8004c96:	eb1a 0303 	adds.w	r3, sl, r3
 8004c9a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004c9e:	464b      	mov	r3, r9
 8004ca0:	eb4b 0303 	adc.w	r3, fp, r3
 8004ca4:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8004ca8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004cac:	685b      	ldr	r3, [r3, #4]
 8004cae:	2200      	movs	r2, #0
 8004cb0:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004cb4:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8004cb8:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8004cbc:	460b      	mov	r3, r1
 8004cbe:	18db      	adds	r3, r3, r3
 8004cc0:	643b      	str	r3, [r7, #64]	@ 0x40
 8004cc2:	4613      	mov	r3, r2
 8004cc4:	eb42 0303 	adc.w	r3, r2, r3
 8004cc8:	647b      	str	r3, [r7, #68]	@ 0x44
 8004cca:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8004cce:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8004cd2:	f7fb fadd 	bl	8000290 <__aeabi_uldivmod>
 8004cd6:	4602      	mov	r2, r0
 8004cd8:	460b      	mov	r3, r1
 8004cda:	4611      	mov	r1, r2
 8004cdc:	4b3b      	ldr	r3, [pc, #236]	@ (8004dcc <UART_SetConfig+0x2d4>)
 8004cde:	fba3 2301 	umull	r2, r3, r3, r1
 8004ce2:	095b      	lsrs	r3, r3, #5
 8004ce4:	2264      	movs	r2, #100	@ 0x64
 8004ce6:	fb02 f303 	mul.w	r3, r2, r3
 8004cea:	1acb      	subs	r3, r1, r3
 8004cec:	00db      	lsls	r3, r3, #3
 8004cee:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8004cf2:	4b36      	ldr	r3, [pc, #216]	@ (8004dcc <UART_SetConfig+0x2d4>)
 8004cf4:	fba3 2302 	umull	r2, r3, r3, r2
 8004cf8:	095b      	lsrs	r3, r3, #5
 8004cfa:	005b      	lsls	r3, r3, #1
 8004cfc:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8004d00:	441c      	add	r4, r3
 8004d02:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004d06:	2200      	movs	r2, #0
 8004d08:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004d0c:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8004d10:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8004d14:	4642      	mov	r2, r8
 8004d16:	464b      	mov	r3, r9
 8004d18:	1891      	adds	r1, r2, r2
 8004d1a:	63b9      	str	r1, [r7, #56]	@ 0x38
 8004d1c:	415b      	adcs	r3, r3
 8004d1e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004d20:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8004d24:	4641      	mov	r1, r8
 8004d26:	1851      	adds	r1, r2, r1
 8004d28:	6339      	str	r1, [r7, #48]	@ 0x30
 8004d2a:	4649      	mov	r1, r9
 8004d2c:	414b      	adcs	r3, r1
 8004d2e:	637b      	str	r3, [r7, #52]	@ 0x34
 8004d30:	f04f 0200 	mov.w	r2, #0
 8004d34:	f04f 0300 	mov.w	r3, #0
 8004d38:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8004d3c:	4659      	mov	r1, fp
 8004d3e:	00cb      	lsls	r3, r1, #3
 8004d40:	4651      	mov	r1, sl
 8004d42:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004d46:	4651      	mov	r1, sl
 8004d48:	00ca      	lsls	r2, r1, #3
 8004d4a:	4610      	mov	r0, r2
 8004d4c:	4619      	mov	r1, r3
 8004d4e:	4603      	mov	r3, r0
 8004d50:	4642      	mov	r2, r8
 8004d52:	189b      	adds	r3, r3, r2
 8004d54:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004d58:	464b      	mov	r3, r9
 8004d5a:	460a      	mov	r2, r1
 8004d5c:	eb42 0303 	adc.w	r3, r2, r3
 8004d60:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004d64:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004d68:	685b      	ldr	r3, [r3, #4]
 8004d6a:	2200      	movs	r2, #0
 8004d6c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8004d70:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8004d74:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8004d78:	460b      	mov	r3, r1
 8004d7a:	18db      	adds	r3, r3, r3
 8004d7c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004d7e:	4613      	mov	r3, r2
 8004d80:	eb42 0303 	adc.w	r3, r2, r3
 8004d84:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004d86:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8004d8a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8004d8e:	f7fb fa7f 	bl	8000290 <__aeabi_uldivmod>
 8004d92:	4602      	mov	r2, r0
 8004d94:	460b      	mov	r3, r1
 8004d96:	4b0d      	ldr	r3, [pc, #52]	@ (8004dcc <UART_SetConfig+0x2d4>)
 8004d98:	fba3 1302 	umull	r1, r3, r3, r2
 8004d9c:	095b      	lsrs	r3, r3, #5
 8004d9e:	2164      	movs	r1, #100	@ 0x64
 8004da0:	fb01 f303 	mul.w	r3, r1, r3
 8004da4:	1ad3      	subs	r3, r2, r3
 8004da6:	00db      	lsls	r3, r3, #3
 8004da8:	3332      	adds	r3, #50	@ 0x32
 8004daa:	4a08      	ldr	r2, [pc, #32]	@ (8004dcc <UART_SetConfig+0x2d4>)
 8004dac:	fba2 2303 	umull	r2, r3, r2, r3
 8004db0:	095b      	lsrs	r3, r3, #5
 8004db2:	f003 0207 	and.w	r2, r3, #7
 8004db6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	4422      	add	r2, r4
 8004dbe:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8004dc0:	e106      	b.n	8004fd0 <UART_SetConfig+0x4d8>
 8004dc2:	bf00      	nop
 8004dc4:	40011000 	.word	0x40011000
 8004dc8:	40011400 	.word	0x40011400
 8004dcc:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004dd0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004dd4:	2200      	movs	r2, #0
 8004dd6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8004dda:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8004dde:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8004de2:	4642      	mov	r2, r8
 8004de4:	464b      	mov	r3, r9
 8004de6:	1891      	adds	r1, r2, r2
 8004de8:	6239      	str	r1, [r7, #32]
 8004dea:	415b      	adcs	r3, r3
 8004dec:	627b      	str	r3, [r7, #36]	@ 0x24
 8004dee:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8004df2:	4641      	mov	r1, r8
 8004df4:	1854      	adds	r4, r2, r1
 8004df6:	4649      	mov	r1, r9
 8004df8:	eb43 0501 	adc.w	r5, r3, r1
 8004dfc:	f04f 0200 	mov.w	r2, #0
 8004e00:	f04f 0300 	mov.w	r3, #0
 8004e04:	00eb      	lsls	r3, r5, #3
 8004e06:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004e0a:	00e2      	lsls	r2, r4, #3
 8004e0c:	4614      	mov	r4, r2
 8004e0e:	461d      	mov	r5, r3
 8004e10:	4643      	mov	r3, r8
 8004e12:	18e3      	adds	r3, r4, r3
 8004e14:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8004e18:	464b      	mov	r3, r9
 8004e1a:	eb45 0303 	adc.w	r3, r5, r3
 8004e1e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8004e22:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004e26:	685b      	ldr	r3, [r3, #4]
 8004e28:	2200      	movs	r2, #0
 8004e2a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8004e2e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8004e32:	f04f 0200 	mov.w	r2, #0
 8004e36:	f04f 0300 	mov.w	r3, #0
 8004e3a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8004e3e:	4629      	mov	r1, r5
 8004e40:	008b      	lsls	r3, r1, #2
 8004e42:	4621      	mov	r1, r4
 8004e44:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004e48:	4621      	mov	r1, r4
 8004e4a:	008a      	lsls	r2, r1, #2
 8004e4c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8004e50:	f7fb fa1e 	bl	8000290 <__aeabi_uldivmod>
 8004e54:	4602      	mov	r2, r0
 8004e56:	460b      	mov	r3, r1
 8004e58:	4b60      	ldr	r3, [pc, #384]	@ (8004fdc <UART_SetConfig+0x4e4>)
 8004e5a:	fba3 2302 	umull	r2, r3, r3, r2
 8004e5e:	095b      	lsrs	r3, r3, #5
 8004e60:	011c      	lsls	r4, r3, #4
 8004e62:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004e66:	2200      	movs	r2, #0
 8004e68:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8004e6c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8004e70:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8004e74:	4642      	mov	r2, r8
 8004e76:	464b      	mov	r3, r9
 8004e78:	1891      	adds	r1, r2, r2
 8004e7a:	61b9      	str	r1, [r7, #24]
 8004e7c:	415b      	adcs	r3, r3
 8004e7e:	61fb      	str	r3, [r7, #28]
 8004e80:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004e84:	4641      	mov	r1, r8
 8004e86:	1851      	adds	r1, r2, r1
 8004e88:	6139      	str	r1, [r7, #16]
 8004e8a:	4649      	mov	r1, r9
 8004e8c:	414b      	adcs	r3, r1
 8004e8e:	617b      	str	r3, [r7, #20]
 8004e90:	f04f 0200 	mov.w	r2, #0
 8004e94:	f04f 0300 	mov.w	r3, #0
 8004e98:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004e9c:	4659      	mov	r1, fp
 8004e9e:	00cb      	lsls	r3, r1, #3
 8004ea0:	4651      	mov	r1, sl
 8004ea2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004ea6:	4651      	mov	r1, sl
 8004ea8:	00ca      	lsls	r2, r1, #3
 8004eaa:	4610      	mov	r0, r2
 8004eac:	4619      	mov	r1, r3
 8004eae:	4603      	mov	r3, r0
 8004eb0:	4642      	mov	r2, r8
 8004eb2:	189b      	adds	r3, r3, r2
 8004eb4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004eb8:	464b      	mov	r3, r9
 8004eba:	460a      	mov	r2, r1
 8004ebc:	eb42 0303 	adc.w	r3, r2, r3
 8004ec0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8004ec4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004ec8:	685b      	ldr	r3, [r3, #4]
 8004eca:	2200      	movs	r2, #0
 8004ecc:	67bb      	str	r3, [r7, #120]	@ 0x78
 8004ece:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8004ed0:	f04f 0200 	mov.w	r2, #0
 8004ed4:	f04f 0300 	mov.w	r3, #0
 8004ed8:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8004edc:	4649      	mov	r1, r9
 8004ede:	008b      	lsls	r3, r1, #2
 8004ee0:	4641      	mov	r1, r8
 8004ee2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004ee6:	4641      	mov	r1, r8
 8004ee8:	008a      	lsls	r2, r1, #2
 8004eea:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8004eee:	f7fb f9cf 	bl	8000290 <__aeabi_uldivmod>
 8004ef2:	4602      	mov	r2, r0
 8004ef4:	460b      	mov	r3, r1
 8004ef6:	4611      	mov	r1, r2
 8004ef8:	4b38      	ldr	r3, [pc, #224]	@ (8004fdc <UART_SetConfig+0x4e4>)
 8004efa:	fba3 2301 	umull	r2, r3, r3, r1
 8004efe:	095b      	lsrs	r3, r3, #5
 8004f00:	2264      	movs	r2, #100	@ 0x64
 8004f02:	fb02 f303 	mul.w	r3, r2, r3
 8004f06:	1acb      	subs	r3, r1, r3
 8004f08:	011b      	lsls	r3, r3, #4
 8004f0a:	3332      	adds	r3, #50	@ 0x32
 8004f0c:	4a33      	ldr	r2, [pc, #204]	@ (8004fdc <UART_SetConfig+0x4e4>)
 8004f0e:	fba2 2303 	umull	r2, r3, r2, r3
 8004f12:	095b      	lsrs	r3, r3, #5
 8004f14:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004f18:	441c      	add	r4, r3
 8004f1a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004f1e:	2200      	movs	r2, #0
 8004f20:	673b      	str	r3, [r7, #112]	@ 0x70
 8004f22:	677a      	str	r2, [r7, #116]	@ 0x74
 8004f24:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8004f28:	4642      	mov	r2, r8
 8004f2a:	464b      	mov	r3, r9
 8004f2c:	1891      	adds	r1, r2, r2
 8004f2e:	60b9      	str	r1, [r7, #8]
 8004f30:	415b      	adcs	r3, r3
 8004f32:	60fb      	str	r3, [r7, #12]
 8004f34:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004f38:	4641      	mov	r1, r8
 8004f3a:	1851      	adds	r1, r2, r1
 8004f3c:	6039      	str	r1, [r7, #0]
 8004f3e:	4649      	mov	r1, r9
 8004f40:	414b      	adcs	r3, r1
 8004f42:	607b      	str	r3, [r7, #4]
 8004f44:	f04f 0200 	mov.w	r2, #0
 8004f48:	f04f 0300 	mov.w	r3, #0
 8004f4c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8004f50:	4659      	mov	r1, fp
 8004f52:	00cb      	lsls	r3, r1, #3
 8004f54:	4651      	mov	r1, sl
 8004f56:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004f5a:	4651      	mov	r1, sl
 8004f5c:	00ca      	lsls	r2, r1, #3
 8004f5e:	4610      	mov	r0, r2
 8004f60:	4619      	mov	r1, r3
 8004f62:	4603      	mov	r3, r0
 8004f64:	4642      	mov	r2, r8
 8004f66:	189b      	adds	r3, r3, r2
 8004f68:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004f6a:	464b      	mov	r3, r9
 8004f6c:	460a      	mov	r2, r1
 8004f6e:	eb42 0303 	adc.w	r3, r2, r3
 8004f72:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8004f74:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004f78:	685b      	ldr	r3, [r3, #4]
 8004f7a:	2200      	movs	r2, #0
 8004f7c:	663b      	str	r3, [r7, #96]	@ 0x60
 8004f7e:	667a      	str	r2, [r7, #100]	@ 0x64
 8004f80:	f04f 0200 	mov.w	r2, #0
 8004f84:	f04f 0300 	mov.w	r3, #0
 8004f88:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8004f8c:	4649      	mov	r1, r9
 8004f8e:	008b      	lsls	r3, r1, #2
 8004f90:	4641      	mov	r1, r8
 8004f92:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004f96:	4641      	mov	r1, r8
 8004f98:	008a      	lsls	r2, r1, #2
 8004f9a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8004f9e:	f7fb f977 	bl	8000290 <__aeabi_uldivmod>
 8004fa2:	4602      	mov	r2, r0
 8004fa4:	460b      	mov	r3, r1
 8004fa6:	4b0d      	ldr	r3, [pc, #52]	@ (8004fdc <UART_SetConfig+0x4e4>)
 8004fa8:	fba3 1302 	umull	r1, r3, r3, r2
 8004fac:	095b      	lsrs	r3, r3, #5
 8004fae:	2164      	movs	r1, #100	@ 0x64
 8004fb0:	fb01 f303 	mul.w	r3, r1, r3
 8004fb4:	1ad3      	subs	r3, r2, r3
 8004fb6:	011b      	lsls	r3, r3, #4
 8004fb8:	3332      	adds	r3, #50	@ 0x32
 8004fba:	4a08      	ldr	r2, [pc, #32]	@ (8004fdc <UART_SetConfig+0x4e4>)
 8004fbc:	fba2 2303 	umull	r2, r3, r2, r3
 8004fc0:	095b      	lsrs	r3, r3, #5
 8004fc2:	f003 020f 	and.w	r2, r3, #15
 8004fc6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	4422      	add	r2, r4
 8004fce:	609a      	str	r2, [r3, #8]
}
 8004fd0:	bf00      	nop
 8004fd2:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8004fd6:	46bd      	mov	sp, r7
 8004fd8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004fdc:	51eb851f 	.word	0x51eb851f

08004fe0 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8004fe0:	b084      	sub	sp, #16
 8004fe2:	b580      	push	{r7, lr}
 8004fe4:	b084      	sub	sp, #16
 8004fe6:	af00      	add	r7, sp, #0
 8004fe8:	6078      	str	r0, [r7, #4]
 8004fea:	f107 001c 	add.w	r0, r7, #28
 8004fee:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8004ff2:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8004ff6:	2b01      	cmp	r3, #1
 8004ff8:	d123      	bne.n	8005042 <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ffe:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	68db      	ldr	r3, [r3, #12]
 800500a:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 800500e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005012:	687a      	ldr	r2, [r7, #4]
 8005014:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	68db      	ldr	r3, [r3, #12]
 800501a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8005022:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8005026:	2b01      	cmp	r3, #1
 8005028:	d105      	bne.n	8005036 <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	68db      	ldr	r3, [r3, #12]
 800502e:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8005036:	6878      	ldr	r0, [r7, #4]
 8005038:	f001 fae8 	bl	800660c <USB_CoreReset>
 800503c:	4603      	mov	r3, r0
 800503e:	73fb      	strb	r3, [r7, #15]
 8005040:	e01b      	b.n	800507a <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	68db      	ldr	r3, [r3, #12]
 8005046:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800504e:	6878      	ldr	r0, [r7, #4]
 8005050:	f001 fadc 	bl	800660c <USB_CoreReset>
 8005054:	4603      	mov	r3, r0
 8005056:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8005058:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800505c:	2b00      	cmp	r3, #0
 800505e:	d106      	bne.n	800506e <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005064:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	639a      	str	r2, [r3, #56]	@ 0x38
 800506c:	e005      	b.n	800507a <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005072:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800507a:	7fbb      	ldrb	r3, [r7, #30]
 800507c:	2b01      	cmp	r3, #1
 800507e:	d10b      	bne.n	8005098 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	689b      	ldr	r3, [r3, #8]
 8005084:	f043 0206 	orr.w	r2, r3, #6
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	689b      	ldr	r3, [r3, #8]
 8005090:	f043 0220 	orr.w	r2, r3, #32
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8005098:	7bfb      	ldrb	r3, [r7, #15]
}
 800509a:	4618      	mov	r0, r3
 800509c:	3710      	adds	r7, #16
 800509e:	46bd      	mov	sp, r7
 80050a0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80050a4:	b004      	add	sp, #16
 80050a6:	4770      	bx	lr

080050a8 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 80050a8:	b480      	push	{r7}
 80050aa:	b087      	sub	sp, #28
 80050ac:	af00      	add	r7, sp, #0
 80050ae:	60f8      	str	r0, [r7, #12]
 80050b0:	60b9      	str	r1, [r7, #8]
 80050b2:	4613      	mov	r3, r2
 80050b4:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 80050b6:	79fb      	ldrb	r3, [r7, #7]
 80050b8:	2b02      	cmp	r3, #2
 80050ba:	d165      	bne.n	8005188 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 80050bc:	68bb      	ldr	r3, [r7, #8]
 80050be:	4a41      	ldr	r2, [pc, #260]	@ (80051c4 <USB_SetTurnaroundTime+0x11c>)
 80050c0:	4293      	cmp	r3, r2
 80050c2:	d906      	bls.n	80050d2 <USB_SetTurnaroundTime+0x2a>
 80050c4:	68bb      	ldr	r3, [r7, #8]
 80050c6:	4a40      	ldr	r2, [pc, #256]	@ (80051c8 <USB_SetTurnaroundTime+0x120>)
 80050c8:	4293      	cmp	r3, r2
 80050ca:	d202      	bcs.n	80050d2 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 80050cc:	230f      	movs	r3, #15
 80050ce:	617b      	str	r3, [r7, #20]
 80050d0:	e062      	b.n	8005198 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 80050d2:	68bb      	ldr	r3, [r7, #8]
 80050d4:	4a3c      	ldr	r2, [pc, #240]	@ (80051c8 <USB_SetTurnaroundTime+0x120>)
 80050d6:	4293      	cmp	r3, r2
 80050d8:	d306      	bcc.n	80050e8 <USB_SetTurnaroundTime+0x40>
 80050da:	68bb      	ldr	r3, [r7, #8]
 80050dc:	4a3b      	ldr	r2, [pc, #236]	@ (80051cc <USB_SetTurnaroundTime+0x124>)
 80050de:	4293      	cmp	r3, r2
 80050e0:	d202      	bcs.n	80050e8 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 80050e2:	230e      	movs	r3, #14
 80050e4:	617b      	str	r3, [r7, #20]
 80050e6:	e057      	b.n	8005198 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 80050e8:	68bb      	ldr	r3, [r7, #8]
 80050ea:	4a38      	ldr	r2, [pc, #224]	@ (80051cc <USB_SetTurnaroundTime+0x124>)
 80050ec:	4293      	cmp	r3, r2
 80050ee:	d306      	bcc.n	80050fe <USB_SetTurnaroundTime+0x56>
 80050f0:	68bb      	ldr	r3, [r7, #8]
 80050f2:	4a37      	ldr	r2, [pc, #220]	@ (80051d0 <USB_SetTurnaroundTime+0x128>)
 80050f4:	4293      	cmp	r3, r2
 80050f6:	d202      	bcs.n	80050fe <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 80050f8:	230d      	movs	r3, #13
 80050fa:	617b      	str	r3, [r7, #20]
 80050fc:	e04c      	b.n	8005198 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 80050fe:	68bb      	ldr	r3, [r7, #8]
 8005100:	4a33      	ldr	r2, [pc, #204]	@ (80051d0 <USB_SetTurnaroundTime+0x128>)
 8005102:	4293      	cmp	r3, r2
 8005104:	d306      	bcc.n	8005114 <USB_SetTurnaroundTime+0x6c>
 8005106:	68bb      	ldr	r3, [r7, #8]
 8005108:	4a32      	ldr	r2, [pc, #200]	@ (80051d4 <USB_SetTurnaroundTime+0x12c>)
 800510a:	4293      	cmp	r3, r2
 800510c:	d802      	bhi.n	8005114 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 800510e:	230c      	movs	r3, #12
 8005110:	617b      	str	r3, [r7, #20]
 8005112:	e041      	b.n	8005198 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8005114:	68bb      	ldr	r3, [r7, #8]
 8005116:	4a2f      	ldr	r2, [pc, #188]	@ (80051d4 <USB_SetTurnaroundTime+0x12c>)
 8005118:	4293      	cmp	r3, r2
 800511a:	d906      	bls.n	800512a <USB_SetTurnaroundTime+0x82>
 800511c:	68bb      	ldr	r3, [r7, #8]
 800511e:	4a2e      	ldr	r2, [pc, #184]	@ (80051d8 <USB_SetTurnaroundTime+0x130>)
 8005120:	4293      	cmp	r3, r2
 8005122:	d802      	bhi.n	800512a <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8005124:	230b      	movs	r3, #11
 8005126:	617b      	str	r3, [r7, #20]
 8005128:	e036      	b.n	8005198 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 800512a:	68bb      	ldr	r3, [r7, #8]
 800512c:	4a2a      	ldr	r2, [pc, #168]	@ (80051d8 <USB_SetTurnaroundTime+0x130>)
 800512e:	4293      	cmp	r3, r2
 8005130:	d906      	bls.n	8005140 <USB_SetTurnaroundTime+0x98>
 8005132:	68bb      	ldr	r3, [r7, #8]
 8005134:	4a29      	ldr	r2, [pc, #164]	@ (80051dc <USB_SetTurnaroundTime+0x134>)
 8005136:	4293      	cmp	r3, r2
 8005138:	d802      	bhi.n	8005140 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 800513a:	230a      	movs	r3, #10
 800513c:	617b      	str	r3, [r7, #20]
 800513e:	e02b      	b.n	8005198 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8005140:	68bb      	ldr	r3, [r7, #8]
 8005142:	4a26      	ldr	r2, [pc, #152]	@ (80051dc <USB_SetTurnaroundTime+0x134>)
 8005144:	4293      	cmp	r3, r2
 8005146:	d906      	bls.n	8005156 <USB_SetTurnaroundTime+0xae>
 8005148:	68bb      	ldr	r3, [r7, #8]
 800514a:	4a25      	ldr	r2, [pc, #148]	@ (80051e0 <USB_SetTurnaroundTime+0x138>)
 800514c:	4293      	cmp	r3, r2
 800514e:	d202      	bcs.n	8005156 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8005150:	2309      	movs	r3, #9
 8005152:	617b      	str	r3, [r7, #20]
 8005154:	e020      	b.n	8005198 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8005156:	68bb      	ldr	r3, [r7, #8]
 8005158:	4a21      	ldr	r2, [pc, #132]	@ (80051e0 <USB_SetTurnaroundTime+0x138>)
 800515a:	4293      	cmp	r3, r2
 800515c:	d306      	bcc.n	800516c <USB_SetTurnaroundTime+0xc4>
 800515e:	68bb      	ldr	r3, [r7, #8]
 8005160:	4a20      	ldr	r2, [pc, #128]	@ (80051e4 <USB_SetTurnaroundTime+0x13c>)
 8005162:	4293      	cmp	r3, r2
 8005164:	d802      	bhi.n	800516c <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8005166:	2308      	movs	r3, #8
 8005168:	617b      	str	r3, [r7, #20]
 800516a:	e015      	b.n	8005198 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 800516c:	68bb      	ldr	r3, [r7, #8]
 800516e:	4a1d      	ldr	r2, [pc, #116]	@ (80051e4 <USB_SetTurnaroundTime+0x13c>)
 8005170:	4293      	cmp	r3, r2
 8005172:	d906      	bls.n	8005182 <USB_SetTurnaroundTime+0xda>
 8005174:	68bb      	ldr	r3, [r7, #8]
 8005176:	4a1c      	ldr	r2, [pc, #112]	@ (80051e8 <USB_SetTurnaroundTime+0x140>)
 8005178:	4293      	cmp	r3, r2
 800517a:	d202      	bcs.n	8005182 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 800517c:	2307      	movs	r3, #7
 800517e:	617b      	str	r3, [r7, #20]
 8005180:	e00a      	b.n	8005198 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8005182:	2306      	movs	r3, #6
 8005184:	617b      	str	r3, [r7, #20]
 8005186:	e007      	b.n	8005198 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8005188:	79fb      	ldrb	r3, [r7, #7]
 800518a:	2b00      	cmp	r3, #0
 800518c:	d102      	bne.n	8005194 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 800518e:	2309      	movs	r3, #9
 8005190:	617b      	str	r3, [r7, #20]
 8005192:	e001      	b.n	8005198 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8005194:	2309      	movs	r3, #9
 8005196:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8005198:	68fb      	ldr	r3, [r7, #12]
 800519a:	68db      	ldr	r3, [r3, #12]
 800519c:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 80051a0:	68fb      	ldr	r3, [r7, #12]
 80051a2:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 80051a4:	68fb      	ldr	r3, [r7, #12]
 80051a6:	68da      	ldr	r2, [r3, #12]
 80051a8:	697b      	ldr	r3, [r7, #20]
 80051aa:	029b      	lsls	r3, r3, #10
 80051ac:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 80051b0:	431a      	orrs	r2, r3
 80051b2:	68fb      	ldr	r3, [r7, #12]
 80051b4:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80051b6:	2300      	movs	r3, #0
}
 80051b8:	4618      	mov	r0, r3
 80051ba:	371c      	adds	r7, #28
 80051bc:	46bd      	mov	sp, r7
 80051be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051c2:	4770      	bx	lr
 80051c4:	00d8acbf 	.word	0x00d8acbf
 80051c8:	00e4e1c0 	.word	0x00e4e1c0
 80051cc:	00f42400 	.word	0x00f42400
 80051d0:	01067380 	.word	0x01067380
 80051d4:	011a499f 	.word	0x011a499f
 80051d8:	01312cff 	.word	0x01312cff
 80051dc:	014ca43f 	.word	0x014ca43f
 80051e0:	016e3600 	.word	0x016e3600
 80051e4:	01a6ab1f 	.word	0x01a6ab1f
 80051e8:	01e84800 	.word	0x01e84800

080051ec <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80051ec:	b480      	push	{r7}
 80051ee:	b083      	sub	sp, #12
 80051f0:	af00      	add	r7, sp, #0
 80051f2:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	689b      	ldr	r3, [r3, #8]
 80051f8:	f043 0201 	orr.w	r2, r3, #1
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8005200:	2300      	movs	r3, #0
}
 8005202:	4618      	mov	r0, r3
 8005204:	370c      	adds	r7, #12
 8005206:	46bd      	mov	sp, r7
 8005208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800520c:	4770      	bx	lr

0800520e <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800520e:	b480      	push	{r7}
 8005210:	b083      	sub	sp, #12
 8005212:	af00      	add	r7, sp, #0
 8005214:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	689b      	ldr	r3, [r3, #8]
 800521a:	f023 0201 	bic.w	r2, r3, #1
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8005222:	2300      	movs	r3, #0
}
 8005224:	4618      	mov	r0, r3
 8005226:	370c      	adds	r7, #12
 8005228:	46bd      	mov	sp, r7
 800522a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800522e:	4770      	bx	lr

08005230 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8005230:	b580      	push	{r7, lr}
 8005232:	b084      	sub	sp, #16
 8005234:	af00      	add	r7, sp, #0
 8005236:	6078      	str	r0, [r7, #4]
 8005238:	460b      	mov	r3, r1
 800523a:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800523c:	2300      	movs	r3, #0
 800523e:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	68db      	ldr	r3, [r3, #12]
 8005244:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800524c:	78fb      	ldrb	r3, [r7, #3]
 800524e:	2b01      	cmp	r3, #1
 8005250:	d115      	bne.n	800527e <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	68db      	ldr	r3, [r3, #12]
 8005256:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800525e:	200a      	movs	r0, #10
 8005260:	f7fc f89c 	bl	800139c <HAL_Delay>
      ms += 10U;
 8005264:	68fb      	ldr	r3, [r7, #12]
 8005266:	330a      	adds	r3, #10
 8005268:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800526a:	6878      	ldr	r0, [r7, #4]
 800526c:	f001 f93f 	bl	80064ee <USB_GetMode>
 8005270:	4603      	mov	r3, r0
 8005272:	2b01      	cmp	r3, #1
 8005274:	d01e      	beq.n	80052b4 <USB_SetCurrentMode+0x84>
 8005276:	68fb      	ldr	r3, [r7, #12]
 8005278:	2bc7      	cmp	r3, #199	@ 0xc7
 800527a:	d9f0      	bls.n	800525e <USB_SetCurrentMode+0x2e>
 800527c:	e01a      	b.n	80052b4 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800527e:	78fb      	ldrb	r3, [r7, #3]
 8005280:	2b00      	cmp	r3, #0
 8005282:	d115      	bne.n	80052b0 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	68db      	ldr	r3, [r3, #12]
 8005288:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8005290:	200a      	movs	r0, #10
 8005292:	f7fc f883 	bl	800139c <HAL_Delay>
      ms += 10U;
 8005296:	68fb      	ldr	r3, [r7, #12]
 8005298:	330a      	adds	r3, #10
 800529a:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800529c:	6878      	ldr	r0, [r7, #4]
 800529e:	f001 f926 	bl	80064ee <USB_GetMode>
 80052a2:	4603      	mov	r3, r0
 80052a4:	2b00      	cmp	r3, #0
 80052a6:	d005      	beq.n	80052b4 <USB_SetCurrentMode+0x84>
 80052a8:	68fb      	ldr	r3, [r7, #12]
 80052aa:	2bc7      	cmp	r3, #199	@ 0xc7
 80052ac:	d9f0      	bls.n	8005290 <USB_SetCurrentMode+0x60>
 80052ae:	e001      	b.n	80052b4 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 80052b0:	2301      	movs	r3, #1
 80052b2:	e005      	b.n	80052c0 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 80052b4:	68fb      	ldr	r3, [r7, #12]
 80052b6:	2bc8      	cmp	r3, #200	@ 0xc8
 80052b8:	d101      	bne.n	80052be <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 80052ba:	2301      	movs	r3, #1
 80052bc:	e000      	b.n	80052c0 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 80052be:	2300      	movs	r3, #0
}
 80052c0:	4618      	mov	r0, r3
 80052c2:	3710      	adds	r7, #16
 80052c4:	46bd      	mov	sp, r7
 80052c6:	bd80      	pop	{r7, pc}

080052c8 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80052c8:	b084      	sub	sp, #16
 80052ca:	b580      	push	{r7, lr}
 80052cc:	b086      	sub	sp, #24
 80052ce:	af00      	add	r7, sp, #0
 80052d0:	6078      	str	r0, [r7, #4]
 80052d2:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 80052d6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 80052da:	2300      	movs	r3, #0
 80052dc:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 80052e2:	2300      	movs	r3, #0
 80052e4:	613b      	str	r3, [r7, #16]
 80052e6:	e009      	b.n	80052fc <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 80052e8:	687a      	ldr	r2, [r7, #4]
 80052ea:	693b      	ldr	r3, [r7, #16]
 80052ec:	3340      	adds	r3, #64	@ 0x40
 80052ee:	009b      	lsls	r3, r3, #2
 80052f0:	4413      	add	r3, r2
 80052f2:	2200      	movs	r2, #0
 80052f4:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 80052f6:	693b      	ldr	r3, [r7, #16]
 80052f8:	3301      	adds	r3, #1
 80052fa:	613b      	str	r3, [r7, #16]
 80052fc:	693b      	ldr	r3, [r7, #16]
 80052fe:	2b0e      	cmp	r3, #14
 8005300:	d9f2      	bls.n	80052e8 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8005302:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8005306:	2b00      	cmp	r3, #0
 8005308:	d11c      	bne.n	8005344 <USB_DevInit+0x7c>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800530a:	68fb      	ldr	r3, [r7, #12]
 800530c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005310:	685b      	ldr	r3, [r3, #4]
 8005312:	68fa      	ldr	r2, [r7, #12]
 8005314:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005318:	f043 0302 	orr.w	r3, r3, #2
 800531c:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005322:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800532e:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800533a:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	639a      	str	r2, [r3, #56]	@ 0x38
 8005342:	e00b      	b.n	800535c <USB_DevInit+0x94>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005348:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005354:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800535c:	68fb      	ldr	r3, [r7, #12]
 800535e:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8005362:	461a      	mov	r2, r3
 8005364:	2300      	movs	r3, #0
 8005366:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8005368:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 800536c:	2b01      	cmp	r3, #1
 800536e:	d10d      	bne.n	800538c <USB_DevInit+0xc4>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8005370:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005374:	2b00      	cmp	r3, #0
 8005376:	d104      	bne.n	8005382 <USB_DevInit+0xba>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8005378:	2100      	movs	r1, #0
 800537a:	6878      	ldr	r0, [r7, #4]
 800537c:	f000 f968 	bl	8005650 <USB_SetDevSpeed>
 8005380:	e008      	b.n	8005394 <USB_DevInit+0xcc>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8005382:	2101      	movs	r1, #1
 8005384:	6878      	ldr	r0, [r7, #4]
 8005386:	f000 f963 	bl	8005650 <USB_SetDevSpeed>
 800538a:	e003      	b.n	8005394 <USB_DevInit+0xcc>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800538c:	2103      	movs	r1, #3
 800538e:	6878      	ldr	r0, [r7, #4]
 8005390:	f000 f95e 	bl	8005650 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8005394:	2110      	movs	r1, #16
 8005396:	6878      	ldr	r0, [r7, #4]
 8005398:	f000 f8fa 	bl	8005590 <USB_FlushTxFifo>
 800539c:	4603      	mov	r3, r0
 800539e:	2b00      	cmp	r3, #0
 80053a0:	d001      	beq.n	80053a6 <USB_DevInit+0xde>
  {
    ret = HAL_ERROR;
 80053a2:	2301      	movs	r3, #1
 80053a4:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80053a6:	6878      	ldr	r0, [r7, #4]
 80053a8:	f000 f924 	bl	80055f4 <USB_FlushRxFifo>
 80053ac:	4603      	mov	r3, r0
 80053ae:	2b00      	cmp	r3, #0
 80053b0:	d001      	beq.n	80053b6 <USB_DevInit+0xee>
  {
    ret = HAL_ERROR;
 80053b2:	2301      	movs	r3, #1
 80053b4:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 80053b6:	68fb      	ldr	r3, [r7, #12]
 80053b8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80053bc:	461a      	mov	r2, r3
 80053be:	2300      	movs	r3, #0
 80053c0:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 80053c2:	68fb      	ldr	r3, [r7, #12]
 80053c4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80053c8:	461a      	mov	r2, r3
 80053ca:	2300      	movs	r3, #0
 80053cc:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 80053ce:	68fb      	ldr	r3, [r7, #12]
 80053d0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80053d4:	461a      	mov	r2, r3
 80053d6:	2300      	movs	r3, #0
 80053d8:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80053da:	2300      	movs	r3, #0
 80053dc:	613b      	str	r3, [r7, #16]
 80053de:	e043      	b.n	8005468 <USB_DevInit+0x1a0>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80053e0:	693b      	ldr	r3, [r7, #16]
 80053e2:	015a      	lsls	r2, r3, #5
 80053e4:	68fb      	ldr	r3, [r7, #12]
 80053e6:	4413      	add	r3, r2
 80053e8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80053f2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80053f6:	d118      	bne.n	800542a <USB_DevInit+0x162>
    {
      if (i == 0U)
 80053f8:	693b      	ldr	r3, [r7, #16]
 80053fa:	2b00      	cmp	r3, #0
 80053fc:	d10a      	bne.n	8005414 <USB_DevInit+0x14c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 80053fe:	693b      	ldr	r3, [r7, #16]
 8005400:	015a      	lsls	r2, r3, #5
 8005402:	68fb      	ldr	r3, [r7, #12]
 8005404:	4413      	add	r3, r2
 8005406:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800540a:	461a      	mov	r2, r3
 800540c:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8005410:	6013      	str	r3, [r2, #0]
 8005412:	e013      	b.n	800543c <USB_DevInit+0x174>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8005414:	693b      	ldr	r3, [r7, #16]
 8005416:	015a      	lsls	r2, r3, #5
 8005418:	68fb      	ldr	r3, [r7, #12]
 800541a:	4413      	add	r3, r2
 800541c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005420:	461a      	mov	r2, r3
 8005422:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8005426:	6013      	str	r3, [r2, #0]
 8005428:	e008      	b.n	800543c <USB_DevInit+0x174>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800542a:	693b      	ldr	r3, [r7, #16]
 800542c:	015a      	lsls	r2, r3, #5
 800542e:	68fb      	ldr	r3, [r7, #12]
 8005430:	4413      	add	r3, r2
 8005432:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005436:	461a      	mov	r2, r3
 8005438:	2300      	movs	r3, #0
 800543a:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800543c:	693b      	ldr	r3, [r7, #16]
 800543e:	015a      	lsls	r2, r3, #5
 8005440:	68fb      	ldr	r3, [r7, #12]
 8005442:	4413      	add	r3, r2
 8005444:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005448:	461a      	mov	r2, r3
 800544a:	2300      	movs	r3, #0
 800544c:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800544e:	693b      	ldr	r3, [r7, #16]
 8005450:	015a      	lsls	r2, r3, #5
 8005452:	68fb      	ldr	r3, [r7, #12]
 8005454:	4413      	add	r3, r2
 8005456:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800545a:	461a      	mov	r2, r3
 800545c:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8005460:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005462:	693b      	ldr	r3, [r7, #16]
 8005464:	3301      	adds	r3, #1
 8005466:	613b      	str	r3, [r7, #16]
 8005468:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800546c:	461a      	mov	r2, r3
 800546e:	693b      	ldr	r3, [r7, #16]
 8005470:	4293      	cmp	r3, r2
 8005472:	d3b5      	bcc.n	80053e0 <USB_DevInit+0x118>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005474:	2300      	movs	r3, #0
 8005476:	613b      	str	r3, [r7, #16]
 8005478:	e043      	b.n	8005502 <USB_DevInit+0x23a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800547a:	693b      	ldr	r3, [r7, #16]
 800547c:	015a      	lsls	r2, r3, #5
 800547e:	68fb      	ldr	r3, [r7, #12]
 8005480:	4413      	add	r3, r2
 8005482:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800548c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005490:	d118      	bne.n	80054c4 <USB_DevInit+0x1fc>
    {
      if (i == 0U)
 8005492:	693b      	ldr	r3, [r7, #16]
 8005494:	2b00      	cmp	r3, #0
 8005496:	d10a      	bne.n	80054ae <USB_DevInit+0x1e6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8005498:	693b      	ldr	r3, [r7, #16]
 800549a:	015a      	lsls	r2, r3, #5
 800549c:	68fb      	ldr	r3, [r7, #12]
 800549e:	4413      	add	r3, r2
 80054a0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80054a4:	461a      	mov	r2, r3
 80054a6:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80054aa:	6013      	str	r3, [r2, #0]
 80054ac:	e013      	b.n	80054d6 <USB_DevInit+0x20e>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 80054ae:	693b      	ldr	r3, [r7, #16]
 80054b0:	015a      	lsls	r2, r3, #5
 80054b2:	68fb      	ldr	r3, [r7, #12]
 80054b4:	4413      	add	r3, r2
 80054b6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80054ba:	461a      	mov	r2, r3
 80054bc:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80054c0:	6013      	str	r3, [r2, #0]
 80054c2:	e008      	b.n	80054d6 <USB_DevInit+0x20e>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 80054c4:	693b      	ldr	r3, [r7, #16]
 80054c6:	015a      	lsls	r2, r3, #5
 80054c8:	68fb      	ldr	r3, [r7, #12]
 80054ca:	4413      	add	r3, r2
 80054cc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80054d0:	461a      	mov	r2, r3
 80054d2:	2300      	movs	r3, #0
 80054d4:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 80054d6:	693b      	ldr	r3, [r7, #16]
 80054d8:	015a      	lsls	r2, r3, #5
 80054da:	68fb      	ldr	r3, [r7, #12]
 80054dc:	4413      	add	r3, r2
 80054de:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80054e2:	461a      	mov	r2, r3
 80054e4:	2300      	movs	r3, #0
 80054e6:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 80054e8:	693b      	ldr	r3, [r7, #16]
 80054ea:	015a      	lsls	r2, r3, #5
 80054ec:	68fb      	ldr	r3, [r7, #12]
 80054ee:	4413      	add	r3, r2
 80054f0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80054f4:	461a      	mov	r2, r3
 80054f6:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80054fa:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80054fc:	693b      	ldr	r3, [r7, #16]
 80054fe:	3301      	adds	r3, #1
 8005500:	613b      	str	r3, [r7, #16]
 8005502:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8005506:	461a      	mov	r2, r3
 8005508:	693b      	ldr	r3, [r7, #16]
 800550a:	4293      	cmp	r3, r2
 800550c:	d3b5      	bcc.n	800547a <USB_DevInit+0x1b2>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800550e:	68fb      	ldr	r3, [r7, #12]
 8005510:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005514:	691b      	ldr	r3, [r3, #16]
 8005516:	68fa      	ldr	r2, [r7, #12]
 8005518:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800551c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005520:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	2200      	movs	r2, #0
 8005526:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 800552e:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8005530:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8005534:	2b00      	cmp	r3, #0
 8005536:	d105      	bne.n	8005544 <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	699b      	ldr	r3, [r3, #24]
 800553c:	f043 0210 	orr.w	r2, r3, #16
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	699a      	ldr	r2, [r3, #24]
 8005548:	4b10      	ldr	r3, [pc, #64]	@ (800558c <USB_DevInit+0x2c4>)
 800554a:	4313      	orrs	r3, r2
 800554c:	687a      	ldr	r2, [r7, #4]
 800554e:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8005550:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8005554:	2b00      	cmp	r3, #0
 8005556:	d005      	beq.n	8005564 <USB_DevInit+0x29c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	699b      	ldr	r3, [r3, #24]
 800555c:	f043 0208 	orr.w	r2, r3, #8
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8005564:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8005568:	2b01      	cmp	r3, #1
 800556a:	d107      	bne.n	800557c <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	699b      	ldr	r3, [r3, #24]
 8005570:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8005574:	f043 0304 	orr.w	r3, r3, #4
 8005578:	687a      	ldr	r2, [r7, #4]
 800557a:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800557c:	7dfb      	ldrb	r3, [r7, #23]
}
 800557e:	4618      	mov	r0, r3
 8005580:	3718      	adds	r7, #24
 8005582:	46bd      	mov	sp, r7
 8005584:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005588:	b004      	add	sp, #16
 800558a:	4770      	bx	lr
 800558c:	803c3800 	.word	0x803c3800

08005590 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8005590:	b480      	push	{r7}
 8005592:	b085      	sub	sp, #20
 8005594:	af00      	add	r7, sp, #0
 8005596:	6078      	str	r0, [r7, #4]
 8005598:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800559a:	2300      	movs	r3, #0
 800559c:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800559e:	68fb      	ldr	r3, [r7, #12]
 80055a0:	3301      	adds	r3, #1
 80055a2:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80055a4:	68fb      	ldr	r3, [r7, #12]
 80055a6:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80055aa:	d901      	bls.n	80055b0 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 80055ac:	2303      	movs	r3, #3
 80055ae:	e01b      	b.n	80055e8 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	691b      	ldr	r3, [r3, #16]
 80055b4:	2b00      	cmp	r3, #0
 80055b6:	daf2      	bge.n	800559e <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 80055b8:	2300      	movs	r3, #0
 80055ba:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80055bc:	683b      	ldr	r3, [r7, #0]
 80055be:	019b      	lsls	r3, r3, #6
 80055c0:	f043 0220 	orr.w	r2, r3, #32
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80055c8:	68fb      	ldr	r3, [r7, #12]
 80055ca:	3301      	adds	r3, #1
 80055cc:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80055ce:	68fb      	ldr	r3, [r7, #12]
 80055d0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80055d4:	d901      	bls.n	80055da <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 80055d6:	2303      	movs	r3, #3
 80055d8:	e006      	b.n	80055e8 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	691b      	ldr	r3, [r3, #16]
 80055de:	f003 0320 	and.w	r3, r3, #32
 80055e2:	2b20      	cmp	r3, #32
 80055e4:	d0f0      	beq.n	80055c8 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 80055e6:	2300      	movs	r3, #0
}
 80055e8:	4618      	mov	r0, r3
 80055ea:	3714      	adds	r7, #20
 80055ec:	46bd      	mov	sp, r7
 80055ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055f2:	4770      	bx	lr

080055f4 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80055f4:	b480      	push	{r7}
 80055f6:	b085      	sub	sp, #20
 80055f8:	af00      	add	r7, sp, #0
 80055fa:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80055fc:	2300      	movs	r3, #0
 80055fe:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8005600:	68fb      	ldr	r3, [r7, #12]
 8005602:	3301      	adds	r3, #1
 8005604:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005606:	68fb      	ldr	r3, [r7, #12]
 8005608:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800560c:	d901      	bls.n	8005612 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800560e:	2303      	movs	r3, #3
 8005610:	e018      	b.n	8005644 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	691b      	ldr	r3, [r3, #16]
 8005616:	2b00      	cmp	r3, #0
 8005618:	daf2      	bge.n	8005600 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800561a:	2300      	movs	r3, #0
 800561c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	2210      	movs	r2, #16
 8005622:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005624:	68fb      	ldr	r3, [r7, #12]
 8005626:	3301      	adds	r3, #1
 8005628:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800562a:	68fb      	ldr	r3, [r7, #12]
 800562c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005630:	d901      	bls.n	8005636 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8005632:	2303      	movs	r3, #3
 8005634:	e006      	b.n	8005644 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	691b      	ldr	r3, [r3, #16]
 800563a:	f003 0310 	and.w	r3, r3, #16
 800563e:	2b10      	cmp	r3, #16
 8005640:	d0f0      	beq.n	8005624 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8005642:	2300      	movs	r3, #0
}
 8005644:	4618      	mov	r0, r3
 8005646:	3714      	adds	r7, #20
 8005648:	46bd      	mov	sp, r7
 800564a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800564e:	4770      	bx	lr

08005650 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8005650:	b480      	push	{r7}
 8005652:	b085      	sub	sp, #20
 8005654:	af00      	add	r7, sp, #0
 8005656:	6078      	str	r0, [r7, #4]
 8005658:	460b      	mov	r3, r1
 800565a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8005660:	68fb      	ldr	r3, [r7, #12]
 8005662:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005666:	681a      	ldr	r2, [r3, #0]
 8005668:	78fb      	ldrb	r3, [r7, #3]
 800566a:	68f9      	ldr	r1, [r7, #12]
 800566c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005670:	4313      	orrs	r3, r2
 8005672:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8005674:	2300      	movs	r3, #0
}
 8005676:	4618      	mov	r0, r3
 8005678:	3714      	adds	r7, #20
 800567a:	46bd      	mov	sp, r7
 800567c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005680:	4770      	bx	lr

08005682 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 8005682:	b480      	push	{r7}
 8005684:	b087      	sub	sp, #28
 8005686:	af00      	add	r7, sp, #0
 8005688:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 800568e:	693b      	ldr	r3, [r7, #16]
 8005690:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005694:	689b      	ldr	r3, [r3, #8]
 8005696:	f003 0306 	and.w	r3, r3, #6
 800569a:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 800569c:	68fb      	ldr	r3, [r7, #12]
 800569e:	2b00      	cmp	r3, #0
 80056a0:	d102      	bne.n	80056a8 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 80056a2:	2300      	movs	r3, #0
 80056a4:	75fb      	strb	r3, [r7, #23]
 80056a6:	e00a      	b.n	80056be <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 80056a8:	68fb      	ldr	r3, [r7, #12]
 80056aa:	2b02      	cmp	r3, #2
 80056ac:	d002      	beq.n	80056b4 <USB_GetDevSpeed+0x32>
 80056ae:	68fb      	ldr	r3, [r7, #12]
 80056b0:	2b06      	cmp	r3, #6
 80056b2:	d102      	bne.n	80056ba <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 80056b4:	2302      	movs	r3, #2
 80056b6:	75fb      	strb	r3, [r7, #23]
 80056b8:	e001      	b.n	80056be <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 80056ba:	230f      	movs	r3, #15
 80056bc:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 80056be:	7dfb      	ldrb	r3, [r7, #23]
}
 80056c0:	4618      	mov	r0, r3
 80056c2:	371c      	adds	r7, #28
 80056c4:	46bd      	mov	sp, r7
 80056c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056ca:	4770      	bx	lr

080056cc <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 80056cc:	b480      	push	{r7}
 80056ce:	b085      	sub	sp, #20
 80056d0:	af00      	add	r7, sp, #0
 80056d2:	6078      	str	r0, [r7, #4]
 80056d4:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80056da:	683b      	ldr	r3, [r7, #0]
 80056dc:	781b      	ldrb	r3, [r3, #0]
 80056de:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80056e0:	683b      	ldr	r3, [r7, #0]
 80056e2:	785b      	ldrb	r3, [r3, #1]
 80056e4:	2b01      	cmp	r3, #1
 80056e6:	d13a      	bne.n	800575e <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 80056e8:	68fb      	ldr	r3, [r7, #12]
 80056ea:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80056ee:	69da      	ldr	r2, [r3, #28]
 80056f0:	683b      	ldr	r3, [r7, #0]
 80056f2:	781b      	ldrb	r3, [r3, #0]
 80056f4:	f003 030f 	and.w	r3, r3, #15
 80056f8:	2101      	movs	r1, #1
 80056fa:	fa01 f303 	lsl.w	r3, r1, r3
 80056fe:	b29b      	uxth	r3, r3
 8005700:	68f9      	ldr	r1, [r7, #12]
 8005702:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005706:	4313      	orrs	r3, r2
 8005708:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800570a:	68bb      	ldr	r3, [r7, #8]
 800570c:	015a      	lsls	r2, r3, #5
 800570e:	68fb      	ldr	r3, [r7, #12]
 8005710:	4413      	add	r3, r2
 8005712:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800571c:	2b00      	cmp	r3, #0
 800571e:	d155      	bne.n	80057cc <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8005720:	68bb      	ldr	r3, [r7, #8]
 8005722:	015a      	lsls	r2, r3, #5
 8005724:	68fb      	ldr	r3, [r7, #12]
 8005726:	4413      	add	r3, r2
 8005728:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800572c:	681a      	ldr	r2, [r3, #0]
 800572e:	683b      	ldr	r3, [r7, #0]
 8005730:	689b      	ldr	r3, [r3, #8]
 8005732:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8005736:	683b      	ldr	r3, [r7, #0]
 8005738:	791b      	ldrb	r3, [r3, #4]
 800573a:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800573c:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800573e:	68bb      	ldr	r3, [r7, #8]
 8005740:	059b      	lsls	r3, r3, #22
 8005742:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8005744:	4313      	orrs	r3, r2
 8005746:	68ba      	ldr	r2, [r7, #8]
 8005748:	0151      	lsls	r1, r2, #5
 800574a:	68fa      	ldr	r2, [r7, #12]
 800574c:	440a      	add	r2, r1
 800574e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005752:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005756:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800575a:	6013      	str	r3, [r2, #0]
 800575c:	e036      	b.n	80057cc <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800575e:	68fb      	ldr	r3, [r7, #12]
 8005760:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005764:	69da      	ldr	r2, [r3, #28]
 8005766:	683b      	ldr	r3, [r7, #0]
 8005768:	781b      	ldrb	r3, [r3, #0]
 800576a:	f003 030f 	and.w	r3, r3, #15
 800576e:	2101      	movs	r1, #1
 8005770:	fa01 f303 	lsl.w	r3, r1, r3
 8005774:	041b      	lsls	r3, r3, #16
 8005776:	68f9      	ldr	r1, [r7, #12]
 8005778:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800577c:	4313      	orrs	r3, r2
 800577e:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8005780:	68bb      	ldr	r3, [r7, #8]
 8005782:	015a      	lsls	r2, r3, #5
 8005784:	68fb      	ldr	r3, [r7, #12]
 8005786:	4413      	add	r3, r2
 8005788:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005792:	2b00      	cmp	r3, #0
 8005794:	d11a      	bne.n	80057cc <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8005796:	68bb      	ldr	r3, [r7, #8]
 8005798:	015a      	lsls	r2, r3, #5
 800579a:	68fb      	ldr	r3, [r7, #12]
 800579c:	4413      	add	r3, r2
 800579e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80057a2:	681a      	ldr	r2, [r3, #0]
 80057a4:	683b      	ldr	r3, [r7, #0]
 80057a6:	689b      	ldr	r3, [r3, #8]
 80057a8:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 80057ac:	683b      	ldr	r3, [r7, #0]
 80057ae:	791b      	ldrb	r3, [r3, #4]
 80057b0:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 80057b2:	430b      	orrs	r3, r1
 80057b4:	4313      	orrs	r3, r2
 80057b6:	68ba      	ldr	r2, [r7, #8]
 80057b8:	0151      	lsls	r1, r2, #5
 80057ba:	68fa      	ldr	r2, [r7, #12]
 80057bc:	440a      	add	r2, r1
 80057be:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80057c2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80057c6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80057ca:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 80057cc:	2300      	movs	r3, #0
}
 80057ce:	4618      	mov	r0, r3
 80057d0:	3714      	adds	r7, #20
 80057d2:	46bd      	mov	sp, r7
 80057d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057d8:	4770      	bx	lr
	...

080057dc <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 80057dc:	b480      	push	{r7}
 80057de:	b085      	sub	sp, #20
 80057e0:	af00      	add	r7, sp, #0
 80057e2:	6078      	str	r0, [r7, #4]
 80057e4:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80057ea:	683b      	ldr	r3, [r7, #0]
 80057ec:	781b      	ldrb	r3, [r3, #0]
 80057ee:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 80057f0:	683b      	ldr	r3, [r7, #0]
 80057f2:	785b      	ldrb	r3, [r3, #1]
 80057f4:	2b01      	cmp	r3, #1
 80057f6:	d161      	bne.n	80058bc <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80057f8:	68bb      	ldr	r3, [r7, #8]
 80057fa:	015a      	lsls	r2, r3, #5
 80057fc:	68fb      	ldr	r3, [r7, #12]
 80057fe:	4413      	add	r3, r2
 8005800:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800580a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800580e:	d11f      	bne.n	8005850 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8005810:	68bb      	ldr	r3, [r7, #8]
 8005812:	015a      	lsls	r2, r3, #5
 8005814:	68fb      	ldr	r3, [r7, #12]
 8005816:	4413      	add	r3, r2
 8005818:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800581c:	681b      	ldr	r3, [r3, #0]
 800581e:	68ba      	ldr	r2, [r7, #8]
 8005820:	0151      	lsls	r1, r2, #5
 8005822:	68fa      	ldr	r2, [r7, #12]
 8005824:	440a      	add	r2, r1
 8005826:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800582a:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800582e:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8005830:	68bb      	ldr	r3, [r7, #8]
 8005832:	015a      	lsls	r2, r3, #5
 8005834:	68fb      	ldr	r3, [r7, #12]
 8005836:	4413      	add	r3, r2
 8005838:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800583c:	681b      	ldr	r3, [r3, #0]
 800583e:	68ba      	ldr	r2, [r7, #8]
 8005840:	0151      	lsls	r1, r2, #5
 8005842:	68fa      	ldr	r2, [r7, #12]
 8005844:	440a      	add	r2, r1
 8005846:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800584a:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800584e:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8005850:	68fb      	ldr	r3, [r7, #12]
 8005852:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005856:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005858:	683b      	ldr	r3, [r7, #0]
 800585a:	781b      	ldrb	r3, [r3, #0]
 800585c:	f003 030f 	and.w	r3, r3, #15
 8005860:	2101      	movs	r1, #1
 8005862:	fa01 f303 	lsl.w	r3, r1, r3
 8005866:	b29b      	uxth	r3, r3
 8005868:	43db      	mvns	r3, r3
 800586a:	68f9      	ldr	r1, [r7, #12]
 800586c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005870:	4013      	ands	r3, r2
 8005872:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8005874:	68fb      	ldr	r3, [r7, #12]
 8005876:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800587a:	69da      	ldr	r2, [r3, #28]
 800587c:	683b      	ldr	r3, [r7, #0]
 800587e:	781b      	ldrb	r3, [r3, #0]
 8005880:	f003 030f 	and.w	r3, r3, #15
 8005884:	2101      	movs	r1, #1
 8005886:	fa01 f303 	lsl.w	r3, r1, r3
 800588a:	b29b      	uxth	r3, r3
 800588c:	43db      	mvns	r3, r3
 800588e:	68f9      	ldr	r1, [r7, #12]
 8005890:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005894:	4013      	ands	r3, r2
 8005896:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8005898:	68bb      	ldr	r3, [r7, #8]
 800589a:	015a      	lsls	r2, r3, #5
 800589c:	68fb      	ldr	r3, [r7, #12]
 800589e:	4413      	add	r3, r2
 80058a0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80058a4:	681a      	ldr	r2, [r3, #0]
 80058a6:	68bb      	ldr	r3, [r7, #8]
 80058a8:	0159      	lsls	r1, r3, #5
 80058aa:	68fb      	ldr	r3, [r7, #12]
 80058ac:	440b      	add	r3, r1
 80058ae:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80058b2:	4619      	mov	r1, r3
 80058b4:	4b35      	ldr	r3, [pc, #212]	@ (800598c <USB_DeactivateEndpoint+0x1b0>)
 80058b6:	4013      	ands	r3, r2
 80058b8:	600b      	str	r3, [r1, #0]
 80058ba:	e060      	b.n	800597e <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80058bc:	68bb      	ldr	r3, [r7, #8]
 80058be:	015a      	lsls	r2, r3, #5
 80058c0:	68fb      	ldr	r3, [r7, #12]
 80058c2:	4413      	add	r3, r2
 80058c4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80058ce:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80058d2:	d11f      	bne.n	8005914 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80058d4:	68bb      	ldr	r3, [r7, #8]
 80058d6:	015a      	lsls	r2, r3, #5
 80058d8:	68fb      	ldr	r3, [r7, #12]
 80058da:	4413      	add	r3, r2
 80058dc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	68ba      	ldr	r2, [r7, #8]
 80058e4:	0151      	lsls	r1, r2, #5
 80058e6:	68fa      	ldr	r2, [r7, #12]
 80058e8:	440a      	add	r2, r1
 80058ea:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80058ee:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80058f2:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 80058f4:	68bb      	ldr	r3, [r7, #8]
 80058f6:	015a      	lsls	r2, r3, #5
 80058f8:	68fb      	ldr	r3, [r7, #12]
 80058fa:	4413      	add	r3, r2
 80058fc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	68ba      	ldr	r2, [r7, #8]
 8005904:	0151      	lsls	r1, r2, #5
 8005906:	68fa      	ldr	r2, [r7, #12]
 8005908:	440a      	add	r2, r1
 800590a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800590e:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8005912:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8005914:	68fb      	ldr	r3, [r7, #12]
 8005916:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800591a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800591c:	683b      	ldr	r3, [r7, #0]
 800591e:	781b      	ldrb	r3, [r3, #0]
 8005920:	f003 030f 	and.w	r3, r3, #15
 8005924:	2101      	movs	r1, #1
 8005926:	fa01 f303 	lsl.w	r3, r1, r3
 800592a:	041b      	lsls	r3, r3, #16
 800592c:	43db      	mvns	r3, r3
 800592e:	68f9      	ldr	r1, [r7, #12]
 8005930:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005934:	4013      	ands	r3, r2
 8005936:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8005938:	68fb      	ldr	r3, [r7, #12]
 800593a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800593e:	69da      	ldr	r2, [r3, #28]
 8005940:	683b      	ldr	r3, [r7, #0]
 8005942:	781b      	ldrb	r3, [r3, #0]
 8005944:	f003 030f 	and.w	r3, r3, #15
 8005948:	2101      	movs	r1, #1
 800594a:	fa01 f303 	lsl.w	r3, r1, r3
 800594e:	041b      	lsls	r3, r3, #16
 8005950:	43db      	mvns	r3, r3
 8005952:	68f9      	ldr	r1, [r7, #12]
 8005954:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005958:	4013      	ands	r3, r2
 800595a:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 800595c:	68bb      	ldr	r3, [r7, #8]
 800595e:	015a      	lsls	r2, r3, #5
 8005960:	68fb      	ldr	r3, [r7, #12]
 8005962:	4413      	add	r3, r2
 8005964:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005968:	681a      	ldr	r2, [r3, #0]
 800596a:	68bb      	ldr	r3, [r7, #8]
 800596c:	0159      	lsls	r1, r3, #5
 800596e:	68fb      	ldr	r3, [r7, #12]
 8005970:	440b      	add	r3, r1
 8005972:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005976:	4619      	mov	r1, r3
 8005978:	4b05      	ldr	r3, [pc, #20]	@ (8005990 <USB_DeactivateEndpoint+0x1b4>)
 800597a:	4013      	ands	r3, r2
 800597c:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 800597e:	2300      	movs	r3, #0
}
 8005980:	4618      	mov	r0, r3
 8005982:	3714      	adds	r7, #20
 8005984:	46bd      	mov	sp, r7
 8005986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800598a:	4770      	bx	lr
 800598c:	ec337800 	.word	0xec337800
 8005990:	eff37800 	.word	0xeff37800

08005994 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8005994:	b580      	push	{r7, lr}
 8005996:	b08a      	sub	sp, #40	@ 0x28
 8005998:	af02      	add	r7, sp, #8
 800599a:	60f8      	str	r0, [r7, #12]
 800599c:	60b9      	str	r1, [r7, #8]
 800599e:	4613      	mov	r3, r2
 80059a0:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80059a2:	68fb      	ldr	r3, [r7, #12]
 80059a4:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 80059a6:	68bb      	ldr	r3, [r7, #8]
 80059a8:	781b      	ldrb	r3, [r3, #0]
 80059aa:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 80059ac:	68bb      	ldr	r3, [r7, #8]
 80059ae:	785b      	ldrb	r3, [r3, #1]
 80059b0:	2b01      	cmp	r3, #1
 80059b2:	f040 817f 	bne.w	8005cb4 <USB_EPStartXfer+0x320>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 80059b6:	68bb      	ldr	r3, [r7, #8]
 80059b8:	691b      	ldr	r3, [r3, #16]
 80059ba:	2b00      	cmp	r3, #0
 80059bc:	d132      	bne.n	8005a24 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80059be:	69bb      	ldr	r3, [r7, #24]
 80059c0:	015a      	lsls	r2, r3, #5
 80059c2:	69fb      	ldr	r3, [r7, #28]
 80059c4:	4413      	add	r3, r2
 80059c6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80059ca:	691b      	ldr	r3, [r3, #16]
 80059cc:	69ba      	ldr	r2, [r7, #24]
 80059ce:	0151      	lsls	r1, r2, #5
 80059d0:	69fa      	ldr	r2, [r7, #28]
 80059d2:	440a      	add	r2, r1
 80059d4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80059d8:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 80059dc:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 80059e0:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80059e2:	69bb      	ldr	r3, [r7, #24]
 80059e4:	015a      	lsls	r2, r3, #5
 80059e6:	69fb      	ldr	r3, [r7, #28]
 80059e8:	4413      	add	r3, r2
 80059ea:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80059ee:	691b      	ldr	r3, [r3, #16]
 80059f0:	69ba      	ldr	r2, [r7, #24]
 80059f2:	0151      	lsls	r1, r2, #5
 80059f4:	69fa      	ldr	r2, [r7, #28]
 80059f6:	440a      	add	r2, r1
 80059f8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80059fc:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8005a00:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8005a02:	69bb      	ldr	r3, [r7, #24]
 8005a04:	015a      	lsls	r2, r3, #5
 8005a06:	69fb      	ldr	r3, [r7, #28]
 8005a08:	4413      	add	r3, r2
 8005a0a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005a0e:	691b      	ldr	r3, [r3, #16]
 8005a10:	69ba      	ldr	r2, [r7, #24]
 8005a12:	0151      	lsls	r1, r2, #5
 8005a14:	69fa      	ldr	r2, [r7, #28]
 8005a16:	440a      	add	r2, r1
 8005a18:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005a1c:	0cdb      	lsrs	r3, r3, #19
 8005a1e:	04db      	lsls	r3, r3, #19
 8005a20:	6113      	str	r3, [r2, #16]
 8005a22:	e097      	b.n	8005b54 <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8005a24:	69bb      	ldr	r3, [r7, #24]
 8005a26:	015a      	lsls	r2, r3, #5
 8005a28:	69fb      	ldr	r3, [r7, #28]
 8005a2a:	4413      	add	r3, r2
 8005a2c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005a30:	691b      	ldr	r3, [r3, #16]
 8005a32:	69ba      	ldr	r2, [r7, #24]
 8005a34:	0151      	lsls	r1, r2, #5
 8005a36:	69fa      	ldr	r2, [r7, #28]
 8005a38:	440a      	add	r2, r1
 8005a3a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005a3e:	0cdb      	lsrs	r3, r3, #19
 8005a40:	04db      	lsls	r3, r3, #19
 8005a42:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8005a44:	69bb      	ldr	r3, [r7, #24]
 8005a46:	015a      	lsls	r2, r3, #5
 8005a48:	69fb      	ldr	r3, [r7, #28]
 8005a4a:	4413      	add	r3, r2
 8005a4c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005a50:	691b      	ldr	r3, [r3, #16]
 8005a52:	69ba      	ldr	r2, [r7, #24]
 8005a54:	0151      	lsls	r1, r2, #5
 8005a56:	69fa      	ldr	r2, [r7, #28]
 8005a58:	440a      	add	r2, r1
 8005a5a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005a5e:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8005a62:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8005a66:	6113      	str	r3, [r2, #16]

      if (epnum == 0U)
 8005a68:	69bb      	ldr	r3, [r7, #24]
 8005a6a:	2b00      	cmp	r3, #0
 8005a6c:	d11a      	bne.n	8005aa4 <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 8005a6e:	68bb      	ldr	r3, [r7, #8]
 8005a70:	691a      	ldr	r2, [r3, #16]
 8005a72:	68bb      	ldr	r3, [r7, #8]
 8005a74:	689b      	ldr	r3, [r3, #8]
 8005a76:	429a      	cmp	r2, r3
 8005a78:	d903      	bls.n	8005a82 <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 8005a7a:	68bb      	ldr	r3, [r7, #8]
 8005a7c:	689a      	ldr	r2, [r3, #8]
 8005a7e:	68bb      	ldr	r3, [r7, #8]
 8005a80:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8005a82:	69bb      	ldr	r3, [r7, #24]
 8005a84:	015a      	lsls	r2, r3, #5
 8005a86:	69fb      	ldr	r3, [r7, #28]
 8005a88:	4413      	add	r3, r2
 8005a8a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005a8e:	691b      	ldr	r3, [r3, #16]
 8005a90:	69ba      	ldr	r2, [r7, #24]
 8005a92:	0151      	lsls	r1, r2, #5
 8005a94:	69fa      	ldr	r2, [r7, #28]
 8005a96:	440a      	add	r2, r1
 8005a98:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005a9c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8005aa0:	6113      	str	r3, [r2, #16]
 8005aa2:	e044      	b.n	8005b2e <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8005aa4:	68bb      	ldr	r3, [r7, #8]
 8005aa6:	691a      	ldr	r2, [r3, #16]
 8005aa8:	68bb      	ldr	r3, [r7, #8]
 8005aaa:	689b      	ldr	r3, [r3, #8]
 8005aac:	4413      	add	r3, r2
 8005aae:	1e5a      	subs	r2, r3, #1
 8005ab0:	68bb      	ldr	r3, [r7, #8]
 8005ab2:	689b      	ldr	r3, [r3, #8]
 8005ab4:	fbb2 f3f3 	udiv	r3, r2, r3
 8005ab8:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19));
 8005aba:	69bb      	ldr	r3, [r7, #24]
 8005abc:	015a      	lsls	r2, r3, #5
 8005abe:	69fb      	ldr	r3, [r7, #28]
 8005ac0:	4413      	add	r3, r2
 8005ac2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005ac6:	691a      	ldr	r2, [r3, #16]
 8005ac8:	8afb      	ldrh	r3, [r7, #22]
 8005aca:	04d9      	lsls	r1, r3, #19
 8005acc:	4ba4      	ldr	r3, [pc, #656]	@ (8005d60 <USB_EPStartXfer+0x3cc>)
 8005ace:	400b      	ands	r3, r1
 8005ad0:	69b9      	ldr	r1, [r7, #24]
 8005ad2:	0148      	lsls	r0, r1, #5
 8005ad4:	69f9      	ldr	r1, [r7, #28]
 8005ad6:	4401      	add	r1, r0
 8005ad8:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8005adc:	4313      	orrs	r3, r2
 8005ade:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 8005ae0:	68bb      	ldr	r3, [r7, #8]
 8005ae2:	791b      	ldrb	r3, [r3, #4]
 8005ae4:	2b01      	cmp	r3, #1
 8005ae6:	d122      	bne.n	8005b2e <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8005ae8:	69bb      	ldr	r3, [r7, #24]
 8005aea:	015a      	lsls	r2, r3, #5
 8005aec:	69fb      	ldr	r3, [r7, #28]
 8005aee:	4413      	add	r3, r2
 8005af0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005af4:	691b      	ldr	r3, [r3, #16]
 8005af6:	69ba      	ldr	r2, [r7, #24]
 8005af8:	0151      	lsls	r1, r2, #5
 8005afa:	69fa      	ldr	r2, [r7, #28]
 8005afc:	440a      	add	r2, r1
 8005afe:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005b02:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 8005b06:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & ((uint32_t)pktcnt << 29));
 8005b08:	69bb      	ldr	r3, [r7, #24]
 8005b0a:	015a      	lsls	r2, r3, #5
 8005b0c:	69fb      	ldr	r3, [r7, #28]
 8005b0e:	4413      	add	r3, r2
 8005b10:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005b14:	691a      	ldr	r2, [r3, #16]
 8005b16:	8afb      	ldrh	r3, [r7, #22]
 8005b18:	075b      	lsls	r3, r3, #29
 8005b1a:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 8005b1e:	69b9      	ldr	r1, [r7, #24]
 8005b20:	0148      	lsls	r0, r1, #5
 8005b22:	69f9      	ldr	r1, [r7, #28]
 8005b24:	4401      	add	r1, r0
 8005b26:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8005b2a:	4313      	orrs	r3, r2
 8005b2c:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8005b2e:	69bb      	ldr	r3, [r7, #24]
 8005b30:	015a      	lsls	r2, r3, #5
 8005b32:	69fb      	ldr	r3, [r7, #28]
 8005b34:	4413      	add	r3, r2
 8005b36:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005b3a:	691a      	ldr	r2, [r3, #16]
 8005b3c:	68bb      	ldr	r3, [r7, #8]
 8005b3e:	691b      	ldr	r3, [r3, #16]
 8005b40:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005b44:	69b9      	ldr	r1, [r7, #24]
 8005b46:	0148      	lsls	r0, r1, #5
 8005b48:	69f9      	ldr	r1, [r7, #28]
 8005b4a:	4401      	add	r1, r0
 8005b4c:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8005b50:	4313      	orrs	r3, r2
 8005b52:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8005b54:	79fb      	ldrb	r3, [r7, #7]
 8005b56:	2b01      	cmp	r3, #1
 8005b58:	d14b      	bne.n	8005bf2 <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8005b5a:	68bb      	ldr	r3, [r7, #8]
 8005b5c:	69db      	ldr	r3, [r3, #28]
 8005b5e:	2b00      	cmp	r3, #0
 8005b60:	d009      	beq.n	8005b76 <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8005b62:	69bb      	ldr	r3, [r7, #24]
 8005b64:	015a      	lsls	r2, r3, #5
 8005b66:	69fb      	ldr	r3, [r7, #28]
 8005b68:	4413      	add	r3, r2
 8005b6a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005b6e:	461a      	mov	r2, r3
 8005b70:	68bb      	ldr	r3, [r7, #8]
 8005b72:	69db      	ldr	r3, [r3, #28]
 8005b74:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 8005b76:	68bb      	ldr	r3, [r7, #8]
 8005b78:	791b      	ldrb	r3, [r3, #4]
 8005b7a:	2b01      	cmp	r3, #1
 8005b7c:	d128      	bne.n	8005bd0 <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8005b7e:	69fb      	ldr	r3, [r7, #28]
 8005b80:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005b84:	689b      	ldr	r3, [r3, #8]
 8005b86:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005b8a:	2b00      	cmp	r3, #0
 8005b8c:	d110      	bne.n	8005bb0 <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8005b8e:	69bb      	ldr	r3, [r7, #24]
 8005b90:	015a      	lsls	r2, r3, #5
 8005b92:	69fb      	ldr	r3, [r7, #28]
 8005b94:	4413      	add	r3, r2
 8005b96:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005b9a:	681b      	ldr	r3, [r3, #0]
 8005b9c:	69ba      	ldr	r2, [r7, #24]
 8005b9e:	0151      	lsls	r1, r2, #5
 8005ba0:	69fa      	ldr	r2, [r7, #28]
 8005ba2:	440a      	add	r2, r1
 8005ba4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005ba8:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8005bac:	6013      	str	r3, [r2, #0]
 8005bae:	e00f      	b.n	8005bd0 <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8005bb0:	69bb      	ldr	r3, [r7, #24]
 8005bb2:	015a      	lsls	r2, r3, #5
 8005bb4:	69fb      	ldr	r3, [r7, #28]
 8005bb6:	4413      	add	r3, r2
 8005bb8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	69ba      	ldr	r2, [r7, #24]
 8005bc0:	0151      	lsls	r1, r2, #5
 8005bc2:	69fa      	ldr	r2, [r7, #28]
 8005bc4:	440a      	add	r2, r1
 8005bc6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005bca:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005bce:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8005bd0:	69bb      	ldr	r3, [r7, #24]
 8005bd2:	015a      	lsls	r2, r3, #5
 8005bd4:	69fb      	ldr	r3, [r7, #28]
 8005bd6:	4413      	add	r3, r2
 8005bd8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005bdc:	681b      	ldr	r3, [r3, #0]
 8005bde:	69ba      	ldr	r2, [r7, #24]
 8005be0:	0151      	lsls	r1, r2, #5
 8005be2:	69fa      	ldr	r2, [r7, #28]
 8005be4:	440a      	add	r2, r1
 8005be6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005bea:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8005bee:	6013      	str	r3, [r2, #0]
 8005bf0:	e166      	b.n	8005ec0 <USB_EPStartXfer+0x52c>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8005bf2:	69bb      	ldr	r3, [r7, #24]
 8005bf4:	015a      	lsls	r2, r3, #5
 8005bf6:	69fb      	ldr	r3, [r7, #28]
 8005bf8:	4413      	add	r3, r2
 8005bfa:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	69ba      	ldr	r2, [r7, #24]
 8005c02:	0151      	lsls	r1, r2, #5
 8005c04:	69fa      	ldr	r2, [r7, #28]
 8005c06:	440a      	add	r2, r1
 8005c08:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005c0c:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8005c10:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8005c12:	68bb      	ldr	r3, [r7, #8]
 8005c14:	791b      	ldrb	r3, [r3, #4]
 8005c16:	2b01      	cmp	r3, #1
 8005c18:	d015      	beq.n	8005c46 <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 8005c1a:	68bb      	ldr	r3, [r7, #8]
 8005c1c:	691b      	ldr	r3, [r3, #16]
 8005c1e:	2b00      	cmp	r3, #0
 8005c20:	f000 814e 	beq.w	8005ec0 <USB_EPStartXfer+0x52c>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8005c24:	69fb      	ldr	r3, [r7, #28]
 8005c26:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005c2a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005c2c:	68bb      	ldr	r3, [r7, #8]
 8005c2e:	781b      	ldrb	r3, [r3, #0]
 8005c30:	f003 030f 	and.w	r3, r3, #15
 8005c34:	2101      	movs	r1, #1
 8005c36:	fa01 f303 	lsl.w	r3, r1, r3
 8005c3a:	69f9      	ldr	r1, [r7, #28]
 8005c3c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005c40:	4313      	orrs	r3, r2
 8005c42:	634b      	str	r3, [r1, #52]	@ 0x34
 8005c44:	e13c      	b.n	8005ec0 <USB_EPStartXfer+0x52c>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8005c46:	69fb      	ldr	r3, [r7, #28]
 8005c48:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005c4c:	689b      	ldr	r3, [r3, #8]
 8005c4e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005c52:	2b00      	cmp	r3, #0
 8005c54:	d110      	bne.n	8005c78 <USB_EPStartXfer+0x2e4>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8005c56:	69bb      	ldr	r3, [r7, #24]
 8005c58:	015a      	lsls	r2, r3, #5
 8005c5a:	69fb      	ldr	r3, [r7, #28]
 8005c5c:	4413      	add	r3, r2
 8005c5e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	69ba      	ldr	r2, [r7, #24]
 8005c66:	0151      	lsls	r1, r2, #5
 8005c68:	69fa      	ldr	r2, [r7, #28]
 8005c6a:	440a      	add	r2, r1
 8005c6c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005c70:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8005c74:	6013      	str	r3, [r2, #0]
 8005c76:	e00f      	b.n	8005c98 <USB_EPStartXfer+0x304>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8005c78:	69bb      	ldr	r3, [r7, #24]
 8005c7a:	015a      	lsls	r2, r3, #5
 8005c7c:	69fb      	ldr	r3, [r7, #28]
 8005c7e:	4413      	add	r3, r2
 8005c80:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005c84:	681b      	ldr	r3, [r3, #0]
 8005c86:	69ba      	ldr	r2, [r7, #24]
 8005c88:	0151      	lsls	r1, r2, #5
 8005c8a:	69fa      	ldr	r2, [r7, #28]
 8005c8c:	440a      	add	r2, r1
 8005c8e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005c92:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005c96:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 8005c98:	68bb      	ldr	r3, [r7, #8]
 8005c9a:	68d9      	ldr	r1, [r3, #12]
 8005c9c:	68bb      	ldr	r3, [r7, #8]
 8005c9e:	781a      	ldrb	r2, [r3, #0]
 8005ca0:	68bb      	ldr	r3, [r7, #8]
 8005ca2:	691b      	ldr	r3, [r3, #16]
 8005ca4:	b298      	uxth	r0, r3
 8005ca6:	79fb      	ldrb	r3, [r7, #7]
 8005ca8:	9300      	str	r3, [sp, #0]
 8005caa:	4603      	mov	r3, r0
 8005cac:	68f8      	ldr	r0, [r7, #12]
 8005cae:	f000 f9b9 	bl	8006024 <USB_WritePacket>
 8005cb2:	e105      	b.n	8005ec0 <USB_EPStartXfer+0x52c>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8005cb4:	69bb      	ldr	r3, [r7, #24]
 8005cb6:	015a      	lsls	r2, r3, #5
 8005cb8:	69fb      	ldr	r3, [r7, #28]
 8005cba:	4413      	add	r3, r2
 8005cbc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005cc0:	691b      	ldr	r3, [r3, #16]
 8005cc2:	69ba      	ldr	r2, [r7, #24]
 8005cc4:	0151      	lsls	r1, r2, #5
 8005cc6:	69fa      	ldr	r2, [r7, #28]
 8005cc8:	440a      	add	r2, r1
 8005cca:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005cce:	0cdb      	lsrs	r3, r3, #19
 8005cd0:	04db      	lsls	r3, r3, #19
 8005cd2:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8005cd4:	69bb      	ldr	r3, [r7, #24]
 8005cd6:	015a      	lsls	r2, r3, #5
 8005cd8:	69fb      	ldr	r3, [r7, #28]
 8005cda:	4413      	add	r3, r2
 8005cdc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005ce0:	691b      	ldr	r3, [r3, #16]
 8005ce2:	69ba      	ldr	r2, [r7, #24]
 8005ce4:	0151      	lsls	r1, r2, #5
 8005ce6:	69fa      	ldr	r2, [r7, #28]
 8005ce8:	440a      	add	r2, r1
 8005cea:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005cee:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8005cf2:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8005cf6:	6113      	str	r3, [r2, #16]

    if (epnum == 0U)
 8005cf8:	69bb      	ldr	r3, [r7, #24]
 8005cfa:	2b00      	cmp	r3, #0
 8005cfc:	d132      	bne.n	8005d64 <USB_EPStartXfer+0x3d0>
    {
      if (ep->xfer_len > 0U)
 8005cfe:	68bb      	ldr	r3, [r7, #8]
 8005d00:	691b      	ldr	r3, [r3, #16]
 8005d02:	2b00      	cmp	r3, #0
 8005d04:	d003      	beq.n	8005d0e <USB_EPStartXfer+0x37a>
      {
        ep->xfer_len = ep->maxpacket;
 8005d06:	68bb      	ldr	r3, [r7, #8]
 8005d08:	689a      	ldr	r2, [r3, #8]
 8005d0a:	68bb      	ldr	r3, [r7, #8]
 8005d0c:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 8005d0e:	68bb      	ldr	r3, [r7, #8]
 8005d10:	689a      	ldr	r2, [r3, #8]
 8005d12:	68bb      	ldr	r3, [r7, #8]
 8005d14:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 8005d16:	69bb      	ldr	r3, [r7, #24]
 8005d18:	015a      	lsls	r2, r3, #5
 8005d1a:	69fb      	ldr	r3, [r7, #28]
 8005d1c:	4413      	add	r3, r2
 8005d1e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005d22:	691a      	ldr	r2, [r3, #16]
 8005d24:	68bb      	ldr	r3, [r7, #8]
 8005d26:	6a1b      	ldr	r3, [r3, #32]
 8005d28:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005d2c:	69b9      	ldr	r1, [r7, #24]
 8005d2e:	0148      	lsls	r0, r1, #5
 8005d30:	69f9      	ldr	r1, [r7, #28]
 8005d32:	4401      	add	r1, r0
 8005d34:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8005d38:	4313      	orrs	r3, r2
 8005d3a:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8005d3c:	69bb      	ldr	r3, [r7, #24]
 8005d3e:	015a      	lsls	r2, r3, #5
 8005d40:	69fb      	ldr	r3, [r7, #28]
 8005d42:	4413      	add	r3, r2
 8005d44:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005d48:	691b      	ldr	r3, [r3, #16]
 8005d4a:	69ba      	ldr	r2, [r7, #24]
 8005d4c:	0151      	lsls	r1, r2, #5
 8005d4e:	69fa      	ldr	r2, [r7, #28]
 8005d50:	440a      	add	r2, r1
 8005d52:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005d56:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8005d5a:	6113      	str	r3, [r2, #16]
 8005d5c:	e062      	b.n	8005e24 <USB_EPStartXfer+0x490>
 8005d5e:	bf00      	nop
 8005d60:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      if (ep->xfer_len == 0U)
 8005d64:	68bb      	ldr	r3, [r7, #8]
 8005d66:	691b      	ldr	r3, [r3, #16]
 8005d68:	2b00      	cmp	r3, #0
 8005d6a:	d123      	bne.n	8005db4 <USB_EPStartXfer+0x420>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8005d6c:	69bb      	ldr	r3, [r7, #24]
 8005d6e:	015a      	lsls	r2, r3, #5
 8005d70:	69fb      	ldr	r3, [r7, #28]
 8005d72:	4413      	add	r3, r2
 8005d74:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005d78:	691a      	ldr	r2, [r3, #16]
 8005d7a:	68bb      	ldr	r3, [r7, #8]
 8005d7c:	689b      	ldr	r3, [r3, #8]
 8005d7e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005d82:	69b9      	ldr	r1, [r7, #24]
 8005d84:	0148      	lsls	r0, r1, #5
 8005d86:	69f9      	ldr	r1, [r7, #28]
 8005d88:	4401      	add	r1, r0
 8005d8a:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8005d8e:	4313      	orrs	r3, r2
 8005d90:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8005d92:	69bb      	ldr	r3, [r7, #24]
 8005d94:	015a      	lsls	r2, r3, #5
 8005d96:	69fb      	ldr	r3, [r7, #28]
 8005d98:	4413      	add	r3, r2
 8005d9a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005d9e:	691b      	ldr	r3, [r3, #16]
 8005da0:	69ba      	ldr	r2, [r7, #24]
 8005da2:	0151      	lsls	r1, r2, #5
 8005da4:	69fa      	ldr	r2, [r7, #28]
 8005da6:	440a      	add	r2, r1
 8005da8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005dac:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8005db0:	6113      	str	r3, [r2, #16]
 8005db2:	e037      	b.n	8005e24 <USB_EPStartXfer+0x490>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8005db4:	68bb      	ldr	r3, [r7, #8]
 8005db6:	691a      	ldr	r2, [r3, #16]
 8005db8:	68bb      	ldr	r3, [r7, #8]
 8005dba:	689b      	ldr	r3, [r3, #8]
 8005dbc:	4413      	add	r3, r2
 8005dbe:	1e5a      	subs	r2, r3, #1
 8005dc0:	68bb      	ldr	r3, [r7, #8]
 8005dc2:	689b      	ldr	r3, [r3, #8]
 8005dc4:	fbb2 f3f3 	udiv	r3, r2, r3
 8005dc8:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 8005dca:	68bb      	ldr	r3, [r7, #8]
 8005dcc:	689b      	ldr	r3, [r3, #8]
 8005dce:	8afa      	ldrh	r2, [r7, #22]
 8005dd0:	fb03 f202 	mul.w	r2, r3, r2
 8005dd4:	68bb      	ldr	r3, [r7, #8]
 8005dd6:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8005dd8:	69bb      	ldr	r3, [r7, #24]
 8005dda:	015a      	lsls	r2, r3, #5
 8005ddc:	69fb      	ldr	r3, [r7, #28]
 8005dde:	4413      	add	r3, r2
 8005de0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005de4:	691a      	ldr	r2, [r3, #16]
 8005de6:	8afb      	ldrh	r3, [r7, #22]
 8005de8:	04d9      	lsls	r1, r3, #19
 8005dea:	4b38      	ldr	r3, [pc, #224]	@ (8005ecc <USB_EPStartXfer+0x538>)
 8005dec:	400b      	ands	r3, r1
 8005dee:	69b9      	ldr	r1, [r7, #24]
 8005df0:	0148      	lsls	r0, r1, #5
 8005df2:	69f9      	ldr	r1, [r7, #28]
 8005df4:	4401      	add	r1, r0
 8005df6:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8005dfa:	4313      	orrs	r3, r2
 8005dfc:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 8005dfe:	69bb      	ldr	r3, [r7, #24]
 8005e00:	015a      	lsls	r2, r3, #5
 8005e02:	69fb      	ldr	r3, [r7, #28]
 8005e04:	4413      	add	r3, r2
 8005e06:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005e0a:	691a      	ldr	r2, [r3, #16]
 8005e0c:	68bb      	ldr	r3, [r7, #8]
 8005e0e:	6a1b      	ldr	r3, [r3, #32]
 8005e10:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005e14:	69b9      	ldr	r1, [r7, #24]
 8005e16:	0148      	lsls	r0, r1, #5
 8005e18:	69f9      	ldr	r1, [r7, #28]
 8005e1a:	4401      	add	r1, r0
 8005e1c:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8005e20:	4313      	orrs	r3, r2
 8005e22:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 8005e24:	79fb      	ldrb	r3, [r7, #7]
 8005e26:	2b01      	cmp	r3, #1
 8005e28:	d10d      	bne.n	8005e46 <USB_EPStartXfer+0x4b2>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8005e2a:	68bb      	ldr	r3, [r7, #8]
 8005e2c:	68db      	ldr	r3, [r3, #12]
 8005e2e:	2b00      	cmp	r3, #0
 8005e30:	d009      	beq.n	8005e46 <USB_EPStartXfer+0x4b2>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8005e32:	68bb      	ldr	r3, [r7, #8]
 8005e34:	68d9      	ldr	r1, [r3, #12]
 8005e36:	69bb      	ldr	r3, [r7, #24]
 8005e38:	015a      	lsls	r2, r3, #5
 8005e3a:	69fb      	ldr	r3, [r7, #28]
 8005e3c:	4413      	add	r3, r2
 8005e3e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005e42:	460a      	mov	r2, r1
 8005e44:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 8005e46:	68bb      	ldr	r3, [r7, #8]
 8005e48:	791b      	ldrb	r3, [r3, #4]
 8005e4a:	2b01      	cmp	r3, #1
 8005e4c:	d128      	bne.n	8005ea0 <USB_EPStartXfer+0x50c>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8005e4e:	69fb      	ldr	r3, [r7, #28]
 8005e50:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005e54:	689b      	ldr	r3, [r3, #8]
 8005e56:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005e5a:	2b00      	cmp	r3, #0
 8005e5c:	d110      	bne.n	8005e80 <USB_EPStartXfer+0x4ec>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8005e5e:	69bb      	ldr	r3, [r7, #24]
 8005e60:	015a      	lsls	r2, r3, #5
 8005e62:	69fb      	ldr	r3, [r7, #28]
 8005e64:	4413      	add	r3, r2
 8005e66:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005e6a:	681b      	ldr	r3, [r3, #0]
 8005e6c:	69ba      	ldr	r2, [r7, #24]
 8005e6e:	0151      	lsls	r1, r2, #5
 8005e70:	69fa      	ldr	r2, [r7, #28]
 8005e72:	440a      	add	r2, r1
 8005e74:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005e78:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8005e7c:	6013      	str	r3, [r2, #0]
 8005e7e:	e00f      	b.n	8005ea0 <USB_EPStartXfer+0x50c>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8005e80:	69bb      	ldr	r3, [r7, #24]
 8005e82:	015a      	lsls	r2, r3, #5
 8005e84:	69fb      	ldr	r3, [r7, #28]
 8005e86:	4413      	add	r3, r2
 8005e88:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005e8c:	681b      	ldr	r3, [r3, #0]
 8005e8e:	69ba      	ldr	r2, [r7, #24]
 8005e90:	0151      	lsls	r1, r2, #5
 8005e92:	69fa      	ldr	r2, [r7, #28]
 8005e94:	440a      	add	r2, r1
 8005e96:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005e9a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005e9e:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8005ea0:	69bb      	ldr	r3, [r7, #24]
 8005ea2:	015a      	lsls	r2, r3, #5
 8005ea4:	69fb      	ldr	r3, [r7, #28]
 8005ea6:	4413      	add	r3, r2
 8005ea8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005eac:	681b      	ldr	r3, [r3, #0]
 8005eae:	69ba      	ldr	r2, [r7, #24]
 8005eb0:	0151      	lsls	r1, r2, #5
 8005eb2:	69fa      	ldr	r2, [r7, #28]
 8005eb4:	440a      	add	r2, r1
 8005eb6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005eba:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8005ebe:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8005ec0:	2300      	movs	r3, #0
}
 8005ec2:	4618      	mov	r0, r3
 8005ec4:	3720      	adds	r7, #32
 8005ec6:	46bd      	mov	sp, r7
 8005ec8:	bd80      	pop	{r7, pc}
 8005eca:	bf00      	nop
 8005ecc:	1ff80000 	.word	0x1ff80000

08005ed0 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8005ed0:	b480      	push	{r7}
 8005ed2:	b087      	sub	sp, #28
 8005ed4:	af00      	add	r7, sp, #0
 8005ed6:	6078      	str	r0, [r7, #4]
 8005ed8:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8005eda:	2300      	movs	r3, #0
 8005edc:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 8005ede:	2300      	movs	r3, #0
 8005ee0:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8005ee6:	683b      	ldr	r3, [r7, #0]
 8005ee8:	785b      	ldrb	r3, [r3, #1]
 8005eea:	2b01      	cmp	r3, #1
 8005eec:	d14a      	bne.n	8005f84 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8005eee:	683b      	ldr	r3, [r7, #0]
 8005ef0:	781b      	ldrb	r3, [r3, #0]
 8005ef2:	015a      	lsls	r2, r3, #5
 8005ef4:	693b      	ldr	r3, [r7, #16]
 8005ef6:	4413      	add	r3, r2
 8005ef8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005efc:	681b      	ldr	r3, [r3, #0]
 8005efe:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005f02:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005f06:	f040 8086 	bne.w	8006016 <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 8005f0a:	683b      	ldr	r3, [r7, #0]
 8005f0c:	781b      	ldrb	r3, [r3, #0]
 8005f0e:	015a      	lsls	r2, r3, #5
 8005f10:	693b      	ldr	r3, [r7, #16]
 8005f12:	4413      	add	r3, r2
 8005f14:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005f18:	681b      	ldr	r3, [r3, #0]
 8005f1a:	683a      	ldr	r2, [r7, #0]
 8005f1c:	7812      	ldrb	r2, [r2, #0]
 8005f1e:	0151      	lsls	r1, r2, #5
 8005f20:	693a      	ldr	r2, [r7, #16]
 8005f22:	440a      	add	r2, r1
 8005f24:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005f28:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8005f2c:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 8005f2e:	683b      	ldr	r3, [r7, #0]
 8005f30:	781b      	ldrb	r3, [r3, #0]
 8005f32:	015a      	lsls	r2, r3, #5
 8005f34:	693b      	ldr	r3, [r7, #16]
 8005f36:	4413      	add	r3, r2
 8005f38:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005f3c:	681b      	ldr	r3, [r3, #0]
 8005f3e:	683a      	ldr	r2, [r7, #0]
 8005f40:	7812      	ldrb	r2, [r2, #0]
 8005f42:	0151      	lsls	r1, r2, #5
 8005f44:	693a      	ldr	r2, [r7, #16]
 8005f46:	440a      	add	r2, r1
 8005f48:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005f4c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8005f50:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8005f52:	68fb      	ldr	r3, [r7, #12]
 8005f54:	3301      	adds	r3, #1
 8005f56:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8005f58:	68fb      	ldr	r3, [r7, #12]
 8005f5a:	f242 7210 	movw	r2, #10000	@ 0x2710
 8005f5e:	4293      	cmp	r3, r2
 8005f60:	d902      	bls.n	8005f68 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 8005f62:	2301      	movs	r3, #1
 8005f64:	75fb      	strb	r3, [r7, #23]
          break;
 8005f66:	e056      	b.n	8006016 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8005f68:	683b      	ldr	r3, [r7, #0]
 8005f6a:	781b      	ldrb	r3, [r3, #0]
 8005f6c:	015a      	lsls	r2, r3, #5
 8005f6e:	693b      	ldr	r3, [r7, #16]
 8005f70:	4413      	add	r3, r2
 8005f72:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005f76:	681b      	ldr	r3, [r3, #0]
 8005f78:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005f7c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005f80:	d0e7      	beq.n	8005f52 <USB_EPStopXfer+0x82>
 8005f82:	e048      	b.n	8006016 <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8005f84:	683b      	ldr	r3, [r7, #0]
 8005f86:	781b      	ldrb	r3, [r3, #0]
 8005f88:	015a      	lsls	r2, r3, #5
 8005f8a:	693b      	ldr	r3, [r7, #16]
 8005f8c:	4413      	add	r3, r2
 8005f8e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005f92:	681b      	ldr	r3, [r3, #0]
 8005f94:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005f98:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005f9c:	d13b      	bne.n	8006016 <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 8005f9e:	683b      	ldr	r3, [r7, #0]
 8005fa0:	781b      	ldrb	r3, [r3, #0]
 8005fa2:	015a      	lsls	r2, r3, #5
 8005fa4:	693b      	ldr	r3, [r7, #16]
 8005fa6:	4413      	add	r3, r2
 8005fa8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005fac:	681b      	ldr	r3, [r3, #0]
 8005fae:	683a      	ldr	r2, [r7, #0]
 8005fb0:	7812      	ldrb	r2, [r2, #0]
 8005fb2:	0151      	lsls	r1, r2, #5
 8005fb4:	693a      	ldr	r2, [r7, #16]
 8005fb6:	440a      	add	r2, r1
 8005fb8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005fbc:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8005fc0:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 8005fc2:	683b      	ldr	r3, [r7, #0]
 8005fc4:	781b      	ldrb	r3, [r3, #0]
 8005fc6:	015a      	lsls	r2, r3, #5
 8005fc8:	693b      	ldr	r3, [r7, #16]
 8005fca:	4413      	add	r3, r2
 8005fcc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005fd0:	681b      	ldr	r3, [r3, #0]
 8005fd2:	683a      	ldr	r2, [r7, #0]
 8005fd4:	7812      	ldrb	r2, [r2, #0]
 8005fd6:	0151      	lsls	r1, r2, #5
 8005fd8:	693a      	ldr	r2, [r7, #16]
 8005fda:	440a      	add	r2, r1
 8005fdc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005fe0:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8005fe4:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8005fe6:	68fb      	ldr	r3, [r7, #12]
 8005fe8:	3301      	adds	r3, #1
 8005fea:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8005fec:	68fb      	ldr	r3, [r7, #12]
 8005fee:	f242 7210 	movw	r2, #10000	@ 0x2710
 8005ff2:	4293      	cmp	r3, r2
 8005ff4:	d902      	bls.n	8005ffc <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 8005ff6:	2301      	movs	r3, #1
 8005ff8:	75fb      	strb	r3, [r7, #23]
          break;
 8005ffa:	e00c      	b.n	8006016 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 8005ffc:	683b      	ldr	r3, [r7, #0]
 8005ffe:	781b      	ldrb	r3, [r3, #0]
 8006000:	015a      	lsls	r2, r3, #5
 8006002:	693b      	ldr	r3, [r7, #16]
 8006004:	4413      	add	r3, r2
 8006006:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800600a:	681b      	ldr	r3, [r3, #0]
 800600c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006010:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006014:	d0e7      	beq.n	8005fe6 <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 8006016:	7dfb      	ldrb	r3, [r7, #23]
}
 8006018:	4618      	mov	r0, r3
 800601a:	371c      	adds	r7, #28
 800601c:	46bd      	mov	sp, r7
 800601e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006022:	4770      	bx	lr

08006024 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8006024:	b480      	push	{r7}
 8006026:	b089      	sub	sp, #36	@ 0x24
 8006028:	af00      	add	r7, sp, #0
 800602a:	60f8      	str	r0, [r7, #12]
 800602c:	60b9      	str	r1, [r7, #8]
 800602e:	4611      	mov	r1, r2
 8006030:	461a      	mov	r2, r3
 8006032:	460b      	mov	r3, r1
 8006034:	71fb      	strb	r3, [r7, #7]
 8006036:	4613      	mov	r3, r2
 8006038:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800603a:	68fb      	ldr	r3, [r7, #12]
 800603c:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 800603e:	68bb      	ldr	r3, [r7, #8]
 8006040:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8006042:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8006046:	2b00      	cmp	r3, #0
 8006048:	d123      	bne.n	8006092 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800604a:	88bb      	ldrh	r3, [r7, #4]
 800604c:	3303      	adds	r3, #3
 800604e:	089b      	lsrs	r3, r3, #2
 8006050:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8006052:	2300      	movs	r3, #0
 8006054:	61bb      	str	r3, [r7, #24]
 8006056:	e018      	b.n	800608a <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8006058:	79fb      	ldrb	r3, [r7, #7]
 800605a:	031a      	lsls	r2, r3, #12
 800605c:	697b      	ldr	r3, [r7, #20]
 800605e:	4413      	add	r3, r2
 8006060:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006064:	461a      	mov	r2, r3
 8006066:	69fb      	ldr	r3, [r7, #28]
 8006068:	681b      	ldr	r3, [r3, #0]
 800606a:	6013      	str	r3, [r2, #0]
      pSrc++;
 800606c:	69fb      	ldr	r3, [r7, #28]
 800606e:	3301      	adds	r3, #1
 8006070:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8006072:	69fb      	ldr	r3, [r7, #28]
 8006074:	3301      	adds	r3, #1
 8006076:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8006078:	69fb      	ldr	r3, [r7, #28]
 800607a:	3301      	adds	r3, #1
 800607c:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800607e:	69fb      	ldr	r3, [r7, #28]
 8006080:	3301      	adds	r3, #1
 8006082:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8006084:	69bb      	ldr	r3, [r7, #24]
 8006086:	3301      	adds	r3, #1
 8006088:	61bb      	str	r3, [r7, #24]
 800608a:	69ba      	ldr	r2, [r7, #24]
 800608c:	693b      	ldr	r3, [r7, #16]
 800608e:	429a      	cmp	r2, r3
 8006090:	d3e2      	bcc.n	8006058 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8006092:	2300      	movs	r3, #0
}
 8006094:	4618      	mov	r0, r3
 8006096:	3724      	adds	r7, #36	@ 0x24
 8006098:	46bd      	mov	sp, r7
 800609a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800609e:	4770      	bx	lr

080060a0 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 80060a0:	b480      	push	{r7}
 80060a2:	b08b      	sub	sp, #44	@ 0x2c
 80060a4:	af00      	add	r7, sp, #0
 80060a6:	60f8      	str	r0, [r7, #12]
 80060a8:	60b9      	str	r1, [r7, #8]
 80060aa:	4613      	mov	r3, r2
 80060ac:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80060ae:	68fb      	ldr	r3, [r7, #12]
 80060b0:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 80060b2:	68bb      	ldr	r3, [r7, #8]
 80060b4:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 80060b6:	88fb      	ldrh	r3, [r7, #6]
 80060b8:	089b      	lsrs	r3, r3, #2
 80060ba:	b29b      	uxth	r3, r3
 80060bc:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 80060be:	88fb      	ldrh	r3, [r7, #6]
 80060c0:	f003 0303 	and.w	r3, r3, #3
 80060c4:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 80060c6:	2300      	movs	r3, #0
 80060c8:	623b      	str	r3, [r7, #32]
 80060ca:	e014      	b.n	80060f6 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 80060cc:	69bb      	ldr	r3, [r7, #24]
 80060ce:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80060d2:	681a      	ldr	r2, [r3, #0]
 80060d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80060d6:	601a      	str	r2, [r3, #0]
    pDest++;
 80060d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80060da:	3301      	adds	r3, #1
 80060dc:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80060de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80060e0:	3301      	adds	r3, #1
 80060e2:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80060e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80060e6:	3301      	adds	r3, #1
 80060e8:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80060ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80060ec:	3301      	adds	r3, #1
 80060ee:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 80060f0:	6a3b      	ldr	r3, [r7, #32]
 80060f2:	3301      	adds	r3, #1
 80060f4:	623b      	str	r3, [r7, #32]
 80060f6:	6a3a      	ldr	r2, [r7, #32]
 80060f8:	697b      	ldr	r3, [r7, #20]
 80060fa:	429a      	cmp	r2, r3
 80060fc:	d3e6      	bcc.n	80060cc <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 80060fe:	8bfb      	ldrh	r3, [r7, #30]
 8006100:	2b00      	cmp	r3, #0
 8006102:	d01e      	beq.n	8006142 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8006104:	2300      	movs	r3, #0
 8006106:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8006108:	69bb      	ldr	r3, [r7, #24]
 800610a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800610e:	461a      	mov	r2, r3
 8006110:	f107 0310 	add.w	r3, r7, #16
 8006114:	6812      	ldr	r2, [r2, #0]
 8006116:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8006118:	693a      	ldr	r2, [r7, #16]
 800611a:	6a3b      	ldr	r3, [r7, #32]
 800611c:	b2db      	uxtb	r3, r3
 800611e:	00db      	lsls	r3, r3, #3
 8006120:	fa22 f303 	lsr.w	r3, r2, r3
 8006124:	b2da      	uxtb	r2, r3
 8006126:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006128:	701a      	strb	r2, [r3, #0]
      i++;
 800612a:	6a3b      	ldr	r3, [r7, #32]
 800612c:	3301      	adds	r3, #1
 800612e:	623b      	str	r3, [r7, #32]
      pDest++;
 8006130:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006132:	3301      	adds	r3, #1
 8006134:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 8006136:	8bfb      	ldrh	r3, [r7, #30]
 8006138:	3b01      	subs	r3, #1
 800613a:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 800613c:	8bfb      	ldrh	r3, [r7, #30]
 800613e:	2b00      	cmp	r3, #0
 8006140:	d1ea      	bne.n	8006118 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8006142:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8006144:	4618      	mov	r0, r3
 8006146:	372c      	adds	r7, #44	@ 0x2c
 8006148:	46bd      	mov	sp, r7
 800614a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800614e:	4770      	bx	lr

08006150 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8006150:	b480      	push	{r7}
 8006152:	b085      	sub	sp, #20
 8006154:	af00      	add	r7, sp, #0
 8006156:	6078      	str	r0, [r7, #4]
 8006158:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800615e:	683b      	ldr	r3, [r7, #0]
 8006160:	781b      	ldrb	r3, [r3, #0]
 8006162:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8006164:	683b      	ldr	r3, [r7, #0]
 8006166:	785b      	ldrb	r3, [r3, #1]
 8006168:	2b01      	cmp	r3, #1
 800616a:	d12c      	bne.n	80061c6 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 800616c:	68bb      	ldr	r3, [r7, #8]
 800616e:	015a      	lsls	r2, r3, #5
 8006170:	68fb      	ldr	r3, [r7, #12]
 8006172:	4413      	add	r3, r2
 8006174:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006178:	681b      	ldr	r3, [r3, #0]
 800617a:	2b00      	cmp	r3, #0
 800617c:	db12      	blt.n	80061a4 <USB_EPSetStall+0x54>
 800617e:	68bb      	ldr	r3, [r7, #8]
 8006180:	2b00      	cmp	r3, #0
 8006182:	d00f      	beq.n	80061a4 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8006184:	68bb      	ldr	r3, [r7, #8]
 8006186:	015a      	lsls	r2, r3, #5
 8006188:	68fb      	ldr	r3, [r7, #12]
 800618a:	4413      	add	r3, r2
 800618c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006190:	681b      	ldr	r3, [r3, #0]
 8006192:	68ba      	ldr	r2, [r7, #8]
 8006194:	0151      	lsls	r1, r2, #5
 8006196:	68fa      	ldr	r2, [r7, #12]
 8006198:	440a      	add	r2, r1
 800619a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800619e:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80061a2:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 80061a4:	68bb      	ldr	r3, [r7, #8]
 80061a6:	015a      	lsls	r2, r3, #5
 80061a8:	68fb      	ldr	r3, [r7, #12]
 80061aa:	4413      	add	r3, r2
 80061ac:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80061b0:	681b      	ldr	r3, [r3, #0]
 80061b2:	68ba      	ldr	r2, [r7, #8]
 80061b4:	0151      	lsls	r1, r2, #5
 80061b6:	68fa      	ldr	r2, [r7, #12]
 80061b8:	440a      	add	r2, r1
 80061ba:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80061be:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80061c2:	6013      	str	r3, [r2, #0]
 80061c4:	e02b      	b.n	800621e <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 80061c6:	68bb      	ldr	r3, [r7, #8]
 80061c8:	015a      	lsls	r2, r3, #5
 80061ca:	68fb      	ldr	r3, [r7, #12]
 80061cc:	4413      	add	r3, r2
 80061ce:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80061d2:	681b      	ldr	r3, [r3, #0]
 80061d4:	2b00      	cmp	r3, #0
 80061d6:	db12      	blt.n	80061fe <USB_EPSetStall+0xae>
 80061d8:	68bb      	ldr	r3, [r7, #8]
 80061da:	2b00      	cmp	r3, #0
 80061dc:	d00f      	beq.n	80061fe <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 80061de:	68bb      	ldr	r3, [r7, #8]
 80061e0:	015a      	lsls	r2, r3, #5
 80061e2:	68fb      	ldr	r3, [r7, #12]
 80061e4:	4413      	add	r3, r2
 80061e6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80061ea:	681b      	ldr	r3, [r3, #0]
 80061ec:	68ba      	ldr	r2, [r7, #8]
 80061ee:	0151      	lsls	r1, r2, #5
 80061f0:	68fa      	ldr	r2, [r7, #12]
 80061f2:	440a      	add	r2, r1
 80061f4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80061f8:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80061fc:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 80061fe:	68bb      	ldr	r3, [r7, #8]
 8006200:	015a      	lsls	r2, r3, #5
 8006202:	68fb      	ldr	r3, [r7, #12]
 8006204:	4413      	add	r3, r2
 8006206:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800620a:	681b      	ldr	r3, [r3, #0]
 800620c:	68ba      	ldr	r2, [r7, #8]
 800620e:	0151      	lsls	r1, r2, #5
 8006210:	68fa      	ldr	r2, [r7, #12]
 8006212:	440a      	add	r2, r1
 8006214:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006218:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800621c:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800621e:	2300      	movs	r3, #0
}
 8006220:	4618      	mov	r0, r3
 8006222:	3714      	adds	r7, #20
 8006224:	46bd      	mov	sp, r7
 8006226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800622a:	4770      	bx	lr

0800622c <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800622c:	b480      	push	{r7}
 800622e:	b085      	sub	sp, #20
 8006230:	af00      	add	r7, sp, #0
 8006232:	6078      	str	r0, [r7, #4]
 8006234:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800623a:	683b      	ldr	r3, [r7, #0]
 800623c:	781b      	ldrb	r3, [r3, #0]
 800623e:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8006240:	683b      	ldr	r3, [r7, #0]
 8006242:	785b      	ldrb	r3, [r3, #1]
 8006244:	2b01      	cmp	r3, #1
 8006246:	d128      	bne.n	800629a <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8006248:	68bb      	ldr	r3, [r7, #8]
 800624a:	015a      	lsls	r2, r3, #5
 800624c:	68fb      	ldr	r3, [r7, #12]
 800624e:	4413      	add	r3, r2
 8006250:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006254:	681b      	ldr	r3, [r3, #0]
 8006256:	68ba      	ldr	r2, [r7, #8]
 8006258:	0151      	lsls	r1, r2, #5
 800625a:	68fa      	ldr	r2, [r7, #12]
 800625c:	440a      	add	r2, r1
 800625e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006262:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8006266:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8006268:	683b      	ldr	r3, [r7, #0]
 800626a:	791b      	ldrb	r3, [r3, #4]
 800626c:	2b03      	cmp	r3, #3
 800626e:	d003      	beq.n	8006278 <USB_EPClearStall+0x4c>
 8006270:	683b      	ldr	r3, [r7, #0]
 8006272:	791b      	ldrb	r3, [r3, #4]
 8006274:	2b02      	cmp	r3, #2
 8006276:	d138      	bne.n	80062ea <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8006278:	68bb      	ldr	r3, [r7, #8]
 800627a:	015a      	lsls	r2, r3, #5
 800627c:	68fb      	ldr	r3, [r7, #12]
 800627e:	4413      	add	r3, r2
 8006280:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006284:	681b      	ldr	r3, [r3, #0]
 8006286:	68ba      	ldr	r2, [r7, #8]
 8006288:	0151      	lsls	r1, r2, #5
 800628a:	68fa      	ldr	r2, [r7, #12]
 800628c:	440a      	add	r2, r1
 800628e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006292:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006296:	6013      	str	r3, [r2, #0]
 8006298:	e027      	b.n	80062ea <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800629a:	68bb      	ldr	r3, [r7, #8]
 800629c:	015a      	lsls	r2, r3, #5
 800629e:	68fb      	ldr	r3, [r7, #12]
 80062a0:	4413      	add	r3, r2
 80062a2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80062a6:	681b      	ldr	r3, [r3, #0]
 80062a8:	68ba      	ldr	r2, [r7, #8]
 80062aa:	0151      	lsls	r1, r2, #5
 80062ac:	68fa      	ldr	r2, [r7, #12]
 80062ae:	440a      	add	r2, r1
 80062b0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80062b4:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80062b8:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 80062ba:	683b      	ldr	r3, [r7, #0]
 80062bc:	791b      	ldrb	r3, [r3, #4]
 80062be:	2b03      	cmp	r3, #3
 80062c0:	d003      	beq.n	80062ca <USB_EPClearStall+0x9e>
 80062c2:	683b      	ldr	r3, [r7, #0]
 80062c4:	791b      	ldrb	r3, [r3, #4]
 80062c6:	2b02      	cmp	r3, #2
 80062c8:	d10f      	bne.n	80062ea <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 80062ca:	68bb      	ldr	r3, [r7, #8]
 80062cc:	015a      	lsls	r2, r3, #5
 80062ce:	68fb      	ldr	r3, [r7, #12]
 80062d0:	4413      	add	r3, r2
 80062d2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80062d6:	681b      	ldr	r3, [r3, #0]
 80062d8:	68ba      	ldr	r2, [r7, #8]
 80062da:	0151      	lsls	r1, r2, #5
 80062dc:	68fa      	ldr	r2, [r7, #12]
 80062de:	440a      	add	r2, r1
 80062e0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80062e4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80062e8:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 80062ea:	2300      	movs	r3, #0
}
 80062ec:	4618      	mov	r0, r3
 80062ee:	3714      	adds	r7, #20
 80062f0:	46bd      	mov	sp, r7
 80062f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062f6:	4770      	bx	lr

080062f8 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 80062f8:	b480      	push	{r7}
 80062fa:	b085      	sub	sp, #20
 80062fc:	af00      	add	r7, sp, #0
 80062fe:	6078      	str	r0, [r7, #4]
 8006300:	460b      	mov	r3, r1
 8006302:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8006308:	68fb      	ldr	r3, [r7, #12]
 800630a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800630e:	681b      	ldr	r3, [r3, #0]
 8006310:	68fa      	ldr	r2, [r7, #12]
 8006312:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006316:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 800631a:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800631c:	68fb      	ldr	r3, [r7, #12]
 800631e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006322:	681a      	ldr	r2, [r3, #0]
 8006324:	78fb      	ldrb	r3, [r7, #3]
 8006326:	011b      	lsls	r3, r3, #4
 8006328:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 800632c:	68f9      	ldr	r1, [r7, #12]
 800632e:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006332:	4313      	orrs	r3, r2
 8006334:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8006336:	2300      	movs	r3, #0
}
 8006338:	4618      	mov	r0, r3
 800633a:	3714      	adds	r7, #20
 800633c:	46bd      	mov	sp, r7
 800633e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006342:	4770      	bx	lr

08006344 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8006344:	b480      	push	{r7}
 8006346:	b085      	sub	sp, #20
 8006348:	af00      	add	r7, sp, #0
 800634a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8006350:	68fb      	ldr	r3, [r7, #12]
 8006352:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8006356:	681b      	ldr	r3, [r3, #0]
 8006358:	68fa      	ldr	r2, [r7, #12]
 800635a:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800635e:	f023 0303 	bic.w	r3, r3, #3
 8006362:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8006364:	68fb      	ldr	r3, [r7, #12]
 8006366:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800636a:	685b      	ldr	r3, [r3, #4]
 800636c:	68fa      	ldr	r2, [r7, #12]
 800636e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006372:	f023 0302 	bic.w	r3, r3, #2
 8006376:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8006378:	2300      	movs	r3, #0
}
 800637a:	4618      	mov	r0, r3
 800637c:	3714      	adds	r7, #20
 800637e:	46bd      	mov	sp, r7
 8006380:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006384:	4770      	bx	lr

08006386 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8006386:	b480      	push	{r7}
 8006388:	b085      	sub	sp, #20
 800638a:	af00      	add	r7, sp, #0
 800638c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8006392:	68fb      	ldr	r3, [r7, #12]
 8006394:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8006398:	681b      	ldr	r3, [r3, #0]
 800639a:	68fa      	ldr	r2, [r7, #12]
 800639c:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 80063a0:	f023 0303 	bic.w	r3, r3, #3
 80063a4:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80063a6:	68fb      	ldr	r3, [r7, #12]
 80063a8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80063ac:	685b      	ldr	r3, [r3, #4]
 80063ae:	68fa      	ldr	r2, [r7, #12]
 80063b0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80063b4:	f043 0302 	orr.w	r3, r3, #2
 80063b8:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80063ba:	2300      	movs	r3, #0
}
 80063bc:	4618      	mov	r0, r3
 80063be:	3714      	adds	r7, #20
 80063c0:	46bd      	mov	sp, r7
 80063c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063c6:	4770      	bx	lr

080063c8 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 80063c8:	b480      	push	{r7}
 80063ca:	b085      	sub	sp, #20
 80063cc:	af00      	add	r7, sp, #0
 80063ce:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	695b      	ldr	r3, [r3, #20]
 80063d4:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	699b      	ldr	r3, [r3, #24]
 80063da:	68fa      	ldr	r2, [r7, #12]
 80063dc:	4013      	ands	r3, r2
 80063de:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 80063e0:	68fb      	ldr	r3, [r7, #12]
}
 80063e2:	4618      	mov	r0, r3
 80063e4:	3714      	adds	r7, #20
 80063e6:	46bd      	mov	sp, r7
 80063e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063ec:	4770      	bx	lr

080063ee <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 80063ee:	b480      	push	{r7}
 80063f0:	b085      	sub	sp, #20
 80063f2:	af00      	add	r7, sp, #0
 80063f4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 80063fa:	68fb      	ldr	r3, [r7, #12]
 80063fc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006400:	699b      	ldr	r3, [r3, #24]
 8006402:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8006404:	68fb      	ldr	r3, [r7, #12]
 8006406:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800640a:	69db      	ldr	r3, [r3, #28]
 800640c:	68ba      	ldr	r2, [r7, #8]
 800640e:	4013      	ands	r3, r2
 8006410:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8006412:	68bb      	ldr	r3, [r7, #8]
 8006414:	0c1b      	lsrs	r3, r3, #16
}
 8006416:	4618      	mov	r0, r3
 8006418:	3714      	adds	r7, #20
 800641a:	46bd      	mov	sp, r7
 800641c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006420:	4770      	bx	lr

08006422 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8006422:	b480      	push	{r7}
 8006424:	b085      	sub	sp, #20
 8006426:	af00      	add	r7, sp, #0
 8006428:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800642e:	68fb      	ldr	r3, [r7, #12]
 8006430:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006434:	699b      	ldr	r3, [r3, #24]
 8006436:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8006438:	68fb      	ldr	r3, [r7, #12]
 800643a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800643e:	69db      	ldr	r3, [r3, #28]
 8006440:	68ba      	ldr	r2, [r7, #8]
 8006442:	4013      	ands	r3, r2
 8006444:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8006446:	68bb      	ldr	r3, [r7, #8]
 8006448:	b29b      	uxth	r3, r3
}
 800644a:	4618      	mov	r0, r3
 800644c:	3714      	adds	r7, #20
 800644e:	46bd      	mov	sp, r7
 8006450:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006454:	4770      	bx	lr

08006456 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8006456:	b480      	push	{r7}
 8006458:	b085      	sub	sp, #20
 800645a:	af00      	add	r7, sp, #0
 800645c:	6078      	str	r0, [r7, #4]
 800645e:	460b      	mov	r3, r1
 8006460:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8006466:	78fb      	ldrb	r3, [r7, #3]
 8006468:	015a      	lsls	r2, r3, #5
 800646a:	68fb      	ldr	r3, [r7, #12]
 800646c:	4413      	add	r3, r2
 800646e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006472:	689b      	ldr	r3, [r3, #8]
 8006474:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8006476:	68fb      	ldr	r3, [r7, #12]
 8006478:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800647c:	695b      	ldr	r3, [r3, #20]
 800647e:	68ba      	ldr	r2, [r7, #8]
 8006480:	4013      	ands	r3, r2
 8006482:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8006484:	68bb      	ldr	r3, [r7, #8]
}
 8006486:	4618      	mov	r0, r3
 8006488:	3714      	adds	r7, #20
 800648a:	46bd      	mov	sp, r7
 800648c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006490:	4770      	bx	lr

08006492 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8006492:	b480      	push	{r7}
 8006494:	b087      	sub	sp, #28
 8006496:	af00      	add	r7, sp, #0
 8006498:	6078      	str	r0, [r7, #4]
 800649a:	460b      	mov	r3, r1
 800649c:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 80064a2:	697b      	ldr	r3, [r7, #20]
 80064a4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80064a8:	691b      	ldr	r3, [r3, #16]
 80064aa:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 80064ac:	697b      	ldr	r3, [r7, #20]
 80064ae:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80064b2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80064b4:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 80064b6:	78fb      	ldrb	r3, [r7, #3]
 80064b8:	f003 030f 	and.w	r3, r3, #15
 80064bc:	68fa      	ldr	r2, [r7, #12]
 80064be:	fa22 f303 	lsr.w	r3, r2, r3
 80064c2:	01db      	lsls	r3, r3, #7
 80064c4:	b2db      	uxtb	r3, r3
 80064c6:	693a      	ldr	r2, [r7, #16]
 80064c8:	4313      	orrs	r3, r2
 80064ca:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 80064cc:	78fb      	ldrb	r3, [r7, #3]
 80064ce:	015a      	lsls	r2, r3, #5
 80064d0:	697b      	ldr	r3, [r7, #20]
 80064d2:	4413      	add	r3, r2
 80064d4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80064d8:	689b      	ldr	r3, [r3, #8]
 80064da:	693a      	ldr	r2, [r7, #16]
 80064dc:	4013      	ands	r3, r2
 80064de:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 80064e0:	68bb      	ldr	r3, [r7, #8]
}
 80064e2:	4618      	mov	r0, r3
 80064e4:	371c      	adds	r7, #28
 80064e6:	46bd      	mov	sp, r7
 80064e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064ec:	4770      	bx	lr

080064ee <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 80064ee:	b480      	push	{r7}
 80064f0:	b083      	sub	sp, #12
 80064f2:	af00      	add	r7, sp, #0
 80064f4:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	695b      	ldr	r3, [r3, #20]
 80064fa:	f003 0301 	and.w	r3, r3, #1
}
 80064fe:	4618      	mov	r0, r3
 8006500:	370c      	adds	r7, #12
 8006502:	46bd      	mov	sp, r7
 8006504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006508:	4770      	bx	lr

0800650a <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 800650a:	b480      	push	{r7}
 800650c:	b085      	sub	sp, #20
 800650e:	af00      	add	r7, sp, #0
 8006510:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8006516:	68fb      	ldr	r3, [r7, #12]
 8006518:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800651c:	681b      	ldr	r3, [r3, #0]
 800651e:	68fa      	ldr	r2, [r7, #12]
 8006520:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006524:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8006528:	f023 0307 	bic.w	r3, r3, #7
 800652c:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800652e:	68fb      	ldr	r3, [r7, #12]
 8006530:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006534:	685b      	ldr	r3, [r3, #4]
 8006536:	68fa      	ldr	r2, [r7, #12]
 8006538:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800653c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006540:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8006542:	2300      	movs	r3, #0
}
 8006544:	4618      	mov	r0, r3
 8006546:	3714      	adds	r7, #20
 8006548:	46bd      	mov	sp, r7
 800654a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800654e:	4770      	bx	lr

08006550 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 8006550:	b480      	push	{r7}
 8006552:	b087      	sub	sp, #28
 8006554:	af00      	add	r7, sp, #0
 8006556:	60f8      	str	r0, [r7, #12]
 8006558:	460b      	mov	r3, r1
 800655a:	607a      	str	r2, [r7, #4]
 800655c:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800655e:	68fb      	ldr	r3, [r7, #12]
 8006560:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8006562:	68fb      	ldr	r3, [r7, #12]
 8006564:	333c      	adds	r3, #60	@ 0x3c
 8006566:	3304      	adds	r3, #4
 8006568:	681b      	ldr	r3, [r3, #0]
 800656a:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800656c:	693b      	ldr	r3, [r7, #16]
 800656e:	4a26      	ldr	r2, [pc, #152]	@ (8006608 <USB_EP0_OutStart+0xb8>)
 8006570:	4293      	cmp	r3, r2
 8006572:	d90a      	bls.n	800658a <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8006574:	697b      	ldr	r3, [r7, #20]
 8006576:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800657a:	681b      	ldr	r3, [r3, #0]
 800657c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006580:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006584:	d101      	bne.n	800658a <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 8006586:	2300      	movs	r3, #0
 8006588:	e037      	b.n	80065fa <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800658a:	697b      	ldr	r3, [r7, #20]
 800658c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006590:	461a      	mov	r2, r3
 8006592:	2300      	movs	r3, #0
 8006594:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8006596:	697b      	ldr	r3, [r7, #20]
 8006598:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800659c:	691b      	ldr	r3, [r3, #16]
 800659e:	697a      	ldr	r2, [r7, #20]
 80065a0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80065a4:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80065a8:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 80065aa:	697b      	ldr	r3, [r7, #20]
 80065ac:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80065b0:	691b      	ldr	r3, [r3, #16]
 80065b2:	697a      	ldr	r2, [r7, #20]
 80065b4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80065b8:	f043 0318 	orr.w	r3, r3, #24
 80065bc:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 80065be:	697b      	ldr	r3, [r7, #20]
 80065c0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80065c4:	691b      	ldr	r3, [r3, #16]
 80065c6:	697a      	ldr	r2, [r7, #20]
 80065c8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80065cc:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 80065d0:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 80065d2:	7afb      	ldrb	r3, [r7, #11]
 80065d4:	2b01      	cmp	r3, #1
 80065d6:	d10f      	bne.n	80065f8 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 80065d8:	697b      	ldr	r3, [r7, #20]
 80065da:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80065de:	461a      	mov	r2, r3
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 80065e4:	697b      	ldr	r3, [r7, #20]
 80065e6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80065ea:	681b      	ldr	r3, [r3, #0]
 80065ec:	697a      	ldr	r2, [r7, #20]
 80065ee:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80065f2:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 80065f6:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80065f8:	2300      	movs	r3, #0
}
 80065fa:	4618      	mov	r0, r3
 80065fc:	371c      	adds	r7, #28
 80065fe:	46bd      	mov	sp, r7
 8006600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006604:	4770      	bx	lr
 8006606:	bf00      	nop
 8006608:	4f54300a 	.word	0x4f54300a

0800660c <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800660c:	b480      	push	{r7}
 800660e:	b085      	sub	sp, #20
 8006610:	af00      	add	r7, sp, #0
 8006612:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006614:	2300      	movs	r3, #0
 8006616:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006618:	68fb      	ldr	r3, [r7, #12]
 800661a:	3301      	adds	r3, #1
 800661c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800661e:	68fb      	ldr	r3, [r7, #12]
 8006620:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006624:	d901      	bls.n	800662a <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8006626:	2303      	movs	r3, #3
 8006628:	e022      	b.n	8006670 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	691b      	ldr	r3, [r3, #16]
 800662e:	2b00      	cmp	r3, #0
 8006630:	daf2      	bge.n	8006618 <USB_CoreReset+0xc>

  count = 10U;
 8006632:	230a      	movs	r3, #10
 8006634:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 8006636:	e002      	b.n	800663e <USB_CoreReset+0x32>
  {
    count--;
 8006638:	68fb      	ldr	r3, [r7, #12]
 800663a:	3b01      	subs	r3, #1
 800663c:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 800663e:	68fb      	ldr	r3, [r7, #12]
 8006640:	2b00      	cmp	r3, #0
 8006642:	d1f9      	bne.n	8006638 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	691b      	ldr	r3, [r3, #16]
 8006648:	f043 0201 	orr.w	r2, r3, #1
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8006650:	68fb      	ldr	r3, [r7, #12]
 8006652:	3301      	adds	r3, #1
 8006654:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006656:	68fb      	ldr	r3, [r7, #12]
 8006658:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800665c:	d901      	bls.n	8006662 <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 800665e:	2303      	movs	r3, #3
 8006660:	e006      	b.n	8006670 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	691b      	ldr	r3, [r3, #16]
 8006666:	f003 0301 	and.w	r3, r3, #1
 800666a:	2b01      	cmp	r3, #1
 800666c:	d0f0      	beq.n	8006650 <USB_CoreReset+0x44>

  return HAL_OK;
 800666e:	2300      	movs	r3, #0
}
 8006670:	4618      	mov	r0, r3
 8006672:	3714      	adds	r7, #20
 8006674:	46bd      	mov	sp, r7
 8006676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800667a:	4770      	bx	lr

0800667c <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800667c:	b580      	push	{r7, lr}
 800667e:	b084      	sub	sp, #16
 8006680:	af00      	add	r7, sp, #0
 8006682:	6078      	str	r0, [r7, #4]
 8006684:	460b      	mov	r3, r1
 8006686:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8006688:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 800668c:	f002 fcba 	bl	8009004 <USBD_static_malloc>
 8006690:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 8006692:	68fb      	ldr	r3, [r7, #12]
 8006694:	2b00      	cmp	r3, #0
 8006696:	d109      	bne.n	80066ac <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	32b0      	adds	r2, #176	@ 0xb0
 80066a2:	2100      	movs	r1, #0
 80066a4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 80066a8:	2302      	movs	r3, #2
 80066aa:	e0d4      	b.n	8006856 <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 80066ac:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 80066b0:	2100      	movs	r1, #0
 80066b2:	68f8      	ldr	r0, [r7, #12]
 80066b4:	f002 fd1e 	bl	80090f4 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	32b0      	adds	r2, #176	@ 0xb0
 80066c2:	68f9      	ldr	r1, [r7, #12]
 80066c4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	32b0      	adds	r2, #176	@ 0xb0
 80066d2:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	7c1b      	ldrb	r3, [r3, #16]
 80066e0:	2b00      	cmp	r3, #0
 80066e2:	d138      	bne.n	8006756 <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 80066e4:	4b5e      	ldr	r3, [pc, #376]	@ (8006860 <USBD_CDC_Init+0x1e4>)
 80066e6:	7819      	ldrb	r1, [r3, #0]
 80066e8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80066ec:	2202      	movs	r2, #2
 80066ee:	6878      	ldr	r0, [r7, #4]
 80066f0:	f002 fb65 	bl	8008dbe <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 80066f4:	4b5a      	ldr	r3, [pc, #360]	@ (8006860 <USBD_CDC_Init+0x1e4>)
 80066f6:	781b      	ldrb	r3, [r3, #0]
 80066f8:	f003 020f 	and.w	r2, r3, #15
 80066fc:	6879      	ldr	r1, [r7, #4]
 80066fe:	4613      	mov	r3, r2
 8006700:	009b      	lsls	r3, r3, #2
 8006702:	4413      	add	r3, r2
 8006704:	009b      	lsls	r3, r3, #2
 8006706:	440b      	add	r3, r1
 8006708:	3323      	adds	r3, #35	@ 0x23
 800670a:	2201      	movs	r2, #1
 800670c:	701a      	strb	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800670e:	4b55      	ldr	r3, [pc, #340]	@ (8006864 <USBD_CDC_Init+0x1e8>)
 8006710:	7819      	ldrb	r1, [r3, #0]
 8006712:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8006716:	2202      	movs	r2, #2
 8006718:	6878      	ldr	r0, [r7, #4]
 800671a:	f002 fb50 	bl	8008dbe <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800671e:	4b51      	ldr	r3, [pc, #324]	@ (8006864 <USBD_CDC_Init+0x1e8>)
 8006720:	781b      	ldrb	r3, [r3, #0]
 8006722:	f003 020f 	and.w	r2, r3, #15
 8006726:	6879      	ldr	r1, [r7, #4]
 8006728:	4613      	mov	r3, r2
 800672a:	009b      	lsls	r3, r3, #2
 800672c:	4413      	add	r3, r2
 800672e:	009b      	lsls	r3, r3, #2
 8006730:	440b      	add	r3, r1
 8006732:	f203 1363 	addw	r3, r3, #355	@ 0x163
 8006736:	2201      	movs	r2, #1
 8006738:	701a      	strb	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800673a:	4b4b      	ldr	r3, [pc, #300]	@ (8006868 <USBD_CDC_Init+0x1ec>)
 800673c:	781b      	ldrb	r3, [r3, #0]
 800673e:	f003 020f 	and.w	r2, r3, #15
 8006742:	6879      	ldr	r1, [r7, #4]
 8006744:	4613      	mov	r3, r2
 8006746:	009b      	lsls	r3, r3, #2
 8006748:	4413      	add	r3, r2
 800674a:	009b      	lsls	r3, r3, #2
 800674c:	440b      	add	r3, r1
 800674e:	331c      	adds	r3, #28
 8006750:	2210      	movs	r2, #16
 8006752:	601a      	str	r2, [r3, #0]
 8006754:	e035      	b.n	80067c2 <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8006756:	4b42      	ldr	r3, [pc, #264]	@ (8006860 <USBD_CDC_Init+0x1e4>)
 8006758:	7819      	ldrb	r1, [r3, #0]
 800675a:	2340      	movs	r3, #64	@ 0x40
 800675c:	2202      	movs	r2, #2
 800675e:	6878      	ldr	r0, [r7, #4]
 8006760:	f002 fb2d 	bl	8008dbe <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8006764:	4b3e      	ldr	r3, [pc, #248]	@ (8006860 <USBD_CDC_Init+0x1e4>)
 8006766:	781b      	ldrb	r3, [r3, #0]
 8006768:	f003 020f 	and.w	r2, r3, #15
 800676c:	6879      	ldr	r1, [r7, #4]
 800676e:	4613      	mov	r3, r2
 8006770:	009b      	lsls	r3, r3, #2
 8006772:	4413      	add	r3, r2
 8006774:	009b      	lsls	r3, r3, #2
 8006776:	440b      	add	r3, r1
 8006778:	3323      	adds	r3, #35	@ 0x23
 800677a:	2201      	movs	r2, #1
 800677c:	701a      	strb	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800677e:	4b39      	ldr	r3, [pc, #228]	@ (8006864 <USBD_CDC_Init+0x1e8>)
 8006780:	7819      	ldrb	r1, [r3, #0]
 8006782:	2340      	movs	r3, #64	@ 0x40
 8006784:	2202      	movs	r2, #2
 8006786:	6878      	ldr	r0, [r7, #4]
 8006788:	f002 fb19 	bl	8008dbe <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800678c:	4b35      	ldr	r3, [pc, #212]	@ (8006864 <USBD_CDC_Init+0x1e8>)
 800678e:	781b      	ldrb	r3, [r3, #0]
 8006790:	f003 020f 	and.w	r2, r3, #15
 8006794:	6879      	ldr	r1, [r7, #4]
 8006796:	4613      	mov	r3, r2
 8006798:	009b      	lsls	r3, r3, #2
 800679a:	4413      	add	r3, r2
 800679c:	009b      	lsls	r3, r3, #2
 800679e:	440b      	add	r3, r1
 80067a0:	f203 1363 	addw	r3, r3, #355	@ 0x163
 80067a4:	2201      	movs	r2, #1
 80067a6:	701a      	strb	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 80067a8:	4b2f      	ldr	r3, [pc, #188]	@ (8006868 <USBD_CDC_Init+0x1ec>)
 80067aa:	781b      	ldrb	r3, [r3, #0]
 80067ac:	f003 020f 	and.w	r2, r3, #15
 80067b0:	6879      	ldr	r1, [r7, #4]
 80067b2:	4613      	mov	r3, r2
 80067b4:	009b      	lsls	r3, r3, #2
 80067b6:	4413      	add	r3, r2
 80067b8:	009b      	lsls	r3, r3, #2
 80067ba:	440b      	add	r3, r1
 80067bc:	331c      	adds	r3, #28
 80067be:	2210      	movs	r2, #16
 80067c0:	601a      	str	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 80067c2:	4b29      	ldr	r3, [pc, #164]	@ (8006868 <USBD_CDC_Init+0x1ec>)
 80067c4:	7819      	ldrb	r1, [r3, #0]
 80067c6:	2308      	movs	r3, #8
 80067c8:	2203      	movs	r2, #3
 80067ca:	6878      	ldr	r0, [r7, #4]
 80067cc:	f002 faf7 	bl	8008dbe <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 80067d0:	4b25      	ldr	r3, [pc, #148]	@ (8006868 <USBD_CDC_Init+0x1ec>)
 80067d2:	781b      	ldrb	r3, [r3, #0]
 80067d4:	f003 020f 	and.w	r2, r3, #15
 80067d8:	6879      	ldr	r1, [r7, #4]
 80067da:	4613      	mov	r3, r2
 80067dc:	009b      	lsls	r3, r3, #2
 80067de:	4413      	add	r3, r2
 80067e0:	009b      	lsls	r3, r3, #2
 80067e2:	440b      	add	r3, r1
 80067e4:	3323      	adds	r3, #35	@ 0x23
 80067e6:	2201      	movs	r2, #1
 80067e8:	701a      	strb	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 80067ea:	68fb      	ldr	r3, [r7, #12]
 80067ec:	2200      	movs	r2, #0
 80067ee:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80067f8:	687a      	ldr	r2, [r7, #4]
 80067fa:	33b0      	adds	r3, #176	@ 0xb0
 80067fc:	009b      	lsls	r3, r3, #2
 80067fe:	4413      	add	r3, r2
 8006800:	685b      	ldr	r3, [r3, #4]
 8006802:	681b      	ldr	r3, [r3, #0]
 8006804:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 8006806:	68fb      	ldr	r3, [r7, #12]
 8006808:	2200      	movs	r2, #0
 800680a:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 800680e:	68fb      	ldr	r3, [r7, #12]
 8006810:	2200      	movs	r2, #0
 8006812:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 8006816:	68fb      	ldr	r3, [r7, #12]
 8006818:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 800681c:	2b00      	cmp	r3, #0
 800681e:	d101      	bne.n	8006824 <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 8006820:	2302      	movs	r3, #2
 8006822:	e018      	b.n	8006856 <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	7c1b      	ldrb	r3, [r3, #16]
 8006828:	2b00      	cmp	r3, #0
 800682a:	d10a      	bne.n	8006842 <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800682c:	4b0d      	ldr	r3, [pc, #52]	@ (8006864 <USBD_CDC_Init+0x1e8>)
 800682e:	7819      	ldrb	r1, [r3, #0]
 8006830:	68fb      	ldr	r3, [r7, #12]
 8006832:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8006836:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800683a:	6878      	ldr	r0, [r7, #4]
 800683c:	f002 fbae 	bl	8008f9c <USBD_LL_PrepareReceive>
 8006840:	e008      	b.n	8006854 <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8006842:	4b08      	ldr	r3, [pc, #32]	@ (8006864 <USBD_CDC_Init+0x1e8>)
 8006844:	7819      	ldrb	r1, [r3, #0]
 8006846:	68fb      	ldr	r3, [r7, #12]
 8006848:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800684c:	2340      	movs	r3, #64	@ 0x40
 800684e:	6878      	ldr	r0, [r7, #4]
 8006850:	f002 fba4 	bl	8008f9c <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8006854:	2300      	movs	r3, #0
}
 8006856:	4618      	mov	r0, r3
 8006858:	3710      	adds	r7, #16
 800685a:	46bd      	mov	sp, r7
 800685c:	bd80      	pop	{r7, pc}
 800685e:	bf00      	nop
 8006860:	20000093 	.word	0x20000093
 8006864:	20000094 	.word	0x20000094
 8006868:	20000095 	.word	0x20000095

0800686c <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800686c:	b580      	push	{r7, lr}
 800686e:	b082      	sub	sp, #8
 8006870:	af00      	add	r7, sp, #0
 8006872:	6078      	str	r0, [r7, #4]
 8006874:	460b      	mov	r3, r1
 8006876:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 8006878:	4b3a      	ldr	r3, [pc, #232]	@ (8006964 <USBD_CDC_DeInit+0xf8>)
 800687a:	781b      	ldrb	r3, [r3, #0]
 800687c:	4619      	mov	r1, r3
 800687e:	6878      	ldr	r0, [r7, #4]
 8006880:	f002 fac3 	bl	8008e0a <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 8006884:	4b37      	ldr	r3, [pc, #220]	@ (8006964 <USBD_CDC_DeInit+0xf8>)
 8006886:	781b      	ldrb	r3, [r3, #0]
 8006888:	f003 020f 	and.w	r2, r3, #15
 800688c:	6879      	ldr	r1, [r7, #4]
 800688e:	4613      	mov	r3, r2
 8006890:	009b      	lsls	r3, r3, #2
 8006892:	4413      	add	r3, r2
 8006894:	009b      	lsls	r3, r3, #2
 8006896:	440b      	add	r3, r1
 8006898:	3323      	adds	r3, #35	@ 0x23
 800689a:	2200      	movs	r2, #0
 800689c:	701a      	strb	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 800689e:	4b32      	ldr	r3, [pc, #200]	@ (8006968 <USBD_CDC_DeInit+0xfc>)
 80068a0:	781b      	ldrb	r3, [r3, #0]
 80068a2:	4619      	mov	r1, r3
 80068a4:	6878      	ldr	r0, [r7, #4]
 80068a6:	f002 fab0 	bl	8008e0a <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 80068aa:	4b2f      	ldr	r3, [pc, #188]	@ (8006968 <USBD_CDC_DeInit+0xfc>)
 80068ac:	781b      	ldrb	r3, [r3, #0]
 80068ae:	f003 020f 	and.w	r2, r3, #15
 80068b2:	6879      	ldr	r1, [r7, #4]
 80068b4:	4613      	mov	r3, r2
 80068b6:	009b      	lsls	r3, r3, #2
 80068b8:	4413      	add	r3, r2
 80068ba:	009b      	lsls	r3, r3, #2
 80068bc:	440b      	add	r3, r1
 80068be:	f203 1363 	addw	r3, r3, #355	@ 0x163
 80068c2:	2200      	movs	r2, #0
 80068c4:	701a      	strb	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 80068c6:	4b29      	ldr	r3, [pc, #164]	@ (800696c <USBD_CDC_DeInit+0x100>)
 80068c8:	781b      	ldrb	r3, [r3, #0]
 80068ca:	4619      	mov	r1, r3
 80068cc:	6878      	ldr	r0, [r7, #4]
 80068ce:	f002 fa9c 	bl	8008e0a <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 80068d2:	4b26      	ldr	r3, [pc, #152]	@ (800696c <USBD_CDC_DeInit+0x100>)
 80068d4:	781b      	ldrb	r3, [r3, #0]
 80068d6:	f003 020f 	and.w	r2, r3, #15
 80068da:	6879      	ldr	r1, [r7, #4]
 80068dc:	4613      	mov	r3, r2
 80068de:	009b      	lsls	r3, r3, #2
 80068e0:	4413      	add	r3, r2
 80068e2:	009b      	lsls	r3, r3, #2
 80068e4:	440b      	add	r3, r1
 80068e6:	3323      	adds	r3, #35	@ 0x23
 80068e8:	2200      	movs	r2, #0
 80068ea:	701a      	strb	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 80068ec:	4b1f      	ldr	r3, [pc, #124]	@ (800696c <USBD_CDC_DeInit+0x100>)
 80068ee:	781b      	ldrb	r3, [r3, #0]
 80068f0:	f003 020f 	and.w	r2, r3, #15
 80068f4:	6879      	ldr	r1, [r7, #4]
 80068f6:	4613      	mov	r3, r2
 80068f8:	009b      	lsls	r3, r3, #2
 80068fa:	4413      	add	r3, r2
 80068fc:	009b      	lsls	r3, r3, #2
 80068fe:	440b      	add	r3, r1
 8006900:	331c      	adds	r3, #28
 8006902:	2200      	movs	r2, #0
 8006904:	601a      	str	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	32b0      	adds	r2, #176	@ 0xb0
 8006910:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006914:	2b00      	cmp	r3, #0
 8006916:	d01f      	beq.n	8006958 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800691e:	687a      	ldr	r2, [r7, #4]
 8006920:	33b0      	adds	r3, #176	@ 0xb0
 8006922:	009b      	lsls	r3, r3, #2
 8006924:	4413      	add	r3, r2
 8006926:	685b      	ldr	r3, [r3, #4]
 8006928:	685b      	ldr	r3, [r3, #4]
 800692a:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	32b0      	adds	r2, #176	@ 0xb0
 8006936:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800693a:	4618      	mov	r0, r3
 800693c:	f002 fb70 	bl	8009020 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	32b0      	adds	r2, #176	@ 0xb0
 800694a:	2100      	movs	r1, #0
 800694c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	2200      	movs	r2, #0
 8006954:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 8006958:	2300      	movs	r3, #0
}
 800695a:	4618      	mov	r0, r3
 800695c:	3708      	adds	r7, #8
 800695e:	46bd      	mov	sp, r7
 8006960:	bd80      	pop	{r7, pc}
 8006962:	bf00      	nop
 8006964:	20000093 	.word	0x20000093
 8006968:	20000094 	.word	0x20000094
 800696c:	20000095 	.word	0x20000095

08006970 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8006970:	b580      	push	{r7, lr}
 8006972:	b086      	sub	sp, #24
 8006974:	af00      	add	r7, sp, #0
 8006976:	6078      	str	r0, [r7, #4]
 8006978:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	32b0      	adds	r2, #176	@ 0xb0
 8006984:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006988:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 800698a:	2300      	movs	r3, #0
 800698c:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 800698e:	2300      	movs	r3, #0
 8006990:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 8006992:	2300      	movs	r3, #0
 8006994:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 8006996:	693b      	ldr	r3, [r7, #16]
 8006998:	2b00      	cmp	r3, #0
 800699a:	d101      	bne.n	80069a0 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 800699c:	2303      	movs	r3, #3
 800699e:	e0bf      	b.n	8006b20 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80069a0:	683b      	ldr	r3, [r7, #0]
 80069a2:	781b      	ldrb	r3, [r3, #0]
 80069a4:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80069a8:	2b00      	cmp	r3, #0
 80069aa:	d050      	beq.n	8006a4e <USBD_CDC_Setup+0xde>
 80069ac:	2b20      	cmp	r3, #32
 80069ae:	f040 80af 	bne.w	8006b10 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 80069b2:	683b      	ldr	r3, [r7, #0]
 80069b4:	88db      	ldrh	r3, [r3, #6]
 80069b6:	2b00      	cmp	r3, #0
 80069b8:	d03a      	beq.n	8006a30 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 80069ba:	683b      	ldr	r3, [r7, #0]
 80069bc:	781b      	ldrb	r3, [r3, #0]
 80069be:	b25b      	sxtb	r3, r3
 80069c0:	2b00      	cmp	r3, #0
 80069c2:	da1b      	bge.n	80069fc <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80069ca:	687a      	ldr	r2, [r7, #4]
 80069cc:	33b0      	adds	r3, #176	@ 0xb0
 80069ce:	009b      	lsls	r3, r3, #2
 80069d0:	4413      	add	r3, r2
 80069d2:	685b      	ldr	r3, [r3, #4]
 80069d4:	689b      	ldr	r3, [r3, #8]
 80069d6:	683a      	ldr	r2, [r7, #0]
 80069d8:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 80069da:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 80069dc:	683a      	ldr	r2, [r7, #0]
 80069de:	88d2      	ldrh	r2, [r2, #6]
 80069e0:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 80069e2:	683b      	ldr	r3, [r7, #0]
 80069e4:	88db      	ldrh	r3, [r3, #6]
 80069e6:	2b07      	cmp	r3, #7
 80069e8:	bf28      	it	cs
 80069ea:	2307      	movcs	r3, #7
 80069ec:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 80069ee:	693b      	ldr	r3, [r7, #16]
 80069f0:	89fa      	ldrh	r2, [r7, #14]
 80069f2:	4619      	mov	r1, r3
 80069f4:	6878      	ldr	r0, [r7, #4]
 80069f6:	f001 fda7 	bl	8008548 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 80069fa:	e090      	b.n	8006b1e <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 80069fc:	683b      	ldr	r3, [r7, #0]
 80069fe:	785a      	ldrb	r2, [r3, #1]
 8006a00:	693b      	ldr	r3, [r7, #16]
 8006a02:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 8006a06:	683b      	ldr	r3, [r7, #0]
 8006a08:	88db      	ldrh	r3, [r3, #6]
 8006a0a:	2b3f      	cmp	r3, #63	@ 0x3f
 8006a0c:	d803      	bhi.n	8006a16 <USBD_CDC_Setup+0xa6>
 8006a0e:	683b      	ldr	r3, [r7, #0]
 8006a10:	88db      	ldrh	r3, [r3, #6]
 8006a12:	b2da      	uxtb	r2, r3
 8006a14:	e000      	b.n	8006a18 <USBD_CDC_Setup+0xa8>
 8006a16:	2240      	movs	r2, #64	@ 0x40
 8006a18:	693b      	ldr	r3, [r7, #16]
 8006a1a:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 8006a1e:	6939      	ldr	r1, [r7, #16]
 8006a20:	693b      	ldr	r3, [r7, #16]
 8006a22:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 8006a26:	461a      	mov	r2, r3
 8006a28:	6878      	ldr	r0, [r7, #4]
 8006a2a:	f001 fdbc 	bl	80085a6 <USBD_CtlPrepareRx>
      break;
 8006a2e:	e076      	b.n	8006b1e <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8006a36:	687a      	ldr	r2, [r7, #4]
 8006a38:	33b0      	adds	r3, #176	@ 0xb0
 8006a3a:	009b      	lsls	r3, r3, #2
 8006a3c:	4413      	add	r3, r2
 8006a3e:	685b      	ldr	r3, [r3, #4]
 8006a40:	689b      	ldr	r3, [r3, #8]
 8006a42:	683a      	ldr	r2, [r7, #0]
 8006a44:	7850      	ldrb	r0, [r2, #1]
 8006a46:	2200      	movs	r2, #0
 8006a48:	6839      	ldr	r1, [r7, #0]
 8006a4a:	4798      	blx	r3
      break;
 8006a4c:	e067      	b.n	8006b1e <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8006a4e:	683b      	ldr	r3, [r7, #0]
 8006a50:	785b      	ldrb	r3, [r3, #1]
 8006a52:	2b0b      	cmp	r3, #11
 8006a54:	d851      	bhi.n	8006afa <USBD_CDC_Setup+0x18a>
 8006a56:	a201      	add	r2, pc, #4	@ (adr r2, 8006a5c <USBD_CDC_Setup+0xec>)
 8006a58:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006a5c:	08006a8d 	.word	0x08006a8d
 8006a60:	08006b09 	.word	0x08006b09
 8006a64:	08006afb 	.word	0x08006afb
 8006a68:	08006afb 	.word	0x08006afb
 8006a6c:	08006afb 	.word	0x08006afb
 8006a70:	08006afb 	.word	0x08006afb
 8006a74:	08006afb 	.word	0x08006afb
 8006a78:	08006afb 	.word	0x08006afb
 8006a7c:	08006afb 	.word	0x08006afb
 8006a80:	08006afb 	.word	0x08006afb
 8006a84:	08006ab7 	.word	0x08006ab7
 8006a88:	08006ae1 	.word	0x08006ae1
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006a92:	b2db      	uxtb	r3, r3
 8006a94:	2b03      	cmp	r3, #3
 8006a96:	d107      	bne.n	8006aa8 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8006a98:	f107 030a 	add.w	r3, r7, #10
 8006a9c:	2202      	movs	r2, #2
 8006a9e:	4619      	mov	r1, r3
 8006aa0:	6878      	ldr	r0, [r7, #4]
 8006aa2:	f001 fd51 	bl	8008548 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8006aa6:	e032      	b.n	8006b0e <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8006aa8:	6839      	ldr	r1, [r7, #0]
 8006aaa:	6878      	ldr	r0, [r7, #4]
 8006aac:	f001 fccf 	bl	800844e <USBD_CtlError>
            ret = USBD_FAIL;
 8006ab0:	2303      	movs	r3, #3
 8006ab2:	75fb      	strb	r3, [r7, #23]
          break;
 8006ab4:	e02b      	b.n	8006b0e <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006abc:	b2db      	uxtb	r3, r3
 8006abe:	2b03      	cmp	r3, #3
 8006ac0:	d107      	bne.n	8006ad2 <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 8006ac2:	f107 030d 	add.w	r3, r7, #13
 8006ac6:	2201      	movs	r2, #1
 8006ac8:	4619      	mov	r1, r3
 8006aca:	6878      	ldr	r0, [r7, #4]
 8006acc:	f001 fd3c 	bl	8008548 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8006ad0:	e01d      	b.n	8006b0e <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8006ad2:	6839      	ldr	r1, [r7, #0]
 8006ad4:	6878      	ldr	r0, [r7, #4]
 8006ad6:	f001 fcba 	bl	800844e <USBD_CtlError>
            ret = USBD_FAIL;
 8006ada:	2303      	movs	r3, #3
 8006adc:	75fb      	strb	r3, [r7, #23]
          break;
 8006ade:	e016      	b.n	8006b0e <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006ae6:	b2db      	uxtb	r3, r3
 8006ae8:	2b03      	cmp	r3, #3
 8006aea:	d00f      	beq.n	8006b0c <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 8006aec:	6839      	ldr	r1, [r7, #0]
 8006aee:	6878      	ldr	r0, [r7, #4]
 8006af0:	f001 fcad 	bl	800844e <USBD_CtlError>
            ret = USBD_FAIL;
 8006af4:	2303      	movs	r3, #3
 8006af6:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8006af8:	e008      	b.n	8006b0c <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 8006afa:	6839      	ldr	r1, [r7, #0]
 8006afc:	6878      	ldr	r0, [r7, #4]
 8006afe:	f001 fca6 	bl	800844e <USBD_CtlError>
          ret = USBD_FAIL;
 8006b02:	2303      	movs	r3, #3
 8006b04:	75fb      	strb	r3, [r7, #23]
          break;
 8006b06:	e002      	b.n	8006b0e <USBD_CDC_Setup+0x19e>
          break;
 8006b08:	bf00      	nop
 8006b0a:	e008      	b.n	8006b1e <USBD_CDC_Setup+0x1ae>
          break;
 8006b0c:	bf00      	nop
      }
      break;
 8006b0e:	e006      	b.n	8006b1e <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 8006b10:	6839      	ldr	r1, [r7, #0]
 8006b12:	6878      	ldr	r0, [r7, #4]
 8006b14:	f001 fc9b 	bl	800844e <USBD_CtlError>
      ret = USBD_FAIL;
 8006b18:	2303      	movs	r3, #3
 8006b1a:	75fb      	strb	r3, [r7, #23]
      break;
 8006b1c:	bf00      	nop
  }

  return (uint8_t)ret;
 8006b1e:	7dfb      	ldrb	r3, [r7, #23]
}
 8006b20:	4618      	mov	r0, r3
 8006b22:	3718      	adds	r7, #24
 8006b24:	46bd      	mov	sp, r7
 8006b26:	bd80      	pop	{r7, pc}

08006b28 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8006b28:	b580      	push	{r7, lr}
 8006b2a:	b084      	sub	sp, #16
 8006b2c:	af00      	add	r7, sp, #0
 8006b2e:	6078      	str	r0, [r7, #4]
 8006b30:	460b      	mov	r3, r1
 8006b32:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8006b3a:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	32b0      	adds	r2, #176	@ 0xb0
 8006b46:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006b4a:	2b00      	cmp	r3, #0
 8006b4c:	d101      	bne.n	8006b52 <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 8006b4e:	2303      	movs	r3, #3
 8006b50:	e065      	b.n	8006c1e <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	32b0      	adds	r2, #176	@ 0xb0
 8006b5c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006b60:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8006b62:	78fb      	ldrb	r3, [r7, #3]
 8006b64:	f003 020f 	and.w	r2, r3, #15
 8006b68:	6879      	ldr	r1, [r7, #4]
 8006b6a:	4613      	mov	r3, r2
 8006b6c:	009b      	lsls	r3, r3, #2
 8006b6e:	4413      	add	r3, r2
 8006b70:	009b      	lsls	r3, r3, #2
 8006b72:	440b      	add	r3, r1
 8006b74:	3314      	adds	r3, #20
 8006b76:	681b      	ldr	r3, [r3, #0]
 8006b78:	2b00      	cmp	r3, #0
 8006b7a:	d02f      	beq.n	8006bdc <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 8006b7c:	78fb      	ldrb	r3, [r7, #3]
 8006b7e:	f003 020f 	and.w	r2, r3, #15
 8006b82:	6879      	ldr	r1, [r7, #4]
 8006b84:	4613      	mov	r3, r2
 8006b86:	009b      	lsls	r3, r3, #2
 8006b88:	4413      	add	r3, r2
 8006b8a:	009b      	lsls	r3, r3, #2
 8006b8c:	440b      	add	r3, r1
 8006b8e:	3314      	adds	r3, #20
 8006b90:	681a      	ldr	r2, [r3, #0]
 8006b92:	78fb      	ldrb	r3, [r7, #3]
 8006b94:	f003 010f 	and.w	r1, r3, #15
 8006b98:	68f8      	ldr	r0, [r7, #12]
 8006b9a:	460b      	mov	r3, r1
 8006b9c:	00db      	lsls	r3, r3, #3
 8006b9e:	440b      	add	r3, r1
 8006ba0:	009b      	lsls	r3, r3, #2
 8006ba2:	4403      	add	r3, r0
 8006ba4:	331c      	adds	r3, #28
 8006ba6:	681b      	ldr	r3, [r3, #0]
 8006ba8:	fbb2 f1f3 	udiv	r1, r2, r3
 8006bac:	fb01 f303 	mul.w	r3, r1, r3
 8006bb0:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8006bb2:	2b00      	cmp	r3, #0
 8006bb4:	d112      	bne.n	8006bdc <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 8006bb6:	78fb      	ldrb	r3, [r7, #3]
 8006bb8:	f003 020f 	and.w	r2, r3, #15
 8006bbc:	6879      	ldr	r1, [r7, #4]
 8006bbe:	4613      	mov	r3, r2
 8006bc0:	009b      	lsls	r3, r3, #2
 8006bc2:	4413      	add	r3, r2
 8006bc4:	009b      	lsls	r3, r3, #2
 8006bc6:	440b      	add	r3, r1
 8006bc8:	3314      	adds	r3, #20
 8006bca:	2200      	movs	r2, #0
 8006bcc:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8006bce:	78f9      	ldrb	r1, [r7, #3]
 8006bd0:	2300      	movs	r3, #0
 8006bd2:	2200      	movs	r2, #0
 8006bd4:	6878      	ldr	r0, [r7, #4]
 8006bd6:	f002 f9c0 	bl	8008f5a <USBD_LL_Transmit>
 8006bda:	e01f      	b.n	8006c1c <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 8006bdc:	68bb      	ldr	r3, [r7, #8]
 8006bde:	2200      	movs	r2, #0
 8006be0:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8006bea:	687a      	ldr	r2, [r7, #4]
 8006bec:	33b0      	adds	r3, #176	@ 0xb0
 8006bee:	009b      	lsls	r3, r3, #2
 8006bf0:	4413      	add	r3, r2
 8006bf2:	685b      	ldr	r3, [r3, #4]
 8006bf4:	691b      	ldr	r3, [r3, #16]
 8006bf6:	2b00      	cmp	r3, #0
 8006bf8:	d010      	beq.n	8006c1c <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8006c00:	687a      	ldr	r2, [r7, #4]
 8006c02:	33b0      	adds	r3, #176	@ 0xb0
 8006c04:	009b      	lsls	r3, r3, #2
 8006c06:	4413      	add	r3, r2
 8006c08:	685b      	ldr	r3, [r3, #4]
 8006c0a:	691b      	ldr	r3, [r3, #16]
 8006c0c:	68ba      	ldr	r2, [r7, #8]
 8006c0e:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 8006c12:	68ba      	ldr	r2, [r7, #8]
 8006c14:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 8006c18:	78fa      	ldrb	r2, [r7, #3]
 8006c1a:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 8006c1c:	2300      	movs	r3, #0
}
 8006c1e:	4618      	mov	r0, r3
 8006c20:	3710      	adds	r7, #16
 8006c22:	46bd      	mov	sp, r7
 8006c24:	bd80      	pop	{r7, pc}

08006c26 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8006c26:	b580      	push	{r7, lr}
 8006c28:	b084      	sub	sp, #16
 8006c2a:	af00      	add	r7, sp, #0
 8006c2c:	6078      	str	r0, [r7, #4]
 8006c2e:	460b      	mov	r3, r1
 8006c30:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	32b0      	adds	r2, #176	@ 0xb0
 8006c3c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006c40:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	32b0      	adds	r2, #176	@ 0xb0
 8006c4c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006c50:	2b00      	cmp	r3, #0
 8006c52:	d101      	bne.n	8006c58 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 8006c54:	2303      	movs	r3, #3
 8006c56:	e01a      	b.n	8006c8e <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8006c58:	78fb      	ldrb	r3, [r7, #3]
 8006c5a:	4619      	mov	r1, r3
 8006c5c:	6878      	ldr	r0, [r7, #4]
 8006c5e:	f002 f9be 	bl	8008fde <USBD_LL_GetRxDataSize>
 8006c62:	4602      	mov	r2, r0
 8006c64:	68fb      	ldr	r3, [r7, #12]
 8006c66:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8006c70:	687a      	ldr	r2, [r7, #4]
 8006c72:	33b0      	adds	r3, #176	@ 0xb0
 8006c74:	009b      	lsls	r3, r3, #2
 8006c76:	4413      	add	r3, r2
 8006c78:	685b      	ldr	r3, [r3, #4]
 8006c7a:	68db      	ldr	r3, [r3, #12]
 8006c7c:	68fa      	ldr	r2, [r7, #12]
 8006c7e:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 8006c82:	68fa      	ldr	r2, [r7, #12]
 8006c84:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 8006c88:	4611      	mov	r1, r2
 8006c8a:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 8006c8c:	2300      	movs	r3, #0
}
 8006c8e:	4618      	mov	r0, r3
 8006c90:	3710      	adds	r7, #16
 8006c92:	46bd      	mov	sp, r7
 8006c94:	bd80      	pop	{r7, pc}

08006c96 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8006c96:	b580      	push	{r7, lr}
 8006c98:	b084      	sub	sp, #16
 8006c9a:	af00      	add	r7, sp, #0
 8006c9c:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	32b0      	adds	r2, #176	@ 0xb0
 8006ca8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006cac:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8006cae:	68fb      	ldr	r3, [r7, #12]
 8006cb0:	2b00      	cmp	r3, #0
 8006cb2:	d101      	bne.n	8006cb8 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8006cb4:	2303      	movs	r3, #3
 8006cb6:	e024      	b.n	8006d02 <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8006cbe:	687a      	ldr	r2, [r7, #4]
 8006cc0:	33b0      	adds	r3, #176	@ 0xb0
 8006cc2:	009b      	lsls	r3, r3, #2
 8006cc4:	4413      	add	r3, r2
 8006cc6:	685b      	ldr	r3, [r3, #4]
 8006cc8:	2b00      	cmp	r3, #0
 8006cca:	d019      	beq.n	8006d00 <USBD_CDC_EP0_RxReady+0x6a>
 8006ccc:	68fb      	ldr	r3, [r7, #12]
 8006cce:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 8006cd2:	2bff      	cmp	r3, #255	@ 0xff
 8006cd4:	d014      	beq.n	8006d00 <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8006cdc:	687a      	ldr	r2, [r7, #4]
 8006cde:	33b0      	adds	r3, #176	@ 0xb0
 8006ce0:	009b      	lsls	r3, r3, #2
 8006ce2:	4413      	add	r3, r2
 8006ce4:	685b      	ldr	r3, [r3, #4]
 8006ce6:	689b      	ldr	r3, [r3, #8]
 8006ce8:	68fa      	ldr	r2, [r7, #12]
 8006cea:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 8006cee:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 8006cf0:	68fa      	ldr	r2, [r7, #12]
 8006cf2:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8006cf6:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8006cf8:	68fb      	ldr	r3, [r7, #12]
 8006cfa:	22ff      	movs	r2, #255	@ 0xff
 8006cfc:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 8006d00:	2300      	movs	r3, #0
}
 8006d02:	4618      	mov	r0, r3
 8006d04:	3710      	adds	r7, #16
 8006d06:	46bd      	mov	sp, r7
 8006d08:	bd80      	pop	{r7, pc}
	...

08006d0c <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8006d0c:	b580      	push	{r7, lr}
 8006d0e:	b086      	sub	sp, #24
 8006d10:	af00      	add	r7, sp, #0
 8006d12:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8006d14:	2182      	movs	r1, #130	@ 0x82
 8006d16:	4818      	ldr	r0, [pc, #96]	@ (8006d78 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8006d18:	f000 fd62 	bl	80077e0 <USBD_GetEpDesc>
 8006d1c:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8006d1e:	2101      	movs	r1, #1
 8006d20:	4815      	ldr	r0, [pc, #84]	@ (8006d78 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8006d22:	f000 fd5d 	bl	80077e0 <USBD_GetEpDesc>
 8006d26:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8006d28:	2181      	movs	r1, #129	@ 0x81
 8006d2a:	4813      	ldr	r0, [pc, #76]	@ (8006d78 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8006d2c:	f000 fd58 	bl	80077e0 <USBD_GetEpDesc>
 8006d30:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8006d32:	697b      	ldr	r3, [r7, #20]
 8006d34:	2b00      	cmp	r3, #0
 8006d36:	d002      	beq.n	8006d3e <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8006d38:	697b      	ldr	r3, [r7, #20]
 8006d3a:	2210      	movs	r2, #16
 8006d3c:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8006d3e:	693b      	ldr	r3, [r7, #16]
 8006d40:	2b00      	cmp	r3, #0
 8006d42:	d006      	beq.n	8006d52 <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8006d44:	693b      	ldr	r3, [r7, #16]
 8006d46:	2200      	movs	r2, #0
 8006d48:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006d4c:	711a      	strb	r2, [r3, #4]
 8006d4e:	2200      	movs	r2, #0
 8006d50:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8006d52:	68fb      	ldr	r3, [r7, #12]
 8006d54:	2b00      	cmp	r3, #0
 8006d56:	d006      	beq.n	8006d66 <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8006d58:	68fb      	ldr	r3, [r7, #12]
 8006d5a:	2200      	movs	r2, #0
 8006d5c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006d60:	711a      	strb	r2, [r3, #4]
 8006d62:	2200      	movs	r2, #0
 8006d64:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	2243      	movs	r2, #67	@ 0x43
 8006d6a:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8006d6c:	4b02      	ldr	r3, [pc, #8]	@ (8006d78 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 8006d6e:	4618      	mov	r0, r3
 8006d70:	3718      	adds	r7, #24
 8006d72:	46bd      	mov	sp, r7
 8006d74:	bd80      	pop	{r7, pc}
 8006d76:	bf00      	nop
 8006d78:	20000050 	.word	0x20000050

08006d7c <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8006d7c:	b580      	push	{r7, lr}
 8006d7e:	b086      	sub	sp, #24
 8006d80:	af00      	add	r7, sp, #0
 8006d82:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8006d84:	2182      	movs	r1, #130	@ 0x82
 8006d86:	4818      	ldr	r0, [pc, #96]	@ (8006de8 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8006d88:	f000 fd2a 	bl	80077e0 <USBD_GetEpDesc>
 8006d8c:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8006d8e:	2101      	movs	r1, #1
 8006d90:	4815      	ldr	r0, [pc, #84]	@ (8006de8 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8006d92:	f000 fd25 	bl	80077e0 <USBD_GetEpDesc>
 8006d96:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8006d98:	2181      	movs	r1, #129	@ 0x81
 8006d9a:	4813      	ldr	r0, [pc, #76]	@ (8006de8 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8006d9c:	f000 fd20 	bl	80077e0 <USBD_GetEpDesc>
 8006da0:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8006da2:	697b      	ldr	r3, [r7, #20]
 8006da4:	2b00      	cmp	r3, #0
 8006da6:	d002      	beq.n	8006dae <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 8006da8:	697b      	ldr	r3, [r7, #20]
 8006daa:	2210      	movs	r2, #16
 8006dac:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8006dae:	693b      	ldr	r3, [r7, #16]
 8006db0:	2b00      	cmp	r3, #0
 8006db2:	d006      	beq.n	8006dc2 <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8006db4:	693b      	ldr	r3, [r7, #16]
 8006db6:	2200      	movs	r2, #0
 8006db8:	711a      	strb	r2, [r3, #4]
 8006dba:	2200      	movs	r2, #0
 8006dbc:	f042 0202 	orr.w	r2, r2, #2
 8006dc0:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8006dc2:	68fb      	ldr	r3, [r7, #12]
 8006dc4:	2b00      	cmp	r3, #0
 8006dc6:	d006      	beq.n	8006dd6 <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8006dc8:	68fb      	ldr	r3, [r7, #12]
 8006dca:	2200      	movs	r2, #0
 8006dcc:	711a      	strb	r2, [r3, #4]
 8006dce:	2200      	movs	r2, #0
 8006dd0:	f042 0202 	orr.w	r2, r2, #2
 8006dd4:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	2243      	movs	r2, #67	@ 0x43
 8006dda:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8006ddc:	4b02      	ldr	r3, [pc, #8]	@ (8006de8 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 8006dde:	4618      	mov	r0, r3
 8006de0:	3718      	adds	r7, #24
 8006de2:	46bd      	mov	sp, r7
 8006de4:	bd80      	pop	{r7, pc}
 8006de6:	bf00      	nop
 8006de8:	20000050 	.word	0x20000050

08006dec <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8006dec:	b580      	push	{r7, lr}
 8006dee:	b086      	sub	sp, #24
 8006df0:	af00      	add	r7, sp, #0
 8006df2:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8006df4:	2182      	movs	r1, #130	@ 0x82
 8006df6:	4818      	ldr	r0, [pc, #96]	@ (8006e58 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8006df8:	f000 fcf2 	bl	80077e0 <USBD_GetEpDesc>
 8006dfc:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8006dfe:	2101      	movs	r1, #1
 8006e00:	4815      	ldr	r0, [pc, #84]	@ (8006e58 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8006e02:	f000 fced 	bl	80077e0 <USBD_GetEpDesc>
 8006e06:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8006e08:	2181      	movs	r1, #129	@ 0x81
 8006e0a:	4813      	ldr	r0, [pc, #76]	@ (8006e58 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8006e0c:	f000 fce8 	bl	80077e0 <USBD_GetEpDesc>
 8006e10:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8006e12:	697b      	ldr	r3, [r7, #20]
 8006e14:	2b00      	cmp	r3, #0
 8006e16:	d002      	beq.n	8006e1e <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8006e18:	697b      	ldr	r3, [r7, #20]
 8006e1a:	2210      	movs	r2, #16
 8006e1c:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8006e1e:	693b      	ldr	r3, [r7, #16]
 8006e20:	2b00      	cmp	r3, #0
 8006e22:	d006      	beq.n	8006e32 <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8006e24:	693b      	ldr	r3, [r7, #16]
 8006e26:	2200      	movs	r2, #0
 8006e28:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006e2c:	711a      	strb	r2, [r3, #4]
 8006e2e:	2200      	movs	r2, #0
 8006e30:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8006e32:	68fb      	ldr	r3, [r7, #12]
 8006e34:	2b00      	cmp	r3, #0
 8006e36:	d006      	beq.n	8006e46 <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8006e38:	68fb      	ldr	r3, [r7, #12]
 8006e3a:	2200      	movs	r2, #0
 8006e3c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006e40:	711a      	strb	r2, [r3, #4]
 8006e42:	2200      	movs	r2, #0
 8006e44:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	2243      	movs	r2, #67	@ 0x43
 8006e4a:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8006e4c:	4b02      	ldr	r3, [pc, #8]	@ (8006e58 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 8006e4e:	4618      	mov	r0, r3
 8006e50:	3718      	adds	r7, #24
 8006e52:	46bd      	mov	sp, r7
 8006e54:	bd80      	pop	{r7, pc}
 8006e56:	bf00      	nop
 8006e58:	20000050 	.word	0x20000050

08006e5c <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8006e5c:	b480      	push	{r7}
 8006e5e:	b083      	sub	sp, #12
 8006e60:	af00      	add	r7, sp, #0
 8006e62:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	220a      	movs	r2, #10
 8006e68:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 8006e6a:	4b03      	ldr	r3, [pc, #12]	@ (8006e78 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8006e6c:	4618      	mov	r0, r3
 8006e6e:	370c      	adds	r7, #12
 8006e70:	46bd      	mov	sp, r7
 8006e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e76:	4770      	bx	lr
 8006e78:	2000000c 	.word	0x2000000c

08006e7c <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8006e7c:	b480      	push	{r7}
 8006e7e:	b083      	sub	sp, #12
 8006e80:	af00      	add	r7, sp, #0
 8006e82:	6078      	str	r0, [r7, #4]
 8006e84:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 8006e86:	683b      	ldr	r3, [r7, #0]
 8006e88:	2b00      	cmp	r3, #0
 8006e8a:	d101      	bne.n	8006e90 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8006e8c:	2303      	movs	r3, #3
 8006e8e:	e009      	b.n	8006ea4 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8006e96:	687a      	ldr	r2, [r7, #4]
 8006e98:	33b0      	adds	r3, #176	@ 0xb0
 8006e9a:	009b      	lsls	r3, r3, #2
 8006e9c:	4413      	add	r3, r2
 8006e9e:	683a      	ldr	r2, [r7, #0]
 8006ea0:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 8006ea2:	2300      	movs	r3, #0
}
 8006ea4:	4618      	mov	r0, r3
 8006ea6:	370c      	adds	r7, #12
 8006ea8:	46bd      	mov	sp, r7
 8006eaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006eae:	4770      	bx	lr

08006eb0 <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 8006eb0:	b480      	push	{r7}
 8006eb2:	b087      	sub	sp, #28
 8006eb4:	af00      	add	r7, sp, #0
 8006eb6:	60f8      	str	r0, [r7, #12]
 8006eb8:	60b9      	str	r1, [r7, #8]
 8006eba:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006ebc:	68fb      	ldr	r3, [r7, #12]
 8006ebe:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006ec2:	68fb      	ldr	r3, [r7, #12]
 8006ec4:	32b0      	adds	r2, #176	@ 0xb0
 8006ec6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006eca:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8006ecc:	697b      	ldr	r3, [r7, #20]
 8006ece:	2b00      	cmp	r3, #0
 8006ed0:	d101      	bne.n	8006ed6 <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 8006ed2:	2303      	movs	r3, #3
 8006ed4:	e008      	b.n	8006ee8 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 8006ed6:	697b      	ldr	r3, [r7, #20]
 8006ed8:	68ba      	ldr	r2, [r7, #8]
 8006eda:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 8006ede:	697b      	ldr	r3, [r7, #20]
 8006ee0:	687a      	ldr	r2, [r7, #4]
 8006ee2:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 8006ee6:	2300      	movs	r3, #0
}
 8006ee8:	4618      	mov	r0, r3
 8006eea:	371c      	adds	r7, #28
 8006eec:	46bd      	mov	sp, r7
 8006eee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ef2:	4770      	bx	lr

08006ef4 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8006ef4:	b480      	push	{r7}
 8006ef6:	b085      	sub	sp, #20
 8006ef8:	af00      	add	r7, sp, #0
 8006efa:	6078      	str	r0, [r7, #4]
 8006efc:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	32b0      	adds	r2, #176	@ 0xb0
 8006f08:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006f0c:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8006f0e:	68fb      	ldr	r3, [r7, #12]
 8006f10:	2b00      	cmp	r3, #0
 8006f12:	d101      	bne.n	8006f18 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 8006f14:	2303      	movs	r3, #3
 8006f16:	e004      	b.n	8006f22 <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 8006f18:	68fb      	ldr	r3, [r7, #12]
 8006f1a:	683a      	ldr	r2, [r7, #0]
 8006f1c:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 8006f20:	2300      	movs	r3, #0
}
 8006f22:	4618      	mov	r0, r3
 8006f24:	3714      	adds	r7, #20
 8006f26:	46bd      	mov	sp, r7
 8006f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f2c:	4770      	bx	lr
	...

08006f30 <USBD_CDC_TransmitPacket>:
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev, uint8_t ClassId)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8006f30:	b580      	push	{r7, lr}
 8006f32:	b084      	sub	sp, #16
 8006f34:	af00      	add	r7, sp, #0
 8006f36:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	32b0      	adds	r2, #176	@ 0xb0
 8006f42:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006f46:	60bb      	str	r3, [r7, #8]
#endif  /* USE_USBD_COMPOSITE */

  USBD_StatusTypeDef ret = USBD_BUSY;
 8006f48:	2301      	movs	r3, #1
 8006f4a:	73fb      	strb	r3, [r7, #15]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, ClassId);
#endif  /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8006f4c:	68bb      	ldr	r3, [r7, #8]
 8006f4e:	2b00      	cmp	r3, #0
 8006f50:	d101      	bne.n	8006f56 <USBD_CDC_TransmitPacket+0x26>
  {
    return (uint8_t)USBD_FAIL;
 8006f52:	2303      	movs	r3, #3
 8006f54:	e025      	b.n	8006fa2 <USBD_CDC_TransmitPacket+0x72>
  }

  if (hcdc->TxState == 0U)
 8006f56:	68bb      	ldr	r3, [r7, #8]
 8006f58:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8006f5c:	2b00      	cmp	r3, #0
 8006f5e:	d11f      	bne.n	8006fa0 <USBD_CDC_TransmitPacket+0x70>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 8006f60:	68bb      	ldr	r3, [r7, #8]
 8006f62:	2201      	movs	r2, #1
 8006f64:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 8006f68:	4b10      	ldr	r3, [pc, #64]	@ (8006fac <USBD_CDC_TransmitPacket+0x7c>)
 8006f6a:	781b      	ldrb	r3, [r3, #0]
 8006f6c:	f003 020f 	and.w	r2, r3, #15
 8006f70:	68bb      	ldr	r3, [r7, #8]
 8006f72:	f8d3 1210 	ldr.w	r1, [r3, #528]	@ 0x210
 8006f76:	6878      	ldr	r0, [r7, #4]
 8006f78:	4613      	mov	r3, r2
 8006f7a:	009b      	lsls	r3, r3, #2
 8006f7c:	4413      	add	r3, r2
 8006f7e:	009b      	lsls	r3, r3, #2
 8006f80:	4403      	add	r3, r0
 8006f82:	3314      	adds	r3, #20
 8006f84:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 8006f86:	4b09      	ldr	r3, [pc, #36]	@ (8006fac <USBD_CDC_TransmitPacket+0x7c>)
 8006f88:	7819      	ldrb	r1, [r3, #0]
 8006f8a:	68bb      	ldr	r3, [r7, #8]
 8006f8c:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 8006f90:	68bb      	ldr	r3, [r7, #8]
 8006f92:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 8006f96:	6878      	ldr	r0, [r7, #4]
 8006f98:	f001 ffdf 	bl	8008f5a <USBD_LL_Transmit>

    ret = USBD_OK;
 8006f9c:	2300      	movs	r3, #0
 8006f9e:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 8006fa0:	7bfb      	ldrb	r3, [r7, #15]
}
 8006fa2:	4618      	mov	r0, r3
 8006fa4:	3710      	adds	r7, #16
 8006fa6:	46bd      	mov	sp, r7
 8006fa8:	bd80      	pop	{r7, pc}
 8006faa:	bf00      	nop
 8006fac:	20000093 	.word	0x20000093

08006fb0 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8006fb0:	b580      	push	{r7, lr}
 8006fb2:	b084      	sub	sp, #16
 8006fb4:	af00      	add	r7, sp, #0
 8006fb6:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	32b0      	adds	r2, #176	@ 0xb0
 8006fc2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006fc6:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	32b0      	adds	r2, #176	@ 0xb0
 8006fd2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006fd6:	2b00      	cmp	r3, #0
 8006fd8:	d101      	bne.n	8006fde <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 8006fda:	2303      	movs	r3, #3
 8006fdc:	e018      	b.n	8007010 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	7c1b      	ldrb	r3, [r3, #16]
 8006fe2:	2b00      	cmp	r3, #0
 8006fe4:	d10a      	bne.n	8006ffc <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8006fe6:	4b0c      	ldr	r3, [pc, #48]	@ (8007018 <USBD_CDC_ReceivePacket+0x68>)
 8006fe8:	7819      	ldrb	r1, [r3, #0]
 8006fea:	68fb      	ldr	r3, [r7, #12]
 8006fec:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8006ff0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8006ff4:	6878      	ldr	r0, [r7, #4]
 8006ff6:	f001 ffd1 	bl	8008f9c <USBD_LL_PrepareReceive>
 8006ffa:	e008      	b.n	800700e <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8006ffc:	4b06      	ldr	r3, [pc, #24]	@ (8007018 <USBD_CDC_ReceivePacket+0x68>)
 8006ffe:	7819      	ldrb	r1, [r3, #0]
 8007000:	68fb      	ldr	r3, [r7, #12]
 8007002:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8007006:	2340      	movs	r3, #64	@ 0x40
 8007008:	6878      	ldr	r0, [r7, #4]
 800700a:	f001 ffc7 	bl	8008f9c <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800700e:	2300      	movs	r3, #0
}
 8007010:	4618      	mov	r0, r3
 8007012:	3710      	adds	r7, #16
 8007014:	46bd      	mov	sp, r7
 8007016:	bd80      	pop	{r7, pc}
 8007018:	20000094 	.word	0x20000094

0800701c <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800701c:	b580      	push	{r7, lr}
 800701e:	b086      	sub	sp, #24
 8007020:	af00      	add	r7, sp, #0
 8007022:	60f8      	str	r0, [r7, #12]
 8007024:	60b9      	str	r1, [r7, #8]
 8007026:	4613      	mov	r3, r2
 8007028:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800702a:	68fb      	ldr	r3, [r7, #12]
 800702c:	2b00      	cmp	r3, #0
 800702e:	d101      	bne.n	8007034 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8007030:	2303      	movs	r3, #3
 8007032:	e01f      	b.n	8007074 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 8007034:	68fb      	ldr	r3, [r7, #12]
 8007036:	2200      	movs	r2, #0
 8007038:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 800703c:	68fb      	ldr	r3, [r7, #12]
 800703e:	2200      	movs	r2, #0
 8007040:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 8007044:	68fb      	ldr	r3, [r7, #12]
 8007046:	2200      	movs	r2, #0
 8007048:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800704c:	68bb      	ldr	r3, [r7, #8]
 800704e:	2b00      	cmp	r3, #0
 8007050:	d003      	beq.n	800705a <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 8007052:	68fb      	ldr	r3, [r7, #12]
 8007054:	68ba      	ldr	r2, [r7, #8]
 8007056:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800705a:	68fb      	ldr	r3, [r7, #12]
 800705c:	2201      	movs	r2, #1
 800705e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 8007062:	68fb      	ldr	r3, [r7, #12]
 8007064:	79fa      	ldrb	r2, [r7, #7]
 8007066:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8007068:	68f8      	ldr	r0, [r7, #12]
 800706a:	f001 fe41 	bl	8008cf0 <USBD_LL_Init>
 800706e:	4603      	mov	r3, r0
 8007070:	75fb      	strb	r3, [r7, #23]

  return ret;
 8007072:	7dfb      	ldrb	r3, [r7, #23]
}
 8007074:	4618      	mov	r0, r3
 8007076:	3718      	adds	r7, #24
 8007078:	46bd      	mov	sp, r7
 800707a:	bd80      	pop	{r7, pc}

0800707c <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800707c:	b580      	push	{r7, lr}
 800707e:	b084      	sub	sp, #16
 8007080:	af00      	add	r7, sp, #0
 8007082:	6078      	str	r0, [r7, #4]
 8007084:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8007086:	2300      	movs	r3, #0
 8007088:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800708a:	683b      	ldr	r3, [r7, #0]
 800708c:	2b00      	cmp	r3, #0
 800708e:	d101      	bne.n	8007094 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8007090:	2303      	movs	r3, #3
 8007092:	e025      	b.n	80070e0 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	683a      	ldr	r2, [r7, #0]
 8007098:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	32ae      	adds	r2, #174	@ 0xae
 80070a6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80070aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80070ac:	2b00      	cmp	r3, #0
 80070ae:	d00f      	beq.n	80070d0 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	32ae      	adds	r2, #174	@ 0xae
 80070ba:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80070be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80070c0:	f107 020e 	add.w	r2, r7, #14
 80070c4:	4610      	mov	r0, r2
 80070c6:	4798      	blx	r3
 80070c8:	4602      	mov	r2, r0
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 80070d6:	1c5a      	adds	r2, r3, #1
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 80070de:	2300      	movs	r3, #0
}
 80070e0:	4618      	mov	r0, r3
 80070e2:	3710      	adds	r7, #16
 80070e4:	46bd      	mov	sp, r7
 80070e6:	bd80      	pop	{r7, pc}

080070e8 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 80070e8:	b580      	push	{r7, lr}
 80070ea:	b082      	sub	sp, #8
 80070ec:	af00      	add	r7, sp, #0
 80070ee:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 80070f0:	6878      	ldr	r0, [r7, #4]
 80070f2:	f001 fe49 	bl	8008d88 <USBD_LL_Start>
 80070f6:	4603      	mov	r3, r0
}
 80070f8:	4618      	mov	r0, r3
 80070fa:	3708      	adds	r7, #8
 80070fc:	46bd      	mov	sp, r7
 80070fe:	bd80      	pop	{r7, pc}

08007100 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 8007100:	b480      	push	{r7}
 8007102:	b083      	sub	sp, #12
 8007104:	af00      	add	r7, sp, #0
 8007106:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8007108:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 800710a:	4618      	mov	r0, r3
 800710c:	370c      	adds	r7, #12
 800710e:	46bd      	mov	sp, r7
 8007110:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007114:	4770      	bx	lr

08007116 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8007116:	b580      	push	{r7, lr}
 8007118:	b084      	sub	sp, #16
 800711a:	af00      	add	r7, sp, #0
 800711c:	6078      	str	r0, [r7, #4]
 800711e:	460b      	mov	r3, r1
 8007120:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8007122:	2300      	movs	r3, #0
 8007124:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8007126:	687b      	ldr	r3, [r7, #4]
 8007128:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800712c:	2b00      	cmp	r3, #0
 800712e:	d009      	beq.n	8007144 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007136:	681b      	ldr	r3, [r3, #0]
 8007138:	78fa      	ldrb	r2, [r7, #3]
 800713a:	4611      	mov	r1, r2
 800713c:	6878      	ldr	r0, [r7, #4]
 800713e:	4798      	blx	r3
 8007140:	4603      	mov	r3, r0
 8007142:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8007144:	7bfb      	ldrb	r3, [r7, #15]
}
 8007146:	4618      	mov	r0, r3
 8007148:	3710      	adds	r7, #16
 800714a:	46bd      	mov	sp, r7
 800714c:	bd80      	pop	{r7, pc}

0800714e <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800714e:	b580      	push	{r7, lr}
 8007150:	b084      	sub	sp, #16
 8007152:	af00      	add	r7, sp, #0
 8007154:	6078      	str	r0, [r7, #4]
 8007156:	460b      	mov	r3, r1
 8007158:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800715a:	2300      	movs	r3, #0
 800715c:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007164:	685b      	ldr	r3, [r3, #4]
 8007166:	78fa      	ldrb	r2, [r7, #3]
 8007168:	4611      	mov	r1, r2
 800716a:	6878      	ldr	r0, [r7, #4]
 800716c:	4798      	blx	r3
 800716e:	4603      	mov	r3, r0
 8007170:	2b00      	cmp	r3, #0
 8007172:	d001      	beq.n	8007178 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 8007174:	2303      	movs	r3, #3
 8007176:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8007178:	7bfb      	ldrb	r3, [r7, #15]
}
 800717a:	4618      	mov	r0, r3
 800717c:	3710      	adds	r7, #16
 800717e:	46bd      	mov	sp, r7
 8007180:	bd80      	pop	{r7, pc}

08007182 <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8007182:	b580      	push	{r7, lr}
 8007184:	b084      	sub	sp, #16
 8007186:	af00      	add	r7, sp, #0
 8007188:	6078      	str	r0, [r7, #4]
 800718a:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8007192:	6839      	ldr	r1, [r7, #0]
 8007194:	4618      	mov	r0, r3
 8007196:	f001 f920 	bl	80083da <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	2201      	movs	r2, #1
 800719e:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 80071a8:	461a      	mov	r2, r3
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 80071b6:	f003 031f 	and.w	r3, r3, #31
 80071ba:	2b02      	cmp	r3, #2
 80071bc:	d01a      	beq.n	80071f4 <USBD_LL_SetupStage+0x72>
 80071be:	2b02      	cmp	r3, #2
 80071c0:	d822      	bhi.n	8007208 <USBD_LL_SetupStage+0x86>
 80071c2:	2b00      	cmp	r3, #0
 80071c4:	d002      	beq.n	80071cc <USBD_LL_SetupStage+0x4a>
 80071c6:	2b01      	cmp	r3, #1
 80071c8:	d00a      	beq.n	80071e0 <USBD_LL_SetupStage+0x5e>
 80071ca:	e01d      	b.n	8007208 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 80071d2:	4619      	mov	r1, r3
 80071d4:	6878      	ldr	r0, [r7, #4]
 80071d6:	f000 fb75 	bl	80078c4 <USBD_StdDevReq>
 80071da:	4603      	mov	r3, r0
 80071dc:	73fb      	strb	r3, [r7, #15]
      break;
 80071de:	e020      	b.n	8007222 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 80071e6:	4619      	mov	r1, r3
 80071e8:	6878      	ldr	r0, [r7, #4]
 80071ea:	f000 fbdd 	bl	80079a8 <USBD_StdItfReq>
 80071ee:	4603      	mov	r3, r0
 80071f0:	73fb      	strb	r3, [r7, #15]
      break;
 80071f2:	e016      	b.n	8007222 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 80071fa:	4619      	mov	r1, r3
 80071fc:	6878      	ldr	r0, [r7, #4]
 80071fe:	f000 fc3f 	bl	8007a80 <USBD_StdEPReq>
 8007202:	4603      	mov	r3, r0
 8007204:	73fb      	strb	r3, [r7, #15]
      break;
 8007206:	e00c      	b.n	8007222 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800720e:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8007212:	b2db      	uxtb	r3, r3
 8007214:	4619      	mov	r1, r3
 8007216:	6878      	ldr	r0, [r7, #4]
 8007218:	f001 fe16 	bl	8008e48 <USBD_LL_StallEP>
 800721c:	4603      	mov	r3, r0
 800721e:	73fb      	strb	r3, [r7, #15]
      break;
 8007220:	bf00      	nop
  }

  return ret;
 8007222:	7bfb      	ldrb	r3, [r7, #15]
}
 8007224:	4618      	mov	r0, r3
 8007226:	3710      	adds	r7, #16
 8007228:	46bd      	mov	sp, r7
 800722a:	bd80      	pop	{r7, pc}

0800722c <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800722c:	b580      	push	{r7, lr}
 800722e:	b086      	sub	sp, #24
 8007230:	af00      	add	r7, sp, #0
 8007232:	60f8      	str	r0, [r7, #12]
 8007234:	460b      	mov	r3, r1
 8007236:	607a      	str	r2, [r7, #4]
 8007238:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 800723a:	2300      	movs	r3, #0
 800723c:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 800723e:	7afb      	ldrb	r3, [r7, #11]
 8007240:	2b00      	cmp	r3, #0
 8007242:	d177      	bne.n	8007334 <USBD_LL_DataOutStage+0x108>
  {
    pep = &pdev->ep_out[0];
 8007244:	68fb      	ldr	r3, [r7, #12]
 8007246:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 800724a:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800724c:	68fb      	ldr	r3, [r7, #12]
 800724e:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8007252:	2b03      	cmp	r3, #3
 8007254:	f040 80a1 	bne.w	800739a <USBD_LL_DataOutStage+0x16e>
    {
      if (pep->rem_length > pep->maxpacket)
 8007258:	693b      	ldr	r3, [r7, #16]
 800725a:	685b      	ldr	r3, [r3, #4]
 800725c:	693a      	ldr	r2, [r7, #16]
 800725e:	8992      	ldrh	r2, [r2, #12]
 8007260:	4293      	cmp	r3, r2
 8007262:	d91c      	bls.n	800729e <USBD_LL_DataOutStage+0x72>
      {
        pep->rem_length -= pep->maxpacket;
 8007264:	693b      	ldr	r3, [r7, #16]
 8007266:	685b      	ldr	r3, [r3, #4]
 8007268:	693a      	ldr	r2, [r7, #16]
 800726a:	8992      	ldrh	r2, [r2, #12]
 800726c:	1a9a      	subs	r2, r3, r2
 800726e:	693b      	ldr	r3, [r7, #16]
 8007270:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 8007272:	693b      	ldr	r3, [r7, #16]
 8007274:	691b      	ldr	r3, [r3, #16]
 8007276:	693a      	ldr	r2, [r7, #16]
 8007278:	8992      	ldrh	r2, [r2, #12]
 800727a:	441a      	add	r2, r3
 800727c:	693b      	ldr	r3, [r7, #16]
 800727e:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueRx(pdev, pep->pbuffer, MAX(pep->rem_length, pep->maxpacket));
 8007280:	693b      	ldr	r3, [r7, #16]
 8007282:	6919      	ldr	r1, [r3, #16]
 8007284:	693b      	ldr	r3, [r7, #16]
 8007286:	899b      	ldrh	r3, [r3, #12]
 8007288:	461a      	mov	r2, r3
 800728a:	693b      	ldr	r3, [r7, #16]
 800728c:	685b      	ldr	r3, [r3, #4]
 800728e:	4293      	cmp	r3, r2
 8007290:	bf38      	it	cc
 8007292:	4613      	movcc	r3, r2
 8007294:	461a      	mov	r2, r3
 8007296:	68f8      	ldr	r0, [r7, #12]
 8007298:	f001 f9a6 	bl	80085e8 <USBD_CtlContinueRx>
 800729c:	e07d      	b.n	800739a <USBD_LL_DataOutStage+0x16e>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 800729e:	68fb      	ldr	r3, [r7, #12]
 80072a0:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 80072a4:	f003 031f 	and.w	r3, r3, #31
 80072a8:	2b02      	cmp	r3, #2
 80072aa:	d014      	beq.n	80072d6 <USBD_LL_DataOutStage+0xaa>
 80072ac:	2b02      	cmp	r3, #2
 80072ae:	d81d      	bhi.n	80072ec <USBD_LL_DataOutStage+0xc0>
 80072b0:	2b00      	cmp	r3, #0
 80072b2:	d002      	beq.n	80072ba <USBD_LL_DataOutStage+0x8e>
 80072b4:	2b01      	cmp	r3, #1
 80072b6:	d003      	beq.n	80072c0 <USBD_LL_DataOutStage+0x94>
 80072b8:	e018      	b.n	80072ec <USBD_LL_DataOutStage+0xc0>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 80072ba:	2300      	movs	r3, #0
 80072bc:	75bb      	strb	r3, [r7, #22]
            break;
 80072be:	e018      	b.n	80072f2 <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 80072c0:	68fb      	ldr	r3, [r7, #12]
 80072c2:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 80072c6:	b2db      	uxtb	r3, r3
 80072c8:	4619      	mov	r1, r3
 80072ca:	68f8      	ldr	r0, [r7, #12]
 80072cc:	f000 fa6e 	bl	80077ac <USBD_CoreFindIF>
 80072d0:	4603      	mov	r3, r0
 80072d2:	75bb      	strb	r3, [r7, #22]
            break;
 80072d4:	e00d      	b.n	80072f2 <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 80072d6:	68fb      	ldr	r3, [r7, #12]
 80072d8:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 80072dc:	b2db      	uxtb	r3, r3
 80072de:	4619      	mov	r1, r3
 80072e0:	68f8      	ldr	r0, [r7, #12]
 80072e2:	f000 fa70 	bl	80077c6 <USBD_CoreFindEP>
 80072e6:	4603      	mov	r3, r0
 80072e8:	75bb      	strb	r3, [r7, #22]
            break;
 80072ea:	e002      	b.n	80072f2 <USBD_LL_DataOutStage+0xc6>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 80072ec:	2300      	movs	r3, #0
 80072ee:	75bb      	strb	r3, [r7, #22]
            break;
 80072f0:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 80072f2:	7dbb      	ldrb	r3, [r7, #22]
 80072f4:	2b00      	cmp	r3, #0
 80072f6:	d119      	bne.n	800732c <USBD_LL_DataOutStage+0x100>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80072f8:	68fb      	ldr	r3, [r7, #12]
 80072fa:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80072fe:	b2db      	uxtb	r3, r3
 8007300:	2b03      	cmp	r3, #3
 8007302:	d113      	bne.n	800732c <USBD_LL_DataOutStage+0x100>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 8007304:	7dba      	ldrb	r2, [r7, #22]
 8007306:	68fb      	ldr	r3, [r7, #12]
 8007308:	32ae      	adds	r2, #174	@ 0xae
 800730a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800730e:	691b      	ldr	r3, [r3, #16]
 8007310:	2b00      	cmp	r3, #0
 8007312:	d00b      	beq.n	800732c <USBD_LL_DataOutStage+0x100>
            {
              pdev->classId = idx;
 8007314:	7dba      	ldrb	r2, [r7, #22]
 8007316:	68fb      	ldr	r3, [r7, #12]
 8007318:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 800731c:	7dba      	ldrb	r2, [r7, #22]
 800731e:	68fb      	ldr	r3, [r7, #12]
 8007320:	32ae      	adds	r2, #174	@ 0xae
 8007322:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007326:	691b      	ldr	r3, [r3, #16]
 8007328:	68f8      	ldr	r0, [r7, #12]
 800732a:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800732c:	68f8      	ldr	r0, [r7, #12]
 800732e:	f001 f96c 	bl	800860a <USBD_CtlSendStatus>
 8007332:	e032      	b.n	800739a <USBD_LL_DataOutStage+0x16e>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 8007334:	7afb      	ldrb	r3, [r7, #11]
 8007336:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800733a:	b2db      	uxtb	r3, r3
 800733c:	4619      	mov	r1, r3
 800733e:	68f8      	ldr	r0, [r7, #12]
 8007340:	f000 fa41 	bl	80077c6 <USBD_CoreFindEP>
 8007344:	4603      	mov	r3, r0
 8007346:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8007348:	7dbb      	ldrb	r3, [r7, #22]
 800734a:	2bff      	cmp	r3, #255	@ 0xff
 800734c:	d025      	beq.n	800739a <USBD_LL_DataOutStage+0x16e>
 800734e:	7dbb      	ldrb	r3, [r7, #22]
 8007350:	2b00      	cmp	r3, #0
 8007352:	d122      	bne.n	800739a <USBD_LL_DataOutStage+0x16e>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007354:	68fb      	ldr	r3, [r7, #12]
 8007356:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800735a:	b2db      	uxtb	r3, r3
 800735c:	2b03      	cmp	r3, #3
 800735e:	d117      	bne.n	8007390 <USBD_LL_DataOutStage+0x164>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 8007360:	7dba      	ldrb	r2, [r7, #22]
 8007362:	68fb      	ldr	r3, [r7, #12]
 8007364:	32ae      	adds	r2, #174	@ 0xae
 8007366:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800736a:	699b      	ldr	r3, [r3, #24]
 800736c:	2b00      	cmp	r3, #0
 800736e:	d00f      	beq.n	8007390 <USBD_LL_DataOutStage+0x164>
        {
          pdev->classId = idx;
 8007370:	7dba      	ldrb	r2, [r7, #22]
 8007372:	68fb      	ldr	r3, [r7, #12]
 8007374:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 8007378:	7dba      	ldrb	r2, [r7, #22]
 800737a:	68fb      	ldr	r3, [r7, #12]
 800737c:	32ae      	adds	r2, #174	@ 0xae
 800737e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007382:	699b      	ldr	r3, [r3, #24]
 8007384:	7afa      	ldrb	r2, [r7, #11]
 8007386:	4611      	mov	r1, r2
 8007388:	68f8      	ldr	r0, [r7, #12]
 800738a:	4798      	blx	r3
 800738c:	4603      	mov	r3, r0
 800738e:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 8007390:	7dfb      	ldrb	r3, [r7, #23]
 8007392:	2b00      	cmp	r3, #0
 8007394:	d001      	beq.n	800739a <USBD_LL_DataOutStage+0x16e>
      {
        return ret;
 8007396:	7dfb      	ldrb	r3, [r7, #23]
 8007398:	e000      	b.n	800739c <USBD_LL_DataOutStage+0x170>
      }
    }
  }

  return USBD_OK;
 800739a:	2300      	movs	r3, #0
}
 800739c:	4618      	mov	r0, r3
 800739e:	3718      	adds	r7, #24
 80073a0:	46bd      	mov	sp, r7
 80073a2:	bd80      	pop	{r7, pc}

080073a4 <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 80073a4:	b580      	push	{r7, lr}
 80073a6:	b086      	sub	sp, #24
 80073a8:	af00      	add	r7, sp, #0
 80073aa:	60f8      	str	r0, [r7, #12]
 80073ac:	460b      	mov	r3, r1
 80073ae:	607a      	str	r2, [r7, #4]
 80073b0:	72fb      	strb	r3, [r7, #11]
  USBD_StatusTypeDef ret;
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 80073b2:	7afb      	ldrb	r3, [r7, #11]
 80073b4:	2b00      	cmp	r3, #0
 80073b6:	d178      	bne.n	80074aa <USBD_LL_DataInStage+0x106>
  {
    pep = &pdev->ep_in[0];
 80073b8:	68fb      	ldr	r3, [r7, #12]
 80073ba:	3314      	adds	r3, #20
 80073bc:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 80073be:	68fb      	ldr	r3, [r7, #12]
 80073c0:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 80073c4:	2b02      	cmp	r3, #2
 80073c6:	d163      	bne.n	8007490 <USBD_LL_DataInStage+0xec>
    {
      if (pep->rem_length > pep->maxpacket)
 80073c8:	693b      	ldr	r3, [r7, #16]
 80073ca:	685b      	ldr	r3, [r3, #4]
 80073cc:	693a      	ldr	r2, [r7, #16]
 80073ce:	8992      	ldrh	r2, [r2, #12]
 80073d0:	4293      	cmp	r3, r2
 80073d2:	d91c      	bls.n	800740e <USBD_LL_DataInStage+0x6a>
      {
        pep->rem_length -= pep->maxpacket;
 80073d4:	693b      	ldr	r3, [r7, #16]
 80073d6:	685b      	ldr	r3, [r3, #4]
 80073d8:	693a      	ldr	r2, [r7, #16]
 80073da:	8992      	ldrh	r2, [r2, #12]
 80073dc:	1a9a      	subs	r2, r3, r2
 80073de:	693b      	ldr	r3, [r7, #16]
 80073e0:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 80073e2:	693b      	ldr	r3, [r7, #16]
 80073e4:	691b      	ldr	r3, [r3, #16]
 80073e6:	693a      	ldr	r2, [r7, #16]
 80073e8:	8992      	ldrh	r2, [r2, #12]
 80073ea:	441a      	add	r2, r3
 80073ec:	693b      	ldr	r3, [r7, #16]
 80073ee:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueSendData(pdev, pep->pbuffer, pep->rem_length);
 80073f0:	693b      	ldr	r3, [r7, #16]
 80073f2:	6919      	ldr	r1, [r3, #16]
 80073f4:	693b      	ldr	r3, [r7, #16]
 80073f6:	685b      	ldr	r3, [r3, #4]
 80073f8:	461a      	mov	r2, r3
 80073fa:	68f8      	ldr	r0, [r7, #12]
 80073fc:	f001 f8c2 	bl	8008584 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8007400:	2300      	movs	r3, #0
 8007402:	2200      	movs	r2, #0
 8007404:	2100      	movs	r1, #0
 8007406:	68f8      	ldr	r0, [r7, #12]
 8007408:	f001 fdc8 	bl	8008f9c <USBD_LL_PrepareReceive>
 800740c:	e040      	b.n	8007490 <USBD_LL_DataInStage+0xec>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800740e:	693b      	ldr	r3, [r7, #16]
 8007410:	899b      	ldrh	r3, [r3, #12]
 8007412:	461a      	mov	r2, r3
 8007414:	693b      	ldr	r3, [r7, #16]
 8007416:	685b      	ldr	r3, [r3, #4]
 8007418:	429a      	cmp	r2, r3
 800741a:	d11c      	bne.n	8007456 <USBD_LL_DataInStage+0xb2>
            (pep->total_length >= pep->maxpacket) &&
 800741c:	693b      	ldr	r3, [r7, #16]
 800741e:	681b      	ldr	r3, [r3, #0]
 8007420:	693a      	ldr	r2, [r7, #16]
 8007422:	8992      	ldrh	r2, [r2, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8007424:	4293      	cmp	r3, r2
 8007426:	d316      	bcc.n	8007456 <USBD_LL_DataInStage+0xb2>
            (pep->total_length < pdev->ep0_data_len))
 8007428:	693b      	ldr	r3, [r7, #16]
 800742a:	681a      	ldr	r2, [r3, #0]
 800742c:	68fb      	ldr	r3, [r7, #12]
 800742e:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 8007432:	429a      	cmp	r2, r3
 8007434:	d20f      	bcs.n	8007456 <USBD_LL_DataInStage+0xb2>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8007436:	2200      	movs	r2, #0
 8007438:	2100      	movs	r1, #0
 800743a:	68f8      	ldr	r0, [r7, #12]
 800743c:	f001 f8a2 	bl	8008584 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8007440:	68fb      	ldr	r3, [r7, #12]
 8007442:	2200      	movs	r2, #0
 8007444:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8007448:	2300      	movs	r3, #0
 800744a:	2200      	movs	r2, #0
 800744c:	2100      	movs	r1, #0
 800744e:	68f8      	ldr	r0, [r7, #12]
 8007450:	f001 fda4 	bl	8008f9c <USBD_LL_PrepareReceive>
 8007454:	e01c      	b.n	8007490 <USBD_LL_DataInStage+0xec>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007456:	68fb      	ldr	r3, [r7, #12]
 8007458:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800745c:	b2db      	uxtb	r3, r3
 800745e:	2b03      	cmp	r3, #3
 8007460:	d10f      	bne.n	8007482 <USBD_LL_DataInStage+0xde>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 8007462:	68fb      	ldr	r3, [r7, #12]
 8007464:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007468:	68db      	ldr	r3, [r3, #12]
 800746a:	2b00      	cmp	r3, #0
 800746c:	d009      	beq.n	8007482 <USBD_LL_DataInStage+0xde>
            {
              pdev->classId = 0U;
 800746e:	68fb      	ldr	r3, [r7, #12]
 8007470:	2200      	movs	r2, #0
 8007472:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 8007476:	68fb      	ldr	r3, [r7, #12]
 8007478:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800747c:	68db      	ldr	r3, [r3, #12]
 800747e:	68f8      	ldr	r0, [r7, #12]
 8007480:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8007482:	2180      	movs	r1, #128	@ 0x80
 8007484:	68f8      	ldr	r0, [r7, #12]
 8007486:	f001 fcdf 	bl	8008e48 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800748a:	68f8      	ldr	r0, [r7, #12]
 800748c:	f001 f8d0 	bl	8008630 <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 8007490:	68fb      	ldr	r3, [r7, #12]
 8007492:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 8007496:	2b00      	cmp	r3, #0
 8007498:	d03a      	beq.n	8007510 <USBD_LL_DataInStage+0x16c>
    {
      (void)USBD_RunTestMode(pdev);
 800749a:	68f8      	ldr	r0, [r7, #12]
 800749c:	f7ff fe30 	bl	8007100 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 80074a0:	68fb      	ldr	r3, [r7, #12]
 80074a2:	2200      	movs	r2, #0
 80074a4:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 80074a8:	e032      	b.n	8007510 <USBD_LL_DataInStage+0x16c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 80074aa:	7afb      	ldrb	r3, [r7, #11]
 80074ac:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80074b0:	b2db      	uxtb	r3, r3
 80074b2:	4619      	mov	r1, r3
 80074b4:	68f8      	ldr	r0, [r7, #12]
 80074b6:	f000 f986 	bl	80077c6 <USBD_CoreFindEP>
 80074ba:	4603      	mov	r3, r0
 80074bc:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80074be:	7dfb      	ldrb	r3, [r7, #23]
 80074c0:	2bff      	cmp	r3, #255	@ 0xff
 80074c2:	d025      	beq.n	8007510 <USBD_LL_DataInStage+0x16c>
 80074c4:	7dfb      	ldrb	r3, [r7, #23]
 80074c6:	2b00      	cmp	r3, #0
 80074c8:	d122      	bne.n	8007510 <USBD_LL_DataInStage+0x16c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80074ca:	68fb      	ldr	r3, [r7, #12]
 80074cc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80074d0:	b2db      	uxtb	r3, r3
 80074d2:	2b03      	cmp	r3, #3
 80074d4:	d11c      	bne.n	8007510 <USBD_LL_DataInStage+0x16c>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 80074d6:	7dfa      	ldrb	r2, [r7, #23]
 80074d8:	68fb      	ldr	r3, [r7, #12]
 80074da:	32ae      	adds	r2, #174	@ 0xae
 80074dc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80074e0:	695b      	ldr	r3, [r3, #20]
 80074e2:	2b00      	cmp	r3, #0
 80074e4:	d014      	beq.n	8007510 <USBD_LL_DataInStage+0x16c>
        {
          pdev->classId = idx;
 80074e6:	7dfa      	ldrb	r2, [r7, #23]
 80074e8:	68fb      	ldr	r3, [r7, #12]
 80074ea:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 80074ee:	7dfa      	ldrb	r2, [r7, #23]
 80074f0:	68fb      	ldr	r3, [r7, #12]
 80074f2:	32ae      	adds	r2, #174	@ 0xae
 80074f4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80074f8:	695b      	ldr	r3, [r3, #20]
 80074fa:	7afa      	ldrb	r2, [r7, #11]
 80074fc:	4611      	mov	r1, r2
 80074fe:	68f8      	ldr	r0, [r7, #12]
 8007500:	4798      	blx	r3
 8007502:	4603      	mov	r3, r0
 8007504:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 8007506:	7dbb      	ldrb	r3, [r7, #22]
 8007508:	2b00      	cmp	r3, #0
 800750a:	d001      	beq.n	8007510 <USBD_LL_DataInStage+0x16c>
          {
            return ret;
 800750c:	7dbb      	ldrb	r3, [r7, #22]
 800750e:	e000      	b.n	8007512 <USBD_LL_DataInStage+0x16e>
        }
      }
    }
  }

  return USBD_OK;
 8007510:	2300      	movs	r3, #0
}
 8007512:	4618      	mov	r0, r3
 8007514:	3718      	adds	r7, #24
 8007516:	46bd      	mov	sp, r7
 8007518:	bd80      	pop	{r7, pc}

0800751a <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800751a:	b580      	push	{r7, lr}
 800751c:	b084      	sub	sp, #16
 800751e:	af00      	add	r7, sp, #0
 8007520:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 8007522:	2300      	movs	r3, #0
 8007524:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	2201      	movs	r2, #1
 800752a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	2200      	movs	r2, #0
 8007532:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	2200      	movs	r2, #0
 800753a:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	2200      	movs	r2, #0
 8007540:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	2200      	movs	r2, #0
 8007548:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 800754c:	687b      	ldr	r3, [r7, #4]
 800754e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007552:	2b00      	cmp	r3, #0
 8007554:	d014      	beq.n	8007580 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800755c:	685b      	ldr	r3, [r3, #4]
 800755e:	2b00      	cmp	r3, #0
 8007560:	d00e      	beq.n	8007580 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007568:	685b      	ldr	r3, [r3, #4]
 800756a:	687a      	ldr	r2, [r7, #4]
 800756c:	6852      	ldr	r2, [r2, #4]
 800756e:	b2d2      	uxtb	r2, r2
 8007570:	4611      	mov	r1, r2
 8007572:	6878      	ldr	r0, [r7, #4]
 8007574:	4798      	blx	r3
 8007576:	4603      	mov	r3, r0
 8007578:	2b00      	cmp	r3, #0
 800757a:	d001      	beq.n	8007580 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 800757c:	2303      	movs	r3, #3
 800757e:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8007580:	2340      	movs	r3, #64	@ 0x40
 8007582:	2200      	movs	r2, #0
 8007584:	2100      	movs	r1, #0
 8007586:	6878      	ldr	r0, [r7, #4]
 8007588:	f001 fc19 	bl	8008dbe <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	2201      	movs	r2, #1
 8007590:	f883 2163 	strb.w	r2, [r3, #355]	@ 0x163

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	2240      	movs	r2, #64	@ 0x40
 8007598:	f8a3 2160 	strh.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800759c:	2340      	movs	r3, #64	@ 0x40
 800759e:	2200      	movs	r2, #0
 80075a0:	2180      	movs	r1, #128	@ 0x80
 80075a2:	6878      	ldr	r0, [r7, #4]
 80075a4:	f001 fc0b 	bl	8008dbe <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 80075a8:	687b      	ldr	r3, [r7, #4]
 80075aa:	2201      	movs	r2, #1
 80075ac:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	2240      	movs	r2, #64	@ 0x40
 80075b4:	841a      	strh	r2, [r3, #32]

  return ret;
 80075b6:	7bfb      	ldrb	r3, [r7, #15]
}
 80075b8:	4618      	mov	r0, r3
 80075ba:	3710      	adds	r7, #16
 80075bc:	46bd      	mov	sp, r7
 80075be:	bd80      	pop	{r7, pc}

080075c0 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 80075c0:	b480      	push	{r7}
 80075c2:	b083      	sub	sp, #12
 80075c4:	af00      	add	r7, sp, #0
 80075c6:	6078      	str	r0, [r7, #4]
 80075c8:	460b      	mov	r3, r1
 80075ca:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	78fa      	ldrb	r2, [r7, #3]
 80075d0:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 80075d2:	2300      	movs	r3, #0
}
 80075d4:	4618      	mov	r0, r3
 80075d6:	370c      	adds	r7, #12
 80075d8:	46bd      	mov	sp, r7
 80075da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075de:	4770      	bx	lr

080075e0 <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 80075e0:	b480      	push	{r7}
 80075e2:	b083      	sub	sp, #12
 80075e4:	af00      	add	r7, sp, #0
 80075e6:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 80075e8:	687b      	ldr	r3, [r7, #4]
 80075ea:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80075ee:	b2db      	uxtb	r3, r3
 80075f0:	2b04      	cmp	r3, #4
 80075f2:	d006      	beq.n	8007602 <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80075fa:	b2da      	uxtb	r2, r3
 80075fc:	687b      	ldr	r3, [r7, #4]
 80075fe:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	2204      	movs	r2, #4
 8007606:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 800760a:	2300      	movs	r3, #0
}
 800760c:	4618      	mov	r0, r3
 800760e:	370c      	adds	r7, #12
 8007610:	46bd      	mov	sp, r7
 8007612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007616:	4770      	bx	lr

08007618 <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8007618:	b480      	push	{r7}
 800761a:	b083      	sub	sp, #12
 800761c:	af00      	add	r7, sp, #0
 800761e:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8007620:	687b      	ldr	r3, [r7, #4]
 8007622:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007626:	b2db      	uxtb	r3, r3
 8007628:	2b04      	cmp	r3, #4
 800762a:	d106      	bne.n	800763a <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800762c:	687b      	ldr	r3, [r7, #4]
 800762e:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 8007632:	b2da      	uxtb	r2, r3
 8007634:	687b      	ldr	r3, [r7, #4]
 8007636:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 800763a:	2300      	movs	r3, #0
}
 800763c:	4618      	mov	r0, r3
 800763e:	370c      	adds	r7, #12
 8007640:	46bd      	mov	sp, r7
 8007642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007646:	4770      	bx	lr

08007648 <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8007648:	b580      	push	{r7, lr}
 800764a:	b082      	sub	sp, #8
 800764c:	af00      	add	r7, sp, #0
 800764e:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007656:	b2db      	uxtb	r3, r3
 8007658:	2b03      	cmp	r3, #3
 800765a:	d110      	bne.n	800767e <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007662:	2b00      	cmp	r3, #0
 8007664:	d00b      	beq.n	800767e <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 8007666:	687b      	ldr	r3, [r7, #4]
 8007668:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800766c:	69db      	ldr	r3, [r3, #28]
 800766e:	2b00      	cmp	r3, #0
 8007670:	d005      	beq.n	800767e <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007678:	69db      	ldr	r3, [r3, #28]
 800767a:	6878      	ldr	r0, [r7, #4]
 800767c:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 800767e:	2300      	movs	r3, #0
}
 8007680:	4618      	mov	r0, r3
 8007682:	3708      	adds	r7, #8
 8007684:	46bd      	mov	sp, r7
 8007686:	bd80      	pop	{r7, pc}

08007688 <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 8007688:	b580      	push	{r7, lr}
 800768a:	b082      	sub	sp, #8
 800768c:	af00      	add	r7, sp, #0
 800768e:	6078      	str	r0, [r7, #4]
 8007690:	460b      	mov	r3, r1
 8007692:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	32ae      	adds	r2, #174	@ 0xae
 800769e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80076a2:	2b00      	cmp	r3, #0
 80076a4:	d101      	bne.n	80076aa <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 80076a6:	2303      	movs	r3, #3
 80076a8:	e01c      	b.n	80076e4 <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80076b0:	b2db      	uxtb	r3, r3
 80076b2:	2b03      	cmp	r3, #3
 80076b4:	d115      	bne.n	80076e2 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80076bc:	687b      	ldr	r3, [r7, #4]
 80076be:	32ae      	adds	r2, #174	@ 0xae
 80076c0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80076c4:	6a1b      	ldr	r3, [r3, #32]
 80076c6:	2b00      	cmp	r3, #0
 80076c8:	d00b      	beq.n	80076e2 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 80076ca:	687b      	ldr	r3, [r7, #4]
 80076cc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	32ae      	adds	r2, #174	@ 0xae
 80076d4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80076d8:	6a1b      	ldr	r3, [r3, #32]
 80076da:	78fa      	ldrb	r2, [r7, #3]
 80076dc:	4611      	mov	r1, r2
 80076de:	6878      	ldr	r0, [r7, #4]
 80076e0:	4798      	blx	r3
    }
  }

  return USBD_OK;
 80076e2:	2300      	movs	r3, #0
}
 80076e4:	4618      	mov	r0, r3
 80076e6:	3708      	adds	r7, #8
 80076e8:	46bd      	mov	sp, r7
 80076ea:	bd80      	pop	{r7, pc}

080076ec <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 80076ec:	b580      	push	{r7, lr}
 80076ee:	b082      	sub	sp, #8
 80076f0:	af00      	add	r7, sp, #0
 80076f2:	6078      	str	r0, [r7, #4]
 80076f4:	460b      	mov	r3, r1
 80076f6:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 80076f8:	687b      	ldr	r3, [r7, #4]
 80076fa:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	32ae      	adds	r2, #174	@ 0xae
 8007702:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007706:	2b00      	cmp	r3, #0
 8007708:	d101      	bne.n	800770e <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 800770a:	2303      	movs	r3, #3
 800770c:	e01c      	b.n	8007748 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800770e:	687b      	ldr	r3, [r7, #4]
 8007710:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007714:	b2db      	uxtb	r3, r3
 8007716:	2b03      	cmp	r3, #3
 8007718:	d115      	bne.n	8007746 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 800771a:	687b      	ldr	r3, [r7, #4]
 800771c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007720:	687b      	ldr	r3, [r7, #4]
 8007722:	32ae      	adds	r2, #174	@ 0xae
 8007724:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007728:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800772a:	2b00      	cmp	r3, #0
 800772c:	d00b      	beq.n	8007746 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	32ae      	adds	r2, #174	@ 0xae
 8007738:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800773c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800773e:	78fa      	ldrb	r2, [r7, #3]
 8007740:	4611      	mov	r1, r2
 8007742:	6878      	ldr	r0, [r7, #4]
 8007744:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8007746:	2300      	movs	r3, #0
}
 8007748:	4618      	mov	r0, r3
 800774a:	3708      	adds	r7, #8
 800774c:	46bd      	mov	sp, r7
 800774e:	bd80      	pop	{r7, pc}

08007750 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 8007750:	b480      	push	{r7}
 8007752:	b083      	sub	sp, #12
 8007754:	af00      	add	r7, sp, #0
 8007756:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8007758:	2300      	movs	r3, #0
}
 800775a:	4618      	mov	r0, r3
 800775c:	370c      	adds	r7, #12
 800775e:	46bd      	mov	sp, r7
 8007760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007764:	4770      	bx	lr

08007766 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 8007766:	b580      	push	{r7, lr}
 8007768:	b084      	sub	sp, #16
 800776a:	af00      	add	r7, sp, #0
 800776c:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 800776e:	2300      	movs	r3, #0
 8007770:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8007772:	687b      	ldr	r3, [r7, #4]
 8007774:	2201      	movs	r2, #1
 8007776:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007780:	2b00      	cmp	r3, #0
 8007782:	d00e      	beq.n	80077a2 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 8007784:	687b      	ldr	r3, [r7, #4]
 8007786:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800778a:	685b      	ldr	r3, [r3, #4]
 800778c:	687a      	ldr	r2, [r7, #4]
 800778e:	6852      	ldr	r2, [r2, #4]
 8007790:	b2d2      	uxtb	r2, r2
 8007792:	4611      	mov	r1, r2
 8007794:	6878      	ldr	r0, [r7, #4]
 8007796:	4798      	blx	r3
 8007798:	4603      	mov	r3, r0
 800779a:	2b00      	cmp	r3, #0
 800779c:	d001      	beq.n	80077a2 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 800779e:	2303      	movs	r3, #3
 80077a0:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 80077a2:	7bfb      	ldrb	r3, [r7, #15]
}
 80077a4:	4618      	mov	r0, r3
 80077a6:	3710      	adds	r7, #16
 80077a8:	46bd      	mov	sp, r7
 80077aa:	bd80      	pop	{r7, pc}

080077ac <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 80077ac:	b480      	push	{r7}
 80077ae:	b083      	sub	sp, #12
 80077b0:	af00      	add	r7, sp, #0
 80077b2:	6078      	str	r0, [r7, #4]
 80077b4:	460b      	mov	r3, r1
 80077b6:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 80077b8:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 80077ba:	4618      	mov	r0, r3
 80077bc:	370c      	adds	r7, #12
 80077be:	46bd      	mov	sp, r7
 80077c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077c4:	4770      	bx	lr

080077c6 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 80077c6:	b480      	push	{r7}
 80077c8:	b083      	sub	sp, #12
 80077ca:	af00      	add	r7, sp, #0
 80077cc:	6078      	str	r0, [r7, #4]
 80077ce:	460b      	mov	r3, r1
 80077d0:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 80077d2:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 80077d4:	4618      	mov	r0, r3
 80077d6:	370c      	adds	r7, #12
 80077d8:	46bd      	mov	sp, r7
 80077da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077de:	4770      	bx	lr

080077e0 <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 80077e0:	b580      	push	{r7, lr}
 80077e2:	b086      	sub	sp, #24
 80077e4:	af00      	add	r7, sp, #0
 80077e6:	6078      	str	r0, [r7, #4]
 80077e8:	460b      	mov	r3, r1
 80077ea:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 80077f4:	2300      	movs	r3, #0
 80077f6:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 80077f8:	68fb      	ldr	r3, [r7, #12]
 80077fa:	885b      	ldrh	r3, [r3, #2]
 80077fc:	b29b      	uxth	r3, r3
 80077fe:	68fa      	ldr	r2, [r7, #12]
 8007800:	7812      	ldrb	r2, [r2, #0]
 8007802:	4293      	cmp	r3, r2
 8007804:	d91f      	bls.n	8007846 <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 8007806:	68fb      	ldr	r3, [r7, #12]
 8007808:	781b      	ldrb	r3, [r3, #0]
 800780a:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 800780c:	e013      	b.n	8007836 <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 800780e:	f107 030a 	add.w	r3, r7, #10
 8007812:	4619      	mov	r1, r3
 8007814:	6978      	ldr	r0, [r7, #20]
 8007816:	f000 f81b 	bl	8007850 <USBD_GetNextDesc>
 800781a:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800781c:	697b      	ldr	r3, [r7, #20]
 800781e:	785b      	ldrb	r3, [r3, #1]
 8007820:	2b05      	cmp	r3, #5
 8007822:	d108      	bne.n	8007836 <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 8007824:	697b      	ldr	r3, [r7, #20]
 8007826:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 8007828:	693b      	ldr	r3, [r7, #16]
 800782a:	789b      	ldrb	r3, [r3, #2]
 800782c:	78fa      	ldrb	r2, [r7, #3]
 800782e:	429a      	cmp	r2, r3
 8007830:	d008      	beq.n	8007844 <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 8007832:	2300      	movs	r3, #0
 8007834:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 8007836:	68fb      	ldr	r3, [r7, #12]
 8007838:	885b      	ldrh	r3, [r3, #2]
 800783a:	b29a      	uxth	r2, r3
 800783c:	897b      	ldrh	r3, [r7, #10]
 800783e:	429a      	cmp	r2, r3
 8007840:	d8e5      	bhi.n	800780e <USBD_GetEpDesc+0x2e>
 8007842:	e000      	b.n	8007846 <USBD_GetEpDesc+0x66>
          break;
 8007844:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 8007846:	693b      	ldr	r3, [r7, #16]
}
 8007848:	4618      	mov	r0, r3
 800784a:	3718      	adds	r7, #24
 800784c:	46bd      	mov	sp, r7
 800784e:	bd80      	pop	{r7, pc}

08007850 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 8007850:	b480      	push	{r7}
 8007852:	b085      	sub	sp, #20
 8007854:	af00      	add	r7, sp, #0
 8007856:	6078      	str	r0, [r7, #4]
 8007858:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 800785a:	687b      	ldr	r3, [r7, #4]
 800785c:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 800785e:	683b      	ldr	r3, [r7, #0]
 8007860:	881b      	ldrh	r3, [r3, #0]
 8007862:	68fa      	ldr	r2, [r7, #12]
 8007864:	7812      	ldrb	r2, [r2, #0]
 8007866:	4413      	add	r3, r2
 8007868:	b29a      	uxth	r2, r3
 800786a:	683b      	ldr	r3, [r7, #0]
 800786c:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 800786e:	68fb      	ldr	r3, [r7, #12]
 8007870:	781b      	ldrb	r3, [r3, #0]
 8007872:	461a      	mov	r2, r3
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	4413      	add	r3, r2
 8007878:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800787a:	68fb      	ldr	r3, [r7, #12]
}
 800787c:	4618      	mov	r0, r3
 800787e:	3714      	adds	r7, #20
 8007880:	46bd      	mov	sp, r7
 8007882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007886:	4770      	bx	lr

08007888 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 8007888:	b480      	push	{r7}
 800788a:	b087      	sub	sp, #28
 800788c:	af00      	add	r7, sp, #0
 800788e:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8007894:	697b      	ldr	r3, [r7, #20]
 8007896:	781b      	ldrb	r3, [r3, #0]
 8007898:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800789a:	697b      	ldr	r3, [r7, #20]
 800789c:	3301      	adds	r3, #1
 800789e:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 80078a0:	697b      	ldr	r3, [r7, #20]
 80078a2:	781b      	ldrb	r3, [r3, #0]
 80078a4:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 80078a6:	8a3b      	ldrh	r3, [r7, #16]
 80078a8:	021b      	lsls	r3, r3, #8
 80078aa:	b21a      	sxth	r2, r3
 80078ac:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80078b0:	4313      	orrs	r3, r2
 80078b2:	b21b      	sxth	r3, r3
 80078b4:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 80078b6:	89fb      	ldrh	r3, [r7, #14]
}
 80078b8:	4618      	mov	r0, r3
 80078ba:	371c      	adds	r7, #28
 80078bc:	46bd      	mov	sp, r7
 80078be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078c2:	4770      	bx	lr

080078c4 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80078c4:	b580      	push	{r7, lr}
 80078c6:	b084      	sub	sp, #16
 80078c8:	af00      	add	r7, sp, #0
 80078ca:	6078      	str	r0, [r7, #4]
 80078cc:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80078ce:	2300      	movs	r3, #0
 80078d0:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80078d2:	683b      	ldr	r3, [r7, #0]
 80078d4:	781b      	ldrb	r3, [r3, #0]
 80078d6:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80078da:	2b40      	cmp	r3, #64	@ 0x40
 80078dc:	d005      	beq.n	80078ea <USBD_StdDevReq+0x26>
 80078de:	2b40      	cmp	r3, #64	@ 0x40
 80078e0:	d857      	bhi.n	8007992 <USBD_StdDevReq+0xce>
 80078e2:	2b00      	cmp	r3, #0
 80078e4:	d00f      	beq.n	8007906 <USBD_StdDevReq+0x42>
 80078e6:	2b20      	cmp	r3, #32
 80078e8:	d153      	bne.n	8007992 <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 80078ea:	687b      	ldr	r3, [r7, #4]
 80078ec:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	32ae      	adds	r2, #174	@ 0xae
 80078f4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80078f8:	689b      	ldr	r3, [r3, #8]
 80078fa:	6839      	ldr	r1, [r7, #0]
 80078fc:	6878      	ldr	r0, [r7, #4]
 80078fe:	4798      	blx	r3
 8007900:	4603      	mov	r3, r0
 8007902:	73fb      	strb	r3, [r7, #15]
      break;
 8007904:	e04a      	b.n	800799c <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8007906:	683b      	ldr	r3, [r7, #0]
 8007908:	785b      	ldrb	r3, [r3, #1]
 800790a:	2b09      	cmp	r3, #9
 800790c:	d83b      	bhi.n	8007986 <USBD_StdDevReq+0xc2>
 800790e:	a201      	add	r2, pc, #4	@ (adr r2, 8007914 <USBD_StdDevReq+0x50>)
 8007910:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007914:	08007969 	.word	0x08007969
 8007918:	0800797d 	.word	0x0800797d
 800791c:	08007987 	.word	0x08007987
 8007920:	08007973 	.word	0x08007973
 8007924:	08007987 	.word	0x08007987
 8007928:	08007947 	.word	0x08007947
 800792c:	0800793d 	.word	0x0800793d
 8007930:	08007987 	.word	0x08007987
 8007934:	0800795f 	.word	0x0800795f
 8007938:	08007951 	.word	0x08007951
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800793c:	6839      	ldr	r1, [r7, #0]
 800793e:	6878      	ldr	r0, [r7, #4]
 8007940:	f000 fa3e 	bl	8007dc0 <USBD_GetDescriptor>
          break;
 8007944:	e024      	b.n	8007990 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8007946:	6839      	ldr	r1, [r7, #0]
 8007948:	6878      	ldr	r0, [r7, #4]
 800794a:	f000 fba3 	bl	8008094 <USBD_SetAddress>
          break;
 800794e:	e01f      	b.n	8007990 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8007950:	6839      	ldr	r1, [r7, #0]
 8007952:	6878      	ldr	r0, [r7, #4]
 8007954:	f000 fbe2 	bl	800811c <USBD_SetConfig>
 8007958:	4603      	mov	r3, r0
 800795a:	73fb      	strb	r3, [r7, #15]
          break;
 800795c:	e018      	b.n	8007990 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800795e:	6839      	ldr	r1, [r7, #0]
 8007960:	6878      	ldr	r0, [r7, #4]
 8007962:	f000 fc85 	bl	8008270 <USBD_GetConfig>
          break;
 8007966:	e013      	b.n	8007990 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8007968:	6839      	ldr	r1, [r7, #0]
 800796a:	6878      	ldr	r0, [r7, #4]
 800796c:	f000 fcb6 	bl	80082dc <USBD_GetStatus>
          break;
 8007970:	e00e      	b.n	8007990 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8007972:	6839      	ldr	r1, [r7, #0]
 8007974:	6878      	ldr	r0, [r7, #4]
 8007976:	f000 fce5 	bl	8008344 <USBD_SetFeature>
          break;
 800797a:	e009      	b.n	8007990 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800797c:	6839      	ldr	r1, [r7, #0]
 800797e:	6878      	ldr	r0, [r7, #4]
 8007980:	f000 fd09 	bl	8008396 <USBD_ClrFeature>
          break;
 8007984:	e004      	b.n	8007990 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 8007986:	6839      	ldr	r1, [r7, #0]
 8007988:	6878      	ldr	r0, [r7, #4]
 800798a:	f000 fd60 	bl	800844e <USBD_CtlError>
          break;
 800798e:	bf00      	nop
      }
      break;
 8007990:	e004      	b.n	800799c <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 8007992:	6839      	ldr	r1, [r7, #0]
 8007994:	6878      	ldr	r0, [r7, #4]
 8007996:	f000 fd5a 	bl	800844e <USBD_CtlError>
      break;
 800799a:	bf00      	nop
  }

  return ret;
 800799c:	7bfb      	ldrb	r3, [r7, #15]
}
 800799e:	4618      	mov	r0, r3
 80079a0:	3710      	adds	r7, #16
 80079a2:	46bd      	mov	sp, r7
 80079a4:	bd80      	pop	{r7, pc}
 80079a6:	bf00      	nop

080079a8 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80079a8:	b580      	push	{r7, lr}
 80079aa:	b084      	sub	sp, #16
 80079ac:	af00      	add	r7, sp, #0
 80079ae:	6078      	str	r0, [r7, #4]
 80079b0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80079b2:	2300      	movs	r3, #0
 80079b4:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80079b6:	683b      	ldr	r3, [r7, #0]
 80079b8:	781b      	ldrb	r3, [r3, #0]
 80079ba:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80079be:	2b40      	cmp	r3, #64	@ 0x40
 80079c0:	d005      	beq.n	80079ce <USBD_StdItfReq+0x26>
 80079c2:	2b40      	cmp	r3, #64	@ 0x40
 80079c4:	d852      	bhi.n	8007a6c <USBD_StdItfReq+0xc4>
 80079c6:	2b00      	cmp	r3, #0
 80079c8:	d001      	beq.n	80079ce <USBD_StdItfReq+0x26>
 80079ca:	2b20      	cmp	r3, #32
 80079cc:	d14e      	bne.n	8007a6c <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 80079ce:	687b      	ldr	r3, [r7, #4]
 80079d0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80079d4:	b2db      	uxtb	r3, r3
 80079d6:	3b01      	subs	r3, #1
 80079d8:	2b02      	cmp	r3, #2
 80079da:	d840      	bhi.n	8007a5e <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 80079dc:	683b      	ldr	r3, [r7, #0]
 80079de:	889b      	ldrh	r3, [r3, #4]
 80079e0:	b2db      	uxtb	r3, r3
 80079e2:	2b01      	cmp	r3, #1
 80079e4:	d836      	bhi.n	8007a54 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 80079e6:	683b      	ldr	r3, [r7, #0]
 80079e8:	889b      	ldrh	r3, [r3, #4]
 80079ea:	b2db      	uxtb	r3, r3
 80079ec:	4619      	mov	r1, r3
 80079ee:	6878      	ldr	r0, [r7, #4]
 80079f0:	f7ff fedc 	bl	80077ac <USBD_CoreFindIF>
 80079f4:	4603      	mov	r3, r0
 80079f6:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80079f8:	7bbb      	ldrb	r3, [r7, #14]
 80079fa:	2bff      	cmp	r3, #255	@ 0xff
 80079fc:	d01d      	beq.n	8007a3a <USBD_StdItfReq+0x92>
 80079fe:	7bbb      	ldrb	r3, [r7, #14]
 8007a00:	2b00      	cmp	r3, #0
 8007a02:	d11a      	bne.n	8007a3a <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 8007a04:	7bba      	ldrb	r2, [r7, #14]
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	32ae      	adds	r2, #174	@ 0xae
 8007a0a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007a0e:	689b      	ldr	r3, [r3, #8]
 8007a10:	2b00      	cmp	r3, #0
 8007a12:	d00f      	beq.n	8007a34 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 8007a14:	7bba      	ldrb	r2, [r7, #14]
 8007a16:	687b      	ldr	r3, [r7, #4]
 8007a18:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8007a1c:	7bba      	ldrb	r2, [r7, #14]
 8007a1e:	687b      	ldr	r3, [r7, #4]
 8007a20:	32ae      	adds	r2, #174	@ 0xae
 8007a22:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007a26:	689b      	ldr	r3, [r3, #8]
 8007a28:	6839      	ldr	r1, [r7, #0]
 8007a2a:	6878      	ldr	r0, [r7, #4]
 8007a2c:	4798      	blx	r3
 8007a2e:	4603      	mov	r3, r0
 8007a30:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8007a32:	e004      	b.n	8007a3e <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 8007a34:	2303      	movs	r3, #3
 8007a36:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8007a38:	e001      	b.n	8007a3e <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 8007a3a:	2303      	movs	r3, #3
 8007a3c:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8007a3e:	683b      	ldr	r3, [r7, #0]
 8007a40:	88db      	ldrh	r3, [r3, #6]
 8007a42:	2b00      	cmp	r3, #0
 8007a44:	d110      	bne.n	8007a68 <USBD_StdItfReq+0xc0>
 8007a46:	7bfb      	ldrb	r3, [r7, #15]
 8007a48:	2b00      	cmp	r3, #0
 8007a4a:	d10d      	bne.n	8007a68 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 8007a4c:	6878      	ldr	r0, [r7, #4]
 8007a4e:	f000 fddc 	bl	800860a <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8007a52:	e009      	b.n	8007a68 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 8007a54:	6839      	ldr	r1, [r7, #0]
 8007a56:	6878      	ldr	r0, [r7, #4]
 8007a58:	f000 fcf9 	bl	800844e <USBD_CtlError>
          break;
 8007a5c:	e004      	b.n	8007a68 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 8007a5e:	6839      	ldr	r1, [r7, #0]
 8007a60:	6878      	ldr	r0, [r7, #4]
 8007a62:	f000 fcf4 	bl	800844e <USBD_CtlError>
          break;
 8007a66:	e000      	b.n	8007a6a <USBD_StdItfReq+0xc2>
          break;
 8007a68:	bf00      	nop
      }
      break;
 8007a6a:	e004      	b.n	8007a76 <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 8007a6c:	6839      	ldr	r1, [r7, #0]
 8007a6e:	6878      	ldr	r0, [r7, #4]
 8007a70:	f000 fced 	bl	800844e <USBD_CtlError>
      break;
 8007a74:	bf00      	nop
  }

  return ret;
 8007a76:	7bfb      	ldrb	r3, [r7, #15]
}
 8007a78:	4618      	mov	r0, r3
 8007a7a:	3710      	adds	r7, #16
 8007a7c:	46bd      	mov	sp, r7
 8007a7e:	bd80      	pop	{r7, pc}

08007a80 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007a80:	b580      	push	{r7, lr}
 8007a82:	b084      	sub	sp, #16
 8007a84:	af00      	add	r7, sp, #0
 8007a86:	6078      	str	r0, [r7, #4]
 8007a88:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 8007a8a:	2300      	movs	r3, #0
 8007a8c:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 8007a8e:	683b      	ldr	r3, [r7, #0]
 8007a90:	889b      	ldrh	r3, [r3, #4]
 8007a92:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007a94:	683b      	ldr	r3, [r7, #0]
 8007a96:	781b      	ldrb	r3, [r3, #0]
 8007a98:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8007a9c:	2b40      	cmp	r3, #64	@ 0x40
 8007a9e:	d007      	beq.n	8007ab0 <USBD_StdEPReq+0x30>
 8007aa0:	2b40      	cmp	r3, #64	@ 0x40
 8007aa2:	f200 8181 	bhi.w	8007da8 <USBD_StdEPReq+0x328>
 8007aa6:	2b00      	cmp	r3, #0
 8007aa8:	d02a      	beq.n	8007b00 <USBD_StdEPReq+0x80>
 8007aaa:	2b20      	cmp	r3, #32
 8007aac:	f040 817c 	bne.w	8007da8 <USBD_StdEPReq+0x328>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 8007ab0:	7bbb      	ldrb	r3, [r7, #14]
 8007ab2:	4619      	mov	r1, r3
 8007ab4:	6878      	ldr	r0, [r7, #4]
 8007ab6:	f7ff fe86 	bl	80077c6 <USBD_CoreFindEP>
 8007aba:	4603      	mov	r3, r0
 8007abc:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8007abe:	7b7b      	ldrb	r3, [r7, #13]
 8007ac0:	2bff      	cmp	r3, #255	@ 0xff
 8007ac2:	f000 8176 	beq.w	8007db2 <USBD_StdEPReq+0x332>
 8007ac6:	7b7b      	ldrb	r3, [r7, #13]
 8007ac8:	2b00      	cmp	r3, #0
 8007aca:	f040 8172 	bne.w	8007db2 <USBD_StdEPReq+0x332>
      {
        pdev->classId = idx;
 8007ace:	7b7a      	ldrb	r2, [r7, #13]
 8007ad0:	687b      	ldr	r3, [r7, #4]
 8007ad2:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 8007ad6:	7b7a      	ldrb	r2, [r7, #13]
 8007ad8:	687b      	ldr	r3, [r7, #4]
 8007ada:	32ae      	adds	r2, #174	@ 0xae
 8007adc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007ae0:	689b      	ldr	r3, [r3, #8]
 8007ae2:	2b00      	cmp	r3, #0
 8007ae4:	f000 8165 	beq.w	8007db2 <USBD_StdEPReq+0x332>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 8007ae8:	7b7a      	ldrb	r2, [r7, #13]
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	32ae      	adds	r2, #174	@ 0xae
 8007aee:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007af2:	689b      	ldr	r3, [r3, #8]
 8007af4:	6839      	ldr	r1, [r7, #0]
 8007af6:	6878      	ldr	r0, [r7, #4]
 8007af8:	4798      	blx	r3
 8007afa:	4603      	mov	r3, r0
 8007afc:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8007afe:	e158      	b.n	8007db2 <USBD_StdEPReq+0x332>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8007b00:	683b      	ldr	r3, [r7, #0]
 8007b02:	785b      	ldrb	r3, [r3, #1]
 8007b04:	2b03      	cmp	r3, #3
 8007b06:	d008      	beq.n	8007b1a <USBD_StdEPReq+0x9a>
 8007b08:	2b03      	cmp	r3, #3
 8007b0a:	f300 8147 	bgt.w	8007d9c <USBD_StdEPReq+0x31c>
 8007b0e:	2b00      	cmp	r3, #0
 8007b10:	f000 809b 	beq.w	8007c4a <USBD_StdEPReq+0x1ca>
 8007b14:	2b01      	cmp	r3, #1
 8007b16:	d03c      	beq.n	8007b92 <USBD_StdEPReq+0x112>
 8007b18:	e140      	b.n	8007d9c <USBD_StdEPReq+0x31c>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007b20:	b2db      	uxtb	r3, r3
 8007b22:	2b02      	cmp	r3, #2
 8007b24:	d002      	beq.n	8007b2c <USBD_StdEPReq+0xac>
 8007b26:	2b03      	cmp	r3, #3
 8007b28:	d016      	beq.n	8007b58 <USBD_StdEPReq+0xd8>
 8007b2a:	e02c      	b.n	8007b86 <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8007b2c:	7bbb      	ldrb	r3, [r7, #14]
 8007b2e:	2b00      	cmp	r3, #0
 8007b30:	d00d      	beq.n	8007b4e <USBD_StdEPReq+0xce>
 8007b32:	7bbb      	ldrb	r3, [r7, #14]
 8007b34:	2b80      	cmp	r3, #128	@ 0x80
 8007b36:	d00a      	beq.n	8007b4e <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8007b38:	7bbb      	ldrb	r3, [r7, #14]
 8007b3a:	4619      	mov	r1, r3
 8007b3c:	6878      	ldr	r0, [r7, #4]
 8007b3e:	f001 f983 	bl	8008e48 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8007b42:	2180      	movs	r1, #128	@ 0x80
 8007b44:	6878      	ldr	r0, [r7, #4]
 8007b46:	f001 f97f 	bl	8008e48 <USBD_LL_StallEP>
 8007b4a:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8007b4c:	e020      	b.n	8007b90 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 8007b4e:	6839      	ldr	r1, [r7, #0]
 8007b50:	6878      	ldr	r0, [r7, #4]
 8007b52:	f000 fc7c 	bl	800844e <USBD_CtlError>
              break;
 8007b56:	e01b      	b.n	8007b90 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8007b58:	683b      	ldr	r3, [r7, #0]
 8007b5a:	885b      	ldrh	r3, [r3, #2]
 8007b5c:	2b00      	cmp	r3, #0
 8007b5e:	d10e      	bne.n	8007b7e <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8007b60:	7bbb      	ldrb	r3, [r7, #14]
 8007b62:	2b00      	cmp	r3, #0
 8007b64:	d00b      	beq.n	8007b7e <USBD_StdEPReq+0xfe>
 8007b66:	7bbb      	ldrb	r3, [r7, #14]
 8007b68:	2b80      	cmp	r3, #128	@ 0x80
 8007b6a:	d008      	beq.n	8007b7e <USBD_StdEPReq+0xfe>
 8007b6c:	683b      	ldr	r3, [r7, #0]
 8007b6e:	88db      	ldrh	r3, [r3, #6]
 8007b70:	2b00      	cmp	r3, #0
 8007b72:	d104      	bne.n	8007b7e <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8007b74:	7bbb      	ldrb	r3, [r7, #14]
 8007b76:	4619      	mov	r1, r3
 8007b78:	6878      	ldr	r0, [r7, #4]
 8007b7a:	f001 f965 	bl	8008e48 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 8007b7e:	6878      	ldr	r0, [r7, #4]
 8007b80:	f000 fd43 	bl	800860a <USBD_CtlSendStatus>

              break;
 8007b84:	e004      	b.n	8007b90 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 8007b86:	6839      	ldr	r1, [r7, #0]
 8007b88:	6878      	ldr	r0, [r7, #4]
 8007b8a:	f000 fc60 	bl	800844e <USBD_CtlError>
              break;
 8007b8e:	bf00      	nop
          }
          break;
 8007b90:	e109      	b.n	8007da6 <USBD_StdEPReq+0x326>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8007b92:	687b      	ldr	r3, [r7, #4]
 8007b94:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007b98:	b2db      	uxtb	r3, r3
 8007b9a:	2b02      	cmp	r3, #2
 8007b9c:	d002      	beq.n	8007ba4 <USBD_StdEPReq+0x124>
 8007b9e:	2b03      	cmp	r3, #3
 8007ba0:	d016      	beq.n	8007bd0 <USBD_StdEPReq+0x150>
 8007ba2:	e04b      	b.n	8007c3c <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8007ba4:	7bbb      	ldrb	r3, [r7, #14]
 8007ba6:	2b00      	cmp	r3, #0
 8007ba8:	d00d      	beq.n	8007bc6 <USBD_StdEPReq+0x146>
 8007baa:	7bbb      	ldrb	r3, [r7, #14]
 8007bac:	2b80      	cmp	r3, #128	@ 0x80
 8007bae:	d00a      	beq.n	8007bc6 <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8007bb0:	7bbb      	ldrb	r3, [r7, #14]
 8007bb2:	4619      	mov	r1, r3
 8007bb4:	6878      	ldr	r0, [r7, #4]
 8007bb6:	f001 f947 	bl	8008e48 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8007bba:	2180      	movs	r1, #128	@ 0x80
 8007bbc:	6878      	ldr	r0, [r7, #4]
 8007bbe:	f001 f943 	bl	8008e48 <USBD_LL_StallEP>
 8007bc2:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8007bc4:	e040      	b.n	8007c48 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 8007bc6:	6839      	ldr	r1, [r7, #0]
 8007bc8:	6878      	ldr	r0, [r7, #4]
 8007bca:	f000 fc40 	bl	800844e <USBD_CtlError>
              break;
 8007bce:	e03b      	b.n	8007c48 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8007bd0:	683b      	ldr	r3, [r7, #0]
 8007bd2:	885b      	ldrh	r3, [r3, #2]
 8007bd4:	2b00      	cmp	r3, #0
 8007bd6:	d136      	bne.n	8007c46 <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8007bd8:	7bbb      	ldrb	r3, [r7, #14]
 8007bda:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007bde:	2b00      	cmp	r3, #0
 8007be0:	d004      	beq.n	8007bec <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8007be2:	7bbb      	ldrb	r3, [r7, #14]
 8007be4:	4619      	mov	r1, r3
 8007be6:	6878      	ldr	r0, [r7, #4]
 8007be8:	f001 f94d 	bl	8008e86 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8007bec:	6878      	ldr	r0, [r7, #4]
 8007bee:	f000 fd0c 	bl	800860a <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 8007bf2:	7bbb      	ldrb	r3, [r7, #14]
 8007bf4:	4619      	mov	r1, r3
 8007bf6:	6878      	ldr	r0, [r7, #4]
 8007bf8:	f7ff fde5 	bl	80077c6 <USBD_CoreFindEP>
 8007bfc:	4603      	mov	r3, r0
 8007bfe:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8007c00:	7b7b      	ldrb	r3, [r7, #13]
 8007c02:	2bff      	cmp	r3, #255	@ 0xff
 8007c04:	d01f      	beq.n	8007c46 <USBD_StdEPReq+0x1c6>
 8007c06:	7b7b      	ldrb	r3, [r7, #13]
 8007c08:	2b00      	cmp	r3, #0
 8007c0a:	d11c      	bne.n	8007c46 <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 8007c0c:	7b7a      	ldrb	r2, [r7, #13]
 8007c0e:	687b      	ldr	r3, [r7, #4]
 8007c10:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 8007c14:	7b7a      	ldrb	r2, [r7, #13]
 8007c16:	687b      	ldr	r3, [r7, #4]
 8007c18:	32ae      	adds	r2, #174	@ 0xae
 8007c1a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007c1e:	689b      	ldr	r3, [r3, #8]
 8007c20:	2b00      	cmp	r3, #0
 8007c22:	d010      	beq.n	8007c46 <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8007c24:	7b7a      	ldrb	r2, [r7, #13]
 8007c26:	687b      	ldr	r3, [r7, #4]
 8007c28:	32ae      	adds	r2, #174	@ 0xae
 8007c2a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007c2e:	689b      	ldr	r3, [r3, #8]
 8007c30:	6839      	ldr	r1, [r7, #0]
 8007c32:	6878      	ldr	r0, [r7, #4]
 8007c34:	4798      	blx	r3
 8007c36:	4603      	mov	r3, r0
 8007c38:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 8007c3a:	e004      	b.n	8007c46 <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 8007c3c:	6839      	ldr	r1, [r7, #0]
 8007c3e:	6878      	ldr	r0, [r7, #4]
 8007c40:	f000 fc05 	bl	800844e <USBD_CtlError>
              break;
 8007c44:	e000      	b.n	8007c48 <USBD_StdEPReq+0x1c8>
              break;
 8007c46:	bf00      	nop
          }
          break;
 8007c48:	e0ad      	b.n	8007da6 <USBD_StdEPReq+0x326>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8007c4a:	687b      	ldr	r3, [r7, #4]
 8007c4c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007c50:	b2db      	uxtb	r3, r3
 8007c52:	2b02      	cmp	r3, #2
 8007c54:	d002      	beq.n	8007c5c <USBD_StdEPReq+0x1dc>
 8007c56:	2b03      	cmp	r3, #3
 8007c58:	d033      	beq.n	8007cc2 <USBD_StdEPReq+0x242>
 8007c5a:	e099      	b.n	8007d90 <USBD_StdEPReq+0x310>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8007c5c:	7bbb      	ldrb	r3, [r7, #14]
 8007c5e:	2b00      	cmp	r3, #0
 8007c60:	d007      	beq.n	8007c72 <USBD_StdEPReq+0x1f2>
 8007c62:	7bbb      	ldrb	r3, [r7, #14]
 8007c64:	2b80      	cmp	r3, #128	@ 0x80
 8007c66:	d004      	beq.n	8007c72 <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 8007c68:	6839      	ldr	r1, [r7, #0]
 8007c6a:	6878      	ldr	r0, [r7, #4]
 8007c6c:	f000 fbef 	bl	800844e <USBD_CtlError>
                break;
 8007c70:	e093      	b.n	8007d9a <USBD_StdEPReq+0x31a>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8007c72:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007c76:	2b00      	cmp	r3, #0
 8007c78:	da0b      	bge.n	8007c92 <USBD_StdEPReq+0x212>
 8007c7a:	7bbb      	ldrb	r3, [r7, #14]
 8007c7c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8007c80:	4613      	mov	r3, r2
 8007c82:	009b      	lsls	r3, r3, #2
 8007c84:	4413      	add	r3, r2
 8007c86:	009b      	lsls	r3, r3, #2
 8007c88:	3310      	adds	r3, #16
 8007c8a:	687a      	ldr	r2, [r7, #4]
 8007c8c:	4413      	add	r3, r2
 8007c8e:	3304      	adds	r3, #4
 8007c90:	e00b      	b.n	8007caa <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8007c92:	7bbb      	ldrb	r3, [r7, #14]
 8007c94:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8007c98:	4613      	mov	r3, r2
 8007c9a:	009b      	lsls	r3, r3, #2
 8007c9c:	4413      	add	r3, r2
 8007c9e:	009b      	lsls	r3, r3, #2
 8007ca0:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8007ca4:	687a      	ldr	r2, [r7, #4]
 8007ca6:	4413      	add	r3, r2
 8007ca8:	3304      	adds	r3, #4
 8007caa:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8007cac:	68bb      	ldr	r3, [r7, #8]
 8007cae:	2200      	movs	r2, #0
 8007cb0:	739a      	strb	r2, [r3, #14]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8007cb2:	68bb      	ldr	r3, [r7, #8]
 8007cb4:	330e      	adds	r3, #14
 8007cb6:	2202      	movs	r2, #2
 8007cb8:	4619      	mov	r1, r3
 8007cba:	6878      	ldr	r0, [r7, #4]
 8007cbc:	f000 fc44 	bl	8008548 <USBD_CtlSendData>
              break;
 8007cc0:	e06b      	b.n	8007d9a <USBD_StdEPReq+0x31a>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8007cc2:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007cc6:	2b00      	cmp	r3, #0
 8007cc8:	da11      	bge.n	8007cee <USBD_StdEPReq+0x26e>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8007cca:	7bbb      	ldrb	r3, [r7, #14]
 8007ccc:	f003 020f 	and.w	r2, r3, #15
 8007cd0:	6879      	ldr	r1, [r7, #4]
 8007cd2:	4613      	mov	r3, r2
 8007cd4:	009b      	lsls	r3, r3, #2
 8007cd6:	4413      	add	r3, r2
 8007cd8:	009b      	lsls	r3, r3, #2
 8007cda:	440b      	add	r3, r1
 8007cdc:	3323      	adds	r3, #35	@ 0x23
 8007cde:	781b      	ldrb	r3, [r3, #0]
 8007ce0:	2b00      	cmp	r3, #0
 8007ce2:	d117      	bne.n	8007d14 <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 8007ce4:	6839      	ldr	r1, [r7, #0]
 8007ce6:	6878      	ldr	r0, [r7, #4]
 8007ce8:	f000 fbb1 	bl	800844e <USBD_CtlError>
                  break;
 8007cec:	e055      	b.n	8007d9a <USBD_StdEPReq+0x31a>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8007cee:	7bbb      	ldrb	r3, [r7, #14]
 8007cf0:	f003 020f 	and.w	r2, r3, #15
 8007cf4:	6879      	ldr	r1, [r7, #4]
 8007cf6:	4613      	mov	r3, r2
 8007cf8:	009b      	lsls	r3, r3, #2
 8007cfa:	4413      	add	r3, r2
 8007cfc:	009b      	lsls	r3, r3, #2
 8007cfe:	440b      	add	r3, r1
 8007d00:	f203 1363 	addw	r3, r3, #355	@ 0x163
 8007d04:	781b      	ldrb	r3, [r3, #0]
 8007d06:	2b00      	cmp	r3, #0
 8007d08:	d104      	bne.n	8007d14 <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 8007d0a:	6839      	ldr	r1, [r7, #0]
 8007d0c:	6878      	ldr	r0, [r7, #4]
 8007d0e:	f000 fb9e 	bl	800844e <USBD_CtlError>
                  break;
 8007d12:	e042      	b.n	8007d9a <USBD_StdEPReq+0x31a>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8007d14:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007d18:	2b00      	cmp	r3, #0
 8007d1a:	da0b      	bge.n	8007d34 <USBD_StdEPReq+0x2b4>
 8007d1c:	7bbb      	ldrb	r3, [r7, #14]
 8007d1e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8007d22:	4613      	mov	r3, r2
 8007d24:	009b      	lsls	r3, r3, #2
 8007d26:	4413      	add	r3, r2
 8007d28:	009b      	lsls	r3, r3, #2
 8007d2a:	3310      	adds	r3, #16
 8007d2c:	687a      	ldr	r2, [r7, #4]
 8007d2e:	4413      	add	r3, r2
 8007d30:	3304      	adds	r3, #4
 8007d32:	e00b      	b.n	8007d4c <USBD_StdEPReq+0x2cc>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8007d34:	7bbb      	ldrb	r3, [r7, #14]
 8007d36:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8007d3a:	4613      	mov	r3, r2
 8007d3c:	009b      	lsls	r3, r3, #2
 8007d3e:	4413      	add	r3, r2
 8007d40:	009b      	lsls	r3, r3, #2
 8007d42:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8007d46:	687a      	ldr	r2, [r7, #4]
 8007d48:	4413      	add	r3, r2
 8007d4a:	3304      	adds	r3, #4
 8007d4c:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8007d4e:	7bbb      	ldrb	r3, [r7, #14]
 8007d50:	2b00      	cmp	r3, #0
 8007d52:	d002      	beq.n	8007d5a <USBD_StdEPReq+0x2da>
 8007d54:	7bbb      	ldrb	r3, [r7, #14]
 8007d56:	2b80      	cmp	r3, #128	@ 0x80
 8007d58:	d103      	bne.n	8007d62 <USBD_StdEPReq+0x2e2>
              {
                pep->status = 0x0000U;
 8007d5a:	68bb      	ldr	r3, [r7, #8]
 8007d5c:	2200      	movs	r2, #0
 8007d5e:	739a      	strb	r2, [r3, #14]
 8007d60:	e00e      	b.n	8007d80 <USBD_StdEPReq+0x300>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8007d62:	7bbb      	ldrb	r3, [r7, #14]
 8007d64:	4619      	mov	r1, r3
 8007d66:	6878      	ldr	r0, [r7, #4]
 8007d68:	f001 f8ac 	bl	8008ec4 <USBD_LL_IsStallEP>
 8007d6c:	4603      	mov	r3, r0
 8007d6e:	2b00      	cmp	r3, #0
 8007d70:	d003      	beq.n	8007d7a <USBD_StdEPReq+0x2fa>
              {
                pep->status = 0x0001U;
 8007d72:	68bb      	ldr	r3, [r7, #8]
 8007d74:	2201      	movs	r2, #1
 8007d76:	739a      	strb	r2, [r3, #14]
 8007d78:	e002      	b.n	8007d80 <USBD_StdEPReq+0x300>
              }
              else
              {
                pep->status = 0x0000U;
 8007d7a:	68bb      	ldr	r3, [r7, #8]
 8007d7c:	2200      	movs	r2, #0
 8007d7e:	739a      	strb	r2, [r3, #14]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8007d80:	68bb      	ldr	r3, [r7, #8]
 8007d82:	330e      	adds	r3, #14
 8007d84:	2202      	movs	r2, #2
 8007d86:	4619      	mov	r1, r3
 8007d88:	6878      	ldr	r0, [r7, #4]
 8007d8a:	f000 fbdd 	bl	8008548 <USBD_CtlSendData>
              break;
 8007d8e:	e004      	b.n	8007d9a <USBD_StdEPReq+0x31a>

            default:
              USBD_CtlError(pdev, req);
 8007d90:	6839      	ldr	r1, [r7, #0]
 8007d92:	6878      	ldr	r0, [r7, #4]
 8007d94:	f000 fb5b 	bl	800844e <USBD_CtlError>
              break;
 8007d98:	bf00      	nop
          }
          break;
 8007d9a:	e004      	b.n	8007da6 <USBD_StdEPReq+0x326>

        default:
          USBD_CtlError(pdev, req);
 8007d9c:	6839      	ldr	r1, [r7, #0]
 8007d9e:	6878      	ldr	r0, [r7, #4]
 8007da0:	f000 fb55 	bl	800844e <USBD_CtlError>
          break;
 8007da4:	bf00      	nop
      }
      break;
 8007da6:	e005      	b.n	8007db4 <USBD_StdEPReq+0x334>

    default:
      USBD_CtlError(pdev, req);
 8007da8:	6839      	ldr	r1, [r7, #0]
 8007daa:	6878      	ldr	r0, [r7, #4]
 8007dac:	f000 fb4f 	bl	800844e <USBD_CtlError>
      break;
 8007db0:	e000      	b.n	8007db4 <USBD_StdEPReq+0x334>
      break;
 8007db2:	bf00      	nop
  }

  return ret;
 8007db4:	7bfb      	ldrb	r3, [r7, #15]
}
 8007db6:	4618      	mov	r0, r3
 8007db8:	3710      	adds	r7, #16
 8007dba:	46bd      	mov	sp, r7
 8007dbc:	bd80      	pop	{r7, pc}
	...

08007dc0 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007dc0:	b580      	push	{r7, lr}
 8007dc2:	b084      	sub	sp, #16
 8007dc4:	af00      	add	r7, sp, #0
 8007dc6:	6078      	str	r0, [r7, #4]
 8007dc8:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8007dca:	2300      	movs	r3, #0
 8007dcc:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8007dce:	2300      	movs	r3, #0
 8007dd0:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8007dd2:	2300      	movs	r3, #0
 8007dd4:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8007dd6:	683b      	ldr	r3, [r7, #0]
 8007dd8:	885b      	ldrh	r3, [r3, #2]
 8007dda:	0a1b      	lsrs	r3, r3, #8
 8007ddc:	b29b      	uxth	r3, r3
 8007dde:	3b01      	subs	r3, #1
 8007de0:	2b06      	cmp	r3, #6
 8007de2:	f200 8128 	bhi.w	8008036 <USBD_GetDescriptor+0x276>
 8007de6:	a201      	add	r2, pc, #4	@ (adr r2, 8007dec <USBD_GetDescriptor+0x2c>)
 8007de8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007dec:	08007e09 	.word	0x08007e09
 8007df0:	08007e21 	.word	0x08007e21
 8007df4:	08007e61 	.word	0x08007e61
 8007df8:	08008037 	.word	0x08008037
 8007dfc:	08008037 	.word	0x08008037
 8007e00:	08007fd7 	.word	0x08007fd7
 8007e04:	08008003 	.word	0x08008003
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8007e08:	687b      	ldr	r3, [r7, #4]
 8007e0a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007e0e:	681b      	ldr	r3, [r3, #0]
 8007e10:	687a      	ldr	r2, [r7, #4]
 8007e12:	7c12      	ldrb	r2, [r2, #16]
 8007e14:	f107 0108 	add.w	r1, r7, #8
 8007e18:	4610      	mov	r0, r2
 8007e1a:	4798      	blx	r3
 8007e1c:	60f8      	str	r0, [r7, #12]
      break;
 8007e1e:	e112      	b.n	8008046 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007e20:	687b      	ldr	r3, [r7, #4]
 8007e22:	7c1b      	ldrb	r3, [r3, #16]
 8007e24:	2b00      	cmp	r3, #0
 8007e26:	d10d      	bne.n	8007e44 <USBD_GetDescriptor+0x84>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 8007e28:	687b      	ldr	r3, [r7, #4]
 8007e2a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007e2e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007e30:	f107 0208 	add.w	r2, r7, #8
 8007e34:	4610      	mov	r0, r2
 8007e36:	4798      	blx	r3
 8007e38:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8007e3a:	68fb      	ldr	r3, [r7, #12]
 8007e3c:	3301      	adds	r3, #1
 8007e3e:	2202      	movs	r2, #2
 8007e40:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8007e42:	e100      	b.n	8008046 <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 8007e44:	687b      	ldr	r3, [r7, #4]
 8007e46:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007e4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007e4c:	f107 0208 	add.w	r2, r7, #8
 8007e50:	4610      	mov	r0, r2
 8007e52:	4798      	blx	r3
 8007e54:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8007e56:	68fb      	ldr	r3, [r7, #12]
 8007e58:	3301      	adds	r3, #1
 8007e5a:	2202      	movs	r2, #2
 8007e5c:	701a      	strb	r2, [r3, #0]
      break;
 8007e5e:	e0f2      	b.n	8008046 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8007e60:	683b      	ldr	r3, [r7, #0]
 8007e62:	885b      	ldrh	r3, [r3, #2]
 8007e64:	b2db      	uxtb	r3, r3
 8007e66:	2b05      	cmp	r3, #5
 8007e68:	f200 80ac 	bhi.w	8007fc4 <USBD_GetDescriptor+0x204>
 8007e6c:	a201      	add	r2, pc, #4	@ (adr r2, 8007e74 <USBD_GetDescriptor+0xb4>)
 8007e6e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007e72:	bf00      	nop
 8007e74:	08007e8d 	.word	0x08007e8d
 8007e78:	08007ec1 	.word	0x08007ec1
 8007e7c:	08007ef5 	.word	0x08007ef5
 8007e80:	08007f29 	.word	0x08007f29
 8007e84:	08007f5d 	.word	0x08007f5d
 8007e88:	08007f91 	.word	0x08007f91
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8007e8c:	687b      	ldr	r3, [r7, #4]
 8007e8e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007e92:	685b      	ldr	r3, [r3, #4]
 8007e94:	2b00      	cmp	r3, #0
 8007e96:	d00b      	beq.n	8007eb0 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8007e98:	687b      	ldr	r3, [r7, #4]
 8007e9a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007e9e:	685b      	ldr	r3, [r3, #4]
 8007ea0:	687a      	ldr	r2, [r7, #4]
 8007ea2:	7c12      	ldrb	r2, [r2, #16]
 8007ea4:	f107 0108 	add.w	r1, r7, #8
 8007ea8:	4610      	mov	r0, r2
 8007eaa:	4798      	blx	r3
 8007eac:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007eae:	e091      	b.n	8007fd4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8007eb0:	6839      	ldr	r1, [r7, #0]
 8007eb2:	6878      	ldr	r0, [r7, #4]
 8007eb4:	f000 facb 	bl	800844e <USBD_CtlError>
            err++;
 8007eb8:	7afb      	ldrb	r3, [r7, #11]
 8007eba:	3301      	adds	r3, #1
 8007ebc:	72fb      	strb	r3, [r7, #11]
          break;
 8007ebe:	e089      	b.n	8007fd4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8007ec0:	687b      	ldr	r3, [r7, #4]
 8007ec2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007ec6:	689b      	ldr	r3, [r3, #8]
 8007ec8:	2b00      	cmp	r3, #0
 8007eca:	d00b      	beq.n	8007ee4 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8007ecc:	687b      	ldr	r3, [r7, #4]
 8007ece:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007ed2:	689b      	ldr	r3, [r3, #8]
 8007ed4:	687a      	ldr	r2, [r7, #4]
 8007ed6:	7c12      	ldrb	r2, [r2, #16]
 8007ed8:	f107 0108 	add.w	r1, r7, #8
 8007edc:	4610      	mov	r0, r2
 8007ede:	4798      	blx	r3
 8007ee0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007ee2:	e077      	b.n	8007fd4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8007ee4:	6839      	ldr	r1, [r7, #0]
 8007ee6:	6878      	ldr	r0, [r7, #4]
 8007ee8:	f000 fab1 	bl	800844e <USBD_CtlError>
            err++;
 8007eec:	7afb      	ldrb	r3, [r7, #11]
 8007eee:	3301      	adds	r3, #1
 8007ef0:	72fb      	strb	r3, [r7, #11]
          break;
 8007ef2:	e06f      	b.n	8007fd4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8007ef4:	687b      	ldr	r3, [r7, #4]
 8007ef6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007efa:	68db      	ldr	r3, [r3, #12]
 8007efc:	2b00      	cmp	r3, #0
 8007efe:	d00b      	beq.n	8007f18 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8007f00:	687b      	ldr	r3, [r7, #4]
 8007f02:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007f06:	68db      	ldr	r3, [r3, #12]
 8007f08:	687a      	ldr	r2, [r7, #4]
 8007f0a:	7c12      	ldrb	r2, [r2, #16]
 8007f0c:	f107 0108 	add.w	r1, r7, #8
 8007f10:	4610      	mov	r0, r2
 8007f12:	4798      	blx	r3
 8007f14:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007f16:	e05d      	b.n	8007fd4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8007f18:	6839      	ldr	r1, [r7, #0]
 8007f1a:	6878      	ldr	r0, [r7, #4]
 8007f1c:	f000 fa97 	bl	800844e <USBD_CtlError>
            err++;
 8007f20:	7afb      	ldrb	r3, [r7, #11]
 8007f22:	3301      	adds	r3, #1
 8007f24:	72fb      	strb	r3, [r7, #11]
          break;
 8007f26:	e055      	b.n	8007fd4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8007f28:	687b      	ldr	r3, [r7, #4]
 8007f2a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007f2e:	691b      	ldr	r3, [r3, #16]
 8007f30:	2b00      	cmp	r3, #0
 8007f32:	d00b      	beq.n	8007f4c <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8007f34:	687b      	ldr	r3, [r7, #4]
 8007f36:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007f3a:	691b      	ldr	r3, [r3, #16]
 8007f3c:	687a      	ldr	r2, [r7, #4]
 8007f3e:	7c12      	ldrb	r2, [r2, #16]
 8007f40:	f107 0108 	add.w	r1, r7, #8
 8007f44:	4610      	mov	r0, r2
 8007f46:	4798      	blx	r3
 8007f48:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007f4a:	e043      	b.n	8007fd4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8007f4c:	6839      	ldr	r1, [r7, #0]
 8007f4e:	6878      	ldr	r0, [r7, #4]
 8007f50:	f000 fa7d 	bl	800844e <USBD_CtlError>
            err++;
 8007f54:	7afb      	ldrb	r3, [r7, #11]
 8007f56:	3301      	adds	r3, #1
 8007f58:	72fb      	strb	r3, [r7, #11]
          break;
 8007f5a:	e03b      	b.n	8007fd4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8007f5c:	687b      	ldr	r3, [r7, #4]
 8007f5e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007f62:	695b      	ldr	r3, [r3, #20]
 8007f64:	2b00      	cmp	r3, #0
 8007f66:	d00b      	beq.n	8007f80 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8007f68:	687b      	ldr	r3, [r7, #4]
 8007f6a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007f6e:	695b      	ldr	r3, [r3, #20]
 8007f70:	687a      	ldr	r2, [r7, #4]
 8007f72:	7c12      	ldrb	r2, [r2, #16]
 8007f74:	f107 0108 	add.w	r1, r7, #8
 8007f78:	4610      	mov	r0, r2
 8007f7a:	4798      	blx	r3
 8007f7c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007f7e:	e029      	b.n	8007fd4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8007f80:	6839      	ldr	r1, [r7, #0]
 8007f82:	6878      	ldr	r0, [r7, #4]
 8007f84:	f000 fa63 	bl	800844e <USBD_CtlError>
            err++;
 8007f88:	7afb      	ldrb	r3, [r7, #11]
 8007f8a:	3301      	adds	r3, #1
 8007f8c:	72fb      	strb	r3, [r7, #11]
          break;
 8007f8e:	e021      	b.n	8007fd4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8007f90:	687b      	ldr	r3, [r7, #4]
 8007f92:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007f96:	699b      	ldr	r3, [r3, #24]
 8007f98:	2b00      	cmp	r3, #0
 8007f9a:	d00b      	beq.n	8007fb4 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8007f9c:	687b      	ldr	r3, [r7, #4]
 8007f9e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007fa2:	699b      	ldr	r3, [r3, #24]
 8007fa4:	687a      	ldr	r2, [r7, #4]
 8007fa6:	7c12      	ldrb	r2, [r2, #16]
 8007fa8:	f107 0108 	add.w	r1, r7, #8
 8007fac:	4610      	mov	r0, r2
 8007fae:	4798      	blx	r3
 8007fb0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007fb2:	e00f      	b.n	8007fd4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8007fb4:	6839      	ldr	r1, [r7, #0]
 8007fb6:	6878      	ldr	r0, [r7, #4]
 8007fb8:	f000 fa49 	bl	800844e <USBD_CtlError>
            err++;
 8007fbc:	7afb      	ldrb	r3, [r7, #11]
 8007fbe:	3301      	adds	r3, #1
 8007fc0:	72fb      	strb	r3, [r7, #11]
          break;
 8007fc2:	e007      	b.n	8007fd4 <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 8007fc4:	6839      	ldr	r1, [r7, #0]
 8007fc6:	6878      	ldr	r0, [r7, #4]
 8007fc8:	f000 fa41 	bl	800844e <USBD_CtlError>
          err++;
 8007fcc:	7afb      	ldrb	r3, [r7, #11]
 8007fce:	3301      	adds	r3, #1
 8007fd0:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 8007fd2:	bf00      	nop
      }
      break;
 8007fd4:	e037      	b.n	8008046 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007fd6:	687b      	ldr	r3, [r7, #4]
 8007fd8:	7c1b      	ldrb	r3, [r3, #16]
 8007fda:	2b00      	cmp	r3, #0
 8007fdc:	d109      	bne.n	8007ff2 <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 8007fde:	687b      	ldr	r3, [r7, #4]
 8007fe0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007fe4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007fe6:	f107 0208 	add.w	r2, r7, #8
 8007fea:	4610      	mov	r0, r2
 8007fec:	4798      	blx	r3
 8007fee:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8007ff0:	e029      	b.n	8008046 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8007ff2:	6839      	ldr	r1, [r7, #0]
 8007ff4:	6878      	ldr	r0, [r7, #4]
 8007ff6:	f000 fa2a 	bl	800844e <USBD_CtlError>
        err++;
 8007ffa:	7afb      	ldrb	r3, [r7, #11]
 8007ffc:	3301      	adds	r3, #1
 8007ffe:	72fb      	strb	r3, [r7, #11]
      break;
 8008000:	e021      	b.n	8008046 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008002:	687b      	ldr	r3, [r7, #4]
 8008004:	7c1b      	ldrb	r3, [r3, #16]
 8008006:	2b00      	cmp	r3, #0
 8008008:	d10d      	bne.n	8008026 <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 800800a:	687b      	ldr	r3, [r7, #4]
 800800c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008010:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008012:	f107 0208 	add.w	r2, r7, #8
 8008016:	4610      	mov	r0, r2
 8008018:	4798      	blx	r3
 800801a:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800801c:	68fb      	ldr	r3, [r7, #12]
 800801e:	3301      	adds	r3, #1
 8008020:	2207      	movs	r2, #7
 8008022:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8008024:	e00f      	b.n	8008046 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8008026:	6839      	ldr	r1, [r7, #0]
 8008028:	6878      	ldr	r0, [r7, #4]
 800802a:	f000 fa10 	bl	800844e <USBD_CtlError>
        err++;
 800802e:	7afb      	ldrb	r3, [r7, #11]
 8008030:	3301      	adds	r3, #1
 8008032:	72fb      	strb	r3, [r7, #11]
      break;
 8008034:	e007      	b.n	8008046 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 8008036:	6839      	ldr	r1, [r7, #0]
 8008038:	6878      	ldr	r0, [r7, #4]
 800803a:	f000 fa08 	bl	800844e <USBD_CtlError>
      err++;
 800803e:	7afb      	ldrb	r3, [r7, #11]
 8008040:	3301      	adds	r3, #1
 8008042:	72fb      	strb	r3, [r7, #11]
      break;
 8008044:	bf00      	nop
  }

  if (err != 0U)
 8008046:	7afb      	ldrb	r3, [r7, #11]
 8008048:	2b00      	cmp	r3, #0
 800804a:	d11e      	bne.n	800808a <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 800804c:	683b      	ldr	r3, [r7, #0]
 800804e:	88db      	ldrh	r3, [r3, #6]
 8008050:	2b00      	cmp	r3, #0
 8008052:	d016      	beq.n	8008082 <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 8008054:	893b      	ldrh	r3, [r7, #8]
 8008056:	2b00      	cmp	r3, #0
 8008058:	d00e      	beq.n	8008078 <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 800805a:	683b      	ldr	r3, [r7, #0]
 800805c:	88da      	ldrh	r2, [r3, #6]
 800805e:	893b      	ldrh	r3, [r7, #8]
 8008060:	4293      	cmp	r3, r2
 8008062:	bf28      	it	cs
 8008064:	4613      	movcs	r3, r2
 8008066:	b29b      	uxth	r3, r3
 8008068:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800806a:	893b      	ldrh	r3, [r7, #8]
 800806c:	461a      	mov	r2, r3
 800806e:	68f9      	ldr	r1, [r7, #12]
 8008070:	6878      	ldr	r0, [r7, #4]
 8008072:	f000 fa69 	bl	8008548 <USBD_CtlSendData>
 8008076:	e009      	b.n	800808c <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 8008078:	6839      	ldr	r1, [r7, #0]
 800807a:	6878      	ldr	r0, [r7, #4]
 800807c:	f000 f9e7 	bl	800844e <USBD_CtlError>
 8008080:	e004      	b.n	800808c <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 8008082:	6878      	ldr	r0, [r7, #4]
 8008084:	f000 fac1 	bl	800860a <USBD_CtlSendStatus>
 8008088:	e000      	b.n	800808c <USBD_GetDescriptor+0x2cc>
    return;
 800808a:	bf00      	nop
  }
}
 800808c:	3710      	adds	r7, #16
 800808e:	46bd      	mov	sp, r7
 8008090:	bd80      	pop	{r7, pc}
 8008092:	bf00      	nop

08008094 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008094:	b580      	push	{r7, lr}
 8008096:	b084      	sub	sp, #16
 8008098:	af00      	add	r7, sp, #0
 800809a:	6078      	str	r0, [r7, #4]
 800809c:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800809e:	683b      	ldr	r3, [r7, #0]
 80080a0:	889b      	ldrh	r3, [r3, #4]
 80080a2:	2b00      	cmp	r3, #0
 80080a4:	d131      	bne.n	800810a <USBD_SetAddress+0x76>
 80080a6:	683b      	ldr	r3, [r7, #0]
 80080a8:	88db      	ldrh	r3, [r3, #6]
 80080aa:	2b00      	cmp	r3, #0
 80080ac:	d12d      	bne.n	800810a <USBD_SetAddress+0x76>
 80080ae:	683b      	ldr	r3, [r7, #0]
 80080b0:	885b      	ldrh	r3, [r3, #2]
 80080b2:	2b7f      	cmp	r3, #127	@ 0x7f
 80080b4:	d829      	bhi.n	800810a <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 80080b6:	683b      	ldr	r3, [r7, #0]
 80080b8:	885b      	ldrh	r3, [r3, #2]
 80080ba:	b2db      	uxtb	r3, r3
 80080bc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80080c0:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80080c2:	687b      	ldr	r3, [r7, #4]
 80080c4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80080c8:	b2db      	uxtb	r3, r3
 80080ca:	2b03      	cmp	r3, #3
 80080cc:	d104      	bne.n	80080d8 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 80080ce:	6839      	ldr	r1, [r7, #0]
 80080d0:	6878      	ldr	r0, [r7, #4]
 80080d2:	f000 f9bc 	bl	800844e <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80080d6:	e01d      	b.n	8008114 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 80080d8:	687b      	ldr	r3, [r7, #4]
 80080da:	7bfa      	ldrb	r2, [r7, #15]
 80080dc:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 80080e0:	7bfb      	ldrb	r3, [r7, #15]
 80080e2:	4619      	mov	r1, r3
 80080e4:	6878      	ldr	r0, [r7, #4]
 80080e6:	f000 ff19 	bl	8008f1c <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 80080ea:	6878      	ldr	r0, [r7, #4]
 80080ec:	f000 fa8d 	bl	800860a <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 80080f0:	7bfb      	ldrb	r3, [r7, #15]
 80080f2:	2b00      	cmp	r3, #0
 80080f4:	d004      	beq.n	8008100 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 80080f6:	687b      	ldr	r3, [r7, #4]
 80080f8:	2202      	movs	r2, #2
 80080fa:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80080fe:	e009      	b.n	8008114 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8008100:	687b      	ldr	r3, [r7, #4]
 8008102:	2201      	movs	r2, #1
 8008104:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008108:	e004      	b.n	8008114 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800810a:	6839      	ldr	r1, [r7, #0]
 800810c:	6878      	ldr	r0, [r7, #4]
 800810e:	f000 f99e 	bl	800844e <USBD_CtlError>
  }
}
 8008112:	bf00      	nop
 8008114:	bf00      	nop
 8008116:	3710      	adds	r7, #16
 8008118:	46bd      	mov	sp, r7
 800811a:	bd80      	pop	{r7, pc}

0800811c <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800811c:	b580      	push	{r7, lr}
 800811e:	b084      	sub	sp, #16
 8008120:	af00      	add	r7, sp, #0
 8008122:	6078      	str	r0, [r7, #4]
 8008124:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8008126:	2300      	movs	r3, #0
 8008128:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800812a:	683b      	ldr	r3, [r7, #0]
 800812c:	885b      	ldrh	r3, [r3, #2]
 800812e:	b2da      	uxtb	r2, r3
 8008130:	4b4e      	ldr	r3, [pc, #312]	@ (800826c <USBD_SetConfig+0x150>)
 8008132:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8008134:	4b4d      	ldr	r3, [pc, #308]	@ (800826c <USBD_SetConfig+0x150>)
 8008136:	781b      	ldrb	r3, [r3, #0]
 8008138:	2b01      	cmp	r3, #1
 800813a:	d905      	bls.n	8008148 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800813c:	6839      	ldr	r1, [r7, #0]
 800813e:	6878      	ldr	r0, [r7, #4]
 8008140:	f000 f985 	bl	800844e <USBD_CtlError>
    return USBD_FAIL;
 8008144:	2303      	movs	r3, #3
 8008146:	e08c      	b.n	8008262 <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 8008148:	687b      	ldr	r3, [r7, #4]
 800814a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800814e:	b2db      	uxtb	r3, r3
 8008150:	2b02      	cmp	r3, #2
 8008152:	d002      	beq.n	800815a <USBD_SetConfig+0x3e>
 8008154:	2b03      	cmp	r3, #3
 8008156:	d029      	beq.n	80081ac <USBD_SetConfig+0x90>
 8008158:	e075      	b.n	8008246 <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800815a:	4b44      	ldr	r3, [pc, #272]	@ (800826c <USBD_SetConfig+0x150>)
 800815c:	781b      	ldrb	r3, [r3, #0]
 800815e:	2b00      	cmp	r3, #0
 8008160:	d020      	beq.n	80081a4 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 8008162:	4b42      	ldr	r3, [pc, #264]	@ (800826c <USBD_SetConfig+0x150>)
 8008164:	781b      	ldrb	r3, [r3, #0]
 8008166:	461a      	mov	r2, r3
 8008168:	687b      	ldr	r3, [r7, #4]
 800816a:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800816c:	4b3f      	ldr	r3, [pc, #252]	@ (800826c <USBD_SetConfig+0x150>)
 800816e:	781b      	ldrb	r3, [r3, #0]
 8008170:	4619      	mov	r1, r3
 8008172:	6878      	ldr	r0, [r7, #4]
 8008174:	f7fe ffcf 	bl	8007116 <USBD_SetClassConfig>
 8008178:	4603      	mov	r3, r0
 800817a:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800817c:	7bfb      	ldrb	r3, [r7, #15]
 800817e:	2b00      	cmp	r3, #0
 8008180:	d008      	beq.n	8008194 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 8008182:	6839      	ldr	r1, [r7, #0]
 8008184:	6878      	ldr	r0, [r7, #4]
 8008186:	f000 f962 	bl	800844e <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800818a:	687b      	ldr	r3, [r7, #4]
 800818c:	2202      	movs	r2, #2
 800818e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8008192:	e065      	b.n	8008260 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8008194:	6878      	ldr	r0, [r7, #4]
 8008196:	f000 fa38 	bl	800860a <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800819a:	687b      	ldr	r3, [r7, #4]
 800819c:	2203      	movs	r2, #3
 800819e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 80081a2:	e05d      	b.n	8008260 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 80081a4:	6878      	ldr	r0, [r7, #4]
 80081a6:	f000 fa30 	bl	800860a <USBD_CtlSendStatus>
      break;
 80081aa:	e059      	b.n	8008260 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 80081ac:	4b2f      	ldr	r3, [pc, #188]	@ (800826c <USBD_SetConfig+0x150>)
 80081ae:	781b      	ldrb	r3, [r3, #0]
 80081b0:	2b00      	cmp	r3, #0
 80081b2:	d112      	bne.n	80081da <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 80081b4:	687b      	ldr	r3, [r7, #4]
 80081b6:	2202      	movs	r2, #2
 80081b8:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 80081bc:	4b2b      	ldr	r3, [pc, #172]	@ (800826c <USBD_SetConfig+0x150>)
 80081be:	781b      	ldrb	r3, [r3, #0]
 80081c0:	461a      	mov	r2, r3
 80081c2:	687b      	ldr	r3, [r7, #4]
 80081c4:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 80081c6:	4b29      	ldr	r3, [pc, #164]	@ (800826c <USBD_SetConfig+0x150>)
 80081c8:	781b      	ldrb	r3, [r3, #0]
 80081ca:	4619      	mov	r1, r3
 80081cc:	6878      	ldr	r0, [r7, #4]
 80081ce:	f7fe ffbe 	bl	800714e <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 80081d2:	6878      	ldr	r0, [r7, #4]
 80081d4:	f000 fa19 	bl	800860a <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 80081d8:	e042      	b.n	8008260 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 80081da:	4b24      	ldr	r3, [pc, #144]	@ (800826c <USBD_SetConfig+0x150>)
 80081dc:	781b      	ldrb	r3, [r3, #0]
 80081de:	461a      	mov	r2, r3
 80081e0:	687b      	ldr	r3, [r7, #4]
 80081e2:	685b      	ldr	r3, [r3, #4]
 80081e4:	429a      	cmp	r2, r3
 80081e6:	d02a      	beq.n	800823e <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 80081e8:	687b      	ldr	r3, [r7, #4]
 80081ea:	685b      	ldr	r3, [r3, #4]
 80081ec:	b2db      	uxtb	r3, r3
 80081ee:	4619      	mov	r1, r3
 80081f0:	6878      	ldr	r0, [r7, #4]
 80081f2:	f7fe ffac 	bl	800714e <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 80081f6:	4b1d      	ldr	r3, [pc, #116]	@ (800826c <USBD_SetConfig+0x150>)
 80081f8:	781b      	ldrb	r3, [r3, #0]
 80081fa:	461a      	mov	r2, r3
 80081fc:	687b      	ldr	r3, [r7, #4]
 80081fe:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8008200:	4b1a      	ldr	r3, [pc, #104]	@ (800826c <USBD_SetConfig+0x150>)
 8008202:	781b      	ldrb	r3, [r3, #0]
 8008204:	4619      	mov	r1, r3
 8008206:	6878      	ldr	r0, [r7, #4]
 8008208:	f7fe ff85 	bl	8007116 <USBD_SetClassConfig>
 800820c:	4603      	mov	r3, r0
 800820e:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 8008210:	7bfb      	ldrb	r3, [r7, #15]
 8008212:	2b00      	cmp	r3, #0
 8008214:	d00f      	beq.n	8008236 <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 8008216:	6839      	ldr	r1, [r7, #0]
 8008218:	6878      	ldr	r0, [r7, #4]
 800821a:	f000 f918 	bl	800844e <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800821e:	687b      	ldr	r3, [r7, #4]
 8008220:	685b      	ldr	r3, [r3, #4]
 8008222:	b2db      	uxtb	r3, r3
 8008224:	4619      	mov	r1, r3
 8008226:	6878      	ldr	r0, [r7, #4]
 8008228:	f7fe ff91 	bl	800714e <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800822c:	687b      	ldr	r3, [r7, #4]
 800822e:	2202      	movs	r2, #2
 8008230:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8008234:	e014      	b.n	8008260 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8008236:	6878      	ldr	r0, [r7, #4]
 8008238:	f000 f9e7 	bl	800860a <USBD_CtlSendStatus>
      break;
 800823c:	e010      	b.n	8008260 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800823e:	6878      	ldr	r0, [r7, #4]
 8008240:	f000 f9e3 	bl	800860a <USBD_CtlSendStatus>
      break;
 8008244:	e00c      	b.n	8008260 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 8008246:	6839      	ldr	r1, [r7, #0]
 8008248:	6878      	ldr	r0, [r7, #4]
 800824a:	f000 f900 	bl	800844e <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800824e:	4b07      	ldr	r3, [pc, #28]	@ (800826c <USBD_SetConfig+0x150>)
 8008250:	781b      	ldrb	r3, [r3, #0]
 8008252:	4619      	mov	r1, r3
 8008254:	6878      	ldr	r0, [r7, #4]
 8008256:	f7fe ff7a 	bl	800714e <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800825a:	2303      	movs	r3, #3
 800825c:	73fb      	strb	r3, [r7, #15]
      break;
 800825e:	bf00      	nop
  }

  return ret;
 8008260:	7bfb      	ldrb	r3, [r7, #15]
}
 8008262:	4618      	mov	r0, r3
 8008264:	3710      	adds	r7, #16
 8008266:	46bd      	mov	sp, r7
 8008268:	bd80      	pop	{r7, pc}
 800826a:	bf00      	nop
 800826c:	20000618 	.word	0x20000618

08008270 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008270:	b580      	push	{r7, lr}
 8008272:	b082      	sub	sp, #8
 8008274:	af00      	add	r7, sp, #0
 8008276:	6078      	str	r0, [r7, #4]
 8008278:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800827a:	683b      	ldr	r3, [r7, #0]
 800827c:	88db      	ldrh	r3, [r3, #6]
 800827e:	2b01      	cmp	r3, #1
 8008280:	d004      	beq.n	800828c <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8008282:	6839      	ldr	r1, [r7, #0]
 8008284:	6878      	ldr	r0, [r7, #4]
 8008286:	f000 f8e2 	bl	800844e <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800828a:	e023      	b.n	80082d4 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800828c:	687b      	ldr	r3, [r7, #4]
 800828e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008292:	b2db      	uxtb	r3, r3
 8008294:	2b02      	cmp	r3, #2
 8008296:	dc02      	bgt.n	800829e <USBD_GetConfig+0x2e>
 8008298:	2b00      	cmp	r3, #0
 800829a:	dc03      	bgt.n	80082a4 <USBD_GetConfig+0x34>
 800829c:	e015      	b.n	80082ca <USBD_GetConfig+0x5a>
 800829e:	2b03      	cmp	r3, #3
 80082a0:	d00b      	beq.n	80082ba <USBD_GetConfig+0x4a>
 80082a2:	e012      	b.n	80082ca <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 80082a4:	687b      	ldr	r3, [r7, #4]
 80082a6:	2200      	movs	r2, #0
 80082a8:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 80082aa:	687b      	ldr	r3, [r7, #4]
 80082ac:	3308      	adds	r3, #8
 80082ae:	2201      	movs	r2, #1
 80082b0:	4619      	mov	r1, r3
 80082b2:	6878      	ldr	r0, [r7, #4]
 80082b4:	f000 f948 	bl	8008548 <USBD_CtlSendData>
        break;
 80082b8:	e00c      	b.n	80082d4 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 80082ba:	687b      	ldr	r3, [r7, #4]
 80082bc:	3304      	adds	r3, #4
 80082be:	2201      	movs	r2, #1
 80082c0:	4619      	mov	r1, r3
 80082c2:	6878      	ldr	r0, [r7, #4]
 80082c4:	f000 f940 	bl	8008548 <USBD_CtlSendData>
        break;
 80082c8:	e004      	b.n	80082d4 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 80082ca:	6839      	ldr	r1, [r7, #0]
 80082cc:	6878      	ldr	r0, [r7, #4]
 80082ce:	f000 f8be 	bl	800844e <USBD_CtlError>
        break;
 80082d2:	bf00      	nop
}
 80082d4:	bf00      	nop
 80082d6:	3708      	adds	r7, #8
 80082d8:	46bd      	mov	sp, r7
 80082da:	bd80      	pop	{r7, pc}

080082dc <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80082dc:	b580      	push	{r7, lr}
 80082de:	b082      	sub	sp, #8
 80082e0:	af00      	add	r7, sp, #0
 80082e2:	6078      	str	r0, [r7, #4]
 80082e4:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 80082e6:	687b      	ldr	r3, [r7, #4]
 80082e8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80082ec:	b2db      	uxtb	r3, r3
 80082ee:	3b01      	subs	r3, #1
 80082f0:	2b02      	cmp	r3, #2
 80082f2:	d81e      	bhi.n	8008332 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 80082f4:	683b      	ldr	r3, [r7, #0]
 80082f6:	88db      	ldrh	r3, [r3, #6]
 80082f8:	2b02      	cmp	r3, #2
 80082fa:	d004      	beq.n	8008306 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 80082fc:	6839      	ldr	r1, [r7, #0]
 80082fe:	6878      	ldr	r0, [r7, #4]
 8008300:	f000 f8a5 	bl	800844e <USBD_CtlError>
        break;
 8008304:	e01a      	b.n	800833c <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8008306:	687b      	ldr	r3, [r7, #4]
 8008308:	2201      	movs	r2, #1
 800830a:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 800830c:	687b      	ldr	r3, [r7, #4]
 800830e:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 8008312:	2b00      	cmp	r3, #0
 8008314:	d005      	beq.n	8008322 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8008316:	687b      	ldr	r3, [r7, #4]
 8008318:	68db      	ldr	r3, [r3, #12]
 800831a:	f043 0202 	orr.w	r2, r3, #2
 800831e:	687b      	ldr	r3, [r7, #4]
 8008320:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 8008322:	687b      	ldr	r3, [r7, #4]
 8008324:	330c      	adds	r3, #12
 8008326:	2202      	movs	r2, #2
 8008328:	4619      	mov	r1, r3
 800832a:	6878      	ldr	r0, [r7, #4]
 800832c:	f000 f90c 	bl	8008548 <USBD_CtlSendData>
      break;
 8008330:	e004      	b.n	800833c <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 8008332:	6839      	ldr	r1, [r7, #0]
 8008334:	6878      	ldr	r0, [r7, #4]
 8008336:	f000 f88a 	bl	800844e <USBD_CtlError>
      break;
 800833a:	bf00      	nop
  }
}
 800833c:	bf00      	nop
 800833e:	3708      	adds	r7, #8
 8008340:	46bd      	mov	sp, r7
 8008342:	bd80      	pop	{r7, pc}

08008344 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008344:	b580      	push	{r7, lr}
 8008346:	b082      	sub	sp, #8
 8008348:	af00      	add	r7, sp, #0
 800834a:	6078      	str	r0, [r7, #4]
 800834c:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800834e:	683b      	ldr	r3, [r7, #0]
 8008350:	885b      	ldrh	r3, [r3, #2]
 8008352:	2b01      	cmp	r3, #1
 8008354:	d107      	bne.n	8008366 <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 8008356:	687b      	ldr	r3, [r7, #4]
 8008358:	2201      	movs	r2, #1
 800835a:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800835e:	6878      	ldr	r0, [r7, #4]
 8008360:	f000 f953 	bl	800860a <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 8008364:	e013      	b.n	800838e <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 8008366:	683b      	ldr	r3, [r7, #0]
 8008368:	885b      	ldrh	r3, [r3, #2]
 800836a:	2b02      	cmp	r3, #2
 800836c:	d10b      	bne.n	8008386 <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 800836e:	683b      	ldr	r3, [r7, #0]
 8008370:	889b      	ldrh	r3, [r3, #4]
 8008372:	0a1b      	lsrs	r3, r3, #8
 8008374:	b29b      	uxth	r3, r3
 8008376:	b2da      	uxtb	r2, r3
 8008378:	687b      	ldr	r3, [r7, #4]
 800837a:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 800837e:	6878      	ldr	r0, [r7, #4]
 8008380:	f000 f943 	bl	800860a <USBD_CtlSendStatus>
}
 8008384:	e003      	b.n	800838e <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 8008386:	6839      	ldr	r1, [r7, #0]
 8008388:	6878      	ldr	r0, [r7, #4]
 800838a:	f000 f860 	bl	800844e <USBD_CtlError>
}
 800838e:	bf00      	nop
 8008390:	3708      	adds	r7, #8
 8008392:	46bd      	mov	sp, r7
 8008394:	bd80      	pop	{r7, pc}

08008396 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008396:	b580      	push	{r7, lr}
 8008398:	b082      	sub	sp, #8
 800839a:	af00      	add	r7, sp, #0
 800839c:	6078      	str	r0, [r7, #4]
 800839e:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 80083a0:	687b      	ldr	r3, [r7, #4]
 80083a2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80083a6:	b2db      	uxtb	r3, r3
 80083a8:	3b01      	subs	r3, #1
 80083aa:	2b02      	cmp	r3, #2
 80083ac:	d80b      	bhi.n	80083c6 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80083ae:	683b      	ldr	r3, [r7, #0]
 80083b0:	885b      	ldrh	r3, [r3, #2]
 80083b2:	2b01      	cmp	r3, #1
 80083b4:	d10c      	bne.n	80083d0 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 80083b6:	687b      	ldr	r3, [r7, #4]
 80083b8:	2200      	movs	r2, #0
 80083ba:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 80083be:	6878      	ldr	r0, [r7, #4]
 80083c0:	f000 f923 	bl	800860a <USBD_CtlSendStatus>
      }
      break;
 80083c4:	e004      	b.n	80083d0 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 80083c6:	6839      	ldr	r1, [r7, #0]
 80083c8:	6878      	ldr	r0, [r7, #4]
 80083ca:	f000 f840 	bl	800844e <USBD_CtlError>
      break;
 80083ce:	e000      	b.n	80083d2 <USBD_ClrFeature+0x3c>
      break;
 80083d0:	bf00      	nop
  }
}
 80083d2:	bf00      	nop
 80083d4:	3708      	adds	r7, #8
 80083d6:	46bd      	mov	sp, r7
 80083d8:	bd80      	pop	{r7, pc}

080083da <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 80083da:	b580      	push	{r7, lr}
 80083dc:	b084      	sub	sp, #16
 80083de:	af00      	add	r7, sp, #0
 80083e0:	6078      	str	r0, [r7, #4]
 80083e2:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 80083e4:	683b      	ldr	r3, [r7, #0]
 80083e6:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 80083e8:	68fb      	ldr	r3, [r7, #12]
 80083ea:	781a      	ldrb	r2, [r3, #0]
 80083ec:	687b      	ldr	r3, [r7, #4]
 80083ee:	701a      	strb	r2, [r3, #0]

  pbuff++;
 80083f0:	68fb      	ldr	r3, [r7, #12]
 80083f2:	3301      	adds	r3, #1
 80083f4:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 80083f6:	68fb      	ldr	r3, [r7, #12]
 80083f8:	781a      	ldrb	r2, [r3, #0]
 80083fa:	687b      	ldr	r3, [r7, #4]
 80083fc:	705a      	strb	r2, [r3, #1]

  pbuff++;
 80083fe:	68fb      	ldr	r3, [r7, #12]
 8008400:	3301      	adds	r3, #1
 8008402:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8008404:	68f8      	ldr	r0, [r7, #12]
 8008406:	f7ff fa3f 	bl	8007888 <SWAPBYTE>
 800840a:	4603      	mov	r3, r0
 800840c:	461a      	mov	r2, r3
 800840e:	687b      	ldr	r3, [r7, #4]
 8008410:	805a      	strh	r2, [r3, #2]

  pbuff++;
 8008412:	68fb      	ldr	r3, [r7, #12]
 8008414:	3301      	adds	r3, #1
 8008416:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8008418:	68fb      	ldr	r3, [r7, #12]
 800841a:	3301      	adds	r3, #1
 800841c:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800841e:	68f8      	ldr	r0, [r7, #12]
 8008420:	f7ff fa32 	bl	8007888 <SWAPBYTE>
 8008424:	4603      	mov	r3, r0
 8008426:	461a      	mov	r2, r3
 8008428:	687b      	ldr	r3, [r7, #4]
 800842a:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800842c:	68fb      	ldr	r3, [r7, #12]
 800842e:	3301      	adds	r3, #1
 8008430:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8008432:	68fb      	ldr	r3, [r7, #12]
 8008434:	3301      	adds	r3, #1
 8008436:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 8008438:	68f8      	ldr	r0, [r7, #12]
 800843a:	f7ff fa25 	bl	8007888 <SWAPBYTE>
 800843e:	4603      	mov	r3, r0
 8008440:	461a      	mov	r2, r3
 8008442:	687b      	ldr	r3, [r7, #4]
 8008444:	80da      	strh	r2, [r3, #6]
}
 8008446:	bf00      	nop
 8008448:	3710      	adds	r7, #16
 800844a:	46bd      	mov	sp, r7
 800844c:	bd80      	pop	{r7, pc}

0800844e <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800844e:	b580      	push	{r7, lr}
 8008450:	b082      	sub	sp, #8
 8008452:	af00      	add	r7, sp, #0
 8008454:	6078      	str	r0, [r7, #4]
 8008456:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 8008458:	2180      	movs	r1, #128	@ 0x80
 800845a:	6878      	ldr	r0, [r7, #4]
 800845c:	f000 fcf4 	bl	8008e48 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8008460:	2100      	movs	r1, #0
 8008462:	6878      	ldr	r0, [r7, #4]
 8008464:	f000 fcf0 	bl	8008e48 <USBD_LL_StallEP>
}
 8008468:	bf00      	nop
 800846a:	3708      	adds	r7, #8
 800846c:	46bd      	mov	sp, r7
 800846e:	bd80      	pop	{r7, pc}

08008470 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8008470:	b580      	push	{r7, lr}
 8008472:	b086      	sub	sp, #24
 8008474:	af00      	add	r7, sp, #0
 8008476:	60f8      	str	r0, [r7, #12]
 8008478:	60b9      	str	r1, [r7, #8]
 800847a:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800847c:	2300      	movs	r3, #0
 800847e:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 8008480:	68fb      	ldr	r3, [r7, #12]
 8008482:	2b00      	cmp	r3, #0
 8008484:	d042      	beq.n	800850c <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 8008486:	68fb      	ldr	r3, [r7, #12]
 8008488:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 800848a:	6938      	ldr	r0, [r7, #16]
 800848c:	f000 f842 	bl	8008514 <USBD_GetLen>
 8008490:	4603      	mov	r3, r0
 8008492:	3301      	adds	r3, #1
 8008494:	005b      	lsls	r3, r3, #1
 8008496:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800849a:	d808      	bhi.n	80084ae <USBD_GetString+0x3e>
 800849c:	6938      	ldr	r0, [r7, #16]
 800849e:	f000 f839 	bl	8008514 <USBD_GetLen>
 80084a2:	4603      	mov	r3, r0
 80084a4:	3301      	adds	r3, #1
 80084a6:	b29b      	uxth	r3, r3
 80084a8:	005b      	lsls	r3, r3, #1
 80084aa:	b29a      	uxth	r2, r3
 80084ac:	e001      	b.n	80084b2 <USBD_GetString+0x42>
 80084ae:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80084b2:	687b      	ldr	r3, [r7, #4]
 80084b4:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 80084b6:	7dfb      	ldrb	r3, [r7, #23]
 80084b8:	68ba      	ldr	r2, [r7, #8]
 80084ba:	4413      	add	r3, r2
 80084bc:	687a      	ldr	r2, [r7, #4]
 80084be:	7812      	ldrb	r2, [r2, #0]
 80084c0:	701a      	strb	r2, [r3, #0]
  idx++;
 80084c2:	7dfb      	ldrb	r3, [r7, #23]
 80084c4:	3301      	adds	r3, #1
 80084c6:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 80084c8:	7dfb      	ldrb	r3, [r7, #23]
 80084ca:	68ba      	ldr	r2, [r7, #8]
 80084cc:	4413      	add	r3, r2
 80084ce:	2203      	movs	r2, #3
 80084d0:	701a      	strb	r2, [r3, #0]
  idx++;
 80084d2:	7dfb      	ldrb	r3, [r7, #23]
 80084d4:	3301      	adds	r3, #1
 80084d6:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 80084d8:	e013      	b.n	8008502 <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 80084da:	7dfb      	ldrb	r3, [r7, #23]
 80084dc:	68ba      	ldr	r2, [r7, #8]
 80084de:	4413      	add	r3, r2
 80084e0:	693a      	ldr	r2, [r7, #16]
 80084e2:	7812      	ldrb	r2, [r2, #0]
 80084e4:	701a      	strb	r2, [r3, #0]
    pdesc++;
 80084e6:	693b      	ldr	r3, [r7, #16]
 80084e8:	3301      	adds	r3, #1
 80084ea:	613b      	str	r3, [r7, #16]
    idx++;
 80084ec:	7dfb      	ldrb	r3, [r7, #23]
 80084ee:	3301      	adds	r3, #1
 80084f0:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 80084f2:	7dfb      	ldrb	r3, [r7, #23]
 80084f4:	68ba      	ldr	r2, [r7, #8]
 80084f6:	4413      	add	r3, r2
 80084f8:	2200      	movs	r2, #0
 80084fa:	701a      	strb	r2, [r3, #0]
    idx++;
 80084fc:	7dfb      	ldrb	r3, [r7, #23]
 80084fe:	3301      	adds	r3, #1
 8008500:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 8008502:	693b      	ldr	r3, [r7, #16]
 8008504:	781b      	ldrb	r3, [r3, #0]
 8008506:	2b00      	cmp	r3, #0
 8008508:	d1e7      	bne.n	80084da <USBD_GetString+0x6a>
 800850a:	e000      	b.n	800850e <USBD_GetString+0x9e>
    return;
 800850c:	bf00      	nop
  }
}
 800850e:	3718      	adds	r7, #24
 8008510:	46bd      	mov	sp, r7
 8008512:	bd80      	pop	{r7, pc}

08008514 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8008514:	b480      	push	{r7}
 8008516:	b085      	sub	sp, #20
 8008518:	af00      	add	r7, sp, #0
 800851a:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800851c:	2300      	movs	r3, #0
 800851e:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 8008520:	687b      	ldr	r3, [r7, #4]
 8008522:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 8008524:	e005      	b.n	8008532 <USBD_GetLen+0x1e>
  {
    len++;
 8008526:	7bfb      	ldrb	r3, [r7, #15]
 8008528:	3301      	adds	r3, #1
 800852a:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800852c:	68bb      	ldr	r3, [r7, #8]
 800852e:	3301      	adds	r3, #1
 8008530:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 8008532:	68bb      	ldr	r3, [r7, #8]
 8008534:	781b      	ldrb	r3, [r3, #0]
 8008536:	2b00      	cmp	r3, #0
 8008538:	d1f5      	bne.n	8008526 <USBD_GetLen+0x12>
  }

  return len;
 800853a:	7bfb      	ldrb	r3, [r7, #15]
}
 800853c:	4618      	mov	r0, r3
 800853e:	3714      	adds	r7, #20
 8008540:	46bd      	mov	sp, r7
 8008542:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008546:	4770      	bx	lr

08008548 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8008548:	b580      	push	{r7, lr}
 800854a:	b084      	sub	sp, #16
 800854c:	af00      	add	r7, sp, #0
 800854e:	60f8      	str	r0, [r7, #12]
 8008550:	60b9      	str	r1, [r7, #8]
 8008552:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8008554:	68fb      	ldr	r3, [r7, #12]
 8008556:	2202      	movs	r2, #2
 8008558:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 800855c:	68fb      	ldr	r3, [r7, #12]
 800855e:	687a      	ldr	r2, [r7, #4]
 8008560:	615a      	str	r2, [r3, #20]
  pdev->ep_in[0].pbuffer = pbuf;
 8008562:	68fb      	ldr	r3, [r7, #12]
 8008564:	68ba      	ldr	r2, [r7, #8]
 8008566:	625a      	str	r2, [r3, #36]	@ 0x24

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 8008568:	68fb      	ldr	r3, [r7, #12]
 800856a:	687a      	ldr	r2, [r7, #4]
 800856c:	619a      	str	r2, [r3, #24]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800856e:	687b      	ldr	r3, [r7, #4]
 8008570:	68ba      	ldr	r2, [r7, #8]
 8008572:	2100      	movs	r1, #0
 8008574:	68f8      	ldr	r0, [r7, #12]
 8008576:	f000 fcf0 	bl	8008f5a <USBD_LL_Transmit>

  return USBD_OK;
 800857a:	2300      	movs	r3, #0
}
 800857c:	4618      	mov	r0, r3
 800857e:	3710      	adds	r7, #16
 8008580:	46bd      	mov	sp, r7
 8008582:	bd80      	pop	{r7, pc}

08008584 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8008584:	b580      	push	{r7, lr}
 8008586:	b084      	sub	sp, #16
 8008588:	af00      	add	r7, sp, #0
 800858a:	60f8      	str	r0, [r7, #12]
 800858c:	60b9      	str	r1, [r7, #8]
 800858e:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8008590:	687b      	ldr	r3, [r7, #4]
 8008592:	68ba      	ldr	r2, [r7, #8]
 8008594:	2100      	movs	r1, #0
 8008596:	68f8      	ldr	r0, [r7, #12]
 8008598:	f000 fcdf 	bl	8008f5a <USBD_LL_Transmit>

  return USBD_OK;
 800859c:	2300      	movs	r3, #0
}
 800859e:	4618      	mov	r0, r3
 80085a0:	3710      	adds	r7, #16
 80085a2:	46bd      	mov	sp, r7
 80085a4:	bd80      	pop	{r7, pc}

080085a6 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 80085a6:	b580      	push	{r7, lr}
 80085a8:	b084      	sub	sp, #16
 80085aa:	af00      	add	r7, sp, #0
 80085ac:	60f8      	str	r0, [r7, #12]
 80085ae:	60b9      	str	r1, [r7, #8]
 80085b0:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 80085b2:	68fb      	ldr	r3, [r7, #12]
 80085b4:	2203      	movs	r2, #3
 80085b6:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 80085ba:	68fb      	ldr	r3, [r7, #12]
 80085bc:	687a      	ldr	r2, [r7, #4]
 80085be:	f8c3 2154 	str.w	r2, [r3, #340]	@ 0x154
  pdev->ep_out[0].pbuffer = pbuf;
 80085c2:	68fb      	ldr	r3, [r7, #12]
 80085c4:	68ba      	ldr	r2, [r7, #8]
 80085c6:	f8c3 2164 	str.w	r2, [r3, #356]	@ 0x164

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 80085ca:	68fb      	ldr	r3, [r7, #12]
 80085cc:	687a      	ldr	r2, [r7, #4]
 80085ce:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 80085d2:	687b      	ldr	r3, [r7, #4]
 80085d4:	68ba      	ldr	r2, [r7, #8]
 80085d6:	2100      	movs	r1, #0
 80085d8:	68f8      	ldr	r0, [r7, #12]
 80085da:	f000 fcdf 	bl	8008f9c <USBD_LL_PrepareReceive>

  return USBD_OK;
 80085de:	2300      	movs	r3, #0
}
 80085e0:	4618      	mov	r0, r3
 80085e2:	3710      	adds	r7, #16
 80085e4:	46bd      	mov	sp, r7
 80085e6:	bd80      	pop	{r7, pc}

080085e8 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 80085e8:	b580      	push	{r7, lr}
 80085ea:	b084      	sub	sp, #16
 80085ec:	af00      	add	r7, sp, #0
 80085ee:	60f8      	str	r0, [r7, #12]
 80085f0:	60b9      	str	r1, [r7, #8]
 80085f2:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 80085f4:	687b      	ldr	r3, [r7, #4]
 80085f6:	68ba      	ldr	r2, [r7, #8]
 80085f8:	2100      	movs	r1, #0
 80085fa:	68f8      	ldr	r0, [r7, #12]
 80085fc:	f000 fcce 	bl	8008f9c <USBD_LL_PrepareReceive>

  return USBD_OK;
 8008600:	2300      	movs	r3, #0
}
 8008602:	4618      	mov	r0, r3
 8008604:	3710      	adds	r7, #16
 8008606:	46bd      	mov	sp, r7
 8008608:	bd80      	pop	{r7, pc}

0800860a <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800860a:	b580      	push	{r7, lr}
 800860c:	b082      	sub	sp, #8
 800860e:	af00      	add	r7, sp, #0
 8008610:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8008612:	687b      	ldr	r3, [r7, #4]
 8008614:	2204      	movs	r2, #4
 8008616:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800861a:	2300      	movs	r3, #0
 800861c:	2200      	movs	r2, #0
 800861e:	2100      	movs	r1, #0
 8008620:	6878      	ldr	r0, [r7, #4]
 8008622:	f000 fc9a 	bl	8008f5a <USBD_LL_Transmit>

  return USBD_OK;
 8008626:	2300      	movs	r3, #0
}
 8008628:	4618      	mov	r0, r3
 800862a:	3708      	adds	r7, #8
 800862c:	46bd      	mov	sp, r7
 800862e:	bd80      	pop	{r7, pc}

08008630 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8008630:	b580      	push	{r7, lr}
 8008632:	b082      	sub	sp, #8
 8008634:	af00      	add	r7, sp, #0
 8008636:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8008638:	687b      	ldr	r3, [r7, #4]
 800863a:	2205      	movs	r2, #5
 800863c:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8008640:	2300      	movs	r3, #0
 8008642:	2200      	movs	r2, #0
 8008644:	2100      	movs	r1, #0
 8008646:	6878      	ldr	r0, [r7, #4]
 8008648:	f000 fca8 	bl	8008f9c <USBD_LL_PrepareReceive>

  return USBD_OK;
 800864c:	2300      	movs	r3, #0
}
 800864e:	4618      	mov	r0, r3
 8008650:	3708      	adds	r7, #8
 8008652:	46bd      	mov	sp, r7
 8008654:	bd80      	pop	{r7, pc}
	...

08008658 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8008658:	b580      	push	{r7, lr}
 800865a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800865c:	2200      	movs	r2, #0
 800865e:	4912      	ldr	r1, [pc, #72]	@ (80086a8 <MX_USB_DEVICE_Init+0x50>)
 8008660:	4812      	ldr	r0, [pc, #72]	@ (80086ac <MX_USB_DEVICE_Init+0x54>)
 8008662:	f7fe fcdb 	bl	800701c <USBD_Init>
 8008666:	4603      	mov	r3, r0
 8008668:	2b00      	cmp	r3, #0
 800866a:	d001      	beq.n	8008670 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800866c:	f7f8 fb54 	bl	8000d18 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 8008670:	490f      	ldr	r1, [pc, #60]	@ (80086b0 <MX_USB_DEVICE_Init+0x58>)
 8008672:	480e      	ldr	r0, [pc, #56]	@ (80086ac <MX_USB_DEVICE_Init+0x54>)
 8008674:	f7fe fd02 	bl	800707c <USBD_RegisterClass>
 8008678:	4603      	mov	r3, r0
 800867a:	2b00      	cmp	r3, #0
 800867c:	d001      	beq.n	8008682 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800867e:	f7f8 fb4b 	bl	8000d18 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 8008682:	490c      	ldr	r1, [pc, #48]	@ (80086b4 <MX_USB_DEVICE_Init+0x5c>)
 8008684:	4809      	ldr	r0, [pc, #36]	@ (80086ac <MX_USB_DEVICE_Init+0x54>)
 8008686:	f7fe fbf9 	bl	8006e7c <USBD_CDC_RegisterInterface>
 800868a:	4603      	mov	r3, r0
 800868c:	2b00      	cmp	r3, #0
 800868e:	d001      	beq.n	8008694 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 8008690:	f7f8 fb42 	bl	8000d18 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8008694:	4805      	ldr	r0, [pc, #20]	@ (80086ac <MX_USB_DEVICE_Init+0x54>)
 8008696:	f7fe fd27 	bl	80070e8 <USBD_Start>
 800869a:	4603      	mov	r3, r0
 800869c:	2b00      	cmp	r3, #0
 800869e:	d001      	beq.n	80086a4 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 80086a0:	f7f8 fb3a 	bl	8000d18 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 80086a4:	bf00      	nop
 80086a6:	bd80      	pop	{r7, pc}
 80086a8:	200000ac 	.word	0x200000ac
 80086ac:	2000061c 	.word	0x2000061c
 80086b0:	20000018 	.word	0x20000018
 80086b4:	20000098 	.word	0x20000098

080086b8 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 80086b8:	b580      	push	{r7, lr}
 80086ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 80086bc:	2200      	movs	r2, #0
 80086be:	4905      	ldr	r1, [pc, #20]	@ (80086d4 <CDC_Init_FS+0x1c>)
 80086c0:	4805      	ldr	r0, [pc, #20]	@ (80086d8 <CDC_Init_FS+0x20>)
 80086c2:	f7fe fbf5 	bl	8006eb0 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 80086c6:	4905      	ldr	r1, [pc, #20]	@ (80086dc <CDC_Init_FS+0x24>)
 80086c8:	4803      	ldr	r0, [pc, #12]	@ (80086d8 <CDC_Init_FS+0x20>)
 80086ca:	f7fe fc13 	bl	8006ef4 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 80086ce:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 80086d0:	4618      	mov	r0, r3
 80086d2:	bd80      	pop	{r7, pc}
 80086d4:	200010f8 	.word	0x200010f8
 80086d8:	2000061c 	.word	0x2000061c
 80086dc:	200008f8 	.word	0x200008f8

080086e0 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 80086e0:	b480      	push	{r7}
 80086e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 80086e4:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 80086e6:	4618      	mov	r0, r3
 80086e8:	46bd      	mov	sp, r7
 80086ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086ee:	4770      	bx	lr

080086f0 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 80086f0:	b480      	push	{r7}
 80086f2:	b083      	sub	sp, #12
 80086f4:	af00      	add	r7, sp, #0
 80086f6:	4603      	mov	r3, r0
 80086f8:	6039      	str	r1, [r7, #0]
 80086fa:	71fb      	strb	r3, [r7, #7]
 80086fc:	4613      	mov	r3, r2
 80086fe:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 8008700:	79fb      	ldrb	r3, [r7, #7]
 8008702:	2b23      	cmp	r3, #35	@ 0x23
 8008704:	d84a      	bhi.n	800879c <CDC_Control_FS+0xac>
 8008706:	a201      	add	r2, pc, #4	@ (adr r2, 800870c <CDC_Control_FS+0x1c>)
 8008708:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800870c:	0800879d 	.word	0x0800879d
 8008710:	0800879d 	.word	0x0800879d
 8008714:	0800879d 	.word	0x0800879d
 8008718:	0800879d 	.word	0x0800879d
 800871c:	0800879d 	.word	0x0800879d
 8008720:	0800879d 	.word	0x0800879d
 8008724:	0800879d 	.word	0x0800879d
 8008728:	0800879d 	.word	0x0800879d
 800872c:	0800879d 	.word	0x0800879d
 8008730:	0800879d 	.word	0x0800879d
 8008734:	0800879d 	.word	0x0800879d
 8008738:	0800879d 	.word	0x0800879d
 800873c:	0800879d 	.word	0x0800879d
 8008740:	0800879d 	.word	0x0800879d
 8008744:	0800879d 	.word	0x0800879d
 8008748:	0800879d 	.word	0x0800879d
 800874c:	0800879d 	.word	0x0800879d
 8008750:	0800879d 	.word	0x0800879d
 8008754:	0800879d 	.word	0x0800879d
 8008758:	0800879d 	.word	0x0800879d
 800875c:	0800879d 	.word	0x0800879d
 8008760:	0800879d 	.word	0x0800879d
 8008764:	0800879d 	.word	0x0800879d
 8008768:	0800879d 	.word	0x0800879d
 800876c:	0800879d 	.word	0x0800879d
 8008770:	0800879d 	.word	0x0800879d
 8008774:	0800879d 	.word	0x0800879d
 8008778:	0800879d 	.word	0x0800879d
 800877c:	0800879d 	.word	0x0800879d
 8008780:	0800879d 	.word	0x0800879d
 8008784:	0800879d 	.word	0x0800879d
 8008788:	0800879d 	.word	0x0800879d
 800878c:	0800879d 	.word	0x0800879d
 8008790:	0800879d 	.word	0x0800879d
 8008794:	0800879d 	.word	0x0800879d
 8008798:	0800879d 	.word	0x0800879d
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800879c:	bf00      	nop
  }

  return (USBD_OK);
 800879e:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 80087a0:	4618      	mov	r0, r3
 80087a2:	370c      	adds	r7, #12
 80087a4:	46bd      	mov	sp, r7
 80087a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087aa:	4770      	bx	lr

080087ac <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 80087ac:	b580      	push	{r7, lr}
 80087ae:	b082      	sub	sp, #8
 80087b0:	af00      	add	r7, sp, #0
 80087b2:	6078      	str	r0, [r7, #4]
 80087b4:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 80087b6:	6879      	ldr	r1, [r7, #4]
 80087b8:	4805      	ldr	r0, [pc, #20]	@ (80087d0 <CDC_Receive_FS+0x24>)
 80087ba:	f7fe fb9b 	bl	8006ef4 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 80087be:	4804      	ldr	r0, [pc, #16]	@ (80087d0 <CDC_Receive_FS+0x24>)
 80087c0:	f7fe fbf6 	bl	8006fb0 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 80087c4:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 80087c6:	4618      	mov	r0, r3
 80087c8:	3708      	adds	r7, #8
 80087ca:	46bd      	mov	sp, r7
 80087cc:	bd80      	pop	{r7, pc}
 80087ce:	bf00      	nop
 80087d0:	2000061c 	.word	0x2000061c

080087d4 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 80087d4:	b580      	push	{r7, lr}
 80087d6:	b084      	sub	sp, #16
 80087d8:	af00      	add	r7, sp, #0
 80087da:	6078      	str	r0, [r7, #4]
 80087dc:	460b      	mov	r3, r1
 80087de:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 80087e0:	2300      	movs	r3, #0
 80087e2:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 80087e4:	4b0d      	ldr	r3, [pc, #52]	@ (800881c <CDC_Transmit_FS+0x48>)
 80087e6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80087ea:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 80087ec:	68bb      	ldr	r3, [r7, #8]
 80087ee:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 80087f2:	2b00      	cmp	r3, #0
 80087f4:	d001      	beq.n	80087fa <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 80087f6:	2301      	movs	r3, #1
 80087f8:	e00b      	b.n	8008812 <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 80087fa:	887b      	ldrh	r3, [r7, #2]
 80087fc:	461a      	mov	r2, r3
 80087fe:	6879      	ldr	r1, [r7, #4]
 8008800:	4806      	ldr	r0, [pc, #24]	@ (800881c <CDC_Transmit_FS+0x48>)
 8008802:	f7fe fb55 	bl	8006eb0 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 8008806:	4805      	ldr	r0, [pc, #20]	@ (800881c <CDC_Transmit_FS+0x48>)
 8008808:	f7fe fb92 	bl	8006f30 <USBD_CDC_TransmitPacket>
 800880c:	4603      	mov	r3, r0
 800880e:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 8008810:	7bfb      	ldrb	r3, [r7, #15]
}
 8008812:	4618      	mov	r0, r3
 8008814:	3710      	adds	r7, #16
 8008816:	46bd      	mov	sp, r7
 8008818:	bd80      	pop	{r7, pc}
 800881a:	bf00      	nop
 800881c:	2000061c 	.word	0x2000061c

08008820 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 8008820:	b480      	push	{r7}
 8008822:	b087      	sub	sp, #28
 8008824:	af00      	add	r7, sp, #0
 8008826:	60f8      	str	r0, [r7, #12]
 8008828:	60b9      	str	r1, [r7, #8]
 800882a:	4613      	mov	r3, r2
 800882c:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800882e:	2300      	movs	r3, #0
 8008830:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 8008832:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8008836:	4618      	mov	r0, r3
 8008838:	371c      	adds	r7, #28
 800883a:	46bd      	mov	sp, r7
 800883c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008840:	4770      	bx	lr
	...

08008844 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008844:	b480      	push	{r7}
 8008846:	b083      	sub	sp, #12
 8008848:	af00      	add	r7, sp, #0
 800884a:	4603      	mov	r3, r0
 800884c:	6039      	str	r1, [r7, #0]
 800884e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8008850:	683b      	ldr	r3, [r7, #0]
 8008852:	2212      	movs	r2, #18
 8008854:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 8008856:	4b03      	ldr	r3, [pc, #12]	@ (8008864 <USBD_FS_DeviceDescriptor+0x20>)
}
 8008858:	4618      	mov	r0, r3
 800885a:	370c      	adds	r7, #12
 800885c:	46bd      	mov	sp, r7
 800885e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008862:	4770      	bx	lr
 8008864:	200000c8 	.word	0x200000c8

08008868 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008868:	b480      	push	{r7}
 800886a:	b083      	sub	sp, #12
 800886c:	af00      	add	r7, sp, #0
 800886e:	4603      	mov	r3, r0
 8008870:	6039      	str	r1, [r7, #0]
 8008872:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8008874:	683b      	ldr	r3, [r7, #0]
 8008876:	2204      	movs	r2, #4
 8008878:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800887a:	4b03      	ldr	r3, [pc, #12]	@ (8008888 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800887c:	4618      	mov	r0, r3
 800887e:	370c      	adds	r7, #12
 8008880:	46bd      	mov	sp, r7
 8008882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008886:	4770      	bx	lr
 8008888:	200000dc 	.word	0x200000dc

0800888c <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800888c:	b580      	push	{r7, lr}
 800888e:	b082      	sub	sp, #8
 8008890:	af00      	add	r7, sp, #0
 8008892:	4603      	mov	r3, r0
 8008894:	6039      	str	r1, [r7, #0]
 8008896:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8008898:	79fb      	ldrb	r3, [r7, #7]
 800889a:	2b00      	cmp	r3, #0
 800889c:	d105      	bne.n	80088aa <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800889e:	683a      	ldr	r2, [r7, #0]
 80088a0:	4907      	ldr	r1, [pc, #28]	@ (80088c0 <USBD_FS_ProductStrDescriptor+0x34>)
 80088a2:	4808      	ldr	r0, [pc, #32]	@ (80088c4 <USBD_FS_ProductStrDescriptor+0x38>)
 80088a4:	f7ff fde4 	bl	8008470 <USBD_GetString>
 80088a8:	e004      	b.n	80088b4 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 80088aa:	683a      	ldr	r2, [r7, #0]
 80088ac:	4904      	ldr	r1, [pc, #16]	@ (80088c0 <USBD_FS_ProductStrDescriptor+0x34>)
 80088ae:	4805      	ldr	r0, [pc, #20]	@ (80088c4 <USBD_FS_ProductStrDescriptor+0x38>)
 80088b0:	f7ff fdde 	bl	8008470 <USBD_GetString>
  }
  return USBD_StrDesc;
 80088b4:	4b02      	ldr	r3, [pc, #8]	@ (80088c0 <USBD_FS_ProductStrDescriptor+0x34>)
}
 80088b6:	4618      	mov	r0, r3
 80088b8:	3708      	adds	r7, #8
 80088ba:	46bd      	mov	sp, r7
 80088bc:	bd80      	pop	{r7, pc}
 80088be:	bf00      	nop
 80088c0:	200018f8 	.word	0x200018f8
 80088c4:	08009d0c 	.word	0x08009d0c

080088c8 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80088c8:	b580      	push	{r7, lr}
 80088ca:	b082      	sub	sp, #8
 80088cc:	af00      	add	r7, sp, #0
 80088ce:	4603      	mov	r3, r0
 80088d0:	6039      	str	r1, [r7, #0]
 80088d2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 80088d4:	683a      	ldr	r2, [r7, #0]
 80088d6:	4904      	ldr	r1, [pc, #16]	@ (80088e8 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 80088d8:	4804      	ldr	r0, [pc, #16]	@ (80088ec <USBD_FS_ManufacturerStrDescriptor+0x24>)
 80088da:	f7ff fdc9 	bl	8008470 <USBD_GetString>
  return USBD_StrDesc;
 80088de:	4b02      	ldr	r3, [pc, #8]	@ (80088e8 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 80088e0:	4618      	mov	r0, r3
 80088e2:	3708      	adds	r7, #8
 80088e4:	46bd      	mov	sp, r7
 80088e6:	bd80      	pop	{r7, pc}
 80088e8:	200018f8 	.word	0x200018f8
 80088ec:	08009d24 	.word	0x08009d24

080088f0 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80088f0:	b580      	push	{r7, lr}
 80088f2:	b082      	sub	sp, #8
 80088f4:	af00      	add	r7, sp, #0
 80088f6:	4603      	mov	r3, r0
 80088f8:	6039      	str	r1, [r7, #0]
 80088fa:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 80088fc:	683b      	ldr	r3, [r7, #0]
 80088fe:	221a      	movs	r2, #26
 8008900:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8008902:	f000 f843 	bl	800898c <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 8008906:	4b02      	ldr	r3, [pc, #8]	@ (8008910 <USBD_FS_SerialStrDescriptor+0x20>)
}
 8008908:	4618      	mov	r0, r3
 800890a:	3708      	adds	r7, #8
 800890c:	46bd      	mov	sp, r7
 800890e:	bd80      	pop	{r7, pc}
 8008910:	200000e0 	.word	0x200000e0

08008914 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008914:	b580      	push	{r7, lr}
 8008916:	b082      	sub	sp, #8
 8008918:	af00      	add	r7, sp, #0
 800891a:	4603      	mov	r3, r0
 800891c:	6039      	str	r1, [r7, #0]
 800891e:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8008920:	79fb      	ldrb	r3, [r7, #7]
 8008922:	2b00      	cmp	r3, #0
 8008924:	d105      	bne.n	8008932 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8008926:	683a      	ldr	r2, [r7, #0]
 8008928:	4907      	ldr	r1, [pc, #28]	@ (8008948 <USBD_FS_ConfigStrDescriptor+0x34>)
 800892a:	4808      	ldr	r0, [pc, #32]	@ (800894c <USBD_FS_ConfigStrDescriptor+0x38>)
 800892c:	f7ff fda0 	bl	8008470 <USBD_GetString>
 8008930:	e004      	b.n	800893c <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8008932:	683a      	ldr	r2, [r7, #0]
 8008934:	4904      	ldr	r1, [pc, #16]	@ (8008948 <USBD_FS_ConfigStrDescriptor+0x34>)
 8008936:	4805      	ldr	r0, [pc, #20]	@ (800894c <USBD_FS_ConfigStrDescriptor+0x38>)
 8008938:	f7ff fd9a 	bl	8008470 <USBD_GetString>
  }
  return USBD_StrDesc;
 800893c:	4b02      	ldr	r3, [pc, #8]	@ (8008948 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800893e:	4618      	mov	r0, r3
 8008940:	3708      	adds	r7, #8
 8008942:	46bd      	mov	sp, r7
 8008944:	bd80      	pop	{r7, pc}
 8008946:	bf00      	nop
 8008948:	200018f8 	.word	0x200018f8
 800894c:	08009d38 	.word	0x08009d38

08008950 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008950:	b580      	push	{r7, lr}
 8008952:	b082      	sub	sp, #8
 8008954:	af00      	add	r7, sp, #0
 8008956:	4603      	mov	r3, r0
 8008958:	6039      	str	r1, [r7, #0]
 800895a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800895c:	79fb      	ldrb	r3, [r7, #7]
 800895e:	2b00      	cmp	r3, #0
 8008960:	d105      	bne.n	800896e <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8008962:	683a      	ldr	r2, [r7, #0]
 8008964:	4907      	ldr	r1, [pc, #28]	@ (8008984 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8008966:	4808      	ldr	r0, [pc, #32]	@ (8008988 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8008968:	f7ff fd82 	bl	8008470 <USBD_GetString>
 800896c:	e004      	b.n	8008978 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800896e:	683a      	ldr	r2, [r7, #0]
 8008970:	4904      	ldr	r1, [pc, #16]	@ (8008984 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8008972:	4805      	ldr	r0, [pc, #20]	@ (8008988 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8008974:	f7ff fd7c 	bl	8008470 <USBD_GetString>
  }
  return USBD_StrDesc;
 8008978:	4b02      	ldr	r3, [pc, #8]	@ (8008984 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800897a:	4618      	mov	r0, r3
 800897c:	3708      	adds	r7, #8
 800897e:	46bd      	mov	sp, r7
 8008980:	bd80      	pop	{r7, pc}
 8008982:	bf00      	nop
 8008984:	200018f8 	.word	0x200018f8
 8008988:	08009d44 	.word	0x08009d44

0800898c <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800898c:	b580      	push	{r7, lr}
 800898e:	b084      	sub	sp, #16
 8008990:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8008992:	4b0f      	ldr	r3, [pc, #60]	@ (80089d0 <Get_SerialNum+0x44>)
 8008994:	681b      	ldr	r3, [r3, #0]
 8008996:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8008998:	4b0e      	ldr	r3, [pc, #56]	@ (80089d4 <Get_SerialNum+0x48>)
 800899a:	681b      	ldr	r3, [r3, #0]
 800899c:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800899e:	4b0e      	ldr	r3, [pc, #56]	@ (80089d8 <Get_SerialNum+0x4c>)
 80089a0:	681b      	ldr	r3, [r3, #0]
 80089a2:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 80089a4:	68fa      	ldr	r2, [r7, #12]
 80089a6:	687b      	ldr	r3, [r7, #4]
 80089a8:	4413      	add	r3, r2
 80089aa:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 80089ac:	68fb      	ldr	r3, [r7, #12]
 80089ae:	2b00      	cmp	r3, #0
 80089b0:	d009      	beq.n	80089c6 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 80089b2:	2208      	movs	r2, #8
 80089b4:	4909      	ldr	r1, [pc, #36]	@ (80089dc <Get_SerialNum+0x50>)
 80089b6:	68f8      	ldr	r0, [r7, #12]
 80089b8:	f000 f814 	bl	80089e4 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 80089bc:	2204      	movs	r2, #4
 80089be:	4908      	ldr	r1, [pc, #32]	@ (80089e0 <Get_SerialNum+0x54>)
 80089c0:	68b8      	ldr	r0, [r7, #8]
 80089c2:	f000 f80f 	bl	80089e4 <IntToUnicode>
  }
}
 80089c6:	bf00      	nop
 80089c8:	3710      	adds	r7, #16
 80089ca:	46bd      	mov	sp, r7
 80089cc:	bd80      	pop	{r7, pc}
 80089ce:	bf00      	nop
 80089d0:	1fff7a10 	.word	0x1fff7a10
 80089d4:	1fff7a14 	.word	0x1fff7a14
 80089d8:	1fff7a18 	.word	0x1fff7a18
 80089dc:	200000e2 	.word	0x200000e2
 80089e0:	200000f2 	.word	0x200000f2

080089e4 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 80089e4:	b480      	push	{r7}
 80089e6:	b087      	sub	sp, #28
 80089e8:	af00      	add	r7, sp, #0
 80089ea:	60f8      	str	r0, [r7, #12]
 80089ec:	60b9      	str	r1, [r7, #8]
 80089ee:	4613      	mov	r3, r2
 80089f0:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 80089f2:	2300      	movs	r3, #0
 80089f4:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 80089f6:	2300      	movs	r3, #0
 80089f8:	75fb      	strb	r3, [r7, #23]
 80089fa:	e027      	b.n	8008a4c <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 80089fc:	68fb      	ldr	r3, [r7, #12]
 80089fe:	0f1b      	lsrs	r3, r3, #28
 8008a00:	2b09      	cmp	r3, #9
 8008a02:	d80b      	bhi.n	8008a1c <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8008a04:	68fb      	ldr	r3, [r7, #12]
 8008a06:	0f1b      	lsrs	r3, r3, #28
 8008a08:	b2da      	uxtb	r2, r3
 8008a0a:	7dfb      	ldrb	r3, [r7, #23]
 8008a0c:	005b      	lsls	r3, r3, #1
 8008a0e:	4619      	mov	r1, r3
 8008a10:	68bb      	ldr	r3, [r7, #8]
 8008a12:	440b      	add	r3, r1
 8008a14:	3230      	adds	r2, #48	@ 0x30
 8008a16:	b2d2      	uxtb	r2, r2
 8008a18:	701a      	strb	r2, [r3, #0]
 8008a1a:	e00a      	b.n	8008a32 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8008a1c:	68fb      	ldr	r3, [r7, #12]
 8008a1e:	0f1b      	lsrs	r3, r3, #28
 8008a20:	b2da      	uxtb	r2, r3
 8008a22:	7dfb      	ldrb	r3, [r7, #23]
 8008a24:	005b      	lsls	r3, r3, #1
 8008a26:	4619      	mov	r1, r3
 8008a28:	68bb      	ldr	r3, [r7, #8]
 8008a2a:	440b      	add	r3, r1
 8008a2c:	3237      	adds	r2, #55	@ 0x37
 8008a2e:	b2d2      	uxtb	r2, r2
 8008a30:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8008a32:	68fb      	ldr	r3, [r7, #12]
 8008a34:	011b      	lsls	r3, r3, #4
 8008a36:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8008a38:	7dfb      	ldrb	r3, [r7, #23]
 8008a3a:	005b      	lsls	r3, r3, #1
 8008a3c:	3301      	adds	r3, #1
 8008a3e:	68ba      	ldr	r2, [r7, #8]
 8008a40:	4413      	add	r3, r2
 8008a42:	2200      	movs	r2, #0
 8008a44:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8008a46:	7dfb      	ldrb	r3, [r7, #23]
 8008a48:	3301      	adds	r3, #1
 8008a4a:	75fb      	strb	r3, [r7, #23]
 8008a4c:	7dfa      	ldrb	r2, [r7, #23]
 8008a4e:	79fb      	ldrb	r3, [r7, #7]
 8008a50:	429a      	cmp	r2, r3
 8008a52:	d3d3      	bcc.n	80089fc <IntToUnicode+0x18>
  }
}
 8008a54:	bf00      	nop
 8008a56:	bf00      	nop
 8008a58:	371c      	adds	r7, #28
 8008a5a:	46bd      	mov	sp, r7
 8008a5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a60:	4770      	bx	lr
	...

08008a64 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8008a64:	b580      	push	{r7, lr}
 8008a66:	b08a      	sub	sp, #40	@ 0x28
 8008a68:	af00      	add	r7, sp, #0
 8008a6a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008a6c:	f107 0314 	add.w	r3, r7, #20
 8008a70:	2200      	movs	r2, #0
 8008a72:	601a      	str	r2, [r3, #0]
 8008a74:	605a      	str	r2, [r3, #4]
 8008a76:	609a      	str	r2, [r3, #8]
 8008a78:	60da      	str	r2, [r3, #12]
 8008a7a:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 8008a7c:	687b      	ldr	r3, [r7, #4]
 8008a7e:	681b      	ldr	r3, [r3, #0]
 8008a80:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8008a84:	d13a      	bne.n	8008afc <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8008a86:	2300      	movs	r3, #0
 8008a88:	613b      	str	r3, [r7, #16]
 8008a8a:	4b1e      	ldr	r3, [pc, #120]	@ (8008b04 <HAL_PCD_MspInit+0xa0>)
 8008a8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008a8e:	4a1d      	ldr	r2, [pc, #116]	@ (8008b04 <HAL_PCD_MspInit+0xa0>)
 8008a90:	f043 0301 	orr.w	r3, r3, #1
 8008a94:	6313      	str	r3, [r2, #48]	@ 0x30
 8008a96:	4b1b      	ldr	r3, [pc, #108]	@ (8008b04 <HAL_PCD_MspInit+0xa0>)
 8008a98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008a9a:	f003 0301 	and.w	r3, r3, #1
 8008a9e:	613b      	str	r3, [r7, #16]
 8008aa0:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8008aa2:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8008aa6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008aa8:	2302      	movs	r3, #2
 8008aaa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008aac:	2300      	movs	r3, #0
 8008aae:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8008ab0:	2303      	movs	r3, #3
 8008ab2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8008ab4:	230a      	movs	r3, #10
 8008ab6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8008ab8:	f107 0314 	add.w	r3, r7, #20
 8008abc:	4619      	mov	r1, r3
 8008abe:	4812      	ldr	r0, [pc, #72]	@ (8008b08 <HAL_PCD_MspInit+0xa4>)
 8008ac0:	f7f9 fa16 	bl	8001ef0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8008ac4:	4b0f      	ldr	r3, [pc, #60]	@ (8008b04 <HAL_PCD_MspInit+0xa0>)
 8008ac6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008ac8:	4a0e      	ldr	r2, [pc, #56]	@ (8008b04 <HAL_PCD_MspInit+0xa0>)
 8008aca:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008ace:	6353      	str	r3, [r2, #52]	@ 0x34
 8008ad0:	2300      	movs	r3, #0
 8008ad2:	60fb      	str	r3, [r7, #12]
 8008ad4:	4b0b      	ldr	r3, [pc, #44]	@ (8008b04 <HAL_PCD_MspInit+0xa0>)
 8008ad6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008ad8:	4a0a      	ldr	r2, [pc, #40]	@ (8008b04 <HAL_PCD_MspInit+0xa0>)
 8008ada:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8008ade:	6453      	str	r3, [r2, #68]	@ 0x44
 8008ae0:	4b08      	ldr	r3, [pc, #32]	@ (8008b04 <HAL_PCD_MspInit+0xa0>)
 8008ae2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008ae4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008ae8:	60fb      	str	r3, [r7, #12]
 8008aea:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8008aec:	2200      	movs	r2, #0
 8008aee:	2100      	movs	r1, #0
 8008af0:	2043      	movs	r0, #67	@ 0x43
 8008af2:	f7f9 f934 	bl	8001d5e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8008af6:	2043      	movs	r0, #67	@ 0x43
 8008af8:	f7f9 f94d 	bl	8001d96 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8008afc:	bf00      	nop
 8008afe:	3728      	adds	r7, #40	@ 0x28
 8008b00:	46bd      	mov	sp, r7
 8008b02:	bd80      	pop	{r7, pc}
 8008b04:	40023800 	.word	0x40023800
 8008b08:	40020000 	.word	0x40020000

08008b0c <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008b0c:	b580      	push	{r7, lr}
 8008b0e:	b082      	sub	sp, #8
 8008b10:	af00      	add	r7, sp, #0
 8008b12:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8008b14:	687b      	ldr	r3, [r7, #4]
 8008b16:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 8008b1a:	687b      	ldr	r3, [r7, #4]
 8008b1c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8008b20:	4619      	mov	r1, r3
 8008b22:	4610      	mov	r0, r2
 8008b24:	f7fe fb2d 	bl	8007182 <USBD_LL_SetupStage>
}
 8008b28:	bf00      	nop
 8008b2a:	3708      	adds	r7, #8
 8008b2c:	46bd      	mov	sp, r7
 8008b2e:	bd80      	pop	{r7, pc}

08008b30 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008b30:	b580      	push	{r7, lr}
 8008b32:	b082      	sub	sp, #8
 8008b34:	af00      	add	r7, sp, #0
 8008b36:	6078      	str	r0, [r7, #4]
 8008b38:	460b      	mov	r3, r1
 8008b3a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8008b3c:	687b      	ldr	r3, [r7, #4]
 8008b3e:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 8008b42:	78fa      	ldrb	r2, [r7, #3]
 8008b44:	6879      	ldr	r1, [r7, #4]
 8008b46:	4613      	mov	r3, r2
 8008b48:	00db      	lsls	r3, r3, #3
 8008b4a:	4413      	add	r3, r2
 8008b4c:	009b      	lsls	r3, r3, #2
 8008b4e:	440b      	add	r3, r1
 8008b50:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8008b54:	681a      	ldr	r2, [r3, #0]
 8008b56:	78fb      	ldrb	r3, [r7, #3]
 8008b58:	4619      	mov	r1, r3
 8008b5a:	f7fe fb67 	bl	800722c <USBD_LL_DataOutStage>
}
 8008b5e:	bf00      	nop
 8008b60:	3708      	adds	r7, #8
 8008b62:	46bd      	mov	sp, r7
 8008b64:	bd80      	pop	{r7, pc}

08008b66 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008b66:	b580      	push	{r7, lr}
 8008b68:	b082      	sub	sp, #8
 8008b6a:	af00      	add	r7, sp, #0
 8008b6c:	6078      	str	r0, [r7, #4]
 8008b6e:	460b      	mov	r3, r1
 8008b70:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8008b72:	687b      	ldr	r3, [r7, #4]
 8008b74:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 8008b78:	78fa      	ldrb	r2, [r7, #3]
 8008b7a:	6879      	ldr	r1, [r7, #4]
 8008b7c:	4613      	mov	r3, r2
 8008b7e:	00db      	lsls	r3, r3, #3
 8008b80:	4413      	add	r3, r2
 8008b82:	009b      	lsls	r3, r3, #2
 8008b84:	440b      	add	r3, r1
 8008b86:	3320      	adds	r3, #32
 8008b88:	681a      	ldr	r2, [r3, #0]
 8008b8a:	78fb      	ldrb	r3, [r7, #3]
 8008b8c:	4619      	mov	r1, r3
 8008b8e:	f7fe fc09 	bl	80073a4 <USBD_LL_DataInStage>
}
 8008b92:	bf00      	nop
 8008b94:	3708      	adds	r7, #8
 8008b96:	46bd      	mov	sp, r7
 8008b98:	bd80      	pop	{r7, pc}

08008b9a <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008b9a:	b580      	push	{r7, lr}
 8008b9c:	b082      	sub	sp, #8
 8008b9e:	af00      	add	r7, sp, #0
 8008ba0:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8008ba2:	687b      	ldr	r3, [r7, #4]
 8008ba4:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8008ba8:	4618      	mov	r0, r3
 8008baa:	f7fe fd4d 	bl	8007648 <USBD_LL_SOF>
}
 8008bae:	bf00      	nop
 8008bb0:	3708      	adds	r7, #8
 8008bb2:	46bd      	mov	sp, r7
 8008bb4:	bd80      	pop	{r7, pc}

08008bb6 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008bb6:	b580      	push	{r7, lr}
 8008bb8:	b084      	sub	sp, #16
 8008bba:	af00      	add	r7, sp, #0
 8008bbc:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8008bbe:	2301      	movs	r3, #1
 8008bc0:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 8008bc2:	687b      	ldr	r3, [r7, #4]
 8008bc4:	79db      	ldrb	r3, [r3, #7]
 8008bc6:	2b00      	cmp	r3, #0
 8008bc8:	d102      	bne.n	8008bd0 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 8008bca:	2300      	movs	r3, #0
 8008bcc:	73fb      	strb	r3, [r7, #15]
 8008bce:	e008      	b.n	8008be2 <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 8008bd0:	687b      	ldr	r3, [r7, #4]
 8008bd2:	79db      	ldrb	r3, [r3, #7]
 8008bd4:	2b02      	cmp	r3, #2
 8008bd6:	d102      	bne.n	8008bde <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 8008bd8:	2301      	movs	r3, #1
 8008bda:	73fb      	strb	r3, [r7, #15]
 8008bdc:	e001      	b.n	8008be2 <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 8008bde:	f7f8 f89b 	bl	8000d18 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8008be2:	687b      	ldr	r3, [r7, #4]
 8008be4:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8008be8:	7bfa      	ldrb	r2, [r7, #15]
 8008bea:	4611      	mov	r1, r2
 8008bec:	4618      	mov	r0, r3
 8008bee:	f7fe fce7 	bl	80075c0 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8008bf2:	687b      	ldr	r3, [r7, #4]
 8008bf4:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8008bf8:	4618      	mov	r0, r3
 8008bfa:	f7fe fc8e 	bl	800751a <USBD_LL_Reset>
}
 8008bfe:	bf00      	nop
 8008c00:	3710      	adds	r7, #16
 8008c02:	46bd      	mov	sp, r7
 8008c04:	bd80      	pop	{r7, pc}
	...

08008c08 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008c08:	b580      	push	{r7, lr}
 8008c0a:	b082      	sub	sp, #8
 8008c0c:	af00      	add	r7, sp, #0
 8008c0e:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8008c10:	687b      	ldr	r3, [r7, #4]
 8008c12:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8008c16:	4618      	mov	r0, r3
 8008c18:	f7fe fce2 	bl	80075e0 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8008c1c:	687b      	ldr	r3, [r7, #4]
 8008c1e:	681b      	ldr	r3, [r3, #0]
 8008c20:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8008c24:	681b      	ldr	r3, [r3, #0]
 8008c26:	687a      	ldr	r2, [r7, #4]
 8008c28:	6812      	ldr	r2, [r2, #0]
 8008c2a:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8008c2e:	f043 0301 	orr.w	r3, r3, #1
 8008c32:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8008c34:	687b      	ldr	r3, [r7, #4]
 8008c36:	7adb      	ldrb	r3, [r3, #11]
 8008c38:	2b00      	cmp	r3, #0
 8008c3a:	d005      	beq.n	8008c48 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8008c3c:	4b04      	ldr	r3, [pc, #16]	@ (8008c50 <HAL_PCD_SuspendCallback+0x48>)
 8008c3e:	691b      	ldr	r3, [r3, #16]
 8008c40:	4a03      	ldr	r2, [pc, #12]	@ (8008c50 <HAL_PCD_SuspendCallback+0x48>)
 8008c42:	f043 0306 	orr.w	r3, r3, #6
 8008c46:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8008c48:	bf00      	nop
 8008c4a:	3708      	adds	r7, #8
 8008c4c:	46bd      	mov	sp, r7
 8008c4e:	bd80      	pop	{r7, pc}
 8008c50:	e000ed00 	.word	0xe000ed00

08008c54 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008c54:	b580      	push	{r7, lr}
 8008c56:	b082      	sub	sp, #8
 8008c58:	af00      	add	r7, sp, #0
 8008c5a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8008c5c:	687b      	ldr	r3, [r7, #4]
 8008c5e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8008c62:	4618      	mov	r0, r3
 8008c64:	f7fe fcd8 	bl	8007618 <USBD_LL_Resume>
}
 8008c68:	bf00      	nop
 8008c6a:	3708      	adds	r7, #8
 8008c6c:	46bd      	mov	sp, r7
 8008c6e:	bd80      	pop	{r7, pc}

08008c70 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008c70:	b580      	push	{r7, lr}
 8008c72:	b082      	sub	sp, #8
 8008c74:	af00      	add	r7, sp, #0
 8008c76:	6078      	str	r0, [r7, #4]
 8008c78:	460b      	mov	r3, r1
 8008c7a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8008c7c:	687b      	ldr	r3, [r7, #4]
 8008c7e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8008c82:	78fa      	ldrb	r2, [r7, #3]
 8008c84:	4611      	mov	r1, r2
 8008c86:	4618      	mov	r0, r3
 8008c88:	f7fe fd30 	bl	80076ec <USBD_LL_IsoOUTIncomplete>
}
 8008c8c:	bf00      	nop
 8008c8e:	3708      	adds	r7, #8
 8008c90:	46bd      	mov	sp, r7
 8008c92:	bd80      	pop	{r7, pc}

08008c94 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008c94:	b580      	push	{r7, lr}
 8008c96:	b082      	sub	sp, #8
 8008c98:	af00      	add	r7, sp, #0
 8008c9a:	6078      	str	r0, [r7, #4]
 8008c9c:	460b      	mov	r3, r1
 8008c9e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8008ca0:	687b      	ldr	r3, [r7, #4]
 8008ca2:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8008ca6:	78fa      	ldrb	r2, [r7, #3]
 8008ca8:	4611      	mov	r1, r2
 8008caa:	4618      	mov	r0, r3
 8008cac:	f7fe fcec 	bl	8007688 <USBD_LL_IsoINIncomplete>
}
 8008cb0:	bf00      	nop
 8008cb2:	3708      	adds	r7, #8
 8008cb4:	46bd      	mov	sp, r7
 8008cb6:	bd80      	pop	{r7, pc}

08008cb8 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008cb8:	b580      	push	{r7, lr}
 8008cba:	b082      	sub	sp, #8
 8008cbc:	af00      	add	r7, sp, #0
 8008cbe:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 8008cc0:	687b      	ldr	r3, [r7, #4]
 8008cc2:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8008cc6:	4618      	mov	r0, r3
 8008cc8:	f7fe fd42 	bl	8007750 <USBD_LL_DevConnected>
}
 8008ccc:	bf00      	nop
 8008cce:	3708      	adds	r7, #8
 8008cd0:	46bd      	mov	sp, r7
 8008cd2:	bd80      	pop	{r7, pc}

08008cd4 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008cd4:	b580      	push	{r7, lr}
 8008cd6:	b082      	sub	sp, #8
 8008cd8:	af00      	add	r7, sp, #0
 8008cda:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 8008cdc:	687b      	ldr	r3, [r7, #4]
 8008cde:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8008ce2:	4618      	mov	r0, r3
 8008ce4:	f7fe fd3f 	bl	8007766 <USBD_LL_DevDisconnected>
}
 8008ce8:	bf00      	nop
 8008cea:	3708      	adds	r7, #8
 8008cec:	46bd      	mov	sp, r7
 8008cee:	bd80      	pop	{r7, pc}

08008cf0 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8008cf0:	b580      	push	{r7, lr}
 8008cf2:	b082      	sub	sp, #8
 8008cf4:	af00      	add	r7, sp, #0
 8008cf6:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 8008cf8:	687b      	ldr	r3, [r7, #4]
 8008cfa:	781b      	ldrb	r3, [r3, #0]
 8008cfc:	2b00      	cmp	r3, #0
 8008cfe:	d13c      	bne.n	8008d7a <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 8008d00:	4a20      	ldr	r2, [pc, #128]	@ (8008d84 <USBD_LL_Init+0x94>)
 8008d02:	687b      	ldr	r3, [r7, #4]
 8008d04:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_FS;
 8008d08:	687b      	ldr	r3, [r7, #4]
 8008d0a:	4a1e      	ldr	r2, [pc, #120]	@ (8008d84 <USBD_LL_Init+0x94>)
 8008d0c:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8008d10:	4b1c      	ldr	r3, [pc, #112]	@ (8008d84 <USBD_LL_Init+0x94>)
 8008d12:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8008d16:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 8008d18:	4b1a      	ldr	r3, [pc, #104]	@ (8008d84 <USBD_LL_Init+0x94>)
 8008d1a:	2204      	movs	r2, #4
 8008d1c:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8008d1e:	4b19      	ldr	r3, [pc, #100]	@ (8008d84 <USBD_LL_Init+0x94>)
 8008d20:	2202      	movs	r2, #2
 8008d22:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8008d24:	4b17      	ldr	r3, [pc, #92]	@ (8008d84 <USBD_LL_Init+0x94>)
 8008d26:	2200      	movs	r2, #0
 8008d28:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8008d2a:	4b16      	ldr	r3, [pc, #88]	@ (8008d84 <USBD_LL_Init+0x94>)
 8008d2c:	2202      	movs	r2, #2
 8008d2e:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8008d30:	4b14      	ldr	r3, [pc, #80]	@ (8008d84 <USBD_LL_Init+0x94>)
 8008d32:	2200      	movs	r2, #0
 8008d34:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8008d36:	4b13      	ldr	r3, [pc, #76]	@ (8008d84 <USBD_LL_Init+0x94>)
 8008d38:	2200      	movs	r2, #0
 8008d3a:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8008d3c:	4b11      	ldr	r3, [pc, #68]	@ (8008d84 <USBD_LL_Init+0x94>)
 8008d3e:	2200      	movs	r2, #0
 8008d40:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 8008d42:	4b10      	ldr	r3, [pc, #64]	@ (8008d84 <USBD_LL_Init+0x94>)
 8008d44:	2200      	movs	r2, #0
 8008d46:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8008d48:	4b0e      	ldr	r3, [pc, #56]	@ (8008d84 <USBD_LL_Init+0x94>)
 8008d4a:	2200      	movs	r2, #0
 8008d4c:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8008d4e:	480d      	ldr	r0, [pc, #52]	@ (8008d84 <USBD_LL_Init+0x94>)
 8008d50:	f7f9 fa83 	bl	800225a <HAL_PCD_Init>
 8008d54:	4603      	mov	r3, r0
 8008d56:	2b00      	cmp	r3, #0
 8008d58:	d001      	beq.n	8008d5e <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 8008d5a:	f7f7 ffdd 	bl	8000d18 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 8008d5e:	2180      	movs	r1, #128	@ 0x80
 8008d60:	4808      	ldr	r0, [pc, #32]	@ (8008d84 <USBD_LL_Init+0x94>)
 8008d62:	f7fa fcb0 	bl	80036c6 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 8008d66:	2240      	movs	r2, #64	@ 0x40
 8008d68:	2100      	movs	r1, #0
 8008d6a:	4806      	ldr	r0, [pc, #24]	@ (8008d84 <USBD_LL_Init+0x94>)
 8008d6c:	f7fa fc64 	bl	8003638 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 8008d70:	2280      	movs	r2, #128	@ 0x80
 8008d72:	2101      	movs	r1, #1
 8008d74:	4803      	ldr	r0, [pc, #12]	@ (8008d84 <USBD_LL_Init+0x94>)
 8008d76:	f7fa fc5f 	bl	8003638 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 8008d7a:	2300      	movs	r3, #0
}
 8008d7c:	4618      	mov	r0, r3
 8008d7e:	3708      	adds	r7, #8
 8008d80:	46bd      	mov	sp, r7
 8008d82:	bd80      	pop	{r7, pc}
 8008d84:	20001af8 	.word	0x20001af8

08008d88 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8008d88:	b580      	push	{r7, lr}
 8008d8a:	b084      	sub	sp, #16
 8008d8c:	af00      	add	r7, sp, #0
 8008d8e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008d90:	2300      	movs	r3, #0
 8008d92:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008d94:	2300      	movs	r3, #0
 8008d96:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8008d98:	687b      	ldr	r3, [r7, #4]
 8008d9a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8008d9e:	4618      	mov	r0, r3
 8008da0:	f7f9 fb6a 	bl	8002478 <HAL_PCD_Start>
 8008da4:	4603      	mov	r3, r0
 8008da6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008da8:	7bfb      	ldrb	r3, [r7, #15]
 8008daa:	4618      	mov	r0, r3
 8008dac:	f000 f942 	bl	8009034 <USBD_Get_USB_Status>
 8008db0:	4603      	mov	r3, r0
 8008db2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008db4:	7bbb      	ldrb	r3, [r7, #14]
}
 8008db6:	4618      	mov	r0, r3
 8008db8:	3710      	adds	r7, #16
 8008dba:	46bd      	mov	sp, r7
 8008dbc:	bd80      	pop	{r7, pc}

08008dbe <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8008dbe:	b580      	push	{r7, lr}
 8008dc0:	b084      	sub	sp, #16
 8008dc2:	af00      	add	r7, sp, #0
 8008dc4:	6078      	str	r0, [r7, #4]
 8008dc6:	4608      	mov	r0, r1
 8008dc8:	4611      	mov	r1, r2
 8008dca:	461a      	mov	r2, r3
 8008dcc:	4603      	mov	r3, r0
 8008dce:	70fb      	strb	r3, [r7, #3]
 8008dd0:	460b      	mov	r3, r1
 8008dd2:	70bb      	strb	r3, [r7, #2]
 8008dd4:	4613      	mov	r3, r2
 8008dd6:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008dd8:	2300      	movs	r3, #0
 8008dda:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008ddc:	2300      	movs	r3, #0
 8008dde:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8008de0:	687b      	ldr	r3, [r7, #4]
 8008de2:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8008de6:	78bb      	ldrb	r3, [r7, #2]
 8008de8:	883a      	ldrh	r2, [r7, #0]
 8008dea:	78f9      	ldrb	r1, [r7, #3]
 8008dec:	f7fa f83e 	bl	8002e6c <HAL_PCD_EP_Open>
 8008df0:	4603      	mov	r3, r0
 8008df2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008df4:	7bfb      	ldrb	r3, [r7, #15]
 8008df6:	4618      	mov	r0, r3
 8008df8:	f000 f91c 	bl	8009034 <USBD_Get_USB_Status>
 8008dfc:	4603      	mov	r3, r0
 8008dfe:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008e00:	7bbb      	ldrb	r3, [r7, #14]
}
 8008e02:	4618      	mov	r0, r3
 8008e04:	3710      	adds	r7, #16
 8008e06:	46bd      	mov	sp, r7
 8008e08:	bd80      	pop	{r7, pc}

08008e0a <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8008e0a:	b580      	push	{r7, lr}
 8008e0c:	b084      	sub	sp, #16
 8008e0e:	af00      	add	r7, sp, #0
 8008e10:	6078      	str	r0, [r7, #4]
 8008e12:	460b      	mov	r3, r1
 8008e14:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008e16:	2300      	movs	r3, #0
 8008e18:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008e1a:	2300      	movs	r3, #0
 8008e1c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8008e1e:	687b      	ldr	r3, [r7, #4]
 8008e20:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8008e24:	78fa      	ldrb	r2, [r7, #3]
 8008e26:	4611      	mov	r1, r2
 8008e28:	4618      	mov	r0, r3
 8008e2a:	f7fa f889 	bl	8002f40 <HAL_PCD_EP_Close>
 8008e2e:	4603      	mov	r3, r0
 8008e30:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008e32:	7bfb      	ldrb	r3, [r7, #15]
 8008e34:	4618      	mov	r0, r3
 8008e36:	f000 f8fd 	bl	8009034 <USBD_Get_USB_Status>
 8008e3a:	4603      	mov	r3, r0
 8008e3c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008e3e:	7bbb      	ldrb	r3, [r7, #14]
}
 8008e40:	4618      	mov	r0, r3
 8008e42:	3710      	adds	r7, #16
 8008e44:	46bd      	mov	sp, r7
 8008e46:	bd80      	pop	{r7, pc}

08008e48 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8008e48:	b580      	push	{r7, lr}
 8008e4a:	b084      	sub	sp, #16
 8008e4c:	af00      	add	r7, sp, #0
 8008e4e:	6078      	str	r0, [r7, #4]
 8008e50:	460b      	mov	r3, r1
 8008e52:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008e54:	2300      	movs	r3, #0
 8008e56:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008e58:	2300      	movs	r3, #0
 8008e5a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8008e5c:	687b      	ldr	r3, [r7, #4]
 8008e5e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8008e62:	78fa      	ldrb	r2, [r7, #3]
 8008e64:	4611      	mov	r1, r2
 8008e66:	4618      	mov	r0, r3
 8008e68:	f7fa f941 	bl	80030ee <HAL_PCD_EP_SetStall>
 8008e6c:	4603      	mov	r3, r0
 8008e6e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008e70:	7bfb      	ldrb	r3, [r7, #15]
 8008e72:	4618      	mov	r0, r3
 8008e74:	f000 f8de 	bl	8009034 <USBD_Get_USB_Status>
 8008e78:	4603      	mov	r3, r0
 8008e7a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008e7c:	7bbb      	ldrb	r3, [r7, #14]
}
 8008e7e:	4618      	mov	r0, r3
 8008e80:	3710      	adds	r7, #16
 8008e82:	46bd      	mov	sp, r7
 8008e84:	bd80      	pop	{r7, pc}

08008e86 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8008e86:	b580      	push	{r7, lr}
 8008e88:	b084      	sub	sp, #16
 8008e8a:	af00      	add	r7, sp, #0
 8008e8c:	6078      	str	r0, [r7, #4]
 8008e8e:	460b      	mov	r3, r1
 8008e90:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008e92:	2300      	movs	r3, #0
 8008e94:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008e96:	2300      	movs	r3, #0
 8008e98:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8008e9a:	687b      	ldr	r3, [r7, #4]
 8008e9c:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8008ea0:	78fa      	ldrb	r2, [r7, #3]
 8008ea2:	4611      	mov	r1, r2
 8008ea4:	4618      	mov	r0, r3
 8008ea6:	f7fa f985 	bl	80031b4 <HAL_PCD_EP_ClrStall>
 8008eaa:	4603      	mov	r3, r0
 8008eac:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008eae:	7bfb      	ldrb	r3, [r7, #15]
 8008eb0:	4618      	mov	r0, r3
 8008eb2:	f000 f8bf 	bl	8009034 <USBD_Get_USB_Status>
 8008eb6:	4603      	mov	r3, r0
 8008eb8:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008eba:	7bbb      	ldrb	r3, [r7, #14]
}
 8008ebc:	4618      	mov	r0, r3
 8008ebe:	3710      	adds	r7, #16
 8008ec0:	46bd      	mov	sp, r7
 8008ec2:	bd80      	pop	{r7, pc}

08008ec4 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8008ec4:	b480      	push	{r7}
 8008ec6:	b085      	sub	sp, #20
 8008ec8:	af00      	add	r7, sp, #0
 8008eca:	6078      	str	r0, [r7, #4]
 8008ecc:	460b      	mov	r3, r1
 8008ece:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8008ed0:	687b      	ldr	r3, [r7, #4]
 8008ed2:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8008ed6:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8008ed8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8008edc:	2b00      	cmp	r3, #0
 8008ede:	da0b      	bge.n	8008ef8 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8008ee0:	78fb      	ldrb	r3, [r7, #3]
 8008ee2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8008ee6:	68f9      	ldr	r1, [r7, #12]
 8008ee8:	4613      	mov	r3, r2
 8008eea:	00db      	lsls	r3, r3, #3
 8008eec:	4413      	add	r3, r2
 8008eee:	009b      	lsls	r3, r3, #2
 8008ef0:	440b      	add	r3, r1
 8008ef2:	3316      	adds	r3, #22
 8008ef4:	781b      	ldrb	r3, [r3, #0]
 8008ef6:	e00b      	b.n	8008f10 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8008ef8:	78fb      	ldrb	r3, [r7, #3]
 8008efa:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8008efe:	68f9      	ldr	r1, [r7, #12]
 8008f00:	4613      	mov	r3, r2
 8008f02:	00db      	lsls	r3, r3, #3
 8008f04:	4413      	add	r3, r2
 8008f06:	009b      	lsls	r3, r3, #2
 8008f08:	440b      	add	r3, r1
 8008f0a:	f203 2356 	addw	r3, r3, #598	@ 0x256
 8008f0e:	781b      	ldrb	r3, [r3, #0]
  }
}
 8008f10:	4618      	mov	r0, r3
 8008f12:	3714      	adds	r7, #20
 8008f14:	46bd      	mov	sp, r7
 8008f16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f1a:	4770      	bx	lr

08008f1c <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8008f1c:	b580      	push	{r7, lr}
 8008f1e:	b084      	sub	sp, #16
 8008f20:	af00      	add	r7, sp, #0
 8008f22:	6078      	str	r0, [r7, #4]
 8008f24:	460b      	mov	r3, r1
 8008f26:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008f28:	2300      	movs	r3, #0
 8008f2a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008f2c:	2300      	movs	r3, #0
 8008f2e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8008f30:	687b      	ldr	r3, [r7, #4]
 8008f32:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8008f36:	78fa      	ldrb	r2, [r7, #3]
 8008f38:	4611      	mov	r1, r2
 8008f3a:	4618      	mov	r0, r3
 8008f3c:	f7f9 ff72 	bl	8002e24 <HAL_PCD_SetAddress>
 8008f40:	4603      	mov	r3, r0
 8008f42:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008f44:	7bfb      	ldrb	r3, [r7, #15]
 8008f46:	4618      	mov	r0, r3
 8008f48:	f000 f874 	bl	8009034 <USBD_Get_USB_Status>
 8008f4c:	4603      	mov	r3, r0
 8008f4e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008f50:	7bbb      	ldrb	r3, [r7, #14]
}
 8008f52:	4618      	mov	r0, r3
 8008f54:	3710      	adds	r7, #16
 8008f56:	46bd      	mov	sp, r7
 8008f58:	bd80      	pop	{r7, pc}

08008f5a <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8008f5a:	b580      	push	{r7, lr}
 8008f5c:	b086      	sub	sp, #24
 8008f5e:	af00      	add	r7, sp, #0
 8008f60:	60f8      	str	r0, [r7, #12]
 8008f62:	607a      	str	r2, [r7, #4]
 8008f64:	603b      	str	r3, [r7, #0]
 8008f66:	460b      	mov	r3, r1
 8008f68:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008f6a:	2300      	movs	r3, #0
 8008f6c:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008f6e:	2300      	movs	r3, #0
 8008f70:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8008f72:	68fb      	ldr	r3, [r7, #12]
 8008f74:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8008f78:	7af9      	ldrb	r1, [r7, #11]
 8008f7a:	683b      	ldr	r3, [r7, #0]
 8008f7c:	687a      	ldr	r2, [r7, #4]
 8008f7e:	f7fa f87c 	bl	800307a <HAL_PCD_EP_Transmit>
 8008f82:	4603      	mov	r3, r0
 8008f84:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008f86:	7dfb      	ldrb	r3, [r7, #23]
 8008f88:	4618      	mov	r0, r3
 8008f8a:	f000 f853 	bl	8009034 <USBD_Get_USB_Status>
 8008f8e:	4603      	mov	r3, r0
 8008f90:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8008f92:	7dbb      	ldrb	r3, [r7, #22]
}
 8008f94:	4618      	mov	r0, r3
 8008f96:	3718      	adds	r7, #24
 8008f98:	46bd      	mov	sp, r7
 8008f9a:	bd80      	pop	{r7, pc}

08008f9c <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8008f9c:	b580      	push	{r7, lr}
 8008f9e:	b086      	sub	sp, #24
 8008fa0:	af00      	add	r7, sp, #0
 8008fa2:	60f8      	str	r0, [r7, #12]
 8008fa4:	607a      	str	r2, [r7, #4]
 8008fa6:	603b      	str	r3, [r7, #0]
 8008fa8:	460b      	mov	r3, r1
 8008faa:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008fac:	2300      	movs	r3, #0
 8008fae:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008fb0:	2300      	movs	r3, #0
 8008fb2:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8008fb4:	68fb      	ldr	r3, [r7, #12]
 8008fb6:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8008fba:	7af9      	ldrb	r1, [r7, #11]
 8008fbc:	683b      	ldr	r3, [r7, #0]
 8008fbe:	687a      	ldr	r2, [r7, #4]
 8008fc0:	f7fa f808 	bl	8002fd4 <HAL_PCD_EP_Receive>
 8008fc4:	4603      	mov	r3, r0
 8008fc6:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008fc8:	7dfb      	ldrb	r3, [r7, #23]
 8008fca:	4618      	mov	r0, r3
 8008fcc:	f000 f832 	bl	8009034 <USBD_Get_USB_Status>
 8008fd0:	4603      	mov	r3, r0
 8008fd2:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8008fd4:	7dbb      	ldrb	r3, [r7, #22]
}
 8008fd6:	4618      	mov	r0, r3
 8008fd8:	3718      	adds	r7, #24
 8008fda:	46bd      	mov	sp, r7
 8008fdc:	bd80      	pop	{r7, pc}

08008fde <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8008fde:	b580      	push	{r7, lr}
 8008fe0:	b082      	sub	sp, #8
 8008fe2:	af00      	add	r7, sp, #0
 8008fe4:	6078      	str	r0, [r7, #4]
 8008fe6:	460b      	mov	r3, r1
 8008fe8:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8008fea:	687b      	ldr	r3, [r7, #4]
 8008fec:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8008ff0:	78fa      	ldrb	r2, [r7, #3]
 8008ff2:	4611      	mov	r1, r2
 8008ff4:	4618      	mov	r0, r3
 8008ff6:	f7fa f828 	bl	800304a <HAL_PCD_EP_GetRxCount>
 8008ffa:	4603      	mov	r3, r0
}
 8008ffc:	4618      	mov	r0, r3
 8008ffe:	3708      	adds	r7, #8
 8009000:	46bd      	mov	sp, r7
 8009002:	bd80      	pop	{r7, pc}

08009004 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 8009004:	b480      	push	{r7}
 8009006:	b083      	sub	sp, #12
 8009008:	af00      	add	r7, sp, #0
 800900a:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800900c:	4b03      	ldr	r3, [pc, #12]	@ (800901c <USBD_static_malloc+0x18>)
}
 800900e:	4618      	mov	r0, r3
 8009010:	370c      	adds	r7, #12
 8009012:	46bd      	mov	sp, r7
 8009014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009018:	4770      	bx	lr
 800901a:	bf00      	nop
 800901c:	20001fdc 	.word	0x20001fdc

08009020 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8009020:	b480      	push	{r7}
 8009022:	b083      	sub	sp, #12
 8009024:	af00      	add	r7, sp, #0
 8009026:	6078      	str	r0, [r7, #4]

}
 8009028:	bf00      	nop
 800902a:	370c      	adds	r7, #12
 800902c:	46bd      	mov	sp, r7
 800902e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009032:	4770      	bx	lr

08009034 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8009034:	b480      	push	{r7}
 8009036:	b085      	sub	sp, #20
 8009038:	af00      	add	r7, sp, #0
 800903a:	4603      	mov	r3, r0
 800903c:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800903e:	2300      	movs	r3, #0
 8009040:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8009042:	79fb      	ldrb	r3, [r7, #7]
 8009044:	2b03      	cmp	r3, #3
 8009046:	d817      	bhi.n	8009078 <USBD_Get_USB_Status+0x44>
 8009048:	a201      	add	r2, pc, #4	@ (adr r2, 8009050 <USBD_Get_USB_Status+0x1c>)
 800904a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800904e:	bf00      	nop
 8009050:	08009061 	.word	0x08009061
 8009054:	08009067 	.word	0x08009067
 8009058:	0800906d 	.word	0x0800906d
 800905c:	08009073 	.word	0x08009073
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8009060:	2300      	movs	r3, #0
 8009062:	73fb      	strb	r3, [r7, #15]
    break;
 8009064:	e00b      	b.n	800907e <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8009066:	2303      	movs	r3, #3
 8009068:	73fb      	strb	r3, [r7, #15]
    break;
 800906a:	e008      	b.n	800907e <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800906c:	2301      	movs	r3, #1
 800906e:	73fb      	strb	r3, [r7, #15]
    break;
 8009070:	e005      	b.n	800907e <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8009072:	2303      	movs	r3, #3
 8009074:	73fb      	strb	r3, [r7, #15]
    break;
 8009076:	e002      	b.n	800907e <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8009078:	2303      	movs	r3, #3
 800907a:	73fb      	strb	r3, [r7, #15]
    break;
 800907c:	bf00      	nop
  }
  return usb_status;
 800907e:	7bfb      	ldrb	r3, [r7, #15]
}
 8009080:	4618      	mov	r0, r3
 8009082:	3714      	adds	r7, #20
 8009084:	46bd      	mov	sp, r7
 8009086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800908a:	4770      	bx	lr

0800908c <sniprintf>:
 800908c:	b40c      	push	{r2, r3}
 800908e:	b530      	push	{r4, r5, lr}
 8009090:	4b17      	ldr	r3, [pc, #92]	@ (80090f0 <sniprintf+0x64>)
 8009092:	1e0c      	subs	r4, r1, #0
 8009094:	681d      	ldr	r5, [r3, #0]
 8009096:	b09d      	sub	sp, #116	@ 0x74
 8009098:	da08      	bge.n	80090ac <sniprintf+0x20>
 800909a:	238b      	movs	r3, #139	@ 0x8b
 800909c:	602b      	str	r3, [r5, #0]
 800909e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80090a2:	b01d      	add	sp, #116	@ 0x74
 80090a4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80090a8:	b002      	add	sp, #8
 80090aa:	4770      	bx	lr
 80090ac:	f44f 7302 	mov.w	r3, #520	@ 0x208
 80090b0:	f8ad 3014 	strh.w	r3, [sp, #20]
 80090b4:	bf14      	ite	ne
 80090b6:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 80090ba:	4623      	moveq	r3, r4
 80090bc:	9304      	str	r3, [sp, #16]
 80090be:	9307      	str	r3, [sp, #28]
 80090c0:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80090c4:	9002      	str	r0, [sp, #8]
 80090c6:	9006      	str	r0, [sp, #24]
 80090c8:	f8ad 3016 	strh.w	r3, [sp, #22]
 80090cc:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80090ce:	ab21      	add	r3, sp, #132	@ 0x84
 80090d0:	a902      	add	r1, sp, #8
 80090d2:	4628      	mov	r0, r5
 80090d4:	9301      	str	r3, [sp, #4]
 80090d6:	f000 f99d 	bl	8009414 <_svfiprintf_r>
 80090da:	1c43      	adds	r3, r0, #1
 80090dc:	bfbc      	itt	lt
 80090de:	238b      	movlt	r3, #139	@ 0x8b
 80090e0:	602b      	strlt	r3, [r5, #0]
 80090e2:	2c00      	cmp	r4, #0
 80090e4:	d0dd      	beq.n	80090a2 <sniprintf+0x16>
 80090e6:	9b02      	ldr	r3, [sp, #8]
 80090e8:	2200      	movs	r2, #0
 80090ea:	701a      	strb	r2, [r3, #0]
 80090ec:	e7d9      	b.n	80090a2 <sniprintf+0x16>
 80090ee:	bf00      	nop
 80090f0:	200000fc 	.word	0x200000fc

080090f4 <memset>:
 80090f4:	4402      	add	r2, r0
 80090f6:	4603      	mov	r3, r0
 80090f8:	4293      	cmp	r3, r2
 80090fa:	d100      	bne.n	80090fe <memset+0xa>
 80090fc:	4770      	bx	lr
 80090fe:	f803 1b01 	strb.w	r1, [r3], #1
 8009102:	e7f9      	b.n	80090f8 <memset+0x4>

08009104 <__libc_init_array>:
 8009104:	b570      	push	{r4, r5, r6, lr}
 8009106:	4d0d      	ldr	r5, [pc, #52]	@ (800913c <__libc_init_array+0x38>)
 8009108:	4c0d      	ldr	r4, [pc, #52]	@ (8009140 <__libc_init_array+0x3c>)
 800910a:	1b64      	subs	r4, r4, r5
 800910c:	10a4      	asrs	r4, r4, #2
 800910e:	2600      	movs	r6, #0
 8009110:	42a6      	cmp	r6, r4
 8009112:	d109      	bne.n	8009128 <__libc_init_array+0x24>
 8009114:	4d0b      	ldr	r5, [pc, #44]	@ (8009144 <__libc_init_array+0x40>)
 8009116:	4c0c      	ldr	r4, [pc, #48]	@ (8009148 <__libc_init_array+0x44>)
 8009118:	f000 fc74 	bl	8009a04 <_init>
 800911c:	1b64      	subs	r4, r4, r5
 800911e:	10a4      	asrs	r4, r4, #2
 8009120:	2600      	movs	r6, #0
 8009122:	42a6      	cmp	r6, r4
 8009124:	d105      	bne.n	8009132 <__libc_init_array+0x2e>
 8009126:	bd70      	pop	{r4, r5, r6, pc}
 8009128:	f855 3b04 	ldr.w	r3, [r5], #4
 800912c:	4798      	blx	r3
 800912e:	3601      	adds	r6, #1
 8009130:	e7ee      	b.n	8009110 <__libc_init_array+0xc>
 8009132:	f855 3b04 	ldr.w	r3, [r5], #4
 8009136:	4798      	blx	r3
 8009138:	3601      	adds	r6, #1
 800913a:	e7f2      	b.n	8009122 <__libc_init_array+0x1e>
 800913c:	08009da8 	.word	0x08009da8
 8009140:	08009da8 	.word	0x08009da8
 8009144:	08009da8 	.word	0x08009da8
 8009148:	08009dac 	.word	0x08009dac

0800914c <__retarget_lock_acquire_recursive>:
 800914c:	4770      	bx	lr

0800914e <__retarget_lock_release_recursive>:
 800914e:	4770      	bx	lr

08009150 <memcpy>:
 8009150:	440a      	add	r2, r1
 8009152:	4291      	cmp	r1, r2
 8009154:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8009158:	d100      	bne.n	800915c <memcpy+0xc>
 800915a:	4770      	bx	lr
 800915c:	b510      	push	{r4, lr}
 800915e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009162:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009166:	4291      	cmp	r1, r2
 8009168:	d1f9      	bne.n	800915e <memcpy+0xe>
 800916a:	bd10      	pop	{r4, pc}

0800916c <_free_r>:
 800916c:	b538      	push	{r3, r4, r5, lr}
 800916e:	4605      	mov	r5, r0
 8009170:	2900      	cmp	r1, #0
 8009172:	d041      	beq.n	80091f8 <_free_r+0x8c>
 8009174:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009178:	1f0c      	subs	r4, r1, #4
 800917a:	2b00      	cmp	r3, #0
 800917c:	bfb8      	it	lt
 800917e:	18e4      	addlt	r4, r4, r3
 8009180:	f000 f8e0 	bl	8009344 <__malloc_lock>
 8009184:	4a1d      	ldr	r2, [pc, #116]	@ (80091fc <_free_r+0x90>)
 8009186:	6813      	ldr	r3, [r2, #0]
 8009188:	b933      	cbnz	r3, 8009198 <_free_r+0x2c>
 800918a:	6063      	str	r3, [r4, #4]
 800918c:	6014      	str	r4, [r2, #0]
 800918e:	4628      	mov	r0, r5
 8009190:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009194:	f000 b8dc 	b.w	8009350 <__malloc_unlock>
 8009198:	42a3      	cmp	r3, r4
 800919a:	d908      	bls.n	80091ae <_free_r+0x42>
 800919c:	6820      	ldr	r0, [r4, #0]
 800919e:	1821      	adds	r1, r4, r0
 80091a0:	428b      	cmp	r3, r1
 80091a2:	bf01      	itttt	eq
 80091a4:	6819      	ldreq	r1, [r3, #0]
 80091a6:	685b      	ldreq	r3, [r3, #4]
 80091a8:	1809      	addeq	r1, r1, r0
 80091aa:	6021      	streq	r1, [r4, #0]
 80091ac:	e7ed      	b.n	800918a <_free_r+0x1e>
 80091ae:	461a      	mov	r2, r3
 80091b0:	685b      	ldr	r3, [r3, #4]
 80091b2:	b10b      	cbz	r3, 80091b8 <_free_r+0x4c>
 80091b4:	42a3      	cmp	r3, r4
 80091b6:	d9fa      	bls.n	80091ae <_free_r+0x42>
 80091b8:	6811      	ldr	r1, [r2, #0]
 80091ba:	1850      	adds	r0, r2, r1
 80091bc:	42a0      	cmp	r0, r4
 80091be:	d10b      	bne.n	80091d8 <_free_r+0x6c>
 80091c0:	6820      	ldr	r0, [r4, #0]
 80091c2:	4401      	add	r1, r0
 80091c4:	1850      	adds	r0, r2, r1
 80091c6:	4283      	cmp	r3, r0
 80091c8:	6011      	str	r1, [r2, #0]
 80091ca:	d1e0      	bne.n	800918e <_free_r+0x22>
 80091cc:	6818      	ldr	r0, [r3, #0]
 80091ce:	685b      	ldr	r3, [r3, #4]
 80091d0:	6053      	str	r3, [r2, #4]
 80091d2:	4408      	add	r0, r1
 80091d4:	6010      	str	r0, [r2, #0]
 80091d6:	e7da      	b.n	800918e <_free_r+0x22>
 80091d8:	d902      	bls.n	80091e0 <_free_r+0x74>
 80091da:	230c      	movs	r3, #12
 80091dc:	602b      	str	r3, [r5, #0]
 80091de:	e7d6      	b.n	800918e <_free_r+0x22>
 80091e0:	6820      	ldr	r0, [r4, #0]
 80091e2:	1821      	adds	r1, r4, r0
 80091e4:	428b      	cmp	r3, r1
 80091e6:	bf04      	itt	eq
 80091e8:	6819      	ldreq	r1, [r3, #0]
 80091ea:	685b      	ldreq	r3, [r3, #4]
 80091ec:	6063      	str	r3, [r4, #4]
 80091ee:	bf04      	itt	eq
 80091f0:	1809      	addeq	r1, r1, r0
 80091f2:	6021      	streq	r1, [r4, #0]
 80091f4:	6054      	str	r4, [r2, #4]
 80091f6:	e7ca      	b.n	800918e <_free_r+0x22>
 80091f8:	bd38      	pop	{r3, r4, r5, pc}
 80091fa:	bf00      	nop
 80091fc:	20002340 	.word	0x20002340

08009200 <sbrk_aligned>:
 8009200:	b570      	push	{r4, r5, r6, lr}
 8009202:	4e0f      	ldr	r6, [pc, #60]	@ (8009240 <sbrk_aligned+0x40>)
 8009204:	460c      	mov	r4, r1
 8009206:	6831      	ldr	r1, [r6, #0]
 8009208:	4605      	mov	r5, r0
 800920a:	b911      	cbnz	r1, 8009212 <sbrk_aligned+0x12>
 800920c:	f000 fba6 	bl	800995c <_sbrk_r>
 8009210:	6030      	str	r0, [r6, #0]
 8009212:	4621      	mov	r1, r4
 8009214:	4628      	mov	r0, r5
 8009216:	f000 fba1 	bl	800995c <_sbrk_r>
 800921a:	1c43      	adds	r3, r0, #1
 800921c:	d103      	bne.n	8009226 <sbrk_aligned+0x26>
 800921e:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8009222:	4620      	mov	r0, r4
 8009224:	bd70      	pop	{r4, r5, r6, pc}
 8009226:	1cc4      	adds	r4, r0, #3
 8009228:	f024 0403 	bic.w	r4, r4, #3
 800922c:	42a0      	cmp	r0, r4
 800922e:	d0f8      	beq.n	8009222 <sbrk_aligned+0x22>
 8009230:	1a21      	subs	r1, r4, r0
 8009232:	4628      	mov	r0, r5
 8009234:	f000 fb92 	bl	800995c <_sbrk_r>
 8009238:	3001      	adds	r0, #1
 800923a:	d1f2      	bne.n	8009222 <sbrk_aligned+0x22>
 800923c:	e7ef      	b.n	800921e <sbrk_aligned+0x1e>
 800923e:	bf00      	nop
 8009240:	2000233c 	.word	0x2000233c

08009244 <_malloc_r>:
 8009244:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009248:	1ccd      	adds	r5, r1, #3
 800924a:	f025 0503 	bic.w	r5, r5, #3
 800924e:	3508      	adds	r5, #8
 8009250:	2d0c      	cmp	r5, #12
 8009252:	bf38      	it	cc
 8009254:	250c      	movcc	r5, #12
 8009256:	2d00      	cmp	r5, #0
 8009258:	4606      	mov	r6, r0
 800925a:	db01      	blt.n	8009260 <_malloc_r+0x1c>
 800925c:	42a9      	cmp	r1, r5
 800925e:	d904      	bls.n	800926a <_malloc_r+0x26>
 8009260:	230c      	movs	r3, #12
 8009262:	6033      	str	r3, [r6, #0]
 8009264:	2000      	movs	r0, #0
 8009266:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800926a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8009340 <_malloc_r+0xfc>
 800926e:	f000 f869 	bl	8009344 <__malloc_lock>
 8009272:	f8d8 3000 	ldr.w	r3, [r8]
 8009276:	461c      	mov	r4, r3
 8009278:	bb44      	cbnz	r4, 80092cc <_malloc_r+0x88>
 800927a:	4629      	mov	r1, r5
 800927c:	4630      	mov	r0, r6
 800927e:	f7ff ffbf 	bl	8009200 <sbrk_aligned>
 8009282:	1c43      	adds	r3, r0, #1
 8009284:	4604      	mov	r4, r0
 8009286:	d158      	bne.n	800933a <_malloc_r+0xf6>
 8009288:	f8d8 4000 	ldr.w	r4, [r8]
 800928c:	4627      	mov	r7, r4
 800928e:	2f00      	cmp	r7, #0
 8009290:	d143      	bne.n	800931a <_malloc_r+0xd6>
 8009292:	2c00      	cmp	r4, #0
 8009294:	d04b      	beq.n	800932e <_malloc_r+0xea>
 8009296:	6823      	ldr	r3, [r4, #0]
 8009298:	4639      	mov	r1, r7
 800929a:	4630      	mov	r0, r6
 800929c:	eb04 0903 	add.w	r9, r4, r3
 80092a0:	f000 fb5c 	bl	800995c <_sbrk_r>
 80092a4:	4581      	cmp	r9, r0
 80092a6:	d142      	bne.n	800932e <_malloc_r+0xea>
 80092a8:	6821      	ldr	r1, [r4, #0]
 80092aa:	1a6d      	subs	r5, r5, r1
 80092ac:	4629      	mov	r1, r5
 80092ae:	4630      	mov	r0, r6
 80092b0:	f7ff ffa6 	bl	8009200 <sbrk_aligned>
 80092b4:	3001      	adds	r0, #1
 80092b6:	d03a      	beq.n	800932e <_malloc_r+0xea>
 80092b8:	6823      	ldr	r3, [r4, #0]
 80092ba:	442b      	add	r3, r5
 80092bc:	6023      	str	r3, [r4, #0]
 80092be:	f8d8 3000 	ldr.w	r3, [r8]
 80092c2:	685a      	ldr	r2, [r3, #4]
 80092c4:	bb62      	cbnz	r2, 8009320 <_malloc_r+0xdc>
 80092c6:	f8c8 7000 	str.w	r7, [r8]
 80092ca:	e00f      	b.n	80092ec <_malloc_r+0xa8>
 80092cc:	6822      	ldr	r2, [r4, #0]
 80092ce:	1b52      	subs	r2, r2, r5
 80092d0:	d420      	bmi.n	8009314 <_malloc_r+0xd0>
 80092d2:	2a0b      	cmp	r2, #11
 80092d4:	d917      	bls.n	8009306 <_malloc_r+0xc2>
 80092d6:	1961      	adds	r1, r4, r5
 80092d8:	42a3      	cmp	r3, r4
 80092da:	6025      	str	r5, [r4, #0]
 80092dc:	bf18      	it	ne
 80092de:	6059      	strne	r1, [r3, #4]
 80092e0:	6863      	ldr	r3, [r4, #4]
 80092e2:	bf08      	it	eq
 80092e4:	f8c8 1000 	streq.w	r1, [r8]
 80092e8:	5162      	str	r2, [r4, r5]
 80092ea:	604b      	str	r3, [r1, #4]
 80092ec:	4630      	mov	r0, r6
 80092ee:	f000 f82f 	bl	8009350 <__malloc_unlock>
 80092f2:	f104 000b 	add.w	r0, r4, #11
 80092f6:	1d23      	adds	r3, r4, #4
 80092f8:	f020 0007 	bic.w	r0, r0, #7
 80092fc:	1ac2      	subs	r2, r0, r3
 80092fe:	bf1c      	itt	ne
 8009300:	1a1b      	subne	r3, r3, r0
 8009302:	50a3      	strne	r3, [r4, r2]
 8009304:	e7af      	b.n	8009266 <_malloc_r+0x22>
 8009306:	6862      	ldr	r2, [r4, #4]
 8009308:	42a3      	cmp	r3, r4
 800930a:	bf0c      	ite	eq
 800930c:	f8c8 2000 	streq.w	r2, [r8]
 8009310:	605a      	strne	r2, [r3, #4]
 8009312:	e7eb      	b.n	80092ec <_malloc_r+0xa8>
 8009314:	4623      	mov	r3, r4
 8009316:	6864      	ldr	r4, [r4, #4]
 8009318:	e7ae      	b.n	8009278 <_malloc_r+0x34>
 800931a:	463c      	mov	r4, r7
 800931c:	687f      	ldr	r7, [r7, #4]
 800931e:	e7b6      	b.n	800928e <_malloc_r+0x4a>
 8009320:	461a      	mov	r2, r3
 8009322:	685b      	ldr	r3, [r3, #4]
 8009324:	42a3      	cmp	r3, r4
 8009326:	d1fb      	bne.n	8009320 <_malloc_r+0xdc>
 8009328:	2300      	movs	r3, #0
 800932a:	6053      	str	r3, [r2, #4]
 800932c:	e7de      	b.n	80092ec <_malloc_r+0xa8>
 800932e:	230c      	movs	r3, #12
 8009330:	6033      	str	r3, [r6, #0]
 8009332:	4630      	mov	r0, r6
 8009334:	f000 f80c 	bl	8009350 <__malloc_unlock>
 8009338:	e794      	b.n	8009264 <_malloc_r+0x20>
 800933a:	6005      	str	r5, [r0, #0]
 800933c:	e7d6      	b.n	80092ec <_malloc_r+0xa8>
 800933e:	bf00      	nop
 8009340:	20002340 	.word	0x20002340

08009344 <__malloc_lock>:
 8009344:	4801      	ldr	r0, [pc, #4]	@ (800934c <__malloc_lock+0x8>)
 8009346:	f7ff bf01 	b.w	800914c <__retarget_lock_acquire_recursive>
 800934a:	bf00      	nop
 800934c:	20002338 	.word	0x20002338

08009350 <__malloc_unlock>:
 8009350:	4801      	ldr	r0, [pc, #4]	@ (8009358 <__malloc_unlock+0x8>)
 8009352:	f7ff befc 	b.w	800914e <__retarget_lock_release_recursive>
 8009356:	bf00      	nop
 8009358:	20002338 	.word	0x20002338

0800935c <__ssputs_r>:
 800935c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009360:	688e      	ldr	r6, [r1, #8]
 8009362:	461f      	mov	r7, r3
 8009364:	42be      	cmp	r6, r7
 8009366:	680b      	ldr	r3, [r1, #0]
 8009368:	4682      	mov	sl, r0
 800936a:	460c      	mov	r4, r1
 800936c:	4690      	mov	r8, r2
 800936e:	d82d      	bhi.n	80093cc <__ssputs_r+0x70>
 8009370:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009374:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8009378:	d026      	beq.n	80093c8 <__ssputs_r+0x6c>
 800937a:	6965      	ldr	r5, [r4, #20]
 800937c:	6909      	ldr	r1, [r1, #16]
 800937e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009382:	eba3 0901 	sub.w	r9, r3, r1
 8009386:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800938a:	1c7b      	adds	r3, r7, #1
 800938c:	444b      	add	r3, r9
 800938e:	106d      	asrs	r5, r5, #1
 8009390:	429d      	cmp	r5, r3
 8009392:	bf38      	it	cc
 8009394:	461d      	movcc	r5, r3
 8009396:	0553      	lsls	r3, r2, #21
 8009398:	d527      	bpl.n	80093ea <__ssputs_r+0x8e>
 800939a:	4629      	mov	r1, r5
 800939c:	f7ff ff52 	bl	8009244 <_malloc_r>
 80093a0:	4606      	mov	r6, r0
 80093a2:	b360      	cbz	r0, 80093fe <__ssputs_r+0xa2>
 80093a4:	6921      	ldr	r1, [r4, #16]
 80093a6:	464a      	mov	r2, r9
 80093a8:	f7ff fed2 	bl	8009150 <memcpy>
 80093ac:	89a3      	ldrh	r3, [r4, #12]
 80093ae:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80093b2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80093b6:	81a3      	strh	r3, [r4, #12]
 80093b8:	6126      	str	r6, [r4, #16]
 80093ba:	6165      	str	r5, [r4, #20]
 80093bc:	444e      	add	r6, r9
 80093be:	eba5 0509 	sub.w	r5, r5, r9
 80093c2:	6026      	str	r6, [r4, #0]
 80093c4:	60a5      	str	r5, [r4, #8]
 80093c6:	463e      	mov	r6, r7
 80093c8:	42be      	cmp	r6, r7
 80093ca:	d900      	bls.n	80093ce <__ssputs_r+0x72>
 80093cc:	463e      	mov	r6, r7
 80093ce:	6820      	ldr	r0, [r4, #0]
 80093d0:	4632      	mov	r2, r6
 80093d2:	4641      	mov	r1, r8
 80093d4:	f000 faa8 	bl	8009928 <memmove>
 80093d8:	68a3      	ldr	r3, [r4, #8]
 80093da:	1b9b      	subs	r3, r3, r6
 80093dc:	60a3      	str	r3, [r4, #8]
 80093de:	6823      	ldr	r3, [r4, #0]
 80093e0:	4433      	add	r3, r6
 80093e2:	6023      	str	r3, [r4, #0]
 80093e4:	2000      	movs	r0, #0
 80093e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80093ea:	462a      	mov	r2, r5
 80093ec:	f000 fac6 	bl	800997c <_realloc_r>
 80093f0:	4606      	mov	r6, r0
 80093f2:	2800      	cmp	r0, #0
 80093f4:	d1e0      	bne.n	80093b8 <__ssputs_r+0x5c>
 80093f6:	6921      	ldr	r1, [r4, #16]
 80093f8:	4650      	mov	r0, sl
 80093fa:	f7ff feb7 	bl	800916c <_free_r>
 80093fe:	230c      	movs	r3, #12
 8009400:	f8ca 3000 	str.w	r3, [sl]
 8009404:	89a3      	ldrh	r3, [r4, #12]
 8009406:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800940a:	81a3      	strh	r3, [r4, #12]
 800940c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009410:	e7e9      	b.n	80093e6 <__ssputs_r+0x8a>
	...

08009414 <_svfiprintf_r>:
 8009414:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009418:	4698      	mov	r8, r3
 800941a:	898b      	ldrh	r3, [r1, #12]
 800941c:	061b      	lsls	r3, r3, #24
 800941e:	b09d      	sub	sp, #116	@ 0x74
 8009420:	4607      	mov	r7, r0
 8009422:	460d      	mov	r5, r1
 8009424:	4614      	mov	r4, r2
 8009426:	d510      	bpl.n	800944a <_svfiprintf_r+0x36>
 8009428:	690b      	ldr	r3, [r1, #16]
 800942a:	b973      	cbnz	r3, 800944a <_svfiprintf_r+0x36>
 800942c:	2140      	movs	r1, #64	@ 0x40
 800942e:	f7ff ff09 	bl	8009244 <_malloc_r>
 8009432:	6028      	str	r0, [r5, #0]
 8009434:	6128      	str	r0, [r5, #16]
 8009436:	b930      	cbnz	r0, 8009446 <_svfiprintf_r+0x32>
 8009438:	230c      	movs	r3, #12
 800943a:	603b      	str	r3, [r7, #0]
 800943c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009440:	b01d      	add	sp, #116	@ 0x74
 8009442:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009446:	2340      	movs	r3, #64	@ 0x40
 8009448:	616b      	str	r3, [r5, #20]
 800944a:	2300      	movs	r3, #0
 800944c:	9309      	str	r3, [sp, #36]	@ 0x24
 800944e:	2320      	movs	r3, #32
 8009450:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009454:	f8cd 800c 	str.w	r8, [sp, #12]
 8009458:	2330      	movs	r3, #48	@ 0x30
 800945a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80095f8 <_svfiprintf_r+0x1e4>
 800945e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009462:	f04f 0901 	mov.w	r9, #1
 8009466:	4623      	mov	r3, r4
 8009468:	469a      	mov	sl, r3
 800946a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800946e:	b10a      	cbz	r2, 8009474 <_svfiprintf_r+0x60>
 8009470:	2a25      	cmp	r2, #37	@ 0x25
 8009472:	d1f9      	bne.n	8009468 <_svfiprintf_r+0x54>
 8009474:	ebba 0b04 	subs.w	fp, sl, r4
 8009478:	d00b      	beq.n	8009492 <_svfiprintf_r+0x7e>
 800947a:	465b      	mov	r3, fp
 800947c:	4622      	mov	r2, r4
 800947e:	4629      	mov	r1, r5
 8009480:	4638      	mov	r0, r7
 8009482:	f7ff ff6b 	bl	800935c <__ssputs_r>
 8009486:	3001      	adds	r0, #1
 8009488:	f000 80a7 	beq.w	80095da <_svfiprintf_r+0x1c6>
 800948c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800948e:	445a      	add	r2, fp
 8009490:	9209      	str	r2, [sp, #36]	@ 0x24
 8009492:	f89a 3000 	ldrb.w	r3, [sl]
 8009496:	2b00      	cmp	r3, #0
 8009498:	f000 809f 	beq.w	80095da <_svfiprintf_r+0x1c6>
 800949c:	2300      	movs	r3, #0
 800949e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80094a2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80094a6:	f10a 0a01 	add.w	sl, sl, #1
 80094aa:	9304      	str	r3, [sp, #16]
 80094ac:	9307      	str	r3, [sp, #28]
 80094ae:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80094b2:	931a      	str	r3, [sp, #104]	@ 0x68
 80094b4:	4654      	mov	r4, sl
 80094b6:	2205      	movs	r2, #5
 80094b8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80094bc:	484e      	ldr	r0, [pc, #312]	@ (80095f8 <_svfiprintf_r+0x1e4>)
 80094be:	f7f6 fe97 	bl	80001f0 <memchr>
 80094c2:	9a04      	ldr	r2, [sp, #16]
 80094c4:	b9d8      	cbnz	r0, 80094fe <_svfiprintf_r+0xea>
 80094c6:	06d0      	lsls	r0, r2, #27
 80094c8:	bf44      	itt	mi
 80094ca:	2320      	movmi	r3, #32
 80094cc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80094d0:	0711      	lsls	r1, r2, #28
 80094d2:	bf44      	itt	mi
 80094d4:	232b      	movmi	r3, #43	@ 0x2b
 80094d6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80094da:	f89a 3000 	ldrb.w	r3, [sl]
 80094de:	2b2a      	cmp	r3, #42	@ 0x2a
 80094e0:	d015      	beq.n	800950e <_svfiprintf_r+0xfa>
 80094e2:	9a07      	ldr	r2, [sp, #28]
 80094e4:	4654      	mov	r4, sl
 80094e6:	2000      	movs	r0, #0
 80094e8:	f04f 0c0a 	mov.w	ip, #10
 80094ec:	4621      	mov	r1, r4
 80094ee:	f811 3b01 	ldrb.w	r3, [r1], #1
 80094f2:	3b30      	subs	r3, #48	@ 0x30
 80094f4:	2b09      	cmp	r3, #9
 80094f6:	d94b      	bls.n	8009590 <_svfiprintf_r+0x17c>
 80094f8:	b1b0      	cbz	r0, 8009528 <_svfiprintf_r+0x114>
 80094fa:	9207      	str	r2, [sp, #28]
 80094fc:	e014      	b.n	8009528 <_svfiprintf_r+0x114>
 80094fe:	eba0 0308 	sub.w	r3, r0, r8
 8009502:	fa09 f303 	lsl.w	r3, r9, r3
 8009506:	4313      	orrs	r3, r2
 8009508:	9304      	str	r3, [sp, #16]
 800950a:	46a2      	mov	sl, r4
 800950c:	e7d2      	b.n	80094b4 <_svfiprintf_r+0xa0>
 800950e:	9b03      	ldr	r3, [sp, #12]
 8009510:	1d19      	adds	r1, r3, #4
 8009512:	681b      	ldr	r3, [r3, #0]
 8009514:	9103      	str	r1, [sp, #12]
 8009516:	2b00      	cmp	r3, #0
 8009518:	bfbb      	ittet	lt
 800951a:	425b      	neglt	r3, r3
 800951c:	f042 0202 	orrlt.w	r2, r2, #2
 8009520:	9307      	strge	r3, [sp, #28]
 8009522:	9307      	strlt	r3, [sp, #28]
 8009524:	bfb8      	it	lt
 8009526:	9204      	strlt	r2, [sp, #16]
 8009528:	7823      	ldrb	r3, [r4, #0]
 800952a:	2b2e      	cmp	r3, #46	@ 0x2e
 800952c:	d10a      	bne.n	8009544 <_svfiprintf_r+0x130>
 800952e:	7863      	ldrb	r3, [r4, #1]
 8009530:	2b2a      	cmp	r3, #42	@ 0x2a
 8009532:	d132      	bne.n	800959a <_svfiprintf_r+0x186>
 8009534:	9b03      	ldr	r3, [sp, #12]
 8009536:	1d1a      	adds	r2, r3, #4
 8009538:	681b      	ldr	r3, [r3, #0]
 800953a:	9203      	str	r2, [sp, #12]
 800953c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009540:	3402      	adds	r4, #2
 8009542:	9305      	str	r3, [sp, #20]
 8009544:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8009608 <_svfiprintf_r+0x1f4>
 8009548:	7821      	ldrb	r1, [r4, #0]
 800954a:	2203      	movs	r2, #3
 800954c:	4650      	mov	r0, sl
 800954e:	f7f6 fe4f 	bl	80001f0 <memchr>
 8009552:	b138      	cbz	r0, 8009564 <_svfiprintf_r+0x150>
 8009554:	9b04      	ldr	r3, [sp, #16]
 8009556:	eba0 000a 	sub.w	r0, r0, sl
 800955a:	2240      	movs	r2, #64	@ 0x40
 800955c:	4082      	lsls	r2, r0
 800955e:	4313      	orrs	r3, r2
 8009560:	3401      	adds	r4, #1
 8009562:	9304      	str	r3, [sp, #16]
 8009564:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009568:	4824      	ldr	r0, [pc, #144]	@ (80095fc <_svfiprintf_r+0x1e8>)
 800956a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800956e:	2206      	movs	r2, #6
 8009570:	f7f6 fe3e 	bl	80001f0 <memchr>
 8009574:	2800      	cmp	r0, #0
 8009576:	d036      	beq.n	80095e6 <_svfiprintf_r+0x1d2>
 8009578:	4b21      	ldr	r3, [pc, #132]	@ (8009600 <_svfiprintf_r+0x1ec>)
 800957a:	bb1b      	cbnz	r3, 80095c4 <_svfiprintf_r+0x1b0>
 800957c:	9b03      	ldr	r3, [sp, #12]
 800957e:	3307      	adds	r3, #7
 8009580:	f023 0307 	bic.w	r3, r3, #7
 8009584:	3308      	adds	r3, #8
 8009586:	9303      	str	r3, [sp, #12]
 8009588:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800958a:	4433      	add	r3, r6
 800958c:	9309      	str	r3, [sp, #36]	@ 0x24
 800958e:	e76a      	b.n	8009466 <_svfiprintf_r+0x52>
 8009590:	fb0c 3202 	mla	r2, ip, r2, r3
 8009594:	460c      	mov	r4, r1
 8009596:	2001      	movs	r0, #1
 8009598:	e7a8      	b.n	80094ec <_svfiprintf_r+0xd8>
 800959a:	2300      	movs	r3, #0
 800959c:	3401      	adds	r4, #1
 800959e:	9305      	str	r3, [sp, #20]
 80095a0:	4619      	mov	r1, r3
 80095a2:	f04f 0c0a 	mov.w	ip, #10
 80095a6:	4620      	mov	r0, r4
 80095a8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80095ac:	3a30      	subs	r2, #48	@ 0x30
 80095ae:	2a09      	cmp	r2, #9
 80095b0:	d903      	bls.n	80095ba <_svfiprintf_r+0x1a6>
 80095b2:	2b00      	cmp	r3, #0
 80095b4:	d0c6      	beq.n	8009544 <_svfiprintf_r+0x130>
 80095b6:	9105      	str	r1, [sp, #20]
 80095b8:	e7c4      	b.n	8009544 <_svfiprintf_r+0x130>
 80095ba:	fb0c 2101 	mla	r1, ip, r1, r2
 80095be:	4604      	mov	r4, r0
 80095c0:	2301      	movs	r3, #1
 80095c2:	e7f0      	b.n	80095a6 <_svfiprintf_r+0x192>
 80095c4:	ab03      	add	r3, sp, #12
 80095c6:	9300      	str	r3, [sp, #0]
 80095c8:	462a      	mov	r2, r5
 80095ca:	4b0e      	ldr	r3, [pc, #56]	@ (8009604 <_svfiprintf_r+0x1f0>)
 80095cc:	a904      	add	r1, sp, #16
 80095ce:	4638      	mov	r0, r7
 80095d0:	f3af 8000 	nop.w
 80095d4:	1c42      	adds	r2, r0, #1
 80095d6:	4606      	mov	r6, r0
 80095d8:	d1d6      	bne.n	8009588 <_svfiprintf_r+0x174>
 80095da:	89ab      	ldrh	r3, [r5, #12]
 80095dc:	065b      	lsls	r3, r3, #25
 80095de:	f53f af2d 	bmi.w	800943c <_svfiprintf_r+0x28>
 80095e2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80095e4:	e72c      	b.n	8009440 <_svfiprintf_r+0x2c>
 80095e6:	ab03      	add	r3, sp, #12
 80095e8:	9300      	str	r3, [sp, #0]
 80095ea:	462a      	mov	r2, r5
 80095ec:	4b05      	ldr	r3, [pc, #20]	@ (8009604 <_svfiprintf_r+0x1f0>)
 80095ee:	a904      	add	r1, sp, #16
 80095f0:	4638      	mov	r0, r7
 80095f2:	f000 f879 	bl	80096e8 <_printf_i>
 80095f6:	e7ed      	b.n	80095d4 <_svfiprintf_r+0x1c0>
 80095f8:	08009d6c 	.word	0x08009d6c
 80095fc:	08009d76 	.word	0x08009d76
 8009600:	00000000 	.word	0x00000000
 8009604:	0800935d 	.word	0x0800935d
 8009608:	08009d72 	.word	0x08009d72

0800960c <_printf_common>:
 800960c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009610:	4616      	mov	r6, r2
 8009612:	4698      	mov	r8, r3
 8009614:	688a      	ldr	r2, [r1, #8]
 8009616:	690b      	ldr	r3, [r1, #16]
 8009618:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800961c:	4293      	cmp	r3, r2
 800961e:	bfb8      	it	lt
 8009620:	4613      	movlt	r3, r2
 8009622:	6033      	str	r3, [r6, #0]
 8009624:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8009628:	4607      	mov	r7, r0
 800962a:	460c      	mov	r4, r1
 800962c:	b10a      	cbz	r2, 8009632 <_printf_common+0x26>
 800962e:	3301      	adds	r3, #1
 8009630:	6033      	str	r3, [r6, #0]
 8009632:	6823      	ldr	r3, [r4, #0]
 8009634:	0699      	lsls	r1, r3, #26
 8009636:	bf42      	ittt	mi
 8009638:	6833      	ldrmi	r3, [r6, #0]
 800963a:	3302      	addmi	r3, #2
 800963c:	6033      	strmi	r3, [r6, #0]
 800963e:	6825      	ldr	r5, [r4, #0]
 8009640:	f015 0506 	ands.w	r5, r5, #6
 8009644:	d106      	bne.n	8009654 <_printf_common+0x48>
 8009646:	f104 0a19 	add.w	sl, r4, #25
 800964a:	68e3      	ldr	r3, [r4, #12]
 800964c:	6832      	ldr	r2, [r6, #0]
 800964e:	1a9b      	subs	r3, r3, r2
 8009650:	42ab      	cmp	r3, r5
 8009652:	dc26      	bgt.n	80096a2 <_printf_common+0x96>
 8009654:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8009658:	6822      	ldr	r2, [r4, #0]
 800965a:	3b00      	subs	r3, #0
 800965c:	bf18      	it	ne
 800965e:	2301      	movne	r3, #1
 8009660:	0692      	lsls	r2, r2, #26
 8009662:	d42b      	bmi.n	80096bc <_printf_common+0xb0>
 8009664:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8009668:	4641      	mov	r1, r8
 800966a:	4638      	mov	r0, r7
 800966c:	47c8      	blx	r9
 800966e:	3001      	adds	r0, #1
 8009670:	d01e      	beq.n	80096b0 <_printf_common+0xa4>
 8009672:	6823      	ldr	r3, [r4, #0]
 8009674:	6922      	ldr	r2, [r4, #16]
 8009676:	f003 0306 	and.w	r3, r3, #6
 800967a:	2b04      	cmp	r3, #4
 800967c:	bf02      	ittt	eq
 800967e:	68e5      	ldreq	r5, [r4, #12]
 8009680:	6833      	ldreq	r3, [r6, #0]
 8009682:	1aed      	subeq	r5, r5, r3
 8009684:	68a3      	ldr	r3, [r4, #8]
 8009686:	bf0c      	ite	eq
 8009688:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800968c:	2500      	movne	r5, #0
 800968e:	4293      	cmp	r3, r2
 8009690:	bfc4      	itt	gt
 8009692:	1a9b      	subgt	r3, r3, r2
 8009694:	18ed      	addgt	r5, r5, r3
 8009696:	2600      	movs	r6, #0
 8009698:	341a      	adds	r4, #26
 800969a:	42b5      	cmp	r5, r6
 800969c:	d11a      	bne.n	80096d4 <_printf_common+0xc8>
 800969e:	2000      	movs	r0, #0
 80096a0:	e008      	b.n	80096b4 <_printf_common+0xa8>
 80096a2:	2301      	movs	r3, #1
 80096a4:	4652      	mov	r2, sl
 80096a6:	4641      	mov	r1, r8
 80096a8:	4638      	mov	r0, r7
 80096aa:	47c8      	blx	r9
 80096ac:	3001      	adds	r0, #1
 80096ae:	d103      	bne.n	80096b8 <_printf_common+0xac>
 80096b0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80096b4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80096b8:	3501      	adds	r5, #1
 80096ba:	e7c6      	b.n	800964a <_printf_common+0x3e>
 80096bc:	18e1      	adds	r1, r4, r3
 80096be:	1c5a      	adds	r2, r3, #1
 80096c0:	2030      	movs	r0, #48	@ 0x30
 80096c2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80096c6:	4422      	add	r2, r4
 80096c8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80096cc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80096d0:	3302      	adds	r3, #2
 80096d2:	e7c7      	b.n	8009664 <_printf_common+0x58>
 80096d4:	2301      	movs	r3, #1
 80096d6:	4622      	mov	r2, r4
 80096d8:	4641      	mov	r1, r8
 80096da:	4638      	mov	r0, r7
 80096dc:	47c8      	blx	r9
 80096de:	3001      	adds	r0, #1
 80096e0:	d0e6      	beq.n	80096b0 <_printf_common+0xa4>
 80096e2:	3601      	adds	r6, #1
 80096e4:	e7d9      	b.n	800969a <_printf_common+0x8e>
	...

080096e8 <_printf_i>:
 80096e8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80096ec:	7e0f      	ldrb	r7, [r1, #24]
 80096ee:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80096f0:	2f78      	cmp	r7, #120	@ 0x78
 80096f2:	4691      	mov	r9, r2
 80096f4:	4680      	mov	r8, r0
 80096f6:	460c      	mov	r4, r1
 80096f8:	469a      	mov	sl, r3
 80096fa:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80096fe:	d807      	bhi.n	8009710 <_printf_i+0x28>
 8009700:	2f62      	cmp	r7, #98	@ 0x62
 8009702:	d80a      	bhi.n	800971a <_printf_i+0x32>
 8009704:	2f00      	cmp	r7, #0
 8009706:	f000 80d2 	beq.w	80098ae <_printf_i+0x1c6>
 800970a:	2f58      	cmp	r7, #88	@ 0x58
 800970c:	f000 80b9 	beq.w	8009882 <_printf_i+0x19a>
 8009710:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009714:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8009718:	e03a      	b.n	8009790 <_printf_i+0xa8>
 800971a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800971e:	2b15      	cmp	r3, #21
 8009720:	d8f6      	bhi.n	8009710 <_printf_i+0x28>
 8009722:	a101      	add	r1, pc, #4	@ (adr r1, 8009728 <_printf_i+0x40>)
 8009724:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009728:	08009781 	.word	0x08009781
 800972c:	08009795 	.word	0x08009795
 8009730:	08009711 	.word	0x08009711
 8009734:	08009711 	.word	0x08009711
 8009738:	08009711 	.word	0x08009711
 800973c:	08009711 	.word	0x08009711
 8009740:	08009795 	.word	0x08009795
 8009744:	08009711 	.word	0x08009711
 8009748:	08009711 	.word	0x08009711
 800974c:	08009711 	.word	0x08009711
 8009750:	08009711 	.word	0x08009711
 8009754:	08009895 	.word	0x08009895
 8009758:	080097bf 	.word	0x080097bf
 800975c:	0800984f 	.word	0x0800984f
 8009760:	08009711 	.word	0x08009711
 8009764:	08009711 	.word	0x08009711
 8009768:	080098b7 	.word	0x080098b7
 800976c:	08009711 	.word	0x08009711
 8009770:	080097bf 	.word	0x080097bf
 8009774:	08009711 	.word	0x08009711
 8009778:	08009711 	.word	0x08009711
 800977c:	08009857 	.word	0x08009857
 8009780:	6833      	ldr	r3, [r6, #0]
 8009782:	1d1a      	adds	r2, r3, #4
 8009784:	681b      	ldr	r3, [r3, #0]
 8009786:	6032      	str	r2, [r6, #0]
 8009788:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800978c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8009790:	2301      	movs	r3, #1
 8009792:	e09d      	b.n	80098d0 <_printf_i+0x1e8>
 8009794:	6833      	ldr	r3, [r6, #0]
 8009796:	6820      	ldr	r0, [r4, #0]
 8009798:	1d19      	adds	r1, r3, #4
 800979a:	6031      	str	r1, [r6, #0]
 800979c:	0606      	lsls	r6, r0, #24
 800979e:	d501      	bpl.n	80097a4 <_printf_i+0xbc>
 80097a0:	681d      	ldr	r5, [r3, #0]
 80097a2:	e003      	b.n	80097ac <_printf_i+0xc4>
 80097a4:	0645      	lsls	r5, r0, #25
 80097a6:	d5fb      	bpl.n	80097a0 <_printf_i+0xb8>
 80097a8:	f9b3 5000 	ldrsh.w	r5, [r3]
 80097ac:	2d00      	cmp	r5, #0
 80097ae:	da03      	bge.n	80097b8 <_printf_i+0xd0>
 80097b0:	232d      	movs	r3, #45	@ 0x2d
 80097b2:	426d      	negs	r5, r5
 80097b4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80097b8:	4859      	ldr	r0, [pc, #356]	@ (8009920 <_printf_i+0x238>)
 80097ba:	230a      	movs	r3, #10
 80097bc:	e011      	b.n	80097e2 <_printf_i+0xfa>
 80097be:	6821      	ldr	r1, [r4, #0]
 80097c0:	6833      	ldr	r3, [r6, #0]
 80097c2:	0608      	lsls	r0, r1, #24
 80097c4:	f853 5b04 	ldr.w	r5, [r3], #4
 80097c8:	d402      	bmi.n	80097d0 <_printf_i+0xe8>
 80097ca:	0649      	lsls	r1, r1, #25
 80097cc:	bf48      	it	mi
 80097ce:	b2ad      	uxthmi	r5, r5
 80097d0:	2f6f      	cmp	r7, #111	@ 0x6f
 80097d2:	4853      	ldr	r0, [pc, #332]	@ (8009920 <_printf_i+0x238>)
 80097d4:	6033      	str	r3, [r6, #0]
 80097d6:	bf14      	ite	ne
 80097d8:	230a      	movne	r3, #10
 80097da:	2308      	moveq	r3, #8
 80097dc:	2100      	movs	r1, #0
 80097de:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80097e2:	6866      	ldr	r6, [r4, #4]
 80097e4:	60a6      	str	r6, [r4, #8]
 80097e6:	2e00      	cmp	r6, #0
 80097e8:	bfa2      	ittt	ge
 80097ea:	6821      	ldrge	r1, [r4, #0]
 80097ec:	f021 0104 	bicge.w	r1, r1, #4
 80097f0:	6021      	strge	r1, [r4, #0]
 80097f2:	b90d      	cbnz	r5, 80097f8 <_printf_i+0x110>
 80097f4:	2e00      	cmp	r6, #0
 80097f6:	d04b      	beq.n	8009890 <_printf_i+0x1a8>
 80097f8:	4616      	mov	r6, r2
 80097fa:	fbb5 f1f3 	udiv	r1, r5, r3
 80097fe:	fb03 5711 	mls	r7, r3, r1, r5
 8009802:	5dc7      	ldrb	r7, [r0, r7]
 8009804:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8009808:	462f      	mov	r7, r5
 800980a:	42bb      	cmp	r3, r7
 800980c:	460d      	mov	r5, r1
 800980e:	d9f4      	bls.n	80097fa <_printf_i+0x112>
 8009810:	2b08      	cmp	r3, #8
 8009812:	d10b      	bne.n	800982c <_printf_i+0x144>
 8009814:	6823      	ldr	r3, [r4, #0]
 8009816:	07df      	lsls	r7, r3, #31
 8009818:	d508      	bpl.n	800982c <_printf_i+0x144>
 800981a:	6923      	ldr	r3, [r4, #16]
 800981c:	6861      	ldr	r1, [r4, #4]
 800981e:	4299      	cmp	r1, r3
 8009820:	bfde      	ittt	le
 8009822:	2330      	movle	r3, #48	@ 0x30
 8009824:	f806 3c01 	strble.w	r3, [r6, #-1]
 8009828:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 800982c:	1b92      	subs	r2, r2, r6
 800982e:	6122      	str	r2, [r4, #16]
 8009830:	f8cd a000 	str.w	sl, [sp]
 8009834:	464b      	mov	r3, r9
 8009836:	aa03      	add	r2, sp, #12
 8009838:	4621      	mov	r1, r4
 800983a:	4640      	mov	r0, r8
 800983c:	f7ff fee6 	bl	800960c <_printf_common>
 8009840:	3001      	adds	r0, #1
 8009842:	d14a      	bne.n	80098da <_printf_i+0x1f2>
 8009844:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009848:	b004      	add	sp, #16
 800984a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800984e:	6823      	ldr	r3, [r4, #0]
 8009850:	f043 0320 	orr.w	r3, r3, #32
 8009854:	6023      	str	r3, [r4, #0]
 8009856:	4833      	ldr	r0, [pc, #204]	@ (8009924 <_printf_i+0x23c>)
 8009858:	2778      	movs	r7, #120	@ 0x78
 800985a:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800985e:	6823      	ldr	r3, [r4, #0]
 8009860:	6831      	ldr	r1, [r6, #0]
 8009862:	061f      	lsls	r7, r3, #24
 8009864:	f851 5b04 	ldr.w	r5, [r1], #4
 8009868:	d402      	bmi.n	8009870 <_printf_i+0x188>
 800986a:	065f      	lsls	r7, r3, #25
 800986c:	bf48      	it	mi
 800986e:	b2ad      	uxthmi	r5, r5
 8009870:	6031      	str	r1, [r6, #0]
 8009872:	07d9      	lsls	r1, r3, #31
 8009874:	bf44      	itt	mi
 8009876:	f043 0320 	orrmi.w	r3, r3, #32
 800987a:	6023      	strmi	r3, [r4, #0]
 800987c:	b11d      	cbz	r5, 8009886 <_printf_i+0x19e>
 800987e:	2310      	movs	r3, #16
 8009880:	e7ac      	b.n	80097dc <_printf_i+0xf4>
 8009882:	4827      	ldr	r0, [pc, #156]	@ (8009920 <_printf_i+0x238>)
 8009884:	e7e9      	b.n	800985a <_printf_i+0x172>
 8009886:	6823      	ldr	r3, [r4, #0]
 8009888:	f023 0320 	bic.w	r3, r3, #32
 800988c:	6023      	str	r3, [r4, #0]
 800988e:	e7f6      	b.n	800987e <_printf_i+0x196>
 8009890:	4616      	mov	r6, r2
 8009892:	e7bd      	b.n	8009810 <_printf_i+0x128>
 8009894:	6833      	ldr	r3, [r6, #0]
 8009896:	6825      	ldr	r5, [r4, #0]
 8009898:	6961      	ldr	r1, [r4, #20]
 800989a:	1d18      	adds	r0, r3, #4
 800989c:	6030      	str	r0, [r6, #0]
 800989e:	062e      	lsls	r6, r5, #24
 80098a0:	681b      	ldr	r3, [r3, #0]
 80098a2:	d501      	bpl.n	80098a8 <_printf_i+0x1c0>
 80098a4:	6019      	str	r1, [r3, #0]
 80098a6:	e002      	b.n	80098ae <_printf_i+0x1c6>
 80098a8:	0668      	lsls	r0, r5, #25
 80098aa:	d5fb      	bpl.n	80098a4 <_printf_i+0x1bc>
 80098ac:	8019      	strh	r1, [r3, #0]
 80098ae:	2300      	movs	r3, #0
 80098b0:	6123      	str	r3, [r4, #16]
 80098b2:	4616      	mov	r6, r2
 80098b4:	e7bc      	b.n	8009830 <_printf_i+0x148>
 80098b6:	6833      	ldr	r3, [r6, #0]
 80098b8:	1d1a      	adds	r2, r3, #4
 80098ba:	6032      	str	r2, [r6, #0]
 80098bc:	681e      	ldr	r6, [r3, #0]
 80098be:	6862      	ldr	r2, [r4, #4]
 80098c0:	2100      	movs	r1, #0
 80098c2:	4630      	mov	r0, r6
 80098c4:	f7f6 fc94 	bl	80001f0 <memchr>
 80098c8:	b108      	cbz	r0, 80098ce <_printf_i+0x1e6>
 80098ca:	1b80      	subs	r0, r0, r6
 80098cc:	6060      	str	r0, [r4, #4]
 80098ce:	6863      	ldr	r3, [r4, #4]
 80098d0:	6123      	str	r3, [r4, #16]
 80098d2:	2300      	movs	r3, #0
 80098d4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80098d8:	e7aa      	b.n	8009830 <_printf_i+0x148>
 80098da:	6923      	ldr	r3, [r4, #16]
 80098dc:	4632      	mov	r2, r6
 80098de:	4649      	mov	r1, r9
 80098e0:	4640      	mov	r0, r8
 80098e2:	47d0      	blx	sl
 80098e4:	3001      	adds	r0, #1
 80098e6:	d0ad      	beq.n	8009844 <_printf_i+0x15c>
 80098e8:	6823      	ldr	r3, [r4, #0]
 80098ea:	079b      	lsls	r3, r3, #30
 80098ec:	d413      	bmi.n	8009916 <_printf_i+0x22e>
 80098ee:	68e0      	ldr	r0, [r4, #12]
 80098f0:	9b03      	ldr	r3, [sp, #12]
 80098f2:	4298      	cmp	r0, r3
 80098f4:	bfb8      	it	lt
 80098f6:	4618      	movlt	r0, r3
 80098f8:	e7a6      	b.n	8009848 <_printf_i+0x160>
 80098fa:	2301      	movs	r3, #1
 80098fc:	4632      	mov	r2, r6
 80098fe:	4649      	mov	r1, r9
 8009900:	4640      	mov	r0, r8
 8009902:	47d0      	blx	sl
 8009904:	3001      	adds	r0, #1
 8009906:	d09d      	beq.n	8009844 <_printf_i+0x15c>
 8009908:	3501      	adds	r5, #1
 800990a:	68e3      	ldr	r3, [r4, #12]
 800990c:	9903      	ldr	r1, [sp, #12]
 800990e:	1a5b      	subs	r3, r3, r1
 8009910:	42ab      	cmp	r3, r5
 8009912:	dcf2      	bgt.n	80098fa <_printf_i+0x212>
 8009914:	e7eb      	b.n	80098ee <_printf_i+0x206>
 8009916:	2500      	movs	r5, #0
 8009918:	f104 0619 	add.w	r6, r4, #25
 800991c:	e7f5      	b.n	800990a <_printf_i+0x222>
 800991e:	bf00      	nop
 8009920:	08009d7d 	.word	0x08009d7d
 8009924:	08009d8e 	.word	0x08009d8e

08009928 <memmove>:
 8009928:	4288      	cmp	r0, r1
 800992a:	b510      	push	{r4, lr}
 800992c:	eb01 0402 	add.w	r4, r1, r2
 8009930:	d902      	bls.n	8009938 <memmove+0x10>
 8009932:	4284      	cmp	r4, r0
 8009934:	4623      	mov	r3, r4
 8009936:	d807      	bhi.n	8009948 <memmove+0x20>
 8009938:	1e43      	subs	r3, r0, #1
 800993a:	42a1      	cmp	r1, r4
 800993c:	d008      	beq.n	8009950 <memmove+0x28>
 800993e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009942:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009946:	e7f8      	b.n	800993a <memmove+0x12>
 8009948:	4402      	add	r2, r0
 800994a:	4601      	mov	r1, r0
 800994c:	428a      	cmp	r2, r1
 800994e:	d100      	bne.n	8009952 <memmove+0x2a>
 8009950:	bd10      	pop	{r4, pc}
 8009952:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009956:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800995a:	e7f7      	b.n	800994c <memmove+0x24>

0800995c <_sbrk_r>:
 800995c:	b538      	push	{r3, r4, r5, lr}
 800995e:	4d06      	ldr	r5, [pc, #24]	@ (8009978 <_sbrk_r+0x1c>)
 8009960:	2300      	movs	r3, #0
 8009962:	4604      	mov	r4, r0
 8009964:	4608      	mov	r0, r1
 8009966:	602b      	str	r3, [r5, #0]
 8009968:	f000 f83e 	bl	80099e8 <_sbrk>
 800996c:	1c43      	adds	r3, r0, #1
 800996e:	d102      	bne.n	8009976 <_sbrk_r+0x1a>
 8009970:	682b      	ldr	r3, [r5, #0]
 8009972:	b103      	cbz	r3, 8009976 <_sbrk_r+0x1a>
 8009974:	6023      	str	r3, [r4, #0]
 8009976:	bd38      	pop	{r3, r4, r5, pc}
 8009978:	20002334 	.word	0x20002334

0800997c <_realloc_r>:
 800997c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009980:	4680      	mov	r8, r0
 8009982:	4615      	mov	r5, r2
 8009984:	460c      	mov	r4, r1
 8009986:	b921      	cbnz	r1, 8009992 <_realloc_r+0x16>
 8009988:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800998c:	4611      	mov	r1, r2
 800998e:	f7ff bc59 	b.w	8009244 <_malloc_r>
 8009992:	b92a      	cbnz	r2, 80099a0 <_realloc_r+0x24>
 8009994:	f7ff fbea 	bl	800916c <_free_r>
 8009998:	2400      	movs	r4, #0
 800999a:	4620      	mov	r0, r4
 800999c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80099a0:	f000 f81a 	bl	80099d8 <_malloc_usable_size_r>
 80099a4:	4285      	cmp	r5, r0
 80099a6:	4606      	mov	r6, r0
 80099a8:	d802      	bhi.n	80099b0 <_realloc_r+0x34>
 80099aa:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 80099ae:	d8f4      	bhi.n	800999a <_realloc_r+0x1e>
 80099b0:	4629      	mov	r1, r5
 80099b2:	4640      	mov	r0, r8
 80099b4:	f7ff fc46 	bl	8009244 <_malloc_r>
 80099b8:	4607      	mov	r7, r0
 80099ba:	2800      	cmp	r0, #0
 80099bc:	d0ec      	beq.n	8009998 <_realloc_r+0x1c>
 80099be:	42b5      	cmp	r5, r6
 80099c0:	462a      	mov	r2, r5
 80099c2:	4621      	mov	r1, r4
 80099c4:	bf28      	it	cs
 80099c6:	4632      	movcs	r2, r6
 80099c8:	f7ff fbc2 	bl	8009150 <memcpy>
 80099cc:	4621      	mov	r1, r4
 80099ce:	4640      	mov	r0, r8
 80099d0:	f7ff fbcc 	bl	800916c <_free_r>
 80099d4:	463c      	mov	r4, r7
 80099d6:	e7e0      	b.n	800999a <_realloc_r+0x1e>

080099d8 <_malloc_usable_size_r>:
 80099d8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80099dc:	1f18      	subs	r0, r3, #4
 80099de:	2b00      	cmp	r3, #0
 80099e0:	bfbc      	itt	lt
 80099e2:	580b      	ldrlt	r3, [r1, r0]
 80099e4:	18c0      	addlt	r0, r0, r3
 80099e6:	4770      	bx	lr

080099e8 <_sbrk>:
 80099e8:	4a04      	ldr	r2, [pc, #16]	@ (80099fc <_sbrk+0x14>)
 80099ea:	6811      	ldr	r1, [r2, #0]
 80099ec:	4603      	mov	r3, r0
 80099ee:	b909      	cbnz	r1, 80099f4 <_sbrk+0xc>
 80099f0:	4903      	ldr	r1, [pc, #12]	@ (8009a00 <_sbrk+0x18>)
 80099f2:	6011      	str	r1, [r2, #0]
 80099f4:	6810      	ldr	r0, [r2, #0]
 80099f6:	4403      	add	r3, r0
 80099f8:	6013      	str	r3, [r2, #0]
 80099fa:	4770      	bx	lr
 80099fc:	20002344 	.word	0x20002344
 8009a00:	20002348 	.word	0x20002348

08009a04 <_init>:
 8009a04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009a06:	bf00      	nop
 8009a08:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009a0a:	bc08      	pop	{r3}
 8009a0c:	469e      	mov	lr, r3
 8009a0e:	4770      	bx	lr

08009a10 <_fini>:
 8009a10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009a12:	bf00      	nop
 8009a14:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009a16:	bc08      	pop	{r3}
 8009a18:	469e      	mov	lr, r3
 8009a1a:	4770      	bx	lr
