
fobos.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005bd0  080002a0  080002a0  000102a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000dc  08005e70  08005e70  00015e70  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08005f4c  08005f4c  00015f4c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08005f54  08005f54  00015f54  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08005f58  08005f58  00015f58  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         000000b4  20000000  08005f5c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          0000401c  200000b4  08006010  000200b4  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  200040d0  08006010  000240d0  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  000200b4  2**0
                  CONTENTS, READONLY
 10 .debug_info   0002fb77  00000000  00000000  000200e2  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00005382  00000000  00000000  0004fc59  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    000121ed  00000000  00000000  00054fdb  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 00001540  00000000  00000000  000671c8  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00001d10  00000000  00000000  00068708  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_line   0000bf43  00000000  00000000  0006a418  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    00009c77  00000000  00000000  0007635b  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .comment      0000007c  00000000  00000000  0007ffd2  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00003ffc  00000000  00000000  00080050  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	; (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	; (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	; (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	200000b4 	.word	0x200000b4
 80002bc:	00000000 	.word	0x00000000
 80002c0:	08005e58 	.word	0x08005e58

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	; (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	; (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	; (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	200000b8 	.word	0x200000b8
 80002dc:	08005e58 	.word	0x08005e58

080002e0 <strlen>:
 80002e0:	4603      	mov	r3, r0
 80002e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002e6:	2a00      	cmp	r2, #0
 80002e8:	d1fb      	bne.n	80002e2 <strlen+0x2>
 80002ea:	1a18      	subs	r0, r3, r0
 80002ec:	3801      	subs	r0, #1
 80002ee:	4770      	bx	lr

080002f0 <__aeabi_uldivmod>:
 80002f0:	b953      	cbnz	r3, 8000308 <__aeabi_uldivmod+0x18>
 80002f2:	b94a      	cbnz	r2, 8000308 <__aeabi_uldivmod+0x18>
 80002f4:	2900      	cmp	r1, #0
 80002f6:	bf08      	it	eq
 80002f8:	2800      	cmpeq	r0, #0
 80002fa:	bf1c      	itt	ne
 80002fc:	f04f 31ff 	movne.w	r1, #4294967295
 8000300:	f04f 30ff 	movne.w	r0, #4294967295
 8000304:	f000 b97a 	b.w	80005fc <__aeabi_idiv0>
 8000308:	f1ad 0c08 	sub.w	ip, sp, #8
 800030c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000310:	f000 f806 	bl	8000320 <__udivmoddi4>
 8000314:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000318:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800031c:	b004      	add	sp, #16
 800031e:	4770      	bx	lr

08000320 <__udivmoddi4>:
 8000320:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000324:	468c      	mov	ip, r1
 8000326:	460d      	mov	r5, r1
 8000328:	4604      	mov	r4, r0
 800032a:	9e08      	ldr	r6, [sp, #32]
 800032c:	2b00      	cmp	r3, #0
 800032e:	d151      	bne.n	80003d4 <__udivmoddi4+0xb4>
 8000330:	428a      	cmp	r2, r1
 8000332:	4617      	mov	r7, r2
 8000334:	d96d      	bls.n	8000412 <__udivmoddi4+0xf2>
 8000336:	fab2 fe82 	clz	lr, r2
 800033a:	f1be 0f00 	cmp.w	lr, #0
 800033e:	d00b      	beq.n	8000358 <__udivmoddi4+0x38>
 8000340:	f1ce 0c20 	rsb	ip, lr, #32
 8000344:	fa01 f50e 	lsl.w	r5, r1, lr
 8000348:	fa20 fc0c 	lsr.w	ip, r0, ip
 800034c:	fa02 f70e 	lsl.w	r7, r2, lr
 8000350:	ea4c 0c05 	orr.w	ip, ip, r5
 8000354:	fa00 f40e 	lsl.w	r4, r0, lr
 8000358:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 800035c:	0c25      	lsrs	r5, r4, #16
 800035e:	fbbc f8fa 	udiv	r8, ip, sl
 8000362:	fa1f f987 	uxth.w	r9, r7
 8000366:	fb0a cc18 	mls	ip, sl, r8, ip
 800036a:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 800036e:	fb08 f309 	mul.w	r3, r8, r9
 8000372:	42ab      	cmp	r3, r5
 8000374:	d90a      	bls.n	800038c <__udivmoddi4+0x6c>
 8000376:	19ed      	adds	r5, r5, r7
 8000378:	f108 32ff 	add.w	r2, r8, #4294967295
 800037c:	f080 8123 	bcs.w	80005c6 <__udivmoddi4+0x2a6>
 8000380:	42ab      	cmp	r3, r5
 8000382:	f240 8120 	bls.w	80005c6 <__udivmoddi4+0x2a6>
 8000386:	f1a8 0802 	sub.w	r8, r8, #2
 800038a:	443d      	add	r5, r7
 800038c:	1aed      	subs	r5, r5, r3
 800038e:	b2a4      	uxth	r4, r4
 8000390:	fbb5 f0fa 	udiv	r0, r5, sl
 8000394:	fb0a 5510 	mls	r5, sl, r0, r5
 8000398:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 800039c:	fb00 f909 	mul.w	r9, r0, r9
 80003a0:	45a1      	cmp	r9, r4
 80003a2:	d909      	bls.n	80003b8 <__udivmoddi4+0x98>
 80003a4:	19e4      	adds	r4, r4, r7
 80003a6:	f100 33ff 	add.w	r3, r0, #4294967295
 80003aa:	f080 810a 	bcs.w	80005c2 <__udivmoddi4+0x2a2>
 80003ae:	45a1      	cmp	r9, r4
 80003b0:	f240 8107 	bls.w	80005c2 <__udivmoddi4+0x2a2>
 80003b4:	3802      	subs	r0, #2
 80003b6:	443c      	add	r4, r7
 80003b8:	eba4 0409 	sub.w	r4, r4, r9
 80003bc:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80003c0:	2100      	movs	r1, #0
 80003c2:	2e00      	cmp	r6, #0
 80003c4:	d061      	beq.n	800048a <__udivmoddi4+0x16a>
 80003c6:	fa24 f40e 	lsr.w	r4, r4, lr
 80003ca:	2300      	movs	r3, #0
 80003cc:	6034      	str	r4, [r6, #0]
 80003ce:	6073      	str	r3, [r6, #4]
 80003d0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003d4:	428b      	cmp	r3, r1
 80003d6:	d907      	bls.n	80003e8 <__udivmoddi4+0xc8>
 80003d8:	2e00      	cmp	r6, #0
 80003da:	d054      	beq.n	8000486 <__udivmoddi4+0x166>
 80003dc:	2100      	movs	r1, #0
 80003de:	e886 0021 	stmia.w	r6, {r0, r5}
 80003e2:	4608      	mov	r0, r1
 80003e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003e8:	fab3 f183 	clz	r1, r3
 80003ec:	2900      	cmp	r1, #0
 80003ee:	f040 808e 	bne.w	800050e <__udivmoddi4+0x1ee>
 80003f2:	42ab      	cmp	r3, r5
 80003f4:	d302      	bcc.n	80003fc <__udivmoddi4+0xdc>
 80003f6:	4282      	cmp	r2, r0
 80003f8:	f200 80fa 	bhi.w	80005f0 <__udivmoddi4+0x2d0>
 80003fc:	1a84      	subs	r4, r0, r2
 80003fe:	eb65 0503 	sbc.w	r5, r5, r3
 8000402:	2001      	movs	r0, #1
 8000404:	46ac      	mov	ip, r5
 8000406:	2e00      	cmp	r6, #0
 8000408:	d03f      	beq.n	800048a <__udivmoddi4+0x16a>
 800040a:	e886 1010 	stmia.w	r6, {r4, ip}
 800040e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000412:	b912      	cbnz	r2, 800041a <__udivmoddi4+0xfa>
 8000414:	2701      	movs	r7, #1
 8000416:	fbb7 f7f2 	udiv	r7, r7, r2
 800041a:	fab7 fe87 	clz	lr, r7
 800041e:	f1be 0f00 	cmp.w	lr, #0
 8000422:	d134      	bne.n	800048e <__udivmoddi4+0x16e>
 8000424:	1beb      	subs	r3, r5, r7
 8000426:	0c3a      	lsrs	r2, r7, #16
 8000428:	fa1f fc87 	uxth.w	ip, r7
 800042c:	2101      	movs	r1, #1
 800042e:	fbb3 f8f2 	udiv	r8, r3, r2
 8000432:	0c25      	lsrs	r5, r4, #16
 8000434:	fb02 3318 	mls	r3, r2, r8, r3
 8000438:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 800043c:	fb0c f308 	mul.w	r3, ip, r8
 8000440:	42ab      	cmp	r3, r5
 8000442:	d907      	bls.n	8000454 <__udivmoddi4+0x134>
 8000444:	19ed      	adds	r5, r5, r7
 8000446:	f108 30ff 	add.w	r0, r8, #4294967295
 800044a:	d202      	bcs.n	8000452 <__udivmoddi4+0x132>
 800044c:	42ab      	cmp	r3, r5
 800044e:	f200 80d1 	bhi.w	80005f4 <__udivmoddi4+0x2d4>
 8000452:	4680      	mov	r8, r0
 8000454:	1aed      	subs	r5, r5, r3
 8000456:	b2a3      	uxth	r3, r4
 8000458:	fbb5 f0f2 	udiv	r0, r5, r2
 800045c:	fb02 5510 	mls	r5, r2, r0, r5
 8000460:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 8000464:	fb0c fc00 	mul.w	ip, ip, r0
 8000468:	45a4      	cmp	ip, r4
 800046a:	d907      	bls.n	800047c <__udivmoddi4+0x15c>
 800046c:	19e4      	adds	r4, r4, r7
 800046e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000472:	d202      	bcs.n	800047a <__udivmoddi4+0x15a>
 8000474:	45a4      	cmp	ip, r4
 8000476:	f200 80b8 	bhi.w	80005ea <__udivmoddi4+0x2ca>
 800047a:	4618      	mov	r0, r3
 800047c:	eba4 040c 	sub.w	r4, r4, ip
 8000480:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000484:	e79d      	b.n	80003c2 <__udivmoddi4+0xa2>
 8000486:	4631      	mov	r1, r6
 8000488:	4630      	mov	r0, r6
 800048a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800048e:	f1ce 0420 	rsb	r4, lr, #32
 8000492:	fa05 f30e 	lsl.w	r3, r5, lr
 8000496:	fa07 f70e 	lsl.w	r7, r7, lr
 800049a:	fa20 f804 	lsr.w	r8, r0, r4
 800049e:	0c3a      	lsrs	r2, r7, #16
 80004a0:	fa25 f404 	lsr.w	r4, r5, r4
 80004a4:	ea48 0803 	orr.w	r8, r8, r3
 80004a8:	fbb4 f1f2 	udiv	r1, r4, r2
 80004ac:	ea4f 4518 	mov.w	r5, r8, lsr #16
 80004b0:	fb02 4411 	mls	r4, r2, r1, r4
 80004b4:	fa1f fc87 	uxth.w	ip, r7
 80004b8:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 80004bc:	fb01 f30c 	mul.w	r3, r1, ip
 80004c0:	42ab      	cmp	r3, r5
 80004c2:	fa00 f40e 	lsl.w	r4, r0, lr
 80004c6:	d909      	bls.n	80004dc <__udivmoddi4+0x1bc>
 80004c8:	19ed      	adds	r5, r5, r7
 80004ca:	f101 30ff 	add.w	r0, r1, #4294967295
 80004ce:	f080 808a 	bcs.w	80005e6 <__udivmoddi4+0x2c6>
 80004d2:	42ab      	cmp	r3, r5
 80004d4:	f240 8087 	bls.w	80005e6 <__udivmoddi4+0x2c6>
 80004d8:	3902      	subs	r1, #2
 80004da:	443d      	add	r5, r7
 80004dc:	1aeb      	subs	r3, r5, r3
 80004de:	fa1f f588 	uxth.w	r5, r8
 80004e2:	fbb3 f0f2 	udiv	r0, r3, r2
 80004e6:	fb02 3310 	mls	r3, r2, r0, r3
 80004ea:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 80004ee:	fb00 f30c 	mul.w	r3, r0, ip
 80004f2:	42ab      	cmp	r3, r5
 80004f4:	d907      	bls.n	8000506 <__udivmoddi4+0x1e6>
 80004f6:	19ed      	adds	r5, r5, r7
 80004f8:	f100 38ff 	add.w	r8, r0, #4294967295
 80004fc:	d26f      	bcs.n	80005de <__udivmoddi4+0x2be>
 80004fe:	42ab      	cmp	r3, r5
 8000500:	d96d      	bls.n	80005de <__udivmoddi4+0x2be>
 8000502:	3802      	subs	r0, #2
 8000504:	443d      	add	r5, r7
 8000506:	1aeb      	subs	r3, r5, r3
 8000508:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 800050c:	e78f      	b.n	800042e <__udivmoddi4+0x10e>
 800050e:	f1c1 0720 	rsb	r7, r1, #32
 8000512:	fa22 f807 	lsr.w	r8, r2, r7
 8000516:	408b      	lsls	r3, r1
 8000518:	fa05 f401 	lsl.w	r4, r5, r1
 800051c:	ea48 0303 	orr.w	r3, r8, r3
 8000520:	fa20 fe07 	lsr.w	lr, r0, r7
 8000524:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 8000528:	40fd      	lsrs	r5, r7
 800052a:	ea4e 0e04 	orr.w	lr, lr, r4
 800052e:	fbb5 f9fc 	udiv	r9, r5, ip
 8000532:	ea4f 441e 	mov.w	r4, lr, lsr #16
 8000536:	fb0c 5519 	mls	r5, ip, r9, r5
 800053a:	fa1f f883 	uxth.w	r8, r3
 800053e:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 8000542:	fb09 f408 	mul.w	r4, r9, r8
 8000546:	42ac      	cmp	r4, r5
 8000548:	fa02 f201 	lsl.w	r2, r2, r1
 800054c:	fa00 fa01 	lsl.w	sl, r0, r1
 8000550:	d908      	bls.n	8000564 <__udivmoddi4+0x244>
 8000552:	18ed      	adds	r5, r5, r3
 8000554:	f109 30ff 	add.w	r0, r9, #4294967295
 8000558:	d243      	bcs.n	80005e2 <__udivmoddi4+0x2c2>
 800055a:	42ac      	cmp	r4, r5
 800055c:	d941      	bls.n	80005e2 <__udivmoddi4+0x2c2>
 800055e:	f1a9 0902 	sub.w	r9, r9, #2
 8000562:	441d      	add	r5, r3
 8000564:	1b2d      	subs	r5, r5, r4
 8000566:	fa1f fe8e 	uxth.w	lr, lr
 800056a:	fbb5 f0fc 	udiv	r0, r5, ip
 800056e:	fb0c 5510 	mls	r5, ip, r0, r5
 8000572:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 8000576:	fb00 f808 	mul.w	r8, r0, r8
 800057a:	45a0      	cmp	r8, r4
 800057c:	d907      	bls.n	800058e <__udivmoddi4+0x26e>
 800057e:	18e4      	adds	r4, r4, r3
 8000580:	f100 35ff 	add.w	r5, r0, #4294967295
 8000584:	d229      	bcs.n	80005da <__udivmoddi4+0x2ba>
 8000586:	45a0      	cmp	r8, r4
 8000588:	d927      	bls.n	80005da <__udivmoddi4+0x2ba>
 800058a:	3802      	subs	r0, #2
 800058c:	441c      	add	r4, r3
 800058e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000592:	eba4 0408 	sub.w	r4, r4, r8
 8000596:	fba0 8902 	umull	r8, r9, r0, r2
 800059a:	454c      	cmp	r4, r9
 800059c:	46c6      	mov	lr, r8
 800059e:	464d      	mov	r5, r9
 80005a0:	d315      	bcc.n	80005ce <__udivmoddi4+0x2ae>
 80005a2:	d012      	beq.n	80005ca <__udivmoddi4+0x2aa>
 80005a4:	b156      	cbz	r6, 80005bc <__udivmoddi4+0x29c>
 80005a6:	ebba 030e 	subs.w	r3, sl, lr
 80005aa:	eb64 0405 	sbc.w	r4, r4, r5
 80005ae:	fa04 f707 	lsl.w	r7, r4, r7
 80005b2:	40cb      	lsrs	r3, r1
 80005b4:	431f      	orrs	r7, r3
 80005b6:	40cc      	lsrs	r4, r1
 80005b8:	6037      	str	r7, [r6, #0]
 80005ba:	6074      	str	r4, [r6, #4]
 80005bc:	2100      	movs	r1, #0
 80005be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80005c2:	4618      	mov	r0, r3
 80005c4:	e6f8      	b.n	80003b8 <__udivmoddi4+0x98>
 80005c6:	4690      	mov	r8, r2
 80005c8:	e6e0      	b.n	800038c <__udivmoddi4+0x6c>
 80005ca:	45c2      	cmp	sl, r8
 80005cc:	d2ea      	bcs.n	80005a4 <__udivmoddi4+0x284>
 80005ce:	ebb8 0e02 	subs.w	lr, r8, r2
 80005d2:	eb69 0503 	sbc.w	r5, r9, r3
 80005d6:	3801      	subs	r0, #1
 80005d8:	e7e4      	b.n	80005a4 <__udivmoddi4+0x284>
 80005da:	4628      	mov	r0, r5
 80005dc:	e7d7      	b.n	800058e <__udivmoddi4+0x26e>
 80005de:	4640      	mov	r0, r8
 80005e0:	e791      	b.n	8000506 <__udivmoddi4+0x1e6>
 80005e2:	4681      	mov	r9, r0
 80005e4:	e7be      	b.n	8000564 <__udivmoddi4+0x244>
 80005e6:	4601      	mov	r1, r0
 80005e8:	e778      	b.n	80004dc <__udivmoddi4+0x1bc>
 80005ea:	3802      	subs	r0, #2
 80005ec:	443c      	add	r4, r7
 80005ee:	e745      	b.n	800047c <__udivmoddi4+0x15c>
 80005f0:	4608      	mov	r0, r1
 80005f2:	e708      	b.n	8000406 <__udivmoddi4+0xe6>
 80005f4:	f1a8 0802 	sub.w	r8, r8, #2
 80005f8:	443d      	add	r5, r7
 80005fa:	e72b      	b.n	8000454 <__udivmoddi4+0x134>

080005fc <__aeabi_idiv0>:
 80005fc:	4770      	bx	lr
 80005fe:	bf00      	nop

08000600 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000600:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000602:	4b0e      	ldr	r3, [pc, #56]	; (800063c <HAL_InitTick+0x3c>)
{
 8000604:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000606:	4a0e      	ldr	r2, [pc, #56]	; (8000640 <HAL_InitTick+0x40>)
 8000608:	7818      	ldrb	r0, [r3, #0]
 800060a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800060e:	fbb3 f3f0 	udiv	r3, r3, r0
 8000612:	6810      	ldr	r0, [r2, #0]
 8000614:	fbb0 f0f3 	udiv	r0, r0, r3
 8000618:	f000 f890 	bl	800073c <HAL_SYSTICK_Config>
 800061c:	4604      	mov	r4, r0
 800061e:	b958      	cbnz	r0, 8000638 <HAL_InitTick+0x38>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000620:	2d0f      	cmp	r5, #15
 8000622:	d809      	bhi.n	8000638 <HAL_InitTick+0x38>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000624:	4602      	mov	r2, r0
 8000626:	4629      	mov	r1, r5
 8000628:	f04f 30ff 	mov.w	r0, #4294967295
 800062c:	f000 f840 	bl	80006b0 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000630:	4b04      	ldr	r3, [pc, #16]	; (8000644 <HAL_InitTick+0x44>)
 8000632:	4620      	mov	r0, r4
 8000634:	601d      	str	r5, [r3, #0]
 8000636:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8000638:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 800063a:	bd38      	pop	{r3, r4, r5, pc}
 800063c:	20000000 	.word	0x20000000
 8000640:	20000048 	.word	0x20000048
 8000644:	20000004 	.word	0x20000004

08000648 <HAL_Init>:
{
 8000648:	b510      	push	{r4, lr}
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800064a:	2003      	movs	r0, #3
 800064c:	f000 f81e 	bl	800068c <HAL_NVIC_SetPriorityGrouping>
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000650:	200f      	movs	r0, #15
 8000652:	f7ff ffd5 	bl	8000600 <HAL_InitTick>
 8000656:	4604      	mov	r4, r0
 8000658:	b918      	cbnz	r0, 8000662 <HAL_Init+0x1a>
  HAL_MspInit();
 800065a:	f005 f973 	bl	8005944 <HAL_MspInit>
}
 800065e:	4620      	mov	r0, r4
 8000660:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8000662:	2401      	movs	r4, #1
 8000664:	e7fb      	b.n	800065e <HAL_Init+0x16>
	...

08000668 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += (uint32_t)uwTickFreq;
 8000668:	4a03      	ldr	r2, [pc, #12]	; (8000678 <HAL_IncTick+0x10>)
 800066a:	4b04      	ldr	r3, [pc, #16]	; (800067c <HAL_IncTick+0x14>)
 800066c:	6811      	ldr	r1, [r2, #0]
 800066e:	781b      	ldrb	r3, [r3, #0]
 8000670:	440b      	add	r3, r1
 8000672:	6013      	str	r3, [r2, #0]
 8000674:	4770      	bx	lr
 8000676:	bf00      	nop
 8000678:	200000d0 	.word	0x200000d0
 800067c:	20000000 	.word	0x20000000

08000680 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8000680:	4b01      	ldr	r3, [pc, #4]	; (8000688 <HAL_GetTick+0x8>)
 8000682:	6818      	ldr	r0, [r3, #0]
}
 8000684:	4770      	bx	lr
 8000686:	bf00      	nop
 8000688:	200000d0 	.word	0x200000d0

0800068c <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800068c:	4a07      	ldr	r2, [pc, #28]	; (80006ac <HAL_NVIC_SetPriorityGrouping+0x20>)
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 800068e:	0200      	lsls	r0, r0, #8
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000690:	68d3      	ldr	r3, [r2, #12]
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8000692:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000696:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800069a:	041b      	lsls	r3, r3, #16
 800069c:	0c1b      	lsrs	r3, r3, #16
 800069e:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80006a2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  reg_value  =  (reg_value                                   |
 80006a6:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 80006a8:	60d3      	str	r3, [r2, #12]
 80006aa:	4770      	bx	lr
 80006ac:	e000ed00 	.word	0xe000ed00

080006b0 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80006b0:	4b19      	ldr	r3, [pc, #100]	; (8000718 <HAL_NVIC_SetPriority+0x68>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80006b2:	b530      	push	{r4, r5, lr}
 80006b4:	68dc      	ldr	r4, [r3, #12]
 80006b6:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80006ba:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80006be:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80006c0:	2b04      	cmp	r3, #4
 80006c2:	bf28      	it	cs
 80006c4:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80006c6:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80006c8:	f04f 0501 	mov.w	r5, #1
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80006cc:	bf8c      	ite	hi
 80006ce:	3c03      	subhi	r4, #3
 80006d0:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80006d2:	fa05 f303 	lsl.w	r3, r5, r3
  if ((int32_t)(IRQn) >= 0)
 80006d6:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80006d8:	f103 33ff 	add.w	r3, r3, #4294967295
 80006dc:	ea01 0103 	and.w	r1, r1, r3
 80006e0:	fa01 f104 	lsl.w	r1, r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80006e4:	fa05 f404 	lsl.w	r4, r5, r4
 80006e8:	f104 34ff 	add.w	r4, r4, #4294967295
 80006ec:	ea02 0204 	and.w	r2, r2, r4
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80006f0:	ea42 0201 	orr.w	r2, r2, r1
 80006f4:	ea4f 1202 	mov.w	r2, r2, lsl #4
  if ((int32_t)(IRQn) >= 0)
 80006f8:	db07      	blt.n	800070a <HAL_NVIC_SetPriority+0x5a>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006fa:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
 80006fe:	b2d2      	uxtb	r2, r2
 8000700:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
 8000704:	f880 2300 	strb.w	r2, [r0, #768]	; 0x300
 8000708:	bd30      	pop	{r4, r5, pc}
    SCB->SHPR[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800070a:	f000 000f 	and.w	r0, r0, #15
 800070e:	b2d2      	uxtb	r2, r2
 8000710:	4b02      	ldr	r3, [pc, #8]	; (800071c <HAL_NVIC_SetPriority+0x6c>)
 8000712:	541a      	strb	r2, [r3, r0]
 8000714:	bd30      	pop	{r4, r5, pc}
 8000716:	bf00      	nop
 8000718:	e000ed00 	.word	0xe000ed00
 800071c:	e000ed14 	.word	0xe000ed14

08000720 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8000720:	2800      	cmp	r0, #0
 8000722:	db08      	blt.n	8000736 <HAL_NVIC_EnableIRQ+0x16>
    NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8000724:	0942      	lsrs	r2, r0, #5
 8000726:	2301      	movs	r3, #1
 8000728:	f000 001f 	and.w	r0, r0, #31
 800072c:	fa03 f000 	lsl.w	r0, r3, r0
 8000730:	4b01      	ldr	r3, [pc, #4]	; (8000738 <HAL_NVIC_EnableIRQ+0x18>)
 8000732:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 8000736:	4770      	bx	lr
 8000738:	e000e100 	.word	0xe000e100

0800073c <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800073c:	3801      	subs	r0, #1
 800073e:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000742:	d20a      	bcs.n	800075a <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000744:	4b06      	ldr	r3, [pc, #24]	; (8000760 <HAL_SYSTICK_Config+0x24>)
    SCB->SHPR[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000746:	21f0      	movs	r1, #240	; 0xf0
 8000748:	4a06      	ldr	r2, [pc, #24]	; (8000764 <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800074a:	6058      	str	r0, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800074c:	2000      	movs	r0, #0
    SCB->SHPR[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800074e:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000752:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000754:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000756:	601a      	str	r2, [r3, #0]
 8000758:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 800075a:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 800075c:	4770      	bx	lr
 800075e:	bf00      	nop
 8000760:	e000e010 	.word	0xe000e010
 8000764:	e000ed00 	.word	0xe000ed00

08000768 <DMA_CalcBaseAndBitshift>:
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8000768:	6803      	ldr	r3, [r0, #0]
 800076a:	2118      	movs	r1, #24
 800076c:	b2da      	uxtb	r2, r3
 800076e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8000772:	3a10      	subs	r2, #16
 8000774:	f023 0303 	bic.w	r3, r3, #3
 8000778:	fbb2 f2f1 	udiv	r2, r2, r1

  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800077c:	4904      	ldr	r1, [pc, #16]	; (8000790 <DMA_CalcBaseAndBitshift+0x28>)

  if (stream_number > 3U)
 800077e:	2a03      	cmp	r2, #3
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8000780:	5c89      	ldrb	r1, [r1, r2]
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8000782:	bf88      	it	hi
 8000784:	3304      	addhi	r3, #4
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8000786:	65c1      	str	r1, [r0, #92]	; 0x5c
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8000788:	6583      	str	r3, [r0, #88]	; 0x58
  }

  return hdma->StreamBaseAddress;
}
 800078a:	6d80      	ldr	r0, [r0, #88]	; 0x58
 800078c:	4770      	bx	lr
 800078e:	bf00      	nop
 8000790:	08005e98 	.word	0x08005e98

08000794 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
  uint32_t stream_number = 0U;
  uint32_t stream_baseaddress = (uint32_t)hdma->Instance;
 8000794:	6801      	ldr	r1, [r0, #0]

  if((stream_baseaddress <= ((uint32_t)BDMA_Channel7) ) && \
 8000796:	4b13      	ldr	r3, [pc, #76]	; (80007e4 <DMA_CalcDMAMUXChannelBaseAndMask+0x50>)
 8000798:	440b      	add	r3, r1
 800079a:	2b8c      	cmp	r3, #140	; 0x8c
 800079c:	b2cb      	uxtb	r3, r1
 800079e:	d810      	bhi.n	80007c2 <DMA_CalcDMAMUXChannelBaseAndMask+0x2e>
     (stream_baseaddress >= ((uint32_t)BDMA_Channel0)))
  {
    /*BDMA Channels are connected to DMAMUX2 channels*/
    stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 80007a0:	2214      	movs	r2, #20
 80007a2:	3b08      	subs	r3, #8
 80007a4:	fbb3 f3f2 	udiv	r3, r3, r2
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 80007a8:	f103 52b0 	add.w	r2, r3, #369098752	; 0x16000000
 80007ac:	f502 4216 	add.w	r2, r2, #38400	; 0x9600
 80007b0:	0092      	lsls	r2, r2, #2
 80007b2:	6602      	str	r2, [r0, #96]	; 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 80007b4:	4a0c      	ldr	r2, [pc, #48]	; (80007e8 <DMA_CalcDMAMUXChannelBaseAndMask+0x54>)
     (stream_baseaddress >= ((uint32_t)DMA2_Stream0)))
    {
      stream_number += 8U;
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80007b6:	6642      	str	r2, [r0, #100]	; 0x64
    hdma->DMAmuxChannelStatusMask = 1U << stream_number;
 80007b8:	2201      	movs	r2, #1
 80007ba:	fa02 f303 	lsl.w	r3, r2, r3
 80007be:	6683      	str	r3, [r0, #104]	; 0x68
 80007c0:	4770      	bx	lr
    stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80007c2:	2218      	movs	r2, #24
 80007c4:	3b10      	subs	r3, #16
 80007c6:	fbb3 f3f2 	udiv	r3, r3, r2
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 80007ca:	4a08      	ldr	r2, [pc, #32]	; (80007ec <DMA_CalcDMAMUXChannelBaseAndMask+0x58>)
 80007cc:	440a      	add	r2, r1
 80007ce:	2aa8      	cmp	r2, #168	; 0xa8
      stream_number += 8U;
 80007d0:	bf98      	it	ls
 80007d2:	3308      	addls	r3, #8
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 80007d4:	f103 5280 	add.w	r2, r3, #268435456	; 0x10000000
 80007d8:	f502 4202 	add.w	r2, r2, #33280	; 0x8200
 80007dc:	0092      	lsls	r2, r2, #2
 80007de:	6602      	str	r2, [r0, #96]	; 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80007e0:	4a03      	ldr	r2, [pc, #12]	; (80007f0 <DMA_CalcDMAMUXChannelBaseAndMask+0x5c>)
 80007e2:	e7e8      	b.n	80007b6 <DMA_CalcDMAMUXChannelBaseAndMask+0x22>
 80007e4:	a7fdabf8 	.word	0xa7fdabf8
 80007e8:	58025880 	.word	0x58025880
 80007ec:	bffdfbf0 	.word	0xbffdfbf0
 80007f0:	40020880 	.word	0x40020880

080007f4 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
  uint32_t stream_baseaddress = (uint32_t)hdma->Instance;
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 80007f4:	7902      	ldrb	r2, [r0, #4]
{
 80007f6:	b510      	push	{r4, lr}

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 80007f8:	1e54      	subs	r4, r2, #1
 80007fa:	2c07      	cmp	r4, #7
 80007fc:	d80d      	bhi.n	800081a <DMA_CalcDMAMUXRequestGenBaseAndMask+0x26>
  {
    if((stream_baseaddress <= ((uint32_t)BDMA_Channel7) ) && \
 80007fe:	6803      	ldr	r3, [r0, #0]
 8000800:	4909      	ldr	r1, [pc, #36]	; (8000828 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x34>)
 8000802:	4419      	add	r1, r3
 8000804:	298c      	cmp	r1, #140	; 0x8c
 8000806:	d809      	bhi.n	800081c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x28>
      (stream_baseaddress >= ((uint32_t)BDMA_Channel0)))
    {
      /*BDMA Channels are connected to DMAMUX2 request generator blocks*/
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 8000808:	4b08      	ldr	r3, [pc, #32]	; (800082c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x38>)
 800080a:	4413      	add	r3, r2
 800080c:	009b      	lsls	r3, r3, #2
 800080e:	66c3      	str	r3, [r0, #108]	; 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 8000810:	4b07      	ldr	r3, [pc, #28]	; (8000830 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x3c>)
    else
    {
      /*DMA1 and DMA2 Streams use DMAMUX1 request generator blocks*/
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8000812:	6703      	str	r3, [r0, #112]	; 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1U << (request - 1U);
 8000814:	2301      	movs	r3, #1
 8000816:	40a3      	lsls	r3, r4
 8000818:	6743      	str	r3, [r0, #116]	; 0x74
 800081a:	bd10      	pop	{r4, pc}
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 800081c:	4b05      	ldr	r3, [pc, #20]	; (8000834 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 800081e:	4413      	add	r3, r2
 8000820:	009b      	lsls	r3, r3, #2
 8000822:	66c3      	str	r3, [r0, #108]	; 0x6c
      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8000824:	4b04      	ldr	r3, [pc, #16]	; (8000838 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8000826:	e7f4      	b.n	8000812 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x1e>
 8000828:	a7fdabf8 	.word	0xa7fdabf8
 800082c:	1600963f 	.word	0x1600963f
 8000830:	58025940 	.word	0x58025940
 8000834:	1000823f 	.word	0x1000823f
 8000838:	40020940 	.word	0x40020940

0800083c <HAL_DMA_Init>:
{
 800083c:	b570      	push	{r4, r5, r6, lr}
 800083e:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8000840:	f7ff ff1e 	bl	8000680 <HAL_GetTick>
 8000844:	4605      	mov	r5, r0
  if(hdma == NULL)
 8000846:	2c00      	cmp	r4, #0
 8000848:	d075      	beq.n	8000936 <HAL_DMA_Init+0xfa>
  if(IS_D2_DMA_INSTANCE(hdma) != RESET) /*DMA2/DMA1 stream , D2 domain*/
 800084a:	6821      	ldr	r1, [r4, #0]
 800084c:	4b67      	ldr	r3, [pc, #412]	; (80009ec <HAL_DMA_Init+0x1b0>)
 800084e:	440b      	add	r3, r1
 8000850:	f5b3 6f95 	cmp.w	r3, #1192	; 0x4a8
 8000854:	f200 808f 	bhi.w	8000976 <HAL_DMA_Init+0x13a>
    __HAL_UNLOCK(hdma);
 8000858:	2300      	movs	r3, #0
 800085a:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
    hdma->State = HAL_DMA_STATE_BUSY;
 800085e:	2302      	movs	r3, #2
 8000860:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
    __HAL_DMA_DISABLE(hdma);
 8000864:	680b      	ldr	r3, [r1, #0]
 8000866:	f023 0301 	bic.w	r3, r3, #1
 800086a:	600b      	str	r3, [r1, #0]
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != RESET)
 800086c:	6821      	ldr	r1, [r4, #0]
 800086e:	680b      	ldr	r3, [r1, #0]
 8000870:	07d8      	lsls	r0, r3, #31
 8000872:	d456      	bmi.n	8000922 <HAL_DMA_Init+0xe6>
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 8000874:	680b      	ldr	r3, [r1, #0]
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8000876:	4d5e      	ldr	r5, [pc, #376]	; (80009f0 <HAL_DMA_Init+0x1b4>)
    registerValue |=  hdma->Init.Direction           |
 8000878:	68a2      	ldr	r2, [r4, #8]
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800087a:	401d      	ands	r5, r3
    registerValue |=  hdma->Init.Direction           |
 800087c:	68e3      	ldr	r3, [r4, #12]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800087e:	69a0      	ldr	r0, [r4, #24]
    registerValue |=  hdma->Init.Direction           |
 8000880:	4313      	orrs	r3, r2
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000882:	6922      	ldr	r2, [r4, #16]
 8000884:	4313      	orrs	r3, r2
 8000886:	6962      	ldr	r2, [r4, #20]
 8000888:	4313      	orrs	r3, r2
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800088a:	69e2      	ldr	r2, [r4, #28]
 800088c:	4303      	orrs	r3, r0
 800088e:	4313      	orrs	r3, r2
            hdma->Init.Mode                | hdma->Init.Priority;
 8000890:	6a22      	ldr	r2, [r4, #32]
 8000892:	4313      	orrs	r3, r2
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8000894:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8000896:	2a04      	cmp	r2, #4
    registerValue |=  hdma->Init.Direction           |
 8000898:	ea43 0305 	orr.w	r3, r3, r5
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800089c:	bf01      	itttt	eq
 800089e:	6b26      	ldreq	r6, [r4, #48]	; 0x30
 80008a0:	6ae5      	ldreq	r5, [r4, #44]	; 0x2c
 80008a2:	4335      	orreq	r5, r6
 80008a4:	432b      	orreq	r3, r5
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80008a6:	2a04      	cmp	r2, #4
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 80008a8:	600b      	str	r3, [r1, #0]
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 80008aa:	694b      	ldr	r3, [r1, #20]
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80008ac:	f023 0307 	bic.w	r3, r3, #7
    registerValue |= hdma->Init.FIFOMode;
 80008b0:	ea43 0302 	orr.w	r3, r3, r2
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80008b4:	d10c      	bne.n	80008d0 <HAL_DMA_Init+0x94>
      registerValue |= hdma->Init.FIFOThreshold;
 80008b6:	6aa2      	ldr	r2, [r4, #40]	; 0x28
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80008b8:	6ae5      	ldr	r5, [r4, #44]	; 0x2c
      registerValue |= hdma->Init.FIFOThreshold;
 80008ba:	4313      	orrs	r3, r2
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80008bc:	b145      	cbz	r5, 80008d0 <HAL_DMA_Init+0x94>
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80008be:	2800      	cmp	r0, #0
 80008c0:	d13b      	bne.n	800093a <HAL_DMA_Init+0xfe>
    switch (hdma->Init.FIFOThreshold)
 80008c2:	2a01      	cmp	r2, #1
 80008c4:	d04a      	beq.n	800095c <HAL_DMA_Init+0x120>
 80008c6:	d301      	bcc.n	80008cc <HAL_DMA_Init+0x90>
 80008c8:	2a02      	cmp	r2, #2
    switch (hdma->Init.FIFOThreshold)
 80008ca:	d101      	bne.n	80008d0 <HAL_DMA_Init+0x94>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80008cc:	01ea      	lsls	r2, r5, #7
 80008ce:	d448      	bmi.n	8000962 <HAL_DMA_Init+0x126>
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 80008d0:	614b      	str	r3, [r1, #20]
    regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80008d2:	4620      	mov	r0, r4
 80008d4:	f7ff ff48 	bl	8000768 <DMA_CalcBaseAndBitshift>
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80008d8:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 80008da:	233f      	movs	r3, #63	; 0x3f
 80008dc:	4093      	lsls	r3, r2
 80008de:	6083      	str	r3, [r0, #8]
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80008e0:	4620      	mov	r0, r4
 80008e2:	2500      	movs	r5, #0
 80008e4:	f7ff ff56 	bl	8000794 <DMA_CalcDMAMUXChannelBaseAndMask>
  if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80008e8:	68a3      	ldr	r3, [r4, #8]
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80008ea:	6e22      	ldr	r2, [r4, #96]	; 0x60
  if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80008ec:	2b80      	cmp	r3, #128	; 0x80
     hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80008ee:	bf04      	itt	eq
 80008f0:	2300      	moveq	r3, #0
 80008f2:	6063      	streq	r3, [r4, #4]
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80008f4:	6863      	ldr	r3, [r4, #4]
 80008f6:	b2d9      	uxtb	r1, r3
  if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 80008f8:	3b01      	subs	r3, #1
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80008fa:	6011      	str	r1, [r2, #0]
  if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 80008fc:	2b07      	cmp	r3, #7
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80008fe:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8000900:	6ea1      	ldr	r1, [r4, #104]	; 0x68
 8000902:	6051      	str	r1, [r2, #4]
  if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 8000904:	d86e      	bhi.n	80009e4 <HAL_DMA_Init+0x1a8>
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8000906:	4620      	mov	r0, r4
 8000908:	f7ff ff74 	bl	80007f4 <DMA_CalcDMAMUXRequestGenBaseAndMask>
     hdma->DMAmuxRequestGen->RGCR = 0U;
 800090c:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800090e:	6f62      	ldr	r2, [r4, #116]	; 0x74
     hdma->DMAmuxRequestGen->RGCR = 0U;
 8000910:	601d      	str	r5, [r3, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8000912:	6f23      	ldr	r3, [r4, #112]	; 0x70
 8000914:	605a      	str	r2, [r3, #4]
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000916:	2000      	movs	r0, #0
  hdma->State = HAL_DMA_STATE_READY;
 8000918:	2301      	movs	r3, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800091a:	6560      	str	r0, [r4, #84]	; 0x54
  hdma->State = HAL_DMA_STATE_READY;
 800091c:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
  return HAL_OK;
 8000920:	bd70      	pop	{r4, r5, r6, pc}
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8000922:	f7ff fead 	bl	8000680 <HAL_GetTick>
 8000926:	1b40      	subs	r0, r0, r5
 8000928:	2805      	cmp	r0, #5
 800092a:	d99f      	bls.n	800086c <HAL_DMA_Init+0x30>
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800092c:	2320      	movs	r3, #32
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800092e:	6563      	str	r3, [r4, #84]	; 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 8000930:	2303      	movs	r3, #3
 8000932:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
    return HAL_ERROR;
 8000936:	2001      	movs	r0, #1
 8000938:	bd70      	pop	{r4, r5, r6, pc}
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800093a:	f5b0 5f00 	cmp.w	r0, #8192	; 0x2000
 800093e:	d116      	bne.n	800096e <HAL_DMA_Init+0x132>
    switch (hdma->Init.FIFOThreshold)
 8000940:	2a03      	cmp	r2, #3
 8000942:	d8c5      	bhi.n	80008d0 <HAL_DMA_Init+0x94>
 8000944:	a001      	add	r0, pc, #4	; (adr r0, 800094c <HAL_DMA_Init+0x110>)
 8000946:	f850 f022 	ldr.w	pc, [r0, r2, lsl #2]
 800094a:	bf00      	nop
 800094c:	08000963 	.word	0x08000963
 8000950:	080008cd 	.word	0x080008cd
 8000954:	08000963 	.word	0x08000963
 8000958:	0800095d 	.word	0x0800095d
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800095c:	f1b5 7fc0 	cmp.w	r5, #25165824	; 0x1800000
 8000960:	d1b6      	bne.n	80008d0 <HAL_DMA_Init+0x94>
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8000962:	2340      	movs	r3, #64	; 0x40
          hdma->State = HAL_DMA_STATE_READY;
 8000964:	2001      	movs	r0, #1
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8000966:	6563      	str	r3, [r4, #84]	; 0x54
          hdma->State = HAL_DMA_STATE_READY;
 8000968:	f884 0035 	strb.w	r0, [r4, #53]	; 0x35
}
 800096c:	bd70      	pop	{r4, r5, r6, pc}
    switch (hdma->Init.FIFOThreshold)
 800096e:	2a02      	cmp	r2, #2
 8000970:	d9f7      	bls.n	8000962 <HAL_DMA_Init+0x126>
 8000972:	2a03      	cmp	r2, #3
 8000974:	e7a9      	b.n	80008ca <HAL_DMA_Init+0x8e>
  else if(IS_D3_DMA_INSTANCE(hdma) != RESET) /*<BDMA channel , D3 domain*/
 8000976:	4a1f      	ldr	r2, [pc, #124]	; (80009f4 <HAL_DMA_Init+0x1b8>)
 8000978:	440a      	add	r2, r1
 800097a:	2a8c      	cmp	r2, #140	; 0x8c
 800097c:	d830      	bhi.n	80009e0 <HAL_DMA_Init+0x1a4>
    __HAL_UNLOCK(hdma);
 800097e:	2300      	movs	r3, #0
 8000980:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
    hdma->State = HAL_DMA_STATE_BUSY;
 8000984:	2302      	movs	r3, #2
 8000986:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
    registerValue |=  D2_TO_D3_DMA_DIRECTION(hdma->Init.Direction)            |
 800098a:	68a3      	ldr	r3, [r4, #8]
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 800098c:	6808      	ldr	r0, [r1, #0]
    registerValue |=  D2_TO_D3_DMA_DIRECTION(hdma->Init.Direction)            |
 800098e:	2b40      	cmp	r3, #64	; 0x40
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE  | BDMA_CCR_PSIZE  | \
 8000990:	f420 40ff 	bic.w	r0, r0, #32640	; 0x7f80
 8000994:	f020 0070 	bic.w	r0, r0, #112	; 0x70
    registerValue |=  D2_TO_D3_DMA_DIRECTION(hdma->Init.Direction)            |
 8000998:	d020      	beq.n	80009dc <HAL_DMA_Init+0x1a0>
 800099a:	2b80      	cmp	r3, #128	; 0x80
 800099c:	bf0c      	ite	eq
 800099e:	f44f 4580 	moveq.w	r5, #16384	; 0x4000
 80009a2:	2500      	movne	r5, #0
                      D2_TO_D3_DMA_MEMORY_INC(hdma->Init.MemInc)              |
 80009a4:	6923      	ldr	r3, [r4, #16]
                      D2_TO_D3_DMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 80009a6:	68e6      	ldr	r6, [r4, #12]
                      D2_TO_D3_DMA_MEMORY_INC(hdma->Init.MemInc)              |
 80009a8:	08db      	lsrs	r3, r3, #3
 80009aa:	ea43 03d6 	orr.w	r3, r3, r6, lsr #3
                      D2_TO_D3_DMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 80009ae:	6966      	ldr	r6, [r4, #20]
 80009b0:	ea43 03d6 	orr.w	r3, r3, r6, lsr #3
                      D2_TO_D3_DMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 80009b4:	69a6      	ldr	r6, [r4, #24]
 80009b6:	ea43 03d6 	orr.w	r3, r3, r6, lsr #3
                      D2_TO_D3_DMA_PRIORITY(hdma->Init.Priority);
 80009ba:	6a26      	ldr	r6, [r4, #32]
 80009bc:	ea43 1316 	orr.w	r3, r3, r6, lsr #4
 80009c0:	4303      	orrs	r3, r0
                      D2_TO_D3_DMA_MODE(hdma->Init.Mode)                      |
 80009c2:	69e0      	ldr	r0, [r4, #28]
 80009c4:	08c0      	lsrs	r0, r0, #3
 80009c6:	f000 0020 	and.w	r0, r0, #32
 80009ca:	4303      	orrs	r3, r0
    registerValue |=  D2_TO_D3_DMA_DIRECTION(hdma->Init.Direction)            |
 80009cc:	432b      	orrs	r3, r5
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 80009ce:	600b      	str	r3, [r1, #0]
    hdma->StreamIndex = (((uint32_t)hdma->Instance - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 80009d0:	2314      	movs	r3, #20
 80009d2:	fbb2 f2f3 	udiv	r2, r2, r3
 80009d6:	0092      	lsls	r2, r2, #2
 80009d8:	65e2      	str	r2, [r4, #92]	; 0x5c
 80009da:	e781      	b.n	80008e0 <HAL_DMA_Init+0xa4>
    registerValue |=  D2_TO_D3_DMA_DIRECTION(hdma->Init.Direction)            |
 80009dc:	2510      	movs	r5, #16
 80009de:	e7e1      	b.n	80009a4 <HAL_DMA_Init+0x168>
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80009e0:	2340      	movs	r3, #64	; 0x40
 80009e2:	e7a4      	b.n	800092e <HAL_DMA_Init+0xf2>
    hdma->DMAmuxRequestGen = 0U;
 80009e4:	66e5      	str	r5, [r4, #108]	; 0x6c
    hdma->DMAmuxRequestGenStatus = 0U;
 80009e6:	6725      	str	r5, [r4, #112]	; 0x70
    hdma->DMAmuxRequestGenStatusMask = 0U;
 80009e8:	6765      	str	r5, [r4, #116]	; 0x74
 80009ea:	e794      	b.n	8000916 <HAL_DMA_Init+0xda>
 80009ec:	bffdfff0 	.word	0xbffdfff0
 80009f0:	fe10803f 	.word	0xfe10803f
 80009f4:	a7fdabf8 	.word	0xa7fdabf8

080009f8 <HAL_DMA_Abort_IT>:
{
 80009f8:	b510      	push	{r4, lr}
  if(hdma == NULL)
 80009fa:	b128      	cbz	r0, 8000a08 <HAL_DMA_Abort_IT+0x10>
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80009fc:	f890 3035 	ldrb.w	r3, [r0, #53]	; 0x35
 8000a00:	2b02      	cmp	r3, #2
 8000a02:	d003      	beq.n	8000a0c <HAL_DMA_Abort_IT+0x14>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000a04:	2380      	movs	r3, #128	; 0x80
 8000a06:	6543      	str	r3, [r0, #84]	; 0x54
    return HAL_ERROR;
 8000a08:	2001      	movs	r0, #1
 8000a0a:	bd10      	pop	{r4, pc}
    if(IS_D2_DMA_INSTANCE(hdma) != RESET) /* D2 Domain DMA : DMA1 or DMA2*/
 8000a0c:	6803      	ldr	r3, [r0, #0]
 8000a0e:	4a1b      	ldr	r2, [pc, #108]	; (8000a7c <HAL_DMA_Abort_IT+0x84>)
 8000a10:	441a      	add	r2, r3
 8000a12:	f5b2 6f95 	cmp.w	r2, #1192	; 0x4a8
 8000a16:	d808      	bhi.n	8000a2a <HAL_DMA_Abort_IT+0x32>
      hdma->State = HAL_DMA_STATE_ABORT;
 8000a18:	2204      	movs	r2, #4
 8000a1a:	f880 2035 	strb.w	r2, [r0, #53]	; 0x35
      __HAL_DMA_DISABLE(hdma);
 8000a1e:	681a      	ldr	r2, [r3, #0]
 8000a20:	f022 0201 	bic.w	r2, r2, #1
 8000a24:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8000a26:	2000      	movs	r0, #0
 8000a28:	bd10      	pop	{r4, pc}
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8000a2a:	681a      	ldr	r2, [r3, #0]
 8000a2c:	f022 020e 	bic.w	r2, r2, #14
 8000a30:	601a      	str	r2, [r3, #0]
      __HAL_DMA_DISABLE(hdma);
 8000a32:	681a      	ldr	r2, [r3, #0]
 8000a34:	f022 0201 	bic.w	r2, r2, #1
 8000a38:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8000a3a:	6e02      	ldr	r2, [r0, #96]	; 0x60
 8000a3c:	6813      	ldr	r3, [r2, #0]
 8000a3e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000a42:	6013      	str	r3, [r2, #0]
      BDMA->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex));
 8000a44:	2301      	movs	r3, #1
 8000a46:	6dc2      	ldr	r2, [r0, #92]	; 0x5c
 8000a48:	4093      	lsls	r3, r2
 8000a4a:	4a0d      	ldr	r2, [pc, #52]	; (8000a80 <HAL_DMA_Abort_IT+0x88>)
 8000a4c:	6053      	str	r3, [r2, #4]
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8000a4e:	6e43      	ldr	r3, [r0, #100]	; 0x64
 8000a50:	6e82      	ldr	r2, [r0, #104]	; 0x68
 8000a52:	605a      	str	r2, [r3, #4]
      if(hdma->DMAmuxRequestGen != 0U)
 8000a54:	6ec3      	ldr	r3, [r0, #108]	; 0x6c
 8000a56:	b133      	cbz	r3, 8000a66 <HAL_DMA_Abort_IT+0x6e>
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8000a58:	681a      	ldr	r2, [r3, #0]
 8000a5a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8000a5e:	601a      	str	r2, [r3, #0]
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8000a60:	6f03      	ldr	r3, [r0, #112]	; 0x70
 8000a62:	6f42      	ldr	r2, [r0, #116]	; 0x74
 8000a64:	605a      	str	r2, [r3, #4]
      hdma->State = HAL_DMA_STATE_READY;
 8000a66:	2301      	movs	r3, #1
      __HAL_UNLOCK(hdma);
 8000a68:	2400      	movs	r4, #0
      hdma->State = HAL_DMA_STATE_READY;
 8000a6a:	f880 3035 	strb.w	r3, [r0, #53]	; 0x35
      if(hdma->XferAbortCallback != NULL)
 8000a6e:	6d03      	ldr	r3, [r0, #80]	; 0x50
      __HAL_UNLOCK(hdma);
 8000a70:	f880 4034 	strb.w	r4, [r0, #52]	; 0x34
      if(hdma->XferAbortCallback != NULL)
 8000a74:	2b00      	cmp	r3, #0
 8000a76:	d0d6      	beq.n	8000a26 <HAL_DMA_Abort_IT+0x2e>
        hdma->XferAbortCallback(hdma);
 8000a78:	4798      	blx	r3
 8000a7a:	e7d4      	b.n	8000a26 <HAL_DMA_Abort_IT+0x2e>
 8000a7c:	bffdfff0 	.word	0xbffdfff0
 8000a80:	58025400 	.word	0x58025400

08000a84 <HAL_DMA_IRQHandler>:
  __IO uint32_t count = 0U;
 8000a84:	2300      	movs	r3, #0
{
 8000a86:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  if(IS_D2_DMA_INSTANCE(hdma) != RESET)  /*D2 domain DMA : DMA1 or DMA2*/
 8000a8a:	4d92      	ldr	r5, [pc, #584]	; (8000cd4 <HAL_DMA_IRQHandler+0x250>)
{
 8000a8c:	4604      	mov	r4, r0
  __IO uint32_t count = 0U;
 8000a8e:	9301      	str	r3, [sp, #4]
  if(IS_D2_DMA_INSTANCE(hdma) != RESET)  /*D2 domain DMA : DMA1 or DMA2*/
 8000a90:	6803      	ldr	r3, [r0, #0]
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8000a92:	6d86      	ldr	r6, [r0, #88]	; 0x58
  if(IS_D2_DMA_INSTANCE(hdma) != RESET)  /*D2 domain DMA : DMA1 or DMA2*/
 8000a94:	195a      	adds	r2, r3, r5
  tmpisr = regs->ISR;
 8000a96:	f8d6 8000 	ldr.w	r8, [r6]
  if(IS_D2_DMA_INSTANCE(hdma) != RESET)  /*D2 domain DMA : DMA1 or DMA2*/
 8000a9a:	f5b2 6f95 	cmp.w	r2, #1192	; 0x4a8
 8000a9e:	f200 80c0 	bhi.w	8000c22 <HAL_DMA_IRQHandler+0x19e>
  uint32_t timeout = SystemCoreClock / 9600U;
 8000aa2:	4a8d      	ldr	r2, [pc, #564]	; (8000cd8 <HAL_DMA_IRQHandler+0x254>)
    if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8000aa4:	6dc1      	ldr	r1, [r0, #92]	; 0x5c
  uint32_t timeout = SystemCoreClock / 9600U;
 8000aa6:	6817      	ldr	r7, [r2, #0]
    if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8000aa8:	2208      	movs	r2, #8
 8000aaa:	408a      	lsls	r2, r1
 8000aac:	ea18 0f02 	tst.w	r8, r2
 8000ab0:	d00b      	beq.n	8000aca <HAL_DMA_IRQHandler+0x46>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8000ab2:	6818      	ldr	r0, [r3, #0]
 8000ab4:	0740      	lsls	r0, r0, #29
 8000ab6:	d508      	bpl.n	8000aca <HAL_DMA_IRQHandler+0x46>
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 8000ab8:	6818      	ldr	r0, [r3, #0]
 8000aba:	f020 0004 	bic.w	r0, r0, #4
 8000abe:	6018      	str	r0, [r3, #0]
        regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8000ac0:	60b2      	str	r2, [r6, #8]
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8000ac2:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8000ac4:	f042 0201 	orr.w	r2, r2, #1
 8000ac8:	6562      	str	r2, [r4, #84]	; 0x54
    if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8000aca:	4a84      	ldr	r2, [pc, #528]	; (8000cdc <HAL_DMA_IRQHandler+0x258>)
 8000acc:	408a      	lsls	r2, r1
 8000ace:	ea18 0f02 	tst.w	r8, r2
 8000ad2:	d007      	beq.n	8000ae4 <HAL_DMA_IRQHandler+0x60>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8000ad4:	6958      	ldr	r0, [r3, #20]
 8000ad6:	0600      	lsls	r0, r0, #24
 8000ad8:	d504      	bpl.n	8000ae4 <HAL_DMA_IRQHandler+0x60>
        regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8000ada:	60b2      	str	r2, [r6, #8]
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8000adc:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8000ade:	f042 0202 	orr.w	r2, r2, #2
 8000ae2:	6562      	str	r2, [r4, #84]	; 0x54
    if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8000ae4:	4a7e      	ldr	r2, [pc, #504]	; (8000ce0 <HAL_DMA_IRQHandler+0x25c>)
 8000ae6:	408a      	lsls	r2, r1
 8000ae8:	ea18 0f02 	tst.w	r8, r2
 8000aec:	d007      	beq.n	8000afe <HAL_DMA_IRQHandler+0x7a>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8000aee:	6818      	ldr	r0, [r3, #0]
 8000af0:	0780      	lsls	r0, r0, #30
 8000af2:	d504      	bpl.n	8000afe <HAL_DMA_IRQHandler+0x7a>
        regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8000af4:	60b2      	str	r2, [r6, #8]
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8000af6:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8000af8:	f042 0204 	orr.w	r2, r2, #4
 8000afc:	6562      	str	r2, [r4, #84]	; 0x54
    if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8000afe:	2210      	movs	r2, #16
 8000b00:	408a      	lsls	r2, r1
 8000b02:	ea18 0f02 	tst.w	r8, r2
 8000b06:	d00f      	beq.n	8000b28 <HAL_DMA_IRQHandler+0xa4>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8000b08:	6819      	ldr	r1, [r3, #0]
 8000b0a:	0709      	lsls	r1, r1, #28
 8000b0c:	d50c      	bpl.n	8000b28 <HAL_DMA_IRQHandler+0xa4>
        regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8000b0e:	60b2      	str	r2, [r6, #8]
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8000b10:	681a      	ldr	r2, [r3, #0]
 8000b12:	0350      	lsls	r0, r2, #13
 8000b14:	d53f      	bpl.n	8000b96 <HAL_DMA_IRQHandler+0x112>
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == RESET)
 8000b16:	681b      	ldr	r3, [r3, #0]
 8000b18:	0319      	lsls	r1, r3, #12
 8000b1a:	d401      	bmi.n	8000b20 <HAL_DMA_IRQHandler+0x9c>
          if(hdma->XferHalfCpltCallback != NULL)
 8000b1c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8000b1e:	e000      	b.n	8000b22 <HAL_DMA_IRQHandler+0x9e>
            if(hdma->XferM1HalfCpltCallback != NULL)
 8000b20:	6ca3      	ldr	r3, [r4, #72]	; 0x48
          if(hdma->XferHalfCpltCallback != NULL)
 8000b22:	b10b      	cbz	r3, 8000b28 <HAL_DMA_IRQHandler+0xa4>
            hdma->XferHalfCpltCallback(hdma);
 8000b24:	4620      	mov	r0, r4
 8000b26:	4798      	blx	r3
    if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8000b28:	6de0      	ldr	r0, [r4, #92]	; 0x5c
 8000b2a:	2120      	movs	r1, #32
 8000b2c:	4081      	lsls	r1, r0
 8000b2e:	ea18 0f01 	tst.w	r8, r1
 8000b32:	d041      	beq.n	8000bb8 <HAL_DMA_IRQHandler+0x134>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8000b34:	6823      	ldr	r3, [r4, #0]
 8000b36:	195a      	adds	r2, r3, r5
 8000b38:	f5b2 6f95 	cmp.w	r2, #1192	; 0x4a8
 8000b3c:	681a      	ldr	r2, [r3, #0]
 8000b3e:	bf94      	ite	ls
 8000b40:	f3c2 1200 	ubfxls	r2, r2, #4, #1
 8000b44:	f3c2 0240 	ubfxhi	r2, r2, #1, #1
 8000b48:	2a00      	cmp	r2, #0
 8000b4a:	d035      	beq.n	8000bb8 <HAL_DMA_IRQHandler+0x134>
        regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8000b4c:	60b1      	str	r1, [r6, #8]
        if(HAL_DMA_STATE_ABORT == hdma->State)
 8000b4e:	f894 2035 	ldrb.w	r2, [r4, #53]	; 0x35
 8000b52:	2a04      	cmp	r2, #4
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8000b54:	681a      	ldr	r2, [r3, #0]
        if(HAL_DMA_STATE_ABORT == hdma->State)
 8000b56:	d126      	bne.n	8000ba6 <HAL_DMA_IRQHandler+0x122>
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8000b58:	f022 0216 	bic.w	r2, r2, #22
 8000b5c:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8000b5e:	695a      	ldr	r2, [r3, #20]
 8000b60:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8000b64:	615a      	str	r2, [r3, #20]
          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8000b66:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8000b68:	b90a      	cbnz	r2, 8000b6e <HAL_DMA_IRQHandler+0xea>
 8000b6a:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 8000b6c:	b11a      	cbz	r2, 8000b76 <HAL_DMA_IRQHandler+0xf2>
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8000b6e:	681a      	ldr	r2, [r3, #0]
 8000b70:	f022 0208 	bic.w	r2, r2, #8
 8000b74:	601a      	str	r2, [r3, #0]
          regs->IFCR = 0x3FU << hdma->StreamIndex;
 8000b76:	233f      	movs	r3, #63	; 0x3f
 8000b78:	4083      	lsls	r3, r0
 8000b7a:	60b3      	str	r3, [r6, #8]
          __HAL_UNLOCK(hdma);
 8000b7c:	2300      	movs	r3, #0
 8000b7e:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
          hdma->State = HAL_DMA_STATE_READY;
 8000b82:	2301      	movs	r3, #1
 8000b84:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
          if(hdma->XferAbortCallback != NULL)
 8000b88:	6d23      	ldr	r3, [r4, #80]	; 0x50
      if (hdma->XferErrorCallback != NULL)
 8000b8a:	b10b      	cbz	r3, 8000b90 <HAL_DMA_IRQHandler+0x10c>
        hdma->XferErrorCallback(hdma);
 8000b8c:	4620      	mov	r0, r4
 8000b8e:	4798      	blx	r3
}
 8000b90:	b002      	add	sp, #8
 8000b92:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == RESET)
 8000b96:	681a      	ldr	r2, [r3, #0]
 8000b98:	05d2      	lsls	r2, r2, #23
 8000b9a:	d4bf      	bmi.n	8000b1c <HAL_DMA_IRQHandler+0x98>
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8000b9c:	681a      	ldr	r2, [r3, #0]
 8000b9e:	f022 0208 	bic.w	r2, r2, #8
 8000ba2:	601a      	str	r2, [r3, #0]
 8000ba4:	e7ba      	b.n	8000b1c <HAL_DMA_IRQHandler+0x98>
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8000ba6:	0356      	lsls	r6, r2, #13
 8000ba8:	d52c      	bpl.n	8000c04 <HAL_DMA_IRQHandler+0x180>
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == RESET)
 8000baa:	681b      	ldr	r3, [r3, #0]
 8000bac:	0318      	lsls	r0, r3, #12
 8000bae:	d436      	bmi.n	8000c1e <HAL_DMA_IRQHandler+0x19a>
            if(hdma->XferM1CpltCallback != NULL)
 8000bb0:	6c63      	ldr	r3, [r4, #68]	; 0x44
          if(hdma->XferCpltCallback != NULL)
 8000bb2:	b10b      	cbz	r3, 8000bb8 <HAL_DMA_IRQHandler+0x134>
            hdma->XferCpltCallback(hdma);
 8000bb4:	4620      	mov	r0, r4
 8000bb6:	4798      	blx	r3
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8000bb8:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8000bba:	2b00      	cmp	r3, #0
 8000bbc:	d0e8      	beq.n	8000b90 <HAL_DMA_IRQHandler+0x10c>
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8000bbe:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8000bc0:	07d9      	lsls	r1, r3, #31
 8000bc2:	d51d      	bpl.n	8000c00 <HAL_DMA_IRQHandler+0x17c>
        hdma->State = HAL_DMA_STATE_ABORT;
 8000bc4:	2304      	movs	r3, #4
 8000bc6:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
        __HAL_DMA_DISABLE(hdma);
 8000bca:	6823      	ldr	r3, [r4, #0]
 8000bcc:	681a      	ldr	r2, [r3, #0]
 8000bce:	f022 0201 	bic.w	r2, r2, #1
 8000bd2:	601a      	str	r2, [r3, #0]
  uint32_t timeout = SystemCoreClock / 9600U;
 8000bd4:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8000bd8:	fbb7 f7f2 	udiv	r7, r7, r2
          if (++count > timeout)
 8000bdc:	9a01      	ldr	r2, [sp, #4]
 8000bde:	3201      	adds	r2, #1
 8000be0:	4297      	cmp	r7, r2
 8000be2:	9201      	str	r2, [sp, #4]
 8000be4:	d302      	bcc.n	8000bec <HAL_DMA_IRQHandler+0x168>
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != RESET);
 8000be6:	681a      	ldr	r2, [r3, #0]
 8000be8:	07d2      	lsls	r2, r2, #31
 8000bea:	d4f7      	bmi.n	8000bdc <HAL_DMA_IRQHandler+0x158>
        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != RESET)
 8000bec:	681b      	ldr	r3, [r3, #0]
        __HAL_UNLOCK(hdma);
 8000bee:	2200      	movs	r2, #0
        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != RESET)
 8000bf0:	07de      	lsls	r6, r3, #31
        __HAL_UNLOCK(hdma);
 8000bf2:	f884 2034 	strb.w	r2, [r4, #52]	; 0x34
          hdma->State = HAL_DMA_STATE_ERROR;
 8000bf6:	bf4c      	ite	mi
 8000bf8:	2303      	movmi	r3, #3
          hdma->State = HAL_DMA_STATE_READY;
 8000bfa:	2301      	movpl	r3, #1
 8000bfc:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
      if (hdma->XferErrorCallback != NULL)
 8000c00:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8000c02:	e7c2      	b.n	8000b8a <HAL_DMA_IRQHandler+0x106>
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == RESET)
 8000c04:	681a      	ldr	r2, [r3, #0]
 8000c06:	f412 7280 	ands.w	r2, r2, #256	; 0x100
 8000c0a:	d108      	bne.n	8000c1e <HAL_DMA_IRQHandler+0x19a>
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 8000c0c:	6819      	ldr	r1, [r3, #0]
 8000c0e:	f021 0110 	bic.w	r1, r1, #16
 8000c12:	6019      	str	r1, [r3, #0]
            hdma->State = HAL_DMA_STATE_READY;
 8000c14:	2301      	movs	r3, #1
            __HAL_UNLOCK(hdma);
 8000c16:	f884 2034 	strb.w	r2, [r4, #52]	; 0x34
            hdma->State = HAL_DMA_STATE_READY;
 8000c1a:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
          if(hdma->XferCpltCallback != NULL)
 8000c1e:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8000c20:	e7c7      	b.n	8000bb2 <HAL_DMA_IRQHandler+0x12e>
  else if(IS_D3_DMA_INSTANCE(hdma) != RESET)  /*D3 domain BDMA */
 8000c22:	4a30      	ldr	r2, [pc, #192]	; (8000ce4 <HAL_DMA_IRQHandler+0x260>)
 8000c24:	441a      	add	r2, r3
 8000c26:	2a8c      	cmp	r2, #140	; 0x8c
 8000c28:	d8b2      	bhi.n	8000b90 <HAL_DMA_IRQHandler+0x10c>
    if ((RESET != (BDMA->ISR & (BDMA_FLAG_HT0 << hdma->StreamIndex))) && (RESET != ((*ccr_reg) & BDMA_CCR_HTIE)))
 8000c2a:	4a2f      	ldr	r2, [pc, #188]	; (8000ce8 <HAL_DMA_IRQHandler+0x264>)
 8000c2c:	2104      	movs	r1, #4
 8000c2e:	6dc0      	ldr	r0, [r0, #92]	; 0x5c
 8000c30:	6815      	ldr	r5, [r2, #0]
 8000c32:	4081      	lsls	r1, r0
 8000c34:	4229      	tst	r1, r5
 8000c36:	d012      	beq.n	8000c5e <HAL_DMA_IRQHandler+0x1da>
 8000c38:	6819      	ldr	r1, [r3, #0]
 8000c3a:	074d      	lsls	r5, r1, #29
 8000c3c:	d50f      	bpl.n	8000c5e <HAL_DMA_IRQHandler+0x1da>
        if(((*ccr_reg) & BDMA_CCR_CIRC) == 0U)
 8000c3e:	681a      	ldr	r2, [r3, #0]
 8000c40:	0690      	lsls	r0, r2, #26
 8000c42:	d403      	bmi.n	8000c4c <HAL_DMA_IRQHandler+0x1c8>
          (*ccr_reg) &= ~BDMA_CCR_HTIE;
 8000c44:	681a      	ldr	r2, [r3, #0]
 8000c46:	f022 0204 	bic.w	r2, r2, #4
 8000c4a:	601a      	str	r2, [r3, #0]
        BDMA->IFCR  |= (BDMA_ISR_HTIF0 << hdma->StreamIndex);
 8000c4c:	4a26      	ldr	r2, [pc, #152]	; (8000ce8 <HAL_DMA_IRQHandler+0x264>)
 8000c4e:	2304      	movs	r3, #4
 8000c50:	6de0      	ldr	r0, [r4, #92]	; 0x5c
 8000c52:	6851      	ldr	r1, [r2, #4]
 8000c54:	4083      	lsls	r3, r0
 8000c56:	430b      	orrs	r3, r1
 8000c58:	6053      	str	r3, [r2, #4]
       if(hdma->XferHalfCpltCallback != NULL)
 8000c5a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8000c5c:	e795      	b.n	8000b8a <HAL_DMA_IRQHandler+0x106>
    else if ((RESET != (BDMA->ISR & (BDMA_FLAG_TC0 << hdma->StreamIndex))) && (RESET != ((*ccr_reg) & BDMA_CCR_TCIE)))
 8000c5e:	6811      	ldr	r1, [r2, #0]
 8000c60:	2202      	movs	r2, #2
 8000c62:	4082      	lsls	r2, r0
 8000c64:	420a      	tst	r2, r1
 8000c66:	d018      	beq.n	8000c9a <HAL_DMA_IRQHandler+0x216>
 8000c68:	681a      	ldr	r2, [r3, #0]
 8000c6a:	0791      	lsls	r1, r2, #30
 8000c6c:	d515      	bpl.n	8000c9a <HAL_DMA_IRQHandler+0x216>
      if(((*ccr_reg) & BDMA_CCR_CIRC) == 0U)
 8000c6e:	681a      	ldr	r2, [r3, #0]
 8000c70:	f012 0220 	ands.w	r2, r2, #32
 8000c74:	d108      	bne.n	8000c88 <HAL_DMA_IRQHandler+0x204>
        (*ccr_reg) &= ~(BDMA_CCR_TEIE | BDMA_CCR_TCIE);
 8000c76:	6819      	ldr	r1, [r3, #0]
 8000c78:	f021 010a 	bic.w	r1, r1, #10
 8000c7c:	6019      	str	r1, [r3, #0]
        hdma->State = HAL_DMA_STATE_READY;
 8000c7e:	2301      	movs	r3, #1
      __HAL_UNLOCK(hdma);
 8000c80:	f884 2034 	strb.w	r2, [r4, #52]	; 0x34
        hdma->State = HAL_DMA_STATE_READY;
 8000c84:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
      BDMA->IFCR |= (BDMA_ISR_TCIF0 << hdma->StreamIndex);
 8000c88:	4a17      	ldr	r2, [pc, #92]	; (8000ce8 <HAL_DMA_IRQHandler+0x264>)
 8000c8a:	2302      	movs	r3, #2
 8000c8c:	6de0      	ldr	r0, [r4, #92]	; 0x5c
 8000c8e:	6851      	ldr	r1, [r2, #4]
 8000c90:	4083      	lsls	r3, r0
 8000c92:	430b      	orrs	r3, r1
 8000c94:	6053      	str	r3, [r2, #4]
      if(hdma->XferCpltCallback != NULL)
 8000c96:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8000c98:	e777      	b.n	8000b8a <HAL_DMA_IRQHandler+0x106>
    else if (( RESET != (BDMA->ISR & (BDMA_FLAG_TE0 << hdma->StreamIndex))) && (RESET != ((*ccr_reg) & BDMA_CCR_TEIE)))
 8000c9a:	4913      	ldr	r1, [pc, #76]	; (8000ce8 <HAL_DMA_IRQHandler+0x264>)
 8000c9c:	2208      	movs	r2, #8
 8000c9e:	680d      	ldr	r5, [r1, #0]
 8000ca0:	4082      	lsls	r2, r0
 8000ca2:	422a      	tst	r2, r5
 8000ca4:	f43f af74 	beq.w	8000b90 <HAL_DMA_IRQHandler+0x10c>
 8000ca8:	681a      	ldr	r2, [r3, #0]
 8000caa:	0712      	lsls	r2, r2, #28
 8000cac:	f57f af70 	bpl.w	8000b90 <HAL_DMA_IRQHandler+0x10c>
      (*ccr_reg) &= ~(BDMA_CCR_TEIE | BDMA_CCR_TCIE | BDMA_CCR_HTIE);
 8000cb0:	681a      	ldr	r2, [r3, #0]
 8000cb2:	f022 020e 	bic.w	r2, r2, #14
 8000cb6:	601a      	str	r2, [r3, #0]
      BDMA->IFCR  |= (BDMA_ISR_GIF0 << hdma->StreamIndex);
 8000cb8:	2201      	movs	r2, #1
 8000cba:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8000cbc:	6848      	ldr	r0, [r1, #4]
 8000cbe:	fa02 f303 	lsl.w	r3, r2, r3
 8000cc2:	4303      	orrs	r3, r0
 8000cc4:	604b      	str	r3, [r1, #4]
      __HAL_UNLOCK(hdma);
 8000cc6:	2300      	movs	r3, #0
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8000cc8:	6562      	str	r2, [r4, #84]	; 0x54
      __HAL_UNLOCK(hdma);
 8000cca:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
      hdma->State = HAL_DMA_STATE_READY;
 8000cce:	f884 2035 	strb.w	r2, [r4, #53]	; 0x35
 8000cd2:	e795      	b.n	8000c00 <HAL_DMA_IRQHandler+0x17c>
 8000cd4:	bffdfff0 	.word	0xbffdfff0
 8000cd8:	20000048 	.word	0x20000048
 8000cdc:	00800001 	.word	0x00800001
 8000ce0:	00800004 	.word	0x00800004
 8000ce4:	a7fdabf8 	.word	0xa7fdabf8
 8000ce8:	58025400 	.word	0x58025400

08000cec <HAL_FDCAN_Init>:
  * @param  hfdcan: pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef* hfdcan)
{
 8000cec:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint32_t tickstart = 0U;

  /* Check FDCAN handle */
  if(hfdcan == NULL)
 8000cf0:	4604      	mov	r4, r0
 8000cf2:	2800      	cmp	r0, #0
 8000cf4:	f000 8192 	beq.w	800101c <HAL_FDCAN_Init+0x330>
  {
     return HAL_ERROR;
  }

  /* Check FDCAN instance */
  if(hfdcan->Instance == FDCAN1)
 8000cf8:	4bcd      	ldr	r3, [pc, #820]	; (8001030 <HAL_FDCAN_Init+0x344>)
 8000cfa:	6802      	ldr	r2, [r0, #0]
 8000cfc:	429a      	cmp	r2, r3
  {
    hfdcan->ttcan = (TTCAN_TypeDef *)((uint32_t)hfdcan->Instance + 0x100);
 8000cfe:	bf04      	itt	eq
 8000d00:	f503 7380 	addeq.w	r3, r3, #256	; 0x100
 8000d04:	6043      	streq	r3, [r0, #4]
  if((hfdcan->Init.TxBuffersNbr + hfdcan->Init.TxFifoQueueElmtsNbr) > 0)
  {
    assert_param(IS_FDCAN_DATA_SIZE(hfdcan->Init.TxElmtSize));
  }

  if(hfdcan->State == HAL_FDCAN_STATE_RESET)
 8000d06:	f890 3094 	ldrb.w	r3, [r0, #148]	; 0x94
 8000d0a:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8000d0e:	b91b      	cbnz	r3, 8000d18 <HAL_FDCAN_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 8000d10:	f880 2095 	strb.w	r2, [r0, #149]	; 0x95

    /* Init the low level hardware */
    HAL_FDCAN_MspInit(hfdcan);
 8000d14:	f004 fe30 	bl	8005978 <HAL_FDCAN_MspInit>
  }

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 8000d18:	6822      	ldr	r2, [r4, #0]
 8000d1a:	6993      	ldr	r3, [r2, #24]
 8000d1c:	f023 0310 	bic.w	r3, r3, #16
 8000d20:	6193      	str	r3, [r2, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000d22:	f7ff fcad 	bl	8000680 <HAL_GetTick>
 8000d26:	4605      	mov	r5, r0

  /* Check Sleep mode acknowledge */
  while((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8000d28:	6823      	ldr	r3, [r4, #0]
 8000d2a:	699a      	ldr	r2, [r3, #24]
 8000d2c:	0711      	lsls	r1, r2, #28
 8000d2e:	f100 8166 	bmi.w	8000ffe <HAL_FDCAN_Init+0x312>
      return HAL_ERROR;
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8000d32:	699a      	ldr	r2, [r3, #24]
 8000d34:	f042 0201 	orr.w	r2, r2, #1
 8000d38:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000d3a:	f7ff fca1 	bl	8000680 <HAL_GetTick>
 8000d3e:	4605      	mov	r5, r0

  /* Wait until the INIT bit into CCCR register is set */
  while((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == RESET)
 8000d40:	6823      	ldr	r3, [r4, #0]
 8000d42:	699a      	ldr	r2, [r3, #24]
 8000d44:	07d2      	lsls	r2, r2, #31
 8000d46:	f140 816c 	bpl.w	8001022 <HAL_FDCAN_Init+0x336>
      return HAL_ERROR;
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8000d4a:	699a      	ldr	r2, [r3, #24]
 8000d4c:	f042 0202 	orr.w	r2, r2, #2
 8000d50:	619a      	str	r2, [r3, #24]

  /* Set the no automatic retransmission */
  if(hfdcan->Init.AutoRetransmission == ENABLE)
 8000d52:	7c22      	ldrb	r2, [r4, #16]
 8000d54:	2a01      	cmp	r2, #1
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8000d56:	699a      	ldr	r2, [r3, #24]
 8000d58:	bf0c      	ite	eq
 8000d5a:	f022 0240 	biceq.w	r2, r2, #64	; 0x40
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8000d5e:	f042 0240 	orrne.w	r2, r2, #64	; 0x40
 8000d62:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if(hfdcan->Init.TransmitPause == ENABLE)
 8000d64:	7c62      	ldrb	r2, [r4, #17]
 8000d66:	2a01      	cmp	r2, #1
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8000d68:	699a      	ldr	r2, [r3, #24]
 8000d6a:	bf0c      	ite	eq
 8000d6c:	f442 4280 	orreq.w	r2, r2, #16384	; 0x4000
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8000d70:	f422 4280 	bicne.w	r2, r2, #16384	; 0x4000
 8000d74:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if(hfdcan->Init.ProtocolException == ENABLE)
 8000d76:	7ca2      	ldrb	r2, [r4, #18]
 8000d78:	2a01      	cmp	r2, #1
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8000d7a:	699a      	ldr	r2, [r3, #24]
 8000d7c:	bf0c      	ite	eq
 8000d7e:	f422 5280 	biceq.w	r2, r2, #4096	; 0x1000
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8000d82:	f442 5280 	orrne.w	r2, r2, #4096	; 0x1000
 8000d86:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 8000d88:	699a      	ldr	r2, [r3, #24]
 8000d8a:	68a0      	ldr	r0, [r4, #8]
 8000d8c:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8000d90:	4302      	orrs	r2, r0
 8000d92:	619a      	str	r2, [r3, #24]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if(hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 8000d94:	68e2      	ldr	r2, [r4, #12]
 8000d96:	2a01      	cmp	r2, #1
 8000d98:	f040 8152 	bne.w	8001040 <HAL_FDCAN_Init+0x354>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 8000d9c:	699a      	ldr	r2, [r3, #24]
 8000d9e:	f042 0204 	orr.w	r2, r2, #4
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8000da2:	619a      	str	r2, [r3, #24]
    }
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1) << 25) | \
 8000da4:	69a2      	ldr	r2, [r4, #24]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1) << 8)       | \
                            ((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1)              | \
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1) << 16));

  /* If FD operation with BRS is selected, set the data bit timing register */
  if(hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 8000da6:	f5b0 7f40 	cmp.w	r0, #768	; 0x300
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1) << 25) | \
 8000daa:	f102 31ff 	add.w	r1, r2, #4294967295
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1) << 8)       | \
 8000dae:	69e2      	ldr	r2, [r4, #28]
 8000db0:	f102 32ff 	add.w	r2, r2, #4294967295
 8000db4:	ea4f 2202 	mov.w	r2, r2, lsl #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1) << 25) | \
 8000db8:	ea42 6241 	orr.w	r2, r2, r1, lsl #25
                            ((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1)              | \
 8000dbc:	6a21      	ldr	r1, [r4, #32]
 8000dbe:	f101 31ff 	add.w	r1, r1, #4294967295
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1) << 8)       | \
 8000dc2:	ea42 0201 	orr.w	r2, r2, r1
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1) << 16));
 8000dc6:	6961      	ldr	r1, [r4, #20]
 8000dc8:	f101 31ff 	add.w	r1, r1, #4294967295
                            ((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1)              | \
 8000dcc:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1) << 25) | \
 8000dd0:	61da      	str	r2, [r3, #28]
  if(hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 8000dd2:	d10e      	bne.n	8000df2 <HAL_FDCAN_Init+0x106>
  {
    hfdcan->Instance->DBTP = (((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1)   | \
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1) << 8) | \
 8000dd4:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8000dd6:	1e51      	subs	r1, r2, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1) << 4) | \
 8000dd8:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8000dda:	3a01      	subs	r2, #1
 8000ddc:	0112      	lsls	r2, r2, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1) << 8) | \
 8000dde:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
    hfdcan->Instance->DBTP = (((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1)   | \
 8000de2:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8000de4:	3901      	subs	r1, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1) << 8) | \
 8000de6:	430a      	orrs	r2, r1
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1) << 16));
 8000de8:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8000dea:	3901      	subs	r1, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1) << 4) | \
 8000dec:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
    hfdcan->Instance->DBTP = (((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1)   | \
 8000df0:	60da      	str	r2, [r3, #12]
  }

  if(hfdcan->Init.TxFifoQueueElmtsNbr > 0)
 8000df2:	6e26      	ldr	r6, [r4, #96]	; 0x60
 8000df4:	b12e      	cbz	r6, 8000e02 <HAL_FDCAN_Init+0x116>
  {
    /* Select between Tx FIFO and Tx Queue operation modes */
    SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 8000df6:	f8d3 20c0 	ldr.w	r2, [r3, #192]	; 0xc0
 8000dfa:	6e61      	ldr	r1, [r4, #100]	; 0x64
 8000dfc:	430a      	orrs	r2, r1
 8000dfe:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
  }

  /* Configure Tx element size */
  if((hfdcan->Init.TxBuffersNbr + hfdcan->Init.TxFifoQueueElmtsNbr) > 0)
 8000e02:	6de0      	ldr	r0, [r4, #92]	; 0x5c
 8000e04:	42c6      	cmn	r6, r0
 8000e06:	d009      	beq.n	8000e1c <HAL_FDCAN_Init+0x130>
  {
    MODIFY_REG(hfdcan->Instance->TXESC, FDCAN_TXESC_TBDS, CvtEltSize[hfdcan->Init.TxElmtSize]);
 8000e08:	f8d3 10c8 	ldr.w	r1, [r3, #200]	; 0xc8
 8000e0c:	6ea2      	ldr	r2, [r4, #104]	; 0x68
 8000e0e:	4d89      	ldr	r5, [pc, #548]	; (8001034 <HAL_FDCAN_Init+0x348>)
 8000e10:	f021 0107 	bic.w	r1, r1, #7
 8000e14:	5caa      	ldrb	r2, [r5, r2]
 8000e16:	430a      	orrs	r2, r1
 8000e18:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
  }

  /* Configure Rx FIFO 0 element size */
  if(hfdcan->Init.RxFifo0ElmtsNbr > 0)
 8000e1c:	f8d4 8040 	ldr.w	r8, [r4, #64]	; 0x40
 8000e20:	f1b8 0f00 	cmp.w	r8, #0
 8000e24:	d009      	beq.n	8000e3a <HAL_FDCAN_Init+0x14e>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F0DS, CvtEltSize[hfdcan->Init.RxFifo0ElmtSize]);
 8000e26:	f8d3 10bc 	ldr.w	r1, [r3, #188]	; 0xbc
 8000e2a:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8000e2c:	4d81      	ldr	r5, [pc, #516]	; (8001034 <HAL_FDCAN_Init+0x348>)
 8000e2e:	f021 0107 	bic.w	r1, r1, #7
 8000e32:	5caa      	ldrb	r2, [r5, r2]
 8000e34:	430a      	orrs	r2, r1
 8000e36:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc
  }

  /* Configure Rx FIFO 1 element size */
  if(hfdcan->Init.RxFifo1ElmtsNbr > 0)
 8000e3a:	f8d4 c048 	ldr.w	ip, [r4, #72]	; 0x48
 8000e3e:	f1bc 0f00 	cmp.w	ip, #0
 8000e42:	d00a      	beq.n	8000e5a <HAL_FDCAN_Init+0x16e>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F1DS, (CvtEltSize[hfdcan->Init.RxFifo1ElmtSize] << 4));
 8000e44:	f8d3 20bc 	ldr.w	r2, [r3, #188]	; 0xbc
 8000e48:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 8000e4a:	4d7a      	ldr	r5, [pc, #488]	; (8001034 <HAL_FDCAN_Init+0x348>)
 8000e4c:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8000e50:	5c69      	ldrb	r1, [r5, r1]
 8000e52:	ea42 1201 	orr.w	r2, r2, r1, lsl #4
 8000e56:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc
  }

  /* Configure Rx buffer element size */
  if(hfdcan->Init.RxBuffersNbr > 0)
 8000e5a:	f8d4 a050 	ldr.w	sl, [r4, #80]	; 0x50
 8000e5e:	f1ba 0f00 	cmp.w	sl, #0
 8000e62:	d00a      	beq.n	8000e7a <HAL_FDCAN_Init+0x18e>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_RBDS, (CvtEltSize[hfdcan->Init.RxBufferSize] << 8));
 8000e64:	f8d3 20bc 	ldr.w	r2, [r3, #188]	; 0xbc
 8000e68:	6d61      	ldr	r1, [r4, #84]	; 0x54
 8000e6a:	4d72      	ldr	r5, [pc, #456]	; (8001034 <HAL_FDCAN_Init+0x348>)
 8000e6c:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8000e70:	5c69      	ldrb	r1, [r5, r1]
 8000e72:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8000e76:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc
  }

  /* By default operation mode is set to Event-driven communication.
     If Time-triggered communication is needed, user should call the
     HAL_FDCAN_TT_ConfigOperation function just after the HAL_FDCAN_Init */
  if(hfdcan->Instance == FDCAN1)
 8000e7a:	4a6d      	ldr	r2, [pc, #436]	; (8001030 <HAL_FDCAN_Init+0x344>)
 8000e7c:	4293      	cmp	r3, r2
 8000e7e:	d104      	bne.n	8000e8a <HAL_FDCAN_Init+0x19e>
  {
    CLEAR_BIT(hfdcan->ttcan->TTOCF, FDCAN_TTOCF_OM);
 8000e80:	6861      	ldr	r1, [r4, #4]
 8000e82:	688a      	ldr	r2, [r1, #8]
 8000e84:	f022 0203 	bic.w	r2, r2, #3
 8000e88:	608a      	str	r2, [r1, #8]
  uint32_t RAMcounter;

  hfdcan->msgRam.StandardFilterSA = hfdcan->Init.MessageRAMOffset;

  /* Standard filter list start address */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_FLSSA, (hfdcan->msgRam.StandardFilterSA << 2));
 8000e8a:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
 8000e8e:	f8df e1ac 	ldr.w	lr, [pc, #428]	; 800103c <HAL_FDCAN_Init+0x350>
  hfdcan->msgRam.StandardFilterSA = hfdcan->Init.MessageRAMOffset;
 8000e92:	6b61      	ldr	r1, [r4, #52]	; 0x34
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_FLSSA, (hfdcan->msgRam.StandardFilterSA << 2));
 8000e94:	ea02 020e 	and.w	r2, r2, lr
  /* Extended filter list start address */
  hfdcan->msgRam.ExtendedFilterSA = hfdcan->msgRam.StandardFilterSA + hfdcan->Init.StdFiltersNbr;
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_FLESA, (hfdcan->msgRam.ExtendedFilterSA << 2));

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_LSE, (hfdcan->Init.ExtFiltersNbr << 16));
 8000e98:	f8d4 903c 	ldr.w	r9, [r4, #60]	; 0x3c
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_FLSSA, (hfdcan->msgRam.StandardFilterSA << 2));
 8000e9c:	ea42 0281 	orr.w	r2, r2, r1, lsl #2
 8000ea0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_LSS, (hfdcan->Init.StdFiltersNbr << 16));
 8000ea4:	f8d3 5084 	ldr.w	r5, [r3, #132]	; 0x84
 8000ea8:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8000eaa:	f425 057f 	bic.w	r5, r5, #16711680	; 0xff0000
  hfdcan->msgRam.ExtendedFilterSA = hfdcan->msgRam.StandardFilterSA + hfdcan->Init.StdFiltersNbr;
 8000eae:	188f      	adds	r7, r1, r2
  hfdcan->msgRam.TxFIFOQSA = hfdcan->msgRam.TxBufferSA + (hfdcan->Init.TxBuffersNbr * hfdcan->Init.TxElmtSize);

  /* Tx FIFO/queue elements number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TFQS, (hfdcan->Init.TxFifoQueueElmtsNbr << 24));

  hfdcan->msgRam.StandardFilterSA = SRAMCAN_BASE + (hfdcan->Init.MessageRAMOffset * 4);
 8000eb0:	f101 5180 	add.w	r1, r1, #268435456	; 0x10000000
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_LSS, (hfdcan->Init.StdFiltersNbr << 16));
 8000eb4:	ea45 4502 	orr.w	r5, r5, r2, lsl #16
  hfdcan->msgRam.StandardFilterSA = SRAMCAN_BASE + (hfdcan->Init.MessageRAMOffset * 4);
 8000eb8:	f501 512c 	add.w	r1, r1, #11008	; 0x2b00
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_LSS, (hfdcan->Init.StdFiltersNbr << 16));
 8000ebc:	f8c3 5084 	str.w	r5, [r3, #132]	; 0x84
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_FLESA, (hfdcan->msgRam.ExtendedFilterSA << 2));
 8000ec0:	f8d3 5088 	ldr.w	r5, [r3, #136]	; 0x88
  hfdcan->msgRam.StandardFilterSA = SRAMCAN_BASE + (hfdcan->Init.MessageRAMOffset * 4);
 8000ec4:	0089      	lsls	r1, r1, #2
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_FLESA, (hfdcan->msgRam.ExtendedFilterSA << 2));
 8000ec6:	ea05 050e 	and.w	r5, r5, lr
  hfdcan->msgRam.ExtendedFilterSA = hfdcan->msgRam.StandardFilterSA + (hfdcan->Init.StdFiltersNbr * 4);
 8000eca:	eb01 0282 	add.w	r2, r1, r2, lsl #2
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_FLESA, (hfdcan->msgRam.ExtendedFilterSA << 2));
 8000ece:	ea45 0587 	orr.w	r5, r5, r7, lsl #2
  hfdcan->msgRam.RxFIFO0SA = hfdcan->msgRam.ExtendedFilterSA + (hfdcan->Init.ExtFiltersNbr * 2);
 8000ed2:	eb07 0749 	add.w	r7, r7, r9, lsl #1
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_FLESA, (hfdcan->msgRam.ExtendedFilterSA << 2));
 8000ed6:	f8c3 5088 	str.w	r5, [r3, #136]	; 0x88
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_LSE, (hfdcan->Init.ExtFiltersNbr << 16));
 8000eda:	f8d3 5088 	ldr.w	r5, [r3, #136]	; 0x88
 8000ede:	f425 057f 	bic.w	r5, r5, #16711680	; 0xff0000
 8000ee2:	ea45 4509 	orr.w	r5, r5, r9, lsl #16
 8000ee6:	f8c3 5088 	str.w	r5, [r3, #136]	; 0x88
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0SA, (hfdcan->msgRam.RxFIFO0SA << 2));
 8000eea:	f8d3 50a0 	ldr.w	r5, [r3, #160]	; 0xa0
 8000eee:	ea05 050e 	and.w	r5, r5, lr
 8000ef2:	ea45 0587 	orr.w	r5, r5, r7, lsl #2
 8000ef6:	f8c3 50a0 	str.w	r5, [r3, #160]	; 0xa0
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0S, (hfdcan->Init.RxFifo0ElmtsNbr << 16));
 8000efa:	f8d3 50a0 	ldr.w	r5, [r3, #160]	; 0xa0
 8000efe:	f425 05fe 	bic.w	r5, r5, #8323072	; 0x7f0000
 8000f02:	ea45 4508 	orr.w	r5, r5, r8, lsl #16
 8000f06:	f8c3 50a0 	str.w	r5, [r3, #160]	; 0xa0
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA + (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize);
 8000f0a:	6c65      	ldr	r5, [r4, #68]	; 0x44
 8000f0c:	fb05 f808 	mul.w	r8, r5, r8
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1SA, (hfdcan->msgRam.RxFIFO1SA << 2));
 8000f10:	f8d3 50b0 	ldr.w	r5, [r3, #176]	; 0xb0
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA + (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize);
 8000f14:	4447      	add	r7, r8
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1SA, (hfdcan->msgRam.RxFIFO1SA << 2));
 8000f16:	f025 05fc 	bic.w	r5, r5, #252	; 0xfc
 8000f1a:	ea45 0587 	orr.w	r5, r5, r7, lsl #2
 8000f1e:	f8c3 50b0 	str.w	r5, [r3, #176]	; 0xb0
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1S, (hfdcan->Init.RxFifo1ElmtsNbr << 16));
 8000f22:	f8d3 50b0 	ldr.w	r5, [r3, #176]	; 0xb0
 8000f26:	f425 05fe 	bic.w	r5, r5, #8323072	; 0x7f0000
 8000f2a:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 8000f2e:	f8c3 50b0 	str.w	r5, [r3, #176]	; 0xb0
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA + (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize);
 8000f32:	6ce5      	ldr	r5, [r4, #76]	; 0x4c
 8000f34:	fb05 fc0c 	mul.w	ip, r5, ip
 8000f38:	eb07 050c 	add.w	r5, r7, ip
  MODIFY_REG(hfdcan->Instance->RXBC, FDCAN_RXBC_RBSA, (hfdcan->msgRam.RxBufferSA << 2));
 8000f3c:	f8d3 70ac 	ldr.w	r7, [r3, #172]	; 0xac
 8000f40:	f027 07fc 	bic.w	r7, r7, #252	; 0xfc
 8000f44:	ea47 0785 	orr.w	r7, r7, r5, lsl #2
 8000f48:	f8c3 70ac 	str.w	r7, [r3, #172]	; 0xac
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA + (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize);
 8000f4c:	6d67      	ldr	r7, [r4, #84]	; 0x54
 8000f4e:	fb07 f70a 	mul.w	r7, r7, sl
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFSA, (hfdcan->msgRam.TxEventFIFOSA << 2));
 8000f52:	f8d3 a0f0 	ldr.w	sl, [r3, #240]	; 0xf0
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA + (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize);
 8000f56:	443d      	add	r5, r7
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFSA, (hfdcan->msgRam.TxEventFIFOSA << 2));
 8000f58:	ea0a 0e0e 	and.w	lr, sl, lr
 8000f5c:	ea4e 0e85 	orr.w	lr, lr, r5, lsl #2
 8000f60:	f8c3 e0f0 	str.w	lr, [r3, #240]	; 0xf0
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFS, (hfdcan->Init.TxEventsNbr << 16));
 8000f64:	f8d3 a0f0 	ldr.w	sl, [r3, #240]	; 0xf0
 8000f68:	f8d4 e058 	ldr.w	lr, [r4, #88]	; 0x58
 8000f6c:	f42a 1a7c 	bic.w	sl, sl, #4128768	; 0x3f0000
  hfdcan->msgRam.TxBufferSA = hfdcan->msgRam.TxEventFIFOSA + (hfdcan->Init.TxEventsNbr * 2);
 8000f70:	eb05 0b4e 	add.w	fp, r5, lr, lsl #1
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFS, (hfdcan->Init.TxEventsNbr << 16));
 8000f74:	ea4a 4a0e 	orr.w	sl, sl, lr, lsl #16
 8000f78:	f8c3 a0f0 	str.w	sl, [r3, #240]	; 0xf0
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TBSA, (hfdcan->msgRam.TxBufferSA << 2));
 8000f7c:	f8d3 a0c0 	ldr.w	sl, [r3, #192]	; 0xc0
 8000f80:	f02a 05fc 	bic.w	r5, sl, #252	; 0xfc
 8000f84:	ea45 058b 	orr.w	r5, r5, fp, lsl #2
 8000f88:	f8c3 50c0 	str.w	r5, [r3, #192]	; 0xc0
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_NDTB, (hfdcan->Init.TxBuffersNbr << 16));
 8000f8c:	f8d3 50c0 	ldr.w	r5, [r3, #192]	; 0xc0
 8000f90:	f425 157c 	bic.w	r5, r5, #4128768	; 0x3f0000
 8000f94:	ea45 4500 	orr.w	r5, r5, r0, lsl #16
 8000f98:	f8c3 50c0 	str.w	r5, [r3, #192]	; 0xc0
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TFQS, (hfdcan->Init.TxFifoQueueElmtsNbr << 24));
 8000f9c:	f8d3 a0c0 	ldr.w	sl, [r3, #192]	; 0xc0
  hfdcan->msgRam.TxFIFOQSA = hfdcan->msgRam.TxBufferSA + (hfdcan->Init.TxBuffersNbr * hfdcan->Init.TxElmtSize);
 8000fa0:	6ea5      	ldr	r5, [r4, #104]	; 0x68
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TFQS, (hfdcan->Init.TxFifoQueueElmtsNbr << 24));
 8000fa2:	f02a 5a7c 	bic.w	sl, sl, #1056964608	; 0x3f000000
  hfdcan->msgRam.TxFIFOQSA = hfdcan->msgRam.TxBufferSA + (hfdcan->Init.TxBuffersNbr * hfdcan->Init.TxElmtSize);
 8000fa6:	4368      	muls	r0, r5
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TFQS, (hfdcan->Init.TxFifoQueueElmtsNbr << 24));
 8000fa8:	ea4a 6a06 	orr.w	sl, sl, r6, lsl #24
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA + (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize * 4);
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA + (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize * 4);
  hfdcan->msgRam.TxBufferSA = hfdcan->msgRam.TxEventFIFOSA + (hfdcan->Init.TxEventsNbr * 2 * 4);
  hfdcan->msgRam.TxFIFOQSA = hfdcan->msgRam.TxBufferSA + (hfdcan->Init.TxBuffersNbr * hfdcan->Init.TxElmtSize * 4);

  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA + (hfdcan->Init.TxFifoQueueElmtsNbr * hfdcan->Init.TxElmtSize * 4);
 8000fac:	4375      	muls	r5, r6
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TFQS, (hfdcan->Init.TxFifoQueueElmtsNbr << 24));
 8000fae:	f8c3 a0c0 	str.w	sl, [r3, #192]	; 0xc0
  hfdcan->msgRam.ExtendedFilterSA = hfdcan->msgRam.StandardFilterSA + (hfdcan->Init.StdFiltersNbr * 4);
 8000fb2:	6722      	str	r2, [r4, #112]	; 0x70
  hfdcan->msgRam.RxFIFO0SA = hfdcan->msgRam.ExtendedFilterSA + (hfdcan->Init.ExtFiltersNbr * 2 * 4);
 8000fb4:	eb02 02c9 	add.w	r2, r2, r9, lsl #3
  hfdcan->msgRam.StandardFilterSA = SRAMCAN_BASE + (hfdcan->Init.MessageRAMOffset * 4);
 8000fb8:	66e1      	str	r1, [r4, #108]	; 0x6c
  hfdcan->msgRam.RxFIFO0SA = hfdcan->msgRam.ExtendedFilterSA + (hfdcan->Init.ExtFiltersNbr * 2 * 4);
 8000fba:	6762      	str	r2, [r4, #116]	; 0x74
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA + (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize * 4);
 8000fbc:	eb02 0288 	add.w	r2, r2, r8, lsl #2
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA + (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize * 4);
 8000fc0:	eb02 038c 	add.w	r3, r2, ip, lsl #2
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA + (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize * 4);
 8000fc4:	67a2      	str	r2, [r4, #120]	; 0x78

  if(hfdcan->msgRam.EndAddress > 0x4000B5FC) /* Last address of the Message RAM */
 8000fc6:	4a1c      	ldr	r2, [pc, #112]	; (8001038 <HAL_FDCAN_Init+0x34c>)
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA + (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize * 4);
 8000fc8:	67e3      	str	r3, [r4, #124]	; 0x7c
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA + (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize * 4);
 8000fca:	eb03 0387 	add.w	r3, r3, r7, lsl #2
 8000fce:	f8c4 3080 	str.w	r3, [r4, #128]	; 0x80
  hfdcan->msgRam.TxBufferSA = hfdcan->msgRam.TxEventFIFOSA + (hfdcan->Init.TxEventsNbr * 2 * 4);
 8000fd2:	eb03 03ce 	add.w	r3, r3, lr, lsl #3
 8000fd6:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
  hfdcan->msgRam.TxFIFOQSA = hfdcan->msgRam.TxBufferSA + (hfdcan->Init.TxBuffersNbr * hfdcan->Init.TxElmtSize * 4);
 8000fda:	eb03 0380 	add.w	r3, r3, r0, lsl #2
 8000fde:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA + (hfdcan->Init.TxFifoQueueElmtsNbr * hfdcan->Init.TxElmtSize * 4);
 8000fe2:	eb03 0385 	add.w	r3, r3, r5, lsl #2
  if(hfdcan->msgRam.EndAddress > 0x4000B5FC) /* Last address of the Message RAM */
 8000fe6:	4293      	cmp	r3, r2
  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA + (hfdcan->Init.TxFifoQueueElmtsNbr * hfdcan->Init.TxElmtSize * 4);
 8000fe8:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
  if(hfdcan->msgRam.EndAddress > 0x4000B5FC) /* Last address of the Message RAM */
 8000fec:	d83c      	bhi.n	8001068 <HAL_FDCAN_Init+0x37c>
  else
  {
    /* Flush the allocated Message RAM area */
    for(RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4)
    {
      *(__IO uint32_t *)(RAMcounter) = 0x00000000;
 8000fee:	2200      	movs	r2, #0
    for(RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4)
 8000ff0:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 8000ff4:	4299      	cmp	r1, r3
 8000ff6:	d23d      	bcs.n	8001074 <HAL_FDCAN_Init+0x388>
      *(__IO uint32_t *)(RAMcounter) = 0x00000000;
 8000ff8:	f841 2b04 	str.w	r2, [r1], #4
 8000ffc:	e7f8      	b.n	8000ff0 <HAL_FDCAN_Init+0x304>
    if((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8000ffe:	f7ff fb3f 	bl	8000680 <HAL_GetTick>
 8001002:	1b40      	subs	r0, r0, r5
 8001004:	280a      	cmp	r0, #10
 8001006:	f67f ae8f 	bls.w	8000d28 <HAL_FDCAN_Init+0x3c>
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 800100a:	f8d4 3098 	ldr.w	r3, [r4, #152]	; 0x98
 800100e:	f043 0301 	orr.w	r3, r3, #1
 8001012:	f8c4 3098 	str.w	r3, [r4, #152]	; 0x98
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8001016:	2303      	movs	r3, #3
 8001018:	f884 3094 	strb.w	r3, [r4, #148]	; 0x94
     return HAL_ERROR;
 800101c:	2001      	movs	r0, #1
}
 800101e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    if((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8001022:	f7ff fb2d 	bl	8000680 <HAL_GetTick>
 8001026:	1b40      	subs	r0, r0, r5
 8001028:	280a      	cmp	r0, #10
 800102a:	f67f ae89 	bls.w	8000d40 <HAL_FDCAN_Init+0x54>
 800102e:	e7ec      	b.n	800100a <HAL_FDCAN_Init+0x31e>
 8001030:	4000a000 	.word	0x4000a000
 8001034:	08005ea0 	.word	0x08005ea0
 8001038:	4000b5fc 	.word	0x4000b5fc
 800103c:	ffff0003 	.word	0xffff0003
  else if(hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 8001040:	2a00      	cmp	r2, #0
 8001042:	f43f aeaf 	beq.w	8000da4 <HAL_FDCAN_Init+0xb8>
    if(hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 8001046:	2a02      	cmp	r2, #2
 8001048:	d00a      	beq.n	8001060 <HAL_FDCAN_Init+0x374>
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 800104a:	6999      	ldr	r1, [r3, #24]
      if(hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 800104c:	2a03      	cmp	r2, #3
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 800104e:	f041 0180 	orr.w	r1, r1, #128	; 0x80
 8001052:	6199      	str	r1, [r3, #24]
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8001054:	6919      	ldr	r1, [r3, #16]
 8001056:	f041 0110 	orr.w	r1, r1, #16
 800105a:	6119      	str	r1, [r3, #16]
      if(hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 800105c:	f47f aea2 	bne.w	8000da4 <HAL_FDCAN_Init+0xb8>
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8001060:	699a      	ldr	r2, [r3, #24]
 8001062:	f042 0220 	orr.w	r2, r2, #32
 8001066:	e69c      	b.n	8000da2 <HAL_FDCAN_Init+0xb6>
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8001068:	f8d4 3098 	ldr.w	r3, [r4, #152]	; 0x98
 800106c:	f043 0320 	orr.w	r3, r3, #32
 8001070:	f8c4 3098 	str.w	r3, [r4, #152]	; 0x98
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8001074:	2000      	movs	r0, #0
  hfdcan->State = HAL_FDCAN_STATE_READY;
 8001076:	2301      	movs	r3, #1
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8001078:	f8c4 0098 	str.w	r0, [r4, #152]	; 0x98
  hfdcan->State = HAL_FDCAN_STATE_READY;
 800107c:	f884 3094 	strb.w	r3, [r4, #148]	; 0x94
  return HAL_OK;
 8001080:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}

08001084 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001084:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  for(position = 0; position < GPIO_NUMBER; position++)
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001088:	680b      	ldr	r3, [r1, #0]
{
 800108a:	b085      	sub	sp, #20
      /* Configure the External Interrupt or event for the current IO */
      
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800108c:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8001250 <HAL_GPIO_Init+0x1cc>
          temp |= iocurrent;
        }
        EXTI_Ptr->EMR1 = temp;
             
        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001090:	f04f 49b0 	mov.w	r9, #1476395008	; 0x58000000
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001094:	9301      	str	r3, [sp, #4]
  for(position = 0; position < GPIO_NUMBER; position++)
 8001096:	2300      	movs	r3, #0
        temp = EXTI_Ptr->IMR1;
 8001098:	f8df c1b8 	ldr.w	ip, [pc, #440]	; 8001254 <HAL_GPIO_Init+0x1d0>
    ioposition = ((uint32_t)0x01) << position;
 800109c:	2701      	movs	r7, #1
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800109e:	9a01      	ldr	r2, [sp, #4]
    ioposition = ((uint32_t)0x01) << position;
 80010a0:	409f      	lsls	r7, r3
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80010a2:	ea07 0502 	and.w	r5, r7, r2
    if(iocurrent == ioposition)
 80010a6:	42af      	cmp	r7, r5
 80010a8:	f040 80b7 	bne.w	800121a <HAL_GPIO_Init+0x196>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80010ac:	684a      	ldr	r2, [r1, #4]
 80010ae:	f022 0610 	bic.w	r6, r2, #16
 80010b2:	2e02      	cmp	r6, #2
 80010b4:	d116      	bne.n	80010e4 <HAL_GPIO_Init+0x60>
        temp = GPIOx->AFR[position >> 3];
 80010b6:	ea4f 0ad3 	mov.w	sl, r3, lsr #3
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 80010ba:	f003 0b07 	and.w	fp, r3, #7
 80010be:	f04f 0e0f 	mov.w	lr, #15
 80010c2:	eb00 0a8a 	add.w	sl, r0, sl, lsl #2
 80010c6:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
        temp = GPIOx->AFR[position >> 3];
 80010ca:	f8da 4020 	ldr.w	r4, [sl, #32]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 80010ce:	fa0e fe0b 	lsl.w	lr, lr, fp
 80010d2:	ea24 0e0e 	bic.w	lr, r4, lr
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 80010d6:	690c      	ldr	r4, [r1, #16]
 80010d8:	fa04 f40b 	lsl.w	r4, r4, fp
 80010dc:	ea44 040e 	orr.w	r4, r4, lr
        GPIOx->AFR[position >> 3] = temp;
 80010e0:	f8ca 4020 	str.w	r4, [sl, #32]
 80010e4:	ea4f 0a43 	mov.w	sl, r3, lsl #1
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 80010e8:	2403      	movs	r4, #3
      temp = GPIOx->MODER;
 80010ea:	f8d0 b000 	ldr.w	fp, [r0]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 80010ee:	f002 0e03 	and.w	lr, r2, #3
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 80010f2:	fa04 f40a 	lsl.w	r4, r4, sl
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80010f6:	3e01      	subs	r6, #1
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 80010f8:	fa0e fe0a 	lsl.w	lr, lr, sl
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 80010fc:	43e4      	mvns	r4, r4
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80010fe:	2e01      	cmp	r6, #1
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8001100:	ea0b 0b04 	and.w	fp, fp, r4
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8001104:	ea4e 0e0b 	orr.w	lr, lr, fp
      GPIOx->MODER = temp;
 8001108:	f8c0 e000 	str.w	lr, [r0]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800110c:	d810      	bhi.n	8001130 <HAL_GPIO_Init+0xac>
        temp = GPIOx->OSPEEDR; 
 800110e:	6886      	ldr	r6, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8001110:	ea06 0b04 	and.w	fp, r6, r4
        temp |= (GPIO_Init->Speed << (position * 2));
 8001114:	68ce      	ldr	r6, [r1, #12]
 8001116:	fa06 fe0a 	lsl.w	lr, r6, sl
 800111a:	ea4e 060b 	orr.w	r6, lr, fp
        GPIOx->OSPEEDR = temp;
 800111e:	6086      	str	r6, [r0, #8]
        temp = GPIOx->OTYPER;
 8001120:	6846      	ldr	r6, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001122:	ea26 0707 	bic.w	r7, r6, r7
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 8001126:	f3c2 1600 	ubfx	r6, r2, #4, #1
 800112a:	409e      	lsls	r6, r3
 800112c:	4337      	orrs	r7, r6
        GPIOx->OTYPER = temp;
 800112e:	6047      	str	r7, [r0, #4]
      temp = GPIOx->PUPDR;
 8001130:	68c6      	ldr	r6, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8001132:	4034      	ands	r4, r6
      temp |= ((GPIO_Init->Pull) << (position * 2));
 8001134:	688e      	ldr	r6, [r1, #8]
 8001136:	fa06 f60a 	lsl.w	r6, r6, sl
 800113a:	4334      	orrs	r4, r6
      GPIOx->PUPDR = temp;
 800113c:	60c4      	str	r4, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800113e:	00d4      	lsls	r4, r2, #3
 8001140:	d56b      	bpl.n	800121a <HAL_GPIO_Init+0x196>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001142:	f8d8 40f4 	ldr.w	r4, [r8, #244]	; 0xf4
 8001146:	f023 0603 	bic.w	r6, r3, #3
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 800114a:	f003 0703 	and.w	r7, r3, #3
 800114e:	f04f 0e0f 	mov.w	lr, #15
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001152:	f044 0402 	orr.w	r4, r4, #2
 8001156:	f106 46b0 	add.w	r6, r6, #1476395008	; 0x58000000
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 800115a:	00bf      	lsls	r7, r7, #2
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800115c:	f8c8 40f4 	str.w	r4, [r8, #244]	; 0xf4
 8001160:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8001164:	f8d8 40f4 	ldr.w	r4, [r8, #244]	; 0xf4
 8001168:	f004 0402 	and.w	r4, r4, #2
 800116c:	9403      	str	r4, [sp, #12]
 800116e:	9c03      	ldr	r4, [sp, #12]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8001170:	fa0e f407 	lsl.w	r4, lr, r7
        temp = SYSCFG->EXTICR[position >> 2];
 8001174:	f8d6 a008 	ldr.w	sl, [r6, #8]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8001178:	ea2a 0e04 	bic.w	lr, sl, r4
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 800117c:	4c33      	ldr	r4, [pc, #204]	; (800124c <HAL_GPIO_Init+0x1c8>)
 800117e:	42a0      	cmp	r0, r4
 8001180:	d052      	beq.n	8001228 <HAL_GPIO_Init+0x1a4>
 8001182:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8001186:	42a0      	cmp	r0, r4
 8001188:	d050      	beq.n	800122c <HAL_GPIO_Init+0x1a8>
 800118a:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 800118e:	42a0      	cmp	r0, r4
 8001190:	d04e      	beq.n	8001230 <HAL_GPIO_Init+0x1ac>
 8001192:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8001196:	42a0      	cmp	r0, r4
 8001198:	d04c      	beq.n	8001234 <HAL_GPIO_Init+0x1b0>
 800119a:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 800119e:	42a0      	cmp	r0, r4
 80011a0:	d04a      	beq.n	8001238 <HAL_GPIO_Init+0x1b4>
 80011a2:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 80011a6:	42a0      	cmp	r0, r4
 80011a8:	d048      	beq.n	800123c <HAL_GPIO_Init+0x1b8>
 80011aa:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 80011ae:	42a0      	cmp	r0, r4
 80011b0:	d046      	beq.n	8001240 <HAL_GPIO_Init+0x1bc>
 80011b2:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 80011b6:	42a0      	cmp	r0, r4
 80011b8:	d044      	beq.n	8001244 <HAL_GPIO_Init+0x1c0>
 80011ba:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 80011be:	42a0      	cmp	r0, r4
 80011c0:	d042      	beq.n	8001248 <HAL_GPIO_Init+0x1c4>
 80011c2:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 80011c6:	42a0      	cmp	r0, r4
 80011c8:	bf14      	ite	ne
 80011ca:	240a      	movne	r4, #10
 80011cc:	2409      	moveq	r4, #9
 80011ce:	40bc      	lsls	r4, r7
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80011d0:	03d7      	lsls	r7, r2, #15
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 80011d2:	ea44 040e 	orr.w	r4, r4, lr
        SYSCFG->EXTICR[position >> 2] = temp;
 80011d6:	60b4      	str	r4, [r6, #8]
        temp &= ~((uint32_t)iocurrent);
 80011d8:	ea6f 0605 	mvn.w	r6, r5
        temp = EXTI_Ptr->IMR1;
 80011dc:	f8dc 4000 	ldr.w	r4, [ip]
        temp &= ~((uint32_t)iocurrent);
 80011e0:	bf54      	ite	pl
 80011e2:	4034      	andpl	r4, r6
          temp |= iocurrent;
 80011e4:	432c      	orrmi	r4, r5
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80011e6:	0397      	lsls	r7, r2, #14
        EXTI_Ptr->IMR1 = temp;
 80011e8:	f8cc 4000 	str.w	r4, [ip]
        temp = EXTI_Ptr->EMR1;
 80011ec:	f8dc 4004 	ldr.w	r4, [ip, #4]
        temp &= ~((uint32_t)iocurrent);
 80011f0:	bf54      	ite	pl
 80011f2:	4034      	andpl	r4, r6
          temp |= iocurrent;
 80011f4:	432c      	orrmi	r4, r5
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80011f6:	02d7      	lsls	r7, r2, #11
        {
          temp |= iocurrent;
        }
        EXTI->RTSR1 = temp;
 80011f8:	f04f 47b0 	mov.w	r7, #1476395008	; 0x58000000
        EXTI_Ptr->EMR1 = temp;
 80011fc:	f8cc 4004 	str.w	r4, [ip, #4]
        temp = EXTI->RTSR1;
 8001200:	f8d9 4000 	ldr.w	r4, [r9]
        temp &= ~((uint32_t)iocurrent);
 8001204:	bf54      	ite	pl
 8001206:	4034      	andpl	r4, r6
          temp |= iocurrent;
 8001208:	432c      	orrmi	r4, r5

        temp = EXTI->FTSR1;
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800120a:	0292      	lsls	r2, r2, #10
        EXTI->RTSR1 = temp;
 800120c:	603c      	str	r4, [r7, #0]
        temp = EXTI->FTSR1;
 800120e:	687c      	ldr	r4, [r7, #4]
        temp &= ~((uint32_t)iocurrent);
 8001210:	bf54      	ite	pl
 8001212:	4034      	andpl	r4, r6
        {
          temp |= iocurrent;
 8001214:	432c      	orrmi	r4, r5
        }
        EXTI->FTSR1 = temp;
 8001216:	f8c9 4004 	str.w	r4, [r9, #4]
  for(position = 0; position < GPIO_NUMBER; position++)
 800121a:	3301      	adds	r3, #1
 800121c:	2b10      	cmp	r3, #16
 800121e:	f47f af3d 	bne.w	800109c <HAL_GPIO_Init+0x18>
      }      
    }
  }
}
 8001222:	b005      	add	sp, #20
 8001224:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8001228:	2400      	movs	r4, #0
 800122a:	e7d0      	b.n	80011ce <HAL_GPIO_Init+0x14a>
 800122c:	2401      	movs	r4, #1
 800122e:	e7ce      	b.n	80011ce <HAL_GPIO_Init+0x14a>
 8001230:	2402      	movs	r4, #2
 8001232:	e7cc      	b.n	80011ce <HAL_GPIO_Init+0x14a>
 8001234:	2403      	movs	r4, #3
 8001236:	e7ca      	b.n	80011ce <HAL_GPIO_Init+0x14a>
 8001238:	2404      	movs	r4, #4
 800123a:	e7c8      	b.n	80011ce <HAL_GPIO_Init+0x14a>
 800123c:	2405      	movs	r4, #5
 800123e:	e7c6      	b.n	80011ce <HAL_GPIO_Init+0x14a>
 8001240:	2406      	movs	r4, #6
 8001242:	e7c4      	b.n	80011ce <HAL_GPIO_Init+0x14a>
 8001244:	2407      	movs	r4, #7
 8001246:	e7c2      	b.n	80011ce <HAL_GPIO_Init+0x14a>
 8001248:	2408      	movs	r4, #8
 800124a:	e7c0      	b.n	80011ce <HAL_GPIO_Init+0x14a>
 800124c:	58020000 	.word	0x58020000
 8001250:	58024400 	.word	0x58024400
 8001254:	58000080 	.word	0x58000080

08001258 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001258:	6903      	ldr	r3, [r0, #16]
 800125a:	4219      	tst	r1, r3
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
}
 800125c:	bf14      	ite	ne
 800125e:	2001      	movne	r0, #1
 8001260:	2000      	moveq	r0, #0
 8001262:	4770      	bx	lr

08001264 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001264:	b10a      	cbz	r2, 800126a <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRRL = GPIO_Pin;
 8001266:	8301      	strh	r1, [r0, #24]
 8001268:	4770      	bx	lr
  }
  else
  {
    GPIOx->BSRRH = GPIO_Pin ;
 800126a:	8341      	strh	r1, [r0, #26]
 800126c:	4770      	bx	lr
	...

08001270 <HAL_I2CEx_EnableFastModePlus>:
{
  /* Check the parameter */
  assert_param(IS_I2C_FASTMODEPLUS(ConfigFastModePlus));

  /* Enable SYSCFG clock */
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001270:	4b09      	ldr	r3, [pc, #36]	; (8001298 <HAL_I2CEx_EnableFastModePlus+0x28>)
{
 8001272:	b082      	sub	sp, #8
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001274:	f8d3 20f4 	ldr.w	r2, [r3, #244]	; 0xf4
 8001278:	f042 0202 	orr.w	r2, r2, #2
 800127c:	f8c3 20f4 	str.w	r2, [r3, #244]	; 0xf4
 8001280:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4

  /* Enable fast mode plus driving capability for selected pin */
  SET_BIT(SYSCFG->PMCR, (uint32_t)ConfigFastModePlus);
 8001284:	4a05      	ldr	r2, [pc, #20]	; (800129c <HAL_I2CEx_EnableFastModePlus+0x2c>)
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001286:	f003 0302 	and.w	r3, r3, #2
 800128a:	9301      	str	r3, [sp, #4]
 800128c:	9b01      	ldr	r3, [sp, #4]
  SET_BIT(SYSCFG->PMCR, (uint32_t)ConfigFastModePlus);
 800128e:	6853      	ldr	r3, [r2, #4]
 8001290:	4318      	orrs	r0, r3
 8001292:	6050      	str	r0, [r2, #4]
}
 8001294:	b002      	add	sp, #8
 8001296:	4770      	bx	lr
 8001298:	58024400 	.word	0x58024400
 800129c:	58000400 	.word	0x58000400

080012a0 <HAL_IWDG_Init>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)
{
 80012a0:	b538      	push	{r3, r4, r5, lr}
  uint32_t tickstart;

  /* Check the IWDG handle allocation */
  if(hiwdg == NULL)
 80012a2:	4604      	mov	r4, r0
 80012a4:	b308      	cbz	r0, 80012ea <HAL_IWDG_Init+0x4a>
  assert_param(IS_IWDG_PRESCALER(hiwdg->Init.Prescaler));
  assert_param(IS_IWDG_RELOAD(hiwdg->Init.Reload));
  assert_param(IS_IWDG_WINDOW(hiwdg->Init.Window));

  /* Enable IWDG. LSI is turned on automaticaly */
  __HAL_IWDG_START(hiwdg);
 80012a6:	6803      	ldr	r3, [r0, #0]
 80012a8:	f64c 42cc 	movw	r2, #52428	; 0xcccc
 80012ac:	601a      	str	r2, [r3, #0]

  /* Enable write access to IWDG_PR, IWDG_RLR and IWDG_WINR registers by writing
  0x5555 in KR */
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 80012ae:	f245 5255 	movw	r2, #21845	; 0x5555
 80012b2:	601a      	str	r2, [r3, #0]

  /* Write to IWDG registers the Prescaler & Reload values to work with */
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 80012b4:	6842      	ldr	r2, [r0, #4]
 80012b6:	605a      	str	r2, [r3, #4]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 80012b8:	6882      	ldr	r2, [r0, #8]
 80012ba:	609a      	str	r2, [r3, #8]

  /* Check pending flag, if previous update not done, return timeout */
  tickstart = HAL_GetTick();
 80012bc:	f7ff f9e0 	bl	8000680 <HAL_GetTick>
 80012c0:	4605      	mov	r5, r0

   /* Wait for register to be updated */
  while(hiwdg->Instance->SR != RESET)
 80012c2:	6823      	ldr	r3, [r4, #0]
 80012c4:	68d8      	ldr	r0, [r3, #12]
 80012c6:	b928      	cbnz	r0, 80012d4 <HAL_IWDG_Init+0x34>
    }
  }

  /* If window parameter is different than current value, modify window
  register */
  if(hiwdg->Instance->WINR != hiwdg->Init.Window)
 80012c8:	6919      	ldr	r1, [r3, #16]
 80012ca:	68e2      	ldr	r2, [r4, #12]
 80012cc:	4291      	cmp	r1, r2
 80012ce:	d008      	beq.n	80012e2 <HAL_IWDG_Init+0x42>
  {
    /* Write to IWDG WINR the IWDG_Window value to compare with. In any case,
    even if window feature is disabled, Watchdog will be reloaded by writing
    windows register */
    hiwdg->Instance->WINR = hiwdg->Init.Window;
 80012d0:	611a      	str	r2, [r3, #16]
 80012d2:	bd38      	pop	{r3, r4, r5, pc}
    if((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 80012d4:	f7ff f9d4 	bl	8000680 <HAL_GetTick>
 80012d8:	1b40      	subs	r0, r0, r5
 80012da:	2830      	cmp	r0, #48	; 0x30
 80012dc:	d9f1      	bls.n	80012c2 <HAL_IWDG_Init+0x22>
      return HAL_TIMEOUT;
 80012de:	2003      	movs	r0, #3
    __HAL_IWDG_RELOAD_COUNTER(hiwdg);
  }

  /* Return function status */
  return HAL_OK;
}
 80012e0:	bd38      	pop	{r3, r4, r5, pc}
    __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 80012e2:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 80012e6:	601a      	str	r2, [r3, #0]
 80012e8:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 80012ea:	2001      	movs	r0, #1
 80012ec:	bd38      	pop	{r3, r4, r5, pc}

080012ee <HAL_IWDG_Refresh>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Refresh(IWDG_HandleTypeDef *hiwdg)
{
  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 80012ee:	6803      	ldr	r3, [r0, #0]
 80012f0:	f64a 22aa 	movw	r2, #43690	; 0xaaaa

  /* Return function status */
  return HAL_OK;
}
 80012f4:	2000      	movs	r0, #0
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 80012f6:	601a      	str	r2, [r3, #0]
}
 80012f8:	4770      	bx	lr
	...

080012fc <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80012fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint32_t tickstart = 0;

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80012fe:	6803      	ldr	r3, [r0, #0]
{
 8001300:	4605      	mov	r5, r0
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001302:	07d8      	lsls	r0, r3, #31
 8001304:	d45c      	bmi.n	80013c0 <HAL_RCC_OscConfig+0xc4>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001306:	682b      	ldr	r3, [r5, #0]
 8001308:	0799      	lsls	r1, r3, #30
 800130a:	f100 80af 	bmi.w	800146c <HAL_RCC_OscConfig+0x170>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 800130e:	682b      	ldr	r3, [r5, #0]
 8001310:	06d9      	lsls	r1, r3, #27
 8001312:	d525      	bpl.n	8001360 <HAL_RCC_OscConfig+0x64>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_CSI) || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL1) && ((RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8001314:	4bac      	ldr	r3, [pc, #688]	; (80015c8 <HAL_RCC_OscConfig+0x2cc>)
 8001316:	691a      	ldr	r2, [r3, #16]
 8001318:	f002 0238 	and.w	r2, r2, #56	; 0x38
 800131c:	2a08      	cmp	r2, #8
 800131e:	d00b      	beq.n	8001338 <HAL_RCC_OscConfig+0x3c>
 8001320:	691a      	ldr	r2, [r3, #16]
 8001322:	f002 0238 	and.w	r2, r2, #56	; 0x38
 8001326:	2a18      	cmp	r2, #24
 8001328:	f040 80f7 	bne.w	800151a <HAL_RCC_OscConfig+0x21e>
 800132c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800132e:	f003 0303 	and.w	r3, r3, #3
 8001332:	2b01      	cmp	r3, #1
 8001334:	f040 80f1 	bne.w	800151a <HAL_RCC_OscConfig+0x21e>
    {
      /* When CSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != RESET) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8001338:	4ba3      	ldr	r3, [pc, #652]	; (80015c8 <HAL_RCC_OscConfig+0x2cc>)
 800133a:	681a      	ldr	r2, [r3, #0]
 800133c:	05d2      	lsls	r2, r2, #23
 800133e:	d502      	bpl.n	8001346 <HAL_RCC_OscConfig+0x4a>
 8001340:	69ea      	ldr	r2, [r5, #28]
 8001342:	2a80      	cmp	r2, #128	; 0x80
 8001344:	d153      	bne.n	80013ee <HAL_RCC_OscConfig+0xf2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8001346:	6858      	ldr	r0, [r3, #4]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001348:	f04f 42f8 	mov.w	r2, #2080374784	; 0x7c000000
 800134c:	fa92 f2a2 	rbit	r2, r2
 8001350:	fab2 f182 	clz	r1, r2
 8001354:	6a2a      	ldr	r2, [r5, #32]
 8001356:	408a      	lsls	r2, r1
 8001358:	f020 41f8 	bic.w	r1, r0, #2080374784	; 0x7c000000
 800135c:	430a      	orrs	r2, r1
 800135e:	605a      	str	r2, [r3, #4]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001360:	682b      	ldr	r3, [r5, #0]
 8001362:	0719      	lsls	r1, r3, #28
 8001364:	f100 810b 	bmi.w	800157e <HAL_RCC_OscConfig+0x282>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001368:	682b      	ldr	r3, [r5, #0]
 800136a:	069a      	lsls	r2, r3, #26
 800136c:	f100 8130 	bmi.w	80015d0 <HAL_RCC_OscConfig+0x2d4>
        }      
      } 
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001370:	682b      	ldr	r3, [r5, #0]
 8001372:	075c      	lsls	r4, r3, #29
 8001374:	d51e      	bpl.n	80013b4 <HAL_RCC_OscConfig+0xb8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8001376:	4c95      	ldr	r4, [pc, #596]	; (80015cc <HAL_RCC_OscConfig+0x2d0>)
 8001378:	6823      	ldr	r3, [r4, #0]
 800137a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800137e:	6023      	str	r3, [r4, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8001380:	f7ff f97e 	bl	8000680 <HAL_GetTick>
 8001384:	4606      	mov	r6, r0

    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8001386:	6823      	ldr	r3, [r4, #0]
 8001388:	05da      	lsls	r2, r3, #23
 800138a:	f140 8146 	bpl.w	800161a <HAL_RCC_OscConfig+0x31e>
        return HAL_TIMEOUT;
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800138e:	68ab      	ldr	r3, [r5, #8]
 8001390:	4c8d      	ldr	r4, [pc, #564]	; (80015c8 <HAL_RCC_OscConfig+0x2cc>)
 8001392:	2b01      	cmp	r3, #1
 8001394:	f040 8148 	bne.w	8001628 <HAL_RCC_OscConfig+0x32c>
 8001398:	6f23      	ldr	r3, [r4, #112]	; 0x70
 800139a:	f043 0301 	orr.w	r3, r3, #1
 800139e:	6723      	str	r3, [r4, #112]	; 0x70
      tickstart = HAL_GetTick();

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
      {
        if((int32_t) (HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80013a0:	f241 3488 	movw	r4, #5000	; 0x1388
      tickstart = HAL_GetTick();
 80013a4:	f7ff f96c 	bl	8000680 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80013a8:	4e87      	ldr	r6, [pc, #540]	; (80015c8 <HAL_RCC_OscConfig+0x2cc>)
      tickstart = HAL_GetTick();
 80013aa:	4607      	mov	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80013ac:	6f33      	ldr	r3, [r6, #112]	; 0x70
 80013ae:	079b      	lsls	r3, r3, #30
 80013b0:	f140 8160 	bpl.w	8001674 <HAL_RCC_OscConfig+0x378>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80013b4:	6a6a      	ldr	r2, [r5, #36]	; 0x24
 80013b6:	2a00      	cmp	r2, #0
 80013b8:	f040 8163 	bne.w	8001682 <HAL_RCC_OscConfig+0x386>
    else
    {
      return HAL_ERROR;
    }
  }
  return HAL_OK;
 80013bc:	2000      	movs	r0, #0
 80013be:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL1) && ((RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 80013c0:	4b81      	ldr	r3, [pc, #516]	; (80015c8 <HAL_RCC_OscConfig+0x2cc>)
 80013c2:	691a      	ldr	r2, [r3, #16]
 80013c4:	f002 0238 	and.w	r2, r2, #56	; 0x38
 80013c8:	2a10      	cmp	r2, #16
 80013ca:	d009      	beq.n	80013e0 <HAL_RCC_OscConfig+0xe4>
 80013cc:	691a      	ldr	r2, [r3, #16]
 80013ce:	f002 0238 	and.w	r2, r2, #56	; 0x38
 80013d2:	2a18      	cmp	r2, #24
 80013d4:	d10d      	bne.n	80013f2 <HAL_RCC_OscConfig+0xf6>
 80013d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80013d8:	f003 0303 	and.w	r3, r3, #3
 80013dc:	2b02      	cmp	r3, #2
 80013de:	d108      	bne.n	80013f2 <HAL_RCC_OscConfig+0xf6>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80013e0:	4b79      	ldr	r3, [pc, #484]	; (80015c8 <HAL_RCC_OscConfig+0x2cc>)
 80013e2:	681b      	ldr	r3, [r3, #0]
 80013e4:	039a      	lsls	r2, r3, #14
 80013e6:	d58e      	bpl.n	8001306 <HAL_RCC_OscConfig+0xa>
 80013e8:	686b      	ldr	r3, [r5, #4]
 80013ea:	2b00      	cmp	r3, #0
 80013ec:	d18b      	bne.n	8001306 <HAL_RCC_OscConfig+0xa>
      return HAL_ERROR;
 80013ee:	2001      	movs	r0, #1
 80013f0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80013f2:	686b      	ldr	r3, [r5, #4]
 80013f4:	4c74      	ldr	r4, [pc, #464]	; (80015c8 <HAL_RCC_OscConfig+0x2cc>)
 80013f6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80013fa:	d112      	bne.n	8001422 <HAL_RCC_OscConfig+0x126>
 80013fc:	6823      	ldr	r3, [r4, #0]
 80013fe:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001402:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8001404:	f7ff f93c 	bl	8000680 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001408:	4c6f      	ldr	r4, [pc, #444]	; (80015c8 <HAL_RCC_OscConfig+0x2cc>)
        tickstart = HAL_GetTick();
 800140a:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800140c:	6823      	ldr	r3, [r4, #0]
 800140e:	039b      	lsls	r3, r3, #14
 8001410:	f53f af79 	bmi.w	8001306 <HAL_RCC_OscConfig+0xa>
          if((int32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001414:	f7ff f934 	bl	8000680 <HAL_GetTick>
 8001418:	1b80      	subs	r0, r0, r6
 800141a:	2864      	cmp	r0, #100	; 0x64
 800141c:	d9f6      	bls.n	800140c <HAL_RCC_OscConfig+0x110>
            return HAL_TIMEOUT;
 800141e:	2003      	movs	r0, #3
 8001420:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001422:	b9a3      	cbnz	r3, 800144e <HAL_RCC_OscConfig+0x152>
 8001424:	6823      	ldr	r3, [r4, #0]
 8001426:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800142a:	6023      	str	r3, [r4, #0]
 800142c:	6823      	ldr	r3, [r4, #0]
 800142e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001432:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8001434:	f7ff f924 	bl	8000680 <HAL_GetTick>
 8001438:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800143a:	6823      	ldr	r3, [r4, #0]
 800143c:	039f      	lsls	r7, r3, #14
 800143e:	f57f af62 	bpl.w	8001306 <HAL_RCC_OscConfig+0xa>
          if((int32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001442:	f7ff f91d 	bl	8000680 <HAL_GetTick>
 8001446:	1b80      	subs	r0, r0, r6
 8001448:	2864      	cmp	r0, #100	; 0x64
 800144a:	d9f6      	bls.n	800143a <HAL_RCC_OscConfig+0x13e>
 800144c:	e7e7      	b.n	800141e <HAL_RCC_OscConfig+0x122>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800144e:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001452:	6823      	ldr	r3, [r4, #0]
 8001454:	d103      	bne.n	800145e <HAL_RCC_OscConfig+0x162>
 8001456:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800145a:	6023      	str	r3, [r4, #0]
 800145c:	e7ce      	b.n	80013fc <HAL_RCC_OscConfig+0x100>
 800145e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001462:	6023      	str	r3, [r4, #0]
 8001464:	6823      	ldr	r3, [r4, #0]
 8001466:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800146a:	e7ca      	b.n	8001402 <HAL_RCC_OscConfig+0x106>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL1) && ((RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 800146c:	4b56      	ldr	r3, [pc, #344]	; (80015c8 <HAL_RCC_OscConfig+0x2cc>)
 800146e:	68e9      	ldr	r1, [r5, #12]
 8001470:	691a      	ldr	r2, [r3, #16]
 8001472:	f012 0f38 	tst.w	r2, #56	; 0x38
 8001476:	d007      	beq.n	8001488 <HAL_RCC_OscConfig+0x18c>
 8001478:	691a      	ldr	r2, [r3, #16]
 800147a:	f002 0238 	and.w	r2, r2, #56	; 0x38
 800147e:	2a18      	cmp	r2, #24
 8001480:	d128      	bne.n	80014d4 <HAL_RCC_OscConfig+0x1d8>
 8001482:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001484:	079c      	lsls	r4, r3, #30
 8001486:	d125      	bne.n	80014d4 <HAL_RCC_OscConfig+0x1d8>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001488:	4a4f      	ldr	r2, [pc, #316]	; (80015c8 <HAL_RCC_OscConfig+0x2cc>)
 800148a:	6813      	ldr	r3, [r2, #0]
 800148c:	0758      	lsls	r0, r3, #29
 800148e:	d501      	bpl.n	8001494 <HAL_RCC_OscConfig+0x198>
 8001490:	2900      	cmp	r1, #0
 8001492:	d0ac      	beq.n	80013ee <HAL_RCC_OscConfig+0xf2>
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8001494:	6813      	ldr	r3, [r2, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001496:	4c4c      	ldr	r4, [pc, #304]	; (80015c8 <HAL_RCC_OscConfig+0x2cc>)
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8001498:	f023 0319 	bic.w	r3, r3, #25
 800149c:	430b      	orrs	r3, r1
 800149e:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 80014a0:	f7ff f8ee 	bl	8000680 <HAL_GetTick>
 80014a4:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80014a6:	6823      	ldr	r3, [r4, #0]
 80014a8:	075b      	lsls	r3, r3, #29
 80014aa:	d50d      	bpl.n	80014c8 <HAL_RCC_OscConfig+0x1cc>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80014ac:	6861      	ldr	r1, [r4, #4]
 80014ae:	f44f 337c 	mov.w	r3, #258048	; 0x3f000
 80014b2:	fa93 f3a3 	rbit	r3, r3
 80014b6:	fab3 f283 	clz	r2, r3
 80014ba:	692b      	ldr	r3, [r5, #16]
 80014bc:	4093      	lsls	r3, r2
 80014be:	f421 327c 	bic.w	r2, r1, #258048	; 0x3f000
 80014c2:	4313      	orrs	r3, r2
 80014c4:	6063      	str	r3, [r4, #4]
 80014c6:	e722      	b.n	800130e <HAL_RCC_OscConfig+0x12>
          if((int32_t) (HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80014c8:	f7ff f8da 	bl	8000680 <HAL_GetTick>
 80014cc:	1b80      	subs	r0, r0, r6
 80014ce:	2802      	cmp	r0, #2
 80014d0:	d9e9      	bls.n	80014a6 <HAL_RCC_OscConfig+0x1aa>
 80014d2:	e7a4      	b.n	800141e <HAL_RCC_OscConfig+0x122>
 80014d4:	4c3c      	ldr	r4, [pc, #240]	; (80015c8 <HAL_RCC_OscConfig+0x2cc>)
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80014d6:	6823      	ldr	r3, [r4, #0]
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80014d8:	b179      	cbz	r1, 80014fa <HAL_RCC_OscConfig+0x1fe>
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80014da:	f023 0319 	bic.w	r3, r3, #25
 80014de:	430b      	orrs	r3, r1
 80014e0:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 80014e2:	f7ff f8cd 	bl	8000680 <HAL_GetTick>
 80014e6:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80014e8:	6823      	ldr	r3, [r4, #0]
 80014ea:	075f      	lsls	r7, r3, #29
 80014ec:	d4de      	bmi.n	80014ac <HAL_RCC_OscConfig+0x1b0>
          if((int32_t) (HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80014ee:	f7ff f8c7 	bl	8000680 <HAL_GetTick>
 80014f2:	1b80      	subs	r0, r0, r6
 80014f4:	2802      	cmp	r0, #2
 80014f6:	d9f7      	bls.n	80014e8 <HAL_RCC_OscConfig+0x1ec>
 80014f8:	e791      	b.n	800141e <HAL_RCC_OscConfig+0x122>
        __HAL_RCC_HSI_DISABLE();
 80014fa:	f023 0301 	bic.w	r3, r3, #1
 80014fe:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8001500:	f7ff f8be 	bl	8000680 <HAL_GetTick>
 8001504:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001506:	6823      	ldr	r3, [r4, #0]
 8001508:	0758      	lsls	r0, r3, #29
 800150a:	f57f af00 	bpl.w	800130e <HAL_RCC_OscConfig+0x12>
          if((int32_t) (HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800150e:	f7ff f8b7 	bl	8000680 <HAL_GetTick>
 8001512:	1b80      	subs	r0, r0, r6
 8001514:	2802      	cmp	r0, #2
 8001516:	d9f6      	bls.n	8001506 <HAL_RCC_OscConfig+0x20a>
 8001518:	e781      	b.n	800141e <HAL_RCC_OscConfig+0x122>
      if((RCC_OscInitStruct->CSIState)!= RCC_CSI_OFF)
 800151a:	69eb      	ldr	r3, [r5, #28]
 800151c:	4c2a      	ldr	r4, [pc, #168]	; (80015c8 <HAL_RCC_OscConfig+0x2cc>)
 800151e:	b1eb      	cbz	r3, 800155c <HAL_RCC_OscConfig+0x260>
        __HAL_RCC_CSI_ENABLE();
 8001520:	6823      	ldr	r3, [r4, #0]
 8001522:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001526:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8001528:	f7ff f8aa 	bl	8000680 <HAL_GetTick>
 800152c:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == RESET)
 800152e:	6823      	ldr	r3, [r4, #0]
 8001530:	05df      	lsls	r7, r3, #23
 8001532:	d50d      	bpl.n	8001550 <HAL_RCC_OscConfig+0x254>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8001534:	6861      	ldr	r1, [r4, #4]
 8001536:	f04f 43f8 	mov.w	r3, #2080374784	; 0x7c000000
 800153a:	fa93 f3a3 	rbit	r3, r3
 800153e:	fab3 f283 	clz	r2, r3
 8001542:	6a2b      	ldr	r3, [r5, #32]
 8001544:	4093      	lsls	r3, r2
 8001546:	f021 42f8 	bic.w	r2, r1, #2080374784	; 0x7c000000
 800154a:	4313      	orrs	r3, r2
 800154c:	6063      	str	r3, [r4, #4]
 800154e:	e707      	b.n	8001360 <HAL_RCC_OscConfig+0x64>
          if((int32_t) (HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 8001550:	f7ff f896 	bl	8000680 <HAL_GetTick>
 8001554:	1b80      	subs	r0, r0, r6
 8001556:	2802      	cmp	r0, #2
 8001558:	d9e9      	bls.n	800152e <HAL_RCC_OscConfig+0x232>
 800155a:	e760      	b.n	800141e <HAL_RCC_OscConfig+0x122>
        __HAL_RCC_CSI_DISABLE();
 800155c:	6823      	ldr	r3, [r4, #0]
 800155e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001562:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8001564:	f7ff f88c 	bl	8000680 <HAL_GetTick>
 8001568:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != RESET)
 800156a:	6823      	ldr	r3, [r4, #0]
 800156c:	05d8      	lsls	r0, r3, #23
 800156e:	f57f aef7 	bpl.w	8001360 <HAL_RCC_OscConfig+0x64>
          if((int32_t) (HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 8001572:	f7ff f885 	bl	8000680 <HAL_GetTick>
 8001576:	1b80      	subs	r0, r0, r6
 8001578:	2802      	cmp	r0, #2
 800157a:	d9f6      	bls.n	800156a <HAL_RCC_OscConfig+0x26e>
 800157c:	e74f      	b.n	800141e <HAL_RCC_OscConfig+0x122>
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800157e:	696b      	ldr	r3, [r5, #20]
 8001580:	4c11      	ldr	r4, [pc, #68]	; (80015c8 <HAL_RCC_OscConfig+0x2cc>)
 8001582:	b183      	cbz	r3, 80015a6 <HAL_RCC_OscConfig+0x2aa>
      __HAL_RCC_LSI_ENABLE();
 8001584:	6f63      	ldr	r3, [r4, #116]	; 0x74
 8001586:	f043 0301 	orr.w	r3, r3, #1
 800158a:	6763      	str	r3, [r4, #116]	; 0x74
      tickstart = HAL_GetTick();
 800158c:	f7ff f878 	bl	8000680 <HAL_GetTick>
 8001590:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001592:	6f63      	ldr	r3, [r4, #116]	; 0x74
 8001594:	079b      	lsls	r3, r3, #30
 8001596:	f53f aee7 	bmi.w	8001368 <HAL_RCC_OscConfig+0x6c>
        if((int32_t) (HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800159a:	f7ff f871 	bl	8000680 <HAL_GetTick>
 800159e:	1b80      	subs	r0, r0, r6
 80015a0:	2802      	cmp	r0, #2
 80015a2:	d9f6      	bls.n	8001592 <HAL_RCC_OscConfig+0x296>
 80015a4:	e73b      	b.n	800141e <HAL_RCC_OscConfig+0x122>
      __HAL_RCC_LSI_DISABLE();
 80015a6:	6f63      	ldr	r3, [r4, #116]	; 0x74
 80015a8:	f023 0301 	bic.w	r3, r3, #1
 80015ac:	6763      	str	r3, [r4, #116]	; 0x74
      tickstart = HAL_GetTick();
 80015ae:	f7ff f867 	bl	8000680 <HAL_GetTick>
 80015b2:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80015b4:	6f63      	ldr	r3, [r4, #116]	; 0x74
 80015b6:	079f      	lsls	r7, r3, #30
 80015b8:	f57f aed6 	bpl.w	8001368 <HAL_RCC_OscConfig+0x6c>
        if((int32_t) (HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80015bc:	f7ff f860 	bl	8000680 <HAL_GetTick>
 80015c0:	1b80      	subs	r0, r0, r6
 80015c2:	2802      	cmp	r0, #2
 80015c4:	d9f6      	bls.n	80015b4 <HAL_RCC_OscConfig+0x2b8>
 80015c6:	e72a      	b.n	800141e <HAL_RCC_OscConfig+0x122>
 80015c8:	58024400 	.word	0x58024400
 80015cc:	58024800 	.word	0x58024800
    if((RCC_OscInitStruct->HSI48State)!= RCC_HSI48_OFF)
 80015d0:	69ab      	ldr	r3, [r5, #24]
 80015d2:	4c6e      	ldr	r4, [pc, #440]	; (800178c <HAL_RCC_OscConfig+0x490>)
 80015d4:	b183      	cbz	r3, 80015f8 <HAL_RCC_OscConfig+0x2fc>
      __HAL_RCC_HSI48_ENABLE();
 80015d6:	6823      	ldr	r3, [r4, #0]
 80015d8:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80015dc:	6023      	str	r3, [r4, #0]
      tickstart = HAL_GetTick();
 80015de:	f7ff f84f 	bl	8000680 <HAL_GetTick>
 80015e2:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 80015e4:	6823      	ldr	r3, [r4, #0]
 80015e6:	0498      	lsls	r0, r3, #18
 80015e8:	f53f aec2 	bmi.w	8001370 <HAL_RCC_OscConfig+0x74>
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 80015ec:	f7ff f848 	bl	8000680 <HAL_GetTick>
 80015f0:	1b80      	subs	r0, r0, r6
 80015f2:	2802      	cmp	r0, #2
 80015f4:	d9f6      	bls.n	80015e4 <HAL_RCC_OscConfig+0x2e8>
 80015f6:	e712      	b.n	800141e <HAL_RCC_OscConfig+0x122>
      __HAL_RCC_HSI48_DISABLE();
 80015f8:	6823      	ldr	r3, [r4, #0]
 80015fa:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80015fe:	6023      	str	r3, [r4, #0]
      tickstart = HAL_GetTick();
 8001600:	f7ff f83e 	bl	8000680 <HAL_GetTick>
 8001604:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 8001606:	6823      	ldr	r3, [r4, #0]
 8001608:	0499      	lsls	r1, r3, #18
 800160a:	f57f aeb1 	bpl.w	8001370 <HAL_RCC_OscConfig+0x74>
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 800160e:	f7ff f837 	bl	8000680 <HAL_GetTick>
 8001612:	1b80      	subs	r0, r0, r6
 8001614:	2802      	cmp	r0, #2
 8001616:	d9f6      	bls.n	8001606 <HAL_RCC_OscConfig+0x30a>
 8001618:	e701      	b.n	800141e <HAL_RCC_OscConfig+0x122>
      if((int32_t) (HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 800161a:	f7ff f831 	bl	8000680 <HAL_GetTick>
 800161e:	1b80      	subs	r0, r0, r6
 8001620:	2864      	cmp	r0, #100	; 0x64
 8001622:	f67f aeb0 	bls.w	8001386 <HAL_RCC_OscConfig+0x8a>
 8001626:	e6fa      	b.n	800141e <HAL_RCC_OscConfig+0x122>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001628:	b9b3      	cbnz	r3, 8001658 <HAL_RCC_OscConfig+0x35c>
 800162a:	6f23      	ldr	r3, [r4, #112]	; 0x70
        if((int32_t) (HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800162c:	f241 3788 	movw	r7, #5000	; 0x1388
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001630:	f023 0301 	bic.w	r3, r3, #1
 8001634:	6723      	str	r3, [r4, #112]	; 0x70
 8001636:	6f23      	ldr	r3, [r4, #112]	; 0x70
 8001638:	f023 0304 	bic.w	r3, r3, #4
 800163c:	6723      	str	r3, [r4, #112]	; 0x70
      tickstart = HAL_GetTick();
 800163e:	f7ff f81f 	bl	8000680 <HAL_GetTick>
 8001642:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001644:	6f23      	ldr	r3, [r4, #112]	; 0x70
 8001646:	0798      	lsls	r0, r3, #30
 8001648:	f57f aeb4 	bpl.w	80013b4 <HAL_RCC_OscConfig+0xb8>
        if((int32_t) (HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800164c:	f7ff f818 	bl	8000680 <HAL_GetTick>
 8001650:	1b80      	subs	r0, r0, r6
 8001652:	42b8      	cmp	r0, r7
 8001654:	d9f6      	bls.n	8001644 <HAL_RCC_OscConfig+0x348>
 8001656:	e6e2      	b.n	800141e <HAL_RCC_OscConfig+0x122>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001658:	2b05      	cmp	r3, #5
 800165a:	6f23      	ldr	r3, [r4, #112]	; 0x70
 800165c:	d103      	bne.n	8001666 <HAL_RCC_OscConfig+0x36a>
 800165e:	f043 0304 	orr.w	r3, r3, #4
 8001662:	6723      	str	r3, [r4, #112]	; 0x70
 8001664:	e698      	b.n	8001398 <HAL_RCC_OscConfig+0x9c>
 8001666:	f023 0301 	bic.w	r3, r3, #1
 800166a:	6723      	str	r3, [r4, #112]	; 0x70
 800166c:	6f23      	ldr	r3, [r4, #112]	; 0x70
 800166e:	f023 0304 	bic.w	r3, r3, #4
 8001672:	e694      	b.n	800139e <HAL_RCC_OscConfig+0xa2>
        if((int32_t) (HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001674:	f7ff f804 	bl	8000680 <HAL_GetTick>
 8001678:	1bc0      	subs	r0, r0, r7
 800167a:	42a0      	cmp	r0, r4
 800167c:	f67f ae96 	bls.w	80013ac <HAL_RCC_OscConfig+0xb0>
 8001680:	e6cd      	b.n	800141e <HAL_RCC_OscConfig+0x122>
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8001682:	4c42      	ldr	r4, [pc, #264]	; (800178c <HAL_RCC_OscConfig+0x490>)
 8001684:	6923      	ldr	r3, [r4, #16]
 8001686:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800168a:	2b18      	cmp	r3, #24
 800168c:	f43f aeaf 	beq.w	80013ee <HAL_RCC_OscConfig+0xf2>
        __HAL_RCC_PLL_DISABLE();
 8001690:	6823      	ldr	r3, [r4, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001692:	2a02      	cmp	r2, #2
        __HAL_RCC_PLL_DISABLE();
 8001694:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001698:	6023      	str	r3, [r4, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800169a:	d169      	bne.n	8001770 <HAL_RCC_OscConfig+0x474>
        tickstart = HAL_GetTick();
 800169c:	f7fe fff0 	bl	8000680 <HAL_GetTick>
 80016a0:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80016a2:	6823      	ldr	r3, [r4, #0]
 80016a4:	0199      	lsls	r1, r3, #6
 80016a6:	d45d      	bmi.n	8001764 <HAL_RCC_OscConfig+0x468>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80016a8:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80016aa:	6aaa      	ldr	r2, [r5, #40]	; 0x28
 80016ac:	f423 737c 	bic.w	r3, r3, #1008	; 0x3f0
 80016b0:	f023 0303 	bic.w	r3, r3, #3
 80016b4:	4313      	orrs	r3, r2
 80016b6:	6aea      	ldr	r2, [r5, #44]	; 0x2c
 80016b8:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
 80016bc:	62a3      	str	r3, [r4, #40]	; 0x28
 80016be:	6b6b      	ldr	r3, [r5, #52]	; 0x34
 80016c0:	6baa      	ldr	r2, [r5, #56]	; 0x38
 80016c2:	3b01      	subs	r3, #1
 80016c4:	3a01      	subs	r2, #1
 80016c6:	025b      	lsls	r3, r3, #9
 80016c8:	0412      	lsls	r2, r2, #16
 80016ca:	b29b      	uxth	r3, r3
 80016cc:	f402 02fe 	and.w	r2, r2, #8323072	; 0x7f0000
 80016d0:	4313      	orrs	r3, r2
 80016d2:	6b2a      	ldr	r2, [r5, #48]	; 0x30
 80016d4:	3a01      	subs	r2, #1
 80016d6:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80016da:	4313      	orrs	r3, r2
 80016dc:	6bea      	ldr	r2, [r5, #60]	; 0x3c
 80016de:	3a01      	subs	r2, #1
 80016e0:	0612      	lsls	r2, r2, #24
 80016e2:	f002 42fe 	and.w	r2, r2, #2130706432	; 0x7f000000
 80016e6:	4313      	orrs	r3, r2
 80016e8:	6323      	str	r3, [r4, #48]	; 0x30
 80016ea:	f64f 73f8 	movw	r3, #65528	; 0xfff8
         __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80016ee:	6b62      	ldr	r2, [r4, #52]	; 0x34
 80016f0:	fa93 f3a3 	rbit	r3, r3
 80016f4:	fab3 f183 	clz	r1, r3
 80016f8:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 80016fc:	6cab      	ldr	r3, [r5, #72]	; 0x48
 80016fe:	f022 02f8 	bic.w	r2, r2, #248	; 0xf8
 8001702:	408b      	lsls	r3, r1
 8001704:	4313      	orrs	r3, r2
 8001706:	6363      	str	r3, [r4, #52]	; 0x34
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8001708:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800170a:	6c2a      	ldr	r2, [r5, #64]	; 0x40
 800170c:	f023 030c 	bic.w	r3, r3, #12
 8001710:	4313      	orrs	r3, r2
 8001712:	62e3      	str	r3, [r4, #44]	; 0x2c
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8001714:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8001716:	6c6a      	ldr	r2, [r5, #68]	; 0x44
 8001718:	f023 0302 	bic.w	r3, r3, #2
 800171c:	4313      	orrs	r3, r2
 800171e:	62e3      	str	r3, [r4, #44]	; 0x2c
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8001720:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8001722:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001726:	62e3      	str	r3, [r4, #44]	; 0x2c
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8001728:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800172a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800172e:	62e3      	str	r3, [r4, #44]	; 0x2c
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8001730:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8001732:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001736:	62e3      	str	r3, [r4, #44]	; 0x2c
         __HAL_RCC_PLLFRACN_ENABLE();
 8001738:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800173a:	f043 0301 	orr.w	r3, r3, #1
 800173e:	62e3      	str	r3, [r4, #44]	; 0x2c
        __HAL_RCC_PLL_ENABLE();
 8001740:	6823      	ldr	r3, [r4, #0]
 8001742:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001746:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8001748:	f7fe ff9a 	bl	8000680 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800174c:	4c0f      	ldr	r4, [pc, #60]	; (800178c <HAL_RCC_OscConfig+0x490>)
        tickstart = HAL_GetTick();
 800174e:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001750:	6823      	ldr	r3, [r4, #0]
 8001752:	019a      	lsls	r2, r3, #6
 8001754:	f53f ae32 	bmi.w	80013bc <HAL_RCC_OscConfig+0xc0>
          if((int32_t) (HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001758:	f7fe ff92 	bl	8000680 <HAL_GetTick>
 800175c:	1b40      	subs	r0, r0, r5
 800175e:	2802      	cmp	r0, #2
 8001760:	d9f6      	bls.n	8001750 <HAL_RCC_OscConfig+0x454>
 8001762:	e65c      	b.n	800141e <HAL_RCC_OscConfig+0x122>
          if((int32_t) (HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001764:	f7fe ff8c 	bl	8000680 <HAL_GetTick>
 8001768:	1b80      	subs	r0, r0, r6
 800176a:	2802      	cmp	r0, #2
 800176c:	d999      	bls.n	80016a2 <HAL_RCC_OscConfig+0x3a6>
 800176e:	e656      	b.n	800141e <HAL_RCC_OscConfig+0x122>
        tickstart = HAL_GetTick();
 8001770:	f7fe ff86 	bl	8000680 <HAL_GetTick>
 8001774:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001776:	6823      	ldr	r3, [r4, #0]
 8001778:	019b      	lsls	r3, r3, #6
 800177a:	f57f ae1f 	bpl.w	80013bc <HAL_RCC_OscConfig+0xc0>
          if((int32_t) (HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800177e:	f7fe ff7f 	bl	8000680 <HAL_GetTick>
 8001782:	1b40      	subs	r0, r0, r5
 8001784:	2802      	cmp	r0, #2
 8001786:	d9f6      	bls.n	8001776 <HAL_RCC_OscConfig+0x47a>
 8001788:	e649      	b.n	800141e <HAL_RCC_OscConfig+0x122>
 800178a:	bf00      	nop
 800178c:	58024400 	.word	0x58024400

08001790 <HAL_RCC_GetSysClockFreq>:
 uint32_t pllp = 1, pllsource = 0, pllm = 1 ,pllfracen =0 , hsivalue = 0;
 float fracn1=0, pllvco = 0;
 uint32_t sysclockfreq = 0;
  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001790:	4b48      	ldr	r3, [pc, #288]	; (80018b4 <HAL_RCC_GetSysClockFreq+0x124>)
 8001792:	691a      	ldr	r2, [r3, #16]
 8001794:	f002 0238 	and.w	r2, r2, #56	; 0x38
 8001798:	2a10      	cmp	r2, #16
{
 800179a:	b510      	push	{r4, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800179c:	d00e      	beq.n	80017bc <HAL_RCC_GetSysClockFreq+0x2c>
 800179e:	2a18      	cmp	r2, #24
 80017a0:	d00e      	beq.n	80017c0 <HAL_RCC_GetSysClockFreq+0x30>
 80017a2:	2a00      	cmp	r2, #0
 80017a4:	f040 8084 	bne.w	80018b0 <HAL_RCC_GetSysClockFreq+0x120>
  {
  case 0x00:  /* HSI used as system clock source */
  
   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80017a8:	681a      	ldr	r2, [r3, #0]
 80017aa:	4843      	ldr	r0, [pc, #268]	; (80018b8 <HAL_RCC_GetSysClockFreq+0x128>)
 80017ac:	f012 0f20 	tst.w	r2, #32
 80017b0:	d07f      	beq.n	80018b2 <HAL_RCC_GetSysClockFreq+0x122>
      {
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80017b2:	681b      	ldr	r3, [r3, #0]
 80017b4:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 80017b8:	40d8      	lsrs	r0, r3
 80017ba:	bd10      	pop	{r4, pc}
  case 0x08:  /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
    break;

  case 0x10:  /* HSE used as system clock  source */
    sysclockfreq = HSE_VALUE;
 80017bc:	483f      	ldr	r0, [pc, #252]	; (80018bc <HAL_RCC_GetSysClockFreq+0x12c>)
 80017be:	bd10      	pop	{r4, pc}
  case 0x18:  /* PLL1 used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80017c0:	6a9c      	ldr	r4, [r3, #40]	; 0x28
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 80017c2:	6a98      	ldr	r0, [r3, #40]	; 0x28
    pllfracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 80017c4:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
    fracn1 = (pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 80017c6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 80017c8:	f3c0 1005 	ubfx	r0, r0, #4, #6
    pllfracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 80017cc:	f001 0101 	and.w	r1, r1, #1
 80017d0:	eddf 5a3b 	vldr	s11, [pc, #236]	; 80018c0 <HAL_RCC_GetSysClockFreq+0x130>
    fracn1 = (pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 80017d4:	f3c2 02cc 	ubfx	r2, r2, #3, #13
 80017d8:	4351      	muls	r1, r2
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80017da:	f004 0203 	and.w	r2, r4, #3
    fracn1 = (pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 80017de:	ee07 1a90 	vmov	s15, r1

    switch (pllsource)
 80017e2:	2a01      	cmp	r2, #1
    fracn1 = (pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 80017e4:	eeb8 6ae7 	vcvt.f32.s32	s12, s15
 80017e8:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
    switch (pllsource)
 80017ec:	d002      	beq.n	80017f4 <HAL_RCC_GetSysClockFreq+0x64>
 80017ee:	d30e      	bcc.n	800180e <HAL_RCC_GetSysClockFreq+0x7e>
 80017f0:	2a02      	cmp	r2, #2
 80017f2:	d04c      	beq.n	800188e <HAL_RCC_GetSysClockFreq+0xfe>
    case 0x02:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * ((RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/0x2000) +1 );
      break;

    default:
      pllvco = (CSI_VALUE / pllm) * ((RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/0x2000) +1 );
 80017f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017f6:	4a33      	ldr	r2, [pc, #204]	; (80018c4 <HAL_RCC_GetSysClockFreq+0x134>)
 80017f8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80017fc:	ee07 3a10 	vmov	s14, r3
 8001800:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8001804:	eea6 7a25 	vfma.f32	s14, s12, s11
 8001808:	ee37 7a27 	vadd.f32	s14, s14, s15
 800180c:	e04b      	b.n	80018a6 <HAL_RCC_GetSysClockFreq+0x116>
     if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800180e:	681a      	ldr	r2, [r3, #0]
 8001810:	f012 0f20 	tst.w	r2, #32
 8001814:	4a28      	ldr	r2, [pc, #160]	; (80018b8 <HAL_RCC_GetSysClockFreq+0x128>)
 8001816:	d026      	beq.n	8001866 <HAL_RCC_GetSysClockFreq+0xd6>
        hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8001818:	6819      	ldr	r1, [r3, #0]
        pllvco = ( hsivalue / pllm) * ((RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/0x2000) +1 );
 800181a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
        hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800181c:	f3c1 01c1 	ubfx	r1, r1, #3, #2
        pllvco = ( hsivalue / pllm) * ((RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/0x2000) +1 );
 8001820:	f3c3 0308 	ubfx	r3, r3, #0, #9
        hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8001824:	40ca      	lsrs	r2, r1
        pllvco = ( hsivalue / pllm) * ((RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/0x2000) +1 );
 8001826:	fbb2 f2f0 	udiv	r2, r2, r0
 800182a:	ee07 2a10 	vmov	s14, r2
 800182e:	eef8 6ac7 	vcvt.f32.s32	s13, s14
 8001832:	ee07 3a10 	vmov	s14, r3
 8001836:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800183a:	eea6 7a25 	vfma.f32	s14, s12, s11
 800183e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001842:	ee66 7a87 	vmul.f32	s15, s13, s14
      break;
    }
    pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1 ) ;
 8001846:	4b1b      	ldr	r3, [pc, #108]	; (80018b4 <HAL_RCC_GetSysClockFreq+0x124>)
 8001848:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800184a:	f3c3 2346 	ubfx	r3, r3, #9, #7
 800184e:	3301      	adds	r3, #1
    sysclockfreq =  (uint32_t)(pllvco/pllp);
 8001850:	ee07 3a10 	vmov	s14, r3
 8001854:	eef8 6ac7 	vcvt.f32.s32	s13, s14
 8001858:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800185c:	eefc 7ac7 	vcvt.u32.f32	s15, s14
 8001860:	ee17 0a90 	vmov	r0, s15
 8001864:	bd10      	pop	{r4, pc}
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/0x2000) +1 );
 8001866:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001868:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800186c:	ee07 3a10 	vmov	s14, r3
 8001870:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8001874:	fbb2 f3f0 	udiv	r3, r2, r0
 8001878:	eea6 7a25 	vfma.f32	s14, s12, s11
 800187c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001880:	ee07 3a90 	vmov	s15, r3
      pllvco = (CSI_VALUE / pllm) * ((RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/0x2000) +1 );
 8001884:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001888:	ee67 7a27 	vmul.f32	s15, s14, s15
 800188c:	e7db      	b.n	8001846 <HAL_RCC_GetSysClockFreq+0xb6>
      pllvco = (HSE_VALUE / pllm) * ((RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/0x2000) +1 );
 800188e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001890:	4a0a      	ldr	r2, [pc, #40]	; (80018bc <HAL_RCC_GetSysClockFreq+0x12c>)
 8001892:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001896:	ee07 3a10 	vmov	s14, r3
 800189a:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800189e:	eea6 7a25 	vfma.f32	s14, s12, s11
 80018a2:	ee37 7a27 	vadd.f32	s14, s14, s15
      pllvco = (CSI_VALUE / pllm) * ((RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/0x2000) +1 );
 80018a6:	fbb2 f2f0 	udiv	r2, r2, r0
 80018aa:	ee07 2a90 	vmov	s15, r2
 80018ae:	e7e9      	b.n	8001884 <HAL_RCC_GetSysClockFreq+0xf4>
    sysclockfreq = CSI_VALUE;
 80018b0:	4804      	ldr	r0, [pc, #16]	; (80018c4 <HAL_RCC_GetSysClockFreq+0x134>)
    sysclockfreq = CSI_VALUE;
    break;
  }

  return sysclockfreq;
}
 80018b2:	bd10      	pop	{r4, pc}
 80018b4:	58024400 	.word	0x58024400
 80018b8:	03d09000 	.word	0x03d09000
 80018bc:	01312d00 	.word	0x01312d00
 80018c0:	39000000 	.word	0x39000000
 80018c4:	003d0900 	.word	0x003d0900

080018c8 <HAL_RCC_ClockConfig>:
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 80018c8:	4a68      	ldr	r2, [pc, #416]	; (8001a6c <HAL_RCC_ClockConfig+0x1a4>)
 80018ca:	6813      	ldr	r3, [r2, #0]
 80018cc:	f003 0307 	and.w	r3, r3, #7
 80018d0:	428b      	cmp	r3, r1
{
 80018d2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80018d6:	4604      	mov	r4, r0
 80018d8:	460d      	mov	r5, r1
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 80018da:	d342      	bcc.n	8001962 <HAL_RCC_ClockConfig+0x9a>
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80018dc:	6822      	ldr	r2, [r4, #0]
 80018de:	0797      	lsls	r7, r2, #30
 80018e0:	d44c      	bmi.n	800197c <HAL_RCC_ClockConfig+0xb4>
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80018e2:	07d6      	lsls	r6, r2, #31
 80018e4:	d452      	bmi.n	800198c <HAL_RCC_ClockConfig+0xc4>
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 80018e6:	4a61      	ldr	r2, [pc, #388]	; (8001a6c <HAL_RCC_ClockConfig+0x1a4>)
 80018e8:	6813      	ldr	r3, [r2, #0]
 80018ea:	f003 0307 	and.w	r3, r3, #7
 80018ee:	429d      	cmp	r5, r3
 80018f0:	f0c0 80a8 	bcc.w	8001a44 <HAL_RCC_ClockConfig+0x17c>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80018f4:	6822      	ldr	r2, [r4, #0]
 80018f6:	0755      	lsls	r5, r2, #29
 80018f8:	f100 80af 	bmi.w	8001a5a <HAL_RCC_ClockConfig+0x192>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80018fc:	0710      	lsls	r0, r2, #28
 80018fe:	d506      	bpl.n	800190e <HAL_RCC_ClockConfig+0x46>
    MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8001900:	495b      	ldr	r1, [pc, #364]	; (8001a70 <HAL_RCC_ClockConfig+0x1a8>)
 8001902:	6960      	ldr	r0, [r4, #20]
 8001904:	69cb      	ldr	r3, [r1, #28]
 8001906:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800190a:	4303      	orrs	r3, r0
 800190c:	61cb      	str	r3, [r1, #28]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800190e:	06d1      	lsls	r1, r2, #27
 8001910:	d506      	bpl.n	8001920 <HAL_RCC_ClockConfig+0x58>
    MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8001912:	4957      	ldr	r1, [pc, #348]	; (8001a70 <HAL_RCC_ClockConfig+0x1a8>)
 8001914:	69a0      	ldr	r0, [r4, #24]
 8001916:	69cb      	ldr	r3, [r1, #28]
 8001918:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800191c:	4303      	orrs	r3, r0
 800191e:	61cb      	str	r3, [r1, #28]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8001920:	0693      	lsls	r3, r2, #26
 8001922:	d506      	bpl.n	8001932 <HAL_RCC_ClockConfig+0x6a>
    MODIFY_REG(RCC->D3CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB4CLKDivider) );
 8001924:	4a52      	ldr	r2, [pc, #328]	; (8001a70 <HAL_RCC_ClockConfig+0x1a8>)
 8001926:	69e1      	ldr	r1, [r4, #28]
 8001928:	6a13      	ldr	r3, [r2, #32]
 800192a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800192e:	430b      	orrs	r3, r1
 8001930:	6213      	str	r3, [r2, #32]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> POSITION_VAL(RCC_D1CFGR_D1CPRE_0)];
 8001932:	f7ff ff2d 	bl	8001790 <HAL_RCC_GetSysClockFreq>
 8001936:	4b4e      	ldr	r3, [pc, #312]	; (8001a70 <HAL_RCC_ClockConfig+0x1a8>)
 8001938:	f44f 7280 	mov.w	r2, #256	; 0x100
 800193c:	699b      	ldr	r3, [r3, #24]
 800193e:	fa92 f2a2 	rbit	r2, r2
 8001942:	fab2 f282 	clz	r2, r2
 8001946:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 800194a:	40d3      	lsrs	r3, r2
 800194c:	4a49      	ldr	r2, [pc, #292]	; (8001a74 <HAL_RCC_ClockConfig+0x1ac>)
 800194e:	5cd3      	ldrb	r3, [r2, r3]
 8001950:	40d8      	lsrs	r0, r3
 8001952:	4b49      	ldr	r3, [pc, #292]	; (8001a78 <HAL_RCC_ClockConfig+0x1b0>)
 8001954:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 8001956:	200f      	movs	r0, #15
 8001958:	f7fe fe52 	bl	8000600 <HAL_InitTick>
  return HAL_OK;
 800195c:	2000      	movs	r0, #0
}
 800195e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001962:	6813      	ldr	r3, [r2, #0]
 8001964:	f023 0307 	bic.w	r3, r3, #7
 8001968:	430b      	orrs	r3, r1
 800196a:	6013      	str	r3, [r2, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800196c:	6813      	ldr	r3, [r2, #0]
 800196e:	f003 0307 	and.w	r3, r3, #7
 8001972:	4299      	cmp	r1, r3
 8001974:	d0b2      	beq.n	80018dc <HAL_RCC_ClockConfig+0x14>
      return HAL_ERROR;
 8001976:	2001      	movs	r0, #1
 8001978:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800197c:	493c      	ldr	r1, [pc, #240]	; (8001a70 <HAL_RCC_ClockConfig+0x1a8>)
 800197e:	68e0      	ldr	r0, [r4, #12]
 8001980:	698b      	ldr	r3, [r1, #24]
 8001982:	f023 030f 	bic.w	r3, r3, #15
 8001986:	4303      	orrs	r3, r0
 8001988:	618b      	str	r3, [r1, #24]
 800198a:	e7aa      	b.n	80018e2 <HAL_RCC_ClockConfig+0x1a>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 800198c:	4b38      	ldr	r3, [pc, #224]	; (8001a70 <HAL_RCC_ClockConfig+0x1a8>)
 800198e:	68a1      	ldr	r1, [r4, #8]
 8001990:	699a      	ldr	r2, [r3, #24]
 8001992:	f422 6270 	bic.w	r2, r2, #3840	; 0xf00
 8001996:	430a      	orrs	r2, r1
 8001998:	619a      	str	r2, [r3, #24]
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800199a:	6861      	ldr	r1, [r4, #4]
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800199c:	681a      	ldr	r2, [r3, #0]
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800199e:	2902      	cmp	r1, #2
 80019a0:	d11d      	bne.n	80019de <HAL_RCC_ClockConfig+0x116>
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80019a2:	f412 3f00 	tst.w	r2, #131072	; 0x20000
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80019a6:	d0e6      	beq.n	8001976 <HAL_RCC_ClockConfig+0xae>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80019a8:	691a      	ldr	r2, [r3, #16]
          if((int32_t) (HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80019aa:	f241 3888 	movw	r8, #5000	; 0x1388
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_HSE)
 80019ae:	4f30      	ldr	r7, [pc, #192]	; (8001a70 <HAL_RCC_ClockConfig+0x1a8>)
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80019b0:	f022 0207 	bic.w	r2, r2, #7
 80019b4:	430a      	orrs	r2, r1
 80019b6:	611a      	str	r2, [r3, #16]
      tickstart = HAL_GetTick();
 80019b8:	f7fe fe62 	bl	8000680 <HAL_GetTick>
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80019bc:	6863      	ldr	r3, [r4, #4]
      tickstart = HAL_GetTick();
 80019be:	4606      	mov	r6, r0
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80019c0:	2b02      	cmp	r3, #2
 80019c2:	d119      	bne.n	80019f8 <HAL_RCC_ClockConfig+0x130>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_HSE)
 80019c4:	693b      	ldr	r3, [r7, #16]
 80019c6:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80019ca:	2b10      	cmp	r3, #16
 80019cc:	d08b      	beq.n	80018e6 <HAL_RCC_ClockConfig+0x1e>
          if((int32_t) (HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80019ce:	f7fe fe57 	bl	8000680 <HAL_GetTick>
 80019d2:	1b80      	subs	r0, r0, r6
 80019d4:	4540      	cmp	r0, r8
 80019d6:	d9f5      	bls.n	80019c4 <HAL_RCC_ClockConfig+0xfc>
            return HAL_TIMEOUT;
 80019d8:	2003      	movs	r0, #3
 80019da:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80019de:	2903      	cmp	r1, #3
 80019e0:	d102      	bne.n	80019e8 <HAL_RCC_ClockConfig+0x120>
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80019e2:	f012 7f00 	tst.w	r2, #33554432	; 0x2000000
 80019e6:	e7de      	b.n	80019a6 <HAL_RCC_ClockConfig+0xde>
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 80019e8:	2901      	cmp	r1, #1
 80019ea:	d102      	bne.n	80019f2 <HAL_RCC_ClockConfig+0x12a>
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == RESET)
 80019ec:	f412 7f80 	tst.w	r2, #256	; 0x100
 80019f0:	e7d9      	b.n	80019a6 <HAL_RCC_ClockConfig+0xde>
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80019f2:	f012 0f04 	tst.w	r2, #4
 80019f6:	e7d6      	b.n	80019a6 <HAL_RCC_ClockConfig+0xde>
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80019f8:	2b03      	cmp	r3, #3
 80019fa:	d10b      	bne.n	8001a14 <HAL_RCC_ClockConfig+0x14c>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 80019fc:	693b      	ldr	r3, [r7, #16]
 80019fe:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8001a02:	2b18      	cmp	r3, #24
 8001a04:	f43f af6f 	beq.w	80018e6 <HAL_RCC_ClockConfig+0x1e>
          if((int32_t) (HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001a08:	f7fe fe3a 	bl	8000680 <HAL_GetTick>
 8001a0c:	1b80      	subs	r0, r0, r6
 8001a0e:	4540      	cmp	r0, r8
 8001a10:	d9f4      	bls.n	80019fc <HAL_RCC_ClockConfig+0x134>
 8001a12:	e7e1      	b.n	80019d8 <HAL_RCC_ClockConfig+0x110>
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8001a14:	2b01      	cmp	r3, #1
 8001a16:	d110      	bne.n	8001a3a <HAL_RCC_ClockConfig+0x172>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_CSI)
 8001a18:	693b      	ldr	r3, [r7, #16]
 8001a1a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8001a1e:	2b08      	cmp	r3, #8
 8001a20:	f43f af61 	beq.w	80018e6 <HAL_RCC_ClockConfig+0x1e>
          if((int32_t) (HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001a24:	f7fe fe2c 	bl	8000680 <HAL_GetTick>
 8001a28:	1b80      	subs	r0, r0, r6
 8001a2a:	4540      	cmp	r0, r8
 8001a2c:	d9f4      	bls.n	8001a18 <HAL_RCC_ClockConfig+0x150>
 8001a2e:	e7d3      	b.n	80019d8 <HAL_RCC_ClockConfig+0x110>
          if((int32_t) (HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001a30:	f7fe fe26 	bl	8000680 <HAL_GetTick>
 8001a34:	1b80      	subs	r0, r0, r6
 8001a36:	4540      	cmp	r0, r8
 8001a38:	d8ce      	bhi.n	80019d8 <HAL_RCC_ClockConfig+0x110>
        while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_HSI)
 8001a3a:	693b      	ldr	r3, [r7, #16]
 8001a3c:	f013 0f38 	tst.w	r3, #56	; 0x38
 8001a40:	d1f6      	bne.n	8001a30 <HAL_RCC_ClockConfig+0x168>
 8001a42:	e750      	b.n	80018e6 <HAL_RCC_ClockConfig+0x1e>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001a44:	6813      	ldr	r3, [r2, #0]
 8001a46:	f023 0307 	bic.w	r3, r3, #7
 8001a4a:	432b      	orrs	r3, r5
 8001a4c:	6013      	str	r3, [r2, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001a4e:	6813      	ldr	r3, [r2, #0]
 8001a50:	f003 0307 	and.w	r3, r3, #7
 8001a54:	429d      	cmp	r5, r3
 8001a56:	d18e      	bne.n	8001976 <HAL_RCC_ClockConfig+0xae>
 8001a58:	e74c      	b.n	80018f4 <HAL_RCC_ClockConfig+0x2c>
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8001a5a:	4905      	ldr	r1, [pc, #20]	; (8001a70 <HAL_RCC_ClockConfig+0x1a8>)
 8001a5c:	6920      	ldr	r0, [r4, #16]
 8001a5e:	698b      	ldr	r3, [r1, #24]
 8001a60:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001a64:	4303      	orrs	r3, r0
 8001a66:	618b      	str	r3, [r1, #24]
 8001a68:	e748      	b.n	80018fc <HAL_RCC_ClockConfig+0x34>
 8001a6a:	bf00      	nop
 8001a6c:	52002000 	.word	0x52002000
 8001a70:	58024400 	.word	0x58024400
 8001a74:	08005f3b 	.word	0x08005f3b
 8001a78:	20000048 	.word	0x20000048

08001a7c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001a7c:	b508      	push	{r3, lr}
  SystemD2Clock = (HAL_RCCEx_GetD1SysClockFreq() >> D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> POSITION_VAL(RCC_D1CFGR_HPRE_0)]);
 8001a7e:	f000 fed5 	bl	800282c <HAL_RCCEx_GetD1SysClockFreq>
 8001a82:	4b08      	ldr	r3, [pc, #32]	; (8001aa4 <HAL_RCC_GetHCLKFreq+0x28>)
 8001a84:	2201      	movs	r2, #1
 8001a86:	699b      	ldr	r3, [r3, #24]
 8001a88:	fa92 f2a2 	rbit	r2, r2
 8001a8c:	fab2 f282 	clz	r2, r2
 8001a90:	f003 030f 	and.w	r3, r3, #15
 8001a94:	40d3      	lsrs	r3, r2
 8001a96:	4a04      	ldr	r2, [pc, #16]	; (8001aa8 <HAL_RCC_GetHCLKFreq+0x2c>)
 8001a98:	5cd3      	ldrb	r3, [r2, r3]
 8001a9a:	40d8      	lsrs	r0, r3
 8001a9c:	4b03      	ldr	r3, [pc, #12]	; (8001aac <HAL_RCC_GetHCLKFreq+0x30>)
 8001a9e:	6018      	str	r0, [r3, #0]
  return SystemD2Clock;
}
 8001aa0:	bd08      	pop	{r3, pc}
 8001aa2:	bf00      	nop
 8001aa4:	58024400 	.word	0x58024400
 8001aa8:	08005f3b 	.word	0x08005f3b
 8001aac:	2000004c 	.word	0x2000004c

08001ab0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001ab0:	b508      	push	{r3, lr}
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1)>> POSITION_VAL(RCC_D2CFGR_D2PPRE1_0)]);
 8001ab2:	f7ff ffe3 	bl	8001a7c <HAL_RCC_GetHCLKFreq>
 8001ab6:	4b07      	ldr	r3, [pc, #28]	; (8001ad4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001ab8:	2210      	movs	r2, #16
 8001aba:	69db      	ldr	r3, [r3, #28]
 8001abc:	fa92 f2a2 	rbit	r2, r2
 8001ac0:	fab2 f282 	clz	r2, r2
 8001ac4:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8001ac8:	40d3      	lsrs	r3, r2
 8001aca:	4a03      	ldr	r2, [pc, #12]	; (8001ad8 <HAL_RCC_GetPCLK1Freq+0x28>)
 8001acc:	5cd3      	ldrb	r3, [r2, r3]
}
 8001ace:	40d8      	lsrs	r0, r3
 8001ad0:	bd08      	pop	{r3, pc}
 8001ad2:	bf00      	nop
 8001ad4:	58024400 	.word	0x58024400
 8001ad8:	08005f3b 	.word	0x08005f3b

08001adc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001adc:	b508      	push	{r3, lr}
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2)>> POSITION_VAL(RCC_D2CFGR_D2PPRE2_0)]);
 8001ade:	f7ff ffcd 	bl	8001a7c <HAL_RCC_GetHCLKFreq>
 8001ae2:	4b07      	ldr	r3, [pc, #28]	; (8001b00 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001ae4:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001ae8:	69db      	ldr	r3, [r3, #28]
 8001aea:	fa92 f2a2 	rbit	r2, r2
 8001aee:	fab2 f282 	clz	r2, r2
 8001af2:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8001af6:	40d3      	lsrs	r3, r2
 8001af8:	4a02      	ldr	r2, [pc, #8]	; (8001b04 <HAL_RCC_GetPCLK2Freq+0x28>)
 8001afa:	5cd3      	ldrb	r3, [r2, r3]
}
 8001afc:	40d8      	lsrs	r0, r3
 8001afe:	bd08      	pop	{r3, pc}
 8001b00:	58024400 	.word	0x58024400
 8001b04:	08005f3b 	.word	0x08005f3b

08001b08 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8001b08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_RCC_PLL2P_VALUE(pll2->PLL2P));
  assert_param(IS_RCC_PLL2R_VALUE(pll2->PLL2R));
  assert_param(IS_RCC_PLL2Q_VALUE(pll2->PLL2Q));

  /* Check that PLL2 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8001b0a:	4c31      	ldr	r4, [pc, #196]	; (8001bd0 <RCCEx_PLL2_Config+0xc8>)
{
 8001b0c:	4606      	mov	r6, r0
 8001b0e:	460d      	mov	r5, r1
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8001b10:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8001b12:	f003 0303 	and.w	r3, r3, #3
 8001b16:	2b03      	cmp	r3, #3
 8001b18:	d058      	beq.n	8001bcc <RCCEx_PLL2_Config+0xc4>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8001b1a:	6823      	ldr	r3, [r4, #0]
 8001b1c:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8001b20:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001b22:	f7fe fdad 	bl	8000680 <HAL_GetTick>
 8001b26:	4607      	mov	r7, r0

    /* Wait till PLL is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != RESET)
 8001b28:	6823      	ldr	r3, [r4, #0]
 8001b2a:	011a      	lsls	r2, r3, #4
 8001b2c:	d43a      	bmi.n	8001ba4 <RCCEx_PLL2_Config+0x9c>
        return HAL_TIMEOUT;
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8001b2e:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8001b30:	6832      	ldr	r2, [r6, #0]
 8001b32:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 8001b36:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
 8001b3a:	62a3      	str	r3, [r4, #40]	; 0x28
 8001b3c:	68b3      	ldr	r3, [r6, #8]
 8001b3e:	68f2      	ldr	r2, [r6, #12]
 8001b40:	3b01      	subs	r3, #1
 8001b42:	3a01      	subs	r2, #1
 8001b44:	025b      	lsls	r3, r3, #9
 8001b46:	0412      	lsls	r2, r2, #16
 8001b48:	b29b      	uxth	r3, r3
 8001b4a:	f402 02fe 	and.w	r2, r2, #8323072	; 0x7f0000
 8001b4e:	4313      	orrs	r3, r2
 8001b50:	6872      	ldr	r2, [r6, #4]
 8001b52:	3a01      	subs	r2, #1
 8001b54:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001b58:	4313      	orrs	r3, r2
 8001b5a:	6932      	ldr	r2, [r6, #16]
 8001b5c:	3a01      	subs	r2, #1
 8001b5e:	0612      	lsls	r2, r2, #24
 8001b60:	f002 42fe 	and.w	r2, r2, #2130706432	; 0x7f000000
 8001b64:	4313      	orrs	r3, r2
 8001b66:	63a3      	str	r3, [r4, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8001b68:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8001b6a:	6972      	ldr	r2, [r6, #20]
 8001b6c:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8001b70:	4313      	orrs	r3, r2
 8001b72:	62e3      	str	r3, [r4, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8001b74:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8001b76:	69b2      	ldr	r2, [r6, #24]
 8001b78:	f023 0320 	bic.w	r3, r3, #32
 8001b7c:	4313      	orrs	r3, r2
 8001b7e:	62e3      	str	r3, [r4, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if(Divider == DIVIDER_P_UPDATE)
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8001b80:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    if(Divider == DIVIDER_P_UPDATE)
 8001b82:	b9b5      	cbnz	r5, 8001bb2 <RCCEx_PLL2_Config+0xaa>
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8001b84:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8001b88:	62e3      	str	r3, [r4, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8001b8a:	4c11      	ldr	r4, [pc, #68]	; (8001bd0 <RCCEx_PLL2_Config+0xc8>)
 8001b8c:	6823      	ldr	r3, [r4, #0]
 8001b8e:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8001b92:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001b94:	f7fe fd74 	bl	8000680 <HAL_GetTick>
 8001b98:	4605      	mov	r5, r0

    /* Wait till PLL2 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == RESET)
 8001b9a:	6823      	ldr	r3, [r4, #0]
 8001b9c:	011b      	lsls	r3, r3, #4
 8001b9e:	d50f      	bpl.n	8001bc0 <RCCEx_PLL2_Config+0xb8>
    }

  }


  return status;
 8001ba0:	2000      	movs	r0, #0
 8001ba2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if((int32_t) (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 8001ba4:	f7fe fd6c 	bl	8000680 <HAL_GetTick>
 8001ba8:	1bc0      	subs	r0, r0, r7
 8001baa:	2802      	cmp	r0, #2
 8001bac:	d9bc      	bls.n	8001b28 <RCCEx_PLL2_Config+0x20>
        return HAL_TIMEOUT;
 8001bae:	2003      	movs	r0, #3
 8001bb0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    else if(Divider == DIVIDER_Q_UPDATE)
 8001bb2:	2d01      	cmp	r5, #1
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8001bb4:	bf0c      	ite	eq
 8001bb6:	f443 1380 	orreq.w	r3, r3, #1048576	; 0x100000
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8001bba:	f443 1300 	orrne.w	r3, r3, #2097152	; 0x200000
 8001bbe:	e7e3      	b.n	8001b88 <RCCEx_PLL2_Config+0x80>
      if((int32_t) (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 8001bc0:	f7fe fd5e 	bl	8000680 <HAL_GetTick>
 8001bc4:	1b40      	subs	r0, r0, r5
 8001bc6:	2802      	cmp	r0, #2
 8001bc8:	d9e7      	bls.n	8001b9a <RCCEx_PLL2_Config+0x92>
 8001bca:	e7f0      	b.n	8001bae <RCCEx_PLL2_Config+0xa6>
    return HAL_ERROR;
 8001bcc:	2001      	movs	r0, #1
}
 8001bce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001bd0:	58024400 	.word	0x58024400

08001bd4 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8001bd4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_RCC_PLL3P_VALUE(pll3->PLL3P));
  assert_param(IS_RCC_PLL3R_VALUE(pll3->PLL3R));
  assert_param(IS_RCC_PLL3Q_VALUE(pll3->PLL3Q));

  /* Check that PLL3 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8001bd6:	4c31      	ldr	r4, [pc, #196]	; (8001c9c <RCCEx_PLL3_Config+0xc8>)
{
 8001bd8:	4606      	mov	r6, r0
 8001bda:	460d      	mov	r5, r1
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8001bdc:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8001bde:	f003 0303 	and.w	r3, r3, #3
 8001be2:	2b03      	cmp	r3, #3
 8001be4:	d058      	beq.n	8001c98 <RCCEx_PLL3_Config+0xc4>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8001be6:	6823      	ldr	r3, [r4, #0]
 8001be8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001bec:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001bee:	f7fe fd47 	bl	8000680 <HAL_GetTick>
 8001bf2:	4607      	mov	r7, r0
    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != RESET)
 8001bf4:	6823      	ldr	r3, [r4, #0]
 8001bf6:	009a      	lsls	r2, r3, #2
 8001bf8:	d43a      	bmi.n	8001c70 <RCCEx_PLL3_Config+0x9c>
        return HAL_TIMEOUT;
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8001bfa:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8001bfc:	6832      	ldr	r2, [r6, #0]
 8001bfe:	f023 737c 	bic.w	r3, r3, #66060288	; 0x3f00000
 8001c02:	ea43 5302 	orr.w	r3, r3, r2, lsl #20
 8001c06:	62a3      	str	r3, [r4, #40]	; 0x28
 8001c08:	68b3      	ldr	r3, [r6, #8]
 8001c0a:	68f2      	ldr	r2, [r6, #12]
 8001c0c:	3b01      	subs	r3, #1
 8001c0e:	3a01      	subs	r2, #1
 8001c10:	025b      	lsls	r3, r3, #9
 8001c12:	0412      	lsls	r2, r2, #16
 8001c14:	b29b      	uxth	r3, r3
 8001c16:	f402 02fe 	and.w	r2, r2, #8323072	; 0x7f0000
 8001c1a:	4313      	orrs	r3, r2
 8001c1c:	6872      	ldr	r2, [r6, #4]
 8001c1e:	3a01      	subs	r2, #1
 8001c20:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001c24:	4313      	orrs	r3, r2
 8001c26:	6932      	ldr	r2, [r6, #16]
 8001c28:	3a01      	subs	r2, #1
 8001c2a:	0612      	lsls	r2, r2, #24
 8001c2c:	f002 42fe 	and.w	r2, r2, #2130706432	; 0x7f000000
 8001c30:	4313      	orrs	r3, r2
 8001c32:	6423      	str	r3, [r4, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8001c34:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8001c36:	6972      	ldr	r2, [r6, #20]
 8001c38:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8001c3c:	4313      	orrs	r3, r2
 8001c3e:	62e3      	str	r3, [r4, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8001c40:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8001c42:	69b2      	ldr	r2, [r6, #24]
 8001c44:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8001c48:	4313      	orrs	r3, r2
 8001c4a:	62e3      	str	r3, [r4, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if(Divider == DIVIDER_P_UPDATE)
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8001c4c:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    if(Divider == DIVIDER_P_UPDATE)
 8001c4e:	b9b5      	cbnz	r5, 8001c7e <RCCEx_PLL3_Config+0xaa>
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8001c50:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8001c54:	62e3      	str	r3, [r4, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8001c56:	4c11      	ldr	r4, [pc, #68]	; (8001c9c <RCCEx_PLL3_Config+0xc8>)
 8001c58:	6823      	ldr	r3, [r4, #0]
 8001c5a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001c5e:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001c60:	f7fe fd0e 	bl	8000680 <HAL_GetTick>
 8001c64:	4605      	mov	r5, r0

    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == RESET)
 8001c66:	6823      	ldr	r3, [r4, #0]
 8001c68:	009b      	lsls	r3, r3, #2
 8001c6a:	d50f      	bpl.n	8001c8c <RCCEx_PLL3_Config+0xb8>
    }

  }


  return status;
 8001c6c:	2000      	movs	r0, #0
 8001c6e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if((int32_t) (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 8001c70:	f7fe fd06 	bl	8000680 <HAL_GetTick>
 8001c74:	1bc0      	subs	r0, r0, r7
 8001c76:	2802      	cmp	r0, #2
 8001c78:	d9bc      	bls.n	8001bf4 <RCCEx_PLL3_Config+0x20>
        return HAL_TIMEOUT;
 8001c7a:	2003      	movs	r0, #3
 8001c7c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    else if(Divider == DIVIDER_Q_UPDATE)
 8001c7e:	2d01      	cmp	r5, #1
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8001c80:	bf0c      	ite	eq
 8001c82:	f443 0300 	orreq.w	r3, r3, #8388608	; 0x800000
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8001c86:	f043 7380 	orrne.w	r3, r3, #16777216	; 0x1000000
 8001c8a:	e7e3      	b.n	8001c54 <RCCEx_PLL3_Config+0x80>
      if((int32_t) (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 8001c8c:	f7fe fcf8 	bl	8000680 <HAL_GetTick>
 8001c90:	1b40      	subs	r0, r0, r5
 8001c92:	2802      	cmp	r0, #2
 8001c94:	d9e7      	bls.n	8001c66 <RCCEx_PLL3_Config+0x92>
 8001c96:	e7f0      	b.n	8001c7a <RCCEx_PLL3_Config+0xa6>
    return HAL_ERROR;
 8001c98:	2001      	movs	r0, #1
}
 8001c9a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001c9c:	58024400 	.word	0x58024400

08001ca0 <HAL_RCCEx_PeriphCLKConfig>:
{
 8001ca0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8001ca4:	6804      	ldr	r4, [r0, #0]
{
 8001ca6:	4605      	mov	r5, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8001ca8:	f014 6000 	ands.w	r0, r4, #134217728	; 0x8000000
 8001cac:	d014      	beq.n	8001cd8 <HAL_RCCEx_PeriphCLKConfig+0x38>
    switch(PeriphClkInit->SpdifrxClockSelection)
 8001cae:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8001cb0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8001cb4:	d018      	beq.n	8001ce8 <HAL_RCCEx_PeriphCLKConfig+0x48>
 8001cb6:	d802      	bhi.n	8001cbe <HAL_RCCEx_PeriphCLKConfig+0x1e>
 8001cb8:	b183      	cbz	r3, 8001cdc <HAL_RCCEx_PeriphCLKConfig+0x3c>
      ret = HAL_ERROR;
 8001cba:	2401      	movs	r4, #1
 8001cbc:	e01b      	b.n	8001cf6 <HAL_RCCEx_PeriphCLKConfig+0x56>
    switch(PeriphClkInit->SpdifrxClockSelection)
 8001cbe:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8001cc2:	d023      	beq.n	8001d0c <HAL_RCCEx_PeriphCLKConfig+0x6c>
 8001cc4:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8001cc8:	d1f7      	bne.n	8001cba <HAL_RCCEx_PeriphCLKConfig+0x1a>
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8001cca:	4aa6      	ldr	r2, [pc, #664]	; (8001f64 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8001ccc:	6e69      	ldr	r1, [r5, #100]	; 0x64
 8001cce:	6d13      	ldr	r3, [r2, #80]	; 0x50
 8001cd0:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8001cd4:	430b      	orrs	r3, r1
 8001cd6:	6513      	str	r3, [r2, #80]	; 0x50
 8001cd8:	2400      	movs	r4, #0
 8001cda:	e00c      	b.n	8001cf6 <HAL_RCCEx_PeriphCLKConfig+0x56>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8001cdc:	4aa1      	ldr	r2, [pc, #644]	; (8001f64 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8001cde:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8001ce0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001ce4:	62d3      	str	r3, [r2, #44]	; 0x2c
      break;
 8001ce6:	e7f0      	b.n	8001cca <HAL_RCCEx_PeriphCLKConfig+0x2a>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8001ce8:	2102      	movs	r1, #2
 8001cea:	1d28      	adds	r0, r5, #4
 8001cec:	f7ff ff0c 	bl	8001b08 <RCCEx_PLL2_Config>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8001cf0:	4604      	mov	r4, r0
    if(ret == HAL_OK)
 8001cf2:	2800      	cmp	r0, #0
 8001cf4:	d0e9      	beq.n	8001cca <HAL_RCCEx_PeriphCLKConfig+0x2a>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8001cf6:	682b      	ldr	r3, [r5, #0]
 8001cf8:	05de      	lsls	r6, r3, #23
 8001cfa:	d53c      	bpl.n	8001d76 <HAL_RCCEx_PeriphCLKConfig+0xd6>
    switch(PeriphClkInit->Sai1ClockSelection)
 8001cfc:	6d6b      	ldr	r3, [r5, #84]	; 0x54
 8001cfe:	2b04      	cmp	r3, #4
 8001d00:	d834      	bhi.n	8001d6c <HAL_RCCEx_PeriphCLKConfig+0xcc>
 8001d02:	e8df f003 	tbb	[pc, r3]
 8001d06:	1009      	.short	0x1009
 8001d08:	0e2d      	.short	0x0e2d
 8001d0a:	0e          	.byte	0x0e
 8001d0b:	00          	.byte	0x00
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8001d0c:	2102      	movs	r1, #2
 8001d0e:	f105 0024 	add.w	r0, r5, #36	; 0x24
 8001d12:	f7ff ff5f 	bl	8001bd4 <RCCEx_PLL3_Config>
 8001d16:	e7eb      	b.n	8001cf0 <HAL_RCCEx_PeriphCLKConfig+0x50>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8001d18:	4a92      	ldr	r2, [pc, #584]	; (8001f64 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8001d1a:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8001d1c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001d20:	62d3      	str	r3, [r2, #44]	; 0x2c
    switch(PeriphClkInit->Sai1ClockSelection)
 8001d22:	4626      	mov	r6, r4
 8001d24:	e004      	b.n	8001d30 <HAL_RCCEx_PeriphCLKConfig+0x90>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8001d26:	2100      	movs	r1, #0
 8001d28:	1d28      	adds	r0, r5, #4
 8001d2a:	f7ff feed 	bl	8001b08 <RCCEx_PLL2_Config>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8001d2e:	4606      	mov	r6, r0
    if(ret == HAL_OK)
 8001d30:	b9ee      	cbnz	r6, 8001d6e <HAL_RCCEx_PeriphCLKConfig+0xce>
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8001d32:	4a8c      	ldr	r2, [pc, #560]	; (8001f64 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8001d34:	6d69      	ldr	r1, [r5, #84]	; 0x54
 8001d36:	6d13      	ldr	r3, [r2, #80]	; 0x50
 8001d38:	f023 0307 	bic.w	r3, r3, #7
 8001d3c:	430b      	orrs	r3, r1
 8001d3e:	6513      	str	r3, [r2, #80]	; 0x50
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8001d40:	682b      	ldr	r3, [r5, #0]
 8001d42:	0598      	lsls	r0, r3, #22
 8001d44:	d527      	bpl.n	8001d96 <HAL_RCCEx_PeriphCLKConfig+0xf6>
    switch(PeriphClkInit->Sai23ClockSelection)
 8001d46:	6dab      	ldr	r3, [r5, #88]	; 0x58
 8001d48:	2b80      	cmp	r3, #128	; 0x80
 8001d4a:	d043      	beq.n	8001dd4 <HAL_RCCEx_PeriphCLKConfig+0x134>
 8001d4c:	d815      	bhi.n	8001d7a <HAL_RCCEx_PeriphCLKConfig+0xda>
 8001d4e:	2b00      	cmp	r3, #0
 8001d50:	d034      	beq.n	8001dbc <HAL_RCCEx_PeriphCLKConfig+0x11c>
 8001d52:	2b40      	cmp	r3, #64	; 0x40
 8001d54:	d038      	beq.n	8001dc8 <HAL_RCCEx_PeriphCLKConfig+0x128>
      ret = HAL_ERROR;
 8001d56:	2601      	movs	r6, #1
      status |= ret;
 8001d58:	ea44 0006 	orr.w	r0, r4, r6
 8001d5c:	b2c4      	uxtb	r4, r0
 8001d5e:	e01a      	b.n	8001d96 <HAL_RCCEx_PeriphCLKConfig+0xf6>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8001d60:	2100      	movs	r1, #0
 8001d62:	f105 0024 	add.w	r0, r5, #36	; 0x24
 8001d66:	f7ff ff35 	bl	8001bd4 <RCCEx_PLL3_Config>
 8001d6a:	e7e0      	b.n	8001d2e <HAL_RCCEx_PeriphCLKConfig+0x8e>
      ret = HAL_ERROR;
 8001d6c:	2601      	movs	r6, #1
      status |= ret;
 8001d6e:	ea44 0006 	orr.w	r0, r4, r6
 8001d72:	b2c4      	uxtb	r4, r0
 8001d74:	e7e4      	b.n	8001d40 <HAL_RCCEx_PeriphCLKConfig+0xa0>
 8001d76:	4626      	mov	r6, r4
 8001d78:	e7e2      	b.n	8001d40 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    switch(PeriphClkInit->Sai23ClockSelection)
 8001d7a:	2bc0      	cmp	r3, #192	; 0xc0
 8001d7c:	d002      	beq.n	8001d84 <HAL_RCCEx_PeriphCLKConfig+0xe4>
 8001d7e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001d82:	d1e8      	bne.n	8001d56 <HAL_RCCEx_PeriphCLKConfig+0xb6>
    if(ret == HAL_OK)
 8001d84:	2e00      	cmp	r6, #0
 8001d86:	d1e7      	bne.n	8001d58 <HAL_RCCEx_PeriphCLKConfig+0xb8>
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8001d88:	4a76      	ldr	r2, [pc, #472]	; (8001f64 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8001d8a:	6da9      	ldr	r1, [r5, #88]	; 0x58
 8001d8c:	6d13      	ldr	r3, [r2, #80]	; 0x50
 8001d8e:	f423 73e0 	bic.w	r3, r3, #448	; 0x1c0
 8001d92:	430b      	orrs	r3, r1
 8001d94:	6513      	str	r3, [r2, #80]	; 0x50
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8001d96:	682b      	ldr	r3, [r5, #0]
 8001d98:	0559      	lsls	r1, r3, #21
 8001d9a:	d531      	bpl.n	8001e00 <HAL_RCCEx_PeriphCLKConfig+0x160>
    switch(PeriphClkInit->Sai4AClockSelection)
 8001d9c:	f8d5 30a4 	ldr.w	r3, [r5, #164]	; 0xa4
 8001da0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001da4:	d04b      	beq.n	8001e3e <HAL_RCCEx_PeriphCLKConfig+0x19e>
 8001da6:	d81b      	bhi.n	8001de0 <HAL_RCCEx_PeriphCLKConfig+0x140>
 8001da8:	2b00      	cmp	r3, #0
 8001daa:	d03c      	beq.n	8001e26 <HAL_RCCEx_PeriphCLKConfig+0x186>
 8001dac:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8001db0:	d03f      	beq.n	8001e32 <HAL_RCCEx_PeriphCLKConfig+0x192>
      ret = HAL_ERROR;
 8001db2:	2601      	movs	r6, #1
      status |= ret;
 8001db4:	ea44 0006 	orr.w	r0, r4, r6
 8001db8:	b2c4      	uxtb	r4, r0
 8001dba:	e021      	b.n	8001e00 <HAL_RCCEx_PeriphCLKConfig+0x160>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8001dbc:	4a69      	ldr	r2, [pc, #420]	; (8001f64 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8001dbe:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8001dc0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001dc4:	62d3      	str	r3, [r2, #44]	; 0x2c
      break;
 8001dc6:	e7dd      	b.n	8001d84 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8001dc8:	2100      	movs	r1, #0
 8001dca:	1d28      	adds	r0, r5, #4
 8001dcc:	f7ff fe9c 	bl	8001b08 <RCCEx_PLL2_Config>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8001dd0:	4606      	mov	r6, r0
      break;
 8001dd2:	e7d7      	b.n	8001d84 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8001dd4:	2100      	movs	r1, #0
 8001dd6:	f105 0024 	add.w	r0, r5, #36	; 0x24
 8001dda:	f7ff fefb 	bl	8001bd4 <RCCEx_PLL3_Config>
 8001dde:	e7f7      	b.n	8001dd0 <HAL_RCCEx_PeriphCLKConfig+0x130>
    switch(PeriphClkInit->Sai4AClockSelection)
 8001de0:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8001de4:	d002      	beq.n	8001dec <HAL_RCCEx_PeriphCLKConfig+0x14c>
 8001de6:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8001dea:	d1e2      	bne.n	8001db2 <HAL_RCCEx_PeriphCLKConfig+0x112>
    if(ret == HAL_OK)
 8001dec:	2e00      	cmp	r6, #0
 8001dee:	d1e1      	bne.n	8001db4 <HAL_RCCEx_PeriphCLKConfig+0x114>
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8001df0:	4a5c      	ldr	r2, [pc, #368]	; (8001f64 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8001df2:	f8d5 10a4 	ldr.w	r1, [r5, #164]	; 0xa4
 8001df6:	6d93      	ldr	r3, [r2, #88]	; 0x58
 8001df8:	f423 0360 	bic.w	r3, r3, #14680064	; 0xe00000
 8001dfc:	430b      	orrs	r3, r1
 8001dfe:	6593      	str	r3, [r2, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8001e00:	682b      	ldr	r3, [r5, #0]
 8001e02:	051a      	lsls	r2, r3, #20
 8001e04:	d531      	bpl.n	8001e6a <HAL_RCCEx_PeriphCLKConfig+0x1ca>
    switch(PeriphClkInit->Sai4BClockSelection)
 8001e06:	f8d5 30a8 	ldr.w	r3, [r5, #168]	; 0xa8
 8001e0a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8001e0e:	d045      	beq.n	8001e9c <HAL_RCCEx_PeriphCLKConfig+0x1fc>
 8001e10:	d81b      	bhi.n	8001e4a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8001e12:	2b00      	cmp	r3, #0
 8001e14:	d036      	beq.n	8001e84 <HAL_RCCEx_PeriphCLKConfig+0x1e4>
 8001e16:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001e1a:	d039      	beq.n	8001e90 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
      ret = HAL_ERROR;
 8001e1c:	2601      	movs	r6, #1
      status |= ret;
 8001e1e:	ea44 0006 	orr.w	r0, r4, r6
 8001e22:	b2c4      	uxtb	r4, r0
 8001e24:	e021      	b.n	8001e6a <HAL_RCCEx_PeriphCLKConfig+0x1ca>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8001e26:	4a4f      	ldr	r2, [pc, #316]	; (8001f64 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8001e28:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8001e2a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001e2e:	62d3      	str	r3, [r2, #44]	; 0x2c
      break;
 8001e30:	e7dc      	b.n	8001dec <HAL_RCCEx_PeriphCLKConfig+0x14c>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8001e32:	2100      	movs	r1, #0
 8001e34:	1d28      	adds	r0, r5, #4
 8001e36:	f7ff fe67 	bl	8001b08 <RCCEx_PLL2_Config>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8001e3a:	4606      	mov	r6, r0
      break;
 8001e3c:	e7d6      	b.n	8001dec <HAL_RCCEx_PeriphCLKConfig+0x14c>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8001e3e:	2100      	movs	r1, #0
 8001e40:	f105 0024 	add.w	r0, r5, #36	; 0x24
 8001e44:	f7ff fec6 	bl	8001bd4 <RCCEx_PLL3_Config>
 8001e48:	e7f7      	b.n	8001e3a <HAL_RCCEx_PeriphCLKConfig+0x19a>
    switch(PeriphClkInit->Sai4BClockSelection)
 8001e4a:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8001e4e:	d002      	beq.n	8001e56 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 8001e50:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8001e54:	d1e2      	bne.n	8001e1c <HAL_RCCEx_PeriphCLKConfig+0x17c>
    if(ret == HAL_OK)
 8001e56:	2e00      	cmp	r6, #0
 8001e58:	d1e1      	bne.n	8001e1e <HAL_RCCEx_PeriphCLKConfig+0x17e>
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8001e5a:	4a42      	ldr	r2, [pc, #264]	; (8001f64 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8001e5c:	f8d5 10a8 	ldr.w	r1, [r5, #168]	; 0xa8
 8001e60:	6d93      	ldr	r3, [r2, #88]	; 0x58
 8001e62:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001e66:	430b      	orrs	r3, r1
 8001e68:	6593      	str	r3, [r2, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8001e6a:	682b      	ldr	r3, [r5, #0]
 8001e6c:	019b      	lsls	r3, r3, #6
 8001e6e:	d528      	bpl.n	8001ec2 <HAL_RCCEx_PeriphCLKConfig+0x222>
    switch(PeriphClkInit->QspiClockSelection)
 8001e70:	6cab      	ldr	r3, [r5, #72]	; 0x48
 8001e72:	2b10      	cmp	r3, #16
 8001e74:	d037      	beq.n	8001ee6 <HAL_RCCEx_PeriphCLKConfig+0x246>
 8001e76:	d817      	bhi.n	8001ea8 <HAL_RCCEx_PeriphCLKConfig+0x208>
 8001e78:	b1d3      	cbz	r3, 8001eb0 <HAL_RCCEx_PeriphCLKConfig+0x210>
      ret = HAL_ERROR;
 8001e7a:	2601      	movs	r6, #1
      status |= ret;
 8001e7c:	ea44 0006 	orr.w	r0, r4, r6
 8001e80:	b2c4      	uxtb	r4, r0
 8001e82:	e01e      	b.n	8001ec2 <HAL_RCCEx_PeriphCLKConfig+0x222>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8001e84:	4a37      	ldr	r2, [pc, #220]	; (8001f64 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8001e86:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8001e88:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001e8c:	62d3      	str	r3, [r2, #44]	; 0x2c
      break;
 8001e8e:	e7e2      	b.n	8001e56 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8001e90:	2100      	movs	r1, #0
 8001e92:	1d28      	adds	r0, r5, #4
 8001e94:	f7ff fe38 	bl	8001b08 <RCCEx_PLL2_Config>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8001e98:	4606      	mov	r6, r0
      break;
 8001e9a:	e7dc      	b.n	8001e56 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8001e9c:	2100      	movs	r1, #0
 8001e9e:	f105 0024 	add.w	r0, r5, #36	; 0x24
 8001ea2:	f7ff fe97 	bl	8001bd4 <RCCEx_PLL3_Config>
 8001ea6:	e7f7      	b.n	8001e98 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
    switch(PeriphClkInit->QspiClockSelection)
 8001ea8:	2b20      	cmp	r3, #32
 8001eaa:	d022      	beq.n	8001ef2 <HAL_RCCEx_PeriphCLKConfig+0x252>
 8001eac:	2b30      	cmp	r3, #48	; 0x30
 8001eae:	d1e4      	bne.n	8001e7a <HAL_RCCEx_PeriphCLKConfig+0x1da>
    if(ret == HAL_OK)
 8001eb0:	2e00      	cmp	r6, #0
 8001eb2:	d1e3      	bne.n	8001e7c <HAL_RCCEx_PeriphCLKConfig+0x1dc>
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8001eb4:	4a2b      	ldr	r2, [pc, #172]	; (8001f64 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8001eb6:	6ca9      	ldr	r1, [r5, #72]	; 0x48
 8001eb8:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 8001eba:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8001ebe:	430b      	orrs	r3, r1
 8001ec0:	64d3      	str	r3, [r2, #76]	; 0x4c
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8001ec2:	682b      	ldr	r3, [r5, #0]
 8001ec4:	04df      	lsls	r7, r3, #19
 8001ec6:	d529      	bpl.n	8001f1c <HAL_RCCEx_PeriphCLKConfig+0x27c>
    switch(PeriphClkInit->Spi123ClockSelection)
 8001ec8:	6deb      	ldr	r3, [r5, #92]	; 0x5c
 8001eca:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001ece:	d042      	beq.n	8001f56 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
 8001ed0:	d815      	bhi.n	8001efe <HAL_RCCEx_PeriphCLKConfig+0x25e>
 8001ed2:	2b00      	cmp	r3, #0
 8001ed4:	d033      	beq.n	8001f3e <HAL_RCCEx_PeriphCLKConfig+0x29e>
 8001ed6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001eda:	d036      	beq.n	8001f4a <HAL_RCCEx_PeriphCLKConfig+0x2aa>
      ret = HAL_ERROR;
 8001edc:	2601      	movs	r6, #1
      status |= ret;
 8001ede:	ea44 0006 	orr.w	r0, r4, r6
 8001ee2:	b2c4      	uxtb	r4, r0
 8001ee4:	e01a      	b.n	8001f1c <HAL_RCCEx_PeriphCLKConfig+0x27c>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8001ee6:	4a1f      	ldr	r2, [pc, #124]	; (8001f64 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8001ee8:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8001eea:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001eee:	62d3      	str	r3, [r2, #44]	; 0x2c
      break;
 8001ef0:	e7de      	b.n	8001eb0 <HAL_RCCEx_PeriphCLKConfig+0x210>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8001ef2:	2102      	movs	r1, #2
 8001ef4:	1d28      	adds	r0, r5, #4
 8001ef6:	f7ff fe07 	bl	8001b08 <RCCEx_PLL2_Config>
 8001efa:	4606      	mov	r6, r0
      break;
 8001efc:	e7d8      	b.n	8001eb0 <HAL_RCCEx_PeriphCLKConfig+0x210>
    switch(PeriphClkInit->Spi123ClockSelection)
 8001efe:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8001f02:	d002      	beq.n	8001f0a <HAL_RCCEx_PeriphCLKConfig+0x26a>
 8001f04:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8001f08:	d1e8      	bne.n	8001edc <HAL_RCCEx_PeriphCLKConfig+0x23c>
    if(ret == HAL_OK)
 8001f0a:	2e00      	cmp	r6, #0
 8001f0c:	d1e7      	bne.n	8001ede <HAL_RCCEx_PeriphCLKConfig+0x23e>
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8001f0e:	4a15      	ldr	r2, [pc, #84]	; (8001f64 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8001f10:	6de9      	ldr	r1, [r5, #92]	; 0x5c
 8001f12:	6d13      	ldr	r3, [r2, #80]	; 0x50
 8001f14:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8001f18:	430b      	orrs	r3, r1
 8001f1a:	6513      	str	r3, [r2, #80]	; 0x50
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8001f1c:	682b      	ldr	r3, [r5, #0]
 8001f1e:	0498      	lsls	r0, r3, #18
 8001f20:	d534      	bpl.n	8001f8c <HAL_RCCEx_PeriphCLKConfig+0x2ec>
    switch(PeriphClkInit->Spi45ClockSelection)
 8001f22:	6e2b      	ldr	r3, [r5, #96]	; 0x60
 8001f24:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8001f28:	d048      	beq.n	8001fbc <HAL_RCCEx_PeriphCLKConfig+0x31c>
 8001f2a:	d81d      	bhi.n	8001f68 <HAL_RCCEx_PeriphCLKConfig+0x2c8>
 8001f2c:	b32b      	cbz	r3, 8001f7a <HAL_RCCEx_PeriphCLKConfig+0x2da>
 8001f2e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001f32:	d03d      	beq.n	8001fb0 <HAL_RCCEx_PeriphCLKConfig+0x310>
      ret = HAL_ERROR;
 8001f34:	2601      	movs	r6, #1
      status |= ret;
 8001f36:	ea44 0006 	orr.w	r0, r4, r6
 8001f3a:	b2c4      	uxtb	r4, r0
 8001f3c:	e026      	b.n	8001f8c <HAL_RCCEx_PeriphCLKConfig+0x2ec>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8001f3e:	4a09      	ldr	r2, [pc, #36]	; (8001f64 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8001f40:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8001f42:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001f46:	62d3      	str	r3, [r2, #44]	; 0x2c
      break;
 8001f48:	e7df      	b.n	8001f0a <HAL_RCCEx_PeriphCLKConfig+0x26a>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8001f4a:	2100      	movs	r1, #0
 8001f4c:	1d28      	adds	r0, r5, #4
 8001f4e:	f7ff fddb 	bl	8001b08 <RCCEx_PLL2_Config>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8001f52:	4606      	mov	r6, r0
      break;
 8001f54:	e7d9      	b.n	8001f0a <HAL_RCCEx_PeriphCLKConfig+0x26a>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8001f56:	2100      	movs	r1, #0
 8001f58:	f105 0024 	add.w	r0, r5, #36	; 0x24
 8001f5c:	f7ff fe3a 	bl	8001bd4 <RCCEx_PLL3_Config>
 8001f60:	e7f7      	b.n	8001f52 <HAL_RCCEx_PeriphCLKConfig+0x2b2>
 8001f62:	bf00      	nop
 8001f64:	58024400 	.word	0x58024400
    switch(PeriphClkInit->Spi45ClockSelection)
 8001f68:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8001f6c:	d005      	beq.n	8001f7a <HAL_RCCEx_PeriphCLKConfig+0x2da>
 8001f6e:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001f72:	d002      	beq.n	8001f7a <HAL_RCCEx_PeriphCLKConfig+0x2da>
 8001f74:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8001f78:	d1dc      	bne.n	8001f34 <HAL_RCCEx_PeriphCLKConfig+0x294>
    if(ret == HAL_OK)
 8001f7a:	2e00      	cmp	r6, #0
 8001f7c:	d1db      	bne.n	8001f36 <HAL_RCCEx_PeriphCLKConfig+0x296>
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8001f7e:	4aa0      	ldr	r2, [pc, #640]	; (8002200 <HAL_RCCEx_PeriphCLKConfig+0x560>)
 8001f80:	6e29      	ldr	r1, [r5, #96]	; 0x60
 8001f82:	6d13      	ldr	r3, [r2, #80]	; 0x50
 8001f84:	f423 23e0 	bic.w	r3, r3, #458752	; 0x70000
 8001f88:	430b      	orrs	r3, r1
 8001f8a:	6513      	str	r3, [r2, #80]	; 0x50
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8001f8c:	682b      	ldr	r3, [r5, #0]
 8001f8e:	0459      	lsls	r1, r3, #17
 8001f90:	d52d      	bpl.n	8001fee <HAL_RCCEx_PeriphCLKConfig+0x34e>
    switch(PeriphClkInit->Spi6ClockSelection)
 8001f92:	f8d5 30ac 	ldr.w	r3, [r5, #172]	; 0xac
 8001f96:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8001f9a:	d04c      	beq.n	8002036 <HAL_RCCEx_PeriphCLKConfig+0x396>
 8001f9c:	d814      	bhi.n	8001fc8 <HAL_RCCEx_PeriphCLKConfig+0x328>
 8001f9e:	b1e3      	cbz	r3, 8001fda <HAL_RCCEx_PeriphCLKConfig+0x33a>
 8001fa0:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8001fa4:	d041      	beq.n	800202a <HAL_RCCEx_PeriphCLKConfig+0x38a>
      ret = HAL_ERROR;
 8001fa6:	2601      	movs	r6, #1
      status |= ret;
 8001fa8:	ea44 0006 	orr.w	r0, r4, r6
 8001fac:	b2c4      	uxtb	r4, r0
 8001fae:	e01e      	b.n	8001fee <HAL_RCCEx_PeriphCLKConfig+0x34e>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8001fb0:	2101      	movs	r1, #1
 8001fb2:	1d28      	adds	r0, r5, #4
 8001fb4:	f7ff fda8 	bl	8001b08 <RCCEx_PLL2_Config>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8001fb8:	4606      	mov	r6, r0
      break;
 8001fba:	e7de      	b.n	8001f7a <HAL_RCCEx_PeriphCLKConfig+0x2da>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8001fbc:	2101      	movs	r1, #1
 8001fbe:	f105 0024 	add.w	r0, r5, #36	; 0x24
 8001fc2:	f7ff fe07 	bl	8001bd4 <RCCEx_PLL3_Config>
 8001fc6:	e7f7      	b.n	8001fb8 <HAL_RCCEx_PeriphCLKConfig+0x318>
    switch(PeriphClkInit->Spi6ClockSelection)
 8001fc8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001fcc:	d005      	beq.n	8001fda <HAL_RCCEx_PeriphCLKConfig+0x33a>
 8001fce:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001fd2:	d002      	beq.n	8001fda <HAL_RCCEx_PeriphCLKConfig+0x33a>
 8001fd4:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8001fd8:	d1e5      	bne.n	8001fa6 <HAL_RCCEx_PeriphCLKConfig+0x306>
    if(ret == HAL_OK)
 8001fda:	2e00      	cmp	r6, #0
 8001fdc:	d1e4      	bne.n	8001fa8 <HAL_RCCEx_PeriphCLKConfig+0x308>
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8001fde:	4a88      	ldr	r2, [pc, #544]	; (8002200 <HAL_RCCEx_PeriphCLKConfig+0x560>)
 8001fe0:	f8d5 10ac 	ldr.w	r1, [r5, #172]	; 0xac
 8001fe4:	6d93      	ldr	r3, [r2, #88]	; 0x58
 8001fe6:	f023 43e0 	bic.w	r3, r3, #1879048192	; 0x70000000
 8001fea:	430b      	orrs	r3, r1
 8001fec:	6593      	str	r3, [r2, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8001fee:	682b      	ldr	r3, [r5, #0]
 8001ff0:	041a      	lsls	r2, r3, #16
 8001ff2:	d50f      	bpl.n	8002014 <HAL_RCCEx_PeriphCLKConfig+0x374>
    switch(PeriphClkInit->FdcanClockSelection)
 8001ff4:	6eeb      	ldr	r3, [r5, #108]	; 0x6c
 8001ff6:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8001ffa:	d022      	beq.n	8002042 <HAL_RCCEx_PeriphCLKConfig+0x3a2>
 8001ffc:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002000:	d025      	beq.n	800204e <HAL_RCCEx_PeriphCLKConfig+0x3ae>
 8002002:	bb53      	cbnz	r3, 800205a <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    if(ret == HAL_OK)
 8002004:	bb56      	cbnz	r6, 800205c <HAL_RCCEx_PeriphCLKConfig+0x3bc>
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8002006:	4a7e      	ldr	r2, [pc, #504]	; (8002200 <HAL_RCCEx_PeriphCLKConfig+0x560>)
 8002008:	6ee9      	ldr	r1, [r5, #108]	; 0x6c
 800200a:	6d13      	ldr	r3, [r2, #80]	; 0x50
 800200c:	f023 5340 	bic.w	r3, r3, #805306368	; 0x30000000
 8002010:	430b      	orrs	r3, r1
 8002012:	6513      	str	r3, [r2, #80]	; 0x50
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8002014:	682b      	ldr	r3, [r5, #0]
 8002016:	01db      	lsls	r3, r3, #7
 8002018:	d532      	bpl.n	8002080 <HAL_RCCEx_PeriphCLKConfig+0x3e0>
    switch(PeriphClkInit->FmcClockSelection)
 800201a:	6c6b      	ldr	r3, [r5, #68]	; 0x44
 800201c:	2b03      	cmp	r3, #3
 800201e:	f200 808a 	bhi.w	8002136 <HAL_RCCEx_PeriphCLKConfig+0x496>
 8002022:	e8df f003 	tbb	[pc, r3]
 8002026:	1f24      	.short	0x1f24
 8002028:	2482      	.short	0x2482
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 800202a:	2101      	movs	r1, #1
 800202c:	1d28      	adds	r0, r5, #4
 800202e:	f7ff fd6b 	bl	8001b08 <RCCEx_PLL2_Config>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8002032:	4606      	mov	r6, r0
      break;
 8002034:	e7d1      	b.n	8001fda <HAL_RCCEx_PeriphCLKConfig+0x33a>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8002036:	2101      	movs	r1, #1
 8002038:	f105 0024 	add.w	r0, r5, #36	; 0x24
 800203c:	f7ff fdca 	bl	8001bd4 <RCCEx_PLL3_Config>
 8002040:	e7f7      	b.n	8002032 <HAL_RCCEx_PeriphCLKConfig+0x392>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002042:	4a6f      	ldr	r2, [pc, #444]	; (8002200 <HAL_RCCEx_PeriphCLKConfig+0x560>)
 8002044:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8002046:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800204a:	62d3      	str	r3, [r2, #44]	; 0x2c
      break;
 800204c:	e7da      	b.n	8002004 <HAL_RCCEx_PeriphCLKConfig+0x364>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 800204e:	2101      	movs	r1, #1
 8002050:	1d28      	adds	r0, r5, #4
 8002052:	f7ff fd59 	bl	8001b08 <RCCEx_PLL2_Config>
 8002056:	4606      	mov	r6, r0
      break;
 8002058:	e7d4      	b.n	8002004 <HAL_RCCEx_PeriphCLKConfig+0x364>
      ret = HAL_ERROR;
 800205a:	2601      	movs	r6, #1
      status |= ret;
 800205c:	ea44 0006 	orr.w	r0, r4, r6
 8002060:	b2c4      	uxtb	r4, r0
 8002062:	e7d7      	b.n	8002014 <HAL_RCCEx_PeriphCLKConfig+0x374>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002064:	4a66      	ldr	r2, [pc, #408]	; (8002200 <HAL_RCCEx_PeriphCLKConfig+0x560>)
 8002066:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8002068:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800206c:	62d3      	str	r3, [r2, #44]	; 0x2c
    if(ret == HAL_OK)
 800206e:	2e00      	cmp	r6, #0
 8002070:	d162      	bne.n	8002138 <HAL_RCCEx_PeriphCLKConfig+0x498>
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8002072:	4a63      	ldr	r2, [pc, #396]	; (8002200 <HAL_RCCEx_PeriphCLKConfig+0x560>)
 8002074:	6c69      	ldr	r1, [r5, #68]	; 0x44
 8002076:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 8002078:	f023 0303 	bic.w	r3, r3, #3
 800207c:	430b      	orrs	r3, r1
 800207e:	64d3      	str	r3, [r2, #76]	; 0x4c
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002080:	682b      	ldr	r3, [r5, #0]
 8002082:	025f      	lsls	r7, r3, #9
 8002084:	d542      	bpl.n	800210c <HAL_RCCEx_PeriphCLKConfig+0x46c>
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002086:	4f5f      	ldr	r7, [pc, #380]	; (8002204 <HAL_RCCEx_PeriphCLKConfig+0x564>)
 8002088:	683b      	ldr	r3, [r7, #0]
 800208a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800208e:	603b      	str	r3, [r7, #0]
    tickstart = HAL_GetTick();
 8002090:	f7fe faf6 	bl	8000680 <HAL_GetTick>
 8002094:	4680      	mov	r8, r0
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8002096:	683b      	ldr	r3, [r7, #0]
 8002098:	05d8      	lsls	r0, r3, #23
 800209a:	d551      	bpl.n	8002140 <HAL_RCCEx_PeriphCLKConfig+0x4a0>
    if(ret == HAL_OK)
 800209c:	2e00      	cmp	r6, #0
 800209e:	d156      	bne.n	800214e <HAL_RCCEx_PeriphCLKConfig+0x4ae>
      if((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 80020a0:	4b57      	ldr	r3, [pc, #348]	; (8002200 <HAL_RCCEx_PeriphCLKConfig+0x560>)
 80020a2:	f8d5 00b0 	ldr.w	r0, [r5, #176]	; 0xb0
 80020a6:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80020a8:	4042      	eors	r2, r0
 80020aa:	f412 7f40 	tst.w	r2, #768	; 0x300
 80020ae:	d00b      	beq.n	80020c8 <HAL_RCCEx_PeriphCLKConfig+0x428>
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80020b0:	6f1a      	ldr	r2, [r3, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_FORCE();
 80020b2:	6f19      	ldr	r1, [r3, #112]	; 0x70
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80020b4:	f422 7240 	bic.w	r2, r2, #768	; 0x300
        __HAL_RCC_BACKUPRESET_FORCE();
 80020b8:	f441 3180 	orr.w	r1, r1, #65536	; 0x10000
 80020bc:	6719      	str	r1, [r3, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 80020be:	6f19      	ldr	r1, [r3, #112]	; 0x70
 80020c0:	f421 3180 	bic.w	r1, r1, #65536	; 0x10000
 80020c4:	6719      	str	r1, [r3, #112]	; 0x70
        RCC->BDCR = tmpreg;
 80020c6:	671a      	str	r2, [r3, #112]	; 0x70
      if(PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 80020c8:	f5b0 7f80 	cmp.w	r0, #256	; 0x100
 80020cc:	d108      	bne.n	80020e0 <HAL_RCCEx_PeriphCLKConfig+0x440>
        tickstart = HAL_GetTick();
 80020ce:	f7fe fad7 	bl	8000680 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80020d2:	4f4b      	ldr	r7, [pc, #300]	; (8002200 <HAL_RCCEx_PeriphCLKConfig+0x560>)
        tickstart = HAL_GetTick();
 80020d4:	4680      	mov	r8, r0
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80020d6:	f241 3988 	movw	r9, #5000	; 0x1388
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80020da:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80020dc:	0799      	lsls	r1, r3, #30
 80020de:	d53a      	bpl.n	8002156 <HAL_RCCEx_PeriphCLKConfig+0x4b6>
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80020e0:	f8d5 30b0 	ldr.w	r3, [r5, #176]	; 0xb0
 80020e4:	4946      	ldr	r1, [pc, #280]	; (8002200 <HAL_RCCEx_PeriphCLKConfig+0x560>)
 80020e6:	f403 7240 	and.w	r2, r3, #768	; 0x300
 80020ea:	f5b2 7f40 	cmp.w	r2, #768	; 0x300
 80020ee:	d13d      	bne.n	800216c <HAL_RCCEx_PeriphCLKConfig+0x4cc>
 80020f0:	6908      	ldr	r0, [r1, #16]
 80020f2:	4a45      	ldr	r2, [pc, #276]	; (8002208 <HAL_RCCEx_PeriphCLKConfig+0x568>)
 80020f4:	f420 507c 	bic.w	r0, r0, #16128	; 0x3f00
 80020f8:	ea02 1213 	and.w	r2, r2, r3, lsr #4
 80020fc:	4302      	orrs	r2, r0
 80020fe:	610a      	str	r2, [r1, #16]
 8002100:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002104:	4a3e      	ldr	r2, [pc, #248]	; (8002200 <HAL_RCCEx_PeriphCLKConfig+0x560>)
 8002106:	6f11      	ldr	r1, [r2, #112]	; 0x70
 8002108:	430b      	orrs	r3, r1
 800210a:	6713      	str	r3, [r2, #112]	; 0x70
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 800210c:	682b      	ldr	r3, [r5, #0]
 800210e:	07da      	lsls	r2, r3, #31
 8002110:	d53f      	bpl.n	8002192 <HAL_RCCEx_PeriphCLKConfig+0x4f2>
    switch(PeriphClkInit->Usart16ClockSelection)
 8002112:	6fab      	ldr	r3, [r5, #120]	; 0x78
 8002114:	2b10      	cmp	r3, #16
 8002116:	d04d      	beq.n	80021b4 <HAL_RCCEx_PeriphCLKConfig+0x514>
 8002118:	d82c      	bhi.n	8002174 <HAL_RCCEx_PeriphCLKConfig+0x4d4>
 800211a:	b38b      	cbz	r3, 8002180 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
 800211c:	2b08      	cmp	r3, #8
 800211e:	d043      	beq.n	80021a8 <HAL_RCCEx_PeriphCLKConfig+0x508>
      ret = HAL_ERROR;
 8002120:	2601      	movs	r6, #1
      status |= ret;
 8002122:	ea44 0006 	orr.w	r0, r4, r6
 8002126:	b2c4      	uxtb	r4, r0
 8002128:	e033      	b.n	8002192 <HAL_RCCEx_PeriphCLKConfig+0x4f2>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 800212a:	2102      	movs	r1, #2
 800212c:	1d28      	adds	r0, r5, #4
 800212e:	f7ff fceb 	bl	8001b08 <RCCEx_PLL2_Config>
 8002132:	4606      	mov	r6, r0
      break;
 8002134:	e79b      	b.n	800206e <HAL_RCCEx_PeriphCLKConfig+0x3ce>
      ret = HAL_ERROR;
 8002136:	2601      	movs	r6, #1
      status |= ret;
 8002138:	ea44 0006 	orr.w	r0, r4, r6
 800213c:	b2c4      	uxtb	r4, r0
 800213e:	e79f      	b.n	8002080 <HAL_RCCEx_PeriphCLKConfig+0x3e0>
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002140:	f7fe fa9e 	bl	8000680 <HAL_GetTick>
 8002144:	eba0 0008 	sub.w	r0, r0, r8
 8002148:	2864      	cmp	r0, #100	; 0x64
 800214a:	d9a4      	bls.n	8002096 <HAL_RCCEx_PeriphCLKConfig+0x3f6>
        ret = HAL_TIMEOUT;
 800214c:	2603      	movs	r6, #3
      status |= ret;
 800214e:	ea44 0006 	orr.w	r0, r4, r6
 8002152:	b2c4      	uxtb	r4, r0
 8002154:	e7da      	b.n	800210c <HAL_RCCEx_PeriphCLKConfig+0x46c>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002156:	f7fe fa93 	bl	8000680 <HAL_GetTick>
 800215a:	eba0 0008 	sub.w	r0, r0, r8
 800215e:	4548      	cmp	r0, r9
 8002160:	d9bb      	bls.n	80020da <HAL_RCCEx_PeriphCLKConfig+0x43a>
        status |= ret;
 8002162:	f044 0003 	orr.w	r0, r4, #3
            ret = HAL_TIMEOUT;
 8002166:	2603      	movs	r6, #3
        status |= ret;
 8002168:	b2c4      	uxtb	r4, r0
 800216a:	e7cf      	b.n	800210c <HAL_RCCEx_PeriphCLKConfig+0x46c>
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800216c:	690a      	ldr	r2, [r1, #16]
 800216e:	f422 527c 	bic.w	r2, r2, #16128	; 0x3f00
 8002172:	e7c4      	b.n	80020fe <HAL_RCCEx_PeriphCLKConfig+0x45e>
    switch(PeriphClkInit->Usart16ClockSelection)
 8002174:	2b20      	cmp	r3, #32
 8002176:	d003      	beq.n	8002180 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
 8002178:	2b28      	cmp	r3, #40	; 0x28
 800217a:	d001      	beq.n	8002180 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
 800217c:	2b18      	cmp	r3, #24
 800217e:	d1cf      	bne.n	8002120 <HAL_RCCEx_PeriphCLKConfig+0x480>
    if(ret == HAL_OK)
 8002180:	2e00      	cmp	r6, #0
 8002182:	d1ce      	bne.n	8002122 <HAL_RCCEx_PeriphCLKConfig+0x482>
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8002184:	4a1e      	ldr	r2, [pc, #120]	; (8002200 <HAL_RCCEx_PeriphCLKConfig+0x560>)
 8002186:	6fa9      	ldr	r1, [r5, #120]	; 0x78
 8002188:	6d53      	ldr	r3, [r2, #84]	; 0x54
 800218a:	f023 0338 	bic.w	r3, r3, #56	; 0x38
 800218e:	430b      	orrs	r3, r1
 8002190:	6553      	str	r3, [r2, #84]	; 0x54
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8002192:	682b      	ldr	r3, [r5, #0]
 8002194:	079b      	lsls	r3, r3, #30
 8002196:	d520      	bpl.n	80021da <HAL_RCCEx_PeriphCLKConfig+0x53a>
    switch(PeriphClkInit->Usart234578ClockSelection)
 8002198:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 800219a:	2b05      	cmp	r3, #5
 800219c:	d836      	bhi.n	800220c <HAL_RCCEx_PeriphCLKConfig+0x56c>
 800219e:	e8df f003 	tbb	[pc, r3]
 80021a2:	0f14      	.short	0x0f14
 80021a4:	14141428 	.word	0x14141428
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 80021a8:	2101      	movs	r1, #1
 80021aa:	1d28      	adds	r0, r5, #4
 80021ac:	f7ff fcac 	bl	8001b08 <RCCEx_PLL2_Config>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 80021b0:	4606      	mov	r6, r0
      break;
 80021b2:	e7e5      	b.n	8002180 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 80021b4:	2101      	movs	r1, #1
 80021b6:	f105 0024 	add.w	r0, r5, #36	; 0x24
 80021ba:	f7ff fd0b 	bl	8001bd4 <RCCEx_PLL3_Config>
 80021be:	e7f7      	b.n	80021b0 <HAL_RCCEx_PeriphCLKConfig+0x510>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 80021c0:	2101      	movs	r1, #1
 80021c2:	1d28      	adds	r0, r5, #4
 80021c4:	f7ff fca0 	bl	8001b08 <RCCEx_PLL2_Config>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 80021c8:	4606      	mov	r6, r0
    if(ret == HAL_OK)
 80021ca:	bb06      	cbnz	r6, 800220e <HAL_RCCEx_PeriphCLKConfig+0x56e>
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 80021cc:	4a0c      	ldr	r2, [pc, #48]	; (8002200 <HAL_RCCEx_PeriphCLKConfig+0x560>)
 80021ce:	6f69      	ldr	r1, [r5, #116]	; 0x74
 80021d0:	6d53      	ldr	r3, [r2, #84]	; 0x54
 80021d2:	f023 0307 	bic.w	r3, r3, #7
 80021d6:	430b      	orrs	r3, r1
 80021d8:	6553      	str	r3, [r2, #84]	; 0x54
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80021da:	682b      	ldr	r3, [r5, #0]
 80021dc:	075f      	lsls	r7, r3, #29
 80021de:	d528      	bpl.n	8002232 <HAL_RCCEx_PeriphCLKConfig+0x592>
    switch(PeriphClkInit->Lpuart1ClockSelection)
 80021e0:	f8d5 3090 	ldr.w	r3, [r5, #144]	; 0x90
 80021e4:	2b05      	cmp	r3, #5
 80021e6:	d83c      	bhi.n	8002262 <HAL_RCCEx_PeriphCLKConfig+0x5c2>
 80021e8:	e8df f003 	tbb	[pc, r3]
 80021ec:	1a35151a 	.word	0x1a35151a
 80021f0:	1a1a      	.short	0x1a1a
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 80021f2:	2101      	movs	r1, #1
 80021f4:	f105 0024 	add.w	r0, r5, #36	; 0x24
 80021f8:	f7ff fcec 	bl	8001bd4 <RCCEx_PLL3_Config>
 80021fc:	e7e4      	b.n	80021c8 <HAL_RCCEx_PeriphCLKConfig+0x528>
 80021fe:	bf00      	nop
 8002200:	58024400 	.word	0x58024400
 8002204:	58024800 	.word	0x58024800
 8002208:	00ffffcf 	.word	0x00ffffcf
      ret = HAL_ERROR;
 800220c:	2601      	movs	r6, #1
      status |= ret;
 800220e:	ea44 0006 	orr.w	r0, r4, r6
 8002212:	b2c4      	uxtb	r4, r0
 8002214:	e7e1      	b.n	80021da <HAL_RCCEx_PeriphCLKConfig+0x53a>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8002216:	2101      	movs	r1, #1
 8002218:	1d28      	adds	r0, r5, #4
 800221a:	f7ff fc75 	bl	8001b08 <RCCEx_PLL2_Config>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800221e:	4606      	mov	r6, r0
    if(ret == HAL_OK)
 8002220:	bb06      	cbnz	r6, 8002264 <HAL_RCCEx_PeriphCLKConfig+0x5c4>
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002222:	4a99      	ldr	r2, [pc, #612]	; (8002488 <HAL_RCCEx_PeriphCLKConfig+0x7e8>)
 8002224:	f8d5 1090 	ldr.w	r1, [r5, #144]	; 0x90
 8002228:	6d93      	ldr	r3, [r2, #88]	; 0x58
 800222a:	f023 0307 	bic.w	r3, r3, #7
 800222e:	430b      	orrs	r3, r1
 8002230:	6593      	str	r3, [r2, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8002232:	682b      	ldr	r3, [r5, #0]
 8002234:	0698      	lsls	r0, r3, #26
 8002236:	d52c      	bpl.n	8002292 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
    switch(PeriphClkInit->Lptim1ClockSelection)
 8002238:	f8d5 308c 	ldr.w	r3, [r5, #140]	; 0x8c
 800223c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002240:	d03f      	beq.n	80022c2 <HAL_RCCEx_PeriphCLKConfig+0x622>
 8002242:	d813      	bhi.n	800226c <HAL_RCCEx_PeriphCLKConfig+0x5cc>
 8002244:	b1db      	cbz	r3, 800227e <HAL_RCCEx_PeriphCLKConfig+0x5de>
 8002246:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800224a:	d034      	beq.n	80022b6 <HAL_RCCEx_PeriphCLKConfig+0x616>
      ret = HAL_ERROR;
 800224c:	2601      	movs	r6, #1
      status |= ret;
 800224e:	ea44 0006 	orr.w	r0, r4, r6
 8002252:	b2c4      	uxtb	r4, r0
 8002254:	e01d      	b.n	8002292 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8002256:	2101      	movs	r1, #1
 8002258:	f105 0024 	add.w	r0, r5, #36	; 0x24
 800225c:	f7ff fcba 	bl	8001bd4 <RCCEx_PLL3_Config>
 8002260:	e7dd      	b.n	800221e <HAL_RCCEx_PeriphCLKConfig+0x57e>
      ret = HAL_ERROR;
 8002262:	2601      	movs	r6, #1
      status |= ret;
 8002264:	ea44 0006 	orr.w	r0, r4, r6
 8002268:	b2c4      	uxtb	r4, r0
 800226a:	e7e2      	b.n	8002232 <HAL_RCCEx_PeriphCLKConfig+0x592>
    switch(PeriphClkInit->Lptim1ClockSelection)
 800226c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002270:	d005      	beq.n	800227e <HAL_RCCEx_PeriphCLKConfig+0x5de>
 8002272:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002276:	d002      	beq.n	800227e <HAL_RCCEx_PeriphCLKConfig+0x5de>
 8002278:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800227c:	d1e6      	bne.n	800224c <HAL_RCCEx_PeriphCLKConfig+0x5ac>
    if(ret == HAL_OK)
 800227e:	2e00      	cmp	r6, #0
 8002280:	d1e5      	bne.n	800224e <HAL_RCCEx_PeriphCLKConfig+0x5ae>
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002282:	4a81      	ldr	r2, [pc, #516]	; (8002488 <HAL_RCCEx_PeriphCLKConfig+0x7e8>)
 8002284:	f8d5 108c 	ldr.w	r1, [r5, #140]	; 0x8c
 8002288:	6d53      	ldr	r3, [r2, #84]	; 0x54
 800228a:	f023 43e0 	bic.w	r3, r3, #1879048192	; 0x70000000
 800228e:	430b      	orrs	r3, r1
 8002290:	6553      	str	r3, [r2, #84]	; 0x54
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8002292:	682b      	ldr	r3, [r5, #0]
 8002294:	0659      	lsls	r1, r3, #25
 8002296:	d52d      	bpl.n	80022f4 <HAL_RCCEx_PeriphCLKConfig+0x654>
    switch(PeriphClkInit->Lptim2ClockSelection)
 8002298:	f8d5 3098 	ldr.w	r3, [r5, #152]	; 0x98
 800229c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80022a0:	d042      	beq.n	8002328 <HAL_RCCEx_PeriphCLKConfig+0x688>
 80022a2:	d814      	bhi.n	80022ce <HAL_RCCEx_PeriphCLKConfig+0x62e>
 80022a4:	b1e3      	cbz	r3, 80022e0 <HAL_RCCEx_PeriphCLKConfig+0x640>
 80022a6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80022aa:	d037      	beq.n	800231c <HAL_RCCEx_PeriphCLKConfig+0x67c>
      ret = HAL_ERROR;
 80022ac:	2601      	movs	r6, #1
      status |= ret;
 80022ae:	ea44 0006 	orr.w	r0, r4, r6
 80022b2:	b2c4      	uxtb	r4, r0
 80022b4:	e01e      	b.n	80022f4 <HAL_RCCEx_PeriphCLKConfig+0x654>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80022b6:	2100      	movs	r1, #0
 80022b8:	1d28      	adds	r0, r5, #4
 80022ba:	f7ff fc25 	bl	8001b08 <RCCEx_PLL2_Config>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 80022be:	4606      	mov	r6, r0
      break;
 80022c0:	e7dd      	b.n	800227e <HAL_RCCEx_PeriphCLKConfig+0x5de>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 80022c2:	2102      	movs	r1, #2
 80022c4:	f105 0024 	add.w	r0, r5, #36	; 0x24
 80022c8:	f7ff fc84 	bl	8001bd4 <RCCEx_PLL3_Config>
 80022cc:	e7f7      	b.n	80022be <HAL_RCCEx_PeriphCLKConfig+0x61e>
    switch(PeriphClkInit->Lptim2ClockSelection)
 80022ce:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80022d2:	d005      	beq.n	80022e0 <HAL_RCCEx_PeriphCLKConfig+0x640>
 80022d4:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 80022d8:	d002      	beq.n	80022e0 <HAL_RCCEx_PeriphCLKConfig+0x640>
 80022da:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80022de:	d1e5      	bne.n	80022ac <HAL_RCCEx_PeriphCLKConfig+0x60c>
    if(ret == HAL_OK)
 80022e0:	2e00      	cmp	r6, #0
 80022e2:	d1e4      	bne.n	80022ae <HAL_RCCEx_PeriphCLKConfig+0x60e>
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80022e4:	4a68      	ldr	r2, [pc, #416]	; (8002488 <HAL_RCCEx_PeriphCLKConfig+0x7e8>)
 80022e6:	f8d5 1098 	ldr.w	r1, [r5, #152]	; 0x98
 80022ea:	6d93      	ldr	r3, [r2, #88]	; 0x58
 80022ec:	f423 53e0 	bic.w	r3, r3, #7168	; 0x1c00
 80022f0:	430b      	orrs	r3, r1
 80022f2:	6593      	str	r3, [r2, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 80022f4:	682b      	ldr	r3, [r5, #0]
 80022f6:	061a      	lsls	r2, r3, #24
 80022f8:	d52f      	bpl.n	800235a <HAL_RCCEx_PeriphCLKConfig+0x6ba>
    switch(PeriphClkInit->Lptim345ClockSelection)
 80022fa:	f8d5 309c 	ldr.w	r3, [r5, #156]	; 0x9c
 80022fe:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002302:	f000 8095 	beq.w	8002430 <HAL_RCCEx_PeriphCLKConfig+0x790>
 8002306:	d815      	bhi.n	8002334 <HAL_RCCEx_PeriphCLKConfig+0x694>
 8002308:	b1eb      	cbz	r3, 8002346 <HAL_RCCEx_PeriphCLKConfig+0x6a6>
 800230a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800230e:	f000 8089 	beq.w	8002424 <HAL_RCCEx_PeriphCLKConfig+0x784>
      ret = HAL_ERROR;
 8002312:	2601      	movs	r6, #1
      status |= ret;
 8002314:	ea44 0006 	orr.w	r0, r4, r6
 8002318:	b2c4      	uxtb	r4, r0
 800231a:	e01e      	b.n	800235a <HAL_RCCEx_PeriphCLKConfig+0x6ba>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800231c:	2100      	movs	r1, #0
 800231e:	1d28      	adds	r0, r5, #4
 8002320:	f7ff fbf2 	bl	8001b08 <RCCEx_PLL2_Config>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8002324:	4606      	mov	r6, r0
      break;
 8002326:	e7db      	b.n	80022e0 <HAL_RCCEx_PeriphCLKConfig+0x640>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8002328:	2102      	movs	r1, #2
 800232a:	f105 0024 	add.w	r0, r5, #36	; 0x24
 800232e:	f7ff fc51 	bl	8001bd4 <RCCEx_PLL3_Config>
 8002332:	e7f7      	b.n	8002324 <HAL_RCCEx_PeriphCLKConfig+0x684>
    switch(PeriphClkInit->Lptim345ClockSelection)
 8002334:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002338:	d005      	beq.n	8002346 <HAL_RCCEx_PeriphCLKConfig+0x6a6>
 800233a:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 800233e:	d002      	beq.n	8002346 <HAL_RCCEx_PeriphCLKConfig+0x6a6>
 8002340:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 8002344:	d1e5      	bne.n	8002312 <HAL_RCCEx_PeriphCLKConfig+0x672>
    if(ret == HAL_OK)
 8002346:	2e00      	cmp	r6, #0
 8002348:	d1e4      	bne.n	8002314 <HAL_RCCEx_PeriphCLKConfig+0x674>
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 800234a:	4a4f      	ldr	r2, [pc, #316]	; (8002488 <HAL_RCCEx_PeriphCLKConfig+0x7e8>)
 800234c:	f8d5 109c 	ldr.w	r1, [r5, #156]	; 0x9c
 8002350:	6d93      	ldr	r3, [r2, #88]	; 0x58
 8002352:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8002356:	430b      	orrs	r3, r1
 8002358:	6593      	str	r3, [r2, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 800235a:	682b      	ldr	r3, [r5, #0]
 800235c:	071b      	lsls	r3, r3, #28
 800235e:	d50b      	bpl.n	8002378 <HAL_RCCEx_PeriphCLKConfig+0x6d8>
    if ((PeriphClkInit->I2c123ClockSelection )== RCC_I2C123CLKSOURCE_PLL3 )
 8002360:	f8d5 1080 	ldr.w	r1, [r5, #128]	; 0x80
 8002364:	f5b1 5f80 	cmp.w	r1, #4096	; 0x1000
 8002368:	d168      	bne.n	800243c <HAL_RCCEx_PeriphCLKConfig+0x79c>
      status |= RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 800236a:	2102      	movs	r1, #2
 800236c:	f105 0024 	add.w	r0, r5, #36	; 0x24
 8002370:	f7ff fc30 	bl	8001bd4 <RCCEx_PLL3_Config>
 8002374:	4304      	orrs	r4, r0
 8002376:	b2e4      	uxtb	r4, r4
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8002378:	682b      	ldr	r3, [r5, #0]
 800237a:	06df      	lsls	r7, r3, #27
 800237c:	d50b      	bpl.n	8002396 <HAL_RCCEx_PeriphCLKConfig+0x6f6>
    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3 )
 800237e:	f8d5 1094 	ldr.w	r1, [r5, #148]	; 0x94
 8002382:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
 8002386:	d160      	bne.n	800244a <HAL_RCCEx_PeriphCLKConfig+0x7aa>
      status |= RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8002388:	2102      	movs	r1, #2
 800238a:	f105 0024 	add.w	r0, r5, #36	; 0x24
 800238e:	f7ff fc21 	bl	8001bd4 <RCCEx_PLL3_Config>
 8002392:	4304      	orrs	r4, r0
 8002394:	b2e4      	uxtb	r4, r4
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002396:	682b      	ldr	r3, [r5, #0]
 8002398:	0318      	lsls	r0, r3, #12
 800239a:	d517      	bpl.n	80023cc <HAL_RCCEx_PeriphCLKConfig+0x72c>
    switch(PeriphClkInit->AdcClockSelection)
 800239c:	f8d5 10a0 	ldr.w	r1, [r5, #160]	; 0xa0
 80023a0:	f5b1 3f80 	cmp.w	r1, #65536	; 0x10000
 80023a4:	d058      	beq.n	8002458 <HAL_RCCEx_PeriphCLKConfig+0x7b8>
 80023a6:	f5b1 3f00 	cmp.w	r1, #131072	; 0x20000
 80023aa:	d005      	beq.n	80023b8 <HAL_RCCEx_PeriphCLKConfig+0x718>
 80023ac:	2900      	cmp	r1, #0
 80023ae:	d159      	bne.n	8002464 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80023b0:	1d28      	adds	r0, r5, #4
 80023b2:	f7ff fba9 	bl	8001b08 <RCCEx_PLL2_Config>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 80023b6:	4606      	mov	r6, r0
    if(ret == HAL_OK)
 80023b8:	2e00      	cmp	r6, #0
 80023ba:	d154      	bne.n	8002466 <HAL_RCCEx_PeriphCLKConfig+0x7c6>
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80023bc:	4a32      	ldr	r2, [pc, #200]	; (8002488 <HAL_RCCEx_PeriphCLKConfig+0x7e8>)
 80023be:	f8d5 10a0 	ldr.w	r1, [r5, #160]	; 0xa0
 80023c2:	6d93      	ldr	r3, [r2, #88]	; 0x58
 80023c4:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 80023c8:	430b      	orrs	r3, r1
 80023ca:	6593      	str	r3, [r2, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80023cc:	682b      	ldr	r3, [r5, #0]
 80023ce:	0359      	lsls	r1, r3, #13
 80023d0:	d519      	bpl.n	8002406 <HAL_RCCEx_PeriphCLKConfig+0x766>
    switch(PeriphClkInit->UsbClockSelection)
 80023d2:	f8d5 3084 	ldr.w	r3, [r5, #132]	; 0x84
 80023d6:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80023da:	d048      	beq.n	800246e <HAL_RCCEx_PeriphCLKConfig+0x7ce>
 80023dc:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80023e0:	d007      	beq.n	80023f2 <HAL_RCCEx_PeriphCLKConfig+0x752>
 80023e2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80023e6:	d149      	bne.n	800247c <HAL_RCCEx_PeriphCLKConfig+0x7dc>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80023e8:	4a27      	ldr	r2, [pc, #156]	; (8002488 <HAL_RCCEx_PeriphCLKConfig+0x7e8>)
 80023ea:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 80023ec:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80023f0:	62d3      	str	r3, [r2, #44]	; 0x2c
    if(ret == HAL_OK)
 80023f2:	2e00      	cmp	r6, #0
 80023f4:	d143      	bne.n	800247e <HAL_RCCEx_PeriphCLKConfig+0x7de>
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80023f6:	4a24      	ldr	r2, [pc, #144]	; (8002488 <HAL_RCCEx_PeriphCLKConfig+0x7e8>)
 80023f8:	f8d5 1084 	ldr.w	r1, [r5, #132]	; 0x84
 80023fc:	6d53      	ldr	r3, [r2, #84]	; 0x54
 80023fe:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8002402:	430b      	orrs	r3, r1
 8002404:	6553      	str	r3, [r2, #84]	; 0x54
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8002406:	682b      	ldr	r3, [r5, #0]
 8002408:	03da      	lsls	r2, r3, #15
 800240a:	d54d      	bpl.n	80024a8 <HAL_RCCEx_PeriphCLKConfig+0x808>
    switch(PeriphClkInit->SdmmcClockSelection)
 800240c:	6ceb      	ldr	r3, [r5, #76]	; 0x4c
 800240e:	2b00      	cmp	r3, #0
 8002410:	d03c      	beq.n	800248c <HAL_RCCEx_PeriphCLKConfig+0x7ec>
 8002412:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002416:	f000 8099 	beq.w	800254c <HAL_RCCEx_PeriphCLKConfig+0x8ac>
      ret = HAL_ERROR;
 800241a:	2601      	movs	r6, #1
      status |= ret;
 800241c:	ea44 0006 	orr.w	r0, r4, r6
 8002420:	b2c4      	uxtb	r4, r0
 8002422:	e041      	b.n	80024a8 <HAL_RCCEx_PeriphCLKConfig+0x808>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8002424:	2100      	movs	r1, #0
 8002426:	1d28      	adds	r0, r5, #4
 8002428:	f7ff fb6e 	bl	8001b08 <RCCEx_PLL2_Config>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 800242c:	4606      	mov	r6, r0
      break;
 800242e:	e78a      	b.n	8002346 <HAL_RCCEx_PeriphCLKConfig+0x6a6>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8002430:	2102      	movs	r1, #2
 8002432:	f105 0024 	add.w	r0, r5, #36	; 0x24
 8002436:	f7ff fbcd 	bl	8001bd4 <RCCEx_PLL3_Config>
 800243a:	e7f7      	b.n	800242c <HAL_RCCEx_PeriphCLKConfig+0x78c>
      __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 800243c:	4a12      	ldr	r2, [pc, #72]	; (8002488 <HAL_RCCEx_PeriphCLKConfig+0x7e8>)
 800243e:	6d53      	ldr	r3, [r2, #84]	; 0x54
 8002440:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002444:	430b      	orrs	r3, r1
 8002446:	6553      	str	r3, [r2, #84]	; 0x54
 8002448:	e796      	b.n	8002378 <HAL_RCCEx_PeriphCLKConfig+0x6d8>
      __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800244a:	4a0f      	ldr	r2, [pc, #60]	; (8002488 <HAL_RCCEx_PeriphCLKConfig+0x7e8>)
 800244c:	6d93      	ldr	r3, [r2, #88]	; 0x58
 800244e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002452:	430b      	orrs	r3, r1
 8002454:	6593      	str	r3, [r2, #88]	; 0x58
 8002456:	e79e      	b.n	8002396 <HAL_RCCEx_PeriphCLKConfig+0x6f6>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8002458:	2102      	movs	r1, #2
 800245a:	f105 0024 	add.w	r0, r5, #36	; 0x24
 800245e:	f7ff fbb9 	bl	8001bd4 <RCCEx_PLL3_Config>
 8002462:	e7a8      	b.n	80023b6 <HAL_RCCEx_PeriphCLKConfig+0x716>
      ret = HAL_ERROR;
 8002464:	2601      	movs	r6, #1
      status |= ret;
 8002466:	ea44 0006 	orr.w	r0, r4, r6
 800246a:	b2c4      	uxtb	r4, r0
 800246c:	e7ae      	b.n	80023cc <HAL_RCCEx_PeriphCLKConfig+0x72c>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800246e:	2101      	movs	r1, #1
 8002470:	f105 0024 	add.w	r0, r5, #36	; 0x24
 8002474:	f7ff fbae 	bl	8001bd4 <RCCEx_PLL3_Config>
 8002478:	4606      	mov	r6, r0
      break;
 800247a:	e7ba      	b.n	80023f2 <HAL_RCCEx_PeriphCLKConfig+0x752>
      ret = HAL_ERROR;
 800247c:	2601      	movs	r6, #1
      status |= ret;
 800247e:	ea44 0006 	orr.w	r0, r4, r6
 8002482:	b2c4      	uxtb	r4, r0
 8002484:	e7bf      	b.n	8002406 <HAL_RCCEx_PeriphCLKConfig+0x766>
 8002486:	bf00      	nop
 8002488:	58024400 	.word	0x58024400
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800248c:	4a3b      	ldr	r2, [pc, #236]	; (800257c <HAL_RCCEx_PeriphCLKConfig+0x8dc>)
 800248e:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8002490:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002494:	62d3      	str	r3, [r2, #44]	; 0x2c
    if(ret == HAL_OK)
 8002496:	2e00      	cmp	r6, #0
 8002498:	d1c0      	bne.n	800241c <HAL_RCCEx_PeriphCLKConfig+0x77c>
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 800249a:	4a38      	ldr	r2, [pc, #224]	; (800257c <HAL_RCCEx_PeriphCLKConfig+0x8dc>)
 800249c:	6ce9      	ldr	r1, [r5, #76]	; 0x4c
 800249e:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 80024a0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80024a4:	430b      	orrs	r3, r1
 80024a6:	64d3      	str	r3, [r2, #76]	; 0x4c
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80024a8:	682b      	ldr	r3, [r5, #0]
 80024aa:	009b      	lsls	r3, r3, #2
 80024ac:	d506      	bpl.n	80024bc <HAL_RCCEx_PeriphCLKConfig+0x81c>
    status |= RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 80024ae:	2102      	movs	r1, #2
 80024b0:	f105 0024 	add.w	r0, r5, #36	; 0x24
 80024b4:	f7ff fb8e 	bl	8001bd4 <RCCEx_PLL3_Config>
 80024b8:	4304      	orrs	r4, r0
 80024ba:	b2e4      	uxtb	r4, r4
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 80024bc:	682b      	ldr	r3, [r5, #0]
 80024be:	039f      	lsls	r7, r3, #14
 80024c0:	d50e      	bpl.n	80024e0 <HAL_RCCEx_PeriphCLKConfig+0x840>
    switch(PeriphClkInit->RngClockSelection)
 80024c2:	6fe9      	ldr	r1, [r5, #124]	; 0x7c
 80024c4:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
 80024c8:	d051      	beq.n	800256e <HAL_RCCEx_PeriphCLKConfig+0x8ce>
 80024ca:	d845      	bhi.n	8002558 <HAL_RCCEx_PeriphCLKConfig+0x8b8>
 80024cc:	2900      	cmp	r1, #0
 80024ce:	d149      	bne.n	8002564 <HAL_RCCEx_PeriphCLKConfig+0x8c4>
    if(ret == HAL_OK)
 80024d0:	2e00      	cmp	r6, #0
 80024d2:	d148      	bne.n	8002566 <HAL_RCCEx_PeriphCLKConfig+0x8c6>
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80024d4:	4829      	ldr	r0, [pc, #164]	; (800257c <HAL_RCCEx_PeriphCLKConfig+0x8dc>)
 80024d6:	6d42      	ldr	r2, [r0, #84]	; 0x54
 80024d8:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 80024dc:	430a      	orrs	r2, r1
 80024de:	6542      	str	r2, [r0, #84]	; 0x54
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80024e0:	02de      	lsls	r6, r3, #11
 80024e2:	d506      	bpl.n	80024f2 <HAL_RCCEx_PeriphCLKConfig+0x852>
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80024e4:	4925      	ldr	r1, [pc, #148]	; (800257c <HAL_RCCEx_PeriphCLKConfig+0x8dc>)
 80024e6:	6f28      	ldr	r0, [r5, #112]	; 0x70
 80024e8:	6d0a      	ldr	r2, [r1, #80]	; 0x50
 80024ea:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80024ee:	4302      	orrs	r2, r0
 80024f0:	650a      	str	r2, [r1, #80]	; 0x50
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 80024f2:	00d8      	lsls	r0, r3, #3
 80024f4:	d507      	bpl.n	8002506 <HAL_RCCEx_PeriphCLKConfig+0x866>
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 80024f6:	4921      	ldr	r1, [pc, #132]	; (800257c <HAL_RCCEx_PeriphCLKConfig+0x8dc>)
 80024f8:	f8d5 00b4 	ldr.w	r0, [r5, #180]	; 0xb4
 80024fc:	690a      	ldr	r2, [r1, #16]
 80024fe:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8002502:	4302      	orrs	r2, r0
 8002504:	610a      	str	r2, [r1, #16]
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8002506:	0299      	lsls	r1, r3, #10
 8002508:	d506      	bpl.n	8002518 <HAL_RCCEx_PeriphCLKConfig+0x878>
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800250a:	491c      	ldr	r1, [pc, #112]	; (800257c <HAL_RCCEx_PeriphCLKConfig+0x8dc>)
 800250c:	6ea8      	ldr	r0, [r5, #104]	; 0x68
 800250e:	6d0a      	ldr	r2, [r1, #80]	; 0x50
 8002510:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 8002514:	4302      	orrs	r2, r0
 8002516:	650a      	str	r2, [r1, #80]	; 0x50
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8002518:	005a      	lsls	r2, r3, #1
 800251a:	d509      	bpl.n	8002530 <HAL_RCCEx_PeriphCLKConfig+0x890>
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800251c:	4a17      	ldr	r2, [pc, #92]	; (800257c <HAL_RCCEx_PeriphCLKConfig+0x8dc>)
 800251e:	6911      	ldr	r1, [r2, #16]
 8002520:	f421 4100 	bic.w	r1, r1, #32768	; 0x8000
 8002524:	6111      	str	r1, [r2, #16]
 8002526:	6911      	ldr	r1, [r2, #16]
 8002528:	f8d5 00b8 	ldr.w	r0, [r5, #184]	; 0xb8
 800252c:	4301      	orrs	r1, r0
 800252e:	6111      	str	r1, [r2, #16]
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8002530:	2b00      	cmp	r3, #0
 8002532:	da06      	bge.n	8002542 <HAL_RCCEx_PeriphCLKConfig+0x8a2>
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8002534:	4a11      	ldr	r2, [pc, #68]	; (800257c <HAL_RCCEx_PeriphCLKConfig+0x8dc>)
 8002536:	6d29      	ldr	r1, [r5, #80]	; 0x50
 8002538:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 800253a:	f023 5340 	bic.w	r3, r3, #805306368	; 0x30000000
 800253e:	430b      	orrs	r3, r1
 8002540:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002542:	1c20      	adds	r0, r4, #0
 8002544:	bf18      	it	ne
 8002546:	2001      	movne	r0, #1
}
 8002548:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 800254c:	2102      	movs	r1, #2
 800254e:	1d28      	adds	r0, r5, #4
 8002550:	f7ff fada 	bl	8001b08 <RCCEx_PLL2_Config>
 8002554:	4606      	mov	r6, r0
      break;
 8002556:	e79e      	b.n	8002496 <HAL_RCCEx_PeriphCLKConfig+0x7f6>
    switch(PeriphClkInit->RngClockSelection)
 8002558:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 800255c:	d0b8      	beq.n	80024d0 <HAL_RCCEx_PeriphCLKConfig+0x830>
 800255e:	f5b1 7f40 	cmp.w	r1, #768	; 0x300
 8002562:	d0b5      	beq.n	80024d0 <HAL_RCCEx_PeriphCLKConfig+0x830>
      ret = HAL_ERROR;
 8002564:	2601      	movs	r6, #1
      status |= ret;
 8002566:	ea44 0006 	orr.w	r0, r4, r6
 800256a:	b2c4      	uxtb	r4, r0
 800256c:	e7b8      	b.n	80024e0 <HAL_RCCEx_PeriphCLKConfig+0x840>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800256e:	4803      	ldr	r0, [pc, #12]	; (800257c <HAL_RCCEx_PeriphCLKConfig+0x8dc>)
 8002570:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
 8002572:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8002576:	62c2      	str	r2, [r0, #44]	; 0x2c
      break;
 8002578:	e7aa      	b.n	80024d0 <HAL_RCCEx_PeriphCLKConfig+0x830>
 800257a:	bf00      	nop
 800257c:	58024400 	.word	0x58024400

08002580 <HAL_RCCEx_GetD3PCLK1Freq>:
{
 8002580:	b508      	push	{r3, lr}
  return (HAL_RCC_GetHCLKFreq() >> D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE)>> POSITION_VAL(RCC_D3CFGR_D3PPRE_0)]);
 8002582:	f7ff fa7b 	bl	8001a7c <HAL_RCC_GetHCLKFreq>
 8002586:	4b07      	ldr	r3, [pc, #28]	; (80025a4 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8002588:	2210      	movs	r2, #16
 800258a:	6a1b      	ldr	r3, [r3, #32]
 800258c:	fa92 f2a2 	rbit	r2, r2
 8002590:	fab2 f282 	clz	r2, r2
 8002594:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8002598:	40d3      	lsrs	r3, r2
 800259a:	4a03      	ldr	r2, [pc, #12]	; (80025a8 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 800259c:	5cd3      	ldrb	r3, [r2, r3]
}
 800259e:	40d8      	lsrs	r0, r3
 80025a0:	bd08      	pop	{r3, pc}
 80025a2:	bf00      	nop
 80025a4:	58024400 	.word	0x58024400
 80025a8:	08005f3b 	.word	0x08005f3b

080025ac <HAL_RCCEx_GetPLL2ClockFreq>:
{
 80025ac:	b530      	push	{r4, r5, lr}
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80025ae:	4c4a      	ldr	r4, [pc, #296]	; (80026d8 <HAL_RCCEx_GetPLL2ClockFreq+0x12c>)
 80025b0:	eddf 5a4a 	vldr	s11, [pc, #296]	; 80026dc <HAL_RCCEx_GetPLL2ClockFreq+0x130>
 80025b4:	6aa5      	ldr	r5, [r4, #40]	; 0x28
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2)>> 12)  ;
 80025b6:	6aa1      	ldr	r1, [r4, #40]	; 0x28
  pll2fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN;
 80025b8:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  fracn2 =(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 80025ba:	6be2      	ldr	r2, [r4, #60]	; 0x3c
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2)>> 12)  ;
 80025bc:	f3c1 3105 	ubfx	r1, r1, #12, #6
  pll2fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN;
 80025c0:	f003 0310 	and.w	r3, r3, #16
  fracn2 =(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 80025c4:	f3c2 02cc 	ubfx	r2, r2, #3, #13
 80025c8:	4353      	muls	r3, r2
 80025ca:	ee07 3a90 	vmov	s15, r3
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80025ce:	f005 0303 	and.w	r3, r5, #3
  switch (pllsource)
 80025d2:	2b01      	cmp	r3, #1
  fracn2 =(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 80025d4:	eeb8 6ae7 	vcvt.f32.s32	s12, s15
 80025d8:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
  switch (pllsource)
 80025dc:	d002      	beq.n	80025e4 <HAL_RCCEx_GetPLL2ClockFreq+0x38>
 80025de:	d30e      	bcc.n	80025fe <HAL_RCCEx_GetPLL2ClockFreq+0x52>
 80025e0:	2b02      	cmp	r3, #2
 80025e2:	d068      	beq.n	80026b6 <HAL_RCCEx_GetPLL2ClockFreq+0x10a>
    pll2vco = (CSI_VALUE / pll2m) * ((RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/0x2000) +1 );
 80025e4:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80025e6:	4a3e      	ldr	r2, [pc, #248]	; (80026e0 <HAL_RCCEx_GetPLL2ClockFreq+0x134>)
 80025e8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80025ec:	ee07 3a10 	vmov	s14, r3
 80025f0:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80025f4:	eea6 7a25 	vfma.f32	s14, s12, s11
 80025f8:	ee37 7a27 	vadd.f32	s14, s14, s15
 80025fc:	e067      	b.n	80026ce <HAL_RCCEx_GetPLL2ClockFreq+0x122>
    if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80025fe:	6823      	ldr	r3, [r4, #0]
 8002600:	4a38      	ldr	r2, [pc, #224]	; (80026e4 <HAL_RCCEx_GetPLL2ClockFreq+0x138>)
 8002602:	f013 0f20 	tst.w	r3, #32
 8002606:	d042      	beq.n	800268e <HAL_RCCEx_GetPLL2ClockFreq+0xe2>
      hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8002608:	6825      	ldr	r5, [r4, #0]
      pll2vco = ( hsivalue / pll2m) * ((RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/0x2000) +1 );
 800260a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
      hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800260c:	f3c5 04c1 	ubfx	r4, r5, #3, #2
      pll2vco = ( hsivalue / pll2m) * ((RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/0x2000) +1 );
 8002610:	f3c3 0308 	ubfx	r3, r3, #0, #9
      hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8002614:	40e2      	lsrs	r2, r4
      pll2vco = ( hsivalue / pll2m) * ((RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/0x2000) +1 );
 8002616:	fbb2 f2f1 	udiv	r2, r2, r1
 800261a:	ee07 2a10 	vmov	s14, r2
 800261e:	eef8 6ac7 	vcvt.f32.s32	s13, s14
 8002622:	ee07 3a10 	vmov	s14, r3
 8002626:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800262a:	eea6 7a25 	vfma.f32	s14, s12, s11
 800262e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002632:	ee66 7a87 	vmul.f32	s15, s13, s14
  PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(pll2vco/(((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >>9) + 1  )) ;
 8002636:	4a28      	ldr	r2, [pc, #160]	; (80026d8 <HAL_RCCEx_GetPLL2ClockFreq+0x12c>)
 8002638:	6b93      	ldr	r3, [r2, #56]	; 0x38
 800263a:	f3c3 2346 	ubfx	r3, r3, #9, #7
 800263e:	3301      	adds	r3, #1
 8002640:	ee07 3a10 	vmov	s14, r3
 8002644:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8002648:	eec7 6a87 	vdiv.f32	s13, s15, s14
 800264c:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 8002650:	edc0 6a00 	vstr	s13, [r0]
  PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(pll2vco/(((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >>16) + 1 )) ;
 8002654:	6b93      	ldr	r3, [r2, #56]	; 0x38
 8002656:	f3c3 4306 	ubfx	r3, r3, #16, #7
 800265a:	3301      	adds	r3, #1
 800265c:	ee07 3a10 	vmov	s14, r3
 8002660:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8002664:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8002668:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 800266c:	edc0 6a01 	vstr	s13, [r0, #4]
  PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(pll2vco/(((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >>24) + 1 )) ;
 8002670:	6b93      	ldr	r3, [r2, #56]	; 0x38
 8002672:	f3c3 6306 	ubfx	r3, r3, #24, #7
 8002676:	3301      	adds	r3, #1
 8002678:	ee07 3a10 	vmov	s14, r3
 800267c:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8002680:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8002684:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 8002688:	edc0 6a02 	vstr	s13, [r0, #8]
 800268c:	bd30      	pop	{r4, r5, pc}
      pll2vco = (HSI_VALUE / pll2m) * ((RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/0x2000) +1 );
 800268e:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8002690:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002694:	ee07 3a10 	vmov	s14, r3
 8002698:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800269c:	fbb2 f3f1 	udiv	r3, r2, r1
 80026a0:	eea6 7a25 	vfma.f32	s14, s12, s11
 80026a4:	ee37 7a27 	vadd.f32	s14, s14, s15
 80026a8:	ee07 3a90 	vmov	s15, r3
    pll2vco = (CSI_VALUE / pll2m) * ((RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/0x2000) +1 );
 80026ac:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80026b0:	ee67 7a27 	vmul.f32	s15, s14, s15
    break;
 80026b4:	e7bf      	b.n	8002636 <HAL_RCCEx_GetPLL2ClockFreq+0x8a>
    pll2vco = (HSE_VALUE / pll2m) * ((RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/0x2000) +1 );
 80026b6:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80026b8:	4a0b      	ldr	r2, [pc, #44]	; (80026e8 <HAL_RCCEx_GetPLL2ClockFreq+0x13c>)
 80026ba:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80026be:	ee07 3a10 	vmov	s14, r3
 80026c2:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80026c6:	eea6 7a25 	vfma.f32	s14, s12, s11
 80026ca:	ee37 7a27 	vadd.f32	s14, s14, s15
    pll2vco = (CSI_VALUE / pll2m) * ((RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/0x2000) +1 );
 80026ce:	fbb2 f2f1 	udiv	r2, r2, r1
 80026d2:	ee07 2a90 	vmov	s15, r2
 80026d6:	e7e9      	b.n	80026ac <HAL_RCCEx_GetPLL2ClockFreq+0x100>
 80026d8:	58024400 	.word	0x58024400
 80026dc:	39000000 	.word	0x39000000
 80026e0:	003d0900 	.word	0x003d0900
 80026e4:	03d09000 	.word	0x03d09000
 80026e8:	01312d00 	.word	0x01312d00

080026ec <HAL_RCCEx_GetPLL3ClockFreq>:
{
 80026ec:	b530      	push	{r4, r5, lr}
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80026ee:	4c4a      	ldr	r4, [pc, #296]	; (8002818 <HAL_RCCEx_GetPLL3ClockFreq+0x12c>)
 80026f0:	eddf 5a4a 	vldr	s11, [pc, #296]	; 800281c <HAL_RCCEx_GetPLL3ClockFreq+0x130>
 80026f4:	6aa5      	ldr	r5, [r4, #40]	; 0x28
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3)>> 20)  ;
 80026f6:	6aa1      	ldr	r1, [r4, #40]	; 0x28
  pll3fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN;
 80026f8:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  fracn3 = (pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 80026fa:	6c62      	ldr	r2, [r4, #68]	; 0x44
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3)>> 20)  ;
 80026fc:	f3c1 5105 	ubfx	r1, r1, #20, #6
  pll3fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN;
 8002700:	f403 7380 	and.w	r3, r3, #256	; 0x100
  fracn3 = (pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 8002704:	f3c2 02cc 	ubfx	r2, r2, #3, #13
 8002708:	4353      	muls	r3, r2
 800270a:	ee07 3a90 	vmov	s15, r3
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800270e:	f005 0303 	and.w	r3, r5, #3
  switch (pllsource)
 8002712:	2b01      	cmp	r3, #1
  fracn3 = (pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 8002714:	eeb8 6ae7 	vcvt.f32.s32	s12, s15
 8002718:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
  switch (pllsource)
 800271c:	d002      	beq.n	8002724 <HAL_RCCEx_GetPLL3ClockFreq+0x38>
 800271e:	d30e      	bcc.n	800273e <HAL_RCCEx_GetPLL3ClockFreq+0x52>
 8002720:	2b02      	cmp	r3, #2
 8002722:	d068      	beq.n	80027f6 <HAL_RCCEx_GetPLL3ClockFreq+0x10a>
    pll3vco = (CSI_VALUE / pll3m) * ((RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/0x2000) +1 );
 8002724:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8002726:	4a3e      	ldr	r2, [pc, #248]	; (8002820 <HAL_RCCEx_GetPLL3ClockFreq+0x134>)
 8002728:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800272c:	ee07 3a10 	vmov	s14, r3
 8002730:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8002734:	eea6 7a25 	vfma.f32	s14, s12, s11
 8002738:	ee37 7a27 	vadd.f32	s14, s14, s15
 800273c:	e067      	b.n	800280e <HAL_RCCEx_GetPLL3ClockFreq+0x122>
    if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800273e:	6823      	ldr	r3, [r4, #0]
 8002740:	4a38      	ldr	r2, [pc, #224]	; (8002824 <HAL_RCCEx_GetPLL3ClockFreq+0x138>)
 8002742:	f013 0f20 	tst.w	r3, #32
 8002746:	d042      	beq.n	80027ce <HAL_RCCEx_GetPLL3ClockFreq+0xe2>
      hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8002748:	6825      	ldr	r5, [r4, #0]
      pll3vco = (hsivalue / pll3m) * ((RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/0x2000) +1 );
 800274a:	6c23      	ldr	r3, [r4, #64]	; 0x40
      hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800274c:	f3c5 04c1 	ubfx	r4, r5, #3, #2
      pll3vco = (hsivalue / pll3m) * ((RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/0x2000) +1 );
 8002750:	f3c3 0308 	ubfx	r3, r3, #0, #9
      hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8002754:	40e2      	lsrs	r2, r4
      pll3vco = (hsivalue / pll3m) * ((RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/0x2000) +1 );
 8002756:	fbb2 f2f1 	udiv	r2, r2, r1
 800275a:	ee07 2a10 	vmov	s14, r2
 800275e:	eef8 6ac7 	vcvt.f32.s32	s13, s14
 8002762:	ee07 3a10 	vmov	s14, r3
 8002766:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800276a:	eea6 7a25 	vfma.f32	s14, s12, s11
 800276e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002772:	ee66 7a87 	vmul.f32	s15, s13, s14
  PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(pll3vco/(((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >>9)  + 1 )) ;
 8002776:	4a28      	ldr	r2, [pc, #160]	; (8002818 <HAL_RCCEx_GetPLL3ClockFreq+0x12c>)
 8002778:	6c13      	ldr	r3, [r2, #64]	; 0x40
 800277a:	f3c3 2346 	ubfx	r3, r3, #9, #7
 800277e:	3301      	adds	r3, #1
 8002780:	ee07 3a10 	vmov	s14, r3
 8002784:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8002788:	eec7 6a87 	vdiv.f32	s13, s15, s14
 800278c:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 8002790:	edc0 6a00 	vstr	s13, [r0]
  PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(pll3vco/(((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >>16) + 1 )) ;
 8002794:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8002796:	f3c3 4306 	ubfx	r3, r3, #16, #7
 800279a:	3301      	adds	r3, #1
 800279c:	ee07 3a10 	vmov	s14, r3
 80027a0:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80027a4:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80027a8:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 80027ac:	edc0 6a01 	vstr	s13, [r0, #4]
  PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(pll3vco/(((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >>24) + 1 )) ;
 80027b0:	6c13      	ldr	r3, [r2, #64]	; 0x40
 80027b2:	f3c3 6306 	ubfx	r3, r3, #24, #7
 80027b6:	3301      	adds	r3, #1
 80027b8:	ee07 3a10 	vmov	s14, r3
 80027bc:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80027c0:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80027c4:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 80027c8:	edc0 6a02 	vstr	s13, [r0, #8]
 80027cc:	bd30      	pop	{r4, r5, pc}
      pll3vco = (HSI_VALUE / pll3m) * ((RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/0x2000) +1 );
 80027ce:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80027d0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80027d4:	ee07 3a10 	vmov	s14, r3
 80027d8:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80027dc:	fbb2 f3f1 	udiv	r3, r2, r1
 80027e0:	eea6 7a25 	vfma.f32	s14, s12, s11
 80027e4:	ee37 7a27 	vadd.f32	s14, s14, s15
 80027e8:	ee07 3a90 	vmov	s15, r3
    pll3vco = (CSI_VALUE / pll3m) * ((RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/0x2000) +1 );
 80027ec:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80027f0:	ee67 7a27 	vmul.f32	s15, s14, s15
    break;
 80027f4:	e7bf      	b.n	8002776 <HAL_RCCEx_GetPLL3ClockFreq+0x8a>
    pll3vco = (HSE_VALUE / pll3m) * ((RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/0x2000) +1 );
 80027f6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80027f8:	4a0b      	ldr	r2, [pc, #44]	; (8002828 <HAL_RCCEx_GetPLL3ClockFreq+0x13c>)
 80027fa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80027fe:	ee07 3a10 	vmov	s14, r3
 8002802:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8002806:	eea6 7a25 	vfma.f32	s14, s12, s11
 800280a:	ee37 7a27 	vadd.f32	s14, s14, s15
    pll3vco = (CSI_VALUE / pll3m) * ((RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/0x2000) +1 );
 800280e:	fbb2 f2f1 	udiv	r2, r2, r1
 8002812:	ee07 2a90 	vmov	s15, r2
 8002816:	e7e9      	b.n	80027ec <HAL_RCCEx_GetPLL3ClockFreq+0x100>
 8002818:	58024400 	.word	0x58024400
 800281c:	39000000 	.word	0x39000000
 8002820:	003d0900 	.word	0x003d0900
 8002824:	03d09000 	.word	0x03d09000
 8002828:	01312d00 	.word	0x01312d00

0800282c <HAL_RCCEx_GetD1SysClockFreq>:
{
 800282c:	b508      	push	{r3, lr}
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> POSITION_VAL(RCC_D1CFGR_D1CPRE_0)];
 800282e:	f7fe ffaf 	bl	8001790 <HAL_RCC_GetSysClockFreq>
 8002832:	4b08      	ldr	r3, [pc, #32]	; (8002854 <HAL_RCCEx_GetD1SysClockFreq+0x28>)
 8002834:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002838:	699b      	ldr	r3, [r3, #24]
 800283a:	fa92 f2a2 	rbit	r2, r2
 800283e:	fab2 f282 	clz	r2, r2
 8002842:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8002846:	40d3      	lsrs	r3, r2
 8002848:	4a03      	ldr	r2, [pc, #12]	; (8002858 <HAL_RCCEx_GetD1SysClockFreq+0x2c>)
 800284a:	5cd3      	ldrb	r3, [r2, r3]
 800284c:	40d8      	lsrs	r0, r3
 800284e:	4b03      	ldr	r3, [pc, #12]	; (800285c <HAL_RCCEx_GetD1SysClockFreq+0x30>)
 8002850:	6018      	str	r0, [r3, #0]
}
 8002852:	bd08      	pop	{r3, pc}
 8002854:	58024400 	.word	0x58024400
 8002858:	08005f3b 	.word	0x08005f3b
 800285c:	20000048 	.word	0x20000048

08002860 <SPI_CloseTransfer>:
  * @retval HAL_ERROR: if any error detected
*         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
  uint32_t itflag = hspi->Instance->SR;
 8002860:	6803      	ldr	r3, [r0, #0]
 8002862:	6959      	ldr	r1, [r3, #20]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 8002864:	699a      	ldr	r2, [r3, #24]
 8002866:	f042 0208 	orr.w	r2, r2, #8
 800286a:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 800286c:	699a      	ldr	r2, [r3, #24]
 800286e:	f042 0210 	orr.w	r2, r2, #16
 8002872:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002874:	681a      	ldr	r2, [r3, #0]
 8002876:	f022 0201 	bic.w	r2, r2, #1
 800287a:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_UDR | SPI_IT_OVR | SPI_IT_FRE | SPI_IT_MODF));
 800287c:	691a      	ldr	r2, [r3, #16]
 800287e:	f422 725a 	bic.w	r2, r2, #872	; 0x368
 8002882:	f022 0203 	bic.w	r2, r2, #3
 8002886:	611a      	str	r2, [r3, #16]

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN|SPI_CFG1_RXDMAEN);
 8002888:	689a      	ldr	r2, [r3, #8]
 800288a:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 800288e:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8002890:	f890 2081 	ldrb.w	r2, [r0, #129]	; 0x81
 8002894:	2a04      	cmp	r2, #4
 8002896:	d00b      	beq.n	80028b0 <SPI_CloseTransfer+0x50>
  {
    if ((itflag & SPI_FLAG_UDR) != RESET)
 8002898:	068a      	lsls	r2, r1, #26
 800289a:	d509      	bpl.n	80028b0 <SPI_CloseTransfer+0x50>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 800289c:	f8d0 2084 	ldr.w	r2, [r0, #132]	; 0x84
 80028a0:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80028a4:	f8c0 2084 	str.w	r2, [r0, #132]	; 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 80028a8:	699a      	ldr	r2, [r3, #24]
 80028aa:	f042 0220 	orr.w	r2, r2, #32
 80028ae:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 80028b0:	f890 2081 	ldrb.w	r2, [r0, #129]	; 0x81
 80028b4:	2a03      	cmp	r2, #3
 80028b6:	d00b      	beq.n	80028d0 <SPI_CloseTransfer+0x70>
  {
    if ((itflag & SPI_FLAG_OVR) != RESET)
 80028b8:	064a      	lsls	r2, r1, #25
 80028ba:	d509      	bpl.n	80028d0 <SPI_CloseTransfer+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 80028bc:	f8d0 2084 	ldr.w	r2, [r0, #132]	; 0x84
 80028c0:	f042 0204 	orr.w	r2, r2, #4
 80028c4:	f8c0 2084 	str.w	r2, [r0, #132]	; 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80028c8:	699a      	ldr	r2, [r3, #24]
 80028ca:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80028ce:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != RESET)
 80028d0:	058a      	lsls	r2, r1, #22
 80028d2:	d509      	bpl.n	80028e8 <SPI_CloseTransfer+0x88>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 80028d4:	f8d0 2084 	ldr.w	r2, [r0, #132]	; 0x84
 80028d8:	f042 0201 	orr.w	r2, r2, #1
 80028dc:	f8c0 2084 	str.w	r2, [r0, #132]	; 0x84
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 80028e0:	699a      	ldr	r2, [r3, #24]
 80028e2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80028e6:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != RESET)
 80028e8:	05ca      	lsls	r2, r1, #23
 80028ea:	d509      	bpl.n	8002900 <SPI_CloseTransfer+0xa0>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 80028ec:	f8d0 2084 	ldr.w	r2, [r0, #132]	; 0x84
 80028f0:	f042 0208 	orr.w	r2, r2, #8
 80028f4:	f8c0 2084 	str.w	r2, [r0, #132]	; 0x84
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 80028f8:	699a      	ldr	r2, [r3, #24]
 80028fa:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80028fe:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = 0U;
 8002900:	2300      	movs	r3, #0
 8002902:	f8a0 3062 	strh.w	r3, [r0, #98]	; 0x62
  hspi->RxXferCount = 0U;
 8002906:	f8a0 306a 	strh.w	r3, [r0, #106]	; 0x6a
 800290a:	4770      	bx	lr

0800290c <HAL_SPI_Init>:
{
 800290c:	b570      	push	{r4, r5, r6, lr}
  if (hspi == NULL)
 800290e:	4604      	mov	r4, r0
 8002910:	b908      	cbnz	r0, 8002916 <HAL_SPI_Init+0xa>
    return HAL_ERROR;
 8002912:	2001      	movs	r0, #1
 8002914:	bd70      	pop	{r4, r5, r6, pc}
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002916:	2300      	movs	r3, #0
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 8002918:	6802      	ldr	r2, [r0, #0]
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800291a:	6283      	str	r3, [r0, #40]	; 0x28
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 800291c:	4b3f      	ldr	r3, [pc, #252]	; (8002a1c <HAL_SPI_Init+0x110>)
 800291e:	429a      	cmp	r2, r3
 8002920:	68c3      	ldr	r3, [r0, #12]
 8002922:	d008      	beq.n	8002936 <HAL_SPI_Init+0x2a>
 8002924:	493e      	ldr	r1, [pc, #248]	; (8002a20 <HAL_SPI_Init+0x114>)
 8002926:	428a      	cmp	r2, r1
 8002928:	d005      	beq.n	8002936 <HAL_SPI_Init+0x2a>
 800292a:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 800292e:	428a      	cmp	r2, r1
 8002930:	d001      	beq.n	8002936 <HAL_SPI_Init+0x2a>
 8002932:	2b0f      	cmp	r3, #15
 8002934:	d8ed      	bhi.n	8002912 <HAL_SPI_Init+0x6>
  *               the configuration information for SPI module.
  * @retval Packet size occuppied in the fifo
  */
static uint32_t SPI_GetPacketSize(SPI_HandleTypeDef *hspi)
{
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold>>SPI_CFG1_FTHLV_Pos) + 1;
 8002936:	6be1      	ldr	r1, [r4, #60]	; 0x3c
  uint32_t data_size       = (hspi->Init.DataSize     >>SPI_CFG1_DSIZE_Pos) + 1;

  /* Convert data size to Byte */
  data_size = (data_size+7)/8;
 8002938:	3308      	adds	r3, #8
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold>>SPI_CFG1_FTHLV_Pos) + 1;
 800293a:	0949      	lsrs	r1, r1, #5
  data_size = (data_size+7)/8;
 800293c:	08db      	lsrs	r3, r3, #3

  return data_size * fifo_threashold;
 800293e:	fb01 3303 	mla	r3, r1, r3, r3
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE )) ||
 8002942:	4936      	ldr	r1, [pc, #216]	; (8002a1c <HAL_SPI_Init+0x110>)
 8002944:	428a      	cmp	r2, r1
 8002946:	d066      	beq.n	8002a16 <HAL_SPI_Init+0x10a>
 8002948:	f5a1 4178 	sub.w	r1, r1, #63488	; 0xf800
 800294c:	428a      	cmp	r2, r1
 800294e:	d062      	beq.n	8002a16 <HAL_SPI_Init+0x10a>
 8002950:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8002954:	428a      	cmp	r2, r1
 8002956:	d05e      	beq.n	8002a16 <HAL_SPI_Init+0x10a>
 8002958:	2b08      	cmp	r3, #8
      (( IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)) )
 800295a:	d8da      	bhi.n	8002912 <HAL_SPI_Init+0x6>
  if (hspi->State == HAL_SPI_STATE_RESET)
 800295c:	f894 3081 	ldrb.w	r3, [r4, #129]	; 0x81
 8002960:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8002964:	b923      	cbnz	r3, 8002970 <HAL_SPI_Init+0x64>
    hspi->Lock = HAL_UNLOCKED;
 8002966:	f884 2080 	strb.w	r2, [r4, #128]	; 0x80
    HAL_SPI_MspInit(hspi);
 800296a:	4620      	mov	r0, r4
 800296c:	f003 f83c 	bl	80059e8 <HAL_SPI_MspInit>
  hspi->State = HAL_SPI_STATE_BUSY;
 8002970:	2302      	movs	r3, #2
  __HAL_SPI_DISABLE(hspi);
 8002972:	6822      	ldr	r2, [r4, #0]
 8002974:	6861      	ldr	r1, [r4, #4]
  hspi->State = HAL_SPI_STATE_BUSY;
 8002976:	f884 3081 	strb.w	r3, [r4, #129]	; 0x81
  __HAL_SPI_DISABLE(hspi);
 800297a:	6813      	ldr	r3, [r2, #0]
 800297c:	6ba5      	ldr	r5, [r4, #56]	; 0x38
 800297e:	f023 0301 	bic.w	r3, r3, #1
 8002982:	6013      	str	r3, [r2, #0]
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW))
 8002984:	69a3      	ldr	r3, [r4, #24]
 8002986:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800298a:	d107      	bne.n	800299c <HAL_SPI_Init+0x90>
 800298c:	f5b1 0f80 	cmp.w	r1, #4194304	; 0x400000
 8002990:	d104      	bne.n	800299c <HAL_SPI_Init+0x90>
 8002992:	b91d      	cbnz	r5, 800299c <HAL_SPI_Init+0x90>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 8002994:	6810      	ldr	r0, [r2, #0]
 8002996:	f440 5080 	orr.w	r0, r0, #4096	; 0x1000
 800299a:	6010      	str	r0, [r2, #0]
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 800299c:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800299e:	69e0      	ldr	r0, [r4, #28]
 80029a0:	4330      	orrs	r0, r6
 80029a2:	6be6      	ldr	r6, [r4, #60]	; 0x3c
 80029a4:	4330      	orrs	r0, r6
 80029a6:	68e6      	ldr	r6, [r4, #12]
 80029a8:	4330      	orrs	r0, r6
 80029aa:	6090      	str	r0, [r2, #8]
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode     | hspi->Init.TIMode           | hspi->Init.NSSPolarity             |
 80029ac:	6b60      	ldr	r0, [r4, #52]	; 0x34
 80029ae:	4303      	orrs	r3, r0
 80029b0:	6a60      	ldr	r0, [r4, #36]	; 0x24
 80029b2:	4303      	orrs	r3, r0
 80029b4:	6920      	ldr	r0, [r4, #16]
 80029b6:	432b      	orrs	r3, r5
 80029b8:	4303      	orrs	r3, r0
 80029ba:	6960      	ldr	r0, [r4, #20]
 80029bc:	4303      	orrs	r3, r0
 80029be:	6a20      	ldr	r0, [r4, #32]
 80029c0:	4303      	orrs	r3, r0
 80029c2:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
 80029c4:	430b      	orrs	r3, r1
 80029c6:	4303      	orrs	r3, r0
 80029c8:	68a0      	ldr	r0, [r4, #8]
 80029ca:	4303      	orrs	r3, r0
 80029cc:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 80029ce:	4303      	orrs	r3, r0
 80029d0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80029d2:	4303      	orrs	r3, r0
 80029d4:	60d3      	str	r3, [r2, #12]
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 80029d6:	b959      	cbnz	r1, 80029f0 <HAL_SPI_Init+0xe4>
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 80029d8:	6893      	ldr	r3, [r2, #8]
 80029da:	f423 53c0 	bic.w	r3, r3, #6144	; 0x1800
 80029de:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80029e2:	6093      	str	r3, [r2, #8]
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 80029e4:	6893      	ldr	r3, [r2, #8]
 80029e6:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80029ea:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80029ee:	6093      	str	r3, [r2, #8]
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80029f0:	6d13      	ldr	r3, [r2, #80]	; 0x50
 80029f2:	f023 0301 	bic.w	r3, r3, #1
 80029f6:	6513      	str	r3, [r2, #80]	; 0x50
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 80029f8:	024b      	lsls	r3, r1, #9
 80029fa:	d505      	bpl.n	8002a08 <HAL_SPI_Init+0xfc>
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 80029fc:	68d3      	ldr	r3, [r2, #12]
 80029fe:	6d61      	ldr	r1, [r4, #84]	; 0x54
 8002a00:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002a04:	430b      	orrs	r3, r1
 8002a06:	60d3      	str	r3, [r2, #12]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002a08:	2000      	movs	r0, #0
  hspi->State     = HAL_SPI_STATE_READY;
 8002a0a:	2301      	movs	r3, #1
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002a0c:	f8c4 0084 	str.w	r0, [r4, #132]	; 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 8002a10:	f884 3081 	strb.w	r3, [r4, #129]	; 0x81
}
 8002a14:	bd70      	pop	{r4, r5, r6, pc}
      (( IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)) )
 8002a16:	2b10      	cmp	r3, #16
 8002a18:	e79f      	b.n	800295a <HAL_SPI_Init+0x4e>
 8002a1a:	bf00      	nop
 8002a1c:	40013000 	.word	0x40013000
 8002a20:	40003800 	.word	0x40003800

08002a24 <HAL_SPI_Transmit>:
{
 8002a24:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002a28:	461d      	mov	r5, r3
  __HAL_LOCK(hspi);
 8002a2a:	f890 3080 	ldrb.w	r3, [r0, #128]	; 0x80
{
 8002a2e:	4604      	mov	r4, r0
 8002a30:	4688      	mov	r8, r1
  __HAL_LOCK(hspi);
 8002a32:	2b01      	cmp	r3, #1
{
 8002a34:	4617      	mov	r7, r2
  __HAL_LOCK(hspi);
 8002a36:	d00c      	beq.n	8002a52 <HAL_SPI_Transmit+0x2e>
 8002a38:	2301      	movs	r3, #1
 8002a3a:	f880 3080 	strb.w	r3, [r0, #128]	; 0x80
  tickstart = HAL_GetTick();
 8002a3e:	f7fd fe1f 	bl	8000680 <HAL_GetTick>
  if (hspi->State != HAL_SPI_STATE_READY)
 8002a42:	f894 3081 	ldrb.w	r3, [r4, #129]	; 0x81
  tickstart = HAL_GetTick();
 8002a46:	4606      	mov	r6, r0
  if (hspi->State != HAL_SPI_STATE_READY)
 8002a48:	2b01      	cmp	r3, #1
 8002a4a:	d005      	beq.n	8002a58 <HAL_SPI_Transmit+0x34>
    __HAL_UNLOCK(hspi);
 8002a4c:	2300      	movs	r3, #0
 8002a4e:	f884 3080 	strb.w	r3, [r4, #128]	; 0x80
  __HAL_LOCK(hspi);
 8002a52:	2002      	movs	r0, #2
 8002a54:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if ((pData == NULL) || (Size == 0U))
 8002a58:	f1b8 0f00 	cmp.w	r8, #0
 8002a5c:	d000      	beq.n	8002a60 <HAL_SPI_Transmit+0x3c>
 8002a5e:	b92f      	cbnz	r7, 8002a6c <HAL_SPI_Transmit+0x48>
    __HAL_UNLOCK(hspi);
 8002a60:	2300      	movs	r3, #0
    return errorcode;
 8002a62:	2001      	movs	r0, #1
    __HAL_UNLOCK(hspi);
 8002a64:	f884 3080 	strb.w	r3, [r4, #128]	; 0x80
    return errorcode;
 8002a68:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8002a6c:	2303      	movs	r3, #3
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8002a6e:	f8c4 805c 	str.w	r8, [r4, #92]	; 0x5c
  hspi->TxXferSize  = Size;
 8002a72:	f8a4 7060 	strh.w	r7, [r4, #96]	; 0x60
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8002a76:	f884 3081 	strb.w	r3, [r4, #129]	; 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002a7a:	2300      	movs	r3, #0
 8002a7c:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
  hspi->pRxBuffPtr  = NULL;
 8002a80:	6663      	str	r3, [r4, #100]	; 0x64
  hspi->TxXferCount = Size;
 8002a82:	f8a4 7062 	strh.w	r7, [r4, #98]	; 0x62
  hspi->RxXferSize  = 0U;
 8002a86:	f8a4 3068 	strh.w	r3, [r4, #104]	; 0x68
  hspi->RxXferCount = 0U;
 8002a8a:	f8a4 306a 	strh.w	r3, [r4, #106]	; 0x6a
  hspi->TxISR       = NULL;
 8002a8e:	6763      	str	r3, [r4, #116]	; 0x74
  hspi->RxISR       = NULL;
 8002a90:	6723      	str	r3, [r4, #112]	; 0x70
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002a92:	68a3      	ldr	r3, [r4, #8]
 8002a94:	f5b3 2fc0 	cmp.w	r3, #393216	; 0x60000
 8002a98:	6823      	ldr	r3, [r4, #0]
 8002a9a:	d103      	bne.n	8002aa4 <HAL_SPI_Transmit+0x80>
    SPI_1LINE_TX(hspi);
 8002a9c:	681a      	ldr	r2, [r3, #0]
 8002a9e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002aa2:	601a      	str	r2, [r3, #0]
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 8002aa4:	6859      	ldr	r1, [r3, #4]
 8002aa6:	0c09      	lsrs	r1, r1, #16
 8002aa8:	0409      	lsls	r1, r1, #16
 8002aaa:	4339      	orrs	r1, r7
 8002aac:	6059      	str	r1, [r3, #4]
  __HAL_SPI_ENABLE(hspi);
 8002aae:	681a      	ldr	r2, [r3, #0]
 8002ab0:	f042 0201 	orr.w	r2, r2, #1
 8002ab4:	601a      	str	r2, [r3, #0]
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002ab6:	6862      	ldr	r2, [r4, #4]
 8002ab8:	f5b2 0f80 	cmp.w	r2, #4194304	; 0x400000
 8002abc:	d103      	bne.n	8002ac6 <HAL_SPI_Transmit+0xa2>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 8002abe:	681a      	ldr	r2, [r3, #0]
 8002ac0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002ac4:	601a      	str	r2, [r3, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 8002ac6:	68e3      	ldr	r3, [r4, #12]
 8002ac8:	2b0f      	cmp	r3, #15
 8002aca:	d82e      	bhi.n	8002b2a <HAL_SPI_Transmit+0x106>
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002acc:	2b07      	cmp	r3, #7
 8002ace:	d875      	bhi.n	8002bbc <HAL_SPI_Transmit+0x198>
    while (hspi->TxXferCount > 0U)
 8002ad0:	f8b4 3062 	ldrh.w	r3, [r4, #98]	; 0x62
 8002ad4:	b29b      	uxth	r3, r3
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	d02c      	beq.n	8002b34 <HAL_SPI_Transmit+0x110>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002ada:	6822      	ldr	r2, [r4, #0]
 8002adc:	6953      	ldr	r3, [r2, #20]
 8002ade:	079f      	lsls	r7, r3, #30
 8002ae0:	f140 809d 	bpl.w	8002c1e <HAL_SPI_Transmit+0x1fa>
        if ((hspi->TxXferCount > 3U) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_03DATA))
 8002ae4:	f8b4 3062 	ldrh.w	r3, [r4, #98]	; 0x62
 8002ae8:	b29b      	uxth	r3, r3
 8002aea:	2b03      	cmp	r3, #3
 8002aec:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8002aee:	d97d      	bls.n	8002bec <HAL_SPI_Transmit+0x1c8>
 8002af0:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8002af2:	2940      	cmp	r1, #64	; 0x40
 8002af4:	d97a      	bls.n	8002bec <HAL_SPI_Transmit+0x1c8>
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((uint32_t *)hspi->pTxBuffPtr);
 8002af6:	f853 1b04 	ldr.w	r1, [r3], #4
 8002afa:	6211      	str	r1, [r2, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 8002afc:	65e3      	str	r3, [r4, #92]	; 0x5c
          hspi->TxXferCount-=4;
 8002afe:	f8b4 3062 	ldrh.w	r3, [r4, #98]	; 0x62
 8002b02:	3b04      	subs	r3, #4
          hspi->TxXferCount-=2;
 8002b04:	b29b      	uxth	r3, r3
 8002b06:	f8a4 3062 	strh.w	r3, [r4, #98]	; 0x62
 8002b0a:	e7e1      	b.n	8002ad0 <HAL_SPI_Transmit+0xac>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002b0c:	6822      	ldr	r2, [r4, #0]
 8002b0e:	6953      	ldr	r3, [r2, #20]
 8002b10:	079f      	lsls	r7, r3, #30
 8002b12:	d523      	bpl.n	8002b5c <HAL_SPI_Transmit+0x138>
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((uint32_t *)hspi->pTxBuffPtr);
 8002b14:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8002b16:	f853 1b04 	ldr.w	r1, [r3], #4
 8002b1a:	6211      	str	r1, [r2, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 8002b1c:	65e3      	str	r3, [r4, #92]	; 0x5c
        hspi->TxXferCount--;
 8002b1e:	f8b4 3062 	ldrh.w	r3, [r4, #98]	; 0x62
 8002b22:	3b01      	subs	r3, #1
 8002b24:	b29b      	uxth	r3, r3
 8002b26:	f8a4 3062 	strh.w	r3, [r4, #98]	; 0x62
    while (hspi->TxXferCount > 0U)
 8002b2a:	f8b4 3062 	ldrh.w	r3, [r4, #98]	; 0x62
 8002b2e:	b29b      	uxth	r3, r3
 8002b30:	2b00      	cmp	r3, #0
 8002b32:	d1eb      	bne.n	8002b0c <HAL_SPI_Transmit+0xe8>
  while((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 8002b34:	6822      	ldr	r2, [r4, #0]
 8002b36:	6953      	ldr	r3, [r2, #20]
 8002b38:	071b      	lsls	r3, r3, #28
 8002b3a:	d57c      	bpl.n	8002c36 <HAL_SPI_Transmit+0x212>
  SPI_CloseTransfer(hspi);
 8002b3c:	4620      	mov	r0, r4
 8002b3e:	f7ff fe8f 	bl	8002860 <SPI_CloseTransfer>
  __HAL_UNLOCK(hspi);
 8002b42:	2300      	movs	r3, #0
 8002b44:	f884 3080 	strb.w	r3, [r4, #128]	; 0x80
  hspi->State = HAL_SPI_STATE_READY;
 8002b48:	2301      	movs	r3, #1
 8002b4a:	f884 3081 	strb.w	r3, [r4, #129]	; 0x81
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002b4e:	f8d4 0084 	ldr.w	r0, [r4, #132]	; 0x84
  __HAL_LOCK(hspi);
 8002b52:	3000      	adds	r0, #0
 8002b54:	bf18      	it	ne
 8002b56:	2001      	movne	r0, #1
 8002b58:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        if ((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick() - tickstart) >=  Timeout)))
 8002b5c:	b985      	cbnz	r5, 8002b80 <HAL_SPI_Transmit+0x15c>
          SPI_CloseTransfer(hspi);
 8002b5e:	4620      	mov	r0, r4
 8002b60:	f7ff fe7e 	bl	8002860 <SPI_CloseTransfer>
          __HAL_UNLOCK(hspi);
 8002b64:	2300      	movs	r3, #0
          hspi->State = HAL_SPI_STATE_READY;
 8002b66:	2001      	movs	r0, #1
          __HAL_UNLOCK(hspi);
 8002b68:	f884 3080 	strb.w	r3, [r4, #128]	; 0x80
          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8002b6c:	f8d4 3084 	ldr.w	r3, [r4, #132]	; 0x84
 8002b70:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002b74:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8002b78:	f884 0081 	strb.w	r0, [r4, #129]	; 0x81
          return HAL_ERROR;
 8002b7c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        if ((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick() - tickstart) >=  Timeout)))
 8002b80:	1c68      	adds	r0, r5, #1
 8002b82:	d0d2      	beq.n	8002b2a <HAL_SPI_Transmit+0x106>
 8002b84:	f7fd fd7c 	bl	8000680 <HAL_GetTick>
 8002b88:	1b80      	subs	r0, r0, r6
 8002b8a:	4285      	cmp	r5, r0
 8002b8c:	d8cd      	bhi.n	8002b2a <HAL_SPI_Transmit+0x106>
 8002b8e:	e7e6      	b.n	8002b5e <HAL_SPI_Transmit+0x13a>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002b90:	6822      	ldr	r2, [r4, #0]
 8002b92:	6953      	ldr	r3, [r2, #20]
 8002b94:	0799      	lsls	r1, r3, #30
 8002b96:	d51f      	bpl.n	8002bd8 <HAL_SPI_Transmit+0x1b4>
        if ( (hspi->TxXferCount > 1U) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 8002b98:	f8b4 3062 	ldrh.w	r3, [r4, #98]	; 0x62
 8002b9c:	b29b      	uxth	r3, r3
 8002b9e:	2b01      	cmp	r3, #1
 8002ba0:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8002ba2:	d911      	bls.n	8002bc8 <HAL_SPI_Transmit+0x1a4>
 8002ba4:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8002ba6:	b179      	cbz	r1, 8002bc8 <HAL_SPI_Transmit+0x1a4>
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((uint32_t *)hspi->pTxBuffPtr);
 8002ba8:	f853 1b04 	ldr.w	r1, [r3], #4
 8002bac:	6211      	str	r1, [r2, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 8002bae:	65e3      	str	r3, [r4, #92]	; 0x5c
          hspi->TxXferCount-=2;
 8002bb0:	f8b4 3062 	ldrh.w	r3, [r4, #98]	; 0x62
 8002bb4:	3b02      	subs	r3, #2
          hspi->TxXferCount--;
 8002bb6:	b29b      	uxth	r3, r3
 8002bb8:	f8a4 3062 	strh.w	r3, [r4, #98]	; 0x62
    while (hspi->TxXferCount > 0U)
 8002bbc:	f8b4 3062 	ldrh.w	r3, [r4, #98]	; 0x62
 8002bc0:	b29b      	uxth	r3, r3
 8002bc2:	2b00      	cmp	r3, #0
 8002bc4:	d1e4      	bne.n	8002b90 <HAL_SPI_Transmit+0x16c>
 8002bc6:	e7b5      	b.n	8002b34 <HAL_SPI_Transmit+0x110>
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((uint16_t *)hspi->pTxBuffPtr);
 8002bc8:	f833 1b02 	ldrh.w	r1, [r3], #2
 8002bcc:	8411      	strh	r1, [r2, #32]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8002bce:	65e3      	str	r3, [r4, #92]	; 0x5c
          hspi->TxXferCount--;
 8002bd0:	f8b4 3062 	ldrh.w	r3, [r4, #98]	; 0x62
 8002bd4:	3b01      	subs	r3, #1
 8002bd6:	e7ee      	b.n	8002bb6 <HAL_SPI_Transmit+0x192>
        if ((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick() - tickstart) >=  Timeout)))
 8002bd8:	2d00      	cmp	r5, #0
 8002bda:	d0c0      	beq.n	8002b5e <HAL_SPI_Transmit+0x13a>
 8002bdc:	1c6b      	adds	r3, r5, #1
 8002bde:	d0ed      	beq.n	8002bbc <HAL_SPI_Transmit+0x198>
 8002be0:	f7fd fd4e 	bl	8000680 <HAL_GetTick>
 8002be4:	1b80      	subs	r0, r0, r6
 8002be6:	4285      	cmp	r5, r0
 8002be8:	d8e8      	bhi.n	8002bbc <HAL_SPI_Transmit+0x198>
 8002bea:	e7b8      	b.n	8002b5e <HAL_SPI_Transmit+0x13a>
        else if ((hspi->TxXferCount > 1U) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 8002bec:	f8b4 1062 	ldrh.w	r1, [r4, #98]	; 0x62
 8002bf0:	b289      	uxth	r1, r1
 8002bf2:	2901      	cmp	r1, #1
 8002bf4:	d909      	bls.n	8002c0a <HAL_SPI_Transmit+0x1e6>
 8002bf6:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8002bf8:	b139      	cbz	r1, 8002c0a <HAL_SPI_Transmit+0x1e6>
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((uint16_t *)hspi->pTxBuffPtr);
 8002bfa:	f833 1b02 	ldrh.w	r1, [r3], #2
 8002bfe:	8411      	strh	r1, [r2, #32]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8002c00:	65e3      	str	r3, [r4, #92]	; 0x5c
          hspi->TxXferCount-=2;
 8002c02:	f8b4 3062 	ldrh.w	r3, [r4, #98]	; 0x62
 8002c06:	3b02      	subs	r3, #2
 8002c08:	e77c      	b.n	8002b04 <HAL_SPI_Transmit+0xe0>
          *((__IO uint8_t *)&hspi->Instance->TXDR) = *((uint8_t *)hspi->pTxBuffPtr);
 8002c0a:	781b      	ldrb	r3, [r3, #0]
 8002c0c:	f882 3020 	strb.w	r3, [r2, #32]
          hspi->pTxBuffPtr += sizeof(uint8_t);
 8002c10:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8002c12:	3301      	adds	r3, #1
 8002c14:	65e3      	str	r3, [r4, #92]	; 0x5c
          hspi->TxXferCount--;
 8002c16:	f8b4 3062 	ldrh.w	r3, [r4, #98]	; 0x62
 8002c1a:	3b01      	subs	r3, #1
 8002c1c:	e772      	b.n	8002b04 <HAL_SPI_Transmit+0xe0>
        if ((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick() - tickstart) >=  Timeout)))
 8002c1e:	2d00      	cmp	r5, #0
 8002c20:	d09d      	beq.n	8002b5e <HAL_SPI_Transmit+0x13a>
 8002c22:	1c68      	adds	r0, r5, #1
 8002c24:	f43f af54 	beq.w	8002ad0 <HAL_SPI_Transmit+0xac>
 8002c28:	f7fd fd2a 	bl	8000680 <HAL_GetTick>
 8002c2c:	1b80      	subs	r0, r0, r6
 8002c2e:	4285      	cmp	r5, r0
 8002c30:	f63f af4e 	bhi.w	8002ad0 <HAL_SPI_Transmit+0xac>
 8002c34:	e793      	b.n	8002b5e <HAL_SPI_Transmit+0x13a>
    if(Timeout != HAL_MAX_DELAY)
 8002c36:	1c69      	adds	r1, r5, #1
 8002c38:	f43f af7d 	beq.w	8002b36 <HAL_SPI_Transmit+0x112>
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8002c3c:	b12d      	cbz	r5, 8002c4a <HAL_SPI_Transmit+0x226>
 8002c3e:	f7fd fd1f 	bl	8000680 <HAL_GetTick>
 8002c42:	1b80      	subs	r0, r0, r6
 8002c44:	4285      	cmp	r5, r0
 8002c46:	f4bf af75 	bcs.w	8002b34 <HAL_SPI_Transmit+0x110>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002c4a:	f8d4 3084 	ldr.w	r3, [r4, #132]	; 0x84
 8002c4e:	f043 0320 	orr.w	r3, r3, #32
 8002c52:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
 8002c56:	e771      	b.n	8002b3c <HAL_SPI_Transmit+0x118>

08002c58 <HAL_SPI_TransmitReceive>:
{
 8002c58:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002c5c:	461f      	mov	r7, r3
  __HAL_LOCK(hspi);
 8002c5e:	f890 3080 	ldrb.w	r3, [r0, #128]	; 0x80
{
 8002c62:	4604      	mov	r4, r0
 8002c64:	4688      	mov	r8, r1
  __HAL_LOCK(hspi);
 8002c66:	2b01      	cmp	r3, #1
{
 8002c68:	4691      	mov	r9, r2
 8002c6a:	9d08      	ldr	r5, [sp, #32]
  __HAL_LOCK(hspi);
 8002c6c:	d016      	beq.n	8002c9c <HAL_SPI_TransmitReceive+0x44>
 8002c6e:	2301      	movs	r3, #1
 8002c70:	f880 3080 	strb.w	r3, [r0, #128]	; 0x80
  tickstart = HAL_GetTick();
 8002c74:	f7fd fd04 	bl	8000680 <HAL_GetTick>
  if (!((hspi->State == HAL_SPI_STATE_READY) || \
 8002c78:	f894 3081 	ldrb.w	r3, [r4, #129]	; 0x81
  tickstart = HAL_GetTick();
 8002c7c:	4606      	mov	r6, r0
  if (!((hspi->State == HAL_SPI_STATE_READY) || \
 8002c7e:	2b01      	cmp	r3, #1
 8002c80:	d00f      	beq.n	8002ca2 <HAL_SPI_TransmitReceive+0x4a>
 8002c82:	6863      	ldr	r3, [r4, #4]
 8002c84:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002c88:	d105      	bne.n	8002c96 <HAL_SPI_TransmitReceive+0x3e>
        ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->State == HAL_SPI_STATE_BUSY_RX))))
 8002c8a:	68a3      	ldr	r3, [r4, #8]
 8002c8c:	b91b      	cbnz	r3, 8002c96 <HAL_SPI_TransmitReceive+0x3e>
 8002c8e:	f894 3081 	ldrb.w	r3, [r4, #129]	; 0x81
 8002c92:	2b04      	cmp	r3, #4
 8002c94:	d005      	beq.n	8002ca2 <HAL_SPI_TransmitReceive+0x4a>
    __HAL_UNLOCK(hspi);
 8002c96:	2300      	movs	r3, #0
 8002c98:	f884 3080 	strb.w	r3, [r4, #128]	; 0x80
  __HAL_LOCK(hspi);
 8002c9c:	2002      	movs	r0, #2
 8002c9e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8002ca2:	f1b8 0f00 	cmp.w	r8, #0
 8002ca6:	d003      	beq.n	8002cb0 <HAL_SPI_TransmitReceive+0x58>
 8002ca8:	f1b9 0f00 	cmp.w	r9, #0
 8002cac:	d000      	beq.n	8002cb0 <HAL_SPI_TransmitReceive+0x58>
 8002cae:	b92f      	cbnz	r7, 8002cbc <HAL_SPI_TransmitReceive+0x64>
    __HAL_UNLOCK(hspi);
 8002cb0:	2300      	movs	r3, #0
    return errorcode;
 8002cb2:	2001      	movs	r0, #1
    __HAL_UNLOCK(hspi);
 8002cb4:	f884 3080 	strb.w	r3, [r4, #128]	; 0x80
 8002cb8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8002cbc:	f894 3081 	ldrb.w	r3, [r4, #129]	; 0x81
 8002cc0:	2b04      	cmp	r3, #4
 8002cc2:	d002      	beq.n	8002cca <HAL_SPI_TransmitReceive+0x72>
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8002cc4:	2305      	movs	r3, #5
 8002cc6:	f884 3081 	strb.w	r3, [r4, #129]	; 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002cca:	2300      	movs	r3, #0
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 8002ccc:	6821      	ldr	r1, [r4, #0]
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8002cce:	f8c4 9064 	str.w	r9, [r4, #100]	; 0x64
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002cd2:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
  hspi->RxXferCount = Size;
 8002cd6:	f8a4 706a 	strh.w	r7, [r4, #106]	; 0x6a
  hspi->TxXferCount = Size;
 8002cda:	f8a4 7062 	strh.w	r7, [r4, #98]	; 0x62
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 8002cde:	684a      	ldr	r2, [r1, #4]
  hspi->RxISR       = NULL;
 8002ce0:	6723      	str	r3, [r4, #112]	; 0x70
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 8002ce2:	0c12      	lsrs	r2, r2, #16
  hspi->TxISR       = NULL;
 8002ce4:	6763      	str	r3, [r4, #116]	; 0x74
  hspi->RxXferSize  = Size;
 8002ce6:	f8a4 7068 	strh.w	r7, [r4, #104]	; 0x68
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 8002cea:	0412      	lsls	r2, r2, #16
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8002cec:	f8c4 805c 	str.w	r8, [r4, #92]	; 0x5c
  hspi->TxXferSize  = Size;
 8002cf0:	f8a4 7060 	strh.w	r7, [r4, #96]	; 0x60
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 8002cf4:	433a      	orrs	r2, r7
 8002cf6:	604a      	str	r2, [r1, #4]
  __HAL_SPI_ENABLE(hspi);
 8002cf8:	680b      	ldr	r3, [r1, #0]
 8002cfa:	f043 0301 	orr.w	r3, r3, #1
 8002cfe:	600b      	str	r3, [r1, #0]
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002d00:	6863      	ldr	r3, [r4, #4]
 8002d02:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002d06:	d103      	bne.n	8002d10 <HAL_SPI_TransmitReceive+0xb8>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 8002d08:	680b      	ldr	r3, [r1, #0]
 8002d0a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002d0e:	600b      	str	r3, [r1, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 8002d10:	68e3      	ldr	r3, [r4, #12]
 8002d12:	2b0f      	cmp	r3, #15
 8002d14:	f200 8089 	bhi.w	8002e2a <HAL_SPI_TransmitReceive+0x1d2>
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002d18:	2b07      	cmp	r3, #7
 8002d1a:	f200 80e1 	bhi.w	8002ee0 <HAL_SPI_TransmitReceive+0x288>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002d1e:	f8b4 3062 	ldrh.w	r3, [r4, #98]	; 0x62
 8002d22:	b29b      	uxth	r3, r3
 8002d24:	b92b      	cbnz	r3, 8002d32 <HAL_SPI_TransmitReceive+0xda>
 8002d26:	f8b4 306a 	ldrh.w	r3, [r4, #106]	; 0x6a
 8002d2a:	b29b      	uxth	r3, r3
 8002d2c:	2b00      	cmp	r3, #0
 8002d2e:	f000 8088 	beq.w	8002e42 <HAL_SPI_TransmitReceive+0x1ea>
      if ((hspi->TxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)))
 8002d32:	f8b4 3062 	ldrh.w	r3, [r4, #98]	; 0x62
 8002d36:	b29b      	uxth	r3, r3
 8002d38:	b1c3      	cbz	r3, 8002d6c <HAL_SPI_TransmitReceive+0x114>
 8002d3a:	6822      	ldr	r2, [r4, #0]
 8002d3c:	6953      	ldr	r3, [r2, #20]
 8002d3e:	079f      	lsls	r7, r3, #30
 8002d40:	d514      	bpl.n	8002d6c <HAL_SPI_TransmitReceive+0x114>
        if ((hspi->TxXferCount > 3U) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_03DATA))
 8002d42:	f8b4 3062 	ldrh.w	r3, [r4, #98]	; 0x62
 8002d46:	b29b      	uxth	r3, r3
 8002d48:	2b03      	cmp	r3, #3
 8002d4a:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8002d4c:	f240 80e3 	bls.w	8002f16 <HAL_SPI_TransmitReceive+0x2be>
 8002d50:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8002d52:	2940      	cmp	r1, #64	; 0x40
 8002d54:	f240 80df 	bls.w	8002f16 <HAL_SPI_TransmitReceive+0x2be>
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((uint32_t *)hspi->pTxBuffPtr);
 8002d58:	f853 1b04 	ldr.w	r1, [r3], #4
 8002d5c:	6211      	str	r1, [r2, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 8002d5e:	65e3      	str	r3, [r4, #92]	; 0x5c
          hspi->TxXferCount-=4;
 8002d60:	f8b4 3062 	ldrh.w	r3, [r4, #98]	; 0x62
 8002d64:	3b04      	subs	r3, #4
          hspi->TxXferCount--;
 8002d66:	b29b      	uxth	r3, r3
 8002d68:	f8a4 3062 	strh.w	r3, [r4, #98]	; 0x62
      if ((hspi->RxXferCount > 0U) && (hspi->Instance->SR & (SPI_FLAG_RXWNE|SPI_FLAG_FRLVL)))
 8002d6c:	f8b4 306a 	ldrh.w	r3, [r4, #106]	; 0x6a
 8002d70:	b29b      	uxth	r3, r3
 8002d72:	b1a3      	cbz	r3, 8002d9e <HAL_SPI_TransmitReceive+0x146>
 8002d74:	6822      	ldr	r2, [r4, #0]
 8002d76:	6953      	ldr	r3, [r2, #20]
 8002d78:	f413 4f60 	tst.w	r3, #57344	; 0xe000
 8002d7c:	d00f      	beq.n	8002d9e <HAL_SPI_TransmitReceive+0x146>
        if (hspi->Instance->SR & SPI_FLAG_RXWNE)
 8002d7e:	6953      	ldr	r3, [r2, #20]
 8002d80:	f413 4f00 	tst.w	r3, #32768	; 0x8000
 8002d84:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8002d86:	f000 80df 	beq.w	8002f48 <HAL_SPI_TransmitReceive+0x2f0>
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 8002d8a:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8002d8c:	f843 2b04 	str.w	r2, [r3], #4
          hspi->pRxBuffPtr += sizeof(uint32_t);
 8002d90:	6663      	str	r3, [r4, #100]	; 0x64
          hspi->RxXferCount-=4;
 8002d92:	f8b4 306a 	ldrh.w	r3, [r4, #106]	; 0x6a
 8002d96:	3b04      	subs	r3, #4
          hspi->RxXferCount--;
 8002d98:	b29b      	uxth	r3, r3
 8002d9a:	f8a4 306a 	strh.w	r3, [r4, #106]	; 0x6a
      if ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick() - tickstart) >=  Timeout))
 8002d9e:	1c68      	adds	r0, r5, #1
 8002da0:	d0bd      	beq.n	8002d1e <HAL_SPI_TransmitReceive+0xc6>
 8002da2:	f7fd fc6d 	bl	8000680 <HAL_GetTick>
 8002da6:	1b80      	subs	r0, r0, r6
 8002da8:	4285      	cmp	r5, r0
 8002daa:	d8b8      	bhi.n	8002d1e <HAL_SPI_TransmitReceive+0xc6>
 8002dac:	e02c      	b.n	8002e08 <HAL_SPI_TransmitReceive+0x1b0>
      if ((hspi->TxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)))
 8002dae:	f8b4 3062 	ldrh.w	r3, [r4, #98]	; 0x62
 8002db2:	b29b      	uxth	r3, r3
 8002db4:	b173      	cbz	r3, 8002dd4 <HAL_SPI_TransmitReceive+0x17c>
 8002db6:	6822      	ldr	r2, [r4, #0]
 8002db8:	6953      	ldr	r3, [r2, #20]
 8002dba:	079b      	lsls	r3, r3, #30
 8002dbc:	d50a      	bpl.n	8002dd4 <HAL_SPI_TransmitReceive+0x17c>
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((uint32_t *)hspi->pTxBuffPtr);
 8002dbe:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8002dc0:	f853 1b04 	ldr.w	r1, [r3], #4
 8002dc4:	6211      	str	r1, [r2, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 8002dc6:	65e3      	str	r3, [r4, #92]	; 0x5c
        hspi->TxXferCount --;
 8002dc8:	f8b4 3062 	ldrh.w	r3, [r4, #98]	; 0x62
 8002dcc:	3b01      	subs	r3, #1
 8002dce:	b29b      	uxth	r3, r3
 8002dd0:	f8a4 3062 	strh.w	r3, [r4, #98]	; 0x62
      if ((hspi->RxXferCount > 0U) && (hspi->Instance->SR & (SPI_FLAG_RXWNE|SPI_FLAG_EOT)))
 8002dd4:	f8b4 306a 	ldrh.w	r3, [r4, #106]	; 0x6a
 8002dd8:	b29b      	uxth	r3, r3
 8002dda:	b173      	cbz	r3, 8002dfa <HAL_SPI_TransmitReceive+0x1a2>
 8002ddc:	6823      	ldr	r3, [r4, #0]
 8002dde:	695a      	ldr	r2, [r3, #20]
 8002de0:	423a      	tst	r2, r7
 8002de2:	d00a      	beq.n	8002dfa <HAL_SPI_TransmitReceive+0x1a2>
        *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 8002de4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002de6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8002de8:	f843 2b04 	str.w	r2, [r3], #4
        hspi->pRxBuffPtr += sizeof(uint32_t);
 8002dec:	6663      	str	r3, [r4, #100]	; 0x64
        hspi->RxXferCount --;
 8002dee:	f8b4 306a 	ldrh.w	r3, [r4, #106]	; 0x6a
 8002df2:	3b01      	subs	r3, #1
 8002df4:	b29b      	uxth	r3, r3
 8002df6:	f8a4 306a 	strh.w	r3, [r4, #106]	; 0x6a
      if ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick() - tickstart) >=  Timeout))
 8002dfa:	1c68      	adds	r0, r5, #1
 8002dfc:	d017      	beq.n	8002e2e <HAL_SPI_TransmitReceive+0x1d6>
 8002dfe:	f7fd fc3f 	bl	8000680 <HAL_GetTick>
 8002e02:	1b80      	subs	r0, r0, r6
 8002e04:	4285      	cmp	r5, r0
 8002e06:	d812      	bhi.n	8002e2e <HAL_SPI_TransmitReceive+0x1d6>
        SPI_CloseTransfer(hspi);
 8002e08:	4620      	mov	r0, r4
 8002e0a:	f7ff fd29 	bl	8002860 <SPI_CloseTransfer>
        __HAL_UNLOCK(hspi);
 8002e0e:	2300      	movs	r3, #0
        hspi->State = HAL_SPI_STATE_READY;
 8002e10:	2001      	movs	r0, #1
        __HAL_UNLOCK(hspi);
 8002e12:	f884 3080 	strb.w	r3, [r4, #128]	; 0x80
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8002e16:	f8d4 3084 	ldr.w	r3, [r4, #132]	; 0x84
 8002e1a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002e1e:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
        hspi->State = HAL_SPI_STATE_READY;
 8002e22:	f884 0081 	strb.w	r0, [r4, #129]	; 0x81
 8002e26:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      if ((hspi->RxXferCount > 0U) && (hspi->Instance->SR & (SPI_FLAG_RXWNE|SPI_FLAG_EOT)))
 8002e2a:	f248 0708 	movw	r7, #32776	; 0x8008
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002e2e:	f8b4 3062 	ldrh.w	r3, [r4, #98]	; 0x62
 8002e32:	b29b      	uxth	r3, r3
 8002e34:	2b00      	cmp	r3, #0
 8002e36:	d1ba      	bne.n	8002dae <HAL_SPI_TransmitReceive+0x156>
 8002e38:	f8b4 306a 	ldrh.w	r3, [r4, #106]	; 0x6a
 8002e3c:	b29b      	uxth	r3, r3
 8002e3e:	2b00      	cmp	r3, #0
 8002e40:	d1b5      	bne.n	8002dae <HAL_SPI_TransmitReceive+0x156>
  while((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 8002e42:	6822      	ldr	r2, [r4, #0]
 8002e44:	6953      	ldr	r3, [r2, #20]
 8002e46:	071b      	lsls	r3, r3, #28
 8002e48:	f140 8096 	bpl.w	8002f78 <HAL_SPI_TransmitReceive+0x320>
  SPI_CloseTransfer(hspi);
 8002e4c:	4620      	mov	r0, r4
 8002e4e:	f7ff fd07 	bl	8002860 <SPI_CloseTransfer>
  __HAL_UNLOCK(hspi);
 8002e52:	2300      	movs	r3, #0
 8002e54:	f884 3080 	strb.w	r3, [r4, #128]	; 0x80
  hspi->State = HAL_SPI_STATE_READY;
 8002e58:	2301      	movs	r3, #1
 8002e5a:	f884 3081 	strb.w	r3, [r4, #129]	; 0x81
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002e5e:	f8d4 0084 	ldr.w	r0, [r4, #132]	; 0x84
  __HAL_LOCK(hspi);
 8002e62:	3000      	adds	r0, #0
 8002e64:	bf18      	it	ne
 8002e66:	2001      	movne	r0, #1
 8002e68:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      if ((hspi->TxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)))
 8002e6c:	f8b4 3062 	ldrh.w	r3, [r4, #98]	; 0x62
 8002e70:	b29b      	uxth	r3, r3
 8002e72:	b1b3      	cbz	r3, 8002ea2 <HAL_SPI_TransmitReceive+0x24a>
 8002e74:	6822      	ldr	r2, [r4, #0]
 8002e76:	6953      	ldr	r3, [r2, #20]
 8002e78:	0799      	lsls	r1, r3, #30
 8002e7a:	d512      	bpl.n	8002ea2 <HAL_SPI_TransmitReceive+0x24a>
        if ( (hspi->TxXferCount > 1U) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 8002e7c:	f8b4 3062 	ldrh.w	r3, [r4, #98]	; 0x62
 8002e80:	b29b      	uxth	r3, r3
 8002e82:	2b01      	cmp	r3, #1
 8002e84:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8002e86:	d936      	bls.n	8002ef6 <HAL_SPI_TransmitReceive+0x29e>
 8002e88:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8002e8a:	2900      	cmp	r1, #0
 8002e8c:	d033      	beq.n	8002ef6 <HAL_SPI_TransmitReceive+0x29e>
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((uint32_t *)hspi->pTxBuffPtr);
 8002e8e:	f853 1b04 	ldr.w	r1, [r3], #4
 8002e92:	6211      	str	r1, [r2, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 8002e94:	65e3      	str	r3, [r4, #92]	; 0x5c
          hspi->TxXferCount-=2;
 8002e96:	f8b4 3062 	ldrh.w	r3, [r4, #98]	; 0x62
 8002e9a:	3b02      	subs	r3, #2
          hspi->TxXferCount--;
 8002e9c:	b29b      	uxth	r3, r3
 8002e9e:	f8a4 3062 	strh.w	r3, [r4, #98]	; 0x62
      if ((hspi->RxXferCount > 0U) && (hspi->Instance->SR & (SPI_FLAG_RXWNE|SPI_FLAG_FRLVL)))
 8002ea2:	f8b4 306a 	ldrh.w	r3, [r4, #106]	; 0x6a
 8002ea6:	b29b      	uxth	r3, r3
 8002ea8:	b19b      	cbz	r3, 8002ed2 <HAL_SPI_TransmitReceive+0x27a>
 8002eaa:	6822      	ldr	r2, [r4, #0]
 8002eac:	6953      	ldr	r3, [r2, #20]
 8002eae:	f413 4f60 	tst.w	r3, #57344	; 0xe000
 8002eb2:	d00e      	beq.n	8002ed2 <HAL_SPI_TransmitReceive+0x27a>
        if (hspi->Instance->SR & SPI_FLAG_RXWNE)
 8002eb4:	6953      	ldr	r3, [r2, #20]
 8002eb6:	f413 4f00 	tst.w	r3, #32768	; 0x8000
 8002eba:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8002ebc:	d023      	beq.n	8002f06 <HAL_SPI_TransmitReceive+0x2ae>
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 8002ebe:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8002ec0:	f843 2b04 	str.w	r2, [r3], #4
          hspi->pRxBuffPtr += sizeof(uint32_t);
 8002ec4:	6663      	str	r3, [r4, #100]	; 0x64
          hspi->RxXferCount-=2;
 8002ec6:	f8b4 306a 	ldrh.w	r3, [r4, #106]	; 0x6a
 8002eca:	3b02      	subs	r3, #2
          hspi->RxXferCount--;
 8002ecc:	b29b      	uxth	r3, r3
 8002ece:	f8a4 306a 	strh.w	r3, [r4, #106]	; 0x6a
      if ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick() - tickstart) >=  Timeout))
 8002ed2:	1c6b      	adds	r3, r5, #1
 8002ed4:	d004      	beq.n	8002ee0 <HAL_SPI_TransmitReceive+0x288>
 8002ed6:	f7fd fbd3 	bl	8000680 <HAL_GetTick>
 8002eda:	1b80      	subs	r0, r0, r6
 8002edc:	4285      	cmp	r5, r0
 8002ede:	d993      	bls.n	8002e08 <HAL_SPI_TransmitReceive+0x1b0>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002ee0:	f8b4 3062 	ldrh.w	r3, [r4, #98]	; 0x62
 8002ee4:	b29b      	uxth	r3, r3
 8002ee6:	2b00      	cmp	r3, #0
 8002ee8:	d1c0      	bne.n	8002e6c <HAL_SPI_TransmitReceive+0x214>
 8002eea:	f8b4 306a 	ldrh.w	r3, [r4, #106]	; 0x6a
 8002eee:	b29b      	uxth	r3, r3
 8002ef0:	2b00      	cmp	r3, #0
 8002ef2:	d1bb      	bne.n	8002e6c <HAL_SPI_TransmitReceive+0x214>
 8002ef4:	e7a5      	b.n	8002e42 <HAL_SPI_TransmitReceive+0x1ea>
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((uint16_t *)hspi->pTxBuffPtr);
 8002ef6:	f833 1b02 	ldrh.w	r1, [r3], #2
 8002efa:	8411      	strh	r1, [r2, #32]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8002efc:	65e3      	str	r3, [r4, #92]	; 0x5c
          hspi->TxXferCount--;
 8002efe:	f8b4 3062 	ldrh.w	r3, [r4, #98]	; 0x62
 8002f02:	3b01      	subs	r3, #1
 8002f04:	e7ca      	b.n	8002e9c <HAL_SPI_TransmitReceive+0x244>
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
 8002f06:	8e12      	ldrh	r2, [r2, #48]	; 0x30
 8002f08:	f823 2b02 	strh.w	r2, [r3], #2
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8002f0c:	6663      	str	r3, [r4, #100]	; 0x64
          hspi->RxXferCount--;
 8002f0e:	f8b4 306a 	ldrh.w	r3, [r4, #106]	; 0x6a
 8002f12:	3b01      	subs	r3, #1
 8002f14:	e7da      	b.n	8002ecc <HAL_SPI_TransmitReceive+0x274>
        else if ((hspi->TxXferCount > 1U) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 8002f16:	f8b4 1062 	ldrh.w	r1, [r4, #98]	; 0x62
 8002f1a:	b289      	uxth	r1, r1
 8002f1c:	2901      	cmp	r1, #1
 8002f1e:	d909      	bls.n	8002f34 <HAL_SPI_TransmitReceive+0x2dc>
 8002f20:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8002f22:	b139      	cbz	r1, 8002f34 <HAL_SPI_TransmitReceive+0x2dc>
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((uint16_t *)hspi->pTxBuffPtr);
 8002f24:	f833 1b02 	ldrh.w	r1, [r3], #2
 8002f28:	8411      	strh	r1, [r2, #32]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8002f2a:	65e3      	str	r3, [r4, #92]	; 0x5c
          hspi->TxXferCount-=2;
 8002f2c:	f8b4 3062 	ldrh.w	r3, [r4, #98]	; 0x62
 8002f30:	3b02      	subs	r3, #2
 8002f32:	e718      	b.n	8002d66 <HAL_SPI_TransmitReceive+0x10e>
          *((__IO uint8_t *)&hspi->Instance->TXDR) = *((uint8_t *)hspi->pTxBuffPtr);
 8002f34:	781b      	ldrb	r3, [r3, #0]
 8002f36:	f882 3020 	strb.w	r3, [r2, #32]
          hspi->pTxBuffPtr += sizeof(uint8_t);
 8002f3a:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8002f3c:	3301      	adds	r3, #1
 8002f3e:	65e3      	str	r3, [r4, #92]	; 0x5c
          hspi->TxXferCount--;
 8002f40:	f8b4 3062 	ldrh.w	r3, [r4, #98]	; 0x62
 8002f44:	3b01      	subs	r3, #1
 8002f46:	e70e      	b.n	8002d66 <HAL_SPI_TransmitReceive+0x10e>
        else if ((hspi->Instance->SR & SPI_FLAG_FRLVL) > SPI_FRLVL_QUARTER_FULL)
 8002f48:	6951      	ldr	r1, [r2, #20]
 8002f4a:	f401 41c0 	and.w	r1, r1, #24576	; 0x6000
 8002f4e:	f5b1 5f00 	cmp.w	r1, #8192	; 0x2000
 8002f52:	d907      	bls.n	8002f64 <HAL_SPI_TransmitReceive+0x30c>
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
 8002f54:	8e12      	ldrh	r2, [r2, #48]	; 0x30
 8002f56:	f823 2b02 	strh.w	r2, [r3], #2
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8002f5a:	6663      	str	r3, [r4, #100]	; 0x64
          hspi->RxXferCount-=2;
 8002f5c:	f8b4 306a 	ldrh.w	r3, [r4, #106]	; 0x6a
 8002f60:	3b02      	subs	r3, #2
 8002f62:	e719      	b.n	8002d98 <HAL_SPI_TransmitReceive+0x140>
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8002f64:	f892 2030 	ldrb.w	r2, [r2, #48]	; 0x30
 8002f68:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 8002f6a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8002f6c:	3301      	adds	r3, #1
 8002f6e:	6663      	str	r3, [r4, #100]	; 0x64
          hspi->RxXferCount--;
 8002f70:	f8b4 306a 	ldrh.w	r3, [r4, #106]	; 0x6a
 8002f74:	3b01      	subs	r3, #1
 8002f76:	e70f      	b.n	8002d98 <HAL_SPI_TransmitReceive+0x140>
    if(Timeout != HAL_MAX_DELAY)
 8002f78:	1c69      	adds	r1, r5, #1
 8002f7a:	f43f af63 	beq.w	8002e44 <HAL_SPI_TransmitReceive+0x1ec>
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8002f7e:	b12d      	cbz	r5, 8002f8c <HAL_SPI_TransmitReceive+0x334>
 8002f80:	f7fd fb7e 	bl	8000680 <HAL_GetTick>
 8002f84:	1b80      	subs	r0, r0, r6
 8002f86:	4285      	cmp	r5, r0
 8002f88:	f4bf af5b 	bcs.w	8002e42 <HAL_SPI_TransmitReceive+0x1ea>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002f8c:	f8d4 3084 	ldr.w	r3, [r4, #132]	; 0x84
 8002f90:	f043 0320 	orr.w	r3, r3, #32
 8002f94:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
 8002f98:	e758      	b.n	8002e4c <HAL_SPI_TransmitReceive+0x1f4>

08002f9a <HAL_SPI_Receive>:
{
 8002f9a:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8002f9e:	461d      	mov	r5, r3
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8002fa0:	6843      	ldr	r3, [r0, #4]
{
 8002fa2:	4604      	mov	r4, r0
 8002fa4:	4688      	mov	r8, r1
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8002fa6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
{
 8002faa:	4617      	mov	r7, r2
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8002fac:	d10c      	bne.n	8002fc8 <HAL_SPI_Receive+0x2e>
 8002fae:	6883      	ldr	r3, [r0, #8]
 8002fb0:	b953      	cbnz	r3, 8002fc8 <HAL_SPI_Receive+0x2e>
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8002fb2:	2304      	movs	r3, #4
 8002fb4:	f880 3081 	strb.w	r3, [r0, #129]	; 0x81
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8002fb8:	4613      	mov	r3, r2
 8002fba:	9500      	str	r5, [sp, #0]
 8002fbc:	460a      	mov	r2, r1
 8002fbe:	f7ff fe4b 	bl	8002c58 <HAL_SPI_TransmitReceive>
}
 8002fc2:	b002      	add	sp, #8
 8002fc4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  __HAL_LOCK(hspi);
 8002fc8:	f894 3080 	ldrb.w	r3, [r4, #128]	; 0x80
 8002fcc:	2b01      	cmp	r3, #1
 8002fce:	d00c      	beq.n	8002fea <HAL_SPI_Receive+0x50>
 8002fd0:	2301      	movs	r3, #1
 8002fd2:	f884 3080 	strb.w	r3, [r4, #128]	; 0x80
  tickstart = HAL_GetTick();
 8002fd6:	f7fd fb53 	bl	8000680 <HAL_GetTick>
  if (hspi->State != HAL_SPI_STATE_READY)
 8002fda:	f894 3081 	ldrb.w	r3, [r4, #129]	; 0x81
  tickstart = HAL_GetTick();
 8002fde:	4606      	mov	r6, r0
  if (hspi->State != HAL_SPI_STATE_READY)
 8002fe0:	2b01      	cmp	r3, #1
 8002fe2:	d004      	beq.n	8002fee <HAL_SPI_Receive+0x54>
    __HAL_UNLOCK(hspi);
 8002fe4:	2300      	movs	r3, #0
 8002fe6:	f884 3080 	strb.w	r3, [r4, #128]	; 0x80
  __HAL_LOCK(hspi);
 8002fea:	2002      	movs	r0, #2
 8002fec:	e7e9      	b.n	8002fc2 <HAL_SPI_Receive+0x28>
  if ((pData == NULL) || (Size == 0U))
 8002fee:	f1b8 0f00 	cmp.w	r8, #0
 8002ff2:	d000      	beq.n	8002ff6 <HAL_SPI_Receive+0x5c>
 8002ff4:	b927      	cbnz	r7, 8003000 <HAL_SPI_Receive+0x66>
    __HAL_UNLOCK(hspi);
 8002ff6:	2300      	movs	r3, #0
    return errorcode;
 8002ff8:	2001      	movs	r0, #1
    __HAL_UNLOCK(hspi);
 8002ffa:	f884 3080 	strb.w	r3, [r4, #128]	; 0x80
    return errorcode;
 8002ffe:	e7e0      	b.n	8002fc2 <HAL_SPI_Receive+0x28>
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8003000:	2304      	movs	r3, #4
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8003002:	f8c4 8064 	str.w	r8, [r4, #100]	; 0x64
  hspi->RxXferSize  = Size;
 8003006:	f8a4 7068 	strh.w	r7, [r4, #104]	; 0x68
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800300a:	f884 3081 	strb.w	r3, [r4, #129]	; 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800300e:	2300      	movs	r3, #0
 8003010:	6821      	ldr	r1, [r4, #0]
 8003012:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
  hspi->pTxBuffPtr  = NULL;
 8003016:	65e3      	str	r3, [r4, #92]	; 0x5c
  hspi->RxXferCount = Size;
 8003018:	f8a4 706a 	strh.w	r7, [r4, #106]	; 0x6a
  hspi->TxXferSize  = 0U;
 800301c:	f8a4 3060 	strh.w	r3, [r4, #96]	; 0x60
  hspi->TxXferCount = 0U;
 8003020:	f8a4 3062 	strh.w	r3, [r4, #98]	; 0x62
  hspi->RxISR       = NULL;
 8003024:	6723      	str	r3, [r4, #112]	; 0x70
  hspi->TxISR       = NULL;
 8003026:	6763      	str	r3, [r4, #116]	; 0x74
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003028:	68a3      	ldr	r3, [r4, #8]
 800302a:	f5b3 2fc0 	cmp.w	r3, #393216	; 0x60000
 800302e:	d103      	bne.n	8003038 <HAL_SPI_Receive+0x9e>
    SPI_1LINE_RX(hspi);
 8003030:	680b      	ldr	r3, [r1, #0]
 8003032:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003036:	600b      	str	r3, [r1, #0]
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 8003038:	684b      	ldr	r3, [r1, #4]
 800303a:	0c1b      	lsrs	r3, r3, #16
 800303c:	041b      	lsls	r3, r3, #16
 800303e:	433b      	orrs	r3, r7
 8003040:	604b      	str	r3, [r1, #4]
  __HAL_SPI_ENABLE(hspi);
 8003042:	680b      	ldr	r3, [r1, #0]
 8003044:	f043 0301 	orr.w	r3, r3, #1
 8003048:	600b      	str	r3, [r1, #0]
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800304a:	6863      	ldr	r3, [r4, #4]
 800304c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003050:	d103      	bne.n	800305a <HAL_SPI_Receive+0xc0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 8003052:	680b      	ldr	r3, [r1, #0]
 8003054:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003058:	600b      	str	r3, [r1, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 800305a:	68e3      	ldr	r3, [r4, #12]
 800305c:	2b0f      	cmp	r3, #15
 800305e:	d857      	bhi.n	8003110 <HAL_SPI_Receive+0x176>
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003060:	2b07      	cmp	r3, #7
 8003062:	d86c      	bhi.n	800313e <HAL_SPI_Receive+0x1a4>
    while (hspi->RxXferCount > 0U)
 8003064:	f8b4 306a 	ldrh.w	r3, [r4, #106]	; 0x6a
 8003068:	b29b      	uxth	r3, r3
 800306a:	b34b      	cbz	r3, 80030c0 <HAL_SPI_Receive+0x126>
      if (hspi->Instance->SR & (SPI_FLAG_RXWNE|SPI_FLAG_FRLVL))
 800306c:	6823      	ldr	r3, [r4, #0]
 800306e:	695a      	ldr	r2, [r3, #20]
 8003070:	f412 4f60 	tst.w	r2, #57344	; 0xe000
 8003074:	f000 8093 	beq.w	800319e <HAL_SPI_Receive+0x204>
        if (hspi->Instance->SR & SPI_FLAG_RXWNE)
 8003078:	695a      	ldr	r2, [r3, #20]
 800307a:	f412 4f00 	tst.w	r2, #32768	; 0x8000
 800307e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8003080:	d075      	beq.n	800316e <HAL_SPI_Receive+0x1d4>
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 8003082:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003084:	f842 3b04 	str.w	r3, [r2], #4
          hspi->RxXferCount-=4;
 8003088:	f8b4 306a 	ldrh.w	r3, [r4, #106]	; 0x6a
          hspi->pRxBuffPtr += sizeof(uint32_t);
 800308c:	6662      	str	r2, [r4, #100]	; 0x64
          hspi->RxXferCount-=4;
 800308e:	3b04      	subs	r3, #4
          hspi->RxXferCount-=2;
 8003090:	b29b      	uxth	r3, r3
 8003092:	f8a4 306a 	strh.w	r3, [r4, #106]	; 0x6a
 8003096:	e7e5      	b.n	8003064 <HAL_SPI_Receive+0xca>
      if (hspi->Instance->SR & (SPI_FLAG_RXWNE|SPI_FLAG_EOT))
 8003098:	6823      	ldr	r3, [r4, #0]
 800309a:	695a      	ldr	r2, [r3, #20]
 800309c:	423a      	tst	r2, r7
 800309e:	d01e      	beq.n	80030de <HAL_SPI_Receive+0x144>
        *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 80030a0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80030a2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80030a4:	f843 2b04 	str.w	r2, [r3], #4
        hspi->pRxBuffPtr += sizeof(uint32_t);
 80030a8:	6663      	str	r3, [r4, #100]	; 0x64
        hspi->RxXferCount--;
 80030aa:	f8b4 306a 	ldrh.w	r3, [r4, #106]	; 0x6a
 80030ae:	3b01      	subs	r3, #1
 80030b0:	b29b      	uxth	r3, r3
 80030b2:	f8a4 306a 	strh.w	r3, [r4, #106]	; 0x6a
    while (hspi->RxXferCount > 0U)
 80030b6:	f8b4 306a 	ldrh.w	r3, [r4, #106]	; 0x6a
 80030ba:	b29b      	uxth	r3, r3
 80030bc:	2b00      	cmp	r3, #0
 80030be:	d1eb      	bne.n	8003098 <HAL_SPI_Receive+0xfe>
  SPI_CloseTransfer(hspi);
 80030c0:	4620      	mov	r0, r4
 80030c2:	f7ff fbcd 	bl	8002860 <SPI_CloseTransfer>
  __HAL_UNLOCK(hspi);
 80030c6:	2300      	movs	r3, #0
 80030c8:	f884 3080 	strb.w	r3, [r4, #128]	; 0x80
  hspi->State = HAL_SPI_STATE_READY;
 80030cc:	2301      	movs	r3, #1
 80030ce:	f884 3081 	strb.w	r3, [r4, #129]	; 0x81
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80030d2:	f8d4 0084 	ldr.w	r0, [r4, #132]	; 0x84
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80030d6:	3000      	adds	r0, #0
 80030d8:	bf18      	it	ne
 80030da:	2001      	movne	r0, #1
 80030dc:	e771      	b.n	8002fc2 <HAL_SPI_Receive+0x28>
        if ((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick() - tickstart) >=  Timeout)))
 80030de:	b97d      	cbnz	r5, 8003100 <HAL_SPI_Receive+0x166>
          SPI_CloseTransfer(hspi);
 80030e0:	4620      	mov	r0, r4
 80030e2:	f7ff fbbd 	bl	8002860 <SPI_CloseTransfer>
          __HAL_UNLOCK(hspi);
 80030e6:	2300      	movs	r3, #0
          hspi->State = HAL_SPI_STATE_READY;
 80030e8:	2001      	movs	r0, #1
          __HAL_UNLOCK(hspi);
 80030ea:	f884 3080 	strb.w	r3, [r4, #128]	; 0x80
          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 80030ee:	f8d4 3084 	ldr.w	r3, [r4, #132]	; 0x84
 80030f2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80030f6:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 80030fa:	f884 0081 	strb.w	r0, [r4, #129]	; 0x81
          return HAL_ERROR;
 80030fe:	e760      	b.n	8002fc2 <HAL_SPI_Receive+0x28>
        if ((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick() - tickstart) >=  Timeout)))
 8003100:	1c69      	adds	r1, r5, #1
 8003102:	d0d8      	beq.n	80030b6 <HAL_SPI_Receive+0x11c>
 8003104:	f7fd fabc 	bl	8000680 <HAL_GetTick>
 8003108:	1b80      	subs	r0, r0, r6
 800310a:	4285      	cmp	r5, r0
 800310c:	d8d3      	bhi.n	80030b6 <HAL_SPI_Receive+0x11c>
 800310e:	e7e7      	b.n	80030e0 <HAL_SPI_Receive+0x146>
      if (hspi->Instance->SR & (SPI_FLAG_RXWNE|SPI_FLAG_EOT))
 8003110:	f248 0708 	movw	r7, #32776	; 0x8008
 8003114:	e7cf      	b.n	80030b6 <HAL_SPI_Receive+0x11c>
      if (hspi->Instance->SR & (SPI_FLAG_RXWNE|SPI_FLAG_FRLVL))
 8003116:	6822      	ldr	r2, [r4, #0]
 8003118:	6953      	ldr	r3, [r2, #20]
 800311a:	f413 4f60 	tst.w	r3, #57344	; 0xe000
 800311e:	d01c      	beq.n	800315a <HAL_SPI_Receive+0x1c0>
        if (hspi->Instance->SR & SPI_FLAG_RXWNE)
 8003120:	6953      	ldr	r3, [r2, #20]
 8003122:	f413 4f00 	tst.w	r3, #32768	; 0x8000
 8003126:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8003128:	d00f      	beq.n	800314a <HAL_SPI_Receive+0x1b0>
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 800312a:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800312c:	f843 2b04 	str.w	r2, [r3], #4
          hspi->pRxBuffPtr += sizeof(uint32_t);
 8003130:	6663      	str	r3, [r4, #100]	; 0x64
          hspi->RxXferCount-=2;
 8003132:	f8b4 306a 	ldrh.w	r3, [r4, #106]	; 0x6a
 8003136:	3b02      	subs	r3, #2
          hspi->RxXferCount--;
 8003138:	b29b      	uxth	r3, r3
 800313a:	f8a4 306a 	strh.w	r3, [r4, #106]	; 0x6a
    while (hspi->RxXferCount > 0U)
 800313e:	f8b4 306a 	ldrh.w	r3, [r4, #106]	; 0x6a
 8003142:	b29b      	uxth	r3, r3
 8003144:	2b00      	cmp	r3, #0
 8003146:	d1e6      	bne.n	8003116 <HAL_SPI_Receive+0x17c>
 8003148:	e7ba      	b.n	80030c0 <HAL_SPI_Receive+0x126>
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
 800314a:	8e12      	ldrh	r2, [r2, #48]	; 0x30
 800314c:	f823 2b02 	strh.w	r2, [r3], #2
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8003150:	6663      	str	r3, [r4, #100]	; 0x64
          hspi->RxXferCount--;
 8003152:	f8b4 306a 	ldrh.w	r3, [r4, #106]	; 0x6a
 8003156:	3b01      	subs	r3, #1
 8003158:	e7ee      	b.n	8003138 <HAL_SPI_Receive+0x19e>
        if ((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick() - tickstart) >=  Timeout)))
 800315a:	2d00      	cmp	r5, #0
 800315c:	d0c0      	beq.n	80030e0 <HAL_SPI_Receive+0x146>
 800315e:	1c6a      	adds	r2, r5, #1
 8003160:	d0ed      	beq.n	800313e <HAL_SPI_Receive+0x1a4>
 8003162:	f7fd fa8d 	bl	8000680 <HAL_GetTick>
 8003166:	1b80      	subs	r0, r0, r6
 8003168:	4285      	cmp	r5, r0
 800316a:	d8e8      	bhi.n	800313e <HAL_SPI_Receive+0x1a4>
 800316c:	e7b8      	b.n	80030e0 <HAL_SPI_Receive+0x146>
        else if ((hspi->Instance->SR & SPI_FLAG_FRLVL) > SPI_FRLVL_QUARTER_FULL)
 800316e:	6959      	ldr	r1, [r3, #20]
 8003170:	f401 41c0 	and.w	r1, r1, #24576	; 0x6000
 8003174:	f5b1 5f00 	cmp.w	r1, #8192	; 0x2000
 8003178:	d907      	bls.n	800318a <HAL_SPI_Receive+0x1f0>
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
 800317a:	8e1b      	ldrh	r3, [r3, #48]	; 0x30
 800317c:	f822 3b02 	strh.w	r3, [r2], #2
          hspi->RxXferCount-=2;
 8003180:	f8b4 306a 	ldrh.w	r3, [r4, #106]	; 0x6a
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8003184:	6662      	str	r2, [r4, #100]	; 0x64
          hspi->RxXferCount-=2;
 8003186:	3b02      	subs	r3, #2
 8003188:	e782      	b.n	8003090 <HAL_SPI_Receive+0xf6>
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800318a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800318e:	7013      	strb	r3, [r2, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 8003190:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8003192:	3301      	adds	r3, #1
 8003194:	6663      	str	r3, [r4, #100]	; 0x64
          hspi->RxXferCount--;
 8003196:	f8b4 306a 	ldrh.w	r3, [r4, #106]	; 0x6a
 800319a:	3b01      	subs	r3, #1
 800319c:	e778      	b.n	8003090 <HAL_SPI_Receive+0xf6>
        if ((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick() - tickstart) >=  Timeout)))
 800319e:	2d00      	cmp	r5, #0
 80031a0:	d09e      	beq.n	80030e0 <HAL_SPI_Receive+0x146>
 80031a2:	1c6b      	adds	r3, r5, #1
 80031a4:	f43f af5e 	beq.w	8003064 <HAL_SPI_Receive+0xca>
 80031a8:	f7fd fa6a 	bl	8000680 <HAL_GetTick>
 80031ac:	1b80      	subs	r0, r0, r6
 80031ae:	4285      	cmp	r5, r0
 80031b0:	f63f af58 	bhi.w	8003064 <HAL_SPI_Receive+0xca>
 80031b4:	e794      	b.n	80030e0 <HAL_SPI_Receive+0x146>

080031b6 <HAL_SPI_TxCpltCallback>:
 80031b6:	4770      	bx	lr

080031b8 <HAL_SPI_RxCpltCallback>:
 80031b8:	4770      	bx	lr

080031ba <HAL_SPI_TxRxCpltCallback>:
 80031ba:	4770      	bx	lr

080031bc <HAL_SPI_ErrorCallback>:
 80031bc:	4770      	bx	lr
	...

080031c0 <HAL_SPI_IRQHandler>:
  uint32_t itsource = hspi->Instance->IER;
 80031c0:	6803      	ldr	r3, [r0, #0]
{
 80031c2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  uint32_t itsource = hspi->Instance->IER;
 80031c6:	f8d3 a010 	ldr.w	sl, [r3, #16]
{
 80031ca:	4604      	mov	r4, r0
  uint32_t itflag   = hspi->Instance->SR;
 80031cc:	f8d3 9014 	ldr.w	r9, [r3, #20]
  uint32_t cfg1     = hspi->Instance->CFG1;
 80031d0:	f8d3 8008 	ldr.w	r8, [r3, #8]
  uint32_t trigger  = itsource & itflag;
 80031d4:	ea0a 0509 	and.w	r5, sl, r9
  HAL_SPI_StateTypeDef State = hspi->State;
 80031d8:	f890 6081 	ldrb.w	r6, [r0, #129]	; 0x81
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_RXNE))
 80031dc:	f005 0741 	and.w	r7, r5, #65	; 0x41
  HAL_SPI_StateTypeDef State = hspi->State;
 80031e0:	b2f6      	uxtb	r6, r6
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_RXNE))
 80031e2:	2f01      	cmp	r7, #1
 80031e4:	d10a      	bne.n	80031fc <HAL_SPI_IRQHandler+0x3c>
    hspi->RxISR(hspi);
 80031e6:	6f03      	ldr	r3, [r0, #112]	; 0x70
 80031e8:	4798      	blx	r3
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_TXE))
 80031ea:	f005 0322 	and.w	r3, r5, #34	; 0x22
 80031ee:	2b02      	cmp	r3, #2
 80031f0:	d106      	bne.n	8003200 <HAL_SPI_IRQHandler+0x40>
    hspi->TxISR(hspi);
 80031f2:	6f63      	ldr	r3, [r4, #116]	; 0x74
 80031f4:	4620      	mov	r0, r4
}
 80031f6:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    hspi->TxISR(hspi);
 80031fa:	4718      	bx	r3
  uint32_t handled  = 0;
 80031fc:	2700      	movs	r7, #0
 80031fe:	e7f4      	b.n	80031ea <HAL_SPI_IRQHandler+0x2a>
  if (handled != 0)
 8003200:	2f00      	cmp	r7, #0
 8003202:	d166      	bne.n	80032d2 <HAL_SPI_IRQHandler+0x112>
  if (HAL_IS_BIT_SET(trigger, SPI_FLAG_EOT))
 8003204:	072f      	lsls	r7, r5, #28
 8003206:	d566      	bpl.n	80032d6 <HAL_SPI_IRQHandler+0x116>
    __HAL_SPI_CLEAR_EOTFLAG(hspi);
 8003208:	6823      	ldr	r3, [r4, #0]
    if( HAL_IS_BIT_CLR(cfg1, SPI_CFG1_TXDMAEN|SPI_CFG1_RXDMAEN) ||                       // IT based transfer is done
 800320a:	f418 4f40 	tst.w	r8, #49152	; 0xc000
    __HAL_SPI_CLEAR_EOTFLAG(hspi);
 800320e:	699a      	ldr	r2, [r3, #24]
 8003210:	f042 0208 	orr.w	r2, r2, #8
 8003214:	619a      	str	r2, [r3, #24]
    __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 8003216:	699a      	ldr	r2, [r3, #24]
 8003218:	f042 0210 	orr.w	r2, r2, #16
 800321c:	619a      	str	r2, [r3, #24]
    __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 800321e:	699a      	ldr	r2, [r3, #24]
 8003220:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003224:	619a      	str	r2, [r3, #24]
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_EOT);
 8003226:	691a      	ldr	r2, [r3, #16]
 8003228:	f022 0208 	bic.w	r2, r2, #8
 800322c:	611a      	str	r2, [r3, #16]
    if( HAL_IS_BIT_CLR(cfg1, SPI_CFG1_TXDMAEN|SPI_CFG1_RXDMAEN) ||                       // IT based transfer is done
 800322e:	d00e      	beq.n	800324e <HAL_SPI_IRQHandler+0x8e>
 8003230:	2e04      	cmp	r6, #4
 8003232:	d009      	beq.n	8003248 <HAL_SPI_IRQHandler+0x88>
       ((State != HAL_SPI_STATE_BUSY_RX) && (hspi->hdmatx->Init.Mode == DMA_NORMAL)) ||  // DMA is used in normal mode
 8003234:	6fa2      	ldr	r2, [r4, #120]	; 0x78
 8003236:	69d2      	ldr	r2, [r2, #28]
 8003238:	b14a      	cbz	r2, 800324e <HAL_SPI_IRQHandler+0x8e>
 800323a:	2e03      	cmp	r6, #3
 800323c:	d104      	bne.n	8003248 <HAL_SPI_IRQHandler+0x88>
      HAL_SPI_TxCpltCallback(hspi);
 800323e:	4620      	mov	r0, r4
 8003240:	f7ff ffb9 	bl	80031b6 <HAL_SPI_TxCpltCallback>
 8003244:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
       ((State != HAL_SPI_STATE_BUSY_TX) && (hspi->hdmarx->Init.Mode == DMA_NORMAL)) )   // DMA is used in normal mode
 8003248:	6fe2      	ldr	r2, [r4, #124]	; 0x7c
 800324a:	69d2      	ldr	r2, [r2, #28]
 800324c:	bb8a      	cbnz	r2, 80032b2 <HAL_SPI_IRQHandler+0xf2>
      if (HAL_IS_BIT_CLR(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN|SPI_CFG1_RXDMAEN))
 800324e:	689b      	ldr	r3, [r3, #8]
 8003250:	f413 4f40 	tst.w	r3, #49152	; 0xc000
 8003254:	d01b      	beq.n	800328e <HAL_SPI_IRQHandler+0xce>
      SPI_CloseTransfer(hspi);
 8003256:	4620      	mov	r0, r4
 8003258:	f7ff fb02 	bl	8002860 <SPI_CloseTransfer>
      hspi->State = HAL_SPI_STATE_READY;
 800325c:	2301      	movs	r3, #1
 800325e:	f884 3081 	strb.w	r3, [r4, #129]	; 0x81
      if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003262:	f8d4 3084 	ldr.w	r3, [r4, #132]	; 0x84
 8003266:	b323      	cbz	r3, 80032b2 <HAL_SPI_IRQHandler+0xf2>
        HAL_SPI_ErrorCallback(hspi);
 8003268:	4620      	mov	r0, r4
 800326a:	f7ff ffa7 	bl	80031bc <HAL_SPI_ErrorCallback>
 800326e:	e030      	b.n	80032d2 <HAL_SPI_IRQHandler+0x112>
          if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 8003270:	68e1      	ldr	r1, [r4, #12]
 8003272:	6822      	ldr	r2, [r4, #0]
 8003274:	290f      	cmp	r1, #15
 8003276:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8003278:	d90f      	bls.n	800329a <HAL_SPI_IRQHandler+0xda>
            *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 800327a:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800327c:	f843 2b04 	str.w	r2, [r3], #4
            hspi->pRxBuffPtr += sizeof(uint8_t);
 8003280:	6663      	str	r3, [r4, #100]	; 0x64
          hspi->RxXferCount--;
 8003282:	f8b4 306a 	ldrh.w	r3, [r4, #106]	; 0x6a
 8003286:	3b01      	subs	r3, #1
 8003288:	b29b      	uxth	r3, r3
 800328a:	f8a4 306a 	strh.w	r3, [r4, #106]	; 0x6a
        while (hspi->RxXferCount != 0)
 800328e:	f8b4 306a 	ldrh.w	r3, [r4, #106]	; 0x6a
 8003292:	b29b      	uxth	r3, r3
 8003294:	2b00      	cmp	r3, #0
 8003296:	d1eb      	bne.n	8003270 <HAL_SPI_IRQHandler+0xb0>
 8003298:	e7dd      	b.n	8003256 <HAL_SPI_IRQHandler+0x96>
          else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800329a:	2907      	cmp	r1, #7
 800329c:	d903      	bls.n	80032a6 <HAL_SPI_IRQHandler+0xe6>
            *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
 800329e:	8e12      	ldrh	r2, [r2, #48]	; 0x30
 80032a0:	f823 2b02 	strh.w	r2, [r3], #2
 80032a4:	e7ec      	b.n	8003280 <HAL_SPI_IRQHandler+0xc0>
            *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 80032a6:	f892 2030 	ldrb.w	r2, [r2, #48]	; 0x30
 80032aa:	701a      	strb	r2, [r3, #0]
            hspi->pRxBuffPtr += sizeof(uint8_t);
 80032ac:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80032ae:	3301      	adds	r3, #1
 80032b0:	e7e6      	b.n	8003280 <HAL_SPI_IRQHandler+0xc0>
    if (State == HAL_SPI_STATE_BUSY_TX_RX)
 80032b2:	2e05      	cmp	r6, #5
 80032b4:	d104      	bne.n	80032c0 <HAL_SPI_IRQHandler+0x100>
      HAL_SPI_TxRxCpltCallback(hspi);
 80032b6:	4620      	mov	r0, r4
 80032b8:	f7ff ff7f 	bl	80031ba <HAL_SPI_TxRxCpltCallback>
 80032bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    else if (State == HAL_SPI_STATE_BUSY_RX)
 80032c0:	2e04      	cmp	r6, #4
 80032c2:	d104      	bne.n	80032ce <HAL_SPI_IRQHandler+0x10e>
      HAL_SPI_RxCpltCallback(hspi);
 80032c4:	4620      	mov	r0, r4
 80032c6:	f7ff ff77 	bl	80031b8 <HAL_SPI_RxCpltCallback>
 80032ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    else if (State == HAL_SPI_STATE_BUSY_TX)
 80032ce:	2e03      	cmp	r6, #3
 80032d0:	d0b5      	beq.n	800323e <HAL_SPI_IRQHandler+0x7e>
 80032d2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  if (HAL_IS_BIT_SET(itsource, SPI_FLAG_EOT) && HAL_IS_BIT_SET(itflag, SPI_FLAG_SUSP ))
 80032d6:	f01a 0f08 	tst.w	sl, #8
 80032da:	d009      	beq.n	80032f0 <HAL_SPI_IRQHandler+0x130>
 80032dc:	f419 6f00 	tst.w	r9, #2048	; 0x800
 80032e0:	d006      	beq.n	80032f0 <HAL_SPI_IRQHandler+0x130>
    __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 80032e2:	6822      	ldr	r2, [r4, #0]
 80032e4:	6993      	ldr	r3, [r2, #24]
 80032e6:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80032ea:	6193      	str	r3, [r2, #24]
    return;
 80032ec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  if ((trigger & (SPI_FLAG_MODF | SPI_FLAG_OVR | SPI_FLAG_FRE | SPI_FLAG_UDR)) != RESET)
 80032f0:	f415 7f58 	tst.w	r5, #864	; 0x360
 80032f4:	d0ed      	beq.n	80032d2 <HAL_SPI_IRQHandler+0x112>
    if ((trigger & SPI_FLAG_OVR) != RESET)
 80032f6:	0668      	lsls	r0, r5, #25
 80032f8:	d50a      	bpl.n	8003310 <HAL_SPI_IRQHandler+0x150>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 80032fa:	f8d4 3084 	ldr.w	r3, [r4, #132]	; 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80032fe:	6822      	ldr	r2, [r4, #0]
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8003300:	f043 0304 	orr.w	r3, r3, #4
 8003304:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003308:	6993      	ldr	r3, [r2, #24]
 800330a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800330e:	6193      	str	r3, [r2, #24]
    if ((trigger & SPI_FLAG_MODF) != RESET)
 8003310:	05a9      	lsls	r1, r5, #22
 8003312:	d50a      	bpl.n	800332a <HAL_SPI_IRQHandler+0x16a>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8003314:	f8d4 3084 	ldr.w	r3, [r4, #132]	; 0x84
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8003318:	6822      	ldr	r2, [r4, #0]
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800331a:	f043 0301 	orr.w	r3, r3, #1
 800331e:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8003322:	6993      	ldr	r3, [r2, #24]
 8003324:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003328:	6193      	str	r3, [r2, #24]
    if ((trigger & SPI_FLAG_FRE) != RESET)
 800332a:	05ea      	lsls	r2, r5, #23
 800332c:	d50a      	bpl.n	8003344 <HAL_SPI_IRQHandler+0x184>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800332e:	f8d4 3084 	ldr.w	r3, [r4, #132]	; 0x84
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8003332:	6822      	ldr	r2, [r4, #0]
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8003334:	f043 0308 	orr.w	r3, r3, #8
 8003338:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 800333c:	6993      	ldr	r3, [r2, #24]
 800333e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003342:	6193      	str	r3, [r2, #24]
    if ((trigger & SPI_FLAG_UDR) != RESET)
 8003344:	06ab      	lsls	r3, r5, #26
 8003346:	d50a      	bpl.n	800335e <HAL_SPI_IRQHandler+0x19e>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 8003348:	f8d4 3084 	ldr.w	r3, [r4, #132]	; 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 800334c:	6822      	ldr	r2, [r4, #0]
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 800334e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003352:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 8003356:	6993      	ldr	r3, [r2, #24]
 8003358:	f043 0320 	orr.w	r3, r3, #32
 800335c:	6193      	str	r3, [r2, #24]
    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800335e:	f8d4 3084 	ldr.w	r3, [r4, #132]	; 0x84
 8003362:	2b00      	cmp	r3, #0
 8003364:	d0b5      	beq.n	80032d2 <HAL_SPI_IRQHandler+0x112>
      __HAL_SPI_DISABLE(hspi);
 8003366:	6823      	ldr	r3, [r4, #0]
      if (HAL_IS_BIT_SET(cfg1, SPI_CFG1_TXDMAEN|SPI_CFG1_RXDMAEN))
 8003368:	f418 4f40 	tst.w	r8, #49152	; 0xc000
      __HAL_SPI_DISABLE(hspi);
 800336c:	681a      	ldr	r2, [r3, #0]
 800336e:	f022 0201 	bic.w	r2, r2, #1
 8003372:	601a      	str	r2, [r3, #0]
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_EOT | SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_MODF | SPI_IT_OVR | SPI_IT_FRE | SPI_IT_UDR);
 8003374:	691a      	ldr	r2, [r3, #16]
 8003376:	f422 725a 	bic.w	r2, r2, #872	; 0x368
 800337a:	f022 0203 	bic.w	r2, r2, #3
 800337e:	611a      	str	r2, [r3, #16]
      if (HAL_IS_BIT_SET(cfg1, SPI_CFG1_TXDMAEN|SPI_CFG1_RXDMAEN))
 8003380:	d012      	beq.n	80033a8 <HAL_SPI_IRQHandler+0x1e8>
        CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 8003382:	689a      	ldr	r2, [r3, #8]
        if (hspi->hdmarx != NULL)
 8003384:	6fe0      	ldr	r0, [r4, #124]	; 0x7c
        CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 8003386:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 800338a:	609a      	str	r2, [r3, #8]
        if (hspi->hdmarx != NULL)
 800338c:	b118      	cbz	r0, 8003396 <HAL_SPI_IRQHandler+0x1d6>
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 800338e:	4b08      	ldr	r3, [pc, #32]	; (80033b0 <HAL_SPI_IRQHandler+0x1f0>)
 8003390:	6503      	str	r3, [r0, #80]	; 0x50
          HAL_DMA_Abort_IT(hspi->hdmarx);
 8003392:	f7fd fb31 	bl	80009f8 <HAL_DMA_Abort_IT>
        if (hspi->hdmatx != NULL)
 8003396:	6fa0      	ldr	r0, [r4, #120]	; 0x78
 8003398:	2800      	cmp	r0, #0
 800339a:	d09a      	beq.n	80032d2 <HAL_SPI_IRQHandler+0x112>
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 800339c:	4b04      	ldr	r3, [pc, #16]	; (80033b0 <HAL_SPI_IRQHandler+0x1f0>)
}
 800339e:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 80033a2:	6503      	str	r3, [r0, #80]	; 0x50
          HAL_DMA_Abort_IT(hspi->hdmatx);
 80033a4:	f7fd bb28 	b.w	80009f8 <HAL_DMA_Abort_IT>
        hspi->State = HAL_SPI_STATE_READY;
 80033a8:	2301      	movs	r3, #1
 80033aa:	f884 3081 	strb.w	r3, [r4, #129]	; 0x81
 80033ae:	e75b      	b.n	8003268 <HAL_SPI_IRQHandler+0xa8>
 80033b0:	080033b5 	.word	0x080033b5

080033b4 <SPI_DMAAbortOnError>:
{
 80033b4:	b508      	push	{r3, lr}
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80033b6:	6b80      	ldr	r0, [r0, #56]	; 0x38
  hspi->RxXferCount = 0U;
 80033b8:	2300      	movs	r3, #0
 80033ba:	f8a0 306a 	strh.w	r3, [r0, #106]	; 0x6a
  hspi->TxXferCount = 0U;
 80033be:	f8a0 3062 	strh.w	r3, [r0, #98]	; 0x62
  hspi->State = HAL_SPI_STATE_READY;
 80033c2:	2301      	movs	r3, #1
 80033c4:	f880 3081 	strb.w	r3, [r0, #129]	; 0x81
  HAL_SPI_ErrorCallback(hspi);
 80033c8:	f7ff fef8 	bl	80031bc <HAL_SPI_ErrorCallback>
 80033cc:	bd08      	pop	{r3, pc}

080033ce <HAL_TIM_PeriodElapsedCallback>:
 80033ce:	4770      	bx	lr

080033d0 <HAL_TIM_OC_DelayElapsedCallback>:
 80033d0:	4770      	bx	lr

080033d2 <HAL_TIM_IC_CaptureCallback>:
 80033d2:	4770      	bx	lr

080033d4 <HAL_TIM_PWM_PulseFinishedCallback>:
 80033d4:	4770      	bx	lr

080033d6 <HAL_TIM_TriggerCallback>:
 80033d6:	4770      	bx	lr

080033d8 <HAL_TIM_IRQHandler>:
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
  /* Capture compare 1 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80033d8:	6803      	ldr	r3, [r0, #0]
 80033da:	691a      	ldr	r2, [r3, #16]
 80033dc:	0791      	lsls	r1, r2, #30
{
 80033de:	b510      	push	{r4, lr}
 80033e0:	4604      	mov	r4, r0
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80033e2:	d50f      	bpl.n	8003404 <HAL_TIM_IRQHandler+0x2c>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
 80033e4:	68da      	ldr	r2, [r3, #12]
 80033e6:	0792      	lsls	r2, r2, #30
 80033e8:	d50c      	bpl.n	8003404 <HAL_TIM_IRQHandler+0x2c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80033ea:	f06f 0202 	mvn.w	r2, #2
 80033ee:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80033f0:	2201      	movs	r2, #1
        
        /* Input capture event */
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00)
 80033f2:	699b      	ldr	r3, [r3, #24]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80033f4:	7702      	strb	r2, [r0, #28]
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00)
 80033f6:	0799      	lsls	r1, r3, #30
 80033f8:	f000 8085 	beq.w	8003506 <HAL_TIM_IRQHandler+0x12e>
        {
          HAL_TIM_IC_CaptureCallback(htim);
 80033fc:	f7ff ffe9 	bl	80033d2 <HAL_TIM_IC_CaptureCallback>
        else
        {
          HAL_TIM_OC_DelayElapsedCallback(htim);
          HAL_TIM_PWM_PulseFinishedCallback(htim);
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003400:	2300      	movs	r3, #0
 8003402:	7723      	strb	r3, [r4, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003404:	6823      	ldr	r3, [r4, #0]
 8003406:	691a      	ldr	r2, [r3, #16]
 8003408:	0752      	lsls	r2, r2, #29
 800340a:	d510      	bpl.n	800342e <HAL_TIM_IRQHandler+0x56>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
 800340c:	68da      	ldr	r2, [r3, #12]
 800340e:	0750      	lsls	r0, r2, #29
 8003410:	d50d      	bpl.n	800342e <HAL_TIM_IRQHandler+0x56>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003412:	f06f 0204 	mvn.w	r2, #4
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
      /* Input capture event */
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00)
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 8003416:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003418:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800341a:	2202      	movs	r2, #2
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00)
 800341c:	699b      	ldr	r3, [r3, #24]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800341e:	7722      	strb	r2, [r4, #28]
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00)
 8003420:	f413 7f40 	tst.w	r3, #768	; 0x300
 8003424:	d075      	beq.n	8003512 <HAL_TIM_IRQHandler+0x13a>
        HAL_TIM_IC_CaptureCallback(htim);
 8003426:	f7ff ffd4 	bl	80033d2 <HAL_TIM_IC_CaptureCallback>
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800342a:	2300      	movs	r3, #0
 800342c:	7723      	strb	r3, [r4, #28]
    } 
  }
  /* Capture compare 3 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800342e:	6823      	ldr	r3, [r4, #0]
 8003430:	691a      	ldr	r2, [r3, #16]
 8003432:	0711      	lsls	r1, r2, #28
 8003434:	d50f      	bpl.n	8003456 <HAL_TIM_IRQHandler+0x7e>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
 8003436:	68da      	ldr	r2, [r3, #12]
 8003438:	0712      	lsls	r2, r2, #28
 800343a:	d50c      	bpl.n	8003456 <HAL_TIM_IRQHandler+0x7e>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800343c:	f06f 0208 	mvn.w	r2, #8
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00)
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 8003440:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003442:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003444:	2204      	movs	r2, #4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00)
 8003446:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003448:	7722      	strb	r2, [r4, #28]
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00)
 800344a:	079b      	lsls	r3, r3, #30
 800344c:	d067      	beq.n	800351e <HAL_TIM_IRQHandler+0x146>
        HAL_TIM_IC_CaptureCallback(htim);
 800344e:	f7ff ffc0 	bl	80033d2 <HAL_TIM_IC_CaptureCallback>
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim); 
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003452:	2300      	movs	r3, #0
 8003454:	7723      	strb	r3, [r4, #28]
    }
  }
  /* Capture compare 4 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003456:	6823      	ldr	r3, [r4, #0]
 8003458:	691a      	ldr	r2, [r3, #16]
 800345a:	06d0      	lsls	r0, r2, #27
 800345c:	d510      	bpl.n	8003480 <HAL_TIM_IRQHandler+0xa8>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
 800345e:	68da      	ldr	r2, [r3, #12]
 8003460:	06d1      	lsls	r1, r2, #27
 8003462:	d50d      	bpl.n	8003480 <HAL_TIM_IRQHandler+0xa8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003464:	f06f 0210 	mvn.w	r2, #16
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00)
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 8003468:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800346a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800346c:	2208      	movs	r2, #8
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00)
 800346e:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003470:	7722      	strb	r2, [r4, #28]
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00)
 8003472:	f413 7f40 	tst.w	r3, #768	; 0x300
 8003476:	d058      	beq.n	800352a <HAL_TIM_IRQHandler+0x152>
        HAL_TIM_IC_CaptureCallback(htim);
 8003478:	f7ff ffab 	bl	80033d2 <HAL_TIM_IC_CaptureCallback>
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800347c:	2300      	movs	r3, #0
 800347e:	7723      	strb	r3, [r4, #28]
    } 
  }
  /* TIM Update event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003480:	6823      	ldr	r3, [r4, #0]
 8003482:	691a      	ldr	r2, [r3, #16]
 8003484:	07d2      	lsls	r2, r2, #31
 8003486:	d508      	bpl.n	800349a <HAL_TIM_IRQHandler+0xc2>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 8003488:	68da      	ldr	r2, [r3, #12]
 800348a:	07d0      	lsls	r0, r2, #31
 800348c:	d505      	bpl.n	800349a <HAL_TIM_IRQHandler+0xc2>
    { 
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800348e:	f06f 0201 	mvn.w	r2, #1
      HAL_TIM_PeriodElapsedCallback(htim);
 8003492:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003494:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8003496:	f7ff ff9a 	bl	80033ce <HAL_TIM_PeriodElapsedCallback>
    }
  }
  /* TIM Break input event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800349a:	6823      	ldr	r3, [r4, #0]
 800349c:	691a      	ldr	r2, [r3, #16]
 800349e:	0611      	lsls	r1, r2, #24
 80034a0:	d508      	bpl.n	80034b4 <HAL_TIM_IRQHandler+0xdc>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 80034a2:	68da      	ldr	r2, [r3, #12]
 80034a4:	0612      	lsls	r2, r2, #24
 80034a6:	d505      	bpl.n	80034b4 <HAL_TIM_IRQHandler+0xdc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80034a8:	f06f 0280 	mvn.w	r2, #128	; 0x80
      HAL_TIMEx_BreakCallback(htim);
 80034ac:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80034ae:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 80034b0:	f000 f8eb 	bl	800368a <HAL_TIMEx_BreakCallback>
    }
  } 
  /* TIM Break input2 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 80034b4:	6823      	ldr	r3, [r4, #0]
 80034b6:	691a      	ldr	r2, [r3, #16]
 80034b8:	05d0      	lsls	r0, r2, #23
 80034ba:	d508      	bpl.n	80034ce <HAL_TIM_IRQHandler+0xf6>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 80034bc:	68da      	ldr	r2, [r3, #12]
 80034be:	0611      	lsls	r1, r2, #24
 80034c0:	d505      	bpl.n	80034ce <HAL_TIM_IRQHandler+0xf6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80034c2:	f06f 0280 	mvn.w	r2, #128	; 0x80
      HAL_TIMEx_BreakCallback(htim);
 80034c6:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80034c8:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 80034ca:	f000 f8de 	bl	800368a <HAL_TIMEx_BreakCallback>
    }
  }
  /* TIM Trigger detection event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80034ce:	6823      	ldr	r3, [r4, #0]
 80034d0:	691a      	ldr	r2, [r3, #16]
 80034d2:	0652      	lsls	r2, r2, #25
 80034d4:	d508      	bpl.n	80034e8 <HAL_TIM_IRQHandler+0x110>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
 80034d6:	68da      	ldr	r2, [r3, #12]
 80034d8:	0650      	lsls	r0, r2, #25
 80034da:	d505      	bpl.n	80034e8 <HAL_TIM_IRQHandler+0x110>
    { 
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80034dc:	f06f 0240 	mvn.w	r2, #64	; 0x40
      HAL_TIM_TriggerCallback(htim);
 80034e0:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80034e2:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 80034e4:	f7ff ff77 	bl	80033d6 <HAL_TIM_TriggerCallback>
    }
  }
  /* TIM commutation event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80034e8:	6823      	ldr	r3, [r4, #0]
 80034ea:	691a      	ldr	r2, [r3, #16]
 80034ec:	0691      	lsls	r1, r2, #26
 80034ee:	d522      	bpl.n	8003536 <HAL_TIM_IRQHandler+0x15e>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
 80034f0:	68da      	ldr	r2, [r3, #12]
 80034f2:	0692      	lsls	r2, r2, #26
 80034f4:	d51f      	bpl.n	8003536 <HAL_TIM_IRQHandler+0x15e>
    { 
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80034f6:	f06f 0220 	mvn.w	r2, #32
      HAL_TIMEx_CommutationCallback(htim);
 80034fa:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80034fc:	611a      	str	r2, [r3, #16]
    }
  }
}
 80034fe:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      HAL_TIMEx_CommutationCallback(htim);
 8003502:	f000 b8c1 	b.w	8003688 <HAL_TIMEx_CommutationCallback>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003506:	f7ff ff63 	bl	80033d0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800350a:	4620      	mov	r0, r4
 800350c:	f7ff ff62 	bl	80033d4 <HAL_TIM_PWM_PulseFinishedCallback>
 8003510:	e776      	b.n	8003400 <HAL_TIM_IRQHandler+0x28>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003512:	f7ff ff5d 	bl	80033d0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003516:	4620      	mov	r0, r4
 8003518:	f7ff ff5c 	bl	80033d4 <HAL_TIM_PWM_PulseFinishedCallback>
 800351c:	e785      	b.n	800342a <HAL_TIM_IRQHandler+0x52>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800351e:	f7ff ff57 	bl	80033d0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim); 
 8003522:	4620      	mov	r0, r4
 8003524:	f7ff ff56 	bl	80033d4 <HAL_TIM_PWM_PulseFinishedCallback>
 8003528:	e793      	b.n	8003452 <HAL_TIM_IRQHandler+0x7a>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800352a:	f7ff ff51 	bl	80033d0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800352e:	4620      	mov	r0, r4
 8003530:	f7ff ff50 	bl	80033d4 <HAL_TIM_PWM_PulseFinishedCallback>
 8003534:	e7a2      	b.n	800347c <HAL_TIM_IRQHandler+0xa4>
 8003536:	bd10      	pop	{r4, pc}

08003538 <TIM_Base_SetConfig>:
{
  uint32_t tmpcr1 = 0;
  tmpcr1 = TIMx->CR1;
  
  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003538:	4a31      	ldr	r2, [pc, #196]	; (8003600 <TIM_Base_SetConfig+0xc8>)
  tmpcr1 = TIMx->CR1;
 800353a:	8803      	ldrh	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800353c:	4290      	cmp	r0, r2
  tmpcr1 = TIMx->CR1;
 800353e:	b29b      	uxth	r3, r3
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003540:	d012      	beq.n	8003568 <TIM_Base_SetConfig+0x30>
 8003542:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8003546:	d00f      	beq.n	8003568 <TIM_Base_SetConfig+0x30>
 8003548:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 800354c:	4290      	cmp	r0, r2
 800354e:	d00b      	beq.n	8003568 <TIM_Base_SetConfig+0x30>
 8003550:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003554:	4290      	cmp	r0, r2
 8003556:	d007      	beq.n	8003568 <TIM_Base_SetConfig+0x30>
 8003558:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800355c:	4290      	cmp	r0, r2
 800355e:	d003      	beq.n	8003568 <TIM_Base_SetConfig+0x30>
 8003560:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 8003564:	4290      	cmp	r0, r2
 8003566:	d119      	bne.n	800359c <TIM_Base_SetConfig+0x64>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
    tmpcr1 |= Structure->CounterMode;
 8003568:	684a      	ldr	r2, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800356a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 800356e:	4313      	orrs	r3, r2
  }
 
  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003570:	4a23      	ldr	r2, [pc, #140]	; (8003600 <TIM_Base_SetConfig+0xc8>)
 8003572:	4290      	cmp	r0, r2
 8003574:	d01d      	beq.n	80035b2 <TIM_Base_SetConfig+0x7a>
 8003576:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 800357a:	d01a      	beq.n	80035b2 <TIM_Base_SetConfig+0x7a>
 800357c:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 8003580:	4290      	cmp	r0, r2
 8003582:	d016      	beq.n	80035b2 <TIM_Base_SetConfig+0x7a>
 8003584:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003588:	4290      	cmp	r0, r2
 800358a:	d012      	beq.n	80035b2 <TIM_Base_SetConfig+0x7a>
 800358c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003590:	4290      	cmp	r0, r2
 8003592:	d00e      	beq.n	80035b2 <TIM_Base_SetConfig+0x7a>
 8003594:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 8003598:	4290      	cmp	r0, r2
 800359a:	d00a      	beq.n	80035b2 <TIM_Base_SetConfig+0x7a>
 800359c:	4a19      	ldr	r2, [pc, #100]	; (8003604 <TIM_Base_SetConfig+0xcc>)
 800359e:	4290      	cmp	r0, r2
 80035a0:	d007      	beq.n	80035b2 <TIM_Base_SetConfig+0x7a>
 80035a2:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80035a6:	4290      	cmp	r0, r2
 80035a8:	d003      	beq.n	80035b2 <TIM_Base_SetConfig+0x7a>
 80035aa:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80035ae:	4290      	cmp	r0, r2
 80035b0:	d103      	bne.n	80035ba <TIM_Base_SetConfig+0x82>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80035b2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80035b6:	68ca      	ldr	r2, [r1, #12]
 80035b8:	4313      	orrs	r3, r2
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80035ba:	694a      	ldr	r2, [r1, #20]
 80035bc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80035c0:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 80035c2:	b29b      	uxth	r3, r3
 80035c4:	8003      	strh	r3, [r0, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80035c6:	688b      	ldr	r3, [r1, #8]
 80035c8:	62c3      	str	r3, [r0, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 80035ca:	880b      	ldrh	r3, [r1, #0]
 80035cc:	8503      	strh	r3, [r0, #40]	; 0x28
    
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))  
 80035ce:	4b0c      	ldr	r3, [pc, #48]	; (8003600 <TIM_Base_SetConfig+0xc8>)
 80035d0:	4298      	cmp	r0, r3
 80035d2:	d00f      	beq.n	80035f4 <TIM_Base_SetConfig+0xbc>
 80035d4:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80035d8:	4298      	cmp	r0, r3
 80035da:	d00b      	beq.n	80035f4 <TIM_Base_SetConfig+0xbc>
 80035dc:	f503 5370 	add.w	r3, r3, #15360	; 0x3c00
 80035e0:	4298      	cmp	r0, r3
 80035e2:	d007      	beq.n	80035f4 <TIM_Base_SetConfig+0xbc>
 80035e4:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80035e8:	4298      	cmp	r0, r3
 80035ea:	d003      	beq.n	80035f4 <TIM_Base_SetConfig+0xbc>
 80035ec:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80035f0:	4298      	cmp	r0, r3
 80035f2:	d101      	bne.n	80035f8 <TIM_Base_SetConfig+0xc0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80035f4:	8a0b      	ldrh	r3, [r1, #16]
 80035f6:	8603      	strh	r3, [r0, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediatly */
  TIMx->EGR = TIM_EGR_UG;
 80035f8:	2301      	movs	r3, #1
 80035fa:	6143      	str	r3, [r0, #20]
 80035fc:	4770      	bx	lr
 80035fe:	bf00      	nop
 8003600:	40010000 	.word	0x40010000
 8003604:	40014000 	.word	0x40014000

08003608 <HAL_TIM_Base_Init>:
{ 
 8003608:	b510      	push	{r4, lr}
  if(htim == NULL)
 800360a:	4604      	mov	r4, r0
 800360c:	b1a0      	cbz	r0, 8003638 <HAL_TIM_Base_Init+0x30>
  if(htim->State == HAL_TIM_STATE_RESET)
 800360e:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8003612:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8003616:	b91b      	cbnz	r3, 8003620 <HAL_TIM_Base_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8003618:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 800361c:	f002 fa4e 	bl	8005abc <HAL_TIM_Base_MspInit>
  htim->State= HAL_TIM_STATE_BUSY;
 8003620:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 8003622:	6820      	ldr	r0, [r4, #0]
 8003624:	1d21      	adds	r1, r4, #4
  htim->State= HAL_TIM_STATE_BUSY;
 8003626:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 800362a:	f7ff ff85 	bl	8003538 <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 800362e:	2301      	movs	r3, #1
  return HAL_OK;
 8003630:	2000      	movs	r0, #0
  htim->State= HAL_TIM_STATE_READY;
 8003632:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8003636:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8003638:	2001      	movs	r0, #1
}
 800363a:	bd10      	pop	{r4, pc}

0800363c <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance)); 
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));
  
  /* Check input state */
  __HAL_LOCK(htim);
 800363c:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8003640:	2b01      	cmp	r3, #1
{
 8003642:	b530      	push	{r4, r5, lr}
  __HAL_LOCK(htim);
 8003644:	d01c      	beq.n	8003680 <HAL_TIMEx_MasterConfigSynchronization+0x44>

 /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003646:	6802      	ldr	r2, [r0, #0]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8003648:	4d0e      	ldr	r5, [pc, #56]	; (8003684 <HAL_TIMEx_MasterConfigSynchronization+0x48>)
  tmpcr2 = htim->Instance->CR2;
 800364a:	6853      	ldr	r3, [r2, #4]
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800364c:	42aa      	cmp	r2, r5
  tmpsmcr = htim->Instance->SMCR;
 800364e:	6894      	ldr	r4, [r2, #8]
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8003650:	d003      	beq.n	800365a <HAL_TIMEx_MasterConfigSynchronization+0x1e>
 8003652:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8003656:	42aa      	cmp	r2, r5
 8003658:	d103      	bne.n	8003662 <HAL_TIMEx_MasterConfigSynchronization+0x26>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));
    
    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800365a:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800365e:	684d      	ldr	r5, [r1, #4]
 8003660:	432b      	orrs	r3, r5
  }
  
  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003662:	680d      	ldr	r5, [r1, #0]
  tmpcr2 &= ~TIM_CR2_MMS;
 8003664:	f023 0370 	bic.w	r3, r3, #112	; 0x70

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003668:	6889      	ldr	r1, [r1, #8]
  tmpsmcr &= ~TIM_SMCR_MSM;
 800366a:	f024 0480 	bic.w	r4, r4, #128	; 0x80
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800366e:	432b      	orrs	r3, r5
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003670:	4321      	orrs	r1, r4
  
  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003672:	6053      	str	r3, [r2, #4]
  
  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;

  __HAL_UNLOCK(htim);
 8003674:	2300      	movs	r3, #0
  htim->Instance->SMCR = tmpsmcr;
 8003676:	6091      	str	r1, [r2, #8]
  __HAL_UNLOCK(htim);
 8003678:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  
  return HAL_OK;
 800367c:	4618      	mov	r0, r3
 800367e:	bd30      	pop	{r4, r5, pc}
  __HAL_LOCK(htim);
 8003680:	2002      	movs	r0, #2
} 
 8003682:	bd30      	pop	{r4, r5, pc}
 8003684:	40010000 	.word	0x40010000

08003688 <HAL_TIMEx_CommutationCallback>:
 8003688:	4770      	bx	lr

0800368a <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non blocking mode 
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800368a:	4770      	bx	lr

0800368c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart: UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800368c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8003690:	4604      	mov	r4, r0
  assert_param(IS_UART_MODE(huart->Init.Mode));
  assert_param(IS_UART_HARDWARE_FLOW_CONTROL(huart->Init.HwFlowCtl));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
  assert_param(IS_UART_PRESCALER(huart->Init.Prescaler));
  assert_param(IS_UART_FIFO_MODE_STATE(huart->Init.FIFOMode));
  if (huart->Init.FIFOMode == UART_FIFOMODE_ENABLE)
 8003692:	6a81      	ldr	r1, [r0, #40]	; 0x28
  if(UART_INSTANCE_LOWPOWER(huart))
 8003694:	6805      	ldr	r5, [r0, #0]
{
 8003696:	b087      	sub	sp, #28
   *  set the M bits according to huart->Init.WordLength value
   *  set PCE and PS bits according to huart->Init.Parity value
   *  set TE and RE bits according to huart->Init.Mode value
   *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
  tmpreg |=  (uint32_t)huart->Init.FIFOMode;
 8003698:	68a3      	ldr	r3, [r4, #8]
 800369a:	6922      	ldr	r2, [r4, #16]
 800369c:	430b      	orrs	r3, r1
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 800369e:	682e      	ldr	r6, [r5, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80036a0:	69c0      	ldr	r0, [r0, #28]
  tmpreg |=  (uint32_t)huart->Init.FIFOMode;
 80036a2:	4313      	orrs	r3, r2
 80036a4:	6962      	ldr	r2, [r4, #20]
 80036a6:	4313      	orrs	r3, r2
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 80036a8:	4ab3      	ldr	r2, [pc, #716]	; (8003978 <UART_SetConfig+0x2ec>)
  tmpreg |=  (uint32_t)huart->Init.FIFOMode;
 80036aa:	4303      	orrs	r3, r0
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 80036ac:	4032      	ands	r2, r6
 80036ae:	4313      	orrs	r3, r2

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80036b0:	68e2      	ldr	r2, [r4, #12]
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 80036b2:	602b      	str	r3, [r5, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80036b4:	686b      	ldr	r3, [r5, #4]
 80036b6:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80036ba:	4313      	orrs	r3, r2
   *   to huart->Init.HwFlowCtl value
   * - one-bit sampling method versus three samples' majority rule according
   *   to huart->Init.OneBitSampling (not applicable to LPUART)
   * - set TXFTCFG bit according to husart->Init.TXFIFOThreshold value
   * - set RXFTCFG bit according to husart->Init.RXFIFOThreshold value */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80036bc:	69a2      	ldr	r2, [r4, #24]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80036be:	606b      	str	r3, [r5, #4]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80036c0:	4bae      	ldr	r3, [pc, #696]	; (800397c <UART_SetConfig+0x2f0>)
 80036c2:	429d      	cmp	r5, r3
  {
    tmpreg |= huart->Init.OneBitSampling;
 80036c4:	bf1c      	itt	ne
 80036c6:	6a23      	ldrne	r3, [r4, #32]
 80036c8:	431a      	orrne	r2, r3
  }

  if (huart->Init.FIFOMode == UART_FIFOMODE_ENABLE)
 80036ca:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  {
    tmpreg |= ((uint32_t)huart->Init.TXFIFOThreshold | (uint32_t)huart->Init.RXFIFOThreshold);
 80036ce:	bf02      	ittt	eq
 80036d0:	6ae3      	ldreq	r3, [r4, #44]	; 0x2c
 80036d2:	6b21      	ldreq	r1, [r4, #48]	; 0x30
 80036d4:	430b      	orreq	r3, r1
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);

/*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
   * - UART Clock Prescaler : set PRESCALER according to huart->Init.Prescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.Prescaler);
 80036d6:	6a61      	ldr	r1, [r4, #36]	; 0x24
    tmpreg |= ((uint32_t)huart->Init.TXFIFOThreshold | (uint32_t)huart->Init.RXFIFOThreshold);
 80036d8:	bf08      	it	eq
 80036da:	431a      	orreq	r2, r3
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80036dc:	68ab      	ldr	r3, [r5, #8]
 80036de:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 80036e2:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 80036e6:	4313      	orrs	r3, r2
 80036e8:	60ab      	str	r3, [r5, #8]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.Prescaler);
 80036ea:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 80036ec:	f023 030f 	bic.w	r3, r3, #15
 80036f0:	430b      	orrs	r3, r1
 80036f2:	62eb      	str	r3, [r5, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80036f4:	4ba2      	ldr	r3, [pc, #648]	; (8003980 <UART_SetConfig+0x2f4>)
 80036f6:	429d      	cmp	r5, r3
 80036f8:	d11c      	bne.n	8003734 <UART_SetConfig+0xa8>
 80036fa:	4ba2      	ldr	r3, [pc, #648]	; (8003984 <UART_SetConfig+0x2f8>)
 80036fc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80036fe:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8003702:	2b28      	cmp	r3, #40	; 0x28
 8003704:	f200 825e 	bhi.w	8003bc4 <UART_SetConfig+0x538>
 8003708:	4a9f      	ldr	r2, [pc, #636]	; (8003988 <UART_SetConfig+0x2fc>)
        }
      }  /*   if ( (tmpreg < (3 * huart->Init.BaudRate) ) || (tmpreg > (4096 * huart->Init.BaudRate) )) */
    } /* if (tmpreg != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800370a:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 800370e:	5cd3      	ldrb	r3, [r2, r3]
 8003710:	f040 81e6 	bne.w	8003ae0 <UART_SetConfig+0x454>
  {
    switch (clocksource)
 8003714:	2b08      	cmp	r3, #8
 8003716:	f000 81ba 	beq.w	8003a8e <UART_SetConfig+0x402>
 800371a:	f200 816e 	bhi.w	80039fa <UART_SetConfig+0x36e>
 800371e:	2b01      	cmp	r3, #1
 8003720:	f000 8197 	beq.w	8003a52 <UART_SetConfig+0x3c6>
 8003724:	f0c0 817d 	bcc.w	8003a22 <UART_SetConfig+0x396>
 8003728:	2b04      	cmp	r3, #4
 800372a:	f000 8195 	beq.w	8003a58 <UART_SetConfig+0x3cc>
    case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate, huart->Init.Prescaler));
      break;
    case UART_CLOCKSOURCE_UNDEFINED:
    default:
        ret = HAL_ERROR;
 800372e:	2301      	movs	r3, #1
  uint16_t usartdiv                   = 0x0000U;
 8003730:	2200      	movs	r2, #0
 8003732:	e186      	b.n	8003a42 <UART_SetConfig+0x3b6>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003734:	4b95      	ldr	r3, [pc, #596]	; (800398c <UART_SetConfig+0x300>)
 8003736:	429d      	cmp	r5, r3
 8003738:	d108      	bne.n	800374c <UART_SetConfig+0xc0>
 800373a:	4b92      	ldr	r3, [pc, #584]	; (8003984 <UART_SetConfig+0x2f8>)
 800373c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800373e:	f003 0307 	and.w	r3, r3, #7
 8003742:	2b05      	cmp	r3, #5
 8003744:	f200 823e 	bhi.w	8003bc4 <UART_SetConfig+0x538>
 8003748:	4a91      	ldr	r2, [pc, #580]	; (8003990 <UART_SetConfig+0x304>)
 800374a:	e7de      	b.n	800370a <UART_SetConfig+0x7e>
 800374c:	4b91      	ldr	r3, [pc, #580]	; (8003994 <UART_SetConfig+0x308>)
 800374e:	429d      	cmp	r5, r3
 8003750:	d108      	bne.n	8003764 <UART_SetConfig+0xd8>
 8003752:	4b8c      	ldr	r3, [pc, #560]	; (8003984 <UART_SetConfig+0x2f8>)
 8003754:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003756:	f003 0307 	and.w	r3, r3, #7
 800375a:	2b05      	cmp	r3, #5
 800375c:	f200 8232 	bhi.w	8003bc4 <UART_SetConfig+0x538>
 8003760:	4a8d      	ldr	r2, [pc, #564]	; (8003998 <UART_SetConfig+0x30c>)
 8003762:	e7d2      	b.n	800370a <UART_SetConfig+0x7e>
 8003764:	4b8d      	ldr	r3, [pc, #564]	; (800399c <UART_SetConfig+0x310>)
 8003766:	429d      	cmp	r5, r3
 8003768:	d108      	bne.n	800377c <UART_SetConfig+0xf0>
 800376a:	4b86      	ldr	r3, [pc, #536]	; (8003984 <UART_SetConfig+0x2f8>)
 800376c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800376e:	f003 0307 	and.w	r3, r3, #7
 8003772:	2b05      	cmp	r3, #5
 8003774:	f200 8226 	bhi.w	8003bc4 <UART_SetConfig+0x538>
 8003778:	4a89      	ldr	r2, [pc, #548]	; (80039a0 <UART_SetConfig+0x314>)
 800377a:	e7c6      	b.n	800370a <UART_SetConfig+0x7e>
 800377c:	4b89      	ldr	r3, [pc, #548]	; (80039a4 <UART_SetConfig+0x318>)
 800377e:	429d      	cmp	r5, r3
 8003780:	d108      	bne.n	8003794 <UART_SetConfig+0x108>
 8003782:	4b80      	ldr	r3, [pc, #512]	; (8003984 <UART_SetConfig+0x2f8>)
 8003784:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003786:	f003 0307 	and.w	r3, r3, #7
 800378a:	2b05      	cmp	r3, #5
 800378c:	f200 821a 	bhi.w	8003bc4 <UART_SetConfig+0x538>
 8003790:	4a85      	ldr	r2, [pc, #532]	; (80039a8 <UART_SetConfig+0x31c>)
 8003792:	e7ba      	b.n	800370a <UART_SetConfig+0x7e>
 8003794:	4b85      	ldr	r3, [pc, #532]	; (80039ac <UART_SetConfig+0x320>)
 8003796:	429d      	cmp	r5, r3
 8003798:	d108      	bne.n	80037ac <UART_SetConfig+0x120>
 800379a:	4b7a      	ldr	r3, [pc, #488]	; (8003984 <UART_SetConfig+0x2f8>)
 800379c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800379e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80037a2:	2b28      	cmp	r3, #40	; 0x28
 80037a4:	f200 820e 	bhi.w	8003bc4 <UART_SetConfig+0x538>
 80037a8:	4a81      	ldr	r2, [pc, #516]	; (80039b0 <UART_SetConfig+0x324>)
 80037aa:	e7ae      	b.n	800370a <UART_SetConfig+0x7e>
 80037ac:	4b81      	ldr	r3, [pc, #516]	; (80039b4 <UART_SetConfig+0x328>)
 80037ae:	429d      	cmp	r5, r3
 80037b0:	d108      	bne.n	80037c4 <UART_SetConfig+0x138>
 80037b2:	4b74      	ldr	r3, [pc, #464]	; (8003984 <UART_SetConfig+0x2f8>)
 80037b4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80037b6:	f003 0307 	and.w	r3, r3, #7
 80037ba:	2b05      	cmp	r3, #5
 80037bc:	f200 8202 	bhi.w	8003bc4 <UART_SetConfig+0x538>
 80037c0:	4a7d      	ldr	r2, [pc, #500]	; (80039b8 <UART_SetConfig+0x32c>)
 80037c2:	e7a2      	b.n	800370a <UART_SetConfig+0x7e>
 80037c4:	4b7d      	ldr	r3, [pc, #500]	; (80039bc <UART_SetConfig+0x330>)
 80037c6:	429d      	cmp	r5, r3
 80037c8:	d108      	bne.n	80037dc <UART_SetConfig+0x150>
 80037ca:	4b6e      	ldr	r3, [pc, #440]	; (8003984 <UART_SetConfig+0x2f8>)
 80037cc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80037ce:	f003 0307 	and.w	r3, r3, #7
 80037d2:	2b05      	cmp	r3, #5
 80037d4:	f200 81f6 	bhi.w	8003bc4 <UART_SetConfig+0x538>
 80037d8:	4a79      	ldr	r2, [pc, #484]	; (80039c0 <UART_SetConfig+0x334>)
 80037da:	e796      	b.n	800370a <UART_SetConfig+0x7e>
 80037dc:	4b67      	ldr	r3, [pc, #412]	; (800397c <UART_SetConfig+0x2f0>)
 80037de:	429d      	cmp	r5, r3
 80037e0:	f040 81f0 	bne.w	8003bc4 <UART_SetConfig+0x538>
 80037e4:	f503 330e 	add.w	r3, r3, #145408	; 0x23800
 80037e8:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80037ea:	f002 0207 	and.w	r2, r2, #7
 80037ee:	2a05      	cmp	r2, #5
 80037f0:	d901      	bls.n	80037f6 <UART_SetConfig+0x16a>
    case UART_CLOCKSOURCE_LSE:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate, huart->Init.Prescaler));
      break;
    case UART_CLOCKSOURCE_UNDEFINED:
    default:
        ret = HAL_ERROR;
 80037f2:	2301      	movs	r3, #1
      break;
    }
  }

  return ret;
 80037f4:	e080      	b.n	80038f8 <UART_SetConfig+0x26c>
 80037f6:	4973      	ldr	r1, [pc, #460]	; (80039c4 <UART_SetConfig+0x338>)
 80037f8:	5c8d      	ldrb	r5, [r1, r2]
    switch (clocksource)
 80037fa:	2d08      	cmp	r5, #8
 80037fc:	d02f      	beq.n	800385e <UART_SetConfig+0x1d2>
 80037fe:	d808      	bhi.n	8003812 <UART_SetConfig+0x186>
 8003800:	2d02      	cmp	r5, #2
 8003802:	d021      	beq.n	8003848 <UART_SetConfig+0x1bc>
 8003804:	2d04      	cmp	r5, #4
 8003806:	d1f4      	bne.n	80037f2 <UART_SetConfig+0x166>
      HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8003808:	4668      	mov	r0, sp
 800380a:	f7fe fecf 	bl	80025ac <HAL_RCCEx_GetPLL2ClockFreq>
      tmpreg = pll2_clocks.PLL2_Q_Frequency;
 800380e:	9801      	ldr	r0, [sp, #4]
      break;
 8003810:	e01c      	b.n	800384c <UART_SetConfig+0x1c0>
    switch (clocksource)
 8003812:	2d20      	cmp	r5, #32
 8003814:	d005      	beq.n	8003822 <UART_SetConfig+0x196>
 8003816:	2d40      	cmp	r5, #64	; 0x40
 8003818:	d01c      	beq.n	8003854 <UART_SetConfig+0x1c8>
 800381a:	2d10      	cmp	r5, #16
 800381c:	d1e9      	bne.n	80037f2 <UART_SetConfig+0x166>
      tmpreg =(uint32_t) CSI_VALUE;
 800381e:	486a      	ldr	r0, [pc, #424]	; (80039c8 <UART_SetConfig+0x33c>)
 8003820:	e001      	b.n	8003826 <UART_SetConfig+0x19a>
      tmpreg = (uint32_t) LSE_VALUE;
 8003822:	f44f 4000 	mov.w	r0, #32768	; 0x8000
      if ( (tmpreg < (3 * huart->Init.BaudRate) ) ||
 8003826:	6866      	ldr	r6, [r4, #4]
 8003828:	eb06 0346 	add.w	r3, r6, r6, lsl #1
 800382c:	4283      	cmp	r3, r0
 800382e:	d8e0      	bhi.n	80037f2 <UART_SetConfig+0x166>
 8003830:	ebb0 3f06 	cmp.w	r0, r6, lsl #12
 8003834:	d8dd      	bhi.n	80037f2 <UART_SetConfig+0x166>
        switch (clocksource)
 8003836:	2d08      	cmp	r5, #8
 8003838:	d078      	beq.n	800392c <UART_SetConfig+0x2a0>
 800383a:	d81a      	bhi.n	8003872 <UART_SetConfig+0x1e6>
 800383c:	2d02      	cmp	r5, #2
 800383e:	d038      	beq.n	80038b2 <UART_SetConfig+0x226>
 8003840:	2d04      	cmp	r5, #4
 8003842:	d05d      	beq.n	8003900 <UART_SetConfig+0x274>
          ret = HAL_ERROR;
 8003844:	2301      	movs	r3, #1
 8003846:	e04f      	b.n	80038e8 <UART_SetConfig+0x25c>
      tmpreg = HAL_RCCEx_GetD3PCLK1Freq();
 8003848:	f7fe fe9a 	bl	8002580 <HAL_RCCEx_GetD3PCLK1Freq>
    if (tmpreg != 0U)
 800384c:	2800      	cmp	r0, #0
 800384e:	d1ea      	bne.n	8003826 <UART_SetConfig+0x19a>
  HAL_StatusTypeDef ret               = HAL_OK;
 8003850:	2300      	movs	r3, #0
      break;
 8003852:	e051      	b.n	80038f8 <UART_SetConfig+0x26c>
      HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8003854:	a803      	add	r0, sp, #12
 8003856:	f7fe ff49 	bl	80026ec <HAL_RCCEx_GetPLL3ClockFreq>
      tmpreg = pll3_clocks.PLL3_Q_Frequency;
 800385a:	9804      	ldr	r0, [sp, #16]
      break;
 800385c:	e7f6      	b.n	800384c <UART_SetConfig+0x1c0>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800385e:	681a      	ldr	r2, [r3, #0]
 8003860:	485a      	ldr	r0, [pc, #360]	; (80039cc <UART_SetConfig+0x340>)
 8003862:	f012 0f20 	tst.w	r2, #32
 8003866:	d0de      	beq.n	8003826 <UART_SetConfig+0x19a>
        tmpreg = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800386e:	40d8      	lsrs	r0, r3
 8003870:	e7d9      	b.n	8003826 <UART_SetConfig+0x19a>
        switch (clocksource)
 8003872:	2d20      	cmp	r5, #32
 8003874:	f000 80b0 	beq.w	80039d8 <UART_SetConfig+0x34c>
 8003878:	2d40      	cmp	r5, #64	; 0x40
 800387a:	d04c      	beq.n	8003916 <UART_SetConfig+0x28a>
 800387c:	2d10      	cmp	r5, #16
 800387e:	d1e1      	bne.n	8003844 <UART_SetConfig+0x1b8>
          tmpreg = (uint32_t)(UART_DIV_LPUART(CSI_VALUE, huart->Init.BaudRate, huart->Init.Prescaler));
 8003880:	4b53      	ldr	r3, [pc, #332]	; (80039d0 <UART_SetConfig+0x344>)
 8003882:	2100      	movs	r1, #0
 8003884:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8003886:	4850      	ldr	r0, [pc, #320]	; (80039c8 <UART_SetConfig+0x33c>)
 8003888:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
 800388c:	2300      	movs	r3, #0
 800388e:	f7fc fd2f 	bl	80002f0 <__aeabi_uldivmod>
 8003892:	4632      	mov	r2, r6
 8003894:	ea4f 2901 	mov.w	r9, r1, lsl #8
 8003898:	2300      	movs	r3, #0
 800389a:	ea4f 2800 	mov.w	r8, r0, lsl #8
 800389e:	ea49 6910 	orr.w	r9, r9, r0, lsr #24
 80038a2:	0870      	lsrs	r0, r6, #1
 80038a4:	eb18 0500 	adds.w	r5, r8, r0
 80038a8:	f149 0600 	adc.w	r6, r9, #0
 80038ac:	4628      	mov	r0, r5
 80038ae:	4631      	mov	r1, r6
 80038b0:	e017      	b.n	80038e2 <UART_SetConfig+0x256>
          tmpreg = (uint32_t)(UART_DIV_LPUART(HAL_RCCEx_GetD3PCLK1Freq(), huart->Init.BaudRate, huart->Init.Prescaler));
 80038b2:	f7fe fe65 	bl	8002580 <HAL_RCCEx_GetD3PCLK1Freq>
 80038b6:	4b46      	ldr	r3, [pc, #280]	; (80039d0 <UART_SetConfig+0x344>)
 80038b8:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80038ba:	6865      	ldr	r5, [r4, #4]
 80038bc:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
 80038c0:	2300      	movs	r3, #0
          tmpreg = (uint32_t)(UART_DIV_LPUART(pll2_clocks.PLL2_Q_Frequency, huart->Init.BaudRate, huart->Init.Prescaler));
 80038c2:	2100      	movs	r1, #0
 80038c4:	f7fc fd14 	bl	80002f0 <__aeabi_uldivmod>
 80038c8:	462a      	mov	r2, r5
 80038ca:	020f      	lsls	r7, r1, #8
 80038cc:	2300      	movs	r3, #0
 80038ce:	0206      	lsls	r6, r0, #8
 80038d0:	ea47 6710 	orr.w	r7, r7, r0, lsr #24
 80038d4:	0868      	lsrs	r0, r5, #1
 80038d6:	eb16 0800 	adds.w	r8, r6, r0
 80038da:	f147 0900 	adc.w	r9, r7, #0
 80038de:	4640      	mov	r0, r8
 80038e0:	4649      	mov	r1, r9
          tmpreg = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate, huart->Init.Prescaler));
 80038e2:	f7fc fd05 	bl	80002f0 <__aeabi_uldivmod>
          break;
 80038e6:	2300      	movs	r3, #0
        if ((tmpreg >= UART_LPUART_BRR_MIN) && (tmpreg <= UART_LPUART_BRR_MAX))
 80038e8:	f5a0 7140 	sub.w	r1, r0, #768	; 0x300
 80038ec:	4a39      	ldr	r2, [pc, #228]	; (80039d4 <UART_SetConfig+0x348>)
 80038ee:	4291      	cmp	r1, r2
 80038f0:	f63f af7f 	bhi.w	80037f2 <UART_SetConfig+0x166>
           huart->Instance->BRR = tmpreg;
 80038f4:	6822      	ldr	r2, [r4, #0]
 80038f6:	60d0      	str	r0, [r2, #12]
}
 80038f8:	4618      	mov	r0, r3
 80038fa:	b007      	add	sp, #28
 80038fc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8003900:	4668      	mov	r0, sp
 8003902:	f7fe fe53 	bl	80025ac <HAL_RCCEx_GetPLL2ClockFreq>
          tmpreg = (uint32_t)(UART_DIV_LPUART(pll2_clocks.PLL2_Q_Frequency, huart->Init.BaudRate, huart->Init.Prescaler));
 8003906:	4b32      	ldr	r3, [pc, #200]	; (80039d0 <UART_SetConfig+0x344>)
 8003908:	6a62      	ldr	r2, [r4, #36]	; 0x24
 800390a:	6865      	ldr	r5, [r4, #4]
 800390c:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
 8003910:	2300      	movs	r3, #0
 8003912:	9801      	ldr	r0, [sp, #4]
 8003914:	e7d5      	b.n	80038c2 <UART_SetConfig+0x236>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8003916:	a803      	add	r0, sp, #12
 8003918:	f7fe fee8 	bl	80026ec <HAL_RCCEx_GetPLL3ClockFreq>
          tmpreg = (uint32_t)(UART_DIV_LPUART(pll3_clocks.PLL3_Q_Frequency, huart->Init.BaudRate, huart->Init.Prescaler));
 800391c:	4b2c      	ldr	r3, [pc, #176]	; (80039d0 <UART_SetConfig+0x344>)
 800391e:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8003920:	6865      	ldr	r5, [r4, #4]
 8003922:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
 8003926:	2300      	movs	r3, #0
 8003928:	9804      	ldr	r0, [sp, #16]
 800392a:	e7ca      	b.n	80038c2 <UART_SetConfig+0x236>
          if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800392c:	4915      	ldr	r1, [pc, #84]	; (8003984 <UART_SetConfig+0x2f8>)
 800392e:	0877      	lsrs	r7, r6, #1
 8003930:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8003932:	680d      	ldr	r5, [r1, #0]
 8003934:	4b26      	ldr	r3, [pc, #152]	; (80039d0 <UART_SetConfig+0x344>)
 8003936:	f015 0520 	ands.w	r5, r5, #32
 800393a:	d017      	beq.n	800396c <UART_SetConfig+0x2e0>
            tmpreg = (uint32_t)(UART_DIV_LPUART((HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3)), huart->Init.BaudRate, huart->Init.Prescaler));
 800393c:	6809      	ldr	r1, [r1, #0]
 800393e:	4823      	ldr	r0, [pc, #140]	; (80039cc <UART_SetConfig+0x340>)
 8003940:	f3c1 01c1 	ubfx	r1, r1, #3, #2
 8003944:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
 8003948:	2300      	movs	r3, #0
 800394a:	40c8      	lsrs	r0, r1
 800394c:	2100      	movs	r1, #0
 800394e:	f7fc fccf 	bl	80002f0 <__aeabi_uldivmod>
 8003952:	4632      	mov	r2, r6
 8003954:	ea4f 2901 	mov.w	r9, r1, lsl #8
 8003958:	2300      	movs	r3, #0
 800395a:	ea4f 2800 	mov.w	r8, r0, lsl #8
 800395e:	ea49 6910 	orr.w	r9, r9, r0, lsr #24
 8003962:	eb18 0007 	adds.w	r0, r8, r7
 8003966:	f149 0100 	adc.w	r1, r9, #0
 800396a:	e7ba      	b.n	80038e2 <UART_SetConfig+0x256>
            tmpreg = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate, huart->Init.Prescaler));
 800396c:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
 8003970:	2300      	movs	r3, #0
 8003972:	4816      	ldr	r0, [pc, #88]	; (80039cc <UART_SetConfig+0x340>)
 8003974:	e7ea      	b.n	800394c <UART_SetConfig+0x2c0>
 8003976:	bf00      	nop
 8003978:	cfff69f3 	.word	0xcfff69f3
 800397c:	58000c00 	.word	0x58000c00
 8003980:	40011000 	.word	0x40011000
 8003984:	58024400 	.word	0x58024400
 8003988:	08005eb3 	.word	0x08005eb3
 800398c:	40004400 	.word	0x40004400
 8003990:	08005edc 	.word	0x08005edc
 8003994:	40004800 	.word	0x40004800
 8003998:	08005edc 	.word	0x08005edc
 800399c:	40004c00 	.word	0x40004c00
 80039a0:	08005edc 	.word	0x08005edc
 80039a4:	40005000 	.word	0x40005000
 80039a8:	08005edc 	.word	0x08005edc
 80039ac:	40011400 	.word	0x40011400
 80039b0:	08005eb3 	.word	0x08005eb3
 80039b4:	40007800 	.word	0x40007800
 80039b8:	08005edc 	.word	0x08005edc
 80039bc:	40007c00 	.word	0x40007c00
 80039c0:	08005edc 	.word	0x08005edc
 80039c4:	08005ee2 	.word	0x08005ee2
 80039c8:	003d0900 	.word	0x003d0900
 80039cc:	03d09000 	.word	0x03d09000
 80039d0:	08005ee8 	.word	0x08005ee8
 80039d4:	000ffcff 	.word	0x000ffcff
          tmpreg = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate, huart->Init.Prescaler));
 80039d8:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80039da:	f44f 4500 	mov.w	r5, #32768	; 0x8000
 80039de:	4b7c      	ldr	r3, [pc, #496]	; (8003bd0 <UART_SetConfig+0x544>)
 80039e0:	0870      	lsrs	r0, r6, #1
 80039e2:	2100      	movs	r1, #0
 80039e4:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80039e8:	4632      	mov	r2, r6
 80039ea:	f44f 7680 	mov.w	r6, #256	; 0x100
 80039ee:	fbb5 f5f3 	udiv	r5, r5, r3
 80039f2:	2300      	movs	r3, #0
 80039f4:	fbe5 0106 	umlal	r0, r1, r5, r6
 80039f8:	e773      	b.n	80038e2 <UART_SetConfig+0x256>
    switch (clocksource)
 80039fa:	2b20      	cmp	r3, #32
 80039fc:	d068      	beq.n	8003ad0 <UART_SetConfig+0x444>
 80039fe:	2b40      	cmp	r3, #64	; 0x40
 8003a00:	d03b      	beq.n	8003a7a <UART_SetConfig+0x3ee>
 8003a02:	2b10      	cmp	r3, #16
 8003a04:	f47f ae93 	bne.w	800372e <UART_SetConfig+0xa2>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(CSI_VALUE, huart->Init.BaudRate, huart->Init.Prescaler));
 8003a08:	4b71      	ldr	r3, [pc, #452]	; (8003bd0 <UART_SetConfig+0x544>)
 8003a0a:	4a72      	ldr	r2, [pc, #456]	; (8003bd4 <UART_SetConfig+0x548>)
 8003a0c:	f833 3011 	ldrh.w	r3, [r3, r1, lsl #1]
 8003a10:	6860      	ldr	r0, [r4, #4]
 8003a12:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a16:	0842      	lsrs	r2, r0, #1
 8003a18:	eb02 0243 	add.w	r2, r2, r3, lsl #1
 8003a1c:	fbb2 f2f0 	udiv	r2, r2, r0
 8003a20:	e00d      	b.n	8003a3e <UART_SetConfig+0x3b2>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate, huart->Init.Prescaler));
 8003a22:	f7fe f845 	bl	8001ab0 <HAL_RCC_GetPCLK1Freq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate, huart->Init.Prescaler));
 8003a26:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8003a28:	4a69      	ldr	r2, [pc, #420]	; (8003bd0 <UART_SetConfig+0x544>)
 8003a2a:	6863      	ldr	r3, [r4, #4]
 8003a2c:	f832 2011 	ldrh.w	r2, [r2, r1, lsl #1]
 8003a30:	fbb0 f0f2 	udiv	r0, r0, r2
 8003a34:	085a      	lsrs	r2, r3, #1
 8003a36:	eb02 0240 	add.w	r2, r2, r0, lsl #1
 8003a3a:	fbb2 f2f3 	udiv	r2, r2, r3
 8003a3e:	b292      	uxth	r2, r2
  HAL_StatusTypeDef ret               = HAL_OK;
 8003a40:	2300      	movs	r3, #0
    brrtemp = usartdiv & 0xFFF0U;
 8003a42:	f022 010f 	bic.w	r1, r2, #15
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003a46:	f3c2 0242 	ubfx	r2, r2, #1, #3
    huart->Instance->BRR = brrtemp;
 8003a4a:	6820      	ldr	r0, [r4, #0]
 8003a4c:	430a      	orrs	r2, r1
 8003a4e:	60c2      	str	r2, [r0, #12]
 8003a50:	e752      	b.n	80038f8 <UART_SetConfig+0x26c>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate, huart->Init.Prescaler));
 8003a52:	f7fe f843 	bl	8001adc <HAL_RCC_GetPCLK2Freq>
 8003a56:	e7e6      	b.n	8003a26 <UART_SetConfig+0x39a>
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8003a58:	4668      	mov	r0, sp
 8003a5a:	f7fe fda7 	bl	80025ac <HAL_RCCEx_GetPLL2ClockFreq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pll2_clocks.PLL2_Q_Frequency, huart->Init.BaudRate, huart->Init.Prescaler));
 8003a5e:	4b5c      	ldr	r3, [pc, #368]	; (8003bd0 <UART_SetConfig+0x544>)
 8003a60:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8003a62:	6861      	ldr	r1, [r4, #4]
 8003a64:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
 8003a68:	9b01      	ldr	r3, [sp, #4]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pll3_clocks.PLL3_Q_Frequency, huart->Init.BaudRate, huart->Init.Prescaler));
 8003a6a:	fbb3 f3f2 	udiv	r3, r3, r2
 8003a6e:	084a      	lsrs	r2, r1, #1
 8003a70:	eb02 0243 	add.w	r2, r2, r3, lsl #1
 8003a74:	fbb2 f2f1 	udiv	r2, r2, r1
 8003a78:	e7e1      	b.n	8003a3e <UART_SetConfig+0x3b2>
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8003a7a:	a803      	add	r0, sp, #12
 8003a7c:	f7fe fe36 	bl	80026ec <HAL_RCCEx_GetPLL3ClockFreq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pll3_clocks.PLL3_Q_Frequency, huart->Init.BaudRate, huart->Init.Prescaler));
 8003a80:	4b53      	ldr	r3, [pc, #332]	; (8003bd0 <UART_SetConfig+0x544>)
 8003a82:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8003a84:	6861      	ldr	r1, [r4, #4]
 8003a86:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
 8003a8a:	9b04      	ldr	r3, [sp, #16]
 8003a8c:	e7ed      	b.n	8003a6a <UART_SetConfig+0x3de>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003a8e:	4a52      	ldr	r2, [pc, #328]	; (8003bd8 <UART_SetConfig+0x54c>)
 8003a90:	4852      	ldr	r0, [pc, #328]	; (8003bdc <UART_SetConfig+0x550>)
 8003a92:	6813      	ldr	r3, [r2, #0]
 8003a94:	6865      	ldr	r5, [r4, #4]
 8003a96:	f013 0320 	ands.w	r3, r3, #32
 8003a9a:	4e4d      	ldr	r6, [pc, #308]	; (8003bd0 <UART_SetConfig+0x544>)
 8003a9c:	d00d      	beq.n	8003aba <UART_SetConfig+0x42e>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8((HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3)), huart->Init.BaudRate, huart->Init.Prescaler));
 8003a9e:	6812      	ldr	r2, [r2, #0]
 8003aa0:	f3c2 02c1 	ubfx	r2, r2, #3, #2
 8003aa4:	40d0      	lsrs	r0, r2
 8003aa6:	f836 2011 	ldrh.w	r2, [r6, r1, lsl #1]
 8003aaa:	fbb0 f0f2 	udiv	r0, r0, r2
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate, huart->Init.Prescaler));
 8003aae:	086a      	lsrs	r2, r5, #1
 8003ab0:	eb02 0240 	add.w	r2, r2, r0, lsl #1
 8003ab4:	fbb2 f2f5 	udiv	r2, r2, r5
 8003ab8:	e7c1      	b.n	8003a3e <UART_SetConfig+0x3b2>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate, huart->Init.Prescaler));
 8003aba:	f836 2011 	ldrh.w	r2, [r6, r1, lsl #1]
 8003abe:	fbb0 f0f2 	udiv	r0, r0, r2
 8003ac2:	086a      	lsrs	r2, r5, #1
 8003ac4:	eb02 0240 	add.w	r2, r2, r0, lsl #1
 8003ac8:	fbb2 f2f5 	udiv	r2, r2, r5
 8003acc:	b292      	uxth	r2, r2
 8003ace:	e7b8      	b.n	8003a42 <UART_SetConfig+0x3b6>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate, huart->Init.Prescaler));
 8003ad0:	4b3f      	ldr	r3, [pc, #252]	; (8003bd0 <UART_SetConfig+0x544>)
 8003ad2:	6865      	ldr	r5, [r4, #4]
 8003ad4:	f833 3011 	ldrh.w	r3, [r3, r1, lsl #1]
 8003ad8:	fbb0 f0f3 	udiv	r0, r0, r3
 8003adc:	b280      	uxth	r0, r0
 8003ade:	e7e6      	b.n	8003aae <UART_SetConfig+0x422>
    switch (clocksource)
 8003ae0:	2b08      	cmp	r3, #8
 8003ae2:	d046      	beq.n	8003b72 <UART_SetConfig+0x4e6>
 8003ae4:	d818      	bhi.n	8003b18 <UART_SetConfig+0x48c>
 8003ae6:	2b01      	cmp	r3, #1
 8003ae8:	d035      	beq.n	8003b56 <UART_SetConfig+0x4ca>
 8003aea:	d324      	bcc.n	8003b36 <UART_SetConfig+0x4aa>
 8003aec:	2b04      	cmp	r3, #4
 8003aee:	f47f ae80 	bne.w	80037f2 <UART_SetConfig+0x166>
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8003af2:	4668      	mov	r0, sp
 8003af4:	f7fe fd5a 	bl	80025ac <HAL_RCCEx_GetPLL2ClockFreq>
        huart->Instance->BRR =  (uint16_t)(UART_DIV_SAMPLING16(pll2_clocks.PLL2_Q_Frequency, huart->Init.BaudRate, huart->Init.Prescaler));
 8003af8:	4b35      	ldr	r3, [pc, #212]	; (8003bd0 <UART_SetConfig+0x544>)
 8003afa:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8003afc:	e894 0006 	ldmia.w	r4, {r1, r2}
 8003b00:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
 8003b04:	9b01      	ldr	r3, [sp, #4]
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(pll3_clocks.PLL3_Q_Frequency, huart->Init.BaudRate, huart->Init.Prescaler));
 8003b06:	fbb3 f3f0 	udiv	r3, r3, r0
 8003b0a:	eb03 0352 	add.w	r3, r3, r2, lsr #1
 8003b0e:	fbb3 f3f2 	udiv	r3, r3, r2
 8003b12:	b29b      	uxth	r3, r3
 8003b14:	60cb      	str	r3, [r1, #12]
 8003b16:	e69b      	b.n	8003850 <UART_SetConfig+0x1c4>
    switch (clocksource)
 8003b18:	2b20      	cmp	r3, #32
 8003b1a:	d04c      	beq.n	8003bb6 <UART_SetConfig+0x52a>
 8003b1c:	2b40      	cmp	r3, #64	; 0x40
 8003b1e:	d01d      	beq.n	8003b5c <UART_SetConfig+0x4d0>
 8003b20:	2b10      	cmp	r3, #16
 8003b22:	f47f ae66 	bne.w	80037f2 <UART_SetConfig+0x166>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(CSI_VALUE, huart->Init.BaudRate, huart->Init.Prescaler));
 8003b26:	4b2a      	ldr	r3, [pc, #168]	; (8003bd0 <UART_SetConfig+0x544>)
 8003b28:	6862      	ldr	r2, [r4, #4]
 8003b2a:	f833 1011 	ldrh.w	r1, [r3, r1, lsl #1]
 8003b2e:	4b29      	ldr	r3, [pc, #164]	; (8003bd4 <UART_SetConfig+0x548>)
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate, huart->Init.Prescaler));
 8003b30:	fbb3 f3f1 	udiv	r3, r3, r1
 8003b34:	e008      	b.n	8003b48 <UART_SetConfig+0x4bc>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate, huart->Init.Prescaler));
 8003b36:	f7fd ffbb 	bl	8001ab0 <HAL_RCC_GetPCLK1Freq>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate, huart->Init.Prescaler));
 8003b3a:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8003b3c:	4b24      	ldr	r3, [pc, #144]	; (8003bd0 <UART_SetConfig+0x544>)
 8003b3e:	6862      	ldr	r2, [r4, #4]
 8003b40:	f833 3011 	ldrh.w	r3, [r3, r1, lsl #1]
 8003b44:	fbb0 f3f3 	udiv	r3, r0, r3
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate, huart->Init.Prescaler));
 8003b48:	eb03 0352 	add.w	r3, r3, r2, lsr #1
 8003b4c:	fbb3 f3f2 	udiv	r3, r3, r2
 8003b50:	b29b      	uxth	r3, r3
 8003b52:	60eb      	str	r3, [r5, #12]
 8003b54:	e67c      	b.n	8003850 <UART_SetConfig+0x1c4>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate, huart->Init.Prescaler));
 8003b56:	f7fd ffc1 	bl	8001adc <HAL_RCC_GetPCLK2Freq>
 8003b5a:	e7ee      	b.n	8003b3a <UART_SetConfig+0x4ae>
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8003b5c:	a803      	add	r0, sp, #12
 8003b5e:	f7fe fdc5 	bl	80026ec <HAL_RCCEx_GetPLL3ClockFreq>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(pll3_clocks.PLL3_Q_Frequency, huart->Init.BaudRate, huart->Init.Prescaler));
 8003b62:	4b1b      	ldr	r3, [pc, #108]	; (8003bd0 <UART_SetConfig+0x544>)
 8003b64:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8003b66:	e894 0006 	ldmia.w	r4, {r1, r2}
 8003b6a:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
 8003b6e:	9b04      	ldr	r3, [sp, #16]
 8003b70:	e7c9      	b.n	8003b06 <UART_SetConfig+0x47a>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003b72:	4e19      	ldr	r6, [pc, #100]	; (8003bd8 <UART_SetConfig+0x54c>)
 8003b74:	6860      	ldr	r0, [r4, #4]
 8003b76:	6833      	ldr	r3, [r6, #0]
 8003b78:	4a18      	ldr	r2, [pc, #96]	; (8003bdc <UART_SetConfig+0x550>)
 8003b7a:	f013 0320 	ands.w	r3, r3, #32
 8003b7e:	4c14      	ldr	r4, [pc, #80]	; (8003bd0 <UART_SetConfig+0x544>)
 8003b80:	d00e      	beq.n	8003ba0 <UART_SetConfig+0x514>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16((HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3)), huart->Init.BaudRate, huart->Init.Prescaler));
 8003b82:	6833      	ldr	r3, [r6, #0]
 8003b84:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8003b88:	40da      	lsrs	r2, r3
 8003b8a:	f834 3011 	ldrh.w	r3, [r4, r1, lsl #1]
 8003b8e:	fbb2 f2f3 	udiv	r2, r2, r3
 8003b92:	eb02 0250 	add.w	r2, r2, r0, lsr #1
 8003b96:	fbb2 f2f0 	udiv	r2, r2, r0
 8003b9a:	b292      	uxth	r2, r2
 8003b9c:	60ea      	str	r2, [r5, #12]
 8003b9e:	e657      	b.n	8003850 <UART_SetConfig+0x1c4>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate, huart->Init.Prescaler));
 8003ba0:	f834 1011 	ldrh.w	r1, [r4, r1, lsl #1]
 8003ba4:	fbb2 f2f1 	udiv	r2, r2, r1
 8003ba8:	eb02 0250 	add.w	r2, r2, r0, lsr #1
 8003bac:	fbb2 f2f0 	udiv	r2, r2, r0
 8003bb0:	b292      	uxth	r2, r2
 8003bb2:	60ea      	str	r2, [r5, #12]
 8003bb4:	e6a0      	b.n	80038f8 <UART_SetConfig+0x26c>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate, huart->Init.Prescaler));
 8003bb6:	4b06      	ldr	r3, [pc, #24]	; (8003bd0 <UART_SetConfig+0x544>)
 8003bb8:	6862      	ldr	r2, [r4, #4]
 8003bba:	f833 1011 	ldrh.w	r1, [r3, r1, lsl #1]
 8003bbe:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003bc2:	e7b5      	b.n	8003b30 <UART_SetConfig+0x4a4>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003bc4:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 8003bc8:	f47f ae13 	bne.w	80037f2 <UART_SetConfig+0x166>
 8003bcc:	e5af      	b.n	800372e <UART_SetConfig+0xa2>
 8003bce:	bf00      	nop
 8003bd0:	08005ee8 	.word	0x08005ee8
 8003bd4:	003d0900 	.word	0x003d0900
 8003bd8:	58024400 	.word	0x58024400
 8003bdc:	03d09000 	.word	0x03d09000

08003be0 <UART_AdvFeatureConfig>:
{
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003be0:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8003be2:	07da      	lsls	r2, r3, #31
{
 8003be4:	b510      	push	{r4, lr}
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003be6:	d506      	bpl.n	8003bf6 <UART_AdvFeatureConfig+0x16>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003be8:	6801      	ldr	r1, [r0, #0]
 8003bea:	6b84      	ldr	r4, [r0, #56]	; 0x38
 8003bec:	684a      	ldr	r2, [r1, #4]
 8003bee:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8003bf2:	4322      	orrs	r2, r4
 8003bf4:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX pin active level inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003bf6:	079c      	lsls	r4, r3, #30
 8003bf8:	d506      	bpl.n	8003c08 <UART_AdvFeatureConfig+0x28>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003bfa:	6801      	ldr	r1, [r0, #0]
 8003bfc:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 8003bfe:	684a      	ldr	r2, [r1, #4]
 8003c00:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8003c04:	4322      	orrs	r2, r4
 8003c06:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure data inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003c08:	0759      	lsls	r1, r3, #29
 8003c0a:	d506      	bpl.n	8003c1a <UART_AdvFeatureConfig+0x3a>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003c0c:	6801      	ldr	r1, [r0, #0]
 8003c0e:	6c04      	ldr	r4, [r0, #64]	; 0x40
 8003c10:	684a      	ldr	r2, [r1, #4]
 8003c12:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003c16:	4322      	orrs	r2, r4
 8003c18:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX/TX pins swap */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003c1a:	071a      	lsls	r2, r3, #28
 8003c1c:	d506      	bpl.n	8003c2c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003c1e:	6801      	ldr	r1, [r0, #0]
 8003c20:	6c44      	ldr	r4, [r0, #68]	; 0x44
 8003c22:	684a      	ldr	r2, [r1, #4]
 8003c24:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003c28:	4322      	orrs	r2, r4
 8003c2a:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003c2c:	06dc      	lsls	r4, r3, #27
 8003c2e:	d506      	bpl.n	8003c3e <UART_AdvFeatureConfig+0x5e>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003c30:	6801      	ldr	r1, [r0, #0]
 8003c32:	6c84      	ldr	r4, [r0, #72]	; 0x48
 8003c34:	688a      	ldr	r2, [r1, #8]
 8003c36:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8003c3a:	4322      	orrs	r2, r4
 8003c3c:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003c3e:	0699      	lsls	r1, r3, #26
 8003c40:	d506      	bpl.n	8003c50 <UART_AdvFeatureConfig+0x70>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003c42:	6801      	ldr	r1, [r0, #0]
 8003c44:	6cc4      	ldr	r4, [r0, #76]	; 0x4c
 8003c46:	688a      	ldr	r2, [r1, #8]
 8003c48:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003c4c:	4322      	orrs	r2, r4
 8003c4e:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003c50:	065a      	lsls	r2, r3, #25
 8003c52:	d510      	bpl.n	8003c76 <UART_AdvFeatureConfig+0x96>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003c54:	6801      	ldr	r1, [r0, #0]
 8003c56:	6d04      	ldr	r4, [r0, #80]	; 0x50
 8003c58:	684a      	ldr	r2, [r1, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if(huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003c5a:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003c5e:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 8003c62:	ea42 0204 	orr.w	r2, r2, r4
 8003c66:	604a      	str	r2, [r1, #4]
    if(huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003c68:	d105      	bne.n	8003c76 <UART_AdvFeatureConfig+0x96>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003c6a:	684a      	ldr	r2, [r1, #4]
 8003c6c:	6d44      	ldr	r4, [r0, #84]	; 0x54
 8003c6e:	f422 02c0 	bic.w	r2, r2, #6291456	; 0x600000
 8003c72:	4322      	orrs	r2, r4
 8003c74:	604a      	str	r2, [r1, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003c76:	061b      	lsls	r3, r3, #24
 8003c78:	d506      	bpl.n	8003c88 <UART_AdvFeatureConfig+0xa8>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003c7a:	6802      	ldr	r2, [r0, #0]
 8003c7c:	6d81      	ldr	r1, [r0, #88]	; 0x58
 8003c7e:	6853      	ldr	r3, [r2, #4]
 8003c80:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 8003c84:	430b      	orrs	r3, r1
 8003c86:	6053      	str	r3, [r2, #4]
 8003c88:	bd10      	pop	{r4, pc}

08003c8a <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8003c8a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003c8e:	9d06      	ldr	r5, [sp, #24]
 8003c90:	4604      	mov	r4, r0
 8003c92:	460f      	mov	r7, r1
 8003c94:	4616      	mov	r6, r2
 8003c96:	4698      	mov	r8, r3
  /* Wait until flag is set */
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003c98:	6821      	ldr	r1, [r4, #0]
 8003c9a:	69ca      	ldr	r2, [r1, #28]
 8003c9c:	ea37 0302 	bics.w	r3, r7, r2
 8003ca0:	bf0c      	ite	eq
 8003ca2:	2201      	moveq	r2, #1
 8003ca4:	2200      	movne	r2, #0
 8003ca6:	42b2      	cmp	r2, r6
 8003ca8:	d002      	beq.n	8003cb0 <UART_WaitOnFlagUntilTimeout+0x26>

        return HAL_TIMEOUT;
      }
    }
  }
  return HAL_OK;
 8003caa:	2000      	movs	r0, #0
}
 8003cac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if(Timeout != HAL_MAX_DELAY)
 8003cb0:	1c6b      	adds	r3, r5, #1
 8003cb2:	d0f2      	beq.n	8003c9a <UART_WaitOnFlagUntilTimeout+0x10>
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8003cb4:	b99d      	cbnz	r5, 8003cde <UART_WaitOnFlagUntilTimeout+0x54>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003cb6:	6823      	ldr	r3, [r4, #0]
        __HAL_UNLOCK(huart);
 8003cb8:	2003      	movs	r0, #3
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003cba:	681a      	ldr	r2, [r3, #0]
 8003cbc:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8003cc0:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003cc2:	689a      	ldr	r2, [r3, #8]
 8003cc4:	f022 0201 	bic.w	r2, r2, #1
 8003cc8:	609a      	str	r2, [r3, #8]
        huart->gState = HAL_UART_STATE_READY;
 8003cca:	2320      	movs	r3, #32
 8003ccc:	f884 3079 	strb.w	r3, [r4, #121]	; 0x79
        huart->RxState = HAL_UART_STATE_READY;
 8003cd0:	f884 307a 	strb.w	r3, [r4, #122]	; 0x7a
        __HAL_UNLOCK(huart);
 8003cd4:	2300      	movs	r3, #0
 8003cd6:	f884 3078 	strb.w	r3, [r4, #120]	; 0x78
 8003cda:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8003cde:	f7fc fccf 	bl	8000680 <HAL_GetTick>
 8003ce2:	eba0 0008 	sub.w	r0, r0, r8
 8003ce6:	4285      	cmp	r5, r0
 8003ce8:	d2d6      	bcs.n	8003c98 <UART_WaitOnFlagUntilTimeout+0xe>
 8003cea:	e7e4      	b.n	8003cb6 <UART_WaitOnFlagUntilTimeout+0x2c>

08003cec <UART_CheckIdleState>:
{
 8003cec:	b573      	push	{r0, r1, r4, r5, r6, lr}
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003cee:	2600      	movs	r6, #0
{
 8003cf0:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003cf2:	67c6      	str	r6, [r0, #124]	; 0x7c
  tickstart = HAL_GetTick();
 8003cf4:	f7fc fcc4 	bl	8000680 <HAL_GetTick>
  if((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003cf8:	6823      	ldr	r3, [r4, #0]
  tickstart = HAL_GetTick();
 8003cfa:	4605      	mov	r5, r0
  if((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	071a      	lsls	r2, r3, #28
 8003d00:	d417      	bmi.n	8003d32 <UART_CheckIdleState+0x46>
  if((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003d02:	6823      	ldr	r3, [r4, #0]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	075b      	lsls	r3, r3, #29
 8003d08:	d50a      	bpl.n	8003d20 <UART_CheckIdleState+0x34>
    if(UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003d0a:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003d0e:	2200      	movs	r2, #0
 8003d10:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8003d14:	4620      	mov	r0, r4
 8003d16:	9300      	str	r3, [sp, #0]
 8003d18:	462b      	mov	r3, r5
 8003d1a:	f7ff ffb6 	bl	8003c8a <UART_WaitOnFlagUntilTimeout>
 8003d1e:	b9a0      	cbnz	r0, 8003d4a <UART_CheckIdleState+0x5e>
  huart->gState = HAL_UART_STATE_READY;
 8003d20:	2320      	movs	r3, #32
  __HAL_UNLOCK(huart);
 8003d22:	2000      	movs	r0, #0
  huart->gState = HAL_UART_STATE_READY;
 8003d24:	f884 3079 	strb.w	r3, [r4, #121]	; 0x79
  __HAL_UNLOCK(huart);
 8003d28:	f884 0078 	strb.w	r0, [r4, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8003d2c:	f884 307a 	strb.w	r3, [r4, #122]	; 0x7a
  return HAL_OK;
 8003d30:	e00c      	b.n	8003d4c <UART_CheckIdleState+0x60>
    if(UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003d32:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003d36:	4632      	mov	r2, r6
 8003d38:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8003d3c:	9300      	str	r3, [sp, #0]
 8003d3e:	4603      	mov	r3, r0
 8003d40:	4620      	mov	r0, r4
 8003d42:	f7ff ffa2 	bl	8003c8a <UART_WaitOnFlagUntilTimeout>
 8003d46:	2800      	cmp	r0, #0
 8003d48:	d0db      	beq.n	8003d02 <UART_CheckIdleState+0x16>
      return HAL_TIMEOUT;
 8003d4a:	2003      	movs	r0, #3
}
 8003d4c:	b002      	add	sp, #8
 8003d4e:	bd70      	pop	{r4, r5, r6, pc}

08003d50 <HAL_UART_Init>:
{
 8003d50:	b510      	push	{r4, lr}
  if(huart == NULL)
 8003d52:	4604      	mov	r4, r0
 8003d54:	b360      	cbz	r0, 8003db0 <HAL_UART_Init+0x60>
  if(huart->gState == HAL_UART_STATE_RESET)
 8003d56:	f890 3079 	ldrb.w	r3, [r0, #121]	; 0x79
 8003d5a:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8003d5e:	b91b      	cbnz	r3, 8003d68 <HAL_UART_Init+0x18>
    huart->Lock = HAL_UNLOCKED;
 8003d60:	f880 2078 	strb.w	r2, [r0, #120]	; 0x78
    HAL_UART_MspInit(huart);
 8003d64:	f001 fecc 	bl	8005b00 <HAL_UART_MspInit>
  __HAL_UART_DISABLE(huart);
 8003d68:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8003d6a:	2324      	movs	r3, #36	; 0x24
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003d6c:	4620      	mov	r0, r4
  huart->gState = HAL_UART_STATE_BUSY;
 8003d6e:	f884 3079 	strb.w	r3, [r4, #121]	; 0x79
  __HAL_UART_DISABLE(huart);
 8003d72:	6813      	ldr	r3, [r2, #0]
 8003d74:	f023 0301 	bic.w	r3, r3, #1
 8003d78:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003d7a:	f7ff fc87 	bl	800368c <UART_SetConfig>
 8003d7e:	2801      	cmp	r0, #1
 8003d80:	d016      	beq.n	8003db0 <HAL_UART_Init+0x60>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003d82:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8003d84:	b113      	cbz	r3, 8003d8c <HAL_UART_Init+0x3c>
    UART_AdvFeatureConfig(huart);
 8003d86:	4620      	mov	r0, r4
 8003d88:	f7ff ff2a 	bl	8003be0 <UART_AdvFeatureConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003d8c:	6823      	ldr	r3, [r4, #0]
  return (UART_CheckIdleState(huart));
 8003d8e:	4620      	mov	r0, r4
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003d90:	685a      	ldr	r2, [r3, #4]
 8003d92:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003d96:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003d98:	689a      	ldr	r2, [r3, #8]
 8003d9a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003d9e:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 8003da0:	681a      	ldr	r2, [r3, #0]
 8003da2:	f042 0201 	orr.w	r2, r2, #1
}
 8003da6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  __HAL_UART_ENABLE(huart);
 8003daa:	601a      	str	r2, [r3, #0]
  return (UART_CheckIdleState(huart));
 8003dac:	f7ff bf9e 	b.w	8003cec <UART_CheckIdleState>
}
 8003db0:	2001      	movs	r0, #1
 8003db2:	bd10      	pop	{r4, pc}

08003db4 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8003db4:	b508      	push	{r3, lr}
  vTaskStartScheduler();
 8003db6:	f000 fbd7 	bl	8004568 <vTaskStartScheduler>
  
  return osOK;
}
 8003dba:	2000      	movs	r0, #0
 8003dbc:	bd08      	pop	{r3, pc}

08003dbe <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8003dbe:	b530      	push	{r4, r5, lr}

    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
#else
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003dc0:	f9b0 4008 	ldrsh.w	r4, [r0, #8]
{
 8003dc4:	b085      	sub	sp, #20
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003dc6:	8a02      	ldrh	r2, [r0, #16]
{
 8003dc8:	460b      	mov	r3, r1
  if (priority != osPriorityError) {
 8003dca:	2c84      	cmp	r4, #132	; 0x84
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003dcc:	e890 0022 	ldmia.w	r0, {r1, r5}
    fpriority += (priority - osPriorityIdle);
 8003dd0:	bf14      	ite	ne
 8003dd2:	3403      	addne	r4, #3
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8003dd4:	2400      	moveq	r4, #0
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003dd6:	a803      	add	r0, sp, #12
 8003dd8:	9400      	str	r4, [sp, #0]
 8003dda:	9001      	str	r0, [sp, #4]
 8003ddc:	4628      	mov	r0, r5
 8003dde:	f000 faf3 	bl	80043c8 <xTaskCreate>
 8003de2:	2801      	cmp	r0, #1
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8003de4:	bf0c      	ite	eq
 8003de6:	9803      	ldreq	r0, [sp, #12]
    return NULL;
 8003de8:	2000      	movne	r0, #0
}
 8003dea:	b005      	add	sp, #20
 8003dec:	bd30      	pop	{r4, r5, pc}

08003dee <osDelay>:
osStatus osDelay (uint32_t millisec)
{
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8003dee:	2800      	cmp	r0, #0
 8003df0:	bf08      	it	eq
 8003df2:	2001      	moveq	r0, #1
{
 8003df4:	b508      	push	{r3, lr}
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8003df6:	f000 fd0d 	bl	8004814 <vTaskDelay>
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8003dfa:	2000      	movs	r0, #0
 8003dfc:	bd08      	pop	{r3, pc}

08003dfe <osSystickHandler>:
* @brief  Handles the tick increment
* @param  none.
* @retval none.
*/
void osSystickHandler(void)
{
 8003dfe:	b508      	push	{r3, lr}

#if (INCLUDE_xTaskGetSchedulerState  == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8003e00:	f000 fda4 	bl	800494c <xTaskGetSchedulerState>
 8003e04:	2801      	cmp	r0, #1
 8003e06:	d003      	beq.n	8003e10 <osSystickHandler+0x12>
#endif  /* INCLUDE_xTaskGetSchedulerState */  
    xPortSysTickHandler();
#if (INCLUDE_xTaskGetSchedulerState  == 1 )
  }
#endif  /* INCLUDE_xTaskGetSchedulerState */  
}
 8003e08:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    xPortSysTickHandler();
 8003e0c:	f000 b912 	b.w	8004034 <xPortSysTickHandler>
 8003e10:	bd08      	pop	{r3, pc}

08003e12 <vListInitialise>:
void vListInitialise( List_t * const pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003e12:	f100 0308 	add.w	r3, r0, #8

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8003e16:	f04f 32ff 	mov.w	r2, #4294967295
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003e1a:	6043      	str	r3, [r0, #4]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003e1c:	60c3      	str	r3, [r0, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003e1e:	6103      	str	r3, [r0, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8003e20:	2300      	movs	r3, #0
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8003e22:	6082      	str	r2, [r0, #8]
	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8003e24:	6003      	str	r3, [r0, #0]
 8003e26:	4770      	bx	lr

08003e28 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 8003e28:	2300      	movs	r3, #0
 8003e2a:	6103      	str	r3, [r0, #16]
 8003e2c:	4770      	bx	lr

08003e2e <vListInsertEnd>:
}
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t * const pxIndex = pxList->pxIndex;
 8003e2e:	6843      	ldr	r3, [r0, #4]

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8003e30:	689a      	ldr	r2, [r3, #8]
	pxNewListItem->pxNext = pxIndex;
 8003e32:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8003e34:	608a      	str	r2, [r1, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8003e36:	689a      	ldr	r2, [r3, #8]
 8003e38:	6051      	str	r1, [r2, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8003e3a:	6099      	str	r1, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;

	( pxList->uxNumberOfItems )++;
 8003e3c:	6803      	ldr	r3, [r0, #0]
	pxNewListItem->pvContainer = ( void * ) pxList;
 8003e3e:	6108      	str	r0, [r1, #16]
	( pxList->uxNumberOfItems )++;
 8003e40:	3301      	adds	r3, #1
 8003e42:	6003      	str	r3, [r0, #0]
 8003e44:	4770      	bx	lr

08003e46 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8003e46:	680a      	ldr	r2, [r1, #0]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8003e48:	1c53      	adds	r3, r2, #1
{
 8003e4a:	b530      	push	{r4, r5, lr}
	if( xValueOfInsertion == portMAX_DELAY )
 8003e4c:	d10a      	bne.n	8003e64 <vListInsert+0x1e>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8003e4e:	6903      	ldr	r3, [r0, #16]
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8003e50:	685a      	ldr	r2, [r3, #4]
 8003e52:	604a      	str	r2, [r1, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8003e54:	6091      	str	r1, [r2, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8003e56:	608b      	str	r3, [r1, #8]
	pxIterator->pxNext = pxNewListItem;
 8003e58:	6059      	str	r1, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;

	( pxList->uxNumberOfItems )++;
 8003e5a:	6803      	ldr	r3, [r0, #0]
	pxNewListItem->pvContainer = ( void * ) pxList;
 8003e5c:	6108      	str	r0, [r1, #16]
	( pxList->uxNumberOfItems )++;
 8003e5e:	3301      	adds	r3, #1
 8003e60:	6003      	str	r3, [r0, #0]
 8003e62:	bd30      	pop	{r4, r5, pc}
		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003e64:	f100 0308 	add.w	r3, r0, #8
 8003e68:	685c      	ldr	r4, [r3, #4]
 8003e6a:	6825      	ldr	r5, [r4, #0]
 8003e6c:	42aa      	cmp	r2, r5
 8003e6e:	d3ef      	bcc.n	8003e50 <vListInsert+0xa>
 8003e70:	4623      	mov	r3, r4
 8003e72:	e7f9      	b.n	8003e68 <vListInsert+0x22>

08003e74 <uxListRemove>:
{
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8003e74:	6841      	ldr	r1, [r0, #4]
 8003e76:	6882      	ldr	r2, [r0, #8]
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 8003e78:	6903      	ldr	r3, [r0, #16]
	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8003e7a:	608a      	str	r2, [r1, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8003e7c:	6882      	ldr	r2, [r0, #8]
 8003e7e:	6051      	str	r1, [r2, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8003e80:	6859      	ldr	r1, [r3, #4]
 8003e82:	4288      	cmp	r0, r1
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8003e84:	bf08      	it	eq
 8003e86:	605a      	streq	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 8003e88:	2200      	movs	r2, #0
 8003e8a:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
 8003e8c:	6818      	ldr	r0, [r3, #0]
 8003e8e:	3801      	subs	r0, #1
 8003e90:	6018      	str	r0, [r3, #0]

	return pxList->uxNumberOfItems;
}
 8003e92:	4770      	bx	lr

08003e94 <prvTaskExitError>:
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8003e94:	4b0c      	ldr	r3, [pc, #48]	; (8003ec8 <prvTaskExitError+0x34>)
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	3301      	adds	r3, #1
 8003e9a:	d00a      	beq.n	8003eb2 <prvTaskExitError+0x1e>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8003e9c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003ea0:	b672      	cpsid	i
 8003ea2:	f383 8811 	msr	BASEPRI, r3
 8003ea6:	f3bf 8f6f 	isb	sy
 8003eaa:	f3bf 8f4f 	dsb	sy
 8003eae:	b662      	cpsie	i
 8003eb0:	e7fe      	b.n	8003eb0 <prvTaskExitError+0x1c>
 8003eb2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003eb6:	b672      	cpsid	i
 8003eb8:	f383 8811 	msr	BASEPRI, r3
 8003ebc:	f3bf 8f6f 	isb	sy
 8003ec0:	f3bf 8f4f 	dsb	sy
 8003ec4:	b662      	cpsie	i
 8003ec6:	e7fe      	b.n	8003ec6 <prvTaskExitError+0x32>
 8003ec8:	20000008 	.word	0x20000008

08003ecc <prvPortStartFirstTask>:
}
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8003ecc:	4806      	ldr	r0, [pc, #24]	; (8003ee8 <prvPortStartFirstTask+0x1c>)
 8003ece:	6800      	ldr	r0, [r0, #0]
 8003ed0:	6800      	ldr	r0, [r0, #0]
 8003ed2:	f380 8808 	msr	MSP, r0
 8003ed6:	b662      	cpsie	i
 8003ed8:	b661      	cpsie	f
 8003eda:	f3bf 8f4f 	dsb	sy
 8003ede:	f3bf 8f6f 	isb	sy
 8003ee2:	df00      	svc	0
 8003ee4:	bf00      	nop
 8003ee6:	0000      	.short	0x0000
 8003ee8:	e000ed08 	.word	0xe000ed08

08003eec <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8003eec:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8003efc <vPortEnableVFP+0x10>
 8003ef0:	6801      	ldr	r1, [r0, #0]
 8003ef2:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8003ef6:	6001      	str	r1, [r0, #0]
 8003ef8:	4770      	bx	lr
 8003efa:	0000      	.short	0x0000
 8003efc:	e000ed88 	.word	0xe000ed88

08003f00 <pxPortInitialiseStack>:
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8003f00:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8003f04:	f021 0101 	bic.w	r1, r1, #1
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8003f08:	f840 2c20 	str.w	r2, [r0, #-32]
}
 8003f0c:	3844      	subs	r0, #68	; 0x44
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8003f0e:	6403      	str	r3, [r0, #64]	; 0x40
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8003f10:	4b03      	ldr	r3, [pc, #12]	; (8003f20 <pxPortInitialiseStack+0x20>)
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8003f12:	63c1      	str	r1, [r0, #60]	; 0x3c
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8003f14:	6383      	str	r3, [r0, #56]	; 0x38
	*pxTopOfStack = portINITIAL_EXEC_RETURN;
 8003f16:	f06f 0302 	mvn.w	r3, #2
 8003f1a:	6203      	str	r3, [r0, #32]
}
 8003f1c:	4770      	bx	lr
 8003f1e:	bf00      	nop
 8003f20:	08003e95 	.word	0x08003e95
	...

08003f30 <SVC_Handler>:
	__asm volatile (
 8003f30:	4b07      	ldr	r3, [pc, #28]	; (8003f50 <pxCurrentTCBConst2>)
 8003f32:	6819      	ldr	r1, [r3, #0]
 8003f34:	6808      	ldr	r0, [r1, #0]
 8003f36:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003f3a:	f380 8809 	msr	PSP, r0
 8003f3e:	f3bf 8f6f 	isb	sy
 8003f42:	f04f 0000 	mov.w	r0, #0
 8003f46:	f380 8811 	msr	BASEPRI, r0
 8003f4a:	4770      	bx	lr
 8003f4c:	f3af 8000 	nop.w

08003f50 <pxCurrentTCBConst2>:
 8003f50:	20003cf4 	.word	0x20003cf4

08003f54 <vPortEnterCritical>:
 8003f54:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003f58:	b672      	cpsid	i
 8003f5a:	f383 8811 	msr	BASEPRI, r3
 8003f5e:	f3bf 8f6f 	isb	sy
 8003f62:	f3bf 8f4f 	dsb	sy
 8003f66:	b662      	cpsie	i
	uxCriticalNesting++;
 8003f68:	4a0b      	ldr	r2, [pc, #44]	; (8003f98 <vPortEnterCritical+0x44>)
 8003f6a:	6813      	ldr	r3, [r2, #0]
 8003f6c:	3301      	adds	r3, #1
	if( uxCriticalNesting == 1 )
 8003f6e:	2b01      	cmp	r3, #1
	uxCriticalNesting++;
 8003f70:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 1 )
 8003f72:	d10f      	bne.n	8003f94 <vPortEnterCritical+0x40>
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8003f74:	4b09      	ldr	r3, [pc, #36]	; (8003f9c <vPortEnterCritical+0x48>)
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	f013 0fff 	tst.w	r3, #255	; 0xff
 8003f7c:	d00a      	beq.n	8003f94 <vPortEnterCritical+0x40>
 8003f7e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003f82:	b672      	cpsid	i
 8003f84:	f383 8811 	msr	BASEPRI, r3
 8003f88:	f3bf 8f6f 	isb	sy
 8003f8c:	f3bf 8f4f 	dsb	sy
 8003f90:	b662      	cpsie	i
 8003f92:	e7fe      	b.n	8003f92 <vPortEnterCritical+0x3e>
 8003f94:	4770      	bx	lr
 8003f96:	bf00      	nop
 8003f98:	20000008 	.word	0x20000008
 8003f9c:	e000ed04 	.word	0xe000ed04

08003fa0 <vPortExitCritical>:
	configASSERT( uxCriticalNesting );
 8003fa0:	4a09      	ldr	r2, [pc, #36]	; (8003fc8 <vPortExitCritical+0x28>)
 8003fa2:	6813      	ldr	r3, [r2, #0]
 8003fa4:	b953      	cbnz	r3, 8003fbc <vPortExitCritical+0x1c>
 8003fa6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003faa:	b672      	cpsid	i
 8003fac:	f383 8811 	msr	BASEPRI, r3
 8003fb0:	f3bf 8f6f 	isb	sy
 8003fb4:	f3bf 8f4f 	dsb	sy
 8003fb8:	b662      	cpsie	i
 8003fba:	e7fe      	b.n	8003fba <vPortExitCritical+0x1a>
	uxCriticalNesting--;
 8003fbc:	3b01      	subs	r3, #1
 8003fbe:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8003fc0:	b90b      	cbnz	r3, 8003fc6 <vPortExitCritical+0x26>
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8003fc2:	f383 8811 	msr	BASEPRI, r3
 8003fc6:	4770      	bx	lr
 8003fc8:	20000008 	.word	0x20000008
 8003fcc:	00000000 	.word	0x00000000

08003fd0 <PendSV_Handler>:
	__asm volatile
 8003fd0:	f3ef 8009 	mrs	r0, PSP
 8003fd4:	f3bf 8f6f 	isb	sy
 8003fd8:	4b15      	ldr	r3, [pc, #84]	; (8004030 <pxCurrentTCBConst>)
 8003fda:	681a      	ldr	r2, [r3, #0]
 8003fdc:	f01e 0f10 	tst.w	lr, #16
 8003fe0:	bf08      	it	eq
 8003fe2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8003fe6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003fea:	6010      	str	r0, [r2, #0]
 8003fec:	f84d 3d04 	str.w	r3, [sp, #-4]!
 8003ff0:	f04f 0050 	mov.w	r0, #80	; 0x50
 8003ff4:	b672      	cpsid	i
 8003ff6:	f380 8811 	msr	BASEPRI, r0
 8003ffa:	f3bf 8f4f 	dsb	sy
 8003ffe:	f3bf 8f6f 	isb	sy
 8004002:	b662      	cpsie	i
 8004004:	f000 fc66 	bl	80048d4 <vTaskSwitchContext>
 8004008:	f04f 0000 	mov.w	r0, #0
 800400c:	f380 8811 	msr	BASEPRI, r0
 8004010:	bc08      	pop	{r3}
 8004012:	6819      	ldr	r1, [r3, #0]
 8004014:	6808      	ldr	r0, [r1, #0]
 8004016:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800401a:	f01e 0f10 	tst.w	lr, #16
 800401e:	bf08      	it	eq
 8004020:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8004024:	f380 8809 	msr	PSP, r0
 8004028:	f3bf 8f6f 	isb	sy
 800402c:	4770      	bx	lr
 800402e:	bf00      	nop

08004030 <pxCurrentTCBConst>:
 8004030:	20003cf4 	.word	0x20003cf4

08004034 <xPortSysTickHandler>:
{
 8004034:	b508      	push	{r3, lr}
	__asm volatile
 8004036:	f04f 0350 	mov.w	r3, #80	; 0x50
 800403a:	b672      	cpsid	i
 800403c:	f383 8811 	msr	BASEPRI, r3
 8004040:	f3bf 8f6f 	isb	sy
 8004044:	f3bf 8f4f 	dsb	sy
 8004048:	b662      	cpsie	i
		if( xTaskIncrementTick() != pdFALSE )
 800404a:	f000 fad5 	bl	80045f8 <xTaskIncrementTick>
 800404e:	b118      	cbz	r0, 8004058 <xPortSysTickHandler+0x24>
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8004050:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004054:	4b02      	ldr	r3, [pc, #8]	; (8004060 <xPortSysTickHandler+0x2c>)
 8004056:	601a      	str	r2, [r3, #0]
	__asm volatile
 8004058:	2300      	movs	r3, #0
 800405a:	f383 8811 	msr	BASEPRI, r3
 800405e:	bd08      	pop	{r3, pc}
 8004060:	e000ed04 	.word	0xe000ed04

08004064 <vPortSetupTimerInterrupt>:
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8004064:	4b06      	ldr	r3, [pc, #24]	; (8004080 <vPortSetupTimerInterrupt+0x1c>)
 8004066:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	fbb3 f3f2 	udiv	r3, r3, r2
 8004070:	4a04      	ldr	r2, [pc, #16]	; (8004084 <vPortSetupTimerInterrupt+0x20>)
 8004072:	3b01      	subs	r3, #1
 8004074:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8004076:	2207      	movs	r2, #7
 8004078:	4b03      	ldr	r3, [pc, #12]	; (8004088 <vPortSetupTimerInterrupt+0x24>)
 800407a:	601a      	str	r2, [r3, #0]
 800407c:	4770      	bx	lr
 800407e:	bf00      	nop
 8004080:	20000048 	.word	0x20000048
 8004084:	e000e014 	.word	0xe000e014
 8004088:	e000e010 	.word	0xe000e010

0800408c <xPortStartScheduler>:
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800408c:	4b23      	ldr	r3, [pc, #140]	; (800411c <xPortStartScheduler+0x90>)
{
 800408e:	b513      	push	{r0, r1, r4, lr}
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8004090:	781a      	ldrb	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004092:	2100      	movs	r1, #0
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8004094:	b2d2      	uxtb	r2, r2
 8004096:	9201      	str	r2, [sp, #4]
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8004098:	22ff      	movs	r2, #255	; 0xff
 800409a:	701a      	strb	r2, [r3, #0]
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800409c:	781b      	ldrb	r3, [r3, #0]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800409e:	4a20      	ldr	r2, [pc, #128]	; (8004120 <xPortStartScheduler+0x94>)
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80040a0:	b2db      	uxtb	r3, r3
 80040a2:	f88d 3003 	strb.w	r3, [sp, #3]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80040a6:	f89d 3003 	ldrb.w	r3, [sp, #3]
 80040aa:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80040ae:	7013      	strb	r3, [r2, #0]
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80040b0:	2207      	movs	r2, #7
 80040b2:	4b1c      	ldr	r3, [pc, #112]	; (8004124 <xPortStartScheduler+0x98>)
 80040b4:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80040b6:	f89d 0003 	ldrb.w	r0, [sp, #3]
 80040ba:	1e54      	subs	r4, r2, #1
 80040bc:	0600      	lsls	r0, r0, #24
 80040be:	d423      	bmi.n	8004108 <xPortStartScheduler+0x7c>
 80040c0:	b101      	cbz	r1, 80040c4 <xPortStartScheduler+0x38>
 80040c2:	601a      	str	r2, [r3, #0]
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80040c4:	681a      	ldr	r2, [r3, #0]
 80040c6:	0212      	lsls	r2, r2, #8
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80040c8:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
 80040cc:	601a      	str	r2, [r3, #0]
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80040ce:	9b01      	ldr	r3, [sp, #4]
 80040d0:	4a12      	ldr	r2, [pc, #72]	; (800411c <xPortStartScheduler+0x90>)
 80040d2:	b2db      	uxtb	r3, r3
 80040d4:	7013      	strb	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80040d6:	4b14      	ldr	r3, [pc, #80]	; (8004128 <xPortStartScheduler+0x9c>)
 80040d8:	681a      	ldr	r2, [r3, #0]
 80040da:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
 80040de:	601a      	str	r2, [r3, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80040e0:	681a      	ldr	r2, [r3, #0]
 80040e2:	f042 4270 	orr.w	r2, r2, #4026531840	; 0xf0000000
 80040e6:	601a      	str	r2, [r3, #0]
	vPortSetupTimerInterrupt();
 80040e8:	f7ff ffbc 	bl	8004064 <vPortSetupTimerInterrupt>
	uxCriticalNesting = 0;
 80040ec:	2200      	movs	r2, #0
 80040ee:	4b0f      	ldr	r3, [pc, #60]	; (800412c <xPortStartScheduler+0xa0>)
 80040f0:	601a      	str	r2, [r3, #0]
	vPortEnableVFP();
 80040f2:	f7ff fefb 	bl	8003eec <vPortEnableVFP>
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80040f6:	4a0e      	ldr	r2, [pc, #56]	; (8004130 <xPortStartScheduler+0xa4>)
 80040f8:	6813      	ldr	r3, [r2, #0]
 80040fa:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 80040fe:	6013      	str	r3, [r2, #0]
	prvPortStartFirstTask();
 8004100:	f7ff fee4 	bl	8003ecc <prvPortStartFirstTask>
	prvTaskExitError();
 8004104:	f7ff fec6 	bl	8003e94 <prvTaskExitError>
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8004108:	f89d 2003 	ldrb.w	r2, [sp, #3]
 800410c:	2101      	movs	r1, #1
 800410e:	0052      	lsls	r2, r2, #1
 8004110:	b2d2      	uxtb	r2, r2
 8004112:	f88d 2003 	strb.w	r2, [sp, #3]
 8004116:	4622      	mov	r2, r4
 8004118:	e7cd      	b.n	80040b6 <xPortStartScheduler+0x2a>
 800411a:	bf00      	nop
 800411c:	e000e400 	.word	0xe000e400
 8004120:	200000d4 	.word	0x200000d4
 8004124:	200000d8 	.word	0x200000d8
 8004128:	e000ed20 	.word	0xe000ed20
 800412c:	20000008 	.word	0x20000008
 8004130:	e000ef34 	.word	0xe000ef34

08004134 <prvInsertBlockIntoFreeList>:
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8004134:	4b0f      	ldr	r3, [pc, #60]	; (8004174 <prvInsertBlockIntoFreeList+0x40>)
{
 8004136:	b510      	push	{r4, lr}
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8004138:	681a      	ldr	r2, [r3, #0]
 800413a:	4282      	cmp	r2, r0
 800413c:	d318      	bcc.n	8004170 <prvInsertBlockIntoFreeList+0x3c>
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800413e:	685c      	ldr	r4, [r3, #4]
 8004140:	1919      	adds	r1, r3, r4
 8004142:	4288      	cmp	r0, r1
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8004144:	bf01      	itttt	eq
 8004146:	6841      	ldreq	r1, [r0, #4]
 8004148:	4618      	moveq	r0, r3
 800414a:	1909      	addeq	r1, r1, r4
 800414c:	6059      	streq	r1, [r3, #4]
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800414e:	6844      	ldr	r4, [r0, #4]
 8004150:	1901      	adds	r1, r0, r4
 8004152:	428a      	cmp	r2, r1
 8004154:	d107      	bne.n	8004166 <prvInsertBlockIntoFreeList+0x32>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8004156:	4908      	ldr	r1, [pc, #32]	; (8004178 <prvInsertBlockIntoFreeList+0x44>)
 8004158:	6809      	ldr	r1, [r1, #0]
 800415a:	428a      	cmp	r2, r1
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800415c:	bf1f      	itttt	ne
 800415e:	6851      	ldrne	r1, [r2, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8004160:	6812      	ldrne	r2, [r2, #0]
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8004162:	1909      	addne	r1, r1, r4
 8004164:	6041      	strne	r1, [r0, #4]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8004166:	4298      	cmp	r0, r3
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8004168:	6002      	str	r2, [r0, #0]
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800416a:	bf18      	it	ne
 800416c:	6018      	strne	r0, [r3, #0]
 800416e:	bd10      	pop	{r4, pc}
 8004170:	4613      	mov	r3, r2
 8004172:	e7e1      	b.n	8004138 <prvInsertBlockIntoFreeList+0x4>
 8004174:	20003cec 	.word	0x20003cec
 8004178:	200000dc 	.word	0x200000dc

0800417c <pvPortMalloc>:
{
 800417c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004180:	4604      	mov	r4, r0
	vTaskSuspendAll();
 8004182:	f000 fa31 	bl	80045e8 <vTaskSuspendAll>
		if( pxEnd == NULL )
 8004186:	4940      	ldr	r1, [pc, #256]	; (8004288 <pvPortMalloc+0x10c>)
 8004188:	4d40      	ldr	r5, [pc, #256]	; (800428c <pvPortMalloc+0x110>)
 800418a:	680b      	ldr	r3, [r1, #0]
 800418c:	bb0b      	cbnz	r3, 80041d2 <pvPortMalloc+0x56>
	uxAddress = ( size_t ) ucHeap;
 800418e:	4a40      	ldr	r2, [pc, #256]	; (8004290 <pvPortMalloc+0x114>)
	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8004190:	0756      	lsls	r6, r2, #29
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8004192:	4e40      	ldr	r6, [pc, #256]	; (8004294 <pvPortMalloc+0x118>)
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8004194:	bf1b      	ittet	ne
 8004196:	1dd0      	addne	r0, r2, #7
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8004198:	f502 5370 	addne.w	r3, r2, #15360	; 0x3c00
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800419c:	f44f 5370 	moveq.w	r3, #15360	; 0x3c00
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80041a0:	f020 0007 	bicne.w	r0, r0, #7
 80041a4:	bf1c      	itt	ne
 80041a6:	4602      	movne	r2, r0
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80041a8:	1a1b      	subne	r3, r3, r0
	xStart.xBlockSize = ( size_t ) 0;
 80041aa:	2000      	movs	r0, #0
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80041ac:	4413      	add	r3, r2
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80041ae:	6032      	str	r2, [r6, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80041b0:	6070      	str	r0, [r6, #4]
	uxAddress -= xHeapStructSize;
 80041b2:	3b08      	subs	r3, #8
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80041b4:	f023 0307 	bic.w	r3, r3, #7
	pxEnd->pxNextFreeBlock = NULL;
 80041b8:	6018      	str	r0, [r3, #0]
	pxEnd->xBlockSize = 0;
 80041ba:	6058      	str	r0, [r3, #4]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80041bc:	1a98      	subs	r0, r3, r2
	pxEnd = ( void * ) uxAddress;
 80041be:	600b      	str	r3, [r1, #0]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80041c0:	6013      	str	r3, [r2, #0]
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80041c2:	4b35      	ldr	r3, [pc, #212]	; (8004298 <pvPortMalloc+0x11c>)
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80041c4:	6050      	str	r0, [r2, #4]
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80041c6:	6018      	str	r0, [r3, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80041c8:	4b34      	ldr	r3, [pc, #208]	; (800429c <pvPortMalloc+0x120>)
 80041ca:	6018      	str	r0, [r3, #0]
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80041cc:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80041d0:	602b      	str	r3, [r5, #0]
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80041d2:	682f      	ldr	r7, [r5, #0]
 80041d4:	4227      	tst	r7, r4
 80041d6:	d116      	bne.n	8004206 <pvPortMalloc+0x8a>
			if( xWantedSize > 0 )
 80041d8:	2c00      	cmp	r4, #0
 80041da:	d042      	beq.n	8004262 <pvPortMalloc+0xe6>
				xWantedSize += xHeapStructSize;
 80041dc:	f104 0308 	add.w	r3, r4, #8
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80041e0:	0758      	lsls	r0, r3, #29
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80041e2:	bf1c      	itt	ne
 80041e4:	f023 0307 	bicne.w	r3, r3, #7
 80041e8:	3308      	addne	r3, #8
			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80041ea:	b163      	cbz	r3, 8004206 <pvPortMalloc+0x8a>
 80041ec:	4a2b      	ldr	r2, [pc, #172]	; (800429c <pvPortMalloc+0x120>)
 80041ee:	6816      	ldr	r6, [r2, #0]
 80041f0:	4690      	mov	r8, r2
 80041f2:	42b3      	cmp	r3, r6
 80041f4:	d807      	bhi.n	8004206 <pvPortMalloc+0x8a>
				pxBlock = xStart.pxNextFreeBlock;
 80041f6:	4a27      	ldr	r2, [pc, #156]	; (8004294 <pvPortMalloc+0x118>)
 80041f8:	6815      	ldr	r5, [r2, #0]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80041fa:	6868      	ldr	r0, [r5, #4]
 80041fc:	4283      	cmp	r3, r0
 80041fe:	d804      	bhi.n	800420a <pvPortMalloc+0x8e>
				if( pxBlock != pxEnd )
 8004200:	6809      	ldr	r1, [r1, #0]
 8004202:	428d      	cmp	r5, r1
 8004204:	d107      	bne.n	8004216 <pvPortMalloc+0x9a>
void *pvReturn = NULL;
 8004206:	2400      	movs	r4, #0
 8004208:	e02b      	b.n	8004262 <pvPortMalloc+0xe6>
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800420a:	682c      	ldr	r4, [r5, #0]
 800420c:	2c00      	cmp	r4, #0
 800420e:	d0f7      	beq.n	8004200 <pvPortMalloc+0x84>
 8004210:	462a      	mov	r2, r5
 8004212:	4625      	mov	r5, r4
 8004214:	e7f1      	b.n	80041fa <pvPortMalloc+0x7e>
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8004216:	6829      	ldr	r1, [r5, #0]
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8004218:	6814      	ldr	r4, [r2, #0]
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800421a:	6011      	str	r1, [r2, #0]
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800421c:	1ac2      	subs	r2, r0, r3
 800421e:	2a10      	cmp	r2, #16
 8004220:	d911      	bls.n	8004246 <pvPortMalloc+0xca>
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8004222:	18e8      	adds	r0, r5, r3
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004224:	0741      	lsls	r1, r0, #29
 8004226:	d00a      	beq.n	800423e <pvPortMalloc+0xc2>
	__asm volatile
 8004228:	f04f 0350 	mov.w	r3, #80	; 0x50
 800422c:	b672      	cpsid	i
 800422e:	f383 8811 	msr	BASEPRI, r3
 8004232:	f3bf 8f6f 	isb	sy
 8004236:	f3bf 8f4f 	dsb	sy
 800423a:	b662      	cpsie	i
 800423c:	e7fe      	b.n	800423c <pvPortMalloc+0xc0>
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800423e:	6042      	str	r2, [r0, #4]
						pxBlock->xBlockSize = xWantedSize;
 8004240:	606b      	str	r3, [r5, #4]
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8004242:	f7ff ff77 	bl	8004134 <prvInsertBlockIntoFreeList>
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8004246:	686b      	ldr	r3, [r5, #4]
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8004248:	3408      	adds	r4, #8
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800424a:	4913      	ldr	r1, [pc, #76]	; (8004298 <pvPortMalloc+0x11c>)
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800424c:	1af6      	subs	r6, r6, r3
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800424e:	431f      	orrs	r7, r3
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8004250:	6808      	ldr	r0, [r1, #0]
					pxBlock->pxNextFreeBlock = NULL;
 8004252:	2300      	movs	r3, #0
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8004254:	f8c8 6000 	str.w	r6, [r8]
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8004258:	4286      	cmp	r6, r0
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800425a:	606f      	str	r7, [r5, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800425c:	602b      	str	r3, [r5, #0]
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800425e:	bf38      	it	cc
 8004260:	600e      	strcc	r6, [r1, #0]
	( void ) xTaskResumeAll();
 8004262:	f000 fa5d 	bl	8004720 <xTaskResumeAll>
	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8004266:	0763      	lsls	r3, r4, #29
 8004268:	d00a      	beq.n	8004280 <pvPortMalloc+0x104>
 800426a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800426e:	b672      	cpsid	i
 8004270:	f383 8811 	msr	BASEPRI, r3
 8004274:	f3bf 8f6f 	isb	sy
 8004278:	f3bf 8f4f 	dsb	sy
 800427c:	b662      	cpsie	i
 800427e:	e7fe      	b.n	800427e <pvPortMalloc+0x102>
}
 8004280:	4620      	mov	r0, r4
 8004282:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004286:	bf00      	nop
 8004288:	200000dc 	.word	0x200000dc
 800428c:	20003ce0 	.word	0x20003ce0
 8004290:	200000e0 	.word	0x200000e0
 8004294:	20003cec 	.word	0x20003cec
 8004298:	20003ce8 	.word	0x20003ce8
 800429c:	20003ce4 	.word	0x20003ce4

080042a0 <vPortFree>:
{
 80042a0:	b510      	push	{r4, lr}
	if( pv != NULL )
 80042a2:	4604      	mov	r4, r0
 80042a4:	2800      	cmp	r0, #0
 80042a6:	d032      	beq.n	800430e <vPortFree+0x6e>
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80042a8:	4a19      	ldr	r2, [pc, #100]	; (8004310 <vPortFree+0x70>)
 80042aa:	f850 3c04 	ldr.w	r3, [r0, #-4]
 80042ae:	6812      	ldr	r2, [r2, #0]
 80042b0:	4213      	tst	r3, r2
 80042b2:	d10a      	bne.n	80042ca <vPortFree+0x2a>
 80042b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80042b8:	b672      	cpsid	i
 80042ba:	f383 8811 	msr	BASEPRI, r3
 80042be:	f3bf 8f6f 	isb	sy
 80042c2:	f3bf 8f4f 	dsb	sy
 80042c6:	b662      	cpsie	i
 80042c8:	e7fe      	b.n	80042c8 <vPortFree+0x28>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80042ca:	f850 1c08 	ldr.w	r1, [r0, #-8]
 80042ce:	b151      	cbz	r1, 80042e6 <vPortFree+0x46>
 80042d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80042d4:	b672      	cpsid	i
 80042d6:	f383 8811 	msr	BASEPRI, r3
 80042da:	f3bf 8f6f 	isb	sy
 80042de:	f3bf 8f4f 	dsb	sy
 80042e2:	b662      	cpsie	i
 80042e4:	e7fe      	b.n	80042e4 <vPortFree+0x44>
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80042e6:	ea23 0302 	bic.w	r3, r3, r2
 80042ea:	f840 3c04 	str.w	r3, [r0, #-4]
				vTaskSuspendAll();
 80042ee:	f000 f97b 	bl	80045e8 <vTaskSuspendAll>
					xFreeBytesRemaining += pxLink->xBlockSize;
 80042f2:	4a08      	ldr	r2, [pc, #32]	; (8004314 <vPortFree+0x74>)
 80042f4:	f854 3c04 	ldr.w	r3, [r4, #-4]
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80042f8:	f1a4 0008 	sub.w	r0, r4, #8
					xFreeBytesRemaining += pxLink->xBlockSize;
 80042fc:	6811      	ldr	r1, [r2, #0]
 80042fe:	440b      	add	r3, r1
 8004300:	6013      	str	r3, [r2, #0]
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8004302:	f7ff ff17 	bl	8004134 <prvInsertBlockIntoFreeList>
}
 8004306:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
				( void ) xTaskResumeAll();
 800430a:	f000 ba09 	b.w	8004720 <xTaskResumeAll>
 800430e:	bd10      	pop	{r4, pc}
 8004310:	20003ce0 	.word	0x20003ce0
 8004314:	20003ce4 	.word	0x20003ce4

08004318 <prvResetNextTaskUnblockTime>:

static void prvResetNextTaskUnblockTime( void )
{
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004318:	4a06      	ldr	r2, [pc, #24]	; (8004334 <prvResetNextTaskUnblockTime+0x1c>)
 800431a:	6813      	ldr	r3, [r2, #0]
 800431c:	6819      	ldr	r1, [r3, #0]
 800431e:	4b06      	ldr	r3, [pc, #24]	; (8004338 <prvResetNextTaskUnblockTime+0x20>)
 8004320:	b919      	cbnz	r1, 800432a <prvResetNextTaskUnblockTime+0x12>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8004322:	f04f 32ff 	mov.w	r2, #4294967295
		/* The new current delayed list is not empty, get the value of
		the item at the head of the delayed list.  This is the time at
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8004326:	601a      	str	r2, [r3, #0]
 8004328:	4770      	bx	lr
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 800432a:	6812      	ldr	r2, [r2, #0]
 800432c:	68d2      	ldr	r2, [r2, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800432e:	68d2      	ldr	r2, [r2, #12]
 8004330:	6852      	ldr	r2, [r2, #4]
 8004332:	e7f8      	b.n	8004326 <prvResetNextTaskUnblockTime+0xe>
 8004334:	20003cf8 	.word	0x20003cf8
 8004338:	20003dd0 	.word	0x20003dd0

0800433c <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800433c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800433e:	4b1b      	ldr	r3, [pc, #108]	; (80043ac <prvAddCurrentTaskToDelayedList+0x70>)
{
 8004340:	4604      	mov	r4, r0
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004342:	4e1b      	ldr	r6, [pc, #108]	; (80043b0 <prvAddCurrentTaskToDelayedList+0x74>)
{
 8004344:	460f      	mov	r7, r1
const TickType_t xConstTickCount = xTickCount;
 8004346:	681d      	ldr	r5, [r3, #0]
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004348:	6830      	ldr	r0, [r6, #0]
 800434a:	3004      	adds	r0, #4
 800434c:	f7ff fd92 	bl	8003e74 <uxListRemove>
 8004350:	4633      	mov	r3, r6
 8004352:	b940      	cbnz	r0, 8004366 <prvAddCurrentTaskToDelayedList+0x2a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 8004354:	6831      	ldr	r1, [r6, #0]
 8004356:	2001      	movs	r0, #1
 8004358:	4e16      	ldr	r6, [pc, #88]	; (80043b4 <prvAddCurrentTaskToDelayedList+0x78>)
 800435a:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
 800435c:	6832      	ldr	r2, [r6, #0]
 800435e:	4088      	lsls	r0, r1
 8004360:	ea22 0200 	bic.w	r2, r2, r0
 8004364:	6032      	str	r2, [r6, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8004366:	1c62      	adds	r2, r4, #1
 8004368:	d107      	bne.n	800437a <prvAddCurrentTaskToDelayedList+0x3e>
 800436a:	b137      	cbz	r7, 800437a <prvAddCurrentTaskToDelayedList+0x3e>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800436c:	6819      	ldr	r1, [r3, #0]
 800436e:	4812      	ldr	r0, [pc, #72]	; (80043b8 <prvAddCurrentTaskToDelayedList+0x7c>)
 8004370:	3104      	adds	r1, #4

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8004372:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004376:	f7ff bd5a 	b.w	8003e2e <vListInsertEnd>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800437a:	442c      	add	r4, r5
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800437c:	681a      	ldr	r2, [r3, #0]
			if( xTimeToWake < xConstTickCount )
 800437e:	42a5      	cmp	r5, r4
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8004380:	6054      	str	r4, [r2, #4]
			if( xTimeToWake < xConstTickCount )
 8004382:	d907      	bls.n	8004394 <prvAddCurrentTaskToDelayedList+0x58>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004384:	4a0d      	ldr	r2, [pc, #52]	; (80043bc <prvAddCurrentTaskToDelayedList+0x80>)
 8004386:	6810      	ldr	r0, [r2, #0]
 8004388:	6819      	ldr	r1, [r3, #0]
}
 800438a:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800438e:	3104      	adds	r1, #4
 8004390:	f7ff bd59 	b.w	8003e46 <vListInsert>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004394:	4a0a      	ldr	r2, [pc, #40]	; (80043c0 <prvAddCurrentTaskToDelayedList+0x84>)
 8004396:	6810      	ldr	r0, [r2, #0]
 8004398:	6819      	ldr	r1, [r3, #0]
 800439a:	3104      	adds	r1, #4
 800439c:	f7ff fd53 	bl	8003e46 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80043a0:	4b08      	ldr	r3, [pc, #32]	; (80043c4 <prvAddCurrentTaskToDelayedList+0x88>)
 80043a2:	681a      	ldr	r2, [r3, #0]
 80043a4:	4294      	cmp	r4, r2
 80043a6:	d200      	bcs.n	80043aa <prvAddCurrentTaskToDelayedList+0x6e>
					xNextTaskUnblockTime = xTimeToWake;
 80043a8:	601c      	str	r4, [r3, #0]
 80043aa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80043ac:	20003e18 	.word	0x20003e18
 80043b0:	20003cf4 	.word	0x20003cf4
 80043b4:	20003da0 	.word	0x20003da0
 80043b8:	20003df0 	.word	0x20003df0
 80043bc:	20003cfc 	.word	0x20003cfc
 80043c0:	20003cf8 	.word	0x20003cf8
 80043c4:	20003dd0 	.word	0x20003dd0

080043c8 <xTaskCreate>:
	{
 80043c8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80043cc:	ea4f 0a82 	mov.w	sl, r2, lsl #2
	{
 80043d0:	4680      	mov	r8, r0
 80043d2:	460f      	mov	r7, r1
 80043d4:	4699      	mov	r9, r3
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80043d6:	4650      	mov	r0, sl
	{
 80043d8:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80043da:	f7ff fecf 	bl	800417c <pvPortMalloc>
			if( pxStack != NULL )
 80043de:	4605      	mov	r5, r0
 80043e0:	2800      	cmp	r0, #0
 80043e2:	f000 8096 	beq.w	8004512 <xTaskCreate+0x14a>
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 80043e6:	2054      	movs	r0, #84	; 0x54
 80043e8:	f7ff fec8 	bl	800417c <pvPortMalloc>
				if( pxNewTCB != NULL )
 80043ec:	4604      	mov	r4, r0
 80043ee:	2800      	cmp	r0, #0
 80043f0:	f000 808c 	beq.w	800450c <xTaskCreate+0x144>
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 80043f4:	f1aa 0a04 	sub.w	sl, sl, #4
					pxNewTCB->pxStack = pxStack;
 80043f8:	6305      	str	r5, [r0, #48]	; 0x30
 80043fa:	1e7b      	subs	r3, r7, #1
 80043fc:	f100 0234 	add.w	r2, r0, #52	; 0x34
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 8004400:	4455      	add	r5, sl
 8004402:	370f      	adds	r7, #15
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8004404:	f025 0a07 	bic.w	sl, r5, #7
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8004408:	7859      	ldrb	r1, [r3, #1]
 800440a:	f802 1b01 	strb.w	r1, [r2], #1
		if( pcName[ x ] == 0x00 )
 800440e:	f813 1f01 	ldrb.w	r1, [r3, #1]!
 8004412:	b109      	cbz	r1, 8004418 <xTaskCreate+0x50>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004414:	42bb      	cmp	r3, r7
 8004416:	d1f7      	bne.n	8004408 <xTaskCreate+0x40>
 8004418:	9d0a      	ldr	r5, [sp, #40]	; 0x28
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800441a:	f04f 0b00 	mov.w	fp, #0
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800441e:	1d27      	adds	r7, r4, #4
 8004420:	2d06      	cmp	r5, #6
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8004422:	f884 b043 	strb.w	fp, [r4, #67]	; 0x43
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8004426:	4638      	mov	r0, r7
		pxNewTCB->uxMutexesHeld = 0;
 8004428:	f8c4 b048 	str.w	fp, [r4, #72]	; 0x48
 800442c:	bf28      	it	cs
 800442e:	2506      	movcs	r5, #6
	pxNewTCB->uxPriority = uxPriority;
 8004430:	62e5      	str	r5, [r4, #44]	; 0x2c
		pxNewTCB->uxBasePriority = uxPriority;
 8004432:	6465      	str	r5, [r4, #68]	; 0x44
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004434:	f1c5 0507 	rsb	r5, r5, #7
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8004438:	f7ff fcf6 	bl	8003e28 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800443c:	f104 0018 	add.w	r0, r4, #24
 8004440:	f7ff fcf2 	bl	8003e28 <vListInitialiseItem>
		pxNewTCB->ulNotifiedValue = 0;
 8004444:	f8c4 b04c 	str.w	fp, [r4, #76]	; 0x4c
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8004448:	6124      	str	r4, [r4, #16]
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800444a:	464a      	mov	r2, r9
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800444c:	61a5      	str	r5, [r4, #24]
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800444e:	4641      	mov	r1, r8
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8004450:	6264      	str	r4, [r4, #36]	; 0x24
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8004452:	4650      	mov	r0, sl
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8004454:	f884 b050 	strb.w	fp, [r4, #80]	; 0x50
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8004458:	f7ff fd52 	bl	8003f00 <pxPortInitialiseStack>
 800445c:	6020      	str	r0, [r4, #0]
	if( ( void * ) pxCreatedTask != NULL )
 800445e:	b106      	cbz	r6, 8004462 <xTaskCreate+0x9a>
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8004460:	6034      	str	r4, [r6, #0]
	taskENTER_CRITICAL();
 8004462:	f7ff fd77 	bl	8003f54 <vPortEnterCritical>
		uxCurrentNumberOfTasks++;
 8004466:	4b32      	ldr	r3, [pc, #200]	; (8004530 <xTaskCreate+0x168>)
		if( pxCurrentTCB == NULL )
 8004468:	4e32      	ldr	r6, [pc, #200]	; (8004534 <xTaskCreate+0x16c>)
		uxCurrentNumberOfTasks++;
 800446a:	681a      	ldr	r2, [r3, #0]
 800446c:	f8df 80f0 	ldr.w	r8, [pc, #240]	; 8004560 <xTaskCreate+0x198>
 8004470:	3201      	adds	r2, #1
 8004472:	601a      	str	r2, [r3, #0]
		if( pxCurrentTCB == NULL )
 8004474:	6835      	ldr	r5, [r6, #0]
 8004476:	2d00      	cmp	r5, #0
 8004478:	d14e      	bne.n	8004518 <xTaskCreate+0x150>
			pxCurrentTCB = pxNewTCB;
 800447a:	6034      	str	r4, [r6, #0]
			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	2b01      	cmp	r3, #1
 8004480:	d11d      	bne.n	80044be <xTaskCreate+0xf6>
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8004482:	eb08 0005 	add.w	r0, r8, r5
 8004486:	3514      	adds	r5, #20
 8004488:	f7ff fcc3 	bl	8003e12 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800448c:	2d8c      	cmp	r5, #140	; 0x8c
 800448e:	d1f8      	bne.n	8004482 <xTaskCreate+0xba>
	vListInitialise( &xDelayedTaskList1 );
 8004490:	f8df 90d0 	ldr.w	r9, [pc, #208]	; 8004564 <xTaskCreate+0x19c>
	vListInitialise( &xDelayedTaskList2 );
 8004494:	4d28      	ldr	r5, [pc, #160]	; (8004538 <xTaskCreate+0x170>)
	vListInitialise( &xDelayedTaskList1 );
 8004496:	4648      	mov	r0, r9
 8004498:	f7ff fcbb 	bl	8003e12 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800449c:	4628      	mov	r0, r5
 800449e:	f7ff fcb8 	bl	8003e12 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80044a2:	4826      	ldr	r0, [pc, #152]	; (800453c <xTaskCreate+0x174>)
 80044a4:	f7ff fcb5 	bl	8003e12 <vListInitialise>
		vListInitialise( &xTasksWaitingTermination );
 80044a8:	4825      	ldr	r0, [pc, #148]	; (8004540 <xTaskCreate+0x178>)
 80044aa:	f7ff fcb2 	bl	8003e12 <vListInitialise>
		vListInitialise( &xSuspendedTaskList );
 80044ae:	4825      	ldr	r0, [pc, #148]	; (8004544 <xTaskCreate+0x17c>)
 80044b0:	f7ff fcaf 	bl	8003e12 <vListInitialise>
	pxDelayedTaskList = &xDelayedTaskList1;
 80044b4:	4b24      	ldr	r3, [pc, #144]	; (8004548 <xTaskCreate+0x180>)
 80044b6:	f8c3 9000 	str.w	r9, [r3]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80044ba:	4b24      	ldr	r3, [pc, #144]	; (800454c <xTaskCreate+0x184>)
 80044bc:	601d      	str	r5, [r3, #0]
		uxTaskNumber++;
 80044be:	4a24      	ldr	r2, [pc, #144]	; (8004550 <xTaskCreate+0x188>)
		prvAddTaskToReadyList( pxNewTCB );
 80044c0:	2501      	movs	r5, #1
 80044c2:	4924      	ldr	r1, [pc, #144]	; (8004554 <xTaskCreate+0x18c>)
		uxTaskNumber++;
 80044c4:	6813      	ldr	r3, [r2, #0]
		prvAddTaskToReadyList( pxNewTCB );
 80044c6:	6808      	ldr	r0, [r1, #0]
		uxTaskNumber++;
 80044c8:	3301      	adds	r3, #1
 80044ca:	6013      	str	r3, [r2, #0]
		prvAddTaskToReadyList( pxNewTCB );
 80044cc:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 80044ce:	fa05 f302 	lsl.w	r3, r5, r2
 80044d2:	4303      	orrs	r3, r0
 80044d4:	2014      	movs	r0, #20
 80044d6:	600b      	str	r3, [r1, #0]
 80044d8:	4639      	mov	r1, r7
 80044da:	fb00 8002 	mla	r0, r0, r2, r8
 80044de:	f7ff fca6 	bl	8003e2e <vListInsertEnd>
	taskEXIT_CRITICAL();
 80044e2:	f7ff fd5d 	bl	8003fa0 <vPortExitCritical>
	if( xSchedulerRunning != pdFALSE )
 80044e6:	4b1c      	ldr	r3, [pc, #112]	; (8004558 <xTaskCreate+0x190>)
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	b163      	cbz	r3, 8004506 <xTaskCreate+0x13e>
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80044ec:	6833      	ldr	r3, [r6, #0]
 80044ee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80044f0:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80044f2:	429a      	cmp	r2, r3
 80044f4:	d207      	bcs.n	8004506 <xTaskCreate+0x13e>
			taskYIELD_IF_USING_PREEMPTION();
 80044f6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80044fa:	4b18      	ldr	r3, [pc, #96]	; (800455c <xTaskCreate+0x194>)
 80044fc:	601a      	str	r2, [r3, #0]
 80044fe:	f3bf 8f4f 	dsb	sy
 8004502:	f3bf 8f6f 	isb	sy
	}
 8004506:	4628      	mov	r0, r5
 8004508:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
					vPortFree( pxStack );
 800450c:	4628      	mov	r0, r5
 800450e:	f7ff fec7 	bl	80042a0 <vPortFree>
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8004512:	f04f 35ff 	mov.w	r5, #4294967295
 8004516:	e7f6      	b.n	8004506 <xTaskCreate+0x13e>
			if( xSchedulerRunning == pdFALSE )
 8004518:	4b0f      	ldr	r3, [pc, #60]	; (8004558 <xTaskCreate+0x190>)
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	2b00      	cmp	r3, #0
 800451e:	d1ce      	bne.n	80044be <xTaskCreate+0xf6>
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8004520:	6833      	ldr	r3, [r6, #0]
 8004522:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004524:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8004526:	429a      	cmp	r2, r3
 8004528:	d8c9      	bhi.n	80044be <xTaskCreate+0xf6>
					pxCurrentTCB = pxNewTCB;
 800452a:	6034      	str	r4, [r6, #0]
 800452c:	e7c7      	b.n	80044be <xTaskCreate+0xf6>
 800452e:	bf00      	nop
 8004530:	20003d8c 	.word	0x20003d8c
 8004534:	20003cf4 	.word	0x20003cf4
 8004538:	20003db8 	.word	0x20003db8
 800453c:	20003dd8 	.word	0x20003dd8
 8004540:	20003e04 	.word	0x20003e04
 8004544:	20003df0 	.word	0x20003df0
 8004548:	20003cf8 	.word	0x20003cf8
 800454c:	20003cfc 	.word	0x20003cfc
 8004550:	20003d9c 	.word	0x20003d9c
 8004554:	20003da0 	.word	0x20003da0
 8004558:	20003dec 	.word	0x20003dec
 800455c:	e000ed04 	.word	0xe000ed04
 8004560:	20003d00 	.word	0x20003d00
 8004564:	20003da4 	.word	0x20003da4

08004568 <vTaskStartScheduler>:
{
 8004568:	b513      	push	{r0, r1, r4, lr}
		xReturn = xTaskCreate(	prvIdleTask,
 800456a:	4b19      	ldr	r3, [pc, #100]	; (80045d0 <vTaskStartScheduler+0x68>)
 800456c:	2400      	movs	r4, #0
 800456e:	2280      	movs	r2, #128	; 0x80
 8004570:	4918      	ldr	r1, [pc, #96]	; (80045d4 <vTaskStartScheduler+0x6c>)
 8004572:	9301      	str	r3, [sp, #4]
 8004574:	4623      	mov	r3, r4
 8004576:	9400      	str	r4, [sp, #0]
 8004578:	4817      	ldr	r0, [pc, #92]	; (80045d8 <vTaskStartScheduler+0x70>)
 800457a:	f7ff ff25 	bl	80043c8 <xTaskCreate>
	if( xReturn == pdPASS )
 800457e:	2801      	cmp	r0, #1
 8004580:	d116      	bne.n	80045b0 <vTaskStartScheduler+0x48>
 8004582:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004586:	b672      	cpsid	i
 8004588:	f383 8811 	msr	BASEPRI, r3
 800458c:	f3bf 8f6f 	isb	sy
 8004590:	f3bf 8f4f 	dsb	sy
 8004594:	b662      	cpsie	i
		xNextTaskUnblockTime = portMAX_DELAY;
 8004596:	f04f 32ff 	mov.w	r2, #4294967295
 800459a:	4b10      	ldr	r3, [pc, #64]	; (80045dc <vTaskStartScheduler+0x74>)
 800459c:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800459e:	4b10      	ldr	r3, [pc, #64]	; (80045e0 <vTaskStartScheduler+0x78>)
 80045a0:	6018      	str	r0, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 80045a2:	4b10      	ldr	r3, [pc, #64]	; (80045e4 <vTaskStartScheduler+0x7c>)
 80045a4:	601c      	str	r4, [r3, #0]
}
 80045a6:	b002      	add	sp, #8
 80045a8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		if( xPortStartScheduler() != pdFALSE )
 80045ac:	f7ff bd6e 	b.w	800408c <xPortStartScheduler>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80045b0:	3001      	adds	r0, #1
 80045b2:	d10a      	bne.n	80045ca <vTaskStartScheduler+0x62>
 80045b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80045b8:	b672      	cpsid	i
 80045ba:	f383 8811 	msr	BASEPRI, r3
 80045be:	f3bf 8f6f 	isb	sy
 80045c2:	f3bf 8f4f 	dsb	sy
 80045c6:	b662      	cpsie	i
 80045c8:	e7fe      	b.n	80045c8 <vTaskStartScheduler+0x60>
}
 80045ca:	b002      	add	sp, #8
 80045cc:	bd10      	pop	{r4, pc}
 80045ce:	bf00      	nop
 80045d0:	20003dcc 	.word	0x20003dcc
 80045d4:	08005f00 	.word	0x08005f00
 80045d8:	08004861 	.word	0x08004861
 80045dc:	20003dd0 	.word	0x20003dd0
 80045e0:	20003dec 	.word	0x20003dec
 80045e4:	20003e18 	.word	0x20003e18

080045e8 <vTaskSuspendAll>:
	++uxSchedulerSuspended;
 80045e8:	4a02      	ldr	r2, [pc, #8]	; (80045f4 <vTaskSuspendAll+0xc>)
 80045ea:	6813      	ldr	r3, [r2, #0]
 80045ec:	3301      	adds	r3, #1
 80045ee:	6013      	str	r3, [r2, #0]
 80045f0:	4770      	bx	lr
 80045f2:	bf00      	nop
 80045f4:	20003d98 	.word	0x20003d98

080045f8 <xTaskIncrementTick>:
{
 80045f8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80045fc:	4b3d      	ldr	r3, [pc, #244]	; (80046f4 <xTaskIncrementTick+0xfc>)
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	2b00      	cmp	r3, #0
 8004602:	d155      	bne.n	80046b0 <xTaskIncrementTick+0xb8>
		const TickType_t xConstTickCount = xTickCount + 1;
 8004604:	4b3c      	ldr	r3, [pc, #240]	; (80046f8 <xTaskIncrementTick+0x100>)
 8004606:	681c      	ldr	r4, [r3, #0]
 8004608:	3401      	adds	r4, #1
		xTickCount = xConstTickCount;
 800460a:	601c      	str	r4, [r3, #0]
		if( xConstTickCount == ( TickType_t ) 0U )
 800460c:	b9cc      	cbnz	r4, 8004642 <xTaskIncrementTick+0x4a>
			taskSWITCH_DELAYED_LISTS();
 800460e:	4b3b      	ldr	r3, [pc, #236]	; (80046fc <xTaskIncrementTick+0x104>)
 8004610:	681a      	ldr	r2, [r3, #0]
 8004612:	6812      	ldr	r2, [r2, #0]
 8004614:	b152      	cbz	r2, 800462c <xTaskIncrementTick+0x34>
 8004616:	f04f 0350 	mov.w	r3, #80	; 0x50
 800461a:	b672      	cpsid	i
 800461c:	f383 8811 	msr	BASEPRI, r3
 8004620:	f3bf 8f6f 	isb	sy
 8004624:	f3bf 8f4f 	dsb	sy
 8004628:	b662      	cpsie	i
 800462a:	e7fe      	b.n	800462a <xTaskIncrementTick+0x32>
 800462c:	4a34      	ldr	r2, [pc, #208]	; (8004700 <xTaskIncrementTick+0x108>)
 800462e:	6819      	ldr	r1, [r3, #0]
 8004630:	6810      	ldr	r0, [r2, #0]
 8004632:	6018      	str	r0, [r3, #0]
 8004634:	6011      	str	r1, [r2, #0]
 8004636:	4a33      	ldr	r2, [pc, #204]	; (8004704 <xTaskIncrementTick+0x10c>)
 8004638:	6813      	ldr	r3, [r2, #0]
 800463a:	3301      	adds	r3, #1
 800463c:	6013      	str	r3, [r2, #0]
 800463e:	f7ff fe6b 	bl	8004318 <prvResetNextTaskUnblockTime>
		if( xConstTickCount >= xNextTaskUnblockTime )
 8004642:	4d31      	ldr	r5, [pc, #196]	; (8004708 <xTaskIncrementTick+0x110>)
 8004644:	f04f 0b00 	mov.w	fp, #0
 8004648:	4f30      	ldr	r7, [pc, #192]	; (800470c <xTaskIncrementTick+0x114>)
 800464a:	682b      	ldr	r3, [r5, #0]
 800464c:	429c      	cmp	r4, r3
 800464e:	d33e      	bcc.n	80046ce <xTaskIncrementTick+0xd6>
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004650:	f8df 80a8 	ldr.w	r8, [pc, #168]	; 80046fc <xTaskIncrementTick+0x104>
					prvAddTaskToReadyList( pxTCB );
 8004654:	f8df 90c4 	ldr.w	r9, [pc, #196]	; 800471c <xTaskIncrementTick+0x124>
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004658:	f8d8 2000 	ldr.w	r2, [r8]
 800465c:	6812      	ldr	r2, [r2, #0]
 800465e:	bb72      	cbnz	r2, 80046be <xTaskIncrementTick+0xc6>
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004660:	f04f 32ff 	mov.w	r2, #4294967295
 8004664:	602a      	str	r2, [r5, #0]
					break;
 8004666:	e032      	b.n	80046ce <xTaskIncrementTick+0xd6>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004668:	f106 0a04 	add.w	sl, r6, #4
 800466c:	4650      	mov	r0, sl
 800466e:	f7ff fc01 	bl	8003e74 <uxListRemove>
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8004672:	6ab1      	ldr	r1, [r6, #40]	; 0x28
 8004674:	b119      	cbz	r1, 800467e <xTaskIncrementTick+0x86>
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8004676:	f106 0018 	add.w	r0, r6, #24
 800467a:	f7ff fbfb 	bl	8003e74 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800467e:	6af0      	ldr	r0, [r6, #44]	; 0x2c
 8004680:	2201      	movs	r2, #1
 8004682:	f8d9 3000 	ldr.w	r3, [r9]
 8004686:	f04f 0e14 	mov.w	lr, #20
 800468a:	fa02 f100 	lsl.w	r1, r2, r0
 800468e:	4319      	orrs	r1, r3
 8004690:	4b1f      	ldr	r3, [pc, #124]	; (8004710 <xTaskIncrementTick+0x118>)
 8004692:	f8c9 1000 	str.w	r1, [r9]
 8004696:	4651      	mov	r1, sl
 8004698:	fb0e 3000 	mla	r0, lr, r0, r3
 800469c:	f7ff fbc7 	bl	8003e2e <vListInsertEnd>
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80046a0:	6838      	ldr	r0, [r7, #0]
 80046a2:	6af1      	ldr	r1, [r6, #44]	; 0x2c
 80046a4:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
							xSwitchRequired = pdTRUE;
 80046a6:	4291      	cmp	r1, r2
 80046a8:	bf28      	it	cs
 80046aa:	f04f 0b01 	movcs.w	fp, #1
 80046ae:	e7d3      	b.n	8004658 <xTaskIncrementTick+0x60>
		++uxPendedTicks;
 80046b0:	4a18      	ldr	r2, [pc, #96]	; (8004714 <xTaskIncrementTick+0x11c>)
BaseType_t xSwitchRequired = pdFALSE;
 80046b2:	f04f 0b00 	mov.w	fp, #0
		++uxPendedTicks;
 80046b6:	6813      	ldr	r3, [r2, #0]
 80046b8:	3301      	adds	r3, #1
 80046ba:	6013      	str	r3, [r2, #0]
 80046bc:	e011      	b.n	80046e2 <xTaskIncrementTick+0xea>
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 80046be:	f8d8 2000 	ldr.w	r2, [r8]
 80046c2:	68d2      	ldr	r2, [r2, #12]
 80046c4:	68d6      	ldr	r6, [r2, #12]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80046c6:	6871      	ldr	r1, [r6, #4]
					if( xConstTickCount < xItemValue )
 80046c8:	428c      	cmp	r4, r1
 80046ca:	d2cd      	bcs.n	8004668 <xTaskIncrementTick+0x70>
						xNextTaskUnblockTime = xItemValue;
 80046cc:	6029      	str	r1, [r5, #0]
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80046ce:	683a      	ldr	r2, [r7, #0]
 80046d0:	4b0f      	ldr	r3, [pc, #60]	; (8004710 <xTaskIncrementTick+0x118>)
 80046d2:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 80046d4:	2214      	movs	r2, #20
 80046d6:	434a      	muls	r2, r1
 80046d8:	589a      	ldr	r2, [r3, r2]
				xSwitchRequired = pdTRUE;
 80046da:	2a02      	cmp	r2, #2
 80046dc:	bf28      	it	cs
 80046de:	f04f 0b01 	movcs.w	fp, #1
		if( xYieldPending != pdFALSE )
 80046e2:	4a0d      	ldr	r2, [pc, #52]	; (8004718 <xTaskIncrementTick+0x120>)
 80046e4:	6812      	ldr	r2, [r2, #0]
			xSwitchRequired = pdTRUE;
 80046e6:	2a00      	cmp	r2, #0
 80046e8:	bf18      	it	ne
 80046ea:	f04f 0b01 	movne.w	fp, #1
}
 80046ee:	4658      	mov	r0, fp
 80046f0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80046f4:	20003d98 	.word	0x20003d98
 80046f8:	20003e18 	.word	0x20003e18
 80046fc:	20003cf8 	.word	0x20003cf8
 8004700:	20003cfc 	.word	0x20003cfc
 8004704:	20003dd4 	.word	0x20003dd4
 8004708:	20003dd0 	.word	0x20003dd0
 800470c:	20003cf4 	.word	0x20003cf4
 8004710:	20003d00 	.word	0x20003d00
 8004714:	20003d94 	.word	0x20003d94
 8004718:	20003e1c 	.word	0x20003e1c
 800471c:	20003da0 	.word	0x20003da0

08004720 <xTaskResumeAll>:
{
 8004720:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	configASSERT( uxSchedulerSuspended );
 8004724:	4c32      	ldr	r4, [pc, #200]	; (80047f0 <xTaskResumeAll+0xd0>)
 8004726:	6823      	ldr	r3, [r4, #0]
 8004728:	b953      	cbnz	r3, 8004740 <xTaskResumeAll+0x20>
 800472a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800472e:	b672      	cpsid	i
 8004730:	f383 8811 	msr	BASEPRI, r3
 8004734:	f3bf 8f6f 	isb	sy
 8004738:	f3bf 8f4f 	dsb	sy
 800473c:	b662      	cpsie	i
 800473e:	e7fe      	b.n	800473e <xTaskResumeAll+0x1e>
	taskENTER_CRITICAL();
 8004740:	f7ff fc08 	bl	8003f54 <vPortEnterCritical>
		--uxSchedulerSuspended;
 8004744:	6823      	ldr	r3, [r4, #0]
 8004746:	3b01      	subs	r3, #1
 8004748:	6023      	str	r3, [r4, #0]
		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800474a:	6824      	ldr	r4, [r4, #0]
 800474c:	b12c      	cbz	r4, 800475a <xTaskResumeAll+0x3a>
BaseType_t xAlreadyYielded = pdFALSE;
 800474e:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
 8004750:	f7ff fc26 	bl	8003fa0 <vPortExitCritical>
}
 8004754:	4620      	mov	r0, r4
 8004756:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800475a:	4b26      	ldr	r3, [pc, #152]	; (80047f4 <xTaskResumeAll+0xd4>)
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	2b00      	cmp	r3, #0
 8004760:	d0f5      	beq.n	800474e <xTaskResumeAll+0x2e>
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004762:	f8df 90a8 	ldr.w	r9, [pc, #168]	; 800480c <xTaskResumeAll+0xec>
					prvAddTaskToReadyList( pxTCB );
 8004766:	4f24      	ldr	r7, [pc, #144]	; (80047f8 <xTaskResumeAll+0xd8>)
 8004768:	f8df 80a4 	ldr.w	r8, [pc, #164]	; 8004810 <xTaskResumeAll+0xf0>
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800476c:	f8d9 3000 	ldr.w	r3, [r9]
 8004770:	b9e3      	cbnz	r3, 80047ac <xTaskResumeAll+0x8c>
				if( pxTCB != NULL )
 8004772:	b10c      	cbz	r4, 8004778 <xTaskResumeAll+0x58>
					prvResetNextTaskUnblockTime();
 8004774:	f7ff fdd0 	bl	8004318 <prvResetNextTaskUnblockTime>
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8004778:	4d20      	ldr	r5, [pc, #128]	; (80047fc <xTaskResumeAll+0xdc>)
 800477a:	682c      	ldr	r4, [r5, #0]
					if( uxPendedCounts > ( UBaseType_t ) 0U )
 800477c:	b144      	cbz	r4, 8004790 <xTaskResumeAll+0x70>
								xYieldPending = pdTRUE;
 800477e:	4e20      	ldr	r6, [pc, #128]	; (8004800 <xTaskResumeAll+0xe0>)
 8004780:	2701      	movs	r7, #1
							if( xTaskIncrementTick() != pdFALSE )
 8004782:	f7ff ff39 	bl	80045f8 <xTaskIncrementTick>
 8004786:	b100      	cbz	r0, 800478a <xTaskResumeAll+0x6a>
								xYieldPending = pdTRUE;
 8004788:	6037      	str	r7, [r6, #0]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 800478a:	3c01      	subs	r4, #1
 800478c:	d1f9      	bne.n	8004782 <xTaskResumeAll+0x62>
						uxPendedTicks = 0;
 800478e:	602c      	str	r4, [r5, #0]
				if( xYieldPending != pdFALSE )
 8004790:	4b1b      	ldr	r3, [pc, #108]	; (8004800 <xTaskResumeAll+0xe0>)
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	2b00      	cmp	r3, #0
 8004796:	d0da      	beq.n	800474e <xTaskResumeAll+0x2e>
					taskYIELD_IF_USING_PREEMPTION();
 8004798:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800479c:	4b19      	ldr	r3, [pc, #100]	; (8004804 <xTaskResumeAll+0xe4>)
 800479e:	601a      	str	r2, [r3, #0]
 80047a0:	f3bf 8f4f 	dsb	sy
 80047a4:	f3bf 8f6f 	isb	sy
						xAlreadyYielded = pdTRUE;
 80047a8:	2401      	movs	r4, #1
 80047aa:	e7d1      	b.n	8004750 <xTaskResumeAll+0x30>
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 80047ac:	f8d9 300c 	ldr.w	r3, [r9, #12]
					prvAddTaskToReadyList( pxTCB );
 80047b0:	2501      	movs	r5, #1
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 80047b2:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80047b4:	1d26      	adds	r6, r4, #4
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80047b6:	f104 0018 	add.w	r0, r4, #24
 80047ba:	f7ff fb5b 	bl	8003e74 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80047be:	4630      	mov	r0, r6
 80047c0:	f7ff fb58 	bl	8003e74 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80047c4:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 80047c6:	6839      	ldr	r1, [r7, #0]
 80047c8:	2014      	movs	r0, #20
 80047ca:	fa05 f302 	lsl.w	r3, r5, r2
 80047ce:	fb00 8002 	mla	r0, r0, r2, r8
 80047d2:	430b      	orrs	r3, r1
 80047d4:	4631      	mov	r1, r6
 80047d6:	603b      	str	r3, [r7, #0]
 80047d8:	f7ff fb29 	bl	8003e2e <vListInsertEnd>
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80047dc:	4b0a      	ldr	r3, [pc, #40]	; (8004808 <xTaskResumeAll+0xe8>)
 80047de:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80047e4:	429a      	cmp	r2, r3
 80047e6:	d3c1      	bcc.n	800476c <xTaskResumeAll+0x4c>
						xYieldPending = pdTRUE;
 80047e8:	4b05      	ldr	r3, [pc, #20]	; (8004800 <xTaskResumeAll+0xe0>)
 80047ea:	601d      	str	r5, [r3, #0]
 80047ec:	e7be      	b.n	800476c <xTaskResumeAll+0x4c>
 80047ee:	bf00      	nop
 80047f0:	20003d98 	.word	0x20003d98
 80047f4:	20003d8c 	.word	0x20003d8c
 80047f8:	20003da0 	.word	0x20003da0
 80047fc:	20003d94 	.word	0x20003d94
 8004800:	20003e1c 	.word	0x20003e1c
 8004804:	e000ed04 	.word	0xe000ed04
 8004808:	20003cf4 	.word	0x20003cf4
 800480c:	20003dd8 	.word	0x20003dd8
 8004810:	20003d00 	.word	0x20003d00

08004814 <vTaskDelay>:
	{
 8004814:	b508      	push	{r3, lr}
		if( xTicksToDelay > ( TickType_t ) 0U )
 8004816:	b940      	cbnz	r0, 800482a <vTaskDelay+0x16>
			portYIELD_WITHIN_API();
 8004818:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800481c:	4b0e      	ldr	r3, [pc, #56]	; (8004858 <vTaskDelay+0x44>)
 800481e:	601a      	str	r2, [r3, #0]
 8004820:	f3bf 8f4f 	dsb	sy
 8004824:	f3bf 8f6f 	isb	sy
 8004828:	bd08      	pop	{r3, pc}
			configASSERT( uxSchedulerSuspended == 0 );
 800482a:	4b0c      	ldr	r3, [pc, #48]	; (800485c <vTaskDelay+0x48>)
 800482c:	6819      	ldr	r1, [r3, #0]
 800482e:	b151      	cbz	r1, 8004846 <vTaskDelay+0x32>
 8004830:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004834:	b672      	cpsid	i
 8004836:	f383 8811 	msr	BASEPRI, r3
 800483a:	f3bf 8f6f 	isb	sy
 800483e:	f3bf 8f4f 	dsb	sy
 8004842:	b662      	cpsie	i
 8004844:	e7fe      	b.n	8004844 <vTaskDelay+0x30>
			vTaskSuspendAll();
 8004846:	f7ff fecf 	bl	80045e8 <vTaskSuspendAll>
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800484a:	f7ff fd77 	bl	800433c <prvAddCurrentTaskToDelayedList>
			xAlreadyYielded = xTaskResumeAll();
 800484e:	f7ff ff67 	bl	8004720 <xTaskResumeAll>
		if( xAlreadyYielded == pdFALSE )
 8004852:	2800      	cmp	r0, #0
 8004854:	d0e0      	beq.n	8004818 <vTaskDelay+0x4>
 8004856:	bd08      	pop	{r3, pc}
 8004858:	e000ed04 	.word	0xe000ed04
 800485c:	20003d98 	.word	0x20003d98

08004860 <prvIdleTask>:
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
 8004860:	4e17      	ldr	r6, [pc, #92]	; (80048c0 <prvIdleTask+0x60>)
{
 8004862:	b508      	push	{r3, lr}
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004864:	4c17      	ldr	r4, [pc, #92]	; (80048c4 <prvIdleTask+0x64>)
 8004866:	6823      	ldr	r3, [r4, #0]
 8004868:	b963      	cbnz	r3, 8004884 <prvIdleTask+0x24>
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800486a:	4b17      	ldr	r3, [pc, #92]	; (80048c8 <prvIdleTask+0x68>)
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	2b01      	cmp	r3, #1
 8004870:	d9f8      	bls.n	8004864 <prvIdleTask+0x4>
				taskYIELD();
 8004872:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004876:	4b15      	ldr	r3, [pc, #84]	; (80048cc <prvIdleTask+0x6c>)
 8004878:	601a      	str	r2, [r3, #0]
 800487a:	f3bf 8f4f 	dsb	sy
 800487e:	f3bf 8f6f 	isb	sy
 8004882:	e7ef      	b.n	8004864 <prvIdleTask+0x4>
			vTaskSuspendAll();
 8004884:	f7ff feb0 	bl	80045e8 <vTaskSuspendAll>
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
 8004888:	6835      	ldr	r5, [r6, #0]
			( void ) xTaskResumeAll();
 800488a:	f7ff ff49 	bl	8004720 <xTaskResumeAll>
			if( xListIsEmpty == pdFALSE )
 800488e:	2d00      	cmp	r5, #0
 8004890:	d0e9      	beq.n	8004866 <prvIdleTask+0x6>
				taskENTER_CRITICAL();
 8004892:	f7ff fb5f 	bl	8003f54 <vPortEnterCritical>
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8004896:	68f3      	ldr	r3, [r6, #12]
 8004898:	68dd      	ldr	r5, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800489a:	1d28      	adds	r0, r5, #4
 800489c:	f7ff faea 	bl	8003e74 <uxListRemove>
					--uxCurrentNumberOfTasks;
 80048a0:	4a0b      	ldr	r2, [pc, #44]	; (80048d0 <prvIdleTask+0x70>)
 80048a2:	6813      	ldr	r3, [r2, #0]
 80048a4:	3b01      	subs	r3, #1
 80048a6:	6013      	str	r3, [r2, #0]
					--uxDeletedTasksWaitingCleanUp;
 80048a8:	6823      	ldr	r3, [r4, #0]
 80048aa:	3b01      	subs	r3, #1
 80048ac:	6023      	str	r3, [r4, #0]
				taskEXIT_CRITICAL();
 80048ae:	f7ff fb77 	bl	8003fa0 <vPortExitCritical>
			vPortFree( pxTCB->pxStack );
 80048b2:	6b28      	ldr	r0, [r5, #48]	; 0x30
 80048b4:	f7ff fcf4 	bl	80042a0 <vPortFree>
			vPortFree( pxTCB );
 80048b8:	4628      	mov	r0, r5
 80048ba:	f7ff fcf1 	bl	80042a0 <vPortFree>
 80048be:	e7d2      	b.n	8004866 <prvIdleTask+0x6>
 80048c0:	20003e04 	.word	0x20003e04
 80048c4:	20003d90 	.word	0x20003d90
 80048c8:	20003d00 	.word	0x20003d00
 80048cc:	e000ed04 	.word	0xe000ed04
 80048d0:	20003d8c 	.word	0x20003d8c

080048d4 <vTaskSwitchContext>:
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80048d4:	4b18      	ldr	r3, [pc, #96]	; (8004938 <vTaskSwitchContext+0x64>)
 80048d6:	681a      	ldr	r2, [r3, #0]
 80048d8:	4b18      	ldr	r3, [pc, #96]	; (800493c <vTaskSwitchContext+0x68>)
{
 80048da:	b510      	push	{r4, lr}
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80048dc:	b112      	cbz	r2, 80048e4 <vTaskSwitchContext+0x10>
		xYieldPending = pdTRUE;
 80048de:	2201      	movs	r2, #1
		taskSELECT_HIGHEST_PRIORITY_TASK();
 80048e0:	601a      	str	r2, [r3, #0]
 80048e2:	bd10      	pop	{r4, pc}
		xYieldPending = pdFALSE;
 80048e4:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 80048e6:	4b16      	ldr	r3, [pc, #88]	; (8004940 <vTaskSwitchContext+0x6c>)
 80048e8:	681b      	ldr	r3, [r3, #0]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) );
 80048ea:	fab3 f383 	clz	r3, r3
 80048ee:	b2db      	uxtb	r3, r3
 80048f0:	2214      	movs	r2, #20
 80048f2:	4914      	ldr	r1, [pc, #80]	; (8004944 <vTaskSwitchContext+0x70>)
 80048f4:	f1c3 031f 	rsb	r3, r3, #31
 80048f8:	435a      	muls	r2, r3
 80048fa:	588c      	ldr	r4, [r1, r2]
 80048fc:	1888      	adds	r0, r1, r2
 80048fe:	b954      	cbnz	r4, 8004916 <vTaskSwitchContext+0x42>
	__asm volatile
 8004900:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004904:	b672      	cpsid	i
 8004906:	f383 8811 	msr	BASEPRI, r3
 800490a:	f3bf 8f6f 	isb	sy
 800490e:	f3bf 8f4f 	dsb	sy
 8004912:	b662      	cpsie	i
 8004914:	e7fe      	b.n	8004914 <vTaskSwitchContext+0x40>
 8004916:	6844      	ldr	r4, [r0, #4]
 8004918:	3208      	adds	r2, #8
 800491a:	6864      	ldr	r4, [r4, #4]
 800491c:	440a      	add	r2, r1
 800491e:	4294      	cmp	r4, r2
 8004920:	6044      	str	r4, [r0, #4]
 8004922:	bf04      	itt	eq
 8004924:	6862      	ldreq	r2, [r4, #4]
 8004926:	6042      	streq	r2, [r0, #4]
 8004928:	2214      	movs	r2, #20
 800492a:	fb02 1303 	mla	r3, r2, r3, r1
 800492e:	685b      	ldr	r3, [r3, #4]
 8004930:	68da      	ldr	r2, [r3, #12]
 8004932:	4b05      	ldr	r3, [pc, #20]	; (8004948 <vTaskSwitchContext+0x74>)
 8004934:	e7d4      	b.n	80048e0 <vTaskSwitchContext+0xc>
 8004936:	bf00      	nop
 8004938:	20003d98 	.word	0x20003d98
 800493c:	20003e1c 	.word	0x20003e1c
 8004940:	20003da0 	.word	0x20003da0
 8004944:	20003d00 	.word	0x20003d00
 8004948:	20003cf4 	.word	0x20003cf4

0800494c <xTaskGetSchedulerState>:
		if( xSchedulerRunning == pdFALSE )
 800494c:	4b05      	ldr	r3, [pc, #20]	; (8004964 <xTaskGetSchedulerState+0x18>)
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	b133      	cbz	r3, 8004960 <xTaskGetSchedulerState+0x14>
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004952:	4b05      	ldr	r3, [pc, #20]	; (8004968 <xTaskGetSchedulerState+0x1c>)
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	2b00      	cmp	r3, #0
				xReturn = taskSCHEDULER_SUSPENDED;
 8004958:	bf0c      	ite	eq
 800495a:	2002      	moveq	r0, #2
 800495c:	2000      	movne	r0, #0
 800495e:	4770      	bx	lr
			xReturn = taskSCHEDULER_NOT_STARTED;
 8004960:	2001      	movs	r0, #1
	}
 8004962:	4770      	bx	lr
 8004964:	20003dec 	.word	0x20003dec
 8004968:	20003d98 	.word	0x20003d98

0800496c <close>:
   return (int8_t)sn;
}	   

int8_t close(uint8_t sn)
{
	CHECK_SOCKNUM();
 800496c:	2808      	cmp	r0, #8
{
 800496e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004970:	4605      	mov	r5, r0
	CHECK_SOCKNUM();
 8004972:	d82a      	bhi.n	80049ca <close+0x5e>
      while(getSn_CR(sn) != 0);
      while(getSn_SR(sn) != SOCK_UDP);
      sendto(sn,destip,1,destip,0x3000); // send the dummy data to an unknown destination(0.0.0.1).
   };   
#endif 
	setSn_CR(sn,Sn_CR_CLOSE);
 8004974:	f100 0440 	add.w	r4, r0, #64	; 0x40
 8004978:	2110      	movs	r1, #16
 800497a:	0224      	lsls	r4, r4, #8
 800497c:	1c67      	adds	r7, r4, #1
 800497e:	4638      	mov	r0, r7
 8004980:	f000 fa58 	bl	8004e34 <WIZCHIP_WRITE>
   /* wait to process the command... */
	while( getSn_CR(sn) );
 8004984:	4638      	mov	r0, r7
 8004986:	f000 fa75 	bl	8004e74 <WIZCHIP_READ>
 800498a:	4606      	mov	r6, r0
 800498c:	2800      	cmp	r0, #0
 800498e:	d1f9      	bne.n	8004984 <close+0x18>
	/* clear all interrupt of the socket. */
	setSn_IR(sn, 0xFF);
 8004990:	21ff      	movs	r1, #255	; 0xff
 8004992:	1ca0      	adds	r0, r4, #2
 8004994:	f000 fa4e 	bl	8004e34 <WIZCHIP_WRITE>
	//A20150401 : Release the sock_io_mode of socket n.
	sock_io_mode &= ~(1<<sn);
 8004998:	2301      	movs	r3, #1
 800499a:	490d      	ldr	r1, [pc, #52]	; (80049d0 <close+0x64>)
	//
	sock_is_sending &= ~(1<<sn);
	sock_remained_size[sn] = 0;
	sock_pack_info[sn] = 0;
	while(getSn_SR(sn) != SOCK_CLOSED);
 800499c:	3403      	adds	r4, #3
	sock_io_mode &= ~(1<<sn);
 800499e:	40ab      	lsls	r3, r5
 80049a0:	880a      	ldrh	r2, [r1, #0]
 80049a2:	43db      	mvns	r3, r3
 80049a4:	b21b      	sxth	r3, r3
 80049a6:	401a      	ands	r2, r3
 80049a8:	800a      	strh	r2, [r1, #0]
	sock_is_sending &= ~(1<<sn);
 80049aa:	4a0a      	ldr	r2, [pc, #40]	; (80049d4 <close+0x68>)
 80049ac:	8811      	ldrh	r1, [r2, #0]
 80049ae:	400b      	ands	r3, r1
 80049b0:	8013      	strh	r3, [r2, #0]
	sock_remained_size[sn] = 0;
 80049b2:	4b09      	ldr	r3, [pc, #36]	; (80049d8 <close+0x6c>)
 80049b4:	f823 6015 	strh.w	r6, [r3, r5, lsl #1]
	sock_pack_info[sn] = 0;
 80049b8:	4b08      	ldr	r3, [pc, #32]	; (80049dc <close+0x70>)
 80049ba:	555e      	strb	r6, [r3, r5]
	while(getSn_SR(sn) != SOCK_CLOSED);
 80049bc:	4620      	mov	r0, r4
 80049be:	f000 fa59 	bl	8004e74 <WIZCHIP_READ>
 80049c2:	2800      	cmp	r0, #0
 80049c4:	d1fa      	bne.n	80049bc <close+0x50>
	return SOCK_OK;
 80049c6:	2001      	movs	r0, #1
 80049c8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	CHECK_SOCKNUM();
 80049ca:	f04f 30ff 	mov.w	r0, #4294967295
}
 80049ce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80049d0:	20003e20 	.word	0x20003e20
 80049d4:	20003e22 	.word	0x20003e22
 80049d8:	20003e3c 	.word	0x20003e3c
 80049dc:	20003e34 	.word	0x20003e34

080049e0 <socket>:
	CHECK_SOCKNUM();
 80049e0:	2808      	cmp	r0, #8
{
 80049e2:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 80049e6:	4604      	mov	r4, r0
 80049e8:	4688      	mov	r8, r1
 80049ea:	4617      	mov	r7, r2
 80049ec:	461d      	mov	r5, r3
	CHECK_SOCKNUM();
 80049ee:	d874      	bhi.n	8004ada <socket+0xfa>
	switch(protocol)
 80049f0:	2901      	cmp	r1, #1
 80049f2:	d005      	beq.n	8004a00 <socket+0x20>
 80049f4:	d301      	bcc.n	80049fa <socket+0x1a>
 80049f6:	2904      	cmp	r1, #4
 80049f8:	d90f      	bls.n	8004a1a <socket+0x3a>
         return SOCKERR_SOCKMODE;
 80049fa:	f06f 0004 	mvn.w	r0, #4
 80049fe:	e009      	b.n	8004a14 <socket+0x34>
            getSIPR((uint8_t*)&taddr);
 8004a00:	2204      	movs	r2, #4
 8004a02:	200f      	movs	r0, #15
 8004a04:	eb0d 0102 	add.w	r1, sp, r2
 8004a08:	f000 fa80 	bl	8004f0c <WIZCHIP_READ_BUF>
            if(taddr == 0) return SOCKERR_SOCKINIT;
 8004a0c:	9b01      	ldr	r3, [sp, #4]
 8004a0e:	b923      	cbnz	r3, 8004a1a <socket+0x3a>
 8004a10:	f06f 0002 	mvn.w	r0, #2
}	   
 8004a14:	b002      	add	sp, #8
 8004a16:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   if(flag & 0x10) return SOCKERR_SOCKFLAG;
 8004a1a:	f015 0f14 	tst.w	r5, #20
 8004a1e:	d154      	bne.n	8004aca <socket+0xea>
	if(flag != 0)
 8004a20:	b12d      	cbz	r5, 8004a2e <socket+0x4e>
   	switch(protocol)
 8004a22:	f1b8 0f01 	cmp.w	r8, #1
 8004a26:	d04d      	beq.n	8004ac4 <socket+0xe4>
 8004a28:	f1b8 0f02 	cmp.w	r8, #2
 8004a2c:	d050      	beq.n	8004ad0 <socket+0xf0>
	   setSn_MR(sn, (protocol | (flag & 0xF0)));
 8004a2e:	f104 0640 	add.w	r6, r4, #64	; 0x40
	close(sn);
 8004a32:	4620      	mov	r0, r4
 8004a34:	f7ff ff9a 	bl	800496c <close>
	   setSn_MR(sn, (protocol | (flag & 0xF0)));
 8004a38:	f025 010f 	bic.w	r1, r5, #15
 8004a3c:	0236      	lsls	r6, r6, #8
 8004a3e:	ea41 0108 	orr.w	r1, r1, r8
 8004a42:	4630      	mov	r0, r6
 8004a44:	f000 f9f6 	bl	8004e34 <WIZCHIP_WRITE>
	if(!port)
 8004a48:	b96f      	cbnz	r7, 8004a66 <socket+0x86>
	   port = sock_any_port++;
 8004a4a:	4a25      	ldr	r2, [pc, #148]	; (8004ae0 <socket+0x100>)
	   if(sock_any_port == 0xFFF0) sock_any_port = SOCK_ANY_PORT_NUM;
 8004a4c:	f64f 71f0 	movw	r1, #65520	; 0xfff0
	   port = sock_any_port++;
 8004a50:	8817      	ldrh	r7, [r2, #0]
 8004a52:	1c7b      	adds	r3, r7, #1
 8004a54:	b29b      	uxth	r3, r3
	   if(sock_any_port == 0xFFF0) sock_any_port = SOCK_ANY_PORT_NUM;
 8004a56:	428b      	cmp	r3, r1
 8004a58:	bf05      	ittet	eq
 8004a5a:	f44f 4340 	moveq.w	r3, #49152	; 0xc000
 8004a5e:	f64f 77ef 	movweq	r7, #65519	; 0xffef
	   port = sock_any_port++;
 8004a62:	8013      	strhne	r3, [r2, #0]
	   if(sock_any_port == 0xFFF0) sock_any_port = SOCK_ANY_PORT_NUM;
 8004a64:	8013      	strheq	r3, [r2, #0]
   setSn_PORT(sn,port);	
 8004a66:	0a39      	lsrs	r1, r7, #8
 8004a68:	1d30      	adds	r0, r6, #4
 8004a6a:	f000 f9e3 	bl	8004e34 <WIZCHIP_WRITE>
 8004a6e:	1d70      	adds	r0, r6, #5
 8004a70:	b2f9      	uxtb	r1, r7
   setSn_CR(sn,Sn_CR_OPEN);
 8004a72:	1c77      	adds	r7, r6, #1
   setSn_PORT(sn,port);	
 8004a74:	f000 f9de 	bl	8004e34 <WIZCHIP_WRITE>
   setSn_CR(sn,Sn_CR_OPEN);
 8004a78:	2101      	movs	r1, #1
 8004a7a:	4638      	mov	r0, r7
 8004a7c:	f000 f9da 	bl	8004e34 <WIZCHIP_WRITE>
   while(getSn_CR(sn));
 8004a80:	4638      	mov	r0, r7
 8004a82:	f000 f9f7 	bl	8004e74 <WIZCHIP_READ>
 8004a86:	2800      	cmp	r0, #0
 8004a88:	d1fa      	bne.n	8004a80 <socket+0xa0>
   sock_io_mode &= ~(1 <<sn);
 8004a8a:	2301      	movs	r3, #1
	sock_io_mode |= ((flag & SF_IO_NONBLOCK) << sn);   
 8004a8c:	4915      	ldr	r1, [pc, #84]	; (8004ae4 <socket+0x104>)
 8004a8e:	f005 0501 	and.w	r5, r5, #1
   while(getSn_SR(sn) == SOCK_CLOSED);
 8004a92:	3603      	adds	r6, #3
   sock_io_mode &= ~(1 <<sn);
 8004a94:	40a3      	lsls	r3, r4
 8004a96:	880a      	ldrh	r2, [r1, #0]
	sock_io_mode |= ((flag & SF_IO_NONBLOCK) << sn);   
 8004a98:	40a5      	lsls	r5, r4
   sock_io_mode &= ~(1 <<sn);
 8004a9a:	43db      	mvns	r3, r3
 8004a9c:	b21b      	sxth	r3, r3
 8004a9e:	401a      	ands	r2, r3
	sock_io_mode |= ((flag & SF_IO_NONBLOCK) << sn);   
 8004aa0:	4315      	orrs	r5, r2
   sock_is_sending &= ~(1<<sn);
 8004aa2:	4a11      	ldr	r2, [pc, #68]	; (8004ae8 <socket+0x108>)
	sock_io_mode |= ((flag & SF_IO_NONBLOCK) << sn);   
 8004aa4:	800d      	strh	r5, [r1, #0]
   sock_is_sending &= ~(1<<sn);
 8004aa6:	8811      	ldrh	r1, [r2, #0]
 8004aa8:	400b      	ands	r3, r1
 8004aaa:	8013      	strh	r3, [r2, #0]
   sock_remained_size[sn] = 0;
 8004aac:	4b0f      	ldr	r3, [pc, #60]	; (8004aec <socket+0x10c>)
 8004aae:	f823 0014 	strh.w	r0, [r3, r4, lsl #1]
   sock_pack_info[sn] = PACK_COMPLETED;
 8004ab2:	4b0f      	ldr	r3, [pc, #60]	; (8004af0 <socket+0x110>)
 8004ab4:	5518      	strb	r0, [r3, r4]
   while(getSn_SR(sn) == SOCK_CLOSED);
 8004ab6:	4630      	mov	r0, r6
 8004ab8:	f000 f9dc 	bl	8004e74 <WIZCHIP_READ>
 8004abc:	2800      	cmp	r0, #0
 8004abe:	d0fa      	beq.n	8004ab6 <socket+0xd6>
   return (int8_t)sn;
 8004ac0:	b260      	sxtb	r0, r4
 8004ac2:	e7a7      	b.n	8004a14 <socket+0x34>
   		     if((flag & (SF_TCP_NODELAY|SF_IO_NONBLOCK))==0) return SOCKERR_SOCKFLAG;
 8004ac4:	f015 0f21 	tst.w	r5, #33	; 0x21
   	         if((flag & SF_MULTI_ENABLE)==0) return SOCKERR_SOCKFLAG;
 8004ac8:	d1b1      	bne.n	8004a2e <socket+0x4e>
   if(flag & 0x10) return SOCKERR_SOCKFLAG;
 8004aca:	f06f 0005 	mvn.w	r0, #5
 8004ace:	e7a1      	b.n	8004a14 <socket+0x34>
   	      if(flag & SF_IGMP_VER2)
 8004ad0:	06ab      	lsls	r3, r5, #26
 8004ad2:	d5ac      	bpl.n	8004a2e <socket+0x4e>
   	         if((flag & SF_MULTI_ENABLE)==0) return SOCKERR_SOCKFLAG;
 8004ad4:	f015 0f80 	tst.w	r5, #128	; 0x80
 8004ad8:	e7f6      	b.n	8004ac8 <socket+0xe8>
	CHECK_SOCKNUM();
 8004ada:	f04f 30ff 	mov.w	r0, #4294967295
 8004ade:	e799      	b.n	8004a14 <socket+0x34>
 8004ae0:	2000000c 	.word	0x2000000c
 8004ae4:	20003e20 	.word	0x20003e20
 8004ae8:	20003e22 	.word	0x20003e22
 8004aec:	20003e3c 	.word	0x20003e3c
 8004af0:	20003e34 	.word	0x20003e34

08004af4 <listen>:

int8_t listen(uint8_t sn)
{
	CHECK_SOCKNUM();
 8004af4:	2808      	cmp	r0, #8
{
 8004af6:	b570      	push	{r4, r5, r6, lr}
 8004af8:	4605      	mov	r5, r0
	CHECK_SOCKNUM();
 8004afa:	d826      	bhi.n	8004b4a <listen+0x56>
   CHECK_SOCKMODE(Sn_MR_TCP);
 8004afc:	f100 0440 	add.w	r4, r0, #64	; 0x40
 8004b00:	0224      	lsls	r4, r4, #8
 8004b02:	4620      	mov	r0, r4
 8004b04:	f000 f9b6 	bl	8004e74 <WIZCHIP_READ>
 8004b08:	f000 000f 	and.w	r0, r0, #15
 8004b0c:	2801      	cmp	r0, #1
 8004b0e:	d11f      	bne.n	8004b50 <listen+0x5c>
	CHECK_SOCKINIT();
 8004b10:	1ce6      	adds	r6, r4, #3
 8004b12:	4630      	mov	r0, r6
 8004b14:	f000 f9ae 	bl	8004e74 <WIZCHIP_READ>
 8004b18:	2813      	cmp	r0, #19
 8004b1a:	d11c      	bne.n	8004b56 <listen+0x62>
	setSn_CR(sn,Sn_CR_LISTEN);
 8004b1c:	3401      	adds	r4, #1
 8004b1e:	2102      	movs	r1, #2
 8004b20:	4620      	mov	r0, r4
 8004b22:	f000 f987 	bl	8004e34 <WIZCHIP_WRITE>
	while(getSn_CR(sn));
 8004b26:	4620      	mov	r0, r4
 8004b28:	f000 f9a4 	bl	8004e74 <WIZCHIP_READ>
 8004b2c:	2800      	cmp	r0, #0
 8004b2e:	d1fa      	bne.n	8004b26 <listen+0x32>
   while(getSn_SR(sn) != SOCK_LISTEN)
 8004b30:	4630      	mov	r0, r6
 8004b32:	f000 f99f 	bl	8004e74 <WIZCHIP_READ>
 8004b36:	2814      	cmp	r0, #20
 8004b38:	d101      	bne.n	8004b3e <listen+0x4a>
   {
         close(sn);
         return SOCKERR_SOCKCLOSED;
   }
   return SOCK_OK;
 8004b3a:	2001      	movs	r0, #1
 8004b3c:	bd70      	pop	{r4, r5, r6, pc}
         close(sn);
 8004b3e:	4628      	mov	r0, r5
 8004b40:	f7ff ff14 	bl	800496c <close>
         return SOCKERR_SOCKCLOSED;
 8004b44:	f06f 0003 	mvn.w	r0, #3
 8004b48:	bd70      	pop	{r4, r5, r6, pc}
	CHECK_SOCKNUM();
 8004b4a:	f04f 30ff 	mov.w	r0, #4294967295
 8004b4e:	bd70      	pop	{r4, r5, r6, pc}
   CHECK_SOCKMODE(Sn_MR_TCP);
 8004b50:	f06f 0004 	mvn.w	r0, #4
 8004b54:	bd70      	pop	{r4, r5, r6, pc}
	CHECK_SOCKINIT();
 8004b56:	f06f 0002 	mvn.w	r0, #2
}
 8004b5a:	bd70      	pop	{r4, r5, r6, pc}

08004b5c <disconnect>:
   return SOCK_OK;
}

int8_t disconnect(uint8_t sn)
{
   CHECK_SOCKNUM();
 8004b5c:	2808      	cmp	r0, #8
{
 8004b5e:	b570      	push	{r4, r5, r6, lr}
 8004b60:	4605      	mov	r5, r0
   CHECK_SOCKNUM();
 8004b62:	d833      	bhi.n	8004bcc <disconnect+0x70>
   CHECK_SOCKMODE(Sn_MR_TCP);
 8004b64:	f100 0440 	add.w	r4, r0, #64	; 0x40
 8004b68:	0224      	lsls	r4, r4, #8
 8004b6a:	4620      	mov	r0, r4
 8004b6c:	f000 f982 	bl	8004e74 <WIZCHIP_READ>
 8004b70:	f000 000f 	and.w	r0, r0, #15
 8004b74:	2801      	cmp	r0, #1
 8004b76:	d12c      	bne.n	8004bd2 <disconnect+0x76>
	setSn_CR(sn,Sn_CR_DISCON);
 8004b78:	1c66      	adds	r6, r4, #1
 8004b7a:	2108      	movs	r1, #8
 8004b7c:	4630      	mov	r0, r6
 8004b7e:	f000 f959 	bl	8004e34 <WIZCHIP_WRITE>
	/* wait to process the command... */
	while(getSn_CR(sn));
 8004b82:	4630      	mov	r0, r6
 8004b84:	f000 f976 	bl	8004e74 <WIZCHIP_READ>
 8004b88:	2800      	cmp	r0, #0
 8004b8a:	d1fa      	bne.n	8004b82 <disconnect+0x26>
	sock_is_sending &= ~(1<<sn);
 8004b8c:	4912      	ldr	r1, [pc, #72]	; (8004bd8 <disconnect+0x7c>)
 8004b8e:	2301      	movs	r3, #1
 8004b90:	fa03 f205 	lsl.w	r2, r3, r5
 8004b94:	880b      	ldrh	r3, [r1, #0]
 8004b96:	ea23 0302 	bic.w	r3, r3, r2
 8004b9a:	800b      	strh	r3, [r1, #0]
   if(sock_io_mode & (1<<sn)) return SOCK_BUSY;
 8004b9c:	4b0f      	ldr	r3, [pc, #60]	; (8004bdc <disconnect+0x80>)
 8004b9e:	881b      	ldrh	r3, [r3, #0]
 8004ba0:	412b      	asrs	r3, r5
 8004ba2:	07da      	lsls	r2, r3, #31
 8004ba4:	d417      	bmi.n	8004bd6 <disconnect+0x7a>
	while(getSn_SR(sn) != SOCK_CLOSED)
 8004ba6:	1ce6      	adds	r6, r4, #3
	{
	   if(getSn_IR(sn) & Sn_IR_TIMEOUT)
 8004ba8:	3402      	adds	r4, #2
	while(getSn_SR(sn) != SOCK_CLOSED)
 8004baa:	4630      	mov	r0, r6
 8004bac:	f000 f962 	bl	8004e74 <WIZCHIP_READ>
 8004bb0:	b908      	cbnz	r0, 8004bb6 <disconnect+0x5a>
	   {
	      close(sn);
	      return SOCKERR_TIMEOUT;
	   }
	}
	return SOCK_OK;
 8004bb2:	2001      	movs	r0, #1
 8004bb4:	bd70      	pop	{r4, r5, r6, pc}
	   if(getSn_IR(sn) & Sn_IR_TIMEOUT)
 8004bb6:	4620      	mov	r0, r4
 8004bb8:	f000 f95c 	bl	8004e74 <WIZCHIP_READ>
 8004bbc:	0703      	lsls	r3, r0, #28
 8004bbe:	d5f4      	bpl.n	8004baa <disconnect+0x4e>
	      close(sn);
 8004bc0:	4628      	mov	r0, r5
 8004bc2:	f7ff fed3 	bl	800496c <close>
	      return SOCKERR_TIMEOUT;
 8004bc6:	f06f 000c 	mvn.w	r0, #12
 8004bca:	bd70      	pop	{r4, r5, r6, pc}
   CHECK_SOCKNUM();
 8004bcc:	f04f 30ff 	mov.w	r0, #4294967295
 8004bd0:	bd70      	pop	{r4, r5, r6, pc}
   CHECK_SOCKMODE(Sn_MR_TCP);
 8004bd2:	f06f 0004 	mvn.w	r0, #4
}
 8004bd6:	bd70      	pop	{r4, r5, r6, pc}
 8004bd8:	20003e22 	.word	0x20003e22
 8004bdc:	20003e20 	.word	0x20003e20

08004be0 <send>:
int32_t send(uint8_t sn, uint8_t * buf, uint16_t len)
{
   uint8_t tmp=0;
   uint16_t freesize=0;
   
   CHECK_SOCKNUM();
 8004be0:	2808      	cmp	r0, #8
{
 8004be2:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004be6:	4606      	mov	r6, r0
 8004be8:	468a      	mov	sl, r1
 8004bea:	4615      	mov	r5, r2
   CHECK_SOCKNUM();
 8004bec:	f200 80a3 	bhi.w	8004d36 <send+0x156>
   CHECK_SOCKMODE(Sn_MR_TCP);
 8004bf0:	f100 0440 	add.w	r4, r0, #64	; 0x40
 8004bf4:	0224      	lsls	r4, r4, #8
 8004bf6:	4620      	mov	r0, r4
 8004bf8:	f000 f93c 	bl	8004e74 <WIZCHIP_READ>
 8004bfc:	f000 000f 	and.w	r0, r0, #15
 8004c00:	2801      	cmp	r0, #1
 8004c02:	f040 809b 	bne.w	8004d3c <send+0x15c>
   CHECK_SOCKDATA();
 8004c06:	2d00      	cmp	r5, #0
 8004c08:	f000 809b 	beq.w	8004d42 <send+0x162>
   tmp = getSn_SR(sn);
 8004c0c:	f104 0903 	add.w	r9, r4, #3
 8004c10:	4648      	mov	r0, r9
 8004c12:	f000 f92f 	bl	8004e74 <WIZCHIP_READ>
   if(tmp != SOCK_ESTABLISHED && tmp != SOCK_CLOSE_WAIT) return SOCKERR_SOCKSTATUS;
 8004c16:	2817      	cmp	r0, #23
 8004c18:	d001      	beq.n	8004c1e <send+0x3e>
 8004c1a:	281c      	cmp	r0, #28
 8004c1c:	d152      	bne.n	8004cc4 <send+0xe4>
   if( sock_is_sending & (1<<sn) )
 8004c1e:	4f4a      	ldr	r7, [pc, #296]	; (8004d48 <send+0x168>)
 8004c20:	883b      	ldrh	r3, [r7, #0]
 8004c22:	4133      	asrs	r3, r6
 8004c24:	07d9      	lsls	r1, r3, #31
 8004c26:	d52f      	bpl.n	8004c88 <send+0xa8>
   {
      tmp = getSn_IR(sn);
 8004c28:	f104 0802 	add.w	r8, r4, #2
 8004c2c:	4640      	mov	r0, r8
 8004c2e:	f000 f921 	bl	8004e74 <WIZCHIP_READ>
      if(tmp & Sn_IR_SENDOK)
 8004c32:	06c2      	lsls	r2, r0, #27
 8004c34:	d549      	bpl.n	8004cca <send+0xea>
      {
         setSn_IR(sn, Sn_IR_SENDOK);
 8004c36:	2110      	movs	r1, #16
 8004c38:	4640      	mov	r0, r8
 8004c3a:	f000 f8fb 	bl	8004e34 <WIZCHIP_WRITE>
         //M20150401 : Typing Error
         //#if _WZICHIP_ == 5200
         #if _WIZCHIP_ == 5200
            if(getSn_TX_RD(sn) != sock_next_rd[sn])
 8004c3e:	f104 0022 	add.w	r0, r4, #34	; 0x22
 8004c42:	f000 f917 	bl	8004e74 <WIZCHIP_READ>
 8004c46:	4680      	mov	r8, r0
 8004c48:	f104 0023 	add.w	r0, r4, #35	; 0x23
 8004c4c:	f000 f912 	bl	8004e74 <WIZCHIP_READ>
 8004c50:	4b3e      	ldr	r3, [pc, #248]	; (8004d4c <send+0x16c>)
 8004c52:	eb00 2008 	add.w	r0, r0, r8, lsl #8
 8004c56:	f833 3016 	ldrh.w	r3, [r3, r6, lsl #1]
 8004c5a:	4298      	cmp	r0, r3
 8004c5c:	d00d      	beq.n	8004c7a <send+0x9a>
            {
               setSn_CR(sn,Sn_CR_SEND);
 8004c5e:	3401      	adds	r4, #1
 8004c60:	2120      	movs	r1, #32
 8004c62:	4620      	mov	r0, r4
 8004c64:	f000 f8e6 	bl	8004e34 <WIZCHIP_WRITE>
               while(getSn_CR(sn));
 8004c68:	4620      	mov	r0, r4
 8004c6a:	f000 f903 	bl	8004e74 <WIZCHIP_READ>
 8004c6e:	2800      	cmp	r0, #0
 8004c70:	d1fa      	bne.n	8004c68 <send+0x88>
               return SOCK_BUSY;
 8004c72:	2000      	movs	r0, #0
   while(getSn_CR(sn));
   sock_is_sending |= (1 << sn);
   //M20150409 : Explicit Type Casting
   //return len;
   return (int32_t)len;
}
 8004c74:	b003      	add	sp, #12
 8004c76:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
         sock_is_sending &= ~(1<<sn);         
 8004c7a:	2301      	movs	r3, #1
 8004c7c:	fa03 f206 	lsl.w	r2, r3, r6
 8004c80:	883b      	ldrh	r3, [r7, #0]
 8004c82:	ea23 0302 	bic.w	r3, r3, r2
 8004c86:	803b      	strh	r3, [r7, #0]
   freesize = getSn_TxMAX(sn);
 8004c88:	f104 001f 	add.w	r0, r4, #31
 8004c8c:	f04f 0801 	mov.w	r8, #1
 8004c90:	f000 f8f0 	bl	8004e74 <WIZCHIP_READ>
      if( (sock_io_mode & (1<<sn)) && (len > freesize) ) return SOCK_BUSY;
 8004c94:	4b2e      	ldr	r3, [pc, #184]	; (8004d50 <send+0x170>)
   freesize = getSn_TxMAX(sn);
 8004c96:	0280      	lsls	r0, r0, #10
 8004c98:	fa08 f806 	lsl.w	r8, r8, r6
 8004c9c:	b280      	uxth	r0, r0
 8004c9e:	4285      	cmp	r5, r0
 8004ca0:	bf28      	it	cs
 8004ca2:	4605      	movcs	r5, r0
      freesize = getSn_TX_FSR(sn);
 8004ca4:	4630      	mov	r0, r6
 8004ca6:	9301      	str	r3, [sp, #4]
 8004ca8:	f000 f95a 	bl	8004f60 <getSn_TX_FSR>
 8004cac:	4683      	mov	fp, r0
      tmp = getSn_SR(sn);
 8004cae:	4648      	mov	r0, r9
 8004cb0:	f000 f8e0 	bl	8004e74 <WIZCHIP_READ>
      if ((tmp != SOCK_ESTABLISHED) && (tmp != SOCK_CLOSE_WAIT))
 8004cb4:	2817      	cmp	r0, #23
 8004cb6:	9b01      	ldr	r3, [sp, #4]
 8004cb8:	d00f      	beq.n	8004cda <send+0xfa>
 8004cba:	281c      	cmp	r0, #28
 8004cbc:	d00d      	beq.n	8004cda <send+0xfa>
         close(sn);
 8004cbe:	4630      	mov	r0, r6
 8004cc0:	f7ff fe54 	bl	800496c <close>
   if(tmp != SOCK_ESTABLISHED && tmp != SOCK_CLOSE_WAIT) return SOCKERR_SOCKSTATUS;
 8004cc4:	f06f 0006 	mvn.w	r0, #6
 8004cc8:	e7d4      	b.n	8004c74 <send+0x94>
      else if(tmp & Sn_IR_TIMEOUT)
 8004cca:	0703      	lsls	r3, r0, #28
 8004ccc:	d5d1      	bpl.n	8004c72 <send+0x92>
         close(sn);
 8004cce:	4630      	mov	r0, r6
 8004cd0:	f7ff fe4c 	bl	800496c <close>
         return SOCKERR_TIMEOUT;
 8004cd4:	f06f 000c 	mvn.w	r0, #12
 8004cd8:	e7cc      	b.n	8004c74 <send+0x94>
      if( (sock_io_mode & (1<<sn)) && (len > freesize) ) return SOCK_BUSY;
 8004cda:	881a      	ldrh	r2, [r3, #0]
 8004cdc:	ea12 0f08 	tst.w	r2, r8
 8004ce0:	d026      	beq.n	8004d30 <send+0x150>
 8004ce2:	45ab      	cmp	fp, r5
 8004ce4:	d3c5      	bcc.n	8004c72 <send+0x92>
   wiz_send_data(sn, buf, len);
 8004ce6:	4651      	mov	r1, sl
 8004ce8:	462a      	mov	r2, r5
 8004cea:	4630      	mov	r0, r6
 8004cec:	f000 f9a4 	bl	8005038 <wiz_send_data>
      sock_next_rd[sn] = getSn_TX_RD(sn) + len;
 8004cf0:	f104 0022 	add.w	r0, r4, #34	; 0x22
 8004cf4:	f000 f8be 	bl	8004e74 <WIZCHIP_READ>
 8004cf8:	4681      	mov	r9, r0
 8004cfa:	f104 0023 	add.w	r0, r4, #35	; 0x23
   setSn_CR(sn,Sn_CR_SEND);
 8004cfe:	3401      	adds	r4, #1
      sock_next_rd[sn] = getSn_TX_RD(sn) + len;
 8004d00:	f000 f8b8 	bl	8004e74 <WIZCHIP_READ>
 8004d04:	4428      	add	r0, r5
 8004d06:	4b11      	ldr	r3, [pc, #68]	; (8004d4c <send+0x16c>)
   setSn_CR(sn,Sn_CR_SEND);
 8004d08:	2120      	movs	r1, #32
      sock_next_rd[sn] = getSn_TX_RD(sn) + len;
 8004d0a:	eb00 2009 	add.w	r0, r0, r9, lsl #8
 8004d0e:	f823 0016 	strh.w	r0, [r3, r6, lsl #1]
   setSn_CR(sn,Sn_CR_SEND);
 8004d12:	4620      	mov	r0, r4
 8004d14:	f000 f88e 	bl	8004e34 <WIZCHIP_WRITE>
   while(getSn_CR(sn));
 8004d18:	4620      	mov	r0, r4
 8004d1a:	f000 f8ab 	bl	8004e74 <WIZCHIP_READ>
 8004d1e:	2800      	cmp	r0, #0
 8004d20:	d1fa      	bne.n	8004d18 <send+0x138>
   sock_is_sending |= (1 << sn);
 8004d22:	883b      	ldrh	r3, [r7, #0]
   return (int32_t)len;
 8004d24:	4628      	mov	r0, r5
   sock_is_sending |= (1 << sn);
 8004d26:	ea48 0803 	orr.w	r8, r8, r3
 8004d2a:	f8a7 8000 	strh.w	r8, [r7]
   return (int32_t)len;
 8004d2e:	e7a1      	b.n	8004c74 <send+0x94>
      if(len <= freesize) break;
 8004d30:	45ab      	cmp	fp, r5
 8004d32:	d3b7      	bcc.n	8004ca4 <send+0xc4>
 8004d34:	e7d7      	b.n	8004ce6 <send+0x106>
   CHECK_SOCKNUM();
 8004d36:	f04f 30ff 	mov.w	r0, #4294967295
 8004d3a:	e79b      	b.n	8004c74 <send+0x94>
   CHECK_SOCKMODE(Sn_MR_TCP);
 8004d3c:	f06f 0004 	mvn.w	r0, #4
 8004d40:	e798      	b.n	8004c74 <send+0x94>
   CHECK_SOCKDATA();
 8004d42:	f06f 000d 	mvn.w	r0, #13
 8004d46:	e795      	b.n	8004c74 <send+0x94>
 8004d48:	20003e22 	.word	0x20003e22
 8004d4c:	20003e24 	.word	0x20003e24
 8004d50:	20003e20 	.word	0x20003e20

08004d54 <recv>:
#if   _WIZCHIP_ == 5300
   uint8_t head[2];
   uint16_t mr;
#endif
//
   CHECK_SOCKNUM();
 8004d54:	2808      	cmp	r0, #8
{
 8004d56:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004d5a:	4680      	mov	r8, r0
 8004d5c:	9100      	str	r1, [sp, #0]
 8004d5e:	4617      	mov	r7, r2
   CHECK_SOCKNUM();
 8004d60:	d85c      	bhi.n	8004e1c <recv+0xc8>
   CHECK_SOCKMODE(Sn_MR_TCP);
 8004d62:	f100 0440 	add.w	r4, r0, #64	; 0x40
 8004d66:	0224      	lsls	r4, r4, #8
 8004d68:	4620      	mov	r0, r4
 8004d6a:	f000 f883 	bl	8004e74 <WIZCHIP_READ>
 8004d6e:	f000 060f 	and.w	r6, r0, #15
 8004d72:	2e01      	cmp	r6, #1
 8004d74:	d155      	bne.n	8004e22 <recv+0xce>
   CHECK_SOCKDATA();
 8004d76:	2f00      	cmp	r7, #0
 8004d78:	d056      	beq.n	8004e28 <recv+0xd4>
   
   recvsize = getSn_RxMAX(sn);
 8004d7a:	f104 001e 	add.w	r0, r4, #30
 8004d7e:	fa06 f608 	lsl.w	r6, r6, r8
 8004d82:	f000 f877 	bl	8004e74 <WIZCHIP_READ>
#endif
//
      while(1)
      {
         recvsize = getSn_RX_RSR(sn);
         tmp = getSn_SR(sn);
 8004d86:	f104 0903 	add.w	r9, r4, #3
   recvsize = getSn_RxMAX(sn);
 8004d8a:	4683      	mov	fp, r0
         if (tmp != SOCK_ESTABLISHED)
         {
            if(tmp == SOCK_CLOSE_WAIT)
            {
               if(recvsize != 0) break;
               else if(getSn_TX_FSR(sn) == getSn_TxMAX(sn))
 8004d8c:	f104 0a1f 	add.w	sl, r4, #31
         recvsize = getSn_RX_RSR(sn);
 8004d90:	4640      	mov	r0, r8
 8004d92:	f000 f906 	bl	8004fa2 <getSn_RX_RSR>
 8004d96:	4605      	mov	r5, r0
         tmp = getSn_SR(sn);
 8004d98:	4648      	mov	r0, r9
 8004d9a:	f000 f86b 	bl	8004e74 <WIZCHIP_READ>
         if (tmp != SOCK_ESTABLISHED)
 8004d9e:	2817      	cmp	r0, #23
 8004da0:	d031      	beq.n	8004e06 <recv+0xb2>
            if(tmp == SOCK_CLOSE_WAIT)
 8004da2:	281c      	cmp	r0, #28
 8004da4:	d127      	bne.n	8004df6 <recv+0xa2>
               if(recvsize != 0) break;
 8004da6:	b1dd      	cbz	r5, 8004de0 <recv+0x8c>
   recvsize = getSn_RxMAX(sn);
 8004da8:	ea4f 208b 	mov.w	r0, fp, lsl #10
   if(getSn_MR(sn) & Sn_MR_ALIGN) sock_remained_size[sn] = 0;
   //len = recvsize;
#else   
   if(recvsize < len) len = recvsize;   
   wiz_recv_data(sn, buf, len);
   setSn_CR(sn,Sn_CR_RECV);
 8004dac:	3401      	adds	r4, #1
   wiz_recv_data(sn, buf, len);
 8004dae:	9900      	ldr	r1, [sp, #0]
 8004db0:	b280      	uxth	r0, r0
 8004db2:	4287      	cmp	r7, r0
 8004db4:	bf28      	it	cs
 8004db6:	4607      	movcs	r7, r0
 8004db8:	4628      	mov	r0, r5
 8004dba:	42bd      	cmp	r5, r7
 8004dbc:	bf28      	it	cs
 8004dbe:	4638      	movcs	r0, r7
 8004dc0:	b287      	uxth	r7, r0
 8004dc2:	4640      	mov	r0, r8
 8004dc4:	463a      	mov	r2, r7
 8004dc6:	f000 f98b 	bl	80050e0 <wiz_recv_data>
   setSn_CR(sn,Sn_CR_RECV);
 8004dca:	2140      	movs	r1, #64	; 0x40
 8004dcc:	4620      	mov	r0, r4
 8004dce:	f000 f831 	bl	8004e34 <WIZCHIP_WRITE>
   while(getSn_CR(sn));
 8004dd2:	4620      	mov	r0, r4
 8004dd4:	f000 f84e 	bl	8004e74 <WIZCHIP_READ>
 8004dd8:	2800      	cmp	r0, #0
 8004dda:	d1fa      	bne.n	8004dd2 <recv+0x7e>
#endif
     
   //M20150409 : Explicit Type Casting
   //return len;
   return (int32_t)len;
 8004ddc:	4638      	mov	r0, r7
 8004dde:	e00f      	b.n	8004e00 <recv+0xac>
               else if(getSn_TX_FSR(sn) == getSn_TxMAX(sn))
 8004de0:	4640      	mov	r0, r8
 8004de2:	f000 f8bd 	bl	8004f60 <getSn_TX_FSR>
 8004de6:	9001      	str	r0, [sp, #4]
 8004de8:	4650      	mov	r0, sl
 8004dea:	f000 f843 	bl	8004e74 <WIZCHIP_READ>
 8004dee:	9901      	ldr	r1, [sp, #4]
 8004df0:	ebb1 2f80 	cmp.w	r1, r0, lsl #10
 8004df4:	d107      	bne.n	8004e06 <recv+0xb2>
                  close(sn);
 8004df6:	4640      	mov	r0, r8
 8004df8:	f7ff fdb8 	bl	800496c <close>
                  return SOCKERR_SOCKSTATUS;
 8004dfc:	f06f 0006 	mvn.w	r0, #6
}
 8004e00:	b003      	add	sp, #12
 8004e02:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
         if((sock_io_mode & (1<<sn)) && (recvsize == 0)) return SOCK_BUSY;
 8004e06:	4b0a      	ldr	r3, [pc, #40]	; (8004e30 <recv+0xdc>)
 8004e08:	8819      	ldrh	r1, [r3, #0]
 8004e0a:	4231      	tst	r1, r6
 8004e0c:	d003      	beq.n	8004e16 <recv+0xc2>
 8004e0e:	2d00      	cmp	r5, #0
 8004e10:	d1ca      	bne.n	8004da8 <recv+0x54>
 8004e12:	4628      	mov	r0, r5
 8004e14:	e7f4      	b.n	8004e00 <recv+0xac>
         if(recvsize != 0) break;
 8004e16:	2d00      	cmp	r5, #0
 8004e18:	d0ba      	beq.n	8004d90 <recv+0x3c>
 8004e1a:	e7c5      	b.n	8004da8 <recv+0x54>
   CHECK_SOCKNUM();
 8004e1c:	f04f 30ff 	mov.w	r0, #4294967295
 8004e20:	e7ee      	b.n	8004e00 <recv+0xac>
   CHECK_SOCKMODE(Sn_MR_TCP);
 8004e22:	f06f 0004 	mvn.w	r0, #4
 8004e26:	e7eb      	b.n	8004e00 <recv+0xac>
   CHECK_SOCKDATA();
 8004e28:	f06f 000d 	mvn.w	r0, #13
 8004e2c:	e7e8      	b.n	8004e00 <recv+0xac>
 8004e2e:	bf00      	nop
 8004e30:	20003e20 	.word	0x20003e20

08004e34 <WIZCHIP_WRITE>:
#if   (_WIZCHIP_ == 5200)
/**
@brief  This function writes the data into W5200 registers.
*/
void     WIZCHIP_WRITE(uint32_t AddrSel, uint8_t wb )
{
 8004e34:	b570      	push	{r4, r5, r6, lr}
	WIZCHIP_CRITICAL_ENTER();
 8004e36:	4c0e      	ldr	r4, [pc, #56]	; (8004e70 <WIZCHIP_WRITE+0x3c>)
{
 8004e38:	4605      	mov	r5, r0
 8004e3a:	460e      	mov	r6, r1
	WIZCHIP_CRITICAL_ENTER();
 8004e3c:	68a3      	ldr	r3, [r4, #8]
 8004e3e:	4798      	blx	r3
   WIZCHIP.CS._select();
 8004e40:	6923      	ldr	r3, [r4, #16]
 8004e42:	4798      	blx	r3

#if( (_WIZCHIP_IO_MODE_ & _WIZCHIP_IO_MODE_SPI_))
   WIZCHIP.IF.SPI._write_byte((AddrSel & 0x0000FF00) >>  8);
 8004e44:	69e3      	ldr	r3, [r4, #28]
 8004e46:	f3c5 2007 	ubfx	r0, r5, #8, #8
 8004e4a:	4798      	blx	r3
   WIZCHIP.IF.SPI._write_byte((AddrSel & 0x000000FF) >>  0);
 8004e4c:	69e3      	ldr	r3, [r4, #28]
 8004e4e:	b2e8      	uxtb	r0, r5
 8004e50:	4798      	blx	r3
   WIZCHIP.IF.SPI._write_byte(_W5200_SPI_WRITE_);  // Data write command and Write data length upper
 8004e52:	69e3      	ldr	r3, [r4, #28]
 8004e54:	2080      	movs	r0, #128	; 0x80
 8004e56:	4798      	blx	r3
   WIZCHIP.IF.SPI._write_byte(0x01);  // Write data length lower
 8004e58:	69e3      	ldr	r3, [r4, #28]
 8004e5a:	2001      	movs	r0, #1
 8004e5c:	4798      	blx	r3
   WIZCHIP.IF.SPI._write_byte(wb);    // Data write (write 1byte data)
 8004e5e:	69e3      	ldr	r3, [r4, #28]
 8004e60:	4630      	mov	r0, r6
 8004e62:	4798      	blx	r3

#else
   #error "Unknown _WIZCHIP_IO_MODE_ in W5200. !!!"
#endif

   WIZCHIP.CS._deselect();
 8004e64:	6963      	ldr	r3, [r4, #20]
 8004e66:	4798      	blx	r3
   WIZCHIP_CRITICAL_EXIT();
 8004e68:	68e3      	ldr	r3, [r4, #12]
}
 8004e6a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
   WIZCHIP_CRITICAL_EXIT();
 8004e6e:	4718      	bx	r3
 8004e70:	20000010 	.word	0x20000010

08004e74 <WIZCHIP_READ>:
/**
@brief  This function reads the value from W5200 registers.
*/
uint8_t  WIZCHIP_READ(uint32_t AddrSel)
{
 8004e74:	b538      	push	{r3, r4, r5, lr}
   uint8_t ret;

   WIZCHIP_CRITICAL_ENTER();
 8004e76:	4c0e      	ldr	r4, [pc, #56]	; (8004eb0 <WIZCHIP_READ+0x3c>)
{
 8004e78:	4605      	mov	r5, r0
   WIZCHIP_CRITICAL_ENTER();
 8004e7a:	68a3      	ldr	r3, [r4, #8]
 8004e7c:	4798      	blx	r3
   WIZCHIP.CS._select();
 8004e7e:	6923      	ldr	r3, [r4, #16]
 8004e80:	4798      	blx	r3

#if( (_WIZCHIP_IO_MODE_ & _WIZCHIP_IO_MODE_SPI_))
   WIZCHIP.IF.SPI._write_byte((AddrSel & 0x0000FF00) >>  8);
 8004e82:	69e3      	ldr	r3, [r4, #28]
 8004e84:	f3c5 2007 	ubfx	r0, r5, #8, #8
 8004e88:	4798      	blx	r3
   WIZCHIP.IF.SPI._write_byte((AddrSel & 0x000000FF) >>  0);
 8004e8a:	69e3      	ldr	r3, [r4, #28]
 8004e8c:	b2e8      	uxtb	r0, r5
 8004e8e:	4798      	blx	r3
   WIZCHIP.IF.SPI._write_byte(_W5200_SPI_READ_);                             // Read data length upper    
 8004e90:	69e3      	ldr	r3, [r4, #28]
 8004e92:	2000      	movs	r0, #0
 8004e94:	4798      	blx	r3
   WIZCHIP.IF.SPI._write_byte(0x01);                             // Data length lower  
 8004e96:	69e3      	ldr	r3, [r4, #28]
 8004e98:	2001      	movs	r0, #1
 8004e9a:	4798      	blx	r3
   ret = WIZCHIP.IF.SPI._read_byte(); 
 8004e9c:	69a3      	ldr	r3, [r4, #24]
 8004e9e:	4798      	blx	r3
   	
#else
   #error "Unknown _WIZCHIP_IO_MODE_ in W5200. !!!"   
#endif

   WIZCHIP.CS._deselect();
 8004ea0:	6963      	ldr	r3, [r4, #20]
   ret = WIZCHIP.IF.SPI._read_byte(); 
 8004ea2:	4605      	mov	r5, r0
   WIZCHIP.CS._deselect();
 8004ea4:	4798      	blx	r3
   WIZCHIP_CRITICAL_EXIT();
 8004ea6:	68e3      	ldr	r3, [r4, #12]
 8004ea8:	4798      	blx	r3
   return ret;
}
 8004eaa:	4628      	mov	r0, r5
 8004eac:	bd38      	pop	{r3, r4, r5, pc}
 8004eae:	bf00      	nop
 8004eb0:	20000010 	.word	0x20000010

08004eb4 <WIZCHIP_WRITE_BUF>:

/**
@brief  This function writes into W5200 memory(Buffer)
*/ 
void     WIZCHIP_WRITE_BUF(uint32_t AddrSel, uint8_t* pBuf, uint16_t len)
{
 8004eb4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   uint16_t i = 0;
   WIZCHIP_CRITICAL_ENTER();
 8004eb8:	4c13      	ldr	r4, [pc, #76]	; (8004f08 <WIZCHIP_WRITE_BUF+0x54>)
{
 8004eba:	4607      	mov	r7, r0
 8004ebc:	4615      	mov	r5, r2
 8004ebe:	460e      	mov	r6, r1
   WIZCHIP_CRITICAL_ENTER();
 8004ec0:	68a3      	ldr	r3, [r4, #8]
 8004ec2:	4798      	blx	r3
   WIZCHIP.CS._select();
 8004ec4:	6923      	ldr	r3, [r4, #16]
 8004ec6:	4798      	blx	r3

#if( (_WIZCHIP_IO_MODE_ & _WIZCHIP_IO_MODE_SPI_))
  WIZCHIP.IF.SPI._write_byte((AddrSel & 0x0000FF00) >>  8);
 8004ec8:	f3c7 2007 	ubfx	r0, r7, #8, #8
 8004ecc:	69e3      	ldr	r3, [r4, #28]
 8004ece:	4798      	blx	r3
  WIZCHIP.IF.SPI._write_byte((AddrSel & 0x000000FF) >>  0);
 8004ed0:	69e3      	ldr	r3, [r4, #28]
 8004ed2:	b2f8      	uxtb	r0, r7
 8004ed4:	1e77      	subs	r7, r6, #1
 8004ed6:	4798      	blx	r3
  WIZCHIP.IF.SPI._write_byte(_W5200_SPI_WRITE_ | ((len & 0x7F00) >> 8));         // Write data op code and length upper    
 8004ed8:	69e3      	ldr	r3, [r4, #28]
 8004eda:	0a28      	lsrs	r0, r5, #8
 8004edc:	f040 0080 	orr.w	r0, r0, #128	; 0x80
 8004ee0:	4798      	blx	r3
  WIZCHIP.IF.SPI._write_byte((len & 0x00FF) >> 0);         // length lower
 8004ee2:	69e3      	ldr	r3, [r4, #28]
 8004ee4:	b2e8      	uxtb	r0, r5
 8004ee6:	3d01      	subs	r5, #1
 8004ee8:	4798      	blx	r3
 8004eea:	4435      	add	r5, r6
  for(i = 0; i < len; i++)
 8004eec:	42af      	cmp	r7, r5
 8004eee:	d105      	bne.n	8004efc <WIZCHIP_WRITE_BUF+0x48>
   WIZCHIP_WRITE(MR, WIZCHIP_READ(MR) & ~MR_AI);   
#else
   #error "Unknown _WIZCHIP_IO_MODE_ in W5200. !!!!"
#endif

   WIZCHIP.CS._deselect();
 8004ef0:	6963      	ldr	r3, [r4, #20]
 8004ef2:	4798      	blx	r3
   WIZCHIP_CRITICAL_EXIT();
 8004ef4:	68e3      	ldr	r3, [r4, #12]
}
 8004ef6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   WIZCHIP_CRITICAL_EXIT();
 8004efa:	4718      	bx	r3
     WIZCHIP.IF.SPI._write_byte(pBuf[i]);
 8004efc:	69e3      	ldr	r3, [r4, #28]
 8004efe:	f817 0f01 	ldrb.w	r0, [r7, #1]!
 8004f02:	4798      	blx	r3
 8004f04:	e7f2      	b.n	8004eec <WIZCHIP_WRITE_BUF+0x38>
 8004f06:	bf00      	nop
 8004f08:	20000010 	.word	0x20000010

08004f0c <WIZCHIP_READ_BUF>:

/**
@brief  This function reads into W5200 memory(Buffer)
*/ 
void     WIZCHIP_READ_BUF (uint32_t AddrSel, uint8_t* pBuf, uint16_t len)
{
 8004f0c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   uint16_t i = 0;
   WIZCHIP_CRITICAL_ENTER();
 8004f10:	4c12      	ldr	r4, [pc, #72]	; (8004f5c <WIZCHIP_READ_BUF+0x50>)
{
 8004f12:	4607      	mov	r7, r0
 8004f14:	4615      	mov	r5, r2
 8004f16:	460e      	mov	r6, r1
   WIZCHIP_CRITICAL_ENTER();
 8004f18:	68a3      	ldr	r3, [r4, #8]
 8004f1a:	4798      	blx	r3
   WIZCHIP.CS._select();
 8004f1c:	6923      	ldr	r3, [r4, #16]
 8004f1e:	4798      	blx	r3

#if( (_WIZCHIP_IO_MODE_ & _WIZCHIP_IO_MODE_SPI_))
  WIZCHIP.IF.SPI._write_byte((AddrSel & 0x0000FF00) >>  8);
 8004f20:	f3c7 2007 	ubfx	r0, r7, #8, #8
 8004f24:	69e3      	ldr	r3, [r4, #28]
 8004f26:	4798      	blx	r3
  WIZCHIP.IF.SPI._write_byte((AddrSel & 0x000000FF) >>  0);
 8004f28:	69e3      	ldr	r3, [r4, #28]
 8004f2a:	b2f8      	uxtb	r0, r7
 8004f2c:	1e77      	subs	r7, r6, #1
 8004f2e:	4798      	blx	r3
  WIZCHIP.IF.SPI._write_byte( _W5200_SPI_READ_ | ((len & 0x7F00) >> 8));         // Write data op code and length upper    
 8004f30:	f3c5 2006 	ubfx	r0, r5, #8, #7
 8004f34:	69e3      	ldr	r3, [r4, #28]
 8004f36:	4798      	blx	r3
  WIZCHIP.IF.SPI._write_byte((len & 0x00FF) >> 0);         // length lower
 8004f38:	69e3      	ldr	r3, [r4, #28]
 8004f3a:	b2e8      	uxtb	r0, r5
 8004f3c:	3d01      	subs	r5, #1
 8004f3e:	4798      	blx	r3
 8004f40:	4435      	add	r5, r6
  for(i = 0; i < len; i++)
 8004f42:	42af      	cmp	r7, r5
 8004f44:	d105      	bne.n	8004f52 <WIZCHIP_READ_BUF+0x46>
   setMR(getMR() & ~MR_AI); 
#else
   #error "Unknown _WIZCHIP_IO_MODE_ in W5200. !!!!"
#endif

   WIZCHIP.CS._deselect();
 8004f46:	6963      	ldr	r3, [r4, #20]
 8004f48:	4798      	blx	r3
   WIZCHIP_CRITICAL_EXIT();
 8004f4a:	68e3      	ldr	r3, [r4, #12]
}
 8004f4c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   WIZCHIP_CRITICAL_EXIT();
 8004f50:	4718      	bx	r3
    pBuf[i] = WIZCHIP.IF.SPI._read_byte();
 8004f52:	69a3      	ldr	r3, [r4, #24]
 8004f54:	4798      	blx	r3
 8004f56:	f807 0f01 	strb.w	r0, [r7, #1]!
 8004f5a:	e7f2      	b.n	8004f42 <WIZCHIP_READ_BUF+0x36>
 8004f5c:	20000010 	.word	0x20000010

08004f60 <getSn_TX_FSR>:
///////////////////////////////////
// Socket N regsiter IO function //
///////////////////////////////////

uint16_t getSn_TX_FSR(uint8_t sn)
{
 8004f60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   uint16_t val=0,val1=0;
   do
   {
      val1 = WIZCHIP_READ(Sn_TX_FSR(sn));
 8004f62:	f100 0640 	add.w	r6, r0, #64	; 0x40
   uint16_t val=0,val1=0;
 8004f66:	2400      	movs	r4, #0
      val1 = WIZCHIP_READ(Sn_TX_FSR(sn));
 8004f68:	0236      	lsls	r6, r6, #8
 8004f6a:	f106 0720 	add.w	r7, r6, #32
      val1 = (val1 << 8) + WIZCHIP_READ(WIZCHIP_OFFSET_INC(Sn_TX_FSR(sn),1));
 8004f6e:	3621      	adds	r6, #33	; 0x21
      val1 = WIZCHIP_READ(Sn_TX_FSR(sn));
 8004f70:	4638      	mov	r0, r7
 8004f72:	f7ff ff7f 	bl	8004e74 <WIZCHIP_READ>
      val1 = (val1 << 8) + WIZCHIP_READ(WIZCHIP_OFFSET_INC(Sn_TX_FSR(sn),1));
 8004f76:	0200      	lsls	r0, r0, #8
 8004f78:	b285      	uxth	r5, r0
 8004f7a:	4630      	mov	r0, r6
 8004f7c:	f7ff ff7a 	bl	8004e74 <WIZCHIP_READ>
 8004f80:	4405      	add	r5, r0
 8004f82:	b2ad      	uxth	r5, r5
      if (val1 != 0)
 8004f84:	b14d      	cbz	r5, 8004f9a <getSn_TX_FSR+0x3a>
      {
        val = WIZCHIP_READ(Sn_TX_FSR(sn));
 8004f86:	4638      	mov	r0, r7
 8004f88:	f7ff ff74 	bl	8004e74 <WIZCHIP_READ>
        val = (val << 8) + WIZCHIP_READ(WIZCHIP_OFFSET_INC(Sn_TX_FSR(sn),1));
 8004f8c:	0200      	lsls	r0, r0, #8
 8004f8e:	b284      	uxth	r4, r0
 8004f90:	4630      	mov	r0, r6
 8004f92:	f7ff ff6f 	bl	8004e74 <WIZCHIP_READ>
 8004f96:	4404      	add	r4, r0
 8004f98:	b2a4      	uxth	r4, r4
      }
   }while (val != val1);
 8004f9a:	42ac      	cmp	r4, r5
 8004f9c:	d1e8      	bne.n	8004f70 <getSn_TX_FSR+0x10>
   return val;
}
 8004f9e:	4620      	mov	r0, r4
 8004fa0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08004fa2 <getSn_RX_RSR>:


uint16_t getSn_RX_RSR(uint8_t sn)
{
 8004fa2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   uint16_t val=0,val1=0;
   do
   {
      val1 = WIZCHIP_READ(Sn_RX_RSR(sn));
 8004fa4:	f100 0640 	add.w	r6, r0, #64	; 0x40
   uint16_t val=0,val1=0;
 8004fa8:	2400      	movs	r4, #0
      val1 = WIZCHIP_READ(Sn_RX_RSR(sn));
 8004faa:	0236      	lsls	r6, r6, #8
 8004fac:	f106 0726 	add.w	r7, r6, #38	; 0x26
      val1 = (val1 << 8) + WIZCHIP_READ(WIZCHIP_OFFSET_INC(Sn_RX_RSR(sn),1));
 8004fb0:	3627      	adds	r6, #39	; 0x27
      val1 = WIZCHIP_READ(Sn_RX_RSR(sn));
 8004fb2:	4638      	mov	r0, r7
 8004fb4:	f7ff ff5e 	bl	8004e74 <WIZCHIP_READ>
      val1 = (val1 << 8) + WIZCHIP_READ(WIZCHIP_OFFSET_INC(Sn_RX_RSR(sn),1));
 8004fb8:	0200      	lsls	r0, r0, #8
 8004fba:	b285      	uxth	r5, r0
 8004fbc:	4630      	mov	r0, r6
 8004fbe:	f7ff ff59 	bl	8004e74 <WIZCHIP_READ>
 8004fc2:	4405      	add	r5, r0
 8004fc4:	b2ad      	uxth	r5, r5
      if (val1 != 0)
 8004fc6:	b14d      	cbz	r5, 8004fdc <getSn_RX_RSR+0x3a>
      {
        val = WIZCHIP_READ(Sn_RX_RSR(sn));
 8004fc8:	4638      	mov	r0, r7
 8004fca:	f7ff ff53 	bl	8004e74 <WIZCHIP_READ>
        val = (val << 8) + WIZCHIP_READ(WIZCHIP_OFFSET_INC(Sn_RX_RSR(sn),1));
 8004fce:	0200      	lsls	r0, r0, #8
 8004fd0:	b284      	uxth	r4, r0
 8004fd2:	4630      	mov	r0, r6
 8004fd4:	f7ff ff4e 	bl	8004e74 <WIZCHIP_READ>
 8004fd8:	4404      	add	r4, r0
 8004fda:	b2a4      	uxth	r4, r4
      }
   }while (val != val1);
 8004fdc:	42ac      	cmp	r4, r5
 8004fde:	d1e8      	bne.n	8004fb2 <getSn_RX_RSR+0x10>
   return val;
}
 8004fe0:	4620      	mov	r0, r4
 8004fe2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08004fe4 <getSn_RxBASE>:
/////////////////////////////////////
// Sn_TXBUF & Sn_RXBUF IO function //
/////////////////////////////////////

uint16_t getSn_RxBASE(uint8_t sn)
{
 8004fe4:	b570      	push	{r4, r5, r6, lr}
 8004fe6:	4606      	mov	r6, r0
   int8_t  i;
   uint16_t rxbase = _WIZCHIP_IO_RXBUF_;
   for(i = 0; i < sn; i++)
 8004fe8:	2500      	movs	r5, #0
   uint16_t rxbase = _WIZCHIP_IO_RXBUF_;
 8004fea:	f44f 4440 	mov.w	r4, #49152	; 0xc000
   for(i = 0; i < sn; i++)
 8004fee:	b268      	sxtb	r0, r5
 8004ff0:	3501      	adds	r5, #1
 8004ff2:	42b0      	cmp	r0, r6
 8004ff4:	db01      	blt.n	8004ffa <getSn_RxBASE+0x16>
      rxbase += getSn_RxMAX(i);
   return rxbase;
}
 8004ff6:	4620      	mov	r0, r4
 8004ff8:	bd70      	pop	{r4, r5, r6, pc}
      rxbase += getSn_RxMAX(i);
 8004ffa:	0200      	lsls	r0, r0, #8
 8004ffc:	f500 4080 	add.w	r0, r0, #16384	; 0x4000
 8005000:	301e      	adds	r0, #30
 8005002:	f7ff ff37 	bl	8004e74 <WIZCHIP_READ>
 8005006:	eb04 2480 	add.w	r4, r4, r0, lsl #10
 800500a:	b2a4      	uxth	r4, r4
 800500c:	e7ef      	b.n	8004fee <getSn_RxBASE+0xa>

0800500e <getSn_TxBASE>:

uint16_t getSn_TxBASE(uint8_t sn)
{
 800500e:	b570      	push	{r4, r5, r6, lr}
 8005010:	4606      	mov	r6, r0
   int8_t  i;
   uint16_t txbase = _WIZCHIP_IO_TXBUF_;
   for(i = 0; i < sn; i++)
 8005012:	2500      	movs	r5, #0
   uint16_t txbase = _WIZCHIP_IO_TXBUF_;
 8005014:	f44f 4400 	mov.w	r4, #32768	; 0x8000
   for(i = 0; i < sn; i++)
 8005018:	b268      	sxtb	r0, r5
 800501a:	3501      	adds	r5, #1
 800501c:	42b0      	cmp	r0, r6
 800501e:	db01      	blt.n	8005024 <getSn_TxBASE+0x16>
      txbase += getSn_TxMAX(i);
   return txbase;
}
 8005020:	4620      	mov	r0, r4
 8005022:	bd70      	pop	{r4, r5, r6, pc}
      txbase += getSn_TxMAX(i);
 8005024:	0200      	lsls	r0, r0, #8
 8005026:	f500 4080 	add.w	r0, r0, #16384	; 0x4000
 800502a:	301f      	adds	r0, #31
 800502c:	f7ff ff22 	bl	8004e74 <WIZCHIP_READ>
 8005030:	eb04 2480 	add.w	r4, r4, r0, lsl #10
 8005034:	b2a4      	uxth	r4, r4
 8005036:	e7ef      	b.n	8005018 <getSn_TxBASE+0xa>

08005038 <wiz_send_data>:
  uint16_t ptr;
  uint16_t size;
  uint16_t dst_mask;
  uint8_t * dst_ptr;

  ptr = getSn_TX_WR(sn);
 8005038:	f100 0340 	add.w	r3, r0, #64	; 0x40
{
 800503c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  ptr = getSn_TX_WR(sn);
 8005040:	ea4f 2903 	mov.w	r9, r3, lsl #8
{
 8005044:	4680      	mov	r8, r0
 8005046:	460e      	mov	r6, r1
 8005048:	4617      	mov	r7, r2
  ptr = getSn_TX_WR(sn);
 800504a:	f109 0a24 	add.w	sl, r9, #36	; 0x24
 800504e:	4650      	mov	r0, sl
 8005050:	f7ff ff10 	bl	8004e74 <WIZCHIP_READ>
 8005054:	f109 0325 	add.w	r3, r9, #37	; 0x25
 8005058:	4605      	mov	r5, r0


  dst_mask = (uint32_t)ptr & getSn_TxMASK(sn);
 800505a:	f109 091f 	add.w	r9, r9, #31
  ptr = getSn_TX_WR(sn);
 800505e:	4618      	mov	r0, r3
 8005060:	9300      	str	r3, [sp, #0]
 8005062:	f7ff ff07 	bl	8004e74 <WIZCHIP_READ>
 8005066:	eb00 2505 	add.w	r5, r0, r5, lsl #8
  dst_mask = (uint32_t)ptr & getSn_TxMASK(sn);
 800506a:	4648      	mov	r0, r9
 800506c:	f7ff ff02 	bl	8004e74 <WIZCHIP_READ>
 8005070:	0284      	lsls	r4, r0, #10
  dst_ptr = (uint8_t*)((uint32_t)getSn_TxBASE(sn) + dst_mask);
 8005072:	4640      	mov	r0, r8
  ptr = getSn_TX_WR(sn);
 8005074:	b2ad      	uxth	r5, r5
  dst_mask = (uint32_t)ptr & getSn_TxMASK(sn);
 8005076:	3c01      	subs	r4, #1
  dst_ptr = (uint8_t*)((uint32_t)getSn_TxBASE(sn) + dst_mask);
 8005078:	f7ff ffc9 	bl	800500e <getSn_TxBASE>
  dst_mask = (uint32_t)ptr & getSn_TxMASK(sn);
 800507c:	402c      	ands	r4, r5
  
  if (dst_mask + len > getSn_TxMAX(sn)) 
 800507e:	19e2      	adds	r2, r4, r7
  dst_ptr = (uint8_t*)((uint32_t)getSn_TxBASE(sn) + dst_mask);
 8005080:	eb00 0b04 	add.w	fp, r0, r4
  if (dst_mask + len > getSn_TxMAX(sn)) 
 8005084:	4648      	mov	r0, r9
 8005086:	9201      	str	r2, [sp, #4]
 8005088:	f7ff fef4 	bl	8004e74 <WIZCHIP_READ>
 800508c:	9a01      	ldr	r2, [sp, #4]
 800508e:	ebb2 2f80 	cmp.w	r2, r0, lsl #10
 8005092:	dd21      	ble.n	80050d8 <wiz_send_data+0xa0>
  {
    size = getSn_TxMAX(sn) - dst_mask;
 8005094:	4648      	mov	r0, r9
 8005096:	f7ff feed 	bl	8004e74 <WIZCHIP_READ>
    WIZCHIP_WRITE_BUF((uint32_t)dst_ptr, wizdata, size);
 800509a:	4631      	mov	r1, r6
    size = getSn_TxMAX(sn) - dst_mask;
 800509c:	ebc4 2480 	rsb	r4, r4, r0, lsl #10
    WIZCHIP_WRITE_BUF((uint32_t)dst_ptr, wizdata, size);
 80050a0:	4658      	mov	r0, fp
    size = getSn_TxMAX(sn) - dst_mask;
 80050a2:	b2a4      	uxth	r4, r4
    WIZCHIP_WRITE_BUF((uint32_t)dst_ptr, wizdata, size);
 80050a4:	4622      	mov	r2, r4
    wizdata += size;
 80050a6:	4426      	add	r6, r4
    size = len - size;
 80050a8:	1b3c      	subs	r4, r7, r4
    WIZCHIP_WRITE_BUF((uint32_t)dst_ptr, wizdata, size);
 80050aa:	f7ff ff03 	bl	8004eb4 <WIZCHIP_WRITE_BUF>
    dst_ptr = (uint8_t*)((uint32_t)getSn_TxBASE(sn));
 80050ae:	4640      	mov	r0, r8
    size = len - size;
 80050b0:	b2a4      	uxth	r4, r4
    dst_ptr = (uint8_t*)((uint32_t)getSn_TxBASE(sn));
 80050b2:	f7ff ffac 	bl	800500e <getSn_TxBASE>
    WIZCHIP_WRITE_BUF((uint32_t)dst_ptr, wizdata, size);
 80050b6:	4631      	mov	r1, r6
 80050b8:	4622      	mov	r2, r4
  else
  {
    WIZCHIP_WRITE_BUF((uint32_t)dst_ptr, wizdata, len);
  }

  ptr += len;
 80050ba:	443d      	add	r5, r7
    WIZCHIP_WRITE_BUF((uint32_t)dst_ptr, wizdata, len);
 80050bc:	f7ff fefa 	bl	8004eb4 <WIZCHIP_WRITE_BUF>

  setSn_TX_WR(sn, ptr);  
 80050c0:	4650      	mov	r0, sl
  ptr += len;
 80050c2:	b2ad      	uxth	r5, r5
  setSn_TX_WR(sn, ptr);  
 80050c4:	0a29      	lsrs	r1, r5, #8
 80050c6:	f7ff feb5 	bl	8004e34 <WIZCHIP_WRITE>
 80050ca:	9800      	ldr	r0, [sp, #0]
 80050cc:	b2e9      	uxtb	r1, r5
}
 80050ce:	b003      	add	sp, #12
 80050d0:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  setSn_TX_WR(sn, ptr);  
 80050d4:	f7ff beae 	b.w	8004e34 <WIZCHIP_WRITE>
    WIZCHIP_WRITE_BUF((uint32_t)dst_ptr, wizdata, len);
 80050d8:	463a      	mov	r2, r7
 80050da:	4631      	mov	r1, r6
 80050dc:	4658      	mov	r0, fp
 80050de:	e7ec      	b.n	80050ba <wiz_send_data+0x82>

080050e0 <wiz_recv_data>:
  uint16_t ptr;
  uint16_t size;
  uint16_t src_mask;
  uint8_t * src_ptr;

  ptr = getSn_RX_RD(sn);
 80050e0:	f100 0340 	add.w	r3, r0, #64	; 0x40
{
 80050e4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  ptr = getSn_RX_RD(sn);
 80050e8:	ea4f 2903 	mov.w	r9, r3, lsl #8
{
 80050ec:	4680      	mov	r8, r0
 80050ee:	460e      	mov	r6, r1
 80050f0:	4617      	mov	r7, r2
  ptr = getSn_RX_RD(sn);
 80050f2:	f109 0a28 	add.w	sl, r9, #40	; 0x28
 80050f6:	4650      	mov	r0, sl
 80050f8:	f7ff febc 	bl	8004e74 <WIZCHIP_READ>
 80050fc:	f109 0329 	add.w	r3, r9, #41	; 0x29
 8005100:	4605      	mov	r5, r0
  
  src_mask = (uint32_t)ptr & getSn_RxMASK(sn);
 8005102:	f109 091e 	add.w	r9, r9, #30
  ptr = getSn_RX_RD(sn);
 8005106:	4618      	mov	r0, r3
 8005108:	9300      	str	r3, [sp, #0]
 800510a:	f7ff feb3 	bl	8004e74 <WIZCHIP_READ>
 800510e:	eb00 2505 	add.w	r5, r0, r5, lsl #8
  src_mask = (uint32_t)ptr & getSn_RxMASK(sn);
 8005112:	4648      	mov	r0, r9
 8005114:	f7ff feae 	bl	8004e74 <WIZCHIP_READ>
 8005118:	0284      	lsls	r4, r0, #10
  src_ptr = (uint8_t *)((uint32_t)getSn_RxBASE(sn) + src_mask);
 800511a:	4640      	mov	r0, r8
  ptr = getSn_RX_RD(sn);
 800511c:	b2ad      	uxth	r5, r5
  src_mask = (uint32_t)ptr & getSn_RxMASK(sn);
 800511e:	3c01      	subs	r4, #1
  src_ptr = (uint8_t *)((uint32_t)getSn_RxBASE(sn) + src_mask);
 8005120:	f7ff ff60 	bl	8004fe4 <getSn_RxBASE>
  src_mask = (uint32_t)ptr & getSn_RxMASK(sn);
 8005124:	402c      	ands	r4, r5
  
  if( (src_mask + len) > getSn_RxMAX(sn) ) 
 8005126:	19e2      	adds	r2, r4, r7
  src_ptr = (uint8_t *)((uint32_t)getSn_RxBASE(sn) + src_mask);
 8005128:	eb00 0b04 	add.w	fp, r0, r4
  if( (src_mask + len) > getSn_RxMAX(sn) ) 
 800512c:	4648      	mov	r0, r9
 800512e:	9201      	str	r2, [sp, #4]
 8005130:	f7ff fea0 	bl	8004e74 <WIZCHIP_READ>
 8005134:	9a01      	ldr	r2, [sp, #4]
 8005136:	ebb2 2f80 	cmp.w	r2, r0, lsl #10
 800513a:	dd21      	ble.n	8005180 <wiz_recv_data+0xa0>
  {
    size = getSn_RxMAX(sn) - src_mask;
 800513c:	4648      	mov	r0, r9
 800513e:	f7ff fe99 	bl	8004e74 <WIZCHIP_READ>
    WIZCHIP_READ_BUF((uint32_t)src_ptr, (uint8_t*)wizdata, size);
 8005142:	4631      	mov	r1, r6
    size = getSn_RxMAX(sn) - src_mask;
 8005144:	ebc4 2480 	rsb	r4, r4, r0, lsl #10
    WIZCHIP_READ_BUF((uint32_t)src_ptr, (uint8_t*)wizdata, size);
 8005148:	4658      	mov	r0, fp
    size = getSn_RxMAX(sn) - src_mask;
 800514a:	b2a4      	uxth	r4, r4
    WIZCHIP_READ_BUF((uint32_t)src_ptr, (uint8_t*)wizdata, size);
 800514c:	4622      	mov	r2, r4
    wizdata += size;
 800514e:	4426      	add	r6, r4
    size = len - size;
 8005150:	1b3c      	subs	r4, r7, r4
    WIZCHIP_READ_BUF((uint32_t)src_ptr, (uint8_t*)wizdata, size);
 8005152:	f7ff fedb 	bl	8004f0c <WIZCHIP_READ_BUF>
    src_ptr = (uint8_t*)((uint32_t)getSn_RxBASE(sn));
 8005156:	4640      	mov	r0, r8
    size = len - size;
 8005158:	b2a4      	uxth	r4, r4
    src_ptr = (uint8_t*)((uint32_t)getSn_RxBASE(sn));
 800515a:	f7ff ff43 	bl	8004fe4 <getSn_RxBASE>
    WIZCHIP_READ_BUF((uint32_t)src_ptr, (uint8_t*)wizdata, size);
 800515e:	4631      	mov	r1, r6
 8005160:	4622      	mov	r2, r4
  else
  {
    WIZCHIP_READ_BUF((uint32_t)src_ptr, (uint8_t*)wizdata, len);
  }
    
  ptr += len;
 8005162:	443d      	add	r5, r7
    WIZCHIP_READ_BUF((uint32_t)src_ptr, (uint8_t*)wizdata, len);
 8005164:	f7ff fed2 	bl	8004f0c <WIZCHIP_READ_BUF>
  
  setSn_RX_RD(sn, ptr);
 8005168:	4650      	mov	r0, sl
  ptr += len;
 800516a:	b2ad      	uxth	r5, r5
  setSn_RX_RD(sn, ptr);
 800516c:	0a29      	lsrs	r1, r5, #8
 800516e:	f7ff fe61 	bl	8004e34 <WIZCHIP_WRITE>
 8005172:	9800      	ldr	r0, [sp, #0]
 8005174:	b2e9      	uxtb	r1, r5
}
 8005176:	b003      	add	sp, #12
 8005178:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  setSn_RX_RD(sn, ptr);
 800517c:	f7ff be5a 	b.w	8004e34 <WIZCHIP_WRITE>
    WIZCHIP_READ_BUF((uint32_t)src_ptr, (uint8_t*)wizdata, len);
 8005180:	463a      	mov	r2, r7
 8005182:	4631      	mov	r1, r6
 8005184:	4658      	mov	r0, fp
 8005186:	e7ec      	b.n	8005162 <wiz_recv_data+0x82>

08005188 <wizchip_cris_exit>:
 * @brief Default function to disable interrupt.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void 	  wizchip_cris_exit(void)          {};
void 	  wizchip_cris_exit(void)          {}
 8005188:	4770      	bx	lr
	...

0800518c <wizchip_cs_select>:
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void 	wizchip_cs_select(void)            {};
void 	wizchip_cs_select(void)            {
	PIN_nCS1(RESET);
 800518c:	2200      	movs	r2, #0
 800518e:	2140      	movs	r1, #64	; 0x40
 8005190:	4801      	ldr	r0, [pc, #4]	; (8005198 <wizchip_cs_select+0xc>)
 8005192:	f7fc b867 	b.w	8001264 <HAL_GPIO_WritePin>
 8005196:	bf00      	nop
 8005198:	58020400 	.word	0x58020400

0800519c <wizchip_cs_deselect>:
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void 	wizchip_cs_deselect(void)          {};
void 	wizchip_cs_deselect(void)          {
	PIN_nCS1(SET);
 800519c:	2201      	movs	r2, #1
 800519e:	2140      	movs	r1, #64	; 0x40
 80051a0:	4801      	ldr	r0, [pc, #4]	; (80051a8 <wizchip_cs_deselect+0xc>)
 80051a2:	f7fc b85f 	b.w	8001264 <HAL_GPIO_WritePin>
 80051a6:	bf00      	nop
 80051a8:	58020400 	.word	0x58020400

080051ac <wizchip_spi_writebyte>:
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void 	wizchip_spi_writebyte(uint8_t wb) {};
void 	wizchip_spi_writebyte(uint8_t wb)
{
 80051ac:	b507      	push	{r0, r1, r2, lr}
 80051ae:	a902      	add	r1, sp, #8
	HAL_SPI_Transmit(&hspi3, &wb, 1, 20);
 80051b0:	2314      	movs	r3, #20
 80051b2:	2201      	movs	r2, #1
{
 80051b4:	f801 0d01 	strb.w	r0, [r1, #-1]!
	HAL_SPI_Transmit(&hspi3, &wb, 1, 20);
 80051b8:	4802      	ldr	r0, [pc, #8]	; (80051c4 <wizchip_spi_writebyte+0x18>)
 80051ba:	f7fd fc33 	bl	8002a24 <HAL_SPI_Transmit>
}
 80051be:	b003      	add	sp, #12
 80051c0:	f85d fb04 	ldr.w	pc, [sp], #4
 80051c4:	20003e68 	.word	0x20003e68

080051c8 <wizchip_spi_readbyte>:
{
 80051c8:	b507      	push	{r0, r1, r2, lr}
	HAL_SPI_Receive(&hspi3,&buf,1,20);
 80051ca:	2314      	movs	r3, #20
 80051cc:	2201      	movs	r2, #1
 80051ce:	f10d 0107 	add.w	r1, sp, #7
 80051d2:	4804      	ldr	r0, [pc, #16]	; (80051e4 <wizchip_spi_readbyte+0x1c>)
 80051d4:	f7fd fee1 	bl	8002f9a <HAL_SPI_Receive>
}
 80051d8:	f89d 0007 	ldrb.w	r0, [sp, #7]
 80051dc:	b003      	add	sp, #12
 80051de:	f85d fb04 	ldr.w	pc, [sp], #4
 80051e2:	bf00      	nop
 80051e4:	20003e68 	.word	0x20003e68

080051e8 <wizchip_cris_enter>:
 80051e8:	4770      	bx	lr

080051ea <fobos_eth_protocol_send>:
	  vTaskDelay(5);
  /* USER CODE END 5 */
}
}

void fobos_eth_protocol_send(uint8_t CMD, uint8_t bytes_in_packet_N, fobos_protocol_buf_u *fobos_eth_buf){//   [0]=0!
 80051ea:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80051ee:	4614      	mov	r4, r2
 80051f0:	460d      	mov	r5, r1
 80051f2:	1c97      	adds	r7, r2, #2
	fobos_eth_buf->fobos_protocol_buf_t.CMD = CMD;
	fobos_eth_buf->fobos_protocol_buf_t.bytes_in_packet_N = bytes_in_packet_N;
	for(int i=0; i<bytes_in_packet_N; i++)
 80051f4:	2600      	movs	r6, #0
	fobos_eth_buf->fobos_protocol_buf_t.data[i] = (uint8_t)(rand()%7);
 80051f6:	f04f 0807 	mov.w	r8, #7
	fobos_eth_buf->fobos_protocol_buf_t.CMD = CMD;
 80051fa:	7010      	strb	r0, [r2, #0]
	fobos_eth_buf->fobos_protocol_buf_t.bytes_in_packet_N = bytes_in_packet_N;
 80051fc:	7061      	strb	r1, [r4, #1]
	for(int i=0; i<bytes_in_packet_N; i++)
 80051fe:	42ae      	cmp	r6, r5
 8005200:	db07      	blt.n	8005212 <fobos_eth_protocol_send+0x28>
	fobos_eth_buf->fobos_protocol_buf_t.data[0]=0;//!!!@@@###
 8005202:	2000      	movs	r0, #0
	send(SOCKET0,fobos_eth_buf->data_to_transmit,bytes_in_packet_N+2);
 8005204:	1caa      	adds	r2, r5, #2
 8005206:	4621      	mov	r1, r4
	fobos_eth_buf->fobos_protocol_buf_t.data[0]=0;//!!!@@@###
 8005208:	70a0      	strb	r0, [r4, #2]
}
 800520a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
	send(SOCKET0,fobos_eth_buf->data_to_transmit,bytes_in_packet_N+2);
 800520e:	f7ff bce7 	b.w	8004be0 <send>
	fobos_eth_buf->fobos_protocol_buf_t.data[i] = (uint8_t)(rand()%7);
 8005212:	f000 fd61 	bl	8005cd8 <rand>
	for(int i=0; i<bytes_in_packet_N; i++)
 8005216:	3601      	adds	r6, #1
	fobos_eth_buf->fobos_protocol_buf_t.data[i] = (uint8_t)(rand()%7);
 8005218:	fb90 f3f8 	sdiv	r3, r0, r8
 800521c:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 8005220:	1ac0      	subs	r0, r0, r3
 8005222:	f807 0b01 	strb.w	r0, [r7], #1
 8005226:	e7ea      	b.n	80051fe <fobos_eth_protocol_send+0x14>

08005228 <confirmation>:
			setRTR(timeout_period);
		break;
	}
}

uint8_t confirmation(fobos_protocol_buf_u *fobos_eth_buf, uint8_t *data_for_copy){
 8005228:	b510      	push	{r4, lr}
	if(fobos_eth_buf->fobos_protocol_buf_t.bytes_in_packet_N == 4)
 800522a:	7842      	ldrb	r2, [r0, #1]
uint8_t confirmation(fobos_protocol_buf_u *fobos_eth_buf, uint8_t *data_for_copy){
 800522c:	4603      	mov	r3, r0
	if(fobos_eth_buf->fobos_protocol_buf_t.bytes_in_packet_N == 4)
 800522e:	2a04      	cmp	r2, #4
 8005230:	d10c      	bne.n	800524c <confirmation+0x24>
 8005232:	f8d0 2002 	ldr.w	r2, [r0, #2]
	{
		memcpy(data_for_copy,
 8005236:	600a      	str	r2, [r1, #0]
					|| fobos_eth_buf->fobos_protocol_buf_t.CMD == FOBOS_CHANGE_TIMEOUT)){
				*data_for_copy = fobos_eth_buf->fobos_protocol_buf_t.data[1];
				*(data_for_copy + 1) = fobos_eth_buf->fobos_protocol_buf_t.data[0];

				fobos_eth_buf->fobos_protocol_buf_t.data[0] = FOBOS_ETH_ERR_NO;
				fobos_eth_buf->fobos_protocol_buf_t.bytes_in_packet_N = 1;
 8005238:	2401      	movs	r4, #1
				fobos_eth_buf->fobos_protocol_buf_t.data[0] = FOBOS_ETH_ERR_NO;
 800523a:	2000      	movs	r0, #0

				send(SOCKET0,
 800523c:	2203      	movs	r2, #3
 800523e:	4619      	mov	r1, r3
				fobos_eth_buf->fobos_protocol_buf_t.data[0] = FOBOS_ETH_ERR_NO;
 8005240:	7098      	strb	r0, [r3, #2]
				fobos_eth_buf->fobos_protocol_buf_t.bytes_in_packet_N = 1;
 8005242:	705c      	strb	r4, [r3, #1]
				send(SOCKET0,
 8005244:	f7ff fccc 	bl	8004be0 <send>
 8005248:	4620      	mov	r0, r4
 800524a:	bd10      	pop	{r4, pc}
	else if(fobos_eth_buf->fobos_protocol_buf_t.bytes_in_packet_N == 2
 800524c:	2a02      	cmp	r2, #2
 800524e:	d109      	bne.n	8005264 <confirmation+0x3c>
			&& (fobos_eth_buf->fobos_protocol_buf_t.CMD == FOBOS_ETH_CHANGE_PORT
 8005250:	7802      	ldrb	r2, [r0, #0]
 8005252:	2a03      	cmp	r2, #3
 8005254:	d001      	beq.n	800525a <confirmation+0x32>
					|| fobos_eth_buf->fobos_protocol_buf_t.CMD == FOBOS_CHANGE_TIMEOUT)){
 8005256:	2a05      	cmp	r2, #5
 8005258:	d104      	bne.n	8005264 <confirmation+0x3c>
				*data_for_copy = fobos_eth_buf->fobos_protocol_buf_t.data[1];
 800525a:	78da      	ldrb	r2, [r3, #3]
 800525c:	700a      	strb	r2, [r1, #0]
				*(data_for_copy + 1) = fobos_eth_buf->fobos_protocol_buf_t.data[0];
 800525e:	789a      	ldrb	r2, [r3, #2]
 8005260:	704a      	strb	r2, [r1, #1]
 8005262:	e7e9      	b.n	8005238 <confirmation+0x10>
					fobos_eth_buf->fobos_protocol_buf_t.bytes_in_packet_N+2);
				return 1;
	}
	else
	{
		fobos_eth_buf->fobos_protocol_buf_t.data[0] = FOBOS_ETH_ERR_PA;
 8005264:	2204      	movs	r2, #4
		fobos_eth_buf->fobos_protocol_buf_t.bytes_in_packet_N = 1;
		send(SOCKET0,
 8005266:	4619      	mov	r1, r3
 8005268:	2000      	movs	r0, #0
		fobos_eth_buf->fobos_protocol_buf_t.data[0] = FOBOS_ETH_ERR_PA;
 800526a:	709a      	strb	r2, [r3, #2]
		fobos_eth_buf->fobos_protocol_buf_t.bytes_in_packet_N = 1;
 800526c:	2201      	movs	r2, #1
 800526e:	705a      	strb	r2, [r3, #1]
		send(SOCKET0,
 8005270:	2203      	movs	r2, #3
 8005272:	f7ff fcb5 	bl	8004be0 <send>
			fobos_eth_buf->data_to_transmit,
			fobos_eth_buf->fobos_protocol_buf_t.bytes_in_packet_N+2);
		return 0;
 8005276:	2000      	movs	r0, #0
	}
}
 8005278:	bd10      	pop	{r4, pc}
	...

0800527c <eth_cmds_analysis>:
void eth_cmds_analysis(fobos_protocol_buf_u *fobos_eth_buf){
 800527c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	switch(fobos_eth_buf->fobos_protocol_buf_t.CMD)
 8005280:	7803      	ldrb	r3, [r0, #0]
void eth_cmds_analysis(fobos_protocol_buf_u *fobos_eth_buf){
 8005282:	b08a      	sub	sp, #40	; 0x28
 8005284:	4604      	mov	r4, r0
	switch(fobos_eth_buf->fobos_protocol_buf_t.CMD)
 8005286:	2b1e      	cmp	r3, #30
 8005288:	d817      	bhi.n	80052ba <eth_cmds_analysis+0x3e>
 800528a:	e8df f003 	tbb	[pc, r3]
 800528e:	5f10      	.short	0x5f10
 8005290:	7616746a 	.word	0x7616746a
 8005294:	16161619 	.word	0x16161619
 8005298:	2d29251f 	.word	0x2d29251f
 800529c:	1616163d 	.word	0x1616163d
 80052a0:	35311616 	.word	0x35311616
 80052a4:	16161616 	.word	0x16161616
 80052a8:	16161616 	.word	0x16161616
 80052ac:	39          	.byte	0x39
 80052ad:	00          	.byte	0x00
			send(SOCKET0, fobos_eth_buf->data_to_transmit, fobos_eth_buf->fobos_protocol_buf_t.bytes_in_packet_N+2);
 80052ae:	7842      	ldrb	r2, [r0, #1]
 80052b0:	3202      	adds	r2, #2
 80052b2:	4621      	mov	r1, r4
 80052b4:	2000      	movs	r0, #0
 80052b6:	f7ff fc93 	bl	8004be0 <send>
}
 80052ba:	b00a      	add	sp, #40	; 0x28
 80052bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		fobos_eth_protocol_send(FOBOS_ETH_RST, 1, fobos_eth_buf);
 80052c0:	4602      	mov	r2, r0
 80052c2:	2101      	movs	r1, #1
 80052c4:	2006      	movs	r0, #6
 80052c6:	f7ff ff90 	bl	80051ea <fobos_eth_protocol_send>
 80052ca:	e7fe      	b.n	80052ca <eth_cmds_analysis+0x4e>
		fobos_eth_protocol_send(FOBOS_SENSORS_STATE, 4, fobos_eth_buf);
 80052cc:	4602      	mov	r2, r0
 80052ce:	2104      	movs	r1, #4
 80052d0:	200a      	movs	r0, #10
		fobos_eth_protocol_send(FOBOS_GENERATOR_STATE, 2, fobos_eth_buf);
 80052d2:	f7ff ff8a 	bl	80051ea <fobos_eth_protocol_send>
		break;
 80052d6:	e7f0      	b.n	80052ba <eth_cmds_analysis+0x3e>
		fobos_eth_protocol_send(FOBOS_GENERATOR_STATE, 2, fobos_eth_buf);
 80052d8:	4602      	mov	r2, r0
 80052da:	2102      	movs	r1, #2
 80052dc:	200b      	movs	r0, #11
 80052de:	e7f8      	b.n	80052d2 <eth_cmds_analysis+0x56>
		fobos_eth_protocol_send(FOBOS_SERVOMOTOR_PLACEMENT, 4, fobos_eth_buf);
 80052e0:	4602      	mov	r2, r0
 80052e2:	2104      	movs	r1, #4
 80052e4:	200c      	movs	r0, #12
 80052e6:	e7f4      	b.n	80052d2 <eth_cmds_analysis+0x56>
		fobos_eth_protocol_send(FOBOS_STATEMENT, 2, fobos_eth_buf);
 80052e8:	4602      	mov	r2, r0
 80052ea:	2102      	movs	r1, #2
 80052ec:	200d      	movs	r0, #13
 80052ee:	e7f0      	b.n	80052d2 <eth_cmds_analysis+0x56>
		fobos_eth_protocol_send(FOBOS_CMD_BASING_SERVO, 1, fobos_eth_buf);
 80052f0:	4602      	mov	r2, r0
 80052f2:	2101      	movs	r1, #1
 80052f4:	2014      	movs	r0, #20
 80052f6:	e7ec      	b.n	80052d2 <eth_cmds_analysis+0x56>
		fobos_eth_protocol_send(FOBOS_CMD_WORK, 1, fobos_eth_buf);
 80052f8:	4602      	mov	r2, r0
 80052fa:	2101      	movs	r1, #1
 80052fc:	2015      	movs	r0, #21
 80052fe:	e7e8      	b.n	80052d2 <eth_cmds_analysis+0x56>
		fobos_eth_protocol_send(FOBOS_CMD_BARRIER, 2, fobos_eth_buf);
 8005300:	4602      	mov	r2, r0
 8005302:	2102      	movs	r1, #2
 8005304:	201e      	movs	r0, #30
 8005306:	e7e4      	b.n	80052d2 <eth_cmds_analysis+0x56>
		char string_data[] = {"Fobos embedded software version 0.1"};
 8005308:	4b23      	ldr	r3, [pc, #140]	; (8005398 <eth_cmds_analysis+0x11c>)
 800530a:	aa01      	add	r2, sp, #4
 800530c:	f103 0620 	add.w	r6, r3, #32
 8005310:	4690      	mov	r8, r2
 8005312:	6818      	ldr	r0, [r3, #0]
 8005314:	3308      	adds	r3, #8
 8005316:	f853 1c04 	ldr.w	r1, [r3, #-4]
 800531a:	4615      	mov	r5, r2
 800531c:	42b3      	cmp	r3, r6
 800531e:	c503      	stmia	r5!, {r0, r1}
 8005320:	462a      	mov	r2, r5
 8005322:	d1f6      	bne.n	8005312 <eth_cmds_analysis+0x96>
 8005324:	6818      	ldr	r0, [r3, #0]
		fobos_eth_buf->fobos_protocol_buf_t.data[0] = FOBOS_ETH_ERR_NO;
 8005326:	2600      	movs	r6, #0
		char string_data[] = {"Fobos embedded software version 0.1"};
 8005328:	6028      	str	r0, [r5, #0]
		int length = strlen(string_data)+1;
 800532a:	4640      	mov	r0, r8
 800532c:	f7fa ffd8 	bl	80002e0 <strlen>
		fobos_eth_buf->fobos_protocol_buf_t.CMD = FOBOS_EMB_SOFT_VER;
 8005330:	230e      	movs	r3, #14
		int length = strlen(string_data)+1;
 8005332:	1c47      	adds	r7, r0, #1
 8005334:	4605      	mov	r5, r0
		fobos_eth_buf->fobos_protocol_buf_t.CMD = FOBOS_EMB_SOFT_VER;
 8005336:	7023      	strb	r3, [r4, #0]
		memcpy(fobos_eth_buf->fobos_protocol_buf_t.data+1, string_data, length);
 8005338:	4641      	mov	r1, r8
 800533a:	463a      	mov	r2, r7
		fobos_eth_buf->fobos_protocol_buf_t.data[0] = FOBOS_ETH_ERR_NO;
 800533c:	70a6      	strb	r6, [r4, #2]
		memcpy(fobos_eth_buf->fobos_protocol_buf_t.data+1, string_data, length);
 800533e:	1ce0      	adds	r0, r4, #3
 8005340:	f000 fcb6 	bl	8005cb0 <memcpy>
		send(SOCKET0,fobos_eth_buf->data_to_transmit,length+2);
 8005344:	1cea      	adds	r2, r5, #3
		fobos_eth_buf->fobos_protocol_buf_t.bytes_in_packet_N = length;
 8005346:	7067      	strb	r7, [r4, #1]
		send(SOCKET0,fobos_eth_buf->data_to_transmit,length+2);
 8005348:	b292      	uxth	r2, r2
 800534a:	e7b2      	b.n	80052b2 <eth_cmds_analysis+0x36>
		if(confirmation(fobos_eth_buf, ip_source_adr))
 800534c:	4913      	ldr	r1, [pc, #76]	; (800539c <eth_cmds_analysis+0x120>)
 800534e:	f7ff ff6b 	bl	8005228 <confirmation>
 8005352:	2800      	cmp	r0, #0
 8005354:	d0b1      	beq.n	80052ba <eth_cmds_analysis+0x3e>
			setSIPR(ip_source_adr);
 8005356:	2204      	movs	r2, #4
 8005358:	4910      	ldr	r1, [pc, #64]	; (800539c <eth_cmds_analysis+0x120>)
 800535a:	200f      	movs	r0, #15
			setSUBR(subnet_mask_adr);
 800535c:	f7ff fdaa 	bl	8004eb4 <WIZCHIP_WRITE_BUF>
 8005360:	e7ab      	b.n	80052ba <eth_cmds_analysis+0x3e>
		if(confirmation(fobos_eth_buf, subnet_mask_adr))
 8005362:	490f      	ldr	r1, [pc, #60]	; (80053a0 <eth_cmds_analysis+0x124>)
 8005364:	4620      	mov	r0, r4
 8005366:	f7ff ff5f 	bl	8005228 <confirmation>
 800536a:	2800      	cmp	r0, #0
 800536c:	d0a5      	beq.n	80052ba <eth_cmds_analysis+0x3e>
			setSUBR(subnet_mask_adr);
 800536e:	2204      	movs	r2, #4
 8005370:	490b      	ldr	r1, [pc, #44]	; (80053a0 <eth_cmds_analysis+0x124>)
 8005372:	2005      	movs	r0, #5
 8005374:	e7f2      	b.n	800535c <eth_cmds_analysis+0xe0>
		if(confirmation(fobos_eth_buf, &socket_port))
 8005376:	490b      	ldr	r1, [pc, #44]	; (80053a4 <eth_cmds_analysis+0x128>)
 8005378:	e7f4      	b.n	8005364 <eth_cmds_analysis+0xe8>
		if(confirmation(fobos_eth_buf, &timeout_period))
 800537a:	4d0b      	ldr	r5, [pc, #44]	; (80053a8 <eth_cmds_analysis+0x12c>)
 800537c:	4629      	mov	r1, r5
 800537e:	f7ff ff53 	bl	8005228 <confirmation>
 8005382:	2800      	cmp	r0, #0
 8005384:	d099      	beq.n	80052ba <eth_cmds_analysis+0x3e>
			setRTR(timeout_period);
 8005386:	7869      	ldrb	r1, [r5, #1]
 8005388:	2017      	movs	r0, #23
 800538a:	f7ff fd53 	bl	8004e34 <WIZCHIP_WRITE>
 800538e:	7829      	ldrb	r1, [r5, #0]
 8005390:	2018      	movs	r0, #24
 8005392:	f7ff fd4f 	bl	8004e34 <WIZCHIP_WRITE>
}
 8005396:	e790      	b.n	80052ba <eth_cmds_analysis+0x3e>
 8005398:	08005f05 	.word	0x08005f05
 800539c:	20000038 	.word	0x20000038
 80053a0:	2000003e 	.word	0x2000003e
 80053a4:	2000003c 	.word	0x2000003c
 80053a8:	20000044 	.word	0x20000044

080053ac <EthernetTask_func>:
{
 80053ac:	b580      	push	{r7, lr}
	PIN_PWDN(RESET);
 80053ae:	2200      	movs	r2, #0
{
 80053b0:	b0c2      	sub	sp, #264	; 0x108
	PIN_PWDN(RESET);
 80053b2:	2104      	movs	r1, #4
 80053b4:	4839      	ldr	r0, [pc, #228]	; (800549c <EthernetTask_func+0xf0>)
 80053b6:	f7fb ff55 	bl	8001264 <HAL_GPIO_WritePin>
	PIN_nRESET(SET);
 80053ba:	2201      	movs	r2, #1
 80053bc:	2110      	movs	r1, #16
 80053be:	4837      	ldr	r0, [pc, #220]	; (800549c <EthernetTask_func+0xf0>)
 80053c0:	f7fb ff50 	bl	8001264 <HAL_GPIO_WritePin>
	PIN_nCS1(SET);
 80053c4:	2201      	movs	r2, #1
 80053c6:	2140      	movs	r1, #64	; 0x40
 80053c8:	4835      	ldr	r0, [pc, #212]	; (80054a0 <EthernetTask_func+0xf4>)
 80053ca:	f7fb ff4b 	bl	8001264 <HAL_GPIO_WritePin>
	vTaskDelay(300);
 80053ce:	f44f 7096 	mov.w	r0, #300	; 0x12c
 80053d2:	f7ff fa1f 	bl	8004814 <vTaskDelay>
	setRTR(timeout_period);
 80053d6:	4c33      	ldr	r4, [pc, #204]	; (80054a4 <EthernetTask_func+0xf8>)
	setSUBR(subnet_mask_adr);
 80053d8:	2204      	movs	r2, #4
 80053da:	4933      	ldr	r1, [pc, #204]	; (80054a8 <EthernetTask_func+0xfc>)
 80053dc:	2005      	movs	r0, #5
	  HAL_IWDG_Refresh(&hiwdg1);
 80053de:	4e33      	ldr	r6, [pc, #204]	; (80054ac <EthernetTask_func+0x100>)
	setSUBR(subnet_mask_adr);
 80053e0:	f7ff fd68 	bl	8004eb4 <WIZCHIP_WRITE_BUF>
	setSIPR(ip_source_adr);
 80053e4:	2204      	movs	r2, #4
 80053e6:	4932      	ldr	r1, [pc, #200]	; (80054b0 <EthernetTask_func+0x104>)
 80053e8:	200f      	movs	r0, #15
 80053ea:	f7ff fd63 	bl	8004eb4 <WIZCHIP_WRITE_BUF>
	  if(!PIN_nINT){
 80053ee:	4d2b      	ldr	r5, [pc, #172]	; (800549c <EthernetTask_func+0xf0>)
	setRTR(timeout_period);
 80053f0:	7861      	ldrb	r1, [r4, #1]
 80053f2:	2017      	movs	r0, #23
		  LED_VD1(SET);
 80053f4:	4f2a      	ldr	r7, [pc, #168]	; (80054a0 <EthernetTask_func+0xf4>)
	setRTR(timeout_period);
 80053f6:	f7ff fd1d 	bl	8004e34 <WIZCHIP_WRITE>
 80053fa:	7821      	ldrb	r1, [r4, #0]
 80053fc:	2018      	movs	r0, #24
 80053fe:	f7ff fd19 	bl	8004e34 <WIZCHIP_WRITE>
	  HAL_IWDG_Refresh(&hiwdg1);
 8005402:	4630      	mov	r0, r6
 8005404:	f7fb ff73 	bl	80012ee <HAL_IWDG_Refresh>
	  if(!PIN_nINT){
 8005408:	2180      	movs	r1, #128	; 0x80
 800540a:	4628      	mov	r0, r5
 800540c:	f7fb ff24 	bl	8001258 <HAL_GPIO_ReadPin>
 8005410:	4604      	mov	r4, r0
 8005412:	b980      	cbnz	r0, 8005436 <EthernetTask_func+0x8a>
		  LED_VD1(SET);
 8005414:	2180      	movs	r1, #128	; 0x80
 8005416:	2201      	movs	r2, #1
 8005418:	4638      	mov	r0, r7
 800541a:	f7fb ff23 	bl	8001264 <HAL_GPIO_WritePin>
		  disconnect(SOCKET0);
 800541e:	4620      	mov	r0, r4
 8005420:	f7ff fb9c 	bl	8004b5c <disconnect>
		  setSn_IR(SOCKET0, getSn_IR(SOCKET0));
 8005424:	f244 0002 	movw	r0, #16386	; 0x4002
 8005428:	f7ff fd24 	bl	8004e74 <WIZCHIP_READ>
 800542c:	4601      	mov	r1, r0
 800542e:	f244 0002 	movw	r0, #16386	; 0x4002
 8005432:	f7ff fcff 	bl	8004e34 <WIZCHIP_WRITE>
	  switch (getSn_SR(SOCKET0)){
 8005436:	f244 0003 	movw	r0, #16387	; 0x4003
 800543a:	f7ff fd1b 	bl	8004e74 <WIZCHIP_READ>
 800543e:	2813      	cmp	r0, #19
 8005440:	d028      	beq.n	8005494 <EthernetTask_func+0xe8>
 8005442:	d804      	bhi.n	800544e <EthernetTask_func+0xa2>
 8005444:	b1f8      	cbz	r0, 8005486 <EthernetTask_func+0xda>
	  vTaskDelay(5);
 8005446:	2005      	movs	r0, #5
 8005448:	f7ff f9e4 	bl	8004814 <vTaskDelay>
	  HAL_IWDG_Refresh(&hiwdg1);
 800544c:	e7d9      	b.n	8005402 <EthernetTask_func+0x56>
	  switch (getSn_SR(SOCKET0)){
 800544e:	2817      	cmp	r0, #23
 8005450:	d00a      	beq.n	8005468 <EthernetTask_func+0xbc>
 8005452:	281c      	cmp	r0, #28
 8005454:	d1f7      	bne.n	8005446 <EthernetTask_func+0x9a>
		  disconnect(SOCKET0);
 8005456:	2000      	movs	r0, #0
 8005458:	f7ff fb80 	bl	8004b5c <disconnect>
		  LED_VD2(RESET);
 800545c:	2200      	movs	r2, #0
 800545e:	2102      	movs	r1, #2
 8005460:	4628      	mov	r0, r5
 8005462:	f7fb feff 	bl	8001264 <HAL_GPIO_WritePin>
		  break;
 8005466:	e7ee      	b.n	8005446 <EthernetTask_func+0x9a>
		  LED_VD2(SET);
 8005468:	4628      	mov	r0, r5
 800546a:	2201      	movs	r2, #1
 800546c:	2102      	movs	r1, #2
 800546e:	f7fb fef9 	bl	8001264 <HAL_GPIO_WritePin>
			recv(SOCKET0,fobos_eth_buf.data_to_transmit, 258);
 8005472:	f44f 7281 	mov.w	r2, #258	; 0x102
 8005476:	a901      	add	r1, sp, #4
 8005478:	2000      	movs	r0, #0
 800547a:	f7ff fc6b 	bl	8004d54 <recv>
			eth_cmds_analysis(&fobos_eth_buf);
 800547e:	a801      	add	r0, sp, #4
 8005480:	f7ff fefc 	bl	800527c <eth_cmds_analysis>
		  break;
 8005484:	e7df      	b.n	8005446 <EthernetTask_func+0x9a>
		  socket(SOCKET0,Sn_MR_TCP,socket_port,0x00);
 8005486:	4a0b      	ldr	r2, [pc, #44]	; (80054b4 <EthernetTask_func+0x108>)
 8005488:	4603      	mov	r3, r0
 800548a:	2101      	movs	r1, #1
 800548c:	8812      	ldrh	r2, [r2, #0]
 800548e:	f7ff faa7 	bl	80049e0 <socket>
 8005492:	e7e3      	b.n	800545c <EthernetTask_func+0xb0>
		  listen(SOCKET0);
 8005494:	2000      	movs	r0, #0
 8005496:	f7ff fb2d 	bl	8004af4 <listen>
 800549a:	e7df      	b.n	800545c <EthernetTask_func+0xb0>
 800549c:	58020c00 	.word	0x58020c00
 80054a0:	58020400 	.word	0x58020400
 80054a4:	20000044 	.word	0x20000044
 80054a8:	2000003e 	.word	0x2000003e
 80054ac:	20003e58 	.word	0x20003e58
 80054b0:	20000038 	.word	0x20000038
 80054b4:	2000003c 	.word	0x2000003c

080054b8 <DigIOTask_func>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_DigIOTask_func */
void DigIOTask_func(void const * argument)
{
 80054b8:	b508      	push	{r3, lr}
  /* USER CODE BEGIN DigIOTask_func */
	vTaskDelay(250);
 80054ba:	20fa      	movs	r0, #250	; 0xfa
 80054bc:	f7ff f9aa 	bl	8004814 <vTaskDelay>
	LED_VD5(SET);
 80054c0:	2201      	movs	r2, #1
 80054c2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80054c6:	4809      	ldr	r0, [pc, #36]	; (80054ec <DigIOTask_func+0x34>)
 80054c8:	f7fb fecc 	bl	8001264 <HAL_GPIO_WritePin>
	LED_VD6(SET);
 80054cc:	2201      	movs	r2, #1
 80054ce:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80054d2:	4806      	ldr	r0, [pc, #24]	; (80054ec <DigIOTask_func+0x34>)
 80054d4:	f7fb fec6 	bl	8001264 <HAL_GPIO_WritePin>
	LED_VD7(SET);
 80054d8:	2201      	movs	r2, #1
 80054da:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80054de:	4803      	ldr	r0, [pc, #12]	; (80054ec <DigIOTask_func+0x34>)
 80054e0:	f7fb fec0 	bl	8001264 <HAL_GPIO_WritePin>
  /* Infinite loop */
  for(;;)
  {
	  //HAL_IWDG_Refresh(&hiwdg1);
    osDelay(1);
 80054e4:	2001      	movs	r0, #1
 80054e6:	f7fe fc82 	bl	8003dee <osDelay>
 80054ea:	e7fb      	b.n	80054e4 <DigIOTask_func+0x2c>
 80054ec:	58020800 	.word	0x58020800

080054f0 <SystemClock_Config>:
{
 80054f0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80054f2:	b0cd      	sub	sp, #308	; 0x134
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80054f4:	224c      	movs	r2, #76	; 0x4c
 80054f6:	2100      	movs	r1, #0
 80054f8:	a80a      	add	r0, sp, #40	; 0x28
 80054fa:	f000 fbe4 	bl	8005cc6 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80054fe:	2220      	movs	r2, #32
 8005500:	2100      	movs	r1, #0
 8005502:	a802      	add	r0, sp, #8
 8005504:	f000 fbdf 	bl	8005cc6 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8005508:	22bc      	movs	r2, #188	; 0xbc
 800550a:	2100      	movs	r1, #0
 800550c:	a81d      	add	r0, sp, #116	; 0x74
 800550e:	f000 fbda 	bl	8005cc6 <memset>
  MODIFY_REG(PWR->CR3, PWR_CR3_SCUEN, 0);
 8005512:	4b31      	ldr	r3, [pc, #196]	; (80055d8 <SystemClock_Config+0xe8>)
 8005514:	68da      	ldr	r2, [r3, #12]
 8005516:	f022 0204 	bic.w	r2, r2, #4
 800551a:	60da      	str	r2, [r3, #12]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 800551c:	2200      	movs	r2, #0
 800551e:	9201      	str	r2, [sp, #4]
 8005520:	699a      	ldr	r2, [r3, #24]
 8005522:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 8005526:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800552a:	619a      	str	r2, [r3, #24]
 800552c:	699a      	ldr	r2, [r3, #24]
 800552e:	f402 4240 	and.w	r2, r2, #49152	; 0xc000
 8005532:	9201      	str	r2, [sp, #4]
 8005534:	9a01      	ldr	r2, [sp, #4]
  while ((PWR->D3CR & (PWR_D3CR_VOSRDY)) != PWR_D3CR_VOSRDY) 
 8005536:	699a      	ldr	r2, [r3, #24]
 8005538:	0492      	lsls	r2, r2, #18
 800553a:	d5fc      	bpl.n	8005536 <SystemClock_Config+0x46>
  __HAL_RCC_PLL_PLLSOURCE_CONFIG(RCC_PLLSOURCE_HSE);
 800553c:	4a27      	ldr	r2, [pc, #156]	; (80055dc <SystemClock_Config+0xec>)
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 800553e:	2400      	movs	r4, #0
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8005540:	2502      	movs	r5, #2
  RCC_OscInitStruct.PLL.PLLQ = 8;
 8005542:	2608      	movs	r6, #8
  __HAL_RCC_PLL_PLLSOURCE_CONFIG(RCC_PLLSOURCE_HSE);
 8005544:	6a93      	ldr	r3, [r2, #40]	; 0x28
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8005546:	2701      	movs	r7, #1
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8005548:	a80a      	add	r0, sp, #40	; 0x28
  __HAL_RCC_PLL_PLLSOURCE_CONFIG(RCC_PLLSOURCE_HSE);
 800554a:	f023 0303 	bic.w	r3, r3, #3
 800554e:	f043 0302 	orr.w	r3, r3, #2
 8005552:	6293      	str	r3, [r2, #40]	; 0x28
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 8005554:	2309      	movs	r3, #9
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8005556:	970f      	str	r7, [sp, #60]	; 0x3c
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 8005558:	930a      	str	r3, [sp, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800555a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800555e:	9513      	str	r5, [sp, #76]	; 0x4c
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8005560:	930b      	str	r3, [sp, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLM = 5;
 8005562:	2305      	movs	r3, #5
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8005564:	9514      	str	r5, [sp, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLM = 5;
 8005566:	9315      	str	r3, [sp, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLN = 72;
 8005568:	2348      	movs	r3, #72	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 8;
 800556a:	9618      	str	r6, [sp, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLN = 72;
 800556c:	9316      	str	r3, [sp, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLP = 4;
 800556e:	2304      	movs	r3, #4
  RCC_OscInitStruct.PLL.PLLR = 2;
 8005570:	9519      	str	r5, [sp, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLP = 4;
 8005572:	9317      	str	r3, [sp, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_2;
 8005574:	961a      	str	r6, [sp, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8005576:	941b      	str	r4, [sp, #108]	; 0x6c
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8005578:	941c      	str	r4, [sp, #112]	; 0x70
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800557a:	f7fb febf 	bl	80012fc <HAL_RCC_OscConfig>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800557e:	233f      	movs	r3, #63	; 0x3f
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8005580:	2240      	movs	r2, #64	; 0x40
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8005582:	4639      	mov	r1, r7
 8005584:	eb0d 0006 	add.w	r0, sp, r6
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8005588:	9302      	str	r3, [sp, #8]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800558a:	2303      	movs	r3, #3
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 800558c:	9207      	str	r2, [sp, #28]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV8;
 800558e:	f44f 62c0 	mov.w	r2, #1536	; 0x600
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8005592:	9303      	str	r3, [sp, #12]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV8;
 8005594:	2360      	movs	r3, #96	; 0x60
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV8;
 8005596:	9208      	str	r2, [sp, #32]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV8;
 8005598:	9306      	str	r3, [sp, #24]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV8;
 800559a:	9309      	str	r3, [sp, #36]	; 0x24
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 800559c:	9404      	str	r4, [sp, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 800559e:	9405      	str	r4, [sp, #20]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80055a0:	f7fc f992 	bl	80018c8 <HAL_RCC_ClockConfig>
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART6|RCC_PERIPHCLK_FDCAN
 80055a4:	f249 0301 	movw	r3, #36865	; 0x9001
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80055a8:	a81d      	add	r0, sp, #116	; 0x74
  PeriphClkInitStruct.PLL2.PLL2P = 2;
 80055aa:	9520      	str	r5, [sp, #128]	; 0x80
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART6|RCC_PERIPHCLK_FDCAN
 80055ac:	931d      	str	r3, [sp, #116]	; 0x74
  PeriphClkInitStruct.PLL2.PLL2M = 20;
 80055ae:	2314      	movs	r3, #20
  PeriphClkInitStruct.PLL2.PLL2R = 2;
 80055b0:	9522      	str	r5, [sp, #136]	; 0x88
  PeriphClkInitStruct.PLL2.PLL2M = 20;
 80055b2:	931e      	str	r3, [sp, #120]	; 0x78
  PeriphClkInitStruct.PLL2.PLL2N = 150;
 80055b4:	2396      	movs	r3, #150	; 0x96
  PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_0;
 80055b6:	9423      	str	r4, [sp, #140]	; 0x8c
  PeriphClkInitStruct.PLL2.PLL2N = 150;
 80055b8:	931f      	str	r3, [sp, #124]	; 0x7c
  PeriphClkInitStruct.PLL2.PLL2Q = 30;
 80055ba:	231e      	movs	r3, #30
  PeriphClkInitStruct.PLL2.PLL2FRACN = 0;
 80055bc:	9425      	str	r4, [sp, #148]	; 0x94
  PeriphClkInitStruct.PLL2.PLL2Q = 30;
 80055be:	9321      	str	r3, [sp, #132]	; 0x84
  PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOMEDIUM;
 80055c0:	2320      	movs	r3, #32
  PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 80055c2:	9434      	str	r4, [sp, #208]	; 0xd0
  PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOMEDIUM;
 80055c4:	9324      	str	r3, [sp, #144]	; 0x90
  PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL;
 80055c6:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
  PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16CLKSOURCE_PLL2;
 80055ca:	963b      	str	r6, [sp, #236]	; 0xec
  PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL;
 80055cc:	9338      	str	r3, [sp, #224]	; 0xe0
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80055ce:	f7fc fb67 	bl	8001ca0 <HAL_RCCEx_PeriphCLKConfig>
}
 80055d2:	b04d      	add	sp, #308	; 0x134
 80055d4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80055d6:	bf00      	nop
 80055d8:	58024800 	.word	0x58024800
 80055dc:	58024400 	.word	0x58024400

080055e0 <main>:
{
 80055e0:	b580      	push	{r7, lr}
 80055e2:	b092      	sub	sp, #72	; 0x48
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80055e4:	4db3      	ldr	r5, [pc, #716]	; (80058b4 <main+0x2d4>)
  HAL_Init();
 80055e6:	f7fb f82f 	bl	8000648 <HAL_Init>
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80055ea:	2400      	movs	r4, #0
  SystemClock_Config();
 80055ec:	f7ff ff80 	bl	80054f0 <SystemClock_Config>
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80055f0:	2214      	movs	r2, #20
 80055f2:	2100      	movs	r1, #0
 80055f4:	a80d      	add	r0, sp, #52	; 0x34
 80055f6:	f000 fb66 	bl	8005cc6 <memset>
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80055fa:	f8d5 30e0 	ldr.w	r3, [r5, #224]	; 0xe0
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11, GPIO_PIN_RESET);
 80055fe:	2200      	movs	r2, #0
 8005600:	f44f 6170 	mov.w	r1, #3840	; 0xf00
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8005604:	f043 0304 	orr.w	r3, r3, #4
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11, GPIO_PIN_RESET);
 8005608:	48ab      	ldr	r0, [pc, #684]	; (80058b8 <main+0x2d8>)
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 800560a:	f04f 0907 	mov.w	r9, #7
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800560e:	2601      	movs	r6, #1
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8005610:	f8c5 30e0 	str.w	r3, [r5, #224]	; 0xe0
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8005614:	2702      	movs	r7, #2
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8005616:	f8d5 30e0 	ldr.w	r3, [r5, #224]	; 0xe0
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 800561a:	f04f 0880 	mov.w	r8, #128	; 0x80
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800561e:	f003 0304 	and.w	r3, r3, #4
 8005622:	9302      	str	r3, [sp, #8]
 8005624:	9b02      	ldr	r3, [sp, #8]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8005626:	f8d5 30e0 	ldr.w	r3, [r5, #224]	; 0xe0
 800562a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800562e:	f8c5 30e0 	str.w	r3, [r5, #224]	; 0xe0
 8005632:	f8d5 30e0 	ldr.w	r3, [r5, #224]	; 0xe0
 8005636:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800563a:	9303      	str	r3, [sp, #12]
 800563c:	9b03      	ldr	r3, [sp, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800563e:	f8d5 30e0 	ldr.w	r3, [r5, #224]	; 0xe0
 8005642:	f043 0301 	orr.w	r3, r3, #1
 8005646:	f8c5 30e0 	str.w	r3, [r5, #224]	; 0xe0
 800564a:	f8d5 30e0 	ldr.w	r3, [r5, #224]	; 0xe0
 800564e:	f003 0301 	and.w	r3, r3, #1
 8005652:	9304      	str	r3, [sp, #16]
 8005654:	9b04      	ldr	r3, [sp, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8005656:	f8d5 30e0 	ldr.w	r3, [r5, #224]	; 0xe0
 800565a:	f043 0302 	orr.w	r3, r3, #2
 800565e:	f8c5 30e0 	str.w	r3, [r5, #224]	; 0xe0
 8005662:	f8d5 30e0 	ldr.w	r3, [r5, #224]	; 0xe0
 8005666:	f003 0302 	and.w	r3, r3, #2
 800566a:	9305      	str	r3, [sp, #20]
 800566c:	9b05      	ldr	r3, [sp, #20]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800566e:	f8d5 30e0 	ldr.w	r3, [r5, #224]	; 0xe0
 8005672:	f043 0310 	orr.w	r3, r3, #16
 8005676:	f8c5 30e0 	str.w	r3, [r5, #224]	; 0xe0
 800567a:	f8d5 30e0 	ldr.w	r3, [r5, #224]	; 0xe0
 800567e:	f003 0310 	and.w	r3, r3, #16
 8005682:	9306      	str	r3, [sp, #24]
 8005684:	9b06      	ldr	r3, [sp, #24]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8005686:	f8d5 30e0 	ldr.w	r3, [r5, #224]	; 0xe0
 800568a:	f043 0308 	orr.w	r3, r3, #8
 800568e:	f8c5 30e0 	str.w	r3, [r5, #224]	; 0xe0
 8005692:	f8d5 30e0 	ldr.w	r3, [r5, #224]	; 0xe0
 8005696:	f003 0308 	and.w	r3, r3, #8
 800569a:	9307      	str	r3, [sp, #28]
 800569c:	9b07      	ldr	r3, [sp, #28]
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11, GPIO_PIN_RESET);
 800569e:	f7fb fde1 	bl	8001264 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8|GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12, GPIO_PIN_RESET);
 80056a2:	2200      	movs	r2, #0
 80056a4:	f44f 51e8 	mov.w	r1, #7424	; 0x1d00
 80056a8:	4884      	ldr	r0, [pc, #528]	; (80058bc <main+0x2dc>)
 80056aa:	f7fb fddb 	bl	8001264 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_4, GPIO_PIN_RESET);
 80056ae:	2200      	movs	r2, #0
 80056b0:	2116      	movs	r1, #22
 80056b2:	4883      	ldr	r0, [pc, #524]	; (80058c0 <main+0x2e0>)
 80056b4:	f7fb fdd6 	bl	8001264 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6|GPIO_PIN_7, GPIO_PIN_RESET);
 80056b8:	2200      	movs	r2, #0
 80056ba:	21c0      	movs	r1, #192	; 0xc0
 80056bc:	4881      	ldr	r0, [pc, #516]	; (80058c4 <main+0x2e4>)
 80056be:	f7fb fdd1 	bl	8001264 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 80056c2:	23e0      	movs	r3, #224	; 0xe0
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80056c4:	a90d      	add	r1, sp, #52	; 0x34
 80056c6:	4880      	ldr	r0, [pc, #512]	; (80058c8 <main+0x2e8>)
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 80056c8:	930d      	str	r3, [sp, #52]	; 0x34
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80056ca:	940e      	str	r4, [sp, #56]	; 0x38
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80056cc:	940f      	str	r4, [sp, #60]	; 0x3c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80056ce:	f7fb fcd9 	bl	8001084 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 80056d2:	2330      	movs	r3, #48	; 0x30
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80056d4:	a90d      	add	r1, sp, #52	; 0x34
 80056d6:	4879      	ldr	r0, [pc, #484]	; (80058bc <main+0x2dc>)
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 80056d8:	930d      	str	r3, [sp, #52]	; 0x34
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80056da:	940e      	str	r4, [sp, #56]	; 0x38
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80056dc:	940f      	str	r4, [sp, #60]	; 0x3c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80056de:	f7fb fcd1 	bl	8001084 <HAL_GPIO_Init>
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80056e2:	a90d      	add	r1, sp, #52	; 0x34
 80056e4:	4877      	ldr	r0, [pc, #476]	; (80058c4 <main+0x2e4>)
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 80056e6:	f8cd 9034 	str.w	r9, [sp, #52]	; 0x34
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80056ea:	940e      	str	r4, [sp, #56]	; 0x38
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80056ec:	940f      	str	r4, [sp, #60]	; 0x3c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80056ee:	f7fb fcc9 	bl	8001084 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11;
 80056f2:	f44f 6370 	mov.w	r3, #3840	; 0xf00
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80056f6:	a90d      	add	r1, sp, #52	; 0x34
 80056f8:	486f      	ldr	r0, [pc, #444]	; (80058b8 <main+0x2d8>)
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11;
 80056fa:	930d      	str	r3, [sp, #52]	; 0x34
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80056fc:	960e      	str	r6, [sp, #56]	; 0x38
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80056fe:	940f      	str	r4, [sp, #60]	; 0x3c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005700:	9410      	str	r4, [sp, #64]	; 0x40
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8005702:	f7fb fcbf 	bl	8001084 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8005706:	f44f 4370 	mov.w	r3, #61440	; 0xf000
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800570a:	a90d      	add	r1, sp, #52	; 0x34
 800570c:	486a      	ldr	r0, [pc, #424]	; (80058b8 <main+0x2d8>)
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 800570e:	930d      	str	r3, [sp, #52]	; 0x34
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8005710:	940e      	str	r4, [sp, #56]	; 0x38
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005712:	940f      	str	r4, [sp, #60]	; 0x3c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8005714:	f7fb fcb6 	bl	8001084 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 8005718:	f44f 53e8 	mov.w	r3, #7424	; 0x1d00
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800571c:	a90d      	add	r1, sp, #52	; 0x34
 800571e:	4867      	ldr	r0, [pc, #412]	; (80058bc <main+0x2dc>)
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 8005720:	930d      	str	r3, [sp, #52]	; 0x34
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005722:	960e      	str	r6, [sp, #56]	; 0x38
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8005724:	970f      	str	r7, [sp, #60]	; 0x3c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005726:	9410      	str	r4, [sp, #64]	; 0x40
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005728:	f7fb fcac 	bl	8001084 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_4;
 800572c:	2316      	movs	r3, #22
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800572e:	a90d      	add	r1, sp, #52	; 0x34
 8005730:	4863      	ldr	r0, [pc, #396]	; (80058c0 <main+0x2e0>)
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_4;
 8005732:	930d      	str	r3, [sp, #52]	; 0x34
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005734:	960e      	str	r6, [sp, #56]	; 0x38
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8005736:	970f      	str	r7, [sp, #60]	; 0x3c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005738:	9410      	str	r4, [sp, #64]	; 0x40
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800573a:	f7fb fca3 	bl	8001084 <HAL_GPIO_Init>
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800573e:	a90d      	add	r1, sp, #52	; 0x34
 8005740:	485f      	ldr	r0, [pc, #380]	; (80058c0 <main+0x2e0>)
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 8005742:	f8cd 8034 	str.w	r8, [sp, #52]	; 0x34
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8005746:	940e      	str	r4, [sp, #56]	; 0x38
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8005748:	970f      	str	r7, [sp, #60]	; 0x3c
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800574a:	f7fb fc9b 	bl	8001084 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 800574e:	2340      	movs	r3, #64	; 0x40
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005750:	a90d      	add	r1, sp, #52	; 0x34
 8005752:	485c      	ldr	r0, [pc, #368]	; (80058c4 <main+0x2e4>)
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 8005754:	930d      	str	r3, [sp, #52]	; 0x34
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005756:	960e      	str	r6, [sp, #56]	; 0x38
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8005758:	970f      	str	r7, [sp, #60]	; 0x3c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800575a:	9710      	str	r7, [sp, #64]	; 0x40
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800575c:	f7fb fc92 	bl	8001084 <HAL_GPIO_Init>
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005760:	a90d      	add	r1, sp, #52	; 0x34
 8005762:	4858      	ldr	r0, [pc, #352]	; (80058c4 <main+0x2e4>)
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 8005764:	f8cd 8034 	str.w	r8, [sp, #52]	; 0x34
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8005768:	f04f 4880 	mov.w	r8, #1073741824	; 0x40000000
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800576c:	960e      	str	r6, [sp, #56]	; 0x38
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800576e:	940f      	str	r4, [sp, #60]	; 0x3c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005770:	9410      	str	r4, [sp, #64]	; 0x40
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005772:	f7fb fc87 	bl	8001084 <HAL_GPIO_Init>
  HAL_I2CEx_EnableFastModePlus(SYSCFG_PMCR_I2C_PB6_FMP);
 8005776:	2010      	movs	r0, #16
 8005778:	f7fb fd7a 	bl	8001270 <HAL_I2CEx_EnableFastModePlus>
  __HAL_RCC_DMA1_CLK_ENABLE();
 800577c:	f8d5 30d8 	ldr.w	r3, [r5, #216]	; 0xd8
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 5, 0);
 8005780:	2105      	movs	r1, #5
 8005782:	4622      	mov	r2, r4
  __HAL_RCC_DMA1_CLK_ENABLE();
 8005784:	4333      	orrs	r3, r6
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 5, 0);
 8005786:	200b      	movs	r0, #11
  __HAL_RCC_DMA1_CLK_ENABLE();
 8005788:	f8c5 30d8 	str.w	r3, [r5, #216]	; 0xd8
 800578c:	f8d5 30d8 	ldr.w	r3, [r5, #216]	; 0xd8
  htim7.Instance = TIM7;
 8005790:	4d4e      	ldr	r5, [pc, #312]	; (80058cc <main+0x2ec>)
  __HAL_RCC_DMA1_CLK_ENABLE();
 8005792:	4033      	ands	r3, r6
 8005794:	9301      	str	r3, [sp, #4]
 8005796:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 5, 0);
 8005798:	f7fa ff8a 	bl	80006b0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 800579c:	200b      	movs	r0, #11
 800579e:	f7fa ffbf 	bl	8000720 <HAL_NVIC_EnableIRQ>
  huart6.Instance = USART6;
 80057a2:	484b      	ldr	r0, [pc, #300]	; (80058d0 <main+0x2f0>)
  huart6.Init.BaudRate = 9600;
 80057a4:	4a4b      	ldr	r2, [pc, #300]	; (80058d4 <main+0x2f4>)
 80057a6:	f44f 5316 	mov.w	r3, #9600	; 0x2580
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 80057aa:	6084      	str	r4, [r0, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 80057ac:	60c4      	str	r4, [r0, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 80057ae:	6104      	str	r4, [r0, #16]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80057b0:	6184      	str	r4, [r0, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 80057b2:	61c4      	str	r4, [r0, #28]
  huart6.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80057b4:	6204      	str	r4, [r0, #32]
  huart6.Init.Prescaler = UART_PRESCALER_DIV1;
 80057b6:	6244      	str	r4, [r0, #36]	; 0x24
  huart6.Init.FIFOMode = UART_FIFOMODE_DISABLE;
 80057b8:	6284      	str	r4, [r0, #40]	; 0x28
  huart6.Init.TXFIFOThreshold = UART_TXFIFO_THRESHOLD_1_8;
 80057ba:	62c4      	str	r4, [r0, #44]	; 0x2c
  huart6.Init.RXFIFOThreshold = UART_RXFIFO_THRESHOLD_1_8;
 80057bc:	6304      	str	r4, [r0, #48]	; 0x30
  huart6.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80057be:	6344      	str	r4, [r0, #52]	; 0x34
  huart6.Init.BaudRate = 9600;
 80057c0:	e880 000c 	stmia.w	r0, {r2, r3}
  huart6.Init.Mode = UART_MODE_TX_RX;
 80057c4:	230c      	movs	r3, #12
 80057c6:	6143      	str	r3, [r0, #20]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 80057c8:	f7fe fac2 	bl	8003d50 <HAL_UART_Init>
  htim7.Init.Prescaler = 2000;
 80057cc:	4942      	ldr	r1, [pc, #264]	; (80058d8 <main+0x2f8>)
 80057ce:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 80057d2:	4628      	mov	r0, r5
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 80057d4:	60ac      	str	r4, [r5, #8]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80057d6:	61ac      	str	r4, [r5, #24]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80057d8:	940d      	str	r4, [sp, #52]	; 0x34
 80057da:	940e      	str	r4, [sp, #56]	; 0x38
 80057dc:	940f      	str	r4, [sp, #60]	; 0x3c
  htim7.Init.Prescaler = 2000;
 80057de:	e885 000a 	stmia.w	r5, {r1, r3}
  htim7.Init.Period = 1500;
 80057e2:	f240 53dc 	movw	r3, #1500	; 0x5dc
 80057e6:	60eb      	str	r3, [r5, #12]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 80057e8:	f7fd ff0e 	bl	8003608 <HAL_TIM_Base_Init>
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 80057ec:	a90d      	add	r1, sp, #52	; 0x34
 80057ee:	4628      	mov	r0, r5
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80057f0:	940d      	str	r4, [sp, #52]	; 0x34
  hspi3.Init.Mode = SPI_MODE_MASTER;
 80057f2:	f44f 0580 	mov.w	r5, #4194304	; 0x400000
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80057f6:	940f      	str	r4, [sp, #60]	; 0x3c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 80057f8:	f7fd ff20 	bl	800363c <HAL_TIMEx_MasterConfigSynchronization>
  hspi3.Instance = SPI3;
 80057fc:	4837      	ldr	r0, [pc, #220]	; (80058dc <main+0x2fc>)
  hspi3.Init.Mode = SPI_MODE_MASTER;
 80057fe:	4b38      	ldr	r3, [pc, #224]	; (80058e0 <main+0x300>)
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8005800:	6084      	str	r4, [r0, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8005802:	f8c0 900c 	str.w	r9, [r0, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8005806:	6104      	str	r4, [r0, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8005808:	6144      	str	r4, [r0, #20]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 800580a:	f8c0 801c 	str.w	r8, [r0, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800580e:	6204      	str	r4, [r0, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8005810:	6244      	str	r4, [r0, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005812:	6284      	str	r4, [r0, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 7;
 8005814:	f8c0 902c 	str.w	r9, [r0, #44]	; 0x2c
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8005818:	f8c0 8034 	str.w	r8, [r0, #52]	; 0x34
  hspi3.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 800581c:	6384      	str	r4, [r0, #56]	; 0x38
  hspi3.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 800581e:	63c4      	str	r4, [r0, #60]	; 0x3c
  hspi3.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8005820:	6404      	str	r4, [r0, #64]	; 0x40
  hspi3.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8005822:	6444      	str	r4, [r0, #68]	; 0x44
  hspi3.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8005824:	6484      	str	r4, [r0, #72]	; 0x48
  hspi3.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8005826:	64c4      	str	r4, [r0, #76]	; 0x4c
  hspi3.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8005828:	6504      	str	r4, [r0, #80]	; 0x50
  hspi3.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 800582a:	6544      	str	r4, [r0, #84]	; 0x54
  hspi3.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 800582c:	6584      	str	r4, [r0, #88]	; 0x58
  hspi3.Init.Mode = SPI_MODE_MASTER;
 800582e:	e880 0028 	stmia.w	r0, {r3, r5}
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8005832:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  hfdcan2.Init.NominalPrescaler = 4;
 8005836:	2504      	movs	r5, #4
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8005838:	6183      	str	r3, [r0, #24]
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 800583a:	f7fd f867 	bl	800290c <HAL_SPI_Init>
  hfdcan2.Instance = FDCAN2;
 800583e:	4829      	ldr	r0, [pc, #164]	; (80058e4 <main+0x304>)
 8005840:	4b29      	ldr	r3, [pc, #164]	; (80058e8 <main+0x308>)
  hfdcan2.Init.NominalPrescaler = 4;
 8005842:	6145      	str	r5, [r0, #20]
  hfdcan2.Instance = FDCAN2;
 8005844:	6003      	str	r3, [r0, #0]
  hfdcan2.Init.NominalTimeSeg1 = 15;
 8005846:	230f      	movs	r3, #15
  hfdcan2.Init.NominalSyncJumpWidth = 1;
 8005848:	6186      	str	r6, [r0, #24]
  hfdcan2.Init.NominalTimeSeg1 = 15;
 800584a:	61c3      	str	r3, [r0, #28]
  hfdcan2.Init.DataPrescaler = 1;
 800584c:	6246      	str	r6, [r0, #36]	; 0x24
  hfdcan2.Init.DataSyncJumpWidth = 1;
 800584e:	6286      	str	r6, [r0, #40]	; 0x28
  hfdcan2.Init.DataTimeSeg1 = 1;
 8005850:	62c6      	str	r6, [r0, #44]	; 0x2c
  hfdcan2.Init.DataTimeSeg2 = 1;
 8005852:	6306      	str	r6, [r0, #48]	; 0x30
  hfdcan2.Init.StdFiltersNbr = 1;
 8005854:	6386      	str	r6, [r0, #56]	; 0x38
  hfdcan2.Init.RxFifo0ElmtSize = FDCAN_DATA_BYTES_8;
 8005856:	6445      	str	r5, [r0, #68]	; 0x44
  hfdcan2.Init.RxFifo1ElmtSize = FDCAN_DATA_BYTES_8;
 8005858:	64c5      	str	r5, [r0, #76]	; 0x4c
  hfdcan2.Init.RxBuffersNbr = 1;
 800585a:	6506      	str	r6, [r0, #80]	; 0x50
  hfdcan2.Init.RxBufferSize = FDCAN_DATA_BYTES_8;
 800585c:	6545      	str	r5, [r0, #84]	; 0x54
  hfdcan2.Init.TxBuffersNbr = 1;
 800585e:	65c6      	str	r6, [r0, #92]	; 0x5c
  osThreadDef(EthTask, EthernetTask_func, osPriorityNormal, 0, 1024);
 8005860:	ae08      	add	r6, sp, #32
  hfdcan2.Init.TxElmtSize = FDCAN_DATA_BYTES_8;
 8005862:	6685      	str	r5, [r0, #104]	; 0x68
  hfdcan2.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 8005864:	6084      	str	r4, [r0, #8]
  hfdcan2.Init.Mode = FDCAN_MODE_NORMAL;
 8005866:	60c4      	str	r4, [r0, #12]
  hfdcan2.Init.AutoRetransmission = DISABLE;
 8005868:	7404      	strb	r4, [r0, #16]
  hfdcan2.Init.TransmitPause = DISABLE;
 800586a:	7444      	strb	r4, [r0, #17]
  hfdcan2.Init.NominalTimeSeg2 = 2;
 800586c:	6207      	str	r7, [r0, #32]
  hfdcan2.Init.MessageRAMOffset = 0;
 800586e:	6344      	str	r4, [r0, #52]	; 0x34
  hfdcan2.Init.ExtFiltersNbr = 0;
 8005870:	63c4      	str	r4, [r0, #60]	; 0x3c
  hfdcan2.Init.RxFifo0ElmtsNbr = 0;
 8005872:	6404      	str	r4, [r0, #64]	; 0x40
  hfdcan2.Init.RxFifo1ElmtsNbr = 0;
 8005874:	6484      	str	r4, [r0, #72]	; 0x48
  hfdcan2.Init.TxEventsNbr = 0;
 8005876:	6584      	str	r4, [r0, #88]	; 0x58
  hfdcan2.Init.TxFifoQueueElmtsNbr = 0;
 8005878:	6604      	str	r4, [r0, #96]	; 0x60
  hfdcan2.Init.TxFifoQueueMode = FDCAN_TX_QUEUE_OPERATION;
 800587a:	f8c0 8064 	str.w	r8, [r0, #100]	; 0x64
  hfdcan2.msgRam.StandardFilterSA = 0;
 800587e:	66c4      	str	r4, [r0, #108]	; 0x6c
  hfdcan2.msgRam.ExtendedFilterSA = 0;
 8005880:	6704      	str	r4, [r0, #112]	; 0x70
  hfdcan2.msgRam.RxFIFO0SA = 0;
 8005882:	6744      	str	r4, [r0, #116]	; 0x74
  hfdcan2.msgRam.RxFIFO1SA = 0;
 8005884:	6784      	str	r4, [r0, #120]	; 0x78
  hfdcan2.msgRam.RxBufferSA = 0;
 8005886:	67c4      	str	r4, [r0, #124]	; 0x7c
  hfdcan2.msgRam.TxEventFIFOSA = 0;
 8005888:	f8c0 4080 	str.w	r4, [r0, #128]	; 0x80
  hfdcan2.msgRam.TxBufferSA = 0;
 800588c:	f8c0 4084 	str.w	r4, [r0, #132]	; 0x84
  hfdcan2.msgRam.TxFIFOQSA = 0;
 8005890:	f8c0 4088 	str.w	r4, [r0, #136]	; 0x88
  hfdcan2.msgRam.TTMemorySA = 0;
 8005894:	f8c0 408c 	str.w	r4, [r0, #140]	; 0x8c
  hfdcan2.msgRam.EndAddress = 0;
 8005898:	f8c0 4090 	str.w	r4, [r0, #144]	; 0x90
  hfdcan2.ErrorCode = 0;
 800589c:	f8c0 4098 	str.w	r4, [r0, #152]	; 0x98
  if (HAL_FDCAN_Init(&hfdcan2) != HAL_OK)
 80058a0:	f7fb fa24 	bl	8000cec <HAL_FDCAN_Init>
  hiwdg1.Instance = IWDG1;
 80058a4:	4811      	ldr	r0, [pc, #68]	; (80058ec <main+0x30c>)
 80058a6:	4b12      	ldr	r3, [pc, #72]	; (80058f0 <main+0x310>)
  hiwdg1.Init.Prescaler = IWDG_PRESCALER_64;
 80058a8:	e880 0028 	stmia.w	r0, {r3, r5}
  hiwdg1.Init.Window = 4095;
 80058ac:	f640 73ff 	movw	r3, #4095	; 0xfff
 80058b0:	e020      	b.n	80058f4 <main+0x314>
 80058b2:	bf00      	nop
 80058b4:	58024400 	.word	0x58024400
 80058b8:	58021000 	.word	0x58021000
 80058bc:	58020800 	.word	0x58020800
 80058c0:	58020c00 	.word	0x58020c00
 80058c4:	58020400 	.word	0x58020400
 80058c8:	58020000 	.word	0x58020000
 80058cc:	20003ff0 	.word	0x20003ff0
 80058d0:	20003f6c 	.word	0x20003f6c
 80058d4:	40011400 	.word	0x40011400
 80058d8:	40001400 	.word	0x40001400
 80058dc:	20003e68 	.word	0x20003e68
 80058e0:	40003c00 	.word	0x40003c00
 80058e4:	20004030 	.word	0x20004030
 80058e8:	4000a400 	.word	0x4000a400
 80058ec:	20003e58 	.word	0x20003e58
 80058f0:	58004800 	.word	0x58004800
  osThreadDef(EthTask, EthernetTask_func, osPriorityNormal, 0, 1024);
 80058f4:	4d0f      	ldr	r5, [pc, #60]	; (8005934 <main+0x354>)
  hiwdg1.Init.Window = 4095;
 80058f6:	60c3      	str	r3, [r0, #12]
  hiwdg1.Init.Reload = 400;//750ms
 80058f8:	f44f 73c8 	mov.w	r3, #400	; 0x190
 80058fc:	6083      	str	r3, [r0, #8]
  if (HAL_IWDG_Init(&hiwdg1) != HAL_OK)
 80058fe:	f7fb fccf 	bl	80012a0 <HAL_IWDG_Init>
  osThreadDef(EthTask, EthernetTask_func, osPriorityNormal, 0, 1024);
 8005902:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8005904:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8005906:	f855 3b04 	ldr.w	r3, [r5], #4
  EthTaskHandle = osThreadCreate(osThread(EthTask), NULL);
 800590a:	4621      	mov	r1, r4
 800590c:	a808      	add	r0, sp, #32
  osThreadDef(EthTask, EthernetTask_func, osPriorityNormal, 0, 1024);
 800590e:	6033      	str	r3, [r6, #0]
  EthTaskHandle = osThreadCreate(osThread(EthTask), NULL);
 8005910:	f7fe fa55 	bl	8003dbe <osThreadCreate>
 8005914:	4b08      	ldr	r3, [pc, #32]	; (8005938 <main+0x358>)
  osThreadDef(DigIOTask, DigIOTask_func, osPriorityIdle, 0, 128);
 8005916:	ae0d      	add	r6, sp, #52	; 0x34
  EthTaskHandle = osThreadCreate(osThread(EthTask), NULL);
 8005918:	6018      	str	r0, [r3, #0]
  osThreadDef(DigIOTask, DigIOTask_func, osPriorityIdle, 0, 128);
 800591a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800591c:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 800591e:	682b      	ldr	r3, [r5, #0]
  DigIOTaskHandle = osThreadCreate(osThread(DigIOTask), NULL);
 8005920:	4621      	mov	r1, r4
 8005922:	a80d      	add	r0, sp, #52	; 0x34
  osThreadDef(DigIOTask, DigIOTask_func, osPriorityIdle, 0, 128);
 8005924:	6033      	str	r3, [r6, #0]
  DigIOTaskHandle = osThreadCreate(osThread(DigIOTask), NULL);
 8005926:	f7fe fa4a 	bl	8003dbe <osThreadCreate>
 800592a:	4b04      	ldr	r3, [pc, #16]	; (800593c <main+0x35c>)
 800592c:	6018      	str	r0, [r3, #0]
  osKernelStart();
 800592e:	f7fe fa41 	bl	8003db4 <osKernelStart>
 8005932:	e7fe      	b.n	8005932 <main+0x352>
 8005934:	08005e70 	.word	0x08005e70
 8005938:	20003f68 	.word	0x20003f68
 800593c:	20003fec 	.word	0x20003fec

08005940 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8005940:	4770      	bx	lr
	...

08005944 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005944:	4b0b      	ldr	r3, [pc, #44]	; (8005974 <HAL_MspInit+0x30>)
{
 8005946:	b507      	push	{r0, r1, r2, lr}
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005948:	f8d3 20f4 	ldr.w	r2, [r3, #244]	; 0xf4

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800594c:	210f      	movs	r1, #15
 800594e:	f06f 0001 	mvn.w	r0, #1
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005952:	f042 0202 	orr.w	r2, r2, #2
 8005956:	f8c3 20f4 	str.w	r2, [r3, #244]	; 0xf4
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800595a:	2200      	movs	r2, #0
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800595c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8005960:	f003 0302 	and.w	r3, r3, #2
 8005964:	9301      	str	r3, [sp, #4]
 8005966:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8005968:	f7fa fea2 	bl	80006b0 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800596c:	b003      	add	sp, #12
 800596e:	f85d fb04 	ldr.w	pc, [sp], #4
 8005972:	bf00      	nop
 8005974:	58024400 	.word	0x58024400

08005978 <HAL_FDCAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hfdcan: FDCAN handle pointer
* @retval None
*/
void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* hfdcan)
{
 8005978:	b510      	push	{r4, lr}
 800597a:	b088      	sub	sp, #32
 800597c:	4604      	mov	r4, r0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800597e:	2214      	movs	r2, #20
 8005980:	2100      	movs	r1, #0
 8005982:	a803      	add	r0, sp, #12
 8005984:	f000 f99f 	bl	8005cc6 <memset>
  if(hfdcan->Instance==FDCAN2)
 8005988:	6822      	ldr	r2, [r4, #0]
 800598a:	4b14      	ldr	r3, [pc, #80]	; (80059dc <HAL_FDCAN_MspInit+0x64>)
 800598c:	429a      	cmp	r2, r3
 800598e:	d123      	bne.n	80059d8 <HAL_FDCAN_MspInit+0x60>
  {
  /* USER CODE BEGIN FDCAN2_MspInit 0 */

  /* USER CODE END FDCAN2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_FDCAN_CLK_ENABLE();
 8005990:	4b13      	ldr	r3, [pc, #76]	; (80059e0 <HAL_FDCAN_MspInit+0x68>)
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN2;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005992:	a903      	add	r1, sp, #12
 8005994:	4813      	ldr	r0, [pc, #76]	; (80059e4 <HAL_FDCAN_MspInit+0x6c>)
    __HAL_RCC_FDCAN_CLK_ENABLE();
 8005996:	f8d3 20ec 	ldr.w	r2, [r3, #236]	; 0xec
 800599a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800599e:	f8c3 20ec 	str.w	r2, [r3, #236]	; 0xec
 80059a2:	f8d3 20ec 	ldr.w	r2, [r3, #236]	; 0xec
 80059a6:	f402 7280 	and.w	r2, r2, #256	; 0x100
 80059aa:	9201      	str	r2, [sp, #4]
 80059ac:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80059ae:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 80059b2:	f042 0202 	orr.w	r2, r2, #2
 80059b6:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 80059ba:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80059be:	f003 0302 	and.w	r3, r3, #2
 80059c2:	9302      	str	r3, [sp, #8]
 80059c4:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 80059c6:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 80059ca:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80059cc:	2302      	movs	r3, #2
 80059ce:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN2;
 80059d0:	2309      	movs	r3, #9
 80059d2:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80059d4:	f7fb fb56 	bl	8001084 <HAL_GPIO_Init>
  /* USER CODE BEGIN FDCAN2_MspInit 1 */

  /* USER CODE END FDCAN2_MspInit 1 */
  }

}
 80059d8:	b008      	add	sp, #32
 80059da:	bd10      	pop	{r4, pc}
 80059dc:	4000a400 	.word	0x4000a400
 80059e0:	58024400 	.word	0x58024400
 80059e4:	58020400 	.word	0x58020400

080059e8 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80059e8:	b570      	push	{r4, r5, r6, lr}
 80059ea:	b088      	sub	sp, #32
 80059ec:	4605      	mov	r5, r0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80059ee:	2214      	movs	r2, #20
 80059f0:	2100      	movs	r1, #0
 80059f2:	a803      	add	r0, sp, #12
 80059f4:	f000 f967 	bl	8005cc6 <memset>
  if(hspi->Instance==SPI3)
 80059f8:	682a      	ldr	r2, [r5, #0]
 80059fa:	4b2b      	ldr	r3, [pc, #172]	; (8005aa8 <HAL_SPI_MspInit+0xc0>)
 80059fc:	429a      	cmp	r2, r3
 80059fe:	d151      	bne.n	8005aa4 <HAL_SPI_MspInit+0xbc>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8005a00:	4b2a      	ldr	r3, [pc, #168]	; (8005aac <HAL_SPI_MspInit+0xc4>)
    PB3 (JTDO/TRACESWO)     ------> SPI3_SCK
    PB4 (NJTRST)     ------> SPI3_MISO
    PB5     ------> SPI3_MOSI 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005a02:	2402      	movs	r4, #2
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005a04:	2603      	movs	r6, #3
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005a06:	a903      	add	r1, sp, #12
    __HAL_RCC_SPI3_CLK_ENABLE();
 8005a08:	f8d3 20e8 	ldr.w	r2, [r3, #232]	; 0xe8
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005a0c:	4828      	ldr	r0, [pc, #160]	; (8005ab0 <HAL_SPI_MspInit+0xc8>)
    __HAL_RCC_SPI3_CLK_ENABLE();
 8005a0e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005a12:	f8c3 20e8 	str.w	r2, [r3, #232]	; 0xe8
 8005a16:	f8d3 20e8 	ldr.w	r2, [r3, #232]	; 0xe8
 8005a1a:	f402 4200 	and.w	r2, r2, #32768	; 0x8000
 8005a1e:	9201      	str	r2, [sp, #4]
 8005a20:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005a22:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8005a26:	f042 0202 	orr.w	r2, r2, #2
 8005a2a:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 8005a2e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005a32:	9404      	str	r4, [sp, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005a34:	f003 0302 	and.w	r3, r3, #2
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8005a38:	9405      	str	r4, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005a3a:	9606      	str	r6, [sp, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005a3c:	9302      	str	r3, [sp, #8]
 8005a3e:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4;
 8005a40:	2318      	movs	r3, #24
 8005a42:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8005a44:	2306      	movs	r3, #6
 8005a46:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005a48:	f7fb fb1c 	bl	8001084 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8005a4c:	2320      	movs	r3, #32
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF7_SPI3;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005a4e:	4818      	ldr	r0, [pc, #96]	; (8005ab0 <HAL_SPI_MspInit+0xc8>)
 8005a50:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005a52:	9404      	str	r4, [sp, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8005a54:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Alternate = GPIO_AF7_SPI3;
 8005a56:	2307      	movs	r3, #7
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8005a58:	9405      	str	r4, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005a5a:	9606      	str	r6, [sp, #24]

    /* SPI3 DMA Init */
    /* SPI3_TX Init */
    hdma_spi3_tx.Instance = DMA1_Stream0;
    hdma_spi3_tx.Init.Request = DMA_REQUEST_SPI3_TX;
    hdma_spi3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8005a5c:	263e      	movs	r6, #62	; 0x3e
    hdma_spi3_tx.Instance = DMA1_Stream0;
 8005a5e:	4c15      	ldr	r4, [pc, #84]	; (8005ab4 <HAL_SPI_MspInit+0xcc>)
    GPIO_InitStruct.Alternate = GPIO_AF7_SPI3;
 8005a60:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005a62:	f7fb fb0f 	bl	8001084 <HAL_GPIO_Init>
    hdma_spi3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8005a66:	4b14      	ldr	r3, [pc, #80]	; (8005ab8 <HAL_SPI_MspInit+0xd0>)
 8005a68:	f04f 0e40 	mov.w	lr, #64	; 0x40
    hdma_spi3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_spi3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8005a6c:	f44f 6280 	mov.w	r2, #1024	; 0x400
    hdma_spi3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
    hdma_spi3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
    hdma_spi3_tx.Init.Mode = DMA_NORMAL;
    hdma_spi3_tx.Init.Priority = DMA_PRIORITY_LOW;
    hdma_spi3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
    if (HAL_DMA_Init(&hdma_spi3_tx) != HAL_OK)
 8005a70:	4620      	mov	r0, r4
    hdma_spi3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8005a72:	e884 4048 	stmia.w	r4, {r3, r6, lr}
    hdma_spi3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005a76:	2300      	movs	r3, #0
    hdma_spi3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8005a78:	6122      	str	r2, [r4, #16]
    hdma_spi3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005a7a:	60e3      	str	r3, [r4, #12]
    hdma_spi3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8005a7c:	6163      	str	r3, [r4, #20]
    hdma_spi3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8005a7e:	61a3      	str	r3, [r4, #24]
    hdma_spi3_tx.Init.Mode = DMA_NORMAL;
 8005a80:	61e3      	str	r3, [r4, #28]
    hdma_spi3_tx.Init.Priority = DMA_PRIORITY_LOW;
 8005a82:	6223      	str	r3, [r4, #32]
    hdma_spi3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8005a84:	6263      	str	r3, [r4, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi3_tx) != HAL_OK)
 8005a86:	f7fa fed9 	bl	800083c <HAL_DMA_Init>
 8005a8a:	b108      	cbz	r0, 8005a90 <HAL_SPI_MspInit+0xa8>
    {
      Error_Handler();
 8005a8c:	f7ff ff58 	bl	8005940 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi3_tx);

    /* SPI3 interrupt Init */
    HAL_NVIC_SetPriority(SPI3_IRQn, 5, 0);
 8005a90:	2033      	movs	r0, #51	; 0x33
    __HAL_LINKDMA(hspi,hdmatx,hdma_spi3_tx);
 8005a92:	67ac      	str	r4, [r5, #120]	; 0x78
    HAL_NVIC_SetPriority(SPI3_IRQn, 5, 0);
 8005a94:	2200      	movs	r2, #0
 8005a96:	2105      	movs	r1, #5
    __HAL_LINKDMA(hspi,hdmatx,hdma_spi3_tx);
 8005a98:	63a5      	str	r5, [r4, #56]	; 0x38
    HAL_NVIC_SetPriority(SPI3_IRQn, 5, 0);
 8005a9a:	f7fa fe09 	bl	80006b0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI3_IRQn);
 8005a9e:	2033      	movs	r0, #51	; 0x33
 8005aa0:	f7fa fe3e 	bl	8000720 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8005aa4:	b008      	add	sp, #32
 8005aa6:	bd70      	pop	{r4, r5, r6, pc}
 8005aa8:	40003c00 	.word	0x40003c00
 8005aac:	58024400 	.word	0x58024400
 8005ab0:	58020400 	.word	0x58020400
 8005ab4:	20003ef0 	.word	0x20003ef0
 8005ab8:	40020010 	.word	0x40020010

08005abc <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8005abc:	b507      	push	{r0, r1, r2, lr}

  if(htim_base->Instance==TIM7)
 8005abe:	4b0e      	ldr	r3, [pc, #56]	; (8005af8 <HAL_TIM_Base_MspInit+0x3c>)
 8005ac0:	6802      	ldr	r2, [r0, #0]
 8005ac2:	429a      	cmp	r2, r3
 8005ac4:	d114      	bne.n	8005af0 <HAL_TIM_Base_MspInit+0x34>
  {
  /* USER CODE BEGIN TIM7_MspInit 0 */

  /* USER CODE END TIM7_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM7_CLK_ENABLE();
 8005ac6:	4b0d      	ldr	r3, [pc, #52]	; (8005afc <HAL_TIM_Base_MspInit+0x40>)
    /* TIM7 interrupt Init */
    HAL_NVIC_SetPriority(TIM7_IRQn, 5, 0);
 8005ac8:	2037      	movs	r0, #55	; 0x37
 8005aca:	2105      	movs	r1, #5
    __HAL_RCC_TIM7_CLK_ENABLE();
 8005acc:	f8d3 20e8 	ldr.w	r2, [r3, #232]	; 0xe8
 8005ad0:	f042 0220 	orr.w	r2, r2, #32
 8005ad4:	f8c3 20e8 	str.w	r2, [r3, #232]	; 0xe8
    HAL_NVIC_SetPriority(TIM7_IRQn, 5, 0);
 8005ad8:	2200      	movs	r2, #0
    __HAL_RCC_TIM7_CLK_ENABLE();
 8005ada:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8005ade:	f003 0320 	and.w	r3, r3, #32
 8005ae2:	9301      	str	r3, [sp, #4]
 8005ae4:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM7_IRQn, 5, 0);
 8005ae6:	f7fa fde3 	bl	80006b0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8005aea:	2037      	movs	r0, #55	; 0x37
 8005aec:	f7fa fe18 	bl	8000720 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }

}
 8005af0:	b003      	add	sp, #12
 8005af2:	f85d fb04 	ldr.w	pc, [sp], #4
 8005af6:	bf00      	nop
 8005af8:	40001400 	.word	0x40001400
 8005afc:	58024400 	.word	0x58024400

08005b00 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8005b00:	b510      	push	{r4, lr}
 8005b02:	b088      	sub	sp, #32
 8005b04:	4604      	mov	r4, r0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005b06:	2214      	movs	r2, #20
 8005b08:	2100      	movs	r1, #0
 8005b0a:	a803      	add	r0, sp, #12
 8005b0c:	f000 f8db 	bl	8005cc6 <memset>
  if(huart->Instance==USART6)
 8005b10:	6822      	ldr	r2, [r4, #0]
 8005b12:	4b14      	ldr	r3, [pc, #80]	; (8005b64 <HAL_UART_MspInit+0x64>)
 8005b14:	429a      	cmp	r2, r3
 8005b16:	d122      	bne.n	8005b5e <HAL_UART_MspInit+0x5e>
  {
  /* USER CODE BEGIN USART6_MspInit 0 */

  /* USER CODE END USART6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART6_CLK_ENABLE();
 8005b18:	4b13      	ldr	r3, [pc, #76]	; (8005b68 <HAL_UART_MspInit+0x68>)
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF7_USART6;
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005b1a:	a903      	add	r1, sp, #12
 8005b1c:	4813      	ldr	r0, [pc, #76]	; (8005b6c <HAL_UART_MspInit+0x6c>)
    __HAL_RCC_USART6_CLK_ENABLE();
 8005b1e:	f8d3 20f0 	ldr.w	r2, [r3, #240]	; 0xf0
 8005b22:	f042 0220 	orr.w	r2, r2, #32
 8005b26:	f8c3 20f0 	str.w	r2, [r3, #240]	; 0xf0
 8005b2a:	f8d3 20f0 	ldr.w	r2, [r3, #240]	; 0xf0
 8005b2e:	f002 0220 	and.w	r2, r2, #32
 8005b32:	9201      	str	r2, [sp, #4]
 8005b34:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8005b36:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8005b3a:	f042 0204 	orr.w	r2, r2, #4
 8005b3e:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 8005b42:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8005b46:	f003 0304 	and.w	r3, r3, #4
 8005b4a:	9302      	str	r3, [sp, #8]
 8005b4c:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8005b4e:	23c0      	movs	r3, #192	; 0xc0
 8005b50:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005b52:	2302      	movs	r3, #2
 8005b54:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART6;
 8005b56:	2307      	movs	r3, #7
 8005b58:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005b5a:	f7fb fa93 	bl	8001084 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 8005b5e:	b008      	add	sp, #32
 8005b60:	bd10      	pop	{r4, pc}
 8005b62:	bf00      	nop
 8005b64:	40011400 	.word	0x40011400
 8005b68:	58024400 	.word	0x58024400
 8005b6c:	58020800 	.word	0x58020800

08005b70 <NMI_Handler>:
 8005b70:	4770      	bx	lr

08005b72 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8005b72:	e7fe      	b.n	8005b72 <HardFault_Handler>

08005b74 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8005b74:	e7fe      	b.n	8005b74 <MemManage_Handler>

08005b76 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8005b76:	e7fe      	b.n	8005b76 <BusFault_Handler>

08005b78 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8005b78:	e7fe      	b.n	8005b78 <UsageFault_Handler>

08005b7a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8005b7a:	4770      	bx	lr

08005b7c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8005b7c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8005b7e:	f7fa fd73 	bl	8000668 <HAL_IncTick>
  osSystickHandler();
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8005b82:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  osSystickHandler();
 8005b86:	f7fe b93a 	b.w	8003dfe <osSystickHandler>
	...

08005b8c <DMA1_Stream0_IRQHandler>:
void DMA1_Stream0_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi3_tx);
 8005b8c:	4801      	ldr	r0, [pc, #4]	; (8005b94 <DMA1_Stream0_IRQHandler+0x8>)
 8005b8e:	f7fa bf79 	b.w	8000a84 <HAL_DMA_IRQHandler>
 8005b92:	bf00      	nop
 8005b94:	20003ef0 	.word	0x20003ef0

08005b98 <SPI3_IRQHandler>:
void SPI3_IRQHandler(void)
{
  /* USER CODE BEGIN SPI3_IRQn 0 */

  /* USER CODE END SPI3_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi3);
 8005b98:	4801      	ldr	r0, [pc, #4]	; (8005ba0 <SPI3_IRQHandler+0x8>)
 8005b9a:	f7fd bb11 	b.w	80031c0 <HAL_SPI_IRQHandler>
 8005b9e:	bf00      	nop
 8005ba0:	20003e68 	.word	0x20003e68

08005ba4 <TIM7_IRQHandler>:
void TIM7_IRQHandler(void)
{
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8005ba4:	4801      	ldr	r0, [pc, #4]	; (8005bac <TIM7_IRQHandler+0x8>)
 8005ba6:	f7fd bc17 	b.w	80033d8 <HAL_TIM_IRQHandler>
 8005baa:	bf00      	nop
 8005bac:	20003ff0 	.word	0x20003ff0

08005bb0 <SystemInit>:
  */
void SystemInit (void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8005bb0:	4914      	ldr	r1, [pc, #80]	; (8005c04 <SystemInit+0x54>)

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;

  /* Reset HSEON, CSSON , CSION,RC48ON, CSIKERON PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= (uint32_t)0xEAF6ED7F;
 8005bb2:	4815      	ldr	r0, [pc, #84]	; (8005c08 <SystemInit+0x58>)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8005bb4:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 8005bb8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
{
 8005bbc:	b510      	push	{r4, lr}
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8005bbe:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  RCC->CR |= RCC_CR_HSION;
 8005bc2:	4b12      	ldr	r3, [pc, #72]	; (8005c0c <SystemInit+0x5c>)
 8005bc4:	681a      	ldr	r2, [r3, #0]
 8005bc6:	f042 0201 	orr.w	r2, r2, #1
 8005bca:	601a      	str	r2, [r3, #0]
  RCC->CFGR = 0x00000000;
 8005bcc:	2200      	movs	r2, #0
 8005bce:	611a      	str	r2, [r3, #16]
  RCC->CR &= (uint32_t)0xEAF6ED7F;
 8005bd0:	681c      	ldr	r4, [r3, #0]
 8005bd2:	4020      	ands	r0, r4
 8005bd4:	6018      	str	r0, [r3, #0]

  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8005bd6:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8005bd8:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8005bda:	621a      	str	r2, [r3, #32]

  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x00000000;
 8005bdc:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00000000;
 8005bde:	62da      	str	r2, [r3, #44]	; 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x00000000;
 8005be0:	631a      	str	r2, [r3, #48]	; 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8005be2:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x00000000;
 8005be4:	639a      	str	r2, [r3, #56]	; 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8005be6:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x00000000;
 8005be8:	641a      	str	r2, [r3, #64]	; 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8005bea:	645a      	str	r2, [r3, #68]	; 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8005bec:	6818      	ldr	r0, [r3, #0]
 8005bee:	f420 2080 	bic.w	r0, r0, #262144	; 0x40000
 8005bf2:	6018      	str	r0, [r3, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8005bf4:	661a      	str	r2, [r3, #96]	; 0x60

  /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
  *((__IO uint32_t*)0x51008108) = 0x00000001;
 8005bf6:	2201      	movs	r2, #1
 8005bf8:	4b05      	ldr	r3, [pc, #20]	; (8005c10 <SystemInit+0x60>)
 8005bfa:	601a      	str	r2, [r3, #0]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = D1_AXISRAM_BASE  | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal ITCMSRAM */
#else
  SCB->VTOR = FLASH_BANK1_BASE | VECT_TAB_OFFSET;       /* Vector Table Relocation in Internal FLASH */
 8005bfc:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8005c00:	608b      	str	r3, [r1, #8]
 8005c02:	bd10      	pop	{r4, pc}
 8005c04:	e000ed00 	.word	0xe000ed00
 8005c08:	eaf6ed7f 	.word	0xeaf6ed7f
 8005c0c:	58024400 	.word	0x58024400
 8005c10:	51008108 	.word	0x51008108

08005c14 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8005c14:	f8df d034 	ldr.w	sp, [pc, #52]	; 8005c4c <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8005c18:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8005c1a:	e003      	b.n	8005c24 <LoopCopyDataInit>

08005c1c <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8005c1c:	4b0c      	ldr	r3, [pc, #48]	; (8005c50 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8005c1e:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8005c20:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8005c22:	3104      	adds	r1, #4

08005c24 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8005c24:	480b      	ldr	r0, [pc, #44]	; (8005c54 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8005c26:	4b0c      	ldr	r3, [pc, #48]	; (8005c58 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8005c28:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8005c2a:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8005c2c:	d3f6      	bcc.n	8005c1c <CopyDataInit>
  ldr  r2, =_sbss
 8005c2e:	4a0b      	ldr	r2, [pc, #44]	; (8005c5c <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8005c30:	e002      	b.n	8005c38 <LoopFillZerobss>

08005c32 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8005c32:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8005c34:	f842 3b04 	str.w	r3, [r2], #4

08005c38 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8005c38:	4b09      	ldr	r3, [pc, #36]	; (8005c60 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8005c3a:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8005c3c:	d3f9      	bcc.n	8005c32 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8005c3e:	f7ff ffb7 	bl	8005bb0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8005c42:	f000 f811 	bl	8005c68 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8005c46:	f7ff fccb 	bl	80055e0 <main>
  bx  lr    
 8005c4a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8005c4c:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8005c50:	08005f5c 	.word	0x08005f5c
  ldr  r0, =_sdata
 8005c54:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8005c58:	200000b4 	.word	0x200000b4
  ldr  r2, =_sbss
 8005c5c:	200000b4 	.word	0x200000b4
  ldr  r3, = _ebss
 8005c60:	200040d0 	.word	0x200040d0

08005c64 <ADC3_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8005c64:	e7fe      	b.n	8005c64 <ADC3_IRQHandler>
	...

08005c68 <__libc_init_array>:
 8005c68:	b570      	push	{r4, r5, r6, lr}
 8005c6a:	4e0d      	ldr	r6, [pc, #52]	; (8005ca0 <__libc_init_array+0x38>)
 8005c6c:	4c0d      	ldr	r4, [pc, #52]	; (8005ca4 <__libc_init_array+0x3c>)
 8005c6e:	1ba4      	subs	r4, r4, r6
 8005c70:	10a4      	asrs	r4, r4, #2
 8005c72:	2500      	movs	r5, #0
 8005c74:	42a5      	cmp	r5, r4
 8005c76:	d109      	bne.n	8005c8c <__libc_init_array+0x24>
 8005c78:	4e0b      	ldr	r6, [pc, #44]	; (8005ca8 <__libc_init_array+0x40>)
 8005c7a:	4c0c      	ldr	r4, [pc, #48]	; (8005cac <__libc_init_array+0x44>)
 8005c7c:	f000 f8ec 	bl	8005e58 <_init>
 8005c80:	1ba4      	subs	r4, r4, r6
 8005c82:	10a4      	asrs	r4, r4, #2
 8005c84:	2500      	movs	r5, #0
 8005c86:	42a5      	cmp	r5, r4
 8005c88:	d105      	bne.n	8005c96 <__libc_init_array+0x2e>
 8005c8a:	bd70      	pop	{r4, r5, r6, pc}
 8005c8c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8005c90:	4798      	blx	r3
 8005c92:	3501      	adds	r5, #1
 8005c94:	e7ee      	b.n	8005c74 <__libc_init_array+0xc>
 8005c96:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8005c9a:	4798      	blx	r3
 8005c9c:	3501      	adds	r5, #1
 8005c9e:	e7f2      	b.n	8005c86 <__libc_init_array+0x1e>
 8005ca0:	08005f54 	.word	0x08005f54
 8005ca4:	08005f54 	.word	0x08005f54
 8005ca8:	08005f54 	.word	0x08005f54
 8005cac:	08005f58 	.word	0x08005f58

08005cb0 <memcpy>:
 8005cb0:	b510      	push	{r4, lr}
 8005cb2:	1e43      	subs	r3, r0, #1
 8005cb4:	440a      	add	r2, r1
 8005cb6:	4291      	cmp	r1, r2
 8005cb8:	d100      	bne.n	8005cbc <memcpy+0xc>
 8005cba:	bd10      	pop	{r4, pc}
 8005cbc:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005cc0:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005cc4:	e7f7      	b.n	8005cb6 <memcpy+0x6>

08005cc6 <memset>:
 8005cc6:	4402      	add	r2, r0
 8005cc8:	4603      	mov	r3, r0
 8005cca:	4293      	cmp	r3, r2
 8005ccc:	d100      	bne.n	8005cd0 <memset+0xa>
 8005cce:	4770      	bx	lr
 8005cd0:	f803 1b01 	strb.w	r1, [r3], #1
 8005cd4:	e7f9      	b.n	8005cca <memset+0x4>
	...

08005cd8 <rand>:
 8005cd8:	4b19      	ldr	r3, [pc, #100]	; (8005d40 <rand+0x68>)
 8005cda:	b510      	push	{r4, lr}
 8005cdc:	681c      	ldr	r4, [r3, #0]
 8005cde:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8005ce0:	b9d3      	cbnz	r3, 8005d18 <rand+0x40>
 8005ce2:	2018      	movs	r0, #24
 8005ce4:	f000 f832 	bl	8005d4c <malloc>
 8005ce8:	f243 330e 	movw	r3, #13070	; 0x330e
 8005cec:	63a0      	str	r0, [r4, #56]	; 0x38
 8005cee:	8003      	strh	r3, [r0, #0]
 8005cf0:	f64a 33cd 	movw	r3, #43981	; 0xabcd
 8005cf4:	8043      	strh	r3, [r0, #2]
 8005cf6:	f241 2334 	movw	r3, #4660	; 0x1234
 8005cfa:	8083      	strh	r3, [r0, #4]
 8005cfc:	f24e 636d 	movw	r3, #58989	; 0xe66d
 8005d00:	80c3      	strh	r3, [r0, #6]
 8005d02:	f64d 63ec 	movw	r3, #57068	; 0xdeec
 8005d06:	8103      	strh	r3, [r0, #8]
 8005d08:	2305      	movs	r3, #5
 8005d0a:	8143      	strh	r3, [r0, #10]
 8005d0c:	230b      	movs	r3, #11
 8005d0e:	8183      	strh	r3, [r0, #12]
 8005d10:	2201      	movs	r2, #1
 8005d12:	2300      	movs	r3, #0
 8005d14:	e9c0 2304 	strd	r2, r3, [r0, #16]
 8005d18:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8005d1a:	480a      	ldr	r0, [pc, #40]	; (8005d44 <rand+0x6c>)
 8005d1c:	690a      	ldr	r2, [r1, #16]
 8005d1e:	694b      	ldr	r3, [r1, #20]
 8005d20:	4c09      	ldr	r4, [pc, #36]	; (8005d48 <rand+0x70>)
 8005d22:	4350      	muls	r0, r2
 8005d24:	fb04 0003 	mla	r0, r4, r3, r0
 8005d28:	fba2 2304 	umull	r2, r3, r2, r4
 8005d2c:	3201      	adds	r2, #1
 8005d2e:	4403      	add	r3, r0
 8005d30:	f143 0300 	adc.w	r3, r3, #0
 8005d34:	e9c1 2304 	strd	r2, r3, [r1, #16]
 8005d38:	f023 4000 	bic.w	r0, r3, #2147483648	; 0x80000000
 8005d3c:	bd10      	pop	{r4, pc}
 8005d3e:	bf00      	nop
 8005d40:	20000050 	.word	0x20000050
 8005d44:	5851f42d 	.word	0x5851f42d
 8005d48:	4c957f2d 	.word	0x4c957f2d

08005d4c <malloc>:
 8005d4c:	4b02      	ldr	r3, [pc, #8]	; (8005d58 <malloc+0xc>)
 8005d4e:	4601      	mov	r1, r0
 8005d50:	6818      	ldr	r0, [r3, #0]
 8005d52:	f000 b803 	b.w	8005d5c <_malloc_r>
 8005d56:	bf00      	nop
 8005d58:	20000050 	.word	0x20000050

08005d5c <_malloc_r>:
 8005d5c:	b570      	push	{r4, r5, r6, lr}
 8005d5e:	1ccd      	adds	r5, r1, #3
 8005d60:	f025 0503 	bic.w	r5, r5, #3
 8005d64:	3508      	adds	r5, #8
 8005d66:	2d0c      	cmp	r5, #12
 8005d68:	bf38      	it	cc
 8005d6a:	250c      	movcc	r5, #12
 8005d6c:	2d00      	cmp	r5, #0
 8005d6e:	4606      	mov	r6, r0
 8005d70:	db01      	blt.n	8005d76 <_malloc_r+0x1a>
 8005d72:	42a9      	cmp	r1, r5
 8005d74:	d903      	bls.n	8005d7e <_malloc_r+0x22>
 8005d76:	230c      	movs	r3, #12
 8005d78:	6033      	str	r3, [r6, #0]
 8005d7a:	2000      	movs	r0, #0
 8005d7c:	bd70      	pop	{r4, r5, r6, pc}
 8005d7e:	f000 f85b 	bl	8005e38 <__malloc_lock>
 8005d82:	4a23      	ldr	r2, [pc, #140]	; (8005e10 <_malloc_r+0xb4>)
 8005d84:	6814      	ldr	r4, [r2, #0]
 8005d86:	4621      	mov	r1, r4
 8005d88:	b991      	cbnz	r1, 8005db0 <_malloc_r+0x54>
 8005d8a:	4c22      	ldr	r4, [pc, #136]	; (8005e14 <_malloc_r+0xb8>)
 8005d8c:	6823      	ldr	r3, [r4, #0]
 8005d8e:	b91b      	cbnz	r3, 8005d98 <_malloc_r+0x3c>
 8005d90:	4630      	mov	r0, r6
 8005d92:	f000 f841 	bl	8005e18 <_sbrk_r>
 8005d96:	6020      	str	r0, [r4, #0]
 8005d98:	4629      	mov	r1, r5
 8005d9a:	4630      	mov	r0, r6
 8005d9c:	f000 f83c 	bl	8005e18 <_sbrk_r>
 8005da0:	1c43      	adds	r3, r0, #1
 8005da2:	d126      	bne.n	8005df2 <_malloc_r+0x96>
 8005da4:	230c      	movs	r3, #12
 8005da6:	6033      	str	r3, [r6, #0]
 8005da8:	4630      	mov	r0, r6
 8005daa:	f000 f846 	bl	8005e3a <__malloc_unlock>
 8005dae:	e7e4      	b.n	8005d7a <_malloc_r+0x1e>
 8005db0:	680b      	ldr	r3, [r1, #0]
 8005db2:	1b5b      	subs	r3, r3, r5
 8005db4:	d41a      	bmi.n	8005dec <_malloc_r+0x90>
 8005db6:	2b0b      	cmp	r3, #11
 8005db8:	d90f      	bls.n	8005dda <_malloc_r+0x7e>
 8005dba:	600b      	str	r3, [r1, #0]
 8005dbc:	50cd      	str	r5, [r1, r3]
 8005dbe:	18cc      	adds	r4, r1, r3
 8005dc0:	4630      	mov	r0, r6
 8005dc2:	f000 f83a 	bl	8005e3a <__malloc_unlock>
 8005dc6:	f104 000b 	add.w	r0, r4, #11
 8005dca:	1d23      	adds	r3, r4, #4
 8005dcc:	f020 0007 	bic.w	r0, r0, #7
 8005dd0:	1ac3      	subs	r3, r0, r3
 8005dd2:	d01b      	beq.n	8005e0c <_malloc_r+0xb0>
 8005dd4:	425a      	negs	r2, r3
 8005dd6:	50e2      	str	r2, [r4, r3]
 8005dd8:	bd70      	pop	{r4, r5, r6, pc}
 8005dda:	428c      	cmp	r4, r1
 8005ddc:	bf0d      	iteet	eq
 8005dde:	6863      	ldreq	r3, [r4, #4]
 8005de0:	684b      	ldrne	r3, [r1, #4]
 8005de2:	6063      	strne	r3, [r4, #4]
 8005de4:	6013      	streq	r3, [r2, #0]
 8005de6:	bf18      	it	ne
 8005de8:	460c      	movne	r4, r1
 8005dea:	e7e9      	b.n	8005dc0 <_malloc_r+0x64>
 8005dec:	460c      	mov	r4, r1
 8005dee:	6849      	ldr	r1, [r1, #4]
 8005df0:	e7ca      	b.n	8005d88 <_malloc_r+0x2c>
 8005df2:	1cc4      	adds	r4, r0, #3
 8005df4:	f024 0403 	bic.w	r4, r4, #3
 8005df8:	42a0      	cmp	r0, r4
 8005dfa:	d005      	beq.n	8005e08 <_malloc_r+0xac>
 8005dfc:	1a21      	subs	r1, r4, r0
 8005dfe:	4630      	mov	r0, r6
 8005e00:	f000 f80a 	bl	8005e18 <_sbrk_r>
 8005e04:	3001      	adds	r0, #1
 8005e06:	d0cd      	beq.n	8005da4 <_malloc_r+0x48>
 8005e08:	6025      	str	r5, [r4, #0]
 8005e0a:	e7d9      	b.n	8005dc0 <_malloc_r+0x64>
 8005e0c:	bd70      	pop	{r4, r5, r6, pc}
 8005e0e:	bf00      	nop
 8005e10:	20003e4c 	.word	0x20003e4c
 8005e14:	20003e50 	.word	0x20003e50

08005e18 <_sbrk_r>:
 8005e18:	b538      	push	{r3, r4, r5, lr}
 8005e1a:	4c06      	ldr	r4, [pc, #24]	; (8005e34 <_sbrk_r+0x1c>)
 8005e1c:	2300      	movs	r3, #0
 8005e1e:	4605      	mov	r5, r0
 8005e20:	4608      	mov	r0, r1
 8005e22:	6023      	str	r3, [r4, #0]
 8005e24:	f000 f80a 	bl	8005e3c <_sbrk>
 8005e28:	1c43      	adds	r3, r0, #1
 8005e2a:	d102      	bne.n	8005e32 <_sbrk_r+0x1a>
 8005e2c:	6823      	ldr	r3, [r4, #0]
 8005e2e:	b103      	cbz	r3, 8005e32 <_sbrk_r+0x1a>
 8005e30:	602b      	str	r3, [r5, #0]
 8005e32:	bd38      	pop	{r3, r4, r5, pc}
 8005e34:	200040cc 	.word	0x200040cc

08005e38 <__malloc_lock>:
 8005e38:	4770      	bx	lr

08005e3a <__malloc_unlock>:
 8005e3a:	4770      	bx	lr

08005e3c <_sbrk>:
 8005e3c:	4b04      	ldr	r3, [pc, #16]	; (8005e50 <_sbrk+0x14>)
 8005e3e:	6819      	ldr	r1, [r3, #0]
 8005e40:	4602      	mov	r2, r0
 8005e42:	b909      	cbnz	r1, 8005e48 <_sbrk+0xc>
 8005e44:	4903      	ldr	r1, [pc, #12]	; (8005e54 <_sbrk+0x18>)
 8005e46:	6019      	str	r1, [r3, #0]
 8005e48:	6818      	ldr	r0, [r3, #0]
 8005e4a:	4402      	add	r2, r0
 8005e4c:	601a      	str	r2, [r3, #0]
 8005e4e:	4770      	bx	lr
 8005e50:	20003e54 	.word	0x20003e54
 8005e54:	200040d0 	.word	0x200040d0

08005e58 <_init>:
 8005e58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005e5a:	bf00      	nop
 8005e5c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005e5e:	bc08      	pop	{r3}
 8005e60:	469e      	mov	lr, r3
 8005e62:	4770      	bx	lr

08005e64 <_fini>:
 8005e64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005e66:	bf00      	nop
 8005e68:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005e6a:	bc08      	pop	{r3}
 8005e6c:	469e      	mov	lr, r3
 8005e6e:	4770      	bx	lr
