# //  Questa Intel Starter FPGA Edition-64
# //  Version 2024.3 linux_x86_64 Sep 10 2024
# //
# // Unpublished work. Copyright 2024 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
# do ip_FIFO_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2024.3 Lib Mapping Utility 2024.09 Sep 10 2024
# vmap work rtl_work 
# Copying /home/visier/altera_lite/24.1std/questa_fse/linux_x86_64/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+/home/visier/FPGA_Porject/VisierCustom/9.IP_FIFO/rtl {/home/visier/FPGA_Porject/VisierCustom/9.IP_FIFO/rtl/FIFO_rd.v}
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 21:07:05 on Apr 16,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/visier/FPGA_Porject/VisierCustom/9.IP_FIFO/rtl" /home/visier/FPGA_Porject/VisierCustom/9.IP_FIFO/rtl/FIFO_rd.v 
# -- Compiling module FIFO_rd
# 
# Top level modules:
# 	FIFO_rd
# End time: 21:07:05 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/visier/FPGA_Porject/VisierCustom/9.IP_FIFO/rtl {/home/visier/FPGA_Porject/VisierCustom/9.IP_FIFO/rtl/ip_FIFO.v}
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 21:07:05 on Apr 16,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/visier/FPGA_Porject/VisierCustom/9.IP_FIFO/rtl" /home/visier/FPGA_Porject/VisierCustom/9.IP_FIFO/rtl/ip_FIFO.v 
# -- Compiling module ip_FIFO
# 
# Top level modules:
# 	ip_FIFO
# End time: 21:07:05 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/visier/FPGA_Porject/VisierCustom/9.IP_FIFO/rtl {/home/visier/FPGA_Porject/VisierCustom/9.IP_FIFO/rtl/FIFO_wr.v}
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 21:07:05 on Apr 16,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/visier/FPGA_Porject/VisierCustom/9.IP_FIFO/rtl" /home/visier/FPGA_Porject/VisierCustom/9.IP_FIFO/rtl/FIFO_wr.v 
# -- Compiling module FIFO_wr
# 
# Top level modules:
# 	FIFO_wr
# End time: 21:07:05 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/visier/FPGA_Porject/VisierCustom/9.IP_FIFO/par/ipcore {/home/visier/FPGA_Porject/VisierCustom/9.IP_FIFO/par/ipcore/FIFO.v}
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 21:07:05 on Apr 16,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/visier/FPGA_Porject/VisierCustom/9.IP_FIFO/par/ipcore" /home/visier/FPGA_Porject/VisierCustom/9.IP_FIFO/par/ipcore/FIFO.v 
# -- Compiling module FIFO
# 
# Top level modules:
# 	FIFO
# End time: 21:07:05 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/visier/FPGA_Porject/VisierCustom/9.IP_FIFO/par/ipcore {/home/visier/FPGA_Porject/VisierCustom/9.IP_FIFO/par/ipcore/pll.v}
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 21:07:05 on Apr 16,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/visier/FPGA_Porject/VisierCustom/9.IP_FIFO/par/ipcore" /home/visier/FPGA_Porject/VisierCustom/9.IP_FIFO/par/ipcore/pll.v 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 21:07:05 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/visier/FPGA_Porject/VisierCustom/9.IP_FIFO/par/db {/home/visier/FPGA_Porject/VisierCustom/9.IP_FIFO/par/db/pll_altpll.v}
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 21:07:05 on Apr 16,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/visier/FPGA_Porject/VisierCustom/9.IP_FIFO/par/db" /home/visier/FPGA_Porject/VisierCustom/9.IP_FIFO/par/db/pll_altpll.v 
# -- Compiling module pll_altpll
# 
# Top level modules:
# 	pll_altpll
# End time: 21:07:05 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+/home/visier/FPGA_Porject/VisierCustom/9.IP_FIFO/par/../sim/tb {/home/visier/FPGA_Porject/VisierCustom/9.IP_FIFO/par/../sim/tb/ip_FIFO_tb.v}
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 21:07:05 on Apr 16,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/visier/FPGA_Porject/VisierCustom/9.IP_FIFO/par/../sim/tb" /home/visier/FPGA_Porject/VisierCustom/9.IP_FIFO/par/../sim/tb/ip_FIFO_tb.v 
# -- Compiling module ip_FIFO_tb
# 
# Top level modules:
# 	ip_FIFO_tb
# End time: 21:07:05 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  ip_FIFO_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" ip_FIFO_tb 
# Start time: 21:07:05 on Apr 16,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10908) Some optimizations are turned off because the +acc switch is in effect.
# ** Warning: $MODEL_TECH/../intel/verilog/src/altera_mf.v(31792): (vopt-2685) [TFMPC] - Too few port connections for 'DCFIFO_MW'.  Expected 14, found 13.
# ** Warning: $MODEL_TECH/../intel/verilog/src/altera_mf.v(31792): (vopt-2718) [TFMPC] - Missing connection for port 'eccstatus'.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=3.
# Loading work.ip_FIFO_tb(fast)
# Loading work.ip_FIFO(fast)
# Loading work.pll(fast)
# Loading altera_mf_ver.altpll(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast)
# Loading altera_mf_ver.MF_cycloneiii_pll(fast)
# Loading altera_mf_ver.cda_m_cntr(fast)
# Loading altera_mf_ver.cda_n_cntr(fast)
# Loading altera_mf_ver.cda_scale_cntr(fast)
# Loading altera_mf_ver.pll_iobuf(fast)
# Loading work.FIFO_rd(fast)
# Loading work.FIFO_wr(fast)
# Loading work.FIFO(fast)
# Loading altera_mf_ver.dcfifo(fast)
# Loading altera_mf_ver.dcfifo_mixed_widths(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast__1)
# Loading altera_mf_ver.dcfifo_async(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast__2)
# Loading altera_mf_ver.dcfifo_dffpipe(fast)
# Loading altera_mf_ver.dcfifo_dffpipe(fast__1)
# Loading altera_mf_ver.dcfifo_dffpipe(fast__2)
# Loading altera_mf_ver.dcfifo_fefifo(fast)
# Loading altera_mf_ver.dcfifo_fefifo(fast__1)
# Loading altera_mf_ver.dcfifo_low_latency(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast__3)
# Loading altera_mf_ver.ALTERA_MF_HINT_EVALUATION(fast)
# Loading altera_mf_ver.dcfifo_dffpipe(fast__3)
# Loading altera_mf_ver.dcfifo_dffpipe(fast__4)
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (1) for port 'rdusedw'. The port definition is at: /home/visier/FPGA_Porject/VisierCustom/9.IP_FIFO/par/ipcore/FIFO.v(50).
#    Time: 0 ps  Iteration: 0  Instance: /ip_FIFO_tb/u_ip_FIFO/FIFO_inst File: /home/visier/FPGA_Porject/VisierCustom/9.IP_FIFO/rtl/ip_FIFO.v Line: 62
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (1) for port 'wrusedw'. The port definition is at: /home/visier/FPGA_Porject/VisierCustom/9.IP_FIFO/par/ipcore/FIFO.v(53).
#    Time: 0 ps  Iteration: 0  Instance: /ip_FIFO_tb/u_ip_FIFO/FIFO_inst File: /home/visier/FPGA_Porject/VisierCustom/9.IP_FIFO/rtl/ip_FIFO.v Line: 62
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
#  Note : Cyclone IV E PLL was reset
# Time: 0  Instance: ip_FIFO_tb.u_ip_FIFO.pll_inst.altpll_component.cycloneiii_pll.pll3
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 110000  Instance: ip_FIFO_tb.u_ip_FIFO.pll_inst.altpll_component.cycloneiii_pll.pll3
add wave -position insertpoint  \
sim:/ip_FIFO_tb/u_ip_FIFO/FIFO_inst/data \
sim:/ip_FIFO_tb/u_ip_FIFO/FIFO_inst/rdreq \
sim:/ip_FIFO_tb/u_ip_FIFO/FIFO_inst/wrreq \
sim:/ip_FIFO_tb/u_ip_FIFO/FIFO_inst/q \
sim:/ip_FIFO_tb/u_ip_FIFO/FIFO_inst/rdempty \
sim:/ip_FIFO_tb/u_ip_FIFO/FIFO_inst/rdfull \
sim:/ip_FIFO_tb/u_ip_FIFO/FIFO_inst/rdusedw \
sim:/ip_FIFO_tb/u_ip_FIFO/FIFO_inst/wrempty \
sim:/ip_FIFO_tb/u_ip_FIFO/FIFO_inst/wrfull \
sim:/ip_FIFO_tb/u_ip_FIFO/FIFO_inst/wrusedw
run 1ms
