Running: D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o D:/XilinxWorkspace/CPUThinPad/CPU/CPUproject/MemSignalController_test_isim_beh.exe -prj D:/XilinxWorkspace/CPUThinPad/CPU/CPUproject/MemSignalController_test_beh.prj work.MemSignalController_test 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "D:/XilinxWorkspace/CPUThinPad/CPU/CPUproject/constantsIF.vhd" into library work
Parsing VHDL file "D:/XilinxWorkspace/CPUThinPad/CPU/CPUproject/MemSignalController.vhd" into library work
Parsing VHDL file "D:/XilinxWorkspace/CPUThinPad/CPU/CPUproject/MemSignalController_test.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling package numeric_std
Compiling package constantsif
Compiling architecture behavioral of entity MemSignalController [memsignalcontroller_default]
Compiling architecture behavior of entity memsignalcontroller_test
Time Resolution for simulation is 1ps.
Compiled 9 VHDL Units
Built simulation executable D:/XilinxWorkspace/CPUThinPad/CPU/CPUproject/MemSignalController_test_isim_beh.exe
Fuse Memory Usage: 36580 KB
Fuse CPU Usage: 421 ms
