Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Sun Oct 22 21:43:57 2023
| Host         : ASUSComputer running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file signalAcquire_control_sets_placed.rpt
| Design       : signalAcquire
| Device       : xc7z010
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     5 |
|    Minimum number of control sets                        |     5 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |     6 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     5 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               6 |            2 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              52 |           17 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-------------------------------------------+----------------------------+------------------+----------------+--------------+
|  Clock Signal  |               Enable Signal               |      Set/Reset Signal      | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+-------------------------------------------+----------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | datapath/longCounter/tmp_reg[2]_0[0]      | datapath/longCounter/SR[0] |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG |                                           |                            |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG | ctrlpath/FSM_sequential_state_reg[2]_1[0] | datapath/longCounter/SR[0] |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | ctrlpath/E[0]                             | datapath/longCounter/SR[0] |                5 |             16 |         3.20 |
|  clk_IBUF_BUFG | ctrlpath/FSM_sequential_state_reg[3]_1[0] | datapath/longCounter/SR[0] |                8 |             24 |         3.00 |
+----------------+-------------------------------------------+----------------------------+------------------+----------------+--------------+


