/******************************************************************************
 * COPYRIGHT CRAY INC. ar_cq_defs.h
 * FILE: ar_cq_defs.h
 * Created by v2h.c on Wed Oct  8 14:38:58 2014
 ******************************************************************************/

#ifndef _AR_CQ_DEFS_H_
#define _AR_CQ_DEFS_H_

#define AR_CQ_N_MMRS                                           	43
#define AR_CQ_N_DESCS                                          	1

/*
 *  AR CQ MMR TABLE ADDRESS DEFINES
 */
#define AR_NIC_CQ_CFG_DESC_TBL                                 	(AR_CQ_BASE+0x0000000000ull)
#define AR_NIC_CQ_CFG_DESC_TBL_BASE                            	(AR_CQ_BASE+0x0000000000ull)
#define AR_NIC_CQ_CFG_DESC_TBL_SIZE                            	0x0000010000ull
#define AR_NIC_CQ_CFG_DESC_TBL_LIMIT                           	AR_NIC_CQ_CFG_DESC_TBL_BASE+AR_NIC_CQ_CFG_DESC_TBL_SIZE-1
#define AR_NIC_CQ_CFG_DESC_TBL_N_ENTRY                         	2048
#define AR_NIC_CQ_CFG_DESC_TBL_DESC_INCR                       	0x00000020ull
#define AR_NIC_CQ_CFG_DESC_TBL_DESC_N_QUADWORDS                	3
#define AR_NIC_CQ_CFG_DESC_TBL_ADDR(didx)                      	(((didx)*AR_NIC_CQ_CFG_DESC_TBL_DESC_INCR)\
								+ AR_NIC_CQ_CFG_DESC_TBL_BASE)

/*
 *  AR CQ MMR ADDRESS DEFINES
 */
#define AR_NIC_CQ_MMR_RING_0_HI_CQ                             	(AR_CQ_BASE+0x0000000000ull)
#define AR_NIC_CQ_MMR_RING_0_HI_CQ_SIZE                        	0x0000000018ull
#define AR_NIC_CQ_MMR_RING_0_HI_CQ_LIMIT                       	AR_NIC_CQ_MMR_RING_0_HI_CQ+AR_NIC_CQ_MMR_RING_0_HI_CQ_SIZE-1
#define AR_NIC_CQ_MMR_RING_0_MID_CQ                            	(AR_CQ_BASE+0x0000000000ull)
#define AR_NIC_CQ_MMR_RING_0_MID_CQ_SIZE                       	0x0000000010ull
#define AR_NIC_CQ_MMR_RING_0_MID_CQ_LIMIT                      	AR_NIC_CQ_MMR_RING_0_MID_CQ+AR_NIC_CQ_MMR_RING_0_MID_CQ_SIZE-1
#define AR_NIC_CQ_MMR_RING_0_LO_CQ                             	(AR_CQ_BASE+0x0000000000ull)
#define AR_NIC_CQ_MMR_RING_0_LO_CQ_SIZE                        	0x0000000008ull
#define AR_NIC_CQ_MMR_RING_0_LO_CQ_LIMIT                       	AR_NIC_CQ_MMR_RING_0_LO_CQ+AR_NIC_CQ_MMR_RING_0_LO_CQ_SIZE-1
#define AR_NIC_CQ_ERR_FLG_1_HI_CQ                              	(AR_CQ_BASE+0x0000000000ull)
#define AR_NIC_CQ_ERR_FLG_1_HI_CQ_SIZE                         	0x0000000018ull
#define AR_NIC_CQ_ERR_FLG_1_HI_CQ_LIMIT                        	AR_NIC_CQ_ERR_FLG_1_HI_CQ+AR_NIC_CQ_ERR_FLG_1_HI_CQ_SIZE-1
#define AR_NIC_CQ_ERR_FLG_1_MID_CQ                             	(AR_CQ_BASE+0x0000000000ull)
#define AR_NIC_CQ_ERR_FLG_1_MID_CQ_SIZE                        	0x0000000010ull
#define AR_NIC_CQ_ERR_FLG_1_MID_CQ_LIMIT                       	AR_NIC_CQ_ERR_FLG_1_MID_CQ+AR_NIC_CQ_ERR_FLG_1_MID_CQ_SIZE-1
#define AR_NIC_CQ_ERR_FLG_1_LO_CQ                              	(AR_CQ_BASE+0x0000000000ull)
#define AR_NIC_CQ_ERR_FLG_1_LO_CQ_SIZE                         	0x0000000008ull
#define AR_NIC_CQ_ERR_FLG_1_LO_CQ_LIMIT                        	AR_NIC_CQ_ERR_FLG_1_LO_CQ+AR_NIC_CQ_ERR_FLG_1_LO_CQ_SIZE-1
#define AR_NIC_CQ_CQ_NPT_FLIT_2_HI_CQ                          	(AR_CQ_BASE+0x0000000000ull)
#define AR_NIC_CQ_CQ_NPT_FLIT_2_HI_CQ_SIZE                     	0x0000000018ull
#define AR_NIC_CQ_CQ_NPT_FLIT_2_HI_CQ_LIMIT                    	AR_NIC_CQ_CQ_NPT_FLIT_2_HI_CQ+AR_NIC_CQ_CQ_NPT_FLIT_2_HI_CQ_SIZE-1
#define AR_NIC_CQ_CQ_NPT_FLIT_2_MID_CQ                         	(AR_CQ_BASE+0x0000000000ull)
#define AR_NIC_CQ_CQ_NPT_FLIT_2_MID_CQ_SIZE                    	0x0000000010ull
#define AR_NIC_CQ_CQ_NPT_FLIT_2_MID_CQ_LIMIT                   	AR_NIC_CQ_CQ_NPT_FLIT_2_MID_CQ+AR_NIC_CQ_CQ_NPT_FLIT_2_MID_CQ_SIZE-1
#define AR_NIC_CQ_CQ_NPT_FLIT_2_LO_CQ                          	(AR_CQ_BASE+0x0000000000ull)
#define AR_NIC_CQ_CQ_NPT_FLIT_2_LO_CQ_SIZE                     	0x0000000008ull
#define AR_NIC_CQ_CQ_NPT_FLIT_2_LO_CQ_LIMIT                    	AR_NIC_CQ_CQ_NPT_FLIT_2_LO_CQ+AR_NIC_CQ_CQ_NPT_FLIT_2_LO_CQ_SIZE-1
#define AR_NIC_CQ_CQ_NAT_REQUEST_3_HI_CQ                       	(AR_CQ_BASE+0x0000000000ull)
#define AR_NIC_CQ_CQ_NAT_REQUEST_3_HI_CQ_SIZE                  	0x0000000018ull
#define AR_NIC_CQ_CQ_NAT_REQUEST_3_HI_CQ_LIMIT                 	AR_NIC_CQ_CQ_NAT_REQUEST_3_HI_CQ+AR_NIC_CQ_CQ_NAT_REQUEST_3_HI_CQ_SIZE-1
#define AR_NIC_CQ_CQ_NAT_REQUEST_3_MID_CQ                      	(AR_CQ_BASE+0x0000000000ull)
#define AR_NIC_CQ_CQ_NAT_REQUEST_3_MID_CQ_SIZE                 	0x0000000010ull
#define AR_NIC_CQ_CQ_NAT_REQUEST_3_MID_CQ_LIMIT                	AR_NIC_CQ_CQ_NAT_REQUEST_3_MID_CQ+AR_NIC_CQ_CQ_NAT_REQUEST_3_MID_CQ_SIZE-1
#define AR_NIC_CQ_CQ_NAT_REQUEST_3_LO_CQ                       	(AR_CQ_BASE+0x0000000000ull)
#define AR_NIC_CQ_CQ_NAT_REQUEST_3_LO_CQ_SIZE                  	0x0000000008ull
#define AR_NIC_CQ_CQ_NAT_REQUEST_3_LO_CQ_LIMIT                 	AR_NIC_CQ_CQ_NAT_REQUEST_3_LO_CQ+AR_NIC_CQ_CQ_NAT_REQUEST_3_LO_CQ_SIZE-1
#define AR_NIC_CQ_CQ_ACKS_4_HI_CQ                              	(AR_CQ_BASE+0x0000000000ull)
#define AR_NIC_CQ_CQ_ACKS_4_HI_CQ_SIZE                         	0x0000000018ull
#define AR_NIC_CQ_CQ_ACKS_4_HI_CQ_LIMIT                        	AR_NIC_CQ_CQ_ACKS_4_HI_CQ+AR_NIC_CQ_CQ_ACKS_4_HI_CQ_SIZE-1
#define AR_NIC_CQ_CQ_ACKS_4_MID_CQ                             	(AR_CQ_BASE+0x0000000000ull)
#define AR_NIC_CQ_CQ_ACKS_4_MID_CQ_SIZE                        	0x0000000010ull
#define AR_NIC_CQ_CQ_ACKS_4_MID_CQ_LIMIT                       	AR_NIC_CQ_CQ_ACKS_4_MID_CQ+AR_NIC_CQ_CQ_ACKS_4_MID_CQ_SIZE-1
#define AR_NIC_CQ_CQ_ACKS_4_LO_CQ                              	(AR_CQ_BASE+0x0000000000ull)
#define AR_NIC_CQ_CQ_ACKS_4_LO_CQ_SIZE                         	0x0000000008ull
#define AR_NIC_CQ_CQ_ACKS_4_LO_CQ_LIMIT                        	AR_NIC_CQ_CQ_ACKS_4_LO_CQ+AR_NIC_CQ_CQ_ACKS_4_LO_CQ_SIZE-1
#define AR_NIC_CQ_CQ_DEBUG_5_HI_CQ                             	(AR_CQ_BASE+0x0000000000ull)
#define AR_NIC_CQ_CQ_DEBUG_5_HI_CQ_SIZE                        	0x0000000018ull
#define AR_NIC_CQ_CQ_DEBUG_5_HI_CQ_LIMIT                       	AR_NIC_CQ_CQ_DEBUG_5_HI_CQ+AR_NIC_CQ_CQ_DEBUG_5_HI_CQ_SIZE-1
#define AR_NIC_CQ_CQ_DEBUG_5_MID_CQ                            	(AR_CQ_BASE+0x0000000000ull)
#define AR_NIC_CQ_CQ_DEBUG_5_MID_CQ_SIZE                       	0x0000000010ull
#define AR_NIC_CQ_CQ_DEBUG_5_MID_CQ_LIMIT                      	AR_NIC_CQ_CQ_DEBUG_5_MID_CQ+AR_NIC_CQ_CQ_DEBUG_5_MID_CQ_SIZE-1
#define AR_NIC_CQ_CQ_DEBUG_5_LO_CQ                             	(AR_CQ_BASE+0x0000000000ull)
#define AR_NIC_CQ_CQ_DEBUG_5_LO_CQ_SIZE                        	0x0000000008ull
#define AR_NIC_CQ_CQ_DEBUG_5_LO_CQ_LIMIT                       	AR_NIC_CQ_CQ_DEBUG_5_LO_CQ+AR_NIC_CQ_CQ_DEBUG_5_LO_CQ_SIZE-1
#define AR_NIC_CQ_CFG_NPT_CREDITS                              	(AR_CQ_BASE+0x0000010000ull)
#define AR_NIC_CQ_CFG_NPT_CREDITS_SIZE                         	0x0000000008ull
#define AR_NIC_CQ_CFG_NPT_CREDITS_LIMIT                        	AR_NIC_CQ_CFG_NPT_CREDITS+AR_NIC_CQ_CFG_NPT_CREDITS_SIZE-1
#define AR_NIC_CQ_CFG_CAM_CREDITS                              	(AR_CQ_BASE+0x0000010008ull)
#define AR_NIC_CQ_CFG_CAM_CREDITS_SIZE                         	0x0000000008ull
#define AR_NIC_CQ_CFG_CAM_CREDITS_LIMIT                        	AR_NIC_CQ_CFG_CAM_CREDITS+AR_NIC_CQ_CFG_CAM_CREDITS_SIZE-1
#define AR_NIC_CQ_CFG_CACHE_REVISIT_RATE                       	(AR_CQ_BASE+0x0000010010ull)
#define AR_NIC_CQ_CFG_CACHE_REVISIT_RATE_SIZE                  	0x0000000008ull
#define AR_NIC_CQ_CFG_CACHE_REVISIT_RATE_LIMIT                 	AR_NIC_CQ_CFG_CACHE_REVISIT_RATE+AR_NIC_CQ_CFG_CACHE_REVISIT_RATE_SIZE-1
#define AR_NIC_CQ_CFG_NAT_RESPONSE_TIMEOUT                     	(AR_CQ_BASE+0x0000010018ull)
#define AR_NIC_CQ_CFG_NAT_RESPONSE_TIMEOUT_SIZE                	0x0000000008ull
#define AR_NIC_CQ_CFG_NAT_RESPONSE_TIMEOUT_LIMIT               	AR_NIC_CQ_CFG_NAT_RESPONSE_TIMEOUT+AR_NIC_CQ_CFG_NAT_RESPONSE_TIMEOUT_SIZE-1
#define AR_NIC_CQ_ERR_FLG                                      	(AR_CQ_BASE+0x0000010100ull)
#define AR_NIC_CQ_ERR_FLG_SIZE                                 	0x0000000008ull
#define AR_NIC_CQ_ERR_FLG_LIMIT                                	AR_NIC_CQ_ERR_FLG+AR_NIC_CQ_ERR_FLG_SIZE-1
#define AR_NIC_CQ_ERR_CLR                                      	(AR_CQ_BASE+0x0000010108ull)
#define AR_NIC_CQ_ERR_CLR_SIZE                                 	0x0000000008ull
#define AR_NIC_CQ_ERR_CLR_LIMIT                                	AR_NIC_CQ_ERR_CLR+AR_NIC_CQ_ERR_CLR_SIZE-1
#define AR_NIC_CQ_ERR_HSS_MSK                                  	(AR_CQ_BASE+0x0000010110ull)
#define AR_NIC_CQ_ERR_HSS_MSK_SIZE                             	0x0000000008ull
#define AR_NIC_CQ_ERR_HSS_MSK_LIMIT                            	AR_NIC_CQ_ERR_HSS_MSK+AR_NIC_CQ_ERR_HSS_MSK_SIZE-1
#define AR_NIC_CQ_ERR_OS_MSK                                   	(AR_CQ_BASE+0x0000010118ull)
#define AR_NIC_CQ_ERR_OS_MSK_SIZE                              	0x0000000008ull
#define AR_NIC_CQ_ERR_OS_MSK_LIMIT                             	AR_NIC_CQ_ERR_OS_MSK+AR_NIC_CQ_ERR_OS_MSK_SIZE-1
#define AR_NIC_CQ_ERR_FIRST_FLG                                	(AR_CQ_BASE+0x0000010130ull)
#define AR_NIC_CQ_ERR_FIRST_FLG_SIZE                           	0x0000000008ull
#define AR_NIC_CQ_ERR_FIRST_FLG_LIMIT                          	AR_NIC_CQ_ERR_FIRST_FLG+AR_NIC_CQ_ERR_FIRST_FLG_SIZE-1
#define AR_NIC_CQ_ERR_INFO_DESC_TBL_SBE_MBE                    	(AR_CQ_BASE+0x0000010140ull)
#define AR_NIC_CQ_ERR_INFO_DESC_TBL_SBE_MBE_SIZE               	0x0000000008ull
#define AR_NIC_CQ_ERR_INFO_DESC_TBL_SBE_MBE_LIMIT              	AR_NIC_CQ_ERR_INFO_DESC_TBL_SBE_MBE+AR_NIC_CQ_ERR_INFO_DESC_TBL_SBE_MBE_SIZE-1
#define AR_NIC_CQ_ERR_INFO_RMT_DISABLED_CQ                     	(AR_CQ_BASE+0x0000010148ull)
#define AR_NIC_CQ_ERR_INFO_RMT_DISABLED_CQ_SIZE                	0x0000000008ull
#define AR_NIC_CQ_ERR_INFO_RMT_DISABLED_CQ_LIMIT               	AR_NIC_CQ_ERR_INFO_RMT_DISABLED_CQ+AR_NIC_CQ_ERR_INFO_RMT_DISABLED_CQ_SIZE-1
#define AR_NIC_CQ_ERR_INFO_RMT_NAT_ERR                         	(AR_CQ_BASE+0x0000010150ull)
#define AR_NIC_CQ_ERR_INFO_RMT_NAT_ERR_SIZE                    	0x0000000008ull
#define AR_NIC_CQ_ERR_INFO_RMT_NAT_ERR_LIMIT                   	AR_NIC_CQ_ERR_INFO_RMT_NAT_ERR+AR_NIC_CQ_ERR_INFO_RMT_NAT_ERR_SIZE-1
#define AR_NIC_CQ_ERR_INFO_RMT_IDX_BOUNDS                      	(AR_CQ_BASE+0x0000010158ull)
#define AR_NIC_CQ_ERR_INFO_RMT_IDX_BOUNDS_SIZE                 	0x0000000008ull
#define AR_NIC_CQ_ERR_INFO_RMT_IDX_BOUNDS_LIMIT                	AR_NIC_CQ_ERR_INFO_RMT_IDX_BOUNDS+AR_NIC_CQ_ERR_INFO_RMT_IDX_BOUNDS_SIZE-1
#define AR_NIC_CQ_ERR_INFO_RMT_DROPPED_EVENT                   	(AR_CQ_BASE+0x0000010160ull)
#define AR_NIC_CQ_ERR_INFO_RMT_DROPPED_EVENT_SIZE              	0x0000000008ull
#define AR_NIC_CQ_ERR_INFO_RMT_DROPPED_EVENT_LIMIT             	AR_NIC_CQ_ERR_INFO_RMT_DROPPED_EVENT+AR_NIC_CQ_ERR_INFO_RMT_DROPPED_EVENT_SIZE-1
#define AR_NIC_CQ_ERR_INFO_RMT_NAT_RESPONSE_TIMEOUT            	(AR_CQ_BASE+0x0000010168ull)
#define AR_NIC_CQ_ERR_INFO_RMT_NAT_RESPONSE_TIMEOUT_SIZE       	0x0000000008ull
#define AR_NIC_CQ_ERR_INFO_RMT_NAT_RESPONSE_TIMEOUT_LIMIT      	AR_NIC_CQ_ERR_INFO_RMT_NAT_RESPONSE_TIMEOUT+AR_NIC_CQ_ERR_INFO_RMT_NAT_RESPONSE_TIMEOUT_SIZE-1
#define AR_NIC_CQ_ERR_INFO_LCL_DISABLED_CQ                     	(AR_CQ_BASE+0x0000010170ull)
#define AR_NIC_CQ_ERR_INFO_LCL_DISABLED_CQ_SIZE                	0x0000000008ull
#define AR_NIC_CQ_ERR_INFO_LCL_DISABLED_CQ_LIMIT               	AR_NIC_CQ_ERR_INFO_LCL_DISABLED_CQ+AR_NIC_CQ_ERR_INFO_LCL_DISABLED_CQ_SIZE-1
#define AR_NIC_CQ_ERR_INFO_LCL_NAT_ERR                         	(AR_CQ_BASE+0x0000010178ull)
#define AR_NIC_CQ_ERR_INFO_LCL_NAT_ERR_SIZE                    	0x0000000008ull
#define AR_NIC_CQ_ERR_INFO_LCL_NAT_ERR_LIMIT                   	AR_NIC_CQ_ERR_INFO_LCL_NAT_ERR+AR_NIC_CQ_ERR_INFO_LCL_NAT_ERR_SIZE-1
#define AR_NIC_CQ_ERR_INFO_LCL_IDX_BOUNDS                      	(AR_CQ_BASE+0x0000010180ull)
#define AR_NIC_CQ_ERR_INFO_LCL_IDX_BOUNDS_SIZE                 	0x0000000008ull
#define AR_NIC_CQ_ERR_INFO_LCL_IDX_BOUNDS_LIMIT                	AR_NIC_CQ_ERR_INFO_LCL_IDX_BOUNDS+AR_NIC_CQ_ERR_INFO_LCL_IDX_BOUNDS_SIZE-1
#define AR_NIC_CQ_ERR_INFO_LCL_DROPPED_EVENT                   	(AR_CQ_BASE+0x0000010188ull)
#define AR_NIC_CQ_ERR_INFO_LCL_DROPPED_EVENT_SIZE              	0x0000000008ull
#define AR_NIC_CQ_ERR_INFO_LCL_DROPPED_EVENT_LIMIT             	AR_NIC_CQ_ERR_INFO_LCL_DROPPED_EVENT+AR_NIC_CQ_ERR_INFO_LCL_DROPPED_EVENT_SIZE-1
#define AR_NIC_CQ_ERR_INFO_LCL_NAT_RESPONSE_TIMEOUT            	(AR_CQ_BASE+0x0000010190ull)
#define AR_NIC_CQ_ERR_INFO_LCL_NAT_RESPONSE_TIMEOUT_SIZE       	0x0000000008ull
#define AR_NIC_CQ_ERR_INFO_LCL_NAT_RESPONSE_TIMEOUT_LIMIT      	AR_NIC_CQ_ERR_INFO_LCL_NAT_RESPONSE_TIMEOUT+AR_NIC_CQ_ERR_INFO_LCL_NAT_RESPONSE_TIMEOUT_SIZE-1
#define AR_NIC_CQ_DBG_ERRINJ_DESC_TBL                          	(AR_CQ_BASE+0x0000010300ull)
#define AR_NIC_CQ_DBG_ERRINJ_DESC_TBL_SIZE                     	0x0000000008ull
#define AR_NIC_CQ_DBG_ERRINJ_DESC_TBL_LIMIT                    	AR_NIC_CQ_DBG_ERRINJ_DESC_TBL+AR_NIC_CQ_DBG_ERRINJ_DESC_TBL_SIZE-1
#define AR_NIC_CQ_DBG_ERRINJ_PARITY                            	(AR_CQ_BASE+0x0000010308ull)
#define AR_NIC_CQ_DBG_ERRINJ_PARITY_SIZE                       	0x0000000008ull
#define AR_NIC_CQ_DBG_ERRINJ_PARITY_LIMIT                      	AR_NIC_CQ_DBG_ERRINJ_PARITY+AR_NIC_CQ_DBG_ERRINJ_PARITY_SIZE-1
#define AR_NIC_CQ_DBG_IOMMU_STATUS                             	(AR_CQ_BASE+0x0000010310ull)
#define AR_NIC_CQ_DBG_IOMMU_STATUS_SIZE                        	0x0000000008ull
#define AR_NIC_CQ_DBG_IOMMU_STATUS_LIMIT                       	AR_NIC_CQ_DBG_IOMMU_STATUS+AR_NIC_CQ_DBG_IOMMU_STATUS_SIZE-1
#define AR_NIC_CQ_DBG_STATE                                    	(AR_CQ_BASE+0x0000010318ull)
#define AR_NIC_CQ_DBG_STATE_SIZE                               	0x0000000008ull
#define AR_NIC_CQ_DBG_STATE_LIMIT                              	AR_NIC_CQ_DBG_STATE+AR_NIC_CQ_DBG_STATE_SIZE-1

/*
 *  AR_NIC_CQ_CFG_DESC_TBL DEFINES
 */
#define AR_NIC_CQ_CFG_DESC_TBL_MDD0_MMU_TC_MASK                         	0xf000000000000000ull
#define AR_NIC_CQ_CFG_DESC_TBL_MDD0_MMU_EN_MASK                         	0x0800000000000000ull
#define AR_NIC_CQ_CFG_DESC_TBL_MDD1_PTAG_MASK                           	0xff00000000000000ull
#define AR_NIC_CQ_CFG_DESC_TBL_MDD0_TPH_MASK                            	0x0700000000000000ull
#define AR_NIC_CQ_CFG_DESC_TBL_MDD0_MMU_PREFETCH_MASK                   	0x0008000000000000ull
#define AR_NIC_CQ_CFG_DESC_TBL_MDD1_MDH_MASK                            	0x000fff0000000000ull
#define AR_NIC_CQ_CFG_DESC_TBL_MDD1_BASE_OFFSET_39_12_MASK              	0x000000fffffff000ull
#define AR_NIC_CQ_CFG_DESC_TBL_MDD0_BASE_ADDR_47_12_MASK                	0x0000fffffffff000ull
#define AR_NIC_CQ_CFG_DESC_TBL_MDD_EN_MASK                              	0x8000000000000000ull
#define AR_NIC_CQ_CFG_DESC_TBL_EN_MASK                                  	0x0020000000000000ull
#define AR_NIC_CQ_CFG_DESC_TBL_IRQ_IDX_MASK                             	0x001f000000000000ull
#define AR_NIC_CQ_CFG_DESC_TBL_IRQ_REQ_MASK                             	0x0000800000000000ull
#define AR_NIC_CQ_CFG_DESC_TBL_IRQ_THRESH_IDX_MASK                      	0x00001fff00000000ull
#define AR_NIC_CQ_CFG_DESC_TBL_MAX_IDX_MASK                             	0x000000001fffffffull
#define AR_NIC_CQ_CFG_DESC_TBL_IRQ_MASK_MASK                            	0x8000000000000000ull
#define AR_NIC_CQ_CFG_DESC_TBL_WR_IDX_MASK                              	0x1fffffff00000000ull
#define AR_NIC_CQ_CFG_DESC_TBL_RD_IDX_MASK                              	0x000000001fffffffull
#define AR_NIC_CQ_CFG_DESC_TBL_MDD0_MMU_TC_BP                           	60
#define AR_NIC_CQ_CFG_DESC_TBL_MDD0_MMU_EN_BP                           	59
#define AR_NIC_CQ_CFG_DESC_TBL_MDD1_PTAG_BP                             	56
#define AR_NIC_CQ_CFG_DESC_TBL_MDD0_TPH_BP                              	56
#define AR_NIC_CQ_CFG_DESC_TBL_MDD0_MMU_PREFETCH_BP                     	51
#define AR_NIC_CQ_CFG_DESC_TBL_MDD1_MDH_BP                              	40
#define AR_NIC_CQ_CFG_DESC_TBL_MDD1_BASE_OFFSET_39_12_BP                	12
#define AR_NIC_CQ_CFG_DESC_TBL_MDD0_BASE_ADDR_47_12_BP                  	12
#define AR_NIC_CQ_CFG_DESC_TBL_MDD_EN_BP                                	63
#define AR_NIC_CQ_CFG_DESC_TBL_EN_BP                                    	53
#define AR_NIC_CQ_CFG_DESC_TBL_IRQ_IDX_BP                               	48
#define AR_NIC_CQ_CFG_DESC_TBL_IRQ_REQ_BP                               	47
#define AR_NIC_CQ_CFG_DESC_TBL_IRQ_THRESH_IDX_BP                        	32
#define AR_NIC_CQ_CFG_DESC_TBL_MAX_IDX_BP                               	0
#define AR_NIC_CQ_CFG_DESC_TBL_IRQ_MASK_BP                              	63
#define AR_NIC_CQ_CFG_DESC_TBL_WR_IDX_BP                                	32
#define AR_NIC_CQ_CFG_DESC_TBL_RD_IDX_BP                                	0
#define AR_NIC_CQ_CFG_DESC_TBL_MDD0_MMU_TC_QW                           	2
#define AR_NIC_CQ_CFG_DESC_TBL_MDD0_MMU_EN_QW                           	2
#define AR_NIC_CQ_CFG_DESC_TBL_MDD1_PTAG_QW                             	2
#define AR_NIC_CQ_CFG_DESC_TBL_MDD0_TPH_QW                              	2
#define AR_NIC_CQ_CFG_DESC_TBL_MDD0_MMU_PREFETCH_QW                     	2
#define AR_NIC_CQ_CFG_DESC_TBL_MDD1_MDH_QW                              	2
#define AR_NIC_CQ_CFG_DESC_TBL_MDD1_BASE_OFFSET_39_12_QW                	2
#define AR_NIC_CQ_CFG_DESC_TBL_MDD0_BASE_ADDR_47_12_QW                  	2
#define AR_NIC_CQ_CFG_DESC_TBL_MDD_EN_QW                                	1
#define AR_NIC_CQ_CFG_DESC_TBL_EN_QW                                    	1
#define AR_NIC_CQ_CFG_DESC_TBL_IRQ_IDX_QW                               	1
#define AR_NIC_CQ_CFG_DESC_TBL_IRQ_REQ_QW                               	1
#define AR_NIC_CQ_CFG_DESC_TBL_IRQ_THRESH_IDX_QW                        	1
#define AR_NIC_CQ_CFG_DESC_TBL_MAX_IDX_QW                               	1
#define AR_NIC_CQ_CFG_DESC_TBL_IRQ_MASK_QW                              	0
#define AR_NIC_CQ_CFG_DESC_TBL_WR_IDX_QW                                	0
#define AR_NIC_CQ_CFG_DESC_TBL_RD_IDX_QW                                	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_CQ_MMR_RING_0_HI_CQ DEFINES
 */
#define AR_NIC_CQ_MMR_RING_0_HI_CQ_UNUSED_145_116_MASK                  	0x000000000003ffffull
#define AR_NIC_CQ_MMR_RING_0_HI_CQ_UNUSED_145_116_BP                    	0
#define AR_NIC_CQ_MMR_RING_0_HI_CQ_UNUSED_145_116_QW                    	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_CQ_MMR_RING_0_MID_CQ DEFINES
 */
#define AR_NIC_CQ_MMR_RING_0_MID_CQ_UNUSED_127_116_MASK                 	0xfff0000000000000ull
#define AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_TRANS_CMP_Q_PARITY_ERR_MASK    	0x0008000000000000ull
#define AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_SSID_INPUT_EVENT_DATA_PARITY_ERR_MASK	0x0004000000000000ull
#define AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_BTE_INPUT_EVENT_DATA_PARITY_ERR_MASK	0x0002000000000000ull
#define AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_DLA_INPUT_EVENT_DATA_PARITY_ERR_MASK	0x0001000000000000ull
#define AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_RMT_INPUT_EVENT_DATA_PARITY_ERR_MASK	0x0000800000000000ull
#define AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_RMT_INPUT_RMT_DATA_PARITY_ERR_MASK	0x0000400000000000ull
#define AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_DESC_TBL_MBE3_MASK             	0x0000200000000000ull
#define AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_DESC_TBL_MBE2_MASK             	0x0000100000000000ull
#define AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_DESC_TBL_MBE1_MASK             	0x0000080000000000ull
#define AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_DESC_TBL_MBE0_MASK             	0x0000040000000000ull
#define AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_DESC_TBL_SBE3_MASK             	0x0000020000000000ull
#define AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_DESC_TBL_SBE2_MASK             	0x0000010000000000ull
#define AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_DESC_TBL_SBE1_MASK             	0x0000008000000000ull
#define AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_DESC_TBL_SBE0_MASK             	0x0000004000000000ull
#define AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_NPT_STALLED_MASK               	0x0000002000000000ull
#define AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_NPT_FLIT_MASK                  	0x0000001000000000ull
#define AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_NPT_PKT_MASK                   	0x0000000800000000ull
#define AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_RMT_DROPPED_MASK               	0x0000000400000000ull
#define AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_DLA_DROPPED_MASK               	0x0000000200000000ull
#define AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_BTE_DROPPED_MASK               	0x0000000100000000ull
#define AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_SSID_DROPPED_MASK              	0x0000000080000000ull
#define AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_RMT_BLOCKED_MASK               	0x0000000040000000ull
#define AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_DLA_BLOCKED_MASK               	0x0000000020000000ull
#define AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_BTE_BLOCKED_MASK               	0x0000000010000000ull
#define AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_SSID_BLOCKED_MASK              	0x0000000008000000ull
#define AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_RMT_STALLED_MASK               	0x0000000004000000ull
#define AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_DLA_STALLED_MASK               	0x0000000002000000ull
#define AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_BTE_STALLED_MASK               	0x0000000001000000ull
#define AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_SSID_STALLED_MASK              	0x0000000000800000ull
#define AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_FMA_MASK                       	0x0000000000400000ull
#define AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_RMT_MASK                       	0x0000000000200000ull
#define AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_DLA_MASK                       	0x0000000000100000ull
#define AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_BTE_MASK                       	0x0000000000080000ull
#define AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_SSID_MASK                      	0x0000000000040000ull
#define AR_NIC_CQ_MMR_RING_0_MID_CQ_UNUSED_81_35_MASK                   	0x000000000003ffffull
#define AR_NIC_CQ_MMR_RING_0_MID_CQ_UNUSED_127_116_BP                   	52
#define AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_TRANS_CMP_Q_PARITY_ERR_BP      	51
#define AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_SSID_INPUT_EVENT_DATA_PARITY_ERR_BP	50
#define AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_BTE_INPUT_EVENT_DATA_PARITY_ERR_BP	49
#define AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_DLA_INPUT_EVENT_DATA_PARITY_ERR_BP	48
#define AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_RMT_INPUT_EVENT_DATA_PARITY_ERR_BP	47
#define AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_RMT_INPUT_RMT_DATA_PARITY_ERR_BP	46
#define AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_DESC_TBL_MBE3_BP               	45
#define AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_DESC_TBL_MBE2_BP               	44
#define AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_DESC_TBL_MBE1_BP               	43
#define AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_DESC_TBL_MBE0_BP               	42
#define AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_DESC_TBL_SBE3_BP               	41
#define AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_DESC_TBL_SBE2_BP               	40
#define AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_DESC_TBL_SBE1_BP               	39
#define AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_DESC_TBL_SBE0_BP               	38
#define AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_NPT_STALLED_BP                 	37
#define AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_NPT_FLIT_BP                    	36
#define AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_NPT_PKT_BP                     	35
#define AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_RMT_DROPPED_BP                 	34
#define AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_DLA_DROPPED_BP                 	33
#define AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_BTE_DROPPED_BP                 	32
#define AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_SSID_DROPPED_BP                	31
#define AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_RMT_BLOCKED_BP                 	30
#define AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_DLA_BLOCKED_BP                 	29
#define AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_BTE_BLOCKED_BP                 	28
#define AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_SSID_BLOCKED_BP                	27
#define AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_RMT_STALLED_BP                 	26
#define AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_DLA_STALLED_BP                 	25
#define AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_BTE_STALLED_BP                 	24
#define AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_SSID_STALLED_BP                	23
#define AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_FMA_BP                         	22
#define AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_RMT_BP                         	21
#define AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_DLA_BP                         	20
#define AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_BTE_BP                         	19
#define AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_SSID_BP                        	18
#define AR_NIC_CQ_MMR_RING_0_MID_CQ_UNUSED_81_35_BP                     	0
#define AR_NIC_CQ_MMR_RING_0_MID_CQ_UNUSED_127_116_QW                   	1
#define AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_TRANS_CMP_Q_PARITY_ERR_QW      	1
#define AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_SSID_INPUT_EVENT_DATA_PARITY_ERR_QW	1
#define AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_BTE_INPUT_EVENT_DATA_PARITY_ERR_QW	1
#define AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_DLA_INPUT_EVENT_DATA_PARITY_ERR_QW	1
#define AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_RMT_INPUT_EVENT_DATA_PARITY_ERR_QW	1
#define AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_RMT_INPUT_RMT_DATA_PARITY_ERR_QW	1
#define AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_DESC_TBL_MBE3_QW               	1
#define AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_DESC_TBL_MBE2_QW               	1
#define AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_DESC_TBL_MBE1_QW               	1
#define AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_DESC_TBL_MBE0_QW               	1
#define AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_DESC_TBL_SBE3_QW               	1
#define AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_DESC_TBL_SBE2_QW               	1
#define AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_DESC_TBL_SBE1_QW               	1
#define AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_DESC_TBL_SBE0_QW               	1
#define AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_NPT_STALLED_QW                 	1
#define AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_NPT_FLIT_QW                    	1
#define AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_NPT_PKT_QW                     	1
#define AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_RMT_DROPPED_QW                 	1
#define AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_DLA_DROPPED_QW                 	1
#define AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_BTE_DROPPED_QW                 	1
#define AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_SSID_DROPPED_QW                	1
#define AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_RMT_BLOCKED_QW                 	1
#define AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_DLA_BLOCKED_QW                 	1
#define AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_BTE_BLOCKED_QW                 	1
#define AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_SSID_BLOCKED_QW                	1
#define AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_RMT_STALLED_QW                 	1
#define AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_DLA_STALLED_QW                 	1
#define AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_BTE_STALLED_QW                 	1
#define AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_SSID_STALLED_QW                	1
#define AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_FMA_QW                         	1
#define AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_RMT_QW                         	1
#define AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_DLA_QW                         	1
#define AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_BTE_QW                         	1
#define AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_SSID_QW                        	1
#define AR_NIC_CQ_MMR_RING_0_MID_CQ_UNUSED_81_35_QW                     	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_CQ_MMR_RING_0_LO_CQ DEFINES
 */
#define AR_NIC_CQ_MMR_RING_0_LO_CQ_UNUSED_81_35_MASK                    	0xfffffff800000000ull
#define AR_NIC_CQ_MMR_RING_0_LO_CQ_R_Q_CQ_LB_OS_IRQ_MASK                	0x0000000400000000ull
#define AR_NIC_CQ_MMR_RING_0_LO_CQ_R_Q_CQ_LB_HSS_IRQ_MASK               	0x0000000200000000ull
#define AR_NIC_CQ_MMR_RING_0_LO_CQ_R_Q_CQ_LB_WR_ACK_MASK                	0x0000000100000000ull
#define AR_NIC_CQ_MMR_RING_0_LO_CQ_R_Q_CQ_LB_RSP_15_0_MASK              	0x00000000ffff0000ull
#define AR_NIC_CQ_MMR_RING_0_LO_CQ_I_LB_CQ_REQ_15_0_MASK                	0x000000000000ffffull
#define AR_NIC_CQ_MMR_RING_0_LO_CQ_UNUSED_81_35_BP                      	35
#define AR_NIC_CQ_MMR_RING_0_LO_CQ_R_Q_CQ_LB_OS_IRQ_BP                  	34
#define AR_NIC_CQ_MMR_RING_0_LO_CQ_R_Q_CQ_LB_HSS_IRQ_BP                 	33
#define AR_NIC_CQ_MMR_RING_0_LO_CQ_R_Q_CQ_LB_WR_ACK_BP                  	32
#define AR_NIC_CQ_MMR_RING_0_LO_CQ_R_Q_CQ_LB_RSP_15_0_BP                	16
#define AR_NIC_CQ_MMR_RING_0_LO_CQ_I_LB_CQ_REQ_15_0_BP                  	0
#define AR_NIC_CQ_MMR_RING_0_LO_CQ_UNUSED_81_35_QW                      	0
#define AR_NIC_CQ_MMR_RING_0_LO_CQ_R_Q_CQ_LB_OS_IRQ_QW                  	0
#define AR_NIC_CQ_MMR_RING_0_LO_CQ_R_Q_CQ_LB_HSS_IRQ_QW                 	0
#define AR_NIC_CQ_MMR_RING_0_LO_CQ_R_Q_CQ_LB_WR_ACK_QW                  	0
#define AR_NIC_CQ_MMR_RING_0_LO_CQ_R_Q_CQ_LB_RSP_15_0_QW                	0
#define AR_NIC_CQ_MMR_RING_0_LO_CQ_I_LB_CQ_REQ_15_0_QW                  	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_CQ_ERR_FLG_1_HI_CQ DEFINES
 */
#define AR_NIC_CQ_ERR_FLG_1_HI_CQ_UNUSED_145_86_MASK                    	0x000000000003ffffull
#define AR_NIC_CQ_ERR_FLG_1_HI_CQ_UNUSED_145_86_BP                      	0
#define AR_NIC_CQ_ERR_FLG_1_HI_CQ_UNUSED_145_86_QW                      	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_CQ_ERR_FLG_1_MID_CQ DEFINES
 */
#define AR_NIC_CQ_ERR_FLG_1_MID_CQ_UNUSED_127_86_MASK                   	0xffffffffffc00000ull
#define AR_NIC_CQ_ERR_FLG_1_MID_CQ_CQ_LCL_NAT_RESPONSE_TIMEOUT_ERR_MASK 	0x0000000000200000ull
#define AR_NIC_CQ_ERR_FLG_1_MID_CQ_CQ_LCL_PARITY_ERR_MASK               	0x0000000000100000ull
#define AR_NIC_CQ_ERR_FLG_1_MID_CQ_CQ_LCL_DROPPED_EVENT_MASK            	0x0000000000080000ull
#define AR_NIC_CQ_ERR_FLG_1_MID_CQ_CQ_LCL_IDX_BOUNDS_MASK               	0x0000000000040000ull
#define AR_NIC_CQ_ERR_FLG_1_MID_CQ_CQ_LCL_NAT_ERR_MASK                  	0x0000000000020000ull
#define AR_NIC_CQ_ERR_FLG_1_MID_CQ_CQ_LCL_OVERRUN_EVENT_MASK            	0x0000000000010000ull
#define AR_NIC_CQ_ERR_FLG_1_MID_CQ_CQ_LCL_DISABLED_CQ_MASK              	0x0000000000008000ull
#define AR_NIC_CQ_ERR_FLG_1_MID_CQ_CQ_RMT_NAT_RESPONSE_TIMEOUT_ERR_MASK 	0x0000000000004000ull
#define AR_NIC_CQ_ERR_FLG_1_MID_CQ_CQ_RMT_PARITY_ERR_MASK               	0x0000000000002000ull
#define AR_NIC_CQ_ERR_FLG_1_MID_CQ_CQ_RMT_DROPPED_EVENT_MASK            	0x0000000000001000ull
#define AR_NIC_CQ_ERR_FLG_1_MID_CQ_CQ_RMT_IDX_BOUNDS_MASK               	0x0000000000000800ull
#define AR_NIC_CQ_ERR_FLG_1_MID_CQ_CQ_RMT_NAT_ERR_MASK                  	0x0000000000000400ull
#define AR_NIC_CQ_ERR_FLG_1_MID_CQ_CQ_RMT_OVERRUN_EVENT_MASK            	0x0000000000000200ull
#define AR_NIC_CQ_ERR_FLG_1_MID_CQ_CQ_RMT_DISABLED_CQ_MASK              	0x0000000000000100ull
#define AR_NIC_CQ_ERR_FLG_1_MID_CQ_CQ_DESC_TBL_SBE_MASK                 	0x0000000000000080ull
#define AR_NIC_CQ_ERR_FLG_1_MID_CQ_CQ_DESC_TBL_MBE_MASK                 	0x0000000000000040ull
#define AR_NIC_CQ_ERR_FLG_1_MID_CQ_FMA_CQ_INPUT_Q_OVERRUN_MASK          	0x0000000000000020ull
#define AR_NIC_CQ_ERR_FLG_1_MID_CQ_SSID_CQ_INPUT_Q_OVERRUN_MASK         	0x0000000000000010ull
#define AR_NIC_CQ_ERR_FLG_1_MID_CQ_RMT_CQ_INPUT_Q_OVERRUN_MASK          	0x0000000000000008ull
#define AR_NIC_CQ_ERR_FLG_1_MID_CQ_DLA_CQ_INPUT_Q_OVERRUN_MASK          	0x0000000000000004ull
#define AR_NIC_CQ_ERR_FLG_1_MID_CQ_BTE_CQ_INPUT_Q_OVERRUN_MASK          	0x0000000000000002ull
#define AR_NIC_CQ_ERR_FLG_1_MID_CQ_DIAG_ONLY_MASK                       	0x0000000000000001ull
#define AR_NIC_CQ_ERR_FLG_1_MID_CQ_UNUSED_127_86_BP                     	22
#define AR_NIC_CQ_ERR_FLG_1_MID_CQ_CQ_LCL_NAT_RESPONSE_TIMEOUT_ERR_BP   	21
#define AR_NIC_CQ_ERR_FLG_1_MID_CQ_CQ_LCL_PARITY_ERR_BP                 	20
#define AR_NIC_CQ_ERR_FLG_1_MID_CQ_CQ_LCL_DROPPED_EVENT_BP              	19
#define AR_NIC_CQ_ERR_FLG_1_MID_CQ_CQ_LCL_IDX_BOUNDS_BP                 	18
#define AR_NIC_CQ_ERR_FLG_1_MID_CQ_CQ_LCL_NAT_ERR_BP                    	17
#define AR_NIC_CQ_ERR_FLG_1_MID_CQ_CQ_LCL_OVERRUN_EVENT_BP              	16
#define AR_NIC_CQ_ERR_FLG_1_MID_CQ_CQ_LCL_DISABLED_CQ_BP                	15
#define AR_NIC_CQ_ERR_FLG_1_MID_CQ_CQ_RMT_NAT_RESPONSE_TIMEOUT_ERR_BP   	14
#define AR_NIC_CQ_ERR_FLG_1_MID_CQ_CQ_RMT_PARITY_ERR_BP                 	13
#define AR_NIC_CQ_ERR_FLG_1_MID_CQ_CQ_RMT_DROPPED_EVENT_BP              	12
#define AR_NIC_CQ_ERR_FLG_1_MID_CQ_CQ_RMT_IDX_BOUNDS_BP                 	11
#define AR_NIC_CQ_ERR_FLG_1_MID_CQ_CQ_RMT_NAT_ERR_BP                    	10
#define AR_NIC_CQ_ERR_FLG_1_MID_CQ_CQ_RMT_OVERRUN_EVENT_BP              	9
#define AR_NIC_CQ_ERR_FLG_1_MID_CQ_CQ_RMT_DISABLED_CQ_BP                	8
#define AR_NIC_CQ_ERR_FLG_1_MID_CQ_CQ_DESC_TBL_SBE_BP                   	7
#define AR_NIC_CQ_ERR_FLG_1_MID_CQ_CQ_DESC_TBL_MBE_BP                   	6
#define AR_NIC_CQ_ERR_FLG_1_MID_CQ_FMA_CQ_INPUT_Q_OVERRUN_BP            	5
#define AR_NIC_CQ_ERR_FLG_1_MID_CQ_SSID_CQ_INPUT_Q_OVERRUN_BP           	4
#define AR_NIC_CQ_ERR_FLG_1_MID_CQ_RMT_CQ_INPUT_Q_OVERRUN_BP            	3
#define AR_NIC_CQ_ERR_FLG_1_MID_CQ_DLA_CQ_INPUT_Q_OVERRUN_BP            	2
#define AR_NIC_CQ_ERR_FLG_1_MID_CQ_BTE_CQ_INPUT_Q_OVERRUN_BP            	1
#define AR_NIC_CQ_ERR_FLG_1_MID_CQ_DIAG_ONLY_BP                         	0
#define AR_NIC_CQ_ERR_FLG_1_MID_CQ_UNUSED_127_86_QW                     	1
#define AR_NIC_CQ_ERR_FLG_1_MID_CQ_CQ_LCL_NAT_RESPONSE_TIMEOUT_ERR_QW   	1
#define AR_NIC_CQ_ERR_FLG_1_MID_CQ_CQ_LCL_PARITY_ERR_QW                 	1
#define AR_NIC_CQ_ERR_FLG_1_MID_CQ_CQ_LCL_DROPPED_EVENT_QW              	1
#define AR_NIC_CQ_ERR_FLG_1_MID_CQ_CQ_LCL_IDX_BOUNDS_QW                 	1
#define AR_NIC_CQ_ERR_FLG_1_MID_CQ_CQ_LCL_NAT_ERR_QW                    	1
#define AR_NIC_CQ_ERR_FLG_1_MID_CQ_CQ_LCL_OVERRUN_EVENT_QW              	1
#define AR_NIC_CQ_ERR_FLG_1_MID_CQ_CQ_LCL_DISABLED_CQ_QW                	1
#define AR_NIC_CQ_ERR_FLG_1_MID_CQ_CQ_RMT_NAT_RESPONSE_TIMEOUT_ERR_QW   	1
#define AR_NIC_CQ_ERR_FLG_1_MID_CQ_CQ_RMT_PARITY_ERR_QW                 	1
#define AR_NIC_CQ_ERR_FLG_1_MID_CQ_CQ_RMT_DROPPED_EVENT_QW              	1
#define AR_NIC_CQ_ERR_FLG_1_MID_CQ_CQ_RMT_IDX_BOUNDS_QW                 	1
#define AR_NIC_CQ_ERR_FLG_1_MID_CQ_CQ_RMT_NAT_ERR_QW                    	1
#define AR_NIC_CQ_ERR_FLG_1_MID_CQ_CQ_RMT_OVERRUN_EVENT_QW              	1
#define AR_NIC_CQ_ERR_FLG_1_MID_CQ_CQ_RMT_DISABLED_CQ_QW                	1
#define AR_NIC_CQ_ERR_FLG_1_MID_CQ_CQ_DESC_TBL_SBE_QW                   	1
#define AR_NIC_CQ_ERR_FLG_1_MID_CQ_CQ_DESC_TBL_MBE_QW                   	1
#define AR_NIC_CQ_ERR_FLG_1_MID_CQ_FMA_CQ_INPUT_Q_OVERRUN_QW            	1
#define AR_NIC_CQ_ERR_FLG_1_MID_CQ_SSID_CQ_INPUT_Q_OVERRUN_QW           	1
#define AR_NIC_CQ_ERR_FLG_1_MID_CQ_RMT_CQ_INPUT_Q_OVERRUN_QW            	1
#define AR_NIC_CQ_ERR_FLG_1_MID_CQ_DLA_CQ_INPUT_Q_OVERRUN_QW            	1
#define AR_NIC_CQ_ERR_FLG_1_MID_CQ_BTE_CQ_INPUT_Q_OVERRUN_QW            	1
#define AR_NIC_CQ_ERR_FLG_1_MID_CQ_DIAG_ONLY_QW                         	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_CQ_ERR_FLG_1_LO_CQ DEFINES
 */
#define AR_NIC_CQ_ERR_FLG_1_LO_CQ_UNUSED_63_22_MASK                     	0xffffffffffc00000ull
#define AR_NIC_CQ_ERR_FLG_1_LO_CQ_I_CQ_LCL_NAT_RESPONSE_TIMEOUT_ERR_MASK	0x0000000000200000ull
#define AR_NIC_CQ_ERR_FLG_1_LO_CQ_I_CQ_LCL_PARITY_ERR_MASK              	0x0000000000100000ull
#define AR_NIC_CQ_ERR_FLG_1_LO_CQ_I_CQ_LCL_DROPPED_EVENT_MASK           	0x0000000000080000ull
#define AR_NIC_CQ_ERR_FLG_1_LO_CQ_I_CQ_LCL_IDX_BOUNDS_MASK              	0x0000000000040000ull
#define AR_NIC_CQ_ERR_FLG_1_LO_CQ_I_CQ_LCL_NAT_ERR_MASK                 	0x0000000000020000ull
#define AR_NIC_CQ_ERR_FLG_1_LO_CQ_I_CQ_LCL_OVERRUN_EVENT_MASK           	0x0000000000010000ull
#define AR_NIC_CQ_ERR_FLG_1_LO_CQ_I_CQ_LCL_DISABLED_CQ_MASK             	0x0000000000008000ull
#define AR_NIC_CQ_ERR_FLG_1_LO_CQ_I_CQ_RMT_NAT_RESPONSE_TIMEOUT_ERR_MASK	0x0000000000004000ull
#define AR_NIC_CQ_ERR_FLG_1_LO_CQ_I_CQ_RMT_PARITY_ERR_MASK              	0x0000000000002000ull
#define AR_NIC_CQ_ERR_FLG_1_LO_CQ_I_CQ_RMT_DROPPED_EVENT_MASK           	0x0000000000001000ull
#define AR_NIC_CQ_ERR_FLG_1_LO_CQ_I_CQ_RMT_IDX_BOUNDS_MASK              	0x0000000000000800ull
#define AR_NIC_CQ_ERR_FLG_1_LO_CQ_I_CQ_RMT_NAT_ERR_MASK                 	0x0000000000000400ull
#define AR_NIC_CQ_ERR_FLG_1_LO_CQ_I_CQ_RMT_OVERRUN_EVENT_MASK           	0x0000000000000200ull
#define AR_NIC_CQ_ERR_FLG_1_LO_CQ_I_CQ_RMT_DISABLED_CQ_MASK             	0x0000000000000100ull
#define AR_NIC_CQ_ERR_FLG_1_LO_CQ_I_CQ_DESC_TBL_SBE_MASK                	0x0000000000000080ull
#define AR_NIC_CQ_ERR_FLG_1_LO_CQ_I_CQ_DESC_TBL_MBE_MASK                	0x0000000000000040ull
#define AR_NIC_CQ_ERR_FLG_1_LO_CQ_I_FMA_CQ_INPUT_Q_OVERRUN_MASK         	0x0000000000000020ull
#define AR_NIC_CQ_ERR_FLG_1_LO_CQ_I_SSID_CQ_INPUT_Q_OVERRUN_MASK        	0x0000000000000010ull
#define AR_NIC_CQ_ERR_FLG_1_LO_CQ_I_RMT_CQ_INPUT_Q_OVERRUN_MASK         	0x0000000000000008ull
#define AR_NIC_CQ_ERR_FLG_1_LO_CQ_I_DLA_CQ_INPUT_Q_OVERRUN_MASK         	0x0000000000000004ull
#define AR_NIC_CQ_ERR_FLG_1_LO_CQ_I_BTE_CQ_INPUT_Q_OVERRUN_MASK         	0x0000000000000002ull
#define AR_NIC_CQ_ERR_FLG_1_LO_CQ_UNUSED_0_MASK                         	0x0000000000000001ull
#define AR_NIC_CQ_ERR_FLG_1_LO_CQ_UNUSED_63_22_BP                       	22
#define AR_NIC_CQ_ERR_FLG_1_LO_CQ_I_CQ_LCL_NAT_RESPONSE_TIMEOUT_ERR_BP  	21
#define AR_NIC_CQ_ERR_FLG_1_LO_CQ_I_CQ_LCL_PARITY_ERR_BP                	20
#define AR_NIC_CQ_ERR_FLG_1_LO_CQ_I_CQ_LCL_DROPPED_EVENT_BP             	19
#define AR_NIC_CQ_ERR_FLG_1_LO_CQ_I_CQ_LCL_IDX_BOUNDS_BP                	18
#define AR_NIC_CQ_ERR_FLG_1_LO_CQ_I_CQ_LCL_NAT_ERR_BP                   	17
#define AR_NIC_CQ_ERR_FLG_1_LO_CQ_I_CQ_LCL_OVERRUN_EVENT_BP             	16
#define AR_NIC_CQ_ERR_FLG_1_LO_CQ_I_CQ_LCL_DISABLED_CQ_BP               	15
#define AR_NIC_CQ_ERR_FLG_1_LO_CQ_I_CQ_RMT_NAT_RESPONSE_TIMEOUT_ERR_BP  	14
#define AR_NIC_CQ_ERR_FLG_1_LO_CQ_I_CQ_RMT_PARITY_ERR_BP                	13
#define AR_NIC_CQ_ERR_FLG_1_LO_CQ_I_CQ_RMT_DROPPED_EVENT_BP             	12
#define AR_NIC_CQ_ERR_FLG_1_LO_CQ_I_CQ_RMT_IDX_BOUNDS_BP                	11
#define AR_NIC_CQ_ERR_FLG_1_LO_CQ_I_CQ_RMT_NAT_ERR_BP                   	10
#define AR_NIC_CQ_ERR_FLG_1_LO_CQ_I_CQ_RMT_OVERRUN_EVENT_BP             	9
#define AR_NIC_CQ_ERR_FLG_1_LO_CQ_I_CQ_RMT_DISABLED_CQ_BP               	8
#define AR_NIC_CQ_ERR_FLG_1_LO_CQ_I_CQ_DESC_TBL_SBE_BP                  	7
#define AR_NIC_CQ_ERR_FLG_1_LO_CQ_I_CQ_DESC_TBL_MBE_BP                  	6
#define AR_NIC_CQ_ERR_FLG_1_LO_CQ_I_FMA_CQ_INPUT_Q_OVERRUN_BP           	5
#define AR_NIC_CQ_ERR_FLG_1_LO_CQ_I_SSID_CQ_INPUT_Q_OVERRUN_BP          	4
#define AR_NIC_CQ_ERR_FLG_1_LO_CQ_I_RMT_CQ_INPUT_Q_OVERRUN_BP           	3
#define AR_NIC_CQ_ERR_FLG_1_LO_CQ_I_DLA_CQ_INPUT_Q_OVERRUN_BP           	2
#define AR_NIC_CQ_ERR_FLG_1_LO_CQ_I_BTE_CQ_INPUT_Q_OVERRUN_BP           	1
#define AR_NIC_CQ_ERR_FLG_1_LO_CQ_UNUSED_0_BP                           	0
#define AR_NIC_CQ_ERR_FLG_1_LO_CQ_UNUSED_63_22_QW                       	0
#define AR_NIC_CQ_ERR_FLG_1_LO_CQ_I_CQ_LCL_NAT_RESPONSE_TIMEOUT_ERR_QW  	0
#define AR_NIC_CQ_ERR_FLG_1_LO_CQ_I_CQ_LCL_PARITY_ERR_QW                	0
#define AR_NIC_CQ_ERR_FLG_1_LO_CQ_I_CQ_LCL_DROPPED_EVENT_QW             	0
#define AR_NIC_CQ_ERR_FLG_1_LO_CQ_I_CQ_LCL_IDX_BOUNDS_QW                	0
#define AR_NIC_CQ_ERR_FLG_1_LO_CQ_I_CQ_LCL_NAT_ERR_QW                   	0
#define AR_NIC_CQ_ERR_FLG_1_LO_CQ_I_CQ_LCL_OVERRUN_EVENT_QW             	0
#define AR_NIC_CQ_ERR_FLG_1_LO_CQ_I_CQ_LCL_DISABLED_CQ_QW               	0
#define AR_NIC_CQ_ERR_FLG_1_LO_CQ_I_CQ_RMT_NAT_RESPONSE_TIMEOUT_ERR_QW  	0
#define AR_NIC_CQ_ERR_FLG_1_LO_CQ_I_CQ_RMT_PARITY_ERR_QW                	0
#define AR_NIC_CQ_ERR_FLG_1_LO_CQ_I_CQ_RMT_DROPPED_EVENT_QW             	0
#define AR_NIC_CQ_ERR_FLG_1_LO_CQ_I_CQ_RMT_IDX_BOUNDS_QW                	0
#define AR_NIC_CQ_ERR_FLG_1_LO_CQ_I_CQ_RMT_NAT_ERR_QW                   	0
#define AR_NIC_CQ_ERR_FLG_1_LO_CQ_I_CQ_RMT_OVERRUN_EVENT_QW             	0
#define AR_NIC_CQ_ERR_FLG_1_LO_CQ_I_CQ_RMT_DISABLED_CQ_QW               	0
#define AR_NIC_CQ_ERR_FLG_1_LO_CQ_I_CQ_DESC_TBL_SBE_QW                  	0
#define AR_NIC_CQ_ERR_FLG_1_LO_CQ_I_CQ_DESC_TBL_MBE_QW                  	0
#define AR_NIC_CQ_ERR_FLG_1_LO_CQ_I_FMA_CQ_INPUT_Q_OVERRUN_QW           	0
#define AR_NIC_CQ_ERR_FLG_1_LO_CQ_I_SSID_CQ_INPUT_Q_OVERRUN_QW          	0
#define AR_NIC_CQ_ERR_FLG_1_LO_CQ_I_RMT_CQ_INPUT_Q_OVERRUN_QW           	0
#define AR_NIC_CQ_ERR_FLG_1_LO_CQ_I_DLA_CQ_INPUT_Q_OVERRUN_QW           	0
#define AR_NIC_CQ_ERR_FLG_1_LO_CQ_I_BTE_CQ_INPUT_Q_OVERRUN_QW           	0
#define AR_NIC_CQ_ERR_FLG_1_LO_CQ_UNUSED_0_QW                           	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_CQ_CQ_NPT_FLIT_2_HI_CQ DEFINES
 */
#define AR_NIC_CQ_CQ_NPT_FLIT_2_HI_CQ_R_Q_CQ_NPT_REQ_SB_MASK            	0x0000000000030000ull
#define AR_NIC_CQ_CQ_NPT_FLIT_2_HI_CQ_R_Q_CQ_NPT_REQ_FLIT_MASK          	0x000000000000ffffull
#define AR_NIC_CQ_CQ_NPT_FLIT_2_HI_CQ_R_Q_CQ_NPT_REQ_SB_BP              	16
#define AR_NIC_CQ_CQ_NPT_FLIT_2_HI_CQ_R_Q_CQ_NPT_REQ_FLIT_BP            	0
#define AR_NIC_CQ_CQ_NPT_FLIT_2_HI_CQ_R_Q_CQ_NPT_REQ_SB_QW              	2
#define AR_NIC_CQ_CQ_NPT_FLIT_2_HI_CQ_R_Q_CQ_NPT_REQ_FLIT_QW            	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_CQ_CQ_NPT_FLIT_2_MID_CQ DEFINES
 */
#define AR_NIC_CQ_CQ_NPT_FLIT_2_MID_CQ_R_Q_CQ_NPT_REQ_FLIT_MASK         	0xffffffffffffffffull
#define AR_NIC_CQ_CQ_NPT_FLIT_2_MID_CQ_R_Q_CQ_NPT_REQ_FLIT_BP           	0
#define AR_NIC_CQ_CQ_NPT_FLIT_2_MID_CQ_R_Q_CQ_NPT_REQ_FLIT_QW           	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_CQ_CQ_NPT_FLIT_2_LO_CQ DEFINES
 */
#define AR_NIC_CQ_CQ_NPT_FLIT_2_LO_CQ_R_Q_CQ_NPT_REQ_FLIT_MASK          	0xffffffffffffffffull
#define AR_NIC_CQ_CQ_NPT_FLIT_2_LO_CQ_R_Q_CQ_NPT_REQ_FLIT_BP            	0
#define AR_NIC_CQ_CQ_NPT_FLIT_2_LO_CQ_R_Q_CQ_NPT_REQ_FLIT_QW            	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_CQ_CQ_NAT_REQUEST_3_HI_CQ DEFINES
 */
#define AR_NIC_CQ_CQ_NAT_REQUEST_3_HI_CQ_UNUSED_145_56_MASK             	0x000000000003ffffull
#define AR_NIC_CQ_CQ_NAT_REQUEST_3_HI_CQ_UNUSED_145_56_BP               	0
#define AR_NIC_CQ_CQ_NAT_REQUEST_3_HI_CQ_UNUSED_145_56_QW               	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_CQ_CQ_NAT_REQUEST_3_MID_CQ DEFINES
 */
#define AR_NIC_CQ_CQ_NAT_REQUEST_3_MID_CQ_UNUSED_145_56_MASK            	0xffffffffffffffffull
#define AR_NIC_CQ_CQ_NAT_REQUEST_3_MID_CQ_UNUSED_145_56_BP              	0
#define AR_NIC_CQ_CQ_NAT_REQUEST_3_MID_CQ_UNUSED_145_56_QW              	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_CQ_CQ_NAT_REQUEST_3_LO_CQ DEFINES
 */
#define AR_NIC_CQ_CQ_NAT_REQUEST_3_LO_CQ_UNUSED_145_56_MASK             	0xff00000000000000ull
#define AR_NIC_CQ_CQ_NAT_REQUEST_3_LO_CQ_R_Q_CQ_NAT_VALID_MASK          	0x0080000000000000ull
#define AR_NIC_CQ_CQ_NAT_REQUEST_3_LO_CQ_R_Q_CQ_NAT_TFIELDS_47_0_MASK   	0x007fffffffffff80ull
#define AR_NIC_CQ_CQ_NAT_REQUEST_3_LO_CQ_R_Q_CQ_NAT_TID_5_0_MASK        	0x000000000000007eull
#define AR_NIC_CQ_CQ_NAT_REQUEST_3_LO_CQ_R_Q_CQ_NAT_MDD_EN_MASK         	0x0000000000000001ull
#define AR_NIC_CQ_CQ_NAT_REQUEST_3_LO_CQ_UNUSED_145_56_BP               	56
#define AR_NIC_CQ_CQ_NAT_REQUEST_3_LO_CQ_R_Q_CQ_NAT_VALID_BP            	55
#define AR_NIC_CQ_CQ_NAT_REQUEST_3_LO_CQ_R_Q_CQ_NAT_TFIELDS_47_0_BP     	7
#define AR_NIC_CQ_CQ_NAT_REQUEST_3_LO_CQ_R_Q_CQ_NAT_TID_5_0_BP          	1
#define AR_NIC_CQ_CQ_NAT_REQUEST_3_LO_CQ_R_Q_CQ_NAT_MDD_EN_BP           	0
#define AR_NIC_CQ_CQ_NAT_REQUEST_3_LO_CQ_UNUSED_145_56_QW               	0
#define AR_NIC_CQ_CQ_NAT_REQUEST_3_LO_CQ_R_Q_CQ_NAT_VALID_QW            	0
#define AR_NIC_CQ_CQ_NAT_REQUEST_3_LO_CQ_R_Q_CQ_NAT_TFIELDS_47_0_QW     	0
#define AR_NIC_CQ_CQ_NAT_REQUEST_3_LO_CQ_R_Q_CQ_NAT_TID_5_0_QW          	0
#define AR_NIC_CQ_CQ_NAT_REQUEST_3_LO_CQ_R_Q_CQ_NAT_MDD_EN_QW           	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_CQ_CQ_ACKS_4_HI_CQ DEFINES
 */
#define AR_NIC_CQ_CQ_ACKS_4_HI_CQ_UNUSED_145_6_MASK                     	0x000000000003ffffull
#define AR_NIC_CQ_CQ_ACKS_4_HI_CQ_UNUSED_145_6_BP                       	0
#define AR_NIC_CQ_CQ_ACKS_4_HI_CQ_UNUSED_145_6_QW                       	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_CQ_CQ_ACKS_4_MID_CQ DEFINES
 */
#define AR_NIC_CQ_CQ_ACKS_4_MID_CQ_UNUSED_145_6_MASK                    	0xffffffffffffffffull
#define AR_NIC_CQ_CQ_ACKS_4_MID_CQ_UNUSED_145_6_BP                      	0
#define AR_NIC_CQ_CQ_ACKS_4_MID_CQ_UNUSED_145_6_QW                      	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_CQ_CQ_ACKS_4_LO_CQ DEFINES
 */
#define AR_NIC_CQ_CQ_ACKS_4_LO_CQ_UNUSED_145_6_MASK                     	0xffffffffffffffc0ull
#define AR_NIC_CQ_CQ_ACKS_4_LO_CQ_R_Q_CQ_FMA_ACK_MASK                   	0x0000000000000020ull
#define AR_NIC_CQ_CQ_ACKS_4_LO_CQ_R_Q_CQ_DLA_ACK_MASK                   	0x0000000000000010ull
#define AR_NIC_CQ_CQ_ACKS_4_LO_CQ_R_Q_CQ_RMT_ACK_MASK                   	0x0000000000000008ull
#define AR_NIC_CQ_CQ_ACKS_4_LO_CQ_R_Q_CQ_SSID_ACK_MASK                  	0x0000000000000004ull
#define AR_NIC_CQ_CQ_ACKS_4_LO_CQ_R_Q_CQ_BTE_ACK_MASK                   	0x0000000000000002ull
#define AR_NIC_CQ_CQ_ACKS_4_LO_CQ_R_Q_CQ_IOMMU_COMP_WAIT_ACK_MASK       	0x0000000000000001ull
#define AR_NIC_CQ_CQ_ACKS_4_LO_CQ_UNUSED_145_6_BP                       	6
#define AR_NIC_CQ_CQ_ACKS_4_LO_CQ_R_Q_CQ_FMA_ACK_BP                     	5
#define AR_NIC_CQ_CQ_ACKS_4_LO_CQ_R_Q_CQ_DLA_ACK_BP                     	4
#define AR_NIC_CQ_CQ_ACKS_4_LO_CQ_R_Q_CQ_RMT_ACK_BP                     	3
#define AR_NIC_CQ_CQ_ACKS_4_LO_CQ_R_Q_CQ_SSID_ACK_BP                    	2
#define AR_NIC_CQ_CQ_ACKS_4_LO_CQ_R_Q_CQ_BTE_ACK_BP                     	1
#define AR_NIC_CQ_CQ_ACKS_4_LO_CQ_R_Q_CQ_IOMMU_COMP_WAIT_ACK_BP         	0
#define AR_NIC_CQ_CQ_ACKS_4_LO_CQ_UNUSED_145_6_QW                       	0
#define AR_NIC_CQ_CQ_ACKS_4_LO_CQ_R_Q_CQ_FMA_ACK_QW                     	0
#define AR_NIC_CQ_CQ_ACKS_4_LO_CQ_R_Q_CQ_DLA_ACK_QW                     	0
#define AR_NIC_CQ_CQ_ACKS_4_LO_CQ_R_Q_CQ_RMT_ACK_QW                     	0
#define AR_NIC_CQ_CQ_ACKS_4_LO_CQ_R_Q_CQ_SSID_ACK_QW                    	0
#define AR_NIC_CQ_CQ_ACKS_4_LO_CQ_R_Q_CQ_BTE_ACK_QW                     	0
#define AR_NIC_CQ_CQ_ACKS_4_LO_CQ_R_Q_CQ_IOMMU_COMP_WAIT_ACK_QW         	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_CQ_CQ_DEBUG_5_HI_CQ DEFINES
 */
#define AR_NIC_CQ_CQ_DEBUG_5_HI_CQ_UNUSED_145_64_MASK                   	0x000000000003ffffull
#define AR_NIC_CQ_CQ_DEBUG_5_HI_CQ_UNUSED_145_64_BP                     	0
#define AR_NIC_CQ_CQ_DEBUG_5_HI_CQ_UNUSED_145_64_QW                     	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_CQ_CQ_DEBUG_5_MID_CQ DEFINES
 */
#define AR_NIC_CQ_CQ_DEBUG_5_MID_CQ_UNUSED_145_64_MASK                  	0xffffffffffffffffull
#define AR_NIC_CQ_CQ_DEBUG_5_MID_CQ_UNUSED_145_64_BP                    	0
#define AR_NIC_CQ_CQ_DEBUG_5_MID_CQ_UNUSED_145_64_QW                    	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_CQ_CQ_DEBUG_5_LO_CQ DEFINES
 */
#define AR_NIC_CQ_CQ_DEBUG_5_LO_CQ_CQ_IOMMU_COMP_WAIT_ACK_PENDING_MASK  	0x8000000000000000ull
#define AR_NIC_CQ_CQ_DEBUG_5_LO_CQ_CQ_IOMMU_EPOCH_MASK                  	0x4000000000000000ull
#define AR_NIC_CQ_CQ_DEBUG_5_LO_CQ_CQ_IOMMU_EPOCH_CNT_1_MASK            	0x3f00000000000000ull
#define AR_NIC_CQ_CQ_DEBUG_5_LO_CQ_CQ_IOMMU_EPOCH_CNT_0_MASK            	0x00fc000000000000ull
#define AR_NIC_CQ_CQ_DEBUG_5_LO_CQ_CQ_NPT_STATE_MASK                    	0x0003e00000000000ull
#define AR_NIC_CQ_CQ_DEBUG_5_LO_CQ_CQ_DESC_FIFO_CNT_MASK                	0x0000180000000000ull
#define AR_NIC_CQ_CQ_DEBUG_5_LO_CQ_FMA_CQ_Q_CNT_MASK                    	0x0000070000000000ull
#define AR_NIC_CQ_CQ_DEBUG_5_LO_CQ_DLA_CQ_TRQ_CNT_MASK                  	0x000000f800000000ull
#define AR_NIC_CQ_CQ_DEBUG_5_LO_CQ_DLA_CQ_TRDR_CNT_MASK                 	0x00000007c0000000ull
#define AR_NIC_CQ_CQ_DEBUG_5_LO_CQ_RMT_CQ_TRQ_CNT_MASK                  	0x000000003e000000ull
#define AR_NIC_CQ_CQ_DEBUG_5_LO_CQ_RMT_CQ_TRDR_CNT_MASK                 	0x0000000001f00000ull
#define AR_NIC_CQ_CQ_DEBUG_5_LO_CQ_SSID_CQ_TRQ_CNT_MASK                 	0x00000000000f8000ull
#define AR_NIC_CQ_CQ_DEBUG_5_LO_CQ_SSID_CQ_TRDR_CNT_MASK                	0x0000000000007c00ull
#define AR_NIC_CQ_CQ_DEBUG_5_LO_CQ_BTE_CQ_TRQ_CNT_MASK                  	0x00000000000003e0ull
#define AR_NIC_CQ_CQ_DEBUG_5_LO_CQ_BTE_CQ_TRDR_CNT_MASK                 	0x000000000000001full
#define AR_NIC_CQ_CQ_DEBUG_5_LO_CQ_CQ_IOMMU_COMP_WAIT_ACK_PENDING_BP    	63
#define AR_NIC_CQ_CQ_DEBUG_5_LO_CQ_CQ_IOMMU_EPOCH_BP                    	62
#define AR_NIC_CQ_CQ_DEBUG_5_LO_CQ_CQ_IOMMU_EPOCH_CNT_1_BP              	56
#define AR_NIC_CQ_CQ_DEBUG_5_LO_CQ_CQ_IOMMU_EPOCH_CNT_0_BP              	50
#define AR_NIC_CQ_CQ_DEBUG_5_LO_CQ_CQ_NPT_STATE_BP                      	45
#define AR_NIC_CQ_CQ_DEBUG_5_LO_CQ_CQ_DESC_FIFO_CNT_BP                  	43
#define AR_NIC_CQ_CQ_DEBUG_5_LO_CQ_FMA_CQ_Q_CNT_BP                      	40
#define AR_NIC_CQ_CQ_DEBUG_5_LO_CQ_DLA_CQ_TRQ_CNT_BP                    	35
#define AR_NIC_CQ_CQ_DEBUG_5_LO_CQ_DLA_CQ_TRDR_CNT_BP                   	30
#define AR_NIC_CQ_CQ_DEBUG_5_LO_CQ_RMT_CQ_TRQ_CNT_BP                    	25
#define AR_NIC_CQ_CQ_DEBUG_5_LO_CQ_RMT_CQ_TRDR_CNT_BP                   	20
#define AR_NIC_CQ_CQ_DEBUG_5_LO_CQ_SSID_CQ_TRQ_CNT_BP                   	15
#define AR_NIC_CQ_CQ_DEBUG_5_LO_CQ_SSID_CQ_TRDR_CNT_BP                  	10
#define AR_NIC_CQ_CQ_DEBUG_5_LO_CQ_BTE_CQ_TRQ_CNT_BP                    	5
#define AR_NIC_CQ_CQ_DEBUG_5_LO_CQ_BTE_CQ_TRDR_CNT_BP                   	0
#define AR_NIC_CQ_CQ_DEBUG_5_LO_CQ_CQ_IOMMU_COMP_WAIT_ACK_PENDING_QW    	0
#define AR_NIC_CQ_CQ_DEBUG_5_LO_CQ_CQ_IOMMU_EPOCH_QW                    	0
#define AR_NIC_CQ_CQ_DEBUG_5_LO_CQ_CQ_IOMMU_EPOCH_CNT_1_QW              	0
#define AR_NIC_CQ_CQ_DEBUG_5_LO_CQ_CQ_IOMMU_EPOCH_CNT_0_QW              	0
#define AR_NIC_CQ_CQ_DEBUG_5_LO_CQ_CQ_NPT_STATE_QW                      	0
#define AR_NIC_CQ_CQ_DEBUG_5_LO_CQ_CQ_DESC_FIFO_CNT_QW                  	0
#define AR_NIC_CQ_CQ_DEBUG_5_LO_CQ_FMA_CQ_Q_CNT_QW                      	0
#define AR_NIC_CQ_CQ_DEBUG_5_LO_CQ_DLA_CQ_TRQ_CNT_QW                    	0
#define AR_NIC_CQ_CQ_DEBUG_5_LO_CQ_DLA_CQ_TRDR_CNT_QW                   	0
#define AR_NIC_CQ_CQ_DEBUG_5_LO_CQ_RMT_CQ_TRQ_CNT_QW                    	0
#define AR_NIC_CQ_CQ_DEBUG_5_LO_CQ_RMT_CQ_TRDR_CNT_QW                   	0
#define AR_NIC_CQ_CQ_DEBUG_5_LO_CQ_SSID_CQ_TRQ_CNT_QW                   	0
#define AR_NIC_CQ_CQ_DEBUG_5_LO_CQ_SSID_CQ_TRDR_CNT_QW                  	0
#define AR_NIC_CQ_CQ_DEBUG_5_LO_CQ_BTE_CQ_TRQ_CNT_QW                    	0
#define AR_NIC_CQ_CQ_DEBUG_5_LO_CQ_BTE_CQ_TRDR_CNT_QW                   	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_CQ_CFG_NPT_CREDITS DEFINES
 */
#define AR_NIC_CQ_CFG_NPT_CREDITS_NPT_CRDTS_USED_MASK                   	0x00000000000003e0ull
#define AR_NIC_CQ_CFG_NPT_CREDITS_NPT_CRDTS_USED_MAX_MASK               	0x000000000000001full
#define AR_NIC_CQ_CFG_NPT_CREDITS_NPT_CRDTS_USED_BP                     	5
#define AR_NIC_CQ_CFG_NPT_CREDITS_NPT_CRDTS_USED_MAX_BP                 	0
#define AR_NIC_CQ_CFG_NPT_CREDITS_NPT_CRDTS_USED_QW                     	0
#define AR_NIC_CQ_CFG_NPT_CREDITS_NPT_CRDTS_USED_MAX_QW                 	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_CQ_CFG_CAM_CREDITS DEFINES
 */
#define AR_NIC_CQ_CFG_CAM_CREDITS_CAM_CRDTS_USED_MASK                   	0x00000000000003e0ull
#define AR_NIC_CQ_CFG_CAM_CREDITS_CAM_CRDTS_USED_MAX_MASK               	0x000000000000001full
#define AR_NIC_CQ_CFG_CAM_CREDITS_CAM_CRDTS_USED_BP                     	5
#define AR_NIC_CQ_CFG_CAM_CREDITS_CAM_CRDTS_USED_MAX_BP                 	0
#define AR_NIC_CQ_CFG_CAM_CREDITS_CAM_CRDTS_USED_QW                     	0
#define AR_NIC_CQ_CFG_CAM_CREDITS_CAM_CRDTS_USED_MAX_QW                 	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_CQ_CFG_CACHE_REVISIT_RATE DEFINES
 */
#define AR_NIC_CQ_CFG_CACHE_REVISIT_RATE_CACHE_REVISIT_RATE_MASK        	0x0000000000000003ull
#define AR_NIC_CQ_CFG_CACHE_REVISIT_RATE_CACHE_REVISIT_RATE_BP          	0
#define AR_NIC_CQ_CFG_CACHE_REVISIT_RATE_CACHE_REVISIT_RATE_QW          	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_CQ_CFG_NAT_RESPONSE_TIMEOUT DEFINES
 */
#define AR_NIC_CQ_CFG_NAT_RESPONSE_TIMEOUT_NAT_TIMEOUT_EN_MASK          	0x0000000000001000ull
#define AR_NIC_CQ_CFG_NAT_RESPONSE_TIMEOUT_NAT_TIMEOUT_CNT_MASK         	0x00000000000001ffull
#define AR_NIC_CQ_CFG_NAT_RESPONSE_TIMEOUT_NAT_TIMEOUT_EN_BP            	12
#define AR_NIC_CQ_CFG_NAT_RESPONSE_TIMEOUT_NAT_TIMEOUT_CNT_BP           	0
#define AR_NIC_CQ_CFG_NAT_RESPONSE_TIMEOUT_NAT_TIMEOUT_EN_QW            	0
#define AR_NIC_CQ_CFG_NAT_RESPONSE_TIMEOUT_NAT_TIMEOUT_CNT_QW           	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_CQ_ERR_FLG DEFINES
 */
#define AR_NIC_CQ_ERR_FLG_CQ_LCL_NAT_RESPONSE_TIMEOUT_ERR_MASK          	0x0000000000200000ull
#define AR_NIC_CQ_ERR_FLG_CQ_LCL_PARITY_ERR_MASK                        	0x0000000000100000ull
#define AR_NIC_CQ_ERR_FLG_CQ_LCL_DROPPED_EVENT_MASK                     	0x0000000000080000ull
#define AR_NIC_CQ_ERR_FLG_CQ_LCL_IDX_BOUNDS_MASK                        	0x0000000000040000ull
#define AR_NIC_CQ_ERR_FLG_CQ_LCL_NAT_ERR_MASK                           	0x0000000000020000ull
#define AR_NIC_CQ_ERR_FLG_CQ_LCL_OVERRUN_EVENT_MASK                     	0x0000000000010000ull
#define AR_NIC_CQ_ERR_FLG_CQ_LCL_DISABLED_CQ_MASK                       	0x0000000000008000ull
#define AR_NIC_CQ_ERR_FLG_CQ_RMT_NAT_RESPONSE_TIMEOUT_ERR_MASK          	0x0000000000004000ull
#define AR_NIC_CQ_ERR_FLG_CQ_RMT_PARITY_ERR_MASK                        	0x0000000000002000ull
#define AR_NIC_CQ_ERR_FLG_CQ_RMT_DROPPED_EVENT_MASK                     	0x0000000000001000ull
#define AR_NIC_CQ_ERR_FLG_CQ_RMT_IDX_BOUNDS_MASK                        	0x0000000000000800ull
#define AR_NIC_CQ_ERR_FLG_CQ_RMT_NAT_ERR_MASK                           	0x0000000000000400ull
#define AR_NIC_CQ_ERR_FLG_CQ_RMT_OVERRUN_EVENT_MASK                     	0x0000000000000200ull
#define AR_NIC_CQ_ERR_FLG_CQ_RMT_DISABLED_CQ_MASK                       	0x0000000000000100ull
#define AR_NIC_CQ_ERR_FLG_CQ_DESC_TBL_SBE_MASK                          	0x0000000000000080ull
#define AR_NIC_CQ_ERR_FLG_CQ_DESC_TBL_MBE_MASK                          	0x0000000000000040ull
#define AR_NIC_CQ_ERR_FLG_FMA_CQ_INPUT_Q_OVERRUN_MASK                   	0x0000000000000020ull
#define AR_NIC_CQ_ERR_FLG_SSID_CQ_INPUT_Q_OVERRUN_MASK                  	0x0000000000000010ull
#define AR_NIC_CQ_ERR_FLG_RMT_CQ_INPUT_Q_OVERRUN_MASK                   	0x0000000000000008ull
#define AR_NIC_CQ_ERR_FLG_DLA_CQ_INPUT_Q_OVERRUN_MASK                   	0x0000000000000004ull
#define AR_NIC_CQ_ERR_FLG_BTE_CQ_INPUT_Q_OVERRUN_MASK                   	0x0000000000000002ull
#define AR_NIC_CQ_ERR_FLG_DIAG_ONLY_MASK                                	0x0000000000000001ull
#define AR_NIC_CQ_ERR_FLG_CQ_LCL_NAT_RESPONSE_TIMEOUT_ERR_BP            	21
#define AR_NIC_CQ_ERR_FLG_CQ_LCL_PARITY_ERR_BP                          	20
#define AR_NIC_CQ_ERR_FLG_CQ_LCL_DROPPED_EVENT_BP                       	19
#define AR_NIC_CQ_ERR_FLG_CQ_LCL_IDX_BOUNDS_BP                          	18
#define AR_NIC_CQ_ERR_FLG_CQ_LCL_NAT_ERR_BP                             	17
#define AR_NIC_CQ_ERR_FLG_CQ_LCL_OVERRUN_EVENT_BP                       	16
#define AR_NIC_CQ_ERR_FLG_CQ_LCL_DISABLED_CQ_BP                         	15
#define AR_NIC_CQ_ERR_FLG_CQ_RMT_NAT_RESPONSE_TIMEOUT_ERR_BP            	14
#define AR_NIC_CQ_ERR_FLG_CQ_RMT_PARITY_ERR_BP                          	13
#define AR_NIC_CQ_ERR_FLG_CQ_RMT_DROPPED_EVENT_BP                       	12
#define AR_NIC_CQ_ERR_FLG_CQ_RMT_IDX_BOUNDS_BP                          	11
#define AR_NIC_CQ_ERR_FLG_CQ_RMT_NAT_ERR_BP                             	10
#define AR_NIC_CQ_ERR_FLG_CQ_RMT_OVERRUN_EVENT_BP                       	9
#define AR_NIC_CQ_ERR_FLG_CQ_RMT_DISABLED_CQ_BP                         	8
#define AR_NIC_CQ_ERR_FLG_CQ_DESC_TBL_SBE_BP                            	7
#define AR_NIC_CQ_ERR_FLG_CQ_DESC_TBL_MBE_BP                            	6
#define AR_NIC_CQ_ERR_FLG_FMA_CQ_INPUT_Q_OVERRUN_BP                     	5
#define AR_NIC_CQ_ERR_FLG_SSID_CQ_INPUT_Q_OVERRUN_BP                    	4
#define AR_NIC_CQ_ERR_FLG_RMT_CQ_INPUT_Q_OVERRUN_BP                     	3
#define AR_NIC_CQ_ERR_FLG_DLA_CQ_INPUT_Q_OVERRUN_BP                     	2
#define AR_NIC_CQ_ERR_FLG_BTE_CQ_INPUT_Q_OVERRUN_BP                     	1
#define AR_NIC_CQ_ERR_FLG_DIAG_ONLY_BP                                  	0
#define AR_NIC_CQ_ERR_FLG_CQ_LCL_NAT_RESPONSE_TIMEOUT_ERR_QW            	0
#define AR_NIC_CQ_ERR_FLG_CQ_LCL_PARITY_ERR_QW                          	0
#define AR_NIC_CQ_ERR_FLG_CQ_LCL_DROPPED_EVENT_QW                       	0
#define AR_NIC_CQ_ERR_FLG_CQ_LCL_IDX_BOUNDS_QW                          	0
#define AR_NIC_CQ_ERR_FLG_CQ_LCL_NAT_ERR_QW                             	0
#define AR_NIC_CQ_ERR_FLG_CQ_LCL_OVERRUN_EVENT_QW                       	0
#define AR_NIC_CQ_ERR_FLG_CQ_LCL_DISABLED_CQ_QW                         	0
#define AR_NIC_CQ_ERR_FLG_CQ_RMT_NAT_RESPONSE_TIMEOUT_ERR_QW            	0
#define AR_NIC_CQ_ERR_FLG_CQ_RMT_PARITY_ERR_QW                          	0
#define AR_NIC_CQ_ERR_FLG_CQ_RMT_DROPPED_EVENT_QW                       	0
#define AR_NIC_CQ_ERR_FLG_CQ_RMT_IDX_BOUNDS_QW                          	0
#define AR_NIC_CQ_ERR_FLG_CQ_RMT_NAT_ERR_QW                             	0
#define AR_NIC_CQ_ERR_FLG_CQ_RMT_OVERRUN_EVENT_QW                       	0
#define AR_NIC_CQ_ERR_FLG_CQ_RMT_DISABLED_CQ_QW                         	0
#define AR_NIC_CQ_ERR_FLG_CQ_DESC_TBL_SBE_QW                            	0
#define AR_NIC_CQ_ERR_FLG_CQ_DESC_TBL_MBE_QW                            	0
#define AR_NIC_CQ_ERR_FLG_FMA_CQ_INPUT_Q_OVERRUN_QW                     	0
#define AR_NIC_CQ_ERR_FLG_SSID_CQ_INPUT_Q_OVERRUN_QW                    	0
#define AR_NIC_CQ_ERR_FLG_RMT_CQ_INPUT_Q_OVERRUN_QW                     	0
#define AR_NIC_CQ_ERR_FLG_DLA_CQ_INPUT_Q_OVERRUN_QW                     	0
#define AR_NIC_CQ_ERR_FLG_BTE_CQ_INPUT_Q_OVERRUN_QW                     	0
#define AR_NIC_CQ_ERR_FLG_DIAG_ONLY_QW                                  	0
#ifdef EXCEPTIONS_DEFS
#define AR_NIC_CQ_ERR_FLG_CQ_LCL_NAT_RESPONSE_TIMEOUT_ERR_EC            	A_EC_UXACT
#define AR_NIC_CQ_ERR_FLG_CQ_LCL_PARITY_ERR_EC                          	A_EC_UXACT
#define AR_NIC_CQ_ERR_FLG_CQ_LCL_DROPPED_EVENT_EC                       	A_EC_INFO
#define AR_NIC_CQ_ERR_FLG_CQ_LCL_IDX_BOUNDS_EC                          	A_EC_UXACT
#define AR_NIC_CQ_ERR_FLG_CQ_LCL_NAT_ERR_EC                             	A_EC_INFO
#define AR_NIC_CQ_ERR_FLG_CQ_LCL_OVERRUN_EVENT_EC                       	A_EC_UXACT
#define AR_NIC_CQ_ERR_FLG_CQ_LCL_DISABLED_CQ_EC                         	A_EC_INFO
#define AR_NIC_CQ_ERR_FLG_CQ_RMT_NAT_RESPONSE_TIMEOUT_ERR_EC            	A_EC_XIENT
#define AR_NIC_CQ_ERR_FLG_CQ_RMT_PARITY_ERR_EC                          	A_EC_XIENT
#define AR_NIC_CQ_ERR_FLG_CQ_RMT_DROPPED_EVENT_EC                       	A_EC_INFO
#define AR_NIC_CQ_ERR_FLG_CQ_RMT_IDX_BOUNDS_EC                          	A_EC_XACT
#define AR_NIC_CQ_ERR_FLG_CQ_RMT_NAT_ERR_EC                             	A_EC_XLAT
#define AR_NIC_CQ_ERR_FLG_CQ_RMT_OVERRUN_EVENT_EC                       	A_EC_INFO
#define AR_NIC_CQ_ERR_FLG_CQ_RMT_DISABLED_CQ_EC                         	A_EC_XACT
#define AR_NIC_CQ_ERR_FLG_CQ_DESC_TBL_SBE_EC                            	A_EC_CORR
#define AR_NIC_CQ_ERR_FLG_CQ_DESC_TBL_MBE_EC                            	A_EC_XACT
#define AR_NIC_CQ_ERR_FLG_FMA_CQ_INPUT_Q_OVERRUN_EC                     	A_EC_CRIT
#define AR_NIC_CQ_ERR_FLG_SSID_CQ_INPUT_Q_OVERRUN_EC                    	A_EC_CRIT
#define AR_NIC_CQ_ERR_FLG_RMT_CQ_INPUT_Q_OVERRUN_EC                     	A_EC_CRIT
#define AR_NIC_CQ_ERR_FLG_DLA_CQ_INPUT_Q_OVERRUN_EC                     	A_EC_CRIT
#define AR_NIC_CQ_ERR_FLG_BTE_CQ_INPUT_Q_OVERRUN_EC                     	A_EC_CRIT
#define AR_NIC_CQ_ERR_FLG_DIAG_ONLY_EC                                  	A_EC_DIAG
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_CQ_ERR_CLR DEFINES
 */
#define AR_NIC_CQ_ERR_CLR_CQ_LCL_NAT_RESPONSE_TIMEOUT_ERR_MASK          	0x0000000000200000ull
#define AR_NIC_CQ_ERR_CLR_CQ_LCL_PARITY_ERR_MASK                        	0x0000000000100000ull
#define AR_NIC_CQ_ERR_CLR_CQ_LCL_DROPPED_EVENT_MASK                     	0x0000000000080000ull
#define AR_NIC_CQ_ERR_CLR_CQ_LCL_IDX_BOUNDS_MASK                        	0x0000000000040000ull
#define AR_NIC_CQ_ERR_CLR_CQ_LCL_NAT_ERR_MASK                           	0x0000000000020000ull
#define AR_NIC_CQ_ERR_CLR_CQ_LCL_OVERRUN_EVENT_MASK                     	0x0000000000010000ull
#define AR_NIC_CQ_ERR_CLR_CQ_LCL_DISABLED_CQ_MASK                       	0x0000000000008000ull
#define AR_NIC_CQ_ERR_CLR_CQ_RMT_NAT_RESPONSE_TIMEOUT_ERR_MASK          	0x0000000000004000ull
#define AR_NIC_CQ_ERR_CLR_CQ_RMT_PARITY_ERR_MASK                        	0x0000000000002000ull
#define AR_NIC_CQ_ERR_CLR_CQ_RMT_DROPPED_EVENT_MASK                     	0x0000000000001000ull
#define AR_NIC_CQ_ERR_CLR_CQ_RMT_IDX_BOUNDS_MASK                        	0x0000000000000800ull
#define AR_NIC_CQ_ERR_CLR_CQ_RMT_NAT_ERR_MASK                           	0x0000000000000400ull
#define AR_NIC_CQ_ERR_CLR_CQ_RMT_OVERRUN_EVENT_MASK                     	0x0000000000000200ull
#define AR_NIC_CQ_ERR_CLR_CQ_RMT_DISABLED_CQ_MASK                       	0x0000000000000100ull
#define AR_NIC_CQ_ERR_CLR_CQ_DESC_TBL_SBE_MASK                          	0x0000000000000080ull
#define AR_NIC_CQ_ERR_CLR_CQ_DESC_TBL_MBE_MASK                          	0x0000000000000040ull
#define AR_NIC_CQ_ERR_CLR_FMA_CQ_INPUT_Q_OVERRUN_MASK                   	0x0000000000000020ull
#define AR_NIC_CQ_ERR_CLR_SSID_CQ_INPUT_Q_OVERRUN_MASK                  	0x0000000000000010ull
#define AR_NIC_CQ_ERR_CLR_RMT_CQ_INPUT_Q_OVERRUN_MASK                   	0x0000000000000008ull
#define AR_NIC_CQ_ERR_CLR_DLA_CQ_INPUT_Q_OVERRUN_MASK                   	0x0000000000000004ull
#define AR_NIC_CQ_ERR_CLR_BTE_CQ_INPUT_Q_OVERRUN_MASK                   	0x0000000000000002ull
#define AR_NIC_CQ_ERR_CLR_DIAG_ONLY_MASK                                	0x0000000000000001ull
#define AR_NIC_CQ_ERR_CLR_CQ_LCL_NAT_RESPONSE_TIMEOUT_ERR_BP            	21
#define AR_NIC_CQ_ERR_CLR_CQ_LCL_PARITY_ERR_BP                          	20
#define AR_NIC_CQ_ERR_CLR_CQ_LCL_DROPPED_EVENT_BP                       	19
#define AR_NIC_CQ_ERR_CLR_CQ_LCL_IDX_BOUNDS_BP                          	18
#define AR_NIC_CQ_ERR_CLR_CQ_LCL_NAT_ERR_BP                             	17
#define AR_NIC_CQ_ERR_CLR_CQ_LCL_OVERRUN_EVENT_BP                       	16
#define AR_NIC_CQ_ERR_CLR_CQ_LCL_DISABLED_CQ_BP                         	15
#define AR_NIC_CQ_ERR_CLR_CQ_RMT_NAT_RESPONSE_TIMEOUT_ERR_BP            	14
#define AR_NIC_CQ_ERR_CLR_CQ_RMT_PARITY_ERR_BP                          	13
#define AR_NIC_CQ_ERR_CLR_CQ_RMT_DROPPED_EVENT_BP                       	12
#define AR_NIC_CQ_ERR_CLR_CQ_RMT_IDX_BOUNDS_BP                          	11
#define AR_NIC_CQ_ERR_CLR_CQ_RMT_NAT_ERR_BP                             	10
#define AR_NIC_CQ_ERR_CLR_CQ_RMT_OVERRUN_EVENT_BP                       	9
#define AR_NIC_CQ_ERR_CLR_CQ_RMT_DISABLED_CQ_BP                         	8
#define AR_NIC_CQ_ERR_CLR_CQ_DESC_TBL_SBE_BP                            	7
#define AR_NIC_CQ_ERR_CLR_CQ_DESC_TBL_MBE_BP                            	6
#define AR_NIC_CQ_ERR_CLR_FMA_CQ_INPUT_Q_OVERRUN_BP                     	5
#define AR_NIC_CQ_ERR_CLR_SSID_CQ_INPUT_Q_OVERRUN_BP                    	4
#define AR_NIC_CQ_ERR_CLR_RMT_CQ_INPUT_Q_OVERRUN_BP                     	3
#define AR_NIC_CQ_ERR_CLR_DLA_CQ_INPUT_Q_OVERRUN_BP                     	2
#define AR_NIC_CQ_ERR_CLR_BTE_CQ_INPUT_Q_OVERRUN_BP                     	1
#define AR_NIC_CQ_ERR_CLR_DIAG_ONLY_BP                                  	0
#define AR_NIC_CQ_ERR_CLR_CQ_LCL_NAT_RESPONSE_TIMEOUT_ERR_QW            	0
#define AR_NIC_CQ_ERR_CLR_CQ_LCL_PARITY_ERR_QW                          	0
#define AR_NIC_CQ_ERR_CLR_CQ_LCL_DROPPED_EVENT_QW                       	0
#define AR_NIC_CQ_ERR_CLR_CQ_LCL_IDX_BOUNDS_QW                          	0
#define AR_NIC_CQ_ERR_CLR_CQ_LCL_NAT_ERR_QW                             	0
#define AR_NIC_CQ_ERR_CLR_CQ_LCL_OVERRUN_EVENT_QW                       	0
#define AR_NIC_CQ_ERR_CLR_CQ_LCL_DISABLED_CQ_QW                         	0
#define AR_NIC_CQ_ERR_CLR_CQ_RMT_NAT_RESPONSE_TIMEOUT_ERR_QW            	0
#define AR_NIC_CQ_ERR_CLR_CQ_RMT_PARITY_ERR_QW                          	0
#define AR_NIC_CQ_ERR_CLR_CQ_RMT_DROPPED_EVENT_QW                       	0
#define AR_NIC_CQ_ERR_CLR_CQ_RMT_IDX_BOUNDS_QW                          	0
#define AR_NIC_CQ_ERR_CLR_CQ_RMT_NAT_ERR_QW                             	0
#define AR_NIC_CQ_ERR_CLR_CQ_RMT_OVERRUN_EVENT_QW                       	0
#define AR_NIC_CQ_ERR_CLR_CQ_RMT_DISABLED_CQ_QW                         	0
#define AR_NIC_CQ_ERR_CLR_CQ_DESC_TBL_SBE_QW                            	0
#define AR_NIC_CQ_ERR_CLR_CQ_DESC_TBL_MBE_QW                            	0
#define AR_NIC_CQ_ERR_CLR_FMA_CQ_INPUT_Q_OVERRUN_QW                     	0
#define AR_NIC_CQ_ERR_CLR_SSID_CQ_INPUT_Q_OVERRUN_QW                    	0
#define AR_NIC_CQ_ERR_CLR_RMT_CQ_INPUT_Q_OVERRUN_QW                     	0
#define AR_NIC_CQ_ERR_CLR_DLA_CQ_INPUT_Q_OVERRUN_QW                     	0
#define AR_NIC_CQ_ERR_CLR_BTE_CQ_INPUT_Q_OVERRUN_QW                     	0
#define AR_NIC_CQ_ERR_CLR_DIAG_ONLY_QW                                  	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_CQ_ERR_HSS_MSK DEFINES
 */
#define AR_NIC_CQ_ERR_HSS_MSK_CQ_LCL_NAT_RESPONSE_TIMEOUT_ERR_MASK      	0x0000000000200000ull
#define AR_NIC_CQ_ERR_HSS_MSK_CQ_LCL_PARITY_ERR_MASK                    	0x0000000000100000ull
#define AR_NIC_CQ_ERR_HSS_MSK_CQ_LCL_DROPPED_EVENT_MASK                 	0x0000000000080000ull
#define AR_NIC_CQ_ERR_HSS_MSK_CQ_LCL_IDX_BOUNDS_MASK                    	0x0000000000040000ull
#define AR_NIC_CQ_ERR_HSS_MSK_CQ_LCL_NAT_ERR_MASK                       	0x0000000000020000ull
#define AR_NIC_CQ_ERR_HSS_MSK_CQ_LCL_OVERRUN_EVENT_MASK                 	0x0000000000010000ull
#define AR_NIC_CQ_ERR_HSS_MSK_CQ_LCL_DISABLED_CQ_MASK                   	0x0000000000008000ull
#define AR_NIC_CQ_ERR_HSS_MSK_CQ_RMT_NAT_RESPONSE_TIMEOUT_ERR_MASK      	0x0000000000004000ull
#define AR_NIC_CQ_ERR_HSS_MSK_CQ_RMT_PARITY_ERR_MASK                    	0x0000000000002000ull
#define AR_NIC_CQ_ERR_HSS_MSK_CQ_RMT_DROPPED_EVENT_MASK                 	0x0000000000001000ull
#define AR_NIC_CQ_ERR_HSS_MSK_CQ_RMT_IDX_BOUNDS_MASK                    	0x0000000000000800ull
#define AR_NIC_CQ_ERR_HSS_MSK_CQ_RMT_NAT_ERR_MASK                       	0x0000000000000400ull
#define AR_NIC_CQ_ERR_HSS_MSK_CQ_RMT_OVERRUN_EVENT_MASK                 	0x0000000000000200ull
#define AR_NIC_CQ_ERR_HSS_MSK_CQ_RMT_DISABLED_CQ_MASK                   	0x0000000000000100ull
#define AR_NIC_CQ_ERR_HSS_MSK_CQ_DESC_TBL_SBE_MASK                      	0x0000000000000080ull
#define AR_NIC_CQ_ERR_HSS_MSK_CQ_DESC_TBL_MBE_MASK                      	0x0000000000000040ull
#define AR_NIC_CQ_ERR_HSS_MSK_FMA_CQ_INPUT_Q_OVERRUN_MASK               	0x0000000000000020ull
#define AR_NIC_CQ_ERR_HSS_MSK_SSID_CQ_INPUT_Q_OVERRUN_MASK              	0x0000000000000010ull
#define AR_NIC_CQ_ERR_HSS_MSK_RMT_CQ_INPUT_Q_OVERRUN_MASK               	0x0000000000000008ull
#define AR_NIC_CQ_ERR_HSS_MSK_DLA_CQ_INPUT_Q_OVERRUN_MASK               	0x0000000000000004ull
#define AR_NIC_CQ_ERR_HSS_MSK_BTE_CQ_INPUT_Q_OVERRUN_MASK               	0x0000000000000002ull
#define AR_NIC_CQ_ERR_HSS_MSK_DIAG_ONLY_MASK                            	0x0000000000000001ull
#define AR_NIC_CQ_ERR_HSS_MSK_CQ_LCL_NAT_RESPONSE_TIMEOUT_ERR_BP        	21
#define AR_NIC_CQ_ERR_HSS_MSK_CQ_LCL_PARITY_ERR_BP                      	20
#define AR_NIC_CQ_ERR_HSS_MSK_CQ_LCL_DROPPED_EVENT_BP                   	19
#define AR_NIC_CQ_ERR_HSS_MSK_CQ_LCL_IDX_BOUNDS_BP                      	18
#define AR_NIC_CQ_ERR_HSS_MSK_CQ_LCL_NAT_ERR_BP                         	17
#define AR_NIC_CQ_ERR_HSS_MSK_CQ_LCL_OVERRUN_EVENT_BP                   	16
#define AR_NIC_CQ_ERR_HSS_MSK_CQ_LCL_DISABLED_CQ_BP                     	15
#define AR_NIC_CQ_ERR_HSS_MSK_CQ_RMT_NAT_RESPONSE_TIMEOUT_ERR_BP        	14
#define AR_NIC_CQ_ERR_HSS_MSK_CQ_RMT_PARITY_ERR_BP                      	13
#define AR_NIC_CQ_ERR_HSS_MSK_CQ_RMT_DROPPED_EVENT_BP                   	12
#define AR_NIC_CQ_ERR_HSS_MSK_CQ_RMT_IDX_BOUNDS_BP                      	11
#define AR_NIC_CQ_ERR_HSS_MSK_CQ_RMT_NAT_ERR_BP                         	10
#define AR_NIC_CQ_ERR_HSS_MSK_CQ_RMT_OVERRUN_EVENT_BP                   	9
#define AR_NIC_CQ_ERR_HSS_MSK_CQ_RMT_DISABLED_CQ_BP                     	8
#define AR_NIC_CQ_ERR_HSS_MSK_CQ_DESC_TBL_SBE_BP                        	7
#define AR_NIC_CQ_ERR_HSS_MSK_CQ_DESC_TBL_MBE_BP                        	6
#define AR_NIC_CQ_ERR_HSS_MSK_FMA_CQ_INPUT_Q_OVERRUN_BP                 	5
#define AR_NIC_CQ_ERR_HSS_MSK_SSID_CQ_INPUT_Q_OVERRUN_BP                	4
#define AR_NIC_CQ_ERR_HSS_MSK_RMT_CQ_INPUT_Q_OVERRUN_BP                 	3
#define AR_NIC_CQ_ERR_HSS_MSK_DLA_CQ_INPUT_Q_OVERRUN_BP                 	2
#define AR_NIC_CQ_ERR_HSS_MSK_BTE_CQ_INPUT_Q_OVERRUN_BP                 	1
#define AR_NIC_CQ_ERR_HSS_MSK_DIAG_ONLY_BP                              	0
#define AR_NIC_CQ_ERR_HSS_MSK_CQ_LCL_NAT_RESPONSE_TIMEOUT_ERR_QW        	0
#define AR_NIC_CQ_ERR_HSS_MSK_CQ_LCL_PARITY_ERR_QW                      	0
#define AR_NIC_CQ_ERR_HSS_MSK_CQ_LCL_DROPPED_EVENT_QW                   	0
#define AR_NIC_CQ_ERR_HSS_MSK_CQ_LCL_IDX_BOUNDS_QW                      	0
#define AR_NIC_CQ_ERR_HSS_MSK_CQ_LCL_NAT_ERR_QW                         	0
#define AR_NIC_CQ_ERR_HSS_MSK_CQ_LCL_OVERRUN_EVENT_QW                   	0
#define AR_NIC_CQ_ERR_HSS_MSK_CQ_LCL_DISABLED_CQ_QW                     	0
#define AR_NIC_CQ_ERR_HSS_MSK_CQ_RMT_NAT_RESPONSE_TIMEOUT_ERR_QW        	0
#define AR_NIC_CQ_ERR_HSS_MSK_CQ_RMT_PARITY_ERR_QW                      	0
#define AR_NIC_CQ_ERR_HSS_MSK_CQ_RMT_DROPPED_EVENT_QW                   	0
#define AR_NIC_CQ_ERR_HSS_MSK_CQ_RMT_IDX_BOUNDS_QW                      	0
#define AR_NIC_CQ_ERR_HSS_MSK_CQ_RMT_NAT_ERR_QW                         	0
#define AR_NIC_CQ_ERR_HSS_MSK_CQ_RMT_OVERRUN_EVENT_QW                   	0
#define AR_NIC_CQ_ERR_HSS_MSK_CQ_RMT_DISABLED_CQ_QW                     	0
#define AR_NIC_CQ_ERR_HSS_MSK_CQ_DESC_TBL_SBE_QW                        	0
#define AR_NIC_CQ_ERR_HSS_MSK_CQ_DESC_TBL_MBE_QW                        	0
#define AR_NIC_CQ_ERR_HSS_MSK_FMA_CQ_INPUT_Q_OVERRUN_QW                 	0
#define AR_NIC_CQ_ERR_HSS_MSK_SSID_CQ_INPUT_Q_OVERRUN_QW                	0
#define AR_NIC_CQ_ERR_HSS_MSK_RMT_CQ_INPUT_Q_OVERRUN_QW                 	0
#define AR_NIC_CQ_ERR_HSS_MSK_DLA_CQ_INPUT_Q_OVERRUN_QW                 	0
#define AR_NIC_CQ_ERR_HSS_MSK_BTE_CQ_INPUT_Q_OVERRUN_QW                 	0
#define AR_NIC_CQ_ERR_HSS_MSK_DIAG_ONLY_QW                              	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_CQ_ERR_OS_MSK DEFINES
 */
#define AR_NIC_CQ_ERR_OS_MSK_CQ_LCL_NAT_RESPONSE_TIMEOUT_ERR_MASK       	0x0000000000200000ull
#define AR_NIC_CQ_ERR_OS_MSK_CQ_LCL_PARITY_ERR_MASK                     	0x0000000000100000ull
#define AR_NIC_CQ_ERR_OS_MSK_CQ_LCL_DROPPED_EVENT_MASK                  	0x0000000000080000ull
#define AR_NIC_CQ_ERR_OS_MSK_CQ_LCL_IDX_BOUNDS_MASK                     	0x0000000000040000ull
#define AR_NIC_CQ_ERR_OS_MSK_CQ_LCL_NAT_ERR_MASK                        	0x0000000000020000ull
#define AR_NIC_CQ_ERR_OS_MSK_CQ_LCL_OVERRUN_EVENT_MASK                  	0x0000000000010000ull
#define AR_NIC_CQ_ERR_OS_MSK_CQ_LCL_DISABLED_CQ_MASK                    	0x0000000000008000ull
#define AR_NIC_CQ_ERR_OS_MSK_CQ_RMT_NAT_RESPONSE_TIMEOUT_ERR_MASK       	0x0000000000004000ull
#define AR_NIC_CQ_ERR_OS_MSK_CQ_RMT_PARITY_ERR_MASK                     	0x0000000000002000ull
#define AR_NIC_CQ_ERR_OS_MSK_CQ_RMT_DROPPED_EVENT_MASK                  	0x0000000000001000ull
#define AR_NIC_CQ_ERR_OS_MSK_CQ_RMT_IDX_BOUNDS_MASK                     	0x0000000000000800ull
#define AR_NIC_CQ_ERR_OS_MSK_CQ_RMT_NAT_ERR_MASK                        	0x0000000000000400ull
#define AR_NIC_CQ_ERR_OS_MSK_CQ_RMT_OVERRUN_EVENT_MASK                  	0x0000000000000200ull
#define AR_NIC_CQ_ERR_OS_MSK_CQ_RMT_DISABLED_CQ_MASK                    	0x0000000000000100ull
#define AR_NIC_CQ_ERR_OS_MSK_CQ_DESC_TBL_SBE_MASK                       	0x0000000000000080ull
#define AR_NIC_CQ_ERR_OS_MSK_CQ_DESC_TBL_MBE_MASK                       	0x0000000000000040ull
#define AR_NIC_CQ_ERR_OS_MSK_FMA_CQ_INPUT_Q_OVERRUN_MASK                	0x0000000000000020ull
#define AR_NIC_CQ_ERR_OS_MSK_SSID_CQ_INPUT_Q_OVERRUN_MASK               	0x0000000000000010ull
#define AR_NIC_CQ_ERR_OS_MSK_RMT_CQ_INPUT_Q_OVERRUN_MASK                	0x0000000000000008ull
#define AR_NIC_CQ_ERR_OS_MSK_DLA_CQ_INPUT_Q_OVERRUN_MASK                	0x0000000000000004ull
#define AR_NIC_CQ_ERR_OS_MSK_BTE_CQ_INPUT_Q_OVERRUN_MASK                	0x0000000000000002ull
#define AR_NIC_CQ_ERR_OS_MSK_DIAG_ONLY_MASK                             	0x0000000000000001ull
#define AR_NIC_CQ_ERR_OS_MSK_CQ_LCL_NAT_RESPONSE_TIMEOUT_ERR_BP         	21
#define AR_NIC_CQ_ERR_OS_MSK_CQ_LCL_PARITY_ERR_BP                       	20
#define AR_NIC_CQ_ERR_OS_MSK_CQ_LCL_DROPPED_EVENT_BP                    	19
#define AR_NIC_CQ_ERR_OS_MSK_CQ_LCL_IDX_BOUNDS_BP                       	18
#define AR_NIC_CQ_ERR_OS_MSK_CQ_LCL_NAT_ERR_BP                          	17
#define AR_NIC_CQ_ERR_OS_MSK_CQ_LCL_OVERRUN_EVENT_BP                    	16
#define AR_NIC_CQ_ERR_OS_MSK_CQ_LCL_DISABLED_CQ_BP                      	15
#define AR_NIC_CQ_ERR_OS_MSK_CQ_RMT_NAT_RESPONSE_TIMEOUT_ERR_BP         	14
#define AR_NIC_CQ_ERR_OS_MSK_CQ_RMT_PARITY_ERR_BP                       	13
#define AR_NIC_CQ_ERR_OS_MSK_CQ_RMT_DROPPED_EVENT_BP                    	12
#define AR_NIC_CQ_ERR_OS_MSK_CQ_RMT_IDX_BOUNDS_BP                       	11
#define AR_NIC_CQ_ERR_OS_MSK_CQ_RMT_NAT_ERR_BP                          	10
#define AR_NIC_CQ_ERR_OS_MSK_CQ_RMT_OVERRUN_EVENT_BP                    	9
#define AR_NIC_CQ_ERR_OS_MSK_CQ_RMT_DISABLED_CQ_BP                      	8
#define AR_NIC_CQ_ERR_OS_MSK_CQ_DESC_TBL_SBE_BP                         	7
#define AR_NIC_CQ_ERR_OS_MSK_CQ_DESC_TBL_MBE_BP                         	6
#define AR_NIC_CQ_ERR_OS_MSK_FMA_CQ_INPUT_Q_OVERRUN_BP                  	5
#define AR_NIC_CQ_ERR_OS_MSK_SSID_CQ_INPUT_Q_OVERRUN_BP                 	4
#define AR_NIC_CQ_ERR_OS_MSK_RMT_CQ_INPUT_Q_OVERRUN_BP                  	3
#define AR_NIC_CQ_ERR_OS_MSK_DLA_CQ_INPUT_Q_OVERRUN_BP                  	2
#define AR_NIC_CQ_ERR_OS_MSK_BTE_CQ_INPUT_Q_OVERRUN_BP                  	1
#define AR_NIC_CQ_ERR_OS_MSK_DIAG_ONLY_BP                               	0
#define AR_NIC_CQ_ERR_OS_MSK_CQ_LCL_NAT_RESPONSE_TIMEOUT_ERR_QW         	0
#define AR_NIC_CQ_ERR_OS_MSK_CQ_LCL_PARITY_ERR_QW                       	0
#define AR_NIC_CQ_ERR_OS_MSK_CQ_LCL_DROPPED_EVENT_QW                    	0
#define AR_NIC_CQ_ERR_OS_MSK_CQ_LCL_IDX_BOUNDS_QW                       	0
#define AR_NIC_CQ_ERR_OS_MSK_CQ_LCL_NAT_ERR_QW                          	0
#define AR_NIC_CQ_ERR_OS_MSK_CQ_LCL_OVERRUN_EVENT_QW                    	0
#define AR_NIC_CQ_ERR_OS_MSK_CQ_LCL_DISABLED_CQ_QW                      	0
#define AR_NIC_CQ_ERR_OS_MSK_CQ_RMT_NAT_RESPONSE_TIMEOUT_ERR_QW         	0
#define AR_NIC_CQ_ERR_OS_MSK_CQ_RMT_PARITY_ERR_QW                       	0
#define AR_NIC_CQ_ERR_OS_MSK_CQ_RMT_DROPPED_EVENT_QW                    	0
#define AR_NIC_CQ_ERR_OS_MSK_CQ_RMT_IDX_BOUNDS_QW                       	0
#define AR_NIC_CQ_ERR_OS_MSK_CQ_RMT_NAT_ERR_QW                          	0
#define AR_NIC_CQ_ERR_OS_MSK_CQ_RMT_OVERRUN_EVENT_QW                    	0
#define AR_NIC_CQ_ERR_OS_MSK_CQ_RMT_DISABLED_CQ_QW                      	0
#define AR_NIC_CQ_ERR_OS_MSK_CQ_DESC_TBL_SBE_QW                         	0
#define AR_NIC_CQ_ERR_OS_MSK_CQ_DESC_TBL_MBE_QW                         	0
#define AR_NIC_CQ_ERR_OS_MSK_FMA_CQ_INPUT_Q_OVERRUN_QW                  	0
#define AR_NIC_CQ_ERR_OS_MSK_SSID_CQ_INPUT_Q_OVERRUN_QW                 	0
#define AR_NIC_CQ_ERR_OS_MSK_RMT_CQ_INPUT_Q_OVERRUN_QW                  	0
#define AR_NIC_CQ_ERR_OS_MSK_DLA_CQ_INPUT_Q_OVERRUN_QW                  	0
#define AR_NIC_CQ_ERR_OS_MSK_BTE_CQ_INPUT_Q_OVERRUN_QW                  	0
#define AR_NIC_CQ_ERR_OS_MSK_DIAG_ONLY_QW                               	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_CQ_ERR_FIRST_FLG DEFINES
 */
#define AR_NIC_CQ_ERR_FIRST_FLG_CQ_LCL_NAT_RESPONSE_TIMEOUT_ERR_MASK    	0x0000000000200000ull
#define AR_NIC_CQ_ERR_FIRST_FLG_CQ_LCL_PARITY_ERR_MASK                  	0x0000000000100000ull
#define AR_NIC_CQ_ERR_FIRST_FLG_CQ_LCL_DROPPED_EVENT_MASK               	0x0000000000080000ull
#define AR_NIC_CQ_ERR_FIRST_FLG_CQ_LCL_IDX_BOUNDS_MASK                  	0x0000000000040000ull
#define AR_NIC_CQ_ERR_FIRST_FLG_CQ_LCL_NAT_ERR_MASK                     	0x0000000000020000ull
#define AR_NIC_CQ_ERR_FIRST_FLG_CQ_LCL_OVERRUN_EVENT_MASK               	0x0000000000010000ull
#define AR_NIC_CQ_ERR_FIRST_FLG_CQ_LCL_DISABLED_CQ_MASK                 	0x0000000000008000ull
#define AR_NIC_CQ_ERR_FIRST_FLG_CQ_RMT_NAT_RESPONSE_TIMEOUT_ERR_MASK    	0x0000000000004000ull
#define AR_NIC_CQ_ERR_FIRST_FLG_CQ_RMT_PARITY_ERR_MASK                  	0x0000000000002000ull
#define AR_NIC_CQ_ERR_FIRST_FLG_CQ_RMT_DROPPED_EVENT_MASK               	0x0000000000001000ull
#define AR_NIC_CQ_ERR_FIRST_FLG_CQ_RMT_IDX_BOUNDS_MASK                  	0x0000000000000800ull
#define AR_NIC_CQ_ERR_FIRST_FLG_CQ_RMT_NAT_ERR_MASK                     	0x0000000000000400ull
#define AR_NIC_CQ_ERR_FIRST_FLG_CQ_RMT_OVERRUN_EVENT_MASK               	0x0000000000000200ull
#define AR_NIC_CQ_ERR_FIRST_FLG_CQ_RMT_DISABLED_CQ_MASK                 	0x0000000000000100ull
#define AR_NIC_CQ_ERR_FIRST_FLG_CQ_DESC_TBL_SBE_MASK                    	0x0000000000000080ull
#define AR_NIC_CQ_ERR_FIRST_FLG_CQ_DESC_TBL_MBE_MASK                    	0x0000000000000040ull
#define AR_NIC_CQ_ERR_FIRST_FLG_FMA_CQ_INPUT_Q_OVERRUN_MASK             	0x0000000000000020ull
#define AR_NIC_CQ_ERR_FIRST_FLG_SSID_CQ_INPUT_Q_OVERRUN_MASK            	0x0000000000000010ull
#define AR_NIC_CQ_ERR_FIRST_FLG_RMT_CQ_INPUT_Q_OVERRUN_MASK             	0x0000000000000008ull
#define AR_NIC_CQ_ERR_FIRST_FLG_DLA_CQ_INPUT_Q_OVERRUN_MASK             	0x0000000000000004ull
#define AR_NIC_CQ_ERR_FIRST_FLG_BTE_CQ_INPUT_Q_OVERRUN_MASK             	0x0000000000000002ull
#define AR_NIC_CQ_ERR_FIRST_FLG_DIAG_ONLY_MASK                          	0x0000000000000001ull
#define AR_NIC_CQ_ERR_FIRST_FLG_CQ_LCL_NAT_RESPONSE_TIMEOUT_ERR_BP      	21
#define AR_NIC_CQ_ERR_FIRST_FLG_CQ_LCL_PARITY_ERR_BP                    	20
#define AR_NIC_CQ_ERR_FIRST_FLG_CQ_LCL_DROPPED_EVENT_BP                 	19
#define AR_NIC_CQ_ERR_FIRST_FLG_CQ_LCL_IDX_BOUNDS_BP                    	18
#define AR_NIC_CQ_ERR_FIRST_FLG_CQ_LCL_NAT_ERR_BP                       	17
#define AR_NIC_CQ_ERR_FIRST_FLG_CQ_LCL_OVERRUN_EVENT_BP                 	16
#define AR_NIC_CQ_ERR_FIRST_FLG_CQ_LCL_DISABLED_CQ_BP                   	15
#define AR_NIC_CQ_ERR_FIRST_FLG_CQ_RMT_NAT_RESPONSE_TIMEOUT_ERR_BP      	14
#define AR_NIC_CQ_ERR_FIRST_FLG_CQ_RMT_PARITY_ERR_BP                    	13
#define AR_NIC_CQ_ERR_FIRST_FLG_CQ_RMT_DROPPED_EVENT_BP                 	12
#define AR_NIC_CQ_ERR_FIRST_FLG_CQ_RMT_IDX_BOUNDS_BP                    	11
#define AR_NIC_CQ_ERR_FIRST_FLG_CQ_RMT_NAT_ERR_BP                       	10
#define AR_NIC_CQ_ERR_FIRST_FLG_CQ_RMT_OVERRUN_EVENT_BP                 	9
#define AR_NIC_CQ_ERR_FIRST_FLG_CQ_RMT_DISABLED_CQ_BP                   	8
#define AR_NIC_CQ_ERR_FIRST_FLG_CQ_DESC_TBL_SBE_BP                      	7
#define AR_NIC_CQ_ERR_FIRST_FLG_CQ_DESC_TBL_MBE_BP                      	6
#define AR_NIC_CQ_ERR_FIRST_FLG_FMA_CQ_INPUT_Q_OVERRUN_BP               	5
#define AR_NIC_CQ_ERR_FIRST_FLG_SSID_CQ_INPUT_Q_OVERRUN_BP              	4
#define AR_NIC_CQ_ERR_FIRST_FLG_RMT_CQ_INPUT_Q_OVERRUN_BP               	3
#define AR_NIC_CQ_ERR_FIRST_FLG_DLA_CQ_INPUT_Q_OVERRUN_BP               	2
#define AR_NIC_CQ_ERR_FIRST_FLG_BTE_CQ_INPUT_Q_OVERRUN_BP               	1
#define AR_NIC_CQ_ERR_FIRST_FLG_DIAG_ONLY_BP                            	0
#define AR_NIC_CQ_ERR_FIRST_FLG_CQ_LCL_NAT_RESPONSE_TIMEOUT_ERR_QW      	0
#define AR_NIC_CQ_ERR_FIRST_FLG_CQ_LCL_PARITY_ERR_QW                    	0
#define AR_NIC_CQ_ERR_FIRST_FLG_CQ_LCL_DROPPED_EVENT_QW                 	0
#define AR_NIC_CQ_ERR_FIRST_FLG_CQ_LCL_IDX_BOUNDS_QW                    	0
#define AR_NIC_CQ_ERR_FIRST_FLG_CQ_LCL_NAT_ERR_QW                       	0
#define AR_NIC_CQ_ERR_FIRST_FLG_CQ_LCL_OVERRUN_EVENT_QW                 	0
#define AR_NIC_CQ_ERR_FIRST_FLG_CQ_LCL_DISABLED_CQ_QW                   	0
#define AR_NIC_CQ_ERR_FIRST_FLG_CQ_RMT_NAT_RESPONSE_TIMEOUT_ERR_QW      	0
#define AR_NIC_CQ_ERR_FIRST_FLG_CQ_RMT_PARITY_ERR_QW                    	0
#define AR_NIC_CQ_ERR_FIRST_FLG_CQ_RMT_DROPPED_EVENT_QW                 	0
#define AR_NIC_CQ_ERR_FIRST_FLG_CQ_RMT_IDX_BOUNDS_QW                    	0
#define AR_NIC_CQ_ERR_FIRST_FLG_CQ_RMT_NAT_ERR_QW                       	0
#define AR_NIC_CQ_ERR_FIRST_FLG_CQ_RMT_OVERRUN_EVENT_QW                 	0
#define AR_NIC_CQ_ERR_FIRST_FLG_CQ_RMT_DISABLED_CQ_QW                   	0
#define AR_NIC_CQ_ERR_FIRST_FLG_CQ_DESC_TBL_SBE_QW                      	0
#define AR_NIC_CQ_ERR_FIRST_FLG_CQ_DESC_TBL_MBE_QW                      	0
#define AR_NIC_CQ_ERR_FIRST_FLG_FMA_CQ_INPUT_Q_OVERRUN_QW               	0
#define AR_NIC_CQ_ERR_FIRST_FLG_SSID_CQ_INPUT_Q_OVERRUN_QW              	0
#define AR_NIC_CQ_ERR_FIRST_FLG_RMT_CQ_INPUT_Q_OVERRUN_QW               	0
#define AR_NIC_CQ_ERR_FIRST_FLG_DLA_CQ_INPUT_Q_OVERRUN_QW               	0
#define AR_NIC_CQ_ERR_FIRST_FLG_BTE_CQ_INPUT_Q_OVERRUN_QW               	0
#define AR_NIC_CQ_ERR_FIRST_FLG_DIAG_ONLY_QW                            	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_CQ_ERR_INFO_DESC_TBL_SBE_MBE DEFINES
 */
#define AR_NIC_CQ_ERR_INFO_DESC_TBL_SBE_MBE_SBE_SRC_MASK                	0x0070000000000000ull
#define AR_NIC_CQ_ERR_INFO_DESC_TBL_SBE_MBE_SBE_REGION_MASK             	0x000c000000000000ull
#define AR_NIC_CQ_ERR_INFO_DESC_TBL_SBE_MBE_SBE_SYNDROME_MASK           	0x0003f80000000000ull
#define AR_NIC_CQ_ERR_INFO_DESC_TBL_SBE_MBE_SBE_ADDR_MASK               	0x000007ff00000000ull
#define AR_NIC_CQ_ERR_INFO_DESC_TBL_SBE_MBE_MBE_SRC_MASK                	0x0000000000700000ull
#define AR_NIC_CQ_ERR_INFO_DESC_TBL_SBE_MBE_MBE_REGION_MASK             	0x00000000000c0000ull
#define AR_NIC_CQ_ERR_INFO_DESC_TBL_SBE_MBE_MBE_SYNDROME_MASK           	0x000000000003f800ull
#define AR_NIC_CQ_ERR_INFO_DESC_TBL_SBE_MBE_MBE_ADDR_MASK               	0x00000000000007ffull
#define AR_NIC_CQ_ERR_INFO_DESC_TBL_SBE_MBE_SBE_SRC_BP                  	52
#define AR_NIC_CQ_ERR_INFO_DESC_TBL_SBE_MBE_SBE_REGION_BP               	50
#define AR_NIC_CQ_ERR_INFO_DESC_TBL_SBE_MBE_SBE_SYNDROME_BP             	43
#define AR_NIC_CQ_ERR_INFO_DESC_TBL_SBE_MBE_SBE_ADDR_BP                 	32
#define AR_NIC_CQ_ERR_INFO_DESC_TBL_SBE_MBE_MBE_SRC_BP                  	20
#define AR_NIC_CQ_ERR_INFO_DESC_TBL_SBE_MBE_MBE_REGION_BP               	18
#define AR_NIC_CQ_ERR_INFO_DESC_TBL_SBE_MBE_MBE_SYNDROME_BP             	11
#define AR_NIC_CQ_ERR_INFO_DESC_TBL_SBE_MBE_MBE_ADDR_BP                 	0
#define AR_NIC_CQ_ERR_INFO_DESC_TBL_SBE_MBE_SBE_SRC_QW                  	0
#define AR_NIC_CQ_ERR_INFO_DESC_TBL_SBE_MBE_SBE_REGION_QW               	0
#define AR_NIC_CQ_ERR_INFO_DESC_TBL_SBE_MBE_SBE_SYNDROME_QW             	0
#define AR_NIC_CQ_ERR_INFO_DESC_TBL_SBE_MBE_SBE_ADDR_QW                 	0
#define AR_NIC_CQ_ERR_INFO_DESC_TBL_SBE_MBE_MBE_SRC_QW                  	0
#define AR_NIC_CQ_ERR_INFO_DESC_TBL_SBE_MBE_MBE_REGION_QW               	0
#define AR_NIC_CQ_ERR_INFO_DESC_TBL_SBE_MBE_MBE_SYNDROME_QW             	0
#define AR_NIC_CQ_ERR_INFO_DESC_TBL_SBE_MBE_MBE_ADDR_QW                 	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_CQ_ERR_INFO_RMT_DISABLED_CQ DEFINES
 */
#define AR_NIC_CQ_ERR_INFO_RMT_DISABLED_CQ_SOURCE_MASK                  	0x0000000000007000ull
#define AR_NIC_CQ_ERR_INFO_RMT_DISABLED_CQ_CQH_MASK                     	0x00000000000007ffull
#define AR_NIC_CQ_ERR_INFO_RMT_DISABLED_CQ_SOURCE_BP                    	12
#define AR_NIC_CQ_ERR_INFO_RMT_DISABLED_CQ_CQH_BP                       	0
#define AR_NIC_CQ_ERR_INFO_RMT_DISABLED_CQ_SOURCE_QW                    	0
#define AR_NIC_CQ_ERR_INFO_RMT_DISABLED_CQ_CQH_QW                       	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_CQ_ERR_INFO_RMT_NAT_ERR DEFINES
 */
#define AR_NIC_CQ_ERR_INFO_RMT_NAT_ERR_NAT_ERR_MASK                     	0x00000000001f0000ull
#define AR_NIC_CQ_ERR_INFO_RMT_NAT_ERR_SOURCE_MASK                      	0x0000000000007000ull
#define AR_NIC_CQ_ERR_INFO_RMT_NAT_ERR_CQH_MASK                         	0x00000000000007ffull
#define AR_NIC_CQ_ERR_INFO_RMT_NAT_ERR_NAT_ERR_BP                       	16
#define AR_NIC_CQ_ERR_INFO_RMT_NAT_ERR_SOURCE_BP                        	12
#define AR_NIC_CQ_ERR_INFO_RMT_NAT_ERR_CQH_BP                           	0
#define AR_NIC_CQ_ERR_INFO_RMT_NAT_ERR_NAT_ERR_QW                       	0
#define AR_NIC_CQ_ERR_INFO_RMT_NAT_ERR_SOURCE_QW                        	0
#define AR_NIC_CQ_ERR_INFO_RMT_NAT_ERR_CQH_QW                           	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_CQ_ERR_INFO_RMT_IDX_BOUNDS DEFINES
 */
#define AR_NIC_CQ_ERR_INFO_RMT_IDX_BOUNDS_SOURCE_MASK                   	0x0000000000007000ull
#define AR_NIC_CQ_ERR_INFO_RMT_IDX_BOUNDS_CQH_MASK                      	0x00000000000007ffull
#define AR_NIC_CQ_ERR_INFO_RMT_IDX_BOUNDS_SOURCE_BP                     	12
#define AR_NIC_CQ_ERR_INFO_RMT_IDX_BOUNDS_CQH_BP                        	0
#define AR_NIC_CQ_ERR_INFO_RMT_IDX_BOUNDS_SOURCE_QW                     	0
#define AR_NIC_CQ_ERR_INFO_RMT_IDX_BOUNDS_CQH_QW                        	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_CQ_ERR_INFO_RMT_DROPPED_EVENT DEFINES
 */
#define AR_NIC_CQ_ERR_INFO_RMT_DROPPED_EVENT_INPUT_RMT_PARITY_ERR_MASK  	0x0000000000080000ull
#define AR_NIC_CQ_ERR_INFO_RMT_DROPPED_EVENT_INPUT_EVENT_PARITY_ERR_MASK	0x0000000000040000ull
#define AR_NIC_CQ_ERR_INFO_RMT_DROPPED_EVENT_TCQ_PARITY_ERR_MASK        	0x0000000000020000ull
#define AR_NIC_CQ_ERR_INFO_RMT_DROPPED_EVENT_TCQ_STATUS_MASK            	0x0000000000018000ull
#define AR_NIC_CQ_ERR_INFO_RMT_DROPPED_EVENT_SOURCE_MASK                	0x0000000000007000ull
#define AR_NIC_CQ_ERR_INFO_RMT_DROPPED_EVENT_CQH_MASK                   	0x00000000000007ffull
#define AR_NIC_CQ_ERR_INFO_RMT_DROPPED_EVENT_INPUT_RMT_PARITY_ERR_BP    	19
#define AR_NIC_CQ_ERR_INFO_RMT_DROPPED_EVENT_INPUT_EVENT_PARITY_ERR_BP  	18
#define AR_NIC_CQ_ERR_INFO_RMT_DROPPED_EVENT_TCQ_PARITY_ERR_BP          	17
#define AR_NIC_CQ_ERR_INFO_RMT_DROPPED_EVENT_TCQ_STATUS_BP              	15
#define AR_NIC_CQ_ERR_INFO_RMT_DROPPED_EVENT_SOURCE_BP                  	12
#define AR_NIC_CQ_ERR_INFO_RMT_DROPPED_EVENT_CQH_BP                     	0
#define AR_NIC_CQ_ERR_INFO_RMT_DROPPED_EVENT_INPUT_RMT_PARITY_ERR_QW    	0
#define AR_NIC_CQ_ERR_INFO_RMT_DROPPED_EVENT_INPUT_EVENT_PARITY_ERR_QW  	0
#define AR_NIC_CQ_ERR_INFO_RMT_DROPPED_EVENT_TCQ_PARITY_ERR_QW          	0
#define AR_NIC_CQ_ERR_INFO_RMT_DROPPED_EVENT_TCQ_STATUS_QW              	0
#define AR_NIC_CQ_ERR_INFO_RMT_DROPPED_EVENT_SOURCE_QW                  	0
#define AR_NIC_CQ_ERR_INFO_RMT_DROPPED_EVENT_CQH_QW                     	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_CQ_ERR_INFO_RMT_NAT_RESPONSE_TIMEOUT DEFINES
 */
#define AR_NIC_CQ_ERR_INFO_RMT_NAT_RESPONSE_TIMEOUT_SOURCE_MASK         	0x0000000000007000ull
#define AR_NIC_CQ_ERR_INFO_RMT_NAT_RESPONSE_TIMEOUT_CQH_MASK            	0x00000000000007ffull
#define AR_NIC_CQ_ERR_INFO_RMT_NAT_RESPONSE_TIMEOUT_SOURCE_BP           	12
#define AR_NIC_CQ_ERR_INFO_RMT_NAT_RESPONSE_TIMEOUT_CQH_BP              	0
#define AR_NIC_CQ_ERR_INFO_RMT_NAT_RESPONSE_TIMEOUT_SOURCE_QW           	0
#define AR_NIC_CQ_ERR_INFO_RMT_NAT_RESPONSE_TIMEOUT_CQH_QW              	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_CQ_ERR_INFO_LCL_DISABLED_CQ DEFINES
 */
#define AR_NIC_CQ_ERR_INFO_LCL_DISABLED_CQ_SOURCE_MASK                  	0x0000000000007000ull
#define AR_NIC_CQ_ERR_INFO_LCL_DISABLED_CQ_CQH_MASK                     	0x00000000000007ffull
#define AR_NIC_CQ_ERR_INFO_LCL_DISABLED_CQ_SOURCE_BP                    	12
#define AR_NIC_CQ_ERR_INFO_LCL_DISABLED_CQ_CQH_BP                       	0
#define AR_NIC_CQ_ERR_INFO_LCL_DISABLED_CQ_SOURCE_QW                    	0
#define AR_NIC_CQ_ERR_INFO_LCL_DISABLED_CQ_CQH_QW                       	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_CQ_ERR_INFO_LCL_NAT_ERR DEFINES
 */
#define AR_NIC_CQ_ERR_INFO_LCL_NAT_ERR_NAT_ERR_MASK                     	0x00000000001f0000ull
#define AR_NIC_CQ_ERR_INFO_LCL_NAT_ERR_SOURCE_MASK                      	0x0000000000007000ull
#define AR_NIC_CQ_ERR_INFO_LCL_NAT_ERR_CQH_MASK                         	0x00000000000007ffull
#define AR_NIC_CQ_ERR_INFO_LCL_NAT_ERR_NAT_ERR_BP                       	16
#define AR_NIC_CQ_ERR_INFO_LCL_NAT_ERR_SOURCE_BP                        	12
#define AR_NIC_CQ_ERR_INFO_LCL_NAT_ERR_CQH_BP                           	0
#define AR_NIC_CQ_ERR_INFO_LCL_NAT_ERR_NAT_ERR_QW                       	0
#define AR_NIC_CQ_ERR_INFO_LCL_NAT_ERR_SOURCE_QW                        	0
#define AR_NIC_CQ_ERR_INFO_LCL_NAT_ERR_CQH_QW                           	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_CQ_ERR_INFO_LCL_IDX_BOUNDS DEFINES
 */
#define AR_NIC_CQ_ERR_INFO_LCL_IDX_BOUNDS_SOURCE_MASK                   	0x0000000000007000ull
#define AR_NIC_CQ_ERR_INFO_LCL_IDX_BOUNDS_CQH_MASK                      	0x00000000000007ffull
#define AR_NIC_CQ_ERR_INFO_LCL_IDX_BOUNDS_SOURCE_BP                     	12
#define AR_NIC_CQ_ERR_INFO_LCL_IDX_BOUNDS_CQH_BP                        	0
#define AR_NIC_CQ_ERR_INFO_LCL_IDX_BOUNDS_SOURCE_QW                     	0
#define AR_NIC_CQ_ERR_INFO_LCL_IDX_BOUNDS_CQH_QW                        	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_CQ_ERR_INFO_LCL_DROPPED_EVENT DEFINES
 */
#define AR_NIC_CQ_ERR_INFO_LCL_DROPPED_EVENT_INPUT_EVENT_PARITY_ERR_MASK	0x0000000000040000ull
#define AR_NIC_CQ_ERR_INFO_LCL_DROPPED_EVENT_TCQ_PARITY_ERR_MASK        	0x0000000000020000ull
#define AR_NIC_CQ_ERR_INFO_LCL_DROPPED_EVENT_TCQ_STATUS_MASK            	0x0000000000018000ull
#define AR_NIC_CQ_ERR_INFO_LCL_DROPPED_EVENT_SOURCE_MASK                	0x0000000000007000ull
#define AR_NIC_CQ_ERR_INFO_LCL_DROPPED_EVENT_CQH_MASK                   	0x00000000000007ffull
#define AR_NIC_CQ_ERR_INFO_LCL_DROPPED_EVENT_INPUT_EVENT_PARITY_ERR_BP  	18
#define AR_NIC_CQ_ERR_INFO_LCL_DROPPED_EVENT_TCQ_PARITY_ERR_BP          	17
#define AR_NIC_CQ_ERR_INFO_LCL_DROPPED_EVENT_TCQ_STATUS_BP              	15
#define AR_NIC_CQ_ERR_INFO_LCL_DROPPED_EVENT_SOURCE_BP                  	12
#define AR_NIC_CQ_ERR_INFO_LCL_DROPPED_EVENT_CQH_BP                     	0
#define AR_NIC_CQ_ERR_INFO_LCL_DROPPED_EVENT_INPUT_EVENT_PARITY_ERR_QW  	0
#define AR_NIC_CQ_ERR_INFO_LCL_DROPPED_EVENT_TCQ_PARITY_ERR_QW          	0
#define AR_NIC_CQ_ERR_INFO_LCL_DROPPED_EVENT_TCQ_STATUS_QW              	0
#define AR_NIC_CQ_ERR_INFO_LCL_DROPPED_EVENT_SOURCE_QW                  	0
#define AR_NIC_CQ_ERR_INFO_LCL_DROPPED_EVENT_CQH_QW                     	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_CQ_ERR_INFO_LCL_NAT_RESPONSE_TIMEOUT DEFINES
 */
#define AR_NIC_CQ_ERR_INFO_LCL_NAT_RESPONSE_TIMEOUT_SOURCE_MASK         	0x0000000000007000ull
#define AR_NIC_CQ_ERR_INFO_LCL_NAT_RESPONSE_TIMEOUT_CQH_MASK            	0x00000000000007ffull
#define AR_NIC_CQ_ERR_INFO_LCL_NAT_RESPONSE_TIMEOUT_SOURCE_BP           	12
#define AR_NIC_CQ_ERR_INFO_LCL_NAT_RESPONSE_TIMEOUT_CQH_BP              	0
#define AR_NIC_CQ_ERR_INFO_LCL_NAT_RESPONSE_TIMEOUT_SOURCE_QW           	0
#define AR_NIC_CQ_ERR_INFO_LCL_NAT_RESPONSE_TIMEOUT_CQH_QW              	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_CQ_DBG_ERRINJ_DESC_TBL DEFINES
 */
#define AR_NIC_CQ_DBG_ERRINJ_DESC_TBL_ADDRESS_MASK                      	0x000007ff00000000ull
#define AR_NIC_CQ_DBG_ERRINJ_DESC_TBL_CHECKBITS_MASK                    	0x00000000007f0000ull
#define AR_NIC_CQ_DBG_ERRINJ_DESC_TBL_SELECT_MASK                       	0x00000000000000f0ull
#define AR_NIC_CQ_DBG_ERRINJ_DESC_TBL_TRIGGERED_MASK                    	0x0000000000000008ull
#define AR_NIC_CQ_DBG_ERRINJ_DESC_TBL_MODE_MASK                         	0x0000000000000006ull
#define AR_NIC_CQ_DBG_ERRINJ_DESC_TBL_ENABLE_MASK                       	0x0000000000000001ull
#define AR_NIC_CQ_DBG_ERRINJ_DESC_TBL_ADDRESS_BP                        	32
#define AR_NIC_CQ_DBG_ERRINJ_DESC_TBL_CHECKBITS_BP                      	16
#define AR_NIC_CQ_DBG_ERRINJ_DESC_TBL_SELECT_BP                         	4
#define AR_NIC_CQ_DBG_ERRINJ_DESC_TBL_TRIGGERED_BP                      	3
#define AR_NIC_CQ_DBG_ERRINJ_DESC_TBL_MODE_BP                           	1
#define AR_NIC_CQ_DBG_ERRINJ_DESC_TBL_ENABLE_BP                         	0
#define AR_NIC_CQ_DBG_ERRINJ_DESC_TBL_ADDRESS_QW                        	0
#define AR_NIC_CQ_DBG_ERRINJ_DESC_TBL_CHECKBITS_QW                      	0
#define AR_NIC_CQ_DBG_ERRINJ_DESC_TBL_SELECT_QW                         	0
#define AR_NIC_CQ_DBG_ERRINJ_DESC_TBL_TRIGGERED_QW                      	0
#define AR_NIC_CQ_DBG_ERRINJ_DESC_TBL_MODE_QW                           	0
#define AR_NIC_CQ_DBG_ERRINJ_DESC_TBL_ENABLE_QW                         	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_CQ_DBG_ERRINJ_PARITY DEFINES
 */
#define AR_NIC_CQ_DBG_ERRINJ_PARITY_TRANS_COMPL_Q_MASK                  	0x0000000000000200ull
#define AR_NIC_CQ_DBG_ERRINJ_PARITY_RMT_INPUT_RMT_DATA_MASK             	0x0000000000000100ull
#define AR_NIC_CQ_DBG_ERRINJ_PARITY_RMT_INPUT_EVENT_DATA_MASK           	0x0000000000000080ull
#define AR_NIC_CQ_DBG_ERRINJ_PARITY_SSID_INPUT_EVENT_DATA_MASK          	0x0000000000000040ull
#define AR_NIC_CQ_DBG_ERRINJ_PARITY_DLA_INPUT_EVENT_DATA_MASK           	0x0000000000000020ull
#define AR_NIC_CQ_DBG_ERRINJ_PARITY_BTE_INPUT_EVENT_DATA_MASK           	0x0000000000000010ull
#define AR_NIC_CQ_DBG_ERRINJ_PARITY_TRIGGERED_MASK                      	0x0000000000000008ull
#define AR_NIC_CQ_DBG_ERRINJ_PARITY_MODE0_MASK                          	0x0000000000000002ull
#define AR_NIC_CQ_DBG_ERRINJ_PARITY_ENABLE_MASK                         	0x0000000000000001ull
#define AR_NIC_CQ_DBG_ERRINJ_PARITY_TRANS_COMPL_Q_BP                    	9
#define AR_NIC_CQ_DBG_ERRINJ_PARITY_RMT_INPUT_RMT_DATA_BP               	8
#define AR_NIC_CQ_DBG_ERRINJ_PARITY_RMT_INPUT_EVENT_DATA_BP             	7
#define AR_NIC_CQ_DBG_ERRINJ_PARITY_SSID_INPUT_EVENT_DATA_BP            	6
#define AR_NIC_CQ_DBG_ERRINJ_PARITY_DLA_INPUT_EVENT_DATA_BP             	5
#define AR_NIC_CQ_DBG_ERRINJ_PARITY_BTE_INPUT_EVENT_DATA_BP             	4
#define AR_NIC_CQ_DBG_ERRINJ_PARITY_TRIGGERED_BP                        	3
#define AR_NIC_CQ_DBG_ERRINJ_PARITY_MODE0_BP                            	1
#define AR_NIC_CQ_DBG_ERRINJ_PARITY_ENABLE_BP                           	0
#define AR_NIC_CQ_DBG_ERRINJ_PARITY_TRANS_COMPL_Q_QW                    	0
#define AR_NIC_CQ_DBG_ERRINJ_PARITY_RMT_INPUT_RMT_DATA_QW               	0
#define AR_NIC_CQ_DBG_ERRINJ_PARITY_RMT_INPUT_EVENT_DATA_QW             	0
#define AR_NIC_CQ_DBG_ERRINJ_PARITY_SSID_INPUT_EVENT_DATA_QW            	0
#define AR_NIC_CQ_DBG_ERRINJ_PARITY_DLA_INPUT_EVENT_DATA_QW             	0
#define AR_NIC_CQ_DBG_ERRINJ_PARITY_BTE_INPUT_EVENT_DATA_QW             	0
#define AR_NIC_CQ_DBG_ERRINJ_PARITY_TRIGGERED_QW                        	0
#define AR_NIC_CQ_DBG_ERRINJ_PARITY_MODE0_QW                            	0
#define AR_NIC_CQ_DBG_ERRINJ_PARITY_ENABLE_QW                           	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_CQ_DBG_IOMMU_STATUS DEFINES
 */
#define AR_NIC_CQ_DBG_IOMMU_STATUS_CQ_IOMMU_EPOCH_MASK                  	0x0000000000002000ull
#define AR_NIC_CQ_DBG_IOMMU_STATUS_CQ_IOMMU_EPOCH_CNT_1_MASK            	0x0000000000001f80ull
#define AR_NIC_CQ_DBG_IOMMU_STATUS_CQ_IOMMU_EPOCH_CNT_0_MASK            	0x000000000000007eull
#define AR_NIC_CQ_DBG_IOMMU_STATUS_CQ_IOMMU_COMP_WAIT_ACK_PENDING_MASK  	0x0000000000000001ull
#define AR_NIC_CQ_DBG_IOMMU_STATUS_CQ_IOMMU_EPOCH_BP                    	13
#define AR_NIC_CQ_DBG_IOMMU_STATUS_CQ_IOMMU_EPOCH_CNT_1_BP              	7
#define AR_NIC_CQ_DBG_IOMMU_STATUS_CQ_IOMMU_EPOCH_CNT_0_BP              	1
#define AR_NIC_CQ_DBG_IOMMU_STATUS_CQ_IOMMU_COMP_WAIT_ACK_PENDING_BP    	0
#define AR_NIC_CQ_DBG_IOMMU_STATUS_CQ_IOMMU_EPOCH_QW                    	0
#define AR_NIC_CQ_DBG_IOMMU_STATUS_CQ_IOMMU_EPOCH_CNT_1_QW              	0
#define AR_NIC_CQ_DBG_IOMMU_STATUS_CQ_IOMMU_EPOCH_CNT_0_QW              	0
#define AR_NIC_CQ_DBG_IOMMU_STATUS_CQ_IOMMU_COMP_WAIT_ACK_PENDING_QW    	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_CQ_DBG_STATE DEFINES
 */
#define AR_NIC_CQ_DBG_STATE_CQ_NPT_STATE_MASK                           	0x0003e00000000000ull
#define AR_NIC_CQ_DBG_STATE_CQ_DESC_FIFO_CNT_MASK                       	0x0000180000000000ull
#define AR_NIC_CQ_DBG_STATE_FMA_CQ_Q_CNT_MASK                           	0x0000070000000000ull
#define AR_NIC_CQ_DBG_STATE_DLA_CQ_TRQ_CNT_MASK                         	0x000000f800000000ull
#define AR_NIC_CQ_DBG_STATE_DLA_CQ_TRDR_CNT_MASK                        	0x00000007c0000000ull
#define AR_NIC_CQ_DBG_STATE_RMT_CQ_TRQ_CNT_MASK                         	0x000000003e000000ull
#define AR_NIC_CQ_DBG_STATE_RMT_CQ_TRDR_CNT_MASK                        	0x0000000001f00000ull
#define AR_NIC_CQ_DBG_STATE_SSID_CQ_TRQ_CNT_MASK                        	0x00000000000f8000ull
#define AR_NIC_CQ_DBG_STATE_SSID_CQ_TRDR_CNT_MASK                       	0x0000000000007c00ull
#define AR_NIC_CQ_DBG_STATE_BTE_CQ_TRQ_CNT_MASK                         	0x00000000000003e0ull
#define AR_NIC_CQ_DBG_STATE_BTE_CQ_TRDR_CNT_MASK                        	0x000000000000001full
#define AR_NIC_CQ_DBG_STATE_CQ_NPT_STATE_BP                             	45
#define AR_NIC_CQ_DBG_STATE_CQ_DESC_FIFO_CNT_BP                         	43
#define AR_NIC_CQ_DBG_STATE_FMA_CQ_Q_CNT_BP                             	40
#define AR_NIC_CQ_DBG_STATE_DLA_CQ_TRQ_CNT_BP                           	35
#define AR_NIC_CQ_DBG_STATE_DLA_CQ_TRDR_CNT_BP                          	30
#define AR_NIC_CQ_DBG_STATE_RMT_CQ_TRQ_CNT_BP                           	25
#define AR_NIC_CQ_DBG_STATE_RMT_CQ_TRDR_CNT_BP                          	20
#define AR_NIC_CQ_DBG_STATE_SSID_CQ_TRQ_CNT_BP                          	15
#define AR_NIC_CQ_DBG_STATE_SSID_CQ_TRDR_CNT_BP                         	10
#define AR_NIC_CQ_DBG_STATE_BTE_CQ_TRQ_CNT_BP                           	5
#define AR_NIC_CQ_DBG_STATE_BTE_CQ_TRDR_CNT_BP                          	0
#define AR_NIC_CQ_DBG_STATE_CQ_NPT_STATE_QW                             	0
#define AR_NIC_CQ_DBG_STATE_CQ_DESC_FIFO_CNT_QW                         	0
#define AR_NIC_CQ_DBG_STATE_FMA_CQ_Q_CNT_QW                             	0
#define AR_NIC_CQ_DBG_STATE_DLA_CQ_TRQ_CNT_QW                           	0
#define AR_NIC_CQ_DBG_STATE_DLA_CQ_TRDR_CNT_QW                          	0
#define AR_NIC_CQ_DBG_STATE_RMT_CQ_TRQ_CNT_QW                           	0
#define AR_NIC_CQ_DBG_STATE_RMT_CQ_TRDR_CNT_QW                          	0
#define AR_NIC_CQ_DBG_STATE_SSID_CQ_TRQ_CNT_QW                          	0
#define AR_NIC_CQ_DBG_STATE_SSID_CQ_TRDR_CNT_QW                         	0
#define AR_NIC_CQ_DBG_STATE_BTE_CQ_TRQ_CNT_QW                           	0
#define AR_NIC_CQ_DBG_STATE_BTE_CQ_TRDR_CNT_QW                          	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */



/*
 *  AR CQ MACROS
 */
#ifndef RD_FIELD
#define RD_FIELD(d, bp, m)	(((d)&(m))>>(bp))
#endif
#ifndef WR_FIELD
#define WR_FIELD(mmr, d, bp, m)	(mmr = (((mmr) & ~(m)) | ((((uint64_t)(d))<<(bp)) & (m))))
#endif
#define RF_AR_NIC_CQ_CFG_DESC_TBL_MDD0_MMU_TC(mmr)              	RD_FIELD(mmr,\
									AR_NIC_CQ_CFG_DESC_TBL_MDD0_MMU_TC_BP,\
									AR_NIC_CQ_CFG_DESC_TBL_MDD0_MMU_TC_MASK)
#define WF_AR_NIC_CQ_CFG_DESC_TBL_MDD0_MMU_TC(mmr,v)            	WR_FIELD(mmr,v,\
									AR_NIC_CQ_CFG_DESC_TBL_MDD0_MMU_TC_BP,\
									AR_NIC_CQ_CFG_DESC_TBL_MDD0_MMU_TC_MASK)
#define RF_AR_NIC_CQ_CFG_DESC_TBL_MDD0_MMU_EN(mmr)              	RD_FIELD(mmr,\
									AR_NIC_CQ_CFG_DESC_TBL_MDD0_MMU_EN_BP,\
									AR_NIC_CQ_CFG_DESC_TBL_MDD0_MMU_EN_MASK)
#define WF_AR_NIC_CQ_CFG_DESC_TBL_MDD0_MMU_EN(mmr,v)            	WR_FIELD(mmr,v,\
									AR_NIC_CQ_CFG_DESC_TBL_MDD0_MMU_EN_BP,\
									AR_NIC_CQ_CFG_DESC_TBL_MDD0_MMU_EN_MASK)
#define RF_AR_NIC_CQ_CFG_DESC_TBL_MDD1_PTAG(mmr)                	RD_FIELD(mmr,\
									AR_NIC_CQ_CFG_DESC_TBL_MDD1_PTAG_BP,\
									AR_NIC_CQ_CFG_DESC_TBL_MDD1_PTAG_MASK)
#define WF_AR_NIC_CQ_CFG_DESC_TBL_MDD1_PTAG(mmr,v)              	WR_FIELD(mmr,v,\
									AR_NIC_CQ_CFG_DESC_TBL_MDD1_PTAG_BP,\
									AR_NIC_CQ_CFG_DESC_TBL_MDD1_PTAG_MASK)
#define RF_AR_NIC_CQ_CFG_DESC_TBL_MDD0_TPH(mmr)                 	RD_FIELD(mmr,\
									AR_NIC_CQ_CFG_DESC_TBL_MDD0_TPH_BP,\
									AR_NIC_CQ_CFG_DESC_TBL_MDD0_TPH_MASK)
#define WF_AR_NIC_CQ_CFG_DESC_TBL_MDD0_TPH(mmr,v)               	WR_FIELD(mmr,v,\
									AR_NIC_CQ_CFG_DESC_TBL_MDD0_TPH_BP,\
									AR_NIC_CQ_CFG_DESC_TBL_MDD0_TPH_MASK)
#define RF_AR_NIC_CQ_CFG_DESC_TBL_MDD0_MMU_PREFETCH(mmr)        	RD_FIELD(mmr,\
									AR_NIC_CQ_CFG_DESC_TBL_MDD0_MMU_PREFETCH_BP,\
									AR_NIC_CQ_CFG_DESC_TBL_MDD0_MMU_PREFETCH_MASK)
#define WF_AR_NIC_CQ_CFG_DESC_TBL_MDD0_MMU_PREFETCH(mmr,v)      	WR_FIELD(mmr,v,\
									AR_NIC_CQ_CFG_DESC_TBL_MDD0_MMU_PREFETCH_BP,\
									AR_NIC_CQ_CFG_DESC_TBL_MDD0_MMU_PREFETCH_MASK)
#define RF_AR_NIC_CQ_CFG_DESC_TBL_MDD1_MDH(mmr)                 	RD_FIELD(mmr,\
									AR_NIC_CQ_CFG_DESC_TBL_MDD1_MDH_BP,\
									AR_NIC_CQ_CFG_DESC_TBL_MDD1_MDH_MASK)
#define WF_AR_NIC_CQ_CFG_DESC_TBL_MDD1_MDH(mmr,v)               	WR_FIELD(mmr,v,\
									AR_NIC_CQ_CFG_DESC_TBL_MDD1_MDH_BP,\
									AR_NIC_CQ_CFG_DESC_TBL_MDD1_MDH_MASK)
#define RF_AR_NIC_CQ_CFG_DESC_TBL_MDD1_BASE_OFFSET_39_12(mmr)   	RD_FIELD(mmr,\
									AR_NIC_CQ_CFG_DESC_TBL_MDD1_BASE_OFFSET_39_12_BP,\
									AR_NIC_CQ_CFG_DESC_TBL_MDD1_BASE_OFFSET_39_12_MASK)
#define WF_AR_NIC_CQ_CFG_DESC_TBL_MDD1_BASE_OFFSET_39_12(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NIC_CQ_CFG_DESC_TBL_MDD1_BASE_OFFSET_39_12_BP,\
									AR_NIC_CQ_CFG_DESC_TBL_MDD1_BASE_OFFSET_39_12_MASK)
#define RF_AR_NIC_CQ_CFG_DESC_TBL_MDD0_BASE_ADDR_47_12(mmr)     	RD_FIELD(mmr,\
									AR_NIC_CQ_CFG_DESC_TBL_MDD0_BASE_ADDR_47_12_BP,\
									AR_NIC_CQ_CFG_DESC_TBL_MDD0_BASE_ADDR_47_12_MASK)
#define WF_AR_NIC_CQ_CFG_DESC_TBL_MDD0_BASE_ADDR_47_12(mmr,v)   	WR_FIELD(mmr,v,\
									AR_NIC_CQ_CFG_DESC_TBL_MDD0_BASE_ADDR_47_12_BP,\
									AR_NIC_CQ_CFG_DESC_TBL_MDD0_BASE_ADDR_47_12_MASK)
#define RF_AR_NIC_CQ_CFG_DESC_TBL_MDD_EN(mmr)                   	RD_FIELD(mmr,\
									AR_NIC_CQ_CFG_DESC_TBL_MDD_EN_BP,\
									AR_NIC_CQ_CFG_DESC_TBL_MDD_EN_MASK)
#define WF_AR_NIC_CQ_CFG_DESC_TBL_MDD_EN(mmr,v)                 	WR_FIELD(mmr,v,\
									AR_NIC_CQ_CFG_DESC_TBL_MDD_EN_BP,\
									AR_NIC_CQ_CFG_DESC_TBL_MDD_EN_MASK)
#define RF_AR_NIC_CQ_CFG_DESC_TBL_EN(mmr)                       	RD_FIELD(mmr,\
									AR_NIC_CQ_CFG_DESC_TBL_EN_BP,\
									AR_NIC_CQ_CFG_DESC_TBL_EN_MASK)
#define WF_AR_NIC_CQ_CFG_DESC_TBL_EN(mmr,v)                     	WR_FIELD(mmr,v,\
									AR_NIC_CQ_CFG_DESC_TBL_EN_BP,\
									AR_NIC_CQ_CFG_DESC_TBL_EN_MASK)
#define RF_AR_NIC_CQ_CFG_DESC_TBL_IRQ_IDX(mmr)                  	RD_FIELD(mmr,\
									AR_NIC_CQ_CFG_DESC_TBL_IRQ_IDX_BP,\
									AR_NIC_CQ_CFG_DESC_TBL_IRQ_IDX_MASK)
#define WF_AR_NIC_CQ_CFG_DESC_TBL_IRQ_IDX(mmr,v)                	WR_FIELD(mmr,v,\
									AR_NIC_CQ_CFG_DESC_TBL_IRQ_IDX_BP,\
									AR_NIC_CQ_CFG_DESC_TBL_IRQ_IDX_MASK)
#define RF_AR_NIC_CQ_CFG_DESC_TBL_IRQ_REQ(mmr)                  	RD_FIELD(mmr,\
									AR_NIC_CQ_CFG_DESC_TBL_IRQ_REQ_BP,\
									AR_NIC_CQ_CFG_DESC_TBL_IRQ_REQ_MASK)
#define WF_AR_NIC_CQ_CFG_DESC_TBL_IRQ_REQ(mmr,v)                	WR_FIELD(mmr,v,\
									AR_NIC_CQ_CFG_DESC_TBL_IRQ_REQ_BP,\
									AR_NIC_CQ_CFG_DESC_TBL_IRQ_REQ_MASK)
#define RF_AR_NIC_CQ_CFG_DESC_TBL_IRQ_THRESH_IDX(mmr)           	RD_FIELD(mmr,\
									AR_NIC_CQ_CFG_DESC_TBL_IRQ_THRESH_IDX_BP,\
									AR_NIC_CQ_CFG_DESC_TBL_IRQ_THRESH_IDX_MASK)
#define WF_AR_NIC_CQ_CFG_DESC_TBL_IRQ_THRESH_IDX(mmr,v)         	WR_FIELD(mmr,v,\
									AR_NIC_CQ_CFG_DESC_TBL_IRQ_THRESH_IDX_BP,\
									AR_NIC_CQ_CFG_DESC_TBL_IRQ_THRESH_IDX_MASK)
#define RF_AR_NIC_CQ_CFG_DESC_TBL_MAX_IDX(mmr)                  	RD_FIELD(mmr,\
									AR_NIC_CQ_CFG_DESC_TBL_MAX_IDX_BP,\
									AR_NIC_CQ_CFG_DESC_TBL_MAX_IDX_MASK)
#define WF_AR_NIC_CQ_CFG_DESC_TBL_MAX_IDX(mmr,v)                	WR_FIELD(mmr,v,\
									AR_NIC_CQ_CFG_DESC_TBL_MAX_IDX_BP,\
									AR_NIC_CQ_CFG_DESC_TBL_MAX_IDX_MASK)
#define RF_AR_NIC_CQ_CFG_DESC_TBL_IRQ_MASK(mmr)                 	RD_FIELD(mmr,\
									AR_NIC_CQ_CFG_DESC_TBL_IRQ_MASK_BP,\
									AR_NIC_CQ_CFG_DESC_TBL_IRQ_MASK_MASK)
#define WF_AR_NIC_CQ_CFG_DESC_TBL_IRQ_MASK(mmr,v)               	WR_FIELD(mmr,v,\
									AR_NIC_CQ_CFG_DESC_TBL_IRQ_MASK_BP,\
									AR_NIC_CQ_CFG_DESC_TBL_IRQ_MASK_MASK)
#define RF_AR_NIC_CQ_CFG_DESC_TBL_WR_IDX(mmr)                   	RD_FIELD(mmr,\
									AR_NIC_CQ_CFG_DESC_TBL_WR_IDX_BP,\
									AR_NIC_CQ_CFG_DESC_TBL_WR_IDX_MASK)
#define WF_AR_NIC_CQ_CFG_DESC_TBL_WR_IDX(mmr,v)                 	WR_FIELD(mmr,v,\
									AR_NIC_CQ_CFG_DESC_TBL_WR_IDX_BP,\
									AR_NIC_CQ_CFG_DESC_TBL_WR_IDX_MASK)
#define RF_AR_NIC_CQ_CFG_DESC_TBL_RD_IDX(mmr)                   	RD_FIELD(mmr,\
									AR_NIC_CQ_CFG_DESC_TBL_RD_IDX_BP,\
									AR_NIC_CQ_CFG_DESC_TBL_RD_IDX_MASK)
#define WF_AR_NIC_CQ_CFG_DESC_TBL_RD_IDX(mmr,v)                 	WR_FIELD(mmr,v,\
									AR_NIC_CQ_CFG_DESC_TBL_RD_IDX_BP,\
									AR_NIC_CQ_CFG_DESC_TBL_RD_IDX_MASK)
#define RF_AR_NIC_CQ_MMR_RING_0_HI_CQ_UNUSED_145_116(mmr)       	RD_FIELD(mmr,\
									AR_NIC_CQ_MMR_RING_0_HI_CQ_UNUSED_145_116_BP,\
									AR_NIC_CQ_MMR_RING_0_HI_CQ_UNUSED_145_116_MASK)
#define WF_AR_NIC_CQ_MMR_RING_0_HI_CQ_UNUSED_145_116(mmr,v)     	WR_FIELD(mmr,v,\
									AR_NIC_CQ_MMR_RING_0_HI_CQ_UNUSED_145_116_BP,\
									AR_NIC_CQ_MMR_RING_0_HI_CQ_UNUSED_145_116_MASK)
#define RF_AR_NIC_CQ_MMR_RING_0_MID_CQ_UNUSED_127_116(mmr)      	RD_FIELD(mmr,\
									AR_NIC_CQ_MMR_RING_0_MID_CQ_UNUSED_127_116_BP,\
									AR_NIC_CQ_MMR_RING_0_MID_CQ_UNUSED_127_116_MASK)
#define WF_AR_NIC_CQ_MMR_RING_0_MID_CQ_UNUSED_127_116(mmr,v)    	WR_FIELD(mmr,v,\
									AR_NIC_CQ_MMR_RING_0_MID_CQ_UNUSED_127_116_BP,\
									AR_NIC_CQ_MMR_RING_0_MID_CQ_UNUSED_127_116_MASK)
#define RF_AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_TRANS_CMP_Q_PARITY_ERR(mmr)	RD_FIELD(mmr,\
									AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_TRANS_CMP_Q_PARITY_ERR_BP,\
									AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_TRANS_CMP_Q_PARITY_ERR_MASK)
#define WF_AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_TRANS_CMP_Q_PARITY_ERR(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_TRANS_CMP_Q_PARITY_ERR_BP,\
									AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_TRANS_CMP_Q_PARITY_ERR_MASK)
#define RF_AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_SSID_INPUT_EVENT_DATA_PARITY_ERR(mmr)	RD_FIELD(mmr,\
									AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_SSID_INPUT_EVENT_DATA_PARITY_ERR_BP,\
									AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_SSID_INPUT_EVENT_DATA_PARITY_ERR_MASK)
#define WF_AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_SSID_INPUT_EVENT_DATA_PARITY_ERR(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_SSID_INPUT_EVENT_DATA_PARITY_ERR_BP,\
									AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_SSID_INPUT_EVENT_DATA_PARITY_ERR_MASK)
#define RF_AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_BTE_INPUT_EVENT_DATA_PARITY_ERR(mmr)	RD_FIELD(mmr,\
									AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_BTE_INPUT_EVENT_DATA_PARITY_ERR_BP,\
									AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_BTE_INPUT_EVENT_DATA_PARITY_ERR_MASK)
#define WF_AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_BTE_INPUT_EVENT_DATA_PARITY_ERR(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_BTE_INPUT_EVENT_DATA_PARITY_ERR_BP,\
									AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_BTE_INPUT_EVENT_DATA_PARITY_ERR_MASK)
#define RF_AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_DLA_INPUT_EVENT_DATA_PARITY_ERR(mmr)	RD_FIELD(mmr,\
									AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_DLA_INPUT_EVENT_DATA_PARITY_ERR_BP,\
									AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_DLA_INPUT_EVENT_DATA_PARITY_ERR_MASK)
#define WF_AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_DLA_INPUT_EVENT_DATA_PARITY_ERR(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_DLA_INPUT_EVENT_DATA_PARITY_ERR_BP,\
									AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_DLA_INPUT_EVENT_DATA_PARITY_ERR_MASK)
#define RF_AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_RMT_INPUT_EVENT_DATA_PARITY_ERR(mmr)	RD_FIELD(mmr,\
									AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_RMT_INPUT_EVENT_DATA_PARITY_ERR_BP,\
									AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_RMT_INPUT_EVENT_DATA_PARITY_ERR_MASK)
#define WF_AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_RMT_INPUT_EVENT_DATA_PARITY_ERR(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_RMT_INPUT_EVENT_DATA_PARITY_ERR_BP,\
									AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_RMT_INPUT_EVENT_DATA_PARITY_ERR_MASK)
#define RF_AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_RMT_INPUT_RMT_DATA_PARITY_ERR(mmr)	RD_FIELD(mmr,\
									AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_RMT_INPUT_RMT_DATA_PARITY_ERR_BP,\
									AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_RMT_INPUT_RMT_DATA_PARITY_ERR_MASK)
#define WF_AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_RMT_INPUT_RMT_DATA_PARITY_ERR(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_RMT_INPUT_RMT_DATA_PARITY_ERR_BP,\
									AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_RMT_INPUT_RMT_DATA_PARITY_ERR_MASK)
#define RF_AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_DESC_TBL_MBE3(mmr)  	RD_FIELD(mmr,\
									AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_DESC_TBL_MBE3_BP,\
									AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_DESC_TBL_MBE3_MASK)
#define WF_AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_DESC_TBL_MBE3(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_DESC_TBL_MBE3_BP,\
									AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_DESC_TBL_MBE3_MASK)
#define RF_AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_DESC_TBL_MBE2(mmr)  	RD_FIELD(mmr,\
									AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_DESC_TBL_MBE2_BP,\
									AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_DESC_TBL_MBE2_MASK)
#define WF_AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_DESC_TBL_MBE2(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_DESC_TBL_MBE2_BP,\
									AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_DESC_TBL_MBE2_MASK)
#define RF_AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_DESC_TBL_MBE1(mmr)  	RD_FIELD(mmr,\
									AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_DESC_TBL_MBE1_BP,\
									AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_DESC_TBL_MBE1_MASK)
#define WF_AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_DESC_TBL_MBE1(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_DESC_TBL_MBE1_BP,\
									AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_DESC_TBL_MBE1_MASK)
#define RF_AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_DESC_TBL_MBE0(mmr)  	RD_FIELD(mmr,\
									AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_DESC_TBL_MBE0_BP,\
									AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_DESC_TBL_MBE0_MASK)
#define WF_AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_DESC_TBL_MBE0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_DESC_TBL_MBE0_BP,\
									AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_DESC_TBL_MBE0_MASK)
#define RF_AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_DESC_TBL_SBE3(mmr)  	RD_FIELD(mmr,\
									AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_DESC_TBL_SBE3_BP,\
									AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_DESC_TBL_SBE3_MASK)
#define WF_AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_DESC_TBL_SBE3(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_DESC_TBL_SBE3_BP,\
									AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_DESC_TBL_SBE3_MASK)
#define RF_AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_DESC_TBL_SBE2(mmr)  	RD_FIELD(mmr,\
									AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_DESC_TBL_SBE2_BP,\
									AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_DESC_TBL_SBE2_MASK)
#define WF_AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_DESC_TBL_SBE2(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_DESC_TBL_SBE2_BP,\
									AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_DESC_TBL_SBE2_MASK)
#define RF_AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_DESC_TBL_SBE1(mmr)  	RD_FIELD(mmr,\
									AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_DESC_TBL_SBE1_BP,\
									AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_DESC_TBL_SBE1_MASK)
#define WF_AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_DESC_TBL_SBE1(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_DESC_TBL_SBE1_BP,\
									AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_DESC_TBL_SBE1_MASK)
#define RF_AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_DESC_TBL_SBE0(mmr)  	RD_FIELD(mmr,\
									AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_DESC_TBL_SBE0_BP,\
									AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_DESC_TBL_SBE0_MASK)
#define WF_AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_DESC_TBL_SBE0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_DESC_TBL_SBE0_BP,\
									AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_DESC_TBL_SBE0_MASK)
#define RF_AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_NPT_STALLED(mmr)    	RD_FIELD(mmr,\
									AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_NPT_STALLED_BP,\
									AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_NPT_STALLED_MASK)
#define WF_AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_NPT_STALLED(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_NPT_STALLED_BP,\
									AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_NPT_STALLED_MASK)
#define RF_AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_NPT_FLIT(mmr)       	RD_FIELD(mmr,\
									AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_NPT_FLIT_BP,\
									AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_NPT_FLIT_MASK)
#define WF_AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_NPT_FLIT(mmr,v)     	WR_FIELD(mmr,v,\
									AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_NPT_FLIT_BP,\
									AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_NPT_FLIT_MASK)
#define RF_AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_NPT_PKT(mmr)        	RD_FIELD(mmr,\
									AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_NPT_PKT_BP,\
									AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_NPT_PKT_MASK)
#define WF_AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_NPT_PKT(mmr,v)      	WR_FIELD(mmr,v,\
									AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_NPT_PKT_BP,\
									AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_NPT_PKT_MASK)
#define RF_AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_RMT_DROPPED(mmr)    	RD_FIELD(mmr,\
									AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_RMT_DROPPED_BP,\
									AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_RMT_DROPPED_MASK)
#define WF_AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_RMT_DROPPED(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_RMT_DROPPED_BP,\
									AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_RMT_DROPPED_MASK)
#define RF_AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_DLA_DROPPED(mmr)    	RD_FIELD(mmr,\
									AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_DLA_DROPPED_BP,\
									AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_DLA_DROPPED_MASK)
#define WF_AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_DLA_DROPPED(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_DLA_DROPPED_BP,\
									AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_DLA_DROPPED_MASK)
#define RF_AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_BTE_DROPPED(mmr)    	RD_FIELD(mmr,\
									AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_BTE_DROPPED_BP,\
									AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_BTE_DROPPED_MASK)
#define WF_AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_BTE_DROPPED(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_BTE_DROPPED_BP,\
									AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_BTE_DROPPED_MASK)
#define RF_AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_SSID_DROPPED(mmr)   	RD_FIELD(mmr,\
									AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_SSID_DROPPED_BP,\
									AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_SSID_DROPPED_MASK)
#define WF_AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_SSID_DROPPED(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_SSID_DROPPED_BP,\
									AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_SSID_DROPPED_MASK)
#define RF_AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_RMT_BLOCKED(mmr)    	RD_FIELD(mmr,\
									AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_RMT_BLOCKED_BP,\
									AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_RMT_BLOCKED_MASK)
#define WF_AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_RMT_BLOCKED(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_RMT_BLOCKED_BP,\
									AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_RMT_BLOCKED_MASK)
#define RF_AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_DLA_BLOCKED(mmr)    	RD_FIELD(mmr,\
									AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_DLA_BLOCKED_BP,\
									AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_DLA_BLOCKED_MASK)
#define WF_AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_DLA_BLOCKED(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_DLA_BLOCKED_BP,\
									AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_DLA_BLOCKED_MASK)
#define RF_AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_BTE_BLOCKED(mmr)    	RD_FIELD(mmr,\
									AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_BTE_BLOCKED_BP,\
									AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_BTE_BLOCKED_MASK)
#define WF_AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_BTE_BLOCKED(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_BTE_BLOCKED_BP,\
									AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_BTE_BLOCKED_MASK)
#define RF_AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_SSID_BLOCKED(mmr)   	RD_FIELD(mmr,\
									AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_SSID_BLOCKED_BP,\
									AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_SSID_BLOCKED_MASK)
#define WF_AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_SSID_BLOCKED(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_SSID_BLOCKED_BP,\
									AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_SSID_BLOCKED_MASK)
#define RF_AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_RMT_STALLED(mmr)    	RD_FIELD(mmr,\
									AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_RMT_STALLED_BP,\
									AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_RMT_STALLED_MASK)
#define WF_AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_RMT_STALLED(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_RMT_STALLED_BP,\
									AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_RMT_STALLED_MASK)
#define RF_AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_DLA_STALLED(mmr)    	RD_FIELD(mmr,\
									AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_DLA_STALLED_BP,\
									AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_DLA_STALLED_MASK)
#define WF_AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_DLA_STALLED(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_DLA_STALLED_BP,\
									AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_DLA_STALLED_MASK)
#define RF_AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_BTE_STALLED(mmr)    	RD_FIELD(mmr,\
									AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_BTE_STALLED_BP,\
									AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_BTE_STALLED_MASK)
#define WF_AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_BTE_STALLED(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_BTE_STALLED_BP,\
									AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_BTE_STALLED_MASK)
#define RF_AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_SSID_STALLED(mmr)   	RD_FIELD(mmr,\
									AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_SSID_STALLED_BP,\
									AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_SSID_STALLED_MASK)
#define WF_AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_SSID_STALLED(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_SSID_STALLED_BP,\
									AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_SSID_STALLED_MASK)
#define RF_AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_FMA(mmr)            	RD_FIELD(mmr,\
									AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_FMA_BP,\
									AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_FMA_MASK)
#define WF_AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_FMA(mmr,v)          	WR_FIELD(mmr,v,\
									AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_FMA_BP,\
									AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_FMA_MASK)
#define RF_AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_RMT(mmr)            	RD_FIELD(mmr,\
									AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_RMT_BP,\
									AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_RMT_MASK)
#define WF_AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_RMT(mmr,v)          	WR_FIELD(mmr,v,\
									AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_RMT_BP,\
									AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_RMT_MASK)
#define RF_AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_DLA(mmr)            	RD_FIELD(mmr,\
									AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_DLA_BP,\
									AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_DLA_MASK)
#define WF_AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_DLA(mmr,v)          	WR_FIELD(mmr,v,\
									AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_DLA_BP,\
									AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_DLA_MASK)
#define RF_AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_BTE(mmr)            	RD_FIELD(mmr,\
									AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_BTE_BP,\
									AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_BTE_MASK)
#define WF_AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_BTE(mmr,v)          	WR_FIELD(mmr,v,\
									AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_BTE_BP,\
									AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_BTE_MASK)
#define RF_AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_SSID(mmr)           	RD_FIELD(mmr,\
									AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_SSID_BP,\
									AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_SSID_MASK)
#define WF_AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_SSID(mmr,v)         	WR_FIELD(mmr,v,\
									AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_SSID_BP,\
									AR_NIC_CQ_MMR_RING_0_MID_CQ_CNTR_SSID_MASK)
#define RF_AR_NIC_CQ_MMR_RING_0_MID_CQ_UNUSED_81_35(mmr)        	RD_FIELD(mmr,\
									AR_NIC_CQ_MMR_RING_0_MID_CQ_UNUSED_81_35_BP,\
									AR_NIC_CQ_MMR_RING_0_MID_CQ_UNUSED_81_35_MASK)
#define WF_AR_NIC_CQ_MMR_RING_0_MID_CQ_UNUSED_81_35(mmr,v)      	WR_FIELD(mmr,v,\
									AR_NIC_CQ_MMR_RING_0_MID_CQ_UNUSED_81_35_BP,\
									AR_NIC_CQ_MMR_RING_0_MID_CQ_UNUSED_81_35_MASK)
#define RF_AR_NIC_CQ_MMR_RING_0_LO_CQ_UNUSED_81_35(mmr)         	RD_FIELD(mmr,\
									AR_NIC_CQ_MMR_RING_0_LO_CQ_UNUSED_81_35_BP,\
									AR_NIC_CQ_MMR_RING_0_LO_CQ_UNUSED_81_35_MASK)
#define WF_AR_NIC_CQ_MMR_RING_0_LO_CQ_UNUSED_81_35(mmr,v)       	WR_FIELD(mmr,v,\
									AR_NIC_CQ_MMR_RING_0_LO_CQ_UNUSED_81_35_BP,\
									AR_NIC_CQ_MMR_RING_0_LO_CQ_UNUSED_81_35_MASK)
#define RF_AR_NIC_CQ_MMR_RING_0_LO_CQ_R_Q_CQ_LB_OS_IRQ(mmr)     	RD_FIELD(mmr,\
									AR_NIC_CQ_MMR_RING_0_LO_CQ_R_Q_CQ_LB_OS_IRQ_BP,\
									AR_NIC_CQ_MMR_RING_0_LO_CQ_R_Q_CQ_LB_OS_IRQ_MASK)
#define WF_AR_NIC_CQ_MMR_RING_0_LO_CQ_R_Q_CQ_LB_OS_IRQ(mmr,v)   	WR_FIELD(mmr,v,\
									AR_NIC_CQ_MMR_RING_0_LO_CQ_R_Q_CQ_LB_OS_IRQ_BP,\
									AR_NIC_CQ_MMR_RING_0_LO_CQ_R_Q_CQ_LB_OS_IRQ_MASK)
#define RF_AR_NIC_CQ_MMR_RING_0_LO_CQ_R_Q_CQ_LB_HSS_IRQ(mmr)    	RD_FIELD(mmr,\
									AR_NIC_CQ_MMR_RING_0_LO_CQ_R_Q_CQ_LB_HSS_IRQ_BP,\
									AR_NIC_CQ_MMR_RING_0_LO_CQ_R_Q_CQ_LB_HSS_IRQ_MASK)
#define WF_AR_NIC_CQ_MMR_RING_0_LO_CQ_R_Q_CQ_LB_HSS_IRQ(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NIC_CQ_MMR_RING_0_LO_CQ_R_Q_CQ_LB_HSS_IRQ_BP,\
									AR_NIC_CQ_MMR_RING_0_LO_CQ_R_Q_CQ_LB_HSS_IRQ_MASK)
#define RF_AR_NIC_CQ_MMR_RING_0_LO_CQ_R_Q_CQ_LB_WR_ACK(mmr)     	RD_FIELD(mmr,\
									AR_NIC_CQ_MMR_RING_0_LO_CQ_R_Q_CQ_LB_WR_ACK_BP,\
									AR_NIC_CQ_MMR_RING_0_LO_CQ_R_Q_CQ_LB_WR_ACK_MASK)
#define WF_AR_NIC_CQ_MMR_RING_0_LO_CQ_R_Q_CQ_LB_WR_ACK(mmr,v)   	WR_FIELD(mmr,v,\
									AR_NIC_CQ_MMR_RING_0_LO_CQ_R_Q_CQ_LB_WR_ACK_BP,\
									AR_NIC_CQ_MMR_RING_0_LO_CQ_R_Q_CQ_LB_WR_ACK_MASK)
#define RF_AR_NIC_CQ_MMR_RING_0_LO_CQ_R_Q_CQ_LB_RSP_15_0(mmr)   	RD_FIELD(mmr,\
									AR_NIC_CQ_MMR_RING_0_LO_CQ_R_Q_CQ_LB_RSP_15_0_BP,\
									AR_NIC_CQ_MMR_RING_0_LO_CQ_R_Q_CQ_LB_RSP_15_0_MASK)
#define WF_AR_NIC_CQ_MMR_RING_0_LO_CQ_R_Q_CQ_LB_RSP_15_0(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NIC_CQ_MMR_RING_0_LO_CQ_R_Q_CQ_LB_RSP_15_0_BP,\
									AR_NIC_CQ_MMR_RING_0_LO_CQ_R_Q_CQ_LB_RSP_15_0_MASK)
#define RF_AR_NIC_CQ_MMR_RING_0_LO_CQ_I_LB_CQ_REQ_15_0(mmr)     	RD_FIELD(mmr,\
									AR_NIC_CQ_MMR_RING_0_LO_CQ_I_LB_CQ_REQ_15_0_BP,\
									AR_NIC_CQ_MMR_RING_0_LO_CQ_I_LB_CQ_REQ_15_0_MASK)
#define WF_AR_NIC_CQ_MMR_RING_0_LO_CQ_I_LB_CQ_REQ_15_0(mmr,v)   	WR_FIELD(mmr,v,\
									AR_NIC_CQ_MMR_RING_0_LO_CQ_I_LB_CQ_REQ_15_0_BP,\
									AR_NIC_CQ_MMR_RING_0_LO_CQ_I_LB_CQ_REQ_15_0_MASK)
#define RF_AR_NIC_CQ_ERR_FLG_1_HI_CQ_UNUSED_145_86(mmr)         	RD_FIELD(mmr,\
									AR_NIC_CQ_ERR_FLG_1_HI_CQ_UNUSED_145_86_BP,\
									AR_NIC_CQ_ERR_FLG_1_HI_CQ_UNUSED_145_86_MASK)
#define WF_AR_NIC_CQ_ERR_FLG_1_HI_CQ_UNUSED_145_86(mmr,v)       	WR_FIELD(mmr,v,\
									AR_NIC_CQ_ERR_FLG_1_HI_CQ_UNUSED_145_86_BP,\
									AR_NIC_CQ_ERR_FLG_1_HI_CQ_UNUSED_145_86_MASK)
#define RF_AR_NIC_CQ_ERR_FLG_1_MID_CQ_UNUSED_127_86(mmr)        	RD_FIELD(mmr,\
									AR_NIC_CQ_ERR_FLG_1_MID_CQ_UNUSED_127_86_BP,\
									AR_NIC_CQ_ERR_FLG_1_MID_CQ_UNUSED_127_86_MASK)
#define WF_AR_NIC_CQ_ERR_FLG_1_MID_CQ_UNUSED_127_86(mmr,v)      	WR_FIELD(mmr,v,\
									AR_NIC_CQ_ERR_FLG_1_MID_CQ_UNUSED_127_86_BP,\
									AR_NIC_CQ_ERR_FLG_1_MID_CQ_UNUSED_127_86_MASK)
#define RF_AR_NIC_CQ_ERR_FLG_1_MID_CQ_CQ_LCL_NAT_RESPONSE_TIMEOUT_ERR(mmr)	RD_FIELD(mmr,\
									AR_NIC_CQ_ERR_FLG_1_MID_CQ_CQ_LCL_NAT_RESPONSE_TIMEOUT_ERR_BP,\
									AR_NIC_CQ_ERR_FLG_1_MID_CQ_CQ_LCL_NAT_RESPONSE_TIMEOUT_ERR_MASK)
#define WF_AR_NIC_CQ_ERR_FLG_1_MID_CQ_CQ_LCL_NAT_RESPONSE_TIMEOUT_ERR(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_CQ_ERR_FLG_1_MID_CQ_CQ_LCL_NAT_RESPONSE_TIMEOUT_ERR_BP,\
									AR_NIC_CQ_ERR_FLG_1_MID_CQ_CQ_LCL_NAT_RESPONSE_TIMEOUT_ERR_MASK)
#define RF_AR_NIC_CQ_ERR_FLG_1_MID_CQ_CQ_LCL_PARITY_ERR(mmr)    	RD_FIELD(mmr,\
									AR_NIC_CQ_ERR_FLG_1_MID_CQ_CQ_LCL_PARITY_ERR_BP,\
									AR_NIC_CQ_ERR_FLG_1_MID_CQ_CQ_LCL_PARITY_ERR_MASK)
#define WF_AR_NIC_CQ_ERR_FLG_1_MID_CQ_CQ_LCL_PARITY_ERR(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NIC_CQ_ERR_FLG_1_MID_CQ_CQ_LCL_PARITY_ERR_BP,\
									AR_NIC_CQ_ERR_FLG_1_MID_CQ_CQ_LCL_PARITY_ERR_MASK)
#define RF_AR_NIC_CQ_ERR_FLG_1_MID_CQ_CQ_LCL_DROPPED_EVENT(mmr) 	RD_FIELD(mmr,\
									AR_NIC_CQ_ERR_FLG_1_MID_CQ_CQ_LCL_DROPPED_EVENT_BP,\
									AR_NIC_CQ_ERR_FLG_1_MID_CQ_CQ_LCL_DROPPED_EVENT_MASK)
#define WF_AR_NIC_CQ_ERR_FLG_1_MID_CQ_CQ_LCL_DROPPED_EVENT(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_CQ_ERR_FLG_1_MID_CQ_CQ_LCL_DROPPED_EVENT_BP,\
									AR_NIC_CQ_ERR_FLG_1_MID_CQ_CQ_LCL_DROPPED_EVENT_MASK)
#define RF_AR_NIC_CQ_ERR_FLG_1_MID_CQ_CQ_LCL_IDX_BOUNDS(mmr)    	RD_FIELD(mmr,\
									AR_NIC_CQ_ERR_FLG_1_MID_CQ_CQ_LCL_IDX_BOUNDS_BP,\
									AR_NIC_CQ_ERR_FLG_1_MID_CQ_CQ_LCL_IDX_BOUNDS_MASK)
#define WF_AR_NIC_CQ_ERR_FLG_1_MID_CQ_CQ_LCL_IDX_BOUNDS(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NIC_CQ_ERR_FLG_1_MID_CQ_CQ_LCL_IDX_BOUNDS_BP,\
									AR_NIC_CQ_ERR_FLG_1_MID_CQ_CQ_LCL_IDX_BOUNDS_MASK)
#define RF_AR_NIC_CQ_ERR_FLG_1_MID_CQ_CQ_LCL_NAT_ERR(mmr)       	RD_FIELD(mmr,\
									AR_NIC_CQ_ERR_FLG_1_MID_CQ_CQ_LCL_NAT_ERR_BP,\
									AR_NIC_CQ_ERR_FLG_1_MID_CQ_CQ_LCL_NAT_ERR_MASK)
#define WF_AR_NIC_CQ_ERR_FLG_1_MID_CQ_CQ_LCL_NAT_ERR(mmr,v)     	WR_FIELD(mmr,v,\
									AR_NIC_CQ_ERR_FLG_1_MID_CQ_CQ_LCL_NAT_ERR_BP,\
									AR_NIC_CQ_ERR_FLG_1_MID_CQ_CQ_LCL_NAT_ERR_MASK)
#define RF_AR_NIC_CQ_ERR_FLG_1_MID_CQ_CQ_LCL_OVERRUN_EVENT(mmr) 	RD_FIELD(mmr,\
									AR_NIC_CQ_ERR_FLG_1_MID_CQ_CQ_LCL_OVERRUN_EVENT_BP,\
									AR_NIC_CQ_ERR_FLG_1_MID_CQ_CQ_LCL_OVERRUN_EVENT_MASK)
#define WF_AR_NIC_CQ_ERR_FLG_1_MID_CQ_CQ_LCL_OVERRUN_EVENT(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_CQ_ERR_FLG_1_MID_CQ_CQ_LCL_OVERRUN_EVENT_BP,\
									AR_NIC_CQ_ERR_FLG_1_MID_CQ_CQ_LCL_OVERRUN_EVENT_MASK)
#define RF_AR_NIC_CQ_ERR_FLG_1_MID_CQ_CQ_LCL_DISABLED_CQ(mmr)   	RD_FIELD(mmr,\
									AR_NIC_CQ_ERR_FLG_1_MID_CQ_CQ_LCL_DISABLED_CQ_BP,\
									AR_NIC_CQ_ERR_FLG_1_MID_CQ_CQ_LCL_DISABLED_CQ_MASK)
#define WF_AR_NIC_CQ_ERR_FLG_1_MID_CQ_CQ_LCL_DISABLED_CQ(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NIC_CQ_ERR_FLG_1_MID_CQ_CQ_LCL_DISABLED_CQ_BP,\
									AR_NIC_CQ_ERR_FLG_1_MID_CQ_CQ_LCL_DISABLED_CQ_MASK)
#define RF_AR_NIC_CQ_ERR_FLG_1_MID_CQ_CQ_RMT_NAT_RESPONSE_TIMEOUT_ERR(mmr)	RD_FIELD(mmr,\
									AR_NIC_CQ_ERR_FLG_1_MID_CQ_CQ_RMT_NAT_RESPONSE_TIMEOUT_ERR_BP,\
									AR_NIC_CQ_ERR_FLG_1_MID_CQ_CQ_RMT_NAT_RESPONSE_TIMEOUT_ERR_MASK)
#define WF_AR_NIC_CQ_ERR_FLG_1_MID_CQ_CQ_RMT_NAT_RESPONSE_TIMEOUT_ERR(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_CQ_ERR_FLG_1_MID_CQ_CQ_RMT_NAT_RESPONSE_TIMEOUT_ERR_BP,\
									AR_NIC_CQ_ERR_FLG_1_MID_CQ_CQ_RMT_NAT_RESPONSE_TIMEOUT_ERR_MASK)
#define RF_AR_NIC_CQ_ERR_FLG_1_MID_CQ_CQ_RMT_PARITY_ERR(mmr)    	RD_FIELD(mmr,\
									AR_NIC_CQ_ERR_FLG_1_MID_CQ_CQ_RMT_PARITY_ERR_BP,\
									AR_NIC_CQ_ERR_FLG_1_MID_CQ_CQ_RMT_PARITY_ERR_MASK)
#define WF_AR_NIC_CQ_ERR_FLG_1_MID_CQ_CQ_RMT_PARITY_ERR(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NIC_CQ_ERR_FLG_1_MID_CQ_CQ_RMT_PARITY_ERR_BP,\
									AR_NIC_CQ_ERR_FLG_1_MID_CQ_CQ_RMT_PARITY_ERR_MASK)
#define RF_AR_NIC_CQ_ERR_FLG_1_MID_CQ_CQ_RMT_DROPPED_EVENT(mmr) 	RD_FIELD(mmr,\
									AR_NIC_CQ_ERR_FLG_1_MID_CQ_CQ_RMT_DROPPED_EVENT_BP,\
									AR_NIC_CQ_ERR_FLG_1_MID_CQ_CQ_RMT_DROPPED_EVENT_MASK)
#define WF_AR_NIC_CQ_ERR_FLG_1_MID_CQ_CQ_RMT_DROPPED_EVENT(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_CQ_ERR_FLG_1_MID_CQ_CQ_RMT_DROPPED_EVENT_BP,\
									AR_NIC_CQ_ERR_FLG_1_MID_CQ_CQ_RMT_DROPPED_EVENT_MASK)
#define RF_AR_NIC_CQ_ERR_FLG_1_MID_CQ_CQ_RMT_IDX_BOUNDS(mmr)    	RD_FIELD(mmr,\
									AR_NIC_CQ_ERR_FLG_1_MID_CQ_CQ_RMT_IDX_BOUNDS_BP,\
									AR_NIC_CQ_ERR_FLG_1_MID_CQ_CQ_RMT_IDX_BOUNDS_MASK)
#define WF_AR_NIC_CQ_ERR_FLG_1_MID_CQ_CQ_RMT_IDX_BOUNDS(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NIC_CQ_ERR_FLG_1_MID_CQ_CQ_RMT_IDX_BOUNDS_BP,\
									AR_NIC_CQ_ERR_FLG_1_MID_CQ_CQ_RMT_IDX_BOUNDS_MASK)
#define RF_AR_NIC_CQ_ERR_FLG_1_MID_CQ_CQ_RMT_NAT_ERR(mmr)       	RD_FIELD(mmr,\
									AR_NIC_CQ_ERR_FLG_1_MID_CQ_CQ_RMT_NAT_ERR_BP,\
									AR_NIC_CQ_ERR_FLG_1_MID_CQ_CQ_RMT_NAT_ERR_MASK)
#define WF_AR_NIC_CQ_ERR_FLG_1_MID_CQ_CQ_RMT_NAT_ERR(mmr,v)     	WR_FIELD(mmr,v,\
									AR_NIC_CQ_ERR_FLG_1_MID_CQ_CQ_RMT_NAT_ERR_BP,\
									AR_NIC_CQ_ERR_FLG_1_MID_CQ_CQ_RMT_NAT_ERR_MASK)
#define RF_AR_NIC_CQ_ERR_FLG_1_MID_CQ_CQ_RMT_OVERRUN_EVENT(mmr) 	RD_FIELD(mmr,\
									AR_NIC_CQ_ERR_FLG_1_MID_CQ_CQ_RMT_OVERRUN_EVENT_BP,\
									AR_NIC_CQ_ERR_FLG_1_MID_CQ_CQ_RMT_OVERRUN_EVENT_MASK)
#define WF_AR_NIC_CQ_ERR_FLG_1_MID_CQ_CQ_RMT_OVERRUN_EVENT(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_CQ_ERR_FLG_1_MID_CQ_CQ_RMT_OVERRUN_EVENT_BP,\
									AR_NIC_CQ_ERR_FLG_1_MID_CQ_CQ_RMT_OVERRUN_EVENT_MASK)
#define RF_AR_NIC_CQ_ERR_FLG_1_MID_CQ_CQ_RMT_DISABLED_CQ(mmr)   	RD_FIELD(mmr,\
									AR_NIC_CQ_ERR_FLG_1_MID_CQ_CQ_RMT_DISABLED_CQ_BP,\
									AR_NIC_CQ_ERR_FLG_1_MID_CQ_CQ_RMT_DISABLED_CQ_MASK)
#define WF_AR_NIC_CQ_ERR_FLG_1_MID_CQ_CQ_RMT_DISABLED_CQ(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NIC_CQ_ERR_FLG_1_MID_CQ_CQ_RMT_DISABLED_CQ_BP,\
									AR_NIC_CQ_ERR_FLG_1_MID_CQ_CQ_RMT_DISABLED_CQ_MASK)
#define RF_AR_NIC_CQ_ERR_FLG_1_MID_CQ_CQ_DESC_TBL_SBE(mmr)      	RD_FIELD(mmr,\
									AR_NIC_CQ_ERR_FLG_1_MID_CQ_CQ_DESC_TBL_SBE_BP,\
									AR_NIC_CQ_ERR_FLG_1_MID_CQ_CQ_DESC_TBL_SBE_MASK)
#define WF_AR_NIC_CQ_ERR_FLG_1_MID_CQ_CQ_DESC_TBL_SBE(mmr,v)    	WR_FIELD(mmr,v,\
									AR_NIC_CQ_ERR_FLG_1_MID_CQ_CQ_DESC_TBL_SBE_BP,\
									AR_NIC_CQ_ERR_FLG_1_MID_CQ_CQ_DESC_TBL_SBE_MASK)
#define RF_AR_NIC_CQ_ERR_FLG_1_MID_CQ_CQ_DESC_TBL_MBE(mmr)      	RD_FIELD(mmr,\
									AR_NIC_CQ_ERR_FLG_1_MID_CQ_CQ_DESC_TBL_MBE_BP,\
									AR_NIC_CQ_ERR_FLG_1_MID_CQ_CQ_DESC_TBL_MBE_MASK)
#define WF_AR_NIC_CQ_ERR_FLG_1_MID_CQ_CQ_DESC_TBL_MBE(mmr,v)    	WR_FIELD(mmr,v,\
									AR_NIC_CQ_ERR_FLG_1_MID_CQ_CQ_DESC_TBL_MBE_BP,\
									AR_NIC_CQ_ERR_FLG_1_MID_CQ_CQ_DESC_TBL_MBE_MASK)
#define RF_AR_NIC_CQ_ERR_FLG_1_MID_CQ_FMA_CQ_INPUT_Q_OVERRUN(mmr)	RD_FIELD(mmr,\
									AR_NIC_CQ_ERR_FLG_1_MID_CQ_FMA_CQ_INPUT_Q_OVERRUN_BP,\
									AR_NIC_CQ_ERR_FLG_1_MID_CQ_FMA_CQ_INPUT_Q_OVERRUN_MASK)
#define WF_AR_NIC_CQ_ERR_FLG_1_MID_CQ_FMA_CQ_INPUT_Q_OVERRUN(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_CQ_ERR_FLG_1_MID_CQ_FMA_CQ_INPUT_Q_OVERRUN_BP,\
									AR_NIC_CQ_ERR_FLG_1_MID_CQ_FMA_CQ_INPUT_Q_OVERRUN_MASK)
#define RF_AR_NIC_CQ_ERR_FLG_1_MID_CQ_SSID_CQ_INPUT_Q_OVERRUN(mmr)	RD_FIELD(mmr,\
									AR_NIC_CQ_ERR_FLG_1_MID_CQ_SSID_CQ_INPUT_Q_OVERRUN_BP,\
									AR_NIC_CQ_ERR_FLG_1_MID_CQ_SSID_CQ_INPUT_Q_OVERRUN_MASK)
#define WF_AR_NIC_CQ_ERR_FLG_1_MID_CQ_SSID_CQ_INPUT_Q_OVERRUN(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_CQ_ERR_FLG_1_MID_CQ_SSID_CQ_INPUT_Q_OVERRUN_BP,\
									AR_NIC_CQ_ERR_FLG_1_MID_CQ_SSID_CQ_INPUT_Q_OVERRUN_MASK)
#define RF_AR_NIC_CQ_ERR_FLG_1_MID_CQ_RMT_CQ_INPUT_Q_OVERRUN(mmr)	RD_FIELD(mmr,\
									AR_NIC_CQ_ERR_FLG_1_MID_CQ_RMT_CQ_INPUT_Q_OVERRUN_BP,\
									AR_NIC_CQ_ERR_FLG_1_MID_CQ_RMT_CQ_INPUT_Q_OVERRUN_MASK)
#define WF_AR_NIC_CQ_ERR_FLG_1_MID_CQ_RMT_CQ_INPUT_Q_OVERRUN(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_CQ_ERR_FLG_1_MID_CQ_RMT_CQ_INPUT_Q_OVERRUN_BP,\
									AR_NIC_CQ_ERR_FLG_1_MID_CQ_RMT_CQ_INPUT_Q_OVERRUN_MASK)
#define RF_AR_NIC_CQ_ERR_FLG_1_MID_CQ_DLA_CQ_INPUT_Q_OVERRUN(mmr)	RD_FIELD(mmr,\
									AR_NIC_CQ_ERR_FLG_1_MID_CQ_DLA_CQ_INPUT_Q_OVERRUN_BP,\
									AR_NIC_CQ_ERR_FLG_1_MID_CQ_DLA_CQ_INPUT_Q_OVERRUN_MASK)
#define WF_AR_NIC_CQ_ERR_FLG_1_MID_CQ_DLA_CQ_INPUT_Q_OVERRUN(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_CQ_ERR_FLG_1_MID_CQ_DLA_CQ_INPUT_Q_OVERRUN_BP,\
									AR_NIC_CQ_ERR_FLG_1_MID_CQ_DLA_CQ_INPUT_Q_OVERRUN_MASK)
#define RF_AR_NIC_CQ_ERR_FLG_1_MID_CQ_BTE_CQ_INPUT_Q_OVERRUN(mmr)	RD_FIELD(mmr,\
									AR_NIC_CQ_ERR_FLG_1_MID_CQ_BTE_CQ_INPUT_Q_OVERRUN_BP,\
									AR_NIC_CQ_ERR_FLG_1_MID_CQ_BTE_CQ_INPUT_Q_OVERRUN_MASK)
#define WF_AR_NIC_CQ_ERR_FLG_1_MID_CQ_BTE_CQ_INPUT_Q_OVERRUN(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_CQ_ERR_FLG_1_MID_CQ_BTE_CQ_INPUT_Q_OVERRUN_BP,\
									AR_NIC_CQ_ERR_FLG_1_MID_CQ_BTE_CQ_INPUT_Q_OVERRUN_MASK)
#define RF_AR_NIC_CQ_ERR_FLG_1_MID_CQ_DIAG_ONLY(mmr)            	RD_FIELD(mmr,\
									AR_NIC_CQ_ERR_FLG_1_MID_CQ_DIAG_ONLY_BP,\
									AR_NIC_CQ_ERR_FLG_1_MID_CQ_DIAG_ONLY_MASK)
#define WF_AR_NIC_CQ_ERR_FLG_1_MID_CQ_DIAG_ONLY(mmr,v)          	WR_FIELD(mmr,v,\
									AR_NIC_CQ_ERR_FLG_1_MID_CQ_DIAG_ONLY_BP,\
									AR_NIC_CQ_ERR_FLG_1_MID_CQ_DIAG_ONLY_MASK)
#define RF_AR_NIC_CQ_ERR_FLG_1_LO_CQ_UNUSED_63_22(mmr)          	RD_FIELD(mmr,\
									AR_NIC_CQ_ERR_FLG_1_LO_CQ_UNUSED_63_22_BP,\
									AR_NIC_CQ_ERR_FLG_1_LO_CQ_UNUSED_63_22_MASK)
#define WF_AR_NIC_CQ_ERR_FLG_1_LO_CQ_UNUSED_63_22(mmr,v)        	WR_FIELD(mmr,v,\
									AR_NIC_CQ_ERR_FLG_1_LO_CQ_UNUSED_63_22_BP,\
									AR_NIC_CQ_ERR_FLG_1_LO_CQ_UNUSED_63_22_MASK)
#define RF_AR_NIC_CQ_ERR_FLG_1_LO_CQ_I_CQ_LCL_NAT_RESPONSE_TIMEOUT_ERR(mmr)	RD_FIELD(mmr,\
									AR_NIC_CQ_ERR_FLG_1_LO_CQ_I_CQ_LCL_NAT_RESPONSE_TIMEOUT_ERR_BP,\
									AR_NIC_CQ_ERR_FLG_1_LO_CQ_I_CQ_LCL_NAT_RESPONSE_TIMEOUT_ERR_MASK)
#define WF_AR_NIC_CQ_ERR_FLG_1_LO_CQ_I_CQ_LCL_NAT_RESPONSE_TIMEOUT_ERR(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_CQ_ERR_FLG_1_LO_CQ_I_CQ_LCL_NAT_RESPONSE_TIMEOUT_ERR_BP,\
									AR_NIC_CQ_ERR_FLG_1_LO_CQ_I_CQ_LCL_NAT_RESPONSE_TIMEOUT_ERR_MASK)
#define RF_AR_NIC_CQ_ERR_FLG_1_LO_CQ_I_CQ_LCL_PARITY_ERR(mmr)   	RD_FIELD(mmr,\
									AR_NIC_CQ_ERR_FLG_1_LO_CQ_I_CQ_LCL_PARITY_ERR_BP,\
									AR_NIC_CQ_ERR_FLG_1_LO_CQ_I_CQ_LCL_PARITY_ERR_MASK)
#define WF_AR_NIC_CQ_ERR_FLG_1_LO_CQ_I_CQ_LCL_PARITY_ERR(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NIC_CQ_ERR_FLG_1_LO_CQ_I_CQ_LCL_PARITY_ERR_BP,\
									AR_NIC_CQ_ERR_FLG_1_LO_CQ_I_CQ_LCL_PARITY_ERR_MASK)
#define RF_AR_NIC_CQ_ERR_FLG_1_LO_CQ_I_CQ_LCL_DROPPED_EVENT(mmr)	RD_FIELD(mmr,\
									AR_NIC_CQ_ERR_FLG_1_LO_CQ_I_CQ_LCL_DROPPED_EVENT_BP,\
									AR_NIC_CQ_ERR_FLG_1_LO_CQ_I_CQ_LCL_DROPPED_EVENT_MASK)
#define WF_AR_NIC_CQ_ERR_FLG_1_LO_CQ_I_CQ_LCL_DROPPED_EVENT(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_CQ_ERR_FLG_1_LO_CQ_I_CQ_LCL_DROPPED_EVENT_BP,\
									AR_NIC_CQ_ERR_FLG_1_LO_CQ_I_CQ_LCL_DROPPED_EVENT_MASK)
#define RF_AR_NIC_CQ_ERR_FLG_1_LO_CQ_I_CQ_LCL_IDX_BOUNDS(mmr)   	RD_FIELD(mmr,\
									AR_NIC_CQ_ERR_FLG_1_LO_CQ_I_CQ_LCL_IDX_BOUNDS_BP,\
									AR_NIC_CQ_ERR_FLG_1_LO_CQ_I_CQ_LCL_IDX_BOUNDS_MASK)
#define WF_AR_NIC_CQ_ERR_FLG_1_LO_CQ_I_CQ_LCL_IDX_BOUNDS(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NIC_CQ_ERR_FLG_1_LO_CQ_I_CQ_LCL_IDX_BOUNDS_BP,\
									AR_NIC_CQ_ERR_FLG_1_LO_CQ_I_CQ_LCL_IDX_BOUNDS_MASK)
#define RF_AR_NIC_CQ_ERR_FLG_1_LO_CQ_I_CQ_LCL_NAT_ERR(mmr)      	RD_FIELD(mmr,\
									AR_NIC_CQ_ERR_FLG_1_LO_CQ_I_CQ_LCL_NAT_ERR_BP,\
									AR_NIC_CQ_ERR_FLG_1_LO_CQ_I_CQ_LCL_NAT_ERR_MASK)
#define WF_AR_NIC_CQ_ERR_FLG_1_LO_CQ_I_CQ_LCL_NAT_ERR(mmr,v)    	WR_FIELD(mmr,v,\
									AR_NIC_CQ_ERR_FLG_1_LO_CQ_I_CQ_LCL_NAT_ERR_BP,\
									AR_NIC_CQ_ERR_FLG_1_LO_CQ_I_CQ_LCL_NAT_ERR_MASK)
#define RF_AR_NIC_CQ_ERR_FLG_1_LO_CQ_I_CQ_LCL_OVERRUN_EVENT(mmr)	RD_FIELD(mmr,\
									AR_NIC_CQ_ERR_FLG_1_LO_CQ_I_CQ_LCL_OVERRUN_EVENT_BP,\
									AR_NIC_CQ_ERR_FLG_1_LO_CQ_I_CQ_LCL_OVERRUN_EVENT_MASK)
#define WF_AR_NIC_CQ_ERR_FLG_1_LO_CQ_I_CQ_LCL_OVERRUN_EVENT(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_CQ_ERR_FLG_1_LO_CQ_I_CQ_LCL_OVERRUN_EVENT_BP,\
									AR_NIC_CQ_ERR_FLG_1_LO_CQ_I_CQ_LCL_OVERRUN_EVENT_MASK)
#define RF_AR_NIC_CQ_ERR_FLG_1_LO_CQ_I_CQ_LCL_DISABLED_CQ(mmr)  	RD_FIELD(mmr,\
									AR_NIC_CQ_ERR_FLG_1_LO_CQ_I_CQ_LCL_DISABLED_CQ_BP,\
									AR_NIC_CQ_ERR_FLG_1_LO_CQ_I_CQ_LCL_DISABLED_CQ_MASK)
#define WF_AR_NIC_CQ_ERR_FLG_1_LO_CQ_I_CQ_LCL_DISABLED_CQ(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_CQ_ERR_FLG_1_LO_CQ_I_CQ_LCL_DISABLED_CQ_BP,\
									AR_NIC_CQ_ERR_FLG_1_LO_CQ_I_CQ_LCL_DISABLED_CQ_MASK)
#define RF_AR_NIC_CQ_ERR_FLG_1_LO_CQ_I_CQ_RMT_NAT_RESPONSE_TIMEOUT_ERR(mmr)	RD_FIELD(mmr,\
									AR_NIC_CQ_ERR_FLG_1_LO_CQ_I_CQ_RMT_NAT_RESPONSE_TIMEOUT_ERR_BP,\
									AR_NIC_CQ_ERR_FLG_1_LO_CQ_I_CQ_RMT_NAT_RESPONSE_TIMEOUT_ERR_MASK)
#define WF_AR_NIC_CQ_ERR_FLG_1_LO_CQ_I_CQ_RMT_NAT_RESPONSE_TIMEOUT_ERR(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_CQ_ERR_FLG_1_LO_CQ_I_CQ_RMT_NAT_RESPONSE_TIMEOUT_ERR_BP,\
									AR_NIC_CQ_ERR_FLG_1_LO_CQ_I_CQ_RMT_NAT_RESPONSE_TIMEOUT_ERR_MASK)
#define RF_AR_NIC_CQ_ERR_FLG_1_LO_CQ_I_CQ_RMT_PARITY_ERR(mmr)   	RD_FIELD(mmr,\
									AR_NIC_CQ_ERR_FLG_1_LO_CQ_I_CQ_RMT_PARITY_ERR_BP,\
									AR_NIC_CQ_ERR_FLG_1_LO_CQ_I_CQ_RMT_PARITY_ERR_MASK)
#define WF_AR_NIC_CQ_ERR_FLG_1_LO_CQ_I_CQ_RMT_PARITY_ERR(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NIC_CQ_ERR_FLG_1_LO_CQ_I_CQ_RMT_PARITY_ERR_BP,\
									AR_NIC_CQ_ERR_FLG_1_LO_CQ_I_CQ_RMT_PARITY_ERR_MASK)
#define RF_AR_NIC_CQ_ERR_FLG_1_LO_CQ_I_CQ_RMT_DROPPED_EVENT(mmr)	RD_FIELD(mmr,\
									AR_NIC_CQ_ERR_FLG_1_LO_CQ_I_CQ_RMT_DROPPED_EVENT_BP,\
									AR_NIC_CQ_ERR_FLG_1_LO_CQ_I_CQ_RMT_DROPPED_EVENT_MASK)
#define WF_AR_NIC_CQ_ERR_FLG_1_LO_CQ_I_CQ_RMT_DROPPED_EVENT(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_CQ_ERR_FLG_1_LO_CQ_I_CQ_RMT_DROPPED_EVENT_BP,\
									AR_NIC_CQ_ERR_FLG_1_LO_CQ_I_CQ_RMT_DROPPED_EVENT_MASK)
#define RF_AR_NIC_CQ_ERR_FLG_1_LO_CQ_I_CQ_RMT_IDX_BOUNDS(mmr)   	RD_FIELD(mmr,\
									AR_NIC_CQ_ERR_FLG_1_LO_CQ_I_CQ_RMT_IDX_BOUNDS_BP,\
									AR_NIC_CQ_ERR_FLG_1_LO_CQ_I_CQ_RMT_IDX_BOUNDS_MASK)
#define WF_AR_NIC_CQ_ERR_FLG_1_LO_CQ_I_CQ_RMT_IDX_BOUNDS(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NIC_CQ_ERR_FLG_1_LO_CQ_I_CQ_RMT_IDX_BOUNDS_BP,\
									AR_NIC_CQ_ERR_FLG_1_LO_CQ_I_CQ_RMT_IDX_BOUNDS_MASK)
#define RF_AR_NIC_CQ_ERR_FLG_1_LO_CQ_I_CQ_RMT_NAT_ERR(mmr)      	RD_FIELD(mmr,\
									AR_NIC_CQ_ERR_FLG_1_LO_CQ_I_CQ_RMT_NAT_ERR_BP,\
									AR_NIC_CQ_ERR_FLG_1_LO_CQ_I_CQ_RMT_NAT_ERR_MASK)
#define WF_AR_NIC_CQ_ERR_FLG_1_LO_CQ_I_CQ_RMT_NAT_ERR(mmr,v)    	WR_FIELD(mmr,v,\
									AR_NIC_CQ_ERR_FLG_1_LO_CQ_I_CQ_RMT_NAT_ERR_BP,\
									AR_NIC_CQ_ERR_FLG_1_LO_CQ_I_CQ_RMT_NAT_ERR_MASK)
#define RF_AR_NIC_CQ_ERR_FLG_1_LO_CQ_I_CQ_RMT_OVERRUN_EVENT(mmr)	RD_FIELD(mmr,\
									AR_NIC_CQ_ERR_FLG_1_LO_CQ_I_CQ_RMT_OVERRUN_EVENT_BP,\
									AR_NIC_CQ_ERR_FLG_1_LO_CQ_I_CQ_RMT_OVERRUN_EVENT_MASK)
#define WF_AR_NIC_CQ_ERR_FLG_1_LO_CQ_I_CQ_RMT_OVERRUN_EVENT(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_CQ_ERR_FLG_1_LO_CQ_I_CQ_RMT_OVERRUN_EVENT_BP,\
									AR_NIC_CQ_ERR_FLG_1_LO_CQ_I_CQ_RMT_OVERRUN_EVENT_MASK)
#define RF_AR_NIC_CQ_ERR_FLG_1_LO_CQ_I_CQ_RMT_DISABLED_CQ(mmr)  	RD_FIELD(mmr,\
									AR_NIC_CQ_ERR_FLG_1_LO_CQ_I_CQ_RMT_DISABLED_CQ_BP,\
									AR_NIC_CQ_ERR_FLG_1_LO_CQ_I_CQ_RMT_DISABLED_CQ_MASK)
#define WF_AR_NIC_CQ_ERR_FLG_1_LO_CQ_I_CQ_RMT_DISABLED_CQ(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_CQ_ERR_FLG_1_LO_CQ_I_CQ_RMT_DISABLED_CQ_BP,\
									AR_NIC_CQ_ERR_FLG_1_LO_CQ_I_CQ_RMT_DISABLED_CQ_MASK)
#define RF_AR_NIC_CQ_ERR_FLG_1_LO_CQ_I_CQ_DESC_TBL_SBE(mmr)     	RD_FIELD(mmr,\
									AR_NIC_CQ_ERR_FLG_1_LO_CQ_I_CQ_DESC_TBL_SBE_BP,\
									AR_NIC_CQ_ERR_FLG_1_LO_CQ_I_CQ_DESC_TBL_SBE_MASK)
#define WF_AR_NIC_CQ_ERR_FLG_1_LO_CQ_I_CQ_DESC_TBL_SBE(mmr,v)   	WR_FIELD(mmr,v,\
									AR_NIC_CQ_ERR_FLG_1_LO_CQ_I_CQ_DESC_TBL_SBE_BP,\
									AR_NIC_CQ_ERR_FLG_1_LO_CQ_I_CQ_DESC_TBL_SBE_MASK)
#define RF_AR_NIC_CQ_ERR_FLG_1_LO_CQ_I_CQ_DESC_TBL_MBE(mmr)     	RD_FIELD(mmr,\
									AR_NIC_CQ_ERR_FLG_1_LO_CQ_I_CQ_DESC_TBL_MBE_BP,\
									AR_NIC_CQ_ERR_FLG_1_LO_CQ_I_CQ_DESC_TBL_MBE_MASK)
#define WF_AR_NIC_CQ_ERR_FLG_1_LO_CQ_I_CQ_DESC_TBL_MBE(mmr,v)   	WR_FIELD(mmr,v,\
									AR_NIC_CQ_ERR_FLG_1_LO_CQ_I_CQ_DESC_TBL_MBE_BP,\
									AR_NIC_CQ_ERR_FLG_1_LO_CQ_I_CQ_DESC_TBL_MBE_MASK)
#define RF_AR_NIC_CQ_ERR_FLG_1_LO_CQ_I_FMA_CQ_INPUT_Q_OVERRUN(mmr)	RD_FIELD(mmr,\
									AR_NIC_CQ_ERR_FLG_1_LO_CQ_I_FMA_CQ_INPUT_Q_OVERRUN_BP,\
									AR_NIC_CQ_ERR_FLG_1_LO_CQ_I_FMA_CQ_INPUT_Q_OVERRUN_MASK)
#define WF_AR_NIC_CQ_ERR_FLG_1_LO_CQ_I_FMA_CQ_INPUT_Q_OVERRUN(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_CQ_ERR_FLG_1_LO_CQ_I_FMA_CQ_INPUT_Q_OVERRUN_BP,\
									AR_NIC_CQ_ERR_FLG_1_LO_CQ_I_FMA_CQ_INPUT_Q_OVERRUN_MASK)
#define RF_AR_NIC_CQ_ERR_FLG_1_LO_CQ_I_SSID_CQ_INPUT_Q_OVERRUN(mmr)	RD_FIELD(mmr,\
									AR_NIC_CQ_ERR_FLG_1_LO_CQ_I_SSID_CQ_INPUT_Q_OVERRUN_BP,\
									AR_NIC_CQ_ERR_FLG_1_LO_CQ_I_SSID_CQ_INPUT_Q_OVERRUN_MASK)
#define WF_AR_NIC_CQ_ERR_FLG_1_LO_CQ_I_SSID_CQ_INPUT_Q_OVERRUN(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_CQ_ERR_FLG_1_LO_CQ_I_SSID_CQ_INPUT_Q_OVERRUN_BP,\
									AR_NIC_CQ_ERR_FLG_1_LO_CQ_I_SSID_CQ_INPUT_Q_OVERRUN_MASK)
#define RF_AR_NIC_CQ_ERR_FLG_1_LO_CQ_I_RMT_CQ_INPUT_Q_OVERRUN(mmr)	RD_FIELD(mmr,\
									AR_NIC_CQ_ERR_FLG_1_LO_CQ_I_RMT_CQ_INPUT_Q_OVERRUN_BP,\
									AR_NIC_CQ_ERR_FLG_1_LO_CQ_I_RMT_CQ_INPUT_Q_OVERRUN_MASK)
#define WF_AR_NIC_CQ_ERR_FLG_1_LO_CQ_I_RMT_CQ_INPUT_Q_OVERRUN(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_CQ_ERR_FLG_1_LO_CQ_I_RMT_CQ_INPUT_Q_OVERRUN_BP,\
									AR_NIC_CQ_ERR_FLG_1_LO_CQ_I_RMT_CQ_INPUT_Q_OVERRUN_MASK)
#define RF_AR_NIC_CQ_ERR_FLG_1_LO_CQ_I_DLA_CQ_INPUT_Q_OVERRUN(mmr)	RD_FIELD(mmr,\
									AR_NIC_CQ_ERR_FLG_1_LO_CQ_I_DLA_CQ_INPUT_Q_OVERRUN_BP,\
									AR_NIC_CQ_ERR_FLG_1_LO_CQ_I_DLA_CQ_INPUT_Q_OVERRUN_MASK)
#define WF_AR_NIC_CQ_ERR_FLG_1_LO_CQ_I_DLA_CQ_INPUT_Q_OVERRUN(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_CQ_ERR_FLG_1_LO_CQ_I_DLA_CQ_INPUT_Q_OVERRUN_BP,\
									AR_NIC_CQ_ERR_FLG_1_LO_CQ_I_DLA_CQ_INPUT_Q_OVERRUN_MASK)
#define RF_AR_NIC_CQ_ERR_FLG_1_LO_CQ_I_BTE_CQ_INPUT_Q_OVERRUN(mmr)	RD_FIELD(mmr,\
									AR_NIC_CQ_ERR_FLG_1_LO_CQ_I_BTE_CQ_INPUT_Q_OVERRUN_BP,\
									AR_NIC_CQ_ERR_FLG_1_LO_CQ_I_BTE_CQ_INPUT_Q_OVERRUN_MASK)
#define WF_AR_NIC_CQ_ERR_FLG_1_LO_CQ_I_BTE_CQ_INPUT_Q_OVERRUN(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_CQ_ERR_FLG_1_LO_CQ_I_BTE_CQ_INPUT_Q_OVERRUN_BP,\
									AR_NIC_CQ_ERR_FLG_1_LO_CQ_I_BTE_CQ_INPUT_Q_OVERRUN_MASK)
#define RF_AR_NIC_CQ_ERR_FLG_1_LO_CQ_UNUSED_0(mmr)              	RD_FIELD(mmr,\
									AR_NIC_CQ_ERR_FLG_1_LO_CQ_UNUSED_0_BP,\
									AR_NIC_CQ_ERR_FLG_1_LO_CQ_UNUSED_0_MASK)
#define WF_AR_NIC_CQ_ERR_FLG_1_LO_CQ_UNUSED_0(mmr,v)            	WR_FIELD(mmr,v,\
									AR_NIC_CQ_ERR_FLG_1_LO_CQ_UNUSED_0_BP,\
									AR_NIC_CQ_ERR_FLG_1_LO_CQ_UNUSED_0_MASK)
#define RF_AR_NIC_CQ_CQ_NPT_FLIT_2_HI_CQ_R_Q_CQ_NPT_REQ_SB(mmr) 	RD_FIELD(mmr,\
									AR_NIC_CQ_CQ_NPT_FLIT_2_HI_CQ_R_Q_CQ_NPT_REQ_SB_BP,\
									AR_NIC_CQ_CQ_NPT_FLIT_2_HI_CQ_R_Q_CQ_NPT_REQ_SB_MASK)
#define WF_AR_NIC_CQ_CQ_NPT_FLIT_2_HI_CQ_R_Q_CQ_NPT_REQ_SB(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_CQ_CQ_NPT_FLIT_2_HI_CQ_R_Q_CQ_NPT_REQ_SB_BP,\
									AR_NIC_CQ_CQ_NPT_FLIT_2_HI_CQ_R_Q_CQ_NPT_REQ_SB_MASK)
#define RF_AR_NIC_CQ_CQ_NPT_FLIT_2_HI_CQ_R_Q_CQ_NPT_REQ_FLIT(mmr)	RD_FIELD(mmr,\
									AR_NIC_CQ_CQ_NPT_FLIT_2_HI_CQ_R_Q_CQ_NPT_REQ_FLIT_BP,\
									AR_NIC_CQ_CQ_NPT_FLIT_2_HI_CQ_R_Q_CQ_NPT_REQ_FLIT_MASK)
#define WF_AR_NIC_CQ_CQ_NPT_FLIT_2_HI_CQ_R_Q_CQ_NPT_REQ_FLIT(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_CQ_CQ_NPT_FLIT_2_HI_CQ_R_Q_CQ_NPT_REQ_FLIT_BP,\
									AR_NIC_CQ_CQ_NPT_FLIT_2_HI_CQ_R_Q_CQ_NPT_REQ_FLIT_MASK)
#define RF_AR_NIC_CQ_CQ_NPT_FLIT_2_MID_CQ_R_Q_CQ_NPT_REQ_FLIT(mmr)	RD_FIELD(mmr,\
									AR_NIC_CQ_CQ_NPT_FLIT_2_MID_CQ_R_Q_CQ_NPT_REQ_FLIT_BP,\
									AR_NIC_CQ_CQ_NPT_FLIT_2_MID_CQ_R_Q_CQ_NPT_REQ_FLIT_MASK)
#define WF_AR_NIC_CQ_CQ_NPT_FLIT_2_MID_CQ_R_Q_CQ_NPT_REQ_FLIT(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_CQ_CQ_NPT_FLIT_2_MID_CQ_R_Q_CQ_NPT_REQ_FLIT_BP,\
									AR_NIC_CQ_CQ_NPT_FLIT_2_MID_CQ_R_Q_CQ_NPT_REQ_FLIT_MASK)
#define RF_AR_NIC_CQ_CQ_NPT_FLIT_2_LO_CQ_R_Q_CQ_NPT_REQ_FLIT(mmr)	RD_FIELD(mmr,\
									AR_NIC_CQ_CQ_NPT_FLIT_2_LO_CQ_R_Q_CQ_NPT_REQ_FLIT_BP,\
									AR_NIC_CQ_CQ_NPT_FLIT_2_LO_CQ_R_Q_CQ_NPT_REQ_FLIT_MASK)
#define WF_AR_NIC_CQ_CQ_NPT_FLIT_2_LO_CQ_R_Q_CQ_NPT_REQ_FLIT(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_CQ_CQ_NPT_FLIT_2_LO_CQ_R_Q_CQ_NPT_REQ_FLIT_BP,\
									AR_NIC_CQ_CQ_NPT_FLIT_2_LO_CQ_R_Q_CQ_NPT_REQ_FLIT_MASK)
#define RF_AR_NIC_CQ_CQ_NAT_REQUEST_3_HI_CQ_UNUSED_145_56(mmr)  	RD_FIELD(mmr,\
									AR_NIC_CQ_CQ_NAT_REQUEST_3_HI_CQ_UNUSED_145_56_BP,\
									AR_NIC_CQ_CQ_NAT_REQUEST_3_HI_CQ_UNUSED_145_56_MASK)
#define WF_AR_NIC_CQ_CQ_NAT_REQUEST_3_HI_CQ_UNUSED_145_56(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_CQ_CQ_NAT_REQUEST_3_HI_CQ_UNUSED_145_56_BP,\
									AR_NIC_CQ_CQ_NAT_REQUEST_3_HI_CQ_UNUSED_145_56_MASK)
#define RF_AR_NIC_CQ_CQ_NAT_REQUEST_3_MID_CQ_UNUSED_145_56(mmr) 	RD_FIELD(mmr,\
									AR_NIC_CQ_CQ_NAT_REQUEST_3_MID_CQ_UNUSED_145_56_BP,\
									AR_NIC_CQ_CQ_NAT_REQUEST_3_MID_CQ_UNUSED_145_56_MASK)
#define WF_AR_NIC_CQ_CQ_NAT_REQUEST_3_MID_CQ_UNUSED_145_56(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_CQ_CQ_NAT_REQUEST_3_MID_CQ_UNUSED_145_56_BP,\
									AR_NIC_CQ_CQ_NAT_REQUEST_3_MID_CQ_UNUSED_145_56_MASK)
#define RF_AR_NIC_CQ_CQ_NAT_REQUEST_3_LO_CQ_UNUSED_145_56(mmr)  	RD_FIELD(mmr,\
									AR_NIC_CQ_CQ_NAT_REQUEST_3_LO_CQ_UNUSED_145_56_BP,\
									AR_NIC_CQ_CQ_NAT_REQUEST_3_LO_CQ_UNUSED_145_56_MASK)
#define WF_AR_NIC_CQ_CQ_NAT_REQUEST_3_LO_CQ_UNUSED_145_56(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_CQ_CQ_NAT_REQUEST_3_LO_CQ_UNUSED_145_56_BP,\
									AR_NIC_CQ_CQ_NAT_REQUEST_3_LO_CQ_UNUSED_145_56_MASK)
#define RF_AR_NIC_CQ_CQ_NAT_REQUEST_3_LO_CQ_R_Q_CQ_NAT_VALID(mmr)	RD_FIELD(mmr,\
									AR_NIC_CQ_CQ_NAT_REQUEST_3_LO_CQ_R_Q_CQ_NAT_VALID_BP,\
									AR_NIC_CQ_CQ_NAT_REQUEST_3_LO_CQ_R_Q_CQ_NAT_VALID_MASK)
#define WF_AR_NIC_CQ_CQ_NAT_REQUEST_3_LO_CQ_R_Q_CQ_NAT_VALID(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_CQ_CQ_NAT_REQUEST_3_LO_CQ_R_Q_CQ_NAT_VALID_BP,\
									AR_NIC_CQ_CQ_NAT_REQUEST_3_LO_CQ_R_Q_CQ_NAT_VALID_MASK)
#define RF_AR_NIC_CQ_CQ_NAT_REQUEST_3_LO_CQ_R_Q_CQ_NAT_TFIELDS_47_0(mmr)	RD_FIELD(mmr,\
									AR_NIC_CQ_CQ_NAT_REQUEST_3_LO_CQ_R_Q_CQ_NAT_TFIELDS_47_0_BP,\
									AR_NIC_CQ_CQ_NAT_REQUEST_3_LO_CQ_R_Q_CQ_NAT_TFIELDS_47_0_MASK)
#define WF_AR_NIC_CQ_CQ_NAT_REQUEST_3_LO_CQ_R_Q_CQ_NAT_TFIELDS_47_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_CQ_CQ_NAT_REQUEST_3_LO_CQ_R_Q_CQ_NAT_TFIELDS_47_0_BP,\
									AR_NIC_CQ_CQ_NAT_REQUEST_3_LO_CQ_R_Q_CQ_NAT_TFIELDS_47_0_MASK)
#define RF_AR_NIC_CQ_CQ_NAT_REQUEST_3_LO_CQ_R_Q_CQ_NAT_TID_5_0(mmr)	RD_FIELD(mmr,\
									AR_NIC_CQ_CQ_NAT_REQUEST_3_LO_CQ_R_Q_CQ_NAT_TID_5_0_BP,\
									AR_NIC_CQ_CQ_NAT_REQUEST_3_LO_CQ_R_Q_CQ_NAT_TID_5_0_MASK)
#define WF_AR_NIC_CQ_CQ_NAT_REQUEST_3_LO_CQ_R_Q_CQ_NAT_TID_5_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_CQ_CQ_NAT_REQUEST_3_LO_CQ_R_Q_CQ_NAT_TID_5_0_BP,\
									AR_NIC_CQ_CQ_NAT_REQUEST_3_LO_CQ_R_Q_CQ_NAT_TID_5_0_MASK)
#define RF_AR_NIC_CQ_CQ_NAT_REQUEST_3_LO_CQ_R_Q_CQ_NAT_MDD_EN(mmr)	RD_FIELD(mmr,\
									AR_NIC_CQ_CQ_NAT_REQUEST_3_LO_CQ_R_Q_CQ_NAT_MDD_EN_BP,\
									AR_NIC_CQ_CQ_NAT_REQUEST_3_LO_CQ_R_Q_CQ_NAT_MDD_EN_MASK)
#define WF_AR_NIC_CQ_CQ_NAT_REQUEST_3_LO_CQ_R_Q_CQ_NAT_MDD_EN(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_CQ_CQ_NAT_REQUEST_3_LO_CQ_R_Q_CQ_NAT_MDD_EN_BP,\
									AR_NIC_CQ_CQ_NAT_REQUEST_3_LO_CQ_R_Q_CQ_NAT_MDD_EN_MASK)
#define RF_AR_NIC_CQ_CQ_ACKS_4_HI_CQ_UNUSED_145_6(mmr)          	RD_FIELD(mmr,\
									AR_NIC_CQ_CQ_ACKS_4_HI_CQ_UNUSED_145_6_BP,\
									AR_NIC_CQ_CQ_ACKS_4_HI_CQ_UNUSED_145_6_MASK)
#define WF_AR_NIC_CQ_CQ_ACKS_4_HI_CQ_UNUSED_145_6(mmr,v)        	WR_FIELD(mmr,v,\
									AR_NIC_CQ_CQ_ACKS_4_HI_CQ_UNUSED_145_6_BP,\
									AR_NIC_CQ_CQ_ACKS_4_HI_CQ_UNUSED_145_6_MASK)
#define RF_AR_NIC_CQ_CQ_ACKS_4_MID_CQ_UNUSED_145_6(mmr)         	RD_FIELD(mmr,\
									AR_NIC_CQ_CQ_ACKS_4_MID_CQ_UNUSED_145_6_BP,\
									AR_NIC_CQ_CQ_ACKS_4_MID_CQ_UNUSED_145_6_MASK)
#define WF_AR_NIC_CQ_CQ_ACKS_4_MID_CQ_UNUSED_145_6(mmr,v)       	WR_FIELD(mmr,v,\
									AR_NIC_CQ_CQ_ACKS_4_MID_CQ_UNUSED_145_6_BP,\
									AR_NIC_CQ_CQ_ACKS_4_MID_CQ_UNUSED_145_6_MASK)
#define RF_AR_NIC_CQ_CQ_ACKS_4_LO_CQ_UNUSED_145_6(mmr)          	RD_FIELD(mmr,\
									AR_NIC_CQ_CQ_ACKS_4_LO_CQ_UNUSED_145_6_BP,\
									AR_NIC_CQ_CQ_ACKS_4_LO_CQ_UNUSED_145_6_MASK)
#define WF_AR_NIC_CQ_CQ_ACKS_4_LO_CQ_UNUSED_145_6(mmr,v)        	WR_FIELD(mmr,v,\
									AR_NIC_CQ_CQ_ACKS_4_LO_CQ_UNUSED_145_6_BP,\
									AR_NIC_CQ_CQ_ACKS_4_LO_CQ_UNUSED_145_6_MASK)
#define RF_AR_NIC_CQ_CQ_ACKS_4_LO_CQ_R_Q_CQ_FMA_ACK(mmr)        	RD_FIELD(mmr,\
									AR_NIC_CQ_CQ_ACKS_4_LO_CQ_R_Q_CQ_FMA_ACK_BP,\
									AR_NIC_CQ_CQ_ACKS_4_LO_CQ_R_Q_CQ_FMA_ACK_MASK)
#define WF_AR_NIC_CQ_CQ_ACKS_4_LO_CQ_R_Q_CQ_FMA_ACK(mmr,v)      	WR_FIELD(mmr,v,\
									AR_NIC_CQ_CQ_ACKS_4_LO_CQ_R_Q_CQ_FMA_ACK_BP,\
									AR_NIC_CQ_CQ_ACKS_4_LO_CQ_R_Q_CQ_FMA_ACK_MASK)
#define RF_AR_NIC_CQ_CQ_ACKS_4_LO_CQ_R_Q_CQ_DLA_ACK(mmr)        	RD_FIELD(mmr,\
									AR_NIC_CQ_CQ_ACKS_4_LO_CQ_R_Q_CQ_DLA_ACK_BP,\
									AR_NIC_CQ_CQ_ACKS_4_LO_CQ_R_Q_CQ_DLA_ACK_MASK)
#define WF_AR_NIC_CQ_CQ_ACKS_4_LO_CQ_R_Q_CQ_DLA_ACK(mmr,v)      	WR_FIELD(mmr,v,\
									AR_NIC_CQ_CQ_ACKS_4_LO_CQ_R_Q_CQ_DLA_ACK_BP,\
									AR_NIC_CQ_CQ_ACKS_4_LO_CQ_R_Q_CQ_DLA_ACK_MASK)
#define RF_AR_NIC_CQ_CQ_ACKS_4_LO_CQ_R_Q_CQ_RMT_ACK(mmr)        	RD_FIELD(mmr,\
									AR_NIC_CQ_CQ_ACKS_4_LO_CQ_R_Q_CQ_RMT_ACK_BP,\
									AR_NIC_CQ_CQ_ACKS_4_LO_CQ_R_Q_CQ_RMT_ACK_MASK)
#define WF_AR_NIC_CQ_CQ_ACKS_4_LO_CQ_R_Q_CQ_RMT_ACK(mmr,v)      	WR_FIELD(mmr,v,\
									AR_NIC_CQ_CQ_ACKS_4_LO_CQ_R_Q_CQ_RMT_ACK_BP,\
									AR_NIC_CQ_CQ_ACKS_4_LO_CQ_R_Q_CQ_RMT_ACK_MASK)
#define RF_AR_NIC_CQ_CQ_ACKS_4_LO_CQ_R_Q_CQ_SSID_ACK(mmr)       	RD_FIELD(mmr,\
									AR_NIC_CQ_CQ_ACKS_4_LO_CQ_R_Q_CQ_SSID_ACK_BP,\
									AR_NIC_CQ_CQ_ACKS_4_LO_CQ_R_Q_CQ_SSID_ACK_MASK)
#define WF_AR_NIC_CQ_CQ_ACKS_4_LO_CQ_R_Q_CQ_SSID_ACK(mmr,v)     	WR_FIELD(mmr,v,\
									AR_NIC_CQ_CQ_ACKS_4_LO_CQ_R_Q_CQ_SSID_ACK_BP,\
									AR_NIC_CQ_CQ_ACKS_4_LO_CQ_R_Q_CQ_SSID_ACK_MASK)
#define RF_AR_NIC_CQ_CQ_ACKS_4_LO_CQ_R_Q_CQ_BTE_ACK(mmr)        	RD_FIELD(mmr,\
									AR_NIC_CQ_CQ_ACKS_4_LO_CQ_R_Q_CQ_BTE_ACK_BP,\
									AR_NIC_CQ_CQ_ACKS_4_LO_CQ_R_Q_CQ_BTE_ACK_MASK)
#define WF_AR_NIC_CQ_CQ_ACKS_4_LO_CQ_R_Q_CQ_BTE_ACK(mmr,v)      	WR_FIELD(mmr,v,\
									AR_NIC_CQ_CQ_ACKS_4_LO_CQ_R_Q_CQ_BTE_ACK_BP,\
									AR_NIC_CQ_CQ_ACKS_4_LO_CQ_R_Q_CQ_BTE_ACK_MASK)
#define RF_AR_NIC_CQ_CQ_ACKS_4_LO_CQ_R_Q_CQ_IOMMU_COMP_WAIT_ACK(mmr)	RD_FIELD(mmr,\
									AR_NIC_CQ_CQ_ACKS_4_LO_CQ_R_Q_CQ_IOMMU_COMP_WAIT_ACK_BP,\
									AR_NIC_CQ_CQ_ACKS_4_LO_CQ_R_Q_CQ_IOMMU_COMP_WAIT_ACK_MASK)
#define WF_AR_NIC_CQ_CQ_ACKS_4_LO_CQ_R_Q_CQ_IOMMU_COMP_WAIT_ACK(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_CQ_CQ_ACKS_4_LO_CQ_R_Q_CQ_IOMMU_COMP_WAIT_ACK_BP,\
									AR_NIC_CQ_CQ_ACKS_4_LO_CQ_R_Q_CQ_IOMMU_COMP_WAIT_ACK_MASK)
#define RF_AR_NIC_CQ_CQ_DEBUG_5_HI_CQ_UNUSED_145_64(mmr)        	RD_FIELD(mmr,\
									AR_NIC_CQ_CQ_DEBUG_5_HI_CQ_UNUSED_145_64_BP,\
									AR_NIC_CQ_CQ_DEBUG_5_HI_CQ_UNUSED_145_64_MASK)
#define WF_AR_NIC_CQ_CQ_DEBUG_5_HI_CQ_UNUSED_145_64(mmr,v)      	WR_FIELD(mmr,v,\
									AR_NIC_CQ_CQ_DEBUG_5_HI_CQ_UNUSED_145_64_BP,\
									AR_NIC_CQ_CQ_DEBUG_5_HI_CQ_UNUSED_145_64_MASK)
#define RF_AR_NIC_CQ_CQ_DEBUG_5_MID_CQ_UNUSED_145_64(mmr)       	RD_FIELD(mmr,\
									AR_NIC_CQ_CQ_DEBUG_5_MID_CQ_UNUSED_145_64_BP,\
									AR_NIC_CQ_CQ_DEBUG_5_MID_CQ_UNUSED_145_64_MASK)
#define WF_AR_NIC_CQ_CQ_DEBUG_5_MID_CQ_UNUSED_145_64(mmr,v)     	WR_FIELD(mmr,v,\
									AR_NIC_CQ_CQ_DEBUG_5_MID_CQ_UNUSED_145_64_BP,\
									AR_NIC_CQ_CQ_DEBUG_5_MID_CQ_UNUSED_145_64_MASK)
#define RF_AR_NIC_CQ_CQ_DEBUG_5_LO_CQ_CQ_IOMMU_COMP_WAIT_ACK_PENDING(mmr)	RD_FIELD(mmr,\
									AR_NIC_CQ_CQ_DEBUG_5_LO_CQ_CQ_IOMMU_COMP_WAIT_ACK_PENDING_BP,\
									AR_NIC_CQ_CQ_DEBUG_5_LO_CQ_CQ_IOMMU_COMP_WAIT_ACK_PENDING_MASK)
#define WF_AR_NIC_CQ_CQ_DEBUG_5_LO_CQ_CQ_IOMMU_COMP_WAIT_ACK_PENDING(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_CQ_CQ_DEBUG_5_LO_CQ_CQ_IOMMU_COMP_WAIT_ACK_PENDING_BP,\
									AR_NIC_CQ_CQ_DEBUG_5_LO_CQ_CQ_IOMMU_COMP_WAIT_ACK_PENDING_MASK)
#define RF_AR_NIC_CQ_CQ_DEBUG_5_LO_CQ_CQ_IOMMU_EPOCH(mmr)       	RD_FIELD(mmr,\
									AR_NIC_CQ_CQ_DEBUG_5_LO_CQ_CQ_IOMMU_EPOCH_BP,\
									AR_NIC_CQ_CQ_DEBUG_5_LO_CQ_CQ_IOMMU_EPOCH_MASK)
#define WF_AR_NIC_CQ_CQ_DEBUG_5_LO_CQ_CQ_IOMMU_EPOCH(mmr,v)     	WR_FIELD(mmr,v,\
									AR_NIC_CQ_CQ_DEBUG_5_LO_CQ_CQ_IOMMU_EPOCH_BP,\
									AR_NIC_CQ_CQ_DEBUG_5_LO_CQ_CQ_IOMMU_EPOCH_MASK)
#define RF_AR_NIC_CQ_CQ_DEBUG_5_LO_CQ_CQ_IOMMU_EPOCH_CNT_1(mmr) 	RD_FIELD(mmr,\
									AR_NIC_CQ_CQ_DEBUG_5_LO_CQ_CQ_IOMMU_EPOCH_CNT_1_BP,\
									AR_NIC_CQ_CQ_DEBUG_5_LO_CQ_CQ_IOMMU_EPOCH_CNT_1_MASK)
#define WF_AR_NIC_CQ_CQ_DEBUG_5_LO_CQ_CQ_IOMMU_EPOCH_CNT_1(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_CQ_CQ_DEBUG_5_LO_CQ_CQ_IOMMU_EPOCH_CNT_1_BP,\
									AR_NIC_CQ_CQ_DEBUG_5_LO_CQ_CQ_IOMMU_EPOCH_CNT_1_MASK)
#define RF_AR_NIC_CQ_CQ_DEBUG_5_LO_CQ_CQ_IOMMU_EPOCH_CNT_0(mmr) 	RD_FIELD(mmr,\
									AR_NIC_CQ_CQ_DEBUG_5_LO_CQ_CQ_IOMMU_EPOCH_CNT_0_BP,\
									AR_NIC_CQ_CQ_DEBUG_5_LO_CQ_CQ_IOMMU_EPOCH_CNT_0_MASK)
#define WF_AR_NIC_CQ_CQ_DEBUG_5_LO_CQ_CQ_IOMMU_EPOCH_CNT_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_CQ_CQ_DEBUG_5_LO_CQ_CQ_IOMMU_EPOCH_CNT_0_BP,\
									AR_NIC_CQ_CQ_DEBUG_5_LO_CQ_CQ_IOMMU_EPOCH_CNT_0_MASK)
#define RF_AR_NIC_CQ_CQ_DEBUG_5_LO_CQ_CQ_NPT_STATE(mmr)         	RD_FIELD(mmr,\
									AR_NIC_CQ_CQ_DEBUG_5_LO_CQ_CQ_NPT_STATE_BP,\
									AR_NIC_CQ_CQ_DEBUG_5_LO_CQ_CQ_NPT_STATE_MASK)
#define WF_AR_NIC_CQ_CQ_DEBUG_5_LO_CQ_CQ_NPT_STATE(mmr,v)       	WR_FIELD(mmr,v,\
									AR_NIC_CQ_CQ_DEBUG_5_LO_CQ_CQ_NPT_STATE_BP,\
									AR_NIC_CQ_CQ_DEBUG_5_LO_CQ_CQ_NPT_STATE_MASK)
#define RF_AR_NIC_CQ_CQ_DEBUG_5_LO_CQ_CQ_DESC_FIFO_CNT(mmr)     	RD_FIELD(mmr,\
									AR_NIC_CQ_CQ_DEBUG_5_LO_CQ_CQ_DESC_FIFO_CNT_BP,\
									AR_NIC_CQ_CQ_DEBUG_5_LO_CQ_CQ_DESC_FIFO_CNT_MASK)
#define WF_AR_NIC_CQ_CQ_DEBUG_5_LO_CQ_CQ_DESC_FIFO_CNT(mmr,v)   	WR_FIELD(mmr,v,\
									AR_NIC_CQ_CQ_DEBUG_5_LO_CQ_CQ_DESC_FIFO_CNT_BP,\
									AR_NIC_CQ_CQ_DEBUG_5_LO_CQ_CQ_DESC_FIFO_CNT_MASK)
#define RF_AR_NIC_CQ_CQ_DEBUG_5_LO_CQ_FMA_CQ_Q_CNT(mmr)         	RD_FIELD(mmr,\
									AR_NIC_CQ_CQ_DEBUG_5_LO_CQ_FMA_CQ_Q_CNT_BP,\
									AR_NIC_CQ_CQ_DEBUG_5_LO_CQ_FMA_CQ_Q_CNT_MASK)
#define WF_AR_NIC_CQ_CQ_DEBUG_5_LO_CQ_FMA_CQ_Q_CNT(mmr,v)       	WR_FIELD(mmr,v,\
									AR_NIC_CQ_CQ_DEBUG_5_LO_CQ_FMA_CQ_Q_CNT_BP,\
									AR_NIC_CQ_CQ_DEBUG_5_LO_CQ_FMA_CQ_Q_CNT_MASK)
#define RF_AR_NIC_CQ_CQ_DEBUG_5_LO_CQ_DLA_CQ_TRQ_CNT(mmr)       	RD_FIELD(mmr,\
									AR_NIC_CQ_CQ_DEBUG_5_LO_CQ_DLA_CQ_TRQ_CNT_BP,\
									AR_NIC_CQ_CQ_DEBUG_5_LO_CQ_DLA_CQ_TRQ_CNT_MASK)
#define WF_AR_NIC_CQ_CQ_DEBUG_5_LO_CQ_DLA_CQ_TRQ_CNT(mmr,v)     	WR_FIELD(mmr,v,\
									AR_NIC_CQ_CQ_DEBUG_5_LO_CQ_DLA_CQ_TRQ_CNT_BP,\
									AR_NIC_CQ_CQ_DEBUG_5_LO_CQ_DLA_CQ_TRQ_CNT_MASK)
#define RF_AR_NIC_CQ_CQ_DEBUG_5_LO_CQ_DLA_CQ_TRDR_CNT(mmr)      	RD_FIELD(mmr,\
									AR_NIC_CQ_CQ_DEBUG_5_LO_CQ_DLA_CQ_TRDR_CNT_BP,\
									AR_NIC_CQ_CQ_DEBUG_5_LO_CQ_DLA_CQ_TRDR_CNT_MASK)
#define WF_AR_NIC_CQ_CQ_DEBUG_5_LO_CQ_DLA_CQ_TRDR_CNT(mmr,v)    	WR_FIELD(mmr,v,\
									AR_NIC_CQ_CQ_DEBUG_5_LO_CQ_DLA_CQ_TRDR_CNT_BP,\
									AR_NIC_CQ_CQ_DEBUG_5_LO_CQ_DLA_CQ_TRDR_CNT_MASK)
#define RF_AR_NIC_CQ_CQ_DEBUG_5_LO_CQ_RMT_CQ_TRQ_CNT(mmr)       	RD_FIELD(mmr,\
									AR_NIC_CQ_CQ_DEBUG_5_LO_CQ_RMT_CQ_TRQ_CNT_BP,\
									AR_NIC_CQ_CQ_DEBUG_5_LO_CQ_RMT_CQ_TRQ_CNT_MASK)
#define WF_AR_NIC_CQ_CQ_DEBUG_5_LO_CQ_RMT_CQ_TRQ_CNT(mmr,v)     	WR_FIELD(mmr,v,\
									AR_NIC_CQ_CQ_DEBUG_5_LO_CQ_RMT_CQ_TRQ_CNT_BP,\
									AR_NIC_CQ_CQ_DEBUG_5_LO_CQ_RMT_CQ_TRQ_CNT_MASK)
#define RF_AR_NIC_CQ_CQ_DEBUG_5_LO_CQ_RMT_CQ_TRDR_CNT(mmr)      	RD_FIELD(mmr,\
									AR_NIC_CQ_CQ_DEBUG_5_LO_CQ_RMT_CQ_TRDR_CNT_BP,\
									AR_NIC_CQ_CQ_DEBUG_5_LO_CQ_RMT_CQ_TRDR_CNT_MASK)
#define WF_AR_NIC_CQ_CQ_DEBUG_5_LO_CQ_RMT_CQ_TRDR_CNT(mmr,v)    	WR_FIELD(mmr,v,\
									AR_NIC_CQ_CQ_DEBUG_5_LO_CQ_RMT_CQ_TRDR_CNT_BP,\
									AR_NIC_CQ_CQ_DEBUG_5_LO_CQ_RMT_CQ_TRDR_CNT_MASK)
#define RF_AR_NIC_CQ_CQ_DEBUG_5_LO_CQ_SSID_CQ_TRQ_CNT(mmr)      	RD_FIELD(mmr,\
									AR_NIC_CQ_CQ_DEBUG_5_LO_CQ_SSID_CQ_TRQ_CNT_BP,\
									AR_NIC_CQ_CQ_DEBUG_5_LO_CQ_SSID_CQ_TRQ_CNT_MASK)
#define WF_AR_NIC_CQ_CQ_DEBUG_5_LO_CQ_SSID_CQ_TRQ_CNT(mmr,v)    	WR_FIELD(mmr,v,\
									AR_NIC_CQ_CQ_DEBUG_5_LO_CQ_SSID_CQ_TRQ_CNT_BP,\
									AR_NIC_CQ_CQ_DEBUG_5_LO_CQ_SSID_CQ_TRQ_CNT_MASK)
#define RF_AR_NIC_CQ_CQ_DEBUG_5_LO_CQ_SSID_CQ_TRDR_CNT(mmr)     	RD_FIELD(mmr,\
									AR_NIC_CQ_CQ_DEBUG_5_LO_CQ_SSID_CQ_TRDR_CNT_BP,\
									AR_NIC_CQ_CQ_DEBUG_5_LO_CQ_SSID_CQ_TRDR_CNT_MASK)
#define WF_AR_NIC_CQ_CQ_DEBUG_5_LO_CQ_SSID_CQ_TRDR_CNT(mmr,v)   	WR_FIELD(mmr,v,\
									AR_NIC_CQ_CQ_DEBUG_5_LO_CQ_SSID_CQ_TRDR_CNT_BP,\
									AR_NIC_CQ_CQ_DEBUG_5_LO_CQ_SSID_CQ_TRDR_CNT_MASK)
#define RF_AR_NIC_CQ_CQ_DEBUG_5_LO_CQ_BTE_CQ_TRQ_CNT(mmr)       	RD_FIELD(mmr,\
									AR_NIC_CQ_CQ_DEBUG_5_LO_CQ_BTE_CQ_TRQ_CNT_BP,\
									AR_NIC_CQ_CQ_DEBUG_5_LO_CQ_BTE_CQ_TRQ_CNT_MASK)
#define WF_AR_NIC_CQ_CQ_DEBUG_5_LO_CQ_BTE_CQ_TRQ_CNT(mmr,v)     	WR_FIELD(mmr,v,\
									AR_NIC_CQ_CQ_DEBUG_5_LO_CQ_BTE_CQ_TRQ_CNT_BP,\
									AR_NIC_CQ_CQ_DEBUG_5_LO_CQ_BTE_CQ_TRQ_CNT_MASK)
#define RF_AR_NIC_CQ_CQ_DEBUG_5_LO_CQ_BTE_CQ_TRDR_CNT(mmr)      	RD_FIELD(mmr,\
									AR_NIC_CQ_CQ_DEBUG_5_LO_CQ_BTE_CQ_TRDR_CNT_BP,\
									AR_NIC_CQ_CQ_DEBUG_5_LO_CQ_BTE_CQ_TRDR_CNT_MASK)
#define WF_AR_NIC_CQ_CQ_DEBUG_5_LO_CQ_BTE_CQ_TRDR_CNT(mmr,v)    	WR_FIELD(mmr,v,\
									AR_NIC_CQ_CQ_DEBUG_5_LO_CQ_BTE_CQ_TRDR_CNT_BP,\
									AR_NIC_CQ_CQ_DEBUG_5_LO_CQ_BTE_CQ_TRDR_CNT_MASK)
#define RF_AR_NIC_CQ_CFG_NPT_CREDITS_NPT_CRDTS_USED(mmr)        	RD_FIELD(mmr,\
									AR_NIC_CQ_CFG_NPT_CREDITS_NPT_CRDTS_USED_BP,\
									AR_NIC_CQ_CFG_NPT_CREDITS_NPT_CRDTS_USED_MASK)
#define WF_AR_NIC_CQ_CFG_NPT_CREDITS_NPT_CRDTS_USED(mmr,v)      	WR_FIELD(mmr,v,\
									AR_NIC_CQ_CFG_NPT_CREDITS_NPT_CRDTS_USED_BP,\
									AR_NIC_CQ_CFG_NPT_CREDITS_NPT_CRDTS_USED_MASK)
#define RF_AR_NIC_CQ_CFG_NPT_CREDITS_NPT_CRDTS_USED_MAX(mmr)    	RD_FIELD(mmr,\
									AR_NIC_CQ_CFG_NPT_CREDITS_NPT_CRDTS_USED_MAX_BP,\
									AR_NIC_CQ_CFG_NPT_CREDITS_NPT_CRDTS_USED_MAX_MASK)
#define WF_AR_NIC_CQ_CFG_NPT_CREDITS_NPT_CRDTS_USED_MAX(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NIC_CQ_CFG_NPT_CREDITS_NPT_CRDTS_USED_MAX_BP,\
									AR_NIC_CQ_CFG_NPT_CREDITS_NPT_CRDTS_USED_MAX_MASK)
#define RF_AR_NIC_CQ_CFG_CAM_CREDITS_CAM_CRDTS_USED(mmr)        	RD_FIELD(mmr,\
									AR_NIC_CQ_CFG_CAM_CREDITS_CAM_CRDTS_USED_BP,\
									AR_NIC_CQ_CFG_CAM_CREDITS_CAM_CRDTS_USED_MASK)
#define WF_AR_NIC_CQ_CFG_CAM_CREDITS_CAM_CRDTS_USED(mmr,v)      	WR_FIELD(mmr,v,\
									AR_NIC_CQ_CFG_CAM_CREDITS_CAM_CRDTS_USED_BP,\
									AR_NIC_CQ_CFG_CAM_CREDITS_CAM_CRDTS_USED_MASK)
#define RF_AR_NIC_CQ_CFG_CAM_CREDITS_CAM_CRDTS_USED_MAX(mmr)    	RD_FIELD(mmr,\
									AR_NIC_CQ_CFG_CAM_CREDITS_CAM_CRDTS_USED_MAX_BP,\
									AR_NIC_CQ_CFG_CAM_CREDITS_CAM_CRDTS_USED_MAX_MASK)
#define WF_AR_NIC_CQ_CFG_CAM_CREDITS_CAM_CRDTS_USED_MAX(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NIC_CQ_CFG_CAM_CREDITS_CAM_CRDTS_USED_MAX_BP,\
									AR_NIC_CQ_CFG_CAM_CREDITS_CAM_CRDTS_USED_MAX_MASK)
#define RF_AR_NIC_CQ_CFG_CACHE_REVISIT_RATE_CACHE_REVISIT_RATE(mmr)	RD_FIELD(mmr,\
									AR_NIC_CQ_CFG_CACHE_REVISIT_RATE_CACHE_REVISIT_RATE_BP,\
									AR_NIC_CQ_CFG_CACHE_REVISIT_RATE_CACHE_REVISIT_RATE_MASK)
#define WF_AR_NIC_CQ_CFG_CACHE_REVISIT_RATE_CACHE_REVISIT_RATE(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_CQ_CFG_CACHE_REVISIT_RATE_CACHE_REVISIT_RATE_BP,\
									AR_NIC_CQ_CFG_CACHE_REVISIT_RATE_CACHE_REVISIT_RATE_MASK)
#define RF_AR_NIC_CQ_CFG_NAT_RESPONSE_TIMEOUT_NAT_TIMEOUT_EN(mmr)	RD_FIELD(mmr,\
									AR_NIC_CQ_CFG_NAT_RESPONSE_TIMEOUT_NAT_TIMEOUT_EN_BP,\
									AR_NIC_CQ_CFG_NAT_RESPONSE_TIMEOUT_NAT_TIMEOUT_EN_MASK)
#define WF_AR_NIC_CQ_CFG_NAT_RESPONSE_TIMEOUT_NAT_TIMEOUT_EN(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_CQ_CFG_NAT_RESPONSE_TIMEOUT_NAT_TIMEOUT_EN_BP,\
									AR_NIC_CQ_CFG_NAT_RESPONSE_TIMEOUT_NAT_TIMEOUT_EN_MASK)
#define RF_AR_NIC_CQ_CFG_NAT_RESPONSE_TIMEOUT_NAT_TIMEOUT_CNT(mmr)	RD_FIELD(mmr,\
									AR_NIC_CQ_CFG_NAT_RESPONSE_TIMEOUT_NAT_TIMEOUT_CNT_BP,\
									AR_NIC_CQ_CFG_NAT_RESPONSE_TIMEOUT_NAT_TIMEOUT_CNT_MASK)
#define WF_AR_NIC_CQ_CFG_NAT_RESPONSE_TIMEOUT_NAT_TIMEOUT_CNT(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_CQ_CFG_NAT_RESPONSE_TIMEOUT_NAT_TIMEOUT_CNT_BP,\
									AR_NIC_CQ_CFG_NAT_RESPONSE_TIMEOUT_NAT_TIMEOUT_CNT_MASK)
#define RF_AR_NIC_CQ_ERR_FLG_CQ_LCL_NAT_RESPONSE_TIMEOUT_ERR(mmr)	RD_FIELD(mmr,\
									AR_NIC_CQ_ERR_FLG_CQ_LCL_NAT_RESPONSE_TIMEOUT_ERR_BP,\
									AR_NIC_CQ_ERR_FLG_CQ_LCL_NAT_RESPONSE_TIMEOUT_ERR_MASK)
#define WF_AR_NIC_CQ_ERR_FLG_CQ_LCL_NAT_RESPONSE_TIMEOUT_ERR(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_CQ_ERR_FLG_CQ_LCL_NAT_RESPONSE_TIMEOUT_ERR_BP,\
									AR_NIC_CQ_ERR_FLG_CQ_LCL_NAT_RESPONSE_TIMEOUT_ERR_MASK)
#define RF_AR_NIC_CQ_ERR_FLG_CQ_LCL_PARITY_ERR(mmr)             	RD_FIELD(mmr,\
									AR_NIC_CQ_ERR_FLG_CQ_LCL_PARITY_ERR_BP,\
									AR_NIC_CQ_ERR_FLG_CQ_LCL_PARITY_ERR_MASK)
#define WF_AR_NIC_CQ_ERR_FLG_CQ_LCL_PARITY_ERR(mmr,v)           	WR_FIELD(mmr,v,\
									AR_NIC_CQ_ERR_FLG_CQ_LCL_PARITY_ERR_BP,\
									AR_NIC_CQ_ERR_FLG_CQ_LCL_PARITY_ERR_MASK)
#define RF_AR_NIC_CQ_ERR_FLG_CQ_LCL_DROPPED_EVENT(mmr)          	RD_FIELD(mmr,\
									AR_NIC_CQ_ERR_FLG_CQ_LCL_DROPPED_EVENT_BP,\
									AR_NIC_CQ_ERR_FLG_CQ_LCL_DROPPED_EVENT_MASK)
#define WF_AR_NIC_CQ_ERR_FLG_CQ_LCL_DROPPED_EVENT(mmr,v)        	WR_FIELD(mmr,v,\
									AR_NIC_CQ_ERR_FLG_CQ_LCL_DROPPED_EVENT_BP,\
									AR_NIC_CQ_ERR_FLG_CQ_LCL_DROPPED_EVENT_MASK)
#define RF_AR_NIC_CQ_ERR_FLG_CQ_LCL_IDX_BOUNDS(mmr)             	RD_FIELD(mmr,\
									AR_NIC_CQ_ERR_FLG_CQ_LCL_IDX_BOUNDS_BP,\
									AR_NIC_CQ_ERR_FLG_CQ_LCL_IDX_BOUNDS_MASK)
#define WF_AR_NIC_CQ_ERR_FLG_CQ_LCL_IDX_BOUNDS(mmr,v)           	WR_FIELD(mmr,v,\
									AR_NIC_CQ_ERR_FLG_CQ_LCL_IDX_BOUNDS_BP,\
									AR_NIC_CQ_ERR_FLG_CQ_LCL_IDX_BOUNDS_MASK)
#define RF_AR_NIC_CQ_ERR_FLG_CQ_LCL_NAT_ERR(mmr)                	RD_FIELD(mmr,\
									AR_NIC_CQ_ERR_FLG_CQ_LCL_NAT_ERR_BP,\
									AR_NIC_CQ_ERR_FLG_CQ_LCL_NAT_ERR_MASK)
#define WF_AR_NIC_CQ_ERR_FLG_CQ_LCL_NAT_ERR(mmr,v)              	WR_FIELD(mmr,v,\
									AR_NIC_CQ_ERR_FLG_CQ_LCL_NAT_ERR_BP,\
									AR_NIC_CQ_ERR_FLG_CQ_LCL_NAT_ERR_MASK)
#define RF_AR_NIC_CQ_ERR_FLG_CQ_LCL_OVERRUN_EVENT(mmr)          	RD_FIELD(mmr,\
									AR_NIC_CQ_ERR_FLG_CQ_LCL_OVERRUN_EVENT_BP,\
									AR_NIC_CQ_ERR_FLG_CQ_LCL_OVERRUN_EVENT_MASK)
#define WF_AR_NIC_CQ_ERR_FLG_CQ_LCL_OVERRUN_EVENT(mmr,v)        	WR_FIELD(mmr,v,\
									AR_NIC_CQ_ERR_FLG_CQ_LCL_OVERRUN_EVENT_BP,\
									AR_NIC_CQ_ERR_FLG_CQ_LCL_OVERRUN_EVENT_MASK)
#define RF_AR_NIC_CQ_ERR_FLG_CQ_LCL_DISABLED_CQ(mmr)            	RD_FIELD(mmr,\
									AR_NIC_CQ_ERR_FLG_CQ_LCL_DISABLED_CQ_BP,\
									AR_NIC_CQ_ERR_FLG_CQ_LCL_DISABLED_CQ_MASK)
#define WF_AR_NIC_CQ_ERR_FLG_CQ_LCL_DISABLED_CQ(mmr,v)          	WR_FIELD(mmr,v,\
									AR_NIC_CQ_ERR_FLG_CQ_LCL_DISABLED_CQ_BP,\
									AR_NIC_CQ_ERR_FLG_CQ_LCL_DISABLED_CQ_MASK)
#define RF_AR_NIC_CQ_ERR_FLG_CQ_RMT_NAT_RESPONSE_TIMEOUT_ERR(mmr)	RD_FIELD(mmr,\
									AR_NIC_CQ_ERR_FLG_CQ_RMT_NAT_RESPONSE_TIMEOUT_ERR_BP,\
									AR_NIC_CQ_ERR_FLG_CQ_RMT_NAT_RESPONSE_TIMEOUT_ERR_MASK)
#define WF_AR_NIC_CQ_ERR_FLG_CQ_RMT_NAT_RESPONSE_TIMEOUT_ERR(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_CQ_ERR_FLG_CQ_RMT_NAT_RESPONSE_TIMEOUT_ERR_BP,\
									AR_NIC_CQ_ERR_FLG_CQ_RMT_NAT_RESPONSE_TIMEOUT_ERR_MASK)
#define RF_AR_NIC_CQ_ERR_FLG_CQ_RMT_PARITY_ERR(mmr)             	RD_FIELD(mmr,\
									AR_NIC_CQ_ERR_FLG_CQ_RMT_PARITY_ERR_BP,\
									AR_NIC_CQ_ERR_FLG_CQ_RMT_PARITY_ERR_MASK)
#define WF_AR_NIC_CQ_ERR_FLG_CQ_RMT_PARITY_ERR(mmr,v)           	WR_FIELD(mmr,v,\
									AR_NIC_CQ_ERR_FLG_CQ_RMT_PARITY_ERR_BP,\
									AR_NIC_CQ_ERR_FLG_CQ_RMT_PARITY_ERR_MASK)
#define RF_AR_NIC_CQ_ERR_FLG_CQ_RMT_DROPPED_EVENT(mmr)          	RD_FIELD(mmr,\
									AR_NIC_CQ_ERR_FLG_CQ_RMT_DROPPED_EVENT_BP,\
									AR_NIC_CQ_ERR_FLG_CQ_RMT_DROPPED_EVENT_MASK)
#define WF_AR_NIC_CQ_ERR_FLG_CQ_RMT_DROPPED_EVENT(mmr,v)        	WR_FIELD(mmr,v,\
									AR_NIC_CQ_ERR_FLG_CQ_RMT_DROPPED_EVENT_BP,\
									AR_NIC_CQ_ERR_FLG_CQ_RMT_DROPPED_EVENT_MASK)
#define RF_AR_NIC_CQ_ERR_FLG_CQ_RMT_IDX_BOUNDS(mmr)             	RD_FIELD(mmr,\
									AR_NIC_CQ_ERR_FLG_CQ_RMT_IDX_BOUNDS_BP,\
									AR_NIC_CQ_ERR_FLG_CQ_RMT_IDX_BOUNDS_MASK)
#define WF_AR_NIC_CQ_ERR_FLG_CQ_RMT_IDX_BOUNDS(mmr,v)           	WR_FIELD(mmr,v,\
									AR_NIC_CQ_ERR_FLG_CQ_RMT_IDX_BOUNDS_BP,\
									AR_NIC_CQ_ERR_FLG_CQ_RMT_IDX_BOUNDS_MASK)
#define RF_AR_NIC_CQ_ERR_FLG_CQ_RMT_NAT_ERR(mmr)                	RD_FIELD(mmr,\
									AR_NIC_CQ_ERR_FLG_CQ_RMT_NAT_ERR_BP,\
									AR_NIC_CQ_ERR_FLG_CQ_RMT_NAT_ERR_MASK)
#define WF_AR_NIC_CQ_ERR_FLG_CQ_RMT_NAT_ERR(mmr,v)              	WR_FIELD(mmr,v,\
									AR_NIC_CQ_ERR_FLG_CQ_RMT_NAT_ERR_BP,\
									AR_NIC_CQ_ERR_FLG_CQ_RMT_NAT_ERR_MASK)
#define RF_AR_NIC_CQ_ERR_FLG_CQ_RMT_OVERRUN_EVENT(mmr)          	RD_FIELD(mmr,\
									AR_NIC_CQ_ERR_FLG_CQ_RMT_OVERRUN_EVENT_BP,\
									AR_NIC_CQ_ERR_FLG_CQ_RMT_OVERRUN_EVENT_MASK)
#define WF_AR_NIC_CQ_ERR_FLG_CQ_RMT_OVERRUN_EVENT(mmr,v)        	WR_FIELD(mmr,v,\
									AR_NIC_CQ_ERR_FLG_CQ_RMT_OVERRUN_EVENT_BP,\
									AR_NIC_CQ_ERR_FLG_CQ_RMT_OVERRUN_EVENT_MASK)
#define RF_AR_NIC_CQ_ERR_FLG_CQ_RMT_DISABLED_CQ(mmr)            	RD_FIELD(mmr,\
									AR_NIC_CQ_ERR_FLG_CQ_RMT_DISABLED_CQ_BP,\
									AR_NIC_CQ_ERR_FLG_CQ_RMT_DISABLED_CQ_MASK)
#define WF_AR_NIC_CQ_ERR_FLG_CQ_RMT_DISABLED_CQ(mmr,v)          	WR_FIELD(mmr,v,\
									AR_NIC_CQ_ERR_FLG_CQ_RMT_DISABLED_CQ_BP,\
									AR_NIC_CQ_ERR_FLG_CQ_RMT_DISABLED_CQ_MASK)
#define RF_AR_NIC_CQ_ERR_FLG_CQ_DESC_TBL_SBE(mmr)               	RD_FIELD(mmr,\
									AR_NIC_CQ_ERR_FLG_CQ_DESC_TBL_SBE_BP,\
									AR_NIC_CQ_ERR_FLG_CQ_DESC_TBL_SBE_MASK)
#define WF_AR_NIC_CQ_ERR_FLG_CQ_DESC_TBL_SBE(mmr,v)             	WR_FIELD(mmr,v,\
									AR_NIC_CQ_ERR_FLG_CQ_DESC_TBL_SBE_BP,\
									AR_NIC_CQ_ERR_FLG_CQ_DESC_TBL_SBE_MASK)
#define RF_AR_NIC_CQ_ERR_FLG_CQ_DESC_TBL_MBE(mmr)               	RD_FIELD(mmr,\
									AR_NIC_CQ_ERR_FLG_CQ_DESC_TBL_MBE_BP,\
									AR_NIC_CQ_ERR_FLG_CQ_DESC_TBL_MBE_MASK)
#define WF_AR_NIC_CQ_ERR_FLG_CQ_DESC_TBL_MBE(mmr,v)             	WR_FIELD(mmr,v,\
									AR_NIC_CQ_ERR_FLG_CQ_DESC_TBL_MBE_BP,\
									AR_NIC_CQ_ERR_FLG_CQ_DESC_TBL_MBE_MASK)
#define RF_AR_NIC_CQ_ERR_FLG_FMA_CQ_INPUT_Q_OVERRUN(mmr)        	RD_FIELD(mmr,\
									AR_NIC_CQ_ERR_FLG_FMA_CQ_INPUT_Q_OVERRUN_BP,\
									AR_NIC_CQ_ERR_FLG_FMA_CQ_INPUT_Q_OVERRUN_MASK)
#define WF_AR_NIC_CQ_ERR_FLG_FMA_CQ_INPUT_Q_OVERRUN(mmr,v)      	WR_FIELD(mmr,v,\
									AR_NIC_CQ_ERR_FLG_FMA_CQ_INPUT_Q_OVERRUN_BP,\
									AR_NIC_CQ_ERR_FLG_FMA_CQ_INPUT_Q_OVERRUN_MASK)
#define RF_AR_NIC_CQ_ERR_FLG_SSID_CQ_INPUT_Q_OVERRUN(mmr)       	RD_FIELD(mmr,\
									AR_NIC_CQ_ERR_FLG_SSID_CQ_INPUT_Q_OVERRUN_BP,\
									AR_NIC_CQ_ERR_FLG_SSID_CQ_INPUT_Q_OVERRUN_MASK)
#define WF_AR_NIC_CQ_ERR_FLG_SSID_CQ_INPUT_Q_OVERRUN(mmr,v)     	WR_FIELD(mmr,v,\
									AR_NIC_CQ_ERR_FLG_SSID_CQ_INPUT_Q_OVERRUN_BP,\
									AR_NIC_CQ_ERR_FLG_SSID_CQ_INPUT_Q_OVERRUN_MASK)
#define RF_AR_NIC_CQ_ERR_FLG_RMT_CQ_INPUT_Q_OVERRUN(mmr)        	RD_FIELD(mmr,\
									AR_NIC_CQ_ERR_FLG_RMT_CQ_INPUT_Q_OVERRUN_BP,\
									AR_NIC_CQ_ERR_FLG_RMT_CQ_INPUT_Q_OVERRUN_MASK)
#define WF_AR_NIC_CQ_ERR_FLG_RMT_CQ_INPUT_Q_OVERRUN(mmr,v)      	WR_FIELD(mmr,v,\
									AR_NIC_CQ_ERR_FLG_RMT_CQ_INPUT_Q_OVERRUN_BP,\
									AR_NIC_CQ_ERR_FLG_RMT_CQ_INPUT_Q_OVERRUN_MASK)
#define RF_AR_NIC_CQ_ERR_FLG_DLA_CQ_INPUT_Q_OVERRUN(mmr)        	RD_FIELD(mmr,\
									AR_NIC_CQ_ERR_FLG_DLA_CQ_INPUT_Q_OVERRUN_BP,\
									AR_NIC_CQ_ERR_FLG_DLA_CQ_INPUT_Q_OVERRUN_MASK)
#define WF_AR_NIC_CQ_ERR_FLG_DLA_CQ_INPUT_Q_OVERRUN(mmr,v)      	WR_FIELD(mmr,v,\
									AR_NIC_CQ_ERR_FLG_DLA_CQ_INPUT_Q_OVERRUN_BP,\
									AR_NIC_CQ_ERR_FLG_DLA_CQ_INPUT_Q_OVERRUN_MASK)
#define RF_AR_NIC_CQ_ERR_FLG_BTE_CQ_INPUT_Q_OVERRUN(mmr)        	RD_FIELD(mmr,\
									AR_NIC_CQ_ERR_FLG_BTE_CQ_INPUT_Q_OVERRUN_BP,\
									AR_NIC_CQ_ERR_FLG_BTE_CQ_INPUT_Q_OVERRUN_MASK)
#define WF_AR_NIC_CQ_ERR_FLG_BTE_CQ_INPUT_Q_OVERRUN(mmr,v)      	WR_FIELD(mmr,v,\
									AR_NIC_CQ_ERR_FLG_BTE_CQ_INPUT_Q_OVERRUN_BP,\
									AR_NIC_CQ_ERR_FLG_BTE_CQ_INPUT_Q_OVERRUN_MASK)
#define RF_AR_NIC_CQ_ERR_FLG_DIAG_ONLY(mmr)                     	RD_FIELD(mmr,\
									AR_NIC_CQ_ERR_FLG_DIAG_ONLY_BP,\
									AR_NIC_CQ_ERR_FLG_DIAG_ONLY_MASK)
#define WF_AR_NIC_CQ_ERR_FLG_DIAG_ONLY(mmr,v)                   	WR_FIELD(mmr,v,\
									AR_NIC_CQ_ERR_FLG_DIAG_ONLY_BP,\
									AR_NIC_CQ_ERR_FLG_DIAG_ONLY_MASK)
#define RF_AR_NIC_CQ_ERR_CLR_CQ_LCL_NAT_RESPONSE_TIMEOUT_ERR(mmr)	RD_FIELD(mmr,\
									AR_NIC_CQ_ERR_CLR_CQ_LCL_NAT_RESPONSE_TIMEOUT_ERR_BP,\
									AR_NIC_CQ_ERR_CLR_CQ_LCL_NAT_RESPONSE_TIMEOUT_ERR_MASK)
#define WF_AR_NIC_CQ_ERR_CLR_CQ_LCL_NAT_RESPONSE_TIMEOUT_ERR(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_CQ_ERR_CLR_CQ_LCL_NAT_RESPONSE_TIMEOUT_ERR_BP,\
									AR_NIC_CQ_ERR_CLR_CQ_LCL_NAT_RESPONSE_TIMEOUT_ERR_MASK)
#define RF_AR_NIC_CQ_ERR_CLR_CQ_LCL_PARITY_ERR(mmr)             	RD_FIELD(mmr,\
									AR_NIC_CQ_ERR_CLR_CQ_LCL_PARITY_ERR_BP,\
									AR_NIC_CQ_ERR_CLR_CQ_LCL_PARITY_ERR_MASK)
#define WF_AR_NIC_CQ_ERR_CLR_CQ_LCL_PARITY_ERR(mmr,v)           	WR_FIELD(mmr,v,\
									AR_NIC_CQ_ERR_CLR_CQ_LCL_PARITY_ERR_BP,\
									AR_NIC_CQ_ERR_CLR_CQ_LCL_PARITY_ERR_MASK)
#define RF_AR_NIC_CQ_ERR_CLR_CQ_LCL_DROPPED_EVENT(mmr)          	RD_FIELD(mmr,\
									AR_NIC_CQ_ERR_CLR_CQ_LCL_DROPPED_EVENT_BP,\
									AR_NIC_CQ_ERR_CLR_CQ_LCL_DROPPED_EVENT_MASK)
#define WF_AR_NIC_CQ_ERR_CLR_CQ_LCL_DROPPED_EVENT(mmr,v)        	WR_FIELD(mmr,v,\
									AR_NIC_CQ_ERR_CLR_CQ_LCL_DROPPED_EVENT_BP,\
									AR_NIC_CQ_ERR_CLR_CQ_LCL_DROPPED_EVENT_MASK)
#define RF_AR_NIC_CQ_ERR_CLR_CQ_LCL_IDX_BOUNDS(mmr)             	RD_FIELD(mmr,\
									AR_NIC_CQ_ERR_CLR_CQ_LCL_IDX_BOUNDS_BP,\
									AR_NIC_CQ_ERR_CLR_CQ_LCL_IDX_BOUNDS_MASK)
#define WF_AR_NIC_CQ_ERR_CLR_CQ_LCL_IDX_BOUNDS(mmr,v)           	WR_FIELD(mmr,v,\
									AR_NIC_CQ_ERR_CLR_CQ_LCL_IDX_BOUNDS_BP,\
									AR_NIC_CQ_ERR_CLR_CQ_LCL_IDX_BOUNDS_MASK)
#define RF_AR_NIC_CQ_ERR_CLR_CQ_LCL_NAT_ERR(mmr)                	RD_FIELD(mmr,\
									AR_NIC_CQ_ERR_CLR_CQ_LCL_NAT_ERR_BP,\
									AR_NIC_CQ_ERR_CLR_CQ_LCL_NAT_ERR_MASK)
#define WF_AR_NIC_CQ_ERR_CLR_CQ_LCL_NAT_ERR(mmr,v)              	WR_FIELD(mmr,v,\
									AR_NIC_CQ_ERR_CLR_CQ_LCL_NAT_ERR_BP,\
									AR_NIC_CQ_ERR_CLR_CQ_LCL_NAT_ERR_MASK)
#define RF_AR_NIC_CQ_ERR_CLR_CQ_LCL_OVERRUN_EVENT(mmr)          	RD_FIELD(mmr,\
									AR_NIC_CQ_ERR_CLR_CQ_LCL_OVERRUN_EVENT_BP,\
									AR_NIC_CQ_ERR_CLR_CQ_LCL_OVERRUN_EVENT_MASK)
#define WF_AR_NIC_CQ_ERR_CLR_CQ_LCL_OVERRUN_EVENT(mmr,v)        	WR_FIELD(mmr,v,\
									AR_NIC_CQ_ERR_CLR_CQ_LCL_OVERRUN_EVENT_BP,\
									AR_NIC_CQ_ERR_CLR_CQ_LCL_OVERRUN_EVENT_MASK)
#define RF_AR_NIC_CQ_ERR_CLR_CQ_LCL_DISABLED_CQ(mmr)            	RD_FIELD(mmr,\
									AR_NIC_CQ_ERR_CLR_CQ_LCL_DISABLED_CQ_BP,\
									AR_NIC_CQ_ERR_CLR_CQ_LCL_DISABLED_CQ_MASK)
#define WF_AR_NIC_CQ_ERR_CLR_CQ_LCL_DISABLED_CQ(mmr,v)          	WR_FIELD(mmr,v,\
									AR_NIC_CQ_ERR_CLR_CQ_LCL_DISABLED_CQ_BP,\
									AR_NIC_CQ_ERR_CLR_CQ_LCL_DISABLED_CQ_MASK)
#define RF_AR_NIC_CQ_ERR_CLR_CQ_RMT_NAT_RESPONSE_TIMEOUT_ERR(mmr)	RD_FIELD(mmr,\
									AR_NIC_CQ_ERR_CLR_CQ_RMT_NAT_RESPONSE_TIMEOUT_ERR_BP,\
									AR_NIC_CQ_ERR_CLR_CQ_RMT_NAT_RESPONSE_TIMEOUT_ERR_MASK)
#define WF_AR_NIC_CQ_ERR_CLR_CQ_RMT_NAT_RESPONSE_TIMEOUT_ERR(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_CQ_ERR_CLR_CQ_RMT_NAT_RESPONSE_TIMEOUT_ERR_BP,\
									AR_NIC_CQ_ERR_CLR_CQ_RMT_NAT_RESPONSE_TIMEOUT_ERR_MASK)
#define RF_AR_NIC_CQ_ERR_CLR_CQ_RMT_PARITY_ERR(mmr)             	RD_FIELD(mmr,\
									AR_NIC_CQ_ERR_CLR_CQ_RMT_PARITY_ERR_BP,\
									AR_NIC_CQ_ERR_CLR_CQ_RMT_PARITY_ERR_MASK)
#define WF_AR_NIC_CQ_ERR_CLR_CQ_RMT_PARITY_ERR(mmr,v)           	WR_FIELD(mmr,v,\
									AR_NIC_CQ_ERR_CLR_CQ_RMT_PARITY_ERR_BP,\
									AR_NIC_CQ_ERR_CLR_CQ_RMT_PARITY_ERR_MASK)
#define RF_AR_NIC_CQ_ERR_CLR_CQ_RMT_DROPPED_EVENT(mmr)          	RD_FIELD(mmr,\
									AR_NIC_CQ_ERR_CLR_CQ_RMT_DROPPED_EVENT_BP,\
									AR_NIC_CQ_ERR_CLR_CQ_RMT_DROPPED_EVENT_MASK)
#define WF_AR_NIC_CQ_ERR_CLR_CQ_RMT_DROPPED_EVENT(mmr,v)        	WR_FIELD(mmr,v,\
									AR_NIC_CQ_ERR_CLR_CQ_RMT_DROPPED_EVENT_BP,\
									AR_NIC_CQ_ERR_CLR_CQ_RMT_DROPPED_EVENT_MASK)
#define RF_AR_NIC_CQ_ERR_CLR_CQ_RMT_IDX_BOUNDS(mmr)             	RD_FIELD(mmr,\
									AR_NIC_CQ_ERR_CLR_CQ_RMT_IDX_BOUNDS_BP,\
									AR_NIC_CQ_ERR_CLR_CQ_RMT_IDX_BOUNDS_MASK)
#define WF_AR_NIC_CQ_ERR_CLR_CQ_RMT_IDX_BOUNDS(mmr,v)           	WR_FIELD(mmr,v,\
									AR_NIC_CQ_ERR_CLR_CQ_RMT_IDX_BOUNDS_BP,\
									AR_NIC_CQ_ERR_CLR_CQ_RMT_IDX_BOUNDS_MASK)
#define RF_AR_NIC_CQ_ERR_CLR_CQ_RMT_NAT_ERR(mmr)                	RD_FIELD(mmr,\
									AR_NIC_CQ_ERR_CLR_CQ_RMT_NAT_ERR_BP,\
									AR_NIC_CQ_ERR_CLR_CQ_RMT_NAT_ERR_MASK)
#define WF_AR_NIC_CQ_ERR_CLR_CQ_RMT_NAT_ERR(mmr,v)              	WR_FIELD(mmr,v,\
									AR_NIC_CQ_ERR_CLR_CQ_RMT_NAT_ERR_BP,\
									AR_NIC_CQ_ERR_CLR_CQ_RMT_NAT_ERR_MASK)
#define RF_AR_NIC_CQ_ERR_CLR_CQ_RMT_OVERRUN_EVENT(mmr)          	RD_FIELD(mmr,\
									AR_NIC_CQ_ERR_CLR_CQ_RMT_OVERRUN_EVENT_BP,\
									AR_NIC_CQ_ERR_CLR_CQ_RMT_OVERRUN_EVENT_MASK)
#define WF_AR_NIC_CQ_ERR_CLR_CQ_RMT_OVERRUN_EVENT(mmr,v)        	WR_FIELD(mmr,v,\
									AR_NIC_CQ_ERR_CLR_CQ_RMT_OVERRUN_EVENT_BP,\
									AR_NIC_CQ_ERR_CLR_CQ_RMT_OVERRUN_EVENT_MASK)
#define RF_AR_NIC_CQ_ERR_CLR_CQ_RMT_DISABLED_CQ(mmr)            	RD_FIELD(mmr,\
									AR_NIC_CQ_ERR_CLR_CQ_RMT_DISABLED_CQ_BP,\
									AR_NIC_CQ_ERR_CLR_CQ_RMT_DISABLED_CQ_MASK)
#define WF_AR_NIC_CQ_ERR_CLR_CQ_RMT_DISABLED_CQ(mmr,v)          	WR_FIELD(mmr,v,\
									AR_NIC_CQ_ERR_CLR_CQ_RMT_DISABLED_CQ_BP,\
									AR_NIC_CQ_ERR_CLR_CQ_RMT_DISABLED_CQ_MASK)
#define RF_AR_NIC_CQ_ERR_CLR_CQ_DESC_TBL_SBE(mmr)               	RD_FIELD(mmr,\
									AR_NIC_CQ_ERR_CLR_CQ_DESC_TBL_SBE_BP,\
									AR_NIC_CQ_ERR_CLR_CQ_DESC_TBL_SBE_MASK)
#define WF_AR_NIC_CQ_ERR_CLR_CQ_DESC_TBL_SBE(mmr,v)             	WR_FIELD(mmr,v,\
									AR_NIC_CQ_ERR_CLR_CQ_DESC_TBL_SBE_BP,\
									AR_NIC_CQ_ERR_CLR_CQ_DESC_TBL_SBE_MASK)
#define RF_AR_NIC_CQ_ERR_CLR_CQ_DESC_TBL_MBE(mmr)               	RD_FIELD(mmr,\
									AR_NIC_CQ_ERR_CLR_CQ_DESC_TBL_MBE_BP,\
									AR_NIC_CQ_ERR_CLR_CQ_DESC_TBL_MBE_MASK)
#define WF_AR_NIC_CQ_ERR_CLR_CQ_DESC_TBL_MBE(mmr,v)             	WR_FIELD(mmr,v,\
									AR_NIC_CQ_ERR_CLR_CQ_DESC_TBL_MBE_BP,\
									AR_NIC_CQ_ERR_CLR_CQ_DESC_TBL_MBE_MASK)
#define RF_AR_NIC_CQ_ERR_CLR_FMA_CQ_INPUT_Q_OVERRUN(mmr)        	RD_FIELD(mmr,\
									AR_NIC_CQ_ERR_CLR_FMA_CQ_INPUT_Q_OVERRUN_BP,\
									AR_NIC_CQ_ERR_CLR_FMA_CQ_INPUT_Q_OVERRUN_MASK)
#define WF_AR_NIC_CQ_ERR_CLR_FMA_CQ_INPUT_Q_OVERRUN(mmr,v)      	WR_FIELD(mmr,v,\
									AR_NIC_CQ_ERR_CLR_FMA_CQ_INPUT_Q_OVERRUN_BP,\
									AR_NIC_CQ_ERR_CLR_FMA_CQ_INPUT_Q_OVERRUN_MASK)
#define RF_AR_NIC_CQ_ERR_CLR_SSID_CQ_INPUT_Q_OVERRUN(mmr)       	RD_FIELD(mmr,\
									AR_NIC_CQ_ERR_CLR_SSID_CQ_INPUT_Q_OVERRUN_BP,\
									AR_NIC_CQ_ERR_CLR_SSID_CQ_INPUT_Q_OVERRUN_MASK)
#define WF_AR_NIC_CQ_ERR_CLR_SSID_CQ_INPUT_Q_OVERRUN(mmr,v)     	WR_FIELD(mmr,v,\
									AR_NIC_CQ_ERR_CLR_SSID_CQ_INPUT_Q_OVERRUN_BP,\
									AR_NIC_CQ_ERR_CLR_SSID_CQ_INPUT_Q_OVERRUN_MASK)
#define RF_AR_NIC_CQ_ERR_CLR_RMT_CQ_INPUT_Q_OVERRUN(mmr)        	RD_FIELD(mmr,\
									AR_NIC_CQ_ERR_CLR_RMT_CQ_INPUT_Q_OVERRUN_BP,\
									AR_NIC_CQ_ERR_CLR_RMT_CQ_INPUT_Q_OVERRUN_MASK)
#define WF_AR_NIC_CQ_ERR_CLR_RMT_CQ_INPUT_Q_OVERRUN(mmr,v)      	WR_FIELD(mmr,v,\
									AR_NIC_CQ_ERR_CLR_RMT_CQ_INPUT_Q_OVERRUN_BP,\
									AR_NIC_CQ_ERR_CLR_RMT_CQ_INPUT_Q_OVERRUN_MASK)
#define RF_AR_NIC_CQ_ERR_CLR_DLA_CQ_INPUT_Q_OVERRUN(mmr)        	RD_FIELD(mmr,\
									AR_NIC_CQ_ERR_CLR_DLA_CQ_INPUT_Q_OVERRUN_BP,\
									AR_NIC_CQ_ERR_CLR_DLA_CQ_INPUT_Q_OVERRUN_MASK)
#define WF_AR_NIC_CQ_ERR_CLR_DLA_CQ_INPUT_Q_OVERRUN(mmr,v)      	WR_FIELD(mmr,v,\
									AR_NIC_CQ_ERR_CLR_DLA_CQ_INPUT_Q_OVERRUN_BP,\
									AR_NIC_CQ_ERR_CLR_DLA_CQ_INPUT_Q_OVERRUN_MASK)
#define RF_AR_NIC_CQ_ERR_CLR_BTE_CQ_INPUT_Q_OVERRUN(mmr)        	RD_FIELD(mmr,\
									AR_NIC_CQ_ERR_CLR_BTE_CQ_INPUT_Q_OVERRUN_BP,\
									AR_NIC_CQ_ERR_CLR_BTE_CQ_INPUT_Q_OVERRUN_MASK)
#define WF_AR_NIC_CQ_ERR_CLR_BTE_CQ_INPUT_Q_OVERRUN(mmr,v)      	WR_FIELD(mmr,v,\
									AR_NIC_CQ_ERR_CLR_BTE_CQ_INPUT_Q_OVERRUN_BP,\
									AR_NIC_CQ_ERR_CLR_BTE_CQ_INPUT_Q_OVERRUN_MASK)
#define RF_AR_NIC_CQ_ERR_CLR_DIAG_ONLY(mmr)                     	RD_FIELD(mmr,\
									AR_NIC_CQ_ERR_CLR_DIAG_ONLY_BP,\
									AR_NIC_CQ_ERR_CLR_DIAG_ONLY_MASK)
#define WF_AR_NIC_CQ_ERR_CLR_DIAG_ONLY(mmr,v)                   	WR_FIELD(mmr,v,\
									AR_NIC_CQ_ERR_CLR_DIAG_ONLY_BP,\
									AR_NIC_CQ_ERR_CLR_DIAG_ONLY_MASK)
#define RF_AR_NIC_CQ_ERR_HSS_MSK_CQ_LCL_NAT_RESPONSE_TIMEOUT_ERR(mmr)	RD_FIELD(mmr,\
									AR_NIC_CQ_ERR_HSS_MSK_CQ_LCL_NAT_RESPONSE_TIMEOUT_ERR_BP,\
									AR_NIC_CQ_ERR_HSS_MSK_CQ_LCL_NAT_RESPONSE_TIMEOUT_ERR_MASK)
#define WF_AR_NIC_CQ_ERR_HSS_MSK_CQ_LCL_NAT_RESPONSE_TIMEOUT_ERR(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_CQ_ERR_HSS_MSK_CQ_LCL_NAT_RESPONSE_TIMEOUT_ERR_BP,\
									AR_NIC_CQ_ERR_HSS_MSK_CQ_LCL_NAT_RESPONSE_TIMEOUT_ERR_MASK)
#define RF_AR_NIC_CQ_ERR_HSS_MSK_CQ_LCL_PARITY_ERR(mmr)         	RD_FIELD(mmr,\
									AR_NIC_CQ_ERR_HSS_MSK_CQ_LCL_PARITY_ERR_BP,\
									AR_NIC_CQ_ERR_HSS_MSK_CQ_LCL_PARITY_ERR_MASK)
#define WF_AR_NIC_CQ_ERR_HSS_MSK_CQ_LCL_PARITY_ERR(mmr,v)       	WR_FIELD(mmr,v,\
									AR_NIC_CQ_ERR_HSS_MSK_CQ_LCL_PARITY_ERR_BP,\
									AR_NIC_CQ_ERR_HSS_MSK_CQ_LCL_PARITY_ERR_MASK)
#define RF_AR_NIC_CQ_ERR_HSS_MSK_CQ_LCL_DROPPED_EVENT(mmr)      	RD_FIELD(mmr,\
									AR_NIC_CQ_ERR_HSS_MSK_CQ_LCL_DROPPED_EVENT_BP,\
									AR_NIC_CQ_ERR_HSS_MSK_CQ_LCL_DROPPED_EVENT_MASK)
#define WF_AR_NIC_CQ_ERR_HSS_MSK_CQ_LCL_DROPPED_EVENT(mmr,v)    	WR_FIELD(mmr,v,\
									AR_NIC_CQ_ERR_HSS_MSK_CQ_LCL_DROPPED_EVENT_BP,\
									AR_NIC_CQ_ERR_HSS_MSK_CQ_LCL_DROPPED_EVENT_MASK)
#define RF_AR_NIC_CQ_ERR_HSS_MSK_CQ_LCL_IDX_BOUNDS(mmr)         	RD_FIELD(mmr,\
									AR_NIC_CQ_ERR_HSS_MSK_CQ_LCL_IDX_BOUNDS_BP,\
									AR_NIC_CQ_ERR_HSS_MSK_CQ_LCL_IDX_BOUNDS_MASK)
#define WF_AR_NIC_CQ_ERR_HSS_MSK_CQ_LCL_IDX_BOUNDS(mmr,v)       	WR_FIELD(mmr,v,\
									AR_NIC_CQ_ERR_HSS_MSK_CQ_LCL_IDX_BOUNDS_BP,\
									AR_NIC_CQ_ERR_HSS_MSK_CQ_LCL_IDX_BOUNDS_MASK)
#define RF_AR_NIC_CQ_ERR_HSS_MSK_CQ_LCL_NAT_ERR(mmr)            	RD_FIELD(mmr,\
									AR_NIC_CQ_ERR_HSS_MSK_CQ_LCL_NAT_ERR_BP,\
									AR_NIC_CQ_ERR_HSS_MSK_CQ_LCL_NAT_ERR_MASK)
#define WF_AR_NIC_CQ_ERR_HSS_MSK_CQ_LCL_NAT_ERR(mmr,v)          	WR_FIELD(mmr,v,\
									AR_NIC_CQ_ERR_HSS_MSK_CQ_LCL_NAT_ERR_BP,\
									AR_NIC_CQ_ERR_HSS_MSK_CQ_LCL_NAT_ERR_MASK)
#define RF_AR_NIC_CQ_ERR_HSS_MSK_CQ_LCL_OVERRUN_EVENT(mmr)      	RD_FIELD(mmr,\
									AR_NIC_CQ_ERR_HSS_MSK_CQ_LCL_OVERRUN_EVENT_BP,\
									AR_NIC_CQ_ERR_HSS_MSK_CQ_LCL_OVERRUN_EVENT_MASK)
#define WF_AR_NIC_CQ_ERR_HSS_MSK_CQ_LCL_OVERRUN_EVENT(mmr,v)    	WR_FIELD(mmr,v,\
									AR_NIC_CQ_ERR_HSS_MSK_CQ_LCL_OVERRUN_EVENT_BP,\
									AR_NIC_CQ_ERR_HSS_MSK_CQ_LCL_OVERRUN_EVENT_MASK)
#define RF_AR_NIC_CQ_ERR_HSS_MSK_CQ_LCL_DISABLED_CQ(mmr)        	RD_FIELD(mmr,\
									AR_NIC_CQ_ERR_HSS_MSK_CQ_LCL_DISABLED_CQ_BP,\
									AR_NIC_CQ_ERR_HSS_MSK_CQ_LCL_DISABLED_CQ_MASK)
#define WF_AR_NIC_CQ_ERR_HSS_MSK_CQ_LCL_DISABLED_CQ(mmr,v)      	WR_FIELD(mmr,v,\
									AR_NIC_CQ_ERR_HSS_MSK_CQ_LCL_DISABLED_CQ_BP,\
									AR_NIC_CQ_ERR_HSS_MSK_CQ_LCL_DISABLED_CQ_MASK)
#define RF_AR_NIC_CQ_ERR_HSS_MSK_CQ_RMT_NAT_RESPONSE_TIMEOUT_ERR(mmr)	RD_FIELD(mmr,\
									AR_NIC_CQ_ERR_HSS_MSK_CQ_RMT_NAT_RESPONSE_TIMEOUT_ERR_BP,\
									AR_NIC_CQ_ERR_HSS_MSK_CQ_RMT_NAT_RESPONSE_TIMEOUT_ERR_MASK)
#define WF_AR_NIC_CQ_ERR_HSS_MSK_CQ_RMT_NAT_RESPONSE_TIMEOUT_ERR(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_CQ_ERR_HSS_MSK_CQ_RMT_NAT_RESPONSE_TIMEOUT_ERR_BP,\
									AR_NIC_CQ_ERR_HSS_MSK_CQ_RMT_NAT_RESPONSE_TIMEOUT_ERR_MASK)
#define RF_AR_NIC_CQ_ERR_HSS_MSK_CQ_RMT_PARITY_ERR(mmr)         	RD_FIELD(mmr,\
									AR_NIC_CQ_ERR_HSS_MSK_CQ_RMT_PARITY_ERR_BP,\
									AR_NIC_CQ_ERR_HSS_MSK_CQ_RMT_PARITY_ERR_MASK)
#define WF_AR_NIC_CQ_ERR_HSS_MSK_CQ_RMT_PARITY_ERR(mmr,v)       	WR_FIELD(mmr,v,\
									AR_NIC_CQ_ERR_HSS_MSK_CQ_RMT_PARITY_ERR_BP,\
									AR_NIC_CQ_ERR_HSS_MSK_CQ_RMT_PARITY_ERR_MASK)
#define RF_AR_NIC_CQ_ERR_HSS_MSK_CQ_RMT_DROPPED_EVENT(mmr)      	RD_FIELD(mmr,\
									AR_NIC_CQ_ERR_HSS_MSK_CQ_RMT_DROPPED_EVENT_BP,\
									AR_NIC_CQ_ERR_HSS_MSK_CQ_RMT_DROPPED_EVENT_MASK)
#define WF_AR_NIC_CQ_ERR_HSS_MSK_CQ_RMT_DROPPED_EVENT(mmr,v)    	WR_FIELD(mmr,v,\
									AR_NIC_CQ_ERR_HSS_MSK_CQ_RMT_DROPPED_EVENT_BP,\
									AR_NIC_CQ_ERR_HSS_MSK_CQ_RMT_DROPPED_EVENT_MASK)
#define RF_AR_NIC_CQ_ERR_HSS_MSK_CQ_RMT_IDX_BOUNDS(mmr)         	RD_FIELD(mmr,\
									AR_NIC_CQ_ERR_HSS_MSK_CQ_RMT_IDX_BOUNDS_BP,\
									AR_NIC_CQ_ERR_HSS_MSK_CQ_RMT_IDX_BOUNDS_MASK)
#define WF_AR_NIC_CQ_ERR_HSS_MSK_CQ_RMT_IDX_BOUNDS(mmr,v)       	WR_FIELD(mmr,v,\
									AR_NIC_CQ_ERR_HSS_MSK_CQ_RMT_IDX_BOUNDS_BP,\
									AR_NIC_CQ_ERR_HSS_MSK_CQ_RMT_IDX_BOUNDS_MASK)
#define RF_AR_NIC_CQ_ERR_HSS_MSK_CQ_RMT_NAT_ERR(mmr)            	RD_FIELD(mmr,\
									AR_NIC_CQ_ERR_HSS_MSK_CQ_RMT_NAT_ERR_BP,\
									AR_NIC_CQ_ERR_HSS_MSK_CQ_RMT_NAT_ERR_MASK)
#define WF_AR_NIC_CQ_ERR_HSS_MSK_CQ_RMT_NAT_ERR(mmr,v)          	WR_FIELD(mmr,v,\
									AR_NIC_CQ_ERR_HSS_MSK_CQ_RMT_NAT_ERR_BP,\
									AR_NIC_CQ_ERR_HSS_MSK_CQ_RMT_NAT_ERR_MASK)
#define RF_AR_NIC_CQ_ERR_HSS_MSK_CQ_RMT_OVERRUN_EVENT(mmr)      	RD_FIELD(mmr,\
									AR_NIC_CQ_ERR_HSS_MSK_CQ_RMT_OVERRUN_EVENT_BP,\
									AR_NIC_CQ_ERR_HSS_MSK_CQ_RMT_OVERRUN_EVENT_MASK)
#define WF_AR_NIC_CQ_ERR_HSS_MSK_CQ_RMT_OVERRUN_EVENT(mmr,v)    	WR_FIELD(mmr,v,\
									AR_NIC_CQ_ERR_HSS_MSK_CQ_RMT_OVERRUN_EVENT_BP,\
									AR_NIC_CQ_ERR_HSS_MSK_CQ_RMT_OVERRUN_EVENT_MASK)
#define RF_AR_NIC_CQ_ERR_HSS_MSK_CQ_RMT_DISABLED_CQ(mmr)        	RD_FIELD(mmr,\
									AR_NIC_CQ_ERR_HSS_MSK_CQ_RMT_DISABLED_CQ_BP,\
									AR_NIC_CQ_ERR_HSS_MSK_CQ_RMT_DISABLED_CQ_MASK)
#define WF_AR_NIC_CQ_ERR_HSS_MSK_CQ_RMT_DISABLED_CQ(mmr,v)      	WR_FIELD(mmr,v,\
									AR_NIC_CQ_ERR_HSS_MSK_CQ_RMT_DISABLED_CQ_BP,\
									AR_NIC_CQ_ERR_HSS_MSK_CQ_RMT_DISABLED_CQ_MASK)
#define RF_AR_NIC_CQ_ERR_HSS_MSK_CQ_DESC_TBL_SBE(mmr)           	RD_FIELD(mmr,\
									AR_NIC_CQ_ERR_HSS_MSK_CQ_DESC_TBL_SBE_BP,\
									AR_NIC_CQ_ERR_HSS_MSK_CQ_DESC_TBL_SBE_MASK)
#define WF_AR_NIC_CQ_ERR_HSS_MSK_CQ_DESC_TBL_SBE(mmr,v)         	WR_FIELD(mmr,v,\
									AR_NIC_CQ_ERR_HSS_MSK_CQ_DESC_TBL_SBE_BP,\
									AR_NIC_CQ_ERR_HSS_MSK_CQ_DESC_TBL_SBE_MASK)
#define RF_AR_NIC_CQ_ERR_HSS_MSK_CQ_DESC_TBL_MBE(mmr)           	RD_FIELD(mmr,\
									AR_NIC_CQ_ERR_HSS_MSK_CQ_DESC_TBL_MBE_BP,\
									AR_NIC_CQ_ERR_HSS_MSK_CQ_DESC_TBL_MBE_MASK)
#define WF_AR_NIC_CQ_ERR_HSS_MSK_CQ_DESC_TBL_MBE(mmr,v)         	WR_FIELD(mmr,v,\
									AR_NIC_CQ_ERR_HSS_MSK_CQ_DESC_TBL_MBE_BP,\
									AR_NIC_CQ_ERR_HSS_MSK_CQ_DESC_TBL_MBE_MASK)
#define RF_AR_NIC_CQ_ERR_HSS_MSK_FMA_CQ_INPUT_Q_OVERRUN(mmr)    	RD_FIELD(mmr,\
									AR_NIC_CQ_ERR_HSS_MSK_FMA_CQ_INPUT_Q_OVERRUN_BP,\
									AR_NIC_CQ_ERR_HSS_MSK_FMA_CQ_INPUT_Q_OVERRUN_MASK)
#define WF_AR_NIC_CQ_ERR_HSS_MSK_FMA_CQ_INPUT_Q_OVERRUN(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NIC_CQ_ERR_HSS_MSK_FMA_CQ_INPUT_Q_OVERRUN_BP,\
									AR_NIC_CQ_ERR_HSS_MSK_FMA_CQ_INPUT_Q_OVERRUN_MASK)
#define RF_AR_NIC_CQ_ERR_HSS_MSK_SSID_CQ_INPUT_Q_OVERRUN(mmr)   	RD_FIELD(mmr,\
									AR_NIC_CQ_ERR_HSS_MSK_SSID_CQ_INPUT_Q_OVERRUN_BP,\
									AR_NIC_CQ_ERR_HSS_MSK_SSID_CQ_INPUT_Q_OVERRUN_MASK)
#define WF_AR_NIC_CQ_ERR_HSS_MSK_SSID_CQ_INPUT_Q_OVERRUN(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NIC_CQ_ERR_HSS_MSK_SSID_CQ_INPUT_Q_OVERRUN_BP,\
									AR_NIC_CQ_ERR_HSS_MSK_SSID_CQ_INPUT_Q_OVERRUN_MASK)
#define RF_AR_NIC_CQ_ERR_HSS_MSK_RMT_CQ_INPUT_Q_OVERRUN(mmr)    	RD_FIELD(mmr,\
									AR_NIC_CQ_ERR_HSS_MSK_RMT_CQ_INPUT_Q_OVERRUN_BP,\
									AR_NIC_CQ_ERR_HSS_MSK_RMT_CQ_INPUT_Q_OVERRUN_MASK)
#define WF_AR_NIC_CQ_ERR_HSS_MSK_RMT_CQ_INPUT_Q_OVERRUN(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NIC_CQ_ERR_HSS_MSK_RMT_CQ_INPUT_Q_OVERRUN_BP,\
									AR_NIC_CQ_ERR_HSS_MSK_RMT_CQ_INPUT_Q_OVERRUN_MASK)
#define RF_AR_NIC_CQ_ERR_HSS_MSK_DLA_CQ_INPUT_Q_OVERRUN(mmr)    	RD_FIELD(mmr,\
									AR_NIC_CQ_ERR_HSS_MSK_DLA_CQ_INPUT_Q_OVERRUN_BP,\
									AR_NIC_CQ_ERR_HSS_MSK_DLA_CQ_INPUT_Q_OVERRUN_MASK)
#define WF_AR_NIC_CQ_ERR_HSS_MSK_DLA_CQ_INPUT_Q_OVERRUN(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NIC_CQ_ERR_HSS_MSK_DLA_CQ_INPUT_Q_OVERRUN_BP,\
									AR_NIC_CQ_ERR_HSS_MSK_DLA_CQ_INPUT_Q_OVERRUN_MASK)
#define RF_AR_NIC_CQ_ERR_HSS_MSK_BTE_CQ_INPUT_Q_OVERRUN(mmr)    	RD_FIELD(mmr,\
									AR_NIC_CQ_ERR_HSS_MSK_BTE_CQ_INPUT_Q_OVERRUN_BP,\
									AR_NIC_CQ_ERR_HSS_MSK_BTE_CQ_INPUT_Q_OVERRUN_MASK)
#define WF_AR_NIC_CQ_ERR_HSS_MSK_BTE_CQ_INPUT_Q_OVERRUN(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NIC_CQ_ERR_HSS_MSK_BTE_CQ_INPUT_Q_OVERRUN_BP,\
									AR_NIC_CQ_ERR_HSS_MSK_BTE_CQ_INPUT_Q_OVERRUN_MASK)
#define RF_AR_NIC_CQ_ERR_HSS_MSK_DIAG_ONLY(mmr)                 	RD_FIELD(mmr,\
									AR_NIC_CQ_ERR_HSS_MSK_DIAG_ONLY_BP,\
									AR_NIC_CQ_ERR_HSS_MSK_DIAG_ONLY_MASK)
#define WF_AR_NIC_CQ_ERR_HSS_MSK_DIAG_ONLY(mmr,v)               	WR_FIELD(mmr,v,\
									AR_NIC_CQ_ERR_HSS_MSK_DIAG_ONLY_BP,\
									AR_NIC_CQ_ERR_HSS_MSK_DIAG_ONLY_MASK)
#define RF_AR_NIC_CQ_ERR_OS_MSK_CQ_LCL_NAT_RESPONSE_TIMEOUT_ERR(mmr)	RD_FIELD(mmr,\
									AR_NIC_CQ_ERR_OS_MSK_CQ_LCL_NAT_RESPONSE_TIMEOUT_ERR_BP,\
									AR_NIC_CQ_ERR_OS_MSK_CQ_LCL_NAT_RESPONSE_TIMEOUT_ERR_MASK)
#define WF_AR_NIC_CQ_ERR_OS_MSK_CQ_LCL_NAT_RESPONSE_TIMEOUT_ERR(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_CQ_ERR_OS_MSK_CQ_LCL_NAT_RESPONSE_TIMEOUT_ERR_BP,\
									AR_NIC_CQ_ERR_OS_MSK_CQ_LCL_NAT_RESPONSE_TIMEOUT_ERR_MASK)
#define RF_AR_NIC_CQ_ERR_OS_MSK_CQ_LCL_PARITY_ERR(mmr)          	RD_FIELD(mmr,\
									AR_NIC_CQ_ERR_OS_MSK_CQ_LCL_PARITY_ERR_BP,\
									AR_NIC_CQ_ERR_OS_MSK_CQ_LCL_PARITY_ERR_MASK)
#define WF_AR_NIC_CQ_ERR_OS_MSK_CQ_LCL_PARITY_ERR(mmr,v)        	WR_FIELD(mmr,v,\
									AR_NIC_CQ_ERR_OS_MSK_CQ_LCL_PARITY_ERR_BP,\
									AR_NIC_CQ_ERR_OS_MSK_CQ_LCL_PARITY_ERR_MASK)
#define RF_AR_NIC_CQ_ERR_OS_MSK_CQ_LCL_DROPPED_EVENT(mmr)       	RD_FIELD(mmr,\
									AR_NIC_CQ_ERR_OS_MSK_CQ_LCL_DROPPED_EVENT_BP,\
									AR_NIC_CQ_ERR_OS_MSK_CQ_LCL_DROPPED_EVENT_MASK)
#define WF_AR_NIC_CQ_ERR_OS_MSK_CQ_LCL_DROPPED_EVENT(mmr,v)     	WR_FIELD(mmr,v,\
									AR_NIC_CQ_ERR_OS_MSK_CQ_LCL_DROPPED_EVENT_BP,\
									AR_NIC_CQ_ERR_OS_MSK_CQ_LCL_DROPPED_EVENT_MASK)
#define RF_AR_NIC_CQ_ERR_OS_MSK_CQ_LCL_IDX_BOUNDS(mmr)          	RD_FIELD(mmr,\
									AR_NIC_CQ_ERR_OS_MSK_CQ_LCL_IDX_BOUNDS_BP,\
									AR_NIC_CQ_ERR_OS_MSK_CQ_LCL_IDX_BOUNDS_MASK)
#define WF_AR_NIC_CQ_ERR_OS_MSK_CQ_LCL_IDX_BOUNDS(mmr,v)        	WR_FIELD(mmr,v,\
									AR_NIC_CQ_ERR_OS_MSK_CQ_LCL_IDX_BOUNDS_BP,\
									AR_NIC_CQ_ERR_OS_MSK_CQ_LCL_IDX_BOUNDS_MASK)
#define RF_AR_NIC_CQ_ERR_OS_MSK_CQ_LCL_NAT_ERR(mmr)             	RD_FIELD(mmr,\
									AR_NIC_CQ_ERR_OS_MSK_CQ_LCL_NAT_ERR_BP,\
									AR_NIC_CQ_ERR_OS_MSK_CQ_LCL_NAT_ERR_MASK)
#define WF_AR_NIC_CQ_ERR_OS_MSK_CQ_LCL_NAT_ERR(mmr,v)           	WR_FIELD(mmr,v,\
									AR_NIC_CQ_ERR_OS_MSK_CQ_LCL_NAT_ERR_BP,\
									AR_NIC_CQ_ERR_OS_MSK_CQ_LCL_NAT_ERR_MASK)
#define RF_AR_NIC_CQ_ERR_OS_MSK_CQ_LCL_OVERRUN_EVENT(mmr)       	RD_FIELD(mmr,\
									AR_NIC_CQ_ERR_OS_MSK_CQ_LCL_OVERRUN_EVENT_BP,\
									AR_NIC_CQ_ERR_OS_MSK_CQ_LCL_OVERRUN_EVENT_MASK)
#define WF_AR_NIC_CQ_ERR_OS_MSK_CQ_LCL_OVERRUN_EVENT(mmr,v)     	WR_FIELD(mmr,v,\
									AR_NIC_CQ_ERR_OS_MSK_CQ_LCL_OVERRUN_EVENT_BP,\
									AR_NIC_CQ_ERR_OS_MSK_CQ_LCL_OVERRUN_EVENT_MASK)
#define RF_AR_NIC_CQ_ERR_OS_MSK_CQ_LCL_DISABLED_CQ(mmr)         	RD_FIELD(mmr,\
									AR_NIC_CQ_ERR_OS_MSK_CQ_LCL_DISABLED_CQ_BP,\
									AR_NIC_CQ_ERR_OS_MSK_CQ_LCL_DISABLED_CQ_MASK)
#define WF_AR_NIC_CQ_ERR_OS_MSK_CQ_LCL_DISABLED_CQ(mmr,v)       	WR_FIELD(mmr,v,\
									AR_NIC_CQ_ERR_OS_MSK_CQ_LCL_DISABLED_CQ_BP,\
									AR_NIC_CQ_ERR_OS_MSK_CQ_LCL_DISABLED_CQ_MASK)
#define RF_AR_NIC_CQ_ERR_OS_MSK_CQ_RMT_NAT_RESPONSE_TIMEOUT_ERR(mmr)	RD_FIELD(mmr,\
									AR_NIC_CQ_ERR_OS_MSK_CQ_RMT_NAT_RESPONSE_TIMEOUT_ERR_BP,\
									AR_NIC_CQ_ERR_OS_MSK_CQ_RMT_NAT_RESPONSE_TIMEOUT_ERR_MASK)
#define WF_AR_NIC_CQ_ERR_OS_MSK_CQ_RMT_NAT_RESPONSE_TIMEOUT_ERR(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_CQ_ERR_OS_MSK_CQ_RMT_NAT_RESPONSE_TIMEOUT_ERR_BP,\
									AR_NIC_CQ_ERR_OS_MSK_CQ_RMT_NAT_RESPONSE_TIMEOUT_ERR_MASK)
#define RF_AR_NIC_CQ_ERR_OS_MSK_CQ_RMT_PARITY_ERR(mmr)          	RD_FIELD(mmr,\
									AR_NIC_CQ_ERR_OS_MSK_CQ_RMT_PARITY_ERR_BP,\
									AR_NIC_CQ_ERR_OS_MSK_CQ_RMT_PARITY_ERR_MASK)
#define WF_AR_NIC_CQ_ERR_OS_MSK_CQ_RMT_PARITY_ERR(mmr,v)        	WR_FIELD(mmr,v,\
									AR_NIC_CQ_ERR_OS_MSK_CQ_RMT_PARITY_ERR_BP,\
									AR_NIC_CQ_ERR_OS_MSK_CQ_RMT_PARITY_ERR_MASK)
#define RF_AR_NIC_CQ_ERR_OS_MSK_CQ_RMT_DROPPED_EVENT(mmr)       	RD_FIELD(mmr,\
									AR_NIC_CQ_ERR_OS_MSK_CQ_RMT_DROPPED_EVENT_BP,\
									AR_NIC_CQ_ERR_OS_MSK_CQ_RMT_DROPPED_EVENT_MASK)
#define WF_AR_NIC_CQ_ERR_OS_MSK_CQ_RMT_DROPPED_EVENT(mmr,v)     	WR_FIELD(mmr,v,\
									AR_NIC_CQ_ERR_OS_MSK_CQ_RMT_DROPPED_EVENT_BP,\
									AR_NIC_CQ_ERR_OS_MSK_CQ_RMT_DROPPED_EVENT_MASK)
#define RF_AR_NIC_CQ_ERR_OS_MSK_CQ_RMT_IDX_BOUNDS(mmr)          	RD_FIELD(mmr,\
									AR_NIC_CQ_ERR_OS_MSK_CQ_RMT_IDX_BOUNDS_BP,\
									AR_NIC_CQ_ERR_OS_MSK_CQ_RMT_IDX_BOUNDS_MASK)
#define WF_AR_NIC_CQ_ERR_OS_MSK_CQ_RMT_IDX_BOUNDS(mmr,v)        	WR_FIELD(mmr,v,\
									AR_NIC_CQ_ERR_OS_MSK_CQ_RMT_IDX_BOUNDS_BP,\
									AR_NIC_CQ_ERR_OS_MSK_CQ_RMT_IDX_BOUNDS_MASK)
#define RF_AR_NIC_CQ_ERR_OS_MSK_CQ_RMT_NAT_ERR(mmr)             	RD_FIELD(mmr,\
									AR_NIC_CQ_ERR_OS_MSK_CQ_RMT_NAT_ERR_BP,\
									AR_NIC_CQ_ERR_OS_MSK_CQ_RMT_NAT_ERR_MASK)
#define WF_AR_NIC_CQ_ERR_OS_MSK_CQ_RMT_NAT_ERR(mmr,v)           	WR_FIELD(mmr,v,\
									AR_NIC_CQ_ERR_OS_MSK_CQ_RMT_NAT_ERR_BP,\
									AR_NIC_CQ_ERR_OS_MSK_CQ_RMT_NAT_ERR_MASK)
#define RF_AR_NIC_CQ_ERR_OS_MSK_CQ_RMT_OVERRUN_EVENT(mmr)       	RD_FIELD(mmr,\
									AR_NIC_CQ_ERR_OS_MSK_CQ_RMT_OVERRUN_EVENT_BP,\
									AR_NIC_CQ_ERR_OS_MSK_CQ_RMT_OVERRUN_EVENT_MASK)
#define WF_AR_NIC_CQ_ERR_OS_MSK_CQ_RMT_OVERRUN_EVENT(mmr,v)     	WR_FIELD(mmr,v,\
									AR_NIC_CQ_ERR_OS_MSK_CQ_RMT_OVERRUN_EVENT_BP,\
									AR_NIC_CQ_ERR_OS_MSK_CQ_RMT_OVERRUN_EVENT_MASK)
#define RF_AR_NIC_CQ_ERR_OS_MSK_CQ_RMT_DISABLED_CQ(mmr)         	RD_FIELD(mmr,\
									AR_NIC_CQ_ERR_OS_MSK_CQ_RMT_DISABLED_CQ_BP,\
									AR_NIC_CQ_ERR_OS_MSK_CQ_RMT_DISABLED_CQ_MASK)
#define WF_AR_NIC_CQ_ERR_OS_MSK_CQ_RMT_DISABLED_CQ(mmr,v)       	WR_FIELD(mmr,v,\
									AR_NIC_CQ_ERR_OS_MSK_CQ_RMT_DISABLED_CQ_BP,\
									AR_NIC_CQ_ERR_OS_MSK_CQ_RMT_DISABLED_CQ_MASK)
#define RF_AR_NIC_CQ_ERR_OS_MSK_CQ_DESC_TBL_SBE(mmr)            	RD_FIELD(mmr,\
									AR_NIC_CQ_ERR_OS_MSK_CQ_DESC_TBL_SBE_BP,\
									AR_NIC_CQ_ERR_OS_MSK_CQ_DESC_TBL_SBE_MASK)
#define WF_AR_NIC_CQ_ERR_OS_MSK_CQ_DESC_TBL_SBE(mmr,v)          	WR_FIELD(mmr,v,\
									AR_NIC_CQ_ERR_OS_MSK_CQ_DESC_TBL_SBE_BP,\
									AR_NIC_CQ_ERR_OS_MSK_CQ_DESC_TBL_SBE_MASK)
#define RF_AR_NIC_CQ_ERR_OS_MSK_CQ_DESC_TBL_MBE(mmr)            	RD_FIELD(mmr,\
									AR_NIC_CQ_ERR_OS_MSK_CQ_DESC_TBL_MBE_BP,\
									AR_NIC_CQ_ERR_OS_MSK_CQ_DESC_TBL_MBE_MASK)
#define WF_AR_NIC_CQ_ERR_OS_MSK_CQ_DESC_TBL_MBE(mmr,v)          	WR_FIELD(mmr,v,\
									AR_NIC_CQ_ERR_OS_MSK_CQ_DESC_TBL_MBE_BP,\
									AR_NIC_CQ_ERR_OS_MSK_CQ_DESC_TBL_MBE_MASK)
#define RF_AR_NIC_CQ_ERR_OS_MSK_FMA_CQ_INPUT_Q_OVERRUN(mmr)     	RD_FIELD(mmr,\
									AR_NIC_CQ_ERR_OS_MSK_FMA_CQ_INPUT_Q_OVERRUN_BP,\
									AR_NIC_CQ_ERR_OS_MSK_FMA_CQ_INPUT_Q_OVERRUN_MASK)
#define WF_AR_NIC_CQ_ERR_OS_MSK_FMA_CQ_INPUT_Q_OVERRUN(mmr,v)   	WR_FIELD(mmr,v,\
									AR_NIC_CQ_ERR_OS_MSK_FMA_CQ_INPUT_Q_OVERRUN_BP,\
									AR_NIC_CQ_ERR_OS_MSK_FMA_CQ_INPUT_Q_OVERRUN_MASK)
#define RF_AR_NIC_CQ_ERR_OS_MSK_SSID_CQ_INPUT_Q_OVERRUN(mmr)    	RD_FIELD(mmr,\
									AR_NIC_CQ_ERR_OS_MSK_SSID_CQ_INPUT_Q_OVERRUN_BP,\
									AR_NIC_CQ_ERR_OS_MSK_SSID_CQ_INPUT_Q_OVERRUN_MASK)
#define WF_AR_NIC_CQ_ERR_OS_MSK_SSID_CQ_INPUT_Q_OVERRUN(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NIC_CQ_ERR_OS_MSK_SSID_CQ_INPUT_Q_OVERRUN_BP,\
									AR_NIC_CQ_ERR_OS_MSK_SSID_CQ_INPUT_Q_OVERRUN_MASK)
#define RF_AR_NIC_CQ_ERR_OS_MSK_RMT_CQ_INPUT_Q_OVERRUN(mmr)     	RD_FIELD(mmr,\
									AR_NIC_CQ_ERR_OS_MSK_RMT_CQ_INPUT_Q_OVERRUN_BP,\
									AR_NIC_CQ_ERR_OS_MSK_RMT_CQ_INPUT_Q_OVERRUN_MASK)
#define WF_AR_NIC_CQ_ERR_OS_MSK_RMT_CQ_INPUT_Q_OVERRUN(mmr,v)   	WR_FIELD(mmr,v,\
									AR_NIC_CQ_ERR_OS_MSK_RMT_CQ_INPUT_Q_OVERRUN_BP,\
									AR_NIC_CQ_ERR_OS_MSK_RMT_CQ_INPUT_Q_OVERRUN_MASK)
#define RF_AR_NIC_CQ_ERR_OS_MSK_DLA_CQ_INPUT_Q_OVERRUN(mmr)     	RD_FIELD(mmr,\
									AR_NIC_CQ_ERR_OS_MSK_DLA_CQ_INPUT_Q_OVERRUN_BP,\
									AR_NIC_CQ_ERR_OS_MSK_DLA_CQ_INPUT_Q_OVERRUN_MASK)
#define WF_AR_NIC_CQ_ERR_OS_MSK_DLA_CQ_INPUT_Q_OVERRUN(mmr,v)   	WR_FIELD(mmr,v,\
									AR_NIC_CQ_ERR_OS_MSK_DLA_CQ_INPUT_Q_OVERRUN_BP,\
									AR_NIC_CQ_ERR_OS_MSK_DLA_CQ_INPUT_Q_OVERRUN_MASK)
#define RF_AR_NIC_CQ_ERR_OS_MSK_BTE_CQ_INPUT_Q_OVERRUN(mmr)     	RD_FIELD(mmr,\
									AR_NIC_CQ_ERR_OS_MSK_BTE_CQ_INPUT_Q_OVERRUN_BP,\
									AR_NIC_CQ_ERR_OS_MSK_BTE_CQ_INPUT_Q_OVERRUN_MASK)
#define WF_AR_NIC_CQ_ERR_OS_MSK_BTE_CQ_INPUT_Q_OVERRUN(mmr,v)   	WR_FIELD(mmr,v,\
									AR_NIC_CQ_ERR_OS_MSK_BTE_CQ_INPUT_Q_OVERRUN_BP,\
									AR_NIC_CQ_ERR_OS_MSK_BTE_CQ_INPUT_Q_OVERRUN_MASK)
#define RF_AR_NIC_CQ_ERR_OS_MSK_DIAG_ONLY(mmr)                  	RD_FIELD(mmr,\
									AR_NIC_CQ_ERR_OS_MSK_DIAG_ONLY_BP,\
									AR_NIC_CQ_ERR_OS_MSK_DIAG_ONLY_MASK)
#define WF_AR_NIC_CQ_ERR_OS_MSK_DIAG_ONLY(mmr,v)                	WR_FIELD(mmr,v,\
									AR_NIC_CQ_ERR_OS_MSK_DIAG_ONLY_BP,\
									AR_NIC_CQ_ERR_OS_MSK_DIAG_ONLY_MASK)
#define RF_AR_NIC_CQ_ERR_FIRST_FLG_CQ_LCL_NAT_RESPONSE_TIMEOUT_ERR(mmr)	RD_FIELD(mmr,\
									AR_NIC_CQ_ERR_FIRST_FLG_CQ_LCL_NAT_RESPONSE_TIMEOUT_ERR_BP,\
									AR_NIC_CQ_ERR_FIRST_FLG_CQ_LCL_NAT_RESPONSE_TIMEOUT_ERR_MASK)
#define WF_AR_NIC_CQ_ERR_FIRST_FLG_CQ_LCL_NAT_RESPONSE_TIMEOUT_ERR(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_CQ_ERR_FIRST_FLG_CQ_LCL_NAT_RESPONSE_TIMEOUT_ERR_BP,\
									AR_NIC_CQ_ERR_FIRST_FLG_CQ_LCL_NAT_RESPONSE_TIMEOUT_ERR_MASK)
#define RF_AR_NIC_CQ_ERR_FIRST_FLG_CQ_LCL_PARITY_ERR(mmr)       	RD_FIELD(mmr,\
									AR_NIC_CQ_ERR_FIRST_FLG_CQ_LCL_PARITY_ERR_BP,\
									AR_NIC_CQ_ERR_FIRST_FLG_CQ_LCL_PARITY_ERR_MASK)
#define WF_AR_NIC_CQ_ERR_FIRST_FLG_CQ_LCL_PARITY_ERR(mmr,v)     	WR_FIELD(mmr,v,\
									AR_NIC_CQ_ERR_FIRST_FLG_CQ_LCL_PARITY_ERR_BP,\
									AR_NIC_CQ_ERR_FIRST_FLG_CQ_LCL_PARITY_ERR_MASK)
#define RF_AR_NIC_CQ_ERR_FIRST_FLG_CQ_LCL_DROPPED_EVENT(mmr)    	RD_FIELD(mmr,\
									AR_NIC_CQ_ERR_FIRST_FLG_CQ_LCL_DROPPED_EVENT_BP,\
									AR_NIC_CQ_ERR_FIRST_FLG_CQ_LCL_DROPPED_EVENT_MASK)
#define WF_AR_NIC_CQ_ERR_FIRST_FLG_CQ_LCL_DROPPED_EVENT(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NIC_CQ_ERR_FIRST_FLG_CQ_LCL_DROPPED_EVENT_BP,\
									AR_NIC_CQ_ERR_FIRST_FLG_CQ_LCL_DROPPED_EVENT_MASK)
#define RF_AR_NIC_CQ_ERR_FIRST_FLG_CQ_LCL_IDX_BOUNDS(mmr)       	RD_FIELD(mmr,\
									AR_NIC_CQ_ERR_FIRST_FLG_CQ_LCL_IDX_BOUNDS_BP,\
									AR_NIC_CQ_ERR_FIRST_FLG_CQ_LCL_IDX_BOUNDS_MASK)
#define WF_AR_NIC_CQ_ERR_FIRST_FLG_CQ_LCL_IDX_BOUNDS(mmr,v)     	WR_FIELD(mmr,v,\
									AR_NIC_CQ_ERR_FIRST_FLG_CQ_LCL_IDX_BOUNDS_BP,\
									AR_NIC_CQ_ERR_FIRST_FLG_CQ_LCL_IDX_BOUNDS_MASK)
#define RF_AR_NIC_CQ_ERR_FIRST_FLG_CQ_LCL_NAT_ERR(mmr)          	RD_FIELD(mmr,\
									AR_NIC_CQ_ERR_FIRST_FLG_CQ_LCL_NAT_ERR_BP,\
									AR_NIC_CQ_ERR_FIRST_FLG_CQ_LCL_NAT_ERR_MASK)
#define WF_AR_NIC_CQ_ERR_FIRST_FLG_CQ_LCL_NAT_ERR(mmr,v)        	WR_FIELD(mmr,v,\
									AR_NIC_CQ_ERR_FIRST_FLG_CQ_LCL_NAT_ERR_BP,\
									AR_NIC_CQ_ERR_FIRST_FLG_CQ_LCL_NAT_ERR_MASK)
#define RF_AR_NIC_CQ_ERR_FIRST_FLG_CQ_LCL_OVERRUN_EVENT(mmr)    	RD_FIELD(mmr,\
									AR_NIC_CQ_ERR_FIRST_FLG_CQ_LCL_OVERRUN_EVENT_BP,\
									AR_NIC_CQ_ERR_FIRST_FLG_CQ_LCL_OVERRUN_EVENT_MASK)
#define WF_AR_NIC_CQ_ERR_FIRST_FLG_CQ_LCL_OVERRUN_EVENT(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NIC_CQ_ERR_FIRST_FLG_CQ_LCL_OVERRUN_EVENT_BP,\
									AR_NIC_CQ_ERR_FIRST_FLG_CQ_LCL_OVERRUN_EVENT_MASK)
#define RF_AR_NIC_CQ_ERR_FIRST_FLG_CQ_LCL_DISABLED_CQ(mmr)      	RD_FIELD(mmr,\
									AR_NIC_CQ_ERR_FIRST_FLG_CQ_LCL_DISABLED_CQ_BP,\
									AR_NIC_CQ_ERR_FIRST_FLG_CQ_LCL_DISABLED_CQ_MASK)
#define WF_AR_NIC_CQ_ERR_FIRST_FLG_CQ_LCL_DISABLED_CQ(mmr,v)    	WR_FIELD(mmr,v,\
									AR_NIC_CQ_ERR_FIRST_FLG_CQ_LCL_DISABLED_CQ_BP,\
									AR_NIC_CQ_ERR_FIRST_FLG_CQ_LCL_DISABLED_CQ_MASK)
#define RF_AR_NIC_CQ_ERR_FIRST_FLG_CQ_RMT_NAT_RESPONSE_TIMEOUT_ERR(mmr)	RD_FIELD(mmr,\
									AR_NIC_CQ_ERR_FIRST_FLG_CQ_RMT_NAT_RESPONSE_TIMEOUT_ERR_BP,\
									AR_NIC_CQ_ERR_FIRST_FLG_CQ_RMT_NAT_RESPONSE_TIMEOUT_ERR_MASK)
#define WF_AR_NIC_CQ_ERR_FIRST_FLG_CQ_RMT_NAT_RESPONSE_TIMEOUT_ERR(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_CQ_ERR_FIRST_FLG_CQ_RMT_NAT_RESPONSE_TIMEOUT_ERR_BP,\
									AR_NIC_CQ_ERR_FIRST_FLG_CQ_RMT_NAT_RESPONSE_TIMEOUT_ERR_MASK)
#define RF_AR_NIC_CQ_ERR_FIRST_FLG_CQ_RMT_PARITY_ERR(mmr)       	RD_FIELD(mmr,\
									AR_NIC_CQ_ERR_FIRST_FLG_CQ_RMT_PARITY_ERR_BP,\
									AR_NIC_CQ_ERR_FIRST_FLG_CQ_RMT_PARITY_ERR_MASK)
#define WF_AR_NIC_CQ_ERR_FIRST_FLG_CQ_RMT_PARITY_ERR(mmr,v)     	WR_FIELD(mmr,v,\
									AR_NIC_CQ_ERR_FIRST_FLG_CQ_RMT_PARITY_ERR_BP,\
									AR_NIC_CQ_ERR_FIRST_FLG_CQ_RMT_PARITY_ERR_MASK)
#define RF_AR_NIC_CQ_ERR_FIRST_FLG_CQ_RMT_DROPPED_EVENT(mmr)    	RD_FIELD(mmr,\
									AR_NIC_CQ_ERR_FIRST_FLG_CQ_RMT_DROPPED_EVENT_BP,\
									AR_NIC_CQ_ERR_FIRST_FLG_CQ_RMT_DROPPED_EVENT_MASK)
#define WF_AR_NIC_CQ_ERR_FIRST_FLG_CQ_RMT_DROPPED_EVENT(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NIC_CQ_ERR_FIRST_FLG_CQ_RMT_DROPPED_EVENT_BP,\
									AR_NIC_CQ_ERR_FIRST_FLG_CQ_RMT_DROPPED_EVENT_MASK)
#define RF_AR_NIC_CQ_ERR_FIRST_FLG_CQ_RMT_IDX_BOUNDS(mmr)       	RD_FIELD(mmr,\
									AR_NIC_CQ_ERR_FIRST_FLG_CQ_RMT_IDX_BOUNDS_BP,\
									AR_NIC_CQ_ERR_FIRST_FLG_CQ_RMT_IDX_BOUNDS_MASK)
#define WF_AR_NIC_CQ_ERR_FIRST_FLG_CQ_RMT_IDX_BOUNDS(mmr,v)     	WR_FIELD(mmr,v,\
									AR_NIC_CQ_ERR_FIRST_FLG_CQ_RMT_IDX_BOUNDS_BP,\
									AR_NIC_CQ_ERR_FIRST_FLG_CQ_RMT_IDX_BOUNDS_MASK)
#define RF_AR_NIC_CQ_ERR_FIRST_FLG_CQ_RMT_NAT_ERR(mmr)          	RD_FIELD(mmr,\
									AR_NIC_CQ_ERR_FIRST_FLG_CQ_RMT_NAT_ERR_BP,\
									AR_NIC_CQ_ERR_FIRST_FLG_CQ_RMT_NAT_ERR_MASK)
#define WF_AR_NIC_CQ_ERR_FIRST_FLG_CQ_RMT_NAT_ERR(mmr,v)        	WR_FIELD(mmr,v,\
									AR_NIC_CQ_ERR_FIRST_FLG_CQ_RMT_NAT_ERR_BP,\
									AR_NIC_CQ_ERR_FIRST_FLG_CQ_RMT_NAT_ERR_MASK)
#define RF_AR_NIC_CQ_ERR_FIRST_FLG_CQ_RMT_OVERRUN_EVENT(mmr)    	RD_FIELD(mmr,\
									AR_NIC_CQ_ERR_FIRST_FLG_CQ_RMT_OVERRUN_EVENT_BP,\
									AR_NIC_CQ_ERR_FIRST_FLG_CQ_RMT_OVERRUN_EVENT_MASK)
#define WF_AR_NIC_CQ_ERR_FIRST_FLG_CQ_RMT_OVERRUN_EVENT(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NIC_CQ_ERR_FIRST_FLG_CQ_RMT_OVERRUN_EVENT_BP,\
									AR_NIC_CQ_ERR_FIRST_FLG_CQ_RMT_OVERRUN_EVENT_MASK)
#define RF_AR_NIC_CQ_ERR_FIRST_FLG_CQ_RMT_DISABLED_CQ(mmr)      	RD_FIELD(mmr,\
									AR_NIC_CQ_ERR_FIRST_FLG_CQ_RMT_DISABLED_CQ_BP,\
									AR_NIC_CQ_ERR_FIRST_FLG_CQ_RMT_DISABLED_CQ_MASK)
#define WF_AR_NIC_CQ_ERR_FIRST_FLG_CQ_RMT_DISABLED_CQ(mmr,v)    	WR_FIELD(mmr,v,\
									AR_NIC_CQ_ERR_FIRST_FLG_CQ_RMT_DISABLED_CQ_BP,\
									AR_NIC_CQ_ERR_FIRST_FLG_CQ_RMT_DISABLED_CQ_MASK)
#define RF_AR_NIC_CQ_ERR_FIRST_FLG_CQ_DESC_TBL_SBE(mmr)         	RD_FIELD(mmr,\
									AR_NIC_CQ_ERR_FIRST_FLG_CQ_DESC_TBL_SBE_BP,\
									AR_NIC_CQ_ERR_FIRST_FLG_CQ_DESC_TBL_SBE_MASK)
#define WF_AR_NIC_CQ_ERR_FIRST_FLG_CQ_DESC_TBL_SBE(mmr,v)       	WR_FIELD(mmr,v,\
									AR_NIC_CQ_ERR_FIRST_FLG_CQ_DESC_TBL_SBE_BP,\
									AR_NIC_CQ_ERR_FIRST_FLG_CQ_DESC_TBL_SBE_MASK)
#define RF_AR_NIC_CQ_ERR_FIRST_FLG_CQ_DESC_TBL_MBE(mmr)         	RD_FIELD(mmr,\
									AR_NIC_CQ_ERR_FIRST_FLG_CQ_DESC_TBL_MBE_BP,\
									AR_NIC_CQ_ERR_FIRST_FLG_CQ_DESC_TBL_MBE_MASK)
#define WF_AR_NIC_CQ_ERR_FIRST_FLG_CQ_DESC_TBL_MBE(mmr,v)       	WR_FIELD(mmr,v,\
									AR_NIC_CQ_ERR_FIRST_FLG_CQ_DESC_TBL_MBE_BP,\
									AR_NIC_CQ_ERR_FIRST_FLG_CQ_DESC_TBL_MBE_MASK)
#define RF_AR_NIC_CQ_ERR_FIRST_FLG_FMA_CQ_INPUT_Q_OVERRUN(mmr)  	RD_FIELD(mmr,\
									AR_NIC_CQ_ERR_FIRST_FLG_FMA_CQ_INPUT_Q_OVERRUN_BP,\
									AR_NIC_CQ_ERR_FIRST_FLG_FMA_CQ_INPUT_Q_OVERRUN_MASK)
#define WF_AR_NIC_CQ_ERR_FIRST_FLG_FMA_CQ_INPUT_Q_OVERRUN(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_CQ_ERR_FIRST_FLG_FMA_CQ_INPUT_Q_OVERRUN_BP,\
									AR_NIC_CQ_ERR_FIRST_FLG_FMA_CQ_INPUT_Q_OVERRUN_MASK)
#define RF_AR_NIC_CQ_ERR_FIRST_FLG_SSID_CQ_INPUT_Q_OVERRUN(mmr) 	RD_FIELD(mmr,\
									AR_NIC_CQ_ERR_FIRST_FLG_SSID_CQ_INPUT_Q_OVERRUN_BP,\
									AR_NIC_CQ_ERR_FIRST_FLG_SSID_CQ_INPUT_Q_OVERRUN_MASK)
#define WF_AR_NIC_CQ_ERR_FIRST_FLG_SSID_CQ_INPUT_Q_OVERRUN(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_CQ_ERR_FIRST_FLG_SSID_CQ_INPUT_Q_OVERRUN_BP,\
									AR_NIC_CQ_ERR_FIRST_FLG_SSID_CQ_INPUT_Q_OVERRUN_MASK)
#define RF_AR_NIC_CQ_ERR_FIRST_FLG_RMT_CQ_INPUT_Q_OVERRUN(mmr)  	RD_FIELD(mmr,\
									AR_NIC_CQ_ERR_FIRST_FLG_RMT_CQ_INPUT_Q_OVERRUN_BP,\
									AR_NIC_CQ_ERR_FIRST_FLG_RMT_CQ_INPUT_Q_OVERRUN_MASK)
#define WF_AR_NIC_CQ_ERR_FIRST_FLG_RMT_CQ_INPUT_Q_OVERRUN(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_CQ_ERR_FIRST_FLG_RMT_CQ_INPUT_Q_OVERRUN_BP,\
									AR_NIC_CQ_ERR_FIRST_FLG_RMT_CQ_INPUT_Q_OVERRUN_MASK)
#define RF_AR_NIC_CQ_ERR_FIRST_FLG_DLA_CQ_INPUT_Q_OVERRUN(mmr)  	RD_FIELD(mmr,\
									AR_NIC_CQ_ERR_FIRST_FLG_DLA_CQ_INPUT_Q_OVERRUN_BP,\
									AR_NIC_CQ_ERR_FIRST_FLG_DLA_CQ_INPUT_Q_OVERRUN_MASK)
#define WF_AR_NIC_CQ_ERR_FIRST_FLG_DLA_CQ_INPUT_Q_OVERRUN(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_CQ_ERR_FIRST_FLG_DLA_CQ_INPUT_Q_OVERRUN_BP,\
									AR_NIC_CQ_ERR_FIRST_FLG_DLA_CQ_INPUT_Q_OVERRUN_MASK)
#define RF_AR_NIC_CQ_ERR_FIRST_FLG_BTE_CQ_INPUT_Q_OVERRUN(mmr)  	RD_FIELD(mmr,\
									AR_NIC_CQ_ERR_FIRST_FLG_BTE_CQ_INPUT_Q_OVERRUN_BP,\
									AR_NIC_CQ_ERR_FIRST_FLG_BTE_CQ_INPUT_Q_OVERRUN_MASK)
#define WF_AR_NIC_CQ_ERR_FIRST_FLG_BTE_CQ_INPUT_Q_OVERRUN(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_CQ_ERR_FIRST_FLG_BTE_CQ_INPUT_Q_OVERRUN_BP,\
									AR_NIC_CQ_ERR_FIRST_FLG_BTE_CQ_INPUT_Q_OVERRUN_MASK)
#define RF_AR_NIC_CQ_ERR_FIRST_FLG_DIAG_ONLY(mmr)               	RD_FIELD(mmr,\
									AR_NIC_CQ_ERR_FIRST_FLG_DIAG_ONLY_BP,\
									AR_NIC_CQ_ERR_FIRST_FLG_DIAG_ONLY_MASK)
#define WF_AR_NIC_CQ_ERR_FIRST_FLG_DIAG_ONLY(mmr,v)             	WR_FIELD(mmr,v,\
									AR_NIC_CQ_ERR_FIRST_FLG_DIAG_ONLY_BP,\
									AR_NIC_CQ_ERR_FIRST_FLG_DIAG_ONLY_MASK)
#define RF_AR_NIC_CQ_ERR_INFO_DESC_TBL_SBE_MBE_SBE_SRC(mmr)     	RD_FIELD(mmr,\
									AR_NIC_CQ_ERR_INFO_DESC_TBL_SBE_MBE_SBE_SRC_BP,\
									AR_NIC_CQ_ERR_INFO_DESC_TBL_SBE_MBE_SBE_SRC_MASK)
#define WF_AR_NIC_CQ_ERR_INFO_DESC_TBL_SBE_MBE_SBE_SRC(mmr,v)   	WR_FIELD(mmr,v,\
									AR_NIC_CQ_ERR_INFO_DESC_TBL_SBE_MBE_SBE_SRC_BP,\
									AR_NIC_CQ_ERR_INFO_DESC_TBL_SBE_MBE_SBE_SRC_MASK)
#define RF_AR_NIC_CQ_ERR_INFO_DESC_TBL_SBE_MBE_SBE_REGION(mmr)  	RD_FIELD(mmr,\
									AR_NIC_CQ_ERR_INFO_DESC_TBL_SBE_MBE_SBE_REGION_BP,\
									AR_NIC_CQ_ERR_INFO_DESC_TBL_SBE_MBE_SBE_REGION_MASK)
#define WF_AR_NIC_CQ_ERR_INFO_DESC_TBL_SBE_MBE_SBE_REGION(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_CQ_ERR_INFO_DESC_TBL_SBE_MBE_SBE_REGION_BP,\
									AR_NIC_CQ_ERR_INFO_DESC_TBL_SBE_MBE_SBE_REGION_MASK)
#define RF_AR_NIC_CQ_ERR_INFO_DESC_TBL_SBE_MBE_SBE_SYNDROME(mmr)	RD_FIELD(mmr,\
									AR_NIC_CQ_ERR_INFO_DESC_TBL_SBE_MBE_SBE_SYNDROME_BP,\
									AR_NIC_CQ_ERR_INFO_DESC_TBL_SBE_MBE_SBE_SYNDROME_MASK)
#define WF_AR_NIC_CQ_ERR_INFO_DESC_TBL_SBE_MBE_SBE_SYNDROME(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_CQ_ERR_INFO_DESC_TBL_SBE_MBE_SBE_SYNDROME_BP,\
									AR_NIC_CQ_ERR_INFO_DESC_TBL_SBE_MBE_SBE_SYNDROME_MASK)
#define RF_AR_NIC_CQ_ERR_INFO_DESC_TBL_SBE_MBE_SBE_ADDR(mmr)    	RD_FIELD(mmr,\
									AR_NIC_CQ_ERR_INFO_DESC_TBL_SBE_MBE_SBE_ADDR_BP,\
									AR_NIC_CQ_ERR_INFO_DESC_TBL_SBE_MBE_SBE_ADDR_MASK)
#define WF_AR_NIC_CQ_ERR_INFO_DESC_TBL_SBE_MBE_SBE_ADDR(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NIC_CQ_ERR_INFO_DESC_TBL_SBE_MBE_SBE_ADDR_BP,\
									AR_NIC_CQ_ERR_INFO_DESC_TBL_SBE_MBE_SBE_ADDR_MASK)
#define RF_AR_NIC_CQ_ERR_INFO_DESC_TBL_SBE_MBE_MBE_SRC(mmr)     	RD_FIELD(mmr,\
									AR_NIC_CQ_ERR_INFO_DESC_TBL_SBE_MBE_MBE_SRC_BP,\
									AR_NIC_CQ_ERR_INFO_DESC_TBL_SBE_MBE_MBE_SRC_MASK)
#define WF_AR_NIC_CQ_ERR_INFO_DESC_TBL_SBE_MBE_MBE_SRC(mmr,v)   	WR_FIELD(mmr,v,\
									AR_NIC_CQ_ERR_INFO_DESC_TBL_SBE_MBE_MBE_SRC_BP,\
									AR_NIC_CQ_ERR_INFO_DESC_TBL_SBE_MBE_MBE_SRC_MASK)
#define RF_AR_NIC_CQ_ERR_INFO_DESC_TBL_SBE_MBE_MBE_REGION(mmr)  	RD_FIELD(mmr,\
									AR_NIC_CQ_ERR_INFO_DESC_TBL_SBE_MBE_MBE_REGION_BP,\
									AR_NIC_CQ_ERR_INFO_DESC_TBL_SBE_MBE_MBE_REGION_MASK)
#define WF_AR_NIC_CQ_ERR_INFO_DESC_TBL_SBE_MBE_MBE_REGION(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_CQ_ERR_INFO_DESC_TBL_SBE_MBE_MBE_REGION_BP,\
									AR_NIC_CQ_ERR_INFO_DESC_TBL_SBE_MBE_MBE_REGION_MASK)
#define RF_AR_NIC_CQ_ERR_INFO_DESC_TBL_SBE_MBE_MBE_SYNDROME(mmr)	RD_FIELD(mmr,\
									AR_NIC_CQ_ERR_INFO_DESC_TBL_SBE_MBE_MBE_SYNDROME_BP,\
									AR_NIC_CQ_ERR_INFO_DESC_TBL_SBE_MBE_MBE_SYNDROME_MASK)
#define WF_AR_NIC_CQ_ERR_INFO_DESC_TBL_SBE_MBE_MBE_SYNDROME(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_CQ_ERR_INFO_DESC_TBL_SBE_MBE_MBE_SYNDROME_BP,\
									AR_NIC_CQ_ERR_INFO_DESC_TBL_SBE_MBE_MBE_SYNDROME_MASK)
#define RF_AR_NIC_CQ_ERR_INFO_DESC_TBL_SBE_MBE_MBE_ADDR(mmr)    	RD_FIELD(mmr,\
									AR_NIC_CQ_ERR_INFO_DESC_TBL_SBE_MBE_MBE_ADDR_BP,\
									AR_NIC_CQ_ERR_INFO_DESC_TBL_SBE_MBE_MBE_ADDR_MASK)
#define WF_AR_NIC_CQ_ERR_INFO_DESC_TBL_SBE_MBE_MBE_ADDR(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NIC_CQ_ERR_INFO_DESC_TBL_SBE_MBE_MBE_ADDR_BP,\
									AR_NIC_CQ_ERR_INFO_DESC_TBL_SBE_MBE_MBE_ADDR_MASK)
#define RF_AR_NIC_CQ_ERR_INFO_RMT_DISABLED_CQ_SOURCE(mmr)       	RD_FIELD(mmr,\
									AR_NIC_CQ_ERR_INFO_RMT_DISABLED_CQ_SOURCE_BP,\
									AR_NIC_CQ_ERR_INFO_RMT_DISABLED_CQ_SOURCE_MASK)
#define WF_AR_NIC_CQ_ERR_INFO_RMT_DISABLED_CQ_SOURCE(mmr,v)     	WR_FIELD(mmr,v,\
									AR_NIC_CQ_ERR_INFO_RMT_DISABLED_CQ_SOURCE_BP,\
									AR_NIC_CQ_ERR_INFO_RMT_DISABLED_CQ_SOURCE_MASK)
#define RF_AR_NIC_CQ_ERR_INFO_RMT_DISABLED_CQ_CQH(mmr)          	RD_FIELD(mmr,\
									AR_NIC_CQ_ERR_INFO_RMT_DISABLED_CQ_CQH_BP,\
									AR_NIC_CQ_ERR_INFO_RMT_DISABLED_CQ_CQH_MASK)
#define WF_AR_NIC_CQ_ERR_INFO_RMT_DISABLED_CQ_CQH(mmr,v)        	WR_FIELD(mmr,v,\
									AR_NIC_CQ_ERR_INFO_RMT_DISABLED_CQ_CQH_BP,\
									AR_NIC_CQ_ERR_INFO_RMT_DISABLED_CQ_CQH_MASK)
#define RF_AR_NIC_CQ_ERR_INFO_RMT_NAT_ERR_NAT_ERR(mmr)          	RD_FIELD(mmr,\
									AR_NIC_CQ_ERR_INFO_RMT_NAT_ERR_NAT_ERR_BP,\
									AR_NIC_CQ_ERR_INFO_RMT_NAT_ERR_NAT_ERR_MASK)
#define WF_AR_NIC_CQ_ERR_INFO_RMT_NAT_ERR_NAT_ERR(mmr,v)        	WR_FIELD(mmr,v,\
									AR_NIC_CQ_ERR_INFO_RMT_NAT_ERR_NAT_ERR_BP,\
									AR_NIC_CQ_ERR_INFO_RMT_NAT_ERR_NAT_ERR_MASK)
#define RF_AR_NIC_CQ_ERR_INFO_RMT_NAT_ERR_SOURCE(mmr)           	RD_FIELD(mmr,\
									AR_NIC_CQ_ERR_INFO_RMT_NAT_ERR_SOURCE_BP,\
									AR_NIC_CQ_ERR_INFO_RMT_NAT_ERR_SOURCE_MASK)
#define WF_AR_NIC_CQ_ERR_INFO_RMT_NAT_ERR_SOURCE(mmr,v)         	WR_FIELD(mmr,v,\
									AR_NIC_CQ_ERR_INFO_RMT_NAT_ERR_SOURCE_BP,\
									AR_NIC_CQ_ERR_INFO_RMT_NAT_ERR_SOURCE_MASK)
#define RF_AR_NIC_CQ_ERR_INFO_RMT_NAT_ERR_CQH(mmr)              	RD_FIELD(mmr,\
									AR_NIC_CQ_ERR_INFO_RMT_NAT_ERR_CQH_BP,\
									AR_NIC_CQ_ERR_INFO_RMT_NAT_ERR_CQH_MASK)
#define WF_AR_NIC_CQ_ERR_INFO_RMT_NAT_ERR_CQH(mmr,v)            	WR_FIELD(mmr,v,\
									AR_NIC_CQ_ERR_INFO_RMT_NAT_ERR_CQH_BP,\
									AR_NIC_CQ_ERR_INFO_RMT_NAT_ERR_CQH_MASK)
#define RF_AR_NIC_CQ_ERR_INFO_RMT_IDX_BOUNDS_SOURCE(mmr)        	RD_FIELD(mmr,\
									AR_NIC_CQ_ERR_INFO_RMT_IDX_BOUNDS_SOURCE_BP,\
									AR_NIC_CQ_ERR_INFO_RMT_IDX_BOUNDS_SOURCE_MASK)
#define WF_AR_NIC_CQ_ERR_INFO_RMT_IDX_BOUNDS_SOURCE(mmr,v)      	WR_FIELD(mmr,v,\
									AR_NIC_CQ_ERR_INFO_RMT_IDX_BOUNDS_SOURCE_BP,\
									AR_NIC_CQ_ERR_INFO_RMT_IDX_BOUNDS_SOURCE_MASK)
#define RF_AR_NIC_CQ_ERR_INFO_RMT_IDX_BOUNDS_CQH(mmr)           	RD_FIELD(mmr,\
									AR_NIC_CQ_ERR_INFO_RMT_IDX_BOUNDS_CQH_BP,\
									AR_NIC_CQ_ERR_INFO_RMT_IDX_BOUNDS_CQH_MASK)
#define WF_AR_NIC_CQ_ERR_INFO_RMT_IDX_BOUNDS_CQH(mmr,v)         	WR_FIELD(mmr,v,\
									AR_NIC_CQ_ERR_INFO_RMT_IDX_BOUNDS_CQH_BP,\
									AR_NIC_CQ_ERR_INFO_RMT_IDX_BOUNDS_CQH_MASK)
#define RF_AR_NIC_CQ_ERR_INFO_RMT_DROPPED_EVENT_INPUT_RMT_PARITY_ERR(mmr)	RD_FIELD(mmr,\
									AR_NIC_CQ_ERR_INFO_RMT_DROPPED_EVENT_INPUT_RMT_PARITY_ERR_BP,\
									AR_NIC_CQ_ERR_INFO_RMT_DROPPED_EVENT_INPUT_RMT_PARITY_ERR_MASK)
#define WF_AR_NIC_CQ_ERR_INFO_RMT_DROPPED_EVENT_INPUT_RMT_PARITY_ERR(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_CQ_ERR_INFO_RMT_DROPPED_EVENT_INPUT_RMT_PARITY_ERR_BP,\
									AR_NIC_CQ_ERR_INFO_RMT_DROPPED_EVENT_INPUT_RMT_PARITY_ERR_MASK)
#define RF_AR_NIC_CQ_ERR_INFO_RMT_DROPPED_EVENT_INPUT_EVENT_PARITY_ERR(mmr)	RD_FIELD(mmr,\
									AR_NIC_CQ_ERR_INFO_RMT_DROPPED_EVENT_INPUT_EVENT_PARITY_ERR_BP,\
									AR_NIC_CQ_ERR_INFO_RMT_DROPPED_EVENT_INPUT_EVENT_PARITY_ERR_MASK)
#define WF_AR_NIC_CQ_ERR_INFO_RMT_DROPPED_EVENT_INPUT_EVENT_PARITY_ERR(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_CQ_ERR_INFO_RMT_DROPPED_EVENT_INPUT_EVENT_PARITY_ERR_BP,\
									AR_NIC_CQ_ERR_INFO_RMT_DROPPED_EVENT_INPUT_EVENT_PARITY_ERR_MASK)
#define RF_AR_NIC_CQ_ERR_INFO_RMT_DROPPED_EVENT_TCQ_PARITY_ERR(mmr)	RD_FIELD(mmr,\
									AR_NIC_CQ_ERR_INFO_RMT_DROPPED_EVENT_TCQ_PARITY_ERR_BP,\
									AR_NIC_CQ_ERR_INFO_RMT_DROPPED_EVENT_TCQ_PARITY_ERR_MASK)
#define WF_AR_NIC_CQ_ERR_INFO_RMT_DROPPED_EVENT_TCQ_PARITY_ERR(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_CQ_ERR_INFO_RMT_DROPPED_EVENT_TCQ_PARITY_ERR_BP,\
									AR_NIC_CQ_ERR_INFO_RMT_DROPPED_EVENT_TCQ_PARITY_ERR_MASK)
#define RF_AR_NIC_CQ_ERR_INFO_RMT_DROPPED_EVENT_TCQ_STATUS(mmr) 	RD_FIELD(mmr,\
									AR_NIC_CQ_ERR_INFO_RMT_DROPPED_EVENT_TCQ_STATUS_BP,\
									AR_NIC_CQ_ERR_INFO_RMT_DROPPED_EVENT_TCQ_STATUS_MASK)
#define WF_AR_NIC_CQ_ERR_INFO_RMT_DROPPED_EVENT_TCQ_STATUS(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_CQ_ERR_INFO_RMT_DROPPED_EVENT_TCQ_STATUS_BP,\
									AR_NIC_CQ_ERR_INFO_RMT_DROPPED_EVENT_TCQ_STATUS_MASK)
#define RF_AR_NIC_CQ_ERR_INFO_RMT_DROPPED_EVENT_SOURCE(mmr)     	RD_FIELD(mmr,\
									AR_NIC_CQ_ERR_INFO_RMT_DROPPED_EVENT_SOURCE_BP,\
									AR_NIC_CQ_ERR_INFO_RMT_DROPPED_EVENT_SOURCE_MASK)
#define WF_AR_NIC_CQ_ERR_INFO_RMT_DROPPED_EVENT_SOURCE(mmr,v)   	WR_FIELD(mmr,v,\
									AR_NIC_CQ_ERR_INFO_RMT_DROPPED_EVENT_SOURCE_BP,\
									AR_NIC_CQ_ERR_INFO_RMT_DROPPED_EVENT_SOURCE_MASK)
#define RF_AR_NIC_CQ_ERR_INFO_RMT_DROPPED_EVENT_CQH(mmr)        	RD_FIELD(mmr,\
									AR_NIC_CQ_ERR_INFO_RMT_DROPPED_EVENT_CQH_BP,\
									AR_NIC_CQ_ERR_INFO_RMT_DROPPED_EVENT_CQH_MASK)
#define WF_AR_NIC_CQ_ERR_INFO_RMT_DROPPED_EVENT_CQH(mmr,v)      	WR_FIELD(mmr,v,\
									AR_NIC_CQ_ERR_INFO_RMT_DROPPED_EVENT_CQH_BP,\
									AR_NIC_CQ_ERR_INFO_RMT_DROPPED_EVENT_CQH_MASK)
#define RF_AR_NIC_CQ_ERR_INFO_RMT_NAT_RESPONSE_TIMEOUT_SOURCE(mmr)	RD_FIELD(mmr,\
									AR_NIC_CQ_ERR_INFO_RMT_NAT_RESPONSE_TIMEOUT_SOURCE_BP,\
									AR_NIC_CQ_ERR_INFO_RMT_NAT_RESPONSE_TIMEOUT_SOURCE_MASK)
#define WF_AR_NIC_CQ_ERR_INFO_RMT_NAT_RESPONSE_TIMEOUT_SOURCE(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_CQ_ERR_INFO_RMT_NAT_RESPONSE_TIMEOUT_SOURCE_BP,\
									AR_NIC_CQ_ERR_INFO_RMT_NAT_RESPONSE_TIMEOUT_SOURCE_MASK)
#define RF_AR_NIC_CQ_ERR_INFO_RMT_NAT_RESPONSE_TIMEOUT_CQH(mmr) 	RD_FIELD(mmr,\
									AR_NIC_CQ_ERR_INFO_RMT_NAT_RESPONSE_TIMEOUT_CQH_BP,\
									AR_NIC_CQ_ERR_INFO_RMT_NAT_RESPONSE_TIMEOUT_CQH_MASK)
#define WF_AR_NIC_CQ_ERR_INFO_RMT_NAT_RESPONSE_TIMEOUT_CQH(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_CQ_ERR_INFO_RMT_NAT_RESPONSE_TIMEOUT_CQH_BP,\
									AR_NIC_CQ_ERR_INFO_RMT_NAT_RESPONSE_TIMEOUT_CQH_MASK)
#define RF_AR_NIC_CQ_ERR_INFO_LCL_DISABLED_CQ_SOURCE(mmr)       	RD_FIELD(mmr,\
									AR_NIC_CQ_ERR_INFO_LCL_DISABLED_CQ_SOURCE_BP,\
									AR_NIC_CQ_ERR_INFO_LCL_DISABLED_CQ_SOURCE_MASK)
#define WF_AR_NIC_CQ_ERR_INFO_LCL_DISABLED_CQ_SOURCE(mmr,v)     	WR_FIELD(mmr,v,\
									AR_NIC_CQ_ERR_INFO_LCL_DISABLED_CQ_SOURCE_BP,\
									AR_NIC_CQ_ERR_INFO_LCL_DISABLED_CQ_SOURCE_MASK)
#define RF_AR_NIC_CQ_ERR_INFO_LCL_DISABLED_CQ_CQH(mmr)          	RD_FIELD(mmr,\
									AR_NIC_CQ_ERR_INFO_LCL_DISABLED_CQ_CQH_BP,\
									AR_NIC_CQ_ERR_INFO_LCL_DISABLED_CQ_CQH_MASK)
#define WF_AR_NIC_CQ_ERR_INFO_LCL_DISABLED_CQ_CQH(mmr,v)        	WR_FIELD(mmr,v,\
									AR_NIC_CQ_ERR_INFO_LCL_DISABLED_CQ_CQH_BP,\
									AR_NIC_CQ_ERR_INFO_LCL_DISABLED_CQ_CQH_MASK)
#define RF_AR_NIC_CQ_ERR_INFO_LCL_NAT_ERR_NAT_ERR(mmr)          	RD_FIELD(mmr,\
									AR_NIC_CQ_ERR_INFO_LCL_NAT_ERR_NAT_ERR_BP,\
									AR_NIC_CQ_ERR_INFO_LCL_NAT_ERR_NAT_ERR_MASK)
#define WF_AR_NIC_CQ_ERR_INFO_LCL_NAT_ERR_NAT_ERR(mmr,v)        	WR_FIELD(mmr,v,\
									AR_NIC_CQ_ERR_INFO_LCL_NAT_ERR_NAT_ERR_BP,\
									AR_NIC_CQ_ERR_INFO_LCL_NAT_ERR_NAT_ERR_MASK)
#define RF_AR_NIC_CQ_ERR_INFO_LCL_NAT_ERR_SOURCE(mmr)           	RD_FIELD(mmr,\
									AR_NIC_CQ_ERR_INFO_LCL_NAT_ERR_SOURCE_BP,\
									AR_NIC_CQ_ERR_INFO_LCL_NAT_ERR_SOURCE_MASK)
#define WF_AR_NIC_CQ_ERR_INFO_LCL_NAT_ERR_SOURCE(mmr,v)         	WR_FIELD(mmr,v,\
									AR_NIC_CQ_ERR_INFO_LCL_NAT_ERR_SOURCE_BP,\
									AR_NIC_CQ_ERR_INFO_LCL_NAT_ERR_SOURCE_MASK)
#define RF_AR_NIC_CQ_ERR_INFO_LCL_NAT_ERR_CQH(mmr)              	RD_FIELD(mmr,\
									AR_NIC_CQ_ERR_INFO_LCL_NAT_ERR_CQH_BP,\
									AR_NIC_CQ_ERR_INFO_LCL_NAT_ERR_CQH_MASK)
#define WF_AR_NIC_CQ_ERR_INFO_LCL_NAT_ERR_CQH(mmr,v)            	WR_FIELD(mmr,v,\
									AR_NIC_CQ_ERR_INFO_LCL_NAT_ERR_CQH_BP,\
									AR_NIC_CQ_ERR_INFO_LCL_NAT_ERR_CQH_MASK)
#define RF_AR_NIC_CQ_ERR_INFO_LCL_IDX_BOUNDS_SOURCE(mmr)        	RD_FIELD(mmr,\
									AR_NIC_CQ_ERR_INFO_LCL_IDX_BOUNDS_SOURCE_BP,\
									AR_NIC_CQ_ERR_INFO_LCL_IDX_BOUNDS_SOURCE_MASK)
#define WF_AR_NIC_CQ_ERR_INFO_LCL_IDX_BOUNDS_SOURCE(mmr,v)      	WR_FIELD(mmr,v,\
									AR_NIC_CQ_ERR_INFO_LCL_IDX_BOUNDS_SOURCE_BP,\
									AR_NIC_CQ_ERR_INFO_LCL_IDX_BOUNDS_SOURCE_MASK)
#define RF_AR_NIC_CQ_ERR_INFO_LCL_IDX_BOUNDS_CQH(mmr)           	RD_FIELD(mmr,\
									AR_NIC_CQ_ERR_INFO_LCL_IDX_BOUNDS_CQH_BP,\
									AR_NIC_CQ_ERR_INFO_LCL_IDX_BOUNDS_CQH_MASK)
#define WF_AR_NIC_CQ_ERR_INFO_LCL_IDX_BOUNDS_CQH(mmr,v)         	WR_FIELD(mmr,v,\
									AR_NIC_CQ_ERR_INFO_LCL_IDX_BOUNDS_CQH_BP,\
									AR_NIC_CQ_ERR_INFO_LCL_IDX_BOUNDS_CQH_MASK)
#define RF_AR_NIC_CQ_ERR_INFO_LCL_DROPPED_EVENT_INPUT_EVENT_PARITY_ERR(mmr)	RD_FIELD(mmr,\
									AR_NIC_CQ_ERR_INFO_LCL_DROPPED_EVENT_INPUT_EVENT_PARITY_ERR_BP,\
									AR_NIC_CQ_ERR_INFO_LCL_DROPPED_EVENT_INPUT_EVENT_PARITY_ERR_MASK)
#define WF_AR_NIC_CQ_ERR_INFO_LCL_DROPPED_EVENT_INPUT_EVENT_PARITY_ERR(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_CQ_ERR_INFO_LCL_DROPPED_EVENT_INPUT_EVENT_PARITY_ERR_BP,\
									AR_NIC_CQ_ERR_INFO_LCL_DROPPED_EVENT_INPUT_EVENT_PARITY_ERR_MASK)
#define RF_AR_NIC_CQ_ERR_INFO_LCL_DROPPED_EVENT_TCQ_PARITY_ERR(mmr)	RD_FIELD(mmr,\
									AR_NIC_CQ_ERR_INFO_LCL_DROPPED_EVENT_TCQ_PARITY_ERR_BP,\
									AR_NIC_CQ_ERR_INFO_LCL_DROPPED_EVENT_TCQ_PARITY_ERR_MASK)
#define WF_AR_NIC_CQ_ERR_INFO_LCL_DROPPED_EVENT_TCQ_PARITY_ERR(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_CQ_ERR_INFO_LCL_DROPPED_EVENT_TCQ_PARITY_ERR_BP,\
									AR_NIC_CQ_ERR_INFO_LCL_DROPPED_EVENT_TCQ_PARITY_ERR_MASK)
#define RF_AR_NIC_CQ_ERR_INFO_LCL_DROPPED_EVENT_TCQ_STATUS(mmr) 	RD_FIELD(mmr,\
									AR_NIC_CQ_ERR_INFO_LCL_DROPPED_EVENT_TCQ_STATUS_BP,\
									AR_NIC_CQ_ERR_INFO_LCL_DROPPED_EVENT_TCQ_STATUS_MASK)
#define WF_AR_NIC_CQ_ERR_INFO_LCL_DROPPED_EVENT_TCQ_STATUS(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_CQ_ERR_INFO_LCL_DROPPED_EVENT_TCQ_STATUS_BP,\
									AR_NIC_CQ_ERR_INFO_LCL_DROPPED_EVENT_TCQ_STATUS_MASK)
#define RF_AR_NIC_CQ_ERR_INFO_LCL_DROPPED_EVENT_SOURCE(mmr)     	RD_FIELD(mmr,\
									AR_NIC_CQ_ERR_INFO_LCL_DROPPED_EVENT_SOURCE_BP,\
									AR_NIC_CQ_ERR_INFO_LCL_DROPPED_EVENT_SOURCE_MASK)
#define WF_AR_NIC_CQ_ERR_INFO_LCL_DROPPED_EVENT_SOURCE(mmr,v)   	WR_FIELD(mmr,v,\
									AR_NIC_CQ_ERR_INFO_LCL_DROPPED_EVENT_SOURCE_BP,\
									AR_NIC_CQ_ERR_INFO_LCL_DROPPED_EVENT_SOURCE_MASK)
#define RF_AR_NIC_CQ_ERR_INFO_LCL_DROPPED_EVENT_CQH(mmr)        	RD_FIELD(mmr,\
									AR_NIC_CQ_ERR_INFO_LCL_DROPPED_EVENT_CQH_BP,\
									AR_NIC_CQ_ERR_INFO_LCL_DROPPED_EVENT_CQH_MASK)
#define WF_AR_NIC_CQ_ERR_INFO_LCL_DROPPED_EVENT_CQH(mmr,v)      	WR_FIELD(mmr,v,\
									AR_NIC_CQ_ERR_INFO_LCL_DROPPED_EVENT_CQH_BP,\
									AR_NIC_CQ_ERR_INFO_LCL_DROPPED_EVENT_CQH_MASK)
#define RF_AR_NIC_CQ_ERR_INFO_LCL_NAT_RESPONSE_TIMEOUT_SOURCE(mmr)	RD_FIELD(mmr,\
									AR_NIC_CQ_ERR_INFO_LCL_NAT_RESPONSE_TIMEOUT_SOURCE_BP,\
									AR_NIC_CQ_ERR_INFO_LCL_NAT_RESPONSE_TIMEOUT_SOURCE_MASK)
#define WF_AR_NIC_CQ_ERR_INFO_LCL_NAT_RESPONSE_TIMEOUT_SOURCE(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_CQ_ERR_INFO_LCL_NAT_RESPONSE_TIMEOUT_SOURCE_BP,\
									AR_NIC_CQ_ERR_INFO_LCL_NAT_RESPONSE_TIMEOUT_SOURCE_MASK)
#define RF_AR_NIC_CQ_ERR_INFO_LCL_NAT_RESPONSE_TIMEOUT_CQH(mmr) 	RD_FIELD(mmr,\
									AR_NIC_CQ_ERR_INFO_LCL_NAT_RESPONSE_TIMEOUT_CQH_BP,\
									AR_NIC_CQ_ERR_INFO_LCL_NAT_RESPONSE_TIMEOUT_CQH_MASK)
#define WF_AR_NIC_CQ_ERR_INFO_LCL_NAT_RESPONSE_TIMEOUT_CQH(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_CQ_ERR_INFO_LCL_NAT_RESPONSE_TIMEOUT_CQH_BP,\
									AR_NIC_CQ_ERR_INFO_LCL_NAT_RESPONSE_TIMEOUT_CQH_MASK)
#define RF_AR_NIC_CQ_DBG_ERRINJ_DESC_TBL_ADDRESS(mmr)           	RD_FIELD(mmr,\
									AR_NIC_CQ_DBG_ERRINJ_DESC_TBL_ADDRESS_BP,\
									AR_NIC_CQ_DBG_ERRINJ_DESC_TBL_ADDRESS_MASK)
#define WF_AR_NIC_CQ_DBG_ERRINJ_DESC_TBL_ADDRESS(mmr,v)         	WR_FIELD(mmr,v,\
									AR_NIC_CQ_DBG_ERRINJ_DESC_TBL_ADDRESS_BP,\
									AR_NIC_CQ_DBG_ERRINJ_DESC_TBL_ADDRESS_MASK)
#define RF_AR_NIC_CQ_DBG_ERRINJ_DESC_TBL_CHECKBITS(mmr)         	RD_FIELD(mmr,\
									AR_NIC_CQ_DBG_ERRINJ_DESC_TBL_CHECKBITS_BP,\
									AR_NIC_CQ_DBG_ERRINJ_DESC_TBL_CHECKBITS_MASK)
#define WF_AR_NIC_CQ_DBG_ERRINJ_DESC_TBL_CHECKBITS(mmr,v)       	WR_FIELD(mmr,v,\
									AR_NIC_CQ_DBG_ERRINJ_DESC_TBL_CHECKBITS_BP,\
									AR_NIC_CQ_DBG_ERRINJ_DESC_TBL_CHECKBITS_MASK)
#define RF_AR_NIC_CQ_DBG_ERRINJ_DESC_TBL_SELECT(mmr)            	RD_FIELD(mmr,\
									AR_NIC_CQ_DBG_ERRINJ_DESC_TBL_SELECT_BP,\
									AR_NIC_CQ_DBG_ERRINJ_DESC_TBL_SELECT_MASK)
#define WF_AR_NIC_CQ_DBG_ERRINJ_DESC_TBL_SELECT(mmr,v)          	WR_FIELD(mmr,v,\
									AR_NIC_CQ_DBG_ERRINJ_DESC_TBL_SELECT_BP,\
									AR_NIC_CQ_DBG_ERRINJ_DESC_TBL_SELECT_MASK)
#define RF_AR_NIC_CQ_DBG_ERRINJ_DESC_TBL_TRIGGERED(mmr)         	RD_FIELD(mmr,\
									AR_NIC_CQ_DBG_ERRINJ_DESC_TBL_TRIGGERED_BP,\
									AR_NIC_CQ_DBG_ERRINJ_DESC_TBL_TRIGGERED_MASK)
#define WF_AR_NIC_CQ_DBG_ERRINJ_DESC_TBL_TRIGGERED(mmr,v)       	WR_FIELD(mmr,v,\
									AR_NIC_CQ_DBG_ERRINJ_DESC_TBL_TRIGGERED_BP,\
									AR_NIC_CQ_DBG_ERRINJ_DESC_TBL_TRIGGERED_MASK)
#define RF_AR_NIC_CQ_DBG_ERRINJ_DESC_TBL_MODE(mmr)              	RD_FIELD(mmr,\
									AR_NIC_CQ_DBG_ERRINJ_DESC_TBL_MODE_BP,\
									AR_NIC_CQ_DBG_ERRINJ_DESC_TBL_MODE_MASK)
#define WF_AR_NIC_CQ_DBG_ERRINJ_DESC_TBL_MODE(mmr,v)            	WR_FIELD(mmr,v,\
									AR_NIC_CQ_DBG_ERRINJ_DESC_TBL_MODE_BP,\
									AR_NIC_CQ_DBG_ERRINJ_DESC_TBL_MODE_MASK)
#define RF_AR_NIC_CQ_DBG_ERRINJ_DESC_TBL_ENABLE(mmr)            	RD_FIELD(mmr,\
									AR_NIC_CQ_DBG_ERRINJ_DESC_TBL_ENABLE_BP,\
									AR_NIC_CQ_DBG_ERRINJ_DESC_TBL_ENABLE_MASK)
#define WF_AR_NIC_CQ_DBG_ERRINJ_DESC_TBL_ENABLE(mmr,v)          	WR_FIELD(mmr,v,\
									AR_NIC_CQ_DBG_ERRINJ_DESC_TBL_ENABLE_BP,\
									AR_NIC_CQ_DBG_ERRINJ_DESC_TBL_ENABLE_MASK)
#define RF_AR_NIC_CQ_DBG_ERRINJ_PARITY_TRANS_COMPL_Q(mmr)       	RD_FIELD(mmr,\
									AR_NIC_CQ_DBG_ERRINJ_PARITY_TRANS_COMPL_Q_BP,\
									AR_NIC_CQ_DBG_ERRINJ_PARITY_TRANS_COMPL_Q_MASK)
#define WF_AR_NIC_CQ_DBG_ERRINJ_PARITY_TRANS_COMPL_Q(mmr,v)     	WR_FIELD(mmr,v,\
									AR_NIC_CQ_DBG_ERRINJ_PARITY_TRANS_COMPL_Q_BP,\
									AR_NIC_CQ_DBG_ERRINJ_PARITY_TRANS_COMPL_Q_MASK)
#define RF_AR_NIC_CQ_DBG_ERRINJ_PARITY_RMT_INPUT_RMT_DATA(mmr)  	RD_FIELD(mmr,\
									AR_NIC_CQ_DBG_ERRINJ_PARITY_RMT_INPUT_RMT_DATA_BP,\
									AR_NIC_CQ_DBG_ERRINJ_PARITY_RMT_INPUT_RMT_DATA_MASK)
#define WF_AR_NIC_CQ_DBG_ERRINJ_PARITY_RMT_INPUT_RMT_DATA(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_CQ_DBG_ERRINJ_PARITY_RMT_INPUT_RMT_DATA_BP,\
									AR_NIC_CQ_DBG_ERRINJ_PARITY_RMT_INPUT_RMT_DATA_MASK)
#define RF_AR_NIC_CQ_DBG_ERRINJ_PARITY_RMT_INPUT_EVENT_DATA(mmr)	RD_FIELD(mmr,\
									AR_NIC_CQ_DBG_ERRINJ_PARITY_RMT_INPUT_EVENT_DATA_BP,\
									AR_NIC_CQ_DBG_ERRINJ_PARITY_RMT_INPUT_EVENT_DATA_MASK)
#define WF_AR_NIC_CQ_DBG_ERRINJ_PARITY_RMT_INPUT_EVENT_DATA(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_CQ_DBG_ERRINJ_PARITY_RMT_INPUT_EVENT_DATA_BP,\
									AR_NIC_CQ_DBG_ERRINJ_PARITY_RMT_INPUT_EVENT_DATA_MASK)
#define RF_AR_NIC_CQ_DBG_ERRINJ_PARITY_SSID_INPUT_EVENT_DATA(mmr)	RD_FIELD(mmr,\
									AR_NIC_CQ_DBG_ERRINJ_PARITY_SSID_INPUT_EVENT_DATA_BP,\
									AR_NIC_CQ_DBG_ERRINJ_PARITY_SSID_INPUT_EVENT_DATA_MASK)
#define WF_AR_NIC_CQ_DBG_ERRINJ_PARITY_SSID_INPUT_EVENT_DATA(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_CQ_DBG_ERRINJ_PARITY_SSID_INPUT_EVENT_DATA_BP,\
									AR_NIC_CQ_DBG_ERRINJ_PARITY_SSID_INPUT_EVENT_DATA_MASK)
#define RF_AR_NIC_CQ_DBG_ERRINJ_PARITY_DLA_INPUT_EVENT_DATA(mmr)	RD_FIELD(mmr,\
									AR_NIC_CQ_DBG_ERRINJ_PARITY_DLA_INPUT_EVENT_DATA_BP,\
									AR_NIC_CQ_DBG_ERRINJ_PARITY_DLA_INPUT_EVENT_DATA_MASK)
#define WF_AR_NIC_CQ_DBG_ERRINJ_PARITY_DLA_INPUT_EVENT_DATA(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_CQ_DBG_ERRINJ_PARITY_DLA_INPUT_EVENT_DATA_BP,\
									AR_NIC_CQ_DBG_ERRINJ_PARITY_DLA_INPUT_EVENT_DATA_MASK)
#define RF_AR_NIC_CQ_DBG_ERRINJ_PARITY_BTE_INPUT_EVENT_DATA(mmr)	RD_FIELD(mmr,\
									AR_NIC_CQ_DBG_ERRINJ_PARITY_BTE_INPUT_EVENT_DATA_BP,\
									AR_NIC_CQ_DBG_ERRINJ_PARITY_BTE_INPUT_EVENT_DATA_MASK)
#define WF_AR_NIC_CQ_DBG_ERRINJ_PARITY_BTE_INPUT_EVENT_DATA(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_CQ_DBG_ERRINJ_PARITY_BTE_INPUT_EVENT_DATA_BP,\
									AR_NIC_CQ_DBG_ERRINJ_PARITY_BTE_INPUT_EVENT_DATA_MASK)
#define RF_AR_NIC_CQ_DBG_ERRINJ_PARITY_TRIGGERED(mmr)           	RD_FIELD(mmr,\
									AR_NIC_CQ_DBG_ERRINJ_PARITY_TRIGGERED_BP,\
									AR_NIC_CQ_DBG_ERRINJ_PARITY_TRIGGERED_MASK)
#define WF_AR_NIC_CQ_DBG_ERRINJ_PARITY_TRIGGERED(mmr,v)         	WR_FIELD(mmr,v,\
									AR_NIC_CQ_DBG_ERRINJ_PARITY_TRIGGERED_BP,\
									AR_NIC_CQ_DBG_ERRINJ_PARITY_TRIGGERED_MASK)
#define RF_AR_NIC_CQ_DBG_ERRINJ_PARITY_MODE0(mmr)               	RD_FIELD(mmr,\
									AR_NIC_CQ_DBG_ERRINJ_PARITY_MODE0_BP,\
									AR_NIC_CQ_DBG_ERRINJ_PARITY_MODE0_MASK)
#define WF_AR_NIC_CQ_DBG_ERRINJ_PARITY_MODE0(mmr,v)             	WR_FIELD(mmr,v,\
									AR_NIC_CQ_DBG_ERRINJ_PARITY_MODE0_BP,\
									AR_NIC_CQ_DBG_ERRINJ_PARITY_MODE0_MASK)
#define RF_AR_NIC_CQ_DBG_ERRINJ_PARITY_ENABLE(mmr)              	RD_FIELD(mmr,\
									AR_NIC_CQ_DBG_ERRINJ_PARITY_ENABLE_BP,\
									AR_NIC_CQ_DBG_ERRINJ_PARITY_ENABLE_MASK)
#define WF_AR_NIC_CQ_DBG_ERRINJ_PARITY_ENABLE(mmr,v)            	WR_FIELD(mmr,v,\
									AR_NIC_CQ_DBG_ERRINJ_PARITY_ENABLE_BP,\
									AR_NIC_CQ_DBG_ERRINJ_PARITY_ENABLE_MASK)
#define RF_AR_NIC_CQ_DBG_IOMMU_STATUS_CQ_IOMMU_EPOCH(mmr)       	RD_FIELD(mmr,\
									AR_NIC_CQ_DBG_IOMMU_STATUS_CQ_IOMMU_EPOCH_BP,\
									AR_NIC_CQ_DBG_IOMMU_STATUS_CQ_IOMMU_EPOCH_MASK)
#define WF_AR_NIC_CQ_DBG_IOMMU_STATUS_CQ_IOMMU_EPOCH(mmr,v)     	WR_FIELD(mmr,v,\
									AR_NIC_CQ_DBG_IOMMU_STATUS_CQ_IOMMU_EPOCH_BP,\
									AR_NIC_CQ_DBG_IOMMU_STATUS_CQ_IOMMU_EPOCH_MASK)
#define RF_AR_NIC_CQ_DBG_IOMMU_STATUS_CQ_IOMMU_EPOCH_CNT_1(mmr) 	RD_FIELD(mmr,\
									AR_NIC_CQ_DBG_IOMMU_STATUS_CQ_IOMMU_EPOCH_CNT_1_BP,\
									AR_NIC_CQ_DBG_IOMMU_STATUS_CQ_IOMMU_EPOCH_CNT_1_MASK)
#define WF_AR_NIC_CQ_DBG_IOMMU_STATUS_CQ_IOMMU_EPOCH_CNT_1(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_CQ_DBG_IOMMU_STATUS_CQ_IOMMU_EPOCH_CNT_1_BP,\
									AR_NIC_CQ_DBG_IOMMU_STATUS_CQ_IOMMU_EPOCH_CNT_1_MASK)
#define RF_AR_NIC_CQ_DBG_IOMMU_STATUS_CQ_IOMMU_EPOCH_CNT_0(mmr) 	RD_FIELD(mmr,\
									AR_NIC_CQ_DBG_IOMMU_STATUS_CQ_IOMMU_EPOCH_CNT_0_BP,\
									AR_NIC_CQ_DBG_IOMMU_STATUS_CQ_IOMMU_EPOCH_CNT_0_MASK)
#define WF_AR_NIC_CQ_DBG_IOMMU_STATUS_CQ_IOMMU_EPOCH_CNT_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_CQ_DBG_IOMMU_STATUS_CQ_IOMMU_EPOCH_CNT_0_BP,\
									AR_NIC_CQ_DBG_IOMMU_STATUS_CQ_IOMMU_EPOCH_CNT_0_MASK)
#define RF_AR_NIC_CQ_DBG_IOMMU_STATUS_CQ_IOMMU_COMP_WAIT_ACK_PENDING(mmr)	RD_FIELD(mmr,\
									AR_NIC_CQ_DBG_IOMMU_STATUS_CQ_IOMMU_COMP_WAIT_ACK_PENDING_BP,\
									AR_NIC_CQ_DBG_IOMMU_STATUS_CQ_IOMMU_COMP_WAIT_ACK_PENDING_MASK)
#define WF_AR_NIC_CQ_DBG_IOMMU_STATUS_CQ_IOMMU_COMP_WAIT_ACK_PENDING(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_CQ_DBG_IOMMU_STATUS_CQ_IOMMU_COMP_WAIT_ACK_PENDING_BP,\
									AR_NIC_CQ_DBG_IOMMU_STATUS_CQ_IOMMU_COMP_WAIT_ACK_PENDING_MASK)
#define RF_AR_NIC_CQ_DBG_STATE_CQ_NPT_STATE(mmr)                	RD_FIELD(mmr,\
									AR_NIC_CQ_DBG_STATE_CQ_NPT_STATE_BP,\
									AR_NIC_CQ_DBG_STATE_CQ_NPT_STATE_MASK)
#define WF_AR_NIC_CQ_DBG_STATE_CQ_NPT_STATE(mmr,v)              	WR_FIELD(mmr,v,\
									AR_NIC_CQ_DBG_STATE_CQ_NPT_STATE_BP,\
									AR_NIC_CQ_DBG_STATE_CQ_NPT_STATE_MASK)
#define RF_AR_NIC_CQ_DBG_STATE_CQ_DESC_FIFO_CNT(mmr)            	RD_FIELD(mmr,\
									AR_NIC_CQ_DBG_STATE_CQ_DESC_FIFO_CNT_BP,\
									AR_NIC_CQ_DBG_STATE_CQ_DESC_FIFO_CNT_MASK)
#define WF_AR_NIC_CQ_DBG_STATE_CQ_DESC_FIFO_CNT(mmr,v)          	WR_FIELD(mmr,v,\
									AR_NIC_CQ_DBG_STATE_CQ_DESC_FIFO_CNT_BP,\
									AR_NIC_CQ_DBG_STATE_CQ_DESC_FIFO_CNT_MASK)
#define RF_AR_NIC_CQ_DBG_STATE_FMA_CQ_Q_CNT(mmr)                	RD_FIELD(mmr,\
									AR_NIC_CQ_DBG_STATE_FMA_CQ_Q_CNT_BP,\
									AR_NIC_CQ_DBG_STATE_FMA_CQ_Q_CNT_MASK)
#define WF_AR_NIC_CQ_DBG_STATE_FMA_CQ_Q_CNT(mmr,v)              	WR_FIELD(mmr,v,\
									AR_NIC_CQ_DBG_STATE_FMA_CQ_Q_CNT_BP,\
									AR_NIC_CQ_DBG_STATE_FMA_CQ_Q_CNT_MASK)
#define RF_AR_NIC_CQ_DBG_STATE_DLA_CQ_TRQ_CNT(mmr)              	RD_FIELD(mmr,\
									AR_NIC_CQ_DBG_STATE_DLA_CQ_TRQ_CNT_BP,\
									AR_NIC_CQ_DBG_STATE_DLA_CQ_TRQ_CNT_MASK)
#define WF_AR_NIC_CQ_DBG_STATE_DLA_CQ_TRQ_CNT(mmr,v)            	WR_FIELD(mmr,v,\
									AR_NIC_CQ_DBG_STATE_DLA_CQ_TRQ_CNT_BP,\
									AR_NIC_CQ_DBG_STATE_DLA_CQ_TRQ_CNT_MASK)
#define RF_AR_NIC_CQ_DBG_STATE_DLA_CQ_TRDR_CNT(mmr)             	RD_FIELD(mmr,\
									AR_NIC_CQ_DBG_STATE_DLA_CQ_TRDR_CNT_BP,\
									AR_NIC_CQ_DBG_STATE_DLA_CQ_TRDR_CNT_MASK)
#define WF_AR_NIC_CQ_DBG_STATE_DLA_CQ_TRDR_CNT(mmr,v)           	WR_FIELD(mmr,v,\
									AR_NIC_CQ_DBG_STATE_DLA_CQ_TRDR_CNT_BP,\
									AR_NIC_CQ_DBG_STATE_DLA_CQ_TRDR_CNT_MASK)
#define RF_AR_NIC_CQ_DBG_STATE_RMT_CQ_TRQ_CNT(mmr)              	RD_FIELD(mmr,\
									AR_NIC_CQ_DBG_STATE_RMT_CQ_TRQ_CNT_BP,\
									AR_NIC_CQ_DBG_STATE_RMT_CQ_TRQ_CNT_MASK)
#define WF_AR_NIC_CQ_DBG_STATE_RMT_CQ_TRQ_CNT(mmr,v)            	WR_FIELD(mmr,v,\
									AR_NIC_CQ_DBG_STATE_RMT_CQ_TRQ_CNT_BP,\
									AR_NIC_CQ_DBG_STATE_RMT_CQ_TRQ_CNT_MASK)
#define RF_AR_NIC_CQ_DBG_STATE_RMT_CQ_TRDR_CNT(mmr)             	RD_FIELD(mmr,\
									AR_NIC_CQ_DBG_STATE_RMT_CQ_TRDR_CNT_BP,\
									AR_NIC_CQ_DBG_STATE_RMT_CQ_TRDR_CNT_MASK)
#define WF_AR_NIC_CQ_DBG_STATE_RMT_CQ_TRDR_CNT(mmr,v)           	WR_FIELD(mmr,v,\
									AR_NIC_CQ_DBG_STATE_RMT_CQ_TRDR_CNT_BP,\
									AR_NIC_CQ_DBG_STATE_RMT_CQ_TRDR_CNT_MASK)
#define RF_AR_NIC_CQ_DBG_STATE_SSID_CQ_TRQ_CNT(mmr)             	RD_FIELD(mmr,\
									AR_NIC_CQ_DBG_STATE_SSID_CQ_TRQ_CNT_BP,\
									AR_NIC_CQ_DBG_STATE_SSID_CQ_TRQ_CNT_MASK)
#define WF_AR_NIC_CQ_DBG_STATE_SSID_CQ_TRQ_CNT(mmr,v)           	WR_FIELD(mmr,v,\
									AR_NIC_CQ_DBG_STATE_SSID_CQ_TRQ_CNT_BP,\
									AR_NIC_CQ_DBG_STATE_SSID_CQ_TRQ_CNT_MASK)
#define RF_AR_NIC_CQ_DBG_STATE_SSID_CQ_TRDR_CNT(mmr)            	RD_FIELD(mmr,\
									AR_NIC_CQ_DBG_STATE_SSID_CQ_TRDR_CNT_BP,\
									AR_NIC_CQ_DBG_STATE_SSID_CQ_TRDR_CNT_MASK)
#define WF_AR_NIC_CQ_DBG_STATE_SSID_CQ_TRDR_CNT(mmr,v)          	WR_FIELD(mmr,v,\
									AR_NIC_CQ_DBG_STATE_SSID_CQ_TRDR_CNT_BP,\
									AR_NIC_CQ_DBG_STATE_SSID_CQ_TRDR_CNT_MASK)
#define RF_AR_NIC_CQ_DBG_STATE_BTE_CQ_TRQ_CNT(mmr)              	RD_FIELD(mmr,\
									AR_NIC_CQ_DBG_STATE_BTE_CQ_TRQ_CNT_BP,\
									AR_NIC_CQ_DBG_STATE_BTE_CQ_TRQ_CNT_MASK)
#define WF_AR_NIC_CQ_DBG_STATE_BTE_CQ_TRQ_CNT(mmr,v)            	WR_FIELD(mmr,v,\
									AR_NIC_CQ_DBG_STATE_BTE_CQ_TRQ_CNT_BP,\
									AR_NIC_CQ_DBG_STATE_BTE_CQ_TRQ_CNT_MASK)
#define RF_AR_NIC_CQ_DBG_STATE_BTE_CQ_TRDR_CNT(mmr)             	RD_FIELD(mmr,\
									AR_NIC_CQ_DBG_STATE_BTE_CQ_TRDR_CNT_BP,\
									AR_NIC_CQ_DBG_STATE_BTE_CQ_TRDR_CNT_MASK)
#define WF_AR_NIC_CQ_DBG_STATE_BTE_CQ_TRDR_CNT(mmr,v)           	WR_FIELD(mmr,v,\
									AR_NIC_CQ_DBG_STATE_BTE_CQ_TRDR_CNT_BP,\
									AR_NIC_CQ_DBG_STATE_BTE_CQ_TRDR_CNT_MASK)

#endif
