graph G1
node N1 {
	layout [ size: 41, 41 ]
	nodeLabels.placement: "[H_LEFT, V_TOP, OUTSIDE]"
	portConstraints: FIXED_ORDER
	label L1: "AddSubtract" {
		layout [ size: 72, 15 ]
	}
	port P1 {
		layout [ size: 8, 8 ]
		index: 0
		side: WEST
	}
	port P2 {
		layout [ size: 8, 8 ]
		index: -1
		side: WEST
	}
	port P3 {
		layout [ size: 8, 8 ]
		index: 2
		side: EAST
	}
}
node N2 {
	layout [ size: 66, 46 ]
	nodeLabels.placement: "[H_LEFT, V_TOP, OUTSIDE]"
	portConstraints: FIXED_ORDER
	label L2: "Gaussian" {
		layout [ size: 56, 15 ]
	}
	port P4 {
		layout [ size: 8, 8 ]
		index: 0
		side: EAST
	}
	port P5 {
		layout [ size: 8, 8 ]
		index: -1
		side: WEST
	}
	port P6 {
		layout [ size: 8, 8 ]
		index: -2
		side: WEST
	}
	port P7 {
		layout [ size: 8, 8 ]
		index: -3
		side: WEST
	}
}
node N3 {
	layout [ size: 31, 31 ]
	nodeLabels.placement: "[H_LEFT, V_TOP, OUTSIDE]"
	portConstraints: FIXED_ORDER
	label L3: "BooleanToAnything" {
		layout [ size: 112, 15 ]
	}
	port P8 {
		layout [ size: 8, 8 ]
		index: 0
		side: WEST
	}
	port P9 {
		layout [ size: 8, 8 ]
		index: 1
		side: EAST
	}
}
node N4 {
	layout [ size: 66, 46 ]
	nodeLabels.placement: "[H_LEFT, V_TOP, OUTSIDE]"
	portConstraints: FIXED_ORDER
	label L4: "Bernoulli" {
		layout [ size: 50, 15 ]
	}
	port P10 {
		layout [ size: 8, 8 ]
		index: 0
		side: EAST
	}
	port P11 {
		layout [ size: 8, 8 ]
		index: -1
		side: WEST
	}
}
node N5 {
	layout [ size: 202, 25 ]
	nodeLabels.placement: "[H_LEFT, V_TOP, OUTSIDE]"
	portConstraints: FIXED_ORDER
	label L5: "SampleDelay" {
		layout [ size: 77, 15 ]
	}
	port P12 {
		layout [ size: 8, 8 ]
		index: 0
		side: WEST
	}
	port P13 {
		layout [ size: 8, 8 ]
		index: 1
		side: EAST
	}
}
node N6 {
	layout [ size: 41, 41 ]
	nodeLabels.placement: "[H_LEFT, V_TOP, OUTSIDE]"
	portConstraints: FIXED_ORDER
	label L6: "AddSubtract2" {
		layout [ size: 80, 15 ]
	}
	port P14 {
		layout [ size: 8, 8 ]
		index: 0
		side: WEST
	}
	port P15 {
		layout [ size: 8, 8 ]
		index: -1
		side: WEST
	}
	port P16 {
		layout [ size: 8, 8 ]
		index: 2
		side: EAST
	}
}
node N7 {
	layout [ size: 31, 31 ]
	nodeLabels.placement: "[H_LEFT, V_TOP, OUTSIDE]"
	portConstraints: FIXED_ORDER
	label L7: "BooleanToAnything3" {
		layout [ size: 119, 15 ]
	}
	port P17 {
		layout [ size: 8, 8 ]
		index: 0
		side: WEST
	}
	port P18 {
		layout [ size: 8, 8 ]
		index: 1
		side: EAST
	}
}
node N8 {
	layout [ size: 61, 31 ]
	nodeLabels.placement: "[H_LEFT, V_TOP, OUTSIDE]"
	portConstraints: FIXED_ORDER
	label L8: "Comparator" {
		layout [ size: 68, 15 ]
	}
	port P19 {
		layout [ size: 8, 8 ]
		index: 0
		side: WEST
	}
	port P20 {
		layout [ size: 8, 8 ]
		index: -1
		side: WEST
	}
	port P21 {
		layout [ size: 8, 8 ]
		index: 2
		side: EAST
	}
}
node N9 {
	layout [ size: 29, 25 ]
	nodeLabels.placement: "[H_LEFT, V_TOP, OUTSIDE]"
	portConstraints: FIXED_ORDER
	label L9: "Const" {
		layout [ size: 34, 15 ]
	}
	port P22 {
		layout [ size: 8, 8 ]
		index: 0
		side: EAST
	}
	port P23 {
		layout [ size: 8, 8 ]
		index: -1
		side: WEST
	}
}
node N10 {
	nodeLabels.placement: "[H_LEFT, V_TOP, OUTSIDE]"
	portConstraints: FREE
	label L10: "Count Errors" {
		layout [ size: 73, 15 ]
	}
	port P24 {
		layout [ size: 8, 8 ]
	}
	port P25 {
		layout [ size: 8, 8 ]
	}
	port P26 {
		layout [ size: 8, 8 ]
	}
	port P27 {
		layout [ size: 8, 8 ]
	}
	node N11 {
		layout [ size: 41, 41 ]
		nodeLabels.placement: "[H_LEFT, V_TOP, OUTSIDE]"
		portConstraints: FIXED_ORDER
		label L11: "Accumulator" {
			layout [ size: 74, 15 ]
		}
		port P28 {
			layout [ size: 8, 8 ]
			index: 0
			side: WEST
		}
		port P29 {
			layout [ size: 8, 8 ]
			index: 1
			side: EAST
		}
		port P30 {
			layout [ size: 8, 8 ]
			index: -2
			side: WEST
		}
	}
	node N12 {
		layout [ size: 31, 31 ]
		nodeLabels.placement: "[H_LEFT, V_TOP, OUTSIDE]"
		portConstraints: FIXED_ORDER
		label L12: "BooleanToAnything" {
			layout [ size: 112, 15 ]
		}
		port P31 {
			layout [ size: 8, 8 ]
			index: 0
			side: WEST
		}
		port P32 {
			layout [ size: 8, 8 ]
			index: 1
			side: EAST
		}
	}
	node N13 {
		layout [ size: 29, 25 ]
		nodeLabels.placement: "[H_LEFT, V_TOP, OUTSIDE]"
		portConstraints: FIXED_ORDER
		label L13: "LogicFunction" {
			layout [ size: 82, 15 ]
		}
		port P33 {
			layout [ size: 8, 8 ]
			index: 0
			side: WEST
		}
		port P34 {
			layout [ size: 8, 8 ]
			index: 1
			side: EAST
		}
	}
	node N14 {
		layout [ size: 61, 41 ]
		nodeLabels.placement: "[H_LEFT, V_TOP, OUTSIDE]"
		portConstraints: FIXED_ORDER
		label L14: "Ramp" {
			layout [ size: 35, 15 ]
		}
		port P35 {
			layout [ size: 8, 8 ]
			index: 0
			side: EAST
		}
		port P36 {
			layout [ size: 8, 8 ]
			index: -1
			side: WEST
		}
		port P37 {
			layout [ size: 8, 8 ]
			index: -2
			side: WEST
		}
	}
	node N15 {
		layout [ size: 41, 41 ]
		nodeLabels.placement: "[H_LEFT, V_TOP, OUTSIDE]"
		portConstraints: FIXED_ORDER
		label L15: "MultiplyDivide" {
			layout [ size: 80, 15 ]
		}
		port P38 {
			layout [ size: 8, 8 ]
			index: 0
			side: WEST
		}
		port P39 {
			layout [ size: 8, 8 ]
			index: -1
			side: WEST
		}
		port P40 {
			layout [ size: 8, 8 ]
			index: 2
			side: EAST
		}
	}
	edge E20: P24 -> N13.P33
	edge E21: P25 -> N13.P33
	edge E22: P25 -> N14.P36
	edge E23: N11.P29 -> P26
	edge E24: N11.P29 -> N15.P38
	edge E25: N12.P32 -> N11.P28
	edge E26: N13.P34 -> N12.P31
	edge E27: N14.P35 -> N15.P39
	edge E28: N15.P40 -> P27
}
node N16 {
	layout [ size: 60, 40 ]
	nodeLabels.placement: "[H_LEFT, V_TOP, OUTSIDE]"
	portConstraints: FIXED_ORDER
	label L16: "Errors on Coded Channel" {
		layout [ size: 145, 15 ]
	}
	port P41 {
		layout [ size: 8, 8 ]
		index: 0
		side: WEST
	}
}
node N17 {
	layout [ size: 60, 40 ]
	nodeLabels.placement: "[H_LEFT, V_TOP, OUTSIDE]"
	portConstraints: FIXED_ORDER
	label L17: "Error Rate on Coded Channel" {
		layout [ size: 169, 15 ]
	}
	port P42 {
		layout [ size: 8, 8 ]
		index: 0
		side: WEST
	}
}
node N18 {
	nodeLabels.placement: "[H_LEFT, V_TOP, OUTSIDE]"
	portConstraints: FREE
	label L18: "Count Errors2" {
		layout [ size: 81, 15 ]
	}
	port P43 {
		layout [ size: 8, 8 ]
	}
	port P44 {
		layout [ size: 8, 8 ]
	}
	port P45 {
		layout [ size: 8, 8 ]
	}
	port P46 {
		layout [ size: 8, 8 ]
	}
	node N19 {
		layout [ size: 41, 41 ]
		nodeLabels.placement: "[H_LEFT, V_TOP, OUTSIDE]"
		portConstraints: FIXED_ORDER
		label L19: "Accumulator" {
			layout [ size: 74, 15 ]
		}
		port P47 {
			layout [ size: 8, 8 ]
			index: 0
			side: WEST
		}
		port P48 {
			layout [ size: 8, 8 ]
			index: 1
			side: EAST
		}
		port P49 {
			layout [ size: 8, 8 ]
			index: -2
			side: WEST
		}
	}
	node N20 {
		layout [ size: 31, 31 ]
		nodeLabels.placement: "[H_LEFT, V_TOP, OUTSIDE]"
		portConstraints: FIXED_ORDER
		label L20: "BooleanToAnything" {
			layout [ size: 112, 15 ]
		}
		port P50 {
			layout [ size: 8, 8 ]
			index: 0
			side: WEST
		}
		port P51 {
			layout [ size: 8, 8 ]
			index: 1
			side: EAST
		}
	}
	node N21 {
		layout [ size: 29, 25 ]
		nodeLabels.placement: "[H_LEFT, V_TOP, OUTSIDE]"
		portConstraints: FIXED_ORDER
		label L21: "LogicFunction" {
			layout [ size: 82, 15 ]
		}
		port P52 {
			layout [ size: 8, 8 ]
			index: 0
			side: WEST
		}
		port P53 {
			layout [ size: 8, 8 ]
			index: 1
			side: EAST
		}
	}
	node N22 {
		layout [ size: 61, 41 ]
		nodeLabels.placement: "[H_LEFT, V_TOP, OUTSIDE]"
		portConstraints: FIXED_ORDER
		label L22: "Ramp" {
			layout [ size: 35, 15 ]
		}
		port P54 {
			layout [ size: 8, 8 ]
			index: 0
			side: EAST
		}
		port P55 {
			layout [ size: 8, 8 ]
			index: -1
			side: WEST
		}
		port P56 {
			layout [ size: 8, 8 ]
			index: -2
			side: WEST
		}
	}
	node N23 {
		layout [ size: 41, 41 ]
		nodeLabels.placement: "[H_LEFT, V_TOP, OUTSIDE]"
		portConstraints: FIXED_ORDER
		label L23: "MultiplyDivide" {
			layout [ size: 80, 15 ]
		}
		port P57 {
			layout [ size: 8, 8 ]
			index: 0
			side: WEST
		}
		port P58 {
			layout [ size: 8, 8 ]
			index: -1
			side: WEST
		}
		port P59 {
			layout [ size: 8, 8 ]
			index: 2
			side: EAST
		}
	}
	edge E29: P43 -> N21.P52
	edge E30: P44 -> N21.P52
	edge E31: P44 -> N22.P55
	edge E32: N19.P48 -> P45
	edge E33: N19.P48 -> N23.P57
	edge E34: N20.P51 -> N19.P47
	edge E35: N21.P53 -> N20.P50
	edge E36: N22.P54 -> N23.P58
	edge E37: N23.P59 -> P46
}
node N24 {
	layout [ size: 60, 40 ]
	nodeLabels.placement: "[H_LEFT, V_TOP, OUTSIDE]"
	portConstraints: FIXED_ORDER
	label L24: "Errors on Uncoded Channel" {
		layout [ size: 159, 15 ]
	}
	port P60 {
		layout [ size: 8, 8 ]
		index: 0
		side: WEST
	}
}
node N25 {
	layout [ size: 60, 40 ]
	nodeLabels.placement: "[H_LEFT, V_TOP, OUTSIDE]"
	portConstraints: FIXED_ORDER
	label L25: "Error Rate on Uncoded Channel" {
		layout [ size: 183, 15 ]
	}
	port P61 {
		layout [ size: 8, 8 ]
		index: 0
		side: WEST
	}
}
node N26 {
	layout [ size: 61, 41 ]
	nodeLabels.placement: "[H_LEFT, V_TOP, OUTSIDE]"
	portConstraints: FIXED_ORDER
	label L26: "ConvolutionalCoder" {
		layout [ size: 111, 15 ]
	}
	port P62 {
		layout [ size: 8, 8 ]
		index: 0
		side: WEST
	}
	port P63 {
		layout [ size: 8, 8 ]
		index: 1
		side: EAST
	}
}
node N27 {
	layout [ size: 66, 46 ]
	nodeLabels.placement: "[H_LEFT, V_TOP, OUTSIDE]"
	portConstraints: FIXED_ORDER
	label L27: "Gaussian2" {
		layout [ size: 63, 15 ]
	}
	port P64 {
		layout [ size: 8, 8 ]
		index: 0
		side: EAST
	}
	port P65 {
		layout [ size: 8, 8 ]
		index: -1
		side: WEST
	}
	port P66 {
		layout [ size: 8, 8 ]
		index: -2
		side: WEST
	}
	port P67 {
		layout [ size: 8, 8 ]
		index: -3
		side: WEST
	}
}
node N28 {
	layout [ size: 61, 41 ]
	nodeLabels.placement: "[H_LEFT, V_TOP, OUTSIDE]"
	portConstraints: FIXED_ORDER
	label L28: "ViterbiDecoder2" {
		layout [ size: 93, 15 ]
	}
	port P68 {
		layout [ size: 8, 8 ]
		index: 0
		side: WEST
	}
	port P69 {
		layout [ size: 8, 8 ]
		index: 1
		side: EAST
	}
}
edge E1: N1.P3 -> N28.P68
edge E2: N2.P4 -> N1.P1
edge E3: N3.P9 -> N1.P1
edge E4: N4.P10 -> N5.P12
edge E5: N4.P10 -> N7.P17
edge E6: N4.P10 -> N18.P44
edge E7: N4.P10 -> N26.P62
edge E8: N5.P13 -> N10.P25
edge E9: N6.P16 -> N8.P19
edge E10: N7.P18 -> N6.P14
edge E11: N8.P21 -> N18.P43
edge E12: N9.P22 -> N8.P20
edge E13: N10.P26 -> N16.P41
edge E14: N10.P27 -> N17.P42
edge E15: N18.P45 -> N24.P60
edge E16: N18.P46 -> N25.P61
edge E17: N26.P63 -> N3.P8
edge E18: N27.P64 -> N6.P14
edge E19: N28.P69 -> N10.P24
