#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000245f7f145d0 .scope module, "cpu_tb" "cpu_tb" 2 6;
 .timescale 0 0;
v00000245f7fbab60_0 .var "CLK", 0 0;
v00000245f7fb9440_0 .net "INSTRUCTION", 31 0, L_00000245f7fba0c0;  1 drivers
v00000245f7fb99e0_0 .net "PC", 31 0, v00000245f7fb8b50_0;  1 drivers
v00000245f7fbae80_0 .var "RESET", 0 0;
v00000245f7fbaac0_0 .net *"_ivl_0", 7 0, L_00000245f7fb9580;  1 drivers
v00000245f7fb9d00_0 .net *"_ivl_10", 31 0, L_00000245f7fbaf20;  1 drivers
v00000245f7fb9b20_0 .net *"_ivl_12", 7 0, L_00000245f7fba020;  1 drivers
L_00000245f8090118 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000245f7fb9940_0 .net/2u *"_ivl_14", 31 0, L_00000245f8090118;  1 drivers
v00000245f7fb9da0_0 .net *"_ivl_16", 31 0, L_00000245f7fb9ee0;  1 drivers
v00000245f7fba8e0_0 .net *"_ivl_18", 7 0, L_00000245f7fba660;  1 drivers
L_00000245f8090088 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v00000245f7fbaa20_0 .net/2u *"_ivl_2", 31 0, L_00000245f8090088;  1 drivers
v00000245f7fb9e40_0 .net *"_ivl_4", 31 0, L_00000245f7fb9f80;  1 drivers
v00000245f7fba980_0 .net *"_ivl_6", 7 0, L_00000245f7fb9620;  1 drivers
L_00000245f80900d0 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v00000245f7fb96c0_0 .net/2u *"_ivl_8", 31 0, L_00000245f80900d0;  1 drivers
v00000245f7fba200 .array "instr_mem", 1023 0, 7 0;
L_00000245f7fb9580 .array/port v00000245f7fba200, L_00000245f7fb9f80;
L_00000245f7fb9f80 .arith/sum 32, v00000245f7fb8b50_0, L_00000245f8090088;
L_00000245f7fb9620 .array/port v00000245f7fba200, L_00000245f7fbaf20;
L_00000245f7fbaf20 .arith/sum 32, v00000245f7fb8b50_0, L_00000245f80900d0;
L_00000245f7fba020 .array/port v00000245f7fba200, L_00000245f7fb9ee0;
L_00000245f7fb9ee0 .arith/sum 32, v00000245f7fb8b50_0, L_00000245f8090118;
L_00000245f7fba660 .array/port v00000245f7fba200, v00000245f7fb8b50_0;
L_00000245f7fba0c0 .delay 32 (2,2,2) L_00000245f7fba0c0/d;
L_00000245f7fba0c0/d .concat [ 8 8 8 8], L_00000245f7fba660, L_00000245f7fba020, L_00000245f7fb9620, L_00000245f7fb9580;
S_00000245f7f5ec20 .scope module, "mycpu" "cpu" 2 44, 3 22 0, S_00000245f7f145d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /INPUT 32 "INSTRUCTION";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "RESET";
L_00000245f7f4e600 .functor AND 1, v00000245f7fb7e30_0, v00000245f7f599f0_0, C4<1>, C4<1>;
L_00000245f7f4ee50 .functor OR 1, v00000245f7fb7250_0, L_00000245f7f4e600, C4<0>, C4<0>;
v00000245f7fb85b0_0 .var "ALUOP", 2 0;
v00000245f7fb8150_0 .net "ALURESULT", 7 0, v00000245f7f598b0_0;  1 drivers
v00000245f7fb7e30_0 .var "BEQSELECT", 0 0;
v00000245f7fb8650_0 .net "CLK", 0 0, v00000245f7fbab60_0;  1 drivers
v00000245f7fb88d0_0 .net "DATA1", 7 0, L_00000245f7f4e440;  1 drivers
v00000245f7fb71b0_0 .net "DATA2", 7 0, v00000245f7f587d0_0;  1 drivers
v00000245f7fb8ab0_0 .net "IMMEDIATE", 7 0, L_00000245f7fba160;  1 drivers
v00000245f7fb7bb0_0 .var "IMSELECT", 0 0;
v00000245f7fb8a10_0 .net "INSTRUCTION", 31 0, L_00000245f7fba0c0;  alias, 1 drivers
v00000245f7fb7250_0 .var "JUMPSELECT", 0 0;
v00000245f7fb7ed0_0 .net "NEGMUXOUT", 7 0, v00000245f7f58370_0;  1 drivers
v00000245f7fb7b10_0 .var "NEGSELECT", 0 0;
v00000245f7fb7890_0 .net "OFFSET", 0 0, L_00000245f7fba700;  1 drivers
v00000245f7fb7430_0 .var "OPCODE", 7 0;
v00000245f7fb8b50_0 .var "PC", 31 0;
v00000245f7fb7d90_0 .net "PCADDED", 31 0, v00000245f7f59630_0;  1 drivers
v00000245f7fb8bf0_0 .net "PCADDED_J_BEQ", 31 0, v00000245f7f59c70_0;  1 drivers
v00000245f7fb7570_0 .net "PCUPDATED", 31 0, v00000245f7f58690_0;  1 drivers
v00000245f7fb74d0_0 .net "READREG1", 2 0, L_00000245f7fb9300;  1 drivers
v00000245f7fb77f0_0 .net "READREG2", 2 0, L_00000245f7fba3e0;  1 drivers
v00000245f7fb81f0_0 .net "REGOUT2", 7 0, L_00000245f7f4dfe0;  1 drivers
v00000245f7fb8510_0 .net "RESET", 0 0, v00000245f7fbae80_0;  1 drivers
v00000245f7fb8d30_0 .net "SE_OFFSET_SHIFTED", 31 0, v00000245f7fb8790_0;  1 drivers
v00000245f7fb7610_0 .net "S_EXTENDED_OFFSET", 31 0, v00000245f7fb8f10_0;  1 drivers
v00000245f7fb7c50_0 .net "TWOSOUT", 7 0, L_00000245f7fb9080;  1 drivers
v00000245f7fb8dd0_0 .var "WRITEENABLE", 0 0;
v00000245f7fb7930_0 .net "WRITEREG", 2 0, L_00000245f7fba2a0;  1 drivers
v00000245f7fb79d0_0 .net "ZERO", 0 0, v00000245f7f599f0_0;  1 drivers
v00000245f7fb8470_0 .net *"_ivl_1", 7 0, L_00000245f7fb9a80;  1 drivers
v00000245f7fb7f70_0 .net *"_ivl_13", 7 0, L_00000245f7fbaca0;  1 drivers
L_00000245f8090160 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v00000245f7fb80b0_0 .net *"_ivl_21", 6 0, L_00000245f8090160;  1 drivers
v00000245f7fb8290_0 .net *"_ivl_5", 7 0, L_00000245f7fba340;  1 drivers
v00000245f7fb8330_0 .net *"_ivl_9", 7 0, L_00000245f7fbac00;  1 drivers
v00000245f7fb83d0_0 .net "isBEQ", 0 0, L_00000245f7f4e600;  1 drivers
v00000245f7fb9260_0 .net "isJ_OR_BEQ", 0 0, L_00000245f7f4ee50;  1 drivers
L_00000245f7fb9a80 .part L_00000245f7fba0c0, 16, 8;
L_00000245f7fba2a0 .part L_00000245f7fb9a80, 0, 3;
L_00000245f7fba340 .part L_00000245f7fba0c0, 16, 8;
L_00000245f7fba700 .part L_00000245f7fba340, 0, 1;
L_00000245f7fbac00 .part L_00000245f7fba0c0, 8, 8;
L_00000245f7fb9300 .part L_00000245f7fbac00, 0, 3;
L_00000245f7fbaca0 .part L_00000245f7fba0c0, 0, 8;
L_00000245f7fba3e0 .part L_00000245f7fbaca0, 0, 3;
L_00000245f7fba160 .part L_00000245f7fba0c0, 0, 8;
L_00000245f7fbad40 .concat [ 1 7 0 0], L_00000245f7fba700, L_00000245f8090160;
S_00000245f7f5edb0 .scope module, "cpu_alu" "alu" 3 211, 4 47 0, S_00000245f7f5ec20;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
    .port_info 3 /INPUT 3 "SELECT";
    .port_info 4 /OUTPUT 1 "ZERO";
v00000245f7f58d70_0 .net "ANS_ADD", 7 0, L_00000245f7fba480;  1 drivers
v00000245f7f58c30_0 .net "ANS_AND", 7 0, L_00000245f7f4e210;  1 drivers
v00000245f7f58eb0_0 .net "ANS_FORWARD", 7 0, L_00000245f7f4e520;  1 drivers
v00000245f7f58230_0 .net "ANS_OR", 7 0, L_00000245f7f4e2f0;  1 drivers
v00000245f7f594f0_0 .net "DATA1", 7 0, L_00000245f7f4e440;  alias, 1 drivers
v00000245f7f58cd0_0 .net "DATA2", 7 0, v00000245f7f587d0_0;  alias, 1 drivers
v00000245f7f598b0_0 .var "RESULT", 7 0;
v00000245f7f582d0_0 .net "SELECT", 2 0, v00000245f7fb85b0_0;  1 drivers
v00000245f7f599f0_0 .var "ZERO", 0 0;
E_00000245f7f51790 .event anyedge, v00000245f7f59130_0;
E_00000245f7f51a10 .event anyedge, v00000245f7f598b0_0, v00000245f7f58ff0_0, v00000245f7f58910_0;
S_00000245f7f25220 .scope module, "f1" "aluFORWARD" 4 58, 4 10 0, S_00000245f7f5edb0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA2";
    .port_info 1 /OUTPUT 8 "RESULT";
L_00000245f7f4e520/d .functor BUFZ 8, v00000245f7f587d0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_00000245f7f4e520 .delay 8 (1,1,1) L_00000245f7f4e520/d;
v00000245f7f58ff0_0 .net "DATA2", 7 0, v00000245f7f587d0_0;  alias, 1 drivers
v00000245f7f58a50_0 .net "RESULT", 7 0, L_00000245f7f4e520;  alias, 1 drivers
S_00000245f7f253b0 .scope module, "f2" "aluADD" 4 59, 4 19 0, S_00000245f7f5edb0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
v00000245f7f58910_0 .net "DATA1", 7 0, L_00000245f7f4e440;  alias, 1 drivers
v00000245f7f59950_0 .net "DATA2", 7 0, v00000245f7f587d0_0;  alias, 1 drivers
v00000245f7f59130_0 .net "RESULT", 7 0, L_00000245f7fba480;  alias, 1 drivers
L_00000245f7fba480 .delay 8 (2,2,2) L_00000245f7fba480/d;
L_00000245f7fba480/d .arith/sum 8, L_00000245f7f4e440, v00000245f7f587d0_0;
S_00000245f7f27be0 .scope module, "f3" "aluAND" 4 60, 4 28 0, S_00000245f7f5edb0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
L_00000245f7f4e210/d .functor AND 8, L_00000245f7f4e440, v00000245f7f587d0_0, C4<11111111>, C4<11111111>;
L_00000245f7f4e210 .delay 8 (1,1,1) L_00000245f7f4e210/d;
v00000245f7f59450_0 .net "DATA1", 7 0, L_00000245f7f4e440;  alias, 1 drivers
v00000245f7f585f0_0 .net "DATA2", 7 0, v00000245f7f587d0_0;  alias, 1 drivers
v00000245f7f59090_0 .net "RESULT", 7 0, L_00000245f7f4e210;  alias, 1 drivers
S_00000245f7f27d70 .scope module, "f4" "aluOR" 4 61, 4 37 0, S_00000245f7f5edb0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
L_00000245f7f4e2f0/d .functor OR 8, L_00000245f7f4e440, v00000245f7f587d0_0, C4<00000000>, C4<00000000>;
L_00000245f7f4e2f0 .delay 8 (1,1,1) L_00000245f7f4e2f0/d;
v00000245f7f58af0_0 .net "DATA1", 7 0, L_00000245f7f4e440;  alias, 1 drivers
v00000245f7f58b90_0 .net "DATA2", 7 0, v00000245f7f587d0_0;  alias, 1 drivers
v00000245f7f59d10_0 .net "RESULT", 7 0, L_00000245f7f4e2f0;  alias, 1 drivers
S_00000245f7f1bd30 .scope module, "cpu_im_mux" "mux" 3 223, 5 10 0, S_00000245f7f5ec20;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "IN1";
    .port_info 1 /INPUT 8 "IN2";
    .port_info 2 /INPUT 1 "SELECT";
    .port_info 3 /OUTPUT 8 "OUT";
v00000245f7f58f50_0 .net "IN1", 7 0, v00000245f7f58370_0;  alias, 1 drivers
v00000245f7f59a90_0 .net "IN2", 7 0, L_00000245f7fba160;  alias, 1 drivers
v00000245f7f587d0_0 .var "OUT", 7 0;
v00000245f7f584b0_0 .net "SELECT", 0 0, v00000245f7fb7bb0_0;  1 drivers
E_00000245f7f51f50 .event anyedge, v00000245f7f584b0_0, v00000245f7f59a90_0, v00000245f7f58f50_0;
S_00000245f7f1bec0 .scope module, "cpu_mux32" "mux32" 3 229, 6 9 0, S_00000245f7f5ec20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "IN1";
    .port_info 1 /INPUT 32 "IN2";
    .port_info 2 /OUTPUT 32 "OUT";
    .port_info 3 /INPUT 1 "SELECT";
v00000245f7f591d0_0 .net "IN1", 31 0, v00000245f7f59630_0;  alias, 1 drivers
v00000245f7f59810_0 .net "IN2", 31 0, v00000245f7f59c70_0;  alias, 1 drivers
v00000245f7f58690_0 .var "OUT", 31 0;
v00000245f7f59bd0_0 .net "SELECT", 0 0, L_00000245f7f4ee50;  alias, 1 drivers
E_00000245f7f52990 .event anyedge, v00000245f7f59bd0_0, v00000245f7f59810_0, v00000245f7f591d0_0;
S_00000245f7f29cb0 .scope module, "cpu_neg_mux" "mux" 3 220, 5 10 0, S_00000245f7f5ec20;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "IN1";
    .port_info 1 /INPUT 8 "IN2";
    .port_info 2 /INPUT 1 "SELECT";
    .port_info 3 /OUTPUT 8 "OUT";
v00000245f7f59270_0 .net "IN1", 7 0, L_00000245f7fb9080;  alias, 1 drivers
v00000245f7f59b30_0 .net "IN2", 7 0, L_00000245f7f4dfe0;  alias, 1 drivers
v00000245f7f58370_0 .var "OUT", 7 0;
v00000245f7f59310_0 .net "SELECT", 0 0, v00000245f7fb7b10_0;  1 drivers
E_00000245f7f529d0 .event anyedge, v00000245f7f59310_0, v00000245f7f59b30_0, v00000245f7f59270_0;
S_00000245f7f29e40 .scope module, "cpu_pc_add" "pc_add" 3 93, 7 10 0, S_00000245f7f5ec20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PC";
    .port_info 1 /OUTPUT 32 "PCADDED";
v00000245f7f593b0_0 .net "PC", 31 0, v00000245f7fb8b50_0;  alias, 1 drivers
v00000245f7f59630_0 .var "PCADDED", 31 0;
E_00000245f7f52a10 .event anyedge, v00000245f7f593b0_0;
S_00000245f7f25f60 .scope module, "cpu_pc_add_j_beq" "pc_add_j_beq" 3 102, 8 10 0, S_00000245f7f5ec20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PC";
    .port_info 1 /INPUT 32 "INSTRUCTION";
    .port_info 2 /INPUT 32 "OFFSET";
    .port_info 3 /OUTPUT 32 "PCADDED";
v00000245f7f59590_0 .net "INSTRUCTION", 31 0, L_00000245f7fba0c0;  alias, 1 drivers
v00000245f7f596d0_0 .net "OFFSET", 31 0, v00000245f7fb8790_0;  alias, 1 drivers
v00000245f7f59770_0 .net "PC", 31 0, v00000245f7f59630_0;  alias, 1 drivers
v00000245f7f59c70_0 .var "PCADDED", 31 0;
E_00000245f7f52a50 .event anyedge, v00000245f7f59590_0;
S_00000245f7f260f0 .scope module, "cpu_reg_file" "reg_file" 3 214, 9 10 0, S_00000245f7f5ec20;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "IN";
    .port_info 1 /OUTPUT 8 "OUT1";
    .port_info 2 /OUTPUT 8 "OUT2";
    .port_info 3 /INPUT 3 "INADDRESS";
    .port_info 4 /INPUT 3 "OUT1ADDRESS";
    .port_info 5 /INPUT 3 "OUT2ADDRESS";
    .port_info 6 /INPUT 1 "WRITE";
    .port_info 7 /INPUT 1 "CLK";
    .port_info 8 /INPUT 1 "RESET";
L_00000245f7f4e440/d .functor BUFZ 8, L_00000245f7fba520, C4<00000000>, C4<00000000>, C4<00000000>;
L_00000245f7f4e440 .delay 8 (2,2,2) L_00000245f7f4e440/d;
L_00000245f7f4dfe0/d .functor BUFZ 8, L_00000245f7fba5c0, C4<00000000>, C4<00000000>, C4<00000000>;
L_00000245f7f4dfe0 .delay 8 (2,2,2) L_00000245f7f4dfe0/d;
v00000245f7f59db0_0 .net "CLK", 0 0, v00000245f7fbab60_0;  alias, 1 drivers
v00000245f7f59e50_0 .net "IN", 7 0, v00000245f7f598b0_0;  alias, 1 drivers
v00000245f7f59ef0_0 .net "INADDRESS", 2 0, L_00000245f7fba2a0;  alias, 1 drivers
v00000245f7f58410_0 .net "OUT1", 7 0, L_00000245f7f4e440;  alias, 1 drivers
v00000245f7f58050_0 .net "OUT1ADDRESS", 2 0, L_00000245f7fb9300;  alias, 1 drivers
v00000245f7f580f0_0 .net "OUT2", 7 0, L_00000245f7f4dfe0;  alias, 1 drivers
v00000245f7f58190_0 .net "OUT2ADDRESS", 2 0, L_00000245f7fba3e0;  alias, 1 drivers
v00000245f7f58730 .array "REGISTER", 7 0, 7 0;
v00000245f7f589b0_0 .net "RESET", 0 0, v00000245f7fbae80_0;  alias, 1 drivers
v00000245f7fb7390_0 .net "WRITE", 0 0, v00000245f7fb8dd0_0;  1 drivers
v00000245f7fb7070_0 .net *"_ivl_0", 7 0, L_00000245f7fba520;  1 drivers
v00000245f7fb7110_0 .net *"_ivl_10", 4 0, L_00000245f7fba7a0;  1 drivers
L_00000245f80901f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000245f7fb72f0_0 .net *"_ivl_13", 1 0, L_00000245f80901f0;  1 drivers
v00000245f7fb8010_0 .net *"_ivl_2", 4 0, L_00000245f7fbade0;  1 drivers
L_00000245f80901a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000245f7fb8e70_0 .net *"_ivl_5", 1 0, L_00000245f80901a8;  1 drivers
v00000245f7fb8830_0 .net *"_ivl_8", 7 0, L_00000245f7fba5c0;  1 drivers
v00000245f7fb7a70_0 .var/i "i", 31 0;
E_00000245f7f52a90 .event posedge, v00000245f7f59db0_0;
L_00000245f7fba520 .array/port v00000245f7f58730, L_00000245f7fbade0;
L_00000245f7fbade0 .concat [ 3 2 0 0], L_00000245f7fb9300, L_00000245f80901a8;
L_00000245f7fba5c0 .array/port v00000245f7f58730, L_00000245f7fba7a0;
L_00000245f7fba7a0 .concat [ 3 2 0 0], L_00000245f7fba3e0, L_00000245f80901f0;
S_00000245f7f2bd30 .scope module, "cpu_shift" "shift" 3 99, 10 9 0, S_00000245f7f5ec20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "OFFSET";
    .port_info 1 /OUTPUT 32 "SHIFTED_OFFSET";
v00000245f7fb76b0_0 .net "OFFSET", 31 0, v00000245f7fb8f10_0;  alias, 1 drivers
v00000245f7fb8790_0 .var "SHIFTED_OFFSET", 31 0;
E_00000245f7f52bd0 .event anyedge, v00000245f7fb76b0_0;
S_00000245f7f2bec0 .scope module, "cpu_sign_extend" "sign_extend" 3 96, 11 9 0, S_00000245f7f5ec20;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "IN";
    .port_info 1 /OUTPUT 32 "OUT";
v00000245f7fb8970_0 .net "IN", 7 0, L_00000245f7fbad40;  1 drivers
v00000245f7fb8f10_0 .var "OUT", 31 0;
E_00000245f7f52390 .event anyedge, v00000245f7fb8970_0;
S_00000245f7f21350 .scope module, "cpu_tc" "twos_compliment" 3 217, 12 9 0, S_00000245f7f5ec20;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "IN";
    .port_info 1 /OUTPUT 8 "OUT";
L_00000245f7f4e7c0 .functor NOT 8, L_00000245f7f4dfe0, C4<00000000>, C4<00000000>, C4<00000000>;
v00000245f7fb86f0_0 .net "IN", 7 0, L_00000245f7f4dfe0;  alias, 1 drivers
v00000245f7fb7750_0 .net "OUT", 7 0, L_00000245f7fb9080;  alias, 1 drivers
v00000245f7fb8c90_0 .net *"_ivl_0", 7 0, L_00000245f7f4e7c0;  1 drivers
L_00000245f8090238 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v00000245f7fb7cf0_0 .net/2u *"_ivl_2", 7 0, L_00000245f8090238;  1 drivers
L_00000245f7fb9080 .delay 8 (1,1,1) L_00000245f7fb9080/d;
L_00000245f7fb9080/d .arith/sum 8, L_00000245f7f4e7c0, L_00000245f8090238;
    .scope S_00000245f7f29e40;
T_0 ;
    %wait E_00000245f7f52a10;
    %delay 1, 0;
    %load/vec4 v00000245f7f593b0_0;
    %addi 4, 0, 32;
    %store/vec4 v00000245f7f59630_0, 0, 32;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_00000245f7f2bec0;
T_1 ;
    %wait E_00000245f7f52390;
    %load/vec4 v00000245f7fb8970_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v00000245f7fb8970_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000245f7fb8f10_0, 0, 32;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_00000245f7f2bd30;
T_2 ;
    %wait E_00000245f7f52bd0;
    %load/vec4 v00000245f7fb76b0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v00000245f7fb8790_0, 0, 32;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_00000245f7f25f60;
T_3 ;
    %wait E_00000245f7f52a50;
    %delay 2, 0;
    %load/vec4 v00000245f7f59770_0;
    %load/vec4 v00000245f7f596d0_0;
    %add;
    %store/vec4 v00000245f7f59c70_0, 0, 32;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_00000245f7f5edb0;
T_4 ;
    %wait E_00000245f7f51a10;
    %load/vec4 v00000245f7f582d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v00000245f7f598b0_0, 0, 8;
    %jmp T_4.5;
T_4.0 ;
    %load/vec4 v00000245f7f58eb0_0;
    %cassign/vec4 v00000245f7f598b0_0;
    %cassign/link v00000245f7f598b0_0, v00000245f7f58eb0_0;
    %jmp T_4.5;
T_4.1 ;
    %load/vec4 v00000245f7f58d70_0;
    %cassign/vec4 v00000245f7f598b0_0;
    %cassign/link v00000245f7f598b0_0, v00000245f7f58d70_0;
    %jmp T_4.5;
T_4.2 ;
    %load/vec4 v00000245f7f58c30_0;
    %cassign/vec4 v00000245f7f598b0_0;
    %cassign/link v00000245f7f598b0_0, v00000245f7f58c30_0;
    %jmp T_4.5;
T_4.3 ;
    %load/vec4 v00000245f7f58230_0;
    %cassign/vec4 v00000245f7f598b0_0;
    %cassign/link v00000245f7f598b0_0, v00000245f7f58230_0;
    %jmp T_4.5;
T_4.5 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_00000245f7f5edb0;
T_5 ;
    %wait E_00000245f7f51790;
    %load/vec4 v00000245f7f58d70_0;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000245f7f599f0_0, 0, 1;
    %jmp T_5.1;
T_5.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000245f7f599f0_0, 0, 1;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_00000245f7f260f0;
T_6 ;
    %wait E_00000245f7f52a90;
    %load/vec4 v00000245f7f589b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %delay 1, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000245f7fb7a70_0, 0, 32;
T_6.2 ;
    %load/vec4 v00000245f7fb7a70_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_6.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v00000245f7fb7a70_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000245f7f58730, 0, 4;
    %load/vec4 v00000245f7fb7a70_0;
    %addi 1, 0, 32;
    %store/vec4 v00000245f7fb7a70_0, 0, 32;
    %jmp T_6.2;
T_6.3 ;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v00000245f7fb7390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %delay 1, 0;
    %load/vec4 v00000245f7f59e50_0;
    %load/vec4 v00000245f7f59ef0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000245f7f58730, 0, 4;
T_6.4 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_00000245f7f29cb0;
T_7 ;
    %wait E_00000245f7f529d0;
    %load/vec4 v00000245f7f59310_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v00000245f7f59270_0;
    %cassign/vec4 v00000245f7f58370_0;
    %cassign/link v00000245f7f58370_0, v00000245f7f59270_0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v00000245f7f59b30_0;
    %cassign/vec4 v00000245f7f58370_0;
    %cassign/link v00000245f7f58370_0, v00000245f7f59b30_0;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_00000245f7f1bd30;
T_8 ;
    %wait E_00000245f7f51f50;
    %load/vec4 v00000245f7f584b0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v00000245f7f58f50_0;
    %cassign/vec4 v00000245f7f587d0_0;
    %cassign/link v00000245f7f587d0_0, v00000245f7f58f50_0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v00000245f7f59a90_0;
    %cassign/vec4 v00000245f7f587d0_0;
    %cassign/link v00000245f7f587d0_0, v00000245f7f59a90_0;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_00000245f7f1bec0;
T_9 ;
    %wait E_00000245f7f52990;
    %load/vec4 v00000245f7f59bd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v00000245f7f59810_0;
    %store/vec4 v00000245f7f58690_0, 0, 32;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v00000245f7f591d0_0;
    %store/vec4 v00000245f7f58690_0, 0, 32;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_00000245f7f5ec20;
T_10 ;
    %wait E_00000245f7f52a90;
    %load/vec4 v00000245f7fb8510_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_10.0, 4;
    %delay 1, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000245f7fb8b50_0, 0, 32;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_00000245f7f5ec20;
T_11 ;
    %wait E_00000245f7f52a90;
    %delay 1, 0;
    %load/vec4 v00000245f7fb7570_0;
    %store/vec4 v00000245f7fb8b50_0, 0, 32;
    %jmp T_11;
    .thread T_11;
    .scope S_00000245f7f5ec20;
T_12 ;
    %wait E_00000245f7f52a50;
    %load/vec4 v00000245f7fb8a10_0;
    %parti/s 8, 24, 6;
    %store/vec4 v00000245f7fb7430_0, 0, 8;
    %delay 1, 0;
    %load/vec4 v00000245f7fb7430_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_12.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_12.7, 6;
    %jmp T_12.8;
T_12.0 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000245f7fb85b0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000245f7fb7bb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000245f7fb7b10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000245f7fb8dd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000245f7fb7250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000245f7fb7e30_0, 0, 1;
    %jmp T_12.8;
T_12.1 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000245f7fb85b0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000245f7fb7bb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000245f7fb7b10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000245f7fb8dd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000245f7fb7250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000245f7fb7e30_0, 0, 1;
    %jmp T_12.8;
T_12.2 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000245f7fb85b0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000245f7fb7bb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000245f7fb7b10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000245f7fb8dd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000245f7fb7250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000245f7fb7e30_0, 0, 1;
    %jmp T_12.8;
T_12.3 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000245f7fb85b0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000245f7fb7bb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000245f7fb7b10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000245f7fb8dd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000245f7fb7250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000245f7fb7e30_0, 0, 1;
    %jmp T_12.8;
T_12.4 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00000245f7fb85b0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000245f7fb7bb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000245f7fb7b10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000245f7fb8dd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000245f7fb7250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000245f7fb7e30_0, 0, 1;
    %jmp T_12.8;
T_12.5 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v00000245f7fb85b0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000245f7fb7bb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000245f7fb7b10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000245f7fb8dd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000245f7fb7250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000245f7fb7e30_0, 0, 1;
    %jmp T_12.8;
T_12.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000245f7fb7bb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000245f7fb7b10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000245f7fb8dd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000245f7fb7250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000245f7fb7e30_0, 0, 1;
    %jmp T_12.8;
T_12.7 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000245f7fb85b0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000245f7fb7bb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000245f7fb7b10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000245f7fb8dd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000245f7fb7250_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000245f7fb7e30_0, 0, 1;
    %jmp T_12.8;
T_12.8 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_00000245f7f145d0;
T_13 ;
    %vpi_call 2 36 "$readmemb", "instr_mem.mem", v00000245f7fba200 {0 0 0};
    %end;
    .thread T_13;
    .scope S_00000245f7f145d0;
T_14 ;
    %vpi_call 2 50 "$dumpfile", "cpu_wavedata.vcd" {0 0 0};
    %vpi_call 2 51 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000245f7f145d0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000245f7fbab60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000245f7fbae80_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000245f7fbae80_0, 0, 1;
    %delay 300, 0;
    %vpi_call 2 62 "$finish" {0 0 0};
    %end;
    .thread T_14;
    .scope S_00000245f7f145d0;
T_15 ;
    %delay 4, 0;
    %load/vec4 v00000245f7fbab60_0;
    %inv;
    %store/vec4 v00000245f7fbab60_0, 0, 1;
    %jmp T_15;
    .thread T_15;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    ".\cpu_tb.v";
    "cpu.v";
    "./alu.v";
    "./mux.v";
    "./mux32.v";
    "./pc_add.v";
    "./pc_add_j_beq.v";
    "./reg_file.v";
    "./shift.v";
    "./sign_extend.v";
    "./twos_compliment.v";
