# Copyright (C) 1991-2010 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.

# Quartus II Version 10.1 Build 153 11/29/2010 SJ Web Edition
# File: C:/altera/10.1/up16.csv
# Generated on: Wed Oct 29 10:04:38 2014

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus II software.

To,Direction,Location,I/O Bank,VREF Group,I/O Standard,Reserved
clock_up16,Input,PIN_R8,3,B3_N0,,
PORT_A[7],Output,PIN_L3,2,B2_N0,,
PORT_A[6],Output,PIN_B1,1,B1_N0,,
PORT_A[5],Output,PIN_F3,1,B1_N0,,
PORT_A[4],Output,PIN_D1,1,B1_N0,,
PORT_A[3],Output,PIN_A11,7,B7_N0,,
PORT_A[2],Output,PIN_B13,7,B7_N0,,
PORT_A[1],Output,PIN_A13,7,B7_N0,,
PORT_A[0],Output,PIN_A15,7,B7_N0,,
PORT_B[7],Input,PIN_B3,8,B8_N0,,
PORT_B[6],Input,PIN_C6,8,B8_N0,,
PORT_B[5],Input,PIN_D5,8,B8_N0,,
PORT_B[4],Input,PIN_M15,5,B5_N0,,
PORT_B[3],Input,PIN_B9,7,B7_N0,,
PORT_B[2],Input,PIN_T8,3,B3_N0,,
PORT_B[1],Input,PIN_M1,2,B2_N0,,
PORT_B[0],Input,PIN_E1,1,B1_N0,,
reset_up16,Input,PIN_J15,5,B5_N0,,
