0.6
2018.2
Jun 14 2018
20:41:02
C:/Users/trevl/Documents/GitHub/Assignment_1/assignment_1.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
C:/Users/trevl/Documents/GitHub/Assignment_1/assignment_1.srcs/sim_1/new/ADD_tb.v,1536038528,verilog,,,,ADD_tb,,,,,,,,
C:/Users/trevl/Documents/GitHub/Assignment_1/assignment_1.srcs/sim_1/new/COMP_tb.v,1536040082,verilog,,C:/Users/trevl/Documents/GitHub/Assignment_1/assignment_1.srcs/sim_1/new/MUL_tb.v,,COMP_tb,,,,,,,,
C:/Users/trevl/Documents/GitHub/Assignment_1/assignment_1.srcs/sim_1/new/DEC_tb.v,1536040680,verilog,,C:/Users/trevl/Documents/GitHub/Assignment_1/assignment_1.srcs/sim_1/new/INC_tb.v,,DEC_tb,,,,,,,,
C:/Users/trevl/Documents/GitHub/Assignment_1/assignment_1.srcs/sim_1/new/DIV_tb.v,1536043092,verilog,,C:/Users/trevl/Documents/GitHub/Assignment_1/assignment_1.srcs/sim_1/new/SHL_tb.v,,DIV_tb,,,,,,,,
C:/Users/trevl/Documents/GitHub/Assignment_1/assignment_1.srcs/sim_1/new/INC_tb.v,1536040627,verilog,,C:/Users/trevl/Documents/GitHub/Assignment_1/assignment_1.srcs/sim_1/new/MOD_tb.v,,INC_tb,,,,,,,,
C:/Users/trevl/Documents/GitHub/Assignment_1/assignment_1.srcs/sim_1/new/MOD_tb.v,1536043177,verilog,,C:/Users/trevl/Documents/GitHub/Assignment_1/assignment_1.srcs/sim_1/new/DIV_tb.v,,MOD_tb,,,,,,,,
C:/Users/trevl/Documents/GitHub/Assignment_1/assignment_1.srcs/sim_1/new/MUL_tb.v,1536042519,verilog,,C:/Users/trevl/Documents/GitHub/Assignment_1/assignment_1.srcs/sim_1/new/SUB_tb.v,,MUL_tb,,,,,,,,
C:/Users/trevl/Documents/GitHub/Assignment_1/assignment_1.srcs/sim_1/new/MUX2x1_tb.v,1536041526,verilog,,C:/Users/trevl/Documents/GitHub/Assignment_1/assignment_1.srcs/sim_1/new/COMP_tb.v,,MUX2x1_tb,,,,,,,,
,,,,C:/Users/trevl/Documents/GitHub/Assignment_1/assignment_1.srcs/sim_1/new/DEC_tb.v,,REG_tb,,,,,,,,
C:/Users/trevl/Documents/GitHub/Assignment_1/assignment_1.srcs/sim_1/new/SHL_tb.v,1536041973,verilog,,C:/Users/trevl/Documents/GitHub/Assignment_1/assignment_1.srcs/sim_1/new/SHR_tb.v,,SHL_tb,,,,,,,,
C:/Users/trevl/Documents/GitHub/Assignment_1/assignment_1.srcs/sim_1/new/SHR_tb.v,1536042885,verilog,,C:/Users/trevl/Documents/GitHub/Assignment_1/assignment_1.srcs/sim_1/new/MUX2x1_tb.v,,SHR_tb,,,,,,,,
C:/Users/trevl/Documents/GitHub/Assignment_1/assignment_1.srcs/sim_1/new/SUB_tb.v,1536042401,verilog,,C:/Users/trevl/Documents/GitHub/Assignment_1/assignment_1.srcs/sim_1/new/ADD_tb.v,,SUB_tb,,,,,,,,
C:/Users/trevl/Documents/GitHub/Assignment_1/assignment_1.srcs/sources_1/new/ADD.v,1536047335,verilog,,C:/Users/trevl/Documents/GitHub/Assignment_1/assignment_1.srcs/sources_1/new/COMP.v,,ADD,,,,,,,,
C:/Users/trevl/Documents/GitHub/Assignment_1/assignment_1.srcs/sources_1/new/COMP.v,1536046616,verilog,,C:/Users/trevl/Documents/GitHub/Assignment_1/assignment_1.srcs/sources_1/new/DEC.v,,COMP,,,,,,,,
C:/Users/trevl/Documents/GitHub/Assignment_1/assignment_1.srcs/sources_1/new/DEC.v,1536388403,verilog,,C:/Users/trevl/Documents/GitHub/Assignment_1/assignment_1.srcs/sources_1/new/DIV.v,,DEC,,,,,,,,
C:/Users/trevl/Documents/GitHub/Assignment_1/assignment_1.srcs/sources_1/new/DIV.v,1536038186,verilog,,C:/Users/trevl/Documents/GitHub/Assignment_1/assignment_1.srcs/sources_1/new/INC.v,,DIV,,,,,,,,
C:/Users/trevl/Documents/GitHub/Assignment_1/assignment_1.srcs/sources_1/new/INC.v,1536038200,verilog,,C:/Users/trevl/Documents/GitHub/Assignment_1/assignment_1.srcs/sources_1/new/MOD.v,,INC,,,,,,,,
C:/Users/trevl/Documents/GitHub/Assignment_1/assignment_1.srcs/sources_1/new/MOD.v,1536038213,verilog,,C:/Users/trevl/Documents/GitHub/Assignment_1/assignment_1.srcs/sources_1/new/MUL.v,,MOD,,,,,,,,
C:/Users/trevl/Documents/GitHub/Assignment_1/assignment_1.srcs/sources_1/new/MUL.v,1535699313,verilog,,C:/Users/trevl/Documents/GitHub/Assignment_1/assignment_1.srcs/sources_1/new/MUX2x1.v,,MUL,,,,,,,,
C:/Users/trevl/Documents/GitHub/Assignment_1/assignment_1.srcs/sources_1/new/MUX2x1.v,1535699308,verilog,,C:/Users/trevl/Documents/GitHub/Assignment_1/assignment_1.srcs/sources_1/new/REG.v,,MUX2x1,,,,,,,,
,,,,C:/Users/trevl/Documents/GitHub/Assignment_1/assignment_1.srcs/sources_1/new/SHL.v,,REG,,,,,,,,
C:/Users/trevl/Documents/GitHub/Assignment_1/assignment_1.srcs/sources_1/new/SHL.v,1536038090,verilog,,C:/Users/trevl/Documents/GitHub/Assignment_1/assignment_1.srcs/sources_1/new/SHR.v,,SHL,,,,,,,,
C:/Users/trevl/Documents/GitHub/Assignment_1/assignment_1.srcs/sources_1/new/SHR.v,1536038110,verilog,,C:/Users/trevl/Documents/GitHub/Assignment_1/assignment_1.srcs/sources_1/new/SUB.v,,SHR,,,,,,,,
C:/Users/trevl/Documents/GitHub/Assignment_1/assignment_1.srcs/sources_1/new/SUB.v,1535699279,verilog,,C:/Users/trevl/Documents/GitHub/Assignment_1/assignment_1.srcs/sources_1/new/circuit1.v,,SUB,,,,,,,,
,,,,C:/Users/trevl/Documents/GitHub/Assignment_1/assignment_1.srcs/sources_1/new/circuit2.v,,circuit1,,,,,,,,
,,,,C:/Users/trevl/Documents/GitHub/Assignment_1/assignment_1.srcs/sources_1/new/circuit3.v,,circuit2,,,,,,,,
,,,,C:/Users/trevl/Documents/GitHub/Assignment_1/assignment_1.srcs/sources_1/new/circuit4.v,,circuit3,,,,,,,,
,,,,C:/Users/trevl/Documents/GitHub/Assignment_1/assignment_1.srcs/sources_1/new/circuit5.v,,circuit4,,,,,,,,
,,,,C:/Users/trevl/Documents/GitHub/Assignment_1/assignment_1.srcs/sources_1/new/circuit6.v,,circuit5,,,,,,,,
,,,,C:/Users/trevl/Documents/GitHub/Assignment_1/assignment_1.srcs/sim_1/new/REG_tb.v,,circuit6,,,,,,,,
