// Seed: 3054949488
module module_0 (
    input tri id_0,
    input wor id_1
);
  always if (1) id_3 = id_3;
endmodule : SymbolIdentifier
module module_1 (
    input wor id_0
);
  wire id_2;
  module_0 modCall_1 (
      id_0,
      id_0
  );
  assign id_3 = id_3;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  supply0 id_7, id_8, id_9, id_10;
  assign id_8 = id_9;
  wire id_11;
  assign id_9 = id_3[-1 : 1];
  assign id_8 = -1;
endmodule
module module_3 (
    id_1
);
  inout wire id_1;
  assign id_1 = id_1;
  always id_1[-1] = 1;
  wire id_2, id_3;
  module_2 modCall_1 (
      id_3,
      id_2,
      id_1,
      id_2,
      id_3,
      id_2
  );
endmodule
