#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Feb 28 15:58:06 2024
# Process ID: 43531
# Current directory: /home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.runs/synth_1
# Command line: vivado -log system_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_top.tcl
# Log file: /home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.runs/synth_1/system_top.vds
# Journal file: /home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source system_top.tcl -notrace
Command: synth_design -top system_top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 43564 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1358.363 ; gain = 1.027 ; free physical = 700 ; free virtual = 9001
---------------------------------------------------------------------------------
WARNING: [Synth 8-2519] partially associated formal co cannot have actual OPEN [/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/imports/rtl/sensor/sensor.vhd:182]
WARNING: [Synth 8-2519] partially associated formal co cannot have actual OPEN [/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/imports/rtl/sensor/sensor.vhd:199]
INFO: [Synth 8-638] synthesizing module 'system_top' [/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/imports/rtl/system_top_artix7_fifo_aes.vhd:24]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "yes" *) [/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/imports/rtl/system_top_artix7_fifo_aes.vhd:53]
INFO: [Synth 8-5534] Detected attribute (* keep = "yes" *) [/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/imports/rtl/system_top_artix7_fifo_aes.vhd:53]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "yes" *) [/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/imports/rtl/system_top_artix7_fifo_aes.vhd:56]
INFO: [Synth 8-5534] Detected attribute (* keep = "yes" *) [/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/imports/rtl/system_top_artix7_fifo_aes.vhd:56]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "yes" *) [/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/imports/rtl/system_top_artix7_fifo_aes.vhd:57]
INFO: [Synth 8-5534] Detected attribute (* keep = "yes" *) [/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/imports/rtl/system_top_artix7_fifo_aes.vhd:57]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "yes" *) [/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/imports/rtl/system_top_artix7_fifo_aes.vhd:58]
INFO: [Synth 8-5534] Detected attribute (* keep = "yes" *) [/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/imports/rtl/system_top_artix7_fifo_aes.vhd:58]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "yes" *) [/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/imports/rtl/system_top_artix7_fifo_aes.vhd:61]
INFO: [Synth 8-5534] Detected attribute (* keep = "yes" *) [/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/imports/rtl/system_top_artix7_fifo_aes.vhd:61]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "yes" *) [/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/imports/rtl/system_top_artix7_fifo_aes.vhd:62]
INFO: [Synth 8-5534] Detected attribute (* keep = "yes" *) [/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/imports/rtl/system_top_artix7_fifo_aes.vhd:62]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "yes" *) [/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/imports/rtl/system_top_artix7_fifo_aes.vhd:63]
INFO: [Synth 8-5534] Detected attribute (* keep = "yes" *) [/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/imports/rtl/system_top_artix7_fifo_aes.vhd:63]
INFO: [Synth 8-113] binding component instance 'BUFG_inst' to cell 'BUFG' [/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/imports/rtl/system_top_artix7_fifo_aes.vhd:123]
INFO: [Synth 8-3491] module 'clock_generator' declared at '/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.runs/synth_1/.Xil/Vivado-43531-RENENTB/realtime/clock_generator_stub.vhdl:5' bound to instance 'clock_generator_inst' of component 'clock_generator' [/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/imports/rtl/system_top_artix7_fifo_aes.vhd:130]
INFO: [Synth 8-638] synthesizing module 'clock_generator' [/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.runs/synth_1/.Xil/Vivado-43531-RENENTB/realtime/clock_generator_stub.vhdl:17]
INFO: [Synth 8-638] synthesizing module 'reset_wrapper' [/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/imports/rtl/reset_wrapper.vhd:42]
INFO: [Synth 8-3491] module 'reset_gen' declared at '/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.runs/synth_1/.Xil/Vivado-43531-RENENTB/realtime/reset_gen_stub.vhdl:5' bound to instance 'aes_reset' of component 'reset_gen' [/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/imports/rtl/reset_wrapper.vhd:87]
INFO: [Synth 8-638] synthesizing module 'reset_gen' [/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.runs/synth_1/.Xil/Vivado-43531-RENENTB/realtime/reset_gen_stub.vhdl:21]
INFO: [Synth 8-3491] module 'reset_gen' declared at '/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.runs/synth_1/.Xil/Vivado-43531-RENENTB/realtime/reset_gen_stub.vhdl:5' bound to instance 'aes_domain_reset' of component 'reset_gen' [/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/imports/rtl/reset_wrapper.vhd:101]
INFO: [Synth 8-3491] module 'reset_gen' declared at '/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.runs/synth_1/.Xil/Vivado-43531-RENENTB/realtime/reset_gen_stub.vhdl:5' bound to instance 'sensor_reset' of component 'reset_gen' [/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/imports/rtl/reset_wrapper.vhd:121]
INFO: [Synth 8-3491] module 'reset_gen' declared at '/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.runs/synth_1/.Xil/Vivado-43531-RENENTB/realtime/reset_gen_stub.vhdl:5' bound to instance 'ttest_reset' of component 'reset_gen' [/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/imports/rtl/reset_wrapper.vhd:135]
INFO: [Synth 8-3491] module 'reset_gen' declared at '/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.runs/synth_1/.Xil/Vivado-43531-RENENTB/realtime/reset_gen_stub.vhdl:5' bound to instance 'ctrl_rst' of component 'reset_gen' [/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/imports/rtl/reset_wrapper.vhd:150]
INFO: [Synth 8-256] done synthesizing module 'reset_wrapper' (1#1) [/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/imports/rtl/reset_wrapper.vhd:42]
INFO: [Synth 8-638] synthesizing module 'io_wrapper' [/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/imports/rtl/io_wrapper.vhd:67]
	Parameter NUM_SAMPLE bound to: 256 - type: integer 
	Parameter AES_DATA_LENGTH bound to: 128 - type: integer 
	Parameter SENSOR_DATA_LEN bound to: 8 - type: integer 
	Parameter SAMPLE_DATA_LEN bound to: 16 - type: integer 
	Parameter BRAM_ADDR_LEN bound to: 16 - type: integer 
	Parameter CONF_RG_LEN bound to: 8 - type: integer 
	Parameter CONF_RG_ADDR_LEN bound to: 4 - type: integer 
	Parameter UART_WORD_LEN bound to: 8 - type: integer 
	Parameter BRAM_WORD_WIDTH bound to: 144 - type: integer 
	Parameter SENSOR_WIDTH bound to: 128 - type: integer 
	Parameter AES_DATA_LEN bound to: 128 - type: integer 
	Parameter NUM_SAMPLES bound to: 256 - type: integer 
	Parameter BRAM_ADDR_LEN bound to: 16 - type: integer 
	Parameter SAMPLE_DATA_LEN bound to: 16 - type: integer 
	Parameter CONF_RG_LEN bound to: 8 - type: integer 
	Parameter CONF_RG_ADDR_LEN bound to: 4 - type: integer 
	Parameter UART_WORD_LEN bound to: 8 - type: integer 
	Parameter BRAM_WORD_WIDTH bound to: 144 - type: integer 
INFO: [Synth 8-3491] module 'io_controller' declared at '/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/imports/rtl/io_controller/io_controller_fifo_aes.vhd:20' bound to instance 'io_ctrl' of component 'io_controller' [/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/imports/rtl/io_wrapper.vhd:265]
INFO: [Synth 8-638] synthesizing module 'io_controller' [/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/imports/rtl/io_controller/io_controller_fifo_aes.vhd:63]
	Parameter AES_DATA_LEN bound to: 128 - type: integer 
	Parameter NUM_SAMPLES bound to: 256 - type: integer 
	Parameter BRAM_ADDR_LEN bound to: 16 - type: integer 
	Parameter BRAM_WORD_LEN bound to: 144 - type: integer 
	Parameter SAMPLE_DATA_LEN bound to: 16 - type: integer 
	Parameter CONF_RG_LEN bound to: 8 - type: integer 
	Parameter CONF_RG_ADDR_LEN bound to: 4 - type: integer 
	Parameter UART_WORD_LEN bound to: 8 - type: integer 
	Parameter SENSOR_WIDTH bound to: 128 - type: integer 
WARNING: [Synth 8-3819] Generic 'bram_word_width' not present in instantiated entity will be ignored [/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/imports/rtl/io_wrapper.vhd:265]
INFO: [Synth 8-3491] module 'address_dec' declared at '/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/imports/rtl/io_controller/address_dec.vhd:11' bound to instance 'addr_decoder' of component 'address_dec' [/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/imports/rtl/io_controller/io_controller_fifo_aes.vhd:239]
INFO: [Synth 8-638] synthesizing module 'address_dec' [/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/imports/rtl/io_controller/address_dec.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'address_dec' (2#1) [/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/imports/rtl/io_controller/address_dec.vhd:30]
INFO: [Synth 8-3491] module 'config_registers' declared at '/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/imports/rtl/io_controller/config_registers.vhd:19' bound to instance 'config_regs' of component 'config_registers' [/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/imports/rtl/io_controller/io_controller_fifo_aes.vhd:257]
INFO: [Synth 8-638] synthesizing module 'config_registers' [/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/imports/rtl/io_controller/config_registers.vhd:32]
WARNING: [Synth 8-614] signal 'addr_r' is read in the process but is not in the sensitivity list [/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/imports/rtl/io_controller/config_registers.vhd:58]
INFO: [Synth 8-256] done synthesizing module 'config_registers' (3#1) [/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/imports/rtl/io_controller/config_registers.vhd:32]
INFO: [Synth 8-3491] module 'io_fsm' declared at '/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/imports/rtl/io_controller/io_fsm_fifo_aes.vhd:13' bound to instance 'ctrl' of component 'io_fsm' [/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/imports/rtl/io_controller/io_controller_fifo_aes.vhd:288]
INFO: [Synth 8-638] synthesizing module 'io_fsm' [/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/imports/rtl/io_controller/io_fsm_fifo_aes.vhd:56]
WARNING: [Synth 8-3848] Net busy_o in module/entity io_fsm does not have driver. [/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/imports/rtl/io_controller/io_fsm_fifo_aes.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'io_fsm' (4#1) [/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/imports/rtl/io_controller/io_fsm_fifo_aes.vhd:56]
	Parameter AES_DATA_LEN bound to: 128 - type: integer 
	Parameter UART_WORD_LEN bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'data_dec' declared at '/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/imports/rtl/io_controller/data_dec.vhd:11' bound to instance 'data_decoder' of component 'data_dec' [/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/imports/rtl/io_controller/io_controller_fifo_aes.vhd:320]
INFO: [Synth 8-638] synthesizing module 'data_dec' [/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/imports/rtl/io_controller/data_dec.vhd:28]
	Parameter AES_DATA_LEN bound to: 128 - type: integer 
	Parameter UART_WORD_LEN bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'data_dec' (5#1) [/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/imports/rtl/io_controller/data_dec.vhd:28]
	Parameter NUM_SAMPLES bound to: 256 - type: integer 
	Parameter AES_DATA_LEN bound to: 128 - type: integer 
	Parameter BRAM_ADDR_LEN bound to: 16 - type: integer 
	Parameter BRAM_WORD_LEN bound to: 144 - type: integer 
	Parameter SAMPLE_DATA_LEN bound to: 16 - type: integer 
	Parameter UART_WORD_LEN bound to: 8 - type: integer 
	Parameter SENSOR_WIDTH bound to: 128 - type: integer 
INFO: [Synth 8-3491] module 'data_enc' declared at '/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/imports/rtl/io_controller/data_enc.vhd:12' bound to instance 'data_encoder' of component 'data_enc' [/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/imports/rtl/io_controller/io_controller_fifo_aes.vhd:332]
INFO: [Synth 8-638] synthesizing module 'data_enc' [/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/imports/rtl/io_controller/data_enc.vhd:42]
	Parameter NUM_SAMPLES bound to: 256 - type: integer 
	Parameter AES_DATA_LEN bound to: 128 - type: integer 
	Parameter BRAM_ADDR_LEN bound to: 16 - type: integer 
	Parameter BRAM_WORD_LEN bound to: 144 - type: integer 
	Parameter SAMPLE_DATA_LEN bound to: 16 - type: integer 
	Parameter UART_WORD_LEN bound to: 8 - type: integer 
	Parameter SENSOR_WIDTH bound to: 128 - type: integer 
WARNING: [Synth 8-614] signal 'curr_ciph_r' is read in the process but is not in the sensitivity list [/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/imports/rtl/io_controller/data_enc.vhd:238]
WARNING: [Synth 8-614] signal 'ciph_bsy_r' is read in the process but is not in the sensitivity list [/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/imports/rtl/io_controller/data_enc.vhd:238]
WARNING: [Synth 8-614] signal 'ciph_word_r' is read in the process but is not in the sensitivity list [/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/imports/rtl/io_controller/data_enc.vhd:238]
WARNING: [Synth 8-614] signal 'ciph_ir' is read in the process but is not in the sensitivity list [/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/imports/rtl/io_controller/data_enc.vhd:238]
WARNING: [Synth 8-614] signal 'curr_sample_r' is read in the process but is not in the sensitivity list [/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/imports/rtl/io_controller/data_enc.vhd:577]
WARNING: [Synth 8-614] signal 'trace_bsy_r' is read in the process but is not in the sensitivity list [/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/imports/rtl/io_controller/data_enc.vhd:577]
WARNING: [Synth 8-614] signal 'trace_word_r' is read in the process but is not in the sensitivity list [/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/imports/rtl/io_controller/data_enc.vhd:577]
WARNING: [Synth 8-614] signal 'tr_data_i' is read in the process but is not in the sensitivity list [/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/imports/rtl/io_controller/data_enc.vhd:577]
	Parameter SIZE bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'counter_up' declared at '/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/imports/rtl/general/counter_up.vhd:11' bound to instance 'cntr' of component 'counter_up' [/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/imports/rtl/io_controller/data_enc.vhd:803]
INFO: [Synth 8-638] synthesizing module 'counter_up' [/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/imports/rtl/general/counter_up.vhd:25]
	Parameter SIZE bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counter_up' (6#1) [/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/imports/rtl/general/counter_up.vhd:25]
	Parameter SIZE bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'counter_up' declared at '/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/imports/rtl/general/counter_up.vhd:11' bound to instance 'tr_cntr' of component 'counter_up' [/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/imports/rtl/io_controller/data_enc.vhd:814]
INFO: [Synth 8-638] synthesizing module 'counter_up__parameterized1' [/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/imports/rtl/general/counter_up.vhd:25]
	Parameter SIZE bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counter_up__parameterized1' (6#1) [/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/imports/rtl/general/counter_up.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'data_enc' (7#1) [/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/imports/rtl/io_controller/data_enc.vhd:42]
	Parameter SIZE bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'counter_up' declared at '/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/imports/rtl/general/counter_up.vhd:11' bound to instance 'cntr' of component 'counter_up' [/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/imports/rtl/io_controller/io_controller_fifo_aes.vhd:367]
WARNING: [Synth 8-3848] Net trace_cntr_ld_r in module/entity io_controller does not have driver. [/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/imports/rtl/io_controller/io_controller_fifo_aes.vhd:223]
WARNING: [Synth 8-3848] Net trace_cntr_up_r in module/entity io_controller does not have driver. [/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/imports/rtl/io_controller/io_controller_fifo_aes.vhd:224]
INFO: [Synth 8-256] done synthesizing module 'io_controller' (8#1) [/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/imports/rtl/io_controller/io_controller_fifo_aes.vhd:63]
	Parameter NUM_SAMPLE bound to: 256 - type: integer 
	Parameter SAMPLE_WIDTH bound to: 8 - type: integer 
	Parameter BRAM_ADDR_WIDTH bound to: 16 - type: integer 
	Parameter BRAM_WORD_WIDTH bound to: 144 - type: integer 
	Parameter SENSOR_WIDTH bound to: 128 - type: integer 
INFO: [Synth 8-3491] module 'read_traces' declared at '/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/imports/rtl/read_traces.vhd:19' bound to instance 'rd_tr' of component 'read_traces' [/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/imports/rtl/io_wrapper.vhd:295]
INFO: [Synth 8-638] synthesizing module 'read_traces' [/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/imports/rtl/read_traces.vhd:41]
	Parameter NUM_SAMPLE bound to: 256 - type: integer 
	Parameter SAMPLE_WIDTH bound to: 8 - type: integer 
	Parameter BRAM_ADDR_WIDTH bound to: 16 - type: integer 
	Parameter BRAM_WORD_WIDTH bound to: 144 - type: integer 
	Parameter SENSOR_WIDTH bound to: 128 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/imports/rtl/read_traces.vhd:122]
INFO: [Synth 8-226] default block is never used [/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/imports/rtl/read_traces.vhd:151]
WARNING: [Synth 8-614] signal 'rd_en_r' is read in the process but is not in the sensitivity list [/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/imports/rtl/read_traces.vhd:145]
WARNING: [Synth 8-614] signal 'cntr_up_r' is read in the process but is not in the sensitivity list [/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/imports/rtl/read_traces.vhd:145]
WARNING: [Synth 8-614] signal 'word_or' is read in the process but is not in the sensitivity list [/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/imports/rtl/read_traces.vhd:145]
	Parameter SIZE bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'counter_up' declared at '/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/imports/rtl/general/counter_up.vhd:11' bound to instance 'cntr' of component 'counter_up' [/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/imports/rtl/read_traces.vhd:195]
INFO: [Synth 8-256] done synthesizing module 'read_traces' (9#1) [/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/imports/rtl/read_traces.vhd:41]
INFO: [Synth 8-3491] module 'fifo_generator_0' declared at '/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.runs/synth_1/.Xil/Vivado-43531-RENENTB/realtime/fifo_generator_0_stub.vhdl:5' bound to instance 'KM_fifo' of component 'fifo_generator_0' [/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/imports/rtl/io_wrapper.vhd:307]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_0' [/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.runs/synth_1/.Xil/Vivado-43531-RENENTB/realtime/fifo_generator_0_stub.vhdl:23]
INFO: [Synth 8-3491] module 'FSM_FIFO' declared at '/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/imports/rtl/general/FSM_FIFO.vhd:19' bound to instance 'KM_FIFO_FSM' of component 'FSM_FIFO' [/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/imports/rtl/io_wrapper.vhd:323]
INFO: [Synth 8-638] synthesizing module 'FSM_FIFO' [/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/imports/rtl/general/FSM_FIFO.vhd:29]
INFO: [Synth 8-226] default block is never used [/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/imports/rtl/general/FSM_FIFO.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'FSM_FIFO' (10#1) [/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/imports/rtl/general/FSM_FIFO.vhd:29]
INFO: [Synth 8-3491] module 'fifo_generator_0' declared at '/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.runs/synth_1/.Xil/Vivado-43531-RENENTB/realtime/fifo_generator_0_stub.vhdl:5' bound to instance 'D_fifo' of component 'fifo_generator_0' [/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/imports/rtl/io_wrapper.vhd:333]
INFO: [Synth 8-3491] module 'FSM_FIFO' declared at '/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/imports/rtl/general/FSM_FIFO.vhd:19' bound to instance 'D_FIFO_FSM' of component 'FSM_FIFO' [/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/imports/rtl/io_wrapper.vhd:348]
INFO: [Synth 8-3491] module 'fifo_generator_0' declared at '/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.runs/synth_1/.Xil/Vivado-43531-RENENTB/realtime/fifo_generator_0_stub.vhdl:5' bound to instance 'C_fifo' of component 'fifo_generator_0' [/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/imports/rtl/io_wrapper.vhd:359]
INFO: [Synth 8-3491] module 'FSM_FIFO' declared at '/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/imports/rtl/general/FSM_FIFO.vhd:19' bound to instance 'C_FIFO_FSM' of component 'FSM_FIFO' [/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/imports/rtl/io_wrapper.vhd:375]
	Parameter DATA_WIDTH bound to: 144 - type: integer 
	Parameter MEM_SIZE bound to: 256 - type: integer 
	Parameter ADDR_WIDTH bound to: 16 - type: integer 
	Parameter OUT_LATENCY bound to: ONE_CYCLE - type: string 
	Parameter C_INIT_FILE bound to: NO_INIT_FILE - type: string 
INFO: [Synth 8-3491] module 'bram_dual_clock' declared at '/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/imports/rtl/general/BRAM_dual_clock.vhd:13' bound to instance 'DC_BR' of component 'BRAM_dual_clock' [/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/imports/rtl/io_wrapper.vhd:389]
INFO: [Synth 8-638] synthesizing module 'bram_dual_clock' [/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/imports/rtl/general/BRAM_dual_clock.vhd:46]
	Parameter DATA_WIDTH bound to: 144 - type: integer 
	Parameter MEM_SIZE bound to: 256 - type: integer 
	Parameter ADDR_WIDTH bound to: 16 - type: integer 
	Parameter OUT_LATENCY bound to: ONE_CYCLE - type: string 
	Parameter C_INIT_FILE bound to: NO_INIT_FILE - type: string 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/imports/rtl/general/BRAM_dual_clock.vhd:79]
INFO: [Synth 8-256] done synthesizing module 'bram_dual_clock' (11#1) [/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/imports/rtl/general/BRAM_dual_clock.vhd:46]
WARNING: [Synth 8-5640] Port 'clk_aes' is missing in component declaration [/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/imports/rtl/io_wrapper.vhd:171]
	Parameter WORD_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'UART' declared at '/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/imports/rtl/uart/UART.vhd:19' bound to instance 'uart_0' of component 'UART' [/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/imports/rtl/io_wrapper.vhd:414]
INFO: [Synth 8-638] synthesizing module 'UART' [/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/imports/rtl/uart/UART.vhd:32]
INFO: [Synth 8-3491] module 'txuartlite' declared at '/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/imports/rtl/uart/txuartlite.v:66' bound to instance 'transmitter' of component 'txuartlite' [/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/imports/rtl/uart/UART.vhd:75]
INFO: [Synth 8-6157] synthesizing module 'txuartlite' [/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/imports/rtl/uart/txuartlite.v:66]
	Parameter TIMING_BITS bound to: 5'b11000 
	Parameter TB bound to: 5'b11000 
	Parameter CLOCKS_PER_BAUD bound to: 24'b000000000000001101100100 
INFO: [Synth 8-6155] done synthesizing module 'txuartlite' (12#1) [/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/imports/rtl/uart/txuartlite.v:66]
INFO: [Synth 8-3491] module 'rxuartlite' declared at '/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/imports/rtl/uart/rxuartlite.v:51' bound to instance 'receiver' of component 'rxuartlite' [/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/imports/rtl/uart/UART.vhd:84]
INFO: [Synth 8-6157] synthesizing module 'rxuartlite' [/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/imports/rtl/uart/rxuartlite.v:51]
	Parameter TIMER_BITS bound to: 5'b11000 
	Parameter CLOCKS_PER_BAUD bound to: 24'b000000000000001101100100 
	Parameter TB bound to: 5'b11000 
	Parameter RXUL_BIT_ZERO bound to: 4'b0000 
	Parameter RXUL_BIT_ONE bound to: 4'b0001 
	Parameter RXUL_BIT_TWO bound to: 4'b0010 
	Parameter RXUL_BIT_THREE bound to: 4'b0011 
	Parameter RXUL_BIT_FOUR bound to: 4'b0100 
	Parameter RXUL_BIT_FIVE bound to: 4'b0101 
	Parameter RXUL_BIT_SIX bound to: 4'b0110 
	Parameter RXUL_BIT_SEVEN bound to: 4'b0111 
	Parameter RXUL_STOP bound to: 4'b1000 
	Parameter RXUL_WAIT bound to: 4'b1001 
	Parameter RXUL_IDLE bound to: 4'b1111 
INFO: [Synth 8-6155] done synthesizing module 'rxuartlite' (13#1) [/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/imports/rtl/uart/rxuartlite.v:51]
INFO: [Synth 8-256] done synthesizing module 'UART' (14#1) [/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/imports/rtl/uart/UART.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'io_wrapper' (15#1) [/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/imports/rtl/io_wrapper.vhd:67]
INFO: [Synth 8-638] synthesizing module 'sig_delay' [/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/imports/rtl/sig_delay.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'sig_delay' (16#1) [/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/imports/rtl/sig_delay.vhd:28]
INFO: [Synth 8-6157] synthesizing module 'AES_Comp' [/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/imports/rtl/AES_Comp.v:34]
INFO: [Synth 8-6157] synthesizing module 'AES_Comp_ENC' [/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/imports/rtl/AES_Comp.v:423]
INFO: [Synth 8-6157] synthesizing module 'AES_Comp_EncCore' [/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/imports/rtl/AES_Comp.v:306]
INFO: [Synth 8-6157] synthesizing module 'AES_Comp_SubBytesComp' [/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/imports/rtl/AES_Comp.v:200]
INFO: [Synth 8-6157] synthesizing module 'AES_Comp_SboxComp' [/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/imports/rtl/AES_Comp.v:138]
INFO: [Synth 8-6157] synthesizing module 'AES_Comp_GFinvComp' [/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/imports/rtl/AES_Comp.v:88]
INFO: [Synth 8-6155] done synthesizing module 'AES_Comp_GFinvComp' (17#1) [/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/imports/rtl/AES_Comp.v:88]
INFO: [Synth 8-6155] done synthesizing module 'AES_Comp_SboxComp' (18#1) [/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/imports/rtl/AES_Comp.v:138]
INFO: [Synth 8-6155] done synthesizing module 'AES_Comp_SubBytesComp' (19#1) [/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/imports/rtl/AES_Comp.v:200]
INFO: [Synth 8-6157] synthesizing module 'AES_Comp_MixColumns' [/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/imports/rtl/AES_Comp.v:228]
INFO: [Synth 8-6155] done synthesizing module 'AES_Comp_MixColumns' (20#1) [/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/imports/rtl/AES_Comp.v:228]
INFO: [Synth 8-6155] done synthesizing module 'AES_Comp_EncCore' (21#1) [/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/imports/rtl/AES_Comp.v:306]
INFO: [Synth 8-6155] done synthesizing module 'AES_Comp_ENC' (22#1) [/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/imports/rtl/AES_Comp.v:423]
INFO: [Synth 8-6155] done synthesizing module 'AES_Comp' (23#1) [/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/imports/rtl/AES_Comp.v:34]
INFO: [Synth 8-638] synthesizing module 'sensor_top' [/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/imports/rtl/sensor/sensor_top.vhd:35]
	Parameter sens_length bound to: 128 - type: integer 
	Parameter enc_length bound to: 16 - type: integer 
	Parameter initial_delay bound to: 32 - type: integer 
	Parameter fine_delay bound to: 24 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/imports/rtl/sensor/sensor_top.vhd:71]
	Parameter COARSE_WIDTH bound to: 32 - type: integer 
	Parameter FINE_WIDTH bound to: 24 - type: integer 
	Parameter SENSOR_WIDTH bound to: 128 - type: integer 
	Parameter SET_NUMBER bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'sensor' declared at '/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/imports/rtl/sensor/sensor.vhd:21' bound to instance 'tdc0' of component 'sensor' [/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/imports/rtl/sensor/sensor_top.vhd:86]
INFO: [Synth 8-638] synthesizing module 'sensor' [/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/imports/rtl/sensor/sensor.vhd:47]
	Parameter COARSE_WIDTH bound to: 32 - type: integer 
	Parameter FINE_WIDTH bound to: 24 - type: integer 
	Parameter SENSOR_WIDTH bound to: 128 - type: integer 
	Parameter SET_NUMBER bound to: 1 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/imports/rtl/sensor/sensor.vhd:39]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/imports/rtl/sensor/sensor.vhd:93]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/imports/rtl/sensor/sensor.vhd:93]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/imports/rtl/sensor/sensor.vhd:94]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/imports/rtl/sensor/sensor.vhd:94]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/imports/rtl/sensor/sensor.vhd:95]
INFO: [Synth 8-3491] module 'CARRY4' declared at '/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:968' bound to instance 'fine_init' of component 'CARRY4' [/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/imports/rtl/sensor/sensor.vhd:179]
INFO: [Synth 8-6157] synthesizing module 'CARRY4' [/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:968]
INFO: [Synth 8-6155] done synthesizing module 'CARRY4' (24#1) [/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:968]
INFO: [Synth 8-3491] module 'CARRY4' declared at '/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:968' bound to instance 'fine_carry' of component 'CARRY4' [/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/imports/rtl/sensor/sensor.vhd:196]
INFO: [Synth 8-3491] module 'CARRY4' declared at '/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:968' bound to instance 'fine_carry' of component 'CARRY4' [/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/imports/rtl/sensor/sensor.vhd:196]
INFO: [Synth 8-3491] module 'CARRY4' declared at '/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:968' bound to instance 'fine_carry' of component 'CARRY4' [/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/imports/rtl/sensor/sensor.vhd:196]
INFO: [Synth 8-3491] module 'CARRY4' declared at '/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:968' bound to instance 'fine_carry' of component 'CARRY4' [/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/imports/rtl/sensor/sensor.vhd:196]
INFO: [Synth 8-3491] module 'CARRY4' declared at '/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:968' bound to instance 'fine_carry' of component 'CARRY4' [/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/imports/rtl/sensor/sensor.vhd:196]
INFO: [Synth 8-3491] module 'CARRY4' declared at '/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:968' bound to instance 'fine_carry' of component 'CARRY4' [/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/imports/rtl/sensor/sensor.vhd:196]
INFO: [Synth 8-3491] module 'CARRY4' declared at '/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:968' bound to instance 'fine_carry' of component 'CARRY4' [/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/imports/rtl/sensor/sensor.vhd:196]
INFO: [Synth 8-3491] module 'CARRY4' declared at '/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:968' bound to instance 'fine_carry' of component 'CARRY4' [/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/imports/rtl/sensor/sensor.vhd:196]
INFO: [Synth 8-3491] module 'CARRY4' declared at '/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:968' bound to instance 'fine_carry' of component 'CARRY4' [/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/imports/rtl/sensor/sensor.vhd:196]
INFO: [Synth 8-3491] module 'CARRY4' declared at '/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:968' bound to instance 'fine_carry' of component 'CARRY4' [/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/imports/rtl/sensor/sensor.vhd:196]
INFO: [Synth 8-3491] module 'CARRY4' declared at '/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:968' bound to instance 'fine_carry' of component 'CARRY4' [/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/imports/rtl/sensor/sensor.vhd:196]
INFO: [Synth 8-3491] module 'CARRY4' declared at '/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:968' bound to instance 'fine_carry' of component 'CARRY4' [/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/imports/rtl/sensor/sensor.vhd:196]
INFO: [Synth 8-3491] module 'CARRY4' declared at '/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:968' bound to instance 'fine_carry' of component 'CARRY4' [/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/imports/rtl/sensor/sensor.vhd:196]
INFO: [Synth 8-3491] module 'CARRY4' declared at '/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:968' bound to instance 'fine_carry' of component 'CARRY4' [/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/imports/rtl/sensor/sensor.vhd:196]
INFO: [Synth 8-3491] module 'CARRY4' declared at '/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:968' bound to instance 'fine_carry' of component 'CARRY4' [/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/imports/rtl/sensor/sensor.vhd:196]
INFO: [Synth 8-3491] module 'CARRY4' declared at '/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:968' bound to instance 'fine_carry' of component 'CARRY4' [/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/imports/rtl/sensor/sensor.vhd:196]
INFO: [Synth 8-3491] module 'CARRY4' declared at '/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:968' bound to instance 'fine_carry' of component 'CARRY4' [/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/imports/rtl/sensor/sensor.vhd:196]
INFO: [Synth 8-3491] module 'CARRY4' declared at '/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:968' bound to instance 'fine_carry' of component 'CARRY4' [/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/imports/rtl/sensor/sensor.vhd:196]
INFO: [Synth 8-3491] module 'CARRY4' declared at '/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:968' bound to instance 'fine_carry' of component 'CARRY4' [/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/imports/rtl/sensor/sensor.vhd:196]
INFO: [Synth 8-3491] module 'CARRY4' declared at '/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:968' bound to instance 'fine_carry' of component 'CARRY4' [/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/imports/rtl/sensor/sensor.vhd:196]
INFO: [Synth 8-3491] module 'CARRY4' declared at '/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:968' bound to instance 'fine_carry' of component 'CARRY4' [/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/imports/rtl/sensor/sensor.vhd:196]
INFO: [Synth 8-3491] module 'CARRY4' declared at '/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:968' bound to instance 'fine_carry' of component 'CARRY4' [/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/imports/rtl/sensor/sensor.vhd:196]
INFO: [Synth 8-3491] module 'CARRY4' declared at '/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:968' bound to instance 'fine_carry' of component 'CARRY4' [/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/imports/rtl/sensor/sensor.vhd:196]
	Parameter INIT bound to: 32'b00000000000000000000000000000010 
INFO: [Synth 8-3491] module 'LUT5' declared at '/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26576' bound to instance 'coarse_init' of component 'LUT5' [/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/imports/rtl/sensor/sensor.vhd:214]
INFO: [Synth 8-6157] synthesizing module 'LUT5' [/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26576]
	Parameter INIT bound to: 32'b00000000000000000000000000000010 
INFO: [Synth 8-6155] done synthesizing module 'LUT5' (25#1) [/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26576]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'LD' declared at '/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26172' bound to instance 'coarse_ld_init' of component 'LD' [/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/imports/rtl/sensor/sensor.vhd:216]
INFO: [Synth 8-6157] synthesizing module 'LD' [/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26172]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'LD' (26#1) [/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26172]
	Parameter INIT bound to: 32'b00000000000000000000000010101100 
INFO: [Synth 8-3491] module 'LUT5' declared at '/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26576' bound to instance 'lut_chain' of component 'LUT5' [/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/imports/rtl/sensor/sensor.vhd:231]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized1' [/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26576]
	Parameter INIT bound to: 32'b00000000000000000000000010101100 
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized1' (26#1) [/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26576]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'LD' declared at '/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26172' bound to instance 'ld_chain' of component 'LD' [/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/imports/rtl/sensor/sensor.vhd:235]
	Parameter INIT bound to: 32'b00000000000000000000000010101100 
INFO: [Synth 8-3491] module 'LUT5' declared at '/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26576' bound to instance 'lut_chain' of component 'LUT5' [/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/imports/rtl/sensor/sensor.vhd:231]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'LD' declared at '/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26172' bound to instance 'ld_chain' of component 'LD' [/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/imports/rtl/sensor/sensor.vhd:235]
	Parameter INIT bound to: 32'b00000000000000000000000010101100 
INFO: [Synth 8-3491] module 'LUT5' declared at '/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26576' bound to instance 'lut_chain' of component 'LUT5' [/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/imports/rtl/sensor/sensor.vhd:231]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'LD' declared at '/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26172' bound to instance 'ld_chain' of component 'LD' [/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/imports/rtl/sensor/sensor.vhd:235]
	Parameter INIT bound to: 32'b00000000000000000000000010101100 
INFO: [Synth 8-3491] module 'LUT5' declared at '/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26576' bound to instance 'lut_chain' of component 'LUT5' [/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/imports/rtl/sensor/sensor.vhd:231]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'LD' declared at '/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26172' bound to instance 'ld_chain' of component 'LD' [/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/imports/rtl/sensor/sensor.vhd:235]
	Parameter INIT bound to: 32'b00000000000000000000000010101100 
INFO: [Synth 8-3491] module 'LUT5' declared at '/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26576' bound to instance 'lut_chain' of component 'LUT5' [/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/imports/rtl/sensor/sensor.vhd:231]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'LD' declared at '/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26172' bound to instance 'ld_chain' of component 'LD' [/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/imports/rtl/sensor/sensor.vhd:235]
	Parameter INIT bound to: 32'b00000000000000000000000010101100 
INFO: [Synth 8-3491] module 'LUT5' declared at '/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26576' bound to instance 'lut_chain' of component 'LUT5' [/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/imports/rtl/sensor/sensor.vhd:231]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'LD' declared at '/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26172' bound to instance 'ld_chain' of component 'LD' [/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/imports/rtl/sensor/sensor.vhd:235]
	Parameter INIT bound to: 32'b00000000000000000000000010101100 
INFO: [Synth 8-3491] module 'LUT5' declared at '/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26576' bound to instance 'lut_chain' of component 'LUT5' [/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/imports/rtl/sensor/sensor.vhd:231]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'LD' declared at '/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26172' bound to instance 'ld_chain' of component 'LD' [/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/imports/rtl/sensor/sensor.vhd:235]
	Parameter INIT bound to: 32'b00000000000000000000000010101100 
INFO: [Synth 8-3491] module 'LUT5' declared at '/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26576' bound to instance 'lut_chain' of component 'LUT5' [/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/imports/rtl/sensor/sensor.vhd:231]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'LD' declared at '/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26172' bound to instance 'ld_chain' of component 'LD' [/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/imports/rtl/sensor/sensor.vhd:235]
	Parameter INIT bound to: 32'b00000000000000000000000010101100 
INFO: [Synth 8-3491] module 'LUT5' declared at '/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26576' bound to instance 'lut_chain' of component 'LUT5' [/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/imports/rtl/sensor/sensor.vhd:231]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'LD' declared at '/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26172' bound to instance 'ld_chain' of component 'LD' [/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/imports/rtl/sensor/sensor.vhd:235]
	Parameter INIT bound to: 32'b00000000000000000000000010101100 
INFO: [Synth 8-3491] module 'LUT5' declared at '/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26576' bound to instance 'lut_chain' of component 'LUT5' [/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/imports/rtl/sensor/sensor.vhd:231]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'LD' declared at '/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26172' bound to instance 'ld_chain' of component 'LD' [/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/imports/rtl/sensor/sensor.vhd:235]
	Parameter INIT bound to: 32'b00000000000000000000000010101100 
INFO: [Synth 8-3491] module 'LUT5' declared at '/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26576' bound to instance 'lut_chain' of component 'LUT5' [/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/imports/rtl/sensor/sensor.vhd:231]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'LD' declared at '/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26172' bound to instance 'ld_chain' of component 'LD' [/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/imports/rtl/sensor/sensor.vhd:235]
	Parameter INIT bound to: 32'b00000000000000000000000010101100 
INFO: [Synth 8-3491] module 'LUT5' declared at '/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26576' bound to instance 'lut_chain' of component 'LUT5' [/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/imports/rtl/sensor/sensor.vhd:231]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'LD' declared at '/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26172' bound to instance 'ld_chain' of component 'LD' [/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/imports/rtl/sensor/sensor.vhd:235]
	Parameter INIT bound to: 32'b00000000000000000000000010101100 
INFO: [Synth 8-3491] module 'LUT5' declared at '/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26576' bound to instance 'lut_chain' of component 'LUT5' [/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/imports/rtl/sensor/sensor.vhd:231]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'LD' declared at '/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26172' bound to instance 'ld_chain' of component 'LD' [/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/imports/rtl/sensor/sensor.vhd:235]
	Parameter INIT bound to: 32'b00000000000000000000000010101100 
INFO: [Synth 8-3491] module 'LUT5' declared at '/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26576' bound to instance 'lut_chain' of component 'LUT5' [/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/imports/rtl/sensor/sensor.vhd:231]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'LD' declared at '/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26172' bound to instance 'ld_chain' of component 'LD' [/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/imports/rtl/sensor/sensor.vhd:235]
	Parameter INIT bound to: 32'b00000000000000000000000010101100 
INFO: [Synth 8-3491] module 'LUT5' declared at '/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26576' bound to instance 'lut_chain' of component 'LUT5' [/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/imports/rtl/sensor/sensor.vhd:231]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'LD' declared at '/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26172' bound to instance 'ld_chain' of component 'LD' [/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/imports/rtl/sensor/sensor.vhd:235]
	Parameter INIT bound to: 32'b00000000000000000000000010101100 
INFO: [Synth 8-3491] module 'LUT5' declared at '/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26576' bound to instance 'lut_chain' of component 'LUT5' [/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/imports/rtl/sensor/sensor.vhd:231]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'LD' declared at '/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26172' bound to instance 'ld_chain' of component 'LD' [/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/imports/rtl/sensor/sensor.vhd:235]
	Parameter INIT bound to: 32'b00000000000000000000000010101100 
INFO: [Synth 8-3491] module 'LUT5' declared at '/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26576' bound to instance 'lut_chain' of component 'LUT5' [/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/imports/rtl/sensor/sensor.vhd:231]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'LD' declared at '/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26172' bound to instance 'ld_chain' of component 'LD' [/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/imports/rtl/sensor/sensor.vhd:235]
	Parameter INIT bound to: 32'b00000000000000000000000010101100 
INFO: [Synth 8-3491] module 'LUT5' declared at '/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26576' bound to instance 'lut_chain' of component 'LUT5' [/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/imports/rtl/sensor/sensor.vhd:231]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'LD' declared at '/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26172' bound to instance 'ld_chain' of component 'LD' [/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/imports/rtl/sensor/sensor.vhd:235]
	Parameter INIT bound to: 32'b00000000000000000000000010101100 
INFO: [Synth 8-3491] module 'LUT5' declared at '/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26576' bound to instance 'lut_chain' of component 'LUT5' [/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/imports/rtl/sensor/sensor.vhd:231]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'LD' declared at '/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26172' bound to instance 'ld_chain' of component 'LD' [/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/imports/rtl/sensor/sensor.vhd:235]
	Parameter INIT bound to: 32'b00000000000000000000000010101100 
INFO: [Synth 8-3491] module 'LUT5' declared at '/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26576' bound to instance 'lut_chain' of component 'LUT5' [/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/imports/rtl/sensor/sensor.vhd:231]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'LD' declared at '/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26172' bound to instance 'ld_chain' of component 'LD' [/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/imports/rtl/sensor/sensor.vhd:235]
	Parameter INIT bound to: 32'b00000000000000000000000010101100 
INFO: [Synth 8-3491] module 'LUT5' declared at '/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26576' bound to instance 'lut_chain' of component 'LUT5' [/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/imports/rtl/sensor/sensor.vhd:231]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'LD' declared at '/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26172' bound to instance 'ld_chain' of component 'LD' [/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/imports/rtl/sensor/sensor.vhd:235]
	Parameter INIT bound to: 32'b00000000000000000000000010101100 
INFO: [Synth 8-3491] module 'LUT5' declared at '/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26576' bound to instance 'lut_chain' of component 'LUT5' [/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/imports/rtl/sensor/sensor.vhd:231]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'LD' declared at '/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26172' bound to instance 'ld_chain' of component 'LD' [/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/imports/rtl/sensor/sensor.vhd:235]
	Parameter INIT bound to: 32'b00000000000000000000000010101100 
INFO: [Synth 8-3491] module 'LUT5' declared at '/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26576' bound to instance 'lut_chain' of component 'LUT5' [/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/imports/rtl/sensor/sensor.vhd:231]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'LD' declared at '/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26172' bound to instance 'ld_chain' of component 'LD' [/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/imports/rtl/sensor/sensor.vhd:235]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter INIT bound to: 32'b00000000000000000000000010101100 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 32'b00000000000000000000000010101100 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 32'b00000000000000000000000010101100 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 32'b00000000000000000000000010101100 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 32'b00000000000000000000000010101100 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 32'b00000000000000000000000010101100 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 32'b00000000000000000000000010101100 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 32'b00000000000000000000000010101100 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'FD' [/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3730]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'FD' (27#1) [/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3730]
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'sensor' (28#1) [/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/imports/rtl/sensor/sensor.vhd:47]
WARNING: [Synth 8-3848] Net tag_o in module/entity sensor_top does not have driver. [/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/imports/rtl/sensor/sensor_top.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'sensor_top' (29#1) [/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/imports/rtl/sensor/sensor_top.vhd:35]
INFO: [Synth 8-638] synthesizing module 'basys3_xadc' [/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/imports/rtl/xadc.vhd:24]
	Parameter INIT_40 bound to: 16'b0000000000000000 
	Parameter INIT_41 bound to: 16'b0100000100001111 
	Parameter INIT_42 bound to: 16'b0000010000000000 
	Parameter INIT_43 bound to: 16'b0000000000000000 
	Parameter INIT_44 bound to: 16'b0000000000000000 
	Parameter INIT_45 bound to: 16'b0000000000000000 
	Parameter INIT_46 bound to: 16'b0000000000000000 
	Parameter INIT_47 bound to: 16'b0000000000000000 
	Parameter INIT_48 bound to: 16'b0000000100000000 
	Parameter INIT_49 bound to: 16'b0000000011000000 
	Parameter INIT_4A bound to: 16'b0000000000000000 
	Parameter INIT_4B bound to: 16'b0000000000000000 
	Parameter INIT_4C bound to: 16'b0000000000000000 
	Parameter INIT_4D bound to: 16'b0000000000000000 
	Parameter INIT_4E bound to: 16'b0000000000000000 
	Parameter INIT_4F bound to: 16'b0000000000000000 
	Parameter INIT_50 bound to: 16'b1011010111101101 
	Parameter INIT_51 bound to: 16'b0101011111100100 
	Parameter INIT_52 bound to: 16'b1010000101000111 
	Parameter INIT_53 bound to: 16'b1100101000110011 
	Parameter INIT_54 bound to: 16'b1010100100111010 
	Parameter INIT_55 bound to: 16'b0101001011000110 
	Parameter INIT_56 bound to: 16'b1001010101010101 
	Parameter INIT_57 bound to: 16'b1010111001001110 
	Parameter INIT_58 bound to: 16'b0101100110011001 
	Parameter INIT_59 bound to: 16'b0000000000000000 
	Parameter INIT_5A bound to: 16'b0000000000000000 
	Parameter INIT_5B bound to: 16'b0000000000000000 
	Parameter INIT_5C bound to: 16'b0101000100010001 
	Parameter INIT_5D bound to: 16'b0000000000000000 
	Parameter INIT_5E bound to: 16'b0000000000000000 
	Parameter INIT_5F bound to: 16'b0000000000000000 
	Parameter IS_CONVSTCLK_INVERTED bound to: 1'b0 
	Parameter IS_DCLK_INVERTED bound to: 1'b0 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SIM_MONITOR_FILE bound to: design.txt - type: string 
INFO: [Synth 8-113] binding component instance 'U0' to cell 'XADC' [/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/imports/rtl/xadc.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'basys3_xadc' (30#1) [/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/imports/rtl/xadc.vhd:24]
WARNING: [Synth 8-3848] Net ctrl_tag in module/entity system_top does not have driver. [/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/imports/rtl/system_top_artix7_fifo_aes.vhd:58]
INFO: [Synth 8-256] done synthesizing module 'system_top' (31#1) [/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/imports/rtl/system_top_artix7_fifo_aes.vhd:24]
WARNING: [Synth 8-3331] design sensor has unconnected port ID_coarse_i[0]
WARNING: [Synth 8-3331] design sensor_top has unconnected port tag_o
WARNING: [Synth 8-3331] design sensor_top has unconnected port rst_n
WARNING: [Synth 8-3331] design sensor_top has unconnected port clk_en_p
WARNING: [Synth 8-3331] design sensor_top has unconnected port tag_i
WARNING: [Synth 8-3331] design UART has unconnected port clk_aes
WARNING: [Synth 8-3331] design bram_dual_clock has unconnected port regcea
WARNING: [Synth 8-3331] design bram_dual_clock has unconnected port rsta
WARNING: [Synth 8-3331] design bram_dual_clock has unconnected port addra[15]
WARNING: [Synth 8-3331] design bram_dual_clock has unconnected port addra[14]
WARNING: [Synth 8-3331] design bram_dual_clock has unconnected port addra[13]
WARNING: [Synth 8-3331] design bram_dual_clock has unconnected port addra[12]
WARNING: [Synth 8-3331] design bram_dual_clock has unconnected port addra[11]
WARNING: [Synth 8-3331] design bram_dual_clock has unconnected port addra[10]
WARNING: [Synth 8-3331] design bram_dual_clock has unconnected port addra[9]
WARNING: [Synth 8-3331] design bram_dual_clock has unconnected port addra[8]
WARNING: [Synth 8-3331] design bram_dual_clock has unconnected port regceb
WARNING: [Synth 8-3331] design bram_dual_clock has unconnected port rstb
WARNING: [Synth 8-3331] design bram_dual_clock has unconnected port addrb[15]
WARNING: [Synth 8-3331] design bram_dual_clock has unconnected port addrb[14]
WARNING: [Synth 8-3331] design bram_dual_clock has unconnected port addrb[13]
WARNING: [Synth 8-3331] design bram_dual_clock has unconnected port addrb[12]
WARNING: [Synth 8-3331] design bram_dual_clock has unconnected port addrb[11]
WARNING: [Synth 8-3331] design bram_dual_clock has unconnected port addrb[10]
WARNING: [Synth 8-3331] design bram_dual_clock has unconnected port addrb[9]
WARNING: [Synth 8-3331] design bram_dual_clock has unconnected port addrb[8]
WARNING: [Synth 8-3331] design io_fsm has unconnected port busy_o
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1418.113 ; gain = 60.777 ; free physical = 678 ; free virtual = 8980
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin cntr:load_i to constant 0 [/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/imports/rtl/io_controller/io_controller_fifo_aes.vhd:367]
WARNING: [Synth 8-3295] tying undriven pin cntr:up_i to constant 0 [/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/imports/rtl/io_controller/io_controller_fifo_aes.vhd:367]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1418.113 ; gain = 60.777 ; free physical = 654 ; free virtual = 8973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1418.113 ; gain = 60.777 ; free physical = 654 ; free virtual = 8973
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 185 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_in_context.xdc] for cell 'io_controller/KM_fifo'
Finished Parsing XDC File [/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_in_context.xdc] for cell 'io_controller/KM_fifo'
Parsing XDC File [/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_in_context.xdc] for cell 'io_controller/D_fifo'
Finished Parsing XDC File [/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_in_context.xdc] for cell 'io_controller/D_fifo'
Parsing XDC File [/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_in_context.xdc] for cell 'io_controller/C_fifo'
Finished Parsing XDC File [/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_in_context.xdc] for cell 'io_controller/C_fifo'
Parsing XDC File [/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/ip/reset_gen/reset_gen/reset_gen_in_context.xdc] for cell 'reset_system/aes_reset'
Finished Parsing XDC File [/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/ip/reset_gen/reset_gen/reset_gen_in_context.xdc] for cell 'reset_system/aes_reset'
Parsing XDC File [/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/ip/reset_gen/reset_gen/reset_gen_in_context.xdc] for cell 'reset_system/aes_domain_reset'
Finished Parsing XDC File [/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/ip/reset_gen/reset_gen/reset_gen_in_context.xdc] for cell 'reset_system/aes_domain_reset'
Parsing XDC File [/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/ip/reset_gen/reset_gen/reset_gen_in_context.xdc] for cell 'reset_system/sensor_reset'
Finished Parsing XDC File [/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/ip/reset_gen/reset_gen/reset_gen_in_context.xdc] for cell 'reset_system/sensor_reset'
Parsing XDC File [/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/ip/reset_gen/reset_gen/reset_gen_in_context.xdc] for cell 'reset_system/ttest_reset'
Finished Parsing XDC File [/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/ip/reset_gen/reset_gen/reset_gen_in_context.xdc] for cell 'reset_system/ttest_reset'
Parsing XDC File [/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/ip/reset_gen/reset_gen/reset_gen_in_context.xdc] for cell 'reset_system/ctrl_rst'
Finished Parsing XDC File [/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/ip/reset_gen/reset_gen/reset_gen_in_context.xdc] for cell 'reset_system/ctrl_rst'
Parsing XDC File [/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/ip/clock_generator/clock_generator/clock_generator_in_context.xdc] for cell 'clock_generator_inst'
Finished Parsing XDC File [/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/ip/clock_generator/clock_generator/clock_generator_in_context.xdc] for cell 'clock_generator_inst'
Parsing XDC File [/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/constrs_1/imports/xdc/constraints_RDS.xdc]
WARNING: [Vivado 12-180] No cells matched '*ttest*'. [/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/constrs_1/imports/xdc/constraints_RDS.xdc:38]
Finished Parsing XDC File [/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/constrs_1/imports/xdc/constraints_RDS.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/constrs_1/imports/xdc/constraints_RDS.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.runs/synth_1/dont_touch.xdc]
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1784.543 ; gain = 0.000 ; free physical = 418 ; free virtual = 8715
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1784.543 ; gain = 0.000 ; free physical = 420 ; free virtual = 8717
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 160 instances were transformed.
  FD => FDRE: 128 instances
  LD => LDCE: 32 instances

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1784.543 ; gain = 0.000 ; free physical = 420 ; free virtual = 8717
Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1784.543 ; gain = 0.000 ; free physical = 420 ; free virtual = 8716
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'reset_system/sensor_reset' at clock pin 'slowest_sync_clk' is different from the actual clock period '5.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1784.543 ; gain = 427.207 ; free physical = 506 ; free virtual = 8805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1784.543 ; gain = 427.207 ; free physical = 506 ; free virtual = 8805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = true for aes. (constraint file  /home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/constrs_1/imports/xdc/constraints_RDS.xdc, line 17).
Applied set_property DONT_TOUCH = true for sensor/tdc0/fine_init. (constraint file  /home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/constrs_1/imports/xdc/constraints_RDS.xdc, line 30).
Applied set_property DONT_TOUCH = true for sensor/tdc0/coarse_init. (constraint file  /home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/constrs_1/imports/xdc/constraints_RDS.xdc, line 30).
Applied set_property DONT_TOUCH = true for sensor/tdc0/coarse_ld_init. (constraint file  /home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/constrs_1/imports/xdc/constraints_RDS.xdc, line 30).
Applied set_property DONT_TOUCH = true for sensor/tdc0/\fine_chain_carry[1].fine_carry . (constraint file  /home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/constrs_1/imports/xdc/constraints_RDS.xdc, line 30).
Applied set_property DONT_TOUCH = true for sensor/tdc0/\fine_chain_carry[2].fine_carry . (constraint file  /home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/constrs_1/imports/xdc/constraints_RDS.xdc, line 30).
Applied set_property DONT_TOUCH = true for sensor/tdc0/\fine_chain_carry[3].fine_carry . (constraint file  /home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/constrs_1/imports/xdc/constraints_RDS.xdc, line 30).
Applied set_property DONT_TOUCH = true for sensor/tdc0/\fine_chain_carry[4].fine_carry . (constraint file  /home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/constrs_1/imports/xdc/constraints_RDS.xdc, line 30).
Applied set_property DONT_TOUCH = true for sensor/tdc0/\fine_chain_carry[5].fine_carry . (constraint file  /home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/constrs_1/imports/xdc/constraints_RDS.xdc, line 30).
Applied set_property DONT_TOUCH = true for sensor/tdc0/\fine_chain_carry[6].fine_carry . (constraint file  /home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/constrs_1/imports/xdc/constraints_RDS.xdc, line 30).
Applied set_property DONT_TOUCH = true for sensor/tdc0/\fine_chain_carry[7].fine_carry . (constraint file  /home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/constrs_1/imports/xdc/constraints_RDS.xdc, line 30).
Applied set_property DONT_TOUCH = true for sensor/tdc0/\fine_chain_carry[8].fine_carry . (constraint file  /home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/constrs_1/imports/xdc/constraints_RDS.xdc, line 30).
Applied set_property DONT_TOUCH = true for sensor/tdc0/\fine_chain_carry[9].fine_carry . (constraint file  /home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/constrs_1/imports/xdc/constraints_RDS.xdc, line 30).
Applied set_property DONT_TOUCH = true for sensor/tdc0/\fine_chain_carry[10].fine_carry . (constraint file  /home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/constrs_1/imports/xdc/constraints_RDS.xdc, line 30).
Applied set_property DONT_TOUCH = true for sensor/tdc0/\fine_chain_carry[11].fine_carry . (constraint file  /home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/constrs_1/imports/xdc/constraints_RDS.xdc, line 30).
Applied set_property DONT_TOUCH = true for sensor/tdc0/\fine_chain_carry[12].fine_carry . (constraint file  /home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/constrs_1/imports/xdc/constraints_RDS.xdc, line 30).
Applied set_property DONT_TOUCH = true for sensor/tdc0/\fine_chain_carry[13].fine_carry . (constraint file  /home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/constrs_1/imports/xdc/constraints_RDS.xdc, line 30).
Applied set_property DONT_TOUCH = true for sensor/tdc0/\fine_chain_carry[14].fine_carry . (constraint file  /home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/constrs_1/imports/xdc/constraints_RDS.xdc, line 30).
Applied set_property DONT_TOUCH = true for sensor/tdc0/\fine_chain_carry[15].fine_carry . (constraint file  /home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/constrs_1/imports/xdc/constraints_RDS.xdc, line 30).
Applied set_property DONT_TOUCH = true for sensor/tdc0/\fine_chain_carry[16].fine_carry . (constraint file  /home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/constrs_1/imports/xdc/constraints_RDS.xdc, line 30).
Applied set_property DONT_TOUCH = true for sensor/tdc0/\fine_chain_carry[17].fine_carry . (constraint file  /home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/constrs_1/imports/xdc/constraints_RDS.xdc, line 30).
Applied set_property DONT_TOUCH = true for sensor/tdc0/\fine_chain_carry[18].fine_carry . (constraint file  /home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/constrs_1/imports/xdc/constraints_RDS.xdc, line 30).
Applied set_property DONT_TOUCH = true for sensor/tdc0/\fine_chain_carry[19].fine_carry . (constraint file  /home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/constrs_1/imports/xdc/constraints_RDS.xdc, line 30).
Applied set_property DONT_TOUCH = true for sensor/tdc0/\fine_chain_carry[20].fine_carry . (constraint file  /home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/constrs_1/imports/xdc/constraints_RDS.xdc, line 30).
Applied set_property DONT_TOUCH = true for sensor/tdc0/\fine_chain_carry[21].fine_carry . (constraint file  /home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/constrs_1/imports/xdc/constraints_RDS.xdc, line 30).
Applied set_property DONT_TOUCH = true for sensor/tdc0/\fine_chain_carry[22].fine_carry . (constraint file  /home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/constrs_1/imports/xdc/constraints_RDS.xdc, line 30).
Applied set_property DONT_TOUCH = true for sensor/tdc0/\fine_chain_carry[23].fine_carry . (constraint file  /home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/constrs_1/imports/xdc/constraints_RDS.xdc, line 30).
Applied set_property DONT_TOUCH = true for sensor/tdc0/\pre_buf_chain_gen[1].lut_chain . (constraint file  /home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/constrs_1/imports/xdc/constraints_RDS.xdc, line 30).
Applied set_property DONT_TOUCH = true for sensor/tdc0/\pre_buf_chain_gen[1].ld_chain . (constraint file  /home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/constrs_1/imports/xdc/constraints_RDS.xdc, line 30).
Applied set_property DONT_TOUCH = true for sensor/tdc0/\pre_buf_chain_gen[2].lut_chain . (constraint file  /home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/constrs_1/imports/xdc/constraints_RDS.xdc, line 30).
Applied set_property DONT_TOUCH = true for sensor/tdc0/\pre_buf_chain_gen[2].ld_chain . (constraint file  /home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/constrs_1/imports/xdc/constraints_RDS.xdc, line 30).
Applied set_property DONT_TOUCH = true for sensor/tdc0/\pre_buf_chain_gen[3].lut_chain . (constraint file  /home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/constrs_1/imports/xdc/constraints_RDS.xdc, line 30).
Applied set_property DONT_TOUCH = true for sensor/tdc0/\pre_buf_chain_gen[3].ld_chain . (constraint file  /home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/constrs_1/imports/xdc/constraints_RDS.xdc, line 30).
Applied set_property DONT_TOUCH = true for sensor/tdc0/\pre_buf_chain_gen[4].lut_chain . (constraint file  /home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/constrs_1/imports/xdc/constraints_RDS.xdc, line 30).
Applied set_property DONT_TOUCH = true for sensor/tdc0/\pre_buf_chain_gen[4].ld_chain . (constraint file  /home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/constrs_1/imports/xdc/constraints_RDS.xdc, line 30).
Applied set_property DONT_TOUCH = true for sensor/tdc0/\pre_buf_chain_gen[5].lut_chain . (constraint file  /home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/constrs_1/imports/xdc/constraints_RDS.xdc, line 30).
Applied set_property DONT_TOUCH = true for sensor/tdc0/\pre_buf_chain_gen[5].ld_chain . (constraint file  /home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/constrs_1/imports/xdc/constraints_RDS.xdc, line 30).
Applied set_property DONT_TOUCH = true for sensor/tdc0/\pre_buf_chain_gen[6].lut_chain . (constraint file  /home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/constrs_1/imports/xdc/constraints_RDS.xdc, line 30).
Applied set_property DONT_TOUCH = true for sensor/tdc0/\pre_buf_chain_gen[6].ld_chain . (constraint file  /home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/constrs_1/imports/xdc/constraints_RDS.xdc, line 30).
Applied set_property DONT_TOUCH = true for sensor/tdc0/\pre_buf_chain_gen[7].lut_chain . (constraint file  /home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/constrs_1/imports/xdc/constraints_RDS.xdc, line 30).
Applied set_property DONT_TOUCH = true for sensor/tdc0/\pre_buf_chain_gen[7].ld_chain . (constraint file  /home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/constrs_1/imports/xdc/constraints_RDS.xdc, line 30).
Applied set_property DONT_TOUCH = true for sensor/tdc0/\pre_buf_chain_gen[8].lut_chain . (constraint file  /home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/constrs_1/imports/xdc/constraints_RDS.xdc, line 30).
Applied set_property DONT_TOUCH = true for sensor/tdc0/\pre_buf_chain_gen[8].ld_chain . (constraint file  /home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/constrs_1/imports/xdc/constraints_RDS.xdc, line 30).
Applied set_property DONT_TOUCH = true for sensor/tdc0/\pre_buf_chain_gen[9].lut_chain . (constraint file  /home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/constrs_1/imports/xdc/constraints_RDS.xdc, line 30).
Applied set_property DONT_TOUCH = true for sensor/tdc0/\pre_buf_chain_gen[9].ld_chain . (constraint file  /home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/constrs_1/imports/xdc/constraints_RDS.xdc, line 30).
Applied set_property DONT_TOUCH = true for sensor/tdc0/\pre_buf_chain_gen[10].lut_chain . (constraint file  /home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/constrs_1/imports/xdc/constraints_RDS.xdc, line 30).
Applied set_property DONT_TOUCH = true for sensor/tdc0/\pre_buf_chain_gen[10].ld_chain . (constraint file  /home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/constrs_1/imports/xdc/constraints_RDS.xdc, line 30).
Applied set_property DONT_TOUCH = true for sensor/tdc0/\pre_buf_chain_gen[11].lut_chain . (constraint file  /home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/constrs_1/imports/xdc/constraints_RDS.xdc, line 30).
Applied set_property DONT_TOUCH = true for sensor/tdc0/\pre_buf_chain_gen[11].ld_chain . (constraint file  /home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/constrs_1/imports/xdc/constraints_RDS.xdc, line 30).
Applied set_property DONT_TOUCH = true for sensor/tdc0/\pre_buf_chain_gen[12].lut_chain . (constraint file  /home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/constrs_1/imports/xdc/constraints_RDS.xdc, line 30).
Applied set_property DONT_TOUCH = true for sensor/tdc0/\pre_buf_chain_gen[12].ld_chain . (constraint file  /home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/constrs_1/imports/xdc/constraints_RDS.xdc, line 30).
Applied set_property DONT_TOUCH = true for sensor/tdc0/\pre_buf_chain_gen[13].lut_chain . (constraint file  /home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/constrs_1/imports/xdc/constraints_RDS.xdc, line 30).
Applied set_property DONT_TOUCH = true for sensor/tdc0/\pre_buf_chain_gen[13].ld_chain . (constraint file  /home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/constrs_1/imports/xdc/constraints_RDS.xdc, line 30).
Applied set_property DONT_TOUCH = true for sensor/tdc0/\pre_buf_chain_gen[14].lut_chain . (constraint file  /home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/constrs_1/imports/xdc/constraints_RDS.xdc, line 30).
Applied set_property DONT_TOUCH = true for sensor/tdc0/\pre_buf_chain_gen[14].ld_chain . (constraint file  /home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/constrs_1/imports/xdc/constraints_RDS.xdc, line 30).
Applied set_property DONT_TOUCH = true for sensor/tdc0/\pre_buf_chain_gen[15].lut_chain . (constraint file  /home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/constrs_1/imports/xdc/constraints_RDS.xdc, line 30).
Applied set_property DONT_TOUCH = true for sensor/tdc0/\pre_buf_chain_gen[15].ld_chain . (constraint file  /home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/constrs_1/imports/xdc/constraints_RDS.xdc, line 30).
Applied set_property DONT_TOUCH = true for sensor/tdc0/\pre_buf_chain_gen[16].lut_chain . (constraint file  /home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/constrs_1/imports/xdc/constraints_RDS.xdc, line 30).
Applied set_property DONT_TOUCH = true for sensor/tdc0/\pre_buf_chain_gen[16].ld_chain . (constraint file  /home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/constrs_1/imports/xdc/constraints_RDS.xdc, line 30).
Applied set_property DONT_TOUCH = true for sensor/tdc0/\pre_buf_chain_gen[17].lut_chain . (constraint file  /home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/constrs_1/imports/xdc/constraints_RDS.xdc, line 30).
Applied set_property DONT_TOUCH = true for sensor/tdc0/\pre_buf_chain_gen[17].ld_chain . (constraint file  /home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/constrs_1/imports/xdc/constraints_RDS.xdc, line 30).
Applied set_property DONT_TOUCH = true for sensor/tdc0/\pre_buf_chain_gen[18].lut_chain . (constraint file  /home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/constrs_1/imports/xdc/constraints_RDS.xdc, line 30).
Applied set_property DONT_TOUCH = true for sensor/tdc0/\pre_buf_chain_gen[18].ld_chain . (constraint file  /home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/constrs_1/imports/xdc/constraints_RDS.xdc, line 30).
Applied set_property DONT_TOUCH = true for sensor/tdc0/\pre_buf_chain_gen[19].lut_chain . (constraint file  /home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/constrs_1/imports/xdc/constraints_RDS.xdc, line 30).
Applied set_property DONT_TOUCH = true for sensor/tdc0/\pre_buf_chain_gen[19].ld_chain . (constraint file  /home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/constrs_1/imports/xdc/constraints_RDS.xdc, line 30).
Applied set_property DONT_TOUCH = true for sensor/tdc0/\pre_buf_chain_gen[20].lut_chain . (constraint file  /home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/constrs_1/imports/xdc/constraints_RDS.xdc, line 30).
Applied set_property DONT_TOUCH = true for sensor/tdc0/\pre_buf_chain_gen[20].ld_chain . (constraint file  /home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/constrs_1/imports/xdc/constraints_RDS.xdc, line 30).
Applied set_property DONT_TOUCH = true for sensor/tdc0/\pre_buf_chain_gen[21].lut_chain . (constraint file  /home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/constrs_1/imports/xdc/constraints_RDS.xdc, line 30).
Applied set_property DONT_TOUCH = true for sensor/tdc0/\pre_buf_chain_gen[21].ld_chain . (constraint file  /home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/constrs_1/imports/xdc/constraints_RDS.xdc, line 30).
Applied set_property DONT_TOUCH = true for sensor/tdc0/\pre_buf_chain_gen[22].lut_chain . (constraint file  /home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/constrs_1/imports/xdc/constraints_RDS.xdc, line 30).
Applied set_property DONT_TOUCH = true for sensor/tdc0/\pre_buf_chain_gen[22].ld_chain . (constraint file  /home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/constrs_1/imports/xdc/constraints_RDS.xdc, line 30).
Applied set_property DONT_TOUCH = true for sensor/tdc0/\pre_buf_chain_gen[23].lut_chain . (constraint file  /home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/constrs_1/imports/xdc/constraints_RDS.xdc, line 30).
Applied set_property DONT_TOUCH = true for sensor/tdc0/\pre_buf_chain_gen[23].ld_chain . (constraint file  /home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/constrs_1/imports/xdc/constraints_RDS.xdc, line 30).
Applied set_property DONT_TOUCH = true for sensor/tdc0/\pre_buf_chain_gen[24].lut_chain . (constraint file  /home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/constrs_1/imports/xdc/constraints_RDS.xdc, line 30).
Applied set_property DONT_TOUCH = true for sensor/tdc0/\pre_buf_chain_gen[24].ld_chain . (constraint file  /home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/constrs_1/imports/xdc/constraints_RDS.xdc, line 30).
Applied set_property DONT_TOUCH = true for sensor/tdc0/\pre_buf_chain_gen[25].lut_chain . (constraint file  /home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/constrs_1/imports/xdc/constraints_RDS.xdc, line 30).
Applied set_property DONT_TOUCH = true for sensor/tdc0/\pre_buf_chain_gen[25].ld_chain . (constraint file  /home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/constrs_1/imports/xdc/constraints_RDS.xdc, line 30).
Applied set_property DONT_TOUCH = true for sensor/tdc0/\pre_buf_chain_gen[26].lut_chain . (constraint file  /home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/constrs_1/imports/xdc/constraints_RDS.xdc, line 30).
Applied set_property DONT_TOUCH = true for sensor/tdc0/\pre_buf_chain_gen[26].ld_chain . (constraint file  /home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/constrs_1/imports/xdc/constraints_RDS.xdc, line 30).
Applied set_property DONT_TOUCH = true for sensor/tdc0/\pre_buf_chain_gen[27].lut_chain . (constraint file  /home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/constrs_1/imports/xdc/constraints_RDS.xdc, line 30).
Applied set_property DONT_TOUCH = true for sensor/tdc0/\pre_buf_chain_gen[27].ld_chain . (constraint file  /home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/constrs_1/imports/xdc/constraints_RDS.xdc, line 30).
Applied set_property DONT_TOUCH = true for sensor/tdc0/\pre_buf_chain_gen[28].lut_chain . (constraint file  /home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/constrs_1/imports/xdc/constraints_RDS.xdc, line 30).
Applied set_property DONT_TOUCH = true for sensor/tdc0/\pre_buf_chain_gen[28].ld_chain . (constraint file  /home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/constrs_1/imports/xdc/constraints_RDS.xdc, line 30).
Applied set_property DONT_TOUCH = true for sensor/tdc0/\pre_buf_chain_gen[29].lut_chain . (constraint file  /home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/constrs_1/imports/xdc/constraints_RDS.xdc, line 30).
Applied set_property DONT_TOUCH = true for sensor/tdc0/\pre_buf_chain_gen[29].ld_chain . (constraint file  /home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/constrs_1/imports/xdc/constraints_RDS.xdc, line 30).
Applied set_property DONT_TOUCH = true for sensor/tdc0/\pre_buf_chain_gen[30].lut_chain . (constraint file  /home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/constrs_1/imports/xdc/constraints_RDS.xdc, line 30).
Applied set_property DONT_TOUCH = true for sensor/tdc0/\pre_buf_chain_gen[30].ld_chain . (constraint file  /home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/constrs_1/imports/xdc/constraints_RDS.xdc, line 30).
Applied set_property DONT_TOUCH = true for sensor/tdc0/\pre_buf_chain_gen[31].lut_chain . (constraint file  /home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/constrs_1/imports/xdc/constraints_RDS.xdc, line 30).
Applied set_property DONT_TOUCH = true for sensor/tdc0/\pre_buf_chain_gen[31].ld_chain . (constraint file  /home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/constrs_1/imports/xdc/constraints_RDS.xdc, line 30).
Applied set_property DONT_TOUCH = true for sensor/tdc0/\sensor_o_regs[0].obs_regs . (constraint file  /home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/constrs_1/imports/xdc/constraints_RDS.xdc, line 30).
Applied set_property DONT_TOUCH = true for sensor/tdc0/\sensor_o_regs[1].obs_regs . (constraint file  /home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/constrs_1/imports/xdc/constraints_RDS.xdc, line 30).
Applied set_property DONT_TOUCH = true for sensor/tdc0/\sensor_o_regs[2].obs_regs . (constraint file  /home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/constrs_1/imports/xdc/constraints_RDS.xdc, line 30).
Applied set_property DONT_TOUCH = true for sensor/tdc0/\sensor_o_regs[3].obs_regs . (constraint file  /home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/constrs_1/imports/xdc/constraints_RDS.xdc, line 30).
Applied set_property DONT_TOUCH = true for sensor/tdc0/\sensor_o_regs[4].obs_regs . (constraint file  /home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/constrs_1/imports/xdc/constraints_RDS.xdc, line 30).
Applied set_property DONT_TOUCH = true for sensor/tdc0/\sensor_o_regs[5].obs_regs . (constraint file  /home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/constrs_1/imports/xdc/constraints_RDS.xdc, line 30).
Applied set_property DONT_TOUCH = true for sensor/tdc0/\sensor_o_regs[6].obs_regs . (constraint file  /home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/constrs_1/imports/xdc/constraints_RDS.xdc, line 30).
Applied set_property DONT_TOUCH = true for sensor/tdc0/\sensor_o_regs[7].obs_regs . (constraint file  /home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/constrs_1/imports/xdc/constraints_RDS.xdc, line 30).
Applied set_property DONT_TOUCH = true for sensor/tdc0/\sensor_o_regs[8].obs_regs . (constraint file  /home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/constrs_1/imports/xdc/constraints_RDS.xdc, line 30).
Applied set_property DONT_TOUCH = true for sensor/tdc0/\sensor_o_regs[9].obs_regs . (constraint file  /home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/constrs_1/imports/xdc/constraints_RDS.xdc, line 30).
Applied set_property DONT_TOUCH = true for sensor/tdc0/\sensor_o_regs[10].obs_regs . (constraint file  /home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/constrs_1/imports/xdc/constraints_RDS.xdc, line 30).
Applied set_property DONT_TOUCH = true for sensor/tdc0/\sensor_o_regs[11].obs_regs . (constraint file  /home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/constrs_1/imports/xdc/constraints_RDS.xdc, line 30).
Applied set_property DONT_TOUCH = true for sensor/tdc0/\sensor_o_regs[12].obs_regs . (constraint file  /home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/constrs_1/imports/xdc/constraints_RDS.xdc, line 30).
Applied set_property DONT_TOUCH = true for sensor/tdc0/\sensor_o_regs[13].obs_regs . (constraint file  /home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/constrs_1/imports/xdc/constraints_RDS.xdc, line 30).
Applied set_property DONT_TOUCH = true for sensor/tdc0/\sensor_o_regs[14].obs_regs . (constraint file  /home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/constrs_1/imports/xdc/constraints_RDS.xdc, line 30).
Applied set_property DONT_TOUCH = true for sensor/tdc0/\sensor_o_regs[15].obs_regs . (constraint file  /home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/constrs_1/imports/xdc/constraints_RDS.xdc, line 30).
Applied set_property DONT_TOUCH = true for sensor/tdc0/\sensor_o_regs[16].obs_regs . (constraint file  /home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/constrs_1/imports/xdc/constraints_RDS.xdc, line 30).
Applied set_property DONT_TOUCH = true for sensor/tdc0/\sensor_o_regs[17].obs_regs . (constraint file  /home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/constrs_1/imports/xdc/constraints_RDS.xdc, line 30).
Applied set_property DONT_TOUCH = true for sensor/tdc0/\sensor_o_regs[18].obs_regs . (constraint file  /home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/constrs_1/imports/xdc/constraints_RDS.xdc, line 30).
Applied set_property DONT_TOUCH = true for sensor/tdc0/\sensor_o_regs[19].obs_regs . (constraint file  /home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/constrs_1/imports/xdc/constraints_RDS.xdc, line 30).
Applied set_property DONT_TOUCH = true for sensor/tdc0/\sensor_o_regs[20].obs_regs . (constraint file  /home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/constrs_1/imports/xdc/constraints_RDS.xdc, line 30).
Applied set_property DONT_TOUCH = true for sensor/tdc0/\sensor_o_regs[21].obs_regs . (constraint file  /home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/constrs_1/imports/xdc/constraints_RDS.xdc, line 30).
Applied set_property DONT_TOUCH = true for sensor/tdc0/\sensor_o_regs[22].obs_regs . (constraint file  /home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/constrs_1/imports/xdc/constraints_RDS.xdc, line 30).
Applied set_property DONT_TOUCH = true for sensor/tdc0/\sensor_o_regs[23].obs_regs . (constraint file  /home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/constrs_1/imports/xdc/constraints_RDS.xdc, line 30).
Applied set_property DONT_TOUCH = true for sensor/tdc0/\sensor_o_regs[24].obs_regs . (constraint file  /home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/constrs_1/imports/xdc/constraints_RDS.xdc, line 30).
Applied set_property DONT_TOUCH = true for sensor/tdc0/\sensor_o_regs[25].obs_regs . (constraint file  /home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/constrs_1/imports/xdc/constraints_RDS.xdc, line 30).
Applied set_property DONT_TOUCH = true for sensor/tdc0/\sensor_o_regs[26].obs_regs . (constraint file  /home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/constrs_1/imports/xdc/constraints_RDS.xdc, line 30).
Applied set_property DONT_TOUCH = true for sensor/tdc0/\sensor_o_regs[27].obs_regs . (constraint file  /home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/constrs_1/imports/xdc/constraints_RDS.xdc, line 30).
Applied set_property DONT_TOUCH = true for sensor/tdc0/\sensor_o_regs[28].obs_regs . (constraint file  /home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/constrs_1/imports/xdc/constraints_RDS.xdc, line 30).
Applied set_property DONT_TOUCH = true for sensor/tdc0/\sensor_o_regs[29].obs_regs . (constraint file  /home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/constrs_1/imports/xdc/constraints_RDS.xdc, line 30).
Applied set_property DONT_TOUCH = true for sensor/tdc0/\sensor_o_regs[30].obs_regs . (constraint file  /home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/constrs_1/imports/xdc/constraints_RDS.xdc, line 30).
Applied set_property DONT_TOUCH = true for sensor/tdc0/\sensor_o_regs[31].obs_regs . (constraint file  /home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/constrs_1/imports/xdc/constraints_RDS.xdc, line 30).
Applied set_property DONT_TOUCH = true for sensor/tdc0/\sensor_o_regs[32].obs_regs . (constraint file  /home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/constrs_1/imports/xdc/constraints_RDS.xdc, line 30).
Applied set_property DONT_TOUCH = true for sensor/tdc0/\sensor_o_regs[33].obs_regs . (constraint file  /home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/constrs_1/imports/xdc/constraints_RDS.xdc, line 30).
Applied set_property DONT_TOUCH = true for sensor/tdc0/\sensor_o_regs[34].obs_regs . (constraint file  /home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/constrs_1/imports/xdc/constraints_RDS.xdc, line 30).
Applied set_property DONT_TOUCH = true for sensor/tdc0/\sensor_o_regs[35].obs_regs . (constraint file  /home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/constrs_1/imports/xdc/constraints_RDS.xdc, line 30).
Applied set_property DONT_TOUCH = true for sensor/tdc0/\sensor_o_regs[36].obs_regs . (constraint file  /home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/constrs_1/imports/xdc/constraints_RDS.xdc, line 30).
Applied set_property DONT_TOUCH = true for sensor/tdc0/\sensor_o_regs[37].obs_regs . (constraint file  /home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/constrs_1/imports/xdc/constraints_RDS.xdc, line 30).
Applied set_property DONT_TOUCH = true for sensor/tdc0/\sensor_o_regs[38].obs_regs . (constraint file  /home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/constrs_1/imports/xdc/constraints_RDS.xdc, line 30).
Applied set_property DONT_TOUCH = true for sensor/tdc0/\sensor_o_regs[39].obs_regs . (constraint file  /home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/constrs_1/imports/xdc/constraints_RDS.xdc, line 30).
Applied set_property DONT_TOUCH = true for sensor/tdc0/\sensor_o_regs[40].obs_regs . (constraint file  /home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/constrs_1/imports/xdc/constraints_RDS.xdc, line 30).
Applied set_property DONT_TOUCH = true for sensor/tdc0/\sensor_o_regs[41].obs_regs . (constraint file  /home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/constrs_1/imports/xdc/constraints_RDS.xdc, line 30).
Applied set_property DONT_TOUCH = true for sensor/tdc0/\sensor_o_regs[42].obs_regs . (constraint file  /home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/constrs_1/imports/xdc/constraints_RDS.xdc, line 30).
Applied set_property DONT_TOUCH = true for sensor/tdc0/\sensor_o_regs[43].obs_regs . (constraint file  /home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/constrs_1/imports/xdc/constraints_RDS.xdc, line 30).
Applied set_property DONT_TOUCH = true for sensor/tdc0/\sensor_o_regs[44].obs_regs . (constraint file  /home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/constrs_1/imports/xdc/constraints_RDS.xdc, line 30).
Applied set_property DONT_TOUCH = true for sensor/tdc0/\sensor_o_regs[45].obs_regs . (constraint file  /home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/constrs_1/imports/xdc/constraints_RDS.xdc, line 30).
Applied set_property DONT_TOUCH = true for sensor/tdc0/\sensor_o_regs[46].obs_regs . (constraint file  /home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/constrs_1/imports/xdc/constraints_RDS.xdc, line 30).
Applied set_property DONT_TOUCH = true for sensor/tdc0/\sensor_o_regs[47].obs_regs . (constraint file  /home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/constrs_1/imports/xdc/constraints_RDS.xdc, line 30).
Applied set_property DONT_TOUCH = true for sensor/tdc0/\sensor_o_regs[48].obs_regs . (constraint file  /home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/constrs_1/imports/xdc/constraints_RDS.xdc, line 30).
Applied set_property DONT_TOUCH = true for sensor/tdc0/\sensor_o_regs[49].obs_regs . (constraint file  /home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/constrs_1/imports/xdc/constraints_RDS.xdc, line 30).
Applied set_property DONT_TOUCH = true for sensor/tdc0/\sensor_o_regs[50].obs_regs . (constraint file  /home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/constrs_1/imports/xdc/constraints_RDS.xdc, line 30).
Applied set_property DONT_TOUCH = true for sensor/tdc0/\sensor_o_regs[51].obs_regs . (constraint file  /home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/constrs_1/imports/xdc/constraints_RDS.xdc, line 30).
Applied set_property DONT_TOUCH = true for sensor/tdc0/\sensor_o_regs[52].obs_regs . (constraint file  /home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/constrs_1/imports/xdc/constraints_RDS.xdc, line 30).
Applied set_property DONT_TOUCH = true for sensor/tdc0/\sensor_o_regs[53].obs_regs . (constraint file  /home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/constrs_1/imports/xdc/constraints_RDS.xdc, line 30).
Applied set_property DONT_TOUCH = true for sensor/tdc0/\sensor_o_regs[54].obs_regs . (constraint file  /home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/constrs_1/imports/xdc/constraints_RDS.xdc, line 30).
Applied set_property DONT_TOUCH = true for sensor/tdc0/\sensor_o_regs[55].obs_regs . (constraint file  /home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/constrs_1/imports/xdc/constraints_RDS.xdc, line 30).
Applied set_property DONT_TOUCH = true for sensor/tdc0/\sensor_o_regs[56].obs_regs . (constraint file  /home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/constrs_1/imports/xdc/constraints_RDS.xdc, line 30).
Applied set_property DONT_TOUCH = true for sensor/tdc0/\sensor_o_regs[57].obs_regs . (constraint file  /home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/constrs_1/imports/xdc/constraints_RDS.xdc, line 30).
Applied set_property DONT_TOUCH = true for sensor/tdc0/\sensor_o_regs[58].obs_regs . (constraint file  /home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/constrs_1/imports/xdc/constraints_RDS.xdc, line 30).
Applied set_property DONT_TOUCH = true for sensor/tdc0/\sensor_o_regs[59].obs_regs . (constraint file  /home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/constrs_1/imports/xdc/constraints_RDS.xdc, line 30).
Applied set_property DONT_TOUCH = true for sensor/tdc0/\sensor_o_regs[60].obs_regs . (constraint file  /home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/constrs_1/imports/xdc/constraints_RDS.xdc, line 30).
Applied set_property DONT_TOUCH = true for sensor/tdc0/\sensor_o_regs[61].obs_regs . (constraint file  /home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/constrs_1/imports/xdc/constraints_RDS.xdc, line 30).
Applied set_property DONT_TOUCH = true for sensor/tdc0/\sensor_o_regs[62].obs_regs . (constraint file  /home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/constrs_1/imports/xdc/constraints_RDS.xdc, line 30).
Applied set_property DONT_TOUCH = true for sensor/tdc0/\sensor_o_regs[63].obs_regs . (constraint file  /home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/constrs_1/imports/xdc/constraints_RDS.xdc, line 30).
Applied set_property DONT_TOUCH = true for sensor/tdc0/\sensor_o_regs[64].obs_regs . (constraint file  /home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/constrs_1/imports/xdc/constraints_RDS.xdc, line 30).
Applied set_property DONT_TOUCH = true for sensor/tdc0/\sensor_o_regs[65].obs_regs . (constraint file  /home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/constrs_1/imports/xdc/constraints_RDS.xdc, line 30).
Applied set_property DONT_TOUCH = true for sensor/tdc0/\sensor_o_regs[66].obs_regs . (constraint file  /home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/constrs_1/imports/xdc/constraints_RDS.xdc, line 30).
Applied set_property DONT_TOUCH = true for sensor/tdc0/\sensor_o_regs[67].obs_regs . (constraint file  /home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/constrs_1/imports/xdc/constraints_RDS.xdc, line 30).
Applied set_property DONT_TOUCH = true for sensor/tdc0/\sensor_o_regs[68].obs_regs . (constraint file  /home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/constrs_1/imports/xdc/constraints_RDS.xdc, line 30).
Applied set_property DONT_TOUCH = true for sensor/tdc0/\sensor_o_regs[69].obs_regs . (constraint file  /home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/constrs_1/imports/xdc/constraints_RDS.xdc, line 30).
Applied set_property DONT_TOUCH = true for sensor/tdc0/\sensor_o_regs[70].obs_regs . (constraint file  /home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/constrs_1/imports/xdc/constraints_RDS.xdc, line 30).
Applied set_property DONT_TOUCH = true for sensor/tdc0/\sensor_o_regs[71].obs_regs . (constraint file  /home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/constrs_1/imports/xdc/constraints_RDS.xdc, line 30).
Applied set_property DONT_TOUCH = true for sensor/tdc0/\sensor_o_regs[72].obs_regs . (constraint file  /home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/constrs_1/imports/xdc/constraints_RDS.xdc, line 30).
Applied set_property DONT_TOUCH = true for sensor/tdc0/\sensor_o_regs[73].obs_regs . (constraint file  /home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/constrs_1/imports/xdc/constraints_RDS.xdc, line 30).
Applied set_property DONT_TOUCH = true for sensor/tdc0/\sensor_o_regs[74].obs_regs . (constraint file  /home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/constrs_1/imports/xdc/constraints_RDS.xdc, line 30).
Applied set_property DONT_TOUCH = true for sensor/tdc0/\sensor_o_regs[75].obs_regs . (constraint file  /home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/constrs_1/imports/xdc/constraints_RDS.xdc, line 30).
Applied set_property DONT_TOUCH = true for sensor/tdc0/\sensor_o_regs[76].obs_regs . (constraint file  /home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/constrs_1/imports/xdc/constraints_RDS.xdc, line 30).
Applied set_property DONT_TOUCH = true for sensor/tdc0/\sensor_o_regs[77].obs_regs . (constraint file  /home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/constrs_1/imports/xdc/constraints_RDS.xdc, line 30).
Applied set_property DONT_TOUCH = true for sensor/tdc0/\sensor_o_regs[78].obs_regs . (constraint file  /home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/constrs_1/imports/xdc/constraints_RDS.xdc, line 30).
Applied set_property DONT_TOUCH = true for sensor/tdc0/\sensor_o_regs[79].obs_regs . (constraint file  /home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/constrs_1/imports/xdc/constraints_RDS.xdc, line 30).
Applied set_property DONT_TOUCH = true for sensor/tdc0/\sensor_o_regs[80].obs_regs . (constraint file  /home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/constrs_1/imports/xdc/constraints_RDS.xdc, line 30).
Applied set_property DONT_TOUCH = true for sensor/tdc0/\sensor_o_regs[81].obs_regs . (constraint file  /home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/constrs_1/imports/xdc/constraints_RDS.xdc, line 30).
Applied set_property DONT_TOUCH = true for sensor/tdc0/\sensor_o_regs[82].obs_regs . (constraint file  /home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/constrs_1/imports/xdc/constraints_RDS.xdc, line 30).
Applied set_property DONT_TOUCH = true for sensor/tdc0/\sensor_o_regs[83].obs_regs . (constraint file  /home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/constrs_1/imports/xdc/constraints_RDS.xdc, line 30).
Applied set_property DONT_TOUCH = true for sensor/tdc0/\sensor_o_regs[84].obs_regs . (constraint file  /home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/constrs_1/imports/xdc/constraints_RDS.xdc, line 30).
Applied set_property DONT_TOUCH = true for sensor/tdc0/\sensor_o_regs[85].obs_regs . (constraint file  /home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/constrs_1/imports/xdc/constraints_RDS.xdc, line 30).
Applied set_property DONT_TOUCH = true for sensor/tdc0/\sensor_o_regs[86].obs_regs . (constraint file  /home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/constrs_1/imports/xdc/constraints_RDS.xdc, line 30).
Applied set_property DONT_TOUCH = true for sensor/tdc0/\sensor_o_regs[87].obs_regs . (constraint file  /home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/constrs_1/imports/xdc/constraints_RDS.xdc, line 30).
Applied set_property DONT_TOUCH = true for sensor/tdc0/\sensor_o_regs[88].obs_regs . (constraint file  /home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/constrs_1/imports/xdc/constraints_RDS.xdc, line 30).
Applied set_property DONT_TOUCH = true for sensor/tdc0/\sensor_o_regs[89].obs_regs . (constraint file  /home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/constrs_1/imports/xdc/constraints_RDS.xdc, line 30).
Applied set_property DONT_TOUCH = true for sensor/tdc0/\sensor_o_regs[90].obs_regs . (constraint file  /home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/constrs_1/imports/xdc/constraints_RDS.xdc, line 30).
Applied set_property DONT_TOUCH = true for sensor/tdc0/\sensor_o_regs[91].obs_regs . (constraint file  /home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/constrs_1/imports/xdc/constraints_RDS.xdc, line 30).
Applied set_property DONT_TOUCH = true for sensor/tdc0/\sensor_o_regs[92].obs_regs . (constraint file  /home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/constrs_1/imports/xdc/constraints_RDS.xdc, line 30).
Applied set_property DONT_TOUCH = true for sensor/tdc0/\sensor_o_regs[93].obs_regs . (constraint file  /home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/constrs_1/imports/xdc/constraints_RDS.xdc, line 30).
Applied set_property DONT_TOUCH = true for sensor/tdc0/\sensor_o_regs[94].obs_regs . (constraint file  /home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/constrs_1/imports/xdc/constraints_RDS.xdc, line 30).
Applied set_property DONT_TOUCH = true for sensor/tdc0/\sensor_o_regs[95].obs_regs . (constraint file  /home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/constrs_1/imports/xdc/constraints_RDS.xdc, line 30).
Applied set_property DONT_TOUCH = true for sensor/tdc0/\sensor_o_regs[96].obs_regs . (constraint file  /home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/constrs_1/imports/xdc/constraints_RDS.xdc, line 30).
Applied set_property DONT_TOUCH = true for sensor/tdc0/\sensor_o_regs[97].obs_regs . (constraint file  /home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/constrs_1/imports/xdc/constraints_RDS.xdc, line 30).
Applied set_property DONT_TOUCH = true for sensor/tdc0/\sensor_o_regs[98].obs_regs . (constraint file  /home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/constrs_1/imports/xdc/constraints_RDS.xdc, line 30).
Applied set_property DONT_TOUCH = true for sensor/tdc0/\sensor_o_regs[99].obs_regs . (constraint file  /home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/constrs_1/imports/xdc/constraints_RDS.xdc, line 30).
Applied set_property DONT_TOUCH = true for sensor/tdc0/\sensor_o_regs[100].obs_regs . (constraint file  /home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/constrs_1/imports/xdc/constraints_RDS.xdc, line 30).
Applied set_property DONT_TOUCH = true for sensor/tdc0/\sensor_o_regs[101].obs_regs . (constraint file  /home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/constrs_1/imports/xdc/constraints_RDS.xdc, line 30).
Applied set_property DONT_TOUCH = true for sensor/tdc0/\sensor_o_regs[102].obs_regs . (constraint file  /home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/constrs_1/imports/xdc/constraints_RDS.xdc, line 30).
Applied set_property DONT_TOUCH = true for sensor/tdc0/\sensor_o_regs[103].obs_regs . (constraint file  /home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/constrs_1/imports/xdc/constraints_RDS.xdc, line 30).
Applied set_property DONT_TOUCH = true for sensor/tdc0/\sensor_o_regs[104].obs_regs . (constraint file  /home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/constrs_1/imports/xdc/constraints_RDS.xdc, line 30).
Applied set_property DONT_TOUCH = true for sensor/tdc0/\sensor_o_regs[105].obs_regs . (constraint file  /home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/constrs_1/imports/xdc/constraints_RDS.xdc, line 30).
Applied set_property DONT_TOUCH = true for sensor/tdc0/\sensor_o_regs[106].obs_regs . (constraint file  /home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/constrs_1/imports/xdc/constraints_RDS.xdc, line 30).
Applied set_property DONT_TOUCH = true for sensor/tdc0/\sensor_o_regs[107].obs_regs . (constraint file  /home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/constrs_1/imports/xdc/constraints_RDS.xdc, line 30).
Applied set_property DONT_TOUCH = true for sensor/tdc0/\sensor_o_regs[108].obs_regs . (constraint file  /home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/constrs_1/imports/xdc/constraints_RDS.xdc, line 30).
Applied set_property DONT_TOUCH = true for sensor/tdc0/\sensor_o_regs[109].obs_regs . (constraint file  /home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/constrs_1/imports/xdc/constraints_RDS.xdc, line 30).
Applied set_property DONT_TOUCH = true for sensor/tdc0/\sensor_o_regs[110].obs_regs . (constraint file  /home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/constrs_1/imports/xdc/constraints_RDS.xdc, line 30).
Applied set_property DONT_TOUCH = true for sensor/tdc0/\sensor_o_regs[111].obs_regs . (constraint file  /home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/constrs_1/imports/xdc/constraints_RDS.xdc, line 30).
Applied set_property DONT_TOUCH = true for sensor/tdc0/\sensor_o_regs[112].obs_regs . (constraint file  /home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/constrs_1/imports/xdc/constraints_RDS.xdc, line 30).
Applied set_property DONT_TOUCH = true for sensor/tdc0/\sensor_o_regs[113].obs_regs . (constraint file  /home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/constrs_1/imports/xdc/constraints_RDS.xdc, line 30).
Applied set_property DONT_TOUCH = true for sensor/tdc0/\sensor_o_regs[114].obs_regs . (constraint file  /home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/constrs_1/imports/xdc/constraints_RDS.xdc, line 30).
Applied set_property DONT_TOUCH = true for sensor/tdc0/\sensor_o_regs[115].obs_regs . (constraint file  /home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/constrs_1/imports/xdc/constraints_RDS.xdc, line 30).
Applied set_property DONT_TOUCH = true for sensor/tdc0/\sensor_o_regs[116].obs_regs . (constraint file  /home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/constrs_1/imports/xdc/constraints_RDS.xdc, line 30).
Applied set_property DONT_TOUCH = true for sensor/tdc0/\sensor_o_regs[117].obs_regs . (constraint file  /home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/constrs_1/imports/xdc/constraints_RDS.xdc, line 30).
Applied set_property DONT_TOUCH = true for sensor/tdc0/\sensor_o_regs[118].obs_regs . (constraint file  /home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/constrs_1/imports/xdc/constraints_RDS.xdc, line 30).
Applied set_property DONT_TOUCH = true for sensor/tdc0/\sensor_o_regs[119].obs_regs . (constraint file  /home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/constrs_1/imports/xdc/constraints_RDS.xdc, line 30).
Applied set_property DONT_TOUCH = true for sensor/tdc0/\sensor_o_regs[120].obs_regs . (constraint file  /home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/constrs_1/imports/xdc/constraints_RDS.xdc, line 30).
Applied set_property DONT_TOUCH = true for sensor/tdc0/\sensor_o_regs[121].obs_regs . (constraint file  /home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/constrs_1/imports/xdc/constraints_RDS.xdc, line 30).
Applied set_property DONT_TOUCH = true for sensor/tdc0/\sensor_o_regs[122].obs_regs . (constraint file  /home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/constrs_1/imports/xdc/constraints_RDS.xdc, line 30).
Applied set_property DONT_TOUCH = true for sensor/tdc0/\sensor_o_regs[123].obs_regs . (constraint file  /home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/constrs_1/imports/xdc/constraints_RDS.xdc, line 30).
Applied set_property DONT_TOUCH = true for sensor/tdc0/\sensor_o_regs[124].obs_regs . (constraint file  /home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/constrs_1/imports/xdc/constraints_RDS.xdc, line 30).
Applied set_property DONT_TOUCH = true for sensor/tdc0/\sensor_o_regs[125].obs_regs . (constraint file  /home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/constrs_1/imports/xdc/constraints_RDS.xdc, line 30).
Applied set_property DONT_TOUCH = true for sensor/tdc0/\sensor_o_regs[126].obs_regs . (constraint file  /home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/constrs_1/imports/xdc/constraints_RDS.xdc, line 30).
Applied set_property DONT_TOUCH = true for sensor/tdc0/\sensor_o_regs[127].obs_regs . (constraint file  /home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/constrs_1/imports/xdc/constraints_RDS.xdc, line 30).
Applied set_property DONT_TOUCH = true for io_controller/C_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for io_controller/D_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for io_controller/KM_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for reset_system/aes_domain_reset. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for reset_system/aes_reset. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for reset_system/ctrl_rst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for reset_system/sensor_reset. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for reset_system/ttest_reset. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for clock_generator_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 1784.543 ; gain = 427.207 ; free physical = 506 ; free virtual = 8805
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'extend_reg' into 'aes_reset_p_special_reg' [/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/imports/rtl/reset_wrapper.vhd:70]
INFO: [Synth 8-5546] ROM "restart_s" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "reg_update_s" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "key_s" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mask_s" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_s" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "enc_s" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "trace_s" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "calib_s" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_curr_s_reg' in module 'io_fsm'
INFO: [Synth 8-5546] ROM "reset_n_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "addr_n_en_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "aes_rdy_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "addr_ok_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "calib_rdy_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "aes_d_rdy_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "aes_m_rdy_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "aes_k_rdy_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "trenc_start_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "enc_start_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dec_start_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state_curr_s" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state_curr_s" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_curr_s" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_curr_s" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_curr_s" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_curr_s" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_curr_s" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_curr_s" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_curr_s" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_curr_s" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_curr_s" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_curr_s" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_curr_s" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_curr_s" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_curr_s" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_curr_s" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_curr_s" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_curr_s" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_curr_s" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_curr_s" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_curr_s" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_curr_s" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_curr_s" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_curr_s" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_curr_s" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_curr_s" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_curr_s" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_curr_s" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_curr_s" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_curr_s" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_curr_s" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_curr_s" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_curr_s" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_curr_s" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_curr_s" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_curr_s" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_curr_s" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_curr_s" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_curr_s" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_curr_s" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_curr_s" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_curr_s" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_curr_s" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "data_vld_s" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'ciph_curr_state_reg' in module 'data_enc'
INFO: [Synth 8-802] inferred FSM for state register 'trace_curr_state_reg' in module 'data_enc'
INFO: [Synth 8-5544] ROM "ciph_next_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_ciph_s" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ciph_cntr_up_s" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ciph_bsy_s" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ciph_start_tx_s" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ciph_cntr_ld_s" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ciph_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ciph_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "ciph_next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "trace_cntr_ld_s" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "trace_bsy_s" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "trace_cntr_up_s" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_sample_s" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "trace_next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ciph_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ciph_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "trace_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "trace_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "trace_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "trace_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "trace_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "trace_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "trace_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "trace_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "trace_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "trace_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "trace_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "trace_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "trace_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "trace_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "trace_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "trace_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "trace_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "trace_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "trace_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "trace_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "trace_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "trace_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "trace_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "trace_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "trace_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "trace_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "trace_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "trace_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "trace_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "trace_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "trace_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "trace_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "trace_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "trace_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "trace_next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'curr_state_r_reg' in module 'read_traces'
INFO: [Synth 8-5546] ROM "cntr_reset_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ld_cntr_s" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state_s" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "zero_baud_counter" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  wait_k |                           000000 |                           000000
                addr_ok0 |                           000001 |                           000001
               uart_ack0 |                           000010 |                           100001
              wait_addr0 |                           000011 |                           000010
              dec_start0 |                           000100 |                           000011
                    rd_k |                           000101 |                           000100
                   k_vld |                           000110 |                           000101
                 wait_md |                           000111 |                           000110
                addr_ok1 |                           001000 |                           000111
               uart_ack1 |                           001001 |                           100010
              wait_addr1 |                           001010 |                           001000
              dec_start1 |                           001011 |                           001011
                 rd_mask |                           001100 |                           001100
                   m_vld |                           001101 |                           001101
                addr_ok2 |                           001110 |                           001001
               uart_ack2 |                           001111 |                           100011
              wait_addr2 |                           010000 |                           001010
              dec_start2 |                           010001 |                           001110
                 rd_data |                           010010 |                           001111
                   d_vld |                           010011 |                           010000
                wait_aes |                           010100 |                           010001
              aes_rdy_st |                           010101 |                           010010
            uart_ack_aes |                           010110 |                           100110
            aes_rdy_wait |                           010111 |                           010011
                  wait_e |                           011000 |                           010100
                addr_ok3 |                           011001 |                           010101
               uart_ack3 |                           011010 |                           100100
              wait_addr3 |                           011011 |                           010110
               enc_start |                           011100 |                           010111
                    wr_e |                           011101 |                           011000
                 wait_tr |                           011110 |                           011001
                addr_ok4 |                           011111 |                           011010
               uart_ack4 |                           100000 |                           100101
              wait_addr4 |                           100001 |                           011011
             trenc_start |                           100010 |                           011100
                   wr_tr |                           100011 |                           011101
                addr_ok5 |                           100100 |                           100111
               uart_ack5 |                           100101 |                           101000
              wait_addr5 |                           100110 |                           101001
              dec_start5 |                           100111 |                           101010
                rd_calib |                           101000 |                           101011
               calib_vld |                           101001 |                           101100
                  reset0 |                           101010 |                           011110
                  reset1 |                           101011 |                           011111
                  reset2 |                           101100 |                           100000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_curr_s_reg' using encoding 'sequential' in module 'io_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
             start_trans |                              001 |                              001
                 wr_byte |                              010 |                              010
                uart_ack |                              011 |                              011
               uart_wait |                              100 |                              100
               byte_done |                              101 |                              101
                    done |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'ciph_curr_state_reg' using encoding 'sequential' in module 'data_enc'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle | 0000000000000000000000000000000000000000000000000000000001 |                           000000
             start_trans | 0000000000000000000000000000000000000000000000000000000010 |                           000001
                wr_byte0 | 0000000000000000000000000000000000000000000000000000000100 |                           000010
               uart_ack0 | 0000000000000000000000000000000000000000000000000000001000 |                           000011
              uart_wait0 | 0000000000000000000000000000000000000000000000000000010000 |                           000100
                wr_byte1 | 0000000000000000000000000000000000000000000000000000100000 |                           000101
               uart_ack1 | 0000000000000000000000000000000000000000000000000001000000 |                           000110
              uart_wait1 | 0000000000000000000000000000000000000000000000000010000000 |                           000111
                wr_byte2 | 0000000000000000000000000000000000000000000000000100000000 |                           001000
               uart_ack2 | 0000000000000000000000000000000000000000000000001000000000 |                           001001
              uart_wait2 | 0000000000000000000000000000000000000000000000010000000000 |                           001010
                wr_byte3 | 0000000000000000000000000000000000000000000000100000000000 |                           001011
               uart_ack3 | 0000000000000000000000000000000000000000000001000000000000 |                           001100
              uart_wait3 | 0000000000000000000000000000000000000000000010000000000000 |                           001101
                wr_byte4 | 0000000000000000000000000000000000000000000100000000000000 |                           001110
               uart_ack4 | 0000000000000000000000000000000000000000001000000000000000 |                           001111
              uart_wait4 | 0000000000000000000000000000000000000000010000000000000000 |                           010000
                wr_byte5 | 0000000000000000000000000000000000000000100000000000000000 |                           010001
               uart_ack5 | 0000000000000000000000000000000000000001000000000000000000 |                           010010
              uart_wait5 | 0000000000000000000000000000000000000010000000000000000000 |                           010011
                wr_byte6 | 0000000000000000000000000000000000000100000000000000000000 |                           010100
               uart_ack6 | 0000000000000000000000000000000000001000000000000000000000 |                           010101
              uart_wait6 | 0000000000000000000000000000000000010000000000000000000000 |                           010110
                wr_byte7 | 0000000000000000000000000000000000100000000000000000000000 |                           010111
               uart_ack7 | 0000000000000000000000000000000001000000000000000000000000 |                           011000
              uart_wait7 | 0000000000000000000000000000000010000000000000000000000000 |                           011001
                wr_byte8 | 0000000000000000000000000000000100000000000000000000000000 |                           011010
               uart_ack8 | 0000000000000000000000000000001000000000000000000000000000 |                           011011
              uart_wait8 | 0000000000000000000000000000010000000000000000000000000000 |                           011100
                wr_byte9 | 0000000000000000000000000000100000000000000000000000000000 |                           011101
               uart_ack9 | 0000000000000000000000000001000000000000000000000000000000 |                           011110
              uart_wait9 | 0000000000000000000000000010000000000000000000000000000000 |                           011111
               wr_byte10 | 0000000000000000000000000100000000000000000000000000000000 |                           100000
              uart_ack10 | 0000000000000000000000001000000000000000000000000000000000 |                           100001
             uart_wait10 | 0000000000000000000000010000000000000000000000000000000000 |                           100010
               wr_byte11 | 0000000000000000000000100000000000000000000000000000000000 |                           100011
              uart_ack11 | 0000000000000000000001000000000000000000000000000000000000 |                           100100
             uart_wait11 | 0000000000000000000010000000000000000000000000000000000000 |                           100101
               wr_byte12 | 0000000000000000000100000000000000000000000000000000000000 |                           100110
              uart_ack12 | 0000000000000000001000000000000000000000000000000000000000 |                           100111
             uart_wait12 | 0000000000000000010000000000000000000000000000000000000000 |                           101000
               wr_byte13 | 0000000000000000100000000000000000000000000000000000000000 |                           101001
              uart_ack13 | 0000000000000001000000000000000000000000000000000000000000 |                           101010
             uart_wait13 | 0000000000000010000000000000000000000000000000000000000000 |                           101011
               wr_byte14 | 0000000000000100000000000000000000000000000000000000000000 |                           101100
              uart_ack14 | 0000000000001000000000000000000000000000000000000000000000 |                           101101
             uart_wait14 | 0000000000010000000000000000000000000000000000000000000000 |                           101110
               wr_byte15 | 0000000000100000000000000000000000000000000000000000000000 |                           101111
              uart_ack15 | 0000000001000000000000000000000000000000000000000000000000 |                           110000
             uart_wait15 | 0000000010000000000000000000000000000000000000000000000000 |                           110001
               wr_byte16 | 0000000100000000000000000000000000000000000000000000000000 |                           110010
              uart_ack16 | 0000001000000000000000000000000000000000000000000000000000 |                           110011
             uart_wait16 | 0000010000000000000000000000000000000000000000000000000000 |                           110100
               wr_byte17 | 0000100000000000000000000000000000000000000000000000000000 |                           110101
              uart_ack17 | 0001000000000000000000000000000000000000000000000000000000 |                           110110
             uart_wait17 | 0010000000000000000000000000000000000000000000000000000000 |                           110111
               word_done | 0100000000000000000000000000000000000000000000000000000000 |                           111000
                    done | 1000000000000000000000000000000000000000000000000000000000 |                           111001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'trace_curr_state_reg' using encoding 'one-hot' in module 'data_enc'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
                   start |                               01 |                               01
           write_samples |                               10 |                               10
                    done |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'curr_state_r_reg' using encoding 'sequential' in module 'read_traces'
INFO: [Synth 8-3971] The signal bram_memory_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 1784.543 ; gain = 427.207 ; free physical = 501 ; free virtual = 8802
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 2     
+---XORs : 
	   2 Input    128 Bit         XORs := 2     
	   2 Input     32 Bit         XORs := 4     
	   2 Input      9 Bit         XORs := 20    
	   2 Input      8 Bit         XORs := 17    
	   2 Input      1 Bit         XORs := 980   
	   4 Input      1 Bit         XORs := 88    
	   3 Input      1 Bit         XORs := 380   
	   5 Input      1 Bit         XORs := 60    
+---Registers : 
	              144 Bit    Registers := 4     
	              128 Bit    Registers := 10    
	               24 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	               14 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 24    
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 63    
+---RAMs : 
	              36K Bit         RAMs := 1     
+---Muxes : 
	   4 Input    144 Bit        Muxes := 1     
	   2 Input    128 Bit        Muxes := 14    
	   7 Input    128 Bit        Muxes := 1     
	  58 Input     58 Bit        Muxes := 1     
	   2 Input     58 Bit        Muxes := 38    
	   4 Input     24 Bit        Muxes := 3     
	   2 Input     24 Bit        Muxes := 5     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 87    
	  58 Input      8 Bit        Muxes := 1     
	  11 Input      8 Bit        Muxes := 1     
	 120 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 33    
	   8 Input      1 Bit        Muxes := 8     
	  45 Input      1 Bit        Muxes := 13    
	   7 Input      1 Bit        Muxes := 7     
	  58 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 11    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module reset_wrapper 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module address_dec 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   8 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 2     
Module config_registers 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 17    
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 80    
	   2 Input      1 Bit        Muxes := 1     
Module io_fsm 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 12    
+---Muxes : 
	 120 Input      6 Bit        Muxes := 1     
	  45 Input      1 Bit        Muxes := 13    
Module data_dec 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	              128 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
Module counter_up 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module counter_up__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module data_enc 
Detailed RTL Component Info : 
+---Registers : 
	              144 Bit    Registers := 1     
	              128 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input    128 Bit        Muxes := 1     
	  58 Input     58 Bit        Muxes := 1     
	   2 Input     58 Bit        Muxes := 38    
	  58 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   7 Input      1 Bit        Muxes := 7     
	  58 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module io_controller 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 6     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
Module read_traces 
Detailed RTL Component Info : 
+---Registers : 
	              144 Bit    Registers := 1     
	              128 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input    144 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
Module FSM_FIFO 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
Module bram_dual_clock 
Detailed RTL Component Info : 
+---Registers : 
	              144 Bit    Registers := 2     
+---RAMs : 
	              36K Bit         RAMs := 1     
Module txuartlite 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module rxuartlite 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   4 Input     24 Bit        Muxes := 2     
	   2 Input     24 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module UART 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module sig_delay 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module AES_Comp_GFinvComp 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      9 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 32    
	   4 Input      1 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 11    
	   5 Input      1 Bit         XORs := 2     
Module AES_Comp_SboxComp 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 17    
	   3 Input      1 Bit         XORs := 4     
	   4 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
Module AES_Comp_MixColumns 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 4     
	   3 Input      1 Bit         XORs := 20    
	   4 Input      1 Bit         XORs := 12    
Module AES_Comp_EncCore 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input    128 Bit         XORs := 1     
	   2 Input     32 Bit         XORs := 4     
	   2 Input      8 Bit         XORs := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	  11 Input      8 Bit        Muxes := 1     
Module AES_Comp_ENC 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input    128 Bit         XORs := 1     
+---Registers : 
	              128 Bit    Registers := 3     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 7     
Module AES_Comp 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'curr_word_r_reg[4:0]' into 'curr_word_r_reg[4:0]' [/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.srcs/sources_1/imports/rtl/io_controller/data_dec.vhd:69]
INFO: [Synth 8-5546] ROM "trace_next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "addr_decoder/key_s" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "addr_decoder/mask_s" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "addr_decoder/data_s" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "addr_decoder/enc_s" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "addr_decoder/trace_s" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "addr_decoder/calib_s" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "addr_decoder/restart_s" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "io_controller/rd_tr/cntr_reset_n" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design sensor has unconnected port ID_coarse_i[0]
WARNING: [Synth 8-3331] design io_fsm has unconnected port busy_o
WARNING: [Synth 8-6014] Unused sequential element io_controller/DC_BR/bram_memory_reg was removed. 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:39 ; elapsed = 00:00:45 . Memory (MB): peak = 1872.527 ; gain = 515.191 ; free physical = 454 ; free virtual = 8758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+------------+-------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object                          | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+-------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|system_top  | io_controller/DC_BR/bram_memory_reg | 256 x 144(NO_CHANGE)   | W |   | 256 x 144(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
+------------+-------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance i_0/io_controller/DC_BR/bram_memory_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/io_controller/DC_BR/bram_memory_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'clock_generator_inst/clk_in1' to pin 'BUFG_inst/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clock_generator_inst/aes_clk' to pin 'clock_generator_inst/bbstub_aes_clk/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'clock_generator_inst/clk_in1' to 'i_16/io_controller/uart_0/receiver/chg_counter_reg[23]/C'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clock_generator_inst/sensor_clk' to pin 'clock_generator_inst/bbstub_sensor_clk/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'clock_generator_inst/clk_in1' to 'i_16/io_controller/uart_0/receiver/chg_counter_reg[23]/C'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clock_generator_inst/ttest_clk' to pin 'clock_generator_inst/bbstub_ttest_clk/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'clock_generator_inst/clk_in1' to 'i_16/io_controller/uart_0/receiver/chg_counter_reg[23]/C'
INFO: [Synth 8-5819] Moved 4 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:46 ; elapsed = 00:00:51 . Memory (MB): peak = 1872.527 ; gain = 515.191 ; free physical = 332 ; free virtual = 8636
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:48 ; elapsed = 00:00:53 . Memory (MB): peak = 1872.527 ; gain = 515.191 ; free physical = 324 ; free virtual = 8629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+------------+-------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object                          | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+-------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|system_top  | io_controller/DC_BR/bram_memory_reg | 256 x 144(NO_CHANGE)   | W |   | 256 x 144(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
+------------+-------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:51 ; elapsed = 00:00:57 . Memory (MB): peak = 1872.527 ; gain = 515.191 ; free physical = 327 ; free virtual = 8633
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin IDC_inferred:in0[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin IDC_inferred:in0[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin IDC_inferred:in0[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin IDC_inferred:in0[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin IDC_inferred:in0[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin IDC_inferred:in0[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin IDC_inferred:in0[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin IDC_inferred:in0[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin IDC_inferred:in0[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin IDC_inferred:in0[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin IDC_inferred:in0[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin IDC_inferred:in0[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin IDC_inferred:in0[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin IDC_inferred:in0[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin IDC_inferred:in0[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin IDC_inferred:in0[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin IDC_inferred:in0[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin IDC_inferred:in0[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin IDC_inferred:in0[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin IDC_inferred:in0[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin IDC_inferred:in0[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin IDC_inferred:in0[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin IDC_inferred:in0[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin IDC_inferred:in0[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin IDC_inferred:in0[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin IDC_inferred:in0[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin IDC_inferred:in0[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin IDC_inferred:in0[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin IDC_inferred:in0[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin IDC_inferred:in0[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin IDC_inferred:in0[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin IDC_inferred:in0[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin IDF_inferred:in0[95] to constant 0
WARNING: [Synth 8-3295] tying undriven pin IDF_inferred:in0[94] to constant 0
WARNING: [Synth 8-3295] tying undriven pin IDF_inferred:in0[93] to constant 0
WARNING: [Synth 8-3295] tying undriven pin IDF_inferred:in0[92] to constant 0
WARNING: [Synth 8-3295] tying undriven pin IDF_inferred:in0[91] to constant 0
WARNING: [Synth 8-3295] tying undriven pin IDF_inferred:in0[90] to constant 0
WARNING: [Synth 8-3295] tying undriven pin IDF_inferred:in0[89] to constant 0
WARNING: [Synth 8-3295] tying undriven pin IDF_inferred:in0[88] to constant 0
WARNING: [Synth 8-3295] tying undriven pin IDF_inferred:in0[87] to constant 0
WARNING: [Synth 8-3295] tying undriven pin IDF_inferred:in0[86] to constant 0
WARNING: [Synth 8-3295] tying undriven pin IDF_inferred:in0[85] to constant 0
WARNING: [Synth 8-3295] tying undriven pin IDF_inferred:in0[84] to constant 0
WARNING: [Synth 8-3295] tying undriven pin IDF_inferred:in0[83] to constant 0
WARNING: [Synth 8-3295] tying undriven pin IDF_inferred:in0[82] to constant 0
WARNING: [Synth 8-3295] tying undriven pin IDF_inferred:in0[81] to constant 0
WARNING: [Synth 8-3295] tying undriven pin IDF_inferred:in0[80] to constant 0
WARNING: [Synth 8-3295] tying undriven pin IDF_inferred:in0[79] to constant 0
WARNING: [Synth 8-3295] tying undriven pin IDF_inferred:in0[78] to constant 0
WARNING: [Synth 8-3295] tying undriven pin IDF_inferred:in0[77] to constant 0
WARNING: [Synth 8-3295] tying undriven pin IDF_inferred:in0[76] to constant 0
WARNING: [Synth 8-3295] tying undriven pin IDF_inferred:in0[75] to constant 0
WARNING: [Synth 8-3295] tying undriven pin IDF_inferred:in0[74] to constant 0
WARNING: [Synth 8-3295] tying undriven pin IDF_inferred:in0[73] to constant 0
WARNING: [Synth 8-3295] tying undriven pin IDF_inferred:in0[72] to constant 0
WARNING: [Synth 8-3295] tying undriven pin IDF_inferred:in0[71] to constant 0
WARNING: [Synth 8-3295] tying undriven pin IDF_inferred:in0[70] to constant 0
WARNING: [Synth 8-3295] tying undriven pin IDF_inferred:in0[69] to constant 0
WARNING: [Synth 8-3295] tying undriven pin IDF_inferred:in0[68] to constant 0
WARNING: [Synth 8-3295] tying undriven pin IDF_inferred:in0[67] to constant 0
WARNING: [Synth 8-3295] tying undriven pin IDF_inferred:in0[66] to constant 0
WARNING: [Synth 8-3295] tying undriven pin IDF_inferred:in0[65] to constant 0
WARNING: [Synth 8-3295] tying undriven pin IDF_inferred:in0[64] to constant 0
WARNING: [Synth 8-3295] tying undriven pin IDF_inferred:in0[63] to constant 0
WARNING: [Synth 8-3295] tying undriven pin IDF_inferred:in0[62] to constant 0
WARNING: [Synth 8-3295] tying undriven pin IDF_inferred:in0[61] to constant 0
WARNING: [Synth 8-3295] tying undriven pin IDF_inferred:in0[60] to constant 0
WARNING: [Synth 8-3295] tying undriven pin IDF_inferred:in0[59] to constant 0
WARNING: [Synth 8-3295] tying undriven pin IDF_inferred:in0[58] to constant 0
WARNING: [Synth 8-3295] tying undriven pin IDF_inferred:in0[57] to constant 0
WARNING: [Synth 8-3295] tying undriven pin IDF_inferred:in0[56] to constant 0
WARNING: [Synth 8-3295] tying undriven pin IDF_inferred:in0[55] to constant 0
WARNING: [Synth 8-3295] tying undriven pin IDF_inferred:in0[54] to constant 0
WARNING: [Synth 8-3295] tying undriven pin IDF_inferred:in0[53] to constant 0
WARNING: [Synth 8-3295] tying undriven pin IDF_inferred:in0[52] to constant 0
WARNING: [Synth 8-3295] tying undriven pin IDF_inferred:in0[51] to constant 0
WARNING: [Synth 8-3295] tying undriven pin IDF_inferred:in0[50] to constant 0
WARNING: [Synth 8-3295] tying undriven pin IDF_inferred:in0[49] to constant 0
WARNING: [Synth 8-3295] tying undriven pin IDF_inferred:in0[48] to constant 0
WARNING: [Synth 8-3295] tying undriven pin IDF_inferred:in0[47] to constant 0
WARNING: [Synth 8-3295] tying undriven pin IDF_inferred:in0[46] to constant 0
WARNING: [Synth 8-3295] tying undriven pin IDF_inferred:in0[45] to constant 0
WARNING: [Synth 8-3295] tying undriven pin IDF_inferred:in0[44] to constant 0
WARNING: [Synth 8-3295] tying undriven pin IDF_inferred:in0[43] to constant 0
WARNING: [Synth 8-3295] tying undriven pin IDF_inferred:in0[42] to constant 0
WARNING: [Synth 8-3295] tying undriven pin IDF_inferred:in0[41] to constant 0
WARNING: [Synth 8-3295] tying undriven pin IDF_inferred:in0[40] to constant 0
WARNING: [Synth 8-3295] tying undriven pin IDF_inferred:in0[39] to constant 0
WARNING: [Synth 8-3295] tying undriven pin IDF_inferred:in0[38] to constant 0
WARNING: [Synth 8-3295] tying undriven pin IDF_inferred:in0[37] to constant 0
WARNING: [Synth 8-3295] tying undriven pin IDF_inferred:in0[36] to constant 0
WARNING: [Synth 8-3295] tying undriven pin IDF_inferred:in0[35] to constant 0
WARNING: [Synth 8-3295] tying undriven pin IDF_inferred:in0[34] to constant 0
WARNING: [Synth 8-3295] tying undriven pin IDF_inferred:in0[33] to constant 0
WARNING: [Synth 8-3295] tying undriven pin IDF_inferred:in0[32] to constant 0
WARNING: [Synth 8-3295] tying undriven pin IDF_inferred:in0[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin IDF_inferred:in0[30] to constant 0
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:52 ; elapsed = 00:00:58 . Memory (MB): peak = 1872.527 ; gain = 515.191 ; free physical = 326 ; free virtual = 8631
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:52 ; elapsed = 00:00:58 . Memory (MB): peak = 1872.527 ; gain = 515.191 ; free physical = 326 ; free virtual = 8631
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:52 ; elapsed = 00:00:58 . Memory (MB): peak = 1872.527 ; gain = 515.191 ; free physical = 326 ; free virtual = 8631
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:52 ; elapsed = 00:00:58 . Memory (MB): peak = 1872.527 ; gain = 515.191 ; free physical = 326 ; free virtual = 8631
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:52 ; elapsed = 00:00:58 . Memory (MB): peak = 1872.527 ; gain = 515.191 ; free physical = 326 ; free virtual = 8631
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:52 ; elapsed = 00:00:58 . Memory (MB): peak = 1872.527 ; gain = 515.191 ; free physical = 326 ; free virtual = 8631
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                  | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|system_top  | io_controller/uart_0/receiver/qq_uart_reg | 5      | 1     | NO           | YES                | YES               | 1      | 0       | 
|system_top  | drdy_delay/sig_out_reg                    | 15     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|system_top  | dvld_delay/sig_out_reg                    | 15     | 1     | YES          | NO                 | YES               | 1      | 0       | 
+------------+-------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------+----------+
|      |BlackBox name    |Instances |
+------+-----------------+----------+
|1     |clock_generator  |         1|
|2     |fifo_generator_0 |         3|
|3     |reset_gen        |         5|
+------+-----------------+----------+

Report Cell Usage: 
+------+-------------------------+------+
|      |Cell                     |Count |
+------+-------------------------+------+
|1     |clock_generator_bbox_6   |     1|
|2     |fifo_generator_0_bbox_12 |     1|
|3     |fifo_generator_0_bbox_13 |     1|
|4     |fifo_generator_0_bbox_14 |     1|
|5     |reset_gen_bbox_10        |     1|
|6     |reset_gen_bbox_11        |     1|
|7     |reset_gen_bbox_7         |     1|
|8     |reset_gen_bbox_8         |     1|
|9     |reset_gen_bbox_9         |     1|
|10    |BUFG                     |     1|
|11    |CARRY4                   |    50|
|12    |LUT1                     |   183|
|13    |LUT2                     |   171|
|14    |LUT3                     |   733|
|15    |LUT4                     |   757|
|16    |LUT5                     |   354|
|17    |LUT6                     |  1070|
|18    |MUXF7                    |    78|
|19    |RAMB36E1_1               |     2|
|20    |SRL16E                   |     3|
|21    |XADC                     |     1|
|22    |FD                       |   128|
|23    |FDRE                     |  1920|
|24    |FDSE                     |    17|
|25    |LD                       |    32|
|26    |IBUF                     |     3|
|27    |OBUF                     |     1|
+------+-------------------------+------+

Report Instance Areas: 
+------+-------------------+-----------------------------+------+
|      |Instance           |Module                       |Cells |
+------+-------------------+-----------------------------+------+
|1     |top                |                             |  5929|
|2     |  aes              |AES_Comp                     |  2179|
|3     |    AES_Comp_ENC   |AES_Comp_ENC                 |  2177|
|4     |      EC           |AES_Comp_EncCore             |   144|
|5     |        MX0        |AES_Comp_MixColumns          |    36|
|6     |        MX1        |AES_Comp_MixColumns_4        |    36|
|7     |        MX2        |AES_Comp_MixColumns_5        |    36|
|8     |        MX3        |AES_Comp_MixColumns_6        |    36|
|9     |  drdy_delay       |sig_delay                    |    18|
|10    |  dvld_delay       |sig_delay_0                  |     4|
|11    |  io_controller    |io_wrapper                   |  3305|
|12    |    C_FIFO_FSM     |FSM_FIFO                     |     8|
|13    |    DC_BR          |bram_dual_clock              |    74|
|14    |    D_FIFO_FSM     |FSM_FIFO_1                   |     8|
|15    |    KM_FIFO_FSM    |FSM_FIFO_2                   |     8|
|16    |    io_ctrl        |io_controller                |  2073|
|17    |      addr_decoder |address_dec                  |    21|
|18    |      config_regs  |config_registers             |   394|
|19    |      ctrl         |io_fsm                       |   222|
|20    |      data_decoder |data_dec                     |   416|
|21    |      data_encoder |data_enc                     |   625|
|22    |        cntr       |counter_up                   |    13|
|23    |        tr_cntr    |counter_up__parameterized1_3 |    43|
|24    |    rd_tr          |read_traces                  |   471|
|25    |      cntr         |counter_up__parameterized1   |    44|
|26    |    uart_0         |UART                         |   262|
|27    |      receiver     |rxuartlite                   |   155|
|28    |      transmitter  |txuartlite                   |   106|
|29    |  reset_system     |reset_wrapper                |    68|
|30    |  sensor           |sensor_top                   |   216|
|31    |    tdc0           |sensor                       |   216|
|32    |  temp_sensor      |basys3_xadc                  |     1|
+------+-------------------+-----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:52 ; elapsed = 00:00:58 . Memory (MB): peak = 1872.527 ; gain = 515.191 ; free physical = 326 ; free virtual = 8631
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 132 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:47 ; elapsed = 00:00:52 . Memory (MB): peak = 1872.527 ; gain = 148.762 ; free physical = 385 ; free virtual = 8690
Synthesis Optimization Complete : Time (s): cpu = 00:00:53 ; elapsed = 00:00:59 . Memory (MB): peak = 1872.535 ; gain = 515.191 ; free physical = 401 ; free virtual = 8706
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 291 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1904.543 ; gain = 0.000 ; free physical = 335 ; free virtual = 8641
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 160 instances were transformed.
  FD => FDRE: 128 instances
  LD => LDCE: 32 instances

INFO: [Common 17-83] Releasing license: Synthesis
360 Infos, 153 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:55 ; elapsed = 00:01:00 . Memory (MB): peak = 1904.543 ; gain = 547.207 ; free physical = 395 ; free virtual = 8701
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1904.543 ; gain = 0.000 ; free physical = 395 ; free virtual = 8701
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/galrene/school/bakalarka/RDS/basys3/rene_test/rene_test.runs/synth_1/system_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file system_top_utilization_synth.rpt -pb system_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Feb 28 15:59:19 2024...
