Checking out Encounter license ...
Encounter_Digital_Impl_Sys_XL 9.1 license checkout succeeded.
You can run 2 CPU jobs with the base license that is currently checked out.
If required, use the setMultiCpuUsage command to enable multi-CPU processing.
**ERROR: (ENCOAX-148):	Could not open shared library libfeoax22.so : liboaDesign.so: cannot open shared object file: No such file or directory

**ERROR: (ENCOAX-148):	OA features will be disabled in this session.


*******************************************************************
*   Copyright (c)  Cadence Design Systems, Inc.  1996 - 2010.     *
*                     All rights reserved.                        *
*                                                                 *
*                                                                 *
*                                                                 *
* This program contains confidential and trade secret information *
* of Cadence Design Systems, Inc. and is protected by copyright   *
* law and international treaties.  Any reproduction, use,         *
* distribution or disclosure of this program or any portion of it,*
* or any attempt to obtain a human-readable version of this       *
* program, without the express, prior written consent of          *
* Cadence Design Systems, Inc., is strictly prohibited.           *
*                                                                 *
*                 Cadence Design Systems, Inc.                    *
*                    2655 Seely Avenue                            *
*                   San Jose, CA 95134,  USA                      *
*                                                                 *
*                                                                 *
*******************************************************************

@(#)CDS: Encounter v09.14-s273_1 (32bit) 02/17/2011 18:35 (Linux 2.6)
@(#)CDS: NanoRoute v09.14-s029 NR110207-1105/USR65-UB (database version 2.30, 112.2.1) {superthreading v1.15}
@(#)CDS: CeltIC v09.14-s097_1 (32bit) 02/08/2011 02:24:38 (Linux 2.6.9-89.0.19.ELsmp)
@(#)CDS: AAE 09.14-s001 (32bit) 02/17/2011 (Linux 2.6.9-89.0.19.ELsmp)
@(#)CDS: CTE 09.14-s140_1 (32bit) Feb  8 2011 01:13:15 (Linux 2.6.9-89.0.19.ELsmp)
@(#)CDS: CPE v09.14-s001
--- Starting "Encounter v09.14-s273_1" on Thu Mar  5 15:16:38 2015 (mem=46.5M) ---
--- Running on eecad15.engr.sjsu.edu (x86_64 w/Linux 3.17.3-200.fc20.x86_64) ---
This version was compiled on Thu Feb 17 18:35:02 PST 2011.
Set DBUPerIGU to 1000.
Set net toggle Scale Factor to 1.00
Set Shrink Factor to 1.00000
*** Memory pool thread-safe mode activated.
<CMD> encMessage warning 0
Suppress "**WARN ..." messages.
<CMD> encMessage debug 0
<CMD> encMessage info 0
Reading config file - poly5.enc.dat/poly5.conf
**WARN: (ENCLF-108):	There is no overlap layer defined in any lef file
so you are unable to create rectilinear partition in a hierarchical flow.
**WARN: (ENCPP-557):	a single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. You should remove this statement from your LEF file.
	VIARULE TURN1 GENERATE
**WARN: (ENCPP-557):	a single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. You should remove this statement from your LEF file.
	VIARULE TURN2 GENERATE
**WARN: (ENCPP-557):	a single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. You should remove this statement from your LEF file.
	VIARULE TURN3 GENERATE
**WARN: (ENCPP-557):	a single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. You should remove this statement from your LEF file.
	VIARULE TURN4 GENERATE
**WARN: (ENCPP-557):	a single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. You should remove this statement from your LEF file.
	VIARULE TURN5 GENERATE
**WARN: (ENCPP-557):	a single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. You should remove this statement from your LEF file.
	VIARULE TURN6 GENERATE
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'AND2X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'B' of cell 'AND2X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AND2X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'AND2X2' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'B' of cell 'AND2X2' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AND2X2' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'AOI21X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'B' of cell 'AOI21X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'C' of cell 'AOI21X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AOI21X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'AOI22X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'B' of cell 'AOI22X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'C' of cell 'AOI22X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'D' of cell 'AOI22X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AOI22X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'BUFX2' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'BUFX2' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'BUFX4' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'BUFX4' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'CLKBUF1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (ENCTS-302):	Min timing libraries are not specified, while max timing libraries are specified in configuration file. This may cause issues in hold analysis. Use rda_Input(ui_timelib) instead of rda_Input(ui_timelib,max) for timing library specification, or use setTimingLibrary command to set min timing libraries. By default max timing libraries will be used for hold analysis.
*** End library_loading (cpu=0.00min, mem=0.1M, fe_cpu=0.08min, fe_mem=290.5M) ***
Loading preference file poly5.enc.dat/enc.pref.tcl ...
Loading mode file poly5.enc.dat/poly5.mode ...
loading place ...
**WARN: (ENCSP-311):	About 100.00% of instances are not placed. Rerun full placement to place these instances.
loading route ...
<CMD> getIoFlowFlag
<CMD> setIoFlowFlag 0
<CMD> floorPlan -site core -r 0.99455734367 0.699975 20.0 20.0 20.0 20.0
Horizontal Layer M1 offset = 500 (guessed)
Vertical Layer M2 offset = 400 (derived)
Suggestion: specify LAYER OFFSET in LEF file
Reason: hard to extract LAYER OFFSET from standard cells
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> addRing -spacing_bottom 0.5 -width_left 9 -width_bottom 9 -width_top 9 -spacing_top 0.5 -layer_bottom metal1 -stacked_via_top_layer metal6 -width_right 9 -around core -jog_distance 0.8 -offset_bottom 0.8 -layer_top metal1 -threshold 0.8 -offset_left 0.8 -spacing_right 0.5 -spacing_left 0.5 -offset_right 0.8 -offset_top 0.8 -layer_right metal2 -nets {gnd vdd } -stacked_via_bottom_layer metal1 -layer_left metal2

The power planner created 8 wires.
<CMD> addStripe -block_ring_top_layer_limit metal3 -max_same_layer_jog_length 1.0 -padcore_ring_bottom_layer_limit metal1 -number_of_sets 15 -stacked_via_top_layer metal6 -padcore_ring_top_layer_limit metal3 -spacing 0.5 -merge_stripes_value 0.8 -layer metal2 -block_ring_bottom_layer_limit metal1 -width 5.0 -nets {gnd vdd } -stacked_via_bottom_layer metal1
**WARN: (ENCPP-2008):	AddStripe option -remove_floating_stripe_over_block is ON so all fragmented stripes within a block will be removed.
  To turn OFF, setAddStripeOption -remove_floating_stripe_over_block 0.

Starting stripe generation ...
**WARN: (ENCPP-354):	The power planner did not generate Vertical stripe at 22.50 either because the stripe merged with rings, 
	or because stripe could not be connected to any legal targets.
Stripe generation is complete; vias are now being generated.
The power planner created 29 wires.
<CMD> getMultiCpuUsage -localCpu
<CMD> setPlaceMode -fp false
<CMD> placeDesign -prePlaceOpt
*** Starting placeDesign default flow ***
*** Start deleteBufferTree ***
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.1, MEM = 326.7M, InitMEM = 326.7M)
Number of Loop : 0
Start delay calculation (mem=326.746M)...
Delay calculation completed. (cpu=0:00:00.8 real=0:00:01.0 mem=332.129M 0)
*** CDM Built up (cpu=0:00:01.3  real=0:00:02.0  mem= 332.1M) ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist
*summary: 1004 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:01.9) ***
*** Starting "NanoPlace(TM) placement v0.892.2.20 (mem=333.6M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:00.0 mem=333.6M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:00.0 mem=333.6M) ***
Options: timingDriven ignoreScan ignoreSpare pinGuide gpeffort=medium 
**WARN: (ENCSP-9042):	Scan chains were not defined, -ignoreScan option will be ignored. 
Please first define the scan chains before using this option.
#std cell=21360 #block=0 (0 floating + 0 preplaced) #ioInst=0 #net=24980 #term=79088 #term/net=3.17, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=72
stdCell: 21360 single + 0 double + 0 multi
Total standard cell length = 111.0304 (mm), area = 1.1103 (mm^2)
Average module density = 0.788.
Density for the design = 0.788.
       = stdcell_area 138788 (1110304 um^2) / alloc_area 176148 (1409184 um^2).
Pin Density = 0.570.
            = total # of pins 79088 / total Instance area 138788.
Iteration  1: Total net bbox = 6.543e-09 (3.20e-09 3.34e-09)
              Est.  stn bbox = 6.543e-09 (3.20e-09 3.34e-09)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 341.8M
Iteration  2: Total net bbox = 6.543e-09 (3.20e-09 3.34e-09)
              Est.  stn bbox = 6.543e-09 (3.20e-09 3.34e-09)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 341.8M
Iteration  3: Total net bbox = 6.211e+03 (3.27e+03 2.95e+03)
              Est.  stn bbox = 6.211e+03 (3.27e+03 2.95e+03)
              cpu = 0:00:00.0 real = 0:00:01.0 mem = 341.8M
Iteration  4: Total net bbox = 6.889e+05 (3.43e+05 3.46e+05)
              Est.  stn bbox = 6.889e+05 (3.43e+05 3.46e+05)
              cpu = 0:00:06.2 real = 0:00:05.0 mem = 341.8M
Iteration  5: Total net bbox = 1.031e+06 (5.10e+05 5.21e+05)
              Est.  stn bbox = 1.031e+06 (5.10e+05 5.21e+05)
              cpu = 0:00:05.9 real = 0:00:06.0 mem = 341.8M
Iteration  6: Total net bbox = 1.139e+06 (5.65e+05 5.74e+05)
              Est.  stn bbox = 1.139e+06 (5.65e+05 5.74e+05)
              cpu = 0:00:09.1 real = 0:00:07.0 mem = 342.6M
Iteration  7: Total net bbox = 1.199e+06 (6.19e+05 5.80e+05)
              Est.  stn bbox = 1.577e+06 (8.06e+05 7.71e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 339.9M
Iteration  8: Total net bbox = 1.224e+06 (6.31e+05 5.93e+05)
              Est.  stn bbox = 1.603e+06 (8.17e+05 7.85e+05)
              cpu = 0:00:03.1 real = 0:00:04.0 mem = 339.8M
Iteration  9: Total net bbox = 1.240e+06 (6.20e+05 6.20e+05)
              Est.  stn bbox = 1.628e+06 (8.08e+05 8.21e+05)
              cpu = 0:00:07.5 real = 0:00:07.0 mem = 342.0M
Iteration 10: Total net bbox = 1.271e+06 (6.35e+05 6.37e+05)
              Est.  stn bbox = 1.661e+06 (8.23e+05 8.38e+05)
              cpu = 0:00:04.4 real = 0:00:03.0 mem = 340.0M
Iteration 11: Total net bbox = 1.268e+06 (6.42e+05 6.26e+05)
              Est.  stn bbox = 1.652e+06 (8.29e+05 8.23e+05)
              cpu = 0:00:09.5 real = 0:00:09.0 mem = 342.6M
Iteration 12: Total net bbox = 1.272e+06 (6.44e+05 6.28e+05)
              Est.  stn bbox = 1.656e+06 (8.31e+05 8.25e+05)
              cpu = 0:00:00.0 real = 0:00:04.0 mem = 341.1M
Iteration 13: Total net bbox = 1.292e+06 (6.41e+05 6.52e+05)
              Est.  stn bbox = 1.657e+06 (8.22e+05 8.35e+05)
              cpu = 0:00:16.5 real = 0:00:15.0 mem = 344.1M
Iteration 14: Total net bbox = 1.340e+06 (6.78e+05 6.61e+05)
              Est.  stn bbox = 1.707e+06 (8.62e+05 8.45e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 344.1M
*** cost = 1.340e+06 (6.78e+05 6.61e+05) (cpu for global=0:01:02) real=0:01:01***
Core Placement runtime cpu: 0:00:54.6 real: 0:00:50.0
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:06.0, Real Time = 0:00:03.0
move report: preRPlace moves 16116 insts, mean move: 4.45 um, max move: 48.80 um
	max move on inst (mult_43_C84/U899): (1011.20, 1100.00) --> (1002.40, 1140.00)
Placement tweakage begins.
wire length = 1.370e+06 = 6.980e+05 H + 6.718e+05 V
wire length = 1.255e+06 = 6.057e+05 H + 6.492e+05 V
Placement tweakage ends.
move report: wireLenOpt moves 11509 insts, mean move: 11.15 um, max move: 78.40 um
	max move on inst (mult_43_C80/U1167): (144.00, 600.00) --> (222.40, 600.00)
move report: rPlace moves 1198 insts, mean move: 11.25 um, max move: 61.60 um
	max move on inst (mult_43_C81/U2330): (322.40, 960.00) --> (324.00, 900.00)
move report: overall moves 18346 insts, mean move: 9.03 um, max move: 86.40 um
	max move on inst (mult_43_C80/U1167): (144.00, 600.00) --> (230.40, 600.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        86.40 um
  inst (mult_43_C80/U1167) with max move: (144, 600) -> (230.4, 600)
  mean    (X+Y) =         9.03 um
Total instances flipped for WireLenOpt: 583
Total instances flipped, including legalization: 1991
Total instances moved : 18346
*** cpu=0:00:06.0   mem=348.1M  mem(used)=4.0M***
Total net length = 1.269e+06 (6.151e+05 6.541e+05) (ext = 2.168e+04)
*** End of Placement (cpu=0:01:09, real=0:01:06, mem=348.1M) ***
default core: bins with density >  0.75 = 71.6 % ( 121 / 169 )
*** Free Virtual Timing Model ...(mem=341.6M)
Starting IO pin assignment...
Completed IO pin assignment.
**WARN: (ENCSP-9025):	No scan chain specified/traced.
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 1:11, real = 0: 1: 8, mem = 341.6M **
<CMD> setDrawView place
<CMD> clearGlobalNets
<CMD> globalNetConnect vdd -type pgpin -pin {} -inst 1'b1
**ERROR: (ENCDB-1219):	Pin name not specified.
<CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { metal1 metal6 } -blockPinTarget { nearestRingStripe nearestTarget } -padPinPortConnect { allPort oneGeom } -checkAlignedSecondaryPin 1 -blockPin useLef -allowJogging 1 -crossoverViaBottomLayer metal1 -allowLayerChange 1 -targetViaTopLayer metal6 -crossoverViaTopLayer metal6 -targetViaBottomLayer metal1 -nets { gnd vdd }
*** Begin SPECIAL ROUTE on Thu Mar  5 15:27:39 2015 ***
Sroute/fcroute version 8.1.46 promoted on 02/17/2009.
SPECIAL ROUTE ran on directory: /home/so/soun0694/Work/287-PnR
SPECIAL ROUTE ran on machine: eecad15.engr.sjsu.edu (Linux 3.17.3-200.fc20.x86_64 Xeon 1.63Ghz)

Begin option processing ...
(from .sroute_4192.conf) srouteConnectPowerBump set to false
(from .sroute_4192.conf) routeSelectNet set to "gnd vdd"
(from .sroute_4192.conf) routeSpecial set to true
(from .sroute_4192.conf) srouteCrossoverViaTopLayer set to 6
(from .sroute_4192.conf) srouteFollowCorePinEnd set to 3
(from .sroute_4192.conf) srouteFollowPadPin set to true
(from .sroute_4192.conf) srouteJogControl set to "preferWithChanges differentLayer"
(from .sroute_4192.conf) sroutePadPinAllPorts set to true
(from .sroute_4192.conf) sroutePreserveExistingRoutes set to true
(from .sroute_4192.conf) srouteTopLayerLimit set to 6
(from .sroute_4192.conf) srouteTopTargetLayerLimit set to 6
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 549.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 16 layers, 6 routing layers, 0 overlap layer
Read in 33 macros, 25 used
Read in 21360 components
  21360 core components: 0 unplaced, 21360 placed, 0 fixed
Read in 72 physical pins
  72 physical pins: 0 unplaced, 72 placed, 0 fixed
Read in 72 nets
Read in 2 special nets, 2 routed
Read in 72 terminals
2 nets selected.

Begin power routing ...
**WARN: (ENCSR-1253):	Net vdd does not have standard cells to be routed. Please check net list.
**WARN: (ENCSR-1254):	Net vdd does not have block pins to be routed. Please check net list.
**WARN: (ENCSR-1255):	Net vdd does not have pad pins to create pad ring. Please check net list or port class. (must NOT be CORE class and must not be AREAIO subclass). 
**WARN: (ENCSR-1256):	Net vdd does not have CORE class pad pins to be routed.
	Please check net list or port class.
Net vdd does not have AREAIO class pad pins to be routed.
	Please check net list or port class.
**WARN: (ENCSR-1253):	Net gnd does not have standard cells to be routed. Please check net list.
**WARN: (ENCSR-1254):	Net gnd does not have block pins to be routed. Please check net list.
**WARN: (ENCSR-1255):	Net gnd does not have pad pins to create pad ring. Please check net list or port class. (must NOT be CORE class and must not be AREAIO subclass). 
**WARN: (ENCSR-1256):	Net gnd does not have CORE class pad pins to be routed.
	Please check net list or port class.
Net gnd does not have AREAIO class pad pins to be routed.
	Please check net list or port class.
**WARN: (ENCSR-468):	No core cells defined in COMPONENTS section
 and/or   No core cells defined in SPECIALNETS vdd
**WARN: (ENCSR-468):	No core cells defined in COMPONENTS section
 and/or   No core cells defined in SPECIALNETS vdd
CPU time for FollowPin 0 seconds
**WARN: (ENCSR-468):	No core cells defined in COMPONENTS section
 and/or   No core cells defined in SPECIALNETS gnd
**WARN: (ENCSR-468):	No core cells defined in COMPONENTS section
 and/or   No core cells defined in SPECIALNETS gnd
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 254
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 127
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 554.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 72 io pins ...
 Updating DB with 9 via definition ...

sroute post-processing starts at Thu Mar  5 15:27:39 2015
The viaGen is rebuilding shadow vias for net gnd.
sroute post-processing ends at Thu Mar  5 15:27:39 2015

sroute post-processing starts at Thu Mar  5 15:27:39 2015
The viaGen is rebuilding shadow vias for net vdd.
sroute post-processing ends at Thu Mar  5 15:27:39 2015
**WARN: (ENCPP-589):	The power planner detected wires that are close to the standard cell area.
**WARN: (ENCPP-590):	Turn on violation markers and run verifyGeometry to display violation details.
sroute: Total CPU time used = 0:0:0
sroute: Total Real time used = 0:0:0
sroute: Total Memory used = 0.09 megs
sroute: Total Peak Memory used = 342.42 megs
<CMD> setNanoRouteMode -routeAllowPowerGroundPin true
<CMD> addCTSCellList CLKBUF1
**WARN: (ENCCK-7003):	Command "addCTSCellList" is obsolete. Use "specifyClockTree -update {AutoCTSRootPin clkname Buffer bufferlist ...}" as an alternative. The obsolete command still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove "addCTSCellList" from your script.
<CMD> clockDesign -genSpecOnly Clock.ctstch
<clockDesign INFO> 'setCTSMode -routeClkNet true' is set inside clockDesign.

<clockDesign CMD> createClockTreeSpec -output Clock.ctstch -bufferList CLKBUF1
Checking spec file integrity...

******* createClockTreeSpec begin *******
Options:  -output Clock.ctstch -bufferList CLKBUF1 
CTE Mode
New Clock Spec Generation is ON.
New CTE tracing is ON.
Handle Multi Mode on mixed active views: default_view_hold default_view_setup.
Total 1 clock roots are extracted.
createClockTreeSpec invoking cleanupSpecifyClockTree
Checking spec file integrity...

Reading clock tree spec file 'Clock.ctstch' ...

RouteType               : FE_CTS_DEFAULT
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
Est. Cap                : 0.14647(V=0.14945 H=0.14349) (ff/um) [0.00014647]
Est. Res                : 0.25(V=0.233333 H=0.266667)(ohm/um) [0.00025]
Est. Via Res            : 0(ohm) [0]
Est. Via Cap            : 0(ff)
M1(H) w=0.3(um) s=0.3(um) p=1(um) es=1.7(um) cap=0.143(ff/um) res=0.267(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.3(um) s=0.3(um) p=0.8(um) es=1.3(um) cap=0.149(ff/um) res=0.267(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M3(H) w=0.3(um) s=0.3(um) p=1(um) es=1.7(um) cap=0.143(ff/um) res=0.267(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M4(V) w=0.3(um) s=0.3(um) p=0.8(um) es=1.3(um) cap=0.149(ff/um) res=0.233(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M5(H) w=0.3(um) s=0.3(um) p=1(um) es=1.7(um) cap=0.143(ff/um) res=0.233(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M6(V) w=0.5(um) s=0.5(um) p=1.6(um) es=2.7(um) cap=0.133(ff/um) res=0.06(ohm/um) viaRes=0(ohm) viaCap=0(ff)

**WARN: (ENCCK-7108):	RouteType 'FE_CTS_DEFAULT_LEAF' has no via cells defined for layer M2. Using vias from default RouteType 'FE_CTS_DEFAULT'.

{DETAILMESSAGE}**WARN: (ENCCK-7108):	RouteType 'FE_CTS_DEFAULT_LEAF' has no via cells defined for layer M3. Using vias from default RouteType 'FE_CTS_DEFAULT'.

{DETAILMESSAGE}**WARN: (ENCCK-7108):	RouteType 'FE_CTS_DEFAULT_LEAF' has no via cells defined for layer M4. Using vias from default RouteType 'FE_CTS_DEFAULT'.

{DETAILMESSAGE}**WARN: (ENCCK-7108):	RouteType 'FE_CTS_DEFAULT_LEAF' has no via cells defined for layer M5. Using vias from default RouteType 'FE_CTS_DEFAULT'.

{DETAILMESSAGE}**WARN: (ENCCK-7108):	RouteType 'FE_CTS_DEFAULT_LEAF' has no via cells defined for layer M6. Using vias from default RouteType 'FE_CTS_DEFAULT'.

{DETAILMESSAGE}RouteType               : FE_CTS_DEFAULT_LEAF
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
Est. Cap                : 0.14647(V=0.14945 H=0.14349) (ff/um) [0.00014647]
Est. Res                : 0.25(V=0.233333 H=0.266667)(ohm/um) [0.00025]
Est. Via Res            : 0(ohm) [0]
Est. Via Cap            : 0(ff)
M1(H) w=0.3(um) s=0.3(um) p=1(um) es=1.7(um) cap=0.143(ff/um) res=0.267(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.3(um) s=0.3(um) p=0.8(um) es=1.3(um) cap=0.149(ff/um) res=0.267(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M3(H) w=0.3(um) s=0.3(um) p=1(um) es=1.7(um) cap=0.143(ff/um) res=0.267(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M4(V) w=0.3(um) s=0.3(um) p=0.8(um) es=1.3(um) cap=0.149(ff/um) res=0.233(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M5(H) w=0.3(um) s=0.3(um) p=1(um) es=1.7(um) cap=0.143(ff/um) res=0.233(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M6(V) w=0.5(um) s=0.5(um) p=1.6(um) es=2.7(um) cap=0.133(ff/um) res=0.06(ohm/um) viaRes=0(ohm) viaCap=0(ff)


****** AutoClockRootPin ******
AutoClockRootPin 1: clk
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      YES
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=353.9M) ***
*** End createClockTreeSpec (cpu=0:00:00.5, real=0:00:00.0, mem=353.9M) ***
<CMD> clockDesign -specFile Clock.ctstch -outDir clock_report -fixedInstBeforeCTS
<clockDesign INFO> 'setCTSMode -routeClkNet true' is set inside clockDesign.

<clockDesign CMD> cleanupSpecifyClockTree
<clockDesign CMD> specifyClockTree -file Clock.ctstch
Checking spec file integrity...

Reading clock tree spec file 'Clock.ctstch' ...

RouteType               : FE_CTS_DEFAULT
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
Est. Cap                : 0.14647(V=0.14945 H=0.14349) (ff/um) [0.00014647]
Est. Res                : 0.25(V=0.233333 H=0.266667)(ohm/um) [0.00025]
Est. Via Res            : 0(ohm) [0]
Est. Via Cap            : 0(ff)
M1(H) w=0.3(um) s=0.3(um) p=1(um) es=1.7(um) cap=0.143(ff/um) res=0.267(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.3(um) s=0.3(um) p=0.8(um) es=1.3(um) cap=0.149(ff/um) res=0.267(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M3(H) w=0.3(um) s=0.3(um) p=1(um) es=1.7(um) cap=0.143(ff/um) res=0.267(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M4(V) w=0.3(um) s=0.3(um) p=0.8(um) es=1.3(um) cap=0.149(ff/um) res=0.233(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M5(H) w=0.3(um) s=0.3(um) p=1(um) es=1.7(um) cap=0.143(ff/um) res=0.233(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M6(V) w=0.5(um) s=0.5(um) p=1.6(um) es=2.7(um) cap=0.133(ff/um) res=0.06(ohm/um) viaRes=0(ohm) viaCap=0(ff)

**WARN: (ENCCK-7108):	RouteType 'FE_CTS_DEFAULT_LEAF' has no via cells defined for layer M2. Using vias from default RouteType 'FE_CTS_DEFAULT'.

{DETAILMESSAGE}**WARN: (ENCCK-7108):	RouteType 'FE_CTS_DEFAULT_LEAF' has no via cells defined for layer M3. Using vias from default RouteType 'FE_CTS_DEFAULT'.

{DETAILMESSAGE}**WARN: (ENCCK-7108):	RouteType 'FE_CTS_DEFAULT_LEAF' has no via cells defined for layer M4. Using vias from default RouteType 'FE_CTS_DEFAULT'.

{DETAILMESSAGE}**WARN: (ENCCK-7108):	RouteType 'FE_CTS_DEFAULT_LEAF' has no via cells defined for layer M5. Using vias from default RouteType 'FE_CTS_DEFAULT'.

{DETAILMESSAGE}**WARN: (ENCCK-7108):	RouteType 'FE_CTS_DEFAULT_LEAF' has no via cells defined for layer M6. Using vias from default RouteType 'FE_CTS_DEFAULT'.

{DETAILMESSAGE}RouteType               : FE_CTS_DEFAULT_LEAF
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
Est. Cap                : 0.14647(V=0.14945 H=0.14349) (ff/um) [0.00014647]
Est. Res                : 0.25(V=0.233333 H=0.266667)(ohm/um) [0.00025]
Est. Via Res            : 0(ohm) [0]
Est. Via Cap            : 0(ff)
M1(H) w=0.3(um) s=0.3(um) p=1(um) es=1.7(um) cap=0.143(ff/um) res=0.267(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.3(um) s=0.3(um) p=0.8(um) es=1.3(um) cap=0.149(ff/um) res=0.267(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M3(H) w=0.3(um) s=0.3(um) p=1(um) es=1.7(um) cap=0.143(ff/um) res=0.267(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M4(V) w=0.3(um) s=0.3(um) p=0.8(um) es=1.3(um) cap=0.149(ff/um) res=0.233(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M5(H) w=0.3(um) s=0.3(um) p=1(um) es=1.7(um) cap=0.143(ff/um) res=0.233(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M6(V) w=0.5(um) s=0.5(um) p=1.6(um) es=2.7(um) cap=0.133(ff/um) res=0.06(ohm/um) viaRes=0(ohm) viaCap=0(ff)


****** AutoClockRootPin ******
AutoClockRootPin 1: clk
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      YES
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=353.9M) ***
<clockDesign CMD> changeClockStatus -all -fixedBuffers
Redoing specifyClockTree ...
**WARN: (ENCCK-7108):	RouteType 'FE_CTS_DEFAULT_LEAF' has no via cells defined for layer M2. Using vias from default RouteType 'FE_CTS_DEFAULT'.

{DETAILMESSAGE}**WARN: (ENCCK-7108):	RouteType 'FE_CTS_DEFAULT_LEAF' has no via cells defined for layer M3. Using vias from default RouteType 'FE_CTS_DEFAULT'.

{DETAILMESSAGE}**WARN: (ENCCK-7108):	RouteType 'FE_CTS_DEFAULT_LEAF' has no via cells defined for layer M4. Using vias from default RouteType 'FE_CTS_DEFAULT'.

{DETAILMESSAGE}**WARN: (ENCCK-7108):	RouteType 'FE_CTS_DEFAULT_LEAF' has no via cells defined for layer M5. Using vias from default RouteType 'FE_CTS_DEFAULT'.

{DETAILMESSAGE}**WARN: (ENCCK-7108):	RouteType 'FE_CTS_DEFAULT_LEAF' has no via cells defined for layer M6. Using vias from default RouteType 'FE_CTS_DEFAULT'.

{DETAILMESSAGE}Checking spec file integrity...

changeClockStatus Option :  -all -fixedBuffers 
*** Changed status on (258) instances, and (0) nets in Clock clk.
*** End changeClockStatus (cpu=0:00:00.1, real=0:00:01.0, mem=353.9M) ***
<clockDesign CMD> deleteClockTree -all
Redoing specifyClockTree ...
**WARN: (ENCCK-7108):	RouteType 'FE_CTS_DEFAULT_LEAF' has no via cells defined for layer M2. Using vias from default RouteType 'FE_CTS_DEFAULT'.

{DETAILMESSAGE}**WARN: (ENCCK-7108):	RouteType 'FE_CTS_DEFAULT_LEAF' has no via cells defined for layer M3. Using vias from default RouteType 'FE_CTS_DEFAULT'.

{DETAILMESSAGE}**WARN: (ENCCK-7108):	RouteType 'FE_CTS_DEFAULT_LEAF' has no via cells defined for layer M4. Using vias from default RouteType 'FE_CTS_DEFAULT'.

{DETAILMESSAGE}**WARN: (ENCCK-7108):	RouteType 'FE_CTS_DEFAULT_LEAF' has no via cells defined for layer M5. Using vias from default RouteType 'FE_CTS_DEFAULT'.

{DETAILMESSAGE}**WARN: (ENCCK-7108):	RouteType 'FE_CTS_DEFAULT_LEAF' has no via cells defined for layer M6. Using vias from default RouteType 'FE_CTS_DEFAULT'.

{DETAILMESSAGE}Checking spec file integrity...

deleteClockTree Option :  -all 
*** Removed (0) buffers and (0) inverters in Clock clk.
***** Delete Clock Tree Finished (CPU Time: 0:00:00.0  MEM: 353.938M)
*** End deleteClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=353.9M) ***
<clockDesign CMD> ckSynthesis -report clock_report/clock.report -forceReconvergent -breakLoop
Redoing specifyClockTree ...
**WARN: (ENCCK-7108):	RouteType 'FE_CTS_DEFAULT_LEAF' has no via cells defined for layer M2. Using vias from default RouteType 'FE_CTS_DEFAULT'.

{DETAILMESSAGE}**WARN: (ENCCK-7108):	RouteType 'FE_CTS_DEFAULT_LEAF' has no via cells defined for layer M3. Using vias from default RouteType 'FE_CTS_DEFAULT'.

{DETAILMESSAGE}**WARN: (ENCCK-7108):	RouteType 'FE_CTS_DEFAULT_LEAF' has no via cells defined for layer M4. Using vias from default RouteType 'FE_CTS_DEFAULT'.

{DETAILMESSAGE}**WARN: (ENCCK-7108):	RouteType 'FE_CTS_DEFAULT_LEAF' has no via cells defined for layer M5. Using vias from default RouteType 'FE_CTS_DEFAULT'.

{DETAILMESSAGE}**WARN: (ENCCK-7108):	RouteType 'FE_CTS_DEFAULT_LEAF' has no via cells defined for layer M6. Using vias from default RouteType 'FE_CTS_DEFAULT'.

{DETAILMESSAGE}Checking spec file integrity...


ckSynthesis Option :  -report clock_report/clock.report -forceReconvergent -breakLoop 
***** Allocate Placement Memory Finished (MEM: 353.938M)

Start to trace clock trees ...
*** Begin Tracer (mem=353.9M) ***
Tracing Clock clk ...
*** End Tracer (mem=354.9M) ***
***** Allocate Obstruction Memory  Finished (MEM: 353.938M)

#############################################################################
#
# Pre-Synthesis Checks and Parameters
#
#############################################################################


Types of Check                                    :          Enabled|Disabled
----------------------------------------------------------------------------

Check cell drive strength                         :          disabled
Check root input transition                       :          disabled
Check pin capacitance                             :          disabled
Check multiple path through MUX                   :          disabled
Check gating depth                                :          disabled
Check placement near clock pins                   :          disabled
Check route blockages over clock pins             :          disabled
Report FIXED, DontUse and DontTouch               :          disabled
clock gating checks                               :          disabled
MacroModel checks                                 :          disabled

Parameters of checking :
CTS uses following values to determine if diagnostic checks are successful.
Use setCTSMode to change default values.
----------------------------------------------------------------------------

1) Pin capacitance check
   Threshold for MaxCap check                     :          90% of constraint (default)
2) Gating depth check
   Maximum gating depth                           :          10 levels (default)
3) Clock gating location check
   Allowed clock gate detour                      :          1160(um) (default)
   Allowed clock gate sinks' BBOx overlap ratio   :          0.5 (default)
4) Macromodel check
   MacroModel max delay threshold                 :          0.9 (default)
   MacroModel max skew threshold                  :          0.9 (default)
   MacroModel variance step size                  :          100ps  (default)


****** Clock (clk) Diagnostic check Parameters
Assumed driver input transition                   :          44.7(ps) (derived from CLKBUF1)
Threshold for MaxBufTran check                    :          180(ps) derived from 90% (default) MaxBufTran constraint
Threshold for MaxSinkTran check                   :          180(ps) derived from 90% (default) MaxSinkTran constraint
Root Input Transition                             :          [0.1(ps) 0.1(ps)]



#############################################################################
#
# Summary of Pre-Synthesis Checks
#
#############################################################################


Types of Check                                    :          Number of warnings
----------------------------------------------------------------------------

Check cell drive strength                         :          0(disabled)
Check root input transition                       :          0(disabled)
Check pin capacitance                             :          0(disabled)
Check multiple path through MUX                   :          0(disabled)
Check gating depth                                :          0(disabled)
Check placement near clock pins                   :          0(disabled)
Check route blockages over clock pins             :          0(disabled)
Report FIXED, DontUse and DontTouch               :          0(disabled)
clock gating checks                               :          0(disabled)
MacroModel checks                                 :          0(disabled)


#############################################################################
#
# During-Synthesis Checks and Parameters
#
#############################################################################


Types of Check                                    :          Enabled|Disabled
----------------------------------------------------------------------------

Check RefinePlacement move distance               :          disabled
Check route layer follows preference              :          disabled
Check route follows guide                         :          disabled
clock gating checks                               :          disabled

Parameters of checking :
CTS uses following values to determine if diagnostic checks are successful.
Use setCTSMode to change default values.
----------------------------------------------------------------------------

1) Route layer follows preference check
   Minimum preferred layer utilization            :          80% (default)
   Minimum length to check threshold              :          48(um) (default)
2) Route follows guide check
   Deviation in length from route guide           :          25% (default)
   Minimum length to check threshold              :          48(um) (default)
   Delay threshold                                :          10(ps) (default)
3) Saving intermediate database
   Save long-running subtrees time                :          0(min) (default)
   Maximum number of saved databases              :          1 (default)
4) Clock gating location check
   Allowed clock gate detour                      :          1160(um) (default)


****** Clock (clk) Diagnostic check Parameters
Assumed driver input transition                   :          44.7(ps) (derived from CLKBUF1)
Threshold for MaxBufTran check                    :          180(ps) derived from 90% (default) MaxBufTran constraint
Threshold for MaxSinkTran check                   :          180(ps) derived from 90% (default) MaxSinkTran constraint
Movement threshold                                :          32.500000(um) (derived 5% of MaxBuf strength)
Root Input Transition                             :          [0.1(ps) 0.1(ps)]



****** Clock Tree (clk) Structure
Max. Skew           : 250(ps)
Max. Sink Transition: 200(ps)
Max. Buf Transition : 200(ps)
Max. Delay          : 10(ps)
Min. Delay          : 0(ps)
Buffer              : (CLKBUF1) 
Nr. Subtrees                    : 1
Nr. Sinks                       : 258
Nr.          Rising  Sync Pins  : 258
Nr. Inverter Rising  Sync Pins  : 0
Nr.          Falling Sync Pins  : 0
Nr. Inverter Falling Sync Pins  : 0
***********************************************************
SubTree No: 0

Input_Pin:  (NULL)
Output_Pin: (clk)
Output_Net: (clk)   
**** CK_START: TopDown Tree Construction for clk (258-leaf) (mem=353.9M)

Find 0 route_obs, 0 place_obs, 0 cut_obs  1 fence channel(s), 
 1 channel(s).
Total 5 topdown clustering. 
Trig. Edge Skew=28[707,735*] trVio=B2(11)ps N258 B21 G1 A21(21.0) L[4,4] score=81804 cpu=0:00:01.0 mem=354M 

**** CK_END: TopDown Tree Construction for clk (cpu=0:00:01.6, real=0:00:01.0, mem=353.9M)



**** CK_START: Update Database (mem=353.9M)
21 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=353.9M)
***** Start Refine Placement.....
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:01.9, Real Time = 0:00:02.0
move report: preRPlace moves 7270 insts, mean move: 1.32 um, max move: 24.00 um
	max move on inst (mult_43_C82/U766): (122.40, 240.00) --> (98.40, 240.00)
move report: rPlace moves 51 insts, mean move: 8.68 um, max move: 24.40 um
	max move on inst (mult_43_C81/U2402): (228.00, 970.00) --> (213.60, 980.00)
move report: overall moves 7281 insts, mean move: 1.37 um, max move: 25.20 um
	max move on inst (mult_43_C81/U2402): (228.80, 970.00) --> (213.60, 980.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        25.20 um
  inst (mult_43_C81/U2402) with max move: (228.8, 970) -> (213.6, 980)
  mean    (X+Y) =         1.37 um
Total instances flipped for legalization: 3
Total instances moved : 7281
*** cpu=0:00:01.9   mem=348.4M  mem(used)=0.0M***
***** Refine Placement Finished (CPU Time: 0:00:01.9  MEM: 348.422M)

#
# Mode                : Setup
# Library Name        : osu018_stdcells
# Operating Condition : typical
# Process             : 1
# Voltage             : 1.8
# Temperature         : 25
#
********** Clock clk Pre-Route Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 258
Nr. of Buffer                  : 21
Nr. of Level (including gates) : 3
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): a0_reg[31]/CLK 739.4(ps)
Min trig. edge delay at sink(R): x_reg[26]/CLK 708.6(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 708.6~739.4(ps)        0~10(ps)            
Fall Phase Delay               : 713.6~745(ps)          0~10(ps)            
Trig. Edge Skew                : 30.8(ps)               250(ps)             
Rise Skew                      : 30.8(ps)               
Fall Skew                      : 31.4(ps)               
Max. Rise Buffer Tran.         : 203.4(ps)              200(ps)             
Max. Fall Buffer Tran.         : 169.6(ps)              200(ps)             
Max. Rise Sink Tran.           : 156(ps)                200(ps)             
Max. Fall Sink Tran.           : 130.6(ps)              200(ps)             
Min. Rise Buffer Tran.         : 111.8(ps)              0(ps)               
Min. Fall Buffer Tran.         : 95.4(ps)               0(ps)               
Min. Rise Sink Tran.           : 123.1(ps)              0(ps)               
Min. Fall Sink Tran.           : 103.9(ps)              0(ps)               


Clock Analysis (CPU Time 0:00:00.0)



globalDetailRoute

#Start globalDetailRoute on Thu Mar  5 15:29:41 2015
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 348.00 (Mb)
#WARNING (NRDB-2005) SPECIAL_NET vdd has special wires but no definition for instance-pin connection. This will cause routability problems later.
#WARNING (NRDB-2005) SPECIAL_NET gnd has special wires but no definition for instance-pin connection. This will cause routability problems later.
#WARNING (NRDB-976) The step 1.200000 for preferred direction tracks is smaller than the pitch 1.600000 for LAYER metal6. This will cause routability problems for NanoRoute.
#NanoRoute Version v09.14-s029 NR110207-1105/USR65-UB
#WARNING (NREX-28) The height of the first routing layer metal1 is 0.000000. It should be larger than 0.000000
#WARNING (NREX-29) The metal thickness of routing layer metal1 is 0.000000. It should be larger than 0.0. Add this to the technology information for better accuracy.
#WARNING (NREX-30) Please also check the height and metal thickness values for the routing layers heigher than routing layer metal1
#WARNING (NREX-4) No Extended Cap Table was imported. Not enough process information was provided either and default Extended Cap Table database will be used.
#Merging special wires...
#reading routing guides ......
#Number of eco nets is 0
#
#Start data preparation...
#Auto generating G-grids with size=15 tracks, using layer metal2's pitch = 0.650.
#Using automatically generated G-grids.
#
#Data preparation is done on Thu Mar  5 15:29:42 2015
#
#Analyzing routing resource...
#Routing resource analysis is done on Thu Mar  5 15:29:42 2015
#
#  Resource Analysis:
#
#               Routing  #Total     %Gcell
#  Layer      Direction   Gcell     Blocked
#  ------------------------------------------
#  Metal 1        H       18088      79.57%
#  Metal 2        V       18088       4.52%
#  Metal 3        H       18088       0.00%
#  Metal 4        V       18088       0.00%
#  Metal 5        H       18088       0.00%
#  Metal 6        V       18088       0.00%
#  ------------------------------------------
#  Total                 108528      14.01%
#
#  22 nets (0.09%) with 1 preferred extra spacing.
#
#
#Routing guide is on.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 360.00 (Mb)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 361.00 (Mb)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 361.00 (Mb)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 361.00 (Mb)
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      1(0.01%)   (0.01%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      1(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 22
#Total wire length = 8961 um.
#Total half perimeter of net bounding box = 5609 um.
#Total wire length on LAYER metal1 = 0 um.
#Total wire length on LAYER metal2 = 0 um.
#Total wire length on LAYER metal3 = 4837 um.
#Total wire length on LAYER metal4 = 4124 um.
#Total wire length on LAYER metal5 = 0 um.
#Total wire length on LAYER metal6 = 0 um.
#Total number of vias = 852
#Up-Via Summary (total 852):
#           
#-----------------------
#  Metal 1          288
#  Metal 2          288
#  Metal 3          276
#-----------------------
#                   852 
#
#Max overcon = 1 tracks.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 4.00 (Mb)
#Total memory = 361.00 (Mb)
#Peak memory = 392.00 (Mb)
#
#Start Detail Routing.
#start initial detail routing ...
# ECO: 0.8% of the total area was rechecked for DRC, and 15.8% required routing.
#    number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 365.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 365.00 (Mb)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 22
#Total wire length = 8659 um.
#Total half perimeter of net bounding box = 5609 um.
#Total wire length on LAYER metal1 = 0 um.
#Total wire length on LAYER metal2 = 69 um.
#Total wire length on LAYER metal3 = 4121 um.
#Total wire length on LAYER metal4 = 4469 um.
#Total wire length on LAYER metal5 = 0 um.
#Total wire length on LAYER metal6 = 0 um.
#Total number of vias = 971
#Up-Via Summary (total 971):
#           
#-----------------------
#  Metal 1          302
#  Metal 2          296
#  Metal 3          373
#-----------------------
#                   971 
#
#Total number of DRC violations = 0
#Total number of violations on LAYER metal1 = 0
#Total number of violations on LAYER metal2 = 0
#Total number of violations on LAYER metal3 = 0
#Total number of violations on LAYER metal4 = 0
#Total number of violations on LAYER metal5 = 0
#Total number of violations on LAYER metal6 = 0
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 0.00 (Mb)
#Total memory = 361.00 (Mb)
#Peak memory = 392.00 (Mb)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 12.00 (Mb)
#Total memory = 360.00 (Mb)
#Peak memory = 392.00 (Mb)
#Number of warnings = 7
#Total number of warnings = 7
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Thu Mar  5 15:29:43 2015
#
*** Look For Un-Routed Clock Tree Net ***
**WARN: (ENCEXT-2882):	Unable to find resistance for via 'M3_M2' in capacitance table or LEF files. Check the capacitance table and LEF files. Assigning default value of 4.0 ohms.
**WARN: (ENCEXT-2882):	Unable to find resistance for via 'M2_M1' in capacitance table or LEF files. Check the capacitance table and LEF files. Assigning default value of 4.0 ohms.
**WARN: (ENCEXT-2882):	Unable to find resistance for via 'M4_M3' in capacitance table or LEF files. Check the capacitance table and LEF files. Assigning default value of 4.0 ohms.

#
# Mode                : Setup
# Library Name        : osu018_stdcells
# Operating Condition : typical
# Process             : 1
# Voltage             : 1.8
# Temperature         : 25
#
********** Clock clk Clk-Route-Only Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 258
Nr. of Buffer                  : 21
Nr. of Level (including gates) : 3
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): x_reg[6]/CLK 757.5(ps)
Min trig. edge delay at sink(R): x_reg[26]/CLK 722.8(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 722.8~757.5(ps)        0~10(ps)            
Fall Phase Delay               : 727.8~762.9(ps)        0~10(ps)            
Trig. Edge Skew                : 34.7(ps)               250(ps)             
Rise Skew                      : 34.7(ps)               
Fall Skew                      : 35.1(ps)               
Max. Rise Buffer Tran.         : 206(ps)                200(ps)             
Max. Fall Buffer Tran.         : 172.2(ps)              200(ps)             
Max. Rise Sink Tran.           : 158(ps)                200(ps)             
Max. Fall Sink Tran.           : 132.4(ps)              200(ps)             
Min. Rise Buffer Tran.         : 111.8(ps)              0(ps)               
Min. Fall Buffer Tran.         : 95.3(ps)               0(ps)               
Min. Rise Sink Tran.           : 123.8(ps)              0(ps)               
Min. Fall Sink Tran.           : 104.5(ps)              0(ps)               


Clock Analysis (CPU Time 0:00:00.0)


Optimizing clock tree 'clk' ...

Calculating clk-route-only downstream delay for clock tree 'clk' ...
*** Look For Reconvergent Clock Component ***
The clock tree clk has no reconvergent cell.
*** Look For PreservePin And Optimized CrossOver Root Pin ***
resized 0 standard cell(s).
inserted 0 standard cell(s).
*** Non-Gated Clock Tree Optimization (cpu=0:00:00.0 real=0:00:00.0 mem=360.4M) ***
*** Finished Clock Tree Skew Optimization (cpu=0:00:00.0 real=0:00:00.0 mem=360.4M) ***

None of the clock tree buffers/gates are modified by the skew optimization.


*** None of the buffer chains at roots are modified by the fine-tune process.


#
# Mode                : Setup
# Library Name        : osu018_stdcells
# Operating Condition : typical
# Process             : 1
# Voltage             : 1.8
# Temperature         : 25
#
********** Clock clk Clk-Route-Only Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 258
Nr. of Buffer                  : 21
Nr. of Level (including gates) : 3
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): x_reg[6]/CLK 757.5(ps)
Min trig. edge delay at sink(R): x_reg[26]/CLK 722.8(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 722.8~757.5(ps)        0~10(ps)            
Fall Phase Delay               : 727.8~762.9(ps)        0~10(ps)            
Trig. Edge Skew                : 34.7(ps)               250(ps)             
Rise Skew                      : 34.7(ps)               
Fall Skew                      : 35.1(ps)               
Max. Rise Buffer Tran.         : 206(ps)                200(ps)             
Max. Fall Buffer Tran.         : 172.2(ps)              200(ps)             
Max. Rise Sink Tran.           : 158(ps)                200(ps)             
Max. Fall Sink Tran.           : 132.4(ps)              200(ps)             
Min. Rise Buffer Tran.         : 111.8(ps)              0(ps)               
Min. Fall Buffer Tran.         : 95.3(ps)               0(ps)               
Min. Rise Sink Tran.           : 123.8(ps)              0(ps)               
Min. Fall Sink Tran.           : 104.5(ps)              0(ps)               


Clock clk has been routed. Routing guide will not be generated.
Generating Clock Analysis Report clock_report/clock.report ....
Generating Clock Routing Guide poly5.rguide ....
Clock Analysis (CPU Time 0:00:00.0)



#############################################################################
#
# Summary of During-Synthesis Checks
#
#############################################################################


Types of Check                                    :          Number of warnings
----------------------------------------------------------------------------

Check RefinePlacement move distance               :          0(disabled)
Check route layer follows preference              :          0(disabled)
Check route follows guide                         :          0(disabled)
clock gating checks                               :          0(disabled)

*** End ckSynthesis (cpu=0:00:05.7, real=0:00:05.0, mem=360.4M) ***
<clockDesign CMD> timeDesign -postCTS -outDir clock_report
*** Starting trialRoute (mem=360.4M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -noPinGuide

Nr of prerouted/Fixed nets = 22
There are 22 nets with 1 extra space.
routingBox: (0 0) (1327100 1300000)
coreBox:    (20000 20000) (1307100 1280000)
There are 22 prerouted nets with extraSpace.
Number of multi-gpin terms=9790, multi-gpins=20035, moved blk term=0/0

Phase 1a route (0:00:00.2 360.4M):
Est net length = 1.537e+06um = 7.578e+05H + 7.791e+05V
Usage: (26.0%H 31.0%V) = (8.858e+05um 1.487e+06um) = (220742 148676)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 7 = 5 (0.01% H) + 2 (0.00% V)

Phase 1b route (0:00:00.1 360.4M):
Usage: (25.9%H 31.0%V) = (8.836e+05um 1.487e+06um) = (220190 148676)
Overflow: 4 = 2 (0.01% H) + 2 (0.00% V)

Phase 1c route (0:00:00.1 360.4M):
Usage: (25.9%H 31.0%V) = (8.827e+05um 1.487e+06um) = (219984 148659)
Overflow: 4 = 2 (0.01% H) + 2 (0.00% V)

Phase 1d route (0:00:00.1 360.4M):
Usage: (25.9%H 31.0%V) = (8.827e+05um 1.487e+06um) = (219985 148659)
Overflow: 2 = 0 (0.00% H) + 2 (0.00% V)

Phase 1e route (0:00:00.1 360.4M):
Usage: (25.9%H 31.0%V) = (8.827e+05um 1.487e+06um) = (219985 148659)
Overflow: 2 = 0 (0.00% H) + 2 (0.00% V)

Usage: (25.9%H 31.0%V) = (8.827e+05um 1.487e+06um) = (219985 148659)
Overflow: 2 = 0 (0.00% H) + 2 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	2	 0.00%
--------------------------------------
  0:	2	 0.00%	12	 0.03%
  1:	3	 0.01%	53	 0.12%
  2:	5	 0.01%	270	 0.64%
  3:	33	 0.08%	1077	 2.53%
  4:	81	 0.19%	3611	 8.49%
  5:	163	 0.38%	4882	11.48%
  6:	323	 0.76%	5684	13.37%
  7:	551	 1.30%	5844	13.75%
  8:	910	 2.14%	7213	16.97%
  9:	1318	 3.10%	4065	 9.56%
 10:	1907	 4.49%	2347	 5.52%
 11:	2566	 6.04%	1382	 3.25%
 12:	3197	 7.52%	888	 2.09%
 13:	3830	 9.01%	3222	 7.58%
 14:	4272	10.05%	1766	 4.15%
 15:	4475	10.53%	140	 0.33%
 16:	4129	 9.71%	49	 0.12%
 17:	3707	 8.72%	0	 0.00%
 18:	3666	 8.62%	1	 0.00%
 19:	2175	 5.12%	0	 0.00%
 20:	5197	12.23%	2	 0.00%

Global route (cpu=0.5s real=1.0s 360.4M)
Phase 1l route (0:00:00.6 362.3M):
There are 22 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (28.2%H 35.0%V) = (9.611e+05um 1.679e+06um) = (239473 167875)
Overflow: 37 = 2 (0.00% H) + 35 (0.08% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	3	 0.01%
 -1:	2	 0.00%	31	 0.07%
--------------------------------------
  0:	4	 0.01%	107	 0.25%
  1:	18	 0.04%	394	 0.93%
  2:	35	 0.08%	1136	 2.67%
  3:	85	 0.20%	2658	 6.25%
  4:	167	 0.39%	4433	10.43%
  5:	281	 0.66%	5069	11.92%
  6:	501	 1.18%	4892	11.51%
  7:	802	 1.89%	4562	10.73%
  8:	1228	 2.89%	6317	14.86%
  9:	1685	 3.96%	3522	 8.29%
 10:	2218	 5.22%	2127	 5.00%
 11:	2813	 6.62%	1275	 3.00%
 12:	3449	 8.11%	835	 1.96%
 13:	3856	 9.07%	3214	 7.56%
 14:	4130	 9.72%	1743	 4.10%
 15:	4128	 9.71%	140	 0.33%
 16:	3751	 8.82%	49	 0.12%
 17:	3292	 7.74%	0	 0.00%
 18:	3230	 7.60%	1	 0.00%
 19:	1803	 4.24%	0	 0.00%
 20:	5032	11.84%	2	 0.00%



*** Completed Phase 1 route (0:00:01.1 362.3M) ***


Total length: 1.628e+06um, number of vias: 189731
M1(H) length: 0.000e+00um, number of vias: 79060
M2(V) length: 2.692e+05um, number of vias: 66682
M3(H) length: 5.732e+05um, number of vias: 37408
M4(V) length: 5.297e+05um, number of vias: 5113
M5(H) length: 1.951e+05um, number of vias: 1468
M6(V) length: 6.070e+04um
*** Completed Phase 2 route (0:00:00.9 372.9M) ***

*** Finished all Phases (cpu=0:00:02.1 mem=372.9M) ***
Peak Memory Usage was 366.3M 
*** Finished trialRoute (cpu=0:00:02.2 mem=372.9M) ***

Extraction called for design 'poly5' of instances=21381 and nets=25421 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design poly5.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 372.910M)
**WARN: (ENCEXT-2882):	Unable to find resistance for via 'M5_M4' in capacitance table or LEF files. Check the capacitance table and LEF files. Assigning default value of 4.0 ohms.
**WARN: (ENCEXT-2882):	Unable to find resistance for via 'M6_M5' in capacitance table or LEF files. Check the capacitance table and LEF files. Assigning default value of 4.0 ohms.

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -16.157 | -16.157 | 15.497  | 21.685  |   N/A   |   N/A   |
|           TNS (ns):|-500.387 |-500.387 |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|   32    |   32    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|   548   |   258   |   482   |   33    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    214 (214)     |   -6.357   |    219 (219)     |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 78.561%
Routing Overflow: 0.00% H and 0.08% V
------------------------------------------------------------
Reported timing to dir clock_report
Total CPU time: 5.74 sec
Total Real time: 6.0 sec
Total Memory Usage: 383.054688 Mbytes
<CMD> trialRoute -maxRouteLayer 6
*** Starting trialRoute (mem=391.1M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -maxRouteLayer 6 -handlePreroute -noPinGuide

Nr of prerouted/Fixed nets = 22
There are 22 nets with 1 extra space.
routingBox: (0 0) (1327100 1300000)
coreBox:    (20000 20000) (1307100 1280000)
There are 22 prerouted nets with extraSpace.
Number of multi-gpin terms=9790, multi-gpins=20035, moved blk term=0/0

Phase 1a route (0:00:00.1 393.4M):
Est net length = 1.537e+06um = 7.578e+05H + 7.791e+05V
Usage: (26.0%H 31.0%V) = (8.858e+05um 1.487e+06um) = (220742 148676)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 7 = 5 (0.01% H) + 2 (0.00% V)

Phase 1b route (0:00:00.1 394.7M):
Usage: (25.9%H 31.0%V) = (8.836e+05um 1.487e+06um) = (220190 148676)
Overflow: 4 = 2 (0.01% H) + 2 (0.00% V)

Phase 1c route (0:00:00.1 394.7M):
Usage: (25.9%H 31.0%V) = (8.827e+05um 1.487e+06um) = (219984 148659)
Overflow: 4 = 2 (0.01% H) + 2 (0.00% V)

Phase 1d route (0:00:00.1 394.7M):
Usage: (25.9%H 31.0%V) = (8.827e+05um 1.487e+06um) = (219985 148659)
Overflow: 2 = 0 (0.00% H) + 2 (0.00% V)

Phase 1e route (0:00:00.1 395.3M):
Usage: (25.9%H 31.0%V) = (8.827e+05um 1.487e+06um) = (219985 148659)
Overflow: 2 = 0 (0.00% H) + 2 (0.00% V)

Usage: (25.9%H 31.0%V) = (8.827e+05um 1.487e+06um) = (219985 148659)
Overflow: 2 = 0 (0.00% H) + 2 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	2	 0.00%
--------------------------------------
  0:	2	 0.00%	12	 0.03%
  1:	3	 0.01%	53	 0.12%
  2:	5	 0.01%	270	 0.64%
  3:	33	 0.08%	1077	 2.53%
  4:	81	 0.19%	3611	 8.49%
  5:	163	 0.38%	4882	11.48%
  6:	323	 0.76%	5684	13.37%
  7:	551	 1.30%	5844	13.75%
  8:	910	 2.14%	7213	16.97%
  9:	1318	 3.10%	4065	 9.56%
 10:	1907	 4.49%	2347	 5.52%
 11:	2566	 6.04%	1382	 3.25%
 12:	3197	 7.52%	888	 2.09%
 13:	3830	 9.01%	3222	 7.58%
 14:	4272	10.05%	1766	 4.15%
 15:	4475	10.53%	140	 0.33%
 16:	4129	 9.71%	49	 0.12%
 17:	3707	 8.72%	0	 0.00%
 18:	3666	 8.62%	1	 0.00%
 19:	2175	 5.12%	0	 0.00%
 20:	5197	12.23%	2	 0.00%

Global route (cpu=0.5s real=1.0s 394.1M)
Phase 1l route (0:00:00.8 392.9M):
There are 22 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (28.2%H 35.0%V) = (9.611e+05um 1.679e+06um) = (239473 167875)
Overflow: 37 = 2 (0.00% H) + 35 (0.08% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	3	 0.01%
 -1:	2	 0.00%	31	 0.07%
--------------------------------------
  0:	4	 0.01%	107	 0.25%
  1:	18	 0.04%	394	 0.93%
  2:	35	 0.08%	1136	 2.67%
  3:	85	 0.20%	2658	 6.25%
  4:	167	 0.39%	4433	10.43%
  5:	281	 0.66%	5069	11.92%
  6:	501	 1.18%	4892	11.51%
  7:	802	 1.89%	4562	10.73%
  8:	1228	 2.89%	6317	14.86%
  9:	1685	 3.96%	3522	 8.29%
 10:	2218	 5.22%	2127	 5.00%
 11:	2813	 6.62%	1275	 3.00%
 12:	3449	 8.11%	835	 1.96%
 13:	3856	 9.07%	3214	 7.56%
 14:	4130	 9.72%	1743	 4.10%
 15:	4128	 9.71%	140	 0.33%
 16:	3751	 8.82%	49	 0.12%
 17:	3292	 7.74%	0	 0.00%
 18:	3230	 7.60%	1	 0.00%
 19:	1803	 4.24%	0	 0.00%
 20:	5032	11.84%	2	 0.00%



*** Completed Phase 1 route (0:00:01.4 391.1M) ***


Total length: 1.628e+06um, number of vias: 189731
M1(H) length: 0.000e+00um, number of vias: 79060
M2(V) length: 2.692e+05um, number of vias: 66682
M3(H) length: 5.732e+05um, number of vias: 37408
M4(V) length: 5.297e+05um, number of vias: 5113
M5(H) length: 1.951e+05um, number of vias: 1468
M6(V) length: 6.070e+04um
*** Completed Phase 2 route (0:00:01.1 391.1M) ***

*** Finished all Phases (cpu=0:00:02.5 mem=391.1M) ***
Peak Memory Usage was 398.1M 
*** Finished trialRoute (cpu=0:00:02.7 mem=391.1M) ***

<CMD> setDrawView place
<CMD> setNanoRouteMode -quiet -routeTopRoutingLayer default
<CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer default
<CMD> setNanoRouteMode -quiet -drouteEndIteration default
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven false
<CMD> setNanoRouteMode -quiet -routeWithSiDriven false
Running Native NanoRoute ...
<CMD> routeDesign -globalDetail
Begin checking placement ... (start mem=381.0M, init mem=381.0M)
*info: Placed = 21102
*info: Unplaced = 0
Placement Density:78.56%(1111816/1415232)
Finished checkPlace (cpu: total=0:00:00.1, vio checks=0:00:00.0; mem=381.0M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (22) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=381.0M) ***

globalDetailRoute

#Start globalDetailRoute on Thu Mar  5 15:30:24 2015
#
#WARNING (NRDB-2005) SPECIAL_NET vdd has special wires but no definition for instance-pin connection. This will cause routability problems later.
#WARNING (NRDB-2005) SPECIAL_NET gnd has special wires but no definition for instance-pin connection. This will cause routability problems later.
#WARNING (NRDB-976) The step 1.200000 for preferred direction tracks is smaller than the pitch 1.600000 for LAYER metal6. This will cause routability problems for NanoRoute.
#NanoRoute Version v09.14-s029 NR110207-1105/USR65-UB
#WARNING (NREX-28) The height of the first routing layer metal1 is 0.000000. It should be larger than 0.000000
#WARNING (NREX-29) The metal thickness of routing layer metal1 is 0.000000. It should be larger than 0.0. Add this to the technology information for better accuracy.
#WARNING (NREX-30) Please also check the height and metal thickness values for the routing layers heigher than routing layer metal1
#WARNING (NREX-4) No Extended Cap Table was imported. Not enough process information was provided either and default Extended Cap Table database will be used.
#Merging special wires...
#Number of eco nets is 0
#
#Start data preparation...
#
#Data preparation is done on Thu Mar  5 15:30:25 2015
#
#Analyzing routing resource...
#Routing resource analysis is done on Thu Mar  5 15:30:25 2015
#
#  Resource Analysis:
#
#               Routing  #Total     %Gcell
#  Layer      Direction   Gcell     Blocked
#  ------------------------------------------
#  Metal 1        H       18088      79.57%
#  Metal 2        V       18088       4.52%
#  Metal 3        H       18088       0.00%
#  Metal 4        V       18088       0.00%
#  Metal 5        H       18088       0.00%
#  Metal 6        V       18088       0.00%
#  ------------------------------------------
#  Total                 108528      14.01%
#
#  22 nets (0.09%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 394.00 (Mb)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 394.00 (Mb)
#
#start global routing iteration 2...
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 417.00 (Mb)
#
#start global routing iteration 3...
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 419.00 (Mb)
#
#start global routing iteration 4...
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 419.00 (Mb)
#
#start global routing iteration 5...
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 420.00 (Mb)
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
#     Layer         (1-2)         (3-4)         (5-6)           (7)   OverCon
#  --------------------------------------------------------------------------
#   Metal 1      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 2   3690(21.3%)    304(1.76%)     49(0.28%)      5(0.03%)   (23.4%)
#   Metal 3    291(1.61%)      0(0.00%)      0(0.00%)      0(0.00%)   (1.61%)
#   Metal 4      4(0.02%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.02%)
#   Metal 5      9(0.05%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.05%)
#   Metal 6      4(0.02%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.02%)
#  --------------------------------------------------------------------------
#     Total   3998(4.09%)    304(0.31%)     49(0.05%)      5(0.01%)   (4.45%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 7
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 22
#Total wire length = 1694610 um.
#Total half perimeter of net bounding box = 1479909 um.
#Total wire length on LAYER metal1 = 1687 um.
#Total wire length on LAYER metal2 = 220305 um.
#Total wire length on LAYER metal3 = 495620 um.
#Total wire length on LAYER metal4 = 516024 um.
#Total wire length on LAYER metal5 = 336193 um.
#Total wire length on LAYER metal6 = 124781 um.
#Total number of vias = 153321
#Up-Via Summary (total 153321):
#           
#-----------------------
#  Metal 1        60791
#  Metal 2        50931
#  Metal 3        28643
#  Metal 4         9995
#  Metal 5         2961
#-----------------------
#                153321 
#
#Max overcon = 7 tracks.
#Total overcon = 4.45%.
#Worst layer Gcell overcon rate = 1.61%.
#Cpu time = 00:00:15
#Elapsed time = 00:00:15
#Increased memory = 4.00 (Mb)
#Total memory = 394.00 (Mb)
#Peak memory = 429.00 (Mb)
#
#Start Detail Routing.
#start initial detail routing ...
#    number of violations = 210
#cpu time = 00:00:34, elapsed time = 00:00:34, memory = 401.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 18
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 401.00 (Mb)
#start 2nd optimization iteration ...
#    number of violations = 8
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 401.00 (Mb)
#start 3rd optimization iteration ...
#    number of violations = 8
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 401.00 (Mb)
#start 4th optimization iteration ...
#    number of violations = 8
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 401.00 (Mb)
#start 5th optimization iteration ...
#    number of violations = 8
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 401.00 (Mb)
#start 6th optimization iteration ...
#    number of violations = 4
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 401.00 (Mb)
#start 7th optimization iteration ...
#    number of violations = 4
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 401.00 (Mb)
#start 8th optimization iteration ...
#    number of violations = 4
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 401.00 (Mb)
#start 9th optimization iteration ...
#    number of violations = 4
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 401.00 (Mb)
#start 10th optimization iteration ...
#    number of violations = 4
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 401.00 (Mb)
#start 11th optimization iteration ...
#    number of violations = 4
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 401.00 (Mb)
#start 12th optimization iteration ...
#    number of violations = 4
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 401.00 (Mb)
#start 13th optimization iteration ...
#    number of violations = 4
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 401.00 (Mb)
#start 14th optimization iteration ...
#    number of violations = 4
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 401.00 (Mb)
#start 15th optimization iteration ...
#    number of violations = 4
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 401.00 (Mb)
#start 16th optimization iteration ...
#    number of violations = 4
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 401.00 (Mb)
#start 17th optimization iteration ...
#    number of violations = 3
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 401.00 (Mb)
#start 18th optimization iteration ...
#    number of violations = 4
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 401.00 (Mb)
#start 19th optimization iteration ...
#    number of violations = 3
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 401.00 (Mb)
#start 20th optimization iteration ...
#    number of violations = 4
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 401.00 (Mb)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 22
#Total wire length = 1655466 um.
#Total half perimeter of net bounding box = 1479909 um.
#Total wire length on LAYER metal1 = 39948 um.
#Total wire length on LAYER metal2 = 320917 um.
#Total wire length on LAYER metal3 = 497765 um.
#Total wire length on LAYER metal4 = 407126 um.
#Total wire length on LAYER metal5 = 279176 um.
#Total wire length on LAYER metal6 = 110535 um.
#Total number of vias = 200408
#Up-Via Summary (total 200408):
#           
#-----------------------
#  Metal 1        77381
#  Metal 2        77299
#  Metal 3        33106
#  Metal 4        10170
#  Metal 5         2452
#-----------------------
#                200408 
#
#Total number of DRC violations = 4
#Total number of violations on LAYER metal1 = 4
#Total number of violations on LAYER metal2 = 0
#Total number of violations on LAYER metal3 = 0
#Total number of violations on LAYER metal4 = 0
#Total number of violations on LAYER metal5 = 0
#Total number of violations on LAYER metal6 = 0
#Cpu time = 00:00:38
#Elapsed time = 00:00:39
#Increased memory = 3.00 (Mb)
#Total memory = 397.00 (Mb)
#Peak memory = 436.00 (Mb)
#
#Start Post Routing Optimization.
#start 1st post routing optimization iteration ...
#    number of DRC violations = 3
#cpu time = 00:00:03, elapsed time = 00:00:05, memory = 398.00 (Mb)
#start 2nd post routing optimization iteration ...
#    number of DRC violations = 3
#cpu time = 00:00:02, elapsed time = 00:00:03, memory = 394.00 (Mb)
#start 3rd post routing optimization iteration ...
#    number of DRC violations = 3
#cpu time = 00:00:03, elapsed time = 00:00:04, memory = 394.00 (Mb)
#start 4th post routing optimization iteration ...
#    number of DRC violations = 3
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 394.00 (Mb)
#Complete Post Routing Optimization.
#Cpu time = 00:00:10
#Elapsed time = 00:00:15
#Increased memory = -3.00 (Mb)
#Total memory = 394.00 (Mb)
#Peak memory = 436.00 (Mb)
#Total number of nets with non-default rule or having extra spacing = 22
#Total wire length = 1655474 um.
#Total half perimeter of net bounding box = 1479909 um.
#Total wire length on LAYER metal1 = 39949 um.
#Total wire length on LAYER metal2 = 320998 um.
#Total wire length on LAYER metal3 = 497752 um.
#Total wire length on LAYER metal4 = 407063 um.
#Total wire length on LAYER metal5 = 279173 um.
#Total wire length on LAYER metal6 = 110540 um.
#Total number of vias = 200400
#Up-Via Summary (total 200400):
#           
#-----------------------
#  Metal 1        77380
#  Metal 2        77300
#  Metal 3        33102
#  Metal 4        10166
#  Metal 5         2452
#-----------------------
#                200400 
#
#Total number of DRC violations = 3
#Total number of violations on LAYER metal1 = 3
#Total number of violations on LAYER metal2 = 0
#Total number of violations on LAYER metal3 = 0
#Total number of violations on LAYER metal4 = 0
#Total number of violations on LAYER metal5 = 0
#Total number of violations on LAYER metal6 = 0
#detailRoute Statistics:
#Cpu time = 00:00:48
#Elapsed time = 00:00:53
#Increased memory = 0.00 (Mb)
#Total memory = 394.00 (Mb)
#Peak memory = 436.00 (Mb)
#
#globalDetailRoute statistics:
#Cpu time = 00:01:04
#Elapsed time = 00:01:08
#Increased memory = 12.00 (Mb)
#Total memory = 393.00 (Mb)
#Peak memory = 436.00 (Mb)
#Number of warnings = 7
#Total number of warnings = 14
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Thu Mar  5 15:31:33 2015
#
<CMD> uiSetTool move
<CMD> selectInst mult_43_C81/U1066
<CMD> setObjFPlanBox Instance mult_43_C81/U1066 409.588 1086.894 421.588 1096.894
<CMD> deselectAll
<CMD> selectWire 473.8500 942.3500 474.1500 985.6500 4 mult_43_C83/n2770
<CMD> editMove 253.411 -112.627
<CMD> undo
<CMD> uiSetTool select
<CMD> setLayerPreference hilite -color {white red green blue yellow magenta cyan orange purple blue green yellow red magenta #d0d0d0 #d8d8d8 #e0e0e0 #e8e8e8 #f0f0f0 #f8f8f8 red green blue yellow magenta cyan purple pink orange brown skyblue white}
<CMD> verifyConnectivity -type all -error 1000 -warning 50

******** Start: VERIFY CONNECTIVITY ********
Start Time: Thu Mar  5 15:32:52 2015

Design Name: poly5
Database Units: 1000
Design Boundary: (0.0000, 0.0000) (1327.1000, 1300.0000)
Error Limit = 1000; Warning Limit = 50
Check all nets
**** 15:32:52 **** Processed 5000 nets (Total 25421)
**** 15:32:53 **** Processed 10000 nets (Total 25421)
**** 15:32:53 **** Processed 15000 nets (Total 25421)
**** 15:32:53 **** Processed 20000 nets (Total 25421)
Net mult_43_C81/n1559: unconnected terminal, open, dangling Wire.
Net mult_43_C81/n1560: unconnected terminal, open, dangling Wire.
Net mult_43_C81/n1566: unconnected terminal, open, dangling Wire.
Net mult_43_C81/n1581: unconnected terminal, open, dangling Wire.
Net mult_43_C81/n1583: unconnected terminal, open, dangling Wire.
**** 15:32:53 **** Processed 25000 nets (Total 25421)

VC Elapsed Time: 0:00:01.0

Begin Summary 
    5 Problem(s) (ENCVFC-96): Terminal(s) are not connected.
    5 Problem(s) (ENCVFC-92): Pieces of the net are not connected together.
    5 Problem(s) (ENCVFC-94): The net has dangling wire(s).
    15 total info(s) created.
End Summary

End Time: Thu Mar  5 15:32:53 2015
******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 15 Viols.  0 Wrngs.
  (CPU Time: 0:00:01.1  MEM: 1.000M)

<CMD> encMessage warning 0
Suppress "**WARN ..." messages.
<CMD> encMessage debug 0
<CMD> encMessage info 0
Reset to color id 0 for sub_45_S2_C88 (poly5_DW01_sub_0) and all their descendants.
Reset to color id 0 for sub_31_C88 (poly5_DW01_sub_1) and all their descendants.
Reset to color id 0 for sub_45_S2_C87 (poly5_DW01_sub_2) and all their descendants.
Reset to color id 0 for sub_31_C87 (poly5_DW01_sub_3) and all their descendants.
Reset to color id 0 for sub_45_S2_C86 (poly5_DW01_sub_4) and all their descendants.
Reset to color id 0 for sub_31_C86 (poly5_DW01_sub_5) and all their descendants.
Reset to color id 0 for sub_45_S2_C85 (poly5_DW01_sub_6) and all their descendants.
Reset to color id 0 for sub_31_C85 (poly5_DW01_sub_7) and all their descendants.
Reset to color id 0 for sub_31_C84 (poly5_DW01_sub_10) and all their descendants.
Reset to color id 0 for add_4_root_add_0_root_add_89_5 (poly5_DW01_add_4) and all their descendants.
Reset to color id 0 for add_3_root_add_0_root_add_89_5 (poly5_DW01_add_3) and all their descendants.
Reset to color id 0 for add_2_root_add_0_root_add_89_5 (poly5_DW01_add_2) and all their descendants.
Reset to color id 0 for add_1_root_add_0_root_add_89_5 (poly5_DW01_add_1) and all their descendants.
Reset to color id 0 for mult_43_C86 (poly5_DW_mult_uns_4) and all their descendants.
Reset to color id 0 for mult_43_C87 (poly5_DW_mult_uns_3) and all their descendants.
Reset to color id 0 for mult_43_C88 (poly5_DW_mult_uns_0) and all their descendants.
Reset to color id 0 for r371 (poly5_DW01_sub_22) and all their descendants.
Reset to color id 0 for sub_45_S2_C81 (poly5_DW01_sub_39) and all their descendants.
Reset to color id 0 for r377 (poly5_DW01_sub_43) and all their descendants.
Reset to color id 0 for mult_43_C82 (poly5_DW_mult_uns_35) and all their descendants.
Reset to color id 0 for sub_45_S2_C82 (poly5_DW01_sub_49) and all their descendants.
Reset to color id 0 for r380 (poly5_DW01_sub_52) and all their descendants.
Reset to color id 0 for mult_43_C83 (poly5_DW_mult_uns_41) and all their descendants.
Reset to color id 0 for sub_45_S2_C83 (poly5_DW01_sub_56) and all their descendants.
Reset to color id 0 for mult_43_C84 (poly5_DW_mult_uns_43) and all their descendants.
Reset to color id 0 for sub_38_C84 (poly5_DW01_sub_59) and all their descendants.
Reset to color id 0 for sub_45_S2_C84 (poly5_DW01_sub_60) and all their descendants.
Reset to color id 0 for add_0_root_add_0_root_add_89_5 (poly5_DW01_add_19) and all their descendants.
Reset to color id 0 for mult_43_C85 (poly5_DW_mult_uns_44) and all their descendants.
Reset to color id 0 for mult_43_C80 (poly5_DW_mult_uns_49) and all their descendants.
Reset to color id 0 for r374 (poly5_DW01_sub_78) and all their descendants.
Reset to color id 0 for mult_43_C81 (poly5_DW_mult_uns_57) and all their descendants.
Free PSO.
**ERROR: (ENCOAX-820):	The OA features are disabled in the current session of Encounter because the oax shared library could not be loaded properly. This could be because your installation was not properly configured. To enable OA features, exit the current session and re-launch Encounter either after fixing your installation by running the Configure Installation phase, or after setting the OA_HOME variable to point to a proper OA installation. Check the "OpenAccess Installation and Configuration Guide" manual for more information.

**ERROR: (ENCOAX-850):	oaxCleanupData command can not be run as OA features are disabled in this session.
Reading config file - poly5.enc.dat/poly5.conf
**WARN: (ENCLF-108):	There is no overlap layer defined in any lef file
so you are unable to create rectilinear partition in a hierarchical flow.
**WARN: (ENCPP-557):	a single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. You should remove this statement from your LEF file.
	VIARULE TURN1 GENERATE
**WARN: (ENCPP-557):	a single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. You should remove this statement from your LEF file.
	VIARULE TURN2 GENERATE
**WARN: (ENCPP-557):	a single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. You should remove this statement from your LEF file.
	VIARULE TURN3 GENERATE
**WARN: (ENCPP-557):	a single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. You should remove this statement from your LEF file.
	VIARULE TURN4 GENERATE
**WARN: (ENCPP-557):	a single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. You should remove this statement from your LEF file.
	VIARULE TURN5 GENERATE
**WARN: (ENCPP-557):	a single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. You should remove this statement from your LEF file.
	VIARULE TURN6 GENERATE
**WARN: (ENCTS-302):	Min timing libraries are not specified, while max timing libraries are specified in configuration file. This may cause issues in hold analysis. Use rda_Input(ui_timelib) instead of rda_Input(ui_timelib,max) for timing library specification, or use setTimingLibrary command to set min timing libraries. By default max timing libraries will be used for hold analysis.
*** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=4.45min, fe_mem=375.8M) ***
Loading preference file poly5.enc.dat/enc.pref.tcl ...
Loading mode file poly5.enc.dat/poly5.mode ...
loading place ...
**WARN: (ENCSP-311):	About 100.00% of instances are not placed. Rerun full placement to place these instances.
loading route ...
<CMD> getIoFlowFlag
<CMD> setIoFlowFlag 0
<CMD> floorPlan -site core -r 0.99455734367 0.699975 20.0 20.0 20.0 20.0
Horizontal Layer M1 offset = 500 (guessed)
Vertical Layer M2 offset = 400 (derived)
Suggestion: specify LAYER OFFSET in LEF file
Reason: hard to extract LAYER OFFSET from standard cells
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> addRing -spacing_bottom 0.5 -width_left 9 -width_bottom 9 -width_top 9 -spacing_top 0.5 -layer_bottom metal1 -stacked_via_top_layer metal6 -width_right 9 -around core -jog_distance 0.8 -offset_bottom 0.8 -layer_top metal1 -threshold 0.8 -offset_left 0.8 -spacing_right 0.5 -spacing_left 0.5 -offset_right 0.8 -offset_top 0.8 -layer_right metal2 -nets {gnd vdd } -stacked_via_bottom_layer metal1 -layer_left metal2

The power planner created 8 wires.
<CMD> addStripe -block_ring_top_layer_limit metal3 -max_same_layer_jog_length 1.0 -padcore_ring_bottom_layer_limit metal1 -number_of_sets 15 -stacked_via_top_layer metal6 -padcore_ring_top_layer_limit metal3 -spacing 0.5 -merge_stripes_value 0.8 -layer metal2 -block_ring_bottom_layer_limit metal1 -width 5.0 -nets {gnd vdd } -stacked_via_bottom_layer metal1
**WARN: (ENCPP-2008):	AddStripe option -remove_floating_stripe_over_block is ON so all fragmented stripes within a block will be removed.
  To turn OFF, setAddStripeOption -remove_floating_stripe_over_block 0.

Starting stripe generation ...
**WARN: (ENCPP-354):	The power planner did not generate Vertical stripe at 22.50 either because the stripe merged with rings, 
	or because stripe could not be connected to any legal targets.
Stripe generation is complete; vias are now being generated.
The power planner created 29 wires.
<CMD> setPlaceMode -fp false
<CMD> placeDesign -prePlaceOpt
*** Starting placeDesign default flow ***
*** Start deleteBufferTree ***
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 375.8M, InitMEM = 375.8M)
Number of Loop : 0
Start delay calculation (mem=375.828M)...
Delay calculation completed. (cpu=0:00:00.7 real=0:00:01.0 mem=375.828M 0)
*** CDM Built up (cpu=0:00:01.1  real=0:00:01.0  mem= 375.8M) ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist
*summary: 1004 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:01.8) ***
*** Starting "NanoPlace(TM) placement v0.892.2.20 (mem=375.8M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:00.0 mem=375.8M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:00.0 mem=375.8M) ***
Options: timingDriven ignoreScan ignoreSpare pinGuide gpeffort=medium 
**WARN: (ENCSP-9042):	Scan chains were not defined, -ignoreScan option will be ignored. 
Please first define the scan chains before using this option.
#std cell=21360 #block=0 (0 floating + 0 preplaced) #ioInst=0 #net=24980 #term=79088 #term/net=3.17, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=72
stdCell: 21360 single + 0 double + 0 multi
Total standard cell length = 111.0304 (mm), area = 1.1103 (mm^2)
Average module density = 0.788.
Density for the design = 0.788.
       = stdcell_area 138788 (1110304 um^2) / alloc_area 176148 (1409184 um^2).
Pin Density = 0.570.
            = total # of pins 79088 / total Instance area 138788.
Iteration  1: Total net bbox = 6.543e-09 (3.20e-09 3.34e-09)
              Est.  stn bbox = 6.543e-09 (3.20e-09 3.34e-09)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 379.1M
Iteration  2: Total net bbox = 6.543e-09 (3.20e-09 3.34e-09)
              Est.  stn bbox = 6.543e-09 (3.20e-09 3.34e-09)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 379.1M
Iteration  3: Total net bbox = 6.211e+03 (3.27e+03 2.95e+03)
              Est.  stn bbox = 6.211e+03 (3.27e+03 2.95e+03)
              cpu = 0:00:00.4 real = 0:00:01.0 mem = 379.1M
Iteration  4: Total net bbox = 6.889e+05 (3.43e+05 3.46e+05)
              Est.  stn bbox = 6.889e+05 (3.43e+05 3.46e+05)
              cpu = 0:00:05.5 real = 0:00:05.0 mem = 379.1M
Iteration  5: Total net bbox = 1.031e+06 (5.10e+05 5.21e+05)
              Est.  stn bbox = 1.031e+06 (5.10e+05 5.21e+05)
              cpu = 0:00:06.0 real = 0:00:06.0 mem = 379.1M
Iteration  6: Total net bbox = 1.139e+06 (5.65e+05 5.74e+05)
              Est.  stn bbox = 1.139e+06 (5.65e+05 5.74e+05)
              cpu = 0:00:07.3 real = 0:00:08.0 mem = 379.1M
Iteration  7: Total net bbox = 1.199e+06 (6.19e+05 5.80e+05)
              Est.  stn bbox = 1.577e+06 (8.06e+05 7.71e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 375.8M
Iteration  8: Total net bbox = 1.224e+06 (6.31e+05 5.93e+05)
              Est.  stn bbox = 1.603e+06 (8.17e+05 7.85e+05)
              cpu = 0:00:03.8 real = 0:00:03.0 mem = 375.8M
Iteration  9: Total net bbox = 1.240e+06 (6.20e+05 6.20e+05)
              Est.  stn bbox = 1.628e+06 (8.08e+05 8.21e+05)
              cpu = 0:00:06.7 real = 0:00:07.0 mem = 375.8M
Iteration 10: Total net bbox = 1.271e+06 (6.35e+05 6.37e+05)
              Est.  stn bbox = 1.661e+06 (8.23e+05 8.38e+05)
              cpu = 0:00:03.9 real = 0:00:04.0 mem = 375.8M
Iteration 11: Total net bbox = 1.268e+06 (6.42e+05 6.26e+05)
              Est.  stn bbox = 1.652e+06 (8.29e+05 8.23e+05)
              cpu = 0:00:09.2 real = 0:00:08.0 mem = 375.8M
Iteration 12: Total net bbox = 1.272e+06 (6.44e+05 6.28e+05)
              Est.  stn bbox = 1.656e+06 (8.31e+05 8.25e+05)
              cpu = 0:00:04.0 real = 0:00:04.0 mem = 375.8M
Iteration 13: Total net bbox = 1.292e+06 (6.41e+05 6.52e+05)
              Est.  stn bbox = 1.657e+06 (8.22e+05 8.35e+05)
              cpu = 0:00:14.5 real = 0:00:15.0 mem = 375.8M
Iteration 14: Total net bbox = 1.340e+06 (6.78e+05 6.61e+05)
              Est.  stn bbox = 1.707e+06 (8.62e+05 8.45e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 375.8M
*** cost = 1.340e+06 (6.78e+05 6.61e+05) (cpu for global=0:01:01) real=0:01:01***
Core Placement runtime cpu: 0:00:49.6 real: 0:00:50.0
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:03.7, Real Time = 0:00:03.0
move report: preRPlace moves 16116 insts, mean move: 4.45 um, max move: 48.80 um
	max move on inst (mult_43_C84/U899): (1011.20, 1100.00) --> (1002.40, 1140.00)
Placement tweakage begins.
wire length = 1.370e+06 = 6.980e+05 H + 6.718e+05 V
wire length = 1.255e+06 = 6.057e+05 H + 6.492e+05 V
Placement tweakage ends.
move report: wireLenOpt moves 11509 insts, mean move: 11.15 um, max move: 78.40 um
	max move on inst (mult_43_C80/U1167): (144.00, 600.00) --> (222.40, 600.00)
move report: rPlace moves 1198 insts, mean move: 11.25 um, max move: 61.60 um
	max move on inst (mult_43_C81/U2330): (322.40, 960.00) --> (324.00, 900.00)
move report: overall moves 18346 insts, mean move: 9.03 um, max move: 86.40 um
	max move on inst (mult_43_C80/U1167): (144.00, 600.00) --> (230.40, 600.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        86.40 um
  inst (mult_43_C80/U1167) with max move: (144, 600) -> (230.4, 600)
  mean    (X+Y) =         9.03 um
Total instances flipped for WireLenOpt: 583
Total instances flipped, including legalization: 1991
Total instances moved : 18346
*** cpu=0:00:03.7   mem=375.8M  mem(used)=0.0M***
Total net length = 1.269e+06 (6.151e+05 6.541e+05) (ext = 2.168e+04)
*** End of Placement (cpu=0:01:06, real=0:01:06, mem=375.8M) ***
default core: bins with density >  0.75 = 71.6 % ( 121 / 169 )
*** Free Virtual Timing Model ...(mem=375.8M)
Starting IO pin assignment...
Completed IO pin assignment.
**WARN: (ENCSP-9025):	No scan chain specified/traced.
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 1: 8, real = 0: 1: 8, mem = 375.8M **
<CMD> setDrawView place
<CMD> clearGlobalNets
<CMD> globalNetConnect vdd -type pgpin -pin {} -inst 1'b1
**ERROR: (ENCDB-1219):	Pin name not specified.
<CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { metal1 metal6 } -blockPinTarget { nearestRingStripe nearestTarget } -padPinPortConnect { allPort oneGeom } -checkAlignedSecondaryPin 1 -blockPin useLef -allowJogging 1 -crossoverViaBottomLayer metal1 -allowLayerChange 1 -targetViaTopLayer metal6 -crossoverViaTopLayer metal6 -targetViaBottomLayer metal1 -nets { gnd vdd }
*** Begin SPECIAL ROUTE on Thu Mar  5 15:37:47 2015 ***
Sroute/fcroute version 8.1.46 promoted on 02/17/2009.
SPECIAL ROUTE ran on directory: /home/so/soun0694/Work/287-PnR
SPECIAL ROUTE ran on machine: eecad15.engr.sjsu.edu (Linux 3.17.3-200.fc20.x86_64 Xeon 2.66Ghz)

Begin option processing ...
(from .sroute_4192.conf) srouteConnectPowerBump set to false
(from .sroute_4192.conf) routeSelectNet set to "gnd vdd"
(from .sroute_4192.conf) routeSpecial set to true
(from .sroute_4192.conf) srouteCrossoverViaTopLayer set to 6
(from .sroute_4192.conf) srouteFollowCorePinEnd set to 3
(from .sroute_4192.conf) srouteFollowPadPin set to true
(from .sroute_4192.conf) srouteJogControl set to "preferWithChanges differentLayer"
(from .sroute_4192.conf) sroutePadPinAllPorts set to true
(from .sroute_4192.conf) sroutePreserveExistingRoutes set to true
(from .sroute_4192.conf) srouteTopLayerLimit set to 6
(from .sroute_4192.conf) srouteTopTargetLayerLimit set to 6
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 583.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 16 layers, 6 routing layers, 0 overlap layer
Read in 33 macros, 25 used
Read in 21360 components
  21360 core components: 0 unplaced, 21360 placed, 0 fixed
Read in 72 physical pins
  72 physical pins: 0 unplaced, 72 placed, 0 fixed
Read in 72 nets
Read in 2 special nets, 2 routed
Read in 72 terminals
2 nets selected.

Begin power routing ...
**WARN: (ENCSR-1253):	Net vdd does not have standard cells to be routed. Please check net list.
**WARN: (ENCSR-1254):	Net vdd does not have block pins to be routed. Please check net list.
**WARN: (ENCSR-1255):	Net vdd does not have pad pins to create pad ring. Please check net list or port class. (must NOT be CORE class and must not be AREAIO subclass). 
**WARN: (ENCSR-1256):	Net vdd does not have CORE class pad pins to be routed.
	Please check net list or port class.
Net vdd does not have AREAIO class pad pins to be routed.
	Please check net list or port class.
**WARN: (ENCSR-1253):	Net gnd does not have standard cells to be routed. Please check net list.
**WARN: (ENCSR-1254):	Net gnd does not have block pins to be routed. Please check net list.
**WARN: (ENCSR-1255):	Net gnd does not have pad pins to create pad ring. Please check net list or port class. (must NOT be CORE class and must not be AREAIO subclass). 
**WARN: (ENCSR-1256):	Net gnd does not have CORE class pad pins to be routed.
	Please check net list or port class.
Net gnd does not have AREAIO class pad pins to be routed.
	Please check net list or port class.
**WARN: (ENCSR-468):	No core cells defined in COMPONENTS section
 and/or   No core cells defined in SPECIALNETS vdd
**WARN: (ENCSR-468):	No core cells defined in COMPONENTS section
 and/or   No core cells defined in SPECIALNETS vdd
CPU time for FollowPin 0 seconds
**WARN: (ENCSR-468):	No core cells defined in COMPONENTS section
 and/or   No core cells defined in SPECIALNETS gnd
**WARN: (ENCSR-468):	No core cells defined in COMPONENTS section
 and/or   No core cells defined in SPECIALNETS gnd
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 254
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 127
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 586.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 72 io pins ...
 Updating DB with 9 via definition ...

sroute post-processing starts at Thu Mar  5 15:37:47 2015
The viaGen is rebuilding shadow vias for net gnd.
sroute post-processing ends at Thu Mar  5 15:37:47 2015

sroute post-processing starts at Thu Mar  5 15:37:47 2015
The viaGen is rebuilding shadow vias for net vdd.
sroute post-processing ends at Thu Mar  5 15:37:47 2015
**WARN: (ENCPP-589):	The power planner detected wires that are close to the standard cell area.
**WARN: (ENCPP-590):	Turn on violation markers and run verifyGeometry to display violation details.
sroute: Total CPU time used = 0:0:0
sroute: Total Real time used = 0:0:0
sroute: Total Memory used = 0.00 megs
sroute: Total Peak Memory used = 375.83 megs
<CMD> setNanoRouteMode -routeAllowPowerGroundPin true
<CMD> addCTSCellList CLKBUF1
**WARN: (ENCCK-7003):	Command "addCTSCellList" is obsolete. Use "specifyClockTree -update {AutoCTSRootPin clkname Buffer bufferlist ...}" as an alternative. The obsolete command still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove "addCTSCellList" from your script.
<CMD> clockDesign -genSpecOnly Clock.ctstch
<clockDesign INFO> 'setCTSMode -routeClkNet true' is set inside clockDesign.

<clockDesign CMD> createClockTreeSpec -output Clock.ctstch -bufferList CLKBUF1
Checking spec file integrity...

******* createClockTreeSpec begin *******
Options:  -output Clock.ctstch -bufferList CLKBUF1 
CTE Mode
New Clock Spec Generation is ON.
New CTE tracing is ON.
Handle Multi Mode on mixed active views: default_view_hold default_view_setup.
Total 1 clock roots are extracted.
createClockTreeSpec invoking cleanupSpecifyClockTree
Checking spec file integrity...

Reading clock tree spec file 'Clock.ctstch' ...

RouteType               : FE_CTS_DEFAULT
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
Est. Cap                : 0.14647(V=0.14945 H=0.14349) (ff/um) [0.00014647]
Est. Res                : 0.25(V=0.233333 H=0.266667)(ohm/um) [0.00025]
Est. Via Res            : 0(ohm) [0]
Est. Via Cap            : 0(ff)
M1(H) w=0.3(um) s=0.3(um) p=1(um) es=1.7(um) cap=0.143(ff/um) res=0.267(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.3(um) s=0.3(um) p=0.8(um) es=1.3(um) cap=0.149(ff/um) res=0.267(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M3(H) w=0.3(um) s=0.3(um) p=1(um) es=1.7(um) cap=0.143(ff/um) res=0.267(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M4(V) w=0.3(um) s=0.3(um) p=0.8(um) es=1.3(um) cap=0.149(ff/um) res=0.233(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M5(H) w=0.3(um) s=0.3(um) p=1(um) es=1.7(um) cap=0.143(ff/um) res=0.233(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M6(V) w=0.5(um) s=0.5(um) p=1.6(um) es=2.7(um) cap=0.133(ff/um) res=0.06(ohm/um) viaRes=0(ohm) viaCap=0(ff)

**WARN: (ENCCK-7108):	RouteType 'FE_CTS_DEFAULT_LEAF' has no via cells defined for layer M2. Using vias from default RouteType 'FE_CTS_DEFAULT'.

{DETAILMESSAGE}**WARN: (ENCCK-7108):	RouteType 'FE_CTS_DEFAULT_LEAF' has no via cells defined for layer M3. Using vias from default RouteType 'FE_CTS_DEFAULT'.

{DETAILMESSAGE}**WARN: (ENCCK-7108):	RouteType 'FE_CTS_DEFAULT_LEAF' has no via cells defined for layer M4. Using vias from default RouteType 'FE_CTS_DEFAULT'.

{DETAILMESSAGE}**WARN: (ENCCK-7108):	RouteType 'FE_CTS_DEFAULT_LEAF' has no via cells defined for layer M5. Using vias from default RouteType 'FE_CTS_DEFAULT'.

{DETAILMESSAGE}**WARN: (ENCCK-7108):	RouteType 'FE_CTS_DEFAULT_LEAF' has no via cells defined for layer M6. Using vias from default RouteType 'FE_CTS_DEFAULT'.

{DETAILMESSAGE}RouteType               : FE_CTS_DEFAULT_LEAF
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
Est. Cap                : 0.14647(V=0.14945 H=0.14349) (ff/um) [0.00014647]
Est. Res                : 0.25(V=0.233333 H=0.266667)(ohm/um) [0.00025]
Est. Via Res            : 0(ohm) [0]
Est. Via Cap            : 0(ff)
M1(H) w=0.3(um) s=0.3(um) p=1(um) es=1.7(um) cap=0.143(ff/um) res=0.267(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.3(um) s=0.3(um) p=0.8(um) es=1.3(um) cap=0.149(ff/um) res=0.267(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M3(H) w=0.3(um) s=0.3(um) p=1(um) es=1.7(um) cap=0.143(ff/um) res=0.267(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M4(V) w=0.3(um) s=0.3(um) p=0.8(um) es=1.3(um) cap=0.149(ff/um) res=0.233(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M5(H) w=0.3(um) s=0.3(um) p=1(um) es=1.7(um) cap=0.143(ff/um) res=0.233(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M6(V) w=0.5(um) s=0.5(um) p=1.6(um) es=2.7(um) cap=0.133(ff/um) res=0.06(ohm/um) viaRes=0(ohm) viaCap=0(ff)


****** AutoClockRootPin ******
AutoClockRootPin 1: clk
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      YES
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=375.8M) ***
*** End createClockTreeSpec (cpu=0:00:00.4, real=0:00:01.0, mem=375.8M) ***
<CMD> clockDesign -specFile Clock.ctstch -outDir clock_report -fixedInstBeforeCTS
<clockDesign INFO> 'setCTSMode -routeClkNet true' is set inside clockDesign.

<clockDesign CMD> cleanupSpecifyClockTree
<clockDesign CMD> specifyClockTree -file Clock.ctstch
Checking spec file integrity...

Reading clock tree spec file 'Clock.ctstch' ...

RouteType               : FE_CTS_DEFAULT
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
Est. Cap                : 0.14647(V=0.14945 H=0.14349) (ff/um) [0.00014647]
Est. Res                : 0.25(V=0.233333 H=0.266667)(ohm/um) [0.00025]
Est. Via Res            : 0(ohm) [0]
Est. Via Cap            : 0(ff)
M1(H) w=0.3(um) s=0.3(um) p=1(um) es=1.7(um) cap=0.143(ff/um) res=0.267(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.3(um) s=0.3(um) p=0.8(um) es=1.3(um) cap=0.149(ff/um) res=0.267(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M3(H) w=0.3(um) s=0.3(um) p=1(um) es=1.7(um) cap=0.143(ff/um) res=0.267(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M4(V) w=0.3(um) s=0.3(um) p=0.8(um) es=1.3(um) cap=0.149(ff/um) res=0.233(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M5(H) w=0.3(um) s=0.3(um) p=1(um) es=1.7(um) cap=0.143(ff/um) res=0.233(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M6(V) w=0.5(um) s=0.5(um) p=1.6(um) es=2.7(um) cap=0.133(ff/um) res=0.06(ohm/um) viaRes=0(ohm) viaCap=0(ff)

**WARN: (ENCCK-7108):	RouteType 'FE_CTS_DEFAULT_LEAF' has no via cells defined for layer M2. Using vias from default RouteType 'FE_CTS_DEFAULT'.

{DETAILMESSAGE}**WARN: (ENCCK-7108):	RouteType 'FE_CTS_DEFAULT_LEAF' has no via cells defined for layer M3. Using vias from default RouteType 'FE_CTS_DEFAULT'.

{DETAILMESSAGE}**WARN: (ENCCK-7108):	RouteType 'FE_CTS_DEFAULT_LEAF' has no via cells defined for layer M4. Using vias from default RouteType 'FE_CTS_DEFAULT'.

{DETAILMESSAGE}**WARN: (ENCCK-7108):	RouteType 'FE_CTS_DEFAULT_LEAF' has no via cells defined for layer M5. Using vias from default RouteType 'FE_CTS_DEFAULT'.

{DETAILMESSAGE}**WARN: (ENCCK-7108):	RouteType 'FE_CTS_DEFAULT_LEAF' has no via cells defined for layer M6. Using vias from default RouteType 'FE_CTS_DEFAULT'.

{DETAILMESSAGE}RouteType               : FE_CTS_DEFAULT_LEAF
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
Est. Cap                : 0.14647(V=0.14945 H=0.14349) (ff/um) [0.00014647]
Est. Res                : 0.25(V=0.233333 H=0.266667)(ohm/um) [0.00025]
Est. Via Res            : 0(ohm) [0]
Est. Via Cap            : 0(ff)
M1(H) w=0.3(um) s=0.3(um) p=1(um) es=1.7(um) cap=0.143(ff/um) res=0.267(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.3(um) s=0.3(um) p=0.8(um) es=1.3(um) cap=0.149(ff/um) res=0.267(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M3(H) w=0.3(um) s=0.3(um) p=1(um) es=1.7(um) cap=0.143(ff/um) res=0.267(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M4(V) w=0.3(um) s=0.3(um) p=0.8(um) es=1.3(um) cap=0.149(ff/um) res=0.233(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M5(H) w=0.3(um) s=0.3(um) p=1(um) es=1.7(um) cap=0.143(ff/um) res=0.233(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M6(V) w=0.5(um) s=0.5(um) p=1.6(um) es=2.7(um) cap=0.133(ff/um) res=0.06(ohm/um) viaRes=0(ohm) viaCap=0(ff)


****** AutoClockRootPin ******
AutoClockRootPin 1: clk
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      YES
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=375.8M) ***
<clockDesign CMD> changeClockStatus -all -fixedBuffers
Redoing specifyClockTree ...
**WARN: (ENCCK-7108):	RouteType 'FE_CTS_DEFAULT_LEAF' has no via cells defined for layer M2. Using vias from default RouteType 'FE_CTS_DEFAULT'.

{DETAILMESSAGE}**WARN: (ENCCK-7108):	RouteType 'FE_CTS_DEFAULT_LEAF' has no via cells defined for layer M3. Using vias from default RouteType 'FE_CTS_DEFAULT'.

{DETAILMESSAGE}**WARN: (ENCCK-7108):	RouteType 'FE_CTS_DEFAULT_LEAF' has no via cells defined for layer M4. Using vias from default RouteType 'FE_CTS_DEFAULT'.

{DETAILMESSAGE}**WARN: (ENCCK-7108):	RouteType 'FE_CTS_DEFAULT_LEAF' has no via cells defined for layer M5. Using vias from default RouteType 'FE_CTS_DEFAULT'.

{DETAILMESSAGE}**WARN: (ENCCK-7108):	RouteType 'FE_CTS_DEFAULT_LEAF' has no via cells defined for layer M6. Using vias from default RouteType 'FE_CTS_DEFAULT'.

{DETAILMESSAGE}Checking spec file integrity...

changeClockStatus Option :  -all -fixedBuffers 
*** Changed status on (258) instances, and (0) nets in Clock clk.
*** End changeClockStatus (cpu=0:00:00.1, real=0:00:00.0, mem=375.8M) ***
<clockDesign CMD> deleteClockTree -all
Redoing specifyClockTree ...
**WARN: (ENCCK-7108):	RouteType 'FE_CTS_DEFAULT_LEAF' has no via cells defined for layer M2. Using vias from default RouteType 'FE_CTS_DEFAULT'.

{DETAILMESSAGE}**WARN: (ENCCK-7108):	RouteType 'FE_CTS_DEFAULT_LEAF' has no via cells defined for layer M3. Using vias from default RouteType 'FE_CTS_DEFAULT'.

{DETAILMESSAGE}**WARN: (ENCCK-7108):	RouteType 'FE_CTS_DEFAULT_LEAF' has no via cells defined for layer M4. Using vias from default RouteType 'FE_CTS_DEFAULT'.

{DETAILMESSAGE}**WARN: (ENCCK-7108):	RouteType 'FE_CTS_DEFAULT_LEAF' has no via cells defined for layer M5. Using vias from default RouteType 'FE_CTS_DEFAULT'.

{DETAILMESSAGE}**WARN: (ENCCK-7108):	RouteType 'FE_CTS_DEFAULT_LEAF' has no via cells defined for layer M6. Using vias from default RouteType 'FE_CTS_DEFAULT'.

{DETAILMESSAGE}Checking spec file integrity...

deleteClockTree Option :  -all 
*** Removed (0) buffers and (0) inverters in Clock clk.
***** Delete Clock Tree Finished (CPU Time: 0:00:00.0  MEM: 375.828M)
*** End deleteClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=375.8M) ***
<clockDesign CMD> ckSynthesis -report clock_report/clock.report -forceReconvergent -breakLoop
Redoing specifyClockTree ...
**WARN: (ENCCK-7108):	RouteType 'FE_CTS_DEFAULT_LEAF' has no via cells defined for layer M2. Using vias from default RouteType 'FE_CTS_DEFAULT'.

{DETAILMESSAGE}**WARN: (ENCCK-7108):	RouteType 'FE_CTS_DEFAULT_LEAF' has no via cells defined for layer M3. Using vias from default RouteType 'FE_CTS_DEFAULT'.

{DETAILMESSAGE}**WARN: (ENCCK-7108):	RouteType 'FE_CTS_DEFAULT_LEAF' has no via cells defined for layer M4. Using vias from default RouteType 'FE_CTS_DEFAULT'.

{DETAILMESSAGE}**WARN: (ENCCK-7108):	RouteType 'FE_CTS_DEFAULT_LEAF' has no via cells defined for layer M5. Using vias from default RouteType 'FE_CTS_DEFAULT'.

{DETAILMESSAGE}**WARN: (ENCCK-7108):	RouteType 'FE_CTS_DEFAULT_LEAF' has no via cells defined for layer M6. Using vias from default RouteType 'FE_CTS_DEFAULT'.

{DETAILMESSAGE}Checking spec file integrity...


ckSynthesis Option :  -report clock_report/clock.report -forceReconvergent -breakLoop 
***** Allocate Placement Memory Finished (MEM: 375.828M)

Start to trace clock trees ...
*** Begin Tracer (mem=375.8M) ***
Tracing Clock clk ...
*** End Tracer (mem=376.8M) ***
***** Allocate Obstruction Memory  Finished (MEM: 375.828M)

#############################################################################
#
# Pre-Synthesis Checks and Parameters
#
#############################################################################


Types of Check                                    :          Enabled|Disabled
----------------------------------------------------------------------------

Check cell drive strength                         :          disabled
Check root input transition                       :          disabled
Check pin capacitance                             :          disabled
Check multiple path through MUX                   :          disabled
Check gating depth                                :          disabled
Check placement near clock pins                   :          disabled
Check route blockages over clock pins             :          disabled
Report FIXED, DontUse and DontTouch               :          disabled
clock gating checks                               :          disabled
MacroModel checks                                 :          disabled

Parameters of checking :
CTS uses following values to determine if diagnostic checks are successful.
Use setCTSMode to change default values.
----------------------------------------------------------------------------

1) Pin capacitance check
   Threshold for MaxCap check                     :          90% of constraint (default)
2) Gating depth check
   Maximum gating depth                           :          10 levels (default)
3) Clock gating location check
   Allowed clock gate detour                      :          1160(um) (default)
   Allowed clock gate sinks' BBOx overlap ratio   :          0.5 (default)
4) Macromodel check
   MacroModel max delay threshold                 :          0.9 (default)
   MacroModel max skew threshold                  :          0.9 (default)
   MacroModel variance step size                  :          100ps  (default)


****** Clock (clk) Diagnostic check Parameters
Assumed driver input transition                   :          44.7(ps) (derived from CLKBUF1)
Threshold for MaxBufTran check                    :          180(ps) derived from 90% (default) MaxBufTran constraint
Threshold for MaxSinkTran check                   :          180(ps) derived from 90% (default) MaxSinkTran constraint
Root Input Transition                             :          [0.1(ps) 0.1(ps)]



#############################################################################
#
# Summary of Pre-Synthesis Checks
#
#############################################################################


Types of Check                                    :          Number of warnings
----------------------------------------------------------------------------

Check cell drive strength                         :          0(disabled)
Check root input transition                       :          0(disabled)
Check pin capacitance                             :          0(disabled)
Check multiple path through MUX                   :          0(disabled)
Check gating depth                                :          0(disabled)
Check placement near clock pins                   :          0(disabled)
Check route blockages over clock pins             :          0(disabled)
Report FIXED, DontUse and DontTouch               :          0(disabled)
clock gating checks                               :          0(disabled)
MacroModel checks                                 :          0(disabled)


#############################################################################
#
# During-Synthesis Checks and Parameters
#
#############################################################################


Types of Check                                    :          Enabled|Disabled
----------------------------------------------------------------------------

Check RefinePlacement move distance               :          disabled
Check route layer follows preference              :          disabled
Check route follows guide                         :          disabled
clock gating checks                               :          disabled

Parameters of checking :
CTS uses following values to determine if diagnostic checks are successful.
Use setCTSMode to change default values.
----------------------------------------------------------------------------

1) Route layer follows preference check
   Minimum preferred layer utilization            :          80% (default)
   Minimum length to check threshold              :          48(um) (default)
2) Route follows guide check
   Deviation in length from route guide           :          25% (default)
   Minimum length to check threshold              :          48(um) (default)
   Delay threshold                                :          10(ps) (default)
3) Saving intermediate database
   Save long-running subtrees time                :          0(min) (default)
   Maximum number of saved databases              :          1 (default)
4) Clock gating location check
   Allowed clock gate detour                      :          1160(um) (default)


****** Clock (clk) Diagnostic check Parameters
Assumed driver input transition                   :          44.7(ps) (derived from CLKBUF1)
Threshold for MaxBufTran check                    :          180(ps) derived from 90% (default) MaxBufTran constraint
Threshold for MaxSinkTran check                   :          180(ps) derived from 90% (default) MaxSinkTran constraint
Movement threshold                                :          32.500000(um) (derived 5% of MaxBuf strength)
Root Input Transition                             :          [0.1(ps) 0.1(ps)]



****** Clock Tree (clk) Structure
Max. Skew           : 250(ps)
Max. Sink Transition: 200(ps)
Max. Buf Transition : 200(ps)
Max. Delay          : 10(ps)
Min. Delay          : 0(ps)
Buffer              : (CLKBUF1) 
Nr. Subtrees                    : 1
Nr. Sinks                       : 258
Nr.          Rising  Sync Pins  : 258
Nr. Inverter Rising  Sync Pins  : 0
Nr.          Falling Sync Pins  : 0
Nr. Inverter Falling Sync Pins  : 0
***********************************************************
SubTree No: 0

Input_Pin:  (NULL)
Output_Pin: (clk)
Output_Net: (clk)   
**** CK_START: TopDown Tree Construction for clk (258-leaf) (mem=375.8M)

Total 5 topdown clustering. 
Trig. Edge Skew=28[707,735*] trVio=B2(11)ps N258 B21 G1 A21(21.0) L[4,4] score=81804 cpu=0:00:01.0 mem=376M 

**** CK_END: TopDown Tree Construction for clk (cpu=0:00:01.7, real=0:00:01.0, mem=375.8M)



**** CK_START: Update Database (mem=375.8M)
21 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=375.8M)
***** Start Refine Placement.....
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:01.8, Real Time = 0:00:02.0
move report: preRPlace moves 7270 insts, mean move: 1.32 um, max move: 24.00 um
	max move on inst (mult_43_C82/U766): (122.40, 240.00) --> (98.40, 240.00)
move report: rPlace moves 51 insts, mean move: 8.68 um, max move: 24.40 um
	max move on inst (mult_43_C81/U2402): (228.00, 970.00) --> (213.60, 980.00)
move report: overall moves 7281 insts, mean move: 1.37 um, max move: 25.20 um
	max move on inst (mult_43_C81/U2402): (228.80, 970.00) --> (213.60, 980.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        25.20 um
  inst (mult_43_C81/U2402) with max move: (228.8, 970) -> (213.6, 980)
  mean    (X+Y) =         1.37 um
Total instances flipped for legalization: 3
Total instances moved : 7281
*** cpu=0:00:01.8   mem=376.8M  mem(used)=0.0M***
***** Refine Placement Finished (CPU Time: 0:00:01.9  MEM: 376.828M)

#
# Mode                : Setup
# Library Name        : osu018_stdcells
# Operating Condition : typical
# Process             : 1
# Voltage             : 1.8
# Temperature         : 25
#
********** Clock clk Pre-Route Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 258
Nr. of Buffer                  : 21
Nr. of Level (including gates) : 3
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): a0_reg[31]/CLK 739.4(ps)
Min trig. edge delay at sink(R): x_reg[26]/CLK 708.6(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 708.6~739.4(ps)        0~10(ps)            
Fall Phase Delay               : 713.6~745(ps)          0~10(ps)            
Trig. Edge Skew                : 30.8(ps)               250(ps)             
Rise Skew                      : 30.8(ps)               
Fall Skew                      : 31.4(ps)               
Max. Rise Buffer Tran.         : 203.4(ps)              200(ps)             
Max. Fall Buffer Tran.         : 169.6(ps)              200(ps)             
Max. Rise Sink Tran.           : 156(ps)                200(ps)             
Max. Fall Sink Tran.           : 130.6(ps)              200(ps)             
Min. Rise Buffer Tran.         : 111.8(ps)              0(ps)               
Min. Fall Buffer Tran.         : 95.4(ps)               0(ps)               
Min. Rise Sink Tran.           : 123.1(ps)              0(ps)               
Min. Fall Sink Tran.           : 103.9(ps)              0(ps)               


Clock Analysis (CPU Time 0:00:00.0)



globalDetailRoute

#Start globalDetailRoute on Thu Mar  5 15:38:55 2015
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 376.00 (Mb)
#WARNING (NRDB-2005) SPECIAL_NET vdd has special wires but no definition for instance-pin connection. This will cause routability problems later.
#WARNING (NRDB-2005) SPECIAL_NET gnd has special wires but no definition for instance-pin connection. This will cause routability problems later.
#WARNING (NRDB-976) The step 1.200000 for preferred direction tracks is smaller than the pitch 1.600000 for LAYER metal6. This will cause routability problems for NanoRoute.
#NanoRoute Version v09.14-s029 NR110207-1105/USR65-UB
#WARNING (NREX-28) The height of the first routing layer metal1 is 0.000000. It should be larger than 0.000000
#WARNING (NREX-29) The metal thickness of routing layer metal1 is 0.000000. It should be larger than 0.0. Add this to the technology information for better accuracy.
#WARNING (NREX-30) Please also check the height and metal thickness values for the routing layers heigher than routing layer metal1
#WARNING (NREX-4) No Extended Cap Table was imported. Not enough process information was provided either and default Extended Cap Table database will be used.
#Merging special wires...
#reading routing guides ......
#Number of eco nets is 0
#
#Start data preparation...
#Auto generating G-grids with size=15 tracks, using layer metal2's pitch = 0.650.
#Using automatically generated G-grids.
#
#Data preparation is done on Thu Mar  5 15:38:56 2015
#
#Analyzing routing resource...
#Routing resource analysis is done on Thu Mar  5 15:38:56 2015
#
#  Resource Analysis:
#
#               Routing  #Total     %Gcell
#  Layer      Direction   Gcell     Blocked
#  ------------------------------------------
#  Metal 1        H       18088      79.57%
#  Metal 2        V       18088       4.52%
#  Metal 3        H       18088       0.00%
#  Metal 4        V       18088       0.00%
#  Metal 5        H       18088       0.00%
#  Metal 6        V       18088       0.00%
#  ------------------------------------------
#  Total                 108528      14.01%
#
#  22 nets (0.09%) with 1 preferred extra spacing.
#
#
#Routing guide is on.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 376.00 (Mb)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 376.00 (Mb)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 376.00 (Mb)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 376.00 (Mb)
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      1(0.01%)   (0.01%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      1(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 22
#Total wire length = 8961 um.
#Total half perimeter of net bounding box = 5609 um.
#Total wire length on LAYER metal1 = 0 um.
#Total wire length on LAYER metal2 = 0 um.
#Total wire length on LAYER metal3 = 4837 um.
#Total wire length on LAYER metal4 = 4124 um.
#Total wire length on LAYER metal5 = 0 um.
#Total wire length on LAYER metal6 = 0 um.
#Total number of vias = 852
#Up-Via Summary (total 852):
#           
#-----------------------
#  Metal 1          288
#  Metal 2          288
#  Metal 3          276
#-----------------------
#                   852 
#
#Max overcon = 1 tracks.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 0.00 (Mb)
#Total memory = 376.00 (Mb)
#Peak memory = 436.00 (Mb)
#
#Start Detail Routing.
#start initial detail routing ...
# ECO: 0.8% of the total area was rechecked for DRC, and 15.8% required routing.
#    number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 380.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 380.00 (Mb)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 22
#Total wire length = 8659 um.
#Total half perimeter of net bounding box = 5609 um.
#Total wire length on LAYER metal1 = 0 um.
#Total wire length on LAYER metal2 = 69 um.
#Total wire length on LAYER metal3 = 4121 um.
#Total wire length on LAYER metal4 = 4469 um.
#Total wire length on LAYER metal5 = 0 um.
#Total wire length on LAYER metal6 = 0 um.
#Total number of vias = 971
#Up-Via Summary (total 971):
#           
#-----------------------
#  Metal 1          302
#  Metal 2          296
#  Metal 3          373
#-----------------------
#                   971 
#
#Total number of DRC violations = 0
#Total number of violations on LAYER metal1 = 0
#Total number of violations on LAYER metal2 = 0
#Total number of violations on LAYER metal3 = 0
#Total number of violations on LAYER metal4 = 0
#Total number of violations on LAYER metal5 = 0
#Total number of violations on LAYER metal6 = 0
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 0.00 (Mb)
#Total memory = 376.00 (Mb)
#Peak memory = 436.00 (Mb)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 0.00 (Mb)
#Total memory = 376.00 (Mb)
#Peak memory = 436.00 (Mb)
#Number of warnings = 7
#Total number of warnings = 21
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Thu Mar  5 15:38:57 2015
#
*** Look For Un-Routed Clock Tree Net ***
**WARN: (ENCEXT-2882):	Unable to find resistance for via 'M3_M2' in capacitance table or LEF files. Check the capacitance table and LEF files. Assigning default value of 4.0 ohms.
**WARN: (ENCEXT-2882):	Unable to find resistance for via 'M2_M1' in capacitance table or LEF files. Check the capacitance table and LEF files. Assigning default value of 4.0 ohms.
**WARN: (ENCEXT-2882):	Unable to find resistance for via 'M4_M3' in capacitance table or LEF files. Check the capacitance table and LEF files. Assigning default value of 4.0 ohms.

#
# Mode                : Setup
# Library Name        : osu018_stdcells
# Operating Condition : typical
# Process             : 1
# Voltage             : 1.8
# Temperature         : 25
#
********** Clock clk Clk-Route-Only Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 258
Nr. of Buffer                  : 21
Nr. of Level (including gates) : 3
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): x_reg[6]/CLK 757.5(ps)
Min trig. edge delay at sink(R): x_reg[26]/CLK 722.8(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 722.8~757.5(ps)        0~10(ps)            
Fall Phase Delay               : 727.8~762.9(ps)        0~10(ps)            
Trig. Edge Skew                : 34.7(ps)               250(ps)             
Rise Skew                      : 34.7(ps)               
Fall Skew                      : 35.1(ps)               
Max. Rise Buffer Tran.         : 206(ps)                200(ps)             
Max. Fall Buffer Tran.         : 172.2(ps)              200(ps)             
Max. Rise Sink Tran.           : 158(ps)                200(ps)             
Max. Fall Sink Tran.           : 132.4(ps)              200(ps)             
Min. Rise Buffer Tran.         : 111.8(ps)              0(ps)               
Min. Fall Buffer Tran.         : 95.3(ps)               0(ps)               
Min. Rise Sink Tran.           : 123.8(ps)              0(ps)               
Min. Fall Sink Tran.           : 104.5(ps)              0(ps)               


Clock Analysis (CPU Time 0:00:00.0)


Optimizing clock tree 'clk' ...

Calculating clk-route-only downstream delay for clock tree 'clk' ...
*** Look For Reconvergent Clock Component ***
The clock tree clk has no reconvergent cell.
*** Look For PreservePin And Optimized CrossOver Root Pin ***
resized 0 standard cell(s).
inserted 0 standard cell(s).
*** Non-Gated Clock Tree Optimization (cpu=0:00:00.0 real=0:00:00.0 mem=376.8M) ***
*** Finished Clock Tree Skew Optimization (cpu=0:00:00.0 real=0:00:00.0 mem=376.8M) ***

None of the clock tree buffers/gates are modified by the skew optimization.


*** None of the buffer chains at roots are modified by the fine-tune process.


#
# Mode                : Setup
# Library Name        : osu018_stdcells
# Operating Condition : typical
# Process             : 1
# Voltage             : 1.8
# Temperature         : 25
#
********** Clock clk Clk-Route-Only Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 258
Nr. of Buffer                  : 21
Nr. of Level (including gates) : 3
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): x_reg[6]/CLK 757.5(ps)
Min trig. edge delay at sink(R): x_reg[26]/CLK 722.8(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 722.8~757.5(ps)        0~10(ps)            
Fall Phase Delay               : 727.8~762.9(ps)        0~10(ps)            
Trig. Edge Skew                : 34.7(ps)               250(ps)             
Rise Skew                      : 34.7(ps)               
Fall Skew                      : 35.1(ps)               
Max. Rise Buffer Tran.         : 206(ps)                200(ps)             
Max. Fall Buffer Tran.         : 172.2(ps)              200(ps)             
Max. Rise Sink Tran.           : 158(ps)                200(ps)             
Max. Fall Sink Tran.           : 132.4(ps)              200(ps)             
Min. Rise Buffer Tran.         : 111.8(ps)              0(ps)               
Min. Fall Buffer Tran.         : 95.3(ps)               0(ps)               
Min. Rise Sink Tran.           : 123.8(ps)              0(ps)               
Min. Fall Sink Tran.           : 104.5(ps)              0(ps)               


Clock clk has been routed. Routing guide will not be generated.
Generating Clock Analysis Report clock_report/clock.report ....
Generating Clock Routing Guide poly5.rguide ....
Clock Analysis (CPU Time 0:00:00.0)



#############################################################################
#
# Summary of During-Synthesis Checks
#
#############################################################################


Types of Check                                    :          Number of warnings
----------------------------------------------------------------------------

Check RefinePlacement move distance               :          0(disabled)
Check route layer follows preference              :          0(disabled)
Check route follows guide                         :          0(disabled)
clock gating checks                               :          0(disabled)

*** End ckSynthesis (cpu=0:00:05.7, real=0:00:06.0, mem=376.8M) ***
<clockDesign CMD> timeDesign -postCTS -outDir clock_report
*** Starting trialRoute (mem=376.8M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -noPinGuide

Nr of prerouted/Fixed nets = 22
There are 22 nets with 1 extra space.
routingBox: (0 0) (1327100 1300000)
coreBox:    (20000 20000) (1307100 1280000)
There are 22 prerouted nets with extraSpace.
Number of multi-gpin terms=9790, multi-gpins=20035, moved blk term=0/0

Phase 1a route (0:00:00.1 376.8M):
Est net length = 1.537e+06um = 7.578e+05H + 7.791e+05V
Usage: (26.0%H 31.0%V) = (8.858e+05um 1.487e+06um) = (220742 148676)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 7 = 5 (0.01% H) + 2 (0.00% V)

Phase 1b route (0:00:00.1 376.8M):
Usage: (25.9%H 31.0%V) = (8.836e+05um 1.487e+06um) = (220190 148676)
Overflow: 4 = 2 (0.01% H) + 2 (0.00% V)

Phase 1c route (0:00:00.1 376.8M):
Usage: (25.9%H 31.0%V) = (8.827e+05um 1.487e+06um) = (219984 148659)
Overflow: 4 = 2 (0.01% H) + 2 (0.00% V)

Phase 1d route (0:00:00.1 376.8M):
Usage: (25.9%H 31.0%V) = (8.827e+05um 1.487e+06um) = (219985 148659)
Overflow: 2 = 0 (0.00% H) + 2 (0.00% V)

Phase 1e route (0:00:00.0 376.8M):
Usage: (25.9%H 31.0%V) = (8.827e+05um 1.487e+06um) = (219985 148659)
Overflow: 2 = 0 (0.00% H) + 2 (0.00% V)

Usage: (25.9%H 31.0%V) = (8.827e+05um 1.487e+06um) = (219985 148659)
Overflow: 2 = 0 (0.00% H) + 2 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	2	 0.00%
--------------------------------------
  0:	2	 0.00%	12	 0.03%
  1:	3	 0.01%	53	 0.12%
  2:	5	 0.01%	270	 0.64%
  3:	33	 0.08%	1077	 2.53%
  4:	81	 0.19%	3611	 8.49%
  5:	163	 0.38%	4882	11.48%
  6:	323	 0.76%	5684	13.37%
  7:	551	 1.30%	5844	13.75%
  8:	910	 2.14%	7213	16.97%
  9:	1318	 3.10%	4065	 9.56%
 10:	1907	 4.49%	2347	 5.52%
 11:	2566	 6.04%	1382	 3.25%
 12:	3197	 7.52%	888	 2.09%
 13:	3830	 9.01%	3222	 7.58%
 14:	4272	10.05%	1766	 4.15%
 15:	4475	10.53%	140	 0.33%
 16:	4129	 9.71%	49	 0.12%
 17:	3707	 8.72%	0	 0.00%
 18:	3666	 8.62%	1	 0.00%
 19:	2175	 5.12%	0	 0.00%
 20:	5197	12.23%	2	 0.00%

Global route (cpu=0.4s real=1.0s 376.8M)
Phase 1l route (0:00:00.6 376.8M):
There are 22 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (28.2%H 35.0%V) = (9.611e+05um 1.679e+06um) = (239473 167875)
Overflow: 37 = 2 (0.00% H) + 35 (0.08% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	3	 0.01%
 -1:	2	 0.00%	31	 0.07%
--------------------------------------
  0:	4	 0.01%	107	 0.25%
  1:	18	 0.04%	394	 0.93%
  2:	35	 0.08%	1136	 2.67%
  3:	85	 0.20%	2658	 6.25%
  4:	167	 0.39%	4433	10.43%
  5:	281	 0.66%	5069	11.92%
  6:	501	 1.18%	4892	11.51%
  7:	802	 1.89%	4562	10.73%
  8:	1228	 2.89%	6317	14.86%
  9:	1685	 3.96%	3522	 8.29%
 10:	2218	 5.22%	2127	 5.00%
 11:	2813	 6.62%	1275	 3.00%
 12:	3449	 8.11%	835	 1.96%
 13:	3856	 9.07%	3214	 7.56%
 14:	4130	 9.72%	1743	 4.10%
 15:	4128	 9.71%	140	 0.33%
 16:	3751	 8.82%	49	 0.12%
 17:	3292	 7.74%	0	 0.00%
 18:	3230	 7.60%	1	 0.00%
 19:	1803	 4.24%	0	 0.00%
 20:	5032	11.84%	2	 0.00%



*** Completed Phase 1 route (0:00:01.1 376.8M) ***


Total length: 1.628e+06um, number of vias: 189731
M1(H) length: 0.000e+00um, number of vias: 79060
M2(V) length: 2.692e+05um, number of vias: 66682
M3(H) length: 5.732e+05um, number of vias: 37408
M4(V) length: 5.297e+05um, number of vias: 5113
M5(H) length: 1.951e+05um, number of vias: 1468
M6(V) length: 6.070e+04um
*** Completed Phase 2 route (0:00:00.9 383.2M) ***

*** Finished all Phases (cpu=0:00:02.1 mem=383.2M) ***
Peak Memory Usage was 380.8M 
*** Finished trialRoute (cpu=0:00:02.1 mem=383.2M) ***

Extraction called for design 'poly5' of instances=21381 and nets=25421 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design poly5.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 383.246M)
**WARN: (ENCEXT-2882):	Unable to find resistance for via 'M5_M4' in capacitance table or LEF files. Check the capacitance table and LEF files. Assigning default value of 4.0 ohms.
**WARN: (ENCEXT-2882):	Unable to find resistance for via 'M6_M5' in capacitance table or LEF files. Check the capacitance table and LEF files. Assigning default value of 4.0 ohms.

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -16.157 | -16.157 | 15.497  | 21.685  |   N/A   |   N/A   |
|           TNS (ns):|-500.387 |-500.387 |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|   32    |   32    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|   548   |   258   |   482   |   33    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    214 (214)     |   -6.357   |    219 (219)     |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 78.561%
Routing Overflow: 0.00% H and 0.08% V
------------------------------------------------------------
Reported timing to dir clock_report
Total CPU time: 5.64 sec
Total Real time: 6.0 sec
Total Memory Usage: 393.269531 Mbytes
<CMD> trialRoute -maxRouteLayer 6
*** Starting trialRoute (mem=393.3M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -maxRouteLayer 6 -handlePreroute -noPinGuide

Nr of prerouted/Fixed nets = 22
There are 22 nets with 1 extra space.
routingBox: (0 0) (1327100 1300000)
coreBox:    (20000 20000) (1307100 1280000)
There are 22 prerouted nets with extraSpace.
Number of multi-gpin terms=9790, multi-gpins=20035, moved blk term=0/0

Phase 1a route (0:00:00.1 395.9M):
Est net length = 1.537e+06um = 7.578e+05H + 7.791e+05V
Usage: (26.0%H 31.0%V) = (8.858e+05um 1.487e+06um) = (220742 148676)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 7 = 5 (0.01% H) + 2 (0.00% V)

Phase 1b route (0:00:00.1 397.2M):
Usage: (25.9%H 31.0%V) = (8.836e+05um 1.487e+06um) = (220190 148676)
Overflow: 4 = 2 (0.01% H) + 2 (0.00% V)

Phase 1c route (0:00:00.1 397.2M):
Usage: (25.9%H 31.0%V) = (8.827e+05um 1.487e+06um) = (219984 148659)
Overflow: 4 = 2 (0.01% H) + 2 (0.00% V)

Phase 1d route (0:00:00.1 397.2M):
Usage: (25.9%H 31.0%V) = (8.827e+05um 1.487e+06um) = (219985 148659)
Overflow: 2 = 0 (0.00% H) + 2 (0.00% V)

Phase 1e route (0:00:00.1 397.9M):
Usage: (25.9%H 31.0%V) = (8.827e+05um 1.487e+06um) = (219985 148659)
Overflow: 2 = 0 (0.00% H) + 2 (0.00% V)

Usage: (25.9%H 31.0%V) = (8.827e+05um 1.487e+06um) = (219985 148659)
Overflow: 2 = 0 (0.00% H) + 2 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	2	 0.00%
--------------------------------------
  0:	2	 0.00%	12	 0.03%
  1:	3	 0.01%	53	 0.12%
  2:	5	 0.01%	270	 0.64%
  3:	33	 0.08%	1077	 2.53%
  4:	81	 0.19%	3611	 8.49%
  5:	163	 0.38%	4882	11.48%
  6:	323	 0.76%	5684	13.37%
  7:	551	 1.30%	5844	13.75%
  8:	910	 2.14%	7213	16.97%
  9:	1318	 3.10%	4065	 9.56%
 10:	1907	 4.49%	2347	 5.52%
 11:	2566	 6.04%	1382	 3.25%
 12:	3197	 7.52%	888	 2.09%
 13:	3830	 9.01%	3222	 7.58%
 14:	4272	10.05%	1766	 4.15%
 15:	4475	10.53%	140	 0.33%
 16:	4129	 9.71%	49	 0.12%
 17:	3707	 8.72%	0	 0.00%
 18:	3666	 8.62%	1	 0.00%
 19:	2175	 5.12%	0	 0.00%
 20:	5197	12.23%	2	 0.00%

Global route (cpu=0.5s real=1.0s 396.6M)
Phase 1l route (0:00:00.8 395.5M):
There are 22 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (28.2%H 35.0%V) = (9.611e+05um 1.679e+06um) = (239473 167875)
Overflow: 37 = 2 (0.00% H) + 35 (0.08% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	3	 0.01%
 -1:	2	 0.00%	31	 0.07%
--------------------------------------
  0:	4	 0.01%	107	 0.25%
  1:	18	 0.04%	394	 0.93%
  2:	35	 0.08%	1136	 2.67%
  3:	85	 0.20%	2658	 6.25%
  4:	167	 0.39%	4433	10.43%
  5:	281	 0.66%	5069	11.92%
  6:	501	 1.18%	4892	11.51%
  7:	802	 1.89%	4562	10.73%
  8:	1228	 2.89%	6317	14.86%
  9:	1685	 3.96%	3522	 8.29%
 10:	2218	 5.22%	2127	 5.00%
 11:	2813	 6.62%	1275	 3.00%
 12:	3449	 8.11%	835	 1.96%
 13:	3856	 9.07%	3214	 7.56%
 14:	4130	 9.72%	1743	 4.10%
 15:	4128	 9.71%	140	 0.33%
 16:	3751	 8.82%	49	 0.12%
 17:	3292	 7.74%	0	 0.00%
 18:	3230	 7.60%	1	 0.00%
 19:	1803	 4.24%	0	 0.00%
 20:	5032	11.84%	2	 0.00%



*** Completed Phase 1 route (0:00:01.4 393.3M) ***


Total length: 1.628e+06um, number of vias: 189731
M1(H) length: 0.000e+00um, number of vias: 79060
M2(V) length: 2.692e+05um, number of vias: 66682
M3(H) length: 5.732e+05um, number of vias: 37408
M4(V) length: 5.297e+05um, number of vias: 5113
M5(H) length: 1.951e+05um, number of vias: 1468
M6(V) length: 6.070e+04um
*** Completed Phase 2 route (0:00:01.0 393.3M) ***

*** Finished all Phases (cpu=0:00:02.5 mem=393.3M) ***
Peak Memory Usage was 400.6M 
*** Finished trialRoute (cpu=0:00:02.7 mem=393.3M) ***

<CMD> setDrawView place
<CMD> setNanoRouteMode -quiet -routeTopRoutingLayer default
<CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer default
<CMD> setNanoRouteMode -quiet -drouteEndIteration default
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven false
<CMD> setNanoRouteMode -quiet -routeWithSiDriven false
Running Native NanoRoute ...
<CMD> routeDesign -globalDetail
Begin checking placement ... (start mem=383.3M, init mem=383.3M)
*info: Placed = 21102
*info: Unplaced = 0
Placement Density:78.56%(1111816/1415232)
Finished checkPlace (cpu: total=0:00:00.1, vio checks=0:00:00.0; mem=383.3M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (22) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=383.3M) ***

globalDetailRoute

#Start globalDetailRoute on Thu Mar  5 15:39:27 2015
#
#WARNING (NRDB-2005) SPECIAL_NET vdd has special wires but no definition for instance-pin connection. This will cause routability problems later.
#WARNING (NRDB-2005) SPECIAL_NET gnd has special wires but no definition for instance-pin connection. This will cause routability problems later.
#WARNING (NRDB-976) The step 1.200000 for preferred direction tracks is smaller than the pitch 1.600000 for LAYER metal6. This will cause routability problems for NanoRoute.
#NanoRoute Version v09.14-s029 NR110207-1105/USR65-UB
#WARNING (NREX-28) The height of the first routing layer metal1 is 0.000000. It should be larger than 0.000000
#WARNING (NREX-29) The metal thickness of routing layer metal1 is 0.000000. It should be larger than 0.0. Add this to the technology information for better accuracy.
#WARNING (NREX-30) Please also check the height and metal thickness values for the routing layers heigher than routing layer metal1
#WARNING (NREX-4) No Extended Cap Table was imported. Not enough process information was provided either and default Extended Cap Table database will be used.
#Merging special wires...
#Number of eco nets is 0
#
#Start data preparation...
#
#Data preparation is done on Thu Mar  5 15:39:28 2015
#
#Analyzing routing resource...
#Routing resource analysis is done on Thu Mar  5 15:39:28 2015
#
#  Resource Analysis:
#
#               Routing  #Total     %Gcell
#  Layer      Direction   Gcell     Blocked
#  ------------------------------------------
#  Metal 1        H       18088      79.57%
#  Metal 2        V       18088       4.52%
#  Metal 3        H       18088       0.00%
#  Metal 4        V       18088       0.00%
#  Metal 5        H       18088       0.00%
#  Metal 6        V       18088       0.00%
#  ------------------------------------------
#  Total                 108528      14.01%
#
#  22 nets (0.09%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 396.00 (Mb)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 397.00 (Mb)
#
#start global routing iteration 2...
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 419.00 (Mb)
#
#start global routing iteration 3...
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 421.00 (Mb)
#
#start global routing iteration 4...
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 421.00 (Mb)
#
#start global routing iteration 5...
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 422.00 (Mb)
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
#     Layer         (1-2)         (3-4)         (5-6)           (7)   OverCon
#  --------------------------------------------------------------------------
#   Metal 1      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 2   3690(21.3%)    304(1.76%)     49(0.28%)      5(0.03%)   (23.4%)
#   Metal 3    291(1.61%)      0(0.00%)      0(0.00%)      0(0.00%)   (1.61%)
#   Metal 4      4(0.02%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.02%)
#   Metal 5      9(0.05%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.05%)
#   Metal 6      4(0.02%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.02%)
#  --------------------------------------------------------------------------
#     Total   3998(4.09%)    304(0.31%)     49(0.05%)      5(0.01%)   (4.45%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 7
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 22
#Total wire length = 1694610 um.
#Total half perimeter of net bounding box = 1479909 um.
#Total wire length on LAYER metal1 = 1687 um.
#Total wire length on LAYER metal2 = 220305 um.
#Total wire length on LAYER metal3 = 495620 um.
#Total wire length on LAYER metal4 = 516024 um.
#Total wire length on LAYER metal5 = 336193 um.
#Total wire length on LAYER metal6 = 124781 um.
#Total number of vias = 153321
#Up-Via Summary (total 153321):
#           
#-----------------------
#  Metal 1        60791
#  Metal 2        50931
#  Metal 3        28643
#  Metal 4         9995
#  Metal 5         2961
#-----------------------
#                153321 
#
#Max overcon = 7 tracks.
#Total overcon = 4.45%.
#Worst layer Gcell overcon rate = 1.61%.
#Cpu time = 00:00:15
#Elapsed time = 00:00:15
#Increased memory = 3.00 (Mb)
#Total memory = 396.00 (Mb)
#Peak memory = 436.00 (Mb)
#
#Start Detail Routing.
#start initial detail routing ...
#    number of violations = 210
#cpu time = 00:00:34, elapsed time = 00:00:34, memory = 403.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 18
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 403.00 (Mb)
#start 2nd optimization iteration ...
#    number of violations = 8
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 403.00 (Mb)
#start 3rd optimization iteration ...
#    number of violations = 8
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 403.00 (Mb)
#start 4th optimization iteration ...
#    number of violations = 8
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 403.00 (Mb)
#start 5th optimization iteration ...
#    number of violations = 8
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 403.00 (Mb)
#start 6th optimization iteration ...
#    number of violations = 4
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 403.00 (Mb)
#start 7th optimization iteration ...
#    number of violations = 4
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 403.00 (Mb)
#start 8th optimization iteration ...
#    number of violations = 4
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 403.00 (Mb)
#start 9th optimization iteration ...
#    number of violations = 4
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 403.00 (Mb)
#start 10th optimization iteration ...
#    number of violations = 4
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 403.00 (Mb)
#start 11th optimization iteration ...
#    number of violations = 4
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 403.00 (Mb)
#start 12th optimization iteration ...
#    number of violations = 4
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 403.00 (Mb)
#start 13th optimization iteration ...
#    number of violations = 4
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 403.00 (Mb)
#start 14th optimization iteration ...
#    number of violations = 4
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 403.00 (Mb)
#start 15th optimization iteration ...
#    number of violations = 4
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 403.00 (Mb)
#start 16th optimization iteration ...
#    number of violations = 4
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 403.00 (Mb)
#start 17th optimization iteration ...
#    number of violations = 3
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 403.00 (Mb)
#start 18th optimization iteration ...
#    number of violations = 4
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 403.00 (Mb)
#start 19th optimization iteration ...
#    number of violations = 3
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 403.00 (Mb)
#start 20th optimization iteration ...
#    number of violations = 4
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 403.00 (Mb)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 22
#Total wire length = 1655466 um.
#Total half perimeter of net bounding box = 1479909 um.
#Total wire length on LAYER metal1 = 39948 um.
#Total wire length on LAYER metal2 = 320917 um.
#Total wire length on LAYER metal3 = 497765 um.
#Total wire length on LAYER metal4 = 407126 um.
#Total wire length on LAYER metal5 = 279176 um.
#Total wire length on LAYER metal6 = 110535 um.
#Total number of vias = 200408
#Up-Via Summary (total 200408):
#           
#-----------------------
#  Metal 1        77381
#  Metal 2        77299
#  Metal 3        33106
#  Metal 4        10170
#  Metal 5         2452
#-----------------------
#                200408 
#
#Total number of DRC violations = 4
#Total number of violations on LAYER metal1 = 4
#Total number of violations on LAYER metal2 = 0
#Total number of violations on LAYER metal3 = 0
#Total number of violations on LAYER metal4 = 0
#Total number of violations on LAYER metal5 = 0
#Total number of violations on LAYER metal6 = 0
#Cpu time = 00:00:39
#Elapsed time = 00:00:39
#Increased memory = 4.00 (Mb)
#Total memory = 400.00 (Mb)
#Peak memory = 438.00 (Mb)
#
#Start Post Routing Optimization.
#start 1st post routing optimization iteration ...
#    number of DRC violations = 3
#cpu time = 00:00:03, elapsed time = 00:00:05, memory = 401.00 (Mb)
#start 2nd post routing optimization iteration ...
#    number of DRC violations = 3
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 396.00 (Mb)
#start 3rd post routing optimization iteration ...
#    number of DRC violations = 3
#cpu time = 00:00:03, elapsed time = 00:00:04, memory = 396.00 (Mb)
#start 4th post routing optimization iteration ...
#    number of DRC violations = 3
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 396.00 (Mb)
#Complete Post Routing Optimization.
#Cpu time = 00:00:10
#Elapsed time = 00:00:14
#Increased memory = -4.00 (Mb)
#Total memory = 396.00 (Mb)
#Peak memory = 438.00 (Mb)
#Total number of nets with non-default rule or having extra spacing = 22
#Total wire length = 1655474 um.
#Total half perimeter of net bounding box = 1479909 um.
#Total wire length on LAYER metal1 = 39949 um.
#Total wire length on LAYER metal2 = 320998 um.
#Total wire length on LAYER metal3 = 497752 um.
#Total wire length on LAYER metal4 = 407063 um.
#Total wire length on LAYER metal5 = 279173 um.
#Total wire length on LAYER metal6 = 110540 um.
#Total number of vias = 200400
#Up-Via Summary (total 200400):
#           
#-----------------------
#  Metal 1        77380
#  Metal 2        77300
#  Metal 3        33102
#  Metal 4        10166
#  Metal 5         2452
#-----------------------
#                200400 
#
#Total number of DRC violations = 3
#Total number of violations on LAYER metal1 = 3
#Total number of violations on LAYER metal2 = 0
#Total number of violations on LAYER metal3 = 0
#Total number of violations on LAYER metal4 = 0
#Total number of violations on LAYER metal5 = 0
#Total number of violations on LAYER metal6 = 0
#detailRoute Statistics:
#Cpu time = 00:00:49
#Elapsed time = 00:00:53
#Increased memory = 0.00 (Mb)
#Total memory = 396.00 (Mb)
#Peak memory = 438.00 (Mb)
#
#globalDetailRoute statistics:
#Cpu time = 00:01:04
#Elapsed time = 00:01:08
#Increased memory = 12.00 (Mb)
#Total memory = 395.00 (Mb)
#Peak memory = 438.00 (Mb)
#Number of warnings = 7
#Total number of warnings = 28
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Thu Mar  5 15:40:36 2015
#
<CMD> verifyConnectivity -type all -error 1000 -warning 50

******** Start: VERIFY CONNECTIVITY ********
Start Time: Thu Mar  5 15:41:03 2015

Design Name: poly5
Database Units: 1000
Design Boundary: (0.0000, 0.0000) (1327.1000, 1300.0000)
Error Limit = 1000; Warning Limit = 50
Check all nets
**** 15:41:03 **** Processed 5000 nets (Total 25421)
**** 15:41:03 **** Processed 10000 nets (Total 25421)
**** 15:41:03 **** Processed 15000 nets (Total 25421)
**** 15:41:04 **** Processed 20000 nets (Total 25421)
**** 15:41:04 **** Processed 25000 nets (Total 25421)

VC Elapsed Time: 0:00:01.0

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Thu Mar  5 15:41:04 2015
******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:01.0  MEM: 1.000M)

<CMD> saveDesign poly5.enc
Redoing specifyClockTree ...
Checking spec file integrity...
**WARN: (ENCSYT-3036):	Design directory poly5.enc.dat exists, rename it to poly5.enc.dat.tmp.
If saveDesign succeeds, it will be deleted.
Writing Netlist "poly5.enc.dat/poly5.v.gz" ...
**WARN: (ENCSYC-6105):	Option '-pt' is obsolete. The option is ignored in this release, but to avoid this warning, and to ensure compatibility with future releases, donot use this option.
**WARN: (ENCSYC-6108):	Option '-filePrefix' is obsolete. This option still works in this release, but to avoid this warning, and to ensure compatibility with future releases, donot use this option. Use '<filename>' option instead.
Saving clock tree spec file 'poly5.enc.dat/poly5.ctstch' ...
Saving configuration ...
Saving preference file poly5.enc.dat/enc.pref.tcl ...
Saving floorplan ...
Saving Drc markers ...
... 3 Drc markers are saved ...
Saving placement ...
*** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=397.8M) ***
Saving route ...
*** Completed saveRoute (cpu=0:00:00.2 real=0:00:00.0 mem=397.8M) ***
*** Completed saveYieldMap (cpu=: 0:00:00.0 real=0:00:00.0 mem=: 0.000M) ***
Creating constraint file...
<CMD> clearClockDomains
<CMD> setClockDomains -all
setClockDomains -all 
**WARN: (ENCSYC-1873):	The setClockDomains -all option is unsupported in CTE mode 
<CMD> timeDesign -postRoute -pathReports -drvReports -slackReports -numPaths 50 -prefix poly5_postRoute -outDir timingReports
Extraction called for design 'poly5' of instances=21381 and nets=25421 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design poly5.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 1
      Min Width        : 0.5
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./poly5_cW9WqL_4192.rcdb.d  -basic
RC Mode: Detail [Basic CapTable, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 398.8M)
Creating parasitic data file './poly5_cW9WqL_4192.rcdb.d/header.seq' for storing RC.
Extracted 10.0009% (CPU Time= 0:00:00.2  MEM= 399.8M)
Extracted 20.0012% (CPU Time= 0:00:00.3  MEM= 399.8M)
Extracted 30.0009% (CPU Time= 0:00:00.4  MEM= 399.8M)
Extracted 40.0012% (CPU Time= 0:00:00.5  MEM= 399.8M)
Extracted 50.0009% (CPU Time= 0:00:00.5  MEM= 399.8M)
Extracted 60.0012% (CPU Time= 0:00:00.7  MEM= 399.8M)
Extracted 70.0009% (CPU Time= 0:00:00.8  MEM= 399.8M)
Extracted 80.0012% (CPU Time= 0:00:00.8  MEM= 399.8M)
Extracted 90.0009% (CPU Time= 0:00:00.9  MEM= 399.8M)
Extracted 100% (CPU Time= 0:00:01.1  MEM= 399.8M)
Nr. Extracted Resistors     : 366322
Nr. Extracted Ground Cap.   : 391319
Nr. Extracted Coupling Cap. : 0
Opening parasitic data file './poly5_cW9WqL_4192.rcdb.d/header.seq' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:01.2  Real Time: 0:00:01.0  MEM: 398.805M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -19.340 | -19.340 | 14.417  | 21.588  |   N/A   |   N/A   |
|           TNS (ns):|-600.372 |-600.372 |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|   32    |   32    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|   548   |   258   |   482   |   33    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    247 (247)     |   -6.464   |    254 (254)     |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 78.561%
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 4.68 sec
Total Real time: 5.0 sec
Total Memory Usage: 409.246094 Mbytes
<CMD> clearClockDomains
<CMD> setClockDomains -all
setClockDomains -all 
**WARN: (ENCSYC-1873):	The setClockDomains -all option is unsupported in CTE mode 
<CMD> timeDesign -postRoute -hold -pathReports -slackReports -numPaths 50 -prefix poly5_postRouteHold -outDir timingReports
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
Extraction called for design 'poly5' of instances=21381 and nets=25421 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design poly5.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 1
      Min Width        : 0.5
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./poly5_cW9WqL_4192.rcdb.d -maxResLength 200  -basic
RC Mode: Detail [Basic CapTable, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 407.1M)
Creating parasitic data file './poly5_cW9WqL_4192.rcdb.d/header.seq' for storing RC.
Extracted 10.0009% (CPU Time= 0:00:00.2  MEM= 408.2M)
Extracted 20.0012% (CPU Time= 0:00:00.3  MEM= 408.2M)
Extracted 30.0009% (CPU Time= 0:00:00.4  MEM= 408.2M)
Extracted 40.0012% (CPU Time= 0:00:00.5  MEM= 408.2M)
Extracted 50.0009% (CPU Time= 0:00:00.6  MEM= 408.2M)
Extracted 60.0012% (CPU Time= 0:00:00.7  MEM= 408.2M)
Extracted 70.0009% (CPU Time= 0:00:00.8  MEM= 408.2M)
Extracted 80.0012% (CPU Time= 0:00:00.8  MEM= 408.2M)
Extracted 90.0009% (CPU Time= 0:00:00.9  MEM= 408.2M)
Extracted 100% (CPU Time= 0:00:01.1  MEM= 408.2M)
Nr. Extracted Resistors     : 366322
Nr. Extracted Ground Cap.   : 391319
Nr. Extracted Coupling Cap. : 0
Opening parasitic data file './poly5_cW9WqL_4192.rcdb.d/header.seq' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:01.2  Real Time: 0:00:01.0  MEM: 407.148M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.894  | -0.111  | -0.894  |  1.287  |   N/A   |   N/A   |
|           TNS (ns):| -1.478  | -0.126  | -1.368  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|   29    |    2    |   28    |    0    |   N/A   |   N/A   |
|          All Paths:|   548   |   258   |   482   |   33    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

Density: 78.561%
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 4.39 sec
Total Real time: 5.0 sec
Total Memory Usage: 409.503906 Mbytes
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
<CMD> optDesign -postRoute
Disable merging buffers from different footprints for postRoute code for non-MSV designs
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 409.5M **
#Created 34 library cell signatures
#Created 25421 NETS and 0 SPECIALNETS signatures
#Created 21382 instance signatures
Begin checking placement ... (start mem=418.5M, init mem=418.5M)
*info: Placed = 21102
*info: Unplaced = 0
Placement Density:78.56%(1111816/1415232)
Finished checkPlace (cpu: total=0:00:00.1, vio checks=0:00:00.0; mem=418.5M)
setExtractRCMode -coupled false
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0.0
Hold Target Slack: user slack 0.0
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
*** CTE mode ***
Deleting the dont_use list
Extraction called for design 'poly5' of instances=21381 and nets=25421 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design poly5.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 1
      Min Width        : 0.5
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./poly5_cW9WqL_4192.rcdb.d -maxResLength 200  -basic
RC Mode: Detail [Basic CapTable, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 415.4M)
Creating parasitic data file './poly5_cW9WqL_4192.rcdb.d/header.seq' for storing RC.
Extracted 10.0009% (CPU Time= 0:00:00.2  MEM= 416.4M)
Extracted 20.0012% (CPU Time= 0:00:00.3  MEM= 416.4M)
Extracted 30.0009% (CPU Time= 0:00:00.4  MEM= 416.4M)
Extracted 40.0012% (CPU Time= 0:00:00.5  MEM= 416.4M)
Extracted 50.0009% (CPU Time= 0:00:00.6  MEM= 416.4M)
Extracted 60.0012% (CPU Time= 0:00:00.6  MEM= 416.4M)
Extracted 70.0009% (CPU Time= 0:00:00.8  MEM= 416.4M)
Extracted 80.0012% (CPU Time= 0:00:00.8  MEM= 416.4M)
Extracted 90.0009% (CPU Time= 0:00:00.9  MEM= 416.4M)
Extracted 100% (CPU Time= 0:00:01.1  MEM= 416.4M)
Nr. Extracted Resistors     : 366322
Nr. Extracted Ground Cap.   : 391319
Nr. Extracted Coupling Cap. : 0
Opening parasitic data file './poly5_cW9WqL_4192.rcdb.d/header.seq' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:01.1  Real Time: 0:00:02.0  MEM: 415.363M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 415.4M, InitMEM = 415.4M)
Number of Loop : 0
Start delay calculation (mem=415.363M)...
delayCal using detail RC...
Opening parasitic data file './poly5_cW9WqL_4192.rcdb.d/header.seq' for reading.
RC Database In Completed (CPU Time= 0:00:00.2  MEM= 419.4M)
Closing parasitic data file './poly5_cW9WqL_4192.rcdb.d/header.seq'. 25001 times net's RC data read were performed.
Delay calculation completed. (cpu=0:00:01.9 real=0:00:02.0 mem=419.488M 0)
*** CDM Built up (cpu=0:00:02.3  real=0:00:02.0  mem= 419.5M) ***
-holdSdfFile {}                            # string, default=""
-holdSdfScript {}                          # string, default="", private

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -19.340 |
|           TNS (ns):|-600.372 |
|    Violating Paths:|   32    |
|          All Paths:|   548   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    247 (247)     |   -6.464   |    254 (254)     |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 78.561%
------------------------------------------------------------
**optDesign ... cpu = 0:00:04, real = 0:00:05, mem = 419.5M **
*info: Start fixing DRV (Mem = 419.49M) ...
*info: Options = -postRoute -maxCap -maxTran -noMaxFanout -noSensitivity -backward -maxIter 1
*info: Start fixing DRV iteration 1 ...
*** Starting dpFixDRCViolation (419.5M)
*info: 22 clock nets excluded
*info: 2 special nets excluded.
*info: 420 no-driver nets excluded.
*info: There are 3 candidate Buffer cells
*info: There are 4 candidate Inverter cells
Initializing placement sections/sites ...
Density before buffering = 0.785607
Start fixing design rules ... (0:00:00.2 419.7M)
Error in term wire loop with wire @ (833200 874500 1) of net FE_OFCN255_n3068
Error in term wire loop with wire @ (835600 874500 1) of net FE_OFCN255_n3068
Topological Sorting (CPU = 0:00:00.0, MEM = 424.9M, InitMEM = 424.9M)
Number of Loop : 0
Done fixing design rule (0:00:27.3 427.3M)

Summary:
260 buffers added on 260 nets (with 10 drivers resized)

Density after buffering = 0.791311
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, post-route mode.
Finished Phase I. CPU Time = 0:00:01.0, Real Time = 0:00:01.0
move report: preRPlace moves 14 insts, mean move: 0.80 um, max move: 0.80 um
	max move on inst (mult_43_C81/U874): (236.80, 930.00) --> (237.60, 930.00)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 14 insts, mean move: 0.80 um, max move: 0.80 um
	max move on inst (mult_43_C81/U874): (236.80, 930.00) --> (237.60, 930.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.80 um
  inst (mult_43_C81/U874) with max move: (236.8, 930) -> (237.6, 930)
  mean    (X+Y) =         0.80 um
Total instances moved : 14
*** cpu=0:00:01.0   mem=427.3M  mem(used)=0.0M***
*** Completed dpFixDRCViolation (0:00:28.3 427.3M)

End  of fixDrcViolation iteration 1.
*** Starting dpFixDRCViolation (427.3M)
*info: 22 clock nets excluded
*info: 2 special nets excluded.
*info: 420 no-driver nets excluded.
Start fixing design rules ... (0:00:00.0 427.3M)
Error in term wire loop with wire @ (833200 874500 1) of net FE_OFCN255_n3068
Error in term wire loop with wire @ (835600 874500 1) of net FE_OFCN255_n3068
Topological Sorting (CPU = 0:00:00.0, MEM = 428.2M, InitMEM = 428.2M)
Number of Loop : 0
Done fixing design rule (0:00:00.6 427.6M)

Summary:
2 buffers added on 2 nets (with 0 driver resized)

Density after buffering = 0.791390
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, post-route mode.
Finished Phase I. CPU Time = 0:00:01.1, Real Time = 0:00:01.0
move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 0 insts, mean move: 0.00 um, max move: 0.00 um
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:01.1   mem=427.6M  mem(used)=0.0M***
*** Completed dpFixDRCViolation (0:00:01.8 427.6M)

End  of fixDrcViolation iteration 2.
*info:
*info: Completed fixing DRV (CPU Time = 0:00:30, Mem = 427.61M).

------------------------------------------------------------
     Summary (cpu=0.50min real=0.50min mem=427.6M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -9.840  |
|           TNS (ns):|-296.174 |
|    Violating Paths:|   32    |
|          All Paths:|   548   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      7 (7)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 79.139%
------------------------------------------------------------
**optDesign ... cpu = 0:00:35, real = 0:00:36, mem = 427.6M **
*** Timing NOT met, worst failing slack is -9.840
*** Check timing (0:00:00.0)
*** Timing NOT met, worst failing slack is -9.840
*** Check timing (0:00:00.0)
Info: 22 clock nets excluded from IPO operation.

*** Start Post Route Setup Fixing (cpu=0:00:00.0 mem=427.6M) ***

Time Engine : CTE
SSTA Mode   : off
MMMC mode   : off
Incr. DC    : on
CTE SubNetWork Mode   : off
Up Size     : on
Down Size   : on
Resize FFs  : on
Add Buffer  : off
Del Buffer  : off
Pin Swap    : off
Add InvPair : off
LegalLoc GS : off
Speedup  GS : off
Crit. Range : 20%

density before = 79.139%
total 25241 net, 0 ipo_ignored
total 79353 term, 0 ipo_ignored
total 21385 comb inst, 21 fixed, 0 dont_touch, 0 no_footp
total 258 seq inst, 258 fixed, 0 dont_touch, 0 no_footp
total 23 footprint(s)
   0 footprint(s) with 0 cell(s)
  17 footprint(s) with 1 cell(s)
   4 footprint(s) with 2 cell(s)
   1 footprint(s) with 3 cell(s)
   1 footprint(s) with 4 cell(s)
   0 footprint(s) with 5 cell(s)
   0 footprint(s) with 6 cell(s)
   0 footprint(s) with 7 cell(s)
   0 footprint(s) with 8 cell(s)
   0 footprint(s) with 9 cell(s)
   0 footprint(s) with 10+ cell(s)


Estimated WNS = -9.840ns, TNS = -296.174ns (cpu=0:00:00.7 mem=435.1M)

Iter 0 ...

Collected 17083 nets for fixing
Evaluate 752(121) resize, Select 59 cand. (cpu=0:00:02.2 mem=435.4M)

Commit 27 cand, 14 upSize, 1 downSize, 12 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:02.2 mem=435.2M)

Calc. DC (cpu=0:00:02.2 mem=435.2M) ***

Estimated WNS = -8.915ns, TNS = -267.094ns (cpu=0:00:02.9 mem=435.2M)

Iter 1 ...

Collected 16933 nets for fixing
Evaluate 750(132) resize, Select 55 cand. (cpu=0:00:04.2 mem=435.3M)

Commit 36 cand, 12 upSize, 1 downSize, 23 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:04.2 mem=435.2M)

Calc. DC (cpu=0:00:04.2 mem=435.2M) ***

Estimated WNS = -8.376ns, TNS = -250.042ns (cpu=0:00:04.8 mem=435.2M)

Iter 2 ...

Collected 16895 nets for fixing
Evaluate 751(108) resize, Select 33 cand. (cpu=0:00:06.2 mem=435.3M)

Commit 10 cand, 4 upSize, 0 downSize, 6 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:06.2 mem=435.2M)

Calc. DC (cpu=0:00:06.2 mem=435.2M) ***

Estimated WNS = -8.277ns, TNS = -246.855ns (cpu=0:00:06.2 mem=435.2M)

Iter 3 ...

Collected 16882 nets for fixing
Evaluate 751(98) resize, Select 19 cand. (cpu=0:00:08.0 mem=435.4M)

Commit 11 cand, 4 upSize, 0 downSize, 7 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:08.0 mem=435.3M)

Calc. DC (cpu=0:00:08.0 mem=435.2M) ***

Estimated WNS = -8.079ns, TNS = -240.184ns (cpu=0:00:08.0 mem=435.2M)

Iter 4 ...

Collected 16739 nets for fixing
Evaluate 757(118) resize, Select 43 cand. (cpu=0:00:09.8 mem=435.4M)

Commit 15 cand, 10 upSize, 0 downSize, 5 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:09.8 mem=435.2M)

Calc. DC (cpu=0:00:09.8 mem=435.2M) ***

Estimated WNS = -8.047ns, TNS = -239.274ns (cpu=0:00:09.8 mem=435.2M)

Iter 5 ...

Collected 16722 nets for fixing
Evaluate 751(100) resize, Select 23 cand. (cpu=0:00:11.6 mem=435.4M)

Commit 11 cand, 6 upSize, 0 downSize, 5 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:11.6 mem=435.3M)

Calc. DC (cpu=0:00:11.6 mem=435.2M) ***

Estimated WNS = -7.916ns, TNS = -235.092ns (cpu=0:00:11.6 mem=435.2M)

Iter 6 ...

Collected 16661 nets for fixing
Evaluate 750(109) resize, Select 34 cand. (cpu=0:00:13.3 mem=435.4M)

Commit 8 cand, 4 upSize, 0 downSize, 4 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:13.3 mem=435.2M)

Calc. DC (cpu=0:00:13.3 mem=435.2M) ***

Estimated WNS = -7.860ns, TNS = -233.290ns (cpu=0:00:13.3 mem=435.2M)

Iter 7 ...

Collected 16621 nets for fixing
Evaluate 754(99) resize, Select 9 cand. (cpu=0:00:15.2 mem=435.4M)

Commit 5 cand, 2 upSize, 1 downSize, 2 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:15.2 mem=435.3M)

Calc. DC (cpu=0:00:15.2 mem=435.2M) ***

Estimated WNS = -7.838ns, TNS = -232.580ns (cpu=0:00:15.2 mem=435.2M)

Iter 8 ...

Collected 16596 nets for fixing
Evaluate 758(102) resize, Select 31 cand. (cpu=0:00:17.1 mem=435.4M)

Commit 4 cand, 4 upSize, 0 downSize, 0 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:17.1 mem=435.2M)

Calc. DC (cpu=0:00:17.1 mem=435.2M) ***

Estimated WNS = -7.785ns, TNS = -230.916ns (cpu=0:00:17.1 mem=435.2M)

Iter 9 ...

Collected 16545 nets for fixing
Evaluate 760(100) resize, Select 10 cand. (cpu=0:00:18.8 mem=435.4M)

Commit 5 cand, 2 upSize, 0 downSize, 3 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:18.8 mem=435.3M)

Calc. DC (cpu=0:00:18.8 mem=435.3M) ***

Estimated WNS = -7.756ns, TNS = -229.975ns (cpu=0:00:18.8 mem=435.3M)

Iter 10 ...

Collected 16530 nets for fixing
Evaluate 750(104) resize, Select 30 cand. (cpu=0:00:20.4 mem=435.4M)

Commit 3 cand, 3 upSize, 0 downSize, 0 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:20.4 mem=435.3M)

Calc. DC (cpu=0:00:20.4 mem=435.3M) ***

Estimated WNS = -7.662ns, TNS = -226.970ns (cpu=0:00:20.4 mem=435.3M)

Iter 11 ...

Collected 16504 nets for fixing
Evaluate 774(103) resize, Select 15 cand. (cpu=0:00:22.3 mem=435.4M)

Commit 4 cand, 4 upSize, 0 downSize, 0 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:22.3 mem=435.3M)

Calc. DC (cpu=0:00:22.3 mem=435.3M) ***

Estimated WNS = -7.644ns, TNS = -226.372ns (cpu=0:00:22.3 mem=435.3M)

Iter 12 ...

Collected 16501 nets for fixing
Evaluate 751(100) resize, Select 34 cand. (cpu=0:00:24.0 mem=435.4M)

Commit 4 cand, 4 upSize, 0 downSize, 0 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:24.0 mem=435.3M)

Calc. DC (cpu=0:00:24.0 mem=435.3M) ***

Estimated WNS = -7.627ns, TNS = -225.857ns (cpu=0:00:24.0 mem=435.3M)

Iter 13 ...

Collected 16493 nets for fixing
Evaluate 750(84) resize, Select 4 cand. (cpu=0:00:25.7 mem=435.4M)

Commit 1 cand, 1 upSize, 0 downSize, 0 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:25.7 mem=435.3M)

Calc. DC (cpu=0:00:25.7 mem=435.3M) ***

Estimated WNS = -7.627ns, TNS = -225.857ns (cpu=0:00:25.7 mem=435.3M)

Iter 14 ...

Collected 16493 nets for fixing
Evaluate 750(169) resize, Select 31 cand. (cpu=0:00:27.6 mem=435.4M)

Commit 1 cand, 1 upSize, 0 downSize, 0 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:27.6 mem=435.3M)

Calc. DC (cpu=0:00:27.6 mem=435.3M) ***

Estimated WNS = -7.627ns, TNS = -225.857ns (cpu=0:00:27.6 mem=435.3M)

Calc. DC (cpu=0:00:27.6 mem=435.3M) ***
*summary:    147 instances changed cell type
density after = 79.219%

*** Finish Post Route Setup Fixing (cpu=0:00:27.6 mem=427.6M) ***

Info: 22 clock nets excluded from IPO operation.

*** Start Post Route Setup Fixing (cpu=0:00:00.0 mem=427.6M) ***

Time Engine : CTE
SSTA Mode   : off
MMMC mode   : off
Incr. DC    : on
CTE SubNetWork Mode   : off
Up Size     : on
Down Size   : on
Resize FFs  : on
Add Buffer  : on
Del Buffer  : on
Pin Swap    : off
Add InvPair : off
LegalLoc GS : off
Speedup  GS : off
Crit. Range : 20%

density before = 79.219%
total 25241 net, 0 ipo_ignored
total 79353 term, 0 ipo_ignored
total 21385 comb inst, 21 fixed, 0 dont_touch, 0 no_footp
total 258 seq inst, 258 fixed, 0 dont_touch, 0 no_footp
total 23 footprint(s)
   0 footprint(s) with 0 cell(s)
  17 footprint(s) with 1 cell(s)
   4 footprint(s) with 2 cell(s)
   1 footprint(s) with 3 cell(s)
   1 footprint(s) with 4 cell(s)
   0 footprint(s) with 5 cell(s)
   0 footprint(s) with 6 cell(s)
   0 footprint(s) with 7 cell(s)
   0 footprint(s) with 8 cell(s)
   0 footprint(s) with 9 cell(s)
   0 footprint(s) with 10+ cell(s)

BUFFER FOOTPRINT (BUFX2) :
  BUFX2 BUFX4 CLKBUF1


Estimated WNS = -7.627ns, TNS = -225.857ns (cpu=0:00:00.0 mem=435.5M)

Iter 0 ...

Collected 16493 nets for fixing
Evaluate 750(84) resize, Select 28 cand. (cpu=0:00:02.2 mem=435.8M)
Evaluate 157(2893) addBuf, Select 52 cand. (cpu=0:00:11.6 mem=435.8M)
Evaluate 101(101) delBuf, Select 6 cand. (cpu=0:00:12.7 mem=435.8M)

Commit 31 cand, 0 upSize, 0 downSize, 0 sameSize, 25 addBuf, 6 delBuf, 0 pinSwap (cpu=0:00:12.7 mem=436.3M)

Calc. DC (cpu=0:00:12.7 mem=436.3M) ***

Estimated WNS = -7.324ns, TNS = -213.745ns (cpu=0:00:12.7 mem=436.3M)

Iter 1 ...

Collected 16433 nets for fixing
Evaluate 783(139) resize, Select 29 cand. (cpu=0:00:14.8 mem=436.4M)
Evaluate 167(1136) addBuf, Select 30 cand. (cpu=0:00:18.6 mem=436.5M)
Evaluate 101(101) delBuf, Select 4 cand. (cpu=0:00:18.6 mem=436.5M)

Commit 30 cand, 3 upSize, 0 downSize, 9 sameSize, 15 addBuf, 3 delBuf, 0 pinSwap (cpu=0:00:18.6 mem=436.7M)

Calc. DC (cpu=0:00:18.6 mem=436.7M) ***

Estimated WNS = -6.829ns, TNS = -205.370ns (cpu=0:00:20.3 mem=436.7M)

Iter 2 ...

Collected 16330 nets for fixing
Evaluate 754(132) resize, Select 42 cand. (cpu=0:00:21.6 mem=436.7M)
Evaluate 164(2165) addBuf, Select 47 cand. (cpu=0:00:26.7 mem=436.8M)
Evaluate 101(101) delBuf, Select 2 cand. (cpu=0:00:26.7 mem=436.8M)

Commit 26 cand, 3 upSize, 1 downSize, 4 sameSize, 17 addBuf, 1 delBuf, 0 pinSwap (cpu=0:00:26.7 mem=437.1M)

Calc. DC (cpu=0:00:26.7 mem=437.1M) ***

Estimated WNS = -6.378ns, TNS = -190.457ns (cpu=0:00:28.3 mem=437.1M)

Iter 3 ...

Collected 16231 nets for fixing
Evaluate 753(137) resize, Select 38 cand. (cpu=0:00:29.9 mem=437.2M)
Evaluate 169(1213) addBuf, Select 37 cand. (cpu=0:00:34.9 mem=437.2M)
Evaluate 101(101) delBuf, Select 3 cand. (cpu=0:00:34.9 mem=437.2M)

Commit 34 cand, 5 upSize, 1 downSize, 8 sameSize, 18 addBuf, 2 delBuf, 0 pinSwap (cpu=0:00:34.9 mem=437.5M)

Calc. DC (cpu=0:00:34.9 mem=437.5M) ***

Estimated WNS = -6.076ns, TNS = -182.063ns (cpu=0:00:36.4 mem=437.5M)

Iter 4 ...

Collected 16104 nets for fixing
Evaluate 754(107) resize, Select 44 cand. (cpu=0:00:36.4 mem=437.6M)
Evaluate 159(2418) addBuf, Select 43 cand. (cpu=0:00:43.5 mem=437.7M)
Evaluate 101(101) delBuf, Select 5 cand. (cpu=0:00:43.5 mem=437.7M)

Commit 35 cand, 4 upSize, 0 downSize, 9 sameSize, 19 addBuf, 3 delBuf, 0 pinSwap (cpu=0:00:43.5 mem=437.9M)

Calc. DC (cpu=0:00:43.5 mem=437.9M) ***

Estimated WNS = -5.982ns, TNS = -176.943ns (cpu=0:00:43.5 mem=437.9M)

Iter 5 ...

Collected 16056 nets for fixing
Evaluate 750(144) resize, Select 30 cand. (cpu=0:00:46.2 mem=438.0M)
Evaluate 172(920) addBuf, Select 31 cand. (cpu=0:00:49.0 mem=438.0M)
Evaluate 101(101) delBuf, Select 3 cand. (cpu=0:00:49.0 mem=438.0M)

Commit 31 cand, 6 upSize, 3 downSize, 6 sameSize, 14 addBuf, 2 delBuf, 0 pinSwap (cpu=0:00:49.0 mem=438.3M)

Calc. DC (cpu=0:00:49.0 mem=438.3M) ***

Estimated WNS = -5.715ns, TNS = -169.257ns (cpu=0:00:49.0 mem=438.3M)

Iter 6 ...

Collected 15957 nets for fixing
Evaluate 752(128) resize, Select 48 cand. (cpu=0:00:51.5 mem=438.4M)
Evaluate 172(2035) addBuf, Select 37 cand. (cpu=0:00:54.6 mem=438.4M)
Evaluate 101(101) delBuf, Select 2 cand. (cpu=0:00:54.6 mem=438.4M)

Commit 26 cand, 3 upSize, 0 downSize, 3 sameSize, 20 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:54.6 mem=438.6M)

Calc. DC (cpu=0:00:54.6 mem=438.7M) ***

Estimated WNS = -5.592ns, TNS = -167.253ns (cpu=0:00:54.6 mem=438.7M)

Iter 7 ...

Collected 15925 nets for fixing
Evaluate 750(139) resize, Select 32 cand. (cpu=0:00:57.2 mem=438.8M)
Evaluate 162(1115) addBuf, Select 33 cand. (cpu=0:01:01 mem=438.8M)
Evaluate 101(101) delBuf, Select 4 cand. (cpu=0:01:01 mem=438.8M)

Commit 34 cand, 3 upSize, 4 downSize, 11 sameSize, 14 addBuf, 2 delBuf, 0 pinSwap (cpu=0:01:01 mem=439.1M)

Calc. DC (cpu=0:01:01 mem=439.1M) ***

Estimated WNS = -5.338ns, TNS = -156.484ns (cpu=0:01:01 mem=439.1M)

Iter 8 ...

Collected 15875 nets for fixing
Evaluate 752(122) resize, Select 30 cand. (cpu=0:01:04 mem=439.2M)
Evaluate 177(2003) addBuf, Select 36 cand. (cpu=0:01:07 mem=439.2M)
Evaluate 101(101) delBuf, Select 3 cand. (cpu=0:01:07 mem=439.2M)

Commit 27 cand, 2 upSize, 3 downSize, 1 sameSize, 20 addBuf, 1 delBuf, 0 pinSwap (cpu=0:01:07 mem=439.5M)

Calc. DC (cpu=0:01:07 mem=439.5M) ***

Estimated WNS = -5.289ns, TNS = -153.968ns (cpu=0:01:07 mem=439.5M)

Iter 9 ...

Collected 15889 nets for fixing
Evaluate 753(168) resize, Select 36 cand. (cpu=0:01:10 mem=439.6M)
Evaluate 170(775) addBuf, Select 16 cand. (cpu=0:01:12 mem=439.6M)
Evaluate 103(103) delBuf, Select 4 cand. (cpu=0:01:12 mem=439.6M)

Commit 25 cand, 2 upSize, 2 downSize, 10 sameSize, 9 addBuf, 2 delBuf, 0 pinSwap (cpu=0:01:12 mem=439.7M)

Calc. DC (cpu=0:01:12 mem=439.8M) ***

Estimated WNS = -5.128ns, TNS = -150.634ns (cpu=0:01:12 mem=439.8M)

Iter 10 ...

Collected 15827 nets for fixing
Evaluate 759(165) resize, Select 53 cand. (cpu=0:01:15 mem=439.8M)
Evaluate 170(2184) addBuf, Select 34 cand. (cpu=0:01:20 mem=439.9M)
Evaluate 101(101) delBuf, Select 4 cand. (cpu=0:01:20 mem=439.9M)

Commit 30 cand, 5 upSize, 4 downSize, 4 sameSize, 16 addBuf, 1 delBuf, 0 pinSwap (cpu=0:01:20 mem=440.0M)

Calc. DC (cpu=0:01:20 mem=440.0M) ***

Estimated WNS = -4.994ns, TNS = -148.756ns (cpu=0:01:20 mem=440.0M)

Iter 11 ...

Collected 15821 nets for fixing
Evaluate 750(141) resize, Select 31 cand. (cpu=0:01:23 mem=440.1M)
Evaluate 172(801) addBuf, Select 23 cand. (cpu=0:01:25 mem=440.1M)
Evaluate 101(101) delBuf, Select 3 cand. (cpu=0:01:25 mem=440.1M)

Commit 24 cand, 2 upSize, 2 downSize, 6 sameSize, 12 addBuf, 2 delBuf, 0 pinSwap (cpu=0:01:25 mem=440.3M)

Calc. DC (cpu=0:01:25 mem=440.3M) ***

Estimated WNS = -4.901ns, TNS = -145.781ns (cpu=0:01:25 mem=440.3M)

Iter 12 ...

Collected 15814 nets for fixing
Evaluate 762(146) resize, Select 51 cand. (cpu=0:01:28 mem=440.4M)
Evaluate 173(2025) addBuf, Select 25 cand. (cpu=0:01:33 mem=440.5M)
Evaluate 101(101) delBuf, Select 3 cand. (cpu=0:01:33 mem=440.5M)

Commit 20 cand, 4 upSize, 1 downSize, 2 sameSize, 11 addBuf, 2 delBuf, 0 pinSwap (cpu=0:01:33 mem=440.6M)

Calc. DC (cpu=0:01:33 mem=440.6M) ***

Estimated WNS = -4.705ns, TNS = -140.562ns (cpu=0:01:33 mem=440.6M)

Iter 13 ...

Collected 15777 nets for fixing
Evaluate 751(127) resize, Select 32 cand. (cpu=0:01:36 mem=440.7M)
Evaluate 164(916) addBuf, Select 19 cand. (cpu=0:01:39 mem=440.7M)
Evaluate 101(101) delBuf, Select 8 cand. (cpu=0:01:39 mem=440.7M)

Commit 27 cand, 5 upSize, 2 downSize, 7 sameSize, 7 addBuf, 6 delBuf, 0 pinSwap (cpu=0:01:39 mem=440.8M)

Calc. DC (cpu=0:01:39 mem=440.9M) ***

Estimated WNS = -4.660ns, TNS = -137.136ns (cpu=0:01:39 mem=440.9M)

Iter 14 ...

Collected 15762 nets for fixing
Evaluate 751(136) resize, Select 36 cand. (cpu=0:01:41 mem=440.9M)
Evaluate 177(2020) addBuf, Select 19 cand. (cpu=0:01:47 mem=441.0M)
Evaluate 101(101) delBuf, Select 4 cand. (cpu=0:01:47 mem=441.0M)

Commit 17 cand, 2 upSize, 0 downSize, 2 sameSize, 10 addBuf, 3 delBuf, 0 pinSwap (cpu=0:01:47 mem=441.1M)

Calc. DC (cpu=0:01:47 mem=441.1M) ***

Estimated WNS = -4.552ns, TNS = -133.878ns (cpu=0:01:47 mem=441.1M)
*summary:    154 instances changed cell type
density after = 79.634%

*** Finish Post Route Setup Fixing (cpu=0:01:47 mem=439.7M) ***

*** Timing NOT met, worst failing slack is -4.552
*** Check timing (0:00:00.0)
Info: 22 clock nets excluded from IPO operation.

*** Start Post Route Setup Fixing (cpu=0:00:00.0 mem=439.7M) ***

Time Engine : CTE
SSTA Mode   : off
MMMC mode   : off
Incr. DC    : on
CTE SubNetWork Mode   : off
Up Size     : on
Down Size   : on
Resize FFs  : on
Add Buffer  : off
Del Buffer  : off
Pin Swap    : off
Add InvPair : off
LegalLoc GS : off
Speedup  GS : off
Crit. Range : 20%

density before = 79.634%
total 25432 net, 0 ipo_ignored
total 79735 term, 0 ipo_ignored
total 21576 comb inst, 21 fixed, 0 dont_touch, 0 no_footp
total 258 seq inst, 258 fixed, 0 dont_touch, 0 no_footp
total 23 footprint(s)
   0 footprint(s) with 0 cell(s)
  17 footprint(s) with 1 cell(s)
   4 footprint(s) with 2 cell(s)
   1 footprint(s) with 3 cell(s)
   1 footprint(s) with 4 cell(s)
   0 footprint(s) with 5 cell(s)
   0 footprint(s) with 6 cell(s)
   0 footprint(s) with 7 cell(s)
   0 footprint(s) with 8 cell(s)
   0 footprint(s) with 9 cell(s)
   0 footprint(s) with 10+ cell(s)


Estimated WNS = -4.552ns, TNS = -133.878ns (cpu=0:00:00.0 mem=439.7M)

Iter 0 ...

Collected 15739 nets for fixing
Evaluate 761(123) resize, Select 46 cand. (cpu=0:00:02.9 mem=439.7M)

Commit 6 cand, 2 upSize, 0 downSize, 4 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:02.9 mem=439.7M)

Calc. DC (cpu=0:00:02.9 mem=439.7M) ***

Estimated WNS = -4.515ns, TNS = -132.854ns (cpu=0:00:02.9 mem=439.7M)

Iter 1 ...

Collected 15732 nets for fixing
Evaluate 756(116) resize, Select 24 cand. (cpu=0:00:02.9 mem=439.7M)

Commit 11 cand, 1 upSize, 1 downSize, 9 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:02.9 mem=439.7M)

Calc. DC (cpu=0:00:02.9 mem=439.7M) ***

Estimated WNS = -4.468ns, TNS = -131.889ns (cpu=0:00:05.2 mem=439.7M)

Iter 2 ...

Collected 15723 nets for fixing
Evaluate 750(134) resize, Select 50 cand. (cpu=0:00:05.2 mem=439.7M)

Commit 4 cand, 4 upSize, 0 downSize, 0 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:05.2 mem=439.7M)

Calc. DC (cpu=0:00:05.2 mem=439.7M) ***

Estimated WNS = -4.464ns, TNS = -131.621ns (cpu=0:00:05.2 mem=439.7M)

Iter 3 ...

Collected 15722 nets for fixing
Evaluate 752(117) resize, Select 16 cand. (cpu=0:00:08.5 mem=439.7M)

Commit 3 cand, 0 upSize, 0 downSize, 3 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:08.5 mem=439.7M)

Calc. DC (cpu=0:00:08.5 mem=439.7M) ***

Estimated WNS = -4.452ns, TNS = -131.668ns (cpu=0:00:08.5 mem=439.7M)

Iter 4 ...

Collected 15722 nets for fixing
Evaluate 754(109) resize, Select 46 cand. (cpu=0:00:08.5 mem=439.7M)

Commit 2 cand, 1 upSize, 0 downSize, 1 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:08.5 mem=439.7M)

Calc. DC (cpu=0:00:08.5 mem=439.7M) ***

Estimated WNS = -4.448ns, TNS = -131.661ns (cpu=0:00:08.5 mem=439.7M)

Iter 5 ...

Collected 15722 nets for fixing
Evaluate 750(134) resize, Select 14 cand. (cpu=0:00:11.8 mem=439.7M)

Commit 1 cand, 0 upSize, 0 downSize, 1 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:11.8 mem=439.7M)

Calc. DC (cpu=0:00:11.8 mem=439.7M) ***

Estimated WNS = -4.445ns, TNS = -131.601ns (cpu=0:00:11.8 mem=439.7M)

Iter 6 ...

Collected 15722 nets for fixing
Evaluate 760(114) resize, Select 48 cand. (cpu=0:00:11.8 mem=439.7M)

Commit 0 cand, 0 upSize, 0 downSize, 0 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:11.8 mem=439.7M)

Calc. DC (cpu=0:00:11.8 mem=439.7M) ***

Estimated WNS = -4.445ns, TNS = -131.601ns (cpu=0:00:11.8 mem=439.7M)

Calc. DC (cpu=0:00:11.8 mem=439.7M) ***
*summary:     27 instances changed cell type
density after = 79.640%

*** Finish Post Route Setup Fixing (cpu=0:00:11.8 mem=439.7M) ***

Info: 22 clock nets excluded from IPO operation.

*** Start Post Route Setup Fixing (cpu=0:00:00.0 mem=439.7M) ***

Time Engine : CTE
SSTA Mode   : off
MMMC mode   : off
Incr. DC    : on
CTE SubNetWork Mode   : off
Up Size     : on
Down Size   : on
Resize FFs  : on
Add Buffer  : on
Del Buffer  : on
Pin Swap    : off
Add InvPair : off
LegalLoc GS : off
Speedup  GS : off
Crit. Range : 20%

density before = 79.640%
total 25432 net, 0 ipo_ignored
total 79735 term, 0 ipo_ignored
total 21576 comb inst, 21 fixed, 0 dont_touch, 0 no_footp
total 258 seq inst, 258 fixed, 0 dont_touch, 0 no_footp
total 23 footprint(s)
   0 footprint(s) with 0 cell(s)
  17 footprint(s) with 1 cell(s)
   4 footprint(s) with 2 cell(s)
   1 footprint(s) with 3 cell(s)
   1 footprint(s) with 4 cell(s)
   0 footprint(s) with 5 cell(s)
   0 footprint(s) with 6 cell(s)
   0 footprint(s) with 7 cell(s)
   0 footprint(s) with 8 cell(s)
   0 footprint(s) with 9 cell(s)
   0 footprint(s) with 10+ cell(s)

BUFFER FOOTPRINT (BUFX2) :
  BUFX2 BUFX4 CLKBUF1


Estimated WNS = -4.445ns, TNS = -131.601ns (cpu=0:00:02.6 mem=439.7M)

Iter 0 ...

Collected 15722 nets for fixing
Evaluate 760(114) resize, Select 48 cand. (cpu=0:00:02.6 mem=439.7M)
Evaluate 170(1662) addBuf, Select 13 cand. (cpu=0:00:06.5 mem=439.7M)
Evaluate 101(101) delBuf, Select 6 cand. (cpu=0:00:06.5 mem=439.7M)

Commit 14 cand, 0 upSize, 0 downSize, 0 sameSize, 9 addBuf, 5 delBuf, 0 pinSwap (cpu=0:00:06.5 mem=439.7M)

Calc. DC (cpu=0:00:06.5 mem=439.7M) ***

Estimated WNS = -4.410ns, TNS = -130.907ns (cpu=0:00:06.5 mem=439.7M)

Iter 1 ...

Collected 15708 nets for fixing
Evaluate 756(135) resize, Select 22 cand. (cpu=0:00:06.5 mem=439.7M)
Evaluate 173(694) addBuf, Select 16 cand. (cpu=0:00:10.4 mem=439.7M)
Evaluate 101(101) delBuf, Select 1 cand. (cpu=0:00:10.4 mem=439.7M)

Commit 19 cand, 3 upSize, 1 downSize, 5 sameSize, 9 addBuf, 1 delBuf, 0 pinSwap (cpu=0:00:10.4 mem=439.7M)

Calc. DC (cpu=0:00:10.4 mem=439.7M) ***

Estimated WNS = -4.392ns, TNS = -129.645ns (cpu=0:00:10.4 mem=439.7M)

Iter 2 ...

Collected 15702 nets for fixing
Evaluate 750(144) resize, Select 46 cand. (cpu=0:00:10.4 mem=439.7M)
Evaluate 176(1426) addBuf, Select 9 cand. (cpu=0:00:15.1 mem=439.7M)
Evaluate 101(101) delBuf, Select 0 cand. (cpu=0:00:15.1 mem=439.7M)

Commit 10 cand, 3 upSize, 0 downSize, 1 sameSize, 6 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:15.1 mem=439.7M)

Calc. DC (cpu=0:00:15.1 mem=439.7M) ***

Estimated WNS = -4.283ns, TNS = -127.848ns (cpu=0:00:15.1 mem=439.7M)

Iter 3 ...

Collected 15687 nets for fixing
Evaluate 763(122) resize, Select 23 cand. (cpu=0:00:15.1 mem=439.7M)
Evaluate 170(563) addBuf, Select 6 cand. (cpu=0:00:18.2 mem=439.7M)
Evaluate 101(101) delBuf, Select 1 cand. (cpu=0:00:18.2 mem=439.7M)

Commit 15 cand, 2 upSize, 2 downSize, 7 sameSize, 3 addBuf, 1 delBuf, 0 pinSwap (cpu=0:00:18.2 mem=439.7M)

Calc. DC (cpu=0:00:18.2 mem=439.7M) ***

Estimated WNS = -4.238ns, TNS = -125.769ns (cpu=0:00:18.2 mem=439.7M)

Iter 4 ...

Collected 15674 nets for fixing
Evaluate 759(156) resize, Select 45 cand. (cpu=0:00:18.2 mem=439.7M)
Evaluate 181(1604) addBuf, Select 19 cand. (cpu=0:00:22.6 mem=439.7M)
Evaluate 101(101) delBuf, Select 2 cand. (cpu=0:00:22.6 mem=439.7M)

Commit 21 cand, 4 upSize, 0 downSize, 3 sameSize, 12 addBuf, 2 delBuf, 0 pinSwap (cpu=0:00:22.6 mem=439.7M)

Calc. DC (cpu=0:00:22.6 mem=439.7M) ***

Estimated WNS = -4.177ns, TNS = -123.329ns (cpu=0:00:22.6 mem=439.7M)

Iter 5 ...

Collected 15688 nets for fixing
Evaluate 758(127) resize, Select 18 cand. (cpu=0:00:22.6 mem=439.7M)
Evaluate 174(647) addBuf, Select 8 cand. (cpu=0:00:26.2 mem=439.7M)
Evaluate 101(101) delBuf, Select 2 cand. (cpu=0:00:26.2 mem=439.7M)

Commit 14 cand, 1 upSize, 2 downSize, 5 sameSize, 4 addBuf, 2 delBuf, 0 pinSwap (cpu=0:00:26.2 mem=439.7M)

Calc. DC (cpu=0:00:26.2 mem=439.7M) ***

Estimated WNS = -4.112ns, TNS = -121.596ns (cpu=0:00:26.2 mem=439.7M)

Iter 6 ...

Collected 15665 nets for fixing
Evaluate 750(121) resize, Select 40 cand. (cpu=0:00:26.2 mem=439.7M)
Evaluate 171(1321) addBuf, Select 3 cand. (cpu=0:00:29.8 mem=439.7M)
Evaluate 101(101) delBuf, Select 2 cand. (cpu=0:00:29.8 mem=439.7M)

Commit 6 cand, 0 upSize, 0 downSize, 1 sameSize, 3 addBuf, 2 delBuf, 0 pinSwap (cpu=0:00:29.8 mem=439.7M)

Calc. DC (cpu=0:00:29.8 mem=439.7M) ***

Estimated WNS = -4.093ns, TNS = -120.982ns (cpu=0:00:29.8 mem=439.7M)

Iter 7 ...

Collected 15662 nets for fixing
Evaluate 784(137) resize, Select 11 cand. (cpu=0:00:29.8 mem=439.7M)
Evaluate 171(587) addBuf, Select 5 cand. (cpu=0:00:32.8 mem=439.7M)
Evaluate 101(101) delBuf, Select 0 cand. (cpu=0:00:32.8 mem=439.7M)

Commit 8 cand, 1 upSize, 1 downSize, 2 sameSize, 4 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:32.8 mem=439.7M)

Calc. DC (cpu=0:00:32.8 mem=439.7M) ***

Estimated WNS = -4.082ns, TNS = -120.630ns (cpu=0:00:32.8 mem=439.7M)

Iter 8 ...

Collected 15665 nets for fixing
Evaluate 756(127) resize, Select 47 cand. (cpu=0:00:32.8 mem=439.7M)
Evaluate 174(1335) addBuf, Select 2 cand. (cpu=0:00:36.1 mem=439.7M)
Evaluate 103(103) delBuf, Select 0 cand. (cpu=0:00:36.1 mem=439.7M)

Commit 3 cand, 1 upSize, 0 downSize, 0 sameSize, 2 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:36.1 mem=439.7M)

Calc. DC (cpu=0:00:36.1 mem=439.7M) ***

Estimated WNS = -4.074ns, TNS = -120.393ns (cpu=0:00:36.1 mem=439.7M)

Iter 9 ...

Collected 15661 nets for fixing
Evaluate 753(131) resize, Select 10 cand. (cpu=0:00:36.1 mem=439.7M)
Evaluate 174(499) addBuf, Select 0 cand. (cpu=0:00:36.1 mem=439.7M)
Evaluate 102(102) delBuf, Select 1 cand. (cpu=0:00:39.1 mem=439.7M)

Commit 1 cand, 0 upSize, 0 downSize, 0 sameSize, 0 addBuf, 1 delBuf, 0 pinSwap (cpu=0:00:39.1 mem=439.7M)

Calc. DC (cpu=0:00:39.1 mem=439.7M) ***

Estimated WNS = -4.056ns, TNS = -119.834ns (cpu=0:00:39.1 mem=439.7M)

Iter 10 ...

Collected 15668 nets for fixing
Evaluate 756(140) resize, Select 51 cand. (cpu=0:00:39.1 mem=439.7M)
Evaluate 177(1558) addBuf, Select 6 cand. (cpu=0:00:42.8 mem=439.7M)
Evaluate 101(101) delBuf, Select 1 cand. (cpu=0:00:42.8 mem=439.7M)

Commit 5 cand, 1 upSize, 0 downSize, 0 sameSize, 3 addBuf, 1 delBuf, 0 pinSwap (cpu=0:00:42.8 mem=439.7M)

Calc. DC (cpu=0:00:42.8 mem=439.7M) ***

Estimated WNS = -4.033ns, TNS = -119.539ns (cpu=0:00:42.8 mem=439.7M)

Iter 11 ...

Collected 15670 nets for fixing
Evaluate 770(148) resize, Select 17 cand. (cpu=0:00:42.8 mem=439.7M)
Evaluate 171(549) addBuf, Select 3 cand. (cpu=0:00:45.8 mem=439.7M)
Evaluate 101(101) delBuf, Select 0 cand. (cpu=0:00:45.8 mem=439.7M)

Commit 8 cand, 3 upSize, 2 downSize, 1 sameSize, 2 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:45.8 mem=439.7M)

Calc. DC (cpu=0:00:45.8 mem=439.7M) ***

Estimated WNS = -4.010ns, TNS = -119.489ns (cpu=0:00:45.8 mem=439.7M)

Iter 12 ...

Collected 15662 nets for fixing
Evaluate 754(108) resize, Select 41 cand. (cpu=0:00:45.8 mem=439.7M)
Evaluate 164(1659) addBuf, Select 18 cand. (cpu=0:00:50.5 mem=439.7M)
Evaluate 101(101) delBuf, Select 1 cand. (cpu=0:00:50.5 mem=439.7M)

Commit 15 cand, 4 upSize, 1 downSize, 2 sameSize, 7 addBuf, 1 delBuf, 0 pinSwap (cpu=0:00:50.5 mem=439.7M)

Calc. DC (cpu=0:00:50.5 mem=439.7M) ***

Estimated WNS = -3.979ns, TNS = -117.672ns (cpu=0:00:50.5 mem=439.7M)

Iter 13 ...

Collected 15650 nets for fixing
Evaluate 750(107) resize, Select 10 cand. (cpu=0:00:50.5 mem=439.7M)
Evaluate 170(492) addBuf, Select 2 cand. (cpu=0:00:50.5 mem=439.7M)
Evaluate 101(101) delBuf, Select 1 cand. (cpu=0:00:53.5 mem=439.7M)

Commit 3 cand, 0 upSize, 1 downSize, 0 sameSize, 1 addBuf, 1 delBuf, 0 pinSwap (cpu=0:00:53.5 mem=439.7M)

Calc. DC (cpu=0:00:53.5 mem=439.7M) ***

Estimated WNS = -3.967ns, TNS = -117.507ns (cpu=0:00:53.5 mem=439.7M)

Iter 14 ...

Collected 15648 nets for fixing
Evaluate 750(107) resize, Select 37 cand. (cpu=0:00:53.5 mem=439.7M)
Evaluate 170(1286) addBuf, Select 1 cand. (cpu=0:00:56.6 mem=439.7M)
Evaluate 101(101) delBuf, Select 1 cand. (cpu=0:00:56.6 mem=439.7M)

Commit 3 cand, 1 upSize, 0 downSize, 0 sameSize, 1 addBuf, 1 delBuf, 0 pinSwap (cpu=0:00:56.6 mem=439.7M)

Calc. DC (cpu=0:00:56.6 mem=439.7M) ***

Estimated WNS = -3.957ns, TNS = -117.302ns (cpu=0:00:56.6 mem=439.7M)
*summary:     61 instances changed cell type
density after = 79.752%

*** Finish Post Route Setup Fixing (cpu=0:00:56.6 mem=439.7M) ***

*** Timing NOT met, worst failing slack is -3.957
*** Check timing (0:00:00.0)
Starting refinePlace ...
  Spread Effort: high, post-route mode.
Finished Phase I. CPU Time = 0:00:00.0, Real Time = 0:00:01.0
move report: preRPlace moves 421 insts, mean move: 1.52 um, max move: 20.40 um
	max move on inst (U2438): (808.00, 570.00) --> (797.60, 560.00)
move report: rPlace moves 23 insts, mean move: 5.53 um, max move: 26.40 um
	max move on inst (mult_43_C80/U1565): (224.80, 510.00) --> (218.40, 530.00)
move report: overall moves 426 insts, mean move: 1.76 um, max move: 27.20 um
	max move on inst (mult_43_C80/U1565): (225.60, 510.00) --> (218.40, 530.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        27.20 um
  inst (mult_43_C80/U1565) with max move: (225.6, 510) -> (218.4, 530)
  mean    (X+Y) =         1.76 um
Total instances flipped for legalization: 1
Total instances moved : 426
*** cpu=0:00:00.0   mem=439.7M  mem(used)=0.0M***
Total net length = 1.377e+06 (6.687e+05 7.083e+05) (ext = 2.297e+04)
default core: bins with density >  0.75 = 72.2 % ( 122 / 169 )

------------------------------------------------------------
     Summary (cpu=3.38min real=3.37min mem=439.7M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -3.957  |
|           TNS (ns):|-117.302 |
|    Violating Paths:|   32    |
|          All Paths:|   548   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      7 (7)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 79.752%
------------------------------------------------------------
**optDesign ... cpu = 0:03:58, real = 0:03:58, mem = 439.7M **
*** Timing NOT met, worst failing slack is -3.957
*** Check timing (0:00:02.9)
setClockDomains -fromType register -toType register 
**WARN: (ENCCTE-318):	Paths not in the reg2reg domain will be added 1000ns slack adjustment
*** Timing NOT met, worst failing slack is -3.957
*** Check timing (0:00:00.0)
-routeWithEco false                      # bool, default=false
-routeWithEco true                       # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false
-routeWithTimingDriven false             # bool, default=false, user setting
-routeWithSiDriven false                 # bool, default=false, user setting
-drouteStartIteration 0                  # int, default=0, user setting
-drouteStartIteration 0                  # int, default=0

globalDetailRoute

#Start globalDetailRoute on Thu Mar  5 15:51:12 2015
#
#WARNING (NRDB-2005) SPECIAL_NET vdd has special wires but no definition for instance-pin connection. This will cause routability problems later.
#WARNING (NRDB-2005) SPECIAL_NET gnd has special wires but no definition for instance-pin connection. This will cause routability problems later.
#WARNING (NRDB-976) The step 1.200000 for preferred direction tracks is smaller than the pitch 1.600000 for LAYER metal6. This will cause routability problems for NanoRoute.
#NanoRoute Version v09.14-s029 NR110207-1105/USR65-UB
#Loading the last recorded routing design signature
#Created 516 NETS and 0 SPECIALNETS new signatures
#Summary of the placement changes since last routing:
#  Number of instances added (including moved) = 880
#  Number of instances deleted (including moved) = 379
#  Number of instances resized = 217
#  Number of instances with different orientation = 1
#  Number of instances with pin swaps = 8
#  Total number of placement changes (moved instances are counted twice) = 1477
#WARNING (NREX-28) The height of the first routing layer metal1 is 0.000000. It should be larger than 0.000000
#WARNING (NREX-29) The metal thickness of routing layer metal1 is 0.000000. It should be larger than 0.0. Add this to the technology information for better accuracy.
#WARNING (NREX-30) Please also check the height and metal thickness values for the routing layers heigher than routing layer metal1
#WARNING (NREX-4) No Extended Cap Table was imported. Not enough process information was provided either and default Extended Cap Table database will be used.
#Merging special wires...
#WARNING (NRDB-1005) Can not establish connection to PIN Y at (1060.450 325.000) on metal1 for NET FE_OFCN0_a1_31_. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Y at (728.450 1005.000) on metal1 for NET FE_OFCN106_N819. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Y at (709.200 905.000) on metal1 for NET FE_OFCN111_N825. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A at (465.200 94.300) on metal1 for NET FE_OFCN117_N805. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Y at (788.450 475.000) on metal1 for NET FE_OFCN117_N805. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A at (395.600 165.700) on metal1 for NET FE_OFCN119_N807. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Y at (743.650 505.000) on metal1 for NET FE_OFCN119_N807. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Y at (769.250 985.000) on metal1 for NET FE_OFCN121_N809. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Y at (738.800 895.000) on metal1 for NET FE_OFCN124_N811. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A at (256.400 547.700) on metal1 for NET FE_OFCN127_n2092. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN B at (128.400 445.300) on metal1 for NET FE_OFCN127_n2092. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A at (377.200 626.700) on metal1 for NET FE_OFCN127_n2092. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Y at (379.650 615.000) on metal1 for NET FE_OFCN127_n2092. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A at (230.800 187.700) on metal1 for NET FE_OFCN129_N740. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Y at (291.650 205.000) on metal1 for NET FE_OFCN129_N740. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Y at (382.850 445.000) on metal1 for NET FE_OFCN134_N746. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Y at (312.450 165.000) on metal1 for NET FE_OFCN138_N738. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A at (368.400 166.700) on metal1 for NET FE_OFCN142_n2393. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Y at (353.250 365.000) on metal1 for NET FE_OFCN142_n2393. The NET is considered partially routed.
#WARNING (NRDB-1005 Repeated 20 times. Will be suppressed.) Can not establish connection to PIN A at (378.800 454.300) on metal1 for NET FE_OFCN144_N752. The NET is considered partially routed.
#WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRDB-874) Some WIRE segments on routed NET N1505 are dangling and deleted.
#WARNING (NRDB-874) Some WIRE segments on routed NET N1607 are dangling and deleted.
#WARNING (NRDB-874) Some WIRE segments on routed NET N966 are dangling and deleted.
#WARNING (NRDB-874) Some WIRE segments on routed NET mult_43_C82/n1112 are dangling and deleted.
#WARNING (NRDB-874) Some WIRE segments on routed NET mult_43_C82/n1236 are dangling and deleted.
#WARNING (NRDB-874) Some WIRE segments on routed NET mult_43_C82/n2143 are dangling and deleted.
#WARNING (NRDB-874) Some WIRE segments on routed NET mult_43_C82/n2276 are dangling and deleted.
#WARNING (NRDB-874) Some WIRE segments on routed NET mult_43_C82/n622 are dangling and deleted.
#WARNING (NRDB-874) Some WIRE segments on routed NET mult_43_C83/FE_OFCN190_n2790 are dangling and deleted.
#WARNING (NRDB-874) Some WIRE segments on routed NET mult_43_C83/n1207 are dangling and deleted.
#WARNING (NRDB-874) Some WIRE segments on routed NET mult_43_C84/n567 are dangling and deleted.
#WARNING (NRDB-874) Some WIRE segments on routed NET mult_43_C87/FE_OFCN247_n4555 are dangling and deleted.
#WARNING (NRDB-874) Some WIRE segments on routed NET n1874 are dangling and deleted.
#WARNING (NRDB-874) Some WIRE segments on routed NET n2018 are dangling and deleted.
#WARNING (NRDB-874) Some WIRE segments on routed NET n2091 are dangling and deleted.
#WARNING (NRDB-874) Some WIRE segments on routed NET n2209 are dangling and deleted.
#WARNING (NRDB-874) Some WIRE segments on routed NET n2211 are dangling and deleted.
#WARNING (NRDB-874) Some WIRE segments on routed NET n2213 are dangling and deleted.
#WARNING (NRDB-874) Some WIRE segments on routed NET n2360 are dangling and deleted.
#WARNING (NRDB-874 Repeated 20 times. Will be suppressed.) Some WIRE segments on routed NET n2503 are dangling and deleted.
#WARNING (EMS-27) Message (NRDB-874) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#2090 routed nets are extracted.
#    1796 (6.93%) extracted nets are partially routed.
#23391 routed nets are imported.
#21 (0.08%) nets are without wires.
#421 routed nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 25923.
#Number of eco nets is 1796
#
#Start data preparation...
#
#Data preparation is done on Thu Mar  5 15:51:13 2015
#
#Analyzing routing resource...
#Routing resource analysis is done on Thu Mar  5 15:51:14 2015
#
#  Resource Analysis:
#
#               Routing  #Total     %Gcell
#  Layer      Direction   Gcell     Blocked
#  ------------------------------------------
#  Metal 1        H       18088      80.38%
#  Metal 2        V       18088       4.52%
#  Metal 3        H       18088       0.00%
#  Metal 4        V       18088       0.00%
#  Metal 5        H       18088       0.00%
#  Metal 6        V       18088       0.00%
#  ------------------------------------------
#  Total                 108528      14.15%
#
#  22 nets (0.08%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 447.00 (Mb)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 447.00 (Mb)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 447.00 (Mb)
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
#     Layer         (1-2)         (3-5)         (6-7)        (8-10)   OverCon
#  --------------------------------------------------------------------------
#   Metal 1    521(6.62%)      7(0.09%)      0(0.00%)      0(0.00%)   (6.71%)
#   Metal 2   2482(14.4%)    659(3.81%)    160(0.93%)     26(0.15%)   (19.2%)
#   Metal 3   1139(6.30%)    290(1.60%)     43(0.24%)      2(0.01%)   (8.15%)
#   Metal 4     25(0.14%)      2(0.01%)      0(0.00%)      0(0.00%)   (0.15%)
#   Metal 5      8(0.04%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.04%)
#   Metal 6      2(0.01%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.01%)
#  --------------------------------------------------------------------------
#     Total   4177(4.28%)    958(0.98%)    203(0.21%)     28(0.03%)   (5.50%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 10
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 22
#Total wire length = 1674014 um.
#Total half perimeter of net bounding box = 1530063 um.
#Total wire length on LAYER metal1 = 39520 um.
#Total wire length on LAYER metal2 = 323030 um.
#Total wire length on LAYER metal3 = 506774 um.
#Total wire length on LAYER metal4 = 414959 um.
#Total wire length on LAYER metal5 = 279387 um.
#Total wire length on LAYER metal6 = 110344 um.
#Total number of vias = 201859
#Up-Via Summary (total 201859):
#           
#-----------------------
#  Metal 1        77924
#  Metal 2        77781
#  Metal 3        33500
#  Metal 4        10208
#  Metal 5         2446
#-----------------------
#                201859 
#
#Max overcon = 10 tracks.
#Total overcon = 5.50%.
#Worst layer Gcell overcon rate = 8.15%.
#Cpu time = 00:00:00
#Elapsed time = 00:00:01
#Increased memory = 8.00 (Mb)
#Total memory = 447.00 (Mb)
#Peak memory = 479.00 (Mb)
#
#Start Detail Routing.
#start initial detail routing ...
# ECO: 0.0% of the total area was rechecked for DRC, and 58.1% required routing.
#    number of violations = 398
#22.0% of the total area is being checked for drcs
#22.0% of the total area was checked
#    number of violations = 1433
#cpu time = 00:00:13, elapsed time = 00:00:11, memory = 447.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 38
#cpu time = 00:00:02, elapsed time = 00:00:03, memory = 447.00 (Mb)
#start 2nd optimization iteration ...
#    number of violations = 11
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 447.00 (Mb)
#start 3rd optimization iteration ...
#    number of violations = 8
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 447.00 (Mb)
#start 4th optimization iteration ...
#    number of violations = 6
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 447.00 (Mb)
#start 5th optimization iteration ...
#    number of violations = 7
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 447.00 (Mb)
#start 6th optimization iteration ...
#    number of violations = 4
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 447.00 (Mb)
#start 7th optimization iteration ...
#    number of violations = 6
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 447.00 (Mb)
#start 8th optimization iteration ...
#    number of violations = 5
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 447.00 (Mb)
#start 9th optimization iteration ...
#    number of violations = 5
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 447.00 (Mb)
#start 10th optimization iteration ...
#    number of violations = 5
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 447.00 (Mb)
#start 11th optimization iteration ...
#    number of violations = 6
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 447.00 (Mb)
#start 12th optimization iteration ...
#    number of violations = 5
#cpu time = 00:00:02, elapsed time = 00:00:00, memory = 447.00 (Mb)
#start 13th optimization iteration ...
#    number of violations = 5
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 447.00 (Mb)
#start 14th optimization iteration ...
#    number of violations = 5
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 447.00 (Mb)
#start 15th optimization iteration ...
#    number of violations = 5
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 447.00 (Mb)
#start 16th optimization iteration ...
#    number of violations = 5
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 447.00 (Mb)
#start 17th optimization iteration ...
#    number of violations = 4
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 447.00 (Mb)
#start 18th optimization iteration ...
#    number of violations = 5
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 447.00 (Mb)
#start 19th optimization iteration ...
#    number of violations = 4
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 447.00 (Mb)
#start 20th optimization iteration ...
#    number of violations = 4
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 447.00 (Mb)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 22
#Total wire length = 1674049 um.
#Total half perimeter of net bounding box = 1530063 um.
#Total wire length on LAYER metal1 = 38130 um.
#Total wire length on LAYER metal2 = 323992 um.
#Total wire length on LAYER metal3 = 507945 um.
#Total wire length on LAYER metal4 = 414015 um.
#Total wire length on LAYER metal5 = 279614 um.
#Total wire length on LAYER metal6 = 110352 um.
#Total number of vias = 203494
#Up-Via Summary (total 203494):
#           
#-----------------------
#  Metal 1        78358
#  Metal 2        78636
#  Metal 3        33725
#  Metal 4        10317
#  Metal 5         2458
#-----------------------
#                203494 
#
#Total number of DRC violations = 4
#Total number of violations on LAYER metal1 = 4
#Total number of violations on LAYER metal2 = 0
#Total number of violations on LAYER metal3 = 0
#Total number of violations on LAYER metal4 = 0
#Total number of violations on LAYER metal5 = 0
#Total number of violations on LAYER metal6 = 0
#Cpu time = 00:00:17
#Elapsed time = 00:00:17
#Increased memory = 0.00 (Mb)
#Total memory = 447.00 (Mb)
#Peak memory = 479.00 (Mb)
#
#Start Post Routing Optimization.
#start 1st post routing optimization iteration ...
#    number of DRC violations = 4
#cpu time = 00:00:04, elapsed time = 00:00:03, memory = 447.00 (Mb)
#start 2nd post routing optimization iteration ...
#    number of DRC violations = 4
#cpu time = 00:00:02, elapsed time = 00:00:03, memory = 447.00 (Mb)
#start 3rd post routing optimization iteration ...
#    number of DRC violations = 4
#cpu time = 00:00:02, elapsed time = 00:00:03, memory = 447.00 (Mb)
#Complete Post Routing Optimization.
#Cpu time = 00:00:08
#Elapsed time = 00:00:10
#Increased memory = 0.00 (Mb)
#Total memory = 447.00 (Mb)
#Peak memory = 479.00 (Mb)
#Total number of nets with non-default rule or having extra spacing = 22
#Total wire length = 1674049 um.
#Total half perimeter of net bounding box = 1530063 um.
#Total wire length on LAYER metal1 = 38130 um.
#Total wire length on LAYER metal2 = 323992 um.
#Total wire length on LAYER metal3 = 507945 um.
#Total wire length on LAYER metal4 = 414015 um.
#Total wire length on LAYER metal5 = 279614 um.
#Total wire length on LAYER metal6 = 110352 um.
#Total number of vias = 203494
#Up-Via Summary (total 203494):
#           
#-----------------------
#  Metal 1        78358
#  Metal 2        78636
#  Metal 3        33725
#  Metal 4        10317
#  Metal 5         2458
#-----------------------
#                203494 
#
#Total number of DRC violations = 4
#Total number of violations on LAYER metal1 = 4
#Total number of violations on LAYER metal2 = 0
#Total number of violations on LAYER metal3 = 0
#Total number of violations on LAYER metal4 = 0
#Total number of violations on LAYER metal5 = 0
#Total number of violations on LAYER metal6 = 0
#detailRoute Statistics:
#Cpu time = 00:00:26
#Elapsed time = 00:00:27
#Increased memory = 0.00 (Mb)
#Total memory = 447.00 (Mb)
#Peak memory = 479.00 (Mb)
#Updating routing design signature
#Created 34 library cell signatures
#Created 25923 NETS and 0 SPECIALNETS signatures
#Created 21883 instance signatures
#
#globalDetailRoute statistics:
#Cpu time = 00:00:26
#Elapsed time = 00:00:29
#Increased memory = 16.00 (Mb)
#Total memory = 455.00 (Mb)
#Peak memory = 479.00 (Mb)
#Number of warnings = 49
#Total number of warnings = 77
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Thu Mar  5 15:51:41 2015
#
**optDesign ... cpu = 0:04:26, real = 0:04:28, mem = 455.1M **
-routeWithEco false                      # bool, default=false
-routeSelectedNetOnly false              # bool, default=false
-routeWithTimingDriven false             # bool, default=false, user setting
-routeWithSiDriven false                 # bool, default=false, user setting
-drouteStartIteration 0                  # int, default=0, user setting
Extraction called for design 'poly5' of instances=21882 and nets=25923 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design poly5.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 1
      Min Width        : 0.5
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./poly5_cW9WqL_4192.rcdb.d -maxResLength 200  -basic
RC Mode: Detail [Basic CapTable, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 455.1M)
Creating parasitic data file './poly5_cW9WqL_4192.rcdb.d/header.seq' for storing RC.
Extracted 10.0008% (CPU Time= 0:00:00.0  MEM= 456.1M)
Extracted 20.001% (CPU Time= 0:00:00.0  MEM= 456.1M)
Extracted 30.0011% (CPU Time= 0:00:00.0  MEM= 456.1M)
Extracted 40.0007% (CPU Time= 0:00:00.0  MEM= 456.1M)
Extracted 50.0009% (CPU Time= 0:00:00.0  MEM= 456.1M)
Extracted 60.0011% (CPU Time= 0:00:00.0  MEM= 456.1M)
Extracted 70.0007% (CPU Time= 0:00:00.0  MEM= 456.1M)
Extracted 80.0008% (CPU Time= 0:00:01.9  MEM= 456.1M)
Extracted 90.001% (CPU Time= 0:00:01.9  MEM= 456.1M)
Extracted 100% (CPU Time= 0:00:01.9  MEM= 456.1M)
Nr. Extracted Resistors     : 372046
Nr. Extracted Ground Cap.   : 397543
Nr. Extracted Coupling Cap. : 0
Opening parasitic data file './poly5_cW9WqL_4192.rcdb.d/header.seq' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:01.9  Real Time: 0:00:02.0  MEM: 455.070M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 455.1M, InitMEM = 455.1M)
Number of Loop : 0
Start delay calculation (mem=455.070M)...
delayCal using detail RC...
Opening parasitic data file './poly5_cW9WqL_4192.rcdb.d/header.seq' for reading.
RC Database In Completed (CPU Time= 0:00:00.0  MEM= 455.1M)
Closing parasitic data file './poly5_cW9WqL_4192.rcdb.d/header.seq'. 25502 times net's RC data read were performed.
Delay calculation completed. (cpu=0:00:02.4 real=0:00:01.0 mem=455.070M 0)
*** CDM Built up (cpu=0:00:02.4  real=0:00:02.0  mem= 455.1M) ***
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:04:30, real = 0:04:33, mem = 455.1M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -3.997  | -3.997  | 20.069  | 21.588  |   N/A   |   N/A   |
|           TNS (ns):|-116.592 |-116.592 |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|   32    |   32    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|   548   |   258   |   482   |   33    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      7 (7)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 79.752%
------------------------------------------------------------
**optDesign ... cpu = 0:04:30, real = 0:04:34, mem = 455.1M **
*** Finished optDesign ***
<CMD> clearClockDomains
<CMD> setClockDomains -all
setClockDomains -all 
**WARN: (ENCSYC-1873):	The setClockDomains -all option is unsupported in CTE mode 
<CMD> timeDesign -postRoute -pathReports -drvReports -slackReports -numPaths 50 -prefix poly5_postRouteOptim -outDir timingReports
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
Extraction called for design 'poly5' of instances=21882 and nets=25923 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design poly5.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 1
      Min Width        : 0.5
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./poly5_cW9WqL_4192.rcdb.d -maxResLength 200  -basic
RC Mode: Detail [Basic CapTable, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 455.1M)
Creating parasitic data file './poly5_cW9WqL_4192.rcdb.d/header.seq' for storing RC.
Extracted 10.0008% (CPU Time= 0:00:00.3  MEM= 456.1M)
Extracted 20.001% (CPU Time= 0:00:00.3  MEM= 456.1M)
Extracted 30.0011% (CPU Time= 0:00:00.4  MEM= 456.1M)
Extracted 40.0007% (CPU Time= 0:00:00.5  MEM= 456.1M)
Extracted 50.0009% (CPU Time= 0:00:00.6  MEM= 456.1M)
Extracted 60.0011% (CPU Time= 0:00:00.7  MEM= 456.1M)
Extracted 70.0007% (CPU Time= 0:00:00.8  MEM= 456.1M)
Extracted 80.0008% (CPU Time= 0:00:00.9  MEM= 456.1M)
Extracted 90.001% (CPU Time= 0:00:01.0  MEM= 456.1M)
Extracted 100% (CPU Time= 0:00:01.1  MEM= 456.1M)
Nr. Extracted Resistors     : 372046
Nr. Extracted Ground Cap.   : 397543
Nr. Extracted Coupling Cap. : 0
Opening parasitic data file './poly5_cW9WqL_4192.rcdb.d/header.seq' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:01.2  Real Time: 0:00:07.0  MEM: 455.070M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -3.997  | -3.997  | 20.069  | 21.588  |   N/A   |   N/A   |
|           TNS (ns):|-116.592 |-116.592 |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|   32    |   32    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|   548   |   258   |   482   |   33    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      7 (7)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 79.752%
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 4.64 sec
Total Real time: 14.0 sec
Total Memory Usage: 455.070312 Mbytes

*** Memory Usage v0.159.2.9 (Current mem = 455.070M, initial mem = 46.500M) ***
--- Ending "Encounter" (totcpu=0:13:27, real=0:39:45, mem=455.1M) ---
