#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "D:\Programming\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\Programming\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\Programming\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\Programming\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\Programming\iverilog\lib\ivl\va_math.vpi";
S_00000143b79ad1a0 .scope module, "ls74194_tb" "ls74194_tb" 2 3;
 .timescale -9 -12;
v00000143b79a8ba0_0 .var "clear_n", 0 0;
v00000143b79a8c40_0 .var "clk", 0 0;
v00000143b79a8ce0_0 .var "p", 3 0;
v00000143b79a8d80_0 .net "q", 3 0, v00000143b79b07a0_0;  1 drivers
v00000143b79a5d20_0 .var "s", 1 0;
v00000143b79a5dc0_0 .var "sil", 0 0;
v00000143b79a5e60_0 .var "sir", 0 0;
S_00000143b79aaa10 .scope module, "uut" "ls74194" 2 13, 3 4 0, S_00000143b79ad1a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clear_n";
    .port_info 2 /INPUT 2 "s";
    .port_info 3 /INPUT 4 "p";
    .port_info 4 /INPUT 1 "sil";
    .port_info 5 /INPUT 1 "sir";
    .port_info 6 /OUTPUT 4 "q";
v00000143b7982af0_0 .net "clear_n", 0 0, v00000143b79a8ba0_0;  1 drivers
v00000143b79aaba0_0 .net "clk", 0 0, v00000143b79a8c40_0;  1 drivers
v00000143b79aac40_0 .net "p", 3 0, v00000143b79a8ce0_0;  1 drivers
v00000143b79b07a0_0 .var "q", 3 0;
v00000143b79b0840_0 .net "s", 1 0, v00000143b79a5d20_0;  1 drivers
v00000143b79b08e0_0 .net "sil", 0 0, v00000143b79a5dc0_0;  1 drivers
v00000143b79b0980_0 .net "sir", 0 0, v00000143b79a5e60_0;  1 drivers
E_00000143b79acd10/0 .event negedge, v00000143b7982af0_0;
E_00000143b79acd10/1 .event posedge, v00000143b79aaba0_0;
E_00000143b79acd10 .event/or E_00000143b79acd10/0, E_00000143b79acd10/1;
    .scope S_00000143b79aaa10;
T_0 ;
    %wait E_00000143b79acd10;
    %load/vec4 v00000143b7982af0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000143b79b07a0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000143b79b0840_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %jmp T_0.6;
T_0.2 ;
    %load/vec4 v00000143b79b07a0_0;
    %assign/vec4 v00000143b79b07a0_0, 0;
    %jmp T_0.6;
T_0.3 ;
    %load/vec4 v00000143b79b0980_0;
    %load/vec4 v00000143b79b07a0_0;
    %parti/s 3, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000143b79b07a0_0, 0;
    %jmp T_0.6;
T_0.4 ;
    %load/vec4 v00000143b79b07a0_0;
    %parti/s 3, 0, 2;
    %load/vec4 v00000143b79b08e0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000143b79b07a0_0, 0;
    %jmp T_0.6;
T_0.5 ;
    %load/vec4 v00000143b79aac40_0;
    %assign/vec4 v00000143b79b07a0_0, 0;
    %jmp T_0.6;
T_0.6 ;
    %pop/vec4 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00000143b79ad1a0;
T_1 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v00000143b79a8ce0_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000143b79a5d20_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000143b79a5e60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000143b79a5dc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000143b79a8ba0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000143b79a8c40_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000143b79a8c40_0, 0, 1;
    %delay 5000, 0;
    %load/vec4 v00000143b79a8d80_0;
    %cmpi/ne 0, 0, 4;
    %jmp/0xz  T_1.0, 6;
    %vpi_call 2 37 "$display", "Test failed for clk=%b, clear_n=%b, s=%b, p=%b, sil=%b, sir=%b. Expected q=%b, got q=%b", v00000143b79a8c40_0, v00000143b79a8ba0_0, v00000143b79a5d20_0, v00000143b79a8ce0_0, v00000143b79a5dc0_0, v00000143b79a5e60_0, 4'b0000, v00000143b79a8d80_0 {0 0 0};
    %jmp T_1.1;
T_1.0 ;
    %vpi_call 2 39 "$display", "Test passed for clk=%b, clear_n=%b, s=%b, p=%b, sil=%b, sir=%b. q=%b", v00000143b79a8c40_0, v00000143b79a8ba0_0, v00000143b79a5d20_0, v00000143b79a8ce0_0, v00000143b79a5dc0_0, v00000143b79a5e60_0, v00000143b79a8d80_0 {0 0 0};
T_1.1 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v00000143b79a8ce0_0, 0, 4;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v00000143b79a5d20_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000143b79a5e60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000143b79a5dc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000143b79a8ba0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000143b79a8c40_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000143b79a8c40_0, 0, 1;
    %delay 5000, 0;
    %load/vec4 v00000143b79a8d80_0;
    %cmpi/ne 10, 0, 4;
    %jmp/0xz  T_1.2, 6;
    %vpi_call 2 55 "$display", "Test failed for clk=%b, clear_n=%b, s=%b, p=%b, sil=%b, sir=%b. Expected q=%b, got q=%b", v00000143b79a8c40_0, v00000143b79a8ba0_0, v00000143b79a5d20_0, v00000143b79a8ce0_0, v00000143b79a5dc0_0, v00000143b79a5e60_0, 4'b1010, v00000143b79a8d80_0 {0 0 0};
    %jmp T_1.3;
T_1.2 ;
    %vpi_call 2 57 "$display", "Test passed for clk=%b, clear_n=%b, s=%b, p=%b, sil=%b, sir=%b. q=%b", v00000143b79a8c40_0, v00000143b79a8ba0_0, v00000143b79a5d20_0, v00000143b79a8ce0_0, v00000143b79a5dc0_0, v00000143b79a5e60_0, v00000143b79a8d80_0 {0 0 0};
T_1.3 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v00000143b79a8ce0_0, 0, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000143b79a5d20_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000143b79a5e60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000143b79a5dc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000143b79a8ba0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000143b79a8c40_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000143b79a8c40_0, 0, 1;
    %delay 5000, 0;
    %load/vec4 v00000143b79a8d80_0;
    %cmpi/ne 5, 0, 4;
    %jmp/0xz  T_1.4, 6;
    %vpi_call 2 73 "$display", "Test failed for clk=%b, clear_n=%b, s=%b, p=%b, sil=%b, sir=%b. Expected q=%b, got q=%b", v00000143b79a8c40_0, v00000143b79a8ba0_0, v00000143b79a5d20_0, v00000143b79a8ce0_0, v00000143b79a5dc0_0, v00000143b79a5e60_0, 4'b0101, v00000143b79a8d80_0 {0 0 0};
    %jmp T_1.5;
T_1.4 ;
    %vpi_call 2 75 "$display", "Test passed for clk=%b, clear_n=%b, s=%b, p=%b, sil=%b, sir=%b. q=%b", v00000143b79a8c40_0, v00000143b79a8ba0_0, v00000143b79a5d20_0, v00000143b79a8ce0_0, v00000143b79a5dc0_0, v00000143b79a5e60_0, v00000143b79a8d80_0 {0 0 0};
T_1.5 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v00000143b79a8ce0_0, 0, 4;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000143b79a5d20_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000143b79a5e60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000143b79a5dc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000143b79a8ba0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000143b79a8c40_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000143b79a8c40_0, 0, 1;
    %delay 5000, 0;
    %load/vec4 v00000143b79a8d80_0;
    %cmpi/ne 5, 0, 4;
    %jmp/0xz  T_1.6, 6;
    %vpi_call 2 91 "$display", "Test failed for clk=%b, clear_n=%b, s=%b, p=%b, sil=%b, sir=%b. Expected q=%b, got q=%b", v00000143b79a8c40_0, v00000143b79a8ba0_0, v00000143b79a5d20_0, v00000143b79a8ce0_0, v00000143b79a5dc0_0, v00000143b79a5e60_0, 4'b0101, v00000143b79a8d80_0 {0 0 0};
    %jmp T_1.7;
T_1.6 ;
    %vpi_call 2 93 "$display", "Test passed for clk=%b, clear_n=%b, s=%b, p=%b, sil=%b, sir=%b. q=%b", v00000143b79a8c40_0, v00000143b79a8ba0_0, v00000143b79a5d20_0, v00000143b79a8ce0_0, v00000143b79a5dc0_0, v00000143b79a5e60_0, v00000143b79a8d80_0 {0 0 0};
T_1.7 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v00000143b79a8ce0_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000143b79a5d20_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000143b79a5e60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000143b79a5dc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000143b79a8ba0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000143b79a8c40_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000143b79a8c40_0, 0, 1;
    %delay 5000, 0;
    %load/vec4 v00000143b79a8d80_0;
    %cmpi/ne 10, 0, 4;
    %jmp/0xz  T_1.8, 6;
    %vpi_call 2 109 "$display", "Test failed for clk=%b, clear_n=%b, s=%b, p=%b, sil=%b, sir=%b. Expected q=%b, got q=%b", v00000143b79a8c40_0, v00000143b79a8ba0_0, v00000143b79a5d20_0, v00000143b79a8ce0_0, v00000143b79a5dc0_0, v00000143b79a5e60_0, 4'b1010, v00000143b79a8d80_0 {0 0 0};
    %jmp T_1.9;
T_1.8 ;
    %vpi_call 2 111 "$display", "Test passed for clk=%b, clear_n=%b, s=%b, p=%b, sil=%b, sir=%b. q=%b", v00000143b79a8c40_0, v00000143b79a8ba0_0, v00000143b79a5d20_0, v00000143b79a8ce0_0, v00000143b79a5dc0_0, v00000143b79a5e60_0, v00000143b79a8d80_0 {0 0 0};
T_1.9 ;
    %vpi_call 2 114 "$finish" {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    ".\testbenches\ls74194_tb.v";
    ".\ls74194.v";
