Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,660
design__inferred_latch__count,0
design__instance__count,6512
design__instance__area,149148
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_3v30,14
design__max_fanout_violation__count__corner:nom_tt_025C_3v30,5
design__max_cap_violation__count__corner:nom_tt_025C_3v30,22
power__internal__total,0.02235872857272625
power__switching__total,0.030071362853050232
power__leakage__total,6.477472993537958E-7
power__total,0.05243074148893356
clock__skew__worst_hold__corner:nom_tt_025C_3v30,-0.677296793376054
clock__skew__worst_setup__corner:nom_tt_025C_3v30,0.7179722575242314
timing__hold__ws__corner:nom_tt_025C_3v30,1.045744409555068
timing__setup__ws__corner:nom_tt_025C_3v30,4.130820247226691
timing__hold__tns__corner:nom_tt_025C_3v30,0.0
timing__setup__tns__corner:nom_tt_025C_3v30,0.0
timing__hold__wns__corner:nom_tt_025C_3v30,0
timing__setup__wns__corner:nom_tt_025C_3v30,0.0
timing__hold_vio__count__corner:nom_tt_025C_3v30,0
timing__hold_r2r__ws__corner:nom_tt_025C_3v30,1.045744
timing__hold_r2r_vio__count__corner:nom_tt_025C_3v30,0
timing__setup_vio__count__corner:nom_tt_025C_3v30,0
timing__setup_r2r__ws__corner:nom_tt_025C_3v30,16.241581
timing__setup_r2r_vio__count__corner:nom_tt_025C_3v30,0
design__max_slew_violation__count__corner:nom_ss_125C_3v00,563
design__max_fanout_violation__count__corner:nom_ss_125C_3v00,5
design__max_cap_violation__count__corner:nom_ss_125C_3v00,23
clock__skew__worst_hold__corner:nom_ss_125C_3v00,-1.0739589521670387
clock__skew__worst_setup__corner:nom_ss_125C_3v00,1.154757433470716
timing__hold__ws__corner:nom_ss_125C_3v00,2.3675555519534983
timing__setup__ws__corner:nom_ss_125C_3v00,-7.554570516317003
timing__hold__tns__corner:nom_ss_125C_3v00,0.0
timing__setup__tns__corner:nom_ss_125C_3v00,-395.6563260121154
timing__hold__wns__corner:nom_ss_125C_3v00,0
timing__setup__wns__corner:nom_ss_125C_3v00,-7.554570516317003
timing__hold_vio__count__corner:nom_ss_125C_3v00,0
timing__hold_r2r__ws__corner:nom_ss_125C_3v00,2.367556
timing__hold_r2r_vio__count__corner:nom_ss_125C_3v00,0
timing__setup_vio__count__corner:nom_ss_125C_3v00,116
timing__setup_r2r__ws__corner:nom_ss_125C_3v00,-7.554571
timing__setup_r2r_vio__count__corner:nom_ss_125C_3v00,116
design__max_slew_violation__count__corner:nom_ff_n40C_3v60,3
design__max_fanout_violation__count__corner:nom_ff_n40C_3v60,5
design__max_cap_violation__count__corner:nom_ff_n40C_3v60,22
clock__skew__worst_hold__corner:nom_ff_n40C_3v60,-0.505722034119597
clock__skew__worst_setup__corner:nom_ff_n40C_3v60,0.5289597798383271
timing__hold__ws__corner:nom_ff_n40C_3v60,0.49108363210360956
timing__setup__ws__corner:nom_ff_n40C_3v60,7.301194522292668
timing__hold__tns__corner:nom_ff_n40C_3v60,0.0
timing__setup__tns__corner:nom_ff_n40C_3v60,0.0
timing__hold__wns__corner:nom_ff_n40C_3v60,0
timing__setup__wns__corner:nom_ff_n40C_3v60,0.0
timing__hold_vio__count__corner:nom_ff_n40C_3v60,0
timing__hold_r2r__ws__corner:nom_ff_n40C_3v60,0.491084
timing__hold_r2r_vio__count__corner:nom_ff_n40C_3v60,0
timing__setup_vio__count__corner:nom_ff_n40C_3v60,0
timing__setup_r2r__ws__corner:nom_ff_n40C_3v60,28.271164
timing__setup_r2r_vio__count__corner:nom_ff_n40C_3v60,0
design__max_slew_violation__count,749
design__max_fanout_violation__count,5
design__max_cap_violation__count,40
clock__skew__worst_hold,-0.4999598654365247
clock__skew__worst_setup,0.5247666894003341
timing__hold__ws,0.4857120398916467
timing__setup__ws,-8.990882959286234
timing__hold__tns,0.0
timing__setup__tns,-629.7893442789484
timing__hold__wns,0
timing__setup__wns,-8.990882959286234
timing__hold_vio__count,0
timing__hold_r2r__ws,0.485712
timing__hold_r2r_vio__count,0
timing__setup_vio__count,377
timing__setup_r2r__ws,-8.990883
timing__setup_r2r_vio__count,377
design__die__bbox,0.0 0.0 711.2 325.36
design__core__bbox,3.36 3.92 707.84 321.44
design__io,45
design__die__area,231396
design__core__area,223686
design__instance__count__stdcell,6512
design__instance__area__stdcell,149148
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.666775
design__instance__utilization__stdcell,0.666775
design__instance__count__class:buffer,8
design__instance__count__class:inverter,193
design__instance__count__class:sequential_cell,380
design__instance__count__class:multi_input_combinational_cell,3606
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:endcap_cell,162
design__instance__count__class:tap_cell,1454
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,291874
design__violations,0
design__instance__count__class:timing_repair_buffer,587
design__instance__count__class:clock_buffer,79
design__instance__count__class:clock_inverter,42
design__instance__count__setup_buffer,80
design__instance__count__hold_buffer,0
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,1
design__instance__count__class:antenna_cell,1
route__net,4859
route__net__special,2
route__drc_errors__iter:1,5278
route__wirelength__iter:1,384988
route__drc_errors__iter:2,1796
route__wirelength__iter:2,376087
route__drc_errors__iter:3,1571
route__wirelength__iter:3,370884
route__drc_errors__iter:4,638
route__wirelength__iter:4,370841
route__drc_errors__iter:5,383
route__wirelength__iter:5,370826
route__drc_errors__iter:6,217
route__wirelength__iter:6,370680
route__drc_errors__iter:7,133
route__wirelength__iter:7,370607
route__drc_errors__iter:8,89
route__wirelength__iter:8,370470
route__drc_errors__iter:9,41
route__wirelength__iter:9,370427
route__drc_errors__iter:10,29
route__wirelength__iter:10,370427
route__drc_errors__iter:11,11
route__wirelength__iter:11,370468
route__drc_errors__iter:12,7
route__wirelength__iter:12,370485
route__drc_errors__iter:13,0
route__wirelength__iter:13,370480
route__drc_errors,0
route__wirelength,370480
route__vias,44007
route__vias__singlecut,44007
route__vias__multicut,0
design__disconnected_pin__count,0
design__critical_disconnected_pin__count,0
route__wirelength__max,1246.04
design__instance__count__class:fill_cell,5661
timing__unannotated_net__count__corner:nom_tt_025C_3v30,55
timing__unannotated_net_filtered__count__corner:nom_tt_025C_3v30,0
timing__unannotated_net__count__corner:nom_ss_125C_3v00,55
timing__unannotated_net_filtered__count__corner:nom_ss_125C_3v00,0
timing__unannotated_net__count__corner:nom_ff_n40C_3v60,55
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_3v60,0
design__max_slew_violation__count__corner:min_tt_025C_3v30,5
design__max_fanout_violation__count__corner:min_tt_025C_3v30,5
design__max_cap_violation__count__corner:min_tt_025C_3v30,10
clock__skew__worst_hold__corner:min_tt_025C_3v30,-0.6679704756162266
clock__skew__worst_setup__corner:min_tt_025C_3v30,0.7108251966010743
timing__hold__ws__corner:min_tt_025C_3v30,1.036706527745196
timing__setup__ws__corner:min_tt_025C_3v30,4.515126178515652
timing__hold__tns__corner:min_tt_025C_3v30,0.0
timing__setup__tns__corner:min_tt_025C_3v30,0.0
timing__hold__wns__corner:min_tt_025C_3v30,0
timing__setup__wns__corner:min_tt_025C_3v30,0.0
timing__hold_vio__count__corner:min_tt_025C_3v30,0
timing__hold_r2r__ws__corner:min_tt_025C_3v30,1.036707
timing__hold_r2r_vio__count__corner:min_tt_025C_3v30,0
timing__setup_vio__count__corner:min_tt_025C_3v30,0
timing__setup_r2r__ws__corner:min_tt_025C_3v30,16.982046
timing__setup_r2r_vio__count__corner:min_tt_025C_3v30,0
timing__unannotated_net__count__corner:min_tt_025C_3v30,55
timing__unannotated_net_filtered__count__corner:min_tt_025C_3v30,0
design__max_slew_violation__count__corner:min_ss_125C_3v00,366
design__max_fanout_violation__count__corner:min_ss_125C_3v00,5
design__max_cap_violation__count__corner:min_ss_125C_3v00,10
clock__skew__worst_hold__corner:min_ss_125C_3v00,-1.0561003481770526
clock__skew__worst_setup__corner:min_ss_125C_3v00,1.1396643951132865
timing__hold__ws__corner:min_ss_125C_3v00,2.350604666334118
timing__setup__ws__corner:min_ss_125C_3v00,-6.340609994294564
timing__hold__tns__corner:min_ss_125C_3v00,0.0
timing__setup__tns__corner:min_ss_125C_3v00,-253.4602643951799
timing__hold__wns__corner:min_ss_125C_3v00,0
timing__setup__wns__corner:min_ss_125C_3v00,-6.340609994294564
timing__hold_vio__count__corner:min_ss_125C_3v00,0
timing__hold_r2r__ws__corner:min_ss_125C_3v00,2.350605
timing__hold_r2r_vio__count__corner:min_ss_125C_3v00,0
timing__setup_vio__count__corner:min_ss_125C_3v00,98
timing__setup_r2r__ws__corner:min_ss_125C_3v00,-6.340610
timing__setup_r2r_vio__count__corner:min_ss_125C_3v00,98
timing__unannotated_net__count__corner:min_ss_125C_3v00,55
timing__unannotated_net_filtered__count__corner:min_ss_125C_3v00,0
design__max_slew_violation__count__corner:min_ff_n40C_3v60,3
design__max_fanout_violation__count__corner:min_ff_n40C_3v60,5
design__max_cap_violation__count__corner:min_ff_n40C_3v60,10
clock__skew__worst_hold__corner:min_ff_n40C_3v60,-0.4999598654365247
clock__skew__worst_setup__corner:min_ff_n40C_3v60,0.5247666894003341
timing__hold__ws__corner:min_ff_n40C_3v60,0.4857120398916467
timing__setup__ws__corner:min_ff_n40C_3v60,7.530974279573483
timing__hold__tns__corner:min_ff_n40C_3v60,0.0
timing__setup__tns__corner:min_ff_n40C_3v60,0.0
timing__hold__wns__corner:min_ff_n40C_3v60,0
timing__setup__wns__corner:min_ff_n40C_3v60,0.0
timing__hold_vio__count__corner:min_ff_n40C_3v60,0
timing__hold_r2r__ws__corner:min_ff_n40C_3v60,0.485712
timing__hold_r2r_vio__count__corner:min_ff_n40C_3v60,0
timing__setup_vio__count__corner:min_ff_n40C_3v60,0
timing__setup_r2r__ws__corner:min_ff_n40C_3v60,28.644474
timing__setup_r2r_vio__count__corner:min_ff_n40C_3v60,0
timing__unannotated_net__count__corner:min_ff_n40C_3v60,55
timing__unannotated_net_filtered__count__corner:min_ff_n40C_3v60,0
design__max_slew_violation__count__corner:max_tt_025C_3v30,22
design__max_fanout_violation__count__corner:max_tt_025C_3v30,5
design__max_cap_violation__count__corner:max_tt_025C_3v30,39
clock__skew__worst_hold__corner:max_tt_025C_3v30,-0.688260246054295
clock__skew__worst_setup__corner:max_tt_025C_3v30,0.7317745505567269
timing__hold__ws__corner:max_tt_025C_3v30,1.0569510010825784
timing__setup__ws__corner:max_tt_025C_3v30,3.6717971924457316
timing__hold__tns__corner:max_tt_025C_3v30,0.0
timing__setup__tns__corner:max_tt_025C_3v30,0.0
timing__hold__wns__corner:max_tt_025C_3v30,0
timing__setup__wns__corner:max_tt_025C_3v30,0.0
timing__hold_vio__count__corner:max_tt_025C_3v30,0
timing__hold_r2r__ws__corner:max_tt_025C_3v30,1.056951
timing__hold_r2r_vio__count__corner:max_tt_025C_3v30,0
timing__setup_vio__count__corner:max_tt_025C_3v30,0
timing__setup_r2r__ws__corner:max_tt_025C_3v30,15.343089
timing__setup_r2r_vio__count__corner:max_tt_025C_3v30,0
timing__unannotated_net__count__corner:max_tt_025C_3v30,55
timing__unannotated_net_filtered__count__corner:max_tt_025C_3v30,0
design__max_slew_violation__count__corner:max_ss_125C_3v00,749
design__max_fanout_violation__count__corner:max_ss_125C_3v00,5
design__max_cap_violation__count__corner:max_ss_125C_3v00,40
clock__skew__worst_hold__corner:max_ss_125C_3v00,-1.094417476509623
clock__skew__worst_setup__corner:max_ss_125C_3v00,1.1858527828684589
timing__hold__ws__corner:max_ss_125C_3v00,2.3885631926195923
timing__setup__ws__corner:max_ss_125C_3v00,-8.990882959286234
timing__hold__tns__corner:max_ss_125C_3v00,0.0
timing__setup__tns__corner:max_ss_125C_3v00,-629.7893442789484
timing__hold__wns__corner:max_ss_125C_3v00,0
timing__setup__wns__corner:max_ss_125C_3v00,-8.990882959286234
timing__hold_vio__count__corner:max_ss_125C_3v00,0
timing__hold_r2r__ws__corner:max_ss_125C_3v00,2.388563
timing__hold_r2r_vio__count__corner:max_ss_125C_3v00,0
timing__setup_vio__count__corner:max_ss_125C_3v00,163
timing__setup_r2r__ws__corner:max_ss_125C_3v00,-8.990883
timing__setup_r2r_vio__count__corner:max_ss_125C_3v00,163
timing__unannotated_net__count__corner:max_ss_125C_3v00,55
timing__unannotated_net_filtered__count__corner:max_ss_125C_3v00,0
design__max_slew_violation__count__corner:max_ff_n40C_3v60,3
design__max_fanout_violation__count__corner:max_ff_n40C_3v60,5
design__max_cap_violation__count__corner:max_ff_n40C_3v60,40
clock__skew__worst_hold__corner:max_ff_n40C_3v60,-0.5126319513979873
clock__skew__worst_setup__corner:max_ff_n40C_3v60,0.5350832151038297
timing__hold__ws__corner:max_ff_n40C_3v60,0.4977475239527849
timing__setup__ws__corner:max_ff_n40C_3v60,7.026405434142179
timing__hold__tns__corner:max_ff_n40C_3v60,0.0
timing__setup__tns__corner:max_ff_n40C_3v60,0.0
timing__hold__wns__corner:max_ff_n40C_3v60,0
timing__setup__wns__corner:max_ff_n40C_3v60,0.0
timing__hold_vio__count__corner:max_ff_n40C_3v60,0
timing__hold_r2r__ws__corner:max_ff_n40C_3v60,0.497748
timing__hold_r2r_vio__count__corner:max_ff_n40C_3v60,0
timing__setup_vio__count__corner:max_ff_n40C_3v60,0
timing__setup_r2r__ws__corner:max_ff_n40C_3v60,27.825031
timing__setup_r2r_vio__count__corner:max_ff_n40C_3v60,0
timing__unannotated_net__count__corner:max_ff_n40C_3v60,55
timing__unannotated_net_filtered__count__corner:max_ff_n40C_3v60,0
timing__unannotated_net__count,55
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_3v30,3.29973
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_3v30,3.29993
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_3v30,0.00027408
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_3v30,0.000233506
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_3v30,0.0000749994
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_3v30,0.000233506
design_powergrid__voltage__worst,0.000233506
design_powergrid__voltage__worst__net:VPWR,3.29973
design_powergrid__drop__worst,0.00027408
design_powergrid__drop__worst__net:VPWR,0.00027408
design_powergrid__voltage__worst__net:VGND,0.000233506
design_powergrid__drop__worst__net:VGND,0.000233506
ir__voltage__worst,3.29999999999999982236431605997495353221893310546875
ir__drop__avg,0.00007490000000000000455156745626794645431800745427608489990234375
ir__drop__worst,0.0002739999999999999922596638501914867447339929640293121337890625
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
