Timing Analyzer report for lab7
Fri Mar 13 08:34:53 2020
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'm_lab7_soc|sdram_pll|sd1|pll7|clk[0]'
 14. Slow 1200mV 85C Model Setup: 'main_clk_50'
 15. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 16. Slow 1200mV 85C Model Hold: 'main_clk_50'
 17. Slow 1200mV 85C Model Hold: 'm_lab7_soc|sdram_pll|sd1|pll7|clk[0]'
 18. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 19. Slow 1200mV 85C Model Recovery: 'main_clk_50'
 20. Slow 1200mV 85C Model Recovery: 'm_lab7_soc|sdram_pll|sd1|pll7|clk[0]'
 21. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 22. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 23. Slow 1200mV 85C Model Removal: 'm_lab7_soc|sdram_pll|sd1|pll7|clk[0]'
 24. Slow 1200mV 85C Model Removal: 'main_clk_50'
 25. Slow 1200mV 85C Model Metastability Summary
 26. Slow 1200mV 0C Model Fmax Summary
 27. Slow 1200mV 0C Model Setup Summary
 28. Slow 1200mV 0C Model Hold Summary
 29. Slow 1200mV 0C Model Recovery Summary
 30. Slow 1200mV 0C Model Removal Summary
 31. Slow 1200mV 0C Model Minimum Pulse Width Summary
 32. Slow 1200mV 0C Model Setup: 'm_lab7_soc|sdram_pll|sd1|pll7|clk[0]'
 33. Slow 1200mV 0C Model Setup: 'main_clk_50'
 34. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 35. Slow 1200mV 0C Model Hold: 'main_clk_50'
 36. Slow 1200mV 0C Model Hold: 'm_lab7_soc|sdram_pll|sd1|pll7|clk[0]'
 37. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 38. Slow 1200mV 0C Model Recovery: 'main_clk_50'
 39. Slow 1200mV 0C Model Recovery: 'm_lab7_soc|sdram_pll|sd1|pll7|clk[0]'
 40. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 41. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 42. Slow 1200mV 0C Model Removal: 'm_lab7_soc|sdram_pll|sd1|pll7|clk[0]'
 43. Slow 1200mV 0C Model Removal: 'main_clk_50'
 44. Slow 1200mV 0C Model Metastability Summary
 45. Fast 1200mV 0C Model Setup Summary
 46. Fast 1200mV 0C Model Hold Summary
 47. Fast 1200mV 0C Model Recovery Summary
 48. Fast 1200mV 0C Model Removal Summary
 49. Fast 1200mV 0C Model Minimum Pulse Width Summary
 50. Fast 1200mV 0C Model Setup: 'm_lab7_soc|sdram_pll|sd1|pll7|clk[0]'
 51. Fast 1200mV 0C Model Setup: 'main_clk_50'
 52. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
 53. Fast 1200mV 0C Model Hold: 'main_clk_50'
 54. Fast 1200mV 0C Model Hold: 'm_lab7_soc|sdram_pll|sd1|pll7|clk[0]'
 55. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
 56. Fast 1200mV 0C Model Recovery: 'main_clk_50'
 57. Fast 1200mV 0C Model Recovery: 'm_lab7_soc|sdram_pll|sd1|pll7|clk[0]'
 58. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
 59. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
 60. Fast 1200mV 0C Model Removal: 'm_lab7_soc|sdram_pll|sd1|pll7|clk[0]'
 61. Fast 1200mV 0C Model Removal: 'main_clk_50'
 62. Fast 1200mV 0C Model Metastability Summary
 63. Multicorner Timing Analysis Summary
 64. Board Trace Model Assignments
 65. Input Transition Times
 66. Signal Integrity Metrics (Slow 1200mv 0c Model)
 67. Signal Integrity Metrics (Slow 1200mv 85c Model)
 68. Signal Integrity Metrics (Fast 1200mv 0c Model)
 69. Setup Transfers
 70. Hold Transfers
 71. Recovery Transfers
 72. Removal Transfers
 73. Report TCCS
 74. Report RSKM
 75. Unconstrained Paths Summary
 76. Clock Status Summary
 77. Unconstrained Input Ports
 78. Unconstrained Input Ports
 79. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; lab7                                                ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE115F29C7                                       ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.24        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  14.3%      ;
;     Processor 3            ;   5.1%      ;
;     Processor 4            ;   4.6%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------+
; SDC File List                                                                                                  ;
+----------------------------------------------------------------------------+--------+--------------------------+
; SDC File Path                                                              ; Status ; Read at                  ;
+----------------------------------------------------------------------------+--------+--------------------------+
; lab7_soc/synthesis/submodules/altera_reset_controller.sdc                  ; OK     ; Fri Mar 13 08:34:51 2020 ;
; lab7_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc ; OK     ; Fri Mar 13 08:34:51 2020 ;
; lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.sdc                ; OK     ; Fri Mar 13 08:34:51 2020 ;
; lab7.sdc                                                                   ; OK     ; Fri Mar 13 08:34:51 2020 ;
+----------------------------------------------------------------------------+--------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                 ;
+--------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-------------+----------------------------------------+------------------------------------------+
; Clock Name                           ; Type      ; Period  ; Frequency ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master      ; Source                                 ; Targets                                  ;
+--------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-------------+----------------------------------------+------------------------------------------+
; altera_reserved_tck                  ; Base      ; 100.000 ; 10.0 MHz  ; 0.000  ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;             ;                                        ; { altera_reserved_tck }                  ;
; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Generated ; 20.000  ; 50.0 MHz  ; -3.000 ; 7.000  ; 50.00      ; 1         ; 1           ; -54.0 ;        ;           ;            ; false    ; main_clk_50 ; m_lab7_soc|sdram_pll|sd1|pll7|inclk[0] ; { m_lab7_soc|sdram_pll|sd1|pll7|clk[0] } ;
; m_lab7_soc|sdram_pll|sd1|pll7|clk[1] ; Generated ; 20.000  ; 50.0 MHz  ; -3.000 ; 7.000  ; 50.00      ; 1         ; 1           ; -54.0 ;        ;           ;            ; false    ; main_clk_50 ; m_lab7_soc|sdram_pll|sd1|pll7|inclk[0] ; { m_lab7_soc|sdram_pll|sd1|pll7|clk[1] } ;
; main_clk_50                          ; Base      ; 20.000  ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;             ;                                        ; { CLOCK_50 }                             ;
+--------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-------------+----------------------------------------+------------------------------------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                         ;
+------------+-----------------+--------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                           ; Note ;
+------------+-----------------+--------------------------------------+------+
; 70.96 MHz  ; 70.96 MHz       ; main_clk_50                          ;      ;
; 97.14 MHz  ; 97.14 MHz       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;      ;
; 136.05 MHz ; 136.05 MHz      ; altera_reserved_tck                  ;      ;
+------------+-----------------+--------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+---------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                           ;
+--------------------------------------+--------+---------------+
; Clock                                ; Slack  ; End Point TNS ;
+--------------------------------------+--------+---------------+
; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 3.280  ; 0.000         ;
; main_clk_50                          ; 5.907  ; 0.000         ;
; altera_reserved_tck                  ; 46.325 ; 0.000         ;
+--------------------------------------+--------+---------------+


+--------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                           ;
+--------------------------------------+-------+---------------+
; Clock                                ; Slack ; End Point TNS ;
+--------------------------------------+-------+---------------+
; main_clk_50                          ; 0.352 ; 0.000         ;
; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.385 ; 0.000         ;
; altera_reserved_tck                  ; 0.402 ; 0.000         ;
+--------------------------------------+-------+---------------+


+---------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                        ;
+--------------------------------------+--------+---------------+
; Clock                                ; Slack  ; End Point TNS ;
+--------------------------------------+--------+---------------+
; main_clk_50                          ; 13.857 ; 0.000         ;
; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 14.597 ; 0.000         ;
; altera_reserved_tck                  ; 97.765 ; 0.000         ;
+--------------------------------------+--------+---------------+


+--------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                        ;
+--------------------------------------+-------+---------------+
; Clock                                ; Slack ; End Point TNS ;
+--------------------------------------+-------+---------------+
; altera_reserved_tck                  ; 1.155 ; 0.000         ;
; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 3.834 ; 0.000         ;
; main_clk_50                          ; 4.593 ; 0.000         ;
+--------------------------------------+-------+---------------+


+---------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary             ;
+--------------------------------------+--------+---------------+
; Clock                                ; Slack  ; End Point TNS ;
+--------------------------------------+--------+---------------+
; main_clk_50                          ; 9.551  ; 0.000         ;
; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 9.696  ; 0.000         ;
; altera_reserved_tck                  ; 49.556 ; 0.000         ;
+--------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'm_lab7_soc|sdram_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                ;
+--------+------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                    ; To Node                                             ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 3.280  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[1]                                                                                         ; DRAM_CLK                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[1] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 10.000       ; 0.000      ; 4.720      ;
; 9.706  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[10]                                                                          ; DRAM_DQ[10]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.339     ; 3.955      ;
; 9.713  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[13]                                                                          ; DRAM_DQ[13]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.322     ; 3.965      ;
; 9.713  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[6]                                                                           ; DRAM_DQ[6]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.342     ; 3.945      ;
; 9.717  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[31]                                                                          ; DRAM_DQ[31]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.348     ; 3.935      ;
; 9.723  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[30]                                                                          ; DRAM_DQ[30]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.352     ; 3.925      ;
; 9.723  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[7]                                                                           ; DRAM_DQ[7]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.352     ; 3.925      ;
; 9.723  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[5]                                                                           ; DRAM_DQ[5]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.342     ; 3.935      ;
; 9.726  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[12]                                                                          ; DRAM_DQ[12]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.339     ; 3.935      ;
; 9.727  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_dqm[0]                                                                            ; DRAM_DQM[0]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.348     ; 3.925      ;
; 9.728  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[15]                                                                          ; DRAM_DQ[15]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.327     ; 3.945      ;
; 9.730  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[2]                                                                           ; DRAM_DQ[2]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.345     ; 3.925      ;
; 9.732  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[27]                                                                          ; DRAM_DQ[27]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.353     ; 3.915      ;
; 9.732  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[26]                                                                          ; DRAM_DQ[26]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.353     ; 3.915      ;
; 9.736  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[3]                                                                           ; DRAM_DQ[3]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.329     ; 3.935      ;
; 9.740  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[3]                                                                           ; DRAM_ADDR[3]                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.335     ; 3.925      ;
; 9.740  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[4]                                                                           ; DRAM_DQ[4]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.345     ; 3.915      ;
; 9.741  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[1]                                                                           ; DRAM_DQ[1]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.334     ; 3.925      ;
; 9.744  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_cmd[3]                                                                            ; DRAM_CS_N                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.351     ; 3.905      ;
; 9.748  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[9]                                                                           ; DRAM_DQ[9]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.327     ; 3.925      ;
; 9.752  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[18]                                                                          ; DRAM_DQ[18]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.333     ; 3.915      ;
; 9.753  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[28]                                                                          ; DRAM_DQ[28]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.352     ; 3.895      ;
; 9.754  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[29]                                                                          ; DRAM_DQ[29]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.351     ; 3.895      ;
; 9.758  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[8]                                                                           ; DRAM_DQ[8]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.327     ; 3.915      ;
; 9.760  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[19]                                                                          ; DRAM_DQ[19]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.325     ; 3.915      ;
; 9.762  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[25]                                                                          ; DRAM_DQ[25]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.353     ; 3.885      ;
; 9.763  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[0]                                                                           ; DRAM_ADDR[0]                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.352     ; 3.885      ;
; 9.764  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_bank[1]                                                                           ; DRAM_BA[1]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.351     ; 3.885      ;
; 9.767  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[22]                                                                          ; DRAM_DQ[22]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.328     ; 3.905      ;
; 9.768  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_dqm[2]                                                                            ; DRAM_DQM[2]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.317     ; 3.915      ;
; 9.768  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[11]                                                                          ; DRAM_ADDR[11]                                       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.327     ; 3.905      ;
; 9.770  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[20]                                                                          ; DRAM_DQ[20]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.325     ; 3.905      ;
; 9.777  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[16]                                                                          ; DRAM_DQ[16]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.328     ; 3.895      ;
; 9.783  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[12]                                                                          ; DRAM_ADDR[12]                                       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.322     ; 3.895      ;
; 9.786  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_cmd[2]                                                                            ; DRAM_RAS_N                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.329     ; 3.885      ;
; 9.786  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[0]                                                                           ; DRAM_DQ[0]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.309     ; 3.905      ;
; 9.788  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[17]                                                                          ; DRAM_DQ[17]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.317     ; 3.895      ;
; 9.788  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[24]                                                                          ; DRAM_DQ[24]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.327     ; 3.885      ;
; 9.788  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[11]                                                                          ; DRAM_DQ[11]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.297     ; 3.915      ;
; 9.790  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[8]                                                                           ; DRAM_ADDR[8]                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.315     ; 3.895      ;
; 9.792  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_dqm[1]                                                                            ; DRAM_DQM[1]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.303     ; 3.905      ;
; 9.793  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[23]                                                                          ; DRAM_DQ[23]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.322     ; 3.885      ;
; 9.793  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[5]                                                                           ; DRAM_ADDR[5]                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.322     ; 3.885      ;
; 9.796  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[9]                                                                           ; DRAM_ADDR[9]                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.309     ; 3.895      ;
; 9.800  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[21]                                                                          ; DRAM_DQ[21]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.295     ; 3.905      ;
; 9.802  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_cmd[1]                                                                            ; DRAM_CAS_N                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.303     ; 3.895      ;
; 9.806  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_cmd[0]                                                                            ; DRAM_WE_N                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.289     ; 3.905      ;
; 9.808  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[4]                                                                           ; DRAM_ADDR[4]                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.297     ; 3.895      ;
; 9.818  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[1]                                                                           ; DRAM_ADDR[1]                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.297     ; 3.885      ;
; 9.898  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_27                                                                    ; DRAM_DQ[27]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.339     ; 3.763      ;
; 9.898  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_26                                                                    ; DRAM_DQ[26]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.339     ; 3.763      ;
; 9.898  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_25                                                                    ; DRAM_DQ[25]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.339     ; 3.763      ;
; 9.899  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[10]                                                                          ; DRAM_ADDR[10]                                       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.351     ; 3.750      ;
; 9.899  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_30                                                                    ; DRAM_DQ[30]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.338     ; 3.763      ;
; 9.899  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_7                                                                     ; DRAM_DQ[7]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.338     ; 3.763      ;
; 9.899  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_28                                                                    ; DRAM_DQ[28]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.338     ; 3.763      ;
; 9.900  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_29                                                                    ; DRAM_DQ[29]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.337     ; 3.763      ;
; 9.901  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[14]                                                                          ; DRAM_DQ[14]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.309     ; 3.790      ;
; 9.903  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_31                                                                    ; DRAM_DQ[31]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.334     ; 3.763      ;
; 9.906  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_2                                                                     ; DRAM_DQ[2]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.331     ; 3.763      ;
; 9.906  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_4                                                                     ; DRAM_DQ[4]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.331     ; 3.763      ;
; 9.909  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_6                                                                     ; DRAM_DQ[6]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.328     ; 3.763      ;
; 9.909  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_5                                                                     ; DRAM_DQ[5]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.328     ; 3.763      ;
; 9.911  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[7]                                                                           ; DRAM_ADDR[7]                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.329     ; 3.760      ;
; 9.912  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_10                                                                    ; DRAM_DQ[10]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.325     ; 3.763      ;
; 9.912  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_12                                                                    ; DRAM_DQ[12]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.325     ; 3.763      ;
; 9.917  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_1                                                                     ; DRAM_DQ[1]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.320     ; 3.763      ;
; 9.918  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_18                                                                    ; DRAM_DQ[18]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.319     ; 3.763      ;
; 9.922  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_3                                                                     ; DRAM_DQ[3]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.315     ; 3.763      ;
; 9.923  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_22                                                                    ; DRAM_DQ[22]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.314     ; 3.763      ;
; 9.923  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_16                                                                    ; DRAM_DQ[16]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.314     ; 3.763      ;
; 9.924  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_15                                                                    ; DRAM_DQ[15]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.313     ; 3.763      ;
; 9.924  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_9                                                                     ; DRAM_DQ[9]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.313     ; 3.763      ;
; 9.924  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_8                                                                     ; DRAM_DQ[8]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.313     ; 3.763      ;
; 9.924  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_24                                                                    ; DRAM_DQ[24]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.313     ; 3.763      ;
; 9.925  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_dqm[3]                                                                            ; DRAM_DQM[3]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.335     ; 3.740      ;
; 9.926  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_19                                                                    ; DRAM_DQ[19]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.311     ; 3.763      ;
; 9.926  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_20                                                                    ; DRAM_DQ[20]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.311     ; 3.763      ;
; 9.929  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_23                                                                    ; DRAM_DQ[23]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.308     ; 3.763      ;
; 9.929  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_13                                                                    ; DRAM_DQ[13]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.308     ; 3.763      ;
; 9.934  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_17                                                                    ; DRAM_DQ[17]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.303     ; 3.763      ;
; 9.935  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[6]                                                                           ; DRAM_ADDR[6]                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.315     ; 3.750      ;
; 9.942  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe                                                                                  ; DRAM_DQ[0]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.295     ; 3.763      ;
; 9.954  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_11                                                                    ; DRAM_DQ[11]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.283     ; 3.763      ;
; 9.956  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_21                                                                    ; DRAM_DQ[21]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.281     ; 3.763      ;
; 9.961  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_bank[0]                                                                           ; DRAM_BA[0]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.289     ; 3.750      ;
; 9.971  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[2]                                                                           ; DRAM_ADDR[2]                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.289     ; 3.740      ;
; 10.082 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_14                                                                    ; DRAM_DQ[14]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.295     ; 3.623      ;
; 10.146 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_0[55] ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[21] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.179     ; 9.580      ;
; 10.252 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_1[47] ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[21] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.186     ; 9.467      ;
; 10.266 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_0[55] ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[4]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.153     ; 9.486      ;
; 10.284 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_0[55] ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[16] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.147     ; 9.474      ;
; 10.297 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_0[55] ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[3]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.141     ; 9.467      ;
; 10.361 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|rd_address  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[21] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.174     ; 9.370      ;
; 10.366 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_0[55] ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[6]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.136     ; 9.403      ;
; 10.381 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_1[47] ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[4]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.160     ; 9.364      ;
; 10.390 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_1[47] ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[16] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.154     ; 9.361      ;
; 10.407 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_1[47] ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[3]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.148     ; 9.350      ;
; 10.455 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_0[55] ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[7]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.122     ; 9.328      ;
; 10.474 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_0[55] ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[5]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.129     ; 9.302      ;
+--------+------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'main_clk_50'                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                 ; To Node                                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 5.907 ; lab7_soc:m_lab7_soc|lab7_soc_led:led|data_out[5]                                                                                                          ; LEDG[5]                                                                                                                                                          ; main_clk_50  ; main_clk_50 ; 20.000       ; -3.051     ; 9.042      ;
; 6.381 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.523     ; 13.114     ;
; 6.388 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.523     ; 13.107     ;
; 6.678 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|i_read                                                               ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.524     ; 12.816     ;
; 6.685 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|i_read                                                               ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.524     ; 12.809     ;
; 6.964 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.516     ; 12.538     ;
; 6.985 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.099     ; 12.934     ;
; 7.137 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|d_write                                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.137     ; 12.744     ;
; 7.189 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest               ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.090     ; 12.739     ;
; 7.196 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest               ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.090     ; 12.732     ;
; 7.261 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.516     ; 12.241     ;
; 7.261 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|i_read                                                               ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.517     ; 12.240     ;
; 7.268 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.516     ; 12.234     ;
; 7.282 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|i_read                                                               ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.100     ; 12.636     ;
; 7.298 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[1] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.519     ; 12.201     ;
; 7.298 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[0] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.519     ; 12.201     ;
; 7.405 ; lab7_soc:m_lab7_soc|lab7_soc_led:led|data_out[2]                                                                                                          ; LEDG[2]                                                                                                                                                          ; main_clk_50  ; main_clk_50 ; 20.000       ; -3.051     ; 7.544      ;
; 7.434 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|i_read                                                               ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|d_write                                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.138     ; 12.446     ;
; 7.558 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|i_read                                                               ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.517     ; 11.943     ;
; 7.565 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|i_read                                                               ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.517     ; 11.936     ;
; 7.595 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|i_read                                                               ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[1] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.520     ; 11.903     ;
; 7.595 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|i_read                                                               ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[0] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.520     ; 11.903     ;
; 7.608 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|d_read                                                               ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.552     ; 11.858     ;
; 7.608 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|d_read                                                               ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.552     ; 11.858     ;
; 7.695 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_006|saved_grant[0]                                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.519     ; 11.804     ;
; 7.695 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_006|saved_grant[1]                                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.519     ; 11.804     ;
; 7.730 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[19]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.059     ; 12.229     ;
; 7.730 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[19]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.059     ; 12.229     ;
; 7.732 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[17]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.059     ; 12.227     ;
; 7.732 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[17]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.059     ; 12.227     ;
; 7.760 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[21]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.052     ; 12.206     ;
; 7.767 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[21]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.052     ; 12.199     ;
; 7.772 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest               ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.083     ; 12.163     ;
; 7.782 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[20]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.053     ; 12.183     ;
; 7.789 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[20]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.053     ; 12.176     ;
; 7.793 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest               ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted        ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.334      ; 12.559     ;
; 7.803 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[13]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.052     ; 12.163     ;
; 7.810 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[13]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.052     ; 12.156     ;
; 7.828 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[15]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.053     ; 12.137     ;
; 7.835 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[15]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.053     ; 12.130     ;
; 7.842 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[16]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.053     ; 12.123     ;
; 7.849 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[16]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.053     ; 12.116     ;
; 7.873 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[10]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.055     ; 12.090     ;
; 7.880 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[10]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.055     ; 12.083     ;
; 7.880 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[23]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.051     ; 12.087     ;
; 7.887 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[23]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.051     ; 12.080     ;
; 7.890 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[21]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.051     ; 12.077     ;
; 7.897 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[21]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.051     ; 12.070     ;
; 7.909 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[14]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.043     ; 12.066     ;
; 7.916 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[14]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.043     ; 12.059     ;
; 7.941 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[11]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.054     ; 12.023     ;
; 7.943 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[12]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.055     ; 12.020     ;
; 7.945 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest               ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|d_write                                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.296      ; 12.369     ;
; 7.948 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[11]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.054     ; 12.016     ;
; 7.950 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[12]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.055     ; 12.013     ;
; 7.965 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[15]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.059     ; 11.994     ;
; 7.972 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[15]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.059     ; 11.987     ;
; 7.977 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[18]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.059     ; 11.982     ;
; 7.977 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[18]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.059     ; 11.982     ;
; 7.978 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[8]                                                      ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.047     ; 11.993     ;
; 7.985 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[8]                                                      ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.047     ; 11.986     ;
; 7.992 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|i_read                                                               ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_006|saved_grant[0]                                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.520     ; 11.506     ;
; 7.992 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|i_read                                                               ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_006|saved_grant[1]                                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.520     ; 11.506     ;
; 8.031 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[18]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.053     ; 11.934     ;
; 8.038 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[18]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.053     ; 11.927     ;
; 8.069 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest               ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.083     ; 11.866     ;
; 8.073 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[21]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted        ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.372      ; 12.317     ;
; 8.076 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest               ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.083     ; 11.859     ;
; 8.085 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[20]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.059     ; 11.874     ;
; 8.085 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[20]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.059     ; 11.874     ;
; 8.088 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[26]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.061     ; 11.869     ;
; 8.088 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[19]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.053     ; 11.877     ;
; 8.089 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[22]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.051     ; 11.878     ;
; 8.095 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[26]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.061     ; 11.862     ;
; 8.095 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[19]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.053     ; 11.870     ;
; 8.095 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[20]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted        ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.371      ; 12.294     ;
; 8.096 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[22]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.051     ; 11.871     ;
; 8.100 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[23]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.056     ; 11.862     ;
; 8.104 ; lab7_soc:m_lab7_soc|lab7_soc_led:led|data_out[0]                                                                                                          ; LEDG[0]                                                                                                                                                          ; main_clk_50  ; main_clk_50 ; 20.000       ; -3.051     ; 6.845      ;
; 8.106 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest               ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[1] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.086     ; 11.826     ;
; 8.106 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest               ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[0] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.086     ; 11.826     ;
; 8.107 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[23]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.056     ; 11.855     ;
; 8.112 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[9]                                                      ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.055     ; 11.851     ;
; 8.119 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[9]                                                      ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.055     ; 11.844     ;
; 8.123 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[12]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.056     ; 11.839     ;
; 8.126 ; lab7_soc:m_lab7_soc|lab7_soc_led:led|data_out[4]                                                                                                          ; LEDG[4]                                                                                                                                                          ; main_clk_50  ; main_clk_50 ; 20.000       ; -3.052     ; 6.822      ;
; 8.128 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[26]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.061     ; 11.829     ;
; 8.128 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[26]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.061     ; 11.829     ;
; 8.130 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[12]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.056     ; 11.832     ;
; 8.134 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[27]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.061     ; 11.823     ;
; 8.134 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[27]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.061     ; 11.823     ;
; 8.146 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[17]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.053     ; 11.819     ;
; 8.153 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[17]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.053     ; 11.812     ;
; 8.153 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[13]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.059     ; 11.806     ;
; 8.157 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[24]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.061     ; 11.800     ;
; 8.160 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[13]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.059     ; 11.799     ;
; 8.164 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[24]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.061     ; 11.793     ;
; 8.180 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:accumulate_s1_translator|wait_latency_counter[1]                 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.514     ; 11.324     ;
; 8.183 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:accumulate_s1_translator|wait_latency_counter[0]                 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.514     ; 11.321     ;
; 8.191 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|d_read                                                               ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.545     ; 11.282     ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                                      ; To Node                                                                                                                                                                                                                                                                                                                                                         ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 46.325 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.106      ; 3.799      ;
; 46.446 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.105      ; 3.677      ;
; 46.591 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.113      ; 3.540      ;
; 46.758 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.106      ; 3.366      ;
; 46.772 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.113      ; 3.359      ;
; 47.035 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.113      ; 3.096      ;
; 47.213 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.148      ; 2.953      ;
; 47.350 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.148      ; 2.816      ;
; 47.376 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.114      ; 2.756      ;
; 47.445 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.148      ; 2.721      ;
; 47.539 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.148      ; 2.627      ;
; 47.789 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.148      ; 2.377      ;
; 47.917 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.106      ; 2.207      ;
; 48.073 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0]                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.155      ; 2.100      ;
; 94.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 5.570      ;
; 94.932 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.993      ;
; 95.327 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 4.590      ;
; 95.327 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 4.590      ;
; 95.327 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 4.590      ;
; 95.327 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 4.590      ;
; 95.327 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 4.590      ;
; 95.327 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 4.590      ;
; 95.327 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 4.590      ;
; 95.327 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 4.590      ;
; 95.535 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 4.383      ;
; 95.535 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 4.383      ;
; 95.535 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 4.383      ;
; 95.535 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 4.383      ;
; 95.535 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 4.383      ;
; 95.535 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 4.383      ;
; 95.535 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 4.383      ;
; 95.535 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 4.383      ;
; 95.706 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 4.212      ;
; 95.706 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 4.212      ;
; 95.706 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 4.212      ;
; 95.706 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 4.212      ;
; 95.706 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 4.212      ;
; 95.706 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 4.212      ;
; 95.706 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 4.212      ;
; 95.706 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 4.212      ;
; 95.722 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.203      ;
; 95.722 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.203      ;
; 95.722 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.203      ;
; 95.722 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.203      ;
; 95.722 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.203      ;
; 95.722 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.203      ;
; 95.722 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.203      ;
; 95.722 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.203      ;
; 95.722 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.203      ;
; 95.722 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.203      ;
; 95.766 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.167      ;
; 95.797 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.128      ;
; 95.797 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.136      ;
; 95.826 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.099      ;
; 95.870 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[35] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.067      ;
; 95.884 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 4.037      ;
; 95.895 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.030      ;
; 95.900 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 4.018      ;
; 95.900 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 4.018      ;
; 95.900 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 4.018      ;
; 95.900 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 4.018      ;
; 95.900 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 4.018      ;
; 95.900 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 4.018      ;
; 95.900 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 4.018      ;
; 95.900 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 4.018      ;
; 95.913 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.013      ;
; 95.913 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.013      ;
; 95.913 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.013      ;
; 95.913 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.013      ;
; 95.913 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.013      ;
; 95.913 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.013      ;
; 95.913 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.013      ;
; 95.913 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.013      ;
; 95.913 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.013      ;
; 95.913 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.013      ;
; 95.923 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.002      ;
; 95.929 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 3.996      ;
; 95.941 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[4]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 3.980      ;
; 96.029 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 3.889      ;
; 96.072 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.865      ;
; 96.075 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 3.850      ;
; 96.075 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 3.850      ;
; 96.075 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 3.850      ;
; 96.087 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.850      ;
; 96.115 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 3.811      ;
; 96.115 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 3.811      ;
; 96.115 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 3.811      ;
; 96.115 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 3.811      ;
; 96.115 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 3.811      ;
; 96.115 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 3.811      ;
; 96.115 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 3.811      ;
; 96.115 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 3.811      ;
; 96.115 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 3.811      ;
; 96.115 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 3.811      ;
; 96.152 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 3.765      ;
; 96.157 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[7]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 3.776      ;
; 96.191 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 3.730      ;
; 96.245 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 3.673      ;
; 96.251 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 3.680      ;
; 96.251 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 3.680      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'main_clk_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                                                   ; To Node                                                                                                                                                                                                                                                                                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.352 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|R_dst_regnum[3]                                                                                                                                                                                                                                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_register_bank_a_module:lab7_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.438      ; 1.012      ;
; 0.355 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|R_dst_regnum[1]                                                                                                                                                                                                                                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_register_bank_a_module:lab7_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.438      ; 1.015      ;
; 0.356 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|R_dst_regnum[2]                                                                                                                                                                                                                                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_register_bank_b_module:lab7_soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.445      ; 1.023      ;
; 0.361 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|R_dst_regnum[4]                                                                                                                                                                                                                                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_register_bank_b_module:lab7_soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.445      ; 1.028      ;
; 0.362 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|R_dst_regnum[4]                                                                                                                                                                                                                                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_register_bank_a_module:lab7_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.438      ; 1.022      ;
; 0.383 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|d_read                                                                                                                                                                                                                                                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|d_read                                                                                                                                                                                                                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.100      ; 0.669      ;
; 0.384 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted                                                                                                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted                                                                                                                                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.099      ; 0.669      ;
; 0.384 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|i_read                                                                                                                                                                                                                                                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|i_read                                                                                                                                                                                                                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.099      ; 0.669      ;
; 0.385 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|R_dst_regnum[1]                                                                                                                                                                                                                                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_register_bank_b_module:lab7_soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.445      ; 1.052      ;
; 0.386 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|d_write                                                                                                                                                                                                                                                                                                                                ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|d_write                                                                                                                                                                                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|R_dst_regnum[0]                                                                                                                                                                                                                                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_register_bank_b_module:lab7_soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.445      ; 1.053      ;
; 0.388 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_align_cycle[0]                                                                                                                                                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_align_cycle[0]                                                                                                                                                                                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.100      ; 0.674      ;
; 0.388 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|R_dst_regnum[0]                                                                                                                                                                                                                                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_register_bank_a_module:lab7_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.438      ; 1.048      ;
; 0.389 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|R_dst_regnum[3]                                                                                                                                                                                                                                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_register_bank_b_module:lab7_soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.445      ; 1.056      ;
; 0.392 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|R_dst_regnum[2]                                                                                                                                                                                                                                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_register_bank_a_module:lab7_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.438      ; 1.052      ;
; 0.401 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted                                                                                                                                                                                                                                                                         ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted                                                                                                                                                                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted                                                                                                                                                                                                                                                                          ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted                                                                                                                                                                                                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer                                                                                                                                                                                                                                                                      ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer                                                                                                                                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reset_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reset_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reset_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reset_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_align_cycle[1]                                                                                                                                                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_align_cycle[1]                                                                                                                                                                                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_aligning_data                                                                                                                                                                                                                                                                                                                    ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_aligning_data                                                                                                                                                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reset_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reset_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_waiting_for_data                                                                                                                                                                                                                                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_waiting_for_data                                                                                                                                                                                                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.082      ; 0.669      ;
; 0.402 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                                     ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                     ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                                    ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_008|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_008|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:reset_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:reset_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|read                                                                                                                                                                                                                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|read                                                                                                                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                               ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                                                     ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                    ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accumulate_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accumulate_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accumulate_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accumulate_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:accumulate_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:accumulate_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accumulate_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                                              ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accumulate_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                                ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                               ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                                                      ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|wait_for_one_post_bret_inst                                                                                                                                                                                                                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|wait_for_one_post_bret_inst                                                                                                                                                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab7_soc:m_lab7_soc|lab7_soc_sdram_pll:sdram_pll|pfdena_reg                                                                                                                                                                                                                                                                                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_sdram_pll:sdram_pll|pfdena_reg                                                                                                                                                                                                                                                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|write                                                                                                                                                                                                                                                      ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|write                                                                                                                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                                                                                                                       ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|hbreak_pending                                                                                                                                                                                                                                                                                                                         ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|hbreak_pending                                                                                                                                                                                                                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                               ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                                      ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accumulate_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                              ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accumulate_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                                     ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd                                                                                                                                                              ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd                                                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break                                                                                                                                                         ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break                                                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch                                                                                                                                                         ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch                                                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset                                                                                                                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr                                                                                                                                                              ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr                                                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready                                                                                                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd                                                                                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd                                                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode                                                                                                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error                                                                                                                                                      ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go                                                                                                                                                         ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go                                                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.406 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                               ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.082      ; 0.674      ;
; 0.407 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                                                    ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:reset_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:reset_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:accumulate_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:accumulate_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.674      ;
; 0.412 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata[17]                                                                                                                                                                                                                                               ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[17]                                                                                                                                                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.098      ; 0.696      ;
; 0.413 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.100      ; 0.699      ;
; 0.413 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.098      ; 0.697      ;
; 0.418 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.100      ; 0.704      ;
; 0.419 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.098      ; 0.703      ;
; 0.419 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_udr                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.098      ; 0.703      ;
; 0.426 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_008|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_008|saved_grant[1]                                                                                                                                                                                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.693      ;
; 0.427 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                            ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.694      ;
; 0.428 ; lab7_soc:m_lab7_soc|lab7_soc_sw:sw|readdata[5]                                                                                                                                                                                                                                                                                                                                                                              ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[5]                                                                                                                                                                                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.695      ;
; 0.429 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                               ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break                                                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.695      ;
; 0.430 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_002|saved_grant[1]                                                                                                                                                                                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; lab7_soc:m_lab7_soc|lab7_soc_sdram_pll:sdram_pll|lab7_soc_sdram_pll_stdsync_sv6:stdsync2|lab7_soc_sdram_pll_dffpipe_l2c:dffpipe3|dffe4a[0]                                                                                                                                                                                                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_sdram_pll:sdram_pll|lab7_soc_sdram_pll_stdsync_sv6:stdsync2|lab7_soc_sdram_pll_dffpipe_l2c:dffpipe3|dffe5a[0]                                                                                                                                                                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.697      ;
; 0.430 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.697      ;
; 0.430 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.697      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'm_lab7_soc|sdram_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                   ; To Node                                                                                                                                                                                                                     ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 0.385 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][107]                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][107]                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][86]                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][86]                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][68]                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][68]                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.098      ; 0.669      ;
; 0.402 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_next.010000000                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_next.010000000                                                                                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                                      ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                                      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|full                                                                                                       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|full                                                                                                       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[2]                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[2]                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[1]                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[1]                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[2]                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[2]                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_cmd[3]                                                                                                                                                                           ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_cmd[3]                                                                                                                                                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|ack_refresh_request                                                                                                                                                                ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|ack_refresh_request                                                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_state.000000001                                                                                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_state.000000001                                                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entries[0]                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entries[0]                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entries[1]                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entries[1]                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|rd_address                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|rd_address                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0]                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0]                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|wr_address                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|wr_address                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_cmd[1]                                                                                                                                                                           ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_cmd[1]                                                                                                                                                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_cmd[0]                                                                                                                                                                           ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_cmd[0]                                                                                                                                                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|refresh_request                                                                                                                                                                    ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|refresh_request                                                                                                                                                                    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|init_done                                                                                                                                                                          ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|init_done                                                                                                                                                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_cmd[2]                                                                                                                                                                           ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_cmd[2]                                                                                                                                                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_state.101                                                                                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_state.101                                                                                                                                                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_next.000                                                                                                                                                                         ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_next.000                                                                                                                                                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_count[2]                                                                                                                                                                         ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_count[2]                                                                                                                                                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_count[0]                                                                                                                                                                         ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_count[0]                                                                                                                                                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_count[1]                                                                                                                                                                         ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_count[1]                                                                                                                                                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_next.101                                                                                                                                                                         ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_next.101                                                                                                                                                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_state.000                                                                                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_state.000                                                                                                                                                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_refs[2]                                                                                                                                                                          ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_refs[2]                                                                                                                                                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_refs[0]                                                                                                                                                                          ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_refs[0]                                                                                                                                                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_refs[1]                                                                                                                                                                          ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_refs[1]                                                                                                                                                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.404 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_count[1]                                                                                                                                                                         ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_count[1]                                                                                                                                                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_state.000100000                                                                                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_state.000100000                                                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.407 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[0]                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[0]                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.674      ;
; 0.421 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|ack_refresh_request                                                                                                                                                                ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|refresh_request                                                                                                                                                                    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.687      ;
; 0.426 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.693      ;
; 0.427 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_1[8]                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|active_data[8]                                                                                                                                                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.694      ;
; 0.428 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_1[10]                                                                                                ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|active_data[10]                                                                                                                                                                    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.694      ;
; 0.428 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_1[6]                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|active_data[6]                                                                                                                                                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.694      ;
; 0.429 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[52]                                          ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_0[50]                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                            ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.695      ;
; 0.431 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1  ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_next.101                                                                                                                                                                         ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_state.101                                                                                                                                                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.697      ;
; 0.442 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_state.001                                                                                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_cmd[1]                                                                                                                                                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.708      ;
; 0.450 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[31]                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31]                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.717      ;
; 0.450 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[19]                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.717      ;
; 0.450 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[11]                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.717      ;
; 0.451 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[9]                                                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.718      ;
; 0.451 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[21]                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.718      ;
; 0.451 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[14]                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.718      ;
; 0.451 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[3]                                                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.718      ;
; 0.452 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[7]                                                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.719      ;
; 0.452 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[12]                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.719      ;
; 0.454 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[6]                                                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.721      ;
; 0.459 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.725      ;
; 0.460 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_state.111                                                                                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_count[2]                                                                                                                                                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.726      ;
; 0.461 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_state.111                                                                                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_state.011                                                                                                                                                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.727      ;
; 0.464 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|rd_address                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|active_data[31]                                                                                                                                                                    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.730      ;
; 0.464 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|rd_address                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|active_data[25]                                                                                                                                                                    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.730      ;
; 0.486 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|init_done                                                                                                                                                                          ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|ack_refresh_request                                                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.752      ;
; 0.494 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_state.000000100                                                                                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_state.010000000                                                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.760      ;
; 0.503 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_state.101                                                                                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_cmd[3]                                                                                                                                                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.769      ;
; 0.505 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_state.101                                                                                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_cmd[2]                                                                                                                                                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.771      ;
; 0.505 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_state.101                                                                                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_next.000                                                                                                                                                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.771      ;
; 0.506 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_state.101                                                                                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_cmd[0]                                                                                                                                                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.772      ;
; 0.515 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_state.011                                                                                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_state.111                                                                                                                                                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.781      ;
; 0.515 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_state.101                                                                                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_next.101                                                                                                                                                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.781      ;
; 0.516 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_state.011                                                                                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_state.010                                                                                                                                                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.782      ;
; 0.543 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_cmd[2]~_Duplicate_1                                                                                                                                                              ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|rd_valid[0]                                                                                                                                                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.809      ;
; 0.549 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_1[52]                                                                                                ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|active_addr[16]                                                                                                                                                                    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.815      ;
; 0.550 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_1[4]                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|active_data[4]                                                                                                                                                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.817      ;
; 0.550 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_1[59]                                                                                                ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|active_addr[23]                                                                                                                                                                    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.816      ;
; 0.551 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_1[45]                                                                                                ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|active_addr[9]                                                                                                                                                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.817      ;
; 0.551 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_1[41]                                                                                                ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|active_addr[5]                                                                                                                                                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.817      ;
; 0.551 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_1[40]                                                                                                ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|active_addr[4]                                                                                                                                                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.817      ;
; 0.551 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_1[50]                                                                                                ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|active_addr[14]                                                                                                                                                                    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.817      ;
; 0.551 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_1[57]                                                                                                ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|active_addr[21]                                                                                                                                                                    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.817      ;
; 0.551 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.818      ;
; 0.551 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[59]                                              ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_0[57]                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.818      ;
; 0.552 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_1[43]                                                                                                ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|active_addr[7]                                                                                                                                                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.818      ;
; 0.552 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][107]                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][107]                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.819      ;
; 0.552 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][86]                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][86]                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.819      ;
; 0.552 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][68]                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][68]                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.819      ;
; 0.552 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][68]                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][68]                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.819      ;
; 0.552 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][86]                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][86]                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.819      ;
; 0.553 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_1[9]                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|active_data[9]                                                                                                                                                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.819      ;
; 0.553 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_1[3]                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|active_data[3]                                                                                                                                                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.820      ;
; 0.553 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_1[42]                                                                                                ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|active_addr[6]                                                                                                                                                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.819      ;
; 0.553 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_1[37]                                                                                                ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|active_addr[1]                                                                                                                                                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.819      ;
; 0.554 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_1[36]                                                                                                ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|active_addr[0]                                                                                                                                                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.820      ;
; 0.554 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][107]                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][107]                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.821      ;
; 0.555 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][107]                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][107]                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.821      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.402 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.408 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.674      ;
; 0.411 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.098      ; 0.695      ;
; 0.411 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.098      ; 0.695      ;
; 0.419 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.098      ; 0.703      ;
; 0.421 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.687      ;
; 0.430 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.431 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.697      ;
; 0.433 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.698      ;
; 0.435 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.701      ;
; 0.436 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.702      ;
; 0.437 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.703      ;
; 0.437 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.703      ;
; 0.437 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.703      ;
; 0.438 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.704      ;
; 0.438 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.704      ;
; 0.438 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[3]                                                        ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[2]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.704      ;
; 0.439 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.705      ;
; 0.439 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.705      ;
; 0.444 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.711      ;
; 0.445 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.712      ;
; 0.449 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.715      ;
; 0.451 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[14]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[13]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.717      ;
; 0.451 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[28]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[27]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.717      ;
; 0.452 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[4]                                                        ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[3]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.718      ;
; 0.452 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[31]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[30]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.718      ;
; 0.452 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[33]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[32]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.718      ;
; 0.453 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[13]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[12]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.719      ;
; 0.453 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[23]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[22]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.719      ;
; 0.453 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[29]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[28]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.719      ;
; 0.458 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.725      ;
; 0.461 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.727      ;
; 0.470 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.736      ;
; 0.552 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.818      ;
; 0.552 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.819      ;
; 0.553 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.820      ;
; 0.556 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.822      ;
; 0.561 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[10]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[9]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.827      ;
; 0.576 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[11]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[10]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.842      ;
; 0.576 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[30]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[29]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.842      ;
; 0.578 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[27]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[26]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.844      ;
; 0.602 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.867      ;
; 0.602 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.867      ;
; 0.603 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.868      ;
; 0.605 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|ir_out[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.098      ; 0.889      ;
; 0.607 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.873      ;
; 0.607 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.873      ;
; 0.609 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.875      ;
; 0.609 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.875      ;
; 0.609 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.875      ;
; 0.610 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.876      ;
; 0.619 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.885      ;
; 0.629 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.895      ;
; 0.637 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.903      ;
; 0.639 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.905      ;
; 0.641 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.908      ;
; 0.645 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.911      ;
; 0.646 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.912      ;
; 0.648 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.914      ;
; 0.650 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.916      ;
; 0.658 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[37]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[36]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.924      ;
; 0.661 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[18]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[17]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.927      ;
; 0.661 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[20]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[19]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.927      ;
; 0.662 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[26]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[25]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.928      ;
; 0.665 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[17]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[16]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.931      ;
; 0.666 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[22]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[21]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.932      ;
; 0.667 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[21]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[20]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.933      ;
; 0.672 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.938      ;
; 0.674 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.940      ;
; 0.674 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.940      ;
; 0.676 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.942      ;
; 0.678 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.944      ;
; 0.680 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.946      ;
; 0.680 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.946      ;
; 0.682 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.948      ;
; 0.694 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.960      ;
; 0.696 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.962      ;
; 0.703 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.969      ;
; 0.703 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.969      ;
; 0.708 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.974      ;
; 0.708 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.974      ;
; 0.708 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.974      ;
; 0.713 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.979      ;
; 0.762 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.028      ;
; 0.762 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.028      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'main_clk_50'                                                                                                                                                                                                                                                                                             ;
+--------+-----------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                             ; To Node                                                                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 13.857 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[52]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.074     ; 6.087      ;
; 13.857 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[49]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.074     ; 6.087      ;
; 13.857 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[50]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.074     ; 6.087      ;
; 13.857 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[51]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.074     ; 6.087      ;
; 13.857 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[43]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.074     ; 6.087      ;
; 13.857 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.074     ; 6.087      ;
; 13.858 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[48]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.066     ; 6.094      ;
; 13.858 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[44]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.066     ; 6.094      ;
; 13.858 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[45]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.066     ; 6.094      ;
; 13.858 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[46]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.066     ; 6.094      ;
; 13.858 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.079     ; 6.081      ;
; 13.858 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.079     ; 6.081      ;
; 13.858 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.079     ; 6.081      ;
; 13.858 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[52]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.078     ; 6.082      ;
; 13.858 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[61]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.078     ; 6.082      ;
; 13.858 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[49]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.078     ; 6.082      ;
; 13.858 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.078     ; 6.082      ;
; 13.858 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[50]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.078     ; 6.082      ;
; 13.858 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[51]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.078     ; 6.082      ;
; 13.858 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[39]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.078     ; 6.082      ;
; 13.858 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[42]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.078     ; 6.082      ;
; 13.858 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[45]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.078     ; 6.082      ;
; 13.859 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[60]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.078     ; 6.081      ;
; 13.859 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[59]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.078     ; 6.081      ;
; 13.859 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[58]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.078     ; 6.081      ;
; 13.859 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[57]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.078     ; 6.081      ;
; 13.859 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[42]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.078     ; 6.081      ;
; 13.859 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.076     ; 6.083      ;
; 13.859 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[60]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.076     ; 6.083      ;
; 13.859 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[54]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.076     ; 6.083      ;
; 13.859 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[59]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.076     ; 6.083      ;
; 13.859 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[58]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.076     ; 6.083      ;
; 13.859 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[56]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.076     ; 6.083      ;
; 13.859 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[57]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.076     ; 6.083      ;
; 13.859 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[53]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.076     ; 6.083      ;
; 13.859 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[48]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.076     ; 6.083      ;
; 13.859 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[34]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.076     ; 6.083      ;
; 13.868 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107]     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.054     ; 6.096      ;
; 13.868 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[38]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.054     ; 6.096      ;
; 13.868 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[47]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.054     ; 6.096      ;
; 13.868 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.054     ; 6.096      ;
; 13.868 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.054     ; 6.096      ;
; 13.868 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.054     ; 6.096      ;
; 13.868 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.054     ; 6.096      ;
; 13.868 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.053     ; 6.097      ;
; 13.868 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.053     ; 6.097      ;
; 13.868 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.054     ; 6.096      ;
; 13.868 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.054     ; 6.096      ;
; 13.868 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.053     ; 6.097      ;
; 13.868 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[86]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.073     ; 6.077      ;
; 13.868 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[32]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.073     ; 6.077      ;
; 13.868 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[33]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.073     ; 6.077      ;
; 13.868 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[35]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.073     ; 6.077      ;
; 13.869 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[61]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.070     ; 6.079      ;
; 13.869 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[54]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.069     ; 6.080      ;
; 13.869 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[55]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.069     ; 6.080      ;
; 13.869 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[56]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.069     ; 6.080      ;
; 13.869 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[53]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.069     ; 6.080      ;
; 13.869 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.070     ; 6.079      ;
; 13.869 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[39]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.069     ; 6.080      ;
; 13.869 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[40]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.070     ; 6.079      ;
; 13.869 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.070     ; 6.079      ;
; 13.869 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.071     ; 6.078      ;
; 13.869 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.071     ; 6.078      ;
; 13.869 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.071     ; 6.078      ;
; 13.879 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.055     ; 6.084      ;
; 13.879 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.055     ; 6.084      ;
; 13.879 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.055     ; 6.084      ;
; 13.879 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.055     ; 6.084      ;
; 13.879 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.055     ; 6.084      ;
; 13.879 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.055     ; 6.084      ;
; 13.879 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.055     ; 6.084      ;
; 13.879 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.055     ; 6.084      ;
; 13.879 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.055     ; 6.084      ;
; 13.879 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[32]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.055     ; 6.084      ;
; 13.879 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[33]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.055     ; 6.084      ;
; 14.244 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|D_iw[12]                                                                                      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.060     ; 5.714      ;
; 14.244 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|D_iw[2]                                                                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.061     ; 5.713      ;
; 14.244 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|D_iw[14]                                                                                      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.060     ; 5.714      ;
; 14.244 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|D_iw[1]                                                                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.061     ; 5.713      ;
; 14.244 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[7]                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.060     ; 5.714      ;
; 14.244 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|av_readdata_pre[1]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.061     ; 5.713      ;
; 14.244 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_sw:sw|readdata[1]                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.061     ; 5.713      ;
; 14.244 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[1]                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.061     ; 5.713      ;
; 14.244 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[14]                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.060     ; 5.714      ;
; 14.244 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[3]                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.060     ; 5.714      ;
; 14.244 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[2]                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.060     ; 5.714      ;
; 14.244 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_sw:sw|readdata[0]                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.061     ; 5.713      ;
; 14.244 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[30]                          ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.060     ; 5.714      ;
; 14.244 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[12]                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.060     ; 5.714      ;
; 14.245 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_008|saved_grant[0]                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.061     ; 5.712      ;
; 14.245 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_008|altera_merlin_arbitrator:arb|top_priority_reg[1]                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.061     ; 5.712      ;
; 14.245 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_008|altera_merlin_arbitrator:arb|top_priority_reg[0]                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.061     ; 5.712      ;
; 14.245 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_008|saved_grant[1]                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.061     ; 5.712      ;
; 14.245 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_008|packet_in_progress                                                 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.062     ; 5.711      ;
; 14.245 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reset_s1_agent_rsp_fifo|mem_used[0]                                                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.058     ; 5.715      ;
; 14.245 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:reset_s1_translator|wait_latency_counter[0]                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.062     ; 5.711      ;
; 14.245 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:reset_s1_translator|wait_latency_counter[1]                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.062     ; 5.711      ;
; 14.245 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reset_s1_agent_rsp_fifo|mem_used[1]                                                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.058     ; 5.715      ;
; 14.245 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:reset_s1_translator|read_latency_shift_reg[0]                                      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.058     ; 5.715      ;
+--------+-----------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'm_lab7_soc|sdram_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                         ; To Node                                                                                                                                                                           ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 14.597 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[19]                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.259     ; 5.039      ;
; 14.597 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[20]                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.259     ; 5.039      ;
; 14.598 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[16]                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.255     ; 5.042      ;
; 14.598 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[22]                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.255     ; 5.042      ;
; 14.599 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[21]                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.287     ; 5.009      ;
; 14.600 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[17]                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.266     ; 5.029      ;
; 14.605 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[20]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.148     ; 5.152      ;
; 14.605 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[19]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.148     ; 5.152      ;
; 14.606 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_dqm[3]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.138     ; 5.161      ;
; 14.606 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[22]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.144     ; 5.155      ;
; 14.606 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[16]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.144     ; 5.155      ;
; 14.606 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[3]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.138     ; 5.161      ;
; 14.607 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[21]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.176     ; 5.122      ;
; 14.608 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_dqm[2]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.155     ; 5.142      ;
; 14.608 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[17]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.155     ; 5.142      ;
; 14.613 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[18]                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.251     ; 5.031      ;
; 14.616 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[23]                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.261     ; 5.018      ;
; 14.621 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[18]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.140     ; 5.144      ;
; 14.621 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[3]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.230     ; 5.044      ;
; 14.621 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[7]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.209     ; 5.065      ;
; 14.621 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[28]                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.209     ; 5.065      ;
; 14.621 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[30]                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.209     ; 5.065      ;
; 14.622 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[4]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.215     ; 5.058      ;
; 14.622 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[6]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.218     ; 5.055      ;
; 14.622 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[25]                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.207     ; 5.066      ;
; 14.622 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[26]                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.207     ; 5.066      ;
; 14.622 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[27]                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.207     ; 5.066      ;
; 14.622 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[5]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.218     ; 5.055      ;
; 14.622 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[2]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.215     ; 5.058      ;
; 14.623 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[10]                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.221     ; 5.051      ;
; 14.623 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[29]                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.209     ; 5.063      ;
; 14.623 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[12]                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.221     ; 5.051      ;
; 14.624 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[23]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.150     ; 5.131      ;
; 14.624 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[31]                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.212     ; 5.059      ;
; 14.624 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[14]                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.249     ; 5.022      ;
; 14.624 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[0]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.249     ; 5.022      ;
; 14.626 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[15]                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.232     ; 5.037      ;
; 14.626 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[8]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.232     ; 5.037      ;
; 14.626 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[9]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.232     ; 5.037      ;
; 14.626 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[24]                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.232     ; 5.037      ;
; 14.628 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[11]                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.261     ; 5.006      ;
; 14.629 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[30]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.098     ; 5.178      ;
; 14.629 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[28]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.098     ; 5.178      ;
; 14.629 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[7]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.098     ; 5.178      ;
; 14.629 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[3]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.119     ; 5.157      ;
; 14.629 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[0]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.098     ; 5.178      ;
; 14.630 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[27]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.096     ; 5.179      ;
; 14.630 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[26]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.096     ; 5.179      ;
; 14.630 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[25]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.096     ; 5.179      ;
; 14.630 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[6]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.107     ; 5.168      ;
; 14.630 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[5]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.107     ; 5.168      ;
; 14.630 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[4]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.104     ; 5.171      ;
; 14.630 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[2]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.104     ; 5.171      ;
; 14.630 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_bank[1]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.098     ; 5.177      ;
; 14.631 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[29]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.098     ; 5.176      ;
; 14.631 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[12]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.110     ; 5.164      ;
; 14.631 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[10]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.110     ; 5.164      ;
; 14.631 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[8]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.133     ; 5.141      ;
; 14.631 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[6]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.133     ; 5.141      ;
; 14.631 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[10]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.098     ; 5.176      ;
; 14.632 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_dqm[0]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.101     ; 5.172      ;
; 14.632 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[31]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.101     ; 5.172      ;
; 14.632 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[14]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.138     ; 5.135      ;
; 14.632 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[0]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.138     ; 5.135      ;
; 14.632 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[9]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.138     ; 5.135      ;
; 14.633 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[2]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.158     ; 5.114      ;
; 14.633 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_bank[0]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.158     ; 5.114      ;
; 14.634 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[24]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.121     ; 5.150      ;
; 14.634 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[15]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.121     ; 5.150      ;
; 14.634 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[9]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.121     ; 5.150      ;
; 14.634 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[8]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.121     ; 5.150      ;
; 14.634 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[5]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.126     ; 5.145      ;
; 14.634 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[12]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.126     ; 5.145      ;
; 14.634 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[11]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.121     ; 5.150      ;
; 14.636 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[11]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.150     ; 5.119      ;
; 14.636 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[4]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.150     ; 5.119      ;
; 14.636 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[1]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.150     ; 5.119      ;
; 14.637 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[1]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.226     ; 5.032      ;
; 14.641 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[13]                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.237     ; 5.017      ;
; 14.644 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[7]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.119     ; 5.142      ;
; 14.645 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[1]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.115     ; 5.145      ;
; 14.648 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_dqm[1]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.144     ; 5.113      ;
; 14.649 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[13]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.126     ; 5.130      ;
; 14.662 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34]    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.065     ; 5.291      ;
; 14.662 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.065     ; 5.291      ;
; 14.694 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68]    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.070     ; 5.254      ;
; 14.694 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[41]    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.070     ; 5.254      ;
; 14.697 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.060     ; 5.261      ;
; 14.723 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.061     ; 5.234      ;
; 14.723 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.061     ; 5.234      ;
; 14.723 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.061     ; 5.234      ;
; 14.723 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.061     ; 5.234      ;
; 14.724 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.058     ; 5.236      ;
; 14.724 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.058     ; 5.236      ;
; 14.724 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.058     ; 5.236      ;
; 14.724 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.058     ; 5.236      ;
; 14.724 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.058     ; 5.236      ;
; 14.724 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.058     ; 5.236      ;
; 14.724 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.058     ; 5.236      ;
; 14.724 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[47]    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.065     ; 5.229      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 97.765 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.129     ; 2.124      ;
; 97.765 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.129     ; 2.124      ;
; 97.824 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.122     ; 2.072      ;
; 97.824 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.122     ; 2.072      ;
; 98.016 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.920      ;
; 98.086 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 1.845      ;
; 98.086 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 1.845      ;
; 98.086 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 1.845      ;
; 98.086 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 1.845      ;
; 98.086 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 1.845      ;
; 98.291 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.648      ;
; 98.291 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.648      ;
; 98.291 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.648      ;
; 98.291 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.648      ;
; 98.291 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.648      ;
; 98.291 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.648      ;
; 98.291 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.648      ;
; 98.291 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.648      ;
; 98.291 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.648      ;
; 98.291 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.648      ;
; 98.291 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.648      ;
; 98.291 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.648      ;
; 98.384 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.554      ;
; 98.384 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.554      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.155 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.422      ;
; 1.155 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.422      ;
; 1.244 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.511      ;
; 1.244 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.511      ;
; 1.244 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.511      ;
; 1.244 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.511      ;
; 1.244 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.511      ;
; 1.244 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.511      ;
; 1.244 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.511      ;
; 1.244 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.511      ;
; 1.244 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.511      ;
; 1.244 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.511      ;
; 1.244 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.511      ;
; 1.244 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.511      ;
; 1.461 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.721      ;
; 1.461 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.721      ;
; 1.461 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.721      ;
; 1.461 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.721      ;
; 1.461 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.721      ;
; 1.506 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.771      ;
; 1.669 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 1.942      ;
; 1.669 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 1.942      ;
; 1.732 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.998      ;
; 1.732 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.998      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'm_lab7_soc|sdram_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                         ; To Node                                                                                                                                                                                                                     ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 3.834 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[49]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.544      ; 4.564      ;
; 3.834 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.544      ; 4.564      ;
; 3.834 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[50]                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.544      ; 4.564      ;
; 3.834 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[50]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.544      ; 4.564      ;
; 3.834 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[86]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.544      ; 4.564      ;
; 3.834 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.544      ; 4.564      ;
; 3.834 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[43]                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.544      ; 4.564      ;
; 3.834 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[45]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.544      ; 4.564      ;
; 3.834 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.544      ; 4.564      ;
; 3.834 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.544      ; 4.564      ;
; 3.834 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.544      ; 4.564      ;
; 3.863 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.522      ; 4.571      ;
; 3.863 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.522      ; 4.571      ;
; 3.863 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.522      ; 4.571      ;
; 3.863 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.522      ; 4.571      ;
; 3.863 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32]                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.522      ; 4.571      ;
; 3.868 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.514      ; 4.568      ;
; 3.869 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][107]                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.520      ; 4.575      ;
; 3.869 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][86]                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.520      ; 4.575      ;
; 3.869 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][68]                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.520      ; 4.575      ;
; 3.869 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.510      ; 4.565      ;
; 3.869 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.510      ; 4.565      ;
; 3.869 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.510      ; 4.565      ;
; 3.869 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[41]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.510      ; 4.565      ;
; 3.869 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[46]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.510      ; 4.565      ;
; 3.869 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.510      ; 4.565      ;
; 4.293 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_cmd[3]                                                                                                                                                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.075      ; 4.554      ;
; 4.293 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[30]~_Duplicate_1                                                                                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 4.557      ;
; 4.293 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[26]~_Duplicate_1                                                                                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 4.557      ;
; 4.293 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[25]~_Duplicate_1                                                                                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 4.557      ;
; 4.293 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_cmd[1]~_Duplicate_1                                                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 4.553      ;
; 4.293 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|ack_refresh_request                                                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 4.553      ;
; 4.293 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_cmd[2]~_Duplicate_1                                                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 4.553      ;
; 4.293 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|rd_address                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 4.557      ;
; 4.293 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_cmd[0]~_Duplicate_1                                                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 4.553      ;
; 4.293 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.101      ; 4.580      ;
; 4.293 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.098      ; 4.577      ;
; 4.293 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.098      ; 4.577      ;
; 4.293 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.101      ; 4.580      ;
; 4.293 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.098      ; 4.577      ;
; 4.293 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.101      ; 4.580      ;
; 4.293 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.101      ; 4.580      ;
; 4.293 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.098      ; 4.577      ;
; 4.293 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.098      ; 4.577      ;
; 4.293 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24]                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.101      ; 4.580      ;
; 4.293 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25]                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.101      ; 4.580      ;
; 4.293 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26]                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.098      ; 4.577      ;
; 4.293 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27]                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.101      ; 4.580      ;
; 4.293 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.101      ; 4.580      ;
; 4.293 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.098      ; 4.577      ;
; 4.293 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31]                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.098      ; 4.577      ;
; 4.293 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.101      ; 4.580      ;
; 4.293 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.101      ; 4.580      ;
; 4.293 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_valid                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.101      ; 4.580      ;
; 4.293 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|internal_out_valid                                                                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.101      ; 4.580      ;
; 4.293 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                                      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.101      ; 4.580      ;
; 4.293 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|full                                                                                                       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.098      ; 4.577      ;
; 4.293 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[2]                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.101      ; 4.580      ;
; 4.293 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[3]                                                                                             ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.099      ; 4.578      ;
; 4.293 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[0]                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.101      ; 4.580      ;
; 4.293 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[1]                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.101      ; 4.580      ;
; 4.293 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[15]                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.098      ; 4.577      ;
; 4.293 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[4]                                                                                             ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.099      ; 4.578      ;
; 4.293 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[16]                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.099      ; 4.578      ;
; 4.293 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[1]                                                                                             ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.098      ; 4.577      ;
; 4.293 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[10]                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.099      ; 4.578      ;
; 4.293 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[17]                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.099      ; 4.578      ;
; 4.293 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[18]                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.099      ; 4.578      ;
; 4.293 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[19]                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.099      ; 4.578      ;
; 4.293 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[20]                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.101      ; 4.580      ;
; 4.293 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[7]                                                                                             ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.099      ; 4.578      ;
; 4.293 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[8]                                                                                             ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.098      ; 4.577      ;
; 4.293 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[22]                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.099      ; 4.578      ;
; 4.293 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[9]                                                                                             ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.098      ; 4.577      ;
; 4.293 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[24]                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.099      ; 4.578      ;
; 4.293 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[25]                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.098      ; 4.577      ;
; 4.293 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[26]                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.098      ; 4.577      ;
; 4.293 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[27]                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.099      ; 4.578      ;
; 4.293 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[29]                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.098      ; 4.577      ;
; 4.293 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[30]                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.099      ; 4.578      ;
; 4.293 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[31]                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.098      ; 4.577      ;
; 4.293 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[13]                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.099      ; 4.578      ;
; 4.293 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[5]                                                                                             ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.101      ; 4.580      ;
; 4.293 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[0]                                                                                             ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.099      ; 4.578      ;
; 4.293 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.101      ; 4.580      ;
; 4.293 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.099      ; 4.578      ;
; 4.293 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.099      ; 4.578      ;
; 4.293 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.099      ; 4.578      ;
; 4.293 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.099      ; 4.578      ;
; 4.293 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.099      ; 4.578      ;
; 4.293 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.099      ; 4.578      ;
; 4.293 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.099      ; 4.578      ;
; 4.293 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.099      ; 4.578      ;
; 4.293 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.101      ; 4.580      ;
; 4.293 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[0]                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.101      ; 4.580      ;
; 4.293 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.101      ; 4.580      ;
; 4.293 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[2]                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.101      ; 4.580      ;
; 4.293 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_valid                                                                                                                                                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.098      ; 4.577      ;
; 4.293 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|rd_valid[2]                                                                                                                                                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.098      ; 4.577      ;
; 4.293 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|rd_valid[1]                                                                                                                                                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.101      ; 4.580      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'main_clk_50'                                                                                                                                                                                                                                                                                                                                      ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                             ; To Node                                                                                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 4.593 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.575      ; 5.354      ;
; 4.593 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[20]                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.574      ; 5.353      ;
; 4.593 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[25]                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.574      ; 5.353      ;
; 4.593 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_align_cycle[0]                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.572      ; 5.351      ;
; 4.593 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.574      ; 5.353      ;
; 4.593 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.574      ; 5.353      ;
; 4.593 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.575      ; 5.354      ;
; 4.593 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.574      ; 5.353      ;
; 4.593 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.574      ; 5.353      ;
; 4.593 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.574      ; 5.353      ;
; 4.593 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.574      ; 5.353      ;
; 4.593 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.574      ; 5.353      ;
; 4.593 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.575      ; 5.354      ;
; 4.593 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.575      ; 5.354      ;
; 4.593 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.575      ; 5.354      ;
; 4.593 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.575      ; 5.354      ;
; 4.593 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_sw:sw|readdata[2]                                                                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.575      ; 5.354      ;
; 4.593 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[2]                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.575      ; 5.354      ;
; 4.593 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|d_read                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.572      ; 5.351      ;
; 4.593 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.575      ; 5.354      ;
; 4.622 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|i_read                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.544      ; 5.352      ;
; 4.622 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.544      ; 5.352      ;
; 4.622 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.544      ; 5.352      ;
; 4.622 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[29]                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.544      ; 5.352      ;
; 4.624 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.539      ; 5.349      ;
; 4.624 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.539      ; 5.349      ;
; 4.624 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.543      ; 5.353      ;
; 4.624 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|D_valid                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.543      ; 5.353      ;
; 4.624 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.543      ; 5.353      ;
; 4.624 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.546      ; 5.356      ;
; 4.624 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.543      ; 5.353      ;
; 4.624 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.546      ; 5.356      ;
; 4.624 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.546      ; 5.356      ;
; 4.624 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.546      ; 5.356      ;
; 4.624 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.546      ; 5.356      ;
; 4.624 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.546      ; 5.356      ;
; 4.624 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.546      ; 5.356      ;
; 4.624 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.546      ; 5.356      ;
; 4.624 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.546      ; 5.356      ;
; 4.624 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.546      ; 5.356      ;
; 4.624 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[17]                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.539      ; 5.349      ;
; 4.624 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.546      ; 5.356      ;
; 4.624 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.546      ; 5.356      ;
; 4.640 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.531      ; 5.357      ;
; 4.640 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[19]                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.531      ; 5.357      ;
; 4.640 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[21]                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.531      ; 5.357      ;
; 4.640 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.531      ; 5.357      ;
; 4.640 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.531      ; 5.357      ;
; 4.640 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[23]                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.531      ; 5.357      ;
; 4.640 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[28]                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.531      ; 5.357      ;
; 4.640 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[13]                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.531      ; 5.357      ;
; 4.640 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.531      ; 5.357      ;
; 4.640 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[16]                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.531      ; 5.357      ;
; 4.655 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|d_write                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.503      ; 5.344      ;
; 5.055 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[67]                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.108      ; 5.349      ;
; 5.055 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[66]                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.108      ; 5.349      ;
; 5.055 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.108      ; 5.349      ;
; 5.055 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.108      ; 5.349      ;
; 5.055 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.108      ; 5.349      ;
; 5.055 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.108      ; 5.349      ;
; 5.055 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|D_iw[5]                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.113      ; 5.354      ;
; 5.055 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|D_iw[4]                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.114      ; 5.355      ;
; 5.055 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|D_iw[10]                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.113      ; 5.354      ;
; 5.055 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|D_iw[8]                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.113      ; 5.354      ;
; 5.055 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.110      ; 5.351      ;
; 5.055 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_sw:sw|readdata[4]                                                                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.114      ; 5.355      ;
; 5.055 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[4]                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.114      ; 5.355      ;
; 5.055 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.114      ; 5.355      ;
; 5.055 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.113      ; 5.354      ;
; 5.055 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_sw:sw|readdata[6]                                                                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.114      ; 5.355      ;
; 5.055 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[6]                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.114      ; 5.355      ;
; 5.055 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[8]                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.113      ; 5.354      ;
; 5.055 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[22]                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.110      ; 5.351      ;
; 5.055 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[9]                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.110      ; 5.351      ;
; 5.055 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.113      ; 5.354      ;
; 5.055 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[27]                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.110      ; 5.351      ;
; 5.055 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.110      ; 5.351      ;
; 5.055 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[30]                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.110      ; 5.351      ;
; 5.055 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[6]                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.114      ; 5.355      ;
; 5.055 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[10]                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.113      ; 5.354      ;
; 5.055 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[7]                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.111      ; 5.352      ;
; 5.055 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.110      ; 5.351      ;
; 5.055 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[15]                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.110      ; 5.351      ;
; 5.055 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[6]                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.111      ; 5.352      ;
; 5.055 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.110      ; 5.351      ;
; 5.055 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[5]                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.111      ; 5.352      ;
; 5.055 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[4]                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.111      ; 5.352      ;
; 5.055 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.110      ; 5.351      ;
; 5.055 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[3]                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.111      ; 5.352      ;
; 5.055 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[2]                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.111      ; 5.352      ;
; 5.055 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[1]                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.111      ; 5.352      ;
; 5.055 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[0]                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.111      ; 5.352      ;
; 5.055 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.110      ; 5.351      ;
; 5.055 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[6]                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.111      ; 5.352      ;
; 5.055 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[4]                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.111      ; 5.352      ;
; 5.055 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[1]                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.111      ; 5.352      ;
; 5.055 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.113      ; 5.354      ;
; 5.055 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.110      ; 5.351      ;
; 5.055 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.113      ; 5.354      ;
; 5.055 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[5]                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.113      ; 5.354      ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 24
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.458
Worst Case Available Settling Time: 33.284 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                          ;
+------------+-----------------+--------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                           ; Note ;
+------------+-----------------+--------------------------------------+------+
; 76.52 MHz  ; 76.52 MHz       ; main_clk_50                          ;      ;
; 107.84 MHz ; 107.84 MHz      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;      ;
; 152.58 MHz ; 152.58 MHz      ; altera_reserved_tck                  ;      ;
+------------+-----------------+--------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                            ;
+--------------------------------------+--------+---------------+
; Clock                                ; Slack  ; End Point TNS ;
+--------------------------------------+--------+---------------+
; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 3.796  ; 0.000         ;
; main_clk_50                          ; 6.932  ; 0.000         ;
; altera_reserved_tck                  ; 46.723 ; 0.000         ;
+--------------------------------------+--------+---------------+


+--------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                            ;
+--------------------------------------+-------+---------------+
; Clock                                ; Slack ; End Point TNS ;
+--------------------------------------+-------+---------------+
; main_clk_50                          ; 0.336 ; 0.000         ;
; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.337 ; 0.000         ;
; altera_reserved_tck                  ; 0.354 ; 0.000         ;
+--------------------------------------+-------+---------------+


+---------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                         ;
+--------------------------------------+--------+---------------+
; Clock                                ; Slack  ; End Point TNS ;
+--------------------------------------+--------+---------------+
; main_clk_50                          ; 14.514 ; 0.000         ;
; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 15.100 ; 0.000         ;
; altera_reserved_tck                  ; 97.989 ; 0.000         ;
+--------------------------------------+--------+---------------+


+--------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                         ;
+--------------------------------------+-------+---------------+
; Clock                                ; Slack ; End Point TNS ;
+--------------------------------------+-------+---------------+
; altera_reserved_tck                  ; 1.055 ; 0.000         ;
; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 3.407 ; 0.000         ;
; main_clk_50                          ; 4.180 ; 0.000         ;
+--------------------------------------+-------+---------------+


+---------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary              ;
+--------------------------------------+--------+---------------+
; Clock                                ; Slack  ; End Point TNS ;
+--------------------------------------+--------+---------------+
; main_clk_50                          ; 9.557  ; 0.000         ;
; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 9.684  ; 0.000         ;
; altera_reserved_tck                  ; 49.487 ; 0.000         ;
+--------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'm_lab7_soc|sdram_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                 ;
+--------+------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                    ; To Node                                             ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 3.796  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[1]                                                                                         ; DRAM_CLK                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[1] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 10.000       ; 0.000      ; 4.204      ;
; 10.727 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[10]                                                                          ; DRAM_DQ[10]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.828     ; 3.445      ;
; 10.734 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[13]                                                                          ; DRAM_DQ[13]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.811     ; 3.455      ;
; 10.734 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[6]                                                                           ; DRAM_DQ[6]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.831     ; 3.435      ;
; 10.739 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[31]                                                                          ; DRAM_DQ[31]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.836     ; 3.425      ;
; 10.742 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[30]                                                                          ; DRAM_DQ[30]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.843     ; 3.415      ;
; 10.742 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[7]                                                                           ; DRAM_DQ[7]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.843     ; 3.415      ;
; 10.744 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[5]                                                                           ; DRAM_DQ[5]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.831     ; 3.425      ;
; 10.747 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[12]                                                                          ; DRAM_DQ[12]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.828     ; 3.425      ;
; 10.749 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_dqm[0]                                                                            ; DRAM_DQM[0]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.836     ; 3.415      ;
; 10.749 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[15]                                                                          ; DRAM_DQ[15]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.816     ; 3.435      ;
; 10.751 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[27]                                                                          ; DRAM_DQ[27]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.844     ; 3.405      ;
; 10.751 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[26]                                                                          ; DRAM_DQ[26]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.844     ; 3.405      ;
; 10.751 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[2]                                                                           ; DRAM_DQ[2]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.834     ; 3.415      ;
; 10.754 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[3]                                                                           ; DRAM_DQ[3]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.821     ; 3.425      ;
; 10.759 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[3]                                                                           ; DRAM_ADDR[3]                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.826     ; 3.415      ;
; 10.760 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[1]                                                                           ; DRAM_DQ[1]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.825     ; 3.415      ;
; 10.761 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[4]                                                                           ; DRAM_DQ[4]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.834     ; 3.405      ;
; 10.763 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_cmd[3]                                                                            ; DRAM_CS_N                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.842     ; 3.395      ;
; 10.769 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[9]                                                                           ; DRAM_DQ[9]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.816     ; 3.415      ;
; 10.771 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[18]                                                                          ; DRAM_DQ[18]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.824     ; 3.405      ;
; 10.772 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[28]                                                                          ; DRAM_DQ[28]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.843     ; 3.385      ;
; 10.774 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[29]                                                                          ; DRAM_DQ[29]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.841     ; 3.385      ;
; 10.779 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[8]                                                                           ; DRAM_DQ[8]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.816     ; 3.405      ;
; 10.780 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[19]                                                                          ; DRAM_DQ[19]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.815     ; 3.405      ;
; 10.781 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[25]                                                                          ; DRAM_DQ[25]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.844     ; 3.375      ;
; 10.782 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[0]                                                                           ; DRAM_ADDR[0]                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.843     ; 3.375      ;
; 10.783 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_bank[1]                                                                           ; DRAM_BA[1]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.842     ; 3.375      ;
; 10.787 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_dqm[2]                                                                            ; DRAM_DQM[2]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.808     ; 3.405      ;
; 10.787 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[22]                                                                          ; DRAM_DQ[22]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.818     ; 3.395      ;
; 10.789 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[11]                                                                          ; DRAM_ADDR[11]                                       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.816     ; 3.395      ;
; 10.790 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[20]                                                                          ; DRAM_DQ[20]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.815     ; 3.395      ;
; 10.797 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[16]                                                                          ; DRAM_DQ[16]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.818     ; 3.385      ;
; 10.804 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_cmd[2]                                                                            ; DRAM_RAS_N                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.821     ; 3.375      ;
; 10.804 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[12]                                                                          ; DRAM_ADDR[12]                                       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.811     ; 3.385      ;
; 10.807 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[17]                                                                          ; DRAM_DQ[17]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.808     ; 3.385      ;
; 10.807 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[0]                                                                           ; DRAM_DQ[0]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.798     ; 3.395      ;
; 10.809 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[24]                                                                          ; DRAM_DQ[24]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.816     ; 3.375      ;
; 10.810 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[11]                                                                          ; DRAM_DQ[11]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.785     ; 3.405      ;
; 10.810 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[8]                                                                           ; DRAM_ADDR[8]                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.805     ; 3.385      ;
; 10.813 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_dqm[1]                                                                            ; DRAM_DQM[1]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.792     ; 3.395      ;
; 10.814 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[23]                                                                          ; DRAM_DQ[23]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.811     ; 3.375      ;
; 10.814 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[5]                                                                           ; DRAM_ADDR[5]                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.811     ; 3.375      ;
; 10.817 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[9]                                                                           ; DRAM_ADDR[9]                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.798     ; 3.385      ;
; 10.819 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[21]                                                                          ; DRAM_DQ[21]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.786     ; 3.395      ;
; 10.823 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_cmd[1]                                                                            ; DRAM_CAS_N                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.792     ; 3.385      ;
; 10.827 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_cmd[0]                                                                            ; DRAM_WE_N                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.778     ; 3.395      ;
; 10.830 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[4]                                                                           ; DRAM_ADDR[4]                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.785     ; 3.385      ;
; 10.840 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[1]                                                                           ; DRAM_ADDR[1]                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.785     ; 3.375      ;
; 10.867 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[10]                                                                          ; DRAM_ADDR[10]                                       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.841     ; 3.292      ;
; 10.870 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[14]                                                                          ; DRAM_DQ[14]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.798     ; 3.332      ;
; 10.877 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[7]                                                                           ; DRAM_ADDR[7]                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.821     ; 3.302      ;
; 10.883 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_27                                                                    ; DRAM_DQ[27]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.831     ; 3.286      ;
; 10.883 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_26                                                                    ; DRAM_DQ[26]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.831     ; 3.286      ;
; 10.883 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_25                                                                    ; DRAM_DQ[25]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.831     ; 3.286      ;
; 10.884 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_30                                                                    ; DRAM_DQ[30]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.830     ; 3.286      ;
; 10.884 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_7                                                                     ; DRAM_DQ[7]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.830     ; 3.286      ;
; 10.884 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_28                                                                    ; DRAM_DQ[28]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.830     ; 3.286      ;
; 10.886 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_29                                                                    ; DRAM_DQ[29]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.828     ; 3.286      ;
; 10.889 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_0[55] ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[21] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.165     ; 8.855      ;
; 10.891 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_31                                                                    ; DRAM_DQ[31]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.823     ; 3.286      ;
; 10.892 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_dqm[3]                                                                            ; DRAM_DQM[3]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.826     ; 3.282      ;
; 10.893 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_2                                                                     ; DRAM_DQ[2]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.821     ; 3.286      ;
; 10.893 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_4                                                                     ; DRAM_DQ[4]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.821     ; 3.286      ;
; 10.896 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_6                                                                     ; DRAM_DQ[6]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.818     ; 3.286      ;
; 10.896 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_5                                                                     ; DRAM_DQ[5]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.818     ; 3.286      ;
; 10.899 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_10                                                                    ; DRAM_DQ[10]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.815     ; 3.286      ;
; 10.899 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_12                                                                    ; DRAM_DQ[12]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.815     ; 3.286      ;
; 10.902 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_1                                                                     ; DRAM_DQ[1]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.812     ; 3.286      ;
; 10.903 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_18                                                                    ; DRAM_DQ[18]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.811     ; 3.286      ;
; 10.903 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[6]                                                                           ; DRAM_ADDR[6]                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.805     ; 3.292      ;
; 10.906 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_3                                                                     ; DRAM_DQ[3]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.808     ; 3.286      ;
; 10.909 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_22                                                                    ; DRAM_DQ[22]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.805     ; 3.286      ;
; 10.909 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_16                                                                    ; DRAM_DQ[16]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.805     ; 3.286      ;
; 10.911 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_15                                                                    ; DRAM_DQ[15]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.803     ; 3.286      ;
; 10.911 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_9                                                                     ; DRAM_DQ[9]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.803     ; 3.286      ;
; 10.911 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_8                                                                     ; DRAM_DQ[8]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.803     ; 3.286      ;
; 10.911 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_24                                                                    ; DRAM_DQ[24]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.803     ; 3.286      ;
; 10.912 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_19                                                                    ; DRAM_DQ[19]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.802     ; 3.286      ;
; 10.912 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_20                                                                    ; DRAM_DQ[20]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.802     ; 3.286      ;
; 10.916 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_23                                                                    ; DRAM_DQ[23]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.798     ; 3.286      ;
; 10.916 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_13                                                                    ; DRAM_DQ[13]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.798     ; 3.286      ;
; 10.919 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_17                                                                    ; DRAM_DQ[17]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.795     ; 3.286      ;
; 10.929 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe                                                                                  ; DRAM_DQ[0]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.785     ; 3.286      ;
; 10.930 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_bank[0]                                                                           ; DRAM_BA[0]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.778     ; 3.292      ;
; 10.940 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[2]                                                                           ; DRAM_ADDR[2]                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.778     ; 3.282      ;
; 10.941 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_21                                                                    ; DRAM_DQ[21]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.773     ; 3.286      ;
; 10.942 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_11                                                                    ; DRAM_DQ[11]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.772     ; 3.286      ;
; 11.002 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_0[55] ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[4]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.146     ; 8.761      ;
; 11.003 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_0[55] ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[16] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.133     ; 8.773      ;
; 11.005 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_1[47] ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[21] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.171     ; 8.733      ;
; 11.021 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_14                                                                    ; DRAM_DQ[14]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.785     ; 3.194      ;
; 11.035 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_0[55] ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[3]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.126     ; 8.748      ;
; 11.089 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_0[55] ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[6]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.127     ; 8.693      ;
; 11.092 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|rd_address  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[21] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.159     ; 8.658      ;
; 11.118 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_1[47] ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[4]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.152     ; 8.639      ;
; 11.119 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_1[47] ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[16] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.139     ; 8.651      ;
; 11.151 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_0[55] ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[7]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.111     ; 8.647      ;
; 11.151 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_1[47] ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[3]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.132     ; 8.626      ;
; 11.173 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_0[55] ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[5]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.120     ; 8.616      ;
+--------+------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'main_clk_50'                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                 ; To Node                                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 6.932 ; lab7_soc:m_lab7_soc|lab7_soc_led:led|data_out[5]                                                                                                          ; LEDG[5]                                                                                                                                                          ; main_clk_50  ; main_clk_50 ; 20.000       ; -2.767     ; 8.301      ;
; 7.387 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.482     ; 12.150     ;
; 7.400 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.482     ; 12.137     ;
; 7.658 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|i_read                                                               ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.484     ; 11.877     ;
; 7.671 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|i_read                                                               ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.484     ; 11.864     ;
; 7.911 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.089     ; 12.019     ;
; 7.952 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.475     ; 11.592     ;
; 8.066 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest               ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.082     ; 11.871     ;
; 8.078 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|d_write                                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.130     ; 11.811     ;
; 8.079 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest               ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.082     ; 11.858     ;
; 8.182 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|i_read                                                               ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.091     ; 11.746     ;
; 8.205 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.475     ; 11.339     ;
; 8.213 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.475     ; 11.331     ;
; 8.216 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[1] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.477     ; 11.326     ;
; 8.216 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[0] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.477     ; 11.326     ;
; 8.223 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|i_read                                                               ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.477     ; 11.319     ;
; 8.349 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|i_read                                                               ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|d_write                                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.132     ; 11.538     ;
; 8.475 ; lab7_soc:m_lab7_soc|lab7_soc_led:led|data_out[2]                                                                                                          ; LEDG[2]                                                                                                                                                          ; main_clk_50  ; main_clk_50 ; 20.000       ; -2.767     ; 6.758      ;
; 8.476 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|i_read                                                               ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.477     ; 11.066     ;
; 8.484 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|i_read                                                               ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.477     ; 11.058     ;
; 8.487 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|i_read                                                               ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[1] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.479     ; 11.053     ;
; 8.487 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|i_read                                                               ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[0] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.479     ; 11.053     ;
; 8.536 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|d_read                                                               ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.507     ; 10.976     ;
; 8.549 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|d_read                                                               ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.507     ; 10.963     ;
; 8.588 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_006|saved_grant[0]                                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.477     ; 10.954     ;
; 8.588 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_006|saved_grant[1]                                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.477     ; 10.954     ;
; 8.590 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest               ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted        ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.311      ; 11.740     ;
; 8.626 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[21]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.046     ; 11.347     ;
; 8.631 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest               ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.075     ; 11.313     ;
; 8.639 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[21]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.046     ; 11.334     ;
; 8.649 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[20]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.047     ; 11.323     ;
; 8.662 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[20]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.047     ; 11.310     ;
; 8.680 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[17]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.052     ; 11.287     ;
; 8.681 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[15]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.047     ; 11.291     ;
; 8.689 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[19]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.052     ; 11.278     ;
; 8.693 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[17]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.052     ; 11.274     ;
; 8.694 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[15]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.047     ; 11.278     ;
; 8.696 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[16]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.047     ; 11.276     ;
; 8.702 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[19]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.052     ; 11.265     ;
; 8.706 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[13]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.046     ; 11.267     ;
; 8.709 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[16]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.047     ; 11.263     ;
; 8.719 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[13]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.046     ; 11.254     ;
; 8.757 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest               ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|d_write                                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.270      ; 11.532     ;
; 8.784 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[23]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.046     ; 11.189     ;
; 8.788 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[21]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.046     ; 11.185     ;
; 8.795 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[10]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.049     ; 11.175     ;
; 8.797 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[23]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.046     ; 11.176     ;
; 8.801 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[21]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.046     ; 11.172     ;
; 8.808 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[10]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.049     ; 11.162     ;
; 8.808 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[14]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.036     ; 11.175     ;
; 8.821 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[14]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.036     ; 11.162     ;
; 8.834 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[11]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.048     ; 11.137     ;
; 8.847 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[11]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.048     ; 11.124     ;
; 8.850 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[15]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.052     ; 11.117     ;
; 8.855 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[18]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.047     ; 11.117     ;
; 8.859 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|i_read                                                               ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_006|saved_grant[0]                                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.479     ; 10.681     ;
; 8.859 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|i_read                                                               ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_006|saved_grant[1]                                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.479     ; 10.681     ;
; 8.859 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[12]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.049     ; 11.111     ;
; 8.863 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[15]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.052     ; 11.104     ;
; 8.868 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[18]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.047     ; 11.104     ;
; 8.872 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[12]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.049     ; 11.098     ;
; 8.881 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[18]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.052     ; 11.086     ;
; 8.884 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest               ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.075     ; 11.060     ;
; 8.891 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[8]                                                      ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.040     ; 11.088     ;
; 8.892 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest               ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.075     ; 11.052     ;
; 8.894 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[18]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.052     ; 11.073     ;
; 8.895 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest               ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[1] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.077     ; 11.047     ;
; 8.895 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest               ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[0] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.077     ; 11.047     ;
; 8.902 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[26]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.053     ; 11.064     ;
; 8.904 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[8]                                                      ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.040     ; 11.075     ;
; 8.906 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[19]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.047     ; 11.066     ;
; 8.915 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[26]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.053     ; 11.051     ;
; 8.919 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[19]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.047     ; 11.053     ;
; 8.959 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[22]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.046     ; 11.014     ;
; 8.963 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[17]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.047     ; 11.009     ;
; 8.972 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[22]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.046     ; 11.001     ;
; 8.976 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[17]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.047     ; 10.996     ;
; 8.980 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[23]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.049     ; 10.990     ;
; 8.989 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[20]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.052     ; 10.978     ;
; 8.989 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[12]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.049     ; 10.981     ;
; 8.993 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[23]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.049     ; 10.977     ;
; 8.999 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[9]                                                      ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.049     ; 10.971     ;
; 9.002 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[20]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.052     ; 10.965     ;
; 9.002 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[12]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.049     ; 10.968     ;
; 9.012 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[9]                                                      ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.049     ; 10.958     ;
; 9.012 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[13]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.052     ; 10.955     ;
; 9.019 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[24]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.053     ; 10.947     ;
; 9.025 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[13]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.052     ; 10.942     ;
; 9.032 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[24]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.053     ; 10.934     ;
; 9.036 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[22]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.047     ; 10.936     ;
; 9.049 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[22]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.047     ; 10.923     ;
; 9.060 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|d_read                                                               ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.114     ; 10.845     ;
; 9.065 ; lab7_soc:m_lab7_soc|lab7_soc_led:led|data_out[4]                                                                                                          ; LEDG[4]                                                                                                                                                          ; main_clk_50  ; main_clk_50 ; 20.000       ; -2.768     ; 6.167      ;
; 9.069 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[26]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.053     ; 10.897     ;
; 9.077 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[21]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted        ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.347      ; 11.289     ;
; 9.082 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[26]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.053     ; 10.884     ;
; 9.082 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[27]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.053     ; 10.884     ;
; 9.084 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[16]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.053     ; 10.882     ;
; 9.095 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[27]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.053     ; 10.871     ;
; 9.097 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[14]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.050     ; 10.872     ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                                      ; To Node                                                                                                                                                                                                                                                                                                                                                         ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 46.723 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.187      ; 3.483      ;
; 46.866 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.186      ; 3.339      ;
; 47.002 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.196      ; 3.213      ;
; 47.112 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.189      ; 3.096      ;
; 47.167 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.196      ; 3.048      ;
; 47.437 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.196      ; 2.778      ;
; 47.572 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.226      ; 2.673      ;
; 47.712 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.196      ; 2.503      ;
; 47.722 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.226      ; 2.523      ;
; 47.783 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.226      ; 2.462      ;
; 47.881 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.226      ; 2.364      ;
; 48.113 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.226      ; 2.132      ;
; 48.186 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.189      ; 2.022      ;
; 48.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0]                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.235      ; 1.896      ;
; 94.739 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 5.197      ;
; 95.335 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.601      ;
; 95.736 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.190      ;
; 95.736 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.190      ;
; 95.736 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.190      ;
; 95.736 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.190      ;
; 95.736 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.190      ;
; 95.736 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.190      ;
; 95.736 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.190      ;
; 95.736 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.190      ;
; 95.876 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.051      ;
; 95.876 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.051      ;
; 95.876 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.051      ;
; 95.876 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.051      ;
; 95.876 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.051      ;
; 95.876 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.051      ;
; 95.876 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.051      ;
; 95.876 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.051      ;
; 96.043 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 3.884      ;
; 96.043 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 3.884      ;
; 96.043 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 3.884      ;
; 96.043 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 3.884      ;
; 96.043 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 3.884      ;
; 96.043 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 3.884      ;
; 96.043 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 3.884      ;
; 96.043 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 3.884      ;
; 96.094 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 3.839      ;
; 96.094 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 3.839      ;
; 96.094 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 3.839      ;
; 96.094 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 3.839      ;
; 96.094 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 3.839      ;
; 96.094 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 3.839      ;
; 96.094 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 3.839      ;
; 96.094 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 3.839      ;
; 96.094 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 3.839      ;
; 96.094 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 3.839      ;
; 96.128 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 3.808      ;
; 96.139 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.804      ;
; 96.162 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.781      ;
; 96.169 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 3.767      ;
; 96.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[35] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.760      ;
; 96.213 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 3.716      ;
; 96.213 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 3.716      ;
; 96.213 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 3.716      ;
; 96.213 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 3.716      ;
; 96.213 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 3.716      ;
; 96.213 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 3.716      ;
; 96.213 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 3.716      ;
; 96.213 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 3.716      ;
; 96.214 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 3.722      ;
; 96.220 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 3.716      ;
; 96.251 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 3.681      ;
; 96.252 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[4]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 3.680      ;
; 96.257 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 3.679      ;
; 96.270 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 3.664      ;
; 96.270 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 3.664      ;
; 96.270 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 3.664      ;
; 96.270 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 3.664      ;
; 96.270 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 3.664      ;
; 96.270 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 3.664      ;
; 96.270 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 3.664      ;
; 96.270 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 3.664      ;
; 96.270 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 3.664      ;
; 96.270 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 3.664      ;
; 96.330 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 3.597      ;
; 96.392 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.555      ;
; 96.416 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.531      ;
; 96.426 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 3.510      ;
; 96.426 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 3.510      ;
; 96.426 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 3.510      ;
; 96.434 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[7]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.509      ;
; 96.437 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 3.497      ;
; 96.437 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 3.497      ;
; 96.437 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 3.497      ;
; 96.437 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 3.497      ;
; 96.437 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 3.497      ;
; 96.437 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 3.497      ;
; 96.437 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 3.497      ;
; 96.437 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 3.497      ;
; 96.437 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 3.497      ;
; 96.437 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 3.497      ;
; 96.505 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 3.421      ;
; 96.529 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 3.403      ;
; 96.530 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 3.397      ;
; 96.533 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.406      ;
; 96.533 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.406      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'main_clk_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                                                   ; To Node                                                                                                                                                                                                                                                                                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.336 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|d_read                                                                                                                                                                                                                                                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|d_read                                                                                                                                                                                                                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.090      ; 0.597      ;
; 0.337 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted                                                                                                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted                                                                                                                                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.089      ; 0.597      ;
; 0.337 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|i_read                                                                                                                                                                                                                                                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|i_read                                                                                                                                                                                                                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.089      ; 0.597      ;
; 0.338 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|d_write                                                                                                                                                                                                                                                                                                                                ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|d_write                                                                                                                                                                                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.088      ; 0.597      ;
; 0.347 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_align_cycle[0]                                                                                                                                                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_align_cycle[0]                                                                                                                                                                                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.090      ; 0.608      ;
; 0.352 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|R_dst_regnum[2]                                                                                                                                                                                                                                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_register_bank_b_module:lab7_soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.398      ; 0.951      ;
; 0.353 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted                                                                                                                                                                                                                                                                         ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted                                                                                                                                                                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted                                                                                                                                                                                                                                                                          ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted                                                                                                                                                                                                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer                                                                                                                                                                                                                                                                      ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer                                                                                                                                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reset_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reset_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                               ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                                                     ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                    ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reset_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reset_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accumulate_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accumulate_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accumulate_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accumulate_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:accumulate_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:accumulate_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accumulate_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                                              ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accumulate_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                               ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|wait_for_one_post_bret_inst                                                                                                                                                                                                                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|wait_for_one_post_bret_inst                                                                                                                                                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|hbreak_pending                                                                                                                                                                                                                                                                                                                         ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|hbreak_pending                                                                                                                                                                                                                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_align_cycle[1]                                                                                                                                                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_align_cycle[1]                                                                                                                                                                                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_aligning_data                                                                                                                                                                                                                                                                                                                    ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_aligning_data                                                                                                                                                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reset_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reset_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accumulate_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                              ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accumulate_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                                     ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_waiting_for_data                                                                                                                                                                                                                                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_waiting_for_data                                                                                                                                                                                                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break                                                                                                                                                         ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break                                                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch                                                                                                                                                         ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch                                                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|R_dst_regnum[3]                                                                                                                                                                                                                                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_register_bank_a_module:lab7_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.391      ; 0.945      ;
; 0.354 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                                     ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                     ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                                    ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_008|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_008|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:reset_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:reset_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|read                                                                                                                                                                                                                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|read                                                                                                                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                                ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                                                      ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab7_soc:m_lab7_soc|lab7_soc_sdram_pll:sdram_pll|pfdena_reg                                                                                                                                                                                                                                                                                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_sdram_pll:sdram_pll|pfdena_reg                                                                                                                                                                                                                                                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|write                                                                                                                                                                                                                                                      ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|write                                                                                                                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                                                                                                                       ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                               ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                                      ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode                                                                                                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd                                                                                                                                                              ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd                                                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error                                                                                                                                                      ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset                                                                                                                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr                                                                                                                                                              ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr                                                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready                                                                                                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd                                                                                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd                                                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go                                                                                                                                                         ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go                                                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|R_dst_regnum[1]                                                                                                                                                                                                                                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_register_bank_a_module:lab7_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.391      ; 0.947      ;
; 0.358 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|R_dst_regnum[4]                                                                                                                                                                                                                                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_register_bank_b_module:lab7_soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.398      ; 0.957      ;
; 0.358 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|R_dst_regnum[4]                                                                                                                                                                                                                                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_register_bank_a_module:lab7_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.391      ; 0.950      ;
; 0.364 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.608      ;
; 0.364 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:accumulate_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:accumulate_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.608      ;
; 0.365 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                                                    ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.608      ;
; 0.365 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:reset_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:reset_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.608      ;
; 0.365 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                               ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.608      ;
; 0.380 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.091      ; 0.642      ;
; 0.381 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata[17]                                                                                                                                                                                                                                               ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[17]                                                                                                                                                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.088      ; 0.640      ;
; 0.381 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.088      ; 0.640      ;
; 0.382 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|R_dst_regnum[1]                                                                                                                                                                                                                                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_register_bank_b_module:lab7_soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.398      ; 0.981      ;
; 0.383 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|R_dst_regnum[0]                                                                                                                                                                                                                                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_register_bank_b_module:lab7_soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.398      ; 0.982      ;
; 0.383 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|R_dst_regnum[0]                                                                                                                                                                                                                                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_register_bank_a_module:lab7_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.391      ; 0.975      ;
; 0.384 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|R_dst_regnum[3]                                                                                                                                                                                                                                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_register_bank_b_module:lab7_soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.398      ; 0.983      ;
; 0.385 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.091      ; 0.647      ;
; 0.386 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_008|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_008|saved_grant[1]                                                                                                                                                                                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.629      ;
; 0.387 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.088      ; 0.646      ;
; 0.387 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_udr                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.088      ; 0.646      ;
; 0.388 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break                                                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.632      ;
; 0.389 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.071      ; 0.631      ;
; 0.390 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_002|saved_grant[1]                                                                                                                                                                                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.071      ; 0.632      ;
; 0.392 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|R_dst_regnum[2]                                                                                                                                                                                                                                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_register_bank_a_module:lab7_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.391      ; 0.984      ;
; 0.392 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.636      ;
; 0.394 ; lab7_soc:m_lab7_soc|lab7_soc_sw:sw|readdata[5]                                                                                                                                                                                                                                                                                                                                                                              ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[5]                                                                                                                                                                                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.638      ;
; 0.395 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                            ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.638      ;
; 0.397 ; lab7_soc:m_lab7_soc|lab7_soc_sdram_pll:sdram_pll|lab7_soc_sdram_pll_stdsync_sv6:stdsync2|lab7_soc_sdram_pll_dffpipe_l2c:dffpipe3|dffe4a[0]                                                                                                                                                                                                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_sdram_pll:sdram_pll|lab7_soc_sdram_pll_stdsync_sv6:stdsync2|lab7_soc_sdram_pll_dffpipe_l2c:dffpipe3|dffe5a[0]                                                                                                                                                                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                               ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.640      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'm_lab7_soc|sdram_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                   ; To Node                                                                                                                                                                                                                     ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 0.337 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][107]                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][107]                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.089      ; 0.597      ;
; 0.337 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][86]                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][86]                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.089      ; 0.597      ;
; 0.337 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][68]                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][68]                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.089      ; 0.597      ;
; 0.352 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                                      ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                                      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[2]                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[2]                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[1]                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[1]                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[2]                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[2]                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.353 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_cmd[3]                                                                                                                                                                           ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_cmd[3]                                                                                                                                                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_next.010000000                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_next.010000000                                                                                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_state.000000001                                                                                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_state.000000001                                                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entries[0]                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entries[0]                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entries[1]                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entries[1]                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|rd_address                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|rd_address                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0]                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0]                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|wr_address                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|wr_address                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|full                                                                                                       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|full                                                                                                       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_cmd[1]                                                                                                                                                                           ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_cmd[1]                                                                                                                                                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_cmd[0]                                                                                                                                                                           ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_cmd[0]                                                                                                                                                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_cmd[2]                                                                                                                                                                           ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_cmd[2]                                                                                                                                                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_state.101                                                                                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_state.101                                                                                                                                                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_next.000                                                                                                                                                                         ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_next.000                                                                                                                                                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_count[2]                                                                                                                                                                         ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_count[2]                                                                                                                                                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_count[0]                                                                                                                                                                         ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_count[0]                                                                                                                                                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_count[1]                                                                                                                                                                         ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_count[1]                                                                                                                                                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_next.101                                                                                                                                                                         ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_next.101                                                                                                                                                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_state.000                                                                                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_state.000                                                                                                                                                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_refs[2]                                                                                                                                                                          ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_refs[2]                                                                                                                                                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_refs[0]                                                                                                                                                                          ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_refs[0]                                                                                                                                                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_refs[1]                                                                                                                                                                          ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_refs[1]                                                                                                                                                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.354 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_count[1]                                                                                                                                                                         ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_count[1]                                                                                                                                                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|ack_refresh_request                                                                                                                                                                ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|ack_refresh_request                                                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_state.000100000                                                                                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_state.000100000                                                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|refresh_request                                                                                                                                                                    ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|refresh_request                                                                                                                                                                    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|init_done                                                                                                                                                                          ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|init_done                                                                                                                                                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.363 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[0]                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[0]                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.608      ;
; 0.381 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|ack_refresh_request                                                                                                                                                                ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|refresh_request                                                                                                                                                                    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.624      ;
; 0.383 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.628      ;
; 0.393 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_1[8]                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|active_data[8]                                                                                                                                                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.637      ;
; 0.395 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_1[10]                                                                                                ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|active_data[10]                                                                                                                                                                    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.638      ;
; 0.395 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_1[6]                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|active_data[6]                                                                                                                                                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.638      ;
; 0.395 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[52]                                          ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_0[50]                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.639      ;
; 0.395 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                            ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.638      ;
; 0.396 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1  ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.640      ;
; 0.396 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_next.101                                                                                                                                                                         ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_state.101                                                                                                                                                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.640      ;
; 0.399 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_state.001                                                                                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_cmd[1]                                                                                                                                                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.643      ;
; 0.414 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[14]                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.659      ;
; 0.414 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[11]                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.659      ;
; 0.415 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[9]                                                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.659      ;
; 0.415 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[31]                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31]                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.659      ;
; 0.415 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[21]                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.660      ;
; 0.415 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[19]                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.659      ;
; 0.415 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[12]                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.660      ;
; 0.416 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[7]                                                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.660      ;
; 0.416 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[3]                                                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.660      ;
; 0.417 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[6]                                                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.662      ;
; 0.418 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|rd_address                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|active_data[31]                                                                                                                                                                    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.662      ;
; 0.418 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|rd_address                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|active_data[25]                                                                                                                                                                    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.662      ;
; 0.422 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.666      ;
; 0.423 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_state.111                                                                                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_state.011                                                                                                                                                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.667      ;
; 0.423 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_state.111                                                                                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_count[2]                                                                                                                                                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.667      ;
; 0.439 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|init_done                                                                                                                                                                          ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|ack_refresh_request                                                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.682      ;
; 0.452 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_state.000000100                                                                                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_state.010000000                                                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.696      ;
; 0.452 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_state.101                                                                                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_cmd[3]                                                                                                                                                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.696      ;
; 0.454 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_state.101                                                                                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_cmd[2]                                                                                                                                                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.698      ;
; 0.454 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_state.101                                                                                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_next.000                                                                                                                                                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.698      ;
; 0.455 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_state.101                                                                                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_cmd[0]                                                                                                                                                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.699      ;
; 0.470 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_state.101                                                                                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_next.101                                                                                                                                                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.714      ;
; 0.475 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_state.011                                                                                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_state.111                                                                                                                                                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.719      ;
; 0.476 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_state.011                                                                                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_state.010                                                                                                                                                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.720      ;
; 0.492 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_cmd[2]~_Duplicate_1                                                                                                                                                              ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|rd_valid[0]                                                                                                                                                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.735      ;
; 0.503 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_1[52]                                                                                                ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|active_addr[16]                                                                                                                                                                    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.746      ;
; 0.504 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_1[4]                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|active_data[4]                                                                                                                                                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.748      ;
; 0.504 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_1[41]                                                                                                ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|active_addr[5]                                                                                                                                                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.748      ;
; 0.504 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_1[40]                                                                                                ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|active_addr[4]                                                                                                                                                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.748      ;
; 0.504 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_1[50]                                                                                                ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|active_addr[14]                                                                                                                                                                    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.748      ;
; 0.504 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_1[59]                                                                                                ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|active_addr[23]                                                                                                                                                                    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.747      ;
; 0.505 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_1[45]                                                                                                ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|active_addr[9]                                                                                                                                                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.748      ;
; 0.505 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_1[57]                                                                                                ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|active_addr[21]                                                                                                                                                                    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.748      ;
; 0.505 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[59]                                              ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_0[57]                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.749      ;
; 0.506 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_1[43]                                                                                                ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|active_addr[7]                                                                                                                                                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.749      ;
; 0.506 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.749      ;
; 0.506 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][107]                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][107]                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.750      ;
; 0.506 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][86]                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][86]                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.750      ;
; 0.506 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][68]                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][68]                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.750      ;
; 0.506 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][68]                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][68]                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.750      ;
; 0.506 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][86]                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][86]                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.750      ;
; 0.507 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_1[9]                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|active_data[9]                                                                                                                                                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.750      ;
; 0.507 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_1[3]                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|active_data[3]                                                                                                                                                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.751      ;
; 0.507 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_1[42]                                                                                                ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|active_addr[6]                                                                                                                                                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.750      ;
; 0.507 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_1[37]                                                                                                ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|active_addr[1]                                                                                                                                                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.750      ;
; 0.507 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][107]                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][107]                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.751      ;
; 0.507 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][107]                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][107]                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.751      ;
; 0.508 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_1[36]                                                                                                ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|active_addr[0]                                                                                                                                                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.751      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.354 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.365 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.608      ;
; 0.380 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.623      ;
; 0.380 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.639      ;
; 0.380 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.639      ;
; 0.387 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.646      ;
; 0.389 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.632      ;
; 0.395 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.637      ;
; 0.397 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.640      ;
; 0.398 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.640      ;
; 0.400 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.642      ;
; 0.401 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.644      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.645      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.645      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.647      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.647      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.647      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.647      ;
; 0.404 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[3]                                                        ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[2]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.646      ;
; 0.405 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.647      ;
; 0.406 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.649      ;
; 0.410 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.653      ;
; 0.410 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.653      ;
; 0.416 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[14]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[13]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.658      ;
; 0.417 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[4]                                                        ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[3]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.659      ;
; 0.417 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[23]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[22]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.660      ;
; 0.417 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[28]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[27]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.659      ;
; 0.417 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[31]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[30]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.659      ;
; 0.418 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[13]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[12]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.660      ;
; 0.418 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[29]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[28]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.660      ;
; 0.418 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[33]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[32]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.660      ;
; 0.423 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.666      ;
; 0.427 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.433 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.675      ;
; 0.500 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.743      ;
; 0.505 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.748      ;
; 0.507 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.750      ;
; 0.507 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.750      ;
; 0.515 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[10]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[9]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.757      ;
; 0.528 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[11]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[10]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.770      ;
; 0.528 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[30]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[29]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.770      ;
; 0.530 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[27]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[26]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.772      ;
; 0.550 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.792      ;
; 0.550 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.792      ;
; 0.550 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.792      ;
; 0.553 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|ir_out[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.812      ;
; 0.555 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.797      ;
; 0.555 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.797      ;
; 0.555 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.798      ;
; 0.557 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.799      ;
; 0.557 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.799      ;
; 0.558 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.801      ;
; 0.573 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.816      ;
; 0.575 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.817      ;
; 0.583 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.825      ;
; 0.585 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.827      ;
; 0.588 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.831      ;
; 0.589 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.832      ;
; 0.593 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.836      ;
; 0.595 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.837      ;
; 0.595 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.838      ;
; 0.601 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[37]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[36]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.844      ;
; 0.603 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[18]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[17]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.846      ;
; 0.604 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[20]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[19]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.847      ;
; 0.605 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[26]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[25]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.847      ;
; 0.608 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[17]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[16]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.851      ;
; 0.609 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[22]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[21]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.852      ;
; 0.610 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[21]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[20]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.853      ;
; 0.616 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.859      ;
; 0.617 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.860      ;
; 0.618 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.860      ;
; 0.618 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.861      ;
; 0.619 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.861      ;
; 0.622 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.864      ;
; 0.623 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.866      ;
; 0.624 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.867      ;
; 0.632 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.875      ;
; 0.637 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.879      ;
; 0.641 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.883      ;
; 0.641 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.884      ;
; 0.645 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.888      ;
; 0.645 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.888      ;
; 0.650 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.893      ;
; 0.653 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.896      ;
; 0.692 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.935      ;
; 0.693 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.936      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'main_clk_50'                                                                                                                                                                                                                                                                                              ;
+--------+-----------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                             ; To Node                                                                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 14.514 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[52]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.063     ; 5.442      ;
; 14.514 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[48]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.055     ; 5.450      ;
; 14.514 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[49]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.063     ; 5.442      ;
; 14.514 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[50]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.063     ; 5.442      ;
; 14.514 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[51]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.063     ; 5.442      ;
; 14.514 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[43]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.063     ; 5.442      ;
; 14.514 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[44]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.055     ; 5.450      ;
; 14.514 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[45]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.055     ; 5.450      ;
; 14.514 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[46]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.055     ; 5.450      ;
; 14.514 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.063     ; 5.442      ;
; 14.514 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.064     ; 5.441      ;
; 14.514 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[60]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.064     ; 5.441      ;
; 14.514 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[54]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.064     ; 5.441      ;
; 14.514 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[59]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.064     ; 5.441      ;
; 14.514 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[58]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.064     ; 5.441      ;
; 14.514 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[56]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.064     ; 5.441      ;
; 14.514 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[57]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.064     ; 5.441      ;
; 14.514 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[53]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.064     ; 5.441      ;
; 14.514 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[48]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.064     ; 5.441      ;
; 14.514 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[34]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.064     ; 5.441      ;
; 14.515 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[60]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.066     ; 5.438      ;
; 14.515 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[59]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.066     ; 5.438      ;
; 14.515 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[58]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.066     ; 5.438      ;
; 14.515 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[57]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.066     ; 5.438      ;
; 14.515 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[42]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.066     ; 5.438      ;
; 14.515 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.068     ; 5.436      ;
; 14.515 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.068     ; 5.436      ;
; 14.515 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.068     ; 5.436      ;
; 14.515 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[52]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.065     ; 5.439      ;
; 14.515 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[61]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.065     ; 5.439      ;
; 14.515 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[49]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.065     ; 5.439      ;
; 14.515 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.065     ; 5.439      ;
; 14.515 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[50]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.065     ; 5.439      ;
; 14.515 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[51]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.065     ; 5.439      ;
; 14.515 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[39]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.065     ; 5.439      ;
; 14.515 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[42]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.065     ; 5.439      ;
; 14.515 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[45]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.065     ; 5.439      ;
; 14.524 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[61]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.059     ; 5.436      ;
; 14.524 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[54]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.058     ; 5.437      ;
; 14.524 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[55]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.058     ; 5.437      ;
; 14.524 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[56]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.058     ; 5.437      ;
; 14.524 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[53]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.058     ; 5.437      ;
; 14.524 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.059     ; 5.436      ;
; 14.524 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107]     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.043     ; 5.452      ;
; 14.524 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[38]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.043     ; 5.452      ;
; 14.524 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[39]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.058     ; 5.437      ;
; 14.524 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[40]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.059     ; 5.436      ;
; 14.524 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[47]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.043     ; 5.452      ;
; 14.524 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.043     ; 5.452      ;
; 14.524 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.043     ; 5.452      ;
; 14.524 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.043     ; 5.452      ;
; 14.524 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.043     ; 5.452      ;
; 14.524 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.043     ; 5.452      ;
; 14.524 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.043     ; 5.452      ;
; 14.524 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.059     ; 5.436      ;
; 14.524 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.043     ; 5.452      ;
; 14.524 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.060     ; 5.435      ;
; 14.524 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.060     ; 5.435      ;
; 14.524 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.043     ; 5.452      ;
; 14.524 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.060     ; 5.435      ;
; 14.524 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.043     ; 5.452      ;
; 14.524 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[86]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.062     ; 5.433      ;
; 14.524 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[32]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.062     ; 5.433      ;
; 14.524 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[33]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.062     ; 5.433      ;
; 14.524 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[35]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.062     ; 5.433      ;
; 14.533 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.045     ; 5.441      ;
; 14.533 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.045     ; 5.441      ;
; 14.533 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.045     ; 5.441      ;
; 14.533 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.045     ; 5.441      ;
; 14.533 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.045     ; 5.441      ;
; 14.533 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.045     ; 5.441      ;
; 14.533 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.045     ; 5.441      ;
; 14.533 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.045     ; 5.441      ;
; 14.533 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.045     ; 5.441      ;
; 14.533 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[32]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.045     ; 5.441      ;
; 14.533 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[33]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.045     ; 5.441      ;
; 14.857 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|D_iw[2]                                                                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.048     ; 5.114      ;
; 14.857 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|D_iw[1]                                                                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.048     ; 5.114      ;
; 14.857 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|av_readdata_pre[1]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.048     ; 5.114      ;
; 14.857 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_sw:sw|readdata[1]                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.048     ; 5.114      ;
; 14.857 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[1]                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.048     ; 5.114      ;
; 14.857 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.044     ; 5.118      ;
; 14.857 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|R_ctrl_ld_signed                                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.057     ; 5.105      ;
; 14.857 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.044     ; 5.118      ;
; 14.857 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.044     ; 5.118      ;
; 14.857 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.044     ; 5.118      ;
; 14.857 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[5]                                                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.054     ; 5.108      ;
; 14.857 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[4]                                                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.054     ; 5.108      ;
; 14.857 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_sw:sw|readdata[0]                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.048     ; 5.114      ;
; 14.857 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.044     ; 5.118      ;
; 14.858 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[68]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.056     ; 5.105      ;
; 14.858 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[41]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.056     ; 5.105      ;
; 14.858 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[55]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.065     ; 5.096      ;
; 14.858 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[68]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.065     ; 5.096      ;
; 14.858 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[38]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.065     ; 5.096      ;
; 14.858 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[40]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.065     ; 5.096      ;
; 14.858 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[41]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.065     ; 5.096      ;
; 14.858 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[43]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.065     ; 5.096      ;
; 14.858 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[44]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.065     ; 5.096      ;
; 14.858 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[46]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.065     ; 5.096      ;
+--------+-----------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'm_lab7_soc|sdram_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                         ; To Node                                                                                                                                                                           ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 15.100 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[16]                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.238     ; 4.562      ;
; 15.100 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[17]                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.249     ; 4.551      ;
; 15.100 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[19]                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.241     ; 4.559      ;
; 15.100 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[20]                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.241     ; 4.559      ;
; 15.100 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[22]                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.238     ; 4.562      ;
; 15.101 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[21]                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.270     ; 4.529      ;
; 15.115 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[18]                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.233     ; 4.552      ;
; 15.116 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[23]                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.245     ; 4.539      ;
; 15.119 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[4]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.203     ; 4.578      ;
; 15.119 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[7]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.195     ; 4.586      ;
; 15.119 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[25]                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.194     ; 4.587      ;
; 15.119 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[26]                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.194     ; 4.587      ;
; 15.119 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[27]                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.194     ; 4.587      ;
; 15.119 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[28]                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.195     ; 4.586      ;
; 15.119 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[29]                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.197     ; 4.584      ;
; 15.119 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[30]                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.195     ; 4.586      ;
; 15.119 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[31]                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.201     ; 4.580      ;
; 15.119 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[2]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.203     ; 4.578      ;
; 15.120 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[3]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.216     ; 4.564      ;
; 15.120 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[10]                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.209     ; 4.571      ;
; 15.120 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[6]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.206     ; 4.574      ;
; 15.120 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[14]                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.238     ; 4.542      ;
; 15.120 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[12]                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.209     ; 4.571      ;
; 15.120 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[5]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.206     ; 4.574      ;
; 15.120 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[0]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.238     ; 4.542      ;
; 15.121 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[15]                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.220     ; 4.559      ;
; 15.121 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[8]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.220     ; 4.559      ;
; 15.121 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[9]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.220     ; 4.559      ;
; 15.121 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[24]                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.220     ; 4.559      ;
; 15.121 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[11]                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.251     ; 4.528      ;
; 15.133 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_dqm[3]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.124     ; 4.652      ;
; 15.133 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_dqm[2]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.142     ; 4.634      ;
; 15.133 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[22]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.131     ; 4.645      ;
; 15.133 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[20]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.134     ; 4.642      ;
; 15.133 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[19]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.134     ; 4.642      ;
; 15.133 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[17]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.142     ; 4.634      ;
; 15.133 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[16]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.131     ; 4.645      ;
; 15.133 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[3]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.124     ; 4.652      ;
; 15.134 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[21]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.163     ; 4.612      ;
; 15.136 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[1]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.212     ; 4.552      ;
; 15.136 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[13]                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.225     ; 4.539      ;
; 15.137 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34]    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.060     ; 4.822      ;
; 15.137 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.060     ; 4.822      ;
; 15.148 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[18]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.126     ; 4.635      ;
; 15.149 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[23]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.138     ; 4.622      ;
; 15.152 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_dqm[0]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.094     ; 4.663      ;
; 15.152 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[31]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.094     ; 4.663      ;
; 15.152 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[30]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.088     ; 4.669      ;
; 15.152 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[29]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.090     ; 4.667      ;
; 15.152 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[28]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.088     ; 4.669      ;
; 15.152 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[27]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.087     ; 4.670      ;
; 15.152 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[26]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.087     ; 4.670      ;
; 15.152 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[25]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.087     ; 4.670      ;
; 15.152 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[7]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.088     ; 4.669      ;
; 15.152 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[4]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.096     ; 4.661      ;
; 15.152 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[2]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.096     ; 4.661      ;
; 15.152 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[0]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.088     ; 4.669      ;
; 15.152 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[10]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.090     ; 4.667      ;
; 15.152 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_bank[1]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.089     ; 4.668      ;
; 15.153 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[14]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.131     ; 4.625      ;
; 15.153 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[12]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.102     ; 4.654      ;
; 15.153 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[10]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.102     ; 4.654      ;
; 15.153 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[6]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.099     ; 4.657      ;
; 15.153 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[5]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.099     ; 4.657      ;
; 15.153 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[3]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.109     ; 4.647      ;
; 15.153 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[0]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.131     ; 4.625      ;
; 15.153 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[9]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.131     ; 4.625      ;
; 15.153 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[8]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.125     ; 4.631      ;
; 15.153 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[6]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.125     ; 4.631      ;
; 15.154 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[24]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.113     ; 4.642      ;
; 15.154 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[15]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.113     ; 4.642      ;
; 15.154 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[11]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.144     ; 4.611      ;
; 15.154 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[9]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.113     ; 4.642      ;
; 15.154 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[8]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.113     ; 4.642      ;
; 15.154 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[5]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.118     ; 4.637      ;
; 15.154 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[4]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.144     ; 4.611      ;
; 15.154 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[1]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.144     ; 4.611      ;
; 15.154 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[12]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.118     ; 4.637      ;
; 15.154 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[11]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.113     ; 4.642      ;
; 15.155 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[2]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.150     ; 4.604      ;
; 15.155 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_bank[0]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.150     ; 4.604      ;
; 15.168 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68]    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.065     ; 4.786      ;
; 15.168 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[41]    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.065     ; 4.786      ;
; 15.169 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_dqm[1]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.137     ; 4.603      ;
; 15.169 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[13]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.118     ; 4.622      ;
; 15.169 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[1]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.105     ; 4.635      ;
; 15.169 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[7]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.109     ; 4.631      ;
; 15.172 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.053     ; 4.794      ;
; 15.197 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.051     ; 4.771      ;
; 15.197 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.051     ; 4.771      ;
; 15.197 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.051     ; 4.771      ;
; 15.197 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.051     ; 4.771      ;
; 15.197 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.051     ; 4.771      ;
; 15.197 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.051     ; 4.771      ;
; 15.197 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.051     ; 4.771      ;
; 15.198 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.055     ; 4.766      ;
; 15.198 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.055     ; 4.766      ;
; 15.198 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.055     ; 4.766      ;
; 15.198 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.055     ; 4.766      ;
; 15.198 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[47]    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.060     ; 4.761      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 97.989 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 1.913      ;
; 97.989 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 1.913      ;
; 98.044 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 1.867      ;
; 98.044 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 1.867      ;
; 98.205 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 1.739      ;
; 98.284 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 1.657      ;
; 98.284 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 1.657      ;
; 98.284 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 1.657      ;
; 98.284 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 1.657      ;
; 98.284 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 1.657      ;
; 98.459 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.489      ;
; 98.459 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.489      ;
; 98.459 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.489      ;
; 98.459 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.489      ;
; 98.459 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.489      ;
; 98.459 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.489      ;
; 98.459 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.489      ;
; 98.459 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.489      ;
; 98.459 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.489      ;
; 98.459 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.489      ;
; 98.459 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.489      ;
; 98.459 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.489      ;
; 98.554 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.395      ;
; 98.554 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.395      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.055 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.300      ;
; 1.055 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.300      ;
; 1.141 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.385      ;
; 1.141 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.385      ;
; 1.141 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.385      ;
; 1.141 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.385      ;
; 1.141 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.385      ;
; 1.141 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.385      ;
; 1.141 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.385      ;
; 1.141 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.385      ;
; 1.141 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.385      ;
; 1.141 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.385      ;
; 1.141 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.385      ;
; 1.141 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.385      ;
; 1.340 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.576      ;
; 1.340 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.576      ;
; 1.340 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.576      ;
; 1.340 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.576      ;
; 1.340 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.576      ;
; 1.380 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.620      ;
; 1.535 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.783      ;
; 1.535 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.783      ;
; 1.595 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.834      ;
; 1.595 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.834      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'm_lab7_soc|sdram_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                         ; To Node                                                                                                                                                                                                                 ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 3.407 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[49]                                      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.498      ; 4.076      ;
; 3.407 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62]                                      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.498      ; 4.076      ;
; 3.407 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[50]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.498      ; 4.076      ;
; 3.407 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[50]                                      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.498      ; 4.076      ;
; 3.407 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[86]                                      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.498      ; 4.076      ;
; 3.407 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.498      ; 4.076      ;
; 3.407 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[43]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.498      ; 4.076      ;
; 3.407 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[45]                                      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.498      ; 4.076      ;
; 3.407 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32]                                      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.498      ; 4.076      ;
; 3.407 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]                                      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.498      ; 4.076      ;
; 3.407 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]                                      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.498      ; 4.076      ;
; 3.435 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.478      ; 4.084      ;
; 3.435 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.478      ; 4.084      ;
; 3.435 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.478      ; 4.084      ;
; 3.435 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.478      ; 4.084      ;
; 3.435 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.478      ; 4.084      ;
; 3.441 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.468      ; 4.080      ;
; 3.441 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68]                                      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.465      ; 4.077      ;
; 3.441 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.465      ; 4.077      ;
; 3.441 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40]                                      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.465      ; 4.077      ;
; 3.441 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[41]                                      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.465      ; 4.077      ;
; 3.441 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[46]                                      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.465      ; 4.077      ;
; 3.441 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.465      ; 4.077      ;
; 3.442 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][107]                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.474      ; 4.087      ;
; 3.442 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][86]                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.474      ; 4.087      ;
; 3.442 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][68]                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.474      ; 4.087      ;
; 3.830 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[67]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.084      ; 4.085      ;
; 3.830 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[107]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.084      ; 4.085      ;
; 3.830 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.084      ; 4.085      ;
; 3.830 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.084      ; 4.085      ;
; 3.830 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.084      ; 4.085      ;
; 3.830 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.084      ; 4.085      ;
; 3.831 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_next.000010000                                                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 4.076      ;
; 3.831 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_next.000001000                                                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 4.076      ;
; 3.831 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_next.000000001                                                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 4.076      ;
; 3.831 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_state.000000100                                                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 4.075      ;
; 3.831 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_state.000001000                                                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 4.075      ;
; 3.831 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_state.000010000                                                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 4.075      ;
; 3.831 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_next.010000000                                                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 4.076      ;
; 3.831 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_state.010000000                                                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 4.075      ;
; 3.831 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_state.000000001                                                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 4.075      ;
; 3.831 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entries[0]                                                                                             ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 4.080      ;
; 3.831 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entries[1]                                                                                             ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 4.080      ;
; 3.831 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_state.100000000                                                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 4.075      ;
; 3.831 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|f_pop                                                                                                                                                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 4.074      ;
; 3.831 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 4.080      ;
; 3.831 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|packet_in_progress                                                                                      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 4.080      ;
; 3.831 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 4.080      ;
; 3.831 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|wr_address                                                                                             ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 4.080      ;
; 3.831 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_state.000000010                                                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 4.074      ;
; 3.831 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 4.080      ;
; 3.831 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.091      ; 4.093      ;
; 3.831 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.088      ; 4.090      ;
; 3.831 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]                                       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.088      ; 4.090      ;
; 3.831 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]                                       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.091      ; 4.093      ;
; 3.831 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]                                       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.088      ; 4.090      ;
; 3.831 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.091      ; 4.093      ;
; 3.831 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]                                       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.091      ; 4.093      ;
; 3.831 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]                                       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.088      ; 4.090      ;
; 3.831 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.088      ; 4.090      ;
; 3.831 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24]                                       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.091      ; 4.093      ;
; 3.831 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25]                                       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.091      ; 4.093      ;
; 3.831 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26]                                       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.088      ; 4.090      ;
; 3.831 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27]                                       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.091      ; 4.093      ;
; 3.831 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]                                       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.091      ; 4.093      ;
; 3.831 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]                                       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.088      ; 4.090      ;
; 3.831 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31]                                       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.088      ; 4.090      ;
; 3.831 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.091      ; 4.093      ;
; 3.831 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.091      ; 4.093      ;
; 3.831 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_valid                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.091      ; 4.093      ;
; 3.831 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|internal_out_valid                                                                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.091      ; 4.093      ;
; 3.831 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.091      ; 4.093      ;
; 3.831 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[2]                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.091      ; 4.093      ;
; 3.831 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[3]                                                                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.089      ; 4.091      ;
; 3.831 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[0]                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.091      ; 4.093      ;
; 3.831 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[1]                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.091      ; 4.093      ;
; 3.831 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[15]                                                                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.088      ; 4.090      ;
; 3.831 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[4]                                                                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.088      ; 4.090      ;
; 3.831 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[16]                                                                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.089      ; 4.091      ;
; 3.831 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[1]                                                                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.088      ; 4.090      ;
; 3.831 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[10]                                                                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.088      ; 4.090      ;
; 3.831 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[17]                                                                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.089      ; 4.091      ;
; 3.831 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[6]                                                                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.094      ; 4.096      ;
; 3.831 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[18]                                                                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.088      ; 4.090      ;
; 3.831 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[19]                                                                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.089      ; 4.091      ;
; 3.831 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[20]                                                                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.091      ; 4.093      ;
; 3.831 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[21]                                                                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.094      ; 4.096      ;
; 3.831 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[7]                                                                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.089      ; 4.091      ;
; 3.831 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[8]                                                                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.088      ; 4.090      ;
; 3.831 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[22]                                                                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.089      ; 4.091      ;
; 3.831 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[9]                                                                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.088      ; 4.090      ;
; 3.831 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[23]                                                                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.094      ; 4.096      ;
; 3.831 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[24]                                                                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.088      ; 4.090      ;
; 3.831 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[25]                                                                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.088      ; 4.090      ;
; 3.831 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[26]                                                                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.088      ; 4.090      ;
; 3.831 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[27]                                                                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.088      ; 4.090      ;
; 3.831 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[28]                                                                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.094      ; 4.096      ;
; 3.831 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[29]                                                                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.088      ; 4.090      ;
; 3.831 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[30]                                                                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.089      ; 4.091      ;
; 3.831 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[31]                                                                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.088      ; 4.090      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'main_clk_50'                                                                                                                                                                                                                                                                                                                                       ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                             ; To Node                                                                                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 4.180 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.532      ; 4.883      ;
; 4.180 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[20]                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.531      ; 4.882      ;
; 4.180 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[25]                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.531      ; 4.882      ;
; 4.180 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_align_cycle[0]                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.528      ; 4.879      ;
; 4.180 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.531      ; 4.882      ;
; 4.180 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.531      ; 4.882      ;
; 4.180 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.532      ; 4.883      ;
; 4.180 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.531      ; 4.882      ;
; 4.180 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.531      ; 4.882      ;
; 4.180 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.531      ; 4.882      ;
; 4.180 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.531      ; 4.882      ;
; 4.180 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.531      ; 4.882      ;
; 4.180 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.532      ; 4.883      ;
; 4.180 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.532      ; 4.883      ;
; 4.180 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.532      ; 4.883      ;
; 4.180 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.532      ; 4.883      ;
; 4.180 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_sw:sw|readdata[2]                                                                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.532      ; 4.883      ;
; 4.180 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[2]                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.532      ; 4.883      ;
; 4.180 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|d_read                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.528      ; 4.879      ;
; 4.180 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.532      ; 4.883      ;
; 4.205 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|i_read                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.505      ; 4.881      ;
; 4.205 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.505      ; 4.881      ;
; 4.205 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.505      ; 4.881      ;
; 4.205 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[29]                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.505      ; 4.881      ;
; 4.207 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.503      ; 4.881      ;
; 4.207 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|D_valid                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.503      ; 4.881      ;
; 4.207 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.503      ; 4.881      ;
; 4.207 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.503      ; 4.881      ;
; 4.208 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.506      ; 4.885      ;
; 4.208 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.506      ; 4.885      ;
; 4.208 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.506      ; 4.885      ;
; 4.208 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.506      ; 4.885      ;
; 4.208 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.506      ; 4.885      ;
; 4.208 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.506      ; 4.885      ;
; 4.208 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.506      ; 4.885      ;
; 4.208 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.506      ; 4.885      ;
; 4.208 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.506      ; 4.885      ;
; 4.208 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.506      ; 4.885      ;
; 4.208 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.506      ; 4.885      ;
; 4.208 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.506      ; 4.885      ;
; 4.210 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.497      ; 4.878      ;
; 4.210 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.497      ; 4.878      ;
; 4.210 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[17]                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.497      ; 4.878      ;
; 4.222 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.491      ; 4.884      ;
; 4.222 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[19]                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.491      ; 4.884      ;
; 4.222 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[21]                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.491      ; 4.884      ;
; 4.222 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.491      ; 4.884      ;
; 4.222 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.491      ; 4.884      ;
; 4.222 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[23]                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.491      ; 4.884      ;
; 4.222 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[28]                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.491      ; 4.884      ;
; 4.222 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[13]                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.491      ; 4.884      ;
; 4.222 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.491      ; 4.884      ;
; 4.222 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[16]                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.491      ; 4.884      ;
; 4.241 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|d_write                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.461      ; 4.873      ;
; 4.604 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|D_iw[3]                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.106      ; 4.881      ;
; 4.604 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|D_iw[11]                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.107      ; 4.882      ;
; 4.604 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|D_iw[5]                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.108      ; 4.883      ;
; 4.604 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|D_iw[16]                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.106      ; 4.881      ;
; 4.604 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|D_iw[0]                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.106      ; 4.881      ;
; 4.604 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|D_iw[10]                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.108      ; 4.883      ;
; 4.604 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|D_iw[13]                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.106      ; 4.881      ;
; 4.604 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|D_iw[17]                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.106      ; 4.881      ;
; 4.604 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|D_iw[6]                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.107      ; 4.882      ;
; 4.604 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|D_iw[18]                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.107      ; 4.882      ;
; 4.604 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|D_iw[20]                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.106      ; 4.881      ;
; 4.604 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|D_iw[8]                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.108      ; 4.883      ;
; 4.604 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|D_iw[22]                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.106      ; 4.881      ;
; 4.604 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|D_iw[24]                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.107      ; 4.882      ;
; 4.604 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|D_iw[25]                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.107      ; 4.882      ;
; 4.604 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|D_iw[26]                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.107      ; 4.882      ;
; 4.604 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|D_iw[31]                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.107      ; 4.882      ;
; 4.604 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.108      ; 4.883      ;
; 4.604 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[8]                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.108      ; 4.883      ;
; 4.604 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.107      ; 4.882      ;
; 4.604 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[24]                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.107      ; 4.882      ;
; 4.604 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.108      ; 4.883      ;
; 4.604 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[31]                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.107      ; 4.882      ;
; 4.604 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[10]                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.108      ; 4.883      ;
; 4.604 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.108      ; 4.883      ;
; 4.604 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.108      ; 4.883      ;
; 4.604 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[5]                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.108      ; 4.883      ;
; 4.604 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|av_readdata_pre[5]                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.108      ; 4.883      ;
; 4.604 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.108      ; 4.883      ;
; 4.605 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_003|packet_in_progress                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.099      ; 4.875      ;
; 4.605 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|read_latency_shift_reg[0]                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.098      ; 4.874      ;
; 4.605 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][68]                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.098      ; 4.874      ;
; 4.605 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][68]                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.098      ; 4.874      ;
; 4.605 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[1]                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.098      ; 4.874      ;
; 4.605 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[0]                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.098      ; 4.874      ;
; 4.605 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|D_iw[4]                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.108      ; 4.884      ;
; 4.605 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|D_iw[9]                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.105      ; 4.881      ;
; 4.605 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|D_iw[27]                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.105      ; 4.881      ;
; 4.605 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|D_iw[28]                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.105      ; 4.881      ;
; 4.605 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|D_iw[29]                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.105      ; 4.881      ;
; 4.605 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|D_iw[30]                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.105      ; 4.881      ;
; 4.605 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|wait_for_one_post_bret_inst                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.096      ; 4.872      ;
; 4.605 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.097      ; 4.873      ;
; 4.605 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.097      ; 4.873      ;
; 4.605 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|saved_grant[0]                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.097      ; 4.873      ;
; 4.605 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|saved_grant[1]                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.097      ; 4.873      ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 24
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.458
Worst Case Available Settling Time: 33.809 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+---------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                            ;
+--------------------------------------+--------+---------------+
; Clock                                ; Slack  ; End Point TNS ;
+--------------------------------------+--------+---------------+
; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 5.335  ; 0.000         ;
; main_clk_50                          ; 11.370 ; 0.000         ;
; altera_reserved_tck                  ; 48.473 ; 0.000         ;
+--------------------------------------+--------+---------------+


+--------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                            ;
+--------------------------------------+-------+---------------+
; Clock                                ; Slack ; End Point TNS ;
+--------------------------------------+-------+---------------+
; main_clk_50                          ; 0.137 ; 0.000         ;
; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.173 ; 0.000         ;
; altera_reserved_tck                  ; 0.180 ; 0.000         ;
+--------------------------------------+-------+---------------+


+---------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                         ;
+--------------------------------------+--------+---------------+
; Clock                                ; Slack  ; End Point TNS ;
+--------------------------------------+--------+---------------+
; main_clk_50                          ; 16.682 ; 0.000         ;
; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 17.116 ; 0.000         ;
; altera_reserved_tck                  ; 98.842 ; 0.000         ;
+--------------------------------------+--------+---------------+


+--------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                         ;
+--------------------------------------+-------+---------------+
; Clock                                ; Slack ; End Point TNS ;
+--------------------------------------+-------+---------------+
; altera_reserved_tck                  ; 0.550 ; 0.000         ;
; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 1.991 ; 0.000         ;
; main_clk_50                          ; 2.381 ; 0.000         ;
+--------------------------------------+-------+---------------+


+---------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary              ;
+--------------------------------------+--------+---------------+
; Clock                                ; Slack  ; End Point TNS ;
+--------------------------------------+--------+---------------+
; main_clk_50                          ; 9.199  ; 0.000         ;
; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 9.780  ; 0.000         ;
; altera_reserved_tck                  ; 49.302 ; 0.000         ;
+--------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'm_lab7_soc|sdram_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                 ;
+--------+------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                    ; To Node                                             ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 5.335  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[1]                                                                                         ; DRAM_CLK                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[1] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 10.000       ; 0.000      ; 2.665      ;
; 13.380 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[10]                                                                          ; DRAM_DQ[10]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.339     ; 2.281      ;
; 13.386 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[6]                                                                           ; DRAM_DQ[6]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.343     ; 2.271      ;
; 13.387 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[13]                                                                          ; DRAM_DQ[13]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.322     ; 2.291      ;
; 13.391 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[31]                                                                          ; DRAM_DQ[31]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.348     ; 2.261      ;
; 13.395 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[30]                                                                          ; DRAM_DQ[30]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.354     ; 2.251      ;
; 13.395 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[7]                                                                           ; DRAM_DQ[7]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.354     ; 2.251      ;
; 13.396 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[5]                                                                           ; DRAM_DQ[5]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.343     ; 2.261      ;
; 13.400 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[12]                                                                          ; DRAM_DQ[12]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.339     ; 2.261      ;
; 13.401 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_dqm[0]                                                                            ; DRAM_DQM[0]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.348     ; 2.251      ;
; 13.403 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[15]                                                                          ; DRAM_DQ[15]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.326     ; 2.271      ;
; 13.403 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[2]                                                                           ; DRAM_DQ[2]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.346     ; 2.251      ;
; 13.404 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[27]                                                                          ; DRAM_DQ[27]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.355     ; 2.241      ;
; 13.404 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[26]                                                                          ; DRAM_DQ[26]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.355     ; 2.241      ;
; 13.407 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[3]                                                                           ; DRAM_DQ[3]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.332     ; 2.261      ;
; 13.408 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[3]                                                                           ; DRAM_ADDR[3]                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.341     ; 2.251      ;
; 13.413 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[4]                                                                           ; DRAM_DQ[4]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.346     ; 2.241      ;
; 13.413 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[1]                                                                           ; DRAM_DQ[1]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.336     ; 2.251      ;
; 13.416 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_cmd[3]                                                                            ; DRAM_CS_N                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.353     ; 2.231      ;
; 13.419 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[18]                                                                          ; DRAM_DQ[18]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.340     ; 2.241      ;
; 13.423 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[9]                                                                           ; DRAM_DQ[9]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.326     ; 2.251      ;
; 13.425 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[28]                                                                          ; DRAM_DQ[28]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.354     ; 2.221      ;
; 13.427 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[29]                                                                          ; DRAM_DQ[29]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.352     ; 2.221      ;
; 13.428 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[19]                                                                          ; DRAM_DQ[19]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.331     ; 2.241      ;
; 13.433 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[8]                                                                           ; DRAM_DQ[8]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.326     ; 2.241      ;
; 13.434 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[25]                                                                          ; DRAM_DQ[25]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.355     ; 2.211      ;
; 13.435 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[22]                                                                          ; DRAM_DQ[22]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.334     ; 2.231      ;
; 13.435 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[0]                                                                           ; DRAM_ADDR[0]                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.354     ; 2.211      ;
; 13.436 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_bank[1]                                                                           ; DRAM_BA[1]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.353     ; 2.211      ;
; 13.437 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_dqm[2]                                                                            ; DRAM_DQM[2]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.322     ; 2.241      ;
; 13.438 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[20]                                                                          ; DRAM_DQ[20]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.331     ; 2.231      ;
; 13.443 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[11]                                                                          ; DRAM_ADDR[11]                                       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.326     ; 2.231      ;
; 13.445 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[16]                                                                          ; DRAM_DQ[16]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.334     ; 2.221      ;
; 13.457 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[17]                                                                          ; DRAM_DQ[17]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.322     ; 2.221      ;
; 13.457 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_cmd[2]                                                                            ; DRAM_RAS_N                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.332     ; 2.211      ;
; 13.457 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[12]                                                                          ; DRAM_ADDR[12]                                       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.322     ; 2.221      ;
; 13.458 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[0]                                                                           ; DRAM_DQ[0]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.311     ; 2.231      ;
; 13.462 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[23]                                                                          ; DRAM_DQ[23]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.327     ; 2.211      ;
; 13.462 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[11]                                                                          ; DRAM_DQ[11]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.297     ; 2.241      ;
; 13.462 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[8]                                                                           ; DRAM_ADDR[8]                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.317     ; 2.221      ;
; 13.463 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[24]                                                                          ; DRAM_DQ[24]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.326     ; 2.211      ;
; 13.465 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_dqm[1]                                                                            ; DRAM_DQM[1]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.304     ; 2.231      ;
; 13.467 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[5]                                                                           ; DRAM_ADDR[5]                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.322     ; 2.211      ;
; 13.468 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[21]                                                                          ; DRAM_DQ[21]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.301     ; 2.231      ;
; 13.468 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[9]                                                                           ; DRAM_ADDR[9]                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.311     ; 2.221      ;
; 13.475 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_cmd[1]                                                                            ; DRAM_CAS_N                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.304     ; 2.221      ;
; 13.480 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_cmd[0]                                                                            ; DRAM_WE_N                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.289     ; 2.231      ;
; 13.482 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[4]                                                                           ; DRAM_ADDR[4]                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.297     ; 2.221      ;
; 13.492 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[1]                                                                           ; DRAM_ADDR[1]                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.297     ; 2.211      ;
; 13.497 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_27                                                                    ; DRAM_DQ[27]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.347     ; 2.156      ;
; 13.497 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_26                                                                    ; DRAM_DQ[26]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.347     ; 2.156      ;
; 13.497 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_25                                                                    ; DRAM_DQ[25]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.347     ; 2.156      ;
; 13.498 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_30                                                                    ; DRAM_DQ[30]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.346     ; 2.156      ;
; 13.498 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_7                                                                     ; DRAM_DQ[7]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.346     ; 2.156      ;
; 13.498 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_28                                                                    ; DRAM_DQ[28]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.346     ; 2.156      ;
; 13.500 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_29                                                                    ; DRAM_DQ[29]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.344     ; 2.156      ;
; 13.504 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_31                                                                    ; DRAM_DQ[31]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.340     ; 2.156      ;
; 13.506 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_2                                                                     ; DRAM_DQ[2]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.338     ; 2.156      ;
; 13.506 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_4                                                                     ; DRAM_DQ[4]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.338     ; 2.156      ;
; 13.507 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[10]                                                                          ; DRAM_ADDR[10]                                       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.352     ; 2.141      ;
; 13.508 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[14]                                                                          ; DRAM_DQ[14]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.311     ; 2.181      ;
; 13.509 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_6                                                                     ; DRAM_DQ[6]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.335     ; 2.156      ;
; 13.509 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_5                                                                     ; DRAM_DQ[5]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.335     ; 2.156      ;
; 13.512 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_18                                                                    ; DRAM_DQ[18]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.332     ; 2.156      ;
; 13.513 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_10                                                                    ; DRAM_DQ[10]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.331     ; 2.156      ;
; 13.513 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_12                                                                    ; DRAM_DQ[12]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.331     ; 2.156      ;
; 13.516 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_1                                                                     ; DRAM_DQ[1]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.328     ; 2.156      ;
; 13.517 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[7]                                                                           ; DRAM_ADDR[7]                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.332     ; 2.151      ;
; 13.518 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_22                                                                    ; DRAM_DQ[22]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.326     ; 2.156      ;
; 13.518 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_16                                                                    ; DRAM_DQ[16]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.326     ; 2.156      ;
; 13.520 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_3                                                                     ; DRAM_DQ[3]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.324     ; 2.156      ;
; 13.521 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_19                                                                    ; DRAM_DQ[19]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.323     ; 2.156      ;
; 13.521 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_20                                                                    ; DRAM_DQ[20]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.323     ; 2.156      ;
; 13.525 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_23                                                                    ; DRAM_DQ[23]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.319     ; 2.156      ;
; 13.526 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_15                                                                    ; DRAM_DQ[15]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.318     ; 2.156      ;
; 13.526 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_9                                                                     ; DRAM_DQ[9]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.318     ; 2.156      ;
; 13.526 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_8                                                                     ; DRAM_DQ[8]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.318     ; 2.156      ;
; 13.526 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_24                                                                    ; DRAM_DQ[24]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.318     ; 2.156      ;
; 13.528 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_dqm[3]                                                                            ; DRAM_DQM[3]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.341     ; 2.131      ;
; 13.530 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_17                                                                    ; DRAM_DQ[17]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.314     ; 2.156      ;
; 13.530 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_13                                                                    ; DRAM_DQ[13]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.314     ; 2.156      ;
; 13.541 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe                                                                                  ; DRAM_DQ[0]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.303     ; 2.156      ;
; 13.542 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[6]                                                                           ; DRAM_ADDR[6]                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.317     ; 2.141      ;
; 13.551 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_21                                                                    ; DRAM_DQ[21]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.293     ; 2.156      ;
; 13.555 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_11                                                                    ; DRAM_DQ[11]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.289     ; 2.156      ;
; 13.570 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_bank[0]                                                                           ; DRAM_BA[0]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.289     ; 2.141      ;
; 13.580 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[2]                                                                           ; DRAM_ADDR[2]                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.289     ; 2.131      ;
; 13.621 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_14                                                                    ; DRAM_DQ[14]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.303     ; 2.076      ;
; 14.894 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_0[55] ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[21] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.112     ; 4.954      ;
; 14.948 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_1[47] ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[21] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.116     ; 4.896      ;
; 14.990 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|rd_address  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[21] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.103     ; 4.867      ;
; 15.002 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_0[55] ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[16] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.080     ; 4.878      ;
; 15.043 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_0[55] ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[3]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.073     ; 4.844      ;
; 15.047 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_0[55] ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[4]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.101     ; 4.812      ;
; 15.056 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_1[47] ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[16] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.084     ; 4.820      ;
; 15.081 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_0[55] ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[6]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.082     ; 4.797      ;
; 15.097 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_1[47] ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[3]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.077     ; 4.786      ;
; 15.098 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|rd_address  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[16] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.071     ; 4.791      ;
; 15.101 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_1[47] ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[4]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.105     ; 4.754      ;
; 15.111 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_0[55] ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[5]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.077     ; 4.772      ;
+--------+------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'main_clk_50'                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                 ; To Node                                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 11.370 ; lab7_soc:m_lab7_soc|lab7_soc_led:led|data_out[5]                                                                                                          ; LEDG[5]                                                                                                                                                          ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.556     ; 5.074      ;
; 12.221 ; lab7_soc:m_lab7_soc|lab7_soc_led:led|data_out[2]                                                                                                          ; LEDG[2]                                                                                                                                                          ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.556     ; 4.223      ;
; 12.636 ; lab7_soc:m_lab7_soc|lab7_soc_led:led|data_out[4]                                                                                                          ; LEDG[4]                                                                                                                                                          ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.558     ; 3.806      ;
; 12.645 ; lab7_soc:m_lab7_soc|lab7_soc_led:led|data_out[0]                                                                                                          ; LEDG[0]                                                                                                                                                          ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.556     ; 3.799      ;
; 12.732 ; lab7_soc:m_lab7_soc|lab7_soc_led:led|data_out[7]                                                                                                          ; LEDG[7]                                                                                                                                                          ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.556     ; 3.712      ;
; 12.759 ; lab7_soc:m_lab7_soc|lab7_soc_led:led|data_out[1]                                                                                                          ; LEDG[1]                                                                                                                                                          ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.556     ; 3.685      ;
; 12.793 ; lab7_soc:m_lab7_soc|lab7_soc_led:led|data_out[3]                                                                                                          ; LEDG[3]                                                                                                                                                          ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.556     ; 3.651      ;
; 12.943 ; lab7_soc:m_lab7_soc|lab7_soc_led:led|data_out[6]                                                                                                          ; LEDG[6]                                                                                                                                                          ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.556     ; 3.501      ;
; 13.039 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.257     ; 6.711      ;
; 13.048 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.257     ; 6.702      ;
; 13.206 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|i_read                                                               ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.258     ; 6.543      ;
; 13.215 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|i_read                                                               ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.258     ; 6.534      ;
; 13.283 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.050     ; 6.674      ;
; 13.332 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest               ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.053     ; 6.622      ;
; 13.341 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest               ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.053     ; 6.613      ;
; 13.378 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.247     ; 6.382      ;
; 13.393 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|d_write                                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.075     ; 6.539      ;
; 13.450 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|i_read                                                               ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.051     ; 6.506      ;
; 13.483 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.247     ; 6.277      ;
; 13.487 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.247     ; 6.273      ;
; 13.529 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[1] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.247     ; 6.231      ;
; 13.529 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[0] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.247     ; 6.231      ;
; 13.536 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|d_read                                                               ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.266     ; 6.205      ;
; 13.545 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|d_read                                                               ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.266     ; 6.196      ;
; 13.545 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|i_read                                                               ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.248     ; 6.214      ;
; 13.560 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|i_read                                                               ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|d_write                                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.076     ; 6.371      ;
; 13.576 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest               ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted        ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.154      ; 6.585      ;
; 13.650 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|i_read                                                               ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.248     ; 6.109      ;
; 13.654 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|i_read                                                               ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.248     ; 6.105      ;
; 13.671 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest               ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.043     ; 6.293      ;
; 13.682 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[15]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.019     ; 6.306      ;
; 13.682 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[21]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.018     ; 6.307      ;
; 13.686 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest               ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|d_write                                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.129      ; 6.450      ;
; 13.689 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[17]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.021     ; 6.297      ;
; 13.691 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[15]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.019     ; 6.297      ;
; 13.691 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[19]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.021     ; 6.295      ;
; 13.691 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[21]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.018     ; 6.298      ;
; 13.694 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[20]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.019     ; 6.294      ;
; 13.695 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[16]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.019     ; 6.293      ;
; 13.696 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|i_read                                                               ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[1] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.248     ; 6.063      ;
; 13.696 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|i_read                                                               ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[0] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.248     ; 6.063      ;
; 13.698 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[17]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.021     ; 6.288      ;
; 13.700 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[19]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.021     ; 6.286      ;
; 13.703 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[20]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.019     ; 6.285      ;
; 13.704 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[16]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.019     ; 6.284      ;
; 13.709 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[13]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.018     ; 6.280      ;
; 13.718 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[13]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.018     ; 6.271      ;
; 13.733 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_006|saved_grant[0]                                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.247     ; 6.027      ;
; 13.733 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_006|saved_grant[1]                                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.247     ; 6.027      ;
; 13.748 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[21]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.017     ; 6.242      ;
; 13.750 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[23]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.017     ; 6.240      ;
; 13.757 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[21]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.017     ; 6.233      ;
; 13.759 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[26]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.024     ; 6.224      ;
; 13.759 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[23]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.017     ; 6.231      ;
; 13.768 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[26]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.024     ; 6.215      ;
; 13.776 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest               ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.043     ; 6.188      ;
; 13.776 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[10]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.019     ; 6.212      ;
; 13.780 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|d_read                                                               ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.059     ; 6.168      ;
; 13.780 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest               ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.043     ; 6.184      ;
; 13.782 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[18]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.019     ; 6.206      ;
; 13.782 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[11]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.018     ; 6.207      ;
; 13.785 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[10]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.019     ; 6.203      ;
; 13.787 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[14]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.007     ; 6.213      ;
; 13.791 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[18]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.019     ; 6.197      ;
; 13.791 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[11]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.018     ; 6.198      ;
; 13.796 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[18]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.021     ; 6.190      ;
; 13.796 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[14]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.007     ; 6.204      ;
; 13.805 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[18]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.021     ; 6.181      ;
; 13.806 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[15]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.021     ; 6.180      ;
; 13.813 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[12]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.019     ; 6.175      ;
; 13.815 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[15]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.021     ; 6.171      ;
; 13.822 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest               ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[1] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.043     ; 6.142      ;
; 13.822 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest               ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[0] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.043     ; 6.142      ;
; 13.822 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[12]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.019     ; 6.166      ;
; 13.831 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[8]                                                      ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.011     ; 6.165      ;
; 13.835 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[19]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.019     ; 6.153      ;
; 13.837 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[17]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.019     ; 6.151      ;
; 13.840 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[8]                                                      ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.011     ; 6.156      ;
; 13.844 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[19]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.019     ; 6.144      ;
; 13.846 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[17]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.019     ; 6.142      ;
; 13.848 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[22]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.017     ; 6.142      ;
; 13.857 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[22]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.017     ; 6.133      ;
; 13.862 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[20]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.021     ; 6.124      ;
; 13.864 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[12]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.021     ; 6.122      ;
; 13.871 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[20]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.021     ; 6.115      ;
; 13.873 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[12]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.021     ; 6.113      ;
; 13.875 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|d_read                                                               ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.256     ; 5.876      ;
; 13.885 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[26]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.024     ; 6.098      ;
; 13.885 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[23]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.021     ; 6.101      ;
; 13.886 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[9]                                                      ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.019     ; 6.102      ;
; 13.889 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[27]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.024     ; 6.094      ;
; 13.890 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|d_read                                                               ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|d_write                                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.084     ; 6.033      ;
; 13.894 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[26]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.024     ; 6.089      ;
; 13.894 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[23]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.021     ; 6.092      ;
; 13.895 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[9]                                                      ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.019     ; 6.093      ;
; 13.896 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[13]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.021     ; 6.090      ;
; 13.898 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[27]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.024     ; 6.085      ;
; 13.900 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|i_read                                                               ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_006|saved_grant[0]                                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.248     ; 5.859      ;
; 13.900 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|i_read                                                               ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_006|saved_grant[1]                                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.248     ; 5.859      ;
; 13.905 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[22]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.019     ; 6.083      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                                      ; To Node                                                                                                                                                                                                                                                                                                                                                         ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.473 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.410      ; 1.944      ;
; 48.646 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.409      ; 1.770      ;
; 48.705 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.418      ; 1.720      ;
; 48.708 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.412      ; 1.711      ;
; 48.757 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.418      ; 1.668      ;
; 48.889 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.418      ; 1.536      ;
; 49.003 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.436      ; 1.440      ;
; 49.021 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.423      ; 1.409      ;
; 49.047 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.436      ; 1.396      ;
; 49.111 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.436      ; 1.332      ;
; 49.159 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.436      ; 1.284      ;
; 49.274 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.436      ; 1.169      ;
; 49.304 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.412      ; 1.115      ;
; 49.466 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0]                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.444      ; 0.985      ;
; 97.056 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.894      ;
; 97.500 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.450      ;
; 97.669 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.273      ;
; 97.670 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.272      ;
; 97.672 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.270      ;
; 97.673 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.269      ;
; 97.676 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.265      ;
; 97.677 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.264      ;
; 97.679 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.262      ;
; 97.680 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.261      ;
; 97.690 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.252      ;
; 97.690 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.252      ;
; 97.690 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.252      ;
; 97.690 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.252      ;
; 97.697 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.244      ;
; 97.697 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.244      ;
; 97.697 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.244      ;
; 97.697 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.244      ;
; 97.801 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.149      ;
; 97.809 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.147      ;
; 97.832 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.118      ;
; 97.835 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.115      ;
; 97.844 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.106      ;
; 97.853 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[4]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.097      ;
; 97.855 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.089      ;
; 97.855 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.095      ;
; 97.856 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.088      ;
; 97.858 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.084      ;
; 97.858 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.084      ;
; 97.858 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.084      ;
; 97.858 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.084      ;
; 97.858 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.084      ;
; 97.858 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.084      ;
; 97.858 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.084      ;
; 97.858 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.084      ;
; 97.858 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.086      ;
; 97.859 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[35] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.101      ;
; 97.859 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.085      ;
; 97.860 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.096      ;
; 97.863 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.087      ;
; 97.876 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.068      ;
; 97.876 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.068      ;
; 97.876 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.068      ;
; 97.876 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.068      ;
; 97.891 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.056      ;
; 97.891 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.056      ;
; 97.891 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.056      ;
; 97.891 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.056      ;
; 97.891 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.056      ;
; 97.891 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.056      ;
; 97.891 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.056      ;
; 97.891 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.056      ;
; 97.891 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.056      ;
; 97.891 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.056      ;
; 97.901 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.047      ;
; 97.901 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.047      ;
; 97.901 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.047      ;
; 97.901 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.047      ;
; 97.901 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.047      ;
; 97.901 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.047      ;
; 97.901 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.047      ;
; 97.901 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.047      ;
; 97.901 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.047      ;
; 97.901 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.047      ;
; 97.977 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.983      ;
; 97.999 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.951      ;
; 97.999 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.951      ;
; 97.999 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.951      ;
; 98.000 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[7]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.956      ;
; 98.001 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.949      ;
; 98.002 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.940      ;
; 98.003 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[8]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.947      ;
; 98.031 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.929      ;
; 98.060 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.897      ;
; 98.060 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.897      ;
; 98.060 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.897      ;
; 98.069 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.879      ;
; 98.069 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.879      ;
; 98.069 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.879      ;
; 98.069 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.879      ;
; 98.069 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.879      ;
; 98.069 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.879      ;
; 98.069 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.879      ;
; 98.069 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.879      ;
; 98.069 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.879      ;
; 98.069 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.879      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'main_clk_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                                                   ; To Node                                                                                                                                                                                                                                                                                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.137 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|R_dst_regnum[2]                                                                                                                                                                                                                                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_register_bank_b_module:lab7_soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.234      ; 0.475      ;
; 0.140 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|R_dst_regnum[3]                                                                                                                                                                                                                                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_register_bank_a_module:lab7_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.227      ; 0.471      ;
; 0.141 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|R_dst_regnum[4]                                                                                                                                                                                                                                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_register_bank_b_module:lab7_soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.234      ; 0.479      ;
; 0.141 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|R_dst_regnum[1]                                                                                                                                                                                                                                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_register_bank_a_module:lab7_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.227      ; 0.472      ;
; 0.144 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|R_dst_regnum[4]                                                                                                                                                                                                                                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_register_bank_a_module:lab7_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.227      ; 0.475      ;
; 0.147 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|R_dst_regnum[1]                                                                                                                                                                                                                                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_register_bank_b_module:lab7_soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.234      ; 0.485      ;
; 0.149 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|R_dst_regnum[0]                                                                                                                                                                                                                                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_register_bank_b_module:lab7_soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.234      ; 0.487      ;
; 0.151 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|R_dst_regnum[3]                                                                                                                                                                                                                                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_register_bank_b_module:lab7_soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.234      ; 0.489      ;
; 0.154 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|R_dst_regnum[0]                                                                                                                                                                                                                                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_register_bank_a_module:lab7_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.227      ; 0.485      ;
; 0.156 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|R_dst_regnum[2]                                                                                                                                                                                                                                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_register_bank_a_module:lab7_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.227      ; 0.487      ;
; 0.172 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|i_read                                                                                                                                                                                                                                                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|i_read                                                                                                                                                                                                                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.051      ; 0.307      ;
; 0.173 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|d_write                                                                                                                                                                                                                                                                                                                                ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|d_write                                                                                                                                                                                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted                                                                                                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted                                                                                                                                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|d_read                                                                                                                                                                                                                                                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|d_read                                                                                                                                                                                                                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.050      ; 0.307      ;
; 0.180 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reset_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reset_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reset_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reset_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:accumulate_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:accumulate_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_align_cycle[0]                                                                                                                                                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_align_cycle[0]                                                                                                                                                                                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.050      ; 0.314      ;
; 0.180 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reset_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reset_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.043      ; 0.307      ;
; 0.181 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted                                                                                                                                                                                                                                                                         ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted                                                                                                                                                                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted                                                                                                                                                                                                                                                                          ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted                                                                                                                                                                                                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer                                                                                                                                                                                                                                                                      ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer                                                                                                                                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                                     ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                     ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                                    ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_008|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_008|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:reset_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:reset_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|read                                                                                                                                                                                                                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|read                                                                                                                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                               ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                                                     ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                    ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                                ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                               ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                                                      ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|wait_for_one_post_bret_inst                                                                                                                                                                                                                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|wait_for_one_post_bret_inst                                                                                                                                                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|write                                                                                                                                                                                                                                                      ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|write                                                                                                                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|hbreak_pending                                                                                                                                                                                                                                                                                                                         ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|hbreak_pending                                                                                                                                                                                                                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata[17]                                                                                                                                                                                                                                               ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[17]                                                                                                                                                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.050      ; 0.315      ;
; 0.181 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                               ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_align_cycle[1]                                                                                                                                                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_align_cycle[1]                                                                                                                                                                                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_aligning_data                                                                                                                                                                                                                                                                                                                    ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_aligning_data                                                                                                                                                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                                      ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                                     ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_waiting_for_data                                                                                                                                                                                                                                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_waiting_for_data                                                                                                                                                                                                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break                                                                                                                                                         ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break                                                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch                                                                                                                                                         ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch                                                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready                                                                                                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accumulate_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accumulate_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accumulate_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accumulate_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accumulate_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                                              ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accumulate_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_sdram_pll:sdram_pll|pfdena_reg                                                                                                                                                                                                                                                                                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_sdram_pll:sdram_pll|pfdena_reg                                                                                                                                                                                                                                                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                                                                                                                       ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode                                                                                                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accumulate_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                              ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accumulate_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.051      ; 0.317      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd                                                                                                                                                              ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd                                                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error                                                                                                                                                      ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset                                                                                                                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.049      ; 0.315      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr                                                                                                                                                              ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr                                                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd                                                                                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd                                                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go                                                                                                                                                         ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go                                                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.183 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.040      ; 0.307      ;
; 0.185 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.051      ; 0.320      ;
; 0.185 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.049      ; 0.318      ;
; 0.185 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_udr                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.049      ; 0.318      ;
; 0.186 ; lab7_soc:m_lab7_soc|lab7_soc_sw:sw|readdata[5]                                                                                                                                                                                                                                                                                                                                                                              ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[5]                                                                                                                                                                                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.043      ; 0.313      ;
; 0.187 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:accumulate_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:accumulate_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.043      ; 0.314      ;
; 0.188 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                                                    ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:reset_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:reset_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                               ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                            ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.313      ;
; 0.189 ; lab7_soc:m_lab7_soc|lab7_soc_sdram_pll:sdram_pll|lab7_soc_sdram_pll_stdsync_sv6:stdsync2|lab7_soc_sdram_pll_dffpipe_l2c:dffpipe3|dffe4a[0]                                                                                                                                                                                                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_sdram_pll:sdram_pll|lab7_soc_sdram_pll_stdsync_sv6:stdsync2|lab7_soc_sdram_pll_dffpipe_l2c:dffpipe3|dffe5a[0]                                                                                                                                                                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                               ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.314      ;
; 0.190 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                                                                                                                           ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.315      ;
; 0.191 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                                           ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.316      ;
; 0.191 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                            ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.316      ;
; 0.192 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                           ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.317      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'm_lab7_soc|sdram_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                   ; To Node                                                                                                                                                                                                                     ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 0.173 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][107]                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][107]                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][86]                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][86]                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][68]                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][68]                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.050      ; 0.307      ;
; 0.181 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_next.010000000                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_next.010000000                                                                                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                                      ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                                      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|full                                                                                                       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|full                                                                                                       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[2]                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[2]                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[1]                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[1]                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_cmd[3]                                                                                                                                                                           ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_cmd[3]                                                                                                                                                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|ack_refresh_request                                                                                                                                                                ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|ack_refresh_request                                                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_state.000000001                                                                                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_state.000000001                                                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entries[0]                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entries[0]                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entries[1]                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entries[1]                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|rd_address                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|rd_address                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0]                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0]                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|wr_address                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|wr_address                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[2]                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[2]                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_cmd[1]                                                                                                                                                                           ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_cmd[1]                                                                                                                                                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_cmd[0]                                                                                                                                                                           ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_cmd[0]                                                                                                                                                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|refresh_request                                                                                                                                                                    ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|refresh_request                                                                                                                                                                    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|init_done                                                                                                                                                                          ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|init_done                                                                                                                                                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_cmd[2]                                                                                                                                                                           ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_cmd[2]                                                                                                                                                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_state.101                                                                                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_state.101                                                                                                                                                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_next.000                                                                                                                                                                         ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_next.000                                                                                                                                                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_next.101                                                                                                                                                                         ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_next.101                                                                                                                                                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_state.000                                                                                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_state.000                                                                                                                                                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_refs[2]                                                                                                                                                                          ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_refs[2]                                                                                                                                                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_refs[0]                                                                                                                                                                          ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_refs[0]                                                                                                                                                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_refs[1]                                                                                                                                                                          ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_refs[1]                                                                                                                                                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.183 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_count[1]                                                                                                                                                                         ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_count[1]                                                                                                                                                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_state.000100000                                                                                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_state.000100000                                                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_count[2]                                                                                                                                                                         ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_count[2]                                                                                                                                                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_count[0]                                                                                                                                                                         ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_count[0]                                                                                                                                                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_count[1]                                                                                                                                                                         ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_count[1]                                                                                                                                                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.188 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_1[10]                                                                                                ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|active_data[10]                                                                                                                                                                    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_1[8]                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|active_data[8]                                                                                                                                                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.313      ;
; 0.188 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_1[6]                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|active_data[6]                                                                                                                                                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.189 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[0]                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[0]                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                            ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.190 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[52]                                          ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_0[50]                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_next.101                                                                                                                                                                         ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_state.101                                                                                                                                                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.315      ;
; 0.191 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1  ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.316      ;
; 0.194 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|ack_refresh_request                                                                                                                                                                ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|refresh_request                                                                                                                                                                    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.319      ;
; 0.195 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.321      ;
; 0.199 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[9]                                                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[31]                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31]                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[21]                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[11]                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.325      ;
; 0.200 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[19]                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.326      ;
; 0.200 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[14]                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.326      ;
; 0.200 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[3]                                                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.326      ;
; 0.201 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[7]                                                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.327      ;
; 0.201 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[12]                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.327      ;
; 0.202 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[6]                                                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.328      ;
; 0.204 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.329      ;
; 0.204 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_state.001                                                                                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_cmd[1]                                                                                                                                                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.329      ;
; 0.206 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_state.111                                                                                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_count[2]                                                                                                                                                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.330      ;
; 0.207 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_state.111                                                                                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_state.011                                                                                                                                                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.331      ;
; 0.213 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|rd_address                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|active_data[25]                                                                                                                                                                    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.338      ;
; 0.214 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|rd_address                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|active_data[31]                                                                                                                                                                    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.339      ;
; 0.222 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_state.000000100                                                                                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_state.010000000                                                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.347      ;
; 0.229 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|init_done                                                                                                                                                                          ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|ack_refresh_request                                                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.354      ;
; 0.234 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_state.101                                                                                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_next.101                                                                                                                                                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.359      ;
; 0.235 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_state.101                                                                                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_cmd[3]                                                                                                                                                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.360      ;
; 0.237 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_state.101                                                                                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_next.000                                                                                                                                                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.362      ;
; 0.238 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_state.101                                                                                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_cmd[2]                                                                                                                                                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.363      ;
; 0.239 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_state.011                                                                                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_state.111                                                                                                                                                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.363      ;
; 0.239 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_state.101                                                                                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_cmd[0]                                                                                                                                                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.364      ;
; 0.240 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_state.011                                                                                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_state.010                                                                                                                                                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.364      ;
; 0.246 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_1[52]                                                                                                ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|active_addr[16]                                                                                                                                                                    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.371      ;
; 0.247 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_1[4]                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|active_data[4]                                                                                                                                                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.373      ;
; 0.247 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_1[40]                                                                                                ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|active_addr[4]                                                                                                                                                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.372      ;
; 0.247 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_1[59]                                                                                                ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|active_addr[23]                                                                                                                                                                    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.372      ;
; 0.247 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.372      ;
; 0.247 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][86]                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][86]                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.373      ;
; 0.247 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][68]                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][68]                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.373      ;
; 0.247 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_cmd[2]~_Duplicate_1                                                                                                                                                              ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|rd_valid[0]                                                                                                                                                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.372      ;
; 0.248 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_1[9]                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|active_data[9]                                                                                                                                                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.374      ;
; 0.248 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_1[45]                                                                                                ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|active_addr[9]                                                                                                                                                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.373      ;
; 0.248 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_1[41]                                                                                                ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|active_addr[5]                                                                                                                                                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.373      ;
; 0.248 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_1[50]                                                                                                ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|active_addr[14]                                                                                                                                                                    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.373      ;
; 0.248 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_1[57]                                                                                                ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|active_addr[21]                                                                                                                                                                    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.373      ;
; 0.248 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[59]                                              ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_0[57]                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.373      ;
; 0.248 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][107]                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][107]                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.374      ;
; 0.248 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][107]                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][107]                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.374      ;
; 0.248 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][107]                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][107]                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.373      ;
; 0.248 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][68]                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][68]                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.373      ;
; 0.249 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_1[43]                                                                                                ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|active_addr[7]                                                                                                                                                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.374      ;
; 0.249 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_1[37]                                                                                                ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|active_addr[1]                                                                                                                                                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.374      ;
; 0.249 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][86]                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][86]                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.375      ;
; 0.249 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][86]                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][86]                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.374      ;
; 0.250 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_1[3]                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|active_data[3]                                                                                                                                                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.375      ;
; 0.250 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_1[42]                                                                                                ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|active_addr[6]                                                                                                                                                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.375      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.180 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 0.314      ;
; 0.180 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 0.314      ;
; 0.180 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.184 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 0.318      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.189 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.316      ;
; 0.190 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.316      ;
; 0.190 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.317      ;
; 0.191 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.318      ;
; 0.192 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.318      ;
; 0.192 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.319      ;
; 0.192 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.319      ;
; 0.192 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.319      ;
; 0.193 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.319      ;
; 0.193 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[3]                                                        ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[2]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.318      ;
; 0.195 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.321      ;
; 0.197 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.323      ;
; 0.197 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.323      ;
; 0.197 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.324      ;
; 0.199 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[28]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[27]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.325      ;
; 0.200 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[14]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[13]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.325      ;
; 0.200 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[4]                                                        ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[3]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.325      ;
; 0.200 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[29]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[28]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.326      ;
; 0.200 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[31]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[30]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.326      ;
; 0.201 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[13]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[12]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.326      ;
; 0.201 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[33]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[32]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.327      ;
; 0.202 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[23]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[22]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.327      ;
; 0.203 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.329      ;
; 0.205 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.332      ;
; 0.206 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.332      ;
; 0.210 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.336      ;
; 0.247 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.373      ;
; 0.248 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.374      ;
; 0.251 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.378      ;
; 0.253 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.380      ;
; 0.253 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[10]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[9]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.378      ;
; 0.258 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[30]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[29]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.384      ;
; 0.259 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[11]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[10]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.384      ;
; 0.261 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[27]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[26]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.387      ;
; 0.262 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.388      ;
; 0.262 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.388      ;
; 0.262 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.388      ;
; 0.265 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.391      ;
; 0.265 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.391      ;
; 0.265 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|ir_out[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 0.399      ;
; 0.266 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.393      ;
; 0.267 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.393      ;
; 0.267 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.393      ;
; 0.267 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.394      ;
; 0.270 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.397      ;
; 0.277 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.403      ;
; 0.285 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.411      ;
; 0.288 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.414      ;
; 0.289 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.415      ;
; 0.292 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.418      ;
; 0.293 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.420      ;
; 0.296 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.422      ;
; 0.297 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.423      ;
; 0.299 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[37]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[36]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.425      ;
; 0.301 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[18]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[17]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.426      ;
; 0.302 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[26]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[25]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.428      ;
; 0.303 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[17]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[16]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.428      ;
; 0.303 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[20]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[19]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.428      ;
; 0.304 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[22]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[21]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.429      ;
; 0.305 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.432      ;
; 0.306 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[21]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[20]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.431      ;
; 0.307 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.434      ;
; 0.307 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.434      ;
; 0.310 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.437      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.437      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.438      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.438      ;
; 0.315 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.441      ;
; 0.317 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.443      ;
; 0.318 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.445      ;
; 0.324 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.451      ;
; 0.325 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.451      ;
; 0.326 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.452      ;
; 0.327 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.453      ;
; 0.328 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.455      ;
; 0.330 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.456      ;
; 0.332 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.458      ;
; 0.343 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.470      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'main_clk_50'                                                                                                                                                                                                                                                                                              ;
+--------+-----------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                             ; To Node                                                                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 16.682 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[52]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.026     ; 3.299      ;
; 16.682 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[49]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.026     ; 3.299      ;
; 16.682 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[50]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.026     ; 3.299      ;
; 16.682 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[51]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.026     ; 3.299      ;
; 16.682 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[43]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.026     ; 3.299      ;
; 16.682 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.026     ; 3.299      ;
; 16.683 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[60]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.029     ; 3.295      ;
; 16.683 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[59]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.029     ; 3.295      ;
; 16.683 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[58]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.029     ; 3.295      ;
; 16.683 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[57]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.029     ; 3.295      ;
; 16.683 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[48]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.018     ; 3.306      ;
; 16.683 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[42]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.029     ; 3.295      ;
; 16.683 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[44]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.018     ; 3.306      ;
; 16.683 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[45]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.018     ; 3.306      ;
; 16.683 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[46]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.018     ; 3.306      ;
; 16.683 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.034     ; 3.290      ;
; 16.683 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.034     ; 3.290      ;
; 16.683 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.034     ; 3.290      ;
; 16.683 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.027     ; 3.297      ;
; 16.683 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[52]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.028     ; 3.296      ;
; 16.683 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[61]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.028     ; 3.296      ;
; 16.683 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[60]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.027     ; 3.297      ;
; 16.683 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[54]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.027     ; 3.297      ;
; 16.683 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[59]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.027     ; 3.297      ;
; 16.683 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[58]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.027     ; 3.297      ;
; 16.683 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[56]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.027     ; 3.297      ;
; 16.683 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[57]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.027     ; 3.297      ;
; 16.683 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[53]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.027     ; 3.297      ;
; 16.683 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[48]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.027     ; 3.297      ;
; 16.683 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[49]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.028     ; 3.296      ;
; 16.683 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.028     ; 3.296      ;
; 16.683 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[50]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.028     ; 3.296      ;
; 16.683 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[51]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.028     ; 3.296      ;
; 16.683 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[39]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.028     ; 3.296      ;
; 16.683 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[42]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.028     ; 3.296      ;
; 16.683 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[45]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.028     ; 3.296      ;
; 16.683 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[34]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.027     ; 3.297      ;
; 16.688 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[86]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.025     ; 3.294      ;
; 16.688 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[32]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.025     ; 3.294      ;
; 16.688 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[33]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.025     ; 3.294      ;
; 16.688 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[35]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.025     ; 3.294      ;
; 16.689 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[61]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.021     ; 3.297      ;
; 16.689 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[54]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.021     ; 3.297      ;
; 16.689 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[55]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.021     ; 3.297      ;
; 16.689 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[56]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.021     ; 3.297      ;
; 16.689 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[53]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.021     ; 3.297      ;
; 16.689 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.021     ; 3.297      ;
; 16.689 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107]     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.010     ; 3.308      ;
; 16.689 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[38]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.010     ; 3.308      ;
; 16.689 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[39]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.021     ; 3.297      ;
; 16.689 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[40]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.021     ; 3.297      ;
; 16.689 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[47]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.010     ; 3.308      ;
; 16.689 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.010     ; 3.308      ;
; 16.689 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.010     ; 3.308      ;
; 16.689 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.010     ; 3.308      ;
; 16.689 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.010     ; 3.308      ;
; 16.689 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.009     ; 3.309      ;
; 16.689 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.009     ; 3.309      ;
; 16.689 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.021     ; 3.297      ;
; 16.689 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.010     ; 3.308      ;
; 16.689 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.022     ; 3.296      ;
; 16.689 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.022     ; 3.296      ;
; 16.689 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.010     ; 3.308      ;
; 16.689 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.022     ; 3.296      ;
; 16.689 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.009     ; 3.309      ;
; 16.694 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.011     ; 3.302      ;
; 16.694 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.011     ; 3.302      ;
; 16.694 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.011     ; 3.302      ;
; 16.694 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.011     ; 3.302      ;
; 16.694 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.011     ; 3.302      ;
; 16.694 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.011     ; 3.302      ;
; 16.694 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.011     ; 3.302      ;
; 16.694 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.011     ; 3.302      ;
; 16.694 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.011     ; 3.302      ;
; 16.694 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[32]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.011     ; 3.302      ;
; 16.694 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[33]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.011     ; 3.302      ;
; 16.886 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[68]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.019     ; 3.102      ;
; 16.886 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[41]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.019     ; 3.102      ;
; 16.886 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_008|packet_in_progress                                                 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.012     ; 3.109      ;
; 16.886 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reset_s1_agent_rsp_fifo|mem_used[0]                                                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.010     ; 3.111      ;
; 16.886 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:reset_s1_translator|wait_latency_counter[0]                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.012     ; 3.109      ;
; 16.886 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:reset_s1_translator|wait_latency_counter[1]                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.012     ; 3.109      ;
; 16.886 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reset_s1_agent_rsp_fifo|mem_used[1]                                                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.010     ; 3.111      ;
; 16.886 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:reset_s1_translator|read_latency_shift_reg[0]                                      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.010     ; 3.111      ;
; 16.886 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][68]                                      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.024     ; 3.097      ;
; 16.886 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[0]                                          ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.024     ; 3.097      ;
; 16.886 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[1]                                          ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.024     ; 3.097      ;
; 16.886 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reset_s1_agent_rsp_fifo|mem[0][68]                                                          ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.010     ; 3.111      ;
; 16.886 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reset_s1_agent_rsp_fifo|mem[1][68]                                                          ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.010     ; 3.111      ;
; 16.886 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux|packet_in_progress                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.011     ; 3.110      ;
; 16.886 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[0]                      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.009     ; 3.112      ;
; 16.886 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|D_iw[12]                                                                                      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.010     ; 3.111      ;
; 16.886 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|D_iw[14]                                                                                      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.010     ; 3.111      ;
; 16.886 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|D_iw[7]                                                                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.010     ; 3.111      ;
; 16.886 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_led:led|data_out[4]                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.024     ; 3.097      ;
; 16.886 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.008     ; 3.113      ;
; 16.886 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.008     ; 3.113      ;
; 16.886 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[7]                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.010     ; 3.111      ;
; 16.886 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[7]                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.010     ; 3.111      ;
; 16.886 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[26]                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.010     ; 3.111      ;
+--------+-----------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'm_lab7_soc|sdram_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                         ; To Node                                                                                                                                                                           ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 17.116 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_dqm[3]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.070     ; 2.774      ;
; 17.116 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[3]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.070     ; 2.774      ;
; 17.118 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_dqm[2]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.089     ; 2.753      ;
; 17.118 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[22]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.077     ; 2.765      ;
; 17.118 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[17]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.089     ; 2.753      ;
; 17.118 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[16]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.077     ; 2.765      ;
; 17.119 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[20]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.080     ; 2.761      ;
; 17.119 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[19]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.080     ; 2.761      ;
; 17.120 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[21]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.109     ; 2.731      ;
; 17.120 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[16]                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.131     ; 2.707      ;
; 17.120 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[17]                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.143     ; 2.695      ;
; 17.120 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[22]                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.131     ; 2.707      ;
; 17.121 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[19]                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.134     ; 2.703      ;
; 17.121 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[20]                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.134     ; 2.703      ;
; 17.122 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[21]                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.163     ; 2.673      ;
; 17.126 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[23]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.084     ; 2.750      ;
; 17.126 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[18]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.072     ; 2.762      ;
; 17.128 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[18]                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.126     ; 2.704      ;
; 17.128 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[23]                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.138     ; 2.692      ;
; 17.131 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34]    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.027     ; 2.849      ;
; 17.131 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.027     ; 2.849      ;
; 17.133 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_dqm[0]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.049     ; 2.778      ;
; 17.133 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[31]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.049     ; 2.778      ;
; 17.133 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[29]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.045     ; 2.782      ;
; 17.133 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[12]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.057     ; 2.770      ;
; 17.133 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[10]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.057     ; 2.770      ;
; 17.133 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[4]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.051     ; 2.776      ;
; 17.133 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[3]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.064     ; 2.763      ;
; 17.133 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[2]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.051     ; 2.776      ;
; 17.133 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[10]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.045     ; 2.782      ;
; 17.134 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[30]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.042     ; 2.784      ;
; 17.134 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[28]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.042     ; 2.784      ;
; 17.134 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[27]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.042     ; 2.784      ;
; 17.134 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[26]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.042     ; 2.784      ;
; 17.134 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[25]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.042     ; 2.784      ;
; 17.134 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[7]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.042     ; 2.784      ;
; 17.134 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[6]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.053     ; 2.773      ;
; 17.134 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[5]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.053     ; 2.773      ;
; 17.134 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[0]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.042     ; 2.784      ;
; 17.134 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_bank[1]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.043     ; 2.783      ;
; 17.135 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[24]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.069     ; 2.756      ;
; 17.135 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[15]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.069     ; 2.756      ;
; 17.135 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[11]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.098     ; 2.727      ;
; 17.135 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[9]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.069     ; 2.756      ;
; 17.135 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[8]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.069     ; 2.756      ;
; 17.135 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[8]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.079     ; 2.746      ;
; 17.135 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[6]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.079     ; 2.746      ;
; 17.135 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[5]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.074     ; 2.751      ;
; 17.135 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[4]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.098     ; 2.727      ;
; 17.135 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[2]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.105     ; 2.720      ;
; 17.135 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[1]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.098     ; 2.727      ;
; 17.135 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[12]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.074     ; 2.751      ;
; 17.135 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[11]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.069     ; 2.756      ;
; 17.135 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_bank[0]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.105     ; 2.720      ;
; 17.135 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[3]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.118     ; 2.705      ;
; 17.135 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[4]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.105     ; 2.718      ;
; 17.135 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[10]                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.111     ; 2.712      ;
; 17.135 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[29]                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.099     ; 2.724      ;
; 17.135 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[31]                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.103     ; 2.720      ;
; 17.135 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[12]                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.111     ; 2.712      ;
; 17.135 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[2]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.105     ; 2.718      ;
; 17.136 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[14]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.084     ; 2.740      ;
; 17.136 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[0]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.084     ; 2.740      ;
; 17.136 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[9]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.084     ; 2.740      ;
; 17.136 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[6]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.107     ; 2.715      ;
; 17.136 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[7]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.096     ; 2.726      ;
; 17.136 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[25]                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.096     ; 2.726      ;
; 17.136 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[26]                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.096     ; 2.726      ;
; 17.136 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[27]                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.096     ; 2.726      ;
; 17.136 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[28]                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.096     ; 2.726      ;
; 17.136 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[30]                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.096     ; 2.726      ;
; 17.136 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[5]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.107     ; 2.715      ;
; 17.137 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[15]                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.123     ; 2.698      ;
; 17.137 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[8]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.123     ; 2.698      ;
; 17.137 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[9]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.123     ; 2.698      ;
; 17.137 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[24]                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.123     ; 2.698      ;
; 17.137 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[11]                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.152     ; 2.669      ;
; 17.138 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[14]                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.138     ; 2.682      ;
; 17.138 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[0]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.138     ; 2.682      ;
; 17.140 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[1]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.060     ; 2.760      ;
; 17.141 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[7]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.064     ; 2.755      ;
; 17.142 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[1]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.114     ; 2.702      ;
; 17.143 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_dqm[1]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.091     ; 2.726      ;
; 17.143 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[13]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.074     ; 2.743      ;
; 17.145 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[13]                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.128     ; 2.685      ;
; 17.146 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68]    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.031     ; 2.830      ;
; 17.146 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[41]    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.031     ; 2.830      ;
; 17.154 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.021     ; 2.832      ;
; 17.166 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.020     ; 2.821      ;
; 17.166 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.023     ; 2.818      ;
; 17.166 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.020     ; 2.821      ;
; 17.166 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.023     ; 2.818      ;
; 17.166 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.020     ; 2.821      ;
; 17.166 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.023     ; 2.818      ;
; 17.166 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.023     ; 2.818      ;
; 17.166 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.020     ; 2.821      ;
; 17.166 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.020     ; 2.821      ;
; 17.166 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.020     ; 2.821      ;
; 17.166 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.020     ; 2.821      ;
; 17.166 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[47]    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.027     ; 2.814      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 98.842 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.092      ;
; 98.842 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.092      ;
; 98.885 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.057      ;
; 98.885 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.057      ;
; 98.989 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 0.973      ;
; 99.031 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 0.928      ;
; 99.031 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 0.928      ;
; 99.031 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 0.928      ;
; 99.031 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 0.928      ;
; 99.031 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 0.928      ;
; 99.146 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 0.819      ;
; 99.146 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 0.819      ;
; 99.146 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 0.819      ;
; 99.146 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 0.819      ;
; 99.146 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 0.819      ;
; 99.146 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 0.819      ;
; 99.146 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 0.819      ;
; 99.146 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 0.819      ;
; 99.146 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 0.819      ;
; 99.146 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 0.819      ;
; 99.146 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 0.819      ;
; 99.146 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 0.819      ;
; 99.199 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 0.767      ;
; 99.199 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 0.767      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.550 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.678      ;
; 0.550 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.678      ;
; 0.574 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.702      ;
; 0.574 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.702      ;
; 0.574 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.702      ;
; 0.574 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.702      ;
; 0.574 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.702      ;
; 0.574 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.702      ;
; 0.574 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.702      ;
; 0.574 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.702      ;
; 0.574 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.702      ;
; 0.574 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.702      ;
; 0.574 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.702      ;
; 0.574 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.702      ;
; 0.695 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.815      ;
; 0.695 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.815      ;
; 0.695 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.815      ;
; 0.695 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.815      ;
; 0.695 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.815      ;
; 0.707 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.831      ;
; 0.798 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.929      ;
; 0.798 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.929      ;
; 0.834 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.957      ;
; 0.834 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.957      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'm_lab7_soc|sdram_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                         ; To Node                                                                                                                                                                            ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 1.991 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[49] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.258      ; 2.333      ;
; 1.991 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.258      ; 2.333      ;
; 1.991 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[50]     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.258      ; 2.333      ;
; 1.991 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[50] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.258      ; 2.333      ;
; 1.991 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[86] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.258      ; 2.333      ;
; 1.991 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.258      ; 2.333      ;
; 1.991 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[43]     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.258      ; 2.333      ;
; 1.991 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[45] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.258      ; 2.333      ;
; 1.991 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.258      ; 2.333      ;
; 1.991 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.258      ; 2.333      ;
; 1.991 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.258      ; 2.333      ;
; 2.002 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.255      ; 2.341      ;
; 2.002 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.255      ; 2.341      ;
; 2.002 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.255      ; 2.341      ;
; 2.002 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.255      ; 2.341      ;
; 2.002 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32]     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.255      ; 2.341      ;
; 2.005 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.246      ; 2.335      ;
; 2.005 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][107]                                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.253      ; 2.342      ;
; 2.005 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][86]                                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.253      ; 2.342      ;
; 2.005 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][68]                                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.253      ; 2.342      ;
; 2.005 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.245      ; 2.334      ;
; 2.005 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.245      ; 2.334      ;
; 2.005 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.245      ; 2.334      ;
; 2.005 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[41] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.245      ; 2.334      ;
; 2.005 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[46] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.245      ; 2.334      ;
; 2.005 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.245      ; 2.334      ;
; 2.203 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][107]                                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.053      ; 2.340      ;
; 2.203 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][107]                                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.053      ; 2.340      ;
; 2.203 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 2.345      ;
; 2.203 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 2.345      ;
; 2.203 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 2.345      ;
; 2.203 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 2.345      ;
; 2.203 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 2.345      ;
; 2.203 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 2.345      ;
; 2.203 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 2.345      ;
; 2.203 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 2.345      ;
; 2.203 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][86]                                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.053      ; 2.340      ;
; 2.203 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][68]                                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.053      ; 2.340      ;
; 2.203 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][68]                                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.053      ; 2.340      ;
; 2.203 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][86]                                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.053      ; 2.340      ;
; 2.203 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|full                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.057      ; 2.344      ;
; 2.203 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[15]                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 2.345      ;
; 2.203 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[1]                                                    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 2.345      ;
; 2.203 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[6]                                                    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 2.350      ;
; 2.203 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[21]                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 2.350      ;
; 2.203 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[8]                                                    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 2.345      ;
; 2.203 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[9]                                                    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 2.345      ;
; 2.203 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[23]                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 2.350      ;
; 2.203 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[25]                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 2.345      ;
; 2.203 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[26]                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 2.345      ;
; 2.203 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[28]                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 2.350      ;
; 2.203 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[29]                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 2.345      ;
; 2.203 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[31]                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 2.345      ;
; 2.203 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[14]                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 2.350      ;
; 2.203 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[12]                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 2.350      ;
; 2.203 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[11]                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 2.350      ;
; 2.203 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[2]                                                    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 2.350      ;
; 2.203 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 2.350      ;
; 2.203 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 2.350      ;
; 2.203 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 2.350      ;
; 2.203 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 2.350      ;
; 2.203 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 2.350      ;
; 2.203 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 2.350      ;
; 2.203 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 2.350      ;
; 2.203 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 2.350      ;
; 2.203 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_valid                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.057      ; 2.344      ;
; 2.203 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|rd_valid[2]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.057      ; 2.344      ;
; 2.203 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[67]     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 2.342      ;
; 2.203 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[107]    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 2.342      ;
; 2.203 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 2.342      ;
; 2.203 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 2.342      ;
; 2.203 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 2.342      ;
; 2.203 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 2.342      ;
; 2.204 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[31]~_Duplicate_1                                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.053      ; 2.341      ;
; 2.204 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[29]~_Duplicate_1                                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.053      ; 2.341      ;
; 2.204 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[28]~_Duplicate_1                                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.053      ; 2.341      ;
; 2.204 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[27]~_Duplicate_1                                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.053      ; 2.341      ;
; 2.204 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[24]~_Duplicate_1                                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 2.337      ;
; 2.204 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[23]~_Duplicate_1                                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 2.337      ;
; 2.204 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[22]~_Duplicate_1                                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 2.337      ;
; 2.204 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[21]~_Duplicate_1                                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 2.337      ;
; 2.204 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[20]~_Duplicate_1                                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 2.337      ;
; 2.204 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[18]~_Duplicate_1                                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 2.333      ;
; 2.204 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[15]~_Duplicate_1                                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 2.333      ;
; 2.204 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[12]~_Duplicate_1                                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 2.333      ;
; 2.204 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[11]~_Duplicate_1                                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 2.333      ;
; 2.204 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[10]~_Duplicate_1                                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 2.333      ;
; 2.204 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[9]~_Duplicate_1                                                                                                                    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 2.333      ;
; 2.204 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[8]~_Duplicate_1                                                                                                                    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 2.333      ;
; 2.204 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[7]~_Duplicate_1                                                                                                                    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.053      ; 2.341      ;
; 2.204 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[6]~_Duplicate_1                                                                                                                    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 2.333      ;
; 2.204 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[5]~_Duplicate_1                                                                                                                    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.053      ; 2.341      ;
; 2.204 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[4]~_Duplicate_1                                                                                                                    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.053      ; 2.341      ;
; 2.204 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[3]~_Duplicate_1                                                                                                                    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 2.333      ;
; 2.204 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[2]~_Duplicate_1                                                                                                                    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.053      ; 2.341      ;
; 2.204 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[1]~_Duplicate_1                                                                                                                    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 2.333      ;
; 2.204 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[0]~_Duplicate_1                                                                                                                    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 2.337      ;
; 2.204 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_cmd[1]~_Duplicate_1                                                                                                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.032      ; 2.320      ;
; 2.204 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_next.000010000                                                                                                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 2.330      ;
; 2.204 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_next.000001000                                                                                                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 2.330      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'main_clk_50'                                                                                                                                                                                                                                                                                                                                       ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                             ; To Node                                                                                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.381 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.291      ; 2.756      ;
; 2.381 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.291      ; 2.756      ;
; 2.381 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.291      ; 2.756      ;
; 2.381 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.291      ; 2.756      ;
; 2.381 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.291      ; 2.756      ;
; 2.381 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.291      ; 2.756      ;
; 2.381 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_sw:sw|readdata[2]                                                                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.291      ; 2.756      ;
; 2.381 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[2]                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.291      ; 2.756      ;
; 2.381 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.291      ; 2.756      ;
; 2.382 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[20]                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.290      ; 2.756      ;
; 2.382 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[25]                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.290      ; 2.756      ;
; 2.382 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_align_cycle[0]                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.288      ; 2.754      ;
; 2.382 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.290      ; 2.756      ;
; 2.382 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.290      ; 2.756      ;
; 2.382 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.290      ; 2.756      ;
; 2.382 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.290      ; 2.756      ;
; 2.382 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.290      ; 2.756      ;
; 2.382 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.290      ; 2.756      ;
; 2.382 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.290      ; 2.756      ;
; 2.382 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|d_read                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.288      ; 2.754      ;
; 2.392 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|i_read                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.280      ; 2.756      ;
; 2.392 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.280      ; 2.756      ;
; 2.392 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.280      ; 2.756      ;
; 2.392 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[29]                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.280      ; 2.756      ;
; 2.393 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.276      ; 2.753      ;
; 2.393 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.276      ; 2.753      ;
; 2.393 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.281      ; 2.758      ;
; 2.393 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.281      ; 2.758      ;
; 2.393 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.281      ; 2.758      ;
; 2.393 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.281      ; 2.758      ;
; 2.393 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.281      ; 2.758      ;
; 2.393 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.281      ; 2.758      ;
; 2.393 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.281      ; 2.758      ;
; 2.393 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.281      ; 2.758      ;
; 2.393 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.281      ; 2.758      ;
; 2.393 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.281      ; 2.758      ;
; 2.393 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[17]                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.276      ; 2.753      ;
; 2.393 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.281      ; 2.758      ;
; 2.393 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.281      ; 2.758      ;
; 2.394 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.279      ; 2.757      ;
; 2.394 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|D_valid                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.279      ; 2.757      ;
; 2.394 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.279      ; 2.757      ;
; 2.394 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.279      ; 2.757      ;
; 2.402 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.273      ; 2.759      ;
; 2.402 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[19]                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.273      ; 2.759      ;
; 2.402 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[21]                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.273      ; 2.759      ;
; 2.402 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.273      ; 2.759      ;
; 2.402 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.273      ; 2.759      ;
; 2.402 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[23]                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.273      ; 2.759      ;
; 2.402 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[28]                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.273      ; 2.759      ;
; 2.402 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[13]                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.273      ; 2.759      ;
; 2.402 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.273      ; 2.759      ;
; 2.402 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[16]                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.273      ; 2.759      ;
; 2.406 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|d_write                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.254      ; 2.744      ;
; 2.595 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[7]                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.076      ; 2.755      ;
; 2.595 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[6]                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.076      ; 2.755      ;
; 2.595 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[5]                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.076      ; 2.755      ;
; 2.595 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[4]                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.076      ; 2.755      ;
; 2.595 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[3]                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.076      ; 2.755      ;
; 2.595 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[2]                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.076      ; 2.755      ;
; 2.595 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[1]                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.076      ; 2.755      ;
; 2.595 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[0]                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.076      ; 2.755      ;
; 2.595 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[6]                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.076      ; 2.755      ;
; 2.595 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[4]                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.076      ; 2.755      ;
; 2.595 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[1]                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.076      ; 2.755      ;
; 2.596 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.064      ; 2.744      ;
; 2.596 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.064      ; 2.744      ;
; 2.596 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.074      ; 2.754      ;
; 2.596 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.074      ; 2.754      ;
; 2.596 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.074      ; 2.754      ;
; 2.596 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[67]                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 2.753      ;
; 2.596 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[66]                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 2.753      ;
; 2.596 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 2.753      ;
; 2.596 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 2.753      ;
; 2.596 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 2.753      ;
; 2.596 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.075      ; 2.755      ;
; 2.596 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.075      ; 2.755      ;
; 2.596 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 2.753      ;
; 2.596 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[34]                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.075      ; 2.755      ;
; 2.596 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[35]                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.075      ; 2.755      ;
; 2.596 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_003|saved_grant[1]                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.066      ; 2.746      ;
; 2.596 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_003|saved_grant[0]                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.066      ; 2.746      ;
; 2.596 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.066      ; 2.746      ;
; 2.596 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.066      ; 2.746      ;
; 2.596 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|read_latency_shift_reg[0]                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.065      ; 2.745      ;
; 2.596 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][68]                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.065      ; 2.745      ;
; 2.596 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][68]                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.065      ; 2.745      ;
; 2.596 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[1]                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.065      ; 2.745      ;
; 2.596 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[0]                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.065      ; 2.745      ;
; 2.596 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:accumulate_s1_translator|wait_latency_counter[0]                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.075      ; 2.755      ;
; 2.596 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:accumulate_s1_translator|wait_latency_counter[1]                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.075      ; 2.755      ;
; 2.596 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|D_iw[11]                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.077      ; 2.757      ;
; 2.596 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|D_iw[5]                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.077      ; 2.757      ;
; 2.596 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|D_iw[15]                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.065      ; 2.745      ;
; 2.596 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|D_iw[4]                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.078      ; 2.758      ;
; 2.596 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|D_iw[10]                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.077      ; 2.757      ;
; 2.596 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|D_iw[6]                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.077      ; 2.757      ;
; 2.596 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|D_iw[18]                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.077      ; 2.757      ;
; 2.596 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|D_iw[8]                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.077      ; 2.757      ;
; 2.596 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|D_iw[24]                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.077      ; 2.757      ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 24
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.458
Worst Case Available Settling Time: 36.764 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+---------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                               ;
+---------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                 ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                      ; 3.280  ; 0.137 ; 13.857   ; 0.550   ; 9.199               ;
;  altera_reserved_tck                  ; 46.325 ; 0.180 ; 97.765   ; 0.550   ; 49.302              ;
;  m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 3.280  ; 0.173 ; 14.597   ; 1.991   ; 9.684               ;
;  main_clk_50                          ; 5.907  ; 0.137 ; 13.857   ; 2.381   ; 9.199               ;
; Design-wide TNS                       ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  altera_reserved_tck                  ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  main_clk_50                          ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+---------------------------------------+--------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LEDG[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[7]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[16]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[17]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[18]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[19]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[20]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[21]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[22]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[23]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[24]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[25]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[26]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[27]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[28]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[29]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[30]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[31]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; KEY[1]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[2]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[3]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[4]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[5]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[6]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[7]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[8]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[9]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[10]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[11]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[12]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[13]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[14]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[15]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[16]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[17]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[18]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[19]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[20]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[21]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[22]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[23]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[24]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[25]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[26]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[27]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[28]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[29]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[30]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[31]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK_50                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[3]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[2]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[2]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[4]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[3]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[5]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[7]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[6]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tms     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tck     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tdi     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[16]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[17]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[18]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[19]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[20]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[21]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[22]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[23]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[24]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[25]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[26]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[27]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[28]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[29]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[30]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[31]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.33e-08 V                   ; 3.11 V              ; -0.0128 V           ; 0.235 V                              ; 0.229 V                              ; 6.79e-10 s                  ; 1.6e-09 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 4.33e-08 V                  ; 3.11 V             ; -0.0128 V          ; 0.235 V                             ; 0.229 V                             ; 6.79e-10 s                 ; 1.6e-09 s                  ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.73e-09 V                   ; 3.19 V              ; -0.173 V            ; 0.149 V                              ; 0.259 V                              ; 2.79e-10 s                  ; 2.42e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.73e-09 V                  ; 3.19 V             ; -0.173 V           ; 0.149 V                             ; 0.259 V                             ; 2.79e-10 s                 ; 2.42e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[16]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[17]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[18]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[19]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[20]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[21]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[22]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[23]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[24]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[25]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[26]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[27]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[28]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[29]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[30]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[31]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.00287 V          ; 0.055 V                              ; 0.123 V                              ; 8.59e-10 s                  ; 2.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.00287 V         ; 0.055 V                             ; 0.123 V                             ; 8.59e-10 s                 ; 2.03e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.54e-07 V                   ; 3.14 V              ; -0.115 V            ; 0.146 V                              ; 0.141 V                              ; 3.07e-10 s                  ; 3.96e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.54e-07 V                  ; 3.14 V             ; -0.115 V           ; 0.146 V                             ; 0.141 V                             ; 3.07e-10 s                 ; 3.96e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[16]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[17]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[18]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[19]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[20]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[21]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[22]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[23]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[24]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[25]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[26]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[27]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[28]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[29]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[30]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[31]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 4.9e-07 V                    ; 3.52 V              ; -0.0234 V           ; 0.372 V                              ; 0.263 V                              ; 5.16e-10 s                  ; 1.44e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 4.9e-07 V                   ; 3.52 V             ; -0.0234 V          ; 0.372 V                             ; 0.263 V                             ; 5.16e-10 s                 ; 1.44e-09 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                             ;
+--------------------------------------+--------------------------------------+------------+------------+----------+----------+
; From Clock                           ; To Clock                             ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ;
+--------------------------------------+--------------------------------------+------------+------------+----------+----------+
; altera_reserved_tck                  ; altera_reserved_tck                  ; 1086       ; 0          ; 34       ; 0        ;
; main_clk_50                          ; altera_reserved_tck                  ; false path ; 0          ; 0        ; 0        ;
; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 30354      ; 0          ; 0        ; 0        ;
; m_lab7_soc|sdram_pll|sd1|pll7|clk[1] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 1          ; 1          ; 0        ; 0        ;
; main_clk_50                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 101        ; 0          ; 0        ; 0        ;
; altera_reserved_tck                  ; main_clk_50                          ; false path ; false path ; 0        ; 0        ;
; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; main_clk_50                          ; 68         ; 0          ; 0        ; 0        ;
; main_clk_50                          ; main_clk_50                          ; 49414      ; 0          ; 0        ; 0        ;
+--------------------------------------+--------------------------------------+------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                              ;
+--------------------------------------+--------------------------------------+------------+------------+----------+----------+
; From Clock                           ; To Clock                             ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ;
+--------------------------------------+--------------------------------------+------------+------------+----------+----------+
; altera_reserved_tck                  ; altera_reserved_tck                  ; 1086       ; 0          ; 34       ; 0        ;
; main_clk_50                          ; altera_reserved_tck                  ; false path ; 0          ; 0        ; 0        ;
; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 30354      ; 0          ; 0        ; 0        ;
; m_lab7_soc|sdram_pll|sd1|pll7|clk[1] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 1          ; 1          ; 0        ; 0        ;
; main_clk_50                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 101        ; 0          ; 0        ; 0        ;
; altera_reserved_tck                  ; main_clk_50                          ; false path ; false path ; 0        ; 0        ;
; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; main_clk_50                          ; 68         ; 0          ; 0        ; 0        ;
; main_clk_50                          ; main_clk_50                          ; 49414      ; 0          ; 0        ; 0        ;
+--------------------------------------+--------------------------------------+------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                      ;
+--------------------------------------+--------------------------------------+----------+----------+----------+----------+
; From Clock                           ; To Clock                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------+--------------------------------------+----------+----------+----------+----------+
; altera_reserved_tck                  ; altera_reserved_tck                  ; 24       ; 0        ; 0        ; 0        ;
; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 465      ; 0        ; 0        ; 0        ;
; main_clk_50                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 6        ; 0        ; 0        ; 0        ;
; main_clk_50                          ; main_clk_50                          ; 683      ; 0        ; 0        ; 0        ;
+--------------------------------------+--------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                       ;
+--------------------------------------+--------------------------------------+----------+----------+----------+----------+
; From Clock                           ; To Clock                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------+--------------------------------------+----------+----------+----------+----------+
; altera_reserved_tck                  ; altera_reserved_tck                  ; 24       ; 0        ; 0        ; 0        ;
; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 465      ; 0        ; 0        ; 0        ;
; main_clk_50                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 6        ; 0        ; 0        ; 0        ;
; main_clk_50                          ; main_clk_50                          ; 683      ; 0        ; 0        ; 0        ;
+--------------------------------------+--------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 8     ; 8    ;
; Unconstrained Input Port Paths  ; 8     ; 8    ;
; Unconstrained Output Ports      ; 0     ; 0    ;
; Unconstrained Output Port Paths ; 0     ; 0    ;
+---------------------------------+-------+------+


+-------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                  ;
+--------------------------------------+--------------------------------------+-----------+-------------+
; Target                               ; Clock                                ; Type      ; Status      ;
+--------------------------------------+--------------------------------------+-----------+-------------+
; CLOCK_50                             ; main_clk_50                          ; Base      ; Constrained ;
; altera_reserved_tck                  ; altera_reserved_tck                  ; Base      ; Constrained ;
; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Generated ; Constrained ;
; m_lab7_soc|sdram_pll|sd1|pll7|clk[1] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[1] ; Generated ; Constrained ;
+--------------------------------------+--------------------------------------+-----------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; SW[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[1]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[2]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[3]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[4]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[5]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[6]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[7]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; SW[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[1]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[2]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[3]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[4]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[5]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[6]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[7]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Fri Mar 13 08:34:48 2020
Info: Command: quartus_sta lab7 -c lab7
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'lab7_soc/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'lab7_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'
Info (332104): Reading SDC File: 'lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.sdc'
Info (332104): Reading SDC File: 'lab7.sdc'
Warning (332043): Overwriting existing clock: altera_reserved_tck
Warning (332174): Ignored filter at lab7.sdc(237): *lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_nios2_oci_break:the_lab7_soc_nios2_qsys_0_nios2_oci_break|break_readreg* could not be matched with a keeper File: C:/Users/Anshul/Desktop/ECE385/Labs/lab7/lab7.sdc Line: 237
Warning (332174): Ignored filter at lab7.sdc(237): *lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck|*sr* could not be matched with a keeper File: C:/Users/Anshul/Desktop/ECE385/Labs/lab7/lab7.sdc Line: 237
Warning (332049): Ignored set_false_path at lab7.sdc(237): Argument <from> is an empty collection File: C:/Users/Anshul/Desktop/ECE385/Labs/lab7/lab7.sdc Line: 237
    Info (332050): set_false_path -from [get_keepers {*lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_nios2_oci_break:the_lab7_soc_nios2_qsys_0_nios2_oci_break|break_readreg*}] -to [get_keepers {*lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck|*sr*}] File: C:/Users/Anshul/Desktop/ECE385/Labs/lab7/lab7.sdc Line: 237
Warning (332049): Ignored set_false_path at lab7.sdc(237): Argument <to> is an empty collection File: C:/Users/Anshul/Desktop/ECE385/Labs/lab7/lab7.sdc Line: 237
Warning (332174): Ignored filter at lab7.sdc(238): *lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug|*resetlatch could not be matched with a keeper File: C:/Users/Anshul/Desktop/ECE385/Labs/lab7/lab7.sdc Line: 238
Warning (332174): Ignored filter at lab7.sdc(238): *lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck|*sr[33] could not be matched with a keeper File: C:/Users/Anshul/Desktop/ECE385/Labs/lab7/lab7.sdc Line: 238
Warning (332049): Ignored set_false_path at lab7.sdc(238): Argument <from> is an empty collection File: C:/Users/Anshul/Desktop/ECE385/Labs/lab7/lab7.sdc Line: 238
    Info (332050): set_false_path -from [get_keepers {*lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug|*resetlatch}] -to [get_keepers {*lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck|*sr[33]}] File: C:/Users/Anshul/Desktop/ECE385/Labs/lab7/lab7.sdc Line: 238
Warning (332049): Ignored set_false_path at lab7.sdc(238): Argument <to> is an empty collection File: C:/Users/Anshul/Desktop/ECE385/Labs/lab7/lab7.sdc Line: 238
Warning (332174): Ignored filter at lab7.sdc(239): *lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug|monitor_ready could not be matched with a keeper File: C:/Users/Anshul/Desktop/ECE385/Labs/lab7/lab7.sdc Line: 239
Warning (332174): Ignored filter at lab7.sdc(239): *lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck|*sr[0] could not be matched with a keeper File: C:/Users/Anshul/Desktop/ECE385/Labs/lab7/lab7.sdc Line: 239
Warning (332049): Ignored set_false_path at lab7.sdc(239): Argument <from> is an empty collection File: C:/Users/Anshul/Desktop/ECE385/Labs/lab7/lab7.sdc Line: 239
    Info (332050): set_false_path -from [get_keepers {*lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug|monitor_ready}] -to [get_keepers {*lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck|*sr[0]}] File: C:/Users/Anshul/Desktop/ECE385/Labs/lab7/lab7.sdc Line: 239
Warning (332049): Ignored set_false_path at lab7.sdc(239): Argument <to> is an empty collection File: C:/Users/Anshul/Desktop/ECE385/Labs/lab7/lab7.sdc Line: 239
Warning (332174): Ignored filter at lab7.sdc(240): *lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug|monitor_error could not be matched with a keeper File: C:/Users/Anshul/Desktop/ECE385/Labs/lab7/lab7.sdc Line: 240
Warning (332174): Ignored filter at lab7.sdc(240): *lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck|*sr[34] could not be matched with a keeper File: C:/Users/Anshul/Desktop/ECE385/Labs/lab7/lab7.sdc Line: 240
Warning (332049): Ignored set_false_path at lab7.sdc(240): Argument <from> is an empty collection File: C:/Users/Anshul/Desktop/ECE385/Labs/lab7/lab7.sdc Line: 240
    Info (332050): set_false_path -from [get_keepers {*lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug|monitor_error}] -to [get_keepers {*lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck|*sr[34]}] File: C:/Users/Anshul/Desktop/ECE385/Labs/lab7/lab7.sdc Line: 240
Warning (332049): Ignored set_false_path at lab7.sdc(240): Argument <to> is an empty collection File: C:/Users/Anshul/Desktop/ECE385/Labs/lab7/lab7.sdc Line: 240
Warning (332174): Ignored filter at lab7.sdc(241): *lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_nios2_ocimem:the_lab7_soc_nios2_qsys_0_nios2_ocimem|*MonDReg* could not be matched with a keeper File: C:/Users/Anshul/Desktop/ECE385/Labs/lab7/lab7.sdc Line: 241
Warning (332049): Ignored set_false_path at lab7.sdc(241): Argument <from> is an empty collection File: C:/Users/Anshul/Desktop/ECE385/Labs/lab7/lab7.sdc Line: 241
    Info (332050): set_false_path -from [get_keepers {*lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_nios2_ocimem:the_lab7_soc_nios2_qsys_0_nios2_ocimem|*MonDReg*}] -to [get_keepers {*lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck|*sr*}] File: C:/Users/Anshul/Desktop/ECE385/Labs/lab7/lab7.sdc Line: 241
Warning (332049): Ignored set_false_path at lab7.sdc(241): Argument <to> is an empty collection File: C:/Users/Anshul/Desktop/ECE385/Labs/lab7/lab7.sdc Line: 241
Warning (332174): Ignored filter at lab7.sdc(242): *lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk|*jdo* could not be matched with a keeper File: C:/Users/Anshul/Desktop/ECE385/Labs/lab7/lab7.sdc Line: 242
Warning (332049): Ignored set_false_path at lab7.sdc(242): Argument <from> is an empty collection File: C:/Users/Anshul/Desktop/ECE385/Labs/lab7/lab7.sdc Line: 242
    Info (332050): set_false_path -from [get_keepers {*lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck|*sr*}] -to [get_keepers {*lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk|*jdo*}] File: C:/Users/Anshul/Desktop/ECE385/Labs/lab7/lab7.sdc Line: 242
Warning (332049): Ignored set_false_path at lab7.sdc(242): Argument <to> is an empty collection File: C:/Users/Anshul/Desktop/ECE385/Labs/lab7/lab7.sdc Line: 242
Warning (332174): Ignored filter at lab7.sdc(243): *lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk|ir* could not be matched with a keeper File: C:/Users/Anshul/Desktop/ECE385/Labs/lab7/lab7.sdc Line: 243
Warning (332049): Ignored set_false_path at lab7.sdc(243): Argument <to> is an empty collection File: C:/Users/Anshul/Desktop/ECE385/Labs/lab7/lab7.sdc Line: 243
    Info (332050): set_false_path -from [get_keepers {sld_hub:*|irf_reg*}] -to [get_keepers {*lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk|ir*}] File: C:/Users/Anshul/Desktop/ECE385/Labs/lab7/lab7.sdc Line: 243
Warning (332174): Ignored filter at lab7.sdc(244): *lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug|monitor_go could not be matched with a keeper File: C:/Users/Anshul/Desktop/ECE385/Labs/lab7/lab7.sdc Line: 244
Warning (332049): Ignored set_false_path at lab7.sdc(244): Argument <to> is an empty collection File: C:/Users/Anshul/Desktop/ECE385/Labs/lab7/lab7.sdc Line: 244
    Info (332050): set_false_path -from [get_keepers {sld_hub:*|sld_shadow_jsm:shadow_jsm|state[1]}] -to [get_keepers {*lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug|monitor_go}] File: C:/Users/Anshul/Desktop/ECE385/Labs/lab7/lab7.sdc Line: 244
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: m_lab7_soc|sdram_pll|sd1|pll7|clk[0] was found on node: m_lab7_soc|sdram_pll|sd1|pll7|clk[0] with settings that do not match the following PLL specifications:
        Warning (332056): -phase (expected: 0.00, found: -54.00)
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From main_clk_50 (Rise) to main_clk_50 (Rise) (setup and hold)
    Critical Warning (332169): From m_lab7_soc|sdram_pll|sd1|pll7|clk[0] (Rise) to main_clk_50 (Rise) (setup and hold)
    Critical Warning (332169): From main_clk_50 (Rise) to m_lab7_soc|sdram_pll|sd1|pll7|clk[0] (Rise) (setup and hold)
    Critical Warning (332169): From m_lab7_soc|sdram_pll|sd1|pll7|clk[0] (Rise) to m_lab7_soc|sdram_pll|sd1|pll7|clk[0] (Rise) (setup and hold)
    Critical Warning (332169): From m_lab7_soc|sdram_pll|sd1|pll7|clk[1] (Rise) to m_lab7_soc|sdram_pll|sd1|pll7|clk[0] (Rise) (setup and hold)
    Critical Warning (332169): From m_lab7_soc|sdram_pll|sd1|pll7|clk[1] (Fall) to m_lab7_soc|sdram_pll|sd1|pll7|clk[0] (Rise) (setup and hold)
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 3.280
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.280               0.000 m_lab7_soc|sdram_pll|sd1|pll7|clk[0] 
    Info (332119):     5.907               0.000 main_clk_50 
    Info (332119):    46.325               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.352
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.352               0.000 main_clk_50 
    Info (332119):     0.385               0.000 m_lab7_soc|sdram_pll|sd1|pll7|clk[0] 
    Info (332119):     0.402               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 13.857
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    13.857               0.000 main_clk_50 
    Info (332119):    14.597               0.000 m_lab7_soc|sdram_pll|sd1|pll7|clk[0] 
    Info (332119):    97.765               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.155
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.155               0.000 altera_reserved_tck 
    Info (332119):     3.834               0.000 m_lab7_soc|sdram_pll|sd1|pll7|clk[0] 
    Info (332119):     4.593               0.000 main_clk_50 
Info (332146): Worst-case minimum pulse width slack is 9.551
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.551               0.000 main_clk_50 
    Info (332119):     9.696               0.000 m_lab7_soc|sdram_pll|sd1|pll7|clk[0] 
    Info (332119):    49.556               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 24 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 24
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.458
    Info (332114): Worst Case Available Settling Time: 33.284 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: m_lab7_soc|sdram_pll|sd1|pll7|clk[0] was found on node: m_lab7_soc|sdram_pll|sd1|pll7|clk[0] with settings that do not match the following PLL specifications:
        Warning (332056): -phase (expected: 0.00, found: -54.00)
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From main_clk_50 (Rise) to main_clk_50 (Rise) (setup and hold)
    Critical Warning (332169): From m_lab7_soc|sdram_pll|sd1|pll7|clk[0] (Rise) to main_clk_50 (Rise) (setup and hold)
    Critical Warning (332169): From main_clk_50 (Rise) to m_lab7_soc|sdram_pll|sd1|pll7|clk[0] (Rise) (setup and hold)
    Critical Warning (332169): From m_lab7_soc|sdram_pll|sd1|pll7|clk[0] (Rise) to m_lab7_soc|sdram_pll|sd1|pll7|clk[0] (Rise) (setup and hold)
    Critical Warning (332169): From m_lab7_soc|sdram_pll|sd1|pll7|clk[1] (Rise) to m_lab7_soc|sdram_pll|sd1|pll7|clk[0] (Rise) (setup and hold)
    Critical Warning (332169): From m_lab7_soc|sdram_pll|sd1|pll7|clk[1] (Fall) to m_lab7_soc|sdram_pll|sd1|pll7|clk[0] (Rise) (setup and hold)
Info (332146): Worst-case setup slack is 3.796
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.796               0.000 m_lab7_soc|sdram_pll|sd1|pll7|clk[0] 
    Info (332119):     6.932               0.000 main_clk_50 
    Info (332119):    46.723               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.336
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.336               0.000 main_clk_50 
    Info (332119):     0.337               0.000 m_lab7_soc|sdram_pll|sd1|pll7|clk[0] 
    Info (332119):     0.354               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 14.514
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    14.514               0.000 main_clk_50 
    Info (332119):    15.100               0.000 m_lab7_soc|sdram_pll|sd1|pll7|clk[0] 
    Info (332119):    97.989               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.055
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.055               0.000 altera_reserved_tck 
    Info (332119):     3.407               0.000 m_lab7_soc|sdram_pll|sd1|pll7|clk[0] 
    Info (332119):     4.180               0.000 main_clk_50 
Info (332146): Worst-case minimum pulse width slack is 9.557
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.557               0.000 main_clk_50 
    Info (332119):     9.684               0.000 m_lab7_soc|sdram_pll|sd1|pll7|clk[0] 
    Info (332119):    49.487               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 24 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 24
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.458
    Info (332114): Worst Case Available Settling Time: 33.809 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Fast 1200mV 0C Model
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: m_lab7_soc|sdram_pll|sd1|pll7|clk[0] was found on node: m_lab7_soc|sdram_pll|sd1|pll7|clk[0] with settings that do not match the following PLL specifications:
        Warning (332056): -phase (expected: 0.00, found: -54.00)
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From main_clk_50 (Rise) to main_clk_50 (Rise) (setup and hold)
    Critical Warning (332169): From m_lab7_soc|sdram_pll|sd1|pll7|clk[0] (Rise) to main_clk_50 (Rise) (setup and hold)
    Critical Warning (332169): From main_clk_50 (Rise) to m_lab7_soc|sdram_pll|sd1|pll7|clk[0] (Rise) (setup and hold)
    Critical Warning (332169): From m_lab7_soc|sdram_pll|sd1|pll7|clk[0] (Rise) to m_lab7_soc|sdram_pll|sd1|pll7|clk[0] (Rise) (setup and hold)
    Critical Warning (332169): From m_lab7_soc|sdram_pll|sd1|pll7|clk[1] (Rise) to m_lab7_soc|sdram_pll|sd1|pll7|clk[0] (Rise) (setup and hold)
    Critical Warning (332169): From m_lab7_soc|sdram_pll|sd1|pll7|clk[1] (Fall) to m_lab7_soc|sdram_pll|sd1|pll7|clk[0] (Rise) (setup and hold)
Info (332146): Worst-case setup slack is 5.335
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     5.335               0.000 m_lab7_soc|sdram_pll|sd1|pll7|clk[0] 
    Info (332119):    11.370               0.000 main_clk_50 
    Info (332119):    48.473               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.137
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.137               0.000 main_clk_50 
    Info (332119):     0.173               0.000 m_lab7_soc|sdram_pll|sd1|pll7|clk[0] 
    Info (332119):     0.180               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 16.682
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    16.682               0.000 main_clk_50 
    Info (332119):    17.116               0.000 m_lab7_soc|sdram_pll|sd1|pll7|clk[0] 
    Info (332119):    98.842               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.550
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.550               0.000 altera_reserved_tck 
    Info (332119):     1.991               0.000 m_lab7_soc|sdram_pll|sd1|pll7|clk[0] 
    Info (332119):     2.381               0.000 main_clk_50 
Info (332146): Worst-case minimum pulse width slack is 9.199
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.199               0.000 main_clk_50 
    Info (332119):     9.780               0.000 m_lab7_soc|sdram_pll|sd1|pll7|clk[0] 
    Info (332119):    49.302               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 24 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 24
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.458
    Info (332114): Worst Case Available Settling Time: 36.764 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 64 warnings
    Info: Peak virtual memory: 4890 megabytes
    Info: Processing ended: Fri Mar 13 08:34:53 2020
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:05


