============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.12-s086_1
  Generated on:           Apr 07 2025  05:59:46 pm
  Module:                 carry_select_adder_46688_32bits
  Operating conditions:   tt_025C_1v80 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (0 ps) Path Delay Check
     Startpoint: (F) B[19]
       Endpoint: (F) S[28]

                   Capture    Launch  
      Path Delay:+    1760         -  
      Drv Adjust:+       0         0  
         Arrival:=    1760            
                                      
   Required Time:=    1760            
       Data Path:-    1760            
           Slack:=       0            

Exceptions/Constraints:
  max_delay             1760            constraints.sdc_line_1 

#--------------------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                       Flags    Arc    Edge           Cell             Fanout Load Trans Delay Arrival Instance 
#                                                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------------------------------
  B[19]                                                   -       -       F     (arrival)                      1  3.3  1000     0       0    (-,-) 
  g4131/X                                                 -       A->X    F     sky130_fd_sc_hd__buf_1         6 18.8   124   390     390    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[3].FA/g23/X        -       A->X    F     sky130_fd_sc_hd__or2_4         1  9.7    55   286     676    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[3].FA/g21/Y        -       B->Y    R     sky130_fd_sc_hd__nand2_4       1 10.1    52    74     750    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[3].FA/g20/Y        -       A->Y    F     sky130_fd_sc_hd__nand2_4       2 14.4    48    54     805    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[4].FA/g118__2802/Y -       A->Y    R     sky130_fd_sc_hd__nand2_4       1 10.1    59    61     866    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[4].FA/g116__3680/Y -       A->Y    F     sky130_fd_sc_hd__nand2_4       2 14.4    47    56     922    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[5].FA/g118__1881/Y -       A->Y    R     sky130_fd_sc_hd__nand2_4       1 10.1    52    60     982    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[5].FA/g116__7098/Y -       A->Y    F     sky130_fd_sc_hd__nand2_4       2 12.2    39    51    1033    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[6].FA/g119__9945/Y -       A->Y    R     sky130_fd_sc_hd__nand2_4       1 10.1    57    57    1090    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[6].FA/g117__6161/Y -       A->Y    F     sky130_fd_sc_hd__nand2_4       2 14.4    43    56    1146    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[7].FA/g119__5477/Y -       A->Y    R     sky130_fd_sc_hd__nand2_4       1 10.1    57    59    1205    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[7].FA/g117__7410/Y -       A->Y    F     sky130_fd_sc_hd__nand2_4       2 13.2    44    54    1259    (-,-) 
  g70/Y                                                   -       A->Y    R     sky130_fd_sc_hd__clkinv_1      1  6.4    44    56    1314    (-,-) 
  g64/X                                                   -       A1_N->X F     sky130_fd_sc_hd__a2bb2o_4      5 25.2    62   242    1556    (-,-) 
  g8358__8432/Y                                           -       A->Y    R     sky130_fd_sc_hd__nand2_2       1 10.6    76    83    1639    (-,-) 
  g8346__2398/Y                                           -       B->Y    F     sky130_fd_sc_hd__nand2_4       1 51.3   117   120    1760    (-,-) 
  S[28]                                                   <<<     -       F     (port)                         -    -     -     0    1760    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------------------------------

