
---------- Begin Simulation Statistics ----------
final_tick                               145217945500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_mem_usage                               68453440                       # Number of bytes of host memory used
host_seconds                                  1568.25                       # Real time elapsed on the host
host_tick_rate                               92598577                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_seconds                                  0.145218                       # Number of seconds simulated
sim_ticks                                145217945500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                 205772018                       # number of cc regfile reads
system.cpu.cc_regfile_writes                122799247                       # number of cc regfile writes
system.cpu.committedInsts::0                 99155525                       # Number of Instructions Simulated
system.cpu.committedInsts::1                100000000                       # Number of Instructions Simulated
system.cpu.committedInsts::total            199155525                       # Number of Instructions Simulated
system.cpu.committedOps::0                  199486889                       # Number of Ops (including micro ops) Simulated
system.cpu.committedOps::1                  201188492                       # Number of Ops (including micro ops) Simulated
system.cpu.committedOps::total              400675381                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi::0                            2.929094                       # CPI: Cycles Per Instruction
system.cpu.cpi::1                            2.904359                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.458337                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   7400947                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  3206296                       # number of floating regfile writes
system.cpu.idleCycles                         2098280                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts              6885812                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches::0              24153938                       # Number of branches executed
system.cpu.iew.exec_branches::1              24548035                       # Number of branches executed
system.cpu.iew.exec_branches::total          48701973                       # Number of branches executed
system.cpu.iew.exec_nop::0                          0                       # number of nop insts executed
system.cpu.iew.exec_nop::1                          0                       # number of nop insts executed
system.cpu.iew.exec_nop::total                      0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.718846                       # Inst execution rate
system.cpu.iew.exec_refs::0                  53417294                       # number of memory reference insts executed
system.cpu.iew.exec_refs::1                  54549429                       # number of memory reference insts executed
system.cpu.iew.exec_refs::total             107966723                       # number of memory reference insts executed
system.cpu.iew.exec_stores::0                19715502                       # Number of stores executed
system.cpu.iew.exec_stores::1                20239707                       # Number of stores executed
system.cpu.iew.exec_stores::total            39955209                       # Number of stores executed
system.cpu.iew.exec_swp::0                          0                       # number of swp insts executed
system.cpu.iew.exec_swp::1                          0                       # number of swp insts executed
system.cpu.iew.exec_swp::total                      0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                24885980                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              77875919                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts               7760                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             44576211                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           561129446                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts::0           33701792                       # Number of load instructions executed
system.cpu.iew.iewExecLoadInsts::1           34309722                       # Number of load instructions executed
system.cpu.iew.iewExecLoadInsts::total       68011514                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts          10710446                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             499214635                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                 159663                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                343478                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                6450796                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                591506                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents          31023                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect      6320391                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         565421                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers::0              261952763                       # num instructions consuming a value
system.cpu.iew.wb_consumers::1              268212103                       # num instructions consuming a value
system.cpu.iew.wb_consumers::total          530164866                       # num instructions consuming a value
system.cpu.iew.wb_count::0                  245747592                       # cumulative count of insts written-back
system.cpu.iew.wb_count::1                  250703000                       # cumulative count of insts written-back
system.cpu.iew.wb_count::total              496450592                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout::0                  0.641123                       # average fanout of values written-back
system.cpu.iew.wb_fanout::1                  0.639498                       # average fanout of values written-back
system.cpu.iew.wb_fanout::total              0.640301                       # average fanout of values written-back
system.cpu.iew.wb_producers::0              167943971                       # num instructions producing a value
system.cpu.iew.wb_producers::1              171521194                       # num instructions producing a value
system.cpu.iew.wb_producers::total          339465165                       # num instructions producing a value
system.cpu.iew.wb_rate::0                    0.846134                       # insts written-back per cycle
system.cpu.iew.wb_rate::1                    0.863196                       # insts written-back per cycle
system.cpu.iew.wb_rate::total                1.709329                       # insts written-back per cycle
system.cpu.iew.wb_sent::0                   245823950                       # cumulative count of insts sent to commit
system.cpu.iew.wb_sent::1                   250787052                       # cumulative count of insts sent to commit
system.cpu.iew.wb_sent::total               496611002                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                771134259                       # number of integer regfile reads
system.cpu.int_regfile_writes               399459271                       # number of integer regfile writes
system.cpu.ipc::0                            0.341402                       # IPC: Instructions Per Cycle
system.cpu.ipc::1                            0.344310                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.685713                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass           3285086      1.28%      1.28% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             192789125     75.26%     76.55% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               284633      0.11%     76.66% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                144175      0.06%     76.71% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              134516      0.05%     76.77% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     76.77% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  96      0.00%     76.77% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     76.77% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     76.77% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     76.77% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     76.77% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     76.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                25045      0.01%     76.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     76.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu               408538      0.16%     76.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                  131      0.00%     76.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt               130016      0.05%     76.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              372537      0.15%     77.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     77.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     77.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift              11164      0.00%     77.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     77.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     77.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     77.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               8      0.00%     77.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     77.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               3      0.00%     77.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt             100      0.00%     77.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               1      0.00%     77.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     77.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult             48      0.00%     77.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     77.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     77.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     77.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     77.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     77.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     77.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     77.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     77.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     77.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     77.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     77.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     77.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     77.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     77.14% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             36996350     14.44%     91.58% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            19167046      7.48%     99.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          701515      0.27%     99.33% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite        1704376      0.67%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              256154509                       # Type of FU issued
system.cpu.iq.FU_type_1::No_OpClass           3478597      1.33%      1.33% # Type of FU issued
system.cpu.iq.FU_type_1::IntAlu             196403626     75.09%     76.42% # Type of FU issued
system.cpu.iq.FU_type_1::IntMult               288069      0.11%     76.53% # Type of FU issued
system.cpu.iq.FU_type_1::IntDiv                144685      0.06%     76.59% # Type of FU issued
system.cpu.iq.FU_type_1::FloatAdd              136085      0.05%     76.64% # Type of FU issued
system.cpu.iq.FU_type_1::FloatCmp                   0      0.00%     76.64% # Type of FU issued
system.cpu.iq.FU_type_1::FloatCvt                  96      0.00%     76.64% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMult                  0      0.00%     76.64% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMultAcc               0      0.00%     76.64% # Type of FU issued
system.cpu.iq.FU_type_1::FloatDiv                   0      0.00%     76.64% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMisc                  0      0.00%     76.64% # Type of FU issued
system.cpu.iq.FU_type_1::FloatSqrt                  0      0.00%     76.64% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAdd                25300      0.01%     76.65% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAddAcc                 0      0.00%     76.65% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAlu               412098      0.16%     76.81% # Type of FU issued
system.cpu.iq.FU_type_1::SimdCmp                  127      0.00%     76.81% # Type of FU issued
system.cpu.iq.FU_type_1::SimdCvt               130971      0.05%     76.86% # Type of FU issued
system.cpu.iq.FU_type_1::SimdMisc              378330      0.14%     77.00% # Type of FU issued
system.cpu.iq.FU_type_1::SimdMult                   0      0.00%     77.00% # Type of FU issued
system.cpu.iq.FU_type_1::SimdMultAcc                0      0.00%     77.00% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShift              11112      0.00%     77.01% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShiftAcc               0      0.00%     77.01% # Type of FU issued
system.cpu.iq.FU_type_1::SimdDiv                    0      0.00%     77.01% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSqrt                   0      0.00%     77.01% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatAdd               8      0.00%     77.01% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatAlu               0      0.00%     77.01% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatCmp               2      0.00%     77.01% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatCvt             103      0.00%     77.01% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatDiv               1      0.00%     77.01% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatMisc              0      0.00%     77.01% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatMult             48      0.00%     77.01% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatMultAcc            0      0.00%     77.01% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatSqrt              0      0.00%     77.01% # Type of FU issued
system.cpu.iq.FU_type_1::SimdReduceAdd              0      0.00%     77.01% # Type of FU issued
system.cpu.iq.FU_type_1::SimdReduceAlu              0      0.00%     77.01% # Type of FU issued
system.cpu.iq.FU_type_1::SimdReduceCmp              0      0.00%     77.01% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatReduceAdd            0      0.00%     77.01% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatReduceCmp            0      0.00%     77.01% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAes                    0      0.00%     77.01% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAesMix                 0      0.00%     77.01% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSha1Hash               0      0.00%     77.01% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSha1Hash2              0      0.00%     77.01% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSha256Hash             0      0.00%     77.01% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSha256Hash2            0      0.00%     77.01% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShaSigma2              0      0.00%     77.01% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShaSigma3              0      0.00%     77.01% # Type of FU issued
system.cpu.iq.FU_type_1::SimdPredAlu                0      0.00%     77.01% # Type of FU issued
system.cpu.iq.FU_type_1::MemRead             37997585     14.53%     91.54% # Type of FU issued
system.cpu.iq.FU_type_1::MemWrite            19683299      7.53%     99.06% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMemRead          686097      0.26%     99.33% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMemWrite        1765174      0.67%    100.00% # Type of FU issued
system.cpu.iq.FU_type_1::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_1::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_1::total              261541413                       # Type of FU issued
system.cpu.iq.FU_type::total                517695922      0.00%      0.00% # Type of FU issued
system.cpu.iq.fp_alu_accesses                10359578                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads            17697083                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      6128921                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            9333211                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt::0                132019841                       # FU busy when requested
system.cpu.iq.fu_busy_cnt::1                135731205                       # FU busy when requested
system.cpu.iq.fu_busy_cnt::total            267751046                       # FU busy when requested
system.cpu.iq.fu_busy_rate::0                0.255014                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_busy_rate::1                0.262183                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_busy_rate::total            0.517198                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu               150448504     56.19%     56.19% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                  34337      0.01%     56.20% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                 1290856      0.48%     56.68% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                247133      0.09%     56.78% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     56.78% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                   132      0.00%     56.78% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     56.78% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     56.78% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     56.78% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     56.78% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     56.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                  46052      0.02%     56.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     56.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                 555369      0.21%     57.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                    172      0.00%     57.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                 142436      0.05%     57.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                565328      0.21%     57.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     57.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     57.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                21900      0.01%     57.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     57.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     57.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     57.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                12      0.00%     57.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     57.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 6      0.00%     57.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt               193      0.00%     57.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 2      0.00%     57.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     57.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult               80      0.00%     57.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     57.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     57.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     57.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     57.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     57.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     57.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     57.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     57.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     57.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     57.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     57.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     57.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     57.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     57.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     57.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     57.27% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead               73953656     27.62%     84.89% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite              40444878     15.11%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses             1035891941                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads         1849063381                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    490321671                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         712281316                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  561106782                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 517695922                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded               22664                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined       160454065                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued           7711728                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved           9104                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined    199740039                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     288337612                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.795451                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.787998                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           101200026     35.10%     35.10% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            54723688     18.98%     54.08% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            33873124     11.75%     65.82% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            31128674     10.80%     76.62% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            40749867     14.13%     90.75% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5            21785041      7.56%     98.31% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             4345070      1.51%     99.82% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              412105      0.14%     99.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              120017      0.04%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       288337612                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.782479                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            771820                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           901156                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             38471248                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            21943007                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep1.conflictingLoads            861271                       # Number of conflicting loads.
system.cpu.memDep1.conflictingStores          1054777                       # Number of conflicting stores.
system.cpu.memDep1.insertedLoads             39404671                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep1.insertedStores            22633204                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads               223647573                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    108                       # number of misc regfile writes
system.cpu.numCycles                        290435892                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                          385843                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload0.numSyscalls                  112                       # Number of system calls
system.cpu.workload1.numSyscalls                  112                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       235154                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        535840                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       117571                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           10                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     17131747                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         2759                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     34264207                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           2769                       # Total number of snoops made to the snoop filter.
sim_insts                                   199155525                       # Number of instructions simulated
sim_ops                                     400675381                       # Number of ops (including micro ops) simulated
host_inst_rate                                 126992                       # Simulator instruction rate (inst/s)
host_op_rate                                   255491                       # Simulator op (including micro ops) rate (op/s)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                73658318                       # Number of BP lookups
system.cpu.branchPred.condPredicted          50474053                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect          12199864                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             35683191                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                15627109                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             43.794035                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 5913108                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect              83264                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         2759583                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits            1296966                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses          1462617                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted       550690                       # Number of mispredicted indirect branches.
system.cpu.branchPred.power_state.pwrStateResidencyTicks::UNDEFINED 145217945500                       # Cumulative time (in ticks) in various power states
system.cpu.commit.commitSquashedInsts       150150885                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           13560                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           6418193                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples    287612333                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.393109                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.362031                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0       179247560     62.32%     62.32% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1        25509949      8.87%     71.19% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2        17753403      6.17%     77.36% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3        23237891      8.08%     85.44% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4         9203291      3.20%     88.64% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5         5494711      1.91%     90.55% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6         4469734      1.55%     92.11% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7         2726522      0.95%     93.06% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8        19969272      6.94%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total    287612333                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted::0          99155525                       # Number of instructions committed
system.cpu.commit.instsCommitted::1         100000000                       # Number of instructions committed
system.cpu.commit.instsCommitted::total     199155525                       # Number of instructions committed
system.cpu.commit.opsCommitted::0           199486889                       # Number of ops (including micro ops) committed
system.cpu.commit.opsCommitted::1           201188492                       # Number of ops (including micro ops) committed
system.cpu.commit.opsCommitted::total       400675381                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs::0                 44183138                       # Number of memory references committed
system.cpu.commit.memRefs::1                 44575070                       # Number of memory references committed
system.cpu.commit.memRefs::total             88758208                       # Number of memory references committed
system.cpu.commit.loads::0                   27684432                       # Number of loads committed
system.cpu.commit.loads::1                   27928692                       # Number of loads committed
system.cpu.commit.loads::total               55613124                       # Number of loads committed
system.cpu.commit.amos::0                           0                       # Number of atomic instructions committed
system.cpu.commit.amos::1                           0                       # Number of atomic instructions committed
system.cpu.commit.amos::total                       0                       # Number of atomic instructions committed
system.cpu.commit.membars::0                     4444                       # Number of memory barriers committed
system.cpu.commit.membars::1                     4524                       # Number of memory barriers committed
system.cpu.commit.membars::total                 8968                       # Number of memory barriers committed
system.cpu.commit.branches::0                20653301                       # Number of branches committed
system.cpu.commit.branches::1                20827605                       # Number of branches committed
system.cpu.commit.branches::total            41480906                       # Number of branches committed
system.cpu.commit.vector::0                         0                       # Number of committed Vector instructions.
system.cpu.commit.vector::1                         0                       # Number of committed Vector instructions.
system.cpu.commit.vector::total                     0                       # Number of committed Vector instructions.
system.cpu.commit.floating::0                 2375842                       # Number of committed floating point instructions.
system.cpu.commit.floating::1                 2392471                       # Number of committed floating point instructions.
system.cpu.commit.floating::total             4768313                       # Number of committed floating point instructions.
system.cpu.commit.integer::0                196512969                       # Number of committed integer instructions.
system.cpu.commit.integer::1                198193105                       # Number of committed integer instructions.
system.cpu.commit.integer::total            394706074                       # Number of committed integer instructions.
system.cpu.commit.functionCalls::0            2014230                       # Number of function calls committed.
system.cpu.commit.functionCalls::1            2031968                       # Number of function calls committed.
system.cpu.commit.functionCalls::total        4046198                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass      2113538      1.06%      1.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu    151833566     76.11%     77.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult       264977      0.13%     77.30% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv       142300      0.07%     77.38% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd       104235      0.05%     77.43% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     77.43% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt           96      0.00%     77.43% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     77.43% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     77.43% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     77.43% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     77.43% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     77.43% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd        21142      0.01%     77.44% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     77.44% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu       355601      0.18%     77.62% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           98      0.00%     77.62% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt       110908      0.06%     77.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc       347349      0.17%     77.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     77.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     77.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         9790      0.00%     77.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     77.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     77.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     77.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            5      0.00%     77.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     77.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            2      0.00%     77.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt           95      0.00%     77.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            1      0.00%     77.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     77.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult           48      0.00%     77.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     77.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     77.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     77.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     77.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     77.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     77.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     77.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     77.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     77.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     77.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     77.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     77.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     77.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     77.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     77.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     77.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead     27274739     13.67%     91.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite     15556298      7.80%     99.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead       409693      0.21%     99.53% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite       942408      0.47%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total    199486889                       # Class of committed instruction
system.cpu.commit.committedInstType_1::No_OpClass      2130038      1.06%      1.06% # Class of committed instruction
system.cpu.commit.committedInstType_1::IntAlu    153119465     76.11%     77.17% # Class of committed instruction
system.cpu.commit.committedInstType_1::IntMult       266857      0.13%     77.30% # Class of committed instruction
system.cpu.commit.committedInstType_1::IntDiv       142598      0.07%     77.37% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatAdd       105021      0.05%     77.42% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatCmp            0      0.00%     77.42% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatCvt           96      0.00%     77.42% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMult            0      0.00%     77.42% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMultAcc            0      0.00%     77.42% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatDiv            0      0.00%     77.42% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMisc            0      0.00%     77.42% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatSqrt            0      0.00%     77.42% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAdd        21166      0.01%     77.43% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAddAcc            0      0.00%     77.43% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAlu       357183      0.18%     77.61% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdCmp           98      0.00%     77.61% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdCvt       111092      0.06%     77.67% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdMisc       349867      0.17%     77.84% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdMult            0      0.00%     77.84% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdMultAcc            0      0.00%     77.84% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdShift         9790      0.00%     77.84% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdShiftAcc            0      0.00%     77.84% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdDiv            0      0.00%     77.84% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSqrt            0      0.00%     77.84% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatAdd            5      0.00%     77.84% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatAlu            0      0.00%     77.84% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatCmp            2      0.00%     77.84% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatCvt           95      0.00%     77.84% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatDiv            1      0.00%     77.84% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatMisc            0      0.00%     77.84% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatMult           48      0.00%     77.84% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatMultAcc            0      0.00%     77.84% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatSqrt            0      0.00%     77.84% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdReduceAdd            0      0.00%     77.84% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdReduceAlu            0      0.00%     77.84% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdReduceCmp            0      0.00%     77.84% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatReduceAdd            0      0.00%     77.84% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatReduceCmp            0      0.00%     77.84% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAes            0      0.00%     77.84% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAesMix            0      0.00%     77.84% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSha1Hash            0      0.00%     77.84% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSha1Hash2            0      0.00%     77.84% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSha256Hash            0      0.00%     77.84% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSha256Hash2            0      0.00%     77.84% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdShaSigma2            0      0.00%     77.84% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdShaSigma3            0      0.00%     77.84% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdPredAlu            0      0.00%     77.84% # Class of committed instruction
system.cpu.commit.committedInstType_1::MemRead     27516485     13.68%     91.52% # Class of committed instruction
system.cpu.commit.committedInstType_1::MemWrite     15695556      7.80%     99.32% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMemRead       412207      0.20%     99.53% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMemWrite       950822      0.47%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_1::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_1::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_1::total    201188492                       # Class of committed instruction
system.cpu.commit.committedInstType::total    400675381      0.00%      0.00% # Class of committed instruction
system.cpu.commit.commitEligibleSamples      19969272                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     89704186                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         89704186                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     89704186                       # number of overall hits
system.cpu.dcache.overall_hits::total        89704186                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      8119170                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        8119170                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      8119170                       # number of overall misses
system.cpu.dcache.overall_misses::total       8119170                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 111902533261                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 111902533261                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 111902533261                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 111902533261                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     97823356                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     97823356                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     97823356                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     97823356                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.082998                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.082998                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.082998                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.082998                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 13782.508959                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 13782.508959                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 13782.508959                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 13782.508959                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs           31                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets      1496045                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                10                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           22072                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     3.100000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    67.780219                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      5742218                       # number of writebacks
system.cpu.dcache.writebacks::total           5742218                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      2376625                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      2376625                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      2376625                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      2376625                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      5742545                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      5742545                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      5742545                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      5742545                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  72678056266                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  72678056266                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  72678056266                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  72678056266                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.058703                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.058703                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.058703                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.058703                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 12656.070830                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 12656.070830                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 12656.070830                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 12656.070830                       # average overall mshr miss latency
system.cpu.dcache.replacements                 200635                       # number of replacements
system.cpu.dcache.expired                     5541583                       # dead blocks evicted
system.cpu.dcache.ReadReq_hits::.cpu.data     57865742                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        57865742                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      6811749                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       6811749                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  86007583000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  86007583000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     64677491                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     64677491                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.105319                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.105319                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 12626.358223                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 12626.358223                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data      2365304                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      2365304                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data      4446445                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      4446445                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  48223255500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  48223255500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.068748                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.068748                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 10845.350724                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 10845.350724                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     31838444                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       31838444                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      1307421                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      1307421                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  25894950261                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  25894950261                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     33145865                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     33145865                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.039444                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.039444                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 19806.129977                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 19806.129977                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        11321                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        11321                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      1296100                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1296100                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  24454800766                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  24454800766                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.039103                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.039103                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 18867.989172                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 18867.989172                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 145217945500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           197.948371                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            95446735                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           5742388                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             16.621436                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            191500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   197.948371                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.386618                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.386618                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          170                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          161                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.332031                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         788329236                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        788329236                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 145217945500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                290963135                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              82031148                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                 184002659                       # Number of cycles decode is running
system.cpu.decode.unblockCycles              13227486                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                6450796                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved             18954045                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred               5876071                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts              583253874                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts              48395885                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                    68907400                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    40191071                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                       6407630                       # TLB misses on read requests
system.cpu.dtb.wrMisses                       1375717                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 145217945500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.expired                 0                       # dead blocks evicted
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 145217945500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 145217945500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles            9580009                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                      344607939                       # Number of instructions fetch has processed
system.cpu.fetch.branches                    73658318                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           22837183                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                     158249064                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                12235641                       # Number of cycles fetch has spent squashing
system.cpu.fetch.tlbCycles                    2220545                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.miscStallCycles                   78                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.cacheLines                 108632581                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes               3860990                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.tlbSquashes                   962298                       # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.SMTDist::samples           288337612                       # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::mean              -0.112276                       # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::stdev              0.834026                       # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::underflows                0      0.00%      0.00% # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::-1                118287916     41.02%     41.02% # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::0                  84135177     29.18%     70.20% # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::1                  85914519     29.80%    100.00% # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::2                         0      0.00%    100.00% # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::overflows                 0      0.00%    100.00% # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::min_value                -1                       # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::max_value                 1                       # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::total             288337612                       # Number of Cycles each Thread Fetched
system.cpu.fetch.nisnDist::samples          288337612                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              2.387011                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.117877                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                160277220     55.59%     55.59% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                 11748594      4.07%     59.66% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                 10297286      3.57%     63.23% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                 10922540      3.79%     67.02% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                 13007136      4.51%     71.53% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                 14633204      5.08%     76.61% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                 14291739      4.96%     81.56% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                 13069924      4.53%     86.10% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                 40089969     13.90%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total            288337612                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.253613                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.186520                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst     96719546                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         96719546                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     96719546                       # number of overall hits
system.cpu.icache.overall_hits::total        96719546                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst     11913027                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total       11913027                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst     11913027                       # number of overall misses
system.cpu.icache.overall_misses::total      11913027                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  99712737000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  99712737000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  99712737000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  99712737000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    108632573                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    108632573                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    108632573                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    108632573                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.109663                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.109663                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.109663                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.109663                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst  8370.058844                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  8370.058844                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst  8370.058844                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  8370.058844                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets          381                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets              17                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets    22.411765                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks     11389353                       # number of writebacks
system.cpu.icache.writebacks::total          11389353                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst       522935                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total       522935                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst       522935                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total       522935                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst     11390092                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total     11390092                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst     11390092                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total     11390092                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  91523294500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  91523294500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  91523294500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  91523294500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.104850                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.104850                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.104850                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.104850                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst  8035.342866                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total  8035.342866                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst  8035.342866                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total  8035.342866                       # average overall mshr miss latency
system.cpu.icache.replacements               11389353                       # number of replacements
system.cpu.icache.expired                           0                       # dead blocks evicted
system.cpu.icache.ReadReq_hits::.cpu.inst     96719546                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        96719546                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst     11913027                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total      11913027                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  99712737000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  99712737000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    108632573                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    108632573                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.109663                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.109663                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst  8370.058844                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  8370.058844                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst       522935                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total       522935                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst     11390092                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total     11390092                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  91523294500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  91523294500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.104850                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.104850                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst  8035.342866                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total  8035.342866                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 145217945500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.949702                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           108109637                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs          11390091                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              9.491552                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             91500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.949702                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999902                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999902                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          434                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           78                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         880450675                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        880450675                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 145217945500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts0.clk_domain.clock          8000                       # Clock period in ticks
system.cpu.interrupts1.clk_domain.clock          8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                   109600020                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                       3647781                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 145217945500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.expired                 0                       # dead blocks evicted
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 145217945500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 145217945500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                     1432349                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                10786816                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                13580                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation               14198                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                5444301                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                51452                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                  10177                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.lsq1.forwLoads                     1593226                       # Number of loads that had data forwarded from stores
system.cpu.lsq1.squashedLoads                11475979                       # Number of loads squashed
system.cpu.lsq1.ignoredResponses                13107                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq1.memOrderViolation               16825                       # Number of memory ordering violations
system.cpu.lsq1.squashedStores                5986826                       # Number of stores squashed
system.cpu.lsq1.rescheduledLoads                53241                       # Number of loads that were rescheduled
system.cpu.lsq1.blockedByCache                  10826                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON 145217945500                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                6450796                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                316763129                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                58356349                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           4517                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                 172576424                       # Number of cycles rename is running
system.cpu.rename.unblockCycles              22524009                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts              566704469                       # Number of instructions processed by rename
system.cpu.rename.squashedInsts               4918616                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents::0             193428                       # Number of times rename has blocked due to ROB full
system.cpu.rename.ROBFullEvents::1             249760                       # Number of times rename has blocked due to ROB full
system.cpu.rename.ROBFullEvents::total         443188                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents::0             1995753                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IQFullEvents::1             2223451                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IQFullEvents::total         4219204                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents::0                 536                       # Number of times rename has blocked due to LQ full
system.cpu.rename.LQFullEvents::1                 674                       # Number of times rename has blocked due to LQ full
system.cpu.rename.LQFullEvents::total            1210                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents::0             6763973                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SQFullEvents::1             6536949                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SQFullEvents::total        13300922                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents::0      1626370                       # Number of times there has been no free registers
system.cpu.rename.fullRegistersEvents::1      1667895                       # Number of times there has been no free registers
system.cpu.rename.fullRegistersEvents::total      3294265                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands           606168013                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                  1400295926                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                882313430                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   7769303                       # Number of floating rename lookups
system.cpu.rename.committedMaps             427799670                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                178368343                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                     151                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                 119                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  22163360                       # count of insts added to the skid buffer
system.cpu.rob.reads                       2994282699                       # The number of ROB reads
system.cpu.rob.writes                      1125092656                       # The number of ROB writes
system.cpu.thread22069.numInsts             100000000                       # Number of Instructions committed
system.cpu.thread22069.numOps               201188492                       # Number of Ops committed
system.cpu.thread22069.numMemRefs                   0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst             11341310                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data              5495003                       # number of demand (read+write) hits
system.l2.demand_hits::total                 16836313                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst            11341310                       # number of overall hits
system.l2.overall_hits::.cpu.data             5495003                       # number of overall hits
system.l2.overall_hits::total                16836313                       # number of overall hits
system.l2.demand_misses::.cpu.inst              48084                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             247385                       # number of demand (read+write) misses
system.l2.demand_misses::total                 295469                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst             48084                       # number of overall misses
system.l2.overall_misses::.cpu.data            247385                       # number of overall misses
system.l2.overall_misses::total                295469                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst   3791872000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  18638880000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      22430752000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst   3791872000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  18638880000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     22430752000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst         11389394                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          5742388                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             17131782                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst        11389394                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         5742388                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            17131782                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.004222                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.043081                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.017247                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.004222                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.043081                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.017247                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78859.329507                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 75343.614205                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 75915.754275                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78859.329507                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 75343.614205                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 75915.754275                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                        98                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              157813                       # number of writebacks
system.l2.writebacks::total                    157813                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               9                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  10                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              9                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 10                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst         48083                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        247376                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            295459                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst        48083                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       247376                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher         5229                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           300688                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst   3503356500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  17154047000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  20657403500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst   3503356500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  17154047000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher    387536067                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  21044939567                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.004222                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.043079                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.017246                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.004222                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.043079                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.017551                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 72860.605619                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 69344.022864                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69916.311569                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 72860.605619                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 69344.022864                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 74112.845095                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69989.289785                       # average overall mshr miss latency
system.l2.replacements                         237861                       # number of replacements
system.l2.expired                                   0                       # dead blocks evicted
system.l2.WritebackDirty_hits::.writebacks      3470474                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          3470474                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      3470474                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      3470474                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     13640499                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         13640499                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     13640499                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     13640499                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher         5229                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total           5229                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher    387536067                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total    387536067                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 74112.845095                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 74112.845095                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu.data              155                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  155                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu.data              1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  1                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu.data        21000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total        21000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu.data          156                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              156                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu.data     0.006410                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.006410                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu.data        21000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total        21000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu.data        15000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        15000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu.data     0.006410                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.006410                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu.data        15000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        15000                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data           1121890                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1121890                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          176221                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              176221                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  13145705500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   13145705500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data       1298111                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1298111                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.135752                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.135752                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 74597.837375                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 74597.837375                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu.data            7                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total                7                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu.data       176214                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         176214                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  12087966500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  12087966500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.135746                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.135746                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 68598.218643                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 68598.218643                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst       11341310                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           11341310                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst        48084                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            48084                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst   3791872000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   3791872000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst     11389394                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       11389394                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.004222                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.004222                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78859.329507                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78859.329507                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst        48083                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        48083                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst   3503356500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   3503356500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.004222                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.004222                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 72860.605619                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72860.605619                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data       4373113                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           4373113                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        71164                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           71164                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   5493174500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   5493174500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data      4444277                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       4444277                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.016013                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.016013                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 77190.356079                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 77190.356079                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        71162                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        71162                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   5066080500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   5066080500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.016012                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.016012                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 71190.811107                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 71190.811107                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 145217945500                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfIssued                    5723                       # number of hwpf issued
system.l2.prefetcher.pfIdentified                5723                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                  1797                       # number of prefetches that crossed the page
system.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 145217945500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 64905.449127                       # Cycle average of tags in use
system.l2.tags.total_refs                    34248130                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    303397                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                    112.882230                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     85000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     589.390705                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst     11054.612993                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     52500.939905                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher   760.505523                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.008993                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.168680                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.801101                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.011604                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.990379                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022          2681                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         62855                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2           54                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3          819                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4         1803                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           78                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1041                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         8404                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        53324                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.040909                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.959091                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 548189973                       # Number of tag accesses
system.l2.tags.data_accesses                548189973                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 145217945500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.avgPriority_.writebacks::samples     79115.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.cpu.inst::samples     23991.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.cpu.data::samples    123534.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.l2.prefetcher::samples      2610.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.001898373652                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds         4398                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds         4398                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState             413424                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState             74715                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                     150851                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                     79119                       # Number of write requests accepted
system.mem_ctrls0.readBursts                   150851                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                   79119                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                   716                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    4                       # Number of controller write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.avgRdQLen                      1.33                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     56.06                       # Average write queue length when enqueuing
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6               150851                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6               79119                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                 109425                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                  35525                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                   3479                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                   1092                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                    340                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                     95                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                     65                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                     58                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                     55                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      1                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::32                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::33                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::34                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::35                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::36                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::37                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::38                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::39                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::40                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::41                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::42                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::43                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::44                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::45                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::46                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::47                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::48                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::49                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::50                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::51                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::52                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::53                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::54                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::55                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::56                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::57                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::58                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::59                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::60                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::61                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::62                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::63                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                  3919                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                  3973                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                  4335                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                  4403                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                  4431                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                  4432                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                  4429                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                  4435                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                  4468                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                  4459                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                  4494                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                  4615                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                  4668                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                  4404                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                  4404                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                  4398                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                  4398                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::64                  4398                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::65                     5                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::66                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::67                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::68                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::69                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::70                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::71                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::72                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::73                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::74                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::75                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::76                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::77                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::78                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::79                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::80                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::81                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::82                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::83                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::84                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::85                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::86                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::87                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::88                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::89                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::90                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::91                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::92                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::93                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::94                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::95                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::96                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::97                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::98                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::99                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::100                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::101                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::102                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::103                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::104                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::105                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::106                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::107                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::108                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::109                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::110                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::111                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::112                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::113                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::114                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::115                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::116                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::117                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::118                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::119                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::120                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::121                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::122                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::123                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::124                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::125                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::126                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::127                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.rdPerTurnAround::samples         4398                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     34.135516                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    27.043341                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev   368.238021                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::0-511         4396     99.95%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::512-1023            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24064-24575            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total         4398                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples         4398                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.976580                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.957623                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.818340                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16             445     10.12%     10.12% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17              27      0.61%     10.73% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18            3202     72.81%     83.54% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19             673     15.30%     98.84% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20              30      0.68%     99.52% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::21              14      0.32%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::23               4      0.09%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::24               2      0.05%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::25               1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total         4398                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadWrQ                  45824                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesReadSys                9654464                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys             5063616                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBWSys                    66.48                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                    34.87                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.totGap                 145214961000                       # Total gap between requests
system.mem_ctrls0.avgGap                    631451.76                       # Average gap between requests
system.mem_ctrls0.requestorReadBytes::.cpu.inst      1535424                       # Per-requestor bytes read from memory
system.mem_ctrls0.requestorReadBytes::.cpu.data      7906176                       # Per-requestor bytes read from memory
system.mem_ctrls0.requestorReadBytes::.l2.prefetcher       167040                       # Per-requestor bytes read from memory
system.mem_ctrls0.requestorWriteBytes::.writebacks      5059904                       # Per-requestor bytes write to memory
system.mem_ctrls0.requestorReadRate::.cpu.inst 10573238.691081743687                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.requestorReadRate::.cpu.data 54443519.172360137105                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.requestorReadRate::.l2.prefetcher 1150271.059302377980                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.requestorWriteRate::.writebacks 34843517.325480960310                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.requestorReadAccesses::.cpu.inst        23991                       # Per-requestor read serviced memory accesses
system.mem_ctrls0.requestorReadAccesses::.cpu.data       124250                       # Per-requestor read serviced memory accesses
system.mem_ctrls0.requestorReadAccesses::.l2.prefetcher         2610                       # Per-requestor read serviced memory accesses
system.mem_ctrls0.requestorWriteAccesses::.writebacks        79119                       # Per-requestor write serviced memory accesses
system.mem_ctrls0.requestorReadTotalLat::.cpu.inst    855552358                       # Per-requestor read total memory access latency
system.mem_ctrls0.requestorReadTotalLat::.cpu.data   3952644626                       # Per-requestor read total memory access latency
system.mem_ctrls0.requestorReadTotalLat::.l2.prefetcher     96520842                       # Per-requestor read total memory access latency
system.mem_ctrls0.requestorWriteTotalLat::.writebacks 7979065867106                       # Per-requestor write total memory access latency
system.mem_ctrls0.requestorReadAvgLat::.cpu.inst     35661.39                       # Per-requestor read average memory access latency
system.mem_ctrls0.requestorReadAvgLat::.cpu.data     31812.03                       # Per-requestor read average memory access latency
system.mem_ctrls0.requestorReadAvgLat::.l2.prefetcher     36981.17                       # Per-requestor read average memory access latency
system.mem_ctrls0.requestorWriteAvgLat::.writebacks 100848922.09                       # Per-requestor write average memory access latency
system.mem_ctrls0.dram.bytes_read::.cpu.inst      1535424                       # Number of bytes read from this memory
system.mem_ctrls0.dram.bytes_read::.cpu.data      7952000                       # Number of bytes read from this memory
system.mem_ctrls0.dram.bytes_read::.l2.prefetcher       167040                       # Number of bytes read from this memory
system.mem_ctrls0.dram.bytes_read::total      9654464                       # Number of bytes read from this memory
system.mem_ctrls0.dram.bytes_inst_read::.cpu.inst      1535424                       # Number of instructions bytes read from this memory
system.mem_ctrls0.dram.bytes_inst_read::total      1535424                       # Number of instructions bytes read from this memory
system.mem_ctrls0.dram.bytes_written::.writebacks      5063616                       # Number of bytes written to this memory
system.mem_ctrls0.dram.bytes_written::total      5063616                       # Number of bytes written to this memory
system.mem_ctrls0.dram.num_reads::.cpu.inst        23991                       # Number of read requests responded to by this memory
system.mem_ctrls0.dram.num_reads::.cpu.data       124250                       # Number of read requests responded to by this memory
system.mem_ctrls0.dram.num_reads::.l2.prefetcher         2610                       # Number of read requests responded to by this memory
system.mem_ctrls0.dram.num_reads::total        150851                       # Number of read requests responded to by this memory
system.mem_ctrls0.dram.num_writes::.writebacks        79119                       # Number of write requests responded to by this memory
system.mem_ctrls0.dram.num_writes::total        79119                       # Number of write requests responded to by this memory
system.mem_ctrls0.dram.bw_read::.cpu.inst     10573239                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.dram.bw_read::.cpu.data     54759072                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.dram.bw_read::.l2.prefetcher      1150271                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.dram.bw_read::total        66482582                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.dram.bw_inst_read::.cpu.inst     10573239                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.dram.bw_inst_read::total     10573239                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.dram.bw_write::.writebacks     34869079                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.dram.bw_write::total       34869079                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.dram.bw_total::.writebacks     34869079                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.dram.bw_total::.cpu.inst     10573239                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.dram.bw_total::.cpu.data     54759072                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.dram.bw_total::.l2.prefetcher      1150271                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.dram.bw_total::total      101351661                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.dram.readBursts              150135                       # Number of DRAM read bursts
system.mem_ctrls0.dram.writeBursts              79061                       # Number of DRAM write bursts
system.mem_ctrls0.dram.perBankRdBursts::0         5365                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::1         4985                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::2         5012                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::3         4880                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::4         5109                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::5         5205                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::6         4937                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::7         4492                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::8         5139                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::9         5276                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::10         4698                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::11         4951                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::12         5077                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::13         4629                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::14         4668                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::15         4579                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::16         4776                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::17         4795                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::18         4636                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::19         4338                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::20         4065                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::21         4054                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::22         4238                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::23         4125                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::24         4851                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::25         4898                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::26         4541                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::27         4335                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::28         4336                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::29         4266                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::30         4216                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::31         4663                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::0         2997                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::1         2652                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::2         2738                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::3         2604                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::4         2742                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::5         2740                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::6         2751                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::7         2310                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::8         2668                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::9         2887                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::10         2302                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::11         2493                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::12         2508                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::13         2182                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::14         2284                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::15         2149                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::16         2282                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::17         2314                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::18         2336                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::19         2275                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::20         2160                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::21         2028                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::22         2071                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::23         2115                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::24         2742                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::25         2707                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::26         2575                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::27         2591                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::28         2523                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::29         2438                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::30         2363                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::31         2534                       # Per bank write bursts
system.mem_ctrls0.dram.totQLat             2278556406                       # Total ticks spent queuing
system.mem_ctrls0.dram.totBusLat            500249820                       # Total ticks spent in databus transfers
system.mem_ctrls0.dram.totMemAccLat        4904717826                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.dram.avgQLat               15176.72                       # Average queueing delay per DRAM burst
system.mem_ctrls0.dram.avgBusLat              3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.dram.avgMemAccLat          32668.72                       # Average memory access latency per DRAM burst
system.mem_ctrls0.dram.readRowHits              81958                       # Number of row buffer hits during reads
system.mem_ctrls0.dram.writeRowHits             26296                       # Number of row buffer hits during writes
system.mem_ctrls0.dram.readRowHitRate           54.59                       # Row buffer hit rate for reads
system.mem_ctrls0.dram.writeRowHitRate          33.26                       # Row buffer hit rate for writes
system.mem_ctrls0.dram.bytesPerActivate::samples       120940                       # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::mean   121.286721                       # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::gmean    93.597949                       # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::stdev   140.553775                       # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::0-127        76259     63.06%     63.06% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::128-255        33625     27.80%     90.86% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::256-383         5981      4.95%     95.80% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::384-511         1715      1.42%     97.22% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::512-639          706      0.58%     97.81% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::640-767          445      0.37%     98.17% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::768-895          428      0.35%     98.53% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::896-1023          335      0.28%     98.80% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::1024-1151         1446      1.20%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::total       120940                       # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesRead              9608640                       # Total number of bytes read from DRAM
system.mem_ctrls0.dram.bytesWritten           5059904                       # Total number of bytes written to DRAM
system.mem_ctrls0.dram.avgRdBW              66.167029                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls0.dram.avgWrBW              34.843517                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls0.dram.peakBW                19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.dram.busUtil                   0.53                       # Data bus utilization in percentage
system.mem_ctrls0.dram.busUtilRead               0.34                       # Data bus utilization in percentage for reads
system.mem_ctrls0.dram.busUtilWrite              0.18                       # Data bus utilization in percentage for writes
system.mem_ctrls0.dram.pageHitRate              47.23                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.dram.power_state.pwrStateResidencyTicks::UNDEFINED 145217945500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.dram.rank0.actEnergy   201059703.936018                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.dram.rank0.preEnergy   267298006.012785                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.dram.rank0.readEnergy  332307439.833545                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.dram.rank0.writeEnergy 154124645.471999                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.dram.rank0.refreshEnergy 25838678124.909332                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.dram.rank0.actBackEnergy 64848781823.308701                       # Energy for active background per rank (pJ)
system.mem_ctrls0.dram.rank0.preBackEnergy 44970962720.677200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.dram.rank0.totalEnergy 136613212464.151505                       # Total energy per rank (pJ)
system.mem_ctrls0.dram.rank0.averagePower   940.746076                       # Core power per rank (mW)
system.mem_ctrls0.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.dram.rank0.pwrStateTime::IDLE  68436865560                       # Time in different power states
system.mem_ctrls0.dram.rank0.pwrStateTime::REF   6527850000                       # Time in different power states
system.mem_ctrls0.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.dram.rank0.pwrStateTime::ACT  70253229940                       # Time in different power states
system.mem_ctrls0.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.dram.rank1.actEnergy   176128400.448013                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.dram.rank1.preEnergy   234160450.339192                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.dram.rank1.readEnergy  299207932.934350                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.dram.rank1.writeEnergy 143025806.784000                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.dram.rank1.refreshEnergy 25838678124.909332                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.dram.rank1.actBackEnergy 62894041128.470238                       # Energy for active background per rank (pJ)
system.mem_ctrls0.dram.rank1.preBackEnergy 46472910373.207726                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.dram.rank1.totalEnergy 136058152217.095642                       # Total energy per rank (pJ)
system.mem_ctrls0.dram.rank1.averagePower   936.923820                       # Core power per rank (mW)
system.mem_ctrls0.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.dram.rank1.pwrStateTime::IDLE  70742667702                       # Time in different power states
system.mem_ctrls0.dram.rank1.pwrStateTime::REF   6527850000                       # Time in different power states
system.mem_ctrls0.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.dram.rank1.pwrStateTime::ACT  67947427798                       # Time in different power states
system.mem_ctrls0.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.power_state.pwrStateResidencyTicks::UNDEFINED 145217945500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.avgPriority_.writebacks::samples     78689.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.cpu.inst::samples     24091.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.cpu.data::samples    122372.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.l2.prefetcher::samples      2619.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.001878631652                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds         4374                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds         4374                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState             411143                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState             74297                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                     149837                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                     78694                       # Number of write requests accepted
system.mem_ctrls1.readBursts                   149837                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                   78694                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                   755                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    5                       # Number of controller write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.avgRdQLen                      1.33                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     56.01                       # Average write queue length when enqueuing
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6               149837                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6               78694                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                 108824                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                  35422                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                   3272                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                   1006                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                    296                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                     91                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                     60                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                     57                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                     53                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      1                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::32                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::33                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::34                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::35                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::36                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::37                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::38                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::39                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::40                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::41                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::42                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::43                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::44                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::45                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::46                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::47                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::48                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::49                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::50                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::51                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::52                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::53                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::54                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::55                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::56                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::57                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::58                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::59                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::60                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::61                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::62                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::63                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                  3914                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                  3957                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                  4341                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                  4386                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                  4394                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                  4404                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                  4400                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                  4429                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                  4431                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                  4424                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                  4452                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                  4586                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                  4635                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                  4388                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                  4374                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                  4374                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                  4374                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::64                  4374                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::65                     5                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::66                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::67                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::68                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::69                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::70                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::71                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::72                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::73                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::74                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::75                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::76                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::77                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::78                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::79                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::80                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::81                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::82                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::83                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::84                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::85                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::86                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::87                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::88                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::89                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::90                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::91                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::92                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::93                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::94                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::95                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::96                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::97                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::98                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::99                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::100                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::101                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::102                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::103                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::104                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::105                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::106                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::107                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::108                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::109                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::110                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::111                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::112                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::113                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::114                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::115                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::116                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::117                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::118                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::119                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::120                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::121                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::122                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::123                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::124                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::125                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::126                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::127                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.rdPerTurnAround::samples         4374                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     34.082762                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    26.918626                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev   374.513123                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::0-511         4372     99.95%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::512-1023            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24576-25087            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total         4374                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples         4374                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.978738                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.960708                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.796032                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16             425      9.72%      9.72% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17              29      0.66%     10.38% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18            3217     73.55%     83.93% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19             651     14.88%     98.81% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20              29      0.66%     99.47% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::21              19      0.43%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::22               2      0.05%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::23               1      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::25               1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total         4374                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadWrQ                  48320                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesReadSys                9589568                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys             5036416                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBWSys                    66.04                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                    34.68                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.totGap                 145211922000                       # Total gap between requests
system.mem_ctrls1.avgGap                    635414.55                       # Average gap between requests
system.mem_ctrls1.requestorReadBytes::.cpu.inst      1541824                       # Per-requestor bytes read from memory
system.mem_ctrls1.requestorReadBytes::.cpu.data      7831808                       # Per-requestor bytes read from memory
system.mem_ctrls1.requestorReadBytes::.l2.prefetcher       167616                       # Per-requestor bytes read from memory
system.mem_ctrls1.requestorWriteBytes::.writebacks      5032896                       # Per-requestor bytes write to memory
system.mem_ctrls1.requestorReadRate::.cpu.inst 10617310.379177620634                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.requestorReadRate::.cpu.data 53931406.156686052680                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.requestorReadRate::.l2.prefetcher 1154237.511231006822                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.requestorWriteRate::.writebacks 34657534.801716364920                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.requestorReadAccesses::.cpu.inst        24092                       # Per-requestor read serviced memory accesses
system.mem_ctrls1.requestorReadAccesses::.cpu.data       123126                       # Per-requestor read serviced memory accesses
system.mem_ctrls1.requestorReadAccesses::.l2.prefetcher         2619                       # Per-requestor read serviced memory accesses
system.mem_ctrls1.requestorWriteAccesses::.writebacks        78694                       # Per-requestor write serviced memory accesses
system.mem_ctrls1.requestorReadTotalLat::.cpu.inst    851738747                       # Per-requestor read total memory access latency
system.mem_ctrls1.requestorReadTotalLat::.cpu.data   3926320679                       # Per-requestor read total memory access latency
system.mem_ctrls1.requestorReadTotalLat::.l2.prefetcher     97137889                       # Per-requestor read total memory access latency
system.mem_ctrls1.requestorWriteTotalLat::.writebacks 7972392531972                       # Per-requestor write total memory access latency
system.mem_ctrls1.requestorReadAvgLat::.cpu.inst     35353.59                       # Per-requestor read average memory access latency
system.mem_ctrls1.requestorReadAvgLat::.cpu.data     31888.64                       # Per-requestor read average memory access latency
system.mem_ctrls1.requestorReadAvgLat::.l2.prefetcher     37089.69                       # Per-requestor read average memory access latency
system.mem_ctrls1.requestorWriteAvgLat::.writebacks 101308772.36                       # Per-requestor write average memory access latency
system.mem_ctrls1.dram.bytes_read::.cpu.inst      1541888                       # Number of bytes read from this memory
system.mem_ctrls1.dram.bytes_read::.cpu.data      7880064                       # Number of bytes read from this memory
system.mem_ctrls1.dram.bytes_read::.l2.prefetcher       167616                       # Number of bytes read from this memory
system.mem_ctrls1.dram.bytes_read::total      9589568                       # Number of bytes read from this memory
system.mem_ctrls1.dram.bytes_inst_read::.cpu.inst      1541888                       # Number of instructions bytes read from this memory
system.mem_ctrls1.dram.bytes_inst_read::total      1541888                       # Number of instructions bytes read from this memory
system.mem_ctrls1.dram.bytes_written::.writebacks      5036416                       # Number of bytes written to this memory
system.mem_ctrls1.dram.bytes_written::total      5036416                       # Number of bytes written to this memory
system.mem_ctrls1.dram.num_reads::.cpu.inst        24092                       # Number of read requests responded to by this memory
system.mem_ctrls1.dram.num_reads::.cpu.data       123126                       # Number of read requests responded to by this memory
system.mem_ctrls1.dram.num_reads::.l2.prefetcher         2619                       # Number of read requests responded to by this memory
system.mem_ctrls1.dram.num_reads::total        149837                       # Number of read requests responded to by this memory
system.mem_ctrls1.dram.num_writes::.writebacks        78694                       # Number of write requests responded to by this memory
system.mem_ctrls1.dram.num_writes::total        78694                       # Number of write requests responded to by this memory
system.mem_ctrls1.dram.bw_read::.cpu.inst     10617751                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.dram.bw_read::.cpu.data     54263707                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.dram.bw_read::.l2.prefetcher      1154238                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.dram.bw_read::total        66035695                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.dram.bw_inst_read::.cpu.inst     10617751                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.dram.bw_inst_read::total     10617751                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.dram.bw_write::.writebacks     34681774                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.dram.bw_write::total       34681774                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.dram.bw_total::.writebacks     34681774                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.dram.bw_total::.cpu.inst     10617751                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.dram.bw_total::.cpu.data     54263707                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.dram.bw_total::.l2.prefetcher      1154238                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.dram.bw_total::total      100717470                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.dram.readBursts              149082                       # Number of DRAM read bursts
system.mem_ctrls1.dram.writeBursts              78639                       # Number of DRAM write bursts
system.mem_ctrls1.dram.perBankRdBursts::0         5303                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::1         4979                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::2         5040                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::3         4815                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::4         5110                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::5         5221                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::6         4910                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::7         4466                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::8         5130                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::9         5276                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::10         4669                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::11         4875                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::12         4939                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::13         4686                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::14         4616                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::15         4558                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::16         4658                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::17         4723                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::18         4630                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::19         4275                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::20         4081                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::21         4109                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::22         4121                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::23         4095                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::24         4737                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::25         4892                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::26         4488                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::27         4360                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::28         4251                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::29         4197                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::30         4233                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::31         4639                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::0         2964                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::1         2645                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::2         2733                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::3         2556                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::4         2763                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::5         2724                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::6         2729                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::7         2270                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::8         2679                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::9         2888                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::10         2316                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::11         2470                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::12         2469                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::13         2192                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::14         2290                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::15         2182                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::16         2263                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::17         2301                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::18         2321                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::19         2241                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::20         2153                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::21         2015                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::22         2034                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::23         2082                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::24         2690                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::25         2712                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::26         2580                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::27         2647                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::28         2462                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::29         2403                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::30         2386                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::31         2479                       # Per bank write bursts
system.mem_ctrls1.dram.totQLat             2267454971                       # Total ticks spent queuing
system.mem_ctrls1.dram.totBusLat            496741224                       # Total ticks spent in databus transfers
system.mem_ctrls1.dram.totMemAccLat        4875197315                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.dram.avgQLat               15209.45                       # Average queueing delay per DRAM burst
system.mem_ctrls1.dram.avgBusLat              3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.dram.avgMemAccLat          32701.45                       # Average memory access latency per DRAM burst
system.mem_ctrls1.dram.readRowHits              81011                       # Number of row buffer hits during reads
system.mem_ctrls1.dram.writeRowHits             25934                       # Number of row buffer hits during writes
system.mem_ctrls1.dram.readRowHitRate           54.34                       # Row buffer hit rate for reads
system.mem_ctrls1.dram.writeRowHitRate          32.98                       # Row buffer hit rate for writes
system.mem_ctrls1.dram.bytesPerActivate::samples       120776                       # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::mean   120.670862                       # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::gmean    93.348528                       # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::stdev   139.283040                       # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::0-127        76330     63.20%     63.20% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::128-255        33524     27.76%     90.96% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::256-383         5918      4.90%     95.86% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::384-511         1689      1.40%     97.26% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::512-639          703      0.58%     97.84% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::640-767          472      0.39%     98.23% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::768-895          423      0.35%     98.58% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::896-1023          306      0.25%     98.83% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::1024-1151         1411      1.17%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::total       120776                       # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesRead              9541248                       # Total number of bytes read from DRAM
system.mem_ctrls1.dram.bytesWritten           5032896                       # Total number of bytes written to DRAM
system.mem_ctrls1.dram.avgRdBW              65.702954                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls1.dram.avgWrBW              34.657535                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls1.dram.peakBW                19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.dram.busUtil                   0.52                       # Data bus utilization in percentage
system.mem_ctrls1.dram.busUtilRead               0.34                       # Data bus utilization in percentage for reads
system.mem_ctrls1.dram.busUtilWrite              0.18                       # Data bus utilization in percentage for writes
system.mem_ctrls1.dram.pageHitRate              46.96                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.dram.power_state.pwrStateResidencyTicks::UNDEFINED 145217945500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.dram.rank0.actEnergy   201284254.080018                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.dram.rank0.preEnergy   267604835.231984                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.dram.rank0.readEnergy  330587056.262345                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.dram.rank0.writeEnergy 153609731.519999                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.dram.rank0.refreshEnergy 25838678124.909332                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.dram.rank0.actBackEnergy 64840142724.330948                       # Energy for active background per rank (pJ)
system.mem_ctrls1.dram.rank0.preBackEnergy 44977600672.433556                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.dram.rank0.totalEnergy 136609507398.770355                       # Total energy per rank (pJ)
system.mem_ctrls1.dram.rank0.averagePower   940.720563                       # Core power per rank (mW)
system.mem_ctrls1.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.dram.rank0.pwrStateTime::IDLE  68446699789                       # Time in different power states
system.mem_ctrls1.dram.rank0.pwrStateTime::REF   6527850000                       # Time in different power states
system.mem_ctrls1.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.dram.rank0.pwrStateTime::ACT  70243395711                       # Time in different power states
system.mem_ctrls1.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.dram.rank1.actEnergy   175386137.472013                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.dram.rank1.preEnergy   233173621.228791                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.dram.rank1.readEnergy  296499064.915150                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.dram.rank1.writeEnergy 141954635.424000                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.dram.rank1.refreshEnergy 25838678124.909332                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.dram.rank1.actBackEnergy 62927958456.110435                       # Energy for active background per rank (pJ)
system.mem_ctrls1.dram.rank1.preBackEnergy 46446849601.687645                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.dram.rank1.totalEnergy 136060499641.749863                       # Total energy per rank (pJ)
system.mem_ctrls1.dram.rank1.averagePower   936.939985                       # Core power per rank (mW)
system.mem_ctrls1.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.dram.rank1.pwrStateTime::IDLE  70701164701                       # Time in different power states
system.mem_ctrls1.dram.rank1.pwrStateTime::REF   6527850000                       # Time in different power states
system.mem_ctrls1.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.dram.rank1.pwrStateTime::ACT  67988930799                       # Time in different power states
system.mem_ctrls1.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.power_state.pwrStateResidencyTicks::UNDEFINED 145217945500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             124474                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       157813                       # Transaction distribution
system.membus.trans_dist::CleanEvict            77338                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                1                       # Transaction distribution
system.membus.trans_dist::ReadExReq            176214                       # Transaction distribution
system.membus.trans_dist::ReadExResp           176214                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        124474                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls0.port       419785                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls1.port       416743                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       836528                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 836528                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls0.port     14718080                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls1.port     14625984                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total     29344064                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                29344064                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            300689                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  300689    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              300689                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 145217945500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer4.occupancy           620674407                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               0.4                       # Layer utilization (%)
system.membus.reqLayer5.occupancy           615718916                       # Layer occupancy (ticks)
system.membus.reqLayer5.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1604087686                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.1                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp          15834368                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      3628287                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     13661097                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           80048                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq             8538                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             156                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            156                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1298111                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1298111                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      11390092                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      4444277                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     34168838                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     17227306                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total              51396144                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port   1457839744                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    735014784                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total             2192854528                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          247097                       # Total snoops (count)
system.tol2bus.snoopTraffic                  10144704                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         17379035                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.006926                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.082939                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               17258684     99.31%     99.31% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 120341      0.69%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     10      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           17379035                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 145217945500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy        34263674500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             23.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       17113021119                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization            11.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        8630606040                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
