TRACE::2021-07-30.00:44:55::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.00:44:55::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.00:44:55::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.00:44:55::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2021-07-30.00:44:55::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.00:44:55::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2021-07-30.00:44:55::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-07-30.00:44:56::SCWPlatform::Opened new HwDB with name design_1_wrapper_6
TRACE::2021-07-30.00:44:56::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2021-07-30.00:44:56::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper"
		}]
}
TRACE::2021-07-30.00:44:56::SCWPlatform::Boot application domains not present, creating them
TRACE::2021-07-30.00:44:56::SCWPlatform::Pure FPGA device, no boot application will be created.
TRACE::2021-07-30.00:44:56::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper"
		}]
}
TRACE::2021-07-30.00:44:56::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper"
		}]
}
TRACE::2021-07-30.00:44:56::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.00:44:56::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.00:44:56::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.00:44:56::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2021-07-30.00:44:56::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.00:44:56::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2021-07-30.00:44:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2021-07-30.00:44:56::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2021-07-30.00:44:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-30.00:44:56::SCWDomain::checking for install qemu data   : 
TRACE::2021-07-30.00:44:56::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.00:44:56::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.00:44:56::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.00:44:56::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2021-07-30.00:44:56::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.00:44:56::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2021-07-30.00:44:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2021-07-30.00:44:56::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2021-07-30.00:44:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-30.00:44:56::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.00:44:56::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.00:44:56::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.00:44:56::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2021-07-30.00:44:56::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.00:44:56::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2021-07-30.00:44:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2021-07-30.00:44:56::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2021-07-30.00:44:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-30.00:44:56::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.00:44:56::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.00:44:56::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.00:44:56::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2021-07-30.00:44:56::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.00:44:56::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2021-07-30.00:44:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2021-07-30.00:44:56::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2021-07-30.00:44:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-30.00:44:56::SCWMssOS::Checking the sw design at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2021-07-30.00:44:56::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-07-30.00:44:56::SCWMssOS::No sw design opened at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2021-07-30.00:44:56::SCWMssOS::mss does not exists at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2021-07-30.00:44:56::SCWMssOS::Creating sw design at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2021-07-30.00:44:56::SCWMssOS::Adding the swdes entry, created swdb F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss with des name F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2021-07-30.00:44:56::SCWMssOS::updating the scw layer changes to swdes at   F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2021-07-30.00:44:56::SCWMssOS::Writing mss at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2021-07-30.00:44:56::SCWMssOS::Completed writing the mss file at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp
TRACE::2021-07-30.00:44:56::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2021-07-30.00:44:56::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2021-07-30.00:44:56::SCWMssOS::Completed writing the mss file at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp
TRACE::2021-07-30.00:44:56::SCWMssOS::Forcing BSP Sources regeneration.
TRACE::2021-07-30.00:44:56::SCWMssOS::Saving the mss changes F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2021-07-30.00:44:56::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-07-30.00:44:56::SCWMssOS::Running validate of swdbs.
KEYINFO::2021-07-30.00:44:56::SCWMssOS::Could not open the swdb for F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
KEYINFO::2021-07-30.00:44:56::SCWMssOS::Could not open the sw design at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
ERROR: [Hsi 55-1558] Software Design F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss is not found

TRACE::2021-07-30.00:44:56::SCWMssOS::Cleared the swdb table entry
TRACE::2021-07-30.00:44:56::SCWMssOS::Adding the swdes entry, mss present, able to open swdb F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss with des name system
TRACE::2021-07-30.00:44:56::SCWMssOS::Writing the mss file completed F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2021-07-30.00:44:56::SCWMssOS::Commit changes completed.
TRACE::2021-07-30.00:44:56::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.00:44:56::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.00:44:56::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.00:44:56::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2021-07-30.00:44:56::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.00:44:56::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2021-07-30.00:44:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2021-07-30.00:44:56::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2021-07-30.00:44:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-30.00:44:56::SCWMssOS::Checking the sw design at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2021-07-30.00:44:56::SCWMssOS::DEBUG:  swdes dump  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system||

TRACE::2021-07-30.00:44:56::SCWMssOS::Sw design exists and opened at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2021-07-30.00:44:56::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.00:44:56::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.00:44:56::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.00:44:56::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2021-07-30.00:44:56::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.00:44:56::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2021-07-30.00:44:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2021-07-30.00:44:56::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2021-07-30.00:44:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-30.00:44:56::SCWMssOS::Checking the sw design at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2021-07-30.00:44:56::SCWMssOS::DEBUG:  swdes dump  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system||

TRACE::2021-07-30.00:44:56::SCWMssOS::Sw design exists and opened at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2021-07-30.00:44:56::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.00:44:56::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.00:44:56::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.00:44:56::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2021-07-30.00:44:56::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.00:44:56::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2021-07-30.00:44:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2021-07-30.00:44:56::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2021-07-30.00:44:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-30.00:44:56::SCWMssOS::Checking the sw design at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2021-07-30.00:44:56::SCWMssOS::DEBUG:  swdes dump  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system||

TRACE::2021-07-30.00:44:56::SCWMssOS::Sw design exists and opened at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2021-07-30.00:44:56::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"freertos10_xilinx_microblaze_0",
			"sysDefaultDom":	"freertos10_xilinx_microblaze_0",
			"domains":	[{
					"domainName":	"freertos10_xilinx_microblaze_0",
					"domainDispName":	"freertos10_xilinx_microblaze_0",
					"domainDesc":	"freertos10_xilinx_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.7",
					"mssFile":	"",
					"md5Digest":	"4a0cac93695171c60905572ea9faff97",
					"compatibleApp":	"freertos_hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2021-07-30.00:44:56::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2021-07-30.00:44:56::SCWPlatform::Sanity checking of platform is completed
LOG::2021-07-30.00:44:56::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2021-07-30.00:44:56::SCWSystem::Checking the domain freertos10_xilinx_microblaze_0
LOG::2021-07-30.00:44:56::SCWSystem::Not a boot domain 
LOG::2021-07-30.00:44:56::SCWSystem::Started Processing the domain freertos10_xilinx_microblaze_0
TRACE::2021-07-30.00:44:56::SCWDomain::Generating domain artifcats
TRACE::2021-07-30.00:44:56::SCWMssOS::Generating standalone artifcats
TRACE::2021-07-30.00:44:56::SCWMssOS:: Copying the user libraries. 
TRACE::2021-07-30.00:44:56::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.00:44:56::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.00:44:56::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.00:44:56::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2021-07-30.00:44:56::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.00:44:56::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2021-07-30.00:44:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2021-07-30.00:44:56::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2021-07-30.00:44:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-30.00:44:56::SCWMssOS::Checking the sw design at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2021-07-30.00:44:56::SCWMssOS::DEBUG:  swdes dump  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system||

TRACE::2021-07-30.00:44:56::SCWMssOS::Sw design exists and opened at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2021-07-30.00:44:56::SCWMssOS::Completed writing the mss file at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp
TRACE::2021-07-30.00:44:56::SCWMssOS::Mss edits present, copying mssfile into export location F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2021-07-30.00:44:56::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-07-30.00:44:56::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-07-30.00:44:56::SCWDomain::Skipping the build for domain :  freertos10_xilinx_microblaze_0
TRACE::2021-07-30.00:44:56::SCWMssOS::skipping the bsp build ... 
TRACE::2021-07-30.00:44:56::SCWMssOS::Copying to export directory.
TRACE::2021-07-30.00:44:56::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-07-30.00:44:56::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-07-30.00:44:56::SCWSystem::Completed Processing the domain freertos10_xilinx_microblaze_0
LOG::2021-07-30.00:44:56::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2021-07-30.00:44:56::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2021-07-30.00:44:56::SCWPlatform::Started preparing the platform 
TRACE::2021-07-30.00:44:56::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2021-07-30.00:44:56::SCWSystem::dir created 
TRACE::2021-07-30.00:44:56::SCWSystem::Writing the bif 
TRACE::2021-07-30.00:44:56::SCWPlatform::Started writing the spfm file 
TRACE::2021-07-30.00:44:56::SCWPlatform::Started writing the xpfm file 
TRACE::2021-07-30.00:44:56::SCWPlatform::Completed generating the platform
TRACE::2021-07-30.00:44:56::SCWMssOS::Saving the mss changes F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2021-07-30.00:44:56::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-07-30.00:44:56::SCWMssOS::Completed writemss as part of save.
TRACE::2021-07-30.00:44:56::SCWMssOS::Commit changes completed.
TRACE::2021-07-30.00:44:56::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.00:44:56::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.00:44:56::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.00:44:56::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2021-07-30.00:44:56::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.00:44:56::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2021-07-30.00:44:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2021-07-30.00:44:56::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2021-07-30.00:44:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-30.00:44:56::SCWMssOS::Checking the sw design at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2021-07-30.00:44:56::SCWMssOS::DEBUG:  swdes dump  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system||

TRACE::2021-07-30.00:44:56::SCWMssOS::Sw design exists and opened at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2021-07-30.00:44:56::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.00:44:56::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.00:44:56::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.00:44:56::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2021-07-30.00:44:56::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.00:44:56::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2021-07-30.00:44:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2021-07-30.00:44:56::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2021-07-30.00:44:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-30.00:44:56::SCWMssOS::Checking the sw design at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2021-07-30.00:44:56::SCWMssOS::DEBUG:  swdes dump  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system||

TRACE::2021-07-30.00:44:56::SCWMssOS::Sw design exists and opened at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2021-07-30.00:44:56::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.00:44:56::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.00:44:56::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.00:44:56::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2021-07-30.00:44:56::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.00:44:56::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2021-07-30.00:44:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2021-07-30.00:44:56::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2021-07-30.00:44:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-30.00:44:56::SCWMssOS::Checking the sw design at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2021-07-30.00:44:56::SCWMssOS::DEBUG:  swdes dump  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system||

TRACE::2021-07-30.00:44:56::SCWMssOS::Sw design exists and opened at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2021-07-30.00:44:56::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"freertos10_xilinx_microblaze_0",
			"sysDefaultDom":	"freertos10_xilinx_microblaze_0",
			"domains":	[{
					"domainName":	"freertos10_xilinx_microblaze_0",
					"domainDispName":	"freertos10_xilinx_microblaze_0",
					"domainDesc":	"freertos10_xilinx_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.7",
					"mssFile":	"",
					"md5Digest":	"4a0cac93695171c60905572ea9faff97",
					"compatibleApp":	"freertos_hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-07-30.00:44:56::SCWPlatform::updated the xpfm file.
TRACE::2021-07-30.00:44:56::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.00:44:56::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.00:44:56::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.00:44:56::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2021-07-30.00:44:56::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.00:44:56::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2021-07-30.00:44:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2021-07-30.00:44:56::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2021-07-30.00:44:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-30.00:44:56::SCWMssOS::Checking the sw design at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2021-07-30.00:44:56::SCWMssOS::DEBUG:  swdes dump  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system||

TRACE::2021-07-30.00:44:56::SCWMssOS::Sw design exists and opened at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2021-07-30.00:44:56::SCWMssOS::Saving the mss changes F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2021-07-30.00:44:56::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-07-30.00:44:56::SCWMssOS::Completed writemss as part of save.
TRACE::2021-07-30.00:44:56::SCWMssOS::Commit changes completed.
TRACE::2021-07-30.00:44:56::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.00:44:56::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.00:44:56::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.00:44:56::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2021-07-30.00:44:56::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.00:44:56::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2021-07-30.00:44:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2021-07-30.00:44:56::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2021-07-30.00:44:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-30.00:44:56::SCWMssOS::Checking the sw design at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2021-07-30.00:44:56::SCWMssOS::DEBUG:  swdes dump  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system||

TRACE::2021-07-30.00:44:56::SCWMssOS::Sw design exists and opened at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2021-07-30.00:44:56::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.00:44:56::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.00:44:56::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.00:44:56::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2021-07-30.00:44:56::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.00:44:56::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2021-07-30.00:44:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2021-07-30.00:44:56::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2021-07-30.00:44:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-30.00:44:56::SCWMssOS::Checking the sw design at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2021-07-30.00:44:56::SCWMssOS::DEBUG:  swdes dump  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system||

TRACE::2021-07-30.00:44:56::SCWMssOS::Sw design exists and opened at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2021-07-30.00:44:56::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.00:44:56::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.00:44:56::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.00:44:56::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2021-07-30.00:44:56::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.00:44:56::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2021-07-30.00:44:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2021-07-30.00:44:56::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2021-07-30.00:44:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-30.00:44:56::SCWMssOS::Checking the sw design at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2021-07-30.00:44:56::SCWMssOS::DEBUG:  swdes dump  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system||

TRACE::2021-07-30.00:44:56::SCWMssOS::Sw design exists and opened at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2021-07-30.00:44:56::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"freertos10_xilinx_microblaze_0",
			"sysDefaultDom":	"freertos10_xilinx_microblaze_0",
			"domains":	[{
					"domainName":	"freertos10_xilinx_microblaze_0",
					"domainDispName":	"freertos10_xilinx_microblaze_0",
					"domainDesc":	"freertos10_xilinx_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.7",
					"mssFile":	"",
					"md5Digest":	"4a0cac93695171c60905572ea9faff97",
					"compatibleApp":	"freertos_hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-07-30.00:44:56::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.00:44:56::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.00:44:56::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.00:44:56::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2021-07-30.00:44:56::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.00:44:56::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2021-07-30.00:44:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2021-07-30.00:44:56::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2021-07-30.00:44:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-30.00:44:56::SCWMssOS::Checking the sw design at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2021-07-30.00:44:56::SCWMssOS::DEBUG:  swdes dump  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system||

TRACE::2021-07-30.00:44:56::SCWMssOS::Sw design exists and opened at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2021-07-30.00:44:56::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.00:44:56::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.00:44:56::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.00:44:56::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2021-07-30.00:44:56::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.00:44:56::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2021-07-30.00:44:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2021-07-30.00:44:56::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2021-07-30.00:44:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-30.00:44:56::SCWMssOS::Checking the sw design at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2021-07-30.00:44:56::SCWMssOS::DEBUG:  swdes dump  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system||

TRACE::2021-07-30.00:44:56::SCWMssOS::Sw design exists and opened at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2021-07-30.00:44:57::SCWMssOS::Saving the mss changes F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2021-07-30.00:44:57::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-07-30.00:44:57::SCWMssOS::Completed writemss as part of save.
TRACE::2021-07-30.00:44:57::SCWMssOS::Commit changes completed.
TRACE::2021-07-30.00:44:57::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.00:44:57::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.00:44:57::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.00:44:57::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2021-07-30.00:44:57::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.00:44:57::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2021-07-30.00:44:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2021-07-30.00:44:57::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2021-07-30.00:44:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-30.00:44:57::SCWMssOS::Checking the sw design at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2021-07-30.00:44:57::SCWMssOS::DEBUG:  swdes dump  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system||

TRACE::2021-07-30.00:44:57::SCWMssOS::Sw design exists and opened at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2021-07-30.00:44:57::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.00:44:57::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.00:44:57::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.00:44:57::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2021-07-30.00:44:57::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.00:44:57::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2021-07-30.00:44:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2021-07-30.00:44:57::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2021-07-30.00:44:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-30.00:44:57::SCWMssOS::Checking the sw design at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2021-07-30.00:44:57::SCWMssOS::DEBUG:  swdes dump  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system||

TRACE::2021-07-30.00:44:57::SCWMssOS::Sw design exists and opened at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2021-07-30.00:44:57::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.00:44:57::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.00:44:57::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.00:44:57::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2021-07-30.00:44:57::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.00:44:57::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2021-07-30.00:44:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2021-07-30.00:44:57::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2021-07-30.00:44:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-30.00:44:57::SCWMssOS::Checking the sw design at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2021-07-30.00:44:57::SCWMssOS::DEBUG:  swdes dump  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system||

TRACE::2021-07-30.00:44:57::SCWMssOS::Sw design exists and opened at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2021-07-30.00:44:57::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"freertos10_xilinx_microblaze_0",
			"sysDefaultDom":	"freertos10_xilinx_microblaze_0",
			"domains":	[{
					"domainName":	"freertos10_xilinx_microblaze_0",
					"domainDispName":	"freertos10_xilinx_microblaze_0",
					"domainDesc":	"freertos10_xilinx_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.7",
					"mssFile":	"",
					"md5Digest":	"4a0cac93695171c60905572ea9faff97",
					"compatibleApp":	"freertos_hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2021-07-30.00:44:57::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2021-07-30.00:44:57::SCWPlatform::Sanity checking of platform is completed
LOG::2021-07-30.00:44:57::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2021-07-30.00:44:57::SCWSystem::Started Processing the domain freertos10_xilinx_microblaze_0
TRACE::2021-07-30.00:44:57::SCWDomain::Generating domain artifcats
TRACE::2021-07-30.00:44:57::SCWMssOS::Generating standalone artifcats
TRACE::2021-07-30.00:44:57::SCWMssOS:: Copying the user libraries. 
TRACE::2021-07-30.00:44:57::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.00:44:57::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.00:44:57::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.00:44:57::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2021-07-30.00:44:57::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.00:44:57::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2021-07-30.00:44:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2021-07-30.00:44:57::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2021-07-30.00:44:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-30.00:44:57::SCWMssOS::Checking the sw design at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2021-07-30.00:44:57::SCWMssOS::DEBUG:  swdes dump  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system||

TRACE::2021-07-30.00:44:57::SCWMssOS::Sw design exists and opened at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2021-07-30.00:44:57::SCWMssOS::Completed writing the mss file at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp
TRACE::2021-07-30.00:44:57::SCWMssOS::Mss edits present, copying mssfile into export location F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2021-07-30.00:44:57::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-07-30.00:44:57::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-07-30.00:44:57::SCWDomain::Building the domain as part of full build :  freertos10_xilinx_microblaze_0
TRACE::2021-07-30.00:44:57::SCWMssOS::skipping the bsp build ... 
TRACE::2021-07-30.00:44:57::SCWMssOS::Copying to export directory.
TRACE::2021-07-30.00:44:57::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-07-30.00:44:57::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-07-30.00:44:57::SCWSystem::Completed Processing the domain freertos10_xilinx_microblaze_0
LOG::2021-07-30.00:44:57::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2021-07-30.00:44:57::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2021-07-30.00:44:57::SCWPlatform::Started preparing the platform 
TRACE::2021-07-30.00:44:57::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2021-07-30.00:44:57::SCWSystem::dir created 
TRACE::2021-07-30.00:44:57::SCWSystem::Writing the bif 
TRACE::2021-07-30.00:44:57::SCWPlatform::Started writing the spfm file 
TRACE::2021-07-30.00:44:57::SCWPlatform::Started writing the xpfm file 
TRACE::2021-07-30.00:44:57::SCWPlatform::Completed generating the platform
TRACE::2021-07-30.00:44:57::SCWMssOS::Saving the mss changes F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2021-07-30.00:44:57::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-07-30.00:44:57::SCWMssOS::Completed writemss as part of save.
TRACE::2021-07-30.00:44:57::SCWMssOS::Commit changes completed.
TRACE::2021-07-30.00:44:57::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.00:44:57::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.00:44:57::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.00:44:57::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2021-07-30.00:44:57::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.00:44:57::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2021-07-30.00:44:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2021-07-30.00:44:57::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2021-07-30.00:44:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-30.00:44:57::SCWMssOS::Checking the sw design at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2021-07-30.00:44:57::SCWMssOS::DEBUG:  swdes dump  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system||

TRACE::2021-07-30.00:44:57::SCWMssOS::Sw design exists and opened at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2021-07-30.00:44:57::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.00:44:57::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.00:44:57::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.00:44:57::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2021-07-30.00:44:57::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.00:44:57::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2021-07-30.00:44:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2021-07-30.00:44:57::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2021-07-30.00:44:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-30.00:44:57::SCWMssOS::Checking the sw design at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2021-07-30.00:44:57::SCWMssOS::DEBUG:  swdes dump  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system||

TRACE::2021-07-30.00:44:57::SCWMssOS::Sw design exists and opened at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2021-07-30.00:44:57::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.00:44:57::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.00:44:57::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.00:44:57::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2021-07-30.00:44:57::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.00:44:57::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2021-07-30.00:44:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2021-07-30.00:44:57::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2021-07-30.00:44:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-30.00:44:57::SCWMssOS::Checking the sw design at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2021-07-30.00:44:57::SCWMssOS::DEBUG:  swdes dump  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system||

TRACE::2021-07-30.00:44:57::SCWMssOS::Sw design exists and opened at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2021-07-30.00:44:57::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"freertos10_xilinx_microblaze_0",
			"sysDefaultDom":	"freertos10_xilinx_microblaze_0",
			"domains":	[{
					"domainName":	"freertos10_xilinx_microblaze_0",
					"domainDispName":	"freertos10_xilinx_microblaze_0",
					"domainDesc":	"freertos10_xilinx_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.7",
					"mssFile":	"",
					"md5Digest":	"4a0cac93695171c60905572ea9faff97",
					"compatibleApp":	"freertos_hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-07-30.00:44:57::SCWPlatform::updated the xpfm file.
LOG::2021-07-30.00:45:47::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2021-07-30.00:45:47::SCWPlatform::Sanity checking of platform is completed
LOG::2021-07-30.00:45:47::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2021-07-30.00:45:47::SCWSystem::Checking the domain freertos10_xilinx_microblaze_0
LOG::2021-07-30.00:45:47::SCWSystem::Not a boot domain 
LOG::2021-07-30.00:45:47::SCWSystem::Started Processing the domain freertos10_xilinx_microblaze_0
TRACE::2021-07-30.00:45:47::SCWDomain::Generating domain artifcats
TRACE::2021-07-30.00:45:47::SCWMssOS::Generating standalone artifcats
TRACE::2021-07-30.00:45:47::SCWMssOS:: Copying the user libraries. 
TRACE::2021-07-30.00:45:47::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.00:45:47::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.00:45:47::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.00:45:47::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2021-07-30.00:45:47::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.00:45:47::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2021-07-30.00:45:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2021-07-30.00:45:47::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2021-07-30.00:45:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-30.00:45:47::SCWMssOS::Checking the sw design at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2021-07-30.00:45:47::SCWMssOS::DEBUG:  swdes dump  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system||

TRACE::2021-07-30.00:45:47::SCWMssOS::Sw design exists and opened at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2021-07-30.00:45:47::SCWMssOS::Completed writing the mss file at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp
TRACE::2021-07-30.00:45:47::SCWMssOS::Mss edits present, copying mssfile into export location F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2021-07-30.00:45:47::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-07-30.00:45:47::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-07-30.00:45:47::SCWDomain::Building the domain as part of full build :  freertos10_xilinx_microblaze_0
TRACE::2021-07-30.00:45:47::SCWMssOS::doing bsp build ... 
TRACE::2021-07-30.00:45:47::SCWMssOS::System Command Ran  F: & cd  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp & make 
TRACE::2021-07-30.00:45:47::SCWMssOS::make --no-print-directory seq_libs

TRACE::2021-07-30.00:45:47::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2021-07-30.00:45:47::SCWMssOS::make -j --no-print-directory par_libs

TRACE::2021-07-30.00:45:47::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2021-07-30.00:45:47::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-07-30.00:45:47::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-hig
TRACE::2021-07-30.00:45:47::SCWMssOS::h -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.00:45:47::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2021-07-30.00:45:47::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-07-30.00:45:47::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-hig
TRACE::2021-07-30.00:45:47::SCWMssOS::h -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.00:45:47::SCWMssOS::"Running Make include in microblaze_0/libsrc/emaclite_v4_6/src"

TRACE::2021-07-30.00:45:47::SCWMssOS::make -C microblaze_0/libsrc/emaclite_v4_6/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-07-30.00:45:47::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply
TRACE::2021-07-30.00:45:47::SCWMssOS::-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.00:45:47::SCWMssOS::"Running Make include in microblaze_0/libsrc/freertos10_xilinx_v1_7/src"

TRACE::2021-07-30.00:45:47::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb
TRACE::2021-07-30.00:45:47::SCWMssOS::-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl
TRACE::2021-07-30.00:45:47::SCWMssOS::-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.00:45:47::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_7/src"

TRACE::2021-07-30.00:45:47::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-07-30.00:45:47::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-hig
TRACE::2021-07-30.00:45:47::SCWMssOS::h -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.00:45:47::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_12/src"

TRACE::2021-07-30.00:45:47::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-07-30.00:45:47::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-hi
TRACE::2021-07-30.00:45:47::SCWMssOS::gh -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.00:45:47::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_7/src"

TRACE::2021-07-30.00:45:47::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2021-07-30.00:45:47::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-h
TRACE::2021-07-30.00:45:47::SCWMssOS::igh -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.00:45:47::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2021-07-30.00:45:47::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-07-30.00:45:47::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply
TRACE::2021-07-30.00:45:47::SCWMssOS::-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.00:45:47::SCWMssOS::"includes"

TRACE::2021-07-30.00:45:48::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2021-07-30.00:45:48::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-07-30.00:45:48::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-high -
TRACE::2021-07-30.00:45:48::SCWMssOS::mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.00:45:48::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2021-07-30.00:45:48::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-07-30.00:45:48::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-high -
TRACE::2021-07-30.00:45:48::SCWMssOS::mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.00:45:48::SCWMssOS::"Running Make libs in microblaze_0/libsrc/emaclite_v4_6/src"

TRACE::2021-07-30.00:45:48::SCWMssOS::make -C microblaze_0/libsrc/emaclite_v4_6/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-07-30.00:45:48::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-hi
TRACE::2021-07-30.00:45:48::SCWMssOS::gh -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.00:45:48::SCWMssOS::"Running Make libs in microblaze_0/libsrc/freertos10_xilinx_v1_7/src"

TRACE::2021-07-30.00:45:48::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar
TRACE::2021-07-30.00:45:48::SCWMssOS::" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-mu
TRACE::2021-07-30.00:45:48::SCWMssOS::ltiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.00:45:48::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_7/src"

TRACE::2021-07-30.00:45:48::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-07-30.00:45:48::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-high -
TRACE::2021-07-30.00:45:48::SCWMssOS::mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.00:45:48::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_7/src"

TRACE::2021-07-30.00:45:48::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2021-07-30.00:45:48::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-high
TRACE::2021-07-30.00:45:48::SCWMssOS:: -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.00:45:48::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2021-07-30.00:45:48::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-07-30.00:45:48::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-hi
TRACE::2021-07-30.00:45:48::SCWMssOS::gh -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.00:45:48::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_12/src"

TRACE::2021-07-30.00:45:48::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2021-07-30.00:45:48::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-high 
TRACE::2021-07-30.00:45:48::SCWMssOS::-mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

ERROR::2021-07-30.00:45:49::SCWMssOS::Failed to build  the bsp sources for domain - freertos10_xilinx_microblaze_0
ERROR::2021-07-30.00:45:49::SCWSystem::Error in Processing the domain freertos10_xilinx_microblaze_0
LOG::2021-07-30.00:49:01::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2021-07-30.00:49:01::SCWPlatform::Sanity checking of platform is completed
LOG::2021-07-30.00:49:01::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2021-07-30.00:49:01::SCWSystem::Checking the domain freertos10_xilinx_microblaze_0
LOG::2021-07-30.00:49:01::SCWSystem::Not a boot domain 
LOG::2021-07-30.00:49:01::SCWSystem::Started Processing the domain freertos10_xilinx_microblaze_0
TRACE::2021-07-30.00:49:01::SCWDomain::Generating domain artifcats
TRACE::2021-07-30.00:49:01::SCWMssOS::Generating standalone artifcats
TRACE::2021-07-30.00:49:01::SCWMssOS:: Copying the user libraries. 
TRACE::2021-07-30.00:49:01::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.00:49:01::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.00:49:01::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.00:49:01::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2021-07-30.00:49:01::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.00:49:01::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2021-07-30.00:49:01::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2021-07-30.00:49:01::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2021-07-30.00:49:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-30.00:49:01::SCWMssOS::Checking the sw design at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2021-07-30.00:49:01::SCWMssOS::DEBUG:  swdes dump  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system||

TRACE::2021-07-30.00:49:01::SCWMssOS::Sw design exists and opened at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2021-07-30.00:49:01::SCWMssOS::Completed writing the mss file at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp
TRACE::2021-07-30.00:49:01::SCWMssOS::Mss edits present, copying mssfile into export location F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2021-07-30.00:49:01::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-07-30.00:49:01::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-07-30.00:49:01::SCWDomain::Building the domain as part of full build :  freertos10_xilinx_microblaze_0
TRACE::2021-07-30.00:49:01::SCWMssOS::doing bsp build ... 
TRACE::2021-07-30.00:49:01::SCWMssOS::System Command Ran  F: & cd  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp & make 
TRACE::2021-07-30.00:49:01::SCWMssOS::make --no-print-directory seq_libs

TRACE::2021-07-30.00:49:02::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2021-07-30.00:49:02::SCWMssOS::make -j --no-print-directory par_libs

TRACE::2021-07-30.00:49:02::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2021-07-30.00:49:02::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-07-30.00:49:02::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-hig
TRACE::2021-07-30.00:49:02::SCWMssOS::h -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.00:49:02::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2021-07-30.00:49:02::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-07-30.00:49:02::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-hig
TRACE::2021-07-30.00:49:02::SCWMssOS::h -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.00:49:02::SCWMssOS::"Running Make include in microblaze_0/libsrc/emaclite_v4_6/src"

TRACE::2021-07-30.00:49:02::SCWMssOS::make -C microblaze_0/libsrc/emaclite_v4_6/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-07-30.00:49:02::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply
TRACE::2021-07-30.00:49:02::SCWMssOS::-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.00:49:02::SCWMssOS::"Running Make include in microblaze_0/libsrc/freertos10_xilinx_v1_7/src"

TRACE::2021-07-30.00:49:02::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb
TRACE::2021-07-30.00:49:02::SCWMssOS::-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl
TRACE::2021-07-30.00:49:02::SCWMssOS::-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.00:49:02::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_7/src"

TRACE::2021-07-30.00:49:02::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-07-30.00:49:02::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-hig
TRACE::2021-07-30.00:49:02::SCWMssOS::h -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.00:49:02::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_12/src"

TRACE::2021-07-30.00:49:02::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-07-30.00:49:02::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-hi
TRACE::2021-07-30.00:49:02::SCWMssOS::gh -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.00:49:02::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_7/src"

TRACE::2021-07-30.00:49:02::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2021-07-30.00:49:02::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-h
TRACE::2021-07-30.00:49:02::SCWMssOS::igh -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.00:49:02::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2021-07-30.00:49:02::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-07-30.00:49:02::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply
TRACE::2021-07-30.00:49:02::SCWMssOS::-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.00:49:02::SCWMssOS::"includes"

TRACE::2021-07-30.00:49:02::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2021-07-30.00:49:02::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-07-30.00:49:02::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-high -
TRACE::2021-07-30.00:49:02::SCWMssOS::mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.00:49:02::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2021-07-30.00:49:02::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-07-30.00:49:02::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-high -
TRACE::2021-07-30.00:49:02::SCWMssOS::mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.00:49:02::SCWMssOS::"Running Make libs in microblaze_0/libsrc/emaclite_v4_6/src"

TRACE::2021-07-30.00:49:02::SCWMssOS::make -C microblaze_0/libsrc/emaclite_v4_6/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-07-30.00:49:02::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-hi
TRACE::2021-07-30.00:49:02::SCWMssOS::gh -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.00:49:02::SCWMssOS::"Running Make libs in microblaze_0/libsrc/freertos10_xilinx_v1_7/src"

TRACE::2021-07-30.00:49:02::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar
TRACE::2021-07-30.00:49:02::SCWMssOS::" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-mu
TRACE::2021-07-30.00:49:02::SCWMssOS::ltiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.00:49:02::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_7/src"

TRACE::2021-07-30.00:49:02::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-07-30.00:49:02::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-high -
TRACE::2021-07-30.00:49:02::SCWMssOS::mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.00:49:02::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_12/src"

TRACE::2021-07-30.00:49:02::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2021-07-30.00:49:02::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-high 
TRACE::2021-07-30.00:49:02::SCWMssOS::-mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.00:49:02::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_7/src"

TRACE::2021-07-30.00:49:02::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2021-07-30.00:49:02::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-high
TRACE::2021-07-30.00:49:02::SCWMssOS:: -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.00:49:02::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2021-07-30.00:49:02::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-07-30.00:49:02::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-hi
TRACE::2021-07-30.00:49:02::SCWMssOS::gh -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

ERROR::2021-07-30.00:49:02::SCWMssOS::Failed to build  the bsp sources for domain - freertos10_xilinx_microblaze_0
ERROR::2021-07-30.00:49:02::SCWSystem::Error in Processing the domain freertos10_xilinx_microblaze_0
LOG::2021-07-30.01:00:01::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2021-07-30.01:00:01::SCWPlatform::Sanity checking of platform is completed
LOG::2021-07-30.01:00:01::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2021-07-30.01:00:01::SCWSystem::Checking the domain freertos10_xilinx_microblaze_0
LOG::2021-07-30.01:00:01::SCWSystem::Not a boot domain 
LOG::2021-07-30.01:00:01::SCWSystem::Started Processing the domain freertos10_xilinx_microblaze_0
TRACE::2021-07-30.01:00:01::SCWDomain::Generating domain artifcats
TRACE::2021-07-30.01:00:01::SCWMssOS::Generating standalone artifcats
TRACE::2021-07-30.01:00:01::SCWMssOS:: Copying the user libraries. 
TRACE::2021-07-30.01:00:01::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.01:00:01::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.01:00:01::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.01:00:01::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2021-07-30.01:00:01::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.01:00:01::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2021-07-30.01:00:01::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2021-07-30.01:00:01::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2021-07-30.01:00:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-30.01:00:01::SCWMssOS::Checking the sw design at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2021-07-30.01:00:01::SCWMssOS::DEBUG:  swdes dump  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system||

TRACE::2021-07-30.01:00:01::SCWMssOS::Sw design exists and opened at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2021-07-30.01:00:01::SCWMssOS::Completed writing the mss file at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp
TRACE::2021-07-30.01:00:01::SCWMssOS::Mss edits present, copying mssfile into export location F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2021-07-30.01:00:01::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-07-30.01:00:01::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-07-30.01:00:01::SCWDomain::Building the domain as part of full build :  freertos10_xilinx_microblaze_0
TRACE::2021-07-30.01:00:01::SCWMssOS::doing bsp build ... 
TRACE::2021-07-30.01:00:01::SCWMssOS::System Command Ran  F: & cd  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp & make 
TRACE::2021-07-30.01:00:01::SCWMssOS::make --no-print-directory seq_libs

TRACE::2021-07-30.01:00:01::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2021-07-30.01:00:01::SCWMssOS::make -j --no-print-directory par_libs

TRACE::2021-07-30.01:00:01::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2021-07-30.01:00:01::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-07-30.01:00:01::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-hig
TRACE::2021-07-30.01:00:01::SCWMssOS::h -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.01:00:01::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2021-07-30.01:00:01::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-07-30.01:00:01::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-hig
TRACE::2021-07-30.01:00:01::SCWMssOS::h -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.01:00:02::SCWMssOS::"Running Make include in microblaze_0/libsrc/emaclite_v4_6/src"

TRACE::2021-07-30.01:00:02::SCWMssOS::make -C microblaze_0/libsrc/emaclite_v4_6/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-07-30.01:00:02::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply
TRACE::2021-07-30.01:00:02::SCWMssOS::-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.01:00:02::SCWMssOS::"Running Make include in microblaze_0/libsrc/freertos10_xilinx_v1_7/src"

TRACE::2021-07-30.01:00:02::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb
TRACE::2021-07-30.01:00:02::SCWMssOS::-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl
TRACE::2021-07-30.01:00:02::SCWMssOS::-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.01:00:02::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_7/src"

TRACE::2021-07-30.01:00:02::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-07-30.01:00:02::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-hig
TRACE::2021-07-30.01:00:02::SCWMssOS::h -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.01:00:02::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_12/src"

TRACE::2021-07-30.01:00:02::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-07-30.01:00:02::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-hi
TRACE::2021-07-30.01:00:02::SCWMssOS::gh -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.01:00:02::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_7/src"

TRACE::2021-07-30.01:00:02::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2021-07-30.01:00:02::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-h
TRACE::2021-07-30.01:00:02::SCWMssOS::igh -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.01:00:02::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2021-07-30.01:00:02::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-07-30.01:00:02::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply
TRACE::2021-07-30.01:00:02::SCWMssOS::-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.01:00:02::SCWMssOS::"includes"

TRACE::2021-07-30.01:00:02::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2021-07-30.01:00:02::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-07-30.01:00:02::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-high -
TRACE::2021-07-30.01:00:02::SCWMssOS::mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.01:00:02::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2021-07-30.01:00:02::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-07-30.01:00:02::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-high -
TRACE::2021-07-30.01:00:02::SCWMssOS::mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.01:00:02::SCWMssOS::"Running Make libs in microblaze_0/libsrc/emaclite_v4_6/src"

TRACE::2021-07-30.01:00:02::SCWMssOS::make -C microblaze_0/libsrc/emaclite_v4_6/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-07-30.01:00:02::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-hi
TRACE::2021-07-30.01:00:02::SCWMssOS::gh -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.01:00:02::SCWMssOS::"Running Make libs in microblaze_0/libsrc/freertos10_xilinx_v1_7/src"

TRACE::2021-07-30.01:00:02::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar
TRACE::2021-07-30.01:00:02::SCWMssOS::" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-mu
TRACE::2021-07-30.01:00:02::SCWMssOS::ltiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.01:00:02::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_7/src"

TRACE::2021-07-30.01:00:02::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-07-30.01:00:02::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-high -
TRACE::2021-07-30.01:00:02::SCWMssOS::mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.01:00:02::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_12/src"

TRACE::2021-07-30.01:00:02::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2021-07-30.01:00:02::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-high 
TRACE::2021-07-30.01:00:02::SCWMssOS::-mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.01:00:02::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_7/src"

TRACE::2021-07-30.01:00:02::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2021-07-30.01:00:02::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-high
TRACE::2021-07-30.01:00:02::SCWMssOS:: -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.01:00:02::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2021-07-30.01:00:02::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-07-30.01:00:02::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-hi
TRACE::2021-07-30.01:00:02::SCWMssOS::gh -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.01:00:02::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2021-07-30.01:00:02::SCWMssOS::make --no-print-directory archive

TRACE::2021-07-30.01:00:02::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/xplatform_info.o microblaze_0/lib/xuartl
TRACE::2021-07-30.01:00:02::SCWMssOS::ite.o microblaze_0/lib/microblaze_disable_exceptions.o microblaze_0/lib/print.o microblaze_0/lib/xemaclite_intr.o microblaze_0/
TRACE::2021-07-30.01:00:02::SCWMssOS::lib/xtmrctr_options.o microblaze_0/lib/_exit.o microblaze_0/lib/xil_testio.o microblaze_0/lib/microblaze_disable_dcache.o micro
TRACE::2021-07-30.01:00:02::SCWMssOS::blaze_0/lib/microblaze_flush_dcache_range.o microblaze_0/lib/microblaze_flush_cache_ext.o microblaze_0/lib/xil_misc_psreset_api
TRACE::2021-07-30.01:00:02::SCWMssOS::.o microblaze_0/lib/xil_cache.o microblaze_0/lib/inbyte.o microblaze_0/lib/xuartlite_stats.o microblaze_0/lib/microblaze_except
TRACE::2021-07-30.01:00:02::SCWMssOS::ion_handler.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/mi
TRACE::2021-07-30.01:00:02::SCWMssOS::croblaze_invalidate_dcache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib/xbram_selftest.o microblaze_0/li
TRACE::2021-07-30.01:00:02::SCWMssOS::b/microblaze_disable_icache.o microblaze_0/lib/xgpio_g.o microblaze_0/lib/xil_mem.o microblaze_0/lib/xemaclite.o microblaze_0/l
TRACE::2021-07-30.01:00:02::SCWMssOS::ib/xtmrctr_l.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/xgpio_selftest.o microblaze_0/lib/xtmrctr_i
TRACE::2021-07-30.01:00:02::SCWMssOS::ntr.o microblaze_0/lib/xbram_intr.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xintc_g.o
TRACE::2021-07-30.01:00:02::SCWMssOS:: microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xintc_selftest.o microblaze_0/lib/xintc_l.o microblaze_0/lib/outbyte.o microbl
TRACE::2021-07-30.01:00:02::SCWMssOS::aze_0/lib/xgpio_intr.o microblaze_0/lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_cache_ext.o
TRACE::2021-07-30.01:00:02::SCWMssOS:: microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/microblaze_sleep.o microblaze_0/lib/xuartlite_sinit.o microblaze_
TRACE::2021-07-30.01:00:02::SCWMssOS::0/lib/hw_exception_handler.o microblaze_0/lib/xtmrctr.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xgpio_sinit.o mi
TRACE::2021-07-30.01:00:02::SCWMssOS::croblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/xil_testcache.o microblaze_0/lib/microblaze_selftest.o microblaze_0/
TRACE::2021-07-30.01:00:02::SCWMssOS::lib/microblaze_interrupts_g.o microblaze_0/lib/xemaclite_g.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/x
TRACE::2021-07-30.01:00:02::SCWMssOS::io.o microblaze_0/lib/xtmrctr_g.o microblaze_0/lib/microblaze_enable_dcache.o microblaze_0/lib/xbram.o microblaze_0/lib/microbl
TRACE::2021-07-30.01:00:02::SCWMssOS::aze_invalidate_icache_range.o microblaze_0/lib/xtmrctr_selftest.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/
TRACE::2021-07-30.01:00:02::SCWMssOS::lib/microblaze_invalidate_icache.o microblaze_0/lib/errno.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xil_util.o microbla
TRACE::2021-07-30.01:00:02::SCWMssOS::ze_0/lib/xintc_options.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/xintc_intr.o microblaze_0/li
TRACE::2021-07-30.01:00:02::SCWMssOS::b/pvr.o microblaze_0/lib/xgpio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xemaclite_l.o microblaze_0/lib/microblaze_flus
TRACE::2021-07-30.01:00:02::SCWMssOS::h_dcache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_assert.o microblaze_0/lib/microblaze_enable_interrupts.o microb
TRACE::2021-07-30.01:00:02::SCWMssOS::laze_0/lib/xemaclite_sinit.o microblaze_0/lib/xgpio_extra.o microblaze_0/lib/microblaze_enable_icache.o microblaze_0/lib/xintc.
TRACE::2021-07-30.01:00:02::SCWMssOS::o microblaze_0/lib/xemaclite_selftest.o microblaze_0/lib/xtmrctr_stats.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xtmr
TRACE::2021-07-30.01:00:02::SCWMssOS::ctr_sinit.o microblaze_0/lib/fcntl.o microblaze_0/lib/microblaze_init_icache_range.o

TRACE::2021-07-30.01:00:02::SCWMssOS::'Finished building libraries'

TRACE::2021-07-30.01:00:03::SCWMssOS::Copying to export directory.
TRACE::2021-07-30.01:00:03::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-07-30.01:00:03::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-07-30.01:00:03::SCWSystem::Completed Processing the domain freertos10_xilinx_microblaze_0
LOG::2021-07-30.01:00:03::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2021-07-30.01:00:03::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2021-07-30.01:00:03::SCWPlatform::Started preparing the platform 
TRACE::2021-07-30.01:00:03::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2021-07-30.01:00:03::SCWSystem::dir created 
TRACE::2021-07-30.01:00:03::SCWSystem::Writing the bif 
TRACE::2021-07-30.01:00:03::SCWPlatform::Started writing the spfm file 
TRACE::2021-07-30.01:00:03::SCWPlatform::Started writing the xpfm file 
TRACE::2021-07-30.01:00:03::SCWPlatform::Completed generating the platform
TRACE::2021-07-30.01:00:03::SCWMssOS::Saving the mss changes F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2021-07-30.01:00:03::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-07-30.01:00:03::SCWMssOS::Completed writemss as part of save.
TRACE::2021-07-30.01:00:03::SCWMssOS::Commit changes completed.
TRACE::2021-07-30.01:00:03::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.01:00:03::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.01:00:03::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.01:00:03::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2021-07-30.01:00:03::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.01:00:03::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2021-07-30.01:00:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2021-07-30.01:00:03::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2021-07-30.01:00:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-30.01:00:03::SCWMssOS::Checking the sw design at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2021-07-30.01:00:03::SCWMssOS::DEBUG:  swdes dump  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system||

TRACE::2021-07-30.01:00:03::SCWMssOS::Sw design exists and opened at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2021-07-30.01:00:03::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.01:00:03::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.01:00:03::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.01:00:03::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2021-07-30.01:00:03::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.01:00:03::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2021-07-30.01:00:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2021-07-30.01:00:03::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2021-07-30.01:00:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-30.01:00:03::SCWMssOS::Checking the sw design at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2021-07-30.01:00:03::SCWMssOS::DEBUG:  swdes dump  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system||

TRACE::2021-07-30.01:00:03::SCWMssOS::Sw design exists and opened at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2021-07-30.01:00:03::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.01:00:03::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.01:00:03::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.01:00:03::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2021-07-30.01:00:03::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.01:00:03::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2021-07-30.01:00:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2021-07-30.01:00:03::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2021-07-30.01:00:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-30.01:00:03::SCWMssOS::Checking the sw design at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2021-07-30.01:00:03::SCWMssOS::DEBUG:  swdes dump  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system||

TRACE::2021-07-30.01:00:03::SCWMssOS::Sw design exists and opened at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2021-07-30.01:00:03::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"freertos10_xilinx_microblaze_0",
			"sysDefaultDom":	"freertos10_xilinx_microblaze_0",
			"domains":	[{
					"domainName":	"freertos10_xilinx_microblaze_0",
					"domainDispName":	"freertos10_xilinx_microblaze_0",
					"domainDesc":	"freertos10_xilinx_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.7",
					"mssFile":	"",
					"md5Digest":	"4a0cac93695171c60905572ea9faff97",
					"compatibleApp":	"freertos_hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-07-30.01:00:03::SCWPlatform::updated the xpfm file.
TRACE::2021-07-30.01:00:03::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.01:00:03::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.01:00:03::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.01:00:03::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2021-07-30.01:00:03::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.01:00:03::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2021-07-30.01:00:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2021-07-30.01:00:03::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2021-07-30.01:00:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-30.01:00:03::SCWMssOS::Checking the sw design at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2021-07-30.01:00:03::SCWMssOS::DEBUG:  swdes dump  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system||

TRACE::2021-07-30.01:00:03::SCWMssOS::Sw design exists and opened at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2021-07-30.01:00:47::SCWMssOS::cleaning the bsp 
TRACE::2021-07-30.01:00:47::SCWMssOS::System Command Ran  F: & cd  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp & make clean 
TRACE::2021-07-30.01:00:47::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s clean 

TRACE::2021-07-30.01:00:47::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s clean 

TRACE::2021-07-30.01:00:48::SCWMssOS::make -C microblaze_0/libsrc/emaclite_v4_6/src -s clean 

TRACE::2021-07-30.01:00:48::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_7/src -s clean 

TRACE::2021-07-30.01:00:48::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s clean 

TRACE::2021-07-30.01:00:48::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s clean 

TRACE::2021-07-30.01:00:48::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_7/src -s clean 

TRACE::2021-07-30.01:00:48::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s clean 

TRACE::2021-07-30.01:00:48::SCWMssOS::rm -f microblaze_0/lib/libxil.a

LOG::2021-07-30.01:00:54::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2021-07-30.01:00:54::SCWPlatform::Sanity checking of platform is completed
LOG::2021-07-30.01:00:54::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2021-07-30.01:00:54::SCWSystem::Checking the domain freertos10_xilinx_microblaze_0
LOG::2021-07-30.01:00:54::SCWSystem::Not a boot domain 
LOG::2021-07-30.01:00:54::SCWSystem::Started Processing the domain freertos10_xilinx_microblaze_0
TRACE::2021-07-30.01:00:54::SCWDomain::Generating domain artifcats
TRACE::2021-07-30.01:00:54::SCWMssOS::Generating standalone artifcats
TRACE::2021-07-30.01:00:54::SCWMssOS:: Copying the user libraries. 
TRACE::2021-07-30.01:00:54::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.01:00:54::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.01:00:54::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.01:00:54::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2021-07-30.01:00:54::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.01:00:54::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2021-07-30.01:00:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2021-07-30.01:00:54::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2021-07-30.01:00:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-30.01:00:54::SCWMssOS::Checking the sw design at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2021-07-30.01:00:54::SCWMssOS::DEBUG:  swdes dump  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system||

TRACE::2021-07-30.01:00:54::SCWMssOS::Sw design exists and opened at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2021-07-30.01:00:54::SCWMssOS::Completed writing the mss file at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp
TRACE::2021-07-30.01:00:54::SCWMssOS::Mss edits present, copying mssfile into export location F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2021-07-30.01:00:54::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-07-30.01:00:54::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-07-30.01:00:54::SCWDomain::Building the domain as part of full build :  freertos10_xilinx_microblaze_0
TRACE::2021-07-30.01:00:54::SCWMssOS::doing bsp build ... 
TRACE::2021-07-30.01:00:54::SCWMssOS::System Command Ran  F: & cd  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp & make 
TRACE::2021-07-30.01:00:54::SCWMssOS::make --no-print-directory seq_libs

TRACE::2021-07-30.01:00:54::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2021-07-30.01:00:54::SCWMssOS::make -j --no-print-directory par_libs

TRACE::2021-07-30.01:00:54::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2021-07-30.01:00:54::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-07-30.01:00:54::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-hig
TRACE::2021-07-30.01:00:54::SCWMssOS::h -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.01:00:54::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2021-07-30.01:00:54::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-07-30.01:00:54::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-hig
TRACE::2021-07-30.01:00:54::SCWMssOS::h -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.01:00:54::SCWMssOS::"Running Make include in microblaze_0/libsrc/emaclite_v4_6/src"

TRACE::2021-07-30.01:00:54::SCWMssOS::make -C microblaze_0/libsrc/emaclite_v4_6/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-07-30.01:00:54::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply
TRACE::2021-07-30.01:00:54::SCWMssOS::-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.01:00:54::SCWMssOS::"Running Make include in microblaze_0/libsrc/freertos10_xilinx_v1_7/src"

TRACE::2021-07-30.01:00:54::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb
TRACE::2021-07-30.01:00:54::SCWMssOS::-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl
TRACE::2021-07-30.01:00:54::SCWMssOS::-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.01:00:54::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_7/src"

TRACE::2021-07-30.01:00:54::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-07-30.01:00:54::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-hig
TRACE::2021-07-30.01:00:54::SCWMssOS::h -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.01:00:54::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_12/src"

TRACE::2021-07-30.01:00:54::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-07-30.01:00:54::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-hi
TRACE::2021-07-30.01:00:54::SCWMssOS::gh -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.01:00:54::SCWMssOS::"includes"

TRACE::2021-07-30.01:00:54::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_7/src"

TRACE::2021-07-30.01:00:54::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2021-07-30.01:00:54::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-h
TRACE::2021-07-30.01:00:54::SCWMssOS::igh -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.01:00:54::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2021-07-30.01:00:54::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-07-30.01:00:54::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply
TRACE::2021-07-30.01:00:54::SCWMssOS::-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.01:00:55::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2021-07-30.01:00:55::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-07-30.01:00:55::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-high -
TRACE::2021-07-30.01:00:55::SCWMssOS::mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.01:00:55::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2021-07-30.01:00:55::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-07-30.01:00:55::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-high -
TRACE::2021-07-30.01:00:55::SCWMssOS::mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.01:00:55::SCWMssOS::"Running Make libs in microblaze_0/libsrc/emaclite_v4_6/src"

TRACE::2021-07-30.01:00:55::SCWMssOS::make -C microblaze_0/libsrc/emaclite_v4_6/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-07-30.01:00:55::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-hi
TRACE::2021-07-30.01:00:55::SCWMssOS::gh -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.01:00:55::SCWMssOS::"Running Make libs in microblaze_0/libsrc/freertos10_xilinx_v1_7/src"

TRACE::2021-07-30.01:00:55::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar
TRACE::2021-07-30.01:00:55::SCWMssOS::" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-mu
TRACE::2021-07-30.01:00:55::SCWMssOS::ltiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.01:00:55::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_7/src"

TRACE::2021-07-30.01:00:55::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-07-30.01:00:55::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-high -
TRACE::2021-07-30.01:00:55::SCWMssOS::mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.01:00:55::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_12/src"

TRACE::2021-07-30.01:00:55::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_7/src"

TRACE::2021-07-30.01:00:55::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2021-07-30.01:00:55::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-high 
TRACE::2021-07-30.01:00:55::SCWMssOS::-mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.01:00:55::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2021-07-30.01:00:55::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-high
TRACE::2021-07-30.01:00:55::SCWMssOS:: -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.01:00:55::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2021-07-30.01:00:55::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-07-30.01:00:55::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-hi
TRACE::2021-07-30.01:00:55::SCWMssOS::gh -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.01:00:56::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2021-07-30.01:00:56::SCWMssOS::make --no-print-directory archive

TRACE::2021-07-30.01:00:56::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/xplatform_info.o microblaze_0/lib/xuartl
TRACE::2021-07-30.01:00:56::SCWMssOS::ite.o microblaze_0/lib/microblaze_disable_exceptions.o microblaze_0/lib/print.o microblaze_0/lib/xemaclite_intr.o microblaze_0/
TRACE::2021-07-30.01:00:56::SCWMssOS::lib/xtmrctr_options.o microblaze_0/lib/_exit.o microblaze_0/lib/xil_testio.o microblaze_0/lib/microblaze_disable_dcache.o micro
TRACE::2021-07-30.01:00:56::SCWMssOS::blaze_0/lib/microblaze_flush_dcache_range.o microblaze_0/lib/microblaze_flush_cache_ext.o microblaze_0/lib/xil_misc_psreset_api
TRACE::2021-07-30.01:00:56::SCWMssOS::.o microblaze_0/lib/xil_cache.o microblaze_0/lib/inbyte.o microblaze_0/lib/xuartlite_stats.o microblaze_0/lib/microblaze_except
TRACE::2021-07-30.01:00:56::SCWMssOS::ion_handler.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/mi
TRACE::2021-07-30.01:00:56::SCWMssOS::croblaze_invalidate_dcache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib/xbram_selftest.o microblaze_0/li
TRACE::2021-07-30.01:00:56::SCWMssOS::b/microblaze_disable_icache.o microblaze_0/lib/xgpio_g.o microblaze_0/lib/xil_mem.o microblaze_0/lib/xemaclite.o microblaze_0/l
TRACE::2021-07-30.01:00:56::SCWMssOS::ib/xtmrctr_l.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/xgpio_selftest.o microblaze_0/lib/xtmrctr_i
TRACE::2021-07-30.01:00:56::SCWMssOS::ntr.o microblaze_0/lib/xbram_intr.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xintc_g.o
TRACE::2021-07-30.01:00:56::SCWMssOS:: microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xintc_selftest.o microblaze_0/lib/xintc_l.o microblaze_0/lib/outbyte.o microbl
TRACE::2021-07-30.01:00:56::SCWMssOS::aze_0/lib/xgpio_intr.o microblaze_0/lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_cache_ext.o
TRACE::2021-07-30.01:00:56::SCWMssOS:: microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/microblaze_sleep.o microblaze_0/lib/xuartlite_sinit.o microblaze_
TRACE::2021-07-30.01:00:56::SCWMssOS::0/lib/hw_exception_handler.o microblaze_0/lib/xtmrctr.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xgpio_sinit.o mi
TRACE::2021-07-30.01:00:56::SCWMssOS::croblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/xil_testcache.o microblaze_0/lib/microblaze_selftest.o microblaze_0/
TRACE::2021-07-30.01:00:56::SCWMssOS::lib/microblaze_interrupts_g.o microblaze_0/lib/xemaclite_g.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/x
TRACE::2021-07-30.01:00:56::SCWMssOS::io.o microblaze_0/lib/xtmrctr_g.o microblaze_0/lib/microblaze_enable_dcache.o microblaze_0/lib/xbram.o microblaze_0/lib/microbl
TRACE::2021-07-30.01:00:56::SCWMssOS::aze_invalidate_icache_range.o microblaze_0/lib/xtmrctr_selftest.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/
TRACE::2021-07-30.01:00:56::SCWMssOS::lib/microblaze_invalidate_icache.o microblaze_0/lib/errno.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xil_util.o microbla
TRACE::2021-07-30.01:00:56::SCWMssOS::ze_0/lib/xintc_options.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/xintc_intr.o microblaze_0/li
TRACE::2021-07-30.01:00:56::SCWMssOS::b/pvr.o microblaze_0/lib/xgpio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xemaclite_l.o microblaze_0/lib/microblaze_flus
TRACE::2021-07-30.01:00:56::SCWMssOS::h_dcache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_assert.o microblaze_0/lib/microblaze_enable_interrupts.o microb
TRACE::2021-07-30.01:00:56::SCWMssOS::laze_0/lib/xemaclite_sinit.o microblaze_0/lib/xgpio_extra.o microblaze_0/lib/microblaze_enable_icache.o microblaze_0/lib/xintc.
TRACE::2021-07-30.01:00:56::SCWMssOS::o microblaze_0/lib/xemaclite_selftest.o microblaze_0/lib/xtmrctr_stats.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xtmr
TRACE::2021-07-30.01:00:56::SCWMssOS::ctr_sinit.o microblaze_0/lib/fcntl.o microblaze_0/lib/microblaze_init_icache_range.o

TRACE::2021-07-30.01:00:56::SCWMssOS::'Finished building libraries'

TRACE::2021-07-30.01:00:56::SCWMssOS::Copying to export directory.
TRACE::2021-07-30.01:00:57::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-07-30.01:00:57::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-07-30.01:00:57::SCWSystem::Completed Processing the domain freertos10_xilinx_microblaze_0
LOG::2021-07-30.01:00:57::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2021-07-30.01:00:57::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2021-07-30.01:00:57::SCWPlatform::Started preparing the platform 
TRACE::2021-07-30.01:00:57::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2021-07-30.01:00:57::SCWSystem::dir created 
TRACE::2021-07-30.01:00:57::SCWSystem::Writing the bif 
TRACE::2021-07-30.01:00:57::SCWPlatform::Started writing the spfm file 
TRACE::2021-07-30.01:00:57::SCWPlatform::Started writing the xpfm file 
TRACE::2021-07-30.01:00:57::SCWPlatform::Completed generating the platform
TRACE::2021-07-30.01:00:57::SCWMssOS::Saving the mss changes F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2021-07-30.01:00:57::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-07-30.01:00:57::SCWMssOS::Completed writemss as part of save.
TRACE::2021-07-30.01:00:57::SCWMssOS::Commit changes completed.
TRACE::2021-07-30.01:00:57::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.01:00:57::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.01:00:57::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.01:00:57::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2021-07-30.01:00:57::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.01:00:57::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2021-07-30.01:00:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2021-07-30.01:00:57::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2021-07-30.01:00:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-30.01:00:57::SCWMssOS::Checking the sw design at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2021-07-30.01:00:57::SCWMssOS::DEBUG:  swdes dump  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system||

TRACE::2021-07-30.01:00:57::SCWMssOS::Sw design exists and opened at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2021-07-30.01:00:57::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.01:00:57::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.01:00:57::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.01:00:57::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2021-07-30.01:00:57::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.01:00:57::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2021-07-30.01:00:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2021-07-30.01:00:57::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2021-07-30.01:00:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-30.01:00:57::SCWMssOS::Checking the sw design at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2021-07-30.01:00:57::SCWMssOS::DEBUG:  swdes dump  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system||

TRACE::2021-07-30.01:00:57::SCWMssOS::Sw design exists and opened at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2021-07-30.01:00:57::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.01:00:57::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.01:00:57::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.01:00:57::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2021-07-30.01:00:57::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.01:00:57::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2021-07-30.01:00:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2021-07-30.01:00:57::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2021-07-30.01:00:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-30.01:00:57::SCWMssOS::Checking the sw design at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2021-07-30.01:00:57::SCWMssOS::DEBUG:  swdes dump  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system||

TRACE::2021-07-30.01:00:57::SCWMssOS::Sw design exists and opened at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2021-07-30.01:00:57::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"freertos10_xilinx_microblaze_0",
			"sysDefaultDom":	"freertos10_xilinx_microblaze_0",
			"domains":	[{
					"domainName":	"freertos10_xilinx_microblaze_0",
					"domainDispName":	"freertos10_xilinx_microblaze_0",
					"domainDesc":	"freertos10_xilinx_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.7",
					"mssFile":	"",
					"md5Digest":	"4a0cac93695171c60905572ea9faff97",
					"compatibleApp":	"freertos_hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-07-30.01:00:57::SCWPlatform::updated the xpfm file.
TRACE::2021-07-30.01:00:57::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.01:00:57::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.01:00:57::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.01:00:57::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2021-07-30.01:00:57::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.01:00:57::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2021-07-30.01:00:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2021-07-30.01:00:57::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2021-07-30.01:00:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-30.01:00:57::SCWMssOS::Checking the sw design at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2021-07-30.01:00:57::SCWMssOS::DEBUG:  swdes dump  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system||

TRACE::2021-07-30.01:00:57::SCWMssOS::Sw design exists and opened at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2021-07-30.01:40:22::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.01:40:22::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.01:40:22::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.01:40:25::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2021-07-30.01:40:25::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.01:40:25::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2021-07-30.01:40:25::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-07-30.01:40:25::SCWPlatform::Opened new HwDB with name design_1_wrapper
TRACE::2021-07-30.01:40:25::SCWReader::Active system found as  design_1_wrapper
TRACE::2021-07-30.01:40:25::SCWReader::Handling sysconfig design_1_wrapper
TRACE::2021-07-30.01:40:25::SCWDomain::checking for install qemu data   : 
TRACE::2021-07-30.01:40:25::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.01:40:25::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.01:40:25::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.01:40:25::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2021-07-30.01:40:25::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.01:40:25::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2021-07-30.01:40:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-07-30.01:40:25::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-07-30.01:40:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-30.01:40:25::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.01:40:25::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.01:40:25::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.01:40:25::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2021-07-30.01:40:25::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.01:40:25::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2021-07-30.01:40:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-07-30.01:40:25::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-07-30.01:40:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-30.01:40:25::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.01:40:25::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.01:40:25::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.01:40:25::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2021-07-30.01:40:25::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.01:40:25::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2021-07-30.01:40:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-07-30.01:40:25::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-07-30.01:40:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-30.01:40:25::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.01:40:25::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.01:40:25::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.01:40:25::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2021-07-30.01:40:25::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.01:40:25::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2021-07-30.01:40:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-07-30.01:40:25::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-07-30.01:40:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-30.01:40:25::SCWMssOS::Checking the sw design at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2021-07-30.01:40:25::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-07-30.01:40:25::SCWMssOS::No sw design opened at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2021-07-30.01:40:25::SCWMssOS::mss exists loading the mss file  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2021-07-30.01:40:25::SCWMssOS::Opened the sw design from mss  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2021-07-30.01:40:25::SCWMssOS::Adding the swdes entry F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss with des name system
TRACE::2021-07-30.01:40:25::SCWMssOS::updating the scw layer about changes
TRACE::2021-07-30.01:40:25::SCWMssOS::Opened the sw design.  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2021-07-30.01:40:25::SCWMssOS::Saving the mss changes F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2021-07-30.01:40:25::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-07-30.01:40:25::SCWMssOS::Completed writemss as part of save.
TRACE::2021-07-30.01:40:25::SCWMssOS::Commit changes completed.
TRACE::2021-07-30.01:40:25::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-07-30.01:40:25::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-07-30.01:40:25::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.01:40:25::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.01:40:25::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.01:40:25::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2021-07-30.01:40:25::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.01:40:25::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2021-07-30.01:40:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-07-30.01:40:25::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-07-30.01:40:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-30.01:40:25::SCWMssOS::Checking the sw design at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2021-07-30.01:40:25::SCWMssOS::DEBUG:  swdes dump  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system||

TRACE::2021-07-30.01:40:25::SCWMssOS::Sw design exists and opened at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2021-07-30.01:40:25::SCWReader::No isolation master present  
TRACE::2021-07-30.01:40:35::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-07-30.01:40:35::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-07-30.01:40:35::SCWPlatform:: Platform location is F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/tempdsa
TRACE::2021-07-30.01:40:35::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-07-30.01:40:35::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2021-07-30.01:40:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-30.01:40:35::SCWMssOS::Doing hw sync for the mss in domain: freertos10_xilinx_microblaze_0
TRACE::2021-07-30.01:40:35::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.01:40:35::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.01:40:35::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.01:40:35::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2021-07-30.01:40:35::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.01:40:35::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2021-07-30.01:40:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-07-30.01:40:35::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-07-30.01:40:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-30.01:40:35::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.01:40:35::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.01:40:35::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.01:40:35::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2021-07-30.01:40:35::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.01:40:35::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2021-07-30.01:40:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-07-30.01:40:35::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-07-30.01:40:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-30.01:40:35::SCWMssOS::Checking the sw design at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2021-07-30.01:40:35::SCWMssOS::DEBUG:  swdes dump  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system||

TRACE::2021-07-30.01:40:35::SCWMssOS::Sw design exists and opened at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2021-07-30.01:40:35::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-07-30.01:40:35::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-07-30.01:40:35::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-07-30.01:40:35::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/tempdsa
TRACE::2021-07-30.01:40:35::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-07-30.01:40:35::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2021-07-30.01:40:35::SCWPlatform::update - Opened existing hwdb design_1_wrapper_0
TRACE::2021-07-30.01:40:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-30.01:40:35::SCWMssOS::Saving the mss changes F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2021-07-30.01:40:35::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-07-30.01:40:35::SCWMssOS::Completed writemss as part of save.
TRACE::2021-07-30.01:40:35::SCWMssOS::Commit changes completed.
TRACE::2021-07-30.01:40:35::SCWMssOS::Completed hw sync for the mss in domain: freertos10_xilinx_microblaze_0
TRACE::2021-07-30.01:40:35::SCWMssOS::Removing the swdes entry for  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2021-07-30.01:40:35::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.01:40:35::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.01:40:35::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.01:40:35::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2021-07-30.01:40:35::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.01:40:35::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2021-07-30.01:40:35::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-07-30.01:40:35::SCWPlatform::Opened new HwDB with name design_1_wrapper_1
TRACE::2021-07-30.01:40:35::SCWMssOS::Saving the mss changes F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2021-07-30.01:40:35::SCWMssOS::Adding the swdes entry, mss present, able to open swdb F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss with des name system
TRACE::2021-07-30.01:40:35::SCWMssOS::Writing the mss file completed F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2021-07-30.01:40:35::SCWMssOS::Commit changes completed.
TRACE::2021-07-30.01:40:35::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.01:40:35::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.01:40:35::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.01:40:35::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2021-07-30.01:40:36::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.01:40:36::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2021-07-30.01:40:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-07-30.01:40:36::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-07-30.01:40:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-30.01:40:36::SCWMssOS::Checking the sw design at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2021-07-30.01:40:36::SCWMssOS::DEBUG:  swdes dump  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system||

TRACE::2021-07-30.01:40:36::SCWMssOS::Sw design exists and opened at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2021-07-30.01:40:36::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"freertos10_xilinx_microblaze_0",
			"sysDefaultDom":	"freertos10_xilinx_microblaze_0",
			"domains":	[{
					"domainName":	"freertos10_xilinx_microblaze_0",
					"domainDispName":	"freertos10_xilinx_microblaze_0",
					"domainDesc":	"freertos10_xilinx_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.7",
					"mssFile":	"",
					"md5Digest":	"4a0cac93695171c60905572ea9faff97",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2021-07-30.01:46:03::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2021-07-30.01:46:03::SCWPlatform::Sanity checking of platform is completed
LOG::2021-07-30.01:46:03::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2021-07-30.01:46:03::SCWSystem::Checking the domain freertos10_xilinx_microblaze_0
LOG::2021-07-30.01:46:03::SCWSystem::Not a boot domain 
LOG::2021-07-30.01:46:03::SCWSystem::Started Processing the domain freertos10_xilinx_microblaze_0
TRACE::2021-07-30.01:46:03::SCWDomain::Generating domain artifcats
TRACE::2021-07-30.01:46:03::SCWMssOS::Generating standalone artifcats
TRACE::2021-07-30.01:46:03::SCWMssOS:: Copying the user libraries. 
TRACE::2021-07-30.01:46:03::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.01:46:03::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.01:46:03::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.01:46:03::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2021-07-30.01:46:03::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.01:46:03::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2021-07-30.01:46:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-07-30.01:46:03::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-07-30.01:46:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-30.01:46:03::SCWMssOS::Checking the sw design at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2021-07-30.01:46:03::SCWMssOS::DEBUG:  swdes dump  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system||

TRACE::2021-07-30.01:46:03::SCWMssOS::Sw design exists and opened at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2021-07-30.01:46:03::SCWMssOS::Completed writing the mss file at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp
TRACE::2021-07-30.01:46:03::SCWMssOS::Mss edits present, copying mssfile into export location F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2021-07-30.01:46:03::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-07-30.01:46:03::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-07-30.01:46:03::SCWDomain::Skipping the build for domain :  freertos10_xilinx_microblaze_0
TRACE::2021-07-30.01:46:03::SCWMssOS::skipping the bsp build ... 
TRACE::2021-07-30.01:46:03::SCWMssOS::Copying to export directory.
TRACE::2021-07-30.01:46:03::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-07-30.01:46:03::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-07-30.01:46:03::SCWSystem::Completed Processing the domain freertos10_xilinx_microblaze_0
LOG::2021-07-30.01:46:03::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2021-07-30.01:46:03::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2021-07-30.01:46:03::SCWPlatform::Started preparing the platform 
TRACE::2021-07-30.01:46:03::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2021-07-30.01:46:03::SCWSystem::dir created 
TRACE::2021-07-30.01:46:03::SCWSystem::Writing the bif 
TRACE::2021-07-30.01:46:03::SCWPlatform::Started writing the spfm file 
TRACE::2021-07-30.01:46:03::SCWPlatform::Started writing the xpfm file 
TRACE::2021-07-30.01:46:03::SCWPlatform::Completed generating the platform
TRACE::2021-07-30.01:46:03::SCWMssOS::Saving the mss changes F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2021-07-30.01:46:03::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-07-30.01:46:03::SCWMssOS::Completed writemss as part of save.
TRACE::2021-07-30.01:46:03::SCWMssOS::Commit changes completed.
TRACE::2021-07-30.01:46:03::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.01:46:03::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.01:46:03::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.01:46:03::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2021-07-30.01:46:03::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.01:46:03::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2021-07-30.01:46:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-07-30.01:46:03::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-07-30.01:46:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-30.01:46:03::SCWMssOS::Checking the sw design at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2021-07-30.01:46:03::SCWMssOS::DEBUG:  swdes dump  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system||

TRACE::2021-07-30.01:46:03::SCWMssOS::Sw design exists and opened at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2021-07-30.01:46:03::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"freertos10_xilinx_microblaze_0",
			"sysDefaultDom":	"freertos10_xilinx_microblaze_0",
			"domains":	[{
					"domainName":	"freertos10_xilinx_microblaze_0",
					"domainDispName":	"freertos10_xilinx_microblaze_0",
					"domainDesc":	"freertos10_xilinx_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.7",
					"mssFile":	"",
					"md5Digest":	"4a0cac93695171c60905572ea9faff97",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-07-30.01:46:03::SCWPlatform::updated the xpfm file.
TRACE::2021-07-30.01:46:03::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.01:46:03::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.01:46:03::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.01:46:03::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2021-07-30.01:46:03::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.01:46:03::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2021-07-30.01:46:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-07-30.01:46:03::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-07-30.01:46:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-30.01:46:03::SCWMssOS::Checking the sw design at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2021-07-30.01:46:03::SCWMssOS::DEBUG:  swdes dump  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system||

TRACE::2021-07-30.01:46:03::SCWMssOS::Sw design exists and opened at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
LOG::2021-07-30.02:13:39::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2021-07-30.02:13:39::SCWPlatform::Sanity checking of platform is completed
LOG::2021-07-30.02:13:39::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2021-07-30.02:13:39::SCWSystem::Checking the domain freertos10_xilinx_microblaze_0
LOG::2021-07-30.02:13:39::SCWSystem::Not a boot domain 
LOG::2021-07-30.02:13:39::SCWSystem::Started Processing the domain freertos10_xilinx_microblaze_0
TRACE::2021-07-30.02:13:39::SCWDomain::Generating domain artifcats
TRACE::2021-07-30.02:13:39::SCWMssOS::Generating standalone artifcats
TRACE::2021-07-30.02:13:39::SCWMssOS:: Copying the user libraries. 
TRACE::2021-07-30.02:13:39::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.02:13:39::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.02:13:39::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.02:13:39::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2021-07-30.02:13:39::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.02:13:39::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2021-07-30.02:13:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-07-30.02:13:39::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-07-30.02:13:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-30.02:13:39::SCWMssOS::Checking the sw design at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2021-07-30.02:13:39::SCWMssOS::DEBUG:  swdes dump  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system||

TRACE::2021-07-30.02:13:39::SCWMssOS::Sw design exists and opened at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2021-07-30.02:13:39::SCWMssOS::Completed writing the mss file at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp
TRACE::2021-07-30.02:13:39::SCWMssOS::Mss edits present, copying mssfile into export location F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2021-07-30.02:13:39::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-07-30.02:13:39::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-07-30.02:13:39::SCWDomain::Building the domain :  freertos10_xilinx_microblaze_0
TRACE::2021-07-30.02:13:39::SCWMssOS::doing bsp build ... 
TRACE::2021-07-30.02:13:39::SCWMssOS::System Command Ran  F: & cd  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp & make 
TRACE::2021-07-30.02:13:39::SCWMssOS::make --no-print-directory seq_libs

TRACE::2021-07-30.02:13:39::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2021-07-30.02:13:39::SCWMssOS::make -j --no-print-directory par_libs

TRACE::2021-07-30.02:13:39::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2021-07-30.02:13:39::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-07-30.02:13:39::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-hig
TRACE::2021-07-30.02:13:39::SCWMssOS::h -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.02:13:39::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2021-07-30.02:13:39::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-07-30.02:13:39::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-hig
TRACE::2021-07-30.02:13:39::SCWMssOS::h -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.02:13:39::SCWMssOS::"Running Make include in microblaze_0/libsrc/emaclite_v4_6/src"

TRACE::2021-07-30.02:13:39::SCWMssOS::make -C microblaze_0/libsrc/emaclite_v4_6/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-07-30.02:13:39::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply
TRACE::2021-07-30.02:13:39::SCWMssOS::-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.02:13:39::SCWMssOS::"Running Make include in microblaze_0/libsrc/freertos10_xilinx_v1_7/src"

TRACE::2021-07-30.02:13:39::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb
TRACE::2021-07-30.02:13:39::SCWMssOS::-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl
TRACE::2021-07-30.02:13:39::SCWMssOS::-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.02:13:39::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_7/src"

TRACE::2021-07-30.02:13:39::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-07-30.02:13:39::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-hig
TRACE::2021-07-30.02:13:39::SCWMssOS::h -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.02:13:39::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_12/src"

TRACE::2021-07-30.02:13:39::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-07-30.02:13:39::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-hi
TRACE::2021-07-30.02:13:39::SCWMssOS::gh -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.02:13:39::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_7/src"

TRACE::2021-07-30.02:13:39::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2021-07-30.02:13:39::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-h
TRACE::2021-07-30.02:13:39::SCWMssOS::igh -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.02:13:39::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2021-07-30.02:13:39::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-07-30.02:13:39::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply
TRACE::2021-07-30.02:13:39::SCWMssOS::-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.02:13:39::SCWMssOS::"includes"

TRACE::2021-07-30.02:13:39::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2021-07-30.02:13:39::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-07-30.02:13:39::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-high -
TRACE::2021-07-30.02:13:39::SCWMssOS::mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.02:13:39::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2021-07-30.02:13:39::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-07-30.02:13:39::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-high -
TRACE::2021-07-30.02:13:39::SCWMssOS::mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.02:13:39::SCWMssOS::"Running Make libs in microblaze_0/libsrc/emaclite_v4_6/src"

TRACE::2021-07-30.02:13:39::SCWMssOS::make -C microblaze_0/libsrc/emaclite_v4_6/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-07-30.02:13:39::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-hi
TRACE::2021-07-30.02:13:39::SCWMssOS::gh -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.02:13:39::SCWMssOS::"Running Make libs in microblaze_0/libsrc/freertos10_xilinx_v1_7/src"

TRACE::2021-07-30.02:13:39::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar
TRACE::2021-07-30.02:13:39::SCWMssOS::" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-mu
TRACE::2021-07-30.02:13:39::SCWMssOS::ltiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.02:13:39::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_7/src"

TRACE::2021-07-30.02:13:39::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-07-30.02:13:39::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-high -
TRACE::2021-07-30.02:13:39::SCWMssOS::mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.02:13:39::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_12/src"

TRACE::2021-07-30.02:13:39::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2021-07-30.02:13:39::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-high 
TRACE::2021-07-30.02:13:39::SCWMssOS::-mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.02:13:39::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_7/src"

TRACE::2021-07-30.02:13:39::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2021-07-30.02:13:39::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-high
TRACE::2021-07-30.02:13:39::SCWMssOS:: -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.02:13:39::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2021-07-30.02:13:39::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-07-30.02:13:39::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-hi
TRACE::2021-07-30.02:13:39::SCWMssOS::gh -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.02:13:40::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2021-07-30.02:13:40::SCWMssOS::make --no-print-directory archive

TRACE::2021-07-30.02:13:40::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/xplatform_info.o microblaze_0/lib/xuartl
TRACE::2021-07-30.02:13:40::SCWMssOS::ite.o microblaze_0/lib/microblaze_disable_exceptions.o microblaze_0/lib/xil_mem.o microblaze_0/lib/xemaclite_intr.o microblaze_
TRACE::2021-07-30.02:13:40::SCWMssOS::0/lib/xtmrctr_options.o microblaze_0/lib/_exit.o microblaze_0/lib/xil_testio.o microblaze_0/lib/microblaze_disable_dcache.o mic
TRACE::2021-07-30.02:13:40::SCWMssOS::roblaze_0/lib/microblaze_flush_dcache_range.o microblaze_0/lib/microblaze_flush_cache_ext.o microblaze_0/lib/xil_misc_psreset_a
TRACE::2021-07-30.02:13:40::SCWMssOS::pi.o microblaze_0/lib/xil_cache.o microblaze_0/lib/inbyte.o microblaze_0/lib/xuartlite_stats.o microblaze_0/lib/microblaze_exce
TRACE::2021-07-30.02:13:40::SCWMssOS::ption_handler.o microblaze_0/lib/print.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/mi
TRACE::2021-07-30.02:13:40::SCWMssOS::croblaze_invalidate_dcache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib/xbram_selftest.o microblaze_0/li
TRACE::2021-07-30.02:13:40::SCWMssOS::b/microblaze_disable_icache.o microblaze_0/lib/xgpio_g.o microblaze_0/lib/xemaclite.o microblaze_0/lib/xtmrctr_l.o microblaze_0
TRACE::2021-07-30.02:13:40::SCWMssOS::/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/xgpio_selftest.o microblaze_0/lib/xtmrctr_intr.o microblaze_0/lib/xbra
TRACE::2021-07-30.02:13:40::SCWMssOS::m_intr.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xintc_g.o microblaze_0/lib/xuartlite
TRACE::2021-07-30.02:13:40::SCWMssOS::_g.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xintc_selftest.o microblaze_0/lib/xintc_l.o microblaze_0/lib/outbyte.o microbl
TRACE::2021-07-30.02:13:40::SCWMssOS::aze_0/lib/xgpio_intr.o microblaze_0/lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_cache_ext.o
TRACE::2021-07-30.02:13:40::SCWMssOS:: microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/microblaze_sleep.o microblaze_0/lib/xuartlite_sinit.o microblaze_
TRACE::2021-07-30.02:13:40::SCWMssOS::0/lib/hw_exception_handler.o microblaze_0/lib/xtmrctr.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xgpio_sinit.o mi
TRACE::2021-07-30.02:13:40::SCWMssOS::croblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/xil_testcache.o microblaze_0/lib/microblaze_selftest.o microblaze_0/
TRACE::2021-07-30.02:13:40::SCWMssOS::lib/microblaze_interrupts_g.o microblaze_0/lib/xemaclite_g.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/x
TRACE::2021-07-30.02:13:40::SCWMssOS::io.o microblaze_0/lib/xtmrctr_g.o microblaze_0/lib/microblaze_enable_dcache.o microblaze_0/lib/xbram.o microblaze_0/lib/microbl
TRACE::2021-07-30.02:13:40::SCWMssOS::aze_invalidate_icache_range.o microblaze_0/lib/xtmrctr_selftest.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/
TRACE::2021-07-30.02:13:40::SCWMssOS::lib/microblaze_invalidate_icache.o microblaze_0/lib/errno.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xil_util.o microbla
TRACE::2021-07-30.02:13:40::SCWMssOS::ze_0/lib/xintc_options.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/xintc_intr.o microblaze_0/li
TRACE::2021-07-30.02:13:40::SCWMssOS::b/pvr.o microblaze_0/lib/xgpio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xemaclite_l.o microblaze_0/lib/microblaze_flus
TRACE::2021-07-30.02:13:40::SCWMssOS::h_dcache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_assert.o microblaze_0/lib/microblaze_enable_interrupts.o microb
TRACE::2021-07-30.02:13:40::SCWMssOS::laze_0/lib/xemaclite_sinit.o microblaze_0/lib/xgpio_extra.o microblaze_0/lib/microblaze_enable_icache.o microblaze_0/lib/xintc.
TRACE::2021-07-30.02:13:40::SCWMssOS::o microblaze_0/lib/xemaclite_selftest.o microblaze_0/lib/xtmrctr_stats.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xtmr
TRACE::2021-07-30.02:13:40::SCWMssOS::ctr_sinit.o microblaze_0/lib/fcntl.o microblaze_0/lib/microblaze_init_icache_range.o

TRACE::2021-07-30.02:13:40::SCWMssOS::'Finished building libraries'

TRACE::2021-07-30.02:13:40::SCWMssOS::Copying to export directory.
TRACE::2021-07-30.02:13:40::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-07-30.02:13:40::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-07-30.02:13:40::SCWSystem::Completed Processing the domain freertos10_xilinx_microblaze_0
LOG::2021-07-30.02:13:40::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2021-07-30.02:13:40::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2021-07-30.02:13:40::SCWPlatform::Started preparing the platform 
TRACE::2021-07-30.02:13:40::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2021-07-30.02:13:40::SCWSystem::dir created 
TRACE::2021-07-30.02:13:40::SCWSystem::Writing the bif 
TRACE::2021-07-30.02:13:40::SCWPlatform::Started writing the spfm file 
TRACE::2021-07-30.02:13:40::SCWPlatform::Started writing the xpfm file 
TRACE::2021-07-30.02:13:40::SCWPlatform::Completed generating the platform
TRACE::2021-07-30.02:13:40::SCWMssOS::Saving the mss changes F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2021-07-30.02:13:40::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-07-30.02:13:40::SCWMssOS::Completed writemss as part of save.
TRACE::2021-07-30.02:13:40::SCWMssOS::Commit changes completed.
TRACE::2021-07-30.02:13:40::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.02:13:40::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.02:13:40::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.02:13:40::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2021-07-30.02:13:40::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.02:13:40::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2021-07-30.02:13:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-07-30.02:13:40::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-07-30.02:13:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-30.02:13:40::SCWMssOS::Checking the sw design at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2021-07-30.02:13:40::SCWMssOS::DEBUG:  swdes dump  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system||

TRACE::2021-07-30.02:13:40::SCWMssOS::Sw design exists and opened at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2021-07-30.02:13:40::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"freertos10_xilinx_microblaze_0",
			"sysDefaultDom":	"freertos10_xilinx_microblaze_0",
			"domains":	[{
					"domainName":	"freertos10_xilinx_microblaze_0",
					"domainDispName":	"freertos10_xilinx_microblaze_0",
					"domainDesc":	"freertos10_xilinx_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.7",
					"mssFile":	"",
					"md5Digest":	"4a0cac93695171c60905572ea9faff97",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-07-30.02:13:40::SCWPlatform::updated the xpfm file.
TRACE::2021-07-30.02:13:40::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.02:13:40::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.02:13:40::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.02:13:40::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2021-07-30.02:13:40::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.02:13:40::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2021-07-30.02:13:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-07-30.02:13:40::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-07-30.02:13:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-30.02:13:40::SCWMssOS::Checking the sw design at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2021-07-30.02:13:40::SCWMssOS::DEBUG:  swdes dump  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system||

TRACE::2021-07-30.02:13:40::SCWMssOS::Sw design exists and opened at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
LOG::2021-07-30.02:17:31::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2021-07-30.02:17:31::SCWPlatform::Sanity checking of platform is completed
LOG::2021-07-30.02:17:31::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2021-07-30.02:17:31::SCWSystem::Checking the domain freertos10_xilinx_microblaze_0
LOG::2021-07-30.02:17:31::SCWSystem::Not a boot domain 
LOG::2021-07-30.02:17:31::SCWSystem::Started Processing the domain freertos10_xilinx_microblaze_0
TRACE::2021-07-30.02:17:31::SCWDomain::Generating domain artifcats
TRACE::2021-07-30.02:17:31::SCWMssOS::Generating standalone artifcats
TRACE::2021-07-30.02:17:31::SCWMssOS:: Copying the user libraries. 
TRACE::2021-07-30.02:17:31::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.02:17:31::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.02:17:31::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.02:17:31::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2021-07-30.02:17:31::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.02:17:31::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2021-07-30.02:17:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-07-30.02:17:31::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-07-30.02:17:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-30.02:17:31::SCWMssOS::Checking the sw design at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2021-07-30.02:17:31::SCWMssOS::DEBUG:  swdes dump  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system||

TRACE::2021-07-30.02:17:31::SCWMssOS::Sw design exists and opened at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2021-07-30.02:17:31::SCWMssOS::Completed writing the mss file at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp
TRACE::2021-07-30.02:17:31::SCWMssOS::Mss edits present, copying mssfile into export location F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2021-07-30.02:17:31::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-07-30.02:17:31::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-07-30.02:17:31::SCWDomain::Building the domain :  freertos10_xilinx_microblaze_0
TRACE::2021-07-30.02:17:31::SCWMssOS::doing bsp build ... 
TRACE::2021-07-30.02:17:31::SCWMssOS::System Command Ran  F: & cd  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp & make 
TRACE::2021-07-30.02:17:31::SCWMssOS::make --no-print-directory seq_libs

TRACE::2021-07-30.02:17:31::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2021-07-30.02:17:31::SCWMssOS::make -j --no-print-directory par_libs

TRACE::2021-07-30.02:17:31::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2021-07-30.02:17:31::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-07-30.02:17:31::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-hig
TRACE::2021-07-30.02:17:31::SCWMssOS::h -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.02:17:31::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2021-07-30.02:17:31::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-07-30.02:17:31::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-hig
TRACE::2021-07-30.02:17:31::SCWMssOS::h -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.02:17:31::SCWMssOS::"Running Make include in microblaze_0/libsrc/emaclite_v4_6/src"

TRACE::2021-07-30.02:17:31::SCWMssOS::make -C microblaze_0/libsrc/emaclite_v4_6/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-07-30.02:17:31::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply
TRACE::2021-07-30.02:17:31::SCWMssOS::-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.02:17:31::SCWMssOS::"Running Make include in microblaze_0/libsrc/freertos10_xilinx_v1_7/src"

TRACE::2021-07-30.02:17:31::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb
TRACE::2021-07-30.02:17:31::SCWMssOS::-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl
TRACE::2021-07-30.02:17:31::SCWMssOS::-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.02:17:31::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_7/src"

TRACE::2021-07-30.02:17:31::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-07-30.02:17:31::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-hig
TRACE::2021-07-30.02:17:31::SCWMssOS::h -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.02:17:31::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_12/src"

TRACE::2021-07-30.02:17:31::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-07-30.02:17:31::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-hi
TRACE::2021-07-30.02:17:31::SCWMssOS::gh -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.02:17:31::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_7/src"

TRACE::2021-07-30.02:17:31::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2021-07-30.02:17:31::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-h
TRACE::2021-07-30.02:17:31::SCWMssOS::igh -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.02:17:31::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2021-07-30.02:17:31::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-07-30.02:17:31::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply
TRACE::2021-07-30.02:17:31::SCWMssOS::-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.02:17:31::SCWMssOS::"includes"

TRACE::2021-07-30.02:17:32::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2021-07-30.02:17:32::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-07-30.02:17:32::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-high -
TRACE::2021-07-30.02:17:32::SCWMssOS::mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.02:17:32::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2021-07-30.02:17:32::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-07-30.02:17:32::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-high -
TRACE::2021-07-30.02:17:32::SCWMssOS::mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.02:17:32::SCWMssOS::"Running Make libs in microblaze_0/libsrc/emaclite_v4_6/src"

TRACE::2021-07-30.02:17:32::SCWMssOS::make -C microblaze_0/libsrc/emaclite_v4_6/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-07-30.02:17:32::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-hi
TRACE::2021-07-30.02:17:32::SCWMssOS::gh -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.02:17:32::SCWMssOS::"Running Make libs in microblaze_0/libsrc/freertos10_xilinx_v1_7/src"

TRACE::2021-07-30.02:17:32::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar
TRACE::2021-07-30.02:17:32::SCWMssOS::" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-mu
TRACE::2021-07-30.02:17:32::SCWMssOS::ltiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.02:17:32::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_7/src"

TRACE::2021-07-30.02:17:32::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-07-30.02:17:32::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-high -
TRACE::2021-07-30.02:17:32::SCWMssOS::mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.02:17:32::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_12/src"

TRACE::2021-07-30.02:17:32::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2021-07-30.02:17:32::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-high 
TRACE::2021-07-30.02:17:32::SCWMssOS::-mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.02:17:32::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_7/src"

TRACE::2021-07-30.02:17:32::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2021-07-30.02:17:32::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-high
TRACE::2021-07-30.02:17:32::SCWMssOS:: -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.02:17:32::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2021-07-30.02:17:32::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-07-30.02:17:32::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-hi
TRACE::2021-07-30.02:17:32::SCWMssOS::gh -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.02:17:32::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2021-07-30.02:17:32::SCWMssOS::make --no-print-directory archive

TRACE::2021-07-30.02:17:32::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/xplatform_info.o microblaze_0/lib/xuartl
TRACE::2021-07-30.02:17:32::SCWMssOS::ite.o microblaze_0/lib/microblaze_disable_exceptions.o microblaze_0/lib/xil_mem.o microblaze_0/lib/xemaclite_intr.o microblaze_
TRACE::2021-07-30.02:17:32::SCWMssOS::0/lib/xtmrctr_options.o microblaze_0/lib/_exit.o microblaze_0/lib/xil_testio.o microblaze_0/lib/microblaze_disable_dcache.o mic
TRACE::2021-07-30.02:17:32::SCWMssOS::roblaze_0/lib/microblaze_flush_dcache_range.o microblaze_0/lib/microblaze_flush_cache_ext.o microblaze_0/lib/xil_misc_psreset_a
TRACE::2021-07-30.02:17:32::SCWMssOS::pi.o microblaze_0/lib/xil_cache.o microblaze_0/lib/inbyte.o microblaze_0/lib/xuartlite_stats.o microblaze_0/lib/microblaze_exce
TRACE::2021-07-30.02:17:32::SCWMssOS::ption_handler.o microblaze_0/lib/print.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/mi
TRACE::2021-07-30.02:17:32::SCWMssOS::croblaze_invalidate_dcache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib/xbram_selftest.o microblaze_0/li
TRACE::2021-07-30.02:17:32::SCWMssOS::b/microblaze_disable_icache.o microblaze_0/lib/xgpio_g.o microblaze_0/lib/xemaclite.o microblaze_0/lib/xtmrctr_l.o microblaze_0
TRACE::2021-07-30.02:17:32::SCWMssOS::/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/xgpio_selftest.o microblaze_0/lib/xtmrctr_intr.o microblaze_0/lib/xbra
TRACE::2021-07-30.02:17:32::SCWMssOS::m_intr.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xintc_g.o microblaze_0/lib/xuartlite
TRACE::2021-07-30.02:17:32::SCWMssOS::_g.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xintc_selftest.o microblaze_0/lib/xintc_l.o microblaze_0/lib/outbyte.o microbl
TRACE::2021-07-30.02:17:32::SCWMssOS::aze_0/lib/xgpio_intr.o microblaze_0/lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_cache_ext.o
TRACE::2021-07-30.02:17:32::SCWMssOS:: microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/microblaze_sleep.o microblaze_0/lib/xuartlite_sinit.o microblaze_
TRACE::2021-07-30.02:17:32::SCWMssOS::0/lib/hw_exception_handler.o microblaze_0/lib/xtmrctr.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xgpio_sinit.o mi
TRACE::2021-07-30.02:17:32::SCWMssOS::croblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/xil_testcache.o microblaze_0/lib/microblaze_selftest.o microblaze_0/
TRACE::2021-07-30.02:17:32::SCWMssOS::lib/microblaze_interrupts_g.o microblaze_0/lib/xemaclite_g.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/x
TRACE::2021-07-30.02:17:32::SCWMssOS::io.o microblaze_0/lib/xtmrctr_g.o microblaze_0/lib/microblaze_enable_dcache.o microblaze_0/lib/xbram.o microblaze_0/lib/microbl
TRACE::2021-07-30.02:17:32::SCWMssOS::aze_invalidate_icache_range.o microblaze_0/lib/xtmrctr_selftest.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/
TRACE::2021-07-30.02:17:32::SCWMssOS::lib/microblaze_invalidate_icache.o microblaze_0/lib/errno.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xil_util.o microbla
TRACE::2021-07-30.02:17:32::SCWMssOS::ze_0/lib/xintc_options.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/xintc_intr.o microblaze_0/li
TRACE::2021-07-30.02:17:32::SCWMssOS::b/pvr.o microblaze_0/lib/xgpio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xemaclite_l.o microblaze_0/lib/microblaze_flus
TRACE::2021-07-30.02:17:32::SCWMssOS::h_dcache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_assert.o microblaze_0/lib/microblaze_enable_interrupts.o microb
TRACE::2021-07-30.02:17:32::SCWMssOS::laze_0/lib/xemaclite_sinit.o microblaze_0/lib/xgpio_extra.o microblaze_0/lib/microblaze_enable_icache.o microblaze_0/lib/xintc.
TRACE::2021-07-30.02:17:32::SCWMssOS::o microblaze_0/lib/xemaclite_selftest.o microblaze_0/lib/xtmrctr_stats.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xtmr
TRACE::2021-07-30.02:17:32::SCWMssOS::ctr_sinit.o microblaze_0/lib/fcntl.o microblaze_0/lib/microblaze_init_icache_range.o

TRACE::2021-07-30.02:17:32::SCWMssOS::'Finished building libraries'

TRACE::2021-07-30.02:17:32::SCWMssOS::Copying to export directory.
TRACE::2021-07-30.02:17:32::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-07-30.02:17:32::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-07-30.02:17:32::SCWSystem::Completed Processing the domain freertos10_xilinx_microblaze_0
LOG::2021-07-30.02:17:32::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2021-07-30.02:17:32::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2021-07-30.02:17:32::SCWPlatform::Started preparing the platform 
TRACE::2021-07-30.02:17:32::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2021-07-30.02:17:32::SCWSystem::dir created 
TRACE::2021-07-30.02:17:32::SCWSystem::Writing the bif 
TRACE::2021-07-30.02:17:32::SCWPlatform::Started writing the spfm file 
TRACE::2021-07-30.02:17:32::SCWPlatform::Started writing the xpfm file 
TRACE::2021-07-30.02:17:32::SCWPlatform::Completed generating the platform
TRACE::2021-07-30.02:17:32::SCWMssOS::Saving the mss changes F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2021-07-30.02:17:32::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-07-30.02:17:32::SCWMssOS::Completed writemss as part of save.
TRACE::2021-07-30.02:17:32::SCWMssOS::Commit changes completed.
TRACE::2021-07-30.02:17:32::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.02:17:32::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.02:17:32::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.02:17:32::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2021-07-30.02:17:32::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.02:17:32::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2021-07-30.02:17:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-07-30.02:17:32::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-07-30.02:17:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-30.02:17:32::SCWMssOS::Checking the sw design at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2021-07-30.02:17:32::SCWMssOS::DEBUG:  swdes dump  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system||

TRACE::2021-07-30.02:17:32::SCWMssOS::Sw design exists and opened at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2021-07-30.02:17:32::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"freertos10_xilinx_microblaze_0",
			"sysDefaultDom":	"freertos10_xilinx_microblaze_0",
			"domains":	[{
					"domainName":	"freertos10_xilinx_microblaze_0",
					"domainDispName":	"freertos10_xilinx_microblaze_0",
					"domainDesc":	"freertos10_xilinx_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.7",
					"mssFile":	"",
					"md5Digest":	"4a0cac93695171c60905572ea9faff97",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-07-30.02:17:32::SCWPlatform::updated the xpfm file.
TRACE::2021-07-30.02:17:32::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.02:17:32::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.02:17:32::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.02:17:32::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2021-07-30.02:17:32::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.02:17:32::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2021-07-30.02:17:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-07-30.02:17:32::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-07-30.02:17:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-30.02:17:32::SCWMssOS::Checking the sw design at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2021-07-30.02:17:32::SCWMssOS::DEBUG:  swdes dump  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system||

TRACE::2021-07-30.02:17:32::SCWMssOS::Sw design exists and opened at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2021-07-30.02:18:39::SCWMssOS::cleaning the bsp 
TRACE::2021-07-30.02:18:39::SCWMssOS::System Command Ran  F: & cd  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp & make clean 
TRACE::2021-07-30.02:18:39::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s clean 

TRACE::2021-07-30.02:18:39::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s clean 

TRACE::2021-07-30.02:18:39::SCWMssOS::make -C microblaze_0/libsrc/emaclite_v4_6/src -s clean 

TRACE::2021-07-30.02:18:39::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_7/src -s clean 

TRACE::2021-07-30.02:18:39::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s clean 

TRACE::2021-07-30.02:18:39::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s clean 

TRACE::2021-07-30.02:18:39::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_7/src -s clean 

TRACE::2021-07-30.02:18:39::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s clean 

TRACE::2021-07-30.02:18:39::SCWMssOS::rm -f microblaze_0/lib/libxil.a

LOG::2021-07-30.02:18:48::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2021-07-30.02:18:48::SCWPlatform::Sanity checking of platform is completed
LOG::2021-07-30.02:18:48::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2021-07-30.02:18:48::SCWSystem::Checking the domain freertos10_xilinx_microblaze_0
LOG::2021-07-30.02:18:48::SCWSystem::Not a boot domain 
LOG::2021-07-30.02:18:48::SCWSystem::Started Processing the domain freertos10_xilinx_microblaze_0
TRACE::2021-07-30.02:18:48::SCWDomain::Generating domain artifcats
TRACE::2021-07-30.02:18:48::SCWMssOS::Generating standalone artifcats
TRACE::2021-07-30.02:18:48::SCWMssOS:: Copying the user libraries. 
TRACE::2021-07-30.02:18:48::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.02:18:48::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.02:18:48::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.02:18:48::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2021-07-30.02:18:48::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.02:18:48::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2021-07-30.02:18:48::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-07-30.02:18:48::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-07-30.02:18:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-30.02:18:48::SCWMssOS::Checking the sw design at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2021-07-30.02:18:48::SCWMssOS::DEBUG:  swdes dump  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system||

TRACE::2021-07-30.02:18:48::SCWMssOS::Sw design exists and opened at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2021-07-30.02:18:48::SCWMssOS::Completed writing the mss file at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp
TRACE::2021-07-30.02:18:48::SCWMssOS::Mss edits present, copying mssfile into export location F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2021-07-30.02:18:48::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-07-30.02:18:48::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-07-30.02:18:48::SCWDomain::Building the domain as part of full build :  freertos10_xilinx_microblaze_0
TRACE::2021-07-30.02:18:48::SCWMssOS::doing bsp build ... 
TRACE::2021-07-30.02:18:48::SCWMssOS::System Command Ran  F: & cd  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp & make 
TRACE::2021-07-30.02:18:48::SCWMssOS::make --no-print-directory seq_libs

TRACE::2021-07-30.02:18:48::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2021-07-30.02:18:48::SCWMssOS::make -j --no-print-directory par_libs

TRACE::2021-07-30.02:18:48::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2021-07-30.02:18:48::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-07-30.02:18:48::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-hig
TRACE::2021-07-30.02:18:48::SCWMssOS::h -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.02:18:48::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2021-07-30.02:18:48::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-07-30.02:18:48::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-hig
TRACE::2021-07-30.02:18:48::SCWMssOS::h -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.02:18:48::SCWMssOS::"Running Make include in microblaze_0/libsrc/emaclite_v4_6/src"

TRACE::2021-07-30.02:18:48::SCWMssOS::make -C microblaze_0/libsrc/emaclite_v4_6/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-07-30.02:18:48::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply
TRACE::2021-07-30.02:18:48::SCWMssOS::-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.02:18:48::SCWMssOS::"Running Make include in microblaze_0/libsrc/freertos10_xilinx_v1_7/src"

TRACE::2021-07-30.02:18:48::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb
TRACE::2021-07-30.02:18:48::SCWMssOS::-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl
TRACE::2021-07-30.02:18:48::SCWMssOS::-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.02:18:48::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_7/src"

TRACE::2021-07-30.02:18:48::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-07-30.02:18:48::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-hig
TRACE::2021-07-30.02:18:48::SCWMssOS::h -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.02:18:48::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_12/src"

TRACE::2021-07-30.02:18:48::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-07-30.02:18:48::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-hi
TRACE::2021-07-30.02:18:48::SCWMssOS::gh -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.02:18:48::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_7/src"

TRACE::2021-07-30.02:18:48::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2021-07-30.02:18:48::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-h
TRACE::2021-07-30.02:18:48::SCWMssOS::igh -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.02:18:48::SCWMssOS::"includes"

TRACE::2021-07-30.02:18:48::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2021-07-30.02:18:48::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-07-30.02:18:48::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply
TRACE::2021-07-30.02:18:48::SCWMssOS::-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.02:18:49::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2021-07-30.02:18:49::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-07-30.02:18:49::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-high -
TRACE::2021-07-30.02:18:49::SCWMssOS::mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.02:18:49::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2021-07-30.02:18:49::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-07-30.02:18:49::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-high -
TRACE::2021-07-30.02:18:49::SCWMssOS::mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.02:18:49::SCWMssOS::"Running Make libs in microblaze_0/libsrc/emaclite_v4_6/src"

TRACE::2021-07-30.02:18:49::SCWMssOS::make -C microblaze_0/libsrc/emaclite_v4_6/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-07-30.02:18:49::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-hi
TRACE::2021-07-30.02:18:49::SCWMssOS::gh -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.02:18:49::SCWMssOS::"Running Make libs in microblaze_0/libsrc/freertos10_xilinx_v1_7/src"

TRACE::2021-07-30.02:18:49::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar
TRACE::2021-07-30.02:18:49::SCWMssOS::" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-mu
TRACE::2021-07-30.02:18:49::SCWMssOS::ltiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.02:18:49::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_7/src"

TRACE::2021-07-30.02:18:49::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-07-30.02:18:49::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-high -
TRACE::2021-07-30.02:18:49::SCWMssOS::mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.02:18:49::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_12/src"

TRACE::2021-07-30.02:18:49::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2021-07-30.02:18:49::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-high 
TRACE::2021-07-30.02:18:49::SCWMssOS::-mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.02:18:49::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_7/src"

TRACE::2021-07-30.02:18:49::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2021-07-30.02:18:49::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2021-07-30.02:18:49::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-high
TRACE::2021-07-30.02:18:49::SCWMssOS:: -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.02:18:49::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-07-30.02:18:49::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-hi
TRACE::2021-07-30.02:18:49::SCWMssOS::gh -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.02:18:50::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2021-07-30.02:18:50::SCWMssOS::make --no-print-directory archive

TRACE::2021-07-30.02:18:50::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/xplatform_info.o microblaze_0/lib/xuartl
TRACE::2021-07-30.02:18:50::SCWMssOS::ite.o microblaze_0/lib/microblaze_disable_exceptions.o microblaze_0/lib/print.o microblaze_0/lib/xemaclite_intr.o microblaze_0/
TRACE::2021-07-30.02:18:50::SCWMssOS::lib/xtmrctr_options.o microblaze_0/lib/_exit.o microblaze_0/lib/xil_testio.o microblaze_0/lib/microblaze_disable_dcache.o micro
TRACE::2021-07-30.02:18:50::SCWMssOS::blaze_0/lib/microblaze_flush_dcache_range.o microblaze_0/lib/microblaze_flush_cache_ext.o microblaze_0/lib/xil_misc_psreset_api
TRACE::2021-07-30.02:18:50::SCWMssOS::.o microblaze_0/lib/xil_cache.o microblaze_0/lib/inbyte.o microblaze_0/lib/xuartlite_stats.o microblaze_0/lib/microblaze_except
TRACE::2021-07-30.02:18:50::SCWMssOS::ion_handler.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/mi
TRACE::2021-07-30.02:18:50::SCWMssOS::croblaze_invalidate_dcache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib/xbram_selftest.o microblaze_0/li
TRACE::2021-07-30.02:18:50::SCWMssOS::b/microblaze_disable_icache.o microblaze_0/lib/xgpio_g.o microblaze_0/lib/xil_mem.o microblaze_0/lib/xemaclite.o microblaze_0/l
TRACE::2021-07-30.02:18:50::SCWMssOS::ib/xtmrctr_l.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/xgpio_selftest.o microblaze_0/lib/xtmrctr_i
TRACE::2021-07-30.02:18:50::SCWMssOS::ntr.o microblaze_0/lib/xbram_intr.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xintc_g.o
TRACE::2021-07-30.02:18:50::SCWMssOS:: microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xintc_selftest.o microblaze_0/lib/xintc_l.o microblaze_0/lib/outbyte.o microbl
TRACE::2021-07-30.02:18:50::SCWMssOS::aze_0/lib/xgpio_intr.o microblaze_0/lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_cache_ext.o
TRACE::2021-07-30.02:18:50::SCWMssOS:: microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/microblaze_sleep.o microblaze_0/lib/xuartlite_sinit.o microblaze_
TRACE::2021-07-30.02:18:50::SCWMssOS::0/lib/hw_exception_handler.o microblaze_0/lib/xtmrctr.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xgpio_sinit.o mi
TRACE::2021-07-30.02:18:50::SCWMssOS::croblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/xil_testcache.o microblaze_0/lib/microblaze_selftest.o microblaze_0/
TRACE::2021-07-30.02:18:50::SCWMssOS::lib/microblaze_interrupts_g.o microblaze_0/lib/xemaclite_g.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/x
TRACE::2021-07-30.02:18:50::SCWMssOS::io.o microblaze_0/lib/xtmrctr_g.o microblaze_0/lib/microblaze_enable_dcache.o microblaze_0/lib/xbram.o microblaze_0/lib/microbl
TRACE::2021-07-30.02:18:50::SCWMssOS::aze_invalidate_icache_range.o microblaze_0/lib/xtmrctr_selftest.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/
TRACE::2021-07-30.02:18:50::SCWMssOS::lib/microblaze_invalidate_icache.o microblaze_0/lib/errno.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xil_util.o microbla
TRACE::2021-07-30.02:18:50::SCWMssOS::ze_0/lib/xintc_options.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/xintc_intr.o microblaze_0/li
TRACE::2021-07-30.02:18:50::SCWMssOS::b/pvr.o microblaze_0/lib/xgpio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xemaclite_l.o microblaze_0/lib/microblaze_flus
TRACE::2021-07-30.02:18:50::SCWMssOS::h_dcache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_assert.o microblaze_0/lib/microblaze_enable_interrupts.o microb
TRACE::2021-07-30.02:18:50::SCWMssOS::laze_0/lib/xemaclite_sinit.o microblaze_0/lib/xgpio_extra.o microblaze_0/lib/microblaze_enable_icache.o microblaze_0/lib/xintc.
TRACE::2021-07-30.02:18:50::SCWMssOS::o microblaze_0/lib/xemaclite_selftest.o microblaze_0/lib/xtmrctr_stats.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xtmr
TRACE::2021-07-30.02:18:50::SCWMssOS::ctr_sinit.o microblaze_0/lib/fcntl.o microblaze_0/lib/microblaze_init_icache_range.o

TRACE::2021-07-30.02:18:50::SCWMssOS::'Finished building libraries'

TRACE::2021-07-30.02:18:51::SCWMssOS::Copying to export directory.
TRACE::2021-07-30.02:18:51::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-07-30.02:18:51::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-07-30.02:18:51::SCWSystem::Completed Processing the domain freertos10_xilinx_microblaze_0
LOG::2021-07-30.02:18:51::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2021-07-30.02:18:51::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2021-07-30.02:18:51::SCWPlatform::Started preparing the platform 
TRACE::2021-07-30.02:18:51::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2021-07-30.02:18:51::SCWSystem::dir created 
TRACE::2021-07-30.02:18:51::SCWSystem::Writing the bif 
TRACE::2021-07-30.02:18:51::SCWPlatform::Started writing the spfm file 
TRACE::2021-07-30.02:18:51::SCWPlatform::Started writing the xpfm file 
TRACE::2021-07-30.02:18:51::SCWPlatform::Completed generating the platform
TRACE::2021-07-30.02:18:51::SCWMssOS::Saving the mss changes F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2021-07-30.02:18:51::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-07-30.02:18:51::SCWMssOS::Completed writemss as part of save.
TRACE::2021-07-30.02:18:51::SCWMssOS::Commit changes completed.
TRACE::2021-07-30.02:18:51::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.02:18:51::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.02:18:51::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.02:18:51::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2021-07-30.02:18:51::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.02:18:51::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2021-07-30.02:18:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-07-30.02:18:51::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-07-30.02:18:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-30.02:18:51::SCWMssOS::Checking the sw design at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2021-07-30.02:18:51::SCWMssOS::DEBUG:  swdes dump  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system||

TRACE::2021-07-30.02:18:51::SCWMssOS::Sw design exists and opened at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2021-07-30.02:18:51::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"freertos10_xilinx_microblaze_0",
			"sysDefaultDom":	"freertos10_xilinx_microblaze_0",
			"domains":	[{
					"domainName":	"freertos10_xilinx_microblaze_0",
					"domainDispName":	"freertos10_xilinx_microblaze_0",
					"domainDesc":	"freertos10_xilinx_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.7",
					"mssFile":	"",
					"md5Digest":	"4a0cac93695171c60905572ea9faff97",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-07-30.02:18:51::SCWPlatform::updated the xpfm file.
TRACE::2021-07-30.02:18:51::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.02:18:51::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.02:18:51::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.02:18:51::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2021-07-30.02:18:51::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.02:18:51::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2021-07-30.02:18:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-07-30.02:18:51::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-07-30.02:18:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-30.02:18:51::SCWMssOS::Checking the sw design at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2021-07-30.02:18:51::SCWMssOS::DEBUG:  swdes dump  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system||

TRACE::2021-07-30.02:18:51::SCWMssOS::Sw design exists and opened at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2021-07-30.02:22:12::SCWMssOS::cleaning the bsp 
TRACE::2021-07-30.02:22:12::SCWMssOS::System Command Ran  F: & cd  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp & make clean 
TRACE::2021-07-30.02:22:12::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s clean 

TRACE::2021-07-30.02:22:12::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s clean 

TRACE::2021-07-30.02:22:12::SCWMssOS::make -C microblaze_0/libsrc/emaclite_v4_6/src -s clean 

TRACE::2021-07-30.02:22:12::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_7/src -s clean 

TRACE::2021-07-30.02:22:13::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s clean 

TRACE::2021-07-30.02:22:13::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s clean 

TRACE::2021-07-30.02:22:13::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_7/src -s clean 

TRACE::2021-07-30.02:22:13::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s clean 

TRACE::2021-07-30.02:22:13::SCWMssOS::rm -f microblaze_0/lib/libxil.a

LOG::2021-07-30.02:22:17::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2021-07-30.02:22:17::SCWPlatform::Sanity checking of platform is completed
LOG::2021-07-30.02:22:17::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2021-07-30.02:22:17::SCWSystem::Checking the domain freertos10_xilinx_microblaze_0
LOG::2021-07-30.02:22:17::SCWSystem::Not a boot domain 
LOG::2021-07-30.02:22:17::SCWSystem::Started Processing the domain freertos10_xilinx_microblaze_0
TRACE::2021-07-30.02:22:17::SCWDomain::Generating domain artifcats
TRACE::2021-07-30.02:22:17::SCWMssOS::Generating standalone artifcats
TRACE::2021-07-30.02:22:17::SCWMssOS:: Copying the user libraries. 
TRACE::2021-07-30.02:22:17::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.02:22:17::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.02:22:17::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.02:22:17::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2021-07-30.02:22:17::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.02:22:17::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2021-07-30.02:22:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-07-30.02:22:17::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-07-30.02:22:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-30.02:22:17::SCWMssOS::Checking the sw design at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2021-07-30.02:22:17::SCWMssOS::DEBUG:  swdes dump  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system||

TRACE::2021-07-30.02:22:17::SCWMssOS::Sw design exists and opened at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2021-07-30.02:22:17::SCWMssOS::Completed writing the mss file at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp
TRACE::2021-07-30.02:22:17::SCWMssOS::Mss edits present, copying mssfile into export location F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2021-07-30.02:22:17::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-07-30.02:22:17::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-07-30.02:22:17::SCWDomain::Building the domain as part of full build :  freertos10_xilinx_microblaze_0
TRACE::2021-07-30.02:22:17::SCWMssOS::doing bsp build ... 
TRACE::2021-07-30.02:22:17::SCWMssOS::System Command Ran  F: & cd  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp & make 
TRACE::2021-07-30.02:22:17::SCWMssOS::make --no-print-directory seq_libs

TRACE::2021-07-30.02:22:17::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2021-07-30.02:22:17::SCWMssOS::make -j --no-print-directory par_libs

TRACE::2021-07-30.02:22:17::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2021-07-30.02:22:17::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-07-30.02:22:17::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-hig
TRACE::2021-07-30.02:22:17::SCWMssOS::h -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.02:22:17::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2021-07-30.02:22:17::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-07-30.02:22:17::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-hig
TRACE::2021-07-30.02:22:17::SCWMssOS::h -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.02:22:17::SCWMssOS::"Running Make include in microblaze_0/libsrc/emaclite_v4_6/src"

TRACE::2021-07-30.02:22:17::SCWMssOS::make -C microblaze_0/libsrc/emaclite_v4_6/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-07-30.02:22:17::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply
TRACE::2021-07-30.02:22:17::SCWMssOS::-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.02:22:17::SCWMssOS::"Running Make include in microblaze_0/libsrc/freertos10_xilinx_v1_7/src"

TRACE::2021-07-30.02:22:17::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb
TRACE::2021-07-30.02:22:17::SCWMssOS::-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl
TRACE::2021-07-30.02:22:17::SCWMssOS::-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.02:22:17::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_7/src"

TRACE::2021-07-30.02:22:17::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-07-30.02:22:17::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-hig
TRACE::2021-07-30.02:22:17::SCWMssOS::h -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.02:22:17::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_12/src"

TRACE::2021-07-30.02:22:17::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-07-30.02:22:17::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-hi
TRACE::2021-07-30.02:22:17::SCWMssOS::gh -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.02:22:17::SCWMssOS::"includes"

TRACE::2021-07-30.02:22:17::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_7/src"

TRACE::2021-07-30.02:22:17::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2021-07-30.02:22:17::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-h
TRACE::2021-07-30.02:22:17::SCWMssOS::igh -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.02:22:17::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2021-07-30.02:22:17::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-07-30.02:22:17::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply
TRACE::2021-07-30.02:22:17::SCWMssOS::-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.02:22:18::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2021-07-30.02:22:18::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-07-30.02:22:18::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-high -
TRACE::2021-07-30.02:22:18::SCWMssOS::mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.02:22:18::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2021-07-30.02:22:18::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-07-30.02:22:18::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-high -
TRACE::2021-07-30.02:22:18::SCWMssOS::mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.02:22:18::SCWMssOS::"Running Make libs in microblaze_0/libsrc/emaclite_v4_6/src"

TRACE::2021-07-30.02:22:18::SCWMssOS::make -C microblaze_0/libsrc/emaclite_v4_6/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-07-30.02:22:18::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-hi
TRACE::2021-07-30.02:22:18::SCWMssOS::gh -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.02:22:18::SCWMssOS::"Running Make libs in microblaze_0/libsrc/freertos10_xilinx_v1_7/src"

TRACE::2021-07-30.02:22:18::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar
TRACE::2021-07-30.02:22:18::SCWMssOS::" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-mu
TRACE::2021-07-30.02:22:18::SCWMssOS::ltiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.02:22:18::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_7/src"

TRACE::2021-07-30.02:22:18::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-07-30.02:22:18::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-high -
TRACE::2021-07-30.02:22:18::SCWMssOS::mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.02:22:18::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_12/src"

TRACE::2021-07-30.02:22:18::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2021-07-30.02:22:18::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-high 
TRACE::2021-07-30.02:22:18::SCWMssOS::-mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.02:22:18::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_7/src"

TRACE::2021-07-30.02:22:18::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2021-07-30.02:22:18::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-high
TRACE::2021-07-30.02:22:18::SCWMssOS:: -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.02:22:18::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2021-07-30.02:22:18::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-07-30.02:22:18::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-hi
TRACE::2021-07-30.02:22:18::SCWMssOS::gh -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.02:22:19::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2021-07-30.02:22:19::SCWMssOS::make --no-print-directory archive

TRACE::2021-07-30.02:22:19::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/xplatform_info.o microblaze_0/lib/xuartl
TRACE::2021-07-30.02:22:19::SCWMssOS::ite.o microblaze_0/lib/microblaze_disable_exceptions.o microblaze_0/lib/print.o microblaze_0/lib/xemaclite_intr.o microblaze_0/
TRACE::2021-07-30.02:22:19::SCWMssOS::lib/xtmrctr_options.o microblaze_0/lib/_exit.o microblaze_0/lib/xil_testio.o microblaze_0/lib/microblaze_disable_dcache.o micro
TRACE::2021-07-30.02:22:19::SCWMssOS::blaze_0/lib/microblaze_flush_dcache_range.o microblaze_0/lib/microblaze_flush_cache_ext.o microblaze_0/lib/xil_misc_psreset_api
TRACE::2021-07-30.02:22:19::SCWMssOS::.o microblaze_0/lib/xil_cache.o microblaze_0/lib/inbyte.o microblaze_0/lib/xuartlite_stats.o microblaze_0/lib/microblaze_except
TRACE::2021-07-30.02:22:19::SCWMssOS::ion_handler.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/mi
TRACE::2021-07-30.02:22:19::SCWMssOS::croblaze_invalidate_dcache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib/xbram_selftest.o microblaze_0/li
TRACE::2021-07-30.02:22:19::SCWMssOS::b/microblaze_disable_icache.o microblaze_0/lib/xgpio_g.o microblaze_0/lib/xil_mem.o microblaze_0/lib/xemaclite.o microblaze_0/l
TRACE::2021-07-30.02:22:19::SCWMssOS::ib/xtmrctr_l.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/xgpio_selftest.o microblaze_0/lib/xtmrctr_i
TRACE::2021-07-30.02:22:19::SCWMssOS::ntr.o microblaze_0/lib/xbram_intr.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xintc_g.o
TRACE::2021-07-30.02:22:19::SCWMssOS:: microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xintc_selftest.o microblaze_0/lib/xintc_l.o microblaze_0/lib/outbyte.o microbl
TRACE::2021-07-30.02:22:19::SCWMssOS::aze_0/lib/xgpio_intr.o microblaze_0/lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_cache_ext.o
TRACE::2021-07-30.02:22:19::SCWMssOS:: microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/microblaze_sleep.o microblaze_0/lib/xuartlite_sinit.o microblaze_
TRACE::2021-07-30.02:22:19::SCWMssOS::0/lib/hw_exception_handler.o microblaze_0/lib/xtmrctr.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xgpio_sinit.o mi
TRACE::2021-07-30.02:22:19::SCWMssOS::croblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/xil_testcache.o microblaze_0/lib/microblaze_selftest.o microblaze_0/
TRACE::2021-07-30.02:22:19::SCWMssOS::lib/microblaze_interrupts_g.o microblaze_0/lib/xemaclite_g.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/x
TRACE::2021-07-30.02:22:19::SCWMssOS::io.o microblaze_0/lib/xtmrctr_g.o microblaze_0/lib/microblaze_enable_dcache.o microblaze_0/lib/xbram.o microblaze_0/lib/microbl
TRACE::2021-07-30.02:22:19::SCWMssOS::aze_invalidate_icache_range.o microblaze_0/lib/xtmrctr_selftest.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/
TRACE::2021-07-30.02:22:19::SCWMssOS::lib/microblaze_invalidate_icache.o microblaze_0/lib/errno.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xil_util.o microbla
TRACE::2021-07-30.02:22:19::SCWMssOS::ze_0/lib/xintc_options.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/xintc_intr.o microblaze_0/li
TRACE::2021-07-30.02:22:19::SCWMssOS::b/pvr.o microblaze_0/lib/xgpio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xemaclite_l.o microblaze_0/lib/microblaze_flus
TRACE::2021-07-30.02:22:19::SCWMssOS::h_dcache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_assert.o microblaze_0/lib/microblaze_enable_interrupts.o microb
TRACE::2021-07-30.02:22:19::SCWMssOS::laze_0/lib/xemaclite_sinit.o microblaze_0/lib/xgpio_extra.o microblaze_0/lib/microblaze_enable_icache.o microblaze_0/lib/xintc.
TRACE::2021-07-30.02:22:19::SCWMssOS::o microblaze_0/lib/xemaclite_selftest.o microblaze_0/lib/xtmrctr_stats.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xtmr
TRACE::2021-07-30.02:22:19::SCWMssOS::ctr_sinit.o microblaze_0/lib/fcntl.o microblaze_0/lib/microblaze_init_icache_range.o

TRACE::2021-07-30.02:22:19::SCWMssOS::'Finished building libraries'

TRACE::2021-07-30.02:22:20::SCWMssOS::Copying to export directory.
TRACE::2021-07-30.02:22:20::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-07-30.02:22:20::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-07-30.02:22:20::SCWSystem::Completed Processing the domain freertos10_xilinx_microblaze_0
LOG::2021-07-30.02:22:20::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2021-07-30.02:22:20::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2021-07-30.02:22:20::SCWPlatform::Started preparing the platform 
TRACE::2021-07-30.02:22:20::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2021-07-30.02:22:20::SCWSystem::dir created 
TRACE::2021-07-30.02:22:20::SCWSystem::Writing the bif 
TRACE::2021-07-30.02:22:20::SCWPlatform::Started writing the spfm file 
TRACE::2021-07-30.02:22:20::SCWPlatform::Started writing the xpfm file 
TRACE::2021-07-30.02:22:20::SCWPlatform::Completed generating the platform
TRACE::2021-07-30.02:22:20::SCWMssOS::Saving the mss changes F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2021-07-30.02:22:20::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-07-30.02:22:20::SCWMssOS::Completed writemss as part of save.
TRACE::2021-07-30.02:22:20::SCWMssOS::Commit changes completed.
TRACE::2021-07-30.02:22:20::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.02:22:20::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.02:22:20::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.02:22:20::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2021-07-30.02:22:20::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.02:22:20::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2021-07-30.02:22:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-07-30.02:22:20::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-07-30.02:22:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-30.02:22:20::SCWMssOS::Checking the sw design at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2021-07-30.02:22:20::SCWMssOS::DEBUG:  swdes dump  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system||

TRACE::2021-07-30.02:22:20::SCWMssOS::Sw design exists and opened at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2021-07-30.02:22:20::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"freertos10_xilinx_microblaze_0",
			"sysDefaultDom":	"freertos10_xilinx_microblaze_0",
			"domains":	[{
					"domainName":	"freertos10_xilinx_microblaze_0",
					"domainDispName":	"freertos10_xilinx_microblaze_0",
					"domainDesc":	"freertos10_xilinx_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.7",
					"mssFile":	"",
					"md5Digest":	"4a0cac93695171c60905572ea9faff97",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-07-30.02:22:20::SCWPlatform::updated the xpfm file.
TRACE::2021-07-30.02:22:20::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.02:22:20::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.02:22:20::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.02:22:20::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2021-07-30.02:22:20::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.02:22:20::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2021-07-30.02:22:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-07-30.02:22:20::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-07-30.02:22:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-30.02:22:20::SCWMssOS::Checking the sw design at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2021-07-30.02:22:20::SCWMssOS::DEBUG:  swdes dump  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system||

TRACE::2021-07-30.02:22:20::SCWMssOS::Sw design exists and opened at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2021-07-30.02:25:16::SCWMssOS::cleaning the bsp 
TRACE::2021-07-30.02:25:16::SCWMssOS::System Command Ran  F: & cd  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp & make clean 
TRACE::2021-07-30.02:25:16::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s clean 

TRACE::2021-07-30.02:25:16::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s clean 

TRACE::2021-07-30.02:25:16::SCWMssOS::make -C microblaze_0/libsrc/emaclite_v4_6/src -s clean 

TRACE::2021-07-30.02:25:17::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_7/src -s clean 

TRACE::2021-07-30.02:25:17::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s clean 

TRACE::2021-07-30.02:25:17::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s clean 

TRACE::2021-07-30.02:25:17::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_7/src -s clean 

TRACE::2021-07-30.02:25:17::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s clean 

TRACE::2021-07-30.02:25:17::SCWMssOS::rm -f microblaze_0/lib/libxil.a

LOG::2021-07-30.02:25:22::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2021-07-30.02:25:22::SCWPlatform::Sanity checking of platform is completed
LOG::2021-07-30.02:25:22::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2021-07-30.02:25:22::SCWSystem::Checking the domain freertos10_xilinx_microblaze_0
LOG::2021-07-30.02:25:22::SCWSystem::Not a boot domain 
LOG::2021-07-30.02:25:22::SCWSystem::Started Processing the domain freertos10_xilinx_microblaze_0
TRACE::2021-07-30.02:25:22::SCWDomain::Generating domain artifcats
TRACE::2021-07-30.02:25:22::SCWMssOS::Generating standalone artifcats
TRACE::2021-07-30.02:25:22::SCWMssOS:: Copying the user libraries. 
TRACE::2021-07-30.02:25:22::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.02:25:22::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.02:25:22::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.02:25:22::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2021-07-30.02:25:22::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.02:25:22::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2021-07-30.02:25:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-07-30.02:25:22::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-07-30.02:25:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-30.02:25:22::SCWMssOS::Checking the sw design at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2021-07-30.02:25:22::SCWMssOS::DEBUG:  swdes dump  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system||

TRACE::2021-07-30.02:25:22::SCWMssOS::Sw design exists and opened at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2021-07-30.02:25:22::SCWMssOS::Completed writing the mss file at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp
TRACE::2021-07-30.02:25:22::SCWMssOS::Mss edits present, copying mssfile into export location F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2021-07-30.02:25:22::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-07-30.02:25:22::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-07-30.02:25:22::SCWDomain::Building the domain as part of full build :  freertos10_xilinx_microblaze_0
TRACE::2021-07-30.02:25:22::SCWMssOS::doing bsp build ... 
TRACE::2021-07-30.02:25:22::SCWMssOS::System Command Ran  F: & cd  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp & make 
TRACE::2021-07-30.02:25:22::SCWMssOS::make --no-print-directory seq_libs

TRACE::2021-07-30.02:25:22::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2021-07-30.02:25:22::SCWMssOS::make -j --no-print-directory par_libs

TRACE::2021-07-30.02:25:22::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2021-07-30.02:25:22::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-07-30.02:25:22::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-hig
TRACE::2021-07-30.02:25:22::SCWMssOS::h -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.02:25:22::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2021-07-30.02:25:23::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-07-30.02:25:23::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-hig
TRACE::2021-07-30.02:25:23::SCWMssOS::h -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.02:25:23::SCWMssOS::"Running Make include in microblaze_0/libsrc/emaclite_v4_6/src"

TRACE::2021-07-30.02:25:23::SCWMssOS::make -C microblaze_0/libsrc/emaclite_v4_6/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-07-30.02:25:23::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply
TRACE::2021-07-30.02:25:23::SCWMssOS::-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.02:25:23::SCWMssOS::"Running Make include in microblaze_0/libsrc/freertos10_xilinx_v1_7/src"

TRACE::2021-07-30.02:25:23::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb
TRACE::2021-07-30.02:25:23::SCWMssOS::-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl
TRACE::2021-07-30.02:25:23::SCWMssOS::-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.02:25:23::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_7/src"

TRACE::2021-07-30.02:25:23::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-07-30.02:25:23::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-hig
TRACE::2021-07-30.02:25:23::SCWMssOS::h -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.02:25:23::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_12/src"

TRACE::2021-07-30.02:25:23::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-07-30.02:25:23::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-hi
TRACE::2021-07-30.02:25:23::SCWMssOS::gh -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.02:25:23::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_7/src"

TRACE::2021-07-30.02:25:23::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2021-07-30.02:25:23::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-h
TRACE::2021-07-30.02:25:23::SCWMssOS::igh -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.02:25:23::SCWMssOS::"includes"

TRACE::2021-07-30.02:25:23::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2021-07-30.02:25:23::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-07-30.02:25:23::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply
TRACE::2021-07-30.02:25:23::SCWMssOS::-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.02:25:23::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2021-07-30.02:25:23::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-07-30.02:25:23::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-high -
TRACE::2021-07-30.02:25:23::SCWMssOS::mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.02:25:23::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2021-07-30.02:25:23::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-07-30.02:25:23::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-high -
TRACE::2021-07-30.02:25:23::SCWMssOS::mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.02:25:23::SCWMssOS::"Running Make libs in microblaze_0/libsrc/emaclite_v4_6/src"

TRACE::2021-07-30.02:25:23::SCWMssOS::make -C microblaze_0/libsrc/emaclite_v4_6/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-07-30.02:25:23::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-hi
TRACE::2021-07-30.02:25:23::SCWMssOS::gh -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.02:25:23::SCWMssOS::"Running Make libs in microblaze_0/libsrc/freertos10_xilinx_v1_7/src"

TRACE::2021-07-30.02:25:23::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar
TRACE::2021-07-30.02:25:23::SCWMssOS::" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-mu
TRACE::2021-07-30.02:25:23::SCWMssOS::ltiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.02:25:23::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_7/src"

TRACE::2021-07-30.02:25:23::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-07-30.02:25:23::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-high -
TRACE::2021-07-30.02:25:23::SCWMssOS::mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.02:25:23::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_12/src"

TRACE::2021-07-30.02:25:23::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2021-07-30.02:25:23::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-high 
TRACE::2021-07-30.02:25:23::SCWMssOS::-mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.02:25:23::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_7/src"

TRACE::2021-07-30.02:25:23::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2021-07-30.02:25:23::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-high
TRACE::2021-07-30.02:25:23::SCWMssOS:: -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.02:25:23::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2021-07-30.02:25:23::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-07-30.02:25:23::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-hi
TRACE::2021-07-30.02:25:23::SCWMssOS::gh -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.02:25:25::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2021-07-30.02:25:25::SCWMssOS::make --no-print-directory archive

TRACE::2021-07-30.02:25:25::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/xplatform_info.o microblaze_0/lib/xuartl
TRACE::2021-07-30.02:25:25::SCWMssOS::ite.o microblaze_0/lib/microblaze_disable_exceptions.o microblaze_0/lib/print.o microblaze_0/lib/xemaclite_intr.o microblaze_0/
TRACE::2021-07-30.02:25:25::SCWMssOS::lib/xtmrctr_options.o microblaze_0/lib/_exit.o microblaze_0/lib/xil_testio.o microblaze_0/lib/microblaze_disable_dcache.o micro
TRACE::2021-07-30.02:25:25::SCWMssOS::blaze_0/lib/microblaze_flush_dcache_range.o microblaze_0/lib/microblaze_flush_cache_ext.o microblaze_0/lib/xil_misc_psreset_api
TRACE::2021-07-30.02:25:25::SCWMssOS::.o microblaze_0/lib/xil_cache.o microblaze_0/lib/inbyte.o microblaze_0/lib/xuartlite_stats.o microblaze_0/lib/microblaze_except
TRACE::2021-07-30.02:25:25::SCWMssOS::ion_handler.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/mi
TRACE::2021-07-30.02:25:25::SCWMssOS::croblaze_invalidate_dcache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib/xbram_selftest.o microblaze_0/li
TRACE::2021-07-30.02:25:25::SCWMssOS::b/microblaze_disable_icache.o microblaze_0/lib/xgpio_g.o microblaze_0/lib/xil_mem.o microblaze_0/lib/xemaclite.o microblaze_0/l
TRACE::2021-07-30.02:25:25::SCWMssOS::ib/xtmrctr_l.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/xgpio_selftest.o microblaze_0/lib/xtmrctr_i
TRACE::2021-07-30.02:25:25::SCWMssOS::ntr.o microblaze_0/lib/xbram_intr.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xintc_g.o
TRACE::2021-07-30.02:25:25::SCWMssOS:: microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xintc_selftest.o microblaze_0/lib/xintc_l.o microblaze_0/lib/outbyte.o microbl
TRACE::2021-07-30.02:25:25::SCWMssOS::aze_0/lib/xgpio_intr.o microblaze_0/lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_cache_ext.o
TRACE::2021-07-30.02:25:25::SCWMssOS:: microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/microblaze_sleep.o microblaze_0/lib/xuartlite_sinit.o microblaze_
TRACE::2021-07-30.02:25:25::SCWMssOS::0/lib/hw_exception_handler.o microblaze_0/lib/xtmrctr.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xgpio_sinit.o mi
TRACE::2021-07-30.02:25:25::SCWMssOS::croblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/xil_testcache.o microblaze_0/lib/microblaze_selftest.o microblaze_0/
TRACE::2021-07-30.02:25:25::SCWMssOS::lib/microblaze_interrupts_g.o microblaze_0/lib/xemaclite_g.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/x
TRACE::2021-07-30.02:25:25::SCWMssOS::io.o microblaze_0/lib/xtmrctr_g.o microblaze_0/lib/microblaze_enable_dcache.o microblaze_0/lib/xbram.o microblaze_0/lib/microbl
TRACE::2021-07-30.02:25:25::SCWMssOS::aze_invalidate_icache_range.o microblaze_0/lib/xtmrctr_selftest.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/
TRACE::2021-07-30.02:25:25::SCWMssOS::lib/microblaze_invalidate_icache.o microblaze_0/lib/errno.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xil_util.o microbla
TRACE::2021-07-30.02:25:25::SCWMssOS::ze_0/lib/xintc_options.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/xintc_intr.o microblaze_0/li
TRACE::2021-07-30.02:25:25::SCWMssOS::b/pvr.o microblaze_0/lib/xgpio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xemaclite_l.o microblaze_0/lib/microblaze_flus
TRACE::2021-07-30.02:25:25::SCWMssOS::h_dcache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_assert.o microblaze_0/lib/microblaze_enable_interrupts.o microb
TRACE::2021-07-30.02:25:25::SCWMssOS::laze_0/lib/xemaclite_sinit.o microblaze_0/lib/xgpio_extra.o microblaze_0/lib/microblaze_enable_icache.o microblaze_0/lib/xintc.
TRACE::2021-07-30.02:25:25::SCWMssOS::o microblaze_0/lib/xemaclite_selftest.o microblaze_0/lib/xtmrctr_stats.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xtmr
TRACE::2021-07-30.02:25:25::SCWMssOS::ctr_sinit.o microblaze_0/lib/fcntl.o microblaze_0/lib/microblaze_init_icache_range.o

TRACE::2021-07-30.02:25:25::SCWMssOS::'Finished building libraries'

TRACE::2021-07-30.02:25:25::SCWMssOS::Copying to export directory.
TRACE::2021-07-30.02:25:25::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-07-30.02:25:25::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-07-30.02:25:25::SCWSystem::Completed Processing the domain freertos10_xilinx_microblaze_0
LOG::2021-07-30.02:25:25::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2021-07-30.02:25:25::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2021-07-30.02:25:25::SCWPlatform::Started preparing the platform 
TRACE::2021-07-30.02:25:25::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2021-07-30.02:25:25::SCWSystem::dir created 
TRACE::2021-07-30.02:25:25::SCWSystem::Writing the bif 
TRACE::2021-07-30.02:25:25::SCWPlatform::Started writing the spfm file 
TRACE::2021-07-30.02:25:25::SCWPlatform::Started writing the xpfm file 
TRACE::2021-07-30.02:25:25::SCWPlatform::Completed generating the platform
TRACE::2021-07-30.02:25:25::SCWMssOS::Saving the mss changes F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2021-07-30.02:25:25::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-07-30.02:25:25::SCWMssOS::Completed writemss as part of save.
TRACE::2021-07-30.02:25:25::SCWMssOS::Commit changes completed.
TRACE::2021-07-30.02:25:25::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.02:25:25::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.02:25:25::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.02:25:25::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2021-07-30.02:25:25::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.02:25:25::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2021-07-30.02:25:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-07-30.02:25:25::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-07-30.02:25:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-30.02:25:25::SCWMssOS::Checking the sw design at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2021-07-30.02:25:25::SCWMssOS::DEBUG:  swdes dump  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system||

TRACE::2021-07-30.02:25:25::SCWMssOS::Sw design exists and opened at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2021-07-30.02:25:25::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"freertos10_xilinx_microblaze_0",
			"sysDefaultDom":	"freertos10_xilinx_microblaze_0",
			"domains":	[{
					"domainName":	"freertos10_xilinx_microblaze_0",
					"domainDispName":	"freertos10_xilinx_microblaze_0",
					"domainDesc":	"freertos10_xilinx_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.7",
					"mssFile":	"",
					"md5Digest":	"4a0cac93695171c60905572ea9faff97",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-07-30.02:25:25::SCWPlatform::updated the xpfm file.
TRACE::2021-07-30.02:25:25::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.02:25:25::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.02:25:25::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.02:25:25::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2021-07-30.02:25:25::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.02:25:25::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2021-07-30.02:25:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-07-30.02:25:25::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-07-30.02:25:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-30.02:25:25::SCWMssOS::Checking the sw design at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2021-07-30.02:25:25::SCWMssOS::DEBUG:  swdes dump  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system||

TRACE::2021-07-30.02:25:25::SCWMssOS::Sw design exists and opened at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2021-07-30.02:26:56::SCWMssOS::cleaning the bsp 
TRACE::2021-07-30.02:26:56::SCWMssOS::System Command Ran  F: & cd  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp & make clean 
TRACE::2021-07-30.02:26:56::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s clean 

TRACE::2021-07-30.02:26:56::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s clean 

TRACE::2021-07-30.02:26:56::SCWMssOS::make -C microblaze_0/libsrc/emaclite_v4_6/src -s clean 

TRACE::2021-07-30.02:26:56::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_7/src -s clean 

TRACE::2021-07-30.02:26:57::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s clean 

TRACE::2021-07-30.02:26:57::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s clean 

TRACE::2021-07-30.02:26:57::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_7/src -s clean 

TRACE::2021-07-30.02:26:57::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s clean 

TRACE::2021-07-30.02:26:57::SCWMssOS::rm -f microblaze_0/lib/libxil.a

LOG::2021-07-30.02:27:02::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2021-07-30.02:27:02::SCWPlatform::Sanity checking of platform is completed
LOG::2021-07-30.02:27:02::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2021-07-30.02:27:02::SCWSystem::Checking the domain freertos10_xilinx_microblaze_0
LOG::2021-07-30.02:27:02::SCWSystem::Not a boot domain 
LOG::2021-07-30.02:27:02::SCWSystem::Started Processing the domain freertos10_xilinx_microblaze_0
TRACE::2021-07-30.02:27:02::SCWDomain::Generating domain artifcats
TRACE::2021-07-30.02:27:02::SCWMssOS::Generating standalone artifcats
TRACE::2021-07-30.02:27:02::SCWMssOS:: Copying the user libraries. 
TRACE::2021-07-30.02:27:02::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.02:27:02::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.02:27:02::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.02:27:02::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2021-07-30.02:27:02::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.02:27:02::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2021-07-30.02:27:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-07-30.02:27:02::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-07-30.02:27:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-30.02:27:02::SCWMssOS::Checking the sw design at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2021-07-30.02:27:02::SCWMssOS::DEBUG:  swdes dump  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system||

TRACE::2021-07-30.02:27:02::SCWMssOS::Sw design exists and opened at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2021-07-30.02:27:02::SCWMssOS::Completed writing the mss file at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp
TRACE::2021-07-30.02:27:02::SCWMssOS::Mss edits present, copying mssfile into export location F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2021-07-30.02:27:02::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-07-30.02:27:02::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-07-30.02:27:02::SCWDomain::Building the domain as part of full build :  freertos10_xilinx_microblaze_0
TRACE::2021-07-30.02:27:02::SCWMssOS::doing bsp build ... 
TRACE::2021-07-30.02:27:02::SCWMssOS::System Command Ran  F: & cd  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp & make 
TRACE::2021-07-30.02:27:02::SCWMssOS::make --no-print-directory seq_libs

TRACE::2021-07-30.02:27:02::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2021-07-30.02:27:02::SCWMssOS::make -j --no-print-directory par_libs

TRACE::2021-07-30.02:27:02::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2021-07-30.02:27:02::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-07-30.02:27:02::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-hig
TRACE::2021-07-30.02:27:02::SCWMssOS::h -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.02:27:02::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2021-07-30.02:27:02::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-07-30.02:27:02::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-hig
TRACE::2021-07-30.02:27:02::SCWMssOS::h -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.02:27:02::SCWMssOS::"Running Make include in microblaze_0/libsrc/emaclite_v4_6/src"

TRACE::2021-07-30.02:27:02::SCWMssOS::make -C microblaze_0/libsrc/emaclite_v4_6/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-07-30.02:27:02::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply
TRACE::2021-07-30.02:27:02::SCWMssOS::-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.02:27:02::SCWMssOS::"Running Make include in microblaze_0/libsrc/freertos10_xilinx_v1_7/src"

TRACE::2021-07-30.02:27:02::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb
TRACE::2021-07-30.02:27:02::SCWMssOS::-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl
TRACE::2021-07-30.02:27:02::SCWMssOS::-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.02:27:02::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_7/src"

TRACE::2021-07-30.02:27:02::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-07-30.02:27:02::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-hig
TRACE::2021-07-30.02:27:02::SCWMssOS::h -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.02:27:02::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_12/src"

TRACE::2021-07-30.02:27:02::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-07-30.02:27:02::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-hi
TRACE::2021-07-30.02:27:02::SCWMssOS::gh -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.02:27:02::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_7/src"

TRACE::2021-07-30.02:27:02::SCWMssOS::"includes"

TRACE::2021-07-30.02:27:02::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2021-07-30.02:27:02::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-h
TRACE::2021-07-30.02:27:02::SCWMssOS::igh -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.02:27:02::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2021-07-30.02:27:02::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-07-30.02:27:02::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply
TRACE::2021-07-30.02:27:02::SCWMssOS::-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.02:27:02::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2021-07-30.02:27:02::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-07-30.02:27:02::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-high -
TRACE::2021-07-30.02:27:02::SCWMssOS::mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.02:27:02::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2021-07-30.02:27:03::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-07-30.02:27:03::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-high -
TRACE::2021-07-30.02:27:03::SCWMssOS::mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.02:27:03::SCWMssOS::"Running Make libs in microblaze_0/libsrc/emaclite_v4_6/src"

TRACE::2021-07-30.02:27:03::SCWMssOS::make -C microblaze_0/libsrc/emaclite_v4_6/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-07-30.02:27:03::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-hi
TRACE::2021-07-30.02:27:03::SCWMssOS::gh -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.02:27:03::SCWMssOS::"Running Make libs in microblaze_0/libsrc/freertos10_xilinx_v1_7/src"

TRACE::2021-07-30.02:27:03::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar
TRACE::2021-07-30.02:27:03::SCWMssOS::" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-mu
TRACE::2021-07-30.02:27:03::SCWMssOS::ltiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.02:27:03::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_7/src"

TRACE::2021-07-30.02:27:03::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-07-30.02:27:03::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-high -
TRACE::2021-07-30.02:27:03::SCWMssOS::mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.02:27:03::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_12/src"

TRACE::2021-07-30.02:27:03::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2021-07-30.02:27:03::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-high 
TRACE::2021-07-30.02:27:03::SCWMssOS::-mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.02:27:03::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_7/src"

TRACE::2021-07-30.02:27:03::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2021-07-30.02:27:03::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-high
TRACE::2021-07-30.02:27:03::SCWMssOS:: -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.02:27:03::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2021-07-30.02:27:03::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-07-30.02:27:03::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-hi
TRACE::2021-07-30.02:27:03::SCWMssOS::gh -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.02:27:04::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2021-07-30.02:27:04::SCWMssOS::make --no-print-directory archive

TRACE::2021-07-30.02:27:04::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/xplatform_info.o microblaze_0/lib/xuartl
TRACE::2021-07-30.02:27:04::SCWMssOS::ite.o microblaze_0/lib/microblaze_disable_exceptions.o microblaze_0/lib/print.o microblaze_0/lib/xemaclite_intr.o microblaze_0/
TRACE::2021-07-30.02:27:04::SCWMssOS::lib/xtmrctr_options.o microblaze_0/lib/_exit.o microblaze_0/lib/xil_testio.o microblaze_0/lib/microblaze_disable_dcache.o micro
TRACE::2021-07-30.02:27:04::SCWMssOS::blaze_0/lib/microblaze_flush_dcache_range.o microblaze_0/lib/microblaze_flush_cache_ext.o microblaze_0/lib/xil_misc_psreset_api
TRACE::2021-07-30.02:27:04::SCWMssOS::.o microblaze_0/lib/xil_cache.o microblaze_0/lib/inbyte.o microblaze_0/lib/xuartlite_stats.o microblaze_0/lib/microblaze_except
TRACE::2021-07-30.02:27:04::SCWMssOS::ion_handler.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/mi
TRACE::2021-07-30.02:27:04::SCWMssOS::croblaze_invalidate_dcache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib/xbram_selftest.o microblaze_0/li
TRACE::2021-07-30.02:27:04::SCWMssOS::b/microblaze_disable_icache.o microblaze_0/lib/xgpio_g.o microblaze_0/lib/xil_mem.o microblaze_0/lib/xemaclite.o microblaze_0/l
TRACE::2021-07-30.02:27:04::SCWMssOS::ib/xtmrctr_l.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/xgpio_selftest.o microblaze_0/lib/xtmrctr_i
TRACE::2021-07-30.02:27:04::SCWMssOS::ntr.o microblaze_0/lib/xbram_intr.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xintc_g.o
TRACE::2021-07-30.02:27:04::SCWMssOS:: microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xintc_selftest.o microblaze_0/lib/xintc_l.o microblaze_0/lib/outbyte.o microbl
TRACE::2021-07-30.02:27:04::SCWMssOS::aze_0/lib/xgpio_intr.o microblaze_0/lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_cache_ext.o
TRACE::2021-07-30.02:27:04::SCWMssOS:: microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/microblaze_sleep.o microblaze_0/lib/xuartlite_sinit.o microblaze_
TRACE::2021-07-30.02:27:04::SCWMssOS::0/lib/hw_exception_handler.o microblaze_0/lib/xtmrctr.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xgpio_sinit.o mi
TRACE::2021-07-30.02:27:04::SCWMssOS::croblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/xil_testcache.o microblaze_0/lib/microblaze_selftest.o microblaze_0/
TRACE::2021-07-30.02:27:04::SCWMssOS::lib/microblaze_interrupts_g.o microblaze_0/lib/xemaclite_g.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/x
TRACE::2021-07-30.02:27:04::SCWMssOS::io.o microblaze_0/lib/xtmrctr_g.o microblaze_0/lib/microblaze_enable_dcache.o microblaze_0/lib/xbram.o microblaze_0/lib/microbl
TRACE::2021-07-30.02:27:04::SCWMssOS::aze_invalidate_icache_range.o microblaze_0/lib/xtmrctr_selftest.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/
TRACE::2021-07-30.02:27:04::SCWMssOS::lib/microblaze_invalidate_icache.o microblaze_0/lib/errno.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xil_util.o microbla
TRACE::2021-07-30.02:27:04::SCWMssOS::ze_0/lib/xintc_options.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/xintc_intr.o microblaze_0/li
TRACE::2021-07-30.02:27:04::SCWMssOS::b/pvr.o microblaze_0/lib/xgpio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xemaclite_l.o microblaze_0/lib/microblaze_flus
TRACE::2021-07-30.02:27:04::SCWMssOS::h_dcache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_assert.o microblaze_0/lib/microblaze_enable_interrupts.o microb
TRACE::2021-07-30.02:27:04::SCWMssOS::laze_0/lib/xemaclite_sinit.o microblaze_0/lib/xgpio_extra.o microblaze_0/lib/microblaze_enable_icache.o microblaze_0/lib/xintc.
TRACE::2021-07-30.02:27:04::SCWMssOS::o microblaze_0/lib/xemaclite_selftest.o microblaze_0/lib/xtmrctr_stats.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xtmr
TRACE::2021-07-30.02:27:04::SCWMssOS::ctr_sinit.o microblaze_0/lib/fcntl.o microblaze_0/lib/microblaze_init_icache_range.o

TRACE::2021-07-30.02:27:04::SCWMssOS::'Finished building libraries'

TRACE::2021-07-30.02:27:04::SCWMssOS::Copying to export directory.
TRACE::2021-07-30.02:27:05::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-07-30.02:27:05::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-07-30.02:27:05::SCWSystem::Completed Processing the domain freertos10_xilinx_microblaze_0
LOG::2021-07-30.02:27:05::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2021-07-30.02:27:05::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2021-07-30.02:27:05::SCWPlatform::Started preparing the platform 
TRACE::2021-07-30.02:27:05::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2021-07-30.02:27:05::SCWSystem::dir created 
TRACE::2021-07-30.02:27:05::SCWSystem::Writing the bif 
TRACE::2021-07-30.02:27:05::SCWPlatform::Started writing the spfm file 
TRACE::2021-07-30.02:27:05::SCWPlatform::Started writing the xpfm file 
TRACE::2021-07-30.02:27:05::SCWPlatform::Completed generating the platform
TRACE::2021-07-30.02:27:05::SCWMssOS::Saving the mss changes F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2021-07-30.02:27:05::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-07-30.02:27:05::SCWMssOS::Completed writemss as part of save.
TRACE::2021-07-30.02:27:05::SCWMssOS::Commit changes completed.
TRACE::2021-07-30.02:27:05::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.02:27:05::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.02:27:05::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.02:27:05::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2021-07-30.02:27:05::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.02:27:05::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2021-07-30.02:27:05::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-07-30.02:27:05::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-07-30.02:27:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-30.02:27:05::SCWMssOS::Checking the sw design at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2021-07-30.02:27:05::SCWMssOS::DEBUG:  swdes dump  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system||

TRACE::2021-07-30.02:27:05::SCWMssOS::Sw design exists and opened at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2021-07-30.02:27:05::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"freertos10_xilinx_microblaze_0",
			"sysDefaultDom":	"freertos10_xilinx_microblaze_0",
			"domains":	[{
					"domainName":	"freertos10_xilinx_microblaze_0",
					"domainDispName":	"freertos10_xilinx_microblaze_0",
					"domainDesc":	"freertos10_xilinx_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.7",
					"mssFile":	"",
					"md5Digest":	"4a0cac93695171c60905572ea9faff97",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-07-30.02:27:05::SCWPlatform::updated the xpfm file.
TRACE::2021-07-30.02:27:05::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.02:27:05::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.02:27:05::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.02:27:05::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2021-07-30.02:27:05::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.02:27:05::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2021-07-30.02:27:05::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-07-30.02:27:05::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-07-30.02:27:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-30.02:27:05::SCWMssOS::Checking the sw design at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2021-07-30.02:27:05::SCWMssOS::DEBUG:  swdes dump  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system||

TRACE::2021-07-30.02:27:05::SCWMssOS::Sw design exists and opened at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2021-07-30.02:33:06::SCWMssOS::cleaning the bsp 
TRACE::2021-07-30.02:33:06::SCWMssOS::System Command Ran  F: & cd  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp & make clean 
TRACE::2021-07-30.02:33:06::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s clean 

TRACE::2021-07-30.02:33:06::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s clean 

TRACE::2021-07-30.02:33:06::SCWMssOS::make -C microblaze_0/libsrc/emaclite_v4_6/src -s clean 

TRACE::2021-07-30.02:33:06::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_7/src -s clean 

TRACE::2021-07-30.02:33:07::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s clean 

TRACE::2021-07-30.02:33:07::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s clean 

TRACE::2021-07-30.02:33:07::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_7/src -s clean 

TRACE::2021-07-30.02:33:07::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s clean 

TRACE::2021-07-30.02:33:07::SCWMssOS::rm -f microblaze_0/lib/libxil.a

LOG::2021-07-30.02:33:09::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2021-07-30.02:33:09::SCWPlatform::Sanity checking of platform is completed
LOG::2021-07-30.02:33:09::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2021-07-30.02:33:09::SCWSystem::Checking the domain freertos10_xilinx_microblaze_0
LOG::2021-07-30.02:33:09::SCWSystem::Not a boot domain 
LOG::2021-07-30.02:33:09::SCWSystem::Started Processing the domain freertos10_xilinx_microblaze_0
TRACE::2021-07-30.02:33:09::SCWDomain::Generating domain artifcats
TRACE::2021-07-30.02:33:09::SCWMssOS::Generating standalone artifcats
TRACE::2021-07-30.02:33:09::SCWMssOS:: Copying the user libraries. 
TRACE::2021-07-30.02:33:09::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.02:33:09::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.02:33:09::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.02:33:09::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2021-07-30.02:33:09::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.02:33:09::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2021-07-30.02:33:09::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-07-30.02:33:09::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-07-30.02:33:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-30.02:33:09::SCWMssOS::Checking the sw design at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2021-07-30.02:33:09::SCWMssOS::DEBUG:  swdes dump  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system||

TRACE::2021-07-30.02:33:09::SCWMssOS::Sw design exists and opened at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2021-07-30.02:33:09::SCWMssOS::Completed writing the mss file at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp
TRACE::2021-07-30.02:33:09::SCWMssOS::Mss edits present, copying mssfile into export location F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2021-07-30.02:33:09::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-07-30.02:33:09::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-07-30.02:33:09::SCWDomain::Building the domain as part of full build :  freertos10_xilinx_microblaze_0
TRACE::2021-07-30.02:33:09::SCWMssOS::doing bsp build ... 
TRACE::2021-07-30.02:33:09::SCWMssOS::System Command Ran  F: & cd  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp & make 
TRACE::2021-07-30.02:33:09::SCWMssOS::make --no-print-directory seq_libs

TRACE::2021-07-30.02:33:09::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2021-07-30.02:33:09::SCWMssOS::make -j --no-print-directory par_libs

TRACE::2021-07-30.02:33:09::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2021-07-30.02:33:09::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-07-30.02:33:09::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-hig
TRACE::2021-07-30.02:33:09::SCWMssOS::h -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.02:33:09::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2021-07-30.02:33:09::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-07-30.02:33:09::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-hig
TRACE::2021-07-30.02:33:09::SCWMssOS::h -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.02:33:09::SCWMssOS::"Running Make include in microblaze_0/libsrc/emaclite_v4_6/src"

TRACE::2021-07-30.02:33:09::SCWMssOS::make -C microblaze_0/libsrc/emaclite_v4_6/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-07-30.02:33:09::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply
TRACE::2021-07-30.02:33:09::SCWMssOS::-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.02:33:09::SCWMssOS::"Running Make include in microblaze_0/libsrc/freertos10_xilinx_v1_7/src"

TRACE::2021-07-30.02:33:09::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb
TRACE::2021-07-30.02:33:09::SCWMssOS::-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl
TRACE::2021-07-30.02:33:09::SCWMssOS::-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.02:33:09::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_7/src"

TRACE::2021-07-30.02:33:09::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-07-30.02:33:09::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-hig
TRACE::2021-07-30.02:33:09::SCWMssOS::h -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.02:33:09::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_12/src"

TRACE::2021-07-30.02:33:09::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-07-30.02:33:09::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-hi
TRACE::2021-07-30.02:33:09::SCWMssOS::gh -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.02:33:09::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_7/src"

TRACE::2021-07-30.02:33:09::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2021-07-30.02:33:09::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-h
TRACE::2021-07-30.02:33:09::SCWMssOS::igh -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.02:33:09::SCWMssOS::"includes"

TRACE::2021-07-30.02:33:09::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2021-07-30.02:33:09::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-07-30.02:33:09::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply
TRACE::2021-07-30.02:33:09::SCWMssOS::-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.02:33:10::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2021-07-30.02:33:10::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-07-30.02:33:10::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-high -
TRACE::2021-07-30.02:33:10::SCWMssOS::mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.02:33:10::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2021-07-30.02:33:10::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-07-30.02:33:10::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-high -
TRACE::2021-07-30.02:33:10::SCWMssOS::mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.02:33:10::SCWMssOS::"Running Make libs in microblaze_0/libsrc/emaclite_v4_6/src"

TRACE::2021-07-30.02:33:10::SCWMssOS::make -C microblaze_0/libsrc/emaclite_v4_6/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-07-30.02:33:10::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-hi
TRACE::2021-07-30.02:33:10::SCWMssOS::gh -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.02:33:10::SCWMssOS::"Running Make libs in microblaze_0/libsrc/freertos10_xilinx_v1_7/src"

TRACE::2021-07-30.02:33:10::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar
TRACE::2021-07-30.02:33:10::SCWMssOS::" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-mu
TRACE::2021-07-30.02:33:10::SCWMssOS::ltiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.02:33:10::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_7/src"

TRACE::2021-07-30.02:33:10::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-07-30.02:33:10::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-high -
TRACE::2021-07-30.02:33:10::SCWMssOS::mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.02:33:10::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_12/src"

TRACE::2021-07-30.02:33:10::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2021-07-30.02:33:10::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-high 
TRACE::2021-07-30.02:33:10::SCWMssOS::-mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.02:33:10::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_7/src"

TRACE::2021-07-30.02:33:10::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2021-07-30.02:33:10::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-high
TRACE::2021-07-30.02:33:10::SCWMssOS:: -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.02:33:10::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2021-07-30.02:33:10::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-07-30.02:33:10::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-hi
TRACE::2021-07-30.02:33:10::SCWMssOS::gh -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.02:33:11::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2021-07-30.02:33:11::SCWMssOS::make --no-print-directory archive

TRACE::2021-07-30.02:33:11::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/xplatform_info.o microblaze_0/lib/xuartl
TRACE::2021-07-30.02:33:11::SCWMssOS::ite.o microblaze_0/lib/microblaze_disable_exceptions.o microblaze_0/lib/print.o microblaze_0/lib/xemaclite_intr.o microblaze_0/
TRACE::2021-07-30.02:33:11::SCWMssOS::lib/xtmrctr_options.o microblaze_0/lib/_exit.o microblaze_0/lib/xil_testio.o microblaze_0/lib/microblaze_disable_dcache.o micro
TRACE::2021-07-30.02:33:11::SCWMssOS::blaze_0/lib/microblaze_flush_dcache_range.o microblaze_0/lib/microblaze_flush_cache_ext.o microblaze_0/lib/xil_misc_psreset_api
TRACE::2021-07-30.02:33:11::SCWMssOS::.o microblaze_0/lib/xil_cache.o microblaze_0/lib/inbyte.o microblaze_0/lib/xuartlite_stats.o microblaze_0/lib/microblaze_except
TRACE::2021-07-30.02:33:11::SCWMssOS::ion_handler.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/mi
TRACE::2021-07-30.02:33:11::SCWMssOS::croblaze_invalidate_dcache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib/xbram_selftest.o microblaze_0/li
TRACE::2021-07-30.02:33:11::SCWMssOS::b/microblaze_disable_icache.o microblaze_0/lib/xgpio_g.o microblaze_0/lib/xil_mem.o microblaze_0/lib/xemaclite.o microblaze_0/l
TRACE::2021-07-30.02:33:11::SCWMssOS::ib/xtmrctr_l.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/xgpio_selftest.o microblaze_0/lib/xtmrctr_i
TRACE::2021-07-30.02:33:11::SCWMssOS::ntr.o microblaze_0/lib/xbram_intr.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xintc_g.o
TRACE::2021-07-30.02:33:11::SCWMssOS:: microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xintc_selftest.o microblaze_0/lib/xintc_l.o microblaze_0/lib/outbyte.o microbl
TRACE::2021-07-30.02:33:11::SCWMssOS::aze_0/lib/xgpio_intr.o microblaze_0/lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_cache_ext.o
TRACE::2021-07-30.02:33:11::SCWMssOS:: microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/microblaze_sleep.o microblaze_0/lib/xuartlite_sinit.o microblaze_
TRACE::2021-07-30.02:33:11::SCWMssOS::0/lib/hw_exception_handler.o microblaze_0/lib/xtmrctr.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xgpio_sinit.o mi
TRACE::2021-07-30.02:33:11::SCWMssOS::croblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/xil_testcache.o microblaze_0/lib/microblaze_selftest.o microblaze_0/
TRACE::2021-07-30.02:33:11::SCWMssOS::lib/microblaze_interrupts_g.o microblaze_0/lib/xemaclite_g.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/x
TRACE::2021-07-30.02:33:11::SCWMssOS::io.o microblaze_0/lib/xtmrctr_g.o microblaze_0/lib/microblaze_enable_dcache.o microblaze_0/lib/xbram.o microblaze_0/lib/microbl
TRACE::2021-07-30.02:33:11::SCWMssOS::aze_invalidate_icache_range.o microblaze_0/lib/xtmrctr_selftest.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/
TRACE::2021-07-30.02:33:11::SCWMssOS::lib/microblaze_invalidate_icache.o microblaze_0/lib/errno.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xil_util.o microbla
TRACE::2021-07-30.02:33:11::SCWMssOS::ze_0/lib/xintc_options.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/xintc_intr.o microblaze_0/li
TRACE::2021-07-30.02:33:11::SCWMssOS::b/pvr.o microblaze_0/lib/xgpio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xemaclite_l.o microblaze_0/lib/microblaze_flus
TRACE::2021-07-30.02:33:11::SCWMssOS::h_dcache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_assert.o microblaze_0/lib/microblaze_enable_interrupts.o microb
TRACE::2021-07-30.02:33:11::SCWMssOS::laze_0/lib/xemaclite_sinit.o microblaze_0/lib/xgpio_extra.o microblaze_0/lib/microblaze_enable_icache.o microblaze_0/lib/xintc.
TRACE::2021-07-30.02:33:11::SCWMssOS::o microblaze_0/lib/xemaclite_selftest.o microblaze_0/lib/xtmrctr_stats.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xtmr
TRACE::2021-07-30.02:33:11::SCWMssOS::ctr_sinit.o microblaze_0/lib/fcntl.o microblaze_0/lib/microblaze_init_icache_range.o

TRACE::2021-07-30.02:33:11::SCWMssOS::'Finished building libraries'

TRACE::2021-07-30.02:33:11::SCWMssOS::Copying to export directory.
TRACE::2021-07-30.02:33:12::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-07-30.02:33:12::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-07-30.02:33:12::SCWSystem::Completed Processing the domain freertos10_xilinx_microblaze_0
LOG::2021-07-30.02:33:12::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2021-07-30.02:33:12::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2021-07-30.02:33:12::SCWPlatform::Started preparing the platform 
TRACE::2021-07-30.02:33:12::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2021-07-30.02:33:12::SCWSystem::dir created 
TRACE::2021-07-30.02:33:12::SCWSystem::Writing the bif 
TRACE::2021-07-30.02:33:12::SCWPlatform::Started writing the spfm file 
TRACE::2021-07-30.02:33:12::SCWPlatform::Started writing the xpfm file 
TRACE::2021-07-30.02:33:12::SCWPlatform::Completed generating the platform
TRACE::2021-07-30.02:33:12::SCWMssOS::Saving the mss changes F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2021-07-30.02:33:12::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-07-30.02:33:12::SCWMssOS::Completed writemss as part of save.
TRACE::2021-07-30.02:33:12::SCWMssOS::Commit changes completed.
TRACE::2021-07-30.02:33:12::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.02:33:12::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.02:33:12::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.02:33:12::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2021-07-30.02:33:12::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.02:33:12::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2021-07-30.02:33:12::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-07-30.02:33:12::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-07-30.02:33:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-30.02:33:12::SCWMssOS::Checking the sw design at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2021-07-30.02:33:12::SCWMssOS::DEBUG:  swdes dump  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system||

TRACE::2021-07-30.02:33:12::SCWMssOS::Sw design exists and opened at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2021-07-30.02:33:12::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"freertos10_xilinx_microblaze_0",
			"sysDefaultDom":	"freertos10_xilinx_microblaze_0",
			"domains":	[{
					"domainName":	"freertos10_xilinx_microblaze_0",
					"domainDispName":	"freertos10_xilinx_microblaze_0",
					"domainDesc":	"freertos10_xilinx_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.7",
					"mssFile":	"",
					"md5Digest":	"4a0cac93695171c60905572ea9faff97",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-07-30.02:33:12::SCWPlatform::updated the xpfm file.
TRACE::2021-07-30.02:33:12::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.02:33:12::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.02:33:12::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.02:33:12::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2021-07-30.02:33:12::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.02:33:12::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2021-07-30.02:33:12::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-07-30.02:33:12::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-07-30.02:33:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-30.02:33:12::SCWMssOS::Checking the sw design at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2021-07-30.02:33:12::SCWMssOS::DEBUG:  swdes dump  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system||

TRACE::2021-07-30.02:33:12::SCWMssOS::Sw design exists and opened at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2021-07-30.02:34:21::SCWMssOS::cleaning the bsp 
TRACE::2021-07-30.02:34:21::SCWMssOS::System Command Ran  F: & cd  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp & make clean 
TRACE::2021-07-30.02:34:21::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s clean 

TRACE::2021-07-30.02:34:21::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s clean 

TRACE::2021-07-30.02:34:21::SCWMssOS::make -C microblaze_0/libsrc/emaclite_v4_6/src -s clean 

TRACE::2021-07-30.02:34:21::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_7/src -s clean 

TRACE::2021-07-30.02:34:21::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s clean 

TRACE::2021-07-30.02:34:21::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s clean 

TRACE::2021-07-30.02:34:21::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_7/src -s clean 

TRACE::2021-07-30.02:34:22::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s clean 

TRACE::2021-07-30.02:34:22::SCWMssOS::rm -f microblaze_0/lib/libxil.a

LOG::2021-07-30.02:34:24::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2021-07-30.02:34:24::SCWPlatform::Sanity checking of platform is completed
LOG::2021-07-30.02:34:24::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2021-07-30.02:34:24::SCWSystem::Checking the domain freertos10_xilinx_microblaze_0
LOG::2021-07-30.02:34:24::SCWSystem::Not a boot domain 
LOG::2021-07-30.02:34:24::SCWSystem::Started Processing the domain freertos10_xilinx_microblaze_0
TRACE::2021-07-30.02:34:24::SCWDomain::Generating domain artifcats
TRACE::2021-07-30.02:34:24::SCWMssOS::Generating standalone artifcats
TRACE::2021-07-30.02:34:24::SCWMssOS:: Copying the user libraries. 
TRACE::2021-07-30.02:34:24::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.02:34:24::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.02:34:24::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.02:34:24::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2021-07-30.02:34:24::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.02:34:24::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2021-07-30.02:34:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-07-30.02:34:24::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-07-30.02:34:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-30.02:34:24::SCWMssOS::Checking the sw design at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2021-07-30.02:34:24::SCWMssOS::DEBUG:  swdes dump  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system||

TRACE::2021-07-30.02:34:24::SCWMssOS::Sw design exists and opened at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2021-07-30.02:34:24::SCWMssOS::Completed writing the mss file at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp
TRACE::2021-07-30.02:34:24::SCWMssOS::Mss edits present, copying mssfile into export location F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2021-07-30.02:34:24::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-07-30.02:34:24::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-07-30.02:34:24::SCWDomain::Building the domain as part of full build :  freertos10_xilinx_microblaze_0
TRACE::2021-07-30.02:34:24::SCWMssOS::doing bsp build ... 
TRACE::2021-07-30.02:34:24::SCWMssOS::System Command Ran  F: & cd  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp & make 
TRACE::2021-07-30.02:34:24::SCWMssOS::make --no-print-directory seq_libs

TRACE::2021-07-30.02:34:24::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2021-07-30.02:34:24::SCWMssOS::make -j --no-print-directory par_libs

TRACE::2021-07-30.02:34:24::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2021-07-30.02:34:24::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-07-30.02:34:24::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-hig
TRACE::2021-07-30.02:34:24::SCWMssOS::h -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.02:34:24::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2021-07-30.02:34:24::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-07-30.02:34:24::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-hig
TRACE::2021-07-30.02:34:24::SCWMssOS::h -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.02:34:24::SCWMssOS::"Running Make include in microblaze_0/libsrc/emaclite_v4_6/src"

TRACE::2021-07-30.02:34:24::SCWMssOS::make -C microblaze_0/libsrc/emaclite_v4_6/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-07-30.02:34:24::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply
TRACE::2021-07-30.02:34:24::SCWMssOS::-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.02:34:24::SCWMssOS::"Running Make include in microblaze_0/libsrc/freertos10_xilinx_v1_7/src"

TRACE::2021-07-30.02:34:24::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb
TRACE::2021-07-30.02:34:24::SCWMssOS::-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl
TRACE::2021-07-30.02:34:24::SCWMssOS::-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.02:34:24::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_7/src"

TRACE::2021-07-30.02:34:24::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-07-30.02:34:24::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-hig
TRACE::2021-07-30.02:34:24::SCWMssOS::h -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.02:34:24::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_12/src"

TRACE::2021-07-30.02:34:24::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-07-30.02:34:24::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-hi
TRACE::2021-07-30.02:34:24::SCWMssOS::gh -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.02:34:24::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_7/src"

TRACE::2021-07-30.02:34:24::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2021-07-30.02:34:24::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-h
TRACE::2021-07-30.02:34:24::SCWMssOS::igh -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.02:34:24::SCWMssOS::"includes"

TRACE::2021-07-30.02:34:24::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2021-07-30.02:34:24::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-07-30.02:34:24::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply
TRACE::2021-07-30.02:34:24::SCWMssOS::-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.02:34:24::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2021-07-30.02:34:24::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-07-30.02:34:24::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-high -
TRACE::2021-07-30.02:34:24::SCWMssOS::mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.02:34:24::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2021-07-30.02:34:24::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-07-30.02:34:24::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-high -
TRACE::2021-07-30.02:34:24::SCWMssOS::mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.02:34:24::SCWMssOS::"Running Make libs in microblaze_0/libsrc/emaclite_v4_6/src"

TRACE::2021-07-30.02:34:24::SCWMssOS::make -C microblaze_0/libsrc/emaclite_v4_6/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-07-30.02:34:24::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-hi
TRACE::2021-07-30.02:34:24::SCWMssOS::gh -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.02:34:24::SCWMssOS::"Running Make libs in microblaze_0/libsrc/freertos10_xilinx_v1_7/src"

TRACE::2021-07-30.02:34:24::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_7/src"

TRACE::2021-07-30.02:34:24::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar
TRACE::2021-07-30.02:34:24::SCWMssOS::" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-mu
TRACE::2021-07-30.02:34:24::SCWMssOS::ltiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.02:34:24::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_12/src"

TRACE::2021-07-30.02:34:24::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-07-30.02:34:24::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-high -
TRACE::2021-07-30.02:34:24::SCWMssOS::mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.02:34:24::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2021-07-30.02:34:24::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-high 
TRACE::2021-07-30.02:34:24::SCWMssOS::-mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.02:34:24::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_7/src"

TRACE::2021-07-30.02:34:24::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2021-07-30.02:34:24::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2021-07-30.02:34:24::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-high
TRACE::2021-07-30.02:34:24::SCWMssOS:: -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.02:34:25::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-07-30.02:34:25::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-hi
TRACE::2021-07-30.02:34:25::SCWMssOS::gh -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.02:34:26::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2021-07-30.02:34:26::SCWMssOS::make --no-print-directory archive

TRACE::2021-07-30.02:34:26::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/xplatform_info.o microblaze_0/lib/xuartl
TRACE::2021-07-30.02:34:26::SCWMssOS::ite.o microblaze_0/lib/microblaze_disable_exceptions.o microblaze_0/lib/print.o microblaze_0/lib/xemaclite_intr.o microblaze_0/
TRACE::2021-07-30.02:34:26::SCWMssOS::lib/xtmrctr_options.o microblaze_0/lib/_exit.o microblaze_0/lib/xil_testio.o microblaze_0/lib/microblaze_disable_dcache.o micro
TRACE::2021-07-30.02:34:26::SCWMssOS::blaze_0/lib/microblaze_flush_dcache_range.o microblaze_0/lib/microblaze_flush_cache_ext.o microblaze_0/lib/xil_misc_psreset_api
TRACE::2021-07-30.02:34:26::SCWMssOS::.o microblaze_0/lib/xil_cache.o microblaze_0/lib/inbyte.o microblaze_0/lib/xuartlite_stats.o microblaze_0/lib/microblaze_except
TRACE::2021-07-30.02:34:26::SCWMssOS::ion_handler.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/mi
TRACE::2021-07-30.02:34:26::SCWMssOS::croblaze_invalidate_dcache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib/xbram_selftest.o microblaze_0/li
TRACE::2021-07-30.02:34:26::SCWMssOS::b/microblaze_disable_icache.o microblaze_0/lib/xgpio_g.o microblaze_0/lib/xil_mem.o microblaze_0/lib/xemaclite.o microblaze_0/l
TRACE::2021-07-30.02:34:26::SCWMssOS::ib/xtmrctr_l.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/xgpio_selftest.o microblaze_0/lib/xtmrctr_i
TRACE::2021-07-30.02:34:26::SCWMssOS::ntr.o microblaze_0/lib/xbram_intr.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xintc_g.o
TRACE::2021-07-30.02:34:26::SCWMssOS:: microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xintc_selftest.o microblaze_0/lib/xintc_l.o microblaze_0/lib/outbyte.o microbl
TRACE::2021-07-30.02:34:26::SCWMssOS::aze_0/lib/xgpio_intr.o microblaze_0/lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_cache_ext.o
TRACE::2021-07-30.02:34:26::SCWMssOS:: microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/microblaze_sleep.o microblaze_0/lib/xuartlite_sinit.o microblaze_
TRACE::2021-07-30.02:34:26::SCWMssOS::0/lib/hw_exception_handler.o microblaze_0/lib/xtmrctr.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xgpio_sinit.o mi
TRACE::2021-07-30.02:34:26::SCWMssOS::croblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/xil_testcache.o microblaze_0/lib/microblaze_selftest.o microblaze_0/
TRACE::2021-07-30.02:34:26::SCWMssOS::lib/microblaze_interrupts_g.o microblaze_0/lib/xemaclite_g.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/x
TRACE::2021-07-30.02:34:26::SCWMssOS::io.o microblaze_0/lib/xtmrctr_g.o microblaze_0/lib/microblaze_enable_dcache.o microblaze_0/lib/xbram.o microblaze_0/lib/microbl
TRACE::2021-07-30.02:34:26::SCWMssOS::aze_invalidate_icache_range.o microblaze_0/lib/xtmrctr_selftest.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/
TRACE::2021-07-30.02:34:26::SCWMssOS::lib/microblaze_invalidate_icache.o microblaze_0/lib/errno.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xil_util.o microbla
TRACE::2021-07-30.02:34:26::SCWMssOS::ze_0/lib/xintc_options.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/xintc_intr.o microblaze_0/li
TRACE::2021-07-30.02:34:26::SCWMssOS::b/pvr.o microblaze_0/lib/xgpio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xemaclite_l.o microblaze_0/lib/microblaze_flus
TRACE::2021-07-30.02:34:26::SCWMssOS::h_dcache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_assert.o microblaze_0/lib/microblaze_enable_interrupts.o microb
TRACE::2021-07-30.02:34:26::SCWMssOS::laze_0/lib/xemaclite_sinit.o microblaze_0/lib/xgpio_extra.o microblaze_0/lib/microblaze_enable_icache.o microblaze_0/lib/xintc.
TRACE::2021-07-30.02:34:26::SCWMssOS::o microblaze_0/lib/xemaclite_selftest.o microblaze_0/lib/xtmrctr_stats.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xtmr
TRACE::2021-07-30.02:34:26::SCWMssOS::ctr_sinit.o microblaze_0/lib/fcntl.o microblaze_0/lib/microblaze_init_icache_range.o

TRACE::2021-07-30.02:34:26::SCWMssOS::'Finished building libraries'

TRACE::2021-07-30.02:34:26::SCWMssOS::Copying to export directory.
TRACE::2021-07-30.02:34:26::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-07-30.02:34:26::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-07-30.02:34:26::SCWSystem::Completed Processing the domain freertos10_xilinx_microblaze_0
LOG::2021-07-30.02:34:26::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2021-07-30.02:34:26::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2021-07-30.02:34:26::SCWPlatform::Started preparing the platform 
TRACE::2021-07-30.02:34:26::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2021-07-30.02:34:26::SCWSystem::dir created 
TRACE::2021-07-30.02:34:26::SCWSystem::Writing the bif 
TRACE::2021-07-30.02:34:26::SCWPlatform::Started writing the spfm file 
TRACE::2021-07-30.02:34:26::SCWPlatform::Started writing the xpfm file 
TRACE::2021-07-30.02:34:26::SCWPlatform::Completed generating the platform
TRACE::2021-07-30.02:34:26::SCWMssOS::Saving the mss changes F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2021-07-30.02:34:26::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-07-30.02:34:26::SCWMssOS::Completed writemss as part of save.
TRACE::2021-07-30.02:34:26::SCWMssOS::Commit changes completed.
TRACE::2021-07-30.02:34:26::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.02:34:26::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.02:34:26::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.02:34:26::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2021-07-30.02:34:26::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.02:34:26::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2021-07-30.02:34:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-07-30.02:34:26::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-07-30.02:34:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-30.02:34:26::SCWMssOS::Checking the sw design at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2021-07-30.02:34:26::SCWMssOS::DEBUG:  swdes dump  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system||

TRACE::2021-07-30.02:34:26::SCWMssOS::Sw design exists and opened at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2021-07-30.02:34:26::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"freertos10_xilinx_microblaze_0",
			"sysDefaultDom":	"freertos10_xilinx_microblaze_0",
			"domains":	[{
					"domainName":	"freertos10_xilinx_microblaze_0",
					"domainDispName":	"freertos10_xilinx_microblaze_0",
					"domainDesc":	"freertos10_xilinx_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.7",
					"mssFile":	"",
					"md5Digest":	"4a0cac93695171c60905572ea9faff97",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-07-30.02:34:26::SCWPlatform::updated the xpfm file.
TRACE::2021-07-30.02:34:26::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.02:34:26::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.02:34:26::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.02:34:26::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2021-07-30.02:34:26::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.02:34:26::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2021-07-30.02:34:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-07-30.02:34:26::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-07-30.02:34:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-30.02:34:26::SCWMssOS::Checking the sw design at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2021-07-30.02:34:26::SCWMssOS::DEBUG:  swdes dump  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system||

TRACE::2021-07-30.02:34:26::SCWMssOS::Sw design exists and opened at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2021-07-30.02:35:37::SCWMssOS::cleaning the bsp 
TRACE::2021-07-30.02:35:37::SCWMssOS::System Command Ran  F: & cd  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp & make clean 
TRACE::2021-07-30.02:35:37::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s clean 

TRACE::2021-07-30.02:35:37::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s clean 

TRACE::2021-07-30.02:35:37::SCWMssOS::make -C microblaze_0/libsrc/emaclite_v4_6/src -s clean 

TRACE::2021-07-30.02:35:37::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_7/src -s clean 

TRACE::2021-07-30.02:35:37::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s clean 

TRACE::2021-07-30.02:35:37::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s clean 

TRACE::2021-07-30.02:35:37::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_7/src -s clean 

TRACE::2021-07-30.02:35:38::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s clean 

TRACE::2021-07-30.02:35:38::SCWMssOS::rm -f microblaze_0/lib/libxil.a

LOG::2021-07-30.02:35:40::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2021-07-30.02:35:40::SCWPlatform::Sanity checking of platform is completed
LOG::2021-07-30.02:35:40::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2021-07-30.02:35:40::SCWSystem::Checking the domain freertos10_xilinx_microblaze_0
LOG::2021-07-30.02:35:40::SCWSystem::Not a boot domain 
LOG::2021-07-30.02:35:40::SCWSystem::Started Processing the domain freertos10_xilinx_microblaze_0
TRACE::2021-07-30.02:35:40::SCWDomain::Generating domain artifcats
TRACE::2021-07-30.02:35:40::SCWMssOS::Generating standalone artifcats
TRACE::2021-07-30.02:35:40::SCWMssOS:: Copying the user libraries. 
TRACE::2021-07-30.02:35:40::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.02:35:40::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.02:35:40::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.02:35:40::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2021-07-30.02:35:40::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.02:35:40::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2021-07-30.02:35:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-07-30.02:35:40::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-07-30.02:35:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-30.02:35:40::SCWMssOS::Checking the sw design at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2021-07-30.02:35:40::SCWMssOS::DEBUG:  swdes dump  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system||

TRACE::2021-07-30.02:35:40::SCWMssOS::Sw design exists and opened at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2021-07-30.02:35:40::SCWMssOS::Completed writing the mss file at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp
TRACE::2021-07-30.02:35:40::SCWMssOS::Mss edits present, copying mssfile into export location F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2021-07-30.02:35:40::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-07-30.02:35:40::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-07-30.02:35:40::SCWDomain::Building the domain as part of full build :  freertos10_xilinx_microblaze_0
TRACE::2021-07-30.02:35:40::SCWMssOS::doing bsp build ... 
TRACE::2021-07-30.02:35:40::SCWMssOS::System Command Ran  F: & cd  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp & make 
TRACE::2021-07-30.02:35:40::SCWMssOS::make --no-print-directory seq_libs

TRACE::2021-07-30.02:35:40::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2021-07-30.02:35:40::SCWMssOS::make -j --no-print-directory par_libs

TRACE::2021-07-30.02:35:40::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2021-07-30.02:35:40::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-07-30.02:35:40::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-hig
TRACE::2021-07-30.02:35:40::SCWMssOS::h -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.02:35:40::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2021-07-30.02:35:40::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-07-30.02:35:40::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-hig
TRACE::2021-07-30.02:35:40::SCWMssOS::h -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.02:35:40::SCWMssOS::"Running Make include in microblaze_0/libsrc/emaclite_v4_6/src"

TRACE::2021-07-30.02:35:40::SCWMssOS::make -C microblaze_0/libsrc/emaclite_v4_6/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-07-30.02:35:40::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply
TRACE::2021-07-30.02:35:40::SCWMssOS::-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.02:35:40::SCWMssOS::"Running Make include in microblaze_0/libsrc/freertos10_xilinx_v1_7/src"

TRACE::2021-07-30.02:35:40::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb
TRACE::2021-07-30.02:35:40::SCWMssOS::-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl
TRACE::2021-07-30.02:35:40::SCWMssOS::-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.02:35:40::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_7/src"

TRACE::2021-07-30.02:35:40::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-07-30.02:35:40::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-hig
TRACE::2021-07-30.02:35:40::SCWMssOS::h -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.02:35:40::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_12/src"

TRACE::2021-07-30.02:35:40::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-07-30.02:35:40::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-hi
TRACE::2021-07-30.02:35:40::SCWMssOS::gh -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.02:35:40::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_7/src"

TRACE::2021-07-30.02:35:40::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2021-07-30.02:35:40::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-h
TRACE::2021-07-30.02:35:40::SCWMssOS::igh -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.02:35:40::SCWMssOS::"includes"

TRACE::2021-07-30.02:35:40::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2021-07-30.02:35:40::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-07-30.02:35:40::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply
TRACE::2021-07-30.02:35:40::SCWMssOS::-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.02:35:40::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2021-07-30.02:35:40::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-07-30.02:35:40::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-high -
TRACE::2021-07-30.02:35:40::SCWMssOS::mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.02:35:40::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2021-07-30.02:35:40::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-07-30.02:35:40::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-high -
TRACE::2021-07-30.02:35:40::SCWMssOS::mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.02:35:40::SCWMssOS::"Running Make libs in microblaze_0/libsrc/emaclite_v4_6/src"

TRACE::2021-07-30.02:35:40::SCWMssOS::make -C microblaze_0/libsrc/emaclite_v4_6/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-07-30.02:35:40::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-hi
TRACE::2021-07-30.02:35:40::SCWMssOS::gh -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.02:35:40::SCWMssOS::"Running Make libs in microblaze_0/libsrc/freertos10_xilinx_v1_7/src"

TRACE::2021-07-30.02:35:40::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar
TRACE::2021-07-30.02:35:40::SCWMssOS::" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-mu
TRACE::2021-07-30.02:35:40::SCWMssOS::ltiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.02:35:40::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_7/src"

TRACE::2021-07-30.02:35:40::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-07-30.02:35:40::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-high -
TRACE::2021-07-30.02:35:40::SCWMssOS::mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.02:35:40::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_12/src"

TRACE::2021-07-30.02:35:40::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2021-07-30.02:35:40::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-high 
TRACE::2021-07-30.02:35:40::SCWMssOS::-mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.02:35:40::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_7/src"

TRACE::2021-07-30.02:35:40::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2021-07-30.02:35:40::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2021-07-30.02:35:40::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-high
TRACE::2021-07-30.02:35:40::SCWMssOS:: -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.02:35:40::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-07-30.02:35:40::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-hi
TRACE::2021-07-30.02:35:40::SCWMssOS::gh -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.02:35:42::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2021-07-30.02:35:42::SCWMssOS::make --no-print-directory archive

TRACE::2021-07-30.02:35:42::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/xplatform_info.o microblaze_0/lib/xuartl
TRACE::2021-07-30.02:35:42::SCWMssOS::ite.o microblaze_0/lib/microblaze_disable_exceptions.o microblaze_0/lib/print.o microblaze_0/lib/xemaclite_intr.o microblaze_0/
TRACE::2021-07-30.02:35:42::SCWMssOS::lib/xtmrctr_options.o microblaze_0/lib/_exit.o microblaze_0/lib/xil_testio.o microblaze_0/lib/microblaze_disable_dcache.o micro
TRACE::2021-07-30.02:35:42::SCWMssOS::blaze_0/lib/microblaze_flush_dcache_range.o microblaze_0/lib/microblaze_flush_cache_ext.o microblaze_0/lib/xil_misc_psreset_api
TRACE::2021-07-30.02:35:42::SCWMssOS::.o microblaze_0/lib/xil_cache.o microblaze_0/lib/inbyte.o microblaze_0/lib/xuartlite_stats.o microblaze_0/lib/microblaze_except
TRACE::2021-07-30.02:35:42::SCWMssOS::ion_handler.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/mi
TRACE::2021-07-30.02:35:42::SCWMssOS::croblaze_invalidate_dcache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib/xbram_selftest.o microblaze_0/li
TRACE::2021-07-30.02:35:42::SCWMssOS::b/microblaze_disable_icache.o microblaze_0/lib/xgpio_g.o microblaze_0/lib/xil_mem.o microblaze_0/lib/xemaclite.o microblaze_0/l
TRACE::2021-07-30.02:35:42::SCWMssOS::ib/xtmrctr_l.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/xgpio_selftest.o microblaze_0/lib/xtmrctr_i
TRACE::2021-07-30.02:35:42::SCWMssOS::ntr.o microblaze_0/lib/xbram_intr.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xintc_g.o
TRACE::2021-07-30.02:35:42::SCWMssOS:: microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xintc_selftest.o microblaze_0/lib/xintc_l.o microblaze_0/lib/outbyte.o microbl
TRACE::2021-07-30.02:35:42::SCWMssOS::aze_0/lib/xgpio_intr.o microblaze_0/lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_cache_ext.o
TRACE::2021-07-30.02:35:42::SCWMssOS:: microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/microblaze_sleep.o microblaze_0/lib/xuartlite_sinit.o microblaze_
TRACE::2021-07-30.02:35:42::SCWMssOS::0/lib/hw_exception_handler.o microblaze_0/lib/xtmrctr.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xgpio_sinit.o mi
TRACE::2021-07-30.02:35:42::SCWMssOS::croblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/xil_testcache.o microblaze_0/lib/microblaze_selftest.o microblaze_0/
TRACE::2021-07-30.02:35:42::SCWMssOS::lib/microblaze_interrupts_g.o microblaze_0/lib/xemaclite_g.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/x
TRACE::2021-07-30.02:35:42::SCWMssOS::io.o microblaze_0/lib/xtmrctr_g.o microblaze_0/lib/microblaze_enable_dcache.o microblaze_0/lib/xbram.o microblaze_0/lib/microbl
TRACE::2021-07-30.02:35:42::SCWMssOS::aze_invalidate_icache_range.o microblaze_0/lib/xtmrctr_selftest.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/
TRACE::2021-07-30.02:35:42::SCWMssOS::lib/microblaze_invalidate_icache.o microblaze_0/lib/errno.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xil_util.o microbla
TRACE::2021-07-30.02:35:42::SCWMssOS::ze_0/lib/xintc_options.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/xintc_intr.o microblaze_0/li
TRACE::2021-07-30.02:35:42::SCWMssOS::b/pvr.o microblaze_0/lib/xgpio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xemaclite_l.o microblaze_0/lib/microblaze_flus
TRACE::2021-07-30.02:35:42::SCWMssOS::h_dcache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_assert.o microblaze_0/lib/microblaze_enable_interrupts.o microb
TRACE::2021-07-30.02:35:42::SCWMssOS::laze_0/lib/xemaclite_sinit.o microblaze_0/lib/xgpio_extra.o microblaze_0/lib/microblaze_enable_icache.o microblaze_0/lib/xintc.
TRACE::2021-07-30.02:35:42::SCWMssOS::o microblaze_0/lib/xemaclite_selftest.o microblaze_0/lib/xtmrctr_stats.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xtmr
TRACE::2021-07-30.02:35:42::SCWMssOS::ctr_sinit.o microblaze_0/lib/fcntl.o microblaze_0/lib/microblaze_init_icache_range.o

TRACE::2021-07-30.02:35:42::SCWMssOS::'Finished building libraries'

TRACE::2021-07-30.02:35:42::SCWMssOS::Copying to export directory.
TRACE::2021-07-30.02:35:42::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-07-30.02:35:42::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-07-30.02:35:42::SCWSystem::Completed Processing the domain freertos10_xilinx_microblaze_0
LOG::2021-07-30.02:35:42::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2021-07-30.02:35:42::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2021-07-30.02:35:42::SCWPlatform::Started preparing the platform 
TRACE::2021-07-30.02:35:42::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2021-07-30.02:35:42::SCWSystem::dir created 
TRACE::2021-07-30.02:35:42::SCWSystem::Writing the bif 
TRACE::2021-07-30.02:35:42::SCWPlatform::Started writing the spfm file 
TRACE::2021-07-30.02:35:42::SCWPlatform::Started writing the xpfm file 
TRACE::2021-07-30.02:35:42::SCWPlatform::Completed generating the platform
TRACE::2021-07-30.02:35:42::SCWMssOS::Saving the mss changes F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2021-07-30.02:35:42::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-07-30.02:35:42::SCWMssOS::Completed writemss as part of save.
TRACE::2021-07-30.02:35:42::SCWMssOS::Commit changes completed.
TRACE::2021-07-30.02:35:42::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.02:35:42::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.02:35:42::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.02:35:42::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2021-07-30.02:35:42::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.02:35:42::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2021-07-30.02:35:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-07-30.02:35:42::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-07-30.02:35:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-30.02:35:42::SCWMssOS::Checking the sw design at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2021-07-30.02:35:42::SCWMssOS::DEBUG:  swdes dump  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system||

TRACE::2021-07-30.02:35:42::SCWMssOS::Sw design exists and opened at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2021-07-30.02:35:42::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"freertos10_xilinx_microblaze_0",
			"sysDefaultDom":	"freertos10_xilinx_microblaze_0",
			"domains":	[{
					"domainName":	"freertos10_xilinx_microblaze_0",
					"domainDispName":	"freertos10_xilinx_microblaze_0",
					"domainDesc":	"freertos10_xilinx_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.7",
					"mssFile":	"",
					"md5Digest":	"4a0cac93695171c60905572ea9faff97",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-07-30.02:35:42::SCWPlatform::updated the xpfm file.
TRACE::2021-07-30.02:35:42::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.02:35:42::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.02:35:42::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.02:35:42::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2021-07-30.02:35:42::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.02:35:42::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2021-07-30.02:35:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-07-30.02:35:42::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-07-30.02:35:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-30.02:35:42::SCWMssOS::Checking the sw design at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2021-07-30.02:35:42::SCWMssOS::DEBUG:  swdes dump  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system||

TRACE::2021-07-30.02:35:42::SCWMssOS::Sw design exists and opened at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2021-07-30.02:37:13::SCWMssOS::cleaning the bsp 
TRACE::2021-07-30.02:37:13::SCWMssOS::System Command Ran  F: & cd  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp & make clean 
TRACE::2021-07-30.02:37:13::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s clean 

TRACE::2021-07-30.02:37:13::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s clean 

TRACE::2021-07-30.02:37:14::SCWMssOS::make -C microblaze_0/libsrc/emaclite_v4_6/src -s clean 

TRACE::2021-07-30.02:37:14::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_7/src -s clean 

TRACE::2021-07-30.02:37:14::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s clean 

TRACE::2021-07-30.02:37:14::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s clean 

TRACE::2021-07-30.02:37:14::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_7/src -s clean 

TRACE::2021-07-30.02:37:14::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s clean 

TRACE::2021-07-30.02:37:14::SCWMssOS::rm -f microblaze_0/lib/libxil.a

LOG::2021-07-30.02:37:17::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2021-07-30.02:37:17::SCWPlatform::Sanity checking of platform is completed
LOG::2021-07-30.02:37:17::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2021-07-30.02:37:17::SCWSystem::Checking the domain freertos10_xilinx_microblaze_0
LOG::2021-07-30.02:37:17::SCWSystem::Not a boot domain 
LOG::2021-07-30.02:37:17::SCWSystem::Started Processing the domain freertos10_xilinx_microblaze_0
TRACE::2021-07-30.02:37:17::SCWDomain::Generating domain artifcats
TRACE::2021-07-30.02:37:17::SCWMssOS::Generating standalone artifcats
TRACE::2021-07-30.02:37:17::SCWMssOS:: Copying the user libraries. 
TRACE::2021-07-30.02:37:17::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.02:37:17::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.02:37:17::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.02:37:17::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2021-07-30.02:37:17::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.02:37:17::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2021-07-30.02:37:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-07-30.02:37:17::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-07-30.02:37:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-30.02:37:17::SCWMssOS::Checking the sw design at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2021-07-30.02:37:17::SCWMssOS::DEBUG:  swdes dump  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system||

TRACE::2021-07-30.02:37:17::SCWMssOS::Sw design exists and opened at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2021-07-30.02:37:17::SCWMssOS::Completed writing the mss file at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp
TRACE::2021-07-30.02:37:17::SCWMssOS::Mss edits present, copying mssfile into export location F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2021-07-30.02:37:17::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-07-30.02:37:17::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-07-30.02:37:17::SCWDomain::Building the domain as part of full build :  freertos10_xilinx_microblaze_0
TRACE::2021-07-30.02:37:17::SCWMssOS::doing bsp build ... 
TRACE::2021-07-30.02:37:17::SCWMssOS::System Command Ran  F: & cd  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp & make 
TRACE::2021-07-30.02:37:17::SCWMssOS::make --no-print-directory seq_libs

TRACE::2021-07-30.02:37:17::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2021-07-30.02:37:17::SCWMssOS::make -j --no-print-directory par_libs

TRACE::2021-07-30.02:37:17::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2021-07-30.02:37:17::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-07-30.02:37:17::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-hig
TRACE::2021-07-30.02:37:17::SCWMssOS::h -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.02:37:17::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2021-07-30.02:37:17::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-07-30.02:37:17::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-hig
TRACE::2021-07-30.02:37:17::SCWMssOS::h -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.02:37:17::SCWMssOS::"Running Make include in microblaze_0/libsrc/emaclite_v4_6/src"

TRACE::2021-07-30.02:37:17::SCWMssOS::make -C microblaze_0/libsrc/emaclite_v4_6/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-07-30.02:37:17::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply
TRACE::2021-07-30.02:37:17::SCWMssOS::-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.02:37:17::SCWMssOS::"Running Make include in microblaze_0/libsrc/freertos10_xilinx_v1_7/src"

TRACE::2021-07-30.02:37:17::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb
TRACE::2021-07-30.02:37:17::SCWMssOS::-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl
TRACE::2021-07-30.02:37:17::SCWMssOS::-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.02:37:17::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_7/src"

TRACE::2021-07-30.02:37:17::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-07-30.02:37:17::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-hig
TRACE::2021-07-30.02:37:17::SCWMssOS::h -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.02:37:17::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_12/src"

TRACE::2021-07-30.02:37:17::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-07-30.02:37:17::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-hi
TRACE::2021-07-30.02:37:17::SCWMssOS::gh -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.02:37:17::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_7/src"

TRACE::2021-07-30.02:37:17::SCWMssOS::"includes"

TRACE::2021-07-30.02:37:17::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2021-07-30.02:37:17::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-h
TRACE::2021-07-30.02:37:17::SCWMssOS::igh -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.02:37:17::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2021-07-30.02:37:17::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-07-30.02:37:17::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply
TRACE::2021-07-30.02:37:17::SCWMssOS::-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.02:37:17::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2021-07-30.02:37:17::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-07-30.02:37:17::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-high -
TRACE::2021-07-30.02:37:17::SCWMssOS::mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.02:37:17::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2021-07-30.02:37:17::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-07-30.02:37:17::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-high -
TRACE::2021-07-30.02:37:17::SCWMssOS::mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.02:37:17::SCWMssOS::"Running Make libs in microblaze_0/libsrc/emaclite_v4_6/src"

TRACE::2021-07-30.02:37:17::SCWMssOS::make -C microblaze_0/libsrc/emaclite_v4_6/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-07-30.02:37:17::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-hi
TRACE::2021-07-30.02:37:17::SCWMssOS::gh -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.02:37:17::SCWMssOS::"Running Make libs in microblaze_0/libsrc/freertos10_xilinx_v1_7/src"

TRACE::2021-07-30.02:37:17::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar
TRACE::2021-07-30.02:37:17::SCWMssOS::" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-mu
TRACE::2021-07-30.02:37:17::SCWMssOS::ltiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.02:37:17::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_7/src"

TRACE::2021-07-30.02:37:17::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-07-30.02:37:17::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-high -
TRACE::2021-07-30.02:37:17::SCWMssOS::mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.02:37:17::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_12/src"

TRACE::2021-07-30.02:37:17::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2021-07-30.02:37:17::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-high 
TRACE::2021-07-30.02:37:17::SCWMssOS::-mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.02:37:17::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_7/src"

TRACE::2021-07-30.02:37:17::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2021-07-30.02:37:17::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-07-30.02:37:17::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-hi
TRACE::2021-07-30.02:37:17::SCWMssOS::gh -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.02:37:17::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2021-07-30.02:37:17::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-high
TRACE::2021-07-30.02:37:17::SCWMssOS:: -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.02:37:19::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2021-07-30.02:37:19::SCWMssOS::make --no-print-directory archive

TRACE::2021-07-30.02:37:19::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/xplatform_info.o microblaze_0/lib/xuartl
TRACE::2021-07-30.02:37:19::SCWMssOS::ite.o microblaze_0/lib/microblaze_disable_exceptions.o microblaze_0/lib/print.o microblaze_0/lib/xemaclite_intr.o microblaze_0/
TRACE::2021-07-30.02:37:19::SCWMssOS::lib/xtmrctr_options.o microblaze_0/lib/_exit.o microblaze_0/lib/xil_testio.o microblaze_0/lib/microblaze_disable_dcache.o micro
TRACE::2021-07-30.02:37:19::SCWMssOS::blaze_0/lib/microblaze_flush_dcache_range.o microblaze_0/lib/microblaze_flush_cache_ext.o microblaze_0/lib/xil_misc_psreset_api
TRACE::2021-07-30.02:37:19::SCWMssOS::.o microblaze_0/lib/xil_cache.o microblaze_0/lib/inbyte.o microblaze_0/lib/xuartlite_stats.o microblaze_0/lib/microblaze_except
TRACE::2021-07-30.02:37:19::SCWMssOS::ion_handler.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/mi
TRACE::2021-07-30.02:37:19::SCWMssOS::croblaze_invalidate_dcache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib/xbram_selftest.o microblaze_0/li
TRACE::2021-07-30.02:37:19::SCWMssOS::b/microblaze_disable_icache.o microblaze_0/lib/xgpio_g.o microblaze_0/lib/xil_mem.o microblaze_0/lib/xemaclite.o microblaze_0/l
TRACE::2021-07-30.02:37:19::SCWMssOS::ib/xtmrctr_l.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/xgpio_selftest.o microblaze_0/lib/xtmrctr_i
TRACE::2021-07-30.02:37:19::SCWMssOS::ntr.o microblaze_0/lib/xbram_intr.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xintc_g.o
TRACE::2021-07-30.02:37:19::SCWMssOS:: microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xintc_selftest.o microblaze_0/lib/xintc_l.o microblaze_0/lib/outbyte.o microbl
TRACE::2021-07-30.02:37:19::SCWMssOS::aze_0/lib/xgpio_intr.o microblaze_0/lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_cache_ext.o
TRACE::2021-07-30.02:37:19::SCWMssOS:: microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/microblaze_sleep.o microblaze_0/lib/xuartlite_sinit.o microblaze_
TRACE::2021-07-30.02:37:19::SCWMssOS::0/lib/hw_exception_handler.o microblaze_0/lib/xtmrctr.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xgpio_sinit.o mi
TRACE::2021-07-30.02:37:19::SCWMssOS::croblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/xil_testcache.o microblaze_0/lib/microblaze_selftest.o microblaze_0/
TRACE::2021-07-30.02:37:19::SCWMssOS::lib/microblaze_interrupts_g.o microblaze_0/lib/xemaclite_g.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/x
TRACE::2021-07-30.02:37:19::SCWMssOS::io.o microblaze_0/lib/xtmrctr_g.o microblaze_0/lib/microblaze_enable_dcache.o microblaze_0/lib/xbram.o microblaze_0/lib/microbl
TRACE::2021-07-30.02:37:19::SCWMssOS::aze_invalidate_icache_range.o microblaze_0/lib/xtmrctr_selftest.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/
TRACE::2021-07-30.02:37:19::SCWMssOS::lib/microblaze_invalidate_icache.o microblaze_0/lib/errno.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xil_util.o microbla
TRACE::2021-07-30.02:37:19::SCWMssOS::ze_0/lib/xintc_options.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/xintc_intr.o microblaze_0/li
TRACE::2021-07-30.02:37:19::SCWMssOS::b/pvr.o microblaze_0/lib/xgpio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xemaclite_l.o microblaze_0/lib/microblaze_flus
TRACE::2021-07-30.02:37:19::SCWMssOS::h_dcache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_assert.o microblaze_0/lib/microblaze_enable_interrupts.o microb
TRACE::2021-07-30.02:37:19::SCWMssOS::laze_0/lib/xemaclite_sinit.o microblaze_0/lib/xgpio_extra.o microblaze_0/lib/microblaze_enable_icache.o microblaze_0/lib/xintc.
TRACE::2021-07-30.02:37:19::SCWMssOS::o microblaze_0/lib/xemaclite_selftest.o microblaze_0/lib/xtmrctr_stats.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xtmr
TRACE::2021-07-30.02:37:19::SCWMssOS::ctr_sinit.o microblaze_0/lib/fcntl.o microblaze_0/lib/microblaze_init_icache_range.o

TRACE::2021-07-30.02:37:19::SCWMssOS::'Finished building libraries'

TRACE::2021-07-30.02:37:19::SCWMssOS::Copying to export directory.
TRACE::2021-07-30.02:37:19::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-07-30.02:37:19::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-07-30.02:37:19::SCWSystem::Completed Processing the domain freertos10_xilinx_microblaze_0
LOG::2021-07-30.02:37:19::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2021-07-30.02:37:19::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2021-07-30.02:37:19::SCWPlatform::Started preparing the platform 
TRACE::2021-07-30.02:37:19::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2021-07-30.02:37:19::SCWSystem::dir created 
TRACE::2021-07-30.02:37:19::SCWSystem::Writing the bif 
TRACE::2021-07-30.02:37:19::SCWPlatform::Started writing the spfm file 
TRACE::2021-07-30.02:37:19::SCWPlatform::Started writing the xpfm file 
TRACE::2021-07-30.02:37:19::SCWPlatform::Completed generating the platform
TRACE::2021-07-30.02:37:19::SCWMssOS::Saving the mss changes F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2021-07-30.02:37:19::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-07-30.02:37:19::SCWMssOS::Completed writemss as part of save.
TRACE::2021-07-30.02:37:19::SCWMssOS::Commit changes completed.
TRACE::2021-07-30.02:37:19::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.02:37:19::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.02:37:19::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.02:37:19::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2021-07-30.02:37:19::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.02:37:19::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2021-07-30.02:37:19::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-07-30.02:37:19::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-07-30.02:37:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-30.02:37:19::SCWMssOS::Checking the sw design at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2021-07-30.02:37:19::SCWMssOS::DEBUG:  swdes dump  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system||

TRACE::2021-07-30.02:37:19::SCWMssOS::Sw design exists and opened at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2021-07-30.02:37:19::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"freertos10_xilinx_microblaze_0",
			"sysDefaultDom":	"freertos10_xilinx_microblaze_0",
			"domains":	[{
					"domainName":	"freertos10_xilinx_microblaze_0",
					"domainDispName":	"freertos10_xilinx_microblaze_0",
					"domainDesc":	"freertos10_xilinx_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.7",
					"mssFile":	"",
					"md5Digest":	"4a0cac93695171c60905572ea9faff97",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-07-30.02:37:19::SCWPlatform::updated the xpfm file.
TRACE::2021-07-30.02:37:19::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.02:37:19::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.02:37:19::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.02:37:19::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2021-07-30.02:37:19::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.02:37:19::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2021-07-30.02:37:19::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-07-30.02:37:19::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-07-30.02:37:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-30.02:37:19::SCWMssOS::Checking the sw design at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2021-07-30.02:37:19::SCWMssOS::DEBUG:  swdes dump  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system||

TRACE::2021-07-30.02:37:19::SCWMssOS::Sw design exists and opened at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2021-07-30.02:42:17::SCWMssOS::cleaning the bsp 
TRACE::2021-07-30.02:42:17::SCWMssOS::System Command Ran  F: & cd  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp & make clean 
TRACE::2021-07-30.02:42:17::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s clean 

TRACE::2021-07-30.02:42:17::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s clean 

TRACE::2021-07-30.02:42:17::SCWMssOS::make -C microblaze_0/libsrc/emaclite_v4_6/src -s clean 

TRACE::2021-07-30.02:42:17::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_7/src -s clean 

TRACE::2021-07-30.02:42:18::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s clean 

TRACE::2021-07-30.02:42:18::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s clean 

TRACE::2021-07-30.02:42:18::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_7/src -s clean 

TRACE::2021-07-30.02:42:18::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s clean 

TRACE::2021-07-30.02:42:18::SCWMssOS::rm -f microblaze_0/lib/libxil.a

LOG::2021-07-30.02:42:20::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2021-07-30.02:42:20::SCWPlatform::Sanity checking of platform is completed
LOG::2021-07-30.02:42:20::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2021-07-30.02:42:20::SCWSystem::Checking the domain freertos10_xilinx_microblaze_0
LOG::2021-07-30.02:42:20::SCWSystem::Not a boot domain 
LOG::2021-07-30.02:42:20::SCWSystem::Started Processing the domain freertos10_xilinx_microblaze_0
TRACE::2021-07-30.02:42:20::SCWDomain::Generating domain artifcats
TRACE::2021-07-30.02:42:20::SCWMssOS::Generating standalone artifcats
TRACE::2021-07-30.02:42:20::SCWMssOS:: Copying the user libraries. 
TRACE::2021-07-30.02:42:20::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.02:42:20::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.02:42:20::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.02:42:20::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2021-07-30.02:42:20::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.02:42:20::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2021-07-30.02:42:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-07-30.02:42:20::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-07-30.02:42:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-30.02:42:20::SCWMssOS::Checking the sw design at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2021-07-30.02:42:20::SCWMssOS::DEBUG:  swdes dump  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system||

TRACE::2021-07-30.02:42:20::SCWMssOS::Sw design exists and opened at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2021-07-30.02:42:20::SCWMssOS::Completed writing the mss file at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp
TRACE::2021-07-30.02:42:20::SCWMssOS::Mss edits present, copying mssfile into export location F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2021-07-30.02:42:20::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-07-30.02:42:20::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-07-30.02:42:20::SCWDomain::Building the domain as part of full build :  freertos10_xilinx_microblaze_0
TRACE::2021-07-30.02:42:20::SCWMssOS::doing bsp build ... 
TRACE::2021-07-30.02:42:20::SCWMssOS::System Command Ran  F: & cd  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp & make 
TRACE::2021-07-30.02:42:20::SCWMssOS::make --no-print-directory seq_libs

TRACE::2021-07-30.02:42:20::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2021-07-30.02:42:20::SCWMssOS::make -j --no-print-directory par_libs

TRACE::2021-07-30.02:42:20::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2021-07-30.02:42:20::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-07-30.02:42:20::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-hig
TRACE::2021-07-30.02:42:20::SCWMssOS::h -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.02:42:20::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2021-07-30.02:42:20::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-07-30.02:42:20::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-hig
TRACE::2021-07-30.02:42:20::SCWMssOS::h -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.02:42:20::SCWMssOS::"Running Make include in microblaze_0/libsrc/emaclite_v4_6/src"

TRACE::2021-07-30.02:42:20::SCWMssOS::make -C microblaze_0/libsrc/emaclite_v4_6/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-07-30.02:42:20::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply
TRACE::2021-07-30.02:42:20::SCWMssOS::-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.02:42:20::SCWMssOS::"Running Make include in microblaze_0/libsrc/freertos10_xilinx_v1_7/src"

TRACE::2021-07-30.02:42:20::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb
TRACE::2021-07-30.02:42:20::SCWMssOS::-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl
TRACE::2021-07-30.02:42:20::SCWMssOS::-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.02:42:20::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_7/src"

TRACE::2021-07-30.02:42:20::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-07-30.02:42:20::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-hig
TRACE::2021-07-30.02:42:20::SCWMssOS::h -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.02:42:20::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_12/src"

TRACE::2021-07-30.02:42:20::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-07-30.02:42:20::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-hi
TRACE::2021-07-30.02:42:20::SCWMssOS::gh -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.02:42:20::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_7/src"

TRACE::2021-07-30.02:42:20::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2021-07-30.02:42:20::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-h
TRACE::2021-07-30.02:42:20::SCWMssOS::igh -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.02:42:20::SCWMssOS::"includes"

TRACE::2021-07-30.02:42:20::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2021-07-30.02:42:20::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-07-30.02:42:20::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply
TRACE::2021-07-30.02:42:20::SCWMssOS::-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.02:42:20::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2021-07-30.02:42:20::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-07-30.02:42:20::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-high -
TRACE::2021-07-30.02:42:20::SCWMssOS::mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.02:42:20::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2021-07-30.02:42:21::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-07-30.02:42:21::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-high -
TRACE::2021-07-30.02:42:21::SCWMssOS::mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.02:42:21::SCWMssOS::"Running Make libs in microblaze_0/libsrc/emaclite_v4_6/src"

TRACE::2021-07-30.02:42:21::SCWMssOS::make -C microblaze_0/libsrc/emaclite_v4_6/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-07-30.02:42:21::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-hi
TRACE::2021-07-30.02:42:21::SCWMssOS::gh -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.02:42:21::SCWMssOS::"Running Make libs in microblaze_0/libsrc/freertos10_xilinx_v1_7/src"

TRACE::2021-07-30.02:42:21::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar
TRACE::2021-07-30.02:42:21::SCWMssOS::" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-mu
TRACE::2021-07-30.02:42:21::SCWMssOS::ltiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.02:42:21::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_7/src"

TRACE::2021-07-30.02:42:21::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-07-30.02:42:21::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-high -
TRACE::2021-07-30.02:42:21::SCWMssOS::mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.02:42:21::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_12/src"

TRACE::2021-07-30.02:42:21::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_7/src"

TRACE::2021-07-30.02:42:21::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2021-07-30.02:42:21::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-high 
TRACE::2021-07-30.02:42:21::SCWMssOS::-mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.02:42:21::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2021-07-30.02:42:21::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-high
TRACE::2021-07-30.02:42:21::SCWMssOS:: -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.02:42:21::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2021-07-30.02:42:21::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-07-30.02:42:21::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-hi
TRACE::2021-07-30.02:42:21::SCWMssOS::gh -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.02:42:22::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2021-07-30.02:42:22::SCWMssOS::make --no-print-directory archive

TRACE::2021-07-30.02:42:22::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/xplatform_info.o microblaze_0/lib/xuartl
TRACE::2021-07-30.02:42:22::SCWMssOS::ite.o microblaze_0/lib/microblaze_disable_exceptions.o microblaze_0/lib/print.o microblaze_0/lib/xemaclite_intr.o microblaze_0/
TRACE::2021-07-30.02:42:22::SCWMssOS::lib/xtmrctr_options.o microblaze_0/lib/_exit.o microblaze_0/lib/xil_testio.o microblaze_0/lib/microblaze_disable_dcache.o micro
TRACE::2021-07-30.02:42:22::SCWMssOS::blaze_0/lib/microblaze_flush_dcache_range.o microblaze_0/lib/microblaze_flush_cache_ext.o microblaze_0/lib/xil_misc_psreset_api
TRACE::2021-07-30.02:42:22::SCWMssOS::.o microblaze_0/lib/xil_cache.o microblaze_0/lib/inbyte.o microblaze_0/lib/xuartlite_stats.o microblaze_0/lib/microblaze_except
TRACE::2021-07-30.02:42:22::SCWMssOS::ion_handler.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/mi
TRACE::2021-07-30.02:42:22::SCWMssOS::croblaze_invalidate_dcache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib/xbram_selftest.o microblaze_0/li
TRACE::2021-07-30.02:42:22::SCWMssOS::b/microblaze_disable_icache.o microblaze_0/lib/xgpio_g.o microblaze_0/lib/xil_mem.o microblaze_0/lib/xemaclite.o microblaze_0/l
TRACE::2021-07-30.02:42:22::SCWMssOS::ib/xtmrctr_l.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/xgpio_selftest.o microblaze_0/lib/xtmrctr_i
TRACE::2021-07-30.02:42:22::SCWMssOS::ntr.o microblaze_0/lib/xbram_intr.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xintc_g.o
TRACE::2021-07-30.02:42:22::SCWMssOS:: microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xintc_selftest.o microblaze_0/lib/xintc_l.o microblaze_0/lib/outbyte.o microbl
TRACE::2021-07-30.02:42:22::SCWMssOS::aze_0/lib/xgpio_intr.o microblaze_0/lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_cache_ext.o
TRACE::2021-07-30.02:42:22::SCWMssOS:: microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/microblaze_sleep.o microblaze_0/lib/xuartlite_sinit.o microblaze_
TRACE::2021-07-30.02:42:22::SCWMssOS::0/lib/hw_exception_handler.o microblaze_0/lib/xtmrctr.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xgpio_sinit.o mi
TRACE::2021-07-30.02:42:22::SCWMssOS::croblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/xil_testcache.o microblaze_0/lib/microblaze_selftest.o microblaze_0/
TRACE::2021-07-30.02:42:22::SCWMssOS::lib/microblaze_interrupts_g.o microblaze_0/lib/xemaclite_g.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/x
TRACE::2021-07-30.02:42:22::SCWMssOS::io.o microblaze_0/lib/xtmrctr_g.o microblaze_0/lib/microblaze_enable_dcache.o microblaze_0/lib/xbram.o microblaze_0/lib/microbl
TRACE::2021-07-30.02:42:22::SCWMssOS::aze_invalidate_icache_range.o microblaze_0/lib/xtmrctr_selftest.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/
TRACE::2021-07-30.02:42:22::SCWMssOS::lib/microblaze_invalidate_icache.o microblaze_0/lib/errno.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xil_util.o microbla
TRACE::2021-07-30.02:42:22::SCWMssOS::ze_0/lib/xintc_options.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/xintc_intr.o microblaze_0/li
TRACE::2021-07-30.02:42:22::SCWMssOS::b/pvr.o microblaze_0/lib/xgpio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xemaclite_l.o microblaze_0/lib/microblaze_flus
TRACE::2021-07-30.02:42:22::SCWMssOS::h_dcache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_assert.o microblaze_0/lib/microblaze_enable_interrupts.o microb
TRACE::2021-07-30.02:42:22::SCWMssOS::laze_0/lib/xemaclite_sinit.o microblaze_0/lib/xgpio_extra.o microblaze_0/lib/microblaze_enable_icache.o microblaze_0/lib/xintc.
TRACE::2021-07-30.02:42:22::SCWMssOS::o microblaze_0/lib/xemaclite_selftest.o microblaze_0/lib/xtmrctr_stats.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xtmr
TRACE::2021-07-30.02:42:22::SCWMssOS::ctr_sinit.o microblaze_0/lib/fcntl.o microblaze_0/lib/microblaze_init_icache_range.o

TRACE::2021-07-30.02:42:22::SCWMssOS::'Finished building libraries'

TRACE::2021-07-30.02:42:22::SCWMssOS::Copying to export directory.
TRACE::2021-07-30.02:42:23::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-07-30.02:42:23::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-07-30.02:42:23::SCWSystem::Completed Processing the domain freertos10_xilinx_microblaze_0
LOG::2021-07-30.02:42:23::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2021-07-30.02:42:23::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2021-07-30.02:42:23::SCWPlatform::Started preparing the platform 
TRACE::2021-07-30.02:42:23::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2021-07-30.02:42:23::SCWSystem::dir created 
TRACE::2021-07-30.02:42:23::SCWSystem::Writing the bif 
TRACE::2021-07-30.02:42:23::SCWPlatform::Started writing the spfm file 
TRACE::2021-07-30.02:42:23::SCWPlatform::Started writing the xpfm file 
TRACE::2021-07-30.02:42:23::SCWPlatform::Completed generating the platform
TRACE::2021-07-30.02:42:23::SCWMssOS::Saving the mss changes F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2021-07-30.02:42:23::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-07-30.02:42:23::SCWMssOS::Completed writemss as part of save.
TRACE::2021-07-30.02:42:23::SCWMssOS::Commit changes completed.
TRACE::2021-07-30.02:42:23::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.02:42:23::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.02:42:23::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.02:42:23::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2021-07-30.02:42:23::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.02:42:23::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2021-07-30.02:42:23::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-07-30.02:42:23::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-07-30.02:42:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-30.02:42:23::SCWMssOS::Checking the sw design at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2021-07-30.02:42:23::SCWMssOS::DEBUG:  swdes dump  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system||

TRACE::2021-07-30.02:42:23::SCWMssOS::Sw design exists and opened at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2021-07-30.02:42:23::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"freertos10_xilinx_microblaze_0",
			"sysDefaultDom":	"freertos10_xilinx_microblaze_0",
			"domains":	[{
					"domainName":	"freertos10_xilinx_microblaze_0",
					"domainDispName":	"freertos10_xilinx_microblaze_0",
					"domainDesc":	"freertos10_xilinx_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.7",
					"mssFile":	"",
					"md5Digest":	"4a0cac93695171c60905572ea9faff97",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-07-30.02:42:23::SCWPlatform::updated the xpfm file.
TRACE::2021-07-30.02:42:23::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.02:42:23::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.02:42:23::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.02:42:23::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2021-07-30.02:42:23::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.02:42:23::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2021-07-30.02:42:23::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-07-30.02:42:23::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-07-30.02:42:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-30.02:42:23::SCWMssOS::Checking the sw design at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2021-07-30.02:42:23::SCWMssOS::DEBUG:  swdes dump  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system||

TRACE::2021-07-30.02:42:23::SCWMssOS::Sw design exists and opened at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2021-07-30.02:49:14::SCWMssOS::cleaning the bsp 
TRACE::2021-07-30.02:49:14::SCWMssOS::System Command Ran  F: & cd  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp & make clean 
TRACE::2021-07-30.02:49:14::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s clean 

TRACE::2021-07-30.02:49:14::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s clean 

TRACE::2021-07-30.02:49:15::SCWMssOS::make -C microblaze_0/libsrc/emaclite_v4_6/src -s clean 

TRACE::2021-07-30.02:49:15::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_7/src -s clean 

TRACE::2021-07-30.02:49:15::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s clean 

TRACE::2021-07-30.02:49:15::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s clean 

TRACE::2021-07-30.02:49:15::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_7/src -s clean 

TRACE::2021-07-30.02:49:15::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s clean 

TRACE::2021-07-30.02:49:15::SCWMssOS::rm -f microblaze_0/lib/libxil.a

LOG::2021-07-30.02:49:18::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2021-07-30.02:49:18::SCWPlatform::Sanity checking of platform is completed
LOG::2021-07-30.02:49:18::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2021-07-30.02:49:18::SCWSystem::Checking the domain freertos10_xilinx_microblaze_0
LOG::2021-07-30.02:49:18::SCWSystem::Not a boot domain 
LOG::2021-07-30.02:49:18::SCWSystem::Started Processing the domain freertos10_xilinx_microblaze_0
TRACE::2021-07-30.02:49:18::SCWDomain::Generating domain artifcats
TRACE::2021-07-30.02:49:18::SCWMssOS::Generating standalone artifcats
TRACE::2021-07-30.02:49:18::SCWMssOS:: Copying the user libraries. 
TRACE::2021-07-30.02:49:18::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.02:49:18::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.02:49:18::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.02:49:18::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2021-07-30.02:49:18::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.02:49:18::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2021-07-30.02:49:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-07-30.02:49:18::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-07-30.02:49:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-30.02:49:18::SCWMssOS::Checking the sw design at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2021-07-30.02:49:18::SCWMssOS::DEBUG:  swdes dump  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system||

TRACE::2021-07-30.02:49:18::SCWMssOS::Sw design exists and opened at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2021-07-30.02:49:18::SCWMssOS::Completed writing the mss file at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp
TRACE::2021-07-30.02:49:18::SCWMssOS::Mss edits present, copying mssfile into export location F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2021-07-30.02:49:18::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-07-30.02:49:18::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-07-30.02:49:18::SCWDomain::Building the domain as part of full build :  freertos10_xilinx_microblaze_0
TRACE::2021-07-30.02:49:18::SCWMssOS::doing bsp build ... 
TRACE::2021-07-30.02:49:18::SCWMssOS::System Command Ran  F: & cd  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp & make 
TRACE::2021-07-30.02:49:18::SCWMssOS::make --no-print-directory seq_libs

TRACE::2021-07-30.02:49:18::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2021-07-30.02:49:18::SCWMssOS::make -j --no-print-directory par_libs

TRACE::2021-07-30.02:49:18::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2021-07-30.02:49:18::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-07-30.02:49:18::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-hig
TRACE::2021-07-30.02:49:18::SCWMssOS::h -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.02:49:18::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2021-07-30.02:49:18::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-07-30.02:49:18::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-hig
TRACE::2021-07-30.02:49:18::SCWMssOS::h -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.02:49:18::SCWMssOS::"Running Make include in microblaze_0/libsrc/emaclite_v4_6/src"

TRACE::2021-07-30.02:49:18::SCWMssOS::make -C microblaze_0/libsrc/emaclite_v4_6/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-07-30.02:49:18::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply
TRACE::2021-07-30.02:49:18::SCWMssOS::-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.02:49:18::SCWMssOS::"Running Make include in microblaze_0/libsrc/freertos10_xilinx_v1_7/src"

TRACE::2021-07-30.02:49:18::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb
TRACE::2021-07-30.02:49:18::SCWMssOS::-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl
TRACE::2021-07-30.02:49:18::SCWMssOS::-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.02:49:18::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_7/src"

TRACE::2021-07-30.02:49:18::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-07-30.02:49:18::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-hig
TRACE::2021-07-30.02:49:18::SCWMssOS::h -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.02:49:18::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_12/src"

TRACE::2021-07-30.02:49:18::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-07-30.02:49:18::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-hi
TRACE::2021-07-30.02:49:18::SCWMssOS::gh -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.02:49:18::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_7/src"

TRACE::2021-07-30.02:49:18::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2021-07-30.02:49:18::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-h
TRACE::2021-07-30.02:49:18::SCWMssOS::igh -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.02:49:18::SCWMssOS::"includes"

TRACE::2021-07-30.02:49:18::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2021-07-30.02:49:18::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-07-30.02:49:18::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply
TRACE::2021-07-30.02:49:18::SCWMssOS::-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.02:49:18::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2021-07-30.02:49:18::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-07-30.02:49:18::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-high -
TRACE::2021-07-30.02:49:18::SCWMssOS::mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.02:49:18::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2021-07-30.02:49:18::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-07-30.02:49:18::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-high -
TRACE::2021-07-30.02:49:18::SCWMssOS::mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.02:49:18::SCWMssOS::"Running Make libs in microblaze_0/libsrc/emaclite_v4_6/src"

TRACE::2021-07-30.02:49:18::SCWMssOS::make -C microblaze_0/libsrc/emaclite_v4_6/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-07-30.02:49:18::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-hi
TRACE::2021-07-30.02:49:18::SCWMssOS::gh -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.02:49:18::SCWMssOS::"Running Make libs in microblaze_0/libsrc/freertos10_xilinx_v1_7/src"

TRACE::2021-07-30.02:49:18::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar
TRACE::2021-07-30.02:49:18::SCWMssOS::" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-mu
TRACE::2021-07-30.02:49:18::SCWMssOS::ltiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.02:49:18::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_7/src"

TRACE::2021-07-30.02:49:18::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-07-30.02:49:18::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-high -
TRACE::2021-07-30.02:49:18::SCWMssOS::mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.02:49:18::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_12/src"

TRACE::2021-07-30.02:49:18::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2021-07-30.02:49:18::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-high 
TRACE::2021-07-30.02:49:18::SCWMssOS::-mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.02:49:18::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2021-07-30.02:49:18::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-07-30.02:49:18::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-hi
TRACE::2021-07-30.02:49:18::SCWMssOS::gh -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.02:49:18::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_7/src"

TRACE::2021-07-30.02:49:18::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2021-07-30.02:49:18::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-high
TRACE::2021-07-30.02:49:18::SCWMssOS:: -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.02:49:20::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2021-07-30.02:49:20::SCWMssOS::make --no-print-directory archive

TRACE::2021-07-30.02:49:20::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/xplatform_info.o microblaze_0/lib/xuartl
TRACE::2021-07-30.02:49:20::SCWMssOS::ite.o microblaze_0/lib/microblaze_disable_exceptions.o microblaze_0/lib/print.o microblaze_0/lib/xemaclite_intr.o microblaze_0/
TRACE::2021-07-30.02:49:20::SCWMssOS::lib/xtmrctr_options.o microblaze_0/lib/_exit.o microblaze_0/lib/xil_testio.o microblaze_0/lib/microblaze_disable_dcache.o micro
TRACE::2021-07-30.02:49:20::SCWMssOS::blaze_0/lib/microblaze_flush_dcache_range.o microblaze_0/lib/microblaze_flush_cache_ext.o microblaze_0/lib/xil_misc_psreset_api
TRACE::2021-07-30.02:49:20::SCWMssOS::.o microblaze_0/lib/xil_cache.o microblaze_0/lib/inbyte.o microblaze_0/lib/xuartlite_stats.o microblaze_0/lib/microblaze_except
TRACE::2021-07-30.02:49:20::SCWMssOS::ion_handler.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/mi
TRACE::2021-07-30.02:49:20::SCWMssOS::croblaze_invalidate_dcache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib/xbram_selftest.o microblaze_0/li
TRACE::2021-07-30.02:49:20::SCWMssOS::b/microblaze_disable_icache.o microblaze_0/lib/xgpio_g.o microblaze_0/lib/xil_mem.o microblaze_0/lib/xemaclite.o microblaze_0/l
TRACE::2021-07-30.02:49:20::SCWMssOS::ib/xtmrctr_l.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/xgpio_selftest.o microblaze_0/lib/xtmrctr_i
TRACE::2021-07-30.02:49:20::SCWMssOS::ntr.o microblaze_0/lib/xbram_intr.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xintc_g.o
TRACE::2021-07-30.02:49:20::SCWMssOS:: microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xintc_selftest.o microblaze_0/lib/xintc_l.o microblaze_0/lib/outbyte.o microbl
TRACE::2021-07-30.02:49:20::SCWMssOS::aze_0/lib/xgpio_intr.o microblaze_0/lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_cache_ext.o
TRACE::2021-07-30.02:49:20::SCWMssOS:: microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/microblaze_sleep.o microblaze_0/lib/xuartlite_sinit.o microblaze_
TRACE::2021-07-30.02:49:20::SCWMssOS::0/lib/hw_exception_handler.o microblaze_0/lib/xtmrctr.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xgpio_sinit.o mi
TRACE::2021-07-30.02:49:20::SCWMssOS::croblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/xil_testcache.o microblaze_0/lib/microblaze_selftest.o microblaze_0/
TRACE::2021-07-30.02:49:20::SCWMssOS::lib/microblaze_interrupts_g.o microblaze_0/lib/xemaclite_g.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/x
TRACE::2021-07-30.02:49:20::SCWMssOS::io.o microblaze_0/lib/xtmrctr_g.o microblaze_0/lib/microblaze_enable_dcache.o microblaze_0/lib/xbram.o microblaze_0/lib/microbl
TRACE::2021-07-30.02:49:20::SCWMssOS::aze_invalidate_icache_range.o microblaze_0/lib/xtmrctr_selftest.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/
TRACE::2021-07-30.02:49:20::SCWMssOS::lib/microblaze_invalidate_icache.o microblaze_0/lib/errno.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xil_util.o microbla
TRACE::2021-07-30.02:49:20::SCWMssOS::ze_0/lib/xintc_options.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/xintc_intr.o microblaze_0/li
TRACE::2021-07-30.02:49:20::SCWMssOS::b/pvr.o microblaze_0/lib/xgpio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xemaclite_l.o microblaze_0/lib/microblaze_flus
TRACE::2021-07-30.02:49:20::SCWMssOS::h_dcache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_assert.o microblaze_0/lib/microblaze_enable_interrupts.o microb
TRACE::2021-07-30.02:49:20::SCWMssOS::laze_0/lib/xemaclite_sinit.o microblaze_0/lib/xgpio_extra.o microblaze_0/lib/microblaze_enable_icache.o microblaze_0/lib/xintc.
TRACE::2021-07-30.02:49:20::SCWMssOS::o microblaze_0/lib/xemaclite_selftest.o microblaze_0/lib/xtmrctr_stats.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xtmr
TRACE::2021-07-30.02:49:20::SCWMssOS::ctr_sinit.o microblaze_0/lib/fcntl.o microblaze_0/lib/microblaze_init_icache_range.o

TRACE::2021-07-30.02:49:20::SCWMssOS::'Finished building libraries'

TRACE::2021-07-30.02:49:20::SCWMssOS::Copying to export directory.
TRACE::2021-07-30.02:49:20::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-07-30.02:49:20::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-07-30.02:49:20::SCWSystem::Completed Processing the domain freertos10_xilinx_microblaze_0
LOG::2021-07-30.02:49:20::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2021-07-30.02:49:20::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2021-07-30.02:49:20::SCWPlatform::Started preparing the platform 
TRACE::2021-07-30.02:49:20::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2021-07-30.02:49:20::SCWSystem::dir created 
TRACE::2021-07-30.02:49:20::SCWSystem::Writing the bif 
TRACE::2021-07-30.02:49:20::SCWPlatform::Started writing the spfm file 
TRACE::2021-07-30.02:49:20::SCWPlatform::Started writing the xpfm file 
TRACE::2021-07-30.02:49:20::SCWPlatform::Completed generating the platform
TRACE::2021-07-30.02:49:20::SCWMssOS::Saving the mss changes F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2021-07-30.02:49:20::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-07-30.02:49:20::SCWMssOS::Completed writemss as part of save.
TRACE::2021-07-30.02:49:20::SCWMssOS::Commit changes completed.
TRACE::2021-07-30.02:49:20::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.02:49:20::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.02:49:20::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.02:49:20::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2021-07-30.02:49:20::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.02:49:20::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2021-07-30.02:49:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-07-30.02:49:20::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-07-30.02:49:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-30.02:49:20::SCWMssOS::Checking the sw design at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2021-07-30.02:49:20::SCWMssOS::DEBUG:  swdes dump  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system||

TRACE::2021-07-30.02:49:20::SCWMssOS::Sw design exists and opened at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2021-07-30.02:49:20::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"freertos10_xilinx_microblaze_0",
			"sysDefaultDom":	"freertos10_xilinx_microblaze_0",
			"domains":	[{
					"domainName":	"freertos10_xilinx_microblaze_0",
					"domainDispName":	"freertos10_xilinx_microblaze_0",
					"domainDesc":	"freertos10_xilinx_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.7",
					"mssFile":	"",
					"md5Digest":	"4a0cac93695171c60905572ea9faff97",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-07-30.02:49:20::SCWPlatform::updated the xpfm file.
TRACE::2021-07-30.02:49:20::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.02:49:20::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.02:49:20::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.02:49:20::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2021-07-30.02:49:20::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.02:49:20::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2021-07-30.02:49:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-07-30.02:49:20::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-07-30.02:49:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-30.02:49:20::SCWMssOS::Checking the sw design at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2021-07-30.02:49:20::SCWMssOS::DEBUG:  swdes dump  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system||

TRACE::2021-07-30.02:49:20::SCWMssOS::Sw design exists and opened at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2021-07-30.02:57:00::SCWMssOS::cleaning the bsp 
TRACE::2021-07-30.02:57:00::SCWMssOS::System Command Ran  F: & cd  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp & make clean 
TRACE::2021-07-30.02:57:00::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s clean 

TRACE::2021-07-30.02:57:00::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s clean 

TRACE::2021-07-30.02:57:00::SCWMssOS::make -C microblaze_0/libsrc/emaclite_v4_6/src -s clean 

TRACE::2021-07-30.02:57:00::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_7/src -s clean 

TRACE::2021-07-30.02:57:01::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s clean 

TRACE::2021-07-30.02:57:01::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s clean 

TRACE::2021-07-30.02:57:01::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_7/src -s clean 

TRACE::2021-07-30.02:57:01::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s clean 

TRACE::2021-07-30.02:57:01::SCWMssOS::rm -f microblaze_0/lib/libxil.a

LOG::2021-07-30.02:57:03::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2021-07-30.02:57:03::SCWPlatform::Sanity checking of platform is completed
LOG::2021-07-30.02:57:03::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2021-07-30.02:57:03::SCWSystem::Checking the domain freertos10_xilinx_microblaze_0
LOG::2021-07-30.02:57:03::SCWSystem::Not a boot domain 
LOG::2021-07-30.02:57:03::SCWSystem::Started Processing the domain freertos10_xilinx_microblaze_0
TRACE::2021-07-30.02:57:03::SCWDomain::Generating domain artifcats
TRACE::2021-07-30.02:57:03::SCWMssOS::Generating standalone artifcats
TRACE::2021-07-30.02:57:03::SCWMssOS:: Copying the user libraries. 
TRACE::2021-07-30.02:57:03::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.02:57:03::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.02:57:03::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.02:57:03::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2021-07-30.02:57:03::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.02:57:03::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2021-07-30.02:57:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-07-30.02:57:03::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-07-30.02:57:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-30.02:57:03::SCWMssOS::Checking the sw design at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2021-07-30.02:57:03::SCWMssOS::DEBUG:  swdes dump  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system||

TRACE::2021-07-30.02:57:03::SCWMssOS::Sw design exists and opened at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2021-07-30.02:57:03::SCWMssOS::Completed writing the mss file at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp
TRACE::2021-07-30.02:57:03::SCWMssOS::Mss edits present, copying mssfile into export location F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2021-07-30.02:57:03::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-07-30.02:57:03::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-07-30.02:57:03::SCWDomain::Building the domain as part of full build :  freertos10_xilinx_microblaze_0
TRACE::2021-07-30.02:57:03::SCWMssOS::doing bsp build ... 
TRACE::2021-07-30.02:57:03::SCWMssOS::System Command Ran  F: & cd  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp & make 
TRACE::2021-07-30.02:57:03::SCWMssOS::make --no-print-directory seq_libs

TRACE::2021-07-30.02:57:03::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2021-07-30.02:57:03::SCWMssOS::make -j --no-print-directory par_libs

TRACE::2021-07-30.02:57:03::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2021-07-30.02:57:03::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-07-30.02:57:03::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-hig
TRACE::2021-07-30.02:57:03::SCWMssOS::h -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.02:57:03::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2021-07-30.02:57:03::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-07-30.02:57:03::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-hig
TRACE::2021-07-30.02:57:03::SCWMssOS::h -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.02:57:03::SCWMssOS::"Running Make include in microblaze_0/libsrc/emaclite_v4_6/src"

TRACE::2021-07-30.02:57:03::SCWMssOS::make -C microblaze_0/libsrc/emaclite_v4_6/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-07-30.02:57:03::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply
TRACE::2021-07-30.02:57:03::SCWMssOS::-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.02:57:03::SCWMssOS::"Running Make include in microblaze_0/libsrc/freertos10_xilinx_v1_7/src"

TRACE::2021-07-30.02:57:03::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb
TRACE::2021-07-30.02:57:03::SCWMssOS::-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl
TRACE::2021-07-30.02:57:03::SCWMssOS::-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.02:57:03::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_7/src"

TRACE::2021-07-30.02:57:03::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-07-30.02:57:03::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-hig
TRACE::2021-07-30.02:57:03::SCWMssOS::h -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.02:57:03::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_12/src"

TRACE::2021-07-30.02:57:03::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-07-30.02:57:03::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-hi
TRACE::2021-07-30.02:57:03::SCWMssOS::gh -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.02:57:03::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_7/src"

TRACE::2021-07-30.02:57:03::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2021-07-30.02:57:03::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-h
TRACE::2021-07-30.02:57:03::SCWMssOS::igh -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.02:57:03::SCWMssOS::"includes"

TRACE::2021-07-30.02:57:03::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2021-07-30.02:57:03::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-07-30.02:57:03::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply
TRACE::2021-07-30.02:57:03::SCWMssOS::-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.02:57:04::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2021-07-30.02:57:04::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-07-30.02:57:04::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-high -
TRACE::2021-07-30.02:57:04::SCWMssOS::mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.02:57:04::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2021-07-30.02:57:04::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-07-30.02:57:04::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-high -
TRACE::2021-07-30.02:57:04::SCWMssOS::mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.02:57:04::SCWMssOS::"Running Make libs in microblaze_0/libsrc/emaclite_v4_6/src"

TRACE::2021-07-30.02:57:04::SCWMssOS::make -C microblaze_0/libsrc/emaclite_v4_6/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-07-30.02:57:04::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-hi
TRACE::2021-07-30.02:57:04::SCWMssOS::gh -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.02:57:04::SCWMssOS::"Running Make libs in microblaze_0/libsrc/freertos10_xilinx_v1_7/src"

TRACE::2021-07-30.02:57:04::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar
TRACE::2021-07-30.02:57:04::SCWMssOS::" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-mu
TRACE::2021-07-30.02:57:04::SCWMssOS::ltiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.02:57:04::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_7/src"

TRACE::2021-07-30.02:57:04::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-07-30.02:57:04::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-high -
TRACE::2021-07-30.02:57:04::SCWMssOS::mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.02:57:04::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_12/src"

TRACE::2021-07-30.02:57:04::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2021-07-30.02:57:04::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-high 
TRACE::2021-07-30.02:57:04::SCWMssOS::-mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.02:57:04::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_7/src"

TRACE::2021-07-30.02:57:04::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2021-07-30.02:57:04::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-high
TRACE::2021-07-30.02:57:04::SCWMssOS:: -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.02:57:04::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2021-07-30.02:57:04::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-07-30.02:57:04::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-hi
TRACE::2021-07-30.02:57:04::SCWMssOS::gh -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2021-07-30.02:57:05::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2021-07-30.02:57:05::SCWMssOS::make --no-print-directory archive

TRACE::2021-07-30.02:57:05::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/xplatform_info.o microblaze_0/lib/xuartl
TRACE::2021-07-30.02:57:05::SCWMssOS::ite.o microblaze_0/lib/microblaze_disable_exceptions.o microblaze_0/lib/print.o microblaze_0/lib/xemaclite_intr.o microblaze_0/
TRACE::2021-07-30.02:57:05::SCWMssOS::lib/xtmrctr_options.o microblaze_0/lib/_exit.o microblaze_0/lib/xil_testio.o microblaze_0/lib/microblaze_disable_dcache.o micro
TRACE::2021-07-30.02:57:05::SCWMssOS::blaze_0/lib/microblaze_flush_dcache_range.o microblaze_0/lib/microblaze_flush_cache_ext.o microblaze_0/lib/xil_misc_psreset_api
TRACE::2021-07-30.02:57:05::SCWMssOS::.o microblaze_0/lib/xil_cache.o microblaze_0/lib/inbyte.o microblaze_0/lib/xuartlite_stats.o microblaze_0/lib/microblaze_except
TRACE::2021-07-30.02:57:05::SCWMssOS::ion_handler.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/mi
TRACE::2021-07-30.02:57:05::SCWMssOS::croblaze_invalidate_dcache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib/xbram_selftest.o microblaze_0/li
TRACE::2021-07-30.02:57:05::SCWMssOS::b/microblaze_disable_icache.o microblaze_0/lib/xgpio_g.o microblaze_0/lib/xil_mem.o microblaze_0/lib/xemaclite.o microblaze_0/l
TRACE::2021-07-30.02:57:05::SCWMssOS::ib/xtmrctr_l.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/xgpio_selftest.o microblaze_0/lib/xtmrctr_i
TRACE::2021-07-30.02:57:05::SCWMssOS::ntr.o microblaze_0/lib/xbram_intr.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xintc_g.o
TRACE::2021-07-30.02:57:05::SCWMssOS:: microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xintc_selftest.o microblaze_0/lib/xintc_l.o microblaze_0/lib/outbyte.o microbl
TRACE::2021-07-30.02:57:05::SCWMssOS::aze_0/lib/xgpio_intr.o microblaze_0/lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_cache_ext.o
TRACE::2021-07-30.02:57:05::SCWMssOS:: microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/microblaze_sleep.o microblaze_0/lib/xuartlite_sinit.o microblaze_
TRACE::2021-07-30.02:57:05::SCWMssOS::0/lib/hw_exception_handler.o microblaze_0/lib/xtmrctr.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xgpio_sinit.o mi
TRACE::2021-07-30.02:57:05::SCWMssOS::croblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/xil_testcache.o microblaze_0/lib/microblaze_selftest.o microblaze_0/
TRACE::2021-07-30.02:57:05::SCWMssOS::lib/microblaze_interrupts_g.o microblaze_0/lib/xemaclite_g.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/x
TRACE::2021-07-30.02:57:05::SCWMssOS::io.o microblaze_0/lib/xtmrctr_g.o microblaze_0/lib/microblaze_enable_dcache.o microblaze_0/lib/xbram.o microblaze_0/lib/microbl
TRACE::2021-07-30.02:57:05::SCWMssOS::aze_invalidate_icache_range.o microblaze_0/lib/xtmrctr_selftest.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/
TRACE::2021-07-30.02:57:05::SCWMssOS::lib/microblaze_invalidate_icache.o microblaze_0/lib/errno.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xil_util.o microbla
TRACE::2021-07-30.02:57:05::SCWMssOS::ze_0/lib/xintc_options.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/xintc_intr.o microblaze_0/li
TRACE::2021-07-30.02:57:05::SCWMssOS::b/pvr.o microblaze_0/lib/xgpio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xemaclite_l.o microblaze_0/lib/microblaze_flus
TRACE::2021-07-30.02:57:05::SCWMssOS::h_dcache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_assert.o microblaze_0/lib/microblaze_enable_interrupts.o microb
TRACE::2021-07-30.02:57:05::SCWMssOS::laze_0/lib/xemaclite_sinit.o microblaze_0/lib/xgpio_extra.o microblaze_0/lib/microblaze_enable_icache.o microblaze_0/lib/xintc.
TRACE::2021-07-30.02:57:05::SCWMssOS::o microblaze_0/lib/xemaclite_selftest.o microblaze_0/lib/xtmrctr_stats.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xtmr
TRACE::2021-07-30.02:57:05::SCWMssOS::ctr_sinit.o microblaze_0/lib/fcntl.o microblaze_0/lib/microblaze_init_icache_range.o

TRACE::2021-07-30.02:57:05::SCWMssOS::'Finished building libraries'

TRACE::2021-07-30.02:57:05::SCWMssOS::Copying to export directory.
TRACE::2021-07-30.02:57:06::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-07-30.02:57:06::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-07-30.02:57:06::SCWSystem::Completed Processing the domain freertos10_xilinx_microblaze_0
LOG::2021-07-30.02:57:06::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2021-07-30.02:57:06::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2021-07-30.02:57:06::SCWPlatform::Started preparing the platform 
TRACE::2021-07-30.02:57:06::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2021-07-30.02:57:06::SCWSystem::dir created 
TRACE::2021-07-30.02:57:06::SCWSystem::Writing the bif 
TRACE::2021-07-30.02:57:06::SCWPlatform::Started writing the spfm file 
TRACE::2021-07-30.02:57:06::SCWPlatform::Started writing the xpfm file 
TRACE::2021-07-30.02:57:06::SCWPlatform::Completed generating the platform
TRACE::2021-07-30.02:57:06::SCWMssOS::Saving the mss changes F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2021-07-30.02:57:06::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-07-30.02:57:06::SCWMssOS::Completed writemss as part of save.
TRACE::2021-07-30.02:57:06::SCWMssOS::Commit changes completed.
TRACE::2021-07-30.02:57:06::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.02:57:06::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.02:57:06::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.02:57:06::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2021-07-30.02:57:06::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.02:57:06::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2021-07-30.02:57:06::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-07-30.02:57:06::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-07-30.02:57:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-30.02:57:06::SCWMssOS::Checking the sw design at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2021-07-30.02:57:06::SCWMssOS::DEBUG:  swdes dump  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system||

TRACE::2021-07-30.02:57:06::SCWMssOS::Sw design exists and opened at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2021-07-30.02:57:06::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"freertos10_xilinx_microblaze_0",
			"sysDefaultDom":	"freertos10_xilinx_microblaze_0",
			"domains":	[{
					"domainName":	"freertos10_xilinx_microblaze_0",
					"domainDispName":	"freertos10_xilinx_microblaze_0",
					"domainDesc":	"freertos10_xilinx_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.7",
					"mssFile":	"",
					"md5Digest":	"4a0cac93695171c60905572ea9faff97",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-07-30.02:57:06::SCWPlatform::updated the xpfm file.
TRACE::2021-07-30.02:57:06::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.02:57:06::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.02:57:06::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.02:57:06::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2021-07-30.02:57:06::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-30.02:57:06::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2021-07-30.02:57:06::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-07-30.02:57:06::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-07-30.02:57:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-30.02:57:06::SCWMssOS::Checking the sw design at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2021-07-30.02:57:06::SCWMssOS::DEBUG:  swdes dump  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system||

TRACE::2021-07-30.02:57:06::SCWMssOS::Sw design exists and opened at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-05.20:22:48::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.20:22:48::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.20:22:48::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.20:22:51::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2022-02-05.20:22:51::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.20:22:51::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2022-02-05.20:22:51::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-02-05.20:22:51::SCWPlatform::Opened new HwDB with name design_1_wrapper_1
TRACE::2022-02-05.20:22:51::SCWReader::Active system found as  design_1_wrapper
TRACE::2022-02-05.20:22:51::SCWReader::Handling sysconfig design_1_wrapper
TRACE::2022-02-05.20:22:51::SCWDomain::checking for install qemu data   : 
TRACE::2022-02-05.20:22:51::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.20:22:51::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.20:22:51::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.20:22:51::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2022-02-05.20:22:51::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.20:22:51::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2022-02-05.20:22:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2022-02-05.20:22:51::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2022-02-05.20:22:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-02-05.20:22:51::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.20:22:51::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.20:22:51::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.20:22:51::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2022-02-05.20:22:51::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.20:22:51::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2022-02-05.20:22:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2022-02-05.20:22:51::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2022-02-05.20:22:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-02-05.20:22:51::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.20:22:51::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.20:22:51::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.20:22:51::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2022-02-05.20:22:51::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.20:22:51::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2022-02-05.20:22:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2022-02-05.20:22:51::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2022-02-05.20:22:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-02-05.20:22:51::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.20:22:51::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.20:22:51::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.20:22:51::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2022-02-05.20:22:51::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.20:22:51::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2022-02-05.20:22:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2022-02-05.20:22:51::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2022-02-05.20:22:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-02-05.20:22:51::SCWMssOS::Checking the sw design at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-05.20:22:51::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-02-05.20:22:51::SCWMssOS::No sw design opened at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-05.20:22:51::SCWMssOS::mss exists loading the mss file  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-05.20:22:51::SCWMssOS::Opened the sw design from mss  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-05.20:22:51::SCWMssOS::Adding the swdes entry F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss with des name system
TRACE::2022-02-05.20:22:51::SCWMssOS::updating the scw layer about changes
TRACE::2022-02-05.20:22:51::SCWMssOS::Opened the sw design.  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-05.20:22:51::SCWMssOS::Saving the mss changes F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-05.20:22:51::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-02-05.20:22:51::SCWMssOS::Completed writemss as part of save.
TRACE::2022-02-05.20:22:51::SCWMssOS::Commit changes completed.
TRACE::2022-02-05.20:22:51::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-02-05.20:22:51::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-02-05.20:22:51::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.20:22:51::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.20:22:51::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.20:22:51::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2022-02-05.20:22:51::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.20:22:51::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2022-02-05.20:22:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2022-02-05.20:22:51::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2022-02-05.20:22:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-02-05.20:22:51::SCWMssOS::Checking the sw design at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-05.20:22:51::SCWMssOS::DEBUG:  swdes dump  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system||

TRACE::2022-02-05.20:22:51::SCWMssOS::Sw design exists and opened at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-05.20:22:51::SCWReader::No isolation master present  
TRACE::2022-02-05.20:22:56::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-02-05.20:22:56::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-02-05.20:22:56::SCWPlatform:: Platform location is F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/tempdsa
TRACE::2022-02-05.20:22:56::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-02-05.20:22:56::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2022-02-05.20:22:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-02-05.20:22:56::SCWMssOS::Doing hw sync for the mss in domain: freertos10_xilinx_microblaze_0
TRACE::2022-02-05.20:22:56::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.20:22:56::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.20:22:56::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.20:22:56::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2022-02-05.20:22:56::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.20:22:56::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2022-02-05.20:22:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2022-02-05.20:22:56::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2022-02-05.20:22:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-02-05.20:22:56::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.20:22:56::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.20:22:56::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.20:22:56::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2022-02-05.20:22:56::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.20:22:56::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2022-02-05.20:22:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2022-02-05.20:22:56::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2022-02-05.20:22:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-02-05.20:22:56::SCWMssOS::Checking the sw design at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-05.20:22:56::SCWMssOS::DEBUG:  swdes dump  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system||

TRACE::2022-02-05.20:22:56::SCWMssOS::Sw design exists and opened at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-05.20:22:56::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-02-05.20:22:56::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-02-05.20:22:56::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-02-05.20:22:56::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/tempdsa
TRACE::2022-02-05.20:22:56::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-02-05.20:22:56::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2022-02-05.20:22:56::SCWPlatform::update - Opened existing hwdb design_1_wrapper_2
TRACE::2022-02-05.20:22:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-02-05.20:22:56::SCWMssOS::Saving the mss changes F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-05.20:22:56::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-02-05.20:22:56::SCWMssOS::Completed writemss as part of save.
TRACE::2022-02-05.20:22:56::SCWMssOS::Commit changes completed.
TRACE::2022-02-05.20:22:56::SCWMssOS::Completed hw sync for the mss in domain: freertos10_xilinx_microblaze_0
TRACE::2022-02-05.20:22:56::SCWMssOS::Removing the swdes entry for  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-05.20:22:56::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.20:22:56::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.20:22:56::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.20:22:56::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2022-02-05.20:22:56::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.20:22:56::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2022-02-05.20:22:56::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-02-05.20:22:56::SCWPlatform::Opened new HwDB with name design_1_wrapper_3
TRACE::2022-02-05.20:22:56::SCWMssOS::Saving the mss changes F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-05.20:22:56::SCWMssOS::Adding the swdes entry, mss present, able to open swdb F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss with des name system
TRACE::2022-02-05.20:22:56::SCWMssOS::Writing the mss file completed F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-05.20:22:56::SCWMssOS::Commit changes completed.
TRACE::2022-02-05.20:22:56::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.20:22:56::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.20:22:56::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.20:22:56::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2022-02-05.20:22:56::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.20:22:56::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2022-02-05.20:22:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2022-02-05.20:22:56::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2022-02-05.20:22:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-02-05.20:22:56::SCWMssOS::Checking the sw design at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-05.20:22:56::SCWMssOS::DEBUG:  swdes dump  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system||

TRACE::2022-02-05.20:22:56::SCWMssOS::Sw design exists and opened at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-05.20:22:56::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"freertos10_xilinx_microblaze_0",
			"sysDefaultDom":	"freertos10_xilinx_microblaze_0",
			"domains":	[{
					"domainName":	"freertos10_xilinx_microblaze_0",
					"domainDispName":	"freertos10_xilinx_microblaze_0",
					"domainDesc":	"freertos10_xilinx_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.7",
					"mssFile":	"",
					"md5Digest":	"4a0cac93695171c60905572ea9faff97",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2022-02-05.20:23:03::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2022-02-05.20:23:03::SCWPlatform::Sanity checking of platform is completed
LOG::2022-02-05.20:23:03::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2022-02-05.20:23:03::SCWSystem::Checking the domain freertos10_xilinx_microblaze_0
LOG::2022-02-05.20:23:03::SCWSystem::Not a boot domain 
LOG::2022-02-05.20:23:03::SCWSystem::Started Processing the domain freertos10_xilinx_microblaze_0
TRACE::2022-02-05.20:23:03::SCWDomain::Generating domain artifcats
TRACE::2022-02-05.20:23:03::SCWMssOS::Generating standalone artifcats
TRACE::2022-02-05.20:23:03::SCWMssOS:: Copying the user libraries. 
TRACE::2022-02-05.20:23:03::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.20:23:03::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.20:23:03::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.20:23:03::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2022-02-05.20:23:03::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.20:23:03::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2022-02-05.20:23:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2022-02-05.20:23:03::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2022-02-05.20:23:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-02-05.20:23:03::SCWMssOS::Checking the sw design at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-05.20:23:03::SCWMssOS::DEBUG:  swdes dump  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system||

TRACE::2022-02-05.20:23:03::SCWMssOS::Sw design exists and opened at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-05.20:23:03::SCWMssOS::Completed writing the mss file at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp
TRACE::2022-02-05.20:23:03::SCWMssOS::Mss edits present, copying mssfile into export location F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-05.20:23:04::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2022-02-05.20:23:10::SCWMssOS::doing bsp build ... 
TRACE::2022-02-05.20:23:10::SCWMssOS::System Command Ran  F: & cd  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp & make 
TRACE::2022-02-05.20:23:10::SCWMssOS::make --no-print-directory seq_libs

TRACE::2022-02-05.20:23:10::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2022-02-05.20:23:10::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-02-05.20:23:10::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-hig
TRACE::2022-02-05.20:23:10::SCWMssOS::h -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-02-05.20:23:10::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2022-02-05.20:23:10::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-02-05.20:23:10::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-hig
TRACE::2022-02-05.20:23:10::SCWMssOS::h -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-02-05.20:23:10::SCWMssOS::"Running Make include in microblaze_0/libsrc/emaclite_v4_6/src"

TRACE::2022-02-05.20:23:10::SCWMssOS::make -C microblaze_0/libsrc/emaclite_v4_6/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-02-05.20:23:10::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply
TRACE::2022-02-05.20:23:10::SCWMssOS::-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-02-05.20:23:10::SCWMssOS::"Running Make include in microblaze_0/libsrc/example_v0_0/src"

TRACE::2022-02-05.20:23:10::SCWMssOS::make -C microblaze_0/libsrc/example_v0_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2022-02-05.20:23:10::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-
TRACE::2022-02-05.20:23:10::SCWMssOS::high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

ERROR::2022-02-05.20:23:11::SCWMssOS::Failed to build  the bsp sources for domain - freertos10_xilinx_microblaze_0
ERROR::2022-02-05.20:23:11::SCWSystem::Error in Processing the domain freertos10_xilinx_microblaze_0
LOG::2022-02-05.20:27:35::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2022-02-05.20:27:35::SCWPlatform::Sanity checking of platform is completed
LOG::2022-02-05.20:27:35::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2022-02-05.20:27:35::SCWSystem::Checking the domain freertos10_xilinx_microblaze_0
LOG::2022-02-05.20:27:35::SCWSystem::Not a boot domain 
LOG::2022-02-05.20:27:35::SCWSystem::Started Processing the domain freertos10_xilinx_microblaze_0
TRACE::2022-02-05.20:27:35::SCWDomain::Generating domain artifcats
TRACE::2022-02-05.20:27:35::SCWMssOS::Generating standalone artifcats
TRACE::2022-02-05.20:27:35::SCWMssOS:: Copying the user libraries. 
TRACE::2022-02-05.20:27:35::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.20:27:35::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.20:27:35::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.20:27:35::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2022-02-05.20:27:35::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.20:27:35::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2022-02-05.20:27:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2022-02-05.20:27:35::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2022-02-05.20:27:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-02-05.20:27:35::SCWMssOS::Checking the sw design at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-05.20:27:35::SCWMssOS::DEBUG:  swdes dump  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system||

KEYINFO::2022-02-05.20:27:35::SCWMssOS::Could not open the swdb for system
KEYINFO::2022-02-05.20:27:35::SCWMssOS::Could not open the sw design at  system
ERROR: [Hsi 55-1558] Software Design system is not found

TRACE::2022-02-05.20:27:35::SCWMssOS::Cleared the swdb table entry
TRACE::2022-02-05.20:27:35::SCWMssOS::No sw design opened at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-05.20:27:35::SCWMssOS::mss exists loading the mss file  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-05.20:27:35::SCWMssOS::Opened the sw design from mss  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-05.20:27:35::SCWMssOS::Adding the swdes entry F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss with des name system
TRACE::2022-02-05.20:27:35::SCWMssOS::updating the scw layer about changes
TRACE::2022-02-05.20:27:35::SCWMssOS::Opened the sw design.  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-05.20:27:35::SCWMssOS::Completed writing the mss file at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp
TRACE::2022-02-05.20:27:35::SCWMssOS::Mss edits present, copying mssfile into export location F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-05.20:27:35::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-02-05.20:27:35::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-02-05.20:27:35::SCWDomain::Building the domain as part of full build :  freertos10_xilinx_microblaze_0
TRACE::2022-02-05.20:27:35::SCWMssOS::doing bsp build ... 
TRACE::2022-02-05.20:27:35::SCWMssOS::System Command Ran  F: & cd  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp & make 
TRACE::2022-02-05.20:27:35::SCWMssOS::make --no-print-directory seq_libs

TRACE::2022-02-05.20:27:35::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2022-02-05.20:27:35::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-02-05.20:27:35::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-hig
TRACE::2022-02-05.20:27:35::SCWMssOS::h -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-02-05.20:27:35::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2022-02-05.20:27:35::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-02-05.20:27:35::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-hig
TRACE::2022-02-05.20:27:35::SCWMssOS::h -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-02-05.20:27:35::SCWMssOS::"Running Make include in microblaze_0/libsrc/emaclite_v4_6/src"

TRACE::2022-02-05.20:27:35::SCWMssOS::make -C microblaze_0/libsrc/emaclite_v4_6/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-02-05.20:27:35::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply
TRACE::2022-02-05.20:27:35::SCWMssOS::-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-02-05.20:27:35::SCWMssOS::"Running Make include in microblaze_0/libsrc/example_v0_0/src"

TRACE::2022-02-05.20:27:35::SCWMssOS::make -C microblaze_0/libsrc/example_v0_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2022-02-05.20:27:35::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-
TRACE::2022-02-05.20:27:35::SCWMssOS::high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-02-05.20:27:36::SCWMssOS::"Running Make include in microblaze_0/libsrc/freertos10_xilinx_v1_7/src"

TRACE::2022-02-05.20:27:36::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb
TRACE::2022-02-05.20:27:36::SCWMssOS::-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl
TRACE::2022-02-05.20:27:36::SCWMssOS::-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-02-05.20:27:36::SCWMssOS::"includes"

TRACE::2022-02-05.20:27:37::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_7/src"

TRACE::2022-02-05.20:27:37::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-02-05.20:27:37::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-hig
TRACE::2022-02-05.20:27:37::SCWMssOS::h -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-02-05.20:27:37::SCWMssOS::"Running Make include in microblaze_0/libsrc/iic_v3_7/src"

TRACE::2022-02-05.20:27:37::SCWMssOS::make -C microblaze_0/libsrc/iic_v3_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2022-02-05.20:27:37::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-high
TRACE::2022-02-05.20:27:37::SCWMssOS:: -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-02-05.20:27:37::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_12/src"

TRACE::2022-02-05.20:27:37::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-02-05.20:27:37::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-hi
TRACE::2022-02-05.20:27:37::SCWMssOS::gh -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-02-05.20:27:37::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_7/src"

TRACE::2022-02-05.20:27:37::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2022-02-05.20:27:37::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-h
TRACE::2022-02-05.20:27:37::SCWMssOS::igh -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-02-05.20:27:37::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2022-02-05.20:27:37::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-02-05.20:27:37::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply
TRACE::2022-02-05.20:27:37::SCWMssOS::-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-02-05.20:27:38::SCWMssOS::"Running Make libs in microblaze_0/libsrc/example_v0_0/src"

TRACE::2022-02-05.20:27:38::SCWMssOS::make -C microblaze_0/libsrc/example_v0_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-02-05.20:27:38::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-hig
TRACE::2022-02-05.20:27:38::SCWMssOS::h -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-02-05.20:27:38::SCWMssOS::"Compiling example"

TRACE::2022-02-05.20:27:39::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2022-02-05.20:27:39::SCWMssOS::make -j --no-print-directory par_libs

TRACE::2022-02-05.20:27:39::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2022-02-05.20:27:39::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-02-05.20:27:39::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-hig
TRACE::2022-02-05.20:27:39::SCWMssOS::h -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-02-05.20:27:39::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2022-02-05.20:27:39::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-02-05.20:27:39::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-hig
TRACE::2022-02-05.20:27:39::SCWMssOS::h -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-02-05.20:27:39::SCWMssOS::"Running Make include in microblaze_0/libsrc/emaclite_v4_6/src"

TRACE::2022-02-05.20:27:39::SCWMssOS::make -C microblaze_0/libsrc/emaclite_v4_6/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-02-05.20:27:39::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply
TRACE::2022-02-05.20:27:39::SCWMssOS::-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-02-05.20:27:39::SCWMssOS::"Running Make include in microblaze_0/libsrc/example_v0_0/src"

TRACE::2022-02-05.20:27:39::SCWMssOS::make -C microblaze_0/libsrc/example_v0_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2022-02-05.20:27:39::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-
TRACE::2022-02-05.20:27:39::SCWMssOS::high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-02-05.20:27:39::SCWMssOS::"Running Make include in microblaze_0/libsrc/freertos10_xilinx_v1_7/src"

TRACE::2022-02-05.20:27:39::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb
TRACE::2022-02-05.20:27:39::SCWMssOS::-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl
TRACE::2022-02-05.20:27:39::SCWMssOS::-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-02-05.20:27:39::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_7/src"

TRACE::2022-02-05.20:27:39::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-02-05.20:27:39::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-hig
TRACE::2022-02-05.20:27:39::SCWMssOS::h -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-02-05.20:27:39::SCWMssOS::"Running Make include in microblaze_0/libsrc/iic_v3_7/src"

TRACE::2022-02-05.20:27:39::SCWMssOS::make -C microblaze_0/libsrc/iic_v3_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2022-02-05.20:27:39::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-high
TRACE::2022-02-05.20:27:39::SCWMssOS:: -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-02-05.20:27:39::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_12/src"

TRACE::2022-02-05.20:27:39::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-02-05.20:27:39::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-hi
TRACE::2022-02-05.20:27:39::SCWMssOS::gh -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-02-05.20:27:39::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_7/src"

TRACE::2022-02-05.20:27:39::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2022-02-05.20:27:39::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-h
TRACE::2022-02-05.20:27:39::SCWMssOS::igh -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-02-05.20:27:39::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2022-02-05.20:27:39::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-02-05.20:27:39::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply
TRACE::2022-02-05.20:27:39::SCWMssOS::-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-02-05.20:27:39::SCWMssOS::"includes"

TRACE::2022-02-05.20:27:39::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2022-02-05.20:27:39::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2022-02-05.20:27:39::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-high -
TRACE::2022-02-05.20:27:39::SCWMssOS::mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-02-05.20:27:39::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2022-02-05.20:27:39::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2022-02-05.20:27:39::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-high -
TRACE::2022-02-05.20:27:39::SCWMssOS::mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-02-05.20:27:39::SCWMssOS::"Running Make libs in microblaze_0/libsrc/emaclite_v4_6/src"

TRACE::2022-02-05.20:27:39::SCWMssOS::make -C microblaze_0/libsrc/emaclite_v4_6/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-02-05.20:27:39::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-hi
TRACE::2022-02-05.20:27:39::SCWMssOS::gh -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-02-05.20:27:39::SCWMssOS::"Running Make libs in microblaze_0/libsrc/freertos10_xilinx_v1_7/src"

TRACE::2022-02-05.20:27:39::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar
TRACE::2022-02-05.20:27:39::SCWMssOS::" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-mu
TRACE::2022-02-05.20:27:39::SCWMssOS::ltiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-02-05.20:27:39::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_7/src"

TRACE::2022-02-05.20:27:39::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2022-02-05.20:27:39::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-high -
TRACE::2022-02-05.20:27:39::SCWMssOS::mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-02-05.20:27:39::SCWMssOS::"Running Make libs in microblaze_0/libsrc/iic_v3_7/src"

TRACE::2022-02-05.20:27:39::SCWMssOS::make -C microblaze_0/libsrc/iic_v3_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FL
TRACE::2022-02-05.20:27:39::SCWMssOS::AGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-high -m
TRACE::2022-02-05.20:27:39::SCWMssOS::xl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-02-05.20:27:39::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_12/src"

TRACE::2022-02-05.20:27:39::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2022-02-05.20:27:39::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-high 
TRACE::2022-02-05.20:27:39::SCWMssOS::-mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-02-05.20:27:39::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_7/src"

TRACE::2022-02-05.20:27:39::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2022-02-05.20:27:39::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-high
TRACE::2022-02-05.20:27:39::SCWMssOS:: -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-02-05.20:27:40::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2022-02-05.20:27:40::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-02-05.20:27:40::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-hi
TRACE::2022-02-05.20:27:40::SCWMssOS::gh -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-02-05.20:27:42::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2022-02-05.20:27:42::SCWMssOS::make --no-print-directory archive

TRACE::2022-02-05.20:27:42::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/xplatform_info.o microblaze_0/lib/xtmrctr_options.o microblaze_0/lib/micro
TRACE::2022-02-05.20:27:42::SCWMssOS::blaze_disable_exceptions.o microblaze_0/lib/print.o microblaze_0/lib/xemaclite_intr.o microblaze_0/lib/xil_testio.o microblaze_
TRACE::2022-02-05.20:27:42::SCWMssOS::0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_flush_dcache_range.o microblaze_0/lib/microblaze_flush_cache_ext.
TRACE::2022-02-05.20:27:42::SCWMssOS::o microblaze_0/lib/xtmrctr_stats.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_cache.o microblaze_0/lib/inbyte
TRACE::2022-02-05.20:27:42::SCWMssOS::.o microblaze_0/lib/xiic_multi_master.o microblaze_0/lib/xiic_sinit.o microblaze_0/lib/microblaze_exception_handler.o microblaz
TRACE::2022-02-05.20:27:42::SCWMssOS::e_0/lib/xbram_g.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/xtmrctr_intr.o microblaze
TRACE::2022-02-05.20:27:42::SCWMssOS::_0/lib/microblaze_invalidate_dcache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib/xbram_selftest.o microb
TRACE::2022-02-05.20:27:42::SCWMssOS::laze_0/lib/microblaze_disable_icache.o microblaze_0/lib/_exit.o microblaze_0/lib/xgpio_g.o microblaze_0/lib/xuartlite_g.o micro
TRACE::2022-02-05.20:27:42::SCWMssOS::blaze_0/lib/xiic_master.o microblaze_0/lib/xemaclite.o microblaze_0/lib/xtmrctr_l.o microblaze_0/lib/xil_util.o microblaze_0/li
TRACE::2022-02-05.20:27:42::SCWMssOS::b/microblaze_flush_cache_ext_range.o microblaze_0/lib/xgpio_selftest.o microblaze_0/lib/xiic_intr.o microblaze_0/lib/xbram_intr
TRACE::2022-02-05.20:27:42::SCWMssOS::.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xintc_g.o microblaze_0/lib/xiic_g.o microb
TRACE::2022-02-05.20:27:42::SCWMssOS::laze_0/lib/xiic_l.o microblaze_0/lib/xintc_selftest.o microblaze_0/lib/xintc_l.o microblaze_0/lib/outbyte.o microblaze_0/lib/xg
TRACE::2022-02-05.20:27:42::SCWMssOS::pio_intr.o microblaze_0/lib/xiic_slave.o microblaze_0/lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/xil_testmem.o m
TRACE::2022-02-05.20:27:42::SCWMssOS::icroblaze_0/lib/microblaze_invalidate_cache_ext.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/microblaze_sleep
TRACE::2022-02-05.20:27:42::SCWMssOS::.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/hw_exception_handler.o microblaze_0/lib/xintc_options.o microblaze_0/lib
TRACE::2022-02-05.20:27:42::SCWMssOS::/xuartlite_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xuartlite.o microblaze_0/lib/microblaze_update_dcache.o m
TRACE::2022-02-05.20:27:42::SCWMssOS::icroblaze_0/lib/xil_assert.o microblaze_0/lib/xil_testcache.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaz
TRACE::2022-02-05.20:27:42::SCWMssOS::e_interrupts_g.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/xil_mem.o microblaze_0/lib/xtmrctr_g.o microb
TRACE::2022-02-05.20:27:42::SCWMssOS::laze_0/lib/microblaze_enable_dcache.o microblaze_0/lib/xiic.o microblaze_0/lib/xbram.o microblaze_0/lib/microblaze_invalidate_i
TRACE::2022-02-05.20:27:42::SCWMssOS::cache_range.o microblaze_0/lib/xtmrctr_selftest.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_i
TRACE::2022-02-05.20:27:42::SCWMssOS::nvalidate_icache.o microblaze_0/lib/errno.o microblaze_0/lib/xtmrctr.o microblaze_0/lib/xiic_dyn_master.o microblaze_0/lib/xint
TRACE::2022-02-05.20:27:42::SCWMssOS::c.o microblaze_0/lib/xuartlite_stats.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/xintc_intr.o m
TRACE::2022-02-05.20:27:42::SCWMssOS::icroblaze_0/lib/pvr.o microblaze_0/lib/xgpio.o microblaze_0/lib/xiic_options.o microblaze_0/lib/xemaclite_l.o microblaze_0/lib/
TRACE::2022-02-05.20:27:42::SCWMssOS::xuartlite_intr.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xemaclite_g.o micr
TRACE::2022-02-05.20:27:42::SCWMssOS::oblaze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/xemaclite_sinit.o microblaze_0/lib/xgpio_extra.o microblaze_0/lib/
TRACE::2022-02-05.20:27:42::SCWMssOS::xio.o microblaze_0/lib/microblaze_enable_icache.o microblaze_0/lib/xiic_stats.o microblaze_0/lib/xemaclite_selftest.o microblaz
TRACE::2022-02-05.20:27:42::SCWMssOS::e_0/lib/xuartlite_l.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xtmrctr_sinit.o microblaze_0/lib/xiic_selftest.o microb
TRACE::2022-02-05.20:27:42::SCWMssOS::laze_0/lib/fcntl.o microblaze_0/lib/microblaze_init_icache_range.o

TRACE::2022-02-05.20:27:42::SCWMssOS::'Finished building libraries'

TRACE::2022-02-05.20:27:43::SCWMssOS::Copying to export directory.
TRACE::2022-02-05.20:27:43::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-02-05.20:27:43::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-02-05.20:27:43::SCWSystem::Completed Processing the domain freertos10_xilinx_microblaze_0
LOG::2022-02-05.20:27:43::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2022-02-05.20:27:43::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2022-02-05.20:27:43::SCWPlatform::Started preparing the platform 
TRACE::2022-02-05.20:27:43::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2022-02-05.20:27:43::SCWSystem::dir created 
TRACE::2022-02-05.20:27:43::SCWSystem::Writing the bif 
TRACE::2022-02-05.20:27:43::SCWPlatform::Started writing the spfm file 
TRACE::2022-02-05.20:27:43::SCWPlatform::Started writing the xpfm file 
TRACE::2022-02-05.20:27:43::SCWPlatform::Completed generating the platform
TRACE::2022-02-05.20:27:43::SCWMssOS::Saving the mss changes F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-05.20:27:43::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-02-05.20:27:43::SCWMssOS::Completed writemss as part of save.
TRACE::2022-02-05.20:27:43::SCWMssOS::Commit changes completed.
TRACE::2022-02-05.20:27:43::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.20:27:43::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.20:27:43::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.20:27:43::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2022-02-05.20:27:43::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.20:27:43::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2022-02-05.20:27:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2022-02-05.20:27:43::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2022-02-05.20:27:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-02-05.20:27:43::SCWMssOS::Checking the sw design at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-05.20:27:43::SCWMssOS::DEBUG:  swdes dump  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system||

TRACE::2022-02-05.20:27:43::SCWMssOS::Sw design exists and opened at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-05.20:27:43::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"freertos10_xilinx_microblaze_0",
			"sysDefaultDom":	"freertos10_xilinx_microblaze_0",
			"domains":	[{
					"domainName":	"freertos10_xilinx_microblaze_0",
					"domainDispName":	"freertos10_xilinx_microblaze_0",
					"domainDesc":	"freertos10_xilinx_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.7",
					"mssFile":	"",
					"md5Digest":	"e322a5f6914a0fac8cf317af56992662",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-02-05.20:27:43::SCWPlatform::updated the xpfm file.
TRACE::2022-02-05.20:27:44::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.20:27:44::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.20:27:44::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.20:27:44::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2022-02-05.20:27:44::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.20:27:44::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2022-02-05.20:27:44::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2022-02-05.20:27:44::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2022-02-05.20:27:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-02-05.20:27:44::SCWMssOS::Checking the sw design at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-05.20:27:44::SCWMssOS::DEBUG:  swdes dump  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system||

TRACE::2022-02-05.20:27:44::SCWMssOS::Sw design exists and opened at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-05.20:30:41::SCWMssOS::cleaning the bsp 
TRACE::2022-02-05.20:30:41::SCWMssOS::System Command Ran  F: & cd  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp & make clean 
TRACE::2022-02-05.20:30:41::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s clean 

TRACE::2022-02-05.20:30:42::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s clean 

TRACE::2022-02-05.20:30:42::SCWMssOS::make -C microblaze_0/libsrc/emaclite_v4_6/src -s clean 

TRACE::2022-02-05.20:30:42::SCWMssOS::make -C microblaze_0/libsrc/example_v0_0/src -s clean 

TRACE::2022-02-05.20:30:42::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_7/src -s clean 

TRACE::2022-02-05.20:30:43::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s clean 

TRACE::2022-02-05.20:30:43::SCWMssOS::make -C microblaze_0/libsrc/iic_v3_7/src -s clean 

TRACE::2022-02-05.20:30:43::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s clean 

TRACE::2022-02-05.20:30:43::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_7/src -s clean 

TRACE::2022-02-05.20:30:43::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s clean 

TRACE::2022-02-05.20:30:44::SCWMssOS::rm -f microblaze_0/lib/libxil.a

LOG::2022-02-05.20:30:46::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2022-02-05.20:30:46::SCWPlatform::Sanity checking of platform is completed
LOG::2022-02-05.20:30:46::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2022-02-05.20:30:46::SCWSystem::Checking the domain freertos10_xilinx_microblaze_0
LOG::2022-02-05.20:30:46::SCWSystem::Not a boot domain 
LOG::2022-02-05.20:30:46::SCWSystem::Started Processing the domain freertos10_xilinx_microblaze_0
TRACE::2022-02-05.20:30:46::SCWDomain::Generating domain artifcats
TRACE::2022-02-05.20:30:46::SCWMssOS::Generating standalone artifcats
TRACE::2022-02-05.20:30:46::SCWMssOS:: Copying the user libraries. 
TRACE::2022-02-05.20:30:46::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.20:30:46::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.20:30:46::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.20:30:46::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2022-02-05.20:30:46::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.20:30:46::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2022-02-05.20:30:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2022-02-05.20:30:46::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2022-02-05.20:30:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-02-05.20:30:46::SCWMssOS::Checking the sw design at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-05.20:30:46::SCWMssOS::DEBUG:  swdes dump  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system||

TRACE::2022-02-05.20:30:46::SCWMssOS::Sw design exists and opened at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-05.20:30:46::SCWMssOS::Completed writing the mss file at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp
TRACE::2022-02-05.20:30:46::SCWMssOS::Mss edits present, copying mssfile into export location F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-05.20:30:46::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-02-05.20:30:46::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-02-05.20:30:46::SCWDomain::Building the domain as part of full build :  freertos10_xilinx_microblaze_0
TRACE::2022-02-05.20:30:46::SCWMssOS::doing bsp build ... 
TRACE::2022-02-05.20:30:46::SCWMssOS::System Command Ran  F: & cd  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp & make 
TRACE::2022-02-05.20:30:46::SCWMssOS::make --no-print-directory seq_libs

TRACE::2022-02-05.20:30:46::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2022-02-05.20:30:46::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-02-05.20:30:46::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-hig
TRACE::2022-02-05.20:30:46::SCWMssOS::h -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-02-05.20:30:46::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2022-02-05.20:30:46::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-02-05.20:30:46::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-hig
TRACE::2022-02-05.20:30:46::SCWMssOS::h -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-02-05.20:30:46::SCWMssOS::"Running Make include in microblaze_0/libsrc/emaclite_v4_6/src"

TRACE::2022-02-05.20:30:46::SCWMssOS::make -C microblaze_0/libsrc/emaclite_v4_6/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-02-05.20:30:46::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply
TRACE::2022-02-05.20:30:46::SCWMssOS::-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-02-05.20:30:46::SCWMssOS::"Running Make include in microblaze_0/libsrc/example_v0_0/src"

TRACE::2022-02-05.20:30:46::SCWMssOS::make -C microblaze_0/libsrc/example_v0_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2022-02-05.20:30:46::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-
TRACE::2022-02-05.20:30:46::SCWMssOS::high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-02-05.20:30:46::SCWMssOS::"Running Make include in microblaze_0/libsrc/freertos10_xilinx_v1_7/src"

TRACE::2022-02-05.20:30:46::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb
TRACE::2022-02-05.20:30:46::SCWMssOS::-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl
TRACE::2022-02-05.20:30:46::SCWMssOS::-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-02-05.20:30:46::SCWMssOS::"includes"

TRACE::2022-02-05.20:30:47::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_7/src"

TRACE::2022-02-05.20:30:47::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-02-05.20:30:47::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-hig
TRACE::2022-02-05.20:30:47::SCWMssOS::h -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-02-05.20:30:47::SCWMssOS::"Running Make include in microblaze_0/libsrc/iic_v3_7/src"

TRACE::2022-02-05.20:30:47::SCWMssOS::make -C microblaze_0/libsrc/iic_v3_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2022-02-05.20:30:47::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-high
TRACE::2022-02-05.20:30:47::SCWMssOS:: -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-02-05.20:30:47::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_12/src"

TRACE::2022-02-05.20:30:47::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-02-05.20:30:47::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-hi
TRACE::2022-02-05.20:30:47::SCWMssOS::gh -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-02-05.20:30:47::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_7/src"

TRACE::2022-02-05.20:30:47::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2022-02-05.20:30:47::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-h
TRACE::2022-02-05.20:30:47::SCWMssOS::igh -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-02-05.20:30:47::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2022-02-05.20:30:47::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-02-05.20:30:47::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply
TRACE::2022-02-05.20:30:47::SCWMssOS::-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-02-05.20:30:47::SCWMssOS::"Running Make libs in microblaze_0/libsrc/example_v0_0/src"

TRACE::2022-02-05.20:30:47::SCWMssOS::make -C microblaze_0/libsrc/example_v0_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-02-05.20:30:47::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-hig
TRACE::2022-02-05.20:30:47::SCWMssOS::h -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-02-05.20:30:47::SCWMssOS::"Compiling example"

TRACE::2022-02-05.20:30:47::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2022-02-05.20:30:47::SCWMssOS::make -j --no-print-directory par_libs

TRACE::2022-02-05.20:30:48::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2022-02-05.20:30:48::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-02-05.20:30:48::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-hig
TRACE::2022-02-05.20:30:48::SCWMssOS::h -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-02-05.20:30:48::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2022-02-05.20:30:48::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-02-05.20:30:48::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-hig
TRACE::2022-02-05.20:30:48::SCWMssOS::h -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-02-05.20:30:48::SCWMssOS::"Running Make include in microblaze_0/libsrc/emaclite_v4_6/src"

TRACE::2022-02-05.20:30:48::SCWMssOS::make -C microblaze_0/libsrc/emaclite_v4_6/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-02-05.20:30:48::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply
TRACE::2022-02-05.20:30:48::SCWMssOS::-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-02-05.20:30:48::SCWMssOS::"Running Make include in microblaze_0/libsrc/example_v0_0/src"

TRACE::2022-02-05.20:30:48::SCWMssOS::make -C microblaze_0/libsrc/example_v0_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2022-02-05.20:30:48::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-
TRACE::2022-02-05.20:30:48::SCWMssOS::high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-02-05.20:30:48::SCWMssOS::"Running Make include in microblaze_0/libsrc/freertos10_xilinx_v1_7/src"

TRACE::2022-02-05.20:30:48::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb
TRACE::2022-02-05.20:30:48::SCWMssOS::-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl
TRACE::2022-02-05.20:30:48::SCWMssOS::-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-02-05.20:30:48::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_7/src"

TRACE::2022-02-05.20:30:48::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-02-05.20:30:48::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-hig
TRACE::2022-02-05.20:30:48::SCWMssOS::h -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-02-05.20:30:48::SCWMssOS::"Running Make include in microblaze_0/libsrc/iic_v3_7/src"

TRACE::2022-02-05.20:30:48::SCWMssOS::make -C microblaze_0/libsrc/iic_v3_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2022-02-05.20:30:48::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-high
TRACE::2022-02-05.20:30:48::SCWMssOS:: -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-02-05.20:30:48::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_12/src"

TRACE::2022-02-05.20:30:48::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-02-05.20:30:48::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-hi
TRACE::2022-02-05.20:30:48::SCWMssOS::gh -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-02-05.20:30:48::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_7/src"

TRACE::2022-02-05.20:30:48::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2022-02-05.20:30:48::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-h
TRACE::2022-02-05.20:30:48::SCWMssOS::igh -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-02-05.20:30:48::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2022-02-05.20:30:48::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-02-05.20:30:48::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply
TRACE::2022-02-05.20:30:48::SCWMssOS::-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-02-05.20:30:48::SCWMssOS::"includes"

TRACE::2022-02-05.20:30:48::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2022-02-05.20:30:48::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2022-02-05.20:30:48::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-high -
TRACE::2022-02-05.20:30:48::SCWMssOS::mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-02-05.20:30:48::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2022-02-05.20:30:48::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2022-02-05.20:30:48::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-high -
TRACE::2022-02-05.20:30:48::SCWMssOS::mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-02-05.20:30:48::SCWMssOS::"Running Make libs in microblaze_0/libsrc/emaclite_v4_6/src"

TRACE::2022-02-05.20:30:48::SCWMssOS::make -C microblaze_0/libsrc/emaclite_v4_6/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-02-05.20:30:48::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-hi
TRACE::2022-02-05.20:30:48::SCWMssOS::gh -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-02-05.20:30:48::SCWMssOS::"Running Make libs in microblaze_0/libsrc/freertos10_xilinx_v1_7/src"

TRACE::2022-02-05.20:30:48::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar
TRACE::2022-02-05.20:30:48::SCWMssOS::" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-mu
TRACE::2022-02-05.20:30:48::SCWMssOS::ltiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-02-05.20:30:48::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_7/src"

TRACE::2022-02-05.20:30:48::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2022-02-05.20:30:48::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-high -
TRACE::2022-02-05.20:30:48::SCWMssOS::mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-02-05.20:30:48::SCWMssOS::"Running Make libs in microblaze_0/libsrc/iic_v3_7/src"

TRACE::2022-02-05.20:30:48::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_12/src"

TRACE::2022-02-05.20:30:48::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2022-02-05.20:30:48::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-high 
TRACE::2022-02-05.20:30:48::SCWMssOS::-mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-02-05.20:30:48::SCWMssOS::make -C microblaze_0/libsrc/iic_v3_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FL
TRACE::2022-02-05.20:30:48::SCWMssOS::AGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-high -m
TRACE::2022-02-05.20:30:48::SCWMssOS::xl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-02-05.20:30:48::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_7/src"

TRACE::2022-02-05.20:30:48::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2022-02-05.20:30:48::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-high
TRACE::2022-02-05.20:30:48::SCWMssOS:: -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-02-05.20:30:48::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2022-02-05.20:30:48::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-02-05.20:30:48::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-hi
TRACE::2022-02-05.20:30:48::SCWMssOS::gh -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-02-05.20:30:50::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2022-02-05.20:30:50::SCWMssOS::make --no-print-directory archive

TRACE::2022-02-05.20:30:50::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/xplatform_info.o microblaze_0/lib/xtmrctr_options.o microblaze_0/lib/micro
TRACE::2022-02-05.20:30:50::SCWMssOS::blaze_disable_exceptions.o microblaze_0/lib/print.o microblaze_0/lib/xemaclite_intr.o microblaze_0/lib/xil_testio.o microblaze_
TRACE::2022-02-05.20:30:50::SCWMssOS::0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_flush_dcache_range.o microblaze_0/lib/microblaze_flush_cache_ext.
TRACE::2022-02-05.20:30:50::SCWMssOS::o microblaze_0/lib/xtmrctr_stats.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_cache.o microblaze_0/lib/inbyte
TRACE::2022-02-05.20:30:50::SCWMssOS::.o microblaze_0/lib/xiic_multi_master.o microblaze_0/lib/xiic_sinit.o microblaze_0/lib/microblaze_exception_handler.o microblaz
TRACE::2022-02-05.20:30:50::SCWMssOS::e_0/lib/xbram_g.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/xtmrctr_intr.o microblaze
TRACE::2022-02-05.20:30:50::SCWMssOS::_0/lib/microblaze_invalidate_dcache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib/xbram_selftest.o microb
TRACE::2022-02-05.20:30:50::SCWMssOS::laze_0/lib/microblaze_disable_icache.o microblaze_0/lib/_exit.o microblaze_0/lib/xgpio_g.o microblaze_0/lib/xuartlite_g.o micro
TRACE::2022-02-05.20:30:50::SCWMssOS::blaze_0/lib/xiic_master.o microblaze_0/lib/xemaclite.o microblaze_0/lib/xtmrctr_l.o microblaze_0/lib/xil_util.o microblaze_0/li
TRACE::2022-02-05.20:30:50::SCWMssOS::b/microblaze_flush_cache_ext_range.o microblaze_0/lib/xgpio_selftest.o microblaze_0/lib/xiic_intr.o microblaze_0/lib/xbram_intr
TRACE::2022-02-05.20:30:50::SCWMssOS::.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xintc_g.o microblaze_0/lib/xiic_g.o microb
TRACE::2022-02-05.20:30:50::SCWMssOS::laze_0/lib/xiic_l.o microblaze_0/lib/xintc_selftest.o microblaze_0/lib/xintc_l.o microblaze_0/lib/outbyte.o microblaze_0/lib/xg
TRACE::2022-02-05.20:30:50::SCWMssOS::pio_intr.o microblaze_0/lib/xiic_slave.o microblaze_0/lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/xil_testmem.o m
TRACE::2022-02-05.20:30:50::SCWMssOS::icroblaze_0/lib/microblaze_invalidate_cache_ext.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/microblaze_sleep
TRACE::2022-02-05.20:30:50::SCWMssOS::.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/hw_exception_handler.o microblaze_0/lib/xintc_options.o microblaze_0/lib
TRACE::2022-02-05.20:30:50::SCWMssOS::/xuartlite_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xuartlite.o microblaze_0/lib/microblaze_update_dcache.o m
TRACE::2022-02-05.20:30:50::SCWMssOS::icroblaze_0/lib/xil_assert.o microblaze_0/lib/xil_testcache.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaz
TRACE::2022-02-05.20:30:50::SCWMssOS::e_interrupts_g.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/xil_mem.o microblaze_0/lib/xtmrctr_g.o microb
TRACE::2022-02-05.20:30:50::SCWMssOS::laze_0/lib/microblaze_enable_dcache.o microblaze_0/lib/xiic.o microblaze_0/lib/xbram.o microblaze_0/lib/microblaze_invalidate_i
TRACE::2022-02-05.20:30:50::SCWMssOS::cache_range.o microblaze_0/lib/xtmrctr_selftest.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_i
TRACE::2022-02-05.20:30:50::SCWMssOS::nvalidate_icache.o microblaze_0/lib/errno.o microblaze_0/lib/xtmrctr.o microblaze_0/lib/xiic_dyn_master.o microblaze_0/lib/xint
TRACE::2022-02-05.20:30:50::SCWMssOS::c.o microblaze_0/lib/xuartlite_stats.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/xintc_intr.o m
TRACE::2022-02-05.20:30:50::SCWMssOS::icroblaze_0/lib/pvr.o microblaze_0/lib/xgpio.o microblaze_0/lib/xiic_options.o microblaze_0/lib/xemaclite_l.o microblaze_0/lib/
TRACE::2022-02-05.20:30:50::SCWMssOS::xuartlite_intr.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xemaclite_g.o micr
TRACE::2022-02-05.20:30:50::SCWMssOS::oblaze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/xemaclite_sinit.o microblaze_0/lib/xgpio_extra.o microblaze_0/lib/
TRACE::2022-02-05.20:30:50::SCWMssOS::xio.o microblaze_0/lib/microblaze_enable_icache.o microblaze_0/lib/xiic_stats.o microblaze_0/lib/xemaclite_selftest.o microblaz
TRACE::2022-02-05.20:30:50::SCWMssOS::e_0/lib/xuartlite_l.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xtmrctr_sinit.o microblaze_0/lib/xiic_selftest.o microb
TRACE::2022-02-05.20:30:50::SCWMssOS::laze_0/lib/fcntl.o microblaze_0/lib/microblaze_init_icache_range.o

TRACE::2022-02-05.20:30:51::SCWMssOS::'Finished building libraries'

TRACE::2022-02-05.20:30:52::SCWMssOS::Copying to export directory.
TRACE::2022-02-05.20:30:52::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-02-05.20:30:52::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-02-05.20:30:52::SCWSystem::Completed Processing the domain freertos10_xilinx_microblaze_0
LOG::2022-02-05.20:30:52::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2022-02-05.20:30:52::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2022-02-05.20:30:52::SCWPlatform::Started preparing the platform 
TRACE::2022-02-05.20:30:52::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2022-02-05.20:30:52::SCWSystem::dir created 
TRACE::2022-02-05.20:30:52::SCWSystem::Writing the bif 
TRACE::2022-02-05.20:30:52::SCWPlatform::Started writing the spfm file 
TRACE::2022-02-05.20:30:52::SCWPlatform::Started writing the xpfm file 
TRACE::2022-02-05.20:30:52::SCWPlatform::Completed generating the platform
TRACE::2022-02-05.20:30:52::SCWMssOS::Saving the mss changes F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-05.20:30:52::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-02-05.20:30:52::SCWMssOS::Completed writemss as part of save.
TRACE::2022-02-05.20:30:52::SCWMssOS::Commit changes completed.
TRACE::2022-02-05.20:30:52::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.20:30:52::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.20:30:52::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.20:30:52::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2022-02-05.20:30:52::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.20:30:52::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2022-02-05.20:30:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2022-02-05.20:30:52::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2022-02-05.20:30:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-02-05.20:30:52::SCWMssOS::Checking the sw design at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-05.20:30:52::SCWMssOS::DEBUG:  swdes dump  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system||

TRACE::2022-02-05.20:30:52::SCWMssOS::Sw design exists and opened at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-05.20:30:52::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"freertos10_xilinx_microblaze_0",
			"sysDefaultDom":	"freertos10_xilinx_microblaze_0",
			"domains":	[{
					"domainName":	"freertos10_xilinx_microblaze_0",
					"domainDispName":	"freertos10_xilinx_microblaze_0",
					"domainDesc":	"freertos10_xilinx_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.7",
					"mssFile":	"",
					"md5Digest":	"e322a5f6914a0fac8cf317af56992662",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-02-05.20:30:52::SCWPlatform::updated the xpfm file.
TRACE::2022-02-05.20:30:52::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.20:30:52::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.20:30:52::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.20:30:52::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2022-02-05.20:30:52::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.20:30:52::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2022-02-05.20:30:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2022-02-05.20:30:52::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2022-02-05.20:30:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-02-05.20:30:52::SCWMssOS::Checking the sw design at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-05.20:30:52::SCWMssOS::DEBUG:  swdes dump  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system||

TRACE::2022-02-05.20:30:52::SCWMssOS::Sw design exists and opened at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-05.22:09:37::SCWPlatform::Clearing the existing platform
TRACE::2022-02-05.22:09:37::SCWSystem::Clearing the existing sysconfig
TRACE::2022-02-05.22:09:37::SCWMssOS::Removing the swdes entry for  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-05.22:09:37::SCWSystem::Clearing the domains completed.
TRACE::2022-02-05.22:09:37::SCWPlatform::Clearing the opened hw db.
TRACE::2022-02-05.22:09:37::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.22:09:37::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.22:09:37::SCWPlatform:: Platform location is F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2022-02-05.22:09:37::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.22:09:37::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2022-02-05.22:09:37::SCWPlatform::Removing the HwDB with name F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.22:09:37::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.22:09:37::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.22:09:37::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.22:09:37::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2022-02-05.22:09:37::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.22:09:37::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2022-02-05.22:09:37::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-02-05.22:09:37::SCWPlatform::Opened new HwDB with name design_1_wrapper_5
TRACE::2022-02-05.22:09:37::SCWReader::Active system found as  design_1_wrapper
TRACE::2022-02-05.22:09:37::SCWReader::Handling sysconfig design_1_wrapper
TRACE::2022-02-05.22:09:37::SCWDomain::checking for install qemu data   : 
TRACE::2022-02-05.22:09:37::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.22:09:37::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.22:09:37::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.22:09:37::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2022-02-05.22:09:37::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.22:09:37::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2022-02-05.22:09:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2022-02-05.22:09:37::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2022-02-05.22:09:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-02-05.22:09:37::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.22:09:37::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.22:09:37::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.22:09:37::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2022-02-05.22:09:37::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.22:09:37::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2022-02-05.22:09:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2022-02-05.22:09:37::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2022-02-05.22:09:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-02-05.22:09:37::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.22:09:37::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.22:09:37::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.22:09:37::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2022-02-05.22:09:38::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.22:09:38::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2022-02-05.22:09:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2022-02-05.22:09:38::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2022-02-05.22:09:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-02-05.22:09:38::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.22:09:38::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.22:09:38::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.22:09:38::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2022-02-05.22:09:38::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.22:09:38::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2022-02-05.22:09:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2022-02-05.22:09:38::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2022-02-05.22:09:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-02-05.22:09:38::SCWMssOS::Checking the sw design at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-05.22:09:38::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-02-05.22:09:38::SCWMssOS::No sw design opened at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-05.22:09:38::SCWMssOS::mss exists loading the mss file  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-05.22:09:38::SCWMssOS::Opened the sw design from mss  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-05.22:09:38::SCWMssOS::Adding the swdes entry F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss with des name system
TRACE::2022-02-05.22:09:38::SCWMssOS::updating the scw layer about changes
TRACE::2022-02-05.22:09:38::SCWMssOS::Opened the sw design.  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-05.22:09:38::SCWMssOS::Saving the mss changes F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-05.22:09:38::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-02-05.22:09:38::SCWMssOS::Completed writemss as part of save.
TRACE::2022-02-05.22:09:38::SCWMssOS::Commit changes completed.
TRACE::2022-02-05.22:09:38::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-02-05.22:09:38::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-02-05.22:09:38::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.22:09:38::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.22:09:38::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.22:09:38::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2022-02-05.22:09:38::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.22:09:38::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2022-02-05.22:09:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2022-02-05.22:09:38::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2022-02-05.22:09:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-02-05.22:09:38::SCWMssOS::Checking the sw design at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-05.22:09:38::SCWMssOS::DEBUG:  swdes dump  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system||

TRACE::2022-02-05.22:09:38::SCWMssOS::Sw design exists and opened at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-05.22:09:38::SCWReader::No isolation master present  
TRACE::2022-02-05.22:09:40::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-02-05.22:09:40::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-02-05.22:09:40::SCWPlatform:: Platform location is F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/tempdsa
TRACE::2022-02-05.22:09:40::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-02-05.22:09:40::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2022-02-05.22:09:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-02-05.22:09:40::SCWMssOS::Doing hw sync for the mss in domain: freertos10_xilinx_microblaze_0
TRACE::2022-02-05.22:09:40::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.22:09:40::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.22:09:40::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.22:09:40::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2022-02-05.22:09:40::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.22:09:40::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2022-02-05.22:09:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2022-02-05.22:09:40::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2022-02-05.22:09:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-02-05.22:09:40::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.22:09:40::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.22:09:40::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.22:09:40::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2022-02-05.22:09:40::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.22:09:40::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2022-02-05.22:09:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2022-02-05.22:09:40::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2022-02-05.22:09:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-02-05.22:09:40::SCWMssOS::Checking the sw design at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-05.22:09:40::SCWMssOS::DEBUG:  swdes dump  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system||

TRACE::2022-02-05.22:09:40::SCWMssOS::Sw design exists and opened at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-05.22:09:40::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-02-05.22:09:40::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-02-05.22:09:40::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-02-05.22:09:40::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/tempdsa
TRACE::2022-02-05.22:09:40::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-02-05.22:09:40::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2022-02-05.22:09:40::SCWPlatform::update - Opened existing hwdb design_1_wrapper_6
TRACE::2022-02-05.22:09:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-02-05.22:09:40::SCWMssOS::Saving the mss changes F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-05.22:09:40::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-02-05.22:09:40::SCWMssOS::Completed writemss as part of save.
TRACE::2022-02-05.22:09:40::SCWMssOS::Commit changes completed.
TRACE::2022-02-05.22:09:40::SCWMssOS::Completed hw sync for the mss in domain: freertos10_xilinx_microblaze_0
TRACE::2022-02-05.22:09:40::SCWMssOS::Removing the swdes entry for  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-05.22:09:40::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.22:09:40::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.22:09:40::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.22:09:40::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2022-02-05.22:09:40::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.22:09:40::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2022-02-05.22:09:40::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-02-05.22:09:40::SCWPlatform::Opened new HwDB with name design_1_wrapper_7
TRACE::2022-02-05.22:09:40::SCWMssOS::Saving the mss changes F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-05.22:09:40::SCWMssOS::Adding the swdes entry, mss present, able to open swdb F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss with des name system
TRACE::2022-02-05.22:09:40::SCWMssOS::Writing the mss file completed F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-05.22:09:40::SCWMssOS::Commit changes completed.
TRACE::2022-02-05.22:09:40::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.22:09:40::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.22:09:40::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.22:09:40::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2022-02-05.22:09:40::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.22:09:40::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2022-02-05.22:09:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2022-02-05.22:09:40::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2022-02-05.22:09:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-02-05.22:09:40::SCWMssOS::Checking the sw design at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-05.22:09:40::SCWMssOS::DEBUG:  swdes dump  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system||

TRACE::2022-02-05.22:09:40::SCWMssOS::Sw design exists and opened at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-05.22:09:40::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"freertos10_xilinx_microblaze_0",
			"sysDefaultDom":	"freertos10_xilinx_microblaze_0",
			"domains":	[{
					"domainName":	"freertos10_xilinx_microblaze_0",
					"domainDispName":	"freertos10_xilinx_microblaze_0",
					"domainDesc":	"freertos10_xilinx_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.7",
					"mssFile":	"",
					"md5Digest":	"e322a5f6914a0fac8cf317af56992662",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2022-02-05.22:09:49::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2022-02-05.22:09:49::SCWPlatform::Sanity checking of platform is completed
LOG::2022-02-05.22:09:49::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2022-02-05.22:09:49::SCWSystem::Checking the domain freertos10_xilinx_microblaze_0
LOG::2022-02-05.22:09:49::SCWSystem::Not a boot domain 
LOG::2022-02-05.22:09:49::SCWSystem::Started Processing the domain freertos10_xilinx_microblaze_0
TRACE::2022-02-05.22:09:49::SCWDomain::Generating domain artifcats
TRACE::2022-02-05.22:09:49::SCWMssOS::Generating standalone artifcats
TRACE::2022-02-05.22:09:49::SCWMssOS:: Copying the user libraries. 
TRACE::2022-02-05.22:09:49::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.22:09:49::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.22:09:49::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.22:09:49::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2022-02-05.22:09:49::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.22:09:49::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2022-02-05.22:09:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2022-02-05.22:09:49::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2022-02-05.22:09:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-02-05.22:09:49::SCWMssOS::Checking the sw design at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-05.22:09:49::SCWMssOS::DEBUG:  swdes dump  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system||

TRACE::2022-02-05.22:09:49::SCWMssOS::Sw design exists and opened at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-05.22:09:49::SCWMssOS::Completed writing the mss file at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp
TRACE::2022-02-05.22:09:49::SCWMssOS::Mss edits present, copying mssfile into export location F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-05.22:09:50::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2022-02-05.22:09:56::SCWMssOS::doing bsp build ... 
TRACE::2022-02-05.22:09:56::SCWMssOS::System Command Ran  F: & cd  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp & make 
TRACE::2022-02-05.22:09:56::SCWMssOS::make --no-print-directory seq_libs

TRACE::2022-02-05.22:09:56::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2022-02-05.22:09:56::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-02-05.22:09:56::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-hig
TRACE::2022-02-05.22:09:56::SCWMssOS::h -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-02-05.22:09:56::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2022-02-05.22:09:56::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-02-05.22:09:56::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-hig
TRACE::2022-02-05.22:09:56::SCWMssOS::h -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-02-05.22:09:57::SCWMssOS::"Running Make include in microblaze_0/libsrc/emaclite_v4_6/src"

TRACE::2022-02-05.22:09:57::SCWMssOS::make -C microblaze_0/libsrc/emaclite_v4_6/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-02-05.22:09:57::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply
TRACE::2022-02-05.22:09:57::SCWMssOS::-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-02-05.22:09:57::SCWMssOS::"Running Make include in microblaze_0/libsrc/freertos10_xilinx_v1_7/src"

TRACE::2022-02-05.22:09:57::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb
TRACE::2022-02-05.22:09:57::SCWMssOS::-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl
TRACE::2022-02-05.22:09:57::SCWMssOS::-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-02-05.22:09:57::SCWMssOS::"includes"

TRACE::2022-02-05.22:09:58::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_7/src"

TRACE::2022-02-05.22:09:58::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-02-05.22:09:58::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-hig
TRACE::2022-02-05.22:09:58::SCWMssOS::h -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-02-05.22:09:58::SCWMssOS::"Running Make include in microblaze_0/libsrc/iic_v3_7/src"

TRACE::2022-02-05.22:09:58::SCWMssOS::make -C microblaze_0/libsrc/iic_v3_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2022-02-05.22:09:58::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-high
TRACE::2022-02-05.22:09:58::SCWMssOS:: -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-02-05.22:09:58::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_12/src"

TRACE::2022-02-05.22:09:58::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-02-05.22:09:58::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-hi
TRACE::2022-02-05.22:09:58::SCWMssOS::gh -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-02-05.22:09:59::SCWMssOS::"Running Make include in microblaze_0/libsrc/myIPAdder_v0_0/src"

TRACE::2022-02-05.22:09:59::SCWMssOS::make -C microblaze_0/libsrc/myIPAdder_v0_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2022-02-05.22:09:59::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multipl
TRACE::2022-02-05.22:09:59::SCWMssOS::y-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

ERROR::2022-02-05.22:09:59::SCWMssOS::Failed to build  the bsp sources for domain - freertos10_xilinx_microblaze_0
ERROR::2022-02-05.22:09:59::SCWSystem::Error in Processing the domain freertos10_xilinx_microblaze_0
LOG::2022-02-05.22:11:23::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2022-02-05.22:11:23::SCWPlatform::Sanity checking of platform is completed
LOG::2022-02-05.22:11:23::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2022-02-05.22:11:23::SCWSystem::Checking the domain freertos10_xilinx_microblaze_0
LOG::2022-02-05.22:11:23::SCWSystem::Not a boot domain 
LOG::2022-02-05.22:11:23::SCWSystem::Started Processing the domain freertos10_xilinx_microblaze_0
TRACE::2022-02-05.22:11:23::SCWDomain::Generating domain artifcats
TRACE::2022-02-05.22:11:23::SCWMssOS::Generating standalone artifcats
TRACE::2022-02-05.22:11:23::SCWMssOS:: Copying the user libraries. 
TRACE::2022-02-05.22:11:23::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.22:11:23::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.22:11:23::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.22:11:23::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2022-02-05.22:11:23::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.22:11:23::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2022-02-05.22:11:23::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2022-02-05.22:11:23::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2022-02-05.22:11:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-02-05.22:11:23::SCWMssOS::Checking the sw design at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-05.22:11:23::SCWMssOS::DEBUG:  swdes dump  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system||

KEYINFO::2022-02-05.22:11:23::SCWMssOS::Could not open the swdb for system
KEYINFO::2022-02-05.22:11:23::SCWMssOS::Could not open the sw design at  system
ERROR: [Hsi 55-1558] Software Design system is not found

TRACE::2022-02-05.22:11:23::SCWMssOS::Cleared the swdb table entry
TRACE::2022-02-05.22:11:23::SCWMssOS::No sw design opened at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-05.22:11:23::SCWMssOS::mss exists loading the mss file  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-05.22:11:23::SCWMssOS::Opened the sw design from mss  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-05.22:11:23::SCWMssOS::Adding the swdes entry F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss with des name system
TRACE::2022-02-05.22:11:23::SCWMssOS::updating the scw layer about changes
TRACE::2022-02-05.22:11:23::SCWMssOS::Opened the sw design.  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-05.22:11:23::SCWMssOS::Completed writing the mss file at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp
TRACE::2022-02-05.22:11:23::SCWMssOS::Mss edits present, copying mssfile into export location F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-05.22:11:23::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-02-05.22:11:23::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-02-05.22:11:23::SCWDomain::Building the domain as part of full build :  freertos10_xilinx_microblaze_0
TRACE::2022-02-05.22:11:23::SCWMssOS::doing bsp build ... 
TRACE::2022-02-05.22:11:23::SCWMssOS::System Command Ran  F: & cd  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp & make 
TRACE::2022-02-05.22:11:23::SCWMssOS::make --no-print-directory seq_libs

TRACE::2022-02-05.22:11:23::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2022-02-05.22:11:23::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-02-05.22:11:23::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-hig
TRACE::2022-02-05.22:11:23::SCWMssOS::h -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-02-05.22:11:23::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2022-02-05.22:11:23::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-02-05.22:11:23::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-hig
TRACE::2022-02-05.22:11:23::SCWMssOS::h -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-02-05.22:11:23::SCWMssOS::"Running Make include in microblaze_0/libsrc/emaclite_v4_6/src"

TRACE::2022-02-05.22:11:23::SCWMssOS::make -C microblaze_0/libsrc/emaclite_v4_6/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-02-05.22:11:23::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply
TRACE::2022-02-05.22:11:23::SCWMssOS::-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-02-05.22:11:23::SCWMssOS::"Running Make include in microblaze_0/libsrc/freertos10_xilinx_v1_7/src"

TRACE::2022-02-05.22:11:23::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb
TRACE::2022-02-05.22:11:23::SCWMssOS::-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl
TRACE::2022-02-05.22:11:23::SCWMssOS::-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-02-05.22:11:23::SCWMssOS::"includes"

TRACE::2022-02-05.22:11:24::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_7/src"

TRACE::2022-02-05.22:11:24::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-02-05.22:11:24::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-hig
TRACE::2022-02-05.22:11:24::SCWMssOS::h -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-02-05.22:11:24::SCWMssOS::"Running Make include in microblaze_0/libsrc/iic_v3_7/src"

TRACE::2022-02-05.22:11:24::SCWMssOS::make -C microblaze_0/libsrc/iic_v3_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2022-02-05.22:11:24::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-high
TRACE::2022-02-05.22:11:24::SCWMssOS:: -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-02-05.22:11:24::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_12/src"

TRACE::2022-02-05.22:11:24::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-02-05.22:11:24::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-hi
TRACE::2022-02-05.22:11:24::SCWMssOS::gh -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-02-05.22:11:24::SCWMssOS::"Running Make include in microblaze_0/libsrc/myIPAdder_v0_0/src"

TRACE::2022-02-05.22:11:24::SCWMssOS::make -C microblaze_0/libsrc/myIPAdder_v0_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2022-02-05.22:11:24::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multipl
TRACE::2022-02-05.22:11:24::SCWMssOS::y-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

ERROR::2022-02-05.22:11:24::SCWMssOS::Failed to build  the bsp sources for domain - freertos10_xilinx_microblaze_0
ERROR::2022-02-05.22:11:24::SCWSystem::Error in Processing the domain freertos10_xilinx_microblaze_0
TRACE::2022-02-05.22:12:07::SCWPlatform::Clearing the existing platform
TRACE::2022-02-05.22:12:07::SCWSystem::Clearing the existing sysconfig
TRACE::2022-02-05.22:12:07::SCWMssOS::Removing the swdes entry for  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-05.22:12:07::SCWSystem::Clearing the domains completed.
TRACE::2022-02-05.22:12:07::SCWPlatform::Clearing the opened hw db.
TRACE::2022-02-05.22:12:07::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.22:12:07::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.22:12:07::SCWPlatform:: Platform location is F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2022-02-05.22:12:07::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.22:12:07::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2022-02-05.22:12:07::SCWPlatform::Removing the HwDB with name F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.22:12:07::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.22:12:07::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.22:12:07::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.22:12:07::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2022-02-05.22:12:07::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.22:12:07::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2022-02-05.22:12:07::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-02-05.22:12:07::SCWPlatform::Opened new HwDB with name design_1_wrapper_8
TRACE::2022-02-05.22:12:07::SCWReader::Active system found as  design_1_wrapper
TRACE::2022-02-05.22:12:07::SCWReader::Handling sysconfig design_1_wrapper
TRACE::2022-02-05.22:12:07::SCWDomain::checking for install qemu data   : 
TRACE::2022-02-05.22:12:07::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.22:12:07::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.22:12:07::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.22:12:07::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2022-02-05.22:12:07::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.22:12:07::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2022-02-05.22:12:07::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2022-02-05.22:12:07::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2022-02-05.22:12:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-02-05.22:12:07::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.22:12:07::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.22:12:07::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.22:12:07::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2022-02-05.22:12:07::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.22:12:07::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2022-02-05.22:12:07::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2022-02-05.22:12:07::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2022-02-05.22:12:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-02-05.22:12:07::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.22:12:07::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.22:12:07::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.22:12:07::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2022-02-05.22:12:07::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.22:12:07::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2022-02-05.22:12:07::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2022-02-05.22:12:07::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2022-02-05.22:12:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-02-05.22:12:07::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.22:12:07::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.22:12:07::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.22:12:07::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2022-02-05.22:12:07::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.22:12:07::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2022-02-05.22:12:07::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2022-02-05.22:12:07::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2022-02-05.22:12:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-02-05.22:12:07::SCWMssOS::Checking the sw design at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-05.22:12:07::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-02-05.22:12:07::SCWMssOS::No sw design opened at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-05.22:12:07::SCWMssOS::mss exists loading the mss file  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-05.22:12:07::SCWMssOS::Opened the sw design from mss  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-05.22:12:07::SCWMssOS::Adding the swdes entry F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss with des name system
TRACE::2022-02-05.22:12:07::SCWMssOS::updating the scw layer about changes
TRACE::2022-02-05.22:12:07::SCWMssOS::Opened the sw design.  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-05.22:12:07::SCWMssOS::Saving the mss changes F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-05.22:12:07::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-02-05.22:12:07::SCWMssOS::Completed writemss as part of save.
TRACE::2022-02-05.22:12:07::SCWMssOS::Commit changes completed.
TRACE::2022-02-05.22:12:07::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-02-05.22:12:07::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-02-05.22:12:07::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.22:12:07::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.22:12:07::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.22:12:07::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2022-02-05.22:12:07::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.22:12:07::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2022-02-05.22:12:07::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2022-02-05.22:12:07::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2022-02-05.22:12:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-02-05.22:12:07::SCWMssOS::Checking the sw design at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-05.22:12:07::SCWMssOS::DEBUG:  swdes dump  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system||

TRACE::2022-02-05.22:12:07::SCWMssOS::Sw design exists and opened at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-05.22:12:07::SCWReader::No isolation master present  
TRACE::2022-02-05.22:12:09::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-02-05.22:12:09::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-02-05.22:12:09::SCWPlatform:: Platform location is F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/tempdsa
TRACE::2022-02-05.22:12:09::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-02-05.22:12:09::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2022-02-05.22:12:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-02-05.22:12:10::SCWMssOS::Doing hw sync for the mss in domain: freertos10_xilinx_microblaze_0
TRACE::2022-02-05.22:12:10::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.22:12:10::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.22:12:10::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.22:12:10::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2022-02-05.22:12:10::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.22:12:10::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2022-02-05.22:12:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2022-02-05.22:12:10::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2022-02-05.22:12:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-02-05.22:12:10::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.22:12:10::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.22:12:10::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.22:12:10::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2022-02-05.22:12:10::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.22:12:10::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2022-02-05.22:12:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2022-02-05.22:12:10::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2022-02-05.22:12:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-02-05.22:12:10::SCWMssOS::Checking the sw design at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-05.22:12:10::SCWMssOS::DEBUG:  swdes dump  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system||

TRACE::2022-02-05.22:12:10::SCWMssOS::Sw design exists and opened at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-05.22:12:10::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-02-05.22:12:10::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-02-05.22:12:10::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-02-05.22:12:10::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/tempdsa
TRACE::2022-02-05.22:12:10::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-02-05.22:12:10::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2022-02-05.22:12:10::SCWPlatform::update - Opened existing hwdb design_1_wrapper_9
TRACE::2022-02-05.22:12:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-02-05.22:12:10::SCWMssOS::Saving the mss changes F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-05.22:12:10::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-02-05.22:12:10::SCWMssOS::Completed writemss as part of save.
TRACE::2022-02-05.22:12:10::SCWMssOS::Commit changes completed.
TRACE::2022-02-05.22:12:10::SCWMssOS::Completed hw sync for the mss in domain: freertos10_xilinx_microblaze_0
TRACE::2022-02-05.22:12:10::SCWMssOS::Removing the swdes entry for  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-05.22:12:10::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.22:12:10::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.22:12:10::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.22:12:10::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2022-02-05.22:12:10::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.22:12:10::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2022-02-05.22:12:10::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-02-05.22:12:10::SCWPlatform::Opened new HwDB with name design_1_wrapper_10
TRACE::2022-02-05.22:12:10::SCWMssOS::Saving the mss changes F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-05.22:12:10::SCWMssOS::Adding the swdes entry, mss present, able to open swdb F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss with des name system
TRACE::2022-02-05.22:12:10::SCWMssOS::Writing the mss file completed F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-05.22:12:10::SCWMssOS::Commit changes completed.
TRACE::2022-02-05.22:12:10::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.22:12:10::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.22:12:10::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.22:12:10::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2022-02-05.22:12:10::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.22:12:10::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2022-02-05.22:12:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2022-02-05.22:12:10::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2022-02-05.22:12:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-02-05.22:12:10::SCWMssOS::Checking the sw design at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-05.22:12:10::SCWMssOS::DEBUG:  swdes dump  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system||

TRACE::2022-02-05.22:12:10::SCWMssOS::Sw design exists and opened at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-05.22:12:10::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"freertos10_xilinx_microblaze_0",
			"sysDefaultDom":	"freertos10_xilinx_microblaze_0",
			"domains":	[{
					"domainName":	"freertos10_xilinx_microblaze_0",
					"domainDispName":	"freertos10_xilinx_microblaze_0",
					"domainDesc":	"freertos10_xilinx_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.7",
					"mssFile":	"",
					"md5Digest":	"e322a5f6914a0fac8cf317af56992662",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2022-02-05.22:12:22::SCWMssOS::cleaning the bsp 
TRACE::2022-02-05.22:12:22::SCWMssOS::System Command Ran  F: & cd  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp & make clean 
TRACE::2022-02-05.22:12:22::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s clean 

TRACE::2022-02-05.22:12:22::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s clean 

TRACE::2022-02-05.22:12:22::SCWMssOS::make -C microblaze_0/libsrc/emaclite_v4_6/src -s clean 

TRACE::2022-02-05.22:12:22::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_7/src -s clean 

TRACE::2022-02-05.22:12:23::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s clean 

TRACE::2022-02-05.22:12:23::SCWMssOS::make -C microblaze_0/libsrc/iic_v3_7/src -s clean 

TRACE::2022-02-05.22:12:23::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s clean 

TRACE::2022-02-05.22:12:23::SCWMssOS::make -C microblaze_0/libsrc/myIPAdder_v0_0/src -s clean 

TRACE::2022-02-05.22:12:23::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_7/src -s clean 

TRACE::2022-02-05.22:12:23::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s clean 

TRACE::2022-02-05.22:12:23::SCWMssOS::rm -f microblaze_0/lib/libxil.a

LOG::2022-02-05.22:12:31::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2022-02-05.22:12:31::SCWPlatform::Sanity checking of platform is completed
LOG::2022-02-05.22:12:31::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2022-02-05.22:12:31::SCWSystem::Checking the domain freertos10_xilinx_microblaze_0
LOG::2022-02-05.22:12:31::SCWSystem::Not a boot domain 
LOG::2022-02-05.22:12:31::SCWSystem::Started Processing the domain freertos10_xilinx_microblaze_0
TRACE::2022-02-05.22:12:31::SCWDomain::Generating domain artifcats
TRACE::2022-02-05.22:12:31::SCWMssOS::Generating standalone artifcats
TRACE::2022-02-05.22:12:31::SCWMssOS:: Copying the user libraries. 
TRACE::2022-02-05.22:12:31::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.22:12:31::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.22:12:31::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.22:12:31::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2022-02-05.22:12:31::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.22:12:31::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2022-02-05.22:12:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2022-02-05.22:12:31::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2022-02-05.22:12:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-02-05.22:12:31::SCWMssOS::Checking the sw design at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-05.22:12:31::SCWMssOS::DEBUG:  swdes dump  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system||

TRACE::2022-02-05.22:12:31::SCWMssOS::Sw design exists and opened at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-05.22:12:31::SCWMssOS::Completed writing the mss file at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp
TRACE::2022-02-05.22:12:31::SCWMssOS::Mss edits present, copying mssfile into export location F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-05.22:12:31::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2022-02-05.22:12:36::SCWMssOS::doing bsp build ... 
TRACE::2022-02-05.22:12:36::SCWMssOS::System Command Ran  F: & cd  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp & make 
TRACE::2022-02-05.22:12:36::SCWMssOS::make --no-print-directory seq_libs

TRACE::2022-02-05.22:12:36::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2022-02-05.22:12:36::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-02-05.22:12:36::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-hig
TRACE::2022-02-05.22:12:36::SCWMssOS::h -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-02-05.22:12:37::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2022-02-05.22:12:37::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-02-05.22:12:37::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-hig
TRACE::2022-02-05.22:12:37::SCWMssOS::h -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-02-05.22:12:37::SCWMssOS::"Running Make include in microblaze_0/libsrc/emaclite_v4_6/src"

TRACE::2022-02-05.22:12:37::SCWMssOS::make -C microblaze_0/libsrc/emaclite_v4_6/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-02-05.22:12:37::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply
TRACE::2022-02-05.22:12:37::SCWMssOS::-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-02-05.22:12:37::SCWMssOS::"Running Make include in microblaze_0/libsrc/freertos10_xilinx_v1_7/src"

TRACE::2022-02-05.22:12:37::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb
TRACE::2022-02-05.22:12:37::SCWMssOS::-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl
TRACE::2022-02-05.22:12:37::SCWMssOS::-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-02-05.22:12:37::SCWMssOS::"includes"

TRACE::2022-02-05.22:12:38::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_7/src"

TRACE::2022-02-05.22:12:38::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-02-05.22:12:38::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-hig
TRACE::2022-02-05.22:12:38::SCWMssOS::h -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-02-05.22:12:38::SCWMssOS::"Running Make include in microblaze_0/libsrc/iic_v3_7/src"

TRACE::2022-02-05.22:12:38::SCWMssOS::make -C microblaze_0/libsrc/iic_v3_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2022-02-05.22:12:38::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-high
TRACE::2022-02-05.22:12:38::SCWMssOS:: -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-02-05.22:12:39::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_12/src"

TRACE::2022-02-05.22:12:39::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-02-05.22:12:39::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-hi
TRACE::2022-02-05.22:12:39::SCWMssOS::gh -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-02-05.22:12:39::SCWMssOS::"Running Make include in microblaze_0/libsrc/myIPAdder_v0_0/src"

TRACE::2022-02-05.22:12:39::SCWMssOS::make -C microblaze_0/libsrc/myIPAdder_v0_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2022-02-05.22:12:39::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multipl
TRACE::2022-02-05.22:12:39::SCWMssOS::y-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

ERROR::2022-02-05.22:12:39::SCWMssOS::Failed to build  the bsp sources for domain - freertos10_xilinx_microblaze_0
ERROR::2022-02-05.22:12:39::SCWSystem::Error in Processing the domain freertos10_xilinx_microblaze_0
LOG::2022-02-05.22:12:50::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2022-02-05.22:12:50::SCWPlatform::Sanity checking of platform is completed
LOG::2022-02-05.22:12:50::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2022-02-05.22:12:50::SCWSystem::Checking the domain freertos10_xilinx_microblaze_0
LOG::2022-02-05.22:12:50::SCWSystem::Not a boot domain 
LOG::2022-02-05.22:12:50::SCWSystem::Started Processing the domain freertos10_xilinx_microblaze_0
TRACE::2022-02-05.22:12:50::SCWDomain::Generating domain artifcats
TRACE::2022-02-05.22:12:50::SCWMssOS::Generating standalone artifcats
TRACE::2022-02-05.22:12:50::SCWMssOS:: Copying the user libraries. 
TRACE::2022-02-05.22:12:50::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.22:12:50::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.22:12:50::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.22:12:50::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2022-02-05.22:12:50::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.22:12:50::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2022-02-05.22:12:50::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2022-02-05.22:12:50::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2022-02-05.22:12:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-02-05.22:12:50::SCWMssOS::Checking the sw design at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-05.22:12:50::SCWMssOS::DEBUG:  swdes dump  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system||

KEYINFO::2022-02-05.22:12:50::SCWMssOS::Could not open the swdb for system
KEYINFO::2022-02-05.22:12:50::SCWMssOS::Could not open the sw design at  system
ERROR: [Hsi 55-1558] Software Design system is not found

TRACE::2022-02-05.22:12:50::SCWMssOS::Cleared the swdb table entry
TRACE::2022-02-05.22:12:50::SCWMssOS::No sw design opened at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-05.22:12:50::SCWMssOS::mss exists loading the mss file  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-05.22:12:50::SCWMssOS::Opened the sw design from mss  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-05.22:12:50::SCWMssOS::Adding the swdes entry F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss with des name system
TRACE::2022-02-05.22:12:50::SCWMssOS::updating the scw layer about changes
TRACE::2022-02-05.22:12:50::SCWMssOS::Opened the sw design.  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-05.22:12:50::SCWMssOS::Completed writing the mss file at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp
TRACE::2022-02-05.22:12:50::SCWMssOS::Mss edits present, copying mssfile into export location F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-05.22:12:50::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-02-05.22:12:50::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-02-05.22:12:50::SCWDomain::Building the domain as part of full build :  freertos10_xilinx_microblaze_0
TRACE::2022-02-05.22:12:50::SCWMssOS::doing bsp build ... 
TRACE::2022-02-05.22:12:50::SCWMssOS::System Command Ran  F: & cd  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp & make 
TRACE::2022-02-05.22:12:50::SCWMssOS::make --no-print-directory seq_libs

TRACE::2022-02-05.22:12:50::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2022-02-05.22:12:50::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-02-05.22:12:50::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-hig
TRACE::2022-02-05.22:12:50::SCWMssOS::h -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-02-05.22:12:50::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2022-02-05.22:12:50::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-02-05.22:12:50::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-hig
TRACE::2022-02-05.22:12:50::SCWMssOS::h -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-02-05.22:12:50::SCWMssOS::"Running Make include in microblaze_0/libsrc/emaclite_v4_6/src"

TRACE::2022-02-05.22:12:50::SCWMssOS::make -C microblaze_0/libsrc/emaclite_v4_6/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-02-05.22:12:50::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply
TRACE::2022-02-05.22:12:50::SCWMssOS::-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-02-05.22:12:50::SCWMssOS::"Running Make include in microblaze_0/libsrc/freertos10_xilinx_v1_7/src"

TRACE::2022-02-05.22:12:50::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb
TRACE::2022-02-05.22:12:50::SCWMssOS::-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl
TRACE::2022-02-05.22:12:50::SCWMssOS::-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-02-05.22:12:50::SCWMssOS::"includes"

TRACE::2022-02-05.22:12:50::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_7/src"

TRACE::2022-02-05.22:12:50::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-02-05.22:12:50::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-hig
TRACE::2022-02-05.22:12:50::SCWMssOS::h -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-02-05.22:12:50::SCWMssOS::"Running Make include in microblaze_0/libsrc/iic_v3_7/src"

TRACE::2022-02-05.22:12:50::SCWMssOS::make -C microblaze_0/libsrc/iic_v3_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2022-02-05.22:12:50::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-high
TRACE::2022-02-05.22:12:50::SCWMssOS:: -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-02-05.22:12:50::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_12/src"

TRACE::2022-02-05.22:12:50::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-02-05.22:12:50::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-hi
TRACE::2022-02-05.22:12:50::SCWMssOS::gh -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-02-05.22:12:50::SCWMssOS::"Running Make include in microblaze_0/libsrc/myIPAdder_v0_0/src"

TRACE::2022-02-05.22:12:50::SCWMssOS::make -C microblaze_0/libsrc/myIPAdder_v0_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2022-02-05.22:12:50::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multipl
TRACE::2022-02-05.22:12:50::SCWMssOS::y-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

ERROR::2022-02-05.22:12:50::SCWMssOS::Failed to build  the bsp sources for domain - freertos10_xilinx_microblaze_0
ERROR::2022-02-05.22:12:50::SCWSystem::Error in Processing the domain freertos10_xilinx_microblaze_0
TRACE::2022-02-05.23:04:57::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:04:57::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:04:57::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:05:00::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2022-02-05.23:05:00::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:05:00::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2022-02-05.23:05:00::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-02-05.23:05:00::SCWPlatform::Opened new HwDB with name design_1_wrapper
TRACE::2022-02-05.23:05:00::SCWReader::Active system found as  design_1_wrapper
TRACE::2022-02-05.23:05:00::SCWReader::Handling sysconfig design_1_wrapper
TRACE::2022-02-05.23:05:00::SCWDomain::checking for install qemu data   : 
TRACE::2022-02-05.23:05:00::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:05:00::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:05:00::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:05:00::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2022-02-05.23:05:00::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:05:00::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2022-02-05.23:05:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2022-02-05.23:05:00::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2022-02-05.23:05:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-02-05.23:05:00::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:05:00::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:05:00::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:05:00::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2022-02-05.23:05:00::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:05:00::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2022-02-05.23:05:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2022-02-05.23:05:00::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2022-02-05.23:05:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-02-05.23:05:00::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:05:00::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:05:00::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:05:00::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2022-02-05.23:05:00::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:05:00::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2022-02-05.23:05:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2022-02-05.23:05:00::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2022-02-05.23:05:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-02-05.23:05:00::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:05:00::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:05:00::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:05:00::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2022-02-05.23:05:00::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:05:00::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2022-02-05.23:05:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2022-02-05.23:05:00::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2022-02-05.23:05:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-02-05.23:05:00::SCWMssOS::Checking the sw design at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-05.23:05:00::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-02-05.23:05:00::SCWMssOS::No sw design opened at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-05.23:05:00::SCWMssOS::mss exists loading the mss file  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-05.23:05:00::SCWMssOS::Opened the sw design from mss  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-05.23:05:00::SCWMssOS::Adding the swdes entry F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss with des name system
TRACE::2022-02-05.23:05:00::SCWMssOS::updating the scw layer about changes
TRACE::2022-02-05.23:05:00::SCWMssOS::Opened the sw design.  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-05.23:05:00::SCWMssOS::Saving the mss changes F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-05.23:05:00::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-02-05.23:05:00::SCWMssOS::Completed writemss as part of save.
TRACE::2022-02-05.23:05:00::SCWMssOS::Commit changes completed.
TRACE::2022-02-05.23:05:00::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-02-05.23:05:00::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-02-05.23:05:00::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:05:00::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:05:00::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:05:00::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2022-02-05.23:05:00::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:05:00::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2022-02-05.23:05:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2022-02-05.23:05:00::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2022-02-05.23:05:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-02-05.23:05:00::SCWMssOS::Checking the sw design at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-05.23:05:00::SCWMssOS::DEBUG:  swdes dump  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system||

TRACE::2022-02-05.23:05:00::SCWMssOS::Sw design exists and opened at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-05.23:05:00::SCWReader::No isolation master present  
TRACE::2022-02-05.23:05:03::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-02-05.23:05:03::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-02-05.23:05:03::SCWPlatform:: Platform location is F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/tempdsa
TRACE::2022-02-05.23:05:03::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-02-05.23:05:03::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2022-02-05.23:05:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-02-05.23:05:03::SCWMssOS::Doing hw sync for the mss in domain: freertos10_xilinx_microblaze_0
TRACE::2022-02-05.23:05:03::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:05:03::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:05:03::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:05:03::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2022-02-05.23:05:03::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:05:03::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2022-02-05.23:05:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2022-02-05.23:05:03::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2022-02-05.23:05:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-02-05.23:05:03::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:05:03::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:05:03::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:05:03::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2022-02-05.23:05:03::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:05:03::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2022-02-05.23:05:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2022-02-05.23:05:03::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2022-02-05.23:05:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-02-05.23:05:03::SCWMssOS::Checking the sw design at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-05.23:05:03::SCWMssOS::DEBUG:  swdes dump  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system||

TRACE::2022-02-05.23:05:03::SCWMssOS::Sw design exists and opened at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-05.23:05:03::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-02-05.23:05:03::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-02-05.23:05:03::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-02-05.23:05:03::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/tempdsa
TRACE::2022-02-05.23:05:03::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-02-05.23:05:03::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2022-02-05.23:05:03::SCWPlatform::update - Opened existing hwdb design_1_wrapper_0
TRACE::2022-02-05.23:05:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-02-05.23:05:03::SCWMssOS::Saving the mss changes F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-05.23:05:03::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-02-05.23:05:03::SCWMssOS::Completed writemss as part of save.
TRACE::2022-02-05.23:05:03::SCWMssOS::Commit changes completed.
TRACE::2022-02-05.23:05:03::SCWMssOS::Completed hw sync for the mss in domain: freertos10_xilinx_microblaze_0
TRACE::2022-02-05.23:05:03::SCWMssOS::Removing the swdes entry for  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-05.23:05:03::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:05:03::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:05:03::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:05:03::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2022-02-05.23:05:03::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:05:03::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2022-02-05.23:05:03::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-02-05.23:05:03::SCWPlatform::Opened new HwDB with name design_1_wrapper_1
TRACE::2022-02-05.23:05:03::SCWMssOS::Saving the mss changes F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-05.23:05:03::SCWMssOS::Adding the swdes entry, mss present, able to open swdb F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss with des name system
TRACE::2022-02-05.23:05:03::SCWMssOS::Writing the mss file completed F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-05.23:05:03::SCWMssOS::Commit changes completed.
TRACE::2022-02-05.23:05:03::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:05:03::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:05:03::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:05:03::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2022-02-05.23:05:03::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:05:03::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2022-02-05.23:05:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2022-02-05.23:05:03::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2022-02-05.23:05:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-02-05.23:05:03::SCWMssOS::Checking the sw design at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-05.23:05:03::SCWMssOS::DEBUG:  swdes dump  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system||

TRACE::2022-02-05.23:05:03::SCWMssOS::Sw design exists and opened at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-05.23:05:03::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"freertos10_xilinx_microblaze_0",
			"sysDefaultDom":	"freertos10_xilinx_microblaze_0",
			"domains":	[{
					"domainName":	"freertos10_xilinx_microblaze_0",
					"domainDispName":	"freertos10_xilinx_microblaze_0",
					"domainDesc":	"freertos10_xilinx_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.7",
					"mssFile":	"",
					"md5Digest":	"e322a5f6914a0fac8cf317af56992662",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2022-02-05.23:05:19::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2022-02-05.23:05:19::SCWPlatform::Sanity checking of platform is completed
LOG::2022-02-05.23:05:19::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2022-02-05.23:05:19::SCWSystem::Checking the domain freertos10_xilinx_microblaze_0
LOG::2022-02-05.23:05:19::SCWSystem::Not a boot domain 
LOG::2022-02-05.23:05:19::SCWSystem::Started Processing the domain freertos10_xilinx_microblaze_0
TRACE::2022-02-05.23:05:19::SCWDomain::Generating domain artifcats
TRACE::2022-02-05.23:05:19::SCWMssOS::Generating standalone artifcats
TRACE::2022-02-05.23:05:19::SCWMssOS:: Copying the user libraries. 
TRACE::2022-02-05.23:05:19::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:05:19::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:05:19::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:05:19::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2022-02-05.23:05:19::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:05:19::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2022-02-05.23:05:19::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2022-02-05.23:05:19::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2022-02-05.23:05:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-02-05.23:05:19::SCWMssOS::Checking the sw design at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-05.23:05:19::SCWMssOS::DEBUG:  swdes dump  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system||

TRACE::2022-02-05.23:05:19::SCWMssOS::Sw design exists and opened at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-05.23:05:19::SCWMssOS::Completed writing the mss file at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp
TRACE::2022-02-05.23:05:19::SCWMssOS::Mss edits present, copying mssfile into export location F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-05.23:05:20::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2022-02-05.23:05:26::SCWMssOS::doing bsp build ... 
TRACE::2022-02-05.23:05:26::SCWMssOS::System Command Ran  F: & cd  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp & make 
TRACE::2022-02-05.23:05:26::SCWMssOS::make --no-print-directory seq_libs

TRACE::2022-02-05.23:05:26::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2022-02-05.23:05:26::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-02-05.23:05:26::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-hig
TRACE::2022-02-05.23:05:26::SCWMssOS::h -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-02-05.23:05:26::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2022-02-05.23:05:26::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-02-05.23:05:26::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-hig
TRACE::2022-02-05.23:05:26::SCWMssOS::h -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-02-05.23:05:26::SCWMssOS::"Running Make include in microblaze_0/libsrc/emaclite_v4_6/src"

TRACE::2022-02-05.23:05:26::SCWMssOS::make -C microblaze_0/libsrc/emaclite_v4_6/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-02-05.23:05:26::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply
TRACE::2022-02-05.23:05:26::SCWMssOS::-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-02-05.23:05:26::SCWMssOS::"Running Make include in microblaze_0/libsrc/freertos10_xilinx_v1_7/src"

TRACE::2022-02-05.23:05:26::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb
TRACE::2022-02-05.23:05:26::SCWMssOS::-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl
TRACE::2022-02-05.23:05:26::SCWMssOS::-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-02-05.23:05:27::SCWMssOS::"includes"

TRACE::2022-02-05.23:05:27::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_7/src"

TRACE::2022-02-05.23:05:27::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-02-05.23:05:27::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-hig
TRACE::2022-02-05.23:05:27::SCWMssOS::h -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-02-05.23:05:28::SCWMssOS::"Running Make include in microblaze_0/libsrc/iic_v3_7/src"

TRACE::2022-02-05.23:05:28::SCWMssOS::make -C microblaze_0/libsrc/iic_v3_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2022-02-05.23:05:28::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-high
TRACE::2022-02-05.23:05:28::SCWMssOS:: -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-02-05.23:05:28::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_12/src"

TRACE::2022-02-05.23:05:28::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-02-05.23:05:28::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-hi
TRACE::2022-02-05.23:05:28::SCWMssOS::gh -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-02-05.23:05:28::SCWMssOS::"Running Make include in microblaze_0/libsrc/myIPAdder_v0_0/src"

TRACE::2022-02-05.23:05:28::SCWMssOS::make -C microblaze_0/libsrc/myIPAdder_v0_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2022-02-05.23:05:28::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multipl
TRACE::2022-02-05.23:05:28::SCWMssOS::y-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

ERROR::2022-02-05.23:05:28::SCWMssOS::Failed to build  the bsp sources for domain - freertos10_xilinx_microblaze_0
ERROR::2022-02-05.23:05:28::SCWSystem::Error in Processing the domain freertos10_xilinx_microblaze_0
TRACE::2022-02-05.23:05:57::SCWPlatform::Clearing the existing platform
TRACE::2022-02-05.23:05:57::SCWSystem::Clearing the existing sysconfig
TRACE::2022-02-05.23:05:57::SCWMssOS::Removing the swdes entry for  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-05.23:05:57::SCWSystem::Clearing the domains completed.
TRACE::2022-02-05.23:05:57::SCWPlatform::Clearing the opened hw db.
TRACE::2022-02-05.23:05:57::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:05:57::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:05:57::SCWPlatform:: Platform location is F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2022-02-05.23:05:57::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:05:57::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2022-02-05.23:05:57::SCWPlatform::Removing the HwDB with name F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:05:57::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:05:57::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:05:57::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:05:57::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2022-02-05.23:05:57::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:05:57::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2022-02-05.23:05:57::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-02-05.23:05:57::SCWPlatform::Opened new HwDB with name design_1_wrapper_2
TRACE::2022-02-05.23:05:57::SCWReader::Active system found as  design_1_wrapper
TRACE::2022-02-05.23:05:57::SCWReader::Handling sysconfig design_1_wrapper
TRACE::2022-02-05.23:05:57::SCWDomain::checking for install qemu data   : 
TRACE::2022-02-05.23:05:57::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:05:57::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:05:57::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:05:57::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2022-02-05.23:05:57::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:05:57::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2022-02-05.23:05:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2022-02-05.23:05:57::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2022-02-05.23:05:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-02-05.23:05:57::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:05:57::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:05:57::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:05:57::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2022-02-05.23:05:57::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:05:57::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2022-02-05.23:05:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2022-02-05.23:05:57::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2022-02-05.23:05:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-02-05.23:05:57::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:05:57::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:05:57::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:05:57::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2022-02-05.23:05:57::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:05:57::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2022-02-05.23:05:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2022-02-05.23:05:57::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2022-02-05.23:05:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-02-05.23:05:57::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:05:57::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:05:57::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:05:57::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2022-02-05.23:05:57::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:05:57::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2022-02-05.23:05:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2022-02-05.23:05:57::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2022-02-05.23:05:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-02-05.23:05:57::SCWMssOS::Checking the sw design at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-05.23:05:57::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-02-05.23:05:57::SCWMssOS::No sw design opened at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-05.23:05:57::SCWMssOS::mss exists loading the mss file  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-05.23:05:57::SCWMssOS::Opened the sw design from mss  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-05.23:05:57::SCWMssOS::Adding the swdes entry F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss with des name system
TRACE::2022-02-05.23:05:57::SCWMssOS::updating the scw layer about changes
TRACE::2022-02-05.23:05:57::SCWMssOS::Opened the sw design.  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-05.23:05:57::SCWMssOS::Saving the mss changes F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-05.23:05:57::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-02-05.23:05:57::SCWMssOS::Completed writemss as part of save.
TRACE::2022-02-05.23:05:57::SCWMssOS::Commit changes completed.
TRACE::2022-02-05.23:05:57::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-02-05.23:05:57::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-02-05.23:05:57::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:05:57::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:05:57::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:05:57::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2022-02-05.23:05:57::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:05:57::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2022-02-05.23:05:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2022-02-05.23:05:57::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2022-02-05.23:05:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-02-05.23:05:57::SCWMssOS::Checking the sw design at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-05.23:05:57::SCWMssOS::DEBUG:  swdes dump  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system||

TRACE::2022-02-05.23:05:57::SCWMssOS::Sw design exists and opened at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-05.23:05:57::SCWReader::No isolation master present  
TRACE::2022-02-05.23:05:59::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-02-05.23:05:59::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-02-05.23:05:59::SCWPlatform:: Platform location is F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/tempdsa
TRACE::2022-02-05.23:05:59::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-02-05.23:05:59::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2022-02-05.23:05:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-02-05.23:05:59::SCWMssOS::Doing hw sync for the mss in domain: freertos10_xilinx_microblaze_0
TRACE::2022-02-05.23:05:59::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:05:59::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:05:59::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:05:59::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2022-02-05.23:05:59::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:05:59::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2022-02-05.23:05:59::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2022-02-05.23:05:59::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2022-02-05.23:05:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-02-05.23:05:59::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:05:59::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:05:59::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:05:59::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2022-02-05.23:05:59::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:05:59::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2022-02-05.23:05:59::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2022-02-05.23:05:59::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2022-02-05.23:05:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-02-05.23:05:59::SCWMssOS::Checking the sw design at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-05.23:05:59::SCWMssOS::DEBUG:  swdes dump  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system||

TRACE::2022-02-05.23:05:59::SCWMssOS::Sw design exists and opened at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-05.23:05:59::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-02-05.23:05:59::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-02-05.23:05:59::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-02-05.23:05:59::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/tempdsa
TRACE::2022-02-05.23:05:59::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-02-05.23:05:59::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2022-02-05.23:05:59::SCWPlatform::update - Opened existing hwdb design_1_wrapper_3
TRACE::2022-02-05.23:05:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-02-05.23:05:59::SCWMssOS::Saving the mss changes F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-05.23:05:59::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-02-05.23:05:59::SCWMssOS::Completed writemss as part of save.
TRACE::2022-02-05.23:05:59::SCWMssOS::Commit changes completed.
TRACE::2022-02-05.23:05:59::SCWMssOS::Completed hw sync for the mss in domain: freertos10_xilinx_microblaze_0
TRACE::2022-02-05.23:05:59::SCWMssOS::Removing the swdes entry for  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-05.23:06:00::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:06:00::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:06:00::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:06:00::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2022-02-05.23:06:00::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:06:00::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2022-02-05.23:06:00::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-02-05.23:06:00::SCWPlatform::Opened new HwDB with name design_1_wrapper_4
TRACE::2022-02-05.23:06:00::SCWMssOS::Saving the mss changes F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-05.23:06:00::SCWMssOS::Adding the swdes entry, mss present, able to open swdb F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss with des name system
TRACE::2022-02-05.23:06:00::SCWMssOS::Writing the mss file completed F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-05.23:06:00::SCWMssOS::Commit changes completed.
TRACE::2022-02-05.23:06:00::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:06:00::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:06:00::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:06:00::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2022-02-05.23:06:00::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:06:00::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2022-02-05.23:06:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2022-02-05.23:06:00::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2022-02-05.23:06:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-02-05.23:06:00::SCWMssOS::Checking the sw design at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-05.23:06:00::SCWMssOS::DEBUG:  swdes dump  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system||

TRACE::2022-02-05.23:06:00::SCWMssOS::Sw design exists and opened at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-05.23:06:00::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"freertos10_xilinx_microblaze_0",
			"sysDefaultDom":	"freertos10_xilinx_microblaze_0",
			"domains":	[{
					"domainName":	"freertos10_xilinx_microblaze_0",
					"domainDispName":	"freertos10_xilinx_microblaze_0",
					"domainDesc":	"freertos10_xilinx_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.7",
					"mssFile":	"",
					"md5Digest":	"e322a5f6914a0fac8cf317af56992662",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2022-02-05.23:06:08::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2022-02-05.23:06:08::SCWPlatform::Sanity checking of platform is completed
LOG::2022-02-05.23:06:08::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2022-02-05.23:06:08::SCWSystem::Checking the domain freertos10_xilinx_microblaze_0
LOG::2022-02-05.23:06:08::SCWSystem::Not a boot domain 
LOG::2022-02-05.23:06:08::SCWSystem::Started Processing the domain freertos10_xilinx_microblaze_0
TRACE::2022-02-05.23:06:08::SCWDomain::Generating domain artifcats
TRACE::2022-02-05.23:06:08::SCWMssOS::Generating standalone artifcats
TRACE::2022-02-05.23:06:08::SCWMssOS:: Copying the user libraries. 
TRACE::2022-02-05.23:06:08::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:06:08::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:06:08::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:06:08::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2022-02-05.23:06:08::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:06:08::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2022-02-05.23:06:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2022-02-05.23:06:08::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2022-02-05.23:06:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-02-05.23:06:08::SCWMssOS::Checking the sw design at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-05.23:06:08::SCWMssOS::DEBUG:  swdes dump  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system||

TRACE::2022-02-05.23:06:08::SCWMssOS::Sw design exists and opened at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-05.23:06:08::SCWMssOS::Completed writing the mss file at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp
TRACE::2022-02-05.23:06:08::SCWMssOS::Mss edits present, copying mssfile into export location F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-05.23:06:08::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2022-02-05.23:06:13::SCWMssOS::doing bsp build ... 
TRACE::2022-02-05.23:06:13::SCWMssOS::System Command Ran  F: & cd  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp & make 
TRACE::2022-02-05.23:06:13::SCWMssOS::make --no-print-directory seq_libs

TRACE::2022-02-05.23:06:13::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2022-02-05.23:06:13::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-02-05.23:06:13::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-hig
TRACE::2022-02-05.23:06:13::SCWMssOS::h -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-02-05.23:06:13::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2022-02-05.23:06:13::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-02-05.23:06:13::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-hig
TRACE::2022-02-05.23:06:13::SCWMssOS::h -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-02-05.23:06:13::SCWMssOS::"Running Make include in microblaze_0/libsrc/emaclite_v4_6/src"

TRACE::2022-02-05.23:06:13::SCWMssOS::make -C microblaze_0/libsrc/emaclite_v4_6/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-02-05.23:06:13::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply
TRACE::2022-02-05.23:06:13::SCWMssOS::-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-02-05.23:06:13::SCWMssOS::"Running Make include in microblaze_0/libsrc/freertos10_xilinx_v1_7/src"

TRACE::2022-02-05.23:06:13::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb
TRACE::2022-02-05.23:06:13::SCWMssOS::-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl
TRACE::2022-02-05.23:06:13::SCWMssOS::-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-02-05.23:06:14::SCWMssOS::"includes"

TRACE::2022-02-05.23:06:14::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_7/src"

TRACE::2022-02-05.23:06:14::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-02-05.23:06:14::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-hig
TRACE::2022-02-05.23:06:14::SCWMssOS::h -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-02-05.23:06:14::SCWMssOS::"Running Make include in microblaze_0/libsrc/iic_v3_7/src"

TRACE::2022-02-05.23:06:14::SCWMssOS::make -C microblaze_0/libsrc/iic_v3_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2022-02-05.23:06:14::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-high
TRACE::2022-02-05.23:06:14::SCWMssOS:: -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-02-05.23:06:15::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_12/src"

TRACE::2022-02-05.23:06:15::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-02-05.23:06:15::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-hi
TRACE::2022-02-05.23:06:15::SCWMssOS::gh -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-02-05.23:06:15::SCWMssOS::"Running Make include in microblaze_0/libsrc/myIPAdder_v0_0/src"

TRACE::2022-02-05.23:06:15::SCWMssOS::make -C microblaze_0/libsrc/myIPAdder_v0_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2022-02-05.23:06:15::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multipl
TRACE::2022-02-05.23:06:15::SCWMssOS::y-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

ERROR::2022-02-05.23:06:15::SCWMssOS::Failed to build  the bsp sources for domain - freertos10_xilinx_microblaze_0
ERROR::2022-02-05.23:06:15::SCWSystem::Error in Processing the domain freertos10_xilinx_microblaze_0
TRACE::2022-02-05.23:06:26::SCWPlatform::Clearing the existing platform
TRACE::2022-02-05.23:06:26::SCWSystem::Clearing the existing sysconfig
TRACE::2022-02-05.23:06:26::SCWMssOS::Removing the swdes entry for  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-05.23:06:26::SCWSystem::Clearing the domains completed.
TRACE::2022-02-05.23:06:26::SCWPlatform::Clearing the opened hw db.
TRACE::2022-02-05.23:06:26::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:06:26::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:06:26::SCWPlatform:: Platform location is F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2022-02-05.23:06:26::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:06:26::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2022-02-05.23:06:26::SCWPlatform::Removing the HwDB with name F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:06:26::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:06:26::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:06:26::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:06:26::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2022-02-05.23:06:26::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:06:26::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2022-02-05.23:06:26::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-02-05.23:06:26::SCWPlatform::Opened new HwDB with name design_1_wrapper_5
TRACE::2022-02-05.23:06:26::SCWReader::Active system found as  design_1_wrapper
TRACE::2022-02-05.23:06:26::SCWReader::Handling sysconfig design_1_wrapper
TRACE::2022-02-05.23:06:26::SCWDomain::checking for install qemu data   : 
TRACE::2022-02-05.23:06:26::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:06:26::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:06:26::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:06:26::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2022-02-05.23:06:26::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:06:26::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2022-02-05.23:06:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2022-02-05.23:06:26::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2022-02-05.23:06:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-02-05.23:06:26::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:06:26::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:06:26::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:06:26::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2022-02-05.23:06:26::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:06:26::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2022-02-05.23:06:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2022-02-05.23:06:26::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2022-02-05.23:06:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-02-05.23:06:26::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:06:26::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:06:26::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:06:26::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2022-02-05.23:06:26::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:06:26::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2022-02-05.23:06:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2022-02-05.23:06:26::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2022-02-05.23:06:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-02-05.23:06:26::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:06:26::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:06:26::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:06:26::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2022-02-05.23:06:26::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:06:26::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2022-02-05.23:06:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2022-02-05.23:06:26::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2022-02-05.23:06:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-02-05.23:06:26::SCWMssOS::Checking the sw design at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-05.23:06:26::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-02-05.23:06:26::SCWMssOS::No sw design opened at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-05.23:06:26::SCWMssOS::mss exists loading the mss file  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-05.23:06:26::SCWMssOS::Opened the sw design from mss  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-05.23:06:26::SCWMssOS::Adding the swdes entry F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss with des name system
TRACE::2022-02-05.23:06:26::SCWMssOS::updating the scw layer about changes
TRACE::2022-02-05.23:06:26::SCWMssOS::Opened the sw design.  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-05.23:06:26::SCWMssOS::Saving the mss changes F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-05.23:06:26::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-02-05.23:06:26::SCWMssOS::Completed writemss as part of save.
TRACE::2022-02-05.23:06:26::SCWMssOS::Commit changes completed.
TRACE::2022-02-05.23:06:26::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-02-05.23:06:26::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-02-05.23:06:26::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:06:26::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:06:26::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:06:26::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2022-02-05.23:06:26::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:06:26::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2022-02-05.23:06:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2022-02-05.23:06:26::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2022-02-05.23:06:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-02-05.23:06:26::SCWMssOS::Checking the sw design at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-05.23:06:26::SCWMssOS::DEBUG:  swdes dump  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system||

TRACE::2022-02-05.23:06:26::SCWMssOS::Sw design exists and opened at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-05.23:06:26::SCWReader::No isolation master present  
TRACE::2022-02-05.23:06:28::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-02-05.23:06:28::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-02-05.23:06:28::SCWPlatform:: Platform location is F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/tempdsa
TRACE::2022-02-05.23:06:28::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-02-05.23:06:28::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2022-02-05.23:06:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-02-05.23:06:28::SCWMssOS::Doing hw sync for the mss in domain: freertos10_xilinx_microblaze_0
TRACE::2022-02-05.23:06:28::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:06:28::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:06:28::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:06:28::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2022-02-05.23:06:28::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:06:28::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2022-02-05.23:06:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2022-02-05.23:06:28::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2022-02-05.23:06:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-02-05.23:06:28::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:06:28::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:06:28::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:06:28::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2022-02-05.23:06:28::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:06:28::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2022-02-05.23:06:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2022-02-05.23:06:28::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2022-02-05.23:06:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-02-05.23:06:28::SCWMssOS::Checking the sw design at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-05.23:06:28::SCWMssOS::DEBUG:  swdes dump  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system||

TRACE::2022-02-05.23:06:28::SCWMssOS::Sw design exists and opened at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-05.23:06:28::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-02-05.23:06:28::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-02-05.23:06:28::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-02-05.23:06:28::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/tempdsa
TRACE::2022-02-05.23:06:28::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-02-05.23:06:28::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2022-02-05.23:06:28::SCWPlatform::update - Opened existing hwdb design_1_wrapper_6
TRACE::2022-02-05.23:06:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-02-05.23:06:28::SCWMssOS::Saving the mss changes F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-05.23:06:28::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-02-05.23:06:28::SCWMssOS::Completed writemss as part of save.
TRACE::2022-02-05.23:06:28::SCWMssOS::Commit changes completed.
TRACE::2022-02-05.23:06:28::SCWMssOS::Completed hw sync for the mss in domain: freertos10_xilinx_microblaze_0
TRACE::2022-02-05.23:06:28::SCWMssOS::Removing the swdes entry for  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-05.23:06:28::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:06:28::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:06:28::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:06:28::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2022-02-05.23:06:28::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:06:28::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2022-02-05.23:06:28::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-02-05.23:06:29::SCWPlatform::Opened new HwDB with name design_1_wrapper_7
TRACE::2022-02-05.23:06:29::SCWMssOS::Saving the mss changes F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-05.23:06:29::SCWMssOS::Adding the swdes entry, mss present, able to open swdb F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss with des name system
TRACE::2022-02-05.23:06:29::SCWMssOS::Writing the mss file completed F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-05.23:06:29::SCWMssOS::Commit changes completed.
TRACE::2022-02-05.23:06:29::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:06:29::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:06:29::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:06:29::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2022-02-05.23:06:29::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:06:29::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2022-02-05.23:06:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2022-02-05.23:06:29::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2022-02-05.23:06:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-02-05.23:06:29::SCWMssOS::Checking the sw design at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-05.23:06:29::SCWMssOS::DEBUG:  swdes dump  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system||

TRACE::2022-02-05.23:06:29::SCWMssOS::Sw design exists and opened at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-05.23:06:29::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"freertos10_xilinx_microblaze_0",
			"sysDefaultDom":	"freertos10_xilinx_microblaze_0",
			"domains":	[{
					"domainName":	"freertos10_xilinx_microblaze_0",
					"domainDispName":	"freertos10_xilinx_microblaze_0",
					"domainDesc":	"freertos10_xilinx_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.7",
					"mssFile":	"",
					"md5Digest":	"e322a5f6914a0fac8cf317af56992662",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2022-02-05.23:06:37::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2022-02-05.23:06:37::SCWPlatform::Sanity checking of platform is completed
LOG::2022-02-05.23:06:37::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2022-02-05.23:06:37::SCWSystem::Checking the domain freertos10_xilinx_microblaze_0
LOG::2022-02-05.23:06:37::SCWSystem::Not a boot domain 
LOG::2022-02-05.23:06:37::SCWSystem::Started Processing the domain freertos10_xilinx_microblaze_0
TRACE::2022-02-05.23:06:37::SCWDomain::Generating domain artifcats
TRACE::2022-02-05.23:06:37::SCWMssOS::Generating standalone artifcats
TRACE::2022-02-05.23:06:37::SCWMssOS:: Copying the user libraries. 
TRACE::2022-02-05.23:06:37::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:06:37::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:06:37::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:06:37::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2022-02-05.23:06:37::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:06:37::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2022-02-05.23:06:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2022-02-05.23:06:37::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2022-02-05.23:06:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-02-05.23:06:37::SCWMssOS::Checking the sw design at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-05.23:06:37::SCWMssOS::DEBUG:  swdes dump  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system||

TRACE::2022-02-05.23:06:37::SCWMssOS::Sw design exists and opened at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-05.23:06:37::SCWMssOS::Completed writing the mss file at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp
TRACE::2022-02-05.23:06:37::SCWMssOS::Mss edits present, copying mssfile into export location F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-05.23:06:37::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2022-02-05.23:06:42::SCWMssOS::doing bsp build ... 
TRACE::2022-02-05.23:06:42::SCWMssOS::System Command Ran  F: & cd  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp & make 
TRACE::2022-02-05.23:06:42::SCWMssOS::make --no-print-directory seq_libs

TRACE::2022-02-05.23:06:42::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2022-02-05.23:06:42::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-02-05.23:06:42::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-hig
TRACE::2022-02-05.23:06:42::SCWMssOS::h -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-02-05.23:06:42::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2022-02-05.23:06:42::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-02-05.23:06:42::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-hig
TRACE::2022-02-05.23:06:42::SCWMssOS::h -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-02-05.23:06:42::SCWMssOS::"Running Make include in microblaze_0/libsrc/emaclite_v4_6/src"

TRACE::2022-02-05.23:06:42::SCWMssOS::make -C microblaze_0/libsrc/emaclite_v4_6/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-02-05.23:06:42::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply
TRACE::2022-02-05.23:06:42::SCWMssOS::-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-02-05.23:06:43::SCWMssOS::"Running Make include in microblaze_0/libsrc/freertos10_xilinx_v1_7/src"

TRACE::2022-02-05.23:06:43::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb
TRACE::2022-02-05.23:06:43::SCWMssOS::-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl
TRACE::2022-02-05.23:06:43::SCWMssOS::-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-02-05.23:06:43::SCWMssOS::"includes"

TRACE::2022-02-05.23:06:44::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_7/src"

TRACE::2022-02-05.23:06:44::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-02-05.23:06:44::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-hig
TRACE::2022-02-05.23:06:44::SCWMssOS::h -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-02-05.23:06:44::SCWMssOS::"Running Make include in microblaze_0/libsrc/iic_v3_7/src"

TRACE::2022-02-05.23:06:44::SCWMssOS::make -C microblaze_0/libsrc/iic_v3_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2022-02-05.23:06:44::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-high
TRACE::2022-02-05.23:06:44::SCWMssOS:: -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-02-05.23:06:44::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_12/src"

TRACE::2022-02-05.23:06:44::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-02-05.23:06:44::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-hi
TRACE::2022-02-05.23:06:44::SCWMssOS::gh -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-02-05.23:06:44::SCWMssOS::"Running Make include in microblaze_0/libsrc/myIPAdder_v0_0/src"

TRACE::2022-02-05.23:06:44::SCWMssOS::make -C microblaze_0/libsrc/myIPAdder_v0_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2022-02-05.23:06:44::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multipl
TRACE::2022-02-05.23:06:44::SCWMssOS::y-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

ERROR::2022-02-05.23:06:44::SCWMssOS::Failed to build  the bsp sources for domain - freertos10_xilinx_microblaze_0
ERROR::2022-02-05.23:06:44::SCWSystem::Error in Processing the domain freertos10_xilinx_microblaze_0
TRACE::2022-02-05.23:40:32::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:40:32::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:40:32::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:40:36::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2022-02-05.23:40:36::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:40:36::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2022-02-05.23:40:36::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-02-05.23:40:36::SCWPlatform::Opened new HwDB with name design_1_wrapper
TRACE::2022-02-05.23:40:36::SCWReader::Active system found as  design_1_wrapper
TRACE::2022-02-05.23:40:36::SCWReader::Handling sysconfig design_1_wrapper
TRACE::2022-02-05.23:40:36::SCWDomain::checking for install qemu data   : 
TRACE::2022-02-05.23:40:36::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:40:36::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:40:36::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:40:36::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2022-02-05.23:40:36::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:40:36::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2022-02-05.23:40:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2022-02-05.23:40:36::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2022-02-05.23:40:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-02-05.23:40:36::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:40:36::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:40:36::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:40:36::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2022-02-05.23:40:36::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:40:36::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2022-02-05.23:40:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2022-02-05.23:40:36::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2022-02-05.23:40:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-02-05.23:40:36::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:40:36::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:40:36::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:40:36::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2022-02-05.23:40:36::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:40:36::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2022-02-05.23:40:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2022-02-05.23:40:36::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2022-02-05.23:40:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-02-05.23:40:36::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:40:36::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:40:36::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:40:36::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2022-02-05.23:40:36::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:40:36::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2022-02-05.23:40:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2022-02-05.23:40:36::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2022-02-05.23:40:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-02-05.23:40:36::SCWMssOS::Checking the sw design at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-05.23:40:36::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-02-05.23:40:36::SCWMssOS::No sw design opened at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-05.23:40:36::SCWMssOS::mss exists loading the mss file  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-05.23:40:36::SCWMssOS::Opened the sw design from mss  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-05.23:40:36::SCWMssOS::Adding the swdes entry F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss with des name system
TRACE::2022-02-05.23:40:36::SCWMssOS::updating the scw layer about changes
TRACE::2022-02-05.23:40:36::SCWMssOS::Opened the sw design.  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-05.23:40:36::SCWMssOS::Saving the mss changes F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-05.23:40:36::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-02-05.23:40:36::SCWMssOS::Completed writemss as part of save.
TRACE::2022-02-05.23:40:36::SCWMssOS::Commit changes completed.
TRACE::2022-02-05.23:40:36::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-02-05.23:40:36::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-02-05.23:40:36::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:40:36::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:40:36::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:40:36::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2022-02-05.23:40:36::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:40:36::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2022-02-05.23:40:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2022-02-05.23:40:36::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2022-02-05.23:40:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-02-05.23:40:36::SCWMssOS::Checking the sw design at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-05.23:40:36::SCWMssOS::DEBUG:  swdes dump  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system||

TRACE::2022-02-05.23:40:36::SCWMssOS::Sw design exists and opened at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-05.23:40:36::SCWReader::No isolation master present  
TRACE::2022-02-05.23:40:38::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-02-05.23:40:38::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-02-05.23:40:38::SCWPlatform:: Platform location is F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/tempdsa
TRACE::2022-02-05.23:40:38::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-02-05.23:40:38::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2022-02-05.23:40:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-02-05.23:40:39::SCWMssOS::Doing hw sync for the mss in domain: freertos10_xilinx_microblaze_0
TRACE::2022-02-05.23:40:39::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:40:39::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:40:39::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:40:39::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2022-02-05.23:40:39::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:40:39::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2022-02-05.23:40:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2022-02-05.23:40:39::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2022-02-05.23:40:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-02-05.23:40:39::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:40:39::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:40:39::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:40:39::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2022-02-05.23:40:39::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:40:39::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2022-02-05.23:40:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2022-02-05.23:40:39::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2022-02-05.23:40:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-02-05.23:40:39::SCWMssOS::Checking the sw design at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-05.23:40:39::SCWMssOS::DEBUG:  swdes dump  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system||

TRACE::2022-02-05.23:40:39::SCWMssOS::Sw design exists and opened at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-05.23:40:39::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-02-05.23:40:39::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-02-05.23:40:39::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-02-05.23:40:39::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/tempdsa
TRACE::2022-02-05.23:40:39::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-02-05.23:40:39::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2022-02-05.23:40:39::SCWPlatform::update - Opened existing hwdb design_1_wrapper_0
TRACE::2022-02-05.23:40:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-02-05.23:40:39::SCWMssOS::Saving the mss changes F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-05.23:40:39::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-02-05.23:40:39::SCWMssOS::Completed writemss as part of save.
TRACE::2022-02-05.23:40:39::SCWMssOS::Commit changes completed.
TRACE::2022-02-05.23:40:39::SCWMssOS::Completed hw sync for the mss in domain: freertos10_xilinx_microblaze_0
TRACE::2022-02-05.23:40:39::SCWMssOS::Removing the swdes entry for  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-05.23:40:39::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:40:39::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:40:39::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:40:39::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2022-02-05.23:40:39::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:40:39::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2022-02-05.23:40:39::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-02-05.23:40:39::SCWPlatform::Opened new HwDB with name design_1_wrapper_1
TRACE::2022-02-05.23:40:39::SCWMssOS::Saving the mss changes F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-05.23:40:39::SCWMssOS::Adding the swdes entry, mss present, able to open swdb F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss with des name system
TRACE::2022-02-05.23:40:39::SCWMssOS::Writing the mss file completed F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-05.23:40:39::SCWMssOS::Commit changes completed.
TRACE::2022-02-05.23:40:39::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:40:39::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:40:39::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:40:39::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2022-02-05.23:40:39::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:40:39::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2022-02-05.23:40:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2022-02-05.23:40:39::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2022-02-05.23:40:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-02-05.23:40:39::SCWMssOS::Checking the sw design at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-05.23:40:39::SCWMssOS::DEBUG:  swdes dump  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system||

TRACE::2022-02-05.23:40:39::SCWMssOS::Sw design exists and opened at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-05.23:40:39::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"freertos10_xilinx_microblaze_0",
			"sysDefaultDom":	"freertos10_xilinx_microblaze_0",
			"domains":	[{
					"domainName":	"freertos10_xilinx_microblaze_0",
					"domainDispName":	"freertos10_xilinx_microblaze_0",
					"domainDesc":	"freertos10_xilinx_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.7",
					"mssFile":	"",
					"md5Digest":	"e322a5f6914a0fac8cf317af56992662",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2022-02-05.23:42:46::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2022-02-05.23:42:46::SCWPlatform::Sanity checking of platform is completed
LOG::2022-02-05.23:42:46::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2022-02-05.23:42:46::SCWSystem::Checking the domain freertos10_xilinx_microblaze_0
LOG::2022-02-05.23:42:46::SCWSystem::Not a boot domain 
LOG::2022-02-05.23:42:46::SCWSystem::Started Processing the domain freertos10_xilinx_microblaze_0
TRACE::2022-02-05.23:42:46::SCWDomain::Generating domain artifcats
TRACE::2022-02-05.23:42:46::SCWMssOS::Generating standalone artifcats
TRACE::2022-02-05.23:42:46::SCWMssOS:: Copying the user libraries. 
TRACE::2022-02-05.23:42:46::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:42:46::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:42:46::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:42:46::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2022-02-05.23:42:46::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:42:46::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2022-02-05.23:42:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2022-02-05.23:42:46::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2022-02-05.23:42:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-02-05.23:42:46::SCWMssOS::Checking the sw design at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-05.23:42:46::SCWMssOS::DEBUG:  swdes dump  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system||

TRACE::2022-02-05.23:42:46::SCWMssOS::Sw design exists and opened at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-05.23:42:46::SCWMssOS::Completed writing the mss file at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp
TRACE::2022-02-05.23:42:46::SCWMssOS::Mss edits present, copying mssfile into export location F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-05.23:42:46::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2022-02-05.23:42:53::SCWMssOS::doing bsp build ... 
TRACE::2022-02-05.23:42:53::SCWMssOS::System Command Ran  F: & cd  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp & make 
TRACE::2022-02-05.23:42:53::SCWMssOS::make --no-print-directory seq_libs

TRACE::2022-02-05.23:42:53::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2022-02-05.23:42:53::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-02-05.23:42:53::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-hig
TRACE::2022-02-05.23:42:53::SCWMssOS::h -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-02-05.23:42:53::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2022-02-05.23:42:53::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-02-05.23:42:53::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-hig
TRACE::2022-02-05.23:42:53::SCWMssOS::h -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-02-05.23:42:53::SCWMssOS::"Running Make include in microblaze_0/libsrc/emaclite_v4_6/src"

TRACE::2022-02-05.23:42:53::SCWMssOS::make -C microblaze_0/libsrc/emaclite_v4_6/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-02-05.23:42:53::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply
TRACE::2022-02-05.23:42:53::SCWMssOS::-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-02-05.23:42:53::SCWMssOS::"Running Make include in microblaze_0/libsrc/freertos10_xilinx_v1_7/src"

TRACE::2022-02-05.23:42:53::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb
TRACE::2022-02-05.23:42:53::SCWMssOS::-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl
TRACE::2022-02-05.23:42:53::SCWMssOS::-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-02-05.23:42:54::SCWMssOS::"includes"

TRACE::2022-02-05.23:42:54::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_7/src"

TRACE::2022-02-05.23:42:54::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-02-05.23:42:54::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-hig
TRACE::2022-02-05.23:42:54::SCWMssOS::h -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-02-05.23:42:55::SCWMssOS::"Running Make include in microblaze_0/libsrc/iic_v3_7/src"

TRACE::2022-02-05.23:42:55::SCWMssOS::make -C microblaze_0/libsrc/iic_v3_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2022-02-05.23:42:55::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-high
TRACE::2022-02-05.23:42:55::SCWMssOS:: -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-02-05.23:42:55::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_12/src"

TRACE::2022-02-05.23:42:55::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-02-05.23:42:55::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-hi
TRACE::2022-02-05.23:42:55::SCWMssOS::gh -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-02-05.23:42:55::SCWMssOS::"Running Make include in microblaze_0/libsrc/myIPAdder_v0_0/src"

TRACE::2022-02-05.23:42:55::SCWMssOS::make -C microblaze_0/libsrc/myIPAdder_v0_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2022-02-05.23:42:55::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multipl
TRACE::2022-02-05.23:42:55::SCWMssOS::y-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

ERROR::2022-02-05.23:42:55::SCWMssOS::Failed to build  the bsp sources for domain - freertos10_xilinx_microblaze_0
ERROR::2022-02-05.23:42:55::SCWSystem::Error in Processing the domain freertos10_xilinx_microblaze_0
LOG::2022-02-05.23:45:09::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2022-02-05.23:45:09::SCWPlatform::Sanity checking of platform is completed
LOG::2022-02-05.23:45:09::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2022-02-05.23:45:09::SCWSystem::Checking the domain freertos10_xilinx_microblaze_0
LOG::2022-02-05.23:45:09::SCWSystem::Not a boot domain 
LOG::2022-02-05.23:45:09::SCWSystem::Started Processing the domain freertos10_xilinx_microblaze_0
TRACE::2022-02-05.23:45:09::SCWDomain::Generating domain artifcats
TRACE::2022-02-05.23:45:09::SCWMssOS::Generating standalone artifcats
TRACE::2022-02-05.23:45:09::SCWMssOS:: Copying the user libraries. 
TRACE::2022-02-05.23:45:09::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:45:09::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:45:09::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:45:09::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2022-02-05.23:45:09::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:45:09::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2022-02-05.23:45:09::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2022-02-05.23:45:09::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2022-02-05.23:45:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-02-05.23:45:09::SCWMssOS::Checking the sw design at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-05.23:45:09::SCWMssOS::DEBUG:  swdes dump  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system||

KEYINFO::2022-02-05.23:45:09::SCWMssOS::Could not open the swdb for system
KEYINFO::2022-02-05.23:45:09::SCWMssOS::Could not open the sw design at  system
ERROR: [Hsi 55-1558] Software Design system is not found

TRACE::2022-02-05.23:45:09::SCWMssOS::Cleared the swdb table entry
TRACE::2022-02-05.23:45:09::SCWMssOS::No sw design opened at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-05.23:45:09::SCWMssOS::mss exists loading the mss file  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-05.23:45:09::SCWMssOS::Opened the sw design from mss  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-05.23:45:09::SCWMssOS::Adding the swdes entry F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss with des name system
TRACE::2022-02-05.23:45:09::SCWMssOS::updating the scw layer about changes
TRACE::2022-02-05.23:45:09::SCWMssOS::Opened the sw design.  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-05.23:45:09::SCWMssOS::Completed writing the mss file at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp
TRACE::2022-02-05.23:45:09::SCWMssOS::Mss edits present, copying mssfile into export location F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-05.23:45:09::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-02-05.23:45:09::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-02-05.23:45:09::SCWDomain::Building the domain as part of full build :  freertos10_xilinx_microblaze_0
TRACE::2022-02-05.23:45:09::SCWMssOS::doing bsp build ... 
TRACE::2022-02-05.23:45:09::SCWMssOS::System Command Ran  F: & cd  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp & make 
TRACE::2022-02-05.23:45:09::SCWMssOS::make --no-print-directory seq_libs

TRACE::2022-02-05.23:45:09::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2022-02-05.23:45:09::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-02-05.23:45:09::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-hig
TRACE::2022-02-05.23:45:09::SCWMssOS::h -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-02-05.23:45:09::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2022-02-05.23:45:09::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-02-05.23:45:09::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-hig
TRACE::2022-02-05.23:45:09::SCWMssOS::h -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-02-05.23:45:09::SCWMssOS::"Running Make include in microblaze_0/libsrc/emaclite_v4_6/src"

TRACE::2022-02-05.23:45:09::SCWMssOS::make -C microblaze_0/libsrc/emaclite_v4_6/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-02-05.23:45:09::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply
TRACE::2022-02-05.23:45:09::SCWMssOS::-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-02-05.23:45:09::SCWMssOS::"Running Make include in microblaze_0/libsrc/freertos10_xilinx_v1_7/src"

TRACE::2022-02-05.23:45:09::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb
TRACE::2022-02-05.23:45:09::SCWMssOS::-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl
TRACE::2022-02-05.23:45:09::SCWMssOS::-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-02-05.23:45:09::SCWMssOS::"includes"

TRACE::2022-02-05.23:45:09::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_7/src"

TRACE::2022-02-05.23:45:09::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-02-05.23:45:09::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-hig
TRACE::2022-02-05.23:45:09::SCWMssOS::h -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-02-05.23:45:09::SCWMssOS::"Running Make include in microblaze_0/libsrc/iic_v3_7/src"

TRACE::2022-02-05.23:45:09::SCWMssOS::make -C microblaze_0/libsrc/iic_v3_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2022-02-05.23:45:09::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-high
TRACE::2022-02-05.23:45:09::SCWMssOS:: -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-02-05.23:45:10::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_12/src"

TRACE::2022-02-05.23:45:10::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-02-05.23:45:10::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-hi
TRACE::2022-02-05.23:45:10::SCWMssOS::gh -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-02-05.23:45:10::SCWMssOS::"Running Make include in microblaze_0/libsrc/myIPAdder_v0_0/src"

TRACE::2022-02-05.23:45:10::SCWMssOS::make -C microblaze_0/libsrc/myIPAdder_v0_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2022-02-05.23:45:10::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multipl
TRACE::2022-02-05.23:45:10::SCWMssOS::y-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

ERROR::2022-02-05.23:45:10::SCWMssOS::Failed to build  the bsp sources for domain - freertos10_xilinx_microblaze_0
ERROR::2022-02-05.23:45:10::SCWSystem::Error in Processing the domain freertos10_xilinx_microblaze_0
TRACE::2022-02-05.23:45:13::SCWPlatform::Clearing the existing platform
TRACE::2022-02-05.23:45:13::SCWSystem::Clearing the existing sysconfig
TRACE::2022-02-05.23:45:13::SCWMssOS::Removing the swdes entry for  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-05.23:45:13::SCWSystem::Clearing the domains completed.
TRACE::2022-02-05.23:45:13::SCWPlatform::Clearing the opened hw db.
TRACE::2022-02-05.23:45:13::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:45:13::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:45:13::SCWPlatform:: Platform location is F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2022-02-05.23:45:13::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:45:13::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2022-02-05.23:45:13::SCWPlatform::Removing the HwDB with name F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:45:13::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:45:13::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:45:13::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:45:13::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2022-02-05.23:45:13::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:45:13::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2022-02-05.23:45:13::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-02-05.23:45:13::SCWPlatform::Opened new HwDB with name design_1_wrapper_2
TRACE::2022-02-05.23:45:13::SCWReader::Active system found as  design_1_wrapper
TRACE::2022-02-05.23:45:13::SCWReader::Handling sysconfig design_1_wrapper
TRACE::2022-02-05.23:45:13::SCWDomain::checking for install qemu data   : 
TRACE::2022-02-05.23:45:13::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:45:13::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:45:13::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:45:13::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2022-02-05.23:45:13::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:45:13::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2022-02-05.23:45:13::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2022-02-05.23:45:13::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2022-02-05.23:45:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-02-05.23:45:13::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:45:13::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:45:13::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:45:13::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2022-02-05.23:45:13::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:45:13::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2022-02-05.23:45:13::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2022-02-05.23:45:13::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2022-02-05.23:45:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-02-05.23:45:13::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:45:13::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:45:13::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:45:13::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2022-02-05.23:45:13::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:45:13::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2022-02-05.23:45:13::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2022-02-05.23:45:13::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2022-02-05.23:45:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-02-05.23:45:13::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:45:13::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:45:13::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:45:13::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2022-02-05.23:45:13::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:45:13::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2022-02-05.23:45:13::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2022-02-05.23:45:13::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2022-02-05.23:45:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-02-05.23:45:13::SCWMssOS::Checking the sw design at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-05.23:45:13::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-02-05.23:45:13::SCWMssOS::No sw design opened at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-05.23:45:13::SCWMssOS::mss exists loading the mss file  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-05.23:45:13::SCWMssOS::Opened the sw design from mss  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-05.23:45:13::SCWMssOS::Adding the swdes entry F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss with des name system
TRACE::2022-02-05.23:45:13::SCWMssOS::updating the scw layer about changes
TRACE::2022-02-05.23:45:13::SCWMssOS::Opened the sw design.  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-05.23:45:13::SCWMssOS::Saving the mss changes F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-05.23:45:13::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-02-05.23:45:13::SCWMssOS::Completed writemss as part of save.
TRACE::2022-02-05.23:45:13::SCWMssOS::Commit changes completed.
TRACE::2022-02-05.23:45:13::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-02-05.23:45:13::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-02-05.23:45:13::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:45:13::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:45:13::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:45:13::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2022-02-05.23:45:13::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:45:13::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2022-02-05.23:45:13::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2022-02-05.23:45:13::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2022-02-05.23:45:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-02-05.23:45:13::SCWMssOS::Checking the sw design at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-05.23:45:13::SCWMssOS::DEBUG:  swdes dump  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system||

TRACE::2022-02-05.23:45:13::SCWMssOS::Sw design exists and opened at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-05.23:45:13::SCWReader::No isolation master present  
TRACE::2022-02-05.23:45:16::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-02-05.23:45:16::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-02-05.23:45:16::SCWPlatform:: Platform location is F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/tempdsa
TRACE::2022-02-05.23:45:16::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-02-05.23:45:16::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2022-02-05.23:45:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-02-05.23:45:17::SCWMssOS::Doing hw sync for the mss in domain: freertos10_xilinx_microblaze_0
TRACE::2022-02-05.23:45:17::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:45:17::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:45:17::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:45:17::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2022-02-05.23:45:17::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:45:17::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2022-02-05.23:45:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2022-02-05.23:45:17::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2022-02-05.23:45:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-02-05.23:45:17::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:45:17::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:45:17::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:45:17::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2022-02-05.23:45:17::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:45:17::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2022-02-05.23:45:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2022-02-05.23:45:17::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2022-02-05.23:45:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-02-05.23:45:17::SCWMssOS::Checking the sw design at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-05.23:45:17::SCWMssOS::DEBUG:  swdes dump  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system||

TRACE::2022-02-05.23:45:17::SCWMssOS::Sw design exists and opened at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-05.23:45:17::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-02-05.23:45:17::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-02-05.23:45:17::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-02-05.23:45:17::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/tempdsa
TRACE::2022-02-05.23:45:17::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-02-05.23:45:17::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2022-02-05.23:45:17::SCWPlatform::update - Opened existing hwdb design_1_wrapper_3
TRACE::2022-02-05.23:45:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-02-05.23:45:17::SCWMssOS::Saving the mss changes F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-05.23:45:17::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-02-05.23:45:17::SCWMssOS::Completed writemss as part of save.
TRACE::2022-02-05.23:45:17::SCWMssOS::Commit changes completed.
TRACE::2022-02-05.23:45:17::SCWMssOS::Completed hw sync for the mss in domain: freertos10_xilinx_microblaze_0
TRACE::2022-02-05.23:45:17::SCWMssOS::Removing the swdes entry for  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-05.23:45:17::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:45:17::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:45:17::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:45:17::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2022-02-05.23:45:17::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:45:17::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2022-02-05.23:45:17::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-02-05.23:45:17::SCWPlatform::Opened new HwDB with name design_1_wrapper_4
TRACE::2022-02-05.23:45:17::SCWMssOS::Saving the mss changes F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-05.23:45:17::SCWMssOS::Adding the swdes entry, mss present, able to open swdb F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss with des name system
TRACE::2022-02-05.23:45:17::SCWMssOS::Writing the mss file completed F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-05.23:45:17::SCWMssOS::Commit changes completed.
TRACE::2022-02-05.23:45:17::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:45:17::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:45:17::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:45:17::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2022-02-05.23:45:17::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:45:17::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2022-02-05.23:45:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2022-02-05.23:45:17::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2022-02-05.23:45:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-02-05.23:45:17::SCWMssOS::Checking the sw design at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-05.23:45:17::SCWMssOS::DEBUG:  swdes dump  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system||

TRACE::2022-02-05.23:45:17::SCWMssOS::Sw design exists and opened at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-05.23:45:17::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"freertos10_xilinx_microblaze_0",
			"sysDefaultDom":	"freertos10_xilinx_microblaze_0",
			"domains":	[{
					"domainName":	"freertos10_xilinx_microblaze_0",
					"domainDispName":	"freertos10_xilinx_microblaze_0",
					"domainDesc":	"freertos10_xilinx_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.7",
					"mssFile":	"",
					"md5Digest":	"e322a5f6914a0fac8cf317af56992662",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2022-02-05.23:46:14::SCWPlatform::Clearing the existing platform
TRACE::2022-02-05.23:46:14::SCWSystem::Clearing the existing sysconfig
TRACE::2022-02-05.23:46:14::SCWMssOS::Removing the swdes entry for  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-05.23:46:14::SCWSystem::Clearing the domains completed.
TRACE::2022-02-05.23:46:14::SCWPlatform::Clearing the opened hw db.
TRACE::2022-02-05.23:46:14::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:46:14::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:46:14::SCWPlatform:: Platform location is F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2022-02-05.23:46:14::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:46:14::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2022-02-05.23:46:14::SCWPlatform::Removing the HwDB with name F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:46:14::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:46:14::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:46:14::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:46:14::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2022-02-05.23:46:14::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:46:14::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2022-02-05.23:46:14::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-02-05.23:46:14::SCWPlatform::Opened new HwDB with name design_1_wrapper_5
TRACE::2022-02-05.23:46:14::SCWReader::Active system found as  design_1_wrapper
TRACE::2022-02-05.23:46:14::SCWReader::Handling sysconfig design_1_wrapper
TRACE::2022-02-05.23:46:14::SCWDomain::checking for install qemu data   : 
TRACE::2022-02-05.23:46:14::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:46:14::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:46:14::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:46:14::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2022-02-05.23:46:14::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:46:14::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2022-02-05.23:46:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2022-02-05.23:46:14::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2022-02-05.23:46:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-02-05.23:46:14::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:46:14::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:46:14::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:46:14::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2022-02-05.23:46:14::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:46:14::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2022-02-05.23:46:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2022-02-05.23:46:14::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2022-02-05.23:46:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-02-05.23:46:14::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:46:14::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:46:14::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:46:14::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2022-02-05.23:46:14::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:46:14::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2022-02-05.23:46:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2022-02-05.23:46:14::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2022-02-05.23:46:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-02-05.23:46:14::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:46:14::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:46:14::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:46:14::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2022-02-05.23:46:14::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:46:14::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2022-02-05.23:46:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2022-02-05.23:46:14::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2022-02-05.23:46:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-02-05.23:46:14::SCWMssOS::Checking the sw design at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-05.23:46:14::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-02-05.23:46:14::SCWMssOS::No sw design opened at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-05.23:46:14::SCWMssOS::mss exists loading the mss file  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-05.23:46:14::SCWMssOS::Opened the sw design from mss  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-05.23:46:14::SCWMssOS::Adding the swdes entry F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss with des name system
TRACE::2022-02-05.23:46:14::SCWMssOS::updating the scw layer about changes
TRACE::2022-02-05.23:46:14::SCWMssOS::Opened the sw design.  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-05.23:46:14::SCWMssOS::Saving the mss changes F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-05.23:46:14::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-02-05.23:46:14::SCWMssOS::Completed writemss as part of save.
TRACE::2022-02-05.23:46:14::SCWMssOS::Commit changes completed.
TRACE::2022-02-05.23:46:14::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-02-05.23:46:14::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-02-05.23:46:14::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:46:14::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:46:14::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:46:14::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2022-02-05.23:46:14::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:46:14::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2022-02-05.23:46:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2022-02-05.23:46:14::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2022-02-05.23:46:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-02-05.23:46:14::SCWMssOS::Checking the sw design at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-05.23:46:14::SCWMssOS::DEBUG:  swdes dump  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system||

TRACE::2022-02-05.23:46:14::SCWMssOS::Sw design exists and opened at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-05.23:46:14::SCWReader::No isolation master present  
TRACE::2022-02-05.23:46:16::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-02-05.23:46:16::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-02-05.23:46:16::SCWPlatform:: Platform location is F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/tempdsa
TRACE::2022-02-05.23:46:16::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-02-05.23:46:16::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2022-02-05.23:46:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-02-05.23:46:17::SCWMssOS::Doing hw sync for the mss in domain: freertos10_xilinx_microblaze_0
TRACE::2022-02-05.23:46:17::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:46:17::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:46:17::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:46:17::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2022-02-05.23:46:17::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:46:17::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2022-02-05.23:46:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2022-02-05.23:46:17::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2022-02-05.23:46:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-02-05.23:46:17::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:46:17::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:46:17::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:46:17::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2022-02-05.23:46:17::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:46:17::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2022-02-05.23:46:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2022-02-05.23:46:17::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2022-02-05.23:46:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-02-05.23:46:17::SCWMssOS::Checking the sw design at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-05.23:46:17::SCWMssOS::DEBUG:  swdes dump  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system||

TRACE::2022-02-05.23:46:17::SCWMssOS::Sw design exists and opened at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-05.23:46:17::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-02-05.23:46:17::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-02-05.23:46:17::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-02-05.23:46:17::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/tempdsa
TRACE::2022-02-05.23:46:17::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-02-05.23:46:17::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2022-02-05.23:46:17::SCWPlatform::update - Opened existing hwdb design_1_wrapper_6
TRACE::2022-02-05.23:46:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-02-05.23:46:17::SCWMssOS::Saving the mss changes F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-05.23:46:17::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-02-05.23:46:17::SCWMssOS::Completed writemss as part of save.
TRACE::2022-02-05.23:46:17::SCWMssOS::Commit changes completed.
TRACE::2022-02-05.23:46:17::SCWMssOS::Completed hw sync for the mss in domain: freertos10_xilinx_microblaze_0
TRACE::2022-02-05.23:46:17::SCWMssOS::Removing the swdes entry for  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-05.23:46:17::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:46:17::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:46:17::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:46:17::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2022-02-05.23:46:17::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:46:17::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2022-02-05.23:46:17::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-02-05.23:46:17::SCWPlatform::Opened new HwDB with name design_1_wrapper_7
TRACE::2022-02-05.23:46:17::SCWMssOS::Saving the mss changes F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-05.23:46:17::SCWMssOS::Adding the swdes entry, mss present, able to open swdb F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss with des name system
TRACE::2022-02-05.23:46:17::SCWMssOS::Writing the mss file completed F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-05.23:46:17::SCWMssOS::Commit changes completed.
TRACE::2022-02-05.23:46:17::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:46:17::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:46:17::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:46:17::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2022-02-05.23:46:17::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:46:17::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2022-02-05.23:46:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2022-02-05.23:46:17::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2022-02-05.23:46:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-02-05.23:46:17::SCWMssOS::Checking the sw design at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-05.23:46:17::SCWMssOS::DEBUG:  swdes dump  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system||

TRACE::2022-02-05.23:46:17::SCWMssOS::Sw design exists and opened at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-05.23:46:17::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"freertos10_xilinx_microblaze_0",
			"sysDefaultDom":	"freertos10_xilinx_microblaze_0",
			"domains":	[{
					"domainName":	"freertos10_xilinx_microblaze_0",
					"domainDispName":	"freertos10_xilinx_microblaze_0",
					"domainDesc":	"freertos10_xilinx_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.7",
					"mssFile":	"",
					"md5Digest":	"e322a5f6914a0fac8cf317af56992662",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2022-02-05.23:46:25::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2022-02-05.23:46:25::SCWPlatform::Sanity checking of platform is completed
LOG::2022-02-05.23:46:25::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2022-02-05.23:46:25::SCWSystem::Checking the domain freertos10_xilinx_microblaze_0
LOG::2022-02-05.23:46:25::SCWSystem::Not a boot domain 
LOG::2022-02-05.23:46:25::SCWSystem::Started Processing the domain freertos10_xilinx_microblaze_0
TRACE::2022-02-05.23:46:25::SCWDomain::Generating domain artifcats
TRACE::2022-02-05.23:46:25::SCWMssOS::Generating standalone artifcats
TRACE::2022-02-05.23:46:25::SCWMssOS:: Copying the user libraries. 
TRACE::2022-02-05.23:46:25::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:46:25::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:46:25::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:46:25::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2022-02-05.23:46:25::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-05.23:46:25::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2022-02-05.23:46:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2022-02-05.23:46:25::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2022-02-05.23:46:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-02-05.23:46:25::SCWMssOS::Checking the sw design at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-05.23:46:25::SCWMssOS::DEBUG:  swdes dump  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system||

TRACE::2022-02-05.23:46:25::SCWMssOS::Sw design exists and opened at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-05.23:46:25::SCWMssOS::Completed writing the mss file at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp
TRACE::2022-02-05.23:46:25::SCWMssOS::Mss edits present, copying mssfile into export location F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-05.23:46:25::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2022-02-05.23:46:31::SCWMssOS::doing bsp build ... 
TRACE::2022-02-05.23:46:31::SCWMssOS::System Command Ran  F: & cd  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp & make 
TRACE::2022-02-05.23:46:31::SCWMssOS::make --no-print-directory seq_libs

TRACE::2022-02-05.23:46:31::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2022-02-05.23:46:31::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-02-05.23:46:31::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-hig
TRACE::2022-02-05.23:46:31::SCWMssOS::h -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-02-05.23:46:31::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2022-02-05.23:46:31::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-02-05.23:46:31::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-hig
TRACE::2022-02-05.23:46:31::SCWMssOS::h -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-02-05.23:46:31::SCWMssOS::"Running Make include in microblaze_0/libsrc/emaclite_v4_6/src"

TRACE::2022-02-05.23:46:31::SCWMssOS::make -C microblaze_0/libsrc/emaclite_v4_6/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-02-05.23:46:31::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply
TRACE::2022-02-05.23:46:31::SCWMssOS::-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-02-05.23:46:31::SCWMssOS::"Running Make include in microblaze_0/libsrc/freertos10_xilinx_v1_7/src"

TRACE::2022-02-05.23:46:31::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb
TRACE::2022-02-05.23:46:31::SCWMssOS::-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl
TRACE::2022-02-05.23:46:31::SCWMssOS::-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-02-05.23:46:32::SCWMssOS::"includes"

TRACE::2022-02-05.23:46:33::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_7/src"

TRACE::2022-02-05.23:46:33::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-02-05.23:46:33::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-hig
TRACE::2022-02-05.23:46:33::SCWMssOS::h -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-02-05.23:46:33::SCWMssOS::"Running Make include in microblaze_0/libsrc/iic_v3_7/src"

TRACE::2022-02-05.23:46:33::SCWMssOS::make -C microblaze_0/libsrc/iic_v3_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2022-02-05.23:46:33::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-high
TRACE::2022-02-05.23:46:33::SCWMssOS:: -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-02-05.23:46:33::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_12/src"

TRACE::2022-02-05.23:46:33::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-02-05.23:46:33::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-hi
TRACE::2022-02-05.23:46:33::SCWMssOS::gh -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-02-05.23:46:33::SCWMssOS::"Running Make include in microblaze_0/libsrc/myIPAdder_v0_0/src"

TRACE::2022-02-05.23:46:33::SCWMssOS::make -C microblaze_0/libsrc/myIPAdder_v0_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2022-02-05.23:46:33::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multipl
TRACE::2022-02-05.23:46:33::SCWMssOS::y-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

ERROR::2022-02-05.23:46:33::SCWMssOS::Failed to build  the bsp sources for domain - freertos10_xilinx_microblaze_0
ERROR::2022-02-05.23:46:33::SCWSystem::Error in Processing the domain freertos10_xilinx_microblaze_0
TRACE::2022-02-06.01:55:30::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-06.01:55:30::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-06.01:55:30::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-06.01:55:33::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2022-02-06.01:55:33::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-06.01:55:33::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2022-02-06.01:55:33::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-02-06.01:55:33::SCWPlatform::Opened new HwDB with name design_1_wrapper
TRACE::2022-02-06.01:55:33::SCWReader::Active system found as  design_1_wrapper
TRACE::2022-02-06.01:55:33::SCWReader::Handling sysconfig design_1_wrapper
TRACE::2022-02-06.01:55:33::SCWDomain::checking for install qemu data   : 
TRACE::2022-02-06.01:55:33::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-06.01:55:33::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-06.01:55:33::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-06.01:55:33::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2022-02-06.01:55:33::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-06.01:55:33::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2022-02-06.01:55:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2022-02-06.01:55:33::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2022-02-06.01:55:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-02-06.01:55:33::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-06.01:55:33::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-06.01:55:33::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-06.01:55:33::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2022-02-06.01:55:33::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-06.01:55:33::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2022-02-06.01:55:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2022-02-06.01:55:33::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2022-02-06.01:55:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-02-06.01:55:33::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-06.01:55:33::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-06.01:55:33::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-06.01:55:33::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2022-02-06.01:55:33::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-06.01:55:33::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2022-02-06.01:55:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2022-02-06.01:55:33::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2022-02-06.01:55:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-02-06.01:55:33::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-06.01:55:33::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-06.01:55:33::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-06.01:55:33::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2022-02-06.01:55:33::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-06.01:55:33::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2022-02-06.01:55:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2022-02-06.01:55:33::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2022-02-06.01:55:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-02-06.01:55:33::SCWMssOS::Checking the sw design at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-06.01:55:33::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-02-06.01:55:33::SCWMssOS::No sw design opened at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-06.01:55:33::SCWMssOS::mss exists loading the mss file  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-06.01:55:33::SCWMssOS::Opened the sw design from mss  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-06.01:55:33::SCWMssOS::Adding the swdes entry F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss with des name system
TRACE::2022-02-06.01:55:33::SCWMssOS::updating the scw layer about changes
TRACE::2022-02-06.01:55:34::SCWMssOS::Opened the sw design.  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-06.01:55:34::SCWMssOS::Saving the mss changes F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-06.01:55:34::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-02-06.01:55:34::SCWMssOS::Completed writemss as part of save.
TRACE::2022-02-06.01:55:34::SCWMssOS::Commit changes completed.
TRACE::2022-02-06.01:55:34::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-02-06.01:55:34::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-02-06.01:55:34::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-06.01:55:34::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-06.01:55:34::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-06.01:55:34::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2022-02-06.01:55:34::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-06.01:55:34::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2022-02-06.01:55:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2022-02-06.01:55:34::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2022-02-06.01:55:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-02-06.01:55:34::SCWMssOS::Checking the sw design at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-06.01:55:34::SCWMssOS::DEBUG:  swdes dump  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system||

TRACE::2022-02-06.01:55:34::SCWMssOS::Sw design exists and opened at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-06.01:55:34::SCWReader::No isolation master present  
LOG::2022-02-06.01:55:34::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2022-02-06.01:55:34::SCWPlatform::Sanity checking of platform is completed
LOG::2022-02-06.01:55:34::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2022-02-06.01:55:34::SCWSystem::Checking the domain freertos10_xilinx_microblaze_0
LOG::2022-02-06.01:55:34::SCWSystem::Not a boot domain 
LOG::2022-02-06.01:55:34::SCWSystem::Started Processing the domain freertos10_xilinx_microblaze_0
TRACE::2022-02-06.01:55:34::SCWDomain::Generating domain artifcats
TRACE::2022-02-06.01:55:34::SCWMssOS::Generating standalone artifcats
TRACE::2022-02-06.01:55:34::SCWMssOS:: Copying the user libraries. 
TRACE::2022-02-06.01:55:34::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-06.01:55:34::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-06.01:55:34::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-06.01:55:34::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2022-02-06.01:55:34::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-06.01:55:34::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2022-02-06.01:55:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2022-02-06.01:55:34::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2022-02-06.01:55:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-02-06.01:55:34::SCWMssOS::Checking the sw design at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-06.01:55:34::SCWMssOS::DEBUG:  swdes dump  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system||

TRACE::2022-02-06.01:55:34::SCWMssOS::Sw design exists and opened at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-06.01:55:34::SCWMssOS::Completed writing the mss file at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp
TRACE::2022-02-06.01:55:34::SCWMssOS::Mss edits present, copying mssfile into export location F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-06.01:55:34::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2022-02-06.01:55:40::SCWMssOS::doing bsp build ... 
TRACE::2022-02-06.01:55:40::SCWMssOS::System Command Ran  F: & cd  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp & make 
TRACE::2022-02-06.01:55:40::SCWMssOS::make --no-print-directory seq_libs

TRACE::2022-02-06.01:55:40::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2022-02-06.01:55:40::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-02-06.01:55:40::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-hig
TRACE::2022-02-06.01:55:40::SCWMssOS::h -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-02-06.01:55:40::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2022-02-06.01:55:40::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-02-06.01:55:40::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-hig
TRACE::2022-02-06.01:55:40::SCWMssOS::h -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-02-06.01:55:41::SCWMssOS::"Running Make include in microblaze_0/libsrc/emaclite_v4_6/src"

TRACE::2022-02-06.01:55:41::SCWMssOS::make -C microblaze_0/libsrc/emaclite_v4_6/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-02-06.01:55:41::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply
TRACE::2022-02-06.01:55:41::SCWMssOS::-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-02-06.01:55:41::SCWMssOS::"Running Make include in microblaze_0/libsrc/freertos10_xilinx_v1_7/src"

TRACE::2022-02-06.01:55:41::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb
TRACE::2022-02-06.01:55:41::SCWMssOS::-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl
TRACE::2022-02-06.01:55:41::SCWMssOS::-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-02-06.01:55:41::SCWMssOS::"includes"

TRACE::2022-02-06.01:55:42::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_7/src"

TRACE::2022-02-06.01:55:42::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-02-06.01:55:42::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-hig
TRACE::2022-02-06.01:55:42::SCWMssOS::h -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-02-06.01:55:42::SCWMssOS::"Running Make include in microblaze_0/libsrc/iic_v3_7/src"

TRACE::2022-02-06.01:55:42::SCWMssOS::make -C microblaze_0/libsrc/iic_v3_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2022-02-06.01:55:42::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-high
TRACE::2022-02-06.01:55:42::SCWMssOS:: -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-02-06.01:55:42::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_12/src"

TRACE::2022-02-06.01:55:42::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-02-06.01:55:42::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-hi
TRACE::2022-02-06.01:55:42::SCWMssOS::gh -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-02-06.01:55:43::SCWMssOS::"Running Make include in microblaze_0/libsrc/myIPAdder_v0_0/src"

TRACE::2022-02-06.01:55:43::SCWMssOS::make -C microblaze_0/libsrc/myIPAdder_v0_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2022-02-06.01:55:43::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multipl
TRACE::2022-02-06.01:55:43::SCWMssOS::y-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

ERROR::2022-02-06.01:55:43::SCWMssOS::Failed to build  the bsp sources for domain - freertos10_xilinx_microblaze_0
ERROR::2022-02-06.01:55:43::SCWSystem::Error in Processing the domain freertos10_xilinx_microblaze_0
TRACE::2022-02-06.01:55:52::SCWPlatform::Clearing the existing platform
TRACE::2022-02-06.01:55:52::SCWSystem::Clearing the existing sysconfig
TRACE::2022-02-06.01:55:52::SCWMssOS::Removing the swdes entry for  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-06.01:55:52::SCWSystem::Clearing the domains completed.
TRACE::2022-02-06.01:55:52::SCWPlatform::Clearing the opened hw db.
TRACE::2022-02-06.01:55:52::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-06.01:55:52::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-06.01:55:52::SCWPlatform:: Platform location is F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2022-02-06.01:55:52::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-06.01:55:52::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2022-02-06.01:55:52::SCWPlatform::Removing the HwDB with name F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-06.01:55:52::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-06.01:55:52::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-06.01:55:52::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-06.01:55:52::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2022-02-06.01:55:52::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-06.01:55:52::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2022-02-06.01:55:52::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-02-06.01:55:52::SCWPlatform::Opened new HwDB with name design_1_wrapper_0
TRACE::2022-02-06.01:55:52::SCWReader::Active system found as  design_1_wrapper
TRACE::2022-02-06.01:55:52::SCWReader::Handling sysconfig design_1_wrapper
TRACE::2022-02-06.01:55:52::SCWDomain::checking for install qemu data   : 
TRACE::2022-02-06.01:55:52::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-06.01:55:52::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-06.01:55:52::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-06.01:55:52::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2022-02-06.01:55:52::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-06.01:55:52::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2022-02-06.01:55:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-02-06.01:55:52::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-02-06.01:55:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-02-06.01:55:52::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-06.01:55:52::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-06.01:55:52::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-06.01:55:52::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2022-02-06.01:55:52::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-06.01:55:52::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2022-02-06.01:55:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-02-06.01:55:52::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-02-06.01:55:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-02-06.01:55:52::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-06.01:55:52::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-06.01:55:52::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-06.01:55:52::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2022-02-06.01:55:52::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-06.01:55:52::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2022-02-06.01:55:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-02-06.01:55:52::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-02-06.01:55:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-02-06.01:55:52::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-06.01:55:52::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-06.01:55:52::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-06.01:55:52::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2022-02-06.01:55:52::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-06.01:55:52::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2022-02-06.01:55:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-02-06.01:55:52::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-02-06.01:55:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-02-06.01:55:52::SCWMssOS::Checking the sw design at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-06.01:55:52::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-02-06.01:55:52::SCWMssOS::No sw design opened at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-06.01:55:52::SCWMssOS::mss exists loading the mss file  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-06.01:55:52::SCWMssOS::Opened the sw design from mss  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-06.01:55:52::SCWMssOS::Adding the swdes entry F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss with des name system
TRACE::2022-02-06.01:55:52::SCWMssOS::updating the scw layer about changes
TRACE::2022-02-06.01:55:52::SCWMssOS::Opened the sw design.  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-06.01:55:52::SCWMssOS::Saving the mss changes F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-06.01:55:52::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-02-06.01:55:52::SCWMssOS::Completed writemss as part of save.
TRACE::2022-02-06.01:55:52::SCWMssOS::Commit changes completed.
TRACE::2022-02-06.01:55:52::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-02-06.01:55:52::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-02-06.01:55:52::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-06.01:55:52::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-06.01:55:52::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-06.01:55:52::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2022-02-06.01:55:52::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-06.01:55:52::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2022-02-06.01:55:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-02-06.01:55:52::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-02-06.01:55:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-02-06.01:55:52::SCWMssOS::Checking the sw design at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-06.01:55:52::SCWMssOS::DEBUG:  swdes dump  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system||

TRACE::2022-02-06.01:55:52::SCWMssOS::Sw design exists and opened at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-06.01:55:52::SCWReader::No isolation master present  
LOG::2022-02-06.01:56:07::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2022-02-06.01:56:07::SCWPlatform::Sanity checking of platform is completed
LOG::2022-02-06.01:56:07::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2022-02-06.01:56:07::SCWSystem::Checking the domain freertos10_xilinx_microblaze_0
LOG::2022-02-06.01:56:07::SCWSystem::Not a boot domain 
LOG::2022-02-06.01:56:07::SCWSystem::Started Processing the domain freertos10_xilinx_microblaze_0
TRACE::2022-02-06.01:56:07::SCWDomain::Generating domain artifcats
TRACE::2022-02-06.01:56:07::SCWMssOS::Generating standalone artifcats
TRACE::2022-02-06.01:56:07::SCWMssOS:: Copying the user libraries. 
TRACE::2022-02-06.01:56:07::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-06.01:56:07::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-06.01:56:07::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-06.01:56:07::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2022-02-06.01:56:07::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-06.01:56:07::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2022-02-06.01:56:07::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-02-06.01:56:07::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-02-06.01:56:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-02-06.01:56:07::SCWMssOS::Checking the sw design at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-06.01:56:07::SCWMssOS::DEBUG:  swdes dump  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system||

TRACE::2022-02-06.01:56:07::SCWMssOS::Sw design exists and opened at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-06.01:56:07::SCWMssOS::Completed writing the mss file at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp
TRACE::2022-02-06.01:56:07::SCWMssOS::Mss edits present, copying mssfile into export location F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-06.01:56:07::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2022-02-06.01:56:12::SCWMssOS::doing bsp build ... 
TRACE::2022-02-06.01:56:12::SCWMssOS::System Command Ran  F: & cd  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp & make 
TRACE::2022-02-06.01:56:12::SCWMssOS::make --no-print-directory seq_libs

TRACE::2022-02-06.01:56:12::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2022-02-06.01:56:12::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-02-06.01:56:12::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-hig
TRACE::2022-02-06.01:56:12::SCWMssOS::h -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-02-06.01:56:13::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2022-02-06.01:56:13::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-02-06.01:56:13::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-hig
TRACE::2022-02-06.01:56:13::SCWMssOS::h -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-02-06.01:56:13::SCWMssOS::"Running Make include in microblaze_0/libsrc/emaclite_v4_6/src"

TRACE::2022-02-06.01:56:13::SCWMssOS::make -C microblaze_0/libsrc/emaclite_v4_6/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-02-06.01:56:13::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply
TRACE::2022-02-06.01:56:13::SCWMssOS::-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-02-06.01:56:13::SCWMssOS::"Running Make include in microblaze_0/libsrc/freertos10_xilinx_v1_7/src"

TRACE::2022-02-06.01:56:13::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb
TRACE::2022-02-06.01:56:13::SCWMssOS::-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl
TRACE::2022-02-06.01:56:13::SCWMssOS::-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-02-06.01:56:13::SCWMssOS::"includes"

TRACE::2022-02-06.01:56:14::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_7/src"

TRACE::2022-02-06.01:56:14::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-02-06.01:56:14::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-hig
TRACE::2022-02-06.01:56:14::SCWMssOS::h -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-02-06.01:56:14::SCWMssOS::"Running Make include in microblaze_0/libsrc/iic_v3_7/src"

TRACE::2022-02-06.01:56:14::SCWMssOS::make -C microblaze_0/libsrc/iic_v3_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2022-02-06.01:56:14::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-high
TRACE::2022-02-06.01:56:14::SCWMssOS:: -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-02-06.01:56:15::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_12/src"

TRACE::2022-02-06.01:56:15::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-02-06.01:56:15::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-hi
TRACE::2022-02-06.01:56:15::SCWMssOS::gh -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-02-06.01:56:15::SCWMssOS::"Running Make include in microblaze_0/libsrc/myIPAdder_v0_0/src"

TRACE::2022-02-06.01:56:15::SCWMssOS::make -C microblaze_0/libsrc/myIPAdder_v0_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2022-02-06.01:56:15::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multipl
TRACE::2022-02-06.01:56:15::SCWMssOS::y-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

ERROR::2022-02-06.01:56:15::SCWMssOS::Failed to build  the bsp sources for domain - freertos10_xilinx_microblaze_0
ERROR::2022-02-06.01:56:15::SCWSystem::Error in Processing the domain freertos10_xilinx_microblaze_0
TRACE::2022-02-06.01:56:26::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-06.01:56:26::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-06.01:56:26::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-06.01:56:26::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2022-02-06.01:56:26::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-06.01:56:26::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2022-02-06.01:56:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-02-06.01:56:26::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-02-06.01:56:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-02-06.01:56:26::SCWMssOS::Checking the sw design at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-06.01:56:26::SCWMssOS::DEBUG:  swdes dump  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system||

KEYINFO::2022-02-06.01:56:26::SCWMssOS::Could not open the swdb for system
KEYINFO::2022-02-06.01:56:26::SCWMssOS::Could not open the sw design at  system
ERROR: [Hsi 55-1558] Software Design system is not found

TRACE::2022-02-06.01:56:26::SCWMssOS::Cleared the swdb table entry
TRACE::2022-02-06.01:56:26::SCWMssOS::No sw design opened at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-06.01:56:26::SCWMssOS::mss exists loading the mss file  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-06.01:56:26::SCWMssOS::Opened the sw design from mss  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-06.01:56:26::SCWMssOS::Adding the swdes entry F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss with des name system
TRACE::2022-02-06.01:56:26::SCWMssOS::updating the scw layer about changes
TRACE::2022-02-06.01:56:26::SCWMssOS::Opened the sw design.  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-06.01:56:27::SCWMssOS::In reload Mss file.
TRACE::2022-02-06.01:56:27::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-06.01:56:27::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-06.01:56:27::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-06.01:56:27::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2022-02-06.01:56:27::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-06.01:56:27::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2022-02-06.01:56:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-02-06.01:56:27::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-02-06.01:56:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-02-06.01:56:27::SCWMssOS::Checking the sw design at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-06.01:56:27::SCWMssOS::DEBUG:  swdes dump  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system||

KEYINFO::2022-02-06.01:56:27::SCWMssOS::Could not open the swdb for system
KEYINFO::2022-02-06.01:56:27::SCWMssOS::Could not open the sw design at  system
ERROR: [Hsi 55-1558] Software Design system is not found

TRACE::2022-02-06.01:56:27::SCWMssOS::Cleared the swdb table entry
TRACE::2022-02-06.01:56:27::SCWMssOS::No sw design opened at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-06.01:56:27::SCWMssOS::mss exists loading the mss file  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-06.01:56:27::SCWMssOS::Opened the sw design from mss  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-06.01:56:27::SCWMssOS::Adding the swdes entry F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss with des name system
TRACE::2022-02-06.01:56:27::SCWMssOS::updating the scw layer about changes
TRACE::2022-02-06.01:56:27::SCWMssOS::Opened the sw design.  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-06.01:56:27::SCWMssOS::Saving the mss changes F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-06.01:56:27::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-02-06.01:56:27::SCWMssOS::Completed writemss as part of save.
TRACE::2022-02-06.01:56:27::SCWMssOS::Commit changes completed.
TRACE::2022-02-06.01:56:27::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-06.01:56:27::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-06.01:56:27::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-06.01:56:27::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2022-02-06.01:56:27::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-06.01:56:27::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2022-02-06.01:56:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-02-06.01:56:27::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-02-06.01:56:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-02-06.01:56:27::SCWMssOS::Checking the sw design at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-06.01:56:27::SCWMssOS::DEBUG:  swdes dump  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system||

TRACE::2022-02-06.01:56:27::SCWMssOS::Sw design exists and opened at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-06.01:56:27::SCWMssOS::Removing the swdes entry for  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-06.01:57:39::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-06.01:57:39::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-06.01:57:39::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-06.01:57:39::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2022-02-06.01:57:39::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-06.01:57:39::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2022-02-06.01:57:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-02-06.01:57:39::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-02-06.01:57:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-02-06.01:57:39::SCWMssOS::Checking the sw design at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-06.01:57:39::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-02-06.01:57:39::SCWMssOS::No sw design opened at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-06.01:57:39::SCWMssOS::mss exists loading the mss file  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-06.01:57:39::SCWMssOS::Opened the sw design from mss  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-06.01:57:39::SCWMssOS::Adding the swdes entry F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss with des name system
TRACE::2022-02-06.01:57:39::SCWMssOS::updating the scw layer about changes
TRACE::2022-02-06.01:57:39::SCWMssOS::Opened the sw design.  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-06.01:57:39::SCWMssOS::Completed writing the mss file at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp
TRACE::2022-02-06.01:57:39::SCWMssOS::Forcing BSP Sources regeneration.
TRACE::2022-02-06.01:57:46::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-06.01:57:46::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-06.01:57:46::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-06.01:57:46::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2022-02-06.01:57:46::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-06.01:57:46::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2022-02-06.01:57:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-02-06.01:57:46::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-02-06.01:57:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-02-06.01:57:46::SCWMssOS::Checking the sw design at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-06.01:57:46::SCWMssOS::DEBUG:  swdes dump  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system||

KEYINFO::2022-02-06.01:57:46::SCWMssOS::Could not open the swdb for system
KEYINFO::2022-02-06.01:57:46::SCWMssOS::Could not open the sw design at  system
ERROR: [Hsi 55-1558] Software Design system is not found

TRACE::2022-02-06.01:57:46::SCWMssOS::Cleared the swdb table entry
TRACE::2022-02-06.01:57:46::SCWMssOS::No sw design opened at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-06.01:57:46::SCWMssOS::mss exists loading the mss file  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-06.01:57:46::SCWMssOS::Opened the sw design from mss  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-06.01:57:46::SCWMssOS::Adding the swdes entry F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss with des name system
TRACE::2022-02-06.01:57:46::SCWMssOS::updating the scw layer about changes
TRACE::2022-02-06.01:57:46::SCWMssOS::Opened the sw design.  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-06.01:57:58::SCWMssOS::In reload Mss file.
TRACE::2022-02-06.01:57:58::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-06.01:57:58::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-06.01:57:58::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-06.01:57:58::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2022-02-06.01:57:58::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-06.01:57:58::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2022-02-06.01:57:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-02-06.01:57:58::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-02-06.01:57:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-02-06.01:57:58::SCWMssOS::Checking the sw design at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-06.01:57:58::SCWMssOS::DEBUG:  swdes dump  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system||

KEYINFO::2022-02-06.01:57:58::SCWMssOS::Could not open the swdb for system
KEYINFO::2022-02-06.01:57:58::SCWMssOS::Could not open the sw design at  system
ERROR: [Hsi 55-1558] Software Design system is not found

TRACE::2022-02-06.01:57:58::SCWMssOS::Cleared the swdb table entry
TRACE::2022-02-06.01:57:58::SCWMssOS::No sw design opened at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-06.01:57:58::SCWMssOS::mss exists loading the mss file  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-06.01:57:58::SCWMssOS::Opened the sw design from mss  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-06.01:57:58::SCWMssOS::Adding the swdes entry F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss with des name system
TRACE::2022-02-06.01:57:58::SCWMssOS::updating the scw layer about changes
TRACE::2022-02-06.01:57:58::SCWMssOS::Opened the sw design.  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-06.01:57:58::SCWMssOS::Saving the mss changes F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-06.01:57:58::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-02-06.01:57:58::SCWMssOS::Completed writemss as part of save.
TRACE::2022-02-06.01:57:58::SCWMssOS::Commit changes completed.
TRACE::2022-02-06.01:57:58::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-06.01:57:58::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-06.01:57:58::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-06.01:57:58::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2022-02-06.01:57:58::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-06.01:57:58::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2022-02-06.01:57:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-02-06.01:57:58::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-02-06.01:57:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-02-06.01:57:58::SCWMssOS::Checking the sw design at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-06.01:57:58::SCWMssOS::DEBUG:  swdes dump  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system||

TRACE::2022-02-06.01:57:58::SCWMssOS::Sw design exists and opened at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-06.01:57:58::SCWMssOS::Removing the swdes entry for  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-06.01:58:20::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-02-06.01:58:20::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-02-06.01:58:20::SCWPlatform:: Platform location is F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/tempdsa
TRACE::2022-02-06.01:58:20::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-02-06.01:58:20::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2022-02-06.01:58:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-02-06.01:58:20::SCWMssOS::Doing hw sync for the mss in domain: freertos10_xilinx_microblaze_0
TRACE::2022-02-06.01:58:20::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-06.01:58:20::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-06.01:58:20::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-06.01:58:20::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2022-02-06.01:58:20::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-06.01:58:20::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2022-02-06.01:58:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-02-06.01:58:20::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-02-06.01:58:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-02-06.01:58:20::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-06.01:58:20::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-06.01:58:20::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-06.01:58:20::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2022-02-06.01:58:20::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-06.01:58:20::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2022-02-06.01:58:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-02-06.01:58:20::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-02-06.01:58:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-02-06.01:58:20::SCWMssOS::Checking the sw design at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-06.01:58:20::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-02-06.01:58:20::SCWMssOS::No sw design opened at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-06.01:58:20::SCWMssOS::mss exists loading the mss file  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-06.01:58:20::SCWMssOS::Opened the sw design from mss  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-06.01:58:20::SCWMssOS::Adding the swdes entry F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss with des name system
TRACE::2022-02-06.01:58:20::SCWMssOS::updating the scw layer about changes
TRACE::2022-02-06.01:58:20::SCWMssOS::Opened the sw design.  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-06.01:58:20::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-02-06.01:58:20::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-02-06.01:58:20::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-02-06.01:58:20::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/tempdsa
TRACE::2022-02-06.01:58:20::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-02-06.01:58:20::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2022-02-06.01:58:20::SCWPlatform::update - Opened existing hwdb design_1_wrapper_1
TRACE::2022-02-06.01:58:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-02-06.01:58:20::SCWMssOS::Saving the mss changes F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-06.01:58:20::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-02-06.01:58:20::SCWMssOS::Completed writemss as part of save.
TRACE::2022-02-06.01:58:20::SCWMssOS::Commit changes completed.
TRACE::2022-02-06.01:58:20::SCWMssOS::Completed hw sync for the mss in domain: freertos10_xilinx_microblaze_0
TRACE::2022-02-06.01:58:20::SCWMssOS::Removing the swdes entry for  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-06.01:58:20::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-06.01:58:20::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-06.01:58:20::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-06.01:58:20::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2022-02-06.01:58:20::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-06.01:58:20::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2022-02-06.01:58:20::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-02-06.01:58:20::SCWPlatform::Opened new HwDB with name design_1_wrapper_2
TRACE::2022-02-06.01:58:20::SCWMssOS::Saving the mss changes F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-06.01:58:20::SCWMssOS::Adding the swdes entry, mss present, able to open swdb F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss with des name system
TRACE::2022-02-06.01:58:20::SCWMssOS::Writing the mss file completed F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-06.01:58:20::SCWMssOS::Commit changes completed.
TRACE::2022-02-06.01:58:20::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-06.01:58:20::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-06.01:58:20::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-06.01:58:20::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2022-02-06.01:58:20::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-06.01:58:20::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2022-02-06.01:58:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2022-02-06.01:58:20::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2022-02-06.01:58:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-02-06.01:58:20::SCWMssOS::Checking the sw design at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-06.01:58:20::SCWMssOS::DEBUG:  swdes dump  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system||

TRACE::2022-02-06.01:58:20::SCWMssOS::Sw design exists and opened at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-06.01:58:20::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"freertos10_xilinx_microblaze_0",
			"sysDefaultDom":	"freertos10_xilinx_microblaze_0",
			"domains":	[{
					"domainName":	"freertos10_xilinx_microblaze_0",
					"domainDispName":	"freertos10_xilinx_microblaze_0",
					"domainDesc":	"freertos10_xilinx_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.7",
					"mssFile":	"",
					"md5Digest":	"1dd87761ddb99a43752161f39c34ab78",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2022-02-06.01:58:21::SCWPlatform::Clearing the existing platform
TRACE::2022-02-06.01:58:21::SCWSystem::Clearing the existing sysconfig
TRACE::2022-02-06.01:58:21::SCWMssOS::Removing the swdes entry for  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-06.01:58:21::SCWSystem::Clearing the domains completed.
TRACE::2022-02-06.01:58:21::SCWPlatform::Clearing the opened hw db.
TRACE::2022-02-06.01:58:21::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-06.01:58:21::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-06.01:58:21::SCWPlatform:: Platform location is F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2022-02-06.01:58:21::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-06.01:58:21::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2022-02-06.01:58:21::SCWPlatform::Removing the HwDB with name F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-06.01:58:21::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-06.01:58:21::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-06.01:58:21::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-06.01:58:21::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2022-02-06.01:58:21::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-06.01:58:21::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2022-02-06.01:58:21::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-02-06.01:58:21::SCWPlatform::Opened new HwDB with name design_1_wrapper_3
TRACE::2022-02-06.01:58:21::SCWReader::Active system found as  design_1_wrapper
TRACE::2022-02-06.01:58:21::SCWReader::Handling sysconfig design_1_wrapper
TRACE::2022-02-06.01:58:21::SCWDomain::checking for install qemu data   : 
TRACE::2022-02-06.01:58:21::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-06.01:58:21::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-06.01:58:21::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-06.01:58:21::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2022-02-06.01:58:21::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-06.01:58:21::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2022-02-06.01:58:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2022-02-06.01:58:21::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2022-02-06.01:58:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-02-06.01:58:21::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-06.01:58:21::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-06.01:58:21::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-06.01:58:21::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2022-02-06.01:58:21::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-06.01:58:21::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2022-02-06.01:58:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2022-02-06.01:58:21::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2022-02-06.01:58:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-02-06.01:58:21::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-06.01:58:21::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-06.01:58:21::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-06.01:58:21::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2022-02-06.01:58:21::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-06.01:58:21::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2022-02-06.01:58:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2022-02-06.01:58:21::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2022-02-06.01:58:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-02-06.01:58:21::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-06.01:58:21::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-06.01:58:21::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-06.01:58:21::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2022-02-06.01:58:21::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-06.01:58:21::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2022-02-06.01:58:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2022-02-06.01:58:21::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2022-02-06.01:58:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-02-06.01:58:21::SCWMssOS::Checking the sw design at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-06.01:58:21::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-02-06.01:58:21::SCWMssOS::No sw design opened at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-06.01:58:21::SCWMssOS::mss exists loading the mss file  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-06.01:58:21::SCWMssOS::Opened the sw design from mss  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-06.01:58:21::SCWMssOS::Adding the swdes entry F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss with des name system
TRACE::2022-02-06.01:58:21::SCWMssOS::updating the scw layer about changes
TRACE::2022-02-06.01:58:21::SCWMssOS::Opened the sw design.  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-06.01:58:21::SCWMssOS::Saving the mss changes F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-06.01:58:21::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-02-06.01:58:21::SCWMssOS::Completed writemss as part of save.
TRACE::2022-02-06.01:58:21::SCWMssOS::Commit changes completed.
TRACE::2022-02-06.01:58:21::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-02-06.01:58:21::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-02-06.01:58:21::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-06.01:58:21::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-06.01:58:21::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-06.01:58:21::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2022-02-06.01:58:21::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-06.01:58:21::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2022-02-06.01:58:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2022-02-06.01:58:21::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2022-02-06.01:58:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-02-06.01:58:21::SCWMssOS::Checking the sw design at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-06.01:58:21::SCWMssOS::DEBUG:  swdes dump  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system||

TRACE::2022-02-06.01:58:21::SCWMssOS::Sw design exists and opened at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-06.01:58:21::SCWReader::No isolation master present  
LOG::2022-02-06.01:58:29::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2022-02-06.01:58:29::SCWPlatform::Sanity checking of platform is completed
LOG::2022-02-06.01:58:29::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2022-02-06.01:58:29::SCWSystem::Checking the domain freertos10_xilinx_microblaze_0
LOG::2022-02-06.01:58:29::SCWSystem::Not a boot domain 
LOG::2022-02-06.01:58:29::SCWSystem::Started Processing the domain freertos10_xilinx_microblaze_0
TRACE::2022-02-06.01:58:29::SCWDomain::Generating domain artifcats
TRACE::2022-02-06.01:58:29::SCWMssOS::Generating standalone artifcats
TRACE::2022-02-06.01:58:29::SCWMssOS:: Copying the user libraries. 
TRACE::2022-02-06.01:58:29::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-06.01:58:29::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-06.01:58:29::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-06.01:58:29::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2022-02-06.01:58:29::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-06.01:58:29::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2022-02-06.01:58:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2022-02-06.01:58:29::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2022-02-06.01:58:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-02-06.01:58:29::SCWMssOS::Checking the sw design at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-06.01:58:29::SCWMssOS::DEBUG:  swdes dump  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system||

TRACE::2022-02-06.01:58:29::SCWMssOS::Sw design exists and opened at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-06.01:58:29::SCWMssOS::Completed writing the mss file at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp
TRACE::2022-02-06.01:58:29::SCWMssOS::Mss edits present, copying mssfile into export location F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-06.01:58:29::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-02-06.01:58:29::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-02-06.01:58:29::SCWDomain::Building the domain as part of full build :  freertos10_xilinx_microblaze_0
TRACE::2022-02-06.01:58:29::SCWMssOS::doing bsp build ... 
TRACE::2022-02-06.01:58:29::SCWMssOS::System Command Ran  F: & cd  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp & make 
TRACE::2022-02-06.01:58:29::SCWMssOS::make --no-print-directory seq_libs

TRACE::2022-02-06.01:58:29::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2022-02-06.01:58:29::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-02-06.01:58:29::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-hig
TRACE::2022-02-06.01:58:29::SCWMssOS::h -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-02-06.01:58:29::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2022-02-06.01:58:29::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-02-06.01:58:29::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-hig
TRACE::2022-02-06.01:58:29::SCWMssOS::h -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-02-06.01:58:29::SCWMssOS::"Running Make include in microblaze_0/libsrc/emaclite_v4_6/src"

TRACE::2022-02-06.01:58:29::SCWMssOS::make -C microblaze_0/libsrc/emaclite_v4_6/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-02-06.01:58:29::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply
TRACE::2022-02-06.01:58:29::SCWMssOS::-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-02-06.01:58:29::SCWMssOS::"Running Make include in microblaze_0/libsrc/freertos10_xilinx_v1_7/src"

TRACE::2022-02-06.01:58:29::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb
TRACE::2022-02-06.01:58:29::SCWMssOS::-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl
TRACE::2022-02-06.01:58:29::SCWMssOS::-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-02-06.01:58:30::SCWMssOS::"includes"

TRACE::2022-02-06.01:58:31::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_7/src"

TRACE::2022-02-06.01:58:31::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-02-06.01:58:31::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-hig
TRACE::2022-02-06.01:58:31::SCWMssOS::h -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-02-06.01:58:31::SCWMssOS::"Running Make include in microblaze_0/libsrc/iic_v3_7/src"

TRACE::2022-02-06.01:58:31::SCWMssOS::make -C microblaze_0/libsrc/iic_v3_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2022-02-06.01:58:31::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-high
TRACE::2022-02-06.01:58:31::SCWMssOS:: -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-02-06.01:58:31::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_12/src"

TRACE::2022-02-06.01:58:31::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-02-06.01:58:31::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-hi
TRACE::2022-02-06.01:58:31::SCWMssOS::gh -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-02-06.01:58:31::SCWMssOS::"Running Make include in microblaze_0/libsrc/myIPAdder_v0_0/src"

TRACE::2022-02-06.01:58:31::SCWMssOS::make -C microblaze_0/libsrc/myIPAdder_v0_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2022-02-06.01:58:31::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multipl
TRACE::2022-02-06.01:58:31::SCWMssOS::y-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

ERROR::2022-02-06.01:58:31::SCWMssOS::Failed to build  the bsp sources for domain - freertos10_xilinx_microblaze_0
ERROR::2022-02-06.01:58:31::SCWSystem::Error in Processing the domain freertos10_xilinx_microblaze_0
LOG::2022-02-06.01:59:46::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2022-02-06.01:59:46::SCWPlatform::Sanity checking of platform is completed
LOG::2022-02-06.01:59:46::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2022-02-06.01:59:46::SCWSystem::Checking the domain freertos10_xilinx_microblaze_0
LOG::2022-02-06.01:59:46::SCWSystem::Not a boot domain 
LOG::2022-02-06.01:59:46::SCWSystem::Started Processing the domain freertos10_xilinx_microblaze_0
TRACE::2022-02-06.01:59:46::SCWDomain::Generating domain artifcats
TRACE::2022-02-06.01:59:46::SCWMssOS::Generating standalone artifcats
TRACE::2022-02-06.01:59:46::SCWMssOS:: Copying the user libraries. 
TRACE::2022-02-06.01:59:46::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-06.01:59:46::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-06.01:59:46::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-06.01:59:46::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2022-02-06.01:59:46::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-06.01:59:46::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2022-02-06.01:59:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2022-02-06.01:59:46::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2022-02-06.01:59:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-02-06.01:59:46::SCWMssOS::Checking the sw design at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-06.01:59:46::SCWMssOS::DEBUG:  swdes dump  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system||

TRACE::2022-02-06.01:59:46::SCWMssOS::Sw design exists and opened at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-06.01:59:46::SCWMssOS::Completed writing the mss file at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp
TRACE::2022-02-06.01:59:46::SCWMssOS::Mss edits present, copying mssfile into export location F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-06.01:59:46::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-02-06.01:59:46::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-02-06.01:59:46::SCWDomain::Building the domain as part of full build :  freertos10_xilinx_microblaze_0
TRACE::2022-02-06.01:59:46::SCWMssOS::doing bsp build ... 
TRACE::2022-02-06.01:59:46::SCWMssOS::System Command Ran  F: & cd  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp & make 
TRACE::2022-02-06.01:59:46::SCWMssOS::make --no-print-directory seq_libs

TRACE::2022-02-06.01:59:46::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2022-02-06.01:59:46::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-02-06.01:59:46::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-hig
TRACE::2022-02-06.01:59:46::SCWMssOS::h -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-02-06.01:59:46::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2022-02-06.01:59:46::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-02-06.01:59:46::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-hig
TRACE::2022-02-06.01:59:46::SCWMssOS::h -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-02-06.01:59:46::SCWMssOS::"Running Make include in microblaze_0/libsrc/emaclite_v4_6/src"

TRACE::2022-02-06.01:59:46::SCWMssOS::make -C microblaze_0/libsrc/emaclite_v4_6/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-02-06.01:59:46::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply
TRACE::2022-02-06.01:59:46::SCWMssOS::-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-02-06.01:59:46::SCWMssOS::"Running Make include in microblaze_0/libsrc/freertos10_xilinx_v1_7/src"

TRACE::2022-02-06.01:59:46::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb
TRACE::2022-02-06.01:59:46::SCWMssOS::-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl
TRACE::2022-02-06.01:59:46::SCWMssOS::-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-02-06.01:59:46::SCWMssOS::"includes"

TRACE::2022-02-06.01:59:46::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_7/src"

TRACE::2022-02-06.01:59:46::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-02-06.01:59:46::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-hig
TRACE::2022-02-06.01:59:46::SCWMssOS::h -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-02-06.01:59:46::SCWMssOS::"Running Make include in microblaze_0/libsrc/iic_v3_7/src"

TRACE::2022-02-06.01:59:46::SCWMssOS::make -C microblaze_0/libsrc/iic_v3_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2022-02-06.01:59:46::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-high
TRACE::2022-02-06.01:59:46::SCWMssOS:: -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-02-06.01:59:46::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_12/src"

TRACE::2022-02-06.01:59:46::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-02-06.01:59:46::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-hi
TRACE::2022-02-06.01:59:46::SCWMssOS::gh -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-02-06.01:59:46::SCWMssOS::"Running Make include in microblaze_0/libsrc/myIPAdder_v0_0/src"

TRACE::2022-02-06.01:59:46::SCWMssOS::make -C microblaze_0/libsrc/myIPAdder_v0_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2022-02-06.01:59:46::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multipl
TRACE::2022-02-06.01:59:46::SCWMssOS::y-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-02-06.01:59:47::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_7/src"

TRACE::2022-02-06.01:59:47::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2022-02-06.01:59:47::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-h
TRACE::2022-02-06.01:59:47::SCWMssOS::igh -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-02-06.01:59:47::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2022-02-06.01:59:47::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-02-06.01:59:47::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply
TRACE::2022-02-06.01:59:47::SCWMssOS::-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-02-06.01:59:47::SCWMssOS::"Running Make libs in microblaze_0/libsrc/myIPAdder_v0_0/src"

TRACE::2022-02-06.01:59:47::SCWMssOS::make -C microblaze_0/libsrc/myIPAdder_v0_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2022-02-06.01:59:47::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-h
TRACE::2022-02-06.01:59:47::SCWMssOS::igh -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-02-06.01:59:47::SCWMssOS::"Compiling IP Core"

TRACE::2022-02-06.01:59:48::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2022-02-06.01:59:48::SCWMssOS::make -j --no-print-directory par_libs

TRACE::2022-02-06.01:59:48::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2022-02-06.01:59:48::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-02-06.01:59:48::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-hig
TRACE::2022-02-06.01:59:48::SCWMssOS::h -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-02-06.01:59:48::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2022-02-06.01:59:48::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-02-06.01:59:48::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-hig
TRACE::2022-02-06.01:59:48::SCWMssOS::h -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-02-06.01:59:48::SCWMssOS::"Running Make include in microblaze_0/libsrc/emaclite_v4_6/src"

TRACE::2022-02-06.01:59:48::SCWMssOS::make -C microblaze_0/libsrc/emaclite_v4_6/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-02-06.01:59:48::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply
TRACE::2022-02-06.01:59:48::SCWMssOS::-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-02-06.01:59:48::SCWMssOS::"Running Make include in microblaze_0/libsrc/freertos10_xilinx_v1_7/src"

TRACE::2022-02-06.01:59:48::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb
TRACE::2022-02-06.01:59:48::SCWMssOS::-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl
TRACE::2022-02-06.01:59:48::SCWMssOS::-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-02-06.01:59:48::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_7/src"

TRACE::2022-02-06.01:59:48::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-02-06.01:59:48::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-hig
TRACE::2022-02-06.01:59:48::SCWMssOS::h -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-02-06.01:59:48::SCWMssOS::"Running Make include in microblaze_0/libsrc/iic_v3_7/src"

TRACE::2022-02-06.01:59:48::SCWMssOS::make -C microblaze_0/libsrc/iic_v3_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2022-02-06.01:59:48::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-high
TRACE::2022-02-06.01:59:48::SCWMssOS:: -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-02-06.01:59:48::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_12/src"

TRACE::2022-02-06.01:59:48::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-02-06.01:59:48::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-hi
TRACE::2022-02-06.01:59:48::SCWMssOS::gh -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-02-06.01:59:48::SCWMssOS::"Running Make include in microblaze_0/libsrc/myIPAdder_v0_0/src"

TRACE::2022-02-06.01:59:48::SCWMssOS::make -C microblaze_0/libsrc/myIPAdder_v0_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2022-02-06.01:59:48::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multipl
TRACE::2022-02-06.01:59:48::SCWMssOS::y-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-02-06.01:59:48::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_7/src"

TRACE::2022-02-06.01:59:48::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2022-02-06.01:59:48::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-h
TRACE::2022-02-06.01:59:48::SCWMssOS::igh -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-02-06.01:59:48::SCWMssOS::"includes"

TRACE::2022-02-06.01:59:48::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2022-02-06.01:59:48::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-02-06.01:59:48::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply
TRACE::2022-02-06.01:59:48::SCWMssOS::-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-02-06.01:59:48::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2022-02-06.01:59:48::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2022-02-06.01:59:48::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-high -
TRACE::2022-02-06.01:59:48::SCWMssOS::mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-02-06.01:59:48::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2022-02-06.01:59:48::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2022-02-06.01:59:48::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-high -
TRACE::2022-02-06.01:59:48::SCWMssOS::mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-02-06.01:59:48::SCWMssOS::"Running Make libs in microblaze_0/libsrc/emaclite_v4_6/src"

TRACE::2022-02-06.01:59:48::SCWMssOS::make -C microblaze_0/libsrc/emaclite_v4_6/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-02-06.01:59:48::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-hi
TRACE::2022-02-06.01:59:48::SCWMssOS::gh -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-02-06.01:59:48::SCWMssOS::"Running Make libs in microblaze_0/libsrc/freertos10_xilinx_v1_7/src"

TRACE::2022-02-06.01:59:48::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar
TRACE::2022-02-06.01:59:48::SCWMssOS::" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-mu
TRACE::2022-02-06.01:59:48::SCWMssOS::ltiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-02-06.01:59:48::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_7/src"

TRACE::2022-02-06.01:59:48::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2022-02-06.01:59:48::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-high -
TRACE::2022-02-06.01:59:48::SCWMssOS::mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-02-06.01:59:48::SCWMssOS::"Running Make libs in microblaze_0/libsrc/iic_v3_7/src"

TRACE::2022-02-06.01:59:48::SCWMssOS::make -C microblaze_0/libsrc/iic_v3_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FL
TRACE::2022-02-06.01:59:48::SCWMssOS::AGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-high -m
TRACE::2022-02-06.01:59:48::SCWMssOS::xl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-02-06.01:59:48::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_12/src"

TRACE::2022-02-06.01:59:48::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2022-02-06.01:59:48::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-high 
TRACE::2022-02-06.01:59:48::SCWMssOS::-mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-02-06.01:59:48::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_7/src"

TRACE::2022-02-06.01:59:48::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2022-02-06.01:59:48::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-high
TRACE::2022-02-06.01:59:48::SCWMssOS:: -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-02-06.01:59:48::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2022-02-06.01:59:48::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-02-06.01:59:48::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-hi
TRACE::2022-02-06.01:59:48::SCWMssOS::gh -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-02-06.01:59:50::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2022-02-06.01:59:50::SCWMssOS::make --no-print-directory archive

TRACE::2022-02-06.01:59:50::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/xplatform_info.o microblaze_0/lib/xtmrctr_options.o microblaze_0/lib/micro
TRACE::2022-02-06.01:59:50::SCWMssOS::blaze_disable_exceptions.o microblaze_0/lib/print.o microblaze_0/lib/xemaclite_intr.o microblaze_0/lib/xil_testio.o microblaze_
TRACE::2022-02-06.01:59:50::SCWMssOS::0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_flush_dcache_range.o microblaze_0/lib/microblaze_flush_cache_ext.
TRACE::2022-02-06.01:59:50::SCWMssOS::o microblaze_0/lib/xtmrctr_stats.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_cache.o microblaze_0/lib/inbyte
TRACE::2022-02-06.01:59:50::SCWMssOS::.o microblaze_0/lib/xiic_multi_master.o microblaze_0/lib/xiic_sinit.o microblaze_0/lib/microblaze_exception_handler.o microblaz
TRACE::2022-02-06.01:59:50::SCWMssOS::e_0/lib/xbram_g.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/xtmrctr_intr.o microblaze
TRACE::2022-02-06.01:59:50::SCWMssOS::_0/lib/microblaze_invalidate_dcache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib/xbram_selftest.o microb
TRACE::2022-02-06.01:59:50::SCWMssOS::laze_0/lib/microblaze_disable_icache.o microblaze_0/lib/_exit.o microblaze_0/lib/xgpio_g.o microblaze_0/lib/xuartlite_g.o micro
TRACE::2022-02-06.01:59:50::SCWMssOS::blaze_0/lib/xiic_master.o microblaze_0/lib/xemaclite.o microblaze_0/lib/xtmrctr_l.o microblaze_0/lib/xil_util.o microblaze_0/li
TRACE::2022-02-06.01:59:50::SCWMssOS::b/microblaze_flush_cache_ext_range.o microblaze_0/lib/xgpio_selftest.o microblaze_0/lib/xiic_intr.o microblaze_0/lib/xbram_intr
TRACE::2022-02-06.01:59:50::SCWMssOS::.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xintc_g.o microblaze_0/lib/xiic_g.o microb
TRACE::2022-02-06.01:59:50::SCWMssOS::laze_0/lib/xiic_l.o microblaze_0/lib/xintc_selftest.o microblaze_0/lib/xintc_l.o microblaze_0/lib/outbyte.o microblaze_0/lib/xg
TRACE::2022-02-06.01:59:50::SCWMssOS::pio_intr.o microblaze_0/lib/xiic_slave.o microblaze_0/lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/xil_testmem.o m
TRACE::2022-02-06.01:59:50::SCWMssOS::icroblaze_0/lib/microblaze_invalidate_cache_ext.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/microblaze_sleep
TRACE::2022-02-06.01:59:50::SCWMssOS::.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/hw_exception_handler.o microblaze_0/lib/xintc_options.o microblaze_0/lib
TRACE::2022-02-06.01:59:50::SCWMssOS::/xuartlite_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xuartlite.o microblaze_0/lib/microblaze_update_dcache.o m
TRACE::2022-02-06.01:59:50::SCWMssOS::icroblaze_0/lib/xil_assert.o microblaze_0/lib/xil_testcache.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaz
TRACE::2022-02-06.01:59:50::SCWMssOS::e_interrupts_g.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/xil_mem.o microblaze_0/lib/xtmrctr_g.o microb
TRACE::2022-02-06.01:59:50::SCWMssOS::laze_0/lib/microblaze_enable_dcache.o microblaze_0/lib/xiic.o microblaze_0/lib/xbram.o microblaze_0/lib/microblaze_invalidate_i
TRACE::2022-02-06.01:59:50::SCWMssOS::cache_range.o microblaze_0/lib/xtmrctr_selftest.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_i
TRACE::2022-02-06.01:59:50::SCWMssOS::nvalidate_icache.o microblaze_0/lib/errno.o microblaze_0/lib/xtmrctr.o microblaze_0/lib/xiic_dyn_master.o microblaze_0/lib/xint
TRACE::2022-02-06.01:59:50::SCWMssOS::c.o microblaze_0/lib/xuartlite_stats.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/xintc_intr.o m
TRACE::2022-02-06.01:59:50::SCWMssOS::icroblaze_0/lib/pvr.o microblaze_0/lib/xgpio.o microblaze_0/lib/xiic_options.o microblaze_0/lib/xemaclite_l.o microblaze_0/lib/
TRACE::2022-02-06.01:59:50::SCWMssOS::xuartlite_intr.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xemaclite_g.o micr
TRACE::2022-02-06.01:59:50::SCWMssOS::oblaze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/xemaclite_sinit.o microblaze_0/lib/xgpio_extra.o microblaze_0/lib/
TRACE::2022-02-06.01:59:50::SCWMssOS::xio.o microblaze_0/lib/microblaze_enable_icache.o microblaze_0/lib/xiic_stats.o microblaze_0/lib/xemaclite_selftest.o microblaz
TRACE::2022-02-06.01:59:50::SCWMssOS::e_0/lib/xuartlite_l.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xtmrctr_sinit.o microblaze_0/lib/xiic_selftest.o microb
TRACE::2022-02-06.01:59:50::SCWMssOS::laze_0/lib/fcntl.o microblaze_0/lib/microblaze_init_icache_range.o

TRACE::2022-02-06.01:59:51::SCWMssOS::'Finished building libraries'

TRACE::2022-02-06.01:59:51::SCWMssOS::Copying to export directory.
TRACE::2022-02-06.01:59:52::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-02-06.01:59:52::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-02-06.01:59:52::SCWSystem::Completed Processing the domain freertos10_xilinx_microblaze_0
LOG::2022-02-06.01:59:52::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2022-02-06.01:59:52::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2022-02-06.01:59:52::SCWPlatform::Started preparing the platform 
TRACE::2022-02-06.01:59:52::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2022-02-06.01:59:52::SCWSystem::dir created 
TRACE::2022-02-06.01:59:52::SCWSystem::Writing the bif 
TRACE::2022-02-06.01:59:52::SCWPlatform::Started writing the spfm file 
TRACE::2022-02-06.01:59:52::SCWPlatform::Started writing the xpfm file 
TRACE::2022-02-06.01:59:52::SCWPlatform::Completed generating the platform
TRACE::2022-02-06.01:59:52::SCWMssOS::Saving the mss changes F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-06.01:59:52::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-02-06.01:59:52::SCWMssOS::Completed writemss as part of save.
TRACE::2022-02-06.01:59:52::SCWMssOS::Commit changes completed.
TRACE::2022-02-06.01:59:52::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-06.01:59:52::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-06.01:59:52::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-06.01:59:52::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2022-02-06.01:59:52::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-06.01:59:52::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2022-02-06.01:59:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2022-02-06.01:59:52::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2022-02-06.01:59:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-02-06.01:59:52::SCWMssOS::Checking the sw design at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-06.01:59:52::SCWMssOS::DEBUG:  swdes dump  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system||

TRACE::2022-02-06.01:59:52::SCWMssOS::Sw design exists and opened at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-06.01:59:52::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"freertos10_xilinx_microblaze_0",
			"sysDefaultDom":	"freertos10_xilinx_microblaze_0",
			"domains":	[{
					"domainName":	"freertos10_xilinx_microblaze_0",
					"domainDispName":	"freertos10_xilinx_microblaze_0",
					"domainDesc":	"freertos10_xilinx_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.7",
					"mssFile":	"",
					"md5Digest":	"1dd87761ddb99a43752161f39c34ab78",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-02-06.01:59:52::SCWPlatform::updated the xpfm file.
TRACE::2022-02-06.01:59:52::SCWPlatform::Trying to open the hw design at F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-06.01:59:52::SCWPlatform::DSA given F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-06.01:59:52::SCWPlatform::DSA absoulate path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-06.01:59:52::SCWPlatform::DSA directory F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw
TRACE::2022-02-06.01:59:52::SCWPlatform:: Platform Path F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-02-06.01:59:52::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2022-02-06.01:59:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2022-02-06.01:59:52::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2022-02-06.01:59:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-02-06.01:59:52::SCWMssOS::Checking the sw design at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-02-06.01:59:52::SCWMssOS::DEBUG:  swdes dump  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system||

TRACE::2022-02-06.01:59:52::SCWMssOS::Sw design exists and opened at  F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
