#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Thu Jan  4 14:42:03 2024
# Process ID: 11912
# Current directory: D:/vlsi/vlsi-projekat
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11268 D:\vlsi\vlsi-projekat\project_4.xpr
# Log file: D:/vlsi/vlsi-projekat/vivado.log
# Journal file: D:/vlsi/vlsi-projekat\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/vlsi/vlsi-projekat/project_4.xpr
INFO: [Project 1-313] Project file moved from 'D:/vlsi/project_4' since last save.
WARNING: [filemgmt 56-2] Default IP Output Path : Could not find the directory 'D:/vlsi/vlsi-projekat/project_4.gen/sources_1', nor could it be found using path 'D:/vlsi/project_4/project_4.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2021.1/data/ip'.
open_project: Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 1094.949 ; gain = 0.000
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7z020clg400-1
Top: hist_ram
INFO: [Device 21-403] Loading part xc7z020clg400-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1466.492 ; gain = 262.059
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'hist_ram' [D:/vlsi/vlsi-projekat/project_4.srcs/sources_1/new/hist_ram.vhd:20]
INFO: [Synth 8-638] synthesizing module 'hist_ram_block' [D:/vlsi/vlsi-projekat/project_4.srcs/sources_1/new/hist_ram_block.vhd:28]
	Parameter G_RAM_WIDTH bound to: 8 - type: integer 
	Parameter G_RAM_DEPTH bound to: 262144 - type: integer 
	Parameter G_RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
INFO: [Synth 8-256] done synthesizing module 'hist_ram_block' (1#1) [D:/vlsi/vlsi-projekat/project_4.srcs/sources_1/new/hist_ram_block.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'hist_ram' (2#1) [D:/vlsi/vlsi-projekat/project_4.srcs/sources_1/new/hist_ram.vhd:20]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 01:04:26 ; elapsed = 01:08:55 . Memory (MB): peak = 2066.672 ; gain = 862.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 01:04:28 ; elapsed = 01:08:58 . Memory (MB): peak = 2066.672 ; gain = 862.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 01:04:28 ; elapsed = 01:08:58 . Memory (MB): peak = 2066.672 ; gain = 862.238
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 2066.672 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2066.672 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 01:04:56 ; elapsed = 01:09:14 . Memory (MB): peak = 2066.672 ; gain = 862.238
7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 01:05:08 ; elapsed = 01:09:47 . Memory (MB): peak = 2066.672 ; gain = 971.723
export_ip_user_files -of_objects  [get_files D:/vlsi/vlsi-projekat/project_4.srcs/sources_1/new/counters.vhd] -no_script -reset -force -quiet
remove_files  D:/vlsi/vlsi-projekat/project_4.srcs/sources_1/new/counters.vhd
close [ open D:/vlsi/vlsi-projekat/project_4.srcs/sources_1/new/brojaci.vhd w ]
add_files D:/vlsi/vlsi-projekat/project_4.srcs/sources_1/new/brojaci.vhd
update_compile_order -fileset sources_1
close_design
close_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2066.672 ; gain = 0.000
close [ open D:/vlsi/vlsi-projekat/project_4.srcs/sources_1/new/kontroler.vhd w ]
add_files D:/vlsi/vlsi-projekat/project_4.srcs/sources_1/new/kontroler.vhd
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/vlsi/vlsi-projekat/project_4.srcs/sources_1/new/adrese.vhd] -no_script -reset -force -quiet
remove_files  D:/vlsi/vlsi-projekat/project_4.srcs/sources_1/new/adrese.vhd
add_files -norecurse D:/vlsi/vlsi-projekat/project_4.srcs/sources_1/new/adrese.vhd
update_compile_order -fileset sources_1
set_property top kontroler [current_fileset]
exit
INFO: [Common 17-206] Exiting Vivado at Thu Jan  4 17:28:19 2024...
