OpenROAD b7631451350809842e4fb0c635c3f3ed7f6b270f 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO GPL-0002] DBU: 2000
[INFO GPL-0003] SiteSize: 380 2800
[INFO GPL-0004] CoreAreaLxLy: 4180 5600
[INFO GPL-0005] CoreAreaUxUy: 689700 688800
[INFO GPL-0006] NumInstances: 31310
[INFO GPL-0007] NumPlaceInstances: 30576
[INFO GPL-0008] NumFixedInstances: 734
[INFO GPL-0009] NumDummyInstances: 0
[INFO GPL-0010] NumNets: 30716
[INFO GPL-0011] NumPins: 99150
[INFO GPL-0012] DieAreaLxLy: 0 0
[INFO GPL-0013] DieAreaUxUy: 693950 693950
[INFO GPL-0014] CoreAreaLxLy: 4180 5600
[INFO GPL-0015] CoreAreaUxUy: 689700 688800
[INFO GPL-0016] CoreArea: 468347264000
[INFO GPL-0017] NonPlaceInstsArea: 780976000
[INFO GPL-0018] PlaceInstsArea: 177886968000
[INFO GPL-0019] Util(%): 38.05
[INFO GPL-0020] StdInstsArea: 177886968000
[INFO GPL-0021] MacroInstsArea: 0
[InitialPlace]  Iter: 1 CG residual: 0.00386787 HPWL: 499229805
[InitialPlace]  Iter: 2 CG residual: 0.00484112 HPWL: 200892658
[InitialPlace]  Iter: 3 CG residual: 0.00443994 HPWL: 199665831
[InitialPlace]  Iter: 4 CG residual: 0.00042086 HPWL: 198899694
[InitialPlace]  Iter: 5 CG residual: 0.00018713 HPWL: 197103671
[InitialPlace]  Iter: 6 CG residual: 0.00022012 HPWL: 195414756
[InitialPlace]  Iter: 7 CG residual: 0.00017866 HPWL: 194031047
[InitialPlace]  Iter: 8 CG residual: 0.00015664 HPWL: 193329775
[InitialPlace]  Iter: 9 CG residual: 0.00015263 HPWL: 192414247
[InitialPlace]  Iter: 10 CG residual: 0.00013789 HPWL: 191868969
[InitialPlace]  Iter: 11 CG residual: 0.00011467 HPWL: 191093125
[InitialPlace]  Iter: 12 CG residual: 0.00019279 HPWL: 190725385
[InitialPlace]  Iter: 13 CG residual: 0.00010151 HPWL: 189929468
[InitialPlace]  Iter: 14 CG residual: 0.00012029 HPWL: 189743627
[InitialPlace]  Iter: 15 CG residual: 0.00009795 HPWL: 189137554
[InitialPlace]  Iter: 16 CG residual: 0.00008113 HPWL: 188968530
[InitialPlace]  Iter: 17 CG residual: 0.00014597 HPWL: 188424300
[InitialPlace]  Iter: 18 CG residual: 0.00006919 HPWL: 188577168
[InitialPlace]  Iter: 19 CG residual: 0.00010077 HPWL: 188128166
[InitialPlace]  Iter: 20 CG residual: 0.00008764 HPWL: 187892822
[INFO GPL-0031] FillerInit: NumGCells: 48644
[INFO GPL-0032] FillerInit: NumGNets: 30716
[INFO GPL-0033] FillerInit: NumGPins: 99150
[INFO GPL-0023] TargetDensity: 0.60
[INFO GPL-0024] AveragePlaceInstArea: 5817862
[INFO GPL-0025] IdealBinArea: 9696436
[INFO GPL-0026] IdealBinCnt: 48300
[INFO GPL-0027] TotalBinArea: 468347264000
[INFO GPL-0028] BinCnt: 128 128
[INFO GPL-0029] BinSize: 5356 5338
[INFO GPL-0030] NumBins: 16384
[NesterovSolve] Iter: 1 overflow: 0.993933 HPWL: 26480268
[NesterovSolve] Iter: 10 overflow: 0.989701 HPWL: 34654767
[NesterovSolve] Iter: 20 overflow: 0.987999 HPWL: 40304333
[NesterovSolve] Iter: 30 overflow: 0.987517 HPWL: 41196643
[NesterovSolve] Iter: 40 overflow: 0.987364 HPWL: 40420525
[NesterovSolve] Iter: 50 overflow: 0.987066 HPWL: 40331329
[NesterovSolve] Iter: 60 overflow: 0.987022 HPWL: 40485516
[NesterovSolve] Iter: 70 overflow: 0.987064 HPWL: 40267715
[NesterovSolve] Iter: 80 overflow: 0.986887 HPWL: 39908121
[NesterovSolve] Iter: 90 overflow: 0.986705 HPWL: 39666836
[NesterovSolve] Iter: 100 overflow: 0.986623 HPWL: 39541933
[NesterovSolve] Iter: 110 overflow: 0.986563 HPWL: 39494291
[NesterovSolve] Iter: 120 overflow: 0.986509 HPWL: 39551798
[NesterovSolve] Iter: 130 overflow: 0.986324 HPWL: 39771677
[NesterovSolve] Iter: 140 overflow: 0.986314 HPWL: 40272501
[NesterovSolve] Iter: 150 overflow: 0.986177 HPWL: 41318818
[NesterovSolve] Iter: 160 overflow: 0.986025 HPWL: 43174817
[NesterovSolve] Iter: 170 overflow: 0.985743 HPWL: 46246180
[NesterovSolve] Iter: 180 overflow: 0.984236 HPWL: 49594301
[NesterovSolve] Iter: 190 overflow: 0.982171 HPWL: 53265926
[NesterovSolve] Iter: 200 overflow: 0.978354 HPWL: 57550999
[NesterovSolve] Iter: 210 overflow: 0.971423 HPWL: 62931139
[NesterovSolve] Iter: 220 overflow: 0.963109 HPWL: 70992749
[NesterovSolve] Iter: 230 overflow: 0.95339 HPWL: 83660777
[NesterovSolve] Iter: 240 overflow: 0.943566 HPWL: 101258612
[NesterovSolve] Iter: 250 overflow: 0.928639 HPWL: 125270072
[NesterovSolve] Iter: 260 overflow: 0.91118 HPWL: 151845129
[NesterovSolve] Iter: 270 overflow: 0.895007 HPWL: 177418281
[NesterovSolve] Iter: 280 overflow: 0.876284 HPWL: 202846662
[NesterovSolve] Iter: 290 overflow: 0.849059 HPWL: 234542038
[NesterovSolve] Iter: 300 overflow: 0.818412 HPWL: 275368656
[NesterovSolve] Iter: 310 overflow: 0.791147 HPWL: 283974595
[INFO GPL-0100] worst slack -9.91e-10
[INFO GPL-0103] Weighted 2995 nets.
[NesterovSolve] Iter: 320 overflow: 0.762286 HPWL: 293369181
[NesterovSolve] Iter: 330 overflow: 0.733132 HPWL: 318449495
[NesterovSolve] Iter: 340 overflow: 0.697681 HPWL: 333416462
[NesterovSolve] Iter: 350 overflow: 0.65997 HPWL: 354024286
[INFO GPL-0100] worst slack -7.56e-10
[INFO GPL-0103] Weighted 2992 nets.
[NesterovSolve] Iter: 360 overflow: 0.614846 HPWL: 369747027
[NesterovSolve] Snapshot saved at iter = 362
[NesterovSolve] Iter: 370 overflow: 0.558573 HPWL: 377561318
[NesterovSolve] Iter: 380 overflow: 0.497847 HPWL: 378722783
[INFO GPL-0100] worst slack -1.15e-09
[INFO GPL-0103] Weighted 2995 nets.
[NesterovSolve] Iter: 390 overflow: 0.439395 HPWL: 374981934
[NesterovSolve] Iter: 400 overflow: 0.378277 HPWL: 370931445
[NesterovSolve] Iter: 410 overflow: 0.324843 HPWL: 363033826
[NesterovSolve] Iter: 420 overflow: 0.285474 HPWL: 355049715
[INFO GPL-0100] worst slack -2.74e-10
[INFO GPL-0103] Weighted 2985 nets.
[NesterovSolve] Iter: 430 overflow: 0.251456 HPWL: 351238242
[NesterovSolve] Iter: 440 overflow: 0.221376 HPWL: 346456421
[INFO GPL-0100] worst slack -3.24e-10
[INFO GPL-0103] Weighted 2992 nets.
[INFO GPL-0075] Routability numCall: 1 inflationIterCnt: 1 bloatIterCnt: 0
[INFO GPL-0036] TileLxLy: 0 0
[INFO GPL-0037] TileSize: 4200 4200
[INFO GPL-0038] TileCnt: 165 165
[INFO GPL-0039] numRoutingLayers: 10
[INFO GPL-0040] NumTiles: 27225
[INFO GPL-0063] TotalRouteOverflowH2: 2.3809531927108765
[INFO GPL-0064] TotalRouteOverflowV2: 0.0
[INFO GPL-0065] OverflowTileCnt2: 19
[INFO GPL-0066] 0.5%RC: 1.006058405070511
[INFO GPL-0067] 1.0%RC: 1.0030330613919884
[INFO GPL-0068] 2.0%RC: 1.0015165306959941
[INFO GPL-0069] 5.0%RC: 1.0006067668686827
[INFO GPL-0070] 0.5rcK: 1.0
[INFO GPL-0071] 1.0rcK: 1.0
[INFO GPL-0072] 2.0rcK: 0.0
[INFO GPL-0073] 5.0rcK: 0.0
[INFO GPL-0074] FinalRC: 1.0045457
[NesterovSolve] Iter: 450 overflow: 0.191354 HPWL: 342648502
[NesterovSolve] Iter: 460 overflow: 0.16566 HPWL: 340151821
[NesterovSolve] Iter: 470 overflow: 0.1438 HPWL: 338474478
[INFO GPL-0100] worst slack -3.55e-10
[INFO GPL-0103] Weighted 2995 nets.
[NesterovSolve] Iter: 480 overflow: 0.123912 HPWL: 337044025
[NesterovSolve] Iter: 490 overflow: 0.106536 HPWL: 336178215
[NesterovSolve] Finished with Overflow: 0.098775

==========================================================================
global place report_tns
--------------------------------------------------------------------------
tns -5244.77

==========================================================================
global place report_wns
--------------------------------------------------------------------------
wns -0.82

==========================================================================
global place report_worst_slack
--------------------------------------------------------------------------
worst slack -0.82

==========================================================================
global place report_clock_skew
--------------------------------------------------------------------------
Clock clk_i
Latency      CRPR       Skew
lut/gen_sub_units_scm[2].sub_unit_i/_2403_/G ^
   0.46
_547_/CK ^
   0.00      0.00       0.46


==========================================================================
global place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk_i)
Endpoint: _545_ (removal check against rising-edge clock clk_i)
Path Group: **async_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.30    0.30 ^ input external delay
                  0.00    0.00    0.30 ^ rst_ni (in)
   102  225.40                           rst_ni (net)
                  0.02    0.01    0.31 ^ _545_/RN (DFFR_X1)
                                  0.31   data arrival time

                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _545_/CK (DFFR_X1)
                          0.20    0.20   library removal time
                                  0.20   data required time
-----------------------------------------------------------------------------
                                  0.20   data required time
                                 -0.31   data arrival time
-----------------------------------------------------------------------------
                                  0.11   slack (MET)


Startpoint: lut/gen_sub_units_scm[6].sub_unit_i/_2817_
            (negative level-sensitive latch clocked by clk_i)
Endpoint: lut/gen_sub_units_scm[6].sub_unit_i/_2373_
          (rising clock gating-check end-point clocked by clk_i)
Path Group: **clock_gating_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.50    1.50   clock clk_i (fall edge)
                          0.00    1.50   clock network delay (ideal)
                  0.00    0.00    1.50 v lut/gen_sub_units_scm[6].sub_unit_i/_2817_/GN (DLL_X1)
                  0.01    0.04    1.54 ^ lut/gen_sub_units_scm[6].sub_unit_i/_2817_/Q (DLL_X1)
     1    0.98                           lut/gen_sub_units_scm[6].sub_unit_i/gen_cg_word_iter[9].cg_i.en_latch (net)
                  0.01    0.00    1.54 ^ lut/gen_sub_units_scm[6].sub_unit_i/_2373_/A2 (AND2_X1)
                                  1.54   data arrival time

                  0.00    1.50    1.50   clock clk_i (fall edge)
                          0.00    1.50   clock network delay (ideal)
                          0.00    1.50   clock reconvergence pessimism
                                  1.50 v lut/gen_sub_units_scm[6].sub_unit_i/_2373_/A1 (AND2_X1)
                          0.00    1.50   clock gating hold time
                                  1.50   data required time
-----------------------------------------------------------------------------
                                  1.50   data required time
                                 -1.54   data arrival time
-----------------------------------------------------------------------------
                                  0.04   slack (MET)


Startpoint: _515_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: _515_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: clk_i
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _515_/CK (DFFR_X1)
                  0.01    0.08    0.08 v _515_/Q (DFFR_X1)
     2    1.91                           result_o[6] (net)
                  0.01    0.00    0.08 v _417_/A3 (NAND3_X1)
                  0.01    0.02    0.10 ^ _417_/ZN (NAND3_X1)
     1    1.71                           _120_ (net)
                  0.01    0.00    0.10 ^ _419_/A1 (NAND2_X1)
                  0.01    0.01    0.12 v _419_/ZN (NAND2_X1)
     1    1.09                           _006_ (net)
                  0.01    0.00    0.12 v _515_/D (DFFR_X1)
                                  0.12   data arrival time

                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _515_/CK (DFFR_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.12   data arrival time
-----------------------------------------------------------------------------
                                  0.11   slack (MET)



==========================================================================
global place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk_i)
Endpoint: _545_ (recovery check against rising-edge clock clk_i)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.30    0.30 ^ input external delay
                  0.00    0.00    0.30 ^ rst_ni (in)
   102  225.40                           rst_ni (net)
                  0.02    0.01    0.31 ^ _545_/RN (DFFR_X1)
                                  0.31   data arrival time

                  0.00    3.00    3.00   clock clk_i (rise edge)
                          0.00    3.00   clock network delay (ideal)
                          0.00    3.00   clock reconvergence pessimism
                                  3.00 ^ _545_/CK (DFFR_X1)
                          0.05    3.05   library recovery time
                                  3.05   data required time
-----------------------------------------------------------------------------
                                  3.05   data required time
                                 -0.31   data arrival time
-----------------------------------------------------------------------------
                                  2.74   slack (MET)


Startpoint: lut/gen_sub_units_scm[1].sub_unit_i/_2841_
            (negative level-sensitive latch clocked by clk_i)
Endpoint: lut/gen_sub_units_scm[1].sub_unit_i/_2399_
          (rising clock gating-check end-point clocked by clk_i)
Path Group: **clock_gating_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.50    1.50   clock clk_i (fall edge)
                          0.00    1.50   clock network delay (ideal)
                  0.00    0.00    1.50 v lut/gen_sub_units_scm[1].sub_unit_i/_2841_/GN (DLL_X1)
                  0.01    0.07    1.57 v lut/gen_sub_units_scm[1].sub_unit_i/_2841_/Q (DLL_X1)
     1    2.88                           lut/gen_sub_units_scm[1].sub_unit_i/gen_cg_word_iter[3].cg_i.en_latch (net)
                  0.01    0.00    1.57 v lut/gen_sub_units_scm[1].sub_unit_i/_2399_/A2 (AND2_X1)
                                  1.57   data arrival time

                  0.00    3.00    3.00   clock clk_i (rise edge)
                          0.00    3.00   clock network delay (ideal)
                          0.00    3.00   clock reconvergence pessimism
                                  3.00 ^ lut/gen_sub_units_scm[1].sub_unit_i/_2399_/A1 (AND2_X1)
                          0.00    3.00   clock gating setup time
                                  3.00   data required time
-----------------------------------------------------------------------------
                                  3.00   data required time
                                 -1.57   data arrival time
-----------------------------------------------------------------------------
                                  1.43   slack (MET)


Startpoint: lut/_216_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: lut/gen_sub_units_scm[14].sub_unit_i/_2680_
          (positive level-sensitive latch clocked by clk_i)
Path Group: clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ lut/_216_/CK (DFFR_X1)
                  1.63    1.72    1.72 ^ lut/_216_/Q (DFFR_X1)
   513  772.89                           lut/wdata_a_q[11] (net)
                  1.71    0.41    2.14 ^ lut/gen_sub_units_scm[14].sub_unit_i/_2680_/D (DLH_X1)
                                  2.14   data arrival time

                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ lut/gen_sub_units_scm[14].sub_unit_i/_2680_/G (DLH_X1)
                          1.31    1.31   time borrowed from endpoint
                                  1.31   data required time
-----------------------------------------------------------------------------
                                  1.31   data required time
                                 -2.14   data arrival time
-----------------------------------------------------------------------------
                                 -0.82   slack (VIOLATED)

Time Borrowing Information
--------------------------------------------
clk_i pulse width                       1.50
library setup time                     -0.19
--------------------------------------------
max time borrow                         1.31
actual time borrow                      1.31
--------------------------------------------



==========================================================================
global place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk_i)
Endpoint: _545_ (recovery check against rising-edge clock clk_i)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.30    0.30 ^ input external delay
                  0.00    0.00    0.30 ^ rst_ni (in)
   102  225.40                           rst_ni (net)
                  0.02    0.01    0.31 ^ _545_/RN (DFFR_X1)
                                  0.31   data arrival time

                  0.00    3.00    3.00   clock clk_i (rise edge)
                          0.00    3.00   clock network delay (ideal)
                          0.00    3.00   clock reconvergence pessimism
                                  3.00 ^ _545_/CK (DFFR_X1)
                          0.05    3.05   library recovery time
                                  3.05   data required time
-----------------------------------------------------------------------------
                                  3.05   data required time
                                 -0.31   data arrival time
-----------------------------------------------------------------------------
                                  2.74   slack (MET)


Startpoint: lut/gen_sub_units_scm[1].sub_unit_i/_2841_
            (negative level-sensitive latch clocked by clk_i)
Endpoint: lut/gen_sub_units_scm[1].sub_unit_i/_2399_
          (rising clock gating-check end-point clocked by clk_i)
Path Group: **clock_gating_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.50    1.50   clock clk_i (fall edge)
                          0.00    1.50   clock network delay (ideal)
                  0.00    0.00    1.50 v lut/gen_sub_units_scm[1].sub_unit_i/_2841_/GN (DLL_X1)
                  0.01    0.07    1.57 v lut/gen_sub_units_scm[1].sub_unit_i/_2841_/Q (DLL_X1)
     1    2.88                           lut/gen_sub_units_scm[1].sub_unit_i/gen_cg_word_iter[3].cg_i.en_latch (net)
                  0.01    0.00    1.57 v lut/gen_sub_units_scm[1].sub_unit_i/_2399_/A2 (AND2_X1)
                                  1.57   data arrival time

                  0.00    3.00    3.00   clock clk_i (rise edge)
                          0.00    3.00   clock network delay (ideal)
                          0.00    3.00   clock reconvergence pessimism
                                  3.00 ^ lut/gen_sub_units_scm[1].sub_unit_i/_2399_/A1 (AND2_X1)
                          0.00    3.00   clock gating setup time
                                  3.00   data required time
-----------------------------------------------------------------------------
                                  3.00   data required time
                                 -1.57   data arrival time
-----------------------------------------------------------------------------
                                  1.43   slack (MET)


Startpoint: lut/_216_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: lut/gen_sub_units_scm[14].sub_unit_i/_2680_
          (positive level-sensitive latch clocked by clk_i)
Path Group: clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ lut/_216_/CK (DFFR_X1)
                  1.63    1.72    1.72 ^ lut/_216_/Q (DFFR_X1)
   513  772.89                           lut/wdata_a_q[11] (net)
                  1.71    0.41    2.14 ^ lut/gen_sub_units_scm[14].sub_unit_i/_2680_/D (DLH_X1)
                                  2.14   data arrival time

                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ lut/gen_sub_units_scm[14].sub_unit_i/_2680_/G (DLH_X1)
                          1.31    1.31   time borrowed from endpoint
                                  1.31   data required time
-----------------------------------------------------------------------------
                                  1.31   data required time
                                 -2.14   data arrival time
-----------------------------------------------------------------------------
                                 -0.82   slack (VIOLATED)

Time Borrowing Information
--------------------------------------------
clk_i pulse width                       1.50
library setup time                     -0.19
--------------------------------------------
max time borrow                         1.31
actual time borrow                      1.31
--------------------------------------------



==========================================================================
global place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.03e-02   6.64e-04   2.74e-04   1.13e-02  49.0%
Combinational          2.81e-03   8.47e-03   4.50e-04   1.17e-02  51.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.32e-02   9.13e-03   7.24e-04   2.30e-02 100.0%
                          57.2%      39.7%       3.1%

==========================================================================
global place report_design_area
--------------------------------------------------------------------------
Design area 44667 u^2 38% utilization.

Elapsed time: 1:30.26[h:]min:sec. CPU time: user 90.06 sys 0.19 (99%). Peak memory: 436344KB.
