# TODO

Define tests to verify the simulator RTL, Synth and Post-P&R with IcarusVerilog and GTKWave