

================================================================
== Vivado HLS Report for 'detect_calls'
================================================================
* Date:           Thu Jun 01 00:37:50 2017

* Version:        2016.4 (Build 1722992 on Wed Mar 08 18:30:27 MST 2017)
* Project:        Signal_Detection
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|      4.35|        0.63|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    ?|    ?|    ?|    ?| dataflow |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        +--------------+-----------+---------+---------+---------+---------+---------+
        |              |           |      Latency      |      Interval     | Pipeline|
        |   Instance   |   Module  |   min   |   max   |   min   |   max   |   Type  |
        +--------------+-----------+---------+---------+---------+---------+---------+
        |thres_U       |threshold  |  5400042|  5400042|  5400042|  5400042|   none  |
        |findpeaks_U0  |findpeaks  |   600009|   600009|   600009|   600009|   none  |
        |parse_U0      |parse      |        ?|        ?|        ?|        ?|   none  |
        |detect_U0     |detect     |   600006|   600006|   600006|   600006|   none  |
        |duplicate_U0  |duplicate  |   600002|   600002|   600002|   600002|   none  |
        +--------------+-----------+---------+---------+---------+---------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|      1|
|FIFO             |        0|      -|      30|    264|
|Instance         |        -|      5|    3215|   4035|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      5|    3245|   4300|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      2|       3|      8|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------+-----------+---------+-------+------+------+
    |   Instance   |   Module  | BRAM_18K| DSP48E|  FF  |  LUT |
    +--------------+-----------+---------+-------+------+------+
    |detect_U0     |detect     |        0|      0|   224|   446|
    |duplicate_U0  |duplicate  |        0|      0|    30|    58|
    |findpeaks_U0  |findpeaks  |        0|      0|   370|   911|
    |parse_U0      |parse      |        0|      0|   457|   588|
    |threshold_U0  |threshold  |        0|      5|  2134|  2032|
    +--------------+-----------+---------+-------+------+------+
    |Total         |           |        0|      5|  3215|  4035|
    +--------------+-----------+---------+-------+------+------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +----------------+---------+---+----+------+-----+---------+
    |      Name      | BRAM_18K| FF| LUT| Depth| Bits| Size:D*B|
    +----------------+---------+---+----+------+-----+---------+
    |dup1_V_U        |        0|  5|  44|     1|   32|       32|
    |dup2_V_U        |        0|  5|  44|     1|   32|       32|
    |dup3_V_U        |        0|  5|  44|     1|   32|       32|
    |dup4_V_U        |        0|  5|  44|     1|   32|       32|
    |hits_channel_U  |        0|  5|  44|     1|   32|       32|
    |sig_locs_V_U    |        0|  5|  44|     1|   32|       32|
    |thres_U         |        0|  0|   0|     2|   32|       64|
    +----------------+---------+---+----+------+-----+---------+
    |Total           |        0| 30| 264|     8|  224|      256|
    +----------------+---------+---+----+------+-----+---------+

    * Expression: 
    +--------------+----------+-------+---+----+------------+------------+
    | Variable Name| Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------+----------+-------+---+----+------------+------------+
    |ap_idle       |    and   |      0|  0|   1|           1|           1|
    +--------------+----------+-------+---+----+------------+------------+
    |Total         |          |      0|  0|   1|           1|           1|
    +--------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------+-----+-----+------------+--------------+--------------+
|dat_i_V_dout     |  in |   32|   ap_fifo  |    dat_i_V   |    pointer   |
|dat_i_V_empty_n  |  in |    1|   ap_fifo  |    dat_i_V   |    pointer   |
|dat_i_V_read     | out |    1|   ap_fifo  |    dat_i_V   |    pointer   |
|res_o_V_din      | out |   32|   ap_fifo  |    res_o_V   |    pointer   |
|res_o_V_full_n   |  in |    1|   ap_fifo  |    res_o_V   |    pointer   |
|res_o_V_write    | out |    1|   ap_fifo  |    res_o_V   |    pointer   |
|ap_clk           |  in |    1| ap_ctrl_hs | detect_calls | return value |
|ap_rst           |  in |    1| ap_ctrl_hs | detect_calls | return value |
|ap_done          | out |    1| ap_ctrl_hs | detect_calls | return value |
|ap_start         |  in |    1| ap_ctrl_hs | detect_calls | return value |
|ap_ready         | out |    1| ap_ctrl_hs | detect_calls | return value |
|ap_idle          | out |    1| ap_ctrl_hs | detect_calls | return value |
+-----------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 8
* Pipeline: 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 8, States = { 1 2 3 4 5 6 7 8 }

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
* FSM state operations: 

 <State 1>: 0.00ns
ST_1: hits_channel (3)  [1/1] 0.00ns
:0  %hits_channel = alloca i32, align 4

ST_1: dup1_V (10)  [1/1] 0.00ns  loc: toplevel.cpp:7
:7  %dup1_V = alloca float, align 4

ST_1: dup2_V (13)  [1/1] 0.00ns  loc: toplevel.cpp:7
:10  %dup2_V = alloca float, align 4

ST_1: dup3_V (16)  [1/1] 0.00ns  loc: toplevel.cpp:7
:13  %dup3_V = alloca float, align 4

ST_1: dup4_V (19)  [1/1] 0.00ns  loc: toplevel.cpp:7
:16  %dup4_V = alloca float, align 4

ST_1: peaks_V (22)  [1/1] 0.00ns  loc: toplevel.cpp:10
:19  %peaks_V = alloca float, align 4

ST_1: peak_locs_V (23)  [1/1] 0.00ns  loc: toplevel.cpp:11
:20  %peak_locs_V = alloca i32, align 4

ST_1: sig_locs_V (24)  [1/1] 0.00ns  loc: toplevel.cpp:19
:21  %sig_locs_V = alloca i32, align 4

ST_1: StgValue_17 (27)  [2/2] 0.00ns  loc: toplevel.cpp:8
:24  call fastcc void @duplicate(float* %dat_i_V, float* %dup1_V, float* %dup2_V, float* %dup3_V, float* %dup4_V)


 <State 2>: 0.00ns
ST_2: StgValue_18 (27)  [1/2] 0.00ns  loc: toplevel.cpp:8
:24  call fastcc void @duplicate(float* %dat_i_V, float* %dup1_V, float* %dup2_V, float* %dup3_V, float* %dup4_V)


 <State 3>: 0.00ns
ST_3: StgValue_19 (28)  [2/2] 0.00ns  loc: toplevel.cpp:12
:25  call fastcc void @findpeaks(float* %dup1_V, float* %peaks_V, i32* %peak_locs_V)

ST_3: thres (29)  [2/2] 0.00ns  loc: toplevel.cpp:15
:26  %thres = call fastcc float @threshold(float* %dup2_V)


 <State 4>: 4.35ns
ST_4: StgValue_21 (28)  [1/2] 0.00ns  loc: toplevel.cpp:12
:25  call fastcc void @findpeaks(float* %dup1_V, float* %peaks_V, i32* %peak_locs_V)

ST_4: thres (29)  [1/2] 4.35ns  loc: toplevel.cpp:15
:26  %thres = call fastcc float @threshold(float* %dup2_V)


 <State 5>: 2.39ns
ST_5: StgValue_23 (32)  [2/2] 2.39ns  loc: toplevel.cpp:15
:29  call fastcc void @detect(float* %dup3_V, float %thres, i32* %sig_locs_V, i32* %hits_channel)


 <State 6>: 0.00ns
ST_6: StgValue_24 (32)  [1/2] 0.00ns  loc: toplevel.cpp:15
:29  call fastcc void @detect(float* %dup3_V, float %thres, i32* %sig_locs_V, i32* %hits_channel)


 <State 7>: 0.00ns
ST_7: StgValue_25 (33)  [2/2] 0.00ns
:30  call fastcc void @parse(float* %dup4_V, i32* nocapture %hits_channel, i32* %sig_locs_V, float* %res_o_V)


 <State 8>: 0.00ns
ST_8: StgValue_26 (4)  [1/1] 0.00ns  loc: toplevel.cpp:5
:1  call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, [1 x i8]* @p_str) nounwind

ST_8: empty (5)  [1/1] 0.00ns
:2  %empty = call i32 (...)* @_ssdm_op_SpecInterface(float* %res_o_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_8: empty_20 (6)  [1/1] 0.00ns
:3  %empty_20 = call i32 (...)* @_ssdm_op_SpecInterface(float* %dat_i_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_8: StgValue_29 (7)  [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap(float* %dat_i_V), !map !42

ST_8: StgValue_30 (8)  [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecBitsMap(float* %res_o_V), !map !48

ST_8: StgValue_31 (9)  [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecTopModule([13 x i8]* @detect_calls_str) nounwind

ST_8: empty_21 (11)  [1/1] 0.00ns
:8  %empty_21 = call i32 (...)* @_ssdm_op_SpecChannel([7 x i8]* @dup1_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, float* %dup1_V, float* %dup1_V)

ST_8: empty_22 (12)  [1/1] 0.00ns
:9  %empty_22 = call i32 (...)* @_ssdm_op_SpecInterface(float* %dup1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_8: empty_23 (14)  [1/1] 0.00ns
:11  %empty_23 = call i32 (...)* @_ssdm_op_SpecChannel([7 x i8]* @dup2_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, float* %dup2_V, float* %dup2_V)

ST_8: empty_24 (15)  [1/1] 0.00ns
:12  %empty_24 = call i32 (...)* @_ssdm_op_SpecInterface(float* %dup2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_8: empty_25 (17)  [1/1] 0.00ns
:14  %empty_25 = call i32 (...)* @_ssdm_op_SpecChannel([7 x i8]* @dup3_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, float* %dup3_V, float* %dup3_V)

ST_8: empty_26 (18)  [1/1] 0.00ns
:15  %empty_26 = call i32 (...)* @_ssdm_op_SpecInterface(float* %dup3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_8: empty_27 (20)  [1/1] 0.00ns
:17  %empty_27 = call i32 (...)* @_ssdm_op_SpecChannel([7 x i8]* @dup4_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, float* %dup4_V, float* %dup4_V)

ST_8: empty_28 (21)  [1/1] 0.00ns
:18  %empty_28 = call i32 (...)* @_ssdm_op_SpecInterface(float* %dup4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_8: empty_29 (25)  [1/1] 0.00ns
:22  %empty_29 = call i32 (...)* @_ssdm_op_SpecChannel([11 x i8]* @sig_locs_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i32* %sig_locs_V, i32* %sig_locs_V)

ST_8: empty_30 (26)  [1/1] 0.00ns
:23  %empty_30 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %sig_locs_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_8: empty_31 (30)  [1/1] 0.00ns
:27  %empty_31 = call i32 (...)* @_ssdm_op_SpecChannel([13 x i8]* @hits_channel_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 0, i32* %hits_channel, i32* %hits_channel)

ST_8: empty_32 (31)  [1/1] 0.00ns
:28  %empty_32 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %hits_channel, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_8: StgValue_44 (33)  [1/2] 0.00ns
:30  call fastcc void @parse(float* %dup4_V, i32* nocapture %hits_channel, i32* %sig_locs_V, float* %res_o_V)

ST_8: StgValue_45 (34)  [1/1] 0.00ns  loc: toplevel.cpp:23
:31  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ dat_i_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_o_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
hits_channel (alloca              ) [ 001111111]
dup1_V       (alloca              ) [ 011111111]
dup2_V       (alloca              ) [ 011111111]
dup3_V       (alloca              ) [ 011111111]
dup4_V       (alloca              ) [ 011111111]
peaks_V      (alloca              ) [ 001110000]
peak_locs_V  (alloca              ) [ 001110000]
sig_locs_V   (alloca              ) [ 001111111]
StgValue_18  (call                ) [ 000000000]
StgValue_21  (call                ) [ 000000000]
thres        (call                ) [ 000001100]
StgValue_24  (call                ) [ 000000000]
StgValue_26  (specdataflowpipeline) [ 000000000]
empty        (specinterface       ) [ 000000000]
empty_20     (specinterface       ) [ 000000000]
StgValue_29  (specbitsmap         ) [ 000000000]
StgValue_30  (specbitsmap         ) [ 000000000]
StgValue_31  (spectopmodule       ) [ 000000000]
empty_21     (specchannel         ) [ 000000000]
empty_22     (specinterface       ) [ 000000000]
empty_23     (specchannel         ) [ 000000000]
empty_24     (specinterface       ) [ 000000000]
empty_25     (specchannel         ) [ 000000000]
empty_26     (specinterface       ) [ 000000000]
empty_27     (specchannel         ) [ 000000000]
empty_28     (specinterface       ) [ 000000000]
empty_29     (specchannel         ) [ 000000000]
empty_30     (specinterface       ) [ 000000000]
empty_31     (specchannel         ) [ 000000000]
empty_32     (specinterface       ) [ 000000000]
StgValue_44  (call                ) [ 000000000]
StgValue_45  (ret                 ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="dat_i_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dat_i_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="res_o_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_o_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="duplicate"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="findpeaks"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="threshold"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="detect"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="parse"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="detect_calls_str"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="dup1_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="dup2_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="dup3_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="dup4_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="sig_locs_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="hits_channel_str"/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="hits_channel_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="hits_channel/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="dup1_V_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="dup1_V/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="dup2_V_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="dup2_V/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="dup3_V_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="dup3_V/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="dup4_V_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="dup4_V/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="peaks_V_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="peaks_V/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="peak_locs_V_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="peak_locs_V/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="sig_locs_V_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sig_locs_V/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="grp_threshold_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="32" slack="0"/>
<pin id="86" dir="0" index="1" bw="32" slack="2"/>
<pin id="87" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="thres/3 "/>
</bind>
</comp>

<comp id="89" class="1004" name="grp_findpeaks_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="0" slack="0"/>
<pin id="91" dir="0" index="1" bw="32" slack="2"/>
<pin id="92" dir="0" index="2" bw="32" slack="2"/>
<pin id="93" dir="0" index="3" bw="32" slack="2"/>
<pin id="94" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_19/3 "/>
</bind>
</comp>

<comp id="96" class="1004" name="grp_parse_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="0" slack="0"/>
<pin id="98" dir="0" index="1" bw="32" slack="6"/>
<pin id="99" dir="0" index="2" bw="32" slack="6"/>
<pin id="100" dir="0" index="3" bw="32" slack="6"/>
<pin id="101" dir="0" index="4" bw="32" slack="0"/>
<pin id="102" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_25/7 "/>
</bind>
</comp>

<comp id="105" class="1004" name="grp_detect_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="0" slack="0"/>
<pin id="107" dir="0" index="1" bw="32" slack="4"/>
<pin id="108" dir="0" index="2" bw="32" slack="1"/>
<pin id="109" dir="0" index="3" bw="32" slack="4"/>
<pin id="110" dir="0" index="4" bw="32" slack="4"/>
<pin id="111" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_23/5 "/>
</bind>
</comp>

<comp id="113" class="1004" name="grp_duplicate_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="0" slack="0"/>
<pin id="115" dir="0" index="1" bw="32" slack="0"/>
<pin id="116" dir="0" index="2" bw="32" slack="0"/>
<pin id="117" dir="0" index="3" bw="32" slack="0"/>
<pin id="118" dir="0" index="4" bw="32" slack="0"/>
<pin id="119" dir="0" index="5" bw="32" slack="0"/>
<pin id="120" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_17/1 "/>
</bind>
</comp>

<comp id="123" class="1005" name="hits_channel_reg_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="32" slack="4"/>
<pin id="125" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="hits_channel "/>
</bind>
</comp>

<comp id="129" class="1005" name="dup1_V_reg_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="32" slack="0"/>
<pin id="131" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="dup1_V "/>
</bind>
</comp>

<comp id="135" class="1005" name="dup2_V_reg_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="32" slack="0"/>
<pin id="137" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="dup2_V "/>
</bind>
</comp>

<comp id="141" class="1005" name="dup3_V_reg_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="32" slack="0"/>
<pin id="143" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="dup3_V "/>
</bind>
</comp>

<comp id="147" class="1005" name="dup4_V_reg_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="32" slack="0"/>
<pin id="149" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="dup4_V "/>
</bind>
</comp>

<comp id="153" class="1005" name="peaks_V_reg_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="32" slack="2"/>
<pin id="155" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="peaks_V "/>
</bind>
</comp>

<comp id="158" class="1005" name="peak_locs_V_reg_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="32" slack="2"/>
<pin id="160" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="peak_locs_V "/>
</bind>
</comp>

<comp id="163" class="1005" name="sig_locs_V_reg_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="32" slack="4"/>
<pin id="165" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="sig_locs_V "/>
</bind>
</comp>

<comp id="169" class="1005" name="thres_reg_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="32" slack="1"/>
<pin id="171" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="thres "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="55"><net_src comp="4" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="59"><net_src comp="4" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="63"><net_src comp="4" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="4" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="4" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="4" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="4" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="4" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="88"><net_src comp="10" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="95"><net_src comp="8" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="103"><net_src comp="14" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="104"><net_src comp="2" pin="0"/><net_sink comp="96" pin=4"/></net>

<net id="112"><net_src comp="12" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="121"><net_src comp="6" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="122"><net_src comp="0" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="126"><net_src comp="52" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="127"><net_src comp="123" pin="1"/><net_sink comp="105" pin=4"/></net>

<net id="128"><net_src comp="123" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="132"><net_src comp="56" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="133"><net_src comp="129" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="134"><net_src comp="129" pin="1"/><net_sink comp="89" pin=1"/></net>

<net id="138"><net_src comp="60" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="139"><net_src comp="135" pin="1"/><net_sink comp="113" pin=3"/></net>

<net id="140"><net_src comp="135" pin="1"/><net_sink comp="84" pin=1"/></net>

<net id="144"><net_src comp="64" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="145"><net_src comp="141" pin="1"/><net_sink comp="113" pin=4"/></net>

<net id="146"><net_src comp="141" pin="1"/><net_sink comp="105" pin=1"/></net>

<net id="150"><net_src comp="68" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="151"><net_src comp="147" pin="1"/><net_sink comp="113" pin=5"/></net>

<net id="152"><net_src comp="147" pin="1"/><net_sink comp="96" pin=1"/></net>

<net id="156"><net_src comp="72" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="157"><net_src comp="153" pin="1"/><net_sink comp="89" pin=2"/></net>

<net id="161"><net_src comp="76" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="162"><net_src comp="158" pin="1"/><net_sink comp="89" pin=3"/></net>

<net id="166"><net_src comp="80" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="167"><net_src comp="163" pin="1"/><net_sink comp="105" pin=3"/></net>

<net id="168"><net_src comp="163" pin="1"/><net_sink comp="96" pin=3"/></net>

<net id="172"><net_src comp="84" pin="2"/><net_sink comp="169" pin=0"/></net>

<net id="173"><net_src comp="169" pin="1"/><net_sink comp="105" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: res_o_V | {7 8 }
 - Input state : 
	Port: detect_calls : dat_i_V | {1 2 }
  - Chain level:
	State 1
		StgValue_17 : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|---------|
| Operation|    Functional Unit   |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|---------|
|          |  grp_threshold_fu_84 |    5    |  4.713  |   2112  |   1866  |
|          |  grp_findpeaks_fu_89 |    0    |  1.571  |   457   |   697   |
|   call   |    grp_parse_fu_96   |    0    |  1.571  |   479   |   481   |
|          |   grp_detect_fu_105  |    0    |  1.571  |   311   |   365   |
|          | grp_duplicate_fu_113 |    0    |    0    |    41   |    27   |
|----------|----------------------|---------|---------|---------|---------|
|   Total  |                      |    5    |  9.426  |   3400  |   3436  |
|----------|----------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|   dup1_V_reg_129   |   32   |
|   dup2_V_reg_135   |   32   |
|   dup3_V_reg_141   |   32   |
|   dup4_V_reg_147   |   32   |
|hits_channel_reg_123|   32   |
| peak_locs_V_reg_158|   32   |
|   peaks_V_reg_153  |   32   |
| sig_locs_V_reg_163 |   32   |
|    thres_reg_169   |   32   |
+--------------------+--------+
|        Total       |   288  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    9   |  3400  |  3436  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |   288  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |    9   |  3688  |  3436  |
+-----------+--------+--------+--------+--------+
