<!doctype html>
<head>
<meta charset="utf-8">
<title>i21555-prim</title>
<link rel="stylesheet" href="../simics.css">
<script src="../page-script.js"></script>
</head>
<div class="chain">
<a href="rm-class-i21554-scnd.html">i21554-scnd</a>
<a href="rm-class-i21555-scnd.html">i21555-scnd</a>
</div>
<div class="path">
<a href="index.html">Simics Reference Manual</a>
&nbsp;/&nbsp;
<a href="rm-classes.html">5 Classes</a>
&nbsp;/&nbsp;</div><h1 id="i21555-prim"><a href="#i21555-prim">i21555-prim</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="description">
<a href="#description">Description</a>
</h2>
The IntelÂ® i21555-prim models the primary interface on the PCI to PCI bridge
<h2 id="interfaces-implemented">
<a href="#interfaces-implemented">Interfaces Implemented</a>
</h2>conf_object, log_object, bridge, pci_device, io_memory
<h2 id="notifiers">
<a href="#notifiers">Notifiers</a>
</h2>
<dl>
<dt id="dt:cell-change"><a href="#dt:cell-change">cell-change</a></dt>
<dd>Notifier that is triggered after the object's cell was changed.</dd>
<dt id="dt:object-delete"><a href="#dt:object-delete">object-delete</a></dt>
<dd>Notifier that is triggered just before Simics object is deleted.</dd>
<dt id="dt:queue-change"><a href="#dt:queue-change">queue-change</a></dt>
<dd>Notifier that is triggered after the object's clock was changed. New clock can be obtained with the SIM_object_clock function.</dd>
</dl>
<h2 id="attributes">
<a href="#attributes">Attributes</a>
</h2>
<dl>
<dt id="dt:base_translate"><a href="#dt:base_translate">
<i>base_translate</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[i{6}]</code>
<br>Translation bases.</dd>
<dt id="dt:base_setup"><a href="#dt:base_setup">
<i>base_setup</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[i{7}]</code>
<br>The setup register values. The i21555 device can be programmed by an on board serial prom that will initialize the setup registers. In Simics this is done by setting this attribute. The seven registers are in the following order: downstream memory 0, downstream I/O / memory 1, downstream memory 2, downstream memory 3 (lower), downstream memory 3 (upper), upstream I/O / memory 0 and upstream memory 1.</dd>
<dt id="dt:scnd_interface"><a href="#dt:scnd_interface">
<i>scnd_interface</i>
</a></dt>
<dd>
<b>Required</b> attribute; 
<b>read/write</b> access; type: 
<code>o</code>
<br>Secondary interface object for the bridge</dd>
<dt id="dt:bridge_mappings"><a href="#dt:bridge_mappings">
<i>bridge_mappings</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[[iiii]*]</code>
<br>List of all current PCI I/O and memory mappings.</dd>
<dt id="dt:down_conf_addr"><a href="#dt:down_conf_addr">
<i>down_conf_addr</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Downstream configuration address register.</dd>
<dt id="dt:chip_control0"><a href="#dt:chip_control0">
<i>chip_control0</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Chip Control 0 register.</dd>
<dt id="dt:pci_bus"><a href="#dt:pci_bus">
<i>pci_bus</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>o|n</code>
<br>The PCI bus this device is connected to, implementing the <tt>pci-bus</tt> interface.</dd>
<dt id="dt:interrupt_pin"><a href="#dt:interrupt_pin">
<i>interrupt_pin</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[iiii]</code>
<br>State of the interrupt pin.</dd>
<dt id="dt:config_registers"><a href="#dt:config_registers">
<i>config_registers</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[i{64}]</code>
<br>The 64 PCI configuration registers, each 32 bits in size.</dd>
<dt id="dt:write_masks"><a href="#dt:write_masks">
<i>write_masks</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[[ii]*]</code>
<br>Write masks for all registered configuration registers. The format for each entry is (offset, mask).</dd>
<dt id="dt:mappings"><a href="#dt:mappings">
<i>mappings</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[[i{5:8}]|[iiiiiiiio|nii]*]</code>
<br>List of all current PCI IO and memory mappings.</dd>
<dt id="dt:expansion_rom"><a href="#dt:expansion_rom">
<i>expansion_rom</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>n|[oii]</code>
<br>ROM object, map size, and map function number for the Expansion ROM.</dd>
<dt id="dt:config_register_info"><a href="#dt:config_register_info">
<i>config_register_info</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>[[isii]*]</code>
<br>Register info for all registered configuration registers. The format for each entry is (offset, name, size, write-mask).</dd>
</dl>
<h2 id="provided-by">
<a href="#provided-by">Provided By</a>
</h2>
<a href="mod.i21555.html">i21555</a>
</section>
<div class="chain">
<a href="rm-class-i21554-scnd.html">i21554-scnd</a>
<a href="rm-class-i21555-scnd.html">i21555-scnd</a>
</div>