Generating HDL for group named BranchConditionsat 7/11/2020 1:16:33 PM containing pages: 
	12.60.01.1, 12.60.02.1, 12.60.03.1, 12.60.04.1
No existing test bench file D:\Users\jay\Schematics\IBM1410\VHDL\BranchConditions_tb.vhdl, FileNotFoundException , generating default test bench code.
Building lists of signals on 4 pages...
Found 17 signals on page 12.60.01.1
Found 27 signals on page 12.60.02.1
Found 24 signals on page 12.60.03.1
Found 19 signals on page 12.60.04.1
Found 70 unique input signals and 11 unique output signals, (78 total unique signals)
Determining sources for all input signals...
INFO:  Signal +S DIV OVERFLOW originates outside the group.
INFO:  Signal +S W SYMBOL OP MODIFIER originates outside the group.
INFO:  Signal -S HIGH originates outside the group.
INFO:  Signal -S LOW originates outside the group.
INFO:  Signal +S SLASH SYMBOL OP MODIFIER originates outside the group.
INFO:  Signal +S COND TEST BRANCH OP CODE originates outside the group.
INFO:  Signal +S S SYMBOL OP MODIFIER originates outside the group.
INFO:  Signal +S EQUAL originates outside the group.
INFO:  Signal +S T SYMBOL OP MODIFIER originates outside the group.
INFO:  Signal +S LOW originates outside the group.
INFO:  Signal -S 1401 MODE originates outside the group.
INFO:  Signal +S U SYMBOL OP MODIFIER originates outside the group.
INFO:  Signal +S HIGH originates outside the group.
INFO:  Signal +S ZR BAL LATCH originates outside the group.
INFO:  Signal +S V SYMBOL OP MODIFIER originates outside the group.
INFO:  Signal +S I RING 6 TIME originates outside the group.
INFO:  Signal +S LAST INSN RO CYCLE originates outside the group.
INFO:  Signal +S 2ND CND A BRANCH originates inside the group.
INFO:  Signal +S OVERFLOW originates outside the group.
INFO:  Signal +S Z SYMBOL OP MODIFIER originates outside the group.
INFO:  Signal +S BLANK SYMBOL OP MODIFIER originates outside the group.
INFO:  Signal +S 2ND CND A BRANCH*INTR originates outside the group.
INFO:  Signal +S 2ND CND A BRANCH JRJ originates outside the group.
INFO:  Signal +S OP MOD REG 1 BIT originates outside the group.
INFO:  Signal +S E CH NOT READY originates outside the group.
INFO:  Signal +S BRANCH ON STATUS CH 1 originates outside the group.
INFO:  Signal +S OP MOD REG 2 BIT originates outside the group.
INFO:  Signal +S E CH BUSY originates outside the group.
INFO:  Signal +S OP MOD REG 4 BIT originates outside the group.
INFO:  Signal +S E CH CHECK originates outside the group.
INFO:  Signal +S OP MOD REG 8 BIT originates outside the group.
INFO:  Signal +S E CH CONDITION originates outside the group.
INFO:  Signal -S GROUP MARK OP MODIFIER originates outside the group.
INFO:  Signal +S OP MOD REG B BIT originates outside the group.
INFO:  Signal +S E CH WRONG LENGTH RECORD originates outside the group.
INFO:  Signal +S STOP.BRANCH OP CODE originates outside the group.
INFO:  Signal +S OP MOD REG A BIT originates outside the group.
INFO:  Signal +S E CH NO TRANSFER LATCH originates outside the group.
INFO:  Signal +S B CYCLE originates outside the group.
INFO:  Signal +S 1ST SCAN originates outside the group.
INFO:  Signal +S B CH WM BIT 1 originates outside the group.
INFO:  Signal +S ZN OR WM TST BRANCH OP CODE originates outside the group.
INFO:  Signal +S CMP ZONE EQUAL originates outside the group.
INFO:  Signal +S CMP EQUAL originates outside the group.
INFO:  Signal +S CHAR TEST BRANCH OP CODE originates outside the group.
INFO:  Signal +S B CH B BIT originates outside the group.
INFO:  Signal +S A CH B BIT originates outside the group.
INFO:  Signal +S BIT TEST BRANCH OP CODE originates outside the group.
INFO:  Signal +S B CH A BIT originates outside the group.
INFO:  Signal +S A CH A BIT originates outside the group.
INFO:  Signal +S B CH 8 BIT originates outside the group.
INFO:  Signal +S A CH 8 BIT originates outside the group.
INFO:  Signal +S B CH 4 BIT originates outside the group.
INFO:  Signal +S A CH 4 BIT originates outside the group.
INFO:  Signal +S B CH 2 BIT originates outside the group.
INFO:  Signal +S A CH 2 BIT originates outside the group.
INFO:  Signal +S B CH 1 BIT originates outside the group.
INFO:  Signal +S A CH 1 BIT originates outside the group.
INFO:  Signal +S I RING 11 TIME originates outside the group.
INFO:  Signal -S 2ND CND A BRANCH GATED originates inside the group.
INFO:  Signal -S W TYPE BRANCH COND originates inside the group.
INFO:  Signal +S CLEAR OP CODE originates outside the group.
INFO:  Signal +S BRANCH TO A COND*1412-19 originates outside the group.
INFO:  Signal +S SET NO SCAN CTRL*1412-19 originates outside the group.
INFO:  Signal +S NOT EVEN HUNDREDS ADDR originates outside the group.
INFO:  Signal -S BRANCH TO A AR LATCH originates outside the group.
INFO:  Signal -S 1401 BRANCH LATCH originates outside the group.
INFO:  Signal -S 1401 TAKE I TO B CYCLE originates outside the group.
INFO:  Signal +S SET B CYCLE CTRL*1412-19 originates outside the group.
INFO:  Signal +S EVEN HUNDREDS ADDR originates outside the group.
Determining destinations for all output signals...
INFO:  Signal +S HIGH OR LOW is used outside the group.
INFO:  Signal +S 2ND CND A BRANCH is used only inside the group.
INFO:  Signal +S I-O INTLK RESET CONDITION is used outside the group.
INFO:  Signal -S J TYPE BRANCH COND is used outside the group.
INFO:  Signal -S 2ND CND A BRANCH GATED is used only inside the group.
INFO:  Signal +S B+W+V BRANCH CND is used outside the group.
INFO:  Signal -S W TYPE BRANCH COND is used only inside the group.
INFO:  Signal +S SET B CYCLE CTRL * BR OPS is used outside the group.
INFO:  Signal +S SET NO SCAN CTRL * BR OPS is used outside the group.
INFO:  Signal -S CLEAR OP TAKE 1ST SCAN is used outside the group.
INFO:  Signal +S BRANCH TO A CONDITIONS is used outside the group.
Removing 3 output signals that do not have destinations outside the group...
Removing 3 input signals that originate inside the group...
Input Signal +S I RING 6 TIME replaced by Bus signal +S I RING HDL BUS
Input Signal +S OP MOD REG 1 BIT replaced by Bus signal +S OP MOD REG BUS
Input Signal +S OP MOD REG 2 BIT replaced by Bus signal +S OP MOD REG BUS
Input Signal +S OP MOD REG 4 BIT replaced by Bus signal +S OP MOD REG BUS
Input Signal +S OP MOD REG 8 BIT replaced by Bus signal +S OP MOD REG BUS
Input Signal +S OP MOD REG B BIT replaced by Bus signal +S OP MOD REG BUS
Input Signal +S OP MOD REG A BIT replaced by Bus signal +S OP MOD REG BUS
Input Signal +S B CH B BIT replaced by Bus signal +S B CH BUS
Input Signal +S A CH B BIT replaced by Bus signal +S A CH BUS
Input Signal +S B CH A BIT replaced by Bus signal +S B CH BUS
Input Signal +S A CH A BIT replaced by Bus signal +S A CH BUS
Input Signal +S B CH 8 BIT replaced by Bus signal +S B CH BUS
Input Signal +S A CH 8 BIT replaced by Bus signal +S A CH BUS
Input Signal +S B CH 4 BIT replaced by Bus signal +S B CH BUS
Input Signal +S A CH 4 BIT replaced by Bus signal +S A CH BUS
Input Signal +S B CH 2 BIT replaced by Bus signal +S B CH BUS
Input Signal +S A CH 2 BIT replaced by Bus signal +S A CH BUS
Input Signal +S B CH 1 BIT replaced by Bus signal +S B CH BUS
Input Signal +S A CH 1 BIT replaced by Bus signal +S A CH BUS
Input Signal +S I RING 11 TIME replaced by Bus signal +S I RING HDL BUS
Generating list of internal signals/wires ...
3 internal signals/wires found.
Generating HDL prefixes...
Generating HDL associated with page 12.60.01.1 (BRANCH CONDITIONS)
Generating HDL associated with page 12.60.02.1 (BRANCH CONDITIONS)
Generating HDL associated with page 12.60.03.1 (BRANCH CONDITIONS)
Generating HDL associated with page 12.60.04.1 (BRANCH CONDITIONS)
