

================================================================
== Vitis HLS Report for 'kernel_softmax'
================================================================
* Date:           Thu Oct  2 22:21:39 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        llama_layer_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: versalhbm
* Target device:  xcv80-lsva4737-2MHP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  3.696 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+------+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval  | Pipeline|
    |   min   |   max   |    min   |    max    | min |  max |   Type  |
    +---------+---------+----------+-----------+-----+------+---------+
    |       38|     3105|  0.152 us|  12.420 us|   38|  3105|       no|
    +---------+---------+----------+-----------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+---------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- load       |        1|      768|         2|          1|          1|  1 ~ 768|       yes|
        |- find_max   |        4|      770|         3|          2|          2|  1 ~ 384|       yes|
        |- compute    |       12|      779|        13|          1|          1|  1 ~ 768|       yes|
        |- normalize  |       12|      779|        13|          1|          1|  1 ~ 768|       yes|
        +-------------+---------+---------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 2, depth = 3
  * Pipeline-2: initiation interval (II) = 1, depth = 13
  * Pipeline-3: initiation interval (II) = 1, depth = 13


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 37
* Pipeline : 4
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
  Pipeline-1 : II = 2, D = 3, States = { 6 7 8 }
  Pipeline-2 : II = 1, D = 13, States = { 10 11 12 13 14 15 16 17 18 19 20 21 22 }
  Pipeline-3 : II = 1, D = 13, States = { 24 25 26 27 28 29 30 31 32 33 34 35 36 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 3 
3 --> 2 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 6 
9 --> 10 
10 --> 23 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 10 
23 --> 24 
24 --> 37 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 24 
37 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%vec_size_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %vec_size"   --->   Operation 38 'read' 'vec_size_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%vec_local = alloca i64 1" [kernel_Softmax.cpp:6]   --->   Operation 39 'alloca' 'vec_local' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_1 : Operation 40 [1/1] (0.42ns)   --->   "%br_ln9 = br void %for.cond" [kernel_Softmax.cpp:9]   --->   Operation 40 'br' 'br_ln9' <Predicate = true> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.77>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%i = phi i31 %add_ln9, void %for.inc, i31 0, void %entry" [kernel_Softmax.cpp:9]   --->   Operation 41 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.85ns)   --->   "%add_ln9 = add i31 %i, i31 1" [kernel_Softmax.cpp:9]   --->   Operation 42 'add' 'add_ln9' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln9_1 = zext i31 %i" [kernel_Softmax.cpp:9]   --->   Operation 43 'zext' 'zext_ln9_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.67ns)   --->   "%icmp_ln9 = icmp_slt  i32 %zext_ln9_1, i32 %vec_size_read" [kernel_Softmax.cpp:9]   --->   Operation 44 'icmp' 'icmp_ln9' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln9 = br i1 %icmp_ln9, void %for.end, void %for.inc" [kernel_Softmax.cpp:9]   --->   Operation 45 'br' 'br_ln9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln9 = zext i31 %i" [kernel_Softmax.cpp:9]   --->   Operation 46 'zext' 'zext_ln9' <Predicate = (icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%i_vec_addr = getelementptr i32 %i_vec, i64 0, i64 %zext_ln9" [kernel_Softmax.cpp:12]   --->   Operation 47 'getelementptr' 'i_vec_addr' <Predicate = (icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMAddr_to_i_vec_load = muxlogic i9 %i_vec_addr"   --->   Operation 48 'muxlogic' 'muxLogicRAMAddr_to_i_vec_load' <Predicate = (icmp_ln9)> <Delay = 0.43>
ST_2 : Operation 49 [2/2] (0.66ns) (share mux size 5)   --->   "%i_vec_load = load i9 %i_vec_addr" [kernel_Softmax.cpp:12]   --->   Operation 49 'load' 'i_vec_load' <Predicate = (icmp_ln9)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 3 <SV = 2> <Delay = 1.97>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%specpipeline_ln10 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 1, void @empty_107" [kernel_Softmax.cpp:10]   --->   Operation 50 'specpipeline' 'specpipeline_ln10' <Predicate = (icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%speclooptripcount_ln11 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 768, i64 384" [kernel_Softmax.cpp:11]   --->   Operation 51 'speclooptripcount' 'speclooptripcount_ln11' <Predicate = (icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%specloopname_ln9 = specloopname void @_ssdm_op_SpecLoopName, void @empty_82" [kernel_Softmax.cpp:9]   --->   Operation 52 'specloopname' 'specloopname_ln9' <Predicate = (icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 53 [1/2] ( I:0.87ns O:0.87ns ) (share mux size 5)   --->   "%i_vec_load = load i9 %i_vec_addr" [kernel_Softmax.cpp:12]   --->   Operation 53 'load' 'i_vec_load' <Predicate = (icmp_ln9)> <Delay = 0.87> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%vec_local_addr = getelementptr i32 %vec_local, i64 0, i64 %zext_ln9" [kernel_Softmax.cpp:12]   --->   Operation 54 'getelementptr' 'vec_local_addr' <Predicate = (icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.43ns) (share mux size 4)   --->   "%muxLogicRAMData_to_store_ln12 = muxlogic i32 %i_vec_load"   --->   Operation 55 'muxlogic' 'muxLogicRAMData_to_store_ln12' <Predicate = (icmp_ln9)> <Delay = 0.43>
ST_3 : Operation 56 [1/1] (0.43ns) (share mux size 4)   --->   "%muxLogicRAMAddr_to_store_ln12 = muxlogic i9 %vec_local_addr"   --->   Operation 56 'muxlogic' 'muxLogicRAMAddr_to_store_ln12' <Predicate = (icmp_ln9)> <Delay = 0.43>
ST_3 : Operation 57 [1/1] ( I:0.66ns O:0.66ns ) (share mux size 7)   --->   "%store_ln12 = store i32 %i_vec_load, i9 %vec_local_addr" [kernel_Softmax.cpp:12]   --->   Operation 57 'store' 'store_ln12' <Predicate = (icmp_ln9)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln9 = br void %for.cond" [kernel_Softmax.cpp:9]   --->   Operation 58 'br' 'br_ln9' <Predicate = (icmp_ln9)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 1.10>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%vec_local_addr_1 = getelementptr i32 %vec_local, i64 0, i64 0" [kernel_Softmax.cpp:15]   --->   Operation 59 'getelementptr' 'vec_local_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.43ns) (share mux size 4)   --->   "%muxLogicRAMAddr_to_max_val = muxlogic i9 %vec_local_addr_1"   --->   Operation 60 'muxlogic' 'muxLogicRAMAddr_to_max_val' <Predicate = true> <Delay = 0.43>
ST_4 : Operation 61 [2/2] (0.66ns) (share mux size 7)   --->   "%max_val = load i9 %vec_local_addr_1" [kernel_Softmax.cpp:15]   --->   Operation 61 'load' 'max_val' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 5 <SV = 3> <Delay = 0.87>
ST_5 : Operation 62 [1/2] ( I:0.87ns O:0.87ns ) (share mux size 7)   --->   "%max_val = load i9 %vec_local_addr_1" [kernel_Softmax.cpp:15]   --->   Operation 62 'load' 'max_val' <Predicate = true> <Delay = 0.87> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_5 : Operation 63 [1/1] (0.42ns)   --->   "%br_ln16 = br void %for.cond5.0" [kernel_Softmax.cpp:16]   --->   Operation 63 'br' 'br_ln16' <Predicate = true> <Delay = 0.42>

State 6 <SV = 4> <Delay = 2.62>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "%i_11 = phi i31 %add_ln16_1, void %for.body8.1, i31 1, void %for.end" [kernel_Softmax.cpp:16]   --->   Operation 64 'phi' 'i_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln15_11 = zext i31 %i_11" [kernel_Softmax.cpp:15]   --->   Operation 65 'zext' 'zext_ln15_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (0.67ns)   --->   "%icmp_ln16 = icmp_slt  i32 %zext_ln15_11, i32 %vec_size_read" [kernel_Softmax.cpp:16]   --->   Operation 66 'icmp' 'icmp_ln16' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i31 %i_11" [kernel_Softmax.cpp:15]   --->   Operation 67 'zext' 'zext_ln15' <Predicate = (icmp_ln16)> <Delay = 0.00>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%vec_local_addr_2 = getelementptr i32 %vec_local, i64 0, i64 %zext_ln15" [kernel_Softmax.cpp:20]   --->   Operation 68 'getelementptr' 'vec_local_addr_2' <Predicate = (icmp_ln16)> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (0.43ns) (share mux size 4)   --->   "%muxLogicRAMAddr_to_max_val_2 = muxlogic i9 %vec_local_addr_2"   --->   Operation 69 'muxlogic' 'muxLogicRAMAddr_to_max_val_2' <Predicate = (icmp_ln16)> <Delay = 0.43>
ST_6 : Operation 70 [2/2] (0.66ns) (share mux size 7)   --->   "%max_val_2 = load i9 %vec_local_addr_2" [kernel_Softmax.cpp:20]   --->   Operation 70 'load' 'max_val_2' <Predicate = (icmp_ln16)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_6 : Operation 71 [1/1] (0.85ns)   --->   "%add_ln16 = add i31 %i_11, i31 1" [kernel_Softmax.cpp:16]   --->   Operation 71 'add' 'add_ln16' <Predicate = (icmp_ln16)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln15_12 = zext i31 %add_ln16" [kernel_Softmax.cpp:15]   --->   Operation 72 'zext' 'zext_ln15_12' <Predicate = (icmp_ln16)> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln15_13 = zext i31 %add_ln16" [kernel_Softmax.cpp:15]   --->   Operation 73 'zext' 'zext_ln15_13' <Predicate = (icmp_ln16)> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (0.67ns)   --->   "%icmp_ln16_1 = icmp_slt  i32 %zext_ln15_13, i32 %vec_size_read" [kernel_Softmax.cpp:16]   --->   Operation 74 'icmp' 'icmp_ln16_1' <Predicate = (icmp_ln16)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%vec_local_addr_3 = getelementptr i32 %vec_local, i64 0, i64 %zext_ln15_12" [kernel_Softmax.cpp:20]   --->   Operation 75 'getelementptr' 'vec_local_addr_3' <Predicate = (icmp_ln16 & icmp_ln16_1)> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (0.43ns) (share mux size 4)   --->   "%muxLogicRAMAddr_to_max_val_4 = muxlogic i9 %vec_local_addr_3"   --->   Operation 76 'muxlogic' 'muxLogicRAMAddr_to_max_val_4' <Predicate = (icmp_ln16 & icmp_ln16_1)> <Delay = 0.43>
ST_6 : Operation 77 [2/2] (0.66ns) (share mux size 7)   --->   "%max_val_4 = load i9 %vec_local_addr_3" [kernel_Softmax.cpp:20]   --->   Operation 77 'load' 'max_val_4' <Predicate = (icmp_ln16 & icmp_ln16_1)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 7 <SV = 5> <Delay = 2.92>
ST_7 : Operation 78 [1/1] (0.00ns)   --->   "%max_val_1 = phi i32 %max_val_5, void %for.body8.1, i32 %max_val, void %for.end"   --->   Operation 78 'phi' 'max_val_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 79 [1/1] (0.42ns)   --->   "%br_ln16 = br i1 %icmp_ln16, void %compute, void %for.body8.0" [kernel_Softmax.cpp:16]   --->   Operation 79 'br' 'br_ln16' <Predicate = true> <Delay = 0.42>
ST_7 : Operation 80 [1/2] ( I:0.87ns O:0.87ns ) (share mux size 7)   --->   "%max_val_2 = load i9 %vec_local_addr_2" [kernel_Softmax.cpp:20]   --->   Operation 80 'load' 'max_val_2' <Predicate = (icmp_ln16)> <Delay = 0.87> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "%bitcast_ln20 = bitcast i32 %max_val_2" [kernel_Softmax.cpp:20]   --->   Operation 81 'bitcast' 'bitcast_ln20' <Predicate = (icmp_ln16)> <Delay = 0.00>
ST_7 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln20, i32 23, i32 30" [kernel_Softmax.cpp:20]   --->   Operation 82 'partselect' 'tmp_5' <Predicate = (icmp_ln16)> <Delay = 0.00>
ST_7 : Operation 83 [1/1] (0.00ns)   --->   "%trunc_ln20 = trunc i32 %bitcast_ln20" [kernel_Softmax.cpp:20]   --->   Operation 83 'trunc' 'trunc_ln20' <Predicate = (icmp_ln16)> <Delay = 0.00>
ST_7 : Operation 84 [1/1] (0.00ns)   --->   "%bitcast_ln20_1 = bitcast i32 %max_val_1" [kernel_Softmax.cpp:20]   --->   Operation 84 'bitcast' 'bitcast_ln20_1' <Predicate = (icmp_ln16)> <Delay = 0.00>
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln20_1, i32 23, i32 30" [kernel_Softmax.cpp:20]   --->   Operation 85 'partselect' 'tmp_6' <Predicate = (icmp_ln16)> <Delay = 0.00>
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "%trunc_ln20_1 = trunc i32 %bitcast_ln20_1" [kernel_Softmax.cpp:20]   --->   Operation 86 'trunc' 'trunc_ln20_1' <Predicate = (icmp_ln16)> <Delay = 0.00>
ST_7 : Operation 87 [1/1] (0.55ns)   --->   "%icmp_ln20 = icmp_ne  i8 %tmp_5, i8 255" [kernel_Softmax.cpp:20]   --->   Operation 87 'icmp' 'icmp_ln20' <Predicate = (icmp_ln16)> <Delay = 0.55> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 88 [1/1] (0.70ns)   --->   "%icmp_ln20_1 = icmp_eq  i23 %trunc_ln20, i23 0" [kernel_Softmax.cpp:20]   --->   Operation 88 'icmp' 'icmp_ln20_1' <Predicate = (icmp_ln16)> <Delay = 0.70> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node and_ln20_1)   --->   "%or_ln20 = or i1 %icmp_ln20_1, i1 %icmp_ln20" [kernel_Softmax.cpp:20]   --->   Operation 89 'or' 'or_ln20' <Predicate = (icmp_ln16)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 90 [1/1] (0.55ns)   --->   "%icmp_ln20_2 = icmp_ne  i8 %tmp_6, i8 255" [kernel_Softmax.cpp:20]   --->   Operation 90 'icmp' 'icmp_ln20_2' <Predicate = (icmp_ln16)> <Delay = 0.55> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 91 [1/1] (0.70ns)   --->   "%icmp_ln20_3 = icmp_eq  i23 %trunc_ln20_1, i23 0" [kernel_Softmax.cpp:20]   --->   Operation 91 'icmp' 'icmp_ln20_3' <Predicate = (icmp_ln16)> <Delay = 0.70> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node and_ln20_1)   --->   "%or_ln20_1 = or i1 %icmp_ln20_3, i1 %icmp_ln20_2" [kernel_Softmax.cpp:20]   --->   Operation 92 'or' 'or_ln20_1' <Predicate = (icmp_ln16)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 93 [1/1] (0.28ns) (share mux size 2)   --->   "%muxLogicI0_to_tmp_7 = muxlogic i32 %max_val_2"   --->   Operation 93 'muxlogic' 'muxLogicI0_to_tmp_7' <Predicate = (icmp_ln16)> <Delay = 0.28>
ST_7 : Operation 94 [1/1] (0.28ns) (share mux size 2)   --->   "%muxLogicI1_to_tmp_7 = muxlogic i32 %max_val_1"   --->   Operation 94 'muxlogic' 'muxLogicI1_to_tmp_7' <Predicate = (icmp_ln16)> <Delay = 0.28>
ST_7 : Operation 95 [1/1] (1.51ns) (share mux size 2)   --->   "%tmp_7 = fcmp_ogt  i32 %max_val_2, i32 %max_val_1" [kernel_Softmax.cpp:20]   --->   Operation 95 'fcmp' 'tmp_7' <Predicate = (icmp_ln16)> <Delay = 1.51> <CoreInst = "FCompare">   --->   Core 23 'FCompare' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node and_ln20_1)   --->   "%and_ln20 = and i1 %or_ln20_1, i1 %or_ln20" [kernel_Softmax.cpp:20]   --->   Operation 96 'and' 'and_ln20' <Predicate = (icmp_ln16)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 97 [1/1] (0.25ns) (out node of the LUT)   --->   "%and_ln20_1 = and i1 %and_ln20, i1 %tmp_7" [kernel_Softmax.cpp:20]   --->   Operation 97 'and' 'and_ln20_1' <Predicate = (icmp_ln16)> <Delay = 0.25> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 98 [1/1] (0.42ns)   --->   "%br_ln16 = br i1 %icmp_ln16_1, void %compute, void %for.body8.1" [kernel_Softmax.cpp:16]   --->   Operation 98 'br' 'br_ln16' <Predicate = (icmp_ln16)> <Delay = 0.42>
ST_7 : Operation 99 [1/2] ( I:0.87ns O:0.87ns ) (share mux size 7)   --->   "%max_val_4 = load i9 %vec_local_addr_3" [kernel_Softmax.cpp:20]   --->   Operation 99 'load' 'max_val_4' <Predicate = (icmp_ln16 & icmp_ln16_1)> <Delay = 0.87> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_7 : Operation 100 [1/1] (0.85ns)   --->   "%add_ln16_1 = add i31 %i_11, i31 2" [kernel_Softmax.cpp:16]   --->   Operation 100 'add' 'add_ln16_1' <Predicate = (icmp_ln16 & icmp_ln16_1)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 6> <Delay = 2.87>
ST_8 : Operation 101 [1/1] (0.00ns)   --->   "%specpipeline_ln17 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 0, i32 0, i32 1, void @empty_107" [kernel_Softmax.cpp:17]   --->   Operation 101 'specpipeline' 'specpipeline_ln17' <Predicate = (icmp_ln16)> <Delay = 0.00>
ST_8 : Operation 102 [1/1] (0.00ns)   --->   "%speclooptripcount_ln18 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 384, i64 192" [kernel_Softmax.cpp:18]   --->   Operation 102 'speclooptripcount' 'speclooptripcount_ln18' <Predicate = (icmp_ln16)> <Delay = 0.00>
ST_8 : Operation 103 [1/1] (0.00ns)   --->   "%specloopname_ln16 = specloopname void @_ssdm_op_SpecLoopName, void @empty_81" [kernel_Softmax.cpp:16]   --->   Operation 103 'specloopname' 'specloopname_ln16' <Predicate = (icmp_ln16)> <Delay = 0.00>
ST_8 : Operation 104 [1/1] (0.41ns)   --->   "%max_val_3 = select i1 %and_ln20_1, i32 %max_val_2, i32 %max_val_1" [kernel_Softmax.cpp:20]   --->   Operation 104 'select' 'max_val_3' <Predicate = (icmp_ln16)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 105 [1/1] (0.00ns)   --->   "%bitcast_ln20_2 = bitcast i32 %max_val_4" [kernel_Softmax.cpp:20]   --->   Operation 105 'bitcast' 'bitcast_ln20_2' <Predicate = (icmp_ln16 & icmp_ln16_1)> <Delay = 0.00>
ST_8 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln20_2, i32 23, i32 30" [kernel_Softmax.cpp:20]   --->   Operation 106 'partselect' 'tmp_8' <Predicate = (icmp_ln16 & icmp_ln16_1)> <Delay = 0.00>
ST_8 : Operation 107 [1/1] (0.00ns)   --->   "%trunc_ln20_2 = trunc i32 %bitcast_ln20_2" [kernel_Softmax.cpp:20]   --->   Operation 107 'trunc' 'trunc_ln20_2' <Predicate = (icmp_ln16 & icmp_ln16_1)> <Delay = 0.00>
ST_8 : Operation 108 [1/1] (0.00ns)   --->   "%bitcast_ln20_3 = bitcast i32 %max_val_3" [kernel_Softmax.cpp:20]   --->   Operation 108 'bitcast' 'bitcast_ln20_3' <Predicate = (icmp_ln16 & icmp_ln16_1)> <Delay = 0.00>
ST_8 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln20_3, i32 23, i32 30" [kernel_Softmax.cpp:20]   --->   Operation 109 'partselect' 'tmp_9' <Predicate = (icmp_ln16 & icmp_ln16_1)> <Delay = 0.00>
ST_8 : Operation 110 [1/1] (0.00ns)   --->   "%trunc_ln20_3 = trunc i32 %bitcast_ln20_3" [kernel_Softmax.cpp:20]   --->   Operation 110 'trunc' 'trunc_ln20_3' <Predicate = (icmp_ln16 & icmp_ln16_1)> <Delay = 0.00>
ST_8 : Operation 111 [1/1] (0.55ns)   --->   "%icmp_ln20_4 = icmp_ne  i8 %tmp_8, i8 255" [kernel_Softmax.cpp:20]   --->   Operation 111 'icmp' 'icmp_ln20_4' <Predicate = (icmp_ln16 & icmp_ln16_1)> <Delay = 0.55> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 112 [1/1] (0.70ns)   --->   "%icmp_ln20_5 = icmp_eq  i23 %trunc_ln20_2, i23 0" [kernel_Softmax.cpp:20]   --->   Operation 112 'icmp' 'icmp_ln20_5' <Predicate = (icmp_ln16 & icmp_ln16_1)> <Delay = 0.70> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node and_ln20_3)   --->   "%or_ln20_2 = or i1 %icmp_ln20_5, i1 %icmp_ln20_4" [kernel_Softmax.cpp:20]   --->   Operation 113 'or' 'or_ln20_2' <Predicate = (icmp_ln16 & icmp_ln16_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 114 [1/1] (0.55ns)   --->   "%icmp_ln20_6 = icmp_ne  i8 %tmp_9, i8 255" [kernel_Softmax.cpp:20]   --->   Operation 114 'icmp' 'icmp_ln20_6' <Predicate = (icmp_ln16 & icmp_ln16_1)> <Delay = 0.55> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 115 [1/1] (0.70ns)   --->   "%icmp_ln20_7 = icmp_eq  i23 %trunc_ln20_3, i23 0" [kernel_Softmax.cpp:20]   --->   Operation 115 'icmp' 'icmp_ln20_7' <Predicate = (icmp_ln16 & icmp_ln16_1)> <Delay = 0.70> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node and_ln20_3)   --->   "%or_ln20_3 = or i1 %icmp_ln20_7, i1 %icmp_ln20_6" [kernel_Softmax.cpp:20]   --->   Operation 116 'or' 'or_ln20_3' <Predicate = (icmp_ln16 & icmp_ln16_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 117 [1/1] (0.28ns) (share mux size 2)   --->   "%muxLogicI0_to_tmp_s = muxlogic i32 %max_val_4"   --->   Operation 117 'muxlogic' 'muxLogicI0_to_tmp_s' <Predicate = (icmp_ln16 & icmp_ln16_1)> <Delay = 0.28>
ST_8 : Operation 118 [1/1] (0.28ns) (share mux size 2)   --->   "%muxLogicI1_to_tmp_s = muxlogic i32 %max_val_3"   --->   Operation 118 'muxlogic' 'muxLogicI1_to_tmp_s' <Predicate = (icmp_ln16 & icmp_ln16_1)> <Delay = 0.28>
ST_8 : Operation 119 [1/1] (1.51ns) (share mux size 2)   --->   "%tmp_s = fcmp_ogt  i32 %max_val_4, i32 %max_val_3" [kernel_Softmax.cpp:20]   --->   Operation 119 'fcmp' 'tmp_s' <Predicate = (icmp_ln16 & icmp_ln16_1)> <Delay = 1.51> <CoreInst = "FCompare">   --->   Core 23 'FCompare' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node and_ln20_3)   --->   "%and_ln20_2 = and i1 %or_ln20_3, i1 %or_ln20_2" [kernel_Softmax.cpp:20]   --->   Operation 120 'and' 'and_ln20_2' <Predicate = (icmp_ln16 & icmp_ln16_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 121 [1/1] (0.25ns) (out node of the LUT)   --->   "%and_ln20_3 = and i1 %and_ln20_2, i1 %tmp_s" [kernel_Softmax.cpp:20]   --->   Operation 121 'and' 'and_ln20_3' <Predicate = (icmp_ln16 & icmp_ln16_1)> <Delay = 0.25> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 122 [1/1] (0.41ns)   --->   "%max_val_5 = select i1 %and_ln20_3, i32 %max_val_4, i32 %max_val_3" [kernel_Softmax.cpp:20]   --->   Operation 122 'select' 'max_val_5' <Predicate = (icmp_ln16 & icmp_ln16_1)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 123 [1/1] (0.00ns)   --->   "%br_ln16 = br void %for.cond5.0" [kernel_Softmax.cpp:16]   --->   Operation 123 'br' 'br_ln16' <Predicate = (icmp_ln16 & icmp_ln16_1)> <Delay = 0.00>

State 9 <SV = 7> <Delay = 0.42>
ST_9 : Operation 124 [1/1] (0.00ns)   --->   "%max_val_0_lcssa = phi i32 %max_val_1, void %for.cond5.0, i32 %max_val_3, void %for.body8.0"   --->   Operation 124 'phi' 'max_val_0_lcssa' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 125 [1/1] (0.42ns)   --->   "%br_ln26 = br void %for.cond18" [kernel_Softmax.cpp:26]   --->   Operation 125 'br' 'br_ln26' <Predicate = true> <Delay = 0.42>

State 10 <SV = 8> <Delay = 1.77>
ST_10 : Operation 126 [1/1] (0.00ns)   --->   "%i_12 = phi i31 %add_ln26, void %for.inc28, i31 0, void %compute" [kernel_Softmax.cpp:26]   --->   Operation 126 'phi' 'i_12' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 127 [1/1] (0.00ns)   --->   "%sum = phi i32 %sum_1, void %for.inc28, i32 0, void %compute"   --->   Operation 127 'phi' 'sum' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 128 [1/1] (0.85ns)   --->   "%add_ln26 = add i31 %i_12, i31 1" [kernel_Softmax.cpp:26]   --->   Operation 128 'add' 'add_ln26' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln26_1 = zext i31 %i_12" [kernel_Softmax.cpp:26]   --->   Operation 129 'zext' 'zext_ln26_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 130 [1/1] (0.67ns)   --->   "%icmp_ln26 = icmp_slt  i32 %zext_ln26_1, i32 %vec_size_read" [kernel_Softmax.cpp:26]   --->   Operation 130 'icmp' 'icmp_ln26' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 131 [1/1] (0.00ns)   --->   "%br_ln26 = br i1 %icmp_ln26, void %for.cond32.preheader, void %for.inc28" [kernel_Softmax.cpp:26]   --->   Operation 131 'br' 'br_ln26' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 132 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i31 %i_12" [kernel_Softmax.cpp:26]   --->   Operation 132 'zext' 'zext_ln26' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_10 : Operation 133 [1/1] (0.00ns)   --->   "%vec_local_addr_4 = getelementptr i32 %vec_local, i64 0, i64 %zext_ln26" [kernel_Softmax.cpp:30]   --->   Operation 133 'getelementptr' 'vec_local_addr_4' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_10 : Operation 134 [1/1] (0.43ns) (share mux size 4)   --->   "%muxLogicRAMAddr_to_vec_local_load = muxlogic i9 %vec_local_addr_4"   --->   Operation 134 'muxlogic' 'muxLogicRAMAddr_to_vec_local_load' <Predicate = (icmp_ln26)> <Delay = 0.43>
ST_10 : Operation 135 [2/2] (0.66ns) (share mux size 7)   --->   "%vec_local_load = load i9 %vec_local_addr_4" [kernel_Softmax.cpp:30]   --->   Operation 135 'load' 'vec_local_load' <Predicate = (icmp_ln26)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 11 <SV = 9> <Delay = 2.22>
ST_11 : Operation 136 [1/2] ( I:0.87ns O:0.87ns ) (share mux size 7)   --->   "%vec_local_load = load i9 %vec_local_addr_4" [kernel_Softmax.cpp:30]   --->   Operation 136 'load' 'vec_local_load' <Predicate = (icmp_ln26)> <Delay = 0.87> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_11 : Operation 137 [1/1] (1.35ns) (share mux size 70)   --->   "%muxLogicI0_to_sub = muxlogic i32 %vec_local_load"   --->   Operation 137 'muxlogic' 'muxLogicI0_to_sub' <Predicate = (icmp_ln26)> <Delay = 1.35>
ST_11 : Operation 138 [1/1] (1.35ns) (share mux size 70)   --->   "%muxLogicI1_to_sub = muxlogic i32 %max_val_0_lcssa"   --->   Operation 138 'muxlogic' 'muxLogicI1_to_sub' <Predicate = (icmp_ln26)> <Delay = 1.35>

State 12 <SV = 10> <Delay = 1.92>
ST_12 : Operation 139 [1/1] (1.92ns) (share mux size 70)   --->   "%sub = fsub i32 %vec_local_load, i32 %max_val_0_lcssa" [kernel_Softmax.cpp:30]   --->   Operation 139 'fsub' 'sub' <Predicate = (icmp_ln26)> <Delay = 1.92> <CoreInst = "FAddSub_primitivedsp">   --->   Core 13 'FAddSub_primitivedsp' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 11> <Delay = 1.82>
ST_13 : Operation 140 [1/1] (0.00ns)   --->   "%muxLogicI0_to_tmp = muxlogic i32 %sub"   --->   Operation 140 'muxlogic' 'muxLogicI0_to_tmp' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_13 : Operation 141 [9/9] (1.82ns)   --->   "%tmp = fexp i32 @llvm.exp.f32, i32 %sub" [kernel_Softmax.cpp:30]   --->   Operation 141 'fexp' 'tmp' <Predicate = (icmp_ln26)> <Delay = 1.82> <CoreInst = "FExp_meddsp">   --->   Core 26 'FExp_meddsp' <Latency = 8> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 14 <SV = 12> <Delay = 2.42>
ST_14 : Operation 142 [8/9] (2.42ns)   --->   "%tmp = fexp i32 @llvm.exp.f32, i32 %sub" [kernel_Softmax.cpp:30]   --->   Operation 142 'fexp' 'tmp' <Predicate = (icmp_ln26)> <Delay = 2.42> <CoreInst = "FExp_meddsp">   --->   Core 26 'FExp_meddsp' <Latency = 8> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 15 <SV = 13> <Delay = 2.42>
ST_15 : Operation 143 [7/9] (2.42ns)   --->   "%tmp = fexp i32 @llvm.exp.f32, i32 %sub" [kernel_Softmax.cpp:30]   --->   Operation 143 'fexp' 'tmp' <Predicate = (icmp_ln26)> <Delay = 2.42> <CoreInst = "FExp_meddsp">   --->   Core 26 'FExp_meddsp' <Latency = 8> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 16 <SV = 14> <Delay = 2.42>
ST_16 : Operation 144 [6/9] (2.42ns)   --->   "%tmp = fexp i32 @llvm.exp.f32, i32 %sub" [kernel_Softmax.cpp:30]   --->   Operation 144 'fexp' 'tmp' <Predicate = (icmp_ln26)> <Delay = 2.42> <CoreInst = "FExp_meddsp">   --->   Core 26 'FExp_meddsp' <Latency = 8> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 17 <SV = 15> <Delay = 2.42>
ST_17 : Operation 145 [5/9] (2.42ns)   --->   "%tmp = fexp i32 @llvm.exp.f32, i32 %sub" [kernel_Softmax.cpp:30]   --->   Operation 145 'fexp' 'tmp' <Predicate = (icmp_ln26)> <Delay = 2.42> <CoreInst = "FExp_meddsp">   --->   Core 26 'FExp_meddsp' <Latency = 8> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 18 <SV = 16> <Delay = 2.42>
ST_18 : Operation 146 [4/9] (2.42ns)   --->   "%tmp = fexp i32 @llvm.exp.f32, i32 %sub" [kernel_Softmax.cpp:30]   --->   Operation 146 'fexp' 'tmp' <Predicate = (icmp_ln26)> <Delay = 2.42> <CoreInst = "FExp_meddsp">   --->   Core 26 'FExp_meddsp' <Latency = 8> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 19 <SV = 17> <Delay = 2.42>
ST_19 : Operation 147 [3/9] (2.42ns)   --->   "%tmp = fexp i32 @llvm.exp.f32, i32 %sub" [kernel_Softmax.cpp:30]   --->   Operation 147 'fexp' 'tmp' <Predicate = (icmp_ln26)> <Delay = 2.42> <CoreInst = "FExp_meddsp">   --->   Core 26 'FExp_meddsp' <Latency = 8> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 20 <SV = 18> <Delay = 2.42>
ST_20 : Operation 148 [2/9] (2.42ns)   --->   "%tmp = fexp i32 @llvm.exp.f32, i32 %sub" [kernel_Softmax.cpp:30]   --->   Operation 148 'fexp' 'tmp' <Predicate = (icmp_ln26)> <Delay = 2.42> <CoreInst = "FExp_meddsp">   --->   Core 26 'FExp_meddsp' <Latency = 8> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 21 <SV = 19> <Delay = 1.44>
ST_21 : Operation 149 [1/9] (0.09ns)   --->   "%tmp = fexp i32 @llvm.exp.f32, i32 %sub" [kernel_Softmax.cpp:30]   --->   Operation 149 'fexp' 'tmp' <Predicate = (icmp_ln26)> <Delay = 0.09> <CoreInst = "FExp_meddsp">   --->   Core 26 'FExp_meddsp' <Latency = 8> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_21 : Operation 150 [1/1] (0.43ns) (share mux size 4)   --->   "%muxLogicRAMData_to_store_ln30 = muxlogic i32 %tmp"   --->   Operation 150 'muxlogic' 'muxLogicRAMData_to_store_ln30' <Predicate = (icmp_ln26)> <Delay = 0.43>
ST_21 : Operation 151 [1/1] (0.43ns) (share mux size 4)   --->   "%muxLogicRAMAddr_to_store_ln30 = muxlogic i9 %vec_local_addr_4"   --->   Operation 151 'muxlogic' 'muxLogicRAMAddr_to_store_ln30' <Predicate = (icmp_ln26)> <Delay = 0.43>
ST_21 : Operation 152 [1/1] ( I:0.66ns O:0.66ns ) (share mux size 7)   --->   "%store_ln30 = store i32 %tmp, i9 %vec_local_addr_4" [kernel_Softmax.cpp:30]   --->   Operation 152 'store' 'store_ln30' <Predicate = (icmp_ln26)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_21 : Operation 153 [1/1] (1.35ns) (share mux size 70)   --->   "%muxLogicI0_to_sum_1 = muxlogic i32 %sum"   --->   Operation 153 'muxlogic' 'muxLogicI0_to_sum_1' <Predicate = (icmp_ln26)> <Delay = 1.35>
ST_21 : Operation 154 [1/1] (1.35ns) (share mux size 70)   --->   "%muxLogicI1_to_sum_1 = muxlogic i32 %tmp"   --->   Operation 154 'muxlogic' 'muxLogicI1_to_sum_1' <Predicate = (icmp_ln26)> <Delay = 1.35>

State 22 <SV = 20> <Delay = 3.69>
ST_22 : Operation 155 [1/1] (0.00ns)   --->   "%specpipeline_ln27 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 1, void @empty_107" [kernel_Softmax.cpp:27]   --->   Operation 155 'specpipeline' 'specpipeline_ln27' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_22 : Operation 156 [1/1] (0.00ns)   --->   "%speclooptripcount_ln28 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 768, i64 384" [kernel_Softmax.cpp:28]   --->   Operation 156 'speclooptripcount' 'speclooptripcount_ln28' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_22 : Operation 157 [1/1] (0.00ns)   --->   "%specloopname_ln26 = specloopname void @_ssdm_op_SpecLoopName, void @empty_80" [kernel_Softmax.cpp:26]   --->   Operation 157 'specloopname' 'specloopname_ln26' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_22 : Operation 158 [1/1] (1.92ns) (share mux size 70)   --->   "%sum_1 = fadd i32 %sum, i32 %tmp" [kernel_Softmax.cpp:31]   --->   Operation 158 'fadd' 'sum_1' <Predicate = (icmp_ln26)> <Delay = 1.92> <CoreInst = "FAddSub_primitivedsp">   --->   Core 13 'FAddSub_primitivedsp' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 159 [1/1] (0.00ns)   --->   "%br_ln26 = br void %for.cond18" [kernel_Softmax.cpp:26]   --->   Operation 159 'br' 'br_ln26' <Predicate = (icmp_ln26)> <Delay = 0.00>

State 23 <SV = 9> <Delay = 0.42>
ST_23 : Operation 160 [1/1] (0.42ns)   --->   "%br_ln34 = br void %for.cond32" [kernel_Softmax.cpp:34]   --->   Operation 160 'br' 'br_ln34' <Predicate = true> <Delay = 0.42>

State 24 <SV = 10> <Delay = 1.77>
ST_24 : Operation 161 [1/1] (0.00ns)   --->   "%i_13 = phi i31 %add_ln34, void %for.inc40, i31 0, void %for.cond32.preheader" [kernel_Softmax.cpp:34]   --->   Operation 161 'phi' 'i_13' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 162 [1/1] (0.85ns)   --->   "%add_ln34 = add i31 %i_13, i31 1" [kernel_Softmax.cpp:34]   --->   Operation 162 'add' 'add_ln34' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 163 [1/1] (0.00ns)   --->   "%zext_ln34_1 = zext i31 %i_13" [kernel_Softmax.cpp:34]   --->   Operation 163 'zext' 'zext_ln34_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 164 [1/1] (0.67ns)   --->   "%icmp_ln34 = icmp_slt  i32 %zext_ln34_1, i32 %vec_size_read" [kernel_Softmax.cpp:34]   --->   Operation 164 'icmp' 'icmp_ln34' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 165 [1/1] (0.00ns)   --->   "%br_ln34 = br i1 %icmp_ln34, void %for.end42, void %for.inc40" [kernel_Softmax.cpp:34]   --->   Operation 165 'br' 'br_ln34' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 166 [1/1] (0.00ns)   --->   "%zext_ln34 = zext i31 %i_13" [kernel_Softmax.cpp:34]   --->   Operation 166 'zext' 'zext_ln34' <Predicate = (icmp_ln34)> <Delay = 0.00>
ST_24 : Operation 167 [1/1] (0.00ns)   --->   "%vec_local_addr_5 = getelementptr i32 %vec_local, i64 0, i64 %zext_ln34" [kernel_Softmax.cpp:38]   --->   Operation 167 'getelementptr' 'vec_local_addr_5' <Predicate = (icmp_ln34)> <Delay = 0.00>
ST_24 : Operation 168 [1/1] (0.43ns) (share mux size 4)   --->   "%muxLogicRAMAddr_to_vec_local_load_1 = muxlogic i9 %vec_local_addr_5"   --->   Operation 168 'muxlogic' 'muxLogicRAMAddr_to_vec_local_load_1' <Predicate = (icmp_ln34)> <Delay = 0.43>
ST_24 : Operation 169 [2/2] (0.66ns) (share mux size 7)   --->   "%vec_local_load_1 = load i9 %vec_local_addr_5" [kernel_Softmax.cpp:38]   --->   Operation 169 'load' 'vec_local_load_1' <Predicate = (icmp_ln34)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 25 <SV = 11> <Delay = 0.87>
ST_25 : Operation 170 [1/2] ( I:0.87ns O:0.87ns ) (share mux size 7)   --->   "%vec_local_load_1 = load i9 %vec_local_addr_5" [kernel_Softmax.cpp:38]   --->   Operation 170 'load' 'vec_local_load_1' <Predicate = (icmp_ln34)> <Delay = 0.87> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 26 <SV = 12> <Delay = 2.58>
ST_26 : Operation 171 [1/1] (0.00ns)   --->   "%muxLogicI0_to_div = muxlogic i32 %vec_local_load_1"   --->   Operation 171 'muxlogic' 'muxLogicI0_to_div' <Predicate = (icmp_ln34)> <Delay = 0.00>
ST_26 : Operation 172 [1/1] (0.00ns)   --->   "%muxLogicI1_to_div = muxlogic i32 %sum"   --->   Operation 172 'muxlogic' 'muxLogicI1_to_div' <Predicate = (icmp_ln34)> <Delay = 0.00>
ST_26 : Operation 173 [11/11] (2.58ns)   --->   "%div = fdiv i32 %vec_local_load_1, i32 %sum" [kernel_Softmax.cpp:38]   --->   Operation 173 'fdiv' 'div' <Predicate = (icmp_ln34)> <Delay = 2.58> <CoreInst = "FDiv">   --->   Core 24 'FDiv' <Latency = 10> <II = 1> <Delay = 2.79> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 13> <Delay = 2.79>
ST_27 : Operation 174 [10/11] (2.79ns)   --->   "%div = fdiv i32 %vec_local_load_1, i32 %sum" [kernel_Softmax.cpp:38]   --->   Operation 174 'fdiv' 'div' <Predicate = (icmp_ln34)> <Delay = 2.79> <CoreInst = "FDiv">   --->   Core 24 'FDiv' <Latency = 10> <II = 1> <Delay = 2.79> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 14> <Delay = 2.79>
ST_28 : Operation 175 [9/11] (2.79ns)   --->   "%div = fdiv i32 %vec_local_load_1, i32 %sum" [kernel_Softmax.cpp:38]   --->   Operation 175 'fdiv' 'div' <Predicate = (icmp_ln34)> <Delay = 2.79> <CoreInst = "FDiv">   --->   Core 24 'FDiv' <Latency = 10> <II = 1> <Delay = 2.79> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 15> <Delay = 2.79>
ST_29 : Operation 176 [8/11] (2.79ns)   --->   "%div = fdiv i32 %vec_local_load_1, i32 %sum" [kernel_Softmax.cpp:38]   --->   Operation 176 'fdiv' 'div' <Predicate = (icmp_ln34)> <Delay = 2.79> <CoreInst = "FDiv">   --->   Core 24 'FDiv' <Latency = 10> <II = 1> <Delay = 2.79> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 16> <Delay = 2.79>
ST_30 : Operation 177 [7/11] (2.79ns)   --->   "%div = fdiv i32 %vec_local_load_1, i32 %sum" [kernel_Softmax.cpp:38]   --->   Operation 177 'fdiv' 'div' <Predicate = (icmp_ln34)> <Delay = 2.79> <CoreInst = "FDiv">   --->   Core 24 'FDiv' <Latency = 10> <II = 1> <Delay = 2.79> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 17> <Delay = 2.79>
ST_31 : Operation 178 [6/11] (2.79ns)   --->   "%div = fdiv i32 %vec_local_load_1, i32 %sum" [kernel_Softmax.cpp:38]   --->   Operation 178 'fdiv' 'div' <Predicate = (icmp_ln34)> <Delay = 2.79> <CoreInst = "FDiv">   --->   Core 24 'FDiv' <Latency = 10> <II = 1> <Delay = 2.79> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 18> <Delay = 2.79>
ST_32 : Operation 179 [5/11] (2.79ns)   --->   "%div = fdiv i32 %vec_local_load_1, i32 %sum" [kernel_Softmax.cpp:38]   --->   Operation 179 'fdiv' 'div' <Predicate = (icmp_ln34)> <Delay = 2.79> <CoreInst = "FDiv">   --->   Core 24 'FDiv' <Latency = 10> <II = 1> <Delay = 2.79> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 19> <Delay = 2.79>
ST_33 : Operation 180 [4/11] (2.79ns)   --->   "%div = fdiv i32 %vec_local_load_1, i32 %sum" [kernel_Softmax.cpp:38]   --->   Operation 180 'fdiv' 'div' <Predicate = (icmp_ln34)> <Delay = 2.79> <CoreInst = "FDiv">   --->   Core 24 'FDiv' <Latency = 10> <II = 1> <Delay = 2.79> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 20> <Delay = 2.79>
ST_34 : Operation 181 [3/11] (2.79ns)   --->   "%div = fdiv i32 %vec_local_load_1, i32 %sum" [kernel_Softmax.cpp:38]   --->   Operation 181 'fdiv' 'div' <Predicate = (icmp_ln34)> <Delay = 2.79> <CoreInst = "FDiv">   --->   Core 24 'FDiv' <Latency = 10> <II = 1> <Delay = 2.79> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 21> <Delay = 2.79>
ST_35 : Operation 182 [2/11] (2.79ns)   --->   "%div = fdiv i32 %vec_local_load_1, i32 %sum" [kernel_Softmax.cpp:38]   --->   Operation 182 'fdiv' 'div' <Predicate = (icmp_ln34)> <Delay = 2.79> <CoreInst = "FDiv">   --->   Core 24 'FDiv' <Latency = 10> <II = 1> <Delay = 2.79> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 22> <Delay = 1.19>
ST_36 : Operation 183 [1/1] (0.00ns)   --->   "%specpipeline_ln35 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 1, void @empty_107" [kernel_Softmax.cpp:35]   --->   Operation 183 'specpipeline' 'specpipeline_ln35' <Predicate = (icmp_ln34)> <Delay = 0.00>
ST_36 : Operation 184 [1/1] (0.00ns)   --->   "%speclooptripcount_ln36 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 768, i64 384" [kernel_Softmax.cpp:36]   --->   Operation 184 'speclooptripcount' 'speclooptripcount_ln36' <Predicate = (icmp_ln34)> <Delay = 0.00>
ST_36 : Operation 185 [1/1] (0.00ns)   --->   "%specloopname_ln34 = specloopname void @_ssdm_op_SpecLoopName, void @empty_79" [kernel_Softmax.cpp:34]   --->   Operation 185 'specloopname' 'specloopname_ln34' <Predicate = (icmp_ln34)> <Delay = 0.00>
ST_36 : Operation 186 [1/11] (0.09ns)   --->   "%div = fdiv i32 %vec_local_load_1, i32 %sum" [kernel_Softmax.cpp:38]   --->   Operation 186 'fdiv' 'div' <Predicate = (icmp_ln34)> <Delay = 0.09> <CoreInst = "FDiv">   --->   Core 24 'FDiv' <Latency = 10> <II = 1> <Delay = 2.79> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 187 [1/1] (0.00ns)   --->   "%i_vec_addr_1 = getelementptr i32 %i_vec, i64 0, i64 %zext_ln34" [kernel_Softmax.cpp:38]   --->   Operation 187 'getelementptr' 'i_vec_addr_1' <Predicate = (icmp_ln34)> <Delay = 0.00>
ST_36 : Operation 188 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMData_to_store_ln38 = muxlogic i32 %div"   --->   Operation 188 'muxlogic' 'muxLogicRAMData_to_store_ln38' <Predicate = (icmp_ln34)> <Delay = 0.43>
ST_36 : Operation 189 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMAddr_to_store_ln38 = muxlogic i9 %i_vec_addr_1"   --->   Operation 189 'muxlogic' 'muxLogicRAMAddr_to_store_ln38' <Predicate = (icmp_ln34)> <Delay = 0.43>
ST_36 : Operation 190 [1/1] ( I:0.66ns O:0.66ns ) (share mux size 5)   --->   "%store_ln38 = store i32 %div, i9 %i_vec_addr_1" [kernel_Softmax.cpp:38]   --->   Operation 190 'store' 'store_ln38' <Predicate = (icmp_ln34)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_36 : Operation 191 [1/1] (0.00ns)   --->   "%br_ln34 = br void %for.cond32" [kernel_Softmax.cpp:34]   --->   Operation 191 'br' 'br_ln34' <Predicate = (icmp_ln34)> <Delay = 0.00>

State 37 <SV = 11> <Delay = 0.00>
ST_37 : Operation 192 [1/1] (0.00ns)   --->   "%ret_ln40 = ret" [kernel_Softmax.cpp:40]   --->   Operation 192 'ret' 'ret_ln40' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4.000ns, clock uncertainty: 1.080ns.

 <State 1>: 0.421ns
The critical path consists of the following:
	multiplexor before 'phi' operation 31 bit ('i', kernel_Softmax.cpp:9) with incoming values : ('add_ln9', kernel_Softmax.cpp:9) [7]  (0.421 ns)

 <State 2>: 1.775ns
The critical path consists of the following:
	'phi' operation 31 bit ('i', kernel_Softmax.cpp:9) with incoming values : ('add_ln9', kernel_Softmax.cpp:9) [7]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln9', kernel_Softmax.cpp:9) [10]  (0.671 ns)
	'muxlogic' operation 32 bit ('muxLogicRAMAddr_to_i_vec_load') [18]  (0.437 ns)
	'load' operation 32 bit ('i_vec_load', kernel_Softmax.cpp:12) on array 'i_vec' [19]  (0.667 ns)

 <State 3>: 1.974ns
The critical path consists of the following:
	'load' operation 32 bit ('i_vec_load', kernel_Softmax.cpp:12) on array 'i_vec' [19]  (0.870 ns)
	'muxlogic' operation 0 bit ('muxLogicRAMData_to_store_ln12') [21]  (0.437 ns)
	'store' operation 0 bit ('store_ln12', kernel_Softmax.cpp:12) of variable 'i_vec_load', kernel_Softmax.cpp:12 on array 'vec_local', kernel_Softmax.cpp:6 [23]  (0.667 ns)

 <State 4>: 1.104ns
The critical path consists of the following:
	'getelementptr' operation 9 bit ('vec_local_addr_1', kernel_Softmax.cpp:15) [26]  (0.000 ns)
	'muxlogic' operation 32 bit ('muxLogicRAMAddr_to_max_val') [27]  (0.437 ns)
	'load' operation 32 bit ('max_val', kernel_Softmax.cpp:15) on array 'vec_local', kernel_Softmax.cpp:6 [28]  (0.667 ns)

 <State 5>: 0.870ns
The critical path consists of the following:
	'load' operation 32 bit ('max_val', kernel_Softmax.cpp:15) on array 'vec_local', kernel_Softmax.cpp:6 [28]  (0.870 ns)

 <State 6>: 2.626ns
The critical path consists of the following:
	'phi' operation 31 bit ('i', kernel_Softmax.cpp:16) with incoming values : ('add_ln16_1', kernel_Softmax.cpp:16) [31]  (0.000 ns)
	'add' operation 31 bit ('add_ln16', kernel_Softmax.cpp:16) [62]  (0.851 ns)
	'icmp' operation 1 bit ('icmp_ln16_1', kernel_Softmax.cpp:16) [65]  (0.671 ns)
	'muxlogic' operation 32 bit ('muxLogicRAMAddr_to_max_val_4') [69]  (0.437 ns)
	'load' operation 32 bit ('max_val', kernel_Softmax.cpp:20) on array 'vec_local', kernel_Softmax.cpp:6 [70]  (0.667 ns)

 <State 7>: 2.920ns
The critical path consists of the following:
	'load' operation 32 bit ('max_val', kernel_Softmax.cpp:20) on array 'vec_local', kernel_Softmax.cpp:6 [43]  (0.870 ns)
	'muxlogic' operation 1 bit ('muxLogicI0_to_tmp_7') [56]  (0.284 ns)
	'fcmp' operation 1 bit ('tmp_7', kernel_Softmax.cpp:20) [58]  (1.511 ns)
	'and' operation 1 bit ('and_ln20_1', kernel_Softmax.cpp:20) [60]  (0.255 ns)

 <State 8>: 2.876ns
The critical path consists of the following:
	'select' operation 32 bit ('max_val', kernel_Softmax.cpp:20) [61]  (0.413 ns)
	'muxlogic' operation 1 bit ('muxLogicI1_to_tmp_s') [84]  (0.284 ns)
	'fcmp' operation 1 bit ('tmp_s', kernel_Softmax.cpp:20) [85]  (1.511 ns)
	'and' operation 1 bit ('and_ln20_3', kernel_Softmax.cpp:20) [87]  (0.255 ns)
	'select' operation 32 bit ('max_val', kernel_Softmax.cpp:20) [88]  (0.413 ns)

 <State 9>: 0.421ns
The critical path consists of the following:
	multiplexor before 'phi' operation 31 bit ('i', kernel_Softmax.cpp:26) with incoming values : ('add_ln26', kernel_Softmax.cpp:26) [95]  (0.421 ns)

 <State 10>: 1.775ns
The critical path consists of the following:
	'phi' operation 31 bit ('i', kernel_Softmax.cpp:26) with incoming values : ('add_ln26', kernel_Softmax.cpp:26) [95]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln26', kernel_Softmax.cpp:26) [99]  (0.671 ns)
	'muxlogic' operation 32 bit ('muxLogicRAMAddr_to_vec_local_load') [107]  (0.437 ns)
	'load' operation 32 bit ('vec_local_load', kernel_Softmax.cpp:30) on array 'vec_local', kernel_Softmax.cpp:6 [108]  (0.667 ns)

 <State 11>: 2.220ns
The critical path consists of the following:
	'load' operation 32 bit ('vec_local_load', kernel_Softmax.cpp:30) on array 'vec_local', kernel_Softmax.cpp:6 [108]  (0.870 ns)
	'muxlogic' operation 32 bit ('muxLogicI0_to_sub') [109]  (1.350 ns)

 <State 12>: 1.925ns
The critical path consists of the following:
	'fsub' operation 32 bit ('sub', kernel_Softmax.cpp:30) [111]  (1.925 ns)

 <State 13>: 1.828ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicI0_to_tmp') [112]  (0.000 ns)
	'fexp' operation 32 bit ('tmp', kernel_Softmax.cpp:30) [113]  (1.828 ns)

 <State 14>: 2.425ns
The critical path consists of the following:
	'fexp' operation 32 bit ('tmp', kernel_Softmax.cpp:30) [113]  (2.425 ns)

 <State 15>: 2.425ns
The critical path consists of the following:
	'fexp' operation 32 bit ('tmp', kernel_Softmax.cpp:30) [113]  (2.425 ns)

 <State 16>: 2.425ns
The critical path consists of the following:
	'fexp' operation 32 bit ('tmp', kernel_Softmax.cpp:30) [113]  (2.425 ns)

 <State 17>: 2.425ns
The critical path consists of the following:
	'fexp' operation 32 bit ('tmp', kernel_Softmax.cpp:30) [113]  (2.425 ns)

 <State 18>: 2.425ns
The critical path consists of the following:
	'fexp' operation 32 bit ('tmp', kernel_Softmax.cpp:30) [113]  (2.425 ns)

 <State 19>: 2.425ns
The critical path consists of the following:
	'fexp' operation 32 bit ('tmp', kernel_Softmax.cpp:30) [113]  (2.425 ns)

 <State 20>: 2.425ns
The critical path consists of the following:
	'fexp' operation 32 bit ('tmp', kernel_Softmax.cpp:30) [113]  (2.425 ns)

 <State 21>: 1.442ns
The critical path consists of the following:
	'fexp' operation 32 bit ('tmp', kernel_Softmax.cpp:30) [113]  (0.092 ns)
	'muxlogic' operation 32 bit ('muxLogicI1_to_sum_1') [118]  (1.350 ns)

 <State 22>: 3.696ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', kernel_Softmax.cpp:31) [119]  (1.925 ns)
	multiplexor before 'phi' operation 32 bit ('sum') with incoming values : ('sum', kernel_Softmax.cpp:31) [96]  (0.421 ns)
	'phi' operation 32 bit ('sum') with incoming values : ('sum', kernel_Softmax.cpp:31) [96]  (0.000 ns)
	'muxlogic' operation 32 bit ('muxLogicI0_to_sum_1') [117]  (1.350 ns)

 <State 23>: 0.421ns
The critical path consists of the following:
	multiplexor before 'phi' operation 31 bit ('i', kernel_Softmax.cpp:34) with incoming values : ('add_ln34', kernel_Softmax.cpp:34) [124]  (0.421 ns)

 <State 24>: 1.775ns
The critical path consists of the following:
	'phi' operation 31 bit ('i', kernel_Softmax.cpp:34) with incoming values : ('add_ln34', kernel_Softmax.cpp:34) [124]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln34', kernel_Softmax.cpp:34) [127]  (0.671 ns)
	'muxlogic' operation 32 bit ('muxLogicRAMAddr_to_vec_local_load_1') [135]  (0.437 ns)
	'load' operation 32 bit ('vec_local_load_1', kernel_Softmax.cpp:38) on array 'vec_local', kernel_Softmax.cpp:6 [136]  (0.667 ns)

 <State 25>: 0.870ns
The critical path consists of the following:
	'load' operation 32 bit ('vec_local_load_1', kernel_Softmax.cpp:38) on array 'vec_local', kernel_Softmax.cpp:6 [136]  (0.870 ns)

 <State 26>: 2.586ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicI0_to_div') [137]  (0.000 ns)
	'fdiv' operation 32 bit ('div', kernel_Softmax.cpp:38) [139]  (2.586 ns)

 <State 27>: 2.799ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('div', kernel_Softmax.cpp:38) [139]  (2.799 ns)

 <State 28>: 2.799ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('div', kernel_Softmax.cpp:38) [139]  (2.799 ns)

 <State 29>: 2.799ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('div', kernel_Softmax.cpp:38) [139]  (2.799 ns)

 <State 30>: 2.799ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('div', kernel_Softmax.cpp:38) [139]  (2.799 ns)

 <State 31>: 2.799ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('div', kernel_Softmax.cpp:38) [139]  (2.799 ns)

 <State 32>: 2.799ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('div', kernel_Softmax.cpp:38) [139]  (2.799 ns)

 <State 33>: 2.799ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('div', kernel_Softmax.cpp:38) [139]  (2.799 ns)

 <State 34>: 2.799ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('div', kernel_Softmax.cpp:38) [139]  (2.799 ns)

 <State 35>: 2.799ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('div', kernel_Softmax.cpp:38) [139]  (2.799 ns)

 <State 36>: 1.195ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('div', kernel_Softmax.cpp:38) [139]  (0.091 ns)
	'muxlogic' operation 0 bit ('muxLogicRAMData_to_store_ln38') [141]  (0.437 ns)
	'store' operation 0 bit ('store_ln38', kernel_Softmax.cpp:38) of variable 'div', kernel_Softmax.cpp:38 on array 'i_vec' [143]  (0.667 ns)

 <State 37>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
