do compile.do
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 23:28:33 on Aug 21,2017
# vcom -reportprogress 300 ..b.a.log.vhd 
# ** Error: (vcom-7) Failed to open design unit file "..b.a.log.vhd" in read mode.
# 
# No such file or directory. (errno = ENOENT)
# End time: 23:28:33 on Aug 21,2017, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/Modeltech_pe_edu_10.4a/win32pe_edu/vcom failed.
# Error in macro ./compile.do line 1
# C:/Modeltech_pe_edu_10.4a/win32pe_edu/vcom failed.
#     while executing
# "vcom .\a.b.a.log.vhd"
do compile.do
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 23:28:43 on Aug 21,2017
# vcom -reportprogress 300 ..b.a.log.vhd 
# ** Error: (vcom-7) Failed to open design unit file "..b.a.log.vhd" in read mode.
# 
# No such file or directory. (errno = ENOENT)
# End time: 23:28:43 on Aug 21,2017, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/Modeltech_pe_edu_10.4a/win32pe_edu/vcom failed.
# Error in macro ./compile.do line 1
# C:/Modeltech_pe_edu_10.4a/win32pe_edu/vcom failed.
#     while executing
# "vcom .\a.b.a.log.vhd"
do compile.do
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 23:32:59 on Aug 21,2017
# vcom -reportprogress 300 ..b.a.log.vhd 
# ** Error: (vcom-7) Failed to open design unit file "..b.a.log.vhd" in read mode.
# 
# No such file or directory. (errno = ENOENT)
# End time: 23:32:59 on Aug 21,2017, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/Modeltech_pe_edu_10.4a/win32pe_edu/vcom failed.
# Error in macro ./compile.do line 1
# C:/Modeltech_pe_edu_10.4a/win32pe_edu/vcom failed.
#     while executing
# "vcom .\a.b.a.log.vhd"
do compile.do
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 23:33:07 on Aug 21,2017
# vcom -reportprogress 300 ..b.a.log.vhd 
# ** Error: (vcom-7) Failed to open design unit file "..b.a.log.vhd" in read mode.
# 
# No such file or directory. (errno = ENOENT)
# End time: 23:33:07 on Aug 21,2017, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/Modeltech_pe_edu_10.4a/win32pe_edu/vcom failed.
# Error in macro ./compile.do line 1
# C:/Modeltech_pe_edu_10.4a/win32pe_edu/vcom failed.
#     while executing
# "vcom .\a.b.a.log.vhd"
pwd
# C:/Users/miche/work/project_simulations
do compile.do
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 23:33:39 on Aug 21,2017
# vcom -reportprogress 300 ..b.a.log.vhd 
# ** Error: (vcom-7) Failed to open design unit file "..b.a.log.vhd" in read mode.
# 
# No such file or directory. (errno = ENOENT)
# End time: 23:33:39 on Aug 21,2017, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/Modeltech_pe_edu_10.4a/win32pe_edu/vcom failed.
# Error in macro ./compile.do line 1
# C:/Modeltech_pe_edu_10.4a/win32pe_edu/vcom failed.
#     while executing
# "vcom .\a.b.a.log.vhd"
do compile.do
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 23:34:23 on Aug 21,2017
# vcom -reportprogress 300 ..b.a.log.vhd 
# ** Error: (vcom-7) Failed to open design unit file "..b.a.log.vhd" in read mode.
# 
# No such file or directory. (errno = ENOENT)
# End time: 23:34:23 on Aug 21,2017, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/Modeltech_pe_edu_10.4a/win32pe_edu/vcom failed.
# Error in macro ./compile.do line 1
# C:/Modeltech_pe_edu_10.4a/win32pe_edu/vcom failed.
#     while executing
# "vcom .\a.b.a.log.vhd"
vcom a.b.a.log.vhd
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 23:35:11 on Aug 21,2017
# vcom -reportprogress 300 a.b.a.log.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package log
# -- Compiling package body log
# -- Loading package log
# End time: 23:35:11 on Aug 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom 000-globals.vhd
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 23:35:37 on Aug 21,2017
# vcom -reportprogress 300 000-globals.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package log
# -- Compiling package myTypes
# -- Compiling package constants
# End time: 23:35:38 on Aug 21,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom *.vhd
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 23:35:45 on Aug 21,2017
# vcom -reportprogress 300 000-globals.vhd TB_DLX.vhd a.DLX.vhd a.a-CU_HW.vhd a.b.Datapath.vhd a.b.a.log.vhd a.b.b.registerfile.vhd a.b.c.a.iv.vhd a.b.c.b.nd2.vhd a.b.c.mux21.vhd a.b.d.DRAM.vhd a.b.e.ALU.vhd a.b.e.a.shifter.vhd a.b.e.b.P4ADD.vhd a.b.e.b.a.carry_select_block.vhd a.b.e.b.b.G_gen.vhd a.b.e.b.c.mux21.vhd a.b.e.b.d.PG.vhd a.b.e.b.e.PG_0.vhd a.b.e.b.f.PG_gen.vhd a.b.e.b.g.rca_gen_s.vhd a.b.e.b.h.sparse_tree.vhd a.b.e.b.i.sum_generator.vhd a.b.e.b.j.types.vhd a.b.e.c.a.NAND3.vhd a.b.e.c.b.NAND4.vhd a.b.e.c.general_logic_block.vhd a.b.e.d.a.AND2.vhd a.b.e.d.b.fa.vhd a.b.e.d.c.INV.vhd a.b.e.d.comparator.vhd a.b.e.d.d.NORGEN.vhd a.b.e.d.e.OR2.vhd a.b.e.f.ALU_MUX.vhd a.c.IRAM.vhd fd.vhd latch.vhd register.vhd register_beh_gen.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package log
# -- Compiling package myTypes
# -- Compiling package constants
# -- Compiling entity tb_dlx
# -- Compiling architecture TEST of tb_dlx
# -- Compiling configuration CFG_TB
# -- Loading entity tb_dlx
# -- Loading architecture TEST of tb_dlx
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package myTypes
# -- Loading package constants
# -- Compiling entity DLX
# -- Compiling architecture structural of DLX
# -- Compiling entity dlx_cu
# -- Compiling architecture dlx_cu_hw of dlx_cu
# -- Compiling entity datapath
# -- Compiling architecture structure of datapath
# -- Compiling package log
# -- Compiling package body log
# -- Loading package log
# -- Loading package NUMERIC_STD
# -- Loading package log
# -- Compiling entity register_file
# -- Compiling architecture behavioral_basic of register_file
# -- Compiling configuration CFG_RF_BEH
# -- Loading entity register_file
# -- Loading architecture behavioral_basic of register_file
# -- Compiling entity IV
# -- Compiling architecture BEHAVIORAL of IV
# -- Compiling entity ND2
# -- Compiling architecture ARCH2 of ND2
# -- Compiling entity MUX21_GENERIC
# -- Compiling architecture STRUCTURAL of MUX21_GENERIC
# -- Compiling entity DRAM
# -- Compiling architecture Dram_Beh of DRAM
# -- Loading package myTypes
# -- Compiling entity ALU
# -- Compiling architecture structural of ALU
# -- Compiling entity shifter
# -- Compiling architecture structural of shifter
# -- Compiling entity P4ADD
# -- Compiling architecture structural of P4ADD
# -- Compiling entity carry_select_block
# -- Compiling architecture STRUCTURAL of carry_select_block
# -- Compiling entity G_gen
# -- Compiling architecture behavior of G_gen
# -- Compiling entity MUX21_GENERIC
# -- Compiling architecture BEHAVIORAL_2 of MUX21_GENERIC
# -- Compiling entity PG
# -- Compiling architecture behavior of PG
# -- Compiling entity PG_0
# -- Compiling architecture behavior of PG_0
# -- Compiling entity PG_gen
# -- Compiling architecture behavior of PG_gen
# -- Loading package MATH_REAL
# -- Compiling entity RCA_s
# -- Compiling architecture STRUCTURAL of RCA_s
# -- Compiling entity sparse_tree
# -- Compiling architecture structural of sparse_tree
# -- Compiling entity sum_generator
# -- Compiling architecture STRUCTURAL of sum_generator
# -- Compiling package types
# -- Compiling entity NAND3
# -- Compiling architecture behavioral of NAND3
# -- Compiling entity NAND4
# -- Compiling architecture behavioral of NAND4
# -- Compiling entity general_logic_block
# -- Compiling architecture structural of general_logic_block
# -- Compiling entity AND2
# -- Compiling architecture BEHAVIORAL of AND2
# -- Compiling entity FA
# -- Compiling architecture BEHAVIORAL of FA
# -- Compiling entity INV
# -- Compiling architecture BEHAVIORAL of INV
# -- Compiling entity comparator
# -- Compiling architecture structural of comparator
# -- Compiling entity NORGEN
# -- Compiling architecture BEHAVIORAL of NORGEN
# -- Compiling entity OR2
# -- Compiling architecture BEHAVIORAL of OR2
# -- Compiling entity ALU_MUX
# -- Compiling architecture behavior of ALU_MUX
# -- Loading package std_logic_textio
# -- Compiling entity IRAM
# -- Compiling architecture IRam_Bhe of IRAM
# -- Compiling entity FD
# -- Compiling architecture PIPPO of FD
# -- Compiling architecture PLUTO of FD
# -- Loading entity FD
# -- Compiling configuration CFG_FD_PIPPO
# -- Loading entity FD
# -- Loading architecture PIPPO of FD
# -- Compiling configuration CFG_FD_PLUTO
# -- Loading entity FD
# -- Loading architecture PLUTO of FD
# -- Compiling entity latch
# -- Compiling architecture behaviour of latch
# -- Compiling entity register_gen
# -- Compiling architecture behaviour of register_gen
# -- Compiling entity register_gen_en
# -- Compiling architecture behav of register_gen_en
# End time: 23:35:45 on Aug 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
pwd
# C:/Users/miche/work/project_simulations
do compile.do
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 23:36:59 on Aug 21,2017
# vcom -reportprogress 300 a.b.a.log.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package log
# -- Compiling package body log
# -- Loading package log
# End time: 23:36:59 on Aug 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 23:36:59 on Aug 21,2017
# vcom -reportprogress 300 000-globals.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package log
# -- Compiling package myTypes
# -- Compiling package constants
# End time: 23:36:59 on Aug 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 23:36:59 on Aug 21,2017
# vcom -reportprogress 300 000-globals.vhd TB_DLX.vhd a.DLX.vhd a.a-CU_HW.vhd a.b.Datapath.vhd a.b.a.log.vhd a.b.b.registerfile.vhd a.b.c.a.iv.vhd a.b.c.b.nd2.vhd a.b.c.mux21.vhd a.b.d.DRAM.vhd a.b.e.ALU.vhd a.b.e.a.shifter.vhd a.b.e.b.P4ADD.vhd a.b.e.b.a.carry_select_block.vhd a.b.e.b.b.G_gen.vhd a.b.e.b.c.mux21.vhd a.b.e.b.d.PG.vhd a.b.e.b.e.PG_0.vhd a.b.e.b.f.PG_gen.vhd a.b.e.b.g.rca_gen_s.vhd a.b.e.b.h.sparse_tree.vhd a.b.e.b.i.sum_generator.vhd a.b.e.b.j.types.vhd a.b.e.c.a.NAND3.vhd a.b.e.c.b.NAND4.vhd a.b.e.c.general_logic_block.vhd a.b.e.d.a.AND2.vhd a.b.e.d.b.fa.vhd a.b.e.d.c.INV.vhd a.b.e.d.comparator.vhd a.b.e.d.d.NORGEN.vhd a.b.e.d.e.OR2.vhd a.b.e.f.ALU_MUX.vhd a.c.IRAM.vhd fd.vhd latch.vhd register.vhd register_beh_gen.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package log
# -- Compiling package myTypes
# -- Compiling package constants
# -- Compiling entity tb_dlx
# -- Compiling architecture TEST of tb_dlx
# -- Compiling configuration CFG_TB
# -- Loading entity tb_dlx
# -- Loading architecture TEST of tb_dlx
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package myTypes
# -- Loading package constants
# -- Loading entity DLX
# -- Compiling entity DLX
# -- Compiling architecture structural of DLX
# -- Compiling entity dlx_cu
# -- Compiling architecture dlx_cu_hw of dlx_cu
# -- Compiling entity datapath
# -- Compiling architecture structure of datapath
# -- Compiling package log
# -- Compiling package body log
# -- Loading package log
# -- Loading package NUMERIC_STD
# -- Loading package log
# -- Compiling entity register_file
# -- Compiling architecture behavioral_basic of register_file
# -- Compiling configuration CFG_RF_BEH
# -- Loading entity register_file
# -- Loading architecture behavioral_basic of register_file
# -- Compiling entity IV
# -- Compiling architecture BEHAVIORAL of IV
# -- Compiling entity ND2
# -- Compiling architecture ARCH2 of ND2
# -- Compiling entity MUX21_GENERIC
# -- Compiling architecture STRUCTURAL of MUX21_GENERIC
# -- Compiling entity DRAM
# -- Compiling architecture Dram_Beh of DRAM
# -- Loading package myTypes
# -- Compiling entity ALU
# -- Compiling architecture structural of ALU
# -- Compiling entity shifter
# -- Compiling architecture structural of shifter
# -- Compiling entity P4ADD
# -- Compiling architecture structural of P4ADD
# -- Compiling entity carry_select_block
# -- Compiling architecture STRUCTURAL of carry_select_block
# -- Compiling entity G_gen
# -- Compiling architecture behavior of G_gen
# -- Compiling entity MUX21_GENERIC
# -- Compiling architecture BEHAVIORAL_2 of MUX21_GENERIC
# -- Compiling entity PG
# -- Compiling architecture behavior of PG
# -- Compiling entity PG_0
# -- Compiling architecture behavior of PG_0
# -- Compiling entity PG_gen
# -- Compiling architecture behavior of PG_gen
# -- Loading package MATH_REAL
# -- Compiling entity RCA_s
# -- Compiling architecture STRUCTURAL of RCA_s
# -- Compiling entity sparse_tree
# -- Compiling architecture structural of sparse_tree
# -- Compiling entity sum_generator
# -- Compiling architecture STRUCTURAL of sum_generator
# -- Compiling package types
# -- Compiling entity NAND3
# -- Compiling architecture behavioral of NAND3
# -- Compiling entity NAND4
# -- Compiling architecture behavioral of NAND4
# -- Compiling entity general_logic_block
# -- Compiling architecture structural of general_logic_block
# -- Compiling entity AND2
# -- Compiling architecture BEHAVIORAL of AND2
# -- Compiling entity FA
# -- Compiling architecture BEHAVIORAL of FA
# -- Compiling entity INV
# -- Compiling architecture BEHAVIORAL of INV
# -- Compiling entity comparator
# -- Compiling architecture structural of comparator
# -- Compiling entity NORGEN
# -- Compiling architecture BEHAVIORAL of NORGEN
# -- Compiling entity OR2
# -- Compiling architecture BEHAVIORAL of OR2
# -- Compiling entity ALU_MUX
# -- Compiling architecture behavior of ALU_MUX
# -- Loading package std_logic_textio
# -- Compiling entity IRAM
# -- Compiling architecture IRam_Bhe of IRAM
# -- Compiling entity FD
# -- Compiling architecture PIPPO of FD
# -- Compiling architecture PLUTO of FD
# -- Loading entity FD
# -- Compiling configuration CFG_FD_PIPPO
# -- Loading entity FD
# -- Loading architecture PIPPO of FD
# -- Compiling configuration CFG_FD_PLUTO
# -- Loading entity FD
# -- Loading architecture PLUTO of FD
# -- Compiling entity latch
# -- Compiling architecture behaviour of latch
# -- Compiling entity register_gen
# -- Compiling architecture behaviour of register_gen
# -- Compiling entity register_gen_en
# -- Compiling architecture behav of register_gen_en
# End time: 23:37:00 on Aug 21,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom TB_DLX.vhd
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 23:37:12 on Aug 21,2017
# vcom -reportprogress 300 TB_DLX.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_dlx
# -- Compiling architecture TEST of tb_dlx
# -- Compiling configuration CFG_TB
# -- Loading entity tb_dlx
# -- Loading architecture TEST of tb_dlx
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package log
# -- Loading package myTypes
# -- Loading package constants
# -- Loading entity DLX
# End time: 23:37:13 on Aug 21,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0



do compile.do
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 12:01:42 on Aug 22,2017
# vcom -reportprogress 300 a.b.a.log.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package log
# -- Compiling package body log
# -- Loading package log
# End time: 12:01:42 on Aug 22,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 12:01:42 on Aug 22,2017
# vcom -reportprogress 300 000-globals.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package log
# -- Compiling package myTypes
# -- Compiling package constants
# End time: 12:01:42 on Aug 22,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 12:01:42 on Aug 22,2017
# vcom -reportprogress 300 000-globals.vhd TB_DLX.vhd a.DLX.vhd a.a-CU_HW.vhd a.b.Datapath.vhd a.b.a.log.vhd a.b.b.registerfile.vhd a.b.c.a.iv.vhd a.b.c.b.nd2.vhd a.b.c.mux21.vhd a.b.d.DRAM.vhd a.b.e.ALU.vhd a.b.e.a.shifter.vhd a.b.e.b.P4ADD.vhd a.b.e.b.a.carry_select_block.vhd a.b.e.b.b.G_gen.vhd a.b.e.b.c.mux21.vhd a.b.e.b.d.PG.vhd a.b.e.b.e.PG_0.vhd a.b.e.b.f.PG_gen.vhd a.b.e.b.g.rca_gen_s.vhd a.b.e.b.h.sparse_tree.vhd a.b.e.b.i.sum_generator.vhd a.b.e.b.j.types.vhd a.b.e.c.a.NAND3.vhd a.b.e.c.b.NAND4.vhd a.b.e.c.general_logic_block.vhd a.b.e.d.a.AND2.vhd a.b.e.d.b.fa.vhd a.b.e.d.c.INV.vhd a.b.e.d.comparator.vhd a.b.e.d.d.NORGEN.vhd a.b.e.d.e.OR2.vhd a.b.e.f.ALU_MUX.vhd a.c.IRAM.vhd fd.vhd latch.vhd register.vhd register_beh_gen.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package log
# -- Compiling package myTypes
# -- Compiling package constants
# -- Compiling entity tb_dlx
# -- Compiling architecture TEST of tb_dlx
# -- Compiling configuration CFG_TB
# -- Loading entity tb_dlx
# -- Loading architecture TEST of tb_dlx
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package myTypes
# -- Loading package constants
# -- Loading entity DLX
# -- Compiling entity DLX
# -- Compiling architecture structural of DLX
# -- Compiling entity dlx_cu
# -- Compiling architecture dlx_cu_hw of dlx_cu
# -- Compiling entity datapath
# -- Compiling architecture structure of datapath
# -- Compiling package log
# -- Compiling package body log
# -- Loading package log
# -- Loading package NUMERIC_STD
# -- Loading package log
# -- Compiling entity register_file
# -- Compiling architecture behavioral_basic of register_file
# -- Compiling configuration CFG_RF_BEH
# -- Loading entity register_file
# -- Loading architecture behavioral_basic of register_file
# -- Compiling entity IV
# -- Compiling architecture BEHAVIORAL of IV
# -- Compiling entity ND2
# -- Compiling architecture ARCH2 of ND2
# -- Compiling entity MUX21_GENERIC
# -- Compiling architecture STRUCTURAL of MUX21_GENERIC
# -- Compiling entity DRAM
# -- Compiling architecture Dram_Beh of DRAM
# -- Loading package myTypes
# -- Compiling entity ALU
# -- Compiling architecture structural of ALU
# -- Compiling entity shifter
# -- Compiling architecture structural of shifter
# -- Compiling entity P4ADD
# -- Compiling architecture structural of P4ADD
# -- Compiling entity carry_select_block
# -- Compiling architecture STRUCTURAL of carry_select_block
# -- Compiling entity G_gen
# -- Compiling architecture behavior of G_gen
# -- Compiling entity MUX21_GENERIC
# -- Compiling architecture BEHAVIORAL_2 of MUX21_GENERIC
# -- Compiling entity PG
# -- Compiling architecture behavior of PG
# -- Compiling entity PG_0
# -- Compiling architecture behavior of PG_0
# -- Compiling entity PG_gen
# -- Compiling architecture behavior of PG_gen
# -- Loading package MATH_REAL
# -- Compiling entity RCA_s
# -- Compiling architecture STRUCTURAL of RCA_s
# -- Compiling entity sparse_tree
# -- Compiling architecture structural of sparse_tree
# -- Compiling entity sum_generator
# -- Compiling architecture STRUCTURAL of sum_generator
# -- Compiling package types
# -- Compiling entity NAND3
# -- Compiling architecture behavioral of NAND3
# -- Compiling entity NAND4
# -- Compiling architecture behavioral of NAND4
# -- Compiling entity general_logic_block
# -- Compiling architecture structural of general_logic_block
# -- Compiling entity AND2
# -- Compiling architecture BEHAVIORAL of AND2
# -- Compiling entity FA
# -- Compiling architecture BEHAVIORAL of FA
# -- Compiling entity INV
# -- Compiling architecture BEHAVIORAL of INV
# -- Compiling entity comparator
# -- Compiling architecture structural of comparator
# -- Compiling entity NORGEN
# -- Compiling architecture BEHAVIORAL of NORGEN
# -- Compiling entity OR2
# -- Compiling architecture BEHAVIORAL of OR2
# -- Compiling entity ALU_MUX
# -- Compiling architecture behavior of ALU_MUX
# -- Loading package std_logic_textio
# -- Compiling entity IRAM
# -- Compiling architecture IRam_Bhe of IRAM
# -- Compiling entity FD
# -- Compiling architecture PIPPO of FD
# -- Compiling architecture PLUTO of FD
# -- Loading entity FD
# -- Compiling configuration CFG_FD_PIPPO
# -- Loading entity FD
# -- Loading architecture PIPPO of FD
# -- Compiling configuration CFG_FD_PLUTO
# -- Loading entity FD
# -- Loading architecture PLUTO of FD
# -- Compiling entity latch
# -- Compiling architecture behaviour of latch
# -- Compiling entity register_gen
# -- Compiling architecture behaviour of register_gen
# -- Compiling entity register_gen_en
# -- Compiling architecture behav of register_gen_en
# End time: 12:01:42 on Aug 22,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim TB_DLX.vhd
# OpenFile TB_DLX.vhd
add waves *
# ** Error: bad option "waves": should be one of...
#   add atv ?options? ?arg arg ...?
#   add button text action ?disable? ?options? ?help?
#   add dataflow ?options? ?arg arg ...?
#   add lists ?options? ?arg arg ...?
#   add log ?options? ?arg arg ...?
#   add memory options ?arg arg ...?
#   add message ?options? ?arg arg ...?
#   add monitor ?options? ?arg arg ...?
#   add schematic ?options? ?arg arg ...?
#   add testbrowser ?options? ?arg arg ...?
#   add virtual ?options? ?arg arg ...?
#   add watch ?options? ?arg arg ...?
#   add wave ?options? ?arg arg ...?
vsim TB_DLX.vhd
# OpenFile TB_DLX.vhd
vsim work.tb_dlx(test)
# //  ModelSim PE Student Edition 10.4a Apr  7 2015 
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# // NOT FOR CORPORATE OR PRODUCTION USE.
# // THE ModelSim PE Student Edition IS NOT A SUPPORTED PRODUCT.
# // FOR HIGHER EDUCATION PURPOSES ONLY
# //
# vsim 
# Start time: 12:03:30 on Aug 22,2017
# ** Error: ModelSim PE Student Edition license key file not found at C:\Modeltech_pe_edu_10.4a\win32pe_edu\..\student_license.dat.
# ** FATAL ERROR: ModelSim PE Student Edition licensing failure due to one or more problems with the license key such as:
# - it is not found
# - it has expired
# - it is not for this user
# - it is not for this computer
# - it is not for this version of ModelSim PE Student Edition.
# 
# Please go to http://www.model.com and download an updated copy of the ModelSim PE Student Edition.
# Error loading design
