

================================================================
== Synthesis Summary Report of 'multicycle_pipeline_ip'
================================================================
+ General Information: 
    * Date:           Wed Jul 13 09:14:40 2022
    * Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
    * Project:        multicore_multicycle_ip
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +--------------------------+--------+-------+---------+--------+----------+---------+------+----------+----------+----+-----------+------------+-----+
    |          Modules         |  Issue |       | Latency | Latency| Iteration|         | Trip |          |          |    |           |            |     |
    |          & Loops         |  Type  | Slack | (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined|   BRAM   | DSP|     FF    |     LUT    | URAM|
    +--------------------------+--------+-------+---------+--------+----------+---------+------+----------+----------+----+-----------+------------+-----+
    |+ multicycle_pipeline_ip  |  Timing|  -7.80|        -|       -|         -|        -|     -|        no|  64 (22%)|   -|  5329 (5%)|  9383 (17%)|    -|
    | o VITIS_LOOP_108_1       |       -|   7.30|        -|       -|        13|        2|     -|       yes|         -|   -|          -|           -|    -|
    +--------------------------+--------+-------+---------+--------+----------+---------+------+----------+----------+----+-----------+------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| Interface  | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   |
|            | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| m_axi_gmem | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+-------------------+
| Interface     | Data Width | Address Width | Offset | Register | Resource Estimate |
+---------------+------------+---------------+--------+----------+-------------------+
| s_axi_control | 32         | 18            | 16     | 0        | BRAM=64           |
+---------------+------------+---------------+--------+----------+-------------------+

* S_AXILITE Registers
+---------------+---------------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface     | Register            | Offset | Width | Access | Description                      | Bit Fields                                                           |
+---------------+---------------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_control | CTRL                | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER                | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_control | IP_IER              | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_control | IP_ISR              | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_control | ip_num              | 0x10   | 32    | W      | Data signal of ip_num            |                                                                      |
| s_axi_control | start_pc            | 0x18   | 32    | W      | Data signal of start_pc          |                                                                      |
| s_axi_control | data_ram_1          | 0x20   | 32    | W      | Data signal of data_ram          |                                                                      |
| s_axi_control | data_ram_2          | 0x24   | 32    | W      | Data signal of data_ram          |                                                                      |
| s_axi_control | nb_instruction      | 0x2c   | 32    | R      | Data signal of nb_instruction    |                                                                      |
| s_axi_control | nb_instruction_ctrl | 0x30   | 32    | R      | Control signal of nb_instruction | 0=nb_instruction_ap_vld                                              |
| s_axi_control | nb_cycle            | 0x3c   | 32    | R      | Data signal of nb_cycle          |                                                                      |
| s_axi_control | nb_cycle_ctrl       | 0x40   | 32    | R      | Control signal of nb_cycle       | 0=nb_cycle_ap_vld                                                    |
+---------------+---------------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* BRAM
+-------------------+------------+---------------+
| Interface         | Data Width | Address Width |
+-------------------+------------+---------------+
| ip_data_ram_PORTA | 32         | 32            |
+-------------------+------------+---------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------------+-----------+---------------+
| Argument       | Direction | Datatype      |
+----------------+-----------+---------------+
| ip_num         | in        | unsigned int  |
| start_pc       | in        | unsigned int  |
| ip_code_ram    | in        | unsigned int* |
| ip_data_ram    | inout     | int*          |
| data_ram       | inout     | int*          |
| nb_instruction | out       | unsigned int* |
| nb_cycle       | out       | unsigned int* |
+----------------+-----------+---------------+

* SW-to-HW Mapping
+----------------+-------------------+-----------+----------+-----------------------------------------------+
| Argument       | HW Interface      | HW Type   | HW Usage | HW Info                                       |
+----------------+-------------------+-----------+----------+-----------------------------------------------+
| ip_num         | s_axi_control     | register  |          | name=ip_num offset=0x10 range=32              |
| start_pc       | s_axi_control     | register  |          | name=start_pc offset=0x18 range=32            |
| ip_code_ram    | s_axi_control     | memory    |          | name=ip_code_ram offset=131072 range=131072   |
| ip_data_ram    | ip_data_ram_PORTA | interface |          |                                               |
| data_ram       | m_axi_gmem        | interface |          |                                               |
| data_ram       | s_axi_control     | register  | offset   | name=data_ram_1 offset=0x20 range=32          |
| data_ram       | s_axi_control     | register  | offset   | name=data_ram_2 offset=0x24 range=32          |
| nb_instruction | s_axi_control     | register  |          | name=nb_instruction offset=0x2c range=32      |
| nb_instruction | s_axi_control     | register  |          | name=nb_instruction_ctrl offset=0x30 range=32 |
| nb_cycle       | s_axi_control     | register  |          | name=nb_cycle offset=0x3c range=32            |
| nb_cycle       | s_axi_control     | register  |          | name=nb_cycle_ctrl offset=0x40 range=32       |
+----------------+-------------------+-----------+----------+-----------------------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

  No burst in design

================================================================
== Bind Op Report
================================================================
+----------------------------------+-----+--------+--------------------+-----+--------+---------+
| Name                             | DSP | Pragma | Variable           | Op  | Impl   | Latency |
+----------------------------------+-----+--------+--------------------+-----+--------+---------+
| + multicycle_pipeline_ip         | 0   |        |                    |     |        |         |
|   f_to_f_next_pc_V_1_fu_14728_p2 | -   |        | f_to_f_next_pc_V_1 | add | fabric | 0       |
|   target_pc_V_fu_15207_p2        | -   |        | target_pc_V        | add | fabric | 0       |
|   result_1_fu_16096_p2           | -   |        | result_1           | sub | fabric | 0       |
|   result_2_fu_16101_p2           | -   |        | result_2           | add | fabric | 0       |
|   npc4_fu_14343_p2               | -   |        | npc4               | add | fabric | 0       |
|   result_20_fu_15447_p2          | -   |        | result_20          | add | fabric | 0       |
|   add_ln78_fu_15453_p2           | -   |        | add_ln78           | add | fabric | 0       |
|   result_21_fu_14349_p2          | -   |        | result_21          | add | fabric | 0       |
|   j_b_target_pc_V_fu_15525_p2    | -   |        | j_b_target_pc_V    | add | fabric | 0       |
|   target_pc_V_4_fu_16228_p2      | -   |        | target_pc_V_4      | add | fabric | 0       |
|   add_ln1587_1_fu_17070_p2       | -   |        | add_ln1587_1       | add | fabric | 0       |
|   add_ln100_fu_11527_p2          | -   |        | add_ln100          | add | fabric | 0       |
|   add_ln1587_fu_17109_p2         | -   |        | add_ln1587         | add | fabric | 0       |
|   add_ln90_fu_11560_p2           | -   |        | add_ln90           | add | fabric | 0       |
|   nbi_V_1_fu_15713_p2            | -   |        | nbi_V_1            | add | fabric | 0       |
|   add_ln93_fu_14603_p2           | -   |        | add_ln93           | add | fabric | 0       |
+----------------------------------+-----+--------+--------------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------------+-----------------------------------------+--------------------------------------------------------------------------+
| Type            | Options                                 | Location                                                                 |
+-----------------+-----------------------------------------+--------------------------------------------------------------------------+
| unroll          |                                         | multicycle_pipeline_ip.cpp:27 in init_reg_file                           |
| interface       | s_axilite port=ip_num                   | multicycle_pipeline_ip.cpp:60 in multicycle_pipeline_ip, ip_num          |
| interface       | s_axilite port=start_pc                 | multicycle_pipeline_ip.cpp:61 in multicycle_pipeline_ip, start_pc        |
| interface       | s_axilite port=ip_code_ram              | multicycle_pipeline_ip.cpp:62 in multicycle_pipeline_ip, ip_code_ram     |
| interface       | bram port=ip_data_ram                   | multicycle_pipeline_ip.cpp:63 in multicycle_pipeline_ip, ip_data_ram     |
| interface       | m_axi port=data_ram offset=slave        | multicycle_pipeline_ip.cpp:64 in multicycle_pipeline_ip, data_ram        |
| interface       | s_axilite port=nb_instruction           | multicycle_pipeline_ip.cpp:65 in multicycle_pipeline_ip, nb_instruction  |
| interface       | s_axilite port=nb_cycle                 | multicycle_pipeline_ip.cpp:66 in multicycle_pipeline_ip, nb_cycle        |
| interface       | s_axilite port=return                   | multicycle_pipeline_ip.cpp:67 in multicycle_pipeline_ip, return          |
| inline          | recursive                               | multicycle_pipeline_ip.cpp:68 in multicycle_pipeline_ip                  |
| array_partition | variable=reg_file dim=1 complete        | multicycle_pipeline_ip.cpp:70 in multicycle_pipeline_ip, reg_file        |
| array_partition | variable=is_reg_computed dim=1 complete | multicycle_pipeline_ip.cpp:72 in multicycle_pipeline_ip, is_reg_computed |
| pipeline        | II=2                                    | multicycle_pipeline_ip.cpp:109 in multicycle_pipeline_ip                 |
+-----------------+-----------------------------------------+--------------------------------------------------------------------------+


