============================================================
  Generated by:           Genus(TM) Synthesis Solution 22.13-s093_1
  Generated on:           Jun 03 2025  09:35:01 pm
  Module:                 counter
  Operating conditions:   tm_1p8v_25c (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: MET (8202 ps) Late External Delay Assertion at pin q_o[0]
          Group: clk
     Startpoint: (F) q_o_reg[0]/CN
          Clock: (R) clk
       Endpoint: (F) q_o[0]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    1000                  
       Uncertainty:-     300                  
     Required Time:=    8700                  
      Launch Clock:-       0                  
         Data Path:-     498                  
             Slack:=    8202                  

Exceptions/Constraints:
  output_delay             1000            constraints_counter._line_6_2_1 

Launch clock path:
#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  clk_i          -       -     R     (arrival)      1  2.3     0     0       0    (-,-) 
  g69/Y          (i,m)   A->Y  F     INVX0          3  0.0     0    15      15    (-,-) 
  q_o_reg[0]/CN  <<<     -     F     DFFX0          3    -     0     0      15    (-,-) 
#---------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  q_o_reg[0]/CN  -       -     F     (arrival)      3    -     0     0       0    (-,-) 
  q_o_reg[0]/Q   -       CN->Q F     DFFX0          3  3.7    83   498     498    (-,-) 
  q_o[0]         -       -     F     (port)         -    -     -     0     498    (-,-) 
#---------------------------------------------------------------------------------------



Path 2: MET (8213 ps) Late External Delay Assertion at pin q_o[2]
          Group: clk
     Startpoint: (F) q_o_reg[2]/CN
          Clock: (R) clk
       Endpoint: (F) q_o[2]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    1000                  
       Uncertainty:-     300                  
     Required Time:=    8700                  
      Launch Clock:-       0                  
         Data Path:-     487                  
             Slack:=    8213                  

Exceptions/Constraints:
  output_delay             1000            constraints_counter._line_6 

Launch clock path:
#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  clk_i          -       -     R     (arrival)      1  2.3     0     0       0    (-,-) 
  g69/Y          (i,m)   A->Y  F     INVX0          3  0.0     0    15      15    (-,-) 
  q_o_reg[2]/CN  <<<     -     F     DFFX0          3    -     0     0      15    (-,-) 
#---------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  q_o_reg[2]/CN  -       -     F     (arrival)      3    -     0     0       0    (-,-) 
  q_o_reg[2]/Q   -       CN->Q F     DFFX0          2  2.7    75   487     487    (-,-) 
  q_o[2]         -       -     F     (port)         -    -     -     0     487    (-,-) 
#---------------------------------------------------------------------------------------



Path 3: MET (8232 ps) Late External Delay Assertion at pin q_o[1]
          Group: clk
     Startpoint: (F) q_o_reg[1]/CN
          Clock: (R) clk
       Endpoint: (F) q_o[1]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    1000                  
       Uncertainty:-     300                  
     Required Time:=    8700                  
      Launch Clock:-       0                  
         Data Path:-     468                  
             Slack:=    8232                  

Exceptions/Constraints:
  output_delay             1000            constraints_counter._line_6_1_1 

Launch clock path:
#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  clk_i          -       -     R     (arrival)      1  2.3     0     0       0    (-,-) 
  g69/Y          (i,m)   A->Y  F     INVX0          3  0.0     0    15      15    (-,-) 
  q_o_reg[1]/CN  <<<     -     F     DFFX0          3    -     0     0      15    (-,-) 
#---------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  q_o_reg[1]/CN  -       -     F     (arrival)      3    -     0     0       0    (-,-) 
  q_o_reg[1]/Q   -       CN->Q F     DFFX0          2  1.3    62   468     468    (-,-) 
  q_o[1]         -       -     F     (port)         -    -     -     0     468    (-,-) 
#---------------------------------------------------------------------------------------



Path 4: MET (8442 ps) Setup Check with Pin q_o_reg[2]/CN->D
          Group: clk
     Startpoint: (F) q_o_reg[0]/CN
          Clock: (R) clk
       Endpoint: (R) q_o_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     144                  
       Uncertainty:-     300                  
     Required Time:=    9556                  
      Launch Clock:-       0                  
         Data Path:-    1114                  
             Slack:=    8442                  

Launch clock path:
#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  clk_i          -       -     R     (arrival)      1  2.3     0     0       0    (-,-) 
  g69/Y          (i,m)   A->Y  F     INVX0          3  0.0     0    15      15    (-,-) 
  q_o_reg[0]/CN  <<<     -     F     DFFX0          3    -     0     0      15    (-,-) 
#---------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  q_o_reg[0]/CN  -       -     F     (arrival)      3    -     0     0       0    (-,-) 
  q_o_reg[0]/Q   -       CN->Q F     DFFX0          3  3.7    83   498     498    (-,-) 
  g68__1617/Y    -       B->Y  R     NANDX0         3  6.6   193   198     697    (-,-) 
  g66/Y          -       A->Y  F     INVX0          1  2.5    58    68     765    (-,-) 
  g63__4319/Y    -       B->Y  R     NORX0          1  3.0   160   153     917    (-,-) 
  g60__6260/Y    -       B->Y  F     NORX0          1  2.5    51    54     972    (-,-) 
  g58__2398/Y    -       B->Y  R     NORX0          1  2.6   150   142    1114    (-,-) 
  q_o_reg[2]/D   -       -     R     DFFX0          1    -     -     0    1114    (-,-) 
#---------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  clk_i          -       -     R     (arrival)      1  2.3     0     0   10000    (-,-) 
  g69/Y          (i,m)   A->Y  F     INVX0          3  0.0     0    15   10015    (-,-) 
  q_o_reg[2]/CN  <<<     -     F     DFFX0          3    -     0     0   10015    (-,-) 
#---------------------------------------------------------------------------------------



Path 5: MET (8582 ps) Setup Check with Pin q_o_reg[1]/CN->D
          Group: clk
     Startpoint: (F) q_o_reg[0]/CN
          Clock: (R) clk
       Endpoint: (R) q_o_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     145                  
       Uncertainty:-     300                  
     Required Time:=    9555                  
      Launch Clock:-       0                  
         Data Path:-     973                  
             Slack:=    8582                  

Launch clock path:
#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  clk_i          -       -     R     (arrival)      1  2.3     0     0       0    (-,-) 
  g69/Y          (i,m)   A->Y  F     INVX0          3  0.0     0    15      15    (-,-) 
  q_o_reg[0]/CN  <<<     -     F     DFFX0          3    -     0     0      15    (-,-) 
#---------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  q_o_reg[0]/CN  -       -     F     (arrival)      3    -     0     0       0    (-,-) 
  q_o_reg[0]/Q   -       CN->Q F     DFFX0          3  3.7    83   498     498    (-,-) 
  g68__1617/Y    -       B->Y  R     NANDX0         3  6.6   193   198     697    (-,-) 
  g64__8428/Y    -       A->Y  F     NANDX0         1  2.5   100   113     809    (-,-) 
  g59__5107/Y    -       B->Y  R     NORX0          1  2.6   153   164     973    (-,-) 
  q_o_reg[1]/D   -       -     R     DFFX0          1    -     -     0     973    (-,-) 
#---------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  clk_i          -       -     R     (arrival)      1  2.3     0     0   10000    (-,-) 
  g69/Y          (i,m)   A->Y  F     INVX0          3  0.0     0    15   10015    (-,-) 
  q_o_reg[1]/CN  <<<     -     F     DFFX0          3    -     0     0   10015    (-,-) 
#---------------------------------------------------------------------------------------



Path 6: MET (8901 ps) Setup Check with Pin q_o_reg[0]/CN->D
          Group: clk
     Startpoint: (F) q_o_reg[0]/CN
          Clock: (R) clk
       Endpoint: (R) q_o_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     144                  
       Uncertainty:-     300                  
     Required Time:=    9556                  
      Launch Clock:-       0                  
         Data Path:-     655                  
             Slack:=    8901                  

Launch clock path:
#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  clk_i          -       -     R     (arrival)      1  2.3     0     0       0    (-,-) 
  g69/Y          (i,m)   A->Y  F     INVX0          3  0.0     0    15      15    (-,-) 
  q_o_reg[0]/CN  <<<     -     F     DFFX0          3    -     0     0      15    (-,-) 
#---------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  q_o_reg[0]/CN  -       -     F     (arrival)      3    -     0     0       0    (-,-) 
  q_o_reg[0]/Q   -       CN->Q F     DFFX0          3  3.7    83   498     498    (-,-) 
  g65__3680/Y    -       B->Y  R     NORX0          1  2.6   151   156     655    (-,-) 
  q_o_reg[0]/D   -       -     R     DFFX0          1    -     -     0     655    (-,-) 
#---------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  clk_i          -       -     R     (arrival)      1  2.3     0     0   10000    (-,-) 
  g69/Y          (i,m)   A->Y  F     INVX0          3  0.0     0    15   10015    (-,-) 
  q_o_reg[0]/CN  <<<     -     F     DFFX0          3    -     0     0   10015    (-,-) 
#---------------------------------------------------------------------------------------

Some unconstrained paths have not been displayed.
Use -unconstrained or set the root attribute 'timing_report_unconstrained' to 'true' to see only these unconstrained paths.

