v 20001006
P 0 1700 300 1700 1
{
T 200 1750 5 8 1 1 0 6
pin4=4
}
P 0 1300 300 1300 1
{
T 200 1350 5 8 1 1 0 6
pin8=8
}
P 0 900 300 900 1
{
T 200 950 5 8 1 1 0 6
pin11=11
}
P 0 2100 300 2100 1
{
T 200 2150 5 8 1 1 0 6
pin1=1
}
P 0 500 300 500 1
{
T 200 550 5 8 1 1 0 6
pin13=13
}
P 0 100 300 100 1
{
T 200 150 5 8 1 1 0 6
pin5=5
}
T 350 2100 9 8 1 0 0 0
I/O A
T 350 1700 9 8 1 0 0 0
I/O B
T 350 1300 9 8 1 0 0 0
I/O C
T 350 900 9 8 1 0 0 0
I/O D
T 350 500 9 8 1 0 0 0
CTL A
T 350 100 9 8 1 0 0 0
CTL B
P 1800 2100 2100 2100 1
{
T 1900 2150 5 8 1 1 0 0
pin2=2
}
P 1800 1700 2100 1700 1
{
T 1900 1750 5 8 1 1 0 0
pin3=3
}
P 1800 1300 2100 1300 1
{
T 1900 1350 5 8 1 1 0 0
pin9=9
}
P 1800 900 2100 900 1
{
T 1900 950 5 8 1 1 0 0
pin10=10
}
P 1800 500 2100 500 1
{
T 1900 550 5 8 1 1 0 0
pin6=6
}
P 1800 100 2100 100 1
{
T 1900 150 5 8 1 1 0 0
pin12=12
}
T 1750 2100 9 8 1 0 0 6
O/I A
T 1750 1700 9 8 1 0 0 6
O/I B
T 1750 1300 9 8 1 0 0 6
O/I C
T 1750 900 9 8 1 0 0 6
O/I D
T 1750 500 9 8 1 0 0 6
CTL C
T 1750 100 9 8 1 0 0 6
CTL D
B 300 0 1500 2300 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 1800 2350 5 8 0 0 0 0
device=4066
T 300 2350 9 8 1 0 0 0
4066
T 1800 2400 8 10 1 1 0 6
uref=U?
