

================================================================
== Vivado HLS Report for 'post_process_unit'
================================================================
* Date:           Sat Jul 20 20:16:44 2019

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        yolo_acc_fp_2019_64
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.040|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    2|    2|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      1|       -|      -|    -|
|Expression       |        -|      -|       0|    215|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|      9|    -|
|Register         |        -|      -|     150|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      1|     150|    224|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +----------------------------------------+-------------------------------------+-----------+
    |                Instance                |                Module               | Expression|
    +----------------------------------------+-------------------------------------+-----------+
    |yolo_acc_top_mul_mul_6ns_16s_22_1_0_U1  |yolo_acc_top_mul_mul_6ns_16s_22_1_0  |  i0 * i1  |
    +----------------------------------------+-------------------------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name        | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------+----------+-------+---+----+------------+------------+
    |p_Val2_16_fu_92_p2            |     +    |      0|  0|  23|          16|          16|
    |p_Val2_18_fu_235_p2           |     +    |      0|  0|  21|          15|          15|
    |ret_V_fu_78_p2                |     +    |      0|  0|  24|          17|          17|
    |and_ln415_fu_225_p2           |    and   |      0|  0|   2|           1|           1|
    |and_ln781_fu_307_p2           |    and   |      0|  0|   2|           1|           1|
    |and_ln786_fu_312_p2           |    and   |      0|  0|   2|           1|           1|
    |and_ln97_1_fu_336_p2          |    and   |      0|  0|   2|           1|           1|
    |and_ln97_fu_332_p2            |    and   |      0|  0|   2|           1|           1|
    |carry_1_fu_259_p2             |    and   |      0|  0|   2|           1|           1|
    |deleted_ones_fu_302_p2        |    and   |      0|  0|   2|           1|           1|
    |underflow_fu_112_p2           |    and   |      0|  0|   2|           1|           1|
    |r_fu_207_p2                   |   icmp   |      0|  0|  11|           7|           1|
    |or_ln340_fu_130_p2            |    or    |      0|  0|   2|           1|           1|
    |or_ln412_fu_212_p2            |    or    |      0|  0|   2|           1|           1|
    |or_ln416_1_fu_290_p2          |    or    |      0|  0|   2|           1|           1|
    |or_ln416_fu_296_p2            |    or    |      0|  0|   2|           1|           1|
    |or_ln786_fu_318_p2            |    or    |      0|  0|   2|           1|           1|
    |activated_output_V_fu_152_p3  |  select  |      0|  0|  16|           1|          16|
    |select_ln340_4_fu_324_p3      |  select  |      0|  0|  17|           1|          16|
    |select_ln340_fu_136_p3        |  select  |      0|  0|  16|           1|          15|
    |select_ln388_fu_144_p3        |  select  |      0|  0|  17|           1|          17|
    |select_ln97_1_fu_349_p3       |  select  |      0|  0|  16|           1|          16|
    |select_ln97_fu_342_p3         |  select  |      0|  0|  16|           1|          16|
    |xor_ln340_8_fu_118_p2         |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_fu_124_p2           |    xor   |      0|  0|   2|           1|           2|
    |xor_ln416_1_fu_253_p2         |    xor   |      0|  0|   2|           1|           2|
    |xor_ln416_2_fu_285_p2         |    xor   |      0|  0|   2|           1|           2|
    |xor_ln779_fu_279_p2           |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_fu_106_p2           |    xor   |      0|  0|   2|           1|           2|
    +------------------------------+----------+-------+---+----+------------+------------+
    |Total                         |          |      0|  0| 215|          80|         169|
    +------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_return  |   9|          2|   16|         32|
    +-----------+----+-----------+-----+-----------+
    |Total      |   9|          2|   16|         32|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------+----+----+-----+-----------+
    |                   Name                   | FF | LUT| Bits| Const Bits|
    +------------------------------------------+----+----+-----+-----------+
    |Range2_all_ones_reg_406                   |   1|   0|    1|          0|
    |activated_output_V_reg_380                |  16|   0|   16|          0|
    |activated_output_V_reg_380_pp0_iter1_reg  |  16|   0|   16|          0|
    |ap_ce_reg                                 |   1|   0|    1|          0|
    |ap_return_int_reg                         |  16|   0|   16|          0|
    |bias_V_int_reg                            |  16|   0|   16|          0|
    |bias_en_V_int_reg                         |   1|   0|    1|          0|
    |bias_en_V_read_reg_369                    |   1|   0|    1|          0|
    |bias_en_V_read_reg_369_pp0_iter1_reg      |   1|   0|    1|          0|
    |data_in_V_int_reg                         |  16|   0|   16|          0|
    |data_in_V_read_reg_375                    |  16|   0|   16|          0|
    |data_in_V_read_reg_375_pp0_iter1_reg      |  16|   0|   16|          0|
    |leaky_V_int_reg                           |   1|   0|    1|          0|
    |leaky_V_read_reg_364                      |   1|   0|    1|          0|
    |leaky_V_read_reg_364_pp0_iter1_reg        |   1|   0|    1|          0|
    |p_Result_9_reg_400                        |   1|   0|    1|          0|
    |r_V_reg_387                               |  22|   0|   22|          0|
    |trunc_ln718_reg_395                       |   7|   0|    7|          0|
    +------------------------------------------+----+----+-----+-----------+
    |Total                                     | 150|   0|  150|          0|
    +------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+-------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+-----------+-----+-----+------------+-------------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs | post_process_unit | return value |
|ap_rst     |  in |    1| ap_ctrl_hs | post_process_unit | return value |
|ap_return  | out |   16| ap_ctrl_hs | post_process_unit | return value |
|ap_ce      |  in |    1| ap_ctrl_hs | post_process_unit | return value |
|data_in_V  |  in |   16|   ap_none  |     data_in_V     |    scalar    |
|bias_V     |  in |   16|   ap_none  |       bias_V      |    scalar    |
|bias_en_V  |  in |    1|   ap_none  |     bias_en_V     |    scalar    |
|leaky_V    |  in |    1|   ap_none  |      leaky_V      |    scalar    |
+-----------+-----+-----+------------+-------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 1
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.03>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%leaky_V_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %leaky_V)" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:96]   --->   Operation 4 'read' 'leaky_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%bias_en_V_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %bias_en_V)" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:96]   --->   Operation 5 'read' 'bias_en_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%bias_V_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_V)" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:96]   --->   Operation 6 'read' 'bias_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%data_in_V_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_in_V)" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:96]   --->   Operation 7 'read' 'data_in_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%lhs_V = sext i16 %data_in_V_read to i17" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:96]   --->   Operation 8 'sext' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%rhs_V = sext i16 %bias_V_read to i17" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:96]   --->   Operation 9 'sext' 'rhs_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (2.07ns)   --->   "%ret_V = add nsw i17 %rhs_V, %lhs_V" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:96]   --->   Operation 10 'add' 'ret_V' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %ret_V, i32 16)" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:96]   --->   Operation 11 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (2.07ns)   --->   "%p_Val2_16 = add i16 %data_in_V_read, %bias_V_read" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:96]   --->   Operation 12 'add' 'p_Val2_16' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_Result_8 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_16, i32 15)" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:96]   --->   Operation 13 'bitselect' 'p_Result_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns) (grouped into LUT with out node select_ln388)   --->   "%xor_ln786 = xor i1 %p_Result_8, true" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:96]   --->   Operation 14 'xor' 'xor_ln786' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns) (grouped into LUT with out node select_ln388)   --->   "%underflow = and i1 %p_Result_s, %xor_ln786" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:96]   --->   Operation 15 'and' 'underflow' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns) (grouped into LUT with out node activated_output_V)   --->   "%xor_ln340_8 = xor i1 %p_Result_s, %p_Result_8" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:96]   --->   Operation 16 'xor' 'xor_ln340_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns) (grouped into LUT with out node activated_output_V)   --->   "%xor_ln340 = xor i1 %p_Result_s, true" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:96]   --->   Operation 17 'xor' 'xor_ln340' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns) (grouped into LUT with out node activated_output_V)   --->   "%or_ln340 = or i1 %p_Result_8, %xor_ln340" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:96]   --->   Operation 18 'or' 'or_ln340' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns) (grouped into LUT with out node activated_output_V)   --->   "%select_ln340 = select i1 %xor_ln340_8, i16 32767, i16 %p_Val2_16" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:96]   --->   Operation 19 'select' 'select_ln340' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln388 = select i1 %underflow, i16 -32768, i16 %p_Val2_16" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:96]   --->   Operation 20 'select' 'select_ln388' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.97ns) (out node of the LUT)   --->   "%activated_output_V = select i1 %or_ln340, i16 %select_ln340, i16 %select_ln388" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:96]   --->   Operation 21 'select' 'activated_output_V' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 2 <SV = 1> <Delay = 6.38>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%sext_ln1116 = sext i16 %activated_output_V to i22" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:99]   --->   Operation 22 'sext' 'sext_ln1116' <Predicate = (bias_en_V_read)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (6.38ns) (root node of the DSP)   --->   "%r_V = mul i22 26, %sext_ln1116" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:99]   --->   Operation 23 'mul' 'r_V' <Predicate = (bias_en_V_read)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln718 = trunc i22 %r_V to i7" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:99]   --->   Operation 24 'trunc' 'trunc_ln718' <Predicate = (bias_en_V_read)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%p_Result_9 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %r_V, i32 21)" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:99]   --->   Operation 25 'bitselect' 'p_Result_9' <Predicate = (bias_en_V_read)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%Range2_all_ones = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %r_V, i32 21)" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:99]   --->   Operation 26 'bitselect' 'Range2_all_ones' <Predicate = (bias_en_V_read)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.03>
ST_3 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node select_ln97)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %activated_output_V, i32 15)" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:97]   --->   Operation 27 'bitselect' 'tmp' <Predicate = (bias_en_V_read)> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_18)   --->   "%trunc_ln = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %r_V, i32 8, i32 21)" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:99]   --->   Operation 28 'partselect' 'trunc_ln' <Predicate = (bias_en_V_read)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_18)   --->   "%sext_ln713 = sext i14 %trunc_ln to i15" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:99]   --->   Operation 29 'sext' 'sext_ln713' <Predicate = (bias_en_V_read)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_18)   --->   "%tmp_11 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %r_V, i32 8)" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:99]   --->   Operation 30 'bitselect' 'tmp_11' <Predicate = (bias_en_V_read)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (1.48ns)   --->   "%r = icmp ne i7 %trunc_ln718, 0" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:99]   --->   Operation 31 'icmp' 'r' <Predicate = (bias_en_V_read)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_18)   --->   "%or_ln412 = or i1 %r, %tmp_11" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:99]   --->   Operation 32 'or' 'or_ln412' <Predicate = (bias_en_V_read)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_18)   --->   "%tmp_13 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %r_V, i32 7)" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:99]   --->   Operation 33 'bitselect' 'tmp_13' <Predicate = (bias_en_V_read)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_18)   --->   "%and_ln415 = and i1 %tmp_13, %or_ln412" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:99]   --->   Operation 34 'and' 'and_ln415' <Predicate = (bias_en_V_read)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_18)   --->   "%zext_ln415 = zext i1 %and_ln415 to i15" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:99]   --->   Operation 35 'zext' 'zext_ln415' <Predicate = (bias_en_V_read)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (1.81ns) (out node of the LUT)   --->   "%p_Val2_18 = add i15 %sext_ln713, %zext_ln415" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:99]   --->   Operation 36 'add' 'p_Val2_18' <Predicate = (bias_en_V_read)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_4)   --->   "%sext_ln415 = sext i15 %p_Val2_18 to i16" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:99]   --->   Operation 37 'sext' 'sext_ln415' <Predicate = (bias_en_V_read)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_14 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %p_Val2_18, i32 14)" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:99]   --->   Operation 38 'bitselect' 'tmp_14' <Predicate = (bias_en_V_read)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_4)   --->   "%xor_ln416_1 = xor i1 %tmp_14, true" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:99]   --->   Operation 39 'xor' 'xor_ln416_1' <Predicate = (bias_en_V_read)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_4)   --->   "%carry_1 = and i1 %p_Result_9, %xor_ln416_1" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:99]   --->   Operation 40 'and' 'carry_1' <Predicate = (bias_en_V_read)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node and_ln786)   --->   "%p_Result_10 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %p_Val2_18, i32 14)" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:99]   --->   Operation 41 'bitselect' 'p_Result_10' <Predicate = (bias_en_V_read)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node and_ln786)   --->   "%tmp_17 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %r_V, i32 20)" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:99]   --->   Operation 42 'bitselect' 'tmp_17' <Predicate = (bias_en_V_read)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node and_ln786)   --->   "%xor_ln779 = xor i1 %tmp_17, true" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:99]   --->   Operation 43 'xor' 'xor_ln779' <Predicate = (bias_en_V_read)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node and_ln786)   --->   "%xor_ln416_2 = xor i1 %p_Result_9, true" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:99]   --->   Operation 44 'xor' 'xor_ln416_2' <Predicate = (bias_en_V_read)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node and_ln786)   --->   "%or_ln416_1 = or i1 %tmp_14, %xor_ln416_2" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:99]   --->   Operation 45 'or' 'or_ln416_1' <Predicate = (bias_en_V_read)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node and_ln786)   --->   "%or_ln416 = or i1 %or_ln416_1, %xor_ln779" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:99]   --->   Operation 46 'or' 'or_ln416' <Predicate = (bias_en_V_read)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node and_ln786)   --->   "%deleted_ones = and i1 %Range2_all_ones, %or_ln416" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:99]   --->   Operation 47 'and' 'deleted_ones' <Predicate = (bias_en_V_read)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_4)   --->   "%and_ln781 = and i1 %carry_1, %Range2_all_ones" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:99]   --->   Operation 48 'and' 'and_ln781' <Predicate = (bias_en_V_read)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln786 = and i1 %p_Result_10, %deleted_ones" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:99]   --->   Operation 49 'and' 'and_ln786' <Predicate = (bias_en_V_read)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_4)   --->   "%or_ln786 = or i1 %and_ln781, %and_ln786" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:99]   --->   Operation 50 'or' 'or_ln786' <Predicate = (bias_en_V_read)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln340_4 = select i1 %or_ln786, i16 %sext_ln415, i16 -32768" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:99]   --->   Operation 51 'select' 'select_ln340_4' <Predicate = (bias_en_V_read)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node select_ln97)   --->   "%and_ln97 = and i1 %leaky_V_read, %bias_en_V_read" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:97]   --->   Operation 52 'and' 'and_ln97' <Predicate = (bias_en_V_read)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node select_ln97)   --->   "%and_ln97_1 = and i1 %and_ln97, %tmp" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:97]   --->   Operation 53 'and' 'and_ln97_1' <Predicate = (bias_en_V_read)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln97 = select i1 %and_ln97_1, i16 %select_ln340_4, i16 %activated_output_V" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:97]   --->   Operation 54 'select' 'select_ln97' <Predicate = (bias_en_V_read)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln97_1 = select i1 %bias_en_V_read, i16 %select_ln97, i16 %data_in_V_read" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:97]   --->   Operation 55 'select' 'select_ln97_1' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "ret i16 %select_ln97_1" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:112]   --->   Operation 56 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 1
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_in_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bias_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bias_en_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ leaky_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
leaky_V_read       (read      ) [ 0111]
bias_en_V_read     (read      ) [ 0111]
bias_V_read        (read      ) [ 0000]
data_in_V_read     (read      ) [ 0111]
lhs_V              (sext      ) [ 0000]
rhs_V              (sext      ) [ 0000]
ret_V              (add       ) [ 0000]
p_Result_s         (bitselect ) [ 0000]
p_Val2_16          (add       ) [ 0000]
p_Result_8         (bitselect ) [ 0000]
xor_ln786          (xor       ) [ 0000]
underflow          (and       ) [ 0000]
xor_ln340_8        (xor       ) [ 0000]
xor_ln340          (xor       ) [ 0000]
or_ln340           (or        ) [ 0000]
select_ln340       (select    ) [ 0000]
select_ln388       (select    ) [ 0000]
activated_output_V (select    ) [ 0111]
sext_ln1116        (sext      ) [ 0000]
r_V                (mul       ) [ 0101]
trunc_ln718        (trunc     ) [ 0101]
p_Result_9         (bitselect ) [ 0101]
Range2_all_ones    (bitselect ) [ 0101]
tmp                (bitselect ) [ 0000]
trunc_ln           (partselect) [ 0000]
sext_ln713         (sext      ) [ 0000]
tmp_11             (bitselect ) [ 0000]
r                  (icmp      ) [ 0000]
or_ln412           (or        ) [ 0000]
tmp_13             (bitselect ) [ 0000]
and_ln415          (and       ) [ 0000]
zext_ln415         (zext      ) [ 0000]
p_Val2_18          (add       ) [ 0000]
sext_ln415         (sext      ) [ 0000]
tmp_14             (bitselect ) [ 0000]
xor_ln416_1        (xor       ) [ 0000]
carry_1            (and       ) [ 0000]
p_Result_10        (bitselect ) [ 0000]
tmp_17             (bitselect ) [ 0000]
xor_ln779          (xor       ) [ 0000]
xor_ln416_2        (xor       ) [ 0000]
or_ln416_1         (or        ) [ 0000]
or_ln416           (or        ) [ 0000]
deleted_ones       (and       ) [ 0000]
and_ln781          (and       ) [ 0000]
and_ln786          (and       ) [ 0000]
or_ln786           (or        ) [ 0000]
select_ln340_4     (select    ) [ 0000]
and_ln97           (and       ) [ 0000]
and_ln97_1         (and       ) [ 0000]
select_ln97        (select    ) [ 0000]
select_ln97_1      (select    ) [ 0000]
ret_ln112          (ret       ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_in_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_in_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="bias_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="bias_en_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_en_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="leaky_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="leaky_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i17.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i22.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i14.i22.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i15.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1004" name="leaky_V_read_read_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="0" index="1" bw="1" slack="0"/>
<pin id="49" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="leaky_V_read/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="bias_en_V_read_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="0" index="1" bw="1" slack="0"/>
<pin id="55" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bias_en_V_read/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="bias_V_read_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="16" slack="0"/>
<pin id="60" dir="0" index="1" bw="16" slack="0"/>
<pin id="61" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bias_V_read/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="data_in_V_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="16" slack="0"/>
<pin id="66" dir="0" index="1" bw="16" slack="0"/>
<pin id="67" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_in_V_read/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="lhs_V_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="16" slack="0"/>
<pin id="72" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="rhs_V_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="16" slack="0"/>
<pin id="76" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="ret_V_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="16" slack="0"/>
<pin id="80" dir="0" index="1" bw="16" slack="0"/>
<pin id="81" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="p_Result_s_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="0" index="1" bw="17" slack="0"/>
<pin id="87" dir="0" index="2" bw="6" slack="0"/>
<pin id="88" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="p_Val2_16_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="16" slack="0"/>
<pin id="94" dir="0" index="1" bw="16" slack="0"/>
<pin id="95" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_16/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="p_Result_8_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="0" index="1" bw="16" slack="0"/>
<pin id="101" dir="0" index="2" bw="5" slack="0"/>
<pin id="102" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_8/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="xor_ln786_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln786/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="underflow_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="underflow/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="xor_ln340_8_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340_8/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="xor_ln340_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="or_ln340_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="select_ln340_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="0" index="1" bw="16" slack="0"/>
<pin id="139" dir="0" index="2" bw="16" slack="0"/>
<pin id="140" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="select_ln388_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="0" index="1" bw="16" slack="0"/>
<pin id="147" dir="0" index="2" bw="16" slack="0"/>
<pin id="148" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln388/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="activated_output_V_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="0" index="1" bw="16" slack="0"/>
<pin id="155" dir="0" index="2" bw="16" slack="0"/>
<pin id="156" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="activated_output_V/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="sext_ln1116_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="16" slack="1"/>
<pin id="162" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116/2 "/>
</bind>
</comp>

<comp id="163" class="1004" name="trunc_ln718_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="22" slack="0"/>
<pin id="165" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln718/2 "/>
</bind>
</comp>

<comp id="166" class="1004" name="p_Result_9_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="0" index="1" bw="22" slack="0"/>
<pin id="169" dir="0" index="2" bw="6" slack="0"/>
<pin id="170" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_9/2 "/>
</bind>
</comp>

<comp id="173" class="1004" name="Range2_all_ones_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="1" slack="0"/>
<pin id="175" dir="0" index="1" bw="22" slack="0"/>
<pin id="176" dir="0" index="2" bw="6" slack="0"/>
<pin id="177" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="Range2_all_ones/2 "/>
</bind>
</comp>

<comp id="180" class="1004" name="tmp_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="0" index="1" bw="16" slack="2"/>
<pin id="183" dir="0" index="2" bw="5" slack="0"/>
<pin id="184" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="187" class="1004" name="trunc_ln_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="14" slack="0"/>
<pin id="189" dir="0" index="1" bw="22" slack="1"/>
<pin id="190" dir="0" index="2" bw="5" slack="0"/>
<pin id="191" dir="0" index="3" bw="6" slack="0"/>
<pin id="192" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/3 "/>
</bind>
</comp>

<comp id="196" class="1004" name="sext_ln713_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="14" slack="0"/>
<pin id="198" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln713/3 "/>
</bind>
</comp>

<comp id="200" class="1004" name="tmp_11_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="0" index="1" bw="22" slack="1"/>
<pin id="203" dir="0" index="2" bw="5" slack="0"/>
<pin id="204" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_11/3 "/>
</bind>
</comp>

<comp id="207" class="1004" name="r_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="7" slack="1"/>
<pin id="209" dir="0" index="1" bw="7" slack="0"/>
<pin id="210" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="r/3 "/>
</bind>
</comp>

<comp id="212" class="1004" name="or_ln412_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="0"/>
<pin id="214" dir="0" index="1" bw="1" slack="0"/>
<pin id="215" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln412/3 "/>
</bind>
</comp>

<comp id="218" class="1004" name="tmp_13_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="0"/>
<pin id="220" dir="0" index="1" bw="22" slack="1"/>
<pin id="221" dir="0" index="2" bw="4" slack="0"/>
<pin id="222" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_13/3 "/>
</bind>
</comp>

<comp id="225" class="1004" name="and_ln415_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="1" slack="0"/>
<pin id="227" dir="0" index="1" bw="1" slack="0"/>
<pin id="228" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln415/3 "/>
</bind>
</comp>

<comp id="231" class="1004" name="zext_ln415_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="1" slack="0"/>
<pin id="233" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln415/3 "/>
</bind>
</comp>

<comp id="235" class="1004" name="p_Val2_18_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="14" slack="0"/>
<pin id="237" dir="0" index="1" bw="1" slack="0"/>
<pin id="238" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_18/3 "/>
</bind>
</comp>

<comp id="241" class="1004" name="sext_ln415_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="15" slack="0"/>
<pin id="243" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln415/3 "/>
</bind>
</comp>

<comp id="245" class="1004" name="tmp_14_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="1" slack="0"/>
<pin id="247" dir="0" index="1" bw="15" slack="0"/>
<pin id="248" dir="0" index="2" bw="5" slack="0"/>
<pin id="249" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_14/3 "/>
</bind>
</comp>

<comp id="253" class="1004" name="xor_ln416_1_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="1" slack="0"/>
<pin id="255" dir="0" index="1" bw="1" slack="0"/>
<pin id="256" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln416_1/3 "/>
</bind>
</comp>

<comp id="259" class="1004" name="carry_1_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="1" slack="1"/>
<pin id="261" dir="0" index="1" bw="1" slack="0"/>
<pin id="262" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="carry_1/3 "/>
</bind>
</comp>

<comp id="264" class="1004" name="p_Result_10_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="0"/>
<pin id="266" dir="0" index="1" bw="15" slack="0"/>
<pin id="267" dir="0" index="2" bw="5" slack="0"/>
<pin id="268" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_10/3 "/>
</bind>
</comp>

<comp id="272" class="1004" name="tmp_17_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="1" slack="0"/>
<pin id="274" dir="0" index="1" bw="22" slack="1"/>
<pin id="275" dir="0" index="2" bw="6" slack="0"/>
<pin id="276" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_17/3 "/>
</bind>
</comp>

<comp id="279" class="1004" name="xor_ln779_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="1" slack="0"/>
<pin id="281" dir="0" index="1" bw="1" slack="0"/>
<pin id="282" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln779/3 "/>
</bind>
</comp>

<comp id="285" class="1004" name="xor_ln416_2_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="1" slack="1"/>
<pin id="287" dir="0" index="1" bw="1" slack="0"/>
<pin id="288" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln416_2/3 "/>
</bind>
</comp>

<comp id="290" class="1004" name="or_ln416_1_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="1" slack="0"/>
<pin id="292" dir="0" index="1" bw="1" slack="0"/>
<pin id="293" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln416_1/3 "/>
</bind>
</comp>

<comp id="296" class="1004" name="or_ln416_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="1" slack="0"/>
<pin id="298" dir="0" index="1" bw="1" slack="0"/>
<pin id="299" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln416/3 "/>
</bind>
</comp>

<comp id="302" class="1004" name="deleted_ones_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="1" slack="1"/>
<pin id="304" dir="0" index="1" bw="1" slack="0"/>
<pin id="305" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="deleted_ones/3 "/>
</bind>
</comp>

<comp id="307" class="1004" name="and_ln781_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="1" slack="0"/>
<pin id="309" dir="0" index="1" bw="1" slack="1"/>
<pin id="310" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln781/3 "/>
</bind>
</comp>

<comp id="312" class="1004" name="and_ln786_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="1" slack="0"/>
<pin id="314" dir="0" index="1" bw="1" slack="0"/>
<pin id="315" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln786/3 "/>
</bind>
</comp>

<comp id="318" class="1004" name="or_ln786_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="1" slack="0"/>
<pin id="320" dir="0" index="1" bw="1" slack="0"/>
<pin id="321" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln786/3 "/>
</bind>
</comp>

<comp id="324" class="1004" name="select_ln340_4_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="1" slack="0"/>
<pin id="326" dir="0" index="1" bw="16" slack="0"/>
<pin id="327" dir="0" index="2" bw="16" slack="0"/>
<pin id="328" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340_4/3 "/>
</bind>
</comp>

<comp id="332" class="1004" name="and_ln97_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="1" slack="2"/>
<pin id="334" dir="0" index="1" bw="1" slack="2"/>
<pin id="335" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln97/3 "/>
</bind>
</comp>

<comp id="336" class="1004" name="and_ln97_1_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="1" slack="0"/>
<pin id="338" dir="0" index="1" bw="1" slack="0"/>
<pin id="339" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln97_1/3 "/>
</bind>
</comp>

<comp id="342" class="1004" name="select_ln97_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="1" slack="0"/>
<pin id="344" dir="0" index="1" bw="16" slack="0"/>
<pin id="345" dir="0" index="2" bw="16" slack="2"/>
<pin id="346" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln97/3 "/>
</bind>
</comp>

<comp id="349" class="1004" name="select_ln97_1_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="1" slack="2"/>
<pin id="351" dir="0" index="1" bw="16" slack="0"/>
<pin id="352" dir="0" index="2" bw="16" slack="2"/>
<pin id="353" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln97_1/3 "/>
</bind>
</comp>

<comp id="355" class="1007" name="r_V_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="22" slack="0"/>
<pin id="357" dir="0" index="1" bw="16" slack="0"/>
<pin id="358" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V/2 "/>
</bind>
</comp>

<comp id="364" class="1005" name="leaky_V_read_reg_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="1" slack="2"/>
<pin id="366" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="leaky_V_read "/>
</bind>
</comp>

<comp id="369" class="1005" name="bias_en_V_read_reg_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="1" slack="1"/>
<pin id="371" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="bias_en_V_read "/>
</bind>
</comp>

<comp id="375" class="1005" name="data_in_V_read_reg_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="16" slack="2"/>
<pin id="377" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="data_in_V_read "/>
</bind>
</comp>

<comp id="380" class="1005" name="activated_output_V_reg_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="16" slack="1"/>
<pin id="382" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="activated_output_V "/>
</bind>
</comp>

<comp id="387" class="1005" name="r_V_reg_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="22" slack="1"/>
<pin id="389" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="r_V "/>
</bind>
</comp>

<comp id="395" class="1005" name="trunc_ln718_reg_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="7" slack="1"/>
<pin id="397" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln718 "/>
</bind>
</comp>

<comp id="400" class="1005" name="p_Result_9_reg_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="1" slack="1"/>
<pin id="402" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_9 "/>
</bind>
</comp>

<comp id="406" class="1005" name="Range2_all_ones_reg_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="1" slack="1"/>
<pin id="408" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="Range2_all_ones "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="50"><net_src comp="8" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="51"><net_src comp="6" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="56"><net_src comp="8" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="4" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="62"><net_src comp="10" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="2" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="68"><net_src comp="10" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="0" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="73"><net_src comp="64" pin="2"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="58" pin="2"/><net_sink comp="74" pin=0"/></net>

<net id="82"><net_src comp="74" pin="1"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="70" pin="1"/><net_sink comp="78" pin=1"/></net>

<net id="89"><net_src comp="12" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="78" pin="2"/><net_sink comp="84" pin=1"/></net>

<net id="91"><net_src comp="14" pin="0"/><net_sink comp="84" pin=2"/></net>

<net id="96"><net_src comp="64" pin="2"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="58" pin="2"/><net_sink comp="92" pin=1"/></net>

<net id="103"><net_src comp="16" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="92" pin="2"/><net_sink comp="98" pin=1"/></net>

<net id="105"><net_src comp="18" pin="0"/><net_sink comp="98" pin=2"/></net>

<net id="110"><net_src comp="98" pin="3"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="20" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="84" pin="3"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="106" pin="2"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="84" pin="3"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="98" pin="3"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="84" pin="3"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="20" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="98" pin="3"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="124" pin="2"/><net_sink comp="130" pin=1"/></net>

<net id="141"><net_src comp="118" pin="2"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="22" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="143"><net_src comp="92" pin="2"/><net_sink comp="136" pin=2"/></net>

<net id="149"><net_src comp="112" pin="2"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="24" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="151"><net_src comp="92" pin="2"/><net_sink comp="144" pin=2"/></net>

<net id="157"><net_src comp="130" pin="2"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="136" pin="3"/><net_sink comp="152" pin=1"/></net>

<net id="159"><net_src comp="144" pin="3"/><net_sink comp="152" pin=2"/></net>

<net id="171"><net_src comp="28" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="172"><net_src comp="30" pin="0"/><net_sink comp="166" pin=2"/></net>

<net id="178"><net_src comp="28" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="179"><net_src comp="30" pin="0"/><net_sink comp="173" pin=2"/></net>

<net id="185"><net_src comp="16" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="186"><net_src comp="18" pin="0"/><net_sink comp="180" pin=2"/></net>

<net id="193"><net_src comp="32" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="194"><net_src comp="34" pin="0"/><net_sink comp="187" pin=2"/></net>

<net id="195"><net_src comp="30" pin="0"/><net_sink comp="187" pin=3"/></net>

<net id="199"><net_src comp="187" pin="4"/><net_sink comp="196" pin=0"/></net>

<net id="205"><net_src comp="28" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="206"><net_src comp="34" pin="0"/><net_sink comp="200" pin=2"/></net>

<net id="211"><net_src comp="36" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="216"><net_src comp="207" pin="2"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="200" pin="3"/><net_sink comp="212" pin=1"/></net>

<net id="223"><net_src comp="28" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="224"><net_src comp="38" pin="0"/><net_sink comp="218" pin=2"/></net>

<net id="229"><net_src comp="218" pin="3"/><net_sink comp="225" pin=0"/></net>

<net id="230"><net_src comp="212" pin="2"/><net_sink comp="225" pin=1"/></net>

<net id="234"><net_src comp="225" pin="2"/><net_sink comp="231" pin=0"/></net>

<net id="239"><net_src comp="196" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="240"><net_src comp="231" pin="1"/><net_sink comp="235" pin=1"/></net>

<net id="244"><net_src comp="235" pin="2"/><net_sink comp="241" pin=0"/></net>

<net id="250"><net_src comp="40" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="251"><net_src comp="235" pin="2"/><net_sink comp="245" pin=1"/></net>

<net id="252"><net_src comp="42" pin="0"/><net_sink comp="245" pin=2"/></net>

<net id="257"><net_src comp="245" pin="3"/><net_sink comp="253" pin=0"/></net>

<net id="258"><net_src comp="20" pin="0"/><net_sink comp="253" pin=1"/></net>

<net id="263"><net_src comp="253" pin="2"/><net_sink comp="259" pin=1"/></net>

<net id="269"><net_src comp="40" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="270"><net_src comp="235" pin="2"/><net_sink comp="264" pin=1"/></net>

<net id="271"><net_src comp="42" pin="0"/><net_sink comp="264" pin=2"/></net>

<net id="277"><net_src comp="28" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="278"><net_src comp="44" pin="0"/><net_sink comp="272" pin=2"/></net>

<net id="283"><net_src comp="272" pin="3"/><net_sink comp="279" pin=0"/></net>

<net id="284"><net_src comp="20" pin="0"/><net_sink comp="279" pin=1"/></net>

<net id="289"><net_src comp="20" pin="0"/><net_sink comp="285" pin=1"/></net>

<net id="294"><net_src comp="245" pin="3"/><net_sink comp="290" pin=0"/></net>

<net id="295"><net_src comp="285" pin="2"/><net_sink comp="290" pin=1"/></net>

<net id="300"><net_src comp="290" pin="2"/><net_sink comp="296" pin=0"/></net>

<net id="301"><net_src comp="279" pin="2"/><net_sink comp="296" pin=1"/></net>

<net id="306"><net_src comp="296" pin="2"/><net_sink comp="302" pin=1"/></net>

<net id="311"><net_src comp="259" pin="2"/><net_sink comp="307" pin=0"/></net>

<net id="316"><net_src comp="264" pin="3"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="302" pin="2"/><net_sink comp="312" pin=1"/></net>

<net id="322"><net_src comp="307" pin="2"/><net_sink comp="318" pin=0"/></net>

<net id="323"><net_src comp="312" pin="2"/><net_sink comp="318" pin=1"/></net>

<net id="329"><net_src comp="318" pin="2"/><net_sink comp="324" pin=0"/></net>

<net id="330"><net_src comp="241" pin="1"/><net_sink comp="324" pin=1"/></net>

<net id="331"><net_src comp="24" pin="0"/><net_sink comp="324" pin=2"/></net>

<net id="340"><net_src comp="332" pin="2"/><net_sink comp="336" pin=0"/></net>

<net id="341"><net_src comp="180" pin="3"/><net_sink comp="336" pin=1"/></net>

<net id="347"><net_src comp="336" pin="2"/><net_sink comp="342" pin=0"/></net>

<net id="348"><net_src comp="324" pin="3"/><net_sink comp="342" pin=1"/></net>

<net id="354"><net_src comp="342" pin="3"/><net_sink comp="349" pin=1"/></net>

<net id="359"><net_src comp="26" pin="0"/><net_sink comp="355" pin=0"/></net>

<net id="360"><net_src comp="160" pin="1"/><net_sink comp="355" pin=1"/></net>

<net id="361"><net_src comp="355" pin="2"/><net_sink comp="163" pin=0"/></net>

<net id="362"><net_src comp="355" pin="2"/><net_sink comp="166" pin=1"/></net>

<net id="363"><net_src comp="355" pin="2"/><net_sink comp="173" pin=1"/></net>

<net id="367"><net_src comp="46" pin="2"/><net_sink comp="364" pin=0"/></net>

<net id="368"><net_src comp="364" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="372"><net_src comp="52" pin="2"/><net_sink comp="369" pin=0"/></net>

<net id="373"><net_src comp="369" pin="1"/><net_sink comp="332" pin=1"/></net>

<net id="374"><net_src comp="369" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="378"><net_src comp="64" pin="2"/><net_sink comp="375" pin=0"/></net>

<net id="379"><net_src comp="375" pin="1"/><net_sink comp="349" pin=2"/></net>

<net id="383"><net_src comp="152" pin="3"/><net_sink comp="380" pin=0"/></net>

<net id="384"><net_src comp="380" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="385"><net_src comp="380" pin="1"/><net_sink comp="180" pin=1"/></net>

<net id="386"><net_src comp="380" pin="1"/><net_sink comp="342" pin=2"/></net>

<net id="390"><net_src comp="355" pin="2"/><net_sink comp="387" pin=0"/></net>

<net id="391"><net_src comp="387" pin="1"/><net_sink comp="187" pin=1"/></net>

<net id="392"><net_src comp="387" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="393"><net_src comp="387" pin="1"/><net_sink comp="218" pin=1"/></net>

<net id="394"><net_src comp="387" pin="1"/><net_sink comp="272" pin=1"/></net>

<net id="398"><net_src comp="163" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="399"><net_src comp="395" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="403"><net_src comp="166" pin="3"/><net_sink comp="400" pin=0"/></net>

<net id="404"><net_src comp="400" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="405"><net_src comp="400" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="409"><net_src comp="173" pin="3"/><net_sink comp="406" pin=0"/></net>

<net id="410"><net_src comp="406" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="411"><net_src comp="406" pin="1"/><net_sink comp="307" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: data_in_V | {}
	Port: bias_V | {}
	Port: bias_en_V | {}
	Port: leaky_V | {}
 - Input state : 
	Port: post_process_unit : data_in_V | {1 }
	Port: post_process_unit : bias_V | {1 }
	Port: post_process_unit : bias_en_V | {1 }
	Port: post_process_unit : leaky_V | {1 }
  - Chain level:
	State 1
		ret_V : 1
		p_Result_s : 2
		p_Result_8 : 1
		xor_ln786 : 2
		underflow : 2
		xor_ln340_8 : 3
		xor_ln340 : 3
		or_ln340 : 3
		select_ln340 : 3
		select_ln388 : 2
		activated_output_V : 3
	State 2
		r_V : 1
		trunc_ln718 : 2
		p_Result_9 : 2
		Range2_all_ones : 2
	State 3
		sext_ln713 : 1
		or_ln412 : 1
		and_ln415 : 1
		zext_ln415 : 1
		p_Val2_18 : 2
		sext_ln415 : 3
		tmp_14 : 3
		xor_ln416_1 : 4
		carry_1 : 4
		p_Result_10 : 3
		xor_ln779 : 1
		or_ln416_1 : 4
		or_ln416 : 4
		deleted_ones : 4
		and_ln781 : 4
		and_ln786 : 4
		or_ln786 : 4
		select_ln340_4 : 4
		select_ln97 : 5
		select_ln97_1 : 6
		ret_ln112 : 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|---------|
| Operation|      Functional Unit      |  DSP48E |    FF   |   LUT   |
|----------|---------------------------|---------|---------|---------|
|          |    select_ln340_fu_136    |    0    |    0    |    16   |
|          |    select_ln388_fu_144    |    0    |    0    |    16   |
|  select  | activated_output_V_fu_152 |    0    |    0    |    16   |
|          |   select_ln340_4_fu_324   |    0    |    0    |    16   |
|          |     select_ln97_fu_342    |    0    |    0    |    16   |
|          |    select_ln97_1_fu_349   |    0    |    0    |    16   |
|----------|---------------------------|---------|---------|---------|
|          |        ret_V_fu_78        |    0    |    0    |    23   |
|    add   |      p_Val2_16_fu_92      |    0    |    0    |    23   |
|          |      p_Val2_18_fu_235     |    0    |    0    |    19   |
|----------|---------------------------|---------|---------|---------|
|          |      underflow_fu_112     |    0    |    0    |    2    |
|          |      and_ln415_fu_225     |    0    |    0    |    2    |
|          |       carry_1_fu_259      |    0    |    0    |    2    |
|    and   |    deleted_ones_fu_302    |    0    |    0    |    2    |
|          |      and_ln781_fu_307     |    0    |    0    |    2    |
|          |      and_ln786_fu_312     |    0    |    0    |    2    |
|          |      and_ln97_fu_332      |    0    |    0    |    2    |
|          |     and_ln97_1_fu_336     |    0    |    0    |    2    |
|----------|---------------------------|---------|---------|---------|
|          |      xor_ln786_fu_106     |    0    |    0    |    2    |
|          |     xor_ln340_8_fu_118    |    0    |    0    |    2    |
|    xor   |      xor_ln340_fu_124     |    0    |    0    |    2    |
|          |     xor_ln416_1_fu_253    |    0    |    0    |    2    |
|          |      xor_ln779_fu_279     |    0    |    0    |    2    |
|          |     xor_ln416_2_fu_285    |    0    |    0    |    2    |
|----------|---------------------------|---------|---------|---------|
|   icmp   |          r_fu_207         |    0    |    0    |    11   |
|----------|---------------------------|---------|---------|---------|
|          |      or_ln340_fu_130      |    0    |    0    |    2    |
|          |      or_ln412_fu_212      |    0    |    0    |    2    |
|    or    |     or_ln416_1_fu_290     |    0    |    0    |    2    |
|          |      or_ln416_fu_296      |    0    |    0    |    2    |
|          |      or_ln786_fu_318      |    0    |    0    |    2    |
|----------|---------------------------|---------|---------|---------|
|    mul   |         r_V_fu_355        |    1    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |  leaky_V_read_read_fu_46  |    0    |    0    |    0    |
|   read   | bias_en_V_read_read_fu_52 |    0    |    0    |    0    |
|          |   bias_V_read_read_fu_58  |    0    |    0    |    0    |
|          | data_in_V_read_read_fu_64 |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |        lhs_V_fu_70        |    0    |    0    |    0    |
|          |        rhs_V_fu_74        |    0    |    0    |    0    |
|   sext   |     sext_ln1116_fu_160    |    0    |    0    |    0    |
|          |     sext_ln713_fu_196     |    0    |    0    |    0    |
|          |     sext_ln415_fu_241     |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |      p_Result_s_fu_84     |    0    |    0    |    0    |
|          |      p_Result_8_fu_98     |    0    |    0    |    0    |
|          |     p_Result_9_fu_166     |    0    |    0    |    0    |
|          |   Range2_all_ones_fu_173  |    0    |    0    |    0    |
| bitselect|         tmp_fu_180        |    0    |    0    |    0    |
|          |       tmp_11_fu_200       |    0    |    0    |    0    |
|          |       tmp_13_fu_218       |    0    |    0    |    0    |
|          |       tmp_14_fu_245       |    0    |    0    |    0    |
|          |     p_Result_10_fu_264    |    0    |    0    |    0    |
|          |       tmp_17_fu_272       |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   trunc  |     trunc_ln718_fu_163    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|partselect|      trunc_ln_fu_187      |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   zext   |     zext_ln415_fu_231     |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   Total  |                           |    1    |    0    |   210   |
|----------|---------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|  Range2_all_ones_reg_406 |    1   |
|activated_output_V_reg_380|   16   |
|  bias_en_V_read_reg_369  |    1   |
|  data_in_V_read_reg_375  |   16   |
|   leaky_V_read_reg_364   |    1   |
|    p_Result_9_reg_400    |    1   |
|        r_V_reg_387       |   22   |
|    trunc_ln718_reg_395   |    7   |
+--------------------------+--------+
|           Total          |   65   |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           | DSP48E |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    1   |    0   |   210  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |   65   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   65   |   210  |
+-----------+--------+--------+--------+
