Analysis & Synthesis report for acelerometer
Thu May 02 20:31:13 2024
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. State Machine - |de10litegum|gumnut_with_mem:gumnut|gumnut:core|state
 10. User-Specified and Inferred Latches
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Parameter Settings for User Entity Instance: gumnut_with_mem:gumnut
 17. Parameter Settings for User Entity Instance: gumnut_with_mem:gumnut|gumnut:core
 18. Parameter Settings for User Entity Instance: uart:uart_de10
 19. Parameter Settings for User Entity Instance: spi_pll:pll|altpll:altpll_component
 20. Parameter Settings for User Entity Instance: spi_ee_config:spi_config
 21. Parameter Settings for User Entity Instance: spi_ee_config:spi_config|spi_controller:u_spi_controller
 22. Parameter Settings for Inferred Entity Instance: DisplayController:display_ctrl|lpm_divide:Mod1
 23. Parameter Settings for Inferred Entity Instance: DisplayController:display_ctrl|lpm_divide:Mod0
 24. Parameter Settings for Inferred Entity Instance: DisplayController:display_ctrl|lpm_divide:Div1
 25. Parameter Settings for Inferred Entity Instance: DisplayController:display_ctrl|lpm_divide:Div0
 26. altpll Parameter Settings by Entity Instance
 27. Port Connectivity Checks: "spi_ee_config:spi_config"
 28. Port Connectivity Checks: "uart:uart_de10"
 29. Port Connectivity Checks: "gumnut_with_mem:gumnut"
 30. Post-Synthesis Netlist Statistics for Top Partition
 31. Elapsed Time Per Partition
 32. Analysis & Synthesis Messages
 33. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu May 02 20:31:13 2024       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; acelerometer                                ;
; Top-level Entity Name              ; de10litegum                                 ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 5,100                                       ;
;     Total combinational functions  ; 3,000                                       ;
;     Dedicated logic registers      ; 2,494                                       ;
; Total registers                    ; 2494                                        ;
; Total pins                         ; 52                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C6GES   ;                    ;
; Top-level entity name                                            ; de10litegum        ; acelerometer       ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
;     Processor 5            ;   0.1%      ;
;     Processor 6            ;   0.1%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                               ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                           ; Library ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------+---------+
; uart.vhd                         ; yes             ; User VHDL File               ; C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/uart.vhd                   ;         ;
; display_control.vhd              ; yes             ; User VHDL File               ; C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/display_control.vhd        ;         ;
; DisplayController.vhd            ; yes             ; User VHDL File               ; C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/DisplayController.vhd      ;         ;
; debounce.vhd                     ; yes             ; User VHDL File               ; C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/debounce.vhd               ;         ;
; v/spi_pll.v                      ; yes             ; User Wizard-Generated File   ; C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/v/spi_pll.v                ;         ;
; v/spi_param.h                    ; yes             ; User File                    ; C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/v/spi_param.h              ;         ;
; v/spi_ee_config.v                ; yes             ; User Verilog HDL File        ; C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/v/spi_ee_config.v          ;         ;
; v/spi_controller.v               ; yes             ; User Verilog HDL File        ; C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/v/spi_controller.v         ;         ;
; v/reset_delay.v                  ; yes             ; User Verilog HDL File        ; C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/v/reset_delay.v            ;         ;
; v/led_driver.v                   ; yes             ; User Verilog HDL File        ; C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/v/led_driver.v             ;         ;
; de10litegum.vhd                  ; yes             ; User VHDL File               ; C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/de10litegum.vhd            ;         ;
; gumnut_with_mem.vhd              ; yes             ; User VHDL File               ; C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnut_with_mem.vhd        ;         ;
; gumnut_defs.vhd                  ; yes             ; User VHDL File               ; C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnut_defs.vhd            ;         ;
; gumnut-rtl_unpipelined.vhd       ; yes             ; User VHDL File               ; C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnut-rtl_unpipelined.vhd ;         ;
; gumnut.vhd                       ; yes             ; User VHDL File               ; C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnut.vhd                 ;         ;
; gumnut_with_mem-struct.vhd       ; yes             ; User VHDL File               ; C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnut_with_mem-struct.vhd ;         ;
; data_mem.v                       ; yes             ; User Verilog HDL File        ; C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/data_mem.v                 ;         ;
; inst_mem.v                       ; yes             ; User Verilog HDL File        ; C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/inst_mem.v                 ;         ;
; gumnutproyecto_data.dat          ; yes             ; Auto-Found Unspecified File  ; C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnutproyecto_data.dat    ;         ;
; gumnutproyecto_text.dat          ; yes             ; Auto-Found Unspecified File  ; C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnutproyecto_text.dat    ;         ;
; altpll.tdf                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf                      ;         ;
; aglobal181.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc                  ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_pll.inc                 ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratixii_pll.inc               ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/cycloneii_pll.inc               ;         ;
; db/spi_pll_altpll.v              ; yes             ; Auto-Generated Megafunction  ; C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/db/spi_pll_altpll.v        ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_divide.tdf                  ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/abs_divider.inc                 ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sign_div_unsign.inc             ;         ;
; db/lpm_divide_2nl.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/db/lpm_divide_2nl.tdf      ;         ;
; db/sign_div_unsign_1nh.tdf       ; yes             ; Auto-Generated Megafunction  ; C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/db/sign_div_unsign_1nh.tdf ;         ;
; db/alt_u_div_cke.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/db/alt_u_div_cke.tdf       ;         ;
; db/add_sub_t3c.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/db/add_sub_t3c.tdf         ;         ;
; db/add_sub_u3c.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/db/add_sub_u3c.tdf         ;         ;
; db/lpm_divide_itl.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/db/lpm_divide_itl.tdf      ;         ;
; db/sign_div_unsign_klh.tdf       ; yes             ; Auto-Generated Megafunction  ; C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/db/sign_div_unsign_klh.tdf ;         ;
; db/alt_u_div_ihe.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/db/alt_u_div_ihe.tdf       ;         ;
; db/lpm_divide_ltl.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/db/lpm_divide_ltl.tdf      ;         ;
; db/sign_div_unsign_nlh.tdf       ; yes             ; Auto-Generated Megafunction  ; C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/db/sign_div_unsign_nlh.tdf ;         ;
; db/alt_u_div_ohe.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/db/alt_u_div_ohe.tdf       ;         ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimated Total logic elements              ; 5,100          ;
;                                             ;                ;
; Total combinational functions               ; 3000           ;
; Logic element usage by number of LUT inputs ;                ;
;     -- 4 input functions                    ; 2048           ;
;     -- 3 input functions                    ; 650            ;
;     -- <=2 input functions                  ; 302            ;
;                                             ;                ;
; Logic elements by mode                      ;                ;
;     -- normal mode                          ; 2807           ;
;     -- arithmetic mode                      ; 193            ;
;                                             ;                ;
; Total registers                             ; 2494           ;
;     -- Dedicated logic registers            ; 2494           ;
;     -- I/O registers                        ; 0              ;
;                                             ;                ;
; I/O pins                                    ; 52             ;
;                                             ;                ;
; Embedded Multiplier 9-bit elements          ; 0              ;
;                                             ;                ;
; Total PLLs                                  ; 1              ;
;     -- PLLs                                 ; 1              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 2429           ;
; Total fan-out                               ; 18308          ;
; Average fan-out                             ; 3.27           ;
+---------------------------------------------+----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                               ;
+-------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node                ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                                         ; Entity Name         ; Library Name ;
+-------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; |de10litegum                              ; 3000 (55)           ; 2494 (10)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 52   ; 0            ; 0          ; |de10litegum                                                                                                                                ; de10litegum         ; work         ;
;    |DisplayController:display_ctrl|       ; 284 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10litegum|DisplayController:display_ctrl                                                                                                 ; DisplayController   ; work         ;
;       |display_control:Decoder_hundreds|  ; 3 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10litegum|DisplayController:display_ctrl|display_control:Decoder_hundreds                                                                ; display_control     ; work         ;
;       |display_control:Decoder_ones|      ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10litegum|DisplayController:display_ctrl|display_control:Decoder_ones                                                                    ; display_control     ; work         ;
;       |display_control:Decoder_tens|      ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10litegum|DisplayController:display_ctrl|display_control:Decoder_tens                                                                    ; display_control     ; work         ;
;       |lpm_divide:Div0|                   ; 26 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10litegum|DisplayController:display_ctrl|lpm_divide:Div0                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_ltl:auto_generated|  ; 26 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10litegum|DisplayController:display_ctrl|lpm_divide:Div0|lpm_divide_ltl:auto_generated                                                   ; lpm_divide_ltl      ; work         ;
;             |sign_div_unsign_nlh:divider| ; 26 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10litegum|DisplayController:display_ctrl|lpm_divide:Div0|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider                       ; sign_div_unsign_nlh ; work         ;
;                |alt_u_div_ohe:divider|    ; 26 (26)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10litegum|DisplayController:display_ctrl|lpm_divide:Div0|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider ; alt_u_div_ohe       ; work         ;
;       |lpm_divide:Div1|                   ; 88 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10litegum|DisplayController:display_ctrl|lpm_divide:Div1                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_itl:auto_generated|  ; 88 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10litegum|DisplayController:display_ctrl|lpm_divide:Div1|lpm_divide_itl:auto_generated                                                   ; lpm_divide_itl      ; work         ;
;             |sign_div_unsign_klh:divider| ; 88 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10litegum|DisplayController:display_ctrl|lpm_divide:Div1|lpm_divide_itl:auto_generated|sign_div_unsign_klh:divider                       ; sign_div_unsign_klh ; work         ;
;                |alt_u_div_ihe:divider|    ; 88 (88)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10litegum|DisplayController:display_ctrl|lpm_divide:Div1|lpm_divide_itl:auto_generated|sign_div_unsign_klh:divider|alt_u_div_ihe:divider ; alt_u_div_ihe       ; work         ;
;       |lpm_divide:Mod0|                   ; 52 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10litegum|DisplayController:display_ctrl|lpm_divide:Mod0                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_2nl:auto_generated|  ; 52 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10litegum|DisplayController:display_ctrl|lpm_divide:Mod0|lpm_divide_2nl:auto_generated                                                   ; lpm_divide_2nl      ; work         ;
;             |sign_div_unsign_1nh:divider| ; 52 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10litegum|DisplayController:display_ctrl|lpm_divide:Mod0|lpm_divide_2nl:auto_generated|sign_div_unsign_1nh:divider                       ; sign_div_unsign_1nh ; work         ;
;                |alt_u_div_cke:divider|    ; 52 (52)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10litegum|DisplayController:display_ctrl|lpm_divide:Mod0|lpm_divide_2nl:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_cke:divider ; alt_u_div_cke       ; work         ;
;       |lpm_divide:Mod1|                   ; 101 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10litegum|DisplayController:display_ctrl|lpm_divide:Mod1                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_2nl:auto_generated|  ; 101 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10litegum|DisplayController:display_ctrl|lpm_divide:Mod1|lpm_divide_2nl:auto_generated                                                   ; lpm_divide_2nl      ; work         ;
;             |sign_div_unsign_1nh:divider| ; 101 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10litegum|DisplayController:display_ctrl|lpm_divide:Mod1|lpm_divide_2nl:auto_generated|sign_div_unsign_1nh:divider                       ; sign_div_unsign_1nh ; work         ;
;                |alt_u_div_cke:divider|    ; 101 (101)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10litegum|DisplayController:display_ctrl|lpm_divide:Mod1|lpm_divide_2nl:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_cke:divider ; alt_u_div_cke       ; work         ;
;    |debounce:button_de10|                 ; 5 (5)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10litegum|debounce:button_de10                                                                                                           ; debounce            ; work         ;
;    |gumnut_with_mem:gumnut|               ; 2428 (0)            ; 2309 (0)                  ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10litegum|gumnut_with_mem:gumnut                                                                                                         ; gumnut_with_mem     ; work         ;
;       |data_mem:core_data_mem|            ; 1656 (1656)         ; 2057 (2057)               ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10litegum|gumnut_with_mem:gumnut|data_mem:core_data_mem                                                                                  ; data_mem            ; work         ;
;       |gumnut:core|                       ; 603 (603)           ; 252 (252)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10litegum|gumnut_with_mem:gumnut|gumnut:core                                                                                             ; gumnut              ; work         ;
;       |inst_mem:core_inst_mem|            ; 169 (169)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10litegum|gumnut_with_mem:gumnut|inst_mem:core_inst_mem                                                                                  ; inst_mem            ; work         ;
;    |led_driver:led|                       ; 72 (72)             ; 26 (26)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10litegum|led_driver:led                                                                                                                 ; led_driver          ; work         ;
;    |reset_delay:reset|                    ; 22 (22)             ; 22 (22)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10litegum|reset_delay:reset                                                                                                              ; reset_delay         ; work         ;
;    |spi_ee_config:spi_config|             ; 73 (54)             ; 66 (53)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10litegum|spi_ee_config:spi_config                                                                                                       ; spi_ee_config       ; work         ;
;       |spi_controller:u_spi_controller|   ; 19 (19)             ; 13 (13)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10litegum|spi_ee_config:spi_config|spi_controller:u_spi_controller                                                                       ; spi_controller      ; work         ;
;    |spi_pll:pll|                          ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10litegum|spi_pll:pll                                                                                                                    ; spi_pll             ; work         ;
;       |altpll:altpll_component|           ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10litegum|spi_pll:pll|altpll:altpll_component                                                                                            ; altpll              ; work         ;
;          |spi_pll_altpll:auto_generated|  ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10litegum|spi_pll:pll|altpll:altpll_component|spi_pll_altpll:auto_generated                                                              ; spi_pll_altpll      ; work         ;
;    |uart:uart_de10|                       ; 61 (61)             ; 57 (57)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10litegum|uart:uart_de10                                                                                                                 ; uart                ; work         ;
+-------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                      ;
+--------+--------------+---------+--------------+--------------+--------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance          ; IP Include File ;
+--------+--------------+---------+--------------+--------------+--------------------------+-----------------+
; Altera ; ALTPLL       ; 18.1    ; N/A          ; N/A          ; |de10litegum|spi_pll:pll ; v/spi_pll.v     ;
+--------+--------------+---------+--------------+--------------+--------------------------+-----------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |de10litegum|gumnut_with_mem:gumnut|gumnut:core|state                                                                              ;
+------------------------+-----------------+------------------------+-----------------+---------------------+--------------------+-------------------+
; Name                   ; state.int_state ; state.write_back_state ; state.mem_state ; state.execute_state ; state.decode_state ; state.fetch_state ;
+------------------------+-----------------+------------------------+-----------------+---------------------+--------------------+-------------------+
; state.fetch_state      ; 0               ; 0                      ; 0               ; 0                   ; 0                  ; 0                 ;
; state.decode_state     ; 0               ; 0                      ; 0               ; 0                   ; 1                  ; 1                 ;
; state.execute_state    ; 0               ; 0                      ; 0               ; 1                   ; 0                  ; 1                 ;
; state.mem_state        ; 0               ; 0                      ; 1               ; 0                   ; 0                  ; 1                 ;
; state.write_back_state ; 0               ; 1                      ; 0               ; 0                   ; 0                  ; 1                 ;
; state.int_state        ; 1               ; 0                      ; 0               ; 0                   ; 0                  ; 1                 ;
+------------------------+-----------------+------------------------+-----------------+---------------------+--------------------+-------------------+


+----------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                ;
+-----------------------------------------------------+---------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal ; Free of Timing Hazards ;
+-----------------------------------------------------+---------------------+------------------------+
; port_dat_i[0]                                       ; Mux2                ; yes                    ;
; port_dat_i[5]                                       ; Mux2                ; yes                    ;
; port_dat_i[6]                                       ; Mux2                ; yes                    ;
; port_dat_i[7]                                       ; Mux2                ; yes                    ;
; port_dat_i[1]                                       ; Mux2                ; yes                    ;
; port_dat_i[2]                                       ; Mux2                ; yes                    ;
; port_dat_i[3]                                       ; Mux2                ; yes                    ;
; port_dat_i[4]                                       ; Mux2                ; yes                    ;
; switch_inp[0]                                       ; process_3           ; yes                    ;
; acc_inp[0]                                          ; process_4           ; yes                    ;
; switch_inp[5]                                       ; process_3           ; yes                    ;
; acc_inp[5]                                          ; process_4           ; yes                    ;
; switch_inp[6]                                       ; process_3           ; yes                    ;
; acc_inp[6]                                          ; process_4           ; yes                    ;
; switch_inp[7]                                       ; process_3           ; yes                    ;
; acc_inp[7]                                          ; process_4           ; yes                    ;
; switch_inp[1]                                       ; process_3           ; yes                    ;
; acc_inp[1]                                          ; process_4           ; yes                    ;
; switch_inp[2]                                       ; process_3           ; yes                    ;
; acc_inp[2]                                          ; process_4           ; yes                    ;
; switch_inp[3]                                       ; process_3           ; yes                    ;
; acc_inp[3]                                          ; process_4           ; yes                    ;
; switch_inp[4]                                       ; process_3           ; yes                    ;
; acc_inp[4]                                          ; process_4           ; yes                    ;
; Number of user-specified and inferred latches = 24  ;                     ;                        ;
+-----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-----------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                  ;
+-------------------------------------------------------+---------------------------------------------+
; Register name                                         ; Reason for Removal                          ;
+-------------------------------------------------------+---------------------------------------------+
; key1_inp[1..7]                                        ; Stuck at GND due to stuck port data_in      ;
; spi_ee_config:spi_config|p2s_data[7]                  ; Stuck at GND due to stuck port data_in      ;
; spi_ee_config:spi_config|spi_state                    ; Merged with spi_ee_config:spi_config|spi_go ;
; spi_ee_config:spi_config|p2s_data[14]                 ; Stuck at GND due to stuck port data_in      ;
; gumnut_with_mem:gumnut|gumnut:core|\GPR_mem:GPR[0][0] ; Stuck at GND due to stuck port data_in      ;
; gumnut_with_mem:gumnut|gumnut:core|\GPR_mem:GPR[0][7] ; Stuck at GND due to stuck port data_in      ;
; gumnut_with_mem:gumnut|gumnut:core|\GPR_mem:GPR[0][6] ; Stuck at GND due to stuck port data_in      ;
; gumnut_with_mem:gumnut|gumnut:core|\GPR_mem:GPR[0][5] ; Stuck at GND due to stuck port data_in      ;
; gumnut_with_mem:gumnut|gumnut:core|\GPR_mem:GPR[0][4] ; Stuck at GND due to stuck port data_in      ;
; gumnut_with_mem:gumnut|gumnut:core|\GPR_mem:GPR[0][3] ; Stuck at GND due to stuck port data_in      ;
; gumnut_with_mem:gumnut|gumnut:core|\GPR_mem:GPR[0][2] ; Stuck at GND due to stuck port data_in      ;
; gumnut_with_mem:gumnut|gumnut:core|\GPR_mem:GPR[0][1] ; Stuck at GND due to stuck port data_in      ;
; spi_ee_config:spi_config|p2s_data[13]                 ; Stuck at VCC due to stuck port data_in      ;
; gumnut_with_mem:gumnut|gumnut:core|int_en             ; Lost fanout                                 ;
; gumnut_with_mem:gumnut|gumnut:core|state.int_state    ; Stuck at GND due to stuck port data_in      ;
; gumnut_with_mem:gumnut|gumnut:core|int_Z              ; Stuck at GND due to stuck port clock_enable ;
; gumnut_with_mem:gumnut|gumnut:core|int_C              ; Stuck at GND due to stuck port clock_enable ;
; gumnut_with_mem:gumnut|gumnut:core|int_PC[0..11]      ; Stuck at GND due to stuck port clock_enable ;
; Total Number of Removed Registers = 35                ;                                             ;
+-------------------------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                          ;
+----------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------+
; Register name                                      ; Reason for Removal        ; Registers Removed due to This Register                                              ;
+----------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------+
; gumnut_with_mem:gumnut|gumnut:core|state.int_state ; Stuck at GND              ; gumnut_with_mem:gumnut|gumnut:core|int_Z, gumnut_with_mem:gumnut|gumnut:core|int_C, ;
;                                                    ; due to stuck port data_in ; gumnut_with_mem:gumnut|gumnut:core|int_PC[0],                                       ;
;                                                    ;                           ; gumnut_with_mem:gumnut|gumnut:core|int_PC[1],                                       ;
;                                                    ;                           ; gumnut_with_mem:gumnut|gumnut:core|int_PC[2],                                       ;
;                                                    ;                           ; gumnut_with_mem:gumnut|gumnut:core|int_PC[3],                                       ;
;                                                    ;                           ; gumnut_with_mem:gumnut|gumnut:core|int_PC[4],                                       ;
;                                                    ;                           ; gumnut_with_mem:gumnut|gumnut:core|int_PC[5],                                       ;
;                                                    ;                           ; gumnut_with_mem:gumnut|gumnut:core|int_PC[6],                                       ;
;                                                    ;                           ; gumnut_with_mem:gumnut|gumnut:core|int_PC[7],                                       ;
;                                                    ;                           ; gumnut_with_mem:gumnut|gumnut:core|int_PC[8],                                       ;
;                                                    ;                           ; gumnut_with_mem:gumnut|gumnut:core|int_PC[9],                                       ;
;                                                    ;                           ; gumnut_with_mem:gumnut|gumnut:core|int_PC[10],                                      ;
;                                                    ;                           ; gumnut_with_mem:gumnut|gumnut:core|int_PC[11]                                       ;
+----------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2494  ;
; Number of registers using Synchronous Clear  ; 29    ;
; Number of registers using Synchronous Load   ; 9     ;
; Number of registers using Asynchronous Clear ; 207   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 2282  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------+
; Inverted Register Statistics                                                    ;
+-----------------------------------------------------------------------+---------+
; Inverted Register                                                     ; Fan out ;
+-----------------------------------------------------------------------+---------+
; uart:uart_de10|tx                                                     ; 1       ;
; led_driver:led|int2_count[23]                                         ; 13      ;
; uart:uart_de10|tx_buffer[0]                                           ; 1       ;
; reset_delay:reset|oRST                                                ; 66      ;
; spi_ee_config:spi_config|spi_controller:u_spi_controller|spi_count[3] ; 9       ;
; spi_ee_config:spi_config|spi_controller:u_spi_controller|spi_count[0] ; 11      ;
; spi_ee_config:spi_config|spi_controller:u_spi_controller|spi_count[2] ; 5       ;
; spi_ee_config:spi_config|spi_controller:u_spi_controller|spi_count[1] ; 5       ;
; uart:uart_de10|tx_buffer[1]                                           ; 1       ;
; tx_ena_de10                                                           ; 4       ;
; uart:uart_de10|tx_buffer[2]                                           ; 1       ;
; uart:uart_de10|tx_buffer[3]                                           ; 1       ;
; uart:uart_de10|tx_buffer[4]                                           ; 1       ;
; uart:uart_de10|tx_buffer[5]                                           ; 1       ;
; uart:uart_de10|tx_buffer[6]                                           ; 1       ;
; uart:uart_de10|tx_buffer[7]                                           ; 1       ;
; uart:uart_de10|tx_buffer[8]                                           ; 1       ;
; uart:uart_de10|tx_buffer[9]                                           ; 1       ;
; Total number of inverted registers = 18                               ;         ;
+-----------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------+
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |de10litegum|led_driver:led|int2_count[19]                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |de10litegum|uart:uart_de10|rx_count[1]                       ;
; 3:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |de10litegum|spi_ee_config:spi_config|read_idle_count[10]     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |de10litegum|gumnut_with_mem:gumnut|gumnut:core|SP[2]         ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |de10litegum|uart:uart_de10|tx_count[0]                       ;
; 8:1                ; 8 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; Yes        ; |de10litegum|gumnut_with_mem:gumnut|gumnut:core|GPR_rs[2]     ;
; 8:1                ; 8 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; Yes        ; |de10litegum|gumnut_with_mem:gumnut|gumnut:core|GPR_r2[7]     ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |de10litegum|spi_ee_config:spi_config|p2s_data[15]            ;
; 6:1                ; 5 bits    ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |de10litegum|spi_ee_config:spi_config|p2s_data[11]            ;
; 6:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |de10litegum|uart:uart_de10|os_count[1]                       ;
; 8:1                ; 12 bits   ; 60 LEs        ; 24 LEs               ; 36 LEs                 ; Yes        ; |de10litegum|gumnut_with_mem:gumnut|gumnut:core|PC[7]         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |de10litegum|uart:uart_de10|tx_buffer[1]                      ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |de10litegum|uart:uart_de10|tx_buffer[2]                      ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |de10litegum|gumnut_with_mem:gumnut|gumnut:core|fn            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |de10litegum|led_driver:led|oLED[4]                           ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |de10litegum|gumnut_with_mem:gumnut|gumnut:core|write_data    ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |de10litegum|led_driver:led|oLED[6]                           ;
; 6:1                ; 4 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |de10litegum|led_driver:led|abs_select_high[2]                ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |de10litegum|Mux8                                             ;
; 16:1               ; 2 bits    ; 20 LEs        ; 16 LEs               ; 4 LEs                  ; No         ; |de10litegum|gumnut_with_mem:gumnut|gumnut:core|data_adr_o[1] ;
; 16:1               ; 2 bits    ; 20 LEs        ; 16 LEs               ; 4 LEs                  ; No         ; |de10litegum|gumnut_with_mem:gumnut|gumnut:core|data_adr_o[5] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------+


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: gumnut_with_mem:gumnut ;
+----------------+-------------------------+--------------------------+
; Parameter Name ; Value                   ; Type                     ;
+----------------+-------------------------+--------------------------+
; imem_file_name ; gumnutproyecto_text.dat ; String                   ;
; dmem_file_name ; gumnutproyecto_data.dat ; String                   ;
; debug          ; false                   ; Enumerated               ;
+----------------+-------------------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: gumnut_with_mem:gumnut|gumnut:core ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; debug          ; false ; Enumerated                                             ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart:uart_de10 ;
+----------------+----------+---------------------------------+
; Parameter Name ; Value    ; Type                            ;
+----------------+----------+---------------------------------+
; clk_freq       ; 50000000 ; Signed Integer                  ;
; baud_rate      ; 115200   ; Signed Integer                  ;
; os_rate        ; 16       ; Signed Integer                  ;
; d_width        ; 8        ; Signed Integer                  ;
; parity         ; 0        ; Signed Integer                  ;
; parity_eo      ; '0'      ; Enumerated                      ;
+----------------+----------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: spi_pll:pll|altpll:altpll_component ;
+-------------------------------+---------------------------+----------------------+
; Parameter Name                ; Value                     ; Type                 ;
+-------------------------------+---------------------------+----------------------+
; OPERATION_MODE                ; NORMAL                    ; Untyped              ;
; PLL_TYPE                      ; AUTO                      ; Untyped              ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=spi_pll ; Untyped              ;
; QUALIFY_CONF_DONE             ; OFF                       ; Untyped              ;
; COMPENSATE_CLOCK              ; CLK0                      ; Untyped              ;
; SCAN_CHAIN                    ; LONG                      ; Untyped              ;
; PRIMARY_CLOCK                 ; INCLK0                    ; Untyped              ;
; INCLK0_INPUT_FREQUENCY        ; 20000                     ; Signed Integer       ;
; INCLK1_INPUT_FREQUENCY        ; 0                         ; Untyped              ;
; GATE_LOCK_SIGNAL              ; NO                        ; Untyped              ;
; GATE_LOCK_COUNTER             ; 0                         ; Untyped              ;
; LOCK_HIGH                     ; 1                         ; Untyped              ;
; LOCK_LOW                      ; 1                         ; Untyped              ;
; VALID_LOCK_MULTIPLIER         ; 1                         ; Untyped              ;
; INVALID_LOCK_MULTIPLIER       ; 5                         ; Untyped              ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                       ; Untyped              ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                       ; Untyped              ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                       ; Untyped              ;
; SKIP_VCO                      ; OFF                       ; Untyped              ;
; SWITCH_OVER_COUNTER           ; 0                         ; Untyped              ;
; SWITCH_OVER_TYPE              ; AUTO                      ; Untyped              ;
; FEEDBACK_SOURCE               ; EXTCLK0                   ; Untyped              ;
; BANDWIDTH                     ; 0                         ; Untyped              ;
; BANDWIDTH_TYPE                ; AUTO                      ; Untyped              ;
; SPREAD_FREQUENCY              ; 0                         ; Untyped              ;
; DOWN_SPREAD                   ; 0                         ; Untyped              ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                       ; Untyped              ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                       ; Untyped              ;
; CLK9_MULTIPLY_BY              ; 0                         ; Untyped              ;
; CLK8_MULTIPLY_BY              ; 0                         ; Untyped              ;
; CLK7_MULTIPLY_BY              ; 0                         ; Untyped              ;
; CLK6_MULTIPLY_BY              ; 0                         ; Untyped              ;
; CLK5_MULTIPLY_BY              ; 1                         ; Untyped              ;
; CLK4_MULTIPLY_BY              ; 1                         ; Untyped              ;
; CLK3_MULTIPLY_BY              ; 1                         ; Untyped              ;
; CLK2_MULTIPLY_BY              ; 1                         ; Untyped              ;
; CLK1_MULTIPLY_BY              ; 1                         ; Signed Integer       ;
; CLK0_MULTIPLY_BY              ; 1                         ; Signed Integer       ;
; CLK9_DIVIDE_BY                ; 0                         ; Untyped              ;
; CLK8_DIVIDE_BY                ; 0                         ; Untyped              ;
; CLK7_DIVIDE_BY                ; 0                         ; Untyped              ;
; CLK6_DIVIDE_BY                ; 0                         ; Untyped              ;
; CLK5_DIVIDE_BY                ; 1                         ; Untyped              ;
; CLK4_DIVIDE_BY                ; 1                         ; Untyped              ;
; CLK3_DIVIDE_BY                ; 1                         ; Untyped              ;
; CLK2_DIVIDE_BY                ; 1                         ; Untyped              ;
; CLK1_DIVIDE_BY                ; 25                        ; Signed Integer       ;
; CLK0_DIVIDE_BY                ; 25                        ; Signed Integer       ;
; CLK9_PHASE_SHIFT              ; 0                         ; Untyped              ;
; CLK8_PHASE_SHIFT              ; 0                         ; Untyped              ;
; CLK7_PHASE_SHIFT              ; 0                         ; Untyped              ;
; CLK6_PHASE_SHIFT              ; 0                         ; Untyped              ;
; CLK5_PHASE_SHIFT              ; 0                         ; Untyped              ;
; CLK4_PHASE_SHIFT              ; 0                         ; Untyped              ;
; CLK3_PHASE_SHIFT              ; 0                         ; Untyped              ;
; CLK2_PHASE_SHIFT              ; 0                         ; Untyped              ;
; CLK1_PHASE_SHIFT              ; 166667                    ; Untyped              ;
; CLK0_PHASE_SHIFT              ; 277778                    ; Untyped              ;
; CLK5_TIME_DELAY               ; 0                         ; Untyped              ;
; CLK4_TIME_DELAY               ; 0                         ; Untyped              ;
; CLK3_TIME_DELAY               ; 0                         ; Untyped              ;
; CLK2_TIME_DELAY               ; 0                         ; Untyped              ;
; CLK1_TIME_DELAY               ; 0                         ; Untyped              ;
; CLK0_TIME_DELAY               ; 0                         ; Untyped              ;
; CLK9_DUTY_CYCLE               ; 50                        ; Untyped              ;
; CLK8_DUTY_CYCLE               ; 50                        ; Untyped              ;
; CLK7_DUTY_CYCLE               ; 50                        ; Untyped              ;
; CLK6_DUTY_CYCLE               ; 50                        ; Untyped              ;
; CLK5_DUTY_CYCLE               ; 50                        ; Untyped              ;
; CLK4_DUTY_CYCLE               ; 50                        ; Untyped              ;
; CLK3_DUTY_CYCLE               ; 50                        ; Untyped              ;
; CLK2_DUTY_CYCLE               ; 50                        ; Untyped              ;
; CLK1_DUTY_CYCLE               ; 50                        ; Signed Integer       ;
; CLK0_DUTY_CYCLE               ; 50                        ; Signed Integer       ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped              ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped              ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped              ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped              ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped              ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped              ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped              ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped              ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped              ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped              ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped              ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped              ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped              ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped              ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped              ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped              ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped              ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped              ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped              ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped              ;
; LOCK_WINDOW_UI                ;  0.05                     ; Untyped              ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                    ; Untyped              ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                    ; Untyped              ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                    ; Untyped              ;
; DPA_MULTIPLY_BY               ; 0                         ; Untyped              ;
; DPA_DIVIDE_BY                 ; 1                         ; Untyped              ;
; DPA_DIVIDER                   ; 0                         ; Untyped              ;
; EXTCLK3_MULTIPLY_BY           ; 1                         ; Untyped              ;
; EXTCLK2_MULTIPLY_BY           ; 1                         ; Untyped              ;
; EXTCLK1_MULTIPLY_BY           ; 1                         ; Untyped              ;
; EXTCLK0_MULTIPLY_BY           ; 1                         ; Untyped              ;
; EXTCLK3_DIVIDE_BY             ; 1                         ; Untyped              ;
; EXTCLK2_DIVIDE_BY             ; 1                         ; Untyped              ;
; EXTCLK1_DIVIDE_BY             ; 1                         ; Untyped              ;
; EXTCLK0_DIVIDE_BY             ; 1                         ; Untyped              ;
; EXTCLK3_PHASE_SHIFT           ; 0                         ; Untyped              ;
; EXTCLK2_PHASE_SHIFT           ; 0                         ; Untyped              ;
; EXTCLK1_PHASE_SHIFT           ; 0                         ; Untyped              ;
; EXTCLK0_PHASE_SHIFT           ; 0                         ; Untyped              ;
; EXTCLK3_TIME_DELAY            ; 0                         ; Untyped              ;
; EXTCLK2_TIME_DELAY            ; 0                         ; Untyped              ;
; EXTCLK1_TIME_DELAY            ; 0                         ; Untyped              ;
; EXTCLK0_TIME_DELAY            ; 0                         ; Untyped              ;
; EXTCLK3_DUTY_CYCLE            ; 50                        ; Untyped              ;
; EXTCLK2_DUTY_CYCLE            ; 50                        ; Untyped              ;
; EXTCLK1_DUTY_CYCLE            ; 50                        ; Untyped              ;
; EXTCLK0_DUTY_CYCLE            ; 50                        ; Untyped              ;
; VCO_MULTIPLY_BY               ; 0                         ; Untyped              ;
; VCO_DIVIDE_BY                 ; 0                         ; Untyped              ;
; SCLKOUT0_PHASE_SHIFT          ; 0                         ; Untyped              ;
; SCLKOUT1_PHASE_SHIFT          ; 0                         ; Untyped              ;
; VCO_MIN                       ; 0                         ; Untyped              ;
; VCO_MAX                       ; 0                         ; Untyped              ;
; VCO_CENTER                    ; 0                         ; Untyped              ;
; PFD_MIN                       ; 0                         ; Untyped              ;
; PFD_MAX                       ; 0                         ; Untyped              ;
; M_INITIAL                     ; 0                         ; Untyped              ;
; M                             ; 0                         ; Untyped              ;
; N                             ; 1                         ; Untyped              ;
; M2                            ; 1                         ; Untyped              ;
; N2                            ; 1                         ; Untyped              ;
; SS                            ; 1                         ; Untyped              ;
; C0_HIGH                       ; 0                         ; Untyped              ;
; C1_HIGH                       ; 0                         ; Untyped              ;
; C2_HIGH                       ; 0                         ; Untyped              ;
; C3_HIGH                       ; 0                         ; Untyped              ;
; C4_HIGH                       ; 0                         ; Untyped              ;
; C5_HIGH                       ; 0                         ; Untyped              ;
; C6_HIGH                       ; 0                         ; Untyped              ;
; C7_HIGH                       ; 0                         ; Untyped              ;
; C8_HIGH                       ; 0                         ; Untyped              ;
; C9_HIGH                       ; 0                         ; Untyped              ;
; C0_LOW                        ; 0                         ; Untyped              ;
; C1_LOW                        ; 0                         ; Untyped              ;
; C2_LOW                        ; 0                         ; Untyped              ;
; C3_LOW                        ; 0                         ; Untyped              ;
; C4_LOW                        ; 0                         ; Untyped              ;
; C5_LOW                        ; 0                         ; Untyped              ;
; C6_LOW                        ; 0                         ; Untyped              ;
; C7_LOW                        ; 0                         ; Untyped              ;
; C8_LOW                        ; 0                         ; Untyped              ;
; C9_LOW                        ; 0                         ; Untyped              ;
; C0_INITIAL                    ; 0                         ; Untyped              ;
; C1_INITIAL                    ; 0                         ; Untyped              ;
; C2_INITIAL                    ; 0                         ; Untyped              ;
; C3_INITIAL                    ; 0                         ; Untyped              ;
; C4_INITIAL                    ; 0                         ; Untyped              ;
; C5_INITIAL                    ; 0                         ; Untyped              ;
; C6_INITIAL                    ; 0                         ; Untyped              ;
; C7_INITIAL                    ; 0                         ; Untyped              ;
; C8_INITIAL                    ; 0                         ; Untyped              ;
; C9_INITIAL                    ; 0                         ; Untyped              ;
; C0_MODE                       ; BYPASS                    ; Untyped              ;
; C1_MODE                       ; BYPASS                    ; Untyped              ;
; C2_MODE                       ; BYPASS                    ; Untyped              ;
; C3_MODE                       ; BYPASS                    ; Untyped              ;
; C4_MODE                       ; BYPASS                    ; Untyped              ;
; C5_MODE                       ; BYPASS                    ; Untyped              ;
; C6_MODE                       ; BYPASS                    ; Untyped              ;
; C7_MODE                       ; BYPASS                    ; Untyped              ;
; C8_MODE                       ; BYPASS                    ; Untyped              ;
; C9_MODE                       ; BYPASS                    ; Untyped              ;
; C0_PH                         ; 0                         ; Untyped              ;
; C1_PH                         ; 0                         ; Untyped              ;
; C2_PH                         ; 0                         ; Untyped              ;
; C3_PH                         ; 0                         ; Untyped              ;
; C4_PH                         ; 0                         ; Untyped              ;
; C5_PH                         ; 0                         ; Untyped              ;
; C6_PH                         ; 0                         ; Untyped              ;
; C7_PH                         ; 0                         ; Untyped              ;
; C8_PH                         ; 0                         ; Untyped              ;
; C9_PH                         ; 0                         ; Untyped              ;
; L0_HIGH                       ; 1                         ; Untyped              ;
; L1_HIGH                       ; 1                         ; Untyped              ;
; G0_HIGH                       ; 1                         ; Untyped              ;
; G1_HIGH                       ; 1                         ; Untyped              ;
; G2_HIGH                       ; 1                         ; Untyped              ;
; G3_HIGH                       ; 1                         ; Untyped              ;
; E0_HIGH                       ; 1                         ; Untyped              ;
; E1_HIGH                       ; 1                         ; Untyped              ;
; E2_HIGH                       ; 1                         ; Untyped              ;
; E3_HIGH                       ; 1                         ; Untyped              ;
; L0_LOW                        ; 1                         ; Untyped              ;
; L1_LOW                        ; 1                         ; Untyped              ;
; G0_LOW                        ; 1                         ; Untyped              ;
; G1_LOW                        ; 1                         ; Untyped              ;
; G2_LOW                        ; 1                         ; Untyped              ;
; G3_LOW                        ; 1                         ; Untyped              ;
; E0_LOW                        ; 1                         ; Untyped              ;
; E1_LOW                        ; 1                         ; Untyped              ;
; E2_LOW                        ; 1                         ; Untyped              ;
; E3_LOW                        ; 1                         ; Untyped              ;
; L0_INITIAL                    ; 1                         ; Untyped              ;
; L1_INITIAL                    ; 1                         ; Untyped              ;
; G0_INITIAL                    ; 1                         ; Untyped              ;
; G1_INITIAL                    ; 1                         ; Untyped              ;
; G2_INITIAL                    ; 1                         ; Untyped              ;
; G3_INITIAL                    ; 1                         ; Untyped              ;
; E0_INITIAL                    ; 1                         ; Untyped              ;
; E1_INITIAL                    ; 1                         ; Untyped              ;
; E2_INITIAL                    ; 1                         ; Untyped              ;
; E3_INITIAL                    ; 1                         ; Untyped              ;
; L0_MODE                       ; BYPASS                    ; Untyped              ;
; L1_MODE                       ; BYPASS                    ; Untyped              ;
; G0_MODE                       ; BYPASS                    ; Untyped              ;
; G1_MODE                       ; BYPASS                    ; Untyped              ;
; G2_MODE                       ; BYPASS                    ; Untyped              ;
; G3_MODE                       ; BYPASS                    ; Untyped              ;
; E0_MODE                       ; BYPASS                    ; Untyped              ;
; E1_MODE                       ; BYPASS                    ; Untyped              ;
; E2_MODE                       ; BYPASS                    ; Untyped              ;
; E3_MODE                       ; BYPASS                    ; Untyped              ;
; L0_PH                         ; 0                         ; Untyped              ;
; L1_PH                         ; 0                         ; Untyped              ;
; G0_PH                         ; 0                         ; Untyped              ;
; G1_PH                         ; 0                         ; Untyped              ;
; G2_PH                         ; 0                         ; Untyped              ;
; G3_PH                         ; 0                         ; Untyped              ;
; E0_PH                         ; 0                         ; Untyped              ;
; E1_PH                         ; 0                         ; Untyped              ;
; E2_PH                         ; 0                         ; Untyped              ;
; E3_PH                         ; 0                         ; Untyped              ;
; M_PH                          ; 0                         ; Untyped              ;
; C1_USE_CASC_IN                ; OFF                       ; Untyped              ;
; C2_USE_CASC_IN                ; OFF                       ; Untyped              ;
; C3_USE_CASC_IN                ; OFF                       ; Untyped              ;
; C4_USE_CASC_IN                ; OFF                       ; Untyped              ;
; C5_USE_CASC_IN                ; OFF                       ; Untyped              ;
; C6_USE_CASC_IN                ; OFF                       ; Untyped              ;
; C7_USE_CASC_IN                ; OFF                       ; Untyped              ;
; C8_USE_CASC_IN                ; OFF                       ; Untyped              ;
; C9_USE_CASC_IN                ; OFF                       ; Untyped              ;
; CLK0_COUNTER                  ; G0                        ; Untyped              ;
; CLK1_COUNTER                  ; G0                        ; Untyped              ;
; CLK2_COUNTER                  ; G0                        ; Untyped              ;
; CLK3_COUNTER                  ; G0                        ; Untyped              ;
; CLK4_COUNTER                  ; G0                        ; Untyped              ;
; CLK5_COUNTER                  ; G0                        ; Untyped              ;
; CLK6_COUNTER                  ; E0                        ; Untyped              ;
; CLK7_COUNTER                  ; E1                        ; Untyped              ;
; CLK8_COUNTER                  ; E2                        ; Untyped              ;
; CLK9_COUNTER                  ; E3                        ; Untyped              ;
; L0_TIME_DELAY                 ; 0                         ; Untyped              ;
; L1_TIME_DELAY                 ; 0                         ; Untyped              ;
; G0_TIME_DELAY                 ; 0                         ; Untyped              ;
; G1_TIME_DELAY                 ; 0                         ; Untyped              ;
; G2_TIME_DELAY                 ; 0                         ; Untyped              ;
; G3_TIME_DELAY                 ; 0                         ; Untyped              ;
; E0_TIME_DELAY                 ; 0                         ; Untyped              ;
; E1_TIME_DELAY                 ; 0                         ; Untyped              ;
; E2_TIME_DELAY                 ; 0                         ; Untyped              ;
; E3_TIME_DELAY                 ; 0                         ; Untyped              ;
; M_TIME_DELAY                  ; 0                         ; Untyped              ;
; N_TIME_DELAY                  ; 0                         ; Untyped              ;
; EXTCLK3_COUNTER               ; E3                        ; Untyped              ;
; EXTCLK2_COUNTER               ; E2                        ; Untyped              ;
; EXTCLK1_COUNTER               ; E1                        ; Untyped              ;
; EXTCLK0_COUNTER               ; E0                        ; Untyped              ;
; ENABLE0_COUNTER               ; L0                        ; Untyped              ;
; ENABLE1_COUNTER               ; L0                        ; Untyped              ;
; CHARGE_PUMP_CURRENT           ; 2                         ; Untyped              ;
; LOOP_FILTER_R                 ;  1.000000                 ; Untyped              ;
; LOOP_FILTER_C                 ; 5                         ; Untyped              ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                      ; Untyped              ;
; LOOP_FILTER_R_BITS            ; 9999                      ; Untyped              ;
; LOOP_FILTER_C_BITS            ; 9999                      ; Untyped              ;
; VCO_POST_SCALE                ; 0                         ; Untyped              ;
; CLK2_OUTPUT_FREQUENCY         ; 0                         ; Untyped              ;
; CLK1_OUTPUT_FREQUENCY         ; 0                         ; Untyped              ;
; CLK0_OUTPUT_FREQUENCY         ; 0                         ; Untyped              ;
; INTENDED_DEVICE_FAMILY        ; MAX 10                    ; Untyped              ;
; PORT_CLKENA0                  ; PORT_UNUSED               ; Untyped              ;
; PORT_CLKENA1                  ; PORT_UNUSED               ; Untyped              ;
; PORT_CLKENA2                  ; PORT_UNUSED               ; Untyped              ;
; PORT_CLKENA3                  ; PORT_UNUSED               ; Untyped              ;
; PORT_CLKENA4                  ; PORT_UNUSED               ; Untyped              ;
; PORT_CLKENA5                  ; PORT_UNUSED               ; Untyped              ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY         ; Untyped              ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY         ; Untyped              ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY         ; Untyped              ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY         ; Untyped              ;
; PORT_EXTCLK0                  ; PORT_UNUSED               ; Untyped              ;
; PORT_EXTCLK1                  ; PORT_UNUSED               ; Untyped              ;
; PORT_EXTCLK2                  ; PORT_UNUSED               ; Untyped              ;
; PORT_EXTCLK3                  ; PORT_UNUSED               ; Untyped              ;
; PORT_CLKBAD0                  ; PORT_UNUSED               ; Untyped              ;
; PORT_CLKBAD1                  ; PORT_UNUSED               ; Untyped              ;
; PORT_CLK0                     ; PORT_USED                 ; Untyped              ;
; PORT_CLK1                     ; PORT_USED                 ; Untyped              ;
; PORT_CLK2                     ; PORT_UNUSED               ; Untyped              ;
; PORT_CLK3                     ; PORT_UNUSED               ; Untyped              ;
; PORT_CLK4                     ; PORT_UNUSED               ; Untyped              ;
; PORT_CLK5                     ; PORT_UNUSED               ; Untyped              ;
; PORT_CLK6                     ; PORT_UNUSED               ; Untyped              ;
; PORT_CLK7                     ; PORT_UNUSED               ; Untyped              ;
; PORT_CLK8                     ; PORT_UNUSED               ; Untyped              ;
; PORT_CLK9                     ; PORT_UNUSED               ; Untyped              ;
; PORT_SCANDATA                 ; PORT_UNUSED               ; Untyped              ;
; PORT_SCANDATAOUT              ; PORT_UNUSED               ; Untyped              ;
; PORT_SCANDONE                 ; PORT_UNUSED               ; Untyped              ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY         ; Untyped              ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY         ; Untyped              ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED               ; Untyped              ;
; PORT_CLKLOSS                  ; PORT_UNUSED               ; Untyped              ;
; PORT_INCLK1                   ; PORT_UNUSED               ; Untyped              ;
; PORT_INCLK0                   ; PORT_USED                 ; Untyped              ;
; PORT_FBIN                     ; PORT_UNUSED               ; Untyped              ;
; PORT_PLLENA                   ; PORT_UNUSED               ; Untyped              ;
; PORT_CLKSWITCH                ; PORT_UNUSED               ; Untyped              ;
; PORT_ARESET                   ; PORT_USED                 ; Untyped              ;
; PORT_PFDENA                   ; PORT_UNUSED               ; Untyped              ;
; PORT_SCANCLK                  ; PORT_UNUSED               ; Untyped              ;
; PORT_SCANACLR                 ; PORT_UNUSED               ; Untyped              ;
; PORT_SCANREAD                 ; PORT_UNUSED               ; Untyped              ;
; PORT_SCANWRITE                ; PORT_UNUSED               ; Untyped              ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY         ; Untyped              ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY         ; Untyped              ;
; PORT_LOCKED                   ; PORT_UNUSED               ; Untyped              ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED               ; Untyped              ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY         ; Untyped              ;
; PORT_PHASEDONE                ; PORT_UNUSED               ; Untyped              ;
; PORT_PHASESTEP                ; PORT_UNUSED               ; Untyped              ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED               ; Untyped              ;
; PORT_SCANCLKENA               ; PORT_UNUSED               ; Untyped              ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED               ; Untyped              ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY         ; Untyped              ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY         ; Untyped              ;
; M_TEST_SOURCE                 ; 5                         ; Untyped              ;
; C0_TEST_SOURCE                ; 5                         ; Untyped              ;
; C1_TEST_SOURCE                ; 5                         ; Untyped              ;
; C2_TEST_SOURCE                ; 5                         ; Untyped              ;
; C3_TEST_SOURCE                ; 5                         ; Untyped              ;
; C4_TEST_SOURCE                ; 5                         ; Untyped              ;
; C5_TEST_SOURCE                ; 5                         ; Untyped              ;
; C6_TEST_SOURCE                ; 5                         ; Untyped              ;
; C7_TEST_SOURCE                ; 5                         ; Untyped              ;
; C8_TEST_SOURCE                ; 5                         ; Untyped              ;
; C9_TEST_SOURCE                ; 5                         ; Untyped              ;
; CBXI_PARAMETER                ; spi_pll_altpll            ; Untyped              ;
; VCO_FREQUENCY_CONTROL         ; AUTO                      ; Untyped              ;
; VCO_PHASE_SHIFT_STEP          ; 0                         ; Untyped              ;
; WIDTH_CLOCK                   ; 5                         ; Signed Integer       ;
; WIDTH_PHASECOUNTERSELECT      ; 4                         ; Untyped              ;
; USING_FBMIMICBIDIR_PORT       ; OFF                       ; Untyped              ;
; DEVICE_FAMILY                 ; MAX 10                    ; Untyped              ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                    ; Untyped              ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                       ; Untyped              ;
; AUTO_CARRY_CHAINS             ; ON                        ; AUTO_CARRY           ;
; IGNORE_CARRY_BUFFERS          ; OFF                       ; IGNORE_CARRY         ;
; AUTO_CASCADE_CHAINS           ; ON                        ; AUTO_CASCADE         ;
; IGNORE_CASCADE_BUFFERS        ; OFF                       ; IGNORE_CASCADE       ;
+-------------------------------+---------------------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: spi_ee_config:spi_config ;
+----------------+--------+---------------------------------------------+
; Parameter Name ; Value  ; Type                                        ;
+----------------+--------+---------------------------------------------+
; IDLE_MSB       ; 14     ; Signed Integer                              ;
; SI_DataL       ; 15     ; Signed Integer                              ;
; SO_DataL       ; 7      ; Signed Integer                              ;
; WRITE_MODE     ; 00     ; Unsigned Binary                             ;
; READ_MODE      ; 10     ; Unsigned Binary                             ;
; INI_NUMBER     ; 1011   ; Unsigned Binary                             ;
; IDLE           ; 0      ; Unsigned Binary                             ;
; TRANSFER       ; 1      ; Unsigned Binary                             ;
; BW_RATE        ; 101100 ; Unsigned Binary                             ;
; POWER_CONTROL  ; 101101 ; Unsigned Binary                             ;
; DATA_FORMAT    ; 110001 ; Unsigned Binary                             ;
; INT_ENABLE     ; 101110 ; Unsigned Binary                             ;
; INT_MAP        ; 101111 ; Unsigned Binary                             ;
; THRESH_ACT     ; 100100 ; Unsigned Binary                             ;
; THRESH_INACT   ; 100101 ; Unsigned Binary                             ;
; TIME_INACT     ; 100110 ; Unsigned Binary                             ;
; ACT_INACT_CTL  ; 100111 ; Unsigned Binary                             ;
; THRESH_FF      ; 101000 ; Unsigned Binary                             ;
; TIME_FF        ; 101001 ; Unsigned Binary                             ;
; INT_SOURCE     ; 110000 ; Unsigned Binary                             ;
; X_LB           ; 110010 ; Unsigned Binary                             ;
; X_HB           ; 110011 ; Unsigned Binary                             ;
; Y_LB           ; 110100 ; Unsigned Binary                             ;
; Y_HB           ; 110101 ; Unsigned Binary                             ;
; Z_LB           ; 110110 ; Unsigned Binary                             ;
; Z_HB           ; 110111 ; Unsigned Binary                             ;
+----------------+--------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: spi_ee_config:spi_config|spi_controller:u_spi_controller ;
+----------------+--------+-----------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                        ;
+----------------+--------+-----------------------------------------------------------------------------+
; IDLE_MSB       ; 14     ; Signed Integer                                                              ;
; SI_DataL       ; 15     ; Signed Integer                                                              ;
; SO_DataL       ; 7      ; Signed Integer                                                              ;
; WRITE_MODE     ; 00     ; Unsigned Binary                                                             ;
; READ_MODE      ; 10     ; Unsigned Binary                                                             ;
; INI_NUMBER     ; 1011   ; Unsigned Binary                                                             ;
; IDLE           ; 0      ; Unsigned Binary                                                             ;
; TRANSFER       ; 1      ; Unsigned Binary                                                             ;
; BW_RATE        ; 101100 ; Unsigned Binary                                                             ;
; POWER_CONTROL  ; 101101 ; Unsigned Binary                                                             ;
; DATA_FORMAT    ; 110001 ; Unsigned Binary                                                             ;
; INT_ENABLE     ; 101110 ; Unsigned Binary                                                             ;
; INT_MAP        ; 101111 ; Unsigned Binary                                                             ;
; THRESH_ACT     ; 100100 ; Unsigned Binary                                                             ;
; THRESH_INACT   ; 100101 ; Unsigned Binary                                                             ;
; TIME_INACT     ; 100110 ; Unsigned Binary                                                             ;
; ACT_INACT_CTL  ; 100111 ; Unsigned Binary                                                             ;
; THRESH_FF      ; 101000 ; Unsigned Binary                                                             ;
; TIME_FF        ; 101001 ; Unsigned Binary                                                             ;
; INT_SOURCE     ; 110000 ; Unsigned Binary                                                             ;
; X_LB           ; 110010 ; Unsigned Binary                                                             ;
; X_HB           ; 110011 ; Unsigned Binary                                                             ;
; Y_LB           ; 110100 ; Unsigned Binary                                                             ;
; Y_HB           ; 110101 ; Unsigned Binary                                                             ;
; Z_LB           ; 110110 ; Unsigned Binary                                                             ;
; Z_HB           ; 110111 ; Unsigned Binary                                                             ;
+----------------+--------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: DisplayController:display_ctrl|lpm_divide:Mod1 ;
+------------------------+----------------+-------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                  ;
+------------------------+----------------+-------------------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                               ;
; LPM_WIDTHD             ; 10             ; Untyped                                               ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                               ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                               ;
; LPM_PIPELINE           ; 0              ; Untyped                                               ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                               ;
; CBXI_PARAMETER         ; lpm_divide_2nl ; Untyped                                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                        ;
+------------------------+----------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: DisplayController:display_ctrl|lpm_divide:Mod0 ;
+------------------------+----------------+-------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                  ;
+------------------------+----------------+-------------------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                               ;
; LPM_WIDTHD             ; 10             ; Untyped                                               ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                               ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                               ;
; LPM_PIPELINE           ; 0              ; Untyped                                               ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                               ;
; CBXI_PARAMETER         ; lpm_divide_2nl ; Untyped                                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                        ;
+------------------------+----------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: DisplayController:display_ctrl|lpm_divide:Div1 ;
+------------------------+----------------+-------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                  ;
+------------------------+----------------+-------------------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                               ;
; LPM_WIDTHD             ; 4              ; Untyped                                               ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                               ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                               ;
; LPM_PIPELINE           ; 0              ; Untyped                                               ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                               ;
; CBXI_PARAMETER         ; lpm_divide_itl ; Untyped                                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                        ;
+------------------------+----------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: DisplayController:display_ctrl|lpm_divide:Div0 ;
+------------------------+----------------+-------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                  ;
+------------------------+----------------+-------------------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                               ;
; LPM_WIDTHD             ; 7              ; Untyped                                               ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                               ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                               ;
; LPM_PIPELINE           ; 0              ; Untyped                                               ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                               ;
; CBXI_PARAMETER         ; lpm_divide_ltl ; Untyped                                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                        ;
+------------------------+----------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                        ;
+-------------------------------+-------------------------------------+
; Name                          ; Value                               ;
+-------------------------------+-------------------------------------+
; Number of entity instances    ; 1                                   ;
; Entity Instance               ; spi_pll:pll|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                              ;
;     -- PLL_TYPE               ; AUTO                                ;
;     -- PRIMARY_CLOCK          ; INCLK0                              ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                               ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                   ;
;     -- VCO_MULTIPLY_BY        ; 0                                   ;
;     -- VCO_DIVIDE_BY          ; 0                                   ;
+-------------------------------+-------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "spi_ee_config:spi_config"                                                                    ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; oDATA_H[7..2] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart:uart_de10"                                                                         ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; rx_busy  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rx_error ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; tx_busy  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "gumnut_with_mem:gumnut"                                                                   ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; port_ack_i ; Input  ; Info     ; Stuck at VCC                                                                        ;
; int_ack    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 52                          ;
; cycloneiii_ff         ; 2494                        ;
;     CLR               ; 95                          ;
;     CLR SCLR          ; 14                          ;
;     CLR SLD           ; 1                           ;
;     ENA               ; 2177                        ;
;     ENA CLR           ; 82                          ;
;     ENA CLR SCLR      ; 15                          ;
;     ENA SLD           ; 8                           ;
;     plain             ; 102                         ;
; cycloneiii_io_obuf    ; 2                           ;
; cycloneiii_lcell_comb ; 3009                        ;
;     arith             ; 193                         ;
;         1 data inputs ; 5                           ;
;         2 data inputs ; 81                          ;
;         3 data inputs ; 107                         ;
;     normal            ; 2816                        ;
;         0 data inputs ; 19                          ;
;         1 data inputs ; 23                          ;
;         2 data inputs ; 183                         ;
;         3 data inputs ; 543                         ;
;         4 data inputs ; 2048                        ;
; cycloneiii_pll        ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 23.20                       ;
; Average LUT depth     ; 9.07                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:16     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Thu May 02 20:30:25 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off acelerometer -c acelerometer
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file uart.vhd
    Info (12022): Found design unit 1: uart-logic File: C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/uart.vhd Line: 49
    Info (12023): Found entity 1: uart File: C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/uart.vhd Line: 28
Info (12021): Found 2 design units, including 1 entities, in source file display_control.vhd
    Info (12022): Found design unit 1: display_control-rtl File: C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/display_control.vhd Line: 12
    Info (12023): Found entity 1: display_control File: C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/display_control.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file displaycontroller.vhd
    Info (12022): Found design unit 1: DisplayController-Behavioral File: C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/DisplayController.vhd Line: 16
    Info (12023): Found entity 1: DisplayController File: C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/DisplayController.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file debounce.vhd
    Info (12022): Found design unit 1: debounce-Behavior File: C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/debounce.vhd Line: 12
    Info (12023): Found entity 1: debounce File: C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/debounce.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file de10_lite.vhd
    Info (12022): Found design unit 1: de10_lite-Structural File: C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/de10_lite.vhd Line: 24
    Info (12023): Found entity 1: de10_lite File: C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/de10_lite.vhd Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file v/spi_pll.v
    Info (12023): Found entity 1: spi_pll File: C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/v/spi_pll.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file v/spi_ee_config.v
    Info (12023): Found entity 1: spi_ee_config File: C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/v/spi_ee_config.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/spi_controller.v
    Info (12023): Found entity 1: spi_controller File: C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/v/spi_controller.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/reset_delay.v
    Info (12023): Found entity 1: reset_delay File: C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/v/reset_delay.v Line: 1
Warning (10229): Verilog HDL Expression warning at led_driver.v(44): truncated literal to match 3 bits File: C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/v/led_driver.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file v/led_driver.v
    Info (12023): Found entity 1: led_driver File: C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/v/led_driver.v Line: 1
Info (12021): Found 2 design units, including 1 entities, in source file de10litegum.vhd
    Info (12022): Found design unit 1: de10litegum-Structural File: C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/de10litegum.vhd Line: 23
    Info (12023): Found entity 1: de10litegum File: C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/de10litegum.vhd Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file gumnut_with_mem.vhd
    Info (12023): Found entity 1: gumnut_with_mem File: C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnut_with_mem.vhd Line: 4
Info (12021): Found 2 design units, including 0 entities, in source file gumnut_defs.vhd
    Info (12022): Found design unit 1: gumnut_defs File: C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnut_defs.vhd Line: 4
    Info (12022): Found design unit 2: gumnut_defs-body File: C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnut_defs.vhd Line: 85
Info (12021): Found 1 design units, including 0 entities, in source file gumnut-rtl_unpipelined.vhd
    Info (12022): Found design unit 1: gumnut-rtl_unpipelined File: C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnut-rtl_unpipelined.vhd Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file gumnut.vhd
    Info (12023): Found entity 1: gumnut File: C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnut.vhd Line: 4
Info (12021): Found 1 design units, including 0 entities, in source file gumnut_with_mem-struct.vhd
    Info (12022): Found design unit 1: gumnut_with_mem-struct File: C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnut_with_mem-struct.vhd Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file test.v
    Info (12023): Found entity 1: test File: C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/test.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file data_mem.v
    Info (12023): Found entity 1: data_mem File: C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/data_mem.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file inst_mem.v
    Info (12023): Found entity 1: inst_mem File: C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/inst_mem.v Line: 1
Info (12127): Elaborating entity "de10litegum" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at de10litegum.vhd(133): used implicit default value for signal "clk_i" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/de10litegum.vhd Line: 133
Warning (10541): VHDL Signal Declaration warning at de10litegum.vhd(136): used implicit default value for signal "int_req" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/de10litegum.vhd Line: 136
Warning (10036): Verilog HDL or VHDL warning at de10litegum.vhd(136): object "int_ack" assigned a value but never read File: C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/de10litegum.vhd Line: 136
Warning (10036): Verilog HDL or VHDL warning at de10litegum.vhd(142): object "rx_busy_de10" assigned a value but never read File: C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/de10litegum.vhd Line: 142
Warning (10036): Verilog HDL or VHDL warning at de10litegum.vhd(142): object "rx_error_de10" assigned a value but never read File: C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/de10litegum.vhd Line: 142
Warning (10036): Verilog HDL or VHDL warning at de10litegum.vhd(143): object "tx_busy_de10" assigned a value but never read File: C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/de10litegum.vhd Line: 143
Warning (10036): Verilog HDL or VHDL warning at de10litegum.vhd(154): object "dec_inp" assigned a value but never read File: C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/de10litegum.vhd Line: 154
Warning (10492): VHDL Process Statement warning at de10litegum.vhd(297): signal "port_adr_o" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/de10litegum.vhd Line: 297
Warning (10492): VHDL Process Statement warning at de10litegum.vhd(298): signal "port_cyc_o" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/de10litegum.vhd Line: 298
Warning (10492): VHDL Process Statement warning at de10litegum.vhd(299): signal "port_stb_o" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/de10litegum.vhd Line: 299
Warning (10492): VHDL Process Statement warning at de10litegum.vhd(300): signal "port_we_o" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/de10litegum.vhd Line: 300
Warning (10492): VHDL Process Statement warning at de10litegum.vhd(302): signal "SW" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/de10litegum.vhd Line: 302
Warning (10631): VHDL Process Statement warning at de10litegum.vhd(293): inferring latch(es) for signal or variable "switch_inp", which holds its previous value in one or more paths through the process File: C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/de10litegum.vhd Line: 293
Warning (10492): VHDL Process Statement warning at de10litegum.vhd(311): signal "port_adr_o" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/de10litegum.vhd Line: 311
Warning (10492): VHDL Process Statement warning at de10litegum.vhd(312): signal "port_cyc_o" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/de10litegum.vhd Line: 312
Warning (10492): VHDL Process Statement warning at de10litegum.vhd(313): signal "port_stb_o" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/de10litegum.vhd Line: 313
Warning (10492): VHDL Process Statement warning at de10litegum.vhd(314): signal "port_we_o" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/de10litegum.vhd Line: 314
Warning (10492): VHDL Process Statement warning at de10litegum.vhd(317): signal "LEDR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/de10litegum.vhd Line: 317
Warning (10631): VHDL Process Statement warning at de10litegum.vhd(306): inferring latch(es) for signal or variable "acc_inp", which holds its previous value in one or more paths through the process File: C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/de10litegum.vhd Line: 306
Info (10041): Inferred latch for "port_dat_i[0]" at de10litegum.vhd(354) File: C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/de10litegum.vhd Line: 354
Info (10041): Inferred latch for "port_dat_i[1]" at de10litegum.vhd(354) File: C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/de10litegum.vhd Line: 354
Info (10041): Inferred latch for "port_dat_i[2]" at de10litegum.vhd(354) File: C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/de10litegum.vhd Line: 354
Info (10041): Inferred latch for "port_dat_i[3]" at de10litegum.vhd(354) File: C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/de10litegum.vhd Line: 354
Info (10041): Inferred latch for "port_dat_i[4]" at de10litegum.vhd(354) File: C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/de10litegum.vhd Line: 354
Info (10041): Inferred latch for "port_dat_i[5]" at de10litegum.vhd(354) File: C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/de10litegum.vhd Line: 354
Info (10041): Inferred latch for "port_dat_i[6]" at de10litegum.vhd(354) File: C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/de10litegum.vhd Line: 354
Info (10041): Inferred latch for "port_dat_i[7]" at de10litegum.vhd(354) File: C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/de10litegum.vhd Line: 354
Info (10041): Inferred latch for "acc_inp[0]" at de10litegum.vhd(306) File: C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/de10litegum.vhd Line: 306
Info (10041): Inferred latch for "acc_inp[1]" at de10litegum.vhd(306) File: C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/de10litegum.vhd Line: 306
Info (10041): Inferred latch for "acc_inp[2]" at de10litegum.vhd(306) File: C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/de10litegum.vhd Line: 306
Info (10041): Inferred latch for "acc_inp[3]" at de10litegum.vhd(306) File: C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/de10litegum.vhd Line: 306
Info (10041): Inferred latch for "acc_inp[4]" at de10litegum.vhd(306) File: C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/de10litegum.vhd Line: 306
Info (10041): Inferred latch for "acc_inp[5]" at de10litegum.vhd(306) File: C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/de10litegum.vhd Line: 306
Info (10041): Inferred latch for "acc_inp[6]" at de10litegum.vhd(306) File: C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/de10litegum.vhd Line: 306
Info (10041): Inferred latch for "acc_inp[7]" at de10litegum.vhd(306) File: C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/de10litegum.vhd Line: 306
Info (10041): Inferred latch for "switch_inp[0]" at de10litegum.vhd(293) File: C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/de10litegum.vhd Line: 293
Info (10041): Inferred latch for "switch_inp[1]" at de10litegum.vhd(293) File: C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/de10litegum.vhd Line: 293
Info (10041): Inferred latch for "switch_inp[2]" at de10litegum.vhd(293) File: C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/de10litegum.vhd Line: 293
Info (10041): Inferred latch for "switch_inp[3]" at de10litegum.vhd(293) File: C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/de10litegum.vhd Line: 293
Info (10041): Inferred latch for "switch_inp[4]" at de10litegum.vhd(293) File: C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/de10litegum.vhd Line: 293
Info (10041): Inferred latch for "switch_inp[5]" at de10litegum.vhd(293) File: C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/de10litegum.vhd Line: 293
Info (10041): Inferred latch for "switch_inp[6]" at de10litegum.vhd(293) File: C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/de10litegum.vhd Line: 293
Info (10041): Inferred latch for "switch_inp[7]" at de10litegum.vhd(293) File: C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/de10litegum.vhd Line: 293
Info (12128): Elaborating entity "gumnut_with_mem" for hierarchy "gumnut_with_mem:gumnut" File: C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/de10litegum.vhd Line: 162
Info (12128): Elaborating entity "gumnut" for hierarchy "gumnut_with_mem:gumnut|gumnut:core" File: C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnut_with_mem-struct.vhd Line: 79
Info (12128): Elaborating entity "inst_mem" for hierarchy "gumnut_with_mem:gumnut|inst_mem:core_inst_mem" File: C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnut_with_mem-struct.vhd Line: 105
Warning (10230): Verilog HDL assignment warning at gumnutproyecto_text.dat(1): truncated value with size 20 to match size of target (18) File: C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnutproyecto_text.dat Line: 1
Warning (10230): Verilog HDL assignment warning at gumnutproyecto_text.dat(18): truncated value with size 20 to match size of target (18) File: C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnutproyecto_text.dat Line: 18
Warning (10230): Verilog HDL assignment warning at gumnutproyecto_text.dat(19): truncated value with size 20 to match size of target (18) File: C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnutproyecto_text.dat Line: 19
Warning (10230): Verilog HDL assignment warning at gumnutproyecto_text.dat(20): truncated value with size 20 to match size of target (18) File: C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnutproyecto_text.dat Line: 20
Warning (10230): Verilog HDL assignment warning at gumnutproyecto_text.dat(21): truncated value with size 20 to match size of target (18) File: C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnutproyecto_text.dat Line: 21
Warning (10230): Verilog HDL assignment warning at gumnutproyecto_text.dat(22): truncated value with size 20 to match size of target (18) File: C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnutproyecto_text.dat Line: 22
Warning (10230): Verilog HDL assignment warning at gumnutproyecto_text.dat(23): truncated value with size 20 to match size of target (18) File: C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnutproyecto_text.dat Line: 23
Warning (10230): Verilog HDL assignment warning at gumnutproyecto_text.dat(24): truncated value with size 20 to match size of target (18) File: C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnutproyecto_text.dat Line: 24
Warning (10230): Verilog HDL assignment warning at gumnutproyecto_text.dat(25): truncated value with size 20 to match size of target (18) File: C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnutproyecto_text.dat Line: 25
Warning (10230): Verilog HDL assignment warning at gumnutproyecto_text.dat(26): truncated value with size 20 to match size of target (18) File: C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnutproyecto_text.dat Line: 26
Warning (10230): Verilog HDL assignment warning at gumnutproyecto_text.dat(27): truncated value with size 20 to match size of target (18) File: C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnutproyecto_text.dat Line: 27
Warning (10230): Verilog HDL assignment warning at gumnutproyecto_text.dat(28): truncated value with size 20 to match size of target (18) File: C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnutproyecto_text.dat Line: 28
Warning (10230): Verilog HDL assignment warning at gumnutproyecto_text.dat(29): truncated value with size 20 to match size of target (18) File: C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnutproyecto_text.dat Line: 29
Warning (10230): Verilog HDL assignment warning at gumnutproyecto_text.dat(30): truncated value with size 20 to match size of target (18) File: C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnutproyecto_text.dat Line: 30
Warning (10230): Verilog HDL assignment warning at gumnutproyecto_text.dat(31): truncated value with size 20 to match size of target (18) File: C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnutproyecto_text.dat Line: 31
Warning (10230): Verilog HDL assignment warning at gumnutproyecto_text.dat(32): truncated value with size 20 to match size of target (18) File: C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnutproyecto_text.dat Line: 32
Warning (10230): Verilog HDL assignment warning at gumnutproyecto_text.dat(33): truncated value with size 20 to match size of target (18) File: C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnutproyecto_text.dat Line: 33
Warning (10230): Verilog HDL assignment warning at gumnutproyecto_text.dat(34): truncated value with size 20 to match size of target (18) File: C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnutproyecto_text.dat Line: 34
Warning (10230): Verilog HDL assignment warning at gumnutproyecto_text.dat(35): truncated value with size 20 to match size of target (18) File: C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnutproyecto_text.dat Line: 35
Warning (10230): Verilog HDL assignment warning at gumnutproyecto_text.dat(36): truncated value with size 20 to match size of target (18) File: C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnutproyecto_text.dat Line: 36
Warning (10230): Verilog HDL assignment warning at gumnutproyecto_text.dat(37): truncated value with size 20 to match size of target (18) File: C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnutproyecto_text.dat Line: 37
Warning (10230): Verilog HDL assignment warning at gumnutproyecto_text.dat(38): truncated value with size 20 to match size of target (18) File: C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnutproyecto_text.dat Line: 38
Warning (10230): Verilog HDL assignment warning at gumnutproyecto_text.dat(39): truncated value with size 20 to match size of target (18) File: C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnutproyecto_text.dat Line: 39
Warning (10230): Verilog HDL assignment warning at gumnutproyecto_text.dat(40): truncated value with size 20 to match size of target (18) File: C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnutproyecto_text.dat Line: 40
Warning (10230): Verilog HDL assignment warning at gumnutproyecto_text.dat(41): truncated value with size 20 to match size of target (18) File: C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnutproyecto_text.dat Line: 41
Warning (10230): Verilog HDL assignment warning at gumnutproyecto_text.dat(42): truncated value with size 20 to match size of target (18) File: C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnutproyecto_text.dat Line: 42
Warning (10230): Verilog HDL assignment warning at gumnutproyecto_text.dat(43): truncated value with size 20 to match size of target (18) File: C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnutproyecto_text.dat Line: 43
Warning (10230): Verilog HDL assignment warning at gumnutproyecto_text.dat(44): truncated value with size 20 to match size of target (18) File: C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnutproyecto_text.dat Line: 44
Warning (10230): Verilog HDL assignment warning at gumnutproyecto_text.dat(45): truncated value with size 20 to match size of target (18) File: C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnutproyecto_text.dat Line: 45
Warning (10230): Verilog HDL assignment warning at gumnutproyecto_text.dat(46): truncated value with size 20 to match size of target (18) File: C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnutproyecto_text.dat Line: 46
Warning (10230): Verilog HDL assignment warning at gumnutproyecto_text.dat(47): truncated value with size 20 to match size of target (18) File: C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnutproyecto_text.dat Line: 47
Warning (10230): Verilog HDL assignment warning at gumnutproyecto_text.dat(48): truncated value with size 20 to match size of target (18) File: C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnutproyecto_text.dat Line: 48
Warning (10230): Verilog HDL assignment warning at gumnutproyecto_text.dat(49): truncated value with size 20 to match size of target (18) File: C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnutproyecto_text.dat Line: 49
Warning (10230): Verilog HDL assignment warning at gumnutproyecto_text.dat(50): truncated value with size 20 to match size of target (18) File: C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnutproyecto_text.dat Line: 50
Warning (10230): Verilog HDL assignment warning at gumnutproyecto_text.dat(51): truncated value with size 20 to match size of target (18) File: C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnutproyecto_text.dat Line: 51
Warning (10230): Verilog HDL assignment warning at gumnutproyecto_text.dat(52): truncated value with size 20 to match size of target (18) File: C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnutproyecto_text.dat Line: 52
Warning (10230): Verilog HDL assignment warning at gumnutproyecto_text.dat(53): truncated value with size 20 to match size of target (18) File: C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnutproyecto_text.dat Line: 53
Warning (10230): Verilog HDL assignment warning at gumnutproyecto_text.dat(54): truncated value with size 20 to match size of target (18) File: C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnutproyecto_text.dat Line: 54
Warning (10230): Verilog HDL assignment warning at gumnutproyecto_text.dat(56): truncated value with size 20 to match size of target (18) File: C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnutproyecto_text.dat Line: 56
Warning (10230): Verilog HDL assignment warning at gumnutproyecto_text.dat(57): truncated value with size 20 to match size of target (18) File: C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnutproyecto_text.dat Line: 57
Warning (10230): Verilog HDL assignment warning at gumnutproyecto_text.dat(58): truncated value with size 20 to match size of target (18) File: C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnutproyecto_text.dat Line: 58
Warning (10230): Verilog HDL assignment warning at gumnutproyecto_text.dat(59): truncated value with size 20 to match size of target (18) File: C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnutproyecto_text.dat Line: 59
Warning (10230): Verilog HDL assignment warning at gumnutproyecto_text.dat(60): truncated value with size 20 to match size of target (18) File: C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnutproyecto_text.dat Line: 60
Warning (10230): Verilog HDL assignment warning at gumnutproyecto_text.dat(61): truncated value with size 20 to match size of target (18) File: C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnutproyecto_text.dat Line: 61
Warning (10230): Verilog HDL assignment warning at gumnutproyecto_text.dat(63): truncated value with size 20 to match size of target (18) File: C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnutproyecto_text.dat Line: 63
Warning (10230): Verilog HDL assignment warning at gumnutproyecto_text.dat(64): truncated value with size 20 to match size of target (18) File: C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnutproyecto_text.dat Line: 64
Warning (10230): Verilog HDL assignment warning at gumnutproyecto_text.dat(65): truncated value with size 20 to match size of target (18) File: C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnutproyecto_text.dat Line: 65
Warning (10230): Verilog HDL assignment warning at gumnutproyecto_text.dat(66): truncated value with size 20 to match size of target (18) File: C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnutproyecto_text.dat Line: 66
Warning (10230): Verilog HDL assignment warning at gumnutproyecto_text.dat(67): truncated value with size 20 to match size of target (18) File: C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnutproyecto_text.dat Line: 67
Warning (10230): Verilog HDL assignment warning at gumnutproyecto_text.dat(68): truncated value with size 20 to match size of target (18) File: C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnutproyecto_text.dat Line: 68
Warning (10230): Verilog HDL assignment warning at gumnutproyecto_text.dat(70): truncated value with size 20 to match size of target (18) File: C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnutproyecto_text.dat Line: 70
Warning (10230): Verilog HDL assignment warning at gumnutproyecto_text.dat(71): truncated value with size 20 to match size of target (18) File: C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnutproyecto_text.dat Line: 71
Warning (10230): Verilog HDL assignment warning at gumnutproyecto_text.dat(72): truncated value with size 20 to match size of target (18) File: C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnutproyecto_text.dat Line: 72
Warning (10230): Verilog HDL assignment warning at gumnutproyecto_text.dat(73): truncated value with size 20 to match size of target (18) File: C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnutproyecto_text.dat Line: 73
Warning (10230): Verilog HDL assignment warning at gumnutproyecto_text.dat(74): truncated value with size 20 to match size of target (18) File: C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnutproyecto_text.dat Line: 74
Warning (10230): Verilog HDL assignment warning at gumnutproyecto_text.dat(75): truncated value with size 20 to match size of target (18) File: C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnutproyecto_text.dat Line: 75
Warning (10230): Verilog HDL assignment warning at gumnutproyecto_text.dat(77): truncated value with size 20 to match size of target (18) File: C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnutproyecto_text.dat Line: 77
Warning (10230): Verilog HDL assignment warning at gumnutproyecto_text.dat(78): truncated value with size 20 to match size of target (18) File: C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnutproyecto_text.dat Line: 78
Warning (10230): Verilog HDL assignment warning at gumnutproyecto_text.dat(79): truncated value with size 20 to match size of target (18) File: C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnutproyecto_text.dat Line: 79
Warning (10230): Verilog HDL assignment warning at gumnutproyecto_text.dat(80): truncated value with size 20 to match size of target (18) File: C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnutproyecto_text.dat Line: 80
Warning (10230): Verilog HDL assignment warning at gumnutproyecto_text.dat(81): truncated value with size 20 to match size of target (18) File: C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnutproyecto_text.dat Line: 81
Warning (10230): Verilog HDL assignment warning at gumnutproyecto_text.dat(82): truncated value with size 20 to match size of target (18) File: C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnutproyecto_text.dat Line: 82
Warning (10230): Verilog HDL assignment warning at gumnutproyecto_text.dat(84): truncated value with size 20 to match size of target (18) File: C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnutproyecto_text.dat Line: 84
Warning (10230): Verilog HDL assignment warning at gumnutproyecto_text.dat(85): truncated value with size 20 to match size of target (18) File: C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnutproyecto_text.dat Line: 85
Warning (10230): Verilog HDL assignment warning at gumnutproyecto_text.dat(86): truncated value with size 20 to match size of target (18) File: C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnutproyecto_text.dat Line: 86
Warning (10230): Verilog HDL assignment warning at gumnutproyecto_text.dat(87): truncated value with size 20 to match size of target (18) File: C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnutproyecto_text.dat Line: 87
Warning (10230): Verilog HDL assignment warning at gumnutproyecto_text.dat(88): truncated value with size 20 to match size of target (18) File: C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnutproyecto_text.dat Line: 88
Warning (10230): Verilog HDL assignment warning at gumnutproyecto_text.dat(89): truncated value with size 20 to match size of target (18) File: C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnutproyecto_text.dat Line: 89
Warning (10230): Verilog HDL assignment warning at gumnutproyecto_text.dat(90): truncated value with size 20 to match size of target (18) File: C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnutproyecto_text.dat Line: 90
Warning (10230): Verilog HDL assignment warning at gumnutproyecto_text.dat(91): truncated value with size 20 to match size of target (18) File: C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnutproyecto_text.dat Line: 91
Warning (10230): Verilog HDL assignment warning at gumnutproyecto_text.dat(97): truncated value with size 20 to match size of target (18) File: C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnutproyecto_text.dat Line: 97
Warning (10230): Verilog HDL assignment warning at gumnutproyecto_text.dat(100): truncated value with size 20 to match size of target (18) File: C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnutproyecto_text.dat Line: 100
Warning (10230): Verilog HDL assignment warning at gumnutproyecto_text.dat(103): truncated value with size 20 to match size of target (18) File: C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnutproyecto_text.dat Line: 103
Warning (10230): Verilog HDL assignment warning at gumnutproyecto_text.dat(104): truncated value with size 20 to match size of target (18) File: C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnutproyecto_text.dat Line: 104
Warning (10030): Net "IMem.data_a" at inst_mem.v(8) has no driver or initial value, using a default initial value '0' File: C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/inst_mem.v Line: 8
Warning (10030): Net "IMem.waddr_a" at inst_mem.v(8) has no driver or initial value, using a default initial value '0' File: C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/inst_mem.v Line: 8
Warning (10030): Net "IMem.we_a" at inst_mem.v(8) has no driver or initial value, using a default initial value '0' File: C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/inst_mem.v Line: 8
Info (12128): Elaborating entity "data_mem" for hierarchy "gumnut_with_mem:gumnut|data_mem:core_data_mem" File: C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnut_with_mem-struct.vhd Line: 114
Info (12128): Elaborating entity "uart" for hierarchy "uart:uart_de10" File: C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/de10litegum.vhd Line: 177
Warning (10492): VHDL Process Statement warning at uart.vhd(106): signal "os_pulse" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/uart.vhd Line: 106
Info (12128): Elaborating entity "debounce" for hierarchy "debounce:button_de10" File: C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/de10litegum.vhd Line: 191
Info (12128): Elaborating entity "reset_delay" for hierarchy "reset_delay:reset" File: C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/de10litegum.vhd Line: 198
Info (12128): Elaborating entity "spi_pll" for hierarchy "spi_pll:pll" File: C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/de10litegum.vhd Line: 205
Info (12128): Elaborating entity "altpll" for hierarchy "spi_pll:pll|altpll:altpll_component" File: C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/v/spi_pll.v Line: 103
Info (12130): Elaborated megafunction instantiation "spi_pll:pll|altpll:altpll_component" File: C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/v/spi_pll.v Line: 103
Info (12133): Instantiated megafunction "spi_pll:pll|altpll:altpll_component" with the following parameter: File: C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/v/spi_pll.v Line: 103
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "25"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "277778"
    Info (12134): Parameter "clk1_divide_by" = "25"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "1"
    Info (12134): Parameter "clk1_phase_shift" = "166667"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=spi_pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/spi_pll_altpll.v
    Info (12023): Found entity 1: spi_pll_altpll File: C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/db/spi_pll_altpll.v Line: 29
Info (12128): Elaborating entity "spi_pll_altpll" for hierarchy "spi_pll:pll|altpll:altpll_component|spi_pll_altpll:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "spi_ee_config" for hierarchy "spi_ee_config:spi_config" File: C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/de10litegum.vhd Line: 214
Warning (10230): Verilog HDL assignment warning at spi_ee_config.v(113): truncated value with size 32 to match size of target (15) File: C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/v/spi_ee_config.v Line: 113
Info (12128): Elaborating entity "spi_controller" for hierarchy "spi_ee_config:spi_config|spi_controller:u_spi_controller" File: C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/v/spi_ee_config.v Line: 60
Info (12128): Elaborating entity "DisplayController" for hierarchy "DisplayController:display_ctrl" File: C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/de10litegum.vhd Line: 230
Info (12128): Elaborating entity "display_control" for hierarchy "DisplayController:display_ctrl|display_control:Decoder_ones" File: C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/DisplayController.vhd Line: 31
Info (12128): Elaborating entity "led_driver" for hierarchy "led_driver:led" File: C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/de10litegum.vhd Line: 241
Warning (10036): Verilog HDL or VHDL warning at led_driver.v(16): object "int2_count_en" assigned a value but never read File: C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/v/led_driver.v Line: 16
Warning (10230): Verilog HDL assignment warning at led_driver.v(69): truncated value with size 32 to match size of target (24) File: C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/v/led_driver.v Line: 69
Info (276014): Found 3 instances of uninferred RAM logic
    Info (276013): RAM logic "gumnut_with_mem:gumnut|inst_mem:core_inst_mem|IMem" is uninferred because MIF is not supported for the selected family File: C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/inst_mem.v Line: 8
    Info (276004): RAM logic "gumnut_with_mem:gumnut|gumnut:core|\stack_mem:stack" is uninferred due to inappropriate RAM size
    Info (276013): RAM logic "gumnut_with_mem:gumnut|data_mem:core_data_mem|DMem" is uninferred because MIF is not supported for the selected family File: C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/data_mem.v Line: 10
Info (278001): Inferred 4 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "DisplayController:display_ctrl|Mod1" File: C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/DisplayController.vhd Line: 28
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "DisplayController:display_ctrl|Mod0" File: C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/DisplayController.vhd Line: 27
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "DisplayController:display_ctrl|Div1" File: C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/DisplayController.vhd Line: 27
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "DisplayController:display_ctrl|Div0" File: C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/DisplayController.vhd Line: 26
Info (12130): Elaborated megafunction instantiation "DisplayController:display_ctrl|lpm_divide:Mod1" File: C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/DisplayController.vhd Line: 28
Info (12133): Instantiated megafunction "DisplayController:display_ctrl|lpm_divide:Mod1" with the following parameter: File: C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/DisplayController.vhd Line: 28
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "10"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_2nl.tdf
    Info (12023): Found entity 1: lpm_divide_2nl File: C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/db/lpm_divide_2nl.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_1nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_1nh File: C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/db/sign_div_unsign_1nh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_cke.tdf
    Info (12023): Found entity 1: alt_u_div_cke File: C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/db/alt_u_div_cke.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf
    Info (12023): Found entity 1: add_sub_t3c File: C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/db/add_sub_t3c.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf
    Info (12023): Found entity 1: add_sub_u3c File: C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/db/add_sub_u3c.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "DisplayController:display_ctrl|lpm_divide:Mod0" File: C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/DisplayController.vhd Line: 27
Info (12133): Instantiated megafunction "DisplayController:display_ctrl|lpm_divide:Mod0" with the following parameter: File: C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/DisplayController.vhd Line: 27
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "10"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12130): Elaborated megafunction instantiation "DisplayController:display_ctrl|lpm_divide:Div1" File: C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/DisplayController.vhd Line: 27
Info (12133): Instantiated megafunction "DisplayController:display_ctrl|lpm_divide:Div1" with the following parameter: File: C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/DisplayController.vhd Line: 27
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_itl.tdf
    Info (12023): Found entity 1: lpm_divide_itl File: C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/db/lpm_divide_itl.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_klh.tdf
    Info (12023): Found entity 1: sign_div_unsign_klh File: C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/db/sign_div_unsign_klh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_ihe.tdf
    Info (12023): Found entity 1: alt_u_div_ihe File: C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/db/alt_u_div_ihe.tdf Line: 26
Info (12130): Elaborated megafunction instantiation "DisplayController:display_ctrl|lpm_divide:Div0" File: C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/DisplayController.vhd Line: 26
Info (12133): Instantiated megafunction "DisplayController:display_ctrl|lpm_divide:Div0" with the following parameter: File: C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/DisplayController.vhd Line: 26
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_ltl.tdf
    Info (12023): Found entity 1: lpm_divide_ltl File: C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/db/lpm_divide_ltl.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_nlh File: C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/db/sign_div_unsign_nlh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_ohe.tdf
    Info (12023): Found entity 1: alt_u_div_ohe File: C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/db/alt_u_div_ohe.tdf Line: 26
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "GSENSOR_SDO" has no driver File: C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/de10litegum.vhd Line: 19
Warning (13012): Latch port_dat_i[0] has unsafe behavior File: C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/de10litegum.vhd Line: 354
    Warning (13013): Ports D and ENA on the latch are fed by the same signal gumnut_with_mem:gumnut|gumnut:core|IR[1] File: C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnut-rtl_unpipelined.vhd Line: 224
Warning (13012): Latch port_dat_i[5] has unsafe behavior File: C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/de10litegum.vhd Line: 354
    Warning (13013): Ports D and ENA on the latch are fed by the same signal gumnut_with_mem:gumnut|gumnut:core|IR[6] File: C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnut-rtl_unpipelined.vhd Line: 224
Warning (13012): Latch port_dat_i[6] has unsafe behavior File: C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/de10litegum.vhd Line: 354
    Warning (13013): Ports D and ENA on the latch are fed by the same signal gumnut_with_mem:gumnut|gumnut:core|IR[6] File: C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnut-rtl_unpipelined.vhd Line: 224
Warning (13012): Latch port_dat_i[7] has unsafe behavior File: C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/de10litegum.vhd Line: 354
    Warning (13013): Ports D and ENA on the latch are fed by the same signal gumnut_with_mem:gumnut|gumnut:core|IR[6] File: C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnut-rtl_unpipelined.vhd Line: 224
Warning (13012): Latch port_dat_i[1] has unsafe behavior File: C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/de10litegum.vhd Line: 354
    Warning (13013): Ports D and ENA on the latch are fed by the same signal gumnut_with_mem:gumnut|gumnut:core|IR[6] File: C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnut-rtl_unpipelined.vhd Line: 224
Warning (13012): Latch port_dat_i[2] has unsafe behavior File: C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/de10litegum.vhd Line: 354
    Warning (13013): Ports D and ENA on the latch are fed by the same signal gumnut_with_mem:gumnut|gumnut:core|IR[6] File: C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnut-rtl_unpipelined.vhd Line: 224
Warning (13012): Latch port_dat_i[3] has unsafe behavior File: C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/de10litegum.vhd Line: 354
    Warning (13013): Ports D and ENA on the latch are fed by the same signal gumnut_with_mem:gumnut|gumnut:core|IR[6] File: C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnut-rtl_unpipelined.vhd Line: 224
Warning (13012): Latch port_dat_i[4] has unsafe behavior File: C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/de10litegum.vhd Line: 354
    Warning (13013): Ports D and ENA on the latch are fed by the same signal gumnut_with_mem:gumnut|gumnut:core|IR[6] File: C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnut-rtl_unpipelined.vhd Line: 224
Info (13000): Registers with preset signals will power-up high File: C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/uart.vhd Line: 46
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX2[5]" is stuck at GND File: C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/de10litegum.vhd Line: 14
Info (286030): Timing-Driven Synthesis is running
Info (17049): 1 registers lost all their fanouts during netlist optimizations.
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "DisplayController:display_ctrl|lpm_divide:Mod0|lpm_divide_2nl:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_cke:divider|add_sub_8_result_int[1]~16" File: C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/db/alt_u_div_cke.tdf Line: 66
    Info (17048): Logic cell "DisplayController:display_ctrl|lpm_divide:Div0|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_8_result_int[1]~14" File: C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/db/alt_u_div_ohe.tdf Line: 66
Info (144001): Generated suppressed messages file C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/output_files/acelerometer.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 3 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SW[8]" File: C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/de10litegum.vhd Line: 8
    Warning (15610): No output dependent on input pin "SW[9]" File: C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/de10litegum.vhd Line: 8
    Warning (15610): No output dependent on input pin "GSENSOR_INT[0]" File: C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/de10litegum.vhd Line: 16
Info (21057): Implemented 5333 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 16 input pins
    Info (21059): Implemented 34 output pins
    Info (21060): Implemented 2 bidirectional pins
    Info (21061): Implemented 5280 logic cells
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 126 warnings
    Info: Peak virtual memory: 4855 megabytes
    Info: Processing ended: Thu May 02 20:31:13 2024
    Info: Elapsed time: 00:00:48
    Info: Total CPU time (on all processors): 00:00:28


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/output_files/acelerometer.map.smsg.


