,,CIFAR-10 Classification,
Hardware,Platform,CNV,Batch/Stream/Thread
FPGA,ZCU102-DPU,na,"[1,2,3,4,5,6,7,8]"
FPGA,ZCU104-DPU,na,"[1,2,3,4,5,6,7,8]"
FPGA,Ultra96-DPU,na,"[1,2,3,4,5,6,7,8]"
FPGA,ZCU104-FINN,"[INT2,INT4]*[100%,50%,25%,12.5%]","[1,2,4,8,16,32,64,128,256,512,10000]"
FPGA,ZCU104-BISMO,"[INT2,INT4]*[100%,50%,25%,12.5%]","[2,4,8,16,32,64,128]"
GPU,TX2-maxn,"[FP16,FP32]*[100%,50%,25%,12.5%]",
GPU,TX2-maxp,"[FP16,FP32]*[100%,50%,25%,12.5%]","[1,2,4,8,16,32,64,128]"
GPU,TX2-maxq,"[FP16,FP32]*[100%,50%,25%,12.5%]",
TPU,TPU-fast clk,na,[1]
TPU,TPU-slow clk,na,[1]
VLIW,NCS,"[FP16]*[100%,50%,25%,12.5%]","[1,2,4,8,16,32,64,128]"
CPU,U96-Quadcore A53,"[INT2,INT4]*[100%,50%,25%,12.5%]","[2,4,8,16,32,64,128]"
