Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,21
design__inferred_latch__count,0
design__instance__count,4517
design__instance__area,55092.4
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,1
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.04649762064218521
power__switching__total,0.04915192723274231
power__leakage__total,0.0000048769970817375
power__total,0.0956544280052185
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,3.7512021217694866
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,4.384534637238502
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.09847317684443299
timing__setup__ws__corner:nom_fast_1p32V_m40C,5.218265078855258
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.098473
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,5.610743
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,1
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,3.7485100529032387
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,4.572537145010341
timing__hold__ws__corner:nom_slow_1p08V_125C,0.5968321561453234
timing__setup__ws__corner:nom_slow_1p08V_125C,0.0
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.596832
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,0.000000
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,1
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,3.751794980881404
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,4.453106898160017
timing__hold__ws__corner:nom_typ_1p20V_25C,0.28014114043666627
timing__setup__ws__corner:nom_typ_1p20V_25C,3.4456105610634338
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.280141
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,3.445611
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,1
design__max_cap_violation__count,0
clock__skew__worst_hold,3.751794980881404
clock__skew__worst_setup,4.384534637238502
timing__hold__ws,0.09847317684443299
timing__setup__ws,3.4456105610634338
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.098473
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,3.445611
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 419.52 313.74
design__core__bbox,2.88 3.78 416.64 309.96
design__io,45
design__die__area,131620
design__core__area,126685
design__instance__count__stdcell,4517
design__instance__area__stdcell,55092.4
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.434877
design__instance__utilization__stdcell,0.434877
design__rows,81
design__rows:CoreSite,81
design__sites,69822
design__sites:CoreSite,69822
design__instance__count__class:buffer,3
design__instance__area__class:buffer,21.7728
design__instance__count__class:inverter,151
design__instance__area__class:inverter,836.438
design__instance__count__class:sequential_cell,234
design__instance__area__class:sequential_cell,9618.13
design__instance__count__class:multi_input_combinational_cell,3597
design__instance__area__class:multi_input_combinational_cell,38153.2
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,436
design__instance__area__class:timing_repair_buffer,5651.86
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,94650.5
design__violations,0
design__instance__count__class:clock_buffer,80
design__instance__area__class:clock_buffer,723.946
design__instance__count__class:clock_inverter,16
design__instance__area__class:clock_inverter,87.0912
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,184
antenna__violating__nets,1
antenna__violating__pins,1
route__antenna_violation__count,1
antenna_diodes_count,0
route__net,4666
route__net__special,2
route__drc_errors__iter:0,2356
route__wirelength__iter:0,104042
route__drc_errors__iter:1,1190
route__wirelength__iter:1,103095
route__drc_errors__iter:2,1136
route__wirelength__iter:2,102956
route__drc_errors__iter:3,117
route__wirelength__iter:3,102176
route__drc_errors__iter:4,13
route__wirelength__iter:4,102154
route__drc_errors__iter:5,1
route__wirelength__iter:5,102151
route__drc_errors__iter:6,0
route__wirelength__iter:6,102150
route__drc_errors,0
route__wirelength,102150
route__vias,27459
route__vias__singlecut,27459
route__vias__multicut,0
design__disconnected_pin__count,1
design__critical_disconnected_pin__count,0
route__wirelength__max,501.825
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,136
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,136
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,136
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,136
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19723
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.19975
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.0027716
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.00397834
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.000211715
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.00397834
design_powergrid__voltage__worst,0.00397834
design_powergrid__voltage__worst__net:VPWR,1.19723
design_powergrid__drop__worst,0.00397834
design_powergrid__drop__worst__net:VPWR,0.0027716
design_powergrid__voltage__worst__net:VGND,0.00397834
design_powergrid__drop__worst__net:VGND,0.00397834
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.0002480000000000000108003883614316009698086418211460113525390625
ir__drop__worst,0.00276999999999999989286347812367239384911954402923583984375
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
