// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="fir_fir,hls_ip_2022_2,{HLS_INPUT_TYPE=c,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z010-clg400-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.256000,HLS_SYN_LAT=39,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=755,HLS_SYN_LUT=1526,HLS_VERSION=2022_2}" *)

module fir (
        ap_clk,
        ap_rst_n,
        s_axi_control_AWVALID,
        s_axi_control_AWREADY,
        s_axi_control_AWADDR,
        s_axi_control_WVALID,
        s_axi_control_WREADY,
        s_axi_control_WDATA,
        s_axi_control_WSTRB,
        s_axi_control_ARVALID,
        s_axi_control_ARREADY,
        s_axi_control_ARADDR,
        s_axi_control_RVALID,
        s_axi_control_RREADY,
        s_axi_control_RDATA,
        s_axi_control_RRESP,
        s_axi_control_BVALID,
        s_axi_control_BREADY,
        s_axi_control_BRESP,
        interrupt
);

parameter    ap_ST_fsm_state1 = 23'd1;
parameter    ap_ST_fsm_state2 = 23'd2;
parameter    ap_ST_fsm_state3 = 23'd4;
parameter    ap_ST_fsm_state4 = 23'd8;
parameter    ap_ST_fsm_state5 = 23'd16;
parameter    ap_ST_fsm_state6 = 23'd32;
parameter    ap_ST_fsm_state7 = 23'd64;
parameter    ap_ST_fsm_state8 = 23'd128;
parameter    ap_ST_fsm_state9 = 23'd256;
parameter    ap_ST_fsm_state10 = 23'd512;
parameter    ap_ST_fsm_state11 = 23'd1024;
parameter    ap_ST_fsm_state12 = 23'd2048;
parameter    ap_ST_fsm_state13 = 23'd4096;
parameter    ap_ST_fsm_state14 = 23'd8192;
parameter    ap_ST_fsm_state15 = 23'd16384;
parameter    ap_ST_fsm_state16 = 23'd32768;
parameter    ap_ST_fsm_state17 = 23'd65536;
parameter    ap_ST_fsm_state18 = 23'd131072;
parameter    ap_ST_fsm_state19 = 23'd262144;
parameter    ap_ST_fsm_state20 = 23'd524288;
parameter    ap_ST_fsm_state21 = 23'd1048576;
parameter    ap_ST_fsm_state22 = 23'd2097152;
parameter    ap_ST_fsm_state23 = 23'd4194304;
parameter    C_S_AXI_CONTROL_DATA_WIDTH = 32;
parameter    C_S_AXI_CONTROL_ADDR_WIDTH = 5;
parameter    C_S_AXI_DATA_WIDTH = 32;

parameter C_S_AXI_CONTROL_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);

input   ap_clk;
input   ap_rst_n;
input   s_axi_control_AWVALID;
output   s_axi_control_AWREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_AWADDR;
input   s_axi_control_WVALID;
output   s_axi_control_WREADY;
input  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_WDATA;
input  [C_S_AXI_CONTROL_WSTRB_WIDTH - 1:0] s_axi_control_WSTRB;
input   s_axi_control_ARVALID;
output   s_axi_control_ARREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_ARADDR;
output   s_axi_control_RVALID;
input   s_axi_control_RREADY;
output  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_RDATA;
output  [1:0] s_axi_control_RRESP;
output   s_axi_control_BVALID;
input   s_axi_control_BREADY;
output  [1:0] s_axi_control_BRESP;
output   interrupt;

 reg    ap_rst_n_inv;
wire    ap_start;
reg    ap_done;
reg    ap_idle;
(* fsm_encoding = "none" *) reg   [22:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ap_ready;
wire   [7:0] input_r;
wire   [7:0] output_r;
reg    output_r_ap_vld;
reg   [31:0] shift_reg_0;
reg   [7:0] input_r_read_reg_250;
wire    ap_CS_fsm_state2;
wire   [31:0] grp_fu_110_p1;
reg   [31:0] conv7_reg_275;
wire    ap_CS_fsm_state7;
wire   [31:0] grp_fu_102_p2;
reg   [31:0] mul8_reg_280;
wire    ap_CS_fsm_state11;
wire   [31:0] grp_fu_97_p2;
reg   [31:0] acc_reg_288;
wire    ap_CS_fsm_state16;
reg   [7:0] xs_exp_V_reg_293;
wire    ap_CS_fsm_state21;
wire   [22:0] p_Result_s_fu_150_p1;
reg   [22:0] p_Result_s_reg_299;
wire   [0:0] isNeg_fu_163_p3;
reg   [0:0] isNeg_reg_304;
wire    ap_CS_fsm_state22;
wire   [8:0] ush_fu_180_p3;
reg   [8:0] ush_reg_309;
wire    grp_fir_Pipeline_VITIS_LOOP_18_1_fu_89_ap_start;
wire    grp_fir_Pipeline_VITIS_LOOP_18_1_fu_89_ap_done;
wire    grp_fir_Pipeline_VITIS_LOOP_18_1_fu_89_ap_idle;
wire    grp_fir_Pipeline_VITIS_LOOP_18_1_fu_89_ap_ready;
wire   [31:0] grp_fir_Pipeline_VITIS_LOOP_18_1_fu_89_acc_out;
wire    grp_fir_Pipeline_VITIS_LOOP_18_1_fu_89_acc_out_ap_vld;
wire   [31:0] grp_fir_Pipeline_VITIS_LOOP_18_1_fu_89_grp_fu_97_p_din0;
wire   [31:0] grp_fir_Pipeline_VITIS_LOOP_18_1_fu_89_grp_fu_97_p_din1;
wire   [1:0] grp_fir_Pipeline_VITIS_LOOP_18_1_fu_89_grp_fu_97_p_opcode;
wire    grp_fir_Pipeline_VITIS_LOOP_18_1_fu_89_grp_fu_97_p_ce;
wire   [31:0] grp_fir_Pipeline_VITIS_LOOP_18_1_fu_89_grp_fu_102_p_din0;
wire   [31:0] grp_fir_Pipeline_VITIS_LOOP_18_1_fu_89_grp_fu_102_p_din1;
wire    grp_fir_Pipeline_VITIS_LOOP_18_1_fu_89_grp_fu_102_p_ce;
reg    grp_fir_Pipeline_VITIS_LOOP_18_1_fu_89_ap_start_reg;
wire   [31:0] grp_fu_107_p1;
wire    ap_CS_fsm_state12;
wire    ap_CS_fsm_state23;
reg   [31:0] grp_fu_97_p0;
reg   [31:0] grp_fu_97_p1;
wire    ap_CS_fsm_state17;
reg   [31:0] grp_fu_102_p0;
reg   [31:0] grp_fu_102_p1;
wire    ap_CS_fsm_state8;
wire   [31:0] grp_fu_107_p0;
wire   [31:0] grp_fu_110_p0;
wire   [31:0] data_V_fu_136_p1;
wire   [8:0] zext_ln346_fu_154_p1;
wire   [8:0] add_ln346_fu_157_p2;
wire   [7:0] sub_ln1512_fu_171_p2;
wire  signed [8:0] sext_ln1512_fu_176_p1;
wire   [24:0] mantissa_fu_188_p4;
wire  signed [31:0] sext_ln1488_fu_201_p1;
wire   [54:0] zext_ln68_fu_197_p1;
wire   [54:0] zext_ln1488_fu_204_p1;
wire   [54:0] r_V_fu_208_p2;
wire   [0:0] tmp_fu_220_p3;
wire   [54:0] r_V_1_fu_214_p2;
wire   [7:0] zext_ln818_fu_228_p1;
wire   [7:0] tmp_1_fu_232_p4;
reg    grp_fu_97_ce;
reg    grp_fu_102_ce;
reg    grp_fu_107_ce;
wire    ap_CS_fsm_state3;
wire    ap_CS_fsm_state4;
wire    ap_CS_fsm_state5;
wire    ap_CS_fsm_state6;
reg    grp_fu_110_ce;
reg   [22:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
wire    ap_ST_fsm_state23_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 23'd1;
#0 shift_reg_0 = 32'd0;
#0 grp_fir_Pipeline_VITIS_LOOP_18_1_fu_89_ap_start_reg = 1'b0;
end

fir_fir_Pipeline_VITIS_LOOP_18_1 grp_fir_Pipeline_VITIS_LOOP_18_1_fu_89(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_fir_Pipeline_VITIS_LOOP_18_1_fu_89_ap_start),
    .ap_done(grp_fir_Pipeline_VITIS_LOOP_18_1_fu_89_ap_done),
    .ap_idle(grp_fir_Pipeline_VITIS_LOOP_18_1_fu_89_ap_idle),
    .ap_ready(grp_fir_Pipeline_VITIS_LOOP_18_1_fu_89_ap_ready),
    .shift_reg_0_load(shift_reg_0),
    .acc_out(grp_fir_Pipeline_VITIS_LOOP_18_1_fu_89_acc_out),
    .acc_out_ap_vld(grp_fir_Pipeline_VITIS_LOOP_18_1_fu_89_acc_out_ap_vld),
    .grp_fu_97_p_din0(grp_fir_Pipeline_VITIS_LOOP_18_1_fu_89_grp_fu_97_p_din0),
    .grp_fu_97_p_din1(grp_fir_Pipeline_VITIS_LOOP_18_1_fu_89_grp_fu_97_p_din1),
    .grp_fu_97_p_opcode(grp_fir_Pipeline_VITIS_LOOP_18_1_fu_89_grp_fu_97_p_opcode),
    .grp_fu_97_p_dout0(grp_fu_97_p2),
    .grp_fu_97_p_ce(grp_fir_Pipeline_VITIS_LOOP_18_1_fu_89_grp_fu_97_p_ce),
    .grp_fu_102_p_din0(grp_fir_Pipeline_VITIS_LOOP_18_1_fu_89_grp_fu_102_p_din0),
    .grp_fu_102_p_din1(grp_fir_Pipeline_VITIS_LOOP_18_1_fu_89_grp_fu_102_p_din1),
    .grp_fu_102_p_dout0(grp_fu_102_p2),
    .grp_fu_102_p_ce(grp_fir_Pipeline_VITIS_LOOP_18_1_fu_89_grp_fu_102_p_ce)
);

fir_control_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CONTROL_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CONTROL_DATA_WIDTH ))
control_s_axi_U(
    .AWVALID(s_axi_control_AWVALID),
    .AWREADY(s_axi_control_AWREADY),
    .AWADDR(s_axi_control_AWADDR),
    .WVALID(s_axi_control_WVALID),
    .WREADY(s_axi_control_WREADY),
    .WDATA(s_axi_control_WDATA),
    .WSTRB(s_axi_control_WSTRB),
    .ARVALID(s_axi_control_ARVALID),
    .ARREADY(s_axi_control_ARREADY),
    .ARADDR(s_axi_control_ARADDR),
    .RVALID(s_axi_control_RVALID),
    .RREADY(s_axi_control_RREADY),
    .RDATA(s_axi_control_RDATA),
    .RRESP(s_axi_control_RRESP),
    .BVALID(s_axi_control_BVALID),
    .BREADY(s_axi_control_BREADY),
    .BRESP(s_axi_control_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .input_r(input_r),
    .output_r(output_r),
    .output_r_ap_vld(output_r_ap_vld),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle)
);

fir_fadd_32ns_32ns_32_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_5_full_dsp_1_U5(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_97_p0),
    .din1(grp_fu_97_p1),
    .ce(grp_fu_97_ce),
    .dout(grp_fu_97_p2)
);

fir_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_4_max_dsp_1_U6(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_102_p0),
    .din1(grp_fu_102_p1),
    .ce(grp_fu_102_ce),
    .dout(grp_fu_102_p2)
);

fir_uitofp_32ns_32_6_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
uitofp_32ns_32_6_no_dsp_1_U7(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_107_p0),
    .ce(grp_fu_107_ce),
    .dout(grp_fu_107_p1)
);

fir_sitofp_32ns_32_6_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
sitofp_32ns_32_6_no_dsp_1_U8(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_110_p0),
    .ce(grp_fu_110_ce),
    .dout(grp_fu_110_p1)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_fir_Pipeline_VITIS_LOOP_18_1_fu_89_ap_start_reg <= 1'b0;
    end else begin
        if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            grp_fir_Pipeline_VITIS_LOOP_18_1_fu_89_ap_start_reg <= 1'b1;
        end else if ((grp_fir_Pipeline_VITIS_LOOP_18_1_fu_89_ap_ready == 1'b1)) begin
            grp_fir_Pipeline_VITIS_LOOP_18_1_fu_89_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        acc_reg_288 <= grp_fu_97_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        conv7_reg_275 <= grp_fu_110_p1;
        shift_reg_0 <= grp_fu_107_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        input_r_read_reg_250 <= input_r;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        isNeg_reg_304 <= add_ln346_fu_157_p2[32'd8];
        ush_reg_309 <= ush_fu_180_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        mul8_reg_280 <= grp_fu_102_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        p_Result_s_reg_299 <= p_Result_s_fu_150_p1;
        xs_exp_V_reg_293 <= {{data_V_fu_136_p1[30:23]}};
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

assign ap_ST_fsm_state15_blk = 1'b0;

assign ap_ST_fsm_state16_blk = 1'b0;

assign ap_ST_fsm_state17_blk = 1'b0;

assign ap_ST_fsm_state18_blk = 1'b0;

assign ap_ST_fsm_state19_blk = 1'b0;

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state20_blk = 1'b0;

assign ap_ST_fsm_state21_blk = 1'b0;

assign ap_ST_fsm_state22_blk = 1'b0;

assign ap_ST_fsm_state23_blk = 1'b0;

always @ (*) begin
    if ((grp_fir_Pipeline_VITIS_LOOP_18_1_fu_89_ap_done == 1'b0)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_102_ce = grp_fir_Pipeline_VITIS_LOOP_18_1_fu_89_grp_fu_102_p_ce;
    end else begin
        grp_fu_102_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_102_p0 = grp_fir_Pipeline_VITIS_LOOP_18_1_fu_89_grp_fu_102_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_102_p0 = conv7_reg_275;
    end else begin
        grp_fu_102_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_102_p1 = grp_fir_Pipeline_VITIS_LOOP_18_1_fu_89_grp_fu_102_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_102_p1 = 32'd1051372203;
    end else begin
        grp_fu_102_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | ((1'b1 == ap_CS_fsm_state2) & (grp_fir_Pipeline_VITIS_LOOP_18_1_fu_89_ap_done == 1'b1)))) begin
        grp_fu_107_ce = 1'b1;
    end else begin
        grp_fu_107_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | ((1'b1 == ap_CS_fsm_state2) & (grp_fir_Pipeline_VITIS_LOOP_18_1_fu_89_ap_done == 1'b1)))) begin
        grp_fu_110_ce = 1'b1;
    end else begin
        grp_fu_110_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_97_ce = grp_fir_Pipeline_VITIS_LOOP_18_1_fu_89_grp_fu_97_p_ce;
    end else begin
        grp_fu_97_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_97_p0 = grp_fir_Pipeline_VITIS_LOOP_18_1_fu_89_grp_fu_97_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        grp_fu_97_p0 = acc_reg_288;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_fu_97_p0 = grp_fir_Pipeline_VITIS_LOOP_18_1_fu_89_acc_out;
    end else begin
        grp_fu_97_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_97_p1 = grp_fir_Pipeline_VITIS_LOOP_18_1_fu_89_grp_fu_97_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        grp_fu_97_p1 = 32'd1056964608;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_fu_97_p1 = mul8_reg_280;
    end else begin
        grp_fu_97_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        output_r_ap_vld = 1'b1;
    end else begin
        output_r_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (grp_fir_Pipeline_VITIS_LOOP_18_1_fu_89_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln346_fu_157_p2 = ($signed(zext_ln346_fu_154_p1) + $signed(9'd385));

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign data_V_fu_136_p1 = grp_fu_97_p2;

assign grp_fir_Pipeline_VITIS_LOOP_18_1_fu_89_ap_start = grp_fir_Pipeline_VITIS_LOOP_18_1_fu_89_ap_start_reg;

assign grp_fu_107_p0 = input_r_read_reg_250;

assign grp_fu_110_p0 = input_r_read_reg_250;

assign isNeg_fu_163_p3 = add_ln346_fu_157_p2[32'd8];

assign mantissa_fu_188_p4 = {{{{1'd1}, {p_Result_s_reg_299}}}, {1'd0}};

assign output_r = ((isNeg_reg_304[0:0] == 1'b1) ? zext_ln818_fu_228_p1 : tmp_1_fu_232_p4);

assign p_Result_s_fu_150_p1 = data_V_fu_136_p1[22:0];

assign r_V_1_fu_214_p2 = zext_ln68_fu_197_p1 << zext_ln1488_fu_204_p1;

assign r_V_fu_208_p2 = zext_ln68_fu_197_p1 >> zext_ln1488_fu_204_p1;

assign sext_ln1488_fu_201_p1 = $signed(ush_reg_309);

assign sext_ln1512_fu_176_p1 = $signed(sub_ln1512_fu_171_p2);

assign sub_ln1512_fu_171_p2 = (8'd127 - xs_exp_V_reg_293);

assign tmp_1_fu_232_p4 = {{r_V_1_fu_214_p2[31:24]}};

assign tmp_fu_220_p3 = r_V_fu_208_p2[32'd24];

assign ush_fu_180_p3 = ((isNeg_fu_163_p3[0:0] == 1'b1) ? sext_ln1512_fu_176_p1 : add_ln346_fu_157_p2);

assign zext_ln1488_fu_204_p1 = $unsigned(sext_ln1488_fu_201_p1);

assign zext_ln346_fu_154_p1 = xs_exp_V_reg_293;

assign zext_ln68_fu_197_p1 = mantissa_fu_188_p4;

assign zext_ln818_fu_228_p1 = tmp_fu_220_p3;

endmodule //fir
