Vesta static timing analysis, register-to-register maximum timing

Top 0 maximum delay paths:
Computed maximum clock frequency (zero slack) = inf MHz
-----------------------------------------

