
*** Running vivado
    with args -log UART.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source UART.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source UART.tcl -notrace
Command: synth_design -top UART -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 19089 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1249.031 ; gain = 81.805 ; free physical = 490 ; free virtual = 5769
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'UART' [/usr/local/magnetic2/Xilinx/Vivado/Vivado/2018.2/bin/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/imports/UART/Main.v:8]
	Parameter size bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'br_generator' [/usr/local/magnetic2/Xilinx/Vivado/Vivado/2018.2/bin/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/imports/UART/br_generator.v:3]
INFO: [Synth 8-6155] done synthesizing module 'br_generator' (1#1) [/usr/local/magnetic2/Xilinx/Vivado/Vivado/2018.2/bin/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/imports/UART/br_generator.v:3]
INFO: [Synth 8-6157] synthesizing module 'rx_module' [/usr/local/magnetic2/Xilinx/Vivado/Vivado/2018.2/bin/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/imports/UART/rx_module.v:22]
	Parameter DBIT bound to: 8 - type: integer 
	Parameter SB_TICK bound to: 16 - type: integer 
	Parameter idle bound to: 2'b00 
	Parameter start bound to: 2'b01 
	Parameter data bound to: 2'b10 
	Parameter stop bound to: 2'b11 
INFO: [Synth 8-6155] done synthesizing module 'rx_module' (2#1) [/usr/local/magnetic2/Xilinx/Vivado/Vivado/2018.2/bin/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/imports/UART/rx_module.v:22]
INFO: [Synth 8-6157] synthesizing module 'tx_module' [/usr/local/magnetic2/Xilinx/Vivado/Vivado/2018.2/bin/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/imports/UART/tx_module.v:2]
	Parameter DBIT bound to: 8 - type: integer 
	Parameter SB_TICK bound to: 16 - type: integer 
	Parameter idle bound to: 2'b00 
	Parameter start bound to: 2'b01 
	Parameter data bound to: 2'b10 
	Parameter stop bound to: 2'b11 
INFO: [Synth 8-6155] done synthesizing module 'tx_module' (3#1) [/usr/local/magnetic2/Xilinx/Vivado/Vivado/2018.2/bin/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/imports/UART/tx_module.v:2]
INFO: [Synth 8-6157] synthesizing module 'interface' [/usr/local/magnetic2/Xilinx/Vivado/Vivado/2018.2/bin/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/interface.v:3]
	Parameter DBIT bound to: 8 - type: integer 
	Parameter idle_rx bound to: 3'b000 
	Parameter receive bound to: 3'b001 
	Parameter idle_tx bound to: 3'b010 
	Parameter operate bound to: 3'b011 
	Parameter transmit bound to: 3'b100 
WARNING: [Synth 8-151] case item 3'b100 is unreachable [/usr/local/magnetic2/Xilinx/Vivado/Vivado/2018.2/bin/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/interface.v:88]
WARNING: [Synth 8-6014] Unused sequential element aux_Acc_reg was removed.  [/usr/local/magnetic2/Xilinx/Vivado/Vivado/2018.2/bin/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/interface.v:39]
WARNING: [Synth 8-6014] Unused sequential element aux_Count_reg was removed.  [/usr/local/magnetic2/Xilinx/Vivado/Vivado/2018.2/bin/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/interface.v:40]
WARNING: [Synth 8-6014] Unused sequential element acc_sended_reg was removed.  [/usr/local/magnetic2/Xilinx/Vivado/Vivado/2018.2/bin/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/interface.v:42]
WARNING: [Synth 8-6014] Unused sequential element dig_reg was removed.  [/usr/local/magnetic2/Xilinx/Vivado/Vivado/2018.2/bin/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/interface.v:45]
WARNING: [Synth 8-5788] Register div_reg in module interface is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/usr/local/magnetic2/Xilinx/Vivado/Vivado/2018.2/bin/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/interface.v:79]
WARNING: [Synth 8-3848] Net tx_start_aux in module/entity interface does not have driver. [/usr/local/magnetic2/Xilinx/Vivado/Vivado/2018.2/bin/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/interface.v:27]
INFO: [Synth 8-6155] done synthesizing module 'interface' (4#1) [/usr/local/magnetic2/Xilinx/Vivado/Vivado/2018.2/bin/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/interface.v:3]
WARNING: [Synth 8-3848] Net rd in module/entity UART does not have driver. [/usr/local/magnetic2/Xilinx/Vivado/Vivado/2018.2/bin/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/imports/UART/Main.v:18]
INFO: [Synth 8-6155] done synthesizing module 'UART' (5#1) [/usr/local/magnetic2/Xilinx/Vivado/Vivado/2018.2/bin/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/imports/UART/Main.v:8]
WARNING: [Synth 8-3331] design interface has unconnected port tx_start
WARNING: [Synth 8-3331] design interface has unconnected port rd
WARNING: [Synth 8-3331] design interface has unconnected port tx_done_tick
WARNING: [Synth 8-3331] design interface has unconnected port out_Acc_Count[31]
WARNING: [Synth 8-3331] design interface has unconnected port out_Acc_Count[30]
WARNING: [Synth 8-3331] design interface has unconnected port out_Acc_Count[29]
WARNING: [Synth 8-3331] design interface has unconnected port out_Acc_Count[28]
WARNING: [Synth 8-3331] design interface has unconnected port out_Acc_Count[27]
WARNING: [Synth 8-3331] design interface has unconnected port out_Acc_Count[26]
WARNING: [Synth 8-3331] design interface has unconnected port out_Acc_Count[25]
WARNING: [Synth 8-3331] design interface has unconnected port out_Acc_Count[24]
WARNING: [Synth 8-3331] design interface has unconnected port out_Acc_Count[23]
WARNING: [Synth 8-3331] design interface has unconnected port out_Acc_Count[22]
WARNING: [Synth 8-3331] design interface has unconnected port out_Acc_Count[21]
WARNING: [Synth 8-3331] design interface has unconnected port out_Acc_Count[20]
WARNING: [Synth 8-3331] design interface has unconnected port out_Acc_Count[19]
WARNING: [Synth 8-3331] design interface has unconnected port out_Acc_Count[18]
WARNING: [Synth 8-3331] design interface has unconnected port out_Acc_Count[17]
WARNING: [Synth 8-3331] design interface has unconnected port out_Acc_Count[16]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1293.656 ; gain = 126.430 ; free physical = 497 ; free virtual = 5779
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1293.656 ; gain = 126.430 ; free physical = 498 ; free virtual = 5779
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1301.660 ; gain = 134.434 ; free physical = 496 ; free virtual = 5777
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "tick" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'rx_module'
INFO: [Synth 8-5544] ROM "rx_done_tick" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_next" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "n_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'tx_module'
INFO: [Synth 8-5544] ROM "tx_done_tick" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_next" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "n_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "is_s" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
                   start |                               01 |                               01
                    data |                               10 |                               10
                    stop |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'sequential' in module 'rx_module'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
                   start |                               01 |                               01
                    data |                               10 |                               10
                    stop |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'sequential' in module 'tx_module'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1317.676 ; gain = 150.449 ; free physical = 486 ; free virtual = 5769
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   4 Input     14 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 5     
	   3 Input      2 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 17    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module br_generator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rx_module 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 5     
Module tx_module 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 6     
Module interface 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input     14 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "br_g/tick" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "int/is_s" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design UART has unconnected port out_Acc_Counter[31]
WARNING: [Synth 8-3331] design UART has unconnected port out_Acc_Counter[30]
WARNING: [Synth 8-3331] design UART has unconnected port out_Acc_Counter[29]
WARNING: [Synth 8-3331] design UART has unconnected port out_Acc_Counter[28]
WARNING: [Synth 8-3331] design UART has unconnected port out_Acc_Counter[27]
WARNING: [Synth 8-3331] design UART has unconnected port out_Acc_Counter[26]
WARNING: [Synth 8-3331] design UART has unconnected port out_Acc_Counter[25]
WARNING: [Synth 8-3331] design UART has unconnected port out_Acc_Counter[24]
WARNING: [Synth 8-3331] design UART has unconnected port out_Acc_Counter[23]
WARNING: [Synth 8-3331] design UART has unconnected port out_Acc_Counter[22]
WARNING: [Synth 8-3331] design UART has unconnected port out_Acc_Counter[21]
WARNING: [Synth 8-3331] design UART has unconnected port out_Acc_Counter[20]
WARNING: [Synth 8-3331] design UART has unconnected port out_Acc_Counter[19]
WARNING: [Synth 8-3331] design UART has unconnected port out_Acc_Counter[18]
WARNING: [Synth 8-3331] design UART has unconnected port out_Acc_Counter[17]
WARNING: [Synth 8-3331] design UART has unconnected port out_Acc_Counter[16]
INFO: [Synth 8-3886] merging instance 'int/aux_Acc_Count_reg[31]' (FDCE) to 'int/aux_Acc_Count_reg[16]'
INFO: [Synth 8-3886] merging instance 'int/aux_Acc_Count_reg[16]' (FDCE) to 'int/aux_Acc_Count_reg[17]'
INFO: [Synth 8-3886] merging instance 'int/aux_Acc_Count_reg[17]' (FDCE) to 'int/aux_Acc_Count_reg[18]'
INFO: [Synth 8-3886] merging instance 'int/aux_Acc_Count_reg[18]' (FDCE) to 'int/aux_Acc_Count_reg[19]'
INFO: [Synth 8-3886] merging instance 'int/aux_Acc_Count_reg[19]' (FDCE) to 'int/aux_Acc_Count_reg[20]'
INFO: [Synth 8-3886] merging instance 'int/aux_Acc_Count_reg[20]' (FDCE) to 'int/aux_Acc_Count_reg[21]'
INFO: [Synth 8-3886] merging instance 'int/aux_Acc_Count_reg[22]' (FDCE) to 'int/aux_Acc_Count_reg[21]'
INFO: [Synth 8-3886] merging instance 'int/aux_Acc_Count_reg[23]' (FDCE) to 'int/aux_Acc_Count_reg[21]'
INFO: [Synth 8-3886] merging instance 'int/aux_Acc_Count_reg[24]' (FDCE) to 'int/aux_Acc_Count_reg[21]'
INFO: [Synth 8-3886] merging instance 'int/aux_Acc_Count_reg[25]' (FDCE) to 'int/aux_Acc_Count_reg[21]'
INFO: [Synth 8-3886] merging instance 'int/aux_Acc_Count_reg[26]' (FDCE) to 'int/aux_Acc_Count_reg[21]'
INFO: [Synth 8-3886] merging instance 'int/aux_Acc_Count_reg[27]' (FDCE) to 'int/aux_Acc_Count_reg[21]'
INFO: [Synth 8-3886] merging instance 'int/aux_Acc_Count_reg[28]' (FDCE) to 'int/aux_Acc_Count_reg[21]'
INFO: [Synth 8-3886] merging instance 'int/aux_Acc_Count_reg[29]' (FDCE) to 'int/aux_Acc_Count_reg[21]'
INFO: [Synth 8-3886] merging instance 'int/aux_Acc_Count_reg[30]' (FDCE) to 'int/aux_Acc_Count_reg[21]'
INFO: [Synth 8-3886] merging instance 'int/div_reg[11]' (FDE) to 'int/div_reg[12]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\int/div_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\int/aux_Acc_Count_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\int/z_flag_reg )
INFO: [Synth 8-3886] merging instance 'int/div_reg[10]' (FDE) to 'int/div_reg[13]'
WARNING: [Synth 8-3332] Sequential element (int/div_reg[12]) is unused and will be removed from module UART.
WARNING: [Synth 8-3332] Sequential element (int/aux_Acc_Count_reg[21]) is unused and will be removed from module UART.
WARNING: [Synth 8-3332] Sequential element (int/z_flag_reg) is unused and will be removed from module UART.
INFO: [Synth 8-3886] merging instance 'int/div_reg[8]' (FDE) to 'int/div_reg[9]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:33 . Memory (MB): peak = 1449.801 ; gain = 282.574 ; free physical = 321 ; free virtual = 5623
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:33 . Memory (MB): peak = 1449.801 ; gain = 282.574 ; free physical = 320 ; free virtual = 5623
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (int/out_reg[7]) is unused and will be removed from module UART.
WARNING: [Synth 8-3332] Sequential element (tx_mod/b_reg_reg[7]) is unused and will be removed from module UART.
WARNING: [Synth 8-3332] Sequential element (tx_mod/b_reg_reg[6]) is unused and will be removed from module UART.
WARNING: [Synth 8-3332] Sequential element (tx_mod/b_reg_reg[5]) is unused and will be removed from module UART.
WARNING: [Synth 8-3332] Sequential element (tx_mod/b_reg_reg[4]) is unused and will be removed from module UART.
WARNING: [Synth 8-3332] Sequential element (tx_mod/b_reg_reg[3]) is unused and will be removed from module UART.
WARNING: [Synth 8-3332] Sequential element (tx_mod/b_reg_reg[2]) is unused and will be removed from module UART.
WARNING: [Synth 8-3332] Sequential element (tx_mod/b_reg_reg[1]) is unused and will be removed from module UART.
WARNING: [Synth 8-3332] Sequential element (tx_mod/b_reg_reg[0]) is unused and will be removed from module UART.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:33 . Memory (MB): peak = 1449.801 ; gain = 282.574 ; free physical = 319 ; free virtual = 5622
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:34 . Memory (MB): peak = 1449.801 ; gain = 282.574 ; free physical = 319 ; free virtual = 5622
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:34 . Memory (MB): peak = 1449.801 ; gain = 282.574 ; free physical = 319 ; free virtual = 5622
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:34 . Memory (MB): peak = 1449.801 ; gain = 282.574 ; free physical = 319 ; free virtual = 5622
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:34 . Memory (MB): peak = 1449.801 ; gain = 282.574 ; free physical = 319 ; free virtual = 5622
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:34 . Memory (MB): peak = 1449.801 ; gain = 282.574 ; free physical = 319 ; free virtual = 5622
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:34 . Memory (MB): peak = 1449.801 ; gain = 282.574 ; free physical = 319 ; free virtual = 5622
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |   128|
|3     |LUT1   |    27|
|4     |LUT2   |   130|
|5     |LUT3   |   364|
|6     |LUT4   |    13|
|7     |LUT5   |    16|
|8     |LUT6   |    29|
|9     |FDCE   |    46|
|10    |FDPE   |     1|
|11    |FDRE   |    19|
|12    |IBUF   |    20|
|13    |OBUF   |     2|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------------+------+
|      |Instance |Module       |Cells |
+------+---------+-------------+------+
|1     |top      |             |   796|
|2     |  br_g   |br_generator |    20|
|3     |  int    |interface    |   689|
|4     |  rx_mod |rx_module    |    39|
|5     |  tx_mod |tx_module    |    25|
+------+---------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:34 . Memory (MB): peak = 1449.801 ; gain = 282.574 ; free physical = 319 ; free virtual = 5622
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 55 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:34 . Memory (MB): peak = 1449.801 ; gain = 282.574 ; free physical = 323 ; free virtual = 5626
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:34 . Memory (MB): peak = 1449.809 ; gain = 282.574 ; free physical = 323 ; free virtual = 5626
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 148 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
57 Infos, 55 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:37 . Memory (MB): peak = 1530.812 ; gain = 375.234 ; free physical = 290 ; free virtual = 5603
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/usr/local/magnetic2/Xilinx/Vivado/Vivado/2018.2/bin/Arquitectura2018/TP_BIP/TP_BIP.runs/synth_1/UART.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file UART_utilization_synth.rpt -pb UART_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.07 . Memory (MB): peak = 1554.824 ; gain = 0.000 ; free physical = 290 ; free virtual = 5603
INFO: [Common 17-206] Exiting Vivado at Tue Mar 12 15:03:27 2019...
