{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1737995390056 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1737995390063 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 27 16:29:49 2025 " "Processing started: Mon Jan 27 16:29:49 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1737995390063 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995390063 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE10_LITE_Golden_Top -c DE10_LITE_Golden_Top " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE10_LITE_Golden_Top -c DE10_LITE_Golden_Top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995390063 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1737995391926 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1737995391926 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "lab3.qsys " "Elaborating Platform Designer system entity \"lab3.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737995399852 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.01.27.16:30:02 Progress: Loading Golden_Top/lab3.qsys " "2025.01.27.16:30:02 Progress: Loading Golden_Top/lab3.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995402965 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.01.27.16:30:03 Progress: Reading input file " "2025.01.27.16:30:03 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995403948 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.01.27.16:30:04 Progress: Adding accelerometer_spi \[altera_up_avalon_accelerometer_spi 18.0\] " "2025.01.27.16:30:04 Progress: Adding accelerometer_spi \[altera_up_avalon_accelerometer_spi 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995404022 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.01.27.16:30:04 Progress: Parameterizing module accelerometer_spi " "2025.01.27.16:30:04 Progress: Parameterizing module accelerometer_spi" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995404932 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.01.27.16:30:04 Progress: Adding clk \[clock_source 18.1\] " "2025.01.27.16:30:04 Progress: Adding clk \[clock_source 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995404934 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.01.27.16:30:05 Progress: Parameterizing module clk " "2025.01.27.16:30:05 Progress: Parameterizing module clk" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995405026 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.01.27.16:30:05 Progress: Adding cpu \[altera_nios2_gen2 18.1\] " "2025.01.27.16:30:05 Progress: Adding cpu \[altera_nios2_gen2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995405027 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.01.27.16:30:05 Progress: Parameterizing module cpu " "2025.01.27.16:30:05 Progress: Parameterizing module cpu" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995405168 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.01.27.16:30:05 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 18.1\] " "2025.01.27.16:30:05 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995405171 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.01.27.16:30:05 Progress: Parameterizing module jtag_uart " "2025.01.27.16:30:05 Progress: Parameterizing module jtag_uart" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995405191 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.01.27.16:30:05 Progress: Adding led \[altera_avalon_pio 18.1\] " "2025.01.27.16:30:05 Progress: Adding led \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995405194 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.01.27.16:30:05 Progress: Parameterizing module led " "2025.01.27.16:30:05 Progress: Parameterizing module led" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995405211 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.01.27.16:30:05 Progress: Adding onchip_memory \[altera_avalon_onchip_memory2 18.1\] " "2025.01.27.16:30:05 Progress: Adding onchip_memory \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995405213 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.01.27.16:30:05 Progress: Parameterizing module onchip_memory " "2025.01.27.16:30:05 Progress: Parameterizing module onchip_memory" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995405230 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.01.27.16:30:05 Progress: Adding timer \[altera_avalon_timer 18.1\] " "2025.01.27.16:30:05 Progress: Adding timer \[altera_avalon_timer 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995405231 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.01.27.16:30:05 Progress: Parameterizing module timer " "2025.01.27.16:30:05 Progress: Parameterizing module timer" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995405276 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.01.27.16:30:05 Progress: Building connections " "2025.01.27.16:30:05 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995405277 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.01.27.16:30:05 Progress: Parameterizing connections " "2025.01.27.16:30:05 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995405306 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.01.27.16:30:05 Progress: Validating " "2025.01.27.16:30:05 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995405307 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.01.27.16:30:06 Progress: Done reading input file " "2025.01.27.16:30:06 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995406372 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Lab3.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "Lab3.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995408291 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Lab3: Generating lab3 \"lab3\" for QUARTUS_SYNTH " "Lab3: Generating lab3 \"lab3\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995408948 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Accelerometer_spi: Starting Generation of the Accelerometer Controller in SPI mode " "Accelerometer_spi: Starting Generation of the Accelerometer Controller in SPI mode" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995416267 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Accelerometer_spi: \"lab3\" instantiated altera_up_avalon_accelerometer_spi \"accelerometer_spi\" " "Accelerometer_spi: \"lab3\" instantiated altera_up_avalon_accelerometer_spi \"accelerometer_spi\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995416316 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"lab3\" instantiated altera_nios2_gen2 \"cpu\" " "Cpu: \"lab3\" instantiated altera_nios2_gen2 \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995417878 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Starting RTL generation for module 'lab3_jtag_uart' " "Jtag_uart: Starting RTL generation for module 'lab3_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995417887 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=lab3_jtag_uart --dir=C:/Users/PTRWNG/AppData/Local/Temp/alt0115_2843481920558311172.dir/0003_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/PTRWNG/AppData/Local/Temp/alt0115_2843481920558311172.dir/0003_jtag_uart_gen//lab3_jtag_uart_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=lab3_jtag_uart --dir=C:/Users/PTRWNG/AppData/Local/Temp/alt0115_2843481920558311172.dir/0003_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/PTRWNG/AppData/Local/Temp/alt0115_2843481920558311172.dir/0003_jtag_uart_gen//lab3_jtag_uart_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995417887 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Done RTL generation for module 'lab3_jtag_uart' " "Jtag_uart: Done RTL generation for module 'lab3_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995418196 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: \"lab3\" instantiated altera_avalon_jtag_uart \"jtag_uart\" " "Jtag_uart: \"lab3\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995418204 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led: Starting RTL generation for module 'lab3_led' " "Led: Starting RTL generation for module 'lab3_led'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995418211 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab3_led --dir=C:/Users/PTRWNG/AppData/Local/Temp/alt0115_2843481920558311172.dir/0004_led_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/PTRWNG/AppData/Local/Temp/alt0115_2843481920558311172.dir/0004_led_gen//lab3_led_component_configuration.pl  --do_build_sim=0  \] " "Led:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab3_led --dir=C:/Users/PTRWNG/AppData/Local/Temp/alt0115_2843481920558311172.dir/0004_led_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/PTRWNG/AppData/Local/Temp/alt0115_2843481920558311172.dir/0004_led_gen//lab3_led_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995418211 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led: Done RTL generation for module 'lab3_led' " "Led: Done RTL generation for module 'lab3_led'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995418480 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led: \"lab3\" instantiated altera_avalon_pio \"led\" " "Led: \"lab3\" instantiated altera_avalon_pio \"led\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995418483 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory: Starting RTL generation for module 'lab3_onchip_memory' " "Onchip_memory: Starting RTL generation for module 'lab3_onchip_memory'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995418491 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=lab3_onchip_memory --dir=C:/Users/PTRWNG/AppData/Local/Temp/alt0115_2843481920558311172.dir/0005_onchip_memory_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/PTRWNG/AppData/Local/Temp/alt0115_2843481920558311172.dir/0005_onchip_memory_gen//lab3_onchip_memory_component_configuration.pl  --do_build_sim=0  \] " "Onchip_memory:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=lab3_onchip_memory --dir=C:/Users/PTRWNG/AppData/Local/Temp/alt0115_2843481920558311172.dir/0005_onchip_memory_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/PTRWNG/AppData/Local/Temp/alt0115_2843481920558311172.dir/0005_onchip_memory_gen//lab3_onchip_memory_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995418491 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory: Done RTL generation for module 'lab3_onchip_memory' " "Onchip_memory: Done RTL generation for module 'lab3_onchip_memory'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995418768 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory: \"lab3\" instantiated altera_avalon_onchip_memory2 \"onchip_memory\" " "Onchip_memory: \"lab3\" instantiated altera_avalon_onchip_memory2 \"onchip_memory\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995418772 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer: Starting RTL generation for module 'lab3_timer' " "Timer: Starting RTL generation for module 'lab3_timer'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995418777 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=lab3_timer --dir=C:/Users/PTRWNG/AppData/Local/Temp/alt0115_2843481920558311172.dir/0006_timer_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/PTRWNG/AppData/Local/Temp/alt0115_2843481920558311172.dir/0006_timer_gen//lab3_timer_component_configuration.pl  --do_build_sim=0  \] " "Timer:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=lab3_timer --dir=C:/Users/PTRWNG/AppData/Local/Temp/alt0115_2843481920558311172.dir/0006_timer_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/PTRWNG/AppData/Local/Temp/alt0115_2843481920558311172.dir/0006_timer_gen//lab3_timer_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995418777 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer: Done RTL generation for module 'lab3_timer' " "Timer: Done RTL generation for module 'lab3_timer'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995419070 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer: \"lab3\" instantiated altera_avalon_timer \"timer\" " "Timer: \"lab3\" instantiated altera_avalon_timer \"timer\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995419074 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995427387 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995428247 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995429048 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995429829 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995430640 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995431423 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"lab3\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"lab3\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995436914 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"lab3\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"lab3\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995436921 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"lab3\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"lab3\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995436928 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'lab3_cpu_cpu' " "Cpu: Starting RTL generation for module 'lab3_cpu_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995436942 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=lab3_cpu_cpu --dir=C:/Users/PTRWNG/AppData/Local/Temp/alt0115_2843481920558311172.dir/0009_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/PTRWNG/AppData/Local/Temp/alt0115_2843481920558311172.dir/0009_cpu_gen//lab3_cpu_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=lab3_cpu_cpu --dir=C:/Users/PTRWNG/AppData/Local/Temp/alt0115_2843481920558311172.dir/0009_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/PTRWNG/AppData/Local/Temp/alt0115_2843481920558311172.dir/0009_cpu_gen//lab3_cpu_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995436943 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.01.27 16:30:37 (*) Starting Nios II generation " "Cpu: # 2025.01.27 16:30:37 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995439441 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.01.27 16:30:37 (*)   Checking for plaintext license. " "Cpu: # 2025.01.27 16:30:37 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995439441 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.01.27 16:30:38 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/ " "Cpu: # 2025.01.27 16:30:38 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995439441 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.01.27 16:30:38 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2025.01.27 16:30:38 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995439442 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.01.27 16:30:38 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2025.01.27 16:30:38 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995439442 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.01.27 16:30:38 (*)   Plaintext license not found. " "Cpu: # 2025.01.27 16:30:38 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995439442 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.01.27 16:30:38 (*)   No license required to generate encrypted Nios II/e. " "Cpu: # 2025.01.27 16:30:38 (*)   No license required to generate encrypted Nios II/e." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995439442 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.01.27 16:30:38 (*)   Elaborating CPU configuration settings " "Cpu: # 2025.01.27 16:30:38 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995439442 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.01.27 16:30:38 (*)   Creating all objects for CPU " "Cpu: # 2025.01.27 16:30:38 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995439442 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.01.27 16:30:39 (*)   Generating RTL from CPU objects " "Cpu: # 2025.01.27 16:30:39 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995439442 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.01.27 16:30:39 (*)   Creating plain-text RTL " "Cpu: # 2025.01.27 16:30:39 (*)   Creating plain-text RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995439443 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.01.27 16:30:39 (*) Done Nios II generation " "Cpu: # 2025.01.27 16:30:39 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995439443 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'lab3_cpu_cpu' " "Cpu: Done RTL generation for module 'lab3_cpu_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995439443 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"cpu\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"cpu\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995439458 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"cpu_data_master_translator\" " "Cpu_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"cpu_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995439465 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Accelerometer_spi_avalon_accelerometer_spi_mode_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"accelerometer_spi_avalon_accelerometer_spi_mode_slave_translator\" " "Accelerometer_spi_avalon_accelerometer_spi_mode_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"accelerometer_spi_avalon_accelerometer_spi_mode_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995439468 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"cpu_data_master_agent\" " "Cpu_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"cpu_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995439471 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent\" " "Accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995439474 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo\" " "Accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995439478 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995439488 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995439497 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995439512 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\" " "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995439515 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\" " "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995439526 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Accelerometer_spi_avalon_accelerometer_spi_mode_slave_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"accelerometer_spi_avalon_accelerometer_spi_mode_slave_burst_adapter\" " "Accelerometer_spi_avalon_accelerometer_spi_mode_slave_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"accelerometer_spi_avalon_accelerometer_spi_mode_slave_burst_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995439533 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995439545 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995439551 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995439571 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\" " "Cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995439588 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/db/ip/lab3/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/db/ip/lab3/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995439588 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995439593 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995439607 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/db/ip/lab3/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/db/ip/lab3/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995439608 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995439621 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/db/ip/lab3/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/db/ip/lab3/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995439623 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Accelerometer_spi_avalon_accelerometer_spi_mode_slave_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"accelerometer_spi_avalon_accelerometer_spi_mode_slave_rsp_width_adapter\" " "Accelerometer_spi_avalon_accelerometer_spi_mode_slave_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"accelerometer_spi_avalon_accelerometer_spi_mode_slave_rsp_width_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995439627 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/db/ip/lab3/submodules/altera_merlin_address_alignment.sv " "Reusing file C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/db/ip/lab3/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995439628 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/db/ip/lab3/submodules/altera_merlin_burst_uncompressor.sv " "Reusing file C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/db/ip/lab3/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995439629 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995441468 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\" " "Avalon_st_adapter_001: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995442979 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995442984 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995442989 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Lab3: Done \"lab3\" with 34 modules, 59 files " "Lab3: Done \"lab3\" with 34 modules, 59 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995442990 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "lab3.qsys " "Finished elaborating Platform Designer system entity \"lab3.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737995444069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/lab3.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/lab3.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab3 " "Found entity 1: lab3" {  } { { "lab3/synthesis/lab3.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/lab3.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737995445144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995445144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "lab3/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737995445156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995445156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "lab3/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737995445166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995445166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/lab3_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/lab3_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_irq_mapper " "Found entity 1: lab3_irq_mapper" {  } { { "lab3/synthesis/submodules/lab3_irq_mapper.sv" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737995445175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995445175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/lab3_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/lab3_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_mm_interconnect_0 " "Found entity 1: lab3_mm_interconnect_0" {  } { { "lab3/synthesis/submodules/lab3_mm_interconnect_0.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737995445188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995445188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/lab3_mm_interconnect_0_avalon_st_adapter_001.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/lab3_mm_interconnect_0_avalon_st_adapter_001.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_mm_interconnect_0_avalon_st_adapter_001 " "Found entity 1: lab3_mm_interconnect_0_avalon_st_adapter_001" {  } { { "lab3/synthesis/submodules/lab3_mm_interconnect_0_avalon_st_adapter_001.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_mm_interconnect_0_avalon_st_adapter_001.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737995445197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995445197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/lab3_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/lab3_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 " "Found entity 1: lab3_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0" {  } { { "lab3/synthesis/submodules/lab3_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737995445207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995445207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/lab3_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/lab3_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_mm_interconnect_0_avalon_st_adapter " "Found entity 1: lab3_mm_interconnect_0_avalon_st_adapter" {  } { { "lab3/synthesis/submodules/lab3_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737995445218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995445218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/lab3_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/lab3_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: lab3_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "lab3/synthesis/submodules/lab3_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737995445227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995445227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "lab3/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737995445238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995445238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "lab3/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737995445248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995445248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "lab3/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737995445258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995445258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/lab3_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/lab3_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_mm_interconnect_0_rsp_mux_001 " "Found entity 1: lab3_mm_interconnect_0_rsp_mux_001" {  } { { "lab3/synthesis/submodules/lab3_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737995445267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995445267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab3/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "lab3/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737995445278 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "lab3/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737995445278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995445278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/lab3_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/lab3_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_mm_interconnect_0_rsp_mux " "Found entity 1: lab3_mm_interconnect_0_rsp_mux" {  } { { "lab3/synthesis/submodules/lab3_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737995445287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995445287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/lab3_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/lab3_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_mm_interconnect_0_rsp_demux " "Found entity 1: lab3_mm_interconnect_0_rsp_demux" {  } { { "lab3/synthesis/submodules/lab3_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737995445296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995445296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/lab3_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/lab3_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_mm_interconnect_0_cmd_mux_002 " "Found entity 1: lab3_mm_interconnect_0_cmd_mux_002" {  } { { "lab3/synthesis/submodules/lab3_mm_interconnect_0_cmd_mux_002.sv" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737995445307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995445307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/lab3_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/lab3_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_mm_interconnect_0_cmd_mux " "Found entity 1: lab3_mm_interconnect_0_cmd_mux" {  } { { "lab3/synthesis/submodules/lab3_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737995445316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995445316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/lab3_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/lab3_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_mm_interconnect_0_cmd_demux_001 " "Found entity 1: lab3_mm_interconnect_0_cmd_demux_001" {  } { { "lab3/synthesis/submodules/lab3_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737995445328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995445328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/lab3_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/lab3_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_mm_interconnect_0_cmd_demux " "Found entity 1: lab3_mm_interconnect_0_cmd_demux" {  } { { "lab3/synthesis/submodules/lab3_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737995445341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995445341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "lab3/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737995445352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995445352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "lab3/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737995445364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995445364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file lab3/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "lab3/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737995445386 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "lab3/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737995445386 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "lab3/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737995445386 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "lab3/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737995445386 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "lab3/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737995445386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995445386 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "lab3/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1737995445399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "lab3/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737995445403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995445403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "lab3/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737995445413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995445413 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "lab3/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1737995445421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "lab3/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737995445425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995445425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "lab3/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737995445437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995445437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "lab3/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737995445448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995445448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "lab3/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737995445458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995445458 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab3_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at lab3_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lab3/synthesis/submodules/lab3_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1737995445466 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab3_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at lab3_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lab3/synthesis/submodules/lab3_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1737995445466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/lab3_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab3/synthesis/submodules/lab3_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_mm_interconnect_0_router_004_default_decode " "Found entity 1: lab3_mm_interconnect_0_router_004_default_decode" {  } { { "lab3/synthesis/submodules/lab3_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737995445472 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab3_mm_interconnect_0_router_004 " "Found entity 2: lab3_mm_interconnect_0_router_004" {  } { { "lab3/synthesis/submodules/lab3_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737995445472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995445472 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab3_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at lab3_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lab3/synthesis/submodules/lab3_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1737995445479 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab3_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at lab3_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lab3/synthesis/submodules/lab3_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1737995445480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/lab3_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab3/synthesis/submodules/lab3_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_mm_interconnect_0_router_003_default_decode " "Found entity 1: lab3_mm_interconnect_0_router_003_default_decode" {  } { { "lab3/synthesis/submodules/lab3_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737995445485 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab3_mm_interconnect_0_router_003 " "Found entity 2: lab3_mm_interconnect_0_router_003" {  } { { "lab3/synthesis/submodules/lab3_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737995445485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995445485 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab3_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at lab3_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lab3/synthesis/submodules/lab3_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1737995445492 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab3_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at lab3_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lab3/synthesis/submodules/lab3_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1737995445493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/lab3_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab3/synthesis/submodules/lab3_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_mm_interconnect_0_router_002_default_decode " "Found entity 1: lab3_mm_interconnect_0_router_002_default_decode" {  } { { "lab3/synthesis/submodules/lab3_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737995445499 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab3_mm_interconnect_0_router_002 " "Found entity 2: lab3_mm_interconnect_0_router_002" {  } { { "lab3/synthesis/submodules/lab3_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737995445499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995445499 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab3_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at lab3_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lab3/synthesis/submodules/lab3_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1737995445505 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab3_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at lab3_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lab3/synthesis/submodules/lab3_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1737995445506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/lab3_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab3/synthesis/submodules/lab3_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_mm_interconnect_0_router_001_default_decode " "Found entity 1: lab3_mm_interconnect_0_router_001_default_decode" {  } { { "lab3/synthesis/submodules/lab3_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737995445512 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab3_mm_interconnect_0_router_001 " "Found entity 2: lab3_mm_interconnect_0_router_001" {  } { { "lab3/synthesis/submodules/lab3_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737995445512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995445512 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab3_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at lab3_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lab3/synthesis/submodules/lab3_mm_interconnect_0_router.sv" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1737995445519 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab3_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at lab3_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lab3/synthesis/submodules/lab3_mm_interconnect_0_router.sv" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1737995445520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/lab3_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab3/synthesis/submodules/lab3_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_mm_interconnect_0_router_default_decode " "Found entity 1: lab3_mm_interconnect_0_router_default_decode" {  } { { "lab3/synthesis/submodules/lab3_mm_interconnect_0_router.sv" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737995445526 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab3_mm_interconnect_0_router " "Found entity 2: lab3_mm_interconnect_0_router" {  } { { "lab3/synthesis/submodules/lab3_mm_interconnect_0_router.sv" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737995445526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995445526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "lab3/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737995445538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995445538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "lab3/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737995445550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995445550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "lab3/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737995445561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995445561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "lab3/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737995445573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995445573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "lab3/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737995445587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995445587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/lab3_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/lab3_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_timer " "Found entity 1: lab3_timer" {  } { { "lab3/synthesis/submodules/lab3_timer.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737995445601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995445601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/lab3_onchip_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/lab3_onchip_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_onchip_memory " "Found entity 1: lab3_onchip_memory" {  } { { "lab3/synthesis/submodules/lab3_onchip_memory.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_onchip_memory.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737995445614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995445614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/lab3_led.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/lab3_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_led " "Found entity 1: lab3_led" {  } { { "lab3/synthesis/submodules/lab3_led.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_led.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737995445628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995445628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/lab3_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file lab3/synthesis/submodules/lab3_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_jtag_uart_sim_scfifo_w " "Found entity 1: lab3_jtag_uart_sim_scfifo_w" {  } { { "lab3/synthesis/submodules/lab3_jtag_uart.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737995445656 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab3_jtag_uart_scfifo_w " "Found entity 2: lab3_jtag_uart_scfifo_w" {  } { { "lab3/synthesis/submodules/lab3_jtag_uart.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737995445656 ""} { "Info" "ISGN_ENTITY_NAME" "3 lab3_jtag_uart_sim_scfifo_r " "Found entity 3: lab3_jtag_uart_sim_scfifo_r" {  } { { "lab3/synthesis/submodules/lab3_jtag_uart.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737995445656 ""} { "Info" "ISGN_ENTITY_NAME" "4 lab3_jtag_uart_scfifo_r " "Found entity 4: lab3_jtag_uart_scfifo_r" {  } { { "lab3/synthesis/submodules/lab3_jtag_uart.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737995445656 ""} { "Info" "ISGN_ENTITY_NAME" "5 lab3_jtag_uart " "Found entity 5: lab3_jtag_uart" {  } { { "lab3/synthesis/submodules/lab3_jtag_uart.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737995445656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995445656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/lab3_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/lab3_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_cpu " "Found entity 1: lab3_cpu" {  } { { "lab3/synthesis/submodules/lab3_cpu.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_cpu.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737995445671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995445671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/lab3_cpu_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file lab3/synthesis/submodules/lab3_cpu_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_cpu_cpu_register_bank_a_module " "Found entity 1: lab3_cpu_cpu_register_bank_a_module" {  } { { "lab3/synthesis/submodules/lab3_cpu_cpu.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_cpu_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737995445759 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab3_cpu_cpu_register_bank_b_module " "Found entity 2: lab3_cpu_cpu_register_bank_b_module" {  } { { "lab3/synthesis/submodules/lab3_cpu_cpu.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_cpu_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737995445759 ""} { "Info" "ISGN_ENTITY_NAME" "3 lab3_cpu_cpu_nios2_oci_debug " "Found entity 3: lab3_cpu_cpu_nios2_oci_debug" {  } { { "lab3/synthesis/submodules/lab3_cpu_cpu.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_cpu_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737995445759 ""} { "Info" "ISGN_ENTITY_NAME" "4 lab3_cpu_cpu_nios2_oci_break " "Found entity 4: lab3_cpu_cpu_nios2_oci_break" {  } { { "lab3/synthesis/submodules/lab3_cpu_cpu.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_cpu_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737995445759 ""} { "Info" "ISGN_ENTITY_NAME" "5 lab3_cpu_cpu_nios2_oci_xbrk " "Found entity 5: lab3_cpu_cpu_nios2_oci_xbrk" {  } { { "lab3/synthesis/submodules/lab3_cpu_cpu.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_cpu_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737995445759 ""} { "Info" "ISGN_ENTITY_NAME" "6 lab3_cpu_cpu_nios2_oci_dbrk " "Found entity 6: lab3_cpu_cpu_nios2_oci_dbrk" {  } { { "lab3/synthesis/submodules/lab3_cpu_cpu.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_cpu_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737995445759 ""} { "Info" "ISGN_ENTITY_NAME" "7 lab3_cpu_cpu_nios2_oci_itrace " "Found entity 7: lab3_cpu_cpu_nios2_oci_itrace" {  } { { "lab3/synthesis/submodules/lab3_cpu_cpu.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_cpu_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737995445759 ""} { "Info" "ISGN_ENTITY_NAME" "8 lab3_cpu_cpu_nios2_oci_td_mode " "Found entity 8: lab3_cpu_cpu_nios2_oci_td_mode" {  } { { "lab3/synthesis/submodules/lab3_cpu_cpu.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_cpu_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737995445759 ""} { "Info" "ISGN_ENTITY_NAME" "9 lab3_cpu_cpu_nios2_oci_dtrace " "Found entity 9: lab3_cpu_cpu_nios2_oci_dtrace" {  } { { "lab3/synthesis/submodules/lab3_cpu_cpu.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_cpu_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737995445759 ""} { "Info" "ISGN_ENTITY_NAME" "10 lab3_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: lab3_cpu_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "lab3/synthesis/submodules/lab3_cpu_cpu.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_cpu_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737995445759 ""} { "Info" "ISGN_ENTITY_NAME" "11 lab3_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: lab3_cpu_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "lab3/synthesis/submodules/lab3_cpu_cpu.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_cpu_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737995445759 ""} { "Info" "ISGN_ENTITY_NAME" "12 lab3_cpu_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: lab3_cpu_cpu_nios2_oci_fifo_cnt_inc" {  } { { "lab3/synthesis/submodules/lab3_cpu_cpu.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_cpu_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737995445759 ""} { "Info" "ISGN_ENTITY_NAME" "13 lab3_cpu_cpu_nios2_oci_fifo " "Found entity 13: lab3_cpu_cpu_nios2_oci_fifo" {  } { { "lab3/synthesis/submodules/lab3_cpu_cpu.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_cpu_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737995445759 ""} { "Info" "ISGN_ENTITY_NAME" "14 lab3_cpu_cpu_nios2_oci_pib " "Found entity 14: lab3_cpu_cpu_nios2_oci_pib" {  } { { "lab3/synthesis/submodules/lab3_cpu_cpu.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_cpu_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737995445759 ""} { "Info" "ISGN_ENTITY_NAME" "15 lab3_cpu_cpu_nios2_oci_im " "Found entity 15: lab3_cpu_cpu_nios2_oci_im" {  } { { "lab3/synthesis/submodules/lab3_cpu_cpu.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_cpu_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737995445759 ""} { "Info" "ISGN_ENTITY_NAME" "16 lab3_cpu_cpu_nios2_performance_monitors " "Found entity 16: lab3_cpu_cpu_nios2_performance_monitors" {  } { { "lab3/synthesis/submodules/lab3_cpu_cpu.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_cpu_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737995445759 ""} { "Info" "ISGN_ENTITY_NAME" "17 lab3_cpu_cpu_nios2_avalon_reg " "Found entity 17: lab3_cpu_cpu_nios2_avalon_reg" {  } { { "lab3/synthesis/submodules/lab3_cpu_cpu.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_cpu_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737995445759 ""} { "Info" "ISGN_ENTITY_NAME" "18 lab3_cpu_cpu_ociram_sp_ram_module " "Found entity 18: lab3_cpu_cpu_ociram_sp_ram_module" {  } { { "lab3/synthesis/submodules/lab3_cpu_cpu.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_cpu_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737995445759 ""} { "Info" "ISGN_ENTITY_NAME" "19 lab3_cpu_cpu_nios2_ocimem " "Found entity 19: lab3_cpu_cpu_nios2_ocimem" {  } { { "lab3/synthesis/submodules/lab3_cpu_cpu.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_cpu_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737995445759 ""} { "Info" "ISGN_ENTITY_NAME" "20 lab3_cpu_cpu_nios2_oci " "Found entity 20: lab3_cpu_cpu_nios2_oci" {  } { { "lab3/synthesis/submodules/lab3_cpu_cpu.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_cpu_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737995445759 ""} { "Info" "ISGN_ENTITY_NAME" "21 lab3_cpu_cpu " "Found entity 21: lab3_cpu_cpu" {  } { { "lab3/synthesis/submodules/lab3_cpu_cpu.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_cpu_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737995445759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995445759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/lab3_cpu_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/lab3_cpu_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_cpu_cpu_debug_slave_sysclk " "Found entity 1: lab3_cpu_cpu_debug_slave_sysclk" {  } { { "lab3/synthesis/submodules/lab3_cpu_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_cpu_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737995445778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995445778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/lab3_cpu_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/lab3_cpu_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_cpu_cpu_debug_slave_tck " "Found entity 1: lab3_cpu_cpu_debug_slave_tck" {  } { { "lab3/synthesis/submodules/lab3_cpu_cpu_debug_slave_tck.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_cpu_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737995445795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995445795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/lab3_cpu_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/lab3_cpu_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_cpu_cpu_debug_slave_wrapper " "Found entity 1: lab3_cpu_cpu_debug_slave_wrapper" {  } { { "lab3/synthesis/submodules/lab3_cpu_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_cpu_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737995445810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995445810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/lab3_cpu_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/lab3_cpu_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_cpu_cpu_test_bench " "Found entity 1: lab3_cpu_cpu_test_bench" {  } { { "lab3/synthesis/submodules/lab3_cpu_cpu_test_bench.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_cpu_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737995445827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995445827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/altera_up_accelerometer_spi_serial_bus_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/altera_up_accelerometer_spi_serial_bus_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_accelerometer_spi_serial_bus_controller " "Found entity 1: altera_up_accelerometer_spi_serial_bus_controller" {  } { { "lab3/synthesis/submodules/altera_up_accelerometer_spi_serial_bus_controller.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/altera_up_accelerometer_spi_serial_bus_controller.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737995445840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995445840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/altera_up_accelerometer_spi_slow_clock_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/altera_up_accelerometer_spi_slow_clock_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_accelerometer_spi_slow_clock_generator " "Found entity 1: altera_up_accelerometer_spi_slow_clock_generator" {  } { { "lab3/synthesis/submodules/altera_up_accelerometer_spi_slow_clock_generator.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/altera_up_accelerometer_spi_slow_clock_generator.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737995445852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995445852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/altera_up_accelerometer_spi_auto_init.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/altera_up_accelerometer_spi_auto_init.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_accelerometer_spi_auto_init " "Found entity 1: altera_up_accelerometer_spi_auto_init" {  } { { "lab3/synthesis/submodules/altera_up_accelerometer_spi_auto_init.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/altera_up_accelerometer_spi_auto_init.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737995445866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995445866 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "altera_up_accelerometer_spi_auto_init_ctrl altera_up_accelerometer_spi_auto_init_ctrl.v(51) " "Verilog Module Declaration warning at altera_up_accelerometer_spi_auto_init_ctrl.v(51): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"altera_up_accelerometer_spi_auto_init_ctrl\"" {  } { { "lab3/synthesis/submodules/altera_up_accelerometer_spi_auto_init_ctrl.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/altera_up_accelerometer_spi_auto_init_ctrl.v" 51 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737995445875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/altera_up_accelerometer_spi_auto_init_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/altera_up_accelerometer_spi_auto_init_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_accelerometer_spi_auto_init_ctrl " "Found entity 1: altera_up_accelerometer_spi_auto_init_ctrl" {  } { { "lab3/synthesis/submodules/altera_up_accelerometer_spi_auto_init_ctrl.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/altera_up_accelerometer_spi_auto_init_ctrl.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737995445882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995445882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/lab3_accelerometer_spi.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/lab3_accelerometer_spi.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_accelerometer_spi " "Found entity 1: lab3_accelerometer_spi" {  } { { "lab3/synthesis/submodules/lab3_accelerometer_spi.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_accelerometer_spi.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737995445896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995445896 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/ptrwng/documents/github/elec50009/lab3/src/golden_top/db/ip/lab3/lab3.v C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/lab3.v " "File \"c:/users/ptrwng/documents/github/elec50009/lab3/src/golden_top/db/ip/lab3/lab3.v\" is a duplicate of already analyzed file \"C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/lab3.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1737995445903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/lab3.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab3/lab3.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995445905 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/ptrwng/documents/github/elec50009/lab3/src/golden_top/db/ip/lab3/submodules/altera_avalon_sc_fifo.v C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/altera_avalon_sc_fifo.v " "File \"c:/users/ptrwng/documents/github/elec50009/lab3/src/golden_top/db/ip/lab3/submodules/altera_avalon_sc_fifo.v\" is a duplicate of already analyzed file \"C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/altera_avalon_sc_fifo.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1737995445910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/submodules/altera_avalon_sc_fifo.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab3/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995445912 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/ptrwng/documents/github/elec50009/lab3/src/golden_top/db/ip/lab3/submodules/altera_avalon_st_pipeline_base.v C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/altera_avalon_st_pipeline_base.v " "File \"c:/users/ptrwng/documents/github/elec50009/lab3/src/golden_top/db/ip/lab3/submodules/altera_avalon_st_pipeline_base.v\" is a duplicate of already analyzed file \"C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/altera_avalon_st_pipeline_base.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1737995445916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/submodules/altera_avalon_st_pipeline_base.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab3/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995445918 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/ptrwng/documents/github/elec50009/lab3/src/golden_top/db/ip/lab3/submodules/altera_avalon_st_pipeline_stage.sv C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/altera_avalon_st_pipeline_stage.sv " "File \"c:/users/ptrwng/documents/github/elec50009/lab3/src/golden_top/db/ip/lab3/submodules/altera_avalon_st_pipeline_stage.sv\" is a duplicate of already analyzed file \"C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/altera_avalon_st_pipeline_stage.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1737995445922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/submodules/altera_avalon_st_pipeline_stage.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab3/submodules/altera_avalon_st_pipeline_stage.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995445924 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/ptrwng/documents/github/elec50009/lab3/src/golden_top/db/ip/lab3/submodules/altera_default_burst_converter.sv C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/altera_default_burst_converter.sv " "File \"c:/users/ptrwng/documents/github/elec50009/lab3/src/golden_top/db/ip/lab3/submodules/altera_default_burst_converter.sv\" is a duplicate of already analyzed file \"C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/altera_default_burst_converter.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1737995445928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/submodules/altera_default_burst_converter.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab3/submodules/altera_default_burst_converter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995445930 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/ptrwng/documents/github/elec50009/lab3/src/golden_top/db/ip/lab3/submodules/altera_incr_burst_converter.sv C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/altera_incr_burst_converter.sv " "File \"c:/users/ptrwng/documents/github/elec50009/lab3/src/golden_top/db/ip/lab3/submodules/altera_incr_burst_converter.sv\" is a duplicate of already analyzed file \"C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/altera_incr_burst_converter.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1737995445934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/submodules/altera_incr_burst_converter.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab3/submodules/altera_incr_burst_converter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995445935 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/ptrwng/documents/github/elec50009/lab3/src/golden_top/db/ip/lab3/submodules/altera_merlin_address_alignment.sv C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/altera_merlin_address_alignment.sv " "File \"c:/users/ptrwng/documents/github/elec50009/lab3/src/golden_top/db/ip/lab3/submodules/altera_merlin_address_alignment.sv\" is a duplicate of already analyzed file \"C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/altera_merlin_address_alignment.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1737995445939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/submodules/altera_merlin_address_alignment.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab3/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995445940 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/ptrwng/documents/github/elec50009/lab3/src/golden_top/db/ip/lab3/submodules/altera_merlin_arbitrator.sv C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/altera_merlin_arbitrator.sv " "File \"c:/users/ptrwng/documents/github/elec50009/lab3/src/golden_top/db/ip/lab3/submodules/altera_merlin_arbitrator.sv\" is a duplicate of already analyzed file \"C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/altera_merlin_arbitrator.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1737995445945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/submodules/altera_merlin_arbitrator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab3/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995445946 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/ptrwng/documents/github/elec50009/lab3/src/golden_top/db/ip/lab3/submodules/altera_merlin_burst_adapter.sv C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/altera_merlin_burst_adapter.sv " "File \"c:/users/ptrwng/documents/github/elec50009/lab3/src/golden_top/db/ip/lab3/submodules/altera_merlin_burst_adapter.sv\" is a duplicate of already analyzed file \"C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/altera_merlin_burst_adapter.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1737995445952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/submodules/altera_merlin_burst_adapter.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab3/submodules/altera_merlin_burst_adapter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995445953 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/ptrwng/documents/github/elec50009/lab3/src/golden_top/db/ip/lab3/submodules/altera_merlin_burst_adapter_13_1.sv C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv " "File \"c:/users/ptrwng/documents/github/elec50009/lab3/src/golden_top/db/ip/lab3/submodules/altera_merlin_burst_adapter_13_1.sv\" is a duplicate of already analyzed file \"C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1737995445958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/submodules/altera_merlin_burst_adapter_13_1.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab3/submodules/altera_merlin_burst_adapter_13_1.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995445959 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/ptrwng/documents/github/elec50009/lab3/src/golden_top/db/ip/lab3/submodules/altera_merlin_burst_adapter_new.sv C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/altera_merlin_burst_adapter_new.sv " "File \"c:/users/ptrwng/documents/github/elec50009/lab3/src/golden_top/db/ip/lab3/submodules/altera_merlin_burst_adapter_new.sv\" is a duplicate of already analyzed file \"C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/altera_merlin_burst_adapter_new.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1737995445965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/submodules/altera_merlin_burst_adapter_new.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab3/submodules/altera_merlin_burst_adapter_new.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995445966 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/ptrwng/documents/github/elec50009/lab3/src/golden_top/db/ip/lab3/submodules/altera_merlin_burst_adapter_uncmpr.sv C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv " "File \"c:/users/ptrwng/documents/github/elec50009/lab3/src/golden_top/db/ip/lab3/submodules/altera_merlin_burst_adapter_uncmpr.sv\" is a duplicate of already analyzed file \"C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1737995445972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/submodules/altera_merlin_burst_adapter_uncmpr.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab3/submodules/altera_merlin_burst_adapter_uncmpr.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995445974 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/ptrwng/documents/github/elec50009/lab3/src/golden_top/db/ip/lab3/submodules/altera_merlin_burst_uncompressor.sv C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/altera_merlin_burst_uncompressor.sv " "File \"c:/users/ptrwng/documents/github/elec50009/lab3/src/golden_top/db/ip/lab3/submodules/altera_merlin_burst_uncompressor.sv\" is a duplicate of already analyzed file \"C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/altera_merlin_burst_uncompressor.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1737995445978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/submodules/altera_merlin_burst_uncompressor.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab3/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995445979 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/ptrwng/documents/github/elec50009/lab3/src/golden_top/db/ip/lab3/submodules/altera_merlin_master_agent.sv C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/altera_merlin_master_agent.sv " "File \"c:/users/ptrwng/documents/github/elec50009/lab3/src/golden_top/db/ip/lab3/submodules/altera_merlin_master_agent.sv\" is a duplicate of already analyzed file \"C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/altera_merlin_master_agent.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1737995445984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/submodules/altera_merlin_master_agent.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab3/submodules/altera_merlin_master_agent.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995445985 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/ptrwng/documents/github/elec50009/lab3/src/golden_top/db/ip/lab3/submodules/altera_merlin_master_translator.sv C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/altera_merlin_master_translator.sv " "File \"c:/users/ptrwng/documents/github/elec50009/lab3/src/golden_top/db/ip/lab3/submodules/altera_merlin_master_translator.sv\" is a duplicate of already analyzed file \"C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/altera_merlin_master_translator.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1737995445990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/submodules/altera_merlin_master_translator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab3/submodules/altera_merlin_master_translator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995445991 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/ptrwng/documents/github/elec50009/lab3/src/golden_top/db/ip/lab3/submodules/altera_merlin_slave_agent.sv C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/altera_merlin_slave_agent.sv " "File \"c:/users/ptrwng/documents/github/elec50009/lab3/src/golden_top/db/ip/lab3/submodules/altera_merlin_slave_agent.sv\" is a duplicate of already analyzed file \"C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/altera_merlin_slave_agent.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1737995445995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/submodules/altera_merlin_slave_agent.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab3/submodules/altera_merlin_slave_agent.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995445997 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/ptrwng/documents/github/elec50009/lab3/src/golden_top/db/ip/lab3/submodules/altera_merlin_slave_translator.sv C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/altera_merlin_slave_translator.sv " "File \"c:/users/ptrwng/documents/github/elec50009/lab3/src/golden_top/db/ip/lab3/submodules/altera_merlin_slave_translator.sv\" is a duplicate of already analyzed file \"C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/altera_merlin_slave_translator.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1737995446002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/submodules/altera_merlin_slave_translator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab3/submodules/altera_merlin_slave_translator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995446003 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/ptrwng/documents/github/elec50009/lab3/src/golden_top/db/ip/lab3/submodules/altera_merlin_width_adapter.sv C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/altera_merlin_width_adapter.sv " "File \"c:/users/ptrwng/documents/github/elec50009/lab3/src/golden_top/db/ip/lab3/submodules/altera_merlin_width_adapter.sv\" is a duplicate of already analyzed file \"C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/altera_merlin_width_adapter.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1737995446007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/submodules/altera_merlin_width_adapter.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab3/submodules/altera_merlin_width_adapter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995446008 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/ptrwng/documents/github/elec50009/lab3/src/golden_top/db/ip/lab3/submodules/altera_reset_controller.v C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/altera_reset_controller.v " "File \"c:/users/ptrwng/documents/github/elec50009/lab3/src/golden_top/db/ip/lab3/submodules/altera_reset_controller.v\" is a duplicate of already analyzed file \"C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/altera_reset_controller.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1737995446013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/submodules/altera_reset_controller.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab3/submodules/altera_reset_controller.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995446015 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/ptrwng/documents/github/elec50009/lab3/src/golden_top/db/ip/lab3/submodules/altera_reset_synchronizer.v C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/altera_reset_synchronizer.v " "File \"c:/users/ptrwng/documents/github/elec50009/lab3/src/golden_top/db/ip/lab3/submodules/altera_reset_synchronizer.v\" is a duplicate of already analyzed file \"C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/altera_reset_synchronizer.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1737995446020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/submodules/altera_reset_synchronizer.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab3/submodules/altera_reset_synchronizer.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995446021 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/ptrwng/documents/github/elec50009/lab3/src/golden_top/db/ip/lab3/submodules/altera_up_accelerometer_spi_auto_init.v C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/altera_up_accelerometer_spi_auto_init.v " "File \"c:/users/ptrwng/documents/github/elec50009/lab3/src/golden_top/db/ip/lab3/submodules/altera_up_accelerometer_spi_auto_init.v\" is a duplicate of already analyzed file \"C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/altera_up_accelerometer_spi_auto_init.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1737995446025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/submodules/altera_up_accelerometer_spi_auto_init.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab3/submodules/altera_up_accelerometer_spi_auto_init.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995446026 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/ptrwng/documents/github/elec50009/lab3/src/golden_top/db/ip/lab3/submodules/altera_up_accelerometer_spi_auto_init_ctrl.v C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/altera_up_accelerometer_spi_auto_init_ctrl.v " "File \"c:/users/ptrwng/documents/github/elec50009/lab3/src/golden_top/db/ip/lab3/submodules/altera_up_accelerometer_spi_auto_init_ctrl.v\" is a duplicate of already analyzed file \"C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/altera_up_accelerometer_spi_auto_init_ctrl.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1737995446032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/submodules/altera_up_accelerometer_spi_auto_init_ctrl.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab3/submodules/altera_up_accelerometer_spi_auto_init_ctrl.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995446033 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/ptrwng/documents/github/elec50009/lab3/src/golden_top/db/ip/lab3/submodules/altera_up_accelerometer_spi_serial_bus_controller.v C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/altera_up_accelerometer_spi_serial_bus_controller.v " "File \"c:/users/ptrwng/documents/github/elec50009/lab3/src/golden_top/db/ip/lab3/submodules/altera_up_accelerometer_spi_serial_bus_controller.v\" is a duplicate of already analyzed file \"C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/altera_up_accelerometer_spi_serial_bus_controller.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1737995446038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/submodules/altera_up_accelerometer_spi_serial_bus_controller.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab3/submodules/altera_up_accelerometer_spi_serial_bus_controller.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995446039 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/ptrwng/documents/github/elec50009/lab3/src/golden_top/db/ip/lab3/submodules/altera_up_accelerometer_spi_slow_clock_generator.v C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/altera_up_accelerometer_spi_slow_clock_generator.v " "File \"c:/users/ptrwng/documents/github/elec50009/lab3/src/golden_top/db/ip/lab3/submodules/altera_up_accelerometer_spi_slow_clock_generator.v\" is a duplicate of already analyzed file \"C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/altera_up_accelerometer_spi_slow_clock_generator.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1737995446045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/submodules/altera_up_accelerometer_spi_slow_clock_generator.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab3/submodules/altera_up_accelerometer_spi_slow_clock_generator.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995446046 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/ptrwng/documents/github/elec50009/lab3/src/golden_top/db/ip/lab3/submodules/altera_wrap_burst_converter.sv C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/altera_wrap_burst_converter.sv " "File \"c:/users/ptrwng/documents/github/elec50009/lab3/src/golden_top/db/ip/lab3/submodules/altera_wrap_burst_converter.sv\" is a duplicate of already analyzed file \"C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/altera_wrap_burst_converter.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1737995446051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/submodules/altera_wrap_burst_converter.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab3/submodules/altera_wrap_burst_converter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995446052 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/ptrwng/documents/github/elec50009/lab3/src/golden_top/db/ip/lab3/submodules/lab3_accelerometer_spi.v C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_accelerometer_spi.v " "File \"c:/users/ptrwng/documents/github/elec50009/lab3/src/golden_top/db/ip/lab3/submodules/lab3_accelerometer_spi.v\" is a duplicate of already analyzed file \"C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_accelerometer_spi.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1737995446056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/submodules/lab3_accelerometer_spi.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab3/submodules/lab3_accelerometer_spi.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995446057 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/ptrwng/documents/github/elec50009/lab3/src/golden_top/db/ip/lab3/submodules/lab3_cpu.v C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_cpu.v " "File \"c:/users/ptrwng/documents/github/elec50009/lab3/src/golden_top/db/ip/lab3/submodules/lab3_cpu.v\" is a duplicate of already analyzed file \"C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_cpu.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1737995446061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/submodules/lab3_cpu.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab3/submodules/lab3_cpu.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995446062 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/ptrwng/documents/github/elec50009/lab3/src/golden_top/db/ip/lab3/submodules/lab3_cpu_cpu.v C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_cpu_cpu.v " "File \"c:/users/ptrwng/documents/github/elec50009/lab3/src/golden_top/db/ip/lab3/submodules/lab3_cpu_cpu.v\" is a duplicate of already analyzed file \"C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_cpu_cpu.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1737995446069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/submodules/lab3_cpu_cpu.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab3/submodules/lab3_cpu_cpu.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995446070 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/ptrwng/documents/github/elec50009/lab3/src/golden_top/db/ip/lab3/submodules/lab3_cpu_cpu_debug_slave_sysclk.v C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_cpu_cpu_debug_slave_sysclk.v " "File \"c:/users/ptrwng/documents/github/elec50009/lab3/src/golden_top/db/ip/lab3/submodules/lab3_cpu_cpu_debug_slave_sysclk.v\" is a duplicate of already analyzed file \"C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_cpu_cpu_debug_slave_sysclk.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1737995446076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/submodules/lab3_cpu_cpu_debug_slave_sysclk.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab3/submodules/lab3_cpu_cpu_debug_slave_sysclk.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995446077 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/ptrwng/documents/github/elec50009/lab3/src/golden_top/db/ip/lab3/submodules/lab3_cpu_cpu_debug_slave_tck.v C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_cpu_cpu_debug_slave_tck.v " "File \"c:/users/ptrwng/documents/github/elec50009/lab3/src/golden_top/db/ip/lab3/submodules/lab3_cpu_cpu_debug_slave_tck.v\" is a duplicate of already analyzed file \"C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_cpu_cpu_debug_slave_tck.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1737995446083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/submodules/lab3_cpu_cpu_debug_slave_tck.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab3/submodules/lab3_cpu_cpu_debug_slave_tck.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995446084 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/ptrwng/documents/github/elec50009/lab3/src/golden_top/db/ip/lab3/submodules/lab3_cpu_cpu_debug_slave_wrapper.v C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_cpu_cpu_debug_slave_wrapper.v " "File \"c:/users/ptrwng/documents/github/elec50009/lab3/src/golden_top/db/ip/lab3/submodules/lab3_cpu_cpu_debug_slave_wrapper.v\" is a duplicate of already analyzed file \"C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_cpu_cpu_debug_slave_wrapper.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1737995446089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/submodules/lab3_cpu_cpu_debug_slave_wrapper.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab3/submodules/lab3_cpu_cpu_debug_slave_wrapper.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995446090 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/ptrwng/documents/github/elec50009/lab3/src/golden_top/db/ip/lab3/submodules/lab3_cpu_cpu_test_bench.v C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_cpu_cpu_test_bench.v " "File \"c:/users/ptrwng/documents/github/elec50009/lab3/src/golden_top/db/ip/lab3/submodules/lab3_cpu_cpu_test_bench.v\" is a duplicate of already analyzed file \"C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_cpu_cpu_test_bench.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1737995446096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/submodules/lab3_cpu_cpu_test_bench.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab3/submodules/lab3_cpu_cpu_test_bench.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995446097 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/ptrwng/documents/github/elec50009/lab3/src/golden_top/db/ip/lab3/submodules/lab3_irq_mapper.sv C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_irq_mapper.sv " "File \"c:/users/ptrwng/documents/github/elec50009/lab3/src/golden_top/db/ip/lab3/submodules/lab3_irq_mapper.sv\" is a duplicate of already analyzed file \"C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_irq_mapper.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1737995446101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/submodules/lab3_irq_mapper.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab3/submodules/lab3_irq_mapper.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995446102 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/ptrwng/documents/github/elec50009/lab3/src/golden_top/db/ip/lab3/submodules/lab3_jtag_uart.v C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_jtag_uart.v " "File \"c:/users/ptrwng/documents/github/elec50009/lab3/src/golden_top/db/ip/lab3/submodules/lab3_jtag_uart.v\" is a duplicate of already analyzed file \"C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_jtag_uart.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1737995446108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/submodules/lab3_jtag_uart.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab3/submodules/lab3_jtag_uart.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995446109 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/ptrwng/documents/github/elec50009/lab3/src/golden_top/db/ip/lab3/submodules/lab3_led.v C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_led.v " "File \"c:/users/ptrwng/documents/github/elec50009/lab3/src/golden_top/db/ip/lab3/submodules/lab3_led.v\" is a duplicate of already analyzed file \"C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_led.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1737995446115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/submodules/lab3_led.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab3/submodules/lab3_led.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995446116 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/ptrwng/documents/github/elec50009/lab3/src/golden_top/db/ip/lab3/submodules/lab3_mm_interconnect_0.v C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_mm_interconnect_0.v " "File \"c:/users/ptrwng/documents/github/elec50009/lab3/src/golden_top/db/ip/lab3/submodules/lab3_mm_interconnect_0.v\" is a duplicate of already analyzed file \"C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_mm_interconnect_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1737995446121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/submodules/lab3_mm_interconnect_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab3/submodules/lab3_mm_interconnect_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995446123 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/ptrwng/documents/github/elec50009/lab3/src/golden_top/db/ip/lab3/submodules/lab3_mm_interconnect_0_avalon_st_adapter.v C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_mm_interconnect_0_avalon_st_adapter.v " "File \"c:/users/ptrwng/documents/github/elec50009/lab3/src/golden_top/db/ip/lab3/submodules/lab3_mm_interconnect_0_avalon_st_adapter.v\" is a duplicate of already analyzed file \"C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_mm_interconnect_0_avalon_st_adapter.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1737995446127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/submodules/lab3_mm_interconnect_0_avalon_st_adapter.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab3/submodules/lab3_mm_interconnect_0_avalon_st_adapter.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995446128 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/ptrwng/documents/github/elec50009/lab3/src/golden_top/db/ip/lab3/submodules/lab3_mm_interconnect_0_avalon_st_adapter_001.v C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_mm_interconnect_0_avalon_st_adapter_001.v " "File \"c:/users/ptrwng/documents/github/elec50009/lab3/src/golden_top/db/ip/lab3/submodules/lab3_mm_interconnect_0_avalon_st_adapter_001.v\" is a duplicate of already analyzed file \"C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_mm_interconnect_0_avalon_st_adapter_001.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1737995446133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/submodules/lab3_mm_interconnect_0_avalon_st_adapter_001.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab3/submodules/lab3_mm_interconnect_0_avalon_st_adapter_001.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995446134 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/ptrwng/documents/github/elec50009/lab3/src/golden_top/db/ip/lab3/submodules/lab3_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv " "File \"c:/users/ptrwng/documents/github/elec50009/lab3/src/golden_top/db/ip/lab3/submodules/lab3_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv\" is a duplicate of already analyzed file \"C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1737995446138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/submodules/lab3_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab3/submodules/lab3_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995446139 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/ptrwng/documents/github/elec50009/lab3/src/golden_top/db/ip/lab3/submodules/lab3_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv " "File \"c:/users/ptrwng/documents/github/elec50009/lab3/src/golden_top/db/ip/lab3/submodules/lab3_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv\" is a duplicate of already analyzed file \"C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1737995446143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/submodules/lab3_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab3/submodules/lab3_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995446144 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/ptrwng/documents/github/elec50009/lab3/src/golden_top/db/ip/lab3/submodules/lab3_mm_interconnect_0_cmd_demux.sv C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_mm_interconnect_0_cmd_demux.sv " "File \"c:/users/ptrwng/documents/github/elec50009/lab3/src/golden_top/db/ip/lab3/submodules/lab3_mm_interconnect_0_cmd_demux.sv\" is a duplicate of already analyzed file \"C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_mm_interconnect_0_cmd_demux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1737995446149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/submodules/lab3_mm_interconnect_0_cmd_demux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab3/submodules/lab3_mm_interconnect_0_cmd_demux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995446150 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/ptrwng/documents/github/elec50009/lab3/src/golden_top/db/ip/lab3/submodules/lab3_mm_interconnect_0_cmd_demux_001.sv C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_mm_interconnect_0_cmd_demux_001.sv " "File \"c:/users/ptrwng/documents/github/elec50009/lab3/src/golden_top/db/ip/lab3/submodules/lab3_mm_interconnect_0_cmd_demux_001.sv\" is a duplicate of already analyzed file \"C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_mm_interconnect_0_cmd_demux_001.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1737995446155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/submodules/lab3_mm_interconnect_0_cmd_demux_001.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab3/submodules/lab3_mm_interconnect_0_cmd_demux_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995446156 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/ptrwng/documents/github/elec50009/lab3/src/golden_top/db/ip/lab3/submodules/lab3_mm_interconnect_0_cmd_mux.sv C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_mm_interconnect_0_cmd_mux.sv " "File \"c:/users/ptrwng/documents/github/elec50009/lab3/src/golden_top/db/ip/lab3/submodules/lab3_mm_interconnect_0_cmd_mux.sv\" is a duplicate of already analyzed file \"C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_mm_interconnect_0_cmd_mux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1737995446160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/submodules/lab3_mm_interconnect_0_cmd_mux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab3/submodules/lab3_mm_interconnect_0_cmd_mux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995446161 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/ptrwng/documents/github/elec50009/lab3/src/golden_top/db/ip/lab3/submodules/lab3_mm_interconnect_0_cmd_mux_002.sv C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_mm_interconnect_0_cmd_mux_002.sv " "File \"c:/users/ptrwng/documents/github/elec50009/lab3/src/golden_top/db/ip/lab3/submodules/lab3_mm_interconnect_0_cmd_mux_002.sv\" is a duplicate of already analyzed file \"C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_mm_interconnect_0_cmd_mux_002.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1737995446165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/submodules/lab3_mm_interconnect_0_cmd_mux_002.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab3/submodules/lab3_mm_interconnect_0_cmd_mux_002.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995446166 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/ptrwng/documents/github/elec50009/lab3/src/golden_top/db/ip/lab3/submodules/lab3_mm_interconnect_0_router.sv C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_mm_interconnect_0_router.sv " "File \"c:/users/ptrwng/documents/github/elec50009/lab3/src/golden_top/db/ip/lab3/submodules/lab3_mm_interconnect_0_router.sv\" is a duplicate of already analyzed file \"C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_mm_interconnect_0_router.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1737995446170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/submodules/lab3_mm_interconnect_0_router.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab3/submodules/lab3_mm_interconnect_0_router.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995446171 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/ptrwng/documents/github/elec50009/lab3/src/golden_top/db/ip/lab3/submodules/lab3_mm_interconnect_0_router_001.sv C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_mm_interconnect_0_router_001.sv " "File \"c:/users/ptrwng/documents/github/elec50009/lab3/src/golden_top/db/ip/lab3/submodules/lab3_mm_interconnect_0_router_001.sv\" is a duplicate of already analyzed file \"C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_mm_interconnect_0_router_001.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1737995446176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/submodules/lab3_mm_interconnect_0_router_001.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab3/submodules/lab3_mm_interconnect_0_router_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995446177 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/ptrwng/documents/github/elec50009/lab3/src/golden_top/db/ip/lab3/submodules/lab3_mm_interconnect_0_router_002.sv C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_mm_interconnect_0_router_002.sv " "File \"c:/users/ptrwng/documents/github/elec50009/lab3/src/golden_top/db/ip/lab3/submodules/lab3_mm_interconnect_0_router_002.sv\" is a duplicate of already analyzed file \"C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_mm_interconnect_0_router_002.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1737995446181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/submodules/lab3_mm_interconnect_0_router_002.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab3/submodules/lab3_mm_interconnect_0_router_002.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995446182 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/ptrwng/documents/github/elec50009/lab3/src/golden_top/db/ip/lab3/submodules/lab3_mm_interconnect_0_router_003.sv C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_mm_interconnect_0_router_003.sv " "File \"c:/users/ptrwng/documents/github/elec50009/lab3/src/golden_top/db/ip/lab3/submodules/lab3_mm_interconnect_0_router_003.sv\" is a duplicate of already analyzed file \"C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_mm_interconnect_0_router_003.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1737995446187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/submodules/lab3_mm_interconnect_0_router_003.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab3/submodules/lab3_mm_interconnect_0_router_003.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995446188 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/ptrwng/documents/github/elec50009/lab3/src/golden_top/db/ip/lab3/submodules/lab3_mm_interconnect_0_router_004.sv C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_mm_interconnect_0_router_004.sv " "File \"c:/users/ptrwng/documents/github/elec50009/lab3/src/golden_top/db/ip/lab3/submodules/lab3_mm_interconnect_0_router_004.sv\" is a duplicate of already analyzed file \"C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_mm_interconnect_0_router_004.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1737995446194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/submodules/lab3_mm_interconnect_0_router_004.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab3/submodules/lab3_mm_interconnect_0_router_004.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995446195 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/ptrwng/documents/github/elec50009/lab3/src/golden_top/db/ip/lab3/submodules/lab3_mm_interconnect_0_rsp_demux.sv C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_mm_interconnect_0_rsp_demux.sv " "File \"c:/users/ptrwng/documents/github/elec50009/lab3/src/golden_top/db/ip/lab3/submodules/lab3_mm_interconnect_0_rsp_demux.sv\" is a duplicate of already analyzed file \"C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_mm_interconnect_0_rsp_demux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1737995446200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/submodules/lab3_mm_interconnect_0_rsp_demux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab3/submodules/lab3_mm_interconnect_0_rsp_demux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995446201 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/ptrwng/documents/github/elec50009/lab3/src/golden_top/db/ip/lab3/submodules/lab3_mm_interconnect_0_rsp_mux.sv C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_mm_interconnect_0_rsp_mux.sv " "File \"c:/users/ptrwng/documents/github/elec50009/lab3/src/golden_top/db/ip/lab3/submodules/lab3_mm_interconnect_0_rsp_mux.sv\" is a duplicate of already analyzed file \"C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_mm_interconnect_0_rsp_mux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1737995446205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/submodules/lab3_mm_interconnect_0_rsp_mux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab3/submodules/lab3_mm_interconnect_0_rsp_mux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995446206 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/ptrwng/documents/github/elec50009/lab3/src/golden_top/db/ip/lab3/submodules/lab3_mm_interconnect_0_rsp_mux_001.sv C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_mm_interconnect_0_rsp_mux_001.sv " "File \"c:/users/ptrwng/documents/github/elec50009/lab3/src/golden_top/db/ip/lab3/submodules/lab3_mm_interconnect_0_rsp_mux_001.sv\" is a duplicate of already analyzed file \"C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_mm_interconnect_0_rsp_mux_001.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1737995446211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/submodules/lab3_mm_interconnect_0_rsp_mux_001.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab3/submodules/lab3_mm_interconnect_0_rsp_mux_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995446212 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/ptrwng/documents/github/elec50009/lab3/src/golden_top/db/ip/lab3/submodules/lab3_onchip_memory.v C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_onchip_memory.v " "File \"c:/users/ptrwng/documents/github/elec50009/lab3/src/golden_top/db/ip/lab3/submodules/lab3_onchip_memory.v\" is a duplicate of already analyzed file \"C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_onchip_memory.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1737995446218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/submodules/lab3_onchip_memory.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab3/submodules/lab3_onchip_memory.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995446219 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/ptrwng/documents/github/elec50009/lab3/src/golden_top/db/ip/lab3/submodules/lab3_timer.v C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_timer.v " "File \"c:/users/ptrwng/documents/github/elec50009/lab3/src/golden_top/db/ip/lab3/submodules/lab3_timer.v\" is a duplicate of already analyzed file \"C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_timer.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1737995446226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/submodules/lab3_timer.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab3/submodules/lab3_timer.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995446227 ""}
{ "Warning" "WSGN_SEARCH_FILE" "de10_lite_golden_top.v 1 1 " "Using design file de10_lite_golden_top.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Golden_Top " "Found entity 1: DE10_LITE_Golden_Top" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/de10_lite_golden_top.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737995446422 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1737995446422 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE10_LITE_Golden_Top " "Elaborating entity \"DE10_LITE_Golden_Top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1737995446471 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR de10_lite_golden_top.v(14) " "Output port \"DRAM_ADDR\" at de10_lite_golden_top.v(14) has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/de10_lite_golden_top.v" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1737995446476 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA de10_lite_golden_top.v(15) " "Output port \"DRAM_BA\" at de10_lite_golden_top.v(15) has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/de10_lite_golden_top.v" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1737995446476 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 de10_lite_golden_top.v(27) " "Output port \"HEX0\" at de10_lite_golden_top.v(27) has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/de10_lite_golden_top.v" 27 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1737995446476 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 de10_lite_golden_top.v(28) " "Output port \"HEX1\" at de10_lite_golden_top.v(28) has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/de10_lite_golden_top.v" 28 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1737995446476 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 de10_lite_golden_top.v(29) " "Output port \"HEX2\" at de10_lite_golden_top.v(29) has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/de10_lite_golden_top.v" 29 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1737995446476 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 de10_lite_golden_top.v(30) " "Output port \"HEX3\" at de10_lite_golden_top.v(30) has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/de10_lite_golden_top.v" 30 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1737995446476 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 de10_lite_golden_top.v(31) " "Output port \"HEX4\" at de10_lite_golden_top.v(31) has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/de10_lite_golden_top.v" 31 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1737995446476 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 de10_lite_golden_top.v(32) " "Output port \"HEX5\" at de10_lite_golden_top.v(32) has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/de10_lite_golden_top.v" 32 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1737995446476 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_B de10_lite_golden_top.v(44) " "Output port \"VGA_B\" at de10_lite_golden_top.v(44) has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/de10_lite_golden_top.v" 44 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1737995446476 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_G de10_lite_golden_top.v(45) " "Output port \"VGA_G\" at de10_lite_golden_top.v(45) has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/de10_lite_golden_top.v" 45 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1737995446476 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_R de10_lite_golden_top.v(47) " "Output port \"VGA_R\" at de10_lite_golden_top.v(47) has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/de10_lite_golden_top.v" 47 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1737995446477 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N de10_lite_golden_top.v(16) " "Output port \"DRAM_CAS_N\" at de10_lite_golden_top.v(16) has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/de10_lite_golden_top.v" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1737995446477 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE de10_lite_golden_top.v(17) " "Output port \"DRAM_CKE\" at de10_lite_golden_top.v(17) has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/de10_lite_golden_top.v" 17 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1737995446477 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK de10_lite_golden_top.v(18) " "Output port \"DRAM_CLK\" at de10_lite_golden_top.v(18) has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/de10_lite_golden_top.v" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1737995446477 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N de10_lite_golden_top.v(19) " "Output port \"DRAM_CS_N\" at de10_lite_golden_top.v(19) has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/de10_lite_golden_top.v" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1737995446477 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_LDQM de10_lite_golden_top.v(21) " "Output port \"DRAM_LDQM\" at de10_lite_golden_top.v(21) has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/de10_lite_golden_top.v" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1737995446477 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N de10_lite_golden_top.v(22) " "Output port \"DRAM_RAS_N\" at de10_lite_golden_top.v(22) has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/de10_lite_golden_top.v" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1737995446477 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_UDQM de10_lite_golden_top.v(23) " "Output port \"DRAM_UDQM\" at de10_lite_golden_top.v(23) has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/de10_lite_golden_top.v" 23 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1737995446477 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N de10_lite_golden_top.v(24) " "Output port \"DRAM_WE_N\" at de10_lite_golden_top.v(24) has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/de10_lite_golden_top.v" 24 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1737995446477 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_HS de10_lite_golden_top.v(46) " "Output port \"VGA_HS\" at de10_lite_golden_top.v(46) has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/de10_lite_golden_top.v" 46 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1737995446477 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_VS de10_lite_golden_top.v(48) " "Output port \"VGA_VS\" at de10_lite_golden_top.v(48) has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/de10_lite_golden_top.v" 48 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1737995446477 "|DE10_LITE_Golden_Top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3 lab3:u0 " "Elaborating entity \"lab3\" for hierarchy \"lab3:u0\"" {  } { { "de10_lite_golden_top.v" "u0" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/de10_lite_golden_top.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737995446518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_accelerometer_spi lab3:u0\|lab3_accelerometer_spi:accelerometer_spi " "Elaborating entity \"lab3_accelerometer_spi\" for hierarchy \"lab3:u0\|lab3_accelerometer_spi:accelerometer_spi\"" {  } { { "lab3/synthesis/lab3.v" "accelerometer_spi" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/lab3.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737995446550 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 lab3_accelerometer_spi.v(226) " "Verilog HDL assignment warning at lab3_accelerometer_spi.v(226): truncated value with size 32 to match size of target (8)" {  } { { "lab3/synthesis/submodules/lab3_accelerometer_spi.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_accelerometer_spi.v" 226 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737995446551 "|DE10_LITE_Golden_Top|lab3:u0|lab3_accelerometer_spi:accelerometer_spi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 lab3_accelerometer_spi.v(241) " "Verilog HDL assignment warning at lab3_accelerometer_spi.v(241): truncated value with size 8 to match size of target (6)" {  } { { "lab3/synthesis/submodules/lab3_accelerometer_spi.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_accelerometer_spi.v" 241 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737995446552 "|DE10_LITE_Golden_Top|lab3:u0|lab3_accelerometer_spi:accelerometer_spi"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_accelerometer_spi_auto_init_ctrl lab3:u0\|lab3_accelerometer_spi:accelerometer_spi\|altera_up_accelerometer_spi_auto_init_ctrl:Auto_Init_Controller " "Elaborating entity \"altera_up_accelerometer_spi_auto_init_ctrl\" for hierarchy \"lab3:u0\|lab3_accelerometer_spi:accelerometer_spi\|altera_up_accelerometer_spi_auto_init_ctrl:Auto_Init_Controller\"" {  } { { "lab3/synthesis/submodules/lab3_accelerometer_spi.v" "Auto_Init_Controller" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_accelerometer_spi.v" 340 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737995446581 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 altera_up_accelerometer_spi_auto_init_ctrl.v(137) " "Verilog HDL assignment warning at altera_up_accelerometer_spi_auto_init_ctrl.v(137): truncated value with size 32 to match size of target (4)" {  } { { "lab3/synthesis/submodules/altera_up_accelerometer_spi_auto_init_ctrl.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/altera_up_accelerometer_spi_auto_init_ctrl.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737995446582 "|DE10_LITE_Golden_Top|lab3:u0|lab3_accelerometer_spi:accelerometer_spi|altera_up_accelerometer_spi_auto_init_ctrl:Auto_Init_Controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_accelerometer_spi_auto_init lab3:u0\|lab3_accelerometer_spi:accelerometer_spi\|altera_up_accelerometer_spi_auto_init:Auto_Init_Accelerometer " "Elaborating entity \"altera_up_accelerometer_spi_auto_init\" for hierarchy \"lab3:u0\|lab3_accelerometer_spi:accelerometer_spi\|altera_up_accelerometer_spi_auto_init:Auto_Init_Accelerometer\"" {  } { { "lab3/synthesis/submodules/lab3_accelerometer_spi.v" "Auto_Init_Accelerometer" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_accelerometer_spi.v" 354 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737995446606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_accelerometer_spi_serial_bus_controller lab3:u0\|lab3_accelerometer_spi:accelerometer_spi\|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller " "Elaborating entity \"altera_up_accelerometer_spi_serial_bus_controller\" for hierarchy \"lab3:u0\|lab3_accelerometer_spi:accelerometer_spi\|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller\"" {  } { { "lab3/synthesis/submodules/lab3_accelerometer_spi.v" "Serial_Bus_Controller" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_accelerometer_spi.v" 375 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737995446628 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 altera_up_accelerometer_spi_serial_bus_controller.v(215) " "Verilog HDL assignment warning at altera_up_accelerometer_spi_serial_bus_controller.v(215): truncated value with size 32 to match size of target (5)" {  } { { "lab3/synthesis/submodules/altera_up_accelerometer_spi_serial_bus_controller.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/altera_up_accelerometer_spi_serial_bus_controller.v" 215 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737995446629 "|DE10_LITE_Golden_Top|lab3:u0|lab3_accelerometer_spi:accelerometer_spi|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_accelerometer_spi_slow_clock_generator lab3:u0\|lab3_accelerometer_spi:accelerometer_spi\|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller\|altera_up_accelerometer_spi_slow_clock_generator:Serial_Config_Clock_Generator " "Elaborating entity \"altera_up_accelerometer_spi_slow_clock_generator\" for hierarchy \"lab3:u0\|lab3_accelerometer_spi:accelerometer_spi\|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller\|altera_up_accelerometer_spi_slow_clock_generator:Serial_Config_Clock_Generator\"" {  } { { "lab3/synthesis/submodules/altera_up_accelerometer_spi_serial_bus_controller.v" "Serial_Config_Clock_Generator" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/altera_up_accelerometer_spi_serial_bus_controller.v" 267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737995446655 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 altera_up_accelerometer_spi_slow_clock_generator.v(110) " "Verilog HDL assignment warning at altera_up_accelerometer_spi_slow_clock_generator.v(110): truncated value with size 32 to match size of target (4)" {  } { { "lab3/synthesis/submodules/altera_up_accelerometer_spi_slow_clock_generator.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/altera_up_accelerometer_spi_slow_clock_generator.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737995446656 "|DE10_LITE_Golden_Top|lab3:u0|lab3_accelerometer_spi:accelerometer_spi|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller|altera_up_accelerometer_spi_slow_clock_generator:Serial_Config_Clock_Generator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_cpu lab3:u0\|lab3_cpu:cpu " "Elaborating entity \"lab3_cpu\" for hierarchy \"lab3:u0\|lab3_cpu:cpu\"" {  } { { "lab3/synthesis/lab3.v" "cpu" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/lab3.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737995446678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_cpu_cpu lab3:u0\|lab3_cpu:cpu\|lab3_cpu_cpu:cpu " "Elaborating entity \"lab3_cpu_cpu\" for hierarchy \"lab3:u0\|lab3_cpu:cpu\|lab3_cpu_cpu:cpu\"" {  } { { "lab3/synthesis/submodules/lab3_cpu.v" "cpu" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_cpu.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737995446702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_cpu_cpu_test_bench lab3:u0\|lab3_cpu:cpu\|lab3_cpu_cpu:cpu\|lab3_cpu_cpu_test_bench:the_lab3_cpu_cpu_test_bench " "Elaborating entity \"lab3_cpu_cpu_test_bench\" for hierarchy \"lab3:u0\|lab3_cpu:cpu\|lab3_cpu_cpu:cpu\|lab3_cpu_cpu_test_bench:the_lab3_cpu_cpu_test_bench\"" {  } { { "lab3/synthesis/submodules/lab3_cpu_cpu.v" "the_lab3_cpu_cpu_test_bench" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_cpu_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737995446783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_cpu_cpu_register_bank_a_module lab3:u0\|lab3_cpu:cpu\|lab3_cpu_cpu:cpu\|lab3_cpu_cpu_register_bank_a_module:lab3_cpu_cpu_register_bank_a " "Elaborating entity \"lab3_cpu_cpu_register_bank_a_module\" for hierarchy \"lab3:u0\|lab3_cpu:cpu\|lab3_cpu_cpu:cpu\|lab3_cpu_cpu_register_bank_a_module:lab3_cpu_cpu_register_bank_a\"" {  } { { "lab3/synthesis/submodules/lab3_cpu_cpu.v" "lab3_cpu_cpu_register_bank_a" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_cpu_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737995446809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lab3:u0\|lab3_cpu:cpu\|lab3_cpu_cpu:cpu\|lab3_cpu_cpu_register_bank_a_module:lab3_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"lab3:u0\|lab3_cpu:cpu\|lab3_cpu_cpu:cpu\|lab3_cpu_cpu_register_bank_a_module:lab3_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "lab3/synthesis/submodules/lab3_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_cpu_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737995447218 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab3:u0\|lab3_cpu:cpu\|lab3_cpu_cpu:cpu\|lab3_cpu_cpu_register_bank_a_module:lab3_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"lab3:u0\|lab3_cpu:cpu\|lab3_cpu_cpu:cpu\|lab3_cpu_cpu_register_bank_a_module:lab3_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "lab3/synthesis/submodules/lab3_cpu_cpu.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_cpu_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737995447232 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab3:u0\|lab3_cpu:cpu\|lab3_cpu_cpu:cpu\|lab3_cpu_cpu_register_bank_a_module:lab3_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"lab3:u0\|lab3_cpu:cpu\|lab3_cpu_cpu:cpu\|lab3_cpu_cpu_register_bank_a_module:lab3_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737995447233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737995447233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737995447233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737995447233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737995447233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737995447233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737995447233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737995447233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737995447233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737995447233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737995447233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737995447233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737995447233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737995447233 ""}  } { { "lab3/synthesis/submodules/lab3_cpu_cpu.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_cpu_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1737995447233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s0c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s0c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s0c1 " "Found entity 1: altsyncram_s0c1" {  } { { "db/altsyncram_s0c1.tdf" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/db/altsyncram_s0c1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737995447421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995447421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s0c1 lab3:u0\|lab3_cpu:cpu\|lab3_cpu_cpu:cpu\|lab3_cpu_cpu_register_bank_a_module:lab3_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated " "Elaborating entity \"altsyncram_s0c1\" for hierarchy \"lab3:u0\|lab3_cpu:cpu\|lab3_cpu_cpu:cpu\|lab3_cpu_cpu_register_bank_a_module:lab3_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737995447434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_cpu_cpu_register_bank_b_module lab3:u0\|lab3_cpu:cpu\|lab3_cpu_cpu:cpu\|lab3_cpu_cpu_register_bank_b_module:lab3_cpu_cpu_register_bank_b " "Elaborating entity \"lab3_cpu_cpu_register_bank_b_module\" for hierarchy \"lab3:u0\|lab3_cpu:cpu\|lab3_cpu_cpu:cpu\|lab3_cpu_cpu_register_bank_b_module:lab3_cpu_cpu_register_bank_b\"" {  } { { "lab3/synthesis/submodules/lab3_cpu_cpu.v" "lab3_cpu_cpu_register_bank_b" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_cpu_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737995447551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_cpu_cpu_nios2_oci lab3:u0\|lab3_cpu:cpu\|lab3_cpu_cpu:cpu\|lab3_cpu_cpu_nios2_oci:the_lab3_cpu_cpu_nios2_oci " "Elaborating entity \"lab3_cpu_cpu_nios2_oci\" for hierarchy \"lab3:u0\|lab3_cpu:cpu\|lab3_cpu_cpu:cpu\|lab3_cpu_cpu_nios2_oci:the_lab3_cpu_cpu_nios2_oci\"" {  } { { "lab3/synthesis/submodules/lab3_cpu_cpu.v" "the_lab3_cpu_cpu_nios2_oci" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_cpu_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737995447718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_cpu_cpu_nios2_oci_debug lab3:u0\|lab3_cpu:cpu\|lab3_cpu_cpu:cpu\|lab3_cpu_cpu_nios2_oci:the_lab3_cpu_cpu_nios2_oci\|lab3_cpu_cpu_nios2_oci_debug:the_lab3_cpu_cpu_nios2_oci_debug " "Elaborating entity \"lab3_cpu_cpu_nios2_oci_debug\" for hierarchy \"lab3:u0\|lab3_cpu:cpu\|lab3_cpu_cpu:cpu\|lab3_cpu_cpu_nios2_oci:the_lab3_cpu_cpu_nios2_oci\|lab3_cpu_cpu_nios2_oci_debug:the_lab3_cpu_cpu_nios2_oci_debug\"" {  } { { "lab3/synthesis/submodules/lab3_cpu_cpu.v" "the_lab3_cpu_cpu_nios2_oci_debug" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_cpu_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737995447755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer lab3:u0\|lab3_cpu:cpu\|lab3_cpu_cpu:cpu\|lab3_cpu_cpu_nios2_oci:the_lab3_cpu_cpu_nios2_oci\|lab3_cpu_cpu_nios2_oci_debug:the_lab3_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"lab3:u0\|lab3_cpu:cpu\|lab3_cpu_cpu:cpu\|lab3_cpu_cpu_nios2_oci:the_lab3_cpu_cpu_nios2_oci\|lab3_cpu_cpu_nios2_oci_debug:the_lab3_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "lab3/synthesis/submodules/lab3_cpu_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_cpu_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737995447905 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab3:u0\|lab3_cpu:cpu\|lab3_cpu_cpu:cpu\|lab3_cpu_cpu_nios2_oci:the_lab3_cpu_cpu_nios2_oci\|lab3_cpu_cpu_nios2_oci_debug:the_lab3_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"lab3:u0\|lab3_cpu:cpu\|lab3_cpu_cpu:cpu\|lab3_cpu_cpu_nios2_oci:the_lab3_cpu_cpu_nios2_oci\|lab3_cpu_cpu_nios2_oci_debug:the_lab3_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "lab3/synthesis/submodules/lab3_cpu_cpu.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_cpu_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737995447915 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab3:u0\|lab3_cpu:cpu\|lab3_cpu_cpu:cpu\|lab3_cpu_cpu_nios2_oci:the_lab3_cpu_cpu_nios2_oci\|lab3_cpu_cpu_nios2_oci_debug:the_lab3_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"lab3:u0\|lab3_cpu:cpu\|lab3_cpu_cpu:cpu\|lab3_cpu_cpu_nios2_oci:the_lab3_cpu_cpu_nios2_oci\|lab3_cpu_cpu_nios2_oci_debug:the_lab3_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737995447915 ""}  } { { "lab3/synthesis/submodules/lab3_cpu_cpu.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_cpu_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1737995447915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_cpu_cpu_nios2_oci_break lab3:u0\|lab3_cpu:cpu\|lab3_cpu_cpu:cpu\|lab3_cpu_cpu_nios2_oci:the_lab3_cpu_cpu_nios2_oci\|lab3_cpu_cpu_nios2_oci_break:the_lab3_cpu_cpu_nios2_oci_break " "Elaborating entity \"lab3_cpu_cpu_nios2_oci_break\" for hierarchy \"lab3:u0\|lab3_cpu:cpu\|lab3_cpu_cpu:cpu\|lab3_cpu_cpu_nios2_oci:the_lab3_cpu_cpu_nios2_oci\|lab3_cpu_cpu_nios2_oci_break:the_lab3_cpu_cpu_nios2_oci_break\"" {  } { { "lab3/synthesis/submodules/lab3_cpu_cpu.v" "the_lab3_cpu_cpu_nios2_oci_break" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_cpu_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737995447949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_cpu_cpu_nios2_oci_xbrk lab3:u0\|lab3_cpu:cpu\|lab3_cpu_cpu:cpu\|lab3_cpu_cpu_nios2_oci:the_lab3_cpu_cpu_nios2_oci\|lab3_cpu_cpu_nios2_oci_xbrk:the_lab3_cpu_cpu_nios2_oci_xbrk " "Elaborating entity \"lab3_cpu_cpu_nios2_oci_xbrk\" for hierarchy \"lab3:u0\|lab3_cpu:cpu\|lab3_cpu_cpu:cpu\|lab3_cpu_cpu_nios2_oci:the_lab3_cpu_cpu_nios2_oci\|lab3_cpu_cpu_nios2_oci_xbrk:the_lab3_cpu_cpu_nios2_oci_xbrk\"" {  } { { "lab3/synthesis/submodules/lab3_cpu_cpu.v" "the_lab3_cpu_cpu_nios2_oci_xbrk" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_cpu_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737995448004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_cpu_cpu_nios2_oci_dbrk lab3:u0\|lab3_cpu:cpu\|lab3_cpu_cpu:cpu\|lab3_cpu_cpu_nios2_oci:the_lab3_cpu_cpu_nios2_oci\|lab3_cpu_cpu_nios2_oci_dbrk:the_lab3_cpu_cpu_nios2_oci_dbrk " "Elaborating entity \"lab3_cpu_cpu_nios2_oci_dbrk\" for hierarchy \"lab3:u0\|lab3_cpu:cpu\|lab3_cpu_cpu:cpu\|lab3_cpu_cpu_nios2_oci:the_lab3_cpu_cpu_nios2_oci\|lab3_cpu_cpu_nios2_oci_dbrk:the_lab3_cpu_cpu_nios2_oci_dbrk\"" {  } { { "lab3/synthesis/submodules/lab3_cpu_cpu.v" "the_lab3_cpu_cpu_nios2_oci_dbrk" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_cpu_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737995448023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_cpu_cpu_nios2_oci_itrace lab3:u0\|lab3_cpu:cpu\|lab3_cpu_cpu:cpu\|lab3_cpu_cpu_nios2_oci:the_lab3_cpu_cpu_nios2_oci\|lab3_cpu_cpu_nios2_oci_itrace:the_lab3_cpu_cpu_nios2_oci_itrace " "Elaborating entity \"lab3_cpu_cpu_nios2_oci_itrace\" for hierarchy \"lab3:u0\|lab3_cpu:cpu\|lab3_cpu_cpu:cpu\|lab3_cpu_cpu_nios2_oci:the_lab3_cpu_cpu_nios2_oci\|lab3_cpu_cpu_nios2_oci_itrace:the_lab3_cpu_cpu_nios2_oci_itrace\"" {  } { { "lab3/synthesis/submodules/lab3_cpu_cpu.v" "the_lab3_cpu_cpu_nios2_oci_itrace" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_cpu_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737995448043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_cpu_cpu_nios2_oci_dtrace lab3:u0\|lab3_cpu:cpu\|lab3_cpu_cpu:cpu\|lab3_cpu_cpu_nios2_oci:the_lab3_cpu_cpu_nios2_oci\|lab3_cpu_cpu_nios2_oci_dtrace:the_lab3_cpu_cpu_nios2_oci_dtrace " "Elaborating entity \"lab3_cpu_cpu_nios2_oci_dtrace\" for hierarchy \"lab3:u0\|lab3_cpu:cpu\|lab3_cpu_cpu:cpu\|lab3_cpu_cpu_nios2_oci:the_lab3_cpu_cpu_nios2_oci\|lab3_cpu_cpu_nios2_oci_dtrace:the_lab3_cpu_cpu_nios2_oci_dtrace\"" {  } { { "lab3/synthesis/submodules/lab3_cpu_cpu.v" "the_lab3_cpu_cpu_nios2_oci_dtrace" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_cpu_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737995448062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_cpu_cpu_nios2_oci_td_mode lab3:u0\|lab3_cpu:cpu\|lab3_cpu_cpu:cpu\|lab3_cpu_cpu_nios2_oci:the_lab3_cpu_cpu_nios2_oci\|lab3_cpu_cpu_nios2_oci_dtrace:the_lab3_cpu_cpu_nios2_oci_dtrace\|lab3_cpu_cpu_nios2_oci_td_mode:lab3_cpu_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"lab3_cpu_cpu_nios2_oci_td_mode\" for hierarchy \"lab3:u0\|lab3_cpu:cpu\|lab3_cpu_cpu:cpu\|lab3_cpu_cpu_nios2_oci:the_lab3_cpu_cpu_nios2_oci\|lab3_cpu_cpu_nios2_oci_dtrace:the_lab3_cpu_cpu_nios2_oci_dtrace\|lab3_cpu_cpu_nios2_oci_td_mode:lab3_cpu_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "lab3/synthesis/submodules/lab3_cpu_cpu.v" "lab3_cpu_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_cpu_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737995448127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_cpu_cpu_nios2_oci_fifo lab3:u0\|lab3_cpu:cpu\|lab3_cpu_cpu:cpu\|lab3_cpu_cpu_nios2_oci:the_lab3_cpu_cpu_nios2_oci\|lab3_cpu_cpu_nios2_oci_fifo:the_lab3_cpu_cpu_nios2_oci_fifo " "Elaborating entity \"lab3_cpu_cpu_nios2_oci_fifo\" for hierarchy \"lab3:u0\|lab3_cpu:cpu\|lab3_cpu_cpu:cpu\|lab3_cpu_cpu_nios2_oci:the_lab3_cpu_cpu_nios2_oci\|lab3_cpu_cpu_nios2_oci_fifo:the_lab3_cpu_cpu_nios2_oci_fifo\"" {  } { { "lab3/synthesis/submodules/lab3_cpu_cpu.v" "the_lab3_cpu_cpu_nios2_oci_fifo" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_cpu_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737995448145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_cpu_cpu_nios2_oci_compute_input_tm_cnt lab3:u0\|lab3_cpu:cpu\|lab3_cpu_cpu:cpu\|lab3_cpu_cpu_nios2_oci:the_lab3_cpu_cpu_nios2_oci\|lab3_cpu_cpu_nios2_oci_fifo:the_lab3_cpu_cpu_nios2_oci_fifo\|lab3_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_lab3_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"lab3_cpu_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"lab3:u0\|lab3_cpu:cpu\|lab3_cpu_cpu:cpu\|lab3_cpu_cpu_nios2_oci:the_lab3_cpu_cpu_nios2_oci\|lab3_cpu_cpu_nios2_oci_fifo:the_lab3_cpu_cpu_nios2_oci_fifo\|lab3_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_lab3_cpu_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "lab3/synthesis/submodules/lab3_cpu_cpu.v" "the_lab3_cpu_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_cpu_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737995448180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_cpu_cpu_nios2_oci_fifo_wrptr_inc lab3:u0\|lab3_cpu:cpu\|lab3_cpu_cpu:cpu\|lab3_cpu_cpu_nios2_oci:the_lab3_cpu_cpu_nios2_oci\|lab3_cpu_cpu_nios2_oci_fifo:the_lab3_cpu_cpu_nios2_oci_fifo\|lab3_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_lab3_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"lab3_cpu_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"lab3:u0\|lab3_cpu:cpu\|lab3_cpu_cpu:cpu\|lab3_cpu_cpu_nios2_oci:the_lab3_cpu_cpu_nios2_oci\|lab3_cpu_cpu_nios2_oci_fifo:the_lab3_cpu_cpu_nios2_oci_fifo\|lab3_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_lab3_cpu_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "lab3/synthesis/submodules/lab3_cpu_cpu.v" "the_lab3_cpu_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_cpu_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737995448200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_cpu_cpu_nios2_oci_fifo_cnt_inc lab3:u0\|lab3_cpu:cpu\|lab3_cpu_cpu:cpu\|lab3_cpu_cpu_nios2_oci:the_lab3_cpu_cpu_nios2_oci\|lab3_cpu_cpu_nios2_oci_fifo:the_lab3_cpu_cpu_nios2_oci_fifo\|lab3_cpu_cpu_nios2_oci_fifo_cnt_inc:the_lab3_cpu_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"lab3_cpu_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"lab3:u0\|lab3_cpu:cpu\|lab3_cpu_cpu:cpu\|lab3_cpu_cpu_nios2_oci:the_lab3_cpu_cpu_nios2_oci\|lab3_cpu_cpu_nios2_oci_fifo:the_lab3_cpu_cpu_nios2_oci_fifo\|lab3_cpu_cpu_nios2_oci_fifo_cnt_inc:the_lab3_cpu_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "lab3/synthesis/submodules/lab3_cpu_cpu.v" "the_lab3_cpu_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_cpu_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737995448219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_cpu_cpu_nios2_oci_pib lab3:u0\|lab3_cpu:cpu\|lab3_cpu_cpu:cpu\|lab3_cpu_cpu_nios2_oci:the_lab3_cpu_cpu_nios2_oci\|lab3_cpu_cpu_nios2_oci_pib:the_lab3_cpu_cpu_nios2_oci_pib " "Elaborating entity \"lab3_cpu_cpu_nios2_oci_pib\" for hierarchy \"lab3:u0\|lab3_cpu:cpu\|lab3_cpu_cpu:cpu\|lab3_cpu_cpu_nios2_oci:the_lab3_cpu_cpu_nios2_oci\|lab3_cpu_cpu_nios2_oci_pib:the_lab3_cpu_cpu_nios2_oci_pib\"" {  } { { "lab3/synthesis/submodules/lab3_cpu_cpu.v" "the_lab3_cpu_cpu_nios2_oci_pib" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_cpu_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737995448238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_cpu_cpu_nios2_oci_im lab3:u0\|lab3_cpu:cpu\|lab3_cpu_cpu:cpu\|lab3_cpu_cpu_nios2_oci:the_lab3_cpu_cpu_nios2_oci\|lab3_cpu_cpu_nios2_oci_im:the_lab3_cpu_cpu_nios2_oci_im " "Elaborating entity \"lab3_cpu_cpu_nios2_oci_im\" for hierarchy \"lab3:u0\|lab3_cpu:cpu\|lab3_cpu_cpu:cpu\|lab3_cpu_cpu_nios2_oci:the_lab3_cpu_cpu_nios2_oci\|lab3_cpu_cpu_nios2_oci_im:the_lab3_cpu_cpu_nios2_oci_im\"" {  } { { "lab3/synthesis/submodules/lab3_cpu_cpu.v" "the_lab3_cpu_cpu_nios2_oci_im" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_cpu_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737995448256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_cpu_cpu_nios2_avalon_reg lab3:u0\|lab3_cpu:cpu\|lab3_cpu_cpu:cpu\|lab3_cpu_cpu_nios2_oci:the_lab3_cpu_cpu_nios2_oci\|lab3_cpu_cpu_nios2_avalon_reg:the_lab3_cpu_cpu_nios2_avalon_reg " "Elaborating entity \"lab3_cpu_cpu_nios2_avalon_reg\" for hierarchy \"lab3:u0\|lab3_cpu:cpu\|lab3_cpu_cpu:cpu\|lab3_cpu_cpu_nios2_oci:the_lab3_cpu_cpu_nios2_oci\|lab3_cpu_cpu_nios2_avalon_reg:the_lab3_cpu_cpu_nios2_avalon_reg\"" {  } { { "lab3/synthesis/submodules/lab3_cpu_cpu.v" "the_lab3_cpu_cpu_nios2_avalon_reg" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_cpu_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737995448280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_cpu_cpu_nios2_ocimem lab3:u0\|lab3_cpu:cpu\|lab3_cpu_cpu:cpu\|lab3_cpu_cpu_nios2_oci:the_lab3_cpu_cpu_nios2_oci\|lab3_cpu_cpu_nios2_ocimem:the_lab3_cpu_cpu_nios2_ocimem " "Elaborating entity \"lab3_cpu_cpu_nios2_ocimem\" for hierarchy \"lab3:u0\|lab3_cpu:cpu\|lab3_cpu_cpu:cpu\|lab3_cpu_cpu_nios2_oci:the_lab3_cpu_cpu_nios2_oci\|lab3_cpu_cpu_nios2_ocimem:the_lab3_cpu_cpu_nios2_ocimem\"" {  } { { "lab3/synthesis/submodules/lab3_cpu_cpu.v" "the_lab3_cpu_cpu_nios2_ocimem" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_cpu_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737995448302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_cpu_cpu_ociram_sp_ram_module lab3:u0\|lab3_cpu:cpu\|lab3_cpu_cpu:cpu\|lab3_cpu_cpu_nios2_oci:the_lab3_cpu_cpu_nios2_oci\|lab3_cpu_cpu_nios2_ocimem:the_lab3_cpu_cpu_nios2_ocimem\|lab3_cpu_cpu_ociram_sp_ram_module:lab3_cpu_cpu_ociram_sp_ram " "Elaborating entity \"lab3_cpu_cpu_ociram_sp_ram_module\" for hierarchy \"lab3:u0\|lab3_cpu:cpu\|lab3_cpu_cpu:cpu\|lab3_cpu_cpu_nios2_oci:the_lab3_cpu_cpu_nios2_oci\|lab3_cpu_cpu_nios2_ocimem:the_lab3_cpu_cpu_nios2_ocimem\|lab3_cpu_cpu_ociram_sp_ram_module:lab3_cpu_cpu_ociram_sp_ram\"" {  } { { "lab3/synthesis/submodules/lab3_cpu_cpu.v" "lab3_cpu_cpu_ociram_sp_ram" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_cpu_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737995448350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lab3:u0\|lab3_cpu:cpu\|lab3_cpu_cpu:cpu\|lab3_cpu_cpu_nios2_oci:the_lab3_cpu_cpu_nios2_oci\|lab3_cpu_cpu_nios2_ocimem:the_lab3_cpu_cpu_nios2_ocimem\|lab3_cpu_cpu_ociram_sp_ram_module:lab3_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"lab3:u0\|lab3_cpu:cpu\|lab3_cpu_cpu:cpu\|lab3_cpu_cpu_nios2_oci:the_lab3_cpu_cpu_nios2_oci\|lab3_cpu_cpu_nios2_ocimem:the_lab3_cpu_cpu_nios2_ocimem\|lab3_cpu_cpu_ociram_sp_ram_module:lab3_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "lab3/synthesis/submodules/lab3_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_cpu_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737995448402 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab3:u0\|lab3_cpu:cpu\|lab3_cpu_cpu:cpu\|lab3_cpu_cpu_nios2_oci:the_lab3_cpu_cpu_nios2_oci\|lab3_cpu_cpu_nios2_ocimem:the_lab3_cpu_cpu_nios2_ocimem\|lab3_cpu_cpu_ociram_sp_ram_module:lab3_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"lab3:u0\|lab3_cpu:cpu\|lab3_cpu_cpu:cpu\|lab3_cpu_cpu_nios2_oci:the_lab3_cpu_cpu_nios2_oci\|lab3_cpu_cpu_nios2_ocimem:the_lab3_cpu_cpu_nios2_ocimem\|lab3_cpu_cpu_ociram_sp_ram_module:lab3_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "lab3/synthesis/submodules/lab3_cpu_cpu.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_cpu_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737995448415 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab3:u0\|lab3_cpu:cpu\|lab3_cpu_cpu:cpu\|lab3_cpu_cpu_nios2_oci:the_lab3_cpu_cpu_nios2_oci\|lab3_cpu_cpu_nios2_ocimem:the_lab3_cpu_cpu_nios2_ocimem\|lab3_cpu_cpu_ociram_sp_ram_module:lab3_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"lab3:u0\|lab3_cpu:cpu\|lab3_cpu_cpu:cpu\|lab3_cpu_cpu_nios2_oci:the_lab3_cpu_cpu_nios2_oci\|lab3_cpu_cpu_nios2_ocimem:the_lab3_cpu_cpu_nios2_ocimem\|lab3_cpu_cpu_ociram_sp_ram_module:lab3_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737995448415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737995448415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737995448415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737995448415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737995448415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737995448415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737995448415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737995448415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737995448415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737995448415 ""}  } { { "lab3/synthesis/submodules/lab3_cpu_cpu.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_cpu_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1737995448415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0n61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0n61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0n61 " "Found entity 1: altsyncram_0n61" {  } { { "db/altsyncram_0n61.tdf" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/db/altsyncram_0n61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737995448561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995448561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0n61 lab3:u0\|lab3_cpu:cpu\|lab3_cpu_cpu:cpu\|lab3_cpu_cpu_nios2_oci:the_lab3_cpu_cpu_nios2_oci\|lab3_cpu_cpu_nios2_ocimem:the_lab3_cpu_cpu_nios2_ocimem\|lab3_cpu_cpu_ociram_sp_ram_module:lab3_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated " "Elaborating entity \"altsyncram_0n61\" for hierarchy \"lab3:u0\|lab3_cpu:cpu\|lab3_cpu_cpu:cpu\|lab3_cpu_cpu_nios2_oci:the_lab3_cpu_cpu_nios2_oci\|lab3_cpu_cpu_nios2_ocimem:the_lab3_cpu_cpu_nios2_ocimem\|lab3_cpu_cpu_ociram_sp_ram_module:lab3_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737995448574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_cpu_cpu_debug_slave_wrapper lab3:u0\|lab3_cpu:cpu\|lab3_cpu_cpu:cpu\|lab3_cpu_cpu_nios2_oci:the_lab3_cpu_cpu_nios2_oci\|lab3_cpu_cpu_debug_slave_wrapper:the_lab3_cpu_cpu_debug_slave_wrapper " "Elaborating entity \"lab3_cpu_cpu_debug_slave_wrapper\" for hierarchy \"lab3:u0\|lab3_cpu:cpu\|lab3_cpu_cpu:cpu\|lab3_cpu_cpu_nios2_oci:the_lab3_cpu_cpu_nios2_oci\|lab3_cpu_cpu_debug_slave_wrapper:the_lab3_cpu_cpu_debug_slave_wrapper\"" {  } { { "lab3/synthesis/submodules/lab3_cpu_cpu.v" "the_lab3_cpu_cpu_debug_slave_wrapper" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_cpu_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737995448675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_cpu_cpu_debug_slave_tck lab3:u0\|lab3_cpu:cpu\|lab3_cpu_cpu:cpu\|lab3_cpu_cpu_nios2_oci:the_lab3_cpu_cpu_nios2_oci\|lab3_cpu_cpu_debug_slave_wrapper:the_lab3_cpu_cpu_debug_slave_wrapper\|lab3_cpu_cpu_debug_slave_tck:the_lab3_cpu_cpu_debug_slave_tck " "Elaborating entity \"lab3_cpu_cpu_debug_slave_tck\" for hierarchy \"lab3:u0\|lab3_cpu:cpu\|lab3_cpu_cpu:cpu\|lab3_cpu_cpu_nios2_oci:the_lab3_cpu_cpu_nios2_oci\|lab3_cpu_cpu_debug_slave_wrapper:the_lab3_cpu_cpu_debug_slave_wrapper\|lab3_cpu_cpu_debug_slave_tck:the_lab3_cpu_cpu_debug_slave_tck\"" {  } { { "lab3/synthesis/submodules/lab3_cpu_cpu_debug_slave_wrapper.v" "the_lab3_cpu_cpu_debug_slave_tck" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_cpu_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737995448698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_cpu_cpu_debug_slave_sysclk lab3:u0\|lab3_cpu:cpu\|lab3_cpu_cpu:cpu\|lab3_cpu_cpu_nios2_oci:the_lab3_cpu_cpu_nios2_oci\|lab3_cpu_cpu_debug_slave_wrapper:the_lab3_cpu_cpu_debug_slave_wrapper\|lab3_cpu_cpu_debug_slave_sysclk:the_lab3_cpu_cpu_debug_slave_sysclk " "Elaborating entity \"lab3_cpu_cpu_debug_slave_sysclk\" for hierarchy \"lab3:u0\|lab3_cpu:cpu\|lab3_cpu_cpu:cpu\|lab3_cpu_cpu_nios2_oci:the_lab3_cpu_cpu_nios2_oci\|lab3_cpu_cpu_debug_slave_wrapper:the_lab3_cpu_cpu_debug_slave_wrapper\|lab3_cpu_cpu_debug_slave_sysclk:the_lab3_cpu_cpu_debug_slave_sysclk\"" {  } { { "lab3/synthesis/submodules/lab3_cpu_cpu_debug_slave_wrapper.v" "the_lab3_cpu_cpu_debug_slave_sysclk" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_cpu_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737995448801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic lab3:u0\|lab3_cpu:cpu\|lab3_cpu_cpu:cpu\|lab3_cpu_cpu_nios2_oci:the_lab3_cpu_cpu_nios2_oci\|lab3_cpu_cpu_debug_slave_wrapper:the_lab3_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab3_cpu_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"lab3:u0\|lab3_cpu:cpu\|lab3_cpu_cpu:cpu\|lab3_cpu_cpu_nios2_oci:the_lab3_cpu_cpu_nios2_oci\|lab3_cpu_cpu_debug_slave_wrapper:the_lab3_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab3_cpu_cpu_debug_slave_phy\"" {  } { { "lab3/synthesis/submodules/lab3_cpu_cpu_debug_slave_wrapper.v" "lab3_cpu_cpu_debug_slave_phy" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737995449035 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab3:u0\|lab3_cpu:cpu\|lab3_cpu_cpu:cpu\|lab3_cpu_cpu_nios2_oci:the_lab3_cpu_cpu_nios2_oci\|lab3_cpu_cpu_debug_slave_wrapper:the_lab3_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab3_cpu_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"lab3:u0\|lab3_cpu:cpu\|lab3_cpu_cpu:cpu\|lab3_cpu_cpu_nios2_oci:the_lab3_cpu_cpu_nios2_oci\|lab3_cpu_cpu_debug_slave_wrapper:the_lab3_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab3_cpu_cpu_debug_slave_phy\"" {  } { { "lab3/synthesis/submodules/lab3_cpu_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737995449045 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab3:u0\|lab3_cpu:cpu\|lab3_cpu_cpu:cpu\|lab3_cpu_cpu_nios2_oci:the_lab3_cpu_cpu_nios2_oci\|lab3_cpu_cpu_debug_slave_wrapper:the_lab3_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab3_cpu_cpu_debug_slave_phy " "Instantiated megafunction \"lab3:u0\|lab3_cpu:cpu\|lab3_cpu_cpu:cpu\|lab3_cpu_cpu_nios2_oci:the_lab3_cpu_cpu_nios2_oci\|lab3_cpu_cpu_debug_slave_wrapper:the_lab3_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab3_cpu_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737995449045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737995449045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737995449045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737995449045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737995449045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737995449045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737995449045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737995449045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737995449045 ""}  } { { "lab3/synthesis/submodules/lab3_cpu_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1737995449045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl lab3:u0\|lab3_cpu:cpu\|lab3_cpu_cpu:cpu\|lab3_cpu_cpu_nios2_oci:the_lab3_cpu_cpu_nios2_oci\|lab3_cpu_cpu_debug_slave_wrapper:the_lab3_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab3_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"lab3:u0\|lab3_cpu:cpu\|lab3_cpu_cpu:cpu\|lab3_cpu_cpu_nios2_oci:the_lab3_cpu_cpu_nios2_oci\|lab3_cpu_cpu_debug_slave_wrapper:the_lab3_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab3_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737995449074 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lab3:u0\|lab3_cpu:cpu\|lab3_cpu_cpu:cpu\|lab3_cpu_cpu_nios2_oci:the_lab3_cpu_cpu_nios2_oci\|lab3_cpu_cpu_debug_slave_wrapper:the_lab3_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab3_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst lab3:u0\|lab3_cpu:cpu\|lab3_cpu_cpu:cpu\|lab3_cpu_cpu_nios2_oci:the_lab3_cpu_cpu_nios2_oci\|lab3_cpu_cpu_debug_slave_wrapper:the_lab3_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab3_cpu_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"lab3:u0\|lab3_cpu:cpu\|lab3_cpu_cpu:cpu\|lab3_cpu_cpu_nios2_oci:the_lab3_cpu_cpu_nios2_oci\|lab3_cpu_cpu_debug_slave_wrapper:the_lab3_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab3_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"lab3:u0\|lab3_cpu:cpu\|lab3_cpu_cpu:cpu\|lab3_cpu_cpu_nios2_oci:the_lab3_cpu_cpu_nios2_oci\|lab3_cpu_cpu_debug_slave_wrapper:the_lab3_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab3_cpu_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "lab3/synthesis/submodules/lab3_cpu_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737995449086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter lab3:u0\|lab3_cpu:cpu\|lab3_cpu_cpu:cpu\|lab3_cpu_cpu_nios2_oci:the_lab3_cpu_cpu_nios2_oci\|lab3_cpu_cpu_debug_slave_wrapper:the_lab3_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab3_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"lab3:u0\|lab3_cpu:cpu\|lab3_cpu_cpu:cpu\|lab3_cpu_cpu_nios2_oci:the_lab3_cpu_cpu_nios2_oci\|lab3_cpu_cpu_debug_slave_wrapper:the_lab3_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab3_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737995449705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl lab3:u0\|lab3_cpu:cpu\|lab3_cpu_cpu:cpu\|lab3_cpu_cpu_nios2_oci:the_lab3_cpu_cpu_nios2_oci\|lab3_cpu_cpu_debug_slave_wrapper:the_lab3_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab3_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"lab3:u0\|lab3_cpu:cpu\|lab3_cpu_cpu:cpu\|lab3_cpu_cpu_nios2_oci:the_lab3_cpu_cpu_nios2_oci\|lab3_cpu_cpu_debug_slave_wrapper:the_lab3_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab3_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737995449955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_jtag_uart lab3:u0\|lab3_jtag_uart:jtag_uart " "Elaborating entity \"lab3_jtag_uart\" for hierarchy \"lab3:u0\|lab3_jtag_uart:jtag_uart\"" {  } { { "lab3/synthesis/lab3.v" "jtag_uart" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/lab3.v" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737995450069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_jtag_uart_scfifo_w lab3:u0\|lab3_jtag_uart:jtag_uart\|lab3_jtag_uart_scfifo_w:the_lab3_jtag_uart_scfifo_w " "Elaborating entity \"lab3_jtag_uart_scfifo_w\" for hierarchy \"lab3:u0\|lab3_jtag_uart:jtag_uart\|lab3_jtag_uart_scfifo_w:the_lab3_jtag_uart_scfifo_w\"" {  } { { "lab3/synthesis/submodules/lab3_jtag_uart.v" "the_lab3_jtag_uart_scfifo_w" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_jtag_uart.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737995450092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo lab3:u0\|lab3_jtag_uart:jtag_uart\|lab3_jtag_uart_scfifo_w:the_lab3_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"lab3:u0\|lab3_jtag_uart:jtag_uart\|lab3_jtag_uart_scfifo_w:the_lab3_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "lab3/synthesis/submodules/lab3_jtag_uart.v" "wfifo" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_jtag_uart.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737995450543 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab3:u0\|lab3_jtag_uart:jtag_uart\|lab3_jtag_uart_scfifo_w:the_lab3_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"lab3:u0\|lab3_jtag_uart:jtag_uart\|lab3_jtag_uart_scfifo_w:the_lab3_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "lab3/synthesis/submodules/lab3_jtag_uart.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_jtag_uart.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737995450552 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab3:u0\|lab3_jtag_uart:jtag_uart\|lab3_jtag_uart_scfifo_w:the_lab3_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"lab3:u0\|lab3_jtag_uart:jtag_uart\|lab3_jtag_uart_scfifo_w:the_lab3_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737995450552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737995450552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737995450552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737995450552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737995450552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737995450552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737995450552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737995450552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737995450552 ""}  } { { "lab3/synthesis/submodules/lab3_jtag_uart.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_jtag_uart.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1737995450552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_9621.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_9621.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_9621 " "Found entity 1: scfifo_9621" {  } { { "db/scfifo_9621.tdf" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/db/scfifo_9621.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737995450691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995450691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_9621 lab3:u0\|lab3_jtag_uart:jtag_uart\|lab3_jtag_uart_scfifo_w:the_lab3_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated " "Elaborating entity \"scfifo_9621\" for hierarchy \"lab3:u0\|lab3_jtag_uart:jtag_uart\|lab3_jtag_uart_scfifo_w:the_lab3_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737995450705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_bb01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_bb01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_bb01 " "Found entity 1: a_dpfifo_bb01" {  } { { "db/a_dpfifo_bb01.tdf" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/db/a_dpfifo_bb01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737995450780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995450780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_bb01 lab3:u0\|lab3_jtag_uart:jtag_uart\|lab3_jtag_uart_scfifo_w:the_lab3_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo " "Elaborating entity \"a_dpfifo_bb01\" for hierarchy \"lab3:u0\|lab3_jtag_uart:jtag_uart\|lab3_jtag_uart_scfifo_w:the_lab3_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\"" {  } { { "db/scfifo_9621.tdf" "dpfifo" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/db/scfifo_9621.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737995450803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737995450878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995450878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf lab3:u0\|lab3_jtag_uart:jtag_uart\|lab3_jtag_uart_scfifo_w:the_lab3_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"lab3:u0\|lab3_jtag_uart:jtag_uart\|lab3_jtag_uart_scfifo_w:the_lab3_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_bb01.tdf" "fifo_state" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/db/a_dpfifo_bb01.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737995450910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_337.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_337.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_337 " "Found entity 1: cntr_337" {  } { { "db/cntr_337.tdf" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/db/cntr_337.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737995451008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995451008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_337 lab3:u0\|lab3_jtag_uart:jtag_uart\|lab3_jtag_uart_scfifo_w:the_lab3_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw " "Elaborating entity \"cntr_337\" for hierarchy \"lab3:u0\|lab3_jtag_uart:jtag_uart\|lab3_jtag_uart_scfifo_w:the_lab3_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737995451051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dtn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dtn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dtn1 " "Found entity 1: altsyncram_dtn1" {  } { { "db/altsyncram_dtn1.tdf" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/db/altsyncram_dtn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737995451150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995451150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dtn1 lab3:u0\|lab3_jtag_uart:jtag_uart\|lab3_jtag_uart_scfifo_w:the_lab3_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram " "Elaborating entity \"altsyncram_dtn1\" for hierarchy \"lab3:u0\|lab3_jtag_uart:jtag_uart\|lab3_jtag_uart_scfifo_w:the_lab3_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram\"" {  } { { "db/a_dpfifo_bb01.tdf" "FIFOram" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/db/a_dpfifo_bb01.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737995451182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_n2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_n2b " "Found entity 1: cntr_n2b" {  } { { "db/cntr_n2b.tdf" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/db/cntr_n2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737995451281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995451281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_n2b lab3:u0\|lab3_jtag_uart:jtag_uart\|lab3_jtag_uart_scfifo_w:the_lab3_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count " "Elaborating entity \"cntr_n2b\" for hierarchy \"lab3:u0\|lab3_jtag_uart:jtag_uart\|lab3_jtag_uart_scfifo_w:the_lab3_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count\"" {  } { { "db/a_dpfifo_bb01.tdf" "rd_ptr_count" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/db/a_dpfifo_bb01.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737995451312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_jtag_uart_scfifo_r lab3:u0\|lab3_jtag_uart:jtag_uart\|lab3_jtag_uart_scfifo_r:the_lab3_jtag_uart_scfifo_r " "Elaborating entity \"lab3_jtag_uart_scfifo_r\" for hierarchy \"lab3:u0\|lab3_jtag_uart:jtag_uart\|lab3_jtag_uart_scfifo_r:the_lab3_jtag_uart_scfifo_r\"" {  } { { "lab3/synthesis/submodules/lab3_jtag_uart.v" "the_lab3_jtag_uart_scfifo_r" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_jtag_uart.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737995451454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic lab3:u0\|lab3_jtag_uart:jtag_uart\|alt_jtag_atlantic:lab3_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"lab3:u0\|lab3_jtag_uart:jtag_uart\|alt_jtag_atlantic:lab3_jtag_uart_alt_jtag_atlantic\"" {  } { { "lab3/synthesis/submodules/lab3_jtag_uart.v" "lab3_jtag_uart_alt_jtag_atlantic" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_jtag_uart.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737995452144 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab3:u0\|lab3_jtag_uart:jtag_uart\|alt_jtag_atlantic:lab3_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"lab3:u0\|lab3_jtag_uart:jtag_uart\|alt_jtag_atlantic:lab3_jtag_uart_alt_jtag_atlantic\"" {  } { { "lab3/synthesis/submodules/lab3_jtag_uart.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_jtag_uart.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737995452168 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab3:u0\|lab3_jtag_uart:jtag_uart\|alt_jtag_atlantic:lab3_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"lab3:u0\|lab3_jtag_uart:jtag_uart\|alt_jtag_atlantic:lab3_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737995452169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737995452169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737995452169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737995452169 ""}  } { { "lab3/synthesis/submodules/lab3_jtag_uart.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_jtag_uart.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1737995452169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter lab3:u0\|lab3_jtag_uart:jtag_uart\|alt_jtag_atlantic:lab3_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"lab3:u0\|lab3_jtag_uart:jtag_uart\|alt_jtag_atlantic:lab3_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737995452228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl lab3:u0\|lab3_jtag_uart:jtag_uart\|alt_jtag_atlantic:lab3_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"lab3:u0\|lab3_jtag_uart:jtag_uart\|alt_jtag_atlantic:lab3_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737995452279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_led lab3:u0\|lab3_led:led " "Elaborating entity \"lab3_led\" for hierarchy \"lab3:u0\|lab3_led:led\"" {  } { { "lab3/synthesis/lab3.v" "led" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/lab3.v" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737995452344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_onchip_memory lab3:u0\|lab3_onchip_memory:onchip_memory " "Elaborating entity \"lab3_onchip_memory\" for hierarchy \"lab3:u0\|lab3_onchip_memory:onchip_memory\"" {  } { { "lab3/synthesis/lab3.v" "onchip_memory" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/lab3.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737995452368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lab3:u0\|lab3_onchip_memory:onchip_memory\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"lab3:u0\|lab3_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\"" {  } { { "lab3/synthesis/submodules/lab3_onchip_memory.v" "the_altsyncram" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_onchip_memory.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737995452435 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab3:u0\|lab3_onchip_memory:onchip_memory\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"lab3:u0\|lab3_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\"" {  } { { "lab3/synthesis/submodules/lab3_onchip_memory.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_onchip_memory.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737995452450 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab3:u0\|lab3_onchip_memory:onchip_memory\|altsyncram:the_altsyncram " "Instantiated megafunction \"lab3:u0\|lab3_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737995452450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737995452450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737995452450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 16384 " "Parameter \"maximum_depth\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737995452450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737995452450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737995452450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737995452450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737995452450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737995452450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737995452450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737995452450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737995452450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737995452450 ""}  } { { "lab3/synthesis/submodules/lab3_onchip_memory.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_onchip_memory.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1737995452450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_uoc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_uoc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_uoc1 " "Found entity 1: altsyncram_uoc1" {  } { { "db/altsyncram_uoc1.tdf" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/db/altsyncram_uoc1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737995452608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995452608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_uoc1 lab3:u0\|lab3_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_uoc1:auto_generated " "Elaborating entity \"altsyncram_uoc1\" for hierarchy \"lab3:u0\|lab3_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_uoc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737995452622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_97a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_97a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_97a " "Found entity 1: decode_97a" {  } { { "db/decode_97a.tdf" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/db/decode_97a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737995452731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995452731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_97a lab3:u0\|lab3_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_uoc1:auto_generated\|decode_97a:decode3 " "Elaborating entity \"decode_97a\" for hierarchy \"lab3:u0\|lab3_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_uoc1:auto_generated\|decode_97a:decode3\"" {  } { { "db/altsyncram_uoc1.tdf" "decode3" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/db/altsyncram_uoc1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737995452752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_63b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_63b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_63b " "Found entity 1: mux_63b" {  } { { "db/mux_63b.tdf" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/db/mux_63b.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737995452851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995452851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_63b lab3:u0\|lab3_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_uoc1:auto_generated\|mux_63b:mux2 " "Elaborating entity \"mux_63b\" for hierarchy \"lab3:u0\|lab3_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_uoc1:auto_generated\|mux_63b:mux2\"" {  } { { "db/altsyncram_uoc1.tdf" "mux2" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/db/altsyncram_uoc1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737995452872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_timer lab3:u0\|lab3_timer:timer " "Elaborating entity \"lab3_timer\" for hierarchy \"lab3:u0\|lab3_timer:timer\"" {  } { { "lab3/synthesis/lab3.v" "timer" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/lab3.v" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737995452968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_mm_interconnect_0 lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"lab3_mm_interconnect_0\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\"" {  } { { "lab3/synthesis/lab3.v" "mm_interconnect_0" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/lab3.v" 223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737995452996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "lab3/synthesis/submodules/lab3_mm_interconnect_0.v" "cpu_data_master_translator" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_mm_interconnect_0.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737995453141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "lab3/synthesis/submodules/lab3_mm_interconnect_0.v" "cpu_instruction_master_translator" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_mm_interconnect_0.v" 624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737995453167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:accelerometer_spi_avalon_accelerometer_spi_mode_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:accelerometer_spi_avalon_accelerometer_spi_mode_slave_translator\"" {  } { { "lab3/synthesis/submodules/lab3_mm_interconnect_0.v" "accelerometer_spi_avalon_accelerometer_spi_mode_slave_translator" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_mm_interconnect_0.v" 688 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737995453189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "lab3/synthesis/submodules/lab3_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_mm_interconnect_0.v" 752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737995453215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator\"" {  } { { "lab3/synthesis/submodules/lab3_mm_interconnect_0.v" "cpu_debug_mem_slave_translator" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_mm_interconnect_0.v" 816 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737995453239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory_s1_translator\"" {  } { { "lab3/synthesis/submodules/lab3_mm_interconnect_0.v" "onchip_memory_s1_translator" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_mm_interconnect_0.v" 880 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737995453263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:led_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:led_s1_translator\"" {  } { { "lab3/synthesis/submodules/lab3_mm_interconnect_0.v" "led_s1_translator" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_mm_interconnect_0.v" 944 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737995453285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_s1_translator\"" {  } { { "lab3/synthesis/submodules/lab3_mm_interconnect_0.v" "timer_s1_translator" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_mm_interconnect_0.v" 1008 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737995453308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent\"" {  } { { "lab3/synthesis/submodules/lab3_mm_interconnect_0.v" "cpu_data_master_agent" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_mm_interconnect_0.v" 1089 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737995453333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent\"" {  } { { "lab3/synthesis/submodules/lab3_mm_interconnect_0.v" "cpu_instruction_master_agent" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_mm_interconnect_0.v" 1170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737995453359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent\"" {  } { { "lab3/synthesis/submodules/lab3_mm_interconnect_0.v" "accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_mm_interconnect_0.v" 1254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737995453380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "lab3/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737995453403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo\"" {  } { { "lab3/synthesis/submodules/lab3_mm_interconnect_0.v" "accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_mm_interconnect_0.v" 1295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737995453429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\"" {  } { { "lab3/synthesis/submodules/lab3_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_mm_interconnect_0.v" 1379 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737995453464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "lab3/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737995453487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "lab3/synthesis/submodules/lab3_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_mm_interconnect_0.v" 1420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737995453508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_mm_interconnect_0_router lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_router:router " "Elaborating entity \"lab3_mm_interconnect_0_router\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_router:router\"" {  } { { "lab3/synthesis/submodules/lab3_mm_interconnect_0.v" "router" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_mm_interconnect_0.v" 1936 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737995453674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_mm_interconnect_0_router_default_decode lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_router:router\|lab3_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"lab3_mm_interconnect_0_router_default_decode\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_router:router\|lab3_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "lab3/synthesis/submodules/lab3_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_mm_interconnect_0_router.sv" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737995453705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_mm_interconnect_0_router_001 lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"lab3_mm_interconnect_0_router_001\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_router_001:router_001\"" {  } { { "lab3/synthesis/submodules/lab3_mm_interconnect_0.v" "router_001" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_mm_interconnect_0.v" 1952 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737995453723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_mm_interconnect_0_router_001_default_decode lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_router_001:router_001\|lab3_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"lab3_mm_interconnect_0_router_001_default_decode\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_router_001:router_001\|lab3_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "lab3/synthesis/submodules/lab3_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737995453747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_mm_interconnect_0_router_002 lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"lab3_mm_interconnect_0_router_002\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_router_002:router_002\"" {  } { { "lab3/synthesis/submodules/lab3_mm_interconnect_0.v" "router_002" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_mm_interconnect_0.v" 1968 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737995453766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_mm_interconnect_0_router_002_default_decode lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_router_002:router_002\|lab3_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"lab3_mm_interconnect_0_router_002_default_decode\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_router_002:router_002\|lab3_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "lab3/synthesis/submodules/lab3_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737995453785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_mm_interconnect_0_router_003 lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"lab3_mm_interconnect_0_router_003\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_router_003:router_003\"" {  } { { "lab3/synthesis/submodules/lab3_mm_interconnect_0.v" "router_003" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_mm_interconnect_0.v" 1984 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737995453805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_mm_interconnect_0_router_003_default_decode lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_router_003:router_003\|lab3_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"lab3_mm_interconnect_0_router_003_default_decode\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_router_003:router_003\|lab3_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "lab3/synthesis/submodules/lab3_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_mm_interconnect_0_router_003.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737995453824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_mm_interconnect_0_router_004 lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"lab3_mm_interconnect_0_router_004\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_router_004:router_004\"" {  } { { "lab3/synthesis/submodules/lab3_mm_interconnect_0.v" "router_004" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_mm_interconnect_0.v" 2000 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737995453841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_mm_interconnect_0_router_004_default_decode lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_router_004:router_004\|lab3_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"lab3_mm_interconnect_0_router_004_default_decode\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_router_004:router_004\|lab3_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "lab3/synthesis/submodules/lab3_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_mm_interconnect_0_router_004.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737995453861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_burst_adapter\"" {  } { { "lab3/synthesis/submodules/lab3_mm_interconnect_0.v" "accelerometer_spi_avalon_accelerometer_spi_mode_slave_burst_adapter" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_mm_interconnect_0.v" 2098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737995453939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "lab3/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737995453958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_mm_interconnect_0_cmd_demux lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"lab3_mm_interconnect_0_cmd_demux\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "lab3/synthesis/submodules/lab3_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_mm_interconnect_0.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737995453980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_mm_interconnect_0_cmd_demux_001 lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"lab3_mm_interconnect_0_cmd_demux_001\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "lab3/synthesis/submodules/lab3_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_mm_interconnect_0.v" 2168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737995454004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_mm_interconnect_0_cmd_mux lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"lab3_mm_interconnect_0_cmd_mux\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "lab3/synthesis/submodules/lab3_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_mm_interconnect_0.v" 2185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737995454024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_mm_interconnect_0_cmd_mux_002 lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"lab3_mm_interconnect_0_cmd_mux_002\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "lab3/synthesis/submodules/lab3_mm_interconnect_0.v" "cmd_mux_002" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_mm_interconnect_0.v" 2225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737995454050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "lab3/synthesis/submodules/lab3_mm_interconnect_0_cmd_mux_002.sv" "arb" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_mm_interconnect_0_cmd_mux_002.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737995454071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "lab3/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737995454090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_mm_interconnect_0_rsp_demux lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"lab3_mm_interconnect_0_rsp_demux\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "lab3/synthesis/submodules/lab3_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_mm_interconnect_0.v" 2299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737995454148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_mm_interconnect_0_rsp_mux lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"lab3_mm_interconnect_0_rsp_mux\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "lab3/synthesis/submodules/lab3_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_mm_interconnect_0.v" 2443 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737995454210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "lab3/synthesis/submodules/lab3_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_mm_interconnect_0_rsp_mux.sv" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737995454242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "lab3/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737995454257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_mm_interconnect_0_rsp_mux_001 lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"lab3_mm_interconnect_0_rsp_mux_001\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "lab3/synthesis/submodules/lab3_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_mm_interconnect_0.v" 2466 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737995454273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "lab3/synthesis/submodules/lab3_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737995454293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_rsp_width_adapter\"" {  } { { "lab3/synthesis/submodules/lab3_mm_interconnect_0.v" "accelerometer_spi_avalon_accelerometer_spi_mode_slave_rsp_width_adapter" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_mm_interconnect_0.v" 2532 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737995454321 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "lab3/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1737995454328 "|DE10_LITE_Golden_Top|lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "lab3/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1737995454328 "|DE10_LITE_Golden_Top|lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "lab3/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1737995454328 "|DE10_LITE_Golden_Top|lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_cmd_width_adapter\"" {  } { { "lab3/synthesis/submodules/lab3_mm_interconnect_0.v" "accelerometer_spi_avalon_accelerometer_spi_mode_slave_cmd_width_adapter" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_mm_interconnect_0.v" 2598 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737995454371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_mm_interconnect_0_avalon_st_adapter lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"lab3_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "lab3/synthesis/submodules/lab3_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_mm_interconnect_0.v" 2627 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737995454401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_mm_interconnect_0_avalon_st_adapter_error_adapter_0 lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|lab3_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"lab3_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|lab3_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "lab3/synthesis/submodules/lab3_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737995454416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_mm_interconnect_0_avalon_st_adapter_001 lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001 " "Elaborating entity \"lab3_mm_interconnect_0_avalon_st_adapter_001\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\"" {  } { { "lab3/synthesis/submodules/lab3_mm_interconnect_0.v" "avalon_st_adapter_001" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_mm_interconnect_0.v" 2656 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737995454432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|lab3_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0 " "Elaborating entity \"lab3_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|lab3_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0\"" {  } { { "lab3/synthesis/submodules/lab3_mm_interconnect_0_avalon_st_adapter_001.v" "error_adapter_0" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_mm_interconnect_0_avalon_st_adapter_001.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737995454449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_irq_mapper lab3:u0\|lab3_irq_mapper:irq_mapper " "Elaborating entity \"lab3_irq_mapper\" for hierarchy \"lab3:u0\|lab3_irq_mapper:irq_mapper\"" {  } { { "lab3/synthesis/lab3.v" "irq_mapper" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/lab3.v" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737995454522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller lab3:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"lab3:u0\|altera_reset_controller:rst_controller\"" {  } { { "lab3/synthesis/lab3.v" "rst_controller" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/lab3.v" 295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737995454539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer lab3:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"lab3:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "lab3/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737995454555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer lab3:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"lab3:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "lab3/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737995454568 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1737995455285 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2025.01.27.16:30:58 Progress: Loading sldf0979fd2/alt_sld_fab_wrapper_hw.tcl " "2025.01.27.16:30:58 Progress: Loading sldf0979fd2/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995458294 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995461551 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995461669 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995466705 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995466795 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995466888 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995466994 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995467000 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995467000 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1737995467693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf0979fd2/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf0979fd2/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldf0979fd2/alt_sld_fab.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/db/ip/sldf0979fd2/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737995468041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995468041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf0979fd2/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf0979fd2/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldf0979fd2/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/db/ip/sldf0979fd2/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737995468154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995468154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf0979fd2/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf0979fd2/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldf0979fd2/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/db/ip/sldf0979fd2/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737995468191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995468191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf0979fd2/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf0979fd2/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldf0979fd2/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/db/ip/sldf0979fd2/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737995468282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995468282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf0979fd2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldf0979fd2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldf0979fd2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/db/ip/sldf0979fd2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737995468381 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldf0979fd2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/db/ip/sldf0979fd2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737995468381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995468381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf0979fd2/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf0979fd2/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldf0979fd2/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/db/ip/sldf0979fd2/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737995468482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995468482 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1737995472284 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[0\] " "bidirectional pin \"DRAM_DQ\[0\]\" has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/de10_lite_golden_top.v" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1737995472471 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[1\] " "bidirectional pin \"DRAM_DQ\[1\]\" has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/de10_lite_golden_top.v" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1737995472471 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[2\] " "bidirectional pin \"DRAM_DQ\[2\]\" has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/de10_lite_golden_top.v" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1737995472471 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[3\] " "bidirectional pin \"DRAM_DQ\[3\]\" has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/de10_lite_golden_top.v" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1737995472471 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[4\] " "bidirectional pin \"DRAM_DQ\[4\]\" has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/de10_lite_golden_top.v" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1737995472471 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[5\] " "bidirectional pin \"DRAM_DQ\[5\]\" has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/de10_lite_golden_top.v" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1737995472471 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[6\] " "bidirectional pin \"DRAM_DQ\[6\]\" has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/de10_lite_golden_top.v" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1737995472471 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[7\] " "bidirectional pin \"DRAM_DQ\[7\]\" has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/de10_lite_golden_top.v" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1737995472471 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[8\] " "bidirectional pin \"DRAM_DQ\[8\]\" has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/de10_lite_golden_top.v" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1737995472471 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[9\] " "bidirectional pin \"DRAM_DQ\[9\]\" has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/de10_lite_golden_top.v" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1737995472471 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[10\] " "bidirectional pin \"DRAM_DQ\[10\]\" has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/de10_lite_golden_top.v" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1737995472471 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[11\] " "bidirectional pin \"DRAM_DQ\[11\]\" has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/de10_lite_golden_top.v" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1737995472471 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[12\] " "bidirectional pin \"DRAM_DQ\[12\]\" has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/de10_lite_golden_top.v" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1737995472471 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[13\] " "bidirectional pin \"DRAM_DQ\[13\]\" has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/de10_lite_golden_top.v" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1737995472471 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[14\] " "bidirectional pin \"DRAM_DQ\[14\]\" has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/de10_lite_golden_top.v" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1737995472471 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[15\] " "bidirectional pin \"DRAM_DQ\[15\]\" has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/de10_lite_golden_top.v" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1737995472471 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GSENSOR_SDO " "bidirectional pin \"GSENSOR_SDO\" has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/de10_lite_golden_top.v" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1737995472471 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[0\] " "bidirectional pin \"ARDUINO_IO\[0\]\" has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/de10_lite_golden_top.v" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1737995472471 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[1\] " "bidirectional pin \"ARDUINO_IO\[1\]\" has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/de10_lite_golden_top.v" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1737995472471 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[2\] " "bidirectional pin \"ARDUINO_IO\[2\]\" has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/de10_lite_golden_top.v" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1737995472471 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[3\] " "bidirectional pin \"ARDUINO_IO\[3\]\" has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/de10_lite_golden_top.v" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1737995472471 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[4\] " "bidirectional pin \"ARDUINO_IO\[4\]\" has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/de10_lite_golden_top.v" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1737995472471 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[5\] " "bidirectional pin \"ARDUINO_IO\[5\]\" has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/de10_lite_golden_top.v" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1737995472471 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[6\] " "bidirectional pin \"ARDUINO_IO\[6\]\" has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/de10_lite_golden_top.v" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1737995472471 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[7\] " "bidirectional pin \"ARDUINO_IO\[7\]\" has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/de10_lite_golden_top.v" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1737995472471 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[8\] " "bidirectional pin \"ARDUINO_IO\[8\]\" has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/de10_lite_golden_top.v" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1737995472471 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[9\] " "bidirectional pin \"ARDUINO_IO\[9\]\" has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/de10_lite_golden_top.v" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1737995472471 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[10\] " "bidirectional pin \"ARDUINO_IO\[10\]\" has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/de10_lite_golden_top.v" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1737995472471 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[11\] " "bidirectional pin \"ARDUINO_IO\[11\]\" has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/de10_lite_golden_top.v" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1737995472471 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[12\] " "bidirectional pin \"ARDUINO_IO\[12\]\" has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/de10_lite_golden_top.v" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1737995472471 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[13\] " "bidirectional pin \"ARDUINO_IO\[13\]\" has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/de10_lite_golden_top.v" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1737995472471 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[14\] " "bidirectional pin \"ARDUINO_IO\[14\]\" has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/de10_lite_golden_top.v" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1737995472471 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[15\] " "bidirectional pin \"ARDUINO_IO\[15\]\" has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/de10_lite_golden_top.v" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1737995472471 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_RESET_N " "bidirectional pin \"ARDUINO_RESET_N\" has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/de10_lite_golden_top.v" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1737995472471 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[0\] " "bidirectional pin \"GPIO\[0\]\" has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/de10_lite_golden_top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1737995472471 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[1\] " "bidirectional pin \"GPIO\[1\]\" has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/de10_lite_golden_top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1737995472471 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[2\] " "bidirectional pin \"GPIO\[2\]\" has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/de10_lite_golden_top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1737995472471 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[3\] " "bidirectional pin \"GPIO\[3\]\" has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/de10_lite_golden_top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1737995472471 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[4\] " "bidirectional pin \"GPIO\[4\]\" has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/de10_lite_golden_top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1737995472471 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[5\] " "bidirectional pin \"GPIO\[5\]\" has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/de10_lite_golden_top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1737995472471 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[6\] " "bidirectional pin \"GPIO\[6\]\" has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/de10_lite_golden_top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1737995472471 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[7\] " "bidirectional pin \"GPIO\[7\]\" has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/de10_lite_golden_top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1737995472471 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[8\] " "bidirectional pin \"GPIO\[8\]\" has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/de10_lite_golden_top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1737995472471 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[9\] " "bidirectional pin \"GPIO\[9\]\" has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/de10_lite_golden_top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1737995472471 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[10\] " "bidirectional pin \"GPIO\[10\]\" has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/de10_lite_golden_top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1737995472471 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[11\] " "bidirectional pin \"GPIO\[11\]\" has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/de10_lite_golden_top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1737995472471 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[12\] " "bidirectional pin \"GPIO\[12\]\" has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/de10_lite_golden_top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1737995472471 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[13\] " "bidirectional pin \"GPIO\[13\]\" has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/de10_lite_golden_top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1737995472471 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[14\] " "bidirectional pin \"GPIO\[14\]\" has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/de10_lite_golden_top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1737995472471 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[15\] " "bidirectional pin \"GPIO\[15\]\" has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/de10_lite_golden_top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1737995472471 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[16\] " "bidirectional pin \"GPIO\[16\]\" has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/de10_lite_golden_top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1737995472471 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[17\] " "bidirectional pin \"GPIO\[17\]\" has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/de10_lite_golden_top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1737995472471 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[18\] " "bidirectional pin \"GPIO\[18\]\" has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/de10_lite_golden_top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1737995472471 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[19\] " "bidirectional pin \"GPIO\[19\]\" has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/de10_lite_golden_top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1737995472471 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[20\] " "bidirectional pin \"GPIO\[20\]\" has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/de10_lite_golden_top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1737995472471 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[21\] " "bidirectional pin \"GPIO\[21\]\" has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/de10_lite_golden_top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1737995472471 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[22\] " "bidirectional pin \"GPIO\[22\]\" has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/de10_lite_golden_top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1737995472471 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[23\] " "bidirectional pin \"GPIO\[23\]\" has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/de10_lite_golden_top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1737995472471 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[24\] " "bidirectional pin \"GPIO\[24\]\" has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/de10_lite_golden_top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1737995472471 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[25\] " "bidirectional pin \"GPIO\[25\]\" has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/de10_lite_golden_top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1737995472471 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[26\] " "bidirectional pin \"GPIO\[26\]\" has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/de10_lite_golden_top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1737995472471 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[27\] " "bidirectional pin \"GPIO\[27\]\" has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/de10_lite_golden_top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1737995472471 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[28\] " "bidirectional pin \"GPIO\[28\]\" has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/de10_lite_golden_top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1737995472471 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[29\] " "bidirectional pin \"GPIO\[29\]\" has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/de10_lite_golden_top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1737995472471 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[30\] " "bidirectional pin \"GPIO\[30\]\" has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/de10_lite_golden_top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1737995472471 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[31\] " "bidirectional pin \"GPIO\[31\]\" has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/de10_lite_golden_top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1737995472471 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[32\] " "bidirectional pin \"GPIO\[32\]\" has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/de10_lite_golden_top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1737995472471 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[33\] " "bidirectional pin \"GPIO\[33\]\" has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/de10_lite_golden_top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1737995472471 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[34\] " "bidirectional pin \"GPIO\[34\]\" has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/de10_lite_golden_top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1737995472471 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[35\] " "bidirectional pin \"GPIO\[35\]\" has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/de10_lite_golden_top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1737995472471 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1737995472471 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "lab3/synthesis/submodules/lab3_jtag_uart.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_jtag_uart.v" 352 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "lab3/synthesis/submodules/lab3_cpu_cpu.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_cpu_cpu.v" 2878 -1 0 } } { "lab3/synthesis/submodules/lab3_cpu_cpu.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_cpu_cpu.v" 3878 -1 0 } } { "lab3/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "lab3/synthesis/submodules/lab3_cpu_cpu.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_cpu_cpu.v" 3500 -1 0 } } { "lab3/synthesis/submodules/lab3_jtag_uart.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_jtag_uart.v" 398 -1 0 } } { "lab3/synthesis/submodules/lab3_cpu_cpu.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_cpu_cpu.v" 2099 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "lab3/synthesis/submodules/lab3_timer.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_timer.v" 167 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1737995472484 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1737995472484 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/de10_lite_golden_top.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737995473037 "|DE10_LITE_Golden_Top|DRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/de10_lite_golden_top.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737995473037 "|DE10_LITE_Golden_Top|DRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/de10_lite_golden_top.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737995473037 "|DE10_LITE_Golden_Top|DRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/de10_lite_golden_top.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737995473037 "|DE10_LITE_Golden_Top|DRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/de10_lite_golden_top.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737995473037 "|DE10_LITE_Golden_Top|DRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/de10_lite_golden_top.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737995473037 "|DE10_LITE_Golden_Top|DRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/de10_lite_golden_top.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737995473037 "|DE10_LITE_Golden_Top|DRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/de10_lite_golden_top.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737995473037 "|DE10_LITE_Golden_Top|DRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/de10_lite_golden_top.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737995473037 "|DE10_LITE_Golden_Top|DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/de10_lite_golden_top.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737995473037 "|DE10_LITE_Golden_Top|DRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/de10_lite_golden_top.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737995473037 "|DE10_LITE_Golden_Top|DRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/de10_lite_golden_top.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737995473037 "|DE10_LITE_Golden_Top|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/de10_lite_golden_top.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737995473037 "|DE10_LITE_Golden_Top|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[0\] GND " "Pin \"DRAM_BA\[0\]\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/de10_lite_golden_top.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737995473037 "|DE10_LITE_Golden_Top|DRAM_BA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[1\] GND " "Pin \"DRAM_BA\[1\]\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/de10_lite_golden_top.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737995473037 "|DE10_LITE_Golden_Top|DRAM_BA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CAS_N GND " "Pin \"DRAM_CAS_N\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/de10_lite_golden_top.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737995473037 "|DE10_LITE_Golden_Top|DRAM_CAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE GND " "Pin \"DRAM_CKE\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/de10_lite_golden_top.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737995473037 "|DE10_LITE_Golden_Top|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CLK GND " "Pin \"DRAM_CLK\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/de10_lite_golden_top.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737995473037 "|DE10_LITE_Golden_Top|DRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/de10_lite_golden_top.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737995473037 "|DE10_LITE_Golden_Top|DRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_LDQM GND " "Pin \"DRAM_LDQM\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/de10_lite_golden_top.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737995473037 "|DE10_LITE_Golden_Top|DRAM_LDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_RAS_N GND " "Pin \"DRAM_RAS_N\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/de10_lite_golden_top.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737995473037 "|DE10_LITE_Golden_Top|DRAM_RAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_UDQM GND " "Pin \"DRAM_UDQM\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/de10_lite_golden_top.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737995473037 "|DE10_LITE_Golden_Top|DRAM_UDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_WE_N GND " "Pin \"DRAM_WE_N\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/de10_lite_golden_top.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737995473037 "|DE10_LITE_Golden_Top|DRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/de10_lite_golden_top.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737995473037 "|DE10_LITE_Golden_Top|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/de10_lite_golden_top.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737995473037 "|DE10_LITE_Golden_Top|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/de10_lite_golden_top.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737995473037 "|DE10_LITE_Golden_Top|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/de10_lite_golden_top.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737995473037 "|DE10_LITE_Golden_Top|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/de10_lite_golden_top.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737995473037 "|DE10_LITE_Golden_Top|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/de10_lite_golden_top.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737995473037 "|DE10_LITE_Golden_Top|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/de10_lite_golden_top.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737995473037 "|DE10_LITE_Golden_Top|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] GND " "Pin \"HEX0\[7\]\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/de10_lite_golden_top.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737995473037 "|DE10_LITE_Golden_Top|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/de10_lite_golden_top.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737995473037 "|DE10_LITE_Golden_Top|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/de10_lite_golden_top.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737995473037 "|DE10_LITE_Golden_Top|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/de10_lite_golden_top.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737995473037 "|DE10_LITE_Golden_Top|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/de10_lite_golden_top.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737995473037 "|DE10_LITE_Golden_Top|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/de10_lite_golden_top.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737995473037 "|DE10_LITE_Golden_Top|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/de10_lite_golden_top.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737995473037 "|DE10_LITE_Golden_Top|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/de10_lite_golden_top.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737995473037 "|DE10_LITE_Golden_Top|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] GND " "Pin \"HEX1\[7\]\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/de10_lite_golden_top.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737995473037 "|DE10_LITE_Golden_Top|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/de10_lite_golden_top.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737995473037 "|DE10_LITE_Golden_Top|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/de10_lite_golden_top.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737995473037 "|DE10_LITE_Golden_Top|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/de10_lite_golden_top.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737995473037 "|DE10_LITE_Golden_Top|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/de10_lite_golden_top.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737995473037 "|DE10_LITE_Golden_Top|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/de10_lite_golden_top.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737995473037 "|DE10_LITE_Golden_Top|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/de10_lite_golden_top.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737995473037 "|DE10_LITE_Golden_Top|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/de10_lite_golden_top.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737995473037 "|DE10_LITE_Golden_Top|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] GND " "Pin \"HEX2\[7\]\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/de10_lite_golden_top.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737995473037 "|DE10_LITE_Golden_Top|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/de10_lite_golden_top.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737995473037 "|DE10_LITE_Golden_Top|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/de10_lite_golden_top.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737995473037 "|DE10_LITE_Golden_Top|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/de10_lite_golden_top.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737995473037 "|DE10_LITE_Golden_Top|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/de10_lite_golden_top.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737995473037 "|DE10_LITE_Golden_Top|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/de10_lite_golden_top.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737995473037 "|DE10_LITE_Golden_Top|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/de10_lite_golden_top.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737995473037 "|DE10_LITE_Golden_Top|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/de10_lite_golden_top.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737995473037 "|DE10_LITE_Golden_Top|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] GND " "Pin \"HEX3\[7\]\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/de10_lite_golden_top.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737995473037 "|DE10_LITE_Golden_Top|HEX3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/de10_lite_golden_top.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737995473037 "|DE10_LITE_Golden_Top|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/de10_lite_golden_top.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737995473037 "|DE10_LITE_Golden_Top|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/de10_lite_golden_top.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737995473037 "|DE10_LITE_Golden_Top|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/de10_lite_golden_top.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737995473037 "|DE10_LITE_Golden_Top|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/de10_lite_golden_top.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737995473037 "|DE10_LITE_Golden_Top|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/de10_lite_golden_top.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737995473037 "|DE10_LITE_Golden_Top|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/de10_lite_golden_top.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737995473037 "|DE10_LITE_Golden_Top|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[7\] GND " "Pin \"HEX4\[7\]\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/de10_lite_golden_top.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737995473037 "|DE10_LITE_Golden_Top|HEX4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/de10_lite_golden_top.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737995473037 "|DE10_LITE_Golden_Top|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/de10_lite_golden_top.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737995473037 "|DE10_LITE_Golden_Top|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/de10_lite_golden_top.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737995473037 "|DE10_LITE_Golden_Top|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/de10_lite_golden_top.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737995473037 "|DE10_LITE_Golden_Top|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/de10_lite_golden_top.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737995473037 "|DE10_LITE_Golden_Top|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/de10_lite_golden_top.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737995473037 "|DE10_LITE_Golden_Top|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/de10_lite_golden_top.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737995473037 "|DE10_LITE_Golden_Top|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[7\] GND " "Pin \"HEX5\[7\]\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/de10_lite_golden_top.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737995473037 "|DE10_LITE_Golden_Top|HEX5[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/de10_lite_golden_top.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737995473037 "|DE10_LITE_Golden_Top|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/de10_lite_golden_top.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737995473037 "|DE10_LITE_Golden_Top|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/de10_lite_golden_top.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737995473037 "|DE10_LITE_Golden_Top|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/de10_lite_golden_top.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737995473037 "|DE10_LITE_Golden_Top|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/de10_lite_golden_top.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737995473037 "|DE10_LITE_Golden_Top|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/de10_lite_golden_top.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737995473037 "|DE10_LITE_Golden_Top|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/de10_lite_golden_top.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737995473037 "|DE10_LITE_Golden_Top|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/de10_lite_golden_top.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737995473037 "|DE10_LITE_Golden_Top|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_HS GND " "Pin \"VGA_HS\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/de10_lite_golden_top.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737995473037 "|DE10_LITE_Golden_Top|VGA_HS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/de10_lite_golden_top.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737995473037 "|DE10_LITE_Golden_Top|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/de10_lite_golden_top.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737995473037 "|DE10_LITE_Golden_Top|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/de10_lite_golden_top.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737995473037 "|DE10_LITE_Golden_Top|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/de10_lite_golden_top.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737995473037 "|DE10_LITE_Golden_Top|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_VS GND " "Pin \"VGA_VS\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/de10_lite_golden_top.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737995473037 "|DE10_LITE_Golden_Top|VGA_VS"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1737995473037 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737995473205 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "105 " "105 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1737995474301 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 386 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1737995474361 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1737995474361 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737995474502 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/DE10_LITE_Golden_Top.map.smsg " "Generated suppressed messages file C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/DE10_LITE_Golden_Top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995475838 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1737995479343 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737995479343 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "15 " "Design contains 15 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_CLK_10 " "No output dependent on input pin \"ADC_CLK_10\"" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/de10_lite_golden_top.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1737995479699 "|DE10_LITE_Golden_Top|ADC_CLK_10"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MAX10_CLK2_50 " "No output dependent on input pin \"MAX10_CLK2_50\"" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/de10_lite_golden_top.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1737995479699 "|DE10_LITE_Golden_Top|MAX10_CLK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/de10_lite_golden_top.v" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1737995479699 "|DE10_LITE_Golden_Top|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/de10_lite_golden_top.v" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1737995479699 "|DE10_LITE_Golden_Top|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/de10_lite_golden_top.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1737995479699 "|DE10_LITE_Golden_Top|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/de10_lite_golden_top.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1737995479699 "|DE10_LITE_Golden_Top|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/de10_lite_golden_top.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1737995479699 "|DE10_LITE_Golden_Top|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/de10_lite_golden_top.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1737995479699 "|DE10_LITE_Golden_Top|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/de10_lite_golden_top.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1737995479699 "|DE10_LITE_Golden_Top|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/de10_lite_golden_top.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1737995479699 "|DE10_LITE_Golden_Top|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/de10_lite_golden_top.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1737995479699 "|DE10_LITE_Golden_Top|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/de10_lite_golden_top.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1737995479699 "|DE10_LITE_Golden_Top|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/de10_lite_golden_top.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1737995479699 "|DE10_LITE_Golden_Top|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/de10_lite_golden_top.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1737995479699 "|DE10_LITE_Golden_Top|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GSENSOR_INT\[2\] " "No output dependent on input pin \"GSENSOR_INT\[2\]\"" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/de10_lite_golden_top.v" 52 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1737995479699 "|DE10_LITE_Golden_Top|GSENSOR_INT[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1737995479699 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2655 " "Implemented 2655 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1737995479700 ""} { "Info" "ICUT_CUT_TM_OPINS" "98 " "Implemented 98 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1737995479700 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "71 " "Implemented 71 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1737995479700 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2289 " "Implemented 2289 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1737995479700 ""} { "Info" "ICUT_CUT_TM_RAMS" "176 " "Implemented 176 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1737995479700 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1737995479700 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 206 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 206 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4961 " "Peak virtual memory: 4961 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1737995479747 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 27 16:31:19 2025 " "Processing ended: Mon Jan 27 16:31:19 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1737995479747 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:30 " "Elapsed time: 00:01:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1737995479747 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:46 " "Total CPU time (on all processors): 00:01:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1737995479747 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995479747 ""}
