// Seed: 133505092
module module_0;
  logic id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output wire id_9;
  input wire id_8;
  module_0 modCall_1 ();
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  logic id_10;
  ;
  parameter id_11 = 1;
  reg id_12 = 1 < 1 + -1;
  initial begin : LABEL_0
    if (id_11) if ({id_11, id_11}) id_12 = 1;
  end
  assign id_12 = -1;
endmodule
