Analysis & Synthesis report for 2023H
Sat Aug 05 14:09:26 2023
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. Registers Protected by Synthesis
 12. Registers Removed During Synthesis
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for fifo:dcfifo_10x1024|dcfifo_10x1024to10x1024:inst|dcfifo:dcfifo_component
 17. Source assignments for fifo:dcfifo_10x1024|dcfifo_10x1024to10x1024:inst|dcfifo:dcfifo_component|dcfifo_mqi1:auto_generated
 18. Source assignments for fifo:dcfifo_10x1024|dcfifo_10x1024to10x1024:inst|dcfifo:dcfifo_component|dcfifo_mqi1:auto_generated|a_graycounter_4p6:rdptr_g1p
 19. Source assignments for fifo:dcfifo_10x1024|dcfifo_10x1024to10x1024:inst|dcfifo:dcfifo_component|dcfifo_mqi1:auto_generated|a_graycounter_07c:wrptr_g1p
 20. Source assignments for fifo:dcfifo_10x1024|dcfifo_10x1024to10x1024:inst|dcfifo:dcfifo_component|dcfifo_mqi1:auto_generated|altsyncram_ce41:fifo_ram
 21. Source assignments for fifo:dcfifo_10x1024|dcfifo_10x1024to10x1024:inst|dcfifo:dcfifo_component|dcfifo_mqi1:auto_generated|dffpipe_a09:rs_brp
 22. Source assignments for fifo:dcfifo_10x1024|dcfifo_10x1024to10x1024:inst|dcfifo:dcfifo_component|dcfifo_mqi1:auto_generated|dffpipe_a09:rs_bwp
 23. Source assignments for fifo:dcfifo_10x1024|dcfifo_10x1024to10x1024:inst|dcfifo:dcfifo_component|dcfifo_mqi1:auto_generated|alt_synch_pipe_qal:rs_dgwp
 24. Source assignments for fifo:dcfifo_10x1024|dcfifo_10x1024to10x1024:inst|dcfifo:dcfifo_component|dcfifo_mqi1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe13
 25. Source assignments for fifo:dcfifo_10x1024|dcfifo_10x1024to10x1024:inst|dcfifo:dcfifo_component|dcfifo_mqi1:auto_generated|dffpipe_a09:ws_brp
 26. Source assignments for fifo:dcfifo_10x1024|dcfifo_10x1024to10x1024:inst|dcfifo:dcfifo_component|dcfifo_mqi1:auto_generated|dffpipe_a09:ws_bwp
 27. Source assignments for fifo:dcfifo_10x1024|dcfifo_10x1024to10x1024:inst|dcfifo:dcfifo_component|dcfifo_mqi1:auto_generated|alt_synch_pipe_ral:ws_dgrp
 28. Source assignments for fifo:dcfifo_10x1024|dcfifo_10x1024to10x1024:inst|dcfifo:dcfifo_component|dcfifo_mqi1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe16
 29. Source assignments for dds:dds_1|myrom:sin|altsyncram:altsyncram_component|altsyncram_o291:auto_generated
 30. Source assignments for dds:dds_1|myrom:cos|altsyncram:altsyncram_component|altsyncram_o291:auto_generated
 31. Source assignments for dds:dds_1|myrom:dds_sin_out|altsyncram:altsyncram_component|altsyncram_o291:auto_generated
 32. Source assignments for dds:dds_2|myrom:sin|altsyncram:altsyncram_component|altsyncram_o291:auto_generated
 33. Source assignments for dds:dds_2|myrom:cos|altsyncram:altsyncram_component|altsyncram_o291:auto_generated
 34. Source assignments for dds:dds_2|myrom:dds_sin_out|altsyncram:altsyncram_component|altsyncram_o291:auto_generated
 35. Parameter Settings for User Entity Instance: fifo:dcfifo_10x1024|dcfifo_10x1024to10x1024:inst|dcfifo:dcfifo_component
 36. Parameter Settings for User Entity Instance: SPI:spi_inst
 37. Parameter Settings for User Entity Instance: Save_ram:saver
 38. Parameter Settings for User Entity Instance: dds:dds_1
 39. Parameter Settings for User Entity Instance: dds:dds_1|myrom:sin|altsyncram:altsyncram_component
 40. Parameter Settings for User Entity Instance: dds:dds_1|myrom:cos|altsyncram:altsyncram_component
 41. Parameter Settings for User Entity Instance: dds:dds_1|myrom:dds_sin_out|altsyncram:altsyncram_component
 42. Parameter Settings for User Entity Instance: dds:dds_2
 43. Parameter Settings for User Entity Instance: dds:dds_2|myrom:sin|altsyncram:altsyncram_component
 44. Parameter Settings for User Entity Instance: dds:dds_2|myrom:cos|altsyncram:altsyncram_component
 45. Parameter Settings for User Entity Instance: dds:dds_2|myrom:dds_sin_out|altsyncram:altsyncram_component
 46. Parameter Settings for User Entity Instance: PL_top:PL1
 47. Parameter Settings for User Entity Instance: PL_top:PL1|Multiplier:Multiplier1
 48. Parameter Settings for User Entity Instance: PL_top:PL1|Multiplier:Multiplier1|mult:mul|lpm_mult:lpm_mult_component
 49. Parameter Settings for User Entity Instance: PL_top:PL1|Multiplier:Multiplier2
 50. Parameter Settings for User Entity Instance: PL_top:PL1|Multiplier:Multiplier2|mult:mul|lpm_mult:lpm_mult_component
 51. Parameter Settings for User Entity Instance: PL_top:PL1|Lag_filter:Lag_filter1
 52. Parameter Settings for User Entity Instance: PL_top:PL1|Lag_filter:Lag_filter2
 53. Parameter Settings for User Entity Instance: PL_top:PL2
 54. Parameter Settings for User Entity Instance: PL_top:PL2|Multiplier:Multiplier1
 55. Parameter Settings for User Entity Instance: PL_top:PL2|Multiplier:Multiplier1|mult:mul|lpm_mult:lpm_mult_component
 56. Parameter Settings for User Entity Instance: PL_top:PL2|Multiplier:Multiplier2
 57. Parameter Settings for User Entity Instance: PL_top:PL2|Multiplier:Multiplier2|mult:mul|lpm_mult:lpm_mult_component
 58. Parameter Settings for User Entity Instance: PL_top:PL2|Lag_filter:Lag_filter1
 59. Parameter Settings for User Entity Instance: PL_top:PL2|Lag_filter:Lag_filter2
 60. Parameter Settings for Inferred Entity Instance: dds:dds_1|lpm_mult:Mult0
 61. Parameter Settings for Inferred Entity Instance: dds:dds_2|lpm_mult:Mult0
 62. dcfifo Parameter Settings by Entity Instance
 63. altsyncram Parameter Settings by Entity Instance
 64. lpm_mult Parameter Settings by Entity Instance
 65. Port Connectivity Checks: "PL_top:PL2"
 66. Port Connectivity Checks: "PL_top:PL1|Lag_filter:Lag_filter2"
 67. Port Connectivity Checks: "PL_top:PL1|Lag_filter:Lag_filter1"
 68. Port Connectivity Checks: "PL_top:PL1"
 69. Port Connectivity Checks: "Save_ram:saver"
 70. Port Connectivity Checks: "SPI:spi_inst"
 71. Port Connectivity Checks: "fifo:dcfifo_10x1024|dcfifo_10x1024to10x1024:inst"
 72. Port Connectivity Checks: "fifo:dcfifo_10x1024"
 73. Post-Synthesis Netlist Statistics for Top Partition
 74. Elapsed Time Per Partition
 75. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Aug 05 14:09:25 2023           ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Standard Edition ;
; Revision Name                      ; 2023H                                           ;
; Top-level Entity Name              ; TOP                                             ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; 1,400                                           ;
;     Total combinational functions  ; 976                                             ;
;     Dedicated logic registers      ; 937                                             ;
; Total registers                    ; 937                                             ;
; Total pins                         ; 68                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 225,280                                         ;
; Embedded Multiplier 9-bit elements ; 8                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE10E22I7       ;                    ;
; Top-level entity name                                            ; TOP                ; 2023H              ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                          ;
+----------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                            ; Library ;
+----------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------+---------+
; fifo.v                           ; yes             ; User Verilog HDL File                  ; C:/Users/15232/Desktop/2023.H/fifo.v                                    ;         ;
; TOP.v                            ; yes             ; User Verilog HDL File                  ; C:/Users/15232/Desktop/2023.H/TOP.v                                     ;         ;
; SPI.v                            ; yes             ; User Verilog HDL File                  ; C:/Users/15232/Desktop/2023.H/SPI.v                                     ;         ;
; Save_ram.v                       ; yes             ; User Verilog HDL File                  ; C:/Users/15232/Desktop/2023.H/Save_ram.v                                ;         ;
; PL_top.v                         ; yes             ; User Verilog HDL File                  ; C:/Users/15232/Desktop/2023.H/PL_top.v                                  ;         ;
; Multiplier.v                     ; yes             ; User Verilog HDL File                  ; C:/Users/15232/Desktop/2023.H/Multiplier.v                              ;         ;
; Lag_filter.v                     ; yes             ; User Verilog HDL File                  ; C:/Users/15232/Desktop/2023.H/Lag_filter.v                              ;         ;
; dds.v                            ; yes             ; User Verilog HDL File                  ; C:/Users/15232/Desktop/2023.H/dds.v                                     ;         ;
; myrom.v                          ; yes             ; User Wizard-Generated File             ; C:/Users/15232/Desktop/2023.H/myrom.v                                   ;         ;
; mult.v                           ; yes             ; User Wizard-Generated File             ; C:/Users/15232/Desktop/2023.H/mult.v                                    ;         ;
; dcfifo_10x1024to10x1024.v        ; yes             ; User Wizard-Generated File             ; C:/Users/15232/Desktop/2023.H/dcfifo_10x1024to10x1024.v                 ;         ;
; dcfifo.tdf                       ; yes             ; Megafunction                           ; e:/intelfpga/18.1/quartus/libraries/megafunctions/dcfifo.tdf            ;         ;
; lpm_counter.inc                  ; yes             ; Megafunction                           ; e:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_counter.inc       ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                           ; e:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.inc       ;         ;
; altdpram.inc                     ; yes             ; Megafunction                           ; e:/intelfpga/18.1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; a_graycounter.inc                ; yes             ; Megafunction                           ; e:/intelfpga/18.1/quartus/libraries/megafunctions/a_graycounter.inc     ;         ;
; a_fefifo.inc                     ; yes             ; Megafunction                           ; e:/intelfpga/18.1/quartus/libraries/megafunctions/a_fefifo.inc          ;         ;
; a_gray2bin.inc                   ; yes             ; Megafunction                           ; e:/intelfpga/18.1/quartus/libraries/megafunctions/a_gray2bin.inc        ;         ;
; dffpipe.inc                      ; yes             ; Megafunction                           ; e:/intelfpga/18.1/quartus/libraries/megafunctions/dffpipe.inc           ;         ;
; alt_sync_fifo.inc                ; yes             ; Megafunction                           ; e:/intelfpga/18.1/quartus/libraries/megafunctions/alt_sync_fifo.inc     ;         ;
; lpm_compare.inc                  ; yes             ; Megafunction                           ; e:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_compare.inc       ;         ;
; altsyncram_fifo.inc              ; yes             ; Megafunction                           ; e:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram_fifo.inc   ;         ;
; aglobal181.inc                   ; yes             ; Megafunction                           ; e:/intelfpga/18.1/quartus/libraries/megafunctions/aglobal181.inc        ;         ;
; db/dcfifo_mqi1.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/Users/15232/Desktop/2023.H/db/dcfifo_mqi1.tdf                        ;         ;
; db/a_gray2bin_7ib.tdf            ; yes             ; Auto-Generated Megafunction            ; C:/Users/15232/Desktop/2023.H/db/a_gray2bin_7ib.tdf                     ;         ;
; db/a_graycounter_4p6.tdf         ; yes             ; Auto-Generated Megafunction            ; C:/Users/15232/Desktop/2023.H/db/a_graycounter_4p6.tdf                  ;         ;
; db/a_graycounter_07c.tdf         ; yes             ; Auto-Generated Megafunction            ; C:/Users/15232/Desktop/2023.H/db/a_graycounter_07c.tdf                  ;         ;
; db/altsyncram_ce41.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/15232/Desktop/2023.H/db/altsyncram_ce41.tdf                    ;         ;
; db/dffpipe_a09.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/Users/15232/Desktop/2023.H/db/dffpipe_a09.tdf                        ;         ;
; db/alt_synch_pipe_qal.tdf        ; yes             ; Auto-Generated Megafunction            ; C:/Users/15232/Desktop/2023.H/db/alt_synch_pipe_qal.tdf                 ;         ;
; db/dffpipe_b09.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/Users/15232/Desktop/2023.H/db/dffpipe_b09.tdf                        ;         ;
; db/alt_synch_pipe_ral.tdf        ; yes             ; Auto-Generated Megafunction            ; C:/Users/15232/Desktop/2023.H/db/alt_synch_pipe_ral.tdf                 ;         ;
; db/dffpipe_c09.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/Users/15232/Desktop/2023.H/db/dffpipe_c09.tdf                        ;         ;
; db/cmpr_c66.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/15232/Desktop/2023.H/db/cmpr_c66.tdf                           ;         ;
; db/cmpr_b66.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/15232/Desktop/2023.H/db/cmpr_b66.tdf                           ;         ;
; db/cmpr_o76.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/15232/Desktop/2023.H/db/cmpr_o76.tdf                           ;         ;
; db/mux_j28.tdf                   ; yes             ; Auto-Generated Megafunction            ; C:/Users/15232/Desktop/2023.H/db/mux_j28.tdf                            ;         ;
; save_hyper.v                     ; yes             ; Auto-Found Verilog HDL File            ; C:/Users/15232/Desktop/2023.H/save_hyper.v                              ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; e:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; e:/intelfpga/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; e:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; e:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; e:/intelfpga/18.1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                           ; e:/intelfpga/18.1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                           ; e:/intelfpga/18.1/quartus/libraries/megafunctions/altram.inc            ;         ;
; db/altsyncram_o291.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/15232/Desktop/2023.H/db/altsyncram_o291.tdf                    ;         ;
; sin.mif                          ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/15232/Desktop/2023.H/sin.mif                                   ;         ;
; lpm_mult.tdf                     ; yes             ; Megafunction                           ; e:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mult.tdf          ;         ;
; multcore.inc                     ; yes             ; Megafunction                           ; e:/intelfpga/18.1/quartus/libraries/megafunctions/multcore.inc          ;         ;
; bypassff.inc                     ; yes             ; Megafunction                           ; e:/intelfpga/18.1/quartus/libraries/megafunctions/bypassff.inc          ;         ;
; altshift.inc                     ; yes             ; Megafunction                           ; e:/intelfpga/18.1/quartus/libraries/megafunctions/altshift.inc          ;         ;
; db/mult_e8n.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/15232/Desktop/2023.H/db/mult_e8n.tdf                           ;         ;
; db/mult_7dt.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/15232/Desktop/2023.H/db/mult_7dt.tdf                           ;         ;
+----------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 1,400     ;
;                                             ;           ;
; Total combinational functions               ; 976       ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 184       ;
;     -- 3 input functions                    ; 479       ;
;     -- <=2 input functions                  ; 313       ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 581       ;
;     -- arithmetic mode                      ; 395       ;
;                                             ;           ;
; Total registers                             ; 937       ;
;     -- Dedicated logic registers            ; 937       ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 68        ;
; Total memory bits                           ; 225280    ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 8         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 953       ;
; Total fan-out                               ; 7185      ;
; Average fan-out                             ; 3.39      ;
+---------------------------------------------+-----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                             ;
+-------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+--------------+
; Compilation Hierarchy Node                      ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                       ; Entity Name             ; Library Name ;
+-------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+--------------+
; |TOP                                            ; 976 (65)            ; 937 (13)                  ; 225280      ; 8            ; 0       ; 4         ; 68   ; 0            ; |TOP                                                                                                                                                      ; TOP                     ; work         ;
;    |PL_top:PL1|                                 ; 114 (47)            ; 114 (24)                  ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |TOP|PL_top:PL1                                                                                                                                           ; PL_top                  ; work         ;
;       |Lag_filter:Lag_filter2|                  ; 67 (67)             ; 90 (90)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|PL_top:PL1|Lag_filter:Lag_filter2                                                                                                                    ; Lag_filter              ; work         ;
;       |Multiplier:Multiplier2|                  ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |TOP|PL_top:PL1|Multiplier:Multiplier2                                                                                                                    ; Multiplier              ; work         ;
;          |mult:mul|                             ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |TOP|PL_top:PL1|Multiplier:Multiplier2|mult:mul                                                                                                           ; mult                    ; work         ;
;             |lpm_mult:lpm_mult_component|       ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |TOP|PL_top:PL1|Multiplier:Multiplier2|mult:mul|lpm_mult:lpm_mult_component                                                                               ; lpm_mult                ; work         ;
;                |mult_e8n:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |TOP|PL_top:PL1|Multiplier:Multiplier2|mult:mul|lpm_mult:lpm_mult_component|mult_e8n:auto_generated                                                       ; mult_e8n                ; work         ;
;    |PL_top:PL2|                                 ; 106 (39)            ; 114 (24)                  ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |TOP|PL_top:PL2                                                                                                                                           ; PL_top                  ; work         ;
;       |Lag_filter:Lag_filter2|                  ; 67 (67)             ; 90 (90)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|PL_top:PL2|Lag_filter:Lag_filter2                                                                                                                    ; Lag_filter              ; work         ;
;       |Multiplier:Multiplier2|                  ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |TOP|PL_top:PL2|Multiplier:Multiplier2                                                                                                                    ; Multiplier              ; work         ;
;          |mult:mul|                             ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |TOP|PL_top:PL2|Multiplier:Multiplier2|mult:mul                                                                                                           ; mult                    ; work         ;
;             |lpm_mult:lpm_mult_component|       ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |TOP|PL_top:PL2|Multiplier:Multiplier2|mult:mul|lpm_mult:lpm_mult_component                                                                               ; lpm_mult                ; work         ;
;                |mult_e8n:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |TOP|PL_top:PL2|Multiplier:Multiplier2|mult:mul|lpm_mult:lpm_mult_component|mult_e8n:auto_generated                                                       ; mult_e8n                ; work         ;
;    |SPI:spi_inst|                               ; 90 (90)             ; 90 (90)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|SPI:spi_inst                                                                                                                                         ; SPI                     ; work         ;
;    |Save_ram:saver|                             ; 169 (169)           ; 315 (315)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|Save_ram:saver                                                                                                                                       ; Save_ram                ; work         ;
;    |dds:dds_1|                                  ; 142 (142)           ; 46 (46)                   ; 106496      ; 2            ; 0       ; 1         ; 0    ; 0            ; |TOP|dds:dds_1                                                                                                                                            ; dds                     ; work         ;
;       |lpm_mult:Mult0|                          ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |TOP|dds:dds_1|lpm_mult:Mult0                                                                                                                             ; lpm_mult                ; work         ;
;          |mult_7dt:auto_generated|              ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |TOP|dds:dds_1|lpm_mult:Mult0|mult_7dt:auto_generated                                                                                                     ; mult_7dt                ; work         ;
;       |myrom:cos|                               ; 0 (0)               ; 0 (0)                     ; 49152       ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|dds:dds_1|myrom:cos                                                                                                                                  ; myrom                   ; work         ;
;          |altsyncram:altsyncram_component|      ; 0 (0)               ; 0 (0)                     ; 49152       ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|dds:dds_1|myrom:cos|altsyncram:altsyncram_component                                                                                                  ; altsyncram              ; work         ;
;             |altsyncram_o291:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 49152       ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|dds:dds_1|myrom:cos|altsyncram:altsyncram_component|altsyncram_o291:auto_generated                                                                   ; altsyncram_o291         ; work         ;
;       |myrom:dds_sin_out|                       ; 0 (0)               ; 0 (0)                     ; 57344       ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|dds:dds_1|myrom:dds_sin_out                                                                                                                          ; myrom                   ; work         ;
;          |altsyncram:altsyncram_component|      ; 0 (0)               ; 0 (0)                     ; 57344       ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|dds:dds_1|myrom:dds_sin_out|altsyncram:altsyncram_component                                                                                          ; altsyncram              ; work         ;
;             |altsyncram_o291:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 57344       ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|dds:dds_1|myrom:dds_sin_out|altsyncram:altsyncram_component|altsyncram_o291:auto_generated                                                           ; altsyncram_o291         ; work         ;
;    |dds:dds_2|                                  ; 142 (142)           ; 46 (46)                   ; 106496      ; 2            ; 0       ; 1         ; 0    ; 0            ; |TOP|dds:dds_2                                                                                                                                            ; dds                     ; work         ;
;       |lpm_mult:Mult0|                          ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |TOP|dds:dds_2|lpm_mult:Mult0                                                                                                                             ; lpm_mult                ; work         ;
;          |mult_7dt:auto_generated|              ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |TOP|dds:dds_2|lpm_mult:Mult0|mult_7dt:auto_generated                                                                                                     ; mult_7dt                ; work         ;
;       |myrom:cos|                               ; 0 (0)               ; 0 (0)                     ; 49152       ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|dds:dds_2|myrom:cos                                                                                                                                  ; myrom                   ; work         ;
;          |altsyncram:altsyncram_component|      ; 0 (0)               ; 0 (0)                     ; 49152       ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|dds:dds_2|myrom:cos|altsyncram:altsyncram_component                                                                                                  ; altsyncram              ; work         ;
;             |altsyncram_o291:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 49152       ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|dds:dds_2|myrom:cos|altsyncram:altsyncram_component|altsyncram_o291:auto_generated                                                                   ; altsyncram_o291         ; work         ;
;       |myrom:dds_sin_out|                       ; 0 (0)               ; 0 (0)                     ; 57344       ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|dds:dds_2|myrom:dds_sin_out                                                                                                                          ; myrom                   ; work         ;
;          |altsyncram:altsyncram_component|      ; 0 (0)               ; 0 (0)                     ; 57344       ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|dds:dds_2|myrom:dds_sin_out|altsyncram:altsyncram_component                                                                                          ; altsyncram              ; work         ;
;             |altsyncram_o291:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 57344       ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|dds:dds_2|myrom:dds_sin_out|altsyncram:altsyncram_component|altsyncram_o291:auto_generated                                                           ; altsyncram_o291         ; work         ;
;    |fifo:dcfifo_10x1024|                        ; 95 (1)              ; 124 (2)                   ; 12288       ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|fifo:dcfifo_10x1024                                                                                                                                  ; fifo                    ; work         ;
;       |dcfifo_10x1024to10x1024:inst|            ; 94 (0)              ; 122 (0)                   ; 12288       ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|fifo:dcfifo_10x1024|dcfifo_10x1024to10x1024:inst                                                                                                     ; dcfifo_10x1024to10x1024 ; work         ;
;          |dcfifo:dcfifo_component|              ; 94 (0)              ; 122 (0)                   ; 12288       ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|fifo:dcfifo_10x1024|dcfifo_10x1024to10x1024:inst|dcfifo:dcfifo_component                                                                             ; dcfifo                  ; work         ;
;             |dcfifo_mqi1:auto_generated|        ; 94 (6)              ; 122 (48)                  ; 12288       ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|fifo:dcfifo_10x1024|dcfifo_10x1024to10x1024:inst|dcfifo:dcfifo_component|dcfifo_mqi1:auto_generated                                                  ; dcfifo_mqi1             ; work         ;
;                |a_graycounter_07c:wrptr_g1p|    ; 24 (24)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|fifo:dcfifo_10x1024|dcfifo_10x1024to10x1024:inst|dcfifo:dcfifo_component|dcfifo_mqi1:auto_generated|a_graycounter_07c:wrptr_g1p                      ; a_graycounter_07c       ; work         ;
;                |a_graycounter_4p6:rdptr_g1p|    ; 25 (25)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|fifo:dcfifo_10x1024|dcfifo_10x1024to10x1024:inst|dcfifo:dcfifo_component|dcfifo_mqi1:auto_generated|a_graycounter_4p6:rdptr_g1p                      ; a_graycounter_4p6       ; work         ;
;                |alt_synch_pipe_qal:rs_dgwp|     ; 0 (0)               ; 22 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|fifo:dcfifo_10x1024|dcfifo_10x1024to10x1024:inst|dcfifo:dcfifo_component|dcfifo_mqi1:auto_generated|alt_synch_pipe_qal:rs_dgwp                       ; alt_synch_pipe_qal      ; work         ;
;                   |dffpipe_b09:dffpipe13|       ; 0 (0)               ; 22 (22)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|fifo:dcfifo_10x1024|dcfifo_10x1024to10x1024:inst|dcfifo:dcfifo_component|dcfifo_mqi1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe13 ; dffpipe_b09             ; work         ;
;                |alt_synch_pipe_ral:ws_dgrp|     ; 0 (0)               ; 22 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|fifo:dcfifo_10x1024|dcfifo_10x1024to10x1024:inst|dcfifo:dcfifo_component|dcfifo_mqi1:auto_generated|alt_synch_pipe_ral:ws_dgrp                       ; alt_synch_pipe_ral      ; work         ;
;                   |dffpipe_c09:dffpipe16|       ; 0 (0)               ; 22 (22)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|fifo:dcfifo_10x1024|dcfifo_10x1024to10x1024:inst|dcfifo:dcfifo_component|dcfifo_mqi1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe16 ; dffpipe_c09             ; work         ;
;                |altsyncram_ce41:fifo_ram|       ; 0 (0)               ; 0 (0)                     ; 12288       ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|fifo:dcfifo_10x1024|dcfifo_10x1024to10x1024:inst|dcfifo:dcfifo_component|dcfifo_mqi1:auto_generated|altsyncram_ce41:fifo_ram                         ; altsyncram_ce41         ; work         ;
;                |cmpr_c66:wrfull_eq_comp_lsb|    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|fifo:dcfifo_10x1024|dcfifo_10x1024to10x1024:inst|dcfifo:dcfifo_component|dcfifo_mqi1:auto_generated|cmpr_c66:wrfull_eq_comp_lsb                      ; cmpr_c66                ; work         ;
;                |cmpr_o76:wrempty_eq_comp|       ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|fifo:dcfifo_10x1024|dcfifo_10x1024to10x1024:inst|dcfifo:dcfifo_component|dcfifo_mqi1:auto_generated|cmpr_o76:wrempty_eq_comp                         ; cmpr_o76                ; work         ;
;                |mux_j28:rdemp_eq_comp_lsb_mux|  ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|fifo:dcfifo_10x1024|dcfifo_10x1024to10x1024:inst|dcfifo:dcfifo_component|dcfifo_mqi1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux                    ; mux_j28                 ; work         ;
;                |mux_j28:rdemp_eq_comp_msb_mux|  ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|fifo:dcfifo_10x1024|dcfifo_10x1024to10x1024:inst|dcfifo:dcfifo_component|dcfifo_mqi1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux                    ; mux_j28                 ; work         ;
;                |mux_j28:wrfull_eq_comp_lsb_mux| ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|fifo:dcfifo_10x1024|dcfifo_10x1024to10x1024:inst|dcfifo:dcfifo_component|dcfifo_mqi1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux                   ; mux_j28                 ; work         ;
;                |mux_j28:wrfull_eq_comp_msb_mux| ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|fifo:dcfifo_10x1024|dcfifo_10x1024to10x1024:inst|dcfifo:dcfifo_component|dcfifo_mqi1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux                   ; mux_j28                 ; work         ;
;    |save_hyper:hyper_saver|                     ; 53 (53)             ; 75 (75)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|save_hyper:hyper_saver                                                                                                                               ; save_hyper              ; work         ;
+-------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                ;
+-----------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+---------+
; Name                                                                                                                                    ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF     ;
+-----------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+---------+
; dds:dds_1|myrom:cos|altsyncram:altsyncram_component|altsyncram_o291:auto_generated|ALTSYNCRAM                                           ; AUTO ; ROM              ; 4096         ; 14           ; --           ; --           ; 57344 ; sin.mif ;
; dds:dds_1|myrom:dds_sin_out|altsyncram:altsyncram_component|altsyncram_o291:auto_generated|ALTSYNCRAM                                   ; AUTO ; ROM              ; 4096         ; 14           ; --           ; --           ; 57344 ; sin.mif ;
; dds:dds_2|myrom:cos|altsyncram:altsyncram_component|altsyncram_o291:auto_generated|ALTSYNCRAM                                           ; AUTO ; ROM              ; 4096         ; 14           ; --           ; --           ; 57344 ; sin.mif ;
; dds:dds_2|myrom:dds_sin_out|altsyncram:altsyncram_component|altsyncram_o291:auto_generated|ALTSYNCRAM                                   ; AUTO ; ROM              ; 4096         ; 14           ; --           ; --           ; 57344 ; sin.mif ;
; fifo:dcfifo_10x1024|dcfifo_10x1024to10x1024:inst|dcfifo:dcfifo_component|dcfifo_mqi1:auto_generated|altsyncram_ce41:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 1024         ; 12           ; 1024         ; 12           ; 12288 ; None    ;
+-----------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 4           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 8           ;
; Signed Embedded Multipliers           ; 2           ;
; Unsigned Embedded Multipliers         ; 2           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                             ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------+---------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                       ; IP Include File           ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------+---------------------------+
; Altera ; LPM_MULT     ; 17.1    ; N/A          ; N/A          ; |TOP|PL_top:PL1|Multiplier:Multiplier1|mult:mul       ; mult.v                    ;
; Altera ; LPM_MULT     ; 17.1    ; N/A          ; N/A          ; |TOP|PL_top:PL1|Multiplier:Multiplier2|mult:mul       ; mult.v                    ;
; Altera ; LPM_MULT     ; 17.1    ; N/A          ; N/A          ; |TOP|PL_top:PL2|Multiplier:Multiplier1|mult:mul       ; mult.v                    ;
; Altera ; LPM_MULT     ; 17.1    ; N/A          ; N/A          ; |TOP|PL_top:PL2|Multiplier:Multiplier2|mult:mul       ; mult.v                    ;
; Altera ; FIFO         ; 18.1    ; N/A          ; N/A          ; |TOP|fifo:dcfifo_10x1024|dcfifo_10x1024to10x1024:inst ; dcfifo_10x1024to10x1024.v ;
; Altera ; ROM: 1-PORT  ; 17.1    ; N/A          ; N/A          ; |TOP|dds:dds_1|myrom:cos                              ; myrom.v                   ;
; Altera ; ROM: 1-PORT  ; 17.1    ; N/A          ; N/A          ; |TOP|dds:dds_1|myrom:dds_sin_out                      ; myrom.v                   ;
; Altera ; ROM: 1-PORT  ; 17.1    ; N/A          ; N/A          ; |TOP|dds:dds_1|myrom:sin                              ; myrom.v                   ;
; Altera ; ROM: 1-PORT  ; 17.1    ; N/A          ; N/A          ; |TOP|dds:dds_2|myrom:cos                              ; myrom.v                   ;
; Altera ; ROM: 1-PORT  ; 17.1    ; N/A          ; N/A          ; |TOP|dds:dds_2|myrom:dds_sin_out                      ; myrom.v                   ;
; Altera ; ROM: 1-PORT  ; 17.1    ; N/A          ; N/A          ; |TOP|dds:dds_2|myrom:sin                              ; myrom.v                   ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                    ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; fifo:dcfifo_10x1024|dcfifo_10x1024to10x1024:inst|dcfifo:dcfifo_component|dcfifo_mqi1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                   ; yes                                                              ; yes                                        ;
; fifo:dcfifo_10x1024|dcfifo_10x1024to10x1024:inst|dcfifo:dcfifo_component|dcfifo_mqi1:auto_generated|wrfull_eq_comp_msb_mux_reg                                   ; yes                                                              ; yes                                        ;
; fifo:dcfifo_10x1024|dcfifo_10x1024to10x1024:inst|dcfifo:dcfifo_component|dcfifo_mqi1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe16|dffe18a[4]  ; yes                                                              ; yes                                        ;
; fifo:dcfifo_10x1024|dcfifo_10x1024to10x1024:inst|dcfifo:dcfifo_component|dcfifo_mqi1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe16|dffe18a[5]  ; yes                                                              ; yes                                        ;
; fifo:dcfifo_10x1024|dcfifo_10x1024to10x1024:inst|dcfifo:dcfifo_component|dcfifo_mqi1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe16|dffe18a[2]  ; yes                                                              ; yes                                        ;
; fifo:dcfifo_10x1024|dcfifo_10x1024to10x1024:inst|dcfifo:dcfifo_component|dcfifo_mqi1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe16|dffe18a[3]  ; yes                                                              ; yes                                        ;
; fifo:dcfifo_10x1024|dcfifo_10x1024to10x1024:inst|dcfifo:dcfifo_component|dcfifo_mqi1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe16|dffe18a[0]  ; yes                                                              ; yes                                        ;
; fifo:dcfifo_10x1024|dcfifo_10x1024to10x1024:inst|dcfifo:dcfifo_component|dcfifo_mqi1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe16|dffe18a[1]  ; yes                                                              ; yes                                        ;
; fifo:dcfifo_10x1024|dcfifo_10x1024to10x1024:inst|dcfifo:dcfifo_component|dcfifo_mqi1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe16|dffe18a[10] ; yes                                                              ; yes                                        ;
; fifo:dcfifo_10x1024|dcfifo_10x1024to10x1024:inst|dcfifo:dcfifo_component|dcfifo_mqi1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe16|dffe18a[8]  ; yes                                                              ; yes                                        ;
; fifo:dcfifo_10x1024|dcfifo_10x1024to10x1024:inst|dcfifo:dcfifo_component|dcfifo_mqi1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe16|dffe18a[9]  ; yes                                                              ; yes                                        ;
; fifo:dcfifo_10x1024|dcfifo_10x1024to10x1024:inst|dcfifo:dcfifo_component|dcfifo_mqi1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe16|dffe18a[6]  ; yes                                                              ; yes                                        ;
; fifo:dcfifo_10x1024|dcfifo_10x1024to10x1024:inst|dcfifo:dcfifo_component|dcfifo_mqi1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe16|dffe18a[7]  ; yes                                                              ; yes                                        ;
; fifo:dcfifo_10x1024|dcfifo_10x1024to10x1024:inst|dcfifo:dcfifo_component|dcfifo_mqi1:auto_generated|rdemp_eq_comp_lsb_aeb                                        ; yes                                                              ; yes                                        ;
; fifo:dcfifo_10x1024|dcfifo_10x1024to10x1024:inst|dcfifo:dcfifo_component|dcfifo_mqi1:auto_generated|rdemp_eq_comp_msb_aeb                                        ; yes                                                              ; yes                                        ;
; fifo:dcfifo_10x1024|dcfifo_10x1024to10x1024:inst|dcfifo:dcfifo_component|dcfifo_mqi1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe16|dffe17a[4]  ; yes                                                              ; yes                                        ;
; fifo:dcfifo_10x1024|dcfifo_10x1024to10x1024:inst|dcfifo:dcfifo_component|dcfifo_mqi1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe16|dffe17a[5]  ; yes                                                              ; yes                                        ;
; fifo:dcfifo_10x1024|dcfifo_10x1024to10x1024:inst|dcfifo:dcfifo_component|dcfifo_mqi1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe16|dffe17a[2]  ; yes                                                              ; yes                                        ;
; fifo:dcfifo_10x1024|dcfifo_10x1024to10x1024:inst|dcfifo:dcfifo_component|dcfifo_mqi1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe16|dffe17a[3]  ; yes                                                              ; yes                                        ;
; fifo:dcfifo_10x1024|dcfifo_10x1024to10x1024:inst|dcfifo:dcfifo_component|dcfifo_mqi1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe16|dffe17a[0]  ; yes                                                              ; yes                                        ;
; fifo:dcfifo_10x1024|dcfifo_10x1024to10x1024:inst|dcfifo:dcfifo_component|dcfifo_mqi1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe16|dffe17a[1]  ; yes                                                              ; yes                                        ;
; fifo:dcfifo_10x1024|dcfifo_10x1024to10x1024:inst|dcfifo:dcfifo_component|dcfifo_mqi1:auto_generated|ws_dgrp_reg[10]                                              ; yes                                                              ; yes                                        ;
; fifo:dcfifo_10x1024|dcfifo_10x1024to10x1024:inst|dcfifo:dcfifo_component|dcfifo_mqi1:auto_generated|ws_dgrp_reg[8]                                               ; yes                                                              ; yes                                        ;
; fifo:dcfifo_10x1024|dcfifo_10x1024to10x1024:inst|dcfifo:dcfifo_component|dcfifo_mqi1:auto_generated|ws_dgrp_reg[9]                                               ; yes                                                              ; yes                                        ;
; fifo:dcfifo_10x1024|dcfifo_10x1024to10x1024:inst|dcfifo:dcfifo_component|dcfifo_mqi1:auto_generated|ws_dgrp_reg[6]                                               ; yes                                                              ; yes                                        ;
; fifo:dcfifo_10x1024|dcfifo_10x1024to10x1024:inst|dcfifo:dcfifo_component|dcfifo_mqi1:auto_generated|ws_dgrp_reg[7]                                               ; yes                                                              ; yes                                        ;
; fifo:dcfifo_10x1024|dcfifo_10x1024to10x1024:inst|dcfifo:dcfifo_component|dcfifo_mqi1:auto_generated|ws_dgrp_reg[4]                                               ; yes                                                              ; yes                                        ;
; fifo:dcfifo_10x1024|dcfifo_10x1024to10x1024:inst|dcfifo:dcfifo_component|dcfifo_mqi1:auto_generated|ws_dgrp_reg[5]                                               ; yes                                                              ; yes                                        ;
; fifo:dcfifo_10x1024|dcfifo_10x1024to10x1024:inst|dcfifo:dcfifo_component|dcfifo_mqi1:auto_generated|ws_dgrp_reg[2]                                               ; yes                                                              ; yes                                        ;
; fifo:dcfifo_10x1024|dcfifo_10x1024to10x1024:inst|dcfifo:dcfifo_component|dcfifo_mqi1:auto_generated|ws_dgrp_reg[3]                                               ; yes                                                              ; yes                                        ;
; fifo:dcfifo_10x1024|dcfifo_10x1024to10x1024:inst|dcfifo:dcfifo_component|dcfifo_mqi1:auto_generated|ws_dgrp_reg[0]                                               ; yes                                                              ; yes                                        ;
; fifo:dcfifo_10x1024|dcfifo_10x1024to10x1024:inst|dcfifo:dcfifo_component|dcfifo_mqi1:auto_generated|ws_dgrp_reg[1]                                               ; yes                                                              ; yes                                        ;
; fifo:dcfifo_10x1024|dcfifo_10x1024to10x1024:inst|dcfifo:dcfifo_component|dcfifo_mqi1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe16|dffe17a[10] ; yes                                                              ; yes                                        ;
; fifo:dcfifo_10x1024|dcfifo_10x1024to10x1024:inst|dcfifo:dcfifo_component|dcfifo_mqi1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe16|dffe17a[8]  ; yes                                                              ; yes                                        ;
; fifo:dcfifo_10x1024|dcfifo_10x1024to10x1024:inst|dcfifo:dcfifo_component|dcfifo_mqi1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe16|dffe17a[9]  ; yes                                                              ; yes                                        ;
; fifo:dcfifo_10x1024|dcfifo_10x1024to10x1024:inst|dcfifo:dcfifo_component|dcfifo_mqi1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe16|dffe17a[6]  ; yes                                                              ; yes                                        ;
; fifo:dcfifo_10x1024|dcfifo_10x1024to10x1024:inst|dcfifo:dcfifo_component|dcfifo_mqi1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe16|dffe17a[7]  ; yes                                                              ; yes                                        ;
; fifo:dcfifo_10x1024|dcfifo_10x1024to10x1024:inst|dcfifo:dcfifo_component|dcfifo_mqi1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe13|dffe15a[4]  ; yes                                                              ; yes                                        ;
; fifo:dcfifo_10x1024|dcfifo_10x1024to10x1024:inst|dcfifo:dcfifo_component|dcfifo_mqi1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe13|dffe15a[5]  ; yes                                                              ; yes                                        ;
; fifo:dcfifo_10x1024|dcfifo_10x1024to10x1024:inst|dcfifo:dcfifo_component|dcfifo_mqi1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe13|dffe15a[2]  ; yes                                                              ; yes                                        ;
; fifo:dcfifo_10x1024|dcfifo_10x1024to10x1024:inst|dcfifo:dcfifo_component|dcfifo_mqi1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe13|dffe15a[3]  ; yes                                                              ; yes                                        ;
; fifo:dcfifo_10x1024|dcfifo_10x1024to10x1024:inst|dcfifo:dcfifo_component|dcfifo_mqi1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe13|dffe15a[0]  ; yes                                                              ; yes                                        ;
; fifo:dcfifo_10x1024|dcfifo_10x1024to10x1024:inst|dcfifo:dcfifo_component|dcfifo_mqi1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe13|dffe15a[1]  ; yes                                                              ; yes                                        ;
; fifo:dcfifo_10x1024|dcfifo_10x1024to10x1024:inst|dcfifo:dcfifo_component|dcfifo_mqi1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe13|dffe15a[10] ; yes                                                              ; yes                                        ;
; fifo:dcfifo_10x1024|dcfifo_10x1024to10x1024:inst|dcfifo:dcfifo_component|dcfifo_mqi1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe13|dffe15a[8]  ; yes                                                              ; yes                                        ;
; fifo:dcfifo_10x1024|dcfifo_10x1024to10x1024:inst|dcfifo:dcfifo_component|dcfifo_mqi1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe13|dffe15a[9]  ; yes                                                              ; yes                                        ;
; fifo:dcfifo_10x1024|dcfifo_10x1024to10x1024:inst|dcfifo:dcfifo_component|dcfifo_mqi1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe13|dffe15a[6]  ; yes                                                              ; yes                                        ;
; fifo:dcfifo_10x1024|dcfifo_10x1024to10x1024:inst|dcfifo:dcfifo_component|dcfifo_mqi1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe13|dffe15a[7]  ; yes                                                              ; yes                                        ;
; fifo:dcfifo_10x1024|dcfifo_10x1024to10x1024:inst|dcfifo:dcfifo_component|dcfifo_mqi1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe13|dffe14a[4]  ; yes                                                              ; yes                                        ;
; fifo:dcfifo_10x1024|dcfifo_10x1024to10x1024:inst|dcfifo:dcfifo_component|dcfifo_mqi1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe13|dffe14a[5]  ; yes                                                              ; yes                                        ;
; fifo:dcfifo_10x1024|dcfifo_10x1024to10x1024:inst|dcfifo:dcfifo_component|dcfifo_mqi1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe13|dffe14a[2]  ; yes                                                              ; yes                                        ;
; fifo:dcfifo_10x1024|dcfifo_10x1024to10x1024:inst|dcfifo:dcfifo_component|dcfifo_mqi1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe13|dffe14a[3]  ; yes                                                              ; yes                                        ;
; fifo:dcfifo_10x1024|dcfifo_10x1024to10x1024:inst|dcfifo:dcfifo_component|dcfifo_mqi1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe13|dffe14a[0]  ; yes                                                              ; yes                                        ;
; fifo:dcfifo_10x1024|dcfifo_10x1024to10x1024:inst|dcfifo:dcfifo_component|dcfifo_mqi1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe13|dffe14a[1]  ; yes                                                              ; yes                                        ;
; fifo:dcfifo_10x1024|dcfifo_10x1024to10x1024:inst|dcfifo:dcfifo_component|dcfifo_mqi1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe13|dffe14a[10] ; yes                                                              ; yes                                        ;
; fifo:dcfifo_10x1024|dcfifo_10x1024to10x1024:inst|dcfifo:dcfifo_component|dcfifo_mqi1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe13|dffe14a[8]  ; yes                                                              ; yes                                        ;
; fifo:dcfifo_10x1024|dcfifo_10x1024to10x1024:inst|dcfifo:dcfifo_component|dcfifo_mqi1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe13|dffe14a[9]  ; yes                                                              ; yes                                        ;
; fifo:dcfifo_10x1024|dcfifo_10x1024to10x1024:inst|dcfifo:dcfifo_component|dcfifo_mqi1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe13|dffe14a[6]  ; yes                                                              ; yes                                        ;
; fifo:dcfifo_10x1024|dcfifo_10x1024to10x1024:inst|dcfifo:dcfifo_component|dcfifo_mqi1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe13|dffe14a[7]  ; yes                                                              ; yes                                        ;
; Total number of protected registers is 59                                                                                                                        ;                                                                  ;                                            ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                              ;
+----------------------------------------+----------------------------------------+
; Register name                          ; Reason for Removal                     ;
+----------------------------------------+----------------------------------------+
; data_reg[12..31]                       ; Stuck at GND due to stuck port data_in ;
; PL_top:PL2|Phase_move[0..7]            ; Stuck at GND due to stuck port data_in ;
; PL_top:PL1|Phase_move[0..7]            ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 36 ;                                        ;
+----------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 937   ;
; Number of registers using Synchronous Clear  ; 85    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 815   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 453   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                          ; Fan out ;
+--------------------------------------------------------------------------------------------------------------------------------------------+---------+
; dds:dds_1|AP_dds[0]                                                                                                                        ; 1       ;
; dds:dds_1|AP_dds[1]                                                                                                                        ; 1       ;
; dds:dds_1|AP_dds[2]                                                                                                                        ; 1       ;
; dds:dds_1|AP_dds[3]                                                                                                                        ; 1       ;
; dds:dds_1|AP_dds[4]                                                                                                                        ; 1       ;
; dds:dds_1|AP_dds[5]                                                                                                                        ; 1       ;
; dds:dds_1|AP_dds[6]                                                                                                                        ; 1       ;
; dds:dds_1|AP_dds[7]                                                                                                                        ; 1       ;
; dds:dds_1|AP_dds[8]                                                                                                                        ; 1       ;
; dds:dds_1|AP_dds[9]                                                                                                                        ; 1       ;
; dds:dds_1|AP_dds[10]                                                                                                                       ; 1       ;
; dds:dds_1|AP_dds[11]                                                                                                                       ; 1       ;
; dds:dds_1|AP_dds[12]                                                                                                                       ; 1       ;
; dds:dds_1|AP_dds[13]                                                                                                                       ; 1       ;
; dds:dds_2|AP_dds[0]                                                                                                                        ; 1       ;
; dds:dds_2|AP_dds[1]                                                                                                                        ; 1       ;
; dds:dds_2|AP_dds[2]                                                                                                                        ; 1       ;
; dds:dds_2|AP_dds[3]                                                                                                                        ; 1       ;
; dds:dds_2|AP_dds[4]                                                                                                                        ; 1       ;
; dds:dds_2|AP_dds[5]                                                                                                                        ; 1       ;
; dds:dds_2|AP_dds[6]                                                                                                                        ; 1       ;
; dds:dds_2|AP_dds[7]                                                                                                                        ; 1       ;
; dds:dds_2|AP_dds[8]                                                                                                                        ; 1       ;
; dds:dds_2|AP_dds[9]                                                                                                                        ; 1       ;
; dds:dds_2|AP_dds[10]                                                                                                                       ; 1       ;
; dds:dds_2|AP_dds[11]                                                                                                                       ; 1       ;
; dds:dds_2|AP_dds[12]                                                                                                                       ; 1       ;
; dds:dds_2|AP_dds[13]                                                                                                                       ; 1       ;
; fifo:dcfifo_10x1024|wrreq                                                                                                                  ; 2       ;
; fifo:dcfifo_10x1024|dcfifo_10x1024to10x1024:inst|dcfifo:dcfifo_component|dcfifo_mqi1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a0 ; 9       ;
; SPI:spi_inst|CS_N_r1                                                                                                                       ; 8       ;
; SPI:spi_inst|CS_N_r0                                                                                                                       ; 9       ;
; fifo:dcfifo_10x1024|dcfifo_10x1024to10x1024:inst|dcfifo:dcfifo_component|dcfifo_mqi1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; 2       ;
; fifo:dcfifo_10x1024|dcfifo_10x1024to10x1024:inst|dcfifo:dcfifo_component|dcfifo_mqi1:auto_generated|rdemp_eq_comp_msb_aeb                  ; 2       ;
; fifo:dcfifo_10x1024|dcfifo_10x1024to10x1024:inst|dcfifo:dcfifo_component|dcfifo_mqi1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a0 ; 9       ;
; fifo:dcfifo_10x1024|dcfifo_10x1024to10x1024:inst|dcfifo:dcfifo_component|dcfifo_mqi1:auto_generated|a_graycounter_07c:wrptr_g1p|parity9    ; 5       ;
; fifo:dcfifo_10x1024|dcfifo_10x1024to10x1024:inst|dcfifo:dcfifo_component|dcfifo_mqi1:auto_generated|a_graycounter_4p6:rdptr_g1p|parity6    ; 5       ;
; SPI:spi_inst|MOSI_r1                                                                                                                       ; 25      ;
; SPI:spi_inst|MOSI_r0                                                                                                                       ; 1       ;
; Total number of inverted registers = 39                                                                                                    ;         ;
+--------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------+
; 3:1                ; 128 bits  ; 256 LEs       ; 128 LEs              ; 128 LEs                ; Yes        ; |TOP|Save_ram:saver|Phase1[16]       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |TOP|save_hyper:hyper_saver|f1[24]   ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |TOP|save_hyper:hyper_saver|count[5] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |TOP|save_hyper:hyper_saver|f2[10]   ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |TOP|SPI:spi_inst|po_state[2]        ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |TOP|Save_ram:saver|idx[0]           ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |TOP|SPI:spi_inst|pi_state[0]        ;
; 3:1                ; 28 bits   ; 56 LEs        ; 28 LEs               ; 28 LEs                 ; Yes        ; |TOP|Save_ram:saver|Amp2[18]         ;
; 3:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; No         ; |TOP|dds:dds_1|dds_o1[0]             ;
; 3:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; No         ; |TOP|dds:dds_2|dds_o1[0]             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Source assignments for fifo:dcfifo_10x1024|dcfifo_10x1024to10x1024:inst|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+------------------------------------------------+
; Assignment                      ; Value ; From ; To                                             ;
+---------------------------------+-------+------+------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                              ;
+---------------------------------+-------+------+------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo:dcfifo_10x1024|dcfifo_10x1024to10x1024:inst|dcfifo:dcfifo_component|dcfifo_mqi1:auto_generated ;
+---------------------------------------+------------------------+------+----------------------------------------------------+
; Assignment                            ; Value                  ; From ; To                                                 ;
+---------------------------------------+------------------------+------+----------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF                    ; -    ; -                                                  ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF                    ; -    ; -                                                  ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF                    ; -    ; -                                                  ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 3                      ; -    ; -                                                  ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rdemp_eq_comp_lsb_aeb                              ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rdemp_eq_comp_lsb_aeb                              ;
; POWER_UP_LEVEL                        ; HIGH                   ; -    ; rdemp_eq_comp_lsb_aeb                              ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rdemp_eq_comp_msb_aeb                              ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rdemp_eq_comp_msb_aeb                              ;
; POWER_UP_LEVEL                        ; HIGH                   ; -    ; rdemp_eq_comp_msb_aeb                              ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rs_dgwp_reg                                        ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rs_dgwp_reg                                        ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; wrfull_eq_comp_lsb_mux_reg                         ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; wrfull_eq_comp_lsb_mux_reg                         ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; wrfull_eq_comp_msb_mux_reg                         ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; wrfull_eq_comp_msb_mux_reg                         ;
; POWER_UP_LEVEL                        ; LOW                    ; -    ; wrptr_g                                            ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; ws_dgrp_reg                                        ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; ws_dgrp_reg                                        ;
+---------------------------------------+------------------------+------+----------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo:dcfifo_10x1024|dcfifo_10x1024to10x1024:inst|dcfifo:dcfifo_component|dcfifo_mqi1:auto_generated|a_graycounter_4p6:rdptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                     ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                             ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo:dcfifo_10x1024|dcfifo_10x1024to10x1024:inst|dcfifo:dcfifo_component|dcfifo_mqi1:auto_generated|a_graycounter_07c:wrptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                     ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                             ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo:dcfifo_10x1024|dcfifo_10x1024to10x1024:inst|dcfifo:dcfifo_component|dcfifo_mqi1:auto_generated|altsyncram_ce41:fifo_ram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo:dcfifo_10x1024|dcfifo_10x1024to10x1024:inst|dcfifo:dcfifo_component|dcfifo_mqi1:auto_generated|dffpipe_a09:rs_brp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                           ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                            ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo:dcfifo_10x1024|dcfifo_10x1024to10x1024:inst|dcfifo:dcfifo_component|dcfifo_mqi1:auto_generated|dffpipe_a09:rs_bwp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                           ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                            ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo:dcfifo_10x1024|dcfifo_10x1024to10x1024:inst|dcfifo:dcfifo_component|dcfifo_mqi1:auto_generated|alt_synch_pipe_qal:rs_dgwp ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                      ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                       ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo:dcfifo_10x1024|dcfifo_10x1024to10x1024:inst|dcfifo:dcfifo_component|dcfifo_mqi1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe13 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                         ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                          ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo:dcfifo_10x1024|dcfifo_10x1024to10x1024:inst|dcfifo:dcfifo_component|dcfifo_mqi1:auto_generated|dffpipe_a09:ws_brp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                           ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                            ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo:dcfifo_10x1024|dcfifo_10x1024to10x1024:inst|dcfifo:dcfifo_component|dcfifo_mqi1:auto_generated|dffpipe_a09:ws_bwp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                           ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                            ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo:dcfifo_10x1024|dcfifo_10x1024to10x1024:inst|dcfifo:dcfifo_component|dcfifo_mqi1:auto_generated|alt_synch_pipe_ral:ws_dgrp ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                      ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                       ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo:dcfifo_10x1024|dcfifo_10x1024to10x1024:inst|dcfifo:dcfifo_component|dcfifo_mqi1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe16 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                         ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                          ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Source assignments for dds:dds_1|myrom:sin|altsyncram:altsyncram_component|altsyncram_o291:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------+
; Assignment                      ; Value              ; From ; To                                          ;
+---------------------------------+--------------------+------+---------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                           ;
+---------------------------------+--------------------+------+---------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Source assignments for dds:dds_1|myrom:cos|altsyncram:altsyncram_component|altsyncram_o291:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------+
; Assignment                      ; Value              ; From ; To                                          ;
+---------------------------------+--------------------+------+---------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                           ;
+---------------------------------+--------------------+------+---------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for dds:dds_1|myrom:dds_sin_out|altsyncram:altsyncram_component|altsyncram_o291:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Source assignments for dds:dds_2|myrom:sin|altsyncram:altsyncram_component|altsyncram_o291:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------+
; Assignment                      ; Value              ; From ; To                                          ;
+---------------------------------+--------------------+------+---------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                           ;
+---------------------------------+--------------------+------+---------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Source assignments for dds:dds_2|myrom:cos|altsyncram:altsyncram_component|altsyncram_o291:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------+
; Assignment                      ; Value              ; From ; To                                          ;
+---------------------------------+--------------------+------+---------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                           ;
+---------------------------------+--------------------+------+---------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for dds:dds_2|myrom:dds_sin_out|altsyncram:altsyncram_component|altsyncram_o291:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo:dcfifo_10x1024|dcfifo_10x1024to10x1024:inst|dcfifo:dcfifo_component ;
+-------------------------+--------------+------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                         ;
+-------------------------+--------------+------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                      ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                   ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                 ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                 ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                               ;
; LPM_WIDTH               ; 12           ; Signed Integer                                                               ;
; LPM_NUMWORDS            ; 1024         ; Signed Integer                                                               ;
; LPM_WIDTHU              ; 10           ; Signed Integer                                                               ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                      ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                      ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                      ;
; USE_EAB                 ; ON           ; Untyped                                                                      ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                      ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                      ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                      ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                      ;
; RDSYNC_DELAYPIPE        ; 5            ; Signed Integer                                                               ;
; WRSYNC_DELAYPIPE        ; 5            ; Signed Integer                                                               ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                      ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                      ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                      ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                      ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                      ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                                      ;
; CBXI_PARAMETER          ; dcfifo_mqi1  ; Untyped                                                                      ;
+-------------------------+--------------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: SPI:spi_inst ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; WIDTH          ; 31    ; Signed Integer                   ;
; W_ADDR         ; 4     ; Signed Integer                   ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Save_ram:saver ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; WIDTH          ; 31    ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------+
; Parameter Settings for User Entity Instance: dds:dds_1 ;
+----------------+-------+-------------------------------+
; Parameter Name ; Value ; Type                          ;
+----------------+-------+-------------------------------+
; WIDTH          ; 31    ; Signed Integer                ;
+----------------+-------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dds:dds_1|myrom:sin|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------+
; Parameter Name                     ; Value                ; Type                                 ;
+------------------------------------+----------------------+--------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                              ;
; OPERATION_MODE                     ; ROM                  ; Untyped                              ;
; WIDTH_A                            ; 14                   ; Signed Integer                       ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                       ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                       ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                              ;
; WIDTH_B                            ; 1                    ; Untyped                              ;
; WIDTHAD_B                          ; 1                    ; Untyped                              ;
; NUMWORDS_B                         ; 1                    ; Untyped                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                              ;
; INIT_FILE                          ; sin.mif              ; Untyped                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                              ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                              ;
; CBXI_PARAMETER                     ; altsyncram_o291      ; Untyped                              ;
+------------------------------------+----------------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dds:dds_1|myrom:cos|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------+
; Parameter Name                     ; Value                ; Type                                 ;
+------------------------------------+----------------------+--------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                              ;
; OPERATION_MODE                     ; ROM                  ; Untyped                              ;
; WIDTH_A                            ; 14                   ; Signed Integer                       ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                       ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                       ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                              ;
; WIDTH_B                            ; 1                    ; Untyped                              ;
; WIDTHAD_B                          ; 1                    ; Untyped                              ;
; NUMWORDS_B                         ; 1                    ; Untyped                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                              ;
; INIT_FILE                          ; sin.mif              ; Untyped                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                              ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                              ;
; CBXI_PARAMETER                     ; altsyncram_o291      ; Untyped                              ;
+------------------------------------+----------------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dds:dds_1|myrom:dds_sin_out|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------+
; Parameter Name                     ; Value                ; Type                                         ;
+------------------------------------+----------------------+----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                      ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                      ;
; WIDTH_A                            ; 14                   ; Signed Integer                               ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                               ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                               ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                      ;
; WIDTH_B                            ; 1                    ; Untyped                                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                      ;
; INIT_FILE                          ; sin.mif              ; Untyped                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                      ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                      ;
; CBXI_PARAMETER                     ; altsyncram_o291      ; Untyped                                      ;
+------------------------------------+----------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------+
; Parameter Settings for User Entity Instance: dds:dds_2 ;
+----------------+-------+-------------------------------+
; Parameter Name ; Value ; Type                          ;
+----------------+-------+-------------------------------+
; WIDTH          ; 31    ; Signed Integer                ;
+----------------+-------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dds:dds_2|myrom:sin|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------+
; Parameter Name                     ; Value                ; Type                                 ;
+------------------------------------+----------------------+--------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                              ;
; OPERATION_MODE                     ; ROM                  ; Untyped                              ;
; WIDTH_A                            ; 14                   ; Signed Integer                       ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                       ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                       ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                              ;
; WIDTH_B                            ; 1                    ; Untyped                              ;
; WIDTHAD_B                          ; 1                    ; Untyped                              ;
; NUMWORDS_B                         ; 1                    ; Untyped                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                              ;
; INIT_FILE                          ; sin.mif              ; Untyped                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                              ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                              ;
; CBXI_PARAMETER                     ; altsyncram_o291      ; Untyped                              ;
+------------------------------------+----------------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dds:dds_2|myrom:cos|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------+
; Parameter Name                     ; Value                ; Type                                 ;
+------------------------------------+----------------------+--------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                              ;
; OPERATION_MODE                     ; ROM                  ; Untyped                              ;
; WIDTH_A                            ; 14                   ; Signed Integer                       ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                       ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                       ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                              ;
; WIDTH_B                            ; 1                    ; Untyped                              ;
; WIDTHAD_B                          ; 1                    ; Untyped                              ;
; NUMWORDS_B                         ; 1                    ; Untyped                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                              ;
; INIT_FILE                          ; sin.mif              ; Untyped                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                              ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                              ;
; CBXI_PARAMETER                     ; altsyncram_o291      ; Untyped                              ;
+------------------------------------+----------------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dds:dds_2|myrom:dds_sin_out|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------+
; Parameter Name                     ; Value                ; Type                                         ;
+------------------------------------+----------------------+----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                      ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                      ;
; WIDTH_A                            ; 14                   ; Signed Integer                               ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                               ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                               ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                      ;
; WIDTH_B                            ; 1                    ; Untyped                                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                      ;
; INIT_FILE                          ; sin.mif              ; Untyped                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                      ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                      ;
; CBXI_PARAMETER                     ; altsyncram_o291      ; Untyped                                      ;
+------------------------------------+----------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PL_top:PL1             ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; LOW_move       ; 00000000000000000000000100000000 ; Unsigned Binary ;
; HIGH_move      ; 00000000000000000001000000000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PL_top:PL1|Multiplier:Multiplier1 ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; Width          ; 12    ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PL_top:PL1|Multiplier:Multiplier1|mult:mul|lpm_mult:lpm_mult_component ;
+------------------------------------------------+--------------+-----------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                ;
+------------------------------------------------+--------------+-----------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                      ;
; LPM_WIDTHA                                     ; 12           ; Signed Integer                                      ;
; LPM_WIDTHB                                     ; 12           ; Signed Integer                                      ;
; LPM_WIDTHP                                     ; 24           ; Signed Integer                                      ;
; LPM_WIDTHR                                     ; 0            ; Untyped                                             ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                             ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                             ;
; LATENCY                                        ; 0            ; Untyped                                             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                             ;
; USE_EAB                                        ; OFF          ; Untyped                                             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                 ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                             ;
; CBXI_PARAMETER                                 ; mult_e8n     ; Untyped                                             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                             ;
+------------------------------------------------+--------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PL_top:PL1|Multiplier:Multiplier2 ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; Width          ; 12    ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PL_top:PL1|Multiplier:Multiplier2|mult:mul|lpm_mult:lpm_mult_component ;
+------------------------------------------------+--------------+-----------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                ;
+------------------------------------------------+--------------+-----------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                      ;
; LPM_WIDTHA                                     ; 12           ; Signed Integer                                      ;
; LPM_WIDTHB                                     ; 12           ; Signed Integer                                      ;
; LPM_WIDTHP                                     ; 24           ; Signed Integer                                      ;
; LPM_WIDTHR                                     ; 0            ; Untyped                                             ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                             ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                             ;
; LATENCY                                        ; 0            ; Untyped                                             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                             ;
; USE_EAB                                        ; OFF          ; Untyped                                             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                 ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                             ;
; CBXI_PARAMETER                                 ; mult_e8n     ; Untyped                                             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                             ;
+------------------------------------------------+--------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PL_top:PL1|Lag_filter:Lag_filter1 ;
+-------------------+-------+----------------------------------------------------+
; Parameter Name    ; Value ; Type                                               ;
+-------------------+-------+----------------------------------------------------+
; WIDTH             ; 24    ; Signed Integer                                     ;
; COEFFICIENT_WIDTH ; 24    ; Signed Integer                                     ;
; COEFFICIENT       ; 64    ; Signed Integer                                     ;
+-------------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PL_top:PL1|Lag_filter:Lag_filter2 ;
+-------------------+-------+----------------------------------------------------+
; Parameter Name    ; Value ; Type                                               ;
+-------------------+-------+----------------------------------------------------+
; WIDTH             ; 24    ; Signed Integer                                     ;
; COEFFICIENT_WIDTH ; 24    ; Signed Integer                                     ;
; COEFFICIENT       ; 64    ; Signed Integer                                     ;
+-------------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PL_top:PL2             ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; LOW_move       ; 00000000000000000000000100000000 ; Unsigned Binary ;
; HIGH_move      ; 00000000000000000001000000000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PL_top:PL2|Multiplier:Multiplier1 ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; Width          ; 12    ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PL_top:PL2|Multiplier:Multiplier1|mult:mul|lpm_mult:lpm_mult_component ;
+------------------------------------------------+--------------+-----------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                ;
+------------------------------------------------+--------------+-----------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                      ;
; LPM_WIDTHA                                     ; 12           ; Signed Integer                                      ;
; LPM_WIDTHB                                     ; 12           ; Signed Integer                                      ;
; LPM_WIDTHP                                     ; 24           ; Signed Integer                                      ;
; LPM_WIDTHR                                     ; 0            ; Untyped                                             ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                             ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                             ;
; LATENCY                                        ; 0            ; Untyped                                             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                             ;
; USE_EAB                                        ; OFF          ; Untyped                                             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                 ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                             ;
; CBXI_PARAMETER                                 ; mult_e8n     ; Untyped                                             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                             ;
+------------------------------------------------+--------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PL_top:PL2|Multiplier:Multiplier2 ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; Width          ; 12    ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PL_top:PL2|Multiplier:Multiplier2|mult:mul|lpm_mult:lpm_mult_component ;
+------------------------------------------------+--------------+-----------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                ;
+------------------------------------------------+--------------+-----------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                      ;
; LPM_WIDTHA                                     ; 12           ; Signed Integer                                      ;
; LPM_WIDTHB                                     ; 12           ; Signed Integer                                      ;
; LPM_WIDTHP                                     ; 24           ; Signed Integer                                      ;
; LPM_WIDTHR                                     ; 0            ; Untyped                                             ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                             ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                             ;
; LATENCY                                        ; 0            ; Untyped                                             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                             ;
; USE_EAB                                        ; OFF          ; Untyped                                             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                 ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                             ;
; CBXI_PARAMETER                                 ; mult_e8n     ; Untyped                                             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                             ;
+------------------------------------------------+--------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PL_top:PL2|Lag_filter:Lag_filter1 ;
+-------------------+-------+----------------------------------------------------+
; Parameter Name    ; Value ; Type                                               ;
+-------------------+-------+----------------------------------------------------+
; WIDTH             ; 24    ; Signed Integer                                     ;
; COEFFICIENT_WIDTH ; 24    ; Signed Integer                                     ;
; COEFFICIENT       ; 64    ; Signed Integer                                     ;
+-------------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PL_top:PL2|Lag_filter:Lag_filter2 ;
+-------------------+-------+----------------------------------------------------+
; Parameter Name    ; Value ; Type                                               ;
+-------------------+-------+----------------------------------------------------+
; WIDTH             ; 24    ; Signed Integer                                     ;
; COEFFICIENT_WIDTH ; 24    ; Signed Integer                                     ;
; COEFFICIENT       ; 64    ; Signed Integer                                     ;
+-------------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: dds:dds_1|lpm_mult:Mult0           ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 14           ; Untyped             ;
; LPM_WIDTHB                                     ; 14           ; Untyped             ;
; LPM_WIDTHP                                     ; 28           ; Untyped             ;
; LPM_WIDTHR                                     ; 28           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_7dt     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: dds:dds_2|lpm_mult:Mult0           ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 14           ; Untyped             ;
; LPM_WIDTHB                                     ; 14           ; Untyped             ;
; LPM_WIDTHP                                     ; 28           ; Untyped             ;
; LPM_WIDTHR                                     ; 28           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_7dt     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                                          ;
+----------------------------+--------------------------------------------------------------------------+
; Name                       ; Value                                                                    ;
+----------------------------+--------------------------------------------------------------------------+
; Number of entity instances ; 1                                                                        ;
; Entity Instance            ; fifo:dcfifo_10x1024|dcfifo_10x1024to10x1024:inst|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                               ;
;     -- LPM_WIDTH           ; 12                                                                       ;
;     -- LPM_NUMWORDS        ; 1024                                                                     ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                      ;
;     -- USE_EAB             ; ON                                                                       ;
+----------------------------+--------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                        ;
+-------------------------------------------+-------------------------------------------------------------+
; Name                                      ; Value                                                       ;
+-------------------------------------------+-------------------------------------------------------------+
; Number of entity instances                ; 6                                                           ;
; Entity Instance                           ; dds:dds_1|myrom:sin|altsyncram:altsyncram_component         ;
;     -- OPERATION_MODE                     ; ROM                                                         ;
;     -- WIDTH_A                            ; 14                                                          ;
;     -- NUMWORDS_A                         ; 4096                                                        ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                      ;
;     -- WIDTH_B                            ; 1                                                           ;
;     -- NUMWORDS_B                         ; 1                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                   ;
; Entity Instance                           ; dds:dds_1|myrom:cos|altsyncram:altsyncram_component         ;
;     -- OPERATION_MODE                     ; ROM                                                         ;
;     -- WIDTH_A                            ; 14                                                          ;
;     -- NUMWORDS_A                         ; 4096                                                        ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                      ;
;     -- WIDTH_B                            ; 1                                                           ;
;     -- NUMWORDS_B                         ; 1                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                   ;
; Entity Instance                           ; dds:dds_1|myrom:dds_sin_out|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                         ;
;     -- WIDTH_A                            ; 14                                                          ;
;     -- NUMWORDS_A                         ; 4096                                                        ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                      ;
;     -- WIDTH_B                            ; 1                                                           ;
;     -- NUMWORDS_B                         ; 1                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                   ;
; Entity Instance                           ; dds:dds_2|myrom:sin|altsyncram:altsyncram_component         ;
;     -- OPERATION_MODE                     ; ROM                                                         ;
;     -- WIDTH_A                            ; 14                                                          ;
;     -- NUMWORDS_A                         ; 4096                                                        ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                      ;
;     -- WIDTH_B                            ; 1                                                           ;
;     -- NUMWORDS_B                         ; 1                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                   ;
; Entity Instance                           ; dds:dds_2|myrom:cos|altsyncram:altsyncram_component         ;
;     -- OPERATION_MODE                     ; ROM                                                         ;
;     -- WIDTH_A                            ; 14                                                          ;
;     -- NUMWORDS_A                         ; 4096                                                        ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                      ;
;     -- WIDTH_B                            ; 1                                                           ;
;     -- NUMWORDS_B                         ; 1                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                   ;
; Entity Instance                           ; dds:dds_2|myrom:dds_sin_out|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                         ;
;     -- WIDTH_A                            ; 14                                                          ;
;     -- NUMWORDS_A                         ; 4096                                                        ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                      ;
;     -- WIDTH_B                            ; 1                                                           ;
;     -- NUMWORDS_B                         ; 1                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                   ;
+-------------------------------------------+-------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                                 ;
+---------------------------------------+------------------------------------------------------------------------+
; Name                                  ; Value                                                                  ;
+---------------------------------------+------------------------------------------------------------------------+
; Number of entity instances            ; 6                                                                      ;
; Entity Instance                       ; PL_top:PL1|Multiplier:Multiplier1|mult:mul|lpm_mult:lpm_mult_component ;
;     -- LPM_WIDTHA                     ; 12                                                                     ;
;     -- LPM_WIDTHB                     ; 12                                                                     ;
;     -- LPM_WIDTHP                     ; 24                                                                     ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                 ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                     ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                     ;
;     -- USE_EAB                        ; OFF                                                                    ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                   ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                     ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                     ;
; Entity Instance                       ; PL_top:PL1|Multiplier:Multiplier2|mult:mul|lpm_mult:lpm_mult_component ;
;     -- LPM_WIDTHA                     ; 12                                                                     ;
;     -- LPM_WIDTHB                     ; 12                                                                     ;
;     -- LPM_WIDTHP                     ; 24                                                                     ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                 ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                     ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                     ;
;     -- USE_EAB                        ; OFF                                                                    ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                   ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                     ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                     ;
; Entity Instance                       ; PL_top:PL2|Multiplier:Multiplier1|mult:mul|lpm_mult:lpm_mult_component ;
;     -- LPM_WIDTHA                     ; 12                                                                     ;
;     -- LPM_WIDTHB                     ; 12                                                                     ;
;     -- LPM_WIDTHP                     ; 24                                                                     ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                 ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                     ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                     ;
;     -- USE_EAB                        ; OFF                                                                    ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                   ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                     ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                     ;
; Entity Instance                       ; PL_top:PL2|Multiplier:Multiplier2|mult:mul|lpm_mult:lpm_mult_component ;
;     -- LPM_WIDTHA                     ; 12                                                                     ;
;     -- LPM_WIDTHB                     ; 12                                                                     ;
;     -- LPM_WIDTHP                     ; 24                                                                     ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                 ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                     ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                     ;
;     -- USE_EAB                        ; OFF                                                                    ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                   ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                     ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                     ;
; Entity Instance                       ; dds:dds_1|lpm_mult:Mult0                                               ;
;     -- LPM_WIDTHA                     ; 14                                                                     ;
;     -- LPM_WIDTHB                     ; 14                                                                     ;
;     -- LPM_WIDTHP                     ; 28                                                                     ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                               ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                     ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                     ;
;     -- USE_EAB                        ; OFF                                                                    ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                   ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                     ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                     ;
; Entity Instance                       ; dds:dds_2|lpm_mult:Mult0                                               ;
;     -- LPM_WIDTHA                     ; 14                                                                     ;
;     -- LPM_WIDTHB                     ; 14                                                                     ;
;     -- LPM_WIDTHP                     ; 28                                                                     ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                               ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                     ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                     ;
;     -- USE_EAB                        ; OFF                                                                    ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                   ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                     ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                     ;
+---------------------------------------+------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PL_top:PL2"                                                                                               ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                  ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; judge ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PL_top:PL1|Lag_filter:Lag_filter2"                                                           ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; data_o[22..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PL_top:PL1|Lag_filter:Lag_filter1"                                                    ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; data_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PL_top:PL1"                                                                          ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; judge ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Save_ram:saver"                                                                     ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; idx  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SPI:spi_inst"                                                                                                                   ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                     ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; pi_data  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                         ;
; MOSI_r   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                         ;
; pi_state ; Output ; Warning  ; Output or bidir port (5 bits) is wider than the port expression (1 bits) it drives; bit(s) "pi_state[4..1]" have no fanouts ;
; pi_state ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                         ;
; sck_p_d4 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                         ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fifo:dcfifo_10x1024|dcfifo_10x1024to10x1024:inst"                                      ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; rdempty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rdfull  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rdusedw ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fifo:dcfifo_10x1024"                                                                                        ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; wrusedw ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; wrempty ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 68                          ;
; cycloneiii_ff         ; 937                         ;
;     CLR               ; 319                         ;
;     CLR SCLR          ; 75                          ;
;     ENA               ; 32                          ;
;     ENA CLR           ; 411                         ;
;     ENA CLR SCLR      ; 10                          ;
;     plain             ; 90                          ;
; cycloneiii_lcell_comb ; 976                         ;
;     arith             ; 395                         ;
;         2 data inputs ; 47                          ;
;         3 data inputs ; 348                         ;
;     normal            ; 581                         ;
;         1 data inputs ; 39                          ;
;         2 data inputs ; 227                         ;
;         3 data inputs ; 131                         ;
;         4 data inputs ; 184                         ;
; cycloneiii_mac_mult   ; 4                           ;
; cycloneiii_mac_out    ; 4                           ;
; cycloneiii_ram_block  ; 64                          ;
;                       ;                             ;
; Max LUT depth         ; 8.30                        ;
; Average LUT depth     ; 3.69                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Processing started: Sat Aug 05 14:09:07 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off 2023H -c 2023H
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20032): Parallel compilation is enabled and will use up to 8 processors
Warning (20031): Parallel compilation is enabled for 8 processors, but there are only 6 processors in the system. Runtime may increase due to over usage of the processor space.
Info (12021): Found 1 design units, including 1 entities, in source file fifo.v
    Info (12023): Found entity 1: fifo File: C:/Users/15232/Desktop/2023.H/fifo.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file top.v
    Info (12023): Found entity 1: TOP File: C:/Users/15232/Desktop/2023.H/TOP.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file spi.v
    Info (12023): Found entity 1: SPI File: C:/Users/15232/Desktop/2023.H/SPI.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file save_ram.v
    Info (12023): Found entity 1: Save_ram File: C:/Users/15232/Desktop/2023.H/Save_ram.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pl_top.v
    Info (12023): Found entity 1: PL_top File: C:/Users/15232/Desktop/2023.H/PL_top.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file multiplier.v
    Info (12023): Found entity 1: Multiplier File: C:/Users/15232/Desktop/2023.H/Multiplier.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file lag_filter.v
    Info (12023): Found entity 1: Lag_filter File: C:/Users/15232/Desktop/2023.H/Lag_filter.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file dds.v
    Info (12023): Found entity 1: dds File: C:/Users/15232/Desktop/2023.H/dds.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file myrom.v
    Info (12023): Found entity 1: myrom File: C:/Users/15232/Desktop/2023.H/myrom.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file mult.v
    Info (12023): Found entity 1: mult File: C:/Users/15232/Desktop/2023.H/mult.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file dcfifo_10x1024to10x1024.v
    Info (12023): Found entity 1: dcfifo_10x1024to10x1024 File: C:/Users/15232/Desktop/2023.H/dcfifo_10x1024to10x1024.v Line: 39
Warning (10236): Verilog HDL Implicit Net warning at TOP.v(101): created implicit net for "MOSI_r" File: C:/Users/15232/Desktop/2023.H/TOP.v Line: 101
Warning (10236): Verilog HDL Implicit Net warning at TOP.v(102): created implicit net for "pi_state" File: C:/Users/15232/Desktop/2023.H/TOP.v Line: 102
Warning (10236): Verilog HDL Implicit Net warning at TOP.v(103): created implicit net for "sck_p_d4" File: C:/Users/15232/Desktop/2023.H/TOP.v Line: 103
Info (12127): Elaborating entity "TOP" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at TOP.v(40): object "tmp_pi_flag" assigned a value but never read File: C:/Users/15232/Desktop/2023.H/TOP.v Line: 40
Info (12128): Elaborating entity "fifo" for hierarchy "fifo:dcfifo_10x1024" File: C:/Users/15232/Desktop/2023.H/TOP.v Line: 64
Info (12128): Elaborating entity "dcfifo_10x1024to10x1024" for hierarchy "fifo:dcfifo_10x1024|dcfifo_10x1024to10x1024:inst" File: C:/Users/15232/Desktop/2023.H/fifo.v Line: 60
Info (12128): Elaborating entity "dcfifo" for hierarchy "fifo:dcfifo_10x1024|dcfifo_10x1024to10x1024:inst|dcfifo:dcfifo_component" File: C:/Users/15232/Desktop/2023.H/dcfifo_10x1024to10x1024.v Line: 95
Info (12130): Elaborated megafunction instantiation "fifo:dcfifo_10x1024|dcfifo_10x1024to10x1024:inst|dcfifo:dcfifo_component" File: C:/Users/15232/Desktop/2023.H/dcfifo_10x1024to10x1024.v Line: 95
Info (12133): Instantiated megafunction "fifo:dcfifo_10x1024|dcfifo_10x1024to10x1024:inst|dcfifo:dcfifo_component" with the following parameter: File: C:/Users/15232/Desktop/2023.H/dcfifo_10x1024to10x1024.v Line: 95
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_numwords" = "1024"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "12"
    Info (12134): Parameter "lpm_widthu" = "10"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "5"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "wrsync_delaypipe" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_mqi1.tdf
    Info (12023): Found entity 1: dcfifo_mqi1 File: C:/Users/15232/Desktop/2023.H/db/dcfifo_mqi1.tdf Line: 46
Info (12128): Elaborating entity "dcfifo_mqi1" for hierarchy "fifo:dcfifo_10x1024|dcfifo_10x1024to10x1024:inst|dcfifo:dcfifo_component|dcfifo_mqi1:auto_generated" File: e:/intelfpga/18.1/quartus/libraries/megafunctions/dcfifo.tdf Line: 190
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_7ib.tdf
    Info (12023): Found entity 1: a_gray2bin_7ib File: C:/Users/15232/Desktop/2023.H/db/a_gray2bin_7ib.tdf Line: 22
Info (12128): Elaborating entity "a_gray2bin_7ib" for hierarchy "fifo:dcfifo_10x1024|dcfifo_10x1024to10x1024:inst|dcfifo:dcfifo_component|dcfifo_mqi1:auto_generated|a_gray2bin_7ib:rdptr_g_gray2bin" File: C:/Users/15232/Desktop/2023.H/db/dcfifo_mqi1.tdf Line: 62
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_4p6.tdf
    Info (12023): Found entity 1: a_graycounter_4p6 File: C:/Users/15232/Desktop/2023.H/db/a_graycounter_4p6.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_4p6" for hierarchy "fifo:dcfifo_10x1024|dcfifo_10x1024to10x1024:inst|dcfifo:dcfifo_component|dcfifo_mqi1:auto_generated|a_graycounter_4p6:rdptr_g1p" File: C:/Users/15232/Desktop/2023.H/db/dcfifo_mqi1.tdf Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_07c.tdf
    Info (12023): Found entity 1: a_graycounter_07c File: C:/Users/15232/Desktop/2023.H/db/a_graycounter_07c.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_07c" for hierarchy "fifo:dcfifo_10x1024|dcfifo_10x1024to10x1024:inst|dcfifo:dcfifo_component|dcfifo_mqi1:auto_generated|a_graycounter_07c:wrptr_g1p" File: C:/Users/15232/Desktop/2023.H/db/dcfifo_mqi1.tdf Line: 67
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ce41.tdf
    Info (12023): Found entity 1: altsyncram_ce41 File: C:/Users/15232/Desktop/2023.H/db/altsyncram_ce41.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_ce41" for hierarchy "fifo:dcfifo_10x1024|dcfifo_10x1024to10x1024:inst|dcfifo:dcfifo_component|dcfifo_mqi1:auto_generated|altsyncram_ce41:fifo_ram" File: C:/Users/15232/Desktop/2023.H/db/dcfifo_mqi1.tdf Line: 68
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_a09.tdf
    Info (12023): Found entity 1: dffpipe_a09 File: C:/Users/15232/Desktop/2023.H/db/dffpipe_a09.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_a09" for hierarchy "fifo:dcfifo_10x1024|dcfifo_10x1024to10x1024:inst|dcfifo:dcfifo_component|dcfifo_mqi1:auto_generated|dffpipe_a09:rs_brp" File: C:/Users/15232/Desktop/2023.H/db/dcfifo_mqi1.tdf Line: 87
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_qal.tdf
    Info (12023): Found entity 1: alt_synch_pipe_qal File: C:/Users/15232/Desktop/2023.H/db/alt_synch_pipe_qal.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_qal" for hierarchy "fifo:dcfifo_10x1024|dcfifo_10x1024to10x1024:inst|dcfifo:dcfifo_component|dcfifo_mqi1:auto_generated|alt_synch_pipe_qal:rs_dgwp" File: C:/Users/15232/Desktop/2023.H/db/dcfifo_mqi1.tdf Line: 89
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_b09.tdf
    Info (12023): Found entity 1: dffpipe_b09 File: C:/Users/15232/Desktop/2023.H/db/dffpipe_b09.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_b09" for hierarchy "fifo:dcfifo_10x1024|dcfifo_10x1024to10x1024:inst|dcfifo:dcfifo_component|dcfifo_mqi1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe13" File: C:/Users/15232/Desktop/2023.H/db/alt_synch_pipe_qal.tdf Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_ral.tdf
    Info (12023): Found entity 1: alt_synch_pipe_ral File: C:/Users/15232/Desktop/2023.H/db/alt_synch_pipe_ral.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_ral" for hierarchy "fifo:dcfifo_10x1024|dcfifo_10x1024to10x1024:inst|dcfifo:dcfifo_component|dcfifo_mqi1:auto_generated|alt_synch_pipe_ral:ws_dgrp" File: C:/Users/15232/Desktop/2023.H/db/dcfifo_mqi1.tdf Line: 92
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_c09.tdf
    Info (12023): Found entity 1: dffpipe_c09 File: C:/Users/15232/Desktop/2023.H/db/dffpipe_c09.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_c09" for hierarchy "fifo:dcfifo_10x1024|dcfifo_10x1024to10x1024:inst|dcfifo:dcfifo_component|dcfifo_mqi1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe16" File: C:/Users/15232/Desktop/2023.H/db/alt_synch_pipe_ral.tdf Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_c66.tdf
    Info (12023): Found entity 1: cmpr_c66 File: C:/Users/15232/Desktop/2023.H/db/cmpr_c66.tdf Line: 22
Info (12128): Elaborating entity "cmpr_c66" for hierarchy "fifo:dcfifo_10x1024|dcfifo_10x1024to10x1024:inst|dcfifo:dcfifo_component|dcfifo_mqi1:auto_generated|cmpr_c66:rdempty_eq_comp1_lsb" File: C:/Users/15232/Desktop/2023.H/db/dcfifo_mqi1.tdf Line: 99
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_b66.tdf
    Info (12023): Found entity 1: cmpr_b66 File: C:/Users/15232/Desktop/2023.H/db/cmpr_b66.tdf Line: 22
Info (12128): Elaborating entity "cmpr_b66" for hierarchy "fifo:dcfifo_10x1024|dcfifo_10x1024to10x1024:inst|dcfifo:dcfifo_component|dcfifo_mqi1:auto_generated|cmpr_b66:rdempty_eq_comp1_msb" File: C:/Users/15232/Desktop/2023.H/db/dcfifo_mqi1.tdf Line: 100
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_o76.tdf
    Info (12023): Found entity 1: cmpr_o76 File: C:/Users/15232/Desktop/2023.H/db/cmpr_o76.tdf Line: 22
Info (12128): Elaborating entity "cmpr_o76" for hierarchy "fifo:dcfifo_10x1024|dcfifo_10x1024to10x1024:inst|dcfifo:dcfifo_component|dcfifo_mqi1:auto_generated|cmpr_o76:rdfull_eq_comp" File: C:/Users/15232/Desktop/2023.H/db/dcfifo_mqi1.tdf Line: 103
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_j28.tdf
    Info (12023): Found entity 1: mux_j28 File: C:/Users/15232/Desktop/2023.H/db/mux_j28.tdf Line: 22
Info (12128): Elaborating entity "mux_j28" for hierarchy "fifo:dcfifo_10x1024|dcfifo_10x1024to10x1024:inst|dcfifo:dcfifo_component|dcfifo_mqi1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux" File: C:/Users/15232/Desktop/2023.H/db/dcfifo_mqi1.tdf Line: 109
Info (12128): Elaborating entity "SPI" for hierarchy "SPI:spi_inst" File: C:/Users/15232/Desktop/2023.H/TOP.v Line: 107
Warning (10036): Verilog HDL or VHDL warning at SPI.v(37): object "sck_n" assigned a value but never read File: C:/Users/15232/Desktop/2023.H/SPI.v Line: 37
Warning (10036): Verilog HDL or VHDL warning at SPI.v(178): object "po_flag_r1" assigned a value but never read File: C:/Users/15232/Desktop/2023.H/SPI.v Line: 178
Warning (10230): Verilog HDL assignment warning at SPI.v(98): truncated value with size 32 to match size of target (5) File: C:/Users/15232/Desktop/2023.H/SPI.v Line: 98
Warning (10230): Verilog HDL assignment warning at SPI.v(158): truncated value with size 32 to match size of target (5) File: C:/Users/15232/Desktop/2023.H/SPI.v Line: 158
Info (12128): Elaborating entity "Save_ram" for hierarchy "Save_ram:saver" File: C:/Users/15232/Desktop/2023.H/TOP.v Line: 145
Warning (10240): Verilog HDL Always Construct warning at Save_ram.v(26): inferring latch(es) for variable "i", which holds its previous value in one or more paths through the always construct File: C:/Users/15232/Desktop/2023.H/Save_ram.v Line: 26
Warning (10230): Verilog HDL assignment warning at Save_ram.v(40): truncated value with size 32 to match size of target (3) File: C:/Users/15232/Desktop/2023.H/Save_ram.v Line: 40
Warning (12125): Using design file save_hyper.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: save_hyper File: C:/Users/15232/Desktop/2023.H/save_hyper.v Line: 1
Info (12128): Elaborating entity "save_hyper" for hierarchy "save_hyper:hyper_saver" File: C:/Users/15232/Desktop/2023.H/TOP.v Line: 161
Warning (10230): Verilog HDL assignment warning at save_hyper.v(20): truncated value with size 32 to match size of target (11) File: C:/Users/15232/Desktop/2023.H/save_hyper.v Line: 20
Info (12128): Elaborating entity "dds" for hierarchy "dds:dds_1" File: C:/Users/15232/Desktop/2023.H/TOP.v Line: 191
Info (12128): Elaborating entity "myrom" for hierarchy "dds:dds_1|myrom:sin" File: C:/Users/15232/Desktop/2023.H/dds.v Line: 60
Info (12128): Elaborating entity "altsyncram" for hierarchy "dds:dds_1|myrom:sin|altsyncram:altsyncram_component" File: C:/Users/15232/Desktop/2023.H/myrom.v Line: 81
Info (12130): Elaborated megafunction instantiation "dds:dds_1|myrom:sin|altsyncram:altsyncram_component" File: C:/Users/15232/Desktop/2023.H/myrom.v Line: 81
Info (12133): Instantiated megafunction "dds:dds_1|myrom:sin|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/15232/Desktop/2023.H/myrom.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "sin.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "14"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_o291.tdf
    Info (12023): Found entity 1: altsyncram_o291 File: C:/Users/15232/Desktop/2023.H/db/altsyncram_o291.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_o291" for hierarchy "dds:dds_1|myrom:sin|altsyncram:altsyncram_component|altsyncram_o291:auto_generated" File: e:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "PL_top" for hierarchy "PL_top:PL1" File: C:/Users/15232/Desktop/2023.H/TOP.v Line: 234
Warning (10230): Verilog HDL assignment warning at PL_top.v(38): truncated value with size 32 to match size of target (12) File: C:/Users/15232/Desktop/2023.H/PL_top.v Line: 38
Warning (10230): Verilog HDL assignment warning at PL_top.v(39): truncated value with size 32 to match size of target (12) File: C:/Users/15232/Desktop/2023.H/PL_top.v Line: 39
Info (12128): Elaborating entity "Multiplier" for hierarchy "PL_top:PL1|Multiplier:Multiplier1" File: C:/Users/15232/Desktop/2023.H/PL_top.v Line: 57
Info (12128): Elaborating entity "mult" for hierarchy "PL_top:PL1|Multiplier:Multiplier1|mult:mul" File: C:/Users/15232/Desktop/2023.H/Multiplier.v Line: 18
Info (12128): Elaborating entity "lpm_mult" for hierarchy "PL_top:PL1|Multiplier:Multiplier1|mult:mul|lpm_mult:lpm_mult_component" File: C:/Users/15232/Desktop/2023.H/mult.v Line: 59
Info (12130): Elaborated megafunction instantiation "PL_top:PL1|Multiplier:Multiplier1|mult:mul|lpm_mult:lpm_mult_component" File: C:/Users/15232/Desktop/2023.H/mult.v Line: 59
Info (12133): Instantiated megafunction "PL_top:PL1|Multiplier:Multiplier1|mult:mul|lpm_mult:lpm_mult_component" with the following parameter: File: C:/Users/15232/Desktop/2023.H/mult.v Line: 59
    Info (12134): Parameter "lpm_hint" = "MAXIMIZE_SPEED=5"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
    Info (12134): Parameter "lpm_type" = "LPM_MULT"
    Info (12134): Parameter "lpm_widtha" = "12"
    Info (12134): Parameter "lpm_widthb" = "12"
    Info (12134): Parameter "lpm_widthp" = "24"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_e8n.tdf
    Info (12023): Found entity 1: mult_e8n File: C:/Users/15232/Desktop/2023.H/db/mult_e8n.tdf Line: 28
Info (12128): Elaborating entity "mult_e8n" for hierarchy "PL_top:PL1|Multiplier:Multiplier1|mult:mul|lpm_mult:lpm_mult_component|mult_e8n:auto_generated" File: e:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 376
Info (12128): Elaborating entity "Lag_filter" for hierarchy "PL_top:PL1|Lag_filter:Lag_filter1" File: C:/Users/15232/Desktop/2023.H/PL_top.v Line: 103
Warning (10230): Verilog HDL assignment warning at Lag_filter.v(26): truncated value with size 48 to match size of target (24) File: C:/Users/15232/Desktop/2023.H/Lag_filter.v Line: 26
Warning (10240): Verilog HDL Always Construct warning at Lag_filter.v(17): inferring latch(es) for variable "cache", which holds its previous value in one or more paths through the always construct File: C:/Users/15232/Desktop/2023.H/Lag_filter.v Line: 17
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "dds:dds_2|myrom:cos|altsyncram:altsyncram_component|altsyncram_o291:auto_generated|q_a[0]" File: C:/Users/15232/Desktop/2023.H/db/altsyncram_o291.tdf Line: 34
        Warning (14320): Synthesized away node "dds:dds_2|myrom:cos|altsyncram:altsyncram_component|altsyncram_o291:auto_generated|q_a[1]" File: C:/Users/15232/Desktop/2023.H/db/altsyncram_o291.tdf Line: 56
        Warning (14320): Synthesized away node "dds:dds_2|myrom:sin|altsyncram:altsyncram_component|altsyncram_o291:auto_generated|q_a[0]" File: C:/Users/15232/Desktop/2023.H/db/altsyncram_o291.tdf Line: 34
        Warning (14320): Synthesized away node "dds:dds_2|myrom:sin|altsyncram:altsyncram_component|altsyncram_o291:auto_generated|q_a[1]" File: C:/Users/15232/Desktop/2023.H/db/altsyncram_o291.tdf Line: 56
        Warning (14320): Synthesized away node "dds:dds_2|myrom:sin|altsyncram:altsyncram_component|altsyncram_o291:auto_generated|q_a[2]" File: C:/Users/15232/Desktop/2023.H/db/altsyncram_o291.tdf Line: 78
        Warning (14320): Synthesized away node "dds:dds_2|myrom:sin|altsyncram:altsyncram_component|altsyncram_o291:auto_generated|q_a[3]" File: C:/Users/15232/Desktop/2023.H/db/altsyncram_o291.tdf Line: 100
        Warning (14320): Synthesized away node "dds:dds_2|myrom:sin|altsyncram:altsyncram_component|altsyncram_o291:auto_generated|q_a[4]" File: C:/Users/15232/Desktop/2023.H/db/altsyncram_o291.tdf Line: 122
        Warning (14320): Synthesized away node "dds:dds_2|myrom:sin|altsyncram:altsyncram_component|altsyncram_o291:auto_generated|q_a[5]" File: C:/Users/15232/Desktop/2023.H/db/altsyncram_o291.tdf Line: 144
        Warning (14320): Synthesized away node "dds:dds_2|myrom:sin|altsyncram:altsyncram_component|altsyncram_o291:auto_generated|q_a[6]" File: C:/Users/15232/Desktop/2023.H/db/altsyncram_o291.tdf Line: 166
        Warning (14320): Synthesized away node "dds:dds_2|myrom:sin|altsyncram:altsyncram_component|altsyncram_o291:auto_generated|q_a[7]" File: C:/Users/15232/Desktop/2023.H/db/altsyncram_o291.tdf Line: 188
        Warning (14320): Synthesized away node "dds:dds_2|myrom:sin|altsyncram:altsyncram_component|altsyncram_o291:auto_generated|q_a[8]" File: C:/Users/15232/Desktop/2023.H/db/altsyncram_o291.tdf Line: 210
        Warning (14320): Synthesized away node "dds:dds_2|myrom:sin|altsyncram:altsyncram_component|altsyncram_o291:auto_generated|q_a[9]" File: C:/Users/15232/Desktop/2023.H/db/altsyncram_o291.tdf Line: 232
        Warning (14320): Synthesized away node "dds:dds_2|myrom:sin|altsyncram:altsyncram_component|altsyncram_o291:auto_generated|q_a[10]" File: C:/Users/15232/Desktop/2023.H/db/altsyncram_o291.tdf Line: 254
        Warning (14320): Synthesized away node "dds:dds_2|myrom:sin|altsyncram:altsyncram_component|altsyncram_o291:auto_generated|q_a[11]" File: C:/Users/15232/Desktop/2023.H/db/altsyncram_o291.tdf Line: 276
        Warning (14320): Synthesized away node "dds:dds_2|myrom:sin|altsyncram:altsyncram_component|altsyncram_o291:auto_generated|q_a[12]" File: C:/Users/15232/Desktop/2023.H/db/altsyncram_o291.tdf Line: 298
        Warning (14320): Synthesized away node "dds:dds_2|myrom:sin|altsyncram:altsyncram_component|altsyncram_o291:auto_generated|q_a[13]" File: C:/Users/15232/Desktop/2023.H/db/altsyncram_o291.tdf Line: 320
        Warning (14320): Synthesized away node "dds:dds_1|myrom:cos|altsyncram:altsyncram_component|altsyncram_o291:auto_generated|q_a[0]" File: C:/Users/15232/Desktop/2023.H/db/altsyncram_o291.tdf Line: 34
        Warning (14320): Synthesized away node "dds:dds_1|myrom:cos|altsyncram:altsyncram_component|altsyncram_o291:auto_generated|q_a[1]" File: C:/Users/15232/Desktop/2023.H/db/altsyncram_o291.tdf Line: 56
        Warning (14320): Synthesized away node "dds:dds_1|myrom:sin|altsyncram:altsyncram_component|altsyncram_o291:auto_generated|q_a[0]" File: C:/Users/15232/Desktop/2023.H/db/altsyncram_o291.tdf Line: 34
        Warning (14320): Synthesized away node "dds:dds_1|myrom:sin|altsyncram:altsyncram_component|altsyncram_o291:auto_generated|q_a[1]" File: C:/Users/15232/Desktop/2023.H/db/altsyncram_o291.tdf Line: 56
        Warning (14320): Synthesized away node "dds:dds_1|myrom:sin|altsyncram:altsyncram_component|altsyncram_o291:auto_generated|q_a[2]" File: C:/Users/15232/Desktop/2023.H/db/altsyncram_o291.tdf Line: 78
        Warning (14320): Synthesized away node "dds:dds_1|myrom:sin|altsyncram:altsyncram_component|altsyncram_o291:auto_generated|q_a[3]" File: C:/Users/15232/Desktop/2023.H/db/altsyncram_o291.tdf Line: 100
        Warning (14320): Synthesized away node "dds:dds_1|myrom:sin|altsyncram:altsyncram_component|altsyncram_o291:auto_generated|q_a[4]" File: C:/Users/15232/Desktop/2023.H/db/altsyncram_o291.tdf Line: 122
        Warning (14320): Synthesized away node "dds:dds_1|myrom:sin|altsyncram:altsyncram_component|altsyncram_o291:auto_generated|q_a[5]" File: C:/Users/15232/Desktop/2023.H/db/altsyncram_o291.tdf Line: 144
        Warning (14320): Synthesized away node "dds:dds_1|myrom:sin|altsyncram:altsyncram_component|altsyncram_o291:auto_generated|q_a[6]" File: C:/Users/15232/Desktop/2023.H/db/altsyncram_o291.tdf Line: 166
        Warning (14320): Synthesized away node "dds:dds_1|myrom:sin|altsyncram:altsyncram_component|altsyncram_o291:auto_generated|q_a[7]" File: C:/Users/15232/Desktop/2023.H/db/altsyncram_o291.tdf Line: 188
        Warning (14320): Synthesized away node "dds:dds_1|myrom:sin|altsyncram:altsyncram_component|altsyncram_o291:auto_generated|q_a[8]" File: C:/Users/15232/Desktop/2023.H/db/altsyncram_o291.tdf Line: 210
        Warning (14320): Synthesized away node "dds:dds_1|myrom:sin|altsyncram:altsyncram_component|altsyncram_o291:auto_generated|q_a[9]" File: C:/Users/15232/Desktop/2023.H/db/altsyncram_o291.tdf Line: 232
        Warning (14320): Synthesized away node "dds:dds_1|myrom:sin|altsyncram:altsyncram_component|altsyncram_o291:auto_generated|q_a[10]" File: C:/Users/15232/Desktop/2023.H/db/altsyncram_o291.tdf Line: 254
        Warning (14320): Synthesized away node "dds:dds_1|myrom:sin|altsyncram:altsyncram_component|altsyncram_o291:auto_generated|q_a[11]" File: C:/Users/15232/Desktop/2023.H/db/altsyncram_o291.tdf Line: 276
        Warning (14320): Synthesized away node "dds:dds_1|myrom:sin|altsyncram:altsyncram_component|altsyncram_o291:auto_generated|q_a[12]" File: C:/Users/15232/Desktop/2023.H/db/altsyncram_o291.tdf Line: 298
        Warning (14320): Synthesized away node "dds:dds_1|myrom:sin|altsyncram:altsyncram_component|altsyncram_o291:auto_generated|q_a[13]" File: C:/Users/15232/Desktop/2023.H/db/altsyncram_o291.tdf Line: 320
    Warning (14285): Synthesized away the following DSP element node(s):
        Warning (14320): Synthesized away node "PL_top:PL2|Multiplier:Multiplier1|mult:mul|lpm_mult:lpm_mult_component|mult_e8n:auto_generated|mac_mult1" File: C:/Users/15232/Desktop/2023.H/db/mult_e8n.tdf Line: 35
        Warning (14320): Synthesized away node "PL_top:PL2|Multiplier:Multiplier1|mult:mul|lpm_mult:lpm_mult_component|mult_e8n:auto_generated|result[0]" File: C:/Users/15232/Desktop/2023.H/db/mult_e8n.tdf Line: 44
        Warning (14320): Synthesized away node "PL_top:PL1|Multiplier:Multiplier1|mult:mul|lpm_mult:lpm_mult_component|mult_e8n:auto_generated|mac_mult1" File: C:/Users/15232/Desktop/2023.H/db/mult_e8n.tdf Line: 35
        Warning (14320): Synthesized away node "PL_top:PL1|Multiplier:Multiplier1|mult:mul|lpm_mult:lpm_mult_component|mult_e8n:auto_generated|result[0]" File: C:/Users/15232/Desktop/2023.H/db/mult_e8n.tdf Line: 44
Info (278001): Inferred 2 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "dds:dds_1|Mult0" File: C:/Users/15232/Desktop/2023.H/dds.v Line: 53
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "dds:dds_2|Mult0" File: C:/Users/15232/Desktop/2023.H/dds.v Line: 53
Info (12130): Elaborated megafunction instantiation "dds:dds_1|lpm_mult:Mult0" File: C:/Users/15232/Desktop/2023.H/dds.v Line: 53
Info (12133): Instantiated megafunction "dds:dds_1|lpm_mult:Mult0" with the following parameter: File: C:/Users/15232/Desktop/2023.H/dds.v Line: 53
    Info (12134): Parameter "LPM_WIDTHA" = "14"
    Info (12134): Parameter "LPM_WIDTHB" = "14"
    Info (12134): Parameter "LPM_WIDTHP" = "28"
    Info (12134): Parameter "LPM_WIDTHR" = "28"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf
    Info (12023): Found entity 1: mult_7dt File: C:/Users/15232/Desktop/2023.H/db/mult_7dt.tdf Line: 28
Warning (12241): 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high File: C:/Users/15232/Desktop/2023.H/dds.v Line: 53
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1574 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 22 input pins
    Info (21059): Implemented 46 output pins
    Info (21061): Implemented 1434 logic cells
    Info (21064): Implemented 64 RAM segments
    Info (21062): Implemented 8 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 58 warnings
    Info: Peak virtual memory: 4829 megabytes
    Info: Processing ended: Sat Aug 05 14:09:26 2023
    Info: Elapsed time: 00:00:19
    Info: Total CPU time (on all processors): 00:00:28


