{
    "name": "LPC11C14_APP",
    "type": "ARM",
    "mode": "Release",
    "toolchain": "AC5",
    "dependenceList": [
        {
            "groupName": "custom",
            "depList": [
                {
                    "name": "default",
                    "incList": [
                        "e:\\完成项目\\海外蒂森\\LPC11C14_APP\\App",
                        "e:\\完成项目\\海外蒂森\\LPC11C14_APP\\Core",
                        "e:\\完成项目\\海外蒂森\\LPC11C14_APP\\Library",
                        "e:\\完成项目\\海外蒂森\\LPC11C14_APP\\Customer\\Schindler",
                        ".\\..\\dependence",
                        ".\\..\\src\\Library",
                        ".\\..\\src\\Core",
                        ".\\..\\src\\App",
                        ".\\dependence",
                        ".\\src\\Library",
                        ".\\src\\dependence",
                        ".\\src\\Core",
                        ".\\src\\App"
                    ],
                    "libList": [],
                    "sourceDirList": [],
                    "defineList": []
                }
            ]
        },
        {
            "groupName": "build-in",
            "depList": [
                {
                    "name": "toolchain",
                    "incList": [
                        "D:\\MDK5\\ARM\\ARMCC\\include\\rw",
                        "D:\\MDK5\\ARM\\ARMCC\\include",
                        ".\\dependence\\build-in\\toolchain"
                    ],
                    "sourceDirList": [
                        ".\\dependence\\build-in\\toolchain"
                    ],
                    "libList": [
                        "D:\\MDK5\\ARM\\ARMCC\\lib"
                    ],
                    "defineList": []
                }
            ]
        }
    ],
    "compileConfig": {
        "cpuType": "Cortex-M0",
        "floatingPointHardware": "default",
        "useCustomScatterFile": true,
        "scatterFilePath": "e:\\完成项目\\海外蒂森\\LPC11C14_APP\\Keil\\..\\Core\\LPC11C14.sct",
        "storageLayout": {
            "RAM": [
                {
                    "tag": "RAM",
                    "id": 1,
                    "mem": {
                        "startAddr": "0x0",
                        "size": "0x0"
                    },
                    "isChecked": false,
                    "noInit": false
                },
                {
                    "tag": "RAM",
                    "id": 2,
                    "mem": {
                        "startAddr": "0x0",
                        "size": "0x0"
                    },
                    "isChecked": false,
                    "noInit": false
                },
                {
                    "tag": "RAM",
                    "id": 3,
                    "mem": {
                        "startAddr": "0x0",
                        "size": "0x0"
                    },
                    "isChecked": false,
                    "noInit": false
                },
                {
                    "tag": "IRAM",
                    "id": 1,
                    "mem": {
                        "startAddr": "0x10000000",
                        "size": "0x2000"
                    },
                    "isChecked": true,
                    "noInit": false
                },
                {
                    "tag": "IRAM",
                    "id": 2,
                    "mem": {
                        "startAddr": "0x0",
                        "size": "0x0"
                    },
                    "isChecked": false,
                    "noInit": false
                }
            ],
            "ROM": [
                {
                    "tag": "ROM",
                    "id": 1,
                    "mem": {
                        "startAddr": "0x0",
                        "size": "0x0"
                    },
                    "isChecked": false,
                    "isStartup": false
                },
                {
                    "tag": "ROM",
                    "id": 2,
                    "mem": {
                        "startAddr": "0x0",
                        "size": "0x0"
                    },
                    "isChecked": false,
                    "isStartup": false
                },
                {
                    "tag": "ROM",
                    "id": 3,
                    "mem": {
                        "startAddr": "0x0",
                        "size": "0x0"
                    },
                    "isChecked": false,
                    "isStartup": false
                },
                {
                    "tag": "IROM",
                    "id": 1,
                    "mem": {
                        "startAddr": "0x0",
                        "size": "0x8000"
                    },
                    "isChecked": true,
                    "isStartup": true
                },
                {
                    "tag": "IROM",
                    "id": 2,
                    "mem": {
                        "startAddr": "0x0",
                        "size": "0x0"
                    },
                    "isChecked": false,
                    "isStartup": false
                }
            ]
        },
        "options": "null"
    },
    "uploader": "JLink",
    "srcDirs": [
        ".\\src",
        ".\\dependence"
    ],
    "excludeList": [],
    "outDir": ".\\out",
    "deviceName": null,
    "packDir": null,
    "uploadConfig": {
        "bin": "undefined",
        "baseAddr": "0x08000000",
        "jflashPath": "null",
        "cpuInfo": {
            "vendor": "ST",
            "cpuName": "STM32F103C8"
        },
        "endianMode": "Little",
        "useGuiDownloader": false,
        "ramInfo": [
            {
                "startAddr": "0x20000000",
                "size": "0x00005000"
            }
        ],
        "proType": 1,
        "launchAppAfterProgram": true,
        "securesChip": false,
        "speed": 5000
    }
}