<?xml version="1.0" ?>
<!-- DESCRIPTION: Verilator output: XML representation of netlist -->
<verilator_xml>
  <files>
    <file id="d" filename="/home/jasmin/0.git-repo/verilator/include/verilated_std.sv" language="1800-2023"/>
    <file id="z" filename="/mnt/d/Projects/GitHub-repo/openeye-CamSI/2.sim/../1.hw/csi_rx/csi_rx.sv" language="1800-2023"/>
    <file id="v" filename="/mnt/d/Projects/GitHub-repo/openeye-CamSI/2.sim/../1.hw/csi_rx/csi_rx_align_byte.sv" language="1800-2023"/>
    <file id="w" filename="/mnt/d/Projects/GitHub-repo/openeye-CamSI/2.sim/../1.hw/csi_rx/csi_rx_align_word.sv" language="1800-2023"/>
    <file id="u" filename="/mnt/d/Projects/GitHub-repo/openeye-CamSI/2.sim/../1.hw/csi_rx/csi_rx_clk_det.sv" language="1800-2023"/>
    <file id="y" filename="/mnt/d/Projects/GitHub-repo/openeye-CamSI/2.sim/../1.hw/csi_rx/csi_rx_hdr_ecc.sv" language="1800-2023"/>
    <file id="x" filename="/mnt/d/Projects/GitHub-repo/openeye-CamSI/2.sim/../1.hw/csi_rx/csi_rx_packer_handler.sv" language="1800-2023"/>
    <file id="s" filename="/mnt/d/Projects/GitHub-repo/openeye-CamSI/2.sim/../1.hw/csi_rx/csi_rx_phy_clk.sv" language="1800-2023"/>
    <file id="t" filename="/mnt/d/Projects/GitHub-repo/openeye-CamSI/2.sim/../1.hw/csi_rx/csi_rx_phy_dat.sv" language="1800-2023"/>
    <file id="ba" filename="/mnt/d/Projects/GitHub-repo/openeye-CamSI/2.sim/../1.hw/csi_rx/csi_rx_top.sv" language="1800-2023"/>
    <file id="bb" filename="/mnt/d/Projects/GitHub-repo/openeye-CamSI/2.sim/../1.hw/isp/raw2rgb.sv" language="1800-2023"/>
    <file id="f" filename="/mnt/d/Projects/GitHub-repo/openeye-CamSI/2.sim/../1.hw/lib/fpgatech/XILINX/fpga_olvds.sv" language="1800-2023"/>
    <file id="g" filename="/mnt/d/Projects/GitHub-repo/openeye-CamSI/2.sim/../1.hw/lib/fpgatech/XILINX/fpga_oser10.sv" language="1800-2023"/>
    <file id="h" filename="/mnt/d/Projects/GitHub-repo/openeye-CamSI/2.sim/../1.hw/lib/fpgatech/XILINX/fpga_pll_hdmi.sv" language="1800-2023"/>
    <file id="i" filename="/mnt/d/Projects/GitHub-repo/openeye-CamSI/2.sim/../1.hw/lib/fpgatech/XILINX/fpga_pll_top.sv" language="1800-2023"/>
    <file id="j" filename="/mnt/d/Projects/GitHub-repo/openeye-CamSI/2.sim/../1.hw/lib/ip/axis_data_fifo.OPENSRC/DP_BRAM.sv" language="1800-2023"/>
    <file id="k" filename="/mnt/d/Projects/GitHub-repo/openeye-CamSI/2.sim/../1.hw/lib/ip/axis_data_fifo.OPENSRC/afifo.sv" language="1800-2023"/>
    <file id="l" filename="/mnt/d/Projects/GitHub-repo/openeye-CamSI/2.sim/../1.hw/lib/ip/axis_data_fifo.OPENSRC/axis_data_fifo.sv" language="1800-2023"/>
    <file id="o" filename="/mnt/d/Projects/GitHub-repo/openeye-CamSI/2.sim/../1.hw/lib/ip/hdmi/hdmi_backend.sv" language="1800-2023"/>
    <file id="m" filename="/mnt/d/Projects/GitHub-repo/openeye-CamSI/2.sim/../1.hw/lib/ip/hdmi/hdmi_pkg.sv" language="1800-2023"/>
    <file id="n" filename="/mnt/d/Projects/GitHub-repo/openeye-CamSI/2.sim/../1.hw/lib/ip/hdmi/hdmi_tdms_enc.sv" language="1800-2023"/>
    <file id="p" filename="/mnt/d/Projects/GitHub-repo/openeye-CamSI/2.sim/../1.hw/lib/ip/hdmi/hdmi_top.sv" language="1800-2023"/>
    <file id="q" filename="/mnt/d/Projects/GitHub-repo/openeye-CamSI/2.sim/../1.hw/lib/ip/i2c_master/i2c_ctrl.sv" language="1800-2023"/>
    <file id="r" filename="/mnt/d/Projects/GitHub-repo/openeye-CamSI/2.sim/../1.hw/lib/ip/i2c_master/i2c_top.sv" language="1800-2023"/>
    <file id="bd" filename="/mnt/d/Projects/GitHub-repo/openeye-CamSI/2.sim/../1.hw/misc/clkrst_gen.sv" language="1800-2023"/>
    <file id="bc" filename="/mnt/d/Projects/GitHub-repo/openeye-CamSI/2.sim/../1.hw/misc/rgb2hdmi.sv" language="1800-2023"/>
    <file id="c" filename="/mnt/d/Projects/GitHub-repo/openeye-CamSI/2.sim/../1.hw/top.filelist" language="1800-2023"/>
    <file id="be" filename="/mnt/d/Projects/GitHub-repo/openeye-CamSI/2.sim/../1.hw/top.sv" language="1800-2023"/>
    <file id="e" filename="/mnt/d/Projects/GitHub-repo/openeye-CamSI/2.sim/../1.hw/top_pkg.sv" language="1800-2023"/>
    <file id="a" filename="&lt;built-in&gt;" language="1800-2023"/>
    <file id="b" filename="&lt;command-line&gt;" language="1800-2023"/>
    <file id="bg" filename="models/xilinx.unisim.CHILI.v" language="1800-2023"/>
    <file id="bf" filename="tb.sv" language="1800-2023"/>
  </files>
  <module_files>
    <file id="bf" filename="tb.sv" language="1800-2023"/>
    <file id="be" filename="/mnt/d/Projects/GitHub-repo/openeye-CamSI/2.sim/../1.hw/top.sv" language="1800-2023"/>
    <file id="p" filename="/mnt/d/Projects/GitHub-repo/openeye-CamSI/2.sim/../1.hw/lib/ip/hdmi/hdmi_top.sv" language="1800-2023"/>
    <file id="r" filename="/mnt/d/Projects/GitHub-repo/openeye-CamSI/2.sim/../1.hw/lib/ip/i2c_master/i2c_top.sv" language="1800-2023"/>
    <file id="ba" filename="/mnt/d/Projects/GitHub-repo/openeye-CamSI/2.sim/../1.hw/csi_rx/csi_rx_top.sv" language="1800-2023"/>
    <file id="bb" filename="/mnt/d/Projects/GitHub-repo/openeye-CamSI/2.sim/../1.hw/isp/raw2rgb.sv" language="1800-2023"/>
    <file id="bc" filename="/mnt/d/Projects/GitHub-repo/openeye-CamSI/2.sim/../1.hw/misc/rgb2hdmi.sv" language="1800-2023"/>
    <file id="bd" filename="/mnt/d/Projects/GitHub-repo/openeye-CamSI/2.sim/../1.hw/misc/clkrst_gen.sv" language="1800-2023"/>
    <file id="i" filename="/mnt/d/Projects/GitHub-repo/openeye-CamSI/2.sim/../1.hw/lib/fpgatech/XILINX/fpga_pll_top.sv" language="1800-2023"/>
    <file id="l" filename="/mnt/d/Projects/GitHub-repo/openeye-CamSI/2.sim/../1.hw/lib/ip/axis_data_fifo.OPENSRC/axis_data_fifo.sv" language="1800-2023"/>
    <file id="o" filename="/mnt/d/Projects/GitHub-repo/openeye-CamSI/2.sim/../1.hw/lib/ip/hdmi/hdmi_backend.sv" language="1800-2023"/>
    <file id="q" filename="/mnt/d/Projects/GitHub-repo/openeye-CamSI/2.sim/../1.hw/lib/ip/i2c_master/i2c_ctrl.sv" language="1800-2023"/>
    <file id="x" filename="/mnt/d/Projects/GitHub-repo/openeye-CamSI/2.sim/../1.hw/csi_rx/csi_rx_packer_handler.sv" language="1800-2023"/>
    <file id="z" filename="/mnt/d/Projects/GitHub-repo/openeye-CamSI/2.sim/../1.hw/csi_rx/csi_rx.sv" language="1800-2023"/>
    <file id="f" filename="/mnt/d/Projects/GitHub-repo/openeye-CamSI/2.sim/../1.hw/lib/fpgatech/XILINX/fpga_olvds.sv" language="1800-2023"/>
    <file id="g" filename="/mnt/d/Projects/GitHub-repo/openeye-CamSI/2.sim/../1.hw/lib/fpgatech/XILINX/fpga_oser10.sv" language="1800-2023"/>
    <file id="h" filename="/mnt/d/Projects/GitHub-repo/openeye-CamSI/2.sim/../1.hw/lib/fpgatech/XILINX/fpga_pll_hdmi.sv" language="1800-2023"/>
    <file id="n" filename="/mnt/d/Projects/GitHub-repo/openeye-CamSI/2.sim/../1.hw/lib/ip/hdmi/hdmi_tdms_enc.sv" language="1800-2023"/>
    <file id="s" filename="/mnt/d/Projects/GitHub-repo/openeye-CamSI/2.sim/../1.hw/csi_rx/csi_rx_phy_clk.sv" language="1800-2023"/>
    <file id="u" filename="/mnt/d/Projects/GitHub-repo/openeye-CamSI/2.sim/../1.hw/csi_rx/csi_rx_clk_det.sv" language="1800-2023"/>
    <file id="v" filename="/mnt/d/Projects/GitHub-repo/openeye-CamSI/2.sim/../1.hw/csi_rx/csi_rx_align_byte.sv" language="1800-2023"/>
    <file id="w" filename="/mnt/d/Projects/GitHub-repo/openeye-CamSI/2.sim/../1.hw/csi_rx/csi_rx_align_word.sv" language="1800-2023"/>
    <file id="y" filename="/mnt/d/Projects/GitHub-repo/openeye-CamSI/2.sim/../1.hw/csi_rx/csi_rx_hdr_ecc.sv" language="1800-2023"/>
    <file id="t" filename="/mnt/d/Projects/GitHub-repo/openeye-CamSI/2.sim/../1.hw/csi_rx/csi_rx_phy_dat.sv" language="1800-2023"/>
    <file id="k" filename="/mnt/d/Projects/GitHub-repo/openeye-CamSI/2.sim/../1.hw/lib/ip/axis_data_fifo.OPENSRC/afifo.sv" language="1800-2023"/>
    <file id="j" filename="/mnt/d/Projects/GitHub-repo/openeye-CamSI/2.sim/../1.hw/lib/ip/axis_data_fifo.OPENSRC/DP_BRAM.sv" language="1800-2023"/>
    <file id="bg" filename="models/xilinx.unisim.CHILI.v" language="1800-2023"/>
  </module_files>
  <cells>
    <cell loc="bf,19,8,19,10" name="tb" submodname="tb" hier="tb">
      <cell loc="bf,50,8,50,11" name="dut" submodname="top" hier="tb.dut">
        <cell loc="be,81,15,81,27" name="u_clkrst_gen" submodname="clkrst_gen" hier="tb.dut.u_clkrst_gen">
          <cell loc="bd,63,9,63,17" name="u_ibufio" submodname="BUFG" hier="tb.dut.u_clkrst_gen.u_ibufio"/>
          <cell loc="bd,65,17,65,26" name="u_pll_top" submodname="fpga_pll_top" hier="tb.dut.u_clkrst_gen.u_pll_top">
            <cell loc="i,97,4,97,16" name="uMMCME2_BASE" submodname="MMCME2_BASE__pi1" hier="tb.dut.u_clkrst_gen.u_pll_top.uMMCME2_BASE"/>
            <cell loc="i,128,9,128,24" name="u_BUFG_clk_out0" submodname="BUFG" hier="tb.dut.u_clkrst_gen.u_pll_top.u_BUFG_clk_out0"/>
            <cell loc="i,133,9,133,24" name="u_BUFG_clk_out2" submodname="BUFG" hier="tb.dut.u_clkrst_gen.u_pll_top.u_BUFG_clk_out2"/>
          </cell>
          <cell loc="bd,143,15,143,27" name="u_idelayctrl" submodname="IDELAYCTRL" hier="tb.dut.u_clkrst_gen.u_idelayctrl"/>
        </cell>
        <cell loc="be,98,12,98,17" name="u_i2c" submodname="i2c_top" hier="tb.dut.u_i2c">
          <cell loc="r,77,14,77,20" name="u_ctrl" submodname="i2c_ctrl" hier="tb.dut.u_i2c.u_ctrl"/>
          <cell loc="r,133,5,133,16" name="u_i2c_iobuf" submodname="IOBUF" hier="tb.dut.u_i2c.u_i2c_iobuf"/>
        </cell>
        <cell loc="be,119,15,119,27" name="u_csi_rx_top" submodname="csi_rx_top" hier="tb.dut.u_csi_rx_top">
          <cell loc="ba,77,11,77,19" name="u_csi_rx" submodname="csi_rx" hier="tb.dut.u_csi_rx_top.u_csi_rx">
            <cell loc="z,75,19,75,28" name="u_phy_clk" submodname="csi_rx_phy_clk" hier="tb.dut.u_csi_rx_top.u_csi_rx.u_phy_clk">
              <cell loc="s,61,4,61,15" name="u_bufds_clk" submodname="IBUFDS__D54525545_IDz6" hier="tb.dut.u_csi_rx_top.u_csi_rx.u_phy_clk.u_bufds_clk"/>
              <cell loc="s,70,10,70,17" name="u_bufmr" submodname="BUFMR" hier="tb.dut.u_csi_rx_top.u_csi_rx.u_phy_clk.u_bufmr"/>
              <cell loc="s,89,4,89,10" name="u_bufr" submodname="BUFR" hier="tb.dut.u_csi_rx_top.u_csi_rx.u_phy_clk.u_bufr"/>
              <cell loc="s,103,4,103,12" name="u_clkdiv" submodname="BUFR__B4" hier="tb.dut.u_csi_rx_top.u_csi_rx.u_phy_clk.u_clkdiv"/>
            </cell>
            <cell loc="z,83,19,83,28" name="u_clk_det" submodname="csi_rx_clk_det" hier="tb.dut.u_csi_rx_top.u_csi_rx.u_clk_det"/>
            <cell loc="z,101,7,101,16" name="u_phy_dat" submodname="csi_rx_phy_dat" hier="tb.dut.u_csi_rx_top.u_csi_rx._lane__BRA__0__KET__.u_phy_dat">
              <cell loc="t,64,4,64,10" name="u_ibuf" submodname="IBUFDS__D54525545_IDz6" hier="tb.dut.u_csi_rx_top.u_csi_rx._lane__BRA__0__KET__.u_phy_dat.u_ibuf"/>
              <cell loc="t,84,4,84,13" name="u_indelay" submodname="IDELAYE2__pi2" hier="tb.dut.u_csi_rx_top.u_csi_rx._lane__BRA__0__KET__.u_phy_dat.u_indelay"/>
              <cell loc="t,133,4,133,10" name="ideser" submodname="ISERDESE2__DB8_IEz9_IFz10_N1" hier="tb.dut.u_csi_rx_top.u_csi_rx._lane__BRA__0__KET__.u_phy_dat.ideser"/>
            </cell>
            <cell loc="z,101,7,101,16" name="u_phy_dat" submodname="csi_rx_phy_dat__Iz5" hier="tb.dut.u_csi_rx_top.u_csi_rx._lane__BRA__1__KET__.u_phy_dat">
              <cell loc="t,64,4,64,10" name="u_ibuf" submodname="IBUFDS__D54525545_IDz6" hier="tb.dut.u_csi_rx_top.u_csi_rx._lane__BRA__1__KET__.u_phy_dat.u_ibuf"/>
              <cell loc="t,84,4,84,13" name="u_indelay" submodname="IDELAYE2__pi2" hier="tb.dut.u_csi_rx_top.u_csi_rx._lane__BRA__1__KET__.u_phy_dat.u_indelay"/>
              <cell loc="t,133,4,133,10" name="ideser" submodname="ISERDESE2__DB8_IEz9_IFz10_N1" hier="tb.dut.u_csi_rx_top.u_csi_rx._lane__BRA__1__KET__.u_phy_dat.ideser"/>
            </cell>
            <cell loc="z,119,22,119,34" name="u_align_byte" submodname="csi_rx_align_byte" hier="tb.dut.u_csi_rx_top.u_csi_rx.u_align_byte"/>
            <cell loc="z,133,22,133,34" name="u_align_word" submodname="csi_rx_align_word" hier="tb.dut.u_csi_rx_top.u_csi_rx.u_align_word"/>
          </cell>
          <cell loc="ba,99,26,99,36" name="u_depacket" submodname="csi_rx_packet_handler" hier="tb.dut.u_csi_rx_top.u_depacket">
            <cell loc="x,136,19,136,24" name="u_ecc" submodname="csi_rx_hdr_ecc" hier="tb.dut.u_csi_rx_top.u_depacket.u_ecc"/>
          </cell>
        </cell>
        <cell loc="be,151,4,151,13" name="u_raw2rgb" submodname="raw2rgb" hier="tb.dut.u_raw2rgb"/>
        <cell loc="be,172,13,172,23" name="u_rgb2hdmi" submodname="rgb2hdmi" hier="tb.dut.u_rgb2hdmi">
          <cell loc="bc,105,19,105,26" name="u_afifo" submodname="axis_data_fifo" hier="tb.dut.u_rgb2hdmi.u_afifo">
            <cell loc="l,50,36,50,41" name="afifo" submodname="afifo__D18_Ad" hier="tb.dut.u_rgb2hdmi.u_afifo.afifo"/>
            <cell loc="l,72,4,72,7" name="ram" submodname="DP_BRAM__D2000_W18" hier="tb.dut.u_rgb2hdmi.u_afifo.ram"/>
          </cell>
        </cell>
        <cell loc="be,198,13,198,23" name="u_hdmi_top" submodname="hdmi_top" hier="tb.dut.u_hdmi_top">
          <cell loc="p,138,18,138,32" name="u_hdmi_backend" submodname="hdmi_backend" hier="tb.dut.u_hdmi_top.u_hdmi_backend">
            <cell loc="o,79,19,79,34" name="u_fpga_pll_hdmi" submodname="fpga_pll_hdmi" hier="tb.dut.u_hdmi_top.u_hdmi_backend.u_fpga_pll_hdmi">
              <cell loc="h,164,5,164,18" name="u_MMCME2_BASE" submodname="MMCME2_BASE__pi3" hier="tb.dut.u_hdmi_top.u_hdmi_backend.u_fpga_pll_hdmi.u_MMCME2_BASE"/>
              <cell loc="h,198,10,198,24" name="u_BUFG_clk_pix" submodname="BUFG" hier="tb.dut.u_hdmi_top.u_hdmi_backend.u_fpga_pll_hdmi.u_BUFG_clk_pix"/>
              <cell loc="h,203,10,203,25" name="u_BUFG_clk_pix5" submodname="BUFG" hier="tb.dut.u_hdmi_top.u_hdmi_backend.u_fpga_pll_hdmi.u_BUFG_clk_pix5"/>
            </cell>
            <cell loc="o,179,22,179,28" name="u_tmds" submodname="hdmi_tdms_enc" hier="tb.dut.u_hdmi_top.u_hdmi_backend._tdms_sdat__BRA__0__KET__.u_tmds"/>
            <cell loc="o,186,20,186,30" name="u_oser_dat" submodname="fpga_oser10" hier="tb.dut.u_hdmi_top.u_hdmi_backend._tdms_sdat__BRA__0__KET__.u_oser_dat">
              <cell loc="g,65,6,65,21" name="master_oserdese" submodname="OSERDESE2__DCa_Iz5_IBz5_TC1" hier="tb.dut.u_hdmi_top.u_hdmi_backend._tdms_sdat__BRA__0__KET__.u_oser_dat.master_oserdese"/>
              <cell loc="g,114,6,114,20" name="slave_oserdese" submodname="OSERDESE2__pi4" hier="tb.dut.u_hdmi_top.u_hdmi_backend._tdms_sdat__BRA__0__KET__.u_oser_dat.slave_oserdese"/>
            </cell>
            <cell loc="o,194,19,194,29" name="u_obuf_dat" submodname="fpga_olvds" hier="tb.dut.u_hdmi_top.u_hdmi_backend._tdms_sdat__BRA__0__KET__.u_obuf_dat">
              <cell loc="f,48,4,48,12" name="u_OBUFDS" submodname="OBUFDS__Iz14_S46415354" hier="tb.dut.u_hdmi_top.u_hdmi_backend._tdms_sdat__BRA__0__KET__.u_obuf_dat.u_OBUFDS"/>
            </cell>
            <cell loc="o,179,22,179,28" name="u_tmds" submodname="hdmi_tdms_enc" hier="tb.dut.u_hdmi_top.u_hdmi_backend._tdms_sdat__BRA__1__KET__.u_tmds"/>
            <cell loc="o,186,20,186,30" name="u_oser_dat" submodname="fpga_oser10" hier="tb.dut.u_hdmi_top.u_hdmi_backend._tdms_sdat__BRA__1__KET__.u_oser_dat">
              <cell loc="g,65,6,65,21" name="master_oserdese" submodname="OSERDESE2__DCa_Iz5_IBz5_TC1" hier="tb.dut.u_hdmi_top.u_hdmi_backend._tdms_sdat__BRA__1__KET__.u_oser_dat.master_oserdese"/>
              <cell loc="g,114,6,114,20" name="slave_oserdese" submodname="OSERDESE2__pi4" hier="tb.dut.u_hdmi_top.u_hdmi_backend._tdms_sdat__BRA__1__KET__.u_oser_dat.slave_oserdese"/>
            </cell>
            <cell loc="o,194,19,194,29" name="u_obuf_dat" submodname="fpga_olvds" hier="tb.dut.u_hdmi_top.u_hdmi_backend._tdms_sdat__BRA__1__KET__.u_obuf_dat">
              <cell loc="f,48,4,48,12" name="u_OBUFDS" submodname="OBUFDS__Iz14_S46415354" hier="tb.dut.u_hdmi_top.u_hdmi_backend._tdms_sdat__BRA__1__KET__.u_obuf_dat.u_OBUFDS"/>
            </cell>
            <cell loc="o,179,22,179,28" name="u_tmds" submodname="hdmi_tdms_enc" hier="tb.dut.u_hdmi_top.u_hdmi_backend._tdms_sdat__BRA__2__KET__.u_tmds"/>
            <cell loc="o,186,20,186,30" name="u_oser_dat" submodname="fpga_oser10" hier="tb.dut.u_hdmi_top.u_hdmi_backend._tdms_sdat__BRA__2__KET__.u_oser_dat">
              <cell loc="g,65,6,65,21" name="master_oserdese" submodname="OSERDESE2__DCa_Iz5_IBz5_TC1" hier="tb.dut.u_hdmi_top.u_hdmi_backend._tdms_sdat__BRA__2__KET__.u_oser_dat.master_oserdese"/>
              <cell loc="g,114,6,114,20" name="slave_oserdese" submodname="OSERDESE2__pi4" hier="tb.dut.u_hdmi_top.u_hdmi_backend._tdms_sdat__BRA__2__KET__.u_oser_dat.slave_oserdese"/>
            </cell>
            <cell loc="o,194,19,194,29" name="u_obuf_dat" submodname="fpga_olvds" hier="tb.dut.u_hdmi_top.u_hdmi_backend._tdms_sdat__BRA__2__KET__.u_obuf_dat">
              <cell loc="f,48,4,48,12" name="u_OBUFDS" submodname="OBUFDS__Iz14_S46415354" hier="tb.dut.u_hdmi_top.u_hdmi_backend._tdms_sdat__BRA__2__KET__.u_obuf_dat.u_OBUFDS"/>
            </cell>
            <cell loc="o,204,17,204,27" name="u_oser_clk" submodname="fpga_oser10" hier="tb.dut.u_hdmi_top.u_hdmi_backend.u_oser_clk">
              <cell loc="g,65,6,65,21" name="master_oserdese" submodname="OSERDESE2__DCa_Iz5_IBz5_TC1" hier="tb.dut.u_hdmi_top.u_hdmi_backend.u_oser_clk.master_oserdese"/>
              <cell loc="g,114,6,114,20" name="slave_oserdese" submodname="OSERDESE2__pi4" hier="tb.dut.u_hdmi_top.u_hdmi_backend.u_oser_clk.slave_oserdese"/>
            </cell>
            <cell loc="o,212,16,212,26" name="u_obuf_clk" submodname="fpga_olvds" hier="tb.dut.u_hdmi_top.u_hdmi_backend.u_obuf_clk">
              <cell loc="f,48,4,48,12" name="u_OBUFDS" submodname="OBUFDS__Iz14_S46415354" hier="tb.dut.u_hdmi_top.u_hdmi_backend.u_obuf_clk.u_OBUFDS"/>
            </cell>
          </cell>
        </cell>
      </cell>
    </cell>
  </cells>
  <netlist>
    <module loc="bf,19,8,19,10" name="tb" origName="tb" topModule="1">
      <var loc="bf,20,18,20,28" name="RUN_SIM_US" dtype_id="1" vartype="int" origName="RUN_SIM_US" param="true">
        <const loc="bf,20,31,20,37" name="32&apos;sh3a98" dtype_id="2"/>
      </var>
      <var loc="bf,27,16,27,30" name="HALF_PERIOD_PS" dtype_id="2" vartype="logic" origName="HALF_PERIOD_PS" localparam="true">
        <const loc="bf,27,33,27,38" name="32&apos;sh1388" dtype_id="2"/>
      </var>
      <var loc="bf,28,16,28,23" name="clk_100" dtype_id="3" vartype="logic" origName="clk_100"/>
      <var loc="bf,29,16,29,21" name="reset" dtype_id="3" vartype="logic" origName="reset"/>
      <initial loc="bf,31,4,31,11">
        <begin loc="bf,31,12,31,17">
          <assign loc="bf,32,16,32,17" dtype_id="3">
            <const loc="bf,32,18,32,22" name="1&apos;h1" dtype_id="3"/>
            <varref loc="bf,32,7,32,12" name="reset" dtype_id="3"/>
          </assign>
          <assign loc="bf,33,16,33,17" dtype_id="3">
            <const loc="bf,33,18,33,22" name="1&apos;h0" dtype_id="3"/>
            <varref loc="bf,33,7,33,14" name="clk_100" dtype_id="3"/>
          </assign>
          <fork loc="bf,35,7,35,11">
            <while loc="bf,36,10,36,17">
              <begin>
              </begin>
              <begin>
                <const loc="bf,36,10,36,17" name="1&apos;h1" dtype_id="3"/>
              </begin>
              <begin>
                <begin loc="bf,36,25,36,34" name="clock_gen">
                  <delay loc="bf,37,13,37,14">
                    <const loc="bf,37,30,37,31" name="5000.0" dtype_id="4"/>
                    <assign loc="bf,37,45,37,46" dtype_id="3">
                      <not loc="bf,37,47,37,48" dtype_id="3">
                        <varref loc="bf,37,48,37,55" name="clk_100" dtype_id="3"/>
                      </not>
                      <varref loc="bf,37,37,37,44" name="clk_100" dtype_id="3"/>
                    </assign>
                  </delay>
                </begin>
              </begin>
            </while>
            <begin loc="bf,40,17,40,24" name="run_sim">
              <delay loc="bf,41,13,41,14">
                <const loc="bf,41,26,41,27" name="15000000000.0" dtype_id="4"/>
              </delay>
              <finish loc="bf,42,13,42,20"/>
            </begin>
          </fork>
        </begin>
      </initial>
      <var loc="bf,48,16,48,28" name="cam_dphy_dat" dtype_id="5" vartype="lane_diff_t" origName="cam_dphy_dat"/>
      <instance loc="bf,50,8,50,11" name="dut" defName="top" origName="dut">
        <port loc="bf,51,8,51,14" name="areset" direction="in" portIndex="1">
          <varref loc="bf,51,23,51,28" name="reset" dtype_id="3"/>
        </port>
        <port loc="bf,52,8,52,15" name="clk_ext" direction="in" portIndex="2">
          <varref loc="bf,52,23,52,30" name="clk_100" dtype_id="3"/>
        </port>
        <port loc="bf,55,8,55,15" name="i2c_sda" direction="inout" portIndex="3"/>
        <port loc="bf,56,8,56,15" name="i2c_scl" direction="inout" portIndex="4"/>
        <port loc="bf,59,8,59,20" name="cam_dphy_clk" direction="in" portIndex="5"/>
        <port loc="bf,60,8,60,20" name="cam_dphy_dat" direction="in" portIndex="6">
          <varref loc="bf,60,23,60,35" name="cam_dphy_dat" dtype_id="5"/>
        </port>
        <port loc="bf,62,8,62,14" name="cam_en" direction="out" portIndex="7"/>
        <port loc="bf,65,8,65,18" name="hdmi_clk_p" direction="out" portIndex="8"/>
        <port loc="bf,66,8,66,18" name="hdmi_clk_n" direction="out" portIndex="9"/>
        <port loc="bf,67,8,67,18" name="hdmi_dat_p" direction="out" portIndex="10"/>
        <port loc="bf,68,8,68,18" name="hdmi_dat_n" direction="out" portIndex="11"/>
        <port loc="bf,71,8,71,11" name="led" direction="out" portIndex="12"/>
        <port loc="bf,72,8,72,18" name="debug_pins" direction="out" portIndex="13"/>
      </instance>
    </module>
    <module loc="be,47,8,47,11" name="top" origName="top">
      <var loc="be,51,18,51,24" name="areset" dtype_id="3" dir="input" pinIndex="1" vartype="logic" origName="areset"/>
      <var loc="be,52,18,52,25" name="clk_ext" dtype_id="3" dir="input" pinIndex="2" vartype="logic" origName="clk_ext"/>
      <var loc="be,55,18,55,25" name="i2c_sda" dtype_id="3" dir="inout" pinIndex="3" vartype="logic" origName="i2c_sda"/>
      <var loc="be,56,18,56,25" name="i2c_scl" dtype_id="3" dir="inout" pinIndex="4" vartype="logic" origName="i2c_scl"/>
      <var loc="be,59,23,59,35" name="cam_dphy_clk" dtype_id="6" dir="input" pinIndex="5" vartype="diff_t" origName="cam_dphy_clk"/>
      <var loc="be,60,23,60,35" name="cam_dphy_dat" dtype_id="5" dir="input" pinIndex="6" vartype="lane_diff_t" origName="cam_dphy_dat"/>
      <var loc="be,62,23,62,29" name="cam_en" dtype_id="3" dir="output" pinIndex="7" vartype="logic" origName="cam_en"/>
      <var loc="be,65,18,65,28" name="hdmi_clk_p" dtype_id="3" dir="output" pinIndex="8" vartype="logic" origName="hdmi_clk_p"/>
      <var loc="be,66,18,66,28" name="hdmi_clk_n" dtype_id="3" dir="output" pinIndex="9" vartype="logic" origName="hdmi_clk_n"/>
      <var loc="be,67,18,67,28" name="hdmi_dat_p" dtype_id="7" dir="output" pinIndex="10" vartype="bus3_t" origName="hdmi_dat_p"/>
      <var loc="be,68,18,68,28" name="hdmi_dat_n" dtype_id="7" dir="output" pinIndex="11" vartype="bus3_t" origName="hdmi_dat_n"/>
      <var loc="be,71,18,71,21" name="led" dtype_id="7" dir="output" pinIndex="12" vartype="bus3_t" origName="led"/>
      <var loc="be,72,18,72,28" name="debug_pins" dtype_id="8" dir="output" pinIndex="13" vartype="bus8_t" origName="debug_pins"/>
      <var loc="be,78,10,78,15" name="reset" dtype_id="3" vartype="logic" origName="reset"/>
      <var loc="be,78,17,78,26" name="i2c_reset" dtype_id="3" vartype="logic" origName="i2c_reset"/>
      <var loc="be,79,10,79,17" name="clk_100" dtype_id="3" vartype="logic" origName="clk_100"/>
      <var loc="be,79,19,79,26" name="clk_200" dtype_id="3" vartype="logic" origName="clk_200"/>
      <var loc="be,79,28,79,35" name="clk_1hz" dtype_id="3" vartype="logic" origName="clk_1hz"/>
      <var loc="be,79,37,79,50" name="strobe_400kHz" dtype_id="3" vartype="logic" origName="strobe_400kHz"/>
      <instance loc="be,81,15,81,27" name="u_clkrst_gen" defName="clkrst_gen" origName="u_clkrst_gen">
        <port loc="be,82,8,82,17" name="reset_ext" direction="in" portIndex="1">
          <varref loc="be,82,23,82,29" name="areset" dtype_id="3"/>
        </port>
        <port loc="be,83,8,83,15" name="clk_ext" direction="in" portIndex="2">
          <varref loc="be,83,23,83,30" name="clk_ext" dtype_id="3"/>
        </port>
        <port loc="be,85,8,85,15" name="clk_100" direction="out" portIndex="3">
          <varref loc="be,85,23,85,30" name="clk_100" dtype_id="3"/>
        </port>
        <port loc="be,86,8,86,15" name="clk_200" direction="out" portIndex="4">
          <varref loc="be,86,23,86,30" name="clk_200" dtype_id="3"/>
        </port>
        <port loc="be,87,8,87,15" name="clk_1hz" direction="out" portIndex="5">
          <varref loc="be,87,23,87,30" name="clk_1hz" dtype_id="3"/>
        </port>
        <port loc="be,88,8,88,21" name="strobe_400kHz" direction="out" portIndex="6">
          <varref loc="be,88,23,88,36" name="strobe_400kHz" dtype_id="3"/>
        </port>
        <port loc="be,90,8,90,13" name="reset" direction="out" portIndex="7">
          <varref loc="be,90,23,90,28" name="reset" dtype_id="3"/>
        </port>
        <port loc="be,91,8,91,14" name="cam_en" direction="out" portIndex="8">
          <varref loc="be,91,23,91,29" name="cam_en" dtype_id="3"/>
        </port>
        <port loc="be,92,8,92,17" name="i2c_reset" direction="out" portIndex="9">
          <varref loc="be,92,23,92,32" name="i2c_reset" dtype_id="3"/>
        </port>
      </instance>
      <instance loc="be,98,12,98,17" name="u_i2c" defName="i2c_top" origName="u_i2c">
        <port loc="be,100,8,100,11" name="clk" direction="in" portIndex="1">
          <varref loc="be,100,23,100,30" name="clk_100" dtype_id="3"/>
        </port>
        <port loc="be,101,8,101,21" name="strobe_400kHz" direction="in" portIndex="2">
          <varref loc="be,101,23,101,36" name="strobe_400kHz" dtype_id="3"/>
        </port>
        <port loc="be,102,8,102,13" name="reset" direction="in" portIndex="3">
          <varref loc="be,102,23,102,32" name="i2c_reset" dtype_id="3"/>
        </port>
        <port loc="be,105,8,105,15" name="i2c_scl" direction="inout" portIndex="4">
          <varref loc="be,105,23,105,30" name="i2c_scl" dtype_id="3"/>
        </port>
        <port loc="be,106,8,106,15" name="i2c_sda" direction="inout" portIndex="5">
          <varref loc="be,106,23,106,30" name="i2c_sda" dtype_id="3"/>
        </port>
      </instance>
      <var loc="be,112,16,112,28" name="csi_byte_clk" dtype_id="3" vartype="logic" origName="csi_byte_clk"/>
      <var loc="be,113,16,113,29" name="csi_word_data" dtype_id="9" vartype="lane_data_t" origName="csi_word_data"/>
      <var loc="be,114,16,114,30" name="csi_word_valid" dtype_id="3" vartype="logic" origName="csi_word_valid"/>
      <var loc="be,115,16,115,27" name="csi_in_line" dtype_id="3" vartype="logic" origName="csi_in_line"/>
      <var loc="be,115,29,115,41" name="csi_in_frame" dtype_id="3" vartype="logic" origName="csi_in_frame"/>
      <var loc="be,117,16,117,25" name="debug_csi" dtype_id="8" vartype="bus8_t" origName="debug_csi"/>
      <instance loc="be,119,15,119,27" name="u_csi_rx_top" defName="csi_rx_top" origName="u_csi_rx_top">
        <port loc="be,120,8,120,17" name="ref_clock" direction="in" portIndex="1">
          <varref loc="be,120,28,120,35" name="clk_200" dtype_id="3"/>
        </port>
        <port loc="be,121,8,121,13" name="reset" direction="in" portIndex="2">
          <varref loc="be,121,28,121,33" name="reset" dtype_id="3"/>
        </port>
        <port loc="be,124,8,124,20" name="cam_dphy_clk" direction="in" portIndex="3">
          <varref loc="be,124,28,124,40" name="cam_dphy_clk" dtype_id="6"/>
        </port>
        <port loc="be,125,8,125,20" name="cam_dphy_dat" direction="in" portIndex="4">
          <varref loc="be,125,28,125,40" name="cam_dphy_dat" dtype_id="5"/>
        </port>
        <port loc="be,126,8,126,14" name="cam_en" direction="out" portIndex="5">
          <varref loc="be,126,28,126,34" name="cam_en" dtype_id="3"/>
        </port>
        <port loc="be,129,8,129,20" name="csi_byte_clk" direction="out" portIndex="6">
          <varref loc="be,129,28,129,40" name="csi_byte_clk" dtype_id="3"/>
        </port>
        <port loc="be,130,8,130,22" name="csi_unpack_dat" direction="out" portIndex="7">
          <varref loc="be,130,28,130,41" name="csi_word_data" dtype_id="9"/>
        </port>
        <port loc="be,131,8,131,26" name="csi_unpack_dat_vld" direction="out" portIndex="8">
          <varref loc="be,131,28,131,42" name="csi_word_valid" dtype_id="3"/>
        </port>
        <port loc="be,133,8,133,19" name="csi_in_line" direction="out" portIndex="9">
          <varref loc="be,133,28,133,39" name="csi_in_line" dtype_id="3"/>
        </port>
        <port loc="be,134,8,134,20" name="csi_in_frame" direction="out" portIndex="10">
          <varref loc="be,134,28,134,40" name="csi_in_frame" dtype_id="3"/>
        </port>
        <port loc="be,137,8,137,18" name="debug_pins" direction="out" portIndex="11">
          <varref loc="be,137,28,137,37" name="debug_csi" dtype_id="8"/>
        </port>
      </instance>
      <var loc="be,143,11,143,20" name="rgb_valid" dtype_id="3" vartype="logic" origName="rgb_valid"/>
      <var loc="be,144,11,144,18" name="rgb_pix" dtype_id="10" vartype="pix_t" origName="rgb_pix"/>
      <var loc="be,145,11,145,22" name="rgb_reading" dtype_id="3" vartype="logic" origName="rgb_reading"/>
      <instance loc="be,151,4,151,13" name="u_raw2rgb" defName="raw2rgb" origName="u_raw2rgb">
        <port loc="be,152,8,152,11" name="clk" direction="in" portIndex="1">
          <varref loc="be,152,20,152,32" name="csi_byte_clk" dtype_id="3"/>
        </port>
        <port loc="be,153,8,153,11" name="rst" direction="in" portIndex="2">
          <varref loc="be,153,20,153,25" name="reset" dtype_id="3"/>
        </port>
        <port loc="be,155,8,155,15" name="data_in" direction="in" portIndex="3">
          <varref loc="be,155,20,155,33" name="csi_word_data" dtype_id="9"/>
        </port>
        <port loc="be,156,8,156,18" name="data_valid" direction="in" portIndex="4">
          <varref loc="be,156,20,156,31" name="csi_in_line" dtype_id="3"/>
        </port>
        <port loc="be,157,8,157,17" name="rgb_valid" direction="in" portIndex="5">
          <varref loc="be,157,20,157,29" name="rgb_valid" dtype_id="3"/>
        </port>
        <port loc="be,159,8,159,15" name="reading" direction="out" portIndex="6">
          <varref loc="be,159,20,159,31" name="rgb_reading" dtype_id="3"/>
        </port>
        <port loc="be,160,8,160,15" name="rgb_out" direction="out" portIndex="7">
          <varref loc="be,160,20,160,27" name="rgb_pix" dtype_id="10"/>
        </port>
      </instance>
      <var loc="be,166,10,166,17" name="clk_pix" dtype_id="3" vartype="logic" origName="clk_pix"/>
      <var loc="be,167,10,167,20" name="hdmi_frame" dtype_id="3" vartype="logic" origName="hdmi_frame"/>
      <var loc="be,168,10,168,20" name="hdmi_blank" dtype_id="3" vartype="logic" origName="hdmi_blank"/>
      <var loc="be,169,10,169,22" name="hdmi_reset_n" dtype_id="3" vartype="logic" origName="hdmi_reset_n"/>
      <var loc="be,170,10,170,18" name="hdmi_pix" dtype_id="10" vartype="pix_t" origName="hdmi_pix"/>
      <instance loc="be,172,13,172,23" name="u_rgb2hdmi" defName="rgb2hdmi" origName="u_rgb2hdmi">
        <port loc="be,174,8,174,11" name="clk" direction="in" portIndex="1">
          <varref loc="be,174,22,174,34" name="csi_byte_clk" dtype_id="3"/>
        </port>
        <port loc="be,175,8,175,13" name="reset" direction="in" portIndex="2">
          <varref loc="be,175,22,175,27" name="reset" dtype_id="3"/>
        </port>
        <port loc="be,177,8,177,19" name="csi_in_line" direction="in" portIndex="3">
          <varref loc="be,177,22,177,33" name="csi_in_line" dtype_id="3"/>
        </port>
        <port loc="be,178,8,178,20" name="csi_in_frame" direction="in" portIndex="4">
          <varref loc="be,178,22,178,34" name="csi_in_frame" dtype_id="3"/>
        </port>
        <port loc="be,180,8,180,15" name="rgb_pix" direction="in" portIndex="5">
          <varref loc="be,180,22,180,29" name="rgb_pix" dtype_id="10"/>
        </port>
        <port loc="be,181,8,181,19" name="rgb_reading" direction="in" portIndex="6">
          <varref loc="be,181,22,181,33" name="rgb_reading" dtype_id="3"/>
        </port>
        <port loc="be,182,8,182,17" name="rgb_valid" direction="out" portIndex="7">
          <varref loc="be,182,22,182,31" name="rgb_valid" dtype_id="3"/>
        </port>
        <port loc="be,185,8,185,15" name="clk_pix" direction="in" portIndex="8">
          <varref loc="be,185,22,185,29" name="clk_pix" dtype_id="3"/>
        </port>
        <port loc="be,187,8,187,18" name="hdmi_frame" direction="in" portIndex="9">
          <varref loc="be,187,22,187,32" name="hdmi_frame" dtype_id="3"/>
        </port>
        <port loc="be,188,8,188,18" name="hdmi_blank" direction="in" portIndex="10">
          <varref loc="be,188,22,188,32" name="hdmi_blank" dtype_id="3"/>
        </port>
        <port loc="be,189,8,189,20" name="hdmi_reset_n" direction="out" portIndex="11">
          <varref loc="be,189,22,189,34" name="hdmi_reset_n" dtype_id="3"/>
        </port>
        <port loc="be,190,8,190,16" name="hdmi_pix" direction="out" portIndex="12">
          <varref loc="be,190,22,190,30" name="hdmi_pix" dtype_id="10"/>
        </port>
      </instance>
      <var loc="be,196,10,196,20" name="hdmi_hsync" dtype_id="3" vartype="logic" origName="hdmi_hsync"/>
      <var loc="be,196,22,196,32" name="hdmi_vsync" dtype_id="3" vartype="logic" origName="hdmi_vsync"/>
      <instance loc="be,198,13,198,23" name="u_hdmi_top" defName="hdmi_top" origName="u_hdmi_top">
        <port loc="be,199,8,199,15" name="clk_ext" direction="in" portIndex="1">
          <varref loc="be,199,22,199,29" name="clk_100" dtype_id="3"/>
        </port>
        <port loc="be,200,8,200,15" name="clk_pix" direction="out" portIndex="2">
          <varref loc="be,200,22,200,29" name="clk_pix" dtype_id="3"/>
        </port>
        <port loc="be,202,8,202,11" name="pix" direction="in" portIndex="3">
          <varref loc="be,202,22,202,30" name="hdmi_pix" dtype_id="10"/>
        </port>
        <port loc="be,205,8,205,20" name="hdmi_reset_n" direction="in" portIndex="4">
          <varref loc="be,205,22,205,34" name="hdmi_reset_n" dtype_id="3"/>
        </port>
        <port loc="be,207,8,207,18" name="hdmi_frame" direction="out" portIndex="5">
          <varref loc="be,207,22,207,32" name="hdmi_frame" dtype_id="3"/>
        </port>
        <port loc="be,209,8,209,13" name="blank" direction="out" portIndex="6">
          <varref loc="be,209,22,209,32" name="hdmi_blank" dtype_id="3"/>
        </port>
        <port loc="be,210,8,210,13" name="vsync" direction="out" portIndex="7">
          <varref loc="be,210,22,210,32" name="hdmi_vsync" dtype_id="3"/>
        </port>
        <port loc="be,211,8,211,13" name="hsync" direction="out" portIndex="8">
          <varref loc="be,211,22,211,32" name="hdmi_hsync" dtype_id="3"/>
        </port>
        <port loc="be,214,8,214,18" name="hdmi_clk_p" direction="out" portIndex="9">
          <varref loc="be,214,22,214,32" name="hdmi_clk_p" dtype_id="3"/>
        </port>
        <port loc="be,215,8,215,18" name="hdmi_clk_n" direction="out" portIndex="10">
          <varref loc="be,215,22,215,32" name="hdmi_clk_n" dtype_id="3"/>
        </port>
        <port loc="be,216,8,216,18" name="hdmi_dat_p" direction="out" portIndex="11">
          <varref loc="be,216,22,216,32" name="hdmi_dat_p" dtype_id="7"/>
        </port>
        <port loc="be,217,8,217,18" name="hdmi_dat_n" direction="out" portIndex="12">
          <varref loc="be,217,22,217,32" name="hdmi_dat_n" dtype_id="7"/>
        </port>
      </instance>
      <contassign loc="be,62,23,62,29" dtype_id="7">
        <concat loc="be,62,23,62,29" dtype_id="7">
          <varref loc="be,79,28,79,35" name="clk_1hz" dtype_id="3"/>
          <extend loc="be,62,23,62,29" dtype_id="6" width="2" widthminv="1">
            <varref loc="be,62,23,62,29" name="cam_en" dtype_id="3"/>
          </extend>
        </concat>
        <varref loc="be,62,23,62,29" name="led" dtype_id="7"/>
      </contassign>
      <contassign loc="be,234,17,234,18" dtype_id="8">
        <concat loc="be,234,17,234,18" dtype_id="8">
          <not loc="be,229,7,229,8" dtype_id="3">
            <varref loc="be,196,10,196,20" name="hdmi_hsync" dtype_id="3"/>
          </not>
          <concat loc="be,234,17,234,18" dtype_id="11">
            <not loc="be,230,7,230,8" dtype_id="3">
              <varref loc="be,196,22,196,32" name="hdmi_vsync" dtype_id="3"/>
            </not>
            <concat loc="be,234,17,234,18" dtype_id="12">
              <varref loc="be,168,10,168,20" name="hdmi_blank" dtype_id="3"/>
              <concat loc="be,234,17,234,18" dtype_id="13">
                <varref loc="be,145,11,145,22" name="rgb_reading" dtype_id="3"/>
                <concat loc="be,234,17,234,18" dtype_id="14">
                  <varref loc="be,169,10,169,22" name="hdmi_reset_n" dtype_id="3"/>
                  <sel loc="be,234,17,234,18" dtype_id="7">
                    <varref loc="be,117,16,117,25" name="debug_csi" dtype_id="8"/>
                    <const loc="be,234,17,234,18" name="32&apos;h0" dtype_id="15"/>
                    <const loc="be,234,17,234,18" name="32&apos;h3" dtype_id="15"/>
                  </sel>
                </concat>
              </concat>
            </concat>
          </concat>
        </concat>
        <varref loc="be,234,17,234,18" name="debug_pins" dtype_id="8"/>
      </contassign>
    </module>
    <module loc="p,52,8,52,16" name="hdmi_top" origName="hdmi_top">
      <var loc="p,56,18,56,25" name="clk_ext" dtype_id="3" dir="input" pinIndex="1" vartype="logic" origName="clk_ext"/>
      <var loc="p,57,18,57,25" name="clk_pix" dtype_id="3" dir="output" pinIndex="2" vartype="logic" origName="clk_pix"/>
      <var loc="p,59,18,59,21" name="pix" dtype_id="10" dir="input" pinIndex="3" vartype="pix_t" origName="pix"/>
      <var loc="p,62,18,62,30" name="hdmi_reset_n" dtype_id="3" dir="input" pinIndex="4" vartype="logic" origName="hdmi_reset_n"/>
      <var loc="p,64,18,64,28" name="hdmi_frame" dtype_id="3" dir="output" pinIndex="5" vartype="logic" origName="hdmi_frame"/>
      <var loc="p,65,18,65,23" name="blank" dtype_id="3" dir="output" pinIndex="6" vartype="logic" origName="blank"/>
      <var loc="p,66,18,66,23" name="vsync" dtype_id="3" dir="output" pinIndex="7" vartype="logic" origName="vsync"/>
      <var loc="p,67,18,67,23" name="hsync" dtype_id="3" dir="output" pinIndex="8" vartype="logic" origName="hsync"/>
      <var loc="p,70,18,70,28" name="hdmi_clk_p" dtype_id="3" dir="output" pinIndex="9" vartype="logic" origName="hdmi_clk_p"/>
      <var loc="p,71,18,71,28" name="hdmi_clk_n" dtype_id="3" dir="output" pinIndex="10" vartype="logic" origName="hdmi_clk_n"/>
      <var loc="p,72,18,72,28" name="hdmi_dat_p" dtype_id="7" dir="output" pinIndex="11" vartype="bus3_t" origName="hdmi_dat_p"/>
      <var loc="p,73,18,73,28" name="hdmi_dat_n" dtype_id="7" dir="output" pinIndex="12" vartype="bus3_t" origName="hdmi_dat_n"/>
      <var loc="p,76,12,76,13" name="x" dtype_id="16" vartype="bus11_t" origName="x"/>
      <var loc="p,76,15,76,16" name="y" dtype_id="16" vartype="bus11_t" origName="y"/>
      <instance loc="p,138,18,138,32" name="u_hdmi_backend" defName="hdmi_backend" origName="u_hdmi_backend">
        <port loc="p,139,9,139,16" name="clk_ext" direction="in" portIndex="1">
          <varref loc="p,139,23,139,30" name="clk_ext" dtype_id="3"/>
        </port>
        <port loc="p,140,9,140,16" name="clk_pix" direction="out" portIndex="2">
          <varref loc="p,140,23,140,30" name="clk_pix" dtype_id="3"/>
        </port>
        <port loc="p,141,9,141,15" name="srst_n" direction="out" portIndex="3"/>
        <port loc="p,144,9,144,15" name="hcount" direction="out" portIndex="4">
          <varref loc="p,144,23,144,24" name="x" dtype_id="16"/>
        </port>
        <port loc="p,145,9,145,15" name="vcount" direction="out" portIndex="5">
          <varref loc="p,145,23,145,24" name="y" dtype_id="16"/>
        </port>
        <port loc="p,146,9,146,12" name="pix" direction="in" portIndex="6">
          <varref loc="p,146,23,146,26" name="pix" dtype_id="10"/>
        </port>
        <port loc="p,149,9,149,19" name="fifo_empty" direction="in" portIndex="7">
          <const loc="p,149,23,149,27" name="1&apos;h0" dtype_id="3"/>
        </port>
        <port loc="p,150,9,150,21" name="hdmi_reset_n" direction="in" portIndex="8">
          <varref loc="p,150,23,150,35" name="hdmi_reset_n" dtype_id="3"/>
        </port>
        <port loc="p,152,9,152,19" name="hdmi_frame" direction="out" portIndex="9">
          <varref loc="p,152,23,152,33" name="hdmi_frame" dtype_id="3"/>
        </port>
        <port loc="p,153,9,153,14" name="blank" direction="out" portIndex="10">
          <varref loc="p,153,23,153,28" name="blank" dtype_id="3"/>
        </port>
        <port loc="p,154,9,154,14" name="vsync" direction="out" portIndex="11">
          <varref loc="p,154,23,154,28" name="vsync" dtype_id="3"/>
        </port>
        <port loc="p,155,9,155,14" name="hsync" direction="out" portIndex="12">
          <varref loc="p,155,23,155,28" name="hsync" dtype_id="3"/>
        </port>
        <port loc="p,158,9,158,19" name="hdmi_clk_p" direction="out" portIndex="13">
          <varref loc="p,158,23,158,33" name="hdmi_clk_p" dtype_id="3"/>
        </port>
        <port loc="p,159,9,159,19" name="hdmi_clk_n" direction="out" portIndex="14">
          <varref loc="p,159,23,159,33" name="hdmi_clk_n" dtype_id="3"/>
        </port>
        <port loc="p,160,9,160,19" name="hdmi_dat_p" direction="out" portIndex="15">
          <varref loc="p,160,23,160,33" name="hdmi_dat_p" dtype_id="7"/>
        </port>
        <port loc="p,161,9,161,19" name="hdmi_dat_n" direction="out" portIndex="16">
          <varref loc="p,161,23,161,33" name="hdmi_dat_n" dtype_id="7"/>
        </port>
      </instance>
    </module>
    <module loc="r,41,8,41,15" name="i2c_top" origName="i2c_top">
      <var loc="r,44,18,44,21" name="clk" dtype_id="3" dir="input" pinIndex="1" vartype="logic" origName="clk"/>
      <var loc="r,45,18,45,31" name="strobe_400kHz" dtype_id="3" dir="input" pinIndex="2" vartype="logic" origName="strobe_400kHz"/>
      <var loc="r,46,18,46,23" name="reset" dtype_id="3" dir="input" pinIndex="3" vartype="logic" origName="reset"/>
      <var loc="r,49,18,49,25" name="i2c_scl" dtype_id="3" dir="inout" pinIndex="4" vartype="logic" origName="i2c_scl"/>
      <var loc="r,50,18,50,25" name="i2c_sda" dtype_id="3" dir="inout" pinIndex="5" vartype="logic" origName="i2c_sda"/>
      <var loc="r,57,18,57,28" name="i2c_enable" dtype_id="3" vartype="logic" origName="i2c_enable"/>
      <var loc="r,58,18,58,32" name="i2c_read_write" dtype_id="3" vartype="logic" origName="i2c_read_write"/>
      <var loc="r,59,18,59,32" name="i2c_slave_addr" dtype_id="11" vartype="logic" origName="i2c_slave_addr"/>
      <var loc="r,61,18,61,30" name="i2c_reg_addr" dtype_id="17" vartype="logic" origName="i2c_reg_addr"/>
      <var loc="r,62,18,62,29" name="i2c_reg_cnt" dtype_id="11" vartype="logic" origName="i2c_reg_cnt"/>
      <var loc="r,63,18,63,34" name="i2c_reg_cnt_done" dtype_id="3" vartype="logic" origName="i2c_reg_cnt_done"/>
      <var loc="r,64,18,64,30" name="i2c_reg_done" dtype_id="3" vartype="logic" origName="i2c_reg_done"/>
      <var loc="r,66,18,66,31" name="i2c_data_init" dtype_id="18" vartype="" origName="i2c_data_init"/>
      <var loc="r,67,18,67,29" name="i2c_data_in" dtype_id="8" vartype="logic" origName="i2c_data_in"/>
      <var loc="r,69,18,69,28" name="i2c_scl_do" dtype_id="3" vartype="logic" origName="i2c_scl_do"/>
      <var loc="r,70,18,70,28" name="i2c_scl_di" dtype_id="3" vartype="logic" origName="i2c_scl_di"/>
      <var loc="r,71,18,71,28" name="i2c_scl_oe" dtype_id="3" vartype="logic" origName="i2c_scl_oe"/>
      <var loc="r,73,18,73,28" name="i2c_sda_do" dtype_id="3" vartype="logic" origName="i2c_sda_do"/>
      <var loc="r,74,18,74,28" name="i2c_sda_di" dtype_id="3" vartype="logic" origName="i2c_sda_di"/>
      <var loc="r,75,18,75,28" name="i2c_sda_oe" dtype_id="3" vartype="logic" origName="i2c_sda_oe"/>
      <instance loc="r,77,14,77,20" name="u_ctrl" defName="i2c_ctrl" origName="u_ctrl">
        <port loc="r,78,9,78,12" name="clk" direction="in" portIndex="1">
          <varref loc="r,78,27,78,30" name="clk" dtype_id="3"/>
        </port>
        <port loc="r,79,9,79,22" name="strobe_400kHz" direction="in" portIndex="2">
          <varref loc="r,79,27,79,40" name="strobe_400kHz" dtype_id="3"/>
        </port>
        <port loc="r,80,9,80,14" name="reset" direction="in" portIndex="3">
          <varref loc="r,80,27,80,32" name="reset" dtype_id="3"/>
        </port>
        <port loc="r,82,9,82,15" name="enable" direction="in" portIndex="4">
          <varref loc="r,82,27,82,37" name="i2c_enable" dtype_id="3"/>
        </port>
        <port loc="r,83,9,83,19" name="read_write" direction="in" portIndex="5">
          <varref loc="r,83,27,83,41" name="i2c_read_write" dtype_id="3"/>
        </port>
        <port loc="r,84,9,84,22" name="slave_address" direction="in" portIndex="6">
          <varref loc="r,84,27,84,41" name="i2c_slave_addr" dtype_id="11"/>
        </port>
        <port loc="r,85,9,85,25" name="register_address" direction="in" portIndex="7">
          <varref loc="r,85,27,85,39" name="i2c_reg_addr" dtype_id="17"/>
        </port>
        <port loc="r,86,9,86,16" name="data_in" direction="in" portIndex="8">
          <varref loc="r,86,27,86,38" name="i2c_data_in" dtype_id="8"/>
        </port>
        <port loc="r,87,9,87,22" name="register_done" direction="out" portIndex="9">
          <varref loc="r,87,27,87,39" name="i2c_reg_done" dtype_id="3"/>
        </port>
        <port loc="r,89,9,89,15" name="scl_do" direction="in" portIndex="10">
          <varref loc="r,89,27,89,37" name="i2c_scl_do" dtype_id="3"/>
        </port>
        <port loc="r,90,9,90,15" name="scl_di" direction="out" portIndex="11">
          <varref loc="r,90,27,90,37" name="i2c_scl_di" dtype_id="3"/>
        </port>
        <port loc="r,91,9,91,15" name="scl_oe" direction="out" portIndex="12">
          <varref loc="r,91,27,91,37" name="i2c_scl_oe" dtype_id="3"/>
        </port>
        <port loc="r,93,9,93,15" name="sda_do" direction="in" portIndex="13">
          <varref loc="r,93,27,93,37" name="i2c_sda_do" dtype_id="3"/>
        </port>
        <port loc="r,94,9,94,15" name="sda_di" direction="out" portIndex="14">
          <varref loc="r,94,27,94,37" name="i2c_sda_di" dtype_id="3"/>
        </port>
        <port loc="r,95,9,95,15" name="sda_oe" direction="out" portIndex="15">
          <varref loc="r,95,27,95,37" name="i2c_sda_oe" dtype_id="3"/>
        </port>
      </instance>
      <initial loc="r,98,5,98,12">
        <readmem loc="r,98,13,98,22">
          <const loc="r,98,23,98,37" name="96&apos;h6932635f696e69742e6d656d" dtype_id="19"/>
          <varref loc="r,98,39,98,52" name="i2c_data_init" dtype_id="18"/>
        </readmem>
      </initial>
      <always loc="r,100,5,100,14">
        <sentree loc="r,100,15,100,16">
          <senitem loc="r,100,34,100,41" edgeType="POS">
            <varref loc="r,100,42,100,45" name="clk" dtype_id="3"/>
          </senitem>
          <senitem loc="r,100,17,100,24" edgeType="POS">
            <varref loc="r,100,25,100,30" name="reset" dtype_id="3"/>
          </senitem>
        </sentree>
        <begin loc="r,100,47,100,52">
          <if loc="r,101,8,101,10">
            <varref loc="r,101,12,101,17" name="reset" dtype_id="3"/>
            <begin>
              <begin loc="r,101,27,101,32">
                <assigndly loc="r,102,28,102,30" dtype_id="3">
                  <const loc="r,102,31,102,35" name="1&apos;h1" dtype_id="3"/>
                  <varref loc="r,102,11,102,21" name="i2c_enable" dtype_id="3"/>
                </assigndly>
                <assigndly loc="r,103,28,103,30" dtype_id="3">
                  <const loc="r,103,31,103,35" name="1&apos;h0" dtype_id="3"/>
                  <varref loc="r,103,11,103,25" name="i2c_read_write" dtype_id="3"/>
                </assigndly>
                <assigndly loc="r,104,28,104,30" dtype_id="11">
                  <const loc="r,104,31,104,33" name="7&apos;h0" dtype_id="11"/>
                  <varref loc="r,104,11,104,25" name="i2c_slave_addr" dtype_id="11"/>
                </assigndly>
                <assigndly loc="r,105,28,105,30" dtype_id="17">
                  <const loc="r,105,31,105,33" name="16&apos;h0" dtype_id="17"/>
                  <varref loc="r,105,11,105,23" name="i2c_reg_addr" dtype_id="17"/>
                </assigndly>
                <assigndly loc="r,106,28,106,30" dtype_id="11">
                  <const loc="r,106,31,106,33" name="7&apos;h0" dtype_id="11"/>
                  <varref loc="r,106,11,106,22" name="i2c_reg_cnt" dtype_id="11"/>
                </assigndly>
                <assigndly loc="r,107,28,107,30" dtype_id="3">
                  <const loc="r,107,31,107,35" name="1&apos;h0" dtype_id="3"/>
                  <varref loc="r,107,11,107,27" name="i2c_reg_cnt_done" dtype_id="3"/>
                </assigndly>
                <assigndly loc="r,108,28,108,30" dtype_id="8">
                  <const loc="r,108,31,108,33" name="8&apos;h0" dtype_id="8"/>
                  <varref loc="r,108,11,108,22" name="i2c_data_in" dtype_id="8"/>
                </assigndly>
              </begin>
            </begin>
            <begin>
              <if loc="r,110,13,110,15">
                <eq loc="r,110,51,110,53" dtype_id="3">
                  <const loc="r,110,54,110,59" name="2&apos;h2" dtype_id="6"/>
                  <concat loc="r,110,31,110,32" dtype_id="6">
                    <varref loc="r,110,18,110,31" name="strobe_400kHz" dtype_id="3"/>
                    <varref loc="r,110,33,110,49" name="i2c_reg_cnt_done" dtype_id="3"/>
                  </concat>
                </eq>
                <begin>
                  <begin loc="r,110,61,110,66">
                    <assigndly loc="r,111,28,111,30" dtype_id="3">
                      <const loc="r,111,31,111,35" name="1&apos;h1" dtype_id="3"/>
                      <varref loc="r,111,11,111,21" name="i2c_enable" dtype_id="3"/>
                    </assigndly>
                    <assigndly loc="r,112,28,112,30" dtype_id="11">
                      <const loc="r,112,31,112,36" name="7&apos;h10" dtype_id="11"/>
                      <varref loc="r,112,11,112,25" name="i2c_slave_addr" dtype_id="11"/>
                    </assigndly>
                    <assigndly loc="r,113,28,113,30" dtype_id="17">
                      <sel loc="r,113,57,113,58" dtype_id="17">
                        <arraysel loc="r,113,44,113,45" dtype_id="20">
                          <varref loc="r,113,31,113,44" name="i2c_data_init" dtype_id="18"/>
                          <varref loc="r,113,45,113,56" name="i2c_reg_cnt" dtype_id="11"/>
                        </arraysel>
                        <const loc="r,113,61,113,62" name="5&apos;h8" dtype_id="21"/>
                        <const loc="r,113,58,113,60" name="32&apos;h10" dtype_id="15"/>
                      </sel>
                      <varref loc="r,113,11,113,23" name="i2c_reg_addr" dtype_id="17"/>
                    </assigndly>
                    <assigndly loc="r,114,28,114,30" dtype_id="8">
                      <sel loc="r,114,57,114,58" dtype_id="8">
                        <arraysel loc="r,114,44,114,45" dtype_id="20">
                          <varref loc="r,114,31,114,44" name="i2c_data_init" dtype_id="18"/>
                          <varref loc="r,114,45,114,56" name="i2c_reg_cnt" dtype_id="11"/>
                        </arraysel>
                        <const loc="r,114,60,114,61" name="5&apos;h0" dtype_id="21"/>
                        <const loc="r,114,58,114,59" name="32&apos;h8" dtype_id="15"/>
                      </sel>
                      <varref loc="r,114,11,114,22" name="i2c_data_in" dtype_id="8"/>
                    </assigndly>
                    <if loc="r,116,11,116,13">
                      <varref loc="r,116,15,116,27" name="i2c_reg_done" dtype_id="3"/>
                      <begin>
                        <begin loc="r,116,37,116,42">
                          <if loc="r,117,14,117,16">
                            <gt loc="r,117,30,117,31" dtype_id="3">
                              <const loc="r,117,32,117,37" name="7&apos;h41" dtype_id="11"/>
                              <varref loc="r,117,18,117,29" name="i2c_reg_cnt" dtype_id="11"/>
                            </gt>
                            <begin>
                              <begin loc="r,117,39,117,44">
                                <assigndly loc="r,118,29,118,31" dtype_id="11">
                                  <add loc="r,118,47,118,48" dtype_id="11">
                                    <const loc="r,118,49,118,53" name="7&apos;h1" dtype_id="11"/>
                                    <varref loc="r,118,35,118,46" name="i2c_reg_cnt" dtype_id="11"/>
                                  </add>
                                  <varref loc="r,118,17,118,28" name="i2c_reg_cnt" dtype_id="11"/>
                                </assigndly>
                              </begin>
                            </begin>
                            <begin>
                              <begin loc="r,120,19,120,24">
                                <assigndly loc="r,121,34,121,36" dtype_id="3">
                                  <const loc="r,121,37,121,41" name="1&apos;h1" dtype_id="3"/>
                                  <varref loc="r,121,17,121,33" name="i2c_reg_cnt_done" dtype_id="3"/>
                                </assigndly>
                              </begin>
                            </begin>
                          </if>
                        </begin>
                      </begin>
                    </if>
                  </begin>
                </begin>
              </if>
            </begin>
          </if>
        </begin>
      </always>
      <instance loc="r,133,5,133,16" name="u_i2c_iobuf" defName="IOBUF" origName="u_i2c_iobuf">
        <port loc="r,134,9,134,11" name="IO" direction="inout" portIndex="1">
          <concat loc="r,134,22,134,23" dtype_id="6">
            <varref loc="r,134,15,134,22" name="i2c_sda" dtype_id="3"/>
            <varref loc="r,134,27,134,37" name="i2c_scl_do" dtype_id="3"/>
          </concat>
        </port>
        <port loc="r,135,9,135,10" name="O" direction="out" portIndex="2">
          <concat loc="r,135,25,135,26" dtype_id="6">
            <varref loc="r,135,15,135,25" name="i2c_sda_do" dtype_id="3"/>
            <varref loc="r,135,27,135,34" name="i2c_scl" dtype_id="3"/>
          </concat>
        </port>
        <port loc="r,136,9,136,10" name="I" direction="in" portIndex="3">
          <concat loc="r,136,25,136,26" dtype_id="6">
            <varref loc="r,136,15,136,25" name="i2c_sda_di" dtype_id="3"/>
            <varref loc="r,136,27,136,37" name="i2c_scl_di" dtype_id="3"/>
          </concat>
        </port>
        <port loc="r,137,9,137,10" name="T" direction="in" portIndex="4">
          <concat loc="r,137,25,137,26" dtype_id="6">
            <varref loc="r,137,15,137,25" name="i2c_sda_oe" dtype_id="3"/>
            <varref loc="r,137,27,137,37" name="i2c_scl_oe" dtype_id="3"/>
          </concat>
        </port>
        <range loc="r,133,16,133,17">
          <const loc="r,133,17,133,18" name="32&apos;sh1" dtype_id="2"/>
          <const loc="r,133,19,133,20" name="32&apos;sh0" dtype_id="2"/>
        </range>
      </instance>
    </module>
    <module loc="ba,39,8,39,18" name="csi_rx_top" origName="csi_rx_top">
      <var loc="ba,44,23,44,32" name="ref_clock" dtype_id="3" dir="input" pinIndex="1" vartype="logic" origName="ref_clock"/>
      <var loc="ba,45,23,45,28" name="reset" dtype_id="3" dir="input" pinIndex="2" vartype="logic" origName="reset"/>
      <var loc="ba,48,23,48,35" name="cam_dphy_clk" dtype_id="6" dir="input" pinIndex="3" vartype="diff_t" origName="cam_dphy_clk"/>
      <var loc="ba,49,23,49,35" name="cam_dphy_dat" dtype_id="5" dir="input" pinIndex="4" vartype="lane_diff_t" origName="cam_dphy_dat"/>
      <var loc="ba,50,23,50,29" name="cam_en" dtype_id="3" dir="output" pinIndex="5" vartype="logic" origName="cam_en"/>
      <var loc="ba,53,23,53,35" name="csi_byte_clk" dtype_id="3" dir="output" pinIndex="6" vartype="logic" origName="csi_byte_clk"/>
      <var loc="ba,54,23,54,37" name="csi_unpack_dat" dtype_id="9" dir="output" pinIndex="7" vartype="lane_data_t" origName="csi_unpack_dat"/>
      <var loc="ba,55,23,55,41" name="csi_unpack_dat_vld" dtype_id="3" dir="output" pinIndex="8" vartype="logic" origName="csi_unpack_dat_vld"/>
      <var loc="ba,57,23,57,34" name="csi_in_line" dtype_id="3" dir="output" pinIndex="9" vartype="logic" origName="csi_in_line"/>
      <var loc="ba,58,23,58,35" name="csi_in_frame" dtype_id="3" dir="output" pinIndex="10" vartype="logic" origName="csi_in_frame"/>
      <var loc="ba,61,23,61,33" name="debug_pins" dtype_id="8" dir="output" pinIndex="11" vartype="bus8_t" origName="debug_pins"/>
      <var loc="ba,67,16,67,34" name="csi_link_reset_out" dtype_id="3" vartype="logic" origName="csi_link_reset_out"/>
      <var loc="ba,68,16,68,33" name="csi_wait_for_sync" dtype_id="3" vartype="logic" origName="csi_wait_for_sync"/>
      <var loc="ba,69,16,69,31" name="csi_packet_done" dtype_id="3" vartype="logic" origName="csi_packet_done"/>
      <var loc="ba,70,16,70,29" name="csi_word_data" dtype_id="9" vartype="lane_data_t" origName="csi_word_data"/>
      <var loc="ba,71,16,71,30" name="csi_word_valid" dtype_id="3" vartype="logic" origName="csi_word_valid"/>
      <var loc="ba,72,16,72,28" name="csi_sync_seq" dtype_id="3" vartype="logic" origName="csi_sync_seq"/>
      <var loc="ba,74,16,74,25" name="debug_out" dtype_id="6" vartype="lane_vld_t" origName="debug_out"/>
      <var loc="ba,75,16,75,28" name="debug_pkgout" dtype_id="6" vartype="bus2_t" origName="debug_pkgout"/>
      <instance loc="ba,77,11,77,19" name="u_csi_rx" defName="csi_rx" origName="u_csi_rx">
        <port loc="ba,78,8,78,17" name="ref_clock" direction="in" portIndex="1">
          <varref loc="ba,78,24,78,33" name="ref_clock" dtype_id="3"/>
        </port>
        <port loc="ba,79,8,79,16" name="dphy_clk" direction="in" portIndex="2">
          <varref loc="ba,79,24,79,36" name="cam_dphy_clk" dtype_id="6"/>
        </port>
        <port loc="ba,80,8,80,16" name="dphy_dat" direction="in" portIndex="3">
          <varref loc="ba,80,24,80,36" name="cam_dphy_dat" dtype_id="5"/>
        </port>
        <port loc="ba,82,8,82,13" name="reset" direction="in" portIndex="4">
          <varref loc="ba,82,24,82,29" name="reset" dtype_id="3"/>
        </port>
        <port loc="ba,83,8,83,14" name="enable" direction="in" portIndex="5">
          <varref loc="ba,83,24,83,30" name="cam_en" dtype_id="3"/>
        </port>
        <port loc="ba,84,8,84,21" name="wait_for_sync" direction="in" portIndex="6">
          <varref loc="ba,84,24,84,41" name="csi_wait_for_sync" dtype_id="3"/>
        </port>
        <port loc="ba,85,8,85,19" name="packet_done" direction="in" portIndex="7">
          <varref loc="ba,85,24,85,39" name="csi_packet_done" dtype_id="3"/>
        </port>
        <port loc="ba,87,8,87,17" name="reset_out" direction="out" portIndex="8">
          <varref loc="ba,87,24,87,42" name="csi_link_reset_out" dtype_id="3"/>
        </port>
        <port loc="ba,88,8,88,18" name="byte_clock" direction="out" portIndex="9">
          <varref loc="ba,88,24,88,36" name="csi_byte_clk" dtype_id="3"/>
        </port>
        <port loc="ba,89,8,89,18" name="word_valid" direction="out" portIndex="10">
          <varref loc="ba,89,24,89,38" name="csi_word_valid" dtype_id="3"/>
        </port>
        <port loc="ba,90,8,90,17" name="word_data" direction="out" portIndex="11">
          <varref loc="ba,90,24,90,37" name="csi_word_data" dtype_id="9"/>
        </port>
        <port loc="ba,92,8,92,17" name="debug_out" direction="out" portIndex="12">
          <varref loc="ba,92,24,92,33" name="debug_out" dtype_id="6"/>
        </port>
      </instance>
      <instance loc="ba,99,26,99,36" name="u_depacket" defName="csi_rx_packet_handler" origName="u_depacket">
        <port loc="ba,100,8,100,13" name="clock" direction="in" portIndex="1">
          <varref loc="ba,100,24,100,36" name="csi_byte_clk" dtype_id="3"/>
        </port>
        <port loc="ba,101,8,101,13" name="reset" direction="in" portIndex="2">
          <varref loc="ba,101,24,101,42" name="csi_link_reset_out" dtype_id="3"/>
        </port>
        <port loc="ba,102,8,102,14" name="enable" direction="in" portIndex="3">
          <varref loc="ba,102,24,102,30" name="cam_en" dtype_id="3"/>
        </port>
        <port loc="ba,104,8,104,12" name="data" direction="in" portIndex="4">
          <varref loc="ba,104,24,104,37" name="csi_word_data" dtype_id="9"/>
        </port>
        <port loc="ba,105,8,105,18" name="data_valid" direction="in" portIndex="5">
          <varref loc="ba,105,24,105,38" name="csi_word_valid" dtype_id="3"/>
        </port>
        <port loc="ba,107,8,107,17" name="sync_wait" direction="out" portIndex="6">
          <varref loc="ba,107,24,107,41" name="csi_wait_for_sync" dtype_id="3"/>
        </port>
        <port loc="ba,108,8,108,19" name="packet_done" direction="out" portIndex="7">
          <varref loc="ba,108,24,108,39" name="csi_packet_done" dtype_id="3"/>
        </port>
        <port loc="ba,109,8,109,19" name="payload_out" direction="out" portIndex="8">
          <varref loc="ba,109,24,109,38" name="csi_unpack_dat" dtype_id="9"/>
        </port>
        <port loc="ba,110,8,110,21" name="payload_valid" direction="out" portIndex="9">
          <varref loc="ba,110,24,110,42" name="csi_unpack_dat_vld" dtype_id="3"/>
        </port>
        <port loc="ba,112,8,112,16" name="sync_seq" direction="out" portIndex="10">
          <varref loc="ba,112,24,112,36" name="csi_sync_seq" dtype_id="3"/>
        </port>
        <port loc="ba,113,8,113,16" name="in_frame" direction="out" portIndex="11">
          <varref loc="ba,113,24,113,36" name="csi_in_frame" dtype_id="3"/>
        </port>
        <port loc="ba,114,8,114,15" name="in_line" direction="out" portIndex="12">
          <varref loc="ba,114,24,114,35" name="csi_in_line" dtype_id="3"/>
        </port>
        <port loc="ba,116,8,116,15" name="ecc_out" direction="out" portIndex="13"/>
        <port loc="ba,117,8,117,17" name="debug_out" direction="out" portIndex="14">
          <varref loc="ba,117,24,117,36" name="debug_pkgout" dtype_id="6"/>
        </port>
      </instance>
      <contassign loc="ba,58,23,58,35" dtype_id="8">
        <concat loc="ba,58,23,58,35" dtype_id="8">
          <varref loc="ba,75,16,75,28" name="debug_pkgout" dtype_id="6"/>
          <concat loc="ba,58,23,58,35" dtype_id="12">
            <varref loc="ba,74,16,74,25" name="debug_out" dtype_id="6"/>
            <concat loc="ba,58,23,58,35" dtype_id="14">
              <varref loc="ba,72,16,72,28" name="csi_sync_seq" dtype_id="3"/>
              <extend loc="ba,58,23,58,35" dtype_id="7" width="3" widthminv="2">
                <concat loc="ba,58,23,58,35" dtype_id="6">
                  <varref loc="ba,57,23,57,34" name="csi_in_line" dtype_id="3"/>
                  <varref loc="ba,58,23,58,35" name="csi_in_frame" dtype_id="3"/>
                </concat>
              </extend>
            </concat>
          </concat>
        </concat>
        <varref loc="ba,58,23,58,35" name="debug_pins" dtype_id="8"/>
      </contassign>
    </module>
    <module loc="bb,47,8,47,15" name="raw2rgb" origName="raw2rgb">
      <var loc="bb,50,14,50,25" name="LINE_LENGTH" dtype_id="2" vartype="logic" origName="LINE_LENGTH" param="true">
        <const loc="bb,50,28,50,31" name="32&apos;sh280" dtype_id="2"/>
      </var>
      <var loc="bb,51,14,51,23" name="RGB_WIDTH" dtype_id="2" vartype="logic" origName="RGB_WIDTH" param="true">
        <const loc="bb,51,28,51,30" name="32&apos;sh18" dtype_id="2"/>
      </var>
      <var loc="bb,53,24,53,27" name="clk" dtype_id="3" dir="input" pinIndex="1" vartype="logic" origName="clk"/>
      <var loc="bb,54,24,54,27" name="rst" dtype_id="3" dir="input" pinIndex="2" vartype="logic" origName="rst"/>
      <var loc="bb,56,24,56,31" name="data_in" dtype_id="9" dir="input" pinIndex="3" vartype="lane_data_t" origName="data_in"/>
      <var loc="bb,57,24,57,34" name="data_valid" dtype_id="3" dir="input" pinIndex="4" vartype="logic" origName="data_valid"/>
      <var loc="bb,58,24,58,33" name="rgb_valid" dtype_id="3" dir="input" pinIndex="5" vartype="logic" origName="rgb_valid"/>
      <var loc="bb,60,24,60,31" name="reading" dtype_id="3" dir="output" pinIndex="6" vartype="logic" origName="reading"/>
      <var loc="bb,62,24,62,31" name="rgb_out" dtype_id="20" dir="output" pinIndex="7" vartype="logic" origName="rgb_out"/>
      <var loc="bb,65,15,65,24" name="CNT_WIDTH" dtype_id="2" vartype="logic" origName="CNT_WIDTH" localparam="true">
        <const loc="bb,65,27,65,33" name="32&apos;ha" dtype_id="22"/>
      </var>
      <typedef loc="bb,66,34,66,39" name="cnt_t" dtype_id="23"/>
      <var loc="bb,71,16,71,27" name="write_count" dtype_id="23" vartype="cnt_t" origName="write_count"/>
      <var loc="bb,72,16,72,23" name="writing" dtype_id="3" vartype="logic" origName="writing"/>
      <var loc="bb,73,16,73,27" name="wr_line_sel" dtype_id="6" vartype="logic" origName="wr_line_sel"/>
      <always loc="bb,75,5,75,14">
        <sentree loc="bb,75,15,75,16">
          <senitem loc="bb,75,17,75,24" edgeType="POS">
            <varref loc="bb,75,25,75,28" name="clk" dtype_id="3"/>
          </senitem>
        </sentree>
        <begin loc="bb,75,30,75,35">
          <if loc="bb,76,8,76,10">
            <varref loc="bb,76,12,76,15" name="rst" dtype_id="3"/>
            <begin>
              <begin loc="bb,76,25,76,30">
                <assigndly loc="bb,77,23,77,25" dtype_id="23">
                  <const loc="bb,77,26,77,28" name="10&apos;h0" dtype_id="23"/>
                  <varref loc="bb,77,11,77,22" name="write_count" dtype_id="23"/>
                </assigndly>
                <assigndly loc="bb,78,23,78,25" dtype_id="3">
                  <const loc="bb,78,26,78,30" name="1&apos;h0" dtype_id="3"/>
                  <varref loc="bb,78,11,78,18" name="writing" dtype_id="3"/>
                </assigndly>
                <assigndly loc="bb,79,23,79,25" dtype_id="6">
                  <const loc="bb,79,26,79,28" name="2&apos;h0" dtype_id="6"/>
                  <varref loc="bb,79,11,79,22" name="wr_line_sel" dtype_id="6"/>
                </assigndly>
              </begin>
            </begin>
            <begin>
              <if loc="bb,81,13,81,15">
                <eq loc="bb,81,39,81,41" dtype_id="3">
                  <const loc="bb,81,42,81,47" name="2&apos;h2" dtype_id="6"/>
                  <concat loc="bb,81,28,81,29" dtype_id="6">
                    <varref loc="bb,81,18,81,28" name="data_valid" dtype_id="3"/>
                    <varref loc="bb,81,30,81,37" name="writing" dtype_id="3"/>
                  </concat>
                </eq>
                <begin>
                  <begin loc="bb,81,49,81,54">
                    <assigndly loc="bb,82,19,82,21" dtype_id="3">
                      <const loc="bb,82,22,82,26" name="1&apos;h1" dtype_id="3"/>
                      <varref loc="bb,82,11,82,18" name="writing" dtype_id="3"/>
                    </assigndly>
                  </begin>
                </begin>
                <begin>
                  <if loc="bb,84,13,84,15">
                    <varref loc="bb,84,17,84,24" name="writing" dtype_id="3"/>
                    <begin>
                      <begin loc="bb,84,34,84,39">
                        <if loc="bb,85,11,85,13">
                          <gt loc="bb,85,27,85,28" dtype_id="3">
                            <const loc="bb,85,36,85,47" name="10&apos;h280" dtype_id="23"/>
                            <varref loc="bb,85,15,85,26" name="write_count" dtype_id="23"/>
                          </gt>
                          <begin>
                            <begin loc="bb,85,50,85,55">
                              <assigndly loc="bb,86,26,86,28" dtype_id="23">
                                <add loc="bb,86,48,86,49" dtype_id="23">
                                  <const loc="bb,86,57,86,58" name="10&apos;h1" dtype_id="23"/>
                                  <varref loc="bb,86,36,86,47" name="write_count" dtype_id="23"/>
                                </add>
                                <varref loc="bb,86,14,86,25" name="write_count" dtype_id="23"/>
                              </assigndly>
                            </begin>
                          </begin>
                          <begin>
                            <if loc="bb,88,16,88,18">
                              <not loc="bb,88,31,88,33" dtype_id="3">
                                <varref loc="bb,88,20,88,30" name="data_valid" dtype_id="3"/>
                              </not>
                              <begin>
                                <begin loc="bb,88,41,88,46">
                                  <assigndly loc="bb,89,26,89,28" dtype_id="23">
                                    <const loc="bb,89,29,89,31" name="10&apos;h0" dtype_id="23"/>
                                    <varref loc="bb,89,14,89,25" name="write_count" dtype_id="23"/>
                                  </assigndly>
                                  <assigndly loc="bb,90,26,90,28" dtype_id="3">
                                    <const loc="bb,90,29,90,33" name="1&apos;h0" dtype_id="3"/>
                                    <varref loc="bb,90,14,90,21" name="writing" dtype_id="3"/>
                                  </assigndly>
                                  <assigndly loc="bb,91,26,91,28" dtype_id="6">
                                    <add loc="bb,91,44,91,45" dtype_id="6">
                                      <const loc="bb,91,46,91,50" name="2&apos;h1" dtype_id="6"/>
                                      <varref loc="bb,91,32,91,43" name="wr_line_sel" dtype_id="6"/>
                                    </add>
                                    <varref loc="bb,91,14,91,25" name="wr_line_sel" dtype_id="6"/>
                                  </assigndly>
                                </begin>
                              </begin>
                            </if>
                          </begin>
                        </if>
                      </begin>
                    </begin>
                  </if>
                </begin>
              </if>
            </begin>
          </if>
        </begin>
      </always>
      <var loc="bb,96,16,96,19" name="wen" dtype_id="14" vartype="logic" origName="wen"/>
      <var loc="bb,103,42,103,54" name="line0_buffer" dtype_id="24" vartype="" origName="line0_buffer"/>
      <var loc="bb,104,42,104,54" name="line1_buffer" dtype_id="25" vartype="" origName="line1_buffer"/>
      <var loc="bb,105,42,105,54" name="line2_buffer" dtype_id="26" vartype="" origName="line2_buffer"/>
      <var loc="bb,106,42,106,54" name="line3_buffer" dtype_id="27" vartype="" origName="line3_buffer"/>
      <always loc="bb,108,4,108,13">
        <sentree loc="bb,108,14,108,15">
          <senitem loc="bb,108,16,108,23" edgeType="POS">
            <varref loc="bb,108,24,108,27" name="clk" dtype_id="3"/>
          </senitem>
        </sentree>
        <begin loc="bb,108,29,108,34">
          <if loc="bb,109,7,109,9">
            <sel loc="bb,109,13,109,14" dtype_id="3">
              <varref loc="bb,109,10,109,13" name="wen" dtype_id="14"/>
              <const loc="bb,109,14,109,15" name="2&apos;h0" dtype_id="28"/>
              <const loc="bb,109,13,109,14" name="32&apos;h1" dtype_id="15"/>
            </sel>
            <begin>
              <assigndly loc="bb,109,52,109,54" dtype_id="9">
                <varref loc="bb,109,55,109,62" name="data_in" dtype_id="9"/>
                <arraysel loc="bb,109,38,109,39" dtype_id="9">
                  <varref loc="bb,109,26,109,38" name="line0_buffer" dtype_id="24"/>
                  <varref loc="bb,109,39,109,50" name="write_count" dtype_id="23"/>
                </arraysel>
              </assigndly>
            </begin>
          </if>
          <if loc="bb,110,7,110,9">
            <sel loc="bb,110,13,110,14" dtype_id="3">
              <varref loc="bb,110,10,110,13" name="wen" dtype_id="14"/>
              <const loc="bb,110,14,110,15" name="2&apos;h1" dtype_id="28"/>
              <const loc="bb,110,13,110,14" name="32&apos;h1" dtype_id="15"/>
            </sel>
            <begin>
              <assigndly loc="bb,110,52,110,54" dtype_id="9">
                <varref loc="bb,110,55,110,62" name="data_in" dtype_id="9"/>
                <arraysel loc="bb,110,38,110,39" dtype_id="9">
                  <varref loc="bb,110,26,110,38" name="line1_buffer" dtype_id="25"/>
                  <varref loc="bb,110,39,110,50" name="write_count" dtype_id="23"/>
                </arraysel>
              </assigndly>
            </begin>
          </if>
          <if loc="bb,111,7,111,9">
            <sel loc="bb,111,13,111,14" dtype_id="3">
              <varref loc="bb,111,10,111,13" name="wen" dtype_id="14"/>
              <const loc="bb,111,14,111,15" name="2&apos;h2" dtype_id="28"/>
              <const loc="bb,111,13,111,14" name="32&apos;h1" dtype_id="15"/>
            </sel>
            <begin>
              <assigndly loc="bb,111,52,111,54" dtype_id="9">
                <varref loc="bb,111,55,111,62" name="data_in" dtype_id="9"/>
                <arraysel loc="bb,111,38,111,39" dtype_id="9">
                  <varref loc="bb,111,26,111,38" name="line2_buffer" dtype_id="26"/>
                  <varref loc="bb,111,39,111,50" name="write_count" dtype_id="23"/>
                </arraysel>
              </assigndly>
            </begin>
          </if>
          <if loc="bb,112,7,112,9">
            <sel loc="bb,112,13,112,14" dtype_id="3">
              <varref loc="bb,112,10,112,13" name="wen" dtype_id="14"/>
              <const loc="bb,112,14,112,15" name="2&apos;h3" dtype_id="28"/>
              <const loc="bb,112,13,112,14" name="32&apos;h1" dtype_id="15"/>
            </sel>
            <begin>
              <assigndly loc="bb,112,52,112,54" dtype_id="9">
                <varref loc="bb,112,55,112,62" name="data_in" dtype_id="9"/>
                <arraysel loc="bb,112,38,112,39" dtype_id="9">
                  <varref loc="bb,112,26,112,38" name="line3_buffer" dtype_id="27"/>
                  <varref loc="bb,112,39,112,50" name="write_count" dtype_id="23"/>
                </arraysel>
              </assigndly>
            </begin>
          </if>
        </begin>
      </always>
      <var loc="bb,119,16,119,26" name="read_count" dtype_id="23" vartype="cnt_t" origName="read_count"/>
      <var loc="bb,120,16,120,25" name="odd_pixel" dtype_id="3" vartype="logic" origName="odd_pixel"/>
      <var loc="bb,120,27,120,35" name="line_end" dtype_id="3" vartype="logic" origName="line_end"/>
      <var loc="bb,121,16,121,29" name="line_not_read" dtype_id="6" vartype="logic" origName="line_not_read"/>
      <always loc="bb,123,4,123,13">
        <sentree loc="bb,123,14,123,15">
          <senitem loc="bb,123,16,123,23" edgeType="POS">
            <varref loc="bb,123,24,123,27" name="clk" dtype_id="3"/>
          </senitem>
        </sentree>
        <begin loc="bb,123,29,123,34">
          <if loc="bb,124,7,124,9">
            <varref loc="bb,124,11,124,20" name="rgb_valid" dtype_id="3"/>
            <begin>
              <if loc="bb,131,12,131,14">
                <eq loc="bb,131,38,131,40" dtype_id="3">
                  <const loc="bb,131,41,131,46" name="2&apos;h2" dtype_id="6"/>
                  <concat loc="bb,131,27,131,28" dtype_id="6">
                    <varref loc="bb,131,17,131,27" name="data_valid" dtype_id="3"/>
                    <varref loc="bb,131,29,131,36" name="reading" dtype_id="3"/>
                  </concat>
                </eq>
                <begin>
                  <begin loc="bb,131,48,131,53">
                    <assigndly loc="bb,132,18,132,20" dtype_id="3">
                      <const loc="bb,132,21,132,25" name="1&apos;h1" dtype_id="3"/>
                      <varref loc="bb,132,10,132,17" name="reading" dtype_id="3"/>
                    </assigndly>
                  </begin>
                </begin>
                <begin>
                  <if loc="bb,135,12,135,14">
                    <varref loc="bb,135,16,135,23" name="reading" dtype_id="3"/>
                    <begin>
                      <begin loc="bb,135,33,135,38">
                        <if loc="bb,136,10,136,12">
                          <and loc="bb,136,34,136,36" dtype_id="3">
                            <varref loc="bb,136,15,136,24" name="odd_pixel" dtype_id="3"/>
                            <eq loc="bb,136,49,136,51" dtype_id="3">
                              <const loc="bb,136,70,136,71" name="10&apos;h27f" dtype_id="23"/>
                              <varref loc="bb,136,38,136,48" name="read_count" dtype_id="23"/>
                            </eq>
                          </and>
                          <begin>
                            <begin loc="bb,136,76,136,81">
                              <assigndly loc="bb,137,27,137,29" dtype_id="23">
                                <const loc="bb,137,30,137,32" name="10&apos;h0" dtype_id="23"/>
                                <varref loc="bb,137,13,137,23" name="read_count" dtype_id="23"/>
                              </assigndly>
                              <assigndly loc="bb,138,27,138,29" dtype_id="3">
                                <const loc="bb,138,30,138,34" name="1&apos;h0" dtype_id="3"/>
                                <varref loc="bb,138,13,138,20" name="reading" dtype_id="3"/>
                              </assigndly>
                              <assigndly loc="bb,139,27,139,29" dtype_id="3">
                                <const loc="bb,139,30,139,34" name="1&apos;h0" dtype_id="3"/>
                                <varref loc="bb,139,13,139,22" name="odd_pixel" dtype_id="3"/>
                              </assigndly>
                              <assigndly loc="bb,140,27,140,29" dtype_id="6">
                                <add loc="bb,140,47,140,48" dtype_id="6">
                                  <const loc="bb,140,49,140,53" name="2&apos;h1" dtype_id="6"/>
                                  <varref loc="bb,140,33,140,46" name="line_not_read" dtype_id="6"/>
                                </add>
                                <varref loc="bb,140,13,140,26" name="line_not_read" dtype_id="6"/>
                              </assigndly>
                            </begin>
                          </begin>
                          <begin>
                            <begin loc="bb,142,15,142,20">
                              <if loc="bb,143,13,143,15">
                                <varref loc="bb,143,17,143,26" name="odd_pixel" dtype_id="3"/>
                                <begin>
                                  <begin loc="bb,143,36,143,41">
                                    <assigndly loc="bb,144,27,144,29" dtype_id="23">
                                      <add loc="bb,144,48,144,49" dtype_id="23">
                                        <const loc="bb,144,57,144,58" name="10&apos;h1" dtype_id="23"/>
                                        <varref loc="bb,144,37,144,47" name="read_count" dtype_id="23"/>
                                      </add>
                                      <varref loc="bb,144,16,144,26" name="read_count" dtype_id="23"/>
                                    </assigndly>
                                  </begin>
                                </begin>
                              </if>
                              <assigndly loc="bb,146,27,146,29" dtype_id="3">
                                <not loc="bb,146,30,146,31" dtype_id="3">
                                  <varref loc="bb,146,31,146,40" name="odd_pixel" dtype_id="3"/>
                                </not>
                                <varref loc="bb,146,13,146,22" name="odd_pixel" dtype_id="3"/>
                              </assigndly>
                            </begin>
                          </begin>
                        </if>
                      </begin>
                    </begin>
                  </if>
                </begin>
              </if>
            </begin>
            <begin>
              <begin loc="bb,124,30,124,35">
                <assigndly loc="bb,125,24,125,26" dtype_id="23">
                  <const loc="bb,125,27,125,29" name="10&apos;h0" dtype_id="23"/>
                  <varref loc="bb,125,10,125,20" name="read_count" dtype_id="23"/>
                </assigndly>
                <assigndly loc="bb,126,24,126,26" dtype_id="3">
                  <const loc="bb,126,27,126,31" name="1&apos;h0" dtype_id="3"/>
                  <varref loc="bb,126,10,126,17" name="reading" dtype_id="3"/>
                </assigndly>
                <assigndly loc="bb,127,24,127,26" dtype_id="3">
                  <const loc="bb,127,27,127,31" name="1&apos;h0" dtype_id="3"/>
                  <varref loc="bb,127,10,127,19" name="odd_pixel" dtype_id="3"/>
                </assigndly>
                <assigndly loc="bb,128,24,128,26" dtype_id="6">
                  <const loc="bb,128,27,128,31" name="2&apos;h3" dtype_id="6"/>
                  <varref loc="bb,128,10,128,23" name="line_not_read" dtype_id="6"/>
                </assigndly>
              </begin>
            </begin>
          </if>
        </begin>
      </always>
      <var loc="bb,151,16,151,28" name="line0_green0" dtype_id="8" vartype="logic" origName="line0_green0"/>
      <var loc="bb,151,30,151,41" name="line0_blue0" dtype_id="8" vartype="logic" origName="line0_blue0"/>
      <var loc="bb,151,44,151,56" name="line0_green1" dtype_id="8" vartype="logic" origName="line0_green1"/>
      <var loc="bb,151,58,151,69" name="line0_blue1" dtype_id="8" vartype="logic" origName="line0_blue1"/>
      <var loc="bb,152,16,152,26" name="line1_red0" dtype_id="8" vartype="logic" origName="line1_red0"/>
      <var loc="bb,152,30,152,42" name="line1_green0" dtype_id="8" vartype="logic" origName="line1_green0"/>
      <var loc="bb,152,44,152,54" name="line1_red1" dtype_id="8" vartype="logic" origName="line1_red1"/>
      <var loc="bb,152,58,152,70" name="line1_green1" dtype_id="8" vartype="logic" origName="line1_green1"/>
      <var loc="bb,153,16,153,28" name="line2_green0" dtype_id="8" vartype="logic" origName="line2_green0"/>
      <var loc="bb,153,30,153,41" name="line2_blue0" dtype_id="8" vartype="logic" origName="line2_blue0"/>
      <var loc="bb,153,44,153,56" name="line2_green1" dtype_id="8" vartype="logic" origName="line2_green1"/>
      <var loc="bb,153,58,153,69" name="line2_blue1" dtype_id="8" vartype="logic" origName="line2_blue1"/>
      <var loc="bb,154,16,154,26" name="line3_red0" dtype_id="8" vartype="logic" origName="line3_red0"/>
      <var loc="bb,154,30,154,42" name="line3_green0" dtype_id="8" vartype="logic" origName="line3_green0"/>
      <var loc="bb,154,44,154,54" name="line3_red1" dtype_id="8" vartype="logic" origName="line3_red1"/>
      <var loc="bb,154,58,154,70" name="line3_green1" dtype_id="8" vartype="logic" origName="line3_green1"/>
      <always loc="bb,156,4,156,13">
        <sentree loc="bb,156,14,156,15">
          <senitem loc="bb,156,16,156,23" edgeType="POS">
            <varref loc="bb,156,24,156,27" name="clk" dtype_id="3"/>
          </senitem>
        </sentree>
        <begin loc="bb,156,29,156,34">
          <if loc="bb,157,7,157,9">
            <varref loc="bb,157,11,157,18" name="reading" dtype_id="3"/>
            <begin>
              <begin loc="bb,157,28,157,33">
                <assigndly loc="bb,159,23,159,25" dtype_id="8">
                  <sel loc="bb,159,50,159,51" dtype_id="8">
                    <extend loc="bb,159,38,159,39" dtype_id="29" width="64" widthminv="16">
                      <arraysel loc="bb,159,38,159,39" dtype_id="9">
                        <varref loc="bb,159,26,159,38" name="line0_buffer" dtype_id="24"/>
                        <varref loc="bb,159,39,159,49" name="read_count" dtype_id="23"/>
                      </arraysel>
                    </extend>
                    <const loc="bb,159,50,159,51" name="32&apos;h0" dtype_id="15"/>
                    <const loc="bb,159,50,159,51" name="32&apos;h8" dtype_id="15"/>
                  </sel>
                  <varref loc="bb,159,10,159,22" name="line0_green0" dtype_id="8"/>
                </assigndly>
                <assigndly loc="bb,160,23,160,25" dtype_id="8">
                  <sel loc="bb,160,50,160,51" dtype_id="8">
                    <extend loc="bb,160,38,160,39" dtype_id="30" width="64" widthminv="16">
                      <arraysel loc="bb,160,38,160,39" dtype_id="9">
                        <varref loc="bb,160,26,160,38" name="line0_buffer" dtype_id="24"/>
                        <varref loc="bb,160,39,160,49" name="read_count" dtype_id="23"/>
                      </arraysel>
                    </extend>
                    <const loc="bb,160,50,160,51" name="32&apos;h0" dtype_id="15"/>
                    <const loc="bb,160,50,160,51" name="32&apos;h8" dtype_id="15"/>
                  </sel>
                  <varref loc="bb,160,10,160,21" name="line0_blue0" dtype_id="8"/>
                </assigndly>
                <assigndly loc="bb,161,23,161,25" dtype_id="8">
                  <sel loc="bb,161,58,161,59" dtype_id="8">
                    <extend loc="bb,161,38,161,39" dtype_id="31" width="64" widthminv="16">
                      <arraysel loc="bb,161,38,161,39" dtype_id="9">
                        <varref loc="bb,161,26,161,38" name="line0_buffer" dtype_id="24"/>
                        <add loc="bb,161,50,161,51" dtype_id="23">
                          <const loc="bb,161,52,161,57" name="10&apos;h1" dtype_id="23"/>
                          <varref loc="bb,161,39,161,49" name="read_count" dtype_id="23"/>
                        </add>
                      </arraysel>
                    </extend>
                    <const loc="bb,161,58,161,59" name="32&apos;h0" dtype_id="15"/>
                    <const loc="bb,161,58,161,59" name="32&apos;h8" dtype_id="15"/>
                  </sel>
                  <varref loc="bb,161,10,161,22" name="line0_green1" dtype_id="8"/>
                </assigndly>
                <assigndly loc="bb,162,23,162,25" dtype_id="8">
                  <sel loc="bb,162,58,162,59" dtype_id="8">
                    <extend loc="bb,162,38,162,39" dtype_id="32" width="64" widthminv="16">
                      <arraysel loc="bb,162,38,162,39" dtype_id="9">
                        <varref loc="bb,162,26,162,38" name="line0_buffer" dtype_id="24"/>
                        <add loc="bb,162,50,162,51" dtype_id="23">
                          <const loc="bb,162,52,162,57" name="10&apos;h1" dtype_id="23"/>
                          <varref loc="bb,162,39,162,49" name="read_count" dtype_id="23"/>
                        </add>
                      </arraysel>
                    </extend>
                    <const loc="bb,162,58,162,59" name="32&apos;h0" dtype_id="15"/>
                    <const loc="bb,162,58,162,59" name="32&apos;h8" dtype_id="15"/>
                  </sel>
                  <varref loc="bb,162,10,162,21" name="line0_blue1" dtype_id="8"/>
                </assigndly>
                <assigndly loc="bb,164,23,164,25" dtype_id="8">
                  <sel loc="bb,164,50,164,51" dtype_id="8">
                    <extend loc="bb,164,38,164,39" dtype_id="33" width="64" widthminv="16">
                      <arraysel loc="bb,164,38,164,39" dtype_id="9">
                        <varref loc="bb,164,26,164,38" name="line1_buffer" dtype_id="25"/>
                        <varref loc="bb,164,39,164,49" name="read_count" dtype_id="23"/>
                      </arraysel>
                    </extend>
                    <const loc="bb,164,50,164,51" name="32&apos;h0" dtype_id="15"/>
                    <const loc="bb,164,50,164,51" name="32&apos;h8" dtype_id="15"/>
                  </sel>
                  <varref loc="bb,164,10,164,20" name="line1_red0" dtype_id="8"/>
                </assigndly>
                <assigndly loc="bb,165,23,165,25" dtype_id="8">
                  <sel loc="bb,165,50,165,51" dtype_id="8">
                    <extend loc="bb,165,38,165,39" dtype_id="34" width="64" widthminv="16">
                      <arraysel loc="bb,165,38,165,39" dtype_id="9">
                        <varref loc="bb,165,26,165,38" name="line1_buffer" dtype_id="25"/>
                        <varref loc="bb,165,39,165,49" name="read_count" dtype_id="23"/>
                      </arraysel>
                    </extend>
                    <const loc="bb,165,50,165,51" name="32&apos;h0" dtype_id="15"/>
                    <const loc="bb,165,50,165,51" name="32&apos;h8" dtype_id="15"/>
                  </sel>
                  <varref loc="bb,165,10,165,22" name="line1_green0" dtype_id="8"/>
                </assigndly>
                <assigndly loc="bb,166,23,166,25" dtype_id="8">
                  <sel loc="bb,166,58,166,59" dtype_id="8">
                    <extend loc="bb,166,38,166,39" dtype_id="35" width="64" widthminv="16">
                      <arraysel loc="bb,166,38,166,39" dtype_id="9">
                        <varref loc="bb,166,26,166,38" name="line1_buffer" dtype_id="25"/>
                        <add loc="bb,166,50,166,51" dtype_id="23">
                          <const loc="bb,166,52,166,57" name="10&apos;h1" dtype_id="23"/>
                          <varref loc="bb,166,39,166,49" name="read_count" dtype_id="23"/>
                        </add>
                      </arraysel>
                    </extend>
                    <const loc="bb,166,58,166,59" name="32&apos;h0" dtype_id="15"/>
                    <const loc="bb,166,58,166,59" name="32&apos;h8" dtype_id="15"/>
                  </sel>
                  <varref loc="bb,166,10,166,20" name="line1_red1" dtype_id="8"/>
                </assigndly>
                <assigndly loc="bb,167,23,167,25" dtype_id="8">
                  <sel loc="bb,167,58,167,59" dtype_id="8">
                    <extend loc="bb,167,38,167,39" dtype_id="36" width="64" widthminv="16">
                      <arraysel loc="bb,167,38,167,39" dtype_id="9">
                        <varref loc="bb,167,26,167,38" name="line1_buffer" dtype_id="25"/>
                        <add loc="bb,167,50,167,51" dtype_id="23">
                          <const loc="bb,167,52,167,57" name="10&apos;h1" dtype_id="23"/>
                          <varref loc="bb,167,39,167,49" name="read_count" dtype_id="23"/>
                        </add>
                      </arraysel>
                    </extend>
                    <const loc="bb,167,58,167,59" name="32&apos;h0" dtype_id="15"/>
                    <const loc="bb,167,58,167,59" name="32&apos;h8" dtype_id="15"/>
                  </sel>
                  <varref loc="bb,167,10,167,22" name="line1_green1" dtype_id="8"/>
                </assigndly>
                <assigndly loc="bb,169,23,169,25" dtype_id="8">
                  <sel loc="bb,169,50,169,51" dtype_id="8">
                    <extend loc="bb,169,38,169,39" dtype_id="37" width="64" widthminv="16">
                      <arraysel loc="bb,169,38,169,39" dtype_id="9">
                        <varref loc="bb,169,26,169,38" name="line2_buffer" dtype_id="26"/>
                        <varref loc="bb,169,39,169,49" name="read_count" dtype_id="23"/>
                      </arraysel>
                    </extend>
                    <const loc="bb,169,50,169,51" name="32&apos;h0" dtype_id="15"/>
                    <const loc="bb,169,50,169,51" name="32&apos;h8" dtype_id="15"/>
                  </sel>
                  <varref loc="bb,169,10,169,22" name="line2_green0" dtype_id="8"/>
                </assigndly>
                <assigndly loc="bb,170,23,170,25" dtype_id="8">
                  <sel loc="bb,170,50,170,51" dtype_id="8">
                    <extend loc="bb,170,38,170,39" dtype_id="38" width="64" widthminv="16">
                      <arraysel loc="bb,170,38,170,39" dtype_id="9">
                        <varref loc="bb,170,26,170,38" name="line2_buffer" dtype_id="26"/>
                        <varref loc="bb,170,39,170,49" name="read_count" dtype_id="23"/>
                      </arraysel>
                    </extend>
                    <const loc="bb,170,50,170,51" name="32&apos;h0" dtype_id="15"/>
                    <const loc="bb,170,50,170,51" name="32&apos;h8" dtype_id="15"/>
                  </sel>
                  <varref loc="bb,170,10,170,21" name="line2_blue0" dtype_id="8"/>
                </assigndly>
                <assigndly loc="bb,171,23,171,25" dtype_id="8">
                  <sel loc="bb,171,58,171,59" dtype_id="8">
                    <extend loc="bb,171,38,171,39" dtype_id="39" width="64" widthminv="16">
                      <arraysel loc="bb,171,38,171,39" dtype_id="9">
                        <varref loc="bb,171,26,171,38" name="line2_buffer" dtype_id="26"/>
                        <add loc="bb,171,50,171,51" dtype_id="23">
                          <const loc="bb,171,52,171,57" name="10&apos;h1" dtype_id="23"/>
                          <varref loc="bb,171,39,171,49" name="read_count" dtype_id="23"/>
                        </add>
                      </arraysel>
                    </extend>
                    <const loc="bb,171,58,171,59" name="32&apos;h0" dtype_id="15"/>
                    <const loc="bb,171,58,171,59" name="32&apos;h8" dtype_id="15"/>
                  </sel>
                  <varref loc="bb,171,10,171,22" name="line2_green1" dtype_id="8"/>
                </assigndly>
                <assigndly loc="bb,172,23,172,25" dtype_id="8">
                  <sel loc="bb,172,58,172,59" dtype_id="8">
                    <extend loc="bb,172,38,172,39" dtype_id="40" width="64" widthminv="16">
                      <arraysel loc="bb,172,38,172,39" dtype_id="9">
                        <varref loc="bb,172,26,172,38" name="line2_buffer" dtype_id="26"/>
                        <add loc="bb,172,50,172,51" dtype_id="23">
                          <const loc="bb,172,52,172,57" name="10&apos;h1" dtype_id="23"/>
                          <varref loc="bb,172,39,172,49" name="read_count" dtype_id="23"/>
                        </add>
                      </arraysel>
                    </extend>
                    <const loc="bb,172,58,172,59" name="32&apos;h0" dtype_id="15"/>
                    <const loc="bb,172,58,172,59" name="32&apos;h8" dtype_id="15"/>
                  </sel>
                  <varref loc="bb,172,10,172,21" name="line2_blue1" dtype_id="8"/>
                </assigndly>
                <assigndly loc="bb,174,23,174,25" dtype_id="8">
                  <sel loc="bb,174,50,174,51" dtype_id="8">
                    <extend loc="bb,174,38,174,39" dtype_id="41" width="64" widthminv="16">
                      <arraysel loc="bb,174,38,174,39" dtype_id="9">
                        <varref loc="bb,174,26,174,38" name="line3_buffer" dtype_id="27"/>
                        <varref loc="bb,174,39,174,49" name="read_count" dtype_id="23"/>
                      </arraysel>
                    </extend>
                    <const loc="bb,174,50,174,51" name="32&apos;h0" dtype_id="15"/>
                    <const loc="bb,174,50,174,51" name="32&apos;h8" dtype_id="15"/>
                  </sel>
                  <varref loc="bb,174,10,174,20" name="line3_red0" dtype_id="8"/>
                </assigndly>
                <assigndly loc="bb,175,23,175,25" dtype_id="8">
                  <sel loc="bb,175,50,175,51" dtype_id="8">
                    <extend loc="bb,175,38,175,39" dtype_id="42" width="64" widthminv="16">
                      <arraysel loc="bb,175,38,175,39" dtype_id="9">
                        <varref loc="bb,175,26,175,38" name="line3_buffer" dtype_id="27"/>
                        <varref loc="bb,175,39,175,49" name="read_count" dtype_id="23"/>
                      </arraysel>
                    </extend>
                    <const loc="bb,175,50,175,51" name="32&apos;h0" dtype_id="15"/>
                    <const loc="bb,175,50,175,51" name="32&apos;h8" dtype_id="15"/>
                  </sel>
                  <varref loc="bb,175,10,175,22" name="line3_green0" dtype_id="8"/>
                </assigndly>
                <assigndly loc="bb,176,23,176,25" dtype_id="8">
                  <sel loc="bb,176,58,176,59" dtype_id="8">
                    <extend loc="bb,176,38,176,39" dtype_id="43" width="64" widthminv="16">
                      <arraysel loc="bb,176,38,176,39" dtype_id="9">
                        <varref loc="bb,176,26,176,38" name="line3_buffer" dtype_id="27"/>
                        <add loc="bb,176,50,176,51" dtype_id="23">
                          <const loc="bb,176,52,176,57" name="10&apos;h1" dtype_id="23"/>
                          <varref loc="bb,176,39,176,49" name="read_count" dtype_id="23"/>
                        </add>
                      </arraysel>
                    </extend>
                    <const loc="bb,176,58,176,59" name="32&apos;h0" dtype_id="15"/>
                    <const loc="bb,176,58,176,59" name="32&apos;h8" dtype_id="15"/>
                  </sel>
                  <varref loc="bb,176,10,176,20" name="line3_red1" dtype_id="8"/>
                </assigndly>
                <assigndly loc="bb,177,23,177,25" dtype_id="8">
                  <sel loc="bb,177,58,177,59" dtype_id="8">
                    <extend loc="bb,177,38,177,39" dtype_id="44" width="64" widthminv="16">
                      <arraysel loc="bb,177,38,177,39" dtype_id="9">
                        <varref loc="bb,177,26,177,38" name="line3_buffer" dtype_id="27"/>
                        <add loc="bb,177,50,177,51" dtype_id="23">
                          <const loc="bb,177,52,177,57" name="10&apos;h1" dtype_id="23"/>
                          <varref loc="bb,177,39,177,49" name="read_count" dtype_id="23"/>
                        </add>
                      </arraysel>
                    </extend>
                    <const loc="bb,177,58,177,59" name="32&apos;h0" dtype_id="15"/>
                    <const loc="bb,177,58,177,59" name="32&apos;h8" dtype_id="15"/>
                  </sel>
                  <varref loc="bb,177,10,177,22" name="line3_green1" dtype_id="8"/>
                </assigndly>
              </begin>
            </begin>
          </if>
        </begin>
      </always>
      <var loc="bb,182,26,182,34" name="rgb_out1" dtype_id="20" vartype="logic" origName="rgb_out1"/>
      <always loc="bb,184,4,184,13">
        <sentree loc="bb,184,14,184,15">
          <senitem loc="bb,184,16,184,23" edgeType="POS">
            <varref loc="bb,184,24,184,27" name="clk" dtype_id="3"/>
          </senitem>
        </sentree>
        <if loc="bb,184,29,184,31">
          <varref loc="bb,184,33,184,40" name="reading" dtype_id="3"/>
          <begin>
            <begin loc="bb,184,50,184,55">
              <case loc="bb,186,12,186,16">
                <varref loc="bb,186,18,186,31" name="line_not_read" dtype_id="6"/>
                <caseitem loc="bb,187,11,187,12">
                  <const loc="bb,187,7,187,11" name="2&apos;h3" dtype_id="6"/>
                  <begin loc="bb,187,13,187,18">
                    <if loc="bb,188,10,188,12">
                      <varref loc="bb,188,14,188,23" name="odd_pixel" dtype_id="3"/>
                      <begin>
                        <begin loc="bb,196,15,196,20">
                          <assigndly loc="bb,197,29,197,31" dtype_id="8">
                            <varref loc="bb,197,33,197,43" name="line1_red1" dtype_id="8"/>
                            <sel loc="bb,197,21,197,22" dtype_id="8">
                              <varref loc="bb,197,13,197,21" name="rgb_out1" dtype_id="20"/>
                              <const loc="bb,197,25,197,27" name="5&apos;h10" dtype_id="21"/>
                              <const loc="bb,197,22,197,24" name="32&apos;h8" dtype_id="15"/>
                            </sel>
                          </assigndly>
                          <assigndly loc="bb,199,29,199,31" dtype_id="8">
                            <add loc="bb,200,52,200,53" dtype_id="8">
                              <add loc="bb,200,30,200,31" dtype_id="8">
                                <add loc="bb,199,52,199,53" dtype_id="8">
                                  <shiftr loc="bb,199,46,199,48" dtype_id="8">
                                    <varref loc="bb,199,33,199,45" name="line0_green1" dtype_id="8"/>
                                    <const loc="bb,199,49,199,50" name="32&apos;sh2" dtype_id="2"/>
                                  </shiftr>
                                  <shiftr loc="bb,199,68,199,70" dtype_id="8">
                                    <varref loc="bb,199,55,199,67" name="line1_green0" dtype_id="8"/>
                                    <const loc="bb,199,71,199,72" name="32&apos;sh2" dtype_id="2"/>
                                  </shiftr>
                                </add>
                                <shiftr loc="bb,200,46,200,48" dtype_id="8">
                                  <varref loc="bb,200,33,200,45" name="line1_green1" dtype_id="8"/>
                                  <const loc="bb,200,49,200,50" name="32&apos;sh2" dtype_id="2"/>
                                </shiftr>
                              </add>
                              <shiftr loc="bb,200,68,200,70" dtype_id="8">
                                <varref loc="bb,200,55,200,67" name="line2_green1" dtype_id="8"/>
                                <const loc="bb,200,71,200,72" name="32&apos;sh2" dtype_id="2"/>
                              </shiftr>
                            </add>
                            <sel loc="bb,199,21,199,22" dtype_id="8">
                              <varref loc="bb,199,13,199,21" name="rgb_out1" dtype_id="20"/>
                              <const loc="bb,199,25,199,26" name="5&apos;h8" dtype_id="21"/>
                              <const loc="bb,199,22,199,24" name="32&apos;h8" dtype_id="15"/>
                            </sel>
                          </assigndly>
                          <assigndly loc="bb,202,29,202,31" dtype_id="8">
                            <add loc="bb,203,52,203,53" dtype_id="8">
                              <add loc="bb,203,30,203,31" dtype_id="8">
                                <add loc="bb,202,52,202,53" dtype_id="8">
                                  <shiftr loc="bb,202,46,202,48" dtype_id="8">
                                    <varref loc="bb,202,33,202,44" name="line0_blue0" dtype_id="8"/>
                                    <const loc="bb,202,49,202,50" name="32&apos;sh2" dtype_id="2"/>
                                  </shiftr>
                                  <shiftr loc="bb,202,68,202,70" dtype_id="8">
                                    <varref loc="bb,202,55,202,66" name="line0_blue1" dtype_id="8"/>
                                    <const loc="bb,202,71,202,72" name="32&apos;sh2" dtype_id="2"/>
                                  </shiftr>
                                </add>
                                <shiftr loc="bb,203,46,203,48" dtype_id="8">
                                  <varref loc="bb,203,33,203,44" name="line2_blue0" dtype_id="8"/>
                                  <const loc="bb,203,49,203,50" name="32&apos;sh2" dtype_id="2"/>
                                </shiftr>
                              </add>
                              <shiftr loc="bb,203,68,203,70" dtype_id="8">
                                <varref loc="bb,203,55,203,66" name="line2_blue1" dtype_id="8"/>
                                <const loc="bb,203,71,203,72" name="32&apos;sh2" dtype_id="2"/>
                              </shiftr>
                            </add>
                            <sel loc="bb,202,21,202,22" dtype_id="8">
                              <varref loc="bb,202,13,202,21" name="rgb_out1" dtype_id="20"/>
                              <const loc="bb,202,24,202,25" name="5&apos;h0" dtype_id="21"/>
                              <const loc="bb,202,22,202,23" name="32&apos;h8" dtype_id="15"/>
                            </sel>
                          </assigndly>
                        </begin>
                      </begin>
                      <begin>
                        <begin loc="bb,188,33,188,38">
                          <assigndly loc="bb,189,29,189,31" dtype_id="8">
                            <add loc="bb,189,52,189,53" dtype_id="8">
                              <shiftr loc="bb,189,46,189,48" dtype_id="8">
                                <varref loc="bb,189,33,189,43" name="line1_red0" dtype_id="8"/>
                                <const loc="bb,189,49,189,50" name="32&apos;sh1" dtype_id="2"/>
                              </shiftr>
                              <shiftr loc="bb,189,68,189,70" dtype_id="8">
                                <varref loc="bb,189,55,189,65" name="line1_red1" dtype_id="8"/>
                                <const loc="bb,189,71,189,72" name="32&apos;sh1" dtype_id="2"/>
                              </shiftr>
                            </add>
                            <sel loc="bb,189,21,189,22" dtype_id="8">
                              <varref loc="bb,189,13,189,21" name="rgb_out1" dtype_id="20"/>
                              <const loc="bb,189,25,189,27" name="5&apos;h10" dtype_id="21"/>
                              <const loc="bb,189,22,189,24" name="32&apos;h8" dtype_id="15"/>
                            </sel>
                          </assigndly>
                          <assigndly loc="bb,191,29,191,31" dtype_id="8">
                            <add loc="bb,192,52,192,53" dtype_id="8">
                              <add loc="bb,192,30,192,31" dtype_id="8">
                                <add loc="bb,191,52,191,53" dtype_id="8">
                                  <shiftr loc="bb,191,46,191,48" dtype_id="8">
                                    <varref loc="bb,191,33,191,45" name="line0_green0" dtype_id="8"/>
                                    <const loc="bb,191,49,191,50" name="32&apos;sh2" dtype_id="2"/>
                                  </shiftr>
                                  <shiftr loc="bb,191,68,191,70" dtype_id="8">
                                    <varref loc="bb,191,55,191,67" name="line0_green1" dtype_id="8"/>
                                    <const loc="bb,191,71,191,72" name="32&apos;sh2" dtype_id="2"/>
                                  </shiftr>
                                </add>
                                <shiftr loc="bb,192,46,192,48" dtype_id="8">
                                  <varref loc="bb,192,33,192,45" name="line2_green0" dtype_id="8"/>
                                  <const loc="bb,192,49,192,50" name="32&apos;sh2" dtype_id="2"/>
                                </shiftr>
                              </add>
                              <shiftr loc="bb,192,68,192,70" dtype_id="8">
                                <varref loc="bb,192,55,192,67" name="line2_green1" dtype_id="8"/>
                                <const loc="bb,192,71,192,72" name="32&apos;sh2" dtype_id="2"/>
                              </shiftr>
                            </add>
                            <sel loc="bb,191,21,191,22" dtype_id="8">
                              <varref loc="bb,191,13,191,21" name="rgb_out1" dtype_id="20"/>
                              <const loc="bb,191,25,191,26" name="5&apos;h8" dtype_id="21"/>
                              <const loc="bb,191,22,191,24" name="32&apos;h8" dtype_id="15"/>
                            </sel>
                          </assigndly>
                          <assigndly loc="bb,194,29,194,31" dtype_id="8">
                            <add loc="bb,194,52,194,53" dtype_id="8">
                              <shiftr loc="bb,194,46,194,48" dtype_id="8">
                                <varref loc="bb,194,33,194,44" name="line0_blue0" dtype_id="8"/>
                                <const loc="bb,194,49,194,50" name="32&apos;sh1" dtype_id="2"/>
                              </shiftr>
                              <shiftr loc="bb,194,68,194,70" dtype_id="8">
                                <varref loc="bb,194,55,194,66" name="line2_blue0" dtype_id="8"/>
                                <const loc="bb,194,71,194,72" name="32&apos;sh1" dtype_id="2"/>
                              </shiftr>
                            </add>
                            <sel loc="bb,194,21,194,22" dtype_id="8">
                              <varref loc="bb,194,13,194,21" name="rgb_out1" dtype_id="20"/>
                              <const loc="bb,194,24,194,25" name="5&apos;h0" dtype_id="21"/>
                              <const loc="bb,194,22,194,23" name="32&apos;h8" dtype_id="15"/>
                            </sel>
                          </assigndly>
                        </begin>
                      </begin>
                    </if>
                  </begin>
                </caseitem>
                <caseitem loc="bb,207,11,207,12">
                  <const loc="bb,207,7,207,11" name="2&apos;h0" dtype_id="6"/>
                  <begin loc="bb,207,13,207,18">
                    <if loc="bb,208,10,208,12">
                      <varref loc="bb,208,14,208,23" name="odd_pixel" dtype_id="3"/>
                      <begin>
                        <begin loc="bb,217,15,217,20">
                          <assigndly loc="bb,218,29,218,31" dtype_id="8">
                            <add loc="bb,218,52,218,53" dtype_id="8">
                              <shiftr loc="bb,218,46,218,48" dtype_id="8">
                                <varref loc="bb,218,33,218,43" name="line1_red1" dtype_id="8"/>
                                <const loc="bb,218,49,218,50" name="32&apos;sh1" dtype_id="2"/>
                              </shiftr>
                              <shiftr loc="bb,218,68,218,70" dtype_id="8">
                                <varref loc="bb,218,55,218,65" name="line3_red1" dtype_id="8"/>
                                <const loc="bb,218,71,218,72" name="32&apos;sh1" dtype_id="2"/>
                              </shiftr>
                            </add>
                            <sel loc="bb,218,21,218,22" dtype_id="8">
                              <varref loc="bb,218,13,218,21" name="rgb_out1" dtype_id="20"/>
                              <const loc="bb,218,25,218,27" name="5&apos;h10" dtype_id="21"/>
                              <const loc="bb,218,22,218,24" name="32&apos;h8" dtype_id="15"/>
                            </sel>
                          </assigndly>
                          <assigndly loc="bb,220,29,220,31" dtype_id="8">
                            <add loc="bb,221,52,221,53" dtype_id="8">
                              <add loc="bb,221,30,221,31" dtype_id="8">
                                <add loc="bb,220,52,220,53" dtype_id="8">
                                  <shiftr loc="bb,220,46,220,48" dtype_id="8">
                                    <varref loc="bb,220,33,220,45" name="line1_green0" dtype_id="8"/>
                                    <const loc="bb,220,49,220,50" name="32&apos;sh2" dtype_id="2"/>
                                  </shiftr>
                                  <shiftr loc="bb,220,68,220,70" dtype_id="8">
                                    <varref loc="bb,220,55,220,67" name="line1_green1" dtype_id="8"/>
                                    <const loc="bb,220,71,220,72" name="32&apos;sh2" dtype_id="2"/>
                                  </shiftr>
                                </add>
                                <shiftr loc="bb,221,46,221,48" dtype_id="8">
                                  <varref loc="bb,221,33,221,45" name="line3_green0" dtype_id="8"/>
                                  <const loc="bb,221,49,221,50" name="32&apos;sh2" dtype_id="2"/>
                                </shiftr>
                              </add>
                              <shiftr loc="bb,221,68,221,70" dtype_id="8">
                                <varref loc="bb,221,55,221,67" name="line3_green1" dtype_id="8"/>
                                <const loc="bb,221,71,221,72" name="32&apos;sh2" dtype_id="2"/>
                              </shiftr>
                            </add>
                            <sel loc="bb,220,21,220,22" dtype_id="8">
                              <varref loc="bb,220,13,220,21" name="rgb_out1" dtype_id="20"/>
                              <const loc="bb,220,25,220,26" name="5&apos;h8" dtype_id="21"/>
                              <const loc="bb,220,22,220,24" name="32&apos;h8" dtype_id="15"/>
                            </sel>
                          </assigndly>
                          <assigndly loc="bb,223,29,223,31" dtype_id="8">
                            <add loc="bb,223,52,223,53" dtype_id="8">
                              <shiftr loc="bb,223,46,223,48" dtype_id="8">
                                <varref loc="bb,223,33,223,44" name="line2_blue0" dtype_id="8"/>
                                <const loc="bb,223,49,223,50" name="32&apos;sh1" dtype_id="2"/>
                              </shiftr>
                              <shiftr loc="bb,223,68,223,70" dtype_id="8">
                                <varref loc="bb,223,55,223,66" name="line2_blue1" dtype_id="8"/>
                                <const loc="bb,223,71,223,72" name="32&apos;sh1" dtype_id="2"/>
                              </shiftr>
                            </add>
                            <sel loc="bb,223,21,223,22" dtype_id="8">
                              <varref loc="bb,223,13,223,21" name="rgb_out1" dtype_id="20"/>
                              <const loc="bb,223,24,223,25" name="5&apos;h0" dtype_id="21"/>
                              <const loc="bb,223,22,223,23" name="32&apos;h8" dtype_id="15"/>
                            </sel>
                          </assigndly>
                        </begin>
                      </begin>
                      <begin>
                        <begin loc="bb,208,33,208,38">
                          <assigndly loc="bb,209,29,209,31" dtype_id="8">
                            <add loc="bb,210,52,210,53" dtype_id="8">
                              <add loc="bb,210,30,210,31" dtype_id="8">
                                <add loc="bb,209,52,209,53" dtype_id="8">
                                  <shiftr loc="bb,209,46,209,48" dtype_id="8">
                                    <varref loc="bb,209,33,209,43" name="line1_red0" dtype_id="8"/>
                                    <const loc="bb,209,49,209,50" name="32&apos;sh2" dtype_id="2"/>
                                  </shiftr>
                                  <shiftr loc="bb,209,68,209,70" dtype_id="8">
                                    <varref loc="bb,209,55,209,65" name="line1_red1" dtype_id="8"/>
                                    <const loc="bb,209,71,209,72" name="32&apos;sh2" dtype_id="2"/>
                                  </shiftr>
                                </add>
                                <shiftr loc="bb,210,46,210,48" dtype_id="8">
                                  <varref loc="bb,210,33,210,43" name="line3_red0" dtype_id="8"/>
                                  <const loc="bb,210,49,210,50" name="32&apos;sh2" dtype_id="2"/>
                                </shiftr>
                              </add>
                              <shiftr loc="bb,210,68,210,70" dtype_id="8">
                                <varref loc="bb,210,55,210,65" name="line3_red1" dtype_id="8"/>
                                <const loc="bb,210,71,210,72" name="32&apos;sh2" dtype_id="2"/>
                              </shiftr>
                            </add>
                            <sel loc="bb,209,21,209,22" dtype_id="8">
                              <varref loc="bb,209,13,209,21" name="rgb_out1" dtype_id="20"/>
                              <const loc="bb,209,25,209,27" name="5&apos;h10" dtype_id="21"/>
                              <const loc="bb,209,22,209,24" name="32&apos;h8" dtype_id="15"/>
                            </sel>
                          </assigndly>
                          <assigndly loc="bb,212,29,212,31" dtype_id="8">
                            <add loc="bb,213,52,213,53" dtype_id="8">
                              <add loc="bb,213,30,213,31" dtype_id="8">
                                <add loc="bb,212,52,212,53" dtype_id="8">
                                  <shiftr loc="bb,212,46,212,48" dtype_id="8">
                                    <varref loc="bb,212,33,212,45" name="line1_green0" dtype_id="8"/>
                                    <const loc="bb,212,49,212,50" name="32&apos;sh2" dtype_id="2"/>
                                  </shiftr>
                                  <shiftr loc="bb,212,68,212,70" dtype_id="8">
                                    <varref loc="bb,212,55,212,67" name="line2_green0" dtype_id="8"/>
                                    <const loc="bb,212,71,212,72" name="32&apos;sh2" dtype_id="2"/>
                                  </shiftr>
                                </add>
                                <shiftr loc="bb,213,46,213,48" dtype_id="8">
                                  <varref loc="bb,213,33,213,45" name="line2_green1" dtype_id="8"/>
                                  <const loc="bb,213,49,213,50" name="32&apos;sh2" dtype_id="2"/>
                                </shiftr>
                              </add>
                              <shiftr loc="bb,213,68,213,70" dtype_id="8">
                                <varref loc="bb,213,55,213,67" name="line3_green0" dtype_id="8"/>
                                <const loc="bb,213,71,213,72" name="32&apos;sh2" dtype_id="2"/>
                              </shiftr>
                            </add>
                            <sel loc="bb,212,21,212,22" dtype_id="8">
                              <varref loc="bb,212,13,212,21" name="rgb_out1" dtype_id="20"/>
                              <const loc="bb,212,25,212,26" name="5&apos;h8" dtype_id="21"/>
                              <const loc="bb,212,22,212,24" name="32&apos;h8" dtype_id="15"/>
                            </sel>
                          </assigndly>
                          <assigndly loc="bb,215,29,215,31" dtype_id="8">
                            <varref loc="bb,215,33,215,44" name="line2_blue0" dtype_id="8"/>
                            <sel loc="bb,215,21,215,22" dtype_id="8">
                              <varref loc="bb,215,13,215,21" name="rgb_out1" dtype_id="20"/>
                              <const loc="bb,215,24,215,25" name="5&apos;h0" dtype_id="21"/>
                              <const loc="bb,215,22,215,23" name="32&apos;h8" dtype_id="15"/>
                            </sel>
                          </assigndly>
                        </begin>
                      </begin>
                    </if>
                  </begin>
                </caseitem>
                <caseitem loc="bb,227,11,227,12">
                  <const loc="bb,227,7,227,11" name="2&apos;h1" dtype_id="6"/>
                  <begin loc="bb,227,13,227,18">
                    <if loc="bb,228,10,228,12">
                      <varref loc="bb,228,14,228,23" name="odd_pixel" dtype_id="3"/>
                      <begin>
                        <begin loc="bb,236,15,236,20">
                          <assigndly loc="bb,237,29,237,31" dtype_id="8">
                            <varref loc="bb,237,33,237,43" name="line3_red1" dtype_id="8"/>
                            <sel loc="bb,237,21,237,22" dtype_id="8">
                              <varref loc="bb,237,13,237,21" name="rgb_out1" dtype_id="20"/>
                              <const loc="bb,237,25,237,27" name="5&apos;h10" dtype_id="21"/>
                              <const loc="bb,237,22,237,24" name="32&apos;h8" dtype_id="15"/>
                            </sel>
                          </assigndly>
                          <assigndly loc="bb,239,29,239,31" dtype_id="8">
                            <add loc="bb,240,52,240,53" dtype_id="8">
                              <add loc="bb,240,30,240,31" dtype_id="8">
                                <add loc="bb,239,52,239,53" dtype_id="8">
                                  <shiftr loc="bb,239,46,239,48" dtype_id="8">
                                    <varref loc="bb,239,33,239,45" name="line2_green1" dtype_id="8"/>
                                    <const loc="bb,239,49,239,50" name="32&apos;sh2" dtype_id="2"/>
                                  </shiftr>
                                  <shiftr loc="bb,239,68,239,70" dtype_id="8">
                                    <varref loc="bb,239,55,239,67" name="line3_green0" dtype_id="8"/>
                                    <const loc="bb,239,71,239,72" name="32&apos;sh2" dtype_id="2"/>
                                  </shiftr>
                                </add>
                                <shiftr loc="bb,240,46,240,48" dtype_id="8">
                                  <varref loc="bb,240,33,240,45" name="line3_green1" dtype_id="8"/>
                                  <const loc="bb,240,49,240,50" name="32&apos;sh2" dtype_id="2"/>
                                </shiftr>
                              </add>
                              <shiftr loc="bb,240,68,240,70" dtype_id="8">
                                <varref loc="bb,240,55,240,67" name="line0_green1" dtype_id="8"/>
                                <const loc="bb,240,71,240,72" name="32&apos;sh2" dtype_id="2"/>
                              </shiftr>
                            </add>
                            <sel loc="bb,239,21,239,22" dtype_id="8">
                              <varref loc="bb,239,13,239,21" name="rgb_out1" dtype_id="20"/>
                              <const loc="bb,239,25,239,26" name="5&apos;h8" dtype_id="21"/>
                              <const loc="bb,239,22,239,24" name="32&apos;h8" dtype_id="15"/>
                            </sel>
                          </assigndly>
                          <assigndly loc="bb,242,29,242,31" dtype_id="8">
                            <add loc="bb,243,52,243,53" dtype_id="8">
                              <add loc="bb,243,30,243,31" dtype_id="8">
                                <add loc="bb,242,52,242,53" dtype_id="8">
                                  <shiftr loc="bb,242,46,242,48" dtype_id="8">
                                    <varref loc="bb,242,33,242,44" name="line2_blue0" dtype_id="8"/>
                                    <const loc="bb,242,49,242,50" name="32&apos;sh2" dtype_id="2"/>
                                  </shiftr>
                                  <shiftr loc="bb,242,68,242,70" dtype_id="8">
                                    <varref loc="bb,242,55,242,66" name="line2_blue1" dtype_id="8"/>
                                    <const loc="bb,242,71,242,72" name="32&apos;sh2" dtype_id="2"/>
                                  </shiftr>
                                </add>
                                <shiftr loc="bb,243,46,243,48" dtype_id="8">
                                  <varref loc="bb,243,33,243,44" name="line0_blue0" dtype_id="8"/>
                                  <const loc="bb,243,49,243,50" name="32&apos;sh2" dtype_id="2"/>
                                </shiftr>
                              </add>
                              <shiftr loc="bb,243,68,243,70" dtype_id="8">
                                <varref loc="bb,243,55,243,66" name="line0_blue1" dtype_id="8"/>
                                <const loc="bb,243,71,243,72" name="32&apos;sh2" dtype_id="2"/>
                              </shiftr>
                            </add>
                            <sel loc="bb,242,21,242,22" dtype_id="8">
                              <varref loc="bb,242,13,242,21" name="rgb_out1" dtype_id="20"/>
                              <const loc="bb,242,24,242,25" name="5&apos;h0" dtype_id="21"/>
                              <const loc="bb,242,22,242,23" name="32&apos;h8" dtype_id="15"/>
                            </sel>
                          </assigndly>
                        </begin>
                      </begin>
                      <begin>
                        <begin loc="bb,228,33,228,38">
                          <assigndly loc="bb,229,29,229,31" dtype_id="8">
                            <add loc="bb,229,52,229,53" dtype_id="8">
                              <shiftr loc="bb,229,46,229,48" dtype_id="8">
                                <varref loc="bb,229,33,229,43" name="line3_red0" dtype_id="8"/>
                                <const loc="bb,229,49,229,50" name="32&apos;sh1" dtype_id="2"/>
                              </shiftr>
                              <shiftr loc="bb,229,68,229,70" dtype_id="8">
                                <varref loc="bb,229,55,229,65" name="line3_red1" dtype_id="8"/>
                                <const loc="bb,229,71,229,72" name="32&apos;sh1" dtype_id="2"/>
                              </shiftr>
                            </add>
                            <sel loc="bb,229,21,229,22" dtype_id="8">
                              <varref loc="bb,229,13,229,21" name="rgb_out1" dtype_id="20"/>
                              <const loc="bb,229,25,229,27" name="5&apos;h10" dtype_id="21"/>
                              <const loc="bb,229,22,229,24" name="32&apos;h8" dtype_id="15"/>
                            </sel>
                          </assigndly>
                          <assigndly loc="bb,231,29,231,31" dtype_id="8">
                            <add loc="bb,232,52,232,53" dtype_id="8">
                              <add loc="bb,232,30,232,31" dtype_id="8">
                                <add loc="bb,231,52,231,53" dtype_id="8">
                                  <shiftr loc="bb,231,46,231,48" dtype_id="8">
                                    <varref loc="bb,231,33,231,45" name="line2_green0" dtype_id="8"/>
                                    <const loc="bb,231,49,231,50" name="32&apos;sh2" dtype_id="2"/>
                                  </shiftr>
                                  <shiftr loc="bb,231,68,231,70" dtype_id="8">
                                    <varref loc="bb,231,55,231,67" name="line2_green1" dtype_id="8"/>
                                    <const loc="bb,231,71,231,72" name="32&apos;sh2" dtype_id="2"/>
                                  </shiftr>
                                </add>
                                <shiftr loc="bb,232,46,232,48" dtype_id="8">
                                  <varref loc="bb,232,33,232,45" name="line0_green0" dtype_id="8"/>
                                  <const loc="bb,232,49,232,50" name="32&apos;sh2" dtype_id="2"/>
                                </shiftr>
                              </add>
                              <shiftr loc="bb,232,68,232,70" dtype_id="8">
                                <varref loc="bb,232,55,232,67" name="line0_green1" dtype_id="8"/>
                                <const loc="bb,232,71,232,72" name="32&apos;sh2" dtype_id="2"/>
                              </shiftr>
                            </add>
                            <sel loc="bb,231,21,231,22" dtype_id="8">
                              <varref loc="bb,231,13,231,21" name="rgb_out1" dtype_id="20"/>
                              <const loc="bb,231,25,231,26" name="5&apos;h8" dtype_id="21"/>
                              <const loc="bb,231,22,231,24" name="32&apos;h8" dtype_id="15"/>
                            </sel>
                          </assigndly>
                          <assigndly loc="bb,234,29,234,31" dtype_id="8">
                            <add loc="bb,234,52,234,53" dtype_id="8">
                              <shiftr loc="bb,234,46,234,48" dtype_id="8">
                                <varref loc="bb,234,33,234,44" name="line2_blue0" dtype_id="8"/>
                                <const loc="bb,234,49,234,50" name="32&apos;sh1" dtype_id="2"/>
                              </shiftr>
                              <shiftr loc="bb,234,68,234,70" dtype_id="8">
                                <varref loc="bb,234,55,234,66" name="line0_blue0" dtype_id="8"/>
                                <const loc="bb,234,71,234,72" name="32&apos;sh1" dtype_id="2"/>
                              </shiftr>
                            </add>
                            <sel loc="bb,234,21,234,22" dtype_id="8">
                              <varref loc="bb,234,13,234,21" name="rgb_out1" dtype_id="20"/>
                              <const loc="bb,234,24,234,25" name="5&apos;h0" dtype_id="21"/>
                              <const loc="bb,234,22,234,23" name="32&apos;h8" dtype_id="15"/>
                            </sel>
                          </assigndly>
                        </begin>
                      </begin>
                    </if>
                  </begin>
                </caseitem>
                <caseitem loc="bb,247,7,247,14">
                  <begin loc="bb,247,16,247,21">
                    <if loc="bb,248,10,248,12">
                      <varref loc="bb,248,14,248,23" name="odd_pixel" dtype_id="3"/>
                      <begin>
                        <begin loc="bb,257,15,257,20">
                          <assigndly loc="bb,258,29,258,31" dtype_id="8">
                            <add loc="bb,258,52,258,53" dtype_id="8">
                              <shiftr loc="bb,258,46,258,48" dtype_id="8">
                                <varref loc="bb,258,33,258,43" name="line3_red1" dtype_id="8"/>
                                <const loc="bb,258,49,258,50" name="32&apos;sh1" dtype_id="2"/>
                              </shiftr>
                              <shiftr loc="bb,258,68,258,70" dtype_id="8">
                                <varref loc="bb,258,55,258,65" name="line1_red1" dtype_id="8"/>
                                <const loc="bb,258,71,258,72" name="32&apos;sh1" dtype_id="2"/>
                              </shiftr>
                            </add>
                            <sel loc="bb,258,21,258,22" dtype_id="8">
                              <varref loc="bb,258,13,258,21" name="rgb_out1" dtype_id="20"/>
                              <const loc="bb,258,25,258,27" name="5&apos;h10" dtype_id="21"/>
                              <const loc="bb,258,22,258,24" name="32&apos;h8" dtype_id="15"/>
                            </sel>
                          </assigndly>
                          <assigndly loc="bb,260,29,260,31" dtype_id="8">
                            <add loc="bb,261,52,261,53" dtype_id="8">
                              <add loc="bb,261,30,261,31" dtype_id="8">
                                <add loc="bb,260,52,260,53" dtype_id="8">
                                  <shiftr loc="bb,260,46,260,48" dtype_id="8">
                                    <varref loc="bb,260,33,260,45" name="line3_green0" dtype_id="8"/>
                                    <const loc="bb,260,49,260,50" name="32&apos;sh2" dtype_id="2"/>
                                  </shiftr>
                                  <shiftr loc="bb,260,68,260,70" dtype_id="8">
                                    <varref loc="bb,260,55,260,67" name="line3_green1" dtype_id="8"/>
                                    <const loc="bb,260,71,260,72" name="32&apos;sh2" dtype_id="2"/>
                                  </shiftr>
                                </add>
                                <shiftr loc="bb,261,46,261,48" dtype_id="8">
                                  <varref loc="bb,261,33,261,45" name="line1_green0" dtype_id="8"/>
                                  <const loc="bb,261,49,261,50" name="32&apos;sh2" dtype_id="2"/>
                                </shiftr>
                              </add>
                              <shiftr loc="bb,261,68,261,70" dtype_id="8">
                                <varref loc="bb,261,55,261,67" name="line1_green1" dtype_id="8"/>
                                <const loc="bb,261,71,261,72" name="32&apos;sh2" dtype_id="2"/>
                              </shiftr>
                            </add>
                            <sel loc="bb,260,21,260,22" dtype_id="8">
                              <varref loc="bb,260,13,260,21" name="rgb_out1" dtype_id="20"/>
                              <const loc="bb,260,25,260,26" name="5&apos;h8" dtype_id="21"/>
                              <const loc="bb,260,22,260,24" name="32&apos;h8" dtype_id="15"/>
                            </sel>
                          </assigndly>
                          <assigndly loc="bb,263,29,263,31" dtype_id="8">
                            <add loc="bb,263,52,263,53" dtype_id="8">
                              <shiftr loc="bb,263,46,263,48" dtype_id="8">
                                <varref loc="bb,263,33,263,44" name="line0_blue0" dtype_id="8"/>
                                <const loc="bb,263,49,263,50" name="32&apos;sh1" dtype_id="2"/>
                              </shiftr>
                              <shiftr loc="bb,263,68,263,70" dtype_id="8">
                                <varref loc="bb,263,55,263,66" name="line0_blue1" dtype_id="8"/>
                                <const loc="bb,263,71,263,72" name="32&apos;sh1" dtype_id="2"/>
                              </shiftr>
                            </add>
                            <sel loc="bb,263,21,263,22" dtype_id="8">
                              <varref loc="bb,263,13,263,21" name="rgb_out1" dtype_id="20"/>
                              <const loc="bb,263,24,263,25" name="5&apos;h0" dtype_id="21"/>
                              <const loc="bb,263,22,263,23" name="32&apos;h8" dtype_id="15"/>
                            </sel>
                          </assigndly>
                        </begin>
                      </begin>
                      <begin>
                        <begin loc="bb,248,33,248,38">
                          <assigndly loc="bb,249,29,249,31" dtype_id="8">
                            <add loc="bb,250,52,250,53" dtype_id="8">
                              <add loc="bb,250,30,250,31" dtype_id="8">
                                <add loc="bb,249,52,249,53" dtype_id="8">
                                  <shiftr loc="bb,249,46,249,48" dtype_id="8">
                                    <varref loc="bb,249,33,249,43" name="line3_red0" dtype_id="8"/>
                                    <const loc="bb,249,49,249,50" name="32&apos;sh2" dtype_id="2"/>
                                  </shiftr>
                                  <shiftr loc="bb,249,68,249,70" dtype_id="8">
                                    <varref loc="bb,249,55,249,65" name="line3_red1" dtype_id="8"/>
                                    <const loc="bb,249,71,249,72" name="32&apos;sh2" dtype_id="2"/>
                                  </shiftr>
                                </add>
                                <shiftr loc="bb,250,46,250,48" dtype_id="8">
                                  <varref loc="bb,250,33,250,43" name="line1_red0" dtype_id="8"/>
                                  <const loc="bb,250,49,250,50" name="32&apos;sh2" dtype_id="2"/>
                                </shiftr>
                              </add>
                              <shiftr loc="bb,250,68,250,70" dtype_id="8">
                                <varref loc="bb,250,55,250,65" name="line1_red1" dtype_id="8"/>
                                <const loc="bb,250,71,250,72" name="32&apos;sh2" dtype_id="2"/>
                              </shiftr>
                            </add>
                            <sel loc="bb,249,21,249,22" dtype_id="8">
                              <varref loc="bb,249,13,249,21" name="rgb_out1" dtype_id="20"/>
                              <const loc="bb,249,25,249,27" name="5&apos;h10" dtype_id="21"/>
                              <const loc="bb,249,22,249,24" name="32&apos;h8" dtype_id="15"/>
                            </sel>
                          </assigndly>
                          <assigndly loc="bb,252,29,252,31" dtype_id="8">
                            <add loc="bb,253,52,253,53" dtype_id="8">
                              <add loc="bb,253,30,253,31" dtype_id="8">
                                <add loc="bb,252,52,252,53" dtype_id="8">
                                  <shiftr loc="bb,252,46,252,48" dtype_id="8">
                                    <varref loc="bb,252,33,252,45" name="line3_green0" dtype_id="8"/>
                                    <const loc="bb,252,49,252,50" name="32&apos;sh2" dtype_id="2"/>
                                  </shiftr>
                                  <shiftr loc="bb,252,68,252,70" dtype_id="8">
                                    <varref loc="bb,252,55,252,67" name="line0_green0" dtype_id="8"/>
                                    <const loc="bb,252,71,252,72" name="32&apos;sh2" dtype_id="2"/>
                                  </shiftr>
                                </add>
                                <shiftr loc="bb,253,46,253,48" dtype_id="8">
                                  <varref loc="bb,253,33,253,45" name="line0_green1" dtype_id="8"/>
                                  <const loc="bb,253,49,253,50" name="32&apos;sh2" dtype_id="2"/>
                                </shiftr>
                              </add>
                              <shiftr loc="bb,253,68,253,70" dtype_id="8">
                                <varref loc="bb,253,55,253,67" name="line1_green0" dtype_id="8"/>
                                <const loc="bb,253,71,253,72" name="32&apos;sh2" dtype_id="2"/>
                              </shiftr>
                            </add>
                            <sel loc="bb,252,21,252,22" dtype_id="8">
                              <varref loc="bb,252,13,252,21" name="rgb_out1" dtype_id="20"/>
                              <const loc="bb,252,25,252,26" name="5&apos;h8" dtype_id="21"/>
                              <const loc="bb,252,22,252,24" name="32&apos;h8" dtype_id="15"/>
                            </sel>
                          </assigndly>
                          <assigndly loc="bb,255,29,255,31" dtype_id="8">
                            <varref loc="bb,255,33,255,44" name="line0_blue0" dtype_id="8"/>
                            <sel loc="bb,255,21,255,22" dtype_id="8">
                              <varref loc="bb,255,13,255,21" name="rgb_out1" dtype_id="20"/>
                              <const loc="bb,255,24,255,25" name="5&apos;h0" dtype_id="21"/>
                              <const loc="bb,255,22,255,23" name="32&apos;h8" dtype_id="15"/>
                            </sel>
                          </assigndly>
                        </begin>
                      </begin>
                    </if>
                  </begin>
                </caseitem>
              </case>
            </begin>
          </begin>
        </if>
      </always>
      <var loc="bb,98,28,98,29" name="__VdfgRegularize_hc8e54541_0_0" dtype_id="3" vartype="logic" origName="__VdfgRegularize_hc8e54541_0_0"/>
      <contassign loc="bb,97,41,97,42" dtype_id="14">
        <concat loc="bb,97,41,97,42" dtype_id="14">
          <and loc="bb,100,41,100,42" dtype_id="3">
            <varref loc="bb,98,28,98,29" name="__VdfgRegularize_hc8e54541_0_0" dtype_id="3"/>
            <eq loc="bb,100,56,100,58" dtype_id="3">
              <const loc="bb,100,59,100,63" name="2&apos;h3" dtype_id="6"/>
              <varref loc="bb,73,16,73,27" name="wr_line_sel" dtype_id="6"/>
            </eq>
          </and>
          <concat loc="bb,97,41,97,42" dtype_id="7">
            <and loc="bb,99,41,99,42" dtype_id="3">
              <varref loc="bb,98,28,98,29" name="__VdfgRegularize_hc8e54541_0_0" dtype_id="3"/>
              <eq loc="bb,99,56,99,58" dtype_id="3">
                <const loc="bb,99,59,99,63" name="2&apos;h2" dtype_id="6"/>
                <varref loc="bb,73,16,73,27" name="wr_line_sel" dtype_id="6"/>
              </eq>
            </and>
            <concat loc="bb,97,41,97,42" dtype_id="6">
              <and loc="bb,98,41,98,42" dtype_id="3">
                <varref loc="bb,98,28,98,29" name="__VdfgRegularize_hc8e54541_0_0" dtype_id="3"/>
                <eq loc="bb,98,56,98,58" dtype_id="3">
                  <const loc="bb,98,59,98,63" name="2&apos;h1" dtype_id="6"/>
                  <varref loc="bb,73,16,73,27" name="wr_line_sel" dtype_id="6"/>
                </eq>
              </and>
              <and loc="bb,97,41,97,42" dtype_id="3">
                <varref loc="bb,98,28,98,29" name="__VdfgRegularize_hc8e54541_0_0" dtype_id="3"/>
                <eq loc="bb,97,56,97,58" dtype_id="3">
                  <const loc="bb,97,59,97,63" name="2&apos;h0" dtype_id="6"/>
                  <varref loc="bb,73,16,73,27" name="wr_line_sel" dtype_id="6"/>
                </eq>
              </and>
            </concat>
          </concat>
        </concat>
        <varref loc="bb,97,41,97,42" name="wen" dtype_id="14"/>
      </contassign>
      <contassign loc="bb,98,28,98,29" dtype_id="3">
        <and loc="bb,98,28,98,29" dtype_id="3">
          <varref loc="bb,57,24,57,34" name="data_valid" dtype_id="3"/>
          <varref loc="bb,72,16,72,23" name="writing" dtype_id="3"/>
        </and>
        <varref loc="bb,98,28,98,29" name="__VdfgRegularize_hc8e54541_0_0" dtype_id="3"/>
      </contassign>
      <contassign loc="bb,319,31,319,32" dtype_id="20">
        <concat loc="bb,319,31,319,32" dtype_id="20">
          <not loc="bb,317,22,317,23" dtype_id="8">
            <sel loc="bb,317,31,317,32" dtype_id="8">
              <varref loc="bb,182,26,182,34" name="rgb_out1" dtype_id="20"/>
              <const loc="bb,317,31,317,32" name="32&apos;h10" dtype_id="15"/>
              <const loc="bb,317,31,317,32" name="32&apos;h8" dtype_id="15"/>
            </sel>
          </not>
          <concat loc="bb,319,31,319,32" dtype_id="17">
            <not loc="bb,318,22,318,23" dtype_id="8">
              <sel loc="bb,318,31,318,32" dtype_id="8">
                <varref loc="bb,182,26,182,34" name="rgb_out1" dtype_id="20"/>
                <const loc="bb,318,31,318,32" name="32&apos;h8" dtype_id="15"/>
                <const loc="bb,318,31,318,32" name="32&apos;h8" dtype_id="15"/>
              </sel>
            </not>
            <sel loc="bb,319,31,319,32" dtype_id="8">
              <varref loc="bb,182,26,182,34" name="rgb_out1" dtype_id="20"/>
              <const loc="bb,319,31,319,32" name="32&apos;h0" dtype_id="15"/>
              <const loc="bb,319,31,319,32" name="32&apos;h8" dtype_id="15"/>
            </sel>
          </concat>
        </concat>
        <varref loc="bb,319,31,319,32" name="rgb_out" dtype_id="20"/>
      </contassign>
    </module>
    <module loc="bc,40,8,40,16" name="rgb2hdmi" origName="rgb2hdmi">
      <var loc="bc,45,17,45,20" name="clk" dtype_id="3" dir="input" pinIndex="1" vartype="logic" origName="clk"/>
      <var loc="bc,46,17,46,22" name="reset" dtype_id="3" dir="input" pinIndex="2" vartype="logic" origName="reset"/>
      <var loc="bc,48,17,48,28" name="csi_in_line" dtype_id="3" dir="input" pinIndex="3" vartype="logic" origName="csi_in_line"/>
      <var loc="bc,49,17,49,29" name="csi_in_frame" dtype_id="3" dir="input" pinIndex="4" vartype="logic" origName="csi_in_frame"/>
      <var loc="bc,51,17,51,24" name="rgb_pix" dtype_id="10" dir="input" pinIndex="5" vartype="pix_t" origName="rgb_pix"/>
      <var loc="bc,52,17,52,28" name="rgb_reading" dtype_id="3" dir="input" pinIndex="6" vartype="logic" origName="rgb_reading"/>
      <var loc="bc,53,17,53,26" name="rgb_valid" dtype_id="3" dir="output" pinIndex="7" vartype="logic" origName="rgb_valid"/>
      <var loc="bc,56,17,56,24" name="clk_pix" dtype_id="3" dir="input" pinIndex="8" vartype="logic" origName="clk_pix"/>
      <var loc="bc,58,17,58,27" name="hdmi_frame" dtype_id="3" dir="input" pinIndex="9" vartype="logic" origName="hdmi_frame"/>
      <var loc="bc,59,17,59,27" name="hdmi_blank" dtype_id="3" dir="input" pinIndex="10" vartype="logic" origName="hdmi_blank"/>
      <var loc="bc,60,17,60,29" name="hdmi_reset_n" dtype_id="3" dir="output" pinIndex="11" vartype="logic" origName="hdmi_reset_n"/>
      <var loc="bc,61,17,61,25" name="hdmi_pix" dtype_id="10" dir="output" pinIndex="12" vartype="pix_t" origName="hdmi_pix"/>
      <var loc="bc,67,12,67,27" name="csi_in_line_dly" dtype_id="3" vartype="logic" origName="csi_in_line_dly"/>
      <var loc="bc,68,12,68,26" name="csi_line_count" dtype_id="16" vartype="bus11_t" origName="csi_line_count"/>
      <always loc="bc,70,4,70,13">
        <sentree loc="bc,70,14,70,15">
          <senitem loc="bc,70,16,70,23" edgeType="POS">
            <varref loc="bc,70,24,70,27" name="clk" dtype_id="3"/>
          </senitem>
        </sentree>
        <begin loc="bc,70,29,70,34">
          <if loc="bc,71,7,71,9">
            <varref loc="bc,71,11,71,16" name="reset" dtype_id="3"/>
            <begin>
              <begin loc="bc,71,26,71,31">
                <assigndly loc="bc,72,26,72,28" dtype_id="3">
                  <const loc="bc,72,29,72,33" name="1&apos;h0" dtype_id="3"/>
                  <varref loc="bc,72,10,72,25" name="csi_in_line_dly" dtype_id="3"/>
                </assigndly>
                <assigndly loc="bc,73,26,73,28" dtype_id="16">
                  <const loc="bc,73,29,73,31" name="11&apos;h0" dtype_id="16"/>
                  <varref loc="bc,73,10,73,24" name="csi_line_count" dtype_id="16"/>
                </assigndly>
                <assigndly loc="bc,75,26,75,28" dtype_id="3">
                  <const loc="bc,75,29,75,33" name="1&apos;h0" dtype_id="3"/>
                  <varref loc="bc,75,10,75,19" name="rgb_valid" dtype_id="3"/>
                </assigndly>
                <assigndly loc="bc,76,26,76,28" dtype_id="3">
                  <const loc="bc,76,29,76,33" name="1&apos;h0" dtype_id="3"/>
                  <varref loc="bc,76,10,76,22" name="hdmi_reset_n" dtype_id="3"/>
                </assigndly>
              </begin>
            </begin>
            <begin>
              <begin loc="bc,78,12,78,17">
                <assigndly loc="bc,79,26,79,28" dtype_id="3">
                  <varref loc="bc,79,29,79,40" name="csi_in_line" dtype_id="3"/>
                  <varref loc="bc,79,10,79,25" name="csi_in_line_dly" dtype_id="3"/>
                </assigndly>
                <assigndly loc="bc,82,26,82,28" dtype_id="3">
                  <lte loc="bc,82,45,82,47" dtype_id="3">
                    <const loc="bc,82,48,82,53" name="11&apos;h3" dtype_id="16"/>
                    <varref loc="bc,82,30,82,44" name="csi_line_count" dtype_id="16"/>
                  </lte>
                  <varref loc="bc,82,10,82,19" name="rgb_valid" dtype_id="3"/>
                </assigndly>
                <assigndly loc="bc,86,26,86,28" dtype_id="3">
                  <lte loc="bc,86,45,86,47" dtype_id="3">
                    <const loc="bc,86,48,86,53" name="11&apos;h1" dtype_id="16"/>
                    <varref loc="bc,86,30,86,44" name="csi_line_count" dtype_id="16"/>
                  </lte>
                  <varref loc="bc,86,10,86,22" name="hdmi_reset_n" dtype_id="3"/>
                </assigndly>
                <if loc="bc,88,10,88,12">
                  <varref loc="bc,88,14,88,26" name="csi_in_frame" dtype_id="3"/>
                  <begin>
                    <if loc="bc,93,15,93,17">
                      <eq loc="bc,93,50,93,52" dtype_id="3">
                        <const loc="bc,93,53,93,58" name="2&apos;h1" dtype_id="6"/>
                        <concat loc="bc,93,35,93,36" dtype_id="6">
                          <varref loc="bc,93,20,93,35" name="csi_in_line_dly" dtype_id="3"/>
                          <varref loc="bc,93,37,93,48" name="csi_in_line" dtype_id="3"/>
                        </concat>
                      </eq>
                      <begin>
                        <begin loc="bc,93,60,93,65">
                          <if loc="bc,94,13,94,15">
                            <gt loc="bc,94,32,94,33" dtype_id="3">
                              <const loc="bc,94,34,94,42" name="11&apos;h514" dtype_id="16"/>
                              <varref loc="bc,94,17,94,31" name="csi_line_count" dtype_id="16"/>
                            </gt>
                            <begin>
                              <begin loc="bc,94,44,94,49">
                                <assigndly loc="bc,95,31,95,33" dtype_id="16">
                                  <add loc="bc,95,53,95,54" dtype_id="16">
                                    <const loc="bc,95,55,95,60" name="11&apos;h1" dtype_id="16"/>
                                    <varref loc="bc,95,38,95,52" name="csi_line_count" dtype_id="16"/>
                                  </add>
                                  <varref loc="bc,95,16,95,30" name="csi_line_count" dtype_id="16"/>
                                </assigndly>
                              </begin>
                            </begin>
                          </if>
                        </begin>
                      </begin>
                    </if>
                  </begin>
                  <begin>
                    <begin loc="bc,88,36,88,41">
                      <assigndly loc="bc,89,28,89,30" dtype_id="16">
                        <const loc="bc,89,31,89,36" name="11&apos;h0" dtype_id="16"/>
                        <varref loc="bc,89,13,89,27" name="csi_line_count" dtype_id="16"/>
                      </assigndly>
                    </begin>
                  </begin>
                </if>
              </begin>
            </begin>
          </if>
        </begin>
      </always>
      <instance loc="bc,105,19,105,26" name="u_afifo" defName="axis_data_fifo" origName="u_afifo">
        <port loc="bc,106,8,106,22" name="s_axis_aresetn" direction="in" portIndex="1">
          <or loc="bc,106,37,106,38" dtype_id="3">
            <varref loc="bc,106,24,106,36" name="csi_in_frame" dtype_id="3"/>
            <varref loc="bc,106,39,106,49" name="hdmi_frame" dtype_id="3"/>
          </or>
        </port>
        <port loc="bc,109,8,109,19" name="s_axis_aclk" direction="in" portIndex="2">
          <varref loc="bc,109,24,109,27" name="clk" dtype_id="3"/>
        </port>
        <port loc="bc,110,8,110,21" name="s_axis_tvalid" direction="in" portIndex="3">
          <varref loc="bc,110,24,110,35" name="rgb_reading" dtype_id="3"/>
        </port>
        <port loc="bc,111,8,111,21" name="s_axis_tready" direction="out" portIndex="4"/>
        <port loc="bc,112,8,112,20" name="s_axis_tdata" direction="in" portIndex="5">
          <varref loc="bc,112,24,112,31" name="rgb_pix" dtype_id="10"/>
        </port>
        <port loc="bc,115,8,115,19" name="m_axis_aclk" direction="in" portIndex="6">
          <varref loc="bc,115,24,115,31" name="clk_pix" dtype_id="3"/>
        </port>
        <port loc="bc,116,8,116,21" name="m_axis_tvalid" direction="out" portIndex="7"/>
        <port loc="bc,117,8,117,21" name="m_axis_tready" direction="in" portIndex="8">
          <not loc="bc,117,24,117,25" dtype_id="3">
            <varref loc="bc,117,25,117,35" name="hdmi_blank" dtype_id="3"/>
          </not>
        </port>
        <port loc="bc,118,8,118,20" name="m_axis_tdata" direction="out" portIndex="9">
          <varref loc="bc,118,25,118,33" name="hdmi_pix" dtype_id="10"/>
        </port>
        <port loc="bc,120,8,120,26" name="axis_rd_data_count" direction="out" portIndex="10"/>
      </instance>
    </module>
    <module loc="bd,41,8,41,18" name="clkrst_gen" origName="clkrst_gen">
      <var loc="bd,45,18,45,27" name="reset_ext" dtype_id="3" dir="input" pinIndex="1" vartype="logic" origName="reset_ext"/>
      <var loc="bd,46,18,46,25" name="clk_ext" dtype_id="3" dir="input" pinIndex="2" vartype="logic" origName="clk_ext"/>
      <var loc="bd,49,18,49,25" name="clk_100" dtype_id="3" dir="output" pinIndex="3" vartype="logic" origName="clk_100"/>
      <var loc="bd,50,18,50,25" name="clk_200" dtype_id="3" dir="output" pinIndex="4" vartype="logic" origName="clk_200"/>
      <var loc="bd,51,18,51,25" name="clk_1hz" dtype_id="3" dir="output" pinIndex="5" vartype="logic" origName="clk_1hz"/>
      <var loc="bd,52,18,52,31" name="strobe_400kHz" dtype_id="3" dir="output" pinIndex="6" vartype="logic" origName="strobe_400kHz"/>
      <var loc="bd,54,18,54,23" name="reset" dtype_id="3" dir="output" pinIndex="7" vartype="logic" origName="reset"/>
      <var loc="bd,55,18,55,24" name="cam_en" dtype_id="3" dir="output" pinIndex="8" vartype="logic" origName="cam_en"/>
      <var loc="bd,56,18,56,27" name="i2c_reset" dtype_id="3" dir="output" pinIndex="9" vartype="logic" origName="i2c_reset"/>
      <instance loc="bd,63,9,63,17" name="u_ibufio" defName="BUFG" origName="u_ibufio">
        <port loc="bd,63,20,63,21" name="I" direction="in" portIndex="1">
          <varref loc="bd,63,22,63,29" name="clk_ext" dtype_id="3"/>
        </port>
        <port loc="bd,63,33,63,34" name="O" direction="out" portIndex="2">
          <varref loc="bd,63,35,63,42" name="clk_100" dtype_id="3"/>
        </port>
      </instance>
      <instance loc="bd,65,17,65,26" name="u_pll_top" defName="fpga_pll_top" origName="u_pll_top">
        <port loc="bd,66,8,66,14" name="areset" direction="in" portIndex="1">
          <varref loc="bd,66,18,66,27" name="reset_ext" dtype_id="3"/>
        </port>
        <port loc="bd,67,8,67,14" name="clk_in" direction="in" portIndex="2">
          <varref loc="bd,67,18,67,25" name="clk_100" dtype_id="3"/>
        </port>
        <port loc="bd,69,8,69,12" name="srst" direction="out" portIndex="3">
          <varref loc="bd,69,18,69,23" name="reset" dtype_id="3"/>
        </port>
        <port loc="bd,70,8,70,16" name="clk_out0" direction="out" portIndex="4"/>
        <port loc="bd,71,8,71,16" name="clk_out1" direction="out" portIndex="5">
          <varref loc="bd,71,18,71,25" name="clk_200" dtype_id="3"/>
        </port>
      </instance>
      <var loc="bd,78,17,78,27" name="cnt_400khz" dtype_id="13" vartype="cnt_400khz_t" origName="cnt_400khz"/>
      <always loc="bd,80,4,80,13">
        <sentree loc="bd,80,14,80,15">
          <senitem loc="bd,80,16,80,23" edgeType="POS">
            <varref loc="bd,80,24,80,31" name="clk_100" dtype_id="3"/>
          </senitem>
        </sentree>
        <begin loc="bd,80,33,80,38">
          <if loc="bd,81,7,81,9">
            <varref loc="bd,81,11,81,16" name="reset" dtype_id="3"/>
            <begin>
              <begin loc="bd,81,26,81,31">
                <assigndly loc="bd,82,24,82,26" dtype_id="13">
                  <const loc="bd,82,27,82,29" name="5&apos;h0" dtype_id="13"/>
                  <varref loc="bd,82,10,82,20" name="cnt_400khz" dtype_id="13"/>
                </assigndly>
                <assigndly loc="bd,83,24,83,26" dtype_id="3">
                  <const loc="bd,83,27,83,31" name="1&apos;h0" dtype_id="3"/>
                  <varref loc="bd,83,10,83,23" name="strobe_400kHz" dtype_id="3"/>
                </assigndly>
              </begin>
            </begin>
            <begin>
              <begin loc="bd,85,12,85,17">
                <if loc="bd,86,10,86,12">
                  <eq loc="bd,86,25,86,27" dtype_id="3">
                    <const loc="bd,86,60,86,61" name="5&apos;h13" dtype_id="13"/>
                    <varref loc="bd,86,14,86,24" name="cnt_400khz" dtype_id="13"/>
                  </eq>
                  <begin>
                    <begin loc="bd,86,65,86,70">
                      <assigndly loc="bd,87,27,87,29" dtype_id="13">
                        <const loc="bd,87,30,87,32" name="5&apos;h0" dtype_id="13"/>
                        <varref loc="bd,87,13,87,23" name="cnt_400khz" dtype_id="13"/>
                      </assigndly>
                      <assigndly loc="bd,88,27,88,29" dtype_id="3">
                        <const loc="bd,88,30,88,34" name="1&apos;h1" dtype_id="3"/>
                        <varref loc="bd,88,13,88,26" name="strobe_400kHz" dtype_id="3"/>
                      </assigndly>
                    </begin>
                  </begin>
                  <begin>
                    <begin loc="bd,90,15,90,20">
                      <assigndly loc="bd,91,27,91,29" dtype_id="13">
                        <add loc="bd,91,55,91,56" dtype_id="13">
                          <const loc="bd,91,71,91,72" name="5&apos;h1" dtype_id="13"/>
                          <varref loc="bd,91,44,91,54" name="cnt_400khz" dtype_id="13"/>
                        </add>
                        <varref loc="bd,91,13,91,23" name="cnt_400khz" dtype_id="13"/>
                      </assigndly>
                      <assigndly loc="bd,92,27,92,29" dtype_id="3">
                        <const loc="bd,92,30,92,34" name="1&apos;h0" dtype_id="3"/>
                        <varref loc="bd,92,13,92,26" name="strobe_400kHz" dtype_id="3"/>
                      </assigndly>
                    </begin>
                  </begin>
                </if>
              </begin>
            </begin>
          </if>
        </begin>
      </always>
      <var loc="bd,101,17,101,24" name="cnt_1hz" dtype_id="11" vartype="cnt_1hz_t" origName="cnt_1hz"/>
      <var loc="bd,102,17,102,30" name="rst_delay_cnt" dtype_id="14" vartype="logic" origName="rst_delay_cnt"/>
      <always loc="bd,104,4,104,13">
        <sentree loc="bd,104,14,104,15">
          <senitem loc="bd,104,16,104,23" edgeType="POS">
            <varref loc="bd,104,24,104,31" name="clk_100" dtype_id="3"/>
          </senitem>
        </sentree>
        <begin loc="bd,104,33,104,38">
          <if loc="bd,105,7,105,9">
            <varref loc="bd,105,11,105,16" name="reset" dtype_id="3"/>
            <begin>
              <begin loc="bd,105,26,105,31">
                <assigndly loc="bd,106,24,106,26" dtype_id="11">
                  <const loc="bd,106,27,106,29" name="7&apos;h0" dtype_id="11"/>
                  <varref loc="bd,106,10,106,17" name="cnt_1hz" dtype_id="11"/>
                </assigndly>
                <assigndly loc="bd,107,24,107,26" dtype_id="3">
                  <const loc="bd,107,27,107,31" name="1&apos;h0" dtype_id="3"/>
                  <varref loc="bd,107,10,107,17" name="clk_1hz" dtype_id="3"/>
                </assigndly>
                <assigndly loc="bd,108,24,108,26" dtype_id="14">
                  <const loc="bd,108,27,108,29" name="4&apos;h0" dtype_id="14"/>
                  <varref loc="bd,108,10,108,23" name="rst_delay_cnt" dtype_id="14"/>
                </assigndly>
                <assigndly loc="bd,110,24,110,26" dtype_id="3">
                  <const loc="bd,110,27,110,31" name="1&apos;h0" dtype_id="3"/>
                  <varref loc="bd,110,10,110,16" name="cam_en" dtype_id="3"/>
                </assigndly>
                <assigndly loc="bd,111,24,111,26" dtype_id="3">
                  <const loc="bd,111,27,111,31" name="1&apos;h1" dtype_id="3"/>
                  <varref loc="bd,111,10,111,19" name="i2c_reset" dtype_id="3"/>
                </assigndly>
              </begin>
            </begin>
            <begin>
              <if loc="bd,113,12,113,14">
                <varref loc="bd,113,16,113,29" name="strobe_400kHz" dtype_id="3"/>
                <begin>
                  <begin loc="bd,113,39,113,44">
                    <if loc="bd,116,10,116,12">
                      <eq loc="bd,116,22,116,24" dtype_id="3">
                        <const loc="bd,116,51,116,52" name="7&apos;h63" dtype_id="11"/>
                        <varref loc="bd,116,14,116,21" name="cnt_1hz" dtype_id="11"/>
                      </eq>
                      <begin>
                        <begin loc="bd,116,56,116,61">
                          <assigndly loc="bd,117,21,117,23" dtype_id="11">
                            <const loc="bd,117,24,117,26" name="7&apos;h0" dtype_id="11"/>
                            <varref loc="bd,117,13,117,20" name="cnt_1hz" dtype_id="11"/>
                          </assigndly>
                          <assigndly loc="bd,118,21,118,23" dtype_id="3">
                            <not loc="bd,118,24,118,25" dtype_id="3">
                              <varref loc="bd,118,25,118,32" name="clk_1hz" dtype_id="3"/>
                            </not>
                            <varref loc="bd,118,13,118,20" name="clk_1hz" dtype_id="3"/>
                          </assigndly>
                          <if loc="bd,120,13,120,15">
                            <gt loc="bd,120,31,120,32" dtype_id="3">
                              <const loc="bd,120,33,120,37" name="4&apos;h8" dtype_id="14"/>
                              <varref loc="bd,120,17,120,30" name="rst_delay_cnt" dtype_id="14"/>
                            </gt>
                            <begin>
                              <begin loc="bd,120,39,120,44">
                                <assigndly loc="bd,121,31,121,33" dtype_id="14">
                                  <add loc="bd,121,51,121,52" dtype_id="14">
                                    <const loc="bd,121,56,121,57" name="4&apos;h1" dtype_id="45"/>
                                    <varref loc="bd,121,37,121,50" name="rst_delay_cnt" dtype_id="14"/>
                                  </add>
                                  <varref loc="bd,121,17,121,30" name="rst_delay_cnt" dtype_id="14"/>
                                </assigndly>
                                <assigndly loc="bd,126,24,126,26" dtype_id="3">
                                  <lte loc="bd,126,42,126,44" dtype_id="3">
                                    <const loc="bd,126,45,126,49" name="4&apos;h2" dtype_id="14"/>
                                    <varref loc="bd,126,28,126,41" name="rst_delay_cnt" dtype_id="14"/>
                                  </lte>
                                  <varref loc="bd,126,17,126,23" name="cam_en" dtype_id="3"/>
                                </assigndly>
                                <assigndly loc="bd,130,27,130,29" dtype_id="3">
                                  <gt loc="bd,130,45,130,46" dtype_id="3">
                                    <const loc="bd,130,47,130,51" name="4&apos;h4" dtype_id="14"/>
                                    <varref loc="bd,130,31,130,44" name="rst_delay_cnt" dtype_id="14"/>
                                  </gt>
                                  <varref loc="bd,130,17,130,26" name="i2c_reset" dtype_id="3"/>
                                </assigndly>
                              </begin>
                            </begin>
                          </if>
                        </begin>
                      </begin>
                      <begin>
                        <begin loc="bd,133,15,133,20">
                          <assigndly loc="bd,134,21,134,23" dtype_id="11">
                            <add loc="bd,134,43,134,44" dtype_id="11">
                              <const loc="bd,134,56,134,57" name="7&apos;h1" dtype_id="11"/>
                              <varref loc="bd,134,35,134,42" name="cnt_1hz" dtype_id="11"/>
                            </add>
                            <varref loc="bd,134,13,134,20" name="cnt_1hz" dtype_id="11"/>
                          </assigndly>
                        </begin>
                      </begin>
                    </if>
                  </begin>
                </begin>
              </if>
            </begin>
          </if>
        </begin>
      </always>
      <instance loc="bd,143,15,143,27" name="u_idelayctrl" defName="IDELAYCTRL" origName="u_idelayctrl">
        <port loc="bd,144,8,144,11" name="RDY" direction="out" portIndex="1"/>
        <port loc="bd,145,8,145,14" name="REFCLK" direction="in" portIndex="2">
          <varref loc="bd,145,16,145,23" name="clk_200" dtype_id="3"/>
        </port>
        <port loc="bd,146,8,146,11" name="RST" direction="in" portIndex="3">
          <varref loc="bd,146,16,146,21" name="reset" dtype_id="3"/>
        </port>
      </instance>
    </module>
    <module loc="i,39,8,39,20" name="fpga_pll_top" origName="fpga_pll_top">
      <var loc="i,40,17,40,23" name="areset" dtype_id="3" dir="input" pinIndex="1" vartype="logic" origName="areset"/>
      <var loc="i,41,17,41,23" name="clk_in" dtype_id="3" dir="input" pinIndex="2" vartype="logic" origName="clk_in"/>
      <var loc="i,43,17,43,21" name="srst" dtype_id="3" dir="output" pinIndex="3" vartype="logic" origName="srst"/>
      <var loc="i,44,17,44,25" name="clk_out0" dtype_id="3" dir="output" pinIndex="4" vartype="logic" origName="clk_out0"/>
      <var loc="i,45,17,45,25" name="clk_out1" dtype_id="3" dir="output" pinIndex="5" vartype="logic" origName="clk_out1"/>
      <var loc="i,48,10,48,18" name="pll_lock" dtype_id="3" vartype="logic" origName="pll_lock"/>
      <var loc="i,49,10,49,15" name="clkfb" dtype_id="3" vartype="logic" origName="clkfb"/>
      <var loc="i,50,10,50,19" name="uclk_out0" dtype_id="3" vartype="logic" origName="uclk_out0"/>
      <var loc="i,51,10,51,19" name="uclk_out1" dtype_id="3" vartype="logic" origName="uclk_out1"/>
      <instance loc="i,97,4,97,16" name="uMMCME2_BASE" defName="MMCME2_BASE__pi1" origName="uMMCME2_BASE">
        <port loc="i,98,8,98,15" name="CLKOUT0" direction="out" portIndex="1">
          <varref loc="i,98,18,98,27" name="uclk_out0" dtype_id="3"/>
        </port>
        <port loc="i,99,8,99,16" name="CLKOUT0B" direction="out" portIndex="2"/>
        <port loc="i,101,8,101,15" name="CLKOUT1" direction="out" portIndex="3"/>
        <port loc="i,102,8,102,16" name="CLKOUT1B" direction="out" portIndex="4"/>
        <port loc="i,104,8,104,15" name="CLKOUT2" direction="out" portIndex="5">
          <varref loc="i,104,18,104,27" name="uclk_out1" dtype_id="3"/>
        </port>
        <port loc="i,105,8,105,16" name="CLKOUT2B" direction="out" portIndex="6"/>
        <port loc="i,107,8,107,15" name="CLKOUT3" direction="out" portIndex="7"/>
        <port loc="i,108,8,108,16" name="CLKOUT3B" direction="out" portIndex="8"/>
        <port loc="i,110,8,110,15" name="CLKOUT4" direction="out" portIndex="9"/>
        <port loc="i,111,8,111,15" name="CLKOUT5" direction="out" portIndex="10"/>
        <port loc="i,112,8,112,15" name="CLKOUT6" direction="out" portIndex="11"/>
        <port loc="i,114,8,114,16" name="CLKFBOUT" direction="out" portIndex="12">
          <varref loc="i,114,18,114,23" name="clkfb" dtype_id="3"/>
        </port>
        <port loc="i,115,8,115,14" name="LOCKED" direction="out" portIndex="13">
          <varref loc="i,115,18,115,26" name="pll_lock" dtype_id="3"/>
        </port>
        <port loc="i,117,8,117,14" name="CLKIN1" direction="in" portIndex="14">
          <varref loc="i,117,18,117,24" name="clk_in" dtype_id="3"/>
        </port>
        <port loc="i,118,8,118,15" name="CLKFBIN" direction="in" portIndex="15">
          <varref loc="i,118,18,118,23" name="clkfb" dtype_id="3"/>
        </port>
        <port loc="i,119,8,119,17" name="CLKFBOUTB" direction="out" portIndex="16"/>
        <port loc="i,121,8,121,14" name="PWRDWN" direction="in" portIndex="17">
          <const loc="i,121,19,121,23" name="1&apos;h0" dtype_id="3"/>
        </port>
        <port loc="i,122,8,122,11" name="RST" direction="in" portIndex="18">
          <const loc="i,122,19,122,23" name="1&apos;h0" dtype_id="3"/>
        </port>
      </instance>
      <instance loc="i,128,9,128,24" name="u_BUFG_clk_out0" defName="BUFG" origName="u_BUFG_clk_out0">
        <port loc="i,129,8,129,9" name="I" direction="in" portIndex="1">
          <varref loc="i,129,10,129,19" name="uclk_out0" dtype_id="3"/>
        </port>
        <port loc="i,130,8,130,9" name="O" direction="out" portIndex="2">
          <varref loc="i,130,10,130,18" name="clk_out0" dtype_id="3"/>
        </port>
      </instance>
      <instance loc="i,133,9,133,24" name="u_BUFG_clk_out2" defName="BUFG" origName="u_BUFG_clk_out2">
        <port loc="i,134,8,134,9" name="I" direction="in" portIndex="1">
          <varref loc="i,134,10,134,19" name="uclk_out1" dtype_id="3"/>
        </port>
        <port loc="i,135,8,135,9" name="O" direction="out" portIndex="2">
          <varref loc="i,135,10,135,18" name="clk_out1" dtype_id="3"/>
        </port>
      </instance>
      <var loc="i,141,11,141,17" name="arst_n" dtype_id="3" vartype="logic" origName="arst_n"/>
      <var loc="i,144,16,144,25" name="srst_pipe" dtype_id="7" vartype="logic" origName="srst_pipe"/>
      <always loc="i,146,4,146,13">
        <sentree loc="i,146,14,146,15">
          <senitem loc="i,146,16,146,23" edgeType="NEG">
            <varref loc="i,146,24,146,30" name="arst_n" dtype_id="3"/>
          </senitem>
          <senitem loc="i,146,34,146,41" edgeType="POS">
            <varref loc="i,146,42,146,50" name="clk_out0" dtype_id="3"/>
          </senitem>
        </sentree>
        <begin loc="i,146,52,146,57">
          <if loc="i,147,7,147,9">
            <varref loc="i,147,11,147,17" name="arst_n" dtype_id="3"/>
            <begin>
              <begin loc="i,151,12,151,17">
                <assigndly loc="i,152,20,152,22" dtype_id="7">
                  <concat loc="i,152,38,152,39" dtype_id="7">
                    <sel loc="i,152,33,152,34" dtype_id="6">
                      <varref loc="i,152,24,152,33" name="srst_pipe" dtype_id="7"/>
                      <const loc="i,152,36,152,37" name="2&apos;h0" dtype_id="28"/>
                      <const loc="i,152,34,152,35" name="32&apos;h2" dtype_id="15"/>
                    </sel>
                    <const loc="i,152,40,152,44" name="1&apos;h0" dtype_id="3"/>
                  </concat>
                  <varref loc="i,152,10,152,19" name="srst_pipe" dtype_id="7"/>
                </assigndly>
                <assigndly loc="i,153,20,153,22" dtype_id="3">
                  <sel loc="i,153,32,153,33" dtype_id="3">
                    <varref loc="i,153,23,153,32" name="srst_pipe" dtype_id="7"/>
                    <const loc="i,153,33,153,34" name="2&apos;h2" dtype_id="28"/>
                    <const loc="i,153,32,153,33" name="32&apos;h1" dtype_id="15"/>
                  </sel>
                  <varref loc="i,153,10,153,14" name="srst" dtype_id="3"/>
                </assigndly>
              </begin>
            </begin>
            <begin>
              <begin loc="i,147,27,147,32">
                <assigndly loc="i,148,20,148,22" dtype_id="7">
                  <const loc="i,148,23,148,25" name="3&apos;h7" dtype_id="7"/>
                  <varref loc="i,148,10,148,19" name="srst_pipe" dtype_id="7"/>
                </assigndly>
                <assigndly loc="i,149,20,149,22" dtype_id="3">
                  <const loc="i,149,23,149,27" name="1&apos;h1" dtype_id="3"/>
                  <varref loc="i,149,10,149,14" name="srst" dtype_id="3"/>
                </assigndly>
              </begin>
            </begin>
          </if>
        </begin>
      </always>
      <contassign loc="i,142,18,142,19" dtype_id="3">
        <and loc="i,142,28,142,29" dtype_id="3">
          <not loc="i,142,20,142,21" dtype_id="3">
            <varref loc="i,40,17,40,23" name="areset" dtype_id="3"/>
          </not>
          <varref loc="i,48,10,48,18" name="pll_lock" dtype_id="3"/>
        </and>
        <varref loc="i,142,18,142,19" name="arst_n" dtype_id="3"/>
      </contassign>
    </module>
    <module loc="l,1,8,1,22" name="axis_data_fifo" origName="axis_data_fifo">
      <var loc="l,2,14,2,19" name="DEPTH" dtype_id="2" vartype="logic" origName="DEPTH" param="true">
        <const loc="l,2,22,2,26" name="32&apos;sh2000" dtype_id="2"/>
      </var>
      <var loc="l,3,14,3,16" name="DW" dtype_id="2" vartype="logic" origName="DW" param="true">
        <const loc="l,3,22,3,24" name="32&apos;sh18" dtype_id="2"/>
      </var>
      <var loc="l,5,28,5,42" name="s_axis_aresetn" dtype_id="3" dir="input" pinIndex="1" vartype="logic" origName="s_axis_aresetn"/>
      <var loc="l,8,28,8,39" name="s_axis_aclk" dtype_id="3" dir="input" pinIndex="2" vartype="logic" origName="s_axis_aclk"/>
      <var loc="l,9,28,9,41" name="s_axis_tvalid" dtype_id="3" dir="input" pinIndex="3" vartype="logic" origName="s_axis_tvalid"/>
      <var loc="l,10,28,10,41" name="s_axis_tready" dtype_id="3" dir="output" pinIndex="4" vartype="logic" origName="s_axis_tready"/>
      <var loc="l,11,28,11,40" name="s_axis_tdata" dtype_id="20" dir="input" pinIndex="5" vartype="logic" origName="s_axis_tdata"/>
      <var loc="l,14,28,14,39" name="m_axis_aclk" dtype_id="3" dir="input" pinIndex="6" vartype="logic" origName="m_axis_aclk"/>
      <var loc="l,15,28,15,41" name="m_axis_tvalid" dtype_id="3" dir="output" pinIndex="7" vartype="logic" origName="m_axis_tvalid"/>
      <var loc="l,16,28,16,41" name="m_axis_tready" dtype_id="3" dir="input" pinIndex="8" vartype="logic" origName="m_axis_tready"/>
      <var loc="l,17,28,17,40" name="m_axis_tdata" dtype_id="20" dir="output" pinIndex="9" vartype="logic" origName="m_axis_tdata"/>
      <var loc="l,19,28,19,46" name="axis_rd_data_count" dtype_id="15" dir="output" pinIndex="10" vartype="logic" origName="axis_rd_data_count"/>
      <var loc="l,22,15,22,17" name="AW" dtype_id="2" vartype="logic" origName="AW" localparam="true">
        <const loc="l,22,20,22,26" name="32&apos;hd" dtype_id="22"/>
      </var>
      <var loc="l,25,10,25,26" name="m_axis_aresetn_0" dtype_id="3" vartype="logic" origName="m_axis_aresetn_0"/>
      <var loc="l,25,28,25,42" name="m_axis_aresetn" dtype_id="3" vartype="logic" origName="m_axis_aresetn"/>
      <always loc="l,27,4,27,13">
        <sentree loc="l,27,14,27,15">
          <senitem loc="l,27,16,27,23" edgeType="POS">
            <varref loc="l,27,24,27,35" name="m_axis_aclk" dtype_id="3"/>
          </senitem>
          <senitem loc="l,27,39,27,46" edgeType="NEG">
            <varref loc="l,27,47,27,61" name="s_axis_aresetn" dtype_id="3"/>
          </senitem>
        </sentree>
        <begin loc="l,27,63,27,68">
          <if loc="l,28,7,28,9">
            <varref loc="l,28,11,28,25" name="s_axis_aresetn" dtype_id="3"/>
            <begin>
              <begin loc="l,31,12,31,17">
                <assigndly loc="l,32,46,32,48" dtype_id="3">
                  <varref loc="l,32,50,32,66" name="m_axis_aresetn_0" dtype_id="3"/>
                  <varref loc="l,32,12,32,26" name="m_axis_aresetn" dtype_id="3"/>
                </assigndly>
                <assigndly loc="l,32,46,32,48" dtype_id="3">
                  <const loc="l,32,68,32,72" name="1&apos;h1" dtype_id="3"/>
                  <varref loc="l,32,28,32,44" name="m_axis_aresetn_0" dtype_id="3"/>
                </assigndly>
              </begin>
            </begin>
            <begin>
              <begin loc="l,28,35,28,40">
                <assigndly loc="l,29,46,29,48" dtype_id="3">
                  <const loc="l,29,26,29,27" name="1&apos;h0" dtype_id="3"/>
                  <varref loc="l,29,12,29,26" name="m_axis_aresetn" dtype_id="3"/>
                </assigndly>
                <assigndly loc="l,29,46,29,48" dtype_id="3">
                  <const loc="l,29,26,29,27" name="1&apos;h0" dtype_id="3"/>
                  <varref loc="l,29,28,29,44" name="m_axis_aresetn_0" dtype_id="3"/>
                </assigndly>
              </begin>
            </begin>
          </if>
        </begin>
      </always>
      <var loc="l,37,10,37,15" name="empty" dtype_id="3" vartype="logic" origName="empty"/>
      <var loc="l,37,17,37,21" name="full" dtype_id="3" vartype="logic" origName="full"/>
      <var loc="l,38,10,38,12" name="wr" dtype_id="3" vartype="logic" origName="wr"/>
      <var loc="l,38,14,38,16" name="rd" dtype_id="3" vartype="logic" origName="rd"/>
      <var loc="l,38,18,38,24" name="rd_ext" dtype_id="3" vartype="logic" origName="rd_ext"/>
      <var loc="l,39,17,39,22" name="waddr" dtype_id="46" vartype="logic" origName="waddr"/>
      <var loc="l,39,24,39,29" name="raddr" dtype_id="46" vartype="logic" origName="raddr"/>
      <instance loc="l,50,36,50,41" name="afifo" defName="afifo__D18_Ad" origName="afifo">
        <port loc="l,51,8,51,14" name="i_wclk" direction="in" portIndex="1">
          <varref loc="l,51,15,51,26" name="s_axis_aclk" dtype_id="3"/>
        </port>
        <port loc="l,52,8,52,16" name="i_wrst_n" direction="in" portIndex="2">
          <varref loc="l,52,17,52,31" name="s_axis_aresetn" dtype_id="3"/>
        </port>
        <port loc="l,53,8,53,12" name="i_wr" direction="in" portIndex="3">
          <varref loc="l,53,13,53,15" name="wr" dtype_id="3"/>
        </port>
        <port loc="l,54,8,54,15" name="i_wdata" direction="in" portIndex="4">
          <const loc="l,54,16,54,18" name="24&apos;h0" dtype_id="20"/>
        </port>
        <port loc="l,55,8,55,15" name="o_wfull" direction="out" portIndex="5">
          <varref loc="l,55,16,55,20" name="full" dtype_id="3"/>
        </port>
        <port loc="l,56,8,56,15" name="o_waddr" direction="out" portIndex="6">
          <varref loc="l,56,16,56,21" name="waddr" dtype_id="46"/>
        </port>
        <port loc="l,58,8,58,14" name="i_rclk" direction="in" portIndex="7">
          <varref loc="l,58,15,58,26" name="m_axis_aclk" dtype_id="3"/>
        </port>
        <port loc="l,59,8,59,16" name="i_rrst_n" direction="in" portIndex="8">
          <varref loc="l,59,17,59,31" name="m_axis_aresetn" dtype_id="3"/>
        </port>
        <port loc="l,60,8,60,12" name="i_rd" direction="in" portIndex="9">
          <varref loc="l,60,13,60,15" name="rd" dtype_id="3"/>
        </port>
        <port loc="l,61,8,61,15" name="o_rdata" direction="out" portIndex="10"/>
        <port loc="l,62,8,62,16" name="o_rempty" direction="out" portIndex="11">
          <varref loc="l,62,17,62,22" name="empty" dtype_id="3"/>
        </port>
        <port loc="l,63,8,63,15" name="o_raddr" direction="out" portIndex="12">
          <varref loc="l,63,16,63,21" name="raddr" dtype_id="46"/>
        </port>
      </instance>
      <instance loc="l,72,4,72,7" name="ram" defName="DP_BRAM__D2000_W18" origName="ram">
        <port loc="l,74,7,74,11" name="clka" direction="in" portIndex="1">
          <varref loc="l,74,15,74,26" name="s_axis_aclk" dtype_id="3"/>
        </port>
        <port loc="l,75,7,75,10" name="ena" direction="in" portIndex="2">
          <varref loc="l,75,15,75,17" name="wr" dtype_id="3"/>
        </port>
        <port loc="l,76,7,76,12" name="addra" direction="in" portIndex="3">
          <sel loc="l,76,20,76,21" dtype_id="47">
            <varref loc="l,76,15,76,20" name="waddr" dtype_id="46"/>
            <const loc="l,76,26,76,27" name="4&apos;h0" dtype_id="45"/>
            <const loc="l,76,23,76,24" name="32&apos;hd" dtype_id="15"/>
          </sel>
        </port>
        <port loc="l,77,7,77,10" name="wea" direction="in" portIndex="4">
          <const loc="l,77,15,77,17" name="3&apos;h7" dtype_id="7"/>
        </port>
        <port loc="l,78,7,78,11" name="dina" direction="in" portIndex="5">
          <varref loc="l,78,15,78,27" name="s_axis_tdata" dtype_id="20"/>
        </port>
        <port loc="l,79,7,79,12" name="douta" direction="out" portIndex="6"/>
        <port loc="l,82,7,82,11" name="clkb" direction="in" portIndex="7">
          <varref loc="l,82,15,82,26" name="m_axis_aclk" dtype_id="3"/>
        </port>
        <port loc="l,83,7,83,10" name="enb" direction="in" portIndex="8">
          <varref loc="l,83,15,83,17" name="rd" dtype_id="3"/>
        </port>
        <port loc="l,84,7,84,12" name="addrb" direction="in" portIndex="9">
          <sel loc="l,84,20,84,21" dtype_id="47">
            <varref loc="l,84,15,84,20" name="raddr" dtype_id="46"/>
            <const loc="l,84,26,84,27" name="4&apos;h0" dtype_id="45"/>
            <const loc="l,84,23,84,24" name="32&apos;hd" dtype_id="15"/>
          </sel>
        </port>
        <port loc="l,85,7,85,10" name="web" direction="in" portIndex="10">
          <const loc="l,85,15,85,17" name="3&apos;h0" dtype_id="7"/>
        </port>
        <port loc="l,86,7,86,11" name="dinb" direction="in" portIndex="11">
          <const loc="l,86,15,86,17" name="24&apos;h0" dtype_id="20"/>
        </port>
        <port loc="l,87,7,87,12" name="doutb" direction="out" portIndex="12">
          <varref loc="l,87,15,87,27" name="m_axis_tdata" dtype_id="20"/>
        </port>
      </instance>
      <always loc="l,92,4,92,13">
        <sentree loc="l,92,14,92,15">
          <senitem loc="l,92,16,92,23" edgeType="POS">
            <varref loc="l,92,24,92,35" name="m_axis_aclk" dtype_id="3"/>
          </senitem>
        </sentree>
        <begin loc="l,92,37,92,42">
          <if loc="l,93,7,93,9">
            <varref loc="l,93,12,93,26" name="m_axis_aresetn" dtype_id="3"/>
            <begin>
              <if loc="l,95,12,95,14">
                <varref loc="l,95,16,95,22" name="rd_ext" dtype_id="3"/>
                <begin>
                  <assigndly loc="l,96,25,96,27" dtype_id="3">
                    <not loc="l,96,28,96,29" dtype_id="3">
                      <varref loc="l,96,29,96,34" name="empty" dtype_id="3"/>
                    </not>
                    <varref loc="l,96,11,96,24" name="m_axis_tvalid" dtype_id="3"/>
                  </assigndly>
                </begin>
              </if>
            </begin>
            <begin>
              <assigndly loc="l,94,25,94,27" dtype_id="3">
                <const loc="l,94,28,94,30" name="1&apos;h0" dtype_id="3"/>
                <varref loc="l,94,11,94,24" name="m_axis_tvalid" dtype_id="3"/>
              </assigndly>
            </begin>
          </if>
        </begin>
      </always>
      <contassign loc="l,48,30,48,31" dtype_id="3">
        <not loc="l,45,37,45,38" dtype_id="3">
          <varref loc="l,37,17,37,21" name="full" dtype_id="3"/>
        </not>
        <varref loc="l,48,30,48,31" name="s_axis_tready" dtype_id="3"/>
      </contassign>
      <contassign loc="l,45,19,45,20" dtype_id="3">
        <and loc="l,45,35,45,36" dtype_id="3">
          <varref loc="l,10,28,10,41" name="s_axis_tready" dtype_id="3"/>
          <varref loc="l,9,28,9,41" name="s_axis_tvalid" dtype_id="3"/>
        </and>
        <varref loc="l,45,19,45,20" name="wr" dtype_id="3"/>
      </contassign>
      <contassign loc="l,47,19,47,20" dtype_id="3">
        <and loc="l,47,28,47,29" dtype_id="3">
          <not loc="l,47,21,47,22" dtype_id="3">
            <varref loc="l,37,10,37,15" name="empty" dtype_id="3"/>
          </not>
          <varref loc="l,38,18,38,24" name="rd_ext" dtype_id="3"/>
        </and>
        <varref loc="l,47,19,47,20" name="rd" dtype_id="3"/>
      </contassign>
      <contassign loc="l,46,23,46,24" dtype_id="3">
        <or loc="l,46,40,46,41" dtype_id="3">
          <not loc="l,46,25,46,26" dtype_id="3">
            <varref loc="l,15,28,15,41" name="m_axis_tvalid" dtype_id="3"/>
          </not>
          <varref loc="l,16,28,16,41" name="m_axis_tready" dtype_id="3"/>
        </or>
        <varref loc="l,46,23,46,24" name="rd_ext" dtype_id="3"/>
      </contassign>
      <contassign loc="l,42,35,42,36" dtype_id="15">
        <sub loc="l,42,47,42,48" dtype_id="15">
          <extend loc="l,42,41,42,46" dtype_id="15" width="32" widthminv="14">
            <varref loc="l,39,17,39,22" name="waddr" dtype_id="46"/>
          </extend>
          <extend loc="l,42,49,42,54" dtype_id="15" width="32" widthminv="14">
            <varref loc="l,39,24,39,29" name="raddr" dtype_id="46"/>
          </extend>
        </sub>
        <varref loc="l,42,35,42,36" name="axis_rd_data_count" dtype_id="15"/>
      </contassign>
    </module>
    <module loc="o,43,8,43,20" name="hdmi_backend" origName="hdmi_backend">
      <var loc="o,47,19,47,26" name="clk_ext" dtype_id="3" dir="input" pinIndex="1" vartype="logic" origName="clk_ext"/>
      <var loc="o,48,19,48,26" name="clk_pix" dtype_id="3" dir="output" pinIndex="2" vartype="logic" origName="clk_pix"/>
      <var loc="o,49,19,49,25" name="srst_n" dtype_id="3" dir="output" pinIndex="3" vartype="logic" origName="srst_n"/>
      <var loc="o,52,19,52,25" name="hcount" dtype_id="16" dir="output" pinIndex="4" vartype="bus11_t" origName="hcount"/>
      <var loc="o,53,19,53,25" name="vcount" dtype_id="16" dir="output" pinIndex="5" vartype="bus11_t" origName="vcount"/>
      <var loc="o,54,19,54,22" name="pix" dtype_id="10" dir="input" pinIndex="6" vartype="pix_t" origName="pix"/>
      <var loc="o,57,19,57,29" name="fifo_empty" dtype_id="3" dir="input" pinIndex="7" vartype="logic" origName="fifo_empty"/>
      <var loc="o,58,19,58,31" name="hdmi_reset_n" dtype_id="3" dir="input" pinIndex="8" vartype="logic" origName="hdmi_reset_n"/>
      <var loc="o,60,19,60,29" name="hdmi_frame" dtype_id="3" dir="output" pinIndex="9" vartype="logic" origName="hdmi_frame"/>
      <var loc="o,61,19,61,24" name="blank" dtype_id="3" dir="output" pinIndex="10" vartype="logic" origName="blank"/>
      <var loc="o,62,19,62,24" name="vsync" dtype_id="3" dir="output" pinIndex="11" vartype="logic" origName="vsync"/>
      <var loc="o,63,19,63,24" name="hsync" dtype_id="3" dir="output" pinIndex="12" vartype="logic" origName="hsync"/>
      <var loc="o,66,19,66,29" name="hdmi_clk_p" dtype_id="3" dir="output" pinIndex="13" vartype="logic" origName="hdmi_clk_p"/>
      <var loc="o,67,19,67,29" name="hdmi_clk_n" dtype_id="3" dir="output" pinIndex="14" vartype="logic" origName="hdmi_clk_n"/>
      <var loc="o,68,19,68,29" name="hdmi_dat_p" dtype_id="7" dir="output" pinIndex="15" vartype="bus3_t" origName="hdmi_dat_p"/>
      <var loc="o,69,19,69,29" name="hdmi_dat_n" dtype_id="7" dir="output" pinIndex="16" vartype="bus3_t" origName="hdmi_dat_n"/>
      <var loc="o,77,11,77,19" name="clk_pix5" dtype_id="3" vartype="logic" origName="clk_pix5"/>
      <instance loc="o,79,19,79,34" name="u_fpga_pll_hdmi" defName="fpga_pll_hdmi" origName="u_fpga_pll_hdmi">
        <port loc="o,80,9,80,16" name="clk_ext" direction="in" portIndex="1">
          <varref loc="o,80,19,80,26" name="clk_ext" dtype_id="3"/>
        </port>
        <port loc="o,82,9,82,15" name="srst_n" direction="out" portIndex="2">
          <varref loc="o,82,19,82,25" name="srst_n" dtype_id="3"/>
        </port>
        <port loc="o,83,9,83,17" name="clk_pix5" direction="out" portIndex="3">
          <varref loc="o,83,19,83,27" name="clk_pix5" dtype_id="3"/>
        </port>
        <port loc="o,84,9,84,16" name="clk_pix" direction="out" portIndex="4">
          <varref loc="o,84,19,84,26" name="clk_pix" dtype_id="3"/>
        </port>
      </instance>
      <var loc="o,91,12,91,27" name="internal_srst_n" dtype_id="3" vartype="logic" origName="internal_srst_n"/>
      <always loc="o,94,5,94,14">
        <sentree loc="o,94,15,94,16">
          <senitem loc="o,94,17,94,24" edgeType="POS">
            <varref loc="o,94,25,94,32" name="clk_pix" dtype_id="3"/>
          </senitem>
        </sentree>
        <begin loc="o,94,41,94,51" name="_tbase_gen">
          <if loc="o,95,8,95,10">
            <and loc="o,95,12,95,13" dtype_id="3">
              <varref loc="o,95,14,95,29" name="internal_srst_n" dtype_id="3"/>
              <varref loc="o,95,31,95,43" name="hdmi_reset_n" dtype_id="3"/>
            </and>
            <begin>
              <begin loc="o,103,13,103,18">
                <if loc="o,105,11,105,13">
                  <eq loc="o,105,22,105,24" dtype_id="3">
                    <const loc="o,105,35,105,36" name="11&apos;h696" dtype_id="48"/>
                    <varref loc="o,105,15,105,21" name="hcount" dtype_id="16"/>
                  </eq>
                  <begin>
                    <begin loc="o,105,40,105,45">
                      <assigndly loc="o,106,24,106,26" dtype_id="16">
                        <const loc="o,106,27,106,29" name="11&apos;h0" dtype_id="16"/>
                        <varref loc="o,106,14,106,20" name="hcount" dtype_id="16"/>
                      </assigndly>
                      <if loc="o,108,14,108,16">
                        <eq loc="o,108,25,108,27" dtype_id="3">
                          <const loc="o,108,38,108,39" name="11&apos;h351" dtype_id="48"/>
                          <varref loc="o,108,18,108,24" name="vcount" dtype_id="16"/>
                        </eq>
                        <begin>
                          <begin loc="o,108,43,108,48">
                            <assigndly loc="o,109,24,109,26" dtype_id="16">
                              <const loc="o,109,27,109,29" name="11&apos;h0" dtype_id="16"/>
                              <varref loc="o,109,17,109,23" name="vcount" dtype_id="16"/>
                            </assigndly>
                          </begin>
                        </begin>
                        <begin>
                          <begin loc="o,111,19,111,24">
                            <assigndly loc="o,112,24,112,26" dtype_id="16">
                              <add loc="o,112,38,112,39" dtype_id="16">
                                <const loc="o,112,44,112,45" name="11&apos;h1" dtype_id="48"/>
                                <varref loc="o,112,31,112,37" name="vcount" dtype_id="16"/>
                              </add>
                              <varref loc="o,112,17,112,23" name="vcount" dtype_id="16"/>
                            </assigndly>
                          </begin>
                        </begin>
                      </if>
                    </begin>
                  </begin>
                  <begin>
                    <begin loc="o,115,16,115,21">
                      <assigndly loc="o,116,24,116,26" dtype_id="16">
                        <add loc="o,116,38,116,39" dtype_id="16">
                          <const loc="o,116,44,116,45" name="11&apos;h1" dtype_id="48"/>
                          <varref loc="o,116,31,116,37" name="hcount" dtype_id="16"/>
                        </add>
                        <varref loc="o,116,14,116,20" name="hcount" dtype_id="16"/>
                      </assigndly>
                    </begin>
                  </begin>
                </if>
                <if loc="o,121,11,121,13">
                  <and loc="o,122,15,122,17" dtype_id="3">
                    <lte loc="o,121,26,121,28" dtype_id="3">
                      <const loc="o,121,33,121,44" name="11&apos;h500" dtype_id="49"/>
                      <varref loc="o,121,19,121,25" name="hcount" dtype_id="16"/>
                    </lte>
                    <gt loc="o,122,26,122,27" dtype_id="3">
                      <const loc="o,122,33,122,42" name="11&apos;h697" dtype_id="49"/>
                      <varref loc="o,122,19,122,25" name="hcount" dtype_id="16"/>
                    </gt>
                  </and>
                  <begin>
                    <begin loc="o,123,13,123,18">
                      <assigndly loc="o,124,20,124,22" dtype_id="3">
                        <const loc="o,124,24,124,38" name="1&apos;h1" dtype_id="50"/>
                        <varref loc="o,124,14,124,19" name="hsync" dtype_id="3"/>
                      </assigndly>
                    </begin>
                  </begin>
                  <begin>
                    <begin loc="o,126,16,126,21">
                      <assigndly loc="o,127,20,127,22" dtype_id="3">
                        <const loc="o,127,23,127,24" name="1&apos;h0" dtype_id="3"/>
                        <varref loc="o,127,14,127,19" name="hsync" dtype_id="3"/>
                      </assigndly>
                    </begin>
                  </begin>
                </if>
                <if loc="o,132,11,132,13">
                  <gt loc="o,132,22,132,23" dtype_id="3">
                    <const loc="o,132,24,132,29" name="11&apos;h3" dtype_id="16"/>
                    <varref loc="o,132,15,132,21" name="vcount" dtype_id="16"/>
                  </gt>
                  <begin>
                    <begin loc="o,132,31,132,36">
                      <assigndly loc="o,133,20,133,22" dtype_id="3">
                        <const loc="o,133,24,133,38" name="1&apos;h1" dtype_id="50"/>
                        <varref loc="o,133,14,133,19" name="vsync" dtype_id="3"/>
                      </assigndly>
                    </begin>
                  </begin>
                  <begin>
                    <begin loc="o,135,16,135,21">
                      <assigndly loc="o,136,20,136,22" dtype_id="3">
                        <const loc="o,136,23,136,24" name="1&apos;h0" dtype_id="3"/>
                        <varref loc="o,136,14,136,19" name="vsync" dtype_id="3"/>
                      </assigndly>
                    </begin>
                  </begin>
                </if>
                <assigndly loc="o,142,22,142,24" dtype_id="3">
                  <or loc="o,145,23,145,24" dtype_id="3">
                    <or loc="o,144,23,144,24" dtype_id="3">
                      <or loc="o,143,23,143,24" dtype_id="3">
                        <eq loc="o,142,33,142,35" dtype_id="3">
                          <const loc="o,142,36,142,41" name="11&apos;h0" dtype_id="16"/>
                          <varref loc="o,142,26,142,32" name="hcount" dtype_id="16"/>
                        </eq>
                        <lte loc="o,143,33,143,35" dtype_id="3">
                          <const loc="o,143,47,143,48" name="11&apos;h501" dtype_id="48"/>
                          <varref loc="o,143,26,143,32" name="hcount" dtype_id="16"/>
                        </lte>
                      </or>
                      <gt loc="o,144,33,144,34" dtype_id="3">
                        <const loc="o,144,36,144,41" name="11&apos;h3" dtype_id="16"/>
                        <varref loc="o,144,26,144,32" name="vcount" dtype_id="16"/>
                      </gt>
                    </or>
                    <lte loc="o,145,33,145,35" dtype_id="3">
                      <const loc="o,145,47,145,48" name="11&apos;h2d3" dtype_id="48"/>
                      <varref loc="o,145,26,145,32" name="vcount" dtype_id="16"/>
                    </lte>
                  </or>
                  <varref loc="o,142,11,142,16" name="blank" dtype_id="3"/>
                </assigndly>
                <assigndly loc="o,147,22,147,24" dtype_id="3">
                  <or loc="o,148,23,148,24" dtype_id="3">
                    <gt loc="o,147,33,147,34" dtype_id="3">
                      <const loc="o,147,36,147,41" name="11&apos;h3" dtype_id="16"/>
                      <varref loc="o,147,26,147,32" name="vcount" dtype_id="16"/>
                    </gt>
                    <lte loc="o,148,33,148,35" dtype_id="3">
                      <const loc="o,148,47,148,48" name="11&apos;h2d3" dtype_id="48"/>
                      <varref loc="o,148,26,148,32" name="vcount" dtype_id="16"/>
                    </lte>
                  </or>
                  <varref loc="o,147,11,147,21" name="hdmi_frame" dtype_id="3"/>
                </assigndly>
              </begin>
            </begin>
            <begin>
              <begin loc="o,95,52,95,57">
                <assigndly loc="o,96,22,96,24" dtype_id="16">
                  <const loc="o,96,25,96,27" name="11&apos;h0" dtype_id="16"/>
                  <varref loc="o,96,11,96,17" name="hcount" dtype_id="16"/>
                </assigndly>
                <assigndly loc="o,97,22,97,24" dtype_id="16">
                  <const loc="o,97,25,97,27" name="11&apos;h0" dtype_id="16"/>
                  <varref loc="o,97,11,97,17" name="vcount" dtype_id="16"/>
                </assigndly>
                <assigndly loc="o,98,22,98,24" dtype_id="3">
                  <const loc="o,98,25,98,39" name="1&apos;h1" dtype_id="50"/>
                  <varref loc="o,98,11,98,16" name="hsync" dtype_id="3"/>
                </assigndly>
                <assigndly loc="o,99,22,99,24" dtype_id="3">
                  <const loc="o,99,25,99,39" name="1&apos;h1" dtype_id="50"/>
                  <varref loc="o,99,11,99,16" name="vsync" dtype_id="3"/>
                </assigndly>
                <assigndly loc="o,100,22,100,24" dtype_id="3">
                  <const loc="o,100,25,100,27" name="1&apos;h1" dtype_id="3"/>
                  <varref loc="o,100,11,100,16" name="blank" dtype_id="3"/>
                </assigndly>
                <assigndly loc="o,101,22,101,24" dtype_id="3">
                  <const loc="o,101,25,101,27" name="1&apos;h0" dtype_id="3"/>
                  <varref loc="o,101,11,101,21" name="hdmi_frame" dtype_id="3"/>
                </assigndly>
              </begin>
            </begin>
          </if>
        </begin>
      </always>
      <var loc="o,158,17,158,21" name="srst" dtype_id="3" vartype="logic" origName="srst"/>
      <var loc="o,160,17,160,25" name="tdms_pix" dtype_id="51" vartype="tdms_pix_t" origName="tdms_pix"/>
      <var loc="o,161,17,161,25" name="tdms_enc" dtype_id="51" vartype="tdms_pix_t" origName="tdms_enc"/>
      <var loc="o,163,17,163,26" name="tdms_sdat" dtype_id="7" vartype="bus3_t" origName="tdms_sdat"/>
      <var loc="o,164,17,164,26" name="tdms_sclk" dtype_id="3" vartype="logic" origName="tdms_sclk"/>
      <always loc="o,166,5,166,16">
        <begin loc="o,166,24,166,29" name="_comb">
          <assign loc="o,167,13,167,14" dtype_id="3">
            <varref loc="o,167,15,167,16" name="__VdfgExtracted_h678c3d02__0" dtype_id="3"/>
            <varref loc="o,167,8,167,12" name="srst" dtype_id="3"/>
          </assign>
          <assign loc="o,169,22,169,23" dtype_id="6">
            <concat loc="o,169,30,169,31" dtype_id="6">
              <varref loc="o,169,25,169,30" name="vsync" dtype_id="3"/>
              <varref loc="o,169,32,169,37" name="hsync" dtype_id="3"/>
            </concat>
            <sel loc="o,169,20,169,21" dtype_id="6">
              <varref loc="o,169,8,169,16" name="tdms_pix" dtype_id="51"/>
              <const loc="o,169,20,169,21" name="32&apos;h1c" dtype_id="15"/>
              <const loc="o,169,20,169,21" name="32&apos;h2" dtype_id="15"/>
            </sel>
          </assign>
          <assign loc="o,170,22,170,23" dtype_id="6">
            <concat loc="o,170,30,170,31" dtype_id="6">
              <varref loc="o,170,25,170,30" name="vsync" dtype_id="3"/>
              <varref loc="o,170,32,170,37" name="hsync" dtype_id="3"/>
            </concat>
            <sel loc="o,170,20,170,21" dtype_id="6">
              <varref loc="o,170,8,170,16" name="tdms_pix" dtype_id="51"/>
              <const loc="o,170,20,170,21" name="32&apos;h12" dtype_id="15"/>
              <const loc="o,170,20,170,21" name="32&apos;h2" dtype_id="15"/>
            </sel>
          </assign>
          <assign loc="o,171,22,171,23" dtype_id="6">
            <concat loc="o,171,30,171,31" dtype_id="6">
              <varref loc="o,171,25,171,30" name="vsync" dtype_id="3"/>
              <varref loc="o,171,32,171,37" name="hsync" dtype_id="3"/>
            </concat>
            <sel loc="o,171,20,171,21" dtype_id="6">
              <varref loc="o,171,8,171,16" name="tdms_pix" dtype_id="51"/>
              <const loc="o,171,20,171,21" name="32&apos;h8" dtype_id="15"/>
              <const loc="o,171,20,171,21" name="32&apos;h2" dtype_id="15"/>
            </sel>
          </assign>
          <assign loc="o,173,22,173,23" dtype_id="8">
            <sel loc="o,173,28,173,29" dtype_id="8">
              <varref loc="o,173,24,173,27" name="pix" dtype_id="10"/>
              <const loc="o,173,28,173,29" name="32&apos;h10" dtype_id="15"/>
              <const loc="o,173,28,173,29" name="32&apos;h8" dtype_id="15"/>
            </sel>
            <sel loc="o,173,20,173,21" dtype_id="8">
              <varref loc="o,173,8,173,16" name="tdms_pix" dtype_id="51"/>
              <const loc="o,173,20,173,21" name="32&apos;h14" dtype_id="15"/>
              <const loc="o,173,20,173,21" name="32&apos;h8" dtype_id="15"/>
            </sel>
          </assign>
          <assign loc="o,174,22,174,23" dtype_id="8">
            <sel loc="o,174,28,174,29" dtype_id="8">
              <varref loc="o,174,24,174,27" name="pix" dtype_id="10"/>
              <const loc="o,174,28,174,29" name="32&apos;h8" dtype_id="15"/>
              <const loc="o,174,28,174,29" name="32&apos;h8" dtype_id="15"/>
            </sel>
            <sel loc="o,174,20,174,21" dtype_id="8">
              <varref loc="o,174,8,174,16" name="tdms_pix" dtype_id="51"/>
              <const loc="o,174,20,174,21" name="32&apos;ha" dtype_id="15"/>
              <const loc="o,174,20,174,21" name="32&apos;h8" dtype_id="15"/>
            </sel>
          </assign>
          <assign loc="o,175,22,175,23" dtype_id="8">
            <sel loc="o,175,28,175,29" dtype_id="8">
              <varref loc="o,175,24,175,27" name="pix" dtype_id="10"/>
              <const loc="o,175,28,175,29" name="32&apos;h0" dtype_id="15"/>
              <const loc="o,175,28,175,29" name="32&apos;h8" dtype_id="15"/>
            </sel>
            <sel loc="o,175,20,175,21" dtype_id="8">
              <varref loc="o,175,8,175,16" name="tdms_pix" dtype_id="51"/>
              <const loc="o,175,20,175,21" name="32&apos;h0" dtype_id="15"/>
              <const loc="o,175,20,175,21" name="32&apos;h8" dtype_id="15"/>
            </sel>
          </assign>
        </begin>
      </always>
      <begin loc="o,178,5,178,8" name="_tdms_sdat">
        <var loc="o,178,17,178,18" name="i" dtype_id="22" vartype="integer" origName="i"/>
      </begin>
      <begin loc="o,179,22,179,28" name="_tdms_sdat[0]">
        <instance loc="o,179,22,179,28" name="u_tmds" defName="hdmi_tdms_enc" origName="u_tmds">
          <port loc="o,180,12,180,15" name="clk" direction="in" portIndex="1">
            <varref loc="o,180,21,180,28" name="clk_pix" dtype_id="3"/>
          </port>
          <port loc="o,181,12,181,17" name="blank" direction="in" portIndex="2">
            <varref loc="o,181,21,181,26" name="blank" dtype_id="3"/>
          </port>
          <port loc="o,182,12,182,15" name="raw" direction="in" portIndex="3">
            <sel loc="o,182,30,182,31" dtype_id="52">
              <varref loc="o,182,21,182,29" name="tdms_pix" dtype_id="51"/>
              <const loc="o,182,30,182,31" name="5&apos;h0" dtype_id="13"/>
              <const loc="o,182,30,182,31" name="32&apos;ha" dtype_id="15"/>
            </sel>
          </port>
          <port loc="o,183,12,183,19" name="encoded" direction="out" portIndex="4">
            <sel loc="o,183,30,183,31" dtype_id="52">
              <varref loc="o,183,21,183,29" name="tdms_enc" dtype_id="51"/>
              <const loc="o,183,30,183,31" name="5&apos;h0" dtype_id="13"/>
              <const loc="o,183,30,183,31" name="32&apos;ha" dtype_id="15"/>
            </sel>
          </port>
        </instance>
        <instance loc="o,186,20,186,30" name="u_oser_dat" defName="fpga_oser10" origName="u_oser_dat">
          <port loc="o,187,12,187,16" name="arst" direction="in" portIndex="1">
            <varref loc="o,187,21,187,25" name="srst" dtype_id="3"/>
          </port>
          <port loc="o,188,12,188,19" name="clk_par" direction="in" portIndex="2">
            <varref loc="o,188,21,188,28" name="clk_pix" dtype_id="3"/>
          </port>
          <port loc="o,189,12,189,19" name="clk_ser" direction="in" portIndex="3">
            <varref loc="o,189,21,189,29" name="clk_pix5" dtype_id="3"/>
          </port>
          <port loc="o,190,12,190,13" name="d" direction="in" portIndex="4">
            <sel loc="o,190,30,190,31" dtype_id="52">
              <varref loc="o,190,21,190,29" name="tdms_enc" dtype_id="51"/>
              <const loc="o,190,30,190,31" name="5&apos;h0" dtype_id="13"/>
              <const loc="o,190,30,190,31" name="32&apos;ha" dtype_id="15"/>
            </sel>
          </port>
          <port loc="o,191,12,191,13" name="q" direction="out" portIndex="5">
            <sel loc="o,191,30,191,31" dtype_id="3">
              <varref loc="o,191,21,191,30" name="tdms_sdat" dtype_id="7"/>
              <const loc="o,178,5,178,8" name="2&apos;h0" dtype_id="28"/>
              <const loc="o,191,30,191,31" name="32&apos;h1" dtype_id="15"/>
            </sel>
          </port>
        </instance>
        <instance loc="o,194,19,194,29" name="u_obuf_dat" defName="fpga_olvds" origName="u_obuf_dat">
          <port loc="o,195,12,195,13" name="i" direction="in" portIndex="1">
            <sel loc="o,195,31,195,32" dtype_id="3">
              <varref loc="o,195,21,195,30" name="tdms_sdat" dtype_id="7"/>
              <const loc="o,178,5,178,8" name="2&apos;h0" dtype_id="28"/>
              <const loc="o,195,31,195,32" name="32&apos;h1" dtype_id="15"/>
            </sel>
          </port>
          <port loc="o,196,12,196,13" name="o" direction="out" portIndex="2">
            <sel loc="o,196,31,196,32" dtype_id="3">
              <varref loc="o,196,21,196,31" name="hdmi_dat_p" dtype_id="7"/>
              <const loc="o,178,5,178,8" name="2&apos;h0" dtype_id="28"/>
              <const loc="o,196,31,196,32" name="32&apos;h1" dtype_id="15"/>
            </sel>
          </port>
          <port loc="o,197,12,197,14" name="ob" direction="out" portIndex="3">
            <sel loc="o,197,31,197,32" dtype_id="3">
              <varref loc="o,197,21,197,31" name="hdmi_dat_n" dtype_id="7"/>
              <const loc="o,178,5,178,8" name="2&apos;h0" dtype_id="28"/>
              <const loc="o,197,31,197,32" name="32&apos;h1" dtype_id="15"/>
            </sel>
          </port>
        </instance>
      </begin>
      <begin loc="o,179,22,179,28" name="_tdms_sdat[1]">
        <instance loc="o,179,22,179,28" name="u_tmds" defName="hdmi_tdms_enc" origName="u_tmds">
          <port loc="o,180,12,180,15" name="clk" direction="in" portIndex="1">
            <varref loc="o,180,21,180,28" name="clk_pix" dtype_id="3"/>
          </port>
          <port loc="o,181,12,181,17" name="blank" direction="in" portIndex="2">
            <varref loc="o,181,21,181,26" name="blank" dtype_id="3"/>
          </port>
          <port loc="o,182,12,182,15" name="raw" direction="in" portIndex="3">
            <sel loc="o,182,30,182,31" dtype_id="52">
              <varref loc="o,182,21,182,29" name="tdms_pix" dtype_id="51"/>
              <const loc="o,182,30,182,31" name="5&apos;ha" dtype_id="13"/>
              <const loc="o,182,30,182,31" name="32&apos;ha" dtype_id="15"/>
            </sel>
          </port>
          <port loc="o,183,12,183,19" name="encoded" direction="out" portIndex="4">
            <sel loc="o,183,30,183,31" dtype_id="52">
              <varref loc="o,183,21,183,29" name="tdms_enc" dtype_id="51"/>
              <const loc="o,183,30,183,31" name="5&apos;ha" dtype_id="13"/>
              <const loc="o,183,30,183,31" name="32&apos;ha" dtype_id="15"/>
            </sel>
          </port>
        </instance>
        <instance loc="o,186,20,186,30" name="u_oser_dat" defName="fpga_oser10" origName="u_oser_dat">
          <port loc="o,187,12,187,16" name="arst" direction="in" portIndex="1">
            <varref loc="o,187,21,187,25" name="srst" dtype_id="3"/>
          </port>
          <port loc="o,188,12,188,19" name="clk_par" direction="in" portIndex="2">
            <varref loc="o,188,21,188,28" name="clk_pix" dtype_id="3"/>
          </port>
          <port loc="o,189,12,189,19" name="clk_ser" direction="in" portIndex="3">
            <varref loc="o,189,21,189,29" name="clk_pix5" dtype_id="3"/>
          </port>
          <port loc="o,190,12,190,13" name="d" direction="in" portIndex="4">
            <sel loc="o,190,30,190,31" dtype_id="52">
              <varref loc="o,190,21,190,29" name="tdms_enc" dtype_id="51"/>
              <const loc="o,190,30,190,31" name="5&apos;ha" dtype_id="13"/>
              <const loc="o,190,30,190,31" name="32&apos;ha" dtype_id="15"/>
            </sel>
          </port>
          <port loc="o,191,12,191,13" name="q" direction="out" portIndex="5">
            <sel loc="o,191,30,191,31" dtype_id="3">
              <varref loc="o,191,21,191,30" name="tdms_sdat" dtype_id="7"/>
              <const loc="o,178,5,178,8" name="2&apos;h1" dtype_id="28"/>
              <const loc="o,191,30,191,31" name="32&apos;h1" dtype_id="15"/>
            </sel>
          </port>
        </instance>
        <instance loc="o,194,19,194,29" name="u_obuf_dat" defName="fpga_olvds" origName="u_obuf_dat">
          <port loc="o,195,12,195,13" name="i" direction="in" portIndex="1">
            <sel loc="o,195,31,195,32" dtype_id="3">
              <varref loc="o,195,21,195,30" name="tdms_sdat" dtype_id="7"/>
              <const loc="o,178,5,178,8" name="2&apos;h1" dtype_id="28"/>
              <const loc="o,195,31,195,32" name="32&apos;h1" dtype_id="15"/>
            </sel>
          </port>
          <port loc="o,196,12,196,13" name="o" direction="out" portIndex="2">
            <sel loc="o,196,31,196,32" dtype_id="3">
              <varref loc="o,196,21,196,31" name="hdmi_dat_p" dtype_id="7"/>
              <const loc="o,178,5,178,8" name="2&apos;h1" dtype_id="28"/>
              <const loc="o,196,31,196,32" name="32&apos;h1" dtype_id="15"/>
            </sel>
          </port>
          <port loc="o,197,12,197,14" name="ob" direction="out" portIndex="3">
            <sel loc="o,197,31,197,32" dtype_id="3">
              <varref loc="o,197,21,197,31" name="hdmi_dat_n" dtype_id="7"/>
              <const loc="o,178,5,178,8" name="2&apos;h1" dtype_id="28"/>
              <const loc="o,197,31,197,32" name="32&apos;h1" dtype_id="15"/>
            </sel>
          </port>
        </instance>
      </begin>
      <begin loc="o,179,22,179,28" name="_tdms_sdat[2]">
        <instance loc="o,179,22,179,28" name="u_tmds" defName="hdmi_tdms_enc" origName="u_tmds">
          <port loc="o,180,12,180,15" name="clk" direction="in" portIndex="1">
            <varref loc="o,180,21,180,28" name="clk_pix" dtype_id="3"/>
          </port>
          <port loc="o,181,12,181,17" name="blank" direction="in" portIndex="2">
            <varref loc="o,181,21,181,26" name="blank" dtype_id="3"/>
          </port>
          <port loc="o,182,12,182,15" name="raw" direction="in" portIndex="3">
            <sel loc="o,182,30,182,31" dtype_id="52">
              <varref loc="o,182,21,182,29" name="tdms_pix" dtype_id="51"/>
              <const loc="o,182,30,182,31" name="5&apos;h14" dtype_id="13"/>
              <const loc="o,182,30,182,31" name="32&apos;ha" dtype_id="15"/>
            </sel>
          </port>
          <port loc="o,183,12,183,19" name="encoded" direction="out" portIndex="4">
            <sel loc="o,183,30,183,31" dtype_id="52">
              <varref loc="o,183,21,183,29" name="tdms_enc" dtype_id="51"/>
              <const loc="o,183,30,183,31" name="5&apos;h14" dtype_id="13"/>
              <const loc="o,183,30,183,31" name="32&apos;ha" dtype_id="15"/>
            </sel>
          </port>
        </instance>
        <instance loc="o,186,20,186,30" name="u_oser_dat" defName="fpga_oser10" origName="u_oser_dat">
          <port loc="o,187,12,187,16" name="arst" direction="in" portIndex="1">
            <varref loc="o,187,21,187,25" name="srst" dtype_id="3"/>
          </port>
          <port loc="o,188,12,188,19" name="clk_par" direction="in" portIndex="2">
            <varref loc="o,188,21,188,28" name="clk_pix" dtype_id="3"/>
          </port>
          <port loc="o,189,12,189,19" name="clk_ser" direction="in" portIndex="3">
            <varref loc="o,189,21,189,29" name="clk_pix5" dtype_id="3"/>
          </port>
          <port loc="o,190,12,190,13" name="d" direction="in" portIndex="4">
            <sel loc="o,190,30,190,31" dtype_id="52">
              <varref loc="o,190,21,190,29" name="tdms_enc" dtype_id="51"/>
              <const loc="o,190,30,190,31" name="5&apos;h14" dtype_id="13"/>
              <const loc="o,190,30,190,31" name="32&apos;ha" dtype_id="15"/>
            </sel>
          </port>
          <port loc="o,191,12,191,13" name="q" direction="out" portIndex="5">
            <sel loc="o,191,30,191,31" dtype_id="3">
              <varref loc="o,191,21,191,30" name="tdms_sdat" dtype_id="7"/>
              <const loc="o,178,5,178,8" name="2&apos;h2" dtype_id="28"/>
              <const loc="o,191,30,191,31" name="32&apos;h1" dtype_id="15"/>
            </sel>
          </port>
        </instance>
        <instance loc="o,194,19,194,29" name="u_obuf_dat" defName="fpga_olvds" origName="u_obuf_dat">
          <port loc="o,195,12,195,13" name="i" direction="in" portIndex="1">
            <sel loc="o,195,31,195,32" dtype_id="3">
              <varref loc="o,195,21,195,30" name="tdms_sdat" dtype_id="7"/>
              <const loc="o,178,5,178,8" name="2&apos;h2" dtype_id="28"/>
              <const loc="o,195,31,195,32" name="32&apos;h1" dtype_id="15"/>
            </sel>
          </port>
          <port loc="o,196,12,196,13" name="o" direction="out" portIndex="2">
            <sel loc="o,196,31,196,32" dtype_id="3">
              <varref loc="o,196,21,196,31" name="hdmi_dat_p" dtype_id="7"/>
              <const loc="o,178,5,178,8" name="2&apos;h2" dtype_id="28"/>
              <const loc="o,196,31,196,32" name="32&apos;h1" dtype_id="15"/>
            </sel>
          </port>
          <port loc="o,197,12,197,14" name="ob" direction="out" portIndex="3">
            <sel loc="o,197,31,197,32" dtype_id="3">
              <varref loc="o,197,21,197,31" name="hdmi_dat_n" dtype_id="7"/>
              <const loc="o,178,5,178,8" name="2&apos;h2" dtype_id="28"/>
              <const loc="o,197,31,197,32" name="32&apos;h1" dtype_id="15"/>
            </sel>
          </port>
        </instance>
      </begin>
      <instance loc="o,204,17,204,27" name="u_oser_clk" defName="fpga_oser10" origName="u_oser_clk">
        <port loc="o,205,9,205,13" name="arst" direction="in" portIndex="1">
          <varref loc="o,205,18,205,22" name="srst" dtype_id="3"/>
        </port>
        <port loc="o,206,9,206,16" name="clk_par" direction="in" portIndex="2">
          <varref loc="o,206,18,206,25" name="clk_pix" dtype_id="3"/>
        </port>
        <port loc="o,207,9,207,16" name="clk_ser" direction="in" portIndex="3">
          <varref loc="o,207,18,207,26" name="clk_pix5" dtype_id="3"/>
        </port>
        <port loc="o,208,9,208,10" name="d" direction="in" portIndex="4">
          <const loc="o,208,18,208,33" name="10&apos;h1f" dtype_id="23"/>
        </port>
        <port loc="o,209,9,209,10" name="q" direction="out" portIndex="5">
          <varref loc="o,209,18,209,27" name="tdms_sclk" dtype_id="3"/>
        </port>
      </instance>
      <instance loc="o,212,16,212,26" name="u_obuf_clk" defName="fpga_olvds" origName="u_obuf_clk">
        <port loc="o,213,9,213,10" name="i" direction="in" portIndex="1">
          <varref loc="o,213,18,213,27" name="tdms_sclk" dtype_id="3"/>
        </port>
        <port loc="o,214,9,214,10" name="o" direction="out" portIndex="2">
          <varref loc="o,214,18,214,28" name="hdmi_clk_p" dtype_id="3"/>
        </port>
        <port loc="o,215,9,215,11" name="ob" direction="out" portIndex="3">
          <varref loc="o,215,18,215,28" name="hdmi_clk_n" dtype_id="3"/>
        </port>
      </instance>
      <var loc="o,167,15,167,16" name="__VdfgExtracted_h678c3d02__0" dtype_id="3" vartype="logic" origName="__VdfgExtracted_h678c3d02__0"/>
      <contassign loc="o,92,28,92,29" dtype_id="3">
        <and loc="o,92,37,92,38" dtype_id="3">
          <not loc="o,92,39,92,40" dtype_id="3">
            <varref loc="o,57,19,57,29" name="fifo_empty" dtype_id="3"/>
          </not>
          <varref loc="o,49,19,49,25" name="srst_n" dtype_id="3"/>
        </and>
        <varref loc="o,92,28,92,29" name="internal_srst_n" dtype_id="3"/>
      </contassign>
      <contassign loc="o,167,15,167,16" dtype_id="3">
        <not loc="o,167,15,167,16" dtype_id="3">
          <varref loc="o,91,12,91,27" name="internal_srst_n" dtype_id="3"/>
        </not>
        <varref loc="o,167,15,167,16" name="__VdfgExtracted_h678c3d02__0" dtype_id="3"/>
      </contassign>
    </module>
    <module loc="q,39,8,39,16" name="i2c_ctrl" origName="i2c_ctrl">
      <var loc="q,40,24,40,27" name="clk" dtype_id="3" dir="input" pinIndex="1" vartype="logic" origName="clk"/>
      <var loc="q,41,24,41,37" name="strobe_400kHz" dtype_id="3" dir="input" pinIndex="2" vartype="logic" origName="strobe_400kHz"/>
      <var loc="q,42,24,42,29" name="reset" dtype_id="3" dir="input" pinIndex="3" vartype="logic" origName="reset"/>
      <var loc="q,44,24,44,30" name="enable" dtype_id="3" dir="input" pinIndex="4" vartype="logic" origName="enable"/>
      <var loc="q,45,24,45,34" name="read_write" dtype_id="3" dir="input" pinIndex="5" vartype="logic" origName="read_write"/>
      <var loc="q,46,24,46,37" name="slave_address" dtype_id="11" dir="input" pinIndex="6" vartype="logic" origName="slave_address"/>
      <var loc="q,47,24,47,40" name="register_address" dtype_id="17" dir="input" pinIndex="7" vartype="logic" origName="register_address"/>
      <var loc="q,48,24,48,31" name="data_in" dtype_id="8" dir="input" pinIndex="8" vartype="logic" origName="data_in"/>
      <var loc="q,49,24,49,37" name="register_done" dtype_id="3" dir="output" pinIndex="9" vartype="logic" origName="register_done"/>
      <var loc="q,51,24,51,30" name="scl_do" dtype_id="3" dir="input" pinIndex="10" vartype="logic" origName="scl_do"/>
      <var loc="q,52,24,52,30" name="scl_di" dtype_id="3" dir="output" pinIndex="11" vartype="logic" origName="scl_di"/>
      <var loc="q,53,24,53,30" name="scl_oe" dtype_id="3" dir="output" pinIndex="12" vartype="logic" origName="scl_oe"/>
      <var loc="q,55,24,55,30" name="sda_do" dtype_id="3" dir="input" pinIndex="13" vartype="logic" origName="sda_do"/>
      <var loc="q,56,24,56,30" name="sda_di" dtype_id="3" dir="output" pinIndex="14" vartype="logic" origName="sda_di"/>
      <var loc="q,57,24,57,30" name="sda_oe" dtype_id="3" dir="output" pinIndex="15" vartype="logic" origName="sda_oe"/>
      <typedef loc="q,70,6,70,13" name="state_t" dtype_id="14"/>
      <var loc="q,72,12,72,17" name="state" dtype_id="14" vartype="state_t" origName="state"/>
      <var loc="q,73,12,73,22" name="post_state" dtype_id="14" vartype="state_t" origName="post_state"/>
      <var loc="q,75,16,75,27" name="process_cnt" dtype_id="6" vartype="logic" origName="process_cnt"/>
      <var loc="q,76,16,76,37" name="slave_address_plus_rw" dtype_id="8" vartype="logic" origName="slave_address_plus_rw"/>
      <var loc="q,77,16,77,23" name="bit_cnt" dtype_id="14" vartype="logic" origName="bit_cnt"/>
      <var loc="q,77,25,77,36" name="bit_cnt_dec" dtype_id="14" vartype="logic" origName="bit_cnt_dec"/>
      <var loc="q,78,16,78,32" name="post_serial_data" dtype_id="3" vartype="logic" origName="post_serial_data"/>
      <var loc="q,79,16,79,31" name="acknowledge_bit" dtype_id="3" vartype="logic" origName="acknowledge_bit"/>
      <always loc="q,91,4,91,13">
        <sentree loc="q,91,14,91,15">
          <senitem loc="q,91,33,91,40" edgeType="POS">
            <varref loc="q,91,41,91,44" name="clk" dtype_id="3"/>
          </senitem>
          <senitem loc="q,91,16,91,23" edgeType="POS">
            <varref loc="q,91,24,91,29" name="reset" dtype_id="3"/>
          </senitem>
        </sentree>
        <begin loc="q,91,46,91,51">
          <if loc="q,92,7,92,9">
            <varref loc="q,92,11,92,16" name="reset" dtype_id="3"/>
            <begin>
              <begin loc="q,92,26,92,31">
                <assigndly loc="q,93,32,93,34" dtype_id="3">
                  <const loc="q,93,35,93,39" name="1&apos;h0" dtype_id="3"/>
                  <varref loc="q,93,10,93,23" name="register_done" dtype_id="3"/>
                </assigndly>
                <assigndly loc="q,94,32,94,34" dtype_id="14">
                  <const loc="q,94,35,94,39" name="4&apos;h0" dtype_id="14"/>
                  <varref loc="q,94,10,94,15" name="state" dtype_id="14"/>
                </assigndly>
                <assigndly loc="q,95,32,95,34" dtype_id="14">
                  <const loc="q,95,35,95,39" name="4&apos;h0" dtype_id="14"/>
                  <varref loc="q,95,10,95,20" name="post_state" dtype_id="14"/>
                </assigndly>
                <assigndly loc="q,96,32,96,34" dtype_id="6">
                  <const loc="q,96,35,96,37" name="2&apos;h0" dtype_id="6"/>
                  <varref loc="q,96,10,96,21" name="process_cnt" dtype_id="6"/>
                </assigndly>
                <assigndly loc="q,97,32,97,34" dtype_id="8">
                  <const loc="q,97,35,97,37" name="8&apos;h0" dtype_id="8"/>
                  <varref loc="q,97,10,97,31" name="slave_address_plus_rw" dtype_id="8"/>
                </assigndly>
                <assigndly loc="q,98,32,98,34" dtype_id="14">
                  <const loc="q,98,35,98,37" name="4&apos;h0" dtype_id="14"/>
                  <varref loc="q,98,10,98,17" name="bit_cnt" dtype_id="14"/>
                </assigndly>
                <assigndly loc="q,99,32,99,34" dtype_id="3">
                  <const loc="q,99,35,99,39" name="1&apos;h0" dtype_id="3"/>
                  <varref loc="q,99,10,99,26" name="post_serial_data" dtype_id="3"/>
                </assigndly>
                <assigndly loc="q,100,32,100,34" dtype_id="3">
                  <const loc="q,100,35,100,39" name="1&apos;h0" dtype_id="3"/>
                  <varref loc="q,100,10,100,25" name="acknowledge_bit" dtype_id="3"/>
                </assigndly>
              </begin>
            </begin>
            <begin>
              <begin loc="q,102,12,102,17">
                <case loc="q,103,17,103,21">
                  <varref loc="q,103,23,103,28" name="state" dtype_id="14"/>
                  <caseitem loc="q,106,17,106,18">
                    <const loc="q,106,13,106,17" name="4&apos;h0" dtype_id="14"/>
                    <begin loc="q,106,19,106,24">
                      <assigndly loc="q,107,38,107,40" dtype_id="6">
                        <const loc="q,107,41,107,43" name="2&apos;h0" dtype_id="6"/>
                        <varref loc="q,107,16,107,27" name="process_cnt" dtype_id="6"/>
                      </assigndly>
                      <assigndly loc="q,108,38,108,40" dtype_id="14">
                        <const loc="q,108,41,108,43" name="4&apos;h0" dtype_id="14"/>
                        <varref loc="q,108,16,108,23" name="bit_cnt" dtype_id="14"/>
                      </assigndly>
                      <assigndly loc="q,109,38,109,40" dtype_id="3">
                        <const loc="q,109,41,109,45" name="1&apos;h0" dtype_id="3"/>
                        <varref loc="q,109,16,109,31" name="acknowledge_bit" dtype_id="3"/>
                      </assigndly>
                      <assigndly loc="q,110,38,110,40" dtype_id="8">
                        <concat loc="q,110,55,110,56" dtype_id="8">
                          <varref loc="q,110,42,110,55" name="slave_address" dtype_id="11"/>
                          <varref loc="q,110,57,110,67" name="read_write" dtype_id="3"/>
                        </concat>
                        <varref loc="q,110,16,110,37" name="slave_address_plus_rw" dtype_id="8"/>
                      </assigndly>
                      <assigndly loc="q,111,38,111,40" dtype_id="3">
                        <const loc="q,111,41,111,45" name="1&apos;h1" dtype_id="3"/>
                        <varref loc="q,111,16,111,22" name="scl_di" dtype_id="3"/>
                      </assigndly>
                      <assigndly loc="q,112,38,112,40" dtype_id="3">
                        <const loc="q,112,41,112,45" name="1&apos;h1" dtype_id="3"/>
                        <varref loc="q,112,16,112,22" name="sda_di" dtype_id="3"/>
                      </assigndly>
                      <if loc="q,114,16,114,18">
                        <varref loc="q,114,20,114,26" name="enable" dtype_id="3"/>
                        <begin>
                          <begin loc="q,114,36,114,41">
                            <assigndly loc="q,115,35,115,37" dtype_id="3">
                              <const loc="q,115,38,115,42" name="1&apos;h0" dtype_id="3"/>
                              <varref loc="q,115,19,115,32" name="register_done" dtype_id="3"/>
                            </assigndly>
                            <assigndly loc="q,116,35,116,37" dtype_id="14">
                              <const loc="q,116,38,116,43" name="4&apos;h1" dtype_id="14"/>
                              <varref loc="q,116,19,116,24" name="state" dtype_id="14"/>
                            </assigndly>
                            <assigndly loc="q,117,35,117,37" dtype_id="14">
                              <const loc="q,117,38,117,54" name="4&apos;h2" dtype_id="14"/>
                              <varref loc="q,117,19,117,29" name="post_state" dtype_id="14"/>
                            </assigndly>
                          </begin>
                        </begin>
                      </if>
                    </begin>
                  </caseitem>
                  <caseitem loc="q,122,18,122,19">
                    <const loc="q,122,13,122,18" name="4&apos;h1" dtype_id="14"/>
                    <if loc="q,122,20,122,22">
                      <varref loc="q,122,24,122,37" name="strobe_400kHz" dtype_id="3"/>
                      <begin>
                        <begin loc="q,122,47,122,52">
                          <case loc="q,123,23,123,27">
                            <varref loc="q,123,29,123,40" name="process_cnt" dtype_id="6"/>
                            <caseitem loc="q,124,23,124,24">
                              <const loc="q,124,19,124,23" name="2&apos;h0" dtype_id="6"/>
                              <begin loc="q,124,25,124,30">
                                <assigndly loc="q,125,34,125,36" dtype_id="6">
                                  <const loc="q,125,37,125,41" name="2&apos;h1" dtype_id="6"/>
                                  <varref loc="q,125,22,125,33" name="process_cnt" dtype_id="6"/>
                                </assigndly>
                              </begin>
                            </caseitem>
                            <caseitem loc="q,127,23,127,24">
                              <const loc="q,127,19,127,23" name="2&apos;h1" dtype_id="6"/>
                              <begin loc="q,127,25,127,30">
                                <assigndly loc="q,128,34,128,36" dtype_id="3">
                                  <const loc="q,128,37,128,41" name="1&apos;h0" dtype_id="3"/>
                                  <varref loc="q,128,22,128,28" name="sda_di" dtype_id="3"/>
                                </assigndly>
                                <assigndly loc="q,129,34,129,36" dtype_id="6">
                                  <const loc="q,129,37,129,41" name="2&apos;h2" dtype_id="6"/>
                                  <varref loc="q,129,22,129,33" name="process_cnt" dtype_id="6"/>
                                </assigndly>
                              </begin>
                            </caseitem>
                            <caseitem loc="q,131,23,131,24">
                              <const loc="q,131,19,131,23" name="2&apos;h2" dtype_id="6"/>
                              <begin loc="q,131,25,131,30">
                                <assigndly loc="q,132,34,132,36" dtype_id="14">
                                  <const loc="q,132,37,132,41" name="4&apos;h8" dtype_id="14"/>
                                  <varref loc="q,132,22,132,29" name="bit_cnt" dtype_id="14"/>
                                </assigndly>
                                <assigndly loc="q,133,34,133,36" dtype_id="6">
                                  <const loc="q,133,37,133,41" name="2&apos;h3" dtype_id="6"/>
                                  <varref loc="q,133,22,133,33" name="process_cnt" dtype_id="6"/>
                                </assigndly>
                              </begin>
                            </caseitem>
                            <caseitem loc="q,135,23,135,24">
                              <const loc="q,135,19,135,23" name="2&apos;h3" dtype_id="6"/>
                              <begin loc="q,135,25,135,30">
                                <assigndly loc="q,136,34,136,36" dtype_id="3">
                                  <const loc="q,136,37,136,41" name="1&apos;h0" dtype_id="3"/>
                                  <varref loc="q,136,22,136,28" name="scl_di" dtype_id="3"/>
                                </assigndly>
                                <assigndly loc="q,137,34,137,36" dtype_id="6">
                                  <const loc="q,137,37,137,41" name="2&apos;h0" dtype_id="6"/>
                                  <varref loc="q,137,22,137,33" name="process_cnt" dtype_id="6"/>
                                </assigndly>
                                <assigndly loc="q,138,34,138,36" dtype_id="14">
                                  <varref loc="q,138,37,138,47" name="post_state" dtype_id="14"/>
                                  <varref loc="q,138,22,138,27" name="state" dtype_id="14"/>
                                </assigndly>
                                <assigndly loc="q,139,34,139,36" dtype_id="3">
                                  <sel loc="q,139,58,139,59" dtype_id="3">
                                    <varref loc="q,139,37,139,58" name="slave_address_plus_rw" dtype_id="8"/>
                                    <const loc="q,139,59,139,63" name="3&apos;h7" dtype_id="7"/>
                                    <const loc="q,139,58,139,59" name="32&apos;h1" dtype_id="15"/>
                                  </sel>
                                  <varref loc="q,139,22,139,28" name="sda_di" dtype_id="3"/>
                                </assigndly>
                              </begin>
                            </caseitem>
                          </case>
                        </begin>
                      </begin>
                    </if>
                  </caseitem>
                  <caseitem loc="q,145,29,145,30">
                    <const loc="q,145,13,145,29" name="4&apos;h2" dtype_id="14"/>
                    <if loc="q,145,31,145,33">
                      <varref loc="q,145,35,145,48" name="strobe_400kHz" dtype_id="3"/>
                      <begin>
                        <begin loc="q,145,58,145,63">
                          <case loc="q,146,23,146,27">
                            <varref loc="q,146,29,146,40" name="process_cnt" dtype_id="6"/>
                            <caseitem loc="q,147,23,147,24">
                              <const loc="q,147,19,147,23" name="2&apos;h0" dtype_id="6"/>
                              <begin loc="q,147,25,147,30">
                                <assigndly loc="q,148,34,148,36" dtype_id="3">
                                  <const loc="q,148,37,148,41" name="1&apos;h1" dtype_id="3"/>
                                  <varref loc="q,148,22,148,28" name="scl_di" dtype_id="3"/>
                                </assigndly>
                                <assigndly loc="q,149,34,149,36" dtype_id="6">
                                  <const loc="q,149,37,149,41" name="2&apos;h1" dtype_id="6"/>
                                  <varref loc="q,149,22,149,33" name="process_cnt" dtype_id="6"/>
                                </assigndly>
                              </begin>
                            </caseitem>
                            <caseitem loc="q,151,23,151,24">
                              <const loc="q,151,19,151,23" name="2&apos;h1" dtype_id="6"/>
                              <begin loc="q,151,25,151,30">
                                <if loc="q,153,22,153,24">
                                  <varref loc="q,153,26,153,32" name="scl_do" dtype_id="3"/>
                                  <begin>
                                    <begin loc="q,153,42,153,47">
                                      <assigndly loc="q,154,37,154,39" dtype_id="6">
                                        <const loc="q,154,40,154,44" name="2&apos;h2" dtype_id="6"/>
                                        <varref loc="q,154,25,154,36" name="process_cnt" dtype_id="6"/>
                                      </assigndly>
                                    </begin>
                                  </begin>
                                </if>
                              </begin>
                            </caseitem>
                            <caseitem loc="q,157,23,157,24">
                              <const loc="q,157,19,157,23" name="2&apos;h2" dtype_id="6"/>
                              <begin loc="q,157,25,157,30">
                                <assigndly loc="q,158,34,158,36" dtype_id="3">
                                  <const loc="q,158,37,158,41" name="1&apos;h0" dtype_id="3"/>
                                  <varref loc="q,158,22,158,28" name="scl_di" dtype_id="3"/>
                                </assigndly>
                                <assigndly loc="q,159,34,159,36" dtype_id="14">
                                  <varref loc="q,159,37,159,48" name="bit_cnt_dec" dtype_id="14"/>
                                  <varref loc="q,159,22,159,29" name="bit_cnt" dtype_id="14"/>
                                </assigndly>
                                <assigndly loc="q,160,34,160,36" dtype_id="6">
                                  <const loc="q,160,37,160,41" name="2&apos;h3" dtype_id="6"/>
                                  <varref loc="q,160,22,160,33" name="process_cnt" dtype_id="6"/>
                                </assigndly>
                              </begin>
                            </caseitem>
                            <caseitem loc="q,162,23,162,24">
                              <const loc="q,162,19,162,23" name="2&apos;h3" dtype_id="6"/>
                              <begin loc="q,162,25,162,30">
                                <assigndly loc="q,163,34,163,36" dtype_id="6">
                                  <const loc="q,163,37,163,41" name="2&apos;h0" dtype_id="6"/>
                                  <varref loc="q,163,22,163,33" name="process_cnt" dtype_id="6"/>
                                </assigndly>
                                <if loc="q,165,22,165,24">
                                  <eq loc="q,165,34,165,36" dtype_id="3">
                                    <const loc="q,165,37,165,41" name="4&apos;h0" dtype_id="14"/>
                                    <varref loc="q,165,26,165,33" name="bit_cnt" dtype_id="14"/>
                                  </eq>
                                  <begin>
                                    <begin loc="q,165,43,165,48">
                                      <assigndly loc="q,166,42,166,44" dtype_id="3">
                                        <sel loc="q,166,61,166,62" dtype_id="3">
                                          <varref loc="q,166,45,166,61" name="register_address" dtype_id="17"/>
                                          <const loc="q,166,62,166,67" name="4&apos;hf" dtype_id="14"/>
                                          <const loc="q,166,61,166,62" name="32&apos;h1" dtype_id="15"/>
                                        </sel>
                                        <varref loc="q,166,25,166,41" name="post_serial_data" dtype_id="3"/>
                                      </assigndly>
                                      <assigndly loc="q,168,36,168,38" dtype_id="14">
                                        <const loc="q,168,39,168,48" name="4&apos;h3" dtype_id="14"/>
                                        <varref loc="q,168,25,168,30" name="state" dtype_id="14"/>
                                      </assigndly>
                                      <assigndly loc="q,169,36,169,38" dtype_id="14">
                                        <const loc="q,169,39,169,57" name="4&apos;h4" dtype_id="14"/>
                                        <varref loc="q,169,25,169,35" name="post_state" dtype_id="14"/>
                                      </assigndly>
                                      <assigndly loc="q,170,36,170,38" dtype_id="14">
                                        <const loc="q,170,39,170,43" name="4&apos;h8" dtype_id="14"/>
                                        <varref loc="q,170,25,170,32" name="bit_cnt" dtype_id="14"/>
                                      </assigndly>
                                    </begin>
                                  </begin>
                                  <begin>
                                    <begin loc="q,172,27,172,32">
                                      <assigndly loc="q,173,34,173,36" dtype_id="3">
                                        <sel loc="q,173,58,173,59" dtype_id="3">
                                          <varref loc="q,173,37,173,58" name="slave_address_plus_rw" dtype_id="8"/>
                                          <sel loc="q,173,70,173,71" dtype_id="7">
                                            <varref loc="q,173,59,173,70" name="bit_cnt_dec" dtype_id="14"/>
                                            <const loc="q,173,73,173,74" name="2&apos;h0" dtype_id="28"/>
                                            <const loc="q,173,71,173,72" name="32&apos;h3" dtype_id="15"/>
                                          </sel>
                                          <const loc="q,173,58,173,59" name="32&apos;h1" dtype_id="15"/>
                                        </sel>
                                        <varref loc="q,173,25,173,31" name="sda_di" dtype_id="3"/>
                                      </assigndly>
                                    </begin>
                                  </begin>
                                </if>
                              </begin>
                            </caseitem>
                          </case>
                        </begin>
                      </begin>
                    </if>
                  </caseitem>
                  <caseitem loc="q,180,22,180,23">
                    <const loc="q,180,13,180,22" name="4&apos;h3" dtype_id="14"/>
                    <if loc="q,180,24,180,26">
                      <varref loc="q,180,28,180,41" name="strobe_400kHz" dtype_id="3"/>
                      <begin>
                        <begin loc="q,180,51,180,56">
                          <case loc="q,181,23,181,27">
                            <varref loc="q,181,29,181,40" name="process_cnt" dtype_id="6"/>
                            <caseitem loc="q,182,23,182,24">
                              <const loc="q,182,19,182,23" name="2&apos;h0" dtype_id="6"/>
                              <begin loc="q,182,25,182,30">
                                <assigndly loc="q,183,34,183,36" dtype_id="3">
                                  <const loc="q,183,37,183,41" name="1&apos;h1" dtype_id="3"/>
                                  <varref loc="q,183,22,183,28" name="scl_di" dtype_id="3"/>
                                </assigndly>
                                <assigndly loc="q,184,34,184,36" dtype_id="6">
                                  <const loc="q,184,37,184,41" name="2&apos;h1" dtype_id="6"/>
                                  <varref loc="q,184,22,184,33" name="process_cnt" dtype_id="6"/>
                                </assigndly>
                              </begin>
                            </caseitem>
                            <caseitem loc="q,186,23,186,24">
                              <const loc="q,186,19,186,23" name="2&apos;h1" dtype_id="6"/>
                              <begin loc="q,186,25,186,30">
                                <if loc="q,188,22,188,24">
                                  <varref loc="q,188,26,188,32" name="scl_do" dtype_id="3"/>
                                  <begin>
                                    <begin loc="q,188,42,188,47">
                                      <assigndly loc="q,189,37,189,39" dtype_id="6">
                                        <const loc="q,189,40,189,44" name="2&apos;h2" dtype_id="6"/>
                                        <varref loc="q,189,25,189,36" name="process_cnt" dtype_id="6"/>
                                      </assigndly>
                                    </begin>
                                  </begin>
                                </if>
                              </begin>
                            </caseitem>
                            <caseitem loc="q,192,23,192,24">
                              <const loc="q,192,19,192,23" name="2&apos;h2" dtype_id="6"/>
                              <begin loc="q,192,25,192,30">
                                <assigndly loc="q,193,29,193,31" dtype_id="3">
                                  <const loc="q,193,32,193,36" name="1&apos;h0" dtype_id="3"/>
                                  <varref loc="q,193,22,193,28" name="scl_di" dtype_id="3"/>
                                </assigndly>
                                <if loc="q,195,22,195,24">
                                  <not loc="q,195,33,195,35" dtype_id="3">
                                    <varref loc="q,195,26,195,32" name="sda_do" dtype_id="3"/>
                                  </not>
                                  <begin>
                                    <begin loc="q,195,42,195,47">
                                      <assigndly loc="q,196,41,196,43" dtype_id="3">
                                        <const loc="q,196,44,196,48" name="1&apos;h1" dtype_id="3"/>
                                        <varref loc="q,196,25,196,40" name="acknowledge_bit" dtype_id="3"/>
                                      </assigndly>
                                    </begin>
                                  </begin>
                                </if>
                                <assigndly loc="q,198,34,198,36" dtype_id="6">
                                  <const loc="q,198,37,198,41" name="2&apos;h3" dtype_id="6"/>
                                  <varref loc="q,198,22,198,33" name="process_cnt" dtype_id="6"/>
                                </assigndly>
                              </begin>
                            </caseitem>
                            <caseitem loc="q,200,23,200,24">
                              <const loc="q,200,19,200,23" name="2&apos;h3" dtype_id="6"/>
                              <begin loc="q,200,25,200,30">
                                <if loc="q,201,22,201,24">
                                  <varref loc="q,201,26,201,41" name="acknowledge_bit" dtype_id="3"/>
                                  <begin>
                                    <begin loc="q,201,51,201,56">
                                      <assigndly loc="q,202,41,202,43" dtype_id="3">
                                        <const loc="q,202,44,202,48" name="1&apos;h0" dtype_id="3"/>
                                        <varref loc="q,202,25,202,40" name="acknowledge_bit" dtype_id="3"/>
                                      </assigndly>
                                      <assigndly loc="q,203,41,203,43" dtype_id="3">
                                        <varref loc="q,203,44,203,60" name="post_serial_data" dtype_id="3"/>
                                        <varref loc="q,203,25,203,31" name="sda_di" dtype_id="3"/>
                                      </assigndly>
                                      <assigndly loc="q,204,41,204,43" dtype_id="14">
                                        <varref loc="q,204,44,204,54" name="post_state" dtype_id="14"/>
                                        <varref loc="q,204,25,204,30" name="state" dtype_id="14"/>
                                      </assigndly>
                                    </begin>
                                  </begin>
                                  <begin>
                                    <begin loc="q,206,27,206,32">
                                      <assigndly loc="q,207,34,207,36" dtype_id="14">
                                        <const loc="q,207,37,207,44" name="4&apos;h8" dtype_id="14"/>
                                        <varref loc="q,207,25,207,30" name="state" dtype_id="14"/>
                                      </assigndly>
                                    </begin>
                                  </begin>
                                </if>
                                <assigndly loc="q,209,34,209,36" dtype_id="6">
                                  <const loc="q,209,37,209,41" name="2&apos;h0" dtype_id="6"/>
                                  <varref loc="q,209,22,209,33" name="process_cnt" dtype_id="6"/>
                                </assigndly>
                              </begin>
                            </caseitem>
                          </case>
                        </begin>
                      </begin>
                    </if>
                  </caseitem>
                  <caseitem loc="q,215,31,215,32">
                    <const loc="q,215,13,215,31" name="4&apos;h4" dtype_id="14"/>
                    <if loc="q,215,33,215,35">
                      <varref loc="q,215,37,215,50" name="strobe_400kHz" dtype_id="3"/>
                      <begin>
                        <begin loc="q,215,60,215,65">
                          <case loc="q,216,23,216,27">
                            <varref loc="q,216,29,216,40" name="process_cnt" dtype_id="6"/>
                            <caseitem loc="q,217,23,217,24">
                              <const loc="q,217,19,217,23" name="2&apos;h0" dtype_id="6"/>
                              <begin loc="q,217,25,217,30">
                                <assigndly loc="q,218,34,218,36" dtype_id="3">
                                  <const loc="q,218,37,218,41" name="1&apos;h1" dtype_id="3"/>
                                  <varref loc="q,218,22,218,28" name="scl_di" dtype_id="3"/>
                                </assigndly>
                                <assigndly loc="q,219,34,219,36" dtype_id="6">
                                  <const loc="q,219,37,219,41" name="2&apos;h1" dtype_id="6"/>
                                  <varref loc="q,219,22,219,33" name="process_cnt" dtype_id="6"/>
                                </assigndly>
                              </begin>
                            </caseitem>
                            <caseitem loc="q,221,23,221,24">
                              <const loc="q,221,19,221,23" name="2&apos;h1" dtype_id="6"/>
                              <begin loc="q,221,25,221,30">
                                <if loc="q,223,22,223,24">
                                  <varref loc="q,223,26,223,32" name="scl_do" dtype_id="3"/>
                                  <begin>
                                    <begin loc="q,223,42,223,47">
                                      <assigndly loc="q,224,37,224,39" dtype_id="6">
                                        <const loc="q,224,40,224,44" name="2&apos;h2" dtype_id="6"/>
                                        <varref loc="q,224,25,224,36" name="process_cnt" dtype_id="6"/>
                                      </assigndly>
                                    </begin>
                                  </begin>
                                </if>
                              </begin>
                            </caseitem>
                            <caseitem loc="q,227,23,227,24">
                              <const loc="q,227,19,227,23" name="2&apos;h2" dtype_id="6"/>
                              <begin loc="q,227,25,227,30">
                                <assigndly loc="q,228,34,228,36" dtype_id="3">
                                  <const loc="q,228,37,228,41" name="1&apos;h0" dtype_id="3"/>
                                  <varref loc="q,228,22,228,28" name="scl_di" dtype_id="3"/>
                                </assigndly>
                                <assigndly loc="q,229,34,229,36" dtype_id="14">
                                  <varref loc="q,229,37,229,48" name="bit_cnt_dec" dtype_id="14"/>
                                  <varref loc="q,229,22,229,29" name="bit_cnt" dtype_id="14"/>
                                </assigndly>
                                <assigndly loc="q,230,34,230,36" dtype_id="6">
                                  <const loc="q,230,37,230,41" name="2&apos;h3" dtype_id="6"/>
                                  <varref loc="q,230,22,230,33" name="process_cnt" dtype_id="6"/>
                                </assigndly>
                              </begin>
                            </caseitem>
                            <caseitem loc="q,232,23,232,24">
                              <const loc="q,232,19,232,23" name="2&apos;h3" dtype_id="6"/>
                              <begin loc="q,232,25,232,30">
                                <if loc="q,233,22,233,24">
                                  <eq loc="q,233,34,233,36" dtype_id="3">
                                    <const loc="q,233,37,233,41" name="4&apos;h0" dtype_id="14"/>
                                    <varref loc="q,233,26,233,33" name="bit_cnt" dtype_id="14"/>
                                  </eq>
                                  <begin>
                                    <begin loc="q,233,43,233,48">
                                      <assigndly loc="q,234,42,234,44" dtype_id="3">
                                        <sel loc="q,234,61,234,62" dtype_id="3">
                                          <varref loc="q,234,45,234,61" name="register_address" dtype_id="17"/>
                                          <const loc="q,234,62,234,66" name="4&apos;h7" dtype_id="14"/>
                                          <const loc="q,234,61,234,62" name="32&apos;h1" dtype_id="15"/>
                                        </sel>
                                        <varref loc="q,234,25,234,41" name="post_serial_data" dtype_id="3"/>
                                      </assigndly>
                                      <assigndly loc="q,236,38,236,40" dtype_id="14">
                                        <const loc="q,236,41,236,50" name="4&apos;h3" dtype_id="14"/>
                                        <varref loc="q,236,25,236,30" name="state" dtype_id="14"/>
                                      </assigndly>
                                      <assigndly loc="q,237,38,237,40" dtype_id="14">
                                        <const loc="q,237,41,237,55" name="4&apos;h5" dtype_id="14"/>
                                        <varref loc="q,237,25,237,35" name="post_state" dtype_id="14"/>
                                      </assigndly>
                                      <assigndly loc="q,238,38,238,40" dtype_id="14">
                                        <const loc="q,238,41,238,45" name="4&apos;h8" dtype_id="14"/>
                                        <varref loc="q,238,25,238,32" name="bit_cnt" dtype_id="14"/>
                                      </assigndly>
                                    </begin>
                                  </begin>
                                  <begin>
                                    <begin loc="q,240,27,240,32">
                                      <assigndly loc="q,241,32,241,34" dtype_id="3">
                                        <sel loc="q,241,51,241,52" dtype_id="3">
                                          <varref loc="q,241,35,241,51" name="register_address" dtype_id="17"/>
                                          <add loc="q,241,60,241,61" dtype_id="14">
                                            <const loc="q,241,62,241,66" name="4&apos;h7" dtype_id="14"/>
                                            <varref loc="q,241,52,241,59" name="bit_cnt" dtype_id="14"/>
                                          </add>
                                          <const loc="q,241,51,241,52" name="32&apos;h1" dtype_id="15"/>
                                        </sel>
                                        <varref loc="q,241,25,241,31" name="sda_di" dtype_id="3"/>
                                      </assigndly>
                                    </begin>
                                  </begin>
                                </if>
                                <assigndly loc="q,243,34,243,36" dtype_id="6">
                                  <const loc="q,243,37,243,41" name="2&apos;h0" dtype_id="6"/>
                                  <varref loc="q,243,22,243,33" name="process_cnt" dtype_id="6"/>
                                </assigndly>
                              </begin>
                            </caseitem>
                          </case>
                        </begin>
                      </begin>
                    </if>
                  </caseitem>
                  <caseitem loc="q,249,27,249,28">
                    <const loc="q,249,13,249,27" name="4&apos;h5" dtype_id="14"/>
                    <if loc="q,249,29,249,31">
                      <varref loc="q,249,33,249,46" name="strobe_400kHz" dtype_id="3"/>
                      <begin>
                        <begin loc="q,249,56,249,61">
                          <case loc="q,250,23,250,27">
                            <varref loc="q,250,29,250,40" name="process_cnt" dtype_id="6"/>
                            <caseitem loc="q,251,23,251,24">
                              <const loc="q,251,19,251,23" name="2&apos;h0" dtype_id="6"/>
                              <begin loc="q,251,25,251,30">
                                <assigndly loc="q,252,34,252,36" dtype_id="3">
                                  <const loc="q,252,37,252,41" name="1&apos;h1" dtype_id="3"/>
                                  <varref loc="q,252,22,252,28" name="scl_di" dtype_id="3"/>
                                </assigndly>
                                <assigndly loc="q,253,34,253,36" dtype_id="6">
                                  <const loc="q,253,37,253,41" name="2&apos;h1" dtype_id="6"/>
                                  <varref loc="q,253,22,253,33" name="process_cnt" dtype_id="6"/>
                                </assigndly>
                              </begin>
                            </caseitem>
                            <caseitem loc="q,255,23,255,24">
                              <const loc="q,255,19,255,23" name="2&apos;h1" dtype_id="6"/>
                              <begin loc="q,255,25,255,30">
                                <if loc="q,257,22,257,24">
                                  <varref loc="q,257,26,257,32" name="scl_do" dtype_id="3"/>
                                  <begin>
                                    <begin loc="q,257,42,257,47">
                                      <assigndly loc="q,258,37,258,39" dtype_id="6">
                                        <const loc="q,258,40,258,44" name="2&apos;h2" dtype_id="6"/>
                                        <varref loc="q,258,25,258,36" name="process_cnt" dtype_id="6"/>
                                      </assigndly>
                                    </begin>
                                  </begin>
                                </if>
                              </begin>
                            </caseitem>
                            <caseitem loc="q,261,23,261,24">
                              <const loc="q,261,19,261,23" name="2&apos;h2" dtype_id="6"/>
                              <begin loc="q,261,25,261,30">
                                <assigndly loc="q,262,34,262,36" dtype_id="3">
                                  <const loc="q,262,37,262,41" name="1&apos;h0" dtype_id="3"/>
                                  <varref loc="q,262,22,262,28" name="scl_di" dtype_id="3"/>
                                </assigndly>
                                <assigndly loc="q,263,34,263,36" dtype_id="14">
                                  <varref loc="q,263,37,263,48" name="bit_cnt_dec" dtype_id="14"/>
                                  <varref loc="q,263,22,263,29" name="bit_cnt" dtype_id="14"/>
                                </assigndly>
                                <assigndly loc="q,264,34,264,36" dtype_id="6">
                                  <const loc="q,264,37,264,41" name="2&apos;h3" dtype_id="6"/>
                                  <varref loc="q,264,22,264,33" name="process_cnt" dtype_id="6"/>
                                </assigndly>
                              </begin>
                            </caseitem>
                            <caseitem loc="q,266,23,266,24">
                              <const loc="q,266,19,266,23" name="2&apos;h3" dtype_id="6"/>
                              <begin loc="q,266,25,266,30">
                                <if loc="q,267,22,267,24">
                                  <eq loc="q,267,34,267,36" dtype_id="3">
                                    <const loc="q,267,37,267,41" name="4&apos;h0" dtype_id="14"/>
                                    <varref loc="q,267,26,267,33" name="bit_cnt" dtype_id="14"/>
                                  </eq>
                                  <begin>
                                    <begin loc="q,267,43,267,48">
                                      <if loc="q,268,25,268,27">
                                        <varref loc="q,268,29,268,39" name="read_write" dtype_id="3"/>
                                        <begin>
                                          <begin loc="q,272,30,272,35">
                                            <assigndly loc="q,274,45,274,47" dtype_id="3">
                                              <const loc="q,274,48,274,52" name="1&apos;h1" dtype_id="3"/>
                                              <varref loc="q,274,28,274,44" name="post_serial_data" dtype_id="3"/>
                                            </assigndly>
                                          </begin>
                                        </begin>
                                        <begin>
                                          <begin loc="q,268,49,268,54">
                                            <assigndly loc="q,269,45,269,47" dtype_id="3">
                                              <sel loc="q,269,55,269,56" dtype_id="3">
                                                <varref loc="q,269,48,269,55" name="data_in" dtype_id="8"/>
                                                <const loc="q,269,56,269,60" name="3&apos;h7" dtype_id="7"/>
                                                <const loc="q,269,55,269,56" name="32&apos;h1" dtype_id="15"/>
                                              </sel>
                                              <varref loc="q,269,28,269,44" name="post_serial_data" dtype_id="3"/>
                                            </assigndly>
                                            <assigndly loc="q,270,45,270,47" dtype_id="14">
                                              <const loc="q,270,48,270,62" name="4&apos;h6" dtype_id="14"/>
                                              <varref loc="q,270,28,270,38" name="post_state" dtype_id="14"/>
                                            </assigndly>
                                          </begin>
                                        </begin>
                                      </if>
                                      <assigndly loc="q,277,33,277,35" dtype_id="14">
                                        <const loc="q,277,36,277,45" name="4&apos;h3" dtype_id="14"/>
                                        <varref loc="q,277,25,277,30" name="state" dtype_id="14"/>
                                      </assigndly>
                                      <assigndly loc="q,278,33,278,35" dtype_id="14">
                                        <const loc="q,278,36,278,40" name="4&apos;h8" dtype_id="14"/>
                                        <varref loc="q,278,25,278,32" name="bit_cnt" dtype_id="14"/>
                                      </assigndly>
                                    </begin>
                                  </begin>
                                  <begin>
                                    <begin loc="q,280,27,280,32">
                                      <assigndly loc="q,281,32,281,34" dtype_id="3">
                                        <sel loc="q,281,51,281,52" dtype_id="3">
                                          <varref loc="q,281,35,281,51" name="register_address" dtype_id="17"/>
                                          <varref loc="q,281,52,281,63" name="bit_cnt_dec" dtype_id="14"/>
                                          <const loc="q,281,51,281,52" name="32&apos;h1" dtype_id="15"/>
                                        </sel>
                                        <varref loc="q,281,25,281,31" name="sda_di" dtype_id="3"/>
                                      </assigndly>
                                    </begin>
                                  </begin>
                                </if>
                                <assigndly loc="q,283,34,283,36" dtype_id="6">
                                  <const loc="q,283,37,283,41" name="2&apos;h0" dtype_id="6"/>
                                  <varref loc="q,283,22,283,33" name="process_cnt" dtype_id="6"/>
                                </assigndly>
                              </begin>
                            </caseitem>
                          </case>
                        </begin>
                      </begin>
                    </if>
                  </caseitem>
                  <caseitem loc="q,289,27,289,28">
                    <const loc="q,289,13,289,27" name="4&apos;h6" dtype_id="14"/>
                    <if loc="q,289,29,289,31">
                      <varref loc="q,289,33,289,46" name="strobe_400kHz" dtype_id="3"/>
                      <begin>
                        <begin loc="q,289,56,289,61">
                          <case loc="q,290,23,290,27">
                            <varref loc="q,290,29,290,40" name="process_cnt" dtype_id="6"/>
                            <caseitem loc="q,291,23,291,24">
                              <const loc="q,291,19,291,23" name="2&apos;h0" dtype_id="6"/>
                              <begin loc="q,291,25,291,30">
                                <assigndly loc="q,292,34,292,36" dtype_id="3">
                                  <const loc="q,292,37,292,41" name="1&apos;h1" dtype_id="3"/>
                                  <varref loc="q,292,22,292,28" name="scl_di" dtype_id="3"/>
                                </assigndly>
                                <assigndly loc="q,293,34,293,36" dtype_id="6">
                                  <const loc="q,293,37,293,41" name="2&apos;h1" dtype_id="6"/>
                                  <varref loc="q,293,22,293,33" name="process_cnt" dtype_id="6"/>
                                </assigndly>
                              </begin>
                            </caseitem>
                            <caseitem loc="q,295,23,295,24">
                              <const loc="q,295,19,295,23" name="2&apos;h1" dtype_id="6"/>
                              <begin loc="q,295,25,295,30">
                                <if loc="q,297,22,297,24">
                                  <varref loc="q,297,26,297,32" name="scl_do" dtype_id="3"/>
                                  <begin>
                                    <begin loc="q,297,42,297,47">
                                      <assigndly loc="q,298,37,298,39" dtype_id="6">
                                        <const loc="q,298,40,298,44" name="2&apos;h2" dtype_id="6"/>
                                        <varref loc="q,298,25,298,36" name="process_cnt" dtype_id="6"/>
                                      </assigndly>
                                    </begin>
                                  </begin>
                                </if>
                              </begin>
                            </caseitem>
                            <caseitem loc="q,301,23,301,24">
                              <const loc="q,301,19,301,23" name="2&apos;h2" dtype_id="6"/>
                              <begin loc="q,301,25,301,30">
                                <assigndly loc="q,302,34,302,36" dtype_id="3">
                                  <const loc="q,302,37,302,41" name="1&apos;h0" dtype_id="3"/>
                                  <varref loc="q,302,22,302,28" name="scl_di" dtype_id="3"/>
                                </assigndly>
                                <assigndly loc="q,303,34,303,36" dtype_id="14">
                                  <varref loc="q,303,37,303,48" name="bit_cnt_dec" dtype_id="14"/>
                                  <varref loc="q,303,22,303,29" name="bit_cnt" dtype_id="14"/>
                                </assigndly>
                                <assigndly loc="q,304,34,304,36" dtype_id="6">
                                  <const loc="q,304,37,304,41" name="2&apos;h3" dtype_id="6"/>
                                  <varref loc="q,304,22,304,33" name="process_cnt" dtype_id="6"/>
                                </assigndly>
                              </begin>
                            </caseitem>
                            <caseitem loc="q,306,23,306,24">
                              <const loc="q,306,19,306,23" name="2&apos;h3" dtype_id="6"/>
                              <begin loc="q,306,25,306,30">
                                <if loc="q,307,22,307,24">
                                  <eq loc="q,307,34,307,36" dtype_id="3">
                                    <const loc="q,307,37,307,41" name="4&apos;h0" dtype_id="14"/>
                                    <varref loc="q,307,26,307,33" name="bit_cnt" dtype_id="14"/>
                                  </eq>
                                  <begin>
                                    <begin loc="q,307,43,307,48">
                                      <assigndly loc="q,308,42,308,44" dtype_id="3">
                                        <const loc="q,308,45,308,49" name="1&apos;h0" dtype_id="3"/>
                                        <varref loc="q,308,25,308,41" name="post_serial_data" dtype_id="3"/>
                                      </assigndly>
                                      <assigndly loc="q,309,42,309,44" dtype_id="14">
                                        <const loc="q,309,45,309,54" name="4&apos;h3" dtype_id="14"/>
                                        <varref loc="q,309,25,309,30" name="state" dtype_id="14"/>
                                      </assigndly>
                                      <assigndly loc="q,310,42,310,44" dtype_id="14">
                                        <const loc="q,310,45,310,49" name="4&apos;h7" dtype_id="14"/>
                                        <varref loc="q,310,25,310,35" name="post_state" dtype_id="14"/>
                                      </assigndly>
                                      <assigndly loc="q,311,42,311,44" dtype_id="14">
                                        <const loc="q,311,45,311,49" name="4&apos;h8" dtype_id="14"/>
                                        <varref loc="q,311,25,311,32" name="bit_cnt" dtype_id="14"/>
                                      </assigndly>
                                    </begin>
                                  </begin>
                                  <begin>
                                    <begin loc="q,314,27,314,32">
                                      <assigndly loc="q,315,32,315,34" dtype_id="3">
                                        <sel loc="q,315,42,315,43" dtype_id="3">
                                          <varref loc="q,315,35,315,42" name="data_in" dtype_id="8"/>
                                          <sel loc="q,315,54,315,55" dtype_id="7">
                                            <varref loc="q,315,43,315,54" name="bit_cnt_dec" dtype_id="14"/>
                                            <const loc="q,315,57,315,58" name="2&apos;h0" dtype_id="28"/>
                                            <const loc="q,315,55,315,56" name="32&apos;h3" dtype_id="15"/>
                                          </sel>
                                          <const loc="q,315,42,315,43" name="32&apos;h1" dtype_id="15"/>
                                        </sel>
                                        <varref loc="q,315,25,315,31" name="sda_di" dtype_id="3"/>
                                      </assigndly>
                                    </begin>
                                  </begin>
                                </if>
                                <assigndly loc="q,317,34,317,36" dtype_id="6">
                                  <const loc="q,317,37,317,41" name="2&apos;h0" dtype_id="6"/>
                                  <varref loc="q,317,22,317,33" name="process_cnt" dtype_id="6"/>
                                </assigndly>
                              </begin>
                            </caseitem>
                          </case>
                        </begin>
                      </begin>
                    </if>
                  </caseitem>
                  <caseitem loc="q,323,17,323,18">
                    <const loc="q,323,13,323,17" name="4&apos;h7" dtype_id="14"/>
                    <if loc="q,323,19,323,21">
                      <varref loc="q,323,23,323,36" name="strobe_400kHz" dtype_id="3"/>
                      <begin>
                        <begin loc="q,323,46,323,51">
                          <case loc="q,324,23,324,27">
                            <varref loc="q,324,29,324,40" name="process_cnt" dtype_id="6"/>
                            <caseitem loc="q,325,23,325,24">
                              <const loc="q,325,19,325,23" name="2&apos;h0" dtype_id="6"/>
                              <begin loc="q,325,25,325,30">
                                <assigndly loc="q,326,34,326,36" dtype_id="3">
                                  <const loc="q,326,37,326,41" name="1&apos;h1" dtype_id="3"/>
                                  <varref loc="q,326,22,326,28" name="scl_di" dtype_id="3"/>
                                </assigndly>
                                <assigndly loc="q,327,34,327,36" dtype_id="6">
                                  <const loc="q,327,37,327,41" name="2&apos;h1" dtype_id="6"/>
                                  <varref loc="q,327,22,327,33" name="process_cnt" dtype_id="6"/>
                                </assigndly>
                              </begin>
                            </caseitem>
                            <caseitem loc="q,329,23,329,24">
                              <const loc="q,329,19,329,23" name="2&apos;h1" dtype_id="6"/>
                              <begin loc="q,329,25,329,30">
                                <if loc="q,331,22,331,24">
                                  <varref loc="q,331,26,331,32" name="scl_do" dtype_id="3"/>
                                  <begin>
                                    <begin loc="q,331,42,331,47">
                                      <assigndly loc="q,332,37,332,39" dtype_id="6">
                                        <const loc="q,332,40,332,44" name="2&apos;h2" dtype_id="6"/>
                                        <varref loc="q,332,25,332,36" name="process_cnt" dtype_id="6"/>
                                      </assigndly>
                                    </begin>
                                  </begin>
                                </if>
                              </begin>
                            </caseitem>
                            <caseitem loc="q,335,23,335,24">
                              <const loc="q,335,19,335,23" name="2&apos;h2" dtype_id="6"/>
                              <begin loc="q,335,25,335,30">
                                <assigndly loc="q,336,36,336,38" dtype_id="3">
                                  <const loc="q,336,39,336,43" name="1&apos;h1" dtype_id="3"/>
                                  <varref loc="q,336,22,336,28" name="sda_di" dtype_id="3"/>
                                </assigndly>
                                <assigndly loc="q,337,36,337,38" dtype_id="6">
                                  <const loc="q,337,39,337,43" name="2&apos;h3" dtype_id="6"/>
                                  <varref loc="q,337,22,337,33" name="process_cnt" dtype_id="6"/>
                                </assigndly>
                                <assigndly loc="q,338,36,338,38" dtype_id="3">
                                  <const loc="q,338,39,338,43" name="1&apos;h1" dtype_id="3"/>
                                  <varref loc="q,338,22,338,35" name="register_done" dtype_id="3"/>
                                </assigndly>
                              </begin>
                            </caseitem>
                            <caseitem loc="q,340,23,340,24">
                              <const loc="q,340,19,340,23" name="2&apos;h3" dtype_id="6"/>
                              <begin loc="q,340,25,340,30">
                                <assigndly loc="q,341,28,341,30" dtype_id="14">
                                  <const loc="q,341,31,341,35" name="4&apos;h0" dtype_id="14"/>
                                  <varref loc="q,341,22,341,27" name="state" dtype_id="14"/>
                                </assigndly>
                              </begin>
                            </caseitem>
                          </case>
                        </begin>
                      </begin>
                    </if>
                  </caseitem>
                  <caseitem loc="q,347,20,347,21">
                    <const loc="q,347,13,347,20" name="4&apos;h8" dtype_id="14"/>
                    <if loc="q,347,22,347,24">
                      <varref loc="q,347,26,347,39" name="strobe_400kHz" dtype_id="3"/>
                      <begin>
                        <begin loc="q,347,49,347,54">
                          <case loc="q,348,23,348,27">
                            <varref loc="q,348,29,348,40" name="process_cnt" dtype_id="6"/>
                            <caseitem loc="q,349,23,349,24">
                              <const loc="q,349,19,349,23" name="2&apos;h0" dtype_id="6"/>
                              <begin loc="q,349,25,349,30">
                                <assigndly loc="q,350,34,350,36" dtype_id="3">
                                  <const loc="q,350,37,350,41" name="1&apos;h1" dtype_id="3"/>
                                  <varref loc="q,350,22,350,28" name="scl_di" dtype_id="3"/>
                                </assigndly>
                                <assigndly loc="q,351,34,351,36" dtype_id="6">
                                  <const loc="q,351,37,351,41" name="2&apos;h1" dtype_id="6"/>
                                  <varref loc="q,351,22,351,33" name="process_cnt" dtype_id="6"/>
                                </assigndly>
                              </begin>
                            </caseitem>
                            <caseitem loc="q,353,23,353,24">
                              <const loc="q,353,19,353,23" name="2&apos;h1" dtype_id="6"/>
                              <begin loc="q,353,25,353,30">
                                <if loc="q,355,22,355,24">
                                  <varref loc="q,355,26,355,32" name="scl_do" dtype_id="3"/>
                                  <begin>
                                    <begin loc="q,355,42,355,47">
                                      <assigndly loc="q,356,37,356,39" dtype_id="6">
                                        <const loc="q,356,40,356,44" name="2&apos;h2" dtype_id="6"/>
                                        <varref loc="q,356,25,356,36" name="process_cnt" dtype_id="6"/>
                                      </assigndly>
                                    </begin>
                                  </begin>
                                </if>
                              </begin>
                            </caseitem>
                            <caseitem loc="q,359,23,359,24">
                              <const loc="q,359,19,359,23" name="2&apos;h2" dtype_id="6"/>
                              <begin loc="q,359,25,359,30">
                                <assigndly loc="q,360,34,360,36" dtype_id="3">
                                  <const loc="q,360,37,360,41" name="1&apos;h1" dtype_id="3"/>
                                  <varref loc="q,360,22,360,28" name="sda_di" dtype_id="3"/>
                                </assigndly>
                                <assigndly loc="q,361,34,361,36" dtype_id="6">
                                  <const loc="q,361,37,361,41" name="2&apos;h3" dtype_id="6"/>
                                  <varref loc="q,361,22,361,33" name="process_cnt" dtype_id="6"/>
                                </assigndly>
                              </begin>
                            </caseitem>
                            <caseitem loc="q,363,23,363,24">
                              <const loc="q,363,19,363,23" name="2&apos;h3" dtype_id="6"/>
                              <begin loc="q,363,25,363,30">
                                <assigndly loc="q,364,28,364,30" dtype_id="14">
                                  <const loc="q,364,31,364,35" name="4&apos;h0" dtype_id="14"/>
                                  <varref loc="q,364,22,364,27" name="state" dtype_id="14"/>
                                </assigndly>
                              </begin>
                            </caseitem>
                          </case>
                        </begin>
                      </begin>
                    </if>
                  </caseitem>
                </case>
              </begin>
            </begin>
          </if>
        </begin>
      </always>
      <var loc="q,83,27,83,29" name="__VdfgRegularize_h920bb028_0_0" dtype_id="3" vartype="logic" origName="__VdfgRegularize_h920bb028_0_0"/>
      <contassign loc="q,83,18,83,19" dtype_id="3">
        <or loc="q,84,18,84,19" dtype_id="3">
          <varref loc="q,83,27,83,29" name="__VdfgRegularize_h920bb028_0_0" dtype_id="3"/>
          <or loc="q,85,18,85,19" dtype_id="3">
            <eq loc="q,84,33,84,35" dtype_id="3">
              <const loc="q,84,36,84,40" name="2&apos;h1" dtype_id="6"/>
              <varref loc="q,75,16,75,27" name="process_cnt" dtype_id="6"/>
            </eq>
            <eq loc="q,85,33,85,35" dtype_id="3">
              <const loc="q,85,36,85,40" name="2&apos;h2" dtype_id="6"/>
              <varref loc="q,75,16,75,27" name="process_cnt" dtype_id="6"/>
            </eq>
          </or>
        </or>
        <varref loc="q,83,18,83,19" name="scl_oe" dtype_id="3"/>
      </contassign>
      <contassign loc="q,87,18,87,19" dtype_id="3">
        <or loc="q,88,18,88,19" dtype_id="3">
          <varref loc="q,83,27,83,29" name="__VdfgRegularize_h920bb028_0_0" dtype_id="3"/>
          <eq loc="q,88,27,88,29" dtype_id="3">
            <const loc="q,88,30,88,39" name="4&apos;h3" dtype_id="14"/>
            <varref loc="q,72,12,72,17" name="state" dtype_id="14"/>
          </eq>
        </or>
        <varref loc="q,87,18,87,19" name="sda_oe" dtype_id="3"/>
      </contassign>
      <contassign loc="q,83,27,83,29" dtype_id="3">
        <eq loc="q,83,27,83,29" dtype_id="3">
          <const loc="q,83,30,83,34" name="4&apos;h0" dtype_id="14"/>
          <varref loc="q,72,12,72,17" name="state" dtype_id="14"/>
        </eq>
        <varref loc="q,83,27,83,29" name="__VdfgRegularize_h920bb028_0_0" dtype_id="3"/>
      </contassign>
      <contassign loc="q,81,23,81,24" dtype_id="14">
        <sub loc="q,81,36,81,37" dtype_id="14">
          <varref loc="q,77,16,77,23" name="bit_cnt" dtype_id="14"/>
          <const loc="q,81,38,81,42" name="4&apos;h1" dtype_id="14"/>
        </sub>
        <varref loc="q,81,23,81,24" name="bit_cnt_dec" dtype_id="14"/>
      </contassign>
    </module>
    <module loc="x,42,8,42,29" name="csi_rx_packet_handler" origName="csi_rx_packet_handler">
      <var loc="x,45,23,45,28" name="clock" dtype_id="3" dir="input" pinIndex="1" vartype="logic" origName="clock"/>
      <var loc="x,46,23,46,28" name="reset" dtype_id="3" dir="input" pinIndex="2" vartype="logic" origName="reset"/>
      <var loc="x,47,23,47,29" name="enable" dtype_id="3" dir="input" pinIndex="3" vartype="logic" origName="enable"/>
      <var loc="x,49,23,49,27" name="data" dtype_id="9" dir="input" pinIndex="4" vartype="lane_data_t" origName="data"/>
      <var loc="x,50,23,50,33" name="data_valid" dtype_id="3" dir="input" pinIndex="5" vartype="logic" origName="data_valid"/>
      <var loc="x,52,23,52,32" name="sync_wait" dtype_id="3" dir="output" pinIndex="6" vartype="logic" origName="sync_wait"/>
      <var loc="x,53,23,53,34" name="packet_done" dtype_id="3" dir="output" pinIndex="7" vartype="logic" origName="packet_done"/>
      <var loc="x,54,23,54,34" name="payload_out" dtype_id="9" dir="output" pinIndex="8" vartype="lane_data_t" origName="payload_out"/>
      <var loc="x,55,23,55,36" name="payload_valid" dtype_id="3" dir="output" pinIndex="9" vartype="logic" origName="payload_valid"/>
      <var loc="x,58,23,58,31" name="sync_seq" dtype_id="3" dir="output" pinIndex="10" vartype="logic" origName="sync_seq"/>
      <var loc="x,59,23,59,31" name="in_frame" dtype_id="3" dir="output" pinIndex="11" vartype="logic" origName="in_frame"/>
      <var loc="x,60,23,60,30" name="in_line" dtype_id="3" dir="output" pinIndex="12" vartype="logic" origName="in_line"/>
      <var loc="x,62,23,62,30" name="ecc_out" dtype_id="3" dir="output" pinIndex="13" vartype="logic" origName="ecc_out"/>
      <var loc="x,63,23,63,32" name="debug_out" dtype_id="6" dir="output" pinIndex="14" vartype="logic" origName="debug_out"/>
      <typedef loc="x,78,6,78,13" name="state_t" dtype_id="7"/>
      <var loc="x,80,17,80,23" name="is_hdr" dtype_id="3" vartype="logic" origName="is_hdr"/>
      <var loc="x,82,17,82,28" name="packet_data" dtype_id="15" vartype="logic" origName="packet_data"/>
      <var loc="x,83,17,83,28" name="packet_type" dtype_id="12" vartype="logic" origName="packet_type"/>
      <var loc="x,84,17,84,27" name="packet_len" dtype_id="17" vartype="logic" origName="packet_len"/>
      <var loc="x,84,29,84,41" name="packet_len_q" dtype_id="17" vartype="logic" origName="packet_len_q"/>
      <var loc="x,85,17,85,31" name="packet_for_ecc" dtype_id="20" vartype="logic" origName="packet_for_ecc"/>
      <var loc="x,87,17,87,28" name="long_packet" dtype_id="3" vartype="logic" origName="long_packet"/>
      <var loc="x,88,17,88,29" name="valid_packet" dtype_id="3" vartype="logic" origName="valid_packet"/>
      <var loc="x,90,17,90,27" name="bytes_read" dtype_id="17" vartype="logic" origName="bytes_read"/>
      <func loc="x,92,19,92,34" name="is_allowed_type" dtype_id="3">
        <var loc="x,92,19,92,34" name="is_allowed_type" dtype_id="3" dir="output" vartype="logic" origName="is_allowed_type"/>
        <var loc="x,93,25,93,36" name="packet_type" dtype_id="12" dir="input" vartype="logic" origName="packet_type"/>
        <var loc="x,95,13,95,19" name="result" dtype_id="3" vartype="logic" origName="result"/>
        <assign loc="x,97,14,97,15" dtype_id="3">
          <const loc="x,97,16,97,20" name="1&apos;h0" dtype_id="3"/>
          <varref loc="x,97,7,97,13" name="result" dtype_id="3"/>
        </assign>
        <if loc="x,99,7,99,9">
          <or loc="x,99,23,99,29" dtype_id="3">
            <or loc="x,99,23,99,29" dtype_id="3">
              <or loc="x,99,23,99,29" dtype_id="3">
                <or loc="x,99,23,99,29" dtype_id="3">
                  <or loc="x,99,23,99,29" dtype_id="3">
                    <or loc="x,99,23,99,29" dtype_id="3">
                      <or loc="x,99,23,99,29" dtype_id="3">
                        <or loc="x,99,23,99,29" dtype_id="3">
                          <or loc="x,99,23,99,29" dtype_id="3">
                            <or loc="x,99,23,99,29" dtype_id="3">
                              <or loc="x,99,23,99,29" dtype_id="3">
                                <or loc="x,99,23,99,29" dtype_id="3">
                                  <eqwild loc="x,101,10,101,15" dtype_id="3">
                                    <varref loc="x,99,11,99,22" name="packet_type" dtype_id="12"/>
                                    <const loc="x,101,10,101,15" name="6&apos;h0" dtype_id="12"/>
                                  </eqwild>
                                  <eqwild loc="x,101,17,101,22" dtype_id="3">
                                    <varref loc="x,99,11,99,22" name="packet_type" dtype_id="12"/>
                                    <const loc="x,101,17,101,22" name="6&apos;h1" dtype_id="12"/>
                                  </eqwild>
                                </or>
                                <eqwild loc="x,101,24,101,29" dtype_id="3">
                                  <varref loc="x,99,11,99,22" name="packet_type" dtype_id="12"/>
                                  <const loc="x,101,24,101,29" name="6&apos;h2" dtype_id="12"/>
                                </eqwild>
                              </or>
                              <eqwild loc="x,101,31,101,36" dtype_id="3">
                                <varref loc="x,99,11,99,22" name="packet_type" dtype_id="12"/>
                                <const loc="x,101,31,101,36" name="6&apos;h3" dtype_id="12"/>
                              </eqwild>
                            </or>
                            <eqwild loc="x,104,10,104,15" dtype_id="3">
                              <varref loc="x,99,11,99,22" name="packet_type" dtype_id="12"/>
                              <const loc="x,104,10,104,15" name="6&apos;h10" dtype_id="12"/>
                            </eqwild>
                          </or>
                          <eqwild loc="x,104,17,104,22" dtype_id="3">
                            <varref loc="x,99,11,99,22" name="packet_type" dtype_id="12"/>
                            <const loc="x,104,17,104,22" name="6&apos;h11" dtype_id="12"/>
                          </eqwild>
                        </or>
                        <eqwild loc="x,104,24,104,29" dtype_id="3">
                          <varref loc="x,99,11,99,22" name="packet_type" dtype_id="12"/>
                          <const loc="x,104,24,104,29" name="6&apos;h12" dtype_id="12"/>
                        </eqwild>
                      </or>
                      <eqwild loc="x,107,10,107,15" dtype_id="3">
                        <varref loc="x,99,11,99,22" name="packet_type" dtype_id="12"/>
                        <const loc="x,107,10,107,15" name="6&apos;h28" dtype_id="12"/>
                      </eqwild>
                    </or>
                    <eqwild loc="x,107,17,107,22" dtype_id="3">
                      <varref loc="x,99,11,99,22" name="packet_type" dtype_id="12"/>
                      <const loc="x,107,17,107,22" name="6&apos;h29" dtype_id="12"/>
                    </eqwild>
                  </or>
                  <eqwild loc="x,107,24,107,29" dtype_id="3">
                    <varref loc="x,99,11,99,22" name="packet_type" dtype_id="12"/>
                    <const loc="x,107,24,107,29" name="6&apos;h2a" dtype_id="12"/>
                  </eqwild>
                </or>
                <eqwild loc="x,107,31,107,36" dtype_id="3">
                  <varref loc="x,99,11,99,22" name="packet_type" dtype_id="12"/>
                  <const loc="x,107,31,107,36" name="6&apos;h2b" dtype_id="12"/>
                </eqwild>
              </or>
              <eqwild loc="x,107,38,107,43" dtype_id="3">
                <varref loc="x,99,11,99,22" name="packet_type" dtype_id="12"/>
                <const loc="x,107,38,107,43" name="6&apos;h2c" dtype_id="12"/>
              </eqwild>
            </or>
            <eqwild loc="x,107,45,107,50" dtype_id="3">
              <varref loc="x,99,11,99,22" name="packet_type" dtype_id="12"/>
              <const loc="x,107,45,107,50" name="6&apos;h2d" dtype_id="12"/>
            </eqwild>
          </or>
          <begin>
            <assign loc="x,108,17,108,18" dtype_id="3">
              <const loc="x,108,19,108,23" name="1&apos;h1" dtype_id="3"/>
              <varref loc="x,108,10,108,16" name="result" dtype_id="3"/>
            </assign>
          </begin>
        </if>
        <assign loc="x,110,7,110,13" dtype_id="3">
          <varref loc="x,110,14,110,20" name="result" dtype_id="3"/>
          <varref loc="x,110,7,110,13" name="is_allowed_type" dtype_id="3"/>
        </assign>
      </func>
      <always loc="x,114,4,114,15">
        <begin loc="x,114,16,114,21">
          <assign loc="x,115,22,115,23" dtype_id="3">
            <eq loc="x,115,45,115,47" dtype_id="3">
              <const loc="x,115,48,115,49" name="4&apos;hd" dtype_id="14"/>
              <concat loc="x,115,36,115,37" dtype_id="14">
                <varref loc="x,115,26,115,36" name="data_valid" dtype_id="3"/>
                <varref loc="x,115,38,115,43" name="state" dtype_id="7"/>
              </concat>
            </eq>
            <varref loc="x,115,7,115,13" name="is_hdr" dtype_id="3"/>
          </assign>
          <assign loc="x,117,22,117,23" dtype_id="12">
            <sel loc="x,117,35,117,36" dtype_id="12">
              <varref loc="x,117,24,117,35" name="packet_data" dtype_id="15"/>
              <const loc="x,117,38,117,39" name="5&apos;h0" dtype_id="21"/>
              <const loc="x,117,36,117,37" name="32&apos;h6" dtype_id="15"/>
            </sel>
            <varref loc="x,117,7,117,18" name="packet_type" dtype_id="12"/>
          </assign>
          <assign loc="x,118,22,118,23" dtype_id="17">
            <sel loc="x,118,35,118,36" dtype_id="17">
              <varref loc="x,118,24,118,35" name="packet_data" dtype_id="15"/>
              <const loc="x,118,39,118,40" name="5&apos;h8" dtype_id="21"/>
              <const loc="x,118,36,118,38" name="32&apos;h10" dtype_id="15"/>
            </sel>
            <varref loc="x,118,7,118,17" name="packet_len" dtype_id="17"/>
          </assign>
          <assign loc="x,119,22,119,23" dtype_id="20">
            <sel loc="x,119,35,119,36" dtype_id="20">
              <varref loc="x,119,24,119,35" name="packet_data" dtype_id="15"/>
              <const loc="x,119,39,119,40" name="5&apos;h0" dtype_id="21"/>
              <const loc="x,119,36,119,38" name="32&apos;h18" dtype_id="15"/>
            </sel>
            <varref loc="x,119,7,119,21" name="packet_for_ecc" dtype_id="20"/>
          </assign>
          <assign loc="x,121,22,121,23" dtype_id="3">
            <and loc="x,123,22,123,23" dtype_id="3">
              <and loc="x,122,22,122,23" dtype_id="3">
                <eq loc="x,121,44,121,46" dtype_id="3">
                  <sel loc="x,121,36,121,37" dtype_id="8">
                    <varref loc="x,121,25,121,36" name="packet_data" dtype_id="15"/>
                    <const loc="x,121,40,121,42" name="5&apos;h18" dtype_id="21"/>
                    <const loc="x,121,37,121,39" name="32&apos;h8" dtype_id="15"/>
                  </sel>
                  <varref loc="x,121,47,121,59" name="expected_ecc" dtype_id="8"/>
                </eq>
                <funcref loc="x,122,24,122,39" name="is_allowed_type" dtype_id="3">
                  <arg loc="x,122,40,122,51">
                    <varref loc="x,122,40,122,51" name="packet_type" dtype_id="12"/>
                  </arg>
                </funcref>
              </and>
              <eq loc="x,123,42,123,44" dtype_id="3">
                <const loc="x,123,45,123,49" name="2&apos;h0" dtype_id="6"/>
                <sel loc="x,123,36,123,37" dtype_id="6">
                  <varref loc="x,123,25,123,36" name="packet_data" dtype_id="15"/>
                  <const loc="x,123,39,123,40" name="5&apos;h6" dtype_id="21"/>
                  <const loc="x,123,37,123,38" name="32&apos;h2" dtype_id="15"/>
                </sel>
              </eq>
            </and>
            <varref loc="x,121,7,121,19" name="valid_packet" dtype_id="3"/>
          </assign>
          <assign loc="x,125,22,125,23" dtype_id="3">
            <eq loc="x,125,44,125,46" dtype_id="3">
              <sel loc="x,125,36,125,37" dtype_id="8">
                <varref loc="x,125,25,125,36" name="packet_data" dtype_id="15"/>
                <const loc="x,125,40,125,42" name="5&apos;h18" dtype_id="21"/>
                <const loc="x,125,37,125,39" name="32&apos;h8" dtype_id="15"/>
              </sel>
              <varref loc="x,125,47,125,59" name="expected_ecc" dtype_id="8"/>
            </eq>
            <varref loc="x,125,7,125,14" name="ecc_out" dtype_id="3"/>
          </assign>
          <assign loc="x,127,22,127,23" dtype_id="3">
            <and loc="x,127,46,127,47" dtype_id="3">
              <lt loc="x,127,37,127,38" dtype_id="3">
                <const loc="x,127,39,127,44" name="6&apos;hf" dtype_id="12"/>
                <varref loc="x,127,25,127,36" name="packet_type" dtype_id="12"/>
              </lt>
              <varref loc="x,127,48,127,60" name="valid_packet" dtype_id="3"/>
            </and>
            <varref loc="x,127,7,127,18" name="long_packet" dtype_id="3"/>
          </assign>
        </begin>
      </always>
      <var loc="x,134,17,134,29" name="expected_ecc" dtype_id="8" vartype="logic" origName="expected_ecc"/>
      <instance loc="x,136,19,136,24" name="u_ecc" defName="csi_rx_hdr_ecc" origName="u_ecc">
        <port loc="x,137,8,137,12" name="data" direction="in" portIndex="1">
          <varref loc="x,137,14,137,28" name="packet_for_ecc" dtype_id="20"/>
        </port>
        <port loc="x,138,8,138,11" name="ecc" direction="out" portIndex="2">
          <varref loc="x,138,14,138,26" name="expected_ecc" dtype_id="8"/>
        </port>
      </instance>
      <var loc="x,145,12,145,17" name="state" dtype_id="7" vartype="state_t" origName="state"/>
      <always loc="x,147,4,147,13">
        <sentree loc="x,147,14,147,15">
          <senitem loc="x,147,16,147,23" edgeType="POS">
            <varref loc="x,147,24,147,29" name="clock" dtype_id="3"/>
          </senitem>
          <senitem loc="x,147,33,147,40" edgeType="POS">
            <varref loc="x,147,41,147,46" name="reset" dtype_id="3"/>
          </senitem>
        </sentree>
        <begin loc="x,147,48,147,53">
          <if loc="x,148,7,148,9">
            <varref loc="x,148,11,148,16" name="reset" dtype_id="3"/>
            <begin>
              <begin loc="x,148,26,148,31">
                <assigndly loc="x,149,23,149,25" dtype_id="7">
                  <const loc="x,149,26,149,30" name="3&apos;h0" dtype_id="7"/>
                  <varref loc="x,149,10,149,15" name="state" dtype_id="7"/>
                </assigndly>
                <assigndly loc="x,150,23,150,25" dtype_id="3">
                  <const loc="x,150,26,150,30" name="1&apos;h0" dtype_id="3"/>
                  <varref loc="x,150,10,150,18" name="sync_seq" dtype_id="3"/>
                </assigndly>
                <assigndly loc="x,152,23,152,25" dtype_id="17">
                  <const loc="x,152,26,152,28" name="16&apos;h0" dtype_id="17"/>
                  <varref loc="x,152,10,152,22" name="packet_len_q" dtype_id="17"/>
                </assigndly>
              </begin>
            </begin>
            <begin>
              <if loc="x,154,12,154,14">
                <varref loc="x,154,16,154,22" name="enable" dtype_id="3"/>
                <begin>
                  <begin loc="x,154,32,154,37">
                    <assigndly loc="x,158,23,158,25" dtype_id="15">
                      <concat loc="x,158,31,158,32" dtype_id="15">
                        <varref loc="x,158,27,158,31" name="data" dtype_id="9"/>
                        <sel loc="x,158,44,158,45" dtype_id="17">
                          <varref loc="x,158,33,158,44" name="packet_data" dtype_id="15"/>
                          <const loc="x,158,48,158,50" name="5&apos;h10" dtype_id="21"/>
                          <const loc="x,158,45,158,47" name="32&apos;h10" dtype_id="15"/>
                        </sel>
                      </concat>
                      <varref loc="x,158,10,158,21" name="packet_data" dtype_id="15"/>
                    </assigndly>
                    <case loc="x,161,17,161,21">
                      <varref loc="x,161,23,161,28" name="state" dtype_id="7"/>
                      <caseitem loc="x,163,17,163,18">
                        <const loc="x,163,13,163,17" name="3&apos;h0" dtype_id="7"/>
                        <assigndly loc="x,163,25,163,27" dtype_id="7">
                          <const loc="x,163,28,163,33" name="3&apos;h1" dtype_id="7"/>
                          <varref loc="x,163,19,163,24" name="state" dtype_id="7"/>
                        </assigndly>
                      </caseitem>
                      <caseitem loc="x,166,18,166,19">
                        <const loc="x,166,13,166,18" name="3&apos;h1" dtype_id="7"/>
                        <begin loc="x,166,20,166,25">
                          <assigndly loc="x,167,27,167,29" dtype_id="17">
                            <const loc="x,167,30,167,32" name="16&apos;h0" dtype_id="17"/>
                            <varref loc="x,167,16,167,26" name="bytes_read" dtype_id="17"/>
                          </assigndly>
                          <if loc="x,169,16,169,18">
                            <varref loc="x,169,20,169,30" name="data_valid" dtype_id="3"/>
                            <begin>
                              <begin loc="x,169,40,169,45">
                                <assigndly loc="x,170,25,170,27" dtype_id="7">
                                  <const loc="x,170,28,170,33" name="3&apos;h6" dtype_id="7"/>
                                  <varref loc="x,170,19,170,24" name="state" dtype_id="7"/>
                                </assigndly>
                              </begin>
                            </begin>
                          </if>
                        </begin>
                      </caseitem>
                      <caseitem loc="x,174,18,174,19">
                        <const loc="x,174,13,174,18" name="3&apos;h6" dtype_id="7"/>
                        <begin loc="x,174,20,174,25">
                          <assigndly loc="x,175,25,175,27" dtype_id="3">
                            <const loc="x,175,28,175,32" name="1&apos;h1" dtype_id="3"/>
                            <varref loc="x,175,16,175,24" name="sync_seq" dtype_id="3"/>
                          </assigndly>
                          <assigndly loc="x,176,25,176,27" dtype_id="7">
                            <const loc="x,176,28,176,33" name="3&apos;h5" dtype_id="7"/>
                            <varref loc="x,176,16,176,21" name="state" dtype_id="7"/>
                          </assigndly>
                        </begin>
                      </caseitem>
                      <caseitem loc="x,179,18,179,19">
                        <const loc="x,179,13,179,18" name="3&apos;h5" dtype_id="7"/>
                        <begin loc="x,179,20,179,25">
                          <assigndly loc="x,180,29,180,31" dtype_id="3">
                            <const loc="x,180,32,180,36" name="1&apos;h0" dtype_id="3"/>
                            <varref loc="x,180,16,180,24" name="sync_seq" dtype_id="3"/>
                          </assigndly>
                          <assigndly loc="x,181,29,181,31" dtype_id="17">
                            <varref loc="x,181,32,181,42" name="packet_len" dtype_id="17"/>
                            <varref loc="x,181,16,181,28" name="packet_len_q" dtype_id="17"/>
                          </assigndly>
                          <if loc="x,183,16,183,18">
                            <varref loc="x,183,20,183,31" name="long_packet" dtype_id="3"/>
                            <begin>
                              <begin loc="x,187,21,187,26">
                                <assigndly loc="x,192,25,192,27" dtype_id="7">
                                  <const loc="x,192,28,192,37" name="3&apos;h7" dtype_id="7"/>
                                  <varref loc="x,192,19,192,24" name="state" dtype_id="7"/>
                                </assigndly>
                              </begin>
                            </begin>
                            <begin>
                              <begin loc="x,183,41,183,46">
                                <assigndly loc="x,184,25,184,27" dtype_id="7">
                                  <const loc="x,184,28,184,32" name="3&apos;h3" dtype_id="7"/>
                                  <varref loc="x,184,19,184,24" name="state" dtype_id="7"/>
                                </assigndly>
                              </begin>
                            </begin>
                          </if>
                        </begin>
                      </caseitem>
                      <caseitem loc="x,197,22,197,23">
                        <const loc="x,197,13,197,22" name="3&apos;h7" dtype_id="7"/>
                        <assigndly loc="x,198,22,198,24" dtype_id="7">
                          <const loc="x,198,25,198,34" name="3&apos;h2" dtype_id="7"/>
                          <varref loc="x,198,16,198,21" name="state" dtype_id="7"/>
                        </assigndly>
                      </caseitem>
                      <caseitem loc="x,200,22,200,23">
                        <const loc="x,200,13,200,22" name="3&apos;h2" dtype_id="7"/>
                        <begin loc="x,200,24,200,29">
                          <if loc="x,202,16,202,18">
                            <and loc="x,203,20,203,22" dtype_id="3">
                              <lt loc="x,202,35,202,36" dtype_id="3">
                                <varref loc="x,202,24,202,34" name="bytes_read" dtype_id="17"/>
                                <sub loc="x,202,51,202,52" dtype_id="17">
                                  <varref loc="x,202,38,202,50" name="packet_len_q" dtype_id="17"/>
                                  <const loc="x,202,53,202,58" name="16&apos;h2" dtype_id="17"/>
                                </sub>
                              </lt>
                              <gt loc="x,203,35,203,36" dtype_id="3">
                                <const loc="x,203,37,203,45" name="16&apos;h2000" dtype_id="17"/>
                                <varref loc="x,203,24,203,34" name="bytes_read" dtype_id="17"/>
                              </gt>
                            </and>
                            <begin>
                              <begin loc="x,204,18,204,23">
                                <assigndly loc="x,205,30,205,32" dtype_id="17">
                                  <add loc="x,205,44,205,45" dtype_id="17">
                                    <const loc="x,205,46,205,51" name="16&apos;h2" dtype_id="17"/>
                                    <varref loc="x,205,33,205,43" name="bytes_read" dtype_id="17"/>
                                  </add>
                                  <varref loc="x,205,19,205,29" name="bytes_read" dtype_id="17"/>
                                </assigndly>
                              </begin>
                            </begin>
                            <begin>
                              <begin loc="x,207,21,207,26">
                                <assigndly loc="x,208,25,208,27" dtype_id="7">
                                  <const loc="x,208,28,208,32" name="3&apos;h3" dtype_id="7"/>
                                  <varref loc="x,208,19,208,24" name="state" dtype_id="7"/>
                                </assigndly>
                              </begin>
                            </begin>
                          </if>
                        </begin>
                      </caseitem>
                      <caseitem loc="x,213,17,213,18">
                        <const loc="x,213,13,213,17" name="3&apos;h3" dtype_id="7"/>
                        <assigndly loc="x,213,25,213,27" dtype_id="7">
                          <const loc="x,213,28,213,32" name="3&apos;h4" dtype_id="7"/>
                          <varref loc="x,213,19,213,24" name="state" dtype_id="7"/>
                        </assigndly>
                      </caseitem>
                      <caseitem loc="x,216,17,216,18">
                        <const loc="x,216,13,216,17" name="3&apos;h4" dtype_id="7"/>
                        <assigndly loc="x,216,25,216,27" dtype_id="7">
                          <const loc="x,216,28,216,33" name="3&apos;h1" dtype_id="7"/>
                          <varref loc="x,216,19,216,24" name="state" dtype_id="7"/>
                        </assigndly>
                      </caseitem>
                      <caseitem loc="x,219,13,219,20">
                        <assigndly loc="x,219,28,219,30" dtype_id="7">
                          <const loc="x,219,31,219,35" name="3&apos;h0" dtype_id="7"/>
                          <varref loc="x,219,22,219,27" name="state" dtype_id="7"/>
                        </assigndly>
                      </caseitem>
                    </case>
                  </begin>
                </begin>
              </if>
            </begin>
          </if>
        </begin>
      </always>
      <always loc="x,225,4,225,13">
        <sentree loc="x,225,14,225,15">
          <senitem loc="x,225,33,225,40" edgeType="POS">
            <varref loc="x,225,41,225,46" name="clock" dtype_id="3"/>
          </senitem>
          <senitem loc="x,225,16,225,23" edgeType="POS">
            <varref loc="x,225,24,225,29" name="reset" dtype_id="3"/>
          </senitem>
        </sentree>
        <begin loc="x,225,48,225,53">
          <if loc="x,226,7,226,9">
            <varref loc="x,226,11,226,16" name="reset" dtype_id="3"/>
            <begin>
              <begin loc="x,226,26,226,31">
                <assigndly loc="x,227,19,227,21" dtype_id="3">
                  <const loc="x,227,22,227,26" name="1&apos;h0" dtype_id="3"/>
                  <varref loc="x,227,10,227,18" name="in_frame" dtype_id="3"/>
                </assigndly>
                <assigndly loc="x,228,19,228,21" dtype_id="3">
                  <const loc="x,228,22,228,26" name="1&apos;h0" dtype_id="3"/>
                  <varref loc="x,228,10,228,17" name="in_line" dtype_id="3"/>
                </assigndly>
              </begin>
            </begin>
            <begin>
              <if loc="x,230,12,230,14">
                <varref loc="x,230,16,230,22" name="enable" dtype_id="3"/>
                <begin>
                  <begin loc="x,230,32,230,37">
                    <if loc="x,231,10,231,12">
                      <eq loc="x,231,55,231,57" dtype_id="3">
                        <const loc="x,231,58,231,59" name="7&apos;h60" dtype_id="11"/>
                        <concat loc="x,231,35,231,36" dtype_id="11">
                          <varref loc="x,231,15,231,21" name="is_hdr" dtype_id="3"/>
                          <concat loc="x,231,21,231,22" dtype_id="12">
                            <varref loc="x,231,23,231,35" name="valid_packet" dtype_id="3"/>
                            <sel loc="x,231,48,231,49" dtype_id="13">
                              <varref loc="x,231,37,231,48" name="packet_type" dtype_id="12"/>
                              <const loc="x,231,51,231,52" name="3&apos;h1" dtype_id="53"/>
                              <const loc="x,231,49,231,50" name="32&apos;h5" dtype_id="15"/>
                            </sel>
                          </concat>
                        </concat>
                      </eq>
                      <begin>
                        <begin loc="x,231,73,231,78">
                          <if loc="x,232,13,232,15">
                            <sel loc="x,232,28,232,29" dtype_id="3">
                              <varref loc="x,232,17,232,28" name="packet_type" dtype_id="12"/>
                              <const loc="x,232,29,232,30" name="3&apos;h0" dtype_id="53"/>
                              <const loc="x,232,28,232,29" name="32&apos;h1" dtype_id="15"/>
                            </sel>
                            <begin>
                              <if loc="x,235,18,235,20">
                                <sel loc="x,235,33,235,34" dtype_id="3">
                                  <varref loc="x,235,22,235,33" name="packet_type" dtype_id="12"/>
                                  <const loc="x,235,34,235,35" name="3&apos;h0" dtype_id="53"/>
                                  <const loc="x,235,33,235,34" name="32&apos;h1" dtype_id="15"/>
                                </sel>
                                <begin>
                                  <begin loc="x,235,46,235,51">
                                    <assigndly loc="x,236,25,236,27" dtype_id="3">
                                      <const loc="x,236,28,236,32" name="1&apos;h0" dtype_id="3"/>
                                      <varref loc="x,236,16,236,24" name="in_frame" dtype_id="3"/>
                                    </assigndly>
                                  </begin>
                                </begin>
                              </if>
                            </begin>
                            <begin>
                              <begin loc="x,232,41,232,46">
                                <assigndly loc="x,233,25,233,27" dtype_id="3">
                                  <const loc="x,233,28,233,32" name="1&apos;h1" dtype_id="3"/>
                                  <varref loc="x,233,16,233,24" name="in_frame" dtype_id="3"/>
                                </assigndly>
                              </begin>
                            </begin>
                          </if>
                        </begin>
                      </begin>
                    </if>
                    <if loc="x,241,10,241,12">
                      <eq loc="x,241,55,241,57" dtype_id="3">
                        <const loc="x,241,58,241,59" name="4&apos;he" dtype_id="14"/>
                        <concat loc="x,241,35,241,36" dtype_id="14">
                          <varref loc="x,241,15,241,21" name="is_hdr" dtype_id="3"/>
                          <concat loc="x,241,21,241,22" dtype_id="7">
                            <varref loc="x,241,23,241,35" name="valid_packet" dtype_id="3"/>
                            <sel loc="x,241,48,241,49" dtype_id="6">
                              <varref loc="x,241,37,241,48" name="packet_type" dtype_id="12"/>
                              <const loc="x,241,51,241,52" name="3&apos;h4" dtype_id="53"/>
                              <const loc="x,241,49,241,50" name="32&apos;h2" dtype_id="15"/>
                            </sel>
                          </concat>
                        </concat>
                      </eq>
                      <begin>
                        <begin loc="x,241,73,241,78">
                          <assigndly loc="x,242,21,242,23" dtype_id="3">
                            <const loc="x,242,24,242,28" name="1&apos;h1" dtype_id="3"/>
                            <varref loc="x,242,13,242,20" name="in_line" dtype_id="3"/>
                          </assigndly>
                        </begin>
                      </begin>
                      <begin>
                        <if loc="x,244,15,244,17">
                          <not loc="x,244,71,244,73" dtype_id="3">
                            <or loc="x,244,26,244,32" dtype_id="3">
                              <or loc="x,244,26,244,32" dtype_id="3">
                                <or loc="x,244,26,244,32" dtype_id="3">
                                  <eqwild loc="x,244,34,244,39" dtype_id="3">
                                    <varref loc="x,244,20,244,25" name="state" dtype_id="7"/>
                                    <const loc="x,244,34,244,39" name="3&apos;h6" dtype_id="7"/>
                                  </eqwild>
                                  <eqwild loc="x,244,41,244,46" dtype_id="3">
                                    <varref loc="x,244,20,244,25" name="state" dtype_id="7"/>
                                    <const loc="x,244,41,244,46" name="3&apos;h5" dtype_id="7"/>
                                  </eqwild>
                                </or>
                                <eqwild loc="x,244,48,244,57" dtype_id="3">
                                  <varref loc="x,244,20,244,25" name="state" dtype_id="7"/>
                                  <const loc="x,244,48,244,57" name="3&apos;h7" dtype_id="7"/>
                                </eqwild>
                              </or>
                              <eqwild loc="x,244,59,244,68" dtype_id="3">
                                <varref loc="x,244,20,244,25" name="state" dtype_id="7"/>
                                <const loc="x,244,59,244,68" name="3&apos;h2" dtype_id="7"/>
                              </eqwild>
                            </or>
                          </not>
                          <begin>
                            <begin loc="x,244,80,244,85">
                              <assigndly loc="x,245,21,245,23" dtype_id="3">
                                <const loc="x,245,24,245,28" name="1&apos;h0" dtype_id="3"/>
                                <varref loc="x,245,13,245,20" name="in_line" dtype_id="3"/>
                              </assigndly>
                            </begin>
                          </begin>
                        </if>
                      </begin>
                    </if>
                  </begin>
                </begin>
              </if>
            </begin>
          </if>
        </begin>
      </always>
      <contassign loc="x,250,25,250,26" dtype_id="3">
        <eq loc="x,250,35,250,37" dtype_id="3">
          <const loc="x,250,38,250,43" name="3&apos;h1" dtype_id="7"/>
          <varref loc="x,145,12,145,17" name="state" dtype_id="7"/>
        </eq>
        <varref loc="x,250,25,250,26" name="sync_wait" dtype_id="3"/>
      </contassign>
      <contassign loc="x,252,25,252,26" dtype_id="3">
        <eq loc="x,252,35,252,37" dtype_id="3">
          <const loc="x,252,38,252,42" name="3&apos;h3" dtype_id="7"/>
          <varref loc="x,145,12,145,17" name="state" dtype_id="7"/>
        </eq>
        <varref loc="x,252,25,252,26" name="packet_done" dtype_id="3"/>
      </contassign>
      <contassign loc="x,251,25,251,26" dtype_id="9">
        <cond loc="x,251,49,251,50" dtype_id="17">
          <varref loc="x,55,23,55,36" name="payload_valid" dtype_id="3"/>
          <sel loc="x,251,62,251,63" dtype_id="17">
            <varref loc="x,82,17,82,28" name="packet_data" dtype_id="15"/>
            <const loc="x,251,62,251,63" name="32&apos;h0" dtype_id="15"/>
            <const loc="x,251,62,251,63" name="32&apos;h10" dtype_id="15"/>
          </sel>
          <const loc="x,251,71,251,73" name="16&apos;h0" dtype_id="17"/>
        </cond>
        <varref loc="x,251,25,251,26" name="payload_out" dtype_id="9"/>
      </contassign>
      <contassign loc="x,253,25,253,26" dtype_id="3">
        <eq loc="x,251,35,251,37" dtype_id="3">
          <const loc="x,251,38,251,47" name="3&apos;h2" dtype_id="7"/>
          <varref loc="x,145,12,145,17" name="state" dtype_id="7"/>
        </eq>
        <varref loc="x,253,25,253,26" name="payload_valid" dtype_id="3"/>
      </contassign>
      <contassign loc="x,87,17,87,28" dtype_id="6">
        <concat loc="x,87,17,87,28" dtype_id="6">
          <varref loc="x,55,23,55,36" name="payload_valid" dtype_id="3"/>
          <varref loc="x,87,17,87,28" name="long_packet" dtype_id="3"/>
        </concat>
        <varref loc="x,87,17,87,28" name="debug_out" dtype_id="6"/>
      </contassign>
    </module>
    <module loc="z,44,8,44,14" name="csi_rx" origName="csi_rx">
      <var loc="z,47,23,47,32" name="ref_clock" dtype_id="3" dir="input" pinIndex="1" vartype="logic" origName="ref_clock"/>
      <var loc="z,48,23,48,31" name="dphy_clk" dtype_id="6" dir="input" pinIndex="2" vartype="diff_t" origName="dphy_clk"/>
      <var loc="z,49,23,49,31" name="dphy_dat" dtype_id="5" dir="input" pinIndex="3" vartype="lane_diff_t" origName="dphy_dat"/>
      <var loc="z,51,23,51,28" name="reset" dtype_id="3" dir="input" pinIndex="4" vartype="logic" origName="reset"/>
      <var loc="z,52,23,52,29" name="enable" dtype_id="3" dir="input" pinIndex="5" vartype="logic" origName="enable"/>
      <var loc="z,53,23,53,36" name="wait_for_sync" dtype_id="3" dir="input" pinIndex="6" vartype="logic" origName="wait_for_sync"/>
      <var loc="z,54,23,54,34" name="packet_done" dtype_id="3" dir="input" pinIndex="7" vartype="logic" origName="packet_done"/>
      <var loc="z,56,23,56,32" name="reset_out" dtype_id="3" dir="output" pinIndex="8" vartype="logic" origName="reset_out"/>
      <var loc="z,57,23,57,33" name="byte_clock" dtype_id="3" dir="output" pinIndex="9" vartype="logic" origName="byte_clock"/>
      <var loc="z,58,23,58,33" name="word_valid" dtype_id="3" dir="output" pinIndex="10" vartype="logic" origName="word_valid"/>
      <var loc="z,59,23,59,32" name="word_data" dtype_id="9" dir="output" pinIndex="11" vartype="lane_data_t" origName="word_data"/>
      <var loc="z,61,23,61,32" name="debug_out" dtype_id="6" dir="output" pinIndex="12" vartype="lane_vld_t" origName="debug_out"/>
      <var loc="z,64,16,64,26" name="deser_data" dtype_id="9" vartype="lane_data_t" origName="deser_data"/>
      <var loc="z,65,16,65,31" name="byte_align_data" dtype_id="9" vartype="lane_data_t" origName="byte_align_data"/>
      <var loc="z,66,16,66,26" name="byte_valid" dtype_id="6" vartype="lane_vld_t" origName="byte_valid"/>
      <var loc="z,73,10,73,19" name="bit_clock" dtype_id="3" vartype="logic" origName="bit_clock"/>
      <instance loc="z,75,19,75,28" name="u_phy_clk" defName="csi_rx_phy_clk" origName="u_phy_clk">
        <port loc="z,76,8,76,16" name="dphy_clk" direction="in" portIndex="1">
          <varref loc="z,76,20,76,28" name="dphy_clk" dtype_id="6"/>
        </port>
        <port loc="z,77,8,77,13" name="reset" direction="in" portIndex="2">
          <varref loc="z,77,20,77,25" name="reset" dtype_id="3"/>
        </port>
        <port loc="z,79,8,79,17" name="bit_clock" direction="out" portIndex="3">
          <varref loc="z,79,20,79,29" name="bit_clock" dtype_id="3"/>
        </port>
        <port loc="z,80,8,80,18" name="byte_clock" direction="out" portIndex="4">
          <varref loc="z,80,20,80,30" name="byte_clock" dtype_id="3"/>
        </port>
      </instance>
      <instance loc="z,83,19,83,28" name="u_clk_det" defName="csi_rx_clk_det" origName="u_clk_det">
        <port loc="z,84,8,84,17" name="ref_clock" direction="in" portIndex="1">
          <varref loc="z,84,20,84,29" name="ref_clock" dtype_id="3"/>
        </port>
        <port loc="z,85,8,85,18" name="byte_clock" direction="in" portIndex="2">
          <varref loc="z,85,20,85,30" name="byte_clock" dtype_id="3"/>
        </port>
        <port loc="z,87,8,87,16" name="reset_in" direction="in" portIndex="3">
          <varref loc="z,87,20,87,25" name="reset" dtype_id="3"/>
        </port>
        <port loc="z,88,8,88,14" name="enable" direction="in" portIndex="4">
          <varref loc="z,88,20,88,26" name="enable" dtype_id="3"/>
        </port>
        <port loc="z,90,8,90,17" name="reset_out" direction="out" portIndex="5">
          <varref loc="z,90,20,90,29" name="reset_out" dtype_id="3"/>
        </port>
      </instance>
      <begin loc="z,96,4,96,7" name="_lane">
        <var loc="z,96,16,96,17" name="i" dtype_id="22" vartype="integer" origName="i"/>
      </begin>
      <begin loc="z,101,7,101,16" name="_lane[0]">
        <instance loc="z,101,7,101,16" name="u_phy_dat" defName="csi_rx_phy_dat" origName="u_phy_dat">
          <port loc="z,102,11,102,20" name="bit_clock" direction="in" portIndex="1">
            <varref loc="z,102,23,102,32" name="bit_clock" dtype_id="3"/>
          </port>
          <port loc="z,103,11,103,21" name="byte_clock" direction="in" portIndex="2">
            <varref loc="z,103,23,103,33" name="byte_clock" dtype_id="3"/>
          </port>
          <port loc="z,105,11,105,16" name="reset" direction="in" portIndex="3">
            <varref loc="z,105,23,105,32" name="reset_out" dtype_id="3"/>
          </port>
          <port loc="z,106,11,106,17" name="enable" direction="in" portIndex="4">
            <varref loc="z,106,23,106,29" name="enable" dtype_id="3"/>
          </port>
          <port loc="z,108,11,108,18" name="dphy_hs" direction="in" portIndex="5">
            <sel loc="z,108,33,108,34" dtype_id="6">
              <varref loc="z,108,23,108,31" name="dphy_dat" dtype_id="5"/>
              <const loc="z,108,33,108,34" name="2&apos;h0" dtype_id="6"/>
              <const loc="z,108,33,108,34" name="32&apos;h2" dtype_id="15"/>
            </sel>
          </port>
          <port loc="z,109,11,109,20" name="deser_out" direction="out" portIndex="6">
            <sel loc="z,109,33,109,34" dtype_id="8">
              <varref loc="z,109,23,109,33" name="deser_data" dtype_id="9"/>
              <const loc="z,109,33,109,34" name="4&apos;h0" dtype_id="14"/>
              <const loc="z,109,33,109,34" name="32&apos;h8" dtype_id="15"/>
            </sel>
          </port>
        </instance>
      </begin>
      <begin loc="z,101,7,101,16" name="_lane[1]">
        <instance loc="z,101,7,101,16" name="u_phy_dat" defName="csi_rx_phy_dat__Iz5" origName="u_phy_dat">
          <port loc="z,102,11,102,20" name="bit_clock" direction="in" portIndex="1">
            <varref loc="z,102,23,102,32" name="bit_clock" dtype_id="3"/>
          </port>
          <port loc="z,103,11,103,21" name="byte_clock" direction="in" portIndex="2">
            <varref loc="z,103,23,103,33" name="byte_clock" dtype_id="3"/>
          </port>
          <port loc="z,105,11,105,16" name="reset" direction="in" portIndex="3">
            <varref loc="z,105,23,105,32" name="reset_out" dtype_id="3"/>
          </port>
          <port loc="z,106,11,106,17" name="enable" direction="in" portIndex="4">
            <varref loc="z,106,23,106,29" name="enable" dtype_id="3"/>
          </port>
          <port loc="z,108,11,108,18" name="dphy_hs" direction="in" portIndex="5">
            <sel loc="z,108,33,108,34" dtype_id="6">
              <varref loc="z,108,23,108,31" name="dphy_dat" dtype_id="5"/>
              <const loc="z,108,33,108,34" name="2&apos;h2" dtype_id="6"/>
              <const loc="z,108,33,108,34" name="32&apos;h2" dtype_id="15"/>
            </sel>
          </port>
          <port loc="z,109,11,109,20" name="deser_out" direction="out" portIndex="6">
            <sel loc="z,109,33,109,34" dtype_id="8">
              <varref loc="z,109,23,109,33" name="deser_data" dtype_id="9"/>
              <const loc="z,109,33,109,34" name="4&apos;h8" dtype_id="14"/>
              <const loc="z,109,33,109,34" name="32&apos;h8" dtype_id="15"/>
            </sel>
          </port>
        </instance>
      </begin>
      <var loc="z,117,11,117,27" name="byte_packet_done" dtype_id="3" vartype="logic" origName="byte_packet_done"/>
      <instance loc="z,119,22,119,34" name="u_align_byte" defName="csi_rx_align_byte" origName="u_align_byte">
        <port loc="z,120,8,120,13" name="clock" direction="in" portIndex="1">
          <varref loc="z,120,23,120,33" name="byte_clock" dtype_id="3"/>
        </port>
        <port loc="z,121,8,121,13" name="reset" direction="in" portIndex="2">
          <varref loc="z,121,23,121,32" name="reset_out" dtype_id="3"/>
        </port>
        <port loc="z,123,8,123,14" name="enable" direction="in" portIndex="3">
          <varref loc="z,123,23,123,29" name="enable" dtype_id="3"/>
        </port>
        <port loc="z,124,8,124,16" name="deser_in" direction="in" portIndex="4">
          <varref loc="z,124,23,124,33" name="deser_data" dtype_id="9"/>
        </port>
        <port loc="z,125,8,125,21" name="wait_for_sync" direction="in" portIndex="5">
          <varref loc="z,125,23,125,36" name="wait_for_sync" dtype_id="3"/>
        </port>
        <port loc="z,126,8,126,19" name="packet_done" direction="in" portIndex="6">
          <varref loc="z,126,23,126,39" name="byte_packet_done" dtype_id="3"/>
        </port>
        <port loc="z,128,8,128,16" name="data_out" direction="out" portIndex="7">
          <varref loc="z,128,23,128,38" name="byte_align_data" dtype_id="9"/>
        </port>
        <port loc="z,129,8,129,16" name="data_vld" direction="out" portIndex="8">
          <varref loc="z,129,23,129,33" name="byte_valid" dtype_id="6"/>
        </port>
        <range loc="z,119,35,119,36">
          <const loc="z,119,44,119,45" name="32&apos;h1" dtype_id="2"/>
          <const loc="z,119,47,119,48" name="32&apos;sh0" dtype_id="2"/>
        </range>
      </instance>
      <instance loc="z,133,22,133,34" name="u_align_word" defName="csi_rx_align_word" origName="u_align_word">
        <port loc="z,134,8,134,18" name="byte_clock" direction="in" portIndex="1">
          <varref loc="z,134,25,134,35" name="byte_clock" dtype_id="3"/>
        </port>
        <port loc="z,135,8,135,13" name="reset" direction="in" portIndex="2">
          <varref loc="z,135,25,135,34" name="reset_out" dtype_id="3"/>
        </port>
        <port loc="z,137,8,137,14" name="enable" direction="in" portIndex="3">
          <varref loc="z,137,25,137,31" name="enable" dtype_id="3"/>
        </port>
        <port loc="z,138,8,138,19" name="packet_done" direction="in" portIndex="4">
          <varref loc="z,138,25,138,36" name="packet_done" dtype_id="3"/>
        </port>
        <port loc="z,139,8,139,21" name="wait_for_sync" direction="in" portIndex="5">
          <varref loc="z,139,25,139,38" name="wait_for_sync" dtype_id="3"/>
        </port>
        <port loc="z,140,8,140,15" name="word_in" direction="in" portIndex="6">
          <varref loc="z,140,25,140,40" name="byte_align_data" dtype_id="9"/>
        </port>
        <port loc="z,141,8,141,16" name="valid_in" direction="in" portIndex="7">
          <varref loc="z,141,25,141,35" name="byte_valid" dtype_id="6"/>
        </port>
        <port loc="z,143,8,143,23" name="packet_done_out" direction="out" portIndex="8">
          <varref loc="z,143,25,143,41" name="byte_packet_done" dtype_id="3"/>
        </port>
        <port loc="z,144,8,144,16" name="word_out" direction="out" portIndex="9">
          <varref loc="z,144,25,144,34" name="word_data" dtype_id="9"/>
        </port>
        <port loc="z,145,8,145,17" name="valid_out" direction="out" portIndex="10">
          <varref loc="z,145,25,145,35" name="word_valid" dtype_id="3"/>
        </port>
      </instance>
      <contassign loc="z,68,26,68,27" dtype_id="6">
        <varref loc="z,66,16,66,26" name="byte_valid" dtype_id="6"/>
        <varref loc="z,68,26,68,27" name="debug_out" dtype_id="6"/>
      </contassign>
    </module>
    <module loc="bg,113,8,113,13" name="IOBUF" origName="IOBUF">
      <var loc="bg,114,22,114,27" name="DRIVE" dtype_id="22" vartype="integer" origName="DRIVE" param="true">
        <const loc="bg,114,37,114,39" name="32&apos;shc" dtype_id="2"/>
      </var>
      <var loc="bg,115,22,115,34" name="IBUF_LOW_PWR" dtype_id="15" vartype="logic" origName="IBUF_LOW_PWR" param="true">
        <const loc="bg,115,37,115,43" name="32&apos;h54525545" dtype_id="15"/>
      </var>
      <var loc="bg,116,22,116,32" name="IOSTANDARD" dtype_id="54" vartype="logic" origName="IOSTANDARD" param="true">
        <const loc="bg,116,37,116,46" name="56&apos;h44454641554c54" dtype_id="54"/>
      </var>
      <var loc="bg,117,22,117,26" name="SLEW" dtype_id="15" vartype="logic" origName="SLEW" param="true">
        <const loc="bg,117,37,117,43" name="32&apos;h534c4f57" dtype_id="15"/>
      </var>
      <var loc="bg,119,12,119,13" name="I" dtype_id="3" dir="input" pinIndex="1" vartype="logic" origName="I"/>
      <var loc="bg,119,14,119,15" name="T" dtype_id="3" dir="input" pinIndex="2" vartype="logic" origName="T"/>
      <var loc="bg,120,12,120,13" name="O" dtype_id="3" dir="output" pinIndex="3" vartype="logic" origName="O"/>
      <var loc="bg,121,12,121,14" name="IO" dtype_id="3" dir="inout" pinIndex="4" vartype="logic" origName="IO"/>
      <contassign loc="bg,123,14,123,15" dtype_id="3">
        <cond loc="bg,124,28,124,29" dtype_id="3">
          <varref loc="bg,119,14,119,15" name="T" dtype_id="3"/>
          <const loc="bg,124,30,124,34" name="1&apos;bz" dtype_id="3"/>
          <varref loc="bg,119,12,119,13" name="I" dtype_id="3"/>
        </cond>
        <varref loc="bg,123,14,123,15" name="O" dtype_id="3"/>
      </contassign>
      <contassign loc="bg,124,14,124,15" dtype_id="3">
        <varref loc="bg,120,12,120,13" name="O" dtype_id="3"/>
        <varref loc="bg,124,14,124,15" name="IO" dtype_id="3"/>
      </contassign>
    </module>
    <module loc="bg,977,8,977,18" name="IDELAYCTRL" origName="IDELAYCTRL">
      <var loc="bg,978,14,978,24" name="SIM_DEVICE" dtype_id="54" vartype="logic" origName="SIM_DEVICE" param="true">
        <const loc="bg,978,27,978,36" name="56&apos;h37534552494553" dtype_id="54"/>
      </var>
      <var loc="bg,980,11,980,14" name="RDY" dtype_id="3" dir="output" pinIndex="1" vartype="logic" origName="RDY"/>
      <var loc="bg,981,11,981,17" name="REFCLK" dtype_id="3" dir="input" pinIndex="2" vartype="logic" origName="REFCLK"/>
      <var loc="bg,982,11,982,14" name="RST" dtype_id="3" dir="input" pinIndex="3" vartype="logic" origName="RST"/>
    </module>
    <module loc="f,38,8,38,18" name="fpga_olvds" origName="fpga_olvds">
      <var loc="f,39,17,39,18" name="i" dtype_id="3" dir="input" pinIndex="1" vartype="logic" origName="i"/>
      <var loc="f,40,17,40,18" name="o" dtype_id="3" dir="output" pinIndex="2" vartype="logic" origName="o"/>
      <var loc="f,41,17,41,19" name="ob" dtype_id="3" dir="output" pinIndex="3" vartype="logic" origName="ob"/>
      <instance loc="f,48,4,48,12" name="u_OBUFDS" defName="OBUFDS__Iz14_S46415354" origName="u_OBUFDS">
        <port loc="f,49,8,49,9" name="O" direction="out" portIndex="1">
          <varref loc="f,49,12,49,13" name="o" dtype_id="3"/>
        </port>
        <port loc="f,50,8,50,10" name="OB" direction="out" portIndex="2">
          <varref loc="f,50,12,50,14" name="ob" dtype_id="3"/>
        </port>
        <port loc="f,51,8,51,9" name="I" direction="in" portIndex="3">
          <varref loc="f,51,12,51,13" name="i" dtype_id="3"/>
        </port>
      </instance>
    </module>
    <module loc="g,42,8,42,19" name="fpga_oser10" origName="fpga_oser10">
      <var loc="g,43,23,43,27" name="arst" dtype_id="3" dir="input" pinIndex="1" vartype="logic" origName="arst"/>
      <var loc="g,44,23,44,30" name="clk_par" dtype_id="3" dir="input" pinIndex="2" vartype="logic" origName="clk_par"/>
      <var loc="g,45,23,45,30" name="clk_ser" dtype_id="3" dir="input" pinIndex="3" vartype="logic" origName="clk_ser"/>
      <var loc="g,46,23,46,24" name="d" dtype_id="23" dir="input" pinIndex="4" vartype="logic" origName="d"/>
      <var loc="g,47,23,47,24" name="q" dtype_id="3" dir="output" pinIndex="5" vartype="logic" origName="q"/>
      <var loc="g,50,10,50,16" name="shift1" dtype_id="3" vartype="logic" origName="shift1"/>
      <var loc="g,51,10,51,16" name="shift2" dtype_id="3" vartype="logic" origName="shift2"/>
      <instance loc="g,65,6,65,21" name="master_oserdese" defName="OSERDESE2__DCa_Iz5_IBz5_TC1" origName="master_oserdese">
        <port loc="g,66,8,66,11" name="OFB" direction="out" portIndex="1"/>
        <port loc="g,67,8,67,17" name="SHIFTOUT1" direction="out" portIndex="2"/>
        <port loc="g,68,8,68,17" name="SHIFTOUT2" direction="out" portIndex="3"/>
        <port loc="g,69,8,69,16" name="TBYTEOUT" direction="out" portIndex="4"/>
        <port loc="g,70,8,70,11" name="TFB" direction="out" portIndex="5"/>
        <port loc="g,71,8,71,10" name="TQ" direction="out" portIndex="6"/>
        <port loc="g,73,8,73,10" name="OQ" direction="out" portIndex="7">
          <varref loc="g,73,16,73,17" name="q" dtype_id="3"/>
        </port>
        <port loc="g,74,8,74,11" name="CLK" direction="in" portIndex="8">
          <varref loc="g,74,16,74,23" name="clk_ser" dtype_id="3"/>
        </port>
        <port loc="g,75,8,75,14" name="CLKDIV" direction="in" portIndex="9">
          <varref loc="g,75,16,75,23" name="clk_par" dtype_id="3"/>
        </port>
        <port loc="g,78,8,78,10" name="D1" direction="in" portIndex="10">
          <sel loc="g,78,12,78,13" dtype_id="3">
            <varref loc="g,78,11,78,12" name="d" dtype_id="23"/>
            <const loc="g,78,13,78,14" name="4&apos;h0" dtype_id="45"/>
            <const loc="g,78,12,78,13" name="32&apos;h1" dtype_id="15"/>
          </sel>
        </port>
        <port loc="g,79,8,79,10" name="D2" direction="in" portIndex="11">
          <sel loc="g,79,12,79,13" dtype_id="3">
            <varref loc="g,79,11,79,12" name="d" dtype_id="23"/>
            <const loc="g,79,13,79,14" name="4&apos;h1" dtype_id="45"/>
            <const loc="g,79,12,79,13" name="32&apos;h1" dtype_id="15"/>
          </sel>
        </port>
        <port loc="g,80,8,80,10" name="D3" direction="in" portIndex="12">
          <sel loc="g,80,12,80,13" dtype_id="3">
            <varref loc="g,80,11,80,12" name="d" dtype_id="23"/>
            <const loc="g,80,13,80,14" name="4&apos;h2" dtype_id="45"/>
            <const loc="g,80,12,80,13" name="32&apos;h1" dtype_id="15"/>
          </sel>
        </port>
        <port loc="g,81,8,81,10" name="D4" direction="in" portIndex="13">
          <sel loc="g,81,12,81,13" dtype_id="3">
            <varref loc="g,81,11,81,12" name="d" dtype_id="23"/>
            <const loc="g,81,13,81,14" name="4&apos;h3" dtype_id="45"/>
            <const loc="g,81,12,81,13" name="32&apos;h1" dtype_id="15"/>
          </sel>
        </port>
        <port loc="g,82,8,82,10" name="D5" direction="in" portIndex="14">
          <sel loc="g,82,12,82,13" dtype_id="3">
            <varref loc="g,82,11,82,12" name="d" dtype_id="23"/>
            <const loc="g,82,13,82,14" name="4&apos;h4" dtype_id="45"/>
            <const loc="g,82,12,82,13" name="32&apos;h1" dtype_id="15"/>
          </sel>
        </port>
        <port loc="g,83,8,83,10" name="D6" direction="in" portIndex="15">
          <sel loc="g,83,12,83,13" dtype_id="3">
            <varref loc="g,83,11,83,12" name="d" dtype_id="23"/>
            <const loc="g,83,13,83,14" name="4&apos;h5" dtype_id="45"/>
            <const loc="g,83,12,83,13" name="32&apos;h1" dtype_id="15"/>
          </sel>
        </port>
        <port loc="g,84,8,84,10" name="D7" direction="in" portIndex="16">
          <sel loc="g,84,12,84,13" dtype_id="3">
            <varref loc="g,84,11,84,12" name="d" dtype_id="23"/>
            <const loc="g,84,13,84,14" name="4&apos;h6" dtype_id="45"/>
            <const loc="g,84,12,84,13" name="32&apos;h1" dtype_id="15"/>
          </sel>
        </port>
        <port loc="g,85,8,85,10" name="D8" direction="in" portIndex="17">
          <sel loc="g,85,12,85,13" dtype_id="3">
            <varref loc="g,85,11,85,12" name="d" dtype_id="23"/>
            <const loc="g,85,13,85,14" name="4&apos;h7" dtype_id="45"/>
            <const loc="g,85,12,85,13" name="32&apos;h1" dtype_id="15"/>
          </sel>
        </port>
        <port loc="g,86,8,86,11" name="OCE" direction="in" portIndex="18">
          <const loc="g,86,12,86,16" name="1&apos;h1" dtype_id="3"/>
        </port>
        <port loc="g,87,8,87,11" name="RST" direction="in" portIndex="19">
          <varref loc="g,87,12,87,16" name="arst" dtype_id="3"/>
        </port>
        <port loc="g,90,8,90,16" name="SHIFTIN1" direction="in" portIndex="20">
          <varref loc="g,90,17,90,23" name="shift1" dtype_id="3"/>
        </port>
        <port loc="g,91,8,91,16" name="SHIFTIN2" direction="in" portIndex="21">
          <varref loc="g,91,17,91,23" name="shift2" dtype_id="3"/>
        </port>
        <port loc="g,94,8,94,10" name="T1" direction="in" portIndex="22">
          <const loc="g,94,11,94,15" name="1&apos;h0" dtype_id="3"/>
        </port>
        <port loc="g,95,8,95,10" name="T2" direction="in" portIndex="23">
          <const loc="g,95,11,95,15" name="1&apos;h0" dtype_id="3"/>
        </port>
        <port loc="g,96,8,96,10" name="T3" direction="in" portIndex="24">
          <const loc="g,96,11,96,15" name="1&apos;h0" dtype_id="3"/>
        </port>
        <port loc="g,97,8,97,10" name="T4" direction="in" portIndex="25">
          <const loc="g,97,11,97,15" name="1&apos;h0" dtype_id="3"/>
        </port>
        <port loc="g,98,8,98,15" name="TBYTEIN" direction="in" portIndex="26">
          <const loc="g,98,16,98,20" name="1&apos;h0" dtype_id="3"/>
        </port>
        <port loc="g,99,8,99,11" name="TCE" direction="in" portIndex="27">
          <const loc="g,99,12,99,16" name="1&apos;h0" dtype_id="3"/>
        </port>
      </instance>
      <instance loc="g,114,6,114,20" name="slave_oserdese" defName="OSERDESE2__pi4" origName="slave_oserdese">
        <port loc="g,115,8,115,11" name="OFB" direction="out" portIndex="1"/>
        <port loc="g,116,8,116,10" name="OQ" direction="out" portIndex="2"/>
        <port loc="g,119,8,119,17" name="SHIFTOUT1" direction="out" portIndex="3">
          <varref loc="g,119,18,119,24" name="shift1" dtype_id="3"/>
        </port>
        <port loc="g,120,8,120,17" name="SHIFTOUT2" direction="out" portIndex="4">
          <varref loc="g,120,18,120,24" name="shift2" dtype_id="3"/>
        </port>
        <port loc="g,121,8,121,16" name="TBYTEOUT" direction="out" portIndex="5"/>
        <port loc="g,122,8,122,11" name="TFB" direction="out" portIndex="6"/>
        <port loc="g,123,8,123,10" name="TQ" direction="out" portIndex="7"/>
        <port loc="g,125,8,125,11" name="CLK" direction="in" portIndex="8">
          <varref loc="g,125,12,125,19" name="clk_ser" dtype_id="3"/>
        </port>
        <port loc="g,126,8,126,14" name="CLKDIV" direction="in" portIndex="9">
          <varref loc="g,126,15,126,22" name="clk_par" dtype_id="3"/>
        </port>
        <port loc="g,129,8,129,10" name="D1" direction="in" portIndex="10">
          <const loc="g,129,11,129,15" name="1&apos;h0" dtype_id="3"/>
        </port>
        <port loc="g,130,8,130,10" name="D2" direction="in" portIndex="11">
          <const loc="g,130,11,130,15" name="1&apos;h0" dtype_id="3"/>
        </port>
        <port loc="g,131,8,131,10" name="D3" direction="in" portIndex="12">
          <sel loc="g,131,12,131,13" dtype_id="3">
            <varref loc="g,131,11,131,12" name="d" dtype_id="23"/>
            <const loc="g,131,13,131,14" name="4&apos;h8" dtype_id="45"/>
            <const loc="g,131,12,131,13" name="32&apos;h1" dtype_id="15"/>
          </sel>
        </port>
        <port loc="g,132,8,132,10" name="D4" direction="in" portIndex="13">
          <sel loc="g,132,12,132,13" dtype_id="3">
            <varref loc="g,132,11,132,12" name="d" dtype_id="23"/>
            <const loc="g,132,13,132,14" name="4&apos;h9" dtype_id="45"/>
            <const loc="g,132,12,132,13" name="32&apos;h1" dtype_id="15"/>
          </sel>
        </port>
        <port loc="g,133,8,133,10" name="D5" direction="in" portIndex="14">
          <const loc="g,133,11,133,15" name="1&apos;h0" dtype_id="3"/>
        </port>
        <port loc="g,134,8,134,10" name="D6" direction="in" portIndex="15">
          <const loc="g,134,11,134,15" name="1&apos;h0" dtype_id="3"/>
        </port>
        <port loc="g,135,8,135,10" name="D7" direction="in" portIndex="16">
          <const loc="g,135,11,135,15" name="1&apos;h0" dtype_id="3"/>
        </port>
        <port loc="g,136,8,136,10" name="D8" direction="in" portIndex="17">
          <const loc="g,136,11,136,15" name="1&apos;h0" dtype_id="3"/>
        </port>
        <port loc="g,137,8,137,11" name="OCE" direction="in" portIndex="18">
          <const loc="g,137,12,137,16" name="1&apos;h1" dtype_id="3"/>
        </port>
        <port loc="g,138,8,138,11" name="RST" direction="in" portIndex="19">
          <varref loc="g,138,12,138,16" name="arst" dtype_id="3"/>
        </port>
        <port loc="g,141,8,141,16" name="SHIFTIN1" direction="in" portIndex="20">
          <const loc="g,141,17,141,21" name="1&apos;h0" dtype_id="3"/>
        </port>
        <port loc="g,142,8,142,16" name="SHIFTIN2" direction="in" portIndex="21">
          <const loc="g,142,17,142,21" name="1&apos;h0" dtype_id="3"/>
        </port>
        <port loc="g,145,8,145,10" name="T1" direction="in" portIndex="22">
          <const loc="g,145,11,145,15" name="1&apos;h0" dtype_id="3"/>
        </port>
        <port loc="g,146,8,146,10" name="T2" direction="in" portIndex="23">
          <const loc="g,146,11,146,15" name="1&apos;h0" dtype_id="3"/>
        </port>
        <port loc="g,147,8,147,10" name="T3" direction="in" portIndex="24">
          <const loc="g,147,11,147,15" name="1&apos;h0" dtype_id="3"/>
        </port>
        <port loc="g,148,8,148,10" name="T4" direction="in" portIndex="25">
          <const loc="g,148,11,148,15" name="1&apos;h0" dtype_id="3"/>
        </port>
        <port loc="g,149,8,149,15" name="TBYTEIN" direction="in" portIndex="26">
          <const loc="g,149,16,149,20" name="1&apos;h0" dtype_id="3"/>
        </port>
        <port loc="g,150,8,150,11" name="TCE" direction="in" portIndex="27">
          <const loc="g,150,12,150,16" name="1&apos;h0" dtype_id="3"/>
        </port>
      </instance>
    </module>
    <module loc="h,54,8,54,21" name="fpga_pll_hdmi" origName="fpga_pll_hdmi">
      <var loc="h,55,18,55,25" name="clk_ext" dtype_id="3" dir="input" pinIndex="1" vartype="logic" origName="clk_ext"/>
      <var loc="h,57,18,57,24" name="srst_n" dtype_id="3" dir="output" pinIndex="2" vartype="logic" origName="srst_n"/>
      <var loc="h,58,18,58,25" name="clk_pix" dtype_id="3" dir="output" pinIndex="3" vartype="logic" origName="clk_pix"/>
      <var loc="h,59,18,59,26" name="clk_pix5" dtype_id="3" dir="output" pinIndex="4" vartype="logic" origName="clk_pix5"/>
      <var loc="h,62,17,62,25" name="pll_lock" dtype_id="3" vartype="logic" origName="pll_lock"/>
      <var loc="h,63,17,63,22" name="clkfb" dtype_id="3" vartype="logic" origName="clkfb"/>
      <var loc="h,64,17,64,28" name="srst_n_pipe" dtype_id="7" vartype="logic" origName="srst_n_pipe"/>
      <var loc="h,65,17,65,25" name="uclk_pix" dtype_id="3" vartype="logic" origName="uclk_pix"/>
      <var loc="h,66,17,66,26" name="uclk_pix5" dtype_id="3" vartype="logic" origName="uclk_pix5"/>
      <instance loc="h,164,5,164,18" name="u_MMCME2_BASE" defName="MMCME2_BASE__pi3" origName="u_MMCME2_BASE">
        <port loc="h,165,9,165,16" name="CLKOUT0" direction="out" portIndex="1">
          <varref loc="h,165,20,165,29" name="uclk_pix5" dtype_id="3"/>
        </port>
        <port loc="h,166,9,166,17" name="CLKOUT0B" direction="out" portIndex="2"/>
        <port loc="h,168,9,168,16" name="CLKOUT1" direction="out" portIndex="3"/>
        <port loc="h,169,9,169,17" name="CLKOUT1B" direction="out" portIndex="4"/>
        <port loc="h,171,9,171,16" name="CLKOUT2" direction="out" portIndex="5">
          <varref loc="h,171,20,171,28" name="uclk_pix" dtype_id="3"/>
        </port>
        <port loc="h,172,9,172,17" name="CLKOUT2B" direction="out" portIndex="6"/>
        <port loc="h,174,9,174,16" name="CLKOUT3" direction="out" portIndex="7"/>
        <port loc="h,175,9,175,17" name="CLKOUT3B" direction="out" portIndex="8"/>
        <port loc="h,177,9,177,16" name="CLKOUT4" direction="out" portIndex="9"/>
        <port loc="h,178,9,178,16" name="CLKOUT5" direction="out" portIndex="10"/>
        <port loc="h,179,9,179,16" name="CLKOUT6" direction="out" portIndex="11"/>
        <port loc="h,181,9,181,17" name="CLKFBOUT" direction="out" portIndex="12">
          <varref loc="h,181,20,181,25" name="clkfb" dtype_id="3"/>
        </port>
        <port loc="h,182,9,182,15" name="LOCKED" direction="out" portIndex="13">
          <varref loc="h,182,20,182,28" name="pll_lock" dtype_id="3"/>
        </port>
        <port loc="h,184,9,184,15" name="CLKIN1" direction="in" portIndex="14">
          <varref loc="h,184,20,184,27" name="clk_ext" dtype_id="3"/>
        </port>
        <port loc="h,185,9,185,16" name="CLKFBIN" direction="in" portIndex="15">
          <varref loc="h,185,20,185,25" name="clkfb" dtype_id="3"/>
        </port>
        <port loc="h,186,9,186,18" name="CLKFBOUTB" direction="out" portIndex="16"/>
        <port loc="h,188,9,188,15" name="PWRDWN" direction="in" portIndex="17">
          <const loc="h,188,20,188,24" name="1&apos;h0" dtype_id="3"/>
        </port>
        <port loc="h,189,9,189,12" name="RST" direction="in" portIndex="18">
          <const loc="h,189,20,189,24" name="1&apos;h0" dtype_id="3"/>
        </port>
      </instance>
      <instance loc="h,198,10,198,24" name="u_BUFG_clk_pix" defName="BUFG" origName="u_BUFG_clk_pix">
        <port loc="h,199,9,199,10" name="I" direction="in" portIndex="1">
          <varref loc="h,199,11,199,19" name="uclk_pix" dtype_id="3"/>
        </port>
        <port loc="h,200,9,200,10" name="O" direction="out" portIndex="2">
          <varref loc="h,200,11,200,18" name="clk_pix" dtype_id="3"/>
        </port>
      </instance>
      <instance loc="h,203,10,203,25" name="u_BUFG_clk_pix5" defName="BUFG" origName="u_BUFG_clk_pix5">
        <port loc="h,204,9,204,10" name="I" direction="in" portIndex="1">
          <varref loc="h,204,11,204,20" name="uclk_pix5" dtype_id="3"/>
        </port>
        <port loc="h,205,9,205,10" name="O" direction="out" portIndex="2">
          <varref loc="h,205,11,205,19" name="clk_pix5" dtype_id="3"/>
        </port>
      </instance>
      <always loc="h,212,5,212,14">
        <sentree loc="h,212,15,212,16">
          <senitem loc="h,212,17,212,24" edgeType="POS">
            <varref loc="h,212,25,212,32" name="clk_pix" dtype_id="3"/>
          </senitem>
          <senitem loc="h,212,36,212,43" edgeType="NEG">
            <varref loc="h,212,44,212,52" name="pll_lock" dtype_id="3"/>
          </senitem>
        </sentree>
        <begin loc="h,212,54,212,59">
          <if loc="h,213,8,213,10">
            <varref loc="h,213,12,213,20" name="pll_lock" dtype_id="3"/>
            <begin>
              <begin loc="h,217,13,217,18">
                <assigndly loc="h,218,23,218,25" dtype_id="7">
                  <concat loc="h,218,43,218,44" dtype_id="7">
                    <sel loc="h,218,38,218,39" dtype_id="6">
                      <varref loc="h,218,27,218,38" name="srst_n_pipe" dtype_id="7"/>
                      <const loc="h,218,41,218,42" name="2&apos;h0" dtype_id="28"/>
                      <const loc="h,218,39,218,40" name="32&apos;h2" dtype_id="15"/>
                    </sel>
                    <const loc="h,218,45,218,49" name="1&apos;h1" dtype_id="3"/>
                  </concat>
                  <varref loc="h,218,11,218,22" name="srst_n_pipe" dtype_id="7"/>
                </assigndly>
                <assigndly loc="h,219,23,219,25" dtype_id="3">
                  <sel loc="h,219,37,219,38" dtype_id="3">
                    <varref loc="h,219,26,219,37" name="srst_n_pipe" dtype_id="7"/>
                    <const loc="h,219,38,219,39" name="2&apos;h2" dtype_id="28"/>
                    <const loc="h,219,37,219,38" name="32&apos;h1" dtype_id="15"/>
                  </sel>
                  <varref loc="h,219,11,219,17" name="srst_n" dtype_id="3"/>
                </assigndly>
              </begin>
            </begin>
            <begin>
              <begin loc="h,213,30,213,35">
                <assigndly loc="h,214,23,214,25" dtype_id="7">
                  <const loc="h,214,26,214,28" name="3&apos;h0" dtype_id="7"/>
                  <varref loc="h,214,11,214,22" name="srst_n_pipe" dtype_id="7"/>
                </assigndly>
                <assigndly loc="h,215,23,215,25" dtype_id="3">
                  <const loc="h,215,26,215,30" name="1&apos;h0" dtype_id="3"/>
                  <varref loc="h,215,11,215,17" name="srst_n" dtype_id="3"/>
                </assigndly>
              </begin>
            </begin>
          </if>
        </begin>
      </always>
    </module>
    <module loc="n,43,8,43,21" name="hdmi_tdms_enc" origName="hdmi_tdms_enc">
      <var loc="n,47,19,47,22" name="clk" dtype_id="3" dir="input" pinIndex="1" vartype="logic" origName="clk"/>
      <var loc="n,48,19,48,24" name="blank" dtype_id="3" dir="input" pinIndex="2" vartype="logic" origName="blank"/>
      <var loc="n,49,19,49,22" name="raw" dtype_id="52" dir="input" pinIndex="3" vartype="tdms_t" origName="raw"/>
      <var loc="n,51,19,51,26" name="encoded" dtype_id="52" dir="output" pinIndex="4" vartype="tdms_t" origName="encoded"/>
      <var loc="n,54,13,54,18" name="xored" dtype_id="55" vartype="bus9_t" origName="xored"/>
      <var loc="n,55,13,55,18" name="xnord" dtype_id="55" vartype="bus9_t" origName="xnord"/>
      <var loc="n,57,13,57,21" name="num_ones" dtype_id="14" vartype="bus4_t" origName="num_ones"/>
      <var loc="n,59,13,59,17" name="data" dtype_id="55" vartype="bus9_t" origName="data"/>
      <var loc="n,60,13,60,19" name="data_n" dtype_id="55" vartype="bus9_t" origName="data_n"/>
      <var loc="n,62,13,62,27" name="data_disparity" dtype_id="14" vartype="bus4_t" origName="data_disparity"/>
      <var loc="n,64,13,64,20" name="dc_bias" dtype_id="14" vartype="bus4_t" origName="dc_bias"/>
      <var loc="n,65,13,65,25" name="dc_bias_plus" dtype_id="14" vartype="bus4_t" origName="dc_bias_plus"/>
      <var loc="n,66,13,66,26" name="dc_bias_minus" dtype_id="14" vartype="bus4_t" origName="dc_bias_minus"/>
      <always loc="n,69,4,69,15">
        <begin loc="n,69,23,69,28" name="_comb">
          <assign loc="n,72,17,72,18" dtype_id="3">
            <sel loc="n,72,24,72,25" dtype_id="3">
              <varref loc="n,72,19,72,22" name="raw" dtype_id="52"/>
              <const loc="n,72,25,72,26" name="32&apos;h0" dtype_id="15"/>
              <const loc="n,72,24,72,25" name="32&apos;h1" dtype_id="15"/>
            </sel>
            <sel loc="n,72,13,72,14" dtype_id="3">
              <varref loc="n,72,8,72,13" name="xored" dtype_id="55"/>
              <const loc="n,72,14,72,15" name="4&apos;h0" dtype_id="45"/>
              <const loc="n,72,13,72,14" name="32&apos;h1" dtype_id="15"/>
            </sel>
          </assign>
          <assign loc="n,73,17,73,18" dtype_id="3">
            <sel loc="n,73,24,73,25" dtype_id="3">
              <varref loc="n,73,19,73,22" name="raw" dtype_id="52"/>
              <const loc="n,73,25,73,26" name="32&apos;h0" dtype_id="15"/>
              <const loc="n,73,24,73,25" name="32&apos;h1" dtype_id="15"/>
            </sel>
            <sel loc="n,73,13,73,14" dtype_id="3">
              <varref loc="n,73,8,73,13" name="xnord" dtype_id="55"/>
              <const loc="n,73,14,73,15" name="4&apos;h0" dtype_id="45"/>
              <const loc="n,73,13,73,14" name="32&apos;h1" dtype_id="15"/>
            </sel>
          </assign>
          <begin loc="n,76,8,76,11" name="unnamedblk1">
            <var loc="n,76,17,76,18" name="i" dtype_id="1" vartype="int" origName="i"/>
            <assign loc="n,76,18,76,19" dtype_id="1">
              <const loc="n,76,19,76,20" name="32&apos;sh1" dtype_id="2"/>
              <varref loc="n,76,17,76,18" name="i" dtype_id="1"/>
            </assign>
            <while loc="n,76,8,76,11">
              <begin>
              </begin>
              <begin>
                <gts loc="n,76,23,76,24" dtype_id="3">
                  <const loc="n,76,24,76,25" name="32&apos;sh8" dtype_id="2"/>
                  <varref loc="n,76,22,76,23" name="i" dtype_id="1"/>
                </gts>
              </begin>
              <begin>
                <begin loc="n,76,32,76,37">
                  <assign loc="n,77,21,77,22" dtype_id="3">
                    <xor loc="n,77,34,77,35" dtype_id="3">
                      <sel loc="n,77,30,77,31" dtype_id="3">
                        <varref loc="n,77,25,77,28" name="raw" dtype_id="52"/>
                        <extend loc="n,77,31,77,32" dtype_id="15" width="32" widthminv="3">
                          <sel loc="n,77,31,77,32" dtype_id="53">
                            <varref loc="n,77,31,77,32" name="i" dtype_id="1"/>
                            <const loc="n,77,31,77,32" name="32&apos;h0" dtype_id="15"/>
                            <const loc="n,77,31,77,32" name="32&apos;h3" dtype_id="15"/>
                          </sel>
                        </extend>
                        <const loc="n,77,30,77,31" name="32&apos;h1" dtype_id="15"/>
                      </sel>
                      <sel loc="n,77,41,77,42" dtype_id="3">
                        <varref loc="n,77,36,77,41" name="xored" dtype_id="55"/>
                        <sub loc="n,77,43,77,44" dtype_id="45">
                          <sel loc="n,77,43,77,44" dtype_id="14">
                            <varref loc="n,77,42,77,43" name="i" dtype_id="1"/>
                            <const loc="n,77,43,77,44" name="32&apos;h0" dtype_id="15"/>
                            <const loc="n,77,43,77,44" name="32&apos;h4" dtype_id="15"/>
                          </sel>
                          <const loc="n,77,43,77,44" name="4&apos;h1" dtype_id="14"/>
                        </sub>
                        <const loc="n,77,41,77,42" name="32&apos;h1" dtype_id="15"/>
                      </sel>
                    </xor>
                    <sel loc="n,77,17,77,18" dtype_id="3">
                      <varref loc="n,77,12,77,17" name="xored" dtype_id="55"/>
                      <sel loc="n,77,18,77,19" dtype_id="45">
                        <varref loc="n,77,18,77,19" name="i" dtype_id="1"/>
                        <const loc="n,77,18,77,19" name="32&apos;h0" dtype_id="15"/>
                        <const loc="n,77,18,77,19" name="32&apos;h4" dtype_id="15"/>
                      </sel>
                      <const loc="n,77,17,77,18" name="32&apos;h1" dtype_id="15"/>
                    </sel>
                  </assign>
                  <assign loc="n,78,21,78,22" dtype_id="3">
                    <not loc="n,78,23,78,24" dtype_id="3">
                      <xor loc="n,78,34,78,35" dtype_id="3">
                        <sel loc="n,78,30,78,31" dtype_id="3">
                          <varref loc="n,78,25,78,28" name="raw" dtype_id="52"/>
                          <extend loc="n,78,31,78,32" dtype_id="15" width="32" widthminv="3">
                            <sel loc="n,78,31,78,32" dtype_id="53">
                              <varref loc="n,78,31,78,32" name="i" dtype_id="1"/>
                              <const loc="n,78,31,78,32" name="32&apos;h0" dtype_id="15"/>
                              <const loc="n,78,31,78,32" name="32&apos;h3" dtype_id="15"/>
                            </sel>
                          </extend>
                          <const loc="n,78,30,78,31" name="32&apos;h1" dtype_id="15"/>
                        </sel>
                        <sel loc="n,78,41,78,42" dtype_id="3">
                          <varref loc="n,78,36,78,41" name="xnord" dtype_id="55"/>
                          <sub loc="n,78,43,78,44" dtype_id="45">
                            <sel loc="n,78,43,78,44" dtype_id="14">
                              <varref loc="n,78,42,78,43" name="i" dtype_id="1"/>
                              <const loc="n,78,43,78,44" name="32&apos;h0" dtype_id="15"/>
                              <const loc="n,78,43,78,44" name="32&apos;h4" dtype_id="15"/>
                            </sel>
                            <const loc="n,78,43,78,44" name="4&apos;h1" dtype_id="14"/>
                          </sub>
                          <const loc="n,78,41,78,42" name="32&apos;h1" dtype_id="15"/>
                        </sel>
                      </xor>
                    </not>
                    <sel loc="n,78,17,78,18" dtype_id="3">
                      <varref loc="n,78,12,78,17" name="xnord" dtype_id="55"/>
                      <sel loc="n,78,18,78,19" dtype_id="45">
                        <varref loc="n,78,18,78,19" name="i" dtype_id="1"/>
                        <const loc="n,78,18,78,19" name="32&apos;h0" dtype_id="15"/>
                        <const loc="n,78,18,78,19" name="32&apos;h4" dtype_id="15"/>
                      </sel>
                      <const loc="n,78,17,78,18" name="32&apos;h1" dtype_id="15"/>
                    </sel>
                  </assign>
                </begin>
              </begin>
              <begin>
                <assign loc="n,76,28,76,30" dtype_id="1">
                  <add loc="n,76,28,76,30" dtype_id="15">
                    <const loc="n,76,28,76,30" name="32&apos;h1" dtype_id="15"/>
                    <varref loc="n,76,27,76,28" name="i" dtype_id="1"/>
                  </add>
                  <varref loc="n,76,27,76,28" name="i" dtype_id="1"/>
                </assign>
              </begin>
            </while>
          </begin>
          <assign loc="n,82,17,82,18" dtype_id="3">
            <const loc="n,82,19,82,21" name="1&apos;h1" dtype_id="3"/>
            <sel loc="n,82,13,82,14" dtype_id="3">
              <varref loc="n,82,8,82,13" name="xored" dtype_id="55"/>
              <const loc="n,82,14,82,15" name="4&apos;h8" dtype_id="45"/>
              <const loc="n,82,13,82,14" name="32&apos;h1" dtype_id="15"/>
            </sel>
          </assign>
          <assign loc="n,83,17,83,18" dtype_id="3">
            <const loc="n,83,19,83,21" name="1&apos;h0" dtype_id="3"/>
            <sel loc="n,83,13,83,14" dtype_id="3">
              <varref loc="n,83,8,83,13" name="xnord" dtype_id="55"/>
              <const loc="n,83,14,83,15" name="4&apos;h8" dtype_id="45"/>
              <const loc="n,83,13,83,14" name="32&apos;h1" dtype_id="15"/>
            </sel>
          </assign>
          <assign loc="n,86,17,86,18" dtype_id="14">
            <const loc="n,86,19,86,23" name="4&apos;h0" dtype_id="14"/>
            <varref loc="n,86,8,86,16" name="num_ones" dtype_id="14"/>
          </assign>
          <begin loc="n,88,8,88,11" name="unnamedblk2">
            <var loc="n,88,17,88,18" name="i" dtype_id="1" vartype="int" origName="i"/>
            <assign loc="n,88,18,88,19" dtype_id="1">
              <const loc="n,88,19,88,20" name="32&apos;sh0" dtype_id="2"/>
              <varref loc="n,88,17,88,18" name="i" dtype_id="1"/>
            </assign>
            <while loc="n,88,8,88,11">
              <begin>
              </begin>
              <begin>
                <gts loc="n,88,23,88,24" dtype_id="3">
                  <const loc="n,88,24,88,25" name="32&apos;sh8" dtype_id="2"/>
                  <varref loc="n,88,22,88,23" name="i" dtype_id="1"/>
                </gts>
              </begin>
              <begin>
                <begin loc="n,88,32,88,37">
                  <assign loc="n,89,21,89,22" dtype_id="14">
                    <add loc="n,89,32,89,33" dtype_id="14">
                      <varref loc="n,89,23,89,31" name="num_ones" dtype_id="14"/>
                      <extend loc="n,89,39,89,40" dtype_id="14" width="4" widthminv="1">
                        <sel loc="n,89,46,89,47" dtype_id="3">
                          <varref loc="n,89,41,89,44" name="raw" dtype_id="52"/>
                          <extend loc="n,89,47,89,48" dtype_id="15" width="32" widthminv="3">
                            <sel loc="n,89,47,89,48" dtype_id="53">
                              <varref loc="n,89,47,89,48" name="i" dtype_id="1"/>
                              <const loc="n,89,47,89,48" name="32&apos;h0" dtype_id="15"/>
                              <const loc="n,89,47,89,48" name="32&apos;h3" dtype_id="15"/>
                            </sel>
                          </extend>
                          <const loc="n,89,46,89,47" name="32&apos;h1" dtype_id="15"/>
                        </sel>
                      </extend>
                    </add>
                    <varref loc="n,89,12,89,20" name="num_ones" dtype_id="14"/>
                  </assign>
                </begin>
              </begin>
              <begin>
                <assign loc="n,88,28,88,30" dtype_id="1">
                  <add loc="n,88,28,88,30" dtype_id="15">
                    <const loc="n,88,28,88,30" name="32&apos;h1" dtype_id="15"/>
                    <varref loc="n,88,27,88,28" name="i" dtype_id="1"/>
                  </add>
                  <varref loc="n,88,27,88,28" name="i" dtype_id="1"/>
                </assign>
              </begin>
            </while>
          </begin>
          <if loc="n,93,8,93,10">
            <or loc="n,95,10,95,12" dtype_id="3">
              <lt loc="n,94,24,94,25" dtype_id="3">
                <const loc="n,94,26,94,30" name="4&apos;h4" dtype_id="14"/>
                <varref loc="n,94,15,94,23" name="num_ones" dtype_id="14"/>
              </lt>
              <eq loc="n,95,35,95,37" dtype_id="3">
                <const loc="n,95,38,95,39" name="5&apos;h8" dtype_id="13"/>
                <concat loc="n,95,23,95,24" dtype_id="13">
                  <varref loc="n,95,15,95,23" name="num_ones" dtype_id="14"/>
                  <sel loc="n,95,30,95,31" dtype_id="3">
                    <varref loc="n,95,25,95,28" name="raw" dtype_id="52"/>
                    <const loc="n,95,31,95,32" name="32&apos;h0" dtype_id="15"/>
                    <const loc="n,95,30,95,31" name="32&apos;h1" dtype_id="15"/>
                  </sel>
                </concat>
              </eq>
            </or>
            <begin>
              <begin loc="n,96,10,96,15">
                <assign loc="n,97,19,97,20" dtype_id="55">
                  <varref loc="n,97,22,97,27" name="xnord" dtype_id="55"/>
                  <varref loc="n,97,12,97,16" name="data" dtype_id="55"/>
                </assign>
                <assign loc="n,98,19,98,20" dtype_id="55">
                  <not loc="n,98,21,98,22" dtype_id="55">
                    <varref loc="n,98,22,98,27" name="xnord" dtype_id="55"/>
                  </not>
                  <varref loc="n,98,12,98,18" name="data_n" dtype_id="55"/>
                </assign>
              </begin>
            </begin>
            <begin>
              <begin loc="n,100,13,100,18">
                <assign loc="n,101,19,101,20" dtype_id="55">
                  <varref loc="n,101,22,101,27" name="xored" dtype_id="55"/>
                  <varref loc="n,101,12,101,16" name="data" dtype_id="55"/>
                </assign>
                <assign loc="n,102,19,102,20" dtype_id="55">
                  <not loc="n,102,21,102,22" dtype_id="55">
                    <varref loc="n,102,22,102,27" name="xored" dtype_id="55"/>
                  </not>
                  <varref loc="n,102,12,102,18" name="data_n" dtype_id="55"/>
                </assign>
              </begin>
            </begin>
          </if>
          <assign loc="n,106,23,106,24" dtype_id="14">
            <const loc="n,106,25,106,30" name="4&apos;hc" dtype_id="14"/>
            <varref loc="n,106,8,106,22" name="data_disparity" dtype_id="14"/>
          </assign>
          <begin loc="n,107,8,107,11" name="unnamedblk3">
            <var loc="n,107,17,107,18" name="i" dtype_id="1" vartype="int" origName="i"/>
            <assign loc="n,107,18,107,19" dtype_id="1">
              <const loc="n,107,19,107,20" name="32&apos;sh0" dtype_id="2"/>
              <varref loc="n,107,17,107,18" name="i" dtype_id="1"/>
            </assign>
            <while loc="n,107,8,107,11">
              <begin>
              </begin>
              <begin>
                <gts loc="n,107,23,107,24" dtype_id="3">
                  <const loc="n,107,24,107,25" name="32&apos;sh8" dtype_id="2"/>
                  <varref loc="n,107,22,107,23" name="i" dtype_id="1"/>
                </gts>
              </begin>
              <begin>
                <begin loc="n,107,32,107,37">
                  <assign loc="n,108,27,108,28" dtype_id="14">
                    <add loc="n,108,44,108,45" dtype_id="14">
                      <varref loc="n,108,29,108,43" name="data_disparity" dtype_id="14"/>
                      <extend loc="n,108,51,108,52" dtype_id="14" width="4" widthminv="1">
                        <sel loc="n,108,57,108,58" dtype_id="3">
                          <varref loc="n,108,53,108,57" name="data" dtype_id="55"/>
                          <sel loc="n,108,58,108,59" dtype_id="45">
                            <varref loc="n,108,58,108,59" name="i" dtype_id="1"/>
                            <const loc="n,108,58,108,59" name="32&apos;h0" dtype_id="15"/>
                            <const loc="n,108,58,108,59" name="32&apos;h4" dtype_id="15"/>
                          </sel>
                          <const loc="n,108,57,108,58" name="32&apos;h1" dtype_id="15"/>
                        </sel>
                      </extend>
                    </add>
                    <varref loc="n,108,12,108,26" name="data_disparity" dtype_id="14"/>
                  </assign>
                </begin>
              </begin>
              <begin>
                <assign loc="n,107,28,107,30" dtype_id="1">
                  <add loc="n,107,28,107,30" dtype_id="15">
                    <const loc="n,107,28,107,30" name="32&apos;h1" dtype_id="15"/>
                    <varref loc="n,107,27,107,28" name="i" dtype_id="1"/>
                  </add>
                  <varref loc="n,107,27,107,28" name="i" dtype_id="1"/>
                </assign>
              </begin>
            </while>
          </begin>
          <assign loc="n,112,22,112,23" dtype_id="14">
            <add loc="n,112,40,112,41" dtype_id="14">
              <varref loc="n,112,32,112,39" name="dc_bias" dtype_id="14"/>
              <varref loc="n,112,42,112,56" name="data_disparity" dtype_id="14"/>
            </add>
            <varref loc="n,112,8,112,20" name="dc_bias_plus" dtype_id="14"/>
          </assign>
          <assign loc="n,113,22,113,23" dtype_id="14">
            <sub loc="n,113,40,113,41" dtype_id="14">
              <varref loc="n,113,32,113,39" name="dc_bias" dtype_id="14"/>
              <varref loc="n,113,42,113,56" name="data_disparity" dtype_id="14"/>
            </sub>
            <varref loc="n,113,8,113,21" name="dc_bias_minus" dtype_id="14"/>
          </assign>
        </begin>
      </always>
      <always loc="n,121,4,121,13">
        <sentree loc="n,121,14,121,15">
          <senitem loc="n,121,16,121,23" edgeType="POS">
            <varref loc="n,121,24,121,27" name="clk" dtype_id="3"/>
          </senitem>
        </sentree>
        <begin loc="n,121,36,121,41" name="_flop">
          <if loc="n,122,7,122,9">
            <varref loc="n,122,11,122,16" name="blank" dtype_id="3"/>
            <begin>
              <begin loc="n,122,24,122,29">
                <assigndly loc="n,123,19,123,21" dtype_id="14">
                  <const loc="n,123,22,123,24" name="4&apos;h0" dtype_id="14"/>
                  <varref loc="n,123,11,123,18" name="dc_bias" dtype_id="14"/>
                </assigndly>
                <case loc="n,126,18,126,22">
                  <sel loc="n,126,28,126,29" dtype_id="6">
                    <varref loc="n,126,24,126,27" name="raw" dtype_id="52"/>
                    <const loc="n,126,28,126,29" name="32&apos;h8" dtype_id="15"/>
                    <const loc="n,126,28,126,29" name="32&apos;h2" dtype_id="15"/>
                  </sel>
                  <caseitem loc="n,127,22,127,23">
                    <const loc="n,127,15,127,19" name="2&apos;h0" dtype_id="6"/>
                    <assigndly loc="n,127,32,127,34" dtype_id="52">
                      <const loc="n,127,35,127,51" name="10&apos;h354" dtype_id="23"/>
                      <varref loc="n,127,24,127,31" name="encoded" dtype_id="52"/>
                    </assigndly>
                  </caseitem>
                  <caseitem loc="n,128,22,128,23">
                    <const loc="n,128,15,128,19" name="2&apos;h1" dtype_id="6"/>
                    <assigndly loc="n,128,32,128,34" dtype_id="52">
                      <const loc="n,128,35,128,51" name="10&apos;hab" dtype_id="23"/>
                      <varref loc="n,128,24,128,31" name="encoded" dtype_id="52"/>
                    </assigndly>
                  </caseitem>
                  <caseitem loc="n,129,22,129,23">
                    <const loc="n,129,15,129,19" name="2&apos;h2" dtype_id="6"/>
                    <assigndly loc="n,129,32,129,34" dtype_id="52">
                      <const loc="n,129,35,129,51" name="10&apos;h154" dtype_id="23"/>
                      <varref loc="n,129,24,129,31" name="encoded" dtype_id="52"/>
                    </assigndly>
                  </caseitem>
                  <caseitem loc="n,130,15,130,22">
                    <assigndly loc="n,130,32,130,34" dtype_id="52">
                      <const loc="n,130,35,130,51" name="10&apos;h2ab" dtype_id="23"/>
                      <varref loc="n,130,24,130,31" name="encoded" dtype_id="52"/>
                    </assigndly>
                  </caseitem>
                </case>
              </begin>
            </begin>
            <begin>
              <begin loc="n,133,12,133,17">
                <if loc="n,135,11,135,13">
                  <or loc="n,135,31,135,33" dtype_id="3">
                    <eq loc="n,135,24,135,26" dtype_id="3">
                      <const loc="n,135,27,135,29" name="4&apos;h0" dtype_id="14"/>
                      <varref loc="n,135,16,135,23" name="dc_bias" dtype_id="14"/>
                    </eq>
                    <eq loc="n,135,50,135,52" dtype_id="3">
                      <const loc="n,135,53,135,55" name="4&apos;h0" dtype_id="14"/>
                      <varref loc="n,135,35,135,49" name="data_disparity" dtype_id="14"/>
                    </eq>
                  </or>
                  <begin>
                    <begin loc="n,135,58,135,63">
                      <if loc="n,136,15,136,17">
                        <sel loc="n,136,23,136,24" dtype_id="3">
                          <varref loc="n,136,19,136,23" name="data" dtype_id="55"/>
                          <const loc="n,136,24,136,25" name="4&apos;h8" dtype_id="45"/>
                          <const loc="n,136,23,136,24" name="32&apos;h1" dtype_id="15"/>
                        </sel>
                        <begin>
                          <begin loc="n,136,34,136,39">
                            <assigndly loc="n,137,27,137,29" dtype_id="14">
                              <varref loc="n,137,30,137,42" name="dc_bias_plus" dtype_id="14"/>
                              <varref loc="n,137,19,137,26" name="dc_bias" dtype_id="14"/>
                            </assigndly>
                            <assigndly loc="n,138,27,138,29" dtype_id="52">
                              <concat loc="n,138,36,138,37" dtype_id="23">
                                <const loc="n,138,31,138,36" name="2&apos;h1" dtype_id="6"/>
                                <sel loc="n,138,42,138,43" dtype_id="8">
                                  <varref loc="n,138,38,138,42" name="data" dtype_id="55"/>
                                  <const loc="n,138,45,138,46" name="4&apos;h0" dtype_id="45"/>
                                  <const loc="n,138,43,138,44" name="32&apos;h8" dtype_id="15"/>
                                </sel>
                              </concat>
                              <varref loc="n,138,19,138,26" name="encoded" dtype_id="52"/>
                            </assigndly>
                          </begin>
                        </begin>
                        <begin>
                          <begin loc="n,140,20,140,25">
                            <assigndly loc="n,141,27,141,29" dtype_id="14">
                              <varref loc="n,141,30,141,43" name="dc_bias_minus" dtype_id="14"/>
                              <varref loc="n,141,19,141,26" name="dc_bias" dtype_id="14"/>
                            </assigndly>
                            <assigndly loc="n,142,27,142,29" dtype_id="52">
                              <concat loc="n,142,36,142,37" dtype_id="23">
                                <const loc="n,142,31,142,36" name="2&apos;h2" dtype_id="6"/>
                                <sel loc="n,142,44,142,45" dtype_id="8">
                                  <varref loc="n,142,38,142,44" name="data_n" dtype_id="55"/>
                                  <const loc="n,142,47,142,48" name="4&apos;h0" dtype_id="45"/>
                                  <const loc="n,142,45,142,46" name="32&apos;h8" dtype_id="15"/>
                                </sel>
                              </concat>
                              <varref loc="n,142,19,142,26" name="encoded" dtype_id="52"/>
                            </assigndly>
                          </begin>
                        </begin>
                      </if>
                    </begin>
                  </begin>
                  <begin>
                    <if loc="n,147,16,147,18">
                      <or loc="n,149,12,149,14" dtype_id="3">
                        <eq loc="n,148,48,148,50" dtype_id="3">
                          <const loc="n,148,51,148,56" name="2&apos;h0" dtype_id="6"/>
                          <concat loc="n,148,27,148,28" dtype_id="6">
                            <sel loc="n,148,24,148,25" dtype_id="3">
                              <varref loc="n,148,17,148,24" name="dc_bias" dtype_id="14"/>
                              <const loc="n,148,25,148,26" name="2&apos;h3" dtype_id="28"/>
                              <const loc="n,148,24,148,25" name="32&apos;h1" dtype_id="15"/>
                            </sel>
                            <sel loc="n,148,43,148,44" dtype_id="3">
                              <varref loc="n,148,29,148,43" name="data_disparity" dtype_id="14"/>
                              <const loc="n,148,44,148,45" name="2&apos;h3" dtype_id="28"/>
                              <const loc="n,148,43,148,44" name="32&apos;h1" dtype_id="15"/>
                            </sel>
                          </concat>
                        </eq>
                        <eq loc="n,149,48,149,50" dtype_id="3">
                          <const loc="n,149,51,149,56" name="2&apos;h3" dtype_id="6"/>
                          <concat loc="n,149,27,149,28" dtype_id="6">
                            <sel loc="n,149,24,149,25" dtype_id="3">
                              <varref loc="n,149,17,149,24" name="dc_bias" dtype_id="14"/>
                              <const loc="n,149,25,149,26" name="2&apos;h3" dtype_id="28"/>
                              <const loc="n,149,24,149,25" name="32&apos;h1" dtype_id="15"/>
                            </sel>
                            <sel loc="n,149,43,149,44" dtype_id="3">
                              <varref loc="n,149,29,149,43" name="data_disparity" dtype_id="14"/>
                              <const loc="n,149,44,149,45" name="2&apos;h3" dtype_id="28"/>
                              <const loc="n,149,43,149,44" name="32&apos;h1" dtype_id="15"/>
                            </sel>
                          </concat>
                        </eq>
                      </or>
                      <begin>
                        <begin loc="n,150,13,150,18">
                          <assigndly loc="n,151,23,151,25" dtype_id="52">
                            <concat loc="n,151,38,151,39" dtype_id="23">
                              <const loc="n,151,27,151,29" name="1&apos;h1" dtype_id="3"/>
                              <concat loc="n,151,29,151,30" dtype_id="55">
                                <sel loc="n,151,35,151,36" dtype_id="3">
                                  <varref loc="n,151,31,151,35" name="data" dtype_id="55"/>
                                  <const loc="n,151,36,151,37" name="4&apos;h8" dtype_id="45"/>
                                  <const loc="n,151,35,151,36" name="32&apos;h1" dtype_id="15"/>
                                </sel>
                                <sel loc="n,151,46,151,47" dtype_id="8">
                                  <varref loc="n,151,40,151,46" name="data_n" dtype_id="55"/>
                                  <const loc="n,151,49,151,50" name="4&apos;h0" dtype_id="45"/>
                                  <const loc="n,151,47,151,48" name="32&apos;h8" dtype_id="15"/>
                                </sel>
                              </concat>
                            </concat>
                            <varref loc="n,151,15,151,22" name="encoded" dtype_id="52"/>
                          </assigndly>
                          <assigndly loc="n,152,23,152,25" dtype_id="14">
                            <add loc="n,152,48,152,49" dtype_id="14">
                              <varref loc="n,152,34,152,47" name="dc_bias_minus" dtype_id="14"/>
                              <extend loc="n,152,55,152,56" dtype_id="14" width="4" widthminv="1">
                                <sel loc="n,152,61,152,62" dtype_id="3">
                                  <varref loc="n,152,57,152,61" name="data" dtype_id="55"/>
                                  <const loc="n,152,62,152,63" name="4&apos;h8" dtype_id="45"/>
                                  <const loc="n,152,61,152,62" name="32&apos;h1" dtype_id="15"/>
                                </sel>
                              </extend>
                            </add>
                            <varref loc="n,152,15,152,22" name="dc_bias" dtype_id="14"/>
                          </assigndly>
                        </begin>
                      </begin>
                      <begin>
                        <begin loc="n,155,16,155,21">
                          <assigndly loc="n,156,23,156,25" dtype_id="52">
                            <extend loc="n,156,29,156,30" dtype_id="23" width="10" widthminv="9">
                              <varref loc="n,156,31,156,35" name="data" dtype_id="55"/>
                            </extend>
                            <varref loc="n,156,15,156,22" name="encoded" dtype_id="52"/>
                          </assigndly>
                          <assigndly loc="n,157,23,157,25" dtype_id="14">
                            <sub loc="n,157,47,157,48" dtype_id="14">
                              <varref loc="n,157,34,157,46" name="dc_bias_plus" dtype_id="14"/>
                              <extend loc="n,157,54,157,55" dtype_id="14" width="4" widthminv="1">
                                <sel loc="n,157,62,157,63" dtype_id="3">
                                  <varref loc="n,157,56,157,62" name="data_n" dtype_id="55"/>
                                  <const loc="n,157,63,157,64" name="4&apos;h8" dtype_id="45"/>
                                  <const loc="n,157,62,157,63" name="32&apos;h1" dtype_id="15"/>
                                </sel>
                              </extend>
                            </sub>
                            <varref loc="n,157,15,157,22" name="dc_bias" dtype_id="14"/>
                          </assigndly>
                        </begin>
                      </begin>
                    </if>
                  </begin>
                </if>
              </begin>
            </begin>
          </if>
        </begin>
      </always>
    </module>
    <module loc="s,42,8,42,22" name="csi_rx_phy_clk" origName="csi_rx_phy_clk">
      <var loc="s,45,18,45,26" name="dphy_clk" dtype_id="6" dir="input" pinIndex="1" vartype="diff_t" origName="dphy_clk"/>
      <var loc="s,46,18,46,23" name="reset" dtype_id="3" dir="input" pinIndex="2" vartype="logic" origName="reset"/>
      <var loc="s,48,18,48,27" name="bit_clock" dtype_id="3" dir="output" pinIndex="3" vartype="logic" origName="bit_clock"/>
      <var loc="s,49,18,49,28" name="byte_clock" dtype_id="3" dir="output" pinIndex="4" vartype="logic" origName="byte_clock"/>
      <var loc="s,52,10,52,21" name="dphy_clk_in" dtype_id="3" vartype="logic" origName="dphy_clk_in"/>
      <var loc="s,53,10,53,22" name="dphy_clk_buf" dtype_id="3" vartype="logic" origName="dphy_clk_buf"/>
      <instance loc="s,61,4,61,15" name="u_bufds_clk" defName="IBUFDS__D54525545_IDz6" origName="u_bufds_clk">
        <port loc="s,62,8,62,9" name="I" direction="in" portIndex="1">
          <sel loc="s,62,20,62,21" dtype_id="3">
            <varref loc="s,62,12,62,20" name="dphy_clk" dtype_id="6"/>
            <const loc="s,62,21,62,22" name="1&apos;h1" dtype_id="56"/>
            <const loc="s,62,20,62,21" name="32&apos;h1" dtype_id="15"/>
          </sel>
        </port>
        <port loc="s,63,8,63,10" name="IB" direction="in" portIndex="2">
          <sel loc="s,63,20,63,21" dtype_id="3">
            <varref loc="s,63,12,63,20" name="dphy_clk" dtype_id="6"/>
            <const loc="s,63,21,63,22" name="1&apos;h0" dtype_id="56"/>
            <const loc="s,63,20,63,21" name="32&apos;h1" dtype_id="15"/>
          </sel>
        </port>
        <port loc="s,65,8,65,9" name="O" direction="out" portIndex="3">
          <varref loc="s,65,12,65,23" name="dphy_clk_in" dtype_id="3"/>
        </port>
      </instance>
      <instance loc="s,70,10,70,17" name="u_bufmr" defName="BUFMR" origName="u_bufmr">
        <port loc="s,71,8,71,9" name="I" direction="in" portIndex="1">
          <varref loc="s,71,10,71,21" name="dphy_clk_in" dtype_id="3"/>
        </port>
        <port loc="s,72,8,72,9" name="O" direction="out" portIndex="2">
          <varref loc="s,72,10,72,22" name="dphy_clk_buf" dtype_id="3"/>
        </port>
      </instance>
      <instance loc="s,89,4,89,10" name="u_bufr" defName="BUFR" origName="u_bufr">
        <port loc="s,90,8,90,10" name="CE" direction="in" portIndex="1">
          <const loc="s,90,13,90,17" name="1&apos;h1" dtype_id="3"/>
        </port>
        <port loc="s,91,8,91,11" name="CLR" direction="in" portIndex="2">
          <varref loc="s,91,13,91,18" name="reset" dtype_id="3"/>
        </port>
        <port loc="s,92,8,92,9" name="I" direction="in" portIndex="3">
          <varref loc="s,92,13,92,25" name="dphy_clk_buf" dtype_id="3"/>
        </port>
        <port loc="s,94,8,94,9" name="O" direction="out" portIndex="4">
          <varref loc="s,94,13,94,22" name="bit_clock" dtype_id="3"/>
        </port>
      </instance>
      <instance loc="s,103,4,103,12" name="u_clkdiv" defName="BUFR__B4" origName="u_clkdiv">
        <port loc="s,104,8,104,10" name="CE" direction="in" portIndex="1">
          <const loc="s,104,13,104,17" name="1&apos;h1" dtype_id="3"/>
        </port>
        <port loc="s,105,8,105,11" name="CLR" direction="in" portIndex="2">
          <varref loc="s,105,13,105,18" name="reset" dtype_id="3"/>
        </port>
        <port loc="s,106,8,106,9" name="I" direction="in" portIndex="3">
          <varref loc="s,106,13,106,25" name="dphy_clk_buf" dtype_id="3"/>
        </port>
        <port loc="s,108,8,108,9" name="O" direction="out" portIndex="4">
          <varref loc="s,108,13,108,23" name="byte_clock" dtype_id="3"/>
        </port>
      </instance>
    </module>
    <module loc="t,40,8,40,22" name="csi_rx_phy_dat" origName="csi_rx_phy_dat">
      <var loc="t,41,23,41,29" name="INVERT" dtype_id="57" vartype="logic" origName="INVERT" param="true">
        <const loc="t,41,32,41,36" name="1&apos;h0" dtype_id="3"/>
      </var>
      <var loc="t,42,23,42,28" name="DELAY" dtype_id="58" vartype="bit" origName="DELAY" param="true">
        <const loc="t,42,32,42,36" name="5&apos;h3" dtype_id="13"/>
      </var>
      <var loc="t,44,23,44,32" name="bit_clock" dtype_id="3" dir="input" pinIndex="1" vartype="logic" origName="bit_clock"/>
      <var loc="t,45,23,45,33" name="byte_clock" dtype_id="3" dir="input" pinIndex="2" vartype="logic" origName="byte_clock"/>
      <var loc="t,47,23,47,28" name="reset" dtype_id="3" dir="input" pinIndex="3" vartype="logic" origName="reset"/>
      <var loc="t,48,23,48,29" name="enable" dtype_id="3" dir="input" pinIndex="4" vartype="logic" origName="enable"/>
      <var loc="t,50,23,50,30" name="dphy_hs" dtype_id="6" dir="input" pinIndex="5" vartype="logic" origName="dphy_hs"/>
      <var loc="t,51,23,51,32" name="deser_out" dtype_id="8" dir="output" pinIndex="6" vartype="logic" origName="deser_out"/>
      <var loc="t,54,16,54,21" name="in_se" dtype_id="3" vartype="logic" origName="in_se"/>
      <var loc="t,55,16,55,26" name="in_delayed" dtype_id="3" vartype="logic" origName="in_delayed"/>
      <var loc="t,56,16,56,26" name="serdes_out" dtype_id="8" vartype="logic" origName="serdes_out"/>
      <instance loc="t,64,4,64,10" name="u_ibuf" defName="IBUFDS__D54525545_IDz6" origName="u_ibuf">
        <port loc="t,65,8,65,9" name="I" direction="in" portIndex="1">
          <sel loc="t,65,20,65,21" dtype_id="3">
            <varref loc="t,65,13,65,20" name="dphy_hs" dtype_id="6"/>
            <const loc="t,65,21,65,22" name="1&apos;h1" dtype_id="56"/>
            <const loc="t,65,20,65,21" name="32&apos;h1" dtype_id="15"/>
          </sel>
        </port>
        <port loc="t,66,8,66,10" name="IB" direction="in" portIndex="2">
          <sel loc="t,66,20,66,21" dtype_id="3">
            <varref loc="t,66,13,66,20" name="dphy_hs" dtype_id="6"/>
            <const loc="t,66,21,66,22" name="1&apos;h0" dtype_id="56"/>
            <const loc="t,66,20,66,21" name="32&apos;h1" dtype_id="15"/>
          </sel>
        </port>
        <port loc="t,68,8,68,9" name="O" direction="out" portIndex="3">
          <varref loc="t,68,13,68,18" name="in_se" dtype_id="3"/>
        </port>
      </instance>
      <instance loc="t,84,4,84,13" name="u_indelay" defName="IDELAYE2__pi2" origName="u_indelay">
        <port loc="t,85,8,85,15" name="DATAOUT" direction="out" portIndex="1">
          <varref loc="t,85,21,85,31" name="in_delayed" dtype_id="3"/>
        </port>
        <port loc="t,86,8,86,14" name="DATAIN" direction="in" portIndex="2">
          <const loc="t,86,21,86,25" name="1&apos;h0" dtype_id="3"/>
        </port>
        <port loc="t,87,8,87,9" name="C" direction="in" portIndex="3">
          <varref loc="t,87,21,87,31" name="byte_clock" dtype_id="3"/>
        </port>
        <port loc="t,88,8,88,10" name="CE" direction="in" portIndex="4">
          <const loc="t,88,21,88,25" name="1&apos;h0" dtype_id="3"/>
        </port>
        <port loc="t,89,8,89,11" name="INC" direction="in" portIndex="5">
          <const loc="t,89,21,89,25" name="1&apos;h0" dtype_id="3"/>
        </port>
        <port loc="t,90,8,90,15" name="IDATAIN" direction="in" portIndex="6">
          <varref loc="t,90,21,90,26" name="in_se" dtype_id="3"/>
        </port>
        <port loc="t,91,8,91,18" name="CNTVALUEIN" direction="in" portIndex="7">
          <const loc="t,91,24,91,29" name="5&apos;h3" dtype_id="58"/>
        </port>
        <port loc="t,92,8,92,19" name="CNTVALUEOUT" direction="out" portIndex="8"/>
        <port loc="t,93,8,93,16" name="CINVCTRL" direction="in" portIndex="9">
          <const loc="t,93,21,93,25" name="1&apos;h0" dtype_id="3"/>
        </port>
        <port loc="t,94,8,94,10" name="LD" direction="in" portIndex="10">
          <const loc="t,94,21,94,25" name="1&apos;h1" dtype_id="3"/>
        </port>
        <port loc="t,95,8,95,16" name="LDPIPEEN" direction="in" portIndex="11">
          <const loc="t,95,21,95,25" name="1&apos;h0" dtype_id="3"/>
        </port>
        <port loc="t,96,8,96,14" name="REGRST" direction="in" portIndex="12">
          <const loc="t,96,21,96,25" name="1&apos;h0" dtype_id="3"/>
        </port>
      </instance>
      <var loc="t,101,10,101,16" name="sreset" dtype_id="3" vartype="logic" origName="sreset"/>
      <always loc="t,103,4,103,13">
        <sentree loc="t,103,14,103,15">
          <senitem loc="t,103,16,103,23" edgeType="POS">
            <varref loc="t,103,24,103,34" name="byte_clock" dtype_id="3"/>
          </senitem>
        </sentree>
        <begin loc="t,103,36,103,41">
          <assigndly loc="t,104,14,104,16" dtype_id="3">
            <varref loc="t,104,17,104,22" name="reset" dtype_id="3"/>
            <varref loc="t,104,7,104,13" name="sreset" dtype_id="3"/>
          </assigndly>
        </begin>
      </always>
      <instance loc="t,133,4,133,10" name="ideser" defName="ISERDESE2__DB8_IEz9_IFz10_N1" origName="ideser">
        <port loc="t,134,8,134,11" name="RST" direction="in" portIndex="1">
          <varref loc="t,134,27,134,33" name="sreset" dtype_id="3"/>
        </port>
        <port loc="t,139,8,139,10" name="Q1" direction="out" portIndex="2">
          <sel loc="t,139,37,139,38" dtype_id="3">
            <varref loc="t,139,27,139,37" name="serdes_out" dtype_id="8"/>
            <const loc="t,139,38,139,39" name="3&apos;h7" dtype_id="53"/>
            <const loc="t,139,37,139,38" name="32&apos;h1" dtype_id="15"/>
          </sel>
        </port>
        <port loc="t,140,8,140,10" name="Q2" direction="out" portIndex="3">
          <sel loc="t,140,37,140,38" dtype_id="3">
            <varref loc="t,140,27,140,37" name="serdes_out" dtype_id="8"/>
            <const loc="t,140,38,140,39" name="3&apos;h6" dtype_id="53"/>
            <const loc="t,140,37,140,38" name="32&apos;h1" dtype_id="15"/>
          </sel>
        </port>
        <port loc="t,141,8,141,10" name="Q3" direction="out" portIndex="4">
          <sel loc="t,141,37,141,38" dtype_id="3">
            <varref loc="t,141,27,141,37" name="serdes_out" dtype_id="8"/>
            <const loc="t,141,38,141,39" name="3&apos;h5" dtype_id="53"/>
            <const loc="t,141,37,141,38" name="32&apos;h1" dtype_id="15"/>
          </sel>
        </port>
        <port loc="t,142,8,142,10" name="Q4" direction="out" portIndex="5">
          <sel loc="t,142,37,142,38" dtype_id="3">
            <varref loc="t,142,27,142,37" name="serdes_out" dtype_id="8"/>
            <const loc="t,142,38,142,39" name="3&apos;h4" dtype_id="53"/>
            <const loc="t,142,37,142,38" name="32&apos;h1" dtype_id="15"/>
          </sel>
        </port>
        <port loc="t,143,8,143,10" name="Q5" direction="out" portIndex="6">
          <sel loc="t,143,37,143,38" dtype_id="3">
            <varref loc="t,143,27,143,37" name="serdes_out" dtype_id="8"/>
            <const loc="t,143,38,143,39" name="3&apos;h3" dtype_id="53"/>
            <const loc="t,143,37,143,38" name="32&apos;h1" dtype_id="15"/>
          </sel>
        </port>
        <port loc="t,144,8,144,10" name="Q6" direction="out" portIndex="7">
          <sel loc="t,144,37,144,38" dtype_id="3">
            <varref loc="t,144,27,144,37" name="serdes_out" dtype_id="8"/>
            <const loc="t,144,38,144,39" name="3&apos;h2" dtype_id="53"/>
            <const loc="t,144,37,144,38" name="32&apos;h1" dtype_id="15"/>
          </sel>
        </port>
        <port loc="t,145,8,145,10" name="Q7" direction="out" portIndex="8">
          <sel loc="t,145,37,145,38" dtype_id="3">
            <varref loc="t,145,27,145,37" name="serdes_out" dtype_id="8"/>
            <const loc="t,145,38,145,39" name="3&apos;h1" dtype_id="53"/>
            <const loc="t,145,37,145,38" name="32&apos;h1" dtype_id="15"/>
          </sel>
        </port>
        <port loc="t,146,8,146,10" name="Q8" direction="out" portIndex="9">
          <sel loc="t,146,37,146,38" dtype_id="3">
            <varref loc="t,146,27,146,37" name="serdes_out" dtype_id="8"/>
            <const loc="t,146,38,146,39" name="3&apos;h0" dtype_id="53"/>
            <const loc="t,146,37,146,38" name="32&apos;h1" dtype_id="15"/>
          </sel>
        </port>
        <port loc="t,148,8,148,15" name="BITSLIP" direction="in" portIndex="10">
          <const loc="t,148,27,148,31" name="1&apos;h0" dtype_id="3"/>
        </port>
        <port loc="t,151,8,151,11" name="CE1" direction="in" portIndex="11">
          <const loc="t,151,27,151,31" name="1&apos;h1" dtype_id="3"/>
        </port>
        <port loc="t,152,8,152,11" name="CE2" direction="in" portIndex="12">
          <const loc="t,152,27,152,31" name="1&apos;h1" dtype_id="3"/>
        </port>
        <port loc="t,153,8,153,15" name="CLKDIVP" direction="in" portIndex="13">
          <const loc="t,153,27,153,31" name="1&apos;h0" dtype_id="3"/>
        </port>
        <port loc="t,156,8,156,11" name="CLK" direction="in" portIndex="14">
          <varref loc="t,156,28,156,37" name="bit_clock" dtype_id="3"/>
        </port>
        <port loc="t,157,8,157,12" name="CLKB" direction="in" portIndex="15">
          <not loc="t,157,27,157,28" dtype_id="3">
            <varref loc="t,157,28,157,37" name="bit_clock" dtype_id="3"/>
          </not>
        </port>
        <port loc="t,158,8,158,14" name="CLKDIV" direction="in" portIndex="16">
          <varref loc="t,158,27,158,37" name="byte_clock" dtype_id="3"/>
        </port>
        <port loc="t,159,8,159,12" name="OCLK" direction="in" portIndex="17">
          <const loc="t,159,27,159,31" name="1&apos;h0" dtype_id="3"/>
        </port>
        <port loc="t,163,8,163,20" name="DYNCLKDIVSEL" direction="in" portIndex="18">
          <const loc="t,163,27,163,31" name="1&apos;h0" dtype_id="3"/>
        </port>
        <port loc="t,164,8,164,17" name="DYNCLKSEL" direction="in" portIndex="19">
          <const loc="t,164,27,164,31" name="1&apos;h0" dtype_id="3"/>
        </port>
        <port loc="t,167,8,167,9" name="D" direction="in" portIndex="20">
          <const loc="t,167,27,167,31" name="1&apos;h0" dtype_id="3"/>
        </port>
        <port loc="t,168,8,168,12" name="DDLY" direction="in" portIndex="21">
          <varref loc="t,168,27,168,37" name="in_delayed" dtype_id="3"/>
        </port>
        <port loc="t,169,8,169,11" name="OFB" direction="in" portIndex="22">
          <const loc="t,169,27,169,31" name="1&apos;h0" dtype_id="3"/>
        </port>
        <port loc="t,170,8,170,13" name="OCLKB" direction="in" portIndex="23">
          <const loc="t,170,27,170,31" name="1&apos;h0" dtype_id="3"/>
        </port>
        <port loc="t,173,8,173,16" name="SHIFTIN1" direction="in" portIndex="24">
          <const loc="t,173,27,173,31" name="1&apos;h0" dtype_id="3"/>
        </port>
        <port loc="t,174,8,174,16" name="SHIFTIN2" direction="in" portIndex="25">
          <const loc="t,174,27,174,31" name="1&apos;h0" dtype_id="3"/>
        </port>
        <port loc="t,175,8,175,17" name="SHIFTOUT1" direction="out" portIndex="26"/>
        <port loc="t,176,8,176,17" name="SHIFTOUT2" direction="out" portIndex="27"/>
        <port loc="t,178,8,178,9" name="O" direction="out" portIndex="28"/>
      </instance>
      <contassign loc="t,182,21,182,22" dtype_id="8">
        <varref loc="t,56,16,56,26" name="serdes_out" dtype_id="8"/>
        <varref loc="t,182,21,182,22" name="deser_out" dtype_id="8"/>
      </contassign>
    </module>
    <module loc="u,43,8,43,22" name="csi_rx_clk_det" origName="csi_rx_clk_det">
      <var loc="u,44,17,44,26" name="ref_clock" dtype_id="3" dir="input" pinIndex="1" vartype="logic" origName="ref_clock"/>
      <var loc="u,45,17,45,27" name="byte_clock" dtype_id="3" dir="input" pinIndex="2" vartype="logic" origName="byte_clock"/>
      <var loc="u,47,17,47,25" name="reset_in" dtype_id="3" dir="input" pinIndex="3" vartype="logic" origName="reset_in"/>
      <var loc="u,48,17,48,23" name="enable" dtype_id="3" dir="input" pinIndex="4" vartype="logic" origName="enable"/>
      <var loc="u,50,17,50,26" name="reset_out" dtype_id="3" dir="output" pinIndex="5" vartype="logic" origName="reset_out"/>
      <var loc="u,57,16,57,30" name="byte_clk_demet" dtype_id="6" vartype="logic" origName="byte_clk_demet"/>
      <var loc="u,58,16,58,28" name="byte_clk_cnt" dtype_id="7" vartype="logic" origName="byte_clk_cnt"/>
      <var loc="u,59,16,59,29" name="byte_clk_fail" dtype_id="3" vartype="logic" origName="byte_clk_fail"/>
      <always loc="u,61,4,61,13">
        <sentree loc="u,61,14,61,15">
          <senitem loc="u,61,16,61,23" edgeType="POS">
            <varref loc="u,61,24,61,33" name="ref_clock" dtype_id="3"/>
          </senitem>
        </sentree>
        <begin loc="u,61,35,61,40">
          <assigndly loc="u,62,22,62,24" dtype_id="6">
            <concat loc="u,62,43,62,44" dtype_id="6">
              <sel loc="u,62,40,62,41" dtype_id="3">
                <varref loc="u,62,26,62,40" name="byte_clk_demet" dtype_id="6"/>
                <const loc="u,62,41,62,42" name="1&apos;h0" dtype_id="56"/>
                <const loc="u,62,40,62,41" name="32&apos;h1" dtype_id="15"/>
              </sel>
              <varref loc="u,62,45,62,55" name="byte_clock" dtype_id="3"/>
            </concat>
            <varref loc="u,62,7,62,21" name="byte_clk_demet" dtype_id="6"/>
          </assigndly>
          <if loc="u,66,7,66,9">
            <redxor loc="u,66,11,66,12" dtype_id="3">
              <varref loc="u,66,12,66,26" name="byte_clk_demet" dtype_id="6"/>
            </redxor>
            <begin>
              <begin loc="u,66,36,66,41">
                <assigndly loc="u,67,23,67,25" dtype_id="7">
                  <const loc="u,67,26,67,28" name="3&apos;h0" dtype_id="7"/>
                  <varref loc="u,67,10,67,22" name="byte_clk_cnt" dtype_id="7"/>
                </assigndly>
              </begin>
            </begin>
            <begin>
              <if loc="u,69,12,69,14">
                <not loc="u,69,30,69,32" dtype_id="3">
                  <varref loc="u,69,16,69,29" name="byte_clk_fail" dtype_id="3"/>
                </not>
                <begin>
                  <begin loc="u,69,39,69,44">
                    <assigndly loc="u,70,23,70,25" dtype_id="7">
                      <add loc="u,70,42,70,43" dtype_id="7">
                        <const loc="u,70,44,70,48" name="3&apos;h1" dtype_id="7"/>
                        <varref loc="u,70,29,70,41" name="byte_clk_cnt" dtype_id="7"/>
                      </add>
                      <varref loc="u,70,10,70,22" name="byte_clk_cnt" dtype_id="7"/>
                    </assigndly>
                  </begin>
                </begin>
              </if>
            </begin>
          </if>
          <assigndly loc="u,73,21,73,23" dtype_id="3">
            <or loc="u,74,22,74,23" dtype_id="3">
              <varref loc="u,73,24,73,32" name="reset_in" dtype_id="3"/>
              <lte loc="u,74,38,74,40" dtype_id="3">
                <const loc="u,74,41,74,45" name="3&apos;h5" dtype_id="7"/>
                <varref loc="u,74,25,74,37" name="byte_clk_cnt" dtype_id="7"/>
              </lte>
            </or>
            <varref loc="u,73,7,73,20" name="byte_clk_fail" dtype_id="3"/>
          </assigndly>
        </begin>
      </always>
      <var loc="u,81,16,81,23" name="rst_cnt" dtype_id="6" vartype="logic" origName="rst_cnt"/>
      <always loc="u,83,4,83,13">
        <sentree loc="u,83,14,83,15">
          <senitem loc="u,83,16,83,23" edgeType="POS">
            <varref loc="u,83,24,83,37" name="byte_clk_fail" dtype_id="3"/>
          </senitem>
          <senitem loc="u,83,41,83,48" edgeType="POS">
            <varref loc="u,83,49,83,59" name="byte_clock" dtype_id="3"/>
          </senitem>
        </sentree>
        <begin loc="u,83,61,83,66">
          <if loc="u,84,7,84,9">
            <varref loc="u,84,11,84,24" name="byte_clk_fail" dtype_id="3"/>
            <begin>
              <begin loc="u,84,34,84,39">
                <assigndly loc="u,85,18,85,20" dtype_id="6">
                  <const loc="u,85,21,85,23" name="2&apos;h0" dtype_id="6"/>
                  <varref loc="u,85,10,85,17" name="rst_cnt" dtype_id="6"/>
                </assigndly>
              </begin>
            </begin>
            <begin>
              <if loc="u,87,12,87,14">
                <eq loc="u,87,36,87,38" dtype_id="3">
                  <const loc="u,87,39,87,44" name="2&apos;h3" dtype_id="6"/>
                  <concat loc="u,87,23,87,24" dtype_id="6">
                    <varref loc="u,87,17,87,23" name="enable" dtype_id="3"/>
                    <varref loc="u,87,25,87,34" name="reset_out" dtype_id="3"/>
                  </concat>
                </eq>
                <begin>
                  <begin loc="u,87,46,87,51">
                    <assigndly loc="u,88,18,88,20" dtype_id="6">
                      <add loc="u,88,32,88,33" dtype_id="6">
                        <const loc="u,88,34,88,38" name="2&apos;h1" dtype_id="6"/>
                        <varref loc="u,88,24,88,31" name="rst_cnt" dtype_id="6"/>
                      </add>
                      <varref loc="u,88,10,88,17" name="rst_cnt" dtype_id="6"/>
                    </assigndly>
                  </begin>
                </begin>
              </if>
            </begin>
          </if>
        </begin>
      </always>
      <always loc="u,92,4,92,13">
        <sentree loc="u,92,14,92,15">
          <senitem loc="u,92,16,92,23" edgeType="POS">
            <varref loc="u,92,24,92,34" name="byte_clock" dtype_id="3"/>
          </senitem>
        </sentree>
        <begin loc="u,92,36,92,41">
          <assigndly loc="u,93,17,93,19" dtype_id="3">
            <gt loc="u,93,29,93,30" dtype_id="3">
              <const loc="u,93,31,93,35" name="2&apos;h2" dtype_id="6"/>
              <varref loc="u,93,21,93,28" name="rst_cnt" dtype_id="6"/>
            </gt>
            <varref loc="u,93,7,93,16" name="reset_out" dtype_id="3"/>
          </assigndly>
        </begin>
      </always>
    </module>
    <module loc="v,51,8,51,25" name="csi_rx_align_byte" origName="csi_rx_align_byte">
      <var loc="v,52,23,52,28" name="clock" dtype_id="3" dir="input" pinIndex="1" vartype="logic" origName="clock"/>
      <var loc="v,53,23,53,28" name="reset" dtype_id="3" dir="input" pinIndex="2" vartype="logic" origName="reset"/>
      <var loc="v,55,23,55,29" name="enable" dtype_id="3" dir="input" pinIndex="3" vartype="logic" origName="enable"/>
      <var loc="v,56,23,56,31" name="deser_in" dtype_id="8" dir="input" pinIndex="4" vartype="logic" origName="deser_in"/>
      <var loc="v,57,23,57,36" name="wait_for_sync" dtype_id="3" dir="input" pinIndex="5" vartype="logic" origName="wait_for_sync"/>
      <var loc="v,58,23,58,34" name="packet_done" dtype_id="3" dir="input" pinIndex="6" vartype="logic" origName="packet_done"/>
      <var loc="v,60,23,60,31" name="data_out" dtype_id="8" dir="output" pinIndex="7" vartype="logic" origName="data_out"/>
      <var loc="v,61,23,61,31" name="data_vld" dtype_id="3" dir="output" pinIndex="8" vartype="logic" origName="data_vld"/>
      <var loc="v,65,17,65,26" name="curr_byte" dtype_id="8" vartype="logic" origName="curr_byte"/>
      <var loc="v,66,17,66,26" name="last_byte" dtype_id="8" vartype="logic" origName="last_byte"/>
      <var loc="v,67,17,67,29" name="shifted_byte" dtype_id="8" vartype="logic" origName="shifted_byte"/>
      <var loc="v,69,17,69,22" name="found" dtype_id="3" vartype="logic" origName="found"/>
      <var loc="v,70,17,70,23" name="offset" dtype_id="7" vartype="logic" origName="offset"/>
      <var loc="v,71,17,71,26" name="data_offs" dtype_id="7" vartype="logic" origName="data_offs"/>
      <always loc="v,73,4,73,13">
        <sentree loc="v,73,14,73,15">
          <senitem loc="v,73,16,73,23" edgeType="POS">
            <varref loc="v,73,24,73,29" name="clock" dtype_id="3"/>
          </senitem>
        </sentree>
        <begin loc="v,73,38,73,41" name="_ff">
          <if loc="v,74,7,74,9">
            <varref loc="v,74,11,74,17" name="enable" dtype_id="3"/>
            <begin>
              <begin loc="v,74,27,74,32">
                <assigndly loc="v,75,20,75,22" dtype_id="8">
                  <varref loc="v,75,23,75,31" name="deser_in" dtype_id="8"/>
                  <varref loc="v,75,10,75,19" name="curr_byte" dtype_id="8"/>
                </assigndly>
                <assigndly loc="v,76,20,76,22" dtype_id="8">
                  <varref loc="v,76,23,76,32" name="curr_byte" dtype_id="8"/>
                  <varref loc="v,76,10,76,19" name="last_byte" dtype_id="8"/>
                </assigndly>
                <assigndly loc="v,77,20,77,22" dtype_id="8">
                  <varref loc="v,77,23,77,35" name="shifted_byte" dtype_id="8"/>
                  <varref loc="v,77,10,77,18" name="data_out" dtype_id="8"/>
                </assigndly>
              </begin>
            </begin>
          </if>
          <if loc="v,80,7,80,9">
            <varref loc="v,80,11,80,16" name="reset" dtype_id="3"/>
            <begin>
              <begin loc="v,80,26,80,31">
                <assigndly loc="v,81,20,81,22" dtype_id="3">
                  <const loc="v,81,23,81,27" name="1&apos;h0" dtype_id="3"/>
                  <varref loc="v,81,10,81,18" name="data_vld" dtype_id="3"/>
                </assigndly>
                <assigndly loc="v,82,20,82,22" dtype_id="7">
                  <const loc="v,82,23,82,25" name="3&apos;h0" dtype_id="7"/>
                  <varref loc="v,82,10,82,19" name="data_offs" dtype_id="7"/>
                </assigndly>
              </begin>
            </begin>
            <begin>
              <if loc="v,84,12,84,14">
                <varref loc="v,84,16,84,22" name="enable" dtype_id="3"/>
                <begin>
                  <begin loc="v,84,32,84,37">
                    <if loc="v,85,10,85,12">
                      <varref loc="v,85,14,85,25" name="packet_done" dtype_id="3"/>
                      <begin>
                        <begin loc="v,85,35,85,40">
                          <assigndly loc="v,86,23,86,25" dtype_id="3">
                            <varref loc="v,86,26,86,31" name="found" dtype_id="3"/>
                            <varref loc="v,86,13,86,21" name="data_vld" dtype_id="3"/>
                          </assigndly>
                        </begin>
                      </begin>
                      <begin>
                        <if loc="v,88,15,88,17">
                          <eq loc="v,88,52,88,54" dtype_id="3">
                            <const loc="v,88,55,88,61" name="3&apos;h6" dtype_id="7"/>
                            <concat loc="v,88,40,88,41" dtype_id="7">
                              <varref loc="v,88,20,88,33" name="wait_for_sync" dtype_id="3"/>
                              <concat loc="v,88,33,88,34" dtype_id="6">
                                <varref loc="v,88,35,88,40" name="found" dtype_id="3"/>
                                <varref loc="v,88,42,88,50" name="data_vld" dtype_id="3"/>
                              </concat>
                            </concat>
                          </eq>
                          <begin>
                            <begin loc="v,88,63,88,68">
                              <assigndly loc="v,89,23,89,25" dtype_id="3">
                                <const loc="v,89,26,89,30" name="1&apos;h1" dtype_id="3"/>
                                <varref loc="v,89,13,89,21" name="data_vld" dtype_id="3"/>
                              </assigndly>
                              <assigndly loc="v,90,23,90,25" dtype_id="7">
                                <varref loc="v,90,26,90,32" name="offset" dtype_id="7"/>
                                <varref loc="v,90,13,90,22" name="data_offs" dtype_id="7"/>
                              </assigndly>
                            </begin>
                          </begin>
                        </if>
                      </begin>
                    </if>
                  </begin>
                </begin>
              </if>
            </begin>
          </if>
        </begin>
      </always>
      <var loc="v,113,25,113,29" name="SYNC" dtype_id="59" vartype="bit" origName="SYNC" localparam="true">
        <const loc="v,113,32,113,44" name="8&apos;hb8" dtype_id="8"/>
      </var>
      <always loc="v,115,5,115,16">
        <begin loc="v,115,24,115,29" name="_comb">
          <assign loc="v,118,16,118,17" dtype_id="3">
            <const loc="v,118,18,118,22" name="1&apos;h0" dtype_id="3"/>
            <varref loc="v,118,9,118,14" name="found" dtype_id="3"/>
          </assign>
          <assign loc="v,119,16,119,17" dtype_id="7">
            <const loc="v,119,18,119,22" name="3&apos;h0" dtype_id="7"/>
            <varref loc="v,119,9,119,15" name="offset" dtype_id="7"/>
          </assign>
          <if loc="v,128,9,128,11">
            <eq loc="v,128,41,128,43" dtype_id="3">
              <const loc="v,128,44,128,45" name="9&apos;h170" dtype_id="55"/>
              <concat loc="v,128,26,128,27" dtype_id="55">
                <sel loc="v,128,23,128,24" dtype_id="3">
                  <varref loc="v,128,14,128,23" name="curr_byte" dtype_id="8"/>
                  <const loc="v,128,24,128,25" name="3&apos;h0" dtype_id="53"/>
                  <const loc="v,128,23,128,24" name="32&apos;h1" dtype_id="15"/>
                </sel>
                <varref loc="v,128,30,128,39" name="last_byte" dtype_id="8"/>
              </concat>
            </eq>
            <begin>
              <begin loc="v,128,58,128,63">
                <assign loc="v,129,20,129,21" dtype_id="3">
                  <const loc="v,129,22,129,26" name="1&apos;h1" dtype_id="3"/>
                  <varref loc="v,129,13,129,18" name="found" dtype_id="3"/>
                </assign>
                <assign loc="v,130,20,130,21" dtype_id="7">
                  <const loc="v,130,22,130,26" name="3&apos;h0" dtype_id="7"/>
                  <varref loc="v,130,13,130,19" name="offset" dtype_id="7"/>
                </assign>
              </begin>
            </begin>
          </if>
          <if loc="v,132,9,132,11">
            <eq loc="v,132,41,132,43" dtype_id="3">
              <const loc="v,132,44,132,45" name="10&apos;h2e0" dtype_id="23"/>
              <concat loc="v,132,28,132,29" dtype_id="23">
                <sel loc="v,132,23,132,24" dtype_id="6">
                  <varref loc="v,132,14,132,23" name="curr_byte" dtype_id="8"/>
                  <const loc="v,132,26,132,27" name="3&apos;h0" dtype_id="53"/>
                  <const loc="v,132,24,132,25" name="32&apos;h2" dtype_id="15"/>
                </sel>
                <varref loc="v,132,30,132,39" name="last_byte" dtype_id="8"/>
              </concat>
            </eq>
            <begin>
              <begin loc="v,132,58,132,63">
                <assign loc="v,133,20,133,21" dtype_id="3">
                  <const loc="v,133,22,133,26" name="1&apos;h1" dtype_id="3"/>
                  <varref loc="v,133,13,133,18" name="found" dtype_id="3"/>
                </assign>
                <assign loc="v,134,20,134,21" dtype_id="7">
                  <const loc="v,134,22,134,26" name="3&apos;h1" dtype_id="7"/>
                  <varref loc="v,134,13,134,19" name="offset" dtype_id="7"/>
                </assign>
              </begin>
            </begin>
          </if>
          <if loc="v,136,9,136,11">
            <eq loc="v,136,41,136,43" dtype_id="3">
              <const loc="v,136,44,136,45" name="11&apos;h5c0" dtype_id="16"/>
              <concat loc="v,136,28,136,29" dtype_id="16">
                <sel loc="v,136,23,136,24" dtype_id="7">
                  <varref loc="v,136,14,136,23" name="curr_byte" dtype_id="8"/>
                  <const loc="v,136,26,136,27" name="3&apos;h0" dtype_id="53"/>
                  <const loc="v,136,24,136,25" name="32&apos;h3" dtype_id="15"/>
                </sel>
                <varref loc="v,136,30,136,39" name="last_byte" dtype_id="8"/>
              </concat>
            </eq>
            <begin>
              <begin loc="v,136,58,136,63">
                <assign loc="v,137,20,137,21" dtype_id="3">
                  <const loc="v,137,22,137,26" name="1&apos;h1" dtype_id="3"/>
                  <varref loc="v,137,13,137,18" name="found" dtype_id="3"/>
                </assign>
                <assign loc="v,138,20,138,21" dtype_id="7">
                  <const loc="v,138,22,138,26" name="3&apos;h2" dtype_id="7"/>
                  <varref loc="v,138,13,138,19" name="offset" dtype_id="7"/>
                </assign>
              </begin>
            </begin>
          </if>
          <if loc="v,140,9,140,11">
            <eq loc="v,140,41,140,43" dtype_id="3">
              <const loc="v,140,44,140,45" name="12&apos;hb80" dtype_id="60"/>
              <concat loc="v,140,28,140,29" dtype_id="60">
                <sel loc="v,140,23,140,24" dtype_id="14">
                  <varref loc="v,140,14,140,23" name="curr_byte" dtype_id="8"/>
                  <const loc="v,140,26,140,27" name="3&apos;h0" dtype_id="53"/>
                  <const loc="v,140,24,140,25" name="32&apos;h4" dtype_id="15"/>
                </sel>
                <varref loc="v,140,30,140,39" name="last_byte" dtype_id="8"/>
              </concat>
            </eq>
            <begin>
              <begin loc="v,140,58,140,63">
                <assign loc="v,141,20,141,21" dtype_id="3">
                  <const loc="v,141,22,141,26" name="1&apos;h1" dtype_id="3"/>
                  <varref loc="v,141,13,141,18" name="found" dtype_id="3"/>
                </assign>
                <assign loc="v,142,20,142,21" dtype_id="7">
                  <const loc="v,142,22,142,26" name="3&apos;h3" dtype_id="7"/>
                  <varref loc="v,142,13,142,19" name="offset" dtype_id="7"/>
                </assign>
              </begin>
            </begin>
          </if>
          <if loc="v,144,9,144,11">
            <eq loc="v,144,41,144,43" dtype_id="3">
              <const loc="v,144,44,144,45" name="13&apos;h1700" dtype_id="47"/>
              <concat loc="v,144,28,144,29" dtype_id="47">
                <sel loc="v,144,23,144,24" dtype_id="13">
                  <varref loc="v,144,14,144,23" name="curr_byte" dtype_id="8"/>
                  <const loc="v,144,26,144,27" name="3&apos;h0" dtype_id="53"/>
                  <const loc="v,144,24,144,25" name="32&apos;h5" dtype_id="15"/>
                </sel>
                <varref loc="v,144,30,144,39" name="last_byte" dtype_id="8"/>
              </concat>
            </eq>
            <begin>
              <begin loc="v,144,58,144,63">
                <assign loc="v,145,20,145,21" dtype_id="3">
                  <const loc="v,145,22,145,26" name="1&apos;h1" dtype_id="3"/>
                  <varref loc="v,145,13,145,18" name="found" dtype_id="3"/>
                </assign>
                <assign loc="v,146,20,146,21" dtype_id="7">
                  <const loc="v,146,22,146,26" name="3&apos;h4" dtype_id="7"/>
                  <varref loc="v,146,13,146,19" name="offset" dtype_id="7"/>
                </assign>
              </begin>
            </begin>
          </if>
          <if loc="v,148,9,148,11">
            <eq loc="v,148,41,148,43" dtype_id="3">
              <const loc="v,148,44,148,45" name="14&apos;h2e00" dtype_id="46"/>
              <concat loc="v,148,28,148,29" dtype_id="46">
                <sel loc="v,148,23,148,24" dtype_id="12">
                  <varref loc="v,148,14,148,23" name="curr_byte" dtype_id="8"/>
                  <const loc="v,148,26,148,27" name="3&apos;h0" dtype_id="53"/>
                  <const loc="v,148,24,148,25" name="32&apos;h6" dtype_id="15"/>
                </sel>
                <varref loc="v,148,30,148,39" name="last_byte" dtype_id="8"/>
              </concat>
            </eq>
            <begin>
              <begin loc="v,148,58,148,63">
                <assign loc="v,149,20,149,21" dtype_id="3">
                  <const loc="v,149,22,149,26" name="1&apos;h1" dtype_id="3"/>
                  <varref loc="v,149,13,149,18" name="found" dtype_id="3"/>
                </assign>
                <assign loc="v,150,20,150,21" dtype_id="7">
                  <const loc="v,150,22,150,26" name="3&apos;h5" dtype_id="7"/>
                  <varref loc="v,150,13,150,19" name="offset" dtype_id="7"/>
                </assign>
              </begin>
            </begin>
          </if>
          <if loc="v,152,9,152,11">
            <eq loc="v,152,41,152,43" dtype_id="3">
              <const loc="v,152,44,152,45" name="15&apos;h5c00" dtype_id="61"/>
              <concat loc="v,152,28,152,29" dtype_id="61">
                <sel loc="v,152,23,152,24" dtype_id="11">
                  <varref loc="v,152,14,152,23" name="curr_byte" dtype_id="8"/>
                  <const loc="v,152,26,152,27" name="3&apos;h0" dtype_id="53"/>
                  <const loc="v,152,24,152,25" name="32&apos;h7" dtype_id="15"/>
                </sel>
                <varref loc="v,152,30,152,39" name="last_byte" dtype_id="8"/>
              </concat>
            </eq>
            <begin>
              <begin loc="v,152,58,152,63">
                <assign loc="v,153,20,153,21" dtype_id="3">
                  <const loc="v,153,22,153,26" name="1&apos;h1" dtype_id="3"/>
                  <varref loc="v,153,13,153,18" name="found" dtype_id="3"/>
                </assign>
                <assign loc="v,154,20,154,21" dtype_id="7">
                  <const loc="v,154,22,154,26" name="3&apos;h6" dtype_id="7"/>
                  <varref loc="v,154,13,154,19" name="offset" dtype_id="7"/>
                </assign>
              </begin>
            </begin>
          </if>
          <if loc="v,156,9,156,11">
            <eq loc="v,156,28,156,30" dtype_id="3">
              <const loc="v,156,31,156,35" name="8&apos;hb8" dtype_id="59"/>
              <varref loc="v,156,13,156,22" name="curr_byte" dtype_id="8"/>
            </eq>
            <begin>
              <begin loc="v,156,37,156,42">
                <assign loc="v,157,20,157,21" dtype_id="3">
                  <const loc="v,157,22,157,26" name="1&apos;h1" dtype_id="3"/>
                  <varref loc="v,157,13,157,18" name="found" dtype_id="3"/>
                </assign>
                <assign loc="v,158,20,158,21" dtype_id="7">
                  <const loc="v,158,22,158,26" name="3&apos;h7" dtype_id="7"/>
                  <varref loc="v,158,13,158,19" name="offset" dtype_id="7"/>
                </assign>
              </begin>
            </begin>
          </if>
          <case loc="v,162,16,162,20">
            <varref loc="v,162,22,162,31" name="data_offs" dtype_id="7"/>
            <caseitem loc="v,163,19,163,20">
              <const loc="v,163,12,163,16" name="3&apos;h7" dtype_id="7"/>
              <assign loc="v,163,34,163,35" dtype_id="8">
                <varref loc="v,163,37,163,46" name="curr_byte" dtype_id="8"/>
                <varref loc="v,163,21,163,33" name="shifted_byte" dtype_id="8"/>
              </assign>
            </caseitem>
            <caseitem loc="v,164,19,164,20">
              <const loc="v,164,12,164,16" name="3&apos;h6" dtype_id="7"/>
              <assign loc="v,164,34,164,35" dtype_id="8">
                <concat loc="v,164,51,164,52" dtype_id="8">
                  <sel loc="v,164,46,164,47" dtype_id="11">
                    <varref loc="v,164,37,164,46" name="curr_byte" dtype_id="8"/>
                    <const loc="v,164,49,164,50" name="3&apos;h0" dtype_id="53"/>
                    <const loc="v,164,47,164,48" name="32&apos;h7" dtype_id="15"/>
                  </sel>
                  <sel loc="v,164,62,164,63" dtype_id="3">
                    <varref loc="v,164,53,164,62" name="last_byte" dtype_id="8"/>
                    <const loc="v,164,63,164,64" name="3&apos;h7" dtype_id="53"/>
                    <const loc="v,164,62,164,63" name="32&apos;h1" dtype_id="15"/>
                  </sel>
                </concat>
                <varref loc="v,164,21,164,33" name="shifted_byte" dtype_id="8"/>
              </assign>
            </caseitem>
            <caseitem loc="v,165,19,165,20">
              <const loc="v,165,12,165,16" name="3&apos;h5" dtype_id="7"/>
              <assign loc="v,165,34,165,35" dtype_id="8">
                <concat loc="v,165,51,165,52" dtype_id="8">
                  <sel loc="v,165,46,165,47" dtype_id="12">
                    <varref loc="v,165,37,165,46" name="curr_byte" dtype_id="8"/>
                    <const loc="v,165,49,165,50" name="3&apos;h0" dtype_id="53"/>
                    <const loc="v,165,47,165,48" name="32&apos;h6" dtype_id="15"/>
                  </sel>
                  <sel loc="v,165,62,165,63" dtype_id="6">
                    <varref loc="v,165,53,165,62" name="last_byte" dtype_id="8"/>
                    <const loc="v,165,65,165,66" name="3&apos;h6" dtype_id="53"/>
                    <const loc="v,165,63,165,64" name="32&apos;h2" dtype_id="15"/>
                  </sel>
                </concat>
                <varref loc="v,165,21,165,33" name="shifted_byte" dtype_id="8"/>
              </assign>
            </caseitem>
            <caseitem loc="v,166,19,166,20">
              <const loc="v,166,12,166,16" name="3&apos;h4" dtype_id="7"/>
              <assign loc="v,166,34,166,35" dtype_id="8">
                <concat loc="v,166,51,166,52" dtype_id="8">
                  <sel loc="v,166,46,166,47" dtype_id="13">
                    <varref loc="v,166,37,166,46" name="curr_byte" dtype_id="8"/>
                    <const loc="v,166,49,166,50" name="3&apos;h0" dtype_id="53"/>
                    <const loc="v,166,47,166,48" name="32&apos;h5" dtype_id="15"/>
                  </sel>
                  <sel loc="v,166,62,166,63" dtype_id="7">
                    <varref loc="v,166,53,166,62" name="last_byte" dtype_id="8"/>
                    <const loc="v,166,65,166,66" name="3&apos;h5" dtype_id="53"/>
                    <const loc="v,166,63,166,64" name="32&apos;h3" dtype_id="15"/>
                  </sel>
                </concat>
                <varref loc="v,166,21,166,33" name="shifted_byte" dtype_id="8"/>
              </assign>
            </caseitem>
            <caseitem loc="v,167,19,167,20">
              <const loc="v,167,12,167,16" name="3&apos;h3" dtype_id="7"/>
              <assign loc="v,167,34,167,35" dtype_id="8">
                <concat loc="v,167,51,167,52" dtype_id="8">
                  <sel loc="v,167,46,167,47" dtype_id="14">
                    <varref loc="v,167,37,167,46" name="curr_byte" dtype_id="8"/>
                    <const loc="v,167,49,167,50" name="3&apos;h0" dtype_id="53"/>
                    <const loc="v,167,47,167,48" name="32&apos;h4" dtype_id="15"/>
                  </sel>
                  <sel loc="v,167,62,167,63" dtype_id="14">
                    <varref loc="v,167,53,167,62" name="last_byte" dtype_id="8"/>
                    <const loc="v,167,65,167,66" name="3&apos;h4" dtype_id="53"/>
                    <const loc="v,167,63,167,64" name="32&apos;h4" dtype_id="15"/>
                  </sel>
                </concat>
                <varref loc="v,167,21,167,33" name="shifted_byte" dtype_id="8"/>
              </assign>
            </caseitem>
            <caseitem loc="v,168,19,168,20">
              <const loc="v,168,12,168,16" name="3&apos;h2" dtype_id="7"/>
              <assign loc="v,168,34,168,35" dtype_id="8">
                <concat loc="v,168,51,168,52" dtype_id="8">
                  <sel loc="v,168,46,168,47" dtype_id="7">
                    <varref loc="v,168,37,168,46" name="curr_byte" dtype_id="8"/>
                    <const loc="v,168,49,168,50" name="3&apos;h0" dtype_id="53"/>
                    <const loc="v,168,47,168,48" name="32&apos;h3" dtype_id="15"/>
                  </sel>
                  <sel loc="v,168,62,168,63" dtype_id="13">
                    <varref loc="v,168,53,168,62" name="last_byte" dtype_id="8"/>
                    <const loc="v,168,65,168,66" name="3&apos;h3" dtype_id="53"/>
                    <const loc="v,168,63,168,64" name="32&apos;h5" dtype_id="15"/>
                  </sel>
                </concat>
                <varref loc="v,168,21,168,33" name="shifted_byte" dtype_id="8"/>
              </assign>
            </caseitem>
            <caseitem loc="v,169,19,169,20">
              <const loc="v,169,12,169,16" name="3&apos;h1" dtype_id="7"/>
              <assign loc="v,169,34,169,35" dtype_id="8">
                <concat loc="v,169,51,169,52" dtype_id="8">
                  <sel loc="v,169,46,169,47" dtype_id="6">
                    <varref loc="v,169,37,169,46" name="curr_byte" dtype_id="8"/>
                    <const loc="v,169,49,169,50" name="3&apos;h0" dtype_id="53"/>
                    <const loc="v,169,47,169,48" name="32&apos;h2" dtype_id="15"/>
                  </sel>
                  <sel loc="v,169,62,169,63" dtype_id="12">
                    <varref loc="v,169,53,169,62" name="last_byte" dtype_id="8"/>
                    <const loc="v,169,65,169,66" name="3&apos;h2" dtype_id="53"/>
                    <const loc="v,169,63,169,64" name="32&apos;h6" dtype_id="15"/>
                  </sel>
                </concat>
                <varref loc="v,169,21,169,33" name="shifted_byte" dtype_id="8"/>
              </assign>
            </caseitem>
            <caseitem loc="v,170,12,170,19">
              <assign loc="v,170,34,170,35" dtype_id="8">
                <concat loc="v,170,49,170,50" dtype_id="8">
                  <sel loc="v,170,46,170,47" dtype_id="3">
                    <varref loc="v,170,37,170,46" name="curr_byte" dtype_id="8"/>
                    <const loc="v,170,47,170,48" name="3&apos;h0" dtype_id="53"/>
                    <const loc="v,170,46,170,47" name="32&apos;h1" dtype_id="15"/>
                  </sel>
                  <sel loc="v,170,62,170,63" dtype_id="11">
                    <varref loc="v,170,53,170,62" name="last_byte" dtype_id="8"/>
                    <const loc="v,170,65,170,66" name="3&apos;h1" dtype_id="53"/>
                    <const loc="v,170,63,170,64" name="32&apos;h7" dtype_id="15"/>
                  </sel>
                </concat>
                <varref loc="v,170,21,170,33" name="shifted_byte" dtype_id="8"/>
              </assign>
            </caseitem>
          </case>
        </begin>
      </always>
    </module>
    <module loc="w,66,8,66,25" name="csi_rx_align_word" origName="csi_rx_align_word">
      <var loc="w,69,23,69,33" name="byte_clock" dtype_id="3" dir="input" pinIndex="1" vartype="logic" origName="byte_clock"/>
      <var loc="w,70,23,70,28" name="reset" dtype_id="3" dir="input" pinIndex="2" vartype="logic" origName="reset"/>
      <var loc="w,72,23,72,29" name="enable" dtype_id="3" dir="input" pinIndex="3" vartype="logic" origName="enable"/>
      <var loc="w,73,23,73,34" name="packet_done" dtype_id="3" dir="input" pinIndex="4" vartype="logic" origName="packet_done"/>
      <var loc="w,74,23,74,36" name="wait_for_sync" dtype_id="3" dir="input" pinIndex="5" vartype="logic" origName="wait_for_sync"/>
      <var loc="w,75,23,75,30" name="word_in" dtype_id="9" dir="input" pinIndex="6" vartype="lane_data_t" origName="word_in"/>
      <var loc="w,76,23,76,31" name="valid_in" dtype_id="6" dir="input" pinIndex="7" vartype="lane_vld_t" origName="valid_in"/>
      <var loc="w,78,23,78,38" name="packet_done_out" dtype_id="3" dir="output" pinIndex="8" vartype="logic" origName="packet_done_out"/>
      <var loc="w,79,23,79,31" name="word_out" dtype_id="9" dir="output" pinIndex="9" vartype="lane_data_t" origName="word_out"/>
      <var loc="w,80,23,80,32" name="valid_out" dtype_id="3" dir="output" pinIndex="10" vartype="logic" origName="valid_out"/>
      <var loc="w,84,16,84,28" name="word_in_pipe" dtype_id="62" vartype="" origName="word_in_pipe"/>
      <var loc="w,85,16,85,29" name="valid_in_pipe" dtype_id="63" vartype="" origName="valid_in_pipe"/>
      <typedef loc="w,87,34,87,40" name="taps_t" dtype_id="64"/>
      <var loc="w,88,11,88,15" name="taps" dtype_id="64" vartype="taps_t" origName="taps"/>
      <var loc="w,90,11,90,23" name="valid_in_all" dtype_id="3" vartype="logic" origName="valid_in_all"/>
      <always loc="w,94,4,94,13">
        <sentree loc="w,94,14,94,15">
          <senitem loc="w,94,16,94,23" edgeType="POS">
            <varref loc="w,94,24,94,34" name="byte_clock" dtype_id="3"/>
          </senitem>
        </sentree>
        <begin loc="w,94,36,94,41">
          <if loc="w,95,7,95,9">
            <varref loc="w,95,11,95,17" name="enable" dtype_id="3"/>
            <begin>
              <begin loc="w,95,27,95,32">
                <assigndly loc="w,96,27,96,29" dtype_id="9">
                  <varref loc="w,96,30,96,37" name="word_in" dtype_id="9"/>
                  <arraysel loc="w,96,23,96,24" dtype_id="9">
                    <varref loc="w,96,10,96,22" name="word_in_pipe" dtype_id="62"/>
                    <const loc="w,96,24,96,25" name="1&apos;h0" dtype_id="56"/>
                  </arraysel>
                </assigndly>
                <assigndly loc="w,97,27,97,29" dtype_id="6">
                  <varref loc="w,97,30,97,38" name="valid_in" dtype_id="6"/>
                  <arraysel loc="w,97,23,97,24" dtype_id="6">
                    <varref loc="w,97,10,97,23" name="valid_in_pipe" dtype_id="63"/>
                    <const loc="w,97,24,97,25" name="1&apos;h0" dtype_id="56"/>
                  </arraysel>
                </assigndly>
                <assigndly loc="w,99,27,99,29" dtype_id="9">
                  <arraysel loc="w,99,43,99,44" dtype_id="9">
                    <varref loc="w,99,30,99,42" name="word_in_pipe" dtype_id="62"/>
                    <const loc="w,99,44,99,45" name="1&apos;h0" dtype_id="56"/>
                  </arraysel>
                  <arraysel loc="w,99,23,99,24" dtype_id="9">
                    <varref loc="w,99,10,99,22" name="word_in_pipe" dtype_id="62"/>
                    <const loc="w,99,24,99,25" name="1&apos;h1" dtype_id="56"/>
                  </arraysel>
                </assigndly>
                <assigndly loc="w,100,27,100,29" dtype_id="6">
                  <arraysel loc="w,100,43,100,44" dtype_id="6">
                    <varref loc="w,100,30,100,43" name="valid_in_pipe" dtype_id="63"/>
                    <const loc="w,100,44,100,45" name="1&apos;h0" dtype_id="56"/>
                  </arraysel>
                  <arraysel loc="w,100,23,100,24" dtype_id="6">
                    <varref loc="w,100,10,100,23" name="valid_in_pipe" dtype_id="63"/>
                    <const loc="w,100,24,100,25" name="1&apos;h1" dtype_id="56"/>
                  </arraysel>
                </assigndly>
                <begin loc="w,103,10,103,13" name="unnamedblk1">
                  <var loc="w,103,19,103,20" name="i" dtype_id="1" vartype="int" origName="i"/>
                  <assign loc="w,103,20,103,21" dtype_id="1">
                    <const loc="w,103,21,103,22" name="32&apos;sh0" dtype_id="2"/>
                    <varref loc="w,103,19,103,20" name="i" dtype_id="1"/>
                  </assign>
                  <while loc="w,103,10,103,13">
                    <begin>
                    </begin>
                    <begin>
                      <gts loc="w,103,25,103,26" dtype_id="3">
                        <const loc="w,103,26,103,34" name="32&apos;sh2" dtype_id="2"/>
                        <varref loc="w,103,24,103,25" name="i" dtype_id="1"/>
                      </gts>
                    </begin>
                    <begin>
                      <case loc="w,103,48,103,52">
                        <sel loc="w,103,58,103,59" dtype_id="6">
                          <varref loc="w,103,54,103,58" name="taps" dtype_id="64"/>
                          <sel loc="w,103,58,103,59" dtype_id="6">
                            <shiftl loc="w,103,58,103,59" dtype_id="15">
                              <varref loc="w,103,59,103,60" name="i" dtype_id="1"/>
                              <const loc="w,103,58,103,59" name="32&apos;h1" dtype_id="15"/>
                            </shiftl>
                            <const loc="w,103,58,103,59" name="32&apos;h0" dtype_id="15"/>
                            <const loc="w,103,58,103,59" name="32&apos;h2" dtype_id="15"/>
                          </sel>
                          <const loc="w,103,58,103,59" name="32&apos;h2" dtype_id="15"/>
                        </sel>
                        <caseitem loc="w,104,20,104,21">
                          <const loc="w,104,13,104,17" name="2&apos;h2" dtype_id="6"/>
                          <assigndly loc="w,104,34,104,36" dtype_id="8">
                            <sel loc="w,104,52,104,53" dtype_id="8">
                              <arraysel loc="w,104,49,104,50" dtype_id="9">
                                <varref loc="w,104,37,104,49" name="word_in_pipe" dtype_id="62"/>
                                <const loc="w,104,50,104,51" name="1&apos;h1" dtype_id="56"/>
                              </arraysel>
                              <sel loc="w,104,52,104,53" dtype_id="14">
                                <shiftl loc="w,104,52,104,53" dtype_id="15">
                                  <varref loc="w,104,53,104,54" name="i" dtype_id="1"/>
                                  <const loc="w,104,52,104,53" name="32&apos;h3" dtype_id="15"/>
                                </shiftl>
                                <const loc="w,104,52,104,53" name="32&apos;h0" dtype_id="15"/>
                                <const loc="w,104,52,104,53" name="32&apos;h4" dtype_id="15"/>
                              </sel>
                              <const loc="w,104,52,104,53" name="32&apos;h8" dtype_id="15"/>
                            </sel>
                            <sel loc="w,104,30,104,31" dtype_id="8">
                              <varref loc="w,104,22,104,30" name="word_out" dtype_id="9"/>
                              <sel loc="w,104,30,104,31" dtype_id="14">
                                <shiftl loc="w,104,30,104,31" dtype_id="15">
                                  <varref loc="w,104,31,104,32" name="i" dtype_id="1"/>
                                  <const loc="w,104,30,104,31" name="32&apos;h3" dtype_id="15"/>
                                </shiftl>
                                <const loc="w,104,30,104,31" name="32&apos;h0" dtype_id="15"/>
                                <const loc="w,104,30,104,31" name="32&apos;h4" dtype_id="15"/>
                              </sel>
                              <const loc="w,104,30,104,31" name="32&apos;h8" dtype_id="15"/>
                            </sel>
                          </assigndly>
                        </caseitem>
                        <caseitem loc="w,105,20,105,21">
                          <const loc="w,105,13,105,17" name="2&apos;h1" dtype_id="6"/>
                          <assigndly loc="w,105,34,105,36" dtype_id="8">
                            <sel loc="w,105,52,105,53" dtype_id="8">
                              <arraysel loc="w,105,49,105,50" dtype_id="9">
                                <varref loc="w,105,37,105,49" name="word_in_pipe" dtype_id="62"/>
                                <const loc="w,105,50,105,51" name="1&apos;h0" dtype_id="56"/>
                              </arraysel>
                              <sel loc="w,105,52,105,53" dtype_id="14">
                                <shiftl loc="w,105,52,105,53" dtype_id="15">
                                  <varref loc="w,105,53,105,54" name="i" dtype_id="1"/>
                                  <const loc="w,105,52,105,53" name="32&apos;h3" dtype_id="15"/>
                                </shiftl>
                                <const loc="w,105,52,105,53" name="32&apos;h0" dtype_id="15"/>
                                <const loc="w,105,52,105,53" name="32&apos;h4" dtype_id="15"/>
                              </sel>
                              <const loc="w,105,52,105,53" name="32&apos;h8" dtype_id="15"/>
                            </sel>
                            <sel loc="w,105,30,105,31" dtype_id="8">
                              <varref loc="w,105,22,105,30" name="word_out" dtype_id="9"/>
                              <sel loc="w,105,30,105,31" dtype_id="14">
                                <shiftl loc="w,105,30,105,31" dtype_id="15">
                                  <varref loc="w,105,31,105,32" name="i" dtype_id="1"/>
                                  <const loc="w,105,30,105,31" name="32&apos;h3" dtype_id="15"/>
                                </shiftl>
                                <const loc="w,105,30,105,31" name="32&apos;h0" dtype_id="15"/>
                                <const loc="w,105,30,105,31" name="32&apos;h4" dtype_id="15"/>
                              </sel>
                              <const loc="w,105,30,105,31" name="32&apos;h8" dtype_id="15"/>
                            </sel>
                          </assigndly>
                        </caseitem>
                        <caseitem loc="w,106,13,106,20">
                          <assigndly loc="w,106,34,106,36" dtype_id="8">
                            <sel loc="w,106,52,106,53" dtype_id="8">
                              <varref loc="w,106,37,106,44" name="word_in" dtype_id="9"/>
                              <sel loc="w,106,52,106,53" dtype_id="14">
                                <shiftl loc="w,106,52,106,53" dtype_id="15">
                                  <varref loc="w,106,53,106,54" name="i" dtype_id="1"/>
                                  <const loc="w,106,52,106,53" name="32&apos;h3" dtype_id="15"/>
                                </shiftl>
                                <const loc="w,106,52,106,53" name="32&apos;h0" dtype_id="15"/>
                                <const loc="w,106,52,106,53" name="32&apos;h4" dtype_id="15"/>
                              </sel>
                              <const loc="w,106,52,106,53" name="32&apos;h8" dtype_id="15"/>
                            </sel>
                            <sel loc="w,106,30,106,31" dtype_id="8">
                              <varref loc="w,106,22,106,30" name="word_out" dtype_id="9"/>
                              <sel loc="w,106,30,106,31" dtype_id="14">
                                <shiftl loc="w,106,30,106,31" dtype_id="15">
                                  <varref loc="w,106,31,106,32" name="i" dtype_id="1"/>
                                  <const loc="w,106,30,106,31" name="32&apos;h3" dtype_id="15"/>
                                </shiftl>
                                <const loc="w,106,30,106,31" name="32&apos;h0" dtype_id="15"/>
                                <const loc="w,106,30,106,31" name="32&apos;h4" dtype_id="15"/>
                              </sel>
                              <const loc="w,106,30,106,31" name="32&apos;h8" dtype_id="15"/>
                            </sel>
                          </assigndly>
                        </caseitem>
                      </case>
                    </begin>
                    <begin>
                      <assign loc="w,103,37,103,39" dtype_id="1">
                        <add loc="w,103,37,103,39" dtype_id="15">
                          <const loc="w,103,37,103,39" name="32&apos;h1" dtype_id="15"/>
                          <varref loc="w,103,36,103,37" name="i" dtype_id="1"/>
                        </add>
                        <varref loc="w,103,36,103,37" name="i" dtype_id="1"/>
                      </assign>
                    </begin>
                  </while>
                </begin>
              </begin>
            </begin>
          </if>
          <if loc="w,110,7,110,9">
            <varref loc="w,110,11,110,16" name="reset" dtype_id="3"/>
            <begin>
              <begin loc="w,110,26,110,31">
                <assigndly loc="w,111,20,111,22" dtype_id="3">
                  <const loc="w,111,23,111,27" name="1&apos;h0" dtype_id="3"/>
                  <varref loc="w,111,10,111,19" name="valid_out" dtype_id="3"/>
                </assigndly>
                <assigndly loc="w,112,20,112,22" dtype_id="64">
                  <const loc="w,112,23,112,25" name="4&apos;h0" dtype_id="14"/>
                  <varref loc="w,112,10,112,14" name="taps" dtype_id="64"/>
                </assigndly>
              </begin>
            </begin>
            <begin>
              <if loc="w,114,12,114,14">
                <varref loc="w,114,16,114,22" name="enable" dtype_id="3"/>
                <begin>
                  <begin loc="w,114,32,114,37">
                    <if loc="w,115,10,115,12">
                      <varref loc="w,115,14,115,25" name="packet_done" dtype_id="3"/>
                      <begin>
                        <begin loc="w,115,35,115,40">
                          <assigndly loc="w,116,23,116,25" dtype_id="3">
                            <const loc="w,116,26,116,30" name="1&apos;h0" dtype_id="3"/>
                            <varref loc="w,116,13,116,22" name="valid_out" dtype_id="3"/>
                          </assigndly>
                        </begin>
                      </begin>
                      <begin>
                        <if loc="w,118,15,118,17">
                          <eq loc="w,118,60,118,62" dtype_id="3">
                            <const loc="w,118,63,118,69" name="3&apos;h6" dtype_id="7"/>
                            <concat loc="w,118,47,118,48" dtype_id="7">
                              <varref loc="w,118,20,118,33" name="wait_for_sync" dtype_id="3"/>
                              <concat loc="w,118,33,118,34" dtype_id="6">
                                <varref loc="w,118,35,118,47" name="valid_in_all" dtype_id="3"/>
                                <varref loc="w,118,49,118,58" name="valid_out" dtype_id="3"/>
                              </concat>
                            </concat>
                          </eq>
                          <begin>
                            <begin loc="w,118,71,118,76">
                              <assigndly loc="w,119,23,119,25" dtype_id="3">
                                <const loc="w,119,26,119,30" name="1&apos;h1" dtype_id="3"/>
                                <varref loc="w,119,13,119,22" name="valid_out" dtype_id="3"/>
                              </assigndly>
                              <begin loc="w,121,13,121,16" name="unnamedblk2">
                                <var loc="w,121,22,121,23" name="i" dtype_id="1" vartype="int" origName="i"/>
                                <assign loc="w,121,23,121,24" dtype_id="1">
                                  <const loc="w,121,24,121,25" name="32&apos;sh0" dtype_id="2"/>
                                  <varref loc="w,121,22,121,23" name="i" dtype_id="1"/>
                                </assign>
                                <while loc="w,121,13,121,16">
                                  <begin>
                                  </begin>
                                  <begin>
                                    <gts loc="w,121,28,121,29" dtype_id="3">
                                      <const loc="w,121,29,121,37" name="32&apos;sh2" dtype_id="2"/>
                                      <varref loc="w,121,27,121,28" name="i" dtype_id="1"/>
                                    </gts>
                                  </begin>
                                  <begin>
                                    <begin loc="w,121,44,121,49">
                                      <if loc="w,122,16,122,18">
                                        <sel loc="w,122,36,122,37" dtype_id="3">
                                          <arraysel loc="w,122,33,122,34" dtype_id="6">
                                            <varref loc="w,122,20,122,33" name="valid_in_pipe" dtype_id="63"/>
                                            <const loc="w,122,34,122,35" name="1&apos;h1" dtype_id="56"/>
                                          </arraysel>
                                          <sel loc="w,122,37,122,38" dtype_id="56">
                                            <varref loc="w,122,37,122,38" name="i" dtype_id="1"/>
                                            <const loc="w,122,37,122,38" name="32&apos;h0" dtype_id="15"/>
                                            <const loc="w,122,37,122,38" name="32&apos;h1" dtype_id="15"/>
                                          </sel>
                                          <const loc="w,122,36,122,37" name="32&apos;h1" dtype_id="15"/>
                                        </sel>
                                        <begin>
                                          <begin loc="w,122,41,122,46">
                                            <assigndly loc="w,123,27,123,29" dtype_id="6">
                                              <const loc="w,123,30,123,34" name="2&apos;h2" dtype_id="6"/>
                                              <sel loc="w,123,23,123,24" dtype_id="6">
                                                <varref loc="w,123,19,123,23" name="taps" dtype_id="64"/>
                                                <sel loc="w,123,23,123,24" dtype_id="6">
                                                  <shiftl loc="w,123,23,123,24" dtype_id="15">
                                                    <varref loc="w,123,24,123,25" name="i" dtype_id="1"/>
                                                    <const loc="w,123,23,123,24" name="32&apos;h1" dtype_id="15"/>
                                                  </shiftl>
                                                  <const loc="w,123,23,123,24" name="32&apos;h0" dtype_id="15"/>
                                                  <const loc="w,123,23,123,24" name="32&apos;h2" dtype_id="15"/>
                                                </sel>
                                                <const loc="w,123,23,123,24" name="32&apos;h2" dtype_id="15"/>
                                              </sel>
                                            </assigndly>
                                          </begin>
                                        </begin>
                                        <begin>
                                          <if loc="w,125,21,125,23">
                                            <sel loc="w,125,41,125,42" dtype_id="3">
                                              <arraysel loc="w,125,38,125,39" dtype_id="6">
                                                <varref loc="w,125,25,125,38" name="valid_in_pipe" dtype_id="63"/>
                                                <const loc="w,125,39,125,40" name="1&apos;h0" dtype_id="56"/>
                                              </arraysel>
                                              <sel loc="w,125,42,125,43" dtype_id="56">
                                                <varref loc="w,125,42,125,43" name="i" dtype_id="1"/>
                                                <const loc="w,125,42,125,43" name="32&apos;h0" dtype_id="15"/>
                                                <const loc="w,125,42,125,43" name="32&apos;h1" dtype_id="15"/>
                                              </sel>
                                              <const loc="w,125,41,125,42" name="32&apos;h1" dtype_id="15"/>
                                            </sel>
                                            <begin>
                                              <begin loc="w,125,46,125,51">
                                                <assigndly loc="w,126,27,126,29" dtype_id="6">
                                                  <const loc="w,126,30,126,34" name="2&apos;h1" dtype_id="6"/>
                                                  <sel loc="w,126,23,126,24" dtype_id="6">
                                                    <varref loc="w,126,19,126,23" name="taps" dtype_id="64"/>
                                                    <sel loc="w,126,23,126,24" dtype_id="6">
                                                      <shiftl loc="w,126,23,126,24" dtype_id="15">
                                                        <varref loc="w,126,24,126,25" name="i" dtype_id="1"/>
                                                        <const loc="w,126,23,126,24" name="32&apos;h1" dtype_id="15"/>
                                                      </shiftl>
                                                      <const loc="w,126,23,126,24" name="32&apos;h0" dtype_id="15"/>
                                                      <const loc="w,126,23,126,24" name="32&apos;h2" dtype_id="15"/>
                                                    </sel>
                                                    <const loc="w,126,23,126,24" name="32&apos;h2" dtype_id="15"/>
                                                  </sel>
                                                </assigndly>
                                              </begin>
                                            </begin>
                                            <begin>
                                              <begin loc="w,128,21,128,26">
                                                <assigndly loc="w,129,27,129,29" dtype_id="6">
                                                  <const loc="w,129,30,129,34" name="2&apos;h0" dtype_id="6"/>
                                                  <sel loc="w,129,23,129,24" dtype_id="6">
                                                    <varref loc="w,129,19,129,23" name="taps" dtype_id="64"/>
                                                    <sel loc="w,129,23,129,24" dtype_id="6">
                                                      <shiftl loc="w,129,23,129,24" dtype_id="15">
                                                        <varref loc="w,129,24,129,25" name="i" dtype_id="1"/>
                                                        <const loc="w,129,23,129,24" name="32&apos;h1" dtype_id="15"/>
                                                      </shiftl>
                                                      <const loc="w,129,23,129,24" name="32&apos;h0" dtype_id="15"/>
                                                      <const loc="w,129,23,129,24" name="32&apos;h2" dtype_id="15"/>
                                                    </sel>
                                                    <const loc="w,129,23,129,24" name="32&apos;h2" dtype_id="15"/>
                                                  </sel>
                                                </assigndly>
                                              </begin>
                                            </begin>
                                          </if>
                                        </begin>
                                      </if>
                                    </begin>
                                  </begin>
                                  <begin>
                                    <assign loc="w,121,40,121,42" dtype_id="1">
                                      <add loc="w,121,40,121,42" dtype_id="15">
                                        <const loc="w,121,40,121,42" name="32&apos;h1" dtype_id="15"/>
                                        <varref loc="w,121,39,121,40" name="i" dtype_id="1"/>
                                      </add>
                                      <varref loc="w,121,39,121,40" name="i" dtype_id="1"/>
                                    </assign>
                                  </begin>
                                </while>
                              </begin>
                            </begin>
                          </begin>
                        </if>
                      </begin>
                    </if>
                  </begin>
                </begin>
              </if>
            </begin>
          </if>
        </begin>
      </always>
      <var loc="w,137,10,137,22" name="is_triggered" dtype_id="3" vartype="logic" origName="is_triggered"/>
      <always loc="w,139,4,139,15">
        <begin loc="w,139,16,139,21">
          <assign loc="w,142,20,142,21" dtype_id="3">
            <const loc="w,142,22,142,26" name="1&apos;h0" dtype_id="3"/>
            <varref loc="w,142,7,142,19" name="is_triggered" dtype_id="3"/>
          </assign>
          <begin loc="w,143,7,143,10" name="unnamedblk3">
            <var loc="w,143,16,143,17" name="i" dtype_id="1" vartype="int" origName="i"/>
            <assign loc="w,143,17,143,18" dtype_id="1">
              <const loc="w,143,18,143,19" name="32&apos;sh0" dtype_id="2"/>
              <varref loc="w,143,16,143,17" name="i" dtype_id="1"/>
            </assign>
            <while loc="w,143,7,143,10">
              <begin>
              </begin>
              <begin>
                <gts loc="w,143,22,143,23" dtype_id="3">
                  <const loc="w,143,23,143,31" name="32&apos;sh2" dtype_id="2"/>
                  <varref loc="w,143,21,143,22" name="i" dtype_id="1"/>
                </gts>
              </begin>
              <begin>
                <begin loc="w,143,38,143,43">
                  <if loc="w,144,10,144,12">
                    <eq loc="w,146,36,146,38" dtype_id="3">
                      <const loc="w,146,39,146,45" name="3&apos;h7" dtype_id="7"/>
                      <concat loc="w,145,34,145,35" dtype_id="7">
                        <sel loc="w,144,31,144,32" dtype_id="3">
                          <varref loc="w,144,15,144,23" name="valid_in" dtype_id="6"/>
                          <sel loc="w,144,32,144,33" dtype_id="56">
                            <varref loc="w,144,32,144,33" name="i" dtype_id="1"/>
                            <const loc="w,144,32,144,33" name="32&apos;h0" dtype_id="15"/>
                            <const loc="w,144,32,144,33" name="32&apos;h1" dtype_id="15"/>
                          </sel>
                          <const loc="w,144,31,144,32" name="32&apos;h1" dtype_id="15"/>
                        </sel>
                        <concat loc="w,144,34,144,35" dtype_id="6">
                          <sel loc="w,145,31,145,32" dtype_id="3">
                            <arraysel loc="w,145,28,145,29" dtype_id="6">
                              <varref loc="w,145,15,145,28" name="valid_in_pipe" dtype_id="63"/>
                              <const loc="w,145,29,145,30" name="1&apos;h0" dtype_id="56"/>
                            </arraysel>
                            <sel loc="w,145,32,145,33" dtype_id="56">
                              <varref loc="w,145,32,145,33" name="i" dtype_id="1"/>
                              <const loc="w,145,32,145,33" name="32&apos;h0" dtype_id="15"/>
                              <const loc="w,145,32,145,33" name="32&apos;h1" dtype_id="15"/>
                            </sel>
                            <const loc="w,145,31,145,32" name="32&apos;h1" dtype_id="15"/>
                          </sel>
                          <sel loc="w,146,31,146,32" dtype_id="3">
                            <arraysel loc="w,146,28,146,29" dtype_id="6">
                              <varref loc="w,146,15,146,28" name="valid_in_pipe" dtype_id="63"/>
                              <const loc="w,146,29,146,30" name="1&apos;h1" dtype_id="56"/>
                            </arraysel>
                            <sel loc="w,146,32,146,33" dtype_id="56">
                              <varref loc="w,146,32,146,33" name="i" dtype_id="1"/>
                              <const loc="w,146,32,146,33" name="32&apos;h0" dtype_id="15"/>
                              <const loc="w,146,32,146,33" name="32&apos;h1" dtype_id="15"/>
                            </sel>
                            <const loc="w,146,31,146,32" name="32&apos;h1" dtype_id="15"/>
                          </sel>
                        </concat>
                      </concat>
                    </eq>
                    <begin>
                      <begin loc="w,146,47,146,52">
                        <assign loc="w,147,26,147,27" dtype_id="3">
                          <const loc="w,147,28,147,32" name="1&apos;h1" dtype_id="3"/>
                          <varref loc="w,147,13,147,25" name="is_triggered" dtype_id="3"/>
                        </assign>
                      </begin>
                    </begin>
                  </if>
                </begin>
              </begin>
              <begin>
                <assign loc="w,143,34,143,36" dtype_id="1">
                  <add loc="w,143,34,143,36" dtype_id="15">
                    <const loc="w,143,34,143,36" name="32&apos;h1" dtype_id="15"/>
                    <varref loc="w,143,33,143,34" name="i" dtype_id="1"/>
                  </add>
                  <varref loc="w,143,33,143,34" name="i" dtype_id="1"/>
                </assign>
              </begin>
            </while>
          </begin>
          <assign loc="w,152,23,152,24" dtype_id="3">
            <or loc="w,153,23,153,24" dtype_id="3">
              <varref loc="w,152,25,152,36" name="packet_done" dtype_id="3"/>
              <and loc="w,153,40,153,41" dtype_id="3">
                <not loc="w,153,26,153,27" dtype_id="3">
                  <varref loc="w,153,27,153,39" name="valid_in_all" dtype_id="3"/>
                </not>
                <varref loc="w,153,42,153,54" name="is_triggered" dtype_id="3"/>
              </and>
            </or>
            <varref loc="w,152,7,152,22" name="packet_done_out" dtype_id="3"/>
          </assign>
        </begin>
      </always>
      <contassign loc="w,91,24,91,25" dtype_id="3">
        <redand loc="w,91,26,91,27" dtype_id="3">
          <varref loc="w,76,23,76,31" name="valid_in" dtype_id="6"/>
        </redand>
        <varref loc="w,91,24,91,25" name="valid_in_all" dtype_id="3"/>
      </contassign>
    </module>
    <module loc="y,38,8,38,22" name="csi_rx_hdr_ecc" origName="csi_rx_hdr_ecc">
      <var loc="y,39,24,39,28" name="data" dtype_id="20" dir="input" pinIndex="1" vartype="logic" origName="data"/>
      <var loc="y,40,24,40,27" name="ecc" dtype_id="8" dir="output" pinIndex="2" vartype="logic" origName="ecc"/>
      <always loc="y,43,4,43,15">
        <begin loc="y,43,16,43,21">
          <assign loc="y,44,14,44,15" dtype_id="6">
            <const loc="y,44,16,44,20" name="2&apos;h0" dtype_id="6"/>
            <sel loc="y,44,10,44,11" dtype_id="6">
              <varref loc="y,44,7,44,10" name="ecc" dtype_id="8"/>
              <const loc="y,44,10,44,11" name="32&apos;h6" dtype_id="15"/>
              <const loc="y,44,10,44,11" name="32&apos;h2" dtype_id="15"/>
            </sel>
          </assign>
          <assign loc="y,47,14,47,15" dtype_id="3">
            <xor loc="y,49,14,49,15" dtype_id="3">
              <xor loc="y,48,69,48,70" dtype_id="3">
                <xor loc="y,48,58,48,59" dtype_id="3">
                  <xor loc="y,48,47,48,48" dtype_id="3">
                    <xor loc="y,48,36,48,37" dtype_id="3">
                      <xor loc="y,48,25,48,26" dtype_id="3">
                        <xor loc="y,48,14,48,15" dtype_id="3">
                          <xor loc="y,47,69,47,70" dtype_id="3">
                            <xor loc="y,47,58,47,59" dtype_id="3">
                              <xor loc="y,47,47,47,48" dtype_id="3">
                                <xor loc="y,47,36,47,37" dtype_id="3">
                                  <xor loc="y,47,25,47,26" dtype_id="3">
                                    <sel loc="y,47,20,47,21" dtype_id="3">
                                      <varref loc="y,47,16,47,20" name="data" dtype_id="20"/>
                                      <const loc="y,47,21,47,23" name="5&apos;ha" dtype_id="21"/>
                                      <const loc="y,47,20,47,21" name="32&apos;h1" dtype_id="15"/>
                                    </sel>
                                    <sel loc="y,47,31,47,32" dtype_id="3">
                                      <varref loc="y,47,27,47,31" name="data" dtype_id="20"/>
                                      <const loc="y,47,32,47,34" name="5&apos;hb" dtype_id="21"/>
                                      <const loc="y,47,31,47,32" name="32&apos;h1" dtype_id="15"/>
                                    </sel>
                                  </xor>
                                  <sel loc="y,47,42,47,43" dtype_id="3">
                                    <varref loc="y,47,38,47,42" name="data" dtype_id="20"/>
                                    <const loc="y,47,43,47,45" name="5&apos;hc" dtype_id="21"/>
                                    <const loc="y,47,42,47,43" name="32&apos;h1" dtype_id="15"/>
                                  </sel>
                                </xor>
                                <sel loc="y,47,53,47,54" dtype_id="3">
                                  <varref loc="y,47,49,47,53" name="data" dtype_id="20"/>
                                  <const loc="y,47,54,47,56" name="5&apos;hd" dtype_id="21"/>
                                  <const loc="y,47,53,47,54" name="32&apos;h1" dtype_id="15"/>
                                </sel>
                              </xor>
                              <sel loc="y,47,64,47,65" dtype_id="3">
                                <varref loc="y,47,60,47,64" name="data" dtype_id="20"/>
                                <const loc="y,47,65,47,67" name="5&apos;he" dtype_id="21"/>
                                <const loc="y,47,64,47,65" name="32&apos;h1" dtype_id="15"/>
                              </sel>
                            </xor>
                            <sel loc="y,47,75,47,76" dtype_id="3">
                              <varref loc="y,47,71,47,75" name="data" dtype_id="20"/>
                              <const loc="y,47,76,47,78" name="5&apos;hf" dtype_id="21"/>
                              <const loc="y,47,75,47,76" name="32&apos;h1" dtype_id="15"/>
                            </sel>
                          </xor>
                          <sel loc="y,48,20,48,21" dtype_id="3">
                            <varref loc="y,48,16,48,20" name="data" dtype_id="20"/>
                            <const loc="y,48,21,48,23" name="5&apos;h10" dtype_id="21"/>
                            <const loc="y,48,20,48,21" name="32&apos;h1" dtype_id="15"/>
                          </sel>
                        </xor>
                        <sel loc="y,48,31,48,32" dtype_id="3">
                          <varref loc="y,48,27,48,31" name="data" dtype_id="20"/>
                          <const loc="y,48,32,48,34" name="5&apos;h11" dtype_id="21"/>
                          <const loc="y,48,31,48,32" name="32&apos;h1" dtype_id="15"/>
                        </sel>
                      </xor>
                      <sel loc="y,48,42,48,43" dtype_id="3">
                        <varref loc="y,48,38,48,42" name="data" dtype_id="20"/>
                        <const loc="y,48,43,48,45" name="5&apos;h12" dtype_id="21"/>
                        <const loc="y,48,42,48,43" name="32&apos;h1" dtype_id="15"/>
                      </sel>
                    </xor>
                    <sel loc="y,48,53,48,54" dtype_id="3">
                      <varref loc="y,48,49,48,53" name="data" dtype_id="20"/>
                      <const loc="y,48,54,48,56" name="5&apos;h13" dtype_id="21"/>
                      <const loc="y,48,53,48,54" name="32&apos;h1" dtype_id="15"/>
                    </sel>
                  </xor>
                  <sel loc="y,48,64,48,65" dtype_id="3">
                    <varref loc="y,48,60,48,64" name="data" dtype_id="20"/>
                    <const loc="y,48,65,48,67" name="5&apos;h15" dtype_id="21"/>
                    <const loc="y,48,64,48,65" name="32&apos;h1" dtype_id="15"/>
                  </sel>
                </xor>
                <sel loc="y,48,75,48,76" dtype_id="3">
                  <varref loc="y,48,71,48,75" name="data" dtype_id="20"/>
                  <const loc="y,48,76,48,78" name="5&apos;h16" dtype_id="21"/>
                  <const loc="y,48,75,48,76" name="32&apos;h1" dtype_id="15"/>
                </sel>
              </xor>
              <sel loc="y,49,20,49,21" dtype_id="3">
                <varref loc="y,49,16,49,20" name="data" dtype_id="20"/>
                <const loc="y,49,21,49,23" name="5&apos;h17" dtype_id="21"/>
                <const loc="y,49,20,49,21" name="32&apos;h1" dtype_id="15"/>
              </sel>
            </xor>
            <sel loc="y,47,10,47,11" dtype_id="3">
              <varref loc="y,47,7,47,10" name="ecc" dtype_id="8"/>
              <const loc="y,47,11,47,12" name="3&apos;h5" dtype_id="53"/>
              <const loc="y,47,10,47,11" name="32&apos;h1" dtype_id="15"/>
            </sel>
          </assign>
          <assign loc="y,51,14,51,15" dtype_id="3">
            <xor loc="y,53,14,53,15" dtype_id="3">
              <xor loc="y,52,69,52,70" dtype_id="3">
                <xor loc="y,52,58,52,59" dtype_id="3">
                  <xor loc="y,52,47,52,48" dtype_id="3">
                    <xor loc="y,52,36,52,37" dtype_id="3">
                      <xor loc="y,52,25,52,26" dtype_id="3">
                        <xor loc="y,52,14,52,15" dtype_id="3">
                          <xor loc="y,51,69,51,70" dtype_id="3">
                            <xor loc="y,51,58,51,59" dtype_id="3">
                              <xor loc="y,51,47,51,48" dtype_id="3">
                                <xor loc="y,51,36,51,37" dtype_id="3">
                                  <xor loc="y,51,25,51,26" dtype_id="3">
                                    <sel loc="y,51,20,51,21" dtype_id="3">
                                      <varref loc="y,51,16,51,20" name="data" dtype_id="20"/>
                                      <const loc="y,51,21,51,22" name="5&apos;h4" dtype_id="21"/>
                                      <const loc="y,51,20,51,21" name="32&apos;h1" dtype_id="15"/>
                                    </sel>
                                    <sel loc="y,51,31,51,32" dtype_id="3">
                                      <varref loc="y,51,27,51,31" name="data" dtype_id="20"/>
                                      <const loc="y,51,32,51,33" name="5&apos;h5" dtype_id="21"/>
                                      <const loc="y,51,31,51,32" name="32&apos;h1" dtype_id="15"/>
                                    </sel>
                                  </xor>
                                  <sel loc="y,51,42,51,43" dtype_id="3">
                                    <varref loc="y,51,38,51,42" name="data" dtype_id="20"/>
                                    <const loc="y,51,43,51,44" name="5&apos;h6" dtype_id="21"/>
                                    <const loc="y,51,42,51,43" name="32&apos;h1" dtype_id="15"/>
                                  </sel>
                                </xor>
                                <sel loc="y,51,53,51,54" dtype_id="3">
                                  <varref loc="y,51,49,51,53" name="data" dtype_id="20"/>
                                  <const loc="y,51,54,51,55" name="5&apos;h7" dtype_id="21"/>
                                  <const loc="y,51,53,51,54" name="32&apos;h1" dtype_id="15"/>
                                </sel>
                              </xor>
                              <sel loc="y,51,64,51,65" dtype_id="3">
                                <varref loc="y,51,60,51,64" name="data" dtype_id="20"/>
                                <const loc="y,51,65,51,66" name="5&apos;h8" dtype_id="21"/>
                                <const loc="y,51,64,51,65" name="32&apos;h1" dtype_id="15"/>
                              </sel>
                            </xor>
                            <sel loc="y,51,75,51,76" dtype_id="3">
                              <varref loc="y,51,71,51,75" name="data" dtype_id="20"/>
                              <const loc="y,51,76,51,77" name="5&apos;h9" dtype_id="21"/>
                              <const loc="y,51,75,51,76" name="32&apos;h1" dtype_id="15"/>
                            </sel>
                          </xor>
                          <sel loc="y,52,20,52,21" dtype_id="3">
                            <varref loc="y,52,16,52,20" name="data" dtype_id="20"/>
                            <const loc="y,52,21,52,23" name="5&apos;h10" dtype_id="21"/>
                            <const loc="y,52,20,52,21" name="32&apos;h1" dtype_id="15"/>
                          </sel>
                        </xor>
                        <sel loc="y,52,31,52,32" dtype_id="3">
                          <varref loc="y,52,27,52,31" name="data" dtype_id="20"/>
                          <const loc="y,52,32,52,34" name="5&apos;h11" dtype_id="21"/>
                          <const loc="y,52,31,52,32" name="32&apos;h1" dtype_id="15"/>
                        </sel>
                      </xor>
                      <sel loc="y,52,42,52,43" dtype_id="3">
                        <varref loc="y,52,38,52,42" name="data" dtype_id="20"/>
                        <const loc="y,52,43,52,45" name="5&apos;h12" dtype_id="21"/>
                        <const loc="y,52,42,52,43" name="32&apos;h1" dtype_id="15"/>
                      </sel>
                    </xor>
                    <sel loc="y,52,53,52,54" dtype_id="3">
                      <varref loc="y,52,49,52,53" name="data" dtype_id="20"/>
                      <const loc="y,52,54,52,56" name="5&apos;h13" dtype_id="21"/>
                      <const loc="y,52,53,52,54" name="32&apos;h1" dtype_id="15"/>
                    </sel>
                  </xor>
                  <sel loc="y,52,64,52,65" dtype_id="3">
                    <varref loc="y,52,60,52,64" name="data" dtype_id="20"/>
                    <const loc="y,52,65,52,67" name="5&apos;h14" dtype_id="21"/>
                    <const loc="y,52,64,52,65" name="32&apos;h1" dtype_id="15"/>
                  </sel>
                </xor>
                <sel loc="y,52,75,52,76" dtype_id="3">
                  <varref loc="y,52,71,52,75" name="data" dtype_id="20"/>
                  <const loc="y,52,76,52,78" name="5&apos;h16" dtype_id="21"/>
                  <const loc="y,52,75,52,76" name="32&apos;h1" dtype_id="15"/>
                </sel>
              </xor>
              <sel loc="y,53,20,53,21" dtype_id="3">
                <varref loc="y,53,16,53,20" name="data" dtype_id="20"/>
                <const loc="y,53,21,53,23" name="5&apos;h17" dtype_id="21"/>
                <const loc="y,53,20,53,21" name="32&apos;h1" dtype_id="15"/>
              </sel>
            </xor>
            <sel loc="y,51,10,51,11" dtype_id="3">
              <varref loc="y,51,7,51,10" name="ecc" dtype_id="8"/>
              <const loc="y,51,11,51,12" name="3&apos;h4" dtype_id="53"/>
              <const loc="y,51,10,51,11" name="32&apos;h1" dtype_id="15"/>
            </sel>
          </assign>
          <assign loc="y,55,14,55,15" dtype_id="3">
            <xor loc="y,57,14,57,15" dtype_id="3">
              <xor loc="y,56,69,56,70" dtype_id="3">
                <xor loc="y,56,58,56,59" dtype_id="3">
                  <xor loc="y,56,47,56,48" dtype_id="3">
                    <xor loc="y,56,36,56,37" dtype_id="3">
                      <xor loc="y,56,25,56,26" dtype_id="3">
                        <xor loc="y,56,14,56,15" dtype_id="3">
                          <xor loc="y,55,69,55,70" dtype_id="3">
                            <xor loc="y,55,58,55,59" dtype_id="3">
                              <xor loc="y,55,47,55,48" dtype_id="3">
                                <xor loc="y,55,36,55,37" dtype_id="3">
                                  <xor loc="y,55,25,55,26" dtype_id="3">
                                    <sel loc="y,55,20,55,21" dtype_id="3">
                                      <varref loc="y,55,16,55,20" name="data" dtype_id="20"/>
                                      <const loc="y,55,21,55,22" name="5&apos;h1" dtype_id="21"/>
                                      <const loc="y,55,20,55,21" name="32&apos;h1" dtype_id="15"/>
                                    </sel>
                                    <sel loc="y,55,31,55,32" dtype_id="3">
                                      <varref loc="y,55,27,55,31" name="data" dtype_id="20"/>
                                      <const loc="y,55,32,55,33" name="5&apos;h2" dtype_id="21"/>
                                      <const loc="y,55,31,55,32" name="32&apos;h1" dtype_id="15"/>
                                    </sel>
                                  </xor>
                                  <sel loc="y,55,42,55,43" dtype_id="3">
                                    <varref loc="y,55,38,55,42" name="data" dtype_id="20"/>
                                    <const loc="y,55,43,55,44" name="5&apos;h3" dtype_id="21"/>
                                    <const loc="y,55,42,55,43" name="32&apos;h1" dtype_id="15"/>
                                  </sel>
                                </xor>
                                <sel loc="y,55,53,55,54" dtype_id="3">
                                  <varref loc="y,55,49,55,53" name="data" dtype_id="20"/>
                                  <const loc="y,55,54,55,55" name="5&apos;h7" dtype_id="21"/>
                                  <const loc="y,55,53,55,54" name="32&apos;h1" dtype_id="15"/>
                                </sel>
                              </xor>
                              <sel loc="y,55,64,55,65" dtype_id="3">
                                <varref loc="y,55,60,55,64" name="data" dtype_id="20"/>
                                <const loc="y,55,65,55,66" name="5&apos;h8" dtype_id="21"/>
                                <const loc="y,55,64,55,65" name="32&apos;h1" dtype_id="15"/>
                              </sel>
                            </xor>
                            <sel loc="y,55,75,55,76" dtype_id="3">
                              <varref loc="y,55,71,55,75" name="data" dtype_id="20"/>
                              <const loc="y,55,76,55,77" name="5&apos;h9" dtype_id="21"/>
                              <const loc="y,55,75,55,76" name="32&apos;h1" dtype_id="15"/>
                            </sel>
                          </xor>
                          <sel loc="y,56,20,56,21" dtype_id="3">
                            <varref loc="y,56,16,56,20" name="data" dtype_id="20"/>
                            <const loc="y,56,21,56,23" name="5&apos;hd" dtype_id="21"/>
                            <const loc="y,56,20,56,21" name="32&apos;h1" dtype_id="15"/>
                          </sel>
                        </xor>
                        <sel loc="y,56,31,56,32" dtype_id="3">
                          <varref loc="y,56,27,56,31" name="data" dtype_id="20"/>
                          <const loc="y,56,32,56,34" name="5&apos;he" dtype_id="21"/>
                          <const loc="y,56,31,56,32" name="32&apos;h1" dtype_id="15"/>
                        </sel>
                      </xor>
                      <sel loc="y,56,42,56,43" dtype_id="3">
                        <varref loc="y,56,38,56,42" name="data" dtype_id="20"/>
                        <const loc="y,56,43,56,45" name="5&apos;hf" dtype_id="21"/>
                        <const loc="y,56,42,56,43" name="32&apos;h1" dtype_id="15"/>
                      </sel>
                    </xor>
                    <sel loc="y,56,53,56,54" dtype_id="3">
                      <varref loc="y,56,49,56,53" name="data" dtype_id="20"/>
                      <const loc="y,56,54,56,56" name="5&apos;h13" dtype_id="21"/>
                      <const loc="y,56,53,56,54" name="32&apos;h1" dtype_id="15"/>
                    </sel>
                  </xor>
                  <sel loc="y,56,64,56,65" dtype_id="3">
                    <varref loc="y,56,60,56,64" name="data" dtype_id="20"/>
                    <const loc="y,56,65,56,67" name="5&apos;h14" dtype_id="21"/>
                    <const loc="y,56,64,56,65" name="32&apos;h1" dtype_id="15"/>
                  </sel>
                </xor>
                <sel loc="y,56,75,56,76" dtype_id="3">
                  <varref loc="y,56,71,56,75" name="data" dtype_id="20"/>
                  <const loc="y,56,76,56,78" name="5&apos;h15" dtype_id="21"/>
                  <const loc="y,56,75,56,76" name="32&apos;h1" dtype_id="15"/>
                </sel>
              </xor>
              <sel loc="y,57,20,57,21" dtype_id="3">
                <varref loc="y,57,16,57,20" name="data" dtype_id="20"/>
                <const loc="y,57,21,57,23" name="5&apos;h17" dtype_id="21"/>
                <const loc="y,57,20,57,21" name="32&apos;h1" dtype_id="15"/>
              </sel>
            </xor>
            <sel loc="y,55,10,55,11" dtype_id="3">
              <varref loc="y,55,7,55,10" name="ecc" dtype_id="8"/>
              <const loc="y,55,11,55,12" name="3&apos;h3" dtype_id="53"/>
              <const loc="y,55,10,55,11" name="32&apos;h1" dtype_id="15"/>
            </sel>
          </assign>
          <assign loc="y,59,14,59,15" dtype_id="3">
            <xor loc="y,61,14,61,15" dtype_id="3">
              <xor loc="y,60,69,60,70" dtype_id="3">
                <xor loc="y,60,58,60,59" dtype_id="3">
                  <xor loc="y,60,47,60,48" dtype_id="3">
                    <xor loc="y,60,36,60,37" dtype_id="3">
                      <xor loc="y,60,25,60,26" dtype_id="3">
                        <xor loc="y,60,14,60,15" dtype_id="3">
                          <xor loc="y,59,69,59,70" dtype_id="3">
                            <xor loc="y,59,58,59,59" dtype_id="3">
                              <xor loc="y,59,47,59,48" dtype_id="3">
                                <xor loc="y,59,36,59,37" dtype_id="3">
                                  <xor loc="y,59,25,59,26" dtype_id="3">
                                    <sel loc="y,59,20,59,21" dtype_id="3">
                                      <varref loc="y,59,16,59,20" name="data" dtype_id="20"/>
                                      <const loc="y,59,21,59,22" name="5&apos;h0" dtype_id="21"/>
                                      <const loc="y,59,20,59,21" name="32&apos;h1" dtype_id="15"/>
                                    </sel>
                                    <sel loc="y,59,31,59,32" dtype_id="3">
                                      <varref loc="y,59,27,59,31" name="data" dtype_id="20"/>
                                      <const loc="y,59,32,59,33" name="5&apos;h2" dtype_id="21"/>
                                      <const loc="y,59,31,59,32" name="32&apos;h1" dtype_id="15"/>
                                    </sel>
                                  </xor>
                                  <sel loc="y,59,42,59,43" dtype_id="3">
                                    <varref loc="y,59,38,59,42" name="data" dtype_id="20"/>
                                    <const loc="y,59,43,59,44" name="5&apos;h3" dtype_id="21"/>
                                    <const loc="y,59,42,59,43" name="32&apos;h1" dtype_id="15"/>
                                  </sel>
                                </xor>
                                <sel loc="y,59,53,59,54" dtype_id="3">
                                  <varref loc="y,59,49,59,53" name="data" dtype_id="20"/>
                                  <const loc="y,59,54,59,55" name="5&apos;h5" dtype_id="21"/>
                                  <const loc="y,59,53,59,54" name="32&apos;h1" dtype_id="15"/>
                                </sel>
                              </xor>
                              <sel loc="y,59,64,59,65" dtype_id="3">
                                <varref loc="y,59,60,59,64" name="data" dtype_id="20"/>
                                <const loc="y,59,65,59,66" name="5&apos;h6" dtype_id="21"/>
                                <const loc="y,59,64,59,65" name="32&apos;h1" dtype_id="15"/>
                              </sel>
                            </xor>
                            <sel loc="y,59,75,59,76" dtype_id="3">
                              <varref loc="y,59,71,59,75" name="data" dtype_id="20"/>
                              <const loc="y,59,76,59,77" name="5&apos;h9" dtype_id="21"/>
                              <const loc="y,59,75,59,76" name="32&apos;h1" dtype_id="15"/>
                            </sel>
                          </xor>
                          <sel loc="y,60,20,60,21" dtype_id="3">
                            <varref loc="y,60,16,60,20" name="data" dtype_id="20"/>
                            <const loc="y,60,21,60,23" name="5&apos;hb" dtype_id="21"/>
                            <const loc="y,60,20,60,21" name="32&apos;h1" dtype_id="15"/>
                          </sel>
                        </xor>
                        <sel loc="y,60,31,60,32" dtype_id="3">
                          <varref loc="y,60,27,60,31" name="data" dtype_id="20"/>
                          <const loc="y,60,32,60,34" name="5&apos;hc" dtype_id="21"/>
                          <const loc="y,60,31,60,32" name="32&apos;h1" dtype_id="15"/>
                        </sel>
                      </xor>
                      <sel loc="y,60,42,60,43" dtype_id="3">
                        <varref loc="y,60,38,60,42" name="data" dtype_id="20"/>
                        <const loc="y,60,43,60,45" name="5&apos;hf" dtype_id="21"/>
                        <const loc="y,60,42,60,43" name="32&apos;h1" dtype_id="15"/>
                      </sel>
                    </xor>
                    <sel loc="y,60,53,60,54" dtype_id="3">
                      <varref loc="y,60,49,60,53" name="data" dtype_id="20"/>
                      <const loc="y,60,54,60,56" name="5&apos;h12" dtype_id="21"/>
                      <const loc="y,60,53,60,54" name="32&apos;h1" dtype_id="15"/>
                    </sel>
                  </xor>
                  <sel loc="y,60,64,60,65" dtype_id="3">
                    <varref loc="y,60,60,60,64" name="data" dtype_id="20"/>
                    <const loc="y,60,65,60,67" name="5&apos;h14" dtype_id="21"/>
                    <const loc="y,60,64,60,65" name="32&apos;h1" dtype_id="15"/>
                  </sel>
                </xor>
                <sel loc="y,60,75,60,76" dtype_id="3">
                  <varref loc="y,60,71,60,75" name="data" dtype_id="20"/>
                  <const loc="y,60,76,60,78" name="5&apos;h15" dtype_id="21"/>
                  <const loc="y,60,75,60,76" name="32&apos;h1" dtype_id="15"/>
                </sel>
              </xor>
              <sel loc="y,61,20,61,21" dtype_id="3">
                <varref loc="y,61,16,61,20" name="data" dtype_id="20"/>
                <const loc="y,61,21,61,23" name="5&apos;h16" dtype_id="21"/>
                <const loc="y,61,20,61,21" name="32&apos;h1" dtype_id="15"/>
              </sel>
            </xor>
            <sel loc="y,59,10,59,11" dtype_id="3">
              <varref loc="y,59,7,59,10" name="ecc" dtype_id="8"/>
              <const loc="y,59,11,59,12" name="3&apos;h2" dtype_id="53"/>
              <const loc="y,59,10,59,11" name="32&apos;h1" dtype_id="15"/>
            </sel>
          </assign>
          <assign loc="y,63,14,63,15" dtype_id="3">
            <xor loc="y,65,25,65,26" dtype_id="3">
              <xor loc="y,65,14,65,15" dtype_id="3">
                <xor loc="y,64,69,64,70" dtype_id="3">
                  <xor loc="y,64,58,64,59" dtype_id="3">
                    <xor loc="y,64,47,64,48" dtype_id="3">
                      <xor loc="y,64,36,64,37" dtype_id="3">
                        <xor loc="y,64,25,64,26" dtype_id="3">
                          <xor loc="y,64,14,64,15" dtype_id="3">
                            <xor loc="y,63,69,63,70" dtype_id="3">
                              <xor loc="y,63,58,63,59" dtype_id="3">
                                <xor loc="y,63,47,63,48" dtype_id="3">
                                  <xor loc="y,63,36,63,37" dtype_id="3">
                                    <xor loc="y,63,25,63,26" dtype_id="3">
                                      <sel loc="y,63,20,63,21" dtype_id="3">
                                        <varref loc="y,63,16,63,20" name="data" dtype_id="20"/>
                                        <const loc="y,63,21,63,22" name="5&apos;h0" dtype_id="21"/>
                                        <const loc="y,63,20,63,21" name="32&apos;h1" dtype_id="15"/>
                                      </sel>
                                      <sel loc="y,63,31,63,32" dtype_id="3">
                                        <varref loc="y,63,27,63,31" name="data" dtype_id="20"/>
                                        <const loc="y,63,32,63,33" name="5&apos;h1" dtype_id="21"/>
                                        <const loc="y,63,31,63,32" name="32&apos;h1" dtype_id="15"/>
                                      </sel>
                                    </xor>
                                    <sel loc="y,63,42,63,43" dtype_id="3">
                                      <varref loc="y,63,38,63,42" name="data" dtype_id="20"/>
                                      <const loc="y,63,43,63,44" name="5&apos;h3" dtype_id="21"/>
                                      <const loc="y,63,42,63,43" name="32&apos;h1" dtype_id="15"/>
                                    </sel>
                                  </xor>
                                  <sel loc="y,63,53,63,54" dtype_id="3">
                                    <varref loc="y,63,49,63,53" name="data" dtype_id="20"/>
                                    <const loc="y,63,54,63,55" name="5&apos;h4" dtype_id="21"/>
                                    <const loc="y,63,53,63,54" name="32&apos;h1" dtype_id="15"/>
                                  </sel>
                                </xor>
                                <sel loc="y,63,64,63,65" dtype_id="3">
                                  <varref loc="y,63,60,63,64" name="data" dtype_id="20"/>
                                  <const loc="y,63,65,63,66" name="5&apos;h6" dtype_id="21"/>
                                  <const loc="y,63,64,63,65" name="32&apos;h1" dtype_id="15"/>
                                </sel>
                              </xor>
                              <sel loc="y,63,75,63,76" dtype_id="3">
                                <varref loc="y,63,71,63,75" name="data" dtype_id="20"/>
                                <const loc="y,63,76,63,77" name="5&apos;h8" dtype_id="21"/>
                                <const loc="y,63,75,63,76" name="32&apos;h1" dtype_id="15"/>
                              </sel>
                            </xor>
                            <sel loc="y,64,20,64,21" dtype_id="3">
                              <varref loc="y,64,16,64,20" name="data" dtype_id="20"/>
                              <const loc="y,64,21,64,23" name="5&apos;ha" dtype_id="21"/>
                              <const loc="y,64,20,64,21" name="32&apos;h1" dtype_id="15"/>
                            </sel>
                          </xor>
                          <sel loc="y,64,31,64,32" dtype_id="3">
                            <varref loc="y,64,27,64,31" name="data" dtype_id="20"/>
                            <const loc="y,64,32,64,34" name="5&apos;hc" dtype_id="21"/>
                            <const loc="y,64,31,64,32" name="32&apos;h1" dtype_id="15"/>
                          </sel>
                        </xor>
                        <sel loc="y,64,42,64,43" dtype_id="3">
                          <varref loc="y,64,38,64,42" name="data" dtype_id="20"/>
                          <const loc="y,64,43,64,45" name="5&apos;he" dtype_id="21"/>
                          <const loc="y,64,42,64,43" name="32&apos;h1" dtype_id="15"/>
                        </sel>
                      </xor>
                      <sel loc="y,64,53,64,54" dtype_id="3">
                        <varref loc="y,64,49,64,53" name="data" dtype_id="20"/>
                        <const loc="y,64,54,64,56" name="5&apos;h11" dtype_id="21"/>
                        <const loc="y,64,53,64,54" name="32&apos;h1" dtype_id="15"/>
                      </sel>
                    </xor>
                    <sel loc="y,64,64,64,65" dtype_id="3">
                      <varref loc="y,64,60,64,64" name="data" dtype_id="20"/>
                      <const loc="y,64,65,64,67" name="5&apos;h14" dtype_id="21"/>
                      <const loc="y,64,64,64,65" name="32&apos;h1" dtype_id="15"/>
                    </sel>
                  </xor>
                  <sel loc="y,64,75,64,76" dtype_id="3">
                    <varref loc="y,64,71,64,75" name="data" dtype_id="20"/>
                    <const loc="y,64,76,64,78" name="5&apos;h15" dtype_id="21"/>
                    <const loc="y,64,75,64,76" name="32&apos;h1" dtype_id="15"/>
                  </sel>
                </xor>
                <sel loc="y,65,20,65,21" dtype_id="3">
                  <varref loc="y,65,16,65,20" name="data" dtype_id="20"/>
                  <const loc="y,65,21,65,23" name="5&apos;h16" dtype_id="21"/>
                  <const loc="y,65,20,65,21" name="32&apos;h1" dtype_id="15"/>
                </sel>
              </xor>
              <sel loc="y,65,31,65,32" dtype_id="3">
                <varref loc="y,65,27,65,31" name="data" dtype_id="20"/>
                <const loc="y,65,32,65,34" name="5&apos;h17" dtype_id="21"/>
                <const loc="y,65,31,65,32" name="32&apos;h1" dtype_id="15"/>
              </sel>
            </xor>
            <sel loc="y,63,10,63,11" dtype_id="3">
              <varref loc="y,63,7,63,10" name="ecc" dtype_id="8"/>
              <const loc="y,63,11,63,12" name="3&apos;h1" dtype_id="53"/>
              <const loc="y,63,10,63,11" name="32&apos;h1" dtype_id="15"/>
            </sel>
          </assign>
          <assign loc="y,67,14,67,15" dtype_id="3">
            <xor loc="y,69,25,69,26" dtype_id="3">
              <xor loc="y,69,14,69,15" dtype_id="3">
                <xor loc="y,68,69,68,70" dtype_id="3">
                  <xor loc="y,68,58,68,59" dtype_id="3">
                    <xor loc="y,68,47,68,48" dtype_id="3">
                      <xor loc="y,68,36,68,37" dtype_id="3">
                        <xor loc="y,68,25,68,26" dtype_id="3">
                          <xor loc="y,68,14,68,15" dtype_id="3">
                            <xor loc="y,67,69,67,70" dtype_id="3">
                              <xor loc="y,67,58,67,59" dtype_id="3">
                                <xor loc="y,67,47,67,48" dtype_id="3">
                                  <xor loc="y,67,36,67,37" dtype_id="3">
                                    <xor loc="y,67,25,67,26" dtype_id="3">
                                      <sel loc="y,67,20,67,21" dtype_id="3">
                                        <varref loc="y,67,16,67,20" name="data" dtype_id="20"/>
                                        <const loc="y,67,21,67,22" name="5&apos;h0" dtype_id="21"/>
                                        <const loc="y,67,20,67,21" name="32&apos;h1" dtype_id="15"/>
                                      </sel>
                                      <sel loc="y,67,31,67,32" dtype_id="3">
                                        <varref loc="y,67,27,67,31" name="data" dtype_id="20"/>
                                        <const loc="y,67,32,67,33" name="5&apos;h1" dtype_id="21"/>
                                        <const loc="y,67,31,67,32" name="32&apos;h1" dtype_id="15"/>
                                      </sel>
                                    </xor>
                                    <sel loc="y,67,42,67,43" dtype_id="3">
                                      <varref loc="y,67,38,67,42" name="data" dtype_id="20"/>
                                      <const loc="y,67,43,67,44" name="5&apos;h2" dtype_id="21"/>
                                      <const loc="y,67,42,67,43" name="32&apos;h1" dtype_id="15"/>
                                    </sel>
                                  </xor>
                                  <sel loc="y,67,53,67,54" dtype_id="3">
                                    <varref loc="y,67,49,67,53" name="data" dtype_id="20"/>
                                    <const loc="y,67,54,67,55" name="5&apos;h4" dtype_id="21"/>
                                    <const loc="y,67,53,67,54" name="32&apos;h1" dtype_id="15"/>
                                  </sel>
                                </xor>
                                <sel loc="y,67,64,67,65" dtype_id="3">
                                  <varref loc="y,67,60,67,64" name="data" dtype_id="20"/>
                                  <const loc="y,67,65,67,66" name="5&apos;h5" dtype_id="21"/>
                                  <const loc="y,67,64,67,65" name="32&apos;h1" dtype_id="15"/>
                                </sel>
                              </xor>
                              <sel loc="y,67,75,67,76" dtype_id="3">
                                <varref loc="y,67,71,67,75" name="data" dtype_id="20"/>
                                <const loc="y,67,76,67,77" name="5&apos;h7" dtype_id="21"/>
                                <const loc="y,67,75,67,76" name="32&apos;h1" dtype_id="15"/>
                              </sel>
                            </xor>
                            <sel loc="y,68,20,68,21" dtype_id="3">
                              <varref loc="y,68,16,68,20" name="data" dtype_id="20"/>
                              <const loc="y,68,21,68,23" name="5&apos;ha" dtype_id="21"/>
                              <const loc="y,68,20,68,21" name="32&apos;h1" dtype_id="15"/>
                            </sel>
                          </xor>
                          <sel loc="y,68,31,68,32" dtype_id="3">
                            <varref loc="y,68,27,68,31" name="data" dtype_id="20"/>
                            <const loc="y,68,32,68,34" name="5&apos;hb" dtype_id="21"/>
                            <const loc="y,68,31,68,32" name="32&apos;h1" dtype_id="15"/>
                          </sel>
                        </xor>
                        <sel loc="y,68,42,68,43" dtype_id="3">
                          <varref loc="y,68,38,68,42" name="data" dtype_id="20"/>
                          <const loc="y,68,43,68,45" name="5&apos;hd" dtype_id="21"/>
                          <const loc="y,68,42,68,43" name="32&apos;h1" dtype_id="15"/>
                        </sel>
                      </xor>
                      <sel loc="y,68,53,68,54" dtype_id="3">
                        <varref loc="y,68,49,68,53" name="data" dtype_id="20"/>
                        <const loc="y,68,54,68,56" name="5&apos;h10" dtype_id="21"/>
                        <const loc="y,68,53,68,54" name="32&apos;h1" dtype_id="15"/>
                      </sel>
                    </xor>
                    <sel loc="y,68,64,68,65" dtype_id="3">
                      <varref loc="y,68,60,68,64" name="data" dtype_id="20"/>
                      <const loc="y,68,65,68,67" name="5&apos;h14" dtype_id="21"/>
                      <const loc="y,68,64,68,65" name="32&apos;h1" dtype_id="15"/>
                    </sel>
                  </xor>
                  <sel loc="y,68,75,68,76" dtype_id="3">
                    <varref loc="y,68,71,68,75" name="data" dtype_id="20"/>
                    <const loc="y,68,76,68,78" name="5&apos;h15" dtype_id="21"/>
                    <const loc="y,68,75,68,76" name="32&apos;h1" dtype_id="15"/>
                  </sel>
                </xor>
                <sel loc="y,69,20,69,21" dtype_id="3">
                  <varref loc="y,69,16,69,20" name="data" dtype_id="20"/>
                  <const loc="y,69,21,69,23" name="5&apos;h16" dtype_id="21"/>
                  <const loc="y,69,20,69,21" name="32&apos;h1" dtype_id="15"/>
                </sel>
              </xor>
              <sel loc="y,69,31,69,32" dtype_id="3">
                <varref loc="y,69,27,69,31" name="data" dtype_id="20"/>
                <const loc="y,69,32,69,34" name="5&apos;h17" dtype_id="21"/>
                <const loc="y,69,31,69,32" name="32&apos;h1" dtype_id="15"/>
              </sel>
            </xor>
            <sel loc="y,67,10,67,11" dtype_id="3">
              <varref loc="y,67,7,67,10" name="ecc" dtype_id="8"/>
              <const loc="y,67,11,67,12" name="3&apos;h0" dtype_id="53"/>
              <const loc="y,67,10,67,11" name="32&apos;h1" dtype_id="15"/>
            </sel>
          </assign>
        </begin>
      </always>
    </module>
    <module loc="t,40,8,40,22" name="csi_rx_phy_dat__Iz5" origName="csi_rx_phy_dat">
      <var loc="t,41,23,41,29" name="INVERT" dtype_id="57" vartype="logic" origName="INVERT" param="true">
        <const loc="z,98,33,98,34" name="1&apos;h1" dtype_id="3"/>
      </var>
      <var loc="t,42,23,42,28" name="DELAY" dtype_id="58" vartype="bit" origName="DELAY" param="true">
        <const loc="z,99,33,99,34" name="5&apos;h3" dtype_id="13"/>
      </var>
      <var loc="t,44,23,44,32" name="bit_clock" dtype_id="3" dir="input" pinIndex="1" vartype="logic" origName="bit_clock"/>
      <var loc="t,45,23,45,33" name="byte_clock" dtype_id="3" dir="input" pinIndex="2" vartype="logic" origName="byte_clock"/>
      <var loc="t,47,23,47,28" name="reset" dtype_id="3" dir="input" pinIndex="3" vartype="logic" origName="reset"/>
      <var loc="t,48,23,48,29" name="enable" dtype_id="3" dir="input" pinIndex="4" vartype="logic" origName="enable"/>
      <var loc="t,50,23,50,30" name="dphy_hs" dtype_id="6" dir="input" pinIndex="5" vartype="logic" origName="dphy_hs"/>
      <var loc="t,51,23,51,32" name="deser_out" dtype_id="8" dir="output" pinIndex="6" vartype="logic" origName="deser_out"/>
      <var loc="t,54,16,54,21" name="in_se" dtype_id="3" vartype="logic" origName="in_se"/>
      <var loc="t,55,16,55,26" name="in_delayed" dtype_id="3" vartype="logic" origName="in_delayed"/>
      <var loc="t,56,16,56,26" name="serdes_out" dtype_id="8" vartype="logic" origName="serdes_out"/>
      <instance loc="t,64,4,64,10" name="u_ibuf" defName="IBUFDS__D54525545_IDz6" origName="u_ibuf">
        <port loc="t,65,8,65,9" name="I" direction="in" portIndex="1">
          <sel loc="t,65,20,65,21" dtype_id="3">
            <varref loc="t,65,13,65,20" name="dphy_hs" dtype_id="6"/>
            <const loc="t,65,21,65,22" name="1&apos;h1" dtype_id="56"/>
            <const loc="t,65,20,65,21" name="32&apos;h1" dtype_id="15"/>
          </sel>
        </port>
        <port loc="t,66,8,66,10" name="IB" direction="in" portIndex="2">
          <sel loc="t,66,20,66,21" dtype_id="3">
            <varref loc="t,66,13,66,20" name="dphy_hs" dtype_id="6"/>
            <const loc="t,66,21,66,22" name="1&apos;h0" dtype_id="56"/>
            <const loc="t,66,20,66,21" name="32&apos;h1" dtype_id="15"/>
          </sel>
        </port>
        <port loc="t,68,8,68,9" name="O" direction="out" portIndex="3">
          <varref loc="t,68,13,68,18" name="in_se" dtype_id="3"/>
        </port>
      </instance>
      <instance loc="t,84,4,84,13" name="u_indelay" defName="IDELAYE2__pi2" origName="u_indelay">
        <port loc="t,85,8,85,15" name="DATAOUT" direction="out" portIndex="1">
          <varref loc="t,85,21,85,31" name="in_delayed" dtype_id="3"/>
        </port>
        <port loc="t,86,8,86,14" name="DATAIN" direction="in" portIndex="2">
          <const loc="t,86,21,86,25" name="1&apos;h0" dtype_id="3"/>
        </port>
        <port loc="t,87,8,87,9" name="C" direction="in" portIndex="3">
          <varref loc="t,87,21,87,31" name="byte_clock" dtype_id="3"/>
        </port>
        <port loc="t,88,8,88,10" name="CE" direction="in" portIndex="4">
          <const loc="t,88,21,88,25" name="1&apos;h0" dtype_id="3"/>
        </port>
        <port loc="t,89,8,89,11" name="INC" direction="in" portIndex="5">
          <const loc="t,89,21,89,25" name="1&apos;h0" dtype_id="3"/>
        </port>
        <port loc="t,90,8,90,15" name="IDATAIN" direction="in" portIndex="6">
          <varref loc="t,90,21,90,26" name="in_se" dtype_id="3"/>
        </port>
        <port loc="t,91,8,91,18" name="CNTVALUEIN" direction="in" portIndex="7">
          <const loc="t,91,24,91,29" name="5&apos;h3" dtype_id="58"/>
        </port>
        <port loc="t,92,8,92,19" name="CNTVALUEOUT" direction="out" portIndex="8"/>
        <port loc="t,93,8,93,16" name="CINVCTRL" direction="in" portIndex="9">
          <const loc="t,93,21,93,25" name="1&apos;h0" dtype_id="3"/>
        </port>
        <port loc="t,94,8,94,10" name="LD" direction="in" portIndex="10">
          <const loc="t,94,21,94,25" name="1&apos;h1" dtype_id="3"/>
        </port>
        <port loc="t,95,8,95,16" name="LDPIPEEN" direction="in" portIndex="11">
          <const loc="t,95,21,95,25" name="1&apos;h0" dtype_id="3"/>
        </port>
        <port loc="t,96,8,96,14" name="REGRST" direction="in" portIndex="12">
          <const loc="t,96,21,96,25" name="1&apos;h0" dtype_id="3"/>
        </port>
      </instance>
      <var loc="t,101,10,101,16" name="sreset" dtype_id="3" vartype="logic" origName="sreset"/>
      <always loc="t,103,4,103,13">
        <sentree loc="t,103,14,103,15">
          <senitem loc="t,103,16,103,23" edgeType="POS">
            <varref loc="t,103,24,103,34" name="byte_clock" dtype_id="3"/>
          </senitem>
        </sentree>
        <begin loc="t,103,36,103,41">
          <assigndly loc="t,104,14,104,16" dtype_id="3">
            <varref loc="t,104,17,104,22" name="reset" dtype_id="3"/>
            <varref loc="t,104,7,104,13" name="sreset" dtype_id="3"/>
          </assigndly>
        </begin>
      </always>
      <instance loc="t,133,4,133,10" name="ideser" defName="ISERDESE2__DB8_IEz9_IFz10_N1" origName="ideser">
        <port loc="t,134,8,134,11" name="RST" direction="in" portIndex="1">
          <varref loc="t,134,27,134,33" name="sreset" dtype_id="3"/>
        </port>
        <port loc="t,139,8,139,10" name="Q1" direction="out" portIndex="2">
          <sel loc="t,139,37,139,38" dtype_id="3">
            <varref loc="t,139,27,139,37" name="serdes_out" dtype_id="8"/>
            <const loc="t,139,38,139,39" name="3&apos;h7" dtype_id="53"/>
            <const loc="t,139,37,139,38" name="32&apos;h1" dtype_id="15"/>
          </sel>
        </port>
        <port loc="t,140,8,140,10" name="Q2" direction="out" portIndex="3">
          <sel loc="t,140,37,140,38" dtype_id="3">
            <varref loc="t,140,27,140,37" name="serdes_out" dtype_id="8"/>
            <const loc="t,140,38,140,39" name="3&apos;h6" dtype_id="53"/>
            <const loc="t,140,37,140,38" name="32&apos;h1" dtype_id="15"/>
          </sel>
        </port>
        <port loc="t,141,8,141,10" name="Q3" direction="out" portIndex="4">
          <sel loc="t,141,37,141,38" dtype_id="3">
            <varref loc="t,141,27,141,37" name="serdes_out" dtype_id="8"/>
            <const loc="t,141,38,141,39" name="3&apos;h5" dtype_id="53"/>
            <const loc="t,141,37,141,38" name="32&apos;h1" dtype_id="15"/>
          </sel>
        </port>
        <port loc="t,142,8,142,10" name="Q4" direction="out" portIndex="5">
          <sel loc="t,142,37,142,38" dtype_id="3">
            <varref loc="t,142,27,142,37" name="serdes_out" dtype_id="8"/>
            <const loc="t,142,38,142,39" name="3&apos;h4" dtype_id="53"/>
            <const loc="t,142,37,142,38" name="32&apos;h1" dtype_id="15"/>
          </sel>
        </port>
        <port loc="t,143,8,143,10" name="Q5" direction="out" portIndex="6">
          <sel loc="t,143,37,143,38" dtype_id="3">
            <varref loc="t,143,27,143,37" name="serdes_out" dtype_id="8"/>
            <const loc="t,143,38,143,39" name="3&apos;h3" dtype_id="53"/>
            <const loc="t,143,37,143,38" name="32&apos;h1" dtype_id="15"/>
          </sel>
        </port>
        <port loc="t,144,8,144,10" name="Q6" direction="out" portIndex="7">
          <sel loc="t,144,37,144,38" dtype_id="3">
            <varref loc="t,144,27,144,37" name="serdes_out" dtype_id="8"/>
            <const loc="t,144,38,144,39" name="3&apos;h2" dtype_id="53"/>
            <const loc="t,144,37,144,38" name="32&apos;h1" dtype_id="15"/>
          </sel>
        </port>
        <port loc="t,145,8,145,10" name="Q7" direction="out" portIndex="8">
          <sel loc="t,145,37,145,38" dtype_id="3">
            <varref loc="t,145,27,145,37" name="serdes_out" dtype_id="8"/>
            <const loc="t,145,38,145,39" name="3&apos;h1" dtype_id="53"/>
            <const loc="t,145,37,145,38" name="32&apos;h1" dtype_id="15"/>
          </sel>
        </port>
        <port loc="t,146,8,146,10" name="Q8" direction="out" portIndex="9">
          <sel loc="t,146,37,146,38" dtype_id="3">
            <varref loc="t,146,27,146,37" name="serdes_out" dtype_id="8"/>
            <const loc="t,146,38,146,39" name="3&apos;h0" dtype_id="53"/>
            <const loc="t,146,37,146,38" name="32&apos;h1" dtype_id="15"/>
          </sel>
        </port>
        <port loc="t,148,8,148,15" name="BITSLIP" direction="in" portIndex="10">
          <const loc="t,148,27,148,31" name="1&apos;h0" dtype_id="3"/>
        </port>
        <port loc="t,151,8,151,11" name="CE1" direction="in" portIndex="11">
          <const loc="t,151,27,151,31" name="1&apos;h1" dtype_id="3"/>
        </port>
        <port loc="t,152,8,152,11" name="CE2" direction="in" portIndex="12">
          <const loc="t,152,27,152,31" name="1&apos;h1" dtype_id="3"/>
        </port>
        <port loc="t,153,8,153,15" name="CLKDIVP" direction="in" portIndex="13">
          <const loc="t,153,27,153,31" name="1&apos;h0" dtype_id="3"/>
        </port>
        <port loc="t,156,8,156,11" name="CLK" direction="in" portIndex="14">
          <varref loc="t,156,28,156,37" name="bit_clock" dtype_id="3"/>
        </port>
        <port loc="t,157,8,157,12" name="CLKB" direction="in" portIndex="15">
          <not loc="t,157,27,157,28" dtype_id="3">
            <varref loc="t,157,28,157,37" name="bit_clock" dtype_id="3"/>
          </not>
        </port>
        <port loc="t,158,8,158,14" name="CLKDIV" direction="in" portIndex="16">
          <varref loc="t,158,27,158,37" name="byte_clock" dtype_id="3"/>
        </port>
        <port loc="t,159,8,159,12" name="OCLK" direction="in" portIndex="17">
          <const loc="t,159,27,159,31" name="1&apos;h0" dtype_id="3"/>
        </port>
        <port loc="t,163,8,163,20" name="DYNCLKDIVSEL" direction="in" portIndex="18">
          <const loc="t,163,27,163,31" name="1&apos;h0" dtype_id="3"/>
        </port>
        <port loc="t,164,8,164,17" name="DYNCLKSEL" direction="in" portIndex="19">
          <const loc="t,164,27,164,31" name="1&apos;h0" dtype_id="3"/>
        </port>
        <port loc="t,167,8,167,9" name="D" direction="in" portIndex="20">
          <const loc="t,167,27,167,31" name="1&apos;h0" dtype_id="3"/>
        </port>
        <port loc="t,168,8,168,12" name="DDLY" direction="in" portIndex="21">
          <varref loc="t,168,27,168,37" name="in_delayed" dtype_id="3"/>
        </port>
        <port loc="t,169,8,169,11" name="OFB" direction="in" portIndex="22">
          <const loc="t,169,27,169,31" name="1&apos;h0" dtype_id="3"/>
        </port>
        <port loc="t,170,8,170,13" name="OCLKB" direction="in" portIndex="23">
          <const loc="t,170,27,170,31" name="1&apos;h0" dtype_id="3"/>
        </port>
        <port loc="t,173,8,173,16" name="SHIFTIN1" direction="in" portIndex="24">
          <const loc="t,173,27,173,31" name="1&apos;h0" dtype_id="3"/>
        </port>
        <port loc="t,174,8,174,16" name="SHIFTIN2" direction="in" portIndex="25">
          <const loc="t,174,27,174,31" name="1&apos;h0" dtype_id="3"/>
        </port>
        <port loc="t,175,8,175,17" name="SHIFTOUT1" direction="out" portIndex="26"/>
        <port loc="t,176,8,176,17" name="SHIFTOUT2" direction="out" portIndex="27"/>
        <port loc="t,178,8,178,9" name="O" direction="out" portIndex="28"/>
      </instance>
      <contassign loc="t,182,21,182,22" dtype_id="8">
        <not loc="t,182,42,182,43" dtype_id="8">
          <varref loc="t,56,16,56,26" name="serdes_out" dtype_id="8"/>
        </not>
        <varref loc="t,182,21,182,22" name="deser_out" dtype_id="8"/>
      </contassign>
    </module>
    <module loc="k,68,8,68,13" name="afifo__D18_Ad" origName="afifo">
      <var loc="k,74,15,74,21" name="i_wclk" dtype_id="3" dir="input" pinIndex="1" vartype="logic" origName="i_wclk"/>
      <var loc="k,74,23,74,31" name="i_wrst_n" dtype_id="3" dir="input" pinIndex="2" vartype="logic" origName="i_wrst_n"/>
      <var loc="k,74,33,74,37" name="i_wr" dtype_id="3" dir="input" pinIndex="3" vartype="logic" origName="i_wr"/>
      <var loc="k,75,22,75,29" name="i_wdata" dtype_id="20" dir="input" pinIndex="4" vartype="logic" origName="i_wdata"/>
      <var loc="k,76,15,76,22" name="o_wfull" dtype_id="3" dir="output" pinIndex="5" vartype="logic" origName="o_wfull"/>
      <var loc="k,77,15,77,21" name="i_rclk" dtype_id="3" dir="input" pinIndex="6" vartype="logic" origName="i_rclk"/>
      <var loc="k,77,23,77,31" name="i_rrst_n" dtype_id="3" dir="input" pinIndex="7" vartype="logic" origName="i_rrst_n"/>
      <var loc="k,77,33,77,37" name="i_rd" dtype_id="3" dir="input" pinIndex="8" vartype="logic" origName="i_rd"/>
      <var loc="k,78,23,78,30" name="o_rdata" dtype_id="20" dir="output" pinIndex="9" vartype="logic" origName="o_rdata"/>
      <var loc="k,79,15,79,23" name="o_rempty" dtype_id="3" dir="output" pinIndex="10" vartype="logic" origName="o_rempty"/>
      <var loc="k,81,26,81,33" name="o_waddr" dtype_id="46" dir="output" pinIndex="11" vartype="logic" origName="o_waddr"/>
      <var loc="k,81,35,81,42" name="o_raddr" dtype_id="46" dir="output" pinIndex="12" vartype="logic" origName="o_raddr"/>
      <var loc="k,70,12,70,17" name="DSIZE" dtype_id="2" vartype="logic" origName="DSIZE" param="true">
        <const loc="l,50,19,50,21" name="32&apos;sh18" dtype_id="2"/>
      </var>
      <var loc="k,71,4,71,9" name="ASIZE" dtype_id="2" vartype="logic" origName="ASIZE" param="true">
        <const loc="l,50,31,50,33" name="32&apos;hd" dtype_id="2"/>
      </var>
      <var loc="k,72,13,72,15" name="DW" dtype_id="2" vartype="logic" origName="DW" localparam="true">
        <const loc="k,72,18,72,23" name="32&apos;sh18" dtype_id="2"/>
      </var>
      <var loc="k,73,4,73,6" name="AW" dtype_id="2" vartype="logic" origName="AW" localparam="true">
        <const loc="k,73,9,73,14" name="32&apos;hd" dtype_id="2"/>
      </var>
      <var loc="k,83,16,83,21" name="waddr" dtype_id="47" vartype="logic" origName="waddr"/>
      <var loc="k,85,14,85,19" name="wgray" dtype_id="46" vartype="logic" origName="wgray"/>
      <var loc="k,85,21,85,25" name="wbin" dtype_id="46" vartype="logic" origName="wbin"/>
      <var loc="k,85,27,85,36" name="wq2_rgray" dtype_id="46" vartype="logic" origName="wq2_rgray"/>
      <var loc="k,85,38,85,47" name="wq1_rgray" dtype_id="46" vartype="logic" origName="wq1_rgray"/>
      <var loc="k,86,5,86,10" name="rgray" dtype_id="46" vartype="logic" origName="rgray"/>
      <var loc="k,86,12,86,16" name="rbin" dtype_id="46" vartype="logic" origName="rbin"/>
      <var loc="k,86,18,86,27" name="rq2_wgray" dtype_id="46" vartype="logic" origName="rq2_wgray"/>
      <var loc="k,86,29,86,38" name="rq1_wgray" dtype_id="46" vartype="logic" origName="rq1_wgray"/>
      <var loc="k,88,15,88,24" name="wgraynext" dtype_id="46" vartype="logic" origName="wgraynext"/>
      <var loc="k,88,26,88,34" name="wbinnext" dtype_id="46" vartype="logic" origName="wbinnext"/>
      <var loc="k,89,15,89,24" name="rgraynext" dtype_id="46" vartype="logic" origName="rgraynext"/>
      <var loc="k,89,26,89,34" name="rbinnext" dtype_id="46" vartype="logic" origName="rbinnext"/>
      <var loc="k,91,15,91,18" name="mem" dtype_id="65" vartype="" origName="mem"/>
      <initial loc="k,105,2,105,9">
        <assign loc="k,105,36,105,37" dtype_id="46">
          <const loc="k,105,21,105,22" name="14&apos;h0" dtype_id="46"/>
          <varref loc="k,105,12,105,21" name="wq2_rgray" dtype_id="46"/>
        </assign>
        <assign loc="k,105,36,105,37" dtype_id="46">
          <const loc="k,105,21,105,22" name="14&apos;h0" dtype_id="46"/>
          <varref loc="k,105,24,105,33" name="wq1_rgray" dtype_id="46"/>
        </assign>
      </initial>
      <always loc="k,106,2,106,8">
        <sentree loc="k,106,9,106,10">
          <senitem loc="k,106,11,106,18" edgeType="POS">
            <varref loc="k,106,19,106,25" name="i_wclk" dtype_id="3"/>
          </senitem>
        </sentree>
        <if loc="k,107,2,107,4">
          <varref loc="k,107,7,107,15" name="i_wrst_n" dtype_id="3"/>
          <begin>
            <assigndly loc="k,110,28,110,30" dtype_id="46">
              <varref loc="k,110,33,110,42" name="wq1_rgray" dtype_id="46"/>
              <varref loc="k,110,5,110,14" name="wq2_rgray" dtype_id="46"/>
            </assigndly>
            <assigndly loc="k,110,28,110,30" dtype_id="46">
              <varref loc="k,110,44,110,49" name="rgray" dtype_id="46"/>
              <varref loc="k,110,16,110,25" name="wq1_rgray" dtype_id="46"/>
            </assigndly>
          </begin>
          <begin>
            <assigndly loc="k,108,28,108,30" dtype_id="46">
              <const loc="k,108,14,108,15" name="14&apos;h0" dtype_id="46"/>
              <varref loc="k,108,5,108,14" name="wq2_rgray" dtype_id="46"/>
            </assigndly>
            <assigndly loc="k,108,28,108,30" dtype_id="46">
              <const loc="k,108,14,108,15" name="14&apos;h0" dtype_id="46"/>
              <varref loc="k,108,16,108,25" name="wq1_rgray" dtype_id="46"/>
            </assigndly>
          </begin>
        </if>
      </always>
      <initial loc="k,122,2,122,9">
        <assign loc="k,122,26,122,27" dtype_id="46">
          <const loc="k,122,16,122,17" name="14&apos;h0" dtype_id="46"/>
          <varref loc="k,122,12,122,16" name="wbin" dtype_id="46"/>
        </assign>
        <assign loc="k,122,26,122,27" dtype_id="46">
          <const loc="k,122,16,122,17" name="14&apos;h0" dtype_id="46"/>
          <varref loc="k,122,18,122,23" name="wgray" dtype_id="46"/>
        </assign>
      </initial>
      <always loc="k,123,2,123,8">
        <sentree loc="k,123,9,123,10">
          <senitem loc="k,123,11,123,18" edgeType="POS">
            <varref loc="k,123,19,123,25" name="i_wclk" dtype_id="3"/>
          </senitem>
        </sentree>
        <if loc="k,124,2,124,4">
          <varref loc="k,124,7,124,15" name="i_wrst_n" dtype_id="3"/>
          <begin>
            <assigndly loc="k,127,19,127,21" dtype_id="46">
              <varref loc="k,127,24,127,32" name="wbinnext" dtype_id="46"/>
              <varref loc="k,127,5,127,9" name="wbin" dtype_id="46"/>
            </assigndly>
            <assigndly loc="k,127,19,127,21" dtype_id="46">
              <varref loc="k,127,34,127,43" name="wgraynext" dtype_id="46"/>
              <varref loc="k,127,11,127,16" name="wgray" dtype_id="46"/>
            </assigndly>
          </begin>
          <begin>
            <assigndly loc="k,125,19,125,21" dtype_id="46">
              <const loc="k,125,9,125,10" name="14&apos;h0" dtype_id="46"/>
              <varref loc="k,125,5,125,9" name="wbin" dtype_id="46"/>
            </assigndly>
            <assigndly loc="k,125,19,125,21" dtype_id="46">
              <const loc="k,125,9,125,10" name="14&apos;h0" dtype_id="46"/>
              <varref loc="k,125,11,125,16" name="wgray" dtype_id="46"/>
            </assigndly>
          </begin>
        </if>
      </always>
      <always loc="k,146,2,146,8">
        <sentree loc="k,146,9,146,10">
          <senitem loc="k,146,11,146,18" edgeType="POS">
            <varref loc="k,146,19,146,25" name="i_wclk" dtype_id="3"/>
          </senitem>
        </sentree>
        <if loc="k,147,2,147,4">
          <and loc="k,147,12,147,14" dtype_id="3">
            <varref loc="k,147,7,147,11" name="i_wr" dtype_id="3"/>
            <not loc="k,147,15,147,16" dtype_id="3">
              <varref loc="k,147,16,147,23" name="o_wfull" dtype_id="3"/>
            </not>
          </and>
          <begin>
            <assigndly loc="k,148,14,148,16" dtype_id="20">
              <varref loc="k,148,17,148,24" name="i_wdata" dtype_id="20"/>
              <arraysel loc="k,148,6,148,7" dtype_id="20">
                <varref loc="k,148,3,148,6" name="mem" dtype_id="65"/>
                <varref loc="k,148,7,148,12" name="waddr" dtype_id="47"/>
              </arraysel>
            </assigndly>
          </begin>
        </if>
      </always>
      <initial loc="k,167,2,167,9">
        <assign loc="k,167,36,167,37" dtype_id="46">
          <const loc="k,167,21,167,22" name="14&apos;h0" dtype_id="46"/>
          <varref loc="k,167,12,167,21" name="rq2_wgray" dtype_id="46"/>
        </assign>
        <assign loc="k,167,36,167,37" dtype_id="46">
          <const loc="k,167,21,167,22" name="14&apos;h0" dtype_id="46"/>
          <varref loc="k,167,24,167,33" name="rq1_wgray" dtype_id="46"/>
        </assign>
      </initial>
      <always loc="k,168,2,168,8">
        <sentree loc="k,168,9,168,10">
          <senitem loc="k,168,11,168,18" edgeType="POS">
            <varref loc="k,168,19,168,25" name="i_rclk" dtype_id="3"/>
          </senitem>
        </sentree>
        <if loc="k,169,2,169,4">
          <varref loc="k,169,7,169,15" name="i_rrst_n" dtype_id="3"/>
          <begin>
            <assigndly loc="k,172,28,172,30" dtype_id="46">
              <varref loc="k,172,33,172,42" name="rq1_wgray" dtype_id="46"/>
              <varref loc="k,172,5,172,14" name="rq2_wgray" dtype_id="46"/>
            </assigndly>
            <assigndly loc="k,172,28,172,30" dtype_id="46">
              <varref loc="k,172,44,172,49" name="wgray" dtype_id="46"/>
              <varref loc="k,172,16,172,25" name="rq1_wgray" dtype_id="46"/>
            </assigndly>
          </begin>
          <begin>
            <assigndly loc="k,170,28,170,30" dtype_id="46">
              <const loc="k,170,14,170,15" name="14&apos;h0" dtype_id="46"/>
              <varref loc="k,170,5,170,14" name="rq2_wgray" dtype_id="46"/>
            </assigndly>
            <assigndly loc="k,170,28,170,30" dtype_id="46">
              <const loc="k,170,14,170,15" name="14&apos;h0" dtype_id="46"/>
              <varref loc="k,170,16,170,25" name="rq1_wgray" dtype_id="46"/>
            </assigndly>
          </begin>
        </if>
      </always>
      <initial loc="k,183,2,183,9">
        <assign loc="k,183,26,183,27" dtype_id="46">
          <const loc="k,183,16,183,17" name="14&apos;h0" dtype_id="46"/>
          <varref loc="k,183,12,183,16" name="rbin" dtype_id="46"/>
        </assign>
        <assign loc="k,183,26,183,27" dtype_id="46">
          <const loc="k,183,16,183,17" name="14&apos;h0" dtype_id="46"/>
          <varref loc="k,183,18,183,23" name="rgray" dtype_id="46"/>
        </assign>
      </initial>
      <always loc="k,184,2,184,8">
        <sentree loc="k,184,9,184,10">
          <senitem loc="k,184,11,184,18" edgeType="POS">
            <varref loc="k,184,19,184,25" name="i_rclk" dtype_id="3"/>
          </senitem>
        </sentree>
        <if loc="k,185,2,185,4">
          <varref loc="k,185,7,185,15" name="i_rrst_n" dtype_id="3"/>
          <begin>
            <assigndly loc="k,188,19,188,21" dtype_id="46">
              <varref loc="k,188,24,188,32" name="rbinnext" dtype_id="46"/>
              <varref loc="k,188,5,188,9" name="rbin" dtype_id="46"/>
            </assigndly>
            <assigndly loc="k,188,19,188,21" dtype_id="46">
              <varref loc="k,188,34,188,43" name="rgraynext" dtype_id="46"/>
              <varref loc="k,188,11,188,16" name="rgray" dtype_id="46"/>
            </assigndly>
          </begin>
          <begin>
            <assigndly loc="k,186,19,186,21" dtype_id="46">
              <const loc="k,186,9,186,10" name="14&apos;h0" dtype_id="46"/>
              <varref loc="k,186,5,186,9" name="rbin" dtype_id="46"/>
            </assigndly>
            <assigndly loc="k,186,19,186,21" dtype_id="46">
              <const loc="k,186,9,186,10" name="14&apos;h0" dtype_id="46"/>
              <varref loc="k,186,11,186,16" name="rgray" dtype_id="46"/>
            </assigndly>
          </begin>
        </if>
      </always>
      <contassign loc="k,136,22,136,23" dtype_id="3">
        <eq loc="k,130,29,130,31" dtype_id="3">
          <varref loc="k,85,14,85,19" name="wgray" dtype_id="46"/>
          <concat loc="k,130,53,130,54" dtype_id="46">
            <not loc="k,130,34,130,35" dtype_id="6">
              <sel loc="k,130,44,130,45" dtype_id="6">
                <varref loc="k,85,27,85,36" name="wq2_rgray" dtype_id="46"/>
                <const loc="k,130,44,130,45" name="32&apos;hc" dtype_id="15"/>
                <const loc="k,130,44,130,45" name="32&apos;h2" dtype_id="15"/>
              </sel>
            </not>
            <sel loc="k,131,14,131,15" dtype_id="60">
              <varref loc="k,85,27,85,36" name="wq2_rgray" dtype_id="46"/>
              <const loc="k,131,14,131,15" name="32&apos;h0" dtype_id="15"/>
              <const loc="k,131,14,131,15" name="32&apos;hc" dtype_id="15"/>
            </sel>
          </concat>
        </eq>
        <varref loc="k,136,22,136,23" name="o_wfull" dtype_id="3"/>
      </contassign>
      <contassign loc="k,149,17,149,18" dtype_id="46">
        <varref loc="k,85,21,85,25" name="wbin" dtype_id="46"/>
        <varref loc="k,149,17,149,18" name="o_waddr" dtype_id="46"/>
      </contassign>
      <contassign loc="k,115,19,115,20" dtype_id="46">
        <add loc="k,115,26,115,27" dtype_id="46">
          <varref loc="k,85,21,85,25" name="wbin" dtype_id="46"/>
          <extend loc="k,115,42,115,43" dtype_id="46" width="14" widthminv="1">
            <and loc="k,115,52,115,54" dtype_id="3">
              <not loc="k,115,56,115,57" dtype_id="3">
                <varref loc="k,76,15,76,22" name="o_wfull" dtype_id="3"/>
              </not>
              <varref loc="k,74,33,74,37" name="i_wr" dtype_id="3"/>
            </and>
          </extend>
        </add>
        <varref loc="k,115,19,115,20" name="wbinnext" dtype_id="46"/>
      </contassign>
      <contassign loc="k,116,19,116,20" dtype_id="46">
        <xor loc="k,116,37,116,38" dtype_id="46">
          <shiftr loc="k,116,31,116,33" dtype_id="46">
            <varref loc="k,88,26,88,34" name="wbinnext" dtype_id="46"/>
            <const loc="k,116,34,116,35" name="32&apos;sh1" dtype_id="2"/>
          </shiftr>
          <varref loc="k,88,26,88,34" name="wbinnext" dtype_id="46"/>
        </xor>
        <varref loc="k,116,19,116,20" name="wgraynext" dtype_id="46"/>
      </contassign>
      <contassign loc="k,118,15,118,16" dtype_id="47">
        <sel loc="k,118,21,118,22" dtype_id="47">
          <varref loc="k,85,21,85,25" name="wbin" dtype_id="46"/>
          <const loc="k,118,21,118,22" name="32&apos;h0" dtype_id="15"/>
          <const loc="k,118,21,118,22" name="32&apos;hd" dtype_id="15"/>
        </sel>
        <varref loc="k,118,15,118,16" name="waddr" dtype_id="47"/>
      </contassign>
      <contassign loc="k,209,17,209,18" dtype_id="20">
        <arraysel loc="k,209,22,209,23" dtype_id="20">
          <varref loc="k,91,15,91,18" name="mem" dtype_id="65"/>
          <sel loc="k,191,21,191,22" dtype_id="47">
            <varref loc="k,86,12,86,16" name="rbin" dtype_id="46"/>
            <const loc="k,191,21,191,22" name="32&apos;h0" dtype_id="15"/>
            <const loc="k,191,21,191,22" name="32&apos;hd" dtype_id="15"/>
          </sel>
        </arraysel>
        <varref loc="k,209,17,209,18" name="o_rdata" dtype_id="20"/>
      </contassign>
      <contassign loc="k,197,23,197,24" dtype_id="3">
        <eq loc="k,195,30,195,32" dtype_id="3">
          <varref loc="k,86,5,86,10" name="rgray" dtype_id="46"/>
          <varref loc="k,86,18,86,27" name="rq2_wgray" dtype_id="46"/>
        </eq>
        <varref loc="k,197,23,197,24" name="o_rempty" dtype_id="3"/>
      </contassign>
      <contassign loc="k,210,17,210,18" dtype_id="46">
        <varref loc="k,86,12,86,16" name="rbin" dtype_id="46"/>
        <varref loc="k,210,17,210,18" name="o_raddr" dtype_id="46"/>
      </contassign>
      <contassign loc="k,176,19,176,20" dtype_id="46">
        <add loc="k,176,26,176,27" dtype_id="46">
          <varref loc="k,86,12,86,16" name="rbin" dtype_id="46"/>
          <extend loc="k,176,42,176,43" dtype_id="46" width="14" widthminv="1">
            <and loc="k,176,51,176,53" dtype_id="3">
              <not loc="k,176,54,176,55" dtype_id="3">
                <varref loc="k,79,15,79,23" name="o_rempty" dtype_id="3"/>
              </not>
              <varref loc="k,77,33,77,37" name="i_rd" dtype_id="3"/>
            </and>
          </extend>
        </add>
        <varref loc="k,176,19,176,20" name="rbinnext" dtype_id="46"/>
      </contassign>
      <contassign loc="k,178,19,178,20" dtype_id="46">
        <xor loc="k,178,37,178,38" dtype_id="46">
          <shiftr loc="k,178,31,178,33" dtype_id="46">
            <varref loc="k,89,26,89,34" name="rbinnext" dtype_id="46"/>
            <const loc="k,178,34,178,35" name="32&apos;sh1" dtype_id="2"/>
          </shiftr>
          <varref loc="k,89,26,89,34" name="rbinnext" dtype_id="46"/>
        </xor>
        <varref loc="k,178,19,178,20" name="rgraynext" dtype_id="46"/>
      </contassign>
    </module>
    <module loc="j,1,8,1,15" name="DP_BRAM__D2000_W18" origName="DP_BRAM">
      <var loc="j,2,13,2,14" name="W" dtype_id="2" vartype="logic" origName="W" param="true">
        <const loc="l,70,16,70,18" name="32&apos;sh18" dtype_id="2"/>
      </var>
      <var loc="j,3,13,3,14" name="D" dtype_id="2" vartype="logic" origName="D" param="true">
        <const loc="l,69,16,69,21" name="32&apos;sh2000" dtype_id="2"/>
      </var>
      <var loc="j,5,35,5,39" name="clka" dtype_id="3" dir="input" pinIndex="1" vartype="logic" origName="clka"/>
      <var loc="j,7,35,7,38" name="ena" dtype_id="3" dir="input" pinIndex="2" vartype="logic" origName="ena"/>
      <var loc="j,8,35,8,40" name="addra" dtype_id="47" dir="input" pinIndex="3" vartype="logic" origName="addra"/>
      <var loc="j,9,35,9,38" name="wea" dtype_id="7" dir="input" pinIndex="4" vartype="logic" origName="wea"/>
      <var loc="j,10,35,10,39" name="dina" dtype_id="20" dir="input" pinIndex="5" vartype="logic" origName="dina"/>
      <var loc="j,11,35,11,40" name="douta" dtype_id="20" dir="output" pinIndex="6" vartype="logic" origName="douta"/>
      <var loc="j,13,35,13,39" name="clkb" dtype_id="3" dir="input" pinIndex="7" vartype="logic" origName="clkb"/>
      <var loc="j,15,35,15,38" name="enb" dtype_id="3" dir="input" pinIndex="8" vartype="logic" origName="enb"/>
      <var loc="j,16,35,16,40" name="addrb" dtype_id="47" dir="input" pinIndex="9" vartype="logic" origName="addrb"/>
      <var loc="j,17,35,17,38" name="web" dtype_id="7" dir="input" pinIndex="10" vartype="logic" origName="web"/>
      <var loc="j,18,35,18,39" name="dinb" dtype_id="20" dir="input" pinIndex="11" vartype="logic" origName="dinb"/>
      <var loc="j,19,35,19,40" name="doutb" dtype_id="20" dir="output" pinIndex="12" vartype="logic" origName="doutb"/>
      <var loc="j,23,14,23,15" name="m" dtype_id="66" vartype="" origName="m"/>
      <initial loc="j,26,1,26,8">
        <begin loc="j,27,3,27,6" name="unnamedblk1">
          <var loc="j,27,12,27,13" name="i" dtype_id="1" vartype="int" origName="i"/>
          <assign loc="j,27,13,27,14" dtype_id="1">
            <const loc="j,27,14,27,15" name="32&apos;sh0" dtype_id="2"/>
            <varref loc="j,27,12,27,13" name="i" dtype_id="1"/>
          </assign>
          <while loc="j,27,3,27,6">
            <begin>
            </begin>
            <begin>
              <gts loc="j,27,18,27,19" dtype_id="3">
                <const loc="j,27,19,27,20" name="32&apos;sh2000" dtype_id="2"/>
                <varref loc="j,27,17,27,18" name="i" dtype_id="1"/>
              </gts>
            </begin>
            <begin>
              <assign loc="j,28,10,28,11" dtype_id="20">
                <const loc="j,28,12,28,15" name="24&apos;h0" dtype_id="20"/>
                <arraysel loc="j,28,6,28,7" dtype_id="20">
                  <varref loc="j,28,5,28,6" name="m" dtype_id="66"/>
                  <sel loc="j,28,7,28,8" dtype_id="67">
                    <varref loc="j,28,7,28,8" name="i" dtype_id="1"/>
                    <const loc="j,28,7,28,8" name="32&apos;h0" dtype_id="15"/>
                    <const loc="j,28,7,28,8" name="32&apos;hd" dtype_id="15"/>
                  </sel>
                </arraysel>
              </assign>
            </begin>
            <begin>
              <assign loc="j,27,23,27,24" dtype_id="1">
                <add loc="j,27,25,27,26" dtype_id="1">
                  <const loc="j,27,26,27,27" name="32&apos;sh1" dtype_id="2"/>
                  <varref loc="j,27,24,27,25" name="i" dtype_id="1"/>
                </add>
                <varref loc="j,27,22,27,23" name="i" dtype_id="1"/>
              </assign>
            </begin>
          </while>
        </begin>
      </initial>
      <begin loc="j,30,1,30,4" name="_i">
        <var loc="j,30,13,30,14" name="i" dtype_id="22" vartype="integer" origName="i"/>
      </begin>
      <begin loc="j,31,3,31,12" name="_i[0]">
        <always loc="j,31,3,31,12">
          <sentree loc="j,31,13,31,14">
            <senitem loc="j,31,15,31,22" edgeType="POS">
              <varref loc="j,31,23,31,27" name="clka" dtype_id="3"/>
            </senitem>
          </sentree>
          <if loc="j,32,6,32,8">
            <varref loc="j,32,10,32,13" name="ena" dtype_id="3"/>
            <begin>
              <begin loc="j,32,22,32,24" name="Ma">
                <if loc="j,33,8,33,10">
                  <sel loc="j,33,15,33,16" dtype_id="3">
                    <varref loc="j,33,12,33,15" name="wea" dtype_id="7"/>
                    <const loc="j,30,1,30,4" name="2&apos;h0" dtype_id="28"/>
                    <const loc="j,33,15,33,16" name="32&apos;h1" dtype_id="15"/>
                  </sel>
                  <begin>
                    <assigndly loc="j,34,29,34,31" dtype_id="8">
                      <sel loc="j,34,36,34,37" dtype_id="8">
                        <varref loc="j,34,32,34,36" name="dina" dtype_id="20"/>
                        <const loc="j,34,38,34,39" name="5&apos;h0" dtype_id="21"/>
                        <const loc="j,34,44,34,45" name="32&apos;sh8" dtype_id="2"/>
                      </sel>
                      <sel loc="j,34,18,34,19" dtype_id="8">
                        <arraysel loc="j,34,11,34,12" dtype_id="20">
                          <varref loc="j,34,10,34,11" name="m" dtype_id="66"/>
                          <varref loc="j,34,12,34,17" name="addra" dtype_id="47"/>
                        </arraysel>
                        <const loc="j,34,20,34,21" name="5&apos;h0" dtype_id="21"/>
                        <const loc="j,34,26,34,27" name="32&apos;sh8" dtype_id="2"/>
                      </sel>
                    </assigndly>
                  </begin>
                </if>
              </begin>
            </begin>
          </if>
        </always>
      </begin>
      <begin loc="j,31,3,31,12" name="_i[1]">
        <always loc="j,31,3,31,12">
          <sentree loc="j,31,13,31,14">
            <senitem loc="j,31,15,31,22" edgeType="POS">
              <varref loc="j,31,23,31,27" name="clka" dtype_id="3"/>
            </senitem>
          </sentree>
          <if loc="j,32,6,32,8">
            <varref loc="j,32,10,32,13" name="ena" dtype_id="3"/>
            <begin>
              <begin loc="j,32,22,32,24" name="Ma">
                <if loc="j,33,8,33,10">
                  <sel loc="j,33,15,33,16" dtype_id="3">
                    <varref loc="j,33,12,33,15" name="wea" dtype_id="7"/>
                    <const loc="j,30,1,30,4" name="2&apos;h1" dtype_id="28"/>
                    <const loc="j,33,15,33,16" name="32&apos;h1" dtype_id="15"/>
                  </sel>
                  <begin>
                    <assigndly loc="j,34,29,34,31" dtype_id="8">
                      <sel loc="j,34,36,34,37" dtype_id="8">
                        <varref loc="j,34,32,34,36" name="dina" dtype_id="20"/>
                        <const loc="j,34,38,34,39" name="5&apos;h8" dtype_id="21"/>
                        <const loc="j,34,44,34,45" name="32&apos;sh8" dtype_id="2"/>
                      </sel>
                      <sel loc="j,34,18,34,19" dtype_id="8">
                        <arraysel loc="j,34,11,34,12" dtype_id="20">
                          <varref loc="j,34,10,34,11" name="m" dtype_id="66"/>
                          <varref loc="j,34,12,34,17" name="addra" dtype_id="47"/>
                        </arraysel>
                        <const loc="j,34,20,34,21" name="5&apos;h8" dtype_id="21"/>
                        <const loc="j,34,26,34,27" name="32&apos;sh8" dtype_id="2"/>
                      </sel>
                    </assigndly>
                  </begin>
                </if>
              </begin>
            </begin>
          </if>
        </always>
      </begin>
      <begin loc="j,31,3,31,12" name="_i[2]">
        <always loc="j,31,3,31,12">
          <sentree loc="j,31,13,31,14">
            <senitem loc="j,31,15,31,22" edgeType="POS">
              <varref loc="j,31,23,31,27" name="clka" dtype_id="3"/>
            </senitem>
          </sentree>
          <if loc="j,32,6,32,8">
            <varref loc="j,32,10,32,13" name="ena" dtype_id="3"/>
            <begin>
              <begin loc="j,32,22,32,24" name="Ma">
                <if loc="j,33,8,33,10">
                  <sel loc="j,33,15,33,16" dtype_id="3">
                    <varref loc="j,33,12,33,15" name="wea" dtype_id="7"/>
                    <const loc="j,30,1,30,4" name="2&apos;h2" dtype_id="28"/>
                    <const loc="j,33,15,33,16" name="32&apos;h1" dtype_id="15"/>
                  </sel>
                  <begin>
                    <assigndly loc="j,34,29,34,31" dtype_id="8">
                      <sel loc="j,34,36,34,37" dtype_id="8">
                        <varref loc="j,34,32,34,36" name="dina" dtype_id="20"/>
                        <const loc="j,34,38,34,39" name="5&apos;h10" dtype_id="21"/>
                        <const loc="j,34,44,34,45" name="32&apos;sh8" dtype_id="2"/>
                      </sel>
                      <sel loc="j,34,18,34,19" dtype_id="8">
                        <arraysel loc="j,34,11,34,12" dtype_id="20">
                          <varref loc="j,34,10,34,11" name="m" dtype_id="66"/>
                          <varref loc="j,34,12,34,17" name="addra" dtype_id="47"/>
                        </arraysel>
                        <const loc="j,34,20,34,21" name="5&apos;h10" dtype_id="21"/>
                        <const loc="j,34,26,34,27" name="32&apos;sh8" dtype_id="2"/>
                      </sel>
                    </assigndly>
                  </begin>
                </if>
              </begin>
            </begin>
          </if>
        </always>
      </begin>
      <always loc="j,38,1,38,10">
        <sentree loc="j,38,11,38,12">
          <senitem loc="j,38,13,38,20" edgeType="POS">
            <varref loc="j,38,21,38,25" name="clka" dtype_id="3"/>
          </senitem>
        </sentree>
        <if loc="j,39,1,39,3">
          <varref loc="j,39,5,39,8" name="ena" dtype_id="3"/>
          <begin>
            <assigndly loc="j,40,9,40,11" dtype_id="20">
              <arraysel loc="j,40,13,40,14" dtype_id="20">
                <varref loc="j,40,12,40,13" name="m" dtype_id="66"/>
                <varref loc="j,40,14,40,19" name="addra" dtype_id="47"/>
              </arraysel>
              <varref loc="j,40,3,40,8" name="douta" dtype_id="20"/>
            </assigndly>
          </begin>
        </if>
      </always>
      <begin loc="j,43,1,43,4" name="_j">
        <var loc="j,43,13,43,14" name="j" dtype_id="22" vartype="integer" origName="j"/>
      </begin>
      <begin loc="j,44,3,44,12" name="_j[0]">
        <always loc="j,44,3,44,12">
          <sentree loc="j,44,13,44,14">
            <senitem loc="j,44,15,44,22" edgeType="POS">
              <varref loc="j,44,23,44,27" name="clkb" dtype_id="3"/>
            </senitem>
          </sentree>
          <if loc="j,45,3,45,5">
            <varref loc="j,45,7,45,10" name="enb" dtype_id="3"/>
            <begin>
              <begin loc="j,45,19,45,21" name="Mb">
                <if loc="j,46,5,46,7">
                  <sel loc="j,46,12,46,13" dtype_id="3">
                    <varref loc="j,46,9,46,12" name="web" dtype_id="7"/>
                    <const loc="j,43,1,43,4" name="2&apos;h0" dtype_id="28"/>
                    <const loc="j,46,12,46,13" name="32&apos;h1" dtype_id="15"/>
                  </sel>
                  <begin>
                    <assigndly loc="j,47,26,47,28" dtype_id="8">
                      <sel loc="j,47,33,47,34" dtype_id="8">
                        <varref loc="j,47,29,47,33" name="dinb" dtype_id="20"/>
                        <const loc="j,47,35,47,36" name="5&apos;h0" dtype_id="21"/>
                        <const loc="j,47,41,47,42" name="32&apos;sh8" dtype_id="2"/>
                      </sel>
                      <sel loc="j,47,15,47,16" dtype_id="8">
                        <arraysel loc="j,47,8,47,9" dtype_id="20">
                          <varref loc="j,47,7,47,8" name="m" dtype_id="66"/>
                          <varref loc="j,47,9,47,14" name="addrb" dtype_id="47"/>
                        </arraysel>
                        <const loc="j,47,17,47,18" name="5&apos;h0" dtype_id="21"/>
                        <const loc="j,47,23,47,24" name="32&apos;sh8" dtype_id="2"/>
                      </sel>
                    </assigndly>
                  </begin>
                </if>
              </begin>
            </begin>
          </if>
        </always>
      </begin>
      <begin loc="j,44,3,44,12" name="_j[1]">
        <always loc="j,44,3,44,12">
          <sentree loc="j,44,13,44,14">
            <senitem loc="j,44,15,44,22" edgeType="POS">
              <varref loc="j,44,23,44,27" name="clkb" dtype_id="3"/>
            </senitem>
          </sentree>
          <if loc="j,45,3,45,5">
            <varref loc="j,45,7,45,10" name="enb" dtype_id="3"/>
            <begin>
              <begin loc="j,45,19,45,21" name="Mb">
                <if loc="j,46,5,46,7">
                  <sel loc="j,46,12,46,13" dtype_id="3">
                    <varref loc="j,46,9,46,12" name="web" dtype_id="7"/>
                    <const loc="j,43,1,43,4" name="2&apos;h1" dtype_id="28"/>
                    <const loc="j,46,12,46,13" name="32&apos;h1" dtype_id="15"/>
                  </sel>
                  <begin>
                    <assigndly loc="j,47,26,47,28" dtype_id="8">
                      <sel loc="j,47,33,47,34" dtype_id="8">
                        <varref loc="j,47,29,47,33" name="dinb" dtype_id="20"/>
                        <const loc="j,47,35,47,36" name="5&apos;h8" dtype_id="21"/>
                        <const loc="j,47,41,47,42" name="32&apos;sh8" dtype_id="2"/>
                      </sel>
                      <sel loc="j,47,15,47,16" dtype_id="8">
                        <arraysel loc="j,47,8,47,9" dtype_id="20">
                          <varref loc="j,47,7,47,8" name="m" dtype_id="66"/>
                          <varref loc="j,47,9,47,14" name="addrb" dtype_id="47"/>
                        </arraysel>
                        <const loc="j,47,17,47,18" name="5&apos;h8" dtype_id="21"/>
                        <const loc="j,47,23,47,24" name="32&apos;sh8" dtype_id="2"/>
                      </sel>
                    </assigndly>
                  </begin>
                </if>
              </begin>
            </begin>
          </if>
        </always>
      </begin>
      <begin loc="j,44,3,44,12" name="_j[2]">
        <always loc="j,44,3,44,12">
          <sentree loc="j,44,13,44,14">
            <senitem loc="j,44,15,44,22" edgeType="POS">
              <varref loc="j,44,23,44,27" name="clkb" dtype_id="3"/>
            </senitem>
          </sentree>
          <if loc="j,45,3,45,5">
            <varref loc="j,45,7,45,10" name="enb" dtype_id="3"/>
            <begin>
              <begin loc="j,45,19,45,21" name="Mb">
                <if loc="j,46,5,46,7">
                  <sel loc="j,46,12,46,13" dtype_id="3">
                    <varref loc="j,46,9,46,12" name="web" dtype_id="7"/>
                    <const loc="j,43,1,43,4" name="2&apos;h2" dtype_id="28"/>
                    <const loc="j,46,12,46,13" name="32&apos;h1" dtype_id="15"/>
                  </sel>
                  <begin>
                    <assigndly loc="j,47,26,47,28" dtype_id="8">
                      <sel loc="j,47,33,47,34" dtype_id="8">
                        <varref loc="j,47,29,47,33" name="dinb" dtype_id="20"/>
                        <const loc="j,47,35,47,36" name="5&apos;h10" dtype_id="21"/>
                        <const loc="j,47,41,47,42" name="32&apos;sh8" dtype_id="2"/>
                      </sel>
                      <sel loc="j,47,15,47,16" dtype_id="8">
                        <arraysel loc="j,47,8,47,9" dtype_id="20">
                          <varref loc="j,47,7,47,8" name="m" dtype_id="66"/>
                          <varref loc="j,47,9,47,14" name="addrb" dtype_id="47"/>
                        </arraysel>
                        <const loc="j,47,17,47,18" name="5&apos;h10" dtype_id="21"/>
                        <const loc="j,47,23,47,24" name="32&apos;sh8" dtype_id="2"/>
                      </sel>
                    </assigndly>
                  </begin>
                </if>
              </begin>
            </begin>
          </if>
        </always>
      </begin>
      <always loc="j,51,1,51,10">
        <sentree loc="j,51,11,51,12">
          <senitem loc="j,51,13,51,20" edgeType="POS">
            <varref loc="j,51,21,51,25" name="clkb" dtype_id="3"/>
          </senitem>
        </sentree>
        <if loc="j,52,1,52,3">
          <varref loc="j,52,5,52,8" name="enb" dtype_id="3"/>
          <begin>
            <assigndly loc="j,53,9,53,11" dtype_id="20">
              <arraysel loc="j,53,13,53,14" dtype_id="20">
                <varref loc="j,53,12,53,13" name="m" dtype_id="66"/>
                <varref loc="j,53,14,53,19" name="addrb" dtype_id="47"/>
              </arraysel>
              <varref loc="j,53,3,53,8" name="doutb" dtype_id="20"/>
            </assigndly>
          </begin>
        </if>
      </always>
    </module>
    <package loc="m,43,9,43,17" name="hdmi_pkg" origName="hdmi_pkg">
      <var loc="m,60,19,60,25" name="HFRAME" dtype_id="1" vartype="int" origName="HFRAME" localparam="true">
        <const loc="m,60,36,60,40" name="32&apos;sh697" dtype_id="2"/>
      </var>
      <var loc="m,61,19,61,26" name="HSCREEN" dtype_id="1" vartype="int" origName="HSCREEN" localparam="true">
        <const loc="m,61,36,61,40" name="32&apos;sh500" dtype_id="2"/>
      </var>
      <var loc="m,62,19,62,30" name="HSYNC_START" dtype_id="1" vartype="int" origName="HSYNC_START" localparam="true">
        <const loc="m,62,36,62,43" name="32&apos;sh500" dtype_id="2"/>
      </var>
      <var loc="m,63,19,63,29" name="HSYNC_SIZE" dtype_id="1" vartype="int" origName="HSYNC_SIZE" localparam="true">
        <const loc="m,63,36,63,39" name="32&apos;sh197" dtype_id="2"/>
      </var>
      <var loc="m,64,19,64,28" name="HSYNC_END" dtype_id="1" vartype="int" origName="HSYNC_END" localparam="true">
        <const loc="m,64,48,64,49" name="32&apos;h697" dtype_id="1"/>
      </var>
      <var loc="m,65,19,65,33" name="HSYNC_POLARITY" dtype_id="50" vartype="bit" origName="HSYNC_POLARITY" localparam="true">
        <const loc="m,65,36,65,38" name="1&apos;h1" dtype_id="3"/>
      </var>
      <var loc="m,67,19,67,25" name="VFRAME" dtype_id="1" vartype="int" origName="VFRAME" localparam="true">
        <const loc="m,67,36,67,39" name="32&apos;sh352" dtype_id="2"/>
      </var>
      <var loc="m,68,19,68,26" name="VSCREEN" dtype_id="1" vartype="int" origName="VSCREEN" localparam="true">
        <const loc="m,68,36,68,39" name="32&apos;sh2d0" dtype_id="2"/>
      </var>
      <var loc="m,69,19,69,30" name="VSYNC_START" dtype_id="1" vartype="int" origName="VSYNC_START" localparam="true">
        <const loc="m,69,36,69,43" name="32&apos;sh2d0" dtype_id="2"/>
      </var>
      <var loc="m,70,19,70,29" name="VSYNC_SIZE" dtype_id="1" vartype="int" origName="VSYNC_SIZE" localparam="true">
        <const loc="m,70,36,70,39" name="32&apos;sh82" dtype_id="2"/>
      </var>
      <var loc="m,71,19,71,28" name="VSYNC_END" dtype_id="1" vartype="int" origName="VSYNC_END" localparam="true">
        <const loc="m,71,48,71,49" name="32&apos;h352" dtype_id="1"/>
      </var>
      <var loc="m,72,19,72,33" name="VSYNC_POLARITY" dtype_id="50" vartype="bit" origName="VSYNC_POLARITY" localparam="true">
        <const loc="m,72,36,72,38" name="1&apos;h1" dtype_id="3"/>
      </var>
      <typedef loc="m,104,6,104,11" name="pix_t" dtype_id="10"/>
      <typedef loc="m,109,6,109,12" name="tdms_t" dtype_id="52"/>
      <typedef loc="m,111,24,111,34" name="tdms_pix_t" dtype_id="51"/>
    </package>
    <module loc="bg,160,8,160,12" name="BUFG" origName="BUFG">
      <var loc="bg,161,11,161,12" name="O" dtype_id="3" dir="output" pinIndex="1" vartype="logic" origName="O"/>
      <var loc="bg,162,11,162,12" name="I" dtype_id="3" dir="input" pinIndex="2" vartype="logic" origName="I"/>
      <contassign loc="bg,164,13,164,14" dtype_id="3">
        <varref loc="bg,162,11,162,12" name="I" dtype_id="3"/>
        <varref loc="bg,164,13,164,14" name="O" dtype_id="3"/>
      </contassign>
    </module>
    <module loc="bg,169,8,169,13" name="BUFMR" origName="BUFMR">
      <var loc="bg,170,11,170,12" name="O" dtype_id="3" dir="output" pinIndex="1" vartype="logic" origName="O"/>
      <var loc="bg,171,11,171,12" name="I" dtype_id="3" dir="input" pinIndex="2" vartype="logic" origName="I"/>
    </module>
    <module loc="bg,177,8,177,12" name="BUFR" origName="BUFR">
      <var loc="bg,178,14,178,25" name="BUFR_DIVIDE" dtype_id="68" vartype="logic" origName="BUFR_DIVIDE" param="true">
        <const loc="bg,178,28,178,36" name="48&apos;h425950415353" dtype_id="68"/>
      </var>
      <var loc="bg,179,14,179,24" name="SIM_DEVICE" dtype_id="54" vartype="logic" origName="SIM_DEVICE" param="true">
        <const loc="bg,179,28,179,37" name="56&apos;h37534552494553" dtype_id="54"/>
      </var>
      <var loc="bg,181,11,181,12" name="O" dtype_id="3" dir="output" pinIndex="1" vartype="logic" origName="O"/>
      <var loc="bg,182,11,182,13" name="CE" dtype_id="3" dir="input" pinIndex="2" vartype="logic" origName="CE"/>
      <var loc="bg,183,11,183,14" name="CLR" dtype_id="3" dir="input" pinIndex="3" vartype="logic" origName="CLR"/>
      <var loc="bg,184,11,184,12" name="I" dtype_id="3" dir="input" pinIndex="4" vartype="logic" origName="I"/>
      <var loc="bg,189,13,189,18" name="count" dtype_id="22" vartype="integer" origName="count"/>
      <var loc="bg,189,20,189,33" name="period_toggle" dtype_id="22" vartype="integer" origName="period_toggle"/>
      <var loc="bg,189,35,189,53" name="half_period_toggle" dtype_id="22" vartype="integer" origName="half_period_toggle"/>
      <var loc="bg,190,10,190,20" name="first_rise" dtype_id="3" vartype="logic" origName="first_rise"/>
      <var loc="bg,190,22,190,38" name="half_period_done" dtype_id="3" vartype="logic" origName="half_period_done"/>
      <var loc="bg,191,10,191,18" name="notifier" dtype_id="3" vartype="logic" origName="notifier"/>
      <var loc="bg,192,10,192,22" name="o_out_divide" dtype_id="3" vartype="logic" origName="o_out_divide"/>
      <initialstatic loc="bg,192,25,192,26">
        <assign loc="bg,192,25,192,26" dtype_id="3">
          <const loc="bg,192,25,192,26" name="1&apos;h0" dtype_id="3"/>
          <varref loc="bg,192,25,192,26" name="o_out_divide" dtype_id="3"/>
        </assign>
      </initialstatic>
      <var loc="bg,194,10,194,20" name="ce_enable1" dtype_id="3" vartype="logic" origName="ce_enable1"/>
      <var loc="bg,194,22,194,32" name="ce_enable2" dtype_id="3" vartype="logic" origName="ce_enable2"/>
      <var loc="bg,194,34,194,44" name="ce_enable3" dtype_id="3" vartype="logic" origName="ce_enable3"/>
      <var loc="bg,194,46,194,56" name="ce_enable4" dtype_id="3" vartype="logic" origName="ce_enable4"/>
      <var loc="bg,197,9,197,12" name="GSR" dtype_id="50" vartype="bit" origName="GSR"/>
      <initial loc="bg,198,5,198,12">
        <begin loc="bg,198,13,198,18">
          <assign loc="bg,199,12,199,13" dtype_id="50">
            <const loc="bg,199,14,199,18" name="1&apos;h1" dtype_id="3"/>
            <varref loc="bg,199,8,199,11" name="GSR" dtype_id="50"/>
          </assign>
          <delay loc="bg,200,8,200,9">
            <const loc="bg,200,9,200,10" name="32&apos;sh1" dtype_id="2"/>
            <assign loc="bg,201,12,201,13" dtype_id="50">
              <const loc="bg,201,14,201,18" name="1&apos;h0" dtype_id="3"/>
              <varref loc="bg,201,8,201,11" name="GSR" dtype_id="50"/>
            </assign>
          </delay>
        </begin>
      </initial>
      <var loc="bg,204,46,204,50" name="i_ce" dtype_id="3" vartype="logic" origName="i_ce"/>
      <initial loc="bg,212,5,212,12">
        <begin loc="bg,212,13,212,18">
          <case loc="bg,213,5,213,9">
            <const loc="bg,213,11,213,22" name="48&apos;h425950415353" dtype_id="68"/>
            <caseitem loc="bg,214,16,214,17">
              <const loc="bg,214,7,214,15" name="48&apos;h425950415353" dtype_id="68"/>
              <assign loc="bg,214,32,214,33" dtype_id="22">
                <const loc="bg,214,34,214,35" name="32&apos;sh0" dtype_id="2"/>
                <varref loc="bg,214,18,214,31" name="period_toggle" dtype_id="22"/>
              </assign>
            </caseitem>
            <caseitem loc="bg,215,11,215,12">
              <const loc="bg,215,7,215,10" name="48&apos;h31" dtype_id="68"/>
              <begin loc="bg,215,13,215,18">
                <assign loc="bg,216,23,216,24" dtype_id="22">
                  <const loc="bg,216,25,216,26" name="32&apos;sh1" dtype_id="2"/>
                  <varref loc="bg,216,9,216,22" name="period_toggle" dtype_id="22"/>
                </assign>
                <assign loc="bg,217,28,217,29" dtype_id="22">
                  <const loc="bg,217,30,217,31" name="32&apos;sh1" dtype_id="2"/>
                  <varref loc="bg,217,9,217,27" name="half_period_toggle" dtype_id="22"/>
                </assign>
              </begin>
            </caseitem>
            <caseitem loc="bg,219,11,219,12">
              <const loc="bg,219,7,219,10" name="48&apos;h32" dtype_id="68"/>
              <begin loc="bg,219,13,219,18">
                <assign loc="bg,220,23,220,24" dtype_id="22">
                  <const loc="bg,220,25,220,26" name="32&apos;sh2" dtype_id="2"/>
                  <varref loc="bg,220,9,220,22" name="period_toggle" dtype_id="22"/>
                </assign>
                <assign loc="bg,221,28,221,29" dtype_id="22">
                  <const loc="bg,221,30,221,31" name="32&apos;sh2" dtype_id="2"/>
                  <varref loc="bg,221,9,221,27" name="half_period_toggle" dtype_id="22"/>
                </assign>
              </begin>
            </caseitem>
            <caseitem loc="bg,223,11,223,12">
              <const loc="bg,223,7,223,10" name="48&apos;h33" dtype_id="68"/>
              <begin loc="bg,223,13,223,18">
                <assign loc="bg,224,23,224,24" dtype_id="22">
                  <const loc="bg,224,25,224,26" name="32&apos;sh4" dtype_id="2"/>
                  <varref loc="bg,224,9,224,22" name="period_toggle" dtype_id="22"/>
                </assign>
                <assign loc="bg,225,28,225,29" dtype_id="22">
                  <const loc="bg,225,30,225,31" name="32&apos;sh2" dtype_id="2"/>
                  <varref loc="bg,225,9,225,27" name="half_period_toggle" dtype_id="22"/>
                </assign>
              </begin>
            </caseitem>
            <caseitem loc="bg,227,11,227,12">
              <const loc="bg,227,7,227,10" name="48&apos;h34" dtype_id="68"/>
              <begin loc="bg,227,13,227,18">
                <assign loc="bg,228,23,228,24" dtype_id="22">
                  <const loc="bg,228,25,228,26" name="32&apos;sh4" dtype_id="2"/>
                  <varref loc="bg,228,9,228,22" name="period_toggle" dtype_id="22"/>
                </assign>
                <assign loc="bg,229,28,229,29" dtype_id="22">
                  <const loc="bg,229,30,229,31" name="32&apos;sh4" dtype_id="2"/>
                  <varref loc="bg,229,9,229,27" name="half_period_toggle" dtype_id="22"/>
                </assign>
              </begin>
            </caseitem>
            <caseitem loc="bg,231,11,231,12">
              <const loc="bg,231,7,231,10" name="48&apos;h35" dtype_id="68"/>
              <begin loc="bg,231,13,231,18">
                <assign loc="bg,232,23,232,24" dtype_id="22">
                  <const loc="bg,232,25,232,26" name="32&apos;sh6" dtype_id="2"/>
                  <varref loc="bg,232,9,232,22" name="period_toggle" dtype_id="22"/>
                </assign>
                <assign loc="bg,233,28,233,29" dtype_id="22">
                  <const loc="bg,233,30,233,31" name="32&apos;sh4" dtype_id="2"/>
                  <varref loc="bg,233,9,233,27" name="half_period_toggle" dtype_id="22"/>
                </assign>
              </begin>
            </caseitem>
            <caseitem loc="bg,235,11,235,12">
              <const loc="bg,235,7,235,10" name="48&apos;h36" dtype_id="68"/>
              <begin loc="bg,235,13,235,18">
                <assign loc="bg,236,23,236,24" dtype_id="22">
                  <const loc="bg,236,25,236,26" name="32&apos;sh6" dtype_id="2"/>
                  <varref loc="bg,236,9,236,22" name="period_toggle" dtype_id="22"/>
                </assign>
                <assign loc="bg,237,28,237,29" dtype_id="22">
                  <const loc="bg,237,30,237,31" name="32&apos;sh6" dtype_id="2"/>
                  <varref loc="bg,237,9,237,27" name="half_period_toggle" dtype_id="22"/>
                </assign>
              </begin>
            </caseitem>
            <caseitem loc="bg,239,11,239,12">
              <const loc="bg,239,7,239,10" name="48&apos;h37" dtype_id="68"/>
              <begin loc="bg,239,13,239,18">
                <assign loc="bg,240,23,240,24" dtype_id="22">
                  <const loc="bg,240,25,240,26" name="32&apos;sh8" dtype_id="2"/>
                  <varref loc="bg,240,9,240,22" name="period_toggle" dtype_id="22"/>
                </assign>
                <assign loc="bg,241,28,241,29" dtype_id="22">
                  <const loc="bg,241,30,241,31" name="32&apos;sh6" dtype_id="2"/>
                  <varref loc="bg,241,9,241,27" name="half_period_toggle" dtype_id="22"/>
                </assign>
              </begin>
            </caseitem>
            <caseitem loc="bg,243,11,243,12">
              <const loc="bg,243,7,243,10" name="48&apos;h38" dtype_id="68"/>
              <begin loc="bg,243,13,243,18">
                <assign loc="bg,244,23,244,24" dtype_id="22">
                  <const loc="bg,244,25,244,26" name="32&apos;sh8" dtype_id="2"/>
                  <varref loc="bg,244,9,244,22" name="period_toggle" dtype_id="22"/>
                </assign>
                <assign loc="bg,245,28,245,29" dtype_id="22">
                  <const loc="bg,245,30,245,31" name="32&apos;sh8" dtype_id="2"/>
                  <varref loc="bg,245,9,245,27" name="half_period_toggle" dtype_id="22"/>
                </assign>
              </begin>
            </caseitem>
            <caseitem loc="bg,247,7,247,14">
              <begin loc="bg,247,17,247,22">
                <display loc="bg,248,15,248,23" displaytype="$display">
                  <sformatf loc="bg,248,15,248,23" name="Attribute Syntax Error : The attribute BUFR_DIVIDE on BUFR instance %m is set to BYPASS.  Legal values for this attribute are BYPASS, 1, 2, 3, 4, 5, 6, 7 or 8." dtype_id="69">
                    <scopename loc="bg,248,15,248,23" dtype_id="70"/>
                  </sformatf>
                </display>
                <delay loc="bg,249,21,249,22">
                  <const loc="bg,249,22,249,23" name="32&apos;sh1" dtype_id="2"/>
                  <finish loc="bg,249,24,249,31"/>
                </delay>
              </begin>
            </caseitem>
          </case>
          <case loc="bg,253,6,253,10">
            <const loc="bg,253,12,253,22" name="56&apos;h37534552494553" dtype_id="54"/>
            <caseitem loc="bg,254,19,254,20">
              <const loc="bg,254,9,254,18" name="56&apos;h56495254455834" dtype_id="54"/>
            </caseitem>
            <caseitem loc="bg,255,19,255,20">
              <const loc="bg,255,9,255,18" name="56&apos;h56495254455835" dtype_id="54"/>
            </caseitem>
            <caseitem loc="bg,256,19,256,20">
              <const loc="bg,256,9,256,18" name="56&apos;h56495254455836" dtype_id="54"/>
            </caseitem>
            <caseitem loc="bg,257,19,257,20">
              <const loc="bg,257,9,257,18" name="56&apos;h37534552494553" dtype_id="54"/>
            </caseitem>
            <caseitem loc="bg,258,9,258,16">
              <begin loc="bg,258,19,258,24">
                <display loc="bg,259,12,259,20" displaytype="$display">
                  <sformatf loc="bg,259,12,259,20" name="Attribute Syntax Error : The attribute SIM_DEVICE on BUFR instance %m is set to 7SERIES.  Legal values for this attribute are VIRTEX4 or VIRTEX5 or VIRTEX6 or 7SERIES." dtype_id="69">
                    <scopename loc="bg,259,12,259,20" dtype_id="70"/>
                  </sformatf>
                </display>
                <delay loc="bg,260,18,260,19">
                  <const loc="bg,260,19,260,20" name="32&apos;sh1" dtype_id="2"/>
                  <finish loc="bg,260,21,260,28"/>
                </delay>
              </begin>
            </caseitem>
          </case>
        </begin>
      </initial>
      <always loc="bg,267,3,267,9">
        <sentree loc="bg,267,10,267,11">
          <senitem loc="bg,267,22,267,28" edgeType="CHANGED">
            <varref loc="bg,267,22,267,28" name="CLR" dtype_id="3"/>
          </senitem>
          <senitem loc="bg,267,12,267,18" edgeType="CHANGED">
            <varref loc="bg,267,12,267,18" name="GSR" dtype_id="50"/>
          </senitem>
        </sentree>
        <begin loc="bg,267,30,267,35">
          <if loc="bg,268,6,268,8">
            <or loc="bg,268,25,268,27" dtype_id="3">
              <varref loc="bg,268,10,268,16" name="GSR" dtype_id="50"/>
              <varref loc="bg,268,28,268,34" name="CLR" dtype_id="3"/>
            </or>
            <begin>
              <begin loc="bg,268,44,268,49">
                <assign loc="bg,269,26,269,27" dtype_id="3">
                  <const loc="bg,269,28,269,32" name="1&apos;h0" dtype_id="3"/>
                  <varref loc="bg,269,9,269,21" name="o_out_divide" dtype_id="3"/>
                </assign>
                <assign loc="bg,270,26,270,27" dtype_id="22">
                  <const loc="bg,270,28,270,29" name="32&apos;sh0" dtype_id="2"/>
                  <varref loc="bg,270,9,270,14" name="count" dtype_id="22"/>
                </assign>
                <assign loc="bg,271,26,271,27" dtype_id="3">
                  <const loc="bg,271,28,271,32" name="1&apos;h1" dtype_id="3"/>
                  <varref loc="bg,271,9,271,19" name="first_rise" dtype_id="3"/>
                </assign>
                <assign loc="bg,272,26,272,27" dtype_id="3">
                  <const loc="bg,272,28,272,32" name="1&apos;h0" dtype_id="3"/>
                  <varref loc="bg,272,9,272,25" name="half_period_done" dtype_id="3"/>
                </assign>
              </begin>
            </begin>
          </if>
          <if loc="bg,275,6,275,8">
            <varref loc="bg,275,10,275,16" name="GSR" dtype_id="50"/>
            <begin>
              <begin loc="bg,275,26,275,31">
                <assign loc="bg,276,20,276,21" dtype_id="3">
                  <const loc="bg,276,22,276,26" name="1&apos;h0" dtype_id="3"/>
                  <varref loc="bg,276,9,276,19" name="ce_enable1" dtype_id="3"/>
                </assign>
                <assign loc="bg,277,20,277,21" dtype_id="3">
                  <const loc="bg,277,22,277,26" name="1&apos;h0" dtype_id="3"/>
                  <varref loc="bg,277,9,277,19" name="ce_enable2" dtype_id="3"/>
                </assign>
                <assign loc="bg,278,20,278,21" dtype_id="3">
                  <const loc="bg,278,22,278,26" name="1&apos;h0" dtype_id="3"/>
                  <varref loc="bg,278,9,278,19" name="ce_enable3" dtype_id="3"/>
                </assign>
                <assign loc="bg,279,20,279,21" dtype_id="3">
                  <const loc="bg,279,22,279,26" name="1&apos;h0" dtype_id="3"/>
                  <varref loc="bg,279,9,279,19" name="ce_enable4" dtype_id="3"/>
                </assign>
              </begin>
            </begin>
          </if>
        </begin>
      </always>
      <always loc="bg,314,5,314,11">
        <sentree loc="bg,314,12,314,13">
          <senitem loc="bg,314,14,314,21" edgeType="NEG">
            <varref loc="bg,314,22,314,26" name="I" dtype_id="3"/>
          </senitem>
        </sentree>
        <begin loc="bg,315,5,315,10">
          <assign loc="bg,320,19,320,20" dtype_id="3">
            <varref loc="bg,320,21,320,31" name="ce_enable3" dtype_id="3"/>
            <varref loc="bg,320,8,320,18" name="ce_enable4" dtype_id="3"/>
          </assign>
          <assign loc="bg,321,19,321,20" dtype_id="3">
            <varref loc="bg,321,21,321,31" name="ce_enable2" dtype_id="3"/>
            <varref loc="bg,321,8,321,18" name="ce_enable3" dtype_id="3"/>
          </assign>
          <assign loc="bg,322,19,322,20" dtype_id="3">
            <varref loc="bg,322,21,322,31" name="ce_enable1" dtype_id="3"/>
            <varref loc="bg,322,8,322,18" name="ce_enable2" dtype_id="3"/>
          </assign>
          <assign loc="bg,323,19,323,20" dtype_id="3">
            <varref loc="bg,323,21,323,26" name="CE" dtype_id="3"/>
            <varref loc="bg,323,8,323,18" name="ce_enable1" dtype_id="3"/>
          </assign>
        </begin>
      </always>
      <begin loc="bg,358,39,358,44" name="genblk1">
        <always loc="bg,359,8,359,14">
          <sentree loc="bg,359,15,359,16">
            <senitem loc="bg,359,17,359,21" edgeType="CHANGED">
              <varref loc="bg,359,17,359,21" name="i_ce" dtype_id="3"/>
            </senitem>
          </sentree>
          <begin loc="bg,360,8,360,13">
            <if loc="bg,361,12,361,14">
              <and loc="bg,361,29,361,31" dtype_id="3">
                <varref loc="bg,361,16,361,20" name="i_ce" dtype_id="3"/>
                <varref loc="bg,361,32,361,42" name="first_rise" dtype_id="3"/>
              </and>
              <begin>
                <begin loc="bg,361,52,361,57">
                  <assign loc="bg,362,21,362,22" dtype_id="3">
                    <const loc="bg,362,23,362,27" name="1&apos;h1" dtype_id="3"/>
                    <varref loc="bg,362,8,362,20" name="o_out_divide" dtype_id="3"/>
                  </assign>
                  <assign loc="bg,363,19,363,20" dtype_id="3">
                    <const loc="bg,363,21,363,25" name="1&apos;h0" dtype_id="3"/>
                    <varref loc="bg,363,8,363,18" name="first_rise" dtype_id="3"/>
                  </assign>
                </begin>
              </begin>
              <begin>
                <if loc="bg,365,11,365,13">
                  <and loc="bg,365,43,365,45" dtype_id="3">
                    <eq loc="bg,365,21,365,23" dtype_id="3">
                      <varref loc="bg,365,15,365,20" name="count" dtype_id="22"/>
                      <varref loc="bg,365,24,365,42" name="half_period_toggle" dtype_id="22"/>
                    </eq>
                    <not loc="bg,365,63,365,65" dtype_id="3">
                      <varref loc="bg,365,46,365,62" name="half_period_done" dtype_id="3"/>
                    </not>
                  </and>
                  <begin>
                    <begin loc="bg,365,72,365,77">
                      <assign loc="bg,366,28,366,29" dtype_id="3">
                        <not loc="bg,366,30,366,31" dtype_id="3">
                          <varref loc="bg,366,31,366,43" name="o_out_divide" dtype_id="3"/>
                        </not>
                        <varref loc="bg,366,15,366,27" name="o_out_divide" dtype_id="3"/>
                      </assign>
                      <assign loc="bg,367,26,367,27" dtype_id="3">
                        <const loc="bg,367,28,367,32" name="1&apos;h1" dtype_id="3"/>
                        <varref loc="bg,367,9,367,25" name="half_period_done" dtype_id="3"/>
                      </assign>
                      <assign loc="bg,368,14,368,15" dtype_id="22">
                        <const loc="bg,368,16,368,17" name="32&apos;sh0" dtype_id="2"/>
                        <varref loc="bg,368,8,368,13" name="count" dtype_id="22"/>
                      </assign>
                    </begin>
                  </begin>
                  <begin>
                    <if loc="bg,370,11,370,13">
                      <and loc="bg,370,38,370,40" dtype_id="3">
                        <eq loc="bg,370,21,370,23" dtype_id="3">
                          <varref loc="bg,370,15,370,20" name="count" dtype_id="22"/>
                          <varref loc="bg,370,24,370,37" name="period_toggle" dtype_id="22"/>
                        </eq>
                        <varref loc="bg,370,41,370,57" name="half_period_done" dtype_id="3"/>
                      </and>
                      <begin>
                        <begin loc="bg,370,67,370,72">
                          <assign loc="bg,371,21,371,22" dtype_id="3">
                            <not loc="bg,371,23,371,24" dtype_id="3">
                              <varref loc="bg,371,24,371,36" name="o_out_divide" dtype_id="3"/>
                            </not>
                            <varref loc="bg,371,8,371,20" name="o_out_divide" dtype_id="3"/>
                          </assign>
                          <assign loc="bg,372,25,372,26" dtype_id="3">
                            <const loc="bg,372,27,372,31" name="1&apos;h0" dtype_id="3"/>
                            <varref loc="bg,372,8,372,24" name="half_period_done" dtype_id="3"/>
                          </assign>
                          <assign loc="bg,373,14,373,15" dtype_id="22">
                            <const loc="bg,373,16,373,17" name="32&apos;sh0" dtype_id="2"/>
                            <varref loc="bg,373,8,373,13" name="count" dtype_id="22"/>
                          </assign>
                        </begin>
                      </begin>
                    </if>
                  </begin>
                </if>
              </begin>
            </if>
            <if loc="bg,376,11,376,13">
              <not loc="bg,376,26,376,28" dtype_id="3">
                <varref loc="bg,376,15,376,25" name="first_rise" dtype_id="3"/>
              </not>
              <begin>
                <begin loc="bg,376,35,376,40">
                  <assign loc="bg,377,13,377,14" dtype_id="22">
                    <add loc="bg,377,21,377,22" dtype_id="22">
                      <const loc="bg,377,23,377,24" name="32&apos;sh1" dtype_id="2"/>
                      <varref loc="bg,377,15,377,20" name="count" dtype_id="22"/>
                    </add>
                    <varref loc="bg,377,7,377,12" name="count" dtype_id="22"/>
                  </assign>
                </begin>
              </begin>
            </if>
          </begin>
        </always>
      </begin>
      <always loc="bg,387,4,387,10">
        <sentree loc="bg,387,11,387,12">
          <senitem loc="bg,387,13,387,21" edgeType="CHANGED">
            <varref loc="bg,387,13,387,21" name="notifier" dtype_id="3"/>
          </senitem>
        </sentree>
        <begin loc="bg,387,23,387,28">
          <assign loc="bg,389,20,389,21" dtype_id="3">
            <const loc="bg,389,22,389,26" name="1&apos;bx" dtype_id="3"/>
            <varref loc="bg,389,7,389,19" name="o_out_divide" dtype_id="3"/>
          </assign>
        </begin>
      </always>
      <contassign loc="bg,210,9,210,14" dtype_id="3">
        <cond loc="bg,384,39,384,40" dtype_id="3">
          <eq loc="bg,384,33,384,35" dtype_id="3">
            <const loc="bg,384,36,384,37" name="32&apos;sh0" dtype_id="2"/>
            <varref loc="bg,189,20,189,33" name="period_toggle" dtype_id="22"/>
          </eq>
          <varref loc="bg,184,11,184,12" name="I" dtype_id="3"/>
          <varref loc="bg,192,10,192,22" name="o_out_divide" dtype_id="3"/>
        </cond>
        <varref loc="bg,210,9,210,14" name="O" dtype_id="3"/>
      </contassign>
      <contassign loc="bg,328,17,328,18" dtype_id="3">
        <and loc="bg,328,24,328,25" dtype_id="3">
          <varref loc="bg,182,11,182,13" name="CE" dtype_id="3"/>
          <varref loc="bg,184,11,184,12" name="I" dtype_id="3"/>
        </and>
        <varref loc="bg,328,17,328,18" name="i_ce" dtype_id="3"/>
      </contassign>
    </module>
    <module loc="bg,988,8,988,19" name="MMCME2_BASE__pi1" origName="MMCME2_BASE">
      <var loc="bg,989,22,989,31" name="BANDWIDTH" dtype_id="71" vartype="logic" origName="BANDWIDTH" param="true">
        <const loc="i,54,21,54,32" name="72&apos;h4f5054494d495a4544" dtype_id="71"/>
      </var>
      <var loc="bg,990,22,990,37" name="CLKFBOUT_MULT_F" dtype_id="4" vartype="real" origName="CLKFBOUT_MULT_F" param="true">
        <const loc="i,56,25,56,31" name="49.875" dtype_id="4"/>
      </var>
      <var loc="bg,991,22,991,36" name="CLKFBOUT_PHASE" dtype_id="4" vartype="real" origName="CLKFBOUT_PHASE" param="true">
        <const loc="i,57,25,57,28" name="0.0" dtype_id="4"/>
      </var>
      <var loc="bg,992,22,992,35" name="CLKIN1_PERIOD" dtype_id="4" vartype="real" origName="CLKIN1_PERIOD" param="true">
        <const loc="i,58,25,58,31" name="10.0" dtype_id="4"/>
      </var>
      <var loc="bg,993,22,993,38" name="CLKOUT0_DIVIDE_F" dtype_id="4" vartype="real" origName="CLKOUT0_DIVIDE_F" param="true">
        <const loc="i,64,25,64,30" name="4.375" dtype_id="4"/>
      </var>
      <var loc="bg,994,22,994,40" name="CLKOUT0_DUTY_CYCLE" dtype_id="4" vartype="real" origName="CLKOUT0_DUTY_CYCLE" param="true">
        <const loc="i,75,27,75,30" name="0.5" dtype_id="4"/>
      </var>
      <var loc="bg,995,22,995,35" name="CLKOUT0_PHASE" dtype_id="4" vartype="real" origName="CLKOUT0_PHASE" param="true">
        <const loc="i,85,22,85,25" name="0.0" dtype_id="4"/>
      </var>
      <var loc="bg,996,22,996,36" name="CLKOUT1_DIVIDE" dtype_id="22" vartype="integer" origName="CLKOUT1_DIVIDE" param="true">
        <const loc="i,66,23,66,24" name="32&apos;sh1" dtype_id="2"/>
      </var>
      <var loc="bg,997,22,997,40" name="CLKOUT1_DUTY_CYCLE" dtype_id="4" vartype="real" origName="CLKOUT1_DUTY_CYCLE" param="true">
        <const loc="i,76,27,76,30" name="0.5" dtype_id="4"/>
      </var>
      <var loc="bg,998,22,998,35" name="CLKOUT1_PHASE" dtype_id="4" vartype="real" origName="CLKOUT1_PHASE" param="true">
        <const loc="i,86,22,86,25" name="0.0" dtype_id="4"/>
      </var>
      <var loc="bg,999,22,999,36" name="CLKOUT2_DIVIDE" dtype_id="22" vartype="integer" origName="CLKOUT2_DIVIDE" param="true">
        <const loc="i,67,23,67,24" name="32&apos;sh5" dtype_id="2"/>
      </var>
      <var loc="bg,1000,22,1000,40" name="CLKOUT2_DUTY_CYCLE" dtype_id="4" vartype="real" origName="CLKOUT2_DUTY_CYCLE" param="true">
        <const loc="i,77,27,77,30" name="0.5" dtype_id="4"/>
      </var>
      <var loc="bg,1001,22,1001,35" name="CLKOUT2_PHASE" dtype_id="4" vartype="real" origName="CLKOUT2_PHASE" param="true">
        <const loc="i,87,22,87,25" name="0.0" dtype_id="4"/>
      </var>
      <var loc="bg,1002,22,1002,36" name="CLKOUT3_DIVIDE" dtype_id="22" vartype="integer" origName="CLKOUT3_DIVIDE" param="true">
        <const loc="i,68,23,68,24" name="32&apos;sh1" dtype_id="2"/>
      </var>
      <var loc="bg,1003,22,1003,40" name="CLKOUT3_DUTY_CYCLE" dtype_id="4" vartype="real" origName="CLKOUT3_DUTY_CYCLE" param="true">
        <const loc="i,78,27,78,30" name="0.5" dtype_id="4"/>
      </var>
      <var loc="bg,1004,22,1004,35" name="CLKOUT3_PHASE" dtype_id="4" vartype="real" origName="CLKOUT3_PHASE" param="true">
        <const loc="i,88,22,88,25" name="0.0" dtype_id="4"/>
      </var>
      <var loc="bg,1005,22,1005,37" name="CLKOUT4_CASCADE" dtype_id="72" vartype="logic" origName="CLKOUT4_CASCADE" param="true">
        <const loc="i,93,24,93,31" name="40&apos;h46414c5345" dtype_id="72"/>
      </var>
      <var loc="bg,1006,22,1006,36" name="CLKOUT4_DIVIDE" dtype_id="22" vartype="integer" origName="CLKOUT4_DIVIDE" param="true">
        <const loc="i,69,23,69,24" name="32&apos;sh1" dtype_id="2"/>
      </var>
      <var loc="bg,1007,22,1007,40" name="CLKOUT4_DUTY_CYCLE" dtype_id="4" vartype="real" origName="CLKOUT4_DUTY_CYCLE" param="true">
        <const loc="i,79,27,79,30" name="0.5" dtype_id="4"/>
      </var>
      <var loc="bg,1008,22,1008,35" name="CLKOUT4_PHASE" dtype_id="4" vartype="real" origName="CLKOUT4_PHASE" param="true">
        <const loc="i,89,22,89,25" name="0.0" dtype_id="4"/>
      </var>
      <var loc="bg,1009,22,1009,36" name="CLKOUT5_DIVIDE" dtype_id="22" vartype="integer" origName="CLKOUT5_DIVIDE" param="true">
        <const loc="i,70,23,70,24" name="32&apos;sh1" dtype_id="2"/>
      </var>
      <var loc="bg,1010,22,1010,40" name="CLKOUT5_DUTY_CYCLE" dtype_id="4" vartype="real" origName="CLKOUT5_DUTY_CYCLE" param="true">
        <const loc="i,80,27,80,30" name="0.5" dtype_id="4"/>
      </var>
      <var loc="bg,1011,22,1011,35" name="CLKOUT5_PHASE" dtype_id="4" vartype="real" origName="CLKOUT5_PHASE" param="true">
        <const loc="i,90,22,90,25" name="0.0" dtype_id="4"/>
      </var>
      <var loc="bg,1012,22,1012,36" name="CLKOUT6_DIVIDE" dtype_id="22" vartype="integer" origName="CLKOUT6_DIVIDE" param="true">
        <const loc="i,71,23,71,24" name="32&apos;sh1" dtype_id="2"/>
      </var>
      <var loc="bg,1013,22,1013,40" name="CLKOUT6_DUTY_CYCLE" dtype_id="4" vartype="real" origName="CLKOUT6_DUTY_CYCLE" param="true">
        <const loc="i,81,27,81,30" name="0.5" dtype_id="4"/>
      </var>
      <var loc="bg,1014,22,1014,35" name="CLKOUT6_PHASE" dtype_id="4" vartype="real" origName="CLKOUT6_PHASE" param="true">
        <const loc="i,91,22,91,25" name="0.0" dtype_id="4"/>
      </var>
      <var loc="bg,1015,22,1015,35" name="DIVCLK_DIVIDE" dtype_id="22" vartype="integer" origName="DIVCLK_DIVIDE" param="true">
        <const loc="i,55,25,55,26" name="32&apos;sh5" dtype_id="2"/>
      </var>
      <var loc="bg,1016,22,1016,33" name="REF_JITTER1" dtype_id="4" vartype="real" origName="REF_JITTER1" param="true">
        <const loc="i,94,20,94,23" name="0.0" dtype_id="4"/>
      </var>
      <var loc="bg,1017,22,1017,34" name="STARTUP_WAIT" dtype_id="72" vartype="logic" origName="STARTUP_WAIT" param="true">
        <const loc="i,95,21,95,28" name="40&apos;h46414c5345" dtype_id="72"/>
      </var>
      <var loc="bg,1019,11,1019,19" name="CLKFBOUT" dtype_id="3" dir="output" pinIndex="1" vartype="logic" origName="CLKFBOUT"/>
      <var loc="bg,1020,11,1020,20" name="CLKFBOUTB" dtype_id="3" dir="output" pinIndex="2" vartype="logic" origName="CLKFBOUTB"/>
      <var loc="bg,1021,11,1021,18" name="CLKOUT0" dtype_id="3" dir="output" pinIndex="3" vartype="logic" origName="CLKOUT0"/>
      <var loc="bg,1022,11,1022,19" name="CLKOUT0B" dtype_id="3" dir="output" pinIndex="4" vartype="logic" origName="CLKOUT0B"/>
      <var loc="bg,1023,11,1023,18" name="CLKOUT1" dtype_id="3" dir="output" pinIndex="5" vartype="logic" origName="CLKOUT1"/>
      <var loc="bg,1024,11,1024,19" name="CLKOUT1B" dtype_id="3" dir="output" pinIndex="6" vartype="logic" origName="CLKOUT1B"/>
      <var loc="bg,1025,11,1025,18" name="CLKOUT2" dtype_id="3" dir="output" pinIndex="7" vartype="logic" origName="CLKOUT2"/>
      <var loc="bg,1026,11,1026,19" name="CLKOUT2B" dtype_id="3" dir="output" pinIndex="8" vartype="logic" origName="CLKOUT2B"/>
      <var loc="bg,1027,11,1027,18" name="CLKOUT3" dtype_id="3" dir="output" pinIndex="9" vartype="logic" origName="CLKOUT3"/>
      <var loc="bg,1028,11,1028,19" name="CLKOUT3B" dtype_id="3" dir="output" pinIndex="10" vartype="logic" origName="CLKOUT3B"/>
      <var loc="bg,1029,11,1029,18" name="CLKOUT4" dtype_id="3" dir="output" pinIndex="11" vartype="logic" origName="CLKOUT4"/>
      <var loc="bg,1030,11,1030,18" name="CLKOUT5" dtype_id="3" dir="output" pinIndex="12" vartype="logic" origName="CLKOUT5"/>
      <var loc="bg,1031,11,1031,18" name="CLKOUT6" dtype_id="3" dir="output" pinIndex="13" vartype="logic" origName="CLKOUT6"/>
      <var loc="bg,1032,11,1032,17" name="LOCKED" dtype_id="3" dir="output" pinIndex="14" vartype="logic" origName="LOCKED"/>
      <var loc="bg,1033,11,1033,18" name="CLKFBIN" dtype_id="3" dir="input" pinIndex="15" vartype="logic" origName="CLKFBIN"/>
      <var loc="bg,1034,11,1034,17" name="CLKIN1" dtype_id="3" dir="input" pinIndex="16" vartype="logic" origName="CLKIN1"/>
      <var loc="bg,1035,11,1035,17" name="PWRDWN" dtype_id="3" dir="input" pinIndex="17" vartype="logic" origName="PWRDWN"/>
      <var loc="bg,1036,11,1036,14" name="RST" dtype_id="3" dir="input" pinIndex="18" vartype="logic" origName="RST"/>
    </module>
    <module loc="bg,129,8,129,14" name="IBUFDS__D54525545_IDz6" origName="IBUFDS">
      <var loc="bg,130,14,130,25" name="CAPACITANCE" dtype_id="71" vartype="logic" origName="CAPACITANCE" param="true">
        <const loc="bg,130,33,130,44" name="72&apos;h444f4e545f43415245" dtype_id="71"/>
      </var>
      <var loc="bg,131,14,131,23" name="DIFF_TERM" dtype_id="15" vartype="logic" origName="DIFF_TERM" param="true">
        <const loc="s,57,22,57,34" name="32&apos;h54525545" dtype_id="15"/>
      </var>
      <var loc="bg,132,14,132,22" name="DQS_BIAS" dtype_id="72" vartype="logic" origName="DQS_BIAS" param="true">
        <const loc="bg,132,33,132,40" name="40&apos;h46414c5345" dtype_id="72"/>
      </var>
      <var loc="bg,133,14,133,30" name="IBUF_DELAY_VALUE" dtype_id="8" vartype="logic" origName="IBUF_DELAY_VALUE" param="true">
        <const loc="bg,133,33,133,36" name="8&apos;h30" dtype_id="8"/>
      </var>
      <var loc="bg,134,14,134,26" name="IBUF_LOW_PWR" dtype_id="15" vartype="logic" origName="IBUF_LOW_PWR" param="true">
        <const loc="s,58,22,58,28" name="32&apos;h54525545" dtype_id="15"/>
      </var>
      <var loc="bg,135,14,135,29" name="IFD_DELAY_VALUE" dtype_id="15" vartype="logic" origName="IFD_DELAY_VALUE" param="true">
        <const loc="bg,135,33,135,39" name="32&apos;h4155544f" dtype_id="15"/>
      </var>
      <var loc="bg,136,14,136,24" name="IOSTANDARD" dtype_id="54" vartype="logic" origName="IOSTANDARD" param="true">
        <const loc="s,59,22,59,31" name="56&apos;h4c5644535f3235" dtype_id="54"/>
      </var>
      <var loc="bg,138,12,138,13" name="O" dtype_id="3" dir="output" pinIndex="1" vartype="logic" origName="O"/>
      <var loc="bg,139,12,139,13" name="I" dtype_id="3" dir="input" pinIndex="2" vartype="logic" origName="I"/>
      <var loc="bg,139,15,139,17" name="IB" dtype_id="3" dir="input" pinIndex="3" vartype="logic" origName="IB"/>
      <contassign loc="bg,141,13,141,14" dtype_id="3">
        <and loc="bg,141,17,141,18" dtype_id="3">
          <not loc="bg,141,19,141,20" dtype_id="3">
            <varref loc="bg,139,15,139,17" name="IB" dtype_id="3"/>
          </not>
          <varref loc="bg,139,12,139,13" name="I" dtype_id="3"/>
        </and>
        <varref loc="bg,141,13,141,14" name="O" dtype_id="3"/>
      </contassign>
    </module>
    <module loc="bg,177,8,177,12" name="BUFR__B4" origName="BUFR">
      <var loc="bg,178,14,178,25" name="BUFR_DIVIDE" dtype_id="2" vartype="logic" origName="BUFR_DIVIDE" param="true">
        <const loc="s,100,21,100,22" name="32&apos;sh4" dtype_id="2"/>
      </var>
      <var loc="bg,179,14,179,24" name="SIM_DEVICE" dtype_id="54" vartype="logic" origName="SIM_DEVICE" param="true">
        <const loc="s,101,21,101,29" name="56&apos;h37534552494553" dtype_id="54"/>
      </var>
      <var loc="bg,181,11,181,12" name="O" dtype_id="3" dir="output" pinIndex="1" vartype="logic" origName="O"/>
      <var loc="bg,182,11,182,13" name="CE" dtype_id="3" dir="input" pinIndex="2" vartype="logic" origName="CE"/>
      <var loc="bg,183,11,183,14" name="CLR" dtype_id="3" dir="input" pinIndex="3" vartype="logic" origName="CLR"/>
      <var loc="bg,184,11,184,12" name="I" dtype_id="3" dir="input" pinIndex="4" vartype="logic" origName="I"/>
      <var loc="bg,189,13,189,18" name="count" dtype_id="22" vartype="integer" origName="count"/>
      <var loc="bg,189,20,189,33" name="period_toggle" dtype_id="22" vartype="integer" origName="period_toggle"/>
      <var loc="bg,189,35,189,53" name="half_period_toggle" dtype_id="22" vartype="integer" origName="half_period_toggle"/>
      <var loc="bg,190,10,190,20" name="first_rise" dtype_id="3" vartype="logic" origName="first_rise"/>
      <var loc="bg,190,22,190,38" name="half_period_done" dtype_id="3" vartype="logic" origName="half_period_done"/>
      <var loc="bg,191,10,191,18" name="notifier" dtype_id="3" vartype="logic" origName="notifier"/>
      <var loc="bg,192,10,192,22" name="o_out_divide" dtype_id="3" vartype="logic" origName="o_out_divide"/>
      <initialstatic loc="bg,192,25,192,26">
        <assign loc="bg,192,25,192,26" dtype_id="3">
          <const loc="bg,192,25,192,26" name="1&apos;h0" dtype_id="3"/>
          <varref loc="bg,192,25,192,26" name="o_out_divide" dtype_id="3"/>
        </assign>
      </initialstatic>
      <var loc="bg,194,10,194,20" name="ce_enable1" dtype_id="3" vartype="logic" origName="ce_enable1"/>
      <var loc="bg,194,22,194,32" name="ce_enable2" dtype_id="3" vartype="logic" origName="ce_enable2"/>
      <var loc="bg,194,34,194,44" name="ce_enable3" dtype_id="3" vartype="logic" origName="ce_enable3"/>
      <var loc="bg,194,46,194,56" name="ce_enable4" dtype_id="3" vartype="logic" origName="ce_enable4"/>
      <var loc="bg,197,9,197,12" name="GSR" dtype_id="50" vartype="bit" origName="GSR"/>
      <initial loc="bg,198,5,198,12">
        <begin loc="bg,198,13,198,18">
          <assign loc="bg,199,12,199,13" dtype_id="50">
            <const loc="bg,199,14,199,18" name="1&apos;h1" dtype_id="3"/>
            <varref loc="bg,199,8,199,11" name="GSR" dtype_id="50"/>
          </assign>
          <delay loc="bg,200,8,200,9">
            <const loc="bg,200,9,200,10" name="32&apos;sh1" dtype_id="2"/>
            <assign loc="bg,201,12,201,13" dtype_id="50">
              <const loc="bg,201,14,201,18" name="1&apos;h0" dtype_id="3"/>
              <varref loc="bg,201,8,201,11" name="GSR" dtype_id="50"/>
            </assign>
          </delay>
        </begin>
      </initial>
      <var loc="bg,204,46,204,50" name="i_ce" dtype_id="3" vartype="logic" origName="i_ce"/>
      <initial loc="bg,212,5,212,12">
        <begin loc="bg,212,13,212,18">
          <case loc="bg,213,5,213,9">
            <const loc="bg,213,11,213,22" name="48&apos;h4" dtype_id="68"/>
            <caseitem loc="bg,214,16,214,17">
              <const loc="bg,214,7,214,15" name="48&apos;h425950415353" dtype_id="68"/>
              <assign loc="bg,214,32,214,33" dtype_id="22">
                <const loc="bg,214,34,214,35" name="32&apos;sh0" dtype_id="2"/>
                <varref loc="bg,214,18,214,31" name="period_toggle" dtype_id="22"/>
              </assign>
            </caseitem>
            <caseitem loc="bg,215,11,215,12">
              <const loc="bg,215,7,215,10" name="48&apos;h31" dtype_id="68"/>
              <begin loc="bg,215,13,215,18">
                <assign loc="bg,216,23,216,24" dtype_id="22">
                  <const loc="bg,216,25,216,26" name="32&apos;sh1" dtype_id="2"/>
                  <varref loc="bg,216,9,216,22" name="period_toggle" dtype_id="22"/>
                </assign>
                <assign loc="bg,217,28,217,29" dtype_id="22">
                  <const loc="bg,217,30,217,31" name="32&apos;sh1" dtype_id="2"/>
                  <varref loc="bg,217,9,217,27" name="half_period_toggle" dtype_id="22"/>
                </assign>
              </begin>
            </caseitem>
            <caseitem loc="bg,219,11,219,12">
              <const loc="bg,219,7,219,10" name="48&apos;h32" dtype_id="68"/>
              <begin loc="bg,219,13,219,18">
                <assign loc="bg,220,23,220,24" dtype_id="22">
                  <const loc="bg,220,25,220,26" name="32&apos;sh2" dtype_id="2"/>
                  <varref loc="bg,220,9,220,22" name="period_toggle" dtype_id="22"/>
                </assign>
                <assign loc="bg,221,28,221,29" dtype_id="22">
                  <const loc="bg,221,30,221,31" name="32&apos;sh2" dtype_id="2"/>
                  <varref loc="bg,221,9,221,27" name="half_period_toggle" dtype_id="22"/>
                </assign>
              </begin>
            </caseitem>
            <caseitem loc="bg,223,11,223,12">
              <const loc="bg,223,7,223,10" name="48&apos;h33" dtype_id="68"/>
              <begin loc="bg,223,13,223,18">
                <assign loc="bg,224,23,224,24" dtype_id="22">
                  <const loc="bg,224,25,224,26" name="32&apos;sh4" dtype_id="2"/>
                  <varref loc="bg,224,9,224,22" name="period_toggle" dtype_id="22"/>
                </assign>
                <assign loc="bg,225,28,225,29" dtype_id="22">
                  <const loc="bg,225,30,225,31" name="32&apos;sh2" dtype_id="2"/>
                  <varref loc="bg,225,9,225,27" name="half_period_toggle" dtype_id="22"/>
                </assign>
              </begin>
            </caseitem>
            <caseitem loc="bg,227,11,227,12">
              <const loc="bg,227,7,227,10" name="48&apos;h34" dtype_id="68"/>
              <begin loc="bg,227,13,227,18">
                <assign loc="bg,228,23,228,24" dtype_id="22">
                  <const loc="bg,228,25,228,26" name="32&apos;sh4" dtype_id="2"/>
                  <varref loc="bg,228,9,228,22" name="period_toggle" dtype_id="22"/>
                </assign>
                <assign loc="bg,229,28,229,29" dtype_id="22">
                  <const loc="bg,229,30,229,31" name="32&apos;sh4" dtype_id="2"/>
                  <varref loc="bg,229,9,229,27" name="half_period_toggle" dtype_id="22"/>
                </assign>
              </begin>
            </caseitem>
            <caseitem loc="bg,231,11,231,12">
              <const loc="bg,231,7,231,10" name="48&apos;h35" dtype_id="68"/>
              <begin loc="bg,231,13,231,18">
                <assign loc="bg,232,23,232,24" dtype_id="22">
                  <const loc="bg,232,25,232,26" name="32&apos;sh6" dtype_id="2"/>
                  <varref loc="bg,232,9,232,22" name="period_toggle" dtype_id="22"/>
                </assign>
                <assign loc="bg,233,28,233,29" dtype_id="22">
                  <const loc="bg,233,30,233,31" name="32&apos;sh4" dtype_id="2"/>
                  <varref loc="bg,233,9,233,27" name="half_period_toggle" dtype_id="22"/>
                </assign>
              </begin>
            </caseitem>
            <caseitem loc="bg,235,11,235,12">
              <const loc="bg,235,7,235,10" name="48&apos;h36" dtype_id="68"/>
              <begin loc="bg,235,13,235,18">
                <assign loc="bg,236,23,236,24" dtype_id="22">
                  <const loc="bg,236,25,236,26" name="32&apos;sh6" dtype_id="2"/>
                  <varref loc="bg,236,9,236,22" name="period_toggle" dtype_id="22"/>
                </assign>
                <assign loc="bg,237,28,237,29" dtype_id="22">
                  <const loc="bg,237,30,237,31" name="32&apos;sh6" dtype_id="2"/>
                  <varref loc="bg,237,9,237,27" name="half_period_toggle" dtype_id="22"/>
                </assign>
              </begin>
            </caseitem>
            <caseitem loc="bg,239,11,239,12">
              <const loc="bg,239,7,239,10" name="48&apos;h37" dtype_id="68"/>
              <begin loc="bg,239,13,239,18">
                <assign loc="bg,240,23,240,24" dtype_id="22">
                  <const loc="bg,240,25,240,26" name="32&apos;sh8" dtype_id="2"/>
                  <varref loc="bg,240,9,240,22" name="period_toggle" dtype_id="22"/>
                </assign>
                <assign loc="bg,241,28,241,29" dtype_id="22">
                  <const loc="bg,241,30,241,31" name="32&apos;sh6" dtype_id="2"/>
                  <varref loc="bg,241,9,241,27" name="half_period_toggle" dtype_id="22"/>
                </assign>
              </begin>
            </caseitem>
            <caseitem loc="bg,243,11,243,12">
              <const loc="bg,243,7,243,10" name="48&apos;h38" dtype_id="68"/>
              <begin loc="bg,243,13,243,18">
                <assign loc="bg,244,23,244,24" dtype_id="22">
                  <const loc="bg,244,25,244,26" name="32&apos;sh8" dtype_id="2"/>
                  <varref loc="bg,244,9,244,22" name="period_toggle" dtype_id="22"/>
                </assign>
                <assign loc="bg,245,28,245,29" dtype_id="22">
                  <const loc="bg,245,30,245,31" name="32&apos;sh8" dtype_id="2"/>
                  <varref loc="bg,245,9,245,27" name="half_period_toggle" dtype_id="22"/>
                </assign>
              </begin>
            </caseitem>
            <caseitem loc="bg,247,7,247,14">
              <begin loc="bg,247,17,247,22">
                <display loc="bg,248,15,248,23" displaytype="$display">
                  <sformatf loc="bg,248,15,248,23" name="Attribute Syntax Error : The attribute BUFR_DIVIDE on BUFR instance %m is set to    &#4;.  Legal values for this attribute are BYPASS, 1, 2, 3, 4, 5, 6, 7 or 8." dtype_id="69">
                    <scopename loc="bg,248,15,248,23" dtype_id="70"/>
                  </sformatf>
                </display>
                <delay loc="bg,249,21,249,22">
                  <const loc="bg,249,22,249,23" name="32&apos;sh1" dtype_id="2"/>
                  <finish loc="bg,249,24,249,31"/>
                </delay>
              </begin>
            </caseitem>
          </case>
          <case loc="bg,253,6,253,10">
            <const loc="bg,253,12,253,22" name="56&apos;h37534552494553" dtype_id="54"/>
            <caseitem loc="bg,254,19,254,20">
              <const loc="bg,254,9,254,18" name="56&apos;h56495254455834" dtype_id="54"/>
            </caseitem>
            <caseitem loc="bg,255,19,255,20">
              <const loc="bg,255,9,255,18" name="56&apos;h56495254455835" dtype_id="54"/>
            </caseitem>
            <caseitem loc="bg,256,19,256,20">
              <const loc="bg,256,9,256,18" name="56&apos;h56495254455836" dtype_id="54"/>
            </caseitem>
            <caseitem loc="bg,257,19,257,20">
              <const loc="bg,257,9,257,18" name="56&apos;h37534552494553" dtype_id="54"/>
            </caseitem>
            <caseitem loc="bg,258,9,258,16">
              <begin loc="bg,258,19,258,24">
                <display loc="bg,259,12,259,20" displaytype="$display">
                  <sformatf loc="bg,259,12,259,20" name="Attribute Syntax Error : The attribute SIM_DEVICE on BUFR instance %m is set to 7SERIES.  Legal values for this attribute are VIRTEX4 or VIRTEX5 or VIRTEX6 or 7SERIES." dtype_id="69">
                    <scopename loc="bg,259,12,259,20" dtype_id="70"/>
                  </sformatf>
                </display>
                <delay loc="bg,260,18,260,19">
                  <const loc="bg,260,19,260,20" name="32&apos;sh1" dtype_id="2"/>
                  <finish loc="bg,260,21,260,28"/>
                </delay>
              </begin>
            </caseitem>
          </case>
        </begin>
      </initial>
      <always loc="bg,267,3,267,9">
        <sentree loc="bg,267,10,267,11">
          <senitem loc="bg,267,22,267,28" edgeType="CHANGED">
            <varref loc="bg,267,22,267,28" name="CLR" dtype_id="3"/>
          </senitem>
          <senitem loc="bg,267,12,267,18" edgeType="CHANGED">
            <varref loc="bg,267,12,267,18" name="GSR" dtype_id="50"/>
          </senitem>
        </sentree>
        <begin loc="bg,267,30,267,35">
          <if loc="bg,268,6,268,8">
            <or loc="bg,268,25,268,27" dtype_id="3">
              <varref loc="bg,268,10,268,16" name="GSR" dtype_id="50"/>
              <varref loc="bg,268,28,268,34" name="CLR" dtype_id="3"/>
            </or>
            <begin>
              <begin loc="bg,268,44,268,49">
                <assign loc="bg,269,26,269,27" dtype_id="3">
                  <const loc="bg,269,28,269,32" name="1&apos;h0" dtype_id="3"/>
                  <varref loc="bg,269,9,269,21" name="o_out_divide" dtype_id="3"/>
                </assign>
                <assign loc="bg,270,26,270,27" dtype_id="22">
                  <const loc="bg,270,28,270,29" name="32&apos;sh0" dtype_id="2"/>
                  <varref loc="bg,270,9,270,14" name="count" dtype_id="22"/>
                </assign>
                <assign loc="bg,271,26,271,27" dtype_id="3">
                  <const loc="bg,271,28,271,32" name="1&apos;h1" dtype_id="3"/>
                  <varref loc="bg,271,9,271,19" name="first_rise" dtype_id="3"/>
                </assign>
                <assign loc="bg,272,26,272,27" dtype_id="3">
                  <const loc="bg,272,28,272,32" name="1&apos;h0" dtype_id="3"/>
                  <varref loc="bg,272,9,272,25" name="half_period_done" dtype_id="3"/>
                </assign>
              </begin>
            </begin>
          </if>
          <if loc="bg,275,6,275,8">
            <varref loc="bg,275,10,275,16" name="GSR" dtype_id="50"/>
            <begin>
              <begin loc="bg,275,26,275,31">
                <assign loc="bg,276,20,276,21" dtype_id="3">
                  <const loc="bg,276,22,276,26" name="1&apos;h0" dtype_id="3"/>
                  <varref loc="bg,276,9,276,19" name="ce_enable1" dtype_id="3"/>
                </assign>
                <assign loc="bg,277,20,277,21" dtype_id="3">
                  <const loc="bg,277,22,277,26" name="1&apos;h0" dtype_id="3"/>
                  <varref loc="bg,277,9,277,19" name="ce_enable2" dtype_id="3"/>
                </assign>
                <assign loc="bg,278,20,278,21" dtype_id="3">
                  <const loc="bg,278,22,278,26" name="1&apos;h0" dtype_id="3"/>
                  <varref loc="bg,278,9,278,19" name="ce_enable3" dtype_id="3"/>
                </assign>
                <assign loc="bg,279,20,279,21" dtype_id="3">
                  <const loc="bg,279,22,279,26" name="1&apos;h0" dtype_id="3"/>
                  <varref loc="bg,279,9,279,19" name="ce_enable4" dtype_id="3"/>
                </assign>
              </begin>
            </begin>
          </if>
        </begin>
      </always>
      <always loc="bg,314,5,314,11">
        <sentree loc="bg,314,12,314,13">
          <senitem loc="bg,314,14,314,21" edgeType="NEG">
            <varref loc="bg,314,22,314,26" name="I" dtype_id="3"/>
          </senitem>
        </sentree>
        <begin loc="bg,315,5,315,10">
          <assign loc="bg,320,19,320,20" dtype_id="3">
            <varref loc="bg,320,21,320,31" name="ce_enable3" dtype_id="3"/>
            <varref loc="bg,320,8,320,18" name="ce_enable4" dtype_id="3"/>
          </assign>
          <assign loc="bg,321,19,321,20" dtype_id="3">
            <varref loc="bg,321,21,321,31" name="ce_enable2" dtype_id="3"/>
            <varref loc="bg,321,8,321,18" name="ce_enable3" dtype_id="3"/>
          </assign>
          <assign loc="bg,322,19,322,20" dtype_id="3">
            <varref loc="bg,322,21,322,31" name="ce_enable1" dtype_id="3"/>
            <varref loc="bg,322,8,322,18" name="ce_enable2" dtype_id="3"/>
          </assign>
          <assign loc="bg,323,19,323,20" dtype_id="3">
            <varref loc="bg,323,21,323,26" name="CE" dtype_id="3"/>
            <varref loc="bg,323,8,323,18" name="ce_enable1" dtype_id="3"/>
          </assign>
        </begin>
      </always>
      <begin loc="bg,358,39,358,44" name="genblk1">
        <always loc="bg,359,8,359,14">
          <sentree loc="bg,359,15,359,16">
            <senitem loc="bg,359,17,359,21" edgeType="CHANGED">
              <varref loc="bg,359,17,359,21" name="i_ce" dtype_id="3"/>
            </senitem>
          </sentree>
          <begin loc="bg,360,8,360,13">
            <if loc="bg,361,12,361,14">
              <and loc="bg,361,29,361,31" dtype_id="3">
                <varref loc="bg,361,16,361,20" name="i_ce" dtype_id="3"/>
                <varref loc="bg,361,32,361,42" name="first_rise" dtype_id="3"/>
              </and>
              <begin>
                <begin loc="bg,361,52,361,57">
                  <assign loc="bg,362,21,362,22" dtype_id="3">
                    <const loc="bg,362,23,362,27" name="1&apos;h1" dtype_id="3"/>
                    <varref loc="bg,362,8,362,20" name="o_out_divide" dtype_id="3"/>
                  </assign>
                  <assign loc="bg,363,19,363,20" dtype_id="3">
                    <const loc="bg,363,21,363,25" name="1&apos;h0" dtype_id="3"/>
                    <varref loc="bg,363,8,363,18" name="first_rise" dtype_id="3"/>
                  </assign>
                </begin>
              </begin>
              <begin>
                <if loc="bg,365,11,365,13">
                  <and loc="bg,365,43,365,45" dtype_id="3">
                    <eq loc="bg,365,21,365,23" dtype_id="3">
                      <varref loc="bg,365,15,365,20" name="count" dtype_id="22"/>
                      <varref loc="bg,365,24,365,42" name="half_period_toggle" dtype_id="22"/>
                    </eq>
                    <not loc="bg,365,63,365,65" dtype_id="3">
                      <varref loc="bg,365,46,365,62" name="half_period_done" dtype_id="3"/>
                    </not>
                  </and>
                  <begin>
                    <begin loc="bg,365,72,365,77">
                      <assign loc="bg,366,28,366,29" dtype_id="3">
                        <not loc="bg,366,30,366,31" dtype_id="3">
                          <varref loc="bg,366,31,366,43" name="o_out_divide" dtype_id="3"/>
                        </not>
                        <varref loc="bg,366,15,366,27" name="o_out_divide" dtype_id="3"/>
                      </assign>
                      <assign loc="bg,367,26,367,27" dtype_id="3">
                        <const loc="bg,367,28,367,32" name="1&apos;h1" dtype_id="3"/>
                        <varref loc="bg,367,9,367,25" name="half_period_done" dtype_id="3"/>
                      </assign>
                      <assign loc="bg,368,14,368,15" dtype_id="22">
                        <const loc="bg,368,16,368,17" name="32&apos;sh0" dtype_id="2"/>
                        <varref loc="bg,368,8,368,13" name="count" dtype_id="22"/>
                      </assign>
                    </begin>
                  </begin>
                  <begin>
                    <if loc="bg,370,11,370,13">
                      <and loc="bg,370,38,370,40" dtype_id="3">
                        <eq loc="bg,370,21,370,23" dtype_id="3">
                          <varref loc="bg,370,15,370,20" name="count" dtype_id="22"/>
                          <varref loc="bg,370,24,370,37" name="period_toggle" dtype_id="22"/>
                        </eq>
                        <varref loc="bg,370,41,370,57" name="half_period_done" dtype_id="3"/>
                      </and>
                      <begin>
                        <begin loc="bg,370,67,370,72">
                          <assign loc="bg,371,21,371,22" dtype_id="3">
                            <not loc="bg,371,23,371,24" dtype_id="3">
                              <varref loc="bg,371,24,371,36" name="o_out_divide" dtype_id="3"/>
                            </not>
                            <varref loc="bg,371,8,371,20" name="o_out_divide" dtype_id="3"/>
                          </assign>
                          <assign loc="bg,372,25,372,26" dtype_id="3">
                            <const loc="bg,372,27,372,31" name="1&apos;h0" dtype_id="3"/>
                            <varref loc="bg,372,8,372,24" name="half_period_done" dtype_id="3"/>
                          </assign>
                          <assign loc="bg,373,14,373,15" dtype_id="22">
                            <const loc="bg,373,16,373,17" name="32&apos;sh0" dtype_id="2"/>
                            <varref loc="bg,373,8,373,13" name="count" dtype_id="22"/>
                          </assign>
                        </begin>
                      </begin>
                    </if>
                  </begin>
                </if>
              </begin>
            </if>
            <if loc="bg,376,11,376,13">
              <not loc="bg,376,26,376,28" dtype_id="3">
                <varref loc="bg,376,15,376,25" name="first_rise" dtype_id="3"/>
              </not>
              <begin>
                <begin loc="bg,376,35,376,40">
                  <assign loc="bg,377,13,377,14" dtype_id="22">
                    <add loc="bg,377,21,377,22" dtype_id="22">
                      <const loc="bg,377,23,377,24" name="32&apos;sh1" dtype_id="2"/>
                      <varref loc="bg,377,15,377,20" name="count" dtype_id="22"/>
                    </add>
                    <varref loc="bg,377,7,377,12" name="count" dtype_id="22"/>
                  </assign>
                </begin>
              </begin>
            </if>
          </begin>
        </always>
      </begin>
      <always loc="bg,387,4,387,10">
        <sentree loc="bg,387,11,387,12">
          <senitem loc="bg,387,13,387,21" edgeType="CHANGED">
            <varref loc="bg,387,13,387,21" name="notifier" dtype_id="3"/>
          </senitem>
        </sentree>
        <begin loc="bg,387,23,387,28">
          <assign loc="bg,389,20,389,21" dtype_id="3">
            <const loc="bg,389,22,389,26" name="1&apos;bx" dtype_id="3"/>
            <varref loc="bg,389,7,389,19" name="o_out_divide" dtype_id="3"/>
          </assign>
        </begin>
      </always>
      <contassign loc="bg,210,9,210,14" dtype_id="3">
        <cond loc="bg,384,39,384,40" dtype_id="3">
          <eq loc="bg,384,33,384,35" dtype_id="3">
            <const loc="bg,384,36,384,37" name="32&apos;sh0" dtype_id="2"/>
            <varref loc="bg,189,20,189,33" name="period_toggle" dtype_id="22"/>
          </eq>
          <varref loc="bg,184,11,184,12" name="I" dtype_id="3"/>
          <varref loc="bg,192,10,192,22" name="o_out_divide" dtype_id="3"/>
        </cond>
        <varref loc="bg,210,9,210,14" name="O" dtype_id="3"/>
      </contassign>
      <contassign loc="bg,328,17,328,18" dtype_id="3">
        <and loc="bg,328,24,328,25" dtype_id="3">
          <varref loc="bg,182,11,182,13" name="CE" dtype_id="3"/>
          <varref loc="bg,184,11,184,12" name="I" dtype_id="3"/>
        </and>
        <varref loc="bg,328,17,328,18" name="i_ce" dtype_id="3"/>
      </contassign>
    </module>
    <module loc="bg,412,8,412,16" name="IDELAYE2__pi2" origName="IDELAYE2">
      <var loc="bg,413,22,413,34" name="CINVCTRL_SEL" dtype_id="72" vartype="logic" origName="CINVCTRL_SEL" param="true">
        <const loc="t,74,31,74,38" name="40&apos;h46414c5345" dtype_id="72"/>
      </var>
      <var loc="bg,414,22,414,31" name="DELAY_SRC" dtype_id="54" vartype="logic" origName="DELAY_SRC" param="true">
        <const loc="t,75,31,75,40" name="56&apos;h4944415441494e" dtype_id="54"/>
      </var>
      <var loc="bg,415,22,415,43" name="HIGH_PERFORMANCE_MODE" dtype_id="15" vartype="logic" origName="HIGH_PERFORMANCE_MODE" param="true">
        <const loc="t,76,31,76,37" name="32&apos;h54525545" dtype_id="15"/>
      </var>
      <var loc="bg,416,22,416,33" name="IDELAY_TYPE" dtype_id="73" vartype="logic" origName="IDELAY_TYPE" param="true">
        <const loc="t,77,31,77,41" name="64&apos;h5641525f4c4f4144" dtype_id="73"/>
      </var>
      <var loc="bg,417,22,417,34" name="IDELAY_VALUE" dtype_id="22" vartype="integer" origName="IDELAY_VALUE" param="true">
        <const loc="t,78,31,78,32" name="32&apos;h3" dtype_id="15"/>
      </var>
      <var loc="bg,418,22,418,35" name="IS_C_INVERTED" dtype_id="57" vartype="logic" origName="IS_C_INVERTED" param="true">
        <const loc="bg,418,46,418,50" name="1&apos;h0" dtype_id="3"/>
      </var>
      <var loc="bg,419,22,419,40" name="IS_DATAIN_INVERTED" dtype_id="57" vartype="logic" origName="IS_DATAIN_INVERTED" param="true">
        <const loc="bg,419,46,419,50" name="1&apos;h0" dtype_id="3"/>
      </var>
      <var loc="bg,420,22,420,41" name="IS_IDATAIN_INVERTED" dtype_id="57" vartype="logic" origName="IS_IDATAIN_INVERTED" param="true">
        <const loc="bg,420,46,420,50" name="1&apos;h0" dtype_id="3"/>
      </var>
      <var loc="bg,421,22,421,30" name="PIPE_SEL" dtype_id="72" vartype="logic" origName="PIPE_SEL" param="true">
        <const loc="t,79,31,79,38" name="40&apos;h46414c5345" dtype_id="72"/>
      </var>
      <var loc="bg,422,22,422,38" name="REFCLK_FREQUENCY" dtype_id="4" vartype="real" origName="REFCLK_FREQUENCY" param="true">
        <const loc="t,80,31,80,36" name="199.5" dtype_id="4"/>
      </var>
      <var loc="bg,423,22,423,36" name="SIGNAL_PATTERN" dtype_id="15" vartype="logic" origName="SIGNAL_PATTERN" param="true">
        <const loc="t,82,31,82,37" name="32&apos;h44415441" dtype_id="15"/>
      </var>
      <var loc="bg,424,22,424,33" name="SIM_DELAY_D" dtype_id="22" vartype="integer" origName="SIM_DELAY_D" param="true">
        <const loc="bg,424,46,424,47" name="32&apos;sh0" dtype_id="2"/>
      </var>
      <var loc="bg,426,17,426,24" name="DATAOUT" dtype_id="3" dir="output" pinIndex="1" vartype="logic" origName="DATAOUT"/>
      <var loc="bg,427,17,427,28" name="CNTVALUEOUT" dtype_id="13" dir="output" pinIndex="2" vartype="logic" origName="CNTVALUEOUT"/>
      <var loc="bg,428,17,428,18" name="C" dtype_id="3" dir="input" pinIndex="3" vartype="logic" origName="C"/>
      <var loc="bg,429,17,429,19" name="CE" dtype_id="3" dir="input" pinIndex="4" vartype="logic" origName="CE"/>
      <var loc="bg,430,17,430,25" name="CINVCTRL" dtype_id="3" dir="input" pinIndex="5" vartype="logic" origName="CINVCTRL"/>
      <var loc="bg,431,17,431,23" name="DATAIN" dtype_id="3" dir="input" pinIndex="6" vartype="logic" origName="DATAIN"/>
      <var loc="bg,432,17,432,24" name="IDATAIN" dtype_id="3" dir="input" pinIndex="7" vartype="logic" origName="IDATAIN"/>
      <var loc="bg,433,17,433,20" name="INC" dtype_id="3" dir="input" pinIndex="8" vartype="logic" origName="INC"/>
      <var loc="bg,434,17,434,19" name="LD" dtype_id="3" dir="input" pinIndex="9" vartype="logic" origName="LD"/>
      <var loc="bg,435,17,435,25" name="LDPIPEEN" dtype_id="3" dir="input" pinIndex="10" vartype="logic" origName="LDPIPEEN"/>
      <var loc="bg,436,17,436,23" name="REGRST" dtype_id="3" dir="input" pinIndex="11" vartype="logic" origName="REGRST"/>
      <var loc="bg,437,17,437,27" name="CNTVALUEIN" dtype_id="13" dir="input" pinIndex="12" vartype="logic" origName="CNTVALUEIN"/>
      <var loc="bg,444,13,444,20" name="DELAY_D" dtype_id="22" vartype="integer" origName="DELAY_D"/>
      <initialstatic loc="bg,444,21,444,22">
        <assign loc="bg,444,21,444,22" dtype_id="22">
          <const loc="bg,444,21,444,22" name="32&apos;sh0" dtype_id="2"/>
          <varref loc="bg,444,21,444,22" name="DELAY_D" dtype_id="22"/>
        </assign>
      </initialstatic>
      <var loc="bg,448,9,448,12" name="GSR" dtype_id="50" vartype="bit" origName="GSR"/>
      <initial loc="bg,449,5,449,12">
        <begin loc="bg,449,13,449,18">
          <assign loc="bg,450,13,450,14" dtype_id="50">
            <const loc="bg,450,15,450,19" name="1&apos;h1" dtype_id="3"/>
            <varref loc="bg,450,9,450,12" name="GSR" dtype_id="50"/>
          </assign>
          <delay loc="bg,451,9,451,10">
            <const loc="bg,451,10,451,11" name="32&apos;sh1" dtype_id="2"/>
            <assign loc="bg,452,13,452,14" dtype_id="50">
              <const loc="bg,452,15,452,19" name="1&apos;h0" dtype_id="3"/>
              <varref loc="bg,452,9,452,12" name="GSR" dtype_id="50"/>
            </assign>
          </delay>
        </begin>
      </initial>
      <var loc="bg,455,11,455,24" name="CALC_TAPDELAY" dtype_id="4" vartype="real" origName="CALC_TAPDELAY"/>
      <var loc="bg,456,11,456,21" name="INIT_DELAY" dtype_id="4" vartype="real" origName="INIT_DELAY"/>
      <var loc="bg,459,16,459,31" name="MAX_DELAY_COUNT" dtype_id="2" vartype="logic" origName="MAX_DELAY_COUNT" localparam="true">
        <const loc="bg,459,34,459,36" name="32&apos;sh1f" dtype_id="2"/>
      </var>
      <var loc="bg,460,16,460,31" name="MIN_DELAY_COUNT" dtype_id="2" vartype="logic" origName="MIN_DELAY_COUNT" localparam="true">
        <const loc="bg,460,34,460,35" name="32&apos;sh0" dtype_id="2"/>
      </var>
      <var loc="bg,462,16,462,37" name="MAX_REFCLK_FREQUENCYL" dtype_id="4" vartype="real" origName="MAX_REFCLK_FREQUENCYL" localparam="true">
        <const loc="bg,462,40,462,45" name="210.0" dtype_id="4"/>
      </var>
      <var loc="bg,463,16,463,37" name="MIN_REFCLK_FREQUENCYL" dtype_id="4" vartype="real" origName="MIN_REFCLK_FREQUENCYL" localparam="true">
        <const loc="bg,463,40,463,45" name="190.0" dtype_id="4"/>
      </var>
      <var loc="bg,465,16,465,37" name="MAX_REFCLK_FREQUENCYH" dtype_id="4" vartype="real" origName="MAX_REFCLK_FREQUENCYH" localparam="true">
        <const loc="bg,465,40,465,45" name="410.0" dtype_id="4"/>
      </var>
      <var loc="bg,466,16,466,37" name="MIN_REFCLK_FREQUENCYH" dtype_id="4" vartype="real" origName="MIN_REFCLK_FREQUENCYH" localparam="true">
        <const loc="bg,466,40,466,45" name="290.0" dtype_id="4"/>
      </var>
      <var loc="bg,471,13,471,25" name="idelay_count" dtype_id="22" vartype="integer" origName="idelay_count"/>
      <var loc="bg,472,13,472,31" name="CNTVALUEIN_INTEGER" dtype_id="22" vartype="integer" origName="CNTVALUEIN_INTEGER"/>
      <var loc="bg,473,15,473,30" name="cntvalueout_pre" dtype_id="13" vartype="logic" origName="cntvalueout_pre"/>
      <var loc="bg,475,9,475,17" name="notifier" dtype_id="3" vartype="logic" origName="notifier"/>
      <var loc="bg,477,9,477,17" name="data_mux" dtype_id="3" vartype="logic" origName="data_mux"/>
      <initialstatic loc="bg,477,20,477,21">
        <assign loc="bg,477,20,477,21" dtype_id="3">
          <const loc="bg,477,20,477,21" name="1&apos;h0" dtype_id="3"/>
          <varref loc="bg,477,20,477,21" name="data_mux" dtype_id="3"/>
        </assign>
      </initialstatic>
      <var loc="bg,478,9,478,16" name="tap_out" dtype_id="3" vartype="logic" origName="tap_out"/>
      <initialstatic loc="bg,478,21,478,22">
        <assign loc="bg,478,21,478,22" dtype_id="3">
          <const loc="bg,478,21,478,22" name="1&apos;h0" dtype_id="3"/>
          <varref loc="bg,478,21,478,22" name="tap_out" dtype_id="3"/>
        </assign>
      </initialstatic>
      <var loc="bg,479,9,479,20" name="DATAOUT_reg" dtype_id="3" vartype="logic" origName="DATAOUT_reg"/>
      <initialstatic loc="bg,479,25,479,26">
        <assign loc="bg,479,25,479,26" dtype_id="3">
          <const loc="bg,479,25,479,26" name="1&apos;h0" dtype_id="3"/>
          <varref loc="bg,479,25,479,26" name="DATAOUT_reg" dtype_id="3"/>
        </assign>
      </initialstatic>
      <var loc="bg,481,10,481,23" name="delay_chain_0" dtype_id="3" vartype="logic" origName="delay_chain_0"/>
      <var loc="bg,481,26,481,39" name="delay_chain_1" dtype_id="3" vartype="logic" origName="delay_chain_1"/>
      <var loc="bg,481,42,481,55" name="delay_chain_2" dtype_id="3" vartype="logic" origName="delay_chain_2"/>
      <var loc="bg,481,58,481,71" name="delay_chain_3" dtype_id="3" vartype="logic" origName="delay_chain_3"/>
      <var loc="bg,482,10,482,23" name="delay_chain_4" dtype_id="3" vartype="logic" origName="delay_chain_4"/>
      <var loc="bg,482,26,482,39" name="delay_chain_5" dtype_id="3" vartype="logic" origName="delay_chain_5"/>
      <var loc="bg,482,42,482,55" name="delay_chain_6" dtype_id="3" vartype="logic" origName="delay_chain_6"/>
      <var loc="bg,482,58,482,71" name="delay_chain_7" dtype_id="3" vartype="logic" origName="delay_chain_7"/>
      <var loc="bg,483,10,483,23" name="delay_chain_8" dtype_id="3" vartype="logic" origName="delay_chain_8"/>
      <var loc="bg,483,26,483,39" name="delay_chain_9" dtype_id="3" vartype="logic" origName="delay_chain_9"/>
      <var loc="bg,483,42,483,56" name="delay_chain_10" dtype_id="3" vartype="logic" origName="delay_chain_10"/>
      <var loc="bg,483,58,483,72" name="delay_chain_11" dtype_id="3" vartype="logic" origName="delay_chain_11"/>
      <var loc="bg,484,10,484,24" name="delay_chain_12" dtype_id="3" vartype="logic" origName="delay_chain_12"/>
      <var loc="bg,484,26,484,40" name="delay_chain_13" dtype_id="3" vartype="logic" origName="delay_chain_13"/>
      <var loc="bg,484,42,484,56" name="delay_chain_14" dtype_id="3" vartype="logic" origName="delay_chain_14"/>
      <var loc="bg,484,58,484,72" name="delay_chain_15" dtype_id="3" vartype="logic" origName="delay_chain_15"/>
      <var loc="bg,485,10,485,24" name="delay_chain_16" dtype_id="3" vartype="logic" origName="delay_chain_16"/>
      <var loc="bg,485,26,485,40" name="delay_chain_17" dtype_id="3" vartype="logic" origName="delay_chain_17"/>
      <var loc="bg,485,42,485,56" name="delay_chain_18" dtype_id="3" vartype="logic" origName="delay_chain_18"/>
      <var loc="bg,485,58,485,72" name="delay_chain_19" dtype_id="3" vartype="logic" origName="delay_chain_19"/>
      <var loc="bg,486,10,486,24" name="delay_chain_20" dtype_id="3" vartype="logic" origName="delay_chain_20"/>
      <var loc="bg,486,26,486,40" name="delay_chain_21" dtype_id="3" vartype="logic" origName="delay_chain_21"/>
      <var loc="bg,486,42,486,56" name="delay_chain_22" dtype_id="3" vartype="logic" origName="delay_chain_22"/>
      <var loc="bg,486,58,486,72" name="delay_chain_23" dtype_id="3" vartype="logic" origName="delay_chain_23"/>
      <var loc="bg,487,10,487,24" name="delay_chain_24" dtype_id="3" vartype="logic" origName="delay_chain_24"/>
      <var loc="bg,487,26,487,40" name="delay_chain_25" dtype_id="3" vartype="logic" origName="delay_chain_25"/>
      <var loc="bg,487,42,487,56" name="delay_chain_26" dtype_id="3" vartype="logic" origName="delay_chain_26"/>
      <var loc="bg,487,58,487,72" name="delay_chain_27" dtype_id="3" vartype="logic" origName="delay_chain_27"/>
      <var loc="bg,488,10,488,24" name="delay_chain_28" dtype_id="3" vartype="logic" origName="delay_chain_28"/>
      <var loc="bg,488,26,488,40" name="delay_chain_29" dtype_id="3" vartype="logic" origName="delay_chain_29"/>
      <var loc="bg,488,42,488,56" name="delay_chain_30" dtype_id="3" vartype="logic" origName="delay_chain_30"/>
      <var loc="bg,488,58,488,72" name="delay_chain_31" dtype_id="3" vartype="logic" origName="delay_chain_31"/>
      <var loc="bg,490,10,490,14" name="c_in" dtype_id="3" vartype="logic" origName="c_in"/>
      <var loc="bg,492,10,492,18" name="clkin_in" dtype_id="3" vartype="logic" origName="clkin_in"/>
      <var loc="bg,498,10,498,20" name="odatain_in" dtype_id="3" vartype="logic" origName="odatain_in"/>
      <var loc="bg,500,10,500,14" name="t_in" dtype_id="3" vartype="logic" origName="t_in"/>
      <var loc="bg,507,14,507,30" name="qcntvalueout_reg" dtype_id="13" vartype="logic" origName="qcntvalueout_reg"/>
      <initialstatic loc="bg,507,33,507,37">
        <assign loc="bg,507,33,507,37" dtype_id="13">
          <const loc="bg,507,33,507,37" name="5&apos;h0" dtype_id="13"/>
          <varref loc="bg,507,33,507,37" name="qcntvalueout_reg" dtype_id="13"/>
        </assign>
      </initialstatic>
      <var loc="bg,508,14,508,30" name="qcntvalueout_mux" dtype_id="13" vartype="logic" origName="qcntvalueout_mux"/>
      <initialstatic loc="bg,508,33,508,37">
        <assign loc="bg,508,33,508,37" dtype_id="13">
          <const loc="bg,508,33,508,37" name="5&apos;h0" dtype_id="13"/>
          <varref loc="bg,508,33,508,37" name="qcntvalueout_mux" dtype_id="13"/>
        </assign>
      </initialstatic>
      <always loc="bg,516,5,516,11">
        <sentree loc="bg,516,12,516,13">
          <senitem loc="bg,516,14,516,21" edgeType="CHANGED">
            <varref loc="bg,516,14,516,21" name="tap_out" dtype_id="3"/>
          </senitem>
        </sentree>
        <assigndly loc="bg,517,20,517,22" dtype_id="3">
          <varref loc="bg,517,35,517,42" name="tap_out" dtype_id="3"/>
          <varref loc="bg,517,8,517,19" name="DATAOUT_reg" dtype_id="3"/>
          <delay loc="bg,517,23,517,24">
            <varref loc="bg,517,24,517,34" name="INIT_DELAY" dtype_id="4"/>
          </delay>
        </assigndly>
      </always>
      <always loc="bg,553,5,553,11">
        <sentree loc="bg,553,12,553,13">
          <senitem loc="bg,553,14,553,20" edgeType="CHANGED">
            <varref loc="bg,553,14,553,20" name="GSR" dtype_id="50"/>
          </senitem>
        </sentree>
        <begin loc="bg,553,22,553,27">
          <if loc="bg,554,9,554,11">
            <varref loc="bg,554,13,554,19" name="GSR" dtype_id="50"/>
            <begin>
              <begin loc="bg,554,29,554,34">
                <case loc="bg,560,17,560,21">
                  <const loc="bg,560,23,560,34" name="104&apos;h5641525f4c4f4144" dtype_id="74"/>
                  <caseitem loc="bg,561,52,561,53">
                    <const loc="bg,561,25,561,35" name="104&apos;h5641525f4c4f4144" dtype_id="74"/>
                    <const loc="bg,561,37,561,52" name="104&apos;h5641525f4c4f41445f50495045" dtype_id="74"/>
                    <assign loc="bg,561,67,561,68" dtype_id="22">
                      <const loc="bg,561,69,561,70" name="32&apos;sh0" dtype_id="2"/>
                      <varref loc="bg,561,54,561,66" name="idelay_count" dtype_id="22"/>
                    </assign>
                  </caseitem>
                  <caseitem loc="bg,562,45,562,46">
                    <const loc="bg,562,25,562,32" name="104&apos;h4649584544" dtype_id="74"/>
                    <const loc="bg,562,34,562,44" name="104&apos;h5641524941424c45" dtype_id="74"/>
                    <assign loc="bg,562,60,562,61" dtype_id="22">
                      <const loc="bg,562,62,562,74" name="32&apos;h3" dtype_id="22"/>
                      <varref loc="bg,562,47,562,59" name="idelay_count" dtype_id="22"/>
                    </assign>
                  </caseitem>
                </case>
              </begin>
            </begin>
          </if>
        </begin>
      </always>
      <initial loc="bg,589,5,589,12">
        <begin loc="bg,589,13,589,18">
          <case loc="bg,593,9,593,13">
            <const loc="bg,593,15,593,27" name="40&apos;h46414c5345" dtype_id="72"/>
            <caseitem loc="bg,594,29,594,30">
              <const loc="bg,594,13,594,19" name="40&apos;h54525545" dtype_id="72"/>
              <const loc="bg,594,21,594,28" name="40&apos;h46414c5345" dtype_id="72"/>
            </caseitem>
            <caseitem loc="bg,595,13,595,20">
              <begin loc="bg,595,23,595,28">
                <display loc="bg,596,16,596,24" displaytype="$display">
                  <sformatf loc="bg,596,16,596,24" name="Attribute Syntax Error : The attribute CINVCTRL_SEL on IDELAYE2 instance %m is set to FALSE.  Legal values for this attribute are TRUE or FALSE." dtype_id="69">
                    <scopename loc="bg,596,16,596,24" dtype_id="70"/>
                  </sformatf>
                </display>
                <delay loc="bg,597,16,597,17">
                  <const loc="bg,597,17,597,18" name="32&apos;sh1" dtype_id="2"/>
                  <finish loc="bg,597,19,597,26"/>
                </delay>
              </begin>
            </caseitem>
          </case>
          <case loc="bg,608,9,608,13">
            <const loc="bg,608,15,608,36" name="40&apos;h54525545" dtype_id="72"/>
            <caseitem loc="bg,609,29,609,30">
              <const loc="bg,609,13,609,19" name="40&apos;h54525545" dtype_id="72"/>
              <const loc="bg,609,21,609,28" name="40&apos;h46414c5345" dtype_id="72"/>
            </caseitem>
            <caseitem loc="bg,610,13,610,20">
              <begin loc="bg,610,23,610,28">
                <display loc="bg,611,16,611,24" displaytype="$display">
                  <sformatf loc="bg,611,16,611,24" name="Attribute Syntax Error : The attribute HIGH_PERFORMANCE_MODE on IDELAYE2 instance %m is set to TRUE.  Legal values for this attribute are TRUE or FALSE." dtype_id="69">
                    <scopename loc="bg,611,16,611,24" dtype_id="70"/>
                  </sformatf>
                </display>
                <delay loc="bg,612,16,612,17">
                  <const loc="bg,612,17,612,18" name="32&apos;sh1" dtype_id="2"/>
                  <finish loc="bg,612,19,612,26"/>
                </delay>
              </begin>
            </caseitem>
          </case>
          <case loc="bg,637,9,637,13">
            <const loc="bg,637,15,637,23" name="40&apos;h46414c5345" dtype_id="72"/>
            <caseitem loc="bg,638,29,638,30">
              <const loc="bg,638,13,638,19" name="40&apos;h54525545" dtype_id="72"/>
              <const loc="bg,638,21,638,28" name="40&apos;h46414c5345" dtype_id="72"/>
            </caseitem>
            <caseitem loc="bg,639,13,639,20">
              <begin loc="bg,639,23,639,28">
                <display loc="bg,640,16,640,24" displaytype="$display">
                  <sformatf loc="bg,640,16,640,24" name="Attribute Syntax Error : The attribute PIPE_SEL on IDELAYE2 instance %m is set to FALSE.  Legal values for this attribute are TRUE or FALSE." dtype_id="69">
                    <scopename loc="bg,640,16,640,24" dtype_id="70"/>
                  </sformatf>
                </display>
                <delay loc="bg,641,16,641,17">
                  <const loc="bg,641,17,641,18" name="32&apos;sh1" dtype_id="2"/>
                  <finish loc="bg,641,19,641,26"/>
                </delay>
              </begin>
            </caseitem>
          </case>
          <case loc="bg,659,9,659,13">
            <const loc="bg,659,15,659,29" name="40&apos;h44415441" dtype_id="72"/>
            <caseitem loc="bg,660,29,660,30">
              <const loc="bg,660,13,660,20" name="40&apos;h434c4f434b" dtype_id="72"/>
              <const loc="bg,660,22,660,28" name="40&apos;h44415441" dtype_id="72"/>
            </caseitem>
            <caseitem loc="bg,661,13,661,20">
              <begin loc="bg,661,23,661,28">
                <display loc="bg,662,16,662,24" displaytype="$display">
                  <sformatf loc="bg,662,16,662,24" name="Attribute Syntax Error : The attribute SIGNAL_PATTERN on IDELAYE2 instance %m is set to DATA.  Legal values for this attribute are DATA or CLOCK." dtype_id="69">
                    <scopename loc="bg,662,16,662,24" dtype_id="70"/>
                  </sformatf>
                </display>
                <delay loc="bg,663,16,663,17">
                  <const loc="bg,663,17,663,18" name="32&apos;sh1" dtype_id="2"/>
                  <finish loc="bg,663,19,663,26"/>
                </delay>
              </begin>
            </caseitem>
          </case>
          <assign loc="bg,670,20,670,21" dtype_id="4">
            <const loc="bg,670,22,670,25" name="600.0" dtype_id="4"/>
            <varref loc="bg,670,9,670,19" name="INIT_DELAY" dtype_id="4"/>
          </assign>
        </begin>
      </initial>
      <initial loc="bg,675,5,675,12">
        <begin loc="bg,675,13,675,18">
          <begin loc="bg,685,17,685,22">
            <assign loc="bg,686,39,686,40" dtype_id="4">
              <const loc="bg,686,41,686,43" name="78.0" dtype_id="4"/>
              <varref loc="bg,686,25,686,38" name="CALC_TAPDELAY" dtype_id="4"/>
            </assign>
          </begin>
        </begin>
      </initial>
      <begin loc="bg,704,20,704,26" name="genblk1">
        <always loc="bg,704,20,704,26">
          <sentree loc="bg,704,27,704,28">
            <senitem loc="bg,704,29,704,37" edgeType="CHANGED">
              <varref loc="bg,704,29,704,37" name="C" dtype_id="3"/>
            </senitem>
          </sentree>
          <assign loc="bg,704,44,704,45" dtype_id="3">
            <varref loc="bg,704,46,704,54" name="C" dtype_id="3"/>
            <varref loc="bg,704,39,704,43" name="c_in" dtype_id="3"/>
          </assign>
        </always>
      </begin>
      <always loc="bg,711,5,711,11">
        <sentree loc="bg,711,12,711,13">
          <senitem loc="bg,711,14,711,26" edgeType="CHANGED">
            <varref loc="bg,711,14,711,26" name="idelay_count" dtype_id="22"/>
          </senitem>
        </sentree>
        <begin loc="bg,711,28,711,33">
          <assign loc="bg,714,12,714,18" dtype_id="13">
            <sel loc="bg,714,37,714,49" dtype_id="13">
              <varref loc="bg,714,37,714,49" name="idelay_count" dtype_id="22"/>
              <const loc="bg,714,37,714,49" name="32&apos;h0" dtype_id="15"/>
              <const loc="bg,714,37,714,49" name="32&apos;h5" dtype_id="15"/>
            </sel>
            <varref loc="bg,714,19,714,34" name="cntvalueout_pre" dtype_id="13"/>
          </assign>
        </begin>
      </always>
      <always loc="bg,722,5,722,11">
        <sentree loc="bg,722,12,722,13">
          <senitem loc="bg,722,14,722,21" edgeType="POS">
            <varref loc="bg,722,22,722,26" name="c_in" dtype_id="3"/>
          </senitem>
        </sentree>
        <begin loc="bg,722,28,722,33">
          <if loc="bg,723,8,723,10">
            <varref loc="bg,723,12,723,21" name="REGRST" dtype_id="3"/>
            <begin>
              <assign loc="bg,724,32,724,33" dtype_id="13">
                <const loc="bg,724,34,724,38" name="5&apos;h0" dtype_id="13"/>
                <varref loc="bg,724,15,724,31" name="qcntvalueout_reg" dtype_id="13"/>
              </assign>
            </begin>
            <begin>
              <if loc="bg,725,13,725,15">
                <and loc="bg,725,35,725,37" dtype_id="3">
                  <not loc="bg,725,27,725,29" dtype_id="3">
                    <varref loc="bg,725,17,725,26" name="REGRST" dtype_id="3"/>
                  </not>
                  <varref loc="bg,725,38,725,49" name="LDPIPEEN" dtype_id="3"/>
                </and>
                <begin>
                  <begin loc="bg,725,59,725,64">
                    <assign loc="bg,726,32,726,33" dtype_id="13">
                      <sel loc="bg,726,35,726,53" dtype_id="13">
                        <varref loc="bg,726,35,726,53" name="CNTVALUEIN_INTEGER" dtype_id="22"/>
                        <const loc="bg,726,35,726,53" name="32&apos;h0" dtype_id="15"/>
                        <const loc="bg,726,35,726,53" name="32&apos;h5" dtype_id="15"/>
                      </sel>
                      <varref loc="bg,726,15,726,31" name="qcntvalueout_reg" dtype_id="13"/>
                    </assign>
                  </begin>
                </begin>
              </if>
            </begin>
          </if>
        </begin>
      </always>
      <begin loc="bg,733,20,733,26" name="genblk2">
        <always loc="bg,733,20,733,26">
          <sentree loc="bg,733,27,733,28">
            <senitem loc="bg,733,29,733,47" edgeType="CHANGED">
              <varref loc="bg,733,29,733,47" name="CNTVALUEIN_INTEGER" dtype_id="22"/>
            </senitem>
          </sentree>
          <assigndly loc="bg,733,68,733,70" dtype_id="13">
            <sel loc="bg,733,71,733,89" dtype_id="13">
              <varref loc="bg,733,71,733,89" name="CNTVALUEIN_INTEGER" dtype_id="22"/>
              <const loc="bg,733,71,733,89" name="32&apos;h0" dtype_id="15"/>
              <const loc="bg,733,71,733,89" name="32&apos;h5" dtype_id="15"/>
            </sel>
            <varref loc="bg,733,49,733,65" name="qcntvalueout_mux" dtype_id="13"/>
          </assigndly>
        </always>
      </begin>
      <always loc="bg,740,5,740,11">
        <sentree loc="bg,740,12,740,13">
          <senitem loc="bg,740,14,740,21" edgeType="POS">
            <varref loc="bg,740,22,740,26" name="c_in" dtype_id="3"/>
          </senitem>
        </sentree>
        <begin loc="bg,740,28,740,33">
          <begin loc="bg,742,101,742,106">
            <if loc="bg,743,13,743,15">
              <varref loc="bg,743,17,743,22" name="LD" dtype_id="3"/>
              <begin>
                <begin loc="bg,743,32,743,37">
                  <case loc="bg,744,17,744,21">
                    <const loc="bg,744,23,744,34" name="104&apos;h5641525f4c4f4144" dtype_id="74"/>
                    <caseitem loc="bg,745,36,745,37">
                      <const loc="bg,745,25,745,35" name="104&apos;h5641524941424c45" dtype_id="74"/>
                      <assign loc="bg,745,51,745,52" dtype_id="22">
                        <const loc="bg,745,53,745,65" name="32&apos;h3" dtype_id="22"/>
                        <varref loc="bg,745,38,745,50" name="idelay_count" dtype_id="22"/>
                      </assign>
                    </caseitem>
                    <caseitem loc="bg,746,53,746,54">
                      <const loc="bg,746,25,746,35" name="104&apos;h5641525f4c4f4144" dtype_id="74"/>
                      <const loc="bg,746,37,746,52" name="104&apos;h5641525f4c4f41445f50495045" dtype_id="74"/>
                      <assign loc="bg,746,68,746,69" dtype_id="22">
                        <extend loc="bg,746,70,746,86" dtype_id="22" width="32" widthminv="5">
                          <varref loc="bg,746,70,746,86" name="qcntvalueout_mux" dtype_id="13"/>
                        </extend>
                        <varref loc="bg,746,55,746,67" name="idelay_count" dtype_id="22"/>
                      </assign>
                    </caseitem>
                  </case>
                </begin>
              </begin>
              <begin>
                <if loc="bg,749,18,749,20">
                  <and loc="bg,749,36,749,38" dtype_id="3">
                    <not loc="bg,749,28,749,30" dtype_id="3">
                      <varref loc="bg,749,22,749,27" name="LD" dtype_id="3"/>
                    </not>
                    <varref loc="bg,749,39,749,44" name="CE" dtype_id="3"/>
                  </and>
                  <begin>
                    <begin loc="bg,749,54,749,59">
                      <if loc="bg,750,17,750,19">
                        <varref loc="bg,750,21,750,27" name="INC" dtype_id="3"/>
                        <begin>
                          <begin loc="bg,750,37,750,42">
                            <case loc="bg,751,21,751,25">
                              <const loc="bg,751,27,751,38" name="104&apos;h5641525f4c4f4144" dtype_id="74"/>
                              <caseitem loc="bg,752,65,752,66">
                                <const loc="bg,752,25,752,35" name="104&apos;h5641524941424c45" dtype_id="74"/>
                                <const loc="bg,752,37,752,47" name="104&apos;h5641525f4c4f4144" dtype_id="74"/>
                                <const loc="bg,752,49,752,64" name="104&apos;h5641525f4c4f41445f50495045" dtype_id="74"/>
                                <begin loc="bg,752,67,752,72">
                                  <if loc="bg,753,41,753,43">
                                    <gts loc="bg,753,58,753,59" dtype_id="3">
                                      <const loc="bg,753,60,753,75" name="32&apos;sh1f" dtype_id="2"/>
                                      <varref loc="bg,753,45,753,57" name="idelay_count" dtype_id="22"/>
                                    </gts>
                                    <begin>
                                      <assign loc="bg,754,56,754,57" dtype_id="22">
                                        <add loc="bg,754,71,754,72" dtype_id="22">
                                          <const loc="bg,754,73,754,74" name="32&apos;sh1" dtype_id="2"/>
                                          <varref loc="bg,754,58,754,70" name="idelay_count" dtype_id="22"/>
                                        </add>
                                        <varref loc="bg,754,43,754,55" name="idelay_count" dtype_id="22"/>
                                      </assign>
                                    </begin>
                                    <begin>
                                      <if loc="bg,755,46,755,48">
                                        <eq loc="bg,755,63,755,65" dtype_id="3">
                                          <const loc="bg,755,66,755,81" name="32&apos;sh1f" dtype_id="2"/>
                                          <varref loc="bg,755,50,755,62" name="idelay_count" dtype_id="22"/>
                                        </eq>
                                        <begin>
                                          <assign loc="bg,756,56,756,57" dtype_id="22">
                                            <const loc="bg,756,58,756,73" name="32&apos;sh0" dtype_id="2"/>
                                            <varref loc="bg,756,43,756,55" name="idelay_count" dtype_id="22"/>
                                          </assign>
                                        </begin>
                                      </if>
                                    </begin>
                                  </if>
                                </begin>
                              </caseitem>
                            </case>
                          </begin>
                        </begin>
                        <begin>
                          <if loc="bg,760,22,760,24">
                            <not loc="bg,760,33,760,35" dtype_id="3">
                              <varref loc="bg,760,26,760,32" name="INC" dtype_id="3"/>
                            </not>
                            <begin>
                              <begin loc="bg,760,42,760,47">
                                <case loc="bg,761,21,761,25">
                                  <const loc="bg,761,27,761,38" name="104&apos;h5641525f4c4f4144" dtype_id="74"/>
                                  <caseitem loc="bg,762,65,762,66">
                                    <const loc="bg,762,25,762,35" name="104&apos;h5641524941424c45" dtype_id="74"/>
                                    <const loc="bg,762,37,762,47" name="104&apos;h5641525f4c4f4144" dtype_id="74"/>
                                    <const loc="bg,762,49,762,64" name="104&apos;h5641525f4c4f41445f50495045" dtype_id="74"/>
                                    <begin loc="bg,762,67,762,72">
                                      <if loc="bg,763,41,763,43">
                                        <lts loc="bg,763,58,763,59" dtype_id="3">
                                          <const loc="bg,763,61,763,76" name="32&apos;sh0" dtype_id="2"/>
                                          <varref loc="bg,763,45,763,57" name="idelay_count" dtype_id="22"/>
                                        </lts>
                                        <begin>
                                          <assign loc="bg,764,56,764,57" dtype_id="22">
                                            <sub loc="bg,764,71,764,72" dtype_id="22">
                                              <varref loc="bg,764,58,764,70" name="idelay_count" dtype_id="22"/>
                                              <const loc="bg,764,73,764,74" name="32&apos;sh1" dtype_id="2"/>
                                            </sub>
                                            <varref loc="bg,764,43,764,55" name="idelay_count" dtype_id="22"/>
                                          </assign>
                                        </begin>
                                        <begin>
                                          <if loc="bg,765,46,765,48">
                                            <eq loc="bg,765,63,765,65" dtype_id="3">
                                              <const loc="bg,765,66,765,81" name="32&apos;sh0" dtype_id="2"/>
                                              <varref loc="bg,765,50,765,62" name="idelay_count" dtype_id="22"/>
                                            </eq>
                                            <begin>
                                              <assign loc="bg,766,56,766,57" dtype_id="22">
                                                <const loc="bg,766,58,766,73" name="32&apos;sh1f" dtype_id="2"/>
                                                <varref loc="bg,766,43,766,55" name="idelay_count" dtype_id="22"/>
                                              </assign>
                                            </begin>
                                          </if>
                                        </begin>
                                      </if>
                                    </begin>
                                  </caseitem>
                                </case>
                              </begin>
                            </begin>
                          </if>
                        </begin>
                      </if>
                    </begin>
                  </begin>
                </if>
              </begin>
            </if>
          </begin>
        </begin>
      </always>
      <always loc="bg,774,5,774,11">
        <sentree loc="bg,774,12,774,13">
          <senitem loc="bg,774,14,774,27" edgeType="CHANGED">
            <varref loc="bg,774,14,774,27" name="CNTVALUEIN" dtype_id="13"/>
          </senitem>
          <senitem loc="bg,774,31,774,37" edgeType="CHANGED">
            <varref loc="bg,774,31,774,37" name="GSR" dtype_id="50"/>
          </senitem>
        </sentree>
        <begin loc="bg,774,39,774,44">
          <case loc="bg,775,8,775,12">
            <varref loc="bg,775,14,775,27" name="CNTVALUEIN" dtype_id="13"/>
            <caseitem loc="bg,776,20,776,21">
              <const loc="bg,776,11,776,19" name="5&apos;h0" dtype_id="13"/>
              <assign loc="bg,776,22,776,28" dtype_id="22">
                <const loc="bg,776,50,776,51" name="32&apos;sh0" dtype_id="2"/>
                <varref loc="bg,776,29,776,47" name="CNTVALUEIN_INTEGER" dtype_id="22"/>
              </assign>
            </caseitem>
            <caseitem loc="bg,777,20,777,21">
              <const loc="bg,777,11,777,19" name="5&apos;h1" dtype_id="13"/>
              <assign loc="bg,777,22,777,28" dtype_id="22">
                <const loc="bg,777,50,777,51" name="32&apos;sh1" dtype_id="2"/>
                <varref loc="bg,777,29,777,47" name="CNTVALUEIN_INTEGER" dtype_id="22"/>
              </assign>
            </caseitem>
            <caseitem loc="bg,778,20,778,21">
              <const loc="bg,778,11,778,19" name="5&apos;h2" dtype_id="13"/>
              <assign loc="bg,778,22,778,28" dtype_id="22">
                <const loc="bg,778,50,778,51" name="32&apos;sh2" dtype_id="2"/>
                <varref loc="bg,778,29,778,47" name="CNTVALUEIN_INTEGER" dtype_id="22"/>
              </assign>
            </caseitem>
            <caseitem loc="bg,779,20,779,21">
              <const loc="bg,779,11,779,19" name="5&apos;h3" dtype_id="13"/>
              <assign loc="bg,779,22,779,28" dtype_id="22">
                <const loc="bg,779,50,779,51" name="32&apos;sh3" dtype_id="2"/>
                <varref loc="bg,779,29,779,47" name="CNTVALUEIN_INTEGER" dtype_id="22"/>
              </assign>
            </caseitem>
            <caseitem loc="bg,780,20,780,21">
              <const loc="bg,780,11,780,19" name="5&apos;h4" dtype_id="13"/>
              <assign loc="bg,780,22,780,28" dtype_id="22">
                <const loc="bg,780,50,780,51" name="32&apos;sh4" dtype_id="2"/>
                <varref loc="bg,780,29,780,47" name="CNTVALUEIN_INTEGER" dtype_id="22"/>
              </assign>
            </caseitem>
            <caseitem loc="bg,781,20,781,21">
              <const loc="bg,781,11,781,19" name="5&apos;h5" dtype_id="13"/>
              <assign loc="bg,781,22,781,28" dtype_id="22">
                <const loc="bg,781,50,781,51" name="32&apos;sh5" dtype_id="2"/>
                <varref loc="bg,781,29,781,47" name="CNTVALUEIN_INTEGER" dtype_id="22"/>
              </assign>
            </caseitem>
            <caseitem loc="bg,782,20,782,21">
              <const loc="bg,782,11,782,19" name="5&apos;h6" dtype_id="13"/>
              <assign loc="bg,782,22,782,28" dtype_id="22">
                <const loc="bg,782,50,782,51" name="32&apos;sh6" dtype_id="2"/>
                <varref loc="bg,782,29,782,47" name="CNTVALUEIN_INTEGER" dtype_id="22"/>
              </assign>
            </caseitem>
            <caseitem loc="bg,783,20,783,21">
              <const loc="bg,783,11,783,19" name="5&apos;h7" dtype_id="13"/>
              <assign loc="bg,783,22,783,28" dtype_id="22">
                <const loc="bg,783,50,783,51" name="32&apos;sh7" dtype_id="2"/>
                <varref loc="bg,783,29,783,47" name="CNTVALUEIN_INTEGER" dtype_id="22"/>
              </assign>
            </caseitem>
            <caseitem loc="bg,784,20,784,21">
              <const loc="bg,784,11,784,19" name="5&apos;h8" dtype_id="13"/>
              <assign loc="bg,784,22,784,28" dtype_id="22">
                <const loc="bg,784,50,784,51" name="32&apos;sh8" dtype_id="2"/>
                <varref loc="bg,784,29,784,47" name="CNTVALUEIN_INTEGER" dtype_id="22"/>
              </assign>
            </caseitem>
            <caseitem loc="bg,785,20,785,21">
              <const loc="bg,785,11,785,19" name="5&apos;h9" dtype_id="13"/>
              <assign loc="bg,785,22,785,28" dtype_id="22">
                <const loc="bg,785,50,785,51" name="32&apos;sh9" dtype_id="2"/>
                <varref loc="bg,785,29,785,47" name="CNTVALUEIN_INTEGER" dtype_id="22"/>
              </assign>
            </caseitem>
            <caseitem loc="bg,786,20,786,21">
              <const loc="bg,786,11,786,19" name="5&apos;ha" dtype_id="13"/>
              <assign loc="bg,786,22,786,28" dtype_id="22">
                <const loc="bg,786,50,786,52" name="32&apos;sha" dtype_id="2"/>
                <varref loc="bg,786,29,786,47" name="CNTVALUEIN_INTEGER" dtype_id="22"/>
              </assign>
            </caseitem>
            <caseitem loc="bg,787,20,787,21">
              <const loc="bg,787,11,787,19" name="5&apos;hb" dtype_id="13"/>
              <assign loc="bg,787,22,787,28" dtype_id="22">
                <const loc="bg,787,50,787,52" name="32&apos;shb" dtype_id="2"/>
                <varref loc="bg,787,29,787,47" name="CNTVALUEIN_INTEGER" dtype_id="22"/>
              </assign>
            </caseitem>
            <caseitem loc="bg,788,20,788,21">
              <const loc="bg,788,11,788,19" name="5&apos;hc" dtype_id="13"/>
              <assign loc="bg,788,22,788,28" dtype_id="22">
                <const loc="bg,788,50,788,52" name="32&apos;shc" dtype_id="2"/>
                <varref loc="bg,788,29,788,47" name="CNTVALUEIN_INTEGER" dtype_id="22"/>
              </assign>
            </caseitem>
            <caseitem loc="bg,789,20,789,21">
              <const loc="bg,789,11,789,19" name="5&apos;hd" dtype_id="13"/>
              <assign loc="bg,789,22,789,28" dtype_id="22">
                <const loc="bg,789,50,789,52" name="32&apos;shd" dtype_id="2"/>
                <varref loc="bg,789,29,789,47" name="CNTVALUEIN_INTEGER" dtype_id="22"/>
              </assign>
            </caseitem>
            <caseitem loc="bg,790,20,790,21">
              <const loc="bg,790,11,790,19" name="5&apos;he" dtype_id="13"/>
              <assign loc="bg,790,22,790,28" dtype_id="22">
                <const loc="bg,790,50,790,52" name="32&apos;she" dtype_id="2"/>
                <varref loc="bg,790,29,790,47" name="CNTVALUEIN_INTEGER" dtype_id="22"/>
              </assign>
            </caseitem>
            <caseitem loc="bg,791,20,791,21">
              <const loc="bg,791,11,791,19" name="5&apos;hf" dtype_id="13"/>
              <assign loc="bg,791,22,791,28" dtype_id="22">
                <const loc="bg,791,50,791,52" name="32&apos;shf" dtype_id="2"/>
                <varref loc="bg,791,29,791,47" name="CNTVALUEIN_INTEGER" dtype_id="22"/>
              </assign>
            </caseitem>
            <caseitem loc="bg,792,20,792,21">
              <const loc="bg,792,11,792,19" name="5&apos;h10" dtype_id="13"/>
              <assign loc="bg,792,22,792,28" dtype_id="22">
                <const loc="bg,792,50,792,52" name="32&apos;sh10" dtype_id="2"/>
                <varref loc="bg,792,29,792,47" name="CNTVALUEIN_INTEGER" dtype_id="22"/>
              </assign>
            </caseitem>
            <caseitem loc="bg,793,20,793,21">
              <const loc="bg,793,11,793,19" name="5&apos;h11" dtype_id="13"/>
              <assign loc="bg,793,22,793,28" dtype_id="22">
                <const loc="bg,793,50,793,52" name="32&apos;sh11" dtype_id="2"/>
                <varref loc="bg,793,29,793,47" name="CNTVALUEIN_INTEGER" dtype_id="22"/>
              </assign>
            </caseitem>
            <caseitem loc="bg,794,20,794,21">
              <const loc="bg,794,11,794,19" name="5&apos;h12" dtype_id="13"/>
              <assign loc="bg,794,22,794,28" dtype_id="22">
                <const loc="bg,794,50,794,52" name="32&apos;sh12" dtype_id="2"/>
                <varref loc="bg,794,29,794,47" name="CNTVALUEIN_INTEGER" dtype_id="22"/>
              </assign>
            </caseitem>
            <caseitem loc="bg,795,20,795,21">
              <const loc="bg,795,11,795,19" name="5&apos;h13" dtype_id="13"/>
              <assign loc="bg,795,22,795,28" dtype_id="22">
                <const loc="bg,795,50,795,52" name="32&apos;sh13" dtype_id="2"/>
                <varref loc="bg,795,29,795,47" name="CNTVALUEIN_INTEGER" dtype_id="22"/>
              </assign>
            </caseitem>
            <caseitem loc="bg,796,20,796,21">
              <const loc="bg,796,11,796,19" name="5&apos;h14" dtype_id="13"/>
              <assign loc="bg,796,22,796,28" dtype_id="22">
                <const loc="bg,796,50,796,52" name="32&apos;sh14" dtype_id="2"/>
                <varref loc="bg,796,29,796,47" name="CNTVALUEIN_INTEGER" dtype_id="22"/>
              </assign>
            </caseitem>
            <caseitem loc="bg,797,20,797,21">
              <const loc="bg,797,11,797,19" name="5&apos;h15" dtype_id="13"/>
              <assign loc="bg,797,22,797,28" dtype_id="22">
                <const loc="bg,797,50,797,52" name="32&apos;sh15" dtype_id="2"/>
                <varref loc="bg,797,29,797,47" name="CNTVALUEIN_INTEGER" dtype_id="22"/>
              </assign>
            </caseitem>
            <caseitem loc="bg,798,20,798,21">
              <const loc="bg,798,11,798,19" name="5&apos;h16" dtype_id="13"/>
              <assign loc="bg,798,22,798,28" dtype_id="22">
                <const loc="bg,798,50,798,52" name="32&apos;sh16" dtype_id="2"/>
                <varref loc="bg,798,29,798,47" name="CNTVALUEIN_INTEGER" dtype_id="22"/>
              </assign>
            </caseitem>
            <caseitem loc="bg,799,20,799,21">
              <const loc="bg,799,11,799,19" name="5&apos;h17" dtype_id="13"/>
              <assign loc="bg,799,22,799,28" dtype_id="22">
                <const loc="bg,799,50,799,52" name="32&apos;sh17" dtype_id="2"/>
                <varref loc="bg,799,29,799,47" name="CNTVALUEIN_INTEGER" dtype_id="22"/>
              </assign>
            </caseitem>
            <caseitem loc="bg,800,20,800,21">
              <const loc="bg,800,11,800,19" name="5&apos;h18" dtype_id="13"/>
              <assign loc="bg,800,22,800,28" dtype_id="22">
                <const loc="bg,800,50,800,52" name="32&apos;sh18" dtype_id="2"/>
                <varref loc="bg,800,29,800,47" name="CNTVALUEIN_INTEGER" dtype_id="22"/>
              </assign>
            </caseitem>
            <caseitem loc="bg,801,20,801,21">
              <const loc="bg,801,11,801,19" name="5&apos;h19" dtype_id="13"/>
              <assign loc="bg,801,22,801,28" dtype_id="22">
                <const loc="bg,801,50,801,52" name="32&apos;sh19" dtype_id="2"/>
                <varref loc="bg,801,29,801,47" name="CNTVALUEIN_INTEGER" dtype_id="22"/>
              </assign>
            </caseitem>
            <caseitem loc="bg,802,20,802,21">
              <const loc="bg,802,11,802,19" name="5&apos;h1a" dtype_id="13"/>
              <assign loc="bg,802,22,802,28" dtype_id="22">
                <const loc="bg,802,50,802,52" name="32&apos;sh1a" dtype_id="2"/>
                <varref loc="bg,802,29,802,47" name="CNTVALUEIN_INTEGER" dtype_id="22"/>
              </assign>
            </caseitem>
            <caseitem loc="bg,803,20,803,21">
              <const loc="bg,803,11,803,19" name="5&apos;h1b" dtype_id="13"/>
              <assign loc="bg,803,22,803,28" dtype_id="22">
                <const loc="bg,803,50,803,52" name="32&apos;sh1b" dtype_id="2"/>
                <varref loc="bg,803,29,803,47" name="CNTVALUEIN_INTEGER" dtype_id="22"/>
              </assign>
            </caseitem>
            <caseitem loc="bg,804,20,804,21">
              <const loc="bg,804,11,804,19" name="5&apos;h1c" dtype_id="13"/>
              <assign loc="bg,804,22,804,28" dtype_id="22">
                <const loc="bg,804,50,804,52" name="32&apos;sh1c" dtype_id="2"/>
                <varref loc="bg,804,29,804,47" name="CNTVALUEIN_INTEGER" dtype_id="22"/>
              </assign>
            </caseitem>
            <caseitem loc="bg,805,20,805,21">
              <const loc="bg,805,11,805,19" name="5&apos;h1d" dtype_id="13"/>
              <assign loc="bg,805,22,805,28" dtype_id="22">
                <const loc="bg,805,50,805,52" name="32&apos;sh1d" dtype_id="2"/>
                <varref loc="bg,805,29,805,47" name="CNTVALUEIN_INTEGER" dtype_id="22"/>
              </assign>
            </caseitem>
            <caseitem loc="bg,806,20,806,21">
              <const loc="bg,806,11,806,19" name="5&apos;h1e" dtype_id="13"/>
              <assign loc="bg,806,22,806,28" dtype_id="22">
                <const loc="bg,806,50,806,52" name="32&apos;sh1e" dtype_id="2"/>
                <varref loc="bg,806,29,806,47" name="CNTVALUEIN_INTEGER" dtype_id="22"/>
              </assign>
            </caseitem>
            <caseitem loc="bg,807,20,807,21">
              <const loc="bg,807,11,807,19" name="5&apos;h1f" dtype_id="13"/>
              <assign loc="bg,807,22,807,28" dtype_id="22">
                <const loc="bg,807,50,807,52" name="32&apos;sh1f" dtype_id="2"/>
                <varref loc="bg,807,29,807,47" name="CNTVALUEIN_INTEGER" dtype_id="22"/>
              </assign>
            </caseitem>
          </case>
        </begin>
      </always>
      <always loc="bg,815,5,815,11">
        <sentree loc="bg,815,12,815,13">
          <senitem loc="bg,815,14,815,23" edgeType="CHANGED">
            <varref loc="bg,815,14,815,23" name="DATAIN" dtype_id="3"/>
          </senitem>
          <senitem loc="bg,815,27,815,37" edgeType="CHANGED">
            <varref loc="bg,815,27,815,37" name="IDATAIN" dtype_id="3"/>
          </senitem>
        </sentree>
        <begin loc="bg,815,39,815,44">
          <case loc="bg,816,8,816,12">
            <const loc="bg,816,14,816,23" name="56&apos;h4944415441494e" dtype_id="54"/>
            <caseitem loc="bg,818,20,818,21">
              <const loc="bg,818,10,818,19" name="56&apos;h4944415441494e" dtype_id="54"/>
              <begin loc="bg,818,22,818,27">
                <assigndly loc="bg,819,32,819,34" dtype_id="3">
                  <varref loc="bg,819,35,819,45" name="IDATAIN" dtype_id="3"/>
                  <varref loc="bg,819,23,819,31" name="data_mux" dtype_id="3"/>
                </assigndly>
              </begin>
            </caseitem>
            <caseitem loc="bg,821,19,821,20">
              <const loc="bg,821,10,821,18" name="56&apos;h44415441494e" dtype_id="54"/>
              <begin loc="bg,821,21,821,26">
                <assigndly loc="bg,822,32,822,34" dtype_id="3">
                  <varref loc="bg,822,35,822,44" name="DATAIN" dtype_id="3"/>
                  <varref loc="bg,822,23,822,31" name="data_mux" dtype_id="3"/>
                </assigndly>
              </begin>
            </caseitem>
            <caseitem loc="bg,824,10,824,17">
              <begin loc="bg,824,20,824,25">
                <display loc="bg,825,24,825,32" displaytype="$display">
                  <sformatf loc="bg,825,24,825,32" name="Attribute Syntax Error : The attribute DELAY_SRC on X_IODELAYE2 instance %m is set to IDATAIN.  Legal values for this attribute are DATAIN or IDATAIN" dtype_id="69">
                    <scopename loc="bg,825,24,825,32" dtype_id="70"/>
                  </sformatf>
                </display>
                <finish loc="bg,826,24,826,31"/>
              </begin>
            </caseitem>
          </case>
        </begin>
      </always>
      <contassign loc="bg,836,42,836,43" dtype_id="3">
        <varref loc="bg,836,44,836,52" name="data_mux" dtype_id="3"/>
        <varref loc="bg,836,27,836,40" name="delay_chain_0" dtype_id="3"/>
        <delay loc="bg,836,12,836,13">
          <varref loc="bg,836,14,836,21" name="DELAY_D" dtype_id="22"/>
        </delay>
      </contassign>
      <contassign loc="bg,837,42,837,43" dtype_id="3">
        <varref loc="bg,837,44,837,57" name="delay_chain_0" dtype_id="3"/>
        <varref loc="bg,837,27,837,40" name="delay_chain_1" dtype_id="3"/>
        <delay loc="bg,837,12,837,13">
          <varref loc="bg,837,13,837,26" name="CALC_TAPDELAY" dtype_id="4"/>
        </delay>
      </contassign>
      <contassign loc="bg,838,42,838,43" dtype_id="3">
        <varref loc="bg,838,44,838,57" name="delay_chain_1" dtype_id="3"/>
        <varref loc="bg,838,27,838,40" name="delay_chain_2" dtype_id="3"/>
        <delay loc="bg,838,12,838,13">
          <varref loc="bg,838,13,838,26" name="CALC_TAPDELAY" dtype_id="4"/>
        </delay>
      </contassign>
      <contassign loc="bg,839,42,839,43" dtype_id="3">
        <varref loc="bg,839,44,839,57" name="delay_chain_2" dtype_id="3"/>
        <varref loc="bg,839,27,839,40" name="delay_chain_3" dtype_id="3"/>
        <delay loc="bg,839,12,839,13">
          <varref loc="bg,839,13,839,26" name="CALC_TAPDELAY" dtype_id="4"/>
        </delay>
      </contassign>
      <contassign loc="bg,840,42,840,43" dtype_id="3">
        <varref loc="bg,840,44,840,57" name="delay_chain_3" dtype_id="3"/>
        <varref loc="bg,840,27,840,40" name="delay_chain_4" dtype_id="3"/>
        <delay loc="bg,840,12,840,13">
          <varref loc="bg,840,13,840,26" name="CALC_TAPDELAY" dtype_id="4"/>
        </delay>
      </contassign>
      <contassign loc="bg,841,42,841,43" dtype_id="3">
        <varref loc="bg,841,44,841,57" name="delay_chain_4" dtype_id="3"/>
        <varref loc="bg,841,27,841,40" name="delay_chain_5" dtype_id="3"/>
        <delay loc="bg,841,12,841,13">
          <varref loc="bg,841,13,841,26" name="CALC_TAPDELAY" dtype_id="4"/>
        </delay>
      </contassign>
      <contassign loc="bg,842,42,842,43" dtype_id="3">
        <varref loc="bg,842,44,842,57" name="delay_chain_5" dtype_id="3"/>
        <varref loc="bg,842,27,842,40" name="delay_chain_6" dtype_id="3"/>
        <delay loc="bg,842,12,842,13">
          <varref loc="bg,842,13,842,26" name="CALC_TAPDELAY" dtype_id="4"/>
        </delay>
      </contassign>
      <contassign loc="bg,843,42,843,43" dtype_id="3">
        <varref loc="bg,843,44,843,57" name="delay_chain_6" dtype_id="3"/>
        <varref loc="bg,843,27,843,40" name="delay_chain_7" dtype_id="3"/>
        <delay loc="bg,843,12,843,13">
          <varref loc="bg,843,13,843,26" name="CALC_TAPDELAY" dtype_id="4"/>
        </delay>
      </contassign>
      <contassign loc="bg,844,42,844,43" dtype_id="3">
        <varref loc="bg,844,44,844,57" name="delay_chain_7" dtype_id="3"/>
        <varref loc="bg,844,27,844,40" name="delay_chain_8" dtype_id="3"/>
        <delay loc="bg,844,12,844,13">
          <varref loc="bg,844,13,844,26" name="CALC_TAPDELAY" dtype_id="4"/>
        </delay>
      </contassign>
      <contassign loc="bg,845,42,845,43" dtype_id="3">
        <varref loc="bg,845,44,845,57" name="delay_chain_8" dtype_id="3"/>
        <varref loc="bg,845,27,845,40" name="delay_chain_9" dtype_id="3"/>
        <delay loc="bg,845,12,845,13">
          <varref loc="bg,845,13,845,26" name="CALC_TAPDELAY" dtype_id="4"/>
        </delay>
      </contassign>
      <contassign loc="bg,846,42,846,43" dtype_id="3">
        <varref loc="bg,846,44,846,57" name="delay_chain_9" dtype_id="3"/>
        <varref loc="bg,846,27,846,41" name="delay_chain_10" dtype_id="3"/>
        <delay loc="bg,846,12,846,13">
          <varref loc="bg,846,13,846,26" name="CALC_TAPDELAY" dtype_id="4"/>
        </delay>
      </contassign>
      <contassign loc="bg,847,42,847,43" dtype_id="3">
        <varref loc="bg,847,44,847,58" name="delay_chain_10" dtype_id="3"/>
        <varref loc="bg,847,27,847,41" name="delay_chain_11" dtype_id="3"/>
        <delay loc="bg,847,12,847,13">
          <varref loc="bg,847,13,847,26" name="CALC_TAPDELAY" dtype_id="4"/>
        </delay>
      </contassign>
      <contassign loc="bg,848,42,848,43" dtype_id="3">
        <varref loc="bg,848,44,848,58" name="delay_chain_11" dtype_id="3"/>
        <varref loc="bg,848,27,848,41" name="delay_chain_12" dtype_id="3"/>
        <delay loc="bg,848,12,848,13">
          <varref loc="bg,848,13,848,26" name="CALC_TAPDELAY" dtype_id="4"/>
        </delay>
      </contassign>
      <contassign loc="bg,849,42,849,43" dtype_id="3">
        <varref loc="bg,849,44,849,58" name="delay_chain_12" dtype_id="3"/>
        <varref loc="bg,849,27,849,41" name="delay_chain_13" dtype_id="3"/>
        <delay loc="bg,849,12,849,13">
          <varref loc="bg,849,13,849,26" name="CALC_TAPDELAY" dtype_id="4"/>
        </delay>
      </contassign>
      <contassign loc="bg,850,42,850,43" dtype_id="3">
        <varref loc="bg,850,44,850,58" name="delay_chain_13" dtype_id="3"/>
        <varref loc="bg,850,27,850,41" name="delay_chain_14" dtype_id="3"/>
        <delay loc="bg,850,12,850,13">
          <varref loc="bg,850,13,850,26" name="CALC_TAPDELAY" dtype_id="4"/>
        </delay>
      </contassign>
      <contassign loc="bg,851,42,851,43" dtype_id="3">
        <varref loc="bg,851,44,851,58" name="delay_chain_14" dtype_id="3"/>
        <varref loc="bg,851,27,851,41" name="delay_chain_15" dtype_id="3"/>
        <delay loc="bg,851,12,851,13">
          <varref loc="bg,851,13,851,26" name="CALC_TAPDELAY" dtype_id="4"/>
        </delay>
      </contassign>
      <contassign loc="bg,852,42,852,43" dtype_id="3">
        <varref loc="bg,852,44,852,58" name="delay_chain_15" dtype_id="3"/>
        <varref loc="bg,852,27,852,41" name="delay_chain_16" dtype_id="3"/>
        <delay loc="bg,852,12,852,13">
          <varref loc="bg,852,13,852,26" name="CALC_TAPDELAY" dtype_id="4"/>
        </delay>
      </contassign>
      <contassign loc="bg,853,42,853,43" dtype_id="3">
        <varref loc="bg,853,44,853,58" name="delay_chain_16" dtype_id="3"/>
        <varref loc="bg,853,27,853,41" name="delay_chain_17" dtype_id="3"/>
        <delay loc="bg,853,12,853,13">
          <varref loc="bg,853,13,853,26" name="CALC_TAPDELAY" dtype_id="4"/>
        </delay>
      </contassign>
      <contassign loc="bg,854,42,854,43" dtype_id="3">
        <varref loc="bg,854,44,854,58" name="delay_chain_17" dtype_id="3"/>
        <varref loc="bg,854,27,854,41" name="delay_chain_18" dtype_id="3"/>
        <delay loc="bg,854,12,854,13">
          <varref loc="bg,854,13,854,26" name="CALC_TAPDELAY" dtype_id="4"/>
        </delay>
      </contassign>
      <contassign loc="bg,855,42,855,43" dtype_id="3">
        <varref loc="bg,855,44,855,58" name="delay_chain_18" dtype_id="3"/>
        <varref loc="bg,855,27,855,41" name="delay_chain_19" dtype_id="3"/>
        <delay loc="bg,855,12,855,13">
          <varref loc="bg,855,13,855,26" name="CALC_TAPDELAY" dtype_id="4"/>
        </delay>
      </contassign>
      <contassign loc="bg,856,42,856,43" dtype_id="3">
        <varref loc="bg,856,44,856,58" name="delay_chain_19" dtype_id="3"/>
        <varref loc="bg,856,27,856,41" name="delay_chain_20" dtype_id="3"/>
        <delay loc="bg,856,12,856,13">
          <varref loc="bg,856,13,856,26" name="CALC_TAPDELAY" dtype_id="4"/>
        </delay>
      </contassign>
      <contassign loc="bg,857,42,857,43" dtype_id="3">
        <varref loc="bg,857,44,857,58" name="delay_chain_20" dtype_id="3"/>
        <varref loc="bg,857,27,857,41" name="delay_chain_21" dtype_id="3"/>
        <delay loc="bg,857,12,857,13">
          <varref loc="bg,857,13,857,26" name="CALC_TAPDELAY" dtype_id="4"/>
        </delay>
      </contassign>
      <contassign loc="bg,858,42,858,43" dtype_id="3">
        <varref loc="bg,858,44,858,58" name="delay_chain_21" dtype_id="3"/>
        <varref loc="bg,858,27,858,41" name="delay_chain_22" dtype_id="3"/>
        <delay loc="bg,858,12,858,13">
          <varref loc="bg,858,13,858,26" name="CALC_TAPDELAY" dtype_id="4"/>
        </delay>
      </contassign>
      <contassign loc="bg,859,42,859,43" dtype_id="3">
        <varref loc="bg,859,44,859,58" name="delay_chain_22" dtype_id="3"/>
        <varref loc="bg,859,27,859,41" name="delay_chain_23" dtype_id="3"/>
        <delay loc="bg,859,12,859,13">
          <varref loc="bg,859,13,859,26" name="CALC_TAPDELAY" dtype_id="4"/>
        </delay>
      </contassign>
      <contassign loc="bg,860,42,860,43" dtype_id="3">
        <varref loc="bg,860,44,860,58" name="delay_chain_23" dtype_id="3"/>
        <varref loc="bg,860,27,860,41" name="delay_chain_24" dtype_id="3"/>
        <delay loc="bg,860,12,860,13">
          <varref loc="bg,860,13,860,26" name="CALC_TAPDELAY" dtype_id="4"/>
        </delay>
      </contassign>
      <contassign loc="bg,861,42,861,43" dtype_id="3">
        <varref loc="bg,861,44,861,58" name="delay_chain_24" dtype_id="3"/>
        <varref loc="bg,861,27,861,41" name="delay_chain_25" dtype_id="3"/>
        <delay loc="bg,861,12,861,13">
          <varref loc="bg,861,13,861,26" name="CALC_TAPDELAY" dtype_id="4"/>
        </delay>
      </contassign>
      <contassign loc="bg,862,42,862,43" dtype_id="3">
        <varref loc="bg,862,44,862,58" name="delay_chain_25" dtype_id="3"/>
        <varref loc="bg,862,27,862,41" name="delay_chain_26" dtype_id="3"/>
        <delay loc="bg,862,12,862,13">
          <varref loc="bg,862,13,862,26" name="CALC_TAPDELAY" dtype_id="4"/>
        </delay>
      </contassign>
      <contassign loc="bg,863,42,863,43" dtype_id="3">
        <varref loc="bg,863,44,863,58" name="delay_chain_26" dtype_id="3"/>
        <varref loc="bg,863,27,863,41" name="delay_chain_27" dtype_id="3"/>
        <delay loc="bg,863,12,863,13">
          <varref loc="bg,863,13,863,26" name="CALC_TAPDELAY" dtype_id="4"/>
        </delay>
      </contassign>
      <contassign loc="bg,864,42,864,43" dtype_id="3">
        <varref loc="bg,864,44,864,58" name="delay_chain_27" dtype_id="3"/>
        <varref loc="bg,864,27,864,41" name="delay_chain_28" dtype_id="3"/>
        <delay loc="bg,864,12,864,13">
          <varref loc="bg,864,13,864,26" name="CALC_TAPDELAY" dtype_id="4"/>
        </delay>
      </contassign>
      <contassign loc="bg,865,42,865,43" dtype_id="3">
        <varref loc="bg,865,44,865,58" name="delay_chain_28" dtype_id="3"/>
        <varref loc="bg,865,27,865,41" name="delay_chain_29" dtype_id="3"/>
        <delay loc="bg,865,12,865,13">
          <varref loc="bg,865,13,865,26" name="CALC_TAPDELAY" dtype_id="4"/>
        </delay>
      </contassign>
      <contassign loc="bg,866,42,866,43" dtype_id="3">
        <varref loc="bg,866,44,866,58" name="delay_chain_29" dtype_id="3"/>
        <varref loc="bg,866,27,866,41" name="delay_chain_30" dtype_id="3"/>
        <delay loc="bg,866,12,866,13">
          <varref loc="bg,866,13,866,26" name="CALC_TAPDELAY" dtype_id="4"/>
        </delay>
      </contassign>
      <contassign loc="bg,867,42,867,43" dtype_id="3">
        <varref loc="bg,867,44,867,58" name="delay_chain_30" dtype_id="3"/>
        <varref loc="bg,867,27,867,41" name="delay_chain_31" dtype_id="3"/>
        <delay loc="bg,867,12,867,13">
          <varref loc="bg,867,13,867,26" name="CALC_TAPDELAY" dtype_id="4"/>
        </delay>
      </contassign>
      <always loc="bg,872,5,872,11">
        <sentree loc="bg,872,12,872,13">
          <senitem loc="bg,872,14,872,26" edgeType="CHANGED">
            <varref loc="bg,872,14,872,26" name="idelay_count" dtype_id="22"/>
          </senitem>
        </sentree>
        <begin loc="bg,872,28,872,33">
          <case loc="bg,873,9,873,13">
            <varref loc="bg,873,15,873,27" name="idelay_count" dtype_id="22"/>
            <caseitem loc="bg,874,14,874,15">
              <const loc="bg,874,13,874,14" name="32&apos;sh0" dtype_id="2"/>
              <assign loc="bg,874,17,874,23" dtype_id="3">
                <varref loc="bg,874,34,874,47" name="delay_chain_0" dtype_id="3"/>
                <varref loc="bg,874,24,874,31" name="tap_out" dtype_id="3"/>
              </assign>
            </caseitem>
            <caseitem loc="bg,875,14,875,15">
              <const loc="bg,875,13,875,14" name="32&apos;sh1" dtype_id="2"/>
              <assign loc="bg,875,17,875,23" dtype_id="3">
                <varref loc="bg,875,34,875,47" name="delay_chain_1" dtype_id="3"/>
                <varref loc="bg,875,24,875,31" name="tap_out" dtype_id="3"/>
              </assign>
            </caseitem>
            <caseitem loc="bg,876,14,876,15">
              <const loc="bg,876,13,876,14" name="32&apos;sh2" dtype_id="2"/>
              <assign loc="bg,876,17,876,23" dtype_id="3">
                <varref loc="bg,876,34,876,47" name="delay_chain_2" dtype_id="3"/>
                <varref loc="bg,876,24,876,31" name="tap_out" dtype_id="3"/>
              </assign>
            </caseitem>
            <caseitem loc="bg,877,14,877,15">
              <const loc="bg,877,13,877,14" name="32&apos;sh3" dtype_id="2"/>
              <assign loc="bg,877,17,877,23" dtype_id="3">
                <varref loc="bg,877,34,877,47" name="delay_chain_3" dtype_id="3"/>
                <varref loc="bg,877,24,877,31" name="tap_out" dtype_id="3"/>
              </assign>
            </caseitem>
            <caseitem loc="bg,878,14,878,15">
              <const loc="bg,878,13,878,14" name="32&apos;sh4" dtype_id="2"/>
              <assign loc="bg,878,17,878,23" dtype_id="3">
                <varref loc="bg,878,34,878,47" name="delay_chain_4" dtype_id="3"/>
                <varref loc="bg,878,24,878,31" name="tap_out" dtype_id="3"/>
              </assign>
            </caseitem>
            <caseitem loc="bg,879,14,879,15">
              <const loc="bg,879,13,879,14" name="32&apos;sh5" dtype_id="2"/>
              <assign loc="bg,879,17,879,23" dtype_id="3">
                <varref loc="bg,879,34,879,47" name="delay_chain_5" dtype_id="3"/>
                <varref loc="bg,879,24,879,31" name="tap_out" dtype_id="3"/>
              </assign>
            </caseitem>
            <caseitem loc="bg,880,14,880,15">
              <const loc="bg,880,13,880,14" name="32&apos;sh6" dtype_id="2"/>
              <assign loc="bg,880,17,880,23" dtype_id="3">
                <varref loc="bg,880,34,880,47" name="delay_chain_6" dtype_id="3"/>
                <varref loc="bg,880,24,880,31" name="tap_out" dtype_id="3"/>
              </assign>
            </caseitem>
            <caseitem loc="bg,881,14,881,15">
              <const loc="bg,881,13,881,14" name="32&apos;sh7" dtype_id="2"/>
              <assign loc="bg,881,17,881,23" dtype_id="3">
                <varref loc="bg,881,34,881,47" name="delay_chain_7" dtype_id="3"/>
                <varref loc="bg,881,24,881,31" name="tap_out" dtype_id="3"/>
              </assign>
            </caseitem>
            <caseitem loc="bg,882,14,882,15">
              <const loc="bg,882,13,882,14" name="32&apos;sh8" dtype_id="2"/>
              <assign loc="bg,882,17,882,23" dtype_id="3">
                <varref loc="bg,882,34,882,47" name="delay_chain_8" dtype_id="3"/>
                <varref loc="bg,882,24,882,31" name="tap_out" dtype_id="3"/>
              </assign>
            </caseitem>
            <caseitem loc="bg,883,14,883,15">
              <const loc="bg,883,13,883,14" name="32&apos;sh9" dtype_id="2"/>
              <assign loc="bg,883,17,883,23" dtype_id="3">
                <varref loc="bg,883,34,883,47" name="delay_chain_9" dtype_id="3"/>
                <varref loc="bg,883,24,883,31" name="tap_out" dtype_id="3"/>
              </assign>
            </caseitem>
            <caseitem loc="bg,884,15,884,16">
              <const loc="bg,884,13,884,15" name="32&apos;sha" dtype_id="2"/>
              <assign loc="bg,884,17,884,23" dtype_id="3">
                <varref loc="bg,884,34,884,48" name="delay_chain_10" dtype_id="3"/>
                <varref loc="bg,884,24,884,31" name="tap_out" dtype_id="3"/>
              </assign>
            </caseitem>
            <caseitem loc="bg,885,15,885,16">
              <const loc="bg,885,13,885,15" name="32&apos;shb" dtype_id="2"/>
              <assign loc="bg,885,17,885,23" dtype_id="3">
                <varref loc="bg,885,34,885,48" name="delay_chain_11" dtype_id="3"/>
                <varref loc="bg,885,24,885,31" name="tap_out" dtype_id="3"/>
              </assign>
            </caseitem>
            <caseitem loc="bg,886,15,886,16">
              <const loc="bg,886,13,886,15" name="32&apos;shc" dtype_id="2"/>
              <assign loc="bg,886,17,886,23" dtype_id="3">
                <varref loc="bg,886,34,886,48" name="delay_chain_12" dtype_id="3"/>
                <varref loc="bg,886,24,886,31" name="tap_out" dtype_id="3"/>
              </assign>
            </caseitem>
            <caseitem loc="bg,887,15,887,16">
              <const loc="bg,887,13,887,15" name="32&apos;shd" dtype_id="2"/>
              <assign loc="bg,887,17,887,23" dtype_id="3">
                <varref loc="bg,887,34,887,48" name="delay_chain_13" dtype_id="3"/>
                <varref loc="bg,887,24,887,31" name="tap_out" dtype_id="3"/>
              </assign>
            </caseitem>
            <caseitem loc="bg,888,15,888,16">
              <const loc="bg,888,13,888,15" name="32&apos;she" dtype_id="2"/>
              <assign loc="bg,888,17,888,23" dtype_id="3">
                <varref loc="bg,888,34,888,48" name="delay_chain_14" dtype_id="3"/>
                <varref loc="bg,888,24,888,31" name="tap_out" dtype_id="3"/>
              </assign>
            </caseitem>
            <caseitem loc="bg,889,15,889,16">
              <const loc="bg,889,13,889,15" name="32&apos;shf" dtype_id="2"/>
              <assign loc="bg,889,17,889,23" dtype_id="3">
                <varref loc="bg,889,34,889,48" name="delay_chain_15" dtype_id="3"/>
                <varref loc="bg,889,24,889,31" name="tap_out" dtype_id="3"/>
              </assign>
            </caseitem>
            <caseitem loc="bg,890,15,890,16">
              <const loc="bg,890,13,890,15" name="32&apos;sh10" dtype_id="2"/>
              <assign loc="bg,890,17,890,23" dtype_id="3">
                <varref loc="bg,890,34,890,48" name="delay_chain_16" dtype_id="3"/>
                <varref loc="bg,890,24,890,31" name="tap_out" dtype_id="3"/>
              </assign>
            </caseitem>
            <caseitem loc="bg,891,15,891,16">
              <const loc="bg,891,13,891,15" name="32&apos;sh11" dtype_id="2"/>
              <assign loc="bg,891,17,891,23" dtype_id="3">
                <varref loc="bg,891,34,891,48" name="delay_chain_17" dtype_id="3"/>
                <varref loc="bg,891,24,891,31" name="tap_out" dtype_id="3"/>
              </assign>
            </caseitem>
            <caseitem loc="bg,892,15,892,16">
              <const loc="bg,892,13,892,15" name="32&apos;sh12" dtype_id="2"/>
              <assign loc="bg,892,17,892,23" dtype_id="3">
                <varref loc="bg,892,34,892,48" name="delay_chain_18" dtype_id="3"/>
                <varref loc="bg,892,24,892,31" name="tap_out" dtype_id="3"/>
              </assign>
            </caseitem>
            <caseitem loc="bg,893,15,893,16">
              <const loc="bg,893,13,893,15" name="32&apos;sh13" dtype_id="2"/>
              <assign loc="bg,893,17,893,23" dtype_id="3">
                <varref loc="bg,893,34,893,48" name="delay_chain_19" dtype_id="3"/>
                <varref loc="bg,893,24,893,31" name="tap_out" dtype_id="3"/>
              </assign>
            </caseitem>
            <caseitem loc="bg,894,15,894,16">
              <const loc="bg,894,13,894,15" name="32&apos;sh14" dtype_id="2"/>
              <assign loc="bg,894,17,894,23" dtype_id="3">
                <varref loc="bg,894,34,894,48" name="delay_chain_20" dtype_id="3"/>
                <varref loc="bg,894,24,894,31" name="tap_out" dtype_id="3"/>
              </assign>
            </caseitem>
            <caseitem loc="bg,895,15,895,16">
              <const loc="bg,895,13,895,15" name="32&apos;sh15" dtype_id="2"/>
              <assign loc="bg,895,17,895,23" dtype_id="3">
                <varref loc="bg,895,34,895,48" name="delay_chain_21" dtype_id="3"/>
                <varref loc="bg,895,24,895,31" name="tap_out" dtype_id="3"/>
              </assign>
            </caseitem>
            <caseitem loc="bg,896,15,896,16">
              <const loc="bg,896,13,896,15" name="32&apos;sh16" dtype_id="2"/>
              <assign loc="bg,896,17,896,23" dtype_id="3">
                <varref loc="bg,896,34,896,48" name="delay_chain_22" dtype_id="3"/>
                <varref loc="bg,896,24,896,31" name="tap_out" dtype_id="3"/>
              </assign>
            </caseitem>
            <caseitem loc="bg,897,15,897,16">
              <const loc="bg,897,13,897,15" name="32&apos;sh17" dtype_id="2"/>
              <assign loc="bg,897,17,897,23" dtype_id="3">
                <varref loc="bg,897,34,897,48" name="delay_chain_23" dtype_id="3"/>
                <varref loc="bg,897,24,897,31" name="tap_out" dtype_id="3"/>
              </assign>
            </caseitem>
            <caseitem loc="bg,898,15,898,16">
              <const loc="bg,898,13,898,15" name="32&apos;sh18" dtype_id="2"/>
              <assign loc="bg,898,17,898,23" dtype_id="3">
                <varref loc="bg,898,34,898,48" name="delay_chain_24" dtype_id="3"/>
                <varref loc="bg,898,24,898,31" name="tap_out" dtype_id="3"/>
              </assign>
            </caseitem>
            <caseitem loc="bg,899,15,899,16">
              <const loc="bg,899,13,899,15" name="32&apos;sh19" dtype_id="2"/>
              <assign loc="bg,899,17,899,23" dtype_id="3">
                <varref loc="bg,899,34,899,48" name="delay_chain_25" dtype_id="3"/>
                <varref loc="bg,899,24,899,31" name="tap_out" dtype_id="3"/>
              </assign>
            </caseitem>
            <caseitem loc="bg,900,15,900,16">
              <const loc="bg,900,13,900,15" name="32&apos;sh1a" dtype_id="2"/>
              <assign loc="bg,900,17,900,23" dtype_id="3">
                <varref loc="bg,900,34,900,48" name="delay_chain_26" dtype_id="3"/>
                <varref loc="bg,900,24,900,31" name="tap_out" dtype_id="3"/>
              </assign>
            </caseitem>
            <caseitem loc="bg,901,15,901,16">
              <const loc="bg,901,13,901,15" name="32&apos;sh1b" dtype_id="2"/>
              <assign loc="bg,901,17,901,23" dtype_id="3">
                <varref loc="bg,901,34,901,48" name="delay_chain_27" dtype_id="3"/>
                <varref loc="bg,901,24,901,31" name="tap_out" dtype_id="3"/>
              </assign>
            </caseitem>
            <caseitem loc="bg,902,15,902,16">
              <const loc="bg,902,13,902,15" name="32&apos;sh1c" dtype_id="2"/>
              <assign loc="bg,902,17,902,23" dtype_id="3">
                <varref loc="bg,902,34,902,48" name="delay_chain_28" dtype_id="3"/>
                <varref loc="bg,902,24,902,31" name="tap_out" dtype_id="3"/>
              </assign>
            </caseitem>
            <caseitem loc="bg,903,15,903,16">
              <const loc="bg,903,13,903,15" name="32&apos;sh1d" dtype_id="2"/>
              <assign loc="bg,903,17,903,23" dtype_id="3">
                <varref loc="bg,903,34,903,48" name="delay_chain_29" dtype_id="3"/>
                <varref loc="bg,903,24,903,31" name="tap_out" dtype_id="3"/>
              </assign>
            </caseitem>
            <caseitem loc="bg,904,15,904,16">
              <const loc="bg,904,13,904,15" name="32&apos;sh1e" dtype_id="2"/>
              <assign loc="bg,904,17,904,23" dtype_id="3">
                <varref loc="bg,904,34,904,48" name="delay_chain_30" dtype_id="3"/>
                <varref loc="bg,904,24,904,31" name="tap_out" dtype_id="3"/>
              </assign>
            </caseitem>
            <caseitem loc="bg,905,15,905,16">
              <const loc="bg,905,13,905,15" name="32&apos;sh1f" dtype_id="2"/>
              <assign loc="bg,905,17,905,23" dtype_id="3">
                <varref loc="bg,905,34,905,48" name="delay_chain_31" dtype_id="3"/>
                <varref loc="bg,905,24,905,31" name="tap_out" dtype_id="3"/>
              </assign>
            </caseitem>
            <caseitem loc="bg,906,13,906,20">
              <assign loc="bg,907,17,907,23" dtype_id="3">
                <varref loc="bg,907,34,907,47" name="delay_chain_0" dtype_id="3"/>
                <varref loc="bg,907,24,907,31" name="tap_out" dtype_id="3"/>
              </assign>
            </caseitem>
          </case>
        </begin>
      </always>
      <contassign loc="bg,519,20,519,21" dtype_id="3">
        <varref loc="bg,479,9,479,20" name="DATAOUT_reg" dtype_id="3"/>
        <varref loc="bg,519,20,519,21" name="DATAOUT" dtype_id="3"/>
      </contassign>
      <contassign loc="bg,521,24,521,25" dtype_id="13">
        <varref loc="bg,473,15,473,30" name="cntvalueout_pre" dtype_id="13"/>
        <varref loc="bg,521,24,521,25" name="CNTVALUEOUT" dtype_id="13"/>
      </contassign>
    </module>
    <module loc="bg,1101,8,1101,17" name="ISERDESE2__DB8_IEz9_IFz10_N1" origName="ISERDESE2">
      <var loc="bg,1102,22,1102,31" name="DATA_RATE" dtype_id="20" vartype="logic" origName="DATA_RATE" param="true">
        <const loc="t,108,27,108,32" name="24&apos;h444452" dtype_id="20"/>
      </var>
      <var loc="bg,1103,22,1103,32" name="DATA_WIDTH" dtype_id="22" vartype="integer" origName="DATA_WIDTH" param="true">
        <const loc="t,109,27,109,28" name="32&apos;sh8" dtype_id="2"/>
      </var>
      <var loc="bg,1104,22,1104,39" name="DYN_CLKDIV_INV_EN" dtype_id="72" vartype="logic" origName="DYN_CLKDIV_INV_EN" param="true">
        <const loc="t,110,27,110,34" name="40&apos;h46414c5345" dtype_id="72"/>
      </var>
      <var loc="bg,1105,22,1105,36" name="DYN_CLK_INV_EN" dtype_id="72" vartype="logic" origName="DYN_CLK_INV_EN" param="true">
        <const loc="t,111,27,111,34" name="40&apos;h46414c5345" dtype_id="72"/>
      </var>
      <var loc="bg,1106,22,1106,29" name="INIT_Q1" dtype_id="57" vartype="logic" origName="INIT_Q1" param="true">
        <const loc="t,114,27,114,31" name="1&apos;h0" dtype_id="3"/>
      </var>
      <var loc="bg,1107,22,1107,29" name="INIT_Q2" dtype_id="57" vartype="logic" origName="INIT_Q2" param="true">
        <const loc="t,115,27,115,31" name="1&apos;h0" dtype_id="3"/>
      </var>
      <var loc="bg,1108,22,1108,29" name="INIT_Q3" dtype_id="57" vartype="logic" origName="INIT_Q3" param="true">
        <const loc="t,116,27,116,31" name="1&apos;h0" dtype_id="3"/>
      </var>
      <var loc="bg,1109,22,1109,29" name="INIT_Q4" dtype_id="57" vartype="logic" origName="INIT_Q4" param="true">
        <const loc="t,117,27,117,31" name="1&apos;h0" dtype_id="3"/>
      </var>
      <var loc="bg,1110,22,1110,36" name="INTERFACE_TYPE" dtype_id="75" vartype="logic" origName="INTERFACE_TYPE" param="true">
        <const loc="t,119,27,119,39" name="80&apos;h4e4554574f524b494e47" dtype_id="75"/>
      </var>
      <var loc="bg,1111,22,1111,30" name="IOBDELAY" dtype_id="20" vartype="logic" origName="IOBDELAY" param="true">
        <const loc="t,122,27,122,32" name="24&apos;h494644" dtype_id="20"/>
      </var>
      <var loc="bg,1112,22,1112,38" name="IS_CLKB_INVERTED" dtype_id="57" vartype="logic" origName="IS_CLKB_INVERTED" param="true">
        <const loc="bg,1112,44,1112,48" name="1&apos;h0" dtype_id="3"/>
      </var>
      <var loc="bg,1113,22,1113,41" name="IS_CLKDIVP_INVERTED" dtype_id="57" vartype="logic" origName="IS_CLKDIVP_INVERTED" param="true">
        <const loc="bg,1113,44,1113,48" name="1&apos;h0" dtype_id="3"/>
      </var>
      <var loc="bg,1114,22,1114,40" name="IS_CLKDIV_INVERTED" dtype_id="57" vartype="logic" origName="IS_CLKDIV_INVERTED" param="true">
        <const loc="bg,1114,44,1114,48" name="1&apos;h0" dtype_id="3"/>
      </var>
      <var loc="bg,1115,22,1115,37" name="IS_CLK_INVERTED" dtype_id="57" vartype="logic" origName="IS_CLK_INVERTED" param="true">
        <const loc="bg,1115,44,1115,48" name="1&apos;h0" dtype_id="3"/>
      </var>
      <var loc="bg,1116,22,1116,35" name="IS_D_INVERTED" dtype_id="57" vartype="logic" origName="IS_D_INVERTED" param="true">
        <const loc="bg,1116,44,1116,48" name="1&apos;h0" dtype_id="3"/>
      </var>
      <var loc="bg,1117,22,1117,39" name="IS_OCLKB_INVERTED" dtype_id="57" vartype="logic" origName="IS_OCLKB_INVERTED" param="true">
        <const loc="bg,1117,44,1117,48" name="1&apos;h0" dtype_id="3"/>
      </var>
      <var loc="bg,1118,22,1118,38" name="IS_OCLK_INVERTED" dtype_id="57" vartype="logic" origName="IS_OCLK_INVERTED" param="true">
        <const loc="bg,1118,44,1118,48" name="1&apos;h0" dtype_id="3"/>
      </var>
      <var loc="bg,1119,22,1119,28" name="NUM_CE" dtype_id="22" vartype="integer" origName="NUM_CE" param="true">
        <const loc="t,123,27,123,28" name="32&apos;sh1" dtype_id="2"/>
      </var>
      <var loc="bg,1120,22,1120,30" name="OFB_USED" dtype_id="72" vartype="logic" origName="OFB_USED" param="true">
        <const loc="t,124,27,124,34" name="40&apos;h46414c5345" dtype_id="72"/>
      </var>
      <var loc="bg,1121,22,1121,33" name="SERDES_MODE" dtype_id="68" vartype="logic" origName="SERDES_MODE" param="true">
        <const loc="t,125,27,125,35" name="48&apos;h4d4153544552" dtype_id="68"/>
      </var>
      <var loc="bg,1122,22,1122,30" name="SRVAL_Q1" dtype_id="57" vartype="logic" origName="SRVAL_Q1" param="true">
        <const loc="t,128,27,128,31" name="1&apos;h0" dtype_id="3"/>
      </var>
      <var loc="bg,1123,22,1123,30" name="SRVAL_Q2" dtype_id="57" vartype="logic" origName="SRVAL_Q2" param="true">
        <const loc="t,129,27,129,31" name="1&apos;h0" dtype_id="3"/>
      </var>
      <var loc="bg,1124,22,1124,30" name="SRVAL_Q3" dtype_id="57" vartype="logic" origName="SRVAL_Q3" param="true">
        <const loc="t,130,27,130,31" name="1&apos;h0" dtype_id="3"/>
      </var>
      <var loc="bg,1125,22,1125,30" name="SRVAL_Q4" dtype_id="57" vartype="logic" origName="SRVAL_Q4" param="true">
        <const loc="t,131,27,131,31" name="1&apos;h0" dtype_id="3"/>
      </var>
      <var loc="bg,1127,11,1127,12" name="O" dtype_id="3" dir="output" pinIndex="1" vartype="logic" origName="O"/>
      <var loc="bg,1128,11,1128,13" name="Q1" dtype_id="3" dir="output" pinIndex="2" vartype="logic" origName="Q1"/>
      <var loc="bg,1129,11,1129,13" name="Q2" dtype_id="3" dir="output" pinIndex="3" vartype="logic" origName="Q2"/>
      <var loc="bg,1130,11,1130,13" name="Q3" dtype_id="3" dir="output" pinIndex="4" vartype="logic" origName="Q3"/>
      <var loc="bg,1131,11,1131,13" name="Q4" dtype_id="3" dir="output" pinIndex="5" vartype="logic" origName="Q4"/>
      <var loc="bg,1132,11,1132,13" name="Q5" dtype_id="3" dir="output" pinIndex="6" vartype="logic" origName="Q5"/>
      <var loc="bg,1133,11,1133,13" name="Q6" dtype_id="3" dir="output" pinIndex="7" vartype="logic" origName="Q6"/>
      <var loc="bg,1134,11,1134,13" name="Q7" dtype_id="3" dir="output" pinIndex="8" vartype="logic" origName="Q7"/>
      <var loc="bg,1135,11,1135,13" name="Q8" dtype_id="3" dir="output" pinIndex="9" vartype="logic" origName="Q8"/>
      <var loc="bg,1136,11,1136,20" name="SHIFTOUT1" dtype_id="3" dir="output" pinIndex="10" vartype="logic" origName="SHIFTOUT1"/>
      <var loc="bg,1137,11,1137,20" name="SHIFTOUT2" dtype_id="3" dir="output" pinIndex="11" vartype="logic" origName="SHIFTOUT2"/>
      <var loc="bg,1139,11,1139,18" name="BITSLIP" dtype_id="3" dir="input" pinIndex="12" vartype="logic" origName="BITSLIP"/>
      <var loc="bg,1140,11,1140,14" name="CE1" dtype_id="3" dir="input" pinIndex="13" vartype="logic" origName="CE1"/>
      <var loc="bg,1141,11,1141,14" name="CE2" dtype_id="3" dir="input" pinIndex="14" vartype="logic" origName="CE2"/>
      <var loc="bg,1142,11,1142,14" name="CLK" dtype_id="3" dir="input" pinIndex="15" vartype="logic" origName="CLK"/>
      <var loc="bg,1143,11,1143,15" name="CLKB" dtype_id="3" dir="input" pinIndex="16" vartype="logic" origName="CLKB"/>
      <var loc="bg,1144,11,1144,17" name="CLKDIV" dtype_id="3" dir="input" pinIndex="17" vartype="logic" origName="CLKDIV"/>
      <var loc="bg,1145,11,1145,18" name="CLKDIVP" dtype_id="3" dir="input" pinIndex="18" vartype="logic" origName="CLKDIVP"/>
      <var loc="bg,1146,11,1146,12" name="D" dtype_id="3" dir="input" pinIndex="19" vartype="logic" origName="D"/>
      <var loc="bg,1147,11,1147,15" name="DDLY" dtype_id="3" dir="input" pinIndex="20" vartype="logic" origName="DDLY"/>
      <var loc="bg,1148,11,1148,23" name="DYNCLKDIVSEL" dtype_id="3" dir="input" pinIndex="21" vartype="logic" origName="DYNCLKDIVSEL"/>
      <var loc="bg,1149,11,1149,20" name="DYNCLKSEL" dtype_id="3" dir="input" pinIndex="22" vartype="logic" origName="DYNCLKSEL"/>
      <var loc="bg,1150,11,1150,15" name="OCLK" dtype_id="3" dir="input" pinIndex="23" vartype="logic" origName="OCLK"/>
      <var loc="bg,1151,11,1151,16" name="OCLKB" dtype_id="3" dir="input" pinIndex="24" vartype="logic" origName="OCLKB"/>
      <var loc="bg,1152,11,1152,14" name="OFB" dtype_id="3" dir="input" pinIndex="25" vartype="logic" origName="OFB"/>
      <var loc="bg,1153,11,1153,14" name="RST" dtype_id="3" dir="input" pinIndex="26" vartype="logic" origName="RST"/>
      <var loc="bg,1154,11,1154,19" name="SHIFTIN1" dtype_id="3" dir="input" pinIndex="27" vartype="logic" origName="SHIFTIN1"/>
      <var loc="bg,1155,11,1155,19" name="SHIFTIN2" dtype_id="3" dir="input" pinIndex="28" vartype="logic" origName="SHIFTIN2"/>
    </module>
    <module loc="bg,988,8,988,19" name="MMCME2_BASE__pi3" origName="MMCME2_BASE">
      <var loc="bg,989,22,989,31" name="BANDWIDTH" dtype_id="71" vartype="logic" origName="BANDWIDTH" param="true">
        <const loc="h,127,19,127,30" name="72&apos;h4f5054494d495a4544" dtype_id="71"/>
      </var>
      <var loc="bg,990,22,990,37" name="CLKFBOUT_MULT_F" dtype_id="4" vartype="real" origName="CLKFBOUT_MULT_F" param="true">
        <const loc="h,129,25,129,31" name="38.75" dtype_id="4"/>
      </var>
      <var loc="bg,991,22,991,36" name="CLKFBOUT_PHASE" dtype_id="4" vartype="real" origName="CLKFBOUT_PHASE" param="true">
        <const loc="h,130,24,130,27" name="0.0" dtype_id="4"/>
      </var>
      <var loc="bg,992,22,992,35" name="CLKIN1_PERIOD" dtype_id="4" vartype="real" origName="CLKIN1_PERIOD" param="true">
        <const loc="h,131,23,131,29" name="10.0" dtype_id="4"/>
      </var>
      <var loc="bg,993,22,993,38" name="CLKOUT0_DIVIDE_F" dtype_id="4" vartype="real" origName="CLKOUT0_DIVIDE_F" param="true">
        <const loc="h,134,26,134,29" name="3.0" dtype_id="4"/>
      </var>
      <var loc="bg,994,22,994,40" name="CLKOUT0_DUTY_CYCLE" dtype_id="4" vartype="real" origName="CLKOUT0_DUTY_CYCLE" param="true">
        <const loc="h,143,28,143,31" name="0.5" dtype_id="4"/>
      </var>
      <var loc="bg,995,22,995,35" name="CLKOUT0_PHASE" dtype_id="4" vartype="real" origName="CLKOUT0_PHASE" param="true">
        <const loc="h,152,23,152,26" name="0.0" dtype_id="4"/>
      </var>
      <var loc="bg,996,22,996,36" name="CLKOUT1_DIVIDE" dtype_id="22" vartype="integer" origName="CLKOUT1_DIVIDE" param="true">
        <const loc="h,135,24,135,25" name="32&apos;sh1" dtype_id="2"/>
      </var>
      <var loc="bg,997,22,997,40" name="CLKOUT1_DUTY_CYCLE" dtype_id="4" vartype="real" origName="CLKOUT1_DUTY_CYCLE" param="true">
        <const loc="h,144,28,144,31" name="0.5" dtype_id="4"/>
      </var>
      <var loc="bg,998,22,998,35" name="CLKOUT1_PHASE" dtype_id="4" vartype="real" origName="CLKOUT1_PHASE" param="true">
        <const loc="h,153,23,153,26" name="0.0" dtype_id="4"/>
      </var>
      <var loc="bg,999,22,999,36" name="CLKOUT2_DIVIDE" dtype_id="22" vartype="integer" origName="CLKOUT2_DIVIDE" param="true">
        <const loc="h,136,24,136,26" name="32&apos;shf" dtype_id="2"/>
      </var>
      <var loc="bg,1000,22,1000,40" name="CLKOUT2_DUTY_CYCLE" dtype_id="4" vartype="real" origName="CLKOUT2_DUTY_CYCLE" param="true">
        <const loc="h,145,28,145,31" name="0.5" dtype_id="4"/>
      </var>
      <var loc="bg,1001,22,1001,35" name="CLKOUT2_PHASE" dtype_id="4" vartype="real" origName="CLKOUT2_PHASE" param="true">
        <const loc="h,154,23,154,26" name="0.0" dtype_id="4"/>
      </var>
      <var loc="bg,1002,22,1002,36" name="CLKOUT3_DIVIDE" dtype_id="22" vartype="integer" origName="CLKOUT3_DIVIDE" param="true">
        <const loc="h,137,24,137,25" name="32&apos;sh1" dtype_id="2"/>
      </var>
      <var loc="bg,1003,22,1003,40" name="CLKOUT3_DUTY_CYCLE" dtype_id="4" vartype="real" origName="CLKOUT3_DUTY_CYCLE" param="true">
        <const loc="h,146,28,146,31" name="0.5" dtype_id="4"/>
      </var>
      <var loc="bg,1004,22,1004,35" name="CLKOUT3_PHASE" dtype_id="4" vartype="real" origName="CLKOUT3_PHASE" param="true">
        <const loc="h,155,23,155,26" name="0.0" dtype_id="4"/>
      </var>
      <var loc="bg,1005,22,1005,37" name="CLKOUT4_CASCADE" dtype_id="72" vartype="logic" origName="CLKOUT4_CASCADE" param="true">
        <const loc="h,160,25,160,32" name="40&apos;h46414c5345" dtype_id="72"/>
      </var>
      <var loc="bg,1006,22,1006,36" name="CLKOUT4_DIVIDE" dtype_id="22" vartype="integer" origName="CLKOUT4_DIVIDE" param="true">
        <const loc="h,138,24,138,25" name="32&apos;sh1" dtype_id="2"/>
      </var>
      <var loc="bg,1007,22,1007,40" name="CLKOUT4_DUTY_CYCLE" dtype_id="4" vartype="real" origName="CLKOUT4_DUTY_CYCLE" param="true">
        <const loc="h,147,28,147,31" name="0.5" dtype_id="4"/>
      </var>
      <var loc="bg,1008,22,1008,35" name="CLKOUT4_PHASE" dtype_id="4" vartype="real" origName="CLKOUT4_PHASE" param="true">
        <const loc="h,156,23,156,26" name="0.0" dtype_id="4"/>
      </var>
      <var loc="bg,1009,22,1009,36" name="CLKOUT5_DIVIDE" dtype_id="22" vartype="integer" origName="CLKOUT5_DIVIDE" param="true">
        <const loc="h,139,24,139,25" name="32&apos;sh1" dtype_id="2"/>
      </var>
      <var loc="bg,1010,22,1010,40" name="CLKOUT5_DUTY_CYCLE" dtype_id="4" vartype="real" origName="CLKOUT5_DUTY_CYCLE" param="true">
        <const loc="h,148,28,148,31" name="0.5" dtype_id="4"/>
      </var>
      <var loc="bg,1011,22,1011,35" name="CLKOUT5_PHASE" dtype_id="4" vartype="real" origName="CLKOUT5_PHASE" param="true">
        <const loc="h,157,23,157,26" name="0.0" dtype_id="4"/>
      </var>
      <var loc="bg,1012,22,1012,36" name="CLKOUT6_DIVIDE" dtype_id="22" vartype="integer" origName="CLKOUT6_DIVIDE" param="true">
        <const loc="h,140,24,140,25" name="32&apos;sh1" dtype_id="2"/>
      </var>
      <var loc="bg,1013,22,1013,40" name="CLKOUT6_DUTY_CYCLE" dtype_id="4" vartype="real" origName="CLKOUT6_DUTY_CYCLE" param="true">
        <const loc="h,149,28,149,31" name="0.5" dtype_id="4"/>
      </var>
      <var loc="bg,1014,22,1014,35" name="CLKOUT6_PHASE" dtype_id="4" vartype="real" origName="CLKOUT6_PHASE" param="true">
        <const loc="h,158,23,158,26" name="0.0" dtype_id="4"/>
      </var>
      <var loc="bg,1015,22,1015,35" name="DIVCLK_DIVIDE" dtype_id="22" vartype="integer" origName="DIVCLK_DIVIDE" param="true">
        <const loc="h,128,23,128,24" name="32&apos;sh3" dtype_id="2"/>
      </var>
      <var loc="bg,1016,22,1016,33" name="REF_JITTER1" dtype_id="4" vartype="real" origName="REF_JITTER1" param="true">
        <const loc="h,161,21,161,24" name="0.0" dtype_id="4"/>
      </var>
      <var loc="bg,1017,22,1017,34" name="STARTUP_WAIT" dtype_id="72" vartype="logic" origName="STARTUP_WAIT" param="true">
        <const loc="h,162,22,162,29" name="40&apos;h46414c5345" dtype_id="72"/>
      </var>
      <var loc="bg,1019,11,1019,19" name="CLKFBOUT" dtype_id="3" dir="output" pinIndex="1" vartype="logic" origName="CLKFBOUT"/>
      <var loc="bg,1020,11,1020,20" name="CLKFBOUTB" dtype_id="3" dir="output" pinIndex="2" vartype="logic" origName="CLKFBOUTB"/>
      <var loc="bg,1021,11,1021,18" name="CLKOUT0" dtype_id="3" dir="output" pinIndex="3" vartype="logic" origName="CLKOUT0"/>
      <var loc="bg,1022,11,1022,19" name="CLKOUT0B" dtype_id="3" dir="output" pinIndex="4" vartype="logic" origName="CLKOUT0B"/>
      <var loc="bg,1023,11,1023,18" name="CLKOUT1" dtype_id="3" dir="output" pinIndex="5" vartype="logic" origName="CLKOUT1"/>
      <var loc="bg,1024,11,1024,19" name="CLKOUT1B" dtype_id="3" dir="output" pinIndex="6" vartype="logic" origName="CLKOUT1B"/>
      <var loc="bg,1025,11,1025,18" name="CLKOUT2" dtype_id="3" dir="output" pinIndex="7" vartype="logic" origName="CLKOUT2"/>
      <var loc="bg,1026,11,1026,19" name="CLKOUT2B" dtype_id="3" dir="output" pinIndex="8" vartype="logic" origName="CLKOUT2B"/>
      <var loc="bg,1027,11,1027,18" name="CLKOUT3" dtype_id="3" dir="output" pinIndex="9" vartype="logic" origName="CLKOUT3"/>
      <var loc="bg,1028,11,1028,19" name="CLKOUT3B" dtype_id="3" dir="output" pinIndex="10" vartype="logic" origName="CLKOUT3B"/>
      <var loc="bg,1029,11,1029,18" name="CLKOUT4" dtype_id="3" dir="output" pinIndex="11" vartype="logic" origName="CLKOUT4"/>
      <var loc="bg,1030,11,1030,18" name="CLKOUT5" dtype_id="3" dir="output" pinIndex="12" vartype="logic" origName="CLKOUT5"/>
      <var loc="bg,1031,11,1031,18" name="CLKOUT6" dtype_id="3" dir="output" pinIndex="13" vartype="logic" origName="CLKOUT6"/>
      <var loc="bg,1032,11,1032,17" name="LOCKED" dtype_id="3" dir="output" pinIndex="14" vartype="logic" origName="LOCKED"/>
      <var loc="bg,1033,11,1033,18" name="CLKFBIN" dtype_id="3" dir="input" pinIndex="15" vartype="logic" origName="CLKFBIN"/>
      <var loc="bg,1034,11,1034,17" name="CLKIN1" dtype_id="3" dir="input" pinIndex="16" vartype="logic" origName="CLKIN1"/>
      <var loc="bg,1035,11,1035,17" name="PWRDWN" dtype_id="3" dir="input" pinIndex="17" vartype="logic" origName="PWRDWN"/>
      <var loc="bg,1036,11,1036,14" name="RST" dtype_id="3" dir="input" pinIndex="18" vartype="logic" origName="RST"/>
    </module>
    <module loc="bg,1042,8,1042,17" name="OSERDESE2__DCa_Iz5_IBz5_TC1" origName="OSERDESE2">
      <var loc="bg,1043,22,1043,34" name="DATA_RATE_OQ" dtype_id="20" vartype="logic" origName="DATA_RATE_OQ" param="true">
        <const loc="g,54,21,54,26" name="24&apos;h444452" dtype_id="20"/>
      </var>
      <var loc="bg,1044,22,1044,34" name="DATA_RATE_TQ" dtype_id="20" vartype="logic" origName="DATA_RATE_TQ" param="true">
        <const loc="g,55,21,55,26" name="24&apos;h444452" dtype_id="20"/>
      </var>
      <var loc="bg,1045,22,1045,32" name="DATA_WIDTH" dtype_id="22" vartype="integer" origName="DATA_WIDTH" param="true">
        <const loc="g,56,19,56,21" name="32&apos;sha" dtype_id="2"/>
      </var>
      <var loc="bg,1046,22,1046,29" name="INIT_OQ" dtype_id="57" vartype="logic" origName="INIT_OQ" param="true">
        <const loc="g,57,16,57,20" name="1&apos;h1" dtype_id="3"/>
      </var>
      <var loc="bg,1047,22,1047,29" name="INIT_TQ" dtype_id="57" vartype="logic" origName="INIT_TQ" param="true">
        <const loc="g,58,16,58,20" name="1&apos;h1" dtype_id="3"/>
      </var>
      <var loc="bg,1048,22,1048,40" name="IS_CLKDIV_INVERTED" dtype_id="57" vartype="logic" origName="IS_CLKDIV_INVERTED" param="true">
        <const loc="bg,1048,43,1048,47" name="1&apos;h0" dtype_id="3"/>
      </var>
      <var loc="bg,1049,22,1049,37" name="IS_CLK_INVERTED" dtype_id="57" vartype="logic" origName="IS_CLK_INVERTED" param="true">
        <const loc="bg,1049,43,1049,47" name="1&apos;h0" dtype_id="3"/>
      </var>
      <var loc="bg,1050,22,1050,36" name="IS_D1_INVERTED" dtype_id="57" vartype="logic" origName="IS_D1_INVERTED" param="true">
        <const loc="bg,1050,43,1050,47" name="1&apos;h0" dtype_id="3"/>
      </var>
      <var loc="bg,1051,22,1051,36" name="IS_D2_INVERTED" dtype_id="57" vartype="logic" origName="IS_D2_INVERTED" param="true">
        <const loc="bg,1051,43,1051,47" name="1&apos;h0" dtype_id="3"/>
      </var>
      <var loc="bg,1052,22,1052,36" name="IS_D3_INVERTED" dtype_id="57" vartype="logic" origName="IS_D3_INVERTED" param="true">
        <const loc="bg,1052,43,1052,47" name="1&apos;h0" dtype_id="3"/>
      </var>
      <var loc="bg,1053,22,1053,36" name="IS_D4_INVERTED" dtype_id="57" vartype="logic" origName="IS_D4_INVERTED" param="true">
        <const loc="bg,1053,43,1053,47" name="1&apos;h0" dtype_id="3"/>
      </var>
      <var loc="bg,1054,22,1054,36" name="IS_D5_INVERTED" dtype_id="57" vartype="logic" origName="IS_D5_INVERTED" param="true">
        <const loc="bg,1054,43,1054,47" name="1&apos;h0" dtype_id="3"/>
      </var>
      <var loc="bg,1055,22,1055,36" name="IS_D6_INVERTED" dtype_id="57" vartype="logic" origName="IS_D6_INVERTED" param="true">
        <const loc="bg,1055,43,1055,47" name="1&apos;h0" dtype_id="3"/>
      </var>
      <var loc="bg,1056,22,1056,36" name="IS_D7_INVERTED" dtype_id="57" vartype="logic" origName="IS_D7_INVERTED" param="true">
        <const loc="bg,1056,43,1056,47" name="1&apos;h0" dtype_id="3"/>
      </var>
      <var loc="bg,1057,22,1057,36" name="IS_D8_INVERTED" dtype_id="57" vartype="logic" origName="IS_D8_INVERTED" param="true">
        <const loc="bg,1057,43,1057,47" name="1&apos;h0" dtype_id="3"/>
      </var>
      <var loc="bg,1058,22,1058,36" name="IS_T1_INVERTED" dtype_id="57" vartype="logic" origName="IS_T1_INVERTED" param="true">
        <const loc="bg,1058,43,1058,47" name="1&apos;h0" dtype_id="3"/>
      </var>
      <var loc="bg,1059,22,1059,36" name="IS_T2_INVERTED" dtype_id="57" vartype="logic" origName="IS_T2_INVERTED" param="true">
        <const loc="bg,1059,43,1059,47" name="1&apos;h0" dtype_id="3"/>
      </var>
      <var loc="bg,1060,22,1060,36" name="IS_T3_INVERTED" dtype_id="57" vartype="logic" origName="IS_T3_INVERTED" param="true">
        <const loc="bg,1060,43,1060,47" name="1&apos;h0" dtype_id="3"/>
      </var>
      <var loc="bg,1061,22,1061,36" name="IS_T4_INVERTED" dtype_id="57" vartype="logic" origName="IS_T4_INVERTED" param="true">
        <const loc="bg,1061,43,1061,47" name="1&apos;h0" dtype_id="3"/>
      </var>
      <var loc="bg,1062,22,1062,33" name="SERDES_MODE" dtype_id="68" vartype="logic" origName="SERDES_MODE" param="true">
        <const loc="g,59,20,59,28" name="48&apos;h4d4153544552" dtype_id="68"/>
      </var>
      <var loc="bg,1063,22,1063,30" name="SRVAL_OQ" dtype_id="57" vartype="logic" origName="SRVAL_OQ" param="true">
        <const loc="g,60,17,60,21" name="1&apos;h0" dtype_id="3"/>
      </var>
      <var loc="bg,1064,22,1064,30" name="SRVAL_TQ" dtype_id="57" vartype="logic" origName="SRVAL_TQ" param="true">
        <const loc="g,61,17,61,21" name="1&apos;h0" dtype_id="3"/>
      </var>
      <var loc="bg,1065,22,1065,31" name="TBYTE_CTL" dtype_id="72" vartype="logic" origName="TBYTE_CTL" param="true">
        <const loc="g,62,18,62,25" name="40&apos;h46414c5345" dtype_id="72"/>
      </var>
      <var loc="bg,1066,22,1066,31" name="TBYTE_SRC" dtype_id="72" vartype="logic" origName="TBYTE_SRC" param="true">
        <const loc="g,63,18,63,25" name="40&apos;h46414c5345" dtype_id="72"/>
      </var>
      <var loc="bg,1067,22,1067,36" name="TRISTATE_WIDTH" dtype_id="22" vartype="integer" origName="TRISTATE_WIDTH" param="true">
        <const loc="g,64,23,64,24" name="32&apos;sh1" dtype_id="2"/>
      </var>
      <var loc="bg,1069,11,1069,14" name="OFB" dtype_id="3" dir="output" pinIndex="1" vartype="logic" origName="OFB"/>
      <var loc="bg,1070,11,1070,13" name="OQ" dtype_id="3" dir="output" pinIndex="2" vartype="logic" origName="OQ"/>
      <var loc="bg,1071,11,1071,20" name="SHIFTOUT1" dtype_id="3" dir="output" pinIndex="3" vartype="logic" origName="SHIFTOUT1"/>
      <var loc="bg,1072,11,1072,20" name="SHIFTOUT2" dtype_id="3" dir="output" pinIndex="4" vartype="logic" origName="SHIFTOUT2"/>
      <var loc="bg,1073,11,1073,19" name="TBYTEOUT" dtype_id="3" dir="output" pinIndex="5" vartype="logic" origName="TBYTEOUT"/>
      <var loc="bg,1074,11,1074,14" name="TFB" dtype_id="3" dir="output" pinIndex="6" vartype="logic" origName="TFB"/>
      <var loc="bg,1075,11,1075,13" name="TQ" dtype_id="3" dir="output" pinIndex="7" vartype="logic" origName="TQ"/>
      <var loc="bg,1077,11,1077,14" name="CLK" dtype_id="3" dir="input" pinIndex="8" vartype="logic" origName="CLK"/>
      <var loc="bg,1078,11,1078,17" name="CLKDIV" dtype_id="3" dir="input" pinIndex="9" vartype="logic" origName="CLKDIV"/>
      <var loc="bg,1079,11,1079,13" name="D1" dtype_id="3" dir="input" pinIndex="10" vartype="logic" origName="D1"/>
      <var loc="bg,1080,11,1080,13" name="D2" dtype_id="3" dir="input" pinIndex="11" vartype="logic" origName="D2"/>
      <var loc="bg,1081,11,1081,13" name="D3" dtype_id="3" dir="input" pinIndex="12" vartype="logic" origName="D3"/>
      <var loc="bg,1082,11,1082,13" name="D4" dtype_id="3" dir="input" pinIndex="13" vartype="logic" origName="D4"/>
      <var loc="bg,1083,11,1083,13" name="D5" dtype_id="3" dir="input" pinIndex="14" vartype="logic" origName="D5"/>
      <var loc="bg,1084,11,1084,13" name="D6" dtype_id="3" dir="input" pinIndex="15" vartype="logic" origName="D6"/>
      <var loc="bg,1085,11,1085,13" name="D7" dtype_id="3" dir="input" pinIndex="16" vartype="logic" origName="D7"/>
      <var loc="bg,1086,11,1086,13" name="D8" dtype_id="3" dir="input" pinIndex="17" vartype="logic" origName="D8"/>
      <var loc="bg,1087,11,1087,14" name="OCE" dtype_id="3" dir="input" pinIndex="18" vartype="logic" origName="OCE"/>
      <var loc="bg,1088,11,1088,14" name="RST" dtype_id="3" dir="input" pinIndex="19" vartype="logic" origName="RST"/>
      <var loc="bg,1089,11,1089,19" name="SHIFTIN1" dtype_id="3" dir="input" pinIndex="20" vartype="logic" origName="SHIFTIN1"/>
      <var loc="bg,1090,11,1090,19" name="SHIFTIN2" dtype_id="3" dir="input" pinIndex="21" vartype="logic" origName="SHIFTIN2"/>
      <var loc="bg,1091,11,1091,13" name="T1" dtype_id="3" dir="input" pinIndex="22" vartype="logic" origName="T1"/>
      <var loc="bg,1092,11,1092,13" name="T2" dtype_id="3" dir="input" pinIndex="23" vartype="logic" origName="T2"/>
      <var loc="bg,1093,11,1093,13" name="T3" dtype_id="3" dir="input" pinIndex="24" vartype="logic" origName="T3"/>
      <var loc="bg,1094,11,1094,13" name="T4" dtype_id="3" dir="input" pinIndex="25" vartype="logic" origName="T4"/>
      <var loc="bg,1095,11,1095,18" name="TBYTEIN" dtype_id="3" dir="input" pinIndex="26" vartype="logic" origName="TBYTEIN"/>
      <var loc="bg,1096,11,1096,14" name="TCE" dtype_id="3" dir="input" pinIndex="27" vartype="logic" origName="TCE"/>
    </module>
    <module loc="bg,1042,8,1042,17" name="OSERDESE2__pi4" origName="OSERDESE2">
      <var loc="bg,1043,22,1043,34" name="DATA_RATE_OQ" dtype_id="20" vartype="logic" origName="DATA_RATE_OQ" param="true">
        <const loc="g,103,21,103,26" name="24&apos;h444452" dtype_id="20"/>
      </var>
      <var loc="bg,1044,22,1044,34" name="DATA_RATE_TQ" dtype_id="20" vartype="logic" origName="DATA_RATE_TQ" param="true">
        <const loc="g,104,21,104,26" name="24&apos;h444452" dtype_id="20"/>
      </var>
      <var loc="bg,1045,22,1045,32" name="DATA_WIDTH" dtype_id="22" vartype="integer" origName="DATA_WIDTH" param="true">
        <const loc="g,105,19,105,21" name="32&apos;sha" dtype_id="2"/>
      </var>
      <var loc="bg,1046,22,1046,29" name="INIT_OQ" dtype_id="57" vartype="logic" origName="INIT_OQ" param="true">
        <const loc="g,106,16,106,20" name="1&apos;h1" dtype_id="3"/>
      </var>
      <var loc="bg,1047,22,1047,29" name="INIT_TQ" dtype_id="57" vartype="logic" origName="INIT_TQ" param="true">
        <const loc="g,107,16,107,20" name="1&apos;h1" dtype_id="3"/>
      </var>
      <var loc="bg,1048,22,1048,40" name="IS_CLKDIV_INVERTED" dtype_id="57" vartype="logic" origName="IS_CLKDIV_INVERTED" param="true">
        <const loc="bg,1048,43,1048,47" name="1&apos;h0" dtype_id="3"/>
      </var>
      <var loc="bg,1049,22,1049,37" name="IS_CLK_INVERTED" dtype_id="57" vartype="logic" origName="IS_CLK_INVERTED" param="true">
        <const loc="bg,1049,43,1049,47" name="1&apos;h0" dtype_id="3"/>
      </var>
      <var loc="bg,1050,22,1050,36" name="IS_D1_INVERTED" dtype_id="57" vartype="logic" origName="IS_D1_INVERTED" param="true">
        <const loc="bg,1050,43,1050,47" name="1&apos;h0" dtype_id="3"/>
      </var>
      <var loc="bg,1051,22,1051,36" name="IS_D2_INVERTED" dtype_id="57" vartype="logic" origName="IS_D2_INVERTED" param="true">
        <const loc="bg,1051,43,1051,47" name="1&apos;h0" dtype_id="3"/>
      </var>
      <var loc="bg,1052,22,1052,36" name="IS_D3_INVERTED" dtype_id="57" vartype="logic" origName="IS_D3_INVERTED" param="true">
        <const loc="bg,1052,43,1052,47" name="1&apos;h0" dtype_id="3"/>
      </var>
      <var loc="bg,1053,22,1053,36" name="IS_D4_INVERTED" dtype_id="57" vartype="logic" origName="IS_D4_INVERTED" param="true">
        <const loc="bg,1053,43,1053,47" name="1&apos;h0" dtype_id="3"/>
      </var>
      <var loc="bg,1054,22,1054,36" name="IS_D5_INVERTED" dtype_id="57" vartype="logic" origName="IS_D5_INVERTED" param="true">
        <const loc="bg,1054,43,1054,47" name="1&apos;h0" dtype_id="3"/>
      </var>
      <var loc="bg,1055,22,1055,36" name="IS_D6_INVERTED" dtype_id="57" vartype="logic" origName="IS_D6_INVERTED" param="true">
        <const loc="bg,1055,43,1055,47" name="1&apos;h0" dtype_id="3"/>
      </var>
      <var loc="bg,1056,22,1056,36" name="IS_D7_INVERTED" dtype_id="57" vartype="logic" origName="IS_D7_INVERTED" param="true">
        <const loc="bg,1056,43,1056,47" name="1&apos;h0" dtype_id="3"/>
      </var>
      <var loc="bg,1057,22,1057,36" name="IS_D8_INVERTED" dtype_id="57" vartype="logic" origName="IS_D8_INVERTED" param="true">
        <const loc="bg,1057,43,1057,47" name="1&apos;h0" dtype_id="3"/>
      </var>
      <var loc="bg,1058,22,1058,36" name="IS_T1_INVERTED" dtype_id="57" vartype="logic" origName="IS_T1_INVERTED" param="true">
        <const loc="bg,1058,43,1058,47" name="1&apos;h0" dtype_id="3"/>
      </var>
      <var loc="bg,1059,22,1059,36" name="IS_T2_INVERTED" dtype_id="57" vartype="logic" origName="IS_T2_INVERTED" param="true">
        <const loc="bg,1059,43,1059,47" name="1&apos;h0" dtype_id="3"/>
      </var>
      <var loc="bg,1060,22,1060,36" name="IS_T3_INVERTED" dtype_id="57" vartype="logic" origName="IS_T3_INVERTED" param="true">
        <const loc="bg,1060,43,1060,47" name="1&apos;h0" dtype_id="3"/>
      </var>
      <var loc="bg,1061,22,1061,36" name="IS_T4_INVERTED" dtype_id="57" vartype="logic" origName="IS_T4_INVERTED" param="true">
        <const loc="bg,1061,43,1061,47" name="1&apos;h0" dtype_id="3"/>
      </var>
      <var loc="bg,1062,22,1062,33" name="SERDES_MODE" dtype_id="72" vartype="logic" origName="SERDES_MODE" param="true">
        <const loc="g,108,20,108,27" name="40&apos;h534c415645" dtype_id="72"/>
      </var>
      <var loc="bg,1063,22,1063,30" name="SRVAL_OQ" dtype_id="57" vartype="logic" origName="SRVAL_OQ" param="true">
        <const loc="g,109,17,109,21" name="1&apos;h0" dtype_id="3"/>
      </var>
      <var loc="bg,1064,22,1064,30" name="SRVAL_TQ" dtype_id="57" vartype="logic" origName="SRVAL_TQ" param="true">
        <const loc="g,110,17,110,21" name="1&apos;h0" dtype_id="3"/>
      </var>
      <var loc="bg,1065,22,1065,31" name="TBYTE_CTL" dtype_id="72" vartype="logic" origName="TBYTE_CTL" param="true">
        <const loc="g,111,18,111,25" name="40&apos;h46414c5345" dtype_id="72"/>
      </var>
      <var loc="bg,1066,22,1066,31" name="TBYTE_SRC" dtype_id="72" vartype="logic" origName="TBYTE_SRC" param="true">
        <const loc="g,112,18,112,25" name="40&apos;h46414c5345" dtype_id="72"/>
      </var>
      <var loc="bg,1067,22,1067,36" name="TRISTATE_WIDTH" dtype_id="22" vartype="integer" origName="TRISTATE_WIDTH" param="true">
        <const loc="g,113,23,113,24" name="32&apos;sh1" dtype_id="2"/>
      </var>
      <var loc="bg,1069,11,1069,14" name="OFB" dtype_id="3" dir="output" pinIndex="1" vartype="logic" origName="OFB"/>
      <var loc="bg,1070,11,1070,13" name="OQ" dtype_id="3" dir="output" pinIndex="2" vartype="logic" origName="OQ"/>
      <var loc="bg,1071,11,1071,20" name="SHIFTOUT1" dtype_id="3" dir="output" pinIndex="3" vartype="logic" origName="SHIFTOUT1"/>
      <var loc="bg,1072,11,1072,20" name="SHIFTOUT2" dtype_id="3" dir="output" pinIndex="4" vartype="logic" origName="SHIFTOUT2"/>
      <var loc="bg,1073,11,1073,19" name="TBYTEOUT" dtype_id="3" dir="output" pinIndex="5" vartype="logic" origName="TBYTEOUT"/>
      <var loc="bg,1074,11,1074,14" name="TFB" dtype_id="3" dir="output" pinIndex="6" vartype="logic" origName="TFB"/>
      <var loc="bg,1075,11,1075,13" name="TQ" dtype_id="3" dir="output" pinIndex="7" vartype="logic" origName="TQ"/>
      <var loc="bg,1077,11,1077,14" name="CLK" dtype_id="3" dir="input" pinIndex="8" vartype="logic" origName="CLK"/>
      <var loc="bg,1078,11,1078,17" name="CLKDIV" dtype_id="3" dir="input" pinIndex="9" vartype="logic" origName="CLKDIV"/>
      <var loc="bg,1079,11,1079,13" name="D1" dtype_id="3" dir="input" pinIndex="10" vartype="logic" origName="D1"/>
      <var loc="bg,1080,11,1080,13" name="D2" dtype_id="3" dir="input" pinIndex="11" vartype="logic" origName="D2"/>
      <var loc="bg,1081,11,1081,13" name="D3" dtype_id="3" dir="input" pinIndex="12" vartype="logic" origName="D3"/>
      <var loc="bg,1082,11,1082,13" name="D4" dtype_id="3" dir="input" pinIndex="13" vartype="logic" origName="D4"/>
      <var loc="bg,1083,11,1083,13" name="D5" dtype_id="3" dir="input" pinIndex="14" vartype="logic" origName="D5"/>
      <var loc="bg,1084,11,1084,13" name="D6" dtype_id="3" dir="input" pinIndex="15" vartype="logic" origName="D6"/>
      <var loc="bg,1085,11,1085,13" name="D7" dtype_id="3" dir="input" pinIndex="16" vartype="logic" origName="D7"/>
      <var loc="bg,1086,11,1086,13" name="D8" dtype_id="3" dir="input" pinIndex="17" vartype="logic" origName="D8"/>
      <var loc="bg,1087,11,1087,14" name="OCE" dtype_id="3" dir="input" pinIndex="18" vartype="logic" origName="OCE"/>
      <var loc="bg,1088,11,1088,14" name="RST" dtype_id="3" dir="input" pinIndex="19" vartype="logic" origName="RST"/>
      <var loc="bg,1089,11,1089,19" name="SHIFTIN1" dtype_id="3" dir="input" pinIndex="20" vartype="logic" origName="SHIFTIN1"/>
      <var loc="bg,1090,11,1090,19" name="SHIFTIN2" dtype_id="3" dir="input" pinIndex="21" vartype="logic" origName="SHIFTIN2"/>
      <var loc="bg,1091,11,1091,13" name="T1" dtype_id="3" dir="input" pinIndex="22" vartype="logic" origName="T1"/>
      <var loc="bg,1092,11,1092,13" name="T2" dtype_id="3" dir="input" pinIndex="23" vartype="logic" origName="T2"/>
      <var loc="bg,1093,11,1093,13" name="T3" dtype_id="3" dir="input" pinIndex="24" vartype="logic" origName="T3"/>
      <var loc="bg,1094,11,1094,13" name="T4" dtype_id="3" dir="input" pinIndex="25" vartype="logic" origName="T4"/>
      <var loc="bg,1095,11,1095,18" name="TBYTEIN" dtype_id="3" dir="input" pinIndex="26" vartype="logic" origName="TBYTEIN"/>
      <var loc="bg,1096,11,1096,14" name="TCE" dtype_id="3" dir="input" pinIndex="27" vartype="logic" origName="TCE"/>
    </module>
    <module loc="bg,146,8,146,14" name="OBUFDS__Iz14_S46415354" origName="OBUFDS">
      <var loc="bg,147,14,147,25" name="CAPACITANCE" dtype_id="71" vartype="logic" origName="CAPACITANCE" param="true">
        <const loc="bg,147,28,147,39" name="72&apos;h444f4e545f43415245" dtype_id="71"/>
      </var>
      <var loc="bg,148,14,148,24" name="IOSTANDARD" dtype_id="54" vartype="logic" origName="IOSTANDARD" param="true">
        <const loc="f,45,19,45,28" name="56&apos;h544d44535f3333" dtype_id="54"/>
      </var>
      <var loc="bg,149,14,149,18" name="SLEW" dtype_id="15" vartype="logic" origName="SLEW" param="true">
        <const loc="f,46,13,46,19" name="32&apos;h46415354" dtype_id="15"/>
      </var>
      <var loc="bg,151,11,151,12" name="O" dtype_id="3" dir="output" pinIndex="1" vartype="logic" origName="O"/>
      <var loc="bg,151,14,151,16" name="OB" dtype_id="3" dir="output" pinIndex="2" vartype="logic" origName="OB"/>
      <var loc="bg,152,11,152,12" name="I" dtype_id="3" dir="input" pinIndex="3" vartype="logic" origName="I"/>
      <contassign loc="bg,154,14,154,15" dtype_id="3">
        <varref loc="bg,152,11,152,12" name="I" dtype_id="3"/>
        <varref loc="bg,154,14,154,15" name="O" dtype_id="3"/>
      </contassign>
      <contassign loc="bg,155,14,155,15" dtype_id="3">
        <not loc="bg,155,16,155,17" dtype_id="3">
          <varref loc="bg,152,11,152,12" name="I" dtype_id="3"/>
        </not>
        <varref loc="bg,155,14,155,15" name="OB" dtype_id="3"/>
      </contassign>
    </module>
    <package loc="e,38,9,38,16" name="top_pkg" origName="top_pkg">
      <typedef loc="e,43,46,43,51" name="bin_t" dtype_id="3"/>
      <typedef loc="e,45,26,45,32" name="bus2_t" dtype_id="6"/>
      <typedef loc="e,46,26,46,32" name="bus3_t" dtype_id="7"/>
      <typedef loc="e,47,26,47,32" name="bus4_t" dtype_id="14"/>
      <typedef loc="e,48,26,48,32" name="bus5_t" dtype_id="13"/>
      <typedef loc="e,49,26,49,32" name="bus6_t" dtype_id="12"/>
      <typedef loc="e,50,26,50,32" name="bus7_t" dtype_id="11"/>
      <typedef loc="e,51,26,51,32" name="bus8_t" dtype_id="8"/>
      <typedef loc="e,52,26,52,32" name="bus9_t" dtype_id="55"/>
      <typedef loc="e,53,26,53,33" name="bus10_t" dtype_id="23"/>
      <typedef loc="e,54,26,54,33" name="bus11_t" dtype_id="16"/>
      <typedef loc="e,55,26,55,33" name="bus12_t" dtype_id="60"/>
      <typedef loc="e,56,26,56,33" name="bus16_t" dtype_id="17"/>
      <typedef loc="e,57,26,57,33" name="bus32_t" dtype_id="15"/>
      <typedef loc="e,58,26,58,34" name="bus128_t" dtype_id="76"/>
      <typedef loc="e,60,26,60,32" name="diff_t" dtype_id="6"/>
      <var loc="e,65,15,65,23" name="FPGA_DEV" dtype_id="54" vartype="logic" origName="FPGA_DEV" localparam="true">
        <const loc="e,65,30,65,39" name="56&apos;h37534552494553" dtype_id="54"/>
      </var>
      <var loc="e,66,15,66,27" name="DPHY_TERM_EN" dtype_id="15" vartype="logic" origName="DPHY_TERM_EN" localparam="true">
        <const loc="e,66,30,66,36" name="32&apos;h54525545" dtype_id="15"/>
      </var>
      <var loc="e,71,15,71,33" name="NUM_CLK_FOR_400kHZ" dtype_id="2" vartype="logic" origName="NUM_CLK_FOR_400kHZ" localparam="true">
        <const loc="e,71,36,71,38" name="32&apos;sh14" dtype_id="2"/>
      </var>
      <var loc="e,72,15,72,30" name="NUM_CLK_FOR_1HZ" dtype_id="2" vartype="logic" origName="NUM_CLK_FOR_1HZ" localparam="true">
        <const loc="e,72,36,72,39" name="32&apos;sh64" dtype_id="2"/>
      </var>
      <typedef loc="e,79,50,79,62" name="cnt_400khz_t" dtype_id="13"/>
      <typedef loc="e,80,50,80,59" name="cnt_1hz_t" dtype_id="11"/>
      <var loc="e,90,36,90,44" name="NUM_LANE" dtype_id="2" vartype="logic" origName="NUM_LANE" localparam="true">
        <const loc="e,90,47,90,48" name="32&apos;sh2" dtype_id="2"/>
      </var>
      <var loc="e,91,36,91,43" name="DINVERT" dtype_id="77" vartype="bit" origName="DINVERT" localparam="true">
        <const loc="e,91,47,91,52" name="2&apos;h2" dtype_id="6"/>
      </var>
      <var loc="e,92,36,92,41" name="DSKEW" dtype_id="78" vartype="" origName="DSKEW" localparam="true">
        <const loc="e,92,47,92,48" name="10&apos;h63" dtype_id="23"/>
      </var>
      <typedef loc="e,95,34,95,45" name="lane_diff_t" dtype_id="5"/>
      <typedef loc="e,96,34,96,44" name="lane_dly_t" dtype_id="79"/>
      <typedef loc="e,98,34,98,44" name="lane_vld_t" dtype_id="6"/>
      <typedef loc="e,99,34,99,45" name="lane_data_t" dtype_id="9"/>
    </package>
    <typetable loc="a,0,0,0,0">
      <basicdtype loc="d,31,27,31,28" id="22" name="integer" left="31" right="0" signed="true"/>
      <voiddtype loc="d,45,18,45,27" id="80"/>
      <basicdtype loc="d,156,10,156,16" id="69" name="string"/>
      <basicdtype loc="e,65,30,65,39" id="54" name="logic" left="55" right="0"/>
      <basicdtype loc="e,92,48,92,52" id="13" name="logic" left="4" right="0"/>
      <basicdtype loc="g,59,20,59,28" id="68" name="logic" left="47" right="0"/>
      <basicdtype loc="g,62,18,62,25" id="72" name="logic" left="39" right="0"/>
      <basicdtype loc="h,127,19,127,30" id="71" name="logic" left="71" right="0"/>
      <basicdtype loc="h,129,25,129,31" id="4" name="real" signed="true"/>
      <basicdtype loc="n,86,19,86,23" id="14" name="logic" left="3" right="0"/>
      <basicdtype loc="r,98,23,98,37" id="19" name="logic" left="95" right="0"/>
      <basicdtype loc="t,77,31,77,41" id="73" name="logic" left="63" right="0"/>
      <basicdtype loc="t,119,27,119,39" id="75" name="logic" left="79" right="0"/>
      <basicdtype loc="v,148,51,148,55" id="12" name="logic" left="5" right="0"/>
      <basicdtype loc="bg,561,37,561,52" id="74" name="logic" left="103" right="0"/>
      <basicdtype loc="bg,248,15,248,23" id="70" name="QData" left="63" right="0"/>
      <basicdtype loc="bf,20,14,20,17" id="1" name="int" left="31" right="0" signed="true"/>
      <refdtype loc="m,101,7,101,13" id="81" name="bus8_t" sub_dtype_id="8"/>
      <refdtype loc="m,102,7,102,13" id="82" name="bus8_t" sub_dtype_id="8"/>
      <refdtype loc="m,103,7,103,13" id="83" name="bus8_t" sub_dtype_id="8"/>
      <basicdtype loc="e,91,15,91,18" id="77" name="bit" left="1" right="0"/>
      <refdtype loc="e,92,15,92,21" id="84" name="bus5_t" sub_dtype_id="13"/>
      <packarraydtype loc="e,92,21,92,22" id="78" sub_dtype_id="13">
        <range loc="e,92,21,92,22">
          <const loc="e,92,30,92,31" name="32&apos;h1" dtype_id="2"/>
          <const loc="e,92,33,92,34" name="32&apos;sh0" dtype_id="2"/>
        </range>
      </packarraydtype>
      <basicdtype loc="z,98,33,98,34" id="56" name="logic" signed="true"/>
      <basicdtype loc="m,65,15,65,18" id="50" name="bit"/>
      <basicdtype loc="t,41,23,41,29" id="57" name="logic" left="0" right="0"/>
      <basicdtype loc="t,42,14,42,17" id="58" name="bit" left="4" right="0"/>
      <basicdtype loc="v,113,16,113,19" id="59" name="bit" left="7" right="0"/>
      <enumdtype loc="e,43,12,43,16" id="85" name="top_pkg::bin_t" sub_dtype_id="3">
        <enumitem loc="e,43,24,43,26" name="LO" dtype_id="3">
          <const loc="e,43,29,43,33" name="1&apos;h0" dtype_id="3"/>
        </enumitem>
        <enumitem loc="e,43,35,43,37" name="HI" dtype_id="3">
          <const loc="e,43,40,43,44" name="1&apos;h1" dtype_id="3"/>
        </enumitem>
      </enumdtype>
      <basicdtype loc="e,45,12,45,17" id="86" name="logic" left="1" right="0"/>
      <basicdtype loc="e,46,12,46,17" id="7" name="logic" left="2" right="0"/>
      <basicdtype loc="e,47,12,47,17" id="87" name="logic" left="3" right="0"/>
      <basicdtype loc="e,48,12,48,17" id="88" name="logic" left="4" right="0"/>
      <basicdtype loc="e,51,12,51,17" id="8" name="logic" left="7" right="0"/>
      <basicdtype loc="e,52,12,52,17" id="55" name="logic" left="8" right="0"/>
      <basicdtype loc="e,54,12,54,17" id="16" name="logic" left="10" right="0"/>
      <basicdtype loc="e,58,12,58,17" id="76" name="logic" left="127" right="0"/>
      <basicdtype loc="e,60,12,60,17" id="6" name="logic" left="1" right="0"/>
      <basicdtype loc="e,79,12,79,17" id="89" name="logic" left="4" right="0"/>
      <basicdtype loc="e,80,12,80,17" id="90" name="logic" left="6" right="0"/>
      <refdtype loc="e,95,12,95,18" id="91" name="diff_t" sub_dtype_id="6"/>
      <packarraydtype loc="e,95,19,95,20" id="5" sub_dtype_id="6">
        <range loc="e,95,19,95,20">
          <const loc="e,95,28,95,29" name="32&apos;h1" dtype_id="2"/>
          <const loc="e,95,31,95,32" name="32&apos;sh0" dtype_id="2"/>
        </range>
      </packarraydtype>
      <refdtype loc="e,96,12,96,18" id="92" name="bus5_t" sub_dtype_id="13"/>
      <packarraydtype loc="e,96,19,96,20" id="79" sub_dtype_id="13">
        <range loc="e,96,19,96,20">
          <const loc="e,96,28,96,29" name="32&apos;h1" dtype_id="2"/>
          <const loc="e,96,31,96,32" name="32&apos;sh0" dtype_id="2"/>
        </range>
      </packarraydtype>
      <basicdtype loc="e,98,12,98,17" id="93" name="logic" left="1" right="0"/>
      <refdtype loc="e,99,12,99,18" id="94" name="bus8_t" sub_dtype_id="8"/>
      <packarraydtype loc="e,99,19,99,20" id="9" sub_dtype_id="8">
        <range loc="e,99,19,99,20">
          <const loc="e,99,28,99,29" name="32&apos;h1" dtype_id="2"/>
          <const loc="e,99,31,99,32" name="32&apos;sh0" dtype_id="2"/>
        </range>
      </packarraydtype>
      <structdtype loc="m,100,12,100,18" id="10" name="hdmi_pkg::pix_t">
        <memberdtype loc="m,101,15,101,16" id="95" name="R" sub_dtype_id="8"/>
        <memberdtype loc="m,102,15,102,16" id="96" name="G" sub_dtype_id="8"/>
        <memberdtype loc="m,103,15,103,16" id="97" name="B" sub_dtype_id="8"/>
      </structdtype>
      <refdtype loc="m,107,7,107,13" id="98" name="bus2_t" sub_dtype_id="6"/>
      <refdtype loc="m,108,7,108,13" id="99" name="bus8_t" sub_dtype_id="8"/>
      <structdtype loc="m,106,12,106,18" id="52" name="hdmi_pkg::tdms_t">
        <memberdtype loc="m,107,15,107,16" id="100" name="c" sub_dtype_id="6"/>
        <memberdtype loc="m,108,15,108,16" id="101" name="d" sub_dtype_id="8"/>
      </structdtype>
      <refdtype loc="m,111,12,111,18" id="102" name="tdms_t" sub_dtype_id="52"/>
      <packarraydtype loc="m,111,18,111,19" id="51" sub_dtype_id="52">
        <range loc="m,111,18,111,19">
          <const loc="m,111,19,111,20" name="32&apos;sh2" dtype_id="2"/>
          <const loc="m,111,21,111,22" name="32&apos;sh0" dtype_id="2"/>
        </range>
      </packarraydtype>
      <unpackarraydtype loc="j,23,15,23,16" id="66" sub_dtype_id="20">
        <range loc="j,23,15,23,16">
          <const loc="j,23,17,23,18" name="32&apos;h1fff" dtype_id="2"/>
          <const loc="j,23,20,23,21" name="32&apos;sh0" dtype_id="2"/>
        </range>
      </unpackarraydtype>
      <basicdtype loc="j,28,6,28,7" id="67" name="logic" left="12" right="0" signed="true"/>
      <basicdtype loc="j,28,7,28,8" id="47" name="logic" left="12" right="0"/>
      <basicdtype loc="j,34,18,34,19" id="21" name="logic" left="4" right="0" signed="true"/>
      <basicdtype loc="j,33,15,33,16" id="28" name="logic" left="1" right="0" signed="true"/>
      <unpackarraydtype loc="k,91,19,91,20" id="65" sub_dtype_id="20">
        <range loc="k,91,19,91,20">
          <const loc="k,91,20,91,21" name="32&apos;sh0" dtype_id="2"/>
          <const loc="k,91,30,91,31" name="32&apos;h1fff" dtype_id="2"/>
        </range>
      </unpackarraydtype>
      <basicdtype loc="k,118,21,118,22" id="45" name="logic" left="3" right="0" signed="true"/>
      <basicdtype loc="k,131,14,131,15" id="60" name="logic" left="11" right="0"/>
      <basicdtype loc="t,139,37,139,38" id="53" name="logic" left="2" right="0" signed="true"/>
      <refdtype loc="w,75,11,75,22" id="103" name="lane_data_t" sub_dtype_id="9"/>
      <refdtype loc="w,76,11,76,21" id="104" name="lane_vld_t" sub_dtype_id="6"/>
      <refdtype loc="w,79,11,79,22" id="105" name="lane_data_t" sub_dtype_id="9"/>
      <refdtype loc="w,84,4,84,15" id="106" name="lane_data_t" sub_dtype_id="9"/>
      <unpackarraydtype loc="w,84,29,84,30" id="62" sub_dtype_id="9">
        <range loc="w,84,29,84,30">
          <const loc="w,84,30,84,31" name="32&apos;h0" dtype_id="15"/>
          <const loc="w,84,30,84,31" name="32&apos;h1" dtype_id="15"/>
        </range>
      </unpackarraydtype>
      <refdtype loc="w,85,4,85,14" id="107" name="lane_vld_t" sub_dtype_id="6"/>
      <unpackarraydtype loc="w,85,29,85,30" id="63" sub_dtype_id="6">
        <range loc="w,85,29,85,30">
          <const loc="w,85,30,85,31" name="32&apos;h0" dtype_id="15"/>
          <const loc="w,85,30,85,31" name="32&apos;h1" dtype_id="15"/>
        </range>
      </unpackarraydtype>
      <refdtype loc="w,87,12,87,18" id="108" name="bus2_t" sub_dtype_id="6"/>
      <packarraydtype loc="w,87,19,87,20" id="64" sub_dtype_id="6">
        <range loc="w,87,19,87,20">
          <const loc="w,87,28,87,29" name="32&apos;h1" dtype_id="2"/>
          <const loc="w,87,31,87,32" name="32&apos;sh0" dtype_id="2"/>
        </range>
      </packarraydtype>
      <refdtype loc="w,88,4,88,10" id="109" name="taps_t" sub_dtype_id="64"/>
      <basicdtype loc="v,152,28,152,29" id="61" name="logic" left="14" right="0"/>
      <refdtype loc="s,45,11,45,17" id="110" name="diff_t" sub_dtype_id="6"/>
      <refdtype loc="n,49,11,49,17" id="111" name="tdms_t" sub_dtype_id="52"/>
      <refdtype loc="n,51,11,51,17" id="112" name="tdms_t" sub_dtype_id="52"/>
      <refdtype loc="n,54,4,54,10" id="113" name="bus9_t" sub_dtype_id="55"/>
      <refdtype loc="n,55,4,55,10" id="114" name="bus9_t" sub_dtype_id="55"/>
      <refdtype loc="n,57,4,57,10" id="115" name="bus4_t" sub_dtype_id="14"/>
      <refdtype loc="n,59,4,59,10" id="116" name="bus9_t" sub_dtype_id="55"/>
      <refdtype loc="n,60,4,60,10" id="117" name="bus9_t" sub_dtype_id="55"/>
      <refdtype loc="n,62,4,62,10" id="118" name="bus4_t" sub_dtype_id="14"/>
      <refdtype loc="n,64,4,64,10" id="119" name="bus4_t" sub_dtype_id="14"/>
      <refdtype loc="n,65,4,65,10" id="120" name="bus4_t" sub_dtype_id="14"/>
      <refdtype loc="n,66,4,66,10" id="121" name="bus4_t" sub_dtype_id="14"/>
      <refdtype loc="z,48,11,48,17" id="122" name="diff_t" sub_dtype_id="6"/>
      <refdtype loc="z,49,11,49,22" id="123" name="lane_diff_t" sub_dtype_id="5"/>
      <refdtype loc="z,59,11,59,22" id="124" name="lane_data_t" sub_dtype_id="9"/>
      <refdtype loc="z,61,11,61,21" id="125" name="lane_vld_t" sub_dtype_id="6"/>
      <refdtype loc="z,64,4,64,15" id="126" name="lane_data_t" sub_dtype_id="9"/>
      <refdtype loc="z,65,4,65,15" id="127" name="lane_data_t" sub_dtype_id="9"/>
      <refdtype loc="z,66,4,66,14" id="128" name="lane_vld_t" sub_dtype_id="6"/>
      <refdtype loc="x,49,11,49,22" id="129" name="lane_data_t" sub_dtype_id="9"/>
      <refdtype loc="x,54,11,54,22" id="130" name="lane_data_t" sub_dtype_id="9"/>
      <enumdtype loc="x,69,12,69,16" id="131" name="csi_rx_packet_handler.state_t" sub_dtype_id="7">
        <enumitem loc="x,70,7,70,11" name="INIT" dtype_id="7">
          <const loc="x,70,19,70,23" name="3&apos;h0" dtype_id="7"/>
        </enumitem>
        <enumitem loc="x,71,7,71,12" name="START" dtype_id="7">
          <const loc="x,71,19,71,23" name="3&apos;h1" dtype_id="7"/>
        </enumitem>
        <enumitem loc="x,72,7,72,16" name="LONG_READ" dtype_id="7">
          <const loc="x,72,19,72,23" name="3&apos;h2" dtype_id="7"/>
        </enumitem>
        <enumitem loc="x,73,7,73,11" name="DONE" dtype_id="7">
          <const loc="x,73,19,73,23" name="3&apos;h3" dtype_id="7"/>
        </enumitem>
        <enumitem loc="x,74,7,74,11" name="STOP" dtype_id="7">
          <const loc="x,74,19,74,23" name="3&apos;h4" dtype_id="7"/>
        </enumitem>
        <enumitem loc="x,75,7,75,12" name="SYNC1" dtype_id="7">
          <const loc="x,75,19,75,23" name="3&apos;h5" dtype_id="7"/>
        </enumitem>
        <enumitem loc="x,76,7,76,12" name="SYNC0" dtype_id="7">
          <const loc="x,76,19,76,23" name="3&apos;h6" dtype_id="7"/>
        </enumitem>
        <enumitem loc="x,77,7,77,16" name="LONG_WAIT" dtype_id="7">
          <const loc="x,77,19,77,23" name="3&apos;h7" dtype_id="7"/>
        </enumitem>
      </enumdtype>
      <refdtype loc="x,145,4,145,11" id="132" name="state_t" sub_dtype_id="7"/>
      <enumdtype loc="q,60,12,60,16" id="133" name="i2c_ctrl.state_t" sub_dtype_id="14">
        <enumitem loc="q,61,7,61,11" name="IDLE" dtype_id="14">
          <const loc="q,61,28,61,32" name="4&apos;h0" dtype_id="14"/>
        </enumitem>
        <enumitem loc="q,62,7,62,12" name="START" dtype_id="14">
          <const loc="q,62,28,62,32" name="4&apos;h1" dtype_id="14"/>
        </enumitem>
        <enumitem loc="q,63,7,63,23" name="WRITE_SLAVE_ADDR" dtype_id="14">
          <const loc="q,63,28,63,32" name="4&apos;h2" dtype_id="14"/>
        </enumitem>
        <enumitem loc="q,64,7,64,16" name="CHECK_ACK" dtype_id="14">
          <const loc="q,64,28,64,32" name="4&apos;h3" dtype_id="14"/>
        </enumitem>
        <enumitem loc="q,65,7,65,25" name="WRITE_REG_ADDR_MSB" dtype_id="14">
          <const loc="q,65,28,65,32" name="4&apos;h4" dtype_id="14"/>
        </enumitem>
        <enumitem loc="q,66,7,66,21" name="WRITE_REG_ADDR" dtype_id="14">
          <const loc="q,66,28,66,32" name="4&apos;h5" dtype_id="14"/>
        </enumitem>
        <enumitem loc="q,67,7,67,21" name="WRITE_REG_DATA" dtype_id="14">
          <const loc="q,67,28,67,32" name="4&apos;h6" dtype_id="14"/>
        </enumitem>
        <enumitem loc="q,68,7,68,11" name="STOP" dtype_id="14">
          <const loc="q,68,28,68,32" name="4&apos;h7" dtype_id="14"/>
        </enumitem>
        <enumitem loc="q,69,7,69,14" name="RESTART" dtype_id="14">
          <const loc="q,69,28,69,32" name="4&apos;h8" dtype_id="14"/>
        </enumitem>
      </enumdtype>
      <refdtype loc="q,72,4,72,11" id="134" name="state_t" sub_dtype_id="14"/>
      <refdtype loc="q,73,4,73,11" id="135" name="state_t" sub_dtype_id="14"/>
      <refdtype loc="o,52,11,52,18" id="136" name="bus11_t" sub_dtype_id="16"/>
      <refdtype loc="o,53,11,53,18" id="137" name="bus11_t" sub_dtype_id="16"/>
      <refdtype loc="o,54,11,54,16" id="138" name="pix_t" sub_dtype_id="10"/>
      <refdtype loc="o,68,11,68,17" id="139" name="bus3_t" sub_dtype_id="7"/>
      <refdtype loc="o,69,11,69,17" id="140" name="bus3_t" sub_dtype_id="7"/>
      <basicdtype loc="o,112,42,112,43" id="48" name="logic" left="10" right="0" signed="true"/>
      <basicdtype loc="o,121,31,121,32" id="49" name="bit" left="10" right="0" signed="true"/>
      <refdtype loc="o,160,5,160,15" id="141" name="tdms_pix_t" sub_dtype_id="51"/>
      <refdtype loc="o,161,5,161,15" id="142" name="tdms_pix_t" sub_dtype_id="51"/>
      <refdtype loc="o,163,5,163,11" id="143" name="bus3_t" sub_dtype_id="7"/>
      <basicdtype loc="l,39,4,39,9" id="46" name="logic" left="13" right="0"/>
      <refdtype loc="bd,78,4,78,16" id="144" name="cnt_400khz_t" sub_dtype_id="13"/>
      <refdtype loc="bd,101,4,101,13" id="145" name="cnt_1hz_t" sub_dtype_id="11"/>
      <refdtype loc="bc,51,11,51,16" id="146" name="pix_t" sub_dtype_id="10"/>
      <refdtype loc="bc,61,11,61,16" id="147" name="pix_t" sub_dtype_id="10"/>
      <refdtype loc="bc,68,4,68,11" id="148" name="bus11_t" sub_dtype_id="16"/>
      <refdtype loc="bb,56,11,56,22" id="149" name="lane_data_t" sub_dtype_id="9"/>
      <basicdtype loc="bb,66,12,66,17" id="23" name="logic" left="9" right="0"/>
      <refdtype loc="bb,71,4,71,9" id="150" name="cnt_t" sub_dtype_id="23"/>
      <refdtype loc="bb,103,30,103,41" id="151" name="lane_data_t" sub_dtype_id="9"/>
      <unpackarraydtype loc="bb,103,54,103,55" id="24" sub_dtype_id="9">
        <range loc="bb,103,54,103,55">
          <const loc="bb,103,55,103,66" name="32&apos;sh280" dtype_id="2"/>
          <const loc="bb,103,67,103,68" name="32&apos;sh0" dtype_id="2"/>
        </range>
      </unpackarraydtype>
      <refdtype loc="bb,104,30,104,41" id="152" name="lane_data_t" sub_dtype_id="9"/>
      <unpackarraydtype loc="bb,104,54,104,55" id="25" sub_dtype_id="9">
        <range loc="bb,104,54,104,55">
          <const loc="bb,104,55,104,66" name="32&apos;sh280" dtype_id="2"/>
          <const loc="bb,104,67,104,68" name="32&apos;sh0" dtype_id="2"/>
        </range>
      </unpackarraydtype>
      <refdtype loc="bb,105,30,105,41" id="153" name="lane_data_t" sub_dtype_id="9"/>
      <unpackarraydtype loc="bb,105,54,105,55" id="26" sub_dtype_id="9">
        <range loc="bb,105,54,105,55">
          <const loc="bb,105,55,105,66" name="32&apos;sh280" dtype_id="2"/>
          <const loc="bb,105,67,105,68" name="32&apos;sh0" dtype_id="2"/>
        </range>
      </unpackarraydtype>
      <refdtype loc="bb,106,30,106,41" id="154" name="lane_data_t" sub_dtype_id="9"/>
      <unpackarraydtype loc="bb,106,54,106,55" id="27" sub_dtype_id="9">
        <range loc="bb,106,54,106,55">
          <const loc="bb,106,55,106,66" name="32&apos;sh280" dtype_id="2"/>
          <const loc="bb,106,67,106,68" name="32&apos;sh0" dtype_id="2"/>
        </range>
      </unpackarraydtype>
      <refdtype loc="bb,119,4,119,9" id="155" name="cnt_t" sub_dtype_id="23"/>
      <packarraydtype loc="e,99,19,99,20" id="29" sub_dtype_id="8">
        <range loc="e,99,19,99,20">
          <const loc="e,99,19,99,20" name="32&apos;hf" dtype_id="15"/>
          <const loc="e,99,19,99,20" name="32&apos;h8" dtype_id="15"/>
        </range>
      </packarraydtype>
      <packarraydtype loc="e,99,19,99,20" id="30" sub_dtype_id="8">
        <range loc="e,99,19,99,20">
          <const loc="e,99,19,99,20" name="32&apos;h7" dtype_id="15"/>
          <const loc="e,99,19,99,20" name="32&apos;h0" dtype_id="15"/>
        </range>
      </packarraydtype>
      <packarraydtype loc="e,99,19,99,20" id="31" sub_dtype_id="8">
        <range loc="e,99,19,99,20">
          <const loc="e,99,19,99,20" name="32&apos;hf" dtype_id="15"/>
          <const loc="e,99,19,99,20" name="32&apos;h8" dtype_id="15"/>
        </range>
      </packarraydtype>
      <packarraydtype loc="e,99,19,99,20" id="32" sub_dtype_id="8">
        <range loc="e,99,19,99,20">
          <const loc="e,99,19,99,20" name="32&apos;h7" dtype_id="15"/>
          <const loc="e,99,19,99,20" name="32&apos;h0" dtype_id="15"/>
        </range>
      </packarraydtype>
      <packarraydtype loc="e,99,19,99,20" id="33" sub_dtype_id="8">
        <range loc="e,99,19,99,20">
          <const loc="e,99,19,99,20" name="32&apos;hf" dtype_id="15"/>
          <const loc="e,99,19,99,20" name="32&apos;h8" dtype_id="15"/>
        </range>
      </packarraydtype>
      <packarraydtype loc="e,99,19,99,20" id="34" sub_dtype_id="8">
        <range loc="e,99,19,99,20">
          <const loc="e,99,19,99,20" name="32&apos;h7" dtype_id="15"/>
          <const loc="e,99,19,99,20" name="32&apos;h0" dtype_id="15"/>
        </range>
      </packarraydtype>
      <packarraydtype loc="e,99,19,99,20" id="35" sub_dtype_id="8">
        <range loc="e,99,19,99,20">
          <const loc="e,99,19,99,20" name="32&apos;hf" dtype_id="15"/>
          <const loc="e,99,19,99,20" name="32&apos;h8" dtype_id="15"/>
        </range>
      </packarraydtype>
      <packarraydtype loc="e,99,19,99,20" id="36" sub_dtype_id="8">
        <range loc="e,99,19,99,20">
          <const loc="e,99,19,99,20" name="32&apos;h7" dtype_id="15"/>
          <const loc="e,99,19,99,20" name="32&apos;h0" dtype_id="15"/>
        </range>
      </packarraydtype>
      <packarraydtype loc="e,99,19,99,20" id="37" sub_dtype_id="8">
        <range loc="e,99,19,99,20">
          <const loc="e,99,19,99,20" name="32&apos;hf" dtype_id="15"/>
          <const loc="e,99,19,99,20" name="32&apos;h8" dtype_id="15"/>
        </range>
      </packarraydtype>
      <packarraydtype loc="e,99,19,99,20" id="38" sub_dtype_id="8">
        <range loc="e,99,19,99,20">
          <const loc="e,99,19,99,20" name="32&apos;h7" dtype_id="15"/>
          <const loc="e,99,19,99,20" name="32&apos;h0" dtype_id="15"/>
        </range>
      </packarraydtype>
      <packarraydtype loc="e,99,19,99,20" id="39" sub_dtype_id="8">
        <range loc="e,99,19,99,20">
          <const loc="e,99,19,99,20" name="32&apos;hf" dtype_id="15"/>
          <const loc="e,99,19,99,20" name="32&apos;h8" dtype_id="15"/>
        </range>
      </packarraydtype>
      <packarraydtype loc="e,99,19,99,20" id="40" sub_dtype_id="8">
        <range loc="e,99,19,99,20">
          <const loc="e,99,19,99,20" name="32&apos;h7" dtype_id="15"/>
          <const loc="e,99,19,99,20" name="32&apos;h0" dtype_id="15"/>
        </range>
      </packarraydtype>
      <packarraydtype loc="e,99,19,99,20" id="41" sub_dtype_id="8">
        <range loc="e,99,19,99,20">
          <const loc="e,99,19,99,20" name="32&apos;hf" dtype_id="15"/>
          <const loc="e,99,19,99,20" name="32&apos;h8" dtype_id="15"/>
        </range>
      </packarraydtype>
      <packarraydtype loc="e,99,19,99,20" id="42" sub_dtype_id="8">
        <range loc="e,99,19,99,20">
          <const loc="e,99,19,99,20" name="32&apos;h7" dtype_id="15"/>
          <const loc="e,99,19,99,20" name="32&apos;h0" dtype_id="15"/>
        </range>
      </packarraydtype>
      <packarraydtype loc="e,99,19,99,20" id="43" sub_dtype_id="8">
        <range loc="e,99,19,99,20">
          <const loc="e,99,19,99,20" name="32&apos;hf" dtype_id="15"/>
          <const loc="e,99,19,99,20" name="32&apos;h8" dtype_id="15"/>
        </range>
      </packarraydtype>
      <packarraydtype loc="e,99,19,99,20" id="44" sub_dtype_id="8">
        <range loc="e,99,19,99,20">
          <const loc="e,99,19,99,20" name="32&apos;h7" dtype_id="15"/>
          <const loc="e,99,19,99,20" name="32&apos;h0" dtype_id="15"/>
        </range>
      </packarraydtype>
      <refdtype loc="ba,48,11,48,17" id="156" name="diff_t" sub_dtype_id="6"/>
      <refdtype loc="ba,49,11,49,22" id="157" name="lane_diff_t" sub_dtype_id="5"/>
      <refdtype loc="ba,54,11,54,22" id="158" name="lane_data_t" sub_dtype_id="9"/>
      <refdtype loc="ba,61,11,61,17" id="159" name="bus8_t" sub_dtype_id="8"/>
      <refdtype loc="ba,70,4,70,15" id="160" name="lane_data_t" sub_dtype_id="9"/>
      <refdtype loc="ba,74,4,74,14" id="161" name="lane_vld_t" sub_dtype_id="6"/>
      <refdtype loc="ba,75,4,75,10" id="162" name="bus2_t" sub_dtype_id="6"/>
      <basicdtype loc="r,59,5,59,10" id="11" name="logic" left="6" right="0"/>
      <basicdtype loc="r,61,5,61,10" id="17" name="logic" left="15" right="0"/>
      <basicdtype loc="r,66,5,66,10" id="20" name="logic" left="23" right="0"/>
      <unpackarraydtype loc="r,66,31,66,32" id="18" sub_dtype_id="20">
        <range loc="r,66,31,66,32">
          <const loc="r,66,32,66,34" name="32&apos;h0" dtype_id="15"/>
          <const loc="r,66,32,66,34" name="32&apos;h40" dtype_id="15"/>
        </range>
      </unpackarraydtype>
      <refdtype loc="p,59,11,59,16" id="163" name="pix_t" sub_dtype_id="10"/>
      <refdtype loc="p,72,11,72,17" id="164" name="bus3_t" sub_dtype_id="7"/>
      <refdtype loc="p,73,11,73,17" id="165" name="bus3_t" sub_dtype_id="7"/>
      <refdtype loc="p,76,4,76,11" id="166" name="bus11_t" sub_dtype_id="16"/>
      <refdtype loc="p,76,4,76,11" id="167" name="bus11_t" sub_dtype_id="16"/>
      <refdtype loc="be,59,11,59,17" id="168" name="diff_t" sub_dtype_id="6"/>
      <refdtype loc="be,60,11,60,22" id="169" name="lane_diff_t" sub_dtype_id="5"/>
      <refdtype loc="be,67,11,67,17" id="170" name="bus3_t" sub_dtype_id="7"/>
      <refdtype loc="be,68,11,68,17" id="171" name="bus3_t" sub_dtype_id="7"/>
      <refdtype loc="be,71,11,71,17" id="172" name="bus3_t" sub_dtype_id="7"/>
      <refdtype loc="be,72,11,72,17" id="173" name="bus8_t" sub_dtype_id="8"/>
      <refdtype loc="be,113,4,113,15" id="174" name="lane_data_t" sub_dtype_id="9"/>
      <refdtype loc="be,117,4,117,10" id="175" name="bus8_t" sub_dtype_id="8"/>
      <refdtype loc="be,144,4,144,9" id="176" name="pix_t" sub_dtype_id="10"/>
      <refdtype loc="be,170,4,170,9" id="177" name="pix_t" sub_dtype_id="10"/>
      <basicdtype loc="bf,28,4,28,9" id="3" name="logic"/>
      <refdtype loc="bf,48,4,48,15" id="178" name="lane_diff_t" sub_dtype_id="5"/>
      <basicdtype loc="bf,20,31,20,37" id="2" name="logic" left="31" right="0" signed="true"/>
      <basicdtype loc="be,224,15,224,16" id="15" name="logic" left="31" right="0"/>
    </typetable>
  </netlist>
</verilator_xml>
