git clone --depth 1 --no-tags https://github.com/PhattOZ/SpaceInvaderVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/319371968
git clone --depth 1 --no-tags https://github.com/keven-deoliveira/EC_3-In-A-Row.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/317684423
git clone --depth 1 --no-tags https://github.com/litex-hub/litex-on-profpga-systems.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/317797828
git clone --depth 1 --no-tags https://github.com/AlexLB97/Verilog_ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/319685372
git clone --depth 1 --no-tags https://github.com/mztknhao1/FPGA-subpixel-edge.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/321547152
git clone --depth 1 --no-tags https://github.com/seanpm2001/SNU_2D_ProgrammingTools_IDE_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/317415204
git clone --depth 1 --no-tags https://github.com/MiSTer-devel/Arcade-Breakout_MiSTer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/321551498
git clone --depth 1 --no-tags https://github.com/Sakthiarun666/FPGA-Based-Low-Visibility-Enhancement-Adaptive-Histogram-Equalization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/319719724
git clone --depth 1 --no-tags https://github.com/l2l7l9p/Single-Cycle-CPU-based-on-MIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/321301706
git clone --depth 1 --no-tags https://github.com/stineje/SpringerBookArith04.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/321726364
git clone --depth 1 --no-tags https://github.com/scp10086/altera-HDB3-coding.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/320140057
git clone --depth 1 --no-tags https://github.com/wojtek2407/FPGA_CAN.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/317359972
git clone --depth 1 --no-tags https://github.com/Icarus92/FPGA-img.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/319076359
git clone --depth 1 --no-tags https://github.com/cyx233/cod20-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/317133729
git clone --depth 1 --no-tags https://github.com/yasir-javed/vga_bram.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/321564956
git clone --depth 1 --no-tags https://github.com/AdamHastings/ReedSolomon.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/318656674
git clone --depth 1 --no-tags https://github.com/oscaracgg/sonar_tracker_fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/321758630
git clone --depth 1 --no-tags https://github.com/nietzhuang/2011-CIC-contest---Image-Display-Control.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/320545704
git clone --depth 1 --no-tags https://github.com/fluctlight001/single_cycle_mips_cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/320995220
git clone --depth 1 --no-tags https://github.com/JJJayyyy/CPU_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/316883241
git clone --depth 1 --no-tags https://github.com/rsmith66/FPGAGuitar.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/319817937
git clone --depth 1 --no-tags https://github.com/AutoRunCD-Johnny/2017-COE3DQ5-Project-Hardware-Implementation-of-an-Image-Decompressor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/319146698
git clone --depth 1 --no-tags https://github.com/Make-Machine-Association/FakeCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/318956495
git clone --depth 1 --no-tags https://github.com/nargesalavi/MIPS-Processor-in-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/319289270
git clone --depth 1 --no-tags https://github.com/Mousatat/Computer-Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/319717355
git clone --depth 1 --no-tags https://github.com/Pyrokar100/Frequency_Domain_Hilbert_Transformer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/320619873
git clone --depth 1 --no-tags https://github.com/amirhz99/ComputerArchitectureLab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/318961033
git clone --depth 1 --no-tags https://github.com/austinjonathan1/ATMMachine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/317361121
git clone --depth 1 --no-tags https://github.com/MaicDf/ProyectoDigital2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/319368353
git clone --depth 1 --no-tags https://github.com/dparmar2/4bit-8-Register-File-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/319535698
git clone --depth 1 --no-tags https://github.com/Harshil1995/FPGA_Traffic-Light-Controller-using-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/319786426
git clone --depth 1 --no-tags https://github.com/vulkanbets/IIR_Filter_Time_Multiplexed.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/319184552
git clone --depth 1 --no-tags https://github.com/michaelmengistu/ARM-Processor-Implementation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/318395964
git clone --depth 1 --no-tags https://github.com/mattvenn/seven_segment_wrapper.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/317938982
git clone --depth 1 --no-tags https://github.com/diezep/ProyectoFinal-SSPAC-E5-D12.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/317259472
git clone --depth 1 --no-tags https://github.com/chrsthur/WildWest2048.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/319842157
git clone --depth 1 --no-tags https://github.com/D3r3k23/VGA-Char-ROM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/321815386
git clone --depth 1 --no-tags https://github.com/apdn/ClusterSoC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/317942083
git clone --depth 1 --no-tags https://github.com/NCDCCC/MatrixMultiply-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/319801947
git clone --depth 1 --no-tags https://github.com/r08922128/CA-2020-Project1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/319825536
git clone --depth 1 --no-tags https://github.com/flywang606/2d_fir.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/316957474
git clone --depth 1 --no-tags https://github.com/Darkkogging/Neo-Ligth.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/321799034
git clone --depth 1 --no-tags https://github.com/JairCopete17/sensores-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/317017540
git clone --depth 1 --no-tags https://github.com/SweeperAA/skywater130_decred_miner_old.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/316863997
git clone --depth 1 --no-tags https://github.com/koakuma666/2-Bit-by-3-Bit-Multiplier-in-Gate-Level-Verilog-HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/321122815
git clone --depth 1 --no-tags https://github.com/VindulaNR/CO224--Computer-Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/318722995
git clone --depth 1 --no-tags https://github.com/joshshterenberg/311_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/319799079
git clone --depth 1 --no-tags https://github.com/HarishKMurali/VLSI-Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/320190701
git clone --depth 1 --no-tags https://github.com/Gardenia-Tian/Pipeline-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/321655131
git clone --depth 1 --no-tags https://github.com/neurorulez/CtrlModule_Loader_Sram.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/321613132
git clone --depth 1 --no-tags https://github.com/tcy1999/VE270.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/318537826
git clone --depth 1 --no-tags https://github.com/zyu-c/verilog_TD4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/318686038
git clone --depth 1 --no-tags https://github.com/Karikaranvetti/Building-a-Simple-Processor-and-Memory-Hierarchy.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/321620189
git clone --depth 1 --no-tags https://github.com/DogeW/TechV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/321705095
git clone --depth 1 --no-tags https://github.com/Darkstar1403/Sem.-Arquitectura-2020B-D12-ArribaPython.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/318743225
git clone --depth 1 --no-tags https://github.com/ngdxzy/FF_Test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/317669601
git clone --depth 1 --no-tags https://github.com/TheWayForward/DigitalSystemDesign.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/321271263
git clone --depth 1 --no-tags https://github.com/Dud3ek/ESL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/317617026
git clone --depth 1 --no-tags https://github.com/Harshil1995/Spread-Spectrum-Correlator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/319784464
git clone --depth 1 --no-tags https://github.com/Storm-Rage0/MIPS-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/320778079
git clone --depth 1 --no-tags https://github.com/strong-Ting/FFT_verilog_IP_core.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/321011248
git clone --depth 1 --no-tags https://github.com/filimonadrian/cn2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/321027989
git clone --depth 1 --no-tags https://github.com/unal-edigital2-labs/2020-2-w07_entrega-_final-grupo02.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/321657706
git clone --depth 1 --no-tags https://github.com/Fisheep1207/CA-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/320458443
git clone --depth 1 --no-tags https://github.com/DanielTeranF/proyecto_electronica1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/320755839
git clone --depth 1 --no-tags https://github.com/Abhijit123Gupta/Hardware_Implementation-of-Image_Processing_Algorithms.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/321295335
git clone --depth 1 --no-tags https://github.com/apdn/P2PSoC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/317977801
git clone --depth 1 --no-tags https://github.com/apdn/AXISoC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/317944555
git clone --depth 1 --no-tags https://github.com/MorganJamesSmith/mips-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/319471489
git clone --depth 1 --no-tags https://github.com/Harshil1995/FPGA_Vending-Machine-uisng-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/319786151
git clone --depth 1 --no-tags https://github.com/bellwood420/Arcade-Breakout_MiSTer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/320502630
git clone --depth 1 --no-tags https://github.com/pratimakv/EC311-Keyboard-Battleship.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/320057737
git clone --depth 1 --no-tags https://github.com/gitred-e/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/321107779
git clone --depth 1 --no-tags https://github.com/Kyokoning/DigitSerialMultiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/316903016
git clone --depth 1 --no-tags https://github.com/sfu-arch/TensorBricks.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/318395757
git clone --depth 1 --no-tags https://github.com/Alyssonmach/sistema-seguranca-residencial.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/317248552
git clone --depth 1 --no-tags https://github.com/Jaffar4u2/king4u2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/319543511
git clone --depth 1 --no-tags https://github.com/abdelazeem201/Pipelined-FFT-IFFT-64-points.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/319757021
git clone --depth 1 --no-tags https://github.com/Icarus92/4-lane-histogram.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/319076606
git clone --depth 1 --no-tags https://github.com/AyushRajSharma/Hardware_AES_Algorithm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/320395272
git clone --depth 1 --no-tags https://github.com/vodogrey2012/DES-TDES.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/319526611
git clone --depth 1 --no-tags https://github.com/electricdream11/FPGA_qr.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/319029781
git clone --depth 1 --no-tags https://github.com/Capelito1112/HLS-gomoku.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/320794149
git clone --depth 1 --no-tags https://github.com/mustafaR35/Rainbow-Road.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/319438382
git clone --depth 1 --no-tags https://github.com/chazhurd/Lava-Walls.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/320421098
git clone --depth 1 --no-tags https://github.com/wolframalexa/MIPSProcessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/317656069
git clone --depth 1 --no-tags https://github.com/how861025ard/HDLBITS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/318740469
git clone --depth 1 --no-tags https://github.com/PeterAyad/SPI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/321818116
git clone --depth 1 --no-tags https://github.com/yasir-javed/vga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/321563254
git clone --depth 1 --no-tags https://github.com/akshaygodse13/PE_Coprocessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/316963036
git clone --depth 1 --no-tags https://github.com/SandaruJayawardana/fyp_slave_device.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/317407591
git clone --depth 1 --no-tags https://github.com/mars441998/32_bit_single_cycle_microprocessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/319006593
git clone --depth 1 --no-tags https://github.com/oscaracgg/Quadrature_Motor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/321760854
git clone --depth 1 --no-tags https://github.com/SKlayer/vcu1525_sprocket.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/319014968
