$comment
	File created using the following command:
		vcd file unidade_de_controle.msim.vcd -direction
$end
$date
	Sun Apr 03 20:15:02 2022
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module unidade_de_controle_vlg_vec_tst $end
$var reg 1 ! clk_uc $end
$var reg 16 " data_uc [15:0] $end
$var reg 1 # RF_Rp_zero_uc $end
$var reg 1 $ rst $end
$var wire 1 % addr_uc [15] $end
$var wire 1 & addr_uc [14] $end
$var wire 1 ' addr_uc [13] $end
$var wire 1 ( addr_uc [12] $end
$var wire 1 ) addr_uc [11] $end
$var wire 1 * addr_uc [10] $end
$var wire 1 + addr_uc [9] $end
$var wire 1 , addr_uc [8] $end
$var wire 1 - addr_uc [7] $end
$var wire 1 . addr_uc [6] $end
$var wire 1 / addr_uc [5] $end
$var wire 1 0 addr_uc [4] $end
$var wire 1 1 addr_uc [3] $end
$var wire 1 2 addr_uc [2] $end
$var wire 1 3 addr_uc [1] $end
$var wire 1 4 addr_uc [0] $end
$var wire 1 5 alu_s0_uc $end
$var wire 1 6 alu_s1_uc $end
$var wire 1 7 D_addr_uc [7] $end
$var wire 1 8 D_addr_uc [6] $end
$var wire 1 9 D_addr_uc [5] $end
$var wire 1 : D_addr_uc [4] $end
$var wire 1 ; D_addr_uc [3] $end
$var wire 1 < D_addr_uc [2] $end
$var wire 1 = D_addr_uc [1] $end
$var wire 1 > D_addr_uc [0] $end
$var wire 1 ? D_rd_uc $end
$var wire 1 @ D_wr_uc $end
$var wire 1 A I_rd_uc $end
$var wire 1 B RF_Rp_addr_uc [3] $end
$var wire 1 C RF_Rp_addr_uc [2] $end
$var wire 1 D RF_Rp_addr_uc [1] $end
$var wire 1 E RF_Rp_addr_uc [0] $end
$var wire 1 F RF_Rp_rd_uc $end
$var wire 1 G RF_Rq_addr_uc [3] $end
$var wire 1 H RF_Rq_addr_uc [2] $end
$var wire 1 I RF_Rq_addr_uc [1] $end
$var wire 1 J RF_Rq_addr_uc [0] $end
$var wire 1 K RF_Rq_rd_uc $end
$var wire 1 L RF_s0_uc $end
$var wire 1 M RF_s1_uc $end
$var wire 1 N RF_W_addr_uc [3] $end
$var wire 1 O RF_W_addr_uc [2] $end
$var wire 1 P RF_W_addr_uc [1] $end
$var wire 1 Q RF_W_addr_uc [0] $end
$var wire 1 R RF_W_data_uc [7] $end
$var wire 1 S RF_W_data_uc [6] $end
$var wire 1 T RF_W_data_uc [5] $end
$var wire 1 U RF_W_data_uc [4] $end
$var wire 1 V RF_W_data_uc [3] $end
$var wire 1 W RF_W_data_uc [2] $end
$var wire 1 X RF_W_data_uc [1] $end
$var wire 1 Y RF_W_data_uc [0] $end
$var wire 1 Z RF_W_wr_uc $end
$var wire 1 [ saida_uc [3] $end
$var wire 1 \ saida_uc [2] $end
$var wire 1 ] saida_uc [1] $end
$var wire 1 ^ saida_uc [0] $end
$var wire 1 _ sampler $end
$scope module i1 $end
$var wire 1 ` gnd $end
$var wire 1 a vcc $end
$var wire 1 b unknown $end
$var tri1 1 c devclrn $end
$var tri1 1 d devpor $end
$var tri1 1 e devoe $end
$var wire 1 f RF_s0_uc~output_o $end
$var wire 1 g RF_s1_uc~output_o $end
$var wire 1 h addr_uc[0]~output_o $end
$var wire 1 i addr_uc[1]~output_o $end
$var wire 1 j addr_uc[2]~output_o $end
$var wire 1 k addr_uc[3]~output_o $end
$var wire 1 l addr_uc[4]~output_o $end
$var wire 1 m addr_uc[5]~output_o $end
$var wire 1 n addr_uc[6]~output_o $end
$var wire 1 o addr_uc[7]~output_o $end
$var wire 1 p addr_uc[8]~output_o $end
$var wire 1 q addr_uc[9]~output_o $end
$var wire 1 r addr_uc[10]~output_o $end
$var wire 1 s addr_uc[11]~output_o $end
$var wire 1 t addr_uc[12]~output_o $end
$var wire 1 u addr_uc[13]~output_o $end
$var wire 1 v addr_uc[14]~output_o $end
$var wire 1 w addr_uc[15]~output_o $end
$var wire 1 x D_rd_uc~output_o $end
$var wire 1 y D_wr_uc~output_o $end
$var wire 1 z RF_W_wr_uc~output_o $end
$var wire 1 { RF_Rp_rd_uc~output_o $end
$var wire 1 | RF_Rq_rd_uc~output_o $end
$var wire 1 } alu_s1_uc~output_o $end
$var wire 1 ~ alu_s0_uc~output_o $end
$var wire 1 !! I_rd_uc~output_o $end
$var wire 1 "! D_addr_uc[0]~output_o $end
$var wire 1 #! D_addr_uc[1]~output_o $end
$var wire 1 $! D_addr_uc[2]~output_o $end
$var wire 1 %! D_addr_uc[3]~output_o $end
$var wire 1 &! D_addr_uc[4]~output_o $end
$var wire 1 '! D_addr_uc[5]~output_o $end
$var wire 1 (! D_addr_uc[6]~output_o $end
$var wire 1 )! D_addr_uc[7]~output_o $end
$var wire 1 *! RF_W_data_uc[0]~output_o $end
$var wire 1 +! RF_W_data_uc[1]~output_o $end
$var wire 1 ,! RF_W_data_uc[2]~output_o $end
$var wire 1 -! RF_W_data_uc[3]~output_o $end
$var wire 1 .! RF_W_data_uc[4]~output_o $end
$var wire 1 /! RF_W_data_uc[5]~output_o $end
$var wire 1 0! RF_W_data_uc[6]~output_o $end
$var wire 1 1! RF_W_data_uc[7]~output_o $end
$var wire 1 2! RF_W_addr_uc[0]~output_o $end
$var wire 1 3! RF_W_addr_uc[1]~output_o $end
$var wire 1 4! RF_W_addr_uc[2]~output_o $end
$var wire 1 5! RF_W_addr_uc[3]~output_o $end
$var wire 1 6! RF_Rp_addr_uc[0]~output_o $end
$var wire 1 7! RF_Rp_addr_uc[1]~output_o $end
$var wire 1 8! RF_Rp_addr_uc[2]~output_o $end
$var wire 1 9! RF_Rp_addr_uc[3]~output_o $end
$var wire 1 :! RF_Rq_addr_uc[0]~output_o $end
$var wire 1 ;! RF_Rq_addr_uc[1]~output_o $end
$var wire 1 <! RF_Rq_addr_uc[2]~output_o $end
$var wire 1 =! RF_Rq_addr_uc[3]~output_o $end
$var wire 1 >! saida_uc[0]~output_o $end
$var wire 1 ?! saida_uc[1]~output_o $end
$var wire 1 @! saida_uc[2]~output_o $end
$var wire 1 A! saida_uc[3]~output_o $end
$var wire 1 B! clk_uc~input_o $end
$var wire 1 C! clk_uc~inputclkctrl_outclk $end
$var wire 1 D! data_uc[13]~input_o $end
$var wire 1 E! reg_ir|IR_out[13]~feeder_combout $end
$var wire 1 F! data_uc[15]~input_o $end
$var wire 1 G! FSM_c|estado~27_combout $end
$var wire 1 H! FSM_c|estado~30_combout $end
$var wire 1 I! rst~input_o $end
$var wire 1 J! rst~inputclkctrl_outclk $end
$var wire 1 K! FSM_c|estado.saltar_se_zero~q $end
$var wire 1 L! RF_Rp_zero_uc~input_o $end
$var wire 1 M! FSM_c|Selector1~0_combout $end
$var wire 1 N! FSM_c|estado.busca~q $end
$var wire 1 O! data_uc[14]~input_o $end
$var wire 1 P! reg_ir|IR_out[14]~feeder_combout $end
$var wire 1 Q! FSM_c|Selector2~0_combout $end
$var wire 1 R! FSM_c|Selector2~1_combout $end
$var wire 1 S! FSM_c|estado.decodificacao~q $end
$var wire 1 T! FSM_c|estado~24_combout $end
$var wire 1 U! FSM_c|estado~31_combout $end
$var wire 1 V! FSM_c|estado.carregar_constante~q $end
$var wire 1 W! FSM_c|estado~28_combout $end
$var wire 1 X! FSM_c|estado.subtrair~q $end
$var wire 1 Y! FSM_c|WideOr5~1_combout $end
$var wire 1 Z! FSM_c|estado.inicio~feeder_combout $end
$var wire 1 [! FSM_c|estado.inicio~q $end
$var wire 1 \! FSM_c|WideOr10~0_combout $end
$var wire 1 ]! FSM_c|RF_s0~0_combout $end
$var wire 1 ^! FSM_c|RF_s0~reg0_q $end
$var wire 1 _! data_uc[12]~input_o $end
$var wire 1 `! reg_ir|IR_out[12]~feeder_combout $end
$var wire 1 a! FSM_c|estado~29_combout $end
$var wire 1 b! FSM_c|estado.armazenar~q $end
$var wire 1 c! FSM_c|RF_s0~1_combout $end
$var wire 1 d! FSM_c|RF_s0~en_q $end
$var wire 1 e! FSM_c|RF_s1~reg0_q $end
$var wire 1 f! FSM_c|RF_s1~0_combout $end
$var wire 1 g! FSM_c|RF_s1~en_q $end
$var wire 1 h! FSM_c|Selector7~0_combout $end
$var wire 1 i! FSM_c|alu_s1~q $end
$var wire 1 j! FSM_c|Selector8~0_combout $end
$var wire 1 k! FSM_c|alu_s0~q $end
$var wire 1 l! data_uc[0]~input_o $end
$var wire 1 m! reg_ir|IR_out[0]~feeder_combout $end
$var wire 1 n! FSM_c|estado~25_combout $end
$var wire 1 o! FSM_c|estado.carregar~q $end
$var wire 1 p! FSM_c|D_addr[0]~0_combout $end
$var wire 1 q! data_uc[1]~input_o $end
$var wire 1 r! reg_ir|IR_out[1]~feeder_combout $end
$var wire 1 s! FSM_c|D_addr[1]~feeder_combout $end
$var wire 1 t! data_uc[2]~input_o $end
$var wire 1 u! reg_ir|IR_out[2]~feeder_combout $end
$var wire 1 v! FSM_c|D_addr[2]~feeder_combout $end
$var wire 1 w! data_uc[3]~input_o $end
$var wire 1 x! FSM_c|D_addr[3]~feeder_combout $end
$var wire 1 y! data_uc[4]~input_o $end
$var wire 1 z! reg_ir|IR_out[4]~feeder_combout $end
$var wire 1 {! FSM_c|D_addr[4]~feeder_combout $end
$var wire 1 |! data_uc[5]~input_o $end
$var wire 1 }! FSM_c|D_addr[5]~feeder_combout $end
$var wire 1 ~! data_uc[6]~input_o $end
$var wire 1 !" FSM_c|D_addr[6]~feeder_combout $end
$var wire 1 "" data_uc[7]~input_o $end
$var wire 1 #" FSM_c|D_addr[7]~feeder_combout $end
$var wire 1 $" data_uc[8]~input_o $end
$var wire 1 %" reg_ir|IR_out[8]~feeder_combout $end
$var wire 1 &" FSM_c|RF_w_addr[0]~feeder_combout $end
$var wire 1 '" FSM_c|estado~26_combout $end
$var wire 1 (" FSM_c|estado.somar~q $end
$var wire 1 )" FSM_c|WideOr5~0_combout $end
$var wire 1 *" FSM_c|RF_w_addr[0]~0_combout $end
$var wire 1 +" data_uc[9]~input_o $end
$var wire 1 ," reg_ir|IR_out[9]~feeder_combout $end
$var wire 1 -" FSM_c|RF_w_addr[1]~feeder_combout $end
$var wire 1 ." data_uc[10]~input_o $end
$var wire 1 /" reg_ir|IR_out[10]~feeder_combout $end
$var wire 1 0" FSM_c|RF_w_addr[2]~feeder_combout $end
$var wire 1 1" data_uc[11]~input_o $end
$var wire 1 2" FSM_c|RF_w_addr[3]~feeder_combout $end
$var wire 1 3" FSM_c|Selector6~0_combout $end
$var wire 1 4" FSM_c|RF_Rp_addr[0]~0_combout $end
$var wire 1 5" FSM_c|Selector5~0_combout $end
$var wire 1 6" FSM_c|Selector4~0_combout $end
$var wire 1 7" FSM_c|Selector3~0_combout $end
$var wire 1 8" FSM_c|RF_Rq_addr[0]~feeder_combout $end
$var wire 1 9" FSM_c|RF_Rq_addr[0]~0_combout $end
$var wire 1 :" FSM_c|RF_Rq_addr[1]~feeder_combout $end
$var wire 1 ;" FSM_c|RF_Rq_addr[2]~feeder_combout $end
$var wire 1 <" FSM_c|RF_Rq_addr[3]~feeder_combout $end
$var wire 1 =" FSM_c|Selector0~0_combout $end
$var wire 1 >" FSM_c|estado.saltar~q $end
$var wire 1 ?" FSM_c|WideOr13~combout $end
$var wire 1 @" FSM_c|WideOr12~0_combout $end
$var wire 1 A" FSM_c|WideOr12~combout $end
$var wire 1 B" FSM_c|WideOr11~0_combout $end
$var wire 1 C" reg_ir|IR_out [15] $end
$var wire 1 D" reg_ir|IR_out [14] $end
$var wire 1 E" reg_ir|IR_out [13] $end
$var wire 1 F" reg_ir|IR_out [12] $end
$var wire 1 G" reg_ir|IR_out [11] $end
$var wire 1 H" reg_ir|IR_out [10] $end
$var wire 1 I" reg_ir|IR_out [9] $end
$var wire 1 J" reg_ir|IR_out [8] $end
$var wire 1 K" reg_ir|IR_out [7] $end
$var wire 1 L" reg_ir|IR_out [6] $end
$var wire 1 M" reg_ir|IR_out [5] $end
$var wire 1 N" reg_ir|IR_out [4] $end
$var wire 1 O" reg_ir|IR_out [3] $end
$var wire 1 P" reg_ir|IR_out [2] $end
$var wire 1 Q" reg_ir|IR_out [1] $end
$var wire 1 R" reg_ir|IR_out [0] $end
$var wire 1 S" FSM_c|RF_w_addr [3] $end
$var wire 1 T" FSM_c|RF_w_addr [2] $end
$var wire 1 U" FSM_c|RF_w_addr [1] $end
$var wire 1 V" FSM_c|RF_w_addr [0] $end
$var wire 1 W" FSM_c|RF_Rq_addr [3] $end
$var wire 1 X" FSM_c|RF_Rq_addr [2] $end
$var wire 1 Y" FSM_c|RF_Rq_addr [1] $end
$var wire 1 Z" FSM_c|RF_Rq_addr [0] $end
$var wire 1 [" FSM_c|RF_Rp_addr [3] $end
$var wire 1 \" FSM_c|RF_Rp_addr [2] $end
$var wire 1 ]" FSM_c|RF_Rp_addr [1] $end
$var wire 1 ^" FSM_c|RF_Rp_addr [0] $end
$var wire 1 _" FSM_c|D_addr [7] $end
$var wire 1 `" FSM_c|D_addr [6] $end
$var wire 1 a" FSM_c|D_addr [5] $end
$var wire 1 b" FSM_c|D_addr [4] $end
$var wire 1 c" FSM_c|D_addr [3] $end
$var wire 1 d" FSM_c|D_addr [2] $end
$var wire 1 e" FSM_c|D_addr [1] $end
$var wire 1 f" FSM_c|D_addr [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
b1111001 "
0#
1$
04
03
02
01
00
0/
0.
0-
0,
0+
0*
0)
0(
0'
0&
0%
05
06
0>
0=
0<
0;
0:
09
08
07
1?
1@
1A
0E
0D
0C
0B
1F
0J
0I
0H
0G
1K
zL
zM
0Q
0P
0O
0N
0Y
0X
0W
0V
0U
0T
0S
0R
1Z
1^
1]
1\
1[
x_
0`
1a
xb
1c
1d
1e
zf
zg
0h
0i
0j
0k
0l
0m
0n
0o
0p
0q
0r
0s
0t
0u
0v
0w
1x
1y
1z
1{
1|
0}
0~
1!!
0"!
0#!
0$!
0%!
0&!
0'!
0(!
0)!
0*!
0+!
0,!
0-!
0.!
0/!
00!
01!
02!
03!
04!
05!
06!
07!
08!
09!
0:!
0;!
0<!
0=!
1>!
1?!
1@!
1A!
0B!
0C!
0D!
0E!
0F!
0G!
0H!
1I!
1J!
0K!
0L!
1M!
0N!
0O!
0P!
0Q!
0R!
0S!
0T!
0U!
0V!
0W!
0X!
1Y!
1Z!
0[!
0\!
0]!
0^!
0_!
0`!
0a!
0b!
1c!
0d!
0e!
1f!
0g!
0h!
0i!
0j!
0k!
1l!
1m!
0n!
0o!
0p!
0q!
0r!
0s!
0t!
0u!
0v!
1w!
0x!
1y!
1z!
0{!
1|!
0}!
1~!
0!"
0""
0#"
0$"
0%"
0&"
0'"
0("
1)"
0*"
0+"
0,"
0-"
0."
0/"
00"
01"
02"
03"
04"
05"
06"
07"
08"
09"
0:"
0;"
0<"
0="
0>"
0?"
0@"
0A"
0B"
0R"
0Q"
0P"
0O"
0N"
0M"
0L"
0K"
0J"
0I"
0H"
0G"
0F"
0E"
0D"
0C"
0V"
0U"
0T"
0S"
0Z"
0Y"
0X"
0W"
0^"
0]"
0\"
0["
0f"
0e"
0d"
0c"
0b"
0a"
0`"
0_"
$end
#20000
1!
1B!
1C!
0_
1L"
1M"
1N"
1O"
1R"
1!"
1}!
1{!
1<"
1x!
18"
10!
1/!
1.!
1-!
1*!
1S
1T
1U
1V
1Y
#40000
0!
0B!
0C!
1_
#50000
0$
0I!
0J!
0_
#60000
1!
1B!
1C!
1_
1[!
1N!
1?"
1R!
0M!
0>!
0^
#80000
0!
0B!
0C!
0_
#100000
1!
1B!
1C!
1_
1S!
0N!
1@"
1T!
0?"
0R!
1A"
1n!
1>!
1^
0?!
0]
#120000
0!
0B!
0C!
0_
#140000
1!
1B!
1C!
1_
1o!
0S!
1B"
1?"
1*"
1p!
1\!
0T!
1M!
1]!
0n!
0@!
0>!
0A!
0\
0^
0[
#160000
0!
0B!
0C!
0_
#180000
1!
1B!
1C!
1_
0o!
1N!
1`"
1a"
1b"
1c"
1f"
1g!
1d!
1^!
0B"
0@"
0*"
0p!
0\!
1R!
0M!
1(!
1'!
1&!
1%!
1"!
0g
1f
18
19
1:
1;
1>
0M
1L
0A"
0]!
1@!
1A!
1\
1[
1?!
1]
#200000
0!
0B!
0C!
0_
#220000
1!
1B!
1C!
1_
1S!
0N!
1@"
1T!
0?"
0R!
1A"
1n!
1>!
1^
0?!
0]
#240000
0!
0B!
0C!
0_
#260000
1!
1B!
1C!
1_
1o!
0S!
1B"
1?"
1*"
1p!
1\!
0T!
1M!
1]!
0n!
0@!
0>!
0A!
0\
0^
0[
#280000
0!
0B!
0C!
0_
#300000
1!
1B!
1C!
1_
0o!
1N!
0B"
0@"
0*"
0p!
0\!
1R!
0M!
0A"
0]!
1@!
1A!
1\
1[
1?!
1]
#320000
0!
0B!
0C!
0_
#340000
1!
1B!
1C!
1_
1S!
0N!
1@"
1T!
0?"
0R!
1A"
1n!
1>!
1^
0?!
0]
#360000
0!
0B!
0C!
0_
#380000
1!
1B!
1C!
1_
1o!
0S!
1B"
1?"
1*"
1p!
1\!
0T!
1M!
1]!
0n!
0@!
0>!
0A!
0\
0^
0[
#400000
0!
0B!
0C!
0_
#420000
1!
1B!
1C!
1_
0o!
1N!
0B"
0@"
0*"
0p!
0\!
1R!
0M!
0A"
0]!
1@!
1A!
1\
1[
1?!
1]
#440000
0!
0B!
0C!
0_
#460000
1!
1B!
1C!
1_
1S!
0N!
1@"
1T!
0?"
0R!
1A"
1n!
1>!
1^
0?!
0]
#480000
0!
0B!
0C!
0_
#500000
1!
1B!
1C!
1_
1o!
0S!
1B"
1?"
1*"
1p!
1\!
0T!
1M!
1]!
0n!
0@!
0>!
0A!
0\
0^
0[
#520000
b1000001111001 "
0!
1_!
0B!
0C!
0_
1`!
#540000
1!
1B!
1C!
1_
0o!
1F"
1N!
0B"
0@"
0*"
0p!
0\!
1R!
0M!
0A"
0]!
1@!
1A!
1\
1[
1?!
1]
#560000
0!
0B!
0C!
0_
#580000
1!
1B!
1C!
1_
1S!
0N!
1@"
1T!
0?"
0R!
1A"
1a!
1>!
1^
0?!
0]
#600000
0!
0B!
0C!
0_
#620000
1!
1B!
1C!
1_
1b!
0S!
1B"
14"
1p!
0f!
0c!
1\!
0T!
1M!
1]!
0a!
0@!
0A!
0\
0[
#640000
0!
0B!
0C!
0_
#660000
1!
1B!
1C!
1_
0b!
1N!
0g!
0d!
0B"
0@"
04"
0p!
1f!
1c!
1?"
0\!
1R!
0M!
zg
zf
zM
zL
0A"
0]!
1@!
0>!
1A!
1\
0^
1[
1?!
1]
#680000
0!
0B!
0C!
0_
#700000
1!
1B!
1C!
1_
1S!
0N!
1@"
1T!
0?"
0R!
1A"
1a!
1>!
1^
0?!
0]
#720000
0!
0B!
0C!
0_
#740000
1!
1B!
1C!
1_
1b!
0S!
1B"
14"
1p!
0f!
0c!
1\!
0T!
1M!
1]!
0a!
0@!
0A!
0\
0[
#760000
0!
0B!
0C!
0_
#780000
1!
1B!
1C!
1_
0b!
1N!
0B"
0@"
04"
0p!
1f!
1c!
1?"
0\!
1R!
0M!
0A"
0]!
1@!
0>!
1A!
1\
0^
1[
1?!
1]
#800000
0!
0B!
0C!
0_
#820000
1!
1B!
1C!
1_
1S!
0N!
1@"
1T!
0?"
0R!
1A"
1a!
1>!
1^
0?!
0]
#840000
0!
0B!
0C!
0_
#860000
1!
1B!
1C!
1_
1b!
0S!
1B"
14"
1p!
0f!
0c!
1\!
0T!
1M!
1]!
0a!
0@!
0A!
0\
0[
#880000
0!
0B!
0C!
0_
#900000
1!
1B!
1C!
1_
0b!
1N!
0B"
0@"
04"
0p!
1f!
1c!
1?"
0\!
1R!
0M!
0A"
0]!
1@!
0>!
1A!
1\
0^
1[
1?!
1]
#920000
0!
0B!
0C!
0_
#940000
1!
1B!
1C!
1_
1S!
0N!
1@"
1T!
0?"
0R!
1A"
1a!
1>!
1^
0?!
0]
#960000
0!
0B!
0C!
0_
#980000
1!
1B!
1C!
1_
1b!
0S!
1B"
14"
1p!
0f!
0c!
1\!
0T!
1M!
1]!
0a!
0@!
0A!
0\
0[
#1000000
