Code:
module ENC(o0,o1,y0,y1,y2,y3);
input y0,y1,y2,y3;
output o0,o1;
assign o0=y2 | y3;
assign o1=y1 | y3;
endmodule

Test Bench:
module ENC_TB();
reg y0,y1,y2,y3;
wire o0,o1;
ENC DA(o0,o1,y0,y1,y2,y3);
initial 
begin
y3=0;y2=0;y1=0;y0=1;#100
y3=0;y2=0;y1=1;y0=0;#100
y3=0;y2=1;y1=0;y0=0;#100
y3=1;y2=0;y1=0;y0=0;#100
#50;
end
endmodule
