#Copyright notice: Copyright 1997-2010 Cadence Design Systems, Inc. All rights reserved worldwide.


ovf_setup -ungroup_separator { _ }

ovf_module_rename \
-original_name { SARTimer7Verilog } \
-parameter { {DATA 8} {TIMER 7} }\
-new_name { SARTimer7Verilog_DATA8_TIMER7 }
ovf_transform \
-module { SARTimer7Verilog_DATA8_TIMER7 } \
-type { tree } \
-internal_type { 106 } \
-internal_index { 1 } \
-input { 8 SAROut } \
-output { 8 N24 } \
-output { 8 N23 } \
-from { \
   { 8 sub_43_29 : USUB { { SAROut } { 'b00000001 } } } \
   { 8 sub_55_29 : USUB { { SAROut } { 'b00000001 } } } \
   { N24 = { sub_43_29.1 } } \
   { N23 = { sub_55_29.1 } } } \
-to { \
   { 8 sub_43_29 : USUB { { SAROut } { 'b00000001 } } } \
   { N24 = { sub_43_29.1 } } \
   { N23 = { sub_43_29.1 } } }

ovf_transform \
-module { SARTimer7Verilog_DATA8_TIMER7 } \
-type { tree } \
-internal_type { 206 } \
-internal_index { 14 } \
-input { 8 sub_43_29.A } \
-output { 8 O1 } \
-from { \
   { 8 sub_43_29 : USUB { { sub_43_29.A } { 'b1 ZERO 8 } } } \
   { O1 = { sub_43_29.1 } } } \
-to { \
   { 8 dec_sub_43_29_1 : UDEC { { sub_43_29.A } { 'b1 ZERO 8 } } } \
   { O1 = { dec_sub_43_29_1.1 } } }

ovf_transform \
-module { SARTimer7Verilog_DATA8_TIMER7 } \
-type { tree } \
-internal_type { 206 } \
-internal_index { 15 } \
-input { 7 add_132_24.A } \
-output { 7 O1 } \
-from { \
   { 7 add_132_24 : UADD { { add_132_24.A } { 'b1 ZERO 7 } } } \
   { O1 = { add_132_24.1 } } } \
-to { \
   { 7 inc_add_132_24_2 : UINC { { add_132_24.A } { 'b1 ZERO 7 } } } \
   { O1 = { inc_add_132_24_2.1 } } }

