INFO-FLOW: Workspace C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1 opened at Mon Dec 30 16:17:24 +0100 2024
Execute     ap_set_clock -name default -period 50 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
Execute     set_part xc7z010i-clg225-1L 
Execute       create_platform xc7z010i-clg225-1L -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/2023.2/Vitis_HLS/2023.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/2023.2/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
Command       create_platform done; 0.72 sec.
Execute       source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.101 sec.
Execute       ap_part_info -name xc7z010i-clg225-1L -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.835 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command   open_solution done; 0.95 sec.
Execute   set_part xc7z010i-clg225-1L 
INFO: [HLS 200-1510] Running: set_part xc7z010i-clg225-1L 
Execute     create_platform xc7z010i-clg225-1L -board  
Command     create_platform done; 0.111 sec.
Execute     source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xc7z010i-clg225-1L -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.208 sec.
Execute   create_clock -period 50 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 50 -name default 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.104 seconds; current allocated memory: 121.215 MB.
Execute       set_directive_top Lenet_HW -name=Lenet_HW 
Execute       source C:/Xilinx/2023.2/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source C:/Xilinx/2023.2/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source C:/Xilinx/2023.2/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file 'HW_CNN.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling HW_CNN.cpp as C++
Execute       ap_part_info -name xc7z010i-clg225-1L -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx/2023.2/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang HW_CNN.cpp -foptimization-record-file=C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/HW_CNN.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/2023.2/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=50 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/autopilot -I C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/HW_CNN.pp.0.cpp {-hls-platform-db-name=C:/Xilinx/2023.2/Vitis_HLS/2023.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_120.000000_DSP_80.000000_FF_35200.000000_LUT_17600.000000_SLICE_4400.000000_URAM_0.000000 -device-name-info=xc7z010iclg225-1L > C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/HW_CNN.cpp.clang.out.log 2> C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/HW_CNN.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.4 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx/2023.2/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/HW_CNN.pp.0.cpp {-hls-platform-db-name=C:/Xilinx/2023.2/Vitis_HLS/2023.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_120.000000_DSP_80.000000_FF_35200.000000_LUT_17600.000000_SLICE_4400.000000_URAM_0.000000 -device-name-info=xc7z010iclg225-1L > C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/clang.out.log 2> C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/HW_CNN.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/2023.2/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/.systemc_flag -fix-errors C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/HW_CNN.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/HW_CNN.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/2023.2/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/all.directive.json -fix-errors C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/HW_CNN.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.159 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.2 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/HW_CNN.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx/2023.2/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/HW_CNN.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/HW_CNN.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/HW_CNN.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/HW_CNN.pp.0.cpp.clang-tidy.loop-label.err.log
Execute         source C:/Xilinx/2023.2/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 0.181 sec.
INFO-FLOW: run_clang exec: C:/Xilinx/2023.2/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/HW_CNN.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/HW_CNN.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/HW_CNN.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/HW_CNN.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xc7z010i-clg225-1L -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx/2023.2/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/HW_CNN.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/HW_CNN.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=50 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/autopilot -I C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/HW_CNN.bc {-hls-platform-db-name=C:/Xilinx/2023.2/Vitis_HLS/2023.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_120.000000_DSP_80.000000_FF_35200.000000_LUT_17600.000000_SLICE_4400.000000_URAM_0.000000 -device-name-info=xc7z010iclg225-1L > C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/HW_CNN.pp.0.cpp.clang.out.log 2> C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/HW_CNN.pp.0.cpp.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.55 seconds; current allocated memory: 123.004 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/a.g.ld.0.bc -args  "C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/HW_CNN.g.bc"  
INFO-FLOW: run_clang exec: C:/Xilinx/2023.2/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/HW_CNN.g.bc -o C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/a.g.ld.0.bc > C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
INFO-FLOW: 
Execute       run_link_or_opt -opt -out C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/a.g.ld.1.lower.bc -args C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: C:/Xilinx/2023.2/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/a.g.ld.1.lower.bc > C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/a.g.ld.2.m1.bc -args C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/2023.2/Vitis_HLS/2023.2/win64/lib/libhlsm_39.bc C:/Xilinx/2023.2/Vitis_HLS/2023.2/win64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: C:/Xilinx/2023.2/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/2023.2/Vitis_HLS/2023.2/win64/lib/libhlsm_39.bc C:/Xilinx/2023.2/Vitis_HLS/2023.2/win64/lib/libhlsmc++_39.bc -o C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/a.g.ld.2.m1.bc > C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
INFO-FLOW: 
Command       run_link_or_opt done; 1.908 sec.
Execute       run_link_or_opt -opt -out C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=Lenet_HW -reflow-float-conversion 
INFO-FLOW: run_clang exec: C:/Xilinx/2023.2/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=Lenet_HW -reflow-float-conversion -o C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/a.g.ld.3.fpc.bc > C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.909 sec.
Execute       run_link_or_opt -out C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/a.g.ld.4.m2.bc -args C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/2023.2/Vitis_HLS/2023.2/win64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: C:/Xilinx/2023.2/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/2023.2/Vitis_HLS/2023.2/win64/lib/libfloatconversion_39.bc -o C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/a.g.ld.4.m2.bc > C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
INFO-FLOW: 
Execute       run_link_or_opt -opt -out C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=Lenet_HW 
INFO-FLOW: run_clang exec: C:/Xilinx/2023.2/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=Lenet_HW -o C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/a.g.ld.5.gdce.bc > C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: C:/Xilinx/2023.2/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=Lenet_HW -mllvm -hls-db-dir -mllvm C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -enable-fp-thr=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=50 -x ir C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/a.g.lto.bc {-hls-platform-db-name=C:/Xilinx/2023.2/Vitis_HLS/2023.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_120.000000_DSP_80.000000_FF_35200.000000_LUT_17600.000000_SLICE_4400.000000_URAM_0.000000 -device-name-info=xc7z010iclg225-1L 2> C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute       send_msg_by_id INFO @200-1995@%s%s%s 42,838 Compile/Link C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 42,838 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 4,127 Unroll/Inline (step 1) C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 4,127 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 2,099 Unroll/Inline (step 2) C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,099 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 2,045 Unroll/Inline (step 3) C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,045 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,268 Unroll/Inline (step 4) C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,268 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,257 Array/Struct (step 1) C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,257 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,257 Array/Struct (step 2) C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,257 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,257 Array/Struct (step 3) C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,257 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,257 Array/Struct (step 4) C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,257 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,260 Array/Struct (step 5) C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,260 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,257 Performance (step 1) C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,257 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,257 Performance (step 2) C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,257 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,257 Performance (step 3) C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,257 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,257 Performance (step 4) C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,257 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,342 HW Transforms (step 1) C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,342 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,854 HW Transforms (step 2) C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,854 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_81_4' is marked as complete unroll implied by the pipeline pragma (HW_CNN.cpp:81:34)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_82_5' is marked as complete unroll implied by the pipeline pragma (HW_CNN.cpp:82:38)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_48_4' is marked as complete unroll implied by the pipeline pragma (HW_CNN.cpp:48:34)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_49_5' is marked as complete unroll implied by the pipeline pragma (HW_CNN.cpp:49:38)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_81_4' (HW_CNN.cpp:81:34) in function 'calculateLayer3' completely with a factor of 5 (HW_CNN.cpp:66:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_82_5' (HW_CNN.cpp:82:38) in function 'calculateLayer3' completely with a factor of 5 (HW_CNN.cpp:66:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_48_4' (HW_CNN.cpp:48:34) in function 'calculateLayer2' completely with a factor of 5 (HW_CNN.cpp:33:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_49_5' (HW_CNN.cpp:49:38) in function 'calculateLayer2' completely with a factor of 5 (HW_CNN.cpp:33:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::data() const (.34.44.53.64)' into 'fp_struct<double>::to_double() const (.31.41.50.61)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:494:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_double() const (.31.41.50.61)' into 'fp_struct<double>::to_ieee() const' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:509:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double generic_copysign<double>(double, double)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_ieee() const' into 'double generic_copysign<double>(double, double)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'double generic_copysign<double>(double, double)' into 'double generic_fabs<double>(double)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_fabs.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_ieee() const' into 'double generic_nan<double>(char const*)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_nan.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_isnan<double>(double)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_isinf<double>(double)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isinf.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double exp_reduce_::exp_generic<double>(double)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:157:0)
INFO: [HLS 214-178] Inlining function 'int generic_isnan<double>(double)' into 'double exp_reduce_::exp_generic<double>(double)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:157:0)
INFO: [HLS 214-178] Inlining function 'int generic_isinf<double>(double)' into 'double exp_reduce_::exp_generic<double>(double)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:157:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_ieee() const' into 'double exp_reduce_::exp_generic<double>(double)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:157:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'double exp_reduce_::exp_generic<double>(double)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:157:0)
INFO: [HLS 214-178] Inlining function 'exp_reduce_::exp_traits<double>::exp_Z1P_m_1(ap_ufixed<51, -8, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'double exp_reduce_::exp_generic<double>(double)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:157:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'exp_reduce_::expm1(double)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\common\hls_exp_double.cpp:7:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double explog_based::generic_tanh<double>(double)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:28:0)
INFO: [HLS 214-178] Inlining function 'double generic_fabs<double>(double)' into 'double explog_based::generic_tanh<double>(double)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:28:0)
INFO: [HLS 214-178] Inlining function 'double generic_nan<double>(char const*)' into 'double explog_based::generic_tanh<double>(double)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:28:0)
INFO: [HLS 214-178] Inlining function 'exp_reduce_::expm1(double)' into 'double explog_based::generic_tanh<double>(double)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:28:0)
INFO: [HLS 214-178] Inlining function 'tanh' into 'calculateLayer2(hls::stream<float, 0>&, hls::stream<float, 0>&, float*)' (HW_CNN.cpp:33:0)
INFO: [HLS 214-178] Inlining function 'tanh' into 'calculateLayer3(float*, hls::stream<float, 0>&, float*)' (HW_CNN.cpp:66:0)
INFO: [HLS 214-178] Inlining function 'tanh' into 'calculateLayer4(float*, hls::stream<float, 0>&, hls::stream<float, 0>&)' (HW_CNN.cpp:99:0)
INFO: [HLS 214-178] Inlining function 'calculateLayer4(float*, hls::stream<float, 0>&, hls::stream<float, 0>&)' into 'Lenet_HW(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&)' (HW_CNN.cpp:13:0)
WARNING: [HLS 214-167] The program may have out of bound array access
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 9.574 seconds; current allocated memory: 126.078 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.007 seconds; current allocated memory: 126.078 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top Lenet_HW -deadargelim -mem2reg -instcombine -dce -presyn-prepare -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/a.g.0.bc -o C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 0.148 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.197 seconds; current allocated memory: 136.387 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/a.g.1.bc -o C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command         transform done; 0.104 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/a.g.2.prechk.bc -o C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.144 seconds; current allocated memory: 142.914 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/a.g.1.bc to C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -scalar-stream -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -clean-array-spec -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/a.o.1.bc -o C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/a.o.1.tmp.bc -f 
Command         transform done; 0.242 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/a.o.1.tmp.bc -o C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:158:9) to (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:339:3) in function 'exp_reduce_::exp_generic<double>'... converting 10 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'calculateLayer3' (HW_CNN.cpp:7:30)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Lenet_HW' (HW_CNN.cpp:7:35)...3 expression(s) balanced.
Command         transform done; 0.13 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.378 seconds; current allocated memory: 169.992 MB.
INFO-FLOW: Building ssdm...
Execute         transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -inst-simplify -inst-rectify -instcombine -adce -deadargelim -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -mem2reg -instcombine -gvn -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dce -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric -cdfg-build C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/a.o.2.bc -o C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_77_2'(HW_CNN.cpp:77:26) and 'VITIS_LOOP_78_3'(HW_CNN.cpp:78:30) in function 'calculateLayer3' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_76_1'(HW_CNN.cpp:76:22) and 'VITIS_LOOP_77_2'(HW_CNN.cpp:77:26) in function 'calculateLayer3' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_44_2'(HW_CNN.cpp:44:26) and 'VITIS_LOOP_45_3'(HW_CNN.cpp:45:30) in function 'calculateLayer2' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_43_1'(HW_CNN.cpp:43:22) and 'VITIS_LOOP_44_2'(HW_CNN.cpp:44:26) in function 'calculateLayer2' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_114_3'(HW_CNN.cpp:114:31) and 'VITIS_LOOP_115_4'(HW_CNN.cpp:115:35) in function 'Lenet_HW' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_112_2'(HW_CNN.cpp:112:27) and 'VITIS_LOOP_114_3'(HW_CNN.cpp:114:31) in function 'Lenet_HW' into perfectly nested loops.
INFO: [HLS 200-2060] Failed to convert nested loops 'VITIS_LOOP_109_1'(HW_CNN.cpp:109:23) and 'VITIS_LOOP_112_2'(HW_CNN.cpp:112:27) in function 'Lenet_HW' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_77_2' (HW_CNN.cpp:77:26) in function 'calculateLayer3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_76_1' (HW_CNN.cpp:76:22) in function 'calculateLayer3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_44_2' (HW_CNN.cpp:44:26) in function 'calculateLayer2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_43_1' (HW_CNN.cpp:43:22) in function 'calculateLayer2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_114_3' (HW_CNN.cpp:114:31) in function 'Lenet_HW'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_112_2' (HW_CNN.cpp:112:27) in function 'Lenet_HW'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_109_1' (HW_CNN.cpp:109:23) in function 'Lenet_HW' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
Execute           auto_get_db
Command         transform done; 0.521 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.523 seconds; current allocated memory: 213.703 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 1.249 sec.
Command     elaborate done; 12.424 sec.
Execute     ap_eval exec zip -j C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command     ap_eval done; 0.193 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'Lenet_HW' ...
Execute       ap_set_top_model Lenet_HW 
WARNING: [SYN 201-103] Legalizing function name 'exp_generic<double>' to 'exp_generic_double_s'.
WARNING: [SYN 201-103] Legalizing function name 'generic_tanh<double>' to 'generic_tanh_double_s'.
Execute       get_model_list Lenet_HW -filter all-wo-channel -topdown 
Execute       preproc_iomode -model Lenet_HW 
Execute       preproc_iomode -model Lenet_HW_Pipeline_VITIS_LOOP_112_2_VITIS_LOOP_114_3_VITIS_LOOP_115_4 
Execute       preproc_iomode -model calculateLayer3 
Execute       preproc_iomode -model calculateLayer2 
Execute       preproc_iomode -model generic_tanh<double> 
Execute       preproc_iomode -model exp_generic<double> 
Execute       get_model_list Lenet_HW -filter all-wo-channel 
INFO-FLOW: Model list for configure: exp_generic<double> generic_tanh<double> calculateLayer2 calculateLayer3 Lenet_HW_Pipeline_VITIS_LOOP_112_2_VITIS_LOOP_114_3_VITIS_LOOP_115_4 Lenet_HW
INFO-FLOW: Configuring Module : exp_generic<double> ...
Execute       set_default_model exp_generic<double> 
Execute       apply_spec_resource_limit exp_generic<double> 
INFO-FLOW: Configuring Module : generic_tanh<double> ...
Execute       set_default_model generic_tanh<double> 
Execute       apply_spec_resource_limit generic_tanh<double> 
INFO-FLOW: Configuring Module : calculateLayer2 ...
Execute       set_default_model calculateLayer2 
Execute       apply_spec_resource_limit calculateLayer2 
INFO-FLOW: Configuring Module : calculateLayer3 ...
Execute       set_default_model calculateLayer3 
Execute       apply_spec_resource_limit calculateLayer3 
INFO-FLOW: Configuring Module : Lenet_HW_Pipeline_VITIS_LOOP_112_2_VITIS_LOOP_114_3_VITIS_LOOP_115_4 ...
Execute       set_default_model Lenet_HW_Pipeline_VITIS_LOOP_112_2_VITIS_LOOP_114_3_VITIS_LOOP_115_4 
Execute       apply_spec_resource_limit Lenet_HW_Pipeline_VITIS_LOOP_112_2_VITIS_LOOP_114_3_VITIS_LOOP_115_4 
INFO-FLOW: Configuring Module : Lenet_HW ...
Execute       set_default_model Lenet_HW 
Execute       apply_spec_resource_limit Lenet_HW 
INFO-FLOW: Model list for preprocess: exp_generic<double> generic_tanh<double> calculateLayer2 calculateLayer3 Lenet_HW_Pipeline_VITIS_LOOP_112_2_VITIS_LOOP_114_3_VITIS_LOOP_115_4 Lenet_HW
INFO-FLOW: Preprocessing Module: exp_generic<double> ...
Execute       set_default_model exp_generic<double> 
Execute       cdfg_preprocess -model exp_generic<double> 
Execute       rtl_gen_preprocess exp_generic<double> 
INFO-FLOW: Preprocessing Module: generic_tanh<double> ...
Execute       set_default_model generic_tanh<double> 
Execute       cdfg_preprocess -model generic_tanh<double> 
Execute       rtl_gen_preprocess generic_tanh<double> 
INFO-FLOW: Preprocessing Module: calculateLayer2 ...
Execute       set_default_model calculateLayer2 
Execute       cdfg_preprocess -model calculateLayer2 
Execute       rtl_gen_preprocess calculateLayer2 
INFO-FLOW: Preprocessing Module: calculateLayer3 ...
Execute       set_default_model calculateLayer3 
Execute       cdfg_preprocess -model calculateLayer3 
Execute       rtl_gen_preprocess calculateLayer3 
INFO-FLOW: Preprocessing Module: Lenet_HW_Pipeline_VITIS_LOOP_112_2_VITIS_LOOP_114_3_VITIS_LOOP_115_4 ...
Execute       set_default_model Lenet_HW_Pipeline_VITIS_LOOP_112_2_VITIS_LOOP_114_3_VITIS_LOOP_115_4 
Execute       cdfg_preprocess -model Lenet_HW_Pipeline_VITIS_LOOP_112_2_VITIS_LOOP_114_3_VITIS_LOOP_115_4 
Execute       rtl_gen_preprocess Lenet_HW_Pipeline_VITIS_LOOP_112_2_VITIS_LOOP_114_3_VITIS_LOOP_115_4 
INFO-FLOW: Preprocessing Module: Lenet_HW ...
Execute       set_default_model Lenet_HW 
Execute       cdfg_preprocess -model Lenet_HW 
Execute       rtl_gen_preprocess Lenet_HW 
INFO-FLOW: Model list for synthesis: exp_generic<double> generic_tanh<double> calculateLayer2 calculateLayer3 Lenet_HW_Pipeline_VITIS_LOOP_112_2_VITIS_LOOP_114_3_VITIS_LOOP_115_4 Lenet_HW
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'exp_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model exp_generic<double> 
Execute       schedule -model exp_generic<double> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln243) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'exp_generic<double>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 6, function 'exp_generic<double>'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.234 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.569 seconds; current allocated memory: 219.910 MB.
Execute       syn_report -verbosereport -o C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/exp_generic_double_s.verbose.sched.rpt 
Execute         list_part -family xc7z010i-clg225-1L 
Execute           ap_family_info -name xc7z010i-clg225-1L -data names 
Execute           ap_part_info -quiet -name xc7z010i-clg225-1L -data family 
Execute       db_write -o C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/exp_generic_double_s.sched.adb -f 
INFO-FLOW: Finish scheduling exp_generic<double>.
Execute       set_default_model exp_generic<double> 
Execute       bind -model exp_generic<double> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.115 seconds; current allocated memory: 221.355 MB.
Execute       syn_report -verbosereport -o C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/exp_generic_double_s.verbose.bind.rpt 
Execute         list_part -family xc7z010i-clg225-1L 
Execute           ap_family_info -name xc7z010i-clg225-1L -data names 
Execute           ap_part_info -quiet -name xc7z010i-clg225-1L -data family 
Execute       db_write -o C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/exp_generic_double_s.bind.adb -f 
INFO-FLOW: Finish binding exp_generic<double>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generic_tanh_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model generic_tanh<double> 
Execute       schedule -model generic_tanh<double> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'generic_tanh<double>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 24, function 'generic_tanh<double>'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.164 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 222.168 MB.
Execute       syn_report -verbosereport -o C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/generic_tanh_double_s.verbose.sched.rpt 
Execute         list_part -family xc7z010i-clg225-1L 
Execute           ap_family_info -name xc7z010i-clg225-1L -data names 
Execute           ap_part_info -quiet -name xc7z010i-clg225-1L -data family 
Execute       db_write -o C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/generic_tanh_double_s.sched.adb -f 
INFO-FLOW: Finish scheduling generic_tanh<double>.
Execute       set_default_model generic_tanh<double> 
Execute       bind -model generic_tanh<double> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.115 seconds; current allocated memory: 222.543 MB.
Execute       syn_report -verbosereport -o C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/generic_tanh_double_s.verbose.bind.rpt 
Execute         list_part -family xc7z010i-clg225-1L 
Execute           ap_family_info -name xc7z010i-clg225-1L -data names 
Execute           ap_part_info -quiet -name xc7z010i-clg225-1L -data family 
Execute       db_write -o C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/generic_tanh_double_s.bind.adb -f 
INFO-FLOW: Finish binding generic_tanh<double>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateLayer2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model calculateLayer2 
Execute       schedule -model calculateLayer2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln58) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln58_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'Layer2_Neurons_CPU'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3'.
WARNING: [HLS 200-880] The II Violation in module 'calculateLayer2' (loop 'VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'memshiftread' operation 32 bit ('p_s', HW_CNN.cpp:54) and 'memshiftread' operation 32 bit ('p_027', HW_CNN.cpp:54).
WARNING: [HLS 200-880] The II Violation in module 'calculateLayer2' (loop 'VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'memshiftread' operation 32 bit ('p_24', HW_CNN.cpp:54) and 'memshiftread' operation 32 bit ('p_027', HW_CNN.cpp:54).
WARNING: [HLS 200-880] The II Violation in module 'calculateLayer2' (loop 'VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'memshiftread' operation 32 bit ('p_25', HW_CNN.cpp:54) and 'memshiftread' operation 32 bit ('p_027', HW_CNN.cpp:54).
WARNING: [HLS 200-880] The II Violation in module 'calculateLayer2' (loop 'VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'memshiftread' operation 32 bit ('p_26', HW_CNN.cpp:54) and 'memshiftread' operation 32 bit ('p_027', HW_CNN.cpp:54).
WARNING: [HLS 200-880] The II Violation in module 'calculateLayer2' (loop 'VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between 'memshiftread' operation 32 bit ('p_41', HW_CNN.cpp:54) and 'memshiftread' operation 32 bit ('p_027', HW_CNN.cpp:54).
WARNING: [HLS 200-880] The II Violation in module 'calculateLayer2' (loop 'VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3'): Unable to enforce a carried dependence constraint (II = 23, distance = 1, offset = 1) between 'memshiftread' operation 32 bit ('p_45', HW_CNN.cpp:54) and 'memshiftread' operation 32 bit ('p_027', HW_CNN.cpp:54).
WARNING: [HLS 200-880] The II Violation in module 'calculateLayer2' (loop 'VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3'): Unable to enforce a carried dependence constraint (II = 25, distance = 1, offset = 1) between 'memshiftread' operation 32 bit ('p_0', HW_CNN.cpp:55) and 'memshiftread' operation 32 bit ('p_027', HW_CNN.cpp:54).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 26, Depth = 85, loop 'VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.837 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.904 seconds; current allocated memory: 229.309 MB.
Execute       syn_report -verbosereport -o C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/calculateLayer2.verbose.sched.rpt 
Execute         list_part -family xc7z010i-clg225-1L 
Execute           ap_family_info -name xc7z010i-clg225-1L -data names 
Execute           ap_part_info -quiet -name xc7z010i-clg225-1L -data family 
Execute       db_write -o C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/calculateLayer2.sched.adb -f 
INFO-FLOW: Finish scheduling calculateLayer2.
Execute       set_default_model calculateLayer2 
Execute       bind -model calculateLayer2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.147 seconds; current allocated memory: 229.348 MB.
Execute       syn_report -verbosereport -o C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/calculateLayer2.verbose.bind.rpt 
Execute         list_part -family xc7z010i-clg225-1L 
Execute           ap_family_info -name xc7z010i-clg225-1L -data names 
Execute           ap_part_info -quiet -name xc7z010i-clg225-1L -data family 
Execute       db_write -o C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/calculateLayer2.bind.adb -f 
INFO-FLOW: Finish binding calculateLayer2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateLayer3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model calculateLayer3 
Execute       schedule -model calculateLayer3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln91_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'Layer2_Neurons_CPU'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_76_1_VITIS_LOOP_77_2_VITIS_LOOP_78_3'.
WARNING: [HLS 200-880] The II Violation in module 'calculateLayer3' (loop 'VITIS_LOOP_76_1_VITIS_LOOP_77_2_VITIS_LOOP_78_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'memshiftread' operation 32 bit ('p_s', HW_CNN.cpp:87) and 'memshiftread' operation 32 bit ('p_027', HW_CNN.cpp:87).
WARNING: [HLS 200-880] The II Violation in module 'calculateLayer3' (loop 'VITIS_LOOP_76_1_VITIS_LOOP_77_2_VITIS_LOOP_78_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'memshiftread' operation 32 bit ('p_1', HW_CNN.cpp:87) and 'memshiftread' operation 32 bit ('p_027', HW_CNN.cpp:87).
WARNING: [HLS 200-880] The II Violation in module 'calculateLayer3' (loop 'VITIS_LOOP_76_1_VITIS_LOOP_77_2_VITIS_LOOP_78_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'memshiftread' operation 32 bit ('p_2', HW_CNN.cpp:87) and 'memshiftread' operation 32 bit ('p_027', HW_CNN.cpp:87).
WARNING: [HLS 200-880] The II Violation in module 'calculateLayer3' (loop 'VITIS_LOOP_76_1_VITIS_LOOP_77_2_VITIS_LOOP_78_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'memshiftread' operation 32 bit ('p_3', HW_CNN.cpp:87) and 'memshiftread' operation 32 bit ('p_027', HW_CNN.cpp:87).
WARNING: [HLS 200-880] The II Violation in module 'calculateLayer3' (loop 'VITIS_LOOP_76_1_VITIS_LOOP_77_2_VITIS_LOOP_78_3'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between 'memshiftread' operation 32 bit ('p_18', HW_CNN.cpp:87) and 'memshiftread' operation 32 bit ('p_027', HW_CNN.cpp:87).
WARNING: [HLS 200-880] The II Violation in module 'calculateLayer3' (loop 'VITIS_LOOP_76_1_VITIS_LOOP_77_2_VITIS_LOOP_78_3'): Unable to enforce a carried dependence constraint (II = 23, distance = 1, offset = 1) between 'memshiftread' operation 32 bit ('p_22', HW_CNN.cpp:87) and 'memshiftread' operation 32 bit ('p_027', HW_CNN.cpp:87).
WARNING: [HLS 200-880] The II Violation in module 'calculateLayer3' (loop 'VITIS_LOOP_76_1_VITIS_LOOP_77_2_VITIS_LOOP_78_3'): Unable to enforce a carried dependence constraint (II = 25, distance = 1, offset = 1) between 'memshiftread' operation 32 bit ('p_0', HW_CNN.cpp:88) and 'memshiftread' operation 32 bit ('p_027', HW_CNN.cpp:87).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 26, Depth = 85, loop 'VITIS_LOOP_76_1_VITIS_LOOP_77_2_VITIS_LOOP_78_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.471 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.601 seconds; current allocated memory: 231.422 MB.
Execute       syn_report -verbosereport -o C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/calculateLayer3.verbose.sched.rpt 
Execute         list_part -family xc7z010i-clg225-1L 
Execute           ap_family_info -name xc7z010i-clg225-1L -data names 
Execute           ap_part_info -quiet -name xc7z010i-clg225-1L -data family 
Execute       db_write -o C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/calculateLayer3.sched.adb -f 
INFO-FLOW: Finish scheduling calculateLayer3.
Execute       set_default_model calculateLayer3 
Execute       bind -model calculateLayer3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.141 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.246 seconds; current allocated memory: 231.430 MB.
Execute       syn_report -verbosereport -o C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/calculateLayer3.verbose.bind.rpt 
Execute         list_part -family xc7z010i-clg225-1L 
Execute           ap_family_info -name xc7z010i-clg225-1L -data names 
Execute           ap_part_info -quiet -name xc7z010i-clg225-1L -data family 
Execute       db_write -o C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/calculateLayer3.bind.adb -f 
Command       db_write done; 0.11 sec.
INFO-FLOW: Finish binding calculateLayer3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Lenet_HW_Pipeline_VITIS_LOOP_112_2_VITIS_LOOP_114_3_VITIS_LOOP_115_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Lenet_HW_Pipeline_VITIS_LOOP_112_2_VITIS_LOOP_114_3_VITIS_LOOP_115_4 
Execute       schedule -model Lenet_HW_Pipeline_VITIS_LOOP_112_2_VITIS_LOOP_114_3_VITIS_LOOP_115_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_112_2_VITIS_LOOP_114_3_VITIS_LOOP_115_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_112_2_VITIS_LOOP_114_3_VITIS_LOOP_115_4'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.118 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.342 seconds; current allocated memory: 231.465 MB.
Execute       syn_report -verbosereport -o C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/Lenet_HW_Pipeline_VITIS_LOOP_112_2_VITIS_LOOP_114_3_VITIS_LOOP_115_4.verbose.sched.rpt 
Execute         list_part -family xc7z010i-clg225-1L 
Execute           ap_family_info -name xc7z010i-clg225-1L -data names 
Execute           ap_part_info -quiet -name xc7z010i-clg225-1L -data family 
Execute       db_write -o C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/Lenet_HW_Pipeline_VITIS_LOOP_112_2_VITIS_LOOP_114_3_VITIS_LOOP_115_4.sched.adb -f 
INFO-FLOW: Finish scheduling Lenet_HW_Pipeline_VITIS_LOOP_112_2_VITIS_LOOP_114_3_VITIS_LOOP_115_4.
Execute       set_default_model Lenet_HW_Pipeline_VITIS_LOOP_112_2_VITIS_LOOP_114_3_VITIS_LOOP_115_4 
Execute       bind -model Lenet_HW_Pipeline_VITIS_LOOP_112_2_VITIS_LOOP_114_3_VITIS_LOOP_115_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.131 seconds; current allocated memory: 231.496 MB.
Execute       syn_report -verbosereport -o C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/Lenet_HW_Pipeline_VITIS_LOOP_112_2_VITIS_LOOP_114_3_VITIS_LOOP_115_4.verbose.bind.rpt 
Execute         list_part -family xc7z010i-clg225-1L 
Execute           ap_family_info -name xc7z010i-clg225-1L -data names 
Execute           ap_part_info -quiet -name xc7z010i-clg225-1L -data family 
Execute       db_write -o C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/Lenet_HW_Pipeline_VITIS_LOOP_112_2_VITIS_LOOP_114_3_VITIS_LOOP_115_4.bind.adb -f 
INFO-FLOW: Finish binding Lenet_HW_Pipeline_VITIS_LOOP_112_2_VITIS_LOOP_114_3_VITIS_LOOP_115_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Lenet_HW' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Lenet_HW 
Execute       schedule -model Lenet_HW 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.149 seconds; current allocated memory: 231.516 MB.
Execute       syn_report -verbosereport -o C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/Lenet_HW.verbose.sched.rpt 
Execute         list_part -family xc7z010i-clg225-1L 
Execute           ap_family_info -name xc7z010i-clg225-1L -data names 
Execute           ap_part_info -quiet -name xc7z010i-clg225-1L -data family 
Execute       db_write -o C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/Lenet_HW.sched.adb -f 
INFO-FLOW: Finish scheduling Lenet_HW.
Execute       set_default_model Lenet_HW 
Execute       bind -model Lenet_HW 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.243 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 231.570 MB.
Execute       syn_report -verbosereport -o C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/Lenet_HW.verbose.bind.rpt 
Execute         list_part -family xc7z010i-clg225-1L 
Execute           ap_family_info -name xc7z010i-clg225-1L -data names 
Execute           ap_part_info -quiet -name xc7z010i-clg225-1L -data family 
Execute       db_write -o C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/Lenet_HW.bind.adb -f 
INFO-FLOW: Finish binding Lenet_HW.
Execute       get_model_list Lenet_HW -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess exp_generic<double> 
Execute       rtl_gen_preprocess generic_tanh<double> 
Execute       rtl_gen_preprocess calculateLayer2 
Execute       rtl_gen_preprocess calculateLayer3 
Execute       rtl_gen_preprocess Lenet_HW_Pipeline_VITIS_LOOP_112_2_VITIS_LOOP_114_3_VITIS_LOOP_115_4 
Execute       rtl_gen_preprocess Lenet_HW 
INFO-FLOW: Model list for RTL generation: exp_generic<double> generic_tanh<double> calculateLayer2 calculateLayer3 Lenet_HW_Pipeline_VITIS_LOOP_112_2_VITIS_LOOP_114_3_VITIS_LOOP_115_4 Lenet_HW
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'exp_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model exp_generic<double> -top_prefix Lenet_HW_ -sub_prefix Lenet_HW_ -mg_file C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/exp_generic_double_s.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'exp_generic_double_s_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_ROM_AUTO_1R' to 'exp_generic_double_s_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_arbkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'exp_generic_double_s_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_ROM_AUTO_1R' to 'exp_generic_double_s_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arracud' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'exp_generic_double_s_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_ROM_AUTO_1R' to 'exp_generic_double_s_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arradEe' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'exp_generic_double_s' pipeline 'exp_generic<double>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_15ns_19s_31_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_13s_71s_71_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_43ns_36ns_79_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_49ns_44ns_93_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_50ns_50ns_100_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'exp_generic_double_s'.
INFO: [RTMG 210-279] Implementing memory 'Lenet_HW_exp_generic_double_s_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_arbkb' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Lenet_HW_exp_generic_double_s_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arracud' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Lenet_HW_exp_generic_double_s_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arradEe' using auto ROMs.
Command       create_rtl_model done; 0.438 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.579 seconds; current allocated memory: 233.766 MB.
Execute       source C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/Lenet_HW.rtl_wrap.cfg.tcl 
Execute       gen_rtl exp_generic<double> -style xilinx -f -lang vhdl -o C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/syn/vhdl/Lenet_HW_exp_generic_double_s 
Execute       gen_rtl exp_generic<double> -style xilinx -f -lang vlog -o C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/syn/verilog/Lenet_HW_exp_generic_double_s 
Execute       syn_report -csynth -model exp_generic<double> -o C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/syn/report/exp_generic_double_s_csynth.rpt 
Execute         list_part -family xc7z010i-clg225-1L 
Execute           ap_family_info -name xc7z010i-clg225-1L -data names 
Execute           ap_part_info -quiet -name xc7z010i-clg225-1L -data family 
Execute       syn_report -rtlxml -model exp_generic<double> -o C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/syn/report/exp_generic_double_s_csynth.xml 
Execute         list_part -family xc7z010i-clg225-1L 
Execute           ap_family_info -name xc7z010i-clg225-1L -data names 
Execute           ap_part_info -quiet -name xc7z010i-clg225-1L -data family 
Execute       syn_report -verbosereport -model exp_generic<double> -o C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/exp_generic_double_s.verbose.rpt 
Execute         list_part -family xc7z010i-clg225-1L 
Execute           ap_family_info -name xc7z010i-clg225-1L -data names 
Execute           ap_part_info -quiet -name xc7z010i-clg225-1L -data family 
Execute       db_write -model exp_generic<double> -f -o C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/exp_generic_double_s.adb 
Execute       db_write -model exp_generic<double> -bindview -o C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info exp_generic<double> -p C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db -o C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/exp_generic_double_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generic_tanh_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model generic_tanh<double> -top_prefix Lenet_HW_ -sub_prefix Lenet_HW_ -mg_file C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/generic_tanh_double_s.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'generic_tanh_double_s' pipeline 'generic_tanh<double>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_2_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_1_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_10_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsub_64ns_64ns_64_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'generic_tanh_double_s'.
Command       create_rtl_model done; 0.408 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.167 seconds; current allocated memory: 238.512 MB.
Execute       source C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/Lenet_HW.rtl_wrap.cfg.tcl 
Execute       gen_rtl generic_tanh<double> -style xilinx -f -lang vhdl -o C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/syn/vhdl/Lenet_HW_generic_tanh_double_s 
Execute       gen_rtl generic_tanh<double> -style xilinx -f -lang vlog -o C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/syn/verilog/Lenet_HW_generic_tanh_double_s 
Execute       syn_report -csynth -model generic_tanh<double> -o C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/syn/report/generic_tanh_double_s_csynth.rpt 
Execute         list_part -family xc7z010i-clg225-1L 
Execute           ap_family_info -name xc7z010i-clg225-1L -data names 
Execute           ap_part_info -quiet -name xc7z010i-clg225-1L -data family 
Execute       syn_report -rtlxml -model generic_tanh<double> -o C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/syn/report/generic_tanh_double_s_csynth.xml 
Execute         list_part -family xc7z010i-clg225-1L 
Execute           ap_family_info -name xc7z010i-clg225-1L -data names 
Execute           ap_part_info -quiet -name xc7z010i-clg225-1L -data family 
Execute       syn_report -verbosereport -model generic_tanh<double> -o C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/generic_tanh_double_s.verbose.rpt 
Execute         list_part -family xc7z010i-clg225-1L 
Execute           ap_family_info -name xc7z010i-clg225-1L -data names 
Execute           ap_part_info -quiet -name xc7z010i-clg225-1L -data family 
Execute       db_write -model generic_tanh<double> -f -o C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/generic_tanh_double_s.adb 
Execute       db_write -model generic_tanh<double> -bindview -o C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info generic_tanh<double> -p C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db -o C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/generic_tanh_double_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateLayer2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model calculateLayer2 -top_prefix Lenet_HW_ -sub_prefix Lenet_HW_ -mg_file C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/calculateLayer2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'calculateLayer2' pipeline 'VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_1_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_1_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_8ns_4ns_10_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_4ns_4ns_10ns_10_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateLayer2'.
Command       create_rtl_model done; 0.421 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.925 seconds; current allocated memory: 243.449 MB.
Execute       source C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/Lenet_HW.rtl_wrap.cfg.tcl 
Execute       gen_rtl calculateLayer2 -style xilinx -f -lang vhdl -o C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/syn/vhdl/Lenet_HW_calculateLayer2 
Execute       gen_rtl calculateLayer2 -style xilinx -f -lang vlog -o C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/syn/verilog/Lenet_HW_calculateLayer2 
Execute       syn_report -csynth -model calculateLayer2 -o C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/syn/report/calculateLayer2_csynth.rpt 
Execute         list_part -family xc7z010i-clg225-1L 
Execute           ap_family_info -name xc7z010i-clg225-1L -data names 
Execute           ap_part_info -quiet -name xc7z010i-clg225-1L -data family 
Execute       syn_report -rtlxml -model calculateLayer2 -o C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/syn/report/calculateLayer2_csynth.xml 
Execute         list_part -family xc7z010i-clg225-1L 
Execute           ap_family_info -name xc7z010i-clg225-1L -data names 
Execute           ap_part_info -quiet -name xc7z010i-clg225-1L -data family 
Execute       syn_report -verbosereport -model calculateLayer2 -o C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/calculateLayer2.verbose.rpt 
Execute         list_part -family xc7z010i-clg225-1L 
Execute           ap_family_info -name xc7z010i-clg225-1L -data names 
Execute           ap_part_info -quiet -name xc7z010i-clg225-1L -data family 
Execute       db_write -model calculateLayer2 -f -o C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/calculateLayer2.adb 
Execute       db_write -model calculateLayer2 -bindview -o C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info calculateLayer2 -p C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db -o C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/calculateLayer2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateLayer3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model calculateLayer3 -top_prefix Lenet_HW_ -sub_prefix Lenet_HW_ -mg_file C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/calculateLayer3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'calculateLayer3' pipeline 'VITIS_LOOP_76_1_VITIS_LOOP_77_2_VITIS_LOOP_78_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_1_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_1_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_6ns_5ns_3ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_6ns_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateLayer3'.
Command       create_rtl_model done; 0.269 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.029 seconds; current allocated memory: 250.684 MB.
Execute       source C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/Lenet_HW.rtl_wrap.cfg.tcl 
Execute       gen_rtl calculateLayer3 -style xilinx -f -lang vhdl -o C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/syn/vhdl/Lenet_HW_calculateLayer3 
Execute       gen_rtl calculateLayer3 -style xilinx -f -lang vlog -o C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/syn/verilog/Lenet_HW_calculateLayer3 
Execute       syn_report -csynth -model calculateLayer3 -o C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/syn/report/calculateLayer3_csynth.rpt 
Execute         list_part -family xc7z010i-clg225-1L 
Execute           ap_family_info -name xc7z010i-clg225-1L -data names 
Execute           ap_part_info -quiet -name xc7z010i-clg225-1L -data family 
Execute       syn_report -rtlxml -model calculateLayer3 -o C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/syn/report/calculateLayer3_csynth.xml 
Execute         list_part -family xc7z010i-clg225-1L 
Execute           ap_family_info -name xc7z010i-clg225-1L -data names 
Execute           ap_part_info -quiet -name xc7z010i-clg225-1L -data family 
Execute       syn_report -verbosereport -model calculateLayer3 -o C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/calculateLayer3.verbose.rpt 
Execute         list_part -family xc7z010i-clg225-1L 
Execute           ap_family_info -name xc7z010i-clg225-1L -data names 
Execute           ap_part_info -quiet -name xc7z010i-clg225-1L -data family 
Execute       db_write -model calculateLayer3 -f -o C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/calculateLayer3.adb 
Execute       db_write -model calculateLayer3 -bindview -o C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info calculateLayer3 -p C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db -o C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/calculateLayer3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Lenet_HW_Pipeline_VITIS_LOOP_112_2_VITIS_LOOP_114_3_VITIS_LOOP_115_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model Lenet_HW_Pipeline_VITIS_LOOP_112_2_VITIS_LOOP_114_3_VITIS_LOOP_115_4 -top_prefix Lenet_HW_ -sub_prefix Lenet_HW_ -mg_file C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/Lenet_HW_Pipeline_VITIS_LOOP_112_2_VITIS_LOOP_114_3_VITIS_LOOP_115_4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Lenet_HW_Pipeline_VITIS_LOOP_112_2_VITIS_LOOP_114_3_VITIS_LOOP_115_4' pipeline 'VITIS_LOOP_112_2_VITIS_LOOP_114_3_VITIS_LOOP_115_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Lenet_HW_Pipeline_VITIS_LOOP_112_2_VITIS_LOOP_114_3_VITIS_LOOP_115_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.181 seconds; current allocated memory: 257.230 MB.
Execute       source C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/Lenet_HW.rtl_wrap.cfg.tcl 
Execute       gen_rtl Lenet_HW_Pipeline_VITIS_LOOP_112_2_VITIS_LOOP_114_3_VITIS_LOOP_115_4 -style xilinx -f -lang vhdl -o C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/syn/vhdl/Lenet_HW_Lenet_HW_Pipeline_VITIS_LOOP_112_2_VITIS_LOOP_114_3_VITIS_LOOP_115_4 
Execute       gen_rtl Lenet_HW_Pipeline_VITIS_LOOP_112_2_VITIS_LOOP_114_3_VITIS_LOOP_115_4 -style xilinx -f -lang vlog -o C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/syn/verilog/Lenet_HW_Lenet_HW_Pipeline_VITIS_LOOP_112_2_VITIS_LOOP_114_3_VITIS_LOOP_115_4 
Execute       syn_report -csynth -model Lenet_HW_Pipeline_VITIS_LOOP_112_2_VITIS_LOOP_114_3_VITIS_LOOP_115_4 -o C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/syn/report/Lenet_HW_Pipeline_VITIS_LOOP_112_2_VITIS_LOOP_114_3_VITIS_LOOP_115_4_csynth.rpt 
Execute         list_part -family xc7z010i-clg225-1L 
Execute           ap_family_info -name xc7z010i-clg225-1L -data names 
Execute           ap_part_info -quiet -name xc7z010i-clg225-1L -data family 
Execute       syn_report -rtlxml -model Lenet_HW_Pipeline_VITIS_LOOP_112_2_VITIS_LOOP_114_3_VITIS_LOOP_115_4 -o C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/syn/report/Lenet_HW_Pipeline_VITIS_LOOP_112_2_VITIS_LOOP_114_3_VITIS_LOOP_115_4_csynth.xml 
Execute         list_part -family xc7z010i-clg225-1L 
Execute           ap_family_info -name xc7z010i-clg225-1L -data names 
Execute           ap_part_info -quiet -name xc7z010i-clg225-1L -data family 
Execute       syn_report -verbosereport -model Lenet_HW_Pipeline_VITIS_LOOP_112_2_VITIS_LOOP_114_3_VITIS_LOOP_115_4 -o C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/Lenet_HW_Pipeline_VITIS_LOOP_112_2_VITIS_LOOP_114_3_VITIS_LOOP_115_4.verbose.rpt 
Execute         list_part -family xc7z010i-clg225-1L 
Execute           ap_family_info -name xc7z010i-clg225-1L -data names 
Execute           ap_part_info -quiet -name xc7z010i-clg225-1L -data family 
Execute       db_write -model Lenet_HW_Pipeline_VITIS_LOOP_112_2_VITIS_LOOP_114_3_VITIS_LOOP_115_4 -f -o C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/Lenet_HW_Pipeline_VITIS_LOOP_112_2_VITIS_LOOP_114_3_VITIS_LOOP_115_4.adb 
Execute       db_write -model Lenet_HW_Pipeline_VITIS_LOOP_112_2_VITIS_LOOP_114_3_VITIS_LOOP_115_4 -bindview -o C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Lenet_HW_Pipeline_VITIS_LOOP_112_2_VITIS_LOOP_114_3_VITIS_LOOP_115_4 -p C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db -o C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/Lenet_HW_Pipeline_VITIS_LOOP_112_2_VITIS_LOOP_114_3_VITIS_LOOP_115_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Lenet_HW' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model Lenet_HW -top_prefix  -sub_prefix Lenet_HW_ -mg_file C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/Lenet_HW.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'Lenet_HW/Layer1_Neurons_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Lenet_HW/Layer1_Weights_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Lenet_HW/Layer2_Weights_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Lenet_HW/Layer3_Weights_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Lenet_HW/Layer4_Neurons_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'Lenet_HW' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_1_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_1_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Lenet_HW'.
INFO: [RTMG 210-278] Implementing memory 'Lenet_HW_Layer2_Neurons_CPU_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'Lenet_HW_Layer3_Neurons_CPU_RAM_AUTO_1R1W' using auto RAMs.
Command       create_rtl_model done; 0.454 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.813 seconds; current allocated memory: 258.496 MB.
Execute       source C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/Lenet_HW.rtl_wrap.cfg.tcl 
Execute       gen_rtl Lenet_HW -istop -style xilinx -f -lang vhdl -o C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/syn/vhdl/Lenet_HW 
Execute       gen_rtl Lenet_HW -istop -style xilinx -f -lang vlog -o C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/syn/verilog/Lenet_HW 
Execute       syn_report -csynth -model Lenet_HW -o C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/syn/report/Lenet_HW_csynth.rpt 
Execute         list_part -family xc7z010i-clg225-1L 
Execute           ap_family_info -name xc7z010i-clg225-1L -data names 
Execute           ap_part_info -quiet -name xc7z010i-clg225-1L -data family 
Execute       syn_report -rtlxml -model Lenet_HW -o C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/syn/report/Lenet_HW_csynth.xml 
Execute         list_part -family xc7z010i-clg225-1L 
Execute           ap_family_info -name xc7z010i-clg225-1L -data names 
Execute           ap_part_info -quiet -name xc7z010i-clg225-1L -data family 
Execute       syn_report -verbosereport -model Lenet_HW -o C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/Lenet_HW.verbose.rpt 
Execute         list_part -family xc7z010i-clg225-1L 
Execute           ap_family_info -name xc7z010i-clg225-1L -data names 
Execute           ap_part_info -quiet -name xc7z010i-clg225-1L -data family 
Execute       db_write -model Lenet_HW -f -o C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/Lenet_HW.adb 
Execute       db_write -model Lenet_HW -bindview -o C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Lenet_HW -p C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db -o C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/Lenet_HW 
Execute       export_constraint_db -f -tool general -o C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/Lenet_HW.constraint.tcl 
Execute       syn_report -designview -model Lenet_HW -o C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/Lenet_HW.design.xml 
Execute       syn_report -csynthDesign -model Lenet_HW -o C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/syn/report/csynth.rpt -MHOut C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/kernel_module_hierarchy.tcl 
Execute         list_part -family xc7z010i-clg225-1L 
Execute           ap_family_info -name xc7z010i-clg225-1L -data names 
Execute           ap_part_info -quiet -name xc7z010i-clg225-1L -data family 
Execute       syn_report -wcfg -model Lenet_HW -o C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/Lenet_HW_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model Lenet_HW -o C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/Lenet_HW.protoinst 
Execute       sc_get_clocks Lenet_HW 
Execute       sc_get_portdomain Lenet_HW 
INFO-FLOW: Model list for RTL component generation: exp_generic<double> generic_tanh<double> calculateLayer2 calculateLayer3 Lenet_HW_Pipeline_VITIS_LOOP_112_2_VITIS_LOOP_114_3_VITIS_LOOP_115_4 Lenet_HW
INFO-FLOW: Handling components in module [exp_generic_double_s] ... 
Execute       source C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/exp_generic_double_s.compgen.tcl 
INFO-FLOW: Found component Lenet_HW_mul_13s_71s_71_1_1.
INFO-FLOW: Append model Lenet_HW_mul_13s_71s_71_1_1
INFO-FLOW: Found component Lenet_HW_mul_43ns_36ns_79_1_1.
INFO-FLOW: Append model Lenet_HW_mul_43ns_36ns_79_1_1
INFO-FLOW: Found component Lenet_HW_mul_49ns_44ns_93_1_1.
INFO-FLOW: Append model Lenet_HW_mul_49ns_44ns_93_1_1
INFO-FLOW: Found component Lenet_HW_mul_50ns_50ns_100_1_1.
INFO-FLOW: Append model Lenet_HW_mul_50ns_50ns_100_1_1
INFO-FLOW: Found component Lenet_HW_mac_muladd_16s_15ns_19s_31_4_1.
INFO-FLOW: Append model Lenet_HW_mac_muladd_16s_15ns_19s_31_4_1
INFO-FLOW: Found component Lenet_HW_exp_generic_double_s_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_arbkb.
INFO-FLOW: Append model Lenet_HW_exp_generic_double_s_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_arbkb
INFO-FLOW: Found component Lenet_HW_exp_generic_double_s_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arracud.
INFO-FLOW: Append model Lenet_HW_exp_generic_double_s_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arracud
INFO-FLOW: Found component Lenet_HW_exp_generic_double_s_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arradEe.
INFO-FLOW: Append model Lenet_HW_exp_generic_double_s_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arradEe
INFO-FLOW: Handling components in module [generic_tanh_double_s] ... 
Execute       source C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/generic_tanh_double_s.compgen.tcl 
INFO-FLOW: Found component Lenet_HW_dadddsub_64ns_64ns_64_2_full_dsp_1.
INFO-FLOW: Append model Lenet_HW_dadddsub_64ns_64ns_64_2_full_dsp_1
INFO-FLOW: Found component Lenet_HW_dadd_64ns_64ns_64_2_full_dsp_1.
INFO-FLOW: Append model Lenet_HW_dadd_64ns_64ns_64_2_full_dsp_1
INFO-FLOW: Found component Lenet_HW_dsub_64ns_64ns_64_2_full_dsp_1.
INFO-FLOW: Append model Lenet_HW_dsub_64ns_64ns_64_2_full_dsp_1
INFO-FLOW: Found component Lenet_HW_dmul_64ns_64ns_64_2_max_dsp_1.
INFO-FLOW: Append model Lenet_HW_dmul_64ns_64ns_64_2_max_dsp_1
INFO-FLOW: Found component Lenet_HW_ddiv_64ns_64ns_64_10_no_dsp_1.
INFO-FLOW: Append model Lenet_HW_ddiv_64ns_64ns_64_10_no_dsp_1
INFO-FLOW: Found component Lenet_HW_dcmp_64ns_64ns_1_1_no_dsp_1.
INFO-FLOW: Append model Lenet_HW_dcmp_64ns_64ns_1_1_no_dsp_1
INFO-FLOW: Handling components in module [calculateLayer2] ... 
Execute       source C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/calculateLayer2.compgen.tcl 
INFO-FLOW: Found component Lenet_HW_fptrunc_64ns_32_1_no_dsp_1.
INFO-FLOW: Append model Lenet_HW_fptrunc_64ns_32_1_no_dsp_1
INFO-FLOW: Found component Lenet_HW_fpext_32ns_64_1_no_dsp_1.
INFO-FLOW: Append model Lenet_HW_fpext_32ns_64_1_no_dsp_1
INFO-FLOW: Found component Lenet_HW_mac_muladd_3ns_8ns_4ns_10_4_1.
INFO-FLOW: Append model Lenet_HW_mac_muladd_3ns_8ns_4ns_10_4_1
INFO-FLOW: Found component Lenet_HW_mac_muladd_4ns_4ns_10ns_10_4_1.
INFO-FLOW: Append model Lenet_HW_mac_muladd_4ns_4ns_10ns_10_4_1
INFO-FLOW: Found component Lenet_HW_calculateLayer2_conv_buff_SHIFTREG_AUTO_0R0W.
INFO-FLOW: Append model Lenet_HW_calculateLayer2_conv_buff_SHIFTREG_AUTO_0R0W
INFO-FLOW: Found component Lenet_HW_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Lenet_HW_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [calculateLayer3] ... 
Execute       source C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/calculateLayer3.compgen.tcl 
INFO-FLOW: Found component Lenet_HW_mul_3ns_6ns_8_1_1.
INFO-FLOW: Append model Lenet_HW_mul_3ns_6ns_8_1_1
INFO-FLOW: Found component Lenet_HW_mac_muladd_6ns_5ns_3ns_11_4_1.
INFO-FLOW: Append model Lenet_HW_mac_muladd_6ns_5ns_3ns_11_4_1
INFO-FLOW: Found component Lenet_HW_calculateLayer3_conv_buff_SHIFTREG_AUTO_0R0W.
INFO-FLOW: Append model Lenet_HW_calculateLayer3_conv_buff_SHIFTREG_AUTO_0R0W
INFO-FLOW: Found component Lenet_HW_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Lenet_HW_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Lenet_HW_Pipeline_VITIS_LOOP_112_2_VITIS_LOOP_114_3_VITIS_LOOP_115_4] ... 
Execute       source C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/Lenet_HW_Pipeline_VITIS_LOOP_112_2_VITIS_LOOP_114_3_VITIS_LOOP_115_4.compgen.tcl 
INFO-FLOW: Found component Lenet_HW_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Lenet_HW_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Lenet_HW] ... 
Execute       source C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/Lenet_HW.compgen.tcl 
INFO-FLOW: Found component Lenet_HW_fadd_32ns_32ns_32_2_full_dsp_1.
INFO-FLOW: Append model Lenet_HW_fadd_32ns_32ns_32_2_full_dsp_1
INFO-FLOW: Found component Lenet_HW_fmul_32ns_32ns_32_2_max_dsp_1.
INFO-FLOW: Append model Lenet_HW_fmul_32ns_32ns_32_2_max_dsp_1
INFO-FLOW: Found component Lenet_HW_Layer2_Neurons_CPU_RAM_1WNR_AUTO_1R1W.
INFO-FLOW: Append model Lenet_HW_Layer2_Neurons_CPU_RAM_1WNR_AUTO_1R1W
INFO-FLOW: Found component Lenet_HW_Layer3_Neurons_CPU_RAM_AUTO_1R1W.
INFO-FLOW: Append model Lenet_HW_Layer3_Neurons_CPU_RAM_AUTO_1R1W
INFO-FLOW: Found component Lenet_HW_regslice_both.
INFO-FLOW: Append model Lenet_HW_regslice_both
INFO-FLOW: Found component Lenet_HW_regslice_both.
INFO-FLOW: Append model Lenet_HW_regslice_both
INFO-FLOW: Found component Lenet_HW_regslice_both.
INFO-FLOW: Append model Lenet_HW_regslice_both
INFO-FLOW: Found component Lenet_HW_regslice_both.
INFO-FLOW: Append model Lenet_HW_regslice_both
INFO-FLOW: Found component Lenet_HW_regslice_both.
INFO-FLOW: Append model Lenet_HW_regslice_both
INFO-FLOW: Append model exp_generic_double_s
INFO-FLOW: Append model generic_tanh_double_s
INFO-FLOW: Append model calculateLayer2
INFO-FLOW: Append model calculateLayer3
INFO-FLOW: Append model Lenet_HW_Pipeline_VITIS_LOOP_112_2_VITIS_LOOP_114_3_VITIS_LOOP_115_4
INFO-FLOW: Append model Lenet_HW
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: Lenet_HW_mul_13s_71s_71_1_1 Lenet_HW_mul_43ns_36ns_79_1_1 Lenet_HW_mul_49ns_44ns_93_1_1 Lenet_HW_mul_50ns_50ns_100_1_1 Lenet_HW_mac_muladd_16s_15ns_19s_31_4_1 Lenet_HW_exp_generic_double_s_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_arbkb Lenet_HW_exp_generic_double_s_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arracud Lenet_HW_exp_generic_double_s_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arradEe Lenet_HW_dadddsub_64ns_64ns_64_2_full_dsp_1 Lenet_HW_dadd_64ns_64ns_64_2_full_dsp_1 Lenet_HW_dsub_64ns_64ns_64_2_full_dsp_1 Lenet_HW_dmul_64ns_64ns_64_2_max_dsp_1 Lenet_HW_ddiv_64ns_64ns_64_10_no_dsp_1 Lenet_HW_dcmp_64ns_64ns_1_1_no_dsp_1 Lenet_HW_fptrunc_64ns_32_1_no_dsp_1 Lenet_HW_fpext_32ns_64_1_no_dsp_1 Lenet_HW_mac_muladd_3ns_8ns_4ns_10_4_1 Lenet_HW_mac_muladd_4ns_4ns_10ns_10_4_1 Lenet_HW_calculateLayer2_conv_buff_SHIFTREG_AUTO_0R0W Lenet_HW_flow_control_loop_pipe_sequential_init Lenet_HW_mul_3ns_6ns_8_1_1 Lenet_HW_mac_muladd_6ns_5ns_3ns_11_4_1 Lenet_HW_calculateLayer3_conv_buff_SHIFTREG_AUTO_0R0W Lenet_HW_flow_control_loop_pipe_sequential_init Lenet_HW_flow_control_loop_pipe_sequential_init Lenet_HW_fadd_32ns_32ns_32_2_full_dsp_1 Lenet_HW_fmul_32ns_32ns_32_2_max_dsp_1 Lenet_HW_Layer2_Neurons_CPU_RAM_1WNR_AUTO_1R1W Lenet_HW_Layer3_Neurons_CPU_RAM_AUTO_1R1W Lenet_HW_regslice_both Lenet_HW_regslice_both Lenet_HW_regslice_both Lenet_HW_regslice_both Lenet_HW_regslice_both exp_generic_double_s generic_tanh_double_s calculateLayer2 calculateLayer3 Lenet_HW_Pipeline_VITIS_LOOP_112_2_VITIS_LOOP_114_3_VITIS_LOOP_115_4 Lenet_HW
INFO-FLOW: Generating C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model Lenet_HW_mul_13s_71s_71_1_1
INFO-FLOW: To file: write model Lenet_HW_mul_43ns_36ns_79_1_1
INFO-FLOW: To file: write model Lenet_HW_mul_49ns_44ns_93_1_1
INFO-FLOW: To file: write model Lenet_HW_mul_50ns_50ns_100_1_1
INFO-FLOW: To file: write model Lenet_HW_mac_muladd_16s_15ns_19s_31_4_1
INFO-FLOW: To file: write model Lenet_HW_exp_generic_double_s_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_arbkb
INFO-FLOW: To file: write model Lenet_HW_exp_generic_double_s_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arracud
INFO-FLOW: To file: write model Lenet_HW_exp_generic_double_s_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arradEe
INFO-FLOW: To file: write model Lenet_HW_dadddsub_64ns_64ns_64_2_full_dsp_1
INFO-FLOW: To file: write model Lenet_HW_dadd_64ns_64ns_64_2_full_dsp_1
INFO-FLOW: To file: write model Lenet_HW_dsub_64ns_64ns_64_2_full_dsp_1
INFO-FLOW: To file: write model Lenet_HW_dmul_64ns_64ns_64_2_max_dsp_1
INFO-FLOW: To file: write model Lenet_HW_ddiv_64ns_64ns_64_10_no_dsp_1
INFO-FLOW: To file: write model Lenet_HW_dcmp_64ns_64ns_1_1_no_dsp_1
INFO-FLOW: To file: write model Lenet_HW_fptrunc_64ns_32_1_no_dsp_1
INFO-FLOW: To file: write model Lenet_HW_fpext_32ns_64_1_no_dsp_1
INFO-FLOW: To file: write model Lenet_HW_mac_muladd_3ns_8ns_4ns_10_4_1
INFO-FLOW: To file: write model Lenet_HW_mac_muladd_4ns_4ns_10ns_10_4_1
INFO-FLOW: To file: write model Lenet_HW_calculateLayer2_conv_buff_SHIFTREG_AUTO_0R0W
INFO-FLOW: To file: write model Lenet_HW_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Lenet_HW_mul_3ns_6ns_8_1_1
INFO-FLOW: To file: write model Lenet_HW_mac_muladd_6ns_5ns_3ns_11_4_1
INFO-FLOW: To file: write model Lenet_HW_calculateLayer3_conv_buff_SHIFTREG_AUTO_0R0W
INFO-FLOW: To file: write model Lenet_HW_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Lenet_HW_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Lenet_HW_fadd_32ns_32ns_32_2_full_dsp_1
INFO-FLOW: To file: write model Lenet_HW_fmul_32ns_32ns_32_2_max_dsp_1
INFO-FLOW: To file: write model Lenet_HW_Layer2_Neurons_CPU_RAM_1WNR_AUTO_1R1W
INFO-FLOW: To file: write model Lenet_HW_Layer3_Neurons_CPU_RAM_AUTO_1R1W
INFO-FLOW: To file: write model Lenet_HW_regslice_both
INFO-FLOW: To file: write model Lenet_HW_regslice_both
INFO-FLOW: To file: write model Lenet_HW_regslice_both
INFO-FLOW: To file: write model Lenet_HW_regslice_both
INFO-FLOW: To file: write model Lenet_HW_regslice_both
INFO-FLOW: To file: write model exp_generic_double_s
INFO-FLOW: To file: write model generic_tanh_double_s
INFO-FLOW: To file: write model calculateLayer2
INFO-FLOW: To file: write model calculateLayer3
INFO-FLOW: To file: write model Lenet_HW_Pipeline_VITIS_LOOP_112_2_VITIS_LOOP_114_3_VITIS_LOOP_115_4
INFO-FLOW: To file: write model Lenet_HW
INFO-FLOW: Generating C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.138 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=50.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/vhdl' dstVlogDir='C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/vlog' tclDir='C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db' modelList='Lenet_HW_mul_13s_71s_71_1_1
Lenet_HW_mul_43ns_36ns_79_1_1
Lenet_HW_mul_49ns_44ns_93_1_1
Lenet_HW_mul_50ns_50ns_100_1_1
Lenet_HW_mac_muladd_16s_15ns_19s_31_4_1
Lenet_HW_exp_generic_double_s_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_arbkb
Lenet_HW_exp_generic_double_s_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arracud
Lenet_HW_exp_generic_double_s_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arradEe
Lenet_HW_dadddsub_64ns_64ns_64_2_full_dsp_1
Lenet_HW_dadd_64ns_64ns_64_2_full_dsp_1
Lenet_HW_dsub_64ns_64ns_64_2_full_dsp_1
Lenet_HW_dmul_64ns_64ns_64_2_max_dsp_1
Lenet_HW_ddiv_64ns_64ns_64_10_no_dsp_1
Lenet_HW_dcmp_64ns_64ns_1_1_no_dsp_1
Lenet_HW_fptrunc_64ns_32_1_no_dsp_1
Lenet_HW_fpext_32ns_64_1_no_dsp_1
Lenet_HW_mac_muladd_3ns_8ns_4ns_10_4_1
Lenet_HW_mac_muladd_4ns_4ns_10ns_10_4_1
Lenet_HW_calculateLayer2_conv_buff_SHIFTREG_AUTO_0R0W
Lenet_HW_flow_control_loop_pipe_sequential_init
Lenet_HW_mul_3ns_6ns_8_1_1
Lenet_HW_mac_muladd_6ns_5ns_3ns_11_4_1
Lenet_HW_calculateLayer3_conv_buff_SHIFTREG_AUTO_0R0W
Lenet_HW_flow_control_loop_pipe_sequential_init
Lenet_HW_flow_control_loop_pipe_sequential_init
Lenet_HW_fadd_32ns_32ns_32_2_full_dsp_1
Lenet_HW_fmul_32ns_32ns_32_2_max_dsp_1
Lenet_HW_Layer2_Neurons_CPU_RAM_1WNR_AUTO_1R1W
Lenet_HW_Layer3_Neurons_CPU_RAM_AUTO_1R1W
Lenet_HW_regslice_both
Lenet_HW_regslice_both
Lenet_HW_regslice_both
Lenet_HW_regslice_both
Lenet_HW_regslice_both
exp_generic_double_s
generic_tanh_double_s
calculateLayer2
calculateLayer3
Lenet_HW_Pipeline_VITIS_LOOP_112_2_VITIS_LOOP_114_3_VITIS_LOOP_115_4
Lenet_HW
' expOnly='0'
Execute       source C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z010i-clg225-1L -data names -quiet 
Execute       ap_part_info -name xc7z010i-clg225-1L -data info -quiet 
Execute       source C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/exp_generic_double_s.compgen.tcl 
Execute         ap_part_info -name xc7z010i-clg225-1L -data names -quiet 
Execute         ap_part_info -name xc7z010i-clg225-1L -data info -quiet 
Execute         ap_part_info -name xc7z010i-clg225-1L -data info 
Execute       source C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/generic_tanh_double_s.compgen.tcl 
Execute       source C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/calculateLayer2.compgen.tcl 
Execute         ap_part_info -name xc7z010i-clg225-1L -data names -quiet 
Execute         ap_part_info -name xc7z010i-clg225-1L -data info -quiet 
Execute         ap_part_info -name xc7z010i-clg225-1L -data info 
Execute         ap_part_info -name xc7z010i-clg225-1L -data names -quiet 
Execute         ap_part_info -name xc7z010i-clg225-1L -data info -quiet 
Execute         ap_part_info -name xc7z010i-clg225-1L -data info 
Command       ap_source done; 0.189 sec.
Execute       source C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/calculateLayer3.compgen.tcl 
Execute         ap_part_info -name xc7z010i-clg225-1L -data names -quiet 
Execute         ap_part_info -name xc7z010i-clg225-1L -data info -quiet 
Execute         ap_part_info -name xc7z010i-clg225-1L -data info 
Execute       source C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/Lenet_HW_Pipeline_VITIS_LOOP_112_2_VITIS_LOOP_114_3_VITIS_LOOP_115_4.compgen.tcl 
Execute       source C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/Lenet_HW.compgen.tcl 
Command       ap_source done; 0.104 sec.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.523 seconds; current allocated memory: 262.512 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='Lenet_HW_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.6 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='Lenet_HW_mul_13s_71s_71_1_1
Lenet_HW_mul_43ns_36ns_79_1_1
Lenet_HW_mul_49ns_44ns_93_1_1
Lenet_HW_mul_50ns_50ns_100_1_1
Lenet_HW_mac_muladd_16s_15ns_19s_31_4_1
Lenet_HW_exp_generic_double_s_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_arbkb
Lenet_HW_exp_generic_double_s_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arracud
Lenet_HW_exp_generic_double_s_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arradEe
Lenet_HW_dadddsub_64ns_64ns_64_2_full_dsp_1
Lenet_HW_dadd_64ns_64ns_64_2_full_dsp_1
Lenet_HW_dsub_64ns_64ns_64_2_full_dsp_1
Lenet_HW_dmul_64ns_64ns_64_2_max_dsp_1
Lenet_HW_ddiv_64ns_64ns_64_10_no_dsp_1
Lenet_HW_dcmp_64ns_64ns_1_1_no_dsp_1
Lenet_HW_fptrunc_64ns_32_1_no_dsp_1
Lenet_HW_fpext_32ns_64_1_no_dsp_1
Lenet_HW_mac_muladd_3ns_8ns_4ns_10_4_1
Lenet_HW_mac_muladd_4ns_4ns_10ns_10_4_1
Lenet_HW_calculateLayer2_conv_buff_SHIFTREG_AUTO_0R0W
Lenet_HW_flow_control_loop_pipe_sequential_init
Lenet_HW_mul_3ns_6ns_8_1_1
Lenet_HW_mac_muladd_6ns_5ns_3ns_11_4_1
Lenet_HW_calculateLayer3_conv_buff_SHIFTREG_AUTO_0R0W
Lenet_HW_flow_control_loop_pipe_sequential_init
Lenet_HW_flow_control_loop_pipe_sequential_init
Lenet_HW_fadd_32ns_32ns_32_2_full_dsp_1
Lenet_HW_fmul_32ns_32ns_32_2_max_dsp_1
Lenet_HW_Layer2_Neurons_CPU_RAM_1WNR_AUTO_1R1W
Lenet_HW_Layer3_Neurons_CPU_RAM_AUTO_1R1W
Lenet_HW_regslice_both
Lenet_HW_regslice_both
Lenet_HW_regslice_both
Lenet_HW_regslice_both
Lenet_HW_regslice_both
exp_generic_double_s
generic_tanh_double_s
calculateLayer2
calculateLayer3
Lenet_HW_Pipeline_VITIS_LOOP_112_2_VITIS_LOOP_114_3_VITIS_LOOP_115_4
Lenet_HW
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/top-io-be.tcl 
Execute       source C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/Lenet_HW.tbgen.tcl 
Execute       source C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/Lenet_HW.rtl_wrap.cfg.tcl 
Execute       source C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/Lenet_HW.compgen.dataonly.tcl 
Execute       source C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/exp_generic_double_s.tbgen.tcl 
Execute       source C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/generic_tanh_double_s.tbgen.tcl 
Execute       source C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/calculateLayer2.tbgen.tcl 
Execute       source C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/calculateLayer3.tbgen.tcl 
Execute       source C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/Lenet_HW_Pipeline_VITIS_LOOP_112_2_VITIS_LOOP_114_3_VITIS_LOOP_115_4.tbgen.tcl 
Execute       source C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/Lenet_HW.tbgen.tcl 
Execute       source C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z010i-clg225-1L -data names -quiet 
Execute       ap_part_info -name xc7z010i-clg225-1L -data info -quiet 
Execute       source C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/Lenet_HW.constraint.tcl 
Execute       sc_get_clocks Lenet_HW 
Execute       source C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/impl/misc/Lenet_HW_dadd_64ns_64ns_64_2_full_dsp_1_ip.tcl 
Execute       source C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/impl/misc/Lenet_HW_dadddsub_64ns_64ns_64_2_full_dsp_1_ip.tcl 
Execute       source C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/impl/misc/Lenet_HW_dcmp_64ns_64ns_1_1_no_dsp_1_ip.tcl 
Execute       source C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/impl/misc/Lenet_HW_ddiv_64ns_64ns_64_10_no_dsp_1_ip.tcl 
Execute       source C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/impl/misc/Lenet_HW_dmul_64ns_64ns_64_2_max_dsp_1_ip.tcl 
Execute       source C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/impl/misc/Lenet_HW_dsub_64ns_64ns_64_2_full_dsp_1_ip.tcl 
Execute       source C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/impl/misc/Lenet_HW_fadd_32ns_32ns_32_2_full_dsp_1_ip.tcl 
Execute       source C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/impl/misc/Lenet_HW_fmul_32ns_32ns_32_2_max_dsp_1_ip.tcl 
Execute       source C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/impl/misc/Lenet_HW_fpext_32ns_64_1_no_dsp_1_ip.tcl 
Execute       source C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/impl/misc/Lenet_HW_fptrunc_64ns_32_1_no_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {} report_dict {TOPINST Lenet_HW MODULE2INSTS {Lenet_HW Lenet_HW calculateLayer2 grp_calculateLayer2_fu_107 generic_tanh_double_s {grp_generic_tanh_double_s_fu_229 grp_generic_tanh_double_s_fu_448 grp_generic_tanh_double_s_fu_146} exp_generic_double_s {grp_exp_generic_double_s_fu_89 grp_exp_generic_double_s_fu_89 grp_exp_generic_double_s_fu_89} calculateLayer3 grp_calculateLayer3_fu_122 Lenet_HW_Pipeline_VITIS_LOOP_112_2_VITIS_LOOP_114_3_VITIS_LOOP_115_4 grp_Lenet_HW_Pipeline_VITIS_LOOP_112_2_VITIS_LOOP_114_3_VITIS_LOOP_115_4_fu_136} INST2MODULE {Lenet_HW Lenet_HW grp_calculateLayer2_fu_107 calculateLayer2 grp_generic_tanh_double_s_fu_229 generic_tanh_double_s grp_exp_generic_double_s_fu_89 exp_generic_double_s grp_calculateLayer3_fu_122 calculateLayer3 grp_generic_tanh_double_s_fu_448 generic_tanh_double_s grp_Lenet_HW_Pipeline_VITIS_LOOP_112_2_VITIS_LOOP_114_3_VITIS_LOOP_115_4_fu_136 Lenet_HW_Pipeline_VITIS_LOOP_112_2_VITIS_LOOP_114_3_VITIS_LOOP_115_4 grp_generic_tanh_double_s_fu_146 generic_tanh_double_s} INSTDATA {Lenet_HW {DEPTH 1 CHILDREN {grp_calculateLayer2_fu_107 grp_calculateLayer3_fu_122 grp_Lenet_HW_Pipeline_VITIS_LOOP_112_2_VITIS_LOOP_114_3_VITIS_LOOP_115_4_fu_136 grp_generic_tanh_double_s_fu_146}} grp_calculateLayer2_fu_107 {DEPTH 2 CHILDREN grp_generic_tanh_double_s_fu_229} grp_generic_tanh_double_s_fu_229 {DEPTH 3 CHILDREN grp_exp_generic_double_s_fu_89} grp_exp_generic_double_s_fu_89 {DEPTH 3 CHILDREN {}} grp_calculateLayer3_fu_122 {DEPTH 2 CHILDREN grp_generic_tanh_double_s_fu_448} grp_generic_tanh_double_s_fu_448 {DEPTH 3 CHILDREN grp_exp_generic_double_s_fu_89} grp_Lenet_HW_Pipeline_VITIS_LOOP_112_2_VITIS_LOOP_114_3_VITIS_LOOP_115_4_fu_136 {DEPTH 2 CHILDREN {}} grp_generic_tanh_double_s_fu_146 {DEPTH 2 CHILDREN grp_exp_generic_double_s_fu_89}} MODULEDATA {exp_generic_double_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME m_exp_fu_312_p2 SOURCE {C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:486} VARIABLE m_exp LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME e_frac_1_fu_330_p2 SOURCE {C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:224} VARIABLE e_frac_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln229_fu_364_p2 SOURCE {C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:229} VARIABLE sub_ln229 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_19s_31_4_1_U5 SOURCE {C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:243} VARIABLE mul_ln243 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_19s_31_4_1_U5 SOURCE {C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:243} VARIABLE add_ln243 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln243_1_fu_526_p2 SOURCE {C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:243} VARIABLE add_ln243_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_13s_71s_71_1_1_U1 SOURCE {C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:249} VARIABLE mul_ln249 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME m_diff_fu_571_p2 SOURCE {C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:255} VARIABLE m_diff LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME exp_Z4_m_1_fu_656_p2 SOURCE {C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:115} VARIABLE exp_Z4_m_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_43ns_36ns_79_1_1_U2 SOURCE {C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:123} VARIABLE mul_ln123 LOOP {} BUNDLEDNAME {} DSP 6 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln130_fu_699_p2 SOURCE {C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:130} VARIABLE add_ln130 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME exp_Z2P_m_1_fu_709_p2 SOURCE {C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:130} VARIABLE exp_Z2P_m_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_49ns_44ns_93_1_1_U3 SOURCE {C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:142} VARIABLE mul_ln142 LOOP {} BUNDLEDNAME {} DSP 9 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln145_fu_758_p2 SOURCE {C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:145} VARIABLE add_ln145 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME exp_Z1P_m_1_l_fu_828_p2 SOURCE {C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:145} VARIABLE exp_Z1P_m_1_l LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln297_fu_854_p2 SOURCE {C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:297} VARIABLE add_ln297 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_50ns_50ns_100_1_1_U4 SOURCE {C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:297} VARIABLE mul_ln297 LOOP {} BUNDLEDNAME {} DSP 9 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln297_1_fu_882_p2 SOURCE {C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:297} VARIABLE add_ln297_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME r_exp_1_fu_896_p2 SOURCE {C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:305} VARIABLE r_exp_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME out_exp_fu_954_p2 SOURCE {C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:336} VARIABLE out_exp LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_U SOURCE {} VARIABLE table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {58 256 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_2p PRAGMA {} RTLNAME table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_U SOURCE {} VARIABLE table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {26 256 1} STORAGEUSAGE rom_2p DISPNAME {bind_storage rom_2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_U SOURCE {} VARIABLE table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {42 256 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p}}} AREA {DSP 29 BRAM 5 URAM 0}} generic_tanh_double_s {BINDINFO {{BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_2_full_dsp_1_U15 SOURCE {C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:55} VARIABLE x LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_2_full_dsp_1_U16 SOURCE {C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:58} VARIABLE x_1 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_2_full_dsp_1_U17 SOURCE {C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\common\hls_exp_double.cpp:11} VARIABLE sub_i LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_2_full_dsp_1_U18 SOURCE {C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:71} VARIABLE add2 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 9 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_10_no_dsp_1_U21 SOURCE {C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:71} VARIABLE div LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE dsub PRAGMA {} RTLNAME dsub_64ns_64ns_64_2_full_dsp_1_U19 SOURCE {C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:71} VARIABLE resultf_2 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 9 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_10_no_dsp_1_U21 SOURCE {C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:66} VARIABLE resultf_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_2_full_dsp_1_U15 SOURCE {C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:49} VARIABLE add LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_2_max_dsp_1_U20 SOURCE {C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:49} VARIABLE resultf LOOP {} BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul}}} AREA {DSP 55 BRAM 5 URAM 0}} calculateLayer2 {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME conv_buff_U SOURCE HW_CNN.cpp:41 VARIABLE conv_buff LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 841 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln43_fu_335_p2 SOURCE HW_CNN.cpp:43 VARIABLE add_ln43 LOOP VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln43_1_fu_353_p2 SOURCE HW_CNN.cpp:43 VARIABLE add_ln43_1 LOOP VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_fu_430_p2 SOURCE HW_CNN.cpp:44 VARIABLE add_ln44 LOOP VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_3ns_8ns_4ns_10_4_1_U35 SOURCE HW_CNN.cpp:44 VARIABLE mul_ln44 LOOP VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_4ns_4ns_10ns_10_4_1_U36 SOURCE HW_CNN.cpp:44 VARIABLE empty LOOP VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_3ns_8ns_4ns_10_4_1_U35 SOURCE HW_CNN.cpp:58 VARIABLE add_ln58_1 LOOP VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_4ns_4ns_10ns_10_4_1_U36 SOURCE HW_CNN.cpp:58 VARIABLE add_ln58 LOOP VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln45_fu_474_p2 SOURCE HW_CNN.cpp:45 VARIABLE add_ln45 LOOP VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_1_fu_371_p2 SOURCE HW_CNN.cpp:44 VARIABLE add_ln44_1 LOOP VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 2 BRAM 0 URAM 0}} calculateLayer3 {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME conv_buff_U SOURCE HW_CNN.cpp:74 VARIABLE conv_buff LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln76_fu_599_p2 SOURCE HW_CNN.cpp:76 VARIABLE add_ln76 LOOP VITIS_LOOP_76_1_VITIS_LOOP_77_2_VITIS_LOOP_78_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln76_1_fu_1409_p2 SOURCE HW_CNN.cpp:76 VARIABLE add_ln76_1 LOOP VITIS_LOOP_76_1_VITIS_LOOP_77_2_VITIS_LOOP_78_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln77_fu_646_p2 SOURCE HW_CNN.cpp:77 VARIABLE add_ln77 LOOP VITIS_LOOP_76_1_VITIS_LOOP_77_2_VITIS_LOOP_78_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_6ns_5ns_3ns_11_4_1_U51 SOURCE HW_CNN.cpp:76 VARIABLE empty LOOP VITIS_LOOP_76_1_VITIS_LOOP_77_2_VITIS_LOOP_78_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_3ns_6ns_8_1_1_U50 SOURCE HW_CNN.cpp:77 VARIABLE empty_31 LOOP VITIS_LOOP_76_1_VITIS_LOOP_77_2_VITIS_LOOP_78_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_33_fu_1065_p2 SOURCE HW_CNN.cpp:77 VARIABLE empty_33 LOOP VITIS_LOOP_76_1_VITIS_LOOP_77_2_VITIS_LOOP_78_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_34_fu_819_p2 SOURCE HW_CNN.cpp:77 VARIABLE empty_34 LOOP VITIS_LOOP_76_1_VITIS_LOOP_77_2_VITIS_LOOP_78_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_35_fu_955_p2 SOURCE HW_CNN.cpp:77 VARIABLE empty_35 LOOP VITIS_LOOP_76_1_VITIS_LOOP_77_2_VITIS_LOOP_78_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_36_fu_1026_p2 SOURCE HW_CNN.cpp:77 VARIABLE empty_36 LOOP VITIS_LOOP_76_1_VITIS_LOOP_77_2_VITIS_LOOP_78_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln87_fu_700_p2 SOURCE HW_CNN.cpp:87 VARIABLE add_ln87 LOOP VITIS_LOOP_76_1_VITIS_LOOP_77_2_VITIS_LOOP_78_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln87_1_fu_721_p2 SOURCE HW_CNN.cpp:87 VARIABLE add_ln87_1 LOOP VITIS_LOOP_76_1_VITIS_LOOP_77_2_VITIS_LOOP_78_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln87_2_fu_781_p2 SOURCE HW_CNN.cpp:87 VARIABLE add_ln87_2 LOOP VITIS_LOOP_76_1_VITIS_LOOP_77_2_VITIS_LOOP_78_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln87_3_fu_790_p2 SOURCE HW_CNN.cpp:87 VARIABLE add_ln87_3 LOOP VITIS_LOOP_76_1_VITIS_LOOP_77_2_VITIS_LOOP_78_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln87_4_fu_800_p2 SOURCE HW_CNN.cpp:87 VARIABLE add_ln87_4 LOOP VITIS_LOOP_76_1_VITIS_LOOP_77_2_VITIS_LOOP_78_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln87_5_fu_809_p2 SOURCE HW_CNN.cpp:87 VARIABLE add_ln87_5 LOOP VITIS_LOOP_76_1_VITIS_LOOP_77_2_VITIS_LOOP_78_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln87_6_fu_839_p2 SOURCE HW_CNN.cpp:87 VARIABLE add_ln87_6 LOOP VITIS_LOOP_76_1_VITIS_LOOP_77_2_VITIS_LOOP_78_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln87_7_fu_848_p2 SOURCE HW_CNN.cpp:87 VARIABLE add_ln87_7 LOOP VITIS_LOOP_76_1_VITIS_LOOP_77_2_VITIS_LOOP_78_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln87_8_fu_858_p2 SOURCE HW_CNN.cpp:87 VARIABLE add_ln87_8 LOOP VITIS_LOOP_76_1_VITIS_LOOP_77_2_VITIS_LOOP_78_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln87_9_fu_894_p2 SOURCE HW_CNN.cpp:87 VARIABLE add_ln87_9 LOOP VITIS_LOOP_76_1_VITIS_LOOP_77_2_VITIS_LOOP_78_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln87_10_fu_905_p2 SOURCE HW_CNN.cpp:87 VARIABLE add_ln87_10 LOOP VITIS_LOOP_76_1_VITIS_LOOP_77_2_VITIS_LOOP_78_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln87_11_fu_935_p2 SOURCE HW_CNN.cpp:87 VARIABLE add_ln87_11 LOOP VITIS_LOOP_76_1_VITIS_LOOP_77_2_VITIS_LOOP_78_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln87_12_fu_945_p2 SOURCE HW_CNN.cpp:87 VARIABLE add_ln87_12 LOOP VITIS_LOOP_76_1_VITIS_LOOP_77_2_VITIS_LOOP_78_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln87_13_fu_968_p2 SOURCE HW_CNN.cpp:87 VARIABLE add_ln87_13 LOOP VITIS_LOOP_76_1_VITIS_LOOP_77_2_VITIS_LOOP_78_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln87_14_fu_979_p2 SOURCE HW_CNN.cpp:87 VARIABLE add_ln87_14 LOOP VITIS_LOOP_76_1_VITIS_LOOP_77_2_VITIS_LOOP_78_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln87_15_fu_1007_p2 SOURCE HW_CNN.cpp:87 VARIABLE add_ln87_15 LOOP VITIS_LOOP_76_1_VITIS_LOOP_77_2_VITIS_LOOP_78_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln87_16_fu_1017_p2 SOURCE HW_CNN.cpp:87 VARIABLE add_ln87_16 LOOP VITIS_LOOP_76_1_VITIS_LOOP_77_2_VITIS_LOOP_78_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln87_17_fu_1046_p2 SOURCE HW_CNN.cpp:87 VARIABLE add_ln87_17 LOOP VITIS_LOOP_76_1_VITIS_LOOP_77_2_VITIS_LOOP_78_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln87_18_fu_1055_p2 SOURCE HW_CNN.cpp:87 VARIABLE add_ln87_18 LOOP VITIS_LOOP_76_1_VITIS_LOOP_77_2_VITIS_LOOP_78_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln87_19_fu_1085_p2 SOURCE HW_CNN.cpp:87 VARIABLE add_ln87_19 LOOP VITIS_LOOP_76_1_VITIS_LOOP_77_2_VITIS_LOOP_78_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln87_20_fu_1094_p2 SOURCE HW_CNN.cpp:87 VARIABLE add_ln87_20 LOOP VITIS_LOOP_76_1_VITIS_LOOP_77_2_VITIS_LOOP_78_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln87_21_fu_1113_p2 SOURCE HW_CNN.cpp:87 VARIABLE add_ln87_21 LOOP VITIS_LOOP_76_1_VITIS_LOOP_77_2_VITIS_LOOP_78_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln87_22_fu_1122_p2 SOURCE HW_CNN.cpp:87 VARIABLE add_ln87_22 LOOP VITIS_LOOP_76_1_VITIS_LOOP_77_2_VITIS_LOOP_78_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln87_23_fu_1131_p2 SOURCE HW_CNN.cpp:87 VARIABLE add_ln87_23 LOOP VITIS_LOOP_76_1_VITIS_LOOP_77_2_VITIS_LOOP_78_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln87_24_fu_1135_p2 SOURCE HW_CNN.cpp:87 VARIABLE add_ln87_24 LOOP VITIS_LOOP_76_1_VITIS_LOOP_77_2_VITIS_LOOP_78_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln87_25_fu_1103_p2 SOURCE HW_CNN.cpp:87 VARIABLE add_ln87_25 LOOP VITIS_LOOP_76_1_VITIS_LOOP_77_2_VITIS_LOOP_78_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln87_26_fu_1139_p2 SOURCE HW_CNN.cpp:87 VARIABLE add_ln87_26 LOOP VITIS_LOOP_76_1_VITIS_LOOP_77_2_VITIS_LOOP_78_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln87_27_fu_1143_p2 SOURCE HW_CNN.cpp:87 VARIABLE add_ln87_27 LOOP VITIS_LOOP_76_1_VITIS_LOOP_77_2_VITIS_LOOP_78_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln91_1_fu_1444_p2 SOURCE HW_CNN.cpp:91 VARIABLE add_ln91_1 LOOP VITIS_LOOP_76_1_VITIS_LOOP_77_2_VITIS_LOOP_78_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_6ns_5ns_3ns_11_4_1_U51 SOURCE HW_CNN.cpp:91 VARIABLE add_ln91_2 LOOP VITIS_LOOP_76_1_VITIS_LOOP_77_2_VITIS_LOOP_78_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln91_fu_1454_p2 SOURCE HW_CNN.cpp:91 VARIABLE add_ln91 LOOP VITIS_LOOP_76_1_VITIS_LOOP_77_2_VITIS_LOOP_78_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln78_fu_732_p2 SOURCE HW_CNN.cpp:78 VARIABLE add_ln78 LOOP VITIS_LOOP_76_1_VITIS_LOOP_77_2_VITIS_LOOP_78_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln77_1_fu_738_p2 SOURCE HW_CNN.cpp:77 VARIABLE add_ln77_1 LOOP VITIS_LOOP_76_1_VITIS_LOOP_77_2_VITIS_LOOP_78_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} Lenet_HW_Pipeline_VITIS_LOOP_112_2_VITIS_LOOP_114_3_VITIS_LOOP_115_4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln112_fu_179_p2 SOURCE HW_CNN.cpp:112 VARIABLE add_ln112 LOOP VITIS_LOOP_112_2_VITIS_LOOP_114_3_VITIS_LOOP_115_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln112_1_fu_229_p2 SOURCE HW_CNN.cpp:112 VARIABLE add_ln112_1 LOOP VITIS_LOOP_112_2_VITIS_LOOP_114_3_VITIS_LOOP_115_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln114_fu_243_p2 SOURCE HW_CNN.cpp:114 VARIABLE add_ln114 LOOP VITIS_LOOP_112_2_VITIS_LOOP_114_3_VITIS_LOOP_115_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp1_fu_269_p2 SOURCE HW_CNN.cpp:112 VARIABLE tmp1 LOOP VITIS_LOOP_112_2_VITIS_LOOP_114_3_VITIS_LOOP_115_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln115_fu_300_p2 SOURCE HW_CNN.cpp:115 VARIABLE add_ln115 LOOP VITIS_LOOP_112_2_VITIS_LOOP_114_3_VITIS_LOOP_115_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln114_1_fu_320_p2 SOURCE HW_CNN.cpp:114 VARIABLE add_ln114_1 LOOP VITIS_LOOP_112_2_VITIS_LOOP_114_3_VITIS_LOOP_115_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Lenet_HW {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME Layer2_Neurons_CPU_U SOURCE HW_CNN.cpp:21 VARIABLE Layer2_Neurons_CPU LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 1014 1} STORAGEUSAGE {rom_np array} DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME Layer3_Neurons_CPU_U SOURCE HW_CNN.cpp:24 VARIABLE Layer3_Neurons_CPU LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 1250 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_mul_fu_191_p2 SOURCE {} VARIABLE next_mul LOOP VITIS_LOOP_109_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln109_fu_203_p2 SOURCE HW_CNN.cpp:109 VARIABLE add_ln109 LOOP VITIS_LOOP_109_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_2_max_dsp_1_U67 SOURCE HW_CNN.cpp:125 VARIABLE x_assign LOOP VITIS_LOOP_109_1 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_2_max_dsp_1_U67 SOURCE HW_CNN.cpp:125 VARIABLE mul23_i LOOP VITIS_LOOP_109_1 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul}}} AREA {DSP 74 BRAM 11 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.695 seconds; current allocated memory: 270.641 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for Lenet_HW.
INFO: [VLOG 209-307] Generating Verilog RTL for Lenet_HW.
Execute       syn_report -model Lenet_HW -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 27.79 MHz
Command     autosyn done; 14.967 sec.
Command   csynth_design done; 27.675 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 27.675 seconds; current allocated memory: 150.020 MB.
Command ap_source done; 28.891 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1 opened at Mon Dec 30 16:30:25 +0100 2024
Execute     ap_set_clock -name default -period 50 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
Execute     set_part xc7z010i-clg225-1L 
Execute       create_platform xc7z010i-clg225-1L -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/2023.2/Vitis_HLS/2023.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/2023.2/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
Command       create_platform done; 0.918 sec.
Execute       source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.102 sec.
Execute         source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.136 sec.
Execute       ap_part_info -name xc7z010i-clg225-1L -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.08 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Command   open_solution done; 1.282 sec.
Execute   set_part xc7z010i-clg225-1L 
INFO: [HLS 200-1510] Running: set_part xc7z010i-clg225-1L 
Execute     create_platform xc7z010i-clg225-1L -board  
Execute     source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xc7z010i-clg225-1L -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.194 sec.
Execute   create_clock -period 50 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 50 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   source ./CNN_lenet5/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./CNN_lenet5/solution1/directives.tcl
Execute     set_directive_top -name Lenet_HW Lenet_HW 
INFO: [HLS 200-1510] Running: set_directive_top -name Lenet_HW Lenet_HW 
Execute   cosim_design 
INFO: [HLS 200-1510] Running: cosim_design 
Execute     source C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=50.000 (was NA)
Execute     ap_part_info -name xc7z010i-clg225-1L -data names -quiet 
Execute     ap_part_info -name xc7z010i-clg225-1L -data info -quiet 
Execute     source C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/Lenet_HW.rtl_wrap.cfg.tcl 
Execute     source C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/Lenet_HW.tbgen.tcl 
Execute     source C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/Lenet_HW.tbgen.tcl 
Execute     source C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/Lenet_HW.tbgen.tcl 
Execute     source C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/Lenet_HW.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xc7z010i-clg225-1L -data info 
INFO-FLOW: TB processing: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/calculateLayer3_tb.cpp C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/./sim/autowrap/testbench/calculateLayer3_tb.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/./sim/autowrap/testbench/calculateLayer3_tb.cpp_pre.cpp.tb.cpp std=c++14 
INFO-FLOW: exec C:/Xilinx/2023.2/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/./sim/autowrap/testbench/calculateLayer3_tb.cpp_pre.cpp.tb.cpp -- -std=c++14 -fhls -ferror-limit=0
Command     clang_tidy done; 0.868 sec.
Execute     ap_part_info -name xc7z010i-clg225-1L -data info 
INFO-FLOW: TB processing: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/lenet_hw_tb.cpp C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/./sim/autowrap/testbench/lenet_hw_tb.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/./sim/autowrap/testbench/lenet_hw_tb.cpp_pre.cpp.tb.cpp std=c++14 
INFO-FLOW: exec C:/Xilinx/2023.2/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/./sim/autowrap/testbench/lenet_hw_tb.cpp_pre.cpp.tb.cpp -- -std=c++14 -fhls -ferror-limit=0
Command     clang_tidy done; 2.085 sec.
Execute     ap_part_info -name xc7z010i-clg225-1L -data info 
INFO-FLOW: TB processing: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/HW_CNN.cpp C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/./sim/autowrap/testbench/HW_CNN.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/./sim/autowrap/testbench/HW_CNN.cpp_pre.cpp.tb.cpp std=c++14 
INFO-FLOW: exec C:/Xilinx/2023.2/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/./sim/autowrap/testbench/HW_CNN.cpp_pre.cpp.tb.cpp -- -std=c++14 -fhls -ferror-limit=0
Command     clang_tidy done; 0.982 sec.
Execute     source C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/Lenet_HW.rtl_wrap.cfg.tcl 
Execute     source C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/Lenet_HW.rtl_wrap.cfg.tcl 
Execute     source C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/Lenet_HW.rtl_wrap.cfg.tcl 
Execute     source C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/Lenet_HW.tbgen.tcl 
Execute     source C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/Lenet_HW.tbgen.tcl 
Execute     ap_part_info -name xc7z010i-clg225-1L -data info 
ERROR: [COSIM 212-317] C++ compile error.
ERROR: [COSIM 212-321] EXE file generate failed.
ERROR: [COSIM 212-321] EXE file generate failed.
ERROR: [COSIM 212-331] Aborting co-simulation: C simulation failed, compilation errors.
INFO-FLOW: AESL_AUTOSIM::auto_sim errorInfo:

    while executing
"::AESL_AUTOSIM::auto_sim "$argn" "
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO-FLOW: Caught error in cosim_design: 
    while executing
"ap_internal_cosim_design "
Command   cosim_design done; error code: 2; 11.382 sec.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 11.382 seconds; current allocated memory: 15.137 MB.
Command ap_source done; error code: 1; 13.017 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1 opened at Mon Dec 30 16:31:00 +0100 2024
Execute     ap_set_clock -name default -period 50 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
Execute     set_part xc7z010i-clg225-1L 
Execute       create_platform xc7z010i-clg225-1L -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/2023.2/Vitis_HLS/2023.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/2023.2/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
Command       create_platform done; 0.892 sec.
Execute       source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.149 sec.
Execute       ap_part_info -name xc7z010i-clg225-1L -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.073 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Command   open_solution done; 1.192 sec.
Execute   set_part xc7z010i-clg225-1L 
INFO: [HLS 200-1510] Running: set_part xc7z010i-clg225-1L 
Execute     create_platform xc7z010i-clg225-1L -board  
Execute     source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xc7z010i-clg225-1L -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.186 sec.
Execute   create_clock -period 50 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 50 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   source ./CNN_lenet5/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./CNN_lenet5/solution1/directives.tcl
Execute     set_directive_top -name Lenet_HW Lenet_HW 
INFO: [HLS 200-1510] Running: set_directive_top -name Lenet_HW Lenet_HW 
Execute   cosim_design 
INFO: [HLS 200-1510] Running: cosim_design 
Execute     source C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.143 sec.
Execute       source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.189 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=50.000 (was NA)
Execute     ap_part_info -name xc7z010i-clg225-1L -data names -quiet 
Execute     ap_part_info -name xc7z010i-clg225-1L -data info -quiet 
Execute     source C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/Lenet_HW.rtl_wrap.cfg.tcl 
Execute     source C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/Lenet_HW.tbgen.tcl 
Execute     source C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/Lenet_HW.tbgen.tcl 
Execute     source C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/Lenet_HW.tbgen.tcl 
Execute     source C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/Lenet_HW.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xc7z010i-clg225-1L -data info 
INFO-FLOW: TB processing: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/lenet_hw_tb.cpp C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/./sim/autowrap/testbench/lenet_hw_tb.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/./sim/autowrap/testbench/lenet_hw_tb.cpp_pre.cpp.tb.cpp std=c++14 
INFO-FLOW: exec C:/Xilinx/2023.2/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/./sim/autowrap/testbench/lenet_hw_tb.cpp_pre.cpp.tb.cpp -- -std=c++14 -fhls -ferror-limit=0
Command     clang_tidy done; 2.854 sec.
Execute     ap_part_info -name xc7z010i-clg225-1L -data info 
INFO-FLOW: TB processing: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/HW_CNN.cpp C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/./sim/autowrap/testbench/HW_CNN.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/./sim/autowrap/testbench/HW_CNN.cpp_pre.cpp.tb.cpp std=c++14 
INFO-FLOW: exec C:/Xilinx/2023.2/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/./sim/autowrap/testbench/HW_CNN.cpp_pre.cpp.tb.cpp -- -std=c++14 -fhls -ferror-limit=0
Command     clang_tidy done; 1.35 sec.
Execute     source C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/Lenet_HW.rtl_wrap.cfg.tcl 
Execute     source C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/Lenet_HW.rtl_wrap.cfg.tcl 
Execute     source C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/Lenet_HW.rtl_wrap.cfg.tcl 
Execute     source C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/Lenet_HW.tbgen.tcl 
Execute     source C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/Lenet_HW.tbgen.tcl 
Execute     ap_part_info -name xc7z010i-clg225-1L -data info 
ERROR: [COSIM 212-317] C++ compile error.
ERROR: [COSIM 212-321] EXE file generate failed.
ERROR: [COSIM 212-321] EXE file generate failed.
ERROR: [COSIM 212-331] Aborting co-simulation: C simulation failed, compilation errors.
INFO-FLOW: AESL_AUTOSIM::auto_sim errorInfo:

    while executing
"::AESL_AUTOSIM::auto_sim "$argn" "
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO-FLOW: Caught error in cosim_design: 
    while executing
"ap_internal_cosim_design "
Command   cosim_design done; error code: 2; 10.819 sec.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 10.819 seconds; current allocated memory: 15.301 MB.
Command ap_source done; error code: 1; 12.276 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1 opened at Mon Dec 30 16:33:28 +0100 2024
Execute     ap_set_clock -name default -period 50 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
Execute     set_part xc7z010i-clg225-1L 
Execute       create_platform xc7z010i-clg225-1L -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/2023.2/Vitis_HLS/2023.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/2023.2/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
Command       create_platform done; 0.7 sec.
Execute       source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z010i-clg225-1L -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.812 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Command   open_solution done; 0.912 sec.
Execute   set_part xc7z010i-clg225-1L 
INFO: [HLS 200-1510] Running: set_part xc7z010i-clg225-1L 
Execute     create_platform xc7z010i-clg225-1L -board  
Execute     source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.106 sec.
Execute     ap_part_info -name xc7z010i-clg225-1L -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.187 sec.
Execute   create_clock -period 50 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 50 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   source ./CNN_lenet5/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./CNN_lenet5/solution1/directives.tcl
Execute     set_directive_top -name Lenet_HW Lenet_HW 
INFO: [HLS 200-1510] Running: set_directive_top -name Lenet_HW Lenet_HW 
Execute   cosim_design 
INFO: [HLS 200-1510] Running: cosim_design 
Execute     source C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.107 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=50.000 (was NA)
Execute     ap_part_info -name xc7z010i-clg225-1L -data names -quiet 
Execute     ap_part_info -name xc7z010i-clg225-1L -data info -quiet 
Execute     source C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/Lenet_HW.rtl_wrap.cfg.tcl 
Execute     source C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/Lenet_HW.tbgen.tcl 
Execute     source C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/Lenet_HW.tbgen.tcl 
Execute     source C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/Lenet_HW.tbgen.tcl 
Execute     source C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/Lenet_HW.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xc7z010i-clg225-1L -data info 
INFO-FLOW: TB processing: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/lenet_hw_tb.cpp C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/./sim/autowrap/testbench/lenet_hw_tb.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/./sim/autowrap/testbench/lenet_hw_tb.cpp_pre.cpp.tb.cpp std=c++14 
INFO-FLOW: exec C:/Xilinx/2023.2/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/./sim/autowrap/testbench/lenet_hw_tb.cpp_pre.cpp.tb.cpp -- -std=c++14 -fhls -ferror-limit=0
Command     clang_tidy done; 1.722 sec.
Execute     ap_part_info -name xc7z010i-clg225-1L -data info 
INFO-FLOW: TB processing: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/HW_CNN.cpp C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/./sim/autowrap/testbench/HW_CNN.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/./sim/autowrap/testbench/HW_CNN.cpp_pre.cpp.tb.cpp std=c++14 
INFO-FLOW: exec C:/Xilinx/2023.2/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/./sim/autowrap/testbench/HW_CNN.cpp_pre.cpp.tb.cpp -- -std=c++14 -fhls -ferror-limit=0
Command     clang_tidy done; 0.762 sec.
Execute     source C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/Lenet_HW.rtl_wrap.cfg.tcl 
Execute     source C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/Lenet_HW.rtl_wrap.cfg.tcl 
Execute     source C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/Lenet_HW.rtl_wrap.cfg.tcl 
Execute     source C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/Lenet_HW.tbgen.tcl 
Execute     source C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/Lenet_HW.tbgen.tcl 
Execute     ap_part_info -name xc7z010i-clg225-1L -data info 
ERROR: [COSIM 212-317] C++ compile error.
ERROR: [COSIM 212-321] EXE file generate failed.
ERROR: [COSIM 212-321] EXE file generate failed.
ERROR: [COSIM 212-331] Aborting co-simulation: C simulation failed, compilation errors.
INFO-FLOW: AESL_AUTOSIM::auto_sim errorInfo:

    while executing
"::AESL_AUTOSIM::auto_sim "$argn" "
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO-FLOW: Caught error in cosim_design: 
    while executing
"ap_internal_cosim_design "
Command   cosim_design done; error code: 2; 7.262 sec.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.262 seconds; current allocated memory: 15.844 MB.
Command ap_source done; error code: 1; 8.418 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1 opened at Mon Dec 30 16:34:24 +0100 2024
Execute     ap_set_clock -name default -period 50 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
Execute     set_part xc7z010i-clg225-1L 
Execute       create_platform xc7z010i-clg225-1L -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/2023.2/Vitis_HLS/2023.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/2023.2/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
Command       create_platform done; 1.089 sec.
Execute       source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.253 sec.
Execute         source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.312 sec.
Execute       ap_part_info -name xc7z010i-clg225-1L -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.433 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Command   open_solution done; 1.65 sec.
Execute   set_part xc7z010i-clg225-1L 
INFO: [HLS 200-1510] Running: set_part xc7z010i-clg225-1L 
Execute     create_platform xc7z010i-clg225-1L -board  
Command     create_platform done; 0.118 sec.
Execute     source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.155 sec.
Execute       source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.214 sec.
Execute     ap_part_info -name xc7z010i-clg225-1L -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.414 sec.
Execute   create_clock -period 50 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 50 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   source ./CNN_lenet5/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./CNN_lenet5/solution1/directives.tcl
Execute     set_directive_top -name Lenet_HW Lenet_HW 
INFO: [HLS 200-1510] Running: set_directive_top -name Lenet_HW Lenet_HW 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xc7z010i-clg225-1L -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
4
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command   csim_design done; error code: 2; 1.688 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.688 seconds; current allocated memory: 0.324 MB.
Command ap_source done; error code: 1; 3.923 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1 opened at Mon Dec 30 16:42:19 +0100 2024
Execute     ap_set_clock -name default -period 50 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
Execute     set_part xc7z010i-clg225-1L 
Execute       create_platform xc7z010i-clg225-1L -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/2023.2/Vitis_HLS/2023.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/2023.2/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
Command       create_platform done; 1.793 sec.
Execute       source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.101 sec.
Execute         source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.147 sec.
Execute       ap_part_info -name xc7z010i-clg225-1L -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.97 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Command   open_solution done; 2.179 sec.
Execute   set_part xc7z010i-clg225-1L 
INFO: [HLS 200-1510] Running: set_part xc7z010i-clg225-1L 
Execute     create_platform xc7z010i-clg225-1L -board  
Execute     source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xc7z010i-clg225-1L -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.163 sec.
Execute   create_clock -period 50 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 50 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   source ./CNN_lenet5/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./CNN_lenet5/solution1/directives.tcl
Execute     set_directive_top -name Lenet_HW Lenet_HW 
INFO: [HLS 200-1510] Running: set_directive_top -name Lenet_HW Lenet_HW 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xc7z010i-clg225-1L -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
4
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command   csim_design done; error code: 2; 1.589 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.589 seconds; current allocated memory: 0.277 MB.
Command ap_source done; error code: 1; 4.111 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1 opened at Mon Dec 30 16:42:52 +0100 2024
Execute     ap_set_clock -name default -period 50 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
Execute     set_part xc7z010i-clg225-1L 
Execute       create_platform xc7z010i-clg225-1L -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/2023.2/Vitis_HLS/2023.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/2023.2/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
Command       create_platform done; 1.415 sec.
Execute       source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.126 sec.
Execute       ap_part_info -name xc7z010i-clg225-1L -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.557 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Command   open_solution done; 1.857 sec.
Execute   set_part xc7z010i-clg225-1L 
INFO: [HLS 200-1510] Running: set_part xc7z010i-clg225-1L 
Execute     create_platform xc7z010i-clg225-1L -board  
Execute     source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xc7z010i-clg225-1L -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.176 sec.
Execute   create_clock -period 50 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 50 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   source ./CNN_lenet5/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./CNN_lenet5/solution1/directives.tcl
Execute     set_directive_top -name Lenet_HW Lenet_HW 
INFO: [HLS 200-1510] Running: set_directive_top -name Lenet_HW Lenet_HW 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xc7z010i-clg225-1L -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
4
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command   csim_design done; error code: 2; 1.563 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.563 seconds; current allocated memory: 0.289 MB.
Command ap_source done; error code: 1; 3.828 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1 opened at Mon Dec 30 16:44:29 +0100 2024
Execute     ap_set_clock -name default -period 50 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
Execute     set_part xc7z010i-clg225-1L 
Execute       create_platform xc7z010i-clg225-1L -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/2023.2/Vitis_HLS/2023.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/2023.2/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
Command       create_platform done; 1.785 sec.
Execute       source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.187 sec.
Execute       ap_part_info -name xc7z010i-clg225-1L -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.992 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Command   open_solution done; 2.294 sec.
Execute   set_part xc7z010i-clg225-1L 
INFO: [HLS 200-1510] Running: set_part xc7z010i-clg225-1L 
Execute     create_platform xc7z010i-clg225-1L -board  
Command     create_platform done; 0.126 sec.
Execute     source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.11 sec.
Execute     ap_part_info -name xc7z010i-clg225-1L -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.252 sec.
Execute   create_clock -period 50 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 50 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   source ./CNN_lenet5/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./CNN_lenet5/solution1/directives.tcl
Execute     set_directive_top -name Lenet_HW Lenet_HW 
INFO: [HLS 200-1510] Running: set_directive_top -name Lenet_HW Lenet_HW 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xc7z010i-clg225-1L -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
4
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command   csim_design done; error code: 2; 2.849 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.849 seconds; current allocated memory: 0.297 MB.
Command ap_source done; error code: 1; 5.504 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1 opened at Mon Dec 30 16:45:21 +0100 2024
Execute     ap_set_clock -name default -period 50 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
Execute     set_part xc7z010i-clg225-1L 
Execute       create_platform xc7z010i-clg225-1L -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/2023.2/Vitis_HLS/2023.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/2023.2/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
Command       create_platform done; 0.959 sec.
Execute       source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z010i-clg225-1L -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.059 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Command   open_solution done; 1.237 sec.
Execute   set_part xc7z010i-clg225-1L 
INFO: [HLS 200-1510] Running: set_part xc7z010i-clg225-1L 
Execute     create_platform xc7z010i-clg225-1L -board  
Execute     source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xc7z010i-clg225-1L -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.164 sec.
Execute   create_clock -period 50 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 50 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   source ./CNN_lenet5/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./CNN_lenet5/solution1/directives.tcl
Execute     set_directive_top -name Lenet_HW Lenet_HW 
INFO: [HLS 200-1510] Running: set_directive_top -name Lenet_HW Lenet_HW 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xc7z010i-clg225-1L -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
4
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command   csim_design done; error code: 2; 1.59 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.59 seconds; current allocated memory: 0.293 MB.
Command ap_source done; error code: 1; 3.072 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1 opened at Tue Jan 07 08:44:42 +0100 2025
Execute     ap_set_clock -name default -period 50 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
Execute     set_part xc7z010i-clg225-1L 
Execute       create_platform xc7z010i-clg225-1L -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/2023.2/Vitis_HLS/2023.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/2023.2/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
Command       create_platform done; 1.739 sec.
Execute       source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.178 sec.
Execute         source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.498 sec.
Execute       ap_part_info -name xc7z010i-clg225-1L -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.295 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Command   open_solution done; 2.657 sec.
Execute   set_part xc7z010i-clg225-1L 
INFO: [HLS 200-1510] Running: set_part xc7z010i-clg225-1L 
Execute     create_platform xc7z010i-clg225-1L -board  
Command     create_platform done; 0.179 sec.
Execute     source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.193 sec.
Execute       source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.243 sec.
Execute     ap_part_info -name xc7z010i-clg225-1L -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.494 sec.
Execute   create_clock -period 50 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 50 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   source ./CNN_lenet5/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./CNN_lenet5/solution1/directives.tcl
Execute     set_directive_top -name Lenet_HW Lenet_HW 
INFO: [HLS 200-1510] Running: set_directive_top -name Lenet_HW Lenet_HW 
Execute   cosim_design 
INFO: [HLS 200-1510] Running: cosim_design 
Execute     source C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.164 sec.
Execute       source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.218 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=50.000 (was NA)
Execute     ap_part_info -name xc7z010i-clg225-1L -data names -quiet 
Execute     ap_part_info -name xc7z010i-clg225-1L -data info -quiet 
Execute     source C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/Lenet_HW.rtl_wrap.cfg.tcl 
Execute     source C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/Lenet_HW.tbgen.tcl 
Execute     source C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/Lenet_HW.tbgen.tcl 
Execute     source C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/Lenet_HW.tbgen.tcl 
Execute     source C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/Lenet_HW.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xc7z010i-clg225-1L -data info 
INFO-FLOW: TB processing: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/lenet_hw_tb.cpp C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/./sim/autowrap/testbench/lenet_hw_tb.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/./sim/autowrap/testbench/lenet_hw_tb.cpp_pre.cpp.tb.cpp std=c++14 
INFO-FLOW: exec C:/Xilinx/2023.2/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/./sim/autowrap/testbench/lenet_hw_tb.cpp_pre.cpp.tb.cpp -- -std=c++14 -fhls -ferror-limit=0
Command     clang_tidy done; 5.388 sec.
Execute     ap_part_info -name xc7z010i-clg225-1L -data info 
INFO-FLOW: TB processing: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/HW_CNN.cpp C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/./sim/autowrap/testbench/HW_CNN.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/./sim/autowrap/testbench/HW_CNN.cpp_pre.cpp.tb.cpp std=c++14 
INFO-FLOW: exec C:/Xilinx/2023.2/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/./sim/autowrap/testbench/HW_CNN.cpp_pre.cpp.tb.cpp -- -std=c++14 -fhls -ferror-limit=0
Command     clang_tidy done; 1.721 sec.
Execute     source C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/Lenet_HW.rtl_wrap.cfg.tcl 
Execute     source C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/Lenet_HW.rtl_wrap.cfg.tcl 
Execute     source C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/Lenet_HW.rtl_wrap.cfg.tcl 
Execute     source C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/Lenet_HW.tbgen.tcl 
Execute     source C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/Lenet_HW.tbgen.tcl 
Execute     ap_part_info -name xc7z010i-clg225-1L -data info 
ERROR: [COSIM 212-317] C++ compile error.
ERROR: [COSIM 212-321] EXE file generate failed.
ERROR: [COSIM 212-321] EXE file generate failed.
ERROR: [COSIM 212-331] Aborting co-simulation: C simulation failed, compilation errors.
INFO-FLOW: AESL_AUTOSIM::auto_sim errorInfo:

    while executing
"::AESL_AUTOSIM::auto_sim "$argn" "
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO-FLOW: Caught error in cosim_design: 
    while executing
"ap_internal_cosim_design "
Command   cosim_design done; error code: 2; 22.792 sec.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 22.792 seconds; current allocated memory: 15.324 MB.
Command ap_source done; error code: 1; 26.209 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1 opened at Tue Jan 07 08:46:29 +0100 2025
Execute     ap_set_clock -name default -period 50 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
Execute     set_part xc7z010i-clg225-1L 
Execute       create_platform xc7z010i-clg225-1L -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/2023.2/Vitis_HLS/2023.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/2023.2/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
Command       create_platform done; 1.674 sec.
Execute       source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.228 sec.
Execute         source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.303 sec.
Execute       ap_part_info -name xc7z010i-clg225-1L -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.013 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Command   open_solution done; 2.339 sec.
Execute   set_part xc7z010i-clg225-1L 
INFO: [HLS 200-1510] Running: set_part xc7z010i-clg225-1L 
Execute     create_platform xc7z010i-clg225-1L -board  
Command     create_platform done; 0.161 sec.
Execute     source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.207 sec.
Execute       source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.265 sec.
Execute     ap_part_info -name xc7z010i-clg225-1L -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.464 sec.
Execute   create_clock -period 50 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 50 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   source ./CNN_lenet5/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./CNN_lenet5/solution1/directives.tcl
Execute     set_directive_top -name Lenet_HW Lenet_HW 
INFO: [HLS 200-1510] Running: set_directive_top -name Lenet_HW Lenet_HW 
Execute   cosim_design 
INFO: [HLS 200-1510] Running: cosim_design 
Execute     source C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.166 sec.
Execute       source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.221 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=50.000 (was NA)
Execute     ap_part_info -name xc7z010i-clg225-1L -data names -quiet 
Execute     ap_part_info -name xc7z010i-clg225-1L -data info -quiet 
Execute     source C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/Lenet_HW.rtl_wrap.cfg.tcl 
Execute     source C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/Lenet_HW.tbgen.tcl 
Execute     source C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/Lenet_HW.tbgen.tcl 
Execute     source C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/Lenet_HW.tbgen.tcl 
Execute     source C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/Lenet_HW.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xc7z010i-clg225-1L -data info 
INFO-FLOW: TB processing: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/lenet_hw_tb.cpp C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/./sim/autowrap/testbench/lenet_hw_tb.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/./sim/autowrap/testbench/lenet_hw_tb.cpp_pre.cpp.tb.cpp std=c++14 
INFO-FLOW: exec C:/Xilinx/2023.2/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/./sim/autowrap/testbench/lenet_hw_tb.cpp_pre.cpp.tb.cpp -- -std=c++14 -fhls -ferror-limit=0
Command     clang_tidy done; 3.735 sec.
Execute     ap_part_info -name xc7z010i-clg225-1L -data info 
INFO-FLOW: TB processing: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/HW_CNN.cpp C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/./sim/autowrap/testbench/HW_CNN.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/./sim/autowrap/testbench/HW_CNN.cpp_pre.cpp.tb.cpp std=c++14 
INFO-FLOW: exec C:/Xilinx/2023.2/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/./sim/autowrap/testbench/HW_CNN.cpp_pre.cpp.tb.cpp -- -std=c++14 -fhls -ferror-limit=0
Command     clang_tidy done; 1.722 sec.
Execute     source C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/Lenet_HW.rtl_wrap.cfg.tcl 
Execute     source C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/Lenet_HW.rtl_wrap.cfg.tcl 
Execute     source C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/Lenet_HW.rtl_wrap.cfg.tcl 
Execute     source C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/Lenet_HW.tbgen.tcl 
Execute     source C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/Lenet_HW.tbgen.tcl 
Execute     ap_part_info -name xc7z010i-clg225-1L -data info 
ERROR: [COSIM 212-317] C++ compile error.
ERROR: [COSIM 212-321] EXE file generate failed.
ERROR: [COSIM 212-321] EXE file generate failed.
ERROR: [COSIM 212-331] Aborting co-simulation: C simulation failed, compilation errors.
INFO-FLOW: AESL_AUTOSIM::auto_sim errorInfo:

    while executing
"::AESL_AUTOSIM::auto_sim "$argn" "
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO-FLOW: Caught error in cosim_design: 
    while executing
"ap_internal_cosim_design "
Command   cosim_design done; error code: 2; 15.626 sec.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 15.626 seconds; current allocated memory: 15.387 MB.
Command ap_source done; error code: 1; 18.612 sec.
Execute cleanup_all 
