 0: <span class='verilog-verWord def-Keyword'>module alu</span><span class='def-Symbol'>(</span>
 1:     op_alu<span class='verilog-verSymb def-Symbol'>,</span> op_shf<span class='verilog-verSymb def-Symbol'>,</span> t<span class='verilog-verSymb def-Symbol'>,</span> aopy<span class='verilog-verSymb def-Symbol'>,</span> carry<span class='verilog-verSymb def-Symbol'>,</span> n15<span class='verilog-verSymb def-Symbol'>,</span> n0<span class='verilog-verSymb def-Symbol'>,</span>
 2:     rshf<span class='verilog-verSymb def-Symbol'>,</span> cf<span class='verilog-verSymb def-Symbol'>,</span> arez0<span class='def-Symbol'>)</span><span class='verilog-verSymb def-Symbol'>;</span>
 3: 
 4:     <span class='def-Keyword'>input</span>    <span class='def-Symbol'>[</span><span class='verilog-verNumb def-Number'>3</span><span class='verilog-verSymb def-Symbol'>:</span><span class='verilog-verNumb def-Number'>0</span><span class='def-Symbol'>]</span>    op_alu<span class='verilog-verSymb def-Symbol'>,</span> op_shf<span class='def-Keyword'>;</span>
 5:     <span class='def-Keyword'>input</span>    <span class='def-Symbol'>[</span><span class='verilog-verNumb def-Number'>15</span><span class='verilog-verSymb def-Symbol'>:</span><span class='verilog-verNumb def-Number'>0</span><span class='def-Symbol'>]</span>    t<span class='verilog-verSymb def-Symbol'>,</span> aopy<span class='def-Keyword'>;</span>
 6:     <span class='def-Keyword'>input</span>            carry<span class='verilog-verSymb def-Symbol'>,</span> n15<span class='verilog-verSymb def-Symbol'>,</span> n0<span class='def-Keyword'>;</span>
 7:     <span class='def-Keyword'>output</span>    <span class='def-Symbol'>[</span><span class='verilog-verNumb def-Number'>16</span><span class='verilog-verSymb def-Symbol'>:</span><span class='verilog-verNumb def-Number'>0</span><span class='def-Symbol'>]</span>    rshf<span class='def-Keyword'>;</span>
 8:     <span class='def-Keyword'>output</span>            cf<span class='verilog-verSymb def-Symbol'>,</span> arez0<span class='def-Keyword'>;</span>
 9: 
10:     <span class='def-Keyword'>reg</span>        carin<span class='def-Keyword'>;</span>
11:     <span class='verilog-verWord def-Keyword'>always</span> @(<span class='verilog-verString def-String'>op_alu or carry</span>)
12:         casex<span class='def-Symbol'>(</span>op_alu<span class='def-Symbol'>)</span>
13:             <span class='verilog-verNumb def-Number'>4'bx100</span> <span class='verilog-verSymb def-Symbol'>:</span> carin <span class='verilog-verSymb def-Symbol'>&lt;</span><span class='verilog-verSymb def-Symbol'>=</span> <span class='verilog-verNumb def-Number'>1'b1</span><span class='verilog-verSymb def-Symbol'>;</span>
14:             <span class='verilog-verNumb def-Number'>4'b0101</span> <span class='verilog-verSymb def-Symbol'>:</span> carin <span class='verilog-verSymb def-Symbol'>&lt;</span><span class='verilog-verSymb def-Symbol'>=</span> carry<span class='verilog-verSymb def-Symbol'>;</span>
15:             <span class='verilog-verNumb def-Number'>4'b1x01</span> <span class='verilog-verSymb def-Symbol'>:</span> carin <span class='verilog-verSymb def-Symbol'>&lt;</span><span class='verilog-verSymb def-Symbol'>=</span> carry<span class='verilog-verSymb def-Symbol'>;</span>
16:             default   carin <span class='verilog-verSymb def-Symbol'>&lt;</span><span class='verilog-verSymb def-Symbol'>=</span> <span class='verilog-verNumb def-Number'>1'b0</span><span class='verilog-verSymb def-Symbol'>;</span>
17:         endcase
18: 
19:     <span class='def-Keyword'>reg</span> <span class='def-Symbol'>[</span><span class='verilog-verNumb def-Number'>15</span><span class='verilog-verSymb def-Symbol'>:</span><span class='verilog-verNumb def-Number'>0</span><span class='def-Symbol'>]</span> op_X<span class='def-Keyword'>;</span>
20:     <span class='verilog-verWord def-Keyword'>always</span> @(<span class='verilog-verString def-String'>op_alu or t</span>)
21:         casex<span class='def-Symbol'>(</span>op_alu<span class='def-Symbol'>)</span>   
22:             <span class='verilog-verNumb def-Number'>4'b110x</span> <span class='verilog-verSymb def-Symbol'>:</span> op_X <span class='verilog-verSymb def-Symbol'>&lt;</span><span class='verilog-verSymb def-Symbol'>=</span> <span class='verilog-verSymb def-Symbol'>~</span>t<span class='verilog-verSymb def-Symbol'>;</span>
23:             default   op_X <span class='verilog-verSymb def-Symbol'>&lt;</span><span class='verilog-verSymb def-Symbol'>=</span>  t<span class='verilog-verSymb def-Symbol'>;</span>
24:         endcase  
25: 
26:     <span class='def-Keyword'>reg</span> <span class='def-Symbol'>[</span><span class='verilog-verNumb def-Number'>15</span><span class='verilog-verSymb def-Symbol'>:</span><span class='verilog-verNumb def-Number'>0</span><span class='def-Symbol'>]</span> op_Y<span class='def-Keyword'>;</span>
27:     <span class='verilog-verWord def-Keyword'>always</span> @(<span class='verilog-verString def-String'>op_alu or aopy</span>)
28:         casex<span class='def-Symbol'>(</span>op_alu<span class='def-Symbol'>)</span> 
29:             <span class='verilog-verNumb def-Number'>4'b010x</span> <span class='verilog-verSymb def-Symbol'>:</span> op_Y <span class='verilog-verSymb def-Symbol'>&lt;</span><span class='verilog-verSymb def-Symbol'>=</span> <span class='verilog-verSymb def-Symbol'>~</span>aopy <span class='verilog-verSymb def-Symbol'>;</span>
30:             default   op_Y <span class='verilog-verSymb def-Symbol'>&lt;</span><span class='verilog-verSymb def-Symbol'>=</span>  aopy <span class='verilog-verSymb def-Symbol'>;</span>
31:         endcase    
32: 
33:     <span class='def-Keyword'>wire</span>    <span class='def-Symbol'>[</span><span class='verilog-verNumb def-Number'>15</span><span class='verilog-verSymb def-Symbol'>:</span><span class='verilog-verNumb def-Number'>0</span><span class='def-Symbol'>]</span>    rz_or  <span class='verilog-verSymb def-Symbol'>=</span> op_X <span class='verilog-verSymb def-Symbol'>|</span> op_Y<span class='def-Keyword'>;</span>
34:     <span class='def-Keyword'>wire</span>    <span class='def-Symbol'>[</span><span class='verilog-verNumb def-Number'>15</span><span class='verilog-verSymb def-Symbol'>:</span><span class='verilog-verNumb def-Number'>0</span><span class='def-Symbol'>]</span>    rz_and <span class='verilog-verSymb def-Symbol'>=</span> op_X <span class='verilog-verSymb def-Symbol'>&amp;</span> op_Y<span class='def-Keyword'>;</span>
35:     <span class='def-Keyword'>wire</span>    <span class='def-Symbol'>[</span><span class='verilog-verNumb def-Number'>15</span><span class='verilog-verSymb def-Symbol'>:</span><span class='verilog-verNumb def-Number'>0</span><span class='def-Symbol'>]</span>    rz_xor <span class='verilog-verSymb def-Symbol'>=</span> op_X <span class='verilog-verSymb def-Symbol'>^</span> op_Y<span class='def-Keyword'>;</span>
36: 
37:     <span class='def-Keyword'>wire</span>    cou<span class='def-Keyword'>;</span>
38:     <span class='def-Keyword'>wire</span>    <span class='def-Symbol'>[</span><span class='verilog-verNumb def-Number'>14</span><span class='verilog-verSymb def-Symbol'>:</span><span class='verilog-verNumb def-Number'>0</span><span class='def-Symbol'>]</span>    cc<span class='def-Keyword'>;</span>
39:     <span class='def-Keyword'>assign</span> <span class='def-SymbolStrong def-Symbol'>{</span>cou<span class='verilog-verSymb def-Symbol'>,</span> cc<span class='def-SymbolStrong def-Symbol'>}</span> <span class='verilog-verSymb def-Symbol'>=</span> rz_and <span class='verilog-verSymb def-Symbol'>|</span> rz_xor <span class='verilog-verSymb def-Symbol'>&amp;</span> <span class='def-SymbolStrong def-Symbol'>{</span>cc<span class='verilog-verSymb def-Symbol'>,</span> carin<span class='def-SymbolStrong def-Symbol'>}</span><span class='def-Keyword'>;</span>
40: 
41:     <span class='def-Keyword'>assign</span>    cf <span class='verilog-verSymb def-Symbol'>=</span> <span class='def-Symbol'>(</span>op_alu<span class='verilog-verNumb def-Number'>[3]</span> <span class='verilog-verSymb def-Symbol'>|</span> op_alu<span class='verilog-verNumb def-Number'>[2]</span><span class='def-Symbol'>)</span> <span class='verilog-verSymb def-Symbol'>&amp;</span> <span class='verilog-verSymb def-Symbol'>~</span>op_alu<span class='verilog-verNumb def-Number'>[1]</span> <span class='verilog-verSymb def-Symbol'>?</span> cou <span class='verilog-verSymb def-Symbol'>:</span> carry<span class='def-Keyword'>;</span>
42:     <span class='def-Keyword'>wire</span>    <span class='def-Symbol'>[</span><span class='verilog-verNumb def-Number'>15</span><span class='verilog-verSymb def-Symbol'>:</span><span class='verilog-verNumb def-Number'>0</span><span class='def-Symbol'>]</span>    rz_sum <span class='verilog-verSymb def-Symbol'>=</span> rz_xor <span class='verilog-verSymb def-Symbol'>^</span> <span class='def-SymbolStrong def-Symbol'>{</span>cc<span class='verilog-verSymb def-Symbol'>,</span> carin<span class='def-SymbolStrong def-Symbol'>}</span><span class='def-Keyword'>;</span>
43: 
44:     <span class='def-Keyword'>reg</span>        <span class='def-Symbol'>[</span><span class='verilog-verNumb def-Number'>15</span><span class='verilog-verSymb def-Symbol'>:</span><span class='verilog-verNumb def-Number'>0</span><span class='def-Symbol'>]</span>    arez<span class='def-Keyword'>;</span>
45:     <span class='verilog-verWord def-Keyword'>always</span> @(<span class='verilog-verString def-String'>op_alu or op_X or op_Y or rz_sum or rz_or or rz_and or rz_xor</span>)
46:         case<span class='def-Symbol'>(</span>op_alu<span class='def-Symbol'>)</span>
47:             <span class='verilog-verNumb def-Number'>4'b0000</span> <span class='verilog-verSymb def-Symbol'>:</span> arez <span class='verilog-verSymb def-Symbol'>&lt;</span><span class='verilog-verSymb def-Symbol'>=</span>  op_X<span class='verilog-verSymb def-Symbol'>;</span>
48:             <span class='verilog-verNumb def-Number'>4'b0001</span> <span class='verilog-verSymb def-Symbol'>:</span> arez <span class='verilog-verSymb def-Symbol'>&lt;</span><span class='verilog-verSymb def-Symbol'>=</span> <span class='verilog-verSymb def-Symbol'>~</span>op_X<span class='verilog-verSymb def-Symbol'>;</span>
49:             <span class='verilog-verNumb def-Number'>4'b0010</span> <span class='verilog-verSymb def-Symbol'>:</span> arez <span class='verilog-verSymb def-Symbol'>&lt;</span><span class='verilog-verSymb def-Symbol'>=</span>  rz_and<span class='verilog-verSymb def-Symbol'>;</span>
50:             <span class='verilog-verNumb def-Number'>4'b0011</span> <span class='verilog-verSymb def-Symbol'>:</span> arez <span class='verilog-verSymb def-Symbol'>&lt;</span><span class='verilog-verSymb def-Symbol'>=</span> <span class='verilog-verSymb def-Symbol'>~</span>rz_and<span class='verilog-verSymb def-Symbol'>;</span>
51:             <span class='verilog-verNumb def-Number'>4'b0110</span> <span class='verilog-verSymb def-Symbol'>:</span> arez <span class='verilog-verSymb def-Symbol'>&lt;</span><span class='verilog-verSymb def-Symbol'>=</span>  rz_or<span class='verilog-verSymb def-Symbol'>;</span>
52:             <span class='verilog-verNumb def-Number'>4'b0111</span> <span class='verilog-verSymb def-Symbol'>:</span> arez <span class='verilog-verSymb def-Symbol'>&lt;</span><span class='verilog-verSymb def-Symbol'>=</span> <span class='verilog-verSymb def-Symbol'>~</span>rz_or<span class='verilog-verSymb def-Symbol'>;</span>
53:             <span class='verilog-verNumb def-Number'>4'b1010</span> <span class='verilog-verSymb def-Symbol'>:</span> arez <span class='verilog-verSymb def-Symbol'>&lt;</span><span class='verilog-verSymb def-Symbol'>=</span>  rz_xor<span class='verilog-verSymb def-Symbol'>;</span>
54:             <span class='verilog-verNumb def-Number'>4'b1011</span> <span class='verilog-verSymb def-Symbol'>:</span> arez <span class='verilog-verSymb def-Symbol'>&lt;</span><span class='verilog-verSymb def-Symbol'>=</span> <span class='verilog-verSymb def-Symbol'>~</span>rz_xor<span class='verilog-verSymb def-Symbol'>;</span>
55:             <span class='verilog-verNumb def-Number'>4'b1110</span> <span class='verilog-verSymb def-Symbol'>:</span> arez <span class='verilog-verSymb def-Symbol'>&lt;</span><span class='verilog-verSymb def-Symbol'>=</span>  op_Y<span class='verilog-verSymb def-Symbol'>;</span>
56:             <span class='verilog-verNumb def-Number'>4'b1111</span> <span class='verilog-verSymb def-Symbol'>:</span> arez <span class='verilog-verSymb def-Symbol'>&lt;</span><span class='verilog-verSymb def-Symbol'>=</span> <span class='verilog-verSymb def-Symbol'>~</span>op_Y<span class='verilog-verSymb def-Symbol'>;</span>
57:             default   arez <span class='verilog-verSymb def-Symbol'>&lt;</span><span class='verilog-verSymb def-Symbol'>=</span> rz_sum<span class='verilog-verSymb def-Symbol'>;</span>
58:         endcase
59: 
60:     <span class='def-Keyword'>assign</span> arez0 <span class='verilog-verSymb def-Symbol'>=</span> arez<span class='verilog-verNumb def-Number'>[0]</span><span class='def-Keyword'>;</span>
61: 
62:     <span class='def-Keyword'>reg</span>        <span class='def-Symbol'>[</span><span class='verilog-verNumb def-Number'>16</span><span class='verilog-verSymb def-Symbol'>:</span><span class='verilog-verNumb def-Number'>0</span><span class='def-Symbol'>]</span> rshf<span class='def-Keyword'>;</span>
63:     <span class='verilog-verWord def-Keyword'>always</span> @(<span class='verilog-verString def-String'>op_shf or arez or n15 or n0 or cf</span>)
64:         casex<span class='def-Symbol'>(</span>op_shf<span class='def-Symbol'>)</span>
65:             <span class='verilog-verNumb def-Number'>4'b0001</span> <span class='verilog-verSymb def-Symbol'>:</span> rshf <span class='verilog-verSymb def-Symbol'>&lt;</span><span class='verilog-verSymb def-Symbol'>=</span> <span class='def-SymbolStrong def-Symbol'>{</span>cf<span class='verilog-verSymb def-Symbol'>,</span>        <span class='def-SymbolStrong def-Symbol'>{</span><span class='verilog-verNumb def-Number'>16</span><span class='def-SymbolStrong def-Symbol'>{</span>arez<span class='verilog-verNumb def-Number'>[15]</span><span class='def-SymbolStrong def-Symbol'>}</span><span class='def-SymbolStrong def-Symbol'>}</span>     <span class='def-SymbolStrong def-Symbol'>}</span><span class='verilog-verSymb def-Symbol'>;</span>
66:             <span class='verilog-verNumb def-Number'>4'b0010</span> <span class='verilog-verSymb def-Symbol'>:</span> rshf <span class='verilog-verSymb def-Symbol'>&lt;</span><span class='verilog-verSymb def-Symbol'>=</span> <span class='def-SymbolStrong def-Symbol'>{</span>            arez<span class='verilog-verSymb def-Symbol'>,</span>         <span class='verilog-verNumb def-Number'>1'b0</span><span class='def-SymbolStrong def-Symbol'>}</span><span class='verilog-verSymb def-Symbol'>;</span>
67:             <span class='verilog-verNumb def-Number'>4'b0011</span> <span class='verilog-verSymb def-Symbol'>:</span> rshf <span class='verilog-verSymb def-Symbol'>&lt;</span><span class='verilog-verSymb def-Symbol'>=</span> <span class='def-SymbolStrong def-Symbol'>{</span>            arez<span class='verilog-verSymb def-Symbol'>,</span>           cf<span class='def-SymbolStrong def-Symbol'>}</span><span class='verilog-verSymb def-Symbol'>;</span>
68:             <span class='verilog-verNumb def-Number'>4'bx100</span> <span class='verilog-verSymb def-Symbol'>:</span> rshf <span class='verilog-verSymb def-Symbol'>&lt;</span><span class='verilog-verSymb def-Symbol'>=</span> <span class='def-SymbolStrong def-Symbol'>{</span>    <span class='verilog-verNumb def-Number'>1'b0</span><span class='verilog-verSymb def-Symbol'>,</span>       cf<span class='verilog-verSymb def-Symbol'>,</span> arez<span class='def-Symbol'>[</span><span class='verilog-verNumb def-Number'>15</span><span class='verilog-verSymb def-Symbol'>:</span><span class='verilog-verNumb def-Number'>1</span><span class='def-Symbol'>]</span><span class='def-SymbolStrong def-Symbol'>}</span><span class='verilog-verSymb def-Symbol'>;</span>
69:             <span class='verilog-verNumb def-Number'>4'b0101</span> <span class='verilog-verSymb def-Symbol'>:</span> rshf <span class='verilog-verSymb def-Symbol'>&lt;</span><span class='verilog-verSymb def-Symbol'>=</span> <span class='def-SymbolStrong def-Symbol'>{</span> arez<span class='verilog-verNumb def-Number'>[0]</span><span class='verilog-verSymb def-Symbol'>,</span>       cf<span class='verilog-verSymb def-Symbol'>,</span> arez<span class='def-Symbol'>[</span><span class='verilog-verNumb def-Number'>15</span><span class='verilog-verSymb def-Symbol'>:</span><span class='verilog-verNumb def-Number'>1</span><span class='def-Symbol'>]</span><span class='def-SymbolStrong def-Symbol'>}</span><span class='verilog-verSymb def-Symbol'>;</span>
70:             <span class='verilog-verNumb def-Number'>4'bx110</span> <span class='verilog-verSymb def-Symbol'>:</span> rshf <span class='verilog-verSymb def-Symbol'>&lt;</span><span class='verilog-verSymb def-Symbol'>=</span> <span class='def-SymbolStrong def-Symbol'>{</span>    <span class='verilog-verNumb def-Number'>1'b0</span><span class='verilog-verSymb def-Symbol'>,</span>     <span class='verilog-verNumb def-Number'>1'b0</span><span class='verilog-verSymb def-Symbol'>,</span> arez<span class='def-Symbol'>[</span><span class='verilog-verNumb def-Number'>15</span><span class='verilog-verSymb def-Symbol'>:</span><span class='verilog-verNumb def-Number'>1</span><span class='def-Symbol'>]</span><span class='def-SymbolStrong def-Symbol'>}</span><span class='verilog-verSymb def-Symbol'>;</span>
71:             <span class='verilog-verNumb def-Number'>4'bx111</span> <span class='verilog-verSymb def-Symbol'>:</span> rshf <span class='verilog-verSymb def-Symbol'>&lt;</span><span class='verilog-verSymb def-Symbol'>=</span> <span class='def-SymbolStrong def-Symbol'>{</span>arez<span class='verilog-verNumb def-Number'>[15]</span><span class='verilog-verSymb def-Symbol'>,</span> arez<span class='verilog-verNumb def-Number'>[15]</span><span class='verilog-verSymb def-Symbol'>,</span> arez<span class='def-Symbol'>[</span><span class='verilog-verNumb def-Number'>15</span><span class='verilog-verSymb def-Symbol'>:</span><span class='verilog-verNumb def-Number'>1</span><span class='def-Symbol'>]</span><span class='def-SymbolStrong def-Symbol'>}</span><span class='verilog-verSymb def-Symbol'>;</span>
72:             <span class='verilog-verNumb def-Number'>4'b101x</span> <span class='verilog-verSymb def-Symbol'>:</span> rshf <span class='verilog-verSymb def-Symbol'>&lt;</span><span class='verilog-verSymb def-Symbol'>=</span> <span class='def-SymbolStrong def-Symbol'>{</span>              arez<span class='verilog-verSymb def-Symbol'>,</span>        n15<span class='def-SymbolStrong def-Symbol'>}</span><span class='verilog-verSymb def-Symbol'>;</span>
73:             <span class='verilog-verNumb def-Number'>4'b1101</span> <span class='verilog-verSymb def-Symbol'>:</span> rshf <span class='verilog-verSymb def-Symbol'>&lt;</span><span class='verilog-verSymb def-Symbol'>=</span> <span class='def-SymbolStrong def-Symbol'>{</span>      n0<span class='verilog-verSymb def-Symbol'>,</span>       cf<span class='verilog-verSymb def-Symbol'>,</span> arez<span class='def-Symbol'>[</span><span class='verilog-verNumb def-Number'>15</span><span class='verilog-verSymb def-Symbol'>:</span><span class='verilog-verNumb def-Number'>1</span><span class='def-Symbol'>]</span><span class='def-SymbolStrong def-Symbol'>}</span><span class='verilog-verSymb def-Symbol'>;</span>
74:             default <span class='verilog-verSymb def-Symbol'>:</span> rshf <span class='verilog-verSymb def-Symbol'>&lt;</span><span class='verilog-verSymb def-Symbol'>=</span> <span class='def-SymbolStrong def-Symbol'>{</span>      cf<span class='verilog-verSymb def-Symbol'>,</span>                 arez<span class='def-SymbolStrong def-Symbol'>}</span><span class='verilog-verSymb def-Symbol'>;</span>
75:         endcase
76: 
77: <span class='verilog-verWord def-Keyword'>endmodule</span>
78: 
