TraceInfo({"top.clock":Clock,"top.drainer.drain_kernel.data":Bits(6),"top.drainer.drain_kernel.data_matches":Bits(1),"top.drainer.drain_kernel.validation":Bits(6),"top.drainer.drain_kernel.will_read":Bits(1),"top.drainer.input":Struct((name:"rhdl_fpga::fifo::testing::drainer::In",fields:[(name:"data",ty:Enum((name:"Option::<rhdl_bits::bits_impl::Bits<6>>",variants:[(name:"None",discriminant:0,ty:Empty),(name:"Some",discriminant:1,ty:Tuple((elements:[Bits(6)])))],discriminant_layout:(width:1,alignment:Msb,ty:Unsigned))))])),"top.drainer.outputs":Struct((name:"rhdl_fpga::fifo::testing::drainer::Out",fields:[(name:"next",ty:Bits(1)),(name:"valid",ty:Bits(1))])),"top.drainer.read_probability.constant.value":Bits(16),"top.drainer.rng.input":Bits(1),"top.drainer.rng.outputs":Bits(32),"top.drainer.rng.w.dff.input":Bits(32),"top.drainer.rng.w.dff.output":Bits(32),"top.drainer.rng.x.dff.input":Bits(32),"top.drainer.rng.x.dff.output":Bits(32),"top.drainer.rng.y.dff.input":Bits(32),"top.drainer.rng.y.dff.output":Bits(32),"top.drainer.rng.z.dff.input":Bits(32),"top.drainer.rng.z.dff.output":Bits(32),"top.drainer.sleep_counter.dff.input":Bits(4),"top.drainer.sleep_counter.dff.output":Bits(4),"top.drainer.sleep_len.constant.value":Bits(4),"top.drainer.valid.dff.input":Bits(1),"top.drainer.valid.dff.output":Bits(1),"top.filler._marker.constant.value":Bits(6),"top.filler.input":Struct((name:"rhdl_fpga::fifo::testing::filler::In",fields:[(name:"full",ty:Bits(1))])),"top.filler.outputs":Struct((name:"rhdl_fpga::fifo::testing::filler::Out",fields:[(name:"data",ty:Enum((name:"Option::<rhdl_bits::bits_impl::Bits<6>>",variants:[(name:"None",discriminant:0,ty:Empty),(name:"Some",discriminant:1,ty:Tuple((elements:[Bits(6)])))],discriminant_layout:(width:1,alignment:Msb,ty:Unsigned))))])),"top.filler.rng.input":Bits(1),"top.filler.rng.outputs":Bits(32),"top.filler.rng.w.dff.input":Bits(32),"top.filler.rng.w.dff.output":Bits(32),"top.filler.rng.x.dff.input":Bits(32),"top.filler.rng.x.dff.output":Bits(32),"top.filler.rng.y.dff.input":Bits(32),"top.filler.rng.y.dff.output":Bits(32),"top.filler.rng.z.dff.input":Bits(32),"top.filler.rng.z.dff.output":Bits(32),"top.filler.sleep_counter.dff.input":Bits(4),"top.filler.sleep_counter.dff.output":Bits(4),"top.filler.sleep_len.constant.value":Bits(4),"top.filler.write_probability.constant.value":Bits(16),"top.input":Empty,"top.outputs":Bits(1),"top.push_pull.input":Struct((name:"rhdl_fpga::stream::StreamIO<rhdl_bits::bits_impl::Bits<6>,rhdl_bits::bits_impl::Bits<6>>",fields:[(name:"data",ty:Enum((name:"Option::<rhdl_bits::bits_impl::Bits<6>>",variants:[(name:"None",discriminant:0,ty:Empty),(name:"Some",discriminant:1,ty:Tuple((elements:[Bits(6)])))],discriminant_layout:(width:1,alignment:Msb,ty:Unsigned)))),(name:"ready",ty:Struct((name:"rhdl_fpga::stream::Ready<rhdl_bits::bits_impl::Bits<6>>",fields:[(name:"marker",ty:Empty),(name:"raw",ty:Bits(1))])))])),"top.push_pull.one_slot.dff.input":Bits(6),"top.push_pull.one_slot.dff.output":Bits(6),"top.push_pull.outputs":Struct((name:"rhdl_fpga::stream::fifo_to_stream::Out<rhdl_bits::bits_impl::Bits<6>>",fields:[(name:"data",ty:Enum((name:"Option::<rhdl_bits::bits_impl::Bits<6>>",variants:[(name:"None",discriminant:0,ty:Empty),(name:"Some",discriminant:1,ty:Tuple((elements:[Bits(6)])))],discriminant_layout:(width:1,alignment:Msb,ty:Unsigned)))),(name:"full",ty:Bits(1)),(name:"error",ty:Bits(1))])),"top.push_pull.read_slot.dff.input":Bits(1),"top.push_pull.read_slot.dff.output":Bits(1),"top.push_pull.state.dff.input":Enum((name:"rhdl_fpga::stream::fifo_to_stream::State",variants:[(name:"Empty",discriminant:0,ty:Empty),(name:"OneLoaded",discriminant:1,ty:Empty),(name:"TwoLoaded",discriminant:2,ty:Empty),(name:"Error",discriminant:3,ty:Empty)],discriminant_layout:(width:2,alignment:Msb,ty:Unsigned))),"top.push_pull.state.dff.output":Enum((name:"rhdl_fpga::stream::fifo_to_stream::State",variants:[(name:"Empty",discriminant:0,ty:Empty),(name:"OneLoaded",discriminant:1,ty:Empty),(name:"TwoLoaded",discriminant:2,ty:Empty),(name:"Error",discriminant:3,ty:Empty)],discriminant_layout:(width:2,alignment:Msb,ty:Unsigned))),"top.push_pull.write_slot.dff.input":Bits(1),"top.push_pull.write_slot.dff.output":Bits(1),"top.push_pull.zero_slot.dff.input":Bits(6),"top.push_pull.zero_slot.dff.output":Bits(6),"top.relay1.inner.aux_ff.dff.input":Bits(6),"top.relay1.inner.aux_ff.dff.output":Bits(6),"top.relay1.inner.input":Struct((name:"rhdl_fpga::lid::carloni::In<rhdl_bits::bits_impl::Bits<6>>",fields:[(name:"data_in",ty:Bits(6)),(name:"void_in",ty:Bits(1)),(name:"stop_in",ty:Bits(1))])),"top.relay1.inner.main_ff.dff.input":Bits(6),"top.relay1.inner.main_ff.dff.output":Bits(6),"top.relay1.inner.outputs":Struct((name:"rhdl_fpga::lid::carloni::Out<rhdl_bits::bits_impl::Bits<6>>",fields:[(name:"data_out",ty:Bits(6)),(name:"void_out",ty:Bits(1)),(name:"stop_out",ty:Bits(1))])),"top.relay1.inner.state_ff.dff.input":Enum((name:"rhdl_fpga::lid::carloni::State",variants:[(name:"Run",discriminant:0,ty:Empty),(name:"Stall",discriminant:1,ty:Empty)],discriminant_layout:(width:1,alignment:Msb,ty:Unsigned))),"top.relay1.inner.state_ff.dff.output":Enum((name:"rhdl_fpga::lid::carloni::State",variants:[(name:"Run",discriminant:0,ty:Empty),(name:"Stall",discriminant:1,ty:Empty)],discriminant_layout:(width:1,alignment:Msb,ty:Unsigned))),"top.relay1.inner.void_ff.dff.input":Bits(1),"top.relay1.inner.void_ff.dff.output":Bits(1),"top.relay1.input":Struct((name:"rhdl_fpga::stream::StreamIO<rhdl_bits::bits_impl::Bits<6>,rhdl_bits::bits_impl::Bits<6>>",fields:[(name:"data",ty:Enum((name:"Option::<rhdl_bits::bits_impl::Bits<6>>",variants:[(name:"None",discriminant:0,ty:Empty),(name:"Some",discriminant:1,ty:Tuple((elements:[Bits(6)])))],discriminant_layout:(width:1,alignment:Msb,ty:Unsigned)))),(name:"ready",ty:Struct((name:"rhdl_fpga::stream::Ready<rhdl_bits::bits_impl::Bits<6>>",fields:[(name:"marker",ty:Empty),(name:"raw",ty:Bits(1))])))])),"top.relay1.outputs":Struct((name:"rhdl_fpga::stream::StreamIO<rhdl_bits::bits_impl::Bits<6>,rhdl_bits::bits_impl::Bits<6>>",fields:[(name:"data",ty:Enum((name:"Option::<rhdl_bits::bits_impl::Bits<6>>",variants:[(name:"None",discriminant:0,ty:Empty),(name:"Some",discriminant:1,ty:Tuple((elements:[Bits(6)])))],discriminant_layout:(width:1,alignment:Msb,ty:Unsigned)))),(name:"ready",ty:Struct((name:"rhdl_fpga::stream::Ready<rhdl_bits::bits_impl::Bits<6>>",fields:[(name:"marker",ty:Empty),(name:"raw",ty:Bits(1))])))])),"top.relay2.inner.aux_ff.dff.input":Bits(6),"top.relay2.inner.aux_ff.dff.output":Bits(6),"top.relay2.inner.input":Struct((name:"rhdl_fpga::lid::carloni::In<rhdl_bits::bits_impl::Bits<6>>",fields:[(name:"data_in",ty:Bits(6)),(name:"void_in",ty:Bits(1)),(name:"stop_in",ty:Bits(1))])),"top.relay2.inner.main_ff.dff.input":Bits(6),"top.relay2.inner.main_ff.dff.output":Bits(6),"top.relay2.inner.outputs":Struct((name:"rhdl_fpga::lid::carloni::Out<rhdl_bits::bits_impl::Bits<6>>",fields:[(name:"data_out",ty:Bits(6)),(name:"void_out",ty:Bits(1)),(name:"stop_out",ty:Bits(1))])),"top.relay2.inner.state_ff.dff.input":Enum((name:"rhdl_fpga::lid::carloni::State",variants:[(name:"Run",discriminant:0,ty:Empty),(name:"Stall",discriminant:1,ty:Empty)],discriminant_layout:(width:1,alignment:Msb,ty:Unsigned))),"top.relay2.inner.state_ff.dff.output":Enum((name:"rhdl_fpga::lid::carloni::State",variants:[(name:"Run",discriminant:0,ty:Empty),(name:"Stall",discriminant:1,ty:Empty)],discriminant_layout:(width:1,alignment:Msb,ty:Unsigned))),"top.relay2.inner.void_ff.dff.input":Bits(1),"top.relay2.inner.void_ff.dff.output":Bits(1),"top.relay2.input":Struct((name:"rhdl_fpga::stream::StreamIO<rhdl_bits::bits_impl::Bits<6>,rhdl_bits::bits_impl::Bits<6>>",fields:[(name:"data",ty:Enum((name:"Option::<rhdl_bits::bits_impl::Bits<6>>",variants:[(name:"None",discriminant:0,ty:Empty),(name:"Some",discriminant:1,ty:Tuple((elements:[Bits(6)])))],discriminant_layout:(width:1,alignment:Msb,ty:Unsigned)))),(name:"ready",ty:Struct((name:"rhdl_fpga::stream::Ready<rhdl_bits::bits_impl::Bits<6>>",fields:[(name:"marker",ty:Empty),(name:"raw",ty:Bits(1))])))])),"top.relay2.outputs":Struct((name:"rhdl_fpga::stream::StreamIO<rhdl_bits::bits_impl::Bits<6>,rhdl_bits::bits_impl::Bits<6>>",fields:[(name:"data",ty:Enum((name:"Option::<rhdl_bits::bits_impl::Bits<6>>",variants:[(name:"None",discriminant:0,ty:Empty),(name:"Some",discriminant:1,ty:Tuple((elements:[Bits(6)])))],discriminant_layout:(width:1,alignment:Msb,ty:Unsigned)))),(name:"ready",ty:Struct((name:"rhdl_fpga::stream::Ready<rhdl_bits::bits_impl::Bits<6>>",fields:[(name:"marker",ty:Empty),(name:"raw",ty:Bits(1))])))])),"top.reset":Reset})