verilog work "SHIFT.v"
verilog work "ipcore_dir/DRAM32x32.v"
verilog work "CMP.v"
verilog work "BOOL.v"
verilog work "ARITH.v"
verilog work "REGFILE.v"
verilog work "PC.v"
verilog work "CTL.v"
verilog work "ALU.v"
verilog work "ipcore_dir/MAIN_DIST_MEM.v"
verilog work "BETA_CORE.v"
verilog work "BETA_TOP.v"
verilog work "TB_BETA.v"
verilog work "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v"
