.reg .u32       tid_x;
.reg .u64       tid_x_64;
.reg .u32       ntid_x;
.reg .u32       ctaid_x;
.reg .u64       global_id_64;
mov.u32         tid_x, %tid.x;
cvt.u64.u32     tid_x_64, tid_x;
mov.u32         ctaid_x, %ctaid.x;
mov.u32         ntid_x, %ntid.x;
mad.wide.u32    global_id_64, ntid_x, ctaid_x, tid_x_64;

mad.lo.u64      input_a_addr, global_id_64, <TYPE_SIZE>, input_a_addr;
mad.lo.u64      input_b_addr, global_id_64, <TYPE_SIZE>, input_b_addr;
mad.lo.u64      output_addr,  global_id_64, <TYPE_SIZE>, output_addr;

.reg .<TYPE>    a;
.reg .<TYPE>    b;
.reg .<TYPE>    sum;

ld.<TYPE>       a, [input_a_addr];
ld.<TYPE>       b, [input_b_addr];

sub<SAT>.<TYPE> sum, a, b;

st.<TYPE>       [output_addr], sum;