<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><meta http-equiv="Content-Type" content="text/html; charset=utf-8" /><link rel="stylesheet" type="text/css" href="insn.css" /><meta name="generator" content="iform.xsl" /><title>SSHLL, SSHLL2 -- A64</title></head><body><table align="center"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="permindex.html">Permuted Index</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr /><h2 class="instruction-section">SSHLL, SSHLL2</h2><p id="desc">
      <p class="aml">Signed Shift Left Long (immediate). This instruction reads each vector element from the source SIMD&amp;FP register, left shifts each vector element by the specified shift amount, places the result into a vector, and writes the vector to the destination SIMD&amp;FP register. The destination vector elements are twice as long as the source vector elements. All the values in this instruction are signed integer values.</p>
      <p class="aml">The <span class="asm-code">SSHLL</span> instruction extracts vector elements from the lower half of the source register, while the <span class="asm-code">SSHLL2</span> instruction extracts vector elements from the upper half of the source register.</p>
      <p class="aml">Depending on the settings in the <a class="armarm-xref" title="Reference to ARM ARM section">CPACR_EL1</a>, <a class="armarm-xref" title="Reference to ARM ARM section">CPTR_EL2</a>, and <a class="armarm-xref" title="Reference to ARM ARM section">CPTR_EL3</a> registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.</p>
    </p><p id="desc">This instruction is used by the alias <a href="sxtl_sshll_advsimd.html" title="Signed extend long">SXTL, SXTL2</a>.</p>
    <p class="desc"></p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">0</td><td class="lr">Q</td><td class="lr">0</td><td class="l">0</td><td>1</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td colspan="4" class="lr">!= 0000</td><td colspan="3" class="lr">immb</td><td class="l">1</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr">1</td><td colspan="5" class="lr">Rn</td><td colspan="5" class="lr">Rd</td></tr><tr class="secondrow"><td></td><td></td><td class="droppedname">U</td><td colspan="6"></td><td colspan="4" class="droppedname">immh</td><td colspan="3"></td><td colspan="5"></td><td></td><td colspan="5"></td><td colspan="5"></td></tr></tbody></table></div><div class="encoding"><h4 class="encoding">Vector</h4><p class="asm-code"><a name="SSHLL_asimdshf_L" id="SSHLL_asimdshf_L">SSHLL<a href="#2" title="Second and upper half specifier (field &quot;Q&quot;)">{2}</a>  <a href="#vd" title="SIMD&amp;FP destination register (field &quot;Rd&quot;)">&lt;Vd&gt;</a>.<a href="#ta" title="Arrangement specifier (field &quot;immh&quot;) [2D,4S,8H,SEE(asimdimm)]">&lt;Ta&gt;</a>, <a href="#vn" title="SIMD&amp;FP source register (field &quot;Rn&quot;)">&lt;Vn&gt;</a>.<a href="#tb" title="Arrangement specifier (field &quot;immh:Q&quot;) [2S,4H,4S,8B,8H,16B,SEE(asimdimm)]">&lt;Tb&gt;</a>, #<a href="#shift" title="Left shift amount [0-the source element width in bits minus 1] (field &quot;immh:immb&quot;)">&lt;shift&gt;</a></a></p></div><p class="pseudocode">integer d = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Rd);
integer n = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Rn);

if immh == '0000' then <a href="encodingindex.html#asimdimm" title="handled by an instruction in the 'Advanced SIMD modified immediate' class">SEE(asimdimm)</a>;
if immh&lt;3&gt; == '1' then <a href="shared_pseudocode.html#impl-shared.ReservedValue.0" title="function: ReservedValue()">ReservedValue</a>();
integer esize = 8 &lt;&lt; <a href="shared_pseudocode.html#impl-shared.HighestSetBit.1" title="function: integer HighestSetBit(bits(N) x)">HighestSetBit</a>(immh);
integer datasize = 64;
integer part = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Q);
integer elements = datasize DIV esize;

integer shift = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(immh:immb) - esize;
boolean unsigned = (U == '1');</p>
  <p class="encoding-notes"></p><h3 class="explanations">Assembler Symbols</h3><div class="explanations"><table><col class="asyn-l" /><col class="asyn-r" /><tr><td>2</td><td><a name="2" id="2">
        Is the second and upper half specifier. If present it causes the operation to be performed on the upper 64 bits of the registers holding the narrower elements, and is 
    encoded in 
    <q>Q</q>:
      
        <table class="valuetable">
          
            <thead>
              <tr>
                <th class="bitfield">Q</th>
                <th class="symbol">2</th>
              </tr>
            </thead>
            <tbody>
              <tr>
                <td class="bitfield">0</td>
                <td class="symbol">[absent]</td>
              </tr>
              <tr>
                <td class="bitfield">1</td>
                <td class="symbol">[present]</td>
              </tr>
            </tbody>
          
        </table>
      </a></td></tr></table><table><col class="asyn-l" /><col class="asyn-r" /><tr><td>&lt;Vd&gt;</td><td><a name="vd" id="vd">
        
          <p class="aml">Is the name of the SIMD&amp;FP destination register, encoded in the "Rd" field.</p>
        
      </a></td></tr></table><table><col class="asyn-l" /><col class="asyn-r" /><tr><td>&lt;Ta&gt;</td><td><a name="ta" id="ta">
        Is an arrangement specifier, 
    encoded in 
    <q>immh</q>:
      
        <table class="valuetable">
          
            <thead>
              <tr>
                <th class="bitfield">immh</th>
                <th class="symbol">&lt;Ta&gt;</th>
              </tr>
            </thead>
            <tbody>
              <tr>
                <td class="bitfield">0000</td>
                <td class="symbol"><a href="encodingindex.html#asimdimm">SEE Advanced SIMD modified immediate</a></td>
              </tr>
              <tr>
                <td class="bitfield">0001</td>
                <td class="symbol">8H</td>
              </tr>
              <tr>
                <td class="bitfield">001x</td>
                <td class="symbol">4S</td>
              </tr>
              <tr>
                <td class="bitfield">01xx</td>
                <td class="symbol">2D</td>
              </tr>
              <tr>
                <td class="bitfield">1xxx</td>
                <td class="symbol">RESERVED</td>
              </tr>
            </tbody>
          
        </table>
      </a></td></tr></table><table><col class="asyn-l" /><col class="asyn-r" /><tr><td>&lt;Vn&gt;</td><td><a name="vn" id="vn">
        
          <p class="aml">Is the name of the SIMD&amp;FP source register, encoded in the "Rn" field.</p>
        
      </a></td></tr></table><table><col class="asyn-l" /><col class="asyn-r" /><tr><td>&lt;Tb&gt;</td><td><a name="tb" id="tb">
        Is an arrangement specifier, 
    encoded in 
    <q>immh:Q</q>:
      
        <table class="valuetable">
          
            <thead>
              <tr>
                <th class="bitfield">immh</th>
                <th class="bitfield">Q</th>
                <th class="symbol">&lt;Tb&gt;</th>
              </tr>
            </thead>
            <tbody>
              <tr>
                <td class="bitfield">0000</td>
                <td class="bitfield">x</td>
                <td class="symbol"><a href="encodingindex.html#asimdimm">SEE Advanced SIMD modified immediate</a></td>
              </tr>
              <tr>
                <td class="bitfield">0001</td>
                <td class="bitfield">0</td>
                <td class="symbol">8B</td>
              </tr>
              <tr>
                <td class="bitfield">0001</td>
                <td class="bitfield">1</td>
                <td class="symbol">16B</td>
              </tr>
              <tr>
                <td class="bitfield">001x</td>
                <td class="bitfield">0</td>
                <td class="symbol">4H</td>
              </tr>
              <tr>
                <td class="bitfield">001x</td>
                <td class="bitfield">1</td>
                <td class="symbol">8H</td>
              </tr>
              <tr>
                <td class="bitfield">01xx</td>
                <td class="bitfield">0</td>
                <td class="symbol">2S</td>
              </tr>
              <tr>
                <td class="bitfield">01xx</td>
                <td class="bitfield">1</td>
                <td class="symbol">4S</td>
              </tr>
              <tr>
                <td class="bitfield">1xxx</td>
                <td class="bitfield">x</td>
                <td class="symbol">RESERVED</td>
              </tr>
            </tbody>
          
        </table>
      </a></td></tr></table><table><col class="asyn-l" /><col class="asyn-r" /><tr><td>&lt;shift&gt;</td><td><a name="shift" id="shift">
        Is the left shift amount, in the range 0 to the source element width in bits minus 1, 
    encoded in 
    <q>immh:immb</q>:
      
        <table class="valuetable">
          
            <thead>
              <tr>
                <th class="bitfield">immh</th>
                <th class="symbol">&lt;shift&gt;</th>
              </tr>
            </thead>
            <tbody>
              <tr>
                <td class="bitfield">0000</td>
                <td class="symbol"><a href="encodingindex.html#asimdimm">SEE Advanced SIMD modified immediate</a></td>
              </tr>
              <tr>
                <td class="bitfield">0001</td>
                <td class="symbol">(UInt(immh:immb)-8)</td>
              </tr>
              <tr>
                <td class="bitfield">001x</td>
                <td class="symbol">(UInt(immh:immb)-16)</td>
              </tr>
              <tr>
                <td class="bitfield">01xx</td>
                <td class="symbol">(UInt(immh:immb)-32)</td>
              </tr>
              <tr>
                <td class="bitfield">1xxx</td>
                <td class="symbol">RESERVED</td>
              </tr>
            </tbody>
          
        </table>
      </a></td></tr></table></div><p class="syntax-notes"></p><a name="aliasconditions" id="aliasconditions"></a><h3 class="aliastable">Alias Conditions</h3><table class="aliastable"><thead><tr><th>Alias</th><th>Is preferred when</th></tr></thead><tbody><tr><td><a href="sxtl_sshll_advsimd.html" title="Signed extend long">SXTL, SXTL2</a></td><td class="notfirst"><span class="pseudocode">immb == '000' &amp;&amp; <a href="shared_pseudocode.html#impl-shared.BitCount.1" title="function: integer BitCount(bits(N) x)">BitCount</a>(immh) == 1</span></td></tr></tbody></table>
    <div class="ps" psname="commonps"><a name="commonps" id="commonps"></a><h3 class="pseudocode">Operation</h3>
      <p class="pseudocode"><a href="shared_pseudocode.html#impl-aarch64.CheckFPAdvSIMDEnabled64.0" title="function: CheckFPAdvSIMDEnabled64()">CheckFPAdvSIMDEnabled64</a>();
bits(datasize) operand = <a href="shared_pseudocode.html#impl-aarch64.Vpart.read.2" title="accessor: bits(width) Vpart[integer n, integer part]">Vpart</a>[n, part];
bits(datasize*2) result;
integer element;

for e = 0 to elements-1
    element = <a href="shared_pseudocode.html#impl-shared.Int.2" title="function: integer Int(bits(N) x, boolean unsigned)">Int</a>(<a href="shared_pseudocode.html#impl-shared.Elem.read.3" title="accessor: bits(size) Elem[bits(N) vector, integer e, integer size]">Elem</a>[operand, e, esize], unsigned) &lt;&lt; shift;
    <a href="shared_pseudocode.html#impl-shared.Elem.write.3" title="accessor: Elem[bits(N) &amp;vector, integer e, integer size] = bits(size) value">Elem</a>[result, e, 2*esize] = element&lt;2*esize-1:0&gt;;

<a href="shared_pseudocode.html#impl-aarch64.V.write.1" title="accessor: V[integer n] = bits(width) value">V</a>[d] = result;</p>
    </div>
  <hr /><table align="center"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="permindex.html">Permuted Index</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">
      Internal version only: isa v25.07, AdvSIMD v23.0, pseudocode v31.3
    </p><p class="copyconf">
      Copyright © 2010-2017 ARM Limited or its affiliates. All rights reserved.
      This document is Confidential.
    </p></body></html>
