Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Tue Jan 20 13:55:29 2026
| Host         : DESKTOP-E28LK6R running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file GPIO_demo_control_sets_placed.rpt
| Design       : GPIO_demo
| Device       : xc7s25
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    82 |
|    Minimum number of control sets                        |    82 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    70 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    82 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     7 |
| >= 6 to < 8        |     5 |
| >= 8 to < 10       |    14 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     3 |
| >= 14 to < 16      |     0 |
| >= 16              |    52 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              98 |           38 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             127 |           45 |
| Yes          | No                    | No                     |            1521 |          685 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             424 |          139 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------+----------------+--------------+
|  Clock Signal  |                                                            Enable Signal                                                            |                   Set/Reset Signal                   | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+-------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------+----------------+--------------+
|  CLK_IBUF_BUFG | RGB_Core1/eqOp                                                                                                                      | RGB_Core1/valcount                                   |                2 |              4 |         2.00 |
|  CLK_IBUF_BUFG | inst_LogicUnit/dm_addr_reg[2]_0[0]                                                                                                  | inst_LogicUnit/SR[0]                                 |                1 |              4 |         4.00 |
|  CLK_IBUF_BUFG |                                                                                                                                     | srst                                                 |                1 |              4 |         4.00 |
|  CLK_IBUF_BUFG |                                                                                                                                     | inst_LogicUnit/p_121_in                              |                3 |              5 |         1.67 |
|  CLK_IBUF_BUFG |                                                                                                                                     | inst_LogicUnit/SR[0]                                 |                3 |              5 |         1.67 |
|  CLK_IBUF_BUFG | RGB_Core1/eqOp                                                                                                                      |                                                      |                2 |              5 |         2.50 |
|  CLK_IBUF_BUFG | inst_LogicUnit/immediate[11]_i_1_n_0                                                                                                |                                                      |                2 |              5 |         2.50 |
|  CLK_IBUF_BUFG |                                                                                                                                     | RGB_Core1/windowcount[7]                             |                1 |              6 |         6.00 |
|  CLK_IBUF_BUFG |                                                                                                                                     | inst_LogicUnit/FSM_sequential_fetch_state[1]_i_1_n_0 |                4 |              7 |         1.75 |
|  CLK_IBUF_BUFG | inst_LogicUnit/immediate[19]_i_1_n_0                                                                                                |                                                      |                2 |              7 |         3.50 |
|  CLK_IBUF_BUFG | Inst_UART_RX_CTRL/r_Clk_Count[9]_i_2__0_n_0                                                                                         | Inst_UART_RX_CTRL/r_Clk_Count[9]_i_1__0_n_0          |                4 |              7 |         1.75 |
|  CLK_IBUF_BUFG | inst_LogicUnit/immediate[6]_i_1_n_0                                                                                                 |                                                      |                3 |              7 |         2.33 |
|  CLK_IBUF_BUFG |                                                                                                                                     | ctrl_logic_unit                                      |                4 |              8 |         2.00 |
|  CLK_IBUF_BUFG | progRam_Data_In_Bytes[4][7]_i_1_n_0                                                                                                 |                                                      |                1 |              8 |         8.00 |
|  CLK_IBUF_BUFG |                                                                                                                                     | RGB_Core1/windowcount[7]_i_1_n_0                     |                3 |              8 |         2.67 |
|  CLK_IBUF_BUFG | progRam_Data_In_Bytes[1][7]_i_1_n_0                                                                                                 |                                                      |                2 |              8 |         4.00 |
|  CLK_IBUF_BUFG | progRam_Data_In_Bytes[3][7]_i_1_n_0                                                                                                 |                                                      |                1 |              8 |         8.00 |
|  CLK_IBUF_BUFG | progRam_Data_In_Bytes[7][7]_i_1_n_0                                                                                                 |                                                      |                1 |              8 |         8.00 |
|  CLK_IBUF_BUFG | Inst_UART_Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                 | srst                                                 |                2 |              8 |         4.00 |
|  CLK_IBUF_BUFG | inst_LogicUnit/E[0]                                                                                                                 |                                                      |                2 |              8 |         4.00 |
|  CLK_IBUF_BUFG | Inst_UART_TX_CTRL/FSM_sequential_progRam_Uart_State_reg[1]_0[0]                                                                     |                                                      |                4 |              8 |         2.00 |
|  CLK_IBUF_BUFG | Inst_UART_TX_CTRL/r_TX_Data_0                                                                                                       |                                                      |                2 |              8 |         4.00 |
|  CLK_IBUF_BUFG | progRam_Data_In_Bytes[5][7]_i_1_n_0                                                                                                 |                                                      |                2 |              8 |         4.00 |
|  CLK_IBUF_BUFG | progRam_Data_In_Bytes[6][7]_i_1_n_0                                                                                                 |                                                      |                2 |              8 |         4.00 |
|  CLK_IBUF_BUFG | progRam_Data_In_Bytes[0][7]_i_1_n_0                                                                                                 |                                                      |                1 |              8 |         8.00 |
|  CLK_IBUF_BUFG | progRam_Data_In_Bytes[2][7]_i_1_n_0                                                                                                 |                                                      |                1 |              8 |         8.00 |
|  CLK_IBUF_BUFG | Inst_UART_TX_CTRL/r_Clk_Count                                                                                                       | Inst_UART_TX_CTRL/r_Clk_Count0                       |                4 |             10 |         2.50 |
|  CLK_IBUF_BUFG | inst_LogicUnit/jmp_addr[19]_i_1_n_0                                                                                                 | inst_LogicUnit/jmp_addr[31]_i_1_n_0                  |                4 |             12 |         3.00 |
|  CLK_IBUF_BUFG | progRam_Addr[12]_i_1_n_0                                                                                                            |                                                      |                4 |             13 |         3.25 |
|  CLK_IBUF_BUFG | inst_LogicUnit/o_PM_Addr[12]_i_1_n_0                                                                                                | inst_LogicUnit/SR[0]                                 |                5 |             13 |         2.60 |
|  CLK_IBUF_BUFG |                                                                                                                                     | Inst_btn_debounce/sig_cntrs_ary[3][15]_i_1_n_0       |                5 |             16 |         3.20 |
|  CLK_IBUF_BUFG |                                                                                                                                     | Inst_btn_debounce/sig_cntrs_ary[1][15]_i_1_n_0       |                5 |             16 |         3.20 |
|  CLK_IBUF_BUFG |                                                                                                                                     | Inst_btn_debounce/sig_cntrs_ary[0][15]_i_1_n_0       |                5 |             16 |         3.20 |
|  CLK_IBUF_BUFG |                                                                                                                                     | Inst_btn_debounce/sig_cntrs_ary[2][15]_i_1_n_0       |                5 |             16 |         3.20 |
|  CLK_IBUF_BUFG | Inst_UART_TX_CTRL/E[0]                                                                                                              |                                                      |                6 |             16 |         2.67 |
|  CLK_IBUF_BUFG | Inst_UART_Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0] | srst                                                 |                3 |             16 |         5.33 |
|  CLK_IBUF_BUFG | Inst_UART_TX_CTRL/ctrl_logic_unit_reg                                                                                               | Inst_UART_RX_CTRL/ctrl_logic_unit_reg                |                5 |             16 |         3.20 |
|  CLK_IBUF_BUFG | Inst_UART_Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                         | srst                                                 |                4 |             16 |         4.00 |
|  CLK_IBUF_BUFG | inst_LogicUnit/dm_addr[31]_i_1_n_0                                                                                                  |                                                      |                5 |             17 |         3.40 |
|  CLK_IBUF_BUFG |                                                                                                                                     | RGB_Core1/deltacount[19]_i_1_n_0                     |                6 |             20 |         3.33 |
|  CLK_IBUF_BUFG | inst_LogicUnit/jmp_addr[19]_i_1_n_0                                                                                                 |                                                      |                8 |             20 |         2.50 |
|  CLK_IBUF_BUFG | inst_LogicUnit/registers[18][31]_i_1_n_0                                                                                            |                                                      |               16 |             32 |         2.00 |
|  CLK_IBUF_BUFG | inst_LogicUnit/p_0_in__0[31]                                                                                                        |                                                      |               12 |             32 |         2.67 |
|  CLK_IBUF_BUFG | inst_LogicUnit/registers[23]1_out[31]                                                                                               |                                                      |               21 |             32 |         1.52 |
|  CLK_IBUF_BUFG | inst_LogicUnit/registers[4]1_out[31]                                                                                                |                                                      |               16 |             32 |         2.00 |
|  CLK_IBUF_BUFG | inst_LogicUnit/registers[6]1_out[31]                                                                                                |                                                      |               19 |             32 |         1.68 |
|  CLK_IBUF_BUFG | inst_LogicUnit/registers[8]1_out[31]                                                                                                |                                                      |               17 |             32 |         1.88 |
|  CLK_IBUF_BUFG | inst_LogicUnit/registers[24]1_out[31]                                                                                               |                                                      |               24 |             32 |         1.33 |
|  CLK_IBUF_BUFG | inst_LogicUnit/registers[7]1_out[31]                                                                                                |                                                      |               18 |             32 |         1.78 |
|  CLK_IBUF_BUFG | inst_LogicUnit/o_DM_Data[31]_i_1_n_0                                                                                                |                                                      |               12 |             32 |         2.67 |
|  CLK_IBUF_BUFG | inst_LogicUnit/registers[10][31]_i_1_n_0                                                                                            |                                                      |               17 |             32 |         1.88 |
|  CLK_IBUF_BUFG | inst_LogicUnit/registers[11][31]_i_1_n_0                                                                                            |                                                      |               16 |             32 |         2.00 |
|  CLK_IBUF_BUFG | inst_LogicUnit/registers[1][31]_i_1_n_0                                                                                             |                                                      |               18 |             32 |         1.78 |
|  CLK_IBUF_BUFG | inst_LogicUnit/registers[26][31]_i_1_n_0                                                                                            |                                                      |               14 |             32 |         2.29 |
|  CLK_IBUF_BUFG | inst_LogicUnit/registers[13][31]_i_1_n_0                                                                                            |                                                      |               17 |             32 |         1.88 |
|  CLK_IBUF_BUFG | inst_LogicUnit/registers[16][31]_i_1_n_0                                                                                            |                                                      |               18 |             32 |         1.78 |
|  CLK_IBUF_BUFG | inst_LogicUnit/registers[17][31]_i_1_n_0                                                                                            |                                                      |               15 |             32 |         2.13 |
|  CLK_IBUF_BUFG | inst_LogicUnit/registers[20][31]_i_1_n_0                                                                                            |                                                      |               13 |             32 |         2.46 |
|  CLK_IBUF_BUFG | inst_LogicUnit/registers[14][31]_i_1_n_0                                                                                            |                                                      |               12 |             32 |         2.67 |
|  CLK_IBUF_BUFG | inst_LogicUnit/registers[15][31]_i_1_n_0                                                                                            |                                                      |               18 |             32 |         1.78 |
|  CLK_IBUF_BUFG | inst_LogicUnit/registers[22][31]_i_1_n_0                                                                                            |                                                      |               18 |             32 |         1.78 |
|  CLK_IBUF_BUFG | inst_LogicUnit/registers[19][31]_i_1_n_0                                                                                            |                                                      |               18 |             32 |         1.78 |
|  CLK_IBUF_BUFG | inst_LogicUnit/registers[21][31]_i_1_n_0                                                                                            |                                                      |               12 |             32 |         2.67 |
|  CLK_IBUF_BUFG | inst_LogicUnit/registers[25][31]_i_1_n_0                                                                                            |                                                      |               18 |             32 |         1.78 |
|  CLK_IBUF_BUFG | inst_LogicUnit/registers[2][31]_i_1_n_0                                                                                             |                                                      |               18 |             32 |         1.78 |
|  CLK_IBUF_BUFG | inst_LogicUnit/registers[29][31]_i_1_n_0                                                                                            |                                                      |               16 |             32 |         2.00 |
|  CLK_IBUF_BUFG | inst_LogicUnit/registers[9][31]_i_1_n_0                                                                                             |                                                      |               21 |             32 |         1.52 |
|  CLK_IBUF_BUFG | inst_LogicUnit/Instructions_Execute_Proc.v_dm_write_data_bytes[0][7]_i_1_n_0                                                        |                                                      |                8 |             32 |         4.00 |
|  CLK_IBUF_BUFG | inst_LogicUnit/Instructions_Execute_Proc.v_dm_write_data_2bytes[0][15]_i_1_n_0                                                      |                                                      |                9 |             32 |         3.56 |
|  CLK_IBUF_BUFG | inst_LogicUnit/registers[30][31]_i_1_n_0                                                                                            |                                                      |               17 |             32 |         1.88 |
|  CLK_IBUF_BUFG | inst_LogicUnit/registers[28][31]_i_1_n_0                                                                                            |                                                      |               17 |             32 |         1.88 |
|  CLK_IBUF_BUFG | inst_LogicUnit/registers[27][31]_i_1_n_0                                                                                            |                                                      |               17 |             32 |         1.88 |
|  CLK_IBUF_BUFG | inst_LogicUnit/registers[31][31]_i_1_n_0                                                                                            |                                                      |               19 |             32 |         1.68 |
|  CLK_IBUF_BUFG | inst_LogicUnit/registers[3][31]_i_1_n_0                                                                                             |                                                      |               11 |             32 |         2.91 |
|  CLK_IBUF_BUFG | inst_LogicUnit/registers[5][31]_i_1_n_0                                                                                             |                                                      |               14 |             32 |         2.29 |
|  CLK_IBUF_BUFG | inst_LogicUnit/pc_fetch[0][31]_i_1_n_0                                                                                              | inst_LogicUnit/SR[0]                                 |               21 |             62 |         2.95 |
|  CLK_IBUF_BUFG | inst_LogicUnit/instruction_fetch[3][31]_i_1_n_0                                                                                     | inst_LogicUnit/SR[0]                                 |               19 |             64 |         3.37 |
|  CLK_IBUF_BUFG | inst_LogicUnit/next_instruction                                                                                                     |                                                      |               22 |             64 |         2.91 |
|  CLK_IBUF_BUFG | inst_LogicUnit/o_DM_DV1                                                                                                             |                                                      |               23 |             79 |         3.43 |
|  CLK_IBUF_BUFG |                                                                                                                                     |                                                      |               38 |             98 |         2.58 |
|  CLK_IBUF_BUFG | inst_LogicUnit/rs1_val[31]_i_1_n_0                                                                                                  |                                                      |               43 |            112 |         2.60 |
|  CLK_IBUF_BUFG | inst_LogicUnit/instruction_fetch[1][31]_i_1_n_0                                                                                     | inst_LogicUnit/SR[0]                                 |               65 |            192 |         2.95 |
+----------------+-------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------+----------------+--------------+


