{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1669845715287 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1669845715288 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 30 19:01:55 2022 " "Processing started: Wed Nov 30 19:01:55 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1669845715288 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1669845715288 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sumador_restador_completo -c sumador_restador_completo " "Command: quartus_map --read_settings_files=on --write_settings_files=off sumador_restador_completo -c sumador_restador_completo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1669845715288 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1669845716316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumador_restador_completo.bdf 1 1 " "Found 1 design units, including 1 entities, in source file sumador_restador_completo.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 sumador_restador_completo " "Found entity 1: sumador_restador_completo" {  } { { "sumador_restador_completo.bdf" "" { Schematic "C:/Users/Nico/Desktop/TRABAJO DE LABORATORIO FPGA/PARTE C/sumador_restador_completo.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669845716420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669845716420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumador_completo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sumador_completo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sumador_completo-Behavioral " "Found design unit 1: sumador_completo-Behavioral" {  } { { "sumador_completo.vhd" "" { Text "C:/Users/Nico/Desktop/TRABAJO DE LABORATORIO FPGA/PARTE C/sumador_completo.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669845717186 ""} { "Info" "ISGN_ENTITY_NAME" "1 sumador_completo " "Found entity 1: sumador_completo" {  } { { "sumador_completo.vhd" "" { Text "C:/Users/Nico/Desktop/TRABAJO DE LABORATORIO FPGA/PARTE C/sumador_completo.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669845717186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669845717186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_ff.vhd 2 1 " "Found 2 design units, including 1 entities, in source file d_ff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 D_FF-behavioral " "Found design unit 1: D_FF-behavioral" {  } { { "D_FF.vhd" "" { Text "C:/Users/Nico/Desktop/TRABAJO DE LABORATORIO FPGA/PARTE C/D_FF.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669845717192 ""} { "Info" "ISGN_ENTITY_NAME" "1 D_FF " "Found entity 1: D_FF" {  } { { "D_FF.vhd" "" { Text "C:/Users/Nico/Desktop/TRABAJO DE LABORATORIO FPGA/PARTE C/D_FF.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669845717192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669845717192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumador_restador_completo_testbench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sumador_restador_completo_testbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sumador_restador_completo_testbench-behavior " "Found design unit 1: sumador_restador_completo_testbench-behavior" {  } { { "sumador_restador_completo_testbench.vhd" "" { Text "C:/Users/Nico/Desktop/TRABAJO DE LABORATORIO FPGA/PARTE C/sumador_restador_completo_testbench.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669845717199 ""} { "Info" "ISGN_ENTITY_NAME" "1 sumador_restador_completo_testbench " "Found entity 1: sumador_restador_completo_testbench" {  } { { "sumador_restador_completo_testbench.vhd" "" { Text "C:/Users/Nico/Desktop/TRABAJO DE LABORATORIO FPGA/PARTE C/sumador_restador_completo_testbench.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669845717199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669845717199 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sumador_restador_completo_testbench " "Elaborating entity \"sumador_restador_completo_testbench\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1669845717258 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "o_f sumador_restador_completo_testbench.vhd(24) " "Verilog HDL or VHDL warning at sumador_restador_completo_testbench.vhd(24): object \"o_f\" assigned a value but never read" {  } { { "sumador_restador_completo_testbench.vhd" "" { Text "C:/Users/Nico/Desktop/TRABAJO DE LABORATORIO FPGA/PARTE C/sumador_restador_completo_testbench.vhd" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1669845717261 "|sumador_restador_completo_testbench"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "o_cout sumador_restador_completo_testbench.vhd(25) " "Verilog HDL or VHDL warning at sumador_restador_completo_testbench.vhd(25): object \"o_cout\" assigned a value but never read" {  } { { "sumador_restador_completo_testbench.vhd" "" { Text "C:/Users/Nico/Desktop/TRABAJO DE LABORATORIO FPGA/PARTE C/sumador_restador_completo_testbench.vhd" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1669845717261 "|sumador_restador_completo_testbench"}
{ "Error" "EVRFX_VHDL_WAIT_W_O_UNTIL" "sumador_restador_completo_testbench.vhd(43) " "VHDL Wait Statement error at sumador_restador_completo_testbench.vhd(43): Wait Statement must contain condition clause with UNTIL keyword" {  } { { "sumador_restador_completo_testbench.vhd" "" { Text "C:/Users/Nico/Desktop/TRABAJO DE LABORATORIO FPGA/PARTE C/sumador_restador_completo_testbench.vhd" 43 0 0 } }  } 0 10533 "VHDL Wait Statement error at %1!s!: Wait Statement must contain condition clause with UNTIL keyword" 0 0 "Quartus II" 0 -1 1669845717262 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Quartus II" 0 -1 1669845717262 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4610 " "Peak virtual memory: 4610 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1669845717421 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Nov 30 19:01:57 2022 " "Processing ended: Wed Nov 30 19:01:57 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1669845717421 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1669845717421 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1669845717421 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1669845717421 ""}
