
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl



****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Sat Jun 21 14:37:06 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7a12ticsg325-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a12ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a12ti'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 23036
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 770.043 ; gain = 481.020
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/yaren/Documents/GitHub/BLM7011-PROJECTS/PROJECT_1/avionchip_cpu/avionchip_cpu/avionchip_cpu.srcs/sources_1/new/top.v:245]
INFO: [Synth 8-6157] synthesizing module 'tb_avion_cpu' [C:/Users/yaren/Documents/GitHub/BLM7011-PROJECTS/PROJECT_1/avionchip_cpu/avionchip_cpu/avionchip_cpu.srcs/sources_1/new/top.v:1]
WARNING: [Synth 8-6090] variable 'rst' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yaren/Documents/GitHub/BLM7011-PROJECTS/PROJECT_1/avionchip_cpu/avionchip_cpu/avionchip_cpu.srcs/sources_1/new/top.v:29]
INFO: [Synth 8-6085] Hierarchical reference on 'memory' stops possible memory inference [C:/Users/yaren/Documents/GitHub/BLM7011-PROJECTS/PROJECT_1/avionchip_cpu/avionchip_cpu/avionchip_cpu.srcs/sources_1/new/top.v:91]
WARNING: [Synth 8-6896] if statement with non-constant condition is inside initial block, initial block items will be ignored [C:/Users/yaren/Documents/GitHub/BLM7011-PROJECTS/PROJECT_1/avionchip_cpu/avionchip_cpu/avionchip_cpu.srcs/sources_1/new/top.v:70]
WARNING: [Synth 8-85] always block has no event control specified [C:/Users/yaren/Documents/GitHub/BLM7011-PROJECTS/PROJECT_1/avionchip_cpu/avionchip_cpu/avionchip_cpu.srcs/sources_1/new/top.v:20]
INFO: [Synth 8-6157] synthesizing module 'avion_cpu' [C:/Users/yaren/Documents/GitHub/BLM7011-PROJECTS/PROJECT_1/avionchip_cpu/avionchip_cpu/avionchip_cpu.srcs/sources_1/new/top.v:140]
	Parameter ADDRESS_WIDTH bound to: 6 - type: integer 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/yaren/Documents/GitHub/BLM7011-PROJECTS/PROJECT_1/avionchip_cpu/avionchip_cpu/avionchip_cpu.srcs/sources_1/new/top.v:183]
INFO: [Synth 8-6155] done synthesizing module 'avion_cpu' (0#1) [C:/Users/yaren/Documents/GitHub/BLM7011-PROJECTS/PROJECT_1/avionchip_cpu/avionchip_cpu/avionchip_cpu.srcs/sources_1/new/top.v:140]
INFO: [Synth 8-6157] synthesizing module 'blram' [C:/Users/yaren/Documents/GitHub/BLM7011-PROJECTS/PROJECT_1/avionchip_cpu/avionchip_cpu/avionchip_cpu.srcs/sources_1/new/top.v:78]
	Parameter SIZE bound to: 6 - type: integer 
	Parameter DEPTH bound to: 64 - type: integer 
	Parameter TEST_CASE bound to: 3 - type: integer 
INFO: [Synth 8-6085] Hierarchical reference on 'memory' stops possible memory inference [C:/Users/yaren/Documents/GitHub/BLM7011-PROJECTS/PROJECT_1/avionchip_cpu/avionchip_cpu/avionchip_cpu.srcs/sources_1/new/top.v:91]
INFO: [Synth 8-6155] done synthesizing module 'blram' (0#1) [C:/Users/yaren/Documents/GitHub/BLM7011-PROJECTS/PROJECT_1/avionchip_cpu/avionchip_cpu/avionchip_cpu.srcs/sources_1/new/top.v:78]
INFO: [Synth 8-6155] done synthesizing module 'tb_avion_cpu' (0#1) [C:/Users/yaren/Documents/GitHub/BLM7011-PROJECTS/PROJECT_1/avionchip_cpu/avionchip_cpu/avionchip_cpu.srcs/sources_1/new/top.v:1]
INFO: [Synth 8-6155] done synthesizing module 'top' (0#1) [C:/Users/yaren/Documents/GitHub/BLM7011-PROJECTS/PROJECT_1/avionchip_cpu/avionchip_cpu/avionchip_cpu.srcs/sources_1/new/top.v:245]
WARNING: [Synth 8-3848] Net leds in module/entity top does not have driver. [C:/Users/yaren/Documents/GitHub/BLM7011-PROJECTS/PROJECT_1/avionchip_cpu/avionchip_cpu/avionchip_cpu.srcs/sources_1/new/top.v:254]
WARNING: [Synth 8-3848] Net ss3 in module/entity top does not have driver. [C:/Users/yaren/Documents/GitHub/BLM7011-PROJECTS/PROJECT_1/avionchip_cpu/avionchip_cpu/avionchip_cpu.srcs/sources_1/new/top.v:255]
WARNING: [Synth 8-3848] Net ss2 in module/entity top does not have driver. [C:/Users/yaren/Documents/GitHub/BLM7011-PROJECTS/PROJECT_1/avionchip_cpu/avionchip_cpu/avionchip_cpu.srcs/sources_1/new/top.v:255]
WARNING: [Synth 8-3848] Net ss1 in module/entity top does not have driver. [C:/Users/yaren/Documents/GitHub/BLM7011-PROJECTS/PROJECT_1/avionchip_cpu/avionchip_cpu/avionchip_cpu.srcs/sources_1/new/top.v:255]
WARNING: [Synth 8-3848] Net ss0 in module/entity top does not have driver. [C:/Users/yaren/Documents/GitHub/BLM7011-PROJECTS/PROJECT_1/avionchip_cpu/avionchip_cpu/avionchip_cpu.srcs/sources_1/new/top.v:255]
WARNING: [Synth 8-3848] Net red in module/entity top does not have driver. [C:/Users/yaren/Documents/GitHub/BLM7011-PROJECTS/PROJECT_1/avionchip_cpu/avionchip_cpu/avionchip_cpu.srcs/sources_1/new/top.v:256]
WARNING: [Synth 8-3848] Net green in module/entity top does not have driver. [C:/Users/yaren/Documents/GitHub/BLM7011-PROJECTS/PROJECT_1/avionchip_cpu/avionchip_cpu/avionchip_cpu.srcs/sources_1/new/top.v:256]
WARNING: [Synth 8-3848] Net blue in module/entity top does not have driver. [C:/Users/yaren/Documents/GitHub/BLM7011-PROJECTS/PROJECT_1/avionchip_cpu/avionchip_cpu/avionchip_cpu.srcs/sources_1/new/top.v:256]
WARNING: [Synth 8-7129] Port rst in module blram is either unconnected or has no load
WARNING: [Synth 8-7129] Port leds[15] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port leds[14] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port leds[13] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port leds[12] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port leds[11] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port leds[10] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port leds[9] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port leds[8] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port leds[7] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port leds[6] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port leds[5] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port leds[4] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port leds[3] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port leds[2] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port leds[1] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port leds[0] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss3[7] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss3[6] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss3[5] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss3[4] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss3[3] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss3[2] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss3[1] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss3[0] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss2[7] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss2[6] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss2[5] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss2[4] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss2[3] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss2[2] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss2[1] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss2[0] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss1[7] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss1[6] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss1[5] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss1[4] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss1[3] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss1[2] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss1[1] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss1[0] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss0[7] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss0[6] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss0[5] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss0[4] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss0[3] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss0[2] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss0[1] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss0[0] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port red in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port green in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port blue in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port switches[15] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port switches[14] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port switches[13] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port switches[12] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port switches[11] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port switches[10] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port switches[9] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port switches[8] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port switches[7] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port switches[6] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port switches[5] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port switches[4] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port switches[3] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port switches[2] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port switches[1] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port switches[0] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port btnU in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port btnD in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port btnL in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port btnR in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port btnM in module top is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 882.594 ; gain = 593.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 882.594 ; gain = 593.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a12ticsg325-1L
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a12ticsg325-1L
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 882.594 ; gain = 593.570
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'avion_cpu'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE3 |                              000 |                              000
                  iSTATE |                              001 |                              001
                 iSTATE0 |                              010 |                              010
                 iSTATE1 |                              011 |                              011
                 iSTATE2 |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'avion_cpu'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 884.523 ; gain = 595.500
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   10 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 68    
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input   10 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 4     
	   5 Input   10 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 4     
	   5 Input    6 Bit        Muxes := 2     
	   5 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 1     
	   4 Input    3 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 3     
	   6 Input    1 Bit        Muxes := 2     
	   5 Input    1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 40 (col length:40)
BRAMs: 40 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP tb_avion_cpuInst/avion_cpu_Inst/ACCNext0, operation Mode is: A2*B.
DSP Report: register tb_avion_cpuInst/avion_cpu_Inst/ACC_reg is absorbed into DSP tb_avion_cpuInst/avion_cpu_Inst/ACCNext0.
DSP Report: operator tb_avion_cpuInst/avion_cpu_Inst/ACCNext0 is absorbed into DSP tb_avion_cpuInst/avion_cpu_Inst/ACCNext0.
WARNING: [Synth 8-7129] Port rst in module blram is either unconnected or has no load
WARNING: [Synth 8-7129] Port leds[15] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port leds[14] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port leds[13] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port leds[12] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port leds[11] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port leds[10] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port leds[9] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port leds[8] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port leds[7] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port leds[6] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port leds[5] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port leds[4] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port leds[3] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port leds[2] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port leds[1] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port leds[0] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss3[7] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss3[6] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss3[5] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss3[4] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss3[3] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss3[2] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss3[1] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss3[0] in module top is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:07 ; elapsed = 00:01:47 . Memory (MB): peak = 1142.684 ; gain = 853.660
---------------------------------------------------------------------------------
 Sort Area is  tb_avion_cpuInst/avion_cpu_Inst/ACCNext0_0 : 0 0 : 733 733 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|avion_cpu   | A2*B        | 10     | 10     | -      | -      | 20     | 1    | 0    | -    | -    | -     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:08 ; elapsed = 00:01:47 . Memory (MB): peak = 1142.684 ; gain = 853.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:10 ; elapsed = 00:01:49 . Memory (MB): peak = 1142.684 ; gain = 853.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:27 ; elapsed = 00:02:07 . Memory (MB): peak = 1260.492 ; gain = 971.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:27 ; elapsed = 00:02:07 . Memory (MB): peak = 1260.492 ; gain = 971.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:28 ; elapsed = 00:02:08 . Memory (MB): peak = 1260.492 ; gain = 971.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:28 ; elapsed = 00:02:08 . Memory (MB): peak = 1260.492 ; gain = 971.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:28 ; elapsed = 00:02:08 . Memory (MB): peak = 1260.492 ; gain = 971.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:28 ; elapsed = 00:02:08 . Memory (MB): peak = 1260.492 ; gain = 971.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|avion_cpu   | A'*B'       | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY4  |     6|
|3     |DSP48E1 |     1|
|4     |LUT1    |     1|
|5     |LUT2    |    22|
|6     |LUT3    |   644|
|7     |LUT4    |    22|
|8     |LUT5    |     6|
|9     |LUT6    |   271|
|10    |MUXF7   |    80|
|11    |MUXF8   |    40|
|12    |FDRE    |   679|
|13    |OBUFT   |    51|
+------+--------+------+

Report Instance Areas: 
+------+-------------------+-------------+------+
|      |Instance           |Module       |Cells |
+------+-------------------+-------------+------+
|1     |top                |             |  1824|
|2     |  tb_avion_cpuInst |tb_avion_cpu |  1771|
|3     |    avion_cpu_Inst |avion_cpu    |   821|
|4     |    blram          |blram        |   950|
+------+-------------------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:28 ; elapsed = 00:02:08 . Memory (MB): peak = 1260.492 ; gain = 971.469
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 162 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:28 ; elapsed = 00:02:08 . Memory (MB): peak = 1260.492 ; gain = 971.469
Synthesis Optimization Complete : Time (s): cpu = 00:01:28 ; elapsed = 00:02:08 . Memory (MB): peak = 1260.492 ; gain = 971.469
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.085 . Memory (MB): peak = 1275.715 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 127 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1381.309 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: cb9359a8
INFO: [Common 17-83] Releasing license: Synthesis
26 Infos, 112 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:35 ; elapsed = 00:02:22 . Memory (MB): peak = 1381.309 ; gain = 1094.242
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 1381.309 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/yaren/Documents/GitHub/BLM7011-PROJECTS/PROJECT_1/avionchip_cpu/avionchip_cpu/avionchip_cpu.runs/synth_1/top.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Jun 21 14:40:02 2025...
