
Efinix FPGA Placement and Routing.
Version: 2021.2.323.2.18 
Compiled: Mar 16 2022.

Copyright (C) 2013 - 2021 Efinix Inc. All rights reserved.


The Tool Is Based on VPR of University of Toronto,
a free open source code under MIT license.


Running Placement and Routing for Family "Trion", Device "T8F81" ...

***** Beginning stage netlist pre-processing ... *****
Successfully Read in Verific binary Netlist dump file "/home/mrdust/Documents/efinity/2021.2/project/rp_testing/rp_testing.vdb".
***** Beginning VDB Netlist Checker ... *****
VDB Netlist Checker took 0.000586231 seconds.
	VDB Netlist Checker took 0 seconds (approximately) in total CPU time.
VDB Netlist Checker virtual memory usage: begin = 176.388 MB, end = 176.388 MB, delta = 0 MB
VDB Netlist Checker resident set memory usage: begin = 37.088 MB, end = 37.088 MB, delta = 0 MB
	VDB Netlist Checker peak resident set memory usage = 280.5 MB
***** Ending VDB Netlist Checker ... *****
Reading core interface constraints from '/home/mrdust/Documents/efinity/2021.2/project/rp_testing/outflow/rp_testing.interface.csv'.
Successfully processed interface constraints file "/home/mrdust/Documents/efinity/2021.2/project/rp_testing/outflow/rp_testing.interface.csv".
Found 0 constant generator nets.
Pass 0: Swept away 0 nets with no fanout.
logical_block #4(BTN[1]) has no fanout.
Removing input.
Pass 0: Swept away 1 blocks with no fanout.
Pass 1: Swept away 0 nets with no fanout.
Pass 1: Swept away 0 blocks with no fanout.
Swept away 0 nets and 1 blocks in total.
Removed 0 LUT buffers.
Sweeped away 1 nodes.
Successfully created VPR logical netlist from Verific binary DataBase file "/home/mrdust/Documents/efinity/2021.2/project/rp_testing/rp_testing.vdb".
Netlist pre-processing took 0.00243261 seconds.
	Netlist pre-processing took 0.01 seconds (approximately) in total CPU time.
Netlist pre-processing virtual memory usage: begin = 176.388 MB, end = 176.388 MB, delta = 0 MB
Netlist pre-processing resident set memory usage: begin = 37.088 MB, end = 37.088 MB, delta = 0 MB
	Netlist pre-processing peak resident set memory usage = 280.5 MB
***** Ending stage netlist pre-processing *****
***** Beginning stage pre-packing ... *****
***** Ending stage pre-packing *****
***** Beginning stage packing ... *****
Generate proto netlist for file "/home/mrdust/Documents/efinity/2021.2/project/rp_testing/work_pnr/rp_testing.net_proto" took 0.000148 seconds
Creating IO constraints file '/home/mrdust/Documents/efinity/2021.2/project/rp_testing/work_pnr/rp_testing.io_place'
Packing took 0.000740045 seconds.
	Packing took 0 seconds (approximately) in total CPU time.
Packing virtual memory usage: begin = 179.128 MB, end = 179.128 MB, delta = 0 MB
Packing resident set memory usage: begin = 40.712 MB, end = 40.712 MB, delta = 0 MB
	Packing peak resident set memory usage = 280.5 MB
***** Ending stage packing *****
***** Beginning stage packed netlist loading ... *****
Read proto netlist file /home/mrdust/Documents/efinity/2021.2/project/rp_testing/work_pnr/rp_testing.net_proto
Read proto netlist for file "/home/mrdust/Documents/efinity/2021.2/project/rp_testing/work_pnr/rp_testing.net_proto" took 0.000104 seconds
Setup net and block data structure took 0.000487 seconds
Packed netlist loading took 0.0127368 seconds.
	Packed netlist loading took 0 seconds (approximately) in total CPU time.
Packed netlist loading virtual memory usage: begin = 179.128 MB, end = 179.128 MB, delta = 0 MB
Packed netlist loading resident set memory usage: begin = 40.712 MB, end = 41.204 MB, delta = 0.492 MB
	Packed netlist loading peak resident set memory usage = 280.5 MB
***** Ending stage packed netlist loading *****
***** Beginning stage pre-placement ... *****

***** Ending stage pre-placement *****

No SDC file found.  Using default timing constraint of 1 ns.
NOTE:  Use --sdc_file <SDC_FILE> to override this behavior.

***** Beginning stage initial placement ... *****
Reading core interface constraints from '/home/mrdust/Documents/efinity/2021.2/project/rp_testing/outflow/rp_testing.interface.csv'.
Successfully processed interface constraints file "/home/mrdust/Documents/efinity/2021.2/project/rp_testing/outflow/rp_testing.interface.csv".
Writing IO placement constraints to '/home/mrdust/Documents/efinity/2021.2/project/rp_testing/outflow/rp_testing.interface.io'.

Reading placement constraints from '/home/mrdust/Documents/efinity/2021.2/project/rp_testing/outflow/rp_testing.interface.io'.

Reading placement constraints from '/home/mrdust/Documents/efinity/2021.2/project/rp_testing/work_pnr/rp_testing.io_place'.
WARNING(1): clk_out has no assigned placement; it will be placed randomly.
1 IOs will have random placement.
***** Ending stage initial placement *****
***** Beginning stage placement ... *****
NumRegions 1
Starting Global Placer ...

 ----------     -------  --------------     -------
  Iteration       WHPWL Worst Slack (ps) Convergence
 ----------     -------  --------------     -------
          1          38            -707        52.8%
          2          30            -707        67.4%
          3          29            -707        70.4%
          4          27            -707        73.9%
          5          25            -707        77.5%
          6          25            -707        80.0%
          7          25            -707        80.9%
          8          25            -707        82.2%
          9          24            -707        85.1%
         10          24            -707        86.9%
         11          24            -707        89.5%
         12          24            -707        89.5%
         13          24            -707        91.9%
         14          24            -707        91.9%
         15          24            -707        92.9%
         16          23            -707        93.6%
         17          23            -707        93.7%
         18          23            -707        94.0%
         19          23            -707        95.5%
         20          23            -707        96.6%
         21          23            -707        97.4%
         22          23            -707        98.9%
         23          23            -707       100.0%
         24          23            -707       100.0%
         25          23            -707       100.0%
         26          23            -707       100.0%
Starting Annealer

 ----------     -------  --------------     -------
  Iteration       WHPWL  Delay Max (ps)     R Limit
 ----------     -------  --------------     -------
          0          23            1707        30.0
          1          71            1707        30.0
          2          77            1707        30.0
          3          75            1707        30.0
          4          71            1707        30.0
          5          87            1707        30.0
          6          74            1707        30.0
          7          75            1707        30.0
          8          77            1707        30.0
          9          84            1707        30.0
         10          71            1707        30.0
         11          78            1707        30.0
         12          78            1707        30.0
         13          58            1707        30.0
         14          43            1707        30.0
         15          66            1707        30.0
         16          54            1707        30.0
         17          49            1707        30.0
         18          49            1707        30.0
         19          45            1707        30.0
         20          48            1707        30.0
         21          53            1707        30.0
         22          47            1707        30.0
         23          41            1707        30.0
         24          51            1707        30.0
         25          44            1707        30.0
         26          39            1707        30.0
         27          41            1707        30.0
         28          35            1707        30.0
         29          35            1707        30.0
         30          43            1707        30.0
         31          44            1707        30.0
         32          33            1707        30.0
         33          36            1707        30.0
         34          37            1707        30.0
         35          36            1707        30.0
         36          36            1707        30.0
         37          35            1707        30.0
         38          36            1707        30.0
         39          34            1707        30.0
         40          37            1707        30.0
         41          30            1707        30.0
         42          33            1707        30.0
         43          29            1707        29.8
         44          32            1707        30.0
         45          29            1707        30.0
         46          29            1707        30.0
         47          25            1707        28.3
Placement successful: 18 cells are placed
Peak congestion smeared over 1/4 of the chip is 0.00542878 at 78,133
Congestion-weighted HPWL per net: 1.06347

Reading placement constraints from '/home/mrdust/Documents/efinity/2021.2/project/rp_testing/outflow/rp_testing.qplace'.
[TimingCost::InitializeTimingData]
Finished Realigning Types (10 blocks needed type change)
[TimingCost::InitializeTimingData]

Completed placement consistency check successfully.

Placement estimated critical path delay: 1.56679 ns
Successfully created FPGA place file '/home/mrdust/Documents/efinity/2021.2/project/rp_testing/outflow/rp_testing.place'
Placement took 1.56499 seconds.
	Placement took 1.94 seconds (approximately) in total CPU time.
Placement virtual memory usage: begin = 179.128 MB, end = 509.388 MB, delta = 330.26 MB
Placement resident set memory usage: begin = 41.204 MB, end = 73 MB, delta = 31.796 MB
	Placement peak resident set memory usage = 280.5 MB
***** Ending stage placement *****
