{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 20 20:21:17 2016 " "Info: Processing started: Wed Apr 20 20:21:17 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Logo -c Logo --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Logo -c Logo --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "Logo.vhd" "" { Text "D:/xA/Škola/CST/CST - Logo/Logo.vhd" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "3 " "Warning: Found 3 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "clk_sec " "Info: Detected ripple clock \"clk_sec\" as buffer" {  } { { "Logo.vhd" "" { Text "D:/xA/Škola/CST/CST - Logo/Logo.vhd" 47 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_sec" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "cas\[1\] " "Info: Detected ripple clock \"cas\[1\]\" as buffer" {  } { { "Logo.vhd" "" { Text "D:/xA/Škola/CST/CST - Logo/Logo.vhd" 77 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "cas\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "registr\[15\] " "Info: Detected ripple clock \"registr\[15\]\" as buffer" {  } { { "Logo.vhd" "" { Text "D:/xA/Škola/CST/CST - Logo/Logo.vhd" 59 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "registr\[15\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register fan register rd3\[2\] 181.23 MHz 5.518 ns Internal " "Info: Clock \"clk\" has Internal fmax of 181.23 MHz between source register \"fan\" and destination register \"rd3\[2\]\" (period= 5.518 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.525 ns + Longest register register " "Info: + Longest register to register delay is 1.525 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns fan 1 REG LCFF_X22_Y12_N31 14 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y12_N31; Fanout = 14; REG Node = 'fan'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { fan } "NODE_NAME" } } { "Logo.vhd" "" { Text "D:/xA/Škola/CST/CST - Logo/Logo.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.252 ns) + CELL(0.177 ns) 1.429 ns rd3~0 2 COMB LCCOMB_X24_Y13_N0 1 " "Info: 2: + IC(1.252 ns) + CELL(0.177 ns) = 1.429 ns; Loc. = LCCOMB_X24_Y13_N0; Fanout = 1; COMB Node = 'rd3~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.429 ns" { fan rd3~0 } "NODE_NAME" } } { "Logo.vhd" "" { Text "D:/xA/Škola/CST/CST - Logo/Logo.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 1.525 ns rd3\[2\] 3 REG LCFF_X24_Y13_N1 1 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 1.525 ns; Loc. = LCFF_X24_Y13_N1; Fanout = 1; REG Node = 'rd3\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { rd3~0 rd3[2] } "NODE_NAME" } } { "Logo.vhd" "" { Text "D:/xA/Škola/CST/CST - Logo/Logo.vhd" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.273 ns ( 17.90 % ) " "Info: Total cell delay = 0.273 ns ( 17.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.252 ns ( 82.10 % ) " "Info: Total interconnect delay = 1.252 ns ( 82.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.525 ns" { fan rd3~0 rd3[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.525 ns" { fan {} rd3~0 {} rd3[2] {} } { 0.000ns 1.252ns 0.000ns } { 0.000ns 0.177ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-3.754 ns - Smallest " "Info: - Smallest clock skew is -3.754 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.552 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.552 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_17 4 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_17; Fanout = 4; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Logo.vhd" "" { Text "D:/xA/Škola/CST/CST - Logo/Logo.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.132 ns) + CELL(0.000 ns) 1.158 ns clk~clkctrl 2 COMB CLKCTRL_G2 60 " "Info: 2: + IC(0.132 ns) + CELL(0.000 ns) = 1.158 ns; Loc. = CLKCTRL_G2; Fanout = 60; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.132 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Logo.vhd" "" { Text "D:/xA/Škola/CST/CST - Logo/Logo.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.792 ns) + CELL(0.602 ns) 2.552 ns rd3\[2\] 3 REG LCFF_X24_Y13_N1 1 " "Info: 3: + IC(0.792 ns) + CELL(0.602 ns) = 2.552 ns; Loc. = LCFF_X24_Y13_N1; Fanout = 1; REG Node = 'rd3\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.394 ns" { clk~clkctrl rd3[2] } "NODE_NAME" } } { "Logo.vhd" "" { Text "D:/xA/Škola/CST/CST - Logo/Logo.vhd" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 63.79 % ) " "Info: Total cell delay = 1.628 ns ( 63.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.924 ns ( 36.21 % ) " "Info: Total interconnect delay = 0.924 ns ( 36.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.552 ns" { clk clk~clkctrl rd3[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.552 ns" { clk {} clk~combout {} clk~clkctrl {} rd3[2] {} } { 0.000ns 0.000ns 0.132ns 0.792ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 6.306 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 6.306 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_17 4 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_17; Fanout = 4; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Logo.vhd" "" { Text "D:/xA/Škola/CST/CST - Logo/Logo.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.203 ns) + CELL(0.879 ns) 3.108 ns cas\[1\] 2 REG LCFF_X12_Y7_N31 2 " "Info: 2: + IC(1.203 ns) + CELL(0.879 ns) = 3.108 ns; Loc. = LCFF_X12_Y7_N31; Fanout = 2; REG Node = 'cas\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.082 ns" { clk cas[1] } "NODE_NAME" } } { "Logo.vhd" "" { Text "D:/xA/Škola/CST/CST - Logo/Logo.vhd" 77 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.806 ns) + CELL(0.000 ns) 4.914 ns cas\[1\]~clkctrl 3 COMB CLKCTRL_G4 9 " "Info: 3: + IC(1.806 ns) + CELL(0.000 ns) = 4.914 ns; Loc. = CLKCTRL_G4; Fanout = 9; COMB Node = 'cas\[1\]~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.806 ns" { cas[1] cas[1]~clkctrl } "NODE_NAME" } } { "Logo.vhd" "" { Text "D:/xA/Škola/CST/CST - Logo/Logo.vhd" 77 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.790 ns) + CELL(0.602 ns) 6.306 ns fan 4 REG LCFF_X22_Y12_N31 14 " "Info: 4: + IC(0.790 ns) + CELL(0.602 ns) = 6.306 ns; Loc. = LCFF_X22_Y12_N31; Fanout = 14; REG Node = 'fan'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.392 ns" { cas[1]~clkctrl fan } "NODE_NAME" } } { "Logo.vhd" "" { Text "D:/xA/Škola/CST/CST - Logo/Logo.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.507 ns ( 39.76 % ) " "Info: Total cell delay = 2.507 ns ( 39.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.799 ns ( 60.24 % ) " "Info: Total interconnect delay = 3.799 ns ( 60.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.306 ns" { clk cas[1] cas[1]~clkctrl fan } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.306 ns" { clk {} clk~combout {} cas[1] {} cas[1]~clkctrl {} fan {} } { 0.000ns 0.000ns 1.203ns 1.806ns 0.790ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.552 ns" { clk clk~clkctrl rd3[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.552 ns" { clk {} clk~combout {} clk~clkctrl {} rd3[2] {} } { 0.000ns 0.000ns 0.132ns 0.792ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.306 ns" { clk cas[1] cas[1]~clkctrl fan } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.306 ns" { clk {} clk~combout {} cas[1] {} cas[1]~clkctrl {} fan {} } { 0.000ns 0.000ns 1.203ns 1.806ns 0.790ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "Logo.vhd" "" { Text "D:/xA/Škola/CST/CST - Logo/Logo.vhd" 42 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "Logo.vhd" "" { Text "D:/xA/Škola/CST/CST - Logo/Logo.vhd" 113 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.525 ns" { fan rd3~0 rd3[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.525 ns" { fan {} rd3~0 {} rd3[2] {} } { 0.000ns 1.252ns 0.000ns } { 0.000ns 0.177ns 0.096ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.552 ns" { clk clk~clkctrl rd3[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.552 ns" { clk {} clk~combout {} clk~clkctrl {} rd3[2] {} } { 0.000ns 0.000ns 0.132ns 0.792ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.306 ns" { clk cas[1] cas[1]~clkctrl fan } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.306 ns" { clk {} clk~combout {} cas[1] {} cas[1]~clkctrl {} fan {} } { 0.000ns 0.000ns 1.203ns 1.806ns 0.790ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk radky\[5\] regdisp\[5\] 16.949 ns register " "Info: tco from clock \"clk\" to destination pin \"radky\[5\]\" through register \"regdisp\[5\]\" is 16.949 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 5.989 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 5.989 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_17 4 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_17; Fanout = 4; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Logo.vhd" "" { Text "D:/xA/Škola/CST/CST - Logo/Logo.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.203 ns) + CELL(0.879 ns) 3.108 ns registr\[15\] 2 REG LCFF_X12_Y7_N29 2 " "Info: 2: + IC(1.203 ns) + CELL(0.879 ns) = 3.108 ns; Loc. = LCFF_X12_Y7_N29; Fanout = 2; REG Node = 'registr\[15\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.082 ns" { clk registr[15] } "NODE_NAME" } } { "Logo.vhd" "" { Text "D:/xA/Škola/CST/CST - Logo/Logo.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.485 ns) + CELL(0.000 ns) 4.593 ns registr\[15\]~clkctrl 3 COMB CLKCTRL_G6 8 " "Info: 3: + IC(1.485 ns) + CELL(0.000 ns) = 4.593 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'registr\[15\]~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.485 ns" { registr[15] registr[15]~clkctrl } "NODE_NAME" } } { "Logo.vhd" "" { Text "D:/xA/Škola/CST/CST - Logo/Logo.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.794 ns) + CELL(0.602 ns) 5.989 ns regdisp\[5\] 4 REG LCFF_X24_Y12_N9 9 " "Info: 4: + IC(0.794 ns) + CELL(0.602 ns) = 5.989 ns; Loc. = LCFF_X24_Y12_N9; Fanout = 9; REG Node = 'regdisp\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.396 ns" { registr[15]~clkctrl regdisp[5] } "NODE_NAME" } } { "Logo.vhd" "" { Text "D:/xA/Škola/CST/CST - Logo/Logo.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.507 ns ( 41.86 % ) " "Info: Total cell delay = 2.507 ns ( 41.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.482 ns ( 58.14 % ) " "Info: Total interconnect delay = 3.482 ns ( 58.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.989 ns" { clk registr[15] registr[15]~clkctrl regdisp[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.989 ns" { clk {} clk~combout {} registr[15] {} registr[15]~clkctrl {} regdisp[5] {} } { 0.000ns 0.000ns 1.203ns 1.485ns 0.794ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "Logo.vhd" "" { Text "D:/xA/Škola/CST/CST - Logo/Logo.vhd" 52 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.683 ns + Longest register pin " "Info: + Longest register to pin delay is 10.683 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns regdisp\[5\] 1 REG LCFF_X24_Y12_N9 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y12_N9; Fanout = 9; REG Node = 'regdisp\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { regdisp[5] } "NODE_NAME" } } { "Logo.vhd" "" { Text "D:/xA/Škola/CST/CST - Logo/Logo.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.598 ns) + CELL(0.516 ns) 2.114 ns Mux2~2 2 COMB LCCOMB_X24_Y12_N16 1 " "Info: 2: + IC(1.598 ns) + CELL(0.516 ns) = 2.114 ns; Loc. = LCCOMB_X24_Y12_N16; Fanout = 1; COMB Node = 'Mux2~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.114 ns" { regdisp[5] Mux2~2 } "NODE_NAME" } } { "Logo.vhd" "" { Text "D:/xA/Škola/CST/CST - Logo/Logo.vhd" 192 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.519 ns) + CELL(0.521 ns) 3.154 ns Mux2~3 3 COMB LCCOMB_X24_Y12_N14 1 " "Info: 3: + IC(0.519 ns) + CELL(0.521 ns) = 3.154 ns; Loc. = LCCOMB_X24_Y12_N14; Fanout = 1; COMB Node = 'Mux2~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.040 ns" { Mux2~2 Mux2~3 } "NODE_NAME" } } { "Logo.vhd" "" { Text "D:/xA/Škola/CST/CST - Logo/Logo.vhd" 192 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.126 ns) + CELL(0.545 ns) 4.825 ns Mux2~4 4 COMB LCCOMB_X24_Y13_N26 1 " "Info: 4: + IC(1.126 ns) + CELL(0.545 ns) = 4.825 ns; Loc. = LCCOMB_X24_Y13_N26; Fanout = 1; COMB Node = 'Mux2~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.671 ns" { Mux2~3 Mux2~4 } "NODE_NAME" } } { "Logo.vhd" "" { Text "D:/xA/Škola/CST/CST - Logo/Logo.vhd" 192 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.833 ns) + CELL(0.178 ns) 5.836 ns Mux2~5 5 COMB LCCOMB_X22_Y13_N24 1 " "Info: 5: + IC(0.833 ns) + CELL(0.178 ns) = 5.836 ns; Loc. = LCCOMB_X22_Y13_N24; Fanout = 1; COMB Node = 'Mux2~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.011 ns" { Mux2~4 Mux2~5 } "NODE_NAME" } } { "Logo.vhd" "" { Text "D:/xA/Škola/CST/CST - Logo/Logo.vhd" 192 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.831 ns) + CELL(3.016 ns) 10.683 ns radky\[5\] 6 PIN PIN_133 0 " "Info: 6: + IC(1.831 ns) + CELL(3.016 ns) = 10.683 ns; Loc. = PIN_133; Fanout = 0; PIN Node = 'radky\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.847 ns" { Mux2~5 radky[5] } "NODE_NAME" } } { "Logo.vhd" "" { Text "D:/xA/Škola/CST/CST - Logo/Logo.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.776 ns ( 44.71 % ) " "Info: Total cell delay = 4.776 ns ( 44.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.907 ns ( 55.29 % ) " "Info: Total interconnect delay = 5.907 ns ( 55.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.683 ns" { regdisp[5] Mux2~2 Mux2~3 Mux2~4 Mux2~5 radky[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.683 ns" { regdisp[5] {} Mux2~2 {} Mux2~3 {} Mux2~4 {} Mux2~5 {} radky[5] {} } { 0.000ns 1.598ns 0.519ns 1.126ns 0.833ns 1.831ns } { 0.000ns 0.516ns 0.521ns 0.545ns 0.178ns 3.016ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.989 ns" { clk registr[15] registr[15]~clkctrl regdisp[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.989 ns" { clk {} clk~combout {} registr[15] {} registr[15]~clkctrl {} regdisp[5] {} } { 0.000ns 0.000ns 1.203ns 1.485ns 0.794ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.683 ns" { regdisp[5] Mux2~2 Mux2~3 Mux2~4 Mux2~5 radky[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.683 ns" { regdisp[5] {} Mux2~2 {} Mux2~3 {} Mux2~4 {} Mux2~5 {} radky[5] {} } { 0.000ns 1.598ns 0.519ns 1.126ns 0.833ns 1.831ns } { 0.000ns 0.516ns 0.521ns 0.545ns 0.178ns 3.016ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "128 " "Info: Peak virtual memory: 128 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 20 20:21:17 2016 " "Info: Processing ended: Wed Apr 20 20:21:17 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
