{
  "board": {
    "active_layer": 8,
    "active_layer_preset": "",
    "auto_track_width": true,
    "hidden_netclasses": [
      "DDR_ADD",
      "DDR_CTR",
      "DDR_L0",
      "DDR_L1",
      "DDR_L2",
      "DP_80_OHM"
    ],
    "hidden_nets": [
      "/Zynq Dram/DDR_L0.4",
      "/Zynq Dram/DDR_L1.10",
      "+1V8",
      "/Zynq Dram/DDR_CTR.WE",
      "/Zynq Dram/DDR_L1.DQS_P",
      "+3V3",
      "/Zynq Dram/DDR_L1.DM",
      "/Zynq Dram/DDR_L2.DM",
      "+1V0",
      "/Zynq Dram/DDR_CTR.CLK_N",
      "/Zynq Dram/DDR_L0.6",
      "/Zynq Dram/DDR_L0.5",
      "/Zynq Dram/DDR_L0.0",
      "/Zynq Dram/DDR_L2.DQS_P",
      "/Zynq Dram/DDR_CTR.CAS",
      "/Zynq Dram/DDR_CTR.CLK_P",
      "/Zynq Dram/DDR_CTR.CS",
      "/Zynq Dram/DDR_ADDR4",
      "/Zynq Dram/DDR_L1.15",
      "/Zynq Dram/DDR_ADDR5",
      "/Zynq Dram/DDR_L2.17",
      "/Zynq Dram/DDR_ADDR2",
      "/Zynq Dram/DDR_L0.DQS_P",
      "+1V35",
      "/Zynq Dram/DDR_ADDR9",
      "/Zynq Dram/DDR_L2.22",
      "/Zynq Dram/DDR_CTR.ODT",
      "/Zynq Dram/DDR_L1.14",
      "GND",
      "V_{TT 0.675} REF",
      "/Zynq Dram/DDR_L1.9",
      "/Zynq Dram/DDR_CTR.BA0",
      "/Zynq Dram/DDR_ADDR6",
      "/Zynq Dram/DDR_L0.DQS_N",
      "/Zynq Dram/DDR_CTR.BA1",
      "/Zynq Dram/DDR_L0.2",
      "/Zynq Dram/DDR_ADDR8",
      "/Zynq Dram/DDR_L0.1",
      "/Zynq Dram/DDR_L0.DM",
      "+1V8_FTDI",
      "+5V",
      "/Zynq Dram/DDR_L2.20",
      "/Zynq Dram/DDR_ADDR13",
      "/Zynq Dram/DDR_ADDR1",
      "/Zynq Dram/DDR_L1.11",
      "/Zynq Dram/DDR_ADDR14",
      "/Zynq Dram/DDR_CTR.CLK_E",
      "/Zynq Dram/DDR_L1.12",
      "/Zynq Dram/DDR_ADDR12",
      "/Zynq Dram/DDR_L1.DQS_N",
      "/Zynq Dram/DDR_ADDR3",
      "/Zynq Dram/DDR_CTR.RAS",
      "/Zynq Dram/DDR_CTR.BA2",
      "/Zynq Dram/DDR_L2.23",
      "/Zynq Dram/DDR_L2.18",
      "/Zynq Dram/DDR_ADDR0",
      "/Zynq Dram/DDR_ADDR7",
      "/Zynq Dram/DDR_CTR.RST",
      "/Zynq Dram/DDR_L2.19",
      "/Zynq Dram/DDR_ADDR10",
      "/Zynq Dram/DDR_L1.13",
      "/Zynq Dram/DDR_L0.3",
      "/Zynq Dram/DDR_L2.21",
      "/Zynq Dram/DDR_L2.DQS_N",
      "/Zynq Dram/DDR_L0.7",
      "/Zynq Dram/DDR_ADDR11",
      "/Zynq Dram/DDR_L2.16",
      "/Zynq Dram/DDR_L1.8"
    ],
    "high_contrast_mode": 0,
    "net_color_mode": 2,
    "opacity": {
      "images": 0.6,
      "pads": 1.0,
      "shapes": 1.0,
      "tracks": 1.0,
      "vias": 1.0,
      "zones": 0.6
    },
    "selection_filter": {
      "dimensions": false,
      "footprints": true,
      "graphics": false,
      "keepouts": true,
      "lockedItems": false,
      "otherItems": true,
      "pads": true,
      "text": false,
      "tracks": true,
      "vias": true,
      "zones": true
    },
    "visible_items": [
      "vias",
      "footprint_text",
      "footprint_anchors",
      "ratsnest",
      "grid",
      "footprints_front",
      "footprints_back",
      "footprint_values",
      "footprint_references",
      "tracks",
      "drc_errors",
      "drawing_sheet",
      "bitmaps",
      "pads",
      "zones",
      "drc_warnings",
      "drc_exclusions",
      "locked_item_shadows",
      "conflict_shadows",
      "shapes"
    ],
    "visible_layers": "00000000_00000000_55557fd5_ffffbbaf",
    "zone_display_mode": 0
  },
  "git": {
    "repo_type": "",
    "repo_username": "",
    "ssh_key": ""
  },
  "meta": {
    "filename": "zynq_test.kicad_prl",
    "version": 5
  },
  "net_inspector_panel": {
    "col_hidden": [
      false,
      false,
      false,
      false,
      false,
      false,
      false,
      false,
      false,
      false,
      false,
      false,
      false,
      false,
      false,
      false
    ],
    "col_order": [
      0,
      1,
      2,
      3,
      4,
      5,
      6,
      7,
      8,
      9,
      10,
      11,
      12,
      13,
      14,
      15
    ],
    "col_widths": [
      211,
      269,
      91,
      67,
      91,
      91,
      91,
      71,
      91,
      91,
      91,
      91,
      91,
      91,
      91,
      91
    ],
    "custom_group_rules": [],
    "expanded_rows": [],
    "filter_by_net_name": false,
    "filter_by_netclass": true,
    "filter_text": "ddr_ADD",
    "group_by_constraint": false,
    "group_by_netclass": false,
    "show_unconnected_nets": false,
    "show_zero_pad_nets": false,
    "sort_ascending": false,
    "sorting_column": 2
  },
  "open_jobsets": [],
  "project": {
    "files": []
  },
  "schematic": {
    "selection_filter": {
      "graphics": true,
      "images": true,
      "labels": true,
      "lockedItems": false,
      "otherItems": true,
      "pins": true,
      "symbols": true,
      "text": true,
      "wires": true
    }
  }
}
